
micro_ros.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001f150  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001d20  0801f2f0  0801f2f0  000202f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08021010  08021010  00025f18  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08021010  08021010  00022010  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08021018  08021018  00025f18  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000010  08021018  08021018  00022018  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08021028  08021028  00022028  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00002f18  20000000  0802102c  00023000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000e988  20002f18  08023f44  00025f18  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200118a0  08023f44  000268a0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00025f18  2**0
                  CONTENTS, READONLY
 12 .debug_info   00024781  00000000  00000000  00025f48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000052df  00000000  00000000  0004a6c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b30  00000000  00000000  0004f9a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000150e  00000000  00000000  000514d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001fcbb  00000000  00000000  000529e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00027c71  00000000  00000000  000726a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ad4e4  00000000  00000000  0009a312  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000069  00000000  00000000  001477f6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008528  00000000  00000000  00147860  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  0014fd88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20002f18 	.word	0x20002f18
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0801f2d8 	.word	0x0801f2d8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20002f1c 	.word	0x20002f1c
 80001dc:	0801f2d8 	.word	0x0801f2d8

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_ldivmod>:
 8000cb8:	b97b      	cbnz	r3, 8000cda <__aeabi_ldivmod+0x22>
 8000cba:	b972      	cbnz	r2, 8000cda <__aeabi_ldivmod+0x22>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bfbe      	ittt	lt
 8000cc0:	2000      	movlt	r0, #0
 8000cc2:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000cc6:	e006      	blt.n	8000cd6 <__aeabi_ldivmod+0x1e>
 8000cc8:	bf08      	it	eq
 8000cca:	2800      	cmpeq	r0, #0
 8000ccc:	bf1c      	itt	ne
 8000cce:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000cd2:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000cd6:	f000 b9d3 	b.w	8001080 <__aeabi_idiv0>
 8000cda:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cde:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	db09      	blt.n	8000cfa <__aeabi_ldivmod+0x42>
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	db1a      	blt.n	8000d20 <__aeabi_ldivmod+0x68>
 8000cea:	f000 f84d 	bl	8000d88 <__udivmoddi4>
 8000cee:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf6:	b004      	add	sp, #16
 8000cf8:	4770      	bx	lr
 8000cfa:	4240      	negs	r0, r0
 8000cfc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	db1b      	blt.n	8000d3c <__aeabi_ldivmod+0x84>
 8000d04:	f000 f840 	bl	8000d88 <__udivmoddi4>
 8000d08:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d0c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d10:	b004      	add	sp, #16
 8000d12:	4240      	negs	r0, r0
 8000d14:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d18:	4252      	negs	r2, r2
 8000d1a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d1e:	4770      	bx	lr
 8000d20:	4252      	negs	r2, r2
 8000d22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d26:	f000 f82f 	bl	8000d88 <__udivmoddi4>
 8000d2a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d2e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d32:	b004      	add	sp, #16
 8000d34:	4240      	negs	r0, r0
 8000d36:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d3a:	4770      	bx	lr
 8000d3c:	4252      	negs	r2, r2
 8000d3e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d42:	f000 f821 	bl	8000d88 <__udivmoddi4>
 8000d46:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d4a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d4e:	b004      	add	sp, #16
 8000d50:	4252      	negs	r2, r2
 8000d52:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d56:	4770      	bx	lr

08000d58 <__aeabi_uldivmod>:
 8000d58:	b953      	cbnz	r3, 8000d70 <__aeabi_uldivmod+0x18>
 8000d5a:	b94a      	cbnz	r2, 8000d70 <__aeabi_uldivmod+0x18>
 8000d5c:	2900      	cmp	r1, #0
 8000d5e:	bf08      	it	eq
 8000d60:	2800      	cmpeq	r0, #0
 8000d62:	bf1c      	itt	ne
 8000d64:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000d68:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000d6c:	f000 b988 	b.w	8001080 <__aeabi_idiv0>
 8000d70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d78:	f000 f806 	bl	8000d88 <__udivmoddi4>
 8000d7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d84:	b004      	add	sp, #16
 8000d86:	4770      	bx	lr

08000d88 <__udivmoddi4>:
 8000d88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d8c:	9d08      	ldr	r5, [sp, #32]
 8000d8e:	468e      	mov	lr, r1
 8000d90:	4604      	mov	r4, r0
 8000d92:	4688      	mov	r8, r1
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d14a      	bne.n	8000e2e <__udivmoddi4+0xa6>
 8000d98:	428a      	cmp	r2, r1
 8000d9a:	4617      	mov	r7, r2
 8000d9c:	d962      	bls.n	8000e64 <__udivmoddi4+0xdc>
 8000d9e:	fab2 f682 	clz	r6, r2
 8000da2:	b14e      	cbz	r6, 8000db8 <__udivmoddi4+0x30>
 8000da4:	f1c6 0320 	rsb	r3, r6, #32
 8000da8:	fa01 f806 	lsl.w	r8, r1, r6
 8000dac:	fa20 f303 	lsr.w	r3, r0, r3
 8000db0:	40b7      	lsls	r7, r6
 8000db2:	ea43 0808 	orr.w	r8, r3, r8
 8000db6:	40b4      	lsls	r4, r6
 8000db8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dbc:	fa1f fc87 	uxth.w	ip, r7
 8000dc0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000dc4:	0c23      	lsrs	r3, r4, #16
 8000dc6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000dca:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dce:	fb01 f20c 	mul.w	r2, r1, ip
 8000dd2:	429a      	cmp	r2, r3
 8000dd4:	d909      	bls.n	8000dea <__udivmoddi4+0x62>
 8000dd6:	18fb      	adds	r3, r7, r3
 8000dd8:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000ddc:	f080 80ea 	bcs.w	8000fb4 <__udivmoddi4+0x22c>
 8000de0:	429a      	cmp	r2, r3
 8000de2:	f240 80e7 	bls.w	8000fb4 <__udivmoddi4+0x22c>
 8000de6:	3902      	subs	r1, #2
 8000de8:	443b      	add	r3, r7
 8000dea:	1a9a      	subs	r2, r3, r2
 8000dec:	b2a3      	uxth	r3, r4
 8000dee:	fbb2 f0fe 	udiv	r0, r2, lr
 8000df2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000df6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dfa:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dfe:	459c      	cmp	ip, r3
 8000e00:	d909      	bls.n	8000e16 <__udivmoddi4+0x8e>
 8000e02:	18fb      	adds	r3, r7, r3
 8000e04:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000e08:	f080 80d6 	bcs.w	8000fb8 <__udivmoddi4+0x230>
 8000e0c:	459c      	cmp	ip, r3
 8000e0e:	f240 80d3 	bls.w	8000fb8 <__udivmoddi4+0x230>
 8000e12:	443b      	add	r3, r7
 8000e14:	3802      	subs	r0, #2
 8000e16:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e1a:	eba3 030c 	sub.w	r3, r3, ip
 8000e1e:	2100      	movs	r1, #0
 8000e20:	b11d      	cbz	r5, 8000e2a <__udivmoddi4+0xa2>
 8000e22:	40f3      	lsrs	r3, r6
 8000e24:	2200      	movs	r2, #0
 8000e26:	e9c5 3200 	strd	r3, r2, [r5]
 8000e2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e2e:	428b      	cmp	r3, r1
 8000e30:	d905      	bls.n	8000e3e <__udivmoddi4+0xb6>
 8000e32:	b10d      	cbz	r5, 8000e38 <__udivmoddi4+0xb0>
 8000e34:	e9c5 0100 	strd	r0, r1, [r5]
 8000e38:	2100      	movs	r1, #0
 8000e3a:	4608      	mov	r0, r1
 8000e3c:	e7f5      	b.n	8000e2a <__udivmoddi4+0xa2>
 8000e3e:	fab3 f183 	clz	r1, r3
 8000e42:	2900      	cmp	r1, #0
 8000e44:	d146      	bne.n	8000ed4 <__udivmoddi4+0x14c>
 8000e46:	4573      	cmp	r3, lr
 8000e48:	d302      	bcc.n	8000e50 <__udivmoddi4+0xc8>
 8000e4a:	4282      	cmp	r2, r0
 8000e4c:	f200 8105 	bhi.w	800105a <__udivmoddi4+0x2d2>
 8000e50:	1a84      	subs	r4, r0, r2
 8000e52:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e56:	2001      	movs	r0, #1
 8000e58:	4690      	mov	r8, r2
 8000e5a:	2d00      	cmp	r5, #0
 8000e5c:	d0e5      	beq.n	8000e2a <__udivmoddi4+0xa2>
 8000e5e:	e9c5 4800 	strd	r4, r8, [r5]
 8000e62:	e7e2      	b.n	8000e2a <__udivmoddi4+0xa2>
 8000e64:	2a00      	cmp	r2, #0
 8000e66:	f000 8090 	beq.w	8000f8a <__udivmoddi4+0x202>
 8000e6a:	fab2 f682 	clz	r6, r2
 8000e6e:	2e00      	cmp	r6, #0
 8000e70:	f040 80a4 	bne.w	8000fbc <__udivmoddi4+0x234>
 8000e74:	1a8a      	subs	r2, r1, r2
 8000e76:	0c03      	lsrs	r3, r0, #16
 8000e78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e7c:	b280      	uxth	r0, r0
 8000e7e:	b2bc      	uxth	r4, r7
 8000e80:	2101      	movs	r1, #1
 8000e82:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e86:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e8e:	fb04 f20c 	mul.w	r2, r4, ip
 8000e92:	429a      	cmp	r2, r3
 8000e94:	d907      	bls.n	8000ea6 <__udivmoddi4+0x11e>
 8000e96:	18fb      	adds	r3, r7, r3
 8000e98:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000e9c:	d202      	bcs.n	8000ea4 <__udivmoddi4+0x11c>
 8000e9e:	429a      	cmp	r2, r3
 8000ea0:	f200 80e0 	bhi.w	8001064 <__udivmoddi4+0x2dc>
 8000ea4:	46c4      	mov	ip, r8
 8000ea6:	1a9b      	subs	r3, r3, r2
 8000ea8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000eac:	fb0e 3312 	mls	r3, lr, r2, r3
 8000eb0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000eb4:	fb02 f404 	mul.w	r4, r2, r4
 8000eb8:	429c      	cmp	r4, r3
 8000eba:	d907      	bls.n	8000ecc <__udivmoddi4+0x144>
 8000ebc:	18fb      	adds	r3, r7, r3
 8000ebe:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000ec2:	d202      	bcs.n	8000eca <__udivmoddi4+0x142>
 8000ec4:	429c      	cmp	r4, r3
 8000ec6:	f200 80ca 	bhi.w	800105e <__udivmoddi4+0x2d6>
 8000eca:	4602      	mov	r2, r0
 8000ecc:	1b1b      	subs	r3, r3, r4
 8000ece:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ed2:	e7a5      	b.n	8000e20 <__udivmoddi4+0x98>
 8000ed4:	f1c1 0620 	rsb	r6, r1, #32
 8000ed8:	408b      	lsls	r3, r1
 8000eda:	fa22 f706 	lsr.w	r7, r2, r6
 8000ede:	431f      	orrs	r7, r3
 8000ee0:	fa0e f401 	lsl.w	r4, lr, r1
 8000ee4:	fa20 f306 	lsr.w	r3, r0, r6
 8000ee8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000eec:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ef0:	4323      	orrs	r3, r4
 8000ef2:	fa00 f801 	lsl.w	r8, r0, r1
 8000ef6:	fa1f fc87 	uxth.w	ip, r7
 8000efa:	fbbe f0f9 	udiv	r0, lr, r9
 8000efe:	0c1c      	lsrs	r4, r3, #16
 8000f00:	fb09 ee10 	mls	lr, r9, r0, lr
 8000f04:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000f08:	fb00 fe0c 	mul.w	lr, r0, ip
 8000f0c:	45a6      	cmp	lr, r4
 8000f0e:	fa02 f201 	lsl.w	r2, r2, r1
 8000f12:	d909      	bls.n	8000f28 <__udivmoddi4+0x1a0>
 8000f14:	193c      	adds	r4, r7, r4
 8000f16:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000f1a:	f080 809c 	bcs.w	8001056 <__udivmoddi4+0x2ce>
 8000f1e:	45a6      	cmp	lr, r4
 8000f20:	f240 8099 	bls.w	8001056 <__udivmoddi4+0x2ce>
 8000f24:	3802      	subs	r0, #2
 8000f26:	443c      	add	r4, r7
 8000f28:	eba4 040e 	sub.w	r4, r4, lr
 8000f2c:	fa1f fe83 	uxth.w	lr, r3
 8000f30:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f34:	fb09 4413 	mls	r4, r9, r3, r4
 8000f38:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f3c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f40:	45a4      	cmp	ip, r4
 8000f42:	d908      	bls.n	8000f56 <__udivmoddi4+0x1ce>
 8000f44:	193c      	adds	r4, r7, r4
 8000f46:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000f4a:	f080 8082 	bcs.w	8001052 <__udivmoddi4+0x2ca>
 8000f4e:	45a4      	cmp	ip, r4
 8000f50:	d97f      	bls.n	8001052 <__udivmoddi4+0x2ca>
 8000f52:	3b02      	subs	r3, #2
 8000f54:	443c      	add	r4, r7
 8000f56:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f5a:	eba4 040c 	sub.w	r4, r4, ip
 8000f5e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f62:	4564      	cmp	r4, ip
 8000f64:	4673      	mov	r3, lr
 8000f66:	46e1      	mov	r9, ip
 8000f68:	d362      	bcc.n	8001030 <__udivmoddi4+0x2a8>
 8000f6a:	d05f      	beq.n	800102c <__udivmoddi4+0x2a4>
 8000f6c:	b15d      	cbz	r5, 8000f86 <__udivmoddi4+0x1fe>
 8000f6e:	ebb8 0203 	subs.w	r2, r8, r3
 8000f72:	eb64 0409 	sbc.w	r4, r4, r9
 8000f76:	fa04 f606 	lsl.w	r6, r4, r6
 8000f7a:	fa22 f301 	lsr.w	r3, r2, r1
 8000f7e:	431e      	orrs	r6, r3
 8000f80:	40cc      	lsrs	r4, r1
 8000f82:	e9c5 6400 	strd	r6, r4, [r5]
 8000f86:	2100      	movs	r1, #0
 8000f88:	e74f      	b.n	8000e2a <__udivmoddi4+0xa2>
 8000f8a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f8e:	0c01      	lsrs	r1, r0, #16
 8000f90:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f94:	b280      	uxth	r0, r0
 8000f96:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f9a:	463b      	mov	r3, r7
 8000f9c:	4638      	mov	r0, r7
 8000f9e:	463c      	mov	r4, r7
 8000fa0:	46b8      	mov	r8, r7
 8000fa2:	46be      	mov	lr, r7
 8000fa4:	2620      	movs	r6, #32
 8000fa6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000faa:	eba2 0208 	sub.w	r2, r2, r8
 8000fae:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000fb2:	e766      	b.n	8000e82 <__udivmoddi4+0xfa>
 8000fb4:	4601      	mov	r1, r0
 8000fb6:	e718      	b.n	8000dea <__udivmoddi4+0x62>
 8000fb8:	4610      	mov	r0, r2
 8000fba:	e72c      	b.n	8000e16 <__udivmoddi4+0x8e>
 8000fbc:	f1c6 0220 	rsb	r2, r6, #32
 8000fc0:	fa2e f302 	lsr.w	r3, lr, r2
 8000fc4:	40b7      	lsls	r7, r6
 8000fc6:	40b1      	lsls	r1, r6
 8000fc8:	fa20 f202 	lsr.w	r2, r0, r2
 8000fcc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fd0:	430a      	orrs	r2, r1
 8000fd2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fd6:	b2bc      	uxth	r4, r7
 8000fd8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fdc:	0c11      	lsrs	r1, r2, #16
 8000fde:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fe2:	fb08 f904 	mul.w	r9, r8, r4
 8000fe6:	40b0      	lsls	r0, r6
 8000fe8:	4589      	cmp	r9, r1
 8000fea:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fee:	b280      	uxth	r0, r0
 8000ff0:	d93e      	bls.n	8001070 <__udivmoddi4+0x2e8>
 8000ff2:	1879      	adds	r1, r7, r1
 8000ff4:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000ff8:	d201      	bcs.n	8000ffe <__udivmoddi4+0x276>
 8000ffa:	4589      	cmp	r9, r1
 8000ffc:	d81f      	bhi.n	800103e <__udivmoddi4+0x2b6>
 8000ffe:	eba1 0109 	sub.w	r1, r1, r9
 8001002:	fbb1 f9fe 	udiv	r9, r1, lr
 8001006:	fb09 f804 	mul.w	r8, r9, r4
 800100a:	fb0e 1119 	mls	r1, lr, r9, r1
 800100e:	b292      	uxth	r2, r2
 8001010:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001014:	4542      	cmp	r2, r8
 8001016:	d229      	bcs.n	800106c <__udivmoddi4+0x2e4>
 8001018:	18ba      	adds	r2, r7, r2
 800101a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 800101e:	d2c4      	bcs.n	8000faa <__udivmoddi4+0x222>
 8001020:	4542      	cmp	r2, r8
 8001022:	d2c2      	bcs.n	8000faa <__udivmoddi4+0x222>
 8001024:	f1a9 0102 	sub.w	r1, r9, #2
 8001028:	443a      	add	r2, r7
 800102a:	e7be      	b.n	8000faa <__udivmoddi4+0x222>
 800102c:	45f0      	cmp	r8, lr
 800102e:	d29d      	bcs.n	8000f6c <__udivmoddi4+0x1e4>
 8001030:	ebbe 0302 	subs.w	r3, lr, r2
 8001034:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001038:	3801      	subs	r0, #1
 800103a:	46e1      	mov	r9, ip
 800103c:	e796      	b.n	8000f6c <__udivmoddi4+0x1e4>
 800103e:	eba7 0909 	sub.w	r9, r7, r9
 8001042:	4449      	add	r1, r9
 8001044:	f1a8 0c02 	sub.w	ip, r8, #2
 8001048:	fbb1 f9fe 	udiv	r9, r1, lr
 800104c:	fb09 f804 	mul.w	r8, r9, r4
 8001050:	e7db      	b.n	800100a <__udivmoddi4+0x282>
 8001052:	4673      	mov	r3, lr
 8001054:	e77f      	b.n	8000f56 <__udivmoddi4+0x1ce>
 8001056:	4650      	mov	r0, sl
 8001058:	e766      	b.n	8000f28 <__udivmoddi4+0x1a0>
 800105a:	4608      	mov	r0, r1
 800105c:	e6fd      	b.n	8000e5a <__udivmoddi4+0xd2>
 800105e:	443b      	add	r3, r7
 8001060:	3a02      	subs	r2, #2
 8001062:	e733      	b.n	8000ecc <__udivmoddi4+0x144>
 8001064:	f1ac 0c02 	sub.w	ip, ip, #2
 8001068:	443b      	add	r3, r7
 800106a:	e71c      	b.n	8000ea6 <__udivmoddi4+0x11e>
 800106c:	4649      	mov	r1, r9
 800106e:	e79c      	b.n	8000faa <__udivmoddi4+0x222>
 8001070:	eba1 0109 	sub.w	r1, r1, r9
 8001074:	46c4      	mov	ip, r8
 8001076:	fbb1 f9fe 	udiv	r9, r1, lr
 800107a:	fb09 f804 	mul.w	r8, r9, r4
 800107e:	e7c4      	b.n	800100a <__udivmoddi4+0x282>

08001080 <__aeabi_idiv0>:
 8001080:	4770      	bx	lr
 8001082:	bf00      	nop

08001084 <pvPortMallocMicroROS>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMallocMicroROS( size_t xWantedSize )
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b08a      	sub	sp, #40	@ 0x28
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800108c:	2300      	movs	r3, #0
 800108e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8001090:	f008 f8e0 	bl	8009254 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8001094:	4b5a      	ldr	r3, [pc, #360]	@ (8001200 <pvPortMallocMicroROS+0x17c>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	2b00      	cmp	r3, #0
 800109a:	d101      	bne.n	80010a0 <pvPortMallocMicroROS+0x1c>
		{
			prvHeapInit();
 800109c:	f000 f986 	bl	80013ac <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80010a0:	4b58      	ldr	r3, [pc, #352]	@ (8001204 <pvPortMallocMicroROS+0x180>)
 80010a2:	681a      	ldr	r2, [r3, #0]
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	4013      	ands	r3, r2
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	f040 8090 	bne.w	80011ce <pvPortMallocMicroROS+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d01e      	beq.n	80010f2 <pvPortMallocMicroROS+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80010b4:	2208      	movs	r2, #8
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	4413      	add	r3, r2
 80010ba:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	f003 0307 	and.w	r3, r3, #7
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d015      	beq.n	80010f2 <pvPortMallocMicroROS+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	f023 0307 	bic.w	r3, r3, #7
 80010cc:	3308      	adds	r3, #8
 80010ce:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	f003 0307 	and.w	r3, r3, #7
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d00b      	beq.n	80010f2 <pvPortMallocMicroROS+0x6e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80010da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80010de:	f383 8811 	msr	BASEPRI, r3
 80010e2:	f3bf 8f6f 	isb	sy
 80010e6:	f3bf 8f4f 	dsb	sy
 80010ea:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80010ec:	bf00      	nop
 80010ee:	bf00      	nop
 80010f0:	e7fd      	b.n	80010ee <pvPortMallocMicroROS+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d06a      	beq.n	80011ce <pvPortMallocMicroROS+0x14a>
 80010f8:	4b43      	ldr	r3, [pc, #268]	@ (8001208 <pvPortMallocMicroROS+0x184>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	687a      	ldr	r2, [r7, #4]
 80010fe:	429a      	cmp	r2, r3
 8001100:	d865      	bhi.n	80011ce <pvPortMallocMicroROS+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8001102:	4b42      	ldr	r3, [pc, #264]	@ (800120c <pvPortMallocMicroROS+0x188>)
 8001104:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8001106:	4b41      	ldr	r3, [pc, #260]	@ (800120c <pvPortMallocMicroROS+0x188>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800110c:	e004      	b.n	8001118 <pvPortMallocMicroROS+0x94>
				{
					pxPreviousBlock = pxBlock;
 800110e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001110:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8001112:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001118:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800111a:	685b      	ldr	r3, [r3, #4]
 800111c:	687a      	ldr	r2, [r7, #4]
 800111e:	429a      	cmp	r2, r3
 8001120:	d903      	bls.n	800112a <pvPortMallocMicroROS+0xa6>
 8001122:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	2b00      	cmp	r3, #0
 8001128:	d1f1      	bne.n	800110e <pvPortMallocMicroROS+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800112a:	4b35      	ldr	r3, [pc, #212]	@ (8001200 <pvPortMallocMicroROS+0x17c>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001130:	429a      	cmp	r2, r3
 8001132:	d04c      	beq.n	80011ce <pvPortMallocMicroROS+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001134:	6a3b      	ldr	r3, [r7, #32]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	2208      	movs	r2, #8
 800113a:	4413      	add	r3, r2
 800113c:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800113e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001140:	681a      	ldr	r2, [r3, #0]
 8001142:	6a3b      	ldr	r3, [r7, #32]
 8001144:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8001146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001148:	685a      	ldr	r2, [r3, #4]
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	1ad2      	subs	r2, r2, r3
 800114e:	2308      	movs	r3, #8
 8001150:	005b      	lsls	r3, r3, #1
 8001152:	429a      	cmp	r2, r3
 8001154:	d920      	bls.n	8001198 <pvPortMallocMicroROS+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8001156:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	4413      	add	r3, r2
 800115c:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800115e:	69bb      	ldr	r3, [r7, #24]
 8001160:	f003 0307 	and.w	r3, r3, #7
 8001164:	2b00      	cmp	r3, #0
 8001166:	d00b      	beq.n	8001180 <pvPortMallocMicroROS+0xfc>
	__asm volatile
 8001168:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800116c:	f383 8811 	msr	BASEPRI, r3
 8001170:	f3bf 8f6f 	isb	sy
 8001174:	f3bf 8f4f 	dsb	sy
 8001178:	613b      	str	r3, [r7, #16]
}
 800117a:	bf00      	nop
 800117c:	bf00      	nop
 800117e:	e7fd      	b.n	800117c <pvPortMallocMicroROS+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8001180:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001182:	685a      	ldr	r2, [r3, #4]
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	1ad2      	subs	r2, r2, r3
 8001188:	69bb      	ldr	r3, [r7, #24]
 800118a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800118c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800118e:	687a      	ldr	r2, [r7, #4]
 8001190:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8001192:	69b8      	ldr	r0, [r7, #24]
 8001194:	f000 f96c 	bl	8001470 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001198:	4b1b      	ldr	r3, [pc, #108]	@ (8001208 <pvPortMallocMicroROS+0x184>)
 800119a:	681a      	ldr	r2, [r3, #0]
 800119c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800119e:	685b      	ldr	r3, [r3, #4]
 80011a0:	1ad3      	subs	r3, r2, r3
 80011a2:	4a19      	ldr	r2, [pc, #100]	@ (8001208 <pvPortMallocMicroROS+0x184>)
 80011a4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80011a6:	4b18      	ldr	r3, [pc, #96]	@ (8001208 <pvPortMallocMicroROS+0x184>)
 80011a8:	681a      	ldr	r2, [r3, #0]
 80011aa:	4b19      	ldr	r3, [pc, #100]	@ (8001210 <pvPortMallocMicroROS+0x18c>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	429a      	cmp	r2, r3
 80011b0:	d203      	bcs.n	80011ba <pvPortMallocMicroROS+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80011b2:	4b15      	ldr	r3, [pc, #84]	@ (8001208 <pvPortMallocMicroROS+0x184>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	4a16      	ldr	r2, [pc, #88]	@ (8001210 <pvPortMallocMicroROS+0x18c>)
 80011b8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80011ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011bc:	685a      	ldr	r2, [r3, #4]
 80011be:	4b11      	ldr	r3, [pc, #68]	@ (8001204 <pvPortMallocMicroROS+0x180>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	431a      	orrs	r2, r3
 80011c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011c6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80011c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011ca:	2200      	movs	r2, #0
 80011cc:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80011ce:	f008 f84f 	bl	8009270 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80011d2:	69fb      	ldr	r3, [r7, #28]
 80011d4:	f003 0307 	and.w	r3, r3, #7
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d00b      	beq.n	80011f4 <pvPortMallocMicroROS+0x170>
	__asm volatile
 80011dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80011e0:	f383 8811 	msr	BASEPRI, r3
 80011e4:	f3bf 8f6f 	isb	sy
 80011e8:	f3bf 8f4f 	dsb	sy
 80011ec:	60fb      	str	r3, [r7, #12]
}
 80011ee:	bf00      	nop
 80011f0:	bf00      	nop
 80011f2:	e7fd      	b.n	80011f0 <pvPortMallocMicroROS+0x16c>
	return pvReturn;
 80011f4:	69fb      	ldr	r3, [r7, #28]
}
 80011f6:	4618      	mov	r0, r3
 80011f8:	3728      	adds	r7, #40	@ 0x28
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	20006b3c 	.word	0x20006b3c
 8001204:	20006b48 	.word	0x20006b48
 8001208:	20006b40 	.word	0x20006b40
 800120c:	20006b34 	.word	0x20006b34
 8001210:	20006b44 	.word	0x20006b44

08001214 <vPortFreeMicroROS>:
/*-----------------------------------------------------------*/

void vPortFreeMicroROS( void *pv )
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b086      	sub	sp, #24
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	2b00      	cmp	r3, #0
 8001224:	d04a      	beq.n	80012bc <vPortFreeMicroROS+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8001226:	2308      	movs	r3, #8
 8001228:	425b      	negs	r3, r3
 800122a:	697a      	ldr	r2, [r7, #20]
 800122c:	4413      	add	r3, r2
 800122e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8001230:	697b      	ldr	r3, [r7, #20]
 8001232:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8001234:	693b      	ldr	r3, [r7, #16]
 8001236:	685a      	ldr	r2, [r3, #4]
 8001238:	4b22      	ldr	r3, [pc, #136]	@ (80012c4 <vPortFreeMicroROS+0xb0>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	4013      	ands	r3, r2
 800123e:	2b00      	cmp	r3, #0
 8001240:	d10b      	bne.n	800125a <vPortFreeMicroROS+0x46>
	__asm volatile
 8001242:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001246:	f383 8811 	msr	BASEPRI, r3
 800124a:	f3bf 8f6f 	isb	sy
 800124e:	f3bf 8f4f 	dsb	sy
 8001252:	60fb      	str	r3, [r7, #12]
}
 8001254:	bf00      	nop
 8001256:	bf00      	nop
 8001258:	e7fd      	b.n	8001256 <vPortFreeMicroROS+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800125a:	693b      	ldr	r3, [r7, #16]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	2b00      	cmp	r3, #0
 8001260:	d00b      	beq.n	800127a <vPortFreeMicroROS+0x66>
	__asm volatile
 8001262:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001266:	f383 8811 	msr	BASEPRI, r3
 800126a:	f3bf 8f6f 	isb	sy
 800126e:	f3bf 8f4f 	dsb	sy
 8001272:	60bb      	str	r3, [r7, #8]
}
 8001274:	bf00      	nop
 8001276:	bf00      	nop
 8001278:	e7fd      	b.n	8001276 <vPortFreeMicroROS+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800127a:	693b      	ldr	r3, [r7, #16]
 800127c:	685a      	ldr	r2, [r3, #4]
 800127e:	4b11      	ldr	r3, [pc, #68]	@ (80012c4 <vPortFreeMicroROS+0xb0>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	4013      	ands	r3, r2
 8001284:	2b00      	cmp	r3, #0
 8001286:	d019      	beq.n	80012bc <vPortFreeMicroROS+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8001288:	693b      	ldr	r3, [r7, #16]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	2b00      	cmp	r3, #0
 800128e:	d115      	bne.n	80012bc <vPortFreeMicroROS+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8001290:	693b      	ldr	r3, [r7, #16]
 8001292:	685a      	ldr	r2, [r3, #4]
 8001294:	4b0b      	ldr	r3, [pc, #44]	@ (80012c4 <vPortFreeMicroROS+0xb0>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	43db      	mvns	r3, r3
 800129a:	401a      	ands	r2, r3
 800129c:	693b      	ldr	r3, [r7, #16]
 800129e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80012a0:	f007 ffd8 	bl	8009254 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80012a4:	693b      	ldr	r3, [r7, #16]
 80012a6:	685a      	ldr	r2, [r3, #4]
 80012a8:	4b07      	ldr	r3, [pc, #28]	@ (80012c8 <vPortFreeMicroROS+0xb4>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	4413      	add	r3, r2
 80012ae:	4a06      	ldr	r2, [pc, #24]	@ (80012c8 <vPortFreeMicroROS+0xb4>)
 80012b0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80012b2:	6938      	ldr	r0, [r7, #16]
 80012b4:	f000 f8dc 	bl	8001470 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80012b8:	f007 ffda 	bl	8009270 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80012bc:	bf00      	nop
 80012be:	3718      	adds	r7, #24
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bd80      	pop	{r7, pc}
 80012c4:	20006b48 	.word	0x20006b48
 80012c8:	20006b40 	.word	0x20006b40

080012cc <getBlockSize>:
/*-----------------------------------------------------------*/

/*-----------------------------------------------------------*/
size_t getBlockSize( void *pv )
{
 80012cc:	b480      	push	{r7}
 80012ce:	b087      	sub	sp, #28
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]

	uint8_t *puc = ( uint8_t * ) pv;
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	617b      	str	r3, [r7, #20]
	BlockLink_t *pxLink;

	puc -= xHeapStructSize;
 80012d8:	2308      	movs	r3, #8
 80012da:	425b      	negs	r3, r3
 80012dc:	697a      	ldr	r2, [r7, #20]
 80012de:	4413      	add	r3, r2
 80012e0:	617b      	str	r3, [r7, #20]
	pxLink = ( void * ) puc;
 80012e2:	697b      	ldr	r3, [r7, #20]
 80012e4:	613b      	str	r3, [r7, #16]

	size_t count = pxLink->xBlockSize & ~xBlockAllocatedBit;
 80012e6:	693b      	ldr	r3, [r7, #16]
 80012e8:	685a      	ldr	r2, [r3, #4]
 80012ea:	4b06      	ldr	r3, [pc, #24]	@ (8001304 <getBlockSize+0x38>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	43db      	mvns	r3, r3
 80012f0:	4013      	ands	r3, r2
 80012f2:	60fb      	str	r3, [r7, #12]

	return count;
 80012f4:	68fb      	ldr	r3, [r7, #12]
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	371c      	adds	r7, #28
 80012fa:	46bd      	mov	sp, r7
 80012fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001300:	4770      	bx	lr
 8001302:	bf00      	nop
 8001304:	20006b48 	.word	0x20006b48

08001308 <pvPortReallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortReallocMicroROS( void *pv, size_t xWantedSize )
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b084      	sub	sp, #16
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
 8001310:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 8001312:	f007 ff9f 	bl	8009254 <vTaskSuspendAll>

	void * newmem = pvPortMallocMicroROS(xWantedSize);
 8001316:	6838      	ldr	r0, [r7, #0]
 8001318:	f7ff feb4 	bl	8001084 <pvPortMallocMicroROS>
 800131c:	60b8      	str	r0, [r7, #8]
	if (newmem != NULL && pv != NULL)
 800131e:	68bb      	ldr	r3, [r7, #8]
 8001320:	2b00      	cmp	r3, #0
 8001322:	d017      	beq.n	8001354 <pvPortReallocMicroROS+0x4c>
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	2b00      	cmp	r3, #0
 8001328:	d014      	beq.n	8001354 <pvPortReallocMicroROS+0x4c>
	{
		size_t count = getBlockSize(pv) - xHeapStructSize;
 800132a:	6878      	ldr	r0, [r7, #4]
 800132c:	f7ff ffce 	bl	80012cc <getBlockSize>
 8001330:	4603      	mov	r3, r0
 8001332:	2208      	movs	r2, #8
 8001334:	1a9b      	subs	r3, r3, r2
 8001336:	60fb      	str	r3, [r7, #12]
		if (xWantedSize < count)
 8001338:	683a      	ldr	r2, [r7, #0]
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	429a      	cmp	r2, r3
 800133e:	d201      	bcs.n	8001344 <pvPortReallocMicroROS+0x3c>
		{
			count = xWantedSize;
 8001340:	683b      	ldr	r3, [r7, #0]
 8001342:	60fb      	str	r3, [r7, #12]
		}
		memcpy(newmem, pv, count);
 8001344:	68fa      	ldr	r2, [r7, #12]
 8001346:	6879      	ldr	r1, [r7, #4]
 8001348:	68b8      	ldr	r0, [r7, #8]
 800134a:	f01b fda6 	bl	801ce9a <memcpy>

		vPortFreeMicroROS(pv);
 800134e:	6878      	ldr	r0, [r7, #4]
 8001350:	f7ff ff60 	bl	8001214 <vPortFreeMicroROS>
	}

	( void ) xTaskResumeAll();
 8001354:	f007 ff8c 	bl	8009270 <xTaskResumeAll>

	return newmem;
 8001358:	68bb      	ldr	r3, [r7, #8]
}
 800135a:	4618      	mov	r0, r3
 800135c:	3710      	adds	r7, #16
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}

08001362 <pvPortCallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortCallocMicroROS( size_t num, size_t xWantedSize )
{
 8001362:	b580      	push	{r7, lr}
 8001364:	b086      	sub	sp, #24
 8001366:	af00      	add	r7, sp, #0
 8001368:	6078      	str	r0, [r7, #4]
 800136a:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 800136c:	f007 ff72 	bl	8009254 <vTaskSuspendAll>
	size_t count = xWantedSize*num;
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	687a      	ldr	r2, [r7, #4]
 8001374:	fb02 f303 	mul.w	r3, r2, r3
 8001378:	617b      	str	r3, [r7, #20]

	void * mem = pvPortMallocMicroROS(count);
 800137a:	6978      	ldr	r0, [r7, #20]
 800137c:	f7ff fe82 	bl	8001084 <pvPortMallocMicroROS>
 8001380:	60f8      	str	r0, [r7, #12]
  	char *in_dest = (char*)mem;
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	613b      	str	r3, [r7, #16]

  	while(count--)
 8001386:	e004      	b.n	8001392 <pvPortCallocMicroROS+0x30>
    	*in_dest++ = 0;
 8001388:	693b      	ldr	r3, [r7, #16]
 800138a:	1c5a      	adds	r2, r3, #1
 800138c:	613a      	str	r2, [r7, #16]
 800138e:	2200      	movs	r2, #0
 8001390:	701a      	strb	r2, [r3, #0]
  	while(count--)
 8001392:	697b      	ldr	r3, [r7, #20]
 8001394:	1e5a      	subs	r2, r3, #1
 8001396:	617a      	str	r2, [r7, #20]
 8001398:	2b00      	cmp	r3, #0
 800139a:	d1f5      	bne.n	8001388 <pvPortCallocMicroROS+0x26>

	( void ) xTaskResumeAll();
 800139c:	f007 ff68 	bl	8009270 <xTaskResumeAll>
  	return mem;
 80013a0:	68fb      	ldr	r3, [r7, #12]
}
 80013a2:	4618      	mov	r0, r3
 80013a4:	3718      	adds	r7, #24
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
	...

080013ac <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80013ac:	b480      	push	{r7}
 80013ae:	b085      	sub	sp, #20
 80013b0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80013b2:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80013b6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80013b8:	4b27      	ldr	r3, [pc, #156]	@ (8001458 <prvHeapInit+0xac>)
 80013ba:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	f003 0307 	and.w	r3, r3, #7
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d00c      	beq.n	80013e0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	3307      	adds	r3, #7
 80013ca:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	f023 0307 	bic.w	r3, r3, #7
 80013d2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80013d4:	68ba      	ldr	r2, [r7, #8]
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	1ad3      	subs	r3, r2, r3
 80013da:	4a1f      	ldr	r2, [pc, #124]	@ (8001458 <prvHeapInit+0xac>)
 80013dc:	4413      	add	r3, r2
 80013de:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80013e4:	4a1d      	ldr	r2, [pc, #116]	@ (800145c <prvHeapInit+0xb0>)
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80013ea:	4b1c      	ldr	r3, [pc, #112]	@ (800145c <prvHeapInit+0xb0>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	68ba      	ldr	r2, [r7, #8]
 80013f4:	4413      	add	r3, r2
 80013f6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80013f8:	2208      	movs	r2, #8
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	1a9b      	subs	r3, r3, r2
 80013fe:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	f023 0307 	bic.w	r3, r3, #7
 8001406:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	4a15      	ldr	r2, [pc, #84]	@ (8001460 <prvHeapInit+0xb4>)
 800140c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800140e:	4b14      	ldr	r3, [pc, #80]	@ (8001460 <prvHeapInit+0xb4>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	2200      	movs	r2, #0
 8001414:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8001416:	4b12      	ldr	r3, [pc, #72]	@ (8001460 <prvHeapInit+0xb4>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	2200      	movs	r2, #0
 800141c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8001422:	683b      	ldr	r3, [r7, #0]
 8001424:	68fa      	ldr	r2, [r7, #12]
 8001426:	1ad2      	subs	r2, r2, r3
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800142c:	4b0c      	ldr	r3, [pc, #48]	@ (8001460 <prvHeapInit+0xb4>)
 800142e:	681a      	ldr	r2, [r3, #0]
 8001430:	683b      	ldr	r3, [r7, #0]
 8001432:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001434:	683b      	ldr	r3, [r7, #0]
 8001436:	685b      	ldr	r3, [r3, #4]
 8001438:	4a0a      	ldr	r2, [pc, #40]	@ (8001464 <prvHeapInit+0xb8>)
 800143a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	685b      	ldr	r3, [r3, #4]
 8001440:	4a09      	ldr	r2, [pc, #36]	@ (8001468 <prvHeapInit+0xbc>)
 8001442:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8001444:	4b09      	ldr	r3, [pc, #36]	@ (800146c <prvHeapInit+0xc0>)
 8001446:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800144a:	601a      	str	r2, [r3, #0]
}
 800144c:	bf00      	nop
 800144e:	3714      	adds	r7, #20
 8001450:	46bd      	mov	sp, r7
 8001452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001456:	4770      	bx	lr
 8001458:	20002f34 	.word	0x20002f34
 800145c:	20006b34 	.word	0x20006b34
 8001460:	20006b3c 	.word	0x20006b3c
 8001464:	20006b44 	.word	0x20006b44
 8001468:	20006b40 	.word	0x20006b40
 800146c:	20006b48 	.word	0x20006b48

08001470 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8001470:	b480      	push	{r7}
 8001472:	b085      	sub	sp, #20
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8001478:	4b28      	ldr	r3, [pc, #160]	@ (800151c <prvInsertBlockIntoFreeList+0xac>)
 800147a:	60fb      	str	r3, [r7, #12]
 800147c:	e002      	b.n	8001484 <prvInsertBlockIntoFreeList+0x14>
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	60fb      	str	r3, [r7, #12]
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	687a      	ldr	r2, [r7, #4]
 800148a:	429a      	cmp	r2, r3
 800148c:	d8f7      	bhi.n	800147e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	685b      	ldr	r3, [r3, #4]
 8001496:	68ba      	ldr	r2, [r7, #8]
 8001498:	4413      	add	r3, r2
 800149a:	687a      	ldr	r2, [r7, #4]
 800149c:	429a      	cmp	r2, r3
 800149e:	d108      	bne.n	80014b2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	685a      	ldr	r2, [r3, #4]
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	685b      	ldr	r3, [r3, #4]
 80014a8:	441a      	add	r2, r3
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	685b      	ldr	r3, [r3, #4]
 80014ba:	68ba      	ldr	r2, [r7, #8]
 80014bc:	441a      	add	r2, r3
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	429a      	cmp	r2, r3
 80014c4:	d118      	bne.n	80014f8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	681a      	ldr	r2, [r3, #0]
 80014ca:	4b15      	ldr	r3, [pc, #84]	@ (8001520 <prvInsertBlockIntoFreeList+0xb0>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	429a      	cmp	r2, r3
 80014d0:	d00d      	beq.n	80014ee <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	685a      	ldr	r2, [r3, #4]
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	685b      	ldr	r3, [r3, #4]
 80014dc:	441a      	add	r2, r3
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	681a      	ldr	r2, [r3, #0]
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	601a      	str	r2, [r3, #0]
 80014ec:	e008      	b.n	8001500 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80014ee:	4b0c      	ldr	r3, [pc, #48]	@ (8001520 <prvInsertBlockIntoFreeList+0xb0>)
 80014f0:	681a      	ldr	r2, [r3, #0]
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	601a      	str	r2, [r3, #0]
 80014f6:	e003      	b.n	8001500 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	681a      	ldr	r2, [r3, #0]
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8001500:	68fa      	ldr	r2, [r7, #12]
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	429a      	cmp	r2, r3
 8001506:	d002      	beq.n	800150e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	687a      	ldr	r2, [r7, #4]
 800150c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800150e:	bf00      	nop
 8001510:	3714      	adds	r7, #20
 8001512:	46bd      	mov	sp, r7
 8001514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001518:	4770      	bx	lr
 800151a:	bf00      	nop
 800151c:	20006b34 	.word	0x20006b34
 8001520:	20006b3c 	.word	0x20006b3c

08001524 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b082      	sub	sp, #8
 8001528:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800152a:	2300      	movs	r3, #0
 800152c:	607b      	str	r3, [r7, #4]
 800152e:	4b10      	ldr	r3, [pc, #64]	@ (8001570 <MX_DMA_Init+0x4c>)
 8001530:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001532:	4a0f      	ldr	r2, [pc, #60]	@ (8001570 <MX_DMA_Init+0x4c>)
 8001534:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001538:	6313      	str	r3, [r2, #48]	@ 0x30
 800153a:	4b0d      	ldr	r3, [pc, #52]	@ (8001570 <MX_DMA_Init+0x4c>)
 800153c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800153e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001542:	607b      	str	r3, [r7, #4]
 8001544:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8001546:	2200      	movs	r2, #0
 8001548:	2105      	movs	r1, #5
 800154a:	2010      	movs	r0, #16
 800154c:	f001 fd91 	bl	8003072 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001550:	2010      	movs	r0, #16
 8001552:	f001 fdaa 	bl	80030aa <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 8001556:	2200      	movs	r2, #0
 8001558:	2105      	movs	r1, #5
 800155a:	2011      	movs	r0, #17
 800155c:	f001 fd89 	bl	8003072 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001560:	2011      	movs	r0, #17
 8001562:	f001 fda2 	bl	80030aa <HAL_NVIC_EnableIRQ>

}
 8001566:	bf00      	nop
 8001568:	3708      	adds	r7, #8
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	40023800 	.word	0x40023800

08001574 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001574:	b580      	push	{r7, lr}
 8001576:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of myTask1 */
  myTask1Handle = osThreadNew(Task_pub_sub, NULL, &myTask1_attributes);
 8001578:	4a0c      	ldr	r2, [pc, #48]	@ (80015ac <MX_FREERTOS_Init+0x38>)
 800157a:	2100      	movs	r1, #0
 800157c:	480c      	ldr	r0, [pc, #48]	@ (80015b0 <MX_FREERTOS_Init+0x3c>)
 800157e:	f006 fd75 	bl	800806c <osThreadNew>
 8001582:	4603      	mov	r3, r0
 8001584:	4a0b      	ldr	r2, [pc, #44]	@ (80015b4 <MX_FREERTOS_Init+0x40>)
 8001586:	6013      	str	r3, [r2, #0]

  /* creation of myTask02 */
  myTask02Handle = osThreadNew(Task_IMU, NULL, &myTask02_attributes);
 8001588:	4a0b      	ldr	r2, [pc, #44]	@ (80015b8 <MX_FREERTOS_Init+0x44>)
 800158a:	2100      	movs	r1, #0
 800158c:	480b      	ldr	r0, [pc, #44]	@ (80015bc <MX_FREERTOS_Init+0x48>)
 800158e:	f006 fd6d 	bl	800806c <osThreadNew>
 8001592:	4603      	mov	r3, r0
 8001594:	4a0a      	ldr	r2, [pc, #40]	@ (80015c0 <MX_FREERTOS_Init+0x4c>)
 8001596:	6013      	str	r3, [r2, #0]

  /* creation of myTask03 */
  myTask03Handle = osThreadNew(Task_control, NULL, &myTask03_attributes);
 8001598:	4a0a      	ldr	r2, [pc, #40]	@ (80015c4 <MX_FREERTOS_Init+0x50>)
 800159a:	2100      	movs	r1, #0
 800159c:	480a      	ldr	r0, [pc, #40]	@ (80015c8 <MX_FREERTOS_Init+0x54>)
 800159e:	f006 fd65 	bl	800806c <osThreadNew>
 80015a2:	4603      	mov	r3, r0
 80015a4:	4a09      	ldr	r2, [pc, #36]	@ (80015cc <MX_FREERTOS_Init+0x58>)
 80015a6:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80015a8:	bf00      	nop
 80015aa:	bd80      	pop	{r7, pc}
 80015ac:	0801f418 	.word	0x0801f418
 80015b0:	080015d1 	.word	0x080015d1
 80015b4:	20006b4c 	.word	0x20006b4c
 80015b8:	0801f43c 	.word	0x0801f43c
 80015bc:	08001859 	.word	0x08001859
 80015c0:	20006b50 	.word	0x20006b50
 80015c4:	0801f460 	.word	0x0801f460
 80015c8:	080018f9 	.word	0x080018f9
 80015cc:	20006b54 	.word	0x20006b54

080015d0 <Task_pub_sub>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_Task_pub_sub */
void Task_pub_sub(void *argument)
{
 80015d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80015d4:	b0bc      	sub	sp, #240	@ 0xf0
 80015d6:	af02      	add	r7, sp, #8
 80015d8:	6378      	str	r0, [r7, #52]	@ 0x34
  /* USER CODE BEGIN 5 */

	  // micro-ROS configuration

	  rmw_uros_set_custom_transport(
 80015da:	4b7f      	ldr	r3, [pc, #508]	@ (80017d8 <Task_pub_sub+0x208>)
 80015dc:	9301      	str	r3, [sp, #4]
 80015de:	4b7f      	ldr	r3, [pc, #508]	@ (80017dc <Task_pub_sub+0x20c>)
 80015e0:	9300      	str	r3, [sp, #0]
 80015e2:	4b7f      	ldr	r3, [pc, #508]	@ (80017e0 <Task_pub_sub+0x210>)
 80015e4:	4a7f      	ldr	r2, [pc, #508]	@ (80017e4 <Task_pub_sub+0x214>)
 80015e6:	4980      	ldr	r1, [pc, #512]	@ (80017e8 <Task_pub_sub+0x218>)
 80015e8:	2001      	movs	r0, #1
 80015ea:	f00e f839 	bl	800f660 <rmw_uros_set_custom_transport>
	    cubemx_transport_open,
	    cubemx_transport_close,
	    cubemx_transport_write,
	    cubemx_transport_read);

	  rcl_allocator_t freeRTOS_allocator = rcutils_get_zero_initialized_allocator();
 80015ee:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80015f2:	4618      	mov	r0, r3
 80015f4:	f00d ff5a 	bl	800f4ac <rcutils_get_zero_initialized_allocator>
	  freeRTOS_allocator.allocate = microros_allocate;
 80015f8:	4b7c      	ldr	r3, [pc, #496]	@ (80017ec <Task_pub_sub+0x21c>)
 80015fa:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
	  freeRTOS_allocator.deallocate = microros_deallocate;
 80015fe:	4b7c      	ldr	r3, [pc, #496]	@ (80017f0 <Task_pub_sub+0x220>)
 8001600:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
	  freeRTOS_allocator.reallocate = microros_reallocate;
 8001604:	4b7b      	ldr	r3, [pc, #492]	@ (80017f4 <Task_pub_sub+0x224>)
 8001606:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
	  freeRTOS_allocator.zero_allocate =  microros_zero_allocate;
 800160a:	4b7b      	ldr	r3, [pc, #492]	@ (80017f8 <Task_pub_sub+0x228>)
 800160c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8

	  if (!rcutils_set_default_allocator(&freeRTOS_allocator)) {
 8001610:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001614:	4618      	mov	r0, r3
 8001616:	f00d ff65 	bl	800f4e4 <rcutils_set_default_allocator>
 800161a:	4603      	mov	r3, r0
 800161c:	f083 0301 	eor.w	r3, r3, #1
 8001620:	b2db      	uxtb	r3, r3
 8001622:	2b00      	cmp	r3, #0
 8001624:	d003      	beq.n	800162e <Task_pub_sub+0x5e>
	      printf("Error on default allocators (line %d)\n", __LINE__);
 8001626:	219e      	movs	r1, #158	@ 0x9e
 8001628:	4874      	ldr	r0, [pc, #464]	@ (80017fc <Task_pub_sub+0x22c>)
 800162a:	f01b f919 	bl	801c860 <iprintf>
	  }

	 // Initialize micro-ROS allocator
	 allocator = rcl_get_default_allocator();
 800162e:	4c74      	ldr	r4, [pc, #464]	@ (8001800 <Task_pub_sub+0x230>)
 8001630:	f107 0318 	add.w	r3, r7, #24
 8001634:	4618      	mov	r0, r3
 8001636:	f00d ff47 	bl	800f4c8 <rcutils_get_default_allocator>
 800163a:	4625      	mov	r5, r4
 800163c:	f107 0418 	add.w	r4, r7, #24
 8001640:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001642:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001644:	6823      	ldr	r3, [r4, #0]
 8001646:	602b      	str	r3, [r5, #0]

	 // create init_options
	 rclc_support_init(&support, 0, NULL, &allocator);
 8001648:	4b6d      	ldr	r3, [pc, #436]	@ (8001800 <Task_pub_sub+0x230>)
 800164a:	2200      	movs	r2, #0
 800164c:	2100      	movs	r1, #0
 800164e:	486d      	ldr	r0, [pc, #436]	@ (8001804 <Task_pub_sub+0x234>)
 8001650:	f00d fe04 	bl	800f25c <rclc_support_init>

	 //create node_sub
	 rclc_node_init_default(&node, "stm32_node","", &support);
 8001654:	4b6b      	ldr	r3, [pc, #428]	@ (8001804 <Task_pub_sub+0x234>)
 8001656:	4a6c      	ldr	r2, [pc, #432]	@ (8001808 <Task_pub_sub+0x238>)
 8001658:	496c      	ldr	r1, [pc, #432]	@ (800180c <Task_pub_sub+0x23c>)
 800165a:	486d      	ldr	r0, [pc, #436]	@ (8001810 <Task_pub_sub+0x240>)
 800165c:	f00d fe48 	bl	800f2f0 <rclc_node_init_default>

	  // create publisher
	 rclc_publisher_init_default(
 8001660:	f00c fe06 	bl	800e270 <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry>
 8001664:	4602      	mov	r2, r0
 8001666:	4b6b      	ldr	r3, [pc, #428]	@ (8001814 <Task_pub_sub+0x244>)
 8001668:	4969      	ldr	r1, [pc, #420]	@ (8001810 <Task_pub_sub+0x240>)
 800166a:	486b      	ldr	r0, [pc, #428]	@ (8001818 <Task_pub_sub+0x248>)
 800166c:	f00d fe7c 	bl	800f368 <rclc_publisher_init_default>
		ROSIDL_GET_MSG_TYPE_SUPPORT(nav_msgs, msg, Odometry),
	    "/odom_data");


	//create subscriber
	rclc_subscription_init_default(
 8001670:	f00b f95a 	bl	800c928 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist>
 8001674:	4602      	mov	r2, r0
 8001676:	4b69      	ldr	r3, [pc, #420]	@ (800181c <Task_pub_sub+0x24c>)
 8001678:	4965      	ldr	r1, [pc, #404]	@ (8001810 <Task_pub_sub+0x240>)
 800167a:	4869      	ldr	r0, [pc, #420]	@ (8001820 <Task_pub_sub+0x250>)
 800167c:	f00d fea8 	bl	800f3d0 <rclc_subscription_init_default>
		&subscriber,
		&node,
		ROSIDL_GET_MSG_TYPE_SUPPORT(geometry_msgs, msg, Twist),
		"/cmd_vel");

	rclc_publisher_init_default(
 8001680:	f00e fe22 	bl	80102c8 <rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage>
 8001684:	4602      	mov	r2, r0
 8001686:	4b67      	ldr	r3, [pc, #412]	@ (8001824 <Task_pub_sub+0x254>)
 8001688:	4961      	ldr	r1, [pc, #388]	@ (8001810 <Task_pub_sub+0x240>)
 800168a:	4867      	ldr	r0, [pc, #412]	@ (8001828 <Task_pub_sub+0x258>)
 800168c:	f00d fe6c 	bl	800f368 <rclc_publisher_init_default>
	    &node,
	    ROSIDL_GET_MSG_TYPE_SUPPORT(tf2_msgs, msg, TFMessage),
	    "/tf");
	// create timer
	rcl_timer_t timer;
	const unsigned int timer_timeout = 1000;
 8001690:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001694:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
	RCCHECK(rclc_timer_init_default(
 8001698:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800169c:	2200      	movs	r2, #0
 800169e:	613b      	str	r3, [r7, #16]
 80016a0:	617a      	str	r2, [r7, #20]
 80016a2:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80016a6:	4622      	mov	r2, r4
 80016a8:	462b      	mov	r3, r5
 80016aa:	f04f 0000 	mov.w	r0, #0
 80016ae:	f04f 0100 	mov.w	r1, #0
 80016b2:	0159      	lsls	r1, r3, #5
 80016b4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80016b8:	0150      	lsls	r0, r2, #5
 80016ba:	4602      	mov	r2, r0
 80016bc:	460b      	mov	r3, r1
 80016be:	4621      	mov	r1, r4
 80016c0:	ebb2 0801 	subs.w	r8, r2, r1
 80016c4:	4629      	mov	r1, r5
 80016c6:	eb63 0901 	sbc.w	r9, r3, r1
 80016ca:	f04f 0200 	mov.w	r2, #0
 80016ce:	f04f 0300 	mov.w	r3, #0
 80016d2:	ea4f 2349 	mov.w	r3, r9, lsl #9
 80016d6:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 80016da:	ea4f 2248 	mov.w	r2, r8, lsl #9
 80016de:	4690      	mov	r8, r2
 80016e0:	4699      	mov	r9, r3
 80016e2:	4623      	mov	r3, r4
 80016e4:	eb18 0a03 	adds.w	sl, r8, r3
 80016e8:	462b      	mov	r3, r5
 80016ea:	eb49 0b03 	adc.w	fp, r9, r3
 80016ee:	f04f 0200 	mov.w	r2, #0
 80016f2:	f04f 0300 	mov.w	r3, #0
 80016f6:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80016fa:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80016fe:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001702:	ebb2 010a 	subs.w	r1, r2, sl
 8001706:	6039      	str	r1, [r7, #0]
 8001708:	eb63 030b 	sbc.w	r3, r3, fp
 800170c:	607b      	str	r3, [r7, #4]
 800170e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001712:	4603      	mov	r3, r0
 8001714:	4622      	mov	r2, r4
 8001716:	189b      	adds	r3, r3, r2
 8001718:	60bb      	str	r3, [r7, #8]
 800171a:	462b      	mov	r3, r5
 800171c:	460a      	mov	r2, r1
 800171e:	eb42 0303 	adc.w	r3, r2, r3
 8001722:	60fb      	str	r3, [r7, #12]
 8001724:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001728:	f107 00c8 	add.w	r0, r7, #200	@ 0xc8
 800172c:	493f      	ldr	r1, [pc, #252]	@ (800182c <Task_pub_sub+0x25c>)
 800172e:	9100      	str	r1, [sp, #0]
 8001730:	4934      	ldr	r1, [pc, #208]	@ (8001804 <Task_pub_sub+0x234>)
 8001732:	f00d fe81 	bl	800f438 <rclc_timer_init_default>
 8001736:	f8c7 00e0 	str.w	r0, [r7, #224]	@ 0xe0
 800173a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800173e:	2b00      	cmp	r3, #0
 8001740:	d005      	beq.n	800174e <Task_pub_sub+0x17e>
 8001742:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8001746:	21c1      	movs	r1, #193	@ 0xc1
 8001748:	4839      	ldr	r0, [pc, #228]	@ (8001830 <Task_pub_sub+0x260>)
 800174a:	f01b f889 	bl	801c860 <iprintf>
		&support,
		RCL_MS_TO_NS(timer_timeout),
		timer_callback));

	// create executor
	rclc_executor_t executor = rclc_executor_get_zero_initialized_executor();
 800174e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001752:	4618      	mov	r0, r3
 8001754:	f00d fafe 	bl	800ed54 <rclc_executor_get_zero_initialized_executor>
	rclc_executor_init(&executor, &support.context, 2, &allocator);
 8001758:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 800175c:	4b28      	ldr	r3, [pc, #160]	@ (8001800 <Task_pub_sub+0x230>)
 800175e:	2202      	movs	r2, #2
 8001760:	4928      	ldr	r1, [pc, #160]	@ (8001804 <Task_pub_sub+0x234>)
 8001762:	f00d fb01 	bl	800ed68 <rclc_executor_init>

	// add subscriber callback to the executor
	rclc_executor_add_subscription(&executor, &subscriber, &msg_cmd_vel, &cmd_vel_callback, ON_NEW_DATA);
 8001766:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 800176a:	2300      	movs	r3, #0
 800176c:	9300      	str	r3, [sp, #0]
 800176e:	4b31      	ldr	r3, [pc, #196]	@ (8001834 <Task_pub_sub+0x264>)
 8001770:	4a31      	ldr	r2, [pc, #196]	@ (8001838 <Task_pub_sub+0x268>)
 8001772:	492b      	ldr	r1, [pc, #172]	@ (8001820 <Task_pub_sub+0x250>)
 8001774:	f00d fb64 	bl	800ee40 <rclc_executor_add_subscription>
	// add time for executor
	rclc_executor_add_timer(&executor, &timer);
 8001778:	f107 02c8 	add.w	r2, r7, #200	@ 0xc8
 800177c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001780:	4611      	mov	r1, r2
 8001782:	4618      	mov	r0, r3
 8001784:	f00d fb90 	bl	800eea8 <rclc_executor_add_timer>

    if (rmw_uros_sync_session(1) != RMW_RET_OK) {
 8001788:	2001      	movs	r0, #1
 800178a:	f00e f92d 	bl	800f9e8 <rmw_uros_sync_session>
 800178e:	4603      	mov	r3, r0
 8001790:	2b00      	cmp	r3, #0
 8001792:	d002      	beq.n	800179a <Task_pub_sub+0x1ca>
        printf("Time sync failed\n");
 8001794:	4829      	ldr	r0, [pc, #164]	@ (800183c <Task_pub_sub+0x26c>)
 8001796:	f01b f8cb 	bl	801c930 <puts>
    }

    // init data odom
    odom_msg.header.frame_id.data = "odom";
 800179a:	4b29      	ldr	r3, [pc, #164]	@ (8001840 <Task_pub_sub+0x270>)
 800179c:	4a29      	ldr	r2, [pc, #164]	@ (8001844 <Task_pub_sub+0x274>)
 800179e:	609a      	str	r2, [r3, #8]
    odom_msg.child_frame_id.data  = "base_link";
 80017a0:	4b27      	ldr	r3, [pc, #156]	@ (8001840 <Task_pub_sub+0x270>)
 80017a2:	4a29      	ldr	r2, [pc, #164]	@ (8001848 <Task_pub_sub+0x278>)
 80017a4:	615a      	str	r2, [r3, #20]

    tf.header.frame_id.data = "odom";
 80017a6:	4b29      	ldr	r3, [pc, #164]	@ (800184c <Task_pub_sub+0x27c>)
 80017a8:	4a26      	ldr	r2, [pc, #152]	@ (8001844 <Task_pub_sub+0x274>)
 80017aa:	609a      	str	r2, [r3, #8]
    tf.child_frame_id.data = "base_link";
 80017ac:	4b27      	ldr	r3, [pc, #156]	@ (800184c <Task_pub_sub+0x27c>)
 80017ae:	4a26      	ldr	r2, [pc, #152]	@ (8001848 <Task_pub_sub+0x278>)
 80017b0:	615a      	str	r2, [r3, #20]
	while(1) {
		cnt_pub++;
 80017b2:	4b27      	ldr	r3, [pc, #156]	@ (8001850 <Task_pub_sub+0x280>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	3301      	adds	r3, #1
 80017b8:	4a25      	ldr	r2, [pc, #148]	@ (8001850 <Task_pub_sub+0x280>)
 80017ba:	6013      	str	r3, [r2, #0]
		rclc_executor_spin_some(&executor, RCL_MS_TO_NS(10));
 80017bc:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 80017c0:	4a24      	ldr	r2, [pc, #144]	@ (8001854 <Task_pub_sub+0x284>)
 80017c2:	f04f 0300 	mov.w	r3, #0
 80017c6:	4608      	mov	r0, r1
 80017c8:	f00d fbe2 	bl	800ef90 <rclc_executor_spin_some>
		vTaskDelay(pdMS_TO_TICKS(100));
 80017cc:	2064      	movs	r0, #100	@ 0x64
 80017ce:	f007 fc9b 	bl	8009108 <vTaskDelay>
		cnt_pub++;
 80017d2:	bf00      	nop
 80017d4:	e7ed      	b.n	80017b2 <Task_pub_sub+0x1e2>
 80017d6:	bf00      	nop
 80017d8:	08002c95 	.word	0x08002c95
 80017dc:	08002c2d 	.word	0x08002c2d
 80017e0:	08002c0d 	.word	0x08002c0d
 80017e4:	08002be1 	.word	0x08002be1
 80017e8:	20006ea8 	.word	0x20006ea8
 80017ec:	08001ef1 	.word	0x08001ef1
 80017f0:	08001f35 	.word	0x08001f35
 80017f4:	08001f6d 	.word	0x08001f6d
 80017f8:	08001fd9 	.word	0x08001fd9
 80017fc:	0801f310 	.word	0x0801f310
 8001800:	2000c2b4 	.word	0x2000c2b4
 8001804:	2000c2c8 	.word	0x2000c2c8
 8001808:	0801f338 	.word	0x0801f338
 800180c:	0801f33c 	.word	0x0801f33c
 8001810:	2000c2fc 	.word	0x2000c2fc
 8001814:	0801f348 	.word	0x0801f348
 8001818:	2000c2a8 	.word	0x2000c2a8
 800181c:	0801f354 	.word	0x0801f354
 8001820:	2000c2b0 	.word	0x2000c2b0
 8001824:	0801f360 	.word	0x0801f360
 8001828:	2000c2ac 	.word	0x2000c2ac
 800182c:	0800c531 	.word	0x0800c531
 8001830:	0801f364 	.word	0x0801f364
 8001834:	0800c841 	.word	0x0800c841
 8001838:	2000c638 	.word	0x2000c638
 800183c:	0801f390 	.word	0x0801f390
 8001840:	2000c308 	.word	0x2000c308
 8001844:	0801f3a4 	.word	0x0801f3a4
 8001848:	0801f3ac 	.word	0x0801f3ac
 800184c:	2000c5d0 	.word	0x2000c5d0
 8001850:	2000c210 	.word	0x2000c210
 8001854:	00989680 	.word	0x00989680

08001858 <Task_IMU>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Task_IMU */
void Task_IMU(void *argument)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b082      	sub	sp, #8
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Task_IMU */
  /* Infinite loop */
  while(1) {
	  MPU6050_Read_All(&MPU6050);
 8001860:	4806      	ldr	r0, [pc, #24]	@ (800187c <Task_IMU+0x24>)
 8001862:	f009 fdbd 	bl	800b3e0 <MPU6050_Read_All>
	  cnt_imu++;
 8001866:	4b06      	ldr	r3, [pc, #24]	@ (8001880 <Task_IMU+0x28>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	3301      	adds	r3, #1
 800186c:	4a04      	ldr	r2, [pc, #16]	@ (8001880 <Task_IMU+0x28>)
 800186e:	6013      	str	r3, [r2, #0]
	  vTaskDelay(pdMS_TO_TICKS(10));
 8001870:	200a      	movs	r0, #10
 8001872:	f007 fc49 	bl	8009108 <vTaskDelay>
	  MPU6050_Read_All(&MPU6050);
 8001876:	bf00      	nop
 8001878:	e7f2      	b.n	8001860 <Task_IMU+0x8>
 800187a:	bf00      	nop
 800187c:	2000c240 	.word	0x2000c240
 8001880:	2000c214 	.word	0x2000c214

08001884 <HAL_TIM_PeriodElapsedCallback>:

double Convert_mps_pwd(double v) {
	return (v * 999) / (318.18 * 2 * 3.1415926f * WHEEL_RADIUS_M / 60); // pwd
}
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b082      	sub	sp, #8
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM1) {
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	4a12      	ldr	r2, [pc, #72]	@ (80018dc <HAL_TIM_PeriodElapsedCallback+0x58>)
 8001892:	4293      	cmp	r3, r2
 8001894:	d11d      	bne.n	80018d2 <HAL_TIM_PeriodElapsedCallback+0x4e>
     Motor_GetSpeed(&Left_motor);
 8001896:	4812      	ldr	r0, [pc, #72]	@ (80018e0 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8001898:	f009 f9da 	bl	800ac50 <Motor_GetSpeed>
     vl_cur = Left_motor.cur_speed;
 800189c:	4b10      	ldr	r3, [pc, #64]	@ (80018e0 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 800189e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80018a2:	4910      	ldr	r1, [pc, #64]	@ (80018e4 <HAL_TIM_PeriodElapsedCallback+0x60>)
 80018a4:	e9c1 2300 	strd	r2, r3, [r1]
	 PID_Compute(&LPID);
 80018a8:	480f      	ldr	r0, [pc, #60]	@ (80018e8 <HAL_TIM_PeriodElapsedCallback+0x64>)
 80018aa:	f00a f999 	bl	800bbe0 <PID_Compute>
	 Motor_GetSpeed(&Right_motor);
 80018ae:	480f      	ldr	r0, [pc, #60]	@ (80018ec <HAL_TIM_PeriodElapsedCallback+0x68>)
 80018b0:	f009 f9ce 	bl	800ac50 <Motor_GetSpeed>
	 vr_cur = Right_motor.cur_speed;
 80018b4:	4b0d      	ldr	r3, [pc, #52]	@ (80018ec <HAL_TIM_PeriodElapsedCallback+0x68>)
 80018b6:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80018ba:	490d      	ldr	r1, [pc, #52]	@ (80018f0 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 80018bc:	e9c1 2300 	strd	r2, r3, [r1]
	 PID_Compute(&RPID);
 80018c0:	480c      	ldr	r0, [pc, #48]	@ (80018f4 <HAL_TIM_PeriodElapsedCallback+0x70>)
 80018c2:	f00a f98d 	bl	800bbe0 <PID_Compute>
	 //Left_motor.Pid_output = Convert_mps_pwd(vL);
	 //Right_motor.Pid_output = Convert_mps_pwd(vR);
      Motor_SetPwm(&Left_motor);
 80018c6:	4806      	ldr	r0, [pc, #24]	@ (80018e0 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80018c8:	f009 fa1a 	bl	800ad00 <Motor_SetPwm>
      Motor_SetPwm(&Right_motor);
 80018cc:	4807      	ldr	r0, [pc, #28]	@ (80018ec <HAL_TIM_PeriodElapsedCallback+0x68>)
 80018ce:	f009 fa17 	bl	800ad00 <Motor_SetPwm>

   }
}
 80018d2:	bf00      	nop
 80018d4:	3708      	adds	r7, #8
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	40010000 	.word	0x40010000
 80018e0:	20006bb0 	.word	0x20006bb0
 80018e4:	2000c1f0 	.word	0x2000c1f0
 80018e8:	20006cc0 	.word	0x20006cc0
 80018ec:	20006c00 	.word	0x20006c00
 80018f0:	2000c1e8 	.word	0x2000c1e8
 80018f4:	20006c50 	.word	0x20006c50

080018f8 <Task_control>:
//    	cnt_control++;
//        vTaskDelay(pdMS_TO_TICKS(1));  // mi 100ms in 1 ln
//    }
//}
void Task_control(void *argument)
{
 80018f8:	b590      	push	{r4, r7, lr}
 80018fa:	b083      	sub	sp, #12
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]

    while (1)
    {
    	cnt_control++;
 8001900:	4b29      	ldr	r3, [pc, #164]	@ (80019a8 <Task_control+0xb0>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	3301      	adds	r3, #1
 8001906:	4a28      	ldr	r2, [pc, #160]	@ (80019a8 <Task_control+0xb0>)
 8001908:	6013      	str	r3, [r2, #0]
        vl_cur_mps = vl_cur * ((2.0f * 3.1415926f * WHEEL_RADIUS_M)) / 60;   // rpm -> mps
 800190a:	4b28      	ldr	r3, [pc, #160]	@ (80019ac <Task_control+0xb4>)
 800190c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001910:	a323      	add	r3, pc, #140	@ (adr r3, 80019a0 <Task_control+0xa8>)
 8001912:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001916:	f7fe fe87 	bl	8000628 <__aeabi_dmul>
 800191a:	4602      	mov	r2, r0
 800191c:	460b      	mov	r3, r1
 800191e:	4610      	mov	r0, r2
 8001920:	4619      	mov	r1, r3
 8001922:	f04f 0200 	mov.w	r2, #0
 8001926:	4b22      	ldr	r3, [pc, #136]	@ (80019b0 <Task_control+0xb8>)
 8001928:	f7fe ffa8 	bl	800087c <__aeabi_ddiv>
 800192c:	4602      	mov	r2, r0
 800192e:	460b      	mov	r3, r1
 8001930:	4920      	ldr	r1, [pc, #128]	@ (80019b4 <Task_control+0xbc>)
 8001932:	e9c1 2300 	strd	r2, r3, [r1]
        vr_cur_mps = vr_cur * ((2.0f * 3.1415926f * WHEEL_RADIUS_M)) / 60;   // rpm -> mps
 8001936:	4b20      	ldr	r3, [pc, #128]	@ (80019b8 <Task_control+0xc0>)
 8001938:	e9d3 0100 	ldrd	r0, r1, [r3]
 800193c:	a318      	add	r3, pc, #96	@ (adr r3, 80019a0 <Task_control+0xa8>)
 800193e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001942:	f7fe fe71 	bl	8000628 <__aeabi_dmul>
 8001946:	4602      	mov	r2, r0
 8001948:	460b      	mov	r3, r1
 800194a:	4610      	mov	r0, r2
 800194c:	4619      	mov	r1, r3
 800194e:	f04f 0200 	mov.w	r2, #0
 8001952:	4b17      	ldr	r3, [pc, #92]	@ (80019b0 <Task_control+0xb8>)
 8001954:	f7fe ff92 	bl	800087c <__aeabi_ddiv>
 8001958:	4602      	mov	r2, r0
 800195a:	460b      	mov	r3, r1
 800195c:	4917      	ldr	r1, [pc, #92]	@ (80019bc <Task_control+0xc4>)
 800195e:	e9c1 2300 	strd	r2, r3, [r1]
        Drive_VW(&Left_motor, &Right_motor, v_mps, omega);
 8001962:	4b17      	ldr	r3, [pc, #92]	@ (80019c0 <Task_control+0xc8>)
 8001964:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001968:	4610      	mov	r0, r2
 800196a:	4619      	mov	r1, r3
 800196c:	f7ff f954 	bl	8000c18 <__aeabi_d2f>
 8001970:	4604      	mov	r4, r0
 8001972:	4b14      	ldr	r3, [pc, #80]	@ (80019c4 <Task_control+0xcc>)
 8001974:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001978:	4610      	mov	r0, r2
 800197a:	4619      	mov	r1, r3
 800197c:	f7ff f94c 	bl	8000c18 <__aeabi_d2f>
 8001980:	4603      	mov	r3, r0
 8001982:	ee00 3a90 	vmov	s1, r3
 8001986:	ee00 4a10 	vmov	s0, r4
 800198a:	490f      	ldr	r1, [pc, #60]	@ (80019c8 <Task_control+0xd0>)
 800198c:	480f      	ldr	r0, [pc, #60]	@ (80019cc <Task_control+0xd4>)
 800198e:	f009 fb09 	bl	800afa4 <Drive_VW>
        vTaskDelay(pdMS_TO_TICKS(1));  // mi 100ms in 1 ln
 8001992:	2001      	movs	r0, #1
 8001994:	f007 fbb8 	bl	8009108 <vTaskDelay>
    	cnt_control++;
 8001998:	bf00      	nop
 800199a:	e7b1      	b.n	8001900 <Task_control+0x8>
 800199c:	f3af 8000 	nop.w
 80019a0:	20000000 	.word	0x20000000
 80019a4:	3fcb582c 	.word	0x3fcb582c
 80019a8:	2000c218 	.word	0x2000c218
 80019ac:	2000c1f0 	.word	0x2000c1f0
 80019b0:	404e0000 	.word	0x404e0000
 80019b4:	2000c1d0 	.word	0x2000c1d0
 80019b8:	2000c1e8 	.word	0x2000c1e8
 80019bc:	2000c1d8 	.word	0x2000c1d8
 80019c0:	2000c220 	.word	0x2000c220
 80019c4:	2000c228 	.word	0x2000c228
 80019c8:	20006c00 	.word	0x20006c00
 80019cc:	20006bb0 	.word	0x20006bb0

080019d0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b088      	sub	sp, #32
 80019d4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019d6:	f107 030c 	add.w	r3, r7, #12
 80019da:	2200      	movs	r2, #0
 80019dc:	601a      	str	r2, [r3, #0]
 80019de:	605a      	str	r2, [r3, #4]
 80019e0:	609a      	str	r2, [r3, #8]
 80019e2:	60da      	str	r2, [r3, #12]
 80019e4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80019e6:	2300      	movs	r3, #0
 80019e8:	60bb      	str	r3, [r7, #8]
 80019ea:	4b2b      	ldr	r3, [pc, #172]	@ (8001a98 <MX_GPIO_Init+0xc8>)
 80019ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ee:	4a2a      	ldr	r2, [pc, #168]	@ (8001a98 <MX_GPIO_Init+0xc8>)
 80019f0:	f043 0304 	orr.w	r3, r3, #4
 80019f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80019f6:	4b28      	ldr	r3, [pc, #160]	@ (8001a98 <MX_GPIO_Init+0xc8>)
 80019f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019fa:	f003 0304 	and.w	r3, r3, #4
 80019fe:	60bb      	str	r3, [r7, #8]
 8001a00:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a02:	2300      	movs	r3, #0
 8001a04:	607b      	str	r3, [r7, #4]
 8001a06:	4b24      	ldr	r3, [pc, #144]	@ (8001a98 <MX_GPIO_Init+0xc8>)
 8001a08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a0a:	4a23      	ldr	r2, [pc, #140]	@ (8001a98 <MX_GPIO_Init+0xc8>)
 8001a0c:	f043 0301 	orr.w	r3, r3, #1
 8001a10:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a12:	4b21      	ldr	r3, [pc, #132]	@ (8001a98 <MX_GPIO_Init+0xc8>)
 8001a14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a16:	f003 0301 	and.w	r3, r3, #1
 8001a1a:	607b      	str	r3, [r7, #4]
 8001a1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a1e:	2300      	movs	r3, #0
 8001a20:	603b      	str	r3, [r7, #0]
 8001a22:	4b1d      	ldr	r3, [pc, #116]	@ (8001a98 <MX_GPIO_Init+0xc8>)
 8001a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a26:	4a1c      	ldr	r2, [pc, #112]	@ (8001a98 <MX_GPIO_Init+0xc8>)
 8001a28:	f043 0302 	orr.w	r3, r3, #2
 8001a2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a2e:	4b1a      	ldr	r3, [pc, #104]	@ (8001a98 <MX_GPIO_Init+0xc8>)
 8001a30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a32:	f003 0302 	and.w	r3, r3, #2
 8001a36:	603b      	str	r3, [r7, #0]
 8001a38:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001a40:	4816      	ldr	r0, [pc, #88]	@ (8001a9c <MX_GPIO_Init+0xcc>)
 8001a42:	f002 f9b7 	bl	8003db4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8001a46:	2200      	movs	r2, #0
 8001a48:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8001a4c:	4814      	ldr	r0, [pc, #80]	@ (8001aa0 <MX_GPIO_Init+0xd0>)
 8001a4e:	f002 f9b1 	bl	8003db4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001a52:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001a56:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a58:	2301      	movs	r3, #1
 8001a5a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a60:	2300      	movs	r3, #0
 8001a62:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a64:	f107 030c 	add.w	r3, r7, #12
 8001a68:	4619      	mov	r1, r3
 8001a6a:	480c      	ldr	r0, [pc, #48]	@ (8001a9c <MX_GPIO_Init+0xcc>)
 8001a6c:	f001 ff3a 	bl	80038e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001a70:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8001a74:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a76:	2301      	movs	r3, #1
 8001a78:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a82:	f107 030c 	add.w	r3, r7, #12
 8001a86:	4619      	mov	r1, r3
 8001a88:	4805      	ldr	r0, [pc, #20]	@ (8001aa0 <MX_GPIO_Init+0xd0>)
 8001a8a:	f001 ff2b 	bl	80038e4 <HAL_GPIO_Init>

}
 8001a8e:	bf00      	nop
 8001a90:	3720      	adds	r7, #32
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	40023800 	.word	0x40023800
 8001a9c:	40020800 	.word	0x40020800
 8001aa0:	40020400 	.word	0x40020400

08001aa4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001aa8:	4b12      	ldr	r3, [pc, #72]	@ (8001af4 <MX_I2C1_Init+0x50>)
 8001aaa:	4a13      	ldr	r2, [pc, #76]	@ (8001af8 <MX_I2C1_Init+0x54>)
 8001aac:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001aae:	4b11      	ldr	r3, [pc, #68]	@ (8001af4 <MX_I2C1_Init+0x50>)
 8001ab0:	4a12      	ldr	r2, [pc, #72]	@ (8001afc <MX_I2C1_Init+0x58>)
 8001ab2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001ab4:	4b0f      	ldr	r3, [pc, #60]	@ (8001af4 <MX_I2C1_Init+0x50>)
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001aba:	4b0e      	ldr	r3, [pc, #56]	@ (8001af4 <MX_I2C1_Init+0x50>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001ac0:	4b0c      	ldr	r3, [pc, #48]	@ (8001af4 <MX_I2C1_Init+0x50>)
 8001ac2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001ac6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001ac8:	4b0a      	ldr	r3, [pc, #40]	@ (8001af4 <MX_I2C1_Init+0x50>)
 8001aca:	2200      	movs	r2, #0
 8001acc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001ace:	4b09      	ldr	r3, [pc, #36]	@ (8001af4 <MX_I2C1_Init+0x50>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001ad4:	4b07      	ldr	r3, [pc, #28]	@ (8001af4 <MX_I2C1_Init+0x50>)
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001ada:	4b06      	ldr	r3, [pc, #24]	@ (8001af4 <MX_I2C1_Init+0x50>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001ae0:	4804      	ldr	r0, [pc, #16]	@ (8001af4 <MX_I2C1_Init+0x50>)
 8001ae2:	f002 f981 	bl	8003de8 <HAL_I2C_Init>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d001      	beq.n	8001af0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001aec:	f000 f9fa 	bl	8001ee4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001af0:	bf00      	nop
 8001af2:	bd80      	pop	{r7, pc}
 8001af4:	20006b58 	.word	0x20006b58
 8001af8:	40005400 	.word	0x40005400
 8001afc:	000186a0 	.word	0x000186a0

08001b00 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b08a      	sub	sp, #40	@ 0x28
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b08:	f107 0314 	add.w	r3, r7, #20
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	601a      	str	r2, [r3, #0]
 8001b10:	605a      	str	r2, [r3, #4]
 8001b12:	609a      	str	r2, [r3, #8]
 8001b14:	60da      	str	r2, [r3, #12]
 8001b16:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	4a19      	ldr	r2, [pc, #100]	@ (8001b84 <HAL_I2C_MspInit+0x84>)
 8001b1e:	4293      	cmp	r3, r2
 8001b20:	d12c      	bne.n	8001b7c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b22:	2300      	movs	r3, #0
 8001b24:	613b      	str	r3, [r7, #16]
 8001b26:	4b18      	ldr	r3, [pc, #96]	@ (8001b88 <HAL_I2C_MspInit+0x88>)
 8001b28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b2a:	4a17      	ldr	r2, [pc, #92]	@ (8001b88 <HAL_I2C_MspInit+0x88>)
 8001b2c:	f043 0302 	orr.w	r3, r3, #2
 8001b30:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b32:	4b15      	ldr	r3, [pc, #84]	@ (8001b88 <HAL_I2C_MspInit+0x88>)
 8001b34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b36:	f003 0302 	and.w	r3, r3, #2
 8001b3a:	613b      	str	r3, [r7, #16]
 8001b3c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001b3e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001b42:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b44:	2312      	movs	r3, #18
 8001b46:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b4c:	2303      	movs	r3, #3
 8001b4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001b50:	2304      	movs	r3, #4
 8001b52:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b54:	f107 0314 	add.w	r3, r7, #20
 8001b58:	4619      	mov	r1, r3
 8001b5a:	480c      	ldr	r0, [pc, #48]	@ (8001b8c <HAL_I2C_MspInit+0x8c>)
 8001b5c:	f001 fec2 	bl	80038e4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001b60:	2300      	movs	r3, #0
 8001b62:	60fb      	str	r3, [r7, #12]
 8001b64:	4b08      	ldr	r3, [pc, #32]	@ (8001b88 <HAL_I2C_MspInit+0x88>)
 8001b66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b68:	4a07      	ldr	r2, [pc, #28]	@ (8001b88 <HAL_I2C_MspInit+0x88>)
 8001b6a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001b6e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b70:	4b05      	ldr	r3, [pc, #20]	@ (8001b88 <HAL_I2C_MspInit+0x88>)
 8001b72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b74:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b78:	60fb      	str	r3, [r7, #12]
 8001b7a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001b7c:	bf00      	nop
 8001b7e:	3728      	adds	r7, #40	@ 0x28
 8001b80:	46bd      	mov	sp, r7
 8001b82:	bd80      	pop	{r7, pc}
 8001b84:	40005400 	.word	0x40005400
 8001b88:	40023800 	.word	0x40023800
 8001b8c:	40020400 	.word	0x40020400

08001b90 <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b082      	sub	sp, #8
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C1)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	4a0b      	ldr	r2, [pc, #44]	@ (8001bcc <HAL_I2C_MspDeInit+0x3c>)
 8001b9e:	4293      	cmp	r3, r2
 8001ba0:	d10f      	bne.n	8001bc2 <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8001ba2:	4b0b      	ldr	r3, [pc, #44]	@ (8001bd0 <HAL_I2C_MspDeInit+0x40>)
 8001ba4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ba6:	4a0a      	ldr	r2, [pc, #40]	@ (8001bd0 <HAL_I2C_MspDeInit+0x40>)
 8001ba8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001bac:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 8001bae:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001bb2:	4808      	ldr	r0, [pc, #32]	@ (8001bd4 <HAL_I2C_MspDeInit+0x44>)
 8001bb4:	f002 f81a 	bl	8003bec <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 8001bb8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001bbc:	4805      	ldr	r0, [pc, #20]	@ (8001bd4 <HAL_I2C_MspDeInit+0x44>)
 8001bbe:	f002 f815 	bl	8003bec <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }
}
 8001bc2:	bf00      	nop
 8001bc4:	3708      	adds	r7, #8
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	40005400 	.word	0x40005400
 8001bd0:	40023800 	.word	0x40023800
 8001bd4:	40020400 	.word	0x40020400

08001bd8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001bd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001bdc:	b087      	sub	sp, #28
 8001bde:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001be0:	f001 f8d6 	bl	8002d90 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001be4:	f000 f916 	bl	8001e14 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001be8:	f7ff fef2 	bl	80019d0 <MX_GPIO_Init>
  MX_DMA_Init();
 8001bec:	f7ff fc9a 	bl	8001524 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001bf0:	f000 fee0 	bl	80029b4 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8001bf4:	f000 fc48 	bl	8002488 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001bf8:	f000 fc96 	bl	8002528 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001bfc:	f000 fce8 	bl	80025d0 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001c00:	f000 fd4a 	bl	8002698 <MX_TIM4_Init>
  MX_USART1_UART_Init();
 8001c04:	f000 feac 	bl	8002960 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8001c08:	f7ff ff4c 	bl	8001aa4 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  //reset_I2C();
  MPU6050_Init();
 8001c0c:	f009 fa8c 	bl	800b128 <MPU6050_Init>
  MPU6050_CalibGz(&MPU6050,1000);
 8001c10:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001c14:	4870      	ldr	r0, [pc, #448]	@ (8001dd8 <main+0x200>)
 8001c16:	f009 fb8d 	bl	800b334 <MPU6050_CalibGz>
  HAL_TIM_Base_Start_IT(&htim1);
 8001c1a:	4870      	ldr	r0, [pc, #448]	@ (8001ddc <main+0x204>)
 8001c1c:	f003 fde0 	bl	80057e0 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim2, TIM_CHANNEL_ALL); //LEFT
 8001c20:	213c      	movs	r1, #60	@ 0x3c
 8001c22:	486f      	ldr	r0, [pc, #444]	@ (8001de0 <main+0x208>)
 8001c24:	f004 f872 	bl	8005d0c <HAL_TIM_Encoder_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim4, TIM_CHANNEL_ALL); //RIGHT
 8001c28:	213c      	movs	r1, #60	@ 0x3c
 8001c2a:	486e      	ldr	r0, [pc, #440]	@ (8001de4 <main+0x20c>)
 8001c2c:	f004 f86e 	bl	8005d0c <HAL_TIM_Encoder_Start_IT>

	// --- PWM start ---
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001c30:	2100      	movs	r1, #0
 8001c32:	486d      	ldr	r0, [pc, #436]	@ (8001de8 <main+0x210>)
 8001c34:	f003 fe86 	bl	8005944 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8001c38:	2104      	movs	r1, #4
 8001c3a:	486b      	ldr	r0, [pc, #428]	@ (8001de8 <main+0x210>)
 8001c3c:	f003 fe82 	bl	8005944 <HAL_TIM_PWM_Start>
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8001c40:	2200      	movs	r2, #0
 8001c42:	2100      	movs	r1, #0
 8001c44:	2019      	movs	r0, #25
 8001c46:	f001 fa14 	bl	8003072 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001c4a:	2019      	movs	r0, #25
 8001c4c:	f001 fa2d 	bl	80030aa <HAL_NVIC_EnableIRQ>

	// --- Base timer for control loop (interrupt) ---
    // Khoi tao 2 banh xe
    //80 3 0
  Motor_Init(&Left_motor, LEFT,GPIOB, GPIO_PIN_12, GPIOB, GPIO_PIN_13,&htim3, TIM_CHANNEL_1, &htim2, 90, 10, 0);
 8001c50:	4b63      	ldr	r3, [pc, #396]	@ (8001de0 <main+0x208>)
 8001c52:	9304      	str	r3, [sp, #16]
 8001c54:	2300      	movs	r3, #0
 8001c56:	9303      	str	r3, [sp, #12]
 8001c58:	4b63      	ldr	r3, [pc, #396]	@ (8001de8 <main+0x210>)
 8001c5a:	9302      	str	r3, [sp, #8]
 8001c5c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001c60:	9301      	str	r3, [sp, #4]
 8001c62:	4b62      	ldr	r3, [pc, #392]	@ (8001dec <main+0x214>)
 8001c64:	9300      	str	r3, [sp, #0]
 8001c66:	ed9f 1a62 	vldr	s2, [pc, #392]	@ 8001df0 <main+0x218>
 8001c6a:	eef2 0a04 	vmov.f32	s1, #36	@ 0x41200000  10.0
 8001c6e:	ed9f 0a61 	vldr	s0, [pc, #388]	@ 8001df4 <main+0x21c>
 8001c72:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c76:	4a5d      	ldr	r2, [pc, #372]	@ (8001dec <main+0x214>)
 8001c78:	2100      	movs	r1, #0
 8001c7a:	485f      	ldr	r0, [pc, #380]	@ (8001df8 <main+0x220>)
 8001c7c:	f008 ff84 	bl	800ab88 <Motor_Init>
  Motor_Init(&Right_motor,RIGHT,GPIOB, GPIO_PIN_14, GPIOB, GPIO_PIN_15,&htim3, TIM_CHANNEL_2, &htim4, 90, 3, 0.1);
 8001c80:	4b58      	ldr	r3, [pc, #352]	@ (8001de4 <main+0x20c>)
 8001c82:	9304      	str	r3, [sp, #16]
 8001c84:	2304      	movs	r3, #4
 8001c86:	9303      	str	r3, [sp, #12]
 8001c88:	4b57      	ldr	r3, [pc, #348]	@ (8001de8 <main+0x210>)
 8001c8a:	9302      	str	r3, [sp, #8]
 8001c8c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001c90:	9301      	str	r3, [sp, #4]
 8001c92:	4b56      	ldr	r3, [pc, #344]	@ (8001dec <main+0x214>)
 8001c94:	9300      	str	r3, [sp, #0]
 8001c96:	ed9f 1a59 	vldr	s2, [pc, #356]	@ 8001dfc <main+0x224>
 8001c9a:	eef0 0a08 	vmov.f32	s1, #8	@ 0x40400000  3.0
 8001c9e:	ed9f 0a55 	vldr	s0, [pc, #340]	@ 8001df4 <main+0x21c>
 8001ca2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001ca6:	4a51      	ldr	r2, [pc, #324]	@ (8001dec <main+0x214>)
 8001ca8:	2101      	movs	r1, #1
 8001caa:	4855      	ldr	r0, [pc, #340]	@ (8001e00 <main+0x228>)
 8001cac:	f008 ff6c 	bl	800ab88 <Motor_Init>

   // Khoi tao PID
  PID(&LPID, &(pLeft->cur_speed),&(pLeft->Pid_output),&(pLeft->target_speed),pLeft->kp, pLeft->ki, pLeft->kd,_PID_P_ON_E, _PID_CD_DIRECT);
 8001cb0:	4b54      	ldr	r3, [pc, #336]	@ (8001e04 <main+0x22c>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	f103 0438 	add.w	r4, r3, #56	@ 0x38
 8001cb8:	4b52      	ldr	r3, [pc, #328]	@ (8001e04 <main+0x22c>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f103 0548 	add.w	r5, r3, #72	@ 0x48
 8001cc0:	4b50      	ldr	r3, [pc, #320]	@ (8001e04 <main+0x22c>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f103 0640 	add.w	r6, r3, #64	@ 0x40
 8001cc8:	4b4e      	ldr	r3, [pc, #312]	@ (8001e04 <main+0x22c>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	6a1b      	ldr	r3, [r3, #32]
 8001cce:	4618      	mov	r0, r3
 8001cd0:	f7fe fc52 	bl	8000578 <__aeabi_f2d>
 8001cd4:	4680      	mov	r8, r0
 8001cd6:	4689      	mov	r9, r1
 8001cd8:	4b4a      	ldr	r3, [pc, #296]	@ (8001e04 <main+0x22c>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cde:	4618      	mov	r0, r3
 8001ce0:	f7fe fc4a 	bl	8000578 <__aeabi_f2d>
 8001ce4:	4682      	mov	sl, r0
 8001ce6:	468b      	mov	fp, r1
 8001ce8:	4b46      	ldr	r3, [pc, #280]	@ (8001e04 <main+0x22c>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cee:	4618      	mov	r0, r3
 8001cf0:	f7fe fc42 	bl	8000578 <__aeabi_f2d>
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	9301      	str	r3, [sp, #4]
 8001cf8:	2301      	movs	r3, #1
 8001cfa:	9300      	str	r3, [sp, #0]
 8001cfc:	ec41 0b12 	vmov	d2, r0, r1
 8001d00:	ec4b ab11 	vmov	d1, sl, fp
 8001d04:	ec49 8b10 	vmov	d0, r8, r9
 8001d08:	4633      	mov	r3, r6
 8001d0a:	462a      	mov	r2, r5
 8001d0c:	4621      	mov	r1, r4
 8001d0e:	483e      	ldr	r0, [pc, #248]	@ (8001e08 <main+0x230>)
 8001d10:	f009 ff1a 	bl	800bb48 <PID>
  PID_SetMode(&LPID, _PID_MODE_AUTOMATIC);
 8001d14:	2101      	movs	r1, #1
 8001d16:	483c      	ldr	r0, [pc, #240]	@ (8001e08 <main+0x230>)
 8001d18:	f00a f84c 	bl	800bdb4 <PID_SetMode>
  PID_SetSampleTime(&LPID, 10);
 8001d1c:	210a      	movs	r1, #10
 8001d1e:	483a      	ldr	r0, [pc, #232]	@ (8001e08 <main+0x230>)
 8001d20:	f00a f9bc 	bl	800c09c <PID_SetSampleTime>
  PID_SetOutputLimits(&LPID, -999, 999);
 8001d24:	ed9f 1b28 	vldr	d1, [pc, #160]	@ 8001dc8 <main+0x1f0>
 8001d28:	ed9f 0b29 	vldr	d0, [pc, #164]	@ 8001dd0 <main+0x1f8>
 8001d2c:	4836      	ldr	r0, [pc, #216]	@ (8001e08 <main+0x230>)
 8001d2e:	f00a f85f 	bl	800bdf0 <PID_SetOutputLimits>

  PID(&RPID,&(pRight->cur_speed),&(pRight->Pid_output), &(pRight->target_speed),pRight->kp, pRight->ki, pRight->kd,_PID_P_ON_E, _PID_CD_DIRECT);
 8001d32:	4b36      	ldr	r3, [pc, #216]	@ (8001e0c <main+0x234>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f103 0438 	add.w	r4, r3, #56	@ 0x38
 8001d3a:	4b34      	ldr	r3, [pc, #208]	@ (8001e0c <main+0x234>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	f103 0548 	add.w	r5, r3, #72	@ 0x48
 8001d42:	4b32      	ldr	r3, [pc, #200]	@ (8001e0c <main+0x234>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f103 0640 	add.w	r6, r3, #64	@ 0x40
 8001d4a:	4b30      	ldr	r3, [pc, #192]	@ (8001e0c <main+0x234>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	6a1b      	ldr	r3, [r3, #32]
 8001d50:	4618      	mov	r0, r3
 8001d52:	f7fe fc11 	bl	8000578 <__aeabi_f2d>
 8001d56:	4680      	mov	r8, r0
 8001d58:	4689      	mov	r9, r1
 8001d5a:	4b2c      	ldr	r3, [pc, #176]	@ (8001e0c <main+0x234>)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d60:	4618      	mov	r0, r3
 8001d62:	f7fe fc09 	bl	8000578 <__aeabi_f2d>
 8001d66:	4682      	mov	sl, r0
 8001d68:	468b      	mov	fp, r1
 8001d6a:	4b28      	ldr	r3, [pc, #160]	@ (8001e0c <main+0x234>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d70:	4618      	mov	r0, r3
 8001d72:	f7fe fc01 	bl	8000578 <__aeabi_f2d>
 8001d76:	2300      	movs	r3, #0
 8001d78:	9301      	str	r3, [sp, #4]
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	9300      	str	r3, [sp, #0]
 8001d7e:	ec41 0b12 	vmov	d2, r0, r1
 8001d82:	ec4b ab11 	vmov	d1, sl, fp
 8001d86:	ec49 8b10 	vmov	d0, r8, r9
 8001d8a:	4633      	mov	r3, r6
 8001d8c:	462a      	mov	r2, r5
 8001d8e:	4621      	mov	r1, r4
 8001d90:	481f      	ldr	r0, [pc, #124]	@ (8001e10 <main+0x238>)
 8001d92:	f009 fed9 	bl	800bb48 <PID>
  PID_SetMode(&RPID, _PID_MODE_AUTOMATIC);
 8001d96:	2101      	movs	r1, #1
 8001d98:	481d      	ldr	r0, [pc, #116]	@ (8001e10 <main+0x238>)
 8001d9a:	f00a f80b 	bl	800bdb4 <PID_SetMode>
  PID_SetSampleTime(&RPID, 10);
 8001d9e:	210a      	movs	r1, #10
 8001da0:	481b      	ldr	r0, [pc, #108]	@ (8001e10 <main+0x238>)
 8001da2:	f00a f97b 	bl	800c09c <PID_SetSampleTime>
  PID_SetOutputLimits(&RPID, -999, 999);
 8001da6:	ed9f 1b08 	vldr	d1, [pc, #32]	@ 8001dc8 <main+0x1f0>
 8001daa:	ed9f 0b09 	vldr	d0, [pc, #36]	@ 8001dd0 <main+0x1f8>
 8001dae:	4818      	ldr	r0, [pc, #96]	@ (8001e10 <main+0x238>)
 8001db0:	f00a f81e 	bl	800bdf0 <PID_SetOutputLimits>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8001db4:	f006 f910 	bl	8007fd8 <osKernelInitialize>
  MX_FREERTOS_Init();
 8001db8:	f7ff fbdc 	bl	8001574 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001dbc:	f006 f930 	bl	8008020 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001dc0:	bf00      	nop
 8001dc2:	e7fd      	b.n	8001dc0 <main+0x1e8>
 8001dc4:	f3af 8000 	nop.w
 8001dc8:	00000000 	.word	0x00000000
 8001dcc:	408f3800 	.word	0x408f3800
 8001dd0:	00000000 	.word	0x00000000
 8001dd4:	c08f3800 	.word	0xc08f3800
 8001dd8:	2000c240 	.word	0x2000c240
 8001ddc:	20006d40 	.word	0x20006d40
 8001de0:	20006d88 	.word	0x20006d88
 8001de4:	20006e18 	.word	0x20006e18
 8001de8:	20006dd0 	.word	0x20006dd0
 8001dec:	40020400 	.word	0x40020400
 8001df0:	00000000 	.word	0x00000000
 8001df4:	42b40000 	.word	0x42b40000
 8001df8:	20006bb0 	.word	0x20006bb0
 8001dfc:	3dcccccd 	.word	0x3dcccccd
 8001e00:	20006c00 	.word	0x20006c00
 8001e04:	20000000 	.word	0x20000000
 8001e08:	20006cc0 	.word	0x20006cc0
 8001e0c:	20000004 	.word	0x20000004
 8001e10:	20006c50 	.word	0x20006c50

08001e14 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b094      	sub	sp, #80	@ 0x50
 8001e18:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e1a:	f107 0320 	add.w	r3, r7, #32
 8001e1e:	2230      	movs	r2, #48	@ 0x30
 8001e20:	2100      	movs	r1, #0
 8001e22:	4618      	mov	r0, r3
 8001e24:	f01a ff00 	bl	801cc28 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e28:	f107 030c 	add.w	r3, r7, #12
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	601a      	str	r2, [r3, #0]
 8001e30:	605a      	str	r2, [r3, #4]
 8001e32:	609a      	str	r2, [r3, #8]
 8001e34:	60da      	str	r2, [r3, #12]
 8001e36:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e38:	2300      	movs	r3, #0
 8001e3a:	60bb      	str	r3, [r7, #8]
 8001e3c:	4b27      	ldr	r3, [pc, #156]	@ (8001edc <SystemClock_Config+0xc8>)
 8001e3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e40:	4a26      	ldr	r2, [pc, #152]	@ (8001edc <SystemClock_Config+0xc8>)
 8001e42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e46:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e48:	4b24      	ldr	r3, [pc, #144]	@ (8001edc <SystemClock_Config+0xc8>)
 8001e4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e50:	60bb      	str	r3, [r7, #8]
 8001e52:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e54:	2300      	movs	r3, #0
 8001e56:	607b      	str	r3, [r7, #4]
 8001e58:	4b21      	ldr	r3, [pc, #132]	@ (8001ee0 <SystemClock_Config+0xcc>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4a20      	ldr	r2, [pc, #128]	@ (8001ee0 <SystemClock_Config+0xcc>)
 8001e5e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001e62:	6013      	str	r3, [r2, #0]
 8001e64:	4b1e      	ldr	r3, [pc, #120]	@ (8001ee0 <SystemClock_Config+0xcc>)
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001e6c:	607b      	str	r3, [r7, #4]
 8001e6e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001e70:	2302      	movs	r3, #2
 8001e72:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001e74:	2301      	movs	r3, #1
 8001e76:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001e78:	2310      	movs	r3, #16
 8001e7a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e7c:	2302      	movs	r3, #2
 8001e7e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001e80:	2300      	movs	r3, #0
 8001e82:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001e84:	2308      	movs	r3, #8
 8001e86:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 64;
 8001e88:	2340      	movs	r3, #64	@ 0x40
 8001e8a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001e8c:	2302      	movs	r3, #2
 8001e8e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001e90:	2304      	movs	r3, #4
 8001e92:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e94:	f107 0320 	add.w	r3, r7, #32
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f002 fff9 	bl	8004e90 <HAL_RCC_OscConfig>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d001      	beq.n	8001ea8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001ea4:	f000 f81e 	bl	8001ee4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ea8:	230f      	movs	r3, #15
 8001eaa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001eac:	2302      	movs	r3, #2
 8001eae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001eb4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001eb8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001ebe:	f107 030c 	add.w	r3, r7, #12
 8001ec2:	2103      	movs	r1, #3
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	f003 fa5b 	bl	8005380 <HAL_RCC_ClockConfig>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d001      	beq.n	8001ed4 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001ed0:	f000 f808 	bl	8001ee4 <Error_Handler>
  }
}
 8001ed4:	bf00      	nop
 8001ed6:	3750      	adds	r7, #80	@ 0x50
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	bd80      	pop	{r7, pc}
 8001edc:	40023800 	.word	0x40023800
 8001ee0:	40007000 	.word	0x40007000

08001ee4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ee8:	b672      	cpsid	i
}
 8001eea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001eec:	bf00      	nop
 8001eee:	e7fd      	b.n	8001eec <Error_Handler+0x8>

08001ef0 <microros_allocate>:
void vPortFreeMicroROS( void *pv );
void *pvPortReallocMicroROS( void *pv, size_t xWantedSize );
size_t getBlockSize( void *pv );
void *pvPortCallocMicroROS( size_t num, size_t xWantedSize );

void * microros_allocate(size_t size, void * state){
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b082      	sub	sp, #8
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
 8001ef8:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Alloc %d (prev: %d B)\n",size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 8001efa:	4b0c      	ldr	r3, [pc, #48]	@ (8001f2c <microros_allocate+0x3c>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	461a      	mov	r2, r3
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	4413      	add	r3, r2
 8001f04:	461a      	mov	r2, r3
 8001f06:	4b09      	ldr	r3, [pc, #36]	@ (8001f2c <microros_allocate+0x3c>)
 8001f08:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 8001f0a:	4b09      	ldr	r3, [pc, #36]	@ (8001f30 <microros_allocate+0x40>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	461a      	mov	r2, r3
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	4413      	add	r3, r2
 8001f14:	461a      	mov	r2, r3
 8001f16:	4b06      	ldr	r3, [pc, #24]	@ (8001f30 <microros_allocate+0x40>)
 8001f18:	601a      	str	r2, [r3, #0]
  return pvPortMallocMicroROS(size);
 8001f1a:	6878      	ldr	r0, [r7, #4]
 8001f1c:	f7ff f8b2 	bl	8001084 <pvPortMallocMicroROS>
 8001f20:	4603      	mov	r3, r0
}
 8001f22:	4618      	mov	r0, r3
 8001f24:	3708      	adds	r7, #8
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bd80      	pop	{r7, pc}
 8001f2a:	bf00      	nop
 8001f2c:	20006d30 	.word	0x20006d30
 8001f30:	20006d34 	.word	0x20006d34

08001f34 <microros_deallocate>:

void microros_deallocate(void * pointer, void * state){
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b082      	sub	sp, #8
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
 8001f3c:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Free %d (prev: %d B)\n",getBlockSize(pointer), xPortGetFreeHeapSize());
  if (NULL != pointer){
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d00c      	beq.n	8001f5e <microros_deallocate+0x2a>
    usedMemory -= getBlockSize(pointer);
 8001f44:	6878      	ldr	r0, [r7, #4]
 8001f46:	f7ff f9c1 	bl	80012cc <getBlockSize>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	4a06      	ldr	r2, [pc, #24]	@ (8001f68 <microros_deallocate+0x34>)
 8001f4e:	6812      	ldr	r2, [r2, #0]
 8001f50:	1ad3      	subs	r3, r2, r3
 8001f52:	461a      	mov	r2, r3
 8001f54:	4b04      	ldr	r3, [pc, #16]	@ (8001f68 <microros_deallocate+0x34>)
 8001f56:	601a      	str	r2, [r3, #0]
    vPortFreeMicroROS(pointer);
 8001f58:	6878      	ldr	r0, [r7, #4]
 8001f5a:	f7ff f95b 	bl	8001214 <vPortFreeMicroROS>
  }
}
 8001f5e:	bf00      	nop
 8001f60:	3708      	adds	r7, #8
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bd80      	pop	{r7, pc}
 8001f66:	bf00      	nop
 8001f68:	20006d34 	.word	0x20006d34

08001f6c <microros_reallocate>:

void * microros_reallocate(void * pointer, size_t size, void * state){
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b084      	sub	sp, #16
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	60f8      	str	r0, [r7, #12]
 8001f74:	60b9      	str	r1, [r7, #8]
 8001f76:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Realloc %d -> %d (prev: %d B)\n",getBlockSize(pointer),size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 8001f78:	4b15      	ldr	r3, [pc, #84]	@ (8001fd0 <microros_reallocate+0x64>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	461a      	mov	r2, r3
 8001f7e:	68bb      	ldr	r3, [r7, #8]
 8001f80:	4413      	add	r3, r2
 8001f82:	461a      	mov	r2, r3
 8001f84:	4b12      	ldr	r3, [pc, #72]	@ (8001fd0 <microros_reallocate+0x64>)
 8001f86:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 8001f88:	4b12      	ldr	r3, [pc, #72]	@ (8001fd4 <microros_reallocate+0x68>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	461a      	mov	r2, r3
 8001f8e:	68bb      	ldr	r3, [r7, #8]
 8001f90:	4413      	add	r3, r2
 8001f92:	461a      	mov	r2, r3
 8001f94:	4b0f      	ldr	r3, [pc, #60]	@ (8001fd4 <microros_reallocate+0x68>)
 8001f96:	601a      	str	r2, [r3, #0]
  if (NULL == pointer){
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d104      	bne.n	8001fa8 <microros_reallocate+0x3c>
    return pvPortMallocMicroROS(size);
 8001f9e:	68b8      	ldr	r0, [r7, #8]
 8001fa0:	f7ff f870 	bl	8001084 <pvPortMallocMicroROS>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	e00e      	b.n	8001fc6 <microros_reallocate+0x5a>
  } else {
    usedMemory -= getBlockSize(pointer);
 8001fa8:	68f8      	ldr	r0, [r7, #12]
 8001faa:	f7ff f98f 	bl	80012cc <getBlockSize>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	4a08      	ldr	r2, [pc, #32]	@ (8001fd4 <microros_reallocate+0x68>)
 8001fb2:	6812      	ldr	r2, [r2, #0]
 8001fb4:	1ad3      	subs	r3, r2, r3
 8001fb6:	461a      	mov	r2, r3
 8001fb8:	4b06      	ldr	r3, [pc, #24]	@ (8001fd4 <microros_reallocate+0x68>)
 8001fba:	601a      	str	r2, [r3, #0]
    return pvPortReallocMicroROS(pointer,size);
 8001fbc:	68b9      	ldr	r1, [r7, #8]
 8001fbe:	68f8      	ldr	r0, [r7, #12]
 8001fc0:	f7ff f9a2 	bl	8001308 <pvPortReallocMicroROS>
 8001fc4:	4603      	mov	r3, r0
  }
}
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	3710      	adds	r7, #16
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	bf00      	nop
 8001fd0:	20006d30 	.word	0x20006d30
 8001fd4:	20006d34 	.word	0x20006d34

08001fd8 <microros_zero_allocate>:

void * microros_zero_allocate(size_t number_of_elements, size_t size_of_element, void * state){
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b084      	sub	sp, #16
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	60f8      	str	r0, [r7, #12]
 8001fe0:	60b9      	str	r1, [r7, #8]
 8001fe2:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Calloc %d x %d = %d -> (prev: %d B)\n",number_of_elements,size_of_element, number_of_elements*size_of_element, xPortGetFreeHeapSize());
  absoluteUsedMemory += number_of_elements*size_of_element;
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	68ba      	ldr	r2, [r7, #8]
 8001fe8:	fb02 f303 	mul.w	r3, r2, r3
 8001fec:	4a0c      	ldr	r2, [pc, #48]	@ (8002020 <microros_zero_allocate+0x48>)
 8001fee:	6812      	ldr	r2, [r2, #0]
 8001ff0:	4413      	add	r3, r2
 8001ff2:	461a      	mov	r2, r3
 8001ff4:	4b0a      	ldr	r3, [pc, #40]	@ (8002020 <microros_zero_allocate+0x48>)
 8001ff6:	601a      	str	r2, [r3, #0]
  usedMemory += number_of_elements*size_of_element;
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	68ba      	ldr	r2, [r7, #8]
 8001ffc:	fb02 f303 	mul.w	r3, r2, r3
 8002000:	4a08      	ldr	r2, [pc, #32]	@ (8002024 <microros_zero_allocate+0x4c>)
 8002002:	6812      	ldr	r2, [r2, #0]
 8002004:	4413      	add	r3, r2
 8002006:	461a      	mov	r2, r3
 8002008:	4b06      	ldr	r3, [pc, #24]	@ (8002024 <microros_zero_allocate+0x4c>)
 800200a:	601a      	str	r2, [r3, #0]
  return pvPortCallocMicroROS(number_of_elements,size_of_element);
 800200c:	68b9      	ldr	r1, [r7, #8]
 800200e:	68f8      	ldr	r0, [r7, #12]
 8002010:	f7ff f9a7 	bl	8001362 <pvPortCallocMicroROS>
 8002014:	4603      	mov	r3, r0
 8002016:	4618      	mov	r0, r3
 8002018:	3710      	adds	r7, #16
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}
 800201e:	bf00      	nop
 8002020:	20006d30 	.word	0x20006d30
 8002024:	20006d34 	.word	0x20006d34

08002028 <UTILS_NanosecondsToTimespec>:
#define NANOSECONDS_PER_SECOND     ( 1000000000LL )                                /**< Nanoseconds per second. */
#define NANOSECONDS_PER_TICK       ( NANOSECONDS_PER_SECOND / configTICK_RATE_HZ ) /**< Nanoseconds per FreeRTOS tick. */

void UTILS_NanosecondsToTimespec( int64_t llSource,
                                  struct timespec * const pxDestination )
{
 8002028:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800202c:	b086      	sub	sp, #24
 800202e:	af00      	add	r7, sp, #0
 8002030:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8002034:	607a      	str	r2, [r7, #4]
    long lCarrySec = 0;
 8002036:	2300      	movs	r3, #0
 8002038:	617b      	str	r3, [r7, #20]

    /* Convert to timespec. */
    pxDestination->tv_sec = ( time_t ) ( llSource / NANOSECONDS_PER_SECOND );
 800203a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800203e:	a320      	add	r3, pc, #128	@ (adr r3, 80020c0 <UTILS_NanosecondsToTimespec+0x98>)
 8002040:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002044:	f7fe fe38 	bl	8000cb8 <__aeabi_ldivmod>
 8002048:	4602      	mov	r2, r0
 800204a:	460b      	mov	r3, r1
 800204c:	6879      	ldr	r1, [r7, #4]
 800204e:	e9c1 2300 	strd	r2, r3, [r1]
    pxDestination->tv_nsec = ( long ) ( llSource % NANOSECONDS_PER_SECOND );
 8002052:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002056:	a31a      	add	r3, pc, #104	@ (adr r3, 80020c0 <UTILS_NanosecondsToTimespec+0x98>)
 8002058:	e9d3 2300 	ldrd	r2, r3, [r3]
 800205c:	f7fe fe2c 	bl	8000cb8 <__aeabi_ldivmod>
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	609a      	str	r2, [r3, #8]

    /* Subtract from tv_sec if tv_nsec < 0. */
    if( pxDestination->tv_nsec < 0L )
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	689b      	ldr	r3, [r3, #8]
 8002068:	2b00      	cmp	r3, #0
 800206a:	da20      	bge.n	80020ae <UTILS_NanosecondsToTimespec+0x86>
    {
        /* Compute the number of seconds to carry. */
        lCarrySec = ( pxDestination->tv_nsec / ( long ) NANOSECONDS_PER_SECOND ) + 1L;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	689b      	ldr	r3, [r3, #8]
 8002070:	4a11      	ldr	r2, [pc, #68]	@ (80020b8 <UTILS_NanosecondsToTimespec+0x90>)
 8002072:	fb82 1203 	smull	r1, r2, r2, r3
 8002076:	1712      	asrs	r2, r2, #28
 8002078:	17db      	asrs	r3, r3, #31
 800207a:	1ad3      	subs	r3, r2, r3
 800207c:	3301      	adds	r3, #1
 800207e:	617b      	str	r3, [r7, #20]

        pxDestination->tv_sec -= ( time_t ) ( lCarrySec );
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002086:	6979      	ldr	r1, [r7, #20]
 8002088:	17c8      	asrs	r0, r1, #31
 800208a:	460c      	mov	r4, r1
 800208c:	4605      	mov	r5, r0
 800208e:	ebb2 0804 	subs.w	r8, r2, r4
 8002092:	eb63 0905 	sbc.w	r9, r3, r5
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	e9c3 8900 	strd	r8, r9, [r3]
        pxDestination->tv_nsec += lCarrySec * ( long ) NANOSECONDS_PER_SECOND;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	689a      	ldr	r2, [r3, #8]
 80020a0:	697b      	ldr	r3, [r7, #20]
 80020a2:	4906      	ldr	r1, [pc, #24]	@ (80020bc <UTILS_NanosecondsToTimespec+0x94>)
 80020a4:	fb01 f303 	mul.w	r3, r1, r3
 80020a8:	441a      	add	r2, r3
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	609a      	str	r2, [r3, #8]
    }
}
 80020ae:	bf00      	nop
 80020b0:	3718      	adds	r7, #24
 80020b2:	46bd      	mov	sp, r7
 80020b4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80020b8:	44b82fa1 	.word	0x44b82fa1
 80020bc:	3b9aca00 	.word	0x3b9aca00
 80020c0:	3b9aca00 	.word	0x3b9aca00
 80020c4:	00000000 	.word	0x00000000

080020c8 <clock_gettime>:

int clock_gettime( int clock_id,
                   struct timespec * tp )
{
 80020c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80020cc:	b08e      	sub	sp, #56	@ 0x38
 80020ce:	af00      	add	r7, sp, #0
 80020d0:	6278      	str	r0, [r7, #36]	@ 0x24
 80020d2:	6239      	str	r1, [r7, #32]
    TimeOut_t xCurrentTime = { 0 };
 80020d4:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 80020d8:	2300      	movs	r3, #0
 80020da:	6013      	str	r3, [r2, #0]
 80020dc:	6053      	str	r3, [r2, #4]

    /* Intermediate variable used to convert TimeOut_t to struct timespec.
     * Also used to detect overflow issues. It must be unsigned because the
     * behavior of signed integer overflow is undefined. */
    uint64_t ullTickCount = 0ULL;
 80020de:	f04f 0200 	mov.w	r2, #0
 80020e2:	f04f 0300 	mov.w	r3, #0
 80020e6:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    /* Silence warnings about unused parameters. */
    ( void ) clock_id;

    /* Get the current tick count and overflow count. vTaskSetTimeOutState()
     * is used to get these values because they are both static in tasks.c. */
    vTaskSetTimeOutState( &xCurrentTime );
 80020ea:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80020ee:	4618      	mov	r0, r3
 80020f0:	f007 fb42 	bl	8009778 <vTaskSetTimeOutState>

    /* Adjust the tick count for the number of times a TickType_t has overflowed.
     * portMAX_DELAY should be the maximum value of a TickType_t. */
    ullTickCount = ( uint64_t ) ( xCurrentTime.xOverflowCount ) << ( sizeof( TickType_t ) * 8 );
 80020f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020f6:	17da      	asrs	r2, r3, #31
 80020f8:	61bb      	str	r3, [r7, #24]
 80020fa:	61fa      	str	r2, [r7, #28]
 80020fc:	f04f 0200 	mov.w	r2, #0
 8002100:	f04f 0300 	mov.w	r3, #0
 8002104:	69b9      	ldr	r1, [r7, #24]
 8002106:	000b      	movs	r3, r1
 8002108:	2200      	movs	r2, #0
 800210a:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

    /* Add the current tick count. */
    ullTickCount += xCurrentTime.xTimeOnEntering;
 800210e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002110:	2200      	movs	r2, #0
 8002112:	461c      	mov	r4, r3
 8002114:	4615      	mov	r5, r2
 8002116:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800211a:	1911      	adds	r1, r2, r4
 800211c:	60b9      	str	r1, [r7, #8]
 800211e:	416b      	adcs	r3, r5
 8002120:	60fb      	str	r3, [r7, #12]
 8002122:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8002126:	e9c7 340c 	strd	r3, r4, [r7, #48]	@ 0x30

    /* Convert ullTickCount to timespec. */
    UTILS_NanosecondsToTimespec( ( int64_t ) ullTickCount * NANOSECONDS_PER_TICK, tp );
 800212a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 800212e:	4602      	mov	r2, r0
 8002130:	460b      	mov	r3, r1
 8002132:	f04f 0400 	mov.w	r4, #0
 8002136:	f04f 0500 	mov.w	r5, #0
 800213a:	015d      	lsls	r5, r3, #5
 800213c:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 8002140:	0154      	lsls	r4, r2, #5
 8002142:	4622      	mov	r2, r4
 8002144:	462b      	mov	r3, r5
 8002146:	ebb2 0800 	subs.w	r8, r2, r0
 800214a:	eb63 0901 	sbc.w	r9, r3, r1
 800214e:	f04f 0200 	mov.w	r2, #0
 8002152:	f04f 0300 	mov.w	r3, #0
 8002156:	ea4f 2349 	mov.w	r3, r9, lsl #9
 800215a:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 800215e:	ea4f 2248 	mov.w	r2, r8, lsl #9
 8002162:	4690      	mov	r8, r2
 8002164:	4699      	mov	r9, r3
 8002166:	eb18 0a00 	adds.w	sl, r8, r0
 800216a:	eb49 0b01 	adc.w	fp, r9, r1
 800216e:	f04f 0200 	mov.w	r2, #0
 8002172:	f04f 0300 	mov.w	r3, #0
 8002176:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800217a:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800217e:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002182:	ebb2 040a 	subs.w	r4, r2, sl
 8002186:	603c      	str	r4, [r7, #0]
 8002188:	eb63 030b 	sbc.w	r3, r3, fp
 800218c:	607b      	str	r3, [r7, #4]
 800218e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002192:	4623      	mov	r3, r4
 8002194:	181b      	adds	r3, r3, r0
 8002196:	613b      	str	r3, [r7, #16]
 8002198:	462b      	mov	r3, r5
 800219a:	eb41 0303 	adc.w	r3, r1, r3
 800219e:	617b      	str	r3, [r7, #20]
 80021a0:	6a3a      	ldr	r2, [r7, #32]
 80021a2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80021a6:	f7ff ff3f 	bl	8002028 <UTILS_NanosecondsToTimespec>

    return 0;
 80021aa:	2300      	movs	r3, #0
 80021ac:	4618      	mov	r0, r3
 80021ae:	3738      	adds	r7, #56	@ 0x38
 80021b0:	46bd      	mov	sp, r7
 80021b2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

080021b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b082      	sub	sp, #8
 80021bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021be:	2300      	movs	r3, #0
 80021c0:	607b      	str	r3, [r7, #4]
 80021c2:	4b12      	ldr	r3, [pc, #72]	@ (800220c <HAL_MspInit+0x54>)
 80021c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021c6:	4a11      	ldr	r2, [pc, #68]	@ (800220c <HAL_MspInit+0x54>)
 80021c8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80021cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80021ce:	4b0f      	ldr	r3, [pc, #60]	@ (800220c <HAL_MspInit+0x54>)
 80021d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80021d6:	607b      	str	r3, [r7, #4]
 80021d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80021da:	2300      	movs	r3, #0
 80021dc:	603b      	str	r3, [r7, #0]
 80021de:	4b0b      	ldr	r3, [pc, #44]	@ (800220c <HAL_MspInit+0x54>)
 80021e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021e2:	4a0a      	ldr	r2, [pc, #40]	@ (800220c <HAL_MspInit+0x54>)
 80021e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80021e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80021ea:	4b08      	ldr	r3, [pc, #32]	@ (800220c <HAL_MspInit+0x54>)
 80021ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021f2:	603b      	str	r3, [r7, #0]
 80021f4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80021f6:	2200      	movs	r2, #0
 80021f8:	210f      	movs	r1, #15
 80021fa:	f06f 0001 	mvn.w	r0, #1
 80021fe:	f000 ff38 	bl	8003072 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002202:	bf00      	nop
 8002204:	3708      	adds	r7, #8
 8002206:	46bd      	mov	sp, r7
 8002208:	bd80      	pop	{r7, pc}
 800220a:	bf00      	nop
 800220c:	40023800 	.word	0x40023800

08002210 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002210:	b480      	push	{r7}
 8002212:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002214:	bf00      	nop
 8002216:	e7fd      	b.n	8002214 <NMI_Handler+0x4>

08002218 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002218:	b480      	push	{r7}
 800221a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800221c:	bf00      	nop
 800221e:	e7fd      	b.n	800221c <HardFault_Handler+0x4>

08002220 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002220:	b480      	push	{r7}
 8002222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002224:	bf00      	nop
 8002226:	e7fd      	b.n	8002224 <MemManage_Handler+0x4>

08002228 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002228:	b480      	push	{r7}
 800222a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800222c:	bf00      	nop
 800222e:	e7fd      	b.n	800222c <BusFault_Handler+0x4>

08002230 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002230:	b480      	push	{r7}
 8002232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002234:	bf00      	nop
 8002236:	e7fd      	b.n	8002234 <UsageFault_Handler+0x4>

08002238 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002238:	b480      	push	{r7}
 800223a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800223c:	bf00      	nop
 800223e:	46bd      	mov	sp, r7
 8002240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002244:	4770      	bx	lr

08002246 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002246:	b580      	push	{r7, lr}
 8002248:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800224a:	f000 fdf3 	bl	8002e34 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800224e:	f007 fc1d 	bl	8009a8c <xTaskGetSchedulerState>
 8002252:	4603      	mov	r3, r0
 8002254:	2b01      	cmp	r3, #1
 8002256:	d001      	beq.n	800225c <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8002258:	f008 fa16 	bl	800a688 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800225c:	bf00      	nop
 800225e:	bd80      	pop	{r7, pc}

08002260 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002264:	4802      	ldr	r0, [pc, #8]	@ (8002270 <DMA1_Stream5_IRQHandler+0x10>)
 8002266:	f001 f8d3 	bl	8003410 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800226a:	bf00      	nop
 800226c:	bd80      	pop	{r7, pc}
 800226e:	bf00      	nop
 8002270:	20006ef0 	.word	0x20006ef0

08002274 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002278:	4802      	ldr	r0, [pc, #8]	@ (8002284 <DMA1_Stream6_IRQHandler+0x10>)
 800227a:	f001 f8c9 	bl	8003410 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800227e:	bf00      	nop
 8002280:	bd80      	pop	{r7, pc}
 8002282:	bf00      	nop
 8002284:	20006f50 	.word	0x20006f50

08002288 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800228c:	4802      	ldr	r0, [pc, #8]	@ (8002298 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800228e:	f003 fdeb 	bl	8005e68 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002292:	bf00      	nop
 8002294:	bd80      	pop	{r7, pc}
 8002296:	bf00      	nop
 8002298:	20006d40 	.word	0x20006d40

0800229c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80022a0:	4802      	ldr	r0, [pc, #8]	@ (80022ac <TIM2_IRQHandler+0x10>)
 80022a2:	f003 fde1 	bl	8005e68 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80022a6:	bf00      	nop
 80022a8:	bd80      	pop	{r7, pc}
 80022aa:	bf00      	nop
 80022ac:	20006d88 	.word	0x20006d88

080022b0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80022b4:	4802      	ldr	r0, [pc, #8]	@ (80022c0 <TIM4_IRQHandler+0x10>)
 80022b6:	f003 fdd7 	bl	8005e68 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80022ba:	bf00      	nop
 80022bc:	bd80      	pop	{r7, pc}
 80022be:	bf00      	nop
 80022c0:	20006e18 	.word	0x20006e18

080022c4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80022c8:	4802      	ldr	r0, [pc, #8]	@ (80022d4 <USART2_IRQHandler+0x10>)
 80022ca:	f004 fd33 	bl	8006d34 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80022ce:	bf00      	nop
 80022d0:	bd80      	pop	{r7, pc}
 80022d2:	bf00      	nop
 80022d4:	20006ea8 	.word	0x20006ea8

080022d8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80022d8:	b480      	push	{r7}
 80022da:	af00      	add	r7, sp, #0
  return 1;
 80022dc:	2301      	movs	r3, #1
}
 80022de:	4618      	mov	r0, r3
 80022e0:	46bd      	mov	sp, r7
 80022e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e6:	4770      	bx	lr

080022e8 <_kill>:

int _kill(int pid, int sig)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b082      	sub	sp, #8
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
 80022f0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80022f2:	f01a fd9d 	bl	801ce30 <__errno>
 80022f6:	4603      	mov	r3, r0
 80022f8:	2216      	movs	r2, #22
 80022fa:	601a      	str	r2, [r3, #0]
  return -1;
 80022fc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002300:	4618      	mov	r0, r3
 8002302:	3708      	adds	r7, #8
 8002304:	46bd      	mov	sp, r7
 8002306:	bd80      	pop	{r7, pc}

08002308 <_exit>:

void _exit (int status)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b082      	sub	sp, #8
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002310:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002314:	6878      	ldr	r0, [r7, #4]
 8002316:	f7ff ffe7 	bl	80022e8 <_kill>
  while (1) {}    /* Make sure we hang here */
 800231a:	bf00      	nop
 800231c:	e7fd      	b.n	800231a <_exit+0x12>

0800231e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800231e:	b580      	push	{r7, lr}
 8002320:	b086      	sub	sp, #24
 8002322:	af00      	add	r7, sp, #0
 8002324:	60f8      	str	r0, [r7, #12]
 8002326:	60b9      	str	r1, [r7, #8]
 8002328:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800232a:	2300      	movs	r3, #0
 800232c:	617b      	str	r3, [r7, #20]
 800232e:	e00a      	b.n	8002346 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002330:	f3af 8000 	nop.w
 8002334:	4601      	mov	r1, r0
 8002336:	68bb      	ldr	r3, [r7, #8]
 8002338:	1c5a      	adds	r2, r3, #1
 800233a:	60ba      	str	r2, [r7, #8]
 800233c:	b2ca      	uxtb	r2, r1
 800233e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002340:	697b      	ldr	r3, [r7, #20]
 8002342:	3301      	adds	r3, #1
 8002344:	617b      	str	r3, [r7, #20]
 8002346:	697a      	ldr	r2, [r7, #20]
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	429a      	cmp	r2, r3
 800234c:	dbf0      	blt.n	8002330 <_read+0x12>
  }

  return len;
 800234e:	687b      	ldr	r3, [r7, #4]
}
 8002350:	4618      	mov	r0, r3
 8002352:	3718      	adds	r7, #24
 8002354:	46bd      	mov	sp, r7
 8002356:	bd80      	pop	{r7, pc}

08002358 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b086      	sub	sp, #24
 800235c:	af00      	add	r7, sp, #0
 800235e:	60f8      	str	r0, [r7, #12]
 8002360:	60b9      	str	r1, [r7, #8]
 8002362:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002364:	2300      	movs	r3, #0
 8002366:	617b      	str	r3, [r7, #20]
 8002368:	e009      	b.n	800237e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800236a:	68bb      	ldr	r3, [r7, #8]
 800236c:	1c5a      	adds	r2, r3, #1
 800236e:	60ba      	str	r2, [r7, #8]
 8002370:	781b      	ldrb	r3, [r3, #0]
 8002372:	4618      	mov	r0, r3
 8002374:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002378:	697b      	ldr	r3, [r7, #20]
 800237a:	3301      	adds	r3, #1
 800237c:	617b      	str	r3, [r7, #20]
 800237e:	697a      	ldr	r2, [r7, #20]
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	429a      	cmp	r2, r3
 8002384:	dbf1      	blt.n	800236a <_write+0x12>
  }
  return len;
 8002386:	687b      	ldr	r3, [r7, #4]
}
 8002388:	4618      	mov	r0, r3
 800238a:	3718      	adds	r7, #24
 800238c:	46bd      	mov	sp, r7
 800238e:	bd80      	pop	{r7, pc}

08002390 <_close>:

int _close(int file)
{
 8002390:	b480      	push	{r7}
 8002392:	b083      	sub	sp, #12
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002398:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800239c:	4618      	mov	r0, r3
 800239e:	370c      	adds	r7, #12
 80023a0:	46bd      	mov	sp, r7
 80023a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a6:	4770      	bx	lr

080023a8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80023a8:	b480      	push	{r7}
 80023aa:	b083      	sub	sp, #12
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
 80023b0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80023b8:	605a      	str	r2, [r3, #4]
  return 0;
 80023ba:	2300      	movs	r3, #0
}
 80023bc:	4618      	mov	r0, r3
 80023be:	370c      	adds	r7, #12
 80023c0:	46bd      	mov	sp, r7
 80023c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c6:	4770      	bx	lr

080023c8 <_isatty>:

int _isatty(int file)
{
 80023c8:	b480      	push	{r7}
 80023ca:	b083      	sub	sp, #12
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80023d0:	2301      	movs	r3, #1
}
 80023d2:	4618      	mov	r0, r3
 80023d4:	370c      	adds	r7, #12
 80023d6:	46bd      	mov	sp, r7
 80023d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023dc:	4770      	bx	lr

080023de <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80023de:	b480      	push	{r7}
 80023e0:	b085      	sub	sp, #20
 80023e2:	af00      	add	r7, sp, #0
 80023e4:	60f8      	str	r0, [r7, #12]
 80023e6:	60b9      	str	r1, [r7, #8]
 80023e8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80023ea:	2300      	movs	r3, #0
}
 80023ec:	4618      	mov	r0, r3
 80023ee:	3714      	adds	r7, #20
 80023f0:	46bd      	mov	sp, r7
 80023f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f6:	4770      	bx	lr

080023f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b086      	sub	sp, #24
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002400:	4a14      	ldr	r2, [pc, #80]	@ (8002454 <_sbrk+0x5c>)
 8002402:	4b15      	ldr	r3, [pc, #84]	@ (8002458 <_sbrk+0x60>)
 8002404:	1ad3      	subs	r3, r2, r3
 8002406:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002408:	697b      	ldr	r3, [r7, #20]
 800240a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800240c:	4b13      	ldr	r3, [pc, #76]	@ (800245c <_sbrk+0x64>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	2b00      	cmp	r3, #0
 8002412:	d102      	bne.n	800241a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002414:	4b11      	ldr	r3, [pc, #68]	@ (800245c <_sbrk+0x64>)
 8002416:	4a12      	ldr	r2, [pc, #72]	@ (8002460 <_sbrk+0x68>)
 8002418:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800241a:	4b10      	ldr	r3, [pc, #64]	@ (800245c <_sbrk+0x64>)
 800241c:	681a      	ldr	r2, [r3, #0]
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	4413      	add	r3, r2
 8002422:	693a      	ldr	r2, [r7, #16]
 8002424:	429a      	cmp	r2, r3
 8002426:	d207      	bcs.n	8002438 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002428:	f01a fd02 	bl	801ce30 <__errno>
 800242c:	4603      	mov	r3, r0
 800242e:	220c      	movs	r2, #12
 8002430:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002432:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002436:	e009      	b.n	800244c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002438:	4b08      	ldr	r3, [pc, #32]	@ (800245c <_sbrk+0x64>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800243e:	4b07      	ldr	r3, [pc, #28]	@ (800245c <_sbrk+0x64>)
 8002440:	681a      	ldr	r2, [r3, #0]
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	4413      	add	r3, r2
 8002446:	4a05      	ldr	r2, [pc, #20]	@ (800245c <_sbrk+0x64>)
 8002448:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800244a:	68fb      	ldr	r3, [r7, #12]
}
 800244c:	4618      	mov	r0, r3
 800244e:	3718      	adds	r7, #24
 8002450:	46bd      	mov	sp, r7
 8002452:	bd80      	pop	{r7, pc}
 8002454:	20020000 	.word	0x20020000
 8002458:	00000400 	.word	0x00000400
 800245c:	20006d3c 	.word	0x20006d3c
 8002460:	200118a0 	.word	0x200118a0

08002464 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002464:	b480      	push	{r7}
 8002466:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002468:	4b06      	ldr	r3, [pc, #24]	@ (8002484 <SystemInit+0x20>)
 800246a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800246e:	4a05      	ldr	r2, [pc, #20]	@ (8002484 <SystemInit+0x20>)
 8002470:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002474:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002478:	bf00      	nop
 800247a:	46bd      	mov	sp, r7
 800247c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002480:	4770      	bx	lr
 8002482:	bf00      	nop
 8002484:	e000ed00 	.word	0xe000ed00

08002488 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b086      	sub	sp, #24
 800248c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800248e:	f107 0308 	add.w	r3, r7, #8
 8002492:	2200      	movs	r2, #0
 8002494:	601a      	str	r2, [r3, #0]
 8002496:	605a      	str	r2, [r3, #4]
 8002498:	609a      	str	r2, [r3, #8]
 800249a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800249c:	463b      	mov	r3, r7
 800249e:	2200      	movs	r2, #0
 80024a0:	601a      	str	r2, [r3, #0]
 80024a2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80024a4:	4b1e      	ldr	r3, [pc, #120]	@ (8002520 <MX_TIM1_Init+0x98>)
 80024a6:	4a1f      	ldr	r2, [pc, #124]	@ (8002524 <MX_TIM1_Init+0x9c>)
 80024a8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 63;
 80024aa:	4b1d      	ldr	r3, [pc, #116]	@ (8002520 <MX_TIM1_Init+0x98>)
 80024ac:	223f      	movs	r2, #63	@ 0x3f
 80024ae:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024b0:	4b1b      	ldr	r3, [pc, #108]	@ (8002520 <MX_TIM1_Init+0x98>)
 80024b2:	2200      	movs	r2, #0
 80024b4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 9999;
 80024b6:	4b1a      	ldr	r3, [pc, #104]	@ (8002520 <MX_TIM1_Init+0x98>)
 80024b8:	f242 720f 	movw	r2, #9999	@ 0x270f
 80024bc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024be:	4b18      	ldr	r3, [pc, #96]	@ (8002520 <MX_TIM1_Init+0x98>)
 80024c0:	2200      	movs	r2, #0
 80024c2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80024c4:	4b16      	ldr	r3, [pc, #88]	@ (8002520 <MX_TIM1_Init+0x98>)
 80024c6:	2200      	movs	r2, #0
 80024c8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024ca:	4b15      	ldr	r3, [pc, #84]	@ (8002520 <MX_TIM1_Init+0x98>)
 80024cc:	2200      	movs	r2, #0
 80024ce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80024d0:	4813      	ldr	r0, [pc, #76]	@ (8002520 <MX_TIM1_Init+0x98>)
 80024d2:	f003 f935 	bl	8005740 <HAL_TIM_Base_Init>
 80024d6:	4603      	mov	r3, r0
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d001      	beq.n	80024e0 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 80024dc:	f7ff fd02 	bl	8001ee4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80024e0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80024e4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80024e6:	f107 0308 	add.w	r3, r7, #8
 80024ea:	4619      	mov	r1, r3
 80024ec:	480c      	ldr	r0, [pc, #48]	@ (8002520 <MX_TIM1_Init+0x98>)
 80024ee:	f003 fe6d 	bl	80061cc <HAL_TIM_ConfigClockSource>
 80024f2:	4603      	mov	r3, r0
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d001      	beq.n	80024fc <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 80024f8:	f7ff fcf4 	bl	8001ee4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024fc:	2300      	movs	r3, #0
 80024fe:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002500:	2300      	movs	r3, #0
 8002502:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002504:	463b      	mov	r3, r7
 8002506:	4619      	mov	r1, r3
 8002508:	4805      	ldr	r0, [pc, #20]	@ (8002520 <MX_TIM1_Init+0x98>)
 800250a:	f004 fa21 	bl	8006950 <HAL_TIMEx_MasterConfigSynchronization>
 800250e:	4603      	mov	r3, r0
 8002510:	2b00      	cmp	r3, #0
 8002512:	d001      	beq.n	8002518 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8002514:	f7ff fce6 	bl	8001ee4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002518:	bf00      	nop
 800251a:	3718      	adds	r7, #24
 800251c:	46bd      	mov	sp, r7
 800251e:	bd80      	pop	{r7, pc}
 8002520:	20006d40 	.word	0x20006d40
 8002524:	40010000 	.word	0x40010000

08002528 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b08c      	sub	sp, #48	@ 0x30
 800252c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800252e:	f107 030c 	add.w	r3, r7, #12
 8002532:	2224      	movs	r2, #36	@ 0x24
 8002534:	2100      	movs	r1, #0
 8002536:	4618      	mov	r0, r3
 8002538:	f01a fb76 	bl	801cc28 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800253c:	1d3b      	adds	r3, r7, #4
 800253e:	2200      	movs	r2, #0
 8002540:	601a      	str	r2, [r3, #0]
 8002542:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002544:	4b21      	ldr	r3, [pc, #132]	@ (80025cc <MX_TIM2_Init+0xa4>)
 8002546:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800254a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800254c:	4b1f      	ldr	r3, [pc, #124]	@ (80025cc <MX_TIM2_Init+0xa4>)
 800254e:	2200      	movs	r2, #0
 8002550:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002552:	4b1e      	ldr	r3, [pc, #120]	@ (80025cc <MX_TIM2_Init+0xa4>)
 8002554:	2200      	movs	r2, #0
 8002556:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8002558:	4b1c      	ldr	r3, [pc, #112]	@ (80025cc <MX_TIM2_Init+0xa4>)
 800255a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800255e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002560:	4b1a      	ldr	r3, [pc, #104]	@ (80025cc <MX_TIM2_Init+0xa4>)
 8002562:	2200      	movs	r2, #0
 8002564:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002566:	4b19      	ldr	r3, [pc, #100]	@ (80025cc <MX_TIM2_Init+0xa4>)
 8002568:	2200      	movs	r2, #0
 800256a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800256c:	2303      	movs	r3, #3
 800256e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002570:	2300      	movs	r3, #0
 8002572:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002574:	2301      	movs	r3, #1
 8002576:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002578:	2300      	movs	r3, #0
 800257a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800257c:	2300      	movs	r3, #0
 800257e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002580:	2300      	movs	r3, #0
 8002582:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002584:	2301      	movs	r3, #1
 8002586:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002588:	2300      	movs	r3, #0
 800258a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800258c:	2300      	movs	r3, #0
 800258e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8002590:	f107 030c 	add.w	r3, r7, #12
 8002594:	4619      	mov	r1, r3
 8002596:	480d      	ldr	r0, [pc, #52]	@ (80025cc <MX_TIM2_Init+0xa4>)
 8002598:	f003 fa84 	bl	8005aa4 <HAL_TIM_Encoder_Init>
 800259c:	4603      	mov	r3, r0
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d001      	beq.n	80025a6 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 80025a2:	f7ff fc9f 	bl	8001ee4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025a6:	2300      	movs	r3, #0
 80025a8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025aa:	2300      	movs	r3, #0
 80025ac:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80025ae:	1d3b      	adds	r3, r7, #4
 80025b0:	4619      	mov	r1, r3
 80025b2:	4806      	ldr	r0, [pc, #24]	@ (80025cc <MX_TIM2_Init+0xa4>)
 80025b4:	f004 f9cc 	bl	8006950 <HAL_TIMEx_MasterConfigSynchronization>
 80025b8:	4603      	mov	r3, r0
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d001      	beq.n	80025c2 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 80025be:	f7ff fc91 	bl	8001ee4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80025c2:	bf00      	nop
 80025c4:	3730      	adds	r7, #48	@ 0x30
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}
 80025ca:	bf00      	nop
 80025cc:	20006d88 	.word	0x20006d88

080025d0 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b08a      	sub	sp, #40	@ 0x28
 80025d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025d6:	f107 0320 	add.w	r3, r7, #32
 80025da:	2200      	movs	r2, #0
 80025dc:	601a      	str	r2, [r3, #0]
 80025de:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80025e0:	1d3b      	adds	r3, r7, #4
 80025e2:	2200      	movs	r2, #0
 80025e4:	601a      	str	r2, [r3, #0]
 80025e6:	605a      	str	r2, [r3, #4]
 80025e8:	609a      	str	r2, [r3, #8]
 80025ea:	60da      	str	r2, [r3, #12]
 80025ec:	611a      	str	r2, [r3, #16]
 80025ee:	615a      	str	r2, [r3, #20]
 80025f0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80025f2:	4b27      	ldr	r3, [pc, #156]	@ (8002690 <MX_TIM3_Init+0xc0>)
 80025f4:	4a27      	ldr	r2, [pc, #156]	@ (8002694 <MX_TIM3_Init+0xc4>)
 80025f6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 31;
 80025f8:	4b25      	ldr	r3, [pc, #148]	@ (8002690 <MX_TIM3_Init+0xc0>)
 80025fa:	221f      	movs	r2, #31
 80025fc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025fe:	4b24      	ldr	r3, [pc, #144]	@ (8002690 <MX_TIM3_Init+0xc0>)
 8002600:	2200      	movs	r2, #0
 8002602:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8002604:	4b22      	ldr	r3, [pc, #136]	@ (8002690 <MX_TIM3_Init+0xc0>)
 8002606:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800260a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800260c:	4b20      	ldr	r3, [pc, #128]	@ (8002690 <MX_TIM3_Init+0xc0>)
 800260e:	2200      	movs	r2, #0
 8002610:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002612:	4b1f      	ldr	r3, [pc, #124]	@ (8002690 <MX_TIM3_Init+0xc0>)
 8002614:	2200      	movs	r2, #0
 8002616:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002618:	481d      	ldr	r0, [pc, #116]	@ (8002690 <MX_TIM3_Init+0xc0>)
 800261a:	f003 f943 	bl	80058a4 <HAL_TIM_PWM_Init>
 800261e:	4603      	mov	r3, r0
 8002620:	2b00      	cmp	r3, #0
 8002622:	d001      	beq.n	8002628 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8002624:	f7ff fc5e 	bl	8001ee4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002628:	2300      	movs	r3, #0
 800262a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800262c:	2300      	movs	r3, #0
 800262e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002630:	f107 0320 	add.w	r3, r7, #32
 8002634:	4619      	mov	r1, r3
 8002636:	4816      	ldr	r0, [pc, #88]	@ (8002690 <MX_TIM3_Init+0xc0>)
 8002638:	f004 f98a 	bl	8006950 <HAL_TIMEx_MasterConfigSynchronization>
 800263c:	4603      	mov	r3, r0
 800263e:	2b00      	cmp	r3, #0
 8002640:	d001      	beq.n	8002646 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8002642:	f7ff fc4f 	bl	8001ee4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002646:	2360      	movs	r3, #96	@ 0x60
 8002648:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800264a:	2300      	movs	r3, #0
 800264c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800264e:	2300      	movs	r3, #0
 8002650:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002652:	2300      	movs	r3, #0
 8002654:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002656:	1d3b      	adds	r3, r7, #4
 8002658:	2200      	movs	r2, #0
 800265a:	4619      	mov	r1, r3
 800265c:	480c      	ldr	r0, [pc, #48]	@ (8002690 <MX_TIM3_Init+0xc0>)
 800265e:	f003 fcf3 	bl	8006048 <HAL_TIM_PWM_ConfigChannel>
 8002662:	4603      	mov	r3, r0
 8002664:	2b00      	cmp	r3, #0
 8002666:	d001      	beq.n	800266c <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8002668:	f7ff fc3c 	bl	8001ee4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800266c:	1d3b      	adds	r3, r7, #4
 800266e:	2204      	movs	r2, #4
 8002670:	4619      	mov	r1, r3
 8002672:	4807      	ldr	r0, [pc, #28]	@ (8002690 <MX_TIM3_Init+0xc0>)
 8002674:	f003 fce8 	bl	8006048 <HAL_TIM_PWM_ConfigChannel>
 8002678:	4603      	mov	r3, r0
 800267a:	2b00      	cmp	r3, #0
 800267c:	d001      	beq.n	8002682 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800267e:	f7ff fc31 	bl	8001ee4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002682:	4803      	ldr	r0, [pc, #12]	@ (8002690 <MX_TIM3_Init+0xc0>)
 8002684:	f000 f932 	bl	80028ec <HAL_TIM_MspPostInit>

}
 8002688:	bf00      	nop
 800268a:	3728      	adds	r7, #40	@ 0x28
 800268c:	46bd      	mov	sp, r7
 800268e:	bd80      	pop	{r7, pc}
 8002690:	20006dd0 	.word	0x20006dd0
 8002694:	40000400 	.word	0x40000400

08002698 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b08c      	sub	sp, #48	@ 0x30
 800269c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800269e:	f107 030c 	add.w	r3, r7, #12
 80026a2:	2224      	movs	r2, #36	@ 0x24
 80026a4:	2100      	movs	r1, #0
 80026a6:	4618      	mov	r0, r3
 80026a8:	f01a fabe 	bl	801cc28 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026ac:	1d3b      	adds	r3, r7, #4
 80026ae:	2200      	movs	r2, #0
 80026b0:	601a      	str	r2, [r3, #0]
 80026b2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80026b4:	4b20      	ldr	r3, [pc, #128]	@ (8002738 <MX_TIM4_Init+0xa0>)
 80026b6:	4a21      	ldr	r2, [pc, #132]	@ (800273c <MX_TIM4_Init+0xa4>)
 80026b8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80026ba:	4b1f      	ldr	r3, [pc, #124]	@ (8002738 <MX_TIM4_Init+0xa0>)
 80026bc:	2200      	movs	r2, #0
 80026be:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026c0:	4b1d      	ldr	r3, [pc, #116]	@ (8002738 <MX_TIM4_Init+0xa0>)
 80026c2:	2200      	movs	r2, #0
 80026c4:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80026c6:	4b1c      	ldr	r3, [pc, #112]	@ (8002738 <MX_TIM4_Init+0xa0>)
 80026c8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80026cc:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026ce:	4b1a      	ldr	r3, [pc, #104]	@ (8002738 <MX_TIM4_Init+0xa0>)
 80026d0:	2200      	movs	r2, #0
 80026d2:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026d4:	4b18      	ldr	r3, [pc, #96]	@ (8002738 <MX_TIM4_Init+0xa0>)
 80026d6:	2200      	movs	r2, #0
 80026d8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80026da:	2303      	movs	r3, #3
 80026dc:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80026de:	2300      	movs	r3, #0
 80026e0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80026e2:	2301      	movs	r3, #1
 80026e4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80026e6:	2300      	movs	r3, #0
 80026e8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80026ea:	2300      	movs	r3, #0
 80026ec:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80026ee:	2300      	movs	r3, #0
 80026f0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80026f2:	2301      	movs	r3, #1
 80026f4:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80026f6:	2300      	movs	r3, #0
 80026f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80026fa:	2300      	movs	r3, #0
 80026fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80026fe:	f107 030c 	add.w	r3, r7, #12
 8002702:	4619      	mov	r1, r3
 8002704:	480c      	ldr	r0, [pc, #48]	@ (8002738 <MX_TIM4_Init+0xa0>)
 8002706:	f003 f9cd 	bl	8005aa4 <HAL_TIM_Encoder_Init>
 800270a:	4603      	mov	r3, r0
 800270c:	2b00      	cmp	r3, #0
 800270e:	d001      	beq.n	8002714 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8002710:	f7ff fbe8 	bl	8001ee4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002714:	2300      	movs	r3, #0
 8002716:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002718:	2300      	movs	r3, #0
 800271a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800271c:	1d3b      	adds	r3, r7, #4
 800271e:	4619      	mov	r1, r3
 8002720:	4805      	ldr	r0, [pc, #20]	@ (8002738 <MX_TIM4_Init+0xa0>)
 8002722:	f004 f915 	bl	8006950 <HAL_TIMEx_MasterConfigSynchronization>
 8002726:	4603      	mov	r3, r0
 8002728:	2b00      	cmp	r3, #0
 800272a:	d001      	beq.n	8002730 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 800272c:	f7ff fbda 	bl	8001ee4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002730:	bf00      	nop
 8002732:	3730      	adds	r7, #48	@ 0x30
 8002734:	46bd      	mov	sp, r7
 8002736:	bd80      	pop	{r7, pc}
 8002738:	20006e18 	.word	0x20006e18
 800273c:	40000800 	.word	0x40000800

08002740 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b084      	sub	sp, #16
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	4a0e      	ldr	r2, [pc, #56]	@ (8002788 <HAL_TIM_Base_MspInit+0x48>)
 800274e:	4293      	cmp	r3, r2
 8002750:	d115      	bne.n	800277e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002752:	2300      	movs	r3, #0
 8002754:	60fb      	str	r3, [r7, #12]
 8002756:	4b0d      	ldr	r3, [pc, #52]	@ (800278c <HAL_TIM_Base_MspInit+0x4c>)
 8002758:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800275a:	4a0c      	ldr	r2, [pc, #48]	@ (800278c <HAL_TIM_Base_MspInit+0x4c>)
 800275c:	f043 0301 	orr.w	r3, r3, #1
 8002760:	6453      	str	r3, [r2, #68]	@ 0x44
 8002762:	4b0a      	ldr	r3, [pc, #40]	@ (800278c <HAL_TIM_Base_MspInit+0x4c>)
 8002764:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002766:	f003 0301 	and.w	r3, r3, #1
 800276a:	60fb      	str	r3, [r7, #12]
 800276c:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 5, 0);
 800276e:	2200      	movs	r2, #0
 8002770:	2105      	movs	r1, #5
 8002772:	2019      	movs	r0, #25
 8002774:	f000 fc7d 	bl	8003072 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002778:	2019      	movs	r0, #25
 800277a:	f000 fc96 	bl	80030aa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800277e:	bf00      	nop
 8002780:	3710      	adds	r7, #16
 8002782:	46bd      	mov	sp, r7
 8002784:	bd80      	pop	{r7, pc}
 8002786:	bf00      	nop
 8002788:	40010000 	.word	0x40010000
 800278c:	40023800 	.word	0x40023800

08002790 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b08c      	sub	sp, #48	@ 0x30
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002798:	f107 031c 	add.w	r3, r7, #28
 800279c:	2200      	movs	r2, #0
 800279e:	601a      	str	r2, [r3, #0]
 80027a0:	605a      	str	r2, [r3, #4]
 80027a2:	609a      	str	r2, [r3, #8]
 80027a4:	60da      	str	r2, [r3, #12]
 80027a6:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80027b0:	d134      	bne.n	800281c <HAL_TIM_Encoder_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80027b2:	2300      	movs	r3, #0
 80027b4:	61bb      	str	r3, [r7, #24]
 80027b6:	4b38      	ldr	r3, [pc, #224]	@ (8002898 <HAL_TIM_Encoder_MspInit+0x108>)
 80027b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ba:	4a37      	ldr	r2, [pc, #220]	@ (8002898 <HAL_TIM_Encoder_MspInit+0x108>)
 80027bc:	f043 0301 	orr.w	r3, r3, #1
 80027c0:	6413      	str	r3, [r2, #64]	@ 0x40
 80027c2:	4b35      	ldr	r3, [pc, #212]	@ (8002898 <HAL_TIM_Encoder_MspInit+0x108>)
 80027c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027c6:	f003 0301 	and.w	r3, r3, #1
 80027ca:	61bb      	str	r3, [r7, #24]
 80027cc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027ce:	2300      	movs	r3, #0
 80027d0:	617b      	str	r3, [r7, #20]
 80027d2:	4b31      	ldr	r3, [pc, #196]	@ (8002898 <HAL_TIM_Encoder_MspInit+0x108>)
 80027d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027d6:	4a30      	ldr	r2, [pc, #192]	@ (8002898 <HAL_TIM_Encoder_MspInit+0x108>)
 80027d8:	f043 0301 	orr.w	r3, r3, #1
 80027dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80027de:	4b2e      	ldr	r3, [pc, #184]	@ (8002898 <HAL_TIM_Encoder_MspInit+0x108>)
 80027e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027e2:	f003 0301 	and.w	r3, r3, #1
 80027e6:	617b      	str	r3, [r7, #20]
 80027e8:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80027ea:	2303      	movs	r3, #3
 80027ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027ee:	2302      	movs	r3, #2
 80027f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027f2:	2300      	movs	r3, #0
 80027f4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027f6:	2300      	movs	r3, #0
 80027f8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80027fa:	2301      	movs	r3, #1
 80027fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027fe:	f107 031c 	add.w	r3, r7, #28
 8002802:	4619      	mov	r1, r3
 8002804:	4825      	ldr	r0, [pc, #148]	@ (800289c <HAL_TIM_Encoder_MspInit+0x10c>)
 8002806:	f001 f86d 	bl	80038e4 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 800280a:	2200      	movs	r2, #0
 800280c:	2105      	movs	r1, #5
 800280e:	201c      	movs	r0, #28
 8002810:	f000 fc2f 	bl	8003072 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002814:	201c      	movs	r0, #28
 8002816:	f000 fc48 	bl	80030aa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800281a:	e038      	b.n	800288e <HAL_TIM_Encoder_MspInit+0xfe>
  else if(tim_encoderHandle->Instance==TIM4)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4a1f      	ldr	r2, [pc, #124]	@ (80028a0 <HAL_TIM_Encoder_MspInit+0x110>)
 8002822:	4293      	cmp	r3, r2
 8002824:	d133      	bne.n	800288e <HAL_TIM_Encoder_MspInit+0xfe>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002826:	2300      	movs	r3, #0
 8002828:	613b      	str	r3, [r7, #16]
 800282a:	4b1b      	ldr	r3, [pc, #108]	@ (8002898 <HAL_TIM_Encoder_MspInit+0x108>)
 800282c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800282e:	4a1a      	ldr	r2, [pc, #104]	@ (8002898 <HAL_TIM_Encoder_MspInit+0x108>)
 8002830:	f043 0304 	orr.w	r3, r3, #4
 8002834:	6413      	str	r3, [r2, #64]	@ 0x40
 8002836:	4b18      	ldr	r3, [pc, #96]	@ (8002898 <HAL_TIM_Encoder_MspInit+0x108>)
 8002838:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800283a:	f003 0304 	and.w	r3, r3, #4
 800283e:	613b      	str	r3, [r7, #16]
 8002840:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002842:	2300      	movs	r3, #0
 8002844:	60fb      	str	r3, [r7, #12]
 8002846:	4b14      	ldr	r3, [pc, #80]	@ (8002898 <HAL_TIM_Encoder_MspInit+0x108>)
 8002848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800284a:	4a13      	ldr	r2, [pc, #76]	@ (8002898 <HAL_TIM_Encoder_MspInit+0x108>)
 800284c:	f043 0302 	orr.w	r3, r3, #2
 8002850:	6313      	str	r3, [r2, #48]	@ 0x30
 8002852:	4b11      	ldr	r3, [pc, #68]	@ (8002898 <HAL_TIM_Encoder_MspInit+0x108>)
 8002854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002856:	f003 0302 	and.w	r3, r3, #2
 800285a:	60fb      	str	r3, [r7, #12]
 800285c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800285e:	23c0      	movs	r3, #192	@ 0xc0
 8002860:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002862:	2302      	movs	r3, #2
 8002864:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002866:	2300      	movs	r3, #0
 8002868:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800286a:	2300      	movs	r3, #0
 800286c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800286e:	2302      	movs	r3, #2
 8002870:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002872:	f107 031c 	add.w	r3, r7, #28
 8002876:	4619      	mov	r1, r3
 8002878:	480a      	ldr	r0, [pc, #40]	@ (80028a4 <HAL_TIM_Encoder_MspInit+0x114>)
 800287a:	f001 f833 	bl	80038e4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 800287e:	2200      	movs	r2, #0
 8002880:	2105      	movs	r1, #5
 8002882:	201e      	movs	r0, #30
 8002884:	f000 fbf5 	bl	8003072 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002888:	201e      	movs	r0, #30
 800288a:	f000 fc0e 	bl	80030aa <HAL_NVIC_EnableIRQ>
}
 800288e:	bf00      	nop
 8002890:	3730      	adds	r7, #48	@ 0x30
 8002892:	46bd      	mov	sp, r7
 8002894:	bd80      	pop	{r7, pc}
 8002896:	bf00      	nop
 8002898:	40023800 	.word	0x40023800
 800289c:	40020000 	.word	0x40020000
 80028a0:	40000800 	.word	0x40000800
 80028a4:	40020400 	.word	0x40020400

080028a8 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80028a8:	b480      	push	{r7}
 80028aa:	b085      	sub	sp, #20
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4a0b      	ldr	r2, [pc, #44]	@ (80028e4 <HAL_TIM_PWM_MspInit+0x3c>)
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d10d      	bne.n	80028d6 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80028ba:	2300      	movs	r3, #0
 80028bc:	60fb      	str	r3, [r7, #12]
 80028be:	4b0a      	ldr	r3, [pc, #40]	@ (80028e8 <HAL_TIM_PWM_MspInit+0x40>)
 80028c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028c2:	4a09      	ldr	r2, [pc, #36]	@ (80028e8 <HAL_TIM_PWM_MspInit+0x40>)
 80028c4:	f043 0302 	orr.w	r3, r3, #2
 80028c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80028ca:	4b07      	ldr	r3, [pc, #28]	@ (80028e8 <HAL_TIM_PWM_MspInit+0x40>)
 80028cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028ce:	f003 0302 	and.w	r3, r3, #2
 80028d2:	60fb      	str	r3, [r7, #12]
 80028d4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80028d6:	bf00      	nop
 80028d8:	3714      	adds	r7, #20
 80028da:	46bd      	mov	sp, r7
 80028dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e0:	4770      	bx	lr
 80028e2:	bf00      	nop
 80028e4:	40000400 	.word	0x40000400
 80028e8:	40023800 	.word	0x40023800

080028ec <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b088      	sub	sp, #32
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028f4:	f107 030c 	add.w	r3, r7, #12
 80028f8:	2200      	movs	r2, #0
 80028fa:	601a      	str	r2, [r3, #0]
 80028fc:	605a      	str	r2, [r3, #4]
 80028fe:	609a      	str	r2, [r3, #8]
 8002900:	60da      	str	r2, [r3, #12]
 8002902:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	4a12      	ldr	r2, [pc, #72]	@ (8002954 <HAL_TIM_MspPostInit+0x68>)
 800290a:	4293      	cmp	r3, r2
 800290c:	d11d      	bne.n	800294a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800290e:	2300      	movs	r3, #0
 8002910:	60bb      	str	r3, [r7, #8]
 8002912:	4b11      	ldr	r3, [pc, #68]	@ (8002958 <HAL_TIM_MspPostInit+0x6c>)
 8002914:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002916:	4a10      	ldr	r2, [pc, #64]	@ (8002958 <HAL_TIM_MspPostInit+0x6c>)
 8002918:	f043 0301 	orr.w	r3, r3, #1
 800291c:	6313      	str	r3, [r2, #48]	@ 0x30
 800291e:	4b0e      	ldr	r3, [pc, #56]	@ (8002958 <HAL_TIM_MspPostInit+0x6c>)
 8002920:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002922:	f003 0301 	and.w	r3, r3, #1
 8002926:	60bb      	str	r3, [r7, #8]
 8002928:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800292a:	23c0      	movs	r3, #192	@ 0xc0
 800292c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800292e:	2302      	movs	r3, #2
 8002930:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002932:	2300      	movs	r3, #0
 8002934:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002936:	2300      	movs	r3, #0
 8002938:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800293a:	2302      	movs	r3, #2
 800293c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800293e:	f107 030c 	add.w	r3, r7, #12
 8002942:	4619      	mov	r1, r3
 8002944:	4805      	ldr	r0, [pc, #20]	@ (800295c <HAL_TIM_MspPostInit+0x70>)
 8002946:	f000 ffcd 	bl	80038e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800294a:	bf00      	nop
 800294c:	3720      	adds	r7, #32
 800294e:	46bd      	mov	sp, r7
 8002950:	bd80      	pop	{r7, pc}
 8002952:	bf00      	nop
 8002954:	40000400 	.word	0x40000400
 8002958:	40023800 	.word	0x40023800
 800295c:	40020000 	.word	0x40020000

08002960 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002964:	4b11      	ldr	r3, [pc, #68]	@ (80029ac <MX_USART1_UART_Init+0x4c>)
 8002966:	4a12      	ldr	r2, [pc, #72]	@ (80029b0 <MX_USART1_UART_Init+0x50>)
 8002968:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800296a:	4b10      	ldr	r3, [pc, #64]	@ (80029ac <MX_USART1_UART_Init+0x4c>)
 800296c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002970:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002972:	4b0e      	ldr	r3, [pc, #56]	@ (80029ac <MX_USART1_UART_Init+0x4c>)
 8002974:	2200      	movs	r2, #0
 8002976:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002978:	4b0c      	ldr	r3, [pc, #48]	@ (80029ac <MX_USART1_UART_Init+0x4c>)
 800297a:	2200      	movs	r2, #0
 800297c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800297e:	4b0b      	ldr	r3, [pc, #44]	@ (80029ac <MX_USART1_UART_Init+0x4c>)
 8002980:	2200      	movs	r2, #0
 8002982:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002984:	4b09      	ldr	r3, [pc, #36]	@ (80029ac <MX_USART1_UART_Init+0x4c>)
 8002986:	220c      	movs	r2, #12
 8002988:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800298a:	4b08      	ldr	r3, [pc, #32]	@ (80029ac <MX_USART1_UART_Init+0x4c>)
 800298c:	2200      	movs	r2, #0
 800298e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002990:	4b06      	ldr	r3, [pc, #24]	@ (80029ac <MX_USART1_UART_Init+0x4c>)
 8002992:	2200      	movs	r2, #0
 8002994:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002996:	4805      	ldr	r0, [pc, #20]	@ (80029ac <MX_USART1_UART_Init+0x4c>)
 8002998:	f004 f85c 	bl	8006a54 <HAL_UART_Init>
 800299c:	4603      	mov	r3, r0
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d001      	beq.n	80029a6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80029a2:	f7ff fa9f 	bl	8001ee4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80029a6:	bf00      	nop
 80029a8:	bd80      	pop	{r7, pc}
 80029aa:	bf00      	nop
 80029ac:	20006e60 	.word	0x20006e60
 80029b0:	40011000 	.word	0x40011000

080029b4 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80029b8:	4b11      	ldr	r3, [pc, #68]	@ (8002a00 <MX_USART2_UART_Init+0x4c>)
 80029ba:	4a12      	ldr	r2, [pc, #72]	@ (8002a04 <MX_USART2_UART_Init+0x50>)
 80029bc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80029be:	4b10      	ldr	r3, [pc, #64]	@ (8002a00 <MX_USART2_UART_Init+0x4c>)
 80029c0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80029c4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80029c6:	4b0e      	ldr	r3, [pc, #56]	@ (8002a00 <MX_USART2_UART_Init+0x4c>)
 80029c8:	2200      	movs	r2, #0
 80029ca:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80029cc:	4b0c      	ldr	r3, [pc, #48]	@ (8002a00 <MX_USART2_UART_Init+0x4c>)
 80029ce:	2200      	movs	r2, #0
 80029d0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80029d2:	4b0b      	ldr	r3, [pc, #44]	@ (8002a00 <MX_USART2_UART_Init+0x4c>)
 80029d4:	2200      	movs	r2, #0
 80029d6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80029d8:	4b09      	ldr	r3, [pc, #36]	@ (8002a00 <MX_USART2_UART_Init+0x4c>)
 80029da:	220c      	movs	r2, #12
 80029dc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80029de:	4b08      	ldr	r3, [pc, #32]	@ (8002a00 <MX_USART2_UART_Init+0x4c>)
 80029e0:	2200      	movs	r2, #0
 80029e2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80029e4:	4b06      	ldr	r3, [pc, #24]	@ (8002a00 <MX_USART2_UART_Init+0x4c>)
 80029e6:	2200      	movs	r2, #0
 80029e8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80029ea:	4805      	ldr	r0, [pc, #20]	@ (8002a00 <MX_USART2_UART_Init+0x4c>)
 80029ec:	f004 f832 	bl	8006a54 <HAL_UART_Init>
 80029f0:	4603      	mov	r3, r0
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d001      	beq.n	80029fa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80029f6:	f7ff fa75 	bl	8001ee4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80029fa:	bf00      	nop
 80029fc:	bd80      	pop	{r7, pc}
 80029fe:	bf00      	nop
 8002a00:	20006ea8 	.word	0x20006ea8
 8002a04:	40004400 	.word	0x40004400

08002a08 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b08c      	sub	sp, #48	@ 0x30
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a10:	f107 031c 	add.w	r3, r7, #28
 8002a14:	2200      	movs	r2, #0
 8002a16:	601a      	str	r2, [r3, #0]
 8002a18:	605a      	str	r2, [r3, #4]
 8002a1a:	609a      	str	r2, [r3, #8]
 8002a1c:	60da      	str	r2, [r3, #12]
 8002a1e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	4a66      	ldr	r2, [pc, #408]	@ (8002bc0 <HAL_UART_MspInit+0x1b8>)
 8002a26:	4293      	cmp	r3, r2
 8002a28:	d12d      	bne.n	8002a86 <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	61bb      	str	r3, [r7, #24]
 8002a2e:	4b65      	ldr	r3, [pc, #404]	@ (8002bc4 <HAL_UART_MspInit+0x1bc>)
 8002a30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a32:	4a64      	ldr	r2, [pc, #400]	@ (8002bc4 <HAL_UART_MspInit+0x1bc>)
 8002a34:	f043 0310 	orr.w	r3, r3, #16
 8002a38:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a3a:	4b62      	ldr	r3, [pc, #392]	@ (8002bc4 <HAL_UART_MspInit+0x1bc>)
 8002a3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a3e:	f003 0310 	and.w	r3, r3, #16
 8002a42:	61bb      	str	r3, [r7, #24]
 8002a44:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a46:	2300      	movs	r3, #0
 8002a48:	617b      	str	r3, [r7, #20]
 8002a4a:	4b5e      	ldr	r3, [pc, #376]	@ (8002bc4 <HAL_UART_MspInit+0x1bc>)
 8002a4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a4e:	4a5d      	ldr	r2, [pc, #372]	@ (8002bc4 <HAL_UART_MspInit+0x1bc>)
 8002a50:	f043 0301 	orr.w	r3, r3, #1
 8002a54:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a56:	4b5b      	ldr	r3, [pc, #364]	@ (8002bc4 <HAL_UART_MspInit+0x1bc>)
 8002a58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a5a:	f003 0301 	and.w	r3, r3, #1
 8002a5e:	617b      	str	r3, [r7, #20]
 8002a60:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002a62:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002a66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a68:	2302      	movs	r3, #2
 8002a6a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a70:	2303      	movs	r3, #3
 8002a72:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002a74:	2307      	movs	r3, #7
 8002a76:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a78:	f107 031c 	add.w	r3, r7, #28
 8002a7c:	4619      	mov	r1, r3
 8002a7e:	4852      	ldr	r0, [pc, #328]	@ (8002bc8 <HAL_UART_MspInit+0x1c0>)
 8002a80:	f000 ff30 	bl	80038e4 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002a84:	e098      	b.n	8002bb8 <HAL_UART_MspInit+0x1b0>
  else if(uartHandle->Instance==USART2)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4a50      	ldr	r2, [pc, #320]	@ (8002bcc <HAL_UART_MspInit+0x1c4>)
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	f040 8093 	bne.w	8002bb8 <HAL_UART_MspInit+0x1b0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002a92:	2300      	movs	r3, #0
 8002a94:	613b      	str	r3, [r7, #16]
 8002a96:	4b4b      	ldr	r3, [pc, #300]	@ (8002bc4 <HAL_UART_MspInit+0x1bc>)
 8002a98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a9a:	4a4a      	ldr	r2, [pc, #296]	@ (8002bc4 <HAL_UART_MspInit+0x1bc>)
 8002a9c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002aa0:	6413      	str	r3, [r2, #64]	@ 0x40
 8002aa2:	4b48      	ldr	r3, [pc, #288]	@ (8002bc4 <HAL_UART_MspInit+0x1bc>)
 8002aa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aa6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002aaa:	613b      	str	r3, [r7, #16]
 8002aac:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002aae:	2300      	movs	r3, #0
 8002ab0:	60fb      	str	r3, [r7, #12]
 8002ab2:	4b44      	ldr	r3, [pc, #272]	@ (8002bc4 <HAL_UART_MspInit+0x1bc>)
 8002ab4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ab6:	4a43      	ldr	r2, [pc, #268]	@ (8002bc4 <HAL_UART_MspInit+0x1bc>)
 8002ab8:	f043 0301 	orr.w	r3, r3, #1
 8002abc:	6313      	str	r3, [r2, #48]	@ 0x30
 8002abe:	4b41      	ldr	r3, [pc, #260]	@ (8002bc4 <HAL_UART_MspInit+0x1bc>)
 8002ac0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ac2:	f003 0301 	and.w	r3, r3, #1
 8002ac6:	60fb      	str	r3, [r7, #12]
 8002ac8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002aca:	230c      	movs	r3, #12
 8002acc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ace:	2302      	movs	r3, #2
 8002ad0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ad6:	2303      	movs	r3, #3
 8002ad8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002ada:	2307      	movs	r3, #7
 8002adc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ade:	f107 031c 	add.w	r3, r7, #28
 8002ae2:	4619      	mov	r1, r3
 8002ae4:	4838      	ldr	r0, [pc, #224]	@ (8002bc8 <HAL_UART_MspInit+0x1c0>)
 8002ae6:	f000 fefd 	bl	80038e4 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8002aea:	4b39      	ldr	r3, [pc, #228]	@ (8002bd0 <HAL_UART_MspInit+0x1c8>)
 8002aec:	4a39      	ldr	r2, [pc, #228]	@ (8002bd4 <HAL_UART_MspInit+0x1cc>)
 8002aee:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8002af0:	4b37      	ldr	r3, [pc, #220]	@ (8002bd0 <HAL_UART_MspInit+0x1c8>)
 8002af2:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002af6:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002af8:	4b35      	ldr	r3, [pc, #212]	@ (8002bd0 <HAL_UART_MspInit+0x1c8>)
 8002afa:	2200      	movs	r2, #0
 8002afc:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002afe:	4b34      	ldr	r3, [pc, #208]	@ (8002bd0 <HAL_UART_MspInit+0x1c8>)
 8002b00:	2200      	movs	r2, #0
 8002b02:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002b04:	4b32      	ldr	r3, [pc, #200]	@ (8002bd0 <HAL_UART_MspInit+0x1c8>)
 8002b06:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002b0a:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002b0c:	4b30      	ldr	r3, [pc, #192]	@ (8002bd0 <HAL_UART_MspInit+0x1c8>)
 8002b0e:	2200      	movs	r2, #0
 8002b10:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002b12:	4b2f      	ldr	r3, [pc, #188]	@ (8002bd0 <HAL_UART_MspInit+0x1c8>)
 8002b14:	2200      	movs	r2, #0
 8002b16:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8002b18:	4b2d      	ldr	r3, [pc, #180]	@ (8002bd0 <HAL_UART_MspInit+0x1c8>)
 8002b1a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002b1e:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002b20:	4b2b      	ldr	r3, [pc, #172]	@ (8002bd0 <HAL_UART_MspInit+0x1c8>)
 8002b22:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8002b26:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002b28:	4b29      	ldr	r3, [pc, #164]	@ (8002bd0 <HAL_UART_MspInit+0x1c8>)
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002b2e:	4828      	ldr	r0, [pc, #160]	@ (8002bd0 <HAL_UART_MspInit+0x1c8>)
 8002b30:	f000 fad6 	bl	80030e0 <HAL_DMA_Init>
 8002b34:	4603      	mov	r3, r0
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d001      	beq.n	8002b3e <HAL_UART_MspInit+0x136>
      Error_Handler();
 8002b3a:	f7ff f9d3 	bl	8001ee4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	4a23      	ldr	r2, [pc, #140]	@ (8002bd0 <HAL_UART_MspInit+0x1c8>)
 8002b42:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002b44:	4a22      	ldr	r2, [pc, #136]	@ (8002bd0 <HAL_UART_MspInit+0x1c8>)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8002b4a:	4b23      	ldr	r3, [pc, #140]	@ (8002bd8 <HAL_UART_MspInit+0x1d0>)
 8002b4c:	4a23      	ldr	r2, [pc, #140]	@ (8002bdc <HAL_UART_MspInit+0x1d4>)
 8002b4e:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8002b50:	4b21      	ldr	r3, [pc, #132]	@ (8002bd8 <HAL_UART_MspInit+0x1d0>)
 8002b52:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002b56:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002b58:	4b1f      	ldr	r3, [pc, #124]	@ (8002bd8 <HAL_UART_MspInit+0x1d0>)
 8002b5a:	2240      	movs	r2, #64	@ 0x40
 8002b5c:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b5e:	4b1e      	ldr	r3, [pc, #120]	@ (8002bd8 <HAL_UART_MspInit+0x1d0>)
 8002b60:	2200      	movs	r2, #0
 8002b62:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002b64:	4b1c      	ldr	r3, [pc, #112]	@ (8002bd8 <HAL_UART_MspInit+0x1d0>)
 8002b66:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002b6a:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002b6c:	4b1a      	ldr	r3, [pc, #104]	@ (8002bd8 <HAL_UART_MspInit+0x1d0>)
 8002b6e:	2200      	movs	r2, #0
 8002b70:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002b72:	4b19      	ldr	r3, [pc, #100]	@ (8002bd8 <HAL_UART_MspInit+0x1d0>)
 8002b74:	2200      	movs	r2, #0
 8002b76:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002b78:	4b17      	ldr	r3, [pc, #92]	@ (8002bd8 <HAL_UART_MspInit+0x1d0>)
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002b7e:	4b16      	ldr	r3, [pc, #88]	@ (8002bd8 <HAL_UART_MspInit+0x1d0>)
 8002b80:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8002b84:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002b86:	4b14      	ldr	r3, [pc, #80]	@ (8002bd8 <HAL_UART_MspInit+0x1d0>)
 8002b88:	2200      	movs	r2, #0
 8002b8a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002b8c:	4812      	ldr	r0, [pc, #72]	@ (8002bd8 <HAL_UART_MspInit+0x1d0>)
 8002b8e:	f000 faa7 	bl	80030e0 <HAL_DMA_Init>
 8002b92:	4603      	mov	r3, r0
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d001      	beq.n	8002b9c <HAL_UART_MspInit+0x194>
      Error_Handler();
 8002b98:	f7ff f9a4 	bl	8001ee4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	4a0e      	ldr	r2, [pc, #56]	@ (8002bd8 <HAL_UART_MspInit+0x1d0>)
 8002ba0:	639a      	str	r2, [r3, #56]	@ 0x38
 8002ba2:	4a0d      	ldr	r2, [pc, #52]	@ (8002bd8 <HAL_UART_MspInit+0x1d0>)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8002ba8:	2200      	movs	r2, #0
 8002baa:	2105      	movs	r1, #5
 8002bac:	2026      	movs	r0, #38	@ 0x26
 8002bae:	f000 fa60 	bl	8003072 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002bb2:	2026      	movs	r0, #38	@ 0x26
 8002bb4:	f000 fa79 	bl	80030aa <HAL_NVIC_EnableIRQ>
}
 8002bb8:	bf00      	nop
 8002bba:	3730      	adds	r7, #48	@ 0x30
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	bd80      	pop	{r7, pc}
 8002bc0:	40011000 	.word	0x40011000
 8002bc4:	40023800 	.word	0x40023800
 8002bc8:	40020000 	.word	0x40020000
 8002bcc:	40004400 	.word	0x40004400
 8002bd0:	20006ef0 	.word	0x20006ef0
 8002bd4:	40026088 	.word	0x40026088
 8002bd8:	20006f50 	.word	0x20006f50
 8002bdc:	400260a0 	.word	0x400260a0

08002be0 <cubemx_transport_open>:
#define UART_DMA_BUFFER_SIZE 2048

static uint8_t dma_buffer[UART_DMA_BUFFER_SIZE];
static size_t dma_head = 0, dma_tail = 0;

bool cubemx_transport_open(struct uxrCustomTransport * transport){
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b084      	sub	sp, #16
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8002bee:	60fb      	str	r3, [r7, #12]
    HAL_UART_Receive_DMA(uart, dma_buffer, UART_DMA_BUFFER_SIZE);
 8002bf0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002bf4:	4904      	ldr	r1, [pc, #16]	@ (8002c08 <cubemx_transport_open+0x28>)
 8002bf6:	68f8      	ldr	r0, [r7, #12]
 8002bf8:	f003 fff8 	bl	8006bec <HAL_UART_Receive_DMA>
    return true;
 8002bfc:	2301      	movs	r3, #1
}
 8002bfe:	4618      	mov	r0, r3
 8002c00:	3710      	adds	r7, #16
 8002c02:	46bd      	mov	sp, r7
 8002c04:	bd80      	pop	{r7, pc}
 8002c06:	bf00      	nop
 8002c08:	20006fb0 	.word	0x20006fb0

08002c0c <cubemx_transport_close>:

bool cubemx_transport_close(struct uxrCustomTransport * transport){
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b084      	sub	sp, #16
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8002c1a:	60fb      	str	r3, [r7, #12]
    HAL_UART_DMAStop(uart);
 8002c1c:	68f8      	ldr	r0, [r7, #12]
 8002c1e:	f004 f80a 	bl	8006c36 <HAL_UART_DMAStop>
    return true;
 8002c22:	2301      	movs	r3, #1
}
 8002c24:	4618      	mov	r0, r3
 8002c26:	3710      	adds	r7, #16
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	bd80      	pop	{r7, pc}

08002c2c <cubemx_transport_write>:

size_t cubemx_transport_write(struct uxrCustomTransport* transport, uint8_t * buf, size_t len, uint8_t * err){
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b086      	sub	sp, #24
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	60f8      	str	r0, [r7, #12]
 8002c34:	60b9      	str	r1, [r7, #8]
 8002c36:	607a      	str	r2, [r7, #4]
 8002c38:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8002c40:	617b      	str	r3, [r7, #20]

    HAL_StatusTypeDef ret;
    if (uart->gState == HAL_UART_STATE_READY){
 8002c42:	697b      	ldr	r3, [r7, #20]
 8002c44:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c48:	b2db      	uxtb	r3, r3
 8002c4a:	2b20      	cmp	r3, #32
 8002c4c:	d11c      	bne.n	8002c88 <cubemx_transport_write+0x5c>
        ret = HAL_UART_Transmit_DMA(uart, buf, len);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	b29b      	uxth	r3, r3
 8002c52:	461a      	mov	r2, r3
 8002c54:	68b9      	ldr	r1, [r7, #8]
 8002c56:	6978      	ldr	r0, [r7, #20]
 8002c58:	f003 ff4c 	bl	8006af4 <HAL_UART_Transmit_DMA>
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	74fb      	strb	r3, [r7, #19]
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 8002c60:	e002      	b.n	8002c68 <cubemx_transport_write+0x3c>
            osDelay(1);
 8002c62:	2001      	movs	r0, #1
 8002c64:	f005 fa94 	bl	8008190 <osDelay>
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 8002c68:	7cfb      	ldrb	r3, [r7, #19]
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d105      	bne.n	8002c7a <cubemx_transport_write+0x4e>
 8002c6e:	697b      	ldr	r3, [r7, #20]
 8002c70:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c74:	b2db      	uxtb	r3, r3
 8002c76:	2b20      	cmp	r3, #32
 8002c78:	d1f3      	bne.n	8002c62 <cubemx_transport_write+0x36>
        }

        return (ret == HAL_OK) ? len : 0;
 8002c7a:	7cfb      	ldrb	r3, [r7, #19]
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d101      	bne.n	8002c84 <cubemx_transport_write+0x58>
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	e002      	b.n	8002c8a <cubemx_transport_write+0x5e>
 8002c84:	2300      	movs	r3, #0
 8002c86:	e000      	b.n	8002c8a <cubemx_transport_write+0x5e>
    }else{
        return 0;
 8002c88:	2300      	movs	r3, #0
    }
}
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	3718      	adds	r7, #24
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bd80      	pop	{r7, pc}
	...

08002c94 <cubemx_transport_read>:

size_t cubemx_transport_read(struct uxrCustomTransport* transport, uint8_t* buf, size_t len, int timeout, uint8_t* err){
 8002c94:	b580      	push	{r7, lr}
 8002c96:	b088      	sub	sp, #32
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	60f8      	str	r0, [r7, #12]
 8002c9c:	60b9      	str	r1, [r7, #8]
 8002c9e:	607a      	str	r2, [r7, #4]
 8002ca0:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8002ca8:	617b      	str	r3, [r7, #20]

    int ms_used = 0;
 8002caa:	2300      	movs	r3, #0
 8002cac:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8002cae:	b672      	cpsid	i
}
 8002cb0:	bf00      	nop
    do
    {
        __disable_irq();
        dma_tail = UART_DMA_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(uart->hdmarx);
 8002cb2:	697b      	ldr	r3, [r7, #20]
 8002cb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	685b      	ldr	r3, [r3, #4]
 8002cba:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 8002cbe:	4a1c      	ldr	r2, [pc, #112]	@ (8002d30 <cubemx_transport_read+0x9c>)
 8002cc0:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002cc2:	b662      	cpsie	i
}
 8002cc4:	bf00      	nop
        __enable_irq();
        ms_used++;
 8002cc6:	69fb      	ldr	r3, [r7, #28]
 8002cc8:	3301      	adds	r3, #1
 8002cca:	61fb      	str	r3, [r7, #28]
        osDelay(portTICK_RATE_MS);
 8002ccc:	2001      	movs	r0, #1
 8002cce:	f005 fa5f 	bl	8008190 <osDelay>
    } while (dma_head == dma_tail && ms_used < timeout);
 8002cd2:	4b18      	ldr	r3, [pc, #96]	@ (8002d34 <cubemx_transport_read+0xa0>)
 8002cd4:	681a      	ldr	r2, [r3, #0]
 8002cd6:	4b16      	ldr	r3, [pc, #88]	@ (8002d30 <cubemx_transport_read+0x9c>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	429a      	cmp	r2, r3
 8002cdc:	d103      	bne.n	8002ce6 <cubemx_transport_read+0x52>
 8002cde:	69fa      	ldr	r2, [r7, #28]
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	429a      	cmp	r2, r3
 8002ce4:	dbe3      	blt.n	8002cae <cubemx_transport_read+0x1a>
    
    size_t wrote = 0;
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 8002cea:	e011      	b.n	8002d10 <cubemx_transport_read+0x7c>
        buf[wrote] = dma_buffer[dma_head];
 8002cec:	4b11      	ldr	r3, [pc, #68]	@ (8002d34 <cubemx_transport_read+0xa0>)
 8002cee:	681a      	ldr	r2, [r3, #0]
 8002cf0:	68b9      	ldr	r1, [r7, #8]
 8002cf2:	69bb      	ldr	r3, [r7, #24]
 8002cf4:	440b      	add	r3, r1
 8002cf6:	4910      	ldr	r1, [pc, #64]	@ (8002d38 <cubemx_transport_read+0xa4>)
 8002cf8:	5c8a      	ldrb	r2, [r1, r2]
 8002cfa:	701a      	strb	r2, [r3, #0]
        dma_head = (dma_head + 1) % UART_DMA_BUFFER_SIZE;
 8002cfc:	4b0d      	ldr	r3, [pc, #52]	@ (8002d34 <cubemx_transport_read+0xa0>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	3301      	adds	r3, #1
 8002d02:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002d06:	4a0b      	ldr	r2, [pc, #44]	@ (8002d34 <cubemx_transport_read+0xa0>)
 8002d08:	6013      	str	r3, [r2, #0]
        wrote++;
 8002d0a:	69bb      	ldr	r3, [r7, #24]
 8002d0c:	3301      	adds	r3, #1
 8002d0e:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 8002d10:	4b08      	ldr	r3, [pc, #32]	@ (8002d34 <cubemx_transport_read+0xa0>)
 8002d12:	681a      	ldr	r2, [r3, #0]
 8002d14:	4b06      	ldr	r3, [pc, #24]	@ (8002d30 <cubemx_transport_read+0x9c>)
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	429a      	cmp	r2, r3
 8002d1a:	d003      	beq.n	8002d24 <cubemx_transport_read+0x90>
 8002d1c:	69ba      	ldr	r2, [r7, #24]
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	429a      	cmp	r2, r3
 8002d22:	d3e3      	bcc.n	8002cec <cubemx_transport_read+0x58>
    }
    
    return wrote;
 8002d24:	69bb      	ldr	r3, [r7, #24]
}
 8002d26:	4618      	mov	r0, r3
 8002d28:	3720      	adds	r7, #32
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	bd80      	pop	{r7, pc}
 8002d2e:	bf00      	nop
 8002d30:	200077b4 	.word	0x200077b4
 8002d34:	200077b0 	.word	0x200077b0
 8002d38:	20006fb0 	.word	0x20006fb0

08002d3c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002d3c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002d74 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002d40:	f7ff fb90 	bl	8002464 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002d44:	480c      	ldr	r0, [pc, #48]	@ (8002d78 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002d46:	490d      	ldr	r1, [pc, #52]	@ (8002d7c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002d48:	4a0d      	ldr	r2, [pc, #52]	@ (8002d80 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002d4a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002d4c:	e002      	b.n	8002d54 <LoopCopyDataInit>

08002d4e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d4e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d50:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d52:	3304      	adds	r3, #4

08002d54 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d54:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d56:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d58:	d3f9      	bcc.n	8002d4e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d5a:	4a0a      	ldr	r2, [pc, #40]	@ (8002d84 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002d5c:	4c0a      	ldr	r4, [pc, #40]	@ (8002d88 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002d5e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d60:	e001      	b.n	8002d66 <LoopFillZerobss>

08002d62 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d62:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d64:	3204      	adds	r2, #4

08002d66 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d66:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d68:	d3fb      	bcc.n	8002d62 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002d6a:	f01a f867 	bl	801ce3c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002d6e:	f7fe ff33 	bl	8001bd8 <main>
  bx  lr    
 8002d72:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002d74:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002d78:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d7c:	20002f18 	.word	0x20002f18
  ldr r2, =_sidata
 8002d80:	0802102c 	.word	0x0802102c
  ldr r2, =_sbss
 8002d84:	20002f18 	.word	0x20002f18
  ldr r4, =_ebss
 8002d88:	200118a0 	.word	0x200118a0

08002d8c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002d8c:	e7fe      	b.n	8002d8c <ADC_IRQHandler>
	...

08002d90 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002d94:	4b0e      	ldr	r3, [pc, #56]	@ (8002dd0 <HAL_Init+0x40>)
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4a0d      	ldr	r2, [pc, #52]	@ (8002dd0 <HAL_Init+0x40>)
 8002d9a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002d9e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002da0:	4b0b      	ldr	r3, [pc, #44]	@ (8002dd0 <HAL_Init+0x40>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a0a      	ldr	r2, [pc, #40]	@ (8002dd0 <HAL_Init+0x40>)
 8002da6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002daa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002dac:	4b08      	ldr	r3, [pc, #32]	@ (8002dd0 <HAL_Init+0x40>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4a07      	ldr	r2, [pc, #28]	@ (8002dd0 <HAL_Init+0x40>)
 8002db2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002db6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002db8:	2003      	movs	r0, #3
 8002dba:	f000 f94f 	bl	800305c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002dbe:	200f      	movs	r0, #15
 8002dc0:	f000 f808 	bl	8002dd4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002dc4:	f7ff f9f8 	bl	80021b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002dc8:	2300      	movs	r3, #0
}
 8002dca:	4618      	mov	r0, r3
 8002dcc:	bd80      	pop	{r7, pc}
 8002dce:	bf00      	nop
 8002dd0:	40023c00 	.word	0x40023c00

08002dd4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b082      	sub	sp, #8
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002ddc:	4b12      	ldr	r3, [pc, #72]	@ (8002e28 <HAL_InitTick+0x54>)
 8002dde:	681a      	ldr	r2, [r3, #0]
 8002de0:	4b12      	ldr	r3, [pc, #72]	@ (8002e2c <HAL_InitTick+0x58>)
 8002de2:	781b      	ldrb	r3, [r3, #0]
 8002de4:	4619      	mov	r1, r3
 8002de6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002dea:	fbb3 f3f1 	udiv	r3, r3, r1
 8002dee:	fbb2 f3f3 	udiv	r3, r2, r3
 8002df2:	4618      	mov	r0, r3
 8002df4:	f000 f967 	bl	80030c6 <HAL_SYSTICK_Config>
 8002df8:	4603      	mov	r3, r0
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d001      	beq.n	8002e02 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002dfe:	2301      	movs	r3, #1
 8002e00:	e00e      	b.n	8002e20 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2b0f      	cmp	r3, #15
 8002e06:	d80a      	bhi.n	8002e1e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002e08:	2200      	movs	r2, #0
 8002e0a:	6879      	ldr	r1, [r7, #4]
 8002e0c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002e10:	f000 f92f 	bl	8003072 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002e14:	4a06      	ldr	r2, [pc, #24]	@ (8002e30 <HAL_InitTick+0x5c>)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	e000      	b.n	8002e20 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002e1e:	2301      	movs	r3, #1
}
 8002e20:	4618      	mov	r0, r3
 8002e22:	3708      	adds	r7, #8
 8002e24:	46bd      	mov	sp, r7
 8002e26:	bd80      	pop	{r7, pc}
 8002e28:	2000000c 	.word	0x2000000c
 8002e2c:	20000014 	.word	0x20000014
 8002e30:	20000010 	.word	0x20000010

08002e34 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e34:	b480      	push	{r7}
 8002e36:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002e38:	4b06      	ldr	r3, [pc, #24]	@ (8002e54 <HAL_IncTick+0x20>)
 8002e3a:	781b      	ldrb	r3, [r3, #0]
 8002e3c:	461a      	mov	r2, r3
 8002e3e:	4b06      	ldr	r3, [pc, #24]	@ (8002e58 <HAL_IncTick+0x24>)
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	4413      	add	r3, r2
 8002e44:	4a04      	ldr	r2, [pc, #16]	@ (8002e58 <HAL_IncTick+0x24>)
 8002e46:	6013      	str	r3, [r2, #0]
}
 8002e48:	bf00      	nop
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e50:	4770      	bx	lr
 8002e52:	bf00      	nop
 8002e54:	20000014 	.word	0x20000014
 8002e58:	200077b8 	.word	0x200077b8

08002e5c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	af00      	add	r7, sp, #0
  return uwTick;
 8002e60:	4b03      	ldr	r3, [pc, #12]	@ (8002e70 <HAL_GetTick+0x14>)
 8002e62:	681b      	ldr	r3, [r3, #0]
}
 8002e64:	4618      	mov	r0, r3
 8002e66:	46bd      	mov	sp, r7
 8002e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6c:	4770      	bx	lr
 8002e6e:	bf00      	nop
 8002e70:	200077b8 	.word	0x200077b8

08002e74 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b084      	sub	sp, #16
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002e7c:	f7ff ffee 	bl	8002e5c <HAL_GetTick>
 8002e80:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002e8c:	d005      	beq.n	8002e9a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002e8e:	4b0a      	ldr	r3, [pc, #40]	@ (8002eb8 <HAL_Delay+0x44>)
 8002e90:	781b      	ldrb	r3, [r3, #0]
 8002e92:	461a      	mov	r2, r3
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	4413      	add	r3, r2
 8002e98:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002e9a:	bf00      	nop
 8002e9c:	f7ff ffde 	bl	8002e5c <HAL_GetTick>
 8002ea0:	4602      	mov	r2, r0
 8002ea2:	68bb      	ldr	r3, [r7, #8]
 8002ea4:	1ad3      	subs	r3, r2, r3
 8002ea6:	68fa      	ldr	r2, [r7, #12]
 8002ea8:	429a      	cmp	r2, r3
 8002eaa:	d8f7      	bhi.n	8002e9c <HAL_Delay+0x28>
  {
  }
}
 8002eac:	bf00      	nop
 8002eae:	bf00      	nop
 8002eb0:	3710      	adds	r7, #16
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	bd80      	pop	{r7, pc}
 8002eb6:	bf00      	nop
 8002eb8:	20000014 	.word	0x20000014

08002ebc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	b085      	sub	sp, #20
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	f003 0307 	and.w	r3, r3, #7
 8002eca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ecc:	4b0c      	ldr	r3, [pc, #48]	@ (8002f00 <__NVIC_SetPriorityGrouping+0x44>)
 8002ece:	68db      	ldr	r3, [r3, #12]
 8002ed0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ed2:	68ba      	ldr	r2, [r7, #8]
 8002ed4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002ed8:	4013      	ands	r3, r2
 8002eda:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ee0:	68bb      	ldr	r3, [r7, #8]
 8002ee2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ee4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002ee8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002eec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002eee:	4a04      	ldr	r2, [pc, #16]	@ (8002f00 <__NVIC_SetPriorityGrouping+0x44>)
 8002ef0:	68bb      	ldr	r3, [r7, #8]
 8002ef2:	60d3      	str	r3, [r2, #12]
}
 8002ef4:	bf00      	nop
 8002ef6:	3714      	adds	r7, #20
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efe:	4770      	bx	lr
 8002f00:	e000ed00 	.word	0xe000ed00

08002f04 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f04:	b480      	push	{r7}
 8002f06:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f08:	4b04      	ldr	r3, [pc, #16]	@ (8002f1c <__NVIC_GetPriorityGrouping+0x18>)
 8002f0a:	68db      	ldr	r3, [r3, #12]
 8002f0c:	0a1b      	lsrs	r3, r3, #8
 8002f0e:	f003 0307 	and.w	r3, r3, #7
}
 8002f12:	4618      	mov	r0, r3
 8002f14:	46bd      	mov	sp, r7
 8002f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1a:	4770      	bx	lr
 8002f1c:	e000ed00 	.word	0xe000ed00

08002f20 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f20:	b480      	push	{r7}
 8002f22:	b083      	sub	sp, #12
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	4603      	mov	r3, r0
 8002f28:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	db0b      	blt.n	8002f4a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f32:	79fb      	ldrb	r3, [r7, #7]
 8002f34:	f003 021f 	and.w	r2, r3, #31
 8002f38:	4907      	ldr	r1, [pc, #28]	@ (8002f58 <__NVIC_EnableIRQ+0x38>)
 8002f3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f3e:	095b      	lsrs	r3, r3, #5
 8002f40:	2001      	movs	r0, #1
 8002f42:	fa00 f202 	lsl.w	r2, r0, r2
 8002f46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002f4a:	bf00      	nop
 8002f4c:	370c      	adds	r7, #12
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f54:	4770      	bx	lr
 8002f56:	bf00      	nop
 8002f58:	e000e100 	.word	0xe000e100

08002f5c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f5c:	b480      	push	{r7}
 8002f5e:	b083      	sub	sp, #12
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	4603      	mov	r3, r0
 8002f64:	6039      	str	r1, [r7, #0]
 8002f66:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	db0a      	blt.n	8002f86 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f70:	683b      	ldr	r3, [r7, #0]
 8002f72:	b2da      	uxtb	r2, r3
 8002f74:	490c      	ldr	r1, [pc, #48]	@ (8002fa8 <__NVIC_SetPriority+0x4c>)
 8002f76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f7a:	0112      	lsls	r2, r2, #4
 8002f7c:	b2d2      	uxtb	r2, r2
 8002f7e:	440b      	add	r3, r1
 8002f80:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f84:	e00a      	b.n	8002f9c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	b2da      	uxtb	r2, r3
 8002f8a:	4908      	ldr	r1, [pc, #32]	@ (8002fac <__NVIC_SetPriority+0x50>)
 8002f8c:	79fb      	ldrb	r3, [r7, #7]
 8002f8e:	f003 030f 	and.w	r3, r3, #15
 8002f92:	3b04      	subs	r3, #4
 8002f94:	0112      	lsls	r2, r2, #4
 8002f96:	b2d2      	uxtb	r2, r2
 8002f98:	440b      	add	r3, r1
 8002f9a:	761a      	strb	r2, [r3, #24]
}
 8002f9c:	bf00      	nop
 8002f9e:	370c      	adds	r7, #12
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa6:	4770      	bx	lr
 8002fa8:	e000e100 	.word	0xe000e100
 8002fac:	e000ed00 	.word	0xe000ed00

08002fb0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	b089      	sub	sp, #36	@ 0x24
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	60f8      	str	r0, [r7, #12]
 8002fb8:	60b9      	str	r1, [r7, #8]
 8002fba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	f003 0307 	and.w	r3, r3, #7
 8002fc2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002fc4:	69fb      	ldr	r3, [r7, #28]
 8002fc6:	f1c3 0307 	rsb	r3, r3, #7
 8002fca:	2b04      	cmp	r3, #4
 8002fcc:	bf28      	it	cs
 8002fce:	2304      	movcs	r3, #4
 8002fd0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002fd2:	69fb      	ldr	r3, [r7, #28]
 8002fd4:	3304      	adds	r3, #4
 8002fd6:	2b06      	cmp	r3, #6
 8002fd8:	d902      	bls.n	8002fe0 <NVIC_EncodePriority+0x30>
 8002fda:	69fb      	ldr	r3, [r7, #28]
 8002fdc:	3b03      	subs	r3, #3
 8002fde:	e000      	b.n	8002fe2 <NVIC_EncodePriority+0x32>
 8002fe0:	2300      	movs	r3, #0
 8002fe2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fe4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002fe8:	69bb      	ldr	r3, [r7, #24]
 8002fea:	fa02 f303 	lsl.w	r3, r2, r3
 8002fee:	43da      	mvns	r2, r3
 8002ff0:	68bb      	ldr	r3, [r7, #8]
 8002ff2:	401a      	ands	r2, r3
 8002ff4:	697b      	ldr	r3, [r7, #20]
 8002ff6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ff8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002ffc:	697b      	ldr	r3, [r7, #20]
 8002ffe:	fa01 f303 	lsl.w	r3, r1, r3
 8003002:	43d9      	mvns	r1, r3
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003008:	4313      	orrs	r3, r2
         );
}
 800300a:	4618      	mov	r0, r3
 800300c:	3724      	adds	r7, #36	@ 0x24
 800300e:	46bd      	mov	sp, r7
 8003010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003014:	4770      	bx	lr
	...

08003018 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b082      	sub	sp, #8
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	3b01      	subs	r3, #1
 8003024:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003028:	d301      	bcc.n	800302e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800302a:	2301      	movs	r3, #1
 800302c:	e00f      	b.n	800304e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800302e:	4a0a      	ldr	r2, [pc, #40]	@ (8003058 <SysTick_Config+0x40>)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	3b01      	subs	r3, #1
 8003034:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003036:	210f      	movs	r1, #15
 8003038:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800303c:	f7ff ff8e 	bl	8002f5c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003040:	4b05      	ldr	r3, [pc, #20]	@ (8003058 <SysTick_Config+0x40>)
 8003042:	2200      	movs	r2, #0
 8003044:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003046:	4b04      	ldr	r3, [pc, #16]	@ (8003058 <SysTick_Config+0x40>)
 8003048:	2207      	movs	r2, #7
 800304a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800304c:	2300      	movs	r3, #0
}
 800304e:	4618      	mov	r0, r3
 8003050:	3708      	adds	r7, #8
 8003052:	46bd      	mov	sp, r7
 8003054:	bd80      	pop	{r7, pc}
 8003056:	bf00      	nop
 8003058:	e000e010 	.word	0xe000e010

0800305c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b082      	sub	sp, #8
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003064:	6878      	ldr	r0, [r7, #4]
 8003066:	f7ff ff29 	bl	8002ebc <__NVIC_SetPriorityGrouping>
}
 800306a:	bf00      	nop
 800306c:	3708      	adds	r7, #8
 800306e:	46bd      	mov	sp, r7
 8003070:	bd80      	pop	{r7, pc}

08003072 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003072:	b580      	push	{r7, lr}
 8003074:	b086      	sub	sp, #24
 8003076:	af00      	add	r7, sp, #0
 8003078:	4603      	mov	r3, r0
 800307a:	60b9      	str	r1, [r7, #8]
 800307c:	607a      	str	r2, [r7, #4]
 800307e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003080:	2300      	movs	r3, #0
 8003082:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003084:	f7ff ff3e 	bl	8002f04 <__NVIC_GetPriorityGrouping>
 8003088:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800308a:	687a      	ldr	r2, [r7, #4]
 800308c:	68b9      	ldr	r1, [r7, #8]
 800308e:	6978      	ldr	r0, [r7, #20]
 8003090:	f7ff ff8e 	bl	8002fb0 <NVIC_EncodePriority>
 8003094:	4602      	mov	r2, r0
 8003096:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800309a:	4611      	mov	r1, r2
 800309c:	4618      	mov	r0, r3
 800309e:	f7ff ff5d 	bl	8002f5c <__NVIC_SetPriority>
}
 80030a2:	bf00      	nop
 80030a4:	3718      	adds	r7, #24
 80030a6:	46bd      	mov	sp, r7
 80030a8:	bd80      	pop	{r7, pc}

080030aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030aa:	b580      	push	{r7, lr}
 80030ac:	b082      	sub	sp, #8
 80030ae:	af00      	add	r7, sp, #0
 80030b0:	4603      	mov	r3, r0
 80030b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80030b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030b8:	4618      	mov	r0, r3
 80030ba:	f7ff ff31 	bl	8002f20 <__NVIC_EnableIRQ>
}
 80030be:	bf00      	nop
 80030c0:	3708      	adds	r7, #8
 80030c2:	46bd      	mov	sp, r7
 80030c4:	bd80      	pop	{r7, pc}

080030c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80030c6:	b580      	push	{r7, lr}
 80030c8:	b082      	sub	sp, #8
 80030ca:	af00      	add	r7, sp, #0
 80030cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80030ce:	6878      	ldr	r0, [r7, #4]
 80030d0:	f7ff ffa2 	bl	8003018 <SysTick_Config>
 80030d4:	4603      	mov	r3, r0
}
 80030d6:	4618      	mov	r0, r3
 80030d8:	3708      	adds	r7, #8
 80030da:	46bd      	mov	sp, r7
 80030dc:	bd80      	pop	{r7, pc}
	...

080030e0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b086      	sub	sp, #24
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80030e8:	2300      	movs	r3, #0
 80030ea:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80030ec:	f7ff feb6 	bl	8002e5c <HAL_GetTick>
 80030f0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d101      	bne.n	80030fc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80030f8:	2301      	movs	r3, #1
 80030fa:	e099      	b.n	8003230 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	2202      	movs	r2, #2
 8003100:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2200      	movs	r2, #0
 8003108:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	681a      	ldr	r2, [r3, #0]
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f022 0201 	bic.w	r2, r2, #1
 800311a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800311c:	e00f      	b.n	800313e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800311e:	f7ff fe9d 	bl	8002e5c <HAL_GetTick>
 8003122:	4602      	mov	r2, r0
 8003124:	693b      	ldr	r3, [r7, #16]
 8003126:	1ad3      	subs	r3, r2, r3
 8003128:	2b05      	cmp	r3, #5
 800312a:	d908      	bls.n	800313e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	2220      	movs	r2, #32
 8003130:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	2203      	movs	r2, #3
 8003136:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800313a:	2303      	movs	r3, #3
 800313c:	e078      	b.n	8003230 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f003 0301 	and.w	r3, r3, #1
 8003148:	2b00      	cmp	r3, #0
 800314a:	d1e8      	bne.n	800311e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003154:	697a      	ldr	r2, [r7, #20]
 8003156:	4b38      	ldr	r3, [pc, #224]	@ (8003238 <HAL_DMA_Init+0x158>)
 8003158:	4013      	ands	r3, r2
 800315a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	685a      	ldr	r2, [r3, #4]
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	689b      	ldr	r3, [r3, #8]
 8003164:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800316a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	691b      	ldr	r3, [r3, #16]
 8003170:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003176:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	699b      	ldr	r3, [r3, #24]
 800317c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003182:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6a1b      	ldr	r3, [r3, #32]
 8003188:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800318a:	697a      	ldr	r2, [r7, #20]
 800318c:	4313      	orrs	r3, r2
 800318e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003194:	2b04      	cmp	r3, #4
 8003196:	d107      	bne.n	80031a8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031a0:	4313      	orrs	r3, r2
 80031a2:	697a      	ldr	r2, [r7, #20]
 80031a4:	4313      	orrs	r3, r2
 80031a6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	697a      	ldr	r2, [r7, #20]
 80031ae:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	695b      	ldr	r3, [r3, #20]
 80031b6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80031b8:	697b      	ldr	r3, [r7, #20]
 80031ba:	f023 0307 	bic.w	r3, r3, #7
 80031be:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031c4:	697a      	ldr	r2, [r7, #20]
 80031c6:	4313      	orrs	r3, r2
 80031c8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031ce:	2b04      	cmp	r3, #4
 80031d0:	d117      	bne.n	8003202 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031d6:	697a      	ldr	r2, [r7, #20]
 80031d8:	4313      	orrs	r3, r2
 80031da:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d00e      	beq.n	8003202 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80031e4:	6878      	ldr	r0, [r7, #4]
 80031e6:	f000 fb01 	bl	80037ec <DMA_CheckFifoParam>
 80031ea:	4603      	mov	r3, r0
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d008      	beq.n	8003202 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2240      	movs	r2, #64	@ 0x40
 80031f4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	2201      	movs	r2, #1
 80031fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80031fe:	2301      	movs	r3, #1
 8003200:	e016      	b.n	8003230 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	697a      	ldr	r2, [r7, #20]
 8003208:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800320a:	6878      	ldr	r0, [r7, #4]
 800320c:	f000 fab8 	bl	8003780 <DMA_CalcBaseAndBitshift>
 8003210:	4603      	mov	r3, r0
 8003212:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003218:	223f      	movs	r2, #63	@ 0x3f
 800321a:	409a      	lsls	r2, r3
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2200      	movs	r2, #0
 8003224:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2201      	movs	r2, #1
 800322a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800322e:	2300      	movs	r3, #0
}
 8003230:	4618      	mov	r0, r3
 8003232:	3718      	adds	r7, #24
 8003234:	46bd      	mov	sp, r7
 8003236:	bd80      	pop	{r7, pc}
 8003238:	f010803f 	.word	0xf010803f

0800323c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	b086      	sub	sp, #24
 8003240:	af00      	add	r7, sp, #0
 8003242:	60f8      	str	r0, [r7, #12]
 8003244:	60b9      	str	r1, [r7, #8]
 8003246:	607a      	str	r2, [r7, #4]
 8003248:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800324a:	2300      	movs	r3, #0
 800324c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003252:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800325a:	2b01      	cmp	r3, #1
 800325c:	d101      	bne.n	8003262 <HAL_DMA_Start_IT+0x26>
 800325e:	2302      	movs	r3, #2
 8003260:	e040      	b.n	80032e4 <HAL_DMA_Start_IT+0xa8>
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	2201      	movs	r2, #1
 8003266:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003270:	b2db      	uxtb	r3, r3
 8003272:	2b01      	cmp	r3, #1
 8003274:	d12f      	bne.n	80032d6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	2202      	movs	r2, #2
 800327a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	2200      	movs	r2, #0
 8003282:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003284:	683b      	ldr	r3, [r7, #0]
 8003286:	687a      	ldr	r2, [r7, #4]
 8003288:	68b9      	ldr	r1, [r7, #8]
 800328a:	68f8      	ldr	r0, [r7, #12]
 800328c:	f000 fa4a 	bl	8003724 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003294:	223f      	movs	r2, #63	@ 0x3f
 8003296:	409a      	lsls	r2, r3
 8003298:	693b      	ldr	r3, [r7, #16]
 800329a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	681a      	ldr	r2, [r3, #0]
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f042 0216 	orr.w	r2, r2, #22
 80032aa:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d007      	beq.n	80032c4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	681a      	ldr	r2, [r3, #0]
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f042 0208 	orr.w	r2, r2, #8
 80032c2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	681a      	ldr	r2, [r3, #0]
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f042 0201 	orr.w	r2, r2, #1
 80032d2:	601a      	str	r2, [r3, #0]
 80032d4:	e005      	b.n	80032e2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	2200      	movs	r2, #0
 80032da:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80032de:	2302      	movs	r3, #2
 80032e0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80032e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80032e4:	4618      	mov	r0, r3
 80032e6:	3718      	adds	r7, #24
 80032e8:	46bd      	mov	sp, r7
 80032ea:	bd80      	pop	{r7, pc}

080032ec <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b084      	sub	sp, #16
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032f8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80032fa:	f7ff fdaf 	bl	8002e5c <HAL_GetTick>
 80032fe:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003306:	b2db      	uxtb	r3, r3
 8003308:	2b02      	cmp	r3, #2
 800330a:	d008      	beq.n	800331e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2280      	movs	r2, #128	@ 0x80
 8003310:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	2200      	movs	r2, #0
 8003316:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800331a:	2301      	movs	r3, #1
 800331c:	e052      	b.n	80033c4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	681a      	ldr	r2, [r3, #0]
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f022 0216 	bic.w	r2, r2, #22
 800332c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	695a      	ldr	r2, [r3, #20]
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800333c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003342:	2b00      	cmp	r3, #0
 8003344:	d103      	bne.n	800334e <HAL_DMA_Abort+0x62>
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800334a:	2b00      	cmp	r3, #0
 800334c:	d007      	beq.n	800335e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	681a      	ldr	r2, [r3, #0]
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f022 0208 	bic.w	r2, r2, #8
 800335c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	681a      	ldr	r2, [r3, #0]
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f022 0201 	bic.w	r2, r2, #1
 800336c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800336e:	e013      	b.n	8003398 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003370:	f7ff fd74 	bl	8002e5c <HAL_GetTick>
 8003374:	4602      	mov	r2, r0
 8003376:	68bb      	ldr	r3, [r7, #8]
 8003378:	1ad3      	subs	r3, r2, r3
 800337a:	2b05      	cmp	r3, #5
 800337c:	d90c      	bls.n	8003398 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2220      	movs	r2, #32
 8003382:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2203      	movs	r2, #3
 8003388:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2200      	movs	r2, #0
 8003390:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003394:	2303      	movs	r3, #3
 8003396:	e015      	b.n	80033c4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f003 0301 	and.w	r3, r3, #1
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d1e4      	bne.n	8003370 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033aa:	223f      	movs	r2, #63	@ 0x3f
 80033ac:	409a      	lsls	r2, r3
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	2201      	movs	r2, #1
 80033b6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2200      	movs	r2, #0
 80033be:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80033c2:	2300      	movs	r3, #0
}
 80033c4:	4618      	mov	r0, r3
 80033c6:	3710      	adds	r7, #16
 80033c8:	46bd      	mov	sp, r7
 80033ca:	bd80      	pop	{r7, pc}

080033cc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80033cc:	b480      	push	{r7}
 80033ce:	b083      	sub	sp, #12
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80033da:	b2db      	uxtb	r3, r3
 80033dc:	2b02      	cmp	r3, #2
 80033de:	d004      	beq.n	80033ea <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2280      	movs	r2, #128	@ 0x80
 80033e4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80033e6:	2301      	movs	r3, #1
 80033e8:	e00c      	b.n	8003404 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	2205      	movs	r2, #5
 80033ee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	681a      	ldr	r2, [r3, #0]
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f022 0201 	bic.w	r2, r2, #1
 8003400:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003402:	2300      	movs	r3, #0
}
 8003404:	4618      	mov	r0, r3
 8003406:	370c      	adds	r7, #12
 8003408:	46bd      	mov	sp, r7
 800340a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340e:	4770      	bx	lr

08003410 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	b086      	sub	sp, #24
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003418:	2300      	movs	r3, #0
 800341a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800341c:	4b8e      	ldr	r3, [pc, #568]	@ (8003658 <HAL_DMA_IRQHandler+0x248>)
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	4a8e      	ldr	r2, [pc, #568]	@ (800365c <HAL_DMA_IRQHandler+0x24c>)
 8003422:	fba2 2303 	umull	r2, r3, r2, r3
 8003426:	0a9b      	lsrs	r3, r3, #10
 8003428:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800342e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003430:	693b      	ldr	r3, [r7, #16]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800343a:	2208      	movs	r2, #8
 800343c:	409a      	lsls	r2, r3
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	4013      	ands	r3, r2
 8003442:	2b00      	cmp	r3, #0
 8003444:	d01a      	beq.n	800347c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f003 0304 	and.w	r3, r3, #4
 8003450:	2b00      	cmp	r3, #0
 8003452:	d013      	beq.n	800347c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	681a      	ldr	r2, [r3, #0]
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f022 0204 	bic.w	r2, r2, #4
 8003462:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003468:	2208      	movs	r2, #8
 800346a:	409a      	lsls	r2, r3
 800346c:	693b      	ldr	r3, [r7, #16]
 800346e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003474:	f043 0201 	orr.w	r2, r3, #1
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003480:	2201      	movs	r2, #1
 8003482:	409a      	lsls	r2, r3
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	4013      	ands	r3, r2
 8003488:	2b00      	cmp	r3, #0
 800348a:	d012      	beq.n	80034b2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	695b      	ldr	r3, [r3, #20]
 8003492:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003496:	2b00      	cmp	r3, #0
 8003498:	d00b      	beq.n	80034b2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800349e:	2201      	movs	r2, #1
 80034a0:	409a      	lsls	r2, r3
 80034a2:	693b      	ldr	r3, [r7, #16]
 80034a4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034aa:	f043 0202 	orr.w	r2, r3, #2
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034b6:	2204      	movs	r2, #4
 80034b8:	409a      	lsls	r2, r3
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	4013      	ands	r3, r2
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d012      	beq.n	80034e8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f003 0302 	and.w	r3, r3, #2
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d00b      	beq.n	80034e8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034d4:	2204      	movs	r2, #4
 80034d6:	409a      	lsls	r2, r3
 80034d8:	693b      	ldr	r3, [r7, #16]
 80034da:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034e0:	f043 0204 	orr.w	r2, r3, #4
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034ec:	2210      	movs	r2, #16
 80034ee:	409a      	lsls	r2, r3
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	4013      	ands	r3, r2
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d043      	beq.n	8003580 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f003 0308 	and.w	r3, r3, #8
 8003502:	2b00      	cmp	r3, #0
 8003504:	d03c      	beq.n	8003580 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800350a:	2210      	movs	r2, #16
 800350c:	409a      	lsls	r2, r3
 800350e:	693b      	ldr	r3, [r7, #16]
 8003510:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800351c:	2b00      	cmp	r3, #0
 800351e:	d018      	beq.n	8003552 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800352a:	2b00      	cmp	r3, #0
 800352c:	d108      	bne.n	8003540 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003532:	2b00      	cmp	r3, #0
 8003534:	d024      	beq.n	8003580 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800353a:	6878      	ldr	r0, [r7, #4]
 800353c:	4798      	blx	r3
 800353e:	e01f      	b.n	8003580 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003544:	2b00      	cmp	r3, #0
 8003546:	d01b      	beq.n	8003580 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800354c:	6878      	ldr	r0, [r7, #4]
 800354e:	4798      	blx	r3
 8003550:	e016      	b.n	8003580 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800355c:	2b00      	cmp	r3, #0
 800355e:	d107      	bne.n	8003570 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	681a      	ldr	r2, [r3, #0]
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f022 0208 	bic.w	r2, r2, #8
 800356e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003574:	2b00      	cmp	r3, #0
 8003576:	d003      	beq.n	8003580 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800357c:	6878      	ldr	r0, [r7, #4]
 800357e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003584:	2220      	movs	r2, #32
 8003586:	409a      	lsls	r2, r3
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	4013      	ands	r3, r2
 800358c:	2b00      	cmp	r3, #0
 800358e:	f000 808f 	beq.w	80036b0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f003 0310 	and.w	r3, r3, #16
 800359c:	2b00      	cmp	r3, #0
 800359e:	f000 8087 	beq.w	80036b0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035a6:	2220      	movs	r2, #32
 80035a8:	409a      	lsls	r2, r3
 80035aa:	693b      	ldr	r3, [r7, #16]
 80035ac:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80035b4:	b2db      	uxtb	r3, r3
 80035b6:	2b05      	cmp	r3, #5
 80035b8:	d136      	bne.n	8003628 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	681a      	ldr	r2, [r3, #0]
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f022 0216 	bic.w	r2, r2, #22
 80035c8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	695a      	ldr	r2, [r3, #20]
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80035d8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d103      	bne.n	80035ea <HAL_DMA_IRQHandler+0x1da>
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d007      	beq.n	80035fa <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	681a      	ldr	r2, [r3, #0]
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f022 0208 	bic.w	r2, r2, #8
 80035f8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035fe:	223f      	movs	r2, #63	@ 0x3f
 8003600:	409a      	lsls	r2, r3
 8003602:	693b      	ldr	r3, [r7, #16]
 8003604:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	2201      	movs	r2, #1
 800360a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	2200      	movs	r2, #0
 8003612:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800361a:	2b00      	cmp	r3, #0
 800361c:	d07e      	beq.n	800371c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003622:	6878      	ldr	r0, [r7, #4]
 8003624:	4798      	blx	r3
        }
        return;
 8003626:	e079      	b.n	800371c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003632:	2b00      	cmp	r3, #0
 8003634:	d01d      	beq.n	8003672 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003640:	2b00      	cmp	r3, #0
 8003642:	d10d      	bne.n	8003660 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003648:	2b00      	cmp	r3, #0
 800364a:	d031      	beq.n	80036b0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003650:	6878      	ldr	r0, [r7, #4]
 8003652:	4798      	blx	r3
 8003654:	e02c      	b.n	80036b0 <HAL_DMA_IRQHandler+0x2a0>
 8003656:	bf00      	nop
 8003658:	2000000c 	.word	0x2000000c
 800365c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003664:	2b00      	cmp	r3, #0
 8003666:	d023      	beq.n	80036b0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800366c:	6878      	ldr	r0, [r7, #4]
 800366e:	4798      	blx	r3
 8003670:	e01e      	b.n	80036b0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800367c:	2b00      	cmp	r3, #0
 800367e:	d10f      	bne.n	80036a0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	681a      	ldr	r2, [r3, #0]
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f022 0210 	bic.w	r2, r2, #16
 800368e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	2201      	movs	r2, #1
 8003694:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2200      	movs	r2, #0
 800369c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d003      	beq.n	80036b0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036ac:	6878      	ldr	r0, [r7, #4]
 80036ae:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d032      	beq.n	800371e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036bc:	f003 0301 	and.w	r3, r3, #1
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d022      	beq.n	800370a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2205      	movs	r2, #5
 80036c8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	681a      	ldr	r2, [r3, #0]
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f022 0201 	bic.w	r2, r2, #1
 80036da:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80036dc:	68bb      	ldr	r3, [r7, #8]
 80036de:	3301      	adds	r3, #1
 80036e0:	60bb      	str	r3, [r7, #8]
 80036e2:	697a      	ldr	r2, [r7, #20]
 80036e4:	429a      	cmp	r2, r3
 80036e6:	d307      	bcc.n	80036f8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f003 0301 	and.w	r3, r3, #1
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d1f2      	bne.n	80036dc <HAL_DMA_IRQHandler+0x2cc>
 80036f6:	e000      	b.n	80036fa <HAL_DMA_IRQHandler+0x2ea>
          break;
 80036f8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2201      	movs	r2, #1
 80036fe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	2200      	movs	r2, #0
 8003706:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800370e:	2b00      	cmp	r3, #0
 8003710:	d005      	beq.n	800371e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003716:	6878      	ldr	r0, [r7, #4]
 8003718:	4798      	blx	r3
 800371a:	e000      	b.n	800371e <HAL_DMA_IRQHandler+0x30e>
        return;
 800371c:	bf00      	nop
    }
  }
}
 800371e:	3718      	adds	r7, #24
 8003720:	46bd      	mov	sp, r7
 8003722:	bd80      	pop	{r7, pc}

08003724 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003724:	b480      	push	{r7}
 8003726:	b085      	sub	sp, #20
 8003728:	af00      	add	r7, sp, #0
 800372a:	60f8      	str	r0, [r7, #12]
 800372c:	60b9      	str	r1, [r7, #8]
 800372e:	607a      	str	r2, [r7, #4]
 8003730:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	681a      	ldr	r2, [r3, #0]
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003740:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	683a      	ldr	r2, [r7, #0]
 8003748:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	689b      	ldr	r3, [r3, #8]
 800374e:	2b40      	cmp	r3, #64	@ 0x40
 8003750:	d108      	bne.n	8003764 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	687a      	ldr	r2, [r7, #4]
 8003758:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	68ba      	ldr	r2, [r7, #8]
 8003760:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003762:	e007      	b.n	8003774 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	68ba      	ldr	r2, [r7, #8]
 800376a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	687a      	ldr	r2, [r7, #4]
 8003772:	60da      	str	r2, [r3, #12]
}
 8003774:	bf00      	nop
 8003776:	3714      	adds	r7, #20
 8003778:	46bd      	mov	sp, r7
 800377a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377e:	4770      	bx	lr

08003780 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003780:	b480      	push	{r7}
 8003782:	b085      	sub	sp, #20
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	b2db      	uxtb	r3, r3
 800378e:	3b10      	subs	r3, #16
 8003790:	4a14      	ldr	r2, [pc, #80]	@ (80037e4 <DMA_CalcBaseAndBitshift+0x64>)
 8003792:	fba2 2303 	umull	r2, r3, r2, r3
 8003796:	091b      	lsrs	r3, r3, #4
 8003798:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800379a:	4a13      	ldr	r2, [pc, #76]	@ (80037e8 <DMA_CalcBaseAndBitshift+0x68>)
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	4413      	add	r3, r2
 80037a0:	781b      	ldrb	r3, [r3, #0]
 80037a2:	461a      	mov	r2, r3
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	2b03      	cmp	r3, #3
 80037ac:	d909      	bls.n	80037c2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80037b6:	f023 0303 	bic.w	r3, r3, #3
 80037ba:	1d1a      	adds	r2, r3, #4
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	659a      	str	r2, [r3, #88]	@ 0x58
 80037c0:	e007      	b.n	80037d2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80037ca:	f023 0303 	bic.w	r3, r3, #3
 80037ce:	687a      	ldr	r2, [r7, #4]
 80037d0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80037d6:	4618      	mov	r0, r3
 80037d8:	3714      	adds	r7, #20
 80037da:	46bd      	mov	sp, r7
 80037dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e0:	4770      	bx	lr
 80037e2:	bf00      	nop
 80037e4:	aaaaaaab 	.word	0xaaaaaaab
 80037e8:	0801f49c 	.word	0x0801f49c

080037ec <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80037ec:	b480      	push	{r7}
 80037ee:	b085      	sub	sp, #20
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80037f4:	2300      	movs	r3, #0
 80037f6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037fc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	699b      	ldr	r3, [r3, #24]
 8003802:	2b00      	cmp	r3, #0
 8003804:	d11f      	bne.n	8003846 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003806:	68bb      	ldr	r3, [r7, #8]
 8003808:	2b03      	cmp	r3, #3
 800380a:	d856      	bhi.n	80038ba <DMA_CheckFifoParam+0xce>
 800380c:	a201      	add	r2, pc, #4	@ (adr r2, 8003814 <DMA_CheckFifoParam+0x28>)
 800380e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003812:	bf00      	nop
 8003814:	08003825 	.word	0x08003825
 8003818:	08003837 	.word	0x08003837
 800381c:	08003825 	.word	0x08003825
 8003820:	080038bb 	.word	0x080038bb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003828:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800382c:	2b00      	cmp	r3, #0
 800382e:	d046      	beq.n	80038be <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003830:	2301      	movs	r3, #1
 8003832:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003834:	e043      	b.n	80038be <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800383a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800383e:	d140      	bne.n	80038c2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003840:	2301      	movs	r3, #1
 8003842:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003844:	e03d      	b.n	80038c2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	699b      	ldr	r3, [r3, #24]
 800384a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800384e:	d121      	bne.n	8003894 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003850:	68bb      	ldr	r3, [r7, #8]
 8003852:	2b03      	cmp	r3, #3
 8003854:	d837      	bhi.n	80038c6 <DMA_CheckFifoParam+0xda>
 8003856:	a201      	add	r2, pc, #4	@ (adr r2, 800385c <DMA_CheckFifoParam+0x70>)
 8003858:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800385c:	0800386d 	.word	0x0800386d
 8003860:	08003873 	.word	0x08003873
 8003864:	0800386d 	.word	0x0800386d
 8003868:	08003885 	.word	0x08003885
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800386c:	2301      	movs	r3, #1
 800386e:	73fb      	strb	r3, [r7, #15]
      break;
 8003870:	e030      	b.n	80038d4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003876:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800387a:	2b00      	cmp	r3, #0
 800387c:	d025      	beq.n	80038ca <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800387e:	2301      	movs	r3, #1
 8003880:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003882:	e022      	b.n	80038ca <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003888:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800388c:	d11f      	bne.n	80038ce <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800388e:	2301      	movs	r3, #1
 8003890:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003892:	e01c      	b.n	80038ce <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003894:	68bb      	ldr	r3, [r7, #8]
 8003896:	2b02      	cmp	r3, #2
 8003898:	d903      	bls.n	80038a2 <DMA_CheckFifoParam+0xb6>
 800389a:	68bb      	ldr	r3, [r7, #8]
 800389c:	2b03      	cmp	r3, #3
 800389e:	d003      	beq.n	80038a8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80038a0:	e018      	b.n	80038d4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80038a2:	2301      	movs	r3, #1
 80038a4:	73fb      	strb	r3, [r7, #15]
      break;
 80038a6:	e015      	b.n	80038d4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038ac:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d00e      	beq.n	80038d2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80038b4:	2301      	movs	r3, #1
 80038b6:	73fb      	strb	r3, [r7, #15]
      break;
 80038b8:	e00b      	b.n	80038d2 <DMA_CheckFifoParam+0xe6>
      break;
 80038ba:	bf00      	nop
 80038bc:	e00a      	b.n	80038d4 <DMA_CheckFifoParam+0xe8>
      break;
 80038be:	bf00      	nop
 80038c0:	e008      	b.n	80038d4 <DMA_CheckFifoParam+0xe8>
      break;
 80038c2:	bf00      	nop
 80038c4:	e006      	b.n	80038d4 <DMA_CheckFifoParam+0xe8>
      break;
 80038c6:	bf00      	nop
 80038c8:	e004      	b.n	80038d4 <DMA_CheckFifoParam+0xe8>
      break;
 80038ca:	bf00      	nop
 80038cc:	e002      	b.n	80038d4 <DMA_CheckFifoParam+0xe8>
      break;   
 80038ce:	bf00      	nop
 80038d0:	e000      	b.n	80038d4 <DMA_CheckFifoParam+0xe8>
      break;
 80038d2:	bf00      	nop
    }
  } 
  
  return status; 
 80038d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80038d6:	4618      	mov	r0, r3
 80038d8:	3714      	adds	r7, #20
 80038da:	46bd      	mov	sp, r7
 80038dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e0:	4770      	bx	lr
 80038e2:	bf00      	nop

080038e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80038e4:	b480      	push	{r7}
 80038e6:	b089      	sub	sp, #36	@ 0x24
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
 80038ec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80038ee:	2300      	movs	r3, #0
 80038f0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80038f2:	2300      	movs	r3, #0
 80038f4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80038f6:	2300      	movs	r3, #0
 80038f8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80038fa:	2300      	movs	r3, #0
 80038fc:	61fb      	str	r3, [r7, #28]
 80038fe:	e159      	b.n	8003bb4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003900:	2201      	movs	r2, #1
 8003902:	69fb      	ldr	r3, [r7, #28]
 8003904:	fa02 f303 	lsl.w	r3, r2, r3
 8003908:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	697a      	ldr	r2, [r7, #20]
 8003910:	4013      	ands	r3, r2
 8003912:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003914:	693a      	ldr	r2, [r7, #16]
 8003916:	697b      	ldr	r3, [r7, #20]
 8003918:	429a      	cmp	r2, r3
 800391a:	f040 8148 	bne.w	8003bae <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	685b      	ldr	r3, [r3, #4]
 8003922:	f003 0303 	and.w	r3, r3, #3
 8003926:	2b01      	cmp	r3, #1
 8003928:	d005      	beq.n	8003936 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	685b      	ldr	r3, [r3, #4]
 800392e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003932:	2b02      	cmp	r3, #2
 8003934:	d130      	bne.n	8003998 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	689b      	ldr	r3, [r3, #8]
 800393a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800393c:	69fb      	ldr	r3, [r7, #28]
 800393e:	005b      	lsls	r3, r3, #1
 8003940:	2203      	movs	r2, #3
 8003942:	fa02 f303 	lsl.w	r3, r2, r3
 8003946:	43db      	mvns	r3, r3
 8003948:	69ba      	ldr	r2, [r7, #24]
 800394a:	4013      	ands	r3, r2
 800394c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800394e:	683b      	ldr	r3, [r7, #0]
 8003950:	68da      	ldr	r2, [r3, #12]
 8003952:	69fb      	ldr	r3, [r7, #28]
 8003954:	005b      	lsls	r3, r3, #1
 8003956:	fa02 f303 	lsl.w	r3, r2, r3
 800395a:	69ba      	ldr	r2, [r7, #24]
 800395c:	4313      	orrs	r3, r2
 800395e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	69ba      	ldr	r2, [r7, #24]
 8003964:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	685b      	ldr	r3, [r3, #4]
 800396a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800396c:	2201      	movs	r2, #1
 800396e:	69fb      	ldr	r3, [r7, #28]
 8003970:	fa02 f303 	lsl.w	r3, r2, r3
 8003974:	43db      	mvns	r3, r3
 8003976:	69ba      	ldr	r2, [r7, #24]
 8003978:	4013      	ands	r3, r2
 800397a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	685b      	ldr	r3, [r3, #4]
 8003980:	091b      	lsrs	r3, r3, #4
 8003982:	f003 0201 	and.w	r2, r3, #1
 8003986:	69fb      	ldr	r3, [r7, #28]
 8003988:	fa02 f303 	lsl.w	r3, r2, r3
 800398c:	69ba      	ldr	r2, [r7, #24]
 800398e:	4313      	orrs	r3, r2
 8003990:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	69ba      	ldr	r2, [r7, #24]
 8003996:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003998:	683b      	ldr	r3, [r7, #0]
 800399a:	685b      	ldr	r3, [r3, #4]
 800399c:	f003 0303 	and.w	r3, r3, #3
 80039a0:	2b03      	cmp	r3, #3
 80039a2:	d017      	beq.n	80039d4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	68db      	ldr	r3, [r3, #12]
 80039a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80039aa:	69fb      	ldr	r3, [r7, #28]
 80039ac:	005b      	lsls	r3, r3, #1
 80039ae:	2203      	movs	r2, #3
 80039b0:	fa02 f303 	lsl.w	r3, r2, r3
 80039b4:	43db      	mvns	r3, r3
 80039b6:	69ba      	ldr	r2, [r7, #24]
 80039b8:	4013      	ands	r3, r2
 80039ba:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	689a      	ldr	r2, [r3, #8]
 80039c0:	69fb      	ldr	r3, [r7, #28]
 80039c2:	005b      	lsls	r3, r3, #1
 80039c4:	fa02 f303 	lsl.w	r3, r2, r3
 80039c8:	69ba      	ldr	r2, [r7, #24]
 80039ca:	4313      	orrs	r3, r2
 80039cc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	69ba      	ldr	r2, [r7, #24]
 80039d2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	f003 0303 	and.w	r3, r3, #3
 80039dc:	2b02      	cmp	r3, #2
 80039de:	d123      	bne.n	8003a28 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80039e0:	69fb      	ldr	r3, [r7, #28]
 80039e2:	08da      	lsrs	r2, r3, #3
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	3208      	adds	r2, #8
 80039e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80039ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80039ee:	69fb      	ldr	r3, [r7, #28]
 80039f0:	f003 0307 	and.w	r3, r3, #7
 80039f4:	009b      	lsls	r3, r3, #2
 80039f6:	220f      	movs	r2, #15
 80039f8:	fa02 f303 	lsl.w	r3, r2, r3
 80039fc:	43db      	mvns	r3, r3
 80039fe:	69ba      	ldr	r2, [r7, #24]
 8003a00:	4013      	ands	r3, r2
 8003a02:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	691a      	ldr	r2, [r3, #16]
 8003a08:	69fb      	ldr	r3, [r7, #28]
 8003a0a:	f003 0307 	and.w	r3, r3, #7
 8003a0e:	009b      	lsls	r3, r3, #2
 8003a10:	fa02 f303 	lsl.w	r3, r2, r3
 8003a14:	69ba      	ldr	r2, [r7, #24]
 8003a16:	4313      	orrs	r3, r2
 8003a18:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003a1a:	69fb      	ldr	r3, [r7, #28]
 8003a1c:	08da      	lsrs	r2, r3, #3
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	3208      	adds	r2, #8
 8003a22:	69b9      	ldr	r1, [r7, #24]
 8003a24:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003a2e:	69fb      	ldr	r3, [r7, #28]
 8003a30:	005b      	lsls	r3, r3, #1
 8003a32:	2203      	movs	r2, #3
 8003a34:	fa02 f303 	lsl.w	r3, r2, r3
 8003a38:	43db      	mvns	r3, r3
 8003a3a:	69ba      	ldr	r2, [r7, #24]
 8003a3c:	4013      	ands	r3, r2
 8003a3e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	685b      	ldr	r3, [r3, #4]
 8003a44:	f003 0203 	and.w	r2, r3, #3
 8003a48:	69fb      	ldr	r3, [r7, #28]
 8003a4a:	005b      	lsls	r3, r3, #1
 8003a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a50:	69ba      	ldr	r2, [r7, #24]
 8003a52:	4313      	orrs	r3, r2
 8003a54:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	69ba      	ldr	r2, [r7, #24]
 8003a5a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	685b      	ldr	r3, [r3, #4]
 8003a60:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	f000 80a2 	beq.w	8003bae <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a6a:	2300      	movs	r3, #0
 8003a6c:	60fb      	str	r3, [r7, #12]
 8003a6e:	4b57      	ldr	r3, [pc, #348]	@ (8003bcc <HAL_GPIO_Init+0x2e8>)
 8003a70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a72:	4a56      	ldr	r2, [pc, #344]	@ (8003bcc <HAL_GPIO_Init+0x2e8>)
 8003a74:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003a78:	6453      	str	r3, [r2, #68]	@ 0x44
 8003a7a:	4b54      	ldr	r3, [pc, #336]	@ (8003bcc <HAL_GPIO_Init+0x2e8>)
 8003a7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a7e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003a82:	60fb      	str	r3, [r7, #12]
 8003a84:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003a86:	4a52      	ldr	r2, [pc, #328]	@ (8003bd0 <HAL_GPIO_Init+0x2ec>)
 8003a88:	69fb      	ldr	r3, [r7, #28]
 8003a8a:	089b      	lsrs	r3, r3, #2
 8003a8c:	3302      	adds	r3, #2
 8003a8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a92:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003a94:	69fb      	ldr	r3, [r7, #28]
 8003a96:	f003 0303 	and.w	r3, r3, #3
 8003a9a:	009b      	lsls	r3, r3, #2
 8003a9c:	220f      	movs	r2, #15
 8003a9e:	fa02 f303 	lsl.w	r3, r2, r3
 8003aa2:	43db      	mvns	r3, r3
 8003aa4:	69ba      	ldr	r2, [r7, #24]
 8003aa6:	4013      	ands	r3, r2
 8003aa8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	4a49      	ldr	r2, [pc, #292]	@ (8003bd4 <HAL_GPIO_Init+0x2f0>)
 8003aae:	4293      	cmp	r3, r2
 8003ab0:	d019      	beq.n	8003ae6 <HAL_GPIO_Init+0x202>
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	4a48      	ldr	r2, [pc, #288]	@ (8003bd8 <HAL_GPIO_Init+0x2f4>)
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d013      	beq.n	8003ae2 <HAL_GPIO_Init+0x1fe>
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	4a47      	ldr	r2, [pc, #284]	@ (8003bdc <HAL_GPIO_Init+0x2f8>)
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d00d      	beq.n	8003ade <HAL_GPIO_Init+0x1fa>
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	4a46      	ldr	r2, [pc, #280]	@ (8003be0 <HAL_GPIO_Init+0x2fc>)
 8003ac6:	4293      	cmp	r3, r2
 8003ac8:	d007      	beq.n	8003ada <HAL_GPIO_Init+0x1f6>
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	4a45      	ldr	r2, [pc, #276]	@ (8003be4 <HAL_GPIO_Init+0x300>)
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d101      	bne.n	8003ad6 <HAL_GPIO_Init+0x1f2>
 8003ad2:	2304      	movs	r3, #4
 8003ad4:	e008      	b.n	8003ae8 <HAL_GPIO_Init+0x204>
 8003ad6:	2307      	movs	r3, #7
 8003ad8:	e006      	b.n	8003ae8 <HAL_GPIO_Init+0x204>
 8003ada:	2303      	movs	r3, #3
 8003adc:	e004      	b.n	8003ae8 <HAL_GPIO_Init+0x204>
 8003ade:	2302      	movs	r3, #2
 8003ae0:	e002      	b.n	8003ae8 <HAL_GPIO_Init+0x204>
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	e000      	b.n	8003ae8 <HAL_GPIO_Init+0x204>
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	69fa      	ldr	r2, [r7, #28]
 8003aea:	f002 0203 	and.w	r2, r2, #3
 8003aee:	0092      	lsls	r2, r2, #2
 8003af0:	4093      	lsls	r3, r2
 8003af2:	69ba      	ldr	r2, [r7, #24]
 8003af4:	4313      	orrs	r3, r2
 8003af6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003af8:	4935      	ldr	r1, [pc, #212]	@ (8003bd0 <HAL_GPIO_Init+0x2ec>)
 8003afa:	69fb      	ldr	r3, [r7, #28]
 8003afc:	089b      	lsrs	r3, r3, #2
 8003afe:	3302      	adds	r3, #2
 8003b00:	69ba      	ldr	r2, [r7, #24]
 8003b02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003b06:	4b38      	ldr	r3, [pc, #224]	@ (8003be8 <HAL_GPIO_Init+0x304>)
 8003b08:	689b      	ldr	r3, [r3, #8]
 8003b0a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b0c:	693b      	ldr	r3, [r7, #16]
 8003b0e:	43db      	mvns	r3, r3
 8003b10:	69ba      	ldr	r2, [r7, #24]
 8003b12:	4013      	ands	r3, r2
 8003b14:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003b16:	683b      	ldr	r3, [r7, #0]
 8003b18:	685b      	ldr	r3, [r3, #4]
 8003b1a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d003      	beq.n	8003b2a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003b22:	69ba      	ldr	r2, [r7, #24]
 8003b24:	693b      	ldr	r3, [r7, #16]
 8003b26:	4313      	orrs	r3, r2
 8003b28:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003b2a:	4a2f      	ldr	r2, [pc, #188]	@ (8003be8 <HAL_GPIO_Init+0x304>)
 8003b2c:	69bb      	ldr	r3, [r7, #24]
 8003b2e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003b30:	4b2d      	ldr	r3, [pc, #180]	@ (8003be8 <HAL_GPIO_Init+0x304>)
 8003b32:	68db      	ldr	r3, [r3, #12]
 8003b34:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b36:	693b      	ldr	r3, [r7, #16]
 8003b38:	43db      	mvns	r3, r3
 8003b3a:	69ba      	ldr	r2, [r7, #24]
 8003b3c:	4013      	ands	r3, r2
 8003b3e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003b40:	683b      	ldr	r3, [r7, #0]
 8003b42:	685b      	ldr	r3, [r3, #4]
 8003b44:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d003      	beq.n	8003b54 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003b4c:	69ba      	ldr	r2, [r7, #24]
 8003b4e:	693b      	ldr	r3, [r7, #16]
 8003b50:	4313      	orrs	r3, r2
 8003b52:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003b54:	4a24      	ldr	r2, [pc, #144]	@ (8003be8 <HAL_GPIO_Init+0x304>)
 8003b56:	69bb      	ldr	r3, [r7, #24]
 8003b58:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003b5a:	4b23      	ldr	r3, [pc, #140]	@ (8003be8 <HAL_GPIO_Init+0x304>)
 8003b5c:	685b      	ldr	r3, [r3, #4]
 8003b5e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b60:	693b      	ldr	r3, [r7, #16]
 8003b62:	43db      	mvns	r3, r3
 8003b64:	69ba      	ldr	r2, [r7, #24]
 8003b66:	4013      	ands	r3, r2
 8003b68:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d003      	beq.n	8003b7e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003b76:	69ba      	ldr	r2, [r7, #24]
 8003b78:	693b      	ldr	r3, [r7, #16]
 8003b7a:	4313      	orrs	r3, r2
 8003b7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003b7e:	4a1a      	ldr	r2, [pc, #104]	@ (8003be8 <HAL_GPIO_Init+0x304>)
 8003b80:	69bb      	ldr	r3, [r7, #24]
 8003b82:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003b84:	4b18      	ldr	r3, [pc, #96]	@ (8003be8 <HAL_GPIO_Init+0x304>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b8a:	693b      	ldr	r3, [r7, #16]
 8003b8c:	43db      	mvns	r3, r3
 8003b8e:	69ba      	ldr	r2, [r7, #24]
 8003b90:	4013      	ands	r3, r2
 8003b92:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003b94:	683b      	ldr	r3, [r7, #0]
 8003b96:	685b      	ldr	r3, [r3, #4]
 8003b98:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d003      	beq.n	8003ba8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003ba0:	69ba      	ldr	r2, [r7, #24]
 8003ba2:	693b      	ldr	r3, [r7, #16]
 8003ba4:	4313      	orrs	r3, r2
 8003ba6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003ba8:	4a0f      	ldr	r2, [pc, #60]	@ (8003be8 <HAL_GPIO_Init+0x304>)
 8003baa:	69bb      	ldr	r3, [r7, #24]
 8003bac:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003bae:	69fb      	ldr	r3, [r7, #28]
 8003bb0:	3301      	adds	r3, #1
 8003bb2:	61fb      	str	r3, [r7, #28]
 8003bb4:	69fb      	ldr	r3, [r7, #28]
 8003bb6:	2b0f      	cmp	r3, #15
 8003bb8:	f67f aea2 	bls.w	8003900 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003bbc:	bf00      	nop
 8003bbe:	bf00      	nop
 8003bc0:	3724      	adds	r7, #36	@ 0x24
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc8:	4770      	bx	lr
 8003bca:	bf00      	nop
 8003bcc:	40023800 	.word	0x40023800
 8003bd0:	40013800 	.word	0x40013800
 8003bd4:	40020000 	.word	0x40020000
 8003bd8:	40020400 	.word	0x40020400
 8003bdc:	40020800 	.word	0x40020800
 8003be0:	40020c00 	.word	0x40020c00
 8003be4:	40021000 	.word	0x40021000
 8003be8:	40013c00 	.word	0x40013c00

08003bec <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003bec:	b480      	push	{r7}
 8003bee:	b087      	sub	sp, #28
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
 8003bf4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8003bfe:	2300      	movs	r3, #0
 8003c00:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003c02:	2300      	movs	r3, #0
 8003c04:	617b      	str	r3, [r7, #20]
 8003c06:	e0bb      	b.n	8003d80 <HAL_GPIO_DeInit+0x194>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003c08:	2201      	movs	r2, #1
 8003c0a:	697b      	ldr	r3, [r7, #20]
 8003c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c10:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8003c12:	683a      	ldr	r2, [r7, #0]
 8003c14:	693b      	ldr	r3, [r7, #16]
 8003c16:	4013      	ands	r3, r2
 8003c18:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8003c1a:	68fa      	ldr	r2, [r7, #12]
 8003c1c:	693b      	ldr	r3, [r7, #16]
 8003c1e:	429a      	cmp	r2, r3
 8003c20:	f040 80ab 	bne.w	8003d7a <HAL_GPIO_DeInit+0x18e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8003c24:	4a5c      	ldr	r2, [pc, #368]	@ (8003d98 <HAL_GPIO_DeInit+0x1ac>)
 8003c26:	697b      	ldr	r3, [r7, #20]
 8003c28:	089b      	lsrs	r3, r3, #2
 8003c2a:	3302      	adds	r3, #2
 8003c2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c30:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8003c32:	697b      	ldr	r3, [r7, #20]
 8003c34:	f003 0303 	and.w	r3, r3, #3
 8003c38:	009b      	lsls	r3, r3, #2
 8003c3a:	220f      	movs	r2, #15
 8003c3c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c40:	68ba      	ldr	r2, [r7, #8]
 8003c42:	4013      	ands	r3, r2
 8003c44:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	4a54      	ldr	r2, [pc, #336]	@ (8003d9c <HAL_GPIO_DeInit+0x1b0>)
 8003c4a:	4293      	cmp	r3, r2
 8003c4c:	d019      	beq.n	8003c82 <HAL_GPIO_DeInit+0x96>
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	4a53      	ldr	r2, [pc, #332]	@ (8003da0 <HAL_GPIO_DeInit+0x1b4>)
 8003c52:	4293      	cmp	r3, r2
 8003c54:	d013      	beq.n	8003c7e <HAL_GPIO_DeInit+0x92>
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	4a52      	ldr	r2, [pc, #328]	@ (8003da4 <HAL_GPIO_DeInit+0x1b8>)
 8003c5a:	4293      	cmp	r3, r2
 8003c5c:	d00d      	beq.n	8003c7a <HAL_GPIO_DeInit+0x8e>
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	4a51      	ldr	r2, [pc, #324]	@ (8003da8 <HAL_GPIO_DeInit+0x1bc>)
 8003c62:	4293      	cmp	r3, r2
 8003c64:	d007      	beq.n	8003c76 <HAL_GPIO_DeInit+0x8a>
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	4a50      	ldr	r2, [pc, #320]	@ (8003dac <HAL_GPIO_DeInit+0x1c0>)
 8003c6a:	4293      	cmp	r3, r2
 8003c6c:	d101      	bne.n	8003c72 <HAL_GPIO_DeInit+0x86>
 8003c6e:	2304      	movs	r3, #4
 8003c70:	e008      	b.n	8003c84 <HAL_GPIO_DeInit+0x98>
 8003c72:	2307      	movs	r3, #7
 8003c74:	e006      	b.n	8003c84 <HAL_GPIO_DeInit+0x98>
 8003c76:	2303      	movs	r3, #3
 8003c78:	e004      	b.n	8003c84 <HAL_GPIO_DeInit+0x98>
 8003c7a:	2302      	movs	r3, #2
 8003c7c:	e002      	b.n	8003c84 <HAL_GPIO_DeInit+0x98>
 8003c7e:	2301      	movs	r3, #1
 8003c80:	e000      	b.n	8003c84 <HAL_GPIO_DeInit+0x98>
 8003c82:	2300      	movs	r3, #0
 8003c84:	697a      	ldr	r2, [r7, #20]
 8003c86:	f002 0203 	and.w	r2, r2, #3
 8003c8a:	0092      	lsls	r2, r2, #2
 8003c8c:	4093      	lsls	r3, r2
 8003c8e:	68ba      	ldr	r2, [r7, #8]
 8003c90:	429a      	cmp	r2, r3
 8003c92:	d132      	bne.n	8003cfa <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8003c94:	4b46      	ldr	r3, [pc, #280]	@ (8003db0 <HAL_GPIO_DeInit+0x1c4>)
 8003c96:	681a      	ldr	r2, [r3, #0]
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	43db      	mvns	r3, r3
 8003c9c:	4944      	ldr	r1, [pc, #272]	@ (8003db0 <HAL_GPIO_DeInit+0x1c4>)
 8003c9e:	4013      	ands	r3, r2
 8003ca0:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8003ca2:	4b43      	ldr	r3, [pc, #268]	@ (8003db0 <HAL_GPIO_DeInit+0x1c4>)
 8003ca4:	685a      	ldr	r2, [r3, #4]
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	43db      	mvns	r3, r3
 8003caa:	4941      	ldr	r1, [pc, #260]	@ (8003db0 <HAL_GPIO_DeInit+0x1c4>)
 8003cac:	4013      	ands	r3, r2
 8003cae:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8003cb0:	4b3f      	ldr	r3, [pc, #252]	@ (8003db0 <HAL_GPIO_DeInit+0x1c4>)
 8003cb2:	68da      	ldr	r2, [r3, #12]
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	43db      	mvns	r3, r3
 8003cb8:	493d      	ldr	r1, [pc, #244]	@ (8003db0 <HAL_GPIO_DeInit+0x1c4>)
 8003cba:	4013      	ands	r3, r2
 8003cbc:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8003cbe:	4b3c      	ldr	r3, [pc, #240]	@ (8003db0 <HAL_GPIO_DeInit+0x1c4>)
 8003cc0:	689a      	ldr	r2, [r3, #8]
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	43db      	mvns	r3, r3
 8003cc6:	493a      	ldr	r1, [pc, #232]	@ (8003db0 <HAL_GPIO_DeInit+0x1c4>)
 8003cc8:	4013      	ands	r3, r2
 8003cca:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8003ccc:	697b      	ldr	r3, [r7, #20]
 8003cce:	f003 0303 	and.w	r3, r3, #3
 8003cd2:	009b      	lsls	r3, r3, #2
 8003cd4:	220f      	movs	r2, #15
 8003cd6:	fa02 f303 	lsl.w	r3, r2, r3
 8003cda:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8003cdc:	4a2e      	ldr	r2, [pc, #184]	@ (8003d98 <HAL_GPIO_DeInit+0x1ac>)
 8003cde:	697b      	ldr	r3, [r7, #20]
 8003ce0:	089b      	lsrs	r3, r3, #2
 8003ce2:	3302      	adds	r3, #2
 8003ce4:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003ce8:	68bb      	ldr	r3, [r7, #8]
 8003cea:	43da      	mvns	r2, r3
 8003cec:	482a      	ldr	r0, [pc, #168]	@ (8003d98 <HAL_GPIO_DeInit+0x1ac>)
 8003cee:	697b      	ldr	r3, [r7, #20]
 8003cf0:	089b      	lsrs	r3, r3, #2
 8003cf2:	400a      	ands	r2, r1
 8003cf4:	3302      	adds	r3, #2
 8003cf6:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681a      	ldr	r2, [r3, #0]
 8003cfe:	697b      	ldr	r3, [r7, #20]
 8003d00:	005b      	lsls	r3, r3, #1
 8003d02:	2103      	movs	r1, #3
 8003d04:	fa01 f303 	lsl.w	r3, r1, r3
 8003d08:	43db      	mvns	r3, r3
 8003d0a:	401a      	ands	r2, r3
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003d10:	697b      	ldr	r3, [r7, #20]
 8003d12:	08da      	lsrs	r2, r3, #3
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	3208      	adds	r2, #8
 8003d18:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003d1c:	697b      	ldr	r3, [r7, #20]
 8003d1e:	f003 0307 	and.w	r3, r3, #7
 8003d22:	009b      	lsls	r3, r3, #2
 8003d24:	220f      	movs	r2, #15
 8003d26:	fa02 f303 	lsl.w	r3, r2, r3
 8003d2a:	43db      	mvns	r3, r3
 8003d2c:	697a      	ldr	r2, [r7, #20]
 8003d2e:	08d2      	lsrs	r2, r2, #3
 8003d30:	4019      	ands	r1, r3
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	3208      	adds	r2, #8
 8003d36:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	68da      	ldr	r2, [r3, #12]
 8003d3e:	697b      	ldr	r3, [r7, #20]
 8003d40:	005b      	lsls	r3, r3, #1
 8003d42:	2103      	movs	r1, #3
 8003d44:	fa01 f303 	lsl.w	r3, r1, r3
 8003d48:	43db      	mvns	r3, r3
 8003d4a:	401a      	ands	r2, r3
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	685a      	ldr	r2, [r3, #4]
 8003d54:	2101      	movs	r1, #1
 8003d56:	697b      	ldr	r3, [r7, #20]
 8003d58:	fa01 f303 	lsl.w	r3, r1, r3
 8003d5c:	43db      	mvns	r3, r3
 8003d5e:	401a      	ands	r2, r3
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	689a      	ldr	r2, [r3, #8]
 8003d68:	697b      	ldr	r3, [r7, #20]
 8003d6a:	005b      	lsls	r3, r3, #1
 8003d6c:	2103      	movs	r1, #3
 8003d6e:	fa01 f303 	lsl.w	r3, r1, r3
 8003d72:	43db      	mvns	r3, r3
 8003d74:	401a      	ands	r2, r3
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003d7a:	697b      	ldr	r3, [r7, #20]
 8003d7c:	3301      	adds	r3, #1
 8003d7e:	617b      	str	r3, [r7, #20]
 8003d80:	697b      	ldr	r3, [r7, #20]
 8003d82:	2b0f      	cmp	r3, #15
 8003d84:	f67f af40 	bls.w	8003c08 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8003d88:	bf00      	nop
 8003d8a:	bf00      	nop
 8003d8c:	371c      	adds	r7, #28
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d94:	4770      	bx	lr
 8003d96:	bf00      	nop
 8003d98:	40013800 	.word	0x40013800
 8003d9c:	40020000 	.word	0x40020000
 8003da0:	40020400 	.word	0x40020400
 8003da4:	40020800 	.word	0x40020800
 8003da8:	40020c00 	.word	0x40020c00
 8003dac:	40021000 	.word	0x40021000
 8003db0:	40013c00 	.word	0x40013c00

08003db4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003db4:	b480      	push	{r7}
 8003db6:	b083      	sub	sp, #12
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
 8003dbc:	460b      	mov	r3, r1
 8003dbe:	807b      	strh	r3, [r7, #2]
 8003dc0:	4613      	mov	r3, r2
 8003dc2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003dc4:	787b      	ldrb	r3, [r7, #1]
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d003      	beq.n	8003dd2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003dca:	887a      	ldrh	r2, [r7, #2]
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003dd0:	e003      	b.n	8003dda <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003dd2:	887b      	ldrh	r3, [r7, #2]
 8003dd4:	041a      	lsls	r2, r3, #16
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	619a      	str	r2, [r3, #24]
}
 8003dda:	bf00      	nop
 8003ddc:	370c      	adds	r7, #12
 8003dde:	46bd      	mov	sp, r7
 8003de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de4:	4770      	bx	lr
	...

08003de8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b084      	sub	sp, #16
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d101      	bne.n	8003dfa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003df6:	2301      	movs	r3, #1
 8003df8:	e12b      	b.n	8004052 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e00:	b2db      	uxtb	r3, r3
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d106      	bne.n	8003e14 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2200      	movs	r2, #0
 8003e0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003e0e:	6878      	ldr	r0, [r7, #4]
 8003e10:	f7fd fe76 	bl	8001b00 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2224      	movs	r2, #36	@ 0x24
 8003e18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	681a      	ldr	r2, [r3, #0]
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f022 0201 	bic.w	r2, r2, #1
 8003e2a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	681a      	ldr	r2, [r3, #0]
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003e3a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	681a      	ldr	r2, [r3, #0]
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003e4a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003e4c:	f001 fc50 	bl	80056f0 <HAL_RCC_GetPCLK1Freq>
 8003e50:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	685b      	ldr	r3, [r3, #4]
 8003e56:	4a81      	ldr	r2, [pc, #516]	@ (800405c <HAL_I2C_Init+0x274>)
 8003e58:	4293      	cmp	r3, r2
 8003e5a:	d807      	bhi.n	8003e6c <HAL_I2C_Init+0x84>
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	4a80      	ldr	r2, [pc, #512]	@ (8004060 <HAL_I2C_Init+0x278>)
 8003e60:	4293      	cmp	r3, r2
 8003e62:	bf94      	ite	ls
 8003e64:	2301      	movls	r3, #1
 8003e66:	2300      	movhi	r3, #0
 8003e68:	b2db      	uxtb	r3, r3
 8003e6a:	e006      	b.n	8003e7a <HAL_I2C_Init+0x92>
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	4a7d      	ldr	r2, [pc, #500]	@ (8004064 <HAL_I2C_Init+0x27c>)
 8003e70:	4293      	cmp	r3, r2
 8003e72:	bf94      	ite	ls
 8003e74:	2301      	movls	r3, #1
 8003e76:	2300      	movhi	r3, #0
 8003e78:	b2db      	uxtb	r3, r3
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d001      	beq.n	8003e82 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003e7e:	2301      	movs	r3, #1
 8003e80:	e0e7      	b.n	8004052 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	4a78      	ldr	r2, [pc, #480]	@ (8004068 <HAL_I2C_Init+0x280>)
 8003e86:	fba2 2303 	umull	r2, r3, r2, r3
 8003e8a:	0c9b      	lsrs	r3, r3, #18
 8003e8c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	685b      	ldr	r3, [r3, #4]
 8003e94:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	68ba      	ldr	r2, [r7, #8]
 8003e9e:	430a      	orrs	r2, r1
 8003ea0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	6a1b      	ldr	r3, [r3, #32]
 8003ea8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	685b      	ldr	r3, [r3, #4]
 8003eb0:	4a6a      	ldr	r2, [pc, #424]	@ (800405c <HAL_I2C_Init+0x274>)
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	d802      	bhi.n	8003ebc <HAL_I2C_Init+0xd4>
 8003eb6:	68bb      	ldr	r3, [r7, #8]
 8003eb8:	3301      	adds	r3, #1
 8003eba:	e009      	b.n	8003ed0 <HAL_I2C_Init+0xe8>
 8003ebc:	68bb      	ldr	r3, [r7, #8]
 8003ebe:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003ec2:	fb02 f303 	mul.w	r3, r2, r3
 8003ec6:	4a69      	ldr	r2, [pc, #420]	@ (800406c <HAL_I2C_Init+0x284>)
 8003ec8:	fba2 2303 	umull	r2, r3, r2, r3
 8003ecc:	099b      	lsrs	r3, r3, #6
 8003ece:	3301      	adds	r3, #1
 8003ed0:	687a      	ldr	r2, [r7, #4]
 8003ed2:	6812      	ldr	r2, [r2, #0]
 8003ed4:	430b      	orrs	r3, r1
 8003ed6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	69db      	ldr	r3, [r3, #28]
 8003ede:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003ee2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	685b      	ldr	r3, [r3, #4]
 8003eea:	495c      	ldr	r1, [pc, #368]	@ (800405c <HAL_I2C_Init+0x274>)
 8003eec:	428b      	cmp	r3, r1
 8003eee:	d819      	bhi.n	8003f24 <HAL_I2C_Init+0x13c>
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	1e59      	subs	r1, r3, #1
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	685b      	ldr	r3, [r3, #4]
 8003ef8:	005b      	lsls	r3, r3, #1
 8003efa:	fbb1 f3f3 	udiv	r3, r1, r3
 8003efe:	1c59      	adds	r1, r3, #1
 8003f00:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003f04:	400b      	ands	r3, r1
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d00a      	beq.n	8003f20 <HAL_I2C_Init+0x138>
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	1e59      	subs	r1, r3, #1
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	685b      	ldr	r3, [r3, #4]
 8003f12:	005b      	lsls	r3, r3, #1
 8003f14:	fbb1 f3f3 	udiv	r3, r1, r3
 8003f18:	3301      	adds	r3, #1
 8003f1a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f1e:	e051      	b.n	8003fc4 <HAL_I2C_Init+0x1dc>
 8003f20:	2304      	movs	r3, #4
 8003f22:	e04f      	b.n	8003fc4 <HAL_I2C_Init+0x1dc>
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	689b      	ldr	r3, [r3, #8]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d111      	bne.n	8003f50 <HAL_I2C_Init+0x168>
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	1e58      	subs	r0, r3, #1
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	6859      	ldr	r1, [r3, #4]
 8003f34:	460b      	mov	r3, r1
 8003f36:	005b      	lsls	r3, r3, #1
 8003f38:	440b      	add	r3, r1
 8003f3a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f3e:	3301      	adds	r3, #1
 8003f40:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	bf0c      	ite	eq
 8003f48:	2301      	moveq	r3, #1
 8003f4a:	2300      	movne	r3, #0
 8003f4c:	b2db      	uxtb	r3, r3
 8003f4e:	e012      	b.n	8003f76 <HAL_I2C_Init+0x18e>
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	1e58      	subs	r0, r3, #1
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	6859      	ldr	r1, [r3, #4]
 8003f58:	460b      	mov	r3, r1
 8003f5a:	009b      	lsls	r3, r3, #2
 8003f5c:	440b      	add	r3, r1
 8003f5e:	0099      	lsls	r1, r3, #2
 8003f60:	440b      	add	r3, r1
 8003f62:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f66:	3301      	adds	r3, #1
 8003f68:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	bf0c      	ite	eq
 8003f70:	2301      	moveq	r3, #1
 8003f72:	2300      	movne	r3, #0
 8003f74:	b2db      	uxtb	r3, r3
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d001      	beq.n	8003f7e <HAL_I2C_Init+0x196>
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	e022      	b.n	8003fc4 <HAL_I2C_Init+0x1dc>
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	689b      	ldr	r3, [r3, #8]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d10e      	bne.n	8003fa4 <HAL_I2C_Init+0x1bc>
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	1e58      	subs	r0, r3, #1
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	6859      	ldr	r1, [r3, #4]
 8003f8e:	460b      	mov	r3, r1
 8003f90:	005b      	lsls	r3, r3, #1
 8003f92:	440b      	add	r3, r1
 8003f94:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f98:	3301      	adds	r3, #1
 8003f9a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f9e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003fa2:	e00f      	b.n	8003fc4 <HAL_I2C_Init+0x1dc>
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	1e58      	subs	r0, r3, #1
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6859      	ldr	r1, [r3, #4]
 8003fac:	460b      	mov	r3, r1
 8003fae:	009b      	lsls	r3, r3, #2
 8003fb0:	440b      	add	r3, r1
 8003fb2:	0099      	lsls	r1, r3, #2
 8003fb4:	440b      	add	r3, r1
 8003fb6:	fbb0 f3f3 	udiv	r3, r0, r3
 8003fba:	3301      	adds	r3, #1
 8003fbc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003fc0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003fc4:	6879      	ldr	r1, [r7, #4]
 8003fc6:	6809      	ldr	r1, [r1, #0]
 8003fc8:	4313      	orrs	r3, r2
 8003fca:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	69da      	ldr	r2, [r3, #28]
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6a1b      	ldr	r3, [r3, #32]
 8003fde:	431a      	orrs	r2, r3
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	430a      	orrs	r2, r1
 8003fe6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	689b      	ldr	r3, [r3, #8]
 8003fee:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003ff2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003ff6:	687a      	ldr	r2, [r7, #4]
 8003ff8:	6911      	ldr	r1, [r2, #16]
 8003ffa:	687a      	ldr	r2, [r7, #4]
 8003ffc:	68d2      	ldr	r2, [r2, #12]
 8003ffe:	4311      	orrs	r1, r2
 8004000:	687a      	ldr	r2, [r7, #4]
 8004002:	6812      	ldr	r2, [r2, #0]
 8004004:	430b      	orrs	r3, r1
 8004006:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	68db      	ldr	r3, [r3, #12]
 800400e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	695a      	ldr	r2, [r3, #20]
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	699b      	ldr	r3, [r3, #24]
 800401a:	431a      	orrs	r2, r3
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	430a      	orrs	r2, r1
 8004022:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	681a      	ldr	r2, [r3, #0]
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f042 0201 	orr.w	r2, r2, #1
 8004032:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2200      	movs	r2, #0
 8004038:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	2220      	movs	r2, #32
 800403e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2200      	movs	r2, #0
 8004046:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2200      	movs	r2, #0
 800404c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004050:	2300      	movs	r3, #0
}
 8004052:	4618      	mov	r0, r3
 8004054:	3710      	adds	r7, #16
 8004056:	46bd      	mov	sp, r7
 8004058:	bd80      	pop	{r7, pc}
 800405a:	bf00      	nop
 800405c:	000186a0 	.word	0x000186a0
 8004060:	001e847f 	.word	0x001e847f
 8004064:	003d08ff 	.word	0x003d08ff
 8004068:	431bde83 	.word	0x431bde83
 800406c:	10624dd3 	.word	0x10624dd3

08004070 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8004070:	b580      	push	{r7, lr}
 8004072:	b082      	sub	sp, #8
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2b00      	cmp	r3, #0
 800407c:	d101      	bne.n	8004082 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800407e:	2301      	movs	r3, #1
 8004080:	e021      	b.n	80040c6 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	2224      	movs	r2, #36	@ 0x24
 8004086:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	681a      	ldr	r2, [r3, #0]
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f022 0201 	bic.w	r2, r2, #1
 8004098:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800409a:	6878      	ldr	r0, [r7, #4]
 800409c:	f7fd fd78 	bl	8001b90 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2200      	movs	r2, #0
 80040a4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2200      	movs	r2, #0
 80040aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2200      	movs	r2, #0
 80040b2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2200      	movs	r2, #0
 80040b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2200      	movs	r2, #0
 80040c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80040c4:	2300      	movs	r3, #0
}
 80040c6:	4618      	mov	r0, r3
 80040c8:	3708      	adds	r7, #8
 80040ca:	46bd      	mov	sp, r7
 80040cc:	bd80      	pop	{r7, pc}
	...

080040d0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b088      	sub	sp, #32
 80040d4:	af02      	add	r7, sp, #8
 80040d6:	60f8      	str	r0, [r7, #12]
 80040d8:	4608      	mov	r0, r1
 80040da:	4611      	mov	r1, r2
 80040dc:	461a      	mov	r2, r3
 80040de:	4603      	mov	r3, r0
 80040e0:	817b      	strh	r3, [r7, #10]
 80040e2:	460b      	mov	r3, r1
 80040e4:	813b      	strh	r3, [r7, #8]
 80040e6:	4613      	mov	r3, r2
 80040e8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80040ea:	f7fe feb7 	bl	8002e5c <HAL_GetTick>
 80040ee:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80040f6:	b2db      	uxtb	r3, r3
 80040f8:	2b20      	cmp	r3, #32
 80040fa:	f040 80d9 	bne.w	80042b0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80040fe:	697b      	ldr	r3, [r7, #20]
 8004100:	9300      	str	r3, [sp, #0]
 8004102:	2319      	movs	r3, #25
 8004104:	2201      	movs	r2, #1
 8004106:	496d      	ldr	r1, [pc, #436]	@ (80042bc <HAL_I2C_Mem_Write+0x1ec>)
 8004108:	68f8      	ldr	r0, [r7, #12]
 800410a:	f000 fc8b 	bl	8004a24 <I2C_WaitOnFlagUntilTimeout>
 800410e:	4603      	mov	r3, r0
 8004110:	2b00      	cmp	r3, #0
 8004112:	d001      	beq.n	8004118 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004114:	2302      	movs	r3, #2
 8004116:	e0cc      	b.n	80042b2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800411e:	2b01      	cmp	r3, #1
 8004120:	d101      	bne.n	8004126 <HAL_I2C_Mem_Write+0x56>
 8004122:	2302      	movs	r3, #2
 8004124:	e0c5      	b.n	80042b2 <HAL_I2C_Mem_Write+0x1e2>
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	2201      	movs	r2, #1
 800412a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f003 0301 	and.w	r3, r3, #1
 8004138:	2b01      	cmp	r3, #1
 800413a:	d007      	beq.n	800414c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	681a      	ldr	r2, [r3, #0]
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f042 0201 	orr.w	r2, r2, #1
 800414a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	681a      	ldr	r2, [r3, #0]
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800415a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	2221      	movs	r2, #33	@ 0x21
 8004160:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	2240      	movs	r2, #64	@ 0x40
 8004168:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	2200      	movs	r2, #0
 8004170:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	6a3a      	ldr	r2, [r7, #32]
 8004176:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800417c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004182:	b29a      	uxth	r2, r3
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	4a4d      	ldr	r2, [pc, #308]	@ (80042c0 <HAL_I2C_Mem_Write+0x1f0>)
 800418c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800418e:	88f8      	ldrh	r0, [r7, #6]
 8004190:	893a      	ldrh	r2, [r7, #8]
 8004192:	8979      	ldrh	r1, [r7, #10]
 8004194:	697b      	ldr	r3, [r7, #20]
 8004196:	9301      	str	r3, [sp, #4]
 8004198:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800419a:	9300      	str	r3, [sp, #0]
 800419c:	4603      	mov	r3, r0
 800419e:	68f8      	ldr	r0, [r7, #12]
 80041a0:	f000 fac2 	bl	8004728 <I2C_RequestMemoryWrite>
 80041a4:	4603      	mov	r3, r0
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d052      	beq.n	8004250 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80041aa:	2301      	movs	r3, #1
 80041ac:	e081      	b.n	80042b2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80041ae:	697a      	ldr	r2, [r7, #20]
 80041b0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80041b2:	68f8      	ldr	r0, [r7, #12]
 80041b4:	f000 fd50 	bl	8004c58 <I2C_WaitOnTXEFlagUntilTimeout>
 80041b8:	4603      	mov	r3, r0
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d00d      	beq.n	80041da <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041c2:	2b04      	cmp	r3, #4
 80041c4:	d107      	bne.n	80041d6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	681a      	ldr	r2, [r3, #0]
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80041d4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80041d6:	2301      	movs	r3, #1
 80041d8:	e06b      	b.n	80042b2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041de:	781a      	ldrb	r2, [r3, #0]
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041ea:	1c5a      	adds	r2, r3, #1
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041f4:	3b01      	subs	r3, #1
 80041f6:	b29a      	uxth	r2, r3
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004200:	b29b      	uxth	r3, r3
 8004202:	3b01      	subs	r3, #1
 8004204:	b29a      	uxth	r2, r3
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	695b      	ldr	r3, [r3, #20]
 8004210:	f003 0304 	and.w	r3, r3, #4
 8004214:	2b04      	cmp	r3, #4
 8004216:	d11b      	bne.n	8004250 <HAL_I2C_Mem_Write+0x180>
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800421c:	2b00      	cmp	r3, #0
 800421e:	d017      	beq.n	8004250 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004224:	781a      	ldrb	r2, [r3, #0]
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004230:	1c5a      	adds	r2, r3, #1
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800423a:	3b01      	subs	r3, #1
 800423c:	b29a      	uxth	r2, r3
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004246:	b29b      	uxth	r3, r3
 8004248:	3b01      	subs	r3, #1
 800424a:	b29a      	uxth	r2, r3
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004254:	2b00      	cmp	r3, #0
 8004256:	d1aa      	bne.n	80041ae <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004258:	697a      	ldr	r2, [r7, #20]
 800425a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800425c:	68f8      	ldr	r0, [r7, #12]
 800425e:	f000 fd43 	bl	8004ce8 <I2C_WaitOnBTFFlagUntilTimeout>
 8004262:	4603      	mov	r3, r0
 8004264:	2b00      	cmp	r3, #0
 8004266:	d00d      	beq.n	8004284 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800426c:	2b04      	cmp	r3, #4
 800426e:	d107      	bne.n	8004280 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	681a      	ldr	r2, [r3, #0]
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800427e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004280:	2301      	movs	r3, #1
 8004282:	e016      	b.n	80042b2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	681a      	ldr	r2, [r3, #0]
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004292:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	2220      	movs	r2, #32
 8004298:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	2200      	movs	r2, #0
 80042a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	2200      	movs	r2, #0
 80042a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80042ac:	2300      	movs	r3, #0
 80042ae:	e000      	b.n	80042b2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80042b0:	2302      	movs	r3, #2
  }
}
 80042b2:	4618      	mov	r0, r3
 80042b4:	3718      	adds	r7, #24
 80042b6:	46bd      	mov	sp, r7
 80042b8:	bd80      	pop	{r7, pc}
 80042ba:	bf00      	nop
 80042bc:	00100002 	.word	0x00100002
 80042c0:	ffff0000 	.word	0xffff0000

080042c4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b08c      	sub	sp, #48	@ 0x30
 80042c8:	af02      	add	r7, sp, #8
 80042ca:	60f8      	str	r0, [r7, #12]
 80042cc:	4608      	mov	r0, r1
 80042ce:	4611      	mov	r1, r2
 80042d0:	461a      	mov	r2, r3
 80042d2:	4603      	mov	r3, r0
 80042d4:	817b      	strh	r3, [r7, #10]
 80042d6:	460b      	mov	r3, r1
 80042d8:	813b      	strh	r3, [r7, #8]
 80042da:	4613      	mov	r3, r2
 80042dc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80042de:	f7fe fdbd 	bl	8002e5c <HAL_GetTick>
 80042e2:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042ea:	b2db      	uxtb	r3, r3
 80042ec:	2b20      	cmp	r3, #32
 80042ee:	f040 8214 	bne.w	800471a <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80042f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042f4:	9300      	str	r3, [sp, #0]
 80042f6:	2319      	movs	r3, #25
 80042f8:	2201      	movs	r2, #1
 80042fa:	497b      	ldr	r1, [pc, #492]	@ (80044e8 <HAL_I2C_Mem_Read+0x224>)
 80042fc:	68f8      	ldr	r0, [r7, #12]
 80042fe:	f000 fb91 	bl	8004a24 <I2C_WaitOnFlagUntilTimeout>
 8004302:	4603      	mov	r3, r0
 8004304:	2b00      	cmp	r3, #0
 8004306:	d001      	beq.n	800430c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004308:	2302      	movs	r3, #2
 800430a:	e207      	b.n	800471c <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004312:	2b01      	cmp	r3, #1
 8004314:	d101      	bne.n	800431a <HAL_I2C_Mem_Read+0x56>
 8004316:	2302      	movs	r3, #2
 8004318:	e200      	b.n	800471c <HAL_I2C_Mem_Read+0x458>
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	2201      	movs	r2, #1
 800431e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f003 0301 	and.w	r3, r3, #1
 800432c:	2b01      	cmp	r3, #1
 800432e:	d007      	beq.n	8004340 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	681a      	ldr	r2, [r3, #0]
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f042 0201 	orr.w	r2, r2, #1
 800433e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	681a      	ldr	r2, [r3, #0]
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800434e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	2222      	movs	r2, #34	@ 0x22
 8004354:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	2240      	movs	r2, #64	@ 0x40
 800435c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	2200      	movs	r2, #0
 8004364:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800436a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8004370:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004376:	b29a      	uxth	r2, r3
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	4a5b      	ldr	r2, [pc, #364]	@ (80044ec <HAL_I2C_Mem_Read+0x228>)
 8004380:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004382:	88f8      	ldrh	r0, [r7, #6]
 8004384:	893a      	ldrh	r2, [r7, #8]
 8004386:	8979      	ldrh	r1, [r7, #10]
 8004388:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800438a:	9301      	str	r3, [sp, #4]
 800438c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800438e:	9300      	str	r3, [sp, #0]
 8004390:	4603      	mov	r3, r0
 8004392:	68f8      	ldr	r0, [r7, #12]
 8004394:	f000 fa5e 	bl	8004854 <I2C_RequestMemoryRead>
 8004398:	4603      	mov	r3, r0
 800439a:	2b00      	cmp	r3, #0
 800439c:	d001      	beq.n	80043a2 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800439e:	2301      	movs	r3, #1
 80043a0:	e1bc      	b.n	800471c <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d113      	bne.n	80043d2 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80043aa:	2300      	movs	r3, #0
 80043ac:	623b      	str	r3, [r7, #32]
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	695b      	ldr	r3, [r3, #20]
 80043b4:	623b      	str	r3, [r7, #32]
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	699b      	ldr	r3, [r3, #24]
 80043bc:	623b      	str	r3, [r7, #32]
 80043be:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	681a      	ldr	r2, [r3, #0]
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80043ce:	601a      	str	r2, [r3, #0]
 80043d0:	e190      	b.n	80046f4 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043d6:	2b01      	cmp	r3, #1
 80043d8:	d11b      	bne.n	8004412 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	681a      	ldr	r2, [r3, #0]
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80043e8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80043ea:	2300      	movs	r3, #0
 80043ec:	61fb      	str	r3, [r7, #28]
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	695b      	ldr	r3, [r3, #20]
 80043f4:	61fb      	str	r3, [r7, #28]
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	699b      	ldr	r3, [r3, #24]
 80043fc:	61fb      	str	r3, [r7, #28]
 80043fe:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	681a      	ldr	r2, [r3, #0]
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800440e:	601a      	str	r2, [r3, #0]
 8004410:	e170      	b.n	80046f4 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004416:	2b02      	cmp	r3, #2
 8004418:	d11b      	bne.n	8004452 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	681a      	ldr	r2, [r3, #0]
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004428:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	681a      	ldr	r2, [r3, #0]
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004438:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800443a:	2300      	movs	r3, #0
 800443c:	61bb      	str	r3, [r7, #24]
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	695b      	ldr	r3, [r3, #20]
 8004444:	61bb      	str	r3, [r7, #24]
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	699b      	ldr	r3, [r3, #24]
 800444c:	61bb      	str	r3, [r7, #24]
 800444e:	69bb      	ldr	r3, [r7, #24]
 8004450:	e150      	b.n	80046f4 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004452:	2300      	movs	r3, #0
 8004454:	617b      	str	r3, [r7, #20]
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	695b      	ldr	r3, [r3, #20]
 800445c:	617b      	str	r3, [r7, #20]
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	699b      	ldr	r3, [r3, #24]
 8004464:	617b      	str	r3, [r7, #20]
 8004466:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004468:	e144      	b.n	80046f4 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800446e:	2b03      	cmp	r3, #3
 8004470:	f200 80f1 	bhi.w	8004656 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004478:	2b01      	cmp	r3, #1
 800447a:	d123      	bne.n	80044c4 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800447c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800447e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004480:	68f8      	ldr	r0, [r7, #12]
 8004482:	f000 fc79 	bl	8004d78 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004486:	4603      	mov	r3, r0
 8004488:	2b00      	cmp	r3, #0
 800448a:	d001      	beq.n	8004490 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800448c:	2301      	movs	r3, #1
 800448e:	e145      	b.n	800471c <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	691a      	ldr	r2, [r3, #16]
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800449a:	b2d2      	uxtb	r2, r2
 800449c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044a2:	1c5a      	adds	r2, r3, #1
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044ac:	3b01      	subs	r3, #1
 80044ae:	b29a      	uxth	r2, r3
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044b8:	b29b      	uxth	r3, r3
 80044ba:	3b01      	subs	r3, #1
 80044bc:	b29a      	uxth	r2, r3
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80044c2:	e117      	b.n	80046f4 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044c8:	2b02      	cmp	r3, #2
 80044ca:	d14e      	bne.n	800456a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80044cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044ce:	9300      	str	r3, [sp, #0]
 80044d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044d2:	2200      	movs	r2, #0
 80044d4:	4906      	ldr	r1, [pc, #24]	@ (80044f0 <HAL_I2C_Mem_Read+0x22c>)
 80044d6:	68f8      	ldr	r0, [r7, #12]
 80044d8:	f000 faa4 	bl	8004a24 <I2C_WaitOnFlagUntilTimeout>
 80044dc:	4603      	mov	r3, r0
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d008      	beq.n	80044f4 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80044e2:	2301      	movs	r3, #1
 80044e4:	e11a      	b.n	800471c <HAL_I2C_Mem_Read+0x458>
 80044e6:	bf00      	nop
 80044e8:	00100002 	.word	0x00100002
 80044ec:	ffff0000 	.word	0xffff0000
 80044f0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	681a      	ldr	r2, [r3, #0]
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004502:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	691a      	ldr	r2, [r3, #16]
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800450e:	b2d2      	uxtb	r2, r2
 8004510:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004516:	1c5a      	adds	r2, r3, #1
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004520:	3b01      	subs	r3, #1
 8004522:	b29a      	uxth	r2, r3
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800452c:	b29b      	uxth	r3, r3
 800452e:	3b01      	subs	r3, #1
 8004530:	b29a      	uxth	r2, r3
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	691a      	ldr	r2, [r3, #16]
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004540:	b2d2      	uxtb	r2, r2
 8004542:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004548:	1c5a      	adds	r2, r3, #1
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004552:	3b01      	subs	r3, #1
 8004554:	b29a      	uxth	r2, r3
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800455e:	b29b      	uxth	r3, r3
 8004560:	3b01      	subs	r3, #1
 8004562:	b29a      	uxth	r2, r3
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004568:	e0c4      	b.n	80046f4 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800456a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800456c:	9300      	str	r3, [sp, #0]
 800456e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004570:	2200      	movs	r2, #0
 8004572:	496c      	ldr	r1, [pc, #432]	@ (8004724 <HAL_I2C_Mem_Read+0x460>)
 8004574:	68f8      	ldr	r0, [r7, #12]
 8004576:	f000 fa55 	bl	8004a24 <I2C_WaitOnFlagUntilTimeout>
 800457a:	4603      	mov	r3, r0
 800457c:	2b00      	cmp	r3, #0
 800457e:	d001      	beq.n	8004584 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004580:	2301      	movs	r3, #1
 8004582:	e0cb      	b.n	800471c <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	681a      	ldr	r2, [r3, #0]
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004592:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	691a      	ldr	r2, [r3, #16]
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800459e:	b2d2      	uxtb	r2, r2
 80045a0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045a6:	1c5a      	adds	r2, r3, #1
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045b0:	3b01      	subs	r3, #1
 80045b2:	b29a      	uxth	r2, r3
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045bc:	b29b      	uxth	r3, r3
 80045be:	3b01      	subs	r3, #1
 80045c0:	b29a      	uxth	r2, r3
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80045c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045c8:	9300      	str	r3, [sp, #0]
 80045ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045cc:	2200      	movs	r2, #0
 80045ce:	4955      	ldr	r1, [pc, #340]	@ (8004724 <HAL_I2C_Mem_Read+0x460>)
 80045d0:	68f8      	ldr	r0, [r7, #12]
 80045d2:	f000 fa27 	bl	8004a24 <I2C_WaitOnFlagUntilTimeout>
 80045d6:	4603      	mov	r3, r0
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d001      	beq.n	80045e0 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80045dc:	2301      	movs	r3, #1
 80045de:	e09d      	b.n	800471c <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	681a      	ldr	r2, [r3, #0]
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80045ee:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	691a      	ldr	r2, [r3, #16]
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045fa:	b2d2      	uxtb	r2, r2
 80045fc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004602:	1c5a      	adds	r2, r3, #1
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800460c:	3b01      	subs	r3, #1
 800460e:	b29a      	uxth	r2, r3
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004618:	b29b      	uxth	r3, r3
 800461a:	3b01      	subs	r3, #1
 800461c:	b29a      	uxth	r2, r3
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	691a      	ldr	r2, [r3, #16]
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800462c:	b2d2      	uxtb	r2, r2
 800462e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004634:	1c5a      	adds	r2, r3, #1
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800463e:	3b01      	subs	r3, #1
 8004640:	b29a      	uxth	r2, r3
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800464a:	b29b      	uxth	r3, r3
 800464c:	3b01      	subs	r3, #1
 800464e:	b29a      	uxth	r2, r3
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004654:	e04e      	b.n	80046f4 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004656:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004658:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800465a:	68f8      	ldr	r0, [r7, #12]
 800465c:	f000 fb8c 	bl	8004d78 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004660:	4603      	mov	r3, r0
 8004662:	2b00      	cmp	r3, #0
 8004664:	d001      	beq.n	800466a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8004666:	2301      	movs	r3, #1
 8004668:	e058      	b.n	800471c <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	691a      	ldr	r2, [r3, #16]
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004674:	b2d2      	uxtb	r2, r2
 8004676:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800467c:	1c5a      	adds	r2, r3, #1
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004686:	3b01      	subs	r3, #1
 8004688:	b29a      	uxth	r2, r3
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004692:	b29b      	uxth	r3, r3
 8004694:	3b01      	subs	r3, #1
 8004696:	b29a      	uxth	r2, r3
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	695b      	ldr	r3, [r3, #20]
 80046a2:	f003 0304 	and.w	r3, r3, #4
 80046a6:	2b04      	cmp	r3, #4
 80046a8:	d124      	bne.n	80046f4 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046ae:	2b03      	cmp	r3, #3
 80046b0:	d107      	bne.n	80046c2 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	681a      	ldr	r2, [r3, #0]
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80046c0:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	691a      	ldr	r2, [r3, #16]
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046cc:	b2d2      	uxtb	r2, r2
 80046ce:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046d4:	1c5a      	adds	r2, r3, #1
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046de:	3b01      	subs	r3, #1
 80046e0:	b29a      	uxth	r2, r3
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046ea:	b29b      	uxth	r3, r3
 80046ec:	3b01      	subs	r3, #1
 80046ee:	b29a      	uxth	r2, r3
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	f47f aeb6 	bne.w	800446a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	2220      	movs	r2, #32
 8004702:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	2200      	movs	r2, #0
 800470a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	2200      	movs	r2, #0
 8004712:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004716:	2300      	movs	r3, #0
 8004718:	e000      	b.n	800471c <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 800471a:	2302      	movs	r3, #2
  }
}
 800471c:	4618      	mov	r0, r3
 800471e:	3728      	adds	r7, #40	@ 0x28
 8004720:	46bd      	mov	sp, r7
 8004722:	bd80      	pop	{r7, pc}
 8004724:	00010004 	.word	0x00010004

08004728 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004728:	b580      	push	{r7, lr}
 800472a:	b088      	sub	sp, #32
 800472c:	af02      	add	r7, sp, #8
 800472e:	60f8      	str	r0, [r7, #12]
 8004730:	4608      	mov	r0, r1
 8004732:	4611      	mov	r1, r2
 8004734:	461a      	mov	r2, r3
 8004736:	4603      	mov	r3, r0
 8004738:	817b      	strh	r3, [r7, #10]
 800473a:	460b      	mov	r3, r1
 800473c:	813b      	strh	r3, [r7, #8]
 800473e:	4613      	mov	r3, r2
 8004740:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	681a      	ldr	r2, [r3, #0]
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004750:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004752:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004754:	9300      	str	r3, [sp, #0]
 8004756:	6a3b      	ldr	r3, [r7, #32]
 8004758:	2200      	movs	r2, #0
 800475a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800475e:	68f8      	ldr	r0, [r7, #12]
 8004760:	f000 f960 	bl	8004a24 <I2C_WaitOnFlagUntilTimeout>
 8004764:	4603      	mov	r3, r0
 8004766:	2b00      	cmp	r3, #0
 8004768:	d00d      	beq.n	8004786 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004774:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004778:	d103      	bne.n	8004782 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004780:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004782:	2303      	movs	r3, #3
 8004784:	e05f      	b.n	8004846 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004786:	897b      	ldrh	r3, [r7, #10]
 8004788:	b2db      	uxtb	r3, r3
 800478a:	461a      	mov	r2, r3
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004794:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004798:	6a3a      	ldr	r2, [r7, #32]
 800479a:	492d      	ldr	r1, [pc, #180]	@ (8004850 <I2C_RequestMemoryWrite+0x128>)
 800479c:	68f8      	ldr	r0, [r7, #12]
 800479e:	f000 f9bb 	bl	8004b18 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80047a2:	4603      	mov	r3, r0
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d001      	beq.n	80047ac <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80047a8:	2301      	movs	r3, #1
 80047aa:	e04c      	b.n	8004846 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047ac:	2300      	movs	r3, #0
 80047ae:	617b      	str	r3, [r7, #20]
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	695b      	ldr	r3, [r3, #20]
 80047b6:	617b      	str	r3, [r7, #20]
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	699b      	ldr	r3, [r3, #24]
 80047be:	617b      	str	r3, [r7, #20]
 80047c0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80047c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80047c4:	6a39      	ldr	r1, [r7, #32]
 80047c6:	68f8      	ldr	r0, [r7, #12]
 80047c8:	f000 fa46 	bl	8004c58 <I2C_WaitOnTXEFlagUntilTimeout>
 80047cc:	4603      	mov	r3, r0
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d00d      	beq.n	80047ee <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047d6:	2b04      	cmp	r3, #4
 80047d8:	d107      	bne.n	80047ea <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	681a      	ldr	r2, [r3, #0]
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80047e8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80047ea:	2301      	movs	r3, #1
 80047ec:	e02b      	b.n	8004846 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80047ee:	88fb      	ldrh	r3, [r7, #6]
 80047f0:	2b01      	cmp	r3, #1
 80047f2:	d105      	bne.n	8004800 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80047f4:	893b      	ldrh	r3, [r7, #8]
 80047f6:	b2da      	uxtb	r2, r3
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	611a      	str	r2, [r3, #16]
 80047fe:	e021      	b.n	8004844 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004800:	893b      	ldrh	r3, [r7, #8]
 8004802:	0a1b      	lsrs	r3, r3, #8
 8004804:	b29b      	uxth	r3, r3
 8004806:	b2da      	uxtb	r2, r3
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800480e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004810:	6a39      	ldr	r1, [r7, #32]
 8004812:	68f8      	ldr	r0, [r7, #12]
 8004814:	f000 fa20 	bl	8004c58 <I2C_WaitOnTXEFlagUntilTimeout>
 8004818:	4603      	mov	r3, r0
 800481a:	2b00      	cmp	r3, #0
 800481c:	d00d      	beq.n	800483a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004822:	2b04      	cmp	r3, #4
 8004824:	d107      	bne.n	8004836 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	681a      	ldr	r2, [r3, #0]
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004834:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004836:	2301      	movs	r3, #1
 8004838:	e005      	b.n	8004846 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800483a:	893b      	ldrh	r3, [r7, #8]
 800483c:	b2da      	uxtb	r2, r3
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004844:	2300      	movs	r3, #0
}
 8004846:	4618      	mov	r0, r3
 8004848:	3718      	adds	r7, #24
 800484a:	46bd      	mov	sp, r7
 800484c:	bd80      	pop	{r7, pc}
 800484e:	bf00      	nop
 8004850:	00010002 	.word	0x00010002

08004854 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b088      	sub	sp, #32
 8004858:	af02      	add	r7, sp, #8
 800485a:	60f8      	str	r0, [r7, #12]
 800485c:	4608      	mov	r0, r1
 800485e:	4611      	mov	r1, r2
 8004860:	461a      	mov	r2, r3
 8004862:	4603      	mov	r3, r0
 8004864:	817b      	strh	r3, [r7, #10]
 8004866:	460b      	mov	r3, r1
 8004868:	813b      	strh	r3, [r7, #8]
 800486a:	4613      	mov	r3, r2
 800486c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	681a      	ldr	r2, [r3, #0]
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800487c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	681a      	ldr	r2, [r3, #0]
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800488c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800488e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004890:	9300      	str	r3, [sp, #0]
 8004892:	6a3b      	ldr	r3, [r7, #32]
 8004894:	2200      	movs	r2, #0
 8004896:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800489a:	68f8      	ldr	r0, [r7, #12]
 800489c:	f000 f8c2 	bl	8004a24 <I2C_WaitOnFlagUntilTimeout>
 80048a0:	4603      	mov	r3, r0
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d00d      	beq.n	80048c2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80048b4:	d103      	bne.n	80048be <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80048bc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80048be:	2303      	movs	r3, #3
 80048c0:	e0aa      	b.n	8004a18 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80048c2:	897b      	ldrh	r3, [r7, #10]
 80048c4:	b2db      	uxtb	r3, r3
 80048c6:	461a      	mov	r2, r3
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80048d0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80048d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048d4:	6a3a      	ldr	r2, [r7, #32]
 80048d6:	4952      	ldr	r1, [pc, #328]	@ (8004a20 <I2C_RequestMemoryRead+0x1cc>)
 80048d8:	68f8      	ldr	r0, [r7, #12]
 80048da:	f000 f91d 	bl	8004b18 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80048de:	4603      	mov	r3, r0
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d001      	beq.n	80048e8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80048e4:	2301      	movs	r3, #1
 80048e6:	e097      	b.n	8004a18 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048e8:	2300      	movs	r3, #0
 80048ea:	617b      	str	r3, [r7, #20]
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	695b      	ldr	r3, [r3, #20]
 80048f2:	617b      	str	r3, [r7, #20]
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	699b      	ldr	r3, [r3, #24]
 80048fa:	617b      	str	r3, [r7, #20]
 80048fc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80048fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004900:	6a39      	ldr	r1, [r7, #32]
 8004902:	68f8      	ldr	r0, [r7, #12]
 8004904:	f000 f9a8 	bl	8004c58 <I2C_WaitOnTXEFlagUntilTimeout>
 8004908:	4603      	mov	r3, r0
 800490a:	2b00      	cmp	r3, #0
 800490c:	d00d      	beq.n	800492a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004912:	2b04      	cmp	r3, #4
 8004914:	d107      	bne.n	8004926 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	681a      	ldr	r2, [r3, #0]
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004924:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004926:	2301      	movs	r3, #1
 8004928:	e076      	b.n	8004a18 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800492a:	88fb      	ldrh	r3, [r7, #6]
 800492c:	2b01      	cmp	r3, #1
 800492e:	d105      	bne.n	800493c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004930:	893b      	ldrh	r3, [r7, #8]
 8004932:	b2da      	uxtb	r2, r3
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	611a      	str	r2, [r3, #16]
 800493a:	e021      	b.n	8004980 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800493c:	893b      	ldrh	r3, [r7, #8]
 800493e:	0a1b      	lsrs	r3, r3, #8
 8004940:	b29b      	uxth	r3, r3
 8004942:	b2da      	uxtb	r2, r3
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800494a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800494c:	6a39      	ldr	r1, [r7, #32]
 800494e:	68f8      	ldr	r0, [r7, #12]
 8004950:	f000 f982 	bl	8004c58 <I2C_WaitOnTXEFlagUntilTimeout>
 8004954:	4603      	mov	r3, r0
 8004956:	2b00      	cmp	r3, #0
 8004958:	d00d      	beq.n	8004976 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800495e:	2b04      	cmp	r3, #4
 8004960:	d107      	bne.n	8004972 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	681a      	ldr	r2, [r3, #0]
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004970:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004972:	2301      	movs	r3, #1
 8004974:	e050      	b.n	8004a18 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004976:	893b      	ldrh	r3, [r7, #8]
 8004978:	b2da      	uxtb	r2, r3
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004980:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004982:	6a39      	ldr	r1, [r7, #32]
 8004984:	68f8      	ldr	r0, [r7, #12]
 8004986:	f000 f967 	bl	8004c58 <I2C_WaitOnTXEFlagUntilTimeout>
 800498a:	4603      	mov	r3, r0
 800498c:	2b00      	cmp	r3, #0
 800498e:	d00d      	beq.n	80049ac <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004994:	2b04      	cmp	r3, #4
 8004996:	d107      	bne.n	80049a8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	681a      	ldr	r2, [r3, #0]
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80049a6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80049a8:	2301      	movs	r3, #1
 80049aa:	e035      	b.n	8004a18 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	681a      	ldr	r2, [r3, #0]
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80049ba:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80049bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049be:	9300      	str	r3, [sp, #0]
 80049c0:	6a3b      	ldr	r3, [r7, #32]
 80049c2:	2200      	movs	r2, #0
 80049c4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80049c8:	68f8      	ldr	r0, [r7, #12]
 80049ca:	f000 f82b 	bl	8004a24 <I2C_WaitOnFlagUntilTimeout>
 80049ce:	4603      	mov	r3, r0
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d00d      	beq.n	80049f0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80049e2:	d103      	bne.n	80049ec <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80049ea:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80049ec:	2303      	movs	r3, #3
 80049ee:	e013      	b.n	8004a18 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80049f0:	897b      	ldrh	r3, [r7, #10]
 80049f2:	b2db      	uxtb	r3, r3
 80049f4:	f043 0301 	orr.w	r3, r3, #1
 80049f8:	b2da      	uxtb	r2, r3
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004a00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a02:	6a3a      	ldr	r2, [r7, #32]
 8004a04:	4906      	ldr	r1, [pc, #24]	@ (8004a20 <I2C_RequestMemoryRead+0x1cc>)
 8004a06:	68f8      	ldr	r0, [r7, #12]
 8004a08:	f000 f886 	bl	8004b18 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004a0c:	4603      	mov	r3, r0
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d001      	beq.n	8004a16 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004a12:	2301      	movs	r3, #1
 8004a14:	e000      	b.n	8004a18 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004a16:	2300      	movs	r3, #0
}
 8004a18:	4618      	mov	r0, r3
 8004a1a:	3718      	adds	r7, #24
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	bd80      	pop	{r7, pc}
 8004a20:	00010002 	.word	0x00010002

08004a24 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004a24:	b580      	push	{r7, lr}
 8004a26:	b084      	sub	sp, #16
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	60f8      	str	r0, [r7, #12]
 8004a2c:	60b9      	str	r1, [r7, #8]
 8004a2e:	603b      	str	r3, [r7, #0]
 8004a30:	4613      	mov	r3, r2
 8004a32:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004a34:	e048      	b.n	8004ac8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004a3c:	d044      	beq.n	8004ac8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a3e:	f7fe fa0d 	bl	8002e5c <HAL_GetTick>
 8004a42:	4602      	mov	r2, r0
 8004a44:	69bb      	ldr	r3, [r7, #24]
 8004a46:	1ad3      	subs	r3, r2, r3
 8004a48:	683a      	ldr	r2, [r7, #0]
 8004a4a:	429a      	cmp	r2, r3
 8004a4c:	d302      	bcc.n	8004a54 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d139      	bne.n	8004ac8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004a54:	68bb      	ldr	r3, [r7, #8]
 8004a56:	0c1b      	lsrs	r3, r3, #16
 8004a58:	b2db      	uxtb	r3, r3
 8004a5a:	2b01      	cmp	r3, #1
 8004a5c:	d10d      	bne.n	8004a7a <I2C_WaitOnFlagUntilTimeout+0x56>
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	695b      	ldr	r3, [r3, #20]
 8004a64:	43da      	mvns	r2, r3
 8004a66:	68bb      	ldr	r3, [r7, #8]
 8004a68:	4013      	ands	r3, r2
 8004a6a:	b29b      	uxth	r3, r3
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	bf0c      	ite	eq
 8004a70:	2301      	moveq	r3, #1
 8004a72:	2300      	movne	r3, #0
 8004a74:	b2db      	uxtb	r3, r3
 8004a76:	461a      	mov	r2, r3
 8004a78:	e00c      	b.n	8004a94 <I2C_WaitOnFlagUntilTimeout+0x70>
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	699b      	ldr	r3, [r3, #24]
 8004a80:	43da      	mvns	r2, r3
 8004a82:	68bb      	ldr	r3, [r7, #8]
 8004a84:	4013      	ands	r3, r2
 8004a86:	b29b      	uxth	r3, r3
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	bf0c      	ite	eq
 8004a8c:	2301      	moveq	r3, #1
 8004a8e:	2300      	movne	r3, #0
 8004a90:	b2db      	uxtb	r3, r3
 8004a92:	461a      	mov	r2, r3
 8004a94:	79fb      	ldrb	r3, [r7, #7]
 8004a96:	429a      	cmp	r2, r3
 8004a98:	d116      	bne.n	8004ac8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	2220      	movs	r2, #32
 8004aa4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	2200      	movs	r2, #0
 8004aac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ab4:	f043 0220 	orr.w	r2, r3, #32
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	2200      	movs	r2, #0
 8004ac0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004ac4:	2301      	movs	r3, #1
 8004ac6:	e023      	b.n	8004b10 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004ac8:	68bb      	ldr	r3, [r7, #8]
 8004aca:	0c1b      	lsrs	r3, r3, #16
 8004acc:	b2db      	uxtb	r3, r3
 8004ace:	2b01      	cmp	r3, #1
 8004ad0:	d10d      	bne.n	8004aee <I2C_WaitOnFlagUntilTimeout+0xca>
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	695b      	ldr	r3, [r3, #20]
 8004ad8:	43da      	mvns	r2, r3
 8004ada:	68bb      	ldr	r3, [r7, #8]
 8004adc:	4013      	ands	r3, r2
 8004ade:	b29b      	uxth	r3, r3
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	bf0c      	ite	eq
 8004ae4:	2301      	moveq	r3, #1
 8004ae6:	2300      	movne	r3, #0
 8004ae8:	b2db      	uxtb	r3, r3
 8004aea:	461a      	mov	r2, r3
 8004aec:	e00c      	b.n	8004b08 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	699b      	ldr	r3, [r3, #24]
 8004af4:	43da      	mvns	r2, r3
 8004af6:	68bb      	ldr	r3, [r7, #8]
 8004af8:	4013      	ands	r3, r2
 8004afa:	b29b      	uxth	r3, r3
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	bf0c      	ite	eq
 8004b00:	2301      	moveq	r3, #1
 8004b02:	2300      	movne	r3, #0
 8004b04:	b2db      	uxtb	r3, r3
 8004b06:	461a      	mov	r2, r3
 8004b08:	79fb      	ldrb	r3, [r7, #7]
 8004b0a:	429a      	cmp	r2, r3
 8004b0c:	d093      	beq.n	8004a36 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004b0e:	2300      	movs	r3, #0
}
 8004b10:	4618      	mov	r0, r3
 8004b12:	3710      	adds	r7, #16
 8004b14:	46bd      	mov	sp, r7
 8004b16:	bd80      	pop	{r7, pc}

08004b18 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	b084      	sub	sp, #16
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	60f8      	str	r0, [r7, #12]
 8004b20:	60b9      	str	r1, [r7, #8]
 8004b22:	607a      	str	r2, [r7, #4]
 8004b24:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004b26:	e071      	b.n	8004c0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	695b      	ldr	r3, [r3, #20]
 8004b2e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b32:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b36:	d123      	bne.n	8004b80 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	681a      	ldr	r2, [r3, #0]
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b46:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004b50:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	2200      	movs	r2, #0
 8004b56:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	2220      	movs	r2, #32
 8004b5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	2200      	movs	r2, #0
 8004b64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b6c:	f043 0204 	orr.w	r2, r3, #4
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	2200      	movs	r2, #0
 8004b78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004b7c:	2301      	movs	r3, #1
 8004b7e:	e067      	b.n	8004c50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004b86:	d041      	beq.n	8004c0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b88:	f7fe f968 	bl	8002e5c <HAL_GetTick>
 8004b8c:	4602      	mov	r2, r0
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	1ad3      	subs	r3, r2, r3
 8004b92:	687a      	ldr	r2, [r7, #4]
 8004b94:	429a      	cmp	r2, r3
 8004b96:	d302      	bcc.n	8004b9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d136      	bne.n	8004c0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004b9e:	68bb      	ldr	r3, [r7, #8]
 8004ba0:	0c1b      	lsrs	r3, r3, #16
 8004ba2:	b2db      	uxtb	r3, r3
 8004ba4:	2b01      	cmp	r3, #1
 8004ba6:	d10c      	bne.n	8004bc2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	695b      	ldr	r3, [r3, #20]
 8004bae:	43da      	mvns	r2, r3
 8004bb0:	68bb      	ldr	r3, [r7, #8]
 8004bb2:	4013      	ands	r3, r2
 8004bb4:	b29b      	uxth	r3, r3
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	bf14      	ite	ne
 8004bba:	2301      	movne	r3, #1
 8004bbc:	2300      	moveq	r3, #0
 8004bbe:	b2db      	uxtb	r3, r3
 8004bc0:	e00b      	b.n	8004bda <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	699b      	ldr	r3, [r3, #24]
 8004bc8:	43da      	mvns	r2, r3
 8004bca:	68bb      	ldr	r3, [r7, #8]
 8004bcc:	4013      	ands	r3, r2
 8004bce:	b29b      	uxth	r3, r3
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	bf14      	ite	ne
 8004bd4:	2301      	movne	r3, #1
 8004bd6:	2300      	moveq	r3, #0
 8004bd8:	b2db      	uxtb	r3, r3
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d016      	beq.n	8004c0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	2200      	movs	r2, #0
 8004be2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	2220      	movs	r2, #32
 8004be8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	2200      	movs	r2, #0
 8004bf0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bf8:	f043 0220 	orr.w	r2, r3, #32
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	2200      	movs	r2, #0
 8004c04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004c08:	2301      	movs	r3, #1
 8004c0a:	e021      	b.n	8004c50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004c0c:	68bb      	ldr	r3, [r7, #8]
 8004c0e:	0c1b      	lsrs	r3, r3, #16
 8004c10:	b2db      	uxtb	r3, r3
 8004c12:	2b01      	cmp	r3, #1
 8004c14:	d10c      	bne.n	8004c30 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	695b      	ldr	r3, [r3, #20]
 8004c1c:	43da      	mvns	r2, r3
 8004c1e:	68bb      	ldr	r3, [r7, #8]
 8004c20:	4013      	ands	r3, r2
 8004c22:	b29b      	uxth	r3, r3
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	bf14      	ite	ne
 8004c28:	2301      	movne	r3, #1
 8004c2a:	2300      	moveq	r3, #0
 8004c2c:	b2db      	uxtb	r3, r3
 8004c2e:	e00b      	b.n	8004c48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	699b      	ldr	r3, [r3, #24]
 8004c36:	43da      	mvns	r2, r3
 8004c38:	68bb      	ldr	r3, [r7, #8]
 8004c3a:	4013      	ands	r3, r2
 8004c3c:	b29b      	uxth	r3, r3
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	bf14      	ite	ne
 8004c42:	2301      	movne	r3, #1
 8004c44:	2300      	moveq	r3, #0
 8004c46:	b2db      	uxtb	r3, r3
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	f47f af6d 	bne.w	8004b28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004c4e:	2300      	movs	r3, #0
}
 8004c50:	4618      	mov	r0, r3
 8004c52:	3710      	adds	r7, #16
 8004c54:	46bd      	mov	sp, r7
 8004c56:	bd80      	pop	{r7, pc}

08004c58 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	b084      	sub	sp, #16
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	60f8      	str	r0, [r7, #12]
 8004c60:	60b9      	str	r1, [r7, #8]
 8004c62:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004c64:	e034      	b.n	8004cd0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004c66:	68f8      	ldr	r0, [r7, #12]
 8004c68:	f000 f8e3 	bl	8004e32 <I2C_IsAcknowledgeFailed>
 8004c6c:	4603      	mov	r3, r0
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d001      	beq.n	8004c76 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004c72:	2301      	movs	r3, #1
 8004c74:	e034      	b.n	8004ce0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c76:	68bb      	ldr	r3, [r7, #8]
 8004c78:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004c7c:	d028      	beq.n	8004cd0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c7e:	f7fe f8ed 	bl	8002e5c <HAL_GetTick>
 8004c82:	4602      	mov	r2, r0
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	1ad3      	subs	r3, r2, r3
 8004c88:	68ba      	ldr	r2, [r7, #8]
 8004c8a:	429a      	cmp	r2, r3
 8004c8c:	d302      	bcc.n	8004c94 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004c8e:	68bb      	ldr	r3, [r7, #8]
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d11d      	bne.n	8004cd0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	695b      	ldr	r3, [r3, #20]
 8004c9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c9e:	2b80      	cmp	r3, #128	@ 0x80
 8004ca0:	d016      	beq.n	8004cd0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	2220      	movs	r2, #32
 8004cac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cbc:	f043 0220 	orr.w	r2, r3, #32
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004ccc:	2301      	movs	r3, #1
 8004cce:	e007      	b.n	8004ce0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	695b      	ldr	r3, [r3, #20]
 8004cd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cda:	2b80      	cmp	r3, #128	@ 0x80
 8004cdc:	d1c3      	bne.n	8004c66 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004cde:	2300      	movs	r3, #0
}
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	3710      	adds	r7, #16
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	bd80      	pop	{r7, pc}

08004ce8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b084      	sub	sp, #16
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	60f8      	str	r0, [r7, #12]
 8004cf0:	60b9      	str	r1, [r7, #8]
 8004cf2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004cf4:	e034      	b.n	8004d60 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004cf6:	68f8      	ldr	r0, [r7, #12]
 8004cf8:	f000 f89b 	bl	8004e32 <I2C_IsAcknowledgeFailed>
 8004cfc:	4603      	mov	r3, r0
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d001      	beq.n	8004d06 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004d02:	2301      	movs	r3, #1
 8004d04:	e034      	b.n	8004d70 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d06:	68bb      	ldr	r3, [r7, #8]
 8004d08:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004d0c:	d028      	beq.n	8004d60 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d0e:	f7fe f8a5 	bl	8002e5c <HAL_GetTick>
 8004d12:	4602      	mov	r2, r0
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	1ad3      	subs	r3, r2, r3
 8004d18:	68ba      	ldr	r2, [r7, #8]
 8004d1a:	429a      	cmp	r2, r3
 8004d1c:	d302      	bcc.n	8004d24 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004d1e:	68bb      	ldr	r3, [r7, #8]
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d11d      	bne.n	8004d60 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	695b      	ldr	r3, [r3, #20]
 8004d2a:	f003 0304 	and.w	r3, r3, #4
 8004d2e:	2b04      	cmp	r3, #4
 8004d30:	d016      	beq.n	8004d60 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	2200      	movs	r2, #0
 8004d36:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	2220      	movs	r2, #32
 8004d3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	2200      	movs	r2, #0
 8004d44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d4c:	f043 0220 	orr.w	r2, r3, #32
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	2200      	movs	r2, #0
 8004d58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004d5c:	2301      	movs	r3, #1
 8004d5e:	e007      	b.n	8004d70 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	695b      	ldr	r3, [r3, #20]
 8004d66:	f003 0304 	and.w	r3, r3, #4
 8004d6a:	2b04      	cmp	r3, #4
 8004d6c:	d1c3      	bne.n	8004cf6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004d6e:	2300      	movs	r3, #0
}
 8004d70:	4618      	mov	r0, r3
 8004d72:	3710      	adds	r7, #16
 8004d74:	46bd      	mov	sp, r7
 8004d76:	bd80      	pop	{r7, pc}

08004d78 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b084      	sub	sp, #16
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	60f8      	str	r0, [r7, #12]
 8004d80:	60b9      	str	r1, [r7, #8]
 8004d82:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004d84:	e049      	b.n	8004e1a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	695b      	ldr	r3, [r3, #20]
 8004d8c:	f003 0310 	and.w	r3, r3, #16
 8004d90:	2b10      	cmp	r3, #16
 8004d92:	d119      	bne.n	8004dc8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f06f 0210 	mvn.w	r2, #16
 8004d9c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	2200      	movs	r2, #0
 8004da2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	2220      	movs	r2, #32
 8004da8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	2200      	movs	r2, #0
 8004db0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004dc4:	2301      	movs	r3, #1
 8004dc6:	e030      	b.n	8004e2a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004dc8:	f7fe f848 	bl	8002e5c <HAL_GetTick>
 8004dcc:	4602      	mov	r2, r0
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	1ad3      	subs	r3, r2, r3
 8004dd2:	68ba      	ldr	r2, [r7, #8]
 8004dd4:	429a      	cmp	r2, r3
 8004dd6:	d302      	bcc.n	8004dde <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004dd8:	68bb      	ldr	r3, [r7, #8]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d11d      	bne.n	8004e1a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	695b      	ldr	r3, [r3, #20]
 8004de4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004de8:	2b40      	cmp	r3, #64	@ 0x40
 8004dea:	d016      	beq.n	8004e1a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	2200      	movs	r2, #0
 8004df0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	2220      	movs	r2, #32
 8004df6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	2200      	movs	r2, #0
 8004dfe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e06:	f043 0220 	orr.w	r2, r3, #32
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	2200      	movs	r2, #0
 8004e12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004e16:	2301      	movs	r3, #1
 8004e18:	e007      	b.n	8004e2a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	695b      	ldr	r3, [r3, #20]
 8004e20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e24:	2b40      	cmp	r3, #64	@ 0x40
 8004e26:	d1ae      	bne.n	8004d86 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004e28:	2300      	movs	r3, #0
}
 8004e2a:	4618      	mov	r0, r3
 8004e2c:	3710      	adds	r7, #16
 8004e2e:	46bd      	mov	sp, r7
 8004e30:	bd80      	pop	{r7, pc}

08004e32 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004e32:	b480      	push	{r7}
 8004e34:	b083      	sub	sp, #12
 8004e36:	af00      	add	r7, sp, #0
 8004e38:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	695b      	ldr	r3, [r3, #20]
 8004e40:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e44:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e48:	d11b      	bne.n	8004e82 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004e52:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2200      	movs	r2, #0
 8004e58:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	2220      	movs	r2, #32
 8004e5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	2200      	movs	r2, #0
 8004e66:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e6e:	f043 0204 	orr.w	r2, r3, #4
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	2200      	movs	r2, #0
 8004e7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004e7e:	2301      	movs	r3, #1
 8004e80:	e000      	b.n	8004e84 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004e82:	2300      	movs	r3, #0
}
 8004e84:	4618      	mov	r0, r3
 8004e86:	370c      	adds	r7, #12
 8004e88:	46bd      	mov	sp, r7
 8004e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8e:	4770      	bx	lr

08004e90 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b086      	sub	sp, #24
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d101      	bne.n	8004ea2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004e9e:	2301      	movs	r3, #1
 8004ea0:	e267      	b.n	8005372 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f003 0301 	and.w	r3, r3, #1
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d075      	beq.n	8004f9a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004eae:	4b88      	ldr	r3, [pc, #544]	@ (80050d0 <HAL_RCC_OscConfig+0x240>)
 8004eb0:	689b      	ldr	r3, [r3, #8]
 8004eb2:	f003 030c 	and.w	r3, r3, #12
 8004eb6:	2b04      	cmp	r3, #4
 8004eb8:	d00c      	beq.n	8004ed4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004eba:	4b85      	ldr	r3, [pc, #532]	@ (80050d0 <HAL_RCC_OscConfig+0x240>)
 8004ebc:	689b      	ldr	r3, [r3, #8]
 8004ebe:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004ec2:	2b08      	cmp	r3, #8
 8004ec4:	d112      	bne.n	8004eec <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004ec6:	4b82      	ldr	r3, [pc, #520]	@ (80050d0 <HAL_RCC_OscConfig+0x240>)
 8004ec8:	685b      	ldr	r3, [r3, #4]
 8004eca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004ece:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004ed2:	d10b      	bne.n	8004eec <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ed4:	4b7e      	ldr	r3, [pc, #504]	@ (80050d0 <HAL_RCC_OscConfig+0x240>)
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d05b      	beq.n	8004f98 <HAL_RCC_OscConfig+0x108>
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	685b      	ldr	r3, [r3, #4]
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d157      	bne.n	8004f98 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004ee8:	2301      	movs	r3, #1
 8004eea:	e242      	b.n	8005372 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	685b      	ldr	r3, [r3, #4]
 8004ef0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ef4:	d106      	bne.n	8004f04 <HAL_RCC_OscConfig+0x74>
 8004ef6:	4b76      	ldr	r3, [pc, #472]	@ (80050d0 <HAL_RCC_OscConfig+0x240>)
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	4a75      	ldr	r2, [pc, #468]	@ (80050d0 <HAL_RCC_OscConfig+0x240>)
 8004efc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f00:	6013      	str	r3, [r2, #0]
 8004f02:	e01d      	b.n	8004f40 <HAL_RCC_OscConfig+0xb0>
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	685b      	ldr	r3, [r3, #4]
 8004f08:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004f0c:	d10c      	bne.n	8004f28 <HAL_RCC_OscConfig+0x98>
 8004f0e:	4b70      	ldr	r3, [pc, #448]	@ (80050d0 <HAL_RCC_OscConfig+0x240>)
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	4a6f      	ldr	r2, [pc, #444]	@ (80050d0 <HAL_RCC_OscConfig+0x240>)
 8004f14:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004f18:	6013      	str	r3, [r2, #0]
 8004f1a:	4b6d      	ldr	r3, [pc, #436]	@ (80050d0 <HAL_RCC_OscConfig+0x240>)
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	4a6c      	ldr	r2, [pc, #432]	@ (80050d0 <HAL_RCC_OscConfig+0x240>)
 8004f20:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f24:	6013      	str	r3, [r2, #0]
 8004f26:	e00b      	b.n	8004f40 <HAL_RCC_OscConfig+0xb0>
 8004f28:	4b69      	ldr	r3, [pc, #420]	@ (80050d0 <HAL_RCC_OscConfig+0x240>)
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	4a68      	ldr	r2, [pc, #416]	@ (80050d0 <HAL_RCC_OscConfig+0x240>)
 8004f2e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f32:	6013      	str	r3, [r2, #0]
 8004f34:	4b66      	ldr	r3, [pc, #408]	@ (80050d0 <HAL_RCC_OscConfig+0x240>)
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	4a65      	ldr	r2, [pc, #404]	@ (80050d0 <HAL_RCC_OscConfig+0x240>)
 8004f3a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004f3e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	685b      	ldr	r3, [r3, #4]
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d013      	beq.n	8004f70 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f48:	f7fd ff88 	bl	8002e5c <HAL_GetTick>
 8004f4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f4e:	e008      	b.n	8004f62 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004f50:	f7fd ff84 	bl	8002e5c <HAL_GetTick>
 8004f54:	4602      	mov	r2, r0
 8004f56:	693b      	ldr	r3, [r7, #16]
 8004f58:	1ad3      	subs	r3, r2, r3
 8004f5a:	2b64      	cmp	r3, #100	@ 0x64
 8004f5c:	d901      	bls.n	8004f62 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004f5e:	2303      	movs	r3, #3
 8004f60:	e207      	b.n	8005372 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f62:	4b5b      	ldr	r3, [pc, #364]	@ (80050d0 <HAL_RCC_OscConfig+0x240>)
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d0f0      	beq.n	8004f50 <HAL_RCC_OscConfig+0xc0>
 8004f6e:	e014      	b.n	8004f9a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f70:	f7fd ff74 	bl	8002e5c <HAL_GetTick>
 8004f74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004f76:	e008      	b.n	8004f8a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004f78:	f7fd ff70 	bl	8002e5c <HAL_GetTick>
 8004f7c:	4602      	mov	r2, r0
 8004f7e:	693b      	ldr	r3, [r7, #16]
 8004f80:	1ad3      	subs	r3, r2, r3
 8004f82:	2b64      	cmp	r3, #100	@ 0x64
 8004f84:	d901      	bls.n	8004f8a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004f86:	2303      	movs	r3, #3
 8004f88:	e1f3      	b.n	8005372 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004f8a:	4b51      	ldr	r3, [pc, #324]	@ (80050d0 <HAL_RCC_OscConfig+0x240>)
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d1f0      	bne.n	8004f78 <HAL_RCC_OscConfig+0xe8>
 8004f96:	e000      	b.n	8004f9a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f98:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f003 0302 	and.w	r3, r3, #2
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d063      	beq.n	800506e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004fa6:	4b4a      	ldr	r3, [pc, #296]	@ (80050d0 <HAL_RCC_OscConfig+0x240>)
 8004fa8:	689b      	ldr	r3, [r3, #8]
 8004faa:	f003 030c 	and.w	r3, r3, #12
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d00b      	beq.n	8004fca <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004fb2:	4b47      	ldr	r3, [pc, #284]	@ (80050d0 <HAL_RCC_OscConfig+0x240>)
 8004fb4:	689b      	ldr	r3, [r3, #8]
 8004fb6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004fba:	2b08      	cmp	r3, #8
 8004fbc:	d11c      	bne.n	8004ff8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004fbe:	4b44      	ldr	r3, [pc, #272]	@ (80050d0 <HAL_RCC_OscConfig+0x240>)
 8004fc0:	685b      	ldr	r3, [r3, #4]
 8004fc2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d116      	bne.n	8004ff8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004fca:	4b41      	ldr	r3, [pc, #260]	@ (80050d0 <HAL_RCC_OscConfig+0x240>)
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f003 0302 	and.w	r3, r3, #2
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d005      	beq.n	8004fe2 <HAL_RCC_OscConfig+0x152>
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	68db      	ldr	r3, [r3, #12]
 8004fda:	2b01      	cmp	r3, #1
 8004fdc:	d001      	beq.n	8004fe2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004fde:	2301      	movs	r3, #1
 8004fe0:	e1c7      	b.n	8005372 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004fe2:	4b3b      	ldr	r3, [pc, #236]	@ (80050d0 <HAL_RCC_OscConfig+0x240>)
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	691b      	ldr	r3, [r3, #16]
 8004fee:	00db      	lsls	r3, r3, #3
 8004ff0:	4937      	ldr	r1, [pc, #220]	@ (80050d0 <HAL_RCC_OscConfig+0x240>)
 8004ff2:	4313      	orrs	r3, r2
 8004ff4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004ff6:	e03a      	b.n	800506e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	68db      	ldr	r3, [r3, #12]
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d020      	beq.n	8005042 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005000:	4b34      	ldr	r3, [pc, #208]	@ (80050d4 <HAL_RCC_OscConfig+0x244>)
 8005002:	2201      	movs	r2, #1
 8005004:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005006:	f7fd ff29 	bl	8002e5c <HAL_GetTick>
 800500a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800500c:	e008      	b.n	8005020 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800500e:	f7fd ff25 	bl	8002e5c <HAL_GetTick>
 8005012:	4602      	mov	r2, r0
 8005014:	693b      	ldr	r3, [r7, #16]
 8005016:	1ad3      	subs	r3, r2, r3
 8005018:	2b02      	cmp	r3, #2
 800501a:	d901      	bls.n	8005020 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800501c:	2303      	movs	r3, #3
 800501e:	e1a8      	b.n	8005372 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005020:	4b2b      	ldr	r3, [pc, #172]	@ (80050d0 <HAL_RCC_OscConfig+0x240>)
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f003 0302 	and.w	r3, r3, #2
 8005028:	2b00      	cmp	r3, #0
 800502a:	d0f0      	beq.n	800500e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800502c:	4b28      	ldr	r3, [pc, #160]	@ (80050d0 <HAL_RCC_OscConfig+0x240>)
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	691b      	ldr	r3, [r3, #16]
 8005038:	00db      	lsls	r3, r3, #3
 800503a:	4925      	ldr	r1, [pc, #148]	@ (80050d0 <HAL_RCC_OscConfig+0x240>)
 800503c:	4313      	orrs	r3, r2
 800503e:	600b      	str	r3, [r1, #0]
 8005040:	e015      	b.n	800506e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005042:	4b24      	ldr	r3, [pc, #144]	@ (80050d4 <HAL_RCC_OscConfig+0x244>)
 8005044:	2200      	movs	r2, #0
 8005046:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005048:	f7fd ff08 	bl	8002e5c <HAL_GetTick>
 800504c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800504e:	e008      	b.n	8005062 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005050:	f7fd ff04 	bl	8002e5c <HAL_GetTick>
 8005054:	4602      	mov	r2, r0
 8005056:	693b      	ldr	r3, [r7, #16]
 8005058:	1ad3      	subs	r3, r2, r3
 800505a:	2b02      	cmp	r3, #2
 800505c:	d901      	bls.n	8005062 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800505e:	2303      	movs	r3, #3
 8005060:	e187      	b.n	8005372 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005062:	4b1b      	ldr	r3, [pc, #108]	@ (80050d0 <HAL_RCC_OscConfig+0x240>)
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f003 0302 	and.w	r3, r3, #2
 800506a:	2b00      	cmp	r3, #0
 800506c:	d1f0      	bne.n	8005050 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f003 0308 	and.w	r3, r3, #8
 8005076:	2b00      	cmp	r3, #0
 8005078:	d036      	beq.n	80050e8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	695b      	ldr	r3, [r3, #20]
 800507e:	2b00      	cmp	r3, #0
 8005080:	d016      	beq.n	80050b0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005082:	4b15      	ldr	r3, [pc, #84]	@ (80050d8 <HAL_RCC_OscConfig+0x248>)
 8005084:	2201      	movs	r2, #1
 8005086:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005088:	f7fd fee8 	bl	8002e5c <HAL_GetTick>
 800508c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800508e:	e008      	b.n	80050a2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005090:	f7fd fee4 	bl	8002e5c <HAL_GetTick>
 8005094:	4602      	mov	r2, r0
 8005096:	693b      	ldr	r3, [r7, #16]
 8005098:	1ad3      	subs	r3, r2, r3
 800509a:	2b02      	cmp	r3, #2
 800509c:	d901      	bls.n	80050a2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800509e:	2303      	movs	r3, #3
 80050a0:	e167      	b.n	8005372 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80050a2:	4b0b      	ldr	r3, [pc, #44]	@ (80050d0 <HAL_RCC_OscConfig+0x240>)
 80050a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80050a6:	f003 0302 	and.w	r3, r3, #2
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d0f0      	beq.n	8005090 <HAL_RCC_OscConfig+0x200>
 80050ae:	e01b      	b.n	80050e8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80050b0:	4b09      	ldr	r3, [pc, #36]	@ (80050d8 <HAL_RCC_OscConfig+0x248>)
 80050b2:	2200      	movs	r2, #0
 80050b4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80050b6:	f7fd fed1 	bl	8002e5c <HAL_GetTick>
 80050ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80050bc:	e00e      	b.n	80050dc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80050be:	f7fd fecd 	bl	8002e5c <HAL_GetTick>
 80050c2:	4602      	mov	r2, r0
 80050c4:	693b      	ldr	r3, [r7, #16]
 80050c6:	1ad3      	subs	r3, r2, r3
 80050c8:	2b02      	cmp	r3, #2
 80050ca:	d907      	bls.n	80050dc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80050cc:	2303      	movs	r3, #3
 80050ce:	e150      	b.n	8005372 <HAL_RCC_OscConfig+0x4e2>
 80050d0:	40023800 	.word	0x40023800
 80050d4:	42470000 	.word	0x42470000
 80050d8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80050dc:	4b88      	ldr	r3, [pc, #544]	@ (8005300 <HAL_RCC_OscConfig+0x470>)
 80050de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80050e0:	f003 0302 	and.w	r3, r3, #2
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d1ea      	bne.n	80050be <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	f003 0304 	and.w	r3, r3, #4
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	f000 8097 	beq.w	8005224 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80050f6:	2300      	movs	r3, #0
 80050f8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80050fa:	4b81      	ldr	r3, [pc, #516]	@ (8005300 <HAL_RCC_OscConfig+0x470>)
 80050fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005102:	2b00      	cmp	r3, #0
 8005104:	d10f      	bne.n	8005126 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005106:	2300      	movs	r3, #0
 8005108:	60bb      	str	r3, [r7, #8]
 800510a:	4b7d      	ldr	r3, [pc, #500]	@ (8005300 <HAL_RCC_OscConfig+0x470>)
 800510c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800510e:	4a7c      	ldr	r2, [pc, #496]	@ (8005300 <HAL_RCC_OscConfig+0x470>)
 8005110:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005114:	6413      	str	r3, [r2, #64]	@ 0x40
 8005116:	4b7a      	ldr	r3, [pc, #488]	@ (8005300 <HAL_RCC_OscConfig+0x470>)
 8005118:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800511a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800511e:	60bb      	str	r3, [r7, #8]
 8005120:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005122:	2301      	movs	r3, #1
 8005124:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005126:	4b77      	ldr	r3, [pc, #476]	@ (8005304 <HAL_RCC_OscConfig+0x474>)
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800512e:	2b00      	cmp	r3, #0
 8005130:	d118      	bne.n	8005164 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005132:	4b74      	ldr	r3, [pc, #464]	@ (8005304 <HAL_RCC_OscConfig+0x474>)
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	4a73      	ldr	r2, [pc, #460]	@ (8005304 <HAL_RCC_OscConfig+0x474>)
 8005138:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800513c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800513e:	f7fd fe8d 	bl	8002e5c <HAL_GetTick>
 8005142:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005144:	e008      	b.n	8005158 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005146:	f7fd fe89 	bl	8002e5c <HAL_GetTick>
 800514a:	4602      	mov	r2, r0
 800514c:	693b      	ldr	r3, [r7, #16]
 800514e:	1ad3      	subs	r3, r2, r3
 8005150:	2b02      	cmp	r3, #2
 8005152:	d901      	bls.n	8005158 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005154:	2303      	movs	r3, #3
 8005156:	e10c      	b.n	8005372 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005158:	4b6a      	ldr	r3, [pc, #424]	@ (8005304 <HAL_RCC_OscConfig+0x474>)
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005160:	2b00      	cmp	r3, #0
 8005162:	d0f0      	beq.n	8005146 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	689b      	ldr	r3, [r3, #8]
 8005168:	2b01      	cmp	r3, #1
 800516a:	d106      	bne.n	800517a <HAL_RCC_OscConfig+0x2ea>
 800516c:	4b64      	ldr	r3, [pc, #400]	@ (8005300 <HAL_RCC_OscConfig+0x470>)
 800516e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005170:	4a63      	ldr	r2, [pc, #396]	@ (8005300 <HAL_RCC_OscConfig+0x470>)
 8005172:	f043 0301 	orr.w	r3, r3, #1
 8005176:	6713      	str	r3, [r2, #112]	@ 0x70
 8005178:	e01c      	b.n	80051b4 <HAL_RCC_OscConfig+0x324>
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	689b      	ldr	r3, [r3, #8]
 800517e:	2b05      	cmp	r3, #5
 8005180:	d10c      	bne.n	800519c <HAL_RCC_OscConfig+0x30c>
 8005182:	4b5f      	ldr	r3, [pc, #380]	@ (8005300 <HAL_RCC_OscConfig+0x470>)
 8005184:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005186:	4a5e      	ldr	r2, [pc, #376]	@ (8005300 <HAL_RCC_OscConfig+0x470>)
 8005188:	f043 0304 	orr.w	r3, r3, #4
 800518c:	6713      	str	r3, [r2, #112]	@ 0x70
 800518e:	4b5c      	ldr	r3, [pc, #368]	@ (8005300 <HAL_RCC_OscConfig+0x470>)
 8005190:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005192:	4a5b      	ldr	r2, [pc, #364]	@ (8005300 <HAL_RCC_OscConfig+0x470>)
 8005194:	f043 0301 	orr.w	r3, r3, #1
 8005198:	6713      	str	r3, [r2, #112]	@ 0x70
 800519a:	e00b      	b.n	80051b4 <HAL_RCC_OscConfig+0x324>
 800519c:	4b58      	ldr	r3, [pc, #352]	@ (8005300 <HAL_RCC_OscConfig+0x470>)
 800519e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051a0:	4a57      	ldr	r2, [pc, #348]	@ (8005300 <HAL_RCC_OscConfig+0x470>)
 80051a2:	f023 0301 	bic.w	r3, r3, #1
 80051a6:	6713      	str	r3, [r2, #112]	@ 0x70
 80051a8:	4b55      	ldr	r3, [pc, #340]	@ (8005300 <HAL_RCC_OscConfig+0x470>)
 80051aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051ac:	4a54      	ldr	r2, [pc, #336]	@ (8005300 <HAL_RCC_OscConfig+0x470>)
 80051ae:	f023 0304 	bic.w	r3, r3, #4
 80051b2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	689b      	ldr	r3, [r3, #8]
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d015      	beq.n	80051e8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80051bc:	f7fd fe4e 	bl	8002e5c <HAL_GetTick>
 80051c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80051c2:	e00a      	b.n	80051da <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80051c4:	f7fd fe4a 	bl	8002e5c <HAL_GetTick>
 80051c8:	4602      	mov	r2, r0
 80051ca:	693b      	ldr	r3, [r7, #16]
 80051cc:	1ad3      	subs	r3, r2, r3
 80051ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80051d2:	4293      	cmp	r3, r2
 80051d4:	d901      	bls.n	80051da <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80051d6:	2303      	movs	r3, #3
 80051d8:	e0cb      	b.n	8005372 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80051da:	4b49      	ldr	r3, [pc, #292]	@ (8005300 <HAL_RCC_OscConfig+0x470>)
 80051dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051de:	f003 0302 	and.w	r3, r3, #2
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d0ee      	beq.n	80051c4 <HAL_RCC_OscConfig+0x334>
 80051e6:	e014      	b.n	8005212 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80051e8:	f7fd fe38 	bl	8002e5c <HAL_GetTick>
 80051ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80051ee:	e00a      	b.n	8005206 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80051f0:	f7fd fe34 	bl	8002e5c <HAL_GetTick>
 80051f4:	4602      	mov	r2, r0
 80051f6:	693b      	ldr	r3, [r7, #16]
 80051f8:	1ad3      	subs	r3, r2, r3
 80051fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80051fe:	4293      	cmp	r3, r2
 8005200:	d901      	bls.n	8005206 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005202:	2303      	movs	r3, #3
 8005204:	e0b5      	b.n	8005372 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005206:	4b3e      	ldr	r3, [pc, #248]	@ (8005300 <HAL_RCC_OscConfig+0x470>)
 8005208:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800520a:	f003 0302 	and.w	r3, r3, #2
 800520e:	2b00      	cmp	r3, #0
 8005210:	d1ee      	bne.n	80051f0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005212:	7dfb      	ldrb	r3, [r7, #23]
 8005214:	2b01      	cmp	r3, #1
 8005216:	d105      	bne.n	8005224 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005218:	4b39      	ldr	r3, [pc, #228]	@ (8005300 <HAL_RCC_OscConfig+0x470>)
 800521a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800521c:	4a38      	ldr	r2, [pc, #224]	@ (8005300 <HAL_RCC_OscConfig+0x470>)
 800521e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005222:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	699b      	ldr	r3, [r3, #24]
 8005228:	2b00      	cmp	r3, #0
 800522a:	f000 80a1 	beq.w	8005370 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800522e:	4b34      	ldr	r3, [pc, #208]	@ (8005300 <HAL_RCC_OscConfig+0x470>)
 8005230:	689b      	ldr	r3, [r3, #8]
 8005232:	f003 030c 	and.w	r3, r3, #12
 8005236:	2b08      	cmp	r3, #8
 8005238:	d05c      	beq.n	80052f4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	699b      	ldr	r3, [r3, #24]
 800523e:	2b02      	cmp	r3, #2
 8005240:	d141      	bne.n	80052c6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005242:	4b31      	ldr	r3, [pc, #196]	@ (8005308 <HAL_RCC_OscConfig+0x478>)
 8005244:	2200      	movs	r2, #0
 8005246:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005248:	f7fd fe08 	bl	8002e5c <HAL_GetTick>
 800524c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800524e:	e008      	b.n	8005262 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005250:	f7fd fe04 	bl	8002e5c <HAL_GetTick>
 8005254:	4602      	mov	r2, r0
 8005256:	693b      	ldr	r3, [r7, #16]
 8005258:	1ad3      	subs	r3, r2, r3
 800525a:	2b02      	cmp	r3, #2
 800525c:	d901      	bls.n	8005262 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800525e:	2303      	movs	r3, #3
 8005260:	e087      	b.n	8005372 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005262:	4b27      	ldr	r3, [pc, #156]	@ (8005300 <HAL_RCC_OscConfig+0x470>)
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800526a:	2b00      	cmp	r3, #0
 800526c:	d1f0      	bne.n	8005250 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	69da      	ldr	r2, [r3, #28]
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	6a1b      	ldr	r3, [r3, #32]
 8005276:	431a      	orrs	r2, r3
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800527c:	019b      	lsls	r3, r3, #6
 800527e:	431a      	orrs	r2, r3
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005284:	085b      	lsrs	r3, r3, #1
 8005286:	3b01      	subs	r3, #1
 8005288:	041b      	lsls	r3, r3, #16
 800528a:	431a      	orrs	r2, r3
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005290:	061b      	lsls	r3, r3, #24
 8005292:	491b      	ldr	r1, [pc, #108]	@ (8005300 <HAL_RCC_OscConfig+0x470>)
 8005294:	4313      	orrs	r3, r2
 8005296:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005298:	4b1b      	ldr	r3, [pc, #108]	@ (8005308 <HAL_RCC_OscConfig+0x478>)
 800529a:	2201      	movs	r2, #1
 800529c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800529e:	f7fd fddd 	bl	8002e5c <HAL_GetTick>
 80052a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80052a4:	e008      	b.n	80052b8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80052a6:	f7fd fdd9 	bl	8002e5c <HAL_GetTick>
 80052aa:	4602      	mov	r2, r0
 80052ac:	693b      	ldr	r3, [r7, #16]
 80052ae:	1ad3      	subs	r3, r2, r3
 80052b0:	2b02      	cmp	r3, #2
 80052b2:	d901      	bls.n	80052b8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80052b4:	2303      	movs	r3, #3
 80052b6:	e05c      	b.n	8005372 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80052b8:	4b11      	ldr	r3, [pc, #68]	@ (8005300 <HAL_RCC_OscConfig+0x470>)
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d0f0      	beq.n	80052a6 <HAL_RCC_OscConfig+0x416>
 80052c4:	e054      	b.n	8005370 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80052c6:	4b10      	ldr	r3, [pc, #64]	@ (8005308 <HAL_RCC_OscConfig+0x478>)
 80052c8:	2200      	movs	r2, #0
 80052ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052cc:	f7fd fdc6 	bl	8002e5c <HAL_GetTick>
 80052d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80052d2:	e008      	b.n	80052e6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80052d4:	f7fd fdc2 	bl	8002e5c <HAL_GetTick>
 80052d8:	4602      	mov	r2, r0
 80052da:	693b      	ldr	r3, [r7, #16]
 80052dc:	1ad3      	subs	r3, r2, r3
 80052de:	2b02      	cmp	r3, #2
 80052e0:	d901      	bls.n	80052e6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80052e2:	2303      	movs	r3, #3
 80052e4:	e045      	b.n	8005372 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80052e6:	4b06      	ldr	r3, [pc, #24]	@ (8005300 <HAL_RCC_OscConfig+0x470>)
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d1f0      	bne.n	80052d4 <HAL_RCC_OscConfig+0x444>
 80052f2:	e03d      	b.n	8005370 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	699b      	ldr	r3, [r3, #24]
 80052f8:	2b01      	cmp	r3, #1
 80052fa:	d107      	bne.n	800530c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80052fc:	2301      	movs	r3, #1
 80052fe:	e038      	b.n	8005372 <HAL_RCC_OscConfig+0x4e2>
 8005300:	40023800 	.word	0x40023800
 8005304:	40007000 	.word	0x40007000
 8005308:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800530c:	4b1b      	ldr	r3, [pc, #108]	@ (800537c <HAL_RCC_OscConfig+0x4ec>)
 800530e:	685b      	ldr	r3, [r3, #4]
 8005310:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	699b      	ldr	r3, [r3, #24]
 8005316:	2b01      	cmp	r3, #1
 8005318:	d028      	beq.n	800536c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005324:	429a      	cmp	r2, r3
 8005326:	d121      	bne.n	800536c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005332:	429a      	cmp	r2, r3
 8005334:	d11a      	bne.n	800536c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005336:	68fa      	ldr	r2, [r7, #12]
 8005338:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800533c:	4013      	ands	r3, r2
 800533e:	687a      	ldr	r2, [r7, #4]
 8005340:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005342:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005344:	4293      	cmp	r3, r2
 8005346:	d111      	bne.n	800536c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005352:	085b      	lsrs	r3, r3, #1
 8005354:	3b01      	subs	r3, #1
 8005356:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005358:	429a      	cmp	r2, r3
 800535a:	d107      	bne.n	800536c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005366:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005368:	429a      	cmp	r2, r3
 800536a:	d001      	beq.n	8005370 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800536c:	2301      	movs	r3, #1
 800536e:	e000      	b.n	8005372 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005370:	2300      	movs	r3, #0
}
 8005372:	4618      	mov	r0, r3
 8005374:	3718      	adds	r7, #24
 8005376:	46bd      	mov	sp, r7
 8005378:	bd80      	pop	{r7, pc}
 800537a:	bf00      	nop
 800537c:	40023800 	.word	0x40023800

08005380 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005380:	b580      	push	{r7, lr}
 8005382:	b084      	sub	sp, #16
 8005384:	af00      	add	r7, sp, #0
 8005386:	6078      	str	r0, [r7, #4]
 8005388:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	2b00      	cmp	r3, #0
 800538e:	d101      	bne.n	8005394 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005390:	2301      	movs	r3, #1
 8005392:	e0cc      	b.n	800552e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005394:	4b68      	ldr	r3, [pc, #416]	@ (8005538 <HAL_RCC_ClockConfig+0x1b8>)
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f003 0307 	and.w	r3, r3, #7
 800539c:	683a      	ldr	r2, [r7, #0]
 800539e:	429a      	cmp	r2, r3
 80053a0:	d90c      	bls.n	80053bc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80053a2:	4b65      	ldr	r3, [pc, #404]	@ (8005538 <HAL_RCC_ClockConfig+0x1b8>)
 80053a4:	683a      	ldr	r2, [r7, #0]
 80053a6:	b2d2      	uxtb	r2, r2
 80053a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80053aa:	4b63      	ldr	r3, [pc, #396]	@ (8005538 <HAL_RCC_ClockConfig+0x1b8>)
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f003 0307 	and.w	r3, r3, #7
 80053b2:	683a      	ldr	r2, [r7, #0]
 80053b4:	429a      	cmp	r2, r3
 80053b6:	d001      	beq.n	80053bc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80053b8:	2301      	movs	r3, #1
 80053ba:	e0b8      	b.n	800552e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f003 0302 	and.w	r3, r3, #2
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d020      	beq.n	800540a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	f003 0304 	and.w	r3, r3, #4
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d005      	beq.n	80053e0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80053d4:	4b59      	ldr	r3, [pc, #356]	@ (800553c <HAL_RCC_ClockConfig+0x1bc>)
 80053d6:	689b      	ldr	r3, [r3, #8]
 80053d8:	4a58      	ldr	r2, [pc, #352]	@ (800553c <HAL_RCC_ClockConfig+0x1bc>)
 80053da:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80053de:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f003 0308 	and.w	r3, r3, #8
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d005      	beq.n	80053f8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80053ec:	4b53      	ldr	r3, [pc, #332]	@ (800553c <HAL_RCC_ClockConfig+0x1bc>)
 80053ee:	689b      	ldr	r3, [r3, #8]
 80053f0:	4a52      	ldr	r2, [pc, #328]	@ (800553c <HAL_RCC_ClockConfig+0x1bc>)
 80053f2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80053f6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80053f8:	4b50      	ldr	r3, [pc, #320]	@ (800553c <HAL_RCC_ClockConfig+0x1bc>)
 80053fa:	689b      	ldr	r3, [r3, #8]
 80053fc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	689b      	ldr	r3, [r3, #8]
 8005404:	494d      	ldr	r1, [pc, #308]	@ (800553c <HAL_RCC_ClockConfig+0x1bc>)
 8005406:	4313      	orrs	r3, r2
 8005408:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f003 0301 	and.w	r3, r3, #1
 8005412:	2b00      	cmp	r3, #0
 8005414:	d044      	beq.n	80054a0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	685b      	ldr	r3, [r3, #4]
 800541a:	2b01      	cmp	r3, #1
 800541c:	d107      	bne.n	800542e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800541e:	4b47      	ldr	r3, [pc, #284]	@ (800553c <HAL_RCC_ClockConfig+0x1bc>)
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005426:	2b00      	cmp	r3, #0
 8005428:	d119      	bne.n	800545e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800542a:	2301      	movs	r3, #1
 800542c:	e07f      	b.n	800552e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	685b      	ldr	r3, [r3, #4]
 8005432:	2b02      	cmp	r3, #2
 8005434:	d003      	beq.n	800543e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800543a:	2b03      	cmp	r3, #3
 800543c:	d107      	bne.n	800544e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800543e:	4b3f      	ldr	r3, [pc, #252]	@ (800553c <HAL_RCC_ClockConfig+0x1bc>)
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005446:	2b00      	cmp	r3, #0
 8005448:	d109      	bne.n	800545e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800544a:	2301      	movs	r3, #1
 800544c:	e06f      	b.n	800552e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800544e:	4b3b      	ldr	r3, [pc, #236]	@ (800553c <HAL_RCC_ClockConfig+0x1bc>)
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	f003 0302 	and.w	r3, r3, #2
 8005456:	2b00      	cmp	r3, #0
 8005458:	d101      	bne.n	800545e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800545a:	2301      	movs	r3, #1
 800545c:	e067      	b.n	800552e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800545e:	4b37      	ldr	r3, [pc, #220]	@ (800553c <HAL_RCC_ClockConfig+0x1bc>)
 8005460:	689b      	ldr	r3, [r3, #8]
 8005462:	f023 0203 	bic.w	r2, r3, #3
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	685b      	ldr	r3, [r3, #4]
 800546a:	4934      	ldr	r1, [pc, #208]	@ (800553c <HAL_RCC_ClockConfig+0x1bc>)
 800546c:	4313      	orrs	r3, r2
 800546e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005470:	f7fd fcf4 	bl	8002e5c <HAL_GetTick>
 8005474:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005476:	e00a      	b.n	800548e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005478:	f7fd fcf0 	bl	8002e5c <HAL_GetTick>
 800547c:	4602      	mov	r2, r0
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	1ad3      	subs	r3, r2, r3
 8005482:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005486:	4293      	cmp	r3, r2
 8005488:	d901      	bls.n	800548e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800548a:	2303      	movs	r3, #3
 800548c:	e04f      	b.n	800552e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800548e:	4b2b      	ldr	r3, [pc, #172]	@ (800553c <HAL_RCC_ClockConfig+0x1bc>)
 8005490:	689b      	ldr	r3, [r3, #8]
 8005492:	f003 020c 	and.w	r2, r3, #12
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	685b      	ldr	r3, [r3, #4]
 800549a:	009b      	lsls	r3, r3, #2
 800549c:	429a      	cmp	r2, r3
 800549e:	d1eb      	bne.n	8005478 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80054a0:	4b25      	ldr	r3, [pc, #148]	@ (8005538 <HAL_RCC_ClockConfig+0x1b8>)
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f003 0307 	and.w	r3, r3, #7
 80054a8:	683a      	ldr	r2, [r7, #0]
 80054aa:	429a      	cmp	r2, r3
 80054ac:	d20c      	bcs.n	80054c8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80054ae:	4b22      	ldr	r3, [pc, #136]	@ (8005538 <HAL_RCC_ClockConfig+0x1b8>)
 80054b0:	683a      	ldr	r2, [r7, #0]
 80054b2:	b2d2      	uxtb	r2, r2
 80054b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80054b6:	4b20      	ldr	r3, [pc, #128]	@ (8005538 <HAL_RCC_ClockConfig+0x1b8>)
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f003 0307 	and.w	r3, r3, #7
 80054be:	683a      	ldr	r2, [r7, #0]
 80054c0:	429a      	cmp	r2, r3
 80054c2:	d001      	beq.n	80054c8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80054c4:	2301      	movs	r3, #1
 80054c6:	e032      	b.n	800552e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f003 0304 	and.w	r3, r3, #4
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d008      	beq.n	80054e6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80054d4:	4b19      	ldr	r3, [pc, #100]	@ (800553c <HAL_RCC_ClockConfig+0x1bc>)
 80054d6:	689b      	ldr	r3, [r3, #8]
 80054d8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	68db      	ldr	r3, [r3, #12]
 80054e0:	4916      	ldr	r1, [pc, #88]	@ (800553c <HAL_RCC_ClockConfig+0x1bc>)
 80054e2:	4313      	orrs	r3, r2
 80054e4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f003 0308 	and.w	r3, r3, #8
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d009      	beq.n	8005506 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80054f2:	4b12      	ldr	r3, [pc, #72]	@ (800553c <HAL_RCC_ClockConfig+0x1bc>)
 80054f4:	689b      	ldr	r3, [r3, #8]
 80054f6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	691b      	ldr	r3, [r3, #16]
 80054fe:	00db      	lsls	r3, r3, #3
 8005500:	490e      	ldr	r1, [pc, #56]	@ (800553c <HAL_RCC_ClockConfig+0x1bc>)
 8005502:	4313      	orrs	r3, r2
 8005504:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005506:	f000 f821 	bl	800554c <HAL_RCC_GetSysClockFreq>
 800550a:	4602      	mov	r2, r0
 800550c:	4b0b      	ldr	r3, [pc, #44]	@ (800553c <HAL_RCC_ClockConfig+0x1bc>)
 800550e:	689b      	ldr	r3, [r3, #8]
 8005510:	091b      	lsrs	r3, r3, #4
 8005512:	f003 030f 	and.w	r3, r3, #15
 8005516:	490a      	ldr	r1, [pc, #40]	@ (8005540 <HAL_RCC_ClockConfig+0x1c0>)
 8005518:	5ccb      	ldrb	r3, [r1, r3]
 800551a:	fa22 f303 	lsr.w	r3, r2, r3
 800551e:	4a09      	ldr	r2, [pc, #36]	@ (8005544 <HAL_RCC_ClockConfig+0x1c4>)
 8005520:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005522:	4b09      	ldr	r3, [pc, #36]	@ (8005548 <HAL_RCC_ClockConfig+0x1c8>)
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	4618      	mov	r0, r3
 8005528:	f7fd fc54 	bl	8002dd4 <HAL_InitTick>

  return HAL_OK;
 800552c:	2300      	movs	r3, #0
}
 800552e:	4618      	mov	r0, r3
 8005530:	3710      	adds	r7, #16
 8005532:	46bd      	mov	sp, r7
 8005534:	bd80      	pop	{r7, pc}
 8005536:	bf00      	nop
 8005538:	40023c00 	.word	0x40023c00
 800553c:	40023800 	.word	0x40023800
 8005540:	0801f484 	.word	0x0801f484
 8005544:	2000000c 	.word	0x2000000c
 8005548:	20000010 	.word	0x20000010

0800554c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800554c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005550:	b090      	sub	sp, #64	@ 0x40
 8005552:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005554:	2300      	movs	r3, #0
 8005556:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8005558:	2300      	movs	r3, #0
 800555a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 800555c:	2300      	movs	r3, #0
 800555e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8005560:	2300      	movs	r3, #0
 8005562:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005564:	4b59      	ldr	r3, [pc, #356]	@ (80056cc <HAL_RCC_GetSysClockFreq+0x180>)
 8005566:	689b      	ldr	r3, [r3, #8]
 8005568:	f003 030c 	and.w	r3, r3, #12
 800556c:	2b08      	cmp	r3, #8
 800556e:	d00d      	beq.n	800558c <HAL_RCC_GetSysClockFreq+0x40>
 8005570:	2b08      	cmp	r3, #8
 8005572:	f200 80a1 	bhi.w	80056b8 <HAL_RCC_GetSysClockFreq+0x16c>
 8005576:	2b00      	cmp	r3, #0
 8005578:	d002      	beq.n	8005580 <HAL_RCC_GetSysClockFreq+0x34>
 800557a:	2b04      	cmp	r3, #4
 800557c:	d003      	beq.n	8005586 <HAL_RCC_GetSysClockFreq+0x3a>
 800557e:	e09b      	b.n	80056b8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005580:	4b53      	ldr	r3, [pc, #332]	@ (80056d0 <HAL_RCC_GetSysClockFreq+0x184>)
 8005582:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005584:	e09b      	b.n	80056be <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005586:	4b53      	ldr	r3, [pc, #332]	@ (80056d4 <HAL_RCC_GetSysClockFreq+0x188>)
 8005588:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800558a:	e098      	b.n	80056be <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800558c:	4b4f      	ldr	r3, [pc, #316]	@ (80056cc <HAL_RCC_GetSysClockFreq+0x180>)
 800558e:	685b      	ldr	r3, [r3, #4]
 8005590:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005594:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005596:	4b4d      	ldr	r3, [pc, #308]	@ (80056cc <HAL_RCC_GetSysClockFreq+0x180>)
 8005598:	685b      	ldr	r3, [r3, #4]
 800559a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d028      	beq.n	80055f4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80055a2:	4b4a      	ldr	r3, [pc, #296]	@ (80056cc <HAL_RCC_GetSysClockFreq+0x180>)
 80055a4:	685b      	ldr	r3, [r3, #4]
 80055a6:	099b      	lsrs	r3, r3, #6
 80055a8:	2200      	movs	r2, #0
 80055aa:	623b      	str	r3, [r7, #32]
 80055ac:	627a      	str	r2, [r7, #36]	@ 0x24
 80055ae:	6a3b      	ldr	r3, [r7, #32]
 80055b0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80055b4:	2100      	movs	r1, #0
 80055b6:	4b47      	ldr	r3, [pc, #284]	@ (80056d4 <HAL_RCC_GetSysClockFreq+0x188>)
 80055b8:	fb03 f201 	mul.w	r2, r3, r1
 80055bc:	2300      	movs	r3, #0
 80055be:	fb00 f303 	mul.w	r3, r0, r3
 80055c2:	4413      	add	r3, r2
 80055c4:	4a43      	ldr	r2, [pc, #268]	@ (80056d4 <HAL_RCC_GetSysClockFreq+0x188>)
 80055c6:	fba0 1202 	umull	r1, r2, r0, r2
 80055ca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80055cc:	460a      	mov	r2, r1
 80055ce:	62ba      	str	r2, [r7, #40]	@ 0x28
 80055d0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80055d2:	4413      	add	r3, r2
 80055d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80055d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055d8:	2200      	movs	r2, #0
 80055da:	61bb      	str	r3, [r7, #24]
 80055dc:	61fa      	str	r2, [r7, #28]
 80055de:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80055e2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80055e6:	f7fb fbb7 	bl	8000d58 <__aeabi_uldivmod>
 80055ea:	4602      	mov	r2, r0
 80055ec:	460b      	mov	r3, r1
 80055ee:	4613      	mov	r3, r2
 80055f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80055f2:	e053      	b.n	800569c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80055f4:	4b35      	ldr	r3, [pc, #212]	@ (80056cc <HAL_RCC_GetSysClockFreq+0x180>)
 80055f6:	685b      	ldr	r3, [r3, #4]
 80055f8:	099b      	lsrs	r3, r3, #6
 80055fa:	2200      	movs	r2, #0
 80055fc:	613b      	str	r3, [r7, #16]
 80055fe:	617a      	str	r2, [r7, #20]
 8005600:	693b      	ldr	r3, [r7, #16]
 8005602:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005606:	f04f 0b00 	mov.w	fp, #0
 800560a:	4652      	mov	r2, sl
 800560c:	465b      	mov	r3, fp
 800560e:	f04f 0000 	mov.w	r0, #0
 8005612:	f04f 0100 	mov.w	r1, #0
 8005616:	0159      	lsls	r1, r3, #5
 8005618:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800561c:	0150      	lsls	r0, r2, #5
 800561e:	4602      	mov	r2, r0
 8005620:	460b      	mov	r3, r1
 8005622:	ebb2 080a 	subs.w	r8, r2, sl
 8005626:	eb63 090b 	sbc.w	r9, r3, fp
 800562a:	f04f 0200 	mov.w	r2, #0
 800562e:	f04f 0300 	mov.w	r3, #0
 8005632:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005636:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800563a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800563e:	ebb2 0408 	subs.w	r4, r2, r8
 8005642:	eb63 0509 	sbc.w	r5, r3, r9
 8005646:	f04f 0200 	mov.w	r2, #0
 800564a:	f04f 0300 	mov.w	r3, #0
 800564e:	00eb      	lsls	r3, r5, #3
 8005650:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005654:	00e2      	lsls	r2, r4, #3
 8005656:	4614      	mov	r4, r2
 8005658:	461d      	mov	r5, r3
 800565a:	eb14 030a 	adds.w	r3, r4, sl
 800565e:	603b      	str	r3, [r7, #0]
 8005660:	eb45 030b 	adc.w	r3, r5, fp
 8005664:	607b      	str	r3, [r7, #4]
 8005666:	f04f 0200 	mov.w	r2, #0
 800566a:	f04f 0300 	mov.w	r3, #0
 800566e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005672:	4629      	mov	r1, r5
 8005674:	028b      	lsls	r3, r1, #10
 8005676:	4621      	mov	r1, r4
 8005678:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800567c:	4621      	mov	r1, r4
 800567e:	028a      	lsls	r2, r1, #10
 8005680:	4610      	mov	r0, r2
 8005682:	4619      	mov	r1, r3
 8005684:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005686:	2200      	movs	r2, #0
 8005688:	60bb      	str	r3, [r7, #8]
 800568a:	60fa      	str	r2, [r7, #12]
 800568c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005690:	f7fb fb62 	bl	8000d58 <__aeabi_uldivmod>
 8005694:	4602      	mov	r2, r0
 8005696:	460b      	mov	r3, r1
 8005698:	4613      	mov	r3, r2
 800569a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800569c:	4b0b      	ldr	r3, [pc, #44]	@ (80056cc <HAL_RCC_GetSysClockFreq+0x180>)
 800569e:	685b      	ldr	r3, [r3, #4]
 80056a0:	0c1b      	lsrs	r3, r3, #16
 80056a2:	f003 0303 	and.w	r3, r3, #3
 80056a6:	3301      	adds	r3, #1
 80056a8:	005b      	lsls	r3, r3, #1
 80056aa:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80056ac:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80056ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80056b4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80056b6:	e002      	b.n	80056be <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80056b8:	4b05      	ldr	r3, [pc, #20]	@ (80056d0 <HAL_RCC_GetSysClockFreq+0x184>)
 80056ba:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80056bc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80056be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80056c0:	4618      	mov	r0, r3
 80056c2:	3740      	adds	r7, #64	@ 0x40
 80056c4:	46bd      	mov	sp, r7
 80056c6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80056ca:	bf00      	nop
 80056cc:	40023800 	.word	0x40023800
 80056d0:	00f42400 	.word	0x00f42400
 80056d4:	017d7840 	.word	0x017d7840

080056d8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80056d8:	b480      	push	{r7}
 80056da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80056dc:	4b03      	ldr	r3, [pc, #12]	@ (80056ec <HAL_RCC_GetHCLKFreq+0x14>)
 80056de:	681b      	ldr	r3, [r3, #0]
}
 80056e0:	4618      	mov	r0, r3
 80056e2:	46bd      	mov	sp, r7
 80056e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e8:	4770      	bx	lr
 80056ea:	bf00      	nop
 80056ec:	2000000c 	.word	0x2000000c

080056f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80056f0:	b580      	push	{r7, lr}
 80056f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80056f4:	f7ff fff0 	bl	80056d8 <HAL_RCC_GetHCLKFreq>
 80056f8:	4602      	mov	r2, r0
 80056fa:	4b05      	ldr	r3, [pc, #20]	@ (8005710 <HAL_RCC_GetPCLK1Freq+0x20>)
 80056fc:	689b      	ldr	r3, [r3, #8]
 80056fe:	0a9b      	lsrs	r3, r3, #10
 8005700:	f003 0307 	and.w	r3, r3, #7
 8005704:	4903      	ldr	r1, [pc, #12]	@ (8005714 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005706:	5ccb      	ldrb	r3, [r1, r3]
 8005708:	fa22 f303 	lsr.w	r3, r2, r3
}
 800570c:	4618      	mov	r0, r3
 800570e:	bd80      	pop	{r7, pc}
 8005710:	40023800 	.word	0x40023800
 8005714:	0801f494 	.word	0x0801f494

08005718 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005718:	b580      	push	{r7, lr}
 800571a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800571c:	f7ff ffdc 	bl	80056d8 <HAL_RCC_GetHCLKFreq>
 8005720:	4602      	mov	r2, r0
 8005722:	4b05      	ldr	r3, [pc, #20]	@ (8005738 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005724:	689b      	ldr	r3, [r3, #8]
 8005726:	0b5b      	lsrs	r3, r3, #13
 8005728:	f003 0307 	and.w	r3, r3, #7
 800572c:	4903      	ldr	r1, [pc, #12]	@ (800573c <HAL_RCC_GetPCLK2Freq+0x24>)
 800572e:	5ccb      	ldrb	r3, [r1, r3]
 8005730:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005734:	4618      	mov	r0, r3
 8005736:	bd80      	pop	{r7, pc}
 8005738:	40023800 	.word	0x40023800
 800573c:	0801f494 	.word	0x0801f494

08005740 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005740:	b580      	push	{r7, lr}
 8005742:	b082      	sub	sp, #8
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2b00      	cmp	r3, #0
 800574c:	d101      	bne.n	8005752 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800574e:	2301      	movs	r3, #1
 8005750:	e041      	b.n	80057d6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005758:	b2db      	uxtb	r3, r3
 800575a:	2b00      	cmp	r3, #0
 800575c:	d106      	bne.n	800576c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	2200      	movs	r2, #0
 8005762:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005766:	6878      	ldr	r0, [r7, #4]
 8005768:	f7fc ffea 	bl	8002740 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2202      	movs	r2, #2
 8005770:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681a      	ldr	r2, [r3, #0]
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	3304      	adds	r3, #4
 800577c:	4619      	mov	r1, r3
 800577e:	4610      	mov	r0, r2
 8005780:	f000 fe14 	bl	80063ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2201      	movs	r2, #1
 8005788:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2201      	movs	r2, #1
 8005790:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2201      	movs	r2, #1
 8005798:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2201      	movs	r2, #1
 80057a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2201      	movs	r2, #1
 80057a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2201      	movs	r2, #1
 80057b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2201      	movs	r2, #1
 80057b8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2201      	movs	r2, #1
 80057c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2201      	movs	r2, #1
 80057c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	2201      	movs	r2, #1
 80057d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80057d4:	2300      	movs	r3, #0
}
 80057d6:	4618      	mov	r0, r3
 80057d8:	3708      	adds	r7, #8
 80057da:	46bd      	mov	sp, r7
 80057dc:	bd80      	pop	{r7, pc}
	...

080057e0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80057e0:	b480      	push	{r7}
 80057e2:	b085      	sub	sp, #20
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80057ee:	b2db      	uxtb	r3, r3
 80057f0:	2b01      	cmp	r3, #1
 80057f2:	d001      	beq.n	80057f8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80057f4:	2301      	movs	r3, #1
 80057f6:	e044      	b.n	8005882 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	2202      	movs	r2, #2
 80057fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	68da      	ldr	r2, [r3, #12]
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	f042 0201 	orr.w	r2, r2, #1
 800580e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	4a1e      	ldr	r2, [pc, #120]	@ (8005890 <HAL_TIM_Base_Start_IT+0xb0>)
 8005816:	4293      	cmp	r3, r2
 8005818:	d018      	beq.n	800584c <HAL_TIM_Base_Start_IT+0x6c>
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005822:	d013      	beq.n	800584c <HAL_TIM_Base_Start_IT+0x6c>
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	4a1a      	ldr	r2, [pc, #104]	@ (8005894 <HAL_TIM_Base_Start_IT+0xb4>)
 800582a:	4293      	cmp	r3, r2
 800582c:	d00e      	beq.n	800584c <HAL_TIM_Base_Start_IT+0x6c>
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	4a19      	ldr	r2, [pc, #100]	@ (8005898 <HAL_TIM_Base_Start_IT+0xb8>)
 8005834:	4293      	cmp	r3, r2
 8005836:	d009      	beq.n	800584c <HAL_TIM_Base_Start_IT+0x6c>
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	4a17      	ldr	r2, [pc, #92]	@ (800589c <HAL_TIM_Base_Start_IT+0xbc>)
 800583e:	4293      	cmp	r3, r2
 8005840:	d004      	beq.n	800584c <HAL_TIM_Base_Start_IT+0x6c>
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	4a16      	ldr	r2, [pc, #88]	@ (80058a0 <HAL_TIM_Base_Start_IT+0xc0>)
 8005848:	4293      	cmp	r3, r2
 800584a:	d111      	bne.n	8005870 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	689b      	ldr	r3, [r3, #8]
 8005852:	f003 0307 	and.w	r3, r3, #7
 8005856:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	2b06      	cmp	r3, #6
 800585c:	d010      	beq.n	8005880 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	681a      	ldr	r2, [r3, #0]
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f042 0201 	orr.w	r2, r2, #1
 800586c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800586e:	e007      	b.n	8005880 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	681a      	ldr	r2, [r3, #0]
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f042 0201 	orr.w	r2, r2, #1
 800587e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005880:	2300      	movs	r3, #0
}
 8005882:	4618      	mov	r0, r3
 8005884:	3714      	adds	r7, #20
 8005886:	46bd      	mov	sp, r7
 8005888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588c:	4770      	bx	lr
 800588e:	bf00      	nop
 8005890:	40010000 	.word	0x40010000
 8005894:	40000400 	.word	0x40000400
 8005898:	40000800 	.word	0x40000800
 800589c:	40000c00 	.word	0x40000c00
 80058a0:	40014000 	.word	0x40014000

080058a4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80058a4:	b580      	push	{r7, lr}
 80058a6:	b082      	sub	sp, #8
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d101      	bne.n	80058b6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80058b2:	2301      	movs	r3, #1
 80058b4:	e041      	b.n	800593a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80058bc:	b2db      	uxtb	r3, r3
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d106      	bne.n	80058d0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	2200      	movs	r2, #0
 80058c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80058ca:	6878      	ldr	r0, [r7, #4]
 80058cc:	f7fc ffec 	bl	80028a8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2202      	movs	r2, #2
 80058d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681a      	ldr	r2, [r3, #0]
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	3304      	adds	r3, #4
 80058e0:	4619      	mov	r1, r3
 80058e2:	4610      	mov	r0, r2
 80058e4:	f000 fd62 	bl	80063ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	2201      	movs	r2, #1
 80058ec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	2201      	movs	r2, #1
 80058f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	2201      	movs	r2, #1
 80058fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	2201      	movs	r2, #1
 8005904:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	2201      	movs	r2, #1
 800590c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2201      	movs	r2, #1
 8005914:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	2201      	movs	r2, #1
 800591c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	2201      	movs	r2, #1
 8005924:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2201      	movs	r2, #1
 800592c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2201      	movs	r2, #1
 8005934:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005938:	2300      	movs	r3, #0
}
 800593a:	4618      	mov	r0, r3
 800593c:	3708      	adds	r7, #8
 800593e:	46bd      	mov	sp, r7
 8005940:	bd80      	pop	{r7, pc}
	...

08005944 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005944:	b580      	push	{r7, lr}
 8005946:	b084      	sub	sp, #16
 8005948:	af00      	add	r7, sp, #0
 800594a:	6078      	str	r0, [r7, #4]
 800594c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800594e:	683b      	ldr	r3, [r7, #0]
 8005950:	2b00      	cmp	r3, #0
 8005952:	d109      	bne.n	8005968 <HAL_TIM_PWM_Start+0x24>
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800595a:	b2db      	uxtb	r3, r3
 800595c:	2b01      	cmp	r3, #1
 800595e:	bf14      	ite	ne
 8005960:	2301      	movne	r3, #1
 8005962:	2300      	moveq	r3, #0
 8005964:	b2db      	uxtb	r3, r3
 8005966:	e022      	b.n	80059ae <HAL_TIM_PWM_Start+0x6a>
 8005968:	683b      	ldr	r3, [r7, #0]
 800596a:	2b04      	cmp	r3, #4
 800596c:	d109      	bne.n	8005982 <HAL_TIM_PWM_Start+0x3e>
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005974:	b2db      	uxtb	r3, r3
 8005976:	2b01      	cmp	r3, #1
 8005978:	bf14      	ite	ne
 800597a:	2301      	movne	r3, #1
 800597c:	2300      	moveq	r3, #0
 800597e:	b2db      	uxtb	r3, r3
 8005980:	e015      	b.n	80059ae <HAL_TIM_PWM_Start+0x6a>
 8005982:	683b      	ldr	r3, [r7, #0]
 8005984:	2b08      	cmp	r3, #8
 8005986:	d109      	bne.n	800599c <HAL_TIM_PWM_Start+0x58>
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800598e:	b2db      	uxtb	r3, r3
 8005990:	2b01      	cmp	r3, #1
 8005992:	bf14      	ite	ne
 8005994:	2301      	movne	r3, #1
 8005996:	2300      	moveq	r3, #0
 8005998:	b2db      	uxtb	r3, r3
 800599a:	e008      	b.n	80059ae <HAL_TIM_PWM_Start+0x6a>
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80059a2:	b2db      	uxtb	r3, r3
 80059a4:	2b01      	cmp	r3, #1
 80059a6:	bf14      	ite	ne
 80059a8:	2301      	movne	r3, #1
 80059aa:	2300      	moveq	r3, #0
 80059ac:	b2db      	uxtb	r3, r3
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d001      	beq.n	80059b6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80059b2:	2301      	movs	r3, #1
 80059b4:	e068      	b.n	8005a88 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80059b6:	683b      	ldr	r3, [r7, #0]
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d104      	bne.n	80059c6 <HAL_TIM_PWM_Start+0x82>
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	2202      	movs	r2, #2
 80059c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80059c4:	e013      	b.n	80059ee <HAL_TIM_PWM_Start+0xaa>
 80059c6:	683b      	ldr	r3, [r7, #0]
 80059c8:	2b04      	cmp	r3, #4
 80059ca:	d104      	bne.n	80059d6 <HAL_TIM_PWM_Start+0x92>
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2202      	movs	r2, #2
 80059d0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80059d4:	e00b      	b.n	80059ee <HAL_TIM_PWM_Start+0xaa>
 80059d6:	683b      	ldr	r3, [r7, #0]
 80059d8:	2b08      	cmp	r3, #8
 80059da:	d104      	bne.n	80059e6 <HAL_TIM_PWM_Start+0xa2>
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2202      	movs	r2, #2
 80059e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80059e4:	e003      	b.n	80059ee <HAL_TIM_PWM_Start+0xaa>
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	2202      	movs	r2, #2
 80059ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	2201      	movs	r2, #1
 80059f4:	6839      	ldr	r1, [r7, #0]
 80059f6:	4618      	mov	r0, r3
 80059f8:	f000 ff84 	bl	8006904 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	4a23      	ldr	r2, [pc, #140]	@ (8005a90 <HAL_TIM_PWM_Start+0x14c>)
 8005a02:	4293      	cmp	r3, r2
 8005a04:	d107      	bne.n	8005a16 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005a14:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	4a1d      	ldr	r2, [pc, #116]	@ (8005a90 <HAL_TIM_PWM_Start+0x14c>)
 8005a1c:	4293      	cmp	r3, r2
 8005a1e:	d018      	beq.n	8005a52 <HAL_TIM_PWM_Start+0x10e>
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a28:	d013      	beq.n	8005a52 <HAL_TIM_PWM_Start+0x10e>
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	4a19      	ldr	r2, [pc, #100]	@ (8005a94 <HAL_TIM_PWM_Start+0x150>)
 8005a30:	4293      	cmp	r3, r2
 8005a32:	d00e      	beq.n	8005a52 <HAL_TIM_PWM_Start+0x10e>
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	4a17      	ldr	r2, [pc, #92]	@ (8005a98 <HAL_TIM_PWM_Start+0x154>)
 8005a3a:	4293      	cmp	r3, r2
 8005a3c:	d009      	beq.n	8005a52 <HAL_TIM_PWM_Start+0x10e>
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	4a16      	ldr	r2, [pc, #88]	@ (8005a9c <HAL_TIM_PWM_Start+0x158>)
 8005a44:	4293      	cmp	r3, r2
 8005a46:	d004      	beq.n	8005a52 <HAL_TIM_PWM_Start+0x10e>
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	4a14      	ldr	r2, [pc, #80]	@ (8005aa0 <HAL_TIM_PWM_Start+0x15c>)
 8005a4e:	4293      	cmp	r3, r2
 8005a50:	d111      	bne.n	8005a76 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	689b      	ldr	r3, [r3, #8]
 8005a58:	f003 0307 	and.w	r3, r3, #7
 8005a5c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	2b06      	cmp	r3, #6
 8005a62:	d010      	beq.n	8005a86 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	681a      	ldr	r2, [r3, #0]
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f042 0201 	orr.w	r2, r2, #1
 8005a72:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a74:	e007      	b.n	8005a86 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	681a      	ldr	r2, [r3, #0]
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f042 0201 	orr.w	r2, r2, #1
 8005a84:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005a86:	2300      	movs	r3, #0
}
 8005a88:	4618      	mov	r0, r3
 8005a8a:	3710      	adds	r7, #16
 8005a8c:	46bd      	mov	sp, r7
 8005a8e:	bd80      	pop	{r7, pc}
 8005a90:	40010000 	.word	0x40010000
 8005a94:	40000400 	.word	0x40000400
 8005a98:	40000800 	.word	0x40000800
 8005a9c:	40000c00 	.word	0x40000c00
 8005aa0:	40014000 	.word	0x40014000

08005aa4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8005aa4:	b580      	push	{r7, lr}
 8005aa6:	b086      	sub	sp, #24
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	6078      	str	r0, [r7, #4]
 8005aac:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d101      	bne.n	8005ab8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005ab4:	2301      	movs	r3, #1
 8005ab6:	e097      	b.n	8005be8 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005abe:	b2db      	uxtb	r3, r3
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d106      	bne.n	8005ad2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	2200      	movs	r2, #0
 8005ac8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005acc:	6878      	ldr	r0, [r7, #4]
 8005ace:	f7fc fe5f 	bl	8002790 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	2202      	movs	r2, #2
 8005ad6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	689b      	ldr	r3, [r3, #8]
 8005ae0:	687a      	ldr	r2, [r7, #4]
 8005ae2:	6812      	ldr	r2, [r2, #0]
 8005ae4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005ae8:	f023 0307 	bic.w	r3, r3, #7
 8005aec:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681a      	ldr	r2, [r3, #0]
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	3304      	adds	r3, #4
 8005af6:	4619      	mov	r1, r3
 8005af8:	4610      	mov	r0, r2
 8005afa:	f000 fc57 	bl	80063ac <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	689b      	ldr	r3, [r3, #8]
 8005b04:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	699b      	ldr	r3, [r3, #24]
 8005b0c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	6a1b      	ldr	r3, [r3, #32]
 8005b14:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005b16:	683b      	ldr	r3, [r7, #0]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	697a      	ldr	r2, [r7, #20]
 8005b1c:	4313      	orrs	r3, r2
 8005b1e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005b20:	693b      	ldr	r3, [r7, #16]
 8005b22:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b26:	f023 0303 	bic.w	r3, r3, #3
 8005b2a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005b2c:	683b      	ldr	r3, [r7, #0]
 8005b2e:	689a      	ldr	r2, [r3, #8]
 8005b30:	683b      	ldr	r3, [r7, #0]
 8005b32:	699b      	ldr	r3, [r3, #24]
 8005b34:	021b      	lsls	r3, r3, #8
 8005b36:	4313      	orrs	r3, r2
 8005b38:	693a      	ldr	r2, [r7, #16]
 8005b3a:	4313      	orrs	r3, r2
 8005b3c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005b3e:	693b      	ldr	r3, [r7, #16]
 8005b40:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8005b44:	f023 030c 	bic.w	r3, r3, #12
 8005b48:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005b4a:	693b      	ldr	r3, [r7, #16]
 8005b4c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005b50:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005b54:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	68da      	ldr	r2, [r3, #12]
 8005b5a:	683b      	ldr	r3, [r7, #0]
 8005b5c:	69db      	ldr	r3, [r3, #28]
 8005b5e:	021b      	lsls	r3, r3, #8
 8005b60:	4313      	orrs	r3, r2
 8005b62:	693a      	ldr	r2, [r7, #16]
 8005b64:	4313      	orrs	r3, r2
 8005b66:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005b68:	683b      	ldr	r3, [r7, #0]
 8005b6a:	691b      	ldr	r3, [r3, #16]
 8005b6c:	011a      	lsls	r2, r3, #4
 8005b6e:	683b      	ldr	r3, [r7, #0]
 8005b70:	6a1b      	ldr	r3, [r3, #32]
 8005b72:	031b      	lsls	r3, r3, #12
 8005b74:	4313      	orrs	r3, r2
 8005b76:	693a      	ldr	r2, [r7, #16]
 8005b78:	4313      	orrs	r3, r2
 8005b7a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8005b82:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8005b8a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005b8c:	683b      	ldr	r3, [r7, #0]
 8005b8e:	685a      	ldr	r2, [r3, #4]
 8005b90:	683b      	ldr	r3, [r7, #0]
 8005b92:	695b      	ldr	r3, [r3, #20]
 8005b94:	011b      	lsls	r3, r3, #4
 8005b96:	4313      	orrs	r3, r2
 8005b98:	68fa      	ldr	r2, [r7, #12]
 8005b9a:	4313      	orrs	r3, r2
 8005b9c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	697a      	ldr	r2, [r7, #20]
 8005ba4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	693a      	ldr	r2, [r7, #16]
 8005bac:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	68fa      	ldr	r2, [r7, #12]
 8005bb4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	2201      	movs	r2, #1
 8005bba:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	2201      	movs	r2, #1
 8005bc2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	2201      	movs	r2, #1
 8005bca:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	2201      	movs	r2, #1
 8005bd2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	2201      	movs	r2, #1
 8005bda:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	2201      	movs	r2, #1
 8005be2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005be6:	2300      	movs	r3, #0
}
 8005be8:	4618      	mov	r0, r3
 8005bea:	3718      	adds	r7, #24
 8005bec:	46bd      	mov	sp, r7
 8005bee:	bd80      	pop	{r7, pc}

08005bf0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005bf0:	b580      	push	{r7, lr}
 8005bf2:	b084      	sub	sp, #16
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	6078      	str	r0, [r7, #4]
 8005bf8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005c00:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005c08:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005c10:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005c18:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005c1a:	683b      	ldr	r3, [r7, #0]
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d110      	bne.n	8005c42 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005c20:	7bfb      	ldrb	r3, [r7, #15]
 8005c22:	2b01      	cmp	r3, #1
 8005c24:	d102      	bne.n	8005c2c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005c26:	7b7b      	ldrb	r3, [r7, #13]
 8005c28:	2b01      	cmp	r3, #1
 8005c2a:	d001      	beq.n	8005c30 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8005c2c:	2301      	movs	r3, #1
 8005c2e:	e069      	b.n	8005d04 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2202      	movs	r2, #2
 8005c34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2202      	movs	r2, #2
 8005c3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005c40:	e031      	b.n	8005ca6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005c42:	683b      	ldr	r3, [r7, #0]
 8005c44:	2b04      	cmp	r3, #4
 8005c46:	d110      	bne.n	8005c6a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005c48:	7bbb      	ldrb	r3, [r7, #14]
 8005c4a:	2b01      	cmp	r3, #1
 8005c4c:	d102      	bne.n	8005c54 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005c4e:	7b3b      	ldrb	r3, [r7, #12]
 8005c50:	2b01      	cmp	r3, #1
 8005c52:	d001      	beq.n	8005c58 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8005c54:	2301      	movs	r3, #1
 8005c56:	e055      	b.n	8005d04 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2202      	movs	r2, #2
 8005c5c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2202      	movs	r2, #2
 8005c64:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005c68:	e01d      	b.n	8005ca6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005c6a:	7bfb      	ldrb	r3, [r7, #15]
 8005c6c:	2b01      	cmp	r3, #1
 8005c6e:	d108      	bne.n	8005c82 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005c70:	7bbb      	ldrb	r3, [r7, #14]
 8005c72:	2b01      	cmp	r3, #1
 8005c74:	d105      	bne.n	8005c82 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005c76:	7b7b      	ldrb	r3, [r7, #13]
 8005c78:	2b01      	cmp	r3, #1
 8005c7a:	d102      	bne.n	8005c82 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005c7c:	7b3b      	ldrb	r3, [r7, #12]
 8005c7e:	2b01      	cmp	r3, #1
 8005c80:	d001      	beq.n	8005c86 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8005c82:	2301      	movs	r3, #1
 8005c84:	e03e      	b.n	8005d04 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	2202      	movs	r2, #2
 8005c8a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	2202      	movs	r2, #2
 8005c92:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	2202      	movs	r2, #2
 8005c9a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	2202      	movs	r2, #2
 8005ca2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8005ca6:	683b      	ldr	r3, [r7, #0]
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d003      	beq.n	8005cb4 <HAL_TIM_Encoder_Start+0xc4>
 8005cac:	683b      	ldr	r3, [r7, #0]
 8005cae:	2b04      	cmp	r3, #4
 8005cb0:	d008      	beq.n	8005cc4 <HAL_TIM_Encoder_Start+0xd4>
 8005cb2:	e00f      	b.n	8005cd4 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	2201      	movs	r2, #1
 8005cba:	2100      	movs	r1, #0
 8005cbc:	4618      	mov	r0, r3
 8005cbe:	f000 fe21 	bl	8006904 <TIM_CCxChannelCmd>
      break;
 8005cc2:	e016      	b.n	8005cf2 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	2201      	movs	r2, #1
 8005cca:	2104      	movs	r1, #4
 8005ccc:	4618      	mov	r0, r3
 8005cce:	f000 fe19 	bl	8006904 <TIM_CCxChannelCmd>
      break;
 8005cd2:	e00e      	b.n	8005cf2 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	2201      	movs	r2, #1
 8005cda:	2100      	movs	r1, #0
 8005cdc:	4618      	mov	r0, r3
 8005cde:	f000 fe11 	bl	8006904 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	2201      	movs	r2, #1
 8005ce8:	2104      	movs	r1, #4
 8005cea:	4618      	mov	r0, r3
 8005cec:	f000 fe0a 	bl	8006904 <TIM_CCxChannelCmd>
      break;
 8005cf0:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	681a      	ldr	r2, [r3, #0]
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	f042 0201 	orr.w	r2, r2, #1
 8005d00:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005d02:	2300      	movs	r3, #0
}
 8005d04:	4618      	mov	r0, r3
 8005d06:	3710      	adds	r7, #16
 8005d08:	46bd      	mov	sp, r7
 8005d0a:	bd80      	pop	{r7, pc}

08005d0c <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005d0c:	b580      	push	{r7, lr}
 8005d0e:	b084      	sub	sp, #16
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	6078      	str	r0, [r7, #4]
 8005d14:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005d1c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005d24:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005d2c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005d34:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005d36:	683b      	ldr	r3, [r7, #0]
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d110      	bne.n	8005d5e <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005d3c:	7bfb      	ldrb	r3, [r7, #15]
 8005d3e:	2b01      	cmp	r3, #1
 8005d40:	d102      	bne.n	8005d48 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005d42:	7b7b      	ldrb	r3, [r7, #13]
 8005d44:	2b01      	cmp	r3, #1
 8005d46:	d001      	beq.n	8005d4c <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8005d48:	2301      	movs	r3, #1
 8005d4a:	e089      	b.n	8005e60 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	2202      	movs	r2, #2
 8005d50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	2202      	movs	r2, #2
 8005d58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005d5c:	e031      	b.n	8005dc2 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005d5e:	683b      	ldr	r3, [r7, #0]
 8005d60:	2b04      	cmp	r3, #4
 8005d62:	d110      	bne.n	8005d86 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005d64:	7bbb      	ldrb	r3, [r7, #14]
 8005d66:	2b01      	cmp	r3, #1
 8005d68:	d102      	bne.n	8005d70 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005d6a:	7b3b      	ldrb	r3, [r7, #12]
 8005d6c:	2b01      	cmp	r3, #1
 8005d6e:	d001      	beq.n	8005d74 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8005d70:	2301      	movs	r3, #1
 8005d72:	e075      	b.n	8005e60 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	2202      	movs	r2, #2
 8005d78:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	2202      	movs	r2, #2
 8005d80:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005d84:	e01d      	b.n	8005dc2 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005d86:	7bfb      	ldrb	r3, [r7, #15]
 8005d88:	2b01      	cmp	r3, #1
 8005d8a:	d108      	bne.n	8005d9e <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005d8c:	7bbb      	ldrb	r3, [r7, #14]
 8005d8e:	2b01      	cmp	r3, #1
 8005d90:	d105      	bne.n	8005d9e <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005d92:	7b7b      	ldrb	r3, [r7, #13]
 8005d94:	2b01      	cmp	r3, #1
 8005d96:	d102      	bne.n	8005d9e <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005d98:	7b3b      	ldrb	r3, [r7, #12]
 8005d9a:	2b01      	cmp	r3, #1
 8005d9c:	d001      	beq.n	8005da2 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8005d9e:	2301      	movs	r3, #1
 8005da0:	e05e      	b.n	8005e60 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	2202      	movs	r2, #2
 8005da6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	2202      	movs	r2, #2
 8005dae:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	2202      	movs	r2, #2
 8005db6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	2202      	movs	r2, #2
 8005dbe:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8005dc2:	683b      	ldr	r3, [r7, #0]
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d003      	beq.n	8005dd0 <HAL_TIM_Encoder_Start_IT+0xc4>
 8005dc8:	683b      	ldr	r3, [r7, #0]
 8005dca:	2b04      	cmp	r3, #4
 8005dcc:	d010      	beq.n	8005df0 <HAL_TIM_Encoder_Start_IT+0xe4>
 8005dce:	e01f      	b.n	8005e10 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	2201      	movs	r2, #1
 8005dd6:	2100      	movs	r1, #0
 8005dd8:	4618      	mov	r0, r3
 8005dda:	f000 fd93 	bl	8006904 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	68da      	ldr	r2, [r3, #12]
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f042 0202 	orr.w	r2, r2, #2
 8005dec:	60da      	str	r2, [r3, #12]
      break;
 8005dee:	e02e      	b.n	8005e4e <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	2201      	movs	r2, #1
 8005df6:	2104      	movs	r1, #4
 8005df8:	4618      	mov	r0, r3
 8005dfa:	f000 fd83 	bl	8006904 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	68da      	ldr	r2, [r3, #12]
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f042 0204 	orr.w	r2, r2, #4
 8005e0c:	60da      	str	r2, [r3, #12]
      break;
 8005e0e:	e01e      	b.n	8005e4e <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	2201      	movs	r2, #1
 8005e16:	2100      	movs	r1, #0
 8005e18:	4618      	mov	r0, r3
 8005e1a:	f000 fd73 	bl	8006904 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	2201      	movs	r2, #1
 8005e24:	2104      	movs	r1, #4
 8005e26:	4618      	mov	r0, r3
 8005e28:	f000 fd6c 	bl	8006904 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	68da      	ldr	r2, [r3, #12]
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	f042 0202 	orr.w	r2, r2, #2
 8005e3a:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	68da      	ldr	r2, [r3, #12]
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f042 0204 	orr.w	r2, r2, #4
 8005e4a:	60da      	str	r2, [r3, #12]
      break;
 8005e4c:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	681a      	ldr	r2, [r3, #0]
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	f042 0201 	orr.w	r2, r2, #1
 8005e5c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005e5e:	2300      	movs	r3, #0
}
 8005e60:	4618      	mov	r0, r3
 8005e62:	3710      	adds	r7, #16
 8005e64:	46bd      	mov	sp, r7
 8005e66:	bd80      	pop	{r7, pc}

08005e68 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005e68:	b580      	push	{r7, lr}
 8005e6a:	b084      	sub	sp, #16
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	68db      	ldr	r3, [r3, #12]
 8005e76:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	691b      	ldr	r3, [r3, #16]
 8005e7e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005e80:	68bb      	ldr	r3, [r7, #8]
 8005e82:	f003 0302 	and.w	r3, r3, #2
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d020      	beq.n	8005ecc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	f003 0302 	and.w	r3, r3, #2
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d01b      	beq.n	8005ecc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f06f 0202 	mvn.w	r2, #2
 8005e9c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	2201      	movs	r2, #1
 8005ea2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	699b      	ldr	r3, [r3, #24]
 8005eaa:	f003 0303 	and.w	r3, r3, #3
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d003      	beq.n	8005eba <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005eb2:	6878      	ldr	r0, [r7, #4]
 8005eb4:	f000 fa5b 	bl	800636e <HAL_TIM_IC_CaptureCallback>
 8005eb8:	e005      	b.n	8005ec6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005eba:	6878      	ldr	r0, [r7, #4]
 8005ebc:	f000 fa4d 	bl	800635a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ec0:	6878      	ldr	r0, [r7, #4]
 8005ec2:	f000 fa5e 	bl	8006382 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	2200      	movs	r2, #0
 8005eca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005ecc:	68bb      	ldr	r3, [r7, #8]
 8005ece:	f003 0304 	and.w	r3, r3, #4
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d020      	beq.n	8005f18 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	f003 0304 	and.w	r3, r3, #4
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d01b      	beq.n	8005f18 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	f06f 0204 	mvn.w	r2, #4
 8005ee8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	2202      	movs	r2, #2
 8005eee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	699b      	ldr	r3, [r3, #24]
 8005ef6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d003      	beq.n	8005f06 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005efe:	6878      	ldr	r0, [r7, #4]
 8005f00:	f000 fa35 	bl	800636e <HAL_TIM_IC_CaptureCallback>
 8005f04:	e005      	b.n	8005f12 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f06:	6878      	ldr	r0, [r7, #4]
 8005f08:	f000 fa27 	bl	800635a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f0c:	6878      	ldr	r0, [r7, #4]
 8005f0e:	f000 fa38 	bl	8006382 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	2200      	movs	r2, #0
 8005f16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005f18:	68bb      	ldr	r3, [r7, #8]
 8005f1a:	f003 0308 	and.w	r3, r3, #8
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d020      	beq.n	8005f64 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	f003 0308 	and.w	r3, r3, #8
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d01b      	beq.n	8005f64 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f06f 0208 	mvn.w	r2, #8
 8005f34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	2204      	movs	r2, #4
 8005f3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	69db      	ldr	r3, [r3, #28]
 8005f42:	f003 0303 	and.w	r3, r3, #3
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d003      	beq.n	8005f52 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f4a:	6878      	ldr	r0, [r7, #4]
 8005f4c:	f000 fa0f 	bl	800636e <HAL_TIM_IC_CaptureCallback>
 8005f50:	e005      	b.n	8005f5e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f52:	6878      	ldr	r0, [r7, #4]
 8005f54:	f000 fa01 	bl	800635a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f58:	6878      	ldr	r0, [r7, #4]
 8005f5a:	f000 fa12 	bl	8006382 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	2200      	movs	r2, #0
 8005f62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005f64:	68bb      	ldr	r3, [r7, #8]
 8005f66:	f003 0310 	and.w	r3, r3, #16
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d020      	beq.n	8005fb0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	f003 0310 	and.w	r3, r3, #16
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d01b      	beq.n	8005fb0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	f06f 0210 	mvn.w	r2, #16
 8005f80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	2208      	movs	r2, #8
 8005f86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	69db      	ldr	r3, [r3, #28]
 8005f8e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d003      	beq.n	8005f9e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f96:	6878      	ldr	r0, [r7, #4]
 8005f98:	f000 f9e9 	bl	800636e <HAL_TIM_IC_CaptureCallback>
 8005f9c:	e005      	b.n	8005faa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f9e:	6878      	ldr	r0, [r7, #4]
 8005fa0:	f000 f9db 	bl	800635a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005fa4:	6878      	ldr	r0, [r7, #4]
 8005fa6:	f000 f9ec 	bl	8006382 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	2200      	movs	r2, #0
 8005fae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005fb0:	68bb      	ldr	r3, [r7, #8]
 8005fb2:	f003 0301 	and.w	r3, r3, #1
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d00c      	beq.n	8005fd4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	f003 0301 	and.w	r3, r3, #1
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d007      	beq.n	8005fd4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f06f 0201 	mvn.w	r2, #1
 8005fcc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005fce:	6878      	ldr	r0, [r7, #4]
 8005fd0:	f7fb fc58 	bl	8001884 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005fd4:	68bb      	ldr	r3, [r7, #8]
 8005fd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d00c      	beq.n	8005ff8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d007      	beq.n	8005ff8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005ff0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005ff2:	6878      	ldr	r0, [r7, #4]
 8005ff4:	f000 fd24 	bl	8006a40 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005ff8:	68bb      	ldr	r3, [r7, #8]
 8005ffa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d00c      	beq.n	800601c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006008:	2b00      	cmp	r3, #0
 800600a:	d007      	beq.n	800601c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006014:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006016:	6878      	ldr	r0, [r7, #4]
 8006018:	f000 f9bd 	bl	8006396 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800601c:	68bb      	ldr	r3, [r7, #8]
 800601e:	f003 0320 	and.w	r3, r3, #32
 8006022:	2b00      	cmp	r3, #0
 8006024:	d00c      	beq.n	8006040 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	f003 0320 	and.w	r3, r3, #32
 800602c:	2b00      	cmp	r3, #0
 800602e:	d007      	beq.n	8006040 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	f06f 0220 	mvn.w	r2, #32
 8006038:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800603a:	6878      	ldr	r0, [r7, #4]
 800603c:	f000 fcf6 	bl	8006a2c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006040:	bf00      	nop
 8006042:	3710      	adds	r7, #16
 8006044:	46bd      	mov	sp, r7
 8006046:	bd80      	pop	{r7, pc}

08006048 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006048:	b580      	push	{r7, lr}
 800604a:	b086      	sub	sp, #24
 800604c:	af00      	add	r7, sp, #0
 800604e:	60f8      	str	r0, [r7, #12]
 8006050:	60b9      	str	r1, [r7, #8]
 8006052:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006054:	2300      	movs	r3, #0
 8006056:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800605e:	2b01      	cmp	r3, #1
 8006060:	d101      	bne.n	8006066 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006062:	2302      	movs	r3, #2
 8006064:	e0ae      	b.n	80061c4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	2201      	movs	r2, #1
 800606a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	2b0c      	cmp	r3, #12
 8006072:	f200 809f 	bhi.w	80061b4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006076:	a201      	add	r2, pc, #4	@ (adr r2, 800607c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006078:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800607c:	080060b1 	.word	0x080060b1
 8006080:	080061b5 	.word	0x080061b5
 8006084:	080061b5 	.word	0x080061b5
 8006088:	080061b5 	.word	0x080061b5
 800608c:	080060f1 	.word	0x080060f1
 8006090:	080061b5 	.word	0x080061b5
 8006094:	080061b5 	.word	0x080061b5
 8006098:	080061b5 	.word	0x080061b5
 800609c:	08006133 	.word	0x08006133
 80060a0:	080061b5 	.word	0x080061b5
 80060a4:	080061b5 	.word	0x080061b5
 80060a8:	080061b5 	.word	0x080061b5
 80060ac:	08006173 	.word	0x08006173
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	68b9      	ldr	r1, [r7, #8]
 80060b6:	4618      	mov	r0, r3
 80060b8:	f000 f9fe 	bl	80064b8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	699a      	ldr	r2, [r3, #24]
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	f042 0208 	orr.w	r2, r2, #8
 80060ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	699a      	ldr	r2, [r3, #24]
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	f022 0204 	bic.w	r2, r2, #4
 80060da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	6999      	ldr	r1, [r3, #24]
 80060e2:	68bb      	ldr	r3, [r7, #8]
 80060e4:	691a      	ldr	r2, [r3, #16]
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	430a      	orrs	r2, r1
 80060ec:	619a      	str	r2, [r3, #24]
      break;
 80060ee:	e064      	b.n	80061ba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	68b9      	ldr	r1, [r7, #8]
 80060f6:	4618      	mov	r0, r3
 80060f8:	f000 fa44 	bl	8006584 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	699a      	ldr	r2, [r3, #24]
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800610a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	699a      	ldr	r2, [r3, #24]
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800611a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	6999      	ldr	r1, [r3, #24]
 8006122:	68bb      	ldr	r3, [r7, #8]
 8006124:	691b      	ldr	r3, [r3, #16]
 8006126:	021a      	lsls	r2, r3, #8
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	430a      	orrs	r2, r1
 800612e:	619a      	str	r2, [r3, #24]
      break;
 8006130:	e043      	b.n	80061ba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	68b9      	ldr	r1, [r7, #8]
 8006138:	4618      	mov	r0, r3
 800613a:	f000 fa8f 	bl	800665c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	69da      	ldr	r2, [r3, #28]
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	f042 0208 	orr.w	r2, r2, #8
 800614c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	69da      	ldr	r2, [r3, #28]
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f022 0204 	bic.w	r2, r2, #4
 800615c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	69d9      	ldr	r1, [r3, #28]
 8006164:	68bb      	ldr	r3, [r7, #8]
 8006166:	691a      	ldr	r2, [r3, #16]
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	430a      	orrs	r2, r1
 800616e:	61da      	str	r2, [r3, #28]
      break;
 8006170:	e023      	b.n	80061ba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	68b9      	ldr	r1, [r7, #8]
 8006178:	4618      	mov	r0, r3
 800617a:	f000 fad9 	bl	8006730 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	69da      	ldr	r2, [r3, #28]
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800618c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	69da      	ldr	r2, [r3, #28]
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800619c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	69d9      	ldr	r1, [r3, #28]
 80061a4:	68bb      	ldr	r3, [r7, #8]
 80061a6:	691b      	ldr	r3, [r3, #16]
 80061a8:	021a      	lsls	r2, r3, #8
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	430a      	orrs	r2, r1
 80061b0:	61da      	str	r2, [r3, #28]
      break;
 80061b2:	e002      	b.n	80061ba <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80061b4:	2301      	movs	r3, #1
 80061b6:	75fb      	strb	r3, [r7, #23]
      break;
 80061b8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	2200      	movs	r2, #0
 80061be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80061c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80061c4:	4618      	mov	r0, r3
 80061c6:	3718      	adds	r7, #24
 80061c8:	46bd      	mov	sp, r7
 80061ca:	bd80      	pop	{r7, pc}

080061cc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80061cc:	b580      	push	{r7, lr}
 80061ce:	b084      	sub	sp, #16
 80061d0:	af00      	add	r7, sp, #0
 80061d2:	6078      	str	r0, [r7, #4]
 80061d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80061d6:	2300      	movs	r3, #0
 80061d8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80061e0:	2b01      	cmp	r3, #1
 80061e2:	d101      	bne.n	80061e8 <HAL_TIM_ConfigClockSource+0x1c>
 80061e4:	2302      	movs	r3, #2
 80061e6:	e0b4      	b.n	8006352 <HAL_TIM_ConfigClockSource+0x186>
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2201      	movs	r2, #1
 80061ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	2202      	movs	r2, #2
 80061f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	689b      	ldr	r3, [r3, #8]
 80061fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006200:	68bb      	ldr	r3, [r7, #8]
 8006202:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006206:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006208:	68bb      	ldr	r3, [r7, #8]
 800620a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800620e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	68ba      	ldr	r2, [r7, #8]
 8006216:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006218:	683b      	ldr	r3, [r7, #0]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006220:	d03e      	beq.n	80062a0 <HAL_TIM_ConfigClockSource+0xd4>
 8006222:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006226:	f200 8087 	bhi.w	8006338 <HAL_TIM_ConfigClockSource+0x16c>
 800622a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800622e:	f000 8086 	beq.w	800633e <HAL_TIM_ConfigClockSource+0x172>
 8006232:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006236:	d87f      	bhi.n	8006338 <HAL_TIM_ConfigClockSource+0x16c>
 8006238:	2b70      	cmp	r3, #112	@ 0x70
 800623a:	d01a      	beq.n	8006272 <HAL_TIM_ConfigClockSource+0xa6>
 800623c:	2b70      	cmp	r3, #112	@ 0x70
 800623e:	d87b      	bhi.n	8006338 <HAL_TIM_ConfigClockSource+0x16c>
 8006240:	2b60      	cmp	r3, #96	@ 0x60
 8006242:	d050      	beq.n	80062e6 <HAL_TIM_ConfigClockSource+0x11a>
 8006244:	2b60      	cmp	r3, #96	@ 0x60
 8006246:	d877      	bhi.n	8006338 <HAL_TIM_ConfigClockSource+0x16c>
 8006248:	2b50      	cmp	r3, #80	@ 0x50
 800624a:	d03c      	beq.n	80062c6 <HAL_TIM_ConfigClockSource+0xfa>
 800624c:	2b50      	cmp	r3, #80	@ 0x50
 800624e:	d873      	bhi.n	8006338 <HAL_TIM_ConfigClockSource+0x16c>
 8006250:	2b40      	cmp	r3, #64	@ 0x40
 8006252:	d058      	beq.n	8006306 <HAL_TIM_ConfigClockSource+0x13a>
 8006254:	2b40      	cmp	r3, #64	@ 0x40
 8006256:	d86f      	bhi.n	8006338 <HAL_TIM_ConfigClockSource+0x16c>
 8006258:	2b30      	cmp	r3, #48	@ 0x30
 800625a:	d064      	beq.n	8006326 <HAL_TIM_ConfigClockSource+0x15a>
 800625c:	2b30      	cmp	r3, #48	@ 0x30
 800625e:	d86b      	bhi.n	8006338 <HAL_TIM_ConfigClockSource+0x16c>
 8006260:	2b20      	cmp	r3, #32
 8006262:	d060      	beq.n	8006326 <HAL_TIM_ConfigClockSource+0x15a>
 8006264:	2b20      	cmp	r3, #32
 8006266:	d867      	bhi.n	8006338 <HAL_TIM_ConfigClockSource+0x16c>
 8006268:	2b00      	cmp	r3, #0
 800626a:	d05c      	beq.n	8006326 <HAL_TIM_ConfigClockSource+0x15a>
 800626c:	2b10      	cmp	r3, #16
 800626e:	d05a      	beq.n	8006326 <HAL_TIM_ConfigClockSource+0x15a>
 8006270:	e062      	b.n	8006338 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006276:	683b      	ldr	r3, [r7, #0]
 8006278:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800627a:	683b      	ldr	r3, [r7, #0]
 800627c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800627e:	683b      	ldr	r3, [r7, #0]
 8006280:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006282:	f000 fb1f 	bl	80068c4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	689b      	ldr	r3, [r3, #8]
 800628c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800628e:	68bb      	ldr	r3, [r7, #8]
 8006290:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006294:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	68ba      	ldr	r2, [r7, #8]
 800629c:	609a      	str	r2, [r3, #8]
      break;
 800629e:	e04f      	b.n	8006340 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80062a4:	683b      	ldr	r3, [r7, #0]
 80062a6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80062a8:	683b      	ldr	r3, [r7, #0]
 80062aa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80062ac:	683b      	ldr	r3, [r7, #0]
 80062ae:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80062b0:	f000 fb08 	bl	80068c4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	689a      	ldr	r2, [r3, #8]
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80062c2:	609a      	str	r2, [r3, #8]
      break;
 80062c4:	e03c      	b.n	8006340 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80062ca:	683b      	ldr	r3, [r7, #0]
 80062cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80062ce:	683b      	ldr	r3, [r7, #0]
 80062d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80062d2:	461a      	mov	r2, r3
 80062d4:	f000 fa7c 	bl	80067d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	2150      	movs	r1, #80	@ 0x50
 80062de:	4618      	mov	r0, r3
 80062e0:	f000 fad5 	bl	800688e <TIM_ITRx_SetConfig>
      break;
 80062e4:	e02c      	b.n	8006340 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80062ea:	683b      	ldr	r3, [r7, #0]
 80062ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80062ee:	683b      	ldr	r3, [r7, #0]
 80062f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80062f2:	461a      	mov	r2, r3
 80062f4:	f000 fa9b 	bl	800682e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	2160      	movs	r1, #96	@ 0x60
 80062fe:	4618      	mov	r0, r3
 8006300:	f000 fac5 	bl	800688e <TIM_ITRx_SetConfig>
      break;
 8006304:	e01c      	b.n	8006340 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800630a:	683b      	ldr	r3, [r7, #0]
 800630c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800630e:	683b      	ldr	r3, [r7, #0]
 8006310:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006312:	461a      	mov	r2, r3
 8006314:	f000 fa5c 	bl	80067d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	2140      	movs	r1, #64	@ 0x40
 800631e:	4618      	mov	r0, r3
 8006320:	f000 fab5 	bl	800688e <TIM_ITRx_SetConfig>
      break;
 8006324:	e00c      	b.n	8006340 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681a      	ldr	r2, [r3, #0]
 800632a:	683b      	ldr	r3, [r7, #0]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	4619      	mov	r1, r3
 8006330:	4610      	mov	r0, r2
 8006332:	f000 faac 	bl	800688e <TIM_ITRx_SetConfig>
      break;
 8006336:	e003      	b.n	8006340 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006338:	2301      	movs	r3, #1
 800633a:	73fb      	strb	r3, [r7, #15]
      break;
 800633c:	e000      	b.n	8006340 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800633e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	2201      	movs	r2, #1
 8006344:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	2200      	movs	r2, #0
 800634c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006350:	7bfb      	ldrb	r3, [r7, #15]
}
 8006352:	4618      	mov	r0, r3
 8006354:	3710      	adds	r7, #16
 8006356:	46bd      	mov	sp, r7
 8006358:	bd80      	pop	{r7, pc}

0800635a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800635a:	b480      	push	{r7}
 800635c:	b083      	sub	sp, #12
 800635e:	af00      	add	r7, sp, #0
 8006360:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006362:	bf00      	nop
 8006364:	370c      	adds	r7, #12
 8006366:	46bd      	mov	sp, r7
 8006368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800636c:	4770      	bx	lr

0800636e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800636e:	b480      	push	{r7}
 8006370:	b083      	sub	sp, #12
 8006372:	af00      	add	r7, sp, #0
 8006374:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006376:	bf00      	nop
 8006378:	370c      	adds	r7, #12
 800637a:	46bd      	mov	sp, r7
 800637c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006380:	4770      	bx	lr

08006382 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006382:	b480      	push	{r7}
 8006384:	b083      	sub	sp, #12
 8006386:	af00      	add	r7, sp, #0
 8006388:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800638a:	bf00      	nop
 800638c:	370c      	adds	r7, #12
 800638e:	46bd      	mov	sp, r7
 8006390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006394:	4770      	bx	lr

08006396 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006396:	b480      	push	{r7}
 8006398:	b083      	sub	sp, #12
 800639a:	af00      	add	r7, sp, #0
 800639c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800639e:	bf00      	nop
 80063a0:	370c      	adds	r7, #12
 80063a2:	46bd      	mov	sp, r7
 80063a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a8:	4770      	bx	lr
	...

080063ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80063ac:	b480      	push	{r7}
 80063ae:	b085      	sub	sp, #20
 80063b0:	af00      	add	r7, sp, #0
 80063b2:	6078      	str	r0, [r7, #4]
 80063b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	4a37      	ldr	r2, [pc, #220]	@ (800649c <TIM_Base_SetConfig+0xf0>)
 80063c0:	4293      	cmp	r3, r2
 80063c2:	d00f      	beq.n	80063e4 <TIM_Base_SetConfig+0x38>
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80063ca:	d00b      	beq.n	80063e4 <TIM_Base_SetConfig+0x38>
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	4a34      	ldr	r2, [pc, #208]	@ (80064a0 <TIM_Base_SetConfig+0xf4>)
 80063d0:	4293      	cmp	r3, r2
 80063d2:	d007      	beq.n	80063e4 <TIM_Base_SetConfig+0x38>
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	4a33      	ldr	r2, [pc, #204]	@ (80064a4 <TIM_Base_SetConfig+0xf8>)
 80063d8:	4293      	cmp	r3, r2
 80063da:	d003      	beq.n	80063e4 <TIM_Base_SetConfig+0x38>
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	4a32      	ldr	r2, [pc, #200]	@ (80064a8 <TIM_Base_SetConfig+0xfc>)
 80063e0:	4293      	cmp	r3, r2
 80063e2:	d108      	bne.n	80063f6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80063ea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80063ec:	683b      	ldr	r3, [r7, #0]
 80063ee:	685b      	ldr	r3, [r3, #4]
 80063f0:	68fa      	ldr	r2, [r7, #12]
 80063f2:	4313      	orrs	r3, r2
 80063f4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	4a28      	ldr	r2, [pc, #160]	@ (800649c <TIM_Base_SetConfig+0xf0>)
 80063fa:	4293      	cmp	r3, r2
 80063fc:	d01b      	beq.n	8006436 <TIM_Base_SetConfig+0x8a>
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006404:	d017      	beq.n	8006436 <TIM_Base_SetConfig+0x8a>
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	4a25      	ldr	r2, [pc, #148]	@ (80064a0 <TIM_Base_SetConfig+0xf4>)
 800640a:	4293      	cmp	r3, r2
 800640c:	d013      	beq.n	8006436 <TIM_Base_SetConfig+0x8a>
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	4a24      	ldr	r2, [pc, #144]	@ (80064a4 <TIM_Base_SetConfig+0xf8>)
 8006412:	4293      	cmp	r3, r2
 8006414:	d00f      	beq.n	8006436 <TIM_Base_SetConfig+0x8a>
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	4a23      	ldr	r2, [pc, #140]	@ (80064a8 <TIM_Base_SetConfig+0xfc>)
 800641a:	4293      	cmp	r3, r2
 800641c:	d00b      	beq.n	8006436 <TIM_Base_SetConfig+0x8a>
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	4a22      	ldr	r2, [pc, #136]	@ (80064ac <TIM_Base_SetConfig+0x100>)
 8006422:	4293      	cmp	r3, r2
 8006424:	d007      	beq.n	8006436 <TIM_Base_SetConfig+0x8a>
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	4a21      	ldr	r2, [pc, #132]	@ (80064b0 <TIM_Base_SetConfig+0x104>)
 800642a:	4293      	cmp	r3, r2
 800642c:	d003      	beq.n	8006436 <TIM_Base_SetConfig+0x8a>
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	4a20      	ldr	r2, [pc, #128]	@ (80064b4 <TIM_Base_SetConfig+0x108>)
 8006432:	4293      	cmp	r3, r2
 8006434:	d108      	bne.n	8006448 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800643c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800643e:	683b      	ldr	r3, [r7, #0]
 8006440:	68db      	ldr	r3, [r3, #12]
 8006442:	68fa      	ldr	r2, [r7, #12]
 8006444:	4313      	orrs	r3, r2
 8006446:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800644e:	683b      	ldr	r3, [r7, #0]
 8006450:	695b      	ldr	r3, [r3, #20]
 8006452:	4313      	orrs	r3, r2
 8006454:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006456:	683b      	ldr	r3, [r7, #0]
 8006458:	689a      	ldr	r2, [r3, #8]
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800645e:	683b      	ldr	r3, [r7, #0]
 8006460:	681a      	ldr	r2, [r3, #0]
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	4a0c      	ldr	r2, [pc, #48]	@ (800649c <TIM_Base_SetConfig+0xf0>)
 800646a:	4293      	cmp	r3, r2
 800646c:	d103      	bne.n	8006476 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800646e:	683b      	ldr	r3, [r7, #0]
 8006470:	691a      	ldr	r2, [r3, #16]
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	f043 0204 	orr.w	r2, r3, #4
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	2201      	movs	r2, #1
 8006486:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	68fa      	ldr	r2, [r7, #12]
 800648c:	601a      	str	r2, [r3, #0]
}
 800648e:	bf00      	nop
 8006490:	3714      	adds	r7, #20
 8006492:	46bd      	mov	sp, r7
 8006494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006498:	4770      	bx	lr
 800649a:	bf00      	nop
 800649c:	40010000 	.word	0x40010000
 80064a0:	40000400 	.word	0x40000400
 80064a4:	40000800 	.word	0x40000800
 80064a8:	40000c00 	.word	0x40000c00
 80064ac:	40014000 	.word	0x40014000
 80064b0:	40014400 	.word	0x40014400
 80064b4:	40014800 	.word	0x40014800

080064b8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80064b8:	b480      	push	{r7}
 80064ba:	b087      	sub	sp, #28
 80064bc:	af00      	add	r7, sp, #0
 80064be:	6078      	str	r0, [r7, #4]
 80064c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	6a1b      	ldr	r3, [r3, #32]
 80064c6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	6a1b      	ldr	r3, [r3, #32]
 80064cc:	f023 0201 	bic.w	r2, r3, #1
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	685b      	ldr	r3, [r3, #4]
 80064d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	699b      	ldr	r3, [r3, #24]
 80064de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80064e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	f023 0303 	bic.w	r3, r3, #3
 80064ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80064f0:	683b      	ldr	r3, [r7, #0]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	68fa      	ldr	r2, [r7, #12]
 80064f6:	4313      	orrs	r3, r2
 80064f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80064fa:	697b      	ldr	r3, [r7, #20]
 80064fc:	f023 0302 	bic.w	r3, r3, #2
 8006500:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006502:	683b      	ldr	r3, [r7, #0]
 8006504:	689b      	ldr	r3, [r3, #8]
 8006506:	697a      	ldr	r2, [r7, #20]
 8006508:	4313      	orrs	r3, r2
 800650a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	4a1c      	ldr	r2, [pc, #112]	@ (8006580 <TIM_OC1_SetConfig+0xc8>)
 8006510:	4293      	cmp	r3, r2
 8006512:	d10c      	bne.n	800652e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006514:	697b      	ldr	r3, [r7, #20]
 8006516:	f023 0308 	bic.w	r3, r3, #8
 800651a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800651c:	683b      	ldr	r3, [r7, #0]
 800651e:	68db      	ldr	r3, [r3, #12]
 8006520:	697a      	ldr	r2, [r7, #20]
 8006522:	4313      	orrs	r3, r2
 8006524:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006526:	697b      	ldr	r3, [r7, #20]
 8006528:	f023 0304 	bic.w	r3, r3, #4
 800652c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	4a13      	ldr	r2, [pc, #76]	@ (8006580 <TIM_OC1_SetConfig+0xc8>)
 8006532:	4293      	cmp	r3, r2
 8006534:	d111      	bne.n	800655a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006536:	693b      	ldr	r3, [r7, #16]
 8006538:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800653c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800653e:	693b      	ldr	r3, [r7, #16]
 8006540:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006544:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006546:	683b      	ldr	r3, [r7, #0]
 8006548:	695b      	ldr	r3, [r3, #20]
 800654a:	693a      	ldr	r2, [r7, #16]
 800654c:	4313      	orrs	r3, r2
 800654e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006550:	683b      	ldr	r3, [r7, #0]
 8006552:	699b      	ldr	r3, [r3, #24]
 8006554:	693a      	ldr	r2, [r7, #16]
 8006556:	4313      	orrs	r3, r2
 8006558:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	693a      	ldr	r2, [r7, #16]
 800655e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	68fa      	ldr	r2, [r7, #12]
 8006564:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006566:	683b      	ldr	r3, [r7, #0]
 8006568:	685a      	ldr	r2, [r3, #4]
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	697a      	ldr	r2, [r7, #20]
 8006572:	621a      	str	r2, [r3, #32]
}
 8006574:	bf00      	nop
 8006576:	371c      	adds	r7, #28
 8006578:	46bd      	mov	sp, r7
 800657a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657e:	4770      	bx	lr
 8006580:	40010000 	.word	0x40010000

08006584 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006584:	b480      	push	{r7}
 8006586:	b087      	sub	sp, #28
 8006588:	af00      	add	r7, sp, #0
 800658a:	6078      	str	r0, [r7, #4]
 800658c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	6a1b      	ldr	r3, [r3, #32]
 8006592:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	6a1b      	ldr	r3, [r3, #32]
 8006598:	f023 0210 	bic.w	r2, r3, #16
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	685b      	ldr	r3, [r3, #4]
 80065a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	699b      	ldr	r3, [r3, #24]
 80065aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80065b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80065ba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80065bc:	683b      	ldr	r3, [r7, #0]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	021b      	lsls	r3, r3, #8
 80065c2:	68fa      	ldr	r2, [r7, #12]
 80065c4:	4313      	orrs	r3, r2
 80065c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80065c8:	697b      	ldr	r3, [r7, #20]
 80065ca:	f023 0320 	bic.w	r3, r3, #32
 80065ce:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80065d0:	683b      	ldr	r3, [r7, #0]
 80065d2:	689b      	ldr	r3, [r3, #8]
 80065d4:	011b      	lsls	r3, r3, #4
 80065d6:	697a      	ldr	r2, [r7, #20]
 80065d8:	4313      	orrs	r3, r2
 80065da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	4a1e      	ldr	r2, [pc, #120]	@ (8006658 <TIM_OC2_SetConfig+0xd4>)
 80065e0:	4293      	cmp	r3, r2
 80065e2:	d10d      	bne.n	8006600 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80065e4:	697b      	ldr	r3, [r7, #20]
 80065e6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80065ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80065ec:	683b      	ldr	r3, [r7, #0]
 80065ee:	68db      	ldr	r3, [r3, #12]
 80065f0:	011b      	lsls	r3, r3, #4
 80065f2:	697a      	ldr	r2, [r7, #20]
 80065f4:	4313      	orrs	r3, r2
 80065f6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80065f8:	697b      	ldr	r3, [r7, #20]
 80065fa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80065fe:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	4a15      	ldr	r2, [pc, #84]	@ (8006658 <TIM_OC2_SetConfig+0xd4>)
 8006604:	4293      	cmp	r3, r2
 8006606:	d113      	bne.n	8006630 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006608:	693b      	ldr	r3, [r7, #16]
 800660a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800660e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006610:	693b      	ldr	r3, [r7, #16]
 8006612:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006616:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006618:	683b      	ldr	r3, [r7, #0]
 800661a:	695b      	ldr	r3, [r3, #20]
 800661c:	009b      	lsls	r3, r3, #2
 800661e:	693a      	ldr	r2, [r7, #16]
 8006620:	4313      	orrs	r3, r2
 8006622:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006624:	683b      	ldr	r3, [r7, #0]
 8006626:	699b      	ldr	r3, [r3, #24]
 8006628:	009b      	lsls	r3, r3, #2
 800662a:	693a      	ldr	r2, [r7, #16]
 800662c:	4313      	orrs	r3, r2
 800662e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	693a      	ldr	r2, [r7, #16]
 8006634:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	68fa      	ldr	r2, [r7, #12]
 800663a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800663c:	683b      	ldr	r3, [r7, #0]
 800663e:	685a      	ldr	r2, [r3, #4]
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	697a      	ldr	r2, [r7, #20]
 8006648:	621a      	str	r2, [r3, #32]
}
 800664a:	bf00      	nop
 800664c:	371c      	adds	r7, #28
 800664e:	46bd      	mov	sp, r7
 8006650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006654:	4770      	bx	lr
 8006656:	bf00      	nop
 8006658:	40010000 	.word	0x40010000

0800665c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800665c:	b480      	push	{r7}
 800665e:	b087      	sub	sp, #28
 8006660:	af00      	add	r7, sp, #0
 8006662:	6078      	str	r0, [r7, #4]
 8006664:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	6a1b      	ldr	r3, [r3, #32]
 800666a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	6a1b      	ldr	r3, [r3, #32]
 8006670:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	685b      	ldr	r3, [r3, #4]
 800667c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	69db      	ldr	r3, [r3, #28]
 8006682:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800668a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	f023 0303 	bic.w	r3, r3, #3
 8006692:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006694:	683b      	ldr	r3, [r7, #0]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	68fa      	ldr	r2, [r7, #12]
 800669a:	4313      	orrs	r3, r2
 800669c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800669e:	697b      	ldr	r3, [r7, #20]
 80066a0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80066a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80066a6:	683b      	ldr	r3, [r7, #0]
 80066a8:	689b      	ldr	r3, [r3, #8]
 80066aa:	021b      	lsls	r3, r3, #8
 80066ac:	697a      	ldr	r2, [r7, #20]
 80066ae:	4313      	orrs	r3, r2
 80066b0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	4a1d      	ldr	r2, [pc, #116]	@ (800672c <TIM_OC3_SetConfig+0xd0>)
 80066b6:	4293      	cmp	r3, r2
 80066b8:	d10d      	bne.n	80066d6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80066ba:	697b      	ldr	r3, [r7, #20]
 80066bc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80066c0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80066c2:	683b      	ldr	r3, [r7, #0]
 80066c4:	68db      	ldr	r3, [r3, #12]
 80066c6:	021b      	lsls	r3, r3, #8
 80066c8:	697a      	ldr	r2, [r7, #20]
 80066ca:	4313      	orrs	r3, r2
 80066cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80066ce:	697b      	ldr	r3, [r7, #20]
 80066d0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80066d4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	4a14      	ldr	r2, [pc, #80]	@ (800672c <TIM_OC3_SetConfig+0xd0>)
 80066da:	4293      	cmp	r3, r2
 80066dc:	d113      	bne.n	8006706 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80066de:	693b      	ldr	r3, [r7, #16]
 80066e0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80066e4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80066e6:	693b      	ldr	r3, [r7, #16]
 80066e8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80066ec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80066ee:	683b      	ldr	r3, [r7, #0]
 80066f0:	695b      	ldr	r3, [r3, #20]
 80066f2:	011b      	lsls	r3, r3, #4
 80066f4:	693a      	ldr	r2, [r7, #16]
 80066f6:	4313      	orrs	r3, r2
 80066f8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80066fa:	683b      	ldr	r3, [r7, #0]
 80066fc:	699b      	ldr	r3, [r3, #24]
 80066fe:	011b      	lsls	r3, r3, #4
 8006700:	693a      	ldr	r2, [r7, #16]
 8006702:	4313      	orrs	r3, r2
 8006704:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	693a      	ldr	r2, [r7, #16]
 800670a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	68fa      	ldr	r2, [r7, #12]
 8006710:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006712:	683b      	ldr	r3, [r7, #0]
 8006714:	685a      	ldr	r2, [r3, #4]
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	697a      	ldr	r2, [r7, #20]
 800671e:	621a      	str	r2, [r3, #32]
}
 8006720:	bf00      	nop
 8006722:	371c      	adds	r7, #28
 8006724:	46bd      	mov	sp, r7
 8006726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800672a:	4770      	bx	lr
 800672c:	40010000 	.word	0x40010000

08006730 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006730:	b480      	push	{r7}
 8006732:	b087      	sub	sp, #28
 8006734:	af00      	add	r7, sp, #0
 8006736:	6078      	str	r0, [r7, #4]
 8006738:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	6a1b      	ldr	r3, [r3, #32]
 800673e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	6a1b      	ldr	r3, [r3, #32]
 8006744:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	685b      	ldr	r3, [r3, #4]
 8006750:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	69db      	ldr	r3, [r3, #28]
 8006756:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800675e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006766:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006768:	683b      	ldr	r3, [r7, #0]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	021b      	lsls	r3, r3, #8
 800676e:	68fa      	ldr	r2, [r7, #12]
 8006770:	4313      	orrs	r3, r2
 8006772:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006774:	693b      	ldr	r3, [r7, #16]
 8006776:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800677a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800677c:	683b      	ldr	r3, [r7, #0]
 800677e:	689b      	ldr	r3, [r3, #8]
 8006780:	031b      	lsls	r3, r3, #12
 8006782:	693a      	ldr	r2, [r7, #16]
 8006784:	4313      	orrs	r3, r2
 8006786:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	4a10      	ldr	r2, [pc, #64]	@ (80067cc <TIM_OC4_SetConfig+0x9c>)
 800678c:	4293      	cmp	r3, r2
 800678e:	d109      	bne.n	80067a4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006790:	697b      	ldr	r3, [r7, #20]
 8006792:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006796:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006798:	683b      	ldr	r3, [r7, #0]
 800679a:	695b      	ldr	r3, [r3, #20]
 800679c:	019b      	lsls	r3, r3, #6
 800679e:	697a      	ldr	r2, [r7, #20]
 80067a0:	4313      	orrs	r3, r2
 80067a2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	697a      	ldr	r2, [r7, #20]
 80067a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	68fa      	ldr	r2, [r7, #12]
 80067ae:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80067b0:	683b      	ldr	r3, [r7, #0]
 80067b2:	685a      	ldr	r2, [r3, #4]
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	693a      	ldr	r2, [r7, #16]
 80067bc:	621a      	str	r2, [r3, #32]
}
 80067be:	bf00      	nop
 80067c0:	371c      	adds	r7, #28
 80067c2:	46bd      	mov	sp, r7
 80067c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c8:	4770      	bx	lr
 80067ca:	bf00      	nop
 80067cc:	40010000 	.word	0x40010000

080067d0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80067d0:	b480      	push	{r7}
 80067d2:	b087      	sub	sp, #28
 80067d4:	af00      	add	r7, sp, #0
 80067d6:	60f8      	str	r0, [r7, #12]
 80067d8:	60b9      	str	r1, [r7, #8]
 80067da:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	6a1b      	ldr	r3, [r3, #32]
 80067e0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	6a1b      	ldr	r3, [r3, #32]
 80067e6:	f023 0201 	bic.w	r2, r3, #1
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	699b      	ldr	r3, [r3, #24]
 80067f2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80067f4:	693b      	ldr	r3, [r7, #16]
 80067f6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80067fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	011b      	lsls	r3, r3, #4
 8006800:	693a      	ldr	r2, [r7, #16]
 8006802:	4313      	orrs	r3, r2
 8006804:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006806:	697b      	ldr	r3, [r7, #20]
 8006808:	f023 030a 	bic.w	r3, r3, #10
 800680c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800680e:	697a      	ldr	r2, [r7, #20]
 8006810:	68bb      	ldr	r3, [r7, #8]
 8006812:	4313      	orrs	r3, r2
 8006814:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	693a      	ldr	r2, [r7, #16]
 800681a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	697a      	ldr	r2, [r7, #20]
 8006820:	621a      	str	r2, [r3, #32]
}
 8006822:	bf00      	nop
 8006824:	371c      	adds	r7, #28
 8006826:	46bd      	mov	sp, r7
 8006828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800682c:	4770      	bx	lr

0800682e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800682e:	b480      	push	{r7}
 8006830:	b087      	sub	sp, #28
 8006832:	af00      	add	r7, sp, #0
 8006834:	60f8      	str	r0, [r7, #12]
 8006836:	60b9      	str	r1, [r7, #8]
 8006838:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	6a1b      	ldr	r3, [r3, #32]
 800683e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	6a1b      	ldr	r3, [r3, #32]
 8006844:	f023 0210 	bic.w	r2, r3, #16
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	699b      	ldr	r3, [r3, #24]
 8006850:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006852:	693b      	ldr	r3, [r7, #16]
 8006854:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006858:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	031b      	lsls	r3, r3, #12
 800685e:	693a      	ldr	r2, [r7, #16]
 8006860:	4313      	orrs	r3, r2
 8006862:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006864:	697b      	ldr	r3, [r7, #20]
 8006866:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800686a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800686c:	68bb      	ldr	r3, [r7, #8]
 800686e:	011b      	lsls	r3, r3, #4
 8006870:	697a      	ldr	r2, [r7, #20]
 8006872:	4313      	orrs	r3, r2
 8006874:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	693a      	ldr	r2, [r7, #16]
 800687a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	697a      	ldr	r2, [r7, #20]
 8006880:	621a      	str	r2, [r3, #32]
}
 8006882:	bf00      	nop
 8006884:	371c      	adds	r7, #28
 8006886:	46bd      	mov	sp, r7
 8006888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688c:	4770      	bx	lr

0800688e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800688e:	b480      	push	{r7}
 8006890:	b085      	sub	sp, #20
 8006892:	af00      	add	r7, sp, #0
 8006894:	6078      	str	r0, [r7, #4]
 8006896:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	689b      	ldr	r3, [r3, #8]
 800689c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80068a4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80068a6:	683a      	ldr	r2, [r7, #0]
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	4313      	orrs	r3, r2
 80068ac:	f043 0307 	orr.w	r3, r3, #7
 80068b0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	68fa      	ldr	r2, [r7, #12]
 80068b6:	609a      	str	r2, [r3, #8]
}
 80068b8:	bf00      	nop
 80068ba:	3714      	adds	r7, #20
 80068bc:	46bd      	mov	sp, r7
 80068be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c2:	4770      	bx	lr

080068c4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80068c4:	b480      	push	{r7}
 80068c6:	b087      	sub	sp, #28
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	60f8      	str	r0, [r7, #12]
 80068cc:	60b9      	str	r1, [r7, #8]
 80068ce:	607a      	str	r2, [r7, #4]
 80068d0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	689b      	ldr	r3, [r3, #8]
 80068d6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80068d8:	697b      	ldr	r3, [r7, #20]
 80068da:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80068de:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80068e0:	683b      	ldr	r3, [r7, #0]
 80068e2:	021a      	lsls	r2, r3, #8
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	431a      	orrs	r2, r3
 80068e8:	68bb      	ldr	r3, [r7, #8]
 80068ea:	4313      	orrs	r3, r2
 80068ec:	697a      	ldr	r2, [r7, #20]
 80068ee:	4313      	orrs	r3, r2
 80068f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	697a      	ldr	r2, [r7, #20]
 80068f6:	609a      	str	r2, [r3, #8]
}
 80068f8:	bf00      	nop
 80068fa:	371c      	adds	r7, #28
 80068fc:	46bd      	mov	sp, r7
 80068fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006902:	4770      	bx	lr

08006904 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006904:	b480      	push	{r7}
 8006906:	b087      	sub	sp, #28
 8006908:	af00      	add	r7, sp, #0
 800690a:	60f8      	str	r0, [r7, #12]
 800690c:	60b9      	str	r1, [r7, #8]
 800690e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006910:	68bb      	ldr	r3, [r7, #8]
 8006912:	f003 031f 	and.w	r3, r3, #31
 8006916:	2201      	movs	r2, #1
 8006918:	fa02 f303 	lsl.w	r3, r2, r3
 800691c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	6a1a      	ldr	r2, [r3, #32]
 8006922:	697b      	ldr	r3, [r7, #20]
 8006924:	43db      	mvns	r3, r3
 8006926:	401a      	ands	r2, r3
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	6a1a      	ldr	r2, [r3, #32]
 8006930:	68bb      	ldr	r3, [r7, #8]
 8006932:	f003 031f 	and.w	r3, r3, #31
 8006936:	6879      	ldr	r1, [r7, #4]
 8006938:	fa01 f303 	lsl.w	r3, r1, r3
 800693c:	431a      	orrs	r2, r3
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	621a      	str	r2, [r3, #32]
}
 8006942:	bf00      	nop
 8006944:	371c      	adds	r7, #28
 8006946:	46bd      	mov	sp, r7
 8006948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800694c:	4770      	bx	lr
	...

08006950 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006950:	b480      	push	{r7}
 8006952:	b085      	sub	sp, #20
 8006954:	af00      	add	r7, sp, #0
 8006956:	6078      	str	r0, [r7, #4]
 8006958:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006960:	2b01      	cmp	r3, #1
 8006962:	d101      	bne.n	8006968 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006964:	2302      	movs	r3, #2
 8006966:	e050      	b.n	8006a0a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	2201      	movs	r2, #1
 800696c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	2202      	movs	r2, #2
 8006974:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	685b      	ldr	r3, [r3, #4]
 800697e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	689b      	ldr	r3, [r3, #8]
 8006986:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800698e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006990:	683b      	ldr	r3, [r7, #0]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	68fa      	ldr	r2, [r7, #12]
 8006996:	4313      	orrs	r3, r2
 8006998:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	68fa      	ldr	r2, [r7, #12]
 80069a0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	4a1c      	ldr	r2, [pc, #112]	@ (8006a18 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80069a8:	4293      	cmp	r3, r2
 80069aa:	d018      	beq.n	80069de <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80069b4:	d013      	beq.n	80069de <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	4a18      	ldr	r2, [pc, #96]	@ (8006a1c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80069bc:	4293      	cmp	r3, r2
 80069be:	d00e      	beq.n	80069de <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	4a16      	ldr	r2, [pc, #88]	@ (8006a20 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80069c6:	4293      	cmp	r3, r2
 80069c8:	d009      	beq.n	80069de <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	4a15      	ldr	r2, [pc, #84]	@ (8006a24 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80069d0:	4293      	cmp	r3, r2
 80069d2:	d004      	beq.n	80069de <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	4a13      	ldr	r2, [pc, #76]	@ (8006a28 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80069da:	4293      	cmp	r3, r2
 80069dc:	d10c      	bne.n	80069f8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80069de:	68bb      	ldr	r3, [r7, #8]
 80069e0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80069e4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80069e6:	683b      	ldr	r3, [r7, #0]
 80069e8:	685b      	ldr	r3, [r3, #4]
 80069ea:	68ba      	ldr	r2, [r7, #8]
 80069ec:	4313      	orrs	r3, r2
 80069ee:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	68ba      	ldr	r2, [r7, #8]
 80069f6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	2201      	movs	r2, #1
 80069fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	2200      	movs	r2, #0
 8006a04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006a08:	2300      	movs	r3, #0
}
 8006a0a:	4618      	mov	r0, r3
 8006a0c:	3714      	adds	r7, #20
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a14:	4770      	bx	lr
 8006a16:	bf00      	nop
 8006a18:	40010000 	.word	0x40010000
 8006a1c:	40000400 	.word	0x40000400
 8006a20:	40000800 	.word	0x40000800
 8006a24:	40000c00 	.word	0x40000c00
 8006a28:	40014000 	.word	0x40014000

08006a2c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006a2c:	b480      	push	{r7}
 8006a2e:	b083      	sub	sp, #12
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006a34:	bf00      	nop
 8006a36:	370c      	adds	r7, #12
 8006a38:	46bd      	mov	sp, r7
 8006a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a3e:	4770      	bx	lr

08006a40 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006a40:	b480      	push	{r7}
 8006a42:	b083      	sub	sp, #12
 8006a44:	af00      	add	r7, sp, #0
 8006a46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006a48:	bf00      	nop
 8006a4a:	370c      	adds	r7, #12
 8006a4c:	46bd      	mov	sp, r7
 8006a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a52:	4770      	bx	lr

08006a54 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006a54:	b580      	push	{r7, lr}
 8006a56:	b082      	sub	sp, #8
 8006a58:	af00      	add	r7, sp, #0
 8006a5a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d101      	bne.n	8006a66 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006a62:	2301      	movs	r3, #1
 8006a64:	e042      	b.n	8006aec <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006a6c:	b2db      	uxtb	r3, r3
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d106      	bne.n	8006a80 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	2200      	movs	r2, #0
 8006a76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006a7a:	6878      	ldr	r0, [r7, #4]
 8006a7c:	f7fb ffc4 	bl	8002a08 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	2224      	movs	r2, #36	@ 0x24
 8006a84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	68da      	ldr	r2, [r3, #12]
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006a96:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006a98:	6878      	ldr	r0, [r7, #4]
 8006a9a:	f000 fff5 	bl	8007a88 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	691a      	ldr	r2, [r3, #16]
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006aac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	695a      	ldr	r2, [r3, #20]
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006abc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	68da      	ldr	r2, [r3, #12]
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006acc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	2200      	movs	r2, #0
 8006ad2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	2220      	movs	r2, #32
 8006ad8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	2220      	movs	r2, #32
 8006ae0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	2200      	movs	r2, #0
 8006ae8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006aea:	2300      	movs	r3, #0
}
 8006aec:	4618      	mov	r0, r3
 8006aee:	3708      	adds	r7, #8
 8006af0:	46bd      	mov	sp, r7
 8006af2:	bd80      	pop	{r7, pc}

08006af4 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006af4:	b580      	push	{r7, lr}
 8006af6:	b08c      	sub	sp, #48	@ 0x30
 8006af8:	af00      	add	r7, sp, #0
 8006afa:	60f8      	str	r0, [r7, #12]
 8006afc:	60b9      	str	r1, [r7, #8]
 8006afe:	4613      	mov	r3, r2
 8006b00:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006b08:	b2db      	uxtb	r3, r3
 8006b0a:	2b20      	cmp	r3, #32
 8006b0c:	d162      	bne.n	8006bd4 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 8006b0e:	68bb      	ldr	r3, [r7, #8]
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d002      	beq.n	8006b1a <HAL_UART_Transmit_DMA+0x26>
 8006b14:	88fb      	ldrh	r3, [r7, #6]
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d101      	bne.n	8006b1e <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8006b1a:	2301      	movs	r3, #1
 8006b1c:	e05b      	b.n	8006bd6 <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 8006b1e:	68ba      	ldr	r2, [r7, #8]
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	88fa      	ldrh	r2, [r7, #6]
 8006b28:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	88fa      	ldrh	r2, [r7, #6]
 8006b2e:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	2200      	movs	r2, #0
 8006b34:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	2221      	movs	r2, #33	@ 0x21
 8006b3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b42:	4a27      	ldr	r2, [pc, #156]	@ (8006be0 <HAL_UART_Transmit_DMA+0xec>)
 8006b44:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b4a:	4a26      	ldr	r2, [pc, #152]	@ (8006be4 <HAL_UART_Transmit_DMA+0xf0>)
 8006b4c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b52:	4a25      	ldr	r2, [pc, #148]	@ (8006be8 <HAL_UART_Transmit_DMA+0xf4>)
 8006b54:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b5a:	2200      	movs	r2, #0
 8006b5c:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8006b5e:	f107 0308 	add.w	r3, r7, #8
 8006b62:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8006b68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b6a:	6819      	ldr	r1, [r3, #0]
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	3304      	adds	r3, #4
 8006b72:	461a      	mov	r2, r3
 8006b74:	88fb      	ldrh	r3, [r7, #6]
 8006b76:	f7fc fb61 	bl	800323c <HAL_DMA_Start_IT>
 8006b7a:	4603      	mov	r3, r0
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d008      	beq.n	8006b92 <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	2210      	movs	r2, #16
 8006b84:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	2220      	movs	r2, #32
 8006b8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 8006b8e:	2301      	movs	r3, #1
 8006b90:	e021      	b.n	8006bd6 <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006b9a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	3314      	adds	r3, #20
 8006ba2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ba4:	69bb      	ldr	r3, [r7, #24]
 8006ba6:	e853 3f00 	ldrex	r3, [r3]
 8006baa:	617b      	str	r3, [r7, #20]
   return(result);
 8006bac:	697b      	ldr	r3, [r7, #20]
 8006bae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006bb2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	3314      	adds	r3, #20
 8006bba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006bbc:	627a      	str	r2, [r7, #36]	@ 0x24
 8006bbe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bc0:	6a39      	ldr	r1, [r7, #32]
 8006bc2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006bc4:	e841 2300 	strex	r3, r2, [r1]
 8006bc8:	61fb      	str	r3, [r7, #28]
   return(result);
 8006bca:	69fb      	ldr	r3, [r7, #28]
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d1e5      	bne.n	8006b9c <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 8006bd0:	2300      	movs	r3, #0
 8006bd2:	e000      	b.n	8006bd6 <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 8006bd4:	2302      	movs	r3, #2
  }
}
 8006bd6:	4618      	mov	r0, r3
 8006bd8:	3730      	adds	r7, #48	@ 0x30
 8006bda:	46bd      	mov	sp, r7
 8006bdc:	bd80      	pop	{r7, pc}
 8006bde:	bf00      	nop
 8006be0:	08007305 	.word	0x08007305
 8006be4:	0800739f 	.word	0x0800739f
 8006be8:	08007523 	.word	0x08007523

08006bec <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006bec:	b580      	push	{r7, lr}
 8006bee:	b084      	sub	sp, #16
 8006bf0:	af00      	add	r7, sp, #0
 8006bf2:	60f8      	str	r0, [r7, #12]
 8006bf4:	60b9      	str	r1, [r7, #8]
 8006bf6:	4613      	mov	r3, r2
 8006bf8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006c00:	b2db      	uxtb	r3, r3
 8006c02:	2b20      	cmp	r3, #32
 8006c04:	d112      	bne.n	8006c2c <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8006c06:	68bb      	ldr	r3, [r7, #8]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d002      	beq.n	8006c12 <HAL_UART_Receive_DMA+0x26>
 8006c0c:	88fb      	ldrh	r3, [r7, #6]
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d101      	bne.n	8006c16 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8006c12:	2301      	movs	r3, #1
 8006c14:	e00b      	b.n	8006c2e <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	2200      	movs	r2, #0
 8006c1a:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8006c1c:	88fb      	ldrh	r3, [r7, #6]
 8006c1e:	461a      	mov	r2, r3
 8006c20:	68b9      	ldr	r1, [r7, #8]
 8006c22:	68f8      	ldr	r0, [r7, #12]
 8006c24:	f000 fcc8 	bl	80075b8 <UART_Start_Receive_DMA>
 8006c28:	4603      	mov	r3, r0
 8006c2a:	e000      	b.n	8006c2e <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8006c2c:	2302      	movs	r3, #2
  }
}
 8006c2e:	4618      	mov	r0, r3
 8006c30:	3710      	adds	r7, #16
 8006c32:	46bd      	mov	sp, r7
 8006c34:	bd80      	pop	{r7, pc}

08006c36 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8006c36:	b580      	push	{r7, lr}
 8006c38:	b090      	sub	sp, #64	@ 0x40
 8006c3a:	af00      	add	r7, sp, #0
 8006c3c:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006c3e:	2300      	movs	r3, #0
 8006c40:	63fb      	str	r3, [r7, #60]	@ 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	695b      	ldr	r3, [r3, #20]
 8006c48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c4c:	2b80      	cmp	r3, #128	@ 0x80
 8006c4e:	bf0c      	ite	eq
 8006c50:	2301      	moveq	r3, #1
 8006c52:	2300      	movne	r3, #0
 8006c54:	b2db      	uxtb	r3, r3
 8006c56:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006c5e:	b2db      	uxtb	r3, r3
 8006c60:	2b21      	cmp	r3, #33	@ 0x21
 8006c62:	d128      	bne.n	8006cb6 <HAL_UART_DMAStop+0x80>
 8006c64:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d025      	beq.n	8006cb6 <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	3314      	adds	r3, #20
 8006c70:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c74:	e853 3f00 	ldrex	r3, [r3]
 8006c78:	623b      	str	r3, [r7, #32]
   return(result);
 8006c7a:	6a3b      	ldr	r3, [r7, #32]
 8006c7c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006c80:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	3314      	adds	r3, #20
 8006c88:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006c8a:	633a      	str	r2, [r7, #48]	@ 0x30
 8006c8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c8e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006c90:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006c92:	e841 2300 	strex	r3, r2, [r1]
 8006c96:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006c98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d1e5      	bne.n	8006c6a <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d004      	beq.n	8006cb0 <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006caa:	4618      	mov	r0, r3
 8006cac:	f7fc fb1e 	bl	80032ec <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8006cb0:	6878      	ldr	r0, [r7, #4]
 8006cb2:	f000 fd27 	bl	8007704 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	695b      	ldr	r3, [r3, #20]
 8006cbc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006cc0:	2b40      	cmp	r3, #64	@ 0x40
 8006cc2:	bf0c      	ite	eq
 8006cc4:	2301      	moveq	r3, #1
 8006cc6:	2300      	movne	r3, #0
 8006cc8:	b2db      	uxtb	r3, r3
 8006cca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006cd2:	b2db      	uxtb	r3, r3
 8006cd4:	2b22      	cmp	r3, #34	@ 0x22
 8006cd6:	d128      	bne.n	8006d2a <HAL_UART_DMAStop+0xf4>
 8006cd8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d025      	beq.n	8006d2a <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	3314      	adds	r3, #20
 8006ce4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ce6:	693b      	ldr	r3, [r7, #16]
 8006ce8:	e853 3f00 	ldrex	r3, [r3]
 8006cec:	60fb      	str	r3, [r7, #12]
   return(result);
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006cf4:	637b      	str	r3, [r7, #52]	@ 0x34
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	3314      	adds	r3, #20
 8006cfc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006cfe:	61fa      	str	r2, [r7, #28]
 8006d00:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d02:	69b9      	ldr	r1, [r7, #24]
 8006d04:	69fa      	ldr	r2, [r7, #28]
 8006d06:	e841 2300 	strex	r3, r2, [r1]
 8006d0a:	617b      	str	r3, [r7, #20]
   return(result);
 8006d0c:	697b      	ldr	r3, [r7, #20]
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d1e5      	bne.n	8006cde <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d004      	beq.n	8006d24 <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d1e:	4618      	mov	r0, r3
 8006d20:	f7fc fae4 	bl	80032ec <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8006d24:	6878      	ldr	r0, [r7, #4]
 8006d26:	f000 fd15 	bl	8007754 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8006d2a:	2300      	movs	r3, #0
}
 8006d2c:	4618      	mov	r0, r3
 8006d2e:	3740      	adds	r7, #64	@ 0x40
 8006d30:	46bd      	mov	sp, r7
 8006d32:	bd80      	pop	{r7, pc}

08006d34 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006d34:	b580      	push	{r7, lr}
 8006d36:	b0ba      	sub	sp, #232	@ 0xe8
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	68db      	ldr	r3, [r3, #12]
 8006d4c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	695b      	ldr	r3, [r3, #20]
 8006d56:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006d5a:	2300      	movs	r3, #0
 8006d5c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006d60:	2300      	movs	r3, #0
 8006d62:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006d66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d6a:	f003 030f 	and.w	r3, r3, #15
 8006d6e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8006d72:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d10f      	bne.n	8006d9a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006d7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d7e:	f003 0320 	and.w	r3, r3, #32
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d009      	beq.n	8006d9a <HAL_UART_IRQHandler+0x66>
 8006d86:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006d8a:	f003 0320 	and.w	r3, r3, #32
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d003      	beq.n	8006d9a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006d92:	6878      	ldr	r0, [r7, #4]
 8006d94:	f000 fdba 	bl	800790c <UART_Receive_IT>
      return;
 8006d98:	e273      	b.n	8007282 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006d9a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	f000 80de 	beq.w	8006f60 <HAL_UART_IRQHandler+0x22c>
 8006da4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006da8:	f003 0301 	and.w	r3, r3, #1
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d106      	bne.n	8006dbe <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006db0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006db4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	f000 80d1 	beq.w	8006f60 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006dbe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006dc2:	f003 0301 	and.w	r3, r3, #1
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d00b      	beq.n	8006de2 <HAL_UART_IRQHandler+0xae>
 8006dca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006dce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d005      	beq.n	8006de2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006dda:	f043 0201 	orr.w	r2, r3, #1
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006de2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006de6:	f003 0304 	and.w	r3, r3, #4
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d00b      	beq.n	8006e06 <HAL_UART_IRQHandler+0xd2>
 8006dee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006df2:	f003 0301 	and.w	r3, r3, #1
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d005      	beq.n	8006e06 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006dfe:	f043 0202 	orr.w	r2, r3, #2
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006e06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e0a:	f003 0302 	and.w	r3, r3, #2
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d00b      	beq.n	8006e2a <HAL_UART_IRQHandler+0xf6>
 8006e12:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006e16:	f003 0301 	and.w	r3, r3, #1
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d005      	beq.n	8006e2a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e22:	f043 0204 	orr.w	r2, r3, #4
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006e2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e2e:	f003 0308 	and.w	r3, r3, #8
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d011      	beq.n	8006e5a <HAL_UART_IRQHandler+0x126>
 8006e36:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006e3a:	f003 0320 	and.w	r3, r3, #32
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d105      	bne.n	8006e4e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006e42:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006e46:	f003 0301 	and.w	r3, r3, #1
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d005      	beq.n	8006e5a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e52:	f043 0208 	orr.w	r2, r3, #8
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	f000 820a 	beq.w	8007278 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006e64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e68:	f003 0320 	and.w	r3, r3, #32
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d008      	beq.n	8006e82 <HAL_UART_IRQHandler+0x14e>
 8006e70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006e74:	f003 0320 	and.w	r3, r3, #32
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d002      	beq.n	8006e82 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006e7c:	6878      	ldr	r0, [r7, #4]
 8006e7e:	f000 fd45 	bl	800790c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	695b      	ldr	r3, [r3, #20]
 8006e88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e8c:	2b40      	cmp	r3, #64	@ 0x40
 8006e8e:	bf0c      	ite	eq
 8006e90:	2301      	moveq	r3, #1
 8006e92:	2300      	movne	r3, #0
 8006e94:	b2db      	uxtb	r3, r3
 8006e96:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e9e:	f003 0308 	and.w	r3, r3, #8
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d103      	bne.n	8006eae <HAL_UART_IRQHandler+0x17a>
 8006ea6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d04f      	beq.n	8006f4e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006eae:	6878      	ldr	r0, [r7, #4]
 8006eb0:	f000 fc50 	bl	8007754 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	695b      	ldr	r3, [r3, #20]
 8006eba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ebe:	2b40      	cmp	r3, #64	@ 0x40
 8006ec0:	d141      	bne.n	8006f46 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	3314      	adds	r3, #20
 8006ec8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ecc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006ed0:	e853 3f00 	ldrex	r3, [r3]
 8006ed4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006ed8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006edc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006ee0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	3314      	adds	r3, #20
 8006eea:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006eee:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006ef2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ef6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006efa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006efe:	e841 2300 	strex	r3, r2, [r1]
 8006f02:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006f06:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d1d9      	bne.n	8006ec2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d013      	beq.n	8006f3e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f1a:	4a8a      	ldr	r2, [pc, #552]	@ (8007144 <HAL_UART_IRQHandler+0x410>)
 8006f1c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f22:	4618      	mov	r0, r3
 8006f24:	f7fc fa52 	bl	80033cc <HAL_DMA_Abort_IT>
 8006f28:	4603      	mov	r3, r0
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d016      	beq.n	8006f5c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f32:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f34:	687a      	ldr	r2, [r7, #4]
 8006f36:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006f38:	4610      	mov	r0, r2
 8006f3a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f3c:	e00e      	b.n	8006f5c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006f3e:	6878      	ldr	r0, [r7, #4]
 8006f40:	f000 f9ca 	bl	80072d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f44:	e00a      	b.n	8006f5c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006f46:	6878      	ldr	r0, [r7, #4]
 8006f48:	f000 f9c6 	bl	80072d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f4c:	e006      	b.n	8006f5c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006f4e:	6878      	ldr	r0, [r7, #4]
 8006f50:	f000 f9c2 	bl	80072d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	2200      	movs	r2, #0
 8006f58:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8006f5a:	e18d      	b.n	8007278 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f5c:	bf00      	nop
    return;
 8006f5e:	e18b      	b.n	8007278 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f64:	2b01      	cmp	r3, #1
 8006f66:	f040 8167 	bne.w	8007238 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006f6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f6e:	f003 0310 	and.w	r3, r3, #16
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	f000 8160 	beq.w	8007238 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8006f78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f7c:	f003 0310 	and.w	r3, r3, #16
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	f000 8159 	beq.w	8007238 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006f86:	2300      	movs	r3, #0
 8006f88:	60bb      	str	r3, [r7, #8]
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	60bb      	str	r3, [r7, #8]
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	685b      	ldr	r3, [r3, #4]
 8006f98:	60bb      	str	r3, [r7, #8]
 8006f9a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	695b      	ldr	r3, [r3, #20]
 8006fa2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006fa6:	2b40      	cmp	r3, #64	@ 0x40
 8006fa8:	f040 80ce 	bne.w	8007148 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	685b      	ldr	r3, [r3, #4]
 8006fb4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006fb8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	f000 80a9 	beq.w	8007114 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006fc6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006fca:	429a      	cmp	r2, r3
 8006fcc:	f080 80a2 	bcs.w	8007114 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006fd6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006fdc:	69db      	ldr	r3, [r3, #28]
 8006fde:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006fe2:	f000 8088 	beq.w	80070f6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	330c      	adds	r3, #12
 8006fec:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ff0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006ff4:	e853 3f00 	ldrex	r3, [r3]
 8006ff8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006ffc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007000:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007004:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	330c      	adds	r3, #12
 800700e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8007012:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007016:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800701a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800701e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007022:	e841 2300 	strex	r3, r2, [r1]
 8007026:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800702a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800702e:	2b00      	cmp	r3, #0
 8007030:	d1d9      	bne.n	8006fe6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	3314      	adds	r3, #20
 8007038:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800703a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800703c:	e853 3f00 	ldrex	r3, [r3]
 8007040:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007042:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007044:	f023 0301 	bic.w	r3, r3, #1
 8007048:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	3314      	adds	r3, #20
 8007052:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007056:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800705a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800705c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800705e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007062:	e841 2300 	strex	r3, r2, [r1]
 8007066:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007068:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800706a:	2b00      	cmp	r3, #0
 800706c:	d1e1      	bne.n	8007032 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	3314      	adds	r3, #20
 8007074:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007076:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007078:	e853 3f00 	ldrex	r3, [r3]
 800707c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800707e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007080:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007084:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	3314      	adds	r3, #20
 800708e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007092:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007094:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007096:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007098:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800709a:	e841 2300 	strex	r3, r2, [r1]
 800709e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80070a0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d1e3      	bne.n	800706e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	2220      	movs	r2, #32
 80070aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	2200      	movs	r2, #0
 80070b2:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	330c      	adds	r3, #12
 80070ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070bc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80070be:	e853 3f00 	ldrex	r3, [r3]
 80070c2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80070c4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80070c6:	f023 0310 	bic.w	r3, r3, #16
 80070ca:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	330c      	adds	r3, #12
 80070d4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80070d8:	65ba      	str	r2, [r7, #88]	@ 0x58
 80070da:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070dc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80070de:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80070e0:	e841 2300 	strex	r3, r2, [r1]
 80070e4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80070e6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d1e3      	bne.n	80070b4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070f0:	4618      	mov	r0, r3
 80070f2:	f7fc f8fb 	bl	80032ec <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	2202      	movs	r2, #2
 80070fa:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007104:	b29b      	uxth	r3, r3
 8007106:	1ad3      	subs	r3, r2, r3
 8007108:	b29b      	uxth	r3, r3
 800710a:	4619      	mov	r1, r3
 800710c:	6878      	ldr	r0, [r7, #4]
 800710e:	f000 f8ed 	bl	80072ec <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8007112:	e0b3      	b.n	800727c <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007118:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800711c:	429a      	cmp	r2, r3
 800711e:	f040 80ad 	bne.w	800727c <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007126:	69db      	ldr	r3, [r3, #28]
 8007128:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800712c:	f040 80a6 	bne.w	800727c <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	2202      	movs	r2, #2
 8007134:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800713a:	4619      	mov	r1, r3
 800713c:	6878      	ldr	r0, [r7, #4]
 800713e:	f000 f8d5 	bl	80072ec <HAL_UARTEx_RxEventCallback>
      return;
 8007142:	e09b      	b.n	800727c <HAL_UART_IRQHandler+0x548>
 8007144:	0800781b 	.word	0x0800781b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007150:	b29b      	uxth	r3, r3
 8007152:	1ad3      	subs	r3, r2, r3
 8007154:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800715c:	b29b      	uxth	r3, r3
 800715e:	2b00      	cmp	r3, #0
 8007160:	f000 808e 	beq.w	8007280 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8007164:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007168:	2b00      	cmp	r3, #0
 800716a:	f000 8089 	beq.w	8007280 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	330c      	adds	r3, #12
 8007174:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007176:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007178:	e853 3f00 	ldrex	r3, [r3]
 800717c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800717e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007180:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007184:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	330c      	adds	r3, #12
 800718e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8007192:	647a      	str	r2, [r7, #68]	@ 0x44
 8007194:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007196:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007198:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800719a:	e841 2300 	strex	r3, r2, [r1]
 800719e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80071a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d1e3      	bne.n	800716e <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	3314      	adds	r3, #20
 80071ac:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071b0:	e853 3f00 	ldrex	r3, [r3]
 80071b4:	623b      	str	r3, [r7, #32]
   return(result);
 80071b6:	6a3b      	ldr	r3, [r7, #32]
 80071b8:	f023 0301 	bic.w	r3, r3, #1
 80071bc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	3314      	adds	r3, #20
 80071c6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80071ca:	633a      	str	r2, [r7, #48]	@ 0x30
 80071cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071ce:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80071d0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80071d2:	e841 2300 	strex	r3, r2, [r1]
 80071d6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80071d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d1e3      	bne.n	80071a6 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	2220      	movs	r2, #32
 80071e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	2200      	movs	r2, #0
 80071ea:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	330c      	adds	r3, #12
 80071f2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071f4:	693b      	ldr	r3, [r7, #16]
 80071f6:	e853 3f00 	ldrex	r3, [r3]
 80071fa:	60fb      	str	r3, [r7, #12]
   return(result);
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	f023 0310 	bic.w	r3, r3, #16
 8007202:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	330c      	adds	r3, #12
 800720c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8007210:	61fa      	str	r2, [r7, #28]
 8007212:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007214:	69b9      	ldr	r1, [r7, #24]
 8007216:	69fa      	ldr	r2, [r7, #28]
 8007218:	e841 2300 	strex	r3, r2, [r1]
 800721c:	617b      	str	r3, [r7, #20]
   return(result);
 800721e:	697b      	ldr	r3, [r7, #20]
 8007220:	2b00      	cmp	r3, #0
 8007222:	d1e3      	bne.n	80071ec <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	2202      	movs	r2, #2
 8007228:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800722a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800722e:	4619      	mov	r1, r3
 8007230:	6878      	ldr	r0, [r7, #4]
 8007232:	f000 f85b 	bl	80072ec <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007236:	e023      	b.n	8007280 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007238:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800723c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007240:	2b00      	cmp	r3, #0
 8007242:	d009      	beq.n	8007258 <HAL_UART_IRQHandler+0x524>
 8007244:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007248:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800724c:	2b00      	cmp	r3, #0
 800724e:	d003      	beq.n	8007258 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8007250:	6878      	ldr	r0, [r7, #4]
 8007252:	f000 faf3 	bl	800783c <UART_Transmit_IT>
    return;
 8007256:	e014      	b.n	8007282 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007258:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800725c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007260:	2b00      	cmp	r3, #0
 8007262:	d00e      	beq.n	8007282 <HAL_UART_IRQHandler+0x54e>
 8007264:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007268:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800726c:	2b00      	cmp	r3, #0
 800726e:	d008      	beq.n	8007282 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8007270:	6878      	ldr	r0, [r7, #4]
 8007272:	f000 fb33 	bl	80078dc <UART_EndTransmit_IT>
    return;
 8007276:	e004      	b.n	8007282 <HAL_UART_IRQHandler+0x54e>
    return;
 8007278:	bf00      	nop
 800727a:	e002      	b.n	8007282 <HAL_UART_IRQHandler+0x54e>
      return;
 800727c:	bf00      	nop
 800727e:	e000      	b.n	8007282 <HAL_UART_IRQHandler+0x54e>
      return;
 8007280:	bf00      	nop
  }
}
 8007282:	37e8      	adds	r7, #232	@ 0xe8
 8007284:	46bd      	mov	sp, r7
 8007286:	bd80      	pop	{r7, pc}

08007288 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007288:	b480      	push	{r7}
 800728a:	b083      	sub	sp, #12
 800728c:	af00      	add	r7, sp, #0
 800728e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007290:	bf00      	nop
 8007292:	370c      	adds	r7, #12
 8007294:	46bd      	mov	sp, r7
 8007296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800729a:	4770      	bx	lr

0800729c <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800729c:	b480      	push	{r7}
 800729e:	b083      	sub	sp, #12
 80072a0:	af00      	add	r7, sp, #0
 80072a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80072a4:	bf00      	nop
 80072a6:	370c      	adds	r7, #12
 80072a8:	46bd      	mov	sp, r7
 80072aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ae:	4770      	bx	lr

080072b0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80072b0:	b480      	push	{r7}
 80072b2:	b083      	sub	sp, #12
 80072b4:	af00      	add	r7, sp, #0
 80072b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80072b8:	bf00      	nop
 80072ba:	370c      	adds	r7, #12
 80072bc:	46bd      	mov	sp, r7
 80072be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c2:	4770      	bx	lr

080072c4 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80072c4:	b480      	push	{r7}
 80072c6:	b083      	sub	sp, #12
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80072cc:	bf00      	nop
 80072ce:	370c      	adds	r7, #12
 80072d0:	46bd      	mov	sp, r7
 80072d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d6:	4770      	bx	lr

080072d8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80072d8:	b480      	push	{r7}
 80072da:	b083      	sub	sp, #12
 80072dc:	af00      	add	r7, sp, #0
 80072de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80072e0:	bf00      	nop
 80072e2:	370c      	adds	r7, #12
 80072e4:	46bd      	mov	sp, r7
 80072e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ea:	4770      	bx	lr

080072ec <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80072ec:	b480      	push	{r7}
 80072ee:	b083      	sub	sp, #12
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	6078      	str	r0, [r7, #4]
 80072f4:	460b      	mov	r3, r1
 80072f6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80072f8:	bf00      	nop
 80072fa:	370c      	adds	r7, #12
 80072fc:	46bd      	mov	sp, r7
 80072fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007302:	4770      	bx	lr

08007304 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007304:	b580      	push	{r7, lr}
 8007306:	b090      	sub	sp, #64	@ 0x40
 8007308:	af00      	add	r7, sp, #0
 800730a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007310:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800731c:	2b00      	cmp	r3, #0
 800731e:	d137      	bne.n	8007390 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8007320:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007322:	2200      	movs	r2, #0
 8007324:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007326:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	3314      	adds	r3, #20
 800732c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800732e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007330:	e853 3f00 	ldrex	r3, [r3]
 8007334:	623b      	str	r3, [r7, #32]
   return(result);
 8007336:	6a3b      	ldr	r3, [r7, #32]
 8007338:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800733c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800733e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	3314      	adds	r3, #20
 8007344:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007346:	633a      	str	r2, [r7, #48]	@ 0x30
 8007348:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800734a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800734c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800734e:	e841 2300 	strex	r3, r2, [r1]
 8007352:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007354:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007356:	2b00      	cmp	r3, #0
 8007358:	d1e5      	bne.n	8007326 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800735a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	330c      	adds	r3, #12
 8007360:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007362:	693b      	ldr	r3, [r7, #16]
 8007364:	e853 3f00 	ldrex	r3, [r3]
 8007368:	60fb      	str	r3, [r7, #12]
   return(result);
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007370:	637b      	str	r3, [r7, #52]	@ 0x34
 8007372:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	330c      	adds	r3, #12
 8007378:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800737a:	61fa      	str	r2, [r7, #28]
 800737c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800737e:	69b9      	ldr	r1, [r7, #24]
 8007380:	69fa      	ldr	r2, [r7, #28]
 8007382:	e841 2300 	strex	r3, r2, [r1]
 8007386:	617b      	str	r3, [r7, #20]
   return(result);
 8007388:	697b      	ldr	r3, [r7, #20]
 800738a:	2b00      	cmp	r3, #0
 800738c:	d1e5      	bne.n	800735a <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800738e:	e002      	b.n	8007396 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8007390:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8007392:	f7ff ff79 	bl	8007288 <HAL_UART_TxCpltCallback>
}
 8007396:	bf00      	nop
 8007398:	3740      	adds	r7, #64	@ 0x40
 800739a:	46bd      	mov	sp, r7
 800739c:	bd80      	pop	{r7, pc}

0800739e <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800739e:	b580      	push	{r7, lr}
 80073a0:	b084      	sub	sp, #16
 80073a2:	af00      	add	r7, sp, #0
 80073a4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073aa:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80073ac:	68f8      	ldr	r0, [r7, #12]
 80073ae:	f7ff ff75 	bl	800729c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80073b2:	bf00      	nop
 80073b4:	3710      	adds	r7, #16
 80073b6:	46bd      	mov	sp, r7
 80073b8:	bd80      	pop	{r7, pc}

080073ba <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80073ba:	b580      	push	{r7, lr}
 80073bc:	b09c      	sub	sp, #112	@ 0x70
 80073be:	af00      	add	r7, sp, #0
 80073c0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073c6:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d172      	bne.n	80074bc <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80073d6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80073d8:	2200      	movs	r2, #0
 80073da:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80073dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	330c      	adds	r3, #12
 80073e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80073e6:	e853 3f00 	ldrex	r3, [r3]
 80073ea:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80073ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80073ee:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80073f2:	66bb      	str	r3, [r7, #104]	@ 0x68
 80073f4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	330c      	adds	r3, #12
 80073fa:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80073fc:	65ba      	str	r2, [r7, #88]	@ 0x58
 80073fe:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007400:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007402:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007404:	e841 2300 	strex	r3, r2, [r1]
 8007408:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800740a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800740c:	2b00      	cmp	r3, #0
 800740e:	d1e5      	bne.n	80073dc <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007410:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	3314      	adds	r3, #20
 8007416:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007418:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800741a:	e853 3f00 	ldrex	r3, [r3]
 800741e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007420:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007422:	f023 0301 	bic.w	r3, r3, #1
 8007426:	667b      	str	r3, [r7, #100]	@ 0x64
 8007428:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	3314      	adds	r3, #20
 800742e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007430:	647a      	str	r2, [r7, #68]	@ 0x44
 8007432:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007434:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007436:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007438:	e841 2300 	strex	r3, r2, [r1]
 800743c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800743e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007440:	2b00      	cmp	r3, #0
 8007442:	d1e5      	bne.n	8007410 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007444:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	3314      	adds	r3, #20
 800744a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800744c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800744e:	e853 3f00 	ldrex	r3, [r3]
 8007452:	623b      	str	r3, [r7, #32]
   return(result);
 8007454:	6a3b      	ldr	r3, [r7, #32]
 8007456:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800745a:	663b      	str	r3, [r7, #96]	@ 0x60
 800745c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	3314      	adds	r3, #20
 8007462:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007464:	633a      	str	r2, [r7, #48]	@ 0x30
 8007466:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007468:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800746a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800746c:	e841 2300 	strex	r3, r2, [r1]
 8007470:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007472:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007474:	2b00      	cmp	r3, #0
 8007476:	d1e5      	bne.n	8007444 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007478:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800747a:	2220      	movs	r2, #32
 800747c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007480:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007482:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007484:	2b01      	cmp	r3, #1
 8007486:	d119      	bne.n	80074bc <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007488:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	330c      	adds	r3, #12
 800748e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007490:	693b      	ldr	r3, [r7, #16]
 8007492:	e853 3f00 	ldrex	r3, [r3]
 8007496:	60fb      	str	r3, [r7, #12]
   return(result);
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	f023 0310 	bic.w	r3, r3, #16
 800749e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80074a0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	330c      	adds	r3, #12
 80074a6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80074a8:	61fa      	str	r2, [r7, #28]
 80074aa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074ac:	69b9      	ldr	r1, [r7, #24]
 80074ae:	69fa      	ldr	r2, [r7, #28]
 80074b0:	e841 2300 	strex	r3, r2, [r1]
 80074b4:	617b      	str	r3, [r7, #20]
   return(result);
 80074b6:	697b      	ldr	r3, [r7, #20]
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d1e5      	bne.n	8007488 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80074bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80074be:	2200      	movs	r2, #0
 80074c0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80074c2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80074c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074c6:	2b01      	cmp	r3, #1
 80074c8:	d106      	bne.n	80074d8 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80074ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80074cc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80074ce:	4619      	mov	r1, r3
 80074d0:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80074d2:	f7ff ff0b 	bl	80072ec <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80074d6:	e002      	b.n	80074de <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80074d8:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80074da:	f7ff fee9 	bl	80072b0 <HAL_UART_RxCpltCallback>
}
 80074de:	bf00      	nop
 80074e0:	3770      	adds	r7, #112	@ 0x70
 80074e2:	46bd      	mov	sp, r7
 80074e4:	bd80      	pop	{r7, pc}

080074e6 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80074e6:	b580      	push	{r7, lr}
 80074e8:	b084      	sub	sp, #16
 80074ea:	af00      	add	r7, sp, #0
 80074ec:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074f2:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	2201      	movs	r2, #1
 80074f8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074fe:	2b01      	cmp	r3, #1
 8007500:	d108      	bne.n	8007514 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007506:	085b      	lsrs	r3, r3, #1
 8007508:	b29b      	uxth	r3, r3
 800750a:	4619      	mov	r1, r3
 800750c:	68f8      	ldr	r0, [r7, #12]
 800750e:	f7ff feed 	bl	80072ec <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007512:	e002      	b.n	800751a <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8007514:	68f8      	ldr	r0, [r7, #12]
 8007516:	f7ff fed5 	bl	80072c4 <HAL_UART_RxHalfCpltCallback>
}
 800751a:	bf00      	nop
 800751c:	3710      	adds	r7, #16
 800751e:	46bd      	mov	sp, r7
 8007520:	bd80      	pop	{r7, pc}

08007522 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007522:	b580      	push	{r7, lr}
 8007524:	b084      	sub	sp, #16
 8007526:	af00      	add	r7, sp, #0
 8007528:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800752a:	2300      	movs	r3, #0
 800752c:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007532:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8007534:	68bb      	ldr	r3, [r7, #8]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	695b      	ldr	r3, [r3, #20]
 800753a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800753e:	2b80      	cmp	r3, #128	@ 0x80
 8007540:	bf0c      	ite	eq
 8007542:	2301      	moveq	r3, #1
 8007544:	2300      	movne	r3, #0
 8007546:	b2db      	uxtb	r3, r3
 8007548:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800754a:	68bb      	ldr	r3, [r7, #8]
 800754c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007550:	b2db      	uxtb	r3, r3
 8007552:	2b21      	cmp	r3, #33	@ 0x21
 8007554:	d108      	bne.n	8007568 <UART_DMAError+0x46>
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	2b00      	cmp	r3, #0
 800755a:	d005      	beq.n	8007568 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800755c:	68bb      	ldr	r3, [r7, #8]
 800755e:	2200      	movs	r2, #0
 8007560:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8007562:	68b8      	ldr	r0, [r7, #8]
 8007564:	f000 f8ce 	bl	8007704 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007568:	68bb      	ldr	r3, [r7, #8]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	695b      	ldr	r3, [r3, #20]
 800756e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007572:	2b40      	cmp	r3, #64	@ 0x40
 8007574:	bf0c      	ite	eq
 8007576:	2301      	moveq	r3, #1
 8007578:	2300      	movne	r3, #0
 800757a:	b2db      	uxtb	r3, r3
 800757c:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800757e:	68bb      	ldr	r3, [r7, #8]
 8007580:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007584:	b2db      	uxtb	r3, r3
 8007586:	2b22      	cmp	r3, #34	@ 0x22
 8007588:	d108      	bne.n	800759c <UART_DMAError+0x7a>
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	2b00      	cmp	r3, #0
 800758e:	d005      	beq.n	800759c <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007590:	68bb      	ldr	r3, [r7, #8]
 8007592:	2200      	movs	r2, #0
 8007594:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8007596:	68b8      	ldr	r0, [r7, #8]
 8007598:	f000 f8dc 	bl	8007754 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800759c:	68bb      	ldr	r3, [r7, #8]
 800759e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075a0:	f043 0210 	orr.w	r2, r3, #16
 80075a4:	68bb      	ldr	r3, [r7, #8]
 80075a6:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80075a8:	68b8      	ldr	r0, [r7, #8]
 80075aa:	f7ff fe95 	bl	80072d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80075ae:	bf00      	nop
 80075b0:	3710      	adds	r7, #16
 80075b2:	46bd      	mov	sp, r7
 80075b4:	bd80      	pop	{r7, pc}
	...

080075b8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80075b8:	b580      	push	{r7, lr}
 80075ba:	b098      	sub	sp, #96	@ 0x60
 80075bc:	af00      	add	r7, sp, #0
 80075be:	60f8      	str	r0, [r7, #12]
 80075c0:	60b9      	str	r1, [r7, #8]
 80075c2:	4613      	mov	r3, r2
 80075c4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80075c6:	68ba      	ldr	r2, [r7, #8]
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	88fa      	ldrh	r2, [r7, #6]
 80075d0:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	2200      	movs	r2, #0
 80075d6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	2222      	movs	r2, #34	@ 0x22
 80075dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075e4:	4a44      	ldr	r2, [pc, #272]	@ (80076f8 <UART_Start_Receive_DMA+0x140>)
 80075e6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075ec:	4a43      	ldr	r2, [pc, #268]	@ (80076fc <UART_Start_Receive_DMA+0x144>)
 80075ee:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075f4:	4a42      	ldr	r2, [pc, #264]	@ (8007700 <UART_Start_Receive_DMA+0x148>)
 80075f6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075fc:	2200      	movs	r2, #0
 80075fe:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8007600:	f107 0308 	add.w	r3, r7, #8
 8007604:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	3304      	adds	r3, #4
 8007610:	4619      	mov	r1, r3
 8007612:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007614:	681a      	ldr	r2, [r3, #0]
 8007616:	88fb      	ldrh	r3, [r7, #6]
 8007618:	f7fb fe10 	bl	800323c <HAL_DMA_Start_IT>
 800761c:	4603      	mov	r3, r0
 800761e:	2b00      	cmp	r3, #0
 8007620:	d008      	beq.n	8007634 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	2210      	movs	r2, #16
 8007626:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	2220      	movs	r2, #32
 800762c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8007630:	2301      	movs	r3, #1
 8007632:	e05d      	b.n	80076f0 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8007634:	2300      	movs	r3, #0
 8007636:	613b      	str	r3, [r7, #16]
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	613b      	str	r3, [r7, #16]
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	685b      	ldr	r3, [r3, #4]
 8007646:	613b      	str	r3, [r7, #16]
 8007648:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	691b      	ldr	r3, [r3, #16]
 800764e:	2b00      	cmp	r3, #0
 8007650:	d019      	beq.n	8007686 <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	330c      	adds	r3, #12
 8007658:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800765a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800765c:	e853 3f00 	ldrex	r3, [r3]
 8007660:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007662:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007664:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007668:	65bb      	str	r3, [r7, #88]	@ 0x58
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	330c      	adds	r3, #12
 8007670:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007672:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8007674:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007676:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8007678:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800767a:	e841 2300 	strex	r3, r2, [r1]
 800767e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007680:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007682:	2b00      	cmp	r3, #0
 8007684:	d1e5      	bne.n	8007652 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	3314      	adds	r3, #20
 800768c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800768e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007690:	e853 3f00 	ldrex	r3, [r3]
 8007694:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007696:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007698:	f043 0301 	orr.w	r3, r3, #1
 800769c:	657b      	str	r3, [r7, #84]	@ 0x54
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	3314      	adds	r3, #20
 80076a4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80076a6:	63ba      	str	r2, [r7, #56]	@ 0x38
 80076a8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076aa:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80076ac:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80076ae:	e841 2300 	strex	r3, r2, [r1]
 80076b2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80076b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d1e5      	bne.n	8007686 <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	3314      	adds	r3, #20
 80076c0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076c2:	69bb      	ldr	r3, [r7, #24]
 80076c4:	e853 3f00 	ldrex	r3, [r3]
 80076c8:	617b      	str	r3, [r7, #20]
   return(result);
 80076ca:	697b      	ldr	r3, [r7, #20]
 80076cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80076d0:	653b      	str	r3, [r7, #80]	@ 0x50
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	3314      	adds	r3, #20
 80076d8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80076da:	627a      	str	r2, [r7, #36]	@ 0x24
 80076dc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076de:	6a39      	ldr	r1, [r7, #32]
 80076e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80076e2:	e841 2300 	strex	r3, r2, [r1]
 80076e6:	61fb      	str	r3, [r7, #28]
   return(result);
 80076e8:	69fb      	ldr	r3, [r7, #28]
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d1e5      	bne.n	80076ba <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 80076ee:	2300      	movs	r3, #0
}
 80076f0:	4618      	mov	r0, r3
 80076f2:	3760      	adds	r7, #96	@ 0x60
 80076f4:	46bd      	mov	sp, r7
 80076f6:	bd80      	pop	{r7, pc}
 80076f8:	080073bb 	.word	0x080073bb
 80076fc:	080074e7 	.word	0x080074e7
 8007700:	08007523 	.word	0x08007523

08007704 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007704:	b480      	push	{r7}
 8007706:	b089      	sub	sp, #36	@ 0x24
 8007708:	af00      	add	r7, sp, #0
 800770a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	330c      	adds	r3, #12
 8007712:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	e853 3f00 	ldrex	r3, [r3]
 800771a:	60bb      	str	r3, [r7, #8]
   return(result);
 800771c:	68bb      	ldr	r3, [r7, #8]
 800771e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007722:	61fb      	str	r3, [r7, #28]
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	330c      	adds	r3, #12
 800772a:	69fa      	ldr	r2, [r7, #28]
 800772c:	61ba      	str	r2, [r7, #24]
 800772e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007730:	6979      	ldr	r1, [r7, #20]
 8007732:	69ba      	ldr	r2, [r7, #24]
 8007734:	e841 2300 	strex	r3, r2, [r1]
 8007738:	613b      	str	r3, [r7, #16]
   return(result);
 800773a:	693b      	ldr	r3, [r7, #16]
 800773c:	2b00      	cmp	r3, #0
 800773e:	d1e5      	bne.n	800770c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	2220      	movs	r2, #32
 8007744:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8007748:	bf00      	nop
 800774a:	3724      	adds	r7, #36	@ 0x24
 800774c:	46bd      	mov	sp, r7
 800774e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007752:	4770      	bx	lr

08007754 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007754:	b480      	push	{r7}
 8007756:	b095      	sub	sp, #84	@ 0x54
 8007758:	af00      	add	r7, sp, #0
 800775a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	330c      	adds	r3, #12
 8007762:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007764:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007766:	e853 3f00 	ldrex	r3, [r3]
 800776a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800776c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800776e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007772:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	330c      	adds	r3, #12
 800777a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800777c:	643a      	str	r2, [r7, #64]	@ 0x40
 800777e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007780:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007782:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007784:	e841 2300 	strex	r3, r2, [r1]
 8007788:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800778a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800778c:	2b00      	cmp	r3, #0
 800778e:	d1e5      	bne.n	800775c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	3314      	adds	r3, #20
 8007796:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007798:	6a3b      	ldr	r3, [r7, #32]
 800779a:	e853 3f00 	ldrex	r3, [r3]
 800779e:	61fb      	str	r3, [r7, #28]
   return(result);
 80077a0:	69fb      	ldr	r3, [r7, #28]
 80077a2:	f023 0301 	bic.w	r3, r3, #1
 80077a6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	3314      	adds	r3, #20
 80077ae:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80077b0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80077b2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077b4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80077b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80077b8:	e841 2300 	strex	r3, r2, [r1]
 80077bc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80077be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d1e5      	bne.n	8007790 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80077c8:	2b01      	cmp	r3, #1
 80077ca:	d119      	bne.n	8007800 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	330c      	adds	r3, #12
 80077d2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	e853 3f00 	ldrex	r3, [r3]
 80077da:	60bb      	str	r3, [r7, #8]
   return(result);
 80077dc:	68bb      	ldr	r3, [r7, #8]
 80077de:	f023 0310 	bic.w	r3, r3, #16
 80077e2:	647b      	str	r3, [r7, #68]	@ 0x44
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	330c      	adds	r3, #12
 80077ea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80077ec:	61ba      	str	r2, [r7, #24]
 80077ee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077f0:	6979      	ldr	r1, [r7, #20]
 80077f2:	69ba      	ldr	r2, [r7, #24]
 80077f4:	e841 2300 	strex	r3, r2, [r1]
 80077f8:	613b      	str	r3, [r7, #16]
   return(result);
 80077fa:	693b      	ldr	r3, [r7, #16]
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d1e5      	bne.n	80077cc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	2220      	movs	r2, #32
 8007804:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	2200      	movs	r2, #0
 800780c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800780e:	bf00      	nop
 8007810:	3754      	adds	r7, #84	@ 0x54
 8007812:	46bd      	mov	sp, r7
 8007814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007818:	4770      	bx	lr

0800781a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800781a:	b580      	push	{r7, lr}
 800781c:	b084      	sub	sp, #16
 800781e:	af00      	add	r7, sp, #0
 8007820:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007826:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	2200      	movs	r2, #0
 800782c:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800782e:	68f8      	ldr	r0, [r7, #12]
 8007830:	f7ff fd52 	bl	80072d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007834:	bf00      	nop
 8007836:	3710      	adds	r7, #16
 8007838:	46bd      	mov	sp, r7
 800783a:	bd80      	pop	{r7, pc}

0800783c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800783c:	b480      	push	{r7}
 800783e:	b085      	sub	sp, #20
 8007840:	af00      	add	r7, sp, #0
 8007842:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800784a:	b2db      	uxtb	r3, r3
 800784c:	2b21      	cmp	r3, #33	@ 0x21
 800784e:	d13e      	bne.n	80078ce <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	689b      	ldr	r3, [r3, #8]
 8007854:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007858:	d114      	bne.n	8007884 <UART_Transmit_IT+0x48>
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	691b      	ldr	r3, [r3, #16]
 800785e:	2b00      	cmp	r3, #0
 8007860:	d110      	bne.n	8007884 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	6a1b      	ldr	r3, [r3, #32]
 8007866:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	881b      	ldrh	r3, [r3, #0]
 800786c:	461a      	mov	r2, r3
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007876:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	6a1b      	ldr	r3, [r3, #32]
 800787c:	1c9a      	adds	r2, r3, #2
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	621a      	str	r2, [r3, #32]
 8007882:	e008      	b.n	8007896 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	6a1b      	ldr	r3, [r3, #32]
 8007888:	1c59      	adds	r1, r3, #1
 800788a:	687a      	ldr	r2, [r7, #4]
 800788c:	6211      	str	r1, [r2, #32]
 800788e:	781a      	ldrb	r2, [r3, #0]
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800789a:	b29b      	uxth	r3, r3
 800789c:	3b01      	subs	r3, #1
 800789e:	b29b      	uxth	r3, r3
 80078a0:	687a      	ldr	r2, [r7, #4]
 80078a2:	4619      	mov	r1, r3
 80078a4:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d10f      	bne.n	80078ca <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	68da      	ldr	r2, [r3, #12]
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80078b8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	68da      	ldr	r2, [r3, #12]
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80078c8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80078ca:	2300      	movs	r3, #0
 80078cc:	e000      	b.n	80078d0 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80078ce:	2302      	movs	r3, #2
  }
}
 80078d0:	4618      	mov	r0, r3
 80078d2:	3714      	adds	r7, #20
 80078d4:	46bd      	mov	sp, r7
 80078d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078da:	4770      	bx	lr

080078dc <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80078dc:	b580      	push	{r7, lr}
 80078de:	b082      	sub	sp, #8
 80078e0:	af00      	add	r7, sp, #0
 80078e2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	68da      	ldr	r2, [r3, #12]
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80078f2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	2220      	movs	r2, #32
 80078f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80078fc:	6878      	ldr	r0, [r7, #4]
 80078fe:	f7ff fcc3 	bl	8007288 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007902:	2300      	movs	r3, #0
}
 8007904:	4618      	mov	r0, r3
 8007906:	3708      	adds	r7, #8
 8007908:	46bd      	mov	sp, r7
 800790a:	bd80      	pop	{r7, pc}

0800790c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800790c:	b580      	push	{r7, lr}
 800790e:	b08c      	sub	sp, #48	@ 0x30
 8007910:	af00      	add	r7, sp, #0
 8007912:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8007914:	2300      	movs	r3, #0
 8007916:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8007918:	2300      	movs	r3, #0
 800791a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007922:	b2db      	uxtb	r3, r3
 8007924:	2b22      	cmp	r3, #34	@ 0x22
 8007926:	f040 80aa 	bne.w	8007a7e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	689b      	ldr	r3, [r3, #8]
 800792e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007932:	d115      	bne.n	8007960 <UART_Receive_IT+0x54>
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	691b      	ldr	r3, [r3, #16]
 8007938:	2b00      	cmp	r3, #0
 800793a:	d111      	bne.n	8007960 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007940:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	685b      	ldr	r3, [r3, #4]
 8007948:	b29b      	uxth	r3, r3
 800794a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800794e:	b29a      	uxth	r2, r3
 8007950:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007952:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007958:	1c9a      	adds	r2, r3, #2
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	629a      	str	r2, [r3, #40]	@ 0x28
 800795e:	e024      	b.n	80079aa <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007964:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	689b      	ldr	r3, [r3, #8]
 800796a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800796e:	d007      	beq.n	8007980 <UART_Receive_IT+0x74>
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	689b      	ldr	r3, [r3, #8]
 8007974:	2b00      	cmp	r3, #0
 8007976:	d10a      	bne.n	800798e <UART_Receive_IT+0x82>
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	691b      	ldr	r3, [r3, #16]
 800797c:	2b00      	cmp	r3, #0
 800797e:	d106      	bne.n	800798e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	685b      	ldr	r3, [r3, #4]
 8007986:	b2da      	uxtb	r2, r3
 8007988:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800798a:	701a      	strb	r2, [r3, #0]
 800798c:	e008      	b.n	80079a0 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	685b      	ldr	r3, [r3, #4]
 8007994:	b2db      	uxtb	r3, r3
 8007996:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800799a:	b2da      	uxtb	r2, r3
 800799c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800799e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079a4:	1c5a      	adds	r2, r3, #1
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80079ae:	b29b      	uxth	r3, r3
 80079b0:	3b01      	subs	r3, #1
 80079b2:	b29b      	uxth	r3, r3
 80079b4:	687a      	ldr	r2, [r7, #4]
 80079b6:	4619      	mov	r1, r3
 80079b8:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d15d      	bne.n	8007a7a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	68da      	ldr	r2, [r3, #12]
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	f022 0220 	bic.w	r2, r2, #32
 80079cc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	68da      	ldr	r2, [r3, #12]
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80079dc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	695a      	ldr	r2, [r3, #20]
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	f022 0201 	bic.w	r2, r2, #1
 80079ec:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	2220      	movs	r2, #32
 80079f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	2200      	movs	r2, #0
 80079fa:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a00:	2b01      	cmp	r3, #1
 8007a02:	d135      	bne.n	8007a70 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	2200      	movs	r2, #0
 8007a08:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	330c      	adds	r3, #12
 8007a10:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a12:	697b      	ldr	r3, [r7, #20]
 8007a14:	e853 3f00 	ldrex	r3, [r3]
 8007a18:	613b      	str	r3, [r7, #16]
   return(result);
 8007a1a:	693b      	ldr	r3, [r7, #16]
 8007a1c:	f023 0310 	bic.w	r3, r3, #16
 8007a20:	627b      	str	r3, [r7, #36]	@ 0x24
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	330c      	adds	r3, #12
 8007a28:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007a2a:	623a      	str	r2, [r7, #32]
 8007a2c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a2e:	69f9      	ldr	r1, [r7, #28]
 8007a30:	6a3a      	ldr	r2, [r7, #32]
 8007a32:	e841 2300 	strex	r3, r2, [r1]
 8007a36:	61bb      	str	r3, [r7, #24]
   return(result);
 8007a38:	69bb      	ldr	r3, [r7, #24]
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d1e5      	bne.n	8007a0a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	f003 0310 	and.w	r3, r3, #16
 8007a48:	2b10      	cmp	r3, #16
 8007a4a:	d10a      	bne.n	8007a62 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007a4c:	2300      	movs	r3, #0
 8007a4e:	60fb      	str	r3, [r7, #12]
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	60fb      	str	r3, [r7, #12]
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	685b      	ldr	r3, [r3, #4]
 8007a5e:	60fb      	str	r3, [r7, #12]
 8007a60:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007a66:	4619      	mov	r1, r3
 8007a68:	6878      	ldr	r0, [r7, #4]
 8007a6a:	f7ff fc3f 	bl	80072ec <HAL_UARTEx_RxEventCallback>
 8007a6e:	e002      	b.n	8007a76 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007a70:	6878      	ldr	r0, [r7, #4]
 8007a72:	f7ff fc1d 	bl	80072b0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007a76:	2300      	movs	r3, #0
 8007a78:	e002      	b.n	8007a80 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007a7a:	2300      	movs	r3, #0
 8007a7c:	e000      	b.n	8007a80 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8007a7e:	2302      	movs	r3, #2
  }
}
 8007a80:	4618      	mov	r0, r3
 8007a82:	3730      	adds	r7, #48	@ 0x30
 8007a84:	46bd      	mov	sp, r7
 8007a86:	bd80      	pop	{r7, pc}

08007a88 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007a88:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007a8c:	b0c0      	sub	sp, #256	@ 0x100
 8007a8e:	af00      	add	r7, sp, #0
 8007a90:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007a94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	691b      	ldr	r3, [r3, #16]
 8007a9c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007aa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007aa4:	68d9      	ldr	r1, [r3, #12]
 8007aa6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007aaa:	681a      	ldr	r2, [r3, #0]
 8007aac:	ea40 0301 	orr.w	r3, r0, r1
 8007ab0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007ab2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ab6:	689a      	ldr	r2, [r3, #8]
 8007ab8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007abc:	691b      	ldr	r3, [r3, #16]
 8007abe:	431a      	orrs	r2, r3
 8007ac0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ac4:	695b      	ldr	r3, [r3, #20]
 8007ac6:	431a      	orrs	r2, r3
 8007ac8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007acc:	69db      	ldr	r3, [r3, #28]
 8007ace:	4313      	orrs	r3, r2
 8007ad0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007ad4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	68db      	ldr	r3, [r3, #12]
 8007adc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8007ae0:	f021 010c 	bic.w	r1, r1, #12
 8007ae4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ae8:	681a      	ldr	r2, [r3, #0]
 8007aea:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007aee:	430b      	orrs	r3, r1
 8007af0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007af2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	695b      	ldr	r3, [r3, #20]
 8007afa:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8007afe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b02:	6999      	ldr	r1, [r3, #24]
 8007b04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b08:	681a      	ldr	r2, [r3, #0]
 8007b0a:	ea40 0301 	orr.w	r3, r0, r1
 8007b0e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007b10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b14:	681a      	ldr	r2, [r3, #0]
 8007b16:	4b8f      	ldr	r3, [pc, #572]	@ (8007d54 <UART_SetConfig+0x2cc>)
 8007b18:	429a      	cmp	r2, r3
 8007b1a:	d005      	beq.n	8007b28 <UART_SetConfig+0xa0>
 8007b1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b20:	681a      	ldr	r2, [r3, #0]
 8007b22:	4b8d      	ldr	r3, [pc, #564]	@ (8007d58 <UART_SetConfig+0x2d0>)
 8007b24:	429a      	cmp	r2, r3
 8007b26:	d104      	bne.n	8007b32 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007b28:	f7fd fdf6 	bl	8005718 <HAL_RCC_GetPCLK2Freq>
 8007b2c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8007b30:	e003      	b.n	8007b3a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007b32:	f7fd fddd 	bl	80056f0 <HAL_RCC_GetPCLK1Freq>
 8007b36:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007b3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b3e:	69db      	ldr	r3, [r3, #28]
 8007b40:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007b44:	f040 810c 	bne.w	8007d60 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007b48:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007b4c:	2200      	movs	r2, #0
 8007b4e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007b52:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007b56:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8007b5a:	4622      	mov	r2, r4
 8007b5c:	462b      	mov	r3, r5
 8007b5e:	1891      	adds	r1, r2, r2
 8007b60:	65b9      	str	r1, [r7, #88]	@ 0x58
 8007b62:	415b      	adcs	r3, r3
 8007b64:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007b66:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007b6a:	4621      	mov	r1, r4
 8007b6c:	eb12 0801 	adds.w	r8, r2, r1
 8007b70:	4629      	mov	r1, r5
 8007b72:	eb43 0901 	adc.w	r9, r3, r1
 8007b76:	f04f 0200 	mov.w	r2, #0
 8007b7a:	f04f 0300 	mov.w	r3, #0
 8007b7e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007b82:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007b86:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007b8a:	4690      	mov	r8, r2
 8007b8c:	4699      	mov	r9, r3
 8007b8e:	4623      	mov	r3, r4
 8007b90:	eb18 0303 	adds.w	r3, r8, r3
 8007b94:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007b98:	462b      	mov	r3, r5
 8007b9a:	eb49 0303 	adc.w	r3, r9, r3
 8007b9e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007ba2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ba6:	685b      	ldr	r3, [r3, #4]
 8007ba8:	2200      	movs	r2, #0
 8007baa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007bae:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8007bb2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007bb6:	460b      	mov	r3, r1
 8007bb8:	18db      	adds	r3, r3, r3
 8007bba:	653b      	str	r3, [r7, #80]	@ 0x50
 8007bbc:	4613      	mov	r3, r2
 8007bbe:	eb42 0303 	adc.w	r3, r2, r3
 8007bc2:	657b      	str	r3, [r7, #84]	@ 0x54
 8007bc4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007bc8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007bcc:	f7f9 f8c4 	bl	8000d58 <__aeabi_uldivmod>
 8007bd0:	4602      	mov	r2, r0
 8007bd2:	460b      	mov	r3, r1
 8007bd4:	4b61      	ldr	r3, [pc, #388]	@ (8007d5c <UART_SetConfig+0x2d4>)
 8007bd6:	fba3 2302 	umull	r2, r3, r3, r2
 8007bda:	095b      	lsrs	r3, r3, #5
 8007bdc:	011c      	lsls	r4, r3, #4
 8007bde:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007be2:	2200      	movs	r2, #0
 8007be4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007be8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007bec:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007bf0:	4642      	mov	r2, r8
 8007bf2:	464b      	mov	r3, r9
 8007bf4:	1891      	adds	r1, r2, r2
 8007bf6:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007bf8:	415b      	adcs	r3, r3
 8007bfa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007bfc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007c00:	4641      	mov	r1, r8
 8007c02:	eb12 0a01 	adds.w	sl, r2, r1
 8007c06:	4649      	mov	r1, r9
 8007c08:	eb43 0b01 	adc.w	fp, r3, r1
 8007c0c:	f04f 0200 	mov.w	r2, #0
 8007c10:	f04f 0300 	mov.w	r3, #0
 8007c14:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007c18:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007c1c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007c20:	4692      	mov	sl, r2
 8007c22:	469b      	mov	fp, r3
 8007c24:	4643      	mov	r3, r8
 8007c26:	eb1a 0303 	adds.w	r3, sl, r3
 8007c2a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007c2e:	464b      	mov	r3, r9
 8007c30:	eb4b 0303 	adc.w	r3, fp, r3
 8007c34:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007c38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c3c:	685b      	ldr	r3, [r3, #4]
 8007c3e:	2200      	movs	r2, #0
 8007c40:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007c44:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007c48:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007c4c:	460b      	mov	r3, r1
 8007c4e:	18db      	adds	r3, r3, r3
 8007c50:	643b      	str	r3, [r7, #64]	@ 0x40
 8007c52:	4613      	mov	r3, r2
 8007c54:	eb42 0303 	adc.w	r3, r2, r3
 8007c58:	647b      	str	r3, [r7, #68]	@ 0x44
 8007c5a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8007c5e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8007c62:	f7f9 f879 	bl	8000d58 <__aeabi_uldivmod>
 8007c66:	4602      	mov	r2, r0
 8007c68:	460b      	mov	r3, r1
 8007c6a:	4611      	mov	r1, r2
 8007c6c:	4b3b      	ldr	r3, [pc, #236]	@ (8007d5c <UART_SetConfig+0x2d4>)
 8007c6e:	fba3 2301 	umull	r2, r3, r3, r1
 8007c72:	095b      	lsrs	r3, r3, #5
 8007c74:	2264      	movs	r2, #100	@ 0x64
 8007c76:	fb02 f303 	mul.w	r3, r2, r3
 8007c7a:	1acb      	subs	r3, r1, r3
 8007c7c:	00db      	lsls	r3, r3, #3
 8007c7e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8007c82:	4b36      	ldr	r3, [pc, #216]	@ (8007d5c <UART_SetConfig+0x2d4>)
 8007c84:	fba3 2302 	umull	r2, r3, r3, r2
 8007c88:	095b      	lsrs	r3, r3, #5
 8007c8a:	005b      	lsls	r3, r3, #1
 8007c8c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007c90:	441c      	add	r4, r3
 8007c92:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007c96:	2200      	movs	r2, #0
 8007c98:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007c9c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007ca0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007ca4:	4642      	mov	r2, r8
 8007ca6:	464b      	mov	r3, r9
 8007ca8:	1891      	adds	r1, r2, r2
 8007caa:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007cac:	415b      	adcs	r3, r3
 8007cae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007cb0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007cb4:	4641      	mov	r1, r8
 8007cb6:	1851      	adds	r1, r2, r1
 8007cb8:	6339      	str	r1, [r7, #48]	@ 0x30
 8007cba:	4649      	mov	r1, r9
 8007cbc:	414b      	adcs	r3, r1
 8007cbe:	637b      	str	r3, [r7, #52]	@ 0x34
 8007cc0:	f04f 0200 	mov.w	r2, #0
 8007cc4:	f04f 0300 	mov.w	r3, #0
 8007cc8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007ccc:	4659      	mov	r1, fp
 8007cce:	00cb      	lsls	r3, r1, #3
 8007cd0:	4651      	mov	r1, sl
 8007cd2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007cd6:	4651      	mov	r1, sl
 8007cd8:	00ca      	lsls	r2, r1, #3
 8007cda:	4610      	mov	r0, r2
 8007cdc:	4619      	mov	r1, r3
 8007cde:	4603      	mov	r3, r0
 8007ce0:	4642      	mov	r2, r8
 8007ce2:	189b      	adds	r3, r3, r2
 8007ce4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007ce8:	464b      	mov	r3, r9
 8007cea:	460a      	mov	r2, r1
 8007cec:	eb42 0303 	adc.w	r3, r2, r3
 8007cf0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007cf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007cf8:	685b      	ldr	r3, [r3, #4]
 8007cfa:	2200      	movs	r2, #0
 8007cfc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007d00:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007d04:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007d08:	460b      	mov	r3, r1
 8007d0a:	18db      	adds	r3, r3, r3
 8007d0c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007d0e:	4613      	mov	r3, r2
 8007d10:	eb42 0303 	adc.w	r3, r2, r3
 8007d14:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007d16:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007d1a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8007d1e:	f7f9 f81b 	bl	8000d58 <__aeabi_uldivmod>
 8007d22:	4602      	mov	r2, r0
 8007d24:	460b      	mov	r3, r1
 8007d26:	4b0d      	ldr	r3, [pc, #52]	@ (8007d5c <UART_SetConfig+0x2d4>)
 8007d28:	fba3 1302 	umull	r1, r3, r3, r2
 8007d2c:	095b      	lsrs	r3, r3, #5
 8007d2e:	2164      	movs	r1, #100	@ 0x64
 8007d30:	fb01 f303 	mul.w	r3, r1, r3
 8007d34:	1ad3      	subs	r3, r2, r3
 8007d36:	00db      	lsls	r3, r3, #3
 8007d38:	3332      	adds	r3, #50	@ 0x32
 8007d3a:	4a08      	ldr	r2, [pc, #32]	@ (8007d5c <UART_SetConfig+0x2d4>)
 8007d3c:	fba2 2303 	umull	r2, r3, r2, r3
 8007d40:	095b      	lsrs	r3, r3, #5
 8007d42:	f003 0207 	and.w	r2, r3, #7
 8007d46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	4422      	add	r2, r4
 8007d4e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007d50:	e106      	b.n	8007f60 <UART_SetConfig+0x4d8>
 8007d52:	bf00      	nop
 8007d54:	40011000 	.word	0x40011000
 8007d58:	40011400 	.word	0x40011400
 8007d5c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007d60:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007d64:	2200      	movs	r2, #0
 8007d66:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007d6a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8007d6e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8007d72:	4642      	mov	r2, r8
 8007d74:	464b      	mov	r3, r9
 8007d76:	1891      	adds	r1, r2, r2
 8007d78:	6239      	str	r1, [r7, #32]
 8007d7a:	415b      	adcs	r3, r3
 8007d7c:	627b      	str	r3, [r7, #36]	@ 0x24
 8007d7e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007d82:	4641      	mov	r1, r8
 8007d84:	1854      	adds	r4, r2, r1
 8007d86:	4649      	mov	r1, r9
 8007d88:	eb43 0501 	adc.w	r5, r3, r1
 8007d8c:	f04f 0200 	mov.w	r2, #0
 8007d90:	f04f 0300 	mov.w	r3, #0
 8007d94:	00eb      	lsls	r3, r5, #3
 8007d96:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007d9a:	00e2      	lsls	r2, r4, #3
 8007d9c:	4614      	mov	r4, r2
 8007d9e:	461d      	mov	r5, r3
 8007da0:	4643      	mov	r3, r8
 8007da2:	18e3      	adds	r3, r4, r3
 8007da4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007da8:	464b      	mov	r3, r9
 8007daa:	eb45 0303 	adc.w	r3, r5, r3
 8007dae:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007db2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007db6:	685b      	ldr	r3, [r3, #4]
 8007db8:	2200      	movs	r2, #0
 8007dba:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007dbe:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007dc2:	f04f 0200 	mov.w	r2, #0
 8007dc6:	f04f 0300 	mov.w	r3, #0
 8007dca:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8007dce:	4629      	mov	r1, r5
 8007dd0:	008b      	lsls	r3, r1, #2
 8007dd2:	4621      	mov	r1, r4
 8007dd4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007dd8:	4621      	mov	r1, r4
 8007dda:	008a      	lsls	r2, r1, #2
 8007ddc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007de0:	f7f8 ffba 	bl	8000d58 <__aeabi_uldivmod>
 8007de4:	4602      	mov	r2, r0
 8007de6:	460b      	mov	r3, r1
 8007de8:	4b60      	ldr	r3, [pc, #384]	@ (8007f6c <UART_SetConfig+0x4e4>)
 8007dea:	fba3 2302 	umull	r2, r3, r3, r2
 8007dee:	095b      	lsrs	r3, r3, #5
 8007df0:	011c      	lsls	r4, r3, #4
 8007df2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007df6:	2200      	movs	r2, #0
 8007df8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007dfc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007e00:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007e04:	4642      	mov	r2, r8
 8007e06:	464b      	mov	r3, r9
 8007e08:	1891      	adds	r1, r2, r2
 8007e0a:	61b9      	str	r1, [r7, #24]
 8007e0c:	415b      	adcs	r3, r3
 8007e0e:	61fb      	str	r3, [r7, #28]
 8007e10:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007e14:	4641      	mov	r1, r8
 8007e16:	1851      	adds	r1, r2, r1
 8007e18:	6139      	str	r1, [r7, #16]
 8007e1a:	4649      	mov	r1, r9
 8007e1c:	414b      	adcs	r3, r1
 8007e1e:	617b      	str	r3, [r7, #20]
 8007e20:	f04f 0200 	mov.w	r2, #0
 8007e24:	f04f 0300 	mov.w	r3, #0
 8007e28:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007e2c:	4659      	mov	r1, fp
 8007e2e:	00cb      	lsls	r3, r1, #3
 8007e30:	4651      	mov	r1, sl
 8007e32:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007e36:	4651      	mov	r1, sl
 8007e38:	00ca      	lsls	r2, r1, #3
 8007e3a:	4610      	mov	r0, r2
 8007e3c:	4619      	mov	r1, r3
 8007e3e:	4603      	mov	r3, r0
 8007e40:	4642      	mov	r2, r8
 8007e42:	189b      	adds	r3, r3, r2
 8007e44:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007e48:	464b      	mov	r3, r9
 8007e4a:	460a      	mov	r2, r1
 8007e4c:	eb42 0303 	adc.w	r3, r2, r3
 8007e50:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007e54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e58:	685b      	ldr	r3, [r3, #4]
 8007e5a:	2200      	movs	r2, #0
 8007e5c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007e5e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007e60:	f04f 0200 	mov.w	r2, #0
 8007e64:	f04f 0300 	mov.w	r3, #0
 8007e68:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007e6c:	4649      	mov	r1, r9
 8007e6e:	008b      	lsls	r3, r1, #2
 8007e70:	4641      	mov	r1, r8
 8007e72:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007e76:	4641      	mov	r1, r8
 8007e78:	008a      	lsls	r2, r1, #2
 8007e7a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8007e7e:	f7f8 ff6b 	bl	8000d58 <__aeabi_uldivmod>
 8007e82:	4602      	mov	r2, r0
 8007e84:	460b      	mov	r3, r1
 8007e86:	4611      	mov	r1, r2
 8007e88:	4b38      	ldr	r3, [pc, #224]	@ (8007f6c <UART_SetConfig+0x4e4>)
 8007e8a:	fba3 2301 	umull	r2, r3, r3, r1
 8007e8e:	095b      	lsrs	r3, r3, #5
 8007e90:	2264      	movs	r2, #100	@ 0x64
 8007e92:	fb02 f303 	mul.w	r3, r2, r3
 8007e96:	1acb      	subs	r3, r1, r3
 8007e98:	011b      	lsls	r3, r3, #4
 8007e9a:	3332      	adds	r3, #50	@ 0x32
 8007e9c:	4a33      	ldr	r2, [pc, #204]	@ (8007f6c <UART_SetConfig+0x4e4>)
 8007e9e:	fba2 2303 	umull	r2, r3, r2, r3
 8007ea2:	095b      	lsrs	r3, r3, #5
 8007ea4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007ea8:	441c      	add	r4, r3
 8007eaa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007eae:	2200      	movs	r2, #0
 8007eb0:	673b      	str	r3, [r7, #112]	@ 0x70
 8007eb2:	677a      	str	r2, [r7, #116]	@ 0x74
 8007eb4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007eb8:	4642      	mov	r2, r8
 8007eba:	464b      	mov	r3, r9
 8007ebc:	1891      	adds	r1, r2, r2
 8007ebe:	60b9      	str	r1, [r7, #8]
 8007ec0:	415b      	adcs	r3, r3
 8007ec2:	60fb      	str	r3, [r7, #12]
 8007ec4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007ec8:	4641      	mov	r1, r8
 8007eca:	1851      	adds	r1, r2, r1
 8007ecc:	6039      	str	r1, [r7, #0]
 8007ece:	4649      	mov	r1, r9
 8007ed0:	414b      	adcs	r3, r1
 8007ed2:	607b      	str	r3, [r7, #4]
 8007ed4:	f04f 0200 	mov.w	r2, #0
 8007ed8:	f04f 0300 	mov.w	r3, #0
 8007edc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007ee0:	4659      	mov	r1, fp
 8007ee2:	00cb      	lsls	r3, r1, #3
 8007ee4:	4651      	mov	r1, sl
 8007ee6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007eea:	4651      	mov	r1, sl
 8007eec:	00ca      	lsls	r2, r1, #3
 8007eee:	4610      	mov	r0, r2
 8007ef0:	4619      	mov	r1, r3
 8007ef2:	4603      	mov	r3, r0
 8007ef4:	4642      	mov	r2, r8
 8007ef6:	189b      	adds	r3, r3, r2
 8007ef8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007efa:	464b      	mov	r3, r9
 8007efc:	460a      	mov	r2, r1
 8007efe:	eb42 0303 	adc.w	r3, r2, r3
 8007f02:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007f04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f08:	685b      	ldr	r3, [r3, #4]
 8007f0a:	2200      	movs	r2, #0
 8007f0c:	663b      	str	r3, [r7, #96]	@ 0x60
 8007f0e:	667a      	str	r2, [r7, #100]	@ 0x64
 8007f10:	f04f 0200 	mov.w	r2, #0
 8007f14:	f04f 0300 	mov.w	r3, #0
 8007f18:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007f1c:	4649      	mov	r1, r9
 8007f1e:	008b      	lsls	r3, r1, #2
 8007f20:	4641      	mov	r1, r8
 8007f22:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007f26:	4641      	mov	r1, r8
 8007f28:	008a      	lsls	r2, r1, #2
 8007f2a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8007f2e:	f7f8 ff13 	bl	8000d58 <__aeabi_uldivmod>
 8007f32:	4602      	mov	r2, r0
 8007f34:	460b      	mov	r3, r1
 8007f36:	4b0d      	ldr	r3, [pc, #52]	@ (8007f6c <UART_SetConfig+0x4e4>)
 8007f38:	fba3 1302 	umull	r1, r3, r3, r2
 8007f3c:	095b      	lsrs	r3, r3, #5
 8007f3e:	2164      	movs	r1, #100	@ 0x64
 8007f40:	fb01 f303 	mul.w	r3, r1, r3
 8007f44:	1ad3      	subs	r3, r2, r3
 8007f46:	011b      	lsls	r3, r3, #4
 8007f48:	3332      	adds	r3, #50	@ 0x32
 8007f4a:	4a08      	ldr	r2, [pc, #32]	@ (8007f6c <UART_SetConfig+0x4e4>)
 8007f4c:	fba2 2303 	umull	r2, r3, r2, r3
 8007f50:	095b      	lsrs	r3, r3, #5
 8007f52:	f003 020f 	and.w	r2, r3, #15
 8007f56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	4422      	add	r2, r4
 8007f5e:	609a      	str	r2, [r3, #8]
}
 8007f60:	bf00      	nop
 8007f62:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007f66:	46bd      	mov	sp, r7
 8007f68:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007f6c:	51eb851f 	.word	0x51eb851f

08007f70 <__NVIC_SetPriority>:
{
 8007f70:	b480      	push	{r7}
 8007f72:	b083      	sub	sp, #12
 8007f74:	af00      	add	r7, sp, #0
 8007f76:	4603      	mov	r3, r0
 8007f78:	6039      	str	r1, [r7, #0]
 8007f7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007f7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	db0a      	blt.n	8007f9a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007f84:	683b      	ldr	r3, [r7, #0]
 8007f86:	b2da      	uxtb	r2, r3
 8007f88:	490c      	ldr	r1, [pc, #48]	@ (8007fbc <__NVIC_SetPriority+0x4c>)
 8007f8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007f8e:	0112      	lsls	r2, r2, #4
 8007f90:	b2d2      	uxtb	r2, r2
 8007f92:	440b      	add	r3, r1
 8007f94:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8007f98:	e00a      	b.n	8007fb0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007f9a:	683b      	ldr	r3, [r7, #0]
 8007f9c:	b2da      	uxtb	r2, r3
 8007f9e:	4908      	ldr	r1, [pc, #32]	@ (8007fc0 <__NVIC_SetPriority+0x50>)
 8007fa0:	79fb      	ldrb	r3, [r7, #7]
 8007fa2:	f003 030f 	and.w	r3, r3, #15
 8007fa6:	3b04      	subs	r3, #4
 8007fa8:	0112      	lsls	r2, r2, #4
 8007faa:	b2d2      	uxtb	r2, r2
 8007fac:	440b      	add	r3, r1
 8007fae:	761a      	strb	r2, [r3, #24]
}
 8007fb0:	bf00      	nop
 8007fb2:	370c      	adds	r7, #12
 8007fb4:	46bd      	mov	sp, r7
 8007fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fba:	4770      	bx	lr
 8007fbc:	e000e100 	.word	0xe000e100
 8007fc0:	e000ed00 	.word	0xe000ed00

08007fc4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8007fc4:	b580      	push	{r7, lr}
 8007fc6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8007fc8:	2100      	movs	r1, #0
 8007fca:	f06f 0004 	mvn.w	r0, #4
 8007fce:	f7ff ffcf 	bl	8007f70 <__NVIC_SetPriority>
#endif
}
 8007fd2:	bf00      	nop
 8007fd4:	bd80      	pop	{r7, pc}
	...

08007fd8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8007fd8:	b480      	push	{r7}
 8007fda:	b083      	sub	sp, #12
 8007fdc:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007fde:	f3ef 8305 	mrs	r3, IPSR
 8007fe2:	603b      	str	r3, [r7, #0]
  return(result);
 8007fe4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d003      	beq.n	8007ff2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8007fea:	f06f 0305 	mvn.w	r3, #5
 8007fee:	607b      	str	r3, [r7, #4]
 8007ff0:	e00c      	b.n	800800c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8007ff2:	4b0a      	ldr	r3, [pc, #40]	@ (800801c <osKernelInitialize+0x44>)
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d105      	bne.n	8008006 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8007ffa:	4b08      	ldr	r3, [pc, #32]	@ (800801c <osKernelInitialize+0x44>)
 8007ffc:	2201      	movs	r2, #1
 8007ffe:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8008000:	2300      	movs	r3, #0
 8008002:	607b      	str	r3, [r7, #4]
 8008004:	e002      	b.n	800800c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8008006:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800800a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800800c:	687b      	ldr	r3, [r7, #4]
}
 800800e:	4618      	mov	r0, r3
 8008010:	370c      	adds	r7, #12
 8008012:	46bd      	mov	sp, r7
 8008014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008018:	4770      	bx	lr
 800801a:	bf00      	nop
 800801c:	200077bc 	.word	0x200077bc

08008020 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8008020:	b580      	push	{r7, lr}
 8008022:	b082      	sub	sp, #8
 8008024:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008026:	f3ef 8305 	mrs	r3, IPSR
 800802a:	603b      	str	r3, [r7, #0]
  return(result);
 800802c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800802e:	2b00      	cmp	r3, #0
 8008030:	d003      	beq.n	800803a <osKernelStart+0x1a>
    stat = osErrorISR;
 8008032:	f06f 0305 	mvn.w	r3, #5
 8008036:	607b      	str	r3, [r7, #4]
 8008038:	e010      	b.n	800805c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800803a:	4b0b      	ldr	r3, [pc, #44]	@ (8008068 <osKernelStart+0x48>)
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	2b01      	cmp	r3, #1
 8008040:	d109      	bne.n	8008056 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8008042:	f7ff ffbf 	bl	8007fc4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8008046:	4b08      	ldr	r3, [pc, #32]	@ (8008068 <osKernelStart+0x48>)
 8008048:	2202      	movs	r2, #2
 800804a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800804c:	f001 f892 	bl	8009174 <vTaskStartScheduler>
      stat = osOK;
 8008050:	2300      	movs	r3, #0
 8008052:	607b      	str	r3, [r7, #4]
 8008054:	e002      	b.n	800805c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8008056:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800805a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800805c:	687b      	ldr	r3, [r7, #4]
}
 800805e:	4618      	mov	r0, r3
 8008060:	3708      	adds	r7, #8
 8008062:	46bd      	mov	sp, r7
 8008064:	bd80      	pop	{r7, pc}
 8008066:	bf00      	nop
 8008068:	200077bc 	.word	0x200077bc

0800806c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800806c:	b580      	push	{r7, lr}
 800806e:	b08e      	sub	sp, #56	@ 0x38
 8008070:	af04      	add	r7, sp, #16
 8008072:	60f8      	str	r0, [r7, #12]
 8008074:	60b9      	str	r1, [r7, #8]
 8008076:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8008078:	2300      	movs	r3, #0
 800807a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800807c:	f3ef 8305 	mrs	r3, IPSR
 8008080:	617b      	str	r3, [r7, #20]
  return(result);
 8008082:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8008084:	2b00      	cmp	r3, #0
 8008086:	d17e      	bne.n	8008186 <osThreadNew+0x11a>
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	2b00      	cmp	r3, #0
 800808c:	d07b      	beq.n	8008186 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800808e:	2380      	movs	r3, #128	@ 0x80
 8008090:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8008092:	2318      	movs	r3, #24
 8008094:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8008096:	2300      	movs	r3, #0
 8008098:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800809a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800809e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d045      	beq.n	8008132 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d002      	beq.n	80080b4 <osThreadNew+0x48>
        name = attr->name;
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	699b      	ldr	r3, [r3, #24]
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d002      	beq.n	80080c2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	699b      	ldr	r3, [r3, #24]
 80080c0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80080c2:	69fb      	ldr	r3, [r7, #28]
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d008      	beq.n	80080da <osThreadNew+0x6e>
 80080c8:	69fb      	ldr	r3, [r7, #28]
 80080ca:	2b38      	cmp	r3, #56	@ 0x38
 80080cc:	d805      	bhi.n	80080da <osThreadNew+0x6e>
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	685b      	ldr	r3, [r3, #4]
 80080d2:	f003 0301 	and.w	r3, r3, #1
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d001      	beq.n	80080de <osThreadNew+0x72>
        return (NULL);
 80080da:	2300      	movs	r3, #0
 80080dc:	e054      	b.n	8008188 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	695b      	ldr	r3, [r3, #20]
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d003      	beq.n	80080ee <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	695b      	ldr	r3, [r3, #20]
 80080ea:	089b      	lsrs	r3, r3, #2
 80080ec:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	689b      	ldr	r3, [r3, #8]
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d00e      	beq.n	8008114 <osThreadNew+0xa8>
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	68db      	ldr	r3, [r3, #12]
 80080fa:	2ba7      	cmp	r3, #167	@ 0xa7
 80080fc:	d90a      	bls.n	8008114 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008102:	2b00      	cmp	r3, #0
 8008104:	d006      	beq.n	8008114 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	695b      	ldr	r3, [r3, #20]
 800810a:	2b00      	cmp	r3, #0
 800810c:	d002      	beq.n	8008114 <osThreadNew+0xa8>
        mem = 1;
 800810e:	2301      	movs	r3, #1
 8008110:	61bb      	str	r3, [r7, #24]
 8008112:	e010      	b.n	8008136 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	689b      	ldr	r3, [r3, #8]
 8008118:	2b00      	cmp	r3, #0
 800811a:	d10c      	bne.n	8008136 <osThreadNew+0xca>
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	68db      	ldr	r3, [r3, #12]
 8008120:	2b00      	cmp	r3, #0
 8008122:	d108      	bne.n	8008136 <osThreadNew+0xca>
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	691b      	ldr	r3, [r3, #16]
 8008128:	2b00      	cmp	r3, #0
 800812a:	d104      	bne.n	8008136 <osThreadNew+0xca>
          mem = 0;
 800812c:	2300      	movs	r3, #0
 800812e:	61bb      	str	r3, [r7, #24]
 8008130:	e001      	b.n	8008136 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8008132:	2300      	movs	r3, #0
 8008134:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8008136:	69bb      	ldr	r3, [r7, #24]
 8008138:	2b01      	cmp	r3, #1
 800813a:	d110      	bne.n	800815e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8008140:	687a      	ldr	r2, [r7, #4]
 8008142:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008144:	9202      	str	r2, [sp, #8]
 8008146:	9301      	str	r3, [sp, #4]
 8008148:	69fb      	ldr	r3, [r7, #28]
 800814a:	9300      	str	r3, [sp, #0]
 800814c:	68bb      	ldr	r3, [r7, #8]
 800814e:	6a3a      	ldr	r2, [r7, #32]
 8008150:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008152:	68f8      	ldr	r0, [r7, #12]
 8008154:	f000 fe1a 	bl	8008d8c <xTaskCreateStatic>
 8008158:	4603      	mov	r3, r0
 800815a:	613b      	str	r3, [r7, #16]
 800815c:	e013      	b.n	8008186 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800815e:	69bb      	ldr	r3, [r7, #24]
 8008160:	2b00      	cmp	r3, #0
 8008162:	d110      	bne.n	8008186 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8008164:	6a3b      	ldr	r3, [r7, #32]
 8008166:	b29a      	uxth	r2, r3
 8008168:	f107 0310 	add.w	r3, r7, #16
 800816c:	9301      	str	r3, [sp, #4]
 800816e:	69fb      	ldr	r3, [r7, #28]
 8008170:	9300      	str	r3, [sp, #0]
 8008172:	68bb      	ldr	r3, [r7, #8]
 8008174:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008176:	68f8      	ldr	r0, [r7, #12]
 8008178:	f000 fe68 	bl	8008e4c <xTaskCreate>
 800817c:	4603      	mov	r3, r0
 800817e:	2b01      	cmp	r3, #1
 8008180:	d001      	beq.n	8008186 <osThreadNew+0x11a>
            hTask = NULL;
 8008182:	2300      	movs	r3, #0
 8008184:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8008186:	693b      	ldr	r3, [r7, #16]
}
 8008188:	4618      	mov	r0, r3
 800818a:	3728      	adds	r7, #40	@ 0x28
 800818c:	46bd      	mov	sp, r7
 800818e:	bd80      	pop	{r7, pc}

08008190 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8008190:	b580      	push	{r7, lr}
 8008192:	b084      	sub	sp, #16
 8008194:	af00      	add	r7, sp, #0
 8008196:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008198:	f3ef 8305 	mrs	r3, IPSR
 800819c:	60bb      	str	r3, [r7, #8]
  return(result);
 800819e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d003      	beq.n	80081ac <osDelay+0x1c>
    stat = osErrorISR;
 80081a4:	f06f 0305 	mvn.w	r3, #5
 80081a8:	60fb      	str	r3, [r7, #12]
 80081aa:	e007      	b.n	80081bc <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80081ac:	2300      	movs	r3, #0
 80081ae:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d002      	beq.n	80081bc <osDelay+0x2c>
      vTaskDelay(ticks);
 80081b6:	6878      	ldr	r0, [r7, #4]
 80081b8:	f000 ffa6 	bl	8009108 <vTaskDelay>
    }
  }

  return (stat);
 80081bc:	68fb      	ldr	r3, [r7, #12]
}
 80081be:	4618      	mov	r0, r3
 80081c0:	3710      	adds	r7, #16
 80081c2:	46bd      	mov	sp, r7
 80081c4:	bd80      	pop	{r7, pc}
	...

080081c8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80081c8:	b480      	push	{r7}
 80081ca:	b085      	sub	sp, #20
 80081cc:	af00      	add	r7, sp, #0
 80081ce:	60f8      	str	r0, [r7, #12]
 80081d0:	60b9      	str	r1, [r7, #8]
 80081d2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	4a07      	ldr	r2, [pc, #28]	@ (80081f4 <vApplicationGetIdleTaskMemory+0x2c>)
 80081d8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80081da:	68bb      	ldr	r3, [r7, #8]
 80081dc:	4a06      	ldr	r2, [pc, #24]	@ (80081f8 <vApplicationGetIdleTaskMemory+0x30>)
 80081de:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	2280      	movs	r2, #128	@ 0x80
 80081e4:	601a      	str	r2, [r3, #0]
}
 80081e6:	bf00      	nop
 80081e8:	3714      	adds	r7, #20
 80081ea:	46bd      	mov	sp, r7
 80081ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f0:	4770      	bx	lr
 80081f2:	bf00      	nop
 80081f4:	200077c0 	.word	0x200077c0
 80081f8:	20007868 	.word	0x20007868

080081fc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80081fc:	b480      	push	{r7}
 80081fe:	b085      	sub	sp, #20
 8008200:	af00      	add	r7, sp, #0
 8008202:	60f8      	str	r0, [r7, #12]
 8008204:	60b9      	str	r1, [r7, #8]
 8008206:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	4a07      	ldr	r2, [pc, #28]	@ (8008228 <vApplicationGetTimerTaskMemory+0x2c>)
 800820c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800820e:	68bb      	ldr	r3, [r7, #8]
 8008210:	4a06      	ldr	r2, [pc, #24]	@ (800822c <vApplicationGetTimerTaskMemory+0x30>)
 8008212:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800821a:	601a      	str	r2, [r3, #0]
}
 800821c:	bf00      	nop
 800821e:	3714      	adds	r7, #20
 8008220:	46bd      	mov	sp, r7
 8008222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008226:	4770      	bx	lr
 8008228:	20007a68 	.word	0x20007a68
 800822c:	20007b10 	.word	0x20007b10

08008230 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008230:	b480      	push	{r7}
 8008232:	b083      	sub	sp, #12
 8008234:	af00      	add	r7, sp, #0
 8008236:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	f103 0208 	add.w	r2, r3, #8
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008248:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	f103 0208 	add.w	r2, r3, #8
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	f103 0208 	add.w	r2, r3, #8
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	2200      	movs	r2, #0
 8008262:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008264:	bf00      	nop
 8008266:	370c      	adds	r7, #12
 8008268:	46bd      	mov	sp, r7
 800826a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800826e:	4770      	bx	lr

08008270 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008270:	b480      	push	{r7}
 8008272:	b083      	sub	sp, #12
 8008274:	af00      	add	r7, sp, #0
 8008276:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	2200      	movs	r2, #0
 800827c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800827e:	bf00      	nop
 8008280:	370c      	adds	r7, #12
 8008282:	46bd      	mov	sp, r7
 8008284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008288:	4770      	bx	lr

0800828a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800828a:	b480      	push	{r7}
 800828c:	b085      	sub	sp, #20
 800828e:	af00      	add	r7, sp, #0
 8008290:	6078      	str	r0, [r7, #4]
 8008292:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	685b      	ldr	r3, [r3, #4]
 8008298:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800829a:	683b      	ldr	r3, [r7, #0]
 800829c:	68fa      	ldr	r2, [r7, #12]
 800829e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	689a      	ldr	r2, [r3, #8]
 80082a4:	683b      	ldr	r3, [r7, #0]
 80082a6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	689b      	ldr	r3, [r3, #8]
 80082ac:	683a      	ldr	r2, [r7, #0]
 80082ae:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	683a      	ldr	r2, [r7, #0]
 80082b4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80082b6:	683b      	ldr	r3, [r7, #0]
 80082b8:	687a      	ldr	r2, [r7, #4]
 80082ba:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	1c5a      	adds	r2, r3, #1
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	601a      	str	r2, [r3, #0]
}
 80082c6:	bf00      	nop
 80082c8:	3714      	adds	r7, #20
 80082ca:	46bd      	mov	sp, r7
 80082cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d0:	4770      	bx	lr

080082d2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80082d2:	b480      	push	{r7}
 80082d4:	b085      	sub	sp, #20
 80082d6:	af00      	add	r7, sp, #0
 80082d8:	6078      	str	r0, [r7, #4]
 80082da:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80082dc:	683b      	ldr	r3, [r7, #0]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80082e2:	68bb      	ldr	r3, [r7, #8]
 80082e4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80082e8:	d103      	bne.n	80082f2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	691b      	ldr	r3, [r3, #16]
 80082ee:	60fb      	str	r3, [r7, #12]
 80082f0:	e00c      	b.n	800830c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	3308      	adds	r3, #8
 80082f6:	60fb      	str	r3, [r7, #12]
 80082f8:	e002      	b.n	8008300 <vListInsert+0x2e>
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	685b      	ldr	r3, [r3, #4]
 80082fe:	60fb      	str	r3, [r7, #12]
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	685b      	ldr	r3, [r3, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	68ba      	ldr	r2, [r7, #8]
 8008308:	429a      	cmp	r2, r3
 800830a:	d2f6      	bcs.n	80082fa <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	685a      	ldr	r2, [r3, #4]
 8008310:	683b      	ldr	r3, [r7, #0]
 8008312:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008314:	683b      	ldr	r3, [r7, #0]
 8008316:	685b      	ldr	r3, [r3, #4]
 8008318:	683a      	ldr	r2, [r7, #0]
 800831a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800831c:	683b      	ldr	r3, [r7, #0]
 800831e:	68fa      	ldr	r2, [r7, #12]
 8008320:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	683a      	ldr	r2, [r7, #0]
 8008326:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008328:	683b      	ldr	r3, [r7, #0]
 800832a:	687a      	ldr	r2, [r7, #4]
 800832c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	1c5a      	adds	r2, r3, #1
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	601a      	str	r2, [r3, #0]
}
 8008338:	bf00      	nop
 800833a:	3714      	adds	r7, #20
 800833c:	46bd      	mov	sp, r7
 800833e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008342:	4770      	bx	lr

08008344 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008344:	b480      	push	{r7}
 8008346:	b085      	sub	sp, #20
 8008348:	af00      	add	r7, sp, #0
 800834a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	691b      	ldr	r3, [r3, #16]
 8008350:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	685b      	ldr	r3, [r3, #4]
 8008356:	687a      	ldr	r2, [r7, #4]
 8008358:	6892      	ldr	r2, [r2, #8]
 800835a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	689b      	ldr	r3, [r3, #8]
 8008360:	687a      	ldr	r2, [r7, #4]
 8008362:	6852      	ldr	r2, [r2, #4]
 8008364:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	685b      	ldr	r3, [r3, #4]
 800836a:	687a      	ldr	r2, [r7, #4]
 800836c:	429a      	cmp	r2, r3
 800836e:	d103      	bne.n	8008378 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	689a      	ldr	r2, [r3, #8]
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	2200      	movs	r2, #0
 800837c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	1e5a      	subs	r2, r3, #1
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	681b      	ldr	r3, [r3, #0]
}
 800838c:	4618      	mov	r0, r3
 800838e:	3714      	adds	r7, #20
 8008390:	46bd      	mov	sp, r7
 8008392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008396:	4770      	bx	lr

08008398 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008398:	b580      	push	{r7, lr}
 800839a:	b084      	sub	sp, #16
 800839c:	af00      	add	r7, sp, #0
 800839e:	6078      	str	r0, [r7, #4]
 80083a0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d10b      	bne.n	80083c4 <xQueueGenericReset+0x2c>
	__asm volatile
 80083ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083b0:	f383 8811 	msr	BASEPRI, r3
 80083b4:	f3bf 8f6f 	isb	sy
 80083b8:	f3bf 8f4f 	dsb	sy
 80083bc:	60bb      	str	r3, [r7, #8]
}
 80083be:	bf00      	nop
 80083c0:	bf00      	nop
 80083c2:	e7fd      	b.n	80083c0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80083c4:	f002 f8d0 	bl	800a568 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	681a      	ldr	r2, [r3, #0]
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80083d0:	68f9      	ldr	r1, [r7, #12]
 80083d2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80083d4:	fb01 f303 	mul.w	r3, r1, r3
 80083d8:	441a      	add	r2, r3
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	2200      	movs	r2, #0
 80083e2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	681a      	ldr	r2, [r3, #0]
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	681a      	ldr	r2, [r3, #0]
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80083f4:	3b01      	subs	r3, #1
 80083f6:	68f9      	ldr	r1, [r7, #12]
 80083f8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80083fa:	fb01 f303 	mul.w	r3, r1, r3
 80083fe:	441a      	add	r2, r3
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	22ff      	movs	r2, #255	@ 0xff
 8008408:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	22ff      	movs	r2, #255	@ 0xff
 8008410:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8008414:	683b      	ldr	r3, [r7, #0]
 8008416:	2b00      	cmp	r3, #0
 8008418:	d114      	bne.n	8008444 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	691b      	ldr	r3, [r3, #16]
 800841e:	2b00      	cmp	r3, #0
 8008420:	d01a      	beq.n	8008458 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	3310      	adds	r3, #16
 8008426:	4618      	mov	r0, r3
 8008428:	f001 f942 	bl	80096b0 <xTaskRemoveFromEventList>
 800842c:	4603      	mov	r3, r0
 800842e:	2b00      	cmp	r3, #0
 8008430:	d012      	beq.n	8008458 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008432:	4b0d      	ldr	r3, [pc, #52]	@ (8008468 <xQueueGenericReset+0xd0>)
 8008434:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008438:	601a      	str	r2, [r3, #0]
 800843a:	f3bf 8f4f 	dsb	sy
 800843e:	f3bf 8f6f 	isb	sy
 8008442:	e009      	b.n	8008458 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	3310      	adds	r3, #16
 8008448:	4618      	mov	r0, r3
 800844a:	f7ff fef1 	bl	8008230 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	3324      	adds	r3, #36	@ 0x24
 8008452:	4618      	mov	r0, r3
 8008454:	f7ff feec 	bl	8008230 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008458:	f002 f8b8 	bl	800a5cc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800845c:	2301      	movs	r3, #1
}
 800845e:	4618      	mov	r0, r3
 8008460:	3710      	adds	r7, #16
 8008462:	46bd      	mov	sp, r7
 8008464:	bd80      	pop	{r7, pc}
 8008466:	bf00      	nop
 8008468:	e000ed04 	.word	0xe000ed04

0800846c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800846c:	b580      	push	{r7, lr}
 800846e:	b08e      	sub	sp, #56	@ 0x38
 8008470:	af02      	add	r7, sp, #8
 8008472:	60f8      	str	r0, [r7, #12]
 8008474:	60b9      	str	r1, [r7, #8]
 8008476:	607a      	str	r2, [r7, #4]
 8008478:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	2b00      	cmp	r3, #0
 800847e:	d10b      	bne.n	8008498 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8008480:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008484:	f383 8811 	msr	BASEPRI, r3
 8008488:	f3bf 8f6f 	isb	sy
 800848c:	f3bf 8f4f 	dsb	sy
 8008490:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008492:	bf00      	nop
 8008494:	bf00      	nop
 8008496:	e7fd      	b.n	8008494 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8008498:	683b      	ldr	r3, [r7, #0]
 800849a:	2b00      	cmp	r3, #0
 800849c:	d10b      	bne.n	80084b6 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800849e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084a2:	f383 8811 	msr	BASEPRI, r3
 80084a6:	f3bf 8f6f 	isb	sy
 80084aa:	f3bf 8f4f 	dsb	sy
 80084ae:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80084b0:	bf00      	nop
 80084b2:	bf00      	nop
 80084b4:	e7fd      	b.n	80084b2 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d002      	beq.n	80084c2 <xQueueGenericCreateStatic+0x56>
 80084bc:	68bb      	ldr	r3, [r7, #8]
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d001      	beq.n	80084c6 <xQueueGenericCreateStatic+0x5a>
 80084c2:	2301      	movs	r3, #1
 80084c4:	e000      	b.n	80084c8 <xQueueGenericCreateStatic+0x5c>
 80084c6:	2300      	movs	r3, #0
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d10b      	bne.n	80084e4 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80084cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084d0:	f383 8811 	msr	BASEPRI, r3
 80084d4:	f3bf 8f6f 	isb	sy
 80084d8:	f3bf 8f4f 	dsb	sy
 80084dc:	623b      	str	r3, [r7, #32]
}
 80084de:	bf00      	nop
 80084e0:	bf00      	nop
 80084e2:	e7fd      	b.n	80084e0 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d102      	bne.n	80084f0 <xQueueGenericCreateStatic+0x84>
 80084ea:	68bb      	ldr	r3, [r7, #8]
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d101      	bne.n	80084f4 <xQueueGenericCreateStatic+0x88>
 80084f0:	2301      	movs	r3, #1
 80084f2:	e000      	b.n	80084f6 <xQueueGenericCreateStatic+0x8a>
 80084f4:	2300      	movs	r3, #0
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d10b      	bne.n	8008512 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80084fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084fe:	f383 8811 	msr	BASEPRI, r3
 8008502:	f3bf 8f6f 	isb	sy
 8008506:	f3bf 8f4f 	dsb	sy
 800850a:	61fb      	str	r3, [r7, #28]
}
 800850c:	bf00      	nop
 800850e:	bf00      	nop
 8008510:	e7fd      	b.n	800850e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8008512:	2350      	movs	r3, #80	@ 0x50
 8008514:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008516:	697b      	ldr	r3, [r7, #20]
 8008518:	2b50      	cmp	r3, #80	@ 0x50
 800851a:	d00b      	beq.n	8008534 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800851c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008520:	f383 8811 	msr	BASEPRI, r3
 8008524:	f3bf 8f6f 	isb	sy
 8008528:	f3bf 8f4f 	dsb	sy
 800852c:	61bb      	str	r3, [r7, #24]
}
 800852e:	bf00      	nop
 8008530:	bf00      	nop
 8008532:	e7fd      	b.n	8008530 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008534:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008536:	683b      	ldr	r3, [r7, #0]
 8008538:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800853a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800853c:	2b00      	cmp	r3, #0
 800853e:	d00d      	beq.n	800855c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008540:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008542:	2201      	movs	r2, #1
 8008544:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008548:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800854c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800854e:	9300      	str	r3, [sp, #0]
 8008550:	4613      	mov	r3, r2
 8008552:	687a      	ldr	r2, [r7, #4]
 8008554:	68b9      	ldr	r1, [r7, #8]
 8008556:	68f8      	ldr	r0, [r7, #12]
 8008558:	f000 f805 	bl	8008566 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800855c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800855e:	4618      	mov	r0, r3
 8008560:	3730      	adds	r7, #48	@ 0x30
 8008562:	46bd      	mov	sp, r7
 8008564:	bd80      	pop	{r7, pc}

08008566 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008566:	b580      	push	{r7, lr}
 8008568:	b084      	sub	sp, #16
 800856a:	af00      	add	r7, sp, #0
 800856c:	60f8      	str	r0, [r7, #12]
 800856e:	60b9      	str	r1, [r7, #8]
 8008570:	607a      	str	r2, [r7, #4]
 8008572:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008574:	68bb      	ldr	r3, [r7, #8]
 8008576:	2b00      	cmp	r3, #0
 8008578:	d103      	bne.n	8008582 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800857a:	69bb      	ldr	r3, [r7, #24]
 800857c:	69ba      	ldr	r2, [r7, #24]
 800857e:	601a      	str	r2, [r3, #0]
 8008580:	e002      	b.n	8008588 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008582:	69bb      	ldr	r3, [r7, #24]
 8008584:	687a      	ldr	r2, [r7, #4]
 8008586:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008588:	69bb      	ldr	r3, [r7, #24]
 800858a:	68fa      	ldr	r2, [r7, #12]
 800858c:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800858e:	69bb      	ldr	r3, [r7, #24]
 8008590:	68ba      	ldr	r2, [r7, #8]
 8008592:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008594:	2101      	movs	r1, #1
 8008596:	69b8      	ldr	r0, [r7, #24]
 8008598:	f7ff fefe 	bl	8008398 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800859c:	69bb      	ldr	r3, [r7, #24]
 800859e:	78fa      	ldrb	r2, [r7, #3]
 80085a0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80085a4:	bf00      	nop
 80085a6:	3710      	adds	r7, #16
 80085a8:	46bd      	mov	sp, r7
 80085aa:	bd80      	pop	{r7, pc}

080085ac <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80085ac:	b580      	push	{r7, lr}
 80085ae:	b08e      	sub	sp, #56	@ 0x38
 80085b0:	af00      	add	r7, sp, #0
 80085b2:	60f8      	str	r0, [r7, #12]
 80085b4:	60b9      	str	r1, [r7, #8]
 80085b6:	607a      	str	r2, [r7, #4]
 80085b8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80085ba:	2300      	movs	r3, #0
 80085bc:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80085c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d10b      	bne.n	80085e0 <xQueueGenericSend+0x34>
	__asm volatile
 80085c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085cc:	f383 8811 	msr	BASEPRI, r3
 80085d0:	f3bf 8f6f 	isb	sy
 80085d4:	f3bf 8f4f 	dsb	sy
 80085d8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80085da:	bf00      	nop
 80085dc:	bf00      	nop
 80085de:	e7fd      	b.n	80085dc <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80085e0:	68bb      	ldr	r3, [r7, #8]
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d103      	bne.n	80085ee <xQueueGenericSend+0x42>
 80085e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d101      	bne.n	80085f2 <xQueueGenericSend+0x46>
 80085ee:	2301      	movs	r3, #1
 80085f0:	e000      	b.n	80085f4 <xQueueGenericSend+0x48>
 80085f2:	2300      	movs	r3, #0
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d10b      	bne.n	8008610 <xQueueGenericSend+0x64>
	__asm volatile
 80085f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085fc:	f383 8811 	msr	BASEPRI, r3
 8008600:	f3bf 8f6f 	isb	sy
 8008604:	f3bf 8f4f 	dsb	sy
 8008608:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800860a:	bf00      	nop
 800860c:	bf00      	nop
 800860e:	e7fd      	b.n	800860c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008610:	683b      	ldr	r3, [r7, #0]
 8008612:	2b02      	cmp	r3, #2
 8008614:	d103      	bne.n	800861e <xQueueGenericSend+0x72>
 8008616:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008618:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800861a:	2b01      	cmp	r3, #1
 800861c:	d101      	bne.n	8008622 <xQueueGenericSend+0x76>
 800861e:	2301      	movs	r3, #1
 8008620:	e000      	b.n	8008624 <xQueueGenericSend+0x78>
 8008622:	2300      	movs	r3, #0
 8008624:	2b00      	cmp	r3, #0
 8008626:	d10b      	bne.n	8008640 <xQueueGenericSend+0x94>
	__asm volatile
 8008628:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800862c:	f383 8811 	msr	BASEPRI, r3
 8008630:	f3bf 8f6f 	isb	sy
 8008634:	f3bf 8f4f 	dsb	sy
 8008638:	623b      	str	r3, [r7, #32]
}
 800863a:	bf00      	nop
 800863c:	bf00      	nop
 800863e:	e7fd      	b.n	800863c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008640:	f001 fa24 	bl	8009a8c <xTaskGetSchedulerState>
 8008644:	4603      	mov	r3, r0
 8008646:	2b00      	cmp	r3, #0
 8008648:	d102      	bne.n	8008650 <xQueueGenericSend+0xa4>
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	2b00      	cmp	r3, #0
 800864e:	d101      	bne.n	8008654 <xQueueGenericSend+0xa8>
 8008650:	2301      	movs	r3, #1
 8008652:	e000      	b.n	8008656 <xQueueGenericSend+0xaa>
 8008654:	2300      	movs	r3, #0
 8008656:	2b00      	cmp	r3, #0
 8008658:	d10b      	bne.n	8008672 <xQueueGenericSend+0xc6>
	__asm volatile
 800865a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800865e:	f383 8811 	msr	BASEPRI, r3
 8008662:	f3bf 8f6f 	isb	sy
 8008666:	f3bf 8f4f 	dsb	sy
 800866a:	61fb      	str	r3, [r7, #28]
}
 800866c:	bf00      	nop
 800866e:	bf00      	nop
 8008670:	e7fd      	b.n	800866e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008672:	f001 ff79 	bl	800a568 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008676:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008678:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800867a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800867c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800867e:	429a      	cmp	r2, r3
 8008680:	d302      	bcc.n	8008688 <xQueueGenericSend+0xdc>
 8008682:	683b      	ldr	r3, [r7, #0]
 8008684:	2b02      	cmp	r3, #2
 8008686:	d129      	bne.n	80086dc <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008688:	683a      	ldr	r2, [r7, #0]
 800868a:	68b9      	ldr	r1, [r7, #8]
 800868c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800868e:	f000 fa0f 	bl	8008ab0 <prvCopyDataToQueue>
 8008692:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008694:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008696:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008698:	2b00      	cmp	r3, #0
 800869a:	d010      	beq.n	80086be <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800869c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800869e:	3324      	adds	r3, #36	@ 0x24
 80086a0:	4618      	mov	r0, r3
 80086a2:	f001 f805 	bl	80096b0 <xTaskRemoveFromEventList>
 80086a6:	4603      	mov	r3, r0
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d013      	beq.n	80086d4 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80086ac:	4b3f      	ldr	r3, [pc, #252]	@ (80087ac <xQueueGenericSend+0x200>)
 80086ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80086b2:	601a      	str	r2, [r3, #0]
 80086b4:	f3bf 8f4f 	dsb	sy
 80086b8:	f3bf 8f6f 	isb	sy
 80086bc:	e00a      	b.n	80086d4 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80086be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d007      	beq.n	80086d4 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80086c4:	4b39      	ldr	r3, [pc, #228]	@ (80087ac <xQueueGenericSend+0x200>)
 80086c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80086ca:	601a      	str	r2, [r3, #0]
 80086cc:	f3bf 8f4f 	dsb	sy
 80086d0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80086d4:	f001 ff7a 	bl	800a5cc <vPortExitCritical>
				return pdPASS;
 80086d8:	2301      	movs	r3, #1
 80086da:	e063      	b.n	80087a4 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d103      	bne.n	80086ea <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80086e2:	f001 ff73 	bl	800a5cc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80086e6:	2300      	movs	r3, #0
 80086e8:	e05c      	b.n	80087a4 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80086ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d106      	bne.n	80086fe <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80086f0:	f107 0314 	add.w	r3, r7, #20
 80086f4:	4618      	mov	r0, r3
 80086f6:	f001 f867 	bl	80097c8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80086fa:	2301      	movs	r3, #1
 80086fc:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80086fe:	f001 ff65 	bl	800a5cc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008702:	f000 fda7 	bl	8009254 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008706:	f001 ff2f 	bl	800a568 <vPortEnterCritical>
 800870a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800870c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008710:	b25b      	sxtb	r3, r3
 8008712:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008716:	d103      	bne.n	8008720 <xQueueGenericSend+0x174>
 8008718:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800871a:	2200      	movs	r2, #0
 800871c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008720:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008722:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008726:	b25b      	sxtb	r3, r3
 8008728:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800872c:	d103      	bne.n	8008736 <xQueueGenericSend+0x18a>
 800872e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008730:	2200      	movs	r2, #0
 8008732:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008736:	f001 ff49 	bl	800a5cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800873a:	1d3a      	adds	r2, r7, #4
 800873c:	f107 0314 	add.w	r3, r7, #20
 8008740:	4611      	mov	r1, r2
 8008742:	4618      	mov	r0, r3
 8008744:	f001 f856 	bl	80097f4 <xTaskCheckForTimeOut>
 8008748:	4603      	mov	r3, r0
 800874a:	2b00      	cmp	r3, #0
 800874c:	d124      	bne.n	8008798 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800874e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008750:	f000 faa6 	bl	8008ca0 <prvIsQueueFull>
 8008754:	4603      	mov	r3, r0
 8008756:	2b00      	cmp	r3, #0
 8008758:	d018      	beq.n	800878c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800875a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800875c:	3310      	adds	r3, #16
 800875e:	687a      	ldr	r2, [r7, #4]
 8008760:	4611      	mov	r1, r2
 8008762:	4618      	mov	r0, r3
 8008764:	f000 ff52 	bl	800960c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008768:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800876a:	f000 fa31 	bl	8008bd0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800876e:	f000 fd7f 	bl	8009270 <xTaskResumeAll>
 8008772:	4603      	mov	r3, r0
 8008774:	2b00      	cmp	r3, #0
 8008776:	f47f af7c 	bne.w	8008672 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800877a:	4b0c      	ldr	r3, [pc, #48]	@ (80087ac <xQueueGenericSend+0x200>)
 800877c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008780:	601a      	str	r2, [r3, #0]
 8008782:	f3bf 8f4f 	dsb	sy
 8008786:	f3bf 8f6f 	isb	sy
 800878a:	e772      	b.n	8008672 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800878c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800878e:	f000 fa1f 	bl	8008bd0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008792:	f000 fd6d 	bl	8009270 <xTaskResumeAll>
 8008796:	e76c      	b.n	8008672 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008798:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800879a:	f000 fa19 	bl	8008bd0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800879e:	f000 fd67 	bl	8009270 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80087a2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80087a4:	4618      	mov	r0, r3
 80087a6:	3738      	adds	r7, #56	@ 0x38
 80087a8:	46bd      	mov	sp, r7
 80087aa:	bd80      	pop	{r7, pc}
 80087ac:	e000ed04 	.word	0xe000ed04

080087b0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80087b0:	b580      	push	{r7, lr}
 80087b2:	b090      	sub	sp, #64	@ 0x40
 80087b4:	af00      	add	r7, sp, #0
 80087b6:	60f8      	str	r0, [r7, #12]
 80087b8:	60b9      	str	r1, [r7, #8]
 80087ba:	607a      	str	r2, [r7, #4]
 80087bc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80087c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d10b      	bne.n	80087e0 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80087c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087cc:	f383 8811 	msr	BASEPRI, r3
 80087d0:	f3bf 8f6f 	isb	sy
 80087d4:	f3bf 8f4f 	dsb	sy
 80087d8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80087da:	bf00      	nop
 80087dc:	bf00      	nop
 80087de:	e7fd      	b.n	80087dc <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80087e0:	68bb      	ldr	r3, [r7, #8]
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d103      	bne.n	80087ee <xQueueGenericSendFromISR+0x3e>
 80087e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d101      	bne.n	80087f2 <xQueueGenericSendFromISR+0x42>
 80087ee:	2301      	movs	r3, #1
 80087f0:	e000      	b.n	80087f4 <xQueueGenericSendFromISR+0x44>
 80087f2:	2300      	movs	r3, #0
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d10b      	bne.n	8008810 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80087f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087fc:	f383 8811 	msr	BASEPRI, r3
 8008800:	f3bf 8f6f 	isb	sy
 8008804:	f3bf 8f4f 	dsb	sy
 8008808:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800880a:	bf00      	nop
 800880c:	bf00      	nop
 800880e:	e7fd      	b.n	800880c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008810:	683b      	ldr	r3, [r7, #0]
 8008812:	2b02      	cmp	r3, #2
 8008814:	d103      	bne.n	800881e <xQueueGenericSendFromISR+0x6e>
 8008816:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008818:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800881a:	2b01      	cmp	r3, #1
 800881c:	d101      	bne.n	8008822 <xQueueGenericSendFromISR+0x72>
 800881e:	2301      	movs	r3, #1
 8008820:	e000      	b.n	8008824 <xQueueGenericSendFromISR+0x74>
 8008822:	2300      	movs	r3, #0
 8008824:	2b00      	cmp	r3, #0
 8008826:	d10b      	bne.n	8008840 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8008828:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800882c:	f383 8811 	msr	BASEPRI, r3
 8008830:	f3bf 8f6f 	isb	sy
 8008834:	f3bf 8f4f 	dsb	sy
 8008838:	623b      	str	r3, [r7, #32]
}
 800883a:	bf00      	nop
 800883c:	bf00      	nop
 800883e:	e7fd      	b.n	800883c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008840:	f001 ff72 	bl	800a728 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008844:	f3ef 8211 	mrs	r2, BASEPRI
 8008848:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800884c:	f383 8811 	msr	BASEPRI, r3
 8008850:	f3bf 8f6f 	isb	sy
 8008854:	f3bf 8f4f 	dsb	sy
 8008858:	61fa      	str	r2, [r7, #28]
 800885a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800885c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800885e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008860:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008862:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008864:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008866:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008868:	429a      	cmp	r2, r3
 800886a:	d302      	bcc.n	8008872 <xQueueGenericSendFromISR+0xc2>
 800886c:	683b      	ldr	r3, [r7, #0]
 800886e:	2b02      	cmp	r3, #2
 8008870:	d12f      	bne.n	80088d2 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008872:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008874:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008878:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800887c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800887e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008880:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008882:	683a      	ldr	r2, [r7, #0]
 8008884:	68b9      	ldr	r1, [r7, #8]
 8008886:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008888:	f000 f912 	bl	8008ab0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800888c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8008890:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008894:	d112      	bne.n	80088bc <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008896:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008898:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800889a:	2b00      	cmp	r3, #0
 800889c:	d016      	beq.n	80088cc <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800889e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088a0:	3324      	adds	r3, #36	@ 0x24
 80088a2:	4618      	mov	r0, r3
 80088a4:	f000 ff04 	bl	80096b0 <xTaskRemoveFromEventList>
 80088a8:	4603      	mov	r3, r0
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d00e      	beq.n	80088cc <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d00b      	beq.n	80088cc <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	2201      	movs	r2, #1
 80088b8:	601a      	str	r2, [r3, #0]
 80088ba:	e007      	b.n	80088cc <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80088bc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80088c0:	3301      	adds	r3, #1
 80088c2:	b2db      	uxtb	r3, r3
 80088c4:	b25a      	sxtb	r2, r3
 80088c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80088cc:	2301      	movs	r3, #1
 80088ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80088d0:	e001      	b.n	80088d6 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80088d2:	2300      	movs	r3, #0
 80088d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80088d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80088d8:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80088da:	697b      	ldr	r3, [r7, #20]
 80088dc:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80088e0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80088e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80088e4:	4618      	mov	r0, r3
 80088e6:	3740      	adds	r7, #64	@ 0x40
 80088e8:	46bd      	mov	sp, r7
 80088ea:	bd80      	pop	{r7, pc}

080088ec <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80088ec:	b580      	push	{r7, lr}
 80088ee:	b08c      	sub	sp, #48	@ 0x30
 80088f0:	af00      	add	r7, sp, #0
 80088f2:	60f8      	str	r0, [r7, #12]
 80088f4:	60b9      	str	r1, [r7, #8]
 80088f6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80088f8:	2300      	movs	r3, #0
 80088fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008900:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008902:	2b00      	cmp	r3, #0
 8008904:	d10b      	bne.n	800891e <xQueueReceive+0x32>
	__asm volatile
 8008906:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800890a:	f383 8811 	msr	BASEPRI, r3
 800890e:	f3bf 8f6f 	isb	sy
 8008912:	f3bf 8f4f 	dsb	sy
 8008916:	623b      	str	r3, [r7, #32]
}
 8008918:	bf00      	nop
 800891a:	bf00      	nop
 800891c:	e7fd      	b.n	800891a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800891e:	68bb      	ldr	r3, [r7, #8]
 8008920:	2b00      	cmp	r3, #0
 8008922:	d103      	bne.n	800892c <xQueueReceive+0x40>
 8008924:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008926:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008928:	2b00      	cmp	r3, #0
 800892a:	d101      	bne.n	8008930 <xQueueReceive+0x44>
 800892c:	2301      	movs	r3, #1
 800892e:	e000      	b.n	8008932 <xQueueReceive+0x46>
 8008930:	2300      	movs	r3, #0
 8008932:	2b00      	cmp	r3, #0
 8008934:	d10b      	bne.n	800894e <xQueueReceive+0x62>
	__asm volatile
 8008936:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800893a:	f383 8811 	msr	BASEPRI, r3
 800893e:	f3bf 8f6f 	isb	sy
 8008942:	f3bf 8f4f 	dsb	sy
 8008946:	61fb      	str	r3, [r7, #28]
}
 8008948:	bf00      	nop
 800894a:	bf00      	nop
 800894c:	e7fd      	b.n	800894a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800894e:	f001 f89d 	bl	8009a8c <xTaskGetSchedulerState>
 8008952:	4603      	mov	r3, r0
 8008954:	2b00      	cmp	r3, #0
 8008956:	d102      	bne.n	800895e <xQueueReceive+0x72>
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	2b00      	cmp	r3, #0
 800895c:	d101      	bne.n	8008962 <xQueueReceive+0x76>
 800895e:	2301      	movs	r3, #1
 8008960:	e000      	b.n	8008964 <xQueueReceive+0x78>
 8008962:	2300      	movs	r3, #0
 8008964:	2b00      	cmp	r3, #0
 8008966:	d10b      	bne.n	8008980 <xQueueReceive+0x94>
	__asm volatile
 8008968:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800896c:	f383 8811 	msr	BASEPRI, r3
 8008970:	f3bf 8f6f 	isb	sy
 8008974:	f3bf 8f4f 	dsb	sy
 8008978:	61bb      	str	r3, [r7, #24]
}
 800897a:	bf00      	nop
 800897c:	bf00      	nop
 800897e:	e7fd      	b.n	800897c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008980:	f001 fdf2 	bl	800a568 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008984:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008986:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008988:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800898a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800898c:	2b00      	cmp	r3, #0
 800898e:	d01f      	beq.n	80089d0 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008990:	68b9      	ldr	r1, [r7, #8]
 8008992:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008994:	f000 f8f6 	bl	8008b84 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008998:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800899a:	1e5a      	subs	r2, r3, #1
 800899c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800899e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80089a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089a2:	691b      	ldr	r3, [r3, #16]
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d00f      	beq.n	80089c8 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80089a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089aa:	3310      	adds	r3, #16
 80089ac:	4618      	mov	r0, r3
 80089ae:	f000 fe7f 	bl	80096b0 <xTaskRemoveFromEventList>
 80089b2:	4603      	mov	r3, r0
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d007      	beq.n	80089c8 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80089b8:	4b3c      	ldr	r3, [pc, #240]	@ (8008aac <xQueueReceive+0x1c0>)
 80089ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80089be:	601a      	str	r2, [r3, #0]
 80089c0:	f3bf 8f4f 	dsb	sy
 80089c4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80089c8:	f001 fe00 	bl	800a5cc <vPortExitCritical>
				return pdPASS;
 80089cc:	2301      	movs	r3, #1
 80089ce:	e069      	b.n	8008aa4 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d103      	bne.n	80089de <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80089d6:	f001 fdf9 	bl	800a5cc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80089da:	2300      	movs	r3, #0
 80089dc:	e062      	b.n	8008aa4 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80089de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d106      	bne.n	80089f2 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80089e4:	f107 0310 	add.w	r3, r7, #16
 80089e8:	4618      	mov	r0, r3
 80089ea:	f000 feed 	bl	80097c8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80089ee:	2301      	movs	r3, #1
 80089f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80089f2:	f001 fdeb 	bl	800a5cc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80089f6:	f000 fc2d 	bl	8009254 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80089fa:	f001 fdb5 	bl	800a568 <vPortEnterCritical>
 80089fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a00:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008a04:	b25b      	sxtb	r3, r3
 8008a06:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008a0a:	d103      	bne.n	8008a14 <xQueueReceive+0x128>
 8008a0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a0e:	2200      	movs	r2, #0
 8008a10:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008a14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a16:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008a1a:	b25b      	sxtb	r3, r3
 8008a1c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008a20:	d103      	bne.n	8008a2a <xQueueReceive+0x13e>
 8008a22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a24:	2200      	movs	r2, #0
 8008a26:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008a2a:	f001 fdcf 	bl	800a5cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008a2e:	1d3a      	adds	r2, r7, #4
 8008a30:	f107 0310 	add.w	r3, r7, #16
 8008a34:	4611      	mov	r1, r2
 8008a36:	4618      	mov	r0, r3
 8008a38:	f000 fedc 	bl	80097f4 <xTaskCheckForTimeOut>
 8008a3c:	4603      	mov	r3, r0
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d123      	bne.n	8008a8a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008a42:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008a44:	f000 f916 	bl	8008c74 <prvIsQueueEmpty>
 8008a48:	4603      	mov	r3, r0
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d017      	beq.n	8008a7e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008a4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a50:	3324      	adds	r3, #36	@ 0x24
 8008a52:	687a      	ldr	r2, [r7, #4]
 8008a54:	4611      	mov	r1, r2
 8008a56:	4618      	mov	r0, r3
 8008a58:	f000 fdd8 	bl	800960c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008a5c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008a5e:	f000 f8b7 	bl	8008bd0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008a62:	f000 fc05 	bl	8009270 <xTaskResumeAll>
 8008a66:	4603      	mov	r3, r0
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d189      	bne.n	8008980 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8008a6c:	4b0f      	ldr	r3, [pc, #60]	@ (8008aac <xQueueReceive+0x1c0>)
 8008a6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008a72:	601a      	str	r2, [r3, #0]
 8008a74:	f3bf 8f4f 	dsb	sy
 8008a78:	f3bf 8f6f 	isb	sy
 8008a7c:	e780      	b.n	8008980 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008a7e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008a80:	f000 f8a6 	bl	8008bd0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008a84:	f000 fbf4 	bl	8009270 <xTaskResumeAll>
 8008a88:	e77a      	b.n	8008980 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008a8a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008a8c:	f000 f8a0 	bl	8008bd0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008a90:	f000 fbee 	bl	8009270 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008a94:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008a96:	f000 f8ed 	bl	8008c74 <prvIsQueueEmpty>
 8008a9a:	4603      	mov	r3, r0
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	f43f af6f 	beq.w	8008980 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008aa2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008aa4:	4618      	mov	r0, r3
 8008aa6:	3730      	adds	r7, #48	@ 0x30
 8008aa8:	46bd      	mov	sp, r7
 8008aaa:	bd80      	pop	{r7, pc}
 8008aac:	e000ed04 	.word	0xe000ed04

08008ab0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008ab0:	b580      	push	{r7, lr}
 8008ab2:	b086      	sub	sp, #24
 8008ab4:	af00      	add	r7, sp, #0
 8008ab6:	60f8      	str	r0, [r7, #12]
 8008ab8:	60b9      	str	r1, [r7, #8]
 8008aba:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008abc:	2300      	movs	r3, #0
 8008abe:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ac4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d10d      	bne.n	8008aea <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d14d      	bne.n	8008b72 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	689b      	ldr	r3, [r3, #8]
 8008ada:	4618      	mov	r0, r3
 8008adc:	f000 fff4 	bl	8009ac8 <xTaskPriorityDisinherit>
 8008ae0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	2200      	movs	r2, #0
 8008ae6:	609a      	str	r2, [r3, #8]
 8008ae8:	e043      	b.n	8008b72 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d119      	bne.n	8008b24 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	6858      	ldr	r0, [r3, #4]
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008af8:	461a      	mov	r2, r3
 8008afa:	68b9      	ldr	r1, [r7, #8]
 8008afc:	f014 f9cd 	bl	801ce9a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	685a      	ldr	r2, [r3, #4]
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b08:	441a      	add	r2, r3
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	685a      	ldr	r2, [r3, #4]
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	689b      	ldr	r3, [r3, #8]
 8008b16:	429a      	cmp	r2, r3
 8008b18:	d32b      	bcc.n	8008b72 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	681a      	ldr	r2, [r3, #0]
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	605a      	str	r2, [r3, #4]
 8008b22:	e026      	b.n	8008b72 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	68d8      	ldr	r0, [r3, #12]
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b2c:	461a      	mov	r2, r3
 8008b2e:	68b9      	ldr	r1, [r7, #8]
 8008b30:	f014 f9b3 	bl	801ce9a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	68da      	ldr	r2, [r3, #12]
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b3c:	425b      	negs	r3, r3
 8008b3e:	441a      	add	r2, r3
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	68da      	ldr	r2, [r3, #12]
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	429a      	cmp	r2, r3
 8008b4e:	d207      	bcs.n	8008b60 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	689a      	ldr	r2, [r3, #8]
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b58:	425b      	negs	r3, r3
 8008b5a:	441a      	add	r2, r3
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	2b02      	cmp	r3, #2
 8008b64:	d105      	bne.n	8008b72 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008b66:	693b      	ldr	r3, [r7, #16]
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d002      	beq.n	8008b72 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008b6c:	693b      	ldr	r3, [r7, #16]
 8008b6e:	3b01      	subs	r3, #1
 8008b70:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008b72:	693b      	ldr	r3, [r7, #16]
 8008b74:	1c5a      	adds	r2, r3, #1
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8008b7a:	697b      	ldr	r3, [r7, #20]
}
 8008b7c:	4618      	mov	r0, r3
 8008b7e:	3718      	adds	r7, #24
 8008b80:	46bd      	mov	sp, r7
 8008b82:	bd80      	pop	{r7, pc}

08008b84 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008b84:	b580      	push	{r7, lr}
 8008b86:	b082      	sub	sp, #8
 8008b88:	af00      	add	r7, sp, #0
 8008b8a:	6078      	str	r0, [r7, #4]
 8008b8c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d018      	beq.n	8008bc8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	68da      	ldr	r2, [r3, #12]
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b9e:	441a      	add	r2, r3
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	68da      	ldr	r2, [r3, #12]
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	689b      	ldr	r3, [r3, #8]
 8008bac:	429a      	cmp	r2, r3
 8008bae:	d303      	bcc.n	8008bb8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681a      	ldr	r2, [r3, #0]
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	68d9      	ldr	r1, [r3, #12]
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008bc0:	461a      	mov	r2, r3
 8008bc2:	6838      	ldr	r0, [r7, #0]
 8008bc4:	f014 f969 	bl	801ce9a <memcpy>
	}
}
 8008bc8:	bf00      	nop
 8008bca:	3708      	adds	r7, #8
 8008bcc:	46bd      	mov	sp, r7
 8008bce:	bd80      	pop	{r7, pc}

08008bd0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008bd0:	b580      	push	{r7, lr}
 8008bd2:	b084      	sub	sp, #16
 8008bd4:	af00      	add	r7, sp, #0
 8008bd6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008bd8:	f001 fcc6 	bl	800a568 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008be2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008be4:	e011      	b.n	8008c0a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d012      	beq.n	8008c14 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	3324      	adds	r3, #36	@ 0x24
 8008bf2:	4618      	mov	r0, r3
 8008bf4:	f000 fd5c 	bl	80096b0 <xTaskRemoveFromEventList>
 8008bf8:	4603      	mov	r3, r0
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d001      	beq.n	8008c02 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008bfe:	f000 fe5d 	bl	80098bc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008c02:	7bfb      	ldrb	r3, [r7, #15]
 8008c04:	3b01      	subs	r3, #1
 8008c06:	b2db      	uxtb	r3, r3
 8008c08:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008c0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	dce9      	bgt.n	8008be6 <prvUnlockQueue+0x16>
 8008c12:	e000      	b.n	8008c16 <prvUnlockQueue+0x46>
					break;
 8008c14:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	22ff      	movs	r2, #255	@ 0xff
 8008c1a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8008c1e:	f001 fcd5 	bl	800a5cc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008c22:	f001 fca1 	bl	800a568 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008c2c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008c2e:	e011      	b.n	8008c54 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	691b      	ldr	r3, [r3, #16]
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d012      	beq.n	8008c5e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	3310      	adds	r3, #16
 8008c3c:	4618      	mov	r0, r3
 8008c3e:	f000 fd37 	bl	80096b0 <xTaskRemoveFromEventList>
 8008c42:	4603      	mov	r3, r0
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d001      	beq.n	8008c4c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008c48:	f000 fe38 	bl	80098bc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008c4c:	7bbb      	ldrb	r3, [r7, #14]
 8008c4e:	3b01      	subs	r3, #1
 8008c50:	b2db      	uxtb	r3, r3
 8008c52:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008c54:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	dce9      	bgt.n	8008c30 <prvUnlockQueue+0x60>
 8008c5c:	e000      	b.n	8008c60 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008c5e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	22ff      	movs	r2, #255	@ 0xff
 8008c64:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8008c68:	f001 fcb0 	bl	800a5cc <vPortExitCritical>
}
 8008c6c:	bf00      	nop
 8008c6e:	3710      	adds	r7, #16
 8008c70:	46bd      	mov	sp, r7
 8008c72:	bd80      	pop	{r7, pc}

08008c74 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008c74:	b580      	push	{r7, lr}
 8008c76:	b084      	sub	sp, #16
 8008c78:	af00      	add	r7, sp, #0
 8008c7a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008c7c:	f001 fc74 	bl	800a568 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	d102      	bne.n	8008c8e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008c88:	2301      	movs	r3, #1
 8008c8a:	60fb      	str	r3, [r7, #12]
 8008c8c:	e001      	b.n	8008c92 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008c8e:	2300      	movs	r3, #0
 8008c90:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008c92:	f001 fc9b 	bl	800a5cc <vPortExitCritical>

	return xReturn;
 8008c96:	68fb      	ldr	r3, [r7, #12]
}
 8008c98:	4618      	mov	r0, r3
 8008c9a:	3710      	adds	r7, #16
 8008c9c:	46bd      	mov	sp, r7
 8008c9e:	bd80      	pop	{r7, pc}

08008ca0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008ca0:	b580      	push	{r7, lr}
 8008ca2:	b084      	sub	sp, #16
 8008ca4:	af00      	add	r7, sp, #0
 8008ca6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008ca8:	f001 fc5e 	bl	800a568 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008cb4:	429a      	cmp	r2, r3
 8008cb6:	d102      	bne.n	8008cbe <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008cb8:	2301      	movs	r3, #1
 8008cba:	60fb      	str	r3, [r7, #12]
 8008cbc:	e001      	b.n	8008cc2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008cbe:	2300      	movs	r3, #0
 8008cc0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008cc2:	f001 fc83 	bl	800a5cc <vPortExitCritical>

	return xReturn;
 8008cc6:	68fb      	ldr	r3, [r7, #12]
}
 8008cc8:	4618      	mov	r0, r3
 8008cca:	3710      	adds	r7, #16
 8008ccc:	46bd      	mov	sp, r7
 8008cce:	bd80      	pop	{r7, pc}

08008cd0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008cd0:	b480      	push	{r7}
 8008cd2:	b085      	sub	sp, #20
 8008cd4:	af00      	add	r7, sp, #0
 8008cd6:	6078      	str	r0, [r7, #4]
 8008cd8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008cda:	2300      	movs	r3, #0
 8008cdc:	60fb      	str	r3, [r7, #12]
 8008cde:	e014      	b.n	8008d0a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008ce0:	4a0f      	ldr	r2, [pc, #60]	@ (8008d20 <vQueueAddToRegistry+0x50>)
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d10b      	bne.n	8008d04 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008cec:	490c      	ldr	r1, [pc, #48]	@ (8008d20 <vQueueAddToRegistry+0x50>)
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	683a      	ldr	r2, [r7, #0]
 8008cf2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008cf6:	4a0a      	ldr	r2, [pc, #40]	@ (8008d20 <vQueueAddToRegistry+0x50>)
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	00db      	lsls	r3, r3, #3
 8008cfc:	4413      	add	r3, r2
 8008cfe:	687a      	ldr	r2, [r7, #4]
 8008d00:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8008d02:	e006      	b.n	8008d12 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	3301      	adds	r3, #1
 8008d08:	60fb      	str	r3, [r7, #12]
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	2b07      	cmp	r3, #7
 8008d0e:	d9e7      	bls.n	8008ce0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008d10:	bf00      	nop
 8008d12:	bf00      	nop
 8008d14:	3714      	adds	r7, #20
 8008d16:	46bd      	mov	sp, r7
 8008d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d1c:	4770      	bx	lr
 8008d1e:	bf00      	nop
 8008d20:	20007f10 	.word	0x20007f10

08008d24 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008d24:	b580      	push	{r7, lr}
 8008d26:	b086      	sub	sp, #24
 8008d28:	af00      	add	r7, sp, #0
 8008d2a:	60f8      	str	r0, [r7, #12]
 8008d2c:	60b9      	str	r1, [r7, #8]
 8008d2e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008d34:	f001 fc18 	bl	800a568 <vPortEnterCritical>
 8008d38:	697b      	ldr	r3, [r7, #20]
 8008d3a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008d3e:	b25b      	sxtb	r3, r3
 8008d40:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008d44:	d103      	bne.n	8008d4e <vQueueWaitForMessageRestricted+0x2a>
 8008d46:	697b      	ldr	r3, [r7, #20]
 8008d48:	2200      	movs	r2, #0
 8008d4a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008d4e:	697b      	ldr	r3, [r7, #20]
 8008d50:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008d54:	b25b      	sxtb	r3, r3
 8008d56:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008d5a:	d103      	bne.n	8008d64 <vQueueWaitForMessageRestricted+0x40>
 8008d5c:	697b      	ldr	r3, [r7, #20]
 8008d5e:	2200      	movs	r2, #0
 8008d60:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008d64:	f001 fc32 	bl	800a5cc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008d68:	697b      	ldr	r3, [r7, #20]
 8008d6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d106      	bne.n	8008d7e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008d70:	697b      	ldr	r3, [r7, #20]
 8008d72:	3324      	adds	r3, #36	@ 0x24
 8008d74:	687a      	ldr	r2, [r7, #4]
 8008d76:	68b9      	ldr	r1, [r7, #8]
 8008d78:	4618      	mov	r0, r3
 8008d7a:	f000 fc6d 	bl	8009658 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008d7e:	6978      	ldr	r0, [r7, #20]
 8008d80:	f7ff ff26 	bl	8008bd0 <prvUnlockQueue>
	}
 8008d84:	bf00      	nop
 8008d86:	3718      	adds	r7, #24
 8008d88:	46bd      	mov	sp, r7
 8008d8a:	bd80      	pop	{r7, pc}

08008d8c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008d8c:	b580      	push	{r7, lr}
 8008d8e:	b08e      	sub	sp, #56	@ 0x38
 8008d90:	af04      	add	r7, sp, #16
 8008d92:	60f8      	str	r0, [r7, #12]
 8008d94:	60b9      	str	r1, [r7, #8]
 8008d96:	607a      	str	r2, [r7, #4]
 8008d98:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008d9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d10b      	bne.n	8008db8 <xTaskCreateStatic+0x2c>
	__asm volatile
 8008da0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008da4:	f383 8811 	msr	BASEPRI, r3
 8008da8:	f3bf 8f6f 	isb	sy
 8008dac:	f3bf 8f4f 	dsb	sy
 8008db0:	623b      	str	r3, [r7, #32]
}
 8008db2:	bf00      	nop
 8008db4:	bf00      	nop
 8008db6:	e7fd      	b.n	8008db4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008db8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d10b      	bne.n	8008dd6 <xTaskCreateStatic+0x4a>
	__asm volatile
 8008dbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008dc2:	f383 8811 	msr	BASEPRI, r3
 8008dc6:	f3bf 8f6f 	isb	sy
 8008dca:	f3bf 8f4f 	dsb	sy
 8008dce:	61fb      	str	r3, [r7, #28]
}
 8008dd0:	bf00      	nop
 8008dd2:	bf00      	nop
 8008dd4:	e7fd      	b.n	8008dd2 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008dd6:	23a8      	movs	r3, #168	@ 0xa8
 8008dd8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008dda:	693b      	ldr	r3, [r7, #16]
 8008ddc:	2ba8      	cmp	r3, #168	@ 0xa8
 8008dde:	d00b      	beq.n	8008df8 <xTaskCreateStatic+0x6c>
	__asm volatile
 8008de0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008de4:	f383 8811 	msr	BASEPRI, r3
 8008de8:	f3bf 8f6f 	isb	sy
 8008dec:	f3bf 8f4f 	dsb	sy
 8008df0:	61bb      	str	r3, [r7, #24]
}
 8008df2:	bf00      	nop
 8008df4:	bf00      	nop
 8008df6:	e7fd      	b.n	8008df4 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008df8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008dfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d01e      	beq.n	8008e3e <xTaskCreateStatic+0xb2>
 8008e00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d01b      	beq.n	8008e3e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008e06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e08:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008e0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e0c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008e0e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008e10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e12:	2202      	movs	r2, #2
 8008e14:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008e18:	2300      	movs	r3, #0
 8008e1a:	9303      	str	r3, [sp, #12]
 8008e1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e1e:	9302      	str	r3, [sp, #8]
 8008e20:	f107 0314 	add.w	r3, r7, #20
 8008e24:	9301      	str	r3, [sp, #4]
 8008e26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e28:	9300      	str	r3, [sp, #0]
 8008e2a:	683b      	ldr	r3, [r7, #0]
 8008e2c:	687a      	ldr	r2, [r7, #4]
 8008e2e:	68b9      	ldr	r1, [r7, #8]
 8008e30:	68f8      	ldr	r0, [r7, #12]
 8008e32:	f000 f851 	bl	8008ed8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008e36:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008e38:	f000 f8f6 	bl	8009028 <prvAddNewTaskToReadyList>
 8008e3c:	e001      	b.n	8008e42 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8008e3e:	2300      	movs	r3, #0
 8008e40:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008e42:	697b      	ldr	r3, [r7, #20]
	}
 8008e44:	4618      	mov	r0, r3
 8008e46:	3728      	adds	r7, #40	@ 0x28
 8008e48:	46bd      	mov	sp, r7
 8008e4a:	bd80      	pop	{r7, pc}

08008e4c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008e4c:	b580      	push	{r7, lr}
 8008e4e:	b08c      	sub	sp, #48	@ 0x30
 8008e50:	af04      	add	r7, sp, #16
 8008e52:	60f8      	str	r0, [r7, #12]
 8008e54:	60b9      	str	r1, [r7, #8]
 8008e56:	603b      	str	r3, [r7, #0]
 8008e58:	4613      	mov	r3, r2
 8008e5a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008e5c:	88fb      	ldrh	r3, [r7, #6]
 8008e5e:	009b      	lsls	r3, r3, #2
 8008e60:	4618      	mov	r0, r3
 8008e62:	f001 fca3 	bl	800a7ac <pvPortMalloc>
 8008e66:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008e68:	697b      	ldr	r3, [r7, #20]
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d00e      	beq.n	8008e8c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008e6e:	20a8      	movs	r0, #168	@ 0xa8
 8008e70:	f001 fc9c 	bl	800a7ac <pvPortMalloc>
 8008e74:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008e76:	69fb      	ldr	r3, [r7, #28]
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d003      	beq.n	8008e84 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008e7c:	69fb      	ldr	r3, [r7, #28]
 8008e7e:	697a      	ldr	r2, [r7, #20]
 8008e80:	631a      	str	r2, [r3, #48]	@ 0x30
 8008e82:	e005      	b.n	8008e90 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008e84:	6978      	ldr	r0, [r7, #20]
 8008e86:	f001 fd5f 	bl	800a948 <vPortFree>
 8008e8a:	e001      	b.n	8008e90 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008e8c:	2300      	movs	r3, #0
 8008e8e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008e90:	69fb      	ldr	r3, [r7, #28]
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d017      	beq.n	8008ec6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008e96:	69fb      	ldr	r3, [r7, #28]
 8008e98:	2200      	movs	r2, #0
 8008e9a:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008e9e:	88fa      	ldrh	r2, [r7, #6]
 8008ea0:	2300      	movs	r3, #0
 8008ea2:	9303      	str	r3, [sp, #12]
 8008ea4:	69fb      	ldr	r3, [r7, #28]
 8008ea6:	9302      	str	r3, [sp, #8]
 8008ea8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008eaa:	9301      	str	r3, [sp, #4]
 8008eac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008eae:	9300      	str	r3, [sp, #0]
 8008eb0:	683b      	ldr	r3, [r7, #0]
 8008eb2:	68b9      	ldr	r1, [r7, #8]
 8008eb4:	68f8      	ldr	r0, [r7, #12]
 8008eb6:	f000 f80f 	bl	8008ed8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008eba:	69f8      	ldr	r0, [r7, #28]
 8008ebc:	f000 f8b4 	bl	8009028 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008ec0:	2301      	movs	r3, #1
 8008ec2:	61bb      	str	r3, [r7, #24]
 8008ec4:	e002      	b.n	8008ecc <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008ec6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008eca:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008ecc:	69bb      	ldr	r3, [r7, #24]
	}
 8008ece:	4618      	mov	r0, r3
 8008ed0:	3720      	adds	r7, #32
 8008ed2:	46bd      	mov	sp, r7
 8008ed4:	bd80      	pop	{r7, pc}
	...

08008ed8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008ed8:	b580      	push	{r7, lr}
 8008eda:	b088      	sub	sp, #32
 8008edc:	af00      	add	r7, sp, #0
 8008ede:	60f8      	str	r0, [r7, #12]
 8008ee0:	60b9      	str	r1, [r7, #8]
 8008ee2:	607a      	str	r2, [r7, #4]
 8008ee4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008ee6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ee8:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	009b      	lsls	r3, r3, #2
 8008eee:	461a      	mov	r2, r3
 8008ef0:	21a5      	movs	r1, #165	@ 0xa5
 8008ef2:	f013 fe99 	bl	801cc28 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008ef6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ef8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8008f00:	3b01      	subs	r3, #1
 8008f02:	009b      	lsls	r3, r3, #2
 8008f04:	4413      	add	r3, r2
 8008f06:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008f08:	69bb      	ldr	r3, [r7, #24]
 8008f0a:	f023 0307 	bic.w	r3, r3, #7
 8008f0e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008f10:	69bb      	ldr	r3, [r7, #24]
 8008f12:	f003 0307 	and.w	r3, r3, #7
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d00b      	beq.n	8008f32 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8008f1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f1e:	f383 8811 	msr	BASEPRI, r3
 8008f22:	f3bf 8f6f 	isb	sy
 8008f26:	f3bf 8f4f 	dsb	sy
 8008f2a:	617b      	str	r3, [r7, #20]
}
 8008f2c:	bf00      	nop
 8008f2e:	bf00      	nop
 8008f30:	e7fd      	b.n	8008f2e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008f32:	68bb      	ldr	r3, [r7, #8]
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	d01f      	beq.n	8008f78 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008f38:	2300      	movs	r3, #0
 8008f3a:	61fb      	str	r3, [r7, #28]
 8008f3c:	e012      	b.n	8008f64 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008f3e:	68ba      	ldr	r2, [r7, #8]
 8008f40:	69fb      	ldr	r3, [r7, #28]
 8008f42:	4413      	add	r3, r2
 8008f44:	7819      	ldrb	r1, [r3, #0]
 8008f46:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008f48:	69fb      	ldr	r3, [r7, #28]
 8008f4a:	4413      	add	r3, r2
 8008f4c:	3334      	adds	r3, #52	@ 0x34
 8008f4e:	460a      	mov	r2, r1
 8008f50:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008f52:	68ba      	ldr	r2, [r7, #8]
 8008f54:	69fb      	ldr	r3, [r7, #28]
 8008f56:	4413      	add	r3, r2
 8008f58:	781b      	ldrb	r3, [r3, #0]
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d006      	beq.n	8008f6c <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008f5e:	69fb      	ldr	r3, [r7, #28]
 8008f60:	3301      	adds	r3, #1
 8008f62:	61fb      	str	r3, [r7, #28]
 8008f64:	69fb      	ldr	r3, [r7, #28]
 8008f66:	2b0f      	cmp	r3, #15
 8008f68:	d9e9      	bls.n	8008f3e <prvInitialiseNewTask+0x66>
 8008f6a:	e000      	b.n	8008f6e <prvInitialiseNewTask+0x96>
			{
				break;
 8008f6c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008f6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f70:	2200      	movs	r2, #0
 8008f72:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008f76:	e003      	b.n	8008f80 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008f78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f7a:	2200      	movs	r2, #0
 8008f7c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008f80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f82:	2b37      	cmp	r3, #55	@ 0x37
 8008f84:	d901      	bls.n	8008f8a <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008f86:	2337      	movs	r3, #55	@ 0x37
 8008f88:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008f8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f8c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008f8e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008f90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f92:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008f94:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008f96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f98:	2200      	movs	r2, #0
 8008f9a:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008f9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f9e:	3304      	adds	r3, #4
 8008fa0:	4618      	mov	r0, r3
 8008fa2:	f7ff f965 	bl	8008270 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008fa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fa8:	3318      	adds	r3, #24
 8008faa:	4618      	mov	r0, r3
 8008fac:	f7ff f960 	bl	8008270 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008fb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fb2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008fb4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008fb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fb8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008fbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fbe:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008fc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fc2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008fc4:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008fc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fc8:	2200      	movs	r2, #0
 8008fca:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008fce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fd0:	2200      	movs	r2, #0
 8008fd2:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008fd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fd8:	3354      	adds	r3, #84	@ 0x54
 8008fda:	224c      	movs	r2, #76	@ 0x4c
 8008fdc:	2100      	movs	r1, #0
 8008fde:	4618      	mov	r0, r3
 8008fe0:	f013 fe22 	bl	801cc28 <memset>
 8008fe4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fe6:	4a0d      	ldr	r2, [pc, #52]	@ (800901c <prvInitialiseNewTask+0x144>)
 8008fe8:	659a      	str	r2, [r3, #88]	@ 0x58
 8008fea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fec:	4a0c      	ldr	r2, [pc, #48]	@ (8009020 <prvInitialiseNewTask+0x148>)
 8008fee:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008ff0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ff2:	4a0c      	ldr	r2, [pc, #48]	@ (8009024 <prvInitialiseNewTask+0x14c>)
 8008ff4:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008ff6:	683a      	ldr	r2, [r7, #0]
 8008ff8:	68f9      	ldr	r1, [r7, #12]
 8008ffa:	69b8      	ldr	r0, [r7, #24]
 8008ffc:	f001 f982 	bl	800a304 <pxPortInitialiseStack>
 8009000:	4602      	mov	r2, r0
 8009002:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009004:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009006:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009008:	2b00      	cmp	r3, #0
 800900a:	d002      	beq.n	8009012 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800900c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800900e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009010:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009012:	bf00      	nop
 8009014:	3720      	adds	r7, #32
 8009016:	46bd      	mov	sp, r7
 8009018:	bd80      	pop	{r7, pc}
 800901a:	bf00      	nop
 800901c:	2001175c 	.word	0x2001175c
 8009020:	200117c4 	.word	0x200117c4
 8009024:	2001182c 	.word	0x2001182c

08009028 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009028:	b580      	push	{r7, lr}
 800902a:	b082      	sub	sp, #8
 800902c:	af00      	add	r7, sp, #0
 800902e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009030:	f001 fa9a 	bl	800a568 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009034:	4b2d      	ldr	r3, [pc, #180]	@ (80090ec <prvAddNewTaskToReadyList+0xc4>)
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	3301      	adds	r3, #1
 800903a:	4a2c      	ldr	r2, [pc, #176]	@ (80090ec <prvAddNewTaskToReadyList+0xc4>)
 800903c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800903e:	4b2c      	ldr	r3, [pc, #176]	@ (80090f0 <prvAddNewTaskToReadyList+0xc8>)
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	2b00      	cmp	r3, #0
 8009044:	d109      	bne.n	800905a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009046:	4a2a      	ldr	r2, [pc, #168]	@ (80090f0 <prvAddNewTaskToReadyList+0xc8>)
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800904c:	4b27      	ldr	r3, [pc, #156]	@ (80090ec <prvAddNewTaskToReadyList+0xc4>)
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	2b01      	cmp	r3, #1
 8009052:	d110      	bne.n	8009076 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009054:	f000 fc56 	bl	8009904 <prvInitialiseTaskLists>
 8009058:	e00d      	b.n	8009076 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800905a:	4b26      	ldr	r3, [pc, #152]	@ (80090f4 <prvAddNewTaskToReadyList+0xcc>)
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	2b00      	cmp	r3, #0
 8009060:	d109      	bne.n	8009076 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009062:	4b23      	ldr	r3, [pc, #140]	@ (80090f0 <prvAddNewTaskToReadyList+0xc8>)
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800906c:	429a      	cmp	r2, r3
 800906e:	d802      	bhi.n	8009076 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009070:	4a1f      	ldr	r2, [pc, #124]	@ (80090f0 <prvAddNewTaskToReadyList+0xc8>)
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009076:	4b20      	ldr	r3, [pc, #128]	@ (80090f8 <prvAddNewTaskToReadyList+0xd0>)
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	3301      	adds	r3, #1
 800907c:	4a1e      	ldr	r2, [pc, #120]	@ (80090f8 <prvAddNewTaskToReadyList+0xd0>)
 800907e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009080:	4b1d      	ldr	r3, [pc, #116]	@ (80090f8 <prvAddNewTaskToReadyList+0xd0>)
 8009082:	681a      	ldr	r2, [r3, #0]
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800908c:	4b1b      	ldr	r3, [pc, #108]	@ (80090fc <prvAddNewTaskToReadyList+0xd4>)
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	429a      	cmp	r2, r3
 8009092:	d903      	bls.n	800909c <prvAddNewTaskToReadyList+0x74>
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009098:	4a18      	ldr	r2, [pc, #96]	@ (80090fc <prvAddNewTaskToReadyList+0xd4>)
 800909a:	6013      	str	r3, [r2, #0]
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80090a0:	4613      	mov	r3, r2
 80090a2:	009b      	lsls	r3, r3, #2
 80090a4:	4413      	add	r3, r2
 80090a6:	009b      	lsls	r3, r3, #2
 80090a8:	4a15      	ldr	r2, [pc, #84]	@ (8009100 <prvAddNewTaskToReadyList+0xd8>)
 80090aa:	441a      	add	r2, r3
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	3304      	adds	r3, #4
 80090b0:	4619      	mov	r1, r3
 80090b2:	4610      	mov	r0, r2
 80090b4:	f7ff f8e9 	bl	800828a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80090b8:	f001 fa88 	bl	800a5cc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80090bc:	4b0d      	ldr	r3, [pc, #52]	@ (80090f4 <prvAddNewTaskToReadyList+0xcc>)
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	d00e      	beq.n	80090e2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80090c4:	4b0a      	ldr	r3, [pc, #40]	@ (80090f0 <prvAddNewTaskToReadyList+0xc8>)
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090ce:	429a      	cmp	r2, r3
 80090d0:	d207      	bcs.n	80090e2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80090d2:	4b0c      	ldr	r3, [pc, #48]	@ (8009104 <prvAddNewTaskToReadyList+0xdc>)
 80090d4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80090d8:	601a      	str	r2, [r3, #0]
 80090da:	f3bf 8f4f 	dsb	sy
 80090de:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80090e2:	bf00      	nop
 80090e4:	3708      	adds	r7, #8
 80090e6:	46bd      	mov	sp, r7
 80090e8:	bd80      	pop	{r7, pc}
 80090ea:	bf00      	nop
 80090ec:	20008424 	.word	0x20008424
 80090f0:	20007f50 	.word	0x20007f50
 80090f4:	20008430 	.word	0x20008430
 80090f8:	20008440 	.word	0x20008440
 80090fc:	2000842c 	.word	0x2000842c
 8009100:	20007f54 	.word	0x20007f54
 8009104:	e000ed04 	.word	0xe000ed04

08009108 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009108:	b580      	push	{r7, lr}
 800910a:	b084      	sub	sp, #16
 800910c:	af00      	add	r7, sp, #0
 800910e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009110:	2300      	movs	r3, #0
 8009112:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	2b00      	cmp	r3, #0
 8009118:	d018      	beq.n	800914c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800911a:	4b14      	ldr	r3, [pc, #80]	@ (800916c <vTaskDelay+0x64>)
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	2b00      	cmp	r3, #0
 8009120:	d00b      	beq.n	800913a <vTaskDelay+0x32>
	__asm volatile
 8009122:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009126:	f383 8811 	msr	BASEPRI, r3
 800912a:	f3bf 8f6f 	isb	sy
 800912e:	f3bf 8f4f 	dsb	sy
 8009132:	60bb      	str	r3, [r7, #8]
}
 8009134:	bf00      	nop
 8009136:	bf00      	nop
 8009138:	e7fd      	b.n	8009136 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800913a:	f000 f88b 	bl	8009254 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800913e:	2100      	movs	r1, #0
 8009140:	6878      	ldr	r0, [r7, #4]
 8009142:	f000 fd31 	bl	8009ba8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009146:	f000 f893 	bl	8009270 <xTaskResumeAll>
 800914a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	2b00      	cmp	r3, #0
 8009150:	d107      	bne.n	8009162 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8009152:	4b07      	ldr	r3, [pc, #28]	@ (8009170 <vTaskDelay+0x68>)
 8009154:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009158:	601a      	str	r2, [r3, #0]
 800915a:	f3bf 8f4f 	dsb	sy
 800915e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009162:	bf00      	nop
 8009164:	3710      	adds	r7, #16
 8009166:	46bd      	mov	sp, r7
 8009168:	bd80      	pop	{r7, pc}
 800916a:	bf00      	nop
 800916c:	2000844c 	.word	0x2000844c
 8009170:	e000ed04 	.word	0xe000ed04

08009174 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009174:	b580      	push	{r7, lr}
 8009176:	b08a      	sub	sp, #40	@ 0x28
 8009178:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800917a:	2300      	movs	r3, #0
 800917c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800917e:	2300      	movs	r3, #0
 8009180:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009182:	463a      	mov	r2, r7
 8009184:	1d39      	adds	r1, r7, #4
 8009186:	f107 0308 	add.w	r3, r7, #8
 800918a:	4618      	mov	r0, r3
 800918c:	f7ff f81c 	bl	80081c8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009190:	6839      	ldr	r1, [r7, #0]
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	68ba      	ldr	r2, [r7, #8]
 8009196:	9202      	str	r2, [sp, #8]
 8009198:	9301      	str	r3, [sp, #4]
 800919a:	2300      	movs	r3, #0
 800919c:	9300      	str	r3, [sp, #0]
 800919e:	2300      	movs	r3, #0
 80091a0:	460a      	mov	r2, r1
 80091a2:	4924      	ldr	r1, [pc, #144]	@ (8009234 <vTaskStartScheduler+0xc0>)
 80091a4:	4824      	ldr	r0, [pc, #144]	@ (8009238 <vTaskStartScheduler+0xc4>)
 80091a6:	f7ff fdf1 	bl	8008d8c <xTaskCreateStatic>
 80091aa:	4603      	mov	r3, r0
 80091ac:	4a23      	ldr	r2, [pc, #140]	@ (800923c <vTaskStartScheduler+0xc8>)
 80091ae:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80091b0:	4b22      	ldr	r3, [pc, #136]	@ (800923c <vTaskStartScheduler+0xc8>)
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d002      	beq.n	80091be <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80091b8:	2301      	movs	r3, #1
 80091ba:	617b      	str	r3, [r7, #20]
 80091bc:	e001      	b.n	80091c2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80091be:	2300      	movs	r3, #0
 80091c0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80091c2:	697b      	ldr	r3, [r7, #20]
 80091c4:	2b01      	cmp	r3, #1
 80091c6:	d102      	bne.n	80091ce <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80091c8:	f000 fd42 	bl	8009c50 <xTimerCreateTimerTask>
 80091cc:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80091ce:	697b      	ldr	r3, [r7, #20]
 80091d0:	2b01      	cmp	r3, #1
 80091d2:	d11b      	bne.n	800920c <vTaskStartScheduler+0x98>
	__asm volatile
 80091d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091d8:	f383 8811 	msr	BASEPRI, r3
 80091dc:	f3bf 8f6f 	isb	sy
 80091e0:	f3bf 8f4f 	dsb	sy
 80091e4:	613b      	str	r3, [r7, #16]
}
 80091e6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80091e8:	4b15      	ldr	r3, [pc, #84]	@ (8009240 <vTaskStartScheduler+0xcc>)
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	3354      	adds	r3, #84	@ 0x54
 80091ee:	4a15      	ldr	r2, [pc, #84]	@ (8009244 <vTaskStartScheduler+0xd0>)
 80091f0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80091f2:	4b15      	ldr	r3, [pc, #84]	@ (8009248 <vTaskStartScheduler+0xd4>)
 80091f4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80091f8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80091fa:	4b14      	ldr	r3, [pc, #80]	@ (800924c <vTaskStartScheduler+0xd8>)
 80091fc:	2201      	movs	r2, #1
 80091fe:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009200:	4b13      	ldr	r3, [pc, #76]	@ (8009250 <vTaskStartScheduler+0xdc>)
 8009202:	2200      	movs	r2, #0
 8009204:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009206:	f001 f90b 	bl	800a420 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800920a:	e00f      	b.n	800922c <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800920c:	697b      	ldr	r3, [r7, #20]
 800920e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009212:	d10b      	bne.n	800922c <vTaskStartScheduler+0xb8>
	__asm volatile
 8009214:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009218:	f383 8811 	msr	BASEPRI, r3
 800921c:	f3bf 8f6f 	isb	sy
 8009220:	f3bf 8f4f 	dsb	sy
 8009224:	60fb      	str	r3, [r7, #12]
}
 8009226:	bf00      	nop
 8009228:	bf00      	nop
 800922a:	e7fd      	b.n	8009228 <vTaskStartScheduler+0xb4>
}
 800922c:	bf00      	nop
 800922e:	3718      	adds	r7, #24
 8009230:	46bd      	mov	sp, r7
 8009232:	bd80      	pop	{r7, pc}
 8009234:	0801f3b8 	.word	0x0801f3b8
 8009238:	080098d5 	.word	0x080098d5
 800923c:	20008448 	.word	0x20008448
 8009240:	20007f50 	.word	0x20007f50
 8009244:	20002ec8 	.word	0x20002ec8
 8009248:	20008444 	.word	0x20008444
 800924c:	20008430 	.word	0x20008430
 8009250:	20008428 	.word	0x20008428

08009254 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009254:	b480      	push	{r7}
 8009256:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009258:	4b04      	ldr	r3, [pc, #16]	@ (800926c <vTaskSuspendAll+0x18>)
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	3301      	adds	r3, #1
 800925e:	4a03      	ldr	r2, [pc, #12]	@ (800926c <vTaskSuspendAll+0x18>)
 8009260:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009262:	bf00      	nop
 8009264:	46bd      	mov	sp, r7
 8009266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800926a:	4770      	bx	lr
 800926c:	2000844c 	.word	0x2000844c

08009270 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009270:	b580      	push	{r7, lr}
 8009272:	b084      	sub	sp, #16
 8009274:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009276:	2300      	movs	r3, #0
 8009278:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800927a:	2300      	movs	r3, #0
 800927c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800927e:	4b42      	ldr	r3, [pc, #264]	@ (8009388 <xTaskResumeAll+0x118>)
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	2b00      	cmp	r3, #0
 8009284:	d10b      	bne.n	800929e <xTaskResumeAll+0x2e>
	__asm volatile
 8009286:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800928a:	f383 8811 	msr	BASEPRI, r3
 800928e:	f3bf 8f6f 	isb	sy
 8009292:	f3bf 8f4f 	dsb	sy
 8009296:	603b      	str	r3, [r7, #0]
}
 8009298:	bf00      	nop
 800929a:	bf00      	nop
 800929c:	e7fd      	b.n	800929a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800929e:	f001 f963 	bl	800a568 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80092a2:	4b39      	ldr	r3, [pc, #228]	@ (8009388 <xTaskResumeAll+0x118>)
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	3b01      	subs	r3, #1
 80092a8:	4a37      	ldr	r2, [pc, #220]	@ (8009388 <xTaskResumeAll+0x118>)
 80092aa:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80092ac:	4b36      	ldr	r3, [pc, #216]	@ (8009388 <xTaskResumeAll+0x118>)
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d162      	bne.n	800937a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80092b4:	4b35      	ldr	r3, [pc, #212]	@ (800938c <xTaskResumeAll+0x11c>)
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	d05e      	beq.n	800937a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80092bc:	e02f      	b.n	800931e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80092be:	4b34      	ldr	r3, [pc, #208]	@ (8009390 <xTaskResumeAll+0x120>)
 80092c0:	68db      	ldr	r3, [r3, #12]
 80092c2:	68db      	ldr	r3, [r3, #12]
 80092c4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	3318      	adds	r3, #24
 80092ca:	4618      	mov	r0, r3
 80092cc:	f7ff f83a 	bl	8008344 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	3304      	adds	r3, #4
 80092d4:	4618      	mov	r0, r3
 80092d6:	f7ff f835 	bl	8008344 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092de:	4b2d      	ldr	r3, [pc, #180]	@ (8009394 <xTaskResumeAll+0x124>)
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	429a      	cmp	r2, r3
 80092e4:	d903      	bls.n	80092ee <xTaskResumeAll+0x7e>
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092ea:	4a2a      	ldr	r2, [pc, #168]	@ (8009394 <xTaskResumeAll+0x124>)
 80092ec:	6013      	str	r3, [r2, #0]
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092f2:	4613      	mov	r3, r2
 80092f4:	009b      	lsls	r3, r3, #2
 80092f6:	4413      	add	r3, r2
 80092f8:	009b      	lsls	r3, r3, #2
 80092fa:	4a27      	ldr	r2, [pc, #156]	@ (8009398 <xTaskResumeAll+0x128>)
 80092fc:	441a      	add	r2, r3
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	3304      	adds	r3, #4
 8009302:	4619      	mov	r1, r3
 8009304:	4610      	mov	r0, r2
 8009306:	f7fe ffc0 	bl	800828a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800930e:	4b23      	ldr	r3, [pc, #140]	@ (800939c <xTaskResumeAll+0x12c>)
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009314:	429a      	cmp	r2, r3
 8009316:	d302      	bcc.n	800931e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8009318:	4b21      	ldr	r3, [pc, #132]	@ (80093a0 <xTaskResumeAll+0x130>)
 800931a:	2201      	movs	r2, #1
 800931c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800931e:	4b1c      	ldr	r3, [pc, #112]	@ (8009390 <xTaskResumeAll+0x120>)
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	2b00      	cmp	r3, #0
 8009324:	d1cb      	bne.n	80092be <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	2b00      	cmp	r3, #0
 800932a:	d001      	beq.n	8009330 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800932c:	f000 fb8e 	bl	8009a4c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009330:	4b1c      	ldr	r3, [pc, #112]	@ (80093a4 <xTaskResumeAll+0x134>)
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	2b00      	cmp	r3, #0
 800933a:	d010      	beq.n	800935e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800933c:	f000 f846 	bl	80093cc <xTaskIncrementTick>
 8009340:	4603      	mov	r3, r0
 8009342:	2b00      	cmp	r3, #0
 8009344:	d002      	beq.n	800934c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8009346:	4b16      	ldr	r3, [pc, #88]	@ (80093a0 <xTaskResumeAll+0x130>)
 8009348:	2201      	movs	r2, #1
 800934a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	3b01      	subs	r3, #1
 8009350:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	2b00      	cmp	r3, #0
 8009356:	d1f1      	bne.n	800933c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8009358:	4b12      	ldr	r3, [pc, #72]	@ (80093a4 <xTaskResumeAll+0x134>)
 800935a:	2200      	movs	r2, #0
 800935c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800935e:	4b10      	ldr	r3, [pc, #64]	@ (80093a0 <xTaskResumeAll+0x130>)
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	2b00      	cmp	r3, #0
 8009364:	d009      	beq.n	800937a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009366:	2301      	movs	r3, #1
 8009368:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800936a:	4b0f      	ldr	r3, [pc, #60]	@ (80093a8 <xTaskResumeAll+0x138>)
 800936c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009370:	601a      	str	r2, [r3, #0]
 8009372:	f3bf 8f4f 	dsb	sy
 8009376:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800937a:	f001 f927 	bl	800a5cc <vPortExitCritical>

	return xAlreadyYielded;
 800937e:	68bb      	ldr	r3, [r7, #8]
}
 8009380:	4618      	mov	r0, r3
 8009382:	3710      	adds	r7, #16
 8009384:	46bd      	mov	sp, r7
 8009386:	bd80      	pop	{r7, pc}
 8009388:	2000844c 	.word	0x2000844c
 800938c:	20008424 	.word	0x20008424
 8009390:	200083e4 	.word	0x200083e4
 8009394:	2000842c 	.word	0x2000842c
 8009398:	20007f54 	.word	0x20007f54
 800939c:	20007f50 	.word	0x20007f50
 80093a0:	20008438 	.word	0x20008438
 80093a4:	20008434 	.word	0x20008434
 80093a8:	e000ed04 	.word	0xe000ed04

080093ac <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80093ac:	b480      	push	{r7}
 80093ae:	b083      	sub	sp, #12
 80093b0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80093b2:	4b05      	ldr	r3, [pc, #20]	@ (80093c8 <xTaskGetTickCount+0x1c>)
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80093b8:	687b      	ldr	r3, [r7, #4]
}
 80093ba:	4618      	mov	r0, r3
 80093bc:	370c      	adds	r7, #12
 80093be:	46bd      	mov	sp, r7
 80093c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093c4:	4770      	bx	lr
 80093c6:	bf00      	nop
 80093c8:	20008428 	.word	0x20008428

080093cc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80093cc:	b580      	push	{r7, lr}
 80093ce:	b086      	sub	sp, #24
 80093d0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80093d2:	2300      	movs	r3, #0
 80093d4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80093d6:	4b4f      	ldr	r3, [pc, #316]	@ (8009514 <xTaskIncrementTick+0x148>)
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	2b00      	cmp	r3, #0
 80093dc:	f040 8090 	bne.w	8009500 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80093e0:	4b4d      	ldr	r3, [pc, #308]	@ (8009518 <xTaskIncrementTick+0x14c>)
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	3301      	adds	r3, #1
 80093e6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80093e8:	4a4b      	ldr	r2, [pc, #300]	@ (8009518 <xTaskIncrementTick+0x14c>)
 80093ea:	693b      	ldr	r3, [r7, #16]
 80093ec:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80093ee:	693b      	ldr	r3, [r7, #16]
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d121      	bne.n	8009438 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80093f4:	4b49      	ldr	r3, [pc, #292]	@ (800951c <xTaskIncrementTick+0x150>)
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d00b      	beq.n	8009416 <xTaskIncrementTick+0x4a>
	__asm volatile
 80093fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009402:	f383 8811 	msr	BASEPRI, r3
 8009406:	f3bf 8f6f 	isb	sy
 800940a:	f3bf 8f4f 	dsb	sy
 800940e:	603b      	str	r3, [r7, #0]
}
 8009410:	bf00      	nop
 8009412:	bf00      	nop
 8009414:	e7fd      	b.n	8009412 <xTaskIncrementTick+0x46>
 8009416:	4b41      	ldr	r3, [pc, #260]	@ (800951c <xTaskIncrementTick+0x150>)
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	60fb      	str	r3, [r7, #12]
 800941c:	4b40      	ldr	r3, [pc, #256]	@ (8009520 <xTaskIncrementTick+0x154>)
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	4a3e      	ldr	r2, [pc, #248]	@ (800951c <xTaskIncrementTick+0x150>)
 8009422:	6013      	str	r3, [r2, #0]
 8009424:	4a3e      	ldr	r2, [pc, #248]	@ (8009520 <xTaskIncrementTick+0x154>)
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	6013      	str	r3, [r2, #0]
 800942a:	4b3e      	ldr	r3, [pc, #248]	@ (8009524 <xTaskIncrementTick+0x158>)
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	3301      	adds	r3, #1
 8009430:	4a3c      	ldr	r2, [pc, #240]	@ (8009524 <xTaskIncrementTick+0x158>)
 8009432:	6013      	str	r3, [r2, #0]
 8009434:	f000 fb0a 	bl	8009a4c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009438:	4b3b      	ldr	r3, [pc, #236]	@ (8009528 <xTaskIncrementTick+0x15c>)
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	693a      	ldr	r2, [r7, #16]
 800943e:	429a      	cmp	r2, r3
 8009440:	d349      	bcc.n	80094d6 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009442:	4b36      	ldr	r3, [pc, #216]	@ (800951c <xTaskIncrementTick+0x150>)
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	2b00      	cmp	r3, #0
 800944a:	d104      	bne.n	8009456 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800944c:	4b36      	ldr	r3, [pc, #216]	@ (8009528 <xTaskIncrementTick+0x15c>)
 800944e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009452:	601a      	str	r2, [r3, #0]
					break;
 8009454:	e03f      	b.n	80094d6 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009456:	4b31      	ldr	r3, [pc, #196]	@ (800951c <xTaskIncrementTick+0x150>)
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	68db      	ldr	r3, [r3, #12]
 800945c:	68db      	ldr	r3, [r3, #12]
 800945e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009460:	68bb      	ldr	r3, [r7, #8]
 8009462:	685b      	ldr	r3, [r3, #4]
 8009464:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009466:	693a      	ldr	r2, [r7, #16]
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	429a      	cmp	r2, r3
 800946c:	d203      	bcs.n	8009476 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800946e:	4a2e      	ldr	r2, [pc, #184]	@ (8009528 <xTaskIncrementTick+0x15c>)
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009474:	e02f      	b.n	80094d6 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009476:	68bb      	ldr	r3, [r7, #8]
 8009478:	3304      	adds	r3, #4
 800947a:	4618      	mov	r0, r3
 800947c:	f7fe ff62 	bl	8008344 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009480:	68bb      	ldr	r3, [r7, #8]
 8009482:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009484:	2b00      	cmp	r3, #0
 8009486:	d004      	beq.n	8009492 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009488:	68bb      	ldr	r3, [r7, #8]
 800948a:	3318      	adds	r3, #24
 800948c:	4618      	mov	r0, r3
 800948e:	f7fe ff59 	bl	8008344 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009492:	68bb      	ldr	r3, [r7, #8]
 8009494:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009496:	4b25      	ldr	r3, [pc, #148]	@ (800952c <xTaskIncrementTick+0x160>)
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	429a      	cmp	r2, r3
 800949c:	d903      	bls.n	80094a6 <xTaskIncrementTick+0xda>
 800949e:	68bb      	ldr	r3, [r7, #8]
 80094a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094a2:	4a22      	ldr	r2, [pc, #136]	@ (800952c <xTaskIncrementTick+0x160>)
 80094a4:	6013      	str	r3, [r2, #0]
 80094a6:	68bb      	ldr	r3, [r7, #8]
 80094a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80094aa:	4613      	mov	r3, r2
 80094ac:	009b      	lsls	r3, r3, #2
 80094ae:	4413      	add	r3, r2
 80094b0:	009b      	lsls	r3, r3, #2
 80094b2:	4a1f      	ldr	r2, [pc, #124]	@ (8009530 <xTaskIncrementTick+0x164>)
 80094b4:	441a      	add	r2, r3
 80094b6:	68bb      	ldr	r3, [r7, #8]
 80094b8:	3304      	adds	r3, #4
 80094ba:	4619      	mov	r1, r3
 80094bc:	4610      	mov	r0, r2
 80094be:	f7fe fee4 	bl	800828a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80094c2:	68bb      	ldr	r3, [r7, #8]
 80094c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80094c6:	4b1b      	ldr	r3, [pc, #108]	@ (8009534 <xTaskIncrementTick+0x168>)
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094cc:	429a      	cmp	r2, r3
 80094ce:	d3b8      	bcc.n	8009442 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80094d0:	2301      	movs	r3, #1
 80094d2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80094d4:	e7b5      	b.n	8009442 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80094d6:	4b17      	ldr	r3, [pc, #92]	@ (8009534 <xTaskIncrementTick+0x168>)
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80094dc:	4914      	ldr	r1, [pc, #80]	@ (8009530 <xTaskIncrementTick+0x164>)
 80094de:	4613      	mov	r3, r2
 80094e0:	009b      	lsls	r3, r3, #2
 80094e2:	4413      	add	r3, r2
 80094e4:	009b      	lsls	r3, r3, #2
 80094e6:	440b      	add	r3, r1
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	2b01      	cmp	r3, #1
 80094ec:	d901      	bls.n	80094f2 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80094ee:	2301      	movs	r3, #1
 80094f0:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80094f2:	4b11      	ldr	r3, [pc, #68]	@ (8009538 <xTaskIncrementTick+0x16c>)
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d007      	beq.n	800950a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80094fa:	2301      	movs	r3, #1
 80094fc:	617b      	str	r3, [r7, #20]
 80094fe:	e004      	b.n	800950a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8009500:	4b0e      	ldr	r3, [pc, #56]	@ (800953c <xTaskIncrementTick+0x170>)
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	3301      	adds	r3, #1
 8009506:	4a0d      	ldr	r2, [pc, #52]	@ (800953c <xTaskIncrementTick+0x170>)
 8009508:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800950a:	697b      	ldr	r3, [r7, #20]
}
 800950c:	4618      	mov	r0, r3
 800950e:	3718      	adds	r7, #24
 8009510:	46bd      	mov	sp, r7
 8009512:	bd80      	pop	{r7, pc}
 8009514:	2000844c 	.word	0x2000844c
 8009518:	20008428 	.word	0x20008428
 800951c:	200083dc 	.word	0x200083dc
 8009520:	200083e0 	.word	0x200083e0
 8009524:	2000843c 	.word	0x2000843c
 8009528:	20008444 	.word	0x20008444
 800952c:	2000842c 	.word	0x2000842c
 8009530:	20007f54 	.word	0x20007f54
 8009534:	20007f50 	.word	0x20007f50
 8009538:	20008438 	.word	0x20008438
 800953c:	20008434 	.word	0x20008434

08009540 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009540:	b480      	push	{r7}
 8009542:	b085      	sub	sp, #20
 8009544:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009546:	4b2b      	ldr	r3, [pc, #172]	@ (80095f4 <vTaskSwitchContext+0xb4>)
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	2b00      	cmp	r3, #0
 800954c:	d003      	beq.n	8009556 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800954e:	4b2a      	ldr	r3, [pc, #168]	@ (80095f8 <vTaskSwitchContext+0xb8>)
 8009550:	2201      	movs	r2, #1
 8009552:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009554:	e047      	b.n	80095e6 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8009556:	4b28      	ldr	r3, [pc, #160]	@ (80095f8 <vTaskSwitchContext+0xb8>)
 8009558:	2200      	movs	r2, #0
 800955a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800955c:	4b27      	ldr	r3, [pc, #156]	@ (80095fc <vTaskSwitchContext+0xbc>)
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	60fb      	str	r3, [r7, #12]
 8009562:	e011      	b.n	8009588 <vTaskSwitchContext+0x48>
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	2b00      	cmp	r3, #0
 8009568:	d10b      	bne.n	8009582 <vTaskSwitchContext+0x42>
	__asm volatile
 800956a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800956e:	f383 8811 	msr	BASEPRI, r3
 8009572:	f3bf 8f6f 	isb	sy
 8009576:	f3bf 8f4f 	dsb	sy
 800957a:	607b      	str	r3, [r7, #4]
}
 800957c:	bf00      	nop
 800957e:	bf00      	nop
 8009580:	e7fd      	b.n	800957e <vTaskSwitchContext+0x3e>
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	3b01      	subs	r3, #1
 8009586:	60fb      	str	r3, [r7, #12]
 8009588:	491d      	ldr	r1, [pc, #116]	@ (8009600 <vTaskSwitchContext+0xc0>)
 800958a:	68fa      	ldr	r2, [r7, #12]
 800958c:	4613      	mov	r3, r2
 800958e:	009b      	lsls	r3, r3, #2
 8009590:	4413      	add	r3, r2
 8009592:	009b      	lsls	r3, r3, #2
 8009594:	440b      	add	r3, r1
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	2b00      	cmp	r3, #0
 800959a:	d0e3      	beq.n	8009564 <vTaskSwitchContext+0x24>
 800959c:	68fa      	ldr	r2, [r7, #12]
 800959e:	4613      	mov	r3, r2
 80095a0:	009b      	lsls	r3, r3, #2
 80095a2:	4413      	add	r3, r2
 80095a4:	009b      	lsls	r3, r3, #2
 80095a6:	4a16      	ldr	r2, [pc, #88]	@ (8009600 <vTaskSwitchContext+0xc0>)
 80095a8:	4413      	add	r3, r2
 80095aa:	60bb      	str	r3, [r7, #8]
 80095ac:	68bb      	ldr	r3, [r7, #8]
 80095ae:	685b      	ldr	r3, [r3, #4]
 80095b0:	685a      	ldr	r2, [r3, #4]
 80095b2:	68bb      	ldr	r3, [r7, #8]
 80095b4:	605a      	str	r2, [r3, #4]
 80095b6:	68bb      	ldr	r3, [r7, #8]
 80095b8:	685a      	ldr	r2, [r3, #4]
 80095ba:	68bb      	ldr	r3, [r7, #8]
 80095bc:	3308      	adds	r3, #8
 80095be:	429a      	cmp	r2, r3
 80095c0:	d104      	bne.n	80095cc <vTaskSwitchContext+0x8c>
 80095c2:	68bb      	ldr	r3, [r7, #8]
 80095c4:	685b      	ldr	r3, [r3, #4]
 80095c6:	685a      	ldr	r2, [r3, #4]
 80095c8:	68bb      	ldr	r3, [r7, #8]
 80095ca:	605a      	str	r2, [r3, #4]
 80095cc:	68bb      	ldr	r3, [r7, #8]
 80095ce:	685b      	ldr	r3, [r3, #4]
 80095d0:	68db      	ldr	r3, [r3, #12]
 80095d2:	4a0c      	ldr	r2, [pc, #48]	@ (8009604 <vTaskSwitchContext+0xc4>)
 80095d4:	6013      	str	r3, [r2, #0]
 80095d6:	4a09      	ldr	r2, [pc, #36]	@ (80095fc <vTaskSwitchContext+0xbc>)
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80095dc:	4b09      	ldr	r3, [pc, #36]	@ (8009604 <vTaskSwitchContext+0xc4>)
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	3354      	adds	r3, #84	@ 0x54
 80095e2:	4a09      	ldr	r2, [pc, #36]	@ (8009608 <vTaskSwitchContext+0xc8>)
 80095e4:	6013      	str	r3, [r2, #0]
}
 80095e6:	bf00      	nop
 80095e8:	3714      	adds	r7, #20
 80095ea:	46bd      	mov	sp, r7
 80095ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095f0:	4770      	bx	lr
 80095f2:	bf00      	nop
 80095f4:	2000844c 	.word	0x2000844c
 80095f8:	20008438 	.word	0x20008438
 80095fc:	2000842c 	.word	0x2000842c
 8009600:	20007f54 	.word	0x20007f54
 8009604:	20007f50 	.word	0x20007f50
 8009608:	20002ec8 	.word	0x20002ec8

0800960c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800960c:	b580      	push	{r7, lr}
 800960e:	b084      	sub	sp, #16
 8009610:	af00      	add	r7, sp, #0
 8009612:	6078      	str	r0, [r7, #4]
 8009614:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	2b00      	cmp	r3, #0
 800961a:	d10b      	bne.n	8009634 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800961c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009620:	f383 8811 	msr	BASEPRI, r3
 8009624:	f3bf 8f6f 	isb	sy
 8009628:	f3bf 8f4f 	dsb	sy
 800962c:	60fb      	str	r3, [r7, #12]
}
 800962e:	bf00      	nop
 8009630:	bf00      	nop
 8009632:	e7fd      	b.n	8009630 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009634:	4b07      	ldr	r3, [pc, #28]	@ (8009654 <vTaskPlaceOnEventList+0x48>)
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	3318      	adds	r3, #24
 800963a:	4619      	mov	r1, r3
 800963c:	6878      	ldr	r0, [r7, #4]
 800963e:	f7fe fe48 	bl	80082d2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009642:	2101      	movs	r1, #1
 8009644:	6838      	ldr	r0, [r7, #0]
 8009646:	f000 faaf 	bl	8009ba8 <prvAddCurrentTaskToDelayedList>
}
 800964a:	bf00      	nop
 800964c:	3710      	adds	r7, #16
 800964e:	46bd      	mov	sp, r7
 8009650:	bd80      	pop	{r7, pc}
 8009652:	bf00      	nop
 8009654:	20007f50 	.word	0x20007f50

08009658 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009658:	b580      	push	{r7, lr}
 800965a:	b086      	sub	sp, #24
 800965c:	af00      	add	r7, sp, #0
 800965e:	60f8      	str	r0, [r7, #12]
 8009660:	60b9      	str	r1, [r7, #8]
 8009662:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	2b00      	cmp	r3, #0
 8009668:	d10b      	bne.n	8009682 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800966a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800966e:	f383 8811 	msr	BASEPRI, r3
 8009672:	f3bf 8f6f 	isb	sy
 8009676:	f3bf 8f4f 	dsb	sy
 800967a:	617b      	str	r3, [r7, #20]
}
 800967c:	bf00      	nop
 800967e:	bf00      	nop
 8009680:	e7fd      	b.n	800967e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009682:	4b0a      	ldr	r3, [pc, #40]	@ (80096ac <vTaskPlaceOnEventListRestricted+0x54>)
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	3318      	adds	r3, #24
 8009688:	4619      	mov	r1, r3
 800968a:	68f8      	ldr	r0, [r7, #12]
 800968c:	f7fe fdfd 	bl	800828a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	2b00      	cmp	r3, #0
 8009694:	d002      	beq.n	800969c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8009696:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800969a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800969c:	6879      	ldr	r1, [r7, #4]
 800969e:	68b8      	ldr	r0, [r7, #8]
 80096a0:	f000 fa82 	bl	8009ba8 <prvAddCurrentTaskToDelayedList>
	}
 80096a4:	bf00      	nop
 80096a6:	3718      	adds	r7, #24
 80096a8:	46bd      	mov	sp, r7
 80096aa:	bd80      	pop	{r7, pc}
 80096ac:	20007f50 	.word	0x20007f50

080096b0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80096b0:	b580      	push	{r7, lr}
 80096b2:	b086      	sub	sp, #24
 80096b4:	af00      	add	r7, sp, #0
 80096b6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	68db      	ldr	r3, [r3, #12]
 80096bc:	68db      	ldr	r3, [r3, #12]
 80096be:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80096c0:	693b      	ldr	r3, [r7, #16]
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	d10b      	bne.n	80096de <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80096c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096ca:	f383 8811 	msr	BASEPRI, r3
 80096ce:	f3bf 8f6f 	isb	sy
 80096d2:	f3bf 8f4f 	dsb	sy
 80096d6:	60fb      	str	r3, [r7, #12]
}
 80096d8:	bf00      	nop
 80096da:	bf00      	nop
 80096dc:	e7fd      	b.n	80096da <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80096de:	693b      	ldr	r3, [r7, #16]
 80096e0:	3318      	adds	r3, #24
 80096e2:	4618      	mov	r0, r3
 80096e4:	f7fe fe2e 	bl	8008344 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80096e8:	4b1d      	ldr	r3, [pc, #116]	@ (8009760 <xTaskRemoveFromEventList+0xb0>)
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d11d      	bne.n	800972c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80096f0:	693b      	ldr	r3, [r7, #16]
 80096f2:	3304      	adds	r3, #4
 80096f4:	4618      	mov	r0, r3
 80096f6:	f7fe fe25 	bl	8008344 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80096fa:	693b      	ldr	r3, [r7, #16]
 80096fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80096fe:	4b19      	ldr	r3, [pc, #100]	@ (8009764 <xTaskRemoveFromEventList+0xb4>)
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	429a      	cmp	r2, r3
 8009704:	d903      	bls.n	800970e <xTaskRemoveFromEventList+0x5e>
 8009706:	693b      	ldr	r3, [r7, #16]
 8009708:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800970a:	4a16      	ldr	r2, [pc, #88]	@ (8009764 <xTaskRemoveFromEventList+0xb4>)
 800970c:	6013      	str	r3, [r2, #0]
 800970e:	693b      	ldr	r3, [r7, #16]
 8009710:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009712:	4613      	mov	r3, r2
 8009714:	009b      	lsls	r3, r3, #2
 8009716:	4413      	add	r3, r2
 8009718:	009b      	lsls	r3, r3, #2
 800971a:	4a13      	ldr	r2, [pc, #76]	@ (8009768 <xTaskRemoveFromEventList+0xb8>)
 800971c:	441a      	add	r2, r3
 800971e:	693b      	ldr	r3, [r7, #16]
 8009720:	3304      	adds	r3, #4
 8009722:	4619      	mov	r1, r3
 8009724:	4610      	mov	r0, r2
 8009726:	f7fe fdb0 	bl	800828a <vListInsertEnd>
 800972a:	e005      	b.n	8009738 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800972c:	693b      	ldr	r3, [r7, #16]
 800972e:	3318      	adds	r3, #24
 8009730:	4619      	mov	r1, r3
 8009732:	480e      	ldr	r0, [pc, #56]	@ (800976c <xTaskRemoveFromEventList+0xbc>)
 8009734:	f7fe fda9 	bl	800828a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009738:	693b      	ldr	r3, [r7, #16]
 800973a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800973c:	4b0c      	ldr	r3, [pc, #48]	@ (8009770 <xTaskRemoveFromEventList+0xc0>)
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009742:	429a      	cmp	r2, r3
 8009744:	d905      	bls.n	8009752 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009746:	2301      	movs	r3, #1
 8009748:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800974a:	4b0a      	ldr	r3, [pc, #40]	@ (8009774 <xTaskRemoveFromEventList+0xc4>)
 800974c:	2201      	movs	r2, #1
 800974e:	601a      	str	r2, [r3, #0]
 8009750:	e001      	b.n	8009756 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8009752:	2300      	movs	r3, #0
 8009754:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009756:	697b      	ldr	r3, [r7, #20]
}
 8009758:	4618      	mov	r0, r3
 800975a:	3718      	adds	r7, #24
 800975c:	46bd      	mov	sp, r7
 800975e:	bd80      	pop	{r7, pc}
 8009760:	2000844c 	.word	0x2000844c
 8009764:	2000842c 	.word	0x2000842c
 8009768:	20007f54 	.word	0x20007f54
 800976c:	200083e4 	.word	0x200083e4
 8009770:	20007f50 	.word	0x20007f50
 8009774:	20008438 	.word	0x20008438

08009778 <vTaskSetTimeOutState>:
	}
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009778:	b580      	push	{r7, lr}
 800977a:	b084      	sub	sp, #16
 800977c:	af00      	add	r7, sp, #0
 800977e:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	2b00      	cmp	r3, #0
 8009784:	d10b      	bne.n	800979e <vTaskSetTimeOutState+0x26>
	__asm volatile
 8009786:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800978a:	f383 8811 	msr	BASEPRI, r3
 800978e:	f3bf 8f6f 	isb	sy
 8009792:	f3bf 8f4f 	dsb	sy
 8009796:	60fb      	str	r3, [r7, #12]
}
 8009798:	bf00      	nop
 800979a:	bf00      	nop
 800979c:	e7fd      	b.n	800979a <vTaskSetTimeOutState+0x22>
	taskENTER_CRITICAL();
 800979e:	f000 fee3 	bl	800a568 <vPortEnterCritical>
	{
		pxTimeOut->xOverflowCount = xNumOfOverflows;
 80097a2:	4b07      	ldr	r3, [pc, #28]	@ (80097c0 <vTaskSetTimeOutState+0x48>)
 80097a4:	681a      	ldr	r2, [r3, #0]
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	601a      	str	r2, [r3, #0]
		pxTimeOut->xTimeOnEntering = xTickCount;
 80097aa:	4b06      	ldr	r3, [pc, #24]	@ (80097c4 <vTaskSetTimeOutState+0x4c>)
 80097ac:	681a      	ldr	r2, [r3, #0]
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	605a      	str	r2, [r3, #4]
	}
	taskEXIT_CRITICAL();
 80097b2:	f000 ff0b 	bl	800a5cc <vPortExitCritical>
}
 80097b6:	bf00      	nop
 80097b8:	3710      	adds	r7, #16
 80097ba:	46bd      	mov	sp, r7
 80097bc:	bd80      	pop	{r7, pc}
 80097be:	bf00      	nop
 80097c0:	2000843c 	.word	0x2000843c
 80097c4:	20008428 	.word	0x20008428

080097c8 <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80097c8:	b480      	push	{r7}
 80097ca:	b083      	sub	sp, #12
 80097cc:	af00      	add	r7, sp, #0
 80097ce:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80097d0:	4b06      	ldr	r3, [pc, #24]	@ (80097ec <vTaskInternalSetTimeOutState+0x24>)
 80097d2:	681a      	ldr	r2, [r3, #0]
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80097d8:	4b05      	ldr	r3, [pc, #20]	@ (80097f0 <vTaskInternalSetTimeOutState+0x28>)
 80097da:	681a      	ldr	r2, [r3, #0]
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	605a      	str	r2, [r3, #4]
}
 80097e0:	bf00      	nop
 80097e2:	370c      	adds	r7, #12
 80097e4:	46bd      	mov	sp, r7
 80097e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ea:	4770      	bx	lr
 80097ec:	2000843c 	.word	0x2000843c
 80097f0:	20008428 	.word	0x20008428

080097f4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80097f4:	b580      	push	{r7, lr}
 80097f6:	b088      	sub	sp, #32
 80097f8:	af00      	add	r7, sp, #0
 80097fa:	6078      	str	r0, [r7, #4]
 80097fc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	2b00      	cmp	r3, #0
 8009802:	d10b      	bne.n	800981c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8009804:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009808:	f383 8811 	msr	BASEPRI, r3
 800980c:	f3bf 8f6f 	isb	sy
 8009810:	f3bf 8f4f 	dsb	sy
 8009814:	613b      	str	r3, [r7, #16]
}
 8009816:	bf00      	nop
 8009818:	bf00      	nop
 800981a:	e7fd      	b.n	8009818 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800981c:	683b      	ldr	r3, [r7, #0]
 800981e:	2b00      	cmp	r3, #0
 8009820:	d10b      	bne.n	800983a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8009822:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009826:	f383 8811 	msr	BASEPRI, r3
 800982a:	f3bf 8f6f 	isb	sy
 800982e:	f3bf 8f4f 	dsb	sy
 8009832:	60fb      	str	r3, [r7, #12]
}
 8009834:	bf00      	nop
 8009836:	bf00      	nop
 8009838:	e7fd      	b.n	8009836 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800983a:	f000 fe95 	bl	800a568 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800983e:	4b1d      	ldr	r3, [pc, #116]	@ (80098b4 <xTaskCheckForTimeOut+0xc0>)
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	685b      	ldr	r3, [r3, #4]
 8009848:	69ba      	ldr	r2, [r7, #24]
 800984a:	1ad3      	subs	r3, r2, r3
 800984c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800984e:	683b      	ldr	r3, [r7, #0]
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009856:	d102      	bne.n	800985e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009858:	2300      	movs	r3, #0
 800985a:	61fb      	str	r3, [r7, #28]
 800985c:	e023      	b.n	80098a6 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	681a      	ldr	r2, [r3, #0]
 8009862:	4b15      	ldr	r3, [pc, #84]	@ (80098b8 <xTaskCheckForTimeOut+0xc4>)
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	429a      	cmp	r2, r3
 8009868:	d007      	beq.n	800987a <xTaskCheckForTimeOut+0x86>
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	685b      	ldr	r3, [r3, #4]
 800986e:	69ba      	ldr	r2, [r7, #24]
 8009870:	429a      	cmp	r2, r3
 8009872:	d302      	bcc.n	800987a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009874:	2301      	movs	r3, #1
 8009876:	61fb      	str	r3, [r7, #28]
 8009878:	e015      	b.n	80098a6 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800987a:	683b      	ldr	r3, [r7, #0]
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	697a      	ldr	r2, [r7, #20]
 8009880:	429a      	cmp	r2, r3
 8009882:	d20b      	bcs.n	800989c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009884:	683b      	ldr	r3, [r7, #0]
 8009886:	681a      	ldr	r2, [r3, #0]
 8009888:	697b      	ldr	r3, [r7, #20]
 800988a:	1ad2      	subs	r2, r2, r3
 800988c:	683b      	ldr	r3, [r7, #0]
 800988e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009890:	6878      	ldr	r0, [r7, #4]
 8009892:	f7ff ff99 	bl	80097c8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009896:	2300      	movs	r3, #0
 8009898:	61fb      	str	r3, [r7, #28]
 800989a:	e004      	b.n	80098a6 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800989c:	683b      	ldr	r3, [r7, #0]
 800989e:	2200      	movs	r2, #0
 80098a0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80098a2:	2301      	movs	r3, #1
 80098a4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80098a6:	f000 fe91 	bl	800a5cc <vPortExitCritical>

	return xReturn;
 80098aa:	69fb      	ldr	r3, [r7, #28]
}
 80098ac:	4618      	mov	r0, r3
 80098ae:	3720      	adds	r7, #32
 80098b0:	46bd      	mov	sp, r7
 80098b2:	bd80      	pop	{r7, pc}
 80098b4:	20008428 	.word	0x20008428
 80098b8:	2000843c 	.word	0x2000843c

080098bc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80098bc:	b480      	push	{r7}
 80098be:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80098c0:	4b03      	ldr	r3, [pc, #12]	@ (80098d0 <vTaskMissedYield+0x14>)
 80098c2:	2201      	movs	r2, #1
 80098c4:	601a      	str	r2, [r3, #0]
}
 80098c6:	bf00      	nop
 80098c8:	46bd      	mov	sp, r7
 80098ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ce:	4770      	bx	lr
 80098d0:	20008438 	.word	0x20008438

080098d4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80098d4:	b580      	push	{r7, lr}
 80098d6:	b082      	sub	sp, #8
 80098d8:	af00      	add	r7, sp, #0
 80098da:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80098dc:	f000 f852 	bl	8009984 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80098e0:	4b06      	ldr	r3, [pc, #24]	@ (80098fc <prvIdleTask+0x28>)
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	2b01      	cmp	r3, #1
 80098e6:	d9f9      	bls.n	80098dc <prvIdleTask+0x8>
			{
				taskYIELD();
 80098e8:	4b05      	ldr	r3, [pc, #20]	@ (8009900 <prvIdleTask+0x2c>)
 80098ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80098ee:	601a      	str	r2, [r3, #0]
 80098f0:	f3bf 8f4f 	dsb	sy
 80098f4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80098f8:	e7f0      	b.n	80098dc <prvIdleTask+0x8>
 80098fa:	bf00      	nop
 80098fc:	20007f54 	.word	0x20007f54
 8009900:	e000ed04 	.word	0xe000ed04

08009904 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009904:	b580      	push	{r7, lr}
 8009906:	b082      	sub	sp, #8
 8009908:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800990a:	2300      	movs	r3, #0
 800990c:	607b      	str	r3, [r7, #4]
 800990e:	e00c      	b.n	800992a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009910:	687a      	ldr	r2, [r7, #4]
 8009912:	4613      	mov	r3, r2
 8009914:	009b      	lsls	r3, r3, #2
 8009916:	4413      	add	r3, r2
 8009918:	009b      	lsls	r3, r3, #2
 800991a:	4a12      	ldr	r2, [pc, #72]	@ (8009964 <prvInitialiseTaskLists+0x60>)
 800991c:	4413      	add	r3, r2
 800991e:	4618      	mov	r0, r3
 8009920:	f7fe fc86 	bl	8008230 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	3301      	adds	r3, #1
 8009928:	607b      	str	r3, [r7, #4]
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	2b37      	cmp	r3, #55	@ 0x37
 800992e:	d9ef      	bls.n	8009910 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009930:	480d      	ldr	r0, [pc, #52]	@ (8009968 <prvInitialiseTaskLists+0x64>)
 8009932:	f7fe fc7d 	bl	8008230 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009936:	480d      	ldr	r0, [pc, #52]	@ (800996c <prvInitialiseTaskLists+0x68>)
 8009938:	f7fe fc7a 	bl	8008230 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800993c:	480c      	ldr	r0, [pc, #48]	@ (8009970 <prvInitialiseTaskLists+0x6c>)
 800993e:	f7fe fc77 	bl	8008230 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009942:	480c      	ldr	r0, [pc, #48]	@ (8009974 <prvInitialiseTaskLists+0x70>)
 8009944:	f7fe fc74 	bl	8008230 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009948:	480b      	ldr	r0, [pc, #44]	@ (8009978 <prvInitialiseTaskLists+0x74>)
 800994a:	f7fe fc71 	bl	8008230 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800994e:	4b0b      	ldr	r3, [pc, #44]	@ (800997c <prvInitialiseTaskLists+0x78>)
 8009950:	4a05      	ldr	r2, [pc, #20]	@ (8009968 <prvInitialiseTaskLists+0x64>)
 8009952:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009954:	4b0a      	ldr	r3, [pc, #40]	@ (8009980 <prvInitialiseTaskLists+0x7c>)
 8009956:	4a05      	ldr	r2, [pc, #20]	@ (800996c <prvInitialiseTaskLists+0x68>)
 8009958:	601a      	str	r2, [r3, #0]
}
 800995a:	bf00      	nop
 800995c:	3708      	adds	r7, #8
 800995e:	46bd      	mov	sp, r7
 8009960:	bd80      	pop	{r7, pc}
 8009962:	bf00      	nop
 8009964:	20007f54 	.word	0x20007f54
 8009968:	200083b4 	.word	0x200083b4
 800996c:	200083c8 	.word	0x200083c8
 8009970:	200083e4 	.word	0x200083e4
 8009974:	200083f8 	.word	0x200083f8
 8009978:	20008410 	.word	0x20008410
 800997c:	200083dc 	.word	0x200083dc
 8009980:	200083e0 	.word	0x200083e0

08009984 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009984:	b580      	push	{r7, lr}
 8009986:	b082      	sub	sp, #8
 8009988:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800998a:	e019      	b.n	80099c0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800998c:	f000 fdec 	bl	800a568 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009990:	4b10      	ldr	r3, [pc, #64]	@ (80099d4 <prvCheckTasksWaitingTermination+0x50>)
 8009992:	68db      	ldr	r3, [r3, #12]
 8009994:	68db      	ldr	r3, [r3, #12]
 8009996:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	3304      	adds	r3, #4
 800999c:	4618      	mov	r0, r3
 800999e:	f7fe fcd1 	bl	8008344 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80099a2:	4b0d      	ldr	r3, [pc, #52]	@ (80099d8 <prvCheckTasksWaitingTermination+0x54>)
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	3b01      	subs	r3, #1
 80099a8:	4a0b      	ldr	r2, [pc, #44]	@ (80099d8 <prvCheckTasksWaitingTermination+0x54>)
 80099aa:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80099ac:	4b0b      	ldr	r3, [pc, #44]	@ (80099dc <prvCheckTasksWaitingTermination+0x58>)
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	3b01      	subs	r3, #1
 80099b2:	4a0a      	ldr	r2, [pc, #40]	@ (80099dc <prvCheckTasksWaitingTermination+0x58>)
 80099b4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80099b6:	f000 fe09 	bl	800a5cc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80099ba:	6878      	ldr	r0, [r7, #4]
 80099bc:	f000 f810 	bl	80099e0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80099c0:	4b06      	ldr	r3, [pc, #24]	@ (80099dc <prvCheckTasksWaitingTermination+0x58>)
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d1e1      	bne.n	800998c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80099c8:	bf00      	nop
 80099ca:	bf00      	nop
 80099cc:	3708      	adds	r7, #8
 80099ce:	46bd      	mov	sp, r7
 80099d0:	bd80      	pop	{r7, pc}
 80099d2:	bf00      	nop
 80099d4:	200083f8 	.word	0x200083f8
 80099d8:	20008424 	.word	0x20008424
 80099dc:	2000840c 	.word	0x2000840c

080099e0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80099e0:	b580      	push	{r7, lr}
 80099e2:	b084      	sub	sp, #16
 80099e4:	af00      	add	r7, sp, #0
 80099e6:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	3354      	adds	r3, #84	@ 0x54
 80099ec:	4618      	mov	r0, r3
 80099ee:	f013 f97b 	bl	801cce8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d108      	bne.n	8009a0e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a00:	4618      	mov	r0, r3
 8009a02:	f000 ffa1 	bl	800a948 <vPortFree>
				vPortFree( pxTCB );
 8009a06:	6878      	ldr	r0, [r7, #4]
 8009a08:	f000 ff9e 	bl	800a948 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009a0c:	e019      	b.n	8009a42 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8009a14:	2b01      	cmp	r3, #1
 8009a16:	d103      	bne.n	8009a20 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8009a18:	6878      	ldr	r0, [r7, #4]
 8009a1a:	f000 ff95 	bl	800a948 <vPortFree>
	}
 8009a1e:	e010      	b.n	8009a42 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8009a26:	2b02      	cmp	r3, #2
 8009a28:	d00b      	beq.n	8009a42 <prvDeleteTCB+0x62>
	__asm volatile
 8009a2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a2e:	f383 8811 	msr	BASEPRI, r3
 8009a32:	f3bf 8f6f 	isb	sy
 8009a36:	f3bf 8f4f 	dsb	sy
 8009a3a:	60fb      	str	r3, [r7, #12]
}
 8009a3c:	bf00      	nop
 8009a3e:	bf00      	nop
 8009a40:	e7fd      	b.n	8009a3e <prvDeleteTCB+0x5e>
	}
 8009a42:	bf00      	nop
 8009a44:	3710      	adds	r7, #16
 8009a46:	46bd      	mov	sp, r7
 8009a48:	bd80      	pop	{r7, pc}
	...

08009a4c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009a4c:	b480      	push	{r7}
 8009a4e:	b083      	sub	sp, #12
 8009a50:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009a52:	4b0c      	ldr	r3, [pc, #48]	@ (8009a84 <prvResetNextTaskUnblockTime+0x38>)
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d104      	bne.n	8009a66 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009a5c:	4b0a      	ldr	r3, [pc, #40]	@ (8009a88 <prvResetNextTaskUnblockTime+0x3c>)
 8009a5e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009a62:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009a64:	e008      	b.n	8009a78 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009a66:	4b07      	ldr	r3, [pc, #28]	@ (8009a84 <prvResetNextTaskUnblockTime+0x38>)
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	68db      	ldr	r3, [r3, #12]
 8009a6c:	68db      	ldr	r3, [r3, #12]
 8009a6e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	685b      	ldr	r3, [r3, #4]
 8009a74:	4a04      	ldr	r2, [pc, #16]	@ (8009a88 <prvResetNextTaskUnblockTime+0x3c>)
 8009a76:	6013      	str	r3, [r2, #0]
}
 8009a78:	bf00      	nop
 8009a7a:	370c      	adds	r7, #12
 8009a7c:	46bd      	mov	sp, r7
 8009a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a82:	4770      	bx	lr
 8009a84:	200083dc 	.word	0x200083dc
 8009a88:	20008444 	.word	0x20008444

08009a8c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009a8c:	b480      	push	{r7}
 8009a8e:	b083      	sub	sp, #12
 8009a90:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009a92:	4b0b      	ldr	r3, [pc, #44]	@ (8009ac0 <xTaskGetSchedulerState+0x34>)
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d102      	bne.n	8009aa0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009a9a:	2301      	movs	r3, #1
 8009a9c:	607b      	str	r3, [r7, #4]
 8009a9e:	e008      	b.n	8009ab2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009aa0:	4b08      	ldr	r3, [pc, #32]	@ (8009ac4 <xTaskGetSchedulerState+0x38>)
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d102      	bne.n	8009aae <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009aa8:	2302      	movs	r3, #2
 8009aaa:	607b      	str	r3, [r7, #4]
 8009aac:	e001      	b.n	8009ab2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009aae:	2300      	movs	r3, #0
 8009ab0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009ab2:	687b      	ldr	r3, [r7, #4]
	}
 8009ab4:	4618      	mov	r0, r3
 8009ab6:	370c      	adds	r7, #12
 8009ab8:	46bd      	mov	sp, r7
 8009aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009abe:	4770      	bx	lr
 8009ac0:	20008430 	.word	0x20008430
 8009ac4:	2000844c 	.word	0x2000844c

08009ac8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009ac8:	b580      	push	{r7, lr}
 8009aca:	b086      	sub	sp, #24
 8009acc:	af00      	add	r7, sp, #0
 8009ace:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009ad4:	2300      	movs	r3, #0
 8009ad6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d058      	beq.n	8009b90 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009ade:	4b2f      	ldr	r3, [pc, #188]	@ (8009b9c <xTaskPriorityDisinherit+0xd4>)
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	693a      	ldr	r2, [r7, #16]
 8009ae4:	429a      	cmp	r2, r3
 8009ae6:	d00b      	beq.n	8009b00 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8009ae8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009aec:	f383 8811 	msr	BASEPRI, r3
 8009af0:	f3bf 8f6f 	isb	sy
 8009af4:	f3bf 8f4f 	dsb	sy
 8009af8:	60fb      	str	r3, [r7, #12]
}
 8009afa:	bf00      	nop
 8009afc:	bf00      	nop
 8009afe:	e7fd      	b.n	8009afc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009b00:	693b      	ldr	r3, [r7, #16]
 8009b02:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d10b      	bne.n	8009b20 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8009b08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b0c:	f383 8811 	msr	BASEPRI, r3
 8009b10:	f3bf 8f6f 	isb	sy
 8009b14:	f3bf 8f4f 	dsb	sy
 8009b18:	60bb      	str	r3, [r7, #8]
}
 8009b1a:	bf00      	nop
 8009b1c:	bf00      	nop
 8009b1e:	e7fd      	b.n	8009b1c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8009b20:	693b      	ldr	r3, [r7, #16]
 8009b22:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009b24:	1e5a      	subs	r2, r3, #1
 8009b26:	693b      	ldr	r3, [r7, #16]
 8009b28:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009b2a:	693b      	ldr	r3, [r7, #16]
 8009b2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b2e:	693b      	ldr	r3, [r7, #16]
 8009b30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009b32:	429a      	cmp	r2, r3
 8009b34:	d02c      	beq.n	8009b90 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009b36:	693b      	ldr	r3, [r7, #16]
 8009b38:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d128      	bne.n	8009b90 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009b3e:	693b      	ldr	r3, [r7, #16]
 8009b40:	3304      	adds	r3, #4
 8009b42:	4618      	mov	r0, r3
 8009b44:	f7fe fbfe 	bl	8008344 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009b48:	693b      	ldr	r3, [r7, #16]
 8009b4a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009b4c:	693b      	ldr	r3, [r7, #16]
 8009b4e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009b50:	693b      	ldr	r3, [r7, #16]
 8009b52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b54:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009b58:	693b      	ldr	r3, [r7, #16]
 8009b5a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009b5c:	693b      	ldr	r3, [r7, #16]
 8009b5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b60:	4b0f      	ldr	r3, [pc, #60]	@ (8009ba0 <xTaskPriorityDisinherit+0xd8>)
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	429a      	cmp	r2, r3
 8009b66:	d903      	bls.n	8009b70 <xTaskPriorityDisinherit+0xa8>
 8009b68:	693b      	ldr	r3, [r7, #16]
 8009b6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b6c:	4a0c      	ldr	r2, [pc, #48]	@ (8009ba0 <xTaskPriorityDisinherit+0xd8>)
 8009b6e:	6013      	str	r3, [r2, #0]
 8009b70:	693b      	ldr	r3, [r7, #16]
 8009b72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b74:	4613      	mov	r3, r2
 8009b76:	009b      	lsls	r3, r3, #2
 8009b78:	4413      	add	r3, r2
 8009b7a:	009b      	lsls	r3, r3, #2
 8009b7c:	4a09      	ldr	r2, [pc, #36]	@ (8009ba4 <xTaskPriorityDisinherit+0xdc>)
 8009b7e:	441a      	add	r2, r3
 8009b80:	693b      	ldr	r3, [r7, #16]
 8009b82:	3304      	adds	r3, #4
 8009b84:	4619      	mov	r1, r3
 8009b86:	4610      	mov	r0, r2
 8009b88:	f7fe fb7f 	bl	800828a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009b8c:	2301      	movs	r3, #1
 8009b8e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009b90:	697b      	ldr	r3, [r7, #20]
	}
 8009b92:	4618      	mov	r0, r3
 8009b94:	3718      	adds	r7, #24
 8009b96:	46bd      	mov	sp, r7
 8009b98:	bd80      	pop	{r7, pc}
 8009b9a:	bf00      	nop
 8009b9c:	20007f50 	.word	0x20007f50
 8009ba0:	2000842c 	.word	0x2000842c
 8009ba4:	20007f54 	.word	0x20007f54

08009ba8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009ba8:	b580      	push	{r7, lr}
 8009baa:	b084      	sub	sp, #16
 8009bac:	af00      	add	r7, sp, #0
 8009bae:	6078      	str	r0, [r7, #4]
 8009bb0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009bb2:	4b21      	ldr	r3, [pc, #132]	@ (8009c38 <prvAddCurrentTaskToDelayedList+0x90>)
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009bb8:	4b20      	ldr	r3, [pc, #128]	@ (8009c3c <prvAddCurrentTaskToDelayedList+0x94>)
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	3304      	adds	r3, #4
 8009bbe:	4618      	mov	r0, r3
 8009bc0:	f7fe fbc0 	bl	8008344 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009bca:	d10a      	bne.n	8009be2 <prvAddCurrentTaskToDelayedList+0x3a>
 8009bcc:	683b      	ldr	r3, [r7, #0]
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d007      	beq.n	8009be2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009bd2:	4b1a      	ldr	r3, [pc, #104]	@ (8009c3c <prvAddCurrentTaskToDelayedList+0x94>)
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	3304      	adds	r3, #4
 8009bd8:	4619      	mov	r1, r3
 8009bda:	4819      	ldr	r0, [pc, #100]	@ (8009c40 <prvAddCurrentTaskToDelayedList+0x98>)
 8009bdc:	f7fe fb55 	bl	800828a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009be0:	e026      	b.n	8009c30 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009be2:	68fa      	ldr	r2, [r7, #12]
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	4413      	add	r3, r2
 8009be8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009bea:	4b14      	ldr	r3, [pc, #80]	@ (8009c3c <prvAddCurrentTaskToDelayedList+0x94>)
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	68ba      	ldr	r2, [r7, #8]
 8009bf0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009bf2:	68ba      	ldr	r2, [r7, #8]
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	429a      	cmp	r2, r3
 8009bf8:	d209      	bcs.n	8009c0e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009bfa:	4b12      	ldr	r3, [pc, #72]	@ (8009c44 <prvAddCurrentTaskToDelayedList+0x9c>)
 8009bfc:	681a      	ldr	r2, [r3, #0]
 8009bfe:	4b0f      	ldr	r3, [pc, #60]	@ (8009c3c <prvAddCurrentTaskToDelayedList+0x94>)
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	3304      	adds	r3, #4
 8009c04:	4619      	mov	r1, r3
 8009c06:	4610      	mov	r0, r2
 8009c08:	f7fe fb63 	bl	80082d2 <vListInsert>
}
 8009c0c:	e010      	b.n	8009c30 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009c0e:	4b0e      	ldr	r3, [pc, #56]	@ (8009c48 <prvAddCurrentTaskToDelayedList+0xa0>)
 8009c10:	681a      	ldr	r2, [r3, #0]
 8009c12:	4b0a      	ldr	r3, [pc, #40]	@ (8009c3c <prvAddCurrentTaskToDelayedList+0x94>)
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	3304      	adds	r3, #4
 8009c18:	4619      	mov	r1, r3
 8009c1a:	4610      	mov	r0, r2
 8009c1c:	f7fe fb59 	bl	80082d2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009c20:	4b0a      	ldr	r3, [pc, #40]	@ (8009c4c <prvAddCurrentTaskToDelayedList+0xa4>)
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	68ba      	ldr	r2, [r7, #8]
 8009c26:	429a      	cmp	r2, r3
 8009c28:	d202      	bcs.n	8009c30 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8009c2a:	4a08      	ldr	r2, [pc, #32]	@ (8009c4c <prvAddCurrentTaskToDelayedList+0xa4>)
 8009c2c:	68bb      	ldr	r3, [r7, #8]
 8009c2e:	6013      	str	r3, [r2, #0]
}
 8009c30:	bf00      	nop
 8009c32:	3710      	adds	r7, #16
 8009c34:	46bd      	mov	sp, r7
 8009c36:	bd80      	pop	{r7, pc}
 8009c38:	20008428 	.word	0x20008428
 8009c3c:	20007f50 	.word	0x20007f50
 8009c40:	20008410 	.word	0x20008410
 8009c44:	200083e0 	.word	0x200083e0
 8009c48:	200083dc 	.word	0x200083dc
 8009c4c:	20008444 	.word	0x20008444

08009c50 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009c50:	b580      	push	{r7, lr}
 8009c52:	b08a      	sub	sp, #40	@ 0x28
 8009c54:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009c56:	2300      	movs	r3, #0
 8009c58:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009c5a:	f000 fb13 	bl	800a284 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009c5e:	4b1d      	ldr	r3, [pc, #116]	@ (8009cd4 <xTimerCreateTimerTask+0x84>)
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	d021      	beq.n	8009caa <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009c66:	2300      	movs	r3, #0
 8009c68:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009c6a:	2300      	movs	r3, #0
 8009c6c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009c6e:	1d3a      	adds	r2, r7, #4
 8009c70:	f107 0108 	add.w	r1, r7, #8
 8009c74:	f107 030c 	add.w	r3, r7, #12
 8009c78:	4618      	mov	r0, r3
 8009c7a:	f7fe fabf 	bl	80081fc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009c7e:	6879      	ldr	r1, [r7, #4]
 8009c80:	68bb      	ldr	r3, [r7, #8]
 8009c82:	68fa      	ldr	r2, [r7, #12]
 8009c84:	9202      	str	r2, [sp, #8]
 8009c86:	9301      	str	r3, [sp, #4]
 8009c88:	2302      	movs	r3, #2
 8009c8a:	9300      	str	r3, [sp, #0]
 8009c8c:	2300      	movs	r3, #0
 8009c8e:	460a      	mov	r2, r1
 8009c90:	4911      	ldr	r1, [pc, #68]	@ (8009cd8 <xTimerCreateTimerTask+0x88>)
 8009c92:	4812      	ldr	r0, [pc, #72]	@ (8009cdc <xTimerCreateTimerTask+0x8c>)
 8009c94:	f7ff f87a 	bl	8008d8c <xTaskCreateStatic>
 8009c98:	4603      	mov	r3, r0
 8009c9a:	4a11      	ldr	r2, [pc, #68]	@ (8009ce0 <xTimerCreateTimerTask+0x90>)
 8009c9c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009c9e:	4b10      	ldr	r3, [pc, #64]	@ (8009ce0 <xTimerCreateTimerTask+0x90>)
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d001      	beq.n	8009caa <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009ca6:	2301      	movs	r3, #1
 8009ca8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009caa:	697b      	ldr	r3, [r7, #20]
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d10b      	bne.n	8009cc8 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8009cb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cb4:	f383 8811 	msr	BASEPRI, r3
 8009cb8:	f3bf 8f6f 	isb	sy
 8009cbc:	f3bf 8f4f 	dsb	sy
 8009cc0:	613b      	str	r3, [r7, #16]
}
 8009cc2:	bf00      	nop
 8009cc4:	bf00      	nop
 8009cc6:	e7fd      	b.n	8009cc4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8009cc8:	697b      	ldr	r3, [r7, #20]
}
 8009cca:	4618      	mov	r0, r3
 8009ccc:	3718      	adds	r7, #24
 8009cce:	46bd      	mov	sp, r7
 8009cd0:	bd80      	pop	{r7, pc}
 8009cd2:	bf00      	nop
 8009cd4:	20008480 	.word	0x20008480
 8009cd8:	0801f3c0 	.word	0x0801f3c0
 8009cdc:	08009e1d 	.word	0x08009e1d
 8009ce0:	20008484 	.word	0x20008484

08009ce4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009ce4:	b580      	push	{r7, lr}
 8009ce6:	b08a      	sub	sp, #40	@ 0x28
 8009ce8:	af00      	add	r7, sp, #0
 8009cea:	60f8      	str	r0, [r7, #12]
 8009cec:	60b9      	str	r1, [r7, #8]
 8009cee:	607a      	str	r2, [r7, #4]
 8009cf0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8009cf2:	2300      	movs	r3, #0
 8009cf4:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8009cf6:	68fb      	ldr	r3, [r7, #12]
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d10b      	bne.n	8009d14 <xTimerGenericCommand+0x30>
	__asm volatile
 8009cfc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d00:	f383 8811 	msr	BASEPRI, r3
 8009d04:	f3bf 8f6f 	isb	sy
 8009d08:	f3bf 8f4f 	dsb	sy
 8009d0c:	623b      	str	r3, [r7, #32]
}
 8009d0e:	bf00      	nop
 8009d10:	bf00      	nop
 8009d12:	e7fd      	b.n	8009d10 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8009d14:	4b19      	ldr	r3, [pc, #100]	@ (8009d7c <xTimerGenericCommand+0x98>)
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d02a      	beq.n	8009d72 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009d1c:	68bb      	ldr	r3, [r7, #8]
 8009d1e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009d24:	68fb      	ldr	r3, [r7, #12]
 8009d26:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009d28:	68bb      	ldr	r3, [r7, #8]
 8009d2a:	2b05      	cmp	r3, #5
 8009d2c:	dc18      	bgt.n	8009d60 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009d2e:	f7ff fead 	bl	8009a8c <xTaskGetSchedulerState>
 8009d32:	4603      	mov	r3, r0
 8009d34:	2b02      	cmp	r3, #2
 8009d36:	d109      	bne.n	8009d4c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009d38:	4b10      	ldr	r3, [pc, #64]	@ (8009d7c <xTimerGenericCommand+0x98>)
 8009d3a:	6818      	ldr	r0, [r3, #0]
 8009d3c:	f107 0110 	add.w	r1, r7, #16
 8009d40:	2300      	movs	r3, #0
 8009d42:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009d44:	f7fe fc32 	bl	80085ac <xQueueGenericSend>
 8009d48:	6278      	str	r0, [r7, #36]	@ 0x24
 8009d4a:	e012      	b.n	8009d72 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009d4c:	4b0b      	ldr	r3, [pc, #44]	@ (8009d7c <xTimerGenericCommand+0x98>)
 8009d4e:	6818      	ldr	r0, [r3, #0]
 8009d50:	f107 0110 	add.w	r1, r7, #16
 8009d54:	2300      	movs	r3, #0
 8009d56:	2200      	movs	r2, #0
 8009d58:	f7fe fc28 	bl	80085ac <xQueueGenericSend>
 8009d5c:	6278      	str	r0, [r7, #36]	@ 0x24
 8009d5e:	e008      	b.n	8009d72 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009d60:	4b06      	ldr	r3, [pc, #24]	@ (8009d7c <xTimerGenericCommand+0x98>)
 8009d62:	6818      	ldr	r0, [r3, #0]
 8009d64:	f107 0110 	add.w	r1, r7, #16
 8009d68:	2300      	movs	r3, #0
 8009d6a:	683a      	ldr	r2, [r7, #0]
 8009d6c:	f7fe fd20 	bl	80087b0 <xQueueGenericSendFromISR>
 8009d70:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009d72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009d74:	4618      	mov	r0, r3
 8009d76:	3728      	adds	r7, #40	@ 0x28
 8009d78:	46bd      	mov	sp, r7
 8009d7a:	bd80      	pop	{r7, pc}
 8009d7c:	20008480 	.word	0x20008480

08009d80 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009d80:	b580      	push	{r7, lr}
 8009d82:	b088      	sub	sp, #32
 8009d84:	af02      	add	r7, sp, #8
 8009d86:	6078      	str	r0, [r7, #4]
 8009d88:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009d8a:	4b23      	ldr	r3, [pc, #140]	@ (8009e18 <prvProcessExpiredTimer+0x98>)
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	68db      	ldr	r3, [r3, #12]
 8009d90:	68db      	ldr	r3, [r3, #12]
 8009d92:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009d94:	697b      	ldr	r3, [r7, #20]
 8009d96:	3304      	adds	r3, #4
 8009d98:	4618      	mov	r0, r3
 8009d9a:	f7fe fad3 	bl	8008344 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009d9e:	697b      	ldr	r3, [r7, #20]
 8009da0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009da4:	f003 0304 	and.w	r3, r3, #4
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	d023      	beq.n	8009df4 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009dac:	697b      	ldr	r3, [r7, #20]
 8009dae:	699a      	ldr	r2, [r3, #24]
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	18d1      	adds	r1, r2, r3
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	683a      	ldr	r2, [r7, #0]
 8009db8:	6978      	ldr	r0, [r7, #20]
 8009dba:	f000 f8d5 	bl	8009f68 <prvInsertTimerInActiveList>
 8009dbe:	4603      	mov	r3, r0
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d020      	beq.n	8009e06 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009dc4:	2300      	movs	r3, #0
 8009dc6:	9300      	str	r3, [sp, #0]
 8009dc8:	2300      	movs	r3, #0
 8009dca:	687a      	ldr	r2, [r7, #4]
 8009dcc:	2100      	movs	r1, #0
 8009dce:	6978      	ldr	r0, [r7, #20]
 8009dd0:	f7ff ff88 	bl	8009ce4 <xTimerGenericCommand>
 8009dd4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8009dd6:	693b      	ldr	r3, [r7, #16]
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	d114      	bne.n	8009e06 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8009ddc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009de0:	f383 8811 	msr	BASEPRI, r3
 8009de4:	f3bf 8f6f 	isb	sy
 8009de8:	f3bf 8f4f 	dsb	sy
 8009dec:	60fb      	str	r3, [r7, #12]
}
 8009dee:	bf00      	nop
 8009df0:	bf00      	nop
 8009df2:	e7fd      	b.n	8009df0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009df4:	697b      	ldr	r3, [r7, #20]
 8009df6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009dfa:	f023 0301 	bic.w	r3, r3, #1
 8009dfe:	b2da      	uxtb	r2, r3
 8009e00:	697b      	ldr	r3, [r7, #20]
 8009e02:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009e06:	697b      	ldr	r3, [r7, #20]
 8009e08:	6a1b      	ldr	r3, [r3, #32]
 8009e0a:	6978      	ldr	r0, [r7, #20]
 8009e0c:	4798      	blx	r3
}
 8009e0e:	bf00      	nop
 8009e10:	3718      	adds	r7, #24
 8009e12:	46bd      	mov	sp, r7
 8009e14:	bd80      	pop	{r7, pc}
 8009e16:	bf00      	nop
 8009e18:	20008478 	.word	0x20008478

08009e1c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009e1c:	b580      	push	{r7, lr}
 8009e1e:	b084      	sub	sp, #16
 8009e20:	af00      	add	r7, sp, #0
 8009e22:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009e24:	f107 0308 	add.w	r3, r7, #8
 8009e28:	4618      	mov	r0, r3
 8009e2a:	f000 f859 	bl	8009ee0 <prvGetNextExpireTime>
 8009e2e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009e30:	68bb      	ldr	r3, [r7, #8]
 8009e32:	4619      	mov	r1, r3
 8009e34:	68f8      	ldr	r0, [r7, #12]
 8009e36:	f000 f805 	bl	8009e44 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009e3a:	f000 f8d7 	bl	8009fec <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009e3e:	bf00      	nop
 8009e40:	e7f0      	b.n	8009e24 <prvTimerTask+0x8>
	...

08009e44 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009e44:	b580      	push	{r7, lr}
 8009e46:	b084      	sub	sp, #16
 8009e48:	af00      	add	r7, sp, #0
 8009e4a:	6078      	str	r0, [r7, #4]
 8009e4c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009e4e:	f7ff fa01 	bl	8009254 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009e52:	f107 0308 	add.w	r3, r7, #8
 8009e56:	4618      	mov	r0, r3
 8009e58:	f000 f866 	bl	8009f28 <prvSampleTimeNow>
 8009e5c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009e5e:	68bb      	ldr	r3, [r7, #8]
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d130      	bne.n	8009ec6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009e64:	683b      	ldr	r3, [r7, #0]
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d10a      	bne.n	8009e80 <prvProcessTimerOrBlockTask+0x3c>
 8009e6a:	687a      	ldr	r2, [r7, #4]
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	429a      	cmp	r2, r3
 8009e70:	d806      	bhi.n	8009e80 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009e72:	f7ff f9fd 	bl	8009270 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009e76:	68f9      	ldr	r1, [r7, #12]
 8009e78:	6878      	ldr	r0, [r7, #4]
 8009e7a:	f7ff ff81 	bl	8009d80 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009e7e:	e024      	b.n	8009eca <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009e80:	683b      	ldr	r3, [r7, #0]
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	d008      	beq.n	8009e98 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009e86:	4b13      	ldr	r3, [pc, #76]	@ (8009ed4 <prvProcessTimerOrBlockTask+0x90>)
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d101      	bne.n	8009e94 <prvProcessTimerOrBlockTask+0x50>
 8009e90:	2301      	movs	r3, #1
 8009e92:	e000      	b.n	8009e96 <prvProcessTimerOrBlockTask+0x52>
 8009e94:	2300      	movs	r3, #0
 8009e96:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009e98:	4b0f      	ldr	r3, [pc, #60]	@ (8009ed8 <prvProcessTimerOrBlockTask+0x94>)
 8009e9a:	6818      	ldr	r0, [r3, #0]
 8009e9c:	687a      	ldr	r2, [r7, #4]
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	1ad3      	subs	r3, r2, r3
 8009ea2:	683a      	ldr	r2, [r7, #0]
 8009ea4:	4619      	mov	r1, r3
 8009ea6:	f7fe ff3d 	bl	8008d24 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009eaa:	f7ff f9e1 	bl	8009270 <xTaskResumeAll>
 8009eae:	4603      	mov	r3, r0
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	d10a      	bne.n	8009eca <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009eb4:	4b09      	ldr	r3, [pc, #36]	@ (8009edc <prvProcessTimerOrBlockTask+0x98>)
 8009eb6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009eba:	601a      	str	r2, [r3, #0]
 8009ebc:	f3bf 8f4f 	dsb	sy
 8009ec0:	f3bf 8f6f 	isb	sy
}
 8009ec4:	e001      	b.n	8009eca <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009ec6:	f7ff f9d3 	bl	8009270 <xTaskResumeAll>
}
 8009eca:	bf00      	nop
 8009ecc:	3710      	adds	r7, #16
 8009ece:	46bd      	mov	sp, r7
 8009ed0:	bd80      	pop	{r7, pc}
 8009ed2:	bf00      	nop
 8009ed4:	2000847c 	.word	0x2000847c
 8009ed8:	20008480 	.word	0x20008480
 8009edc:	e000ed04 	.word	0xe000ed04

08009ee0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009ee0:	b480      	push	{r7}
 8009ee2:	b085      	sub	sp, #20
 8009ee4:	af00      	add	r7, sp, #0
 8009ee6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009ee8:	4b0e      	ldr	r3, [pc, #56]	@ (8009f24 <prvGetNextExpireTime+0x44>)
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	d101      	bne.n	8009ef6 <prvGetNextExpireTime+0x16>
 8009ef2:	2201      	movs	r2, #1
 8009ef4:	e000      	b.n	8009ef8 <prvGetNextExpireTime+0x18>
 8009ef6:	2200      	movs	r2, #0
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d105      	bne.n	8009f10 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009f04:	4b07      	ldr	r3, [pc, #28]	@ (8009f24 <prvGetNextExpireTime+0x44>)
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	68db      	ldr	r3, [r3, #12]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	60fb      	str	r3, [r7, #12]
 8009f0e:	e001      	b.n	8009f14 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009f10:	2300      	movs	r3, #0
 8009f12:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009f14:	68fb      	ldr	r3, [r7, #12]
}
 8009f16:	4618      	mov	r0, r3
 8009f18:	3714      	adds	r7, #20
 8009f1a:	46bd      	mov	sp, r7
 8009f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f20:	4770      	bx	lr
 8009f22:	bf00      	nop
 8009f24:	20008478 	.word	0x20008478

08009f28 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009f28:	b580      	push	{r7, lr}
 8009f2a:	b084      	sub	sp, #16
 8009f2c:	af00      	add	r7, sp, #0
 8009f2e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009f30:	f7ff fa3c 	bl	80093ac <xTaskGetTickCount>
 8009f34:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8009f36:	4b0b      	ldr	r3, [pc, #44]	@ (8009f64 <prvSampleTimeNow+0x3c>)
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	68fa      	ldr	r2, [r7, #12]
 8009f3c:	429a      	cmp	r2, r3
 8009f3e:	d205      	bcs.n	8009f4c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009f40:	f000 f93a 	bl	800a1b8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	2201      	movs	r2, #1
 8009f48:	601a      	str	r2, [r3, #0]
 8009f4a:	e002      	b.n	8009f52 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	2200      	movs	r2, #0
 8009f50:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009f52:	4a04      	ldr	r2, [pc, #16]	@ (8009f64 <prvSampleTimeNow+0x3c>)
 8009f54:	68fb      	ldr	r3, [r7, #12]
 8009f56:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009f58:	68fb      	ldr	r3, [r7, #12]
}
 8009f5a:	4618      	mov	r0, r3
 8009f5c:	3710      	adds	r7, #16
 8009f5e:	46bd      	mov	sp, r7
 8009f60:	bd80      	pop	{r7, pc}
 8009f62:	bf00      	nop
 8009f64:	20008488 	.word	0x20008488

08009f68 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009f68:	b580      	push	{r7, lr}
 8009f6a:	b086      	sub	sp, #24
 8009f6c:	af00      	add	r7, sp, #0
 8009f6e:	60f8      	str	r0, [r7, #12]
 8009f70:	60b9      	str	r1, [r7, #8]
 8009f72:	607a      	str	r2, [r7, #4]
 8009f74:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8009f76:	2300      	movs	r3, #0
 8009f78:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	68ba      	ldr	r2, [r7, #8]
 8009f7e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	68fa      	ldr	r2, [r7, #12]
 8009f84:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009f86:	68ba      	ldr	r2, [r7, #8]
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	429a      	cmp	r2, r3
 8009f8c:	d812      	bhi.n	8009fb4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009f8e:	687a      	ldr	r2, [r7, #4]
 8009f90:	683b      	ldr	r3, [r7, #0]
 8009f92:	1ad2      	subs	r2, r2, r3
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	699b      	ldr	r3, [r3, #24]
 8009f98:	429a      	cmp	r2, r3
 8009f9a:	d302      	bcc.n	8009fa2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009f9c:	2301      	movs	r3, #1
 8009f9e:	617b      	str	r3, [r7, #20]
 8009fa0:	e01b      	b.n	8009fda <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009fa2:	4b10      	ldr	r3, [pc, #64]	@ (8009fe4 <prvInsertTimerInActiveList+0x7c>)
 8009fa4:	681a      	ldr	r2, [r3, #0]
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	3304      	adds	r3, #4
 8009faa:	4619      	mov	r1, r3
 8009fac:	4610      	mov	r0, r2
 8009fae:	f7fe f990 	bl	80082d2 <vListInsert>
 8009fb2:	e012      	b.n	8009fda <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009fb4:	687a      	ldr	r2, [r7, #4]
 8009fb6:	683b      	ldr	r3, [r7, #0]
 8009fb8:	429a      	cmp	r2, r3
 8009fba:	d206      	bcs.n	8009fca <prvInsertTimerInActiveList+0x62>
 8009fbc:	68ba      	ldr	r2, [r7, #8]
 8009fbe:	683b      	ldr	r3, [r7, #0]
 8009fc0:	429a      	cmp	r2, r3
 8009fc2:	d302      	bcc.n	8009fca <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009fc4:	2301      	movs	r3, #1
 8009fc6:	617b      	str	r3, [r7, #20]
 8009fc8:	e007      	b.n	8009fda <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009fca:	4b07      	ldr	r3, [pc, #28]	@ (8009fe8 <prvInsertTimerInActiveList+0x80>)
 8009fcc:	681a      	ldr	r2, [r3, #0]
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	3304      	adds	r3, #4
 8009fd2:	4619      	mov	r1, r3
 8009fd4:	4610      	mov	r0, r2
 8009fd6:	f7fe f97c 	bl	80082d2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009fda:	697b      	ldr	r3, [r7, #20]
}
 8009fdc:	4618      	mov	r0, r3
 8009fde:	3718      	adds	r7, #24
 8009fe0:	46bd      	mov	sp, r7
 8009fe2:	bd80      	pop	{r7, pc}
 8009fe4:	2000847c 	.word	0x2000847c
 8009fe8:	20008478 	.word	0x20008478

08009fec <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009fec:	b580      	push	{r7, lr}
 8009fee:	b08e      	sub	sp, #56	@ 0x38
 8009ff0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009ff2:	e0ce      	b.n	800a192 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	da19      	bge.n	800a02e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8009ffa:	1d3b      	adds	r3, r7, #4
 8009ffc:	3304      	adds	r3, #4
 8009ffe:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800a000:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a002:	2b00      	cmp	r3, #0
 800a004:	d10b      	bne.n	800a01e <prvProcessReceivedCommands+0x32>
	__asm volatile
 800a006:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a00a:	f383 8811 	msr	BASEPRI, r3
 800a00e:	f3bf 8f6f 	isb	sy
 800a012:	f3bf 8f4f 	dsb	sy
 800a016:	61fb      	str	r3, [r7, #28]
}
 800a018:	bf00      	nop
 800a01a:	bf00      	nop
 800a01c:	e7fd      	b.n	800a01a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a01e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a024:	6850      	ldr	r0, [r2, #4]
 800a026:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a028:	6892      	ldr	r2, [r2, #8]
 800a02a:	4611      	mov	r1, r2
 800a02c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	2b00      	cmp	r3, #0
 800a032:	f2c0 80ae 	blt.w	800a192 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a036:	68fb      	ldr	r3, [r7, #12]
 800a038:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a03a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a03c:	695b      	ldr	r3, [r3, #20]
 800a03e:	2b00      	cmp	r3, #0
 800a040:	d004      	beq.n	800a04c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a042:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a044:	3304      	adds	r3, #4
 800a046:	4618      	mov	r0, r3
 800a048:	f7fe f97c 	bl	8008344 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a04c:	463b      	mov	r3, r7
 800a04e:	4618      	mov	r0, r3
 800a050:	f7ff ff6a 	bl	8009f28 <prvSampleTimeNow>
 800a054:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	2b09      	cmp	r3, #9
 800a05a:	f200 8097 	bhi.w	800a18c <prvProcessReceivedCommands+0x1a0>
 800a05e:	a201      	add	r2, pc, #4	@ (adr r2, 800a064 <prvProcessReceivedCommands+0x78>)
 800a060:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a064:	0800a08d 	.word	0x0800a08d
 800a068:	0800a08d 	.word	0x0800a08d
 800a06c:	0800a08d 	.word	0x0800a08d
 800a070:	0800a103 	.word	0x0800a103
 800a074:	0800a117 	.word	0x0800a117
 800a078:	0800a163 	.word	0x0800a163
 800a07c:	0800a08d 	.word	0x0800a08d
 800a080:	0800a08d 	.word	0x0800a08d
 800a084:	0800a103 	.word	0x0800a103
 800a088:	0800a117 	.word	0x0800a117
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a08c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a08e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a092:	f043 0301 	orr.w	r3, r3, #1
 800a096:	b2da      	uxtb	r2, r3
 800a098:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a09a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a09e:	68ba      	ldr	r2, [r7, #8]
 800a0a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0a2:	699b      	ldr	r3, [r3, #24]
 800a0a4:	18d1      	adds	r1, r2, r3
 800a0a6:	68bb      	ldr	r3, [r7, #8]
 800a0a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a0aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a0ac:	f7ff ff5c 	bl	8009f68 <prvInsertTimerInActiveList>
 800a0b0:	4603      	mov	r3, r0
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d06c      	beq.n	800a190 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a0b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0b8:	6a1b      	ldr	r3, [r3, #32]
 800a0ba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a0bc:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a0be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0c0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a0c4:	f003 0304 	and.w	r3, r3, #4
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	d061      	beq.n	800a190 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a0cc:	68ba      	ldr	r2, [r7, #8]
 800a0ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0d0:	699b      	ldr	r3, [r3, #24]
 800a0d2:	441a      	add	r2, r3
 800a0d4:	2300      	movs	r3, #0
 800a0d6:	9300      	str	r3, [sp, #0]
 800a0d8:	2300      	movs	r3, #0
 800a0da:	2100      	movs	r1, #0
 800a0dc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a0de:	f7ff fe01 	bl	8009ce4 <xTimerGenericCommand>
 800a0e2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800a0e4:	6a3b      	ldr	r3, [r7, #32]
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d152      	bne.n	800a190 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800a0ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0ee:	f383 8811 	msr	BASEPRI, r3
 800a0f2:	f3bf 8f6f 	isb	sy
 800a0f6:	f3bf 8f4f 	dsb	sy
 800a0fa:	61bb      	str	r3, [r7, #24]
}
 800a0fc:	bf00      	nop
 800a0fe:	bf00      	nop
 800a100:	e7fd      	b.n	800a0fe <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a102:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a104:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a108:	f023 0301 	bic.w	r3, r3, #1
 800a10c:	b2da      	uxtb	r2, r3
 800a10e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a110:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a114:	e03d      	b.n	800a192 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a116:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a118:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a11c:	f043 0301 	orr.w	r3, r3, #1
 800a120:	b2da      	uxtb	r2, r3
 800a122:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a124:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a128:	68ba      	ldr	r2, [r7, #8]
 800a12a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a12c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a12e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a130:	699b      	ldr	r3, [r3, #24]
 800a132:	2b00      	cmp	r3, #0
 800a134:	d10b      	bne.n	800a14e <prvProcessReceivedCommands+0x162>
	__asm volatile
 800a136:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a13a:	f383 8811 	msr	BASEPRI, r3
 800a13e:	f3bf 8f6f 	isb	sy
 800a142:	f3bf 8f4f 	dsb	sy
 800a146:	617b      	str	r3, [r7, #20]
}
 800a148:	bf00      	nop
 800a14a:	bf00      	nop
 800a14c:	e7fd      	b.n	800a14a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a14e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a150:	699a      	ldr	r2, [r3, #24]
 800a152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a154:	18d1      	adds	r1, r2, r3
 800a156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a158:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a15a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a15c:	f7ff ff04 	bl	8009f68 <prvInsertTimerInActiveList>
					break;
 800a160:	e017      	b.n	800a192 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a162:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a164:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a168:	f003 0302 	and.w	r3, r3, #2
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	d103      	bne.n	800a178 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800a170:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a172:	f000 fbe9 	bl	800a948 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a176:	e00c      	b.n	800a192 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a178:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a17a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a17e:	f023 0301 	bic.w	r3, r3, #1
 800a182:	b2da      	uxtb	r2, r3
 800a184:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a186:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a18a:	e002      	b.n	800a192 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800a18c:	bf00      	nop
 800a18e:	e000      	b.n	800a192 <prvProcessReceivedCommands+0x1a6>
					break;
 800a190:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a192:	4b08      	ldr	r3, [pc, #32]	@ (800a1b4 <prvProcessReceivedCommands+0x1c8>)
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	1d39      	adds	r1, r7, #4
 800a198:	2200      	movs	r2, #0
 800a19a:	4618      	mov	r0, r3
 800a19c:	f7fe fba6 	bl	80088ec <xQueueReceive>
 800a1a0:	4603      	mov	r3, r0
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	f47f af26 	bne.w	8009ff4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800a1a8:	bf00      	nop
 800a1aa:	bf00      	nop
 800a1ac:	3730      	adds	r7, #48	@ 0x30
 800a1ae:	46bd      	mov	sp, r7
 800a1b0:	bd80      	pop	{r7, pc}
 800a1b2:	bf00      	nop
 800a1b4:	20008480 	.word	0x20008480

0800a1b8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a1b8:	b580      	push	{r7, lr}
 800a1ba:	b088      	sub	sp, #32
 800a1bc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a1be:	e049      	b.n	800a254 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a1c0:	4b2e      	ldr	r3, [pc, #184]	@ (800a27c <prvSwitchTimerLists+0xc4>)
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	68db      	ldr	r3, [r3, #12]
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a1ca:	4b2c      	ldr	r3, [pc, #176]	@ (800a27c <prvSwitchTimerLists+0xc4>)
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	68db      	ldr	r3, [r3, #12]
 800a1d0:	68db      	ldr	r3, [r3, #12]
 800a1d2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a1d4:	68fb      	ldr	r3, [r7, #12]
 800a1d6:	3304      	adds	r3, #4
 800a1d8:	4618      	mov	r0, r3
 800a1da:	f7fe f8b3 	bl	8008344 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a1de:	68fb      	ldr	r3, [r7, #12]
 800a1e0:	6a1b      	ldr	r3, [r3, #32]
 800a1e2:	68f8      	ldr	r0, [r7, #12]
 800a1e4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a1e6:	68fb      	ldr	r3, [r7, #12]
 800a1e8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a1ec:	f003 0304 	and.w	r3, r3, #4
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	d02f      	beq.n	800a254 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a1f4:	68fb      	ldr	r3, [r7, #12]
 800a1f6:	699b      	ldr	r3, [r3, #24]
 800a1f8:	693a      	ldr	r2, [r7, #16]
 800a1fa:	4413      	add	r3, r2
 800a1fc:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a1fe:	68ba      	ldr	r2, [r7, #8]
 800a200:	693b      	ldr	r3, [r7, #16]
 800a202:	429a      	cmp	r2, r3
 800a204:	d90e      	bls.n	800a224 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	68ba      	ldr	r2, [r7, #8]
 800a20a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a20c:	68fb      	ldr	r3, [r7, #12]
 800a20e:	68fa      	ldr	r2, [r7, #12]
 800a210:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a212:	4b1a      	ldr	r3, [pc, #104]	@ (800a27c <prvSwitchTimerLists+0xc4>)
 800a214:	681a      	ldr	r2, [r3, #0]
 800a216:	68fb      	ldr	r3, [r7, #12]
 800a218:	3304      	adds	r3, #4
 800a21a:	4619      	mov	r1, r3
 800a21c:	4610      	mov	r0, r2
 800a21e:	f7fe f858 	bl	80082d2 <vListInsert>
 800a222:	e017      	b.n	800a254 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a224:	2300      	movs	r3, #0
 800a226:	9300      	str	r3, [sp, #0]
 800a228:	2300      	movs	r3, #0
 800a22a:	693a      	ldr	r2, [r7, #16]
 800a22c:	2100      	movs	r1, #0
 800a22e:	68f8      	ldr	r0, [r7, #12]
 800a230:	f7ff fd58 	bl	8009ce4 <xTimerGenericCommand>
 800a234:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	2b00      	cmp	r3, #0
 800a23a:	d10b      	bne.n	800a254 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800a23c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a240:	f383 8811 	msr	BASEPRI, r3
 800a244:	f3bf 8f6f 	isb	sy
 800a248:	f3bf 8f4f 	dsb	sy
 800a24c:	603b      	str	r3, [r7, #0]
}
 800a24e:	bf00      	nop
 800a250:	bf00      	nop
 800a252:	e7fd      	b.n	800a250 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a254:	4b09      	ldr	r3, [pc, #36]	@ (800a27c <prvSwitchTimerLists+0xc4>)
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d1b0      	bne.n	800a1c0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a25e:	4b07      	ldr	r3, [pc, #28]	@ (800a27c <prvSwitchTimerLists+0xc4>)
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a264:	4b06      	ldr	r3, [pc, #24]	@ (800a280 <prvSwitchTimerLists+0xc8>)
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	4a04      	ldr	r2, [pc, #16]	@ (800a27c <prvSwitchTimerLists+0xc4>)
 800a26a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a26c:	4a04      	ldr	r2, [pc, #16]	@ (800a280 <prvSwitchTimerLists+0xc8>)
 800a26e:	697b      	ldr	r3, [r7, #20]
 800a270:	6013      	str	r3, [r2, #0]
}
 800a272:	bf00      	nop
 800a274:	3718      	adds	r7, #24
 800a276:	46bd      	mov	sp, r7
 800a278:	bd80      	pop	{r7, pc}
 800a27a:	bf00      	nop
 800a27c:	20008478 	.word	0x20008478
 800a280:	2000847c 	.word	0x2000847c

0800a284 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a284:	b580      	push	{r7, lr}
 800a286:	b082      	sub	sp, #8
 800a288:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a28a:	f000 f96d 	bl	800a568 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a28e:	4b15      	ldr	r3, [pc, #84]	@ (800a2e4 <prvCheckForValidListAndQueue+0x60>)
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	2b00      	cmp	r3, #0
 800a294:	d120      	bne.n	800a2d8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a296:	4814      	ldr	r0, [pc, #80]	@ (800a2e8 <prvCheckForValidListAndQueue+0x64>)
 800a298:	f7fd ffca 	bl	8008230 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a29c:	4813      	ldr	r0, [pc, #76]	@ (800a2ec <prvCheckForValidListAndQueue+0x68>)
 800a29e:	f7fd ffc7 	bl	8008230 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a2a2:	4b13      	ldr	r3, [pc, #76]	@ (800a2f0 <prvCheckForValidListAndQueue+0x6c>)
 800a2a4:	4a10      	ldr	r2, [pc, #64]	@ (800a2e8 <prvCheckForValidListAndQueue+0x64>)
 800a2a6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a2a8:	4b12      	ldr	r3, [pc, #72]	@ (800a2f4 <prvCheckForValidListAndQueue+0x70>)
 800a2aa:	4a10      	ldr	r2, [pc, #64]	@ (800a2ec <prvCheckForValidListAndQueue+0x68>)
 800a2ac:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a2ae:	2300      	movs	r3, #0
 800a2b0:	9300      	str	r3, [sp, #0]
 800a2b2:	4b11      	ldr	r3, [pc, #68]	@ (800a2f8 <prvCheckForValidListAndQueue+0x74>)
 800a2b4:	4a11      	ldr	r2, [pc, #68]	@ (800a2fc <prvCheckForValidListAndQueue+0x78>)
 800a2b6:	2110      	movs	r1, #16
 800a2b8:	200a      	movs	r0, #10
 800a2ba:	f7fe f8d7 	bl	800846c <xQueueGenericCreateStatic>
 800a2be:	4603      	mov	r3, r0
 800a2c0:	4a08      	ldr	r2, [pc, #32]	@ (800a2e4 <prvCheckForValidListAndQueue+0x60>)
 800a2c2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a2c4:	4b07      	ldr	r3, [pc, #28]	@ (800a2e4 <prvCheckForValidListAndQueue+0x60>)
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	d005      	beq.n	800a2d8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a2cc:	4b05      	ldr	r3, [pc, #20]	@ (800a2e4 <prvCheckForValidListAndQueue+0x60>)
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	490b      	ldr	r1, [pc, #44]	@ (800a300 <prvCheckForValidListAndQueue+0x7c>)
 800a2d2:	4618      	mov	r0, r3
 800a2d4:	f7fe fcfc 	bl	8008cd0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a2d8:	f000 f978 	bl	800a5cc <vPortExitCritical>
}
 800a2dc:	bf00      	nop
 800a2de:	46bd      	mov	sp, r7
 800a2e0:	bd80      	pop	{r7, pc}
 800a2e2:	bf00      	nop
 800a2e4:	20008480 	.word	0x20008480
 800a2e8:	20008450 	.word	0x20008450
 800a2ec:	20008464 	.word	0x20008464
 800a2f0:	20008478 	.word	0x20008478
 800a2f4:	2000847c 	.word	0x2000847c
 800a2f8:	2000852c 	.word	0x2000852c
 800a2fc:	2000848c 	.word	0x2000848c
 800a300:	0801f3c8 	.word	0x0801f3c8

0800a304 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a304:	b480      	push	{r7}
 800a306:	b085      	sub	sp, #20
 800a308:	af00      	add	r7, sp, #0
 800a30a:	60f8      	str	r0, [r7, #12]
 800a30c:	60b9      	str	r1, [r7, #8]
 800a30e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a310:	68fb      	ldr	r3, [r7, #12]
 800a312:	3b04      	subs	r3, #4
 800a314:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800a31c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a31e:	68fb      	ldr	r3, [r7, #12]
 800a320:	3b04      	subs	r3, #4
 800a322:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a324:	68bb      	ldr	r3, [r7, #8]
 800a326:	f023 0201 	bic.w	r2, r3, #1
 800a32a:	68fb      	ldr	r3, [r7, #12]
 800a32c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a32e:	68fb      	ldr	r3, [r7, #12]
 800a330:	3b04      	subs	r3, #4
 800a332:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a334:	4a0c      	ldr	r2, [pc, #48]	@ (800a368 <pxPortInitialiseStack+0x64>)
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	3b14      	subs	r3, #20
 800a33e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a340:	687a      	ldr	r2, [r7, #4]
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a346:	68fb      	ldr	r3, [r7, #12]
 800a348:	3b04      	subs	r3, #4
 800a34a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a34c:	68fb      	ldr	r3, [r7, #12]
 800a34e:	f06f 0202 	mvn.w	r2, #2
 800a352:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a354:	68fb      	ldr	r3, [r7, #12]
 800a356:	3b20      	subs	r3, #32
 800a358:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a35a:	68fb      	ldr	r3, [r7, #12]
}
 800a35c:	4618      	mov	r0, r3
 800a35e:	3714      	adds	r7, #20
 800a360:	46bd      	mov	sp, r7
 800a362:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a366:	4770      	bx	lr
 800a368:	0800a36d 	.word	0x0800a36d

0800a36c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a36c:	b480      	push	{r7}
 800a36e:	b085      	sub	sp, #20
 800a370:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a372:	2300      	movs	r3, #0
 800a374:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a376:	4b13      	ldr	r3, [pc, #76]	@ (800a3c4 <prvTaskExitError+0x58>)
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a37e:	d00b      	beq.n	800a398 <prvTaskExitError+0x2c>
	__asm volatile
 800a380:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a384:	f383 8811 	msr	BASEPRI, r3
 800a388:	f3bf 8f6f 	isb	sy
 800a38c:	f3bf 8f4f 	dsb	sy
 800a390:	60fb      	str	r3, [r7, #12]
}
 800a392:	bf00      	nop
 800a394:	bf00      	nop
 800a396:	e7fd      	b.n	800a394 <prvTaskExitError+0x28>
	__asm volatile
 800a398:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a39c:	f383 8811 	msr	BASEPRI, r3
 800a3a0:	f3bf 8f6f 	isb	sy
 800a3a4:	f3bf 8f4f 	dsb	sy
 800a3a8:	60bb      	str	r3, [r7, #8]
}
 800a3aa:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a3ac:	bf00      	nop
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	d0fc      	beq.n	800a3ae <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a3b4:	bf00      	nop
 800a3b6:	bf00      	nop
 800a3b8:	3714      	adds	r7, #20
 800a3ba:	46bd      	mov	sp, r7
 800a3bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3c0:	4770      	bx	lr
 800a3c2:	bf00      	nop
 800a3c4:	20000018 	.word	0x20000018
	...

0800a3d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a3d0:	4b07      	ldr	r3, [pc, #28]	@ (800a3f0 <pxCurrentTCBConst2>)
 800a3d2:	6819      	ldr	r1, [r3, #0]
 800a3d4:	6808      	ldr	r0, [r1, #0]
 800a3d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3da:	f380 8809 	msr	PSP, r0
 800a3de:	f3bf 8f6f 	isb	sy
 800a3e2:	f04f 0000 	mov.w	r0, #0
 800a3e6:	f380 8811 	msr	BASEPRI, r0
 800a3ea:	4770      	bx	lr
 800a3ec:	f3af 8000 	nop.w

0800a3f0 <pxCurrentTCBConst2>:
 800a3f0:	20007f50 	.word	0x20007f50
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a3f4:	bf00      	nop
 800a3f6:	bf00      	nop

0800a3f8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a3f8:	4808      	ldr	r0, [pc, #32]	@ (800a41c <prvPortStartFirstTask+0x24>)
 800a3fa:	6800      	ldr	r0, [r0, #0]
 800a3fc:	6800      	ldr	r0, [r0, #0]
 800a3fe:	f380 8808 	msr	MSP, r0
 800a402:	f04f 0000 	mov.w	r0, #0
 800a406:	f380 8814 	msr	CONTROL, r0
 800a40a:	b662      	cpsie	i
 800a40c:	b661      	cpsie	f
 800a40e:	f3bf 8f4f 	dsb	sy
 800a412:	f3bf 8f6f 	isb	sy
 800a416:	df00      	svc	0
 800a418:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a41a:	bf00      	nop
 800a41c:	e000ed08 	.word	0xe000ed08

0800a420 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a420:	b580      	push	{r7, lr}
 800a422:	b086      	sub	sp, #24
 800a424:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a426:	4b47      	ldr	r3, [pc, #284]	@ (800a544 <xPortStartScheduler+0x124>)
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	4a47      	ldr	r2, [pc, #284]	@ (800a548 <xPortStartScheduler+0x128>)
 800a42c:	4293      	cmp	r3, r2
 800a42e:	d10b      	bne.n	800a448 <xPortStartScheduler+0x28>
	__asm volatile
 800a430:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a434:	f383 8811 	msr	BASEPRI, r3
 800a438:	f3bf 8f6f 	isb	sy
 800a43c:	f3bf 8f4f 	dsb	sy
 800a440:	60fb      	str	r3, [r7, #12]
}
 800a442:	bf00      	nop
 800a444:	bf00      	nop
 800a446:	e7fd      	b.n	800a444 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a448:	4b3e      	ldr	r3, [pc, #248]	@ (800a544 <xPortStartScheduler+0x124>)
 800a44a:	681b      	ldr	r3, [r3, #0]
 800a44c:	4a3f      	ldr	r2, [pc, #252]	@ (800a54c <xPortStartScheduler+0x12c>)
 800a44e:	4293      	cmp	r3, r2
 800a450:	d10b      	bne.n	800a46a <xPortStartScheduler+0x4a>
	__asm volatile
 800a452:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a456:	f383 8811 	msr	BASEPRI, r3
 800a45a:	f3bf 8f6f 	isb	sy
 800a45e:	f3bf 8f4f 	dsb	sy
 800a462:	613b      	str	r3, [r7, #16]
}
 800a464:	bf00      	nop
 800a466:	bf00      	nop
 800a468:	e7fd      	b.n	800a466 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a46a:	4b39      	ldr	r3, [pc, #228]	@ (800a550 <xPortStartScheduler+0x130>)
 800a46c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a46e:	697b      	ldr	r3, [r7, #20]
 800a470:	781b      	ldrb	r3, [r3, #0]
 800a472:	b2db      	uxtb	r3, r3
 800a474:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a476:	697b      	ldr	r3, [r7, #20]
 800a478:	22ff      	movs	r2, #255	@ 0xff
 800a47a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a47c:	697b      	ldr	r3, [r7, #20]
 800a47e:	781b      	ldrb	r3, [r3, #0]
 800a480:	b2db      	uxtb	r3, r3
 800a482:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a484:	78fb      	ldrb	r3, [r7, #3]
 800a486:	b2db      	uxtb	r3, r3
 800a488:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800a48c:	b2da      	uxtb	r2, r3
 800a48e:	4b31      	ldr	r3, [pc, #196]	@ (800a554 <xPortStartScheduler+0x134>)
 800a490:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a492:	4b31      	ldr	r3, [pc, #196]	@ (800a558 <xPortStartScheduler+0x138>)
 800a494:	2207      	movs	r2, #7
 800a496:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a498:	e009      	b.n	800a4ae <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800a49a:	4b2f      	ldr	r3, [pc, #188]	@ (800a558 <xPortStartScheduler+0x138>)
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	3b01      	subs	r3, #1
 800a4a0:	4a2d      	ldr	r2, [pc, #180]	@ (800a558 <xPortStartScheduler+0x138>)
 800a4a2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a4a4:	78fb      	ldrb	r3, [r7, #3]
 800a4a6:	b2db      	uxtb	r3, r3
 800a4a8:	005b      	lsls	r3, r3, #1
 800a4aa:	b2db      	uxtb	r3, r3
 800a4ac:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a4ae:	78fb      	ldrb	r3, [r7, #3]
 800a4b0:	b2db      	uxtb	r3, r3
 800a4b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a4b6:	2b80      	cmp	r3, #128	@ 0x80
 800a4b8:	d0ef      	beq.n	800a49a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a4ba:	4b27      	ldr	r3, [pc, #156]	@ (800a558 <xPortStartScheduler+0x138>)
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	f1c3 0307 	rsb	r3, r3, #7
 800a4c2:	2b04      	cmp	r3, #4
 800a4c4:	d00b      	beq.n	800a4de <xPortStartScheduler+0xbe>
	__asm volatile
 800a4c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4ca:	f383 8811 	msr	BASEPRI, r3
 800a4ce:	f3bf 8f6f 	isb	sy
 800a4d2:	f3bf 8f4f 	dsb	sy
 800a4d6:	60bb      	str	r3, [r7, #8]
}
 800a4d8:	bf00      	nop
 800a4da:	bf00      	nop
 800a4dc:	e7fd      	b.n	800a4da <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a4de:	4b1e      	ldr	r3, [pc, #120]	@ (800a558 <xPortStartScheduler+0x138>)
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	021b      	lsls	r3, r3, #8
 800a4e4:	4a1c      	ldr	r2, [pc, #112]	@ (800a558 <xPortStartScheduler+0x138>)
 800a4e6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a4e8:	4b1b      	ldr	r3, [pc, #108]	@ (800a558 <xPortStartScheduler+0x138>)
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a4f0:	4a19      	ldr	r2, [pc, #100]	@ (800a558 <xPortStartScheduler+0x138>)
 800a4f2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	b2da      	uxtb	r2, r3
 800a4f8:	697b      	ldr	r3, [r7, #20]
 800a4fa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a4fc:	4b17      	ldr	r3, [pc, #92]	@ (800a55c <xPortStartScheduler+0x13c>)
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	4a16      	ldr	r2, [pc, #88]	@ (800a55c <xPortStartScheduler+0x13c>)
 800a502:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a506:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a508:	4b14      	ldr	r3, [pc, #80]	@ (800a55c <xPortStartScheduler+0x13c>)
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	4a13      	ldr	r2, [pc, #76]	@ (800a55c <xPortStartScheduler+0x13c>)
 800a50e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800a512:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a514:	f000 f8da 	bl	800a6cc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a518:	4b11      	ldr	r3, [pc, #68]	@ (800a560 <xPortStartScheduler+0x140>)
 800a51a:	2200      	movs	r2, #0
 800a51c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a51e:	f000 f8f9 	bl	800a714 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a522:	4b10      	ldr	r3, [pc, #64]	@ (800a564 <xPortStartScheduler+0x144>)
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	4a0f      	ldr	r2, [pc, #60]	@ (800a564 <xPortStartScheduler+0x144>)
 800a528:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800a52c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a52e:	f7ff ff63 	bl	800a3f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a532:	f7ff f805 	bl	8009540 <vTaskSwitchContext>
	prvTaskExitError();
 800a536:	f7ff ff19 	bl	800a36c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a53a:	2300      	movs	r3, #0
}
 800a53c:	4618      	mov	r0, r3
 800a53e:	3718      	adds	r7, #24
 800a540:	46bd      	mov	sp, r7
 800a542:	bd80      	pop	{r7, pc}
 800a544:	e000ed00 	.word	0xe000ed00
 800a548:	410fc271 	.word	0x410fc271
 800a54c:	410fc270 	.word	0x410fc270
 800a550:	e000e400 	.word	0xe000e400
 800a554:	2000857c 	.word	0x2000857c
 800a558:	20008580 	.word	0x20008580
 800a55c:	e000ed20 	.word	0xe000ed20
 800a560:	20000018 	.word	0x20000018
 800a564:	e000ef34 	.word	0xe000ef34

0800a568 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a568:	b480      	push	{r7}
 800a56a:	b083      	sub	sp, #12
 800a56c:	af00      	add	r7, sp, #0
	__asm volatile
 800a56e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a572:	f383 8811 	msr	BASEPRI, r3
 800a576:	f3bf 8f6f 	isb	sy
 800a57a:	f3bf 8f4f 	dsb	sy
 800a57e:	607b      	str	r3, [r7, #4]
}
 800a580:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a582:	4b10      	ldr	r3, [pc, #64]	@ (800a5c4 <vPortEnterCritical+0x5c>)
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	3301      	adds	r3, #1
 800a588:	4a0e      	ldr	r2, [pc, #56]	@ (800a5c4 <vPortEnterCritical+0x5c>)
 800a58a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a58c:	4b0d      	ldr	r3, [pc, #52]	@ (800a5c4 <vPortEnterCritical+0x5c>)
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	2b01      	cmp	r3, #1
 800a592:	d110      	bne.n	800a5b6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a594:	4b0c      	ldr	r3, [pc, #48]	@ (800a5c8 <vPortEnterCritical+0x60>)
 800a596:	681b      	ldr	r3, [r3, #0]
 800a598:	b2db      	uxtb	r3, r3
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	d00b      	beq.n	800a5b6 <vPortEnterCritical+0x4e>
	__asm volatile
 800a59e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5a2:	f383 8811 	msr	BASEPRI, r3
 800a5a6:	f3bf 8f6f 	isb	sy
 800a5aa:	f3bf 8f4f 	dsb	sy
 800a5ae:	603b      	str	r3, [r7, #0]
}
 800a5b0:	bf00      	nop
 800a5b2:	bf00      	nop
 800a5b4:	e7fd      	b.n	800a5b2 <vPortEnterCritical+0x4a>
	}
}
 800a5b6:	bf00      	nop
 800a5b8:	370c      	adds	r7, #12
 800a5ba:	46bd      	mov	sp, r7
 800a5bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5c0:	4770      	bx	lr
 800a5c2:	bf00      	nop
 800a5c4:	20000018 	.word	0x20000018
 800a5c8:	e000ed04 	.word	0xe000ed04

0800a5cc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a5cc:	b480      	push	{r7}
 800a5ce:	b083      	sub	sp, #12
 800a5d0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a5d2:	4b12      	ldr	r3, [pc, #72]	@ (800a61c <vPortExitCritical+0x50>)
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	d10b      	bne.n	800a5f2 <vPortExitCritical+0x26>
	__asm volatile
 800a5da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5de:	f383 8811 	msr	BASEPRI, r3
 800a5e2:	f3bf 8f6f 	isb	sy
 800a5e6:	f3bf 8f4f 	dsb	sy
 800a5ea:	607b      	str	r3, [r7, #4]
}
 800a5ec:	bf00      	nop
 800a5ee:	bf00      	nop
 800a5f0:	e7fd      	b.n	800a5ee <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a5f2:	4b0a      	ldr	r3, [pc, #40]	@ (800a61c <vPortExitCritical+0x50>)
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	3b01      	subs	r3, #1
 800a5f8:	4a08      	ldr	r2, [pc, #32]	@ (800a61c <vPortExitCritical+0x50>)
 800a5fa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a5fc:	4b07      	ldr	r3, [pc, #28]	@ (800a61c <vPortExitCritical+0x50>)
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	2b00      	cmp	r3, #0
 800a602:	d105      	bne.n	800a610 <vPortExitCritical+0x44>
 800a604:	2300      	movs	r3, #0
 800a606:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a608:	683b      	ldr	r3, [r7, #0]
 800a60a:	f383 8811 	msr	BASEPRI, r3
}
 800a60e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a610:	bf00      	nop
 800a612:	370c      	adds	r7, #12
 800a614:	46bd      	mov	sp, r7
 800a616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a61a:	4770      	bx	lr
 800a61c:	20000018 	.word	0x20000018

0800a620 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a620:	f3ef 8009 	mrs	r0, PSP
 800a624:	f3bf 8f6f 	isb	sy
 800a628:	4b15      	ldr	r3, [pc, #84]	@ (800a680 <pxCurrentTCBConst>)
 800a62a:	681a      	ldr	r2, [r3, #0]
 800a62c:	f01e 0f10 	tst.w	lr, #16
 800a630:	bf08      	it	eq
 800a632:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a636:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a63a:	6010      	str	r0, [r2, #0]
 800a63c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a640:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800a644:	f380 8811 	msr	BASEPRI, r0
 800a648:	f3bf 8f4f 	dsb	sy
 800a64c:	f3bf 8f6f 	isb	sy
 800a650:	f7fe ff76 	bl	8009540 <vTaskSwitchContext>
 800a654:	f04f 0000 	mov.w	r0, #0
 800a658:	f380 8811 	msr	BASEPRI, r0
 800a65c:	bc09      	pop	{r0, r3}
 800a65e:	6819      	ldr	r1, [r3, #0]
 800a660:	6808      	ldr	r0, [r1, #0]
 800a662:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a666:	f01e 0f10 	tst.w	lr, #16
 800a66a:	bf08      	it	eq
 800a66c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a670:	f380 8809 	msr	PSP, r0
 800a674:	f3bf 8f6f 	isb	sy
 800a678:	4770      	bx	lr
 800a67a:	bf00      	nop
 800a67c:	f3af 8000 	nop.w

0800a680 <pxCurrentTCBConst>:
 800a680:	20007f50 	.word	0x20007f50
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a684:	bf00      	nop
 800a686:	bf00      	nop

0800a688 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a688:	b580      	push	{r7, lr}
 800a68a:	b082      	sub	sp, #8
 800a68c:	af00      	add	r7, sp, #0
	__asm volatile
 800a68e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a692:	f383 8811 	msr	BASEPRI, r3
 800a696:	f3bf 8f6f 	isb	sy
 800a69a:	f3bf 8f4f 	dsb	sy
 800a69e:	607b      	str	r3, [r7, #4]
}
 800a6a0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a6a2:	f7fe fe93 	bl	80093cc <xTaskIncrementTick>
 800a6a6:	4603      	mov	r3, r0
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	d003      	beq.n	800a6b4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a6ac:	4b06      	ldr	r3, [pc, #24]	@ (800a6c8 <xPortSysTickHandler+0x40>)
 800a6ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a6b2:	601a      	str	r2, [r3, #0]
 800a6b4:	2300      	movs	r3, #0
 800a6b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a6b8:	683b      	ldr	r3, [r7, #0]
 800a6ba:	f383 8811 	msr	BASEPRI, r3
}
 800a6be:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a6c0:	bf00      	nop
 800a6c2:	3708      	adds	r7, #8
 800a6c4:	46bd      	mov	sp, r7
 800a6c6:	bd80      	pop	{r7, pc}
 800a6c8:	e000ed04 	.word	0xe000ed04

0800a6cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a6cc:	b480      	push	{r7}
 800a6ce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a6d0:	4b0b      	ldr	r3, [pc, #44]	@ (800a700 <vPortSetupTimerInterrupt+0x34>)
 800a6d2:	2200      	movs	r2, #0
 800a6d4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a6d6:	4b0b      	ldr	r3, [pc, #44]	@ (800a704 <vPortSetupTimerInterrupt+0x38>)
 800a6d8:	2200      	movs	r2, #0
 800a6da:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a6dc:	4b0a      	ldr	r3, [pc, #40]	@ (800a708 <vPortSetupTimerInterrupt+0x3c>)
 800a6de:	681b      	ldr	r3, [r3, #0]
 800a6e0:	4a0a      	ldr	r2, [pc, #40]	@ (800a70c <vPortSetupTimerInterrupt+0x40>)
 800a6e2:	fba2 2303 	umull	r2, r3, r2, r3
 800a6e6:	099b      	lsrs	r3, r3, #6
 800a6e8:	4a09      	ldr	r2, [pc, #36]	@ (800a710 <vPortSetupTimerInterrupt+0x44>)
 800a6ea:	3b01      	subs	r3, #1
 800a6ec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a6ee:	4b04      	ldr	r3, [pc, #16]	@ (800a700 <vPortSetupTimerInterrupt+0x34>)
 800a6f0:	2207      	movs	r2, #7
 800a6f2:	601a      	str	r2, [r3, #0]
}
 800a6f4:	bf00      	nop
 800a6f6:	46bd      	mov	sp, r7
 800a6f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6fc:	4770      	bx	lr
 800a6fe:	bf00      	nop
 800a700:	e000e010 	.word	0xe000e010
 800a704:	e000e018 	.word	0xe000e018
 800a708:	2000000c 	.word	0x2000000c
 800a70c:	10624dd3 	.word	0x10624dd3
 800a710:	e000e014 	.word	0xe000e014

0800a714 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a714:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800a724 <vPortEnableVFP+0x10>
 800a718:	6801      	ldr	r1, [r0, #0]
 800a71a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800a71e:	6001      	str	r1, [r0, #0]
 800a720:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a722:	bf00      	nop
 800a724:	e000ed88 	.word	0xe000ed88

0800a728 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a728:	b480      	push	{r7}
 800a72a:	b085      	sub	sp, #20
 800a72c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a72e:	f3ef 8305 	mrs	r3, IPSR
 800a732:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	2b0f      	cmp	r3, #15
 800a738:	d915      	bls.n	800a766 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a73a:	4a18      	ldr	r2, [pc, #96]	@ (800a79c <vPortValidateInterruptPriority+0x74>)
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	4413      	add	r3, r2
 800a740:	781b      	ldrb	r3, [r3, #0]
 800a742:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a744:	4b16      	ldr	r3, [pc, #88]	@ (800a7a0 <vPortValidateInterruptPriority+0x78>)
 800a746:	781b      	ldrb	r3, [r3, #0]
 800a748:	7afa      	ldrb	r2, [r7, #11]
 800a74a:	429a      	cmp	r2, r3
 800a74c:	d20b      	bcs.n	800a766 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800a74e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a752:	f383 8811 	msr	BASEPRI, r3
 800a756:	f3bf 8f6f 	isb	sy
 800a75a:	f3bf 8f4f 	dsb	sy
 800a75e:	607b      	str	r3, [r7, #4]
}
 800a760:	bf00      	nop
 800a762:	bf00      	nop
 800a764:	e7fd      	b.n	800a762 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a766:	4b0f      	ldr	r3, [pc, #60]	@ (800a7a4 <vPortValidateInterruptPriority+0x7c>)
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a76e:	4b0e      	ldr	r3, [pc, #56]	@ (800a7a8 <vPortValidateInterruptPriority+0x80>)
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	429a      	cmp	r2, r3
 800a774:	d90b      	bls.n	800a78e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800a776:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a77a:	f383 8811 	msr	BASEPRI, r3
 800a77e:	f3bf 8f6f 	isb	sy
 800a782:	f3bf 8f4f 	dsb	sy
 800a786:	603b      	str	r3, [r7, #0]
}
 800a788:	bf00      	nop
 800a78a:	bf00      	nop
 800a78c:	e7fd      	b.n	800a78a <vPortValidateInterruptPriority+0x62>
	}
 800a78e:	bf00      	nop
 800a790:	3714      	adds	r7, #20
 800a792:	46bd      	mov	sp, r7
 800a794:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a798:	4770      	bx	lr
 800a79a:	bf00      	nop
 800a79c:	e000e3f0 	.word	0xe000e3f0
 800a7a0:	2000857c 	.word	0x2000857c
 800a7a4:	e000ed0c 	.word	0xe000ed0c
 800a7a8:	20008580 	.word	0x20008580

0800a7ac <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a7ac:	b580      	push	{r7, lr}
 800a7ae:	b08a      	sub	sp, #40	@ 0x28
 800a7b0:	af00      	add	r7, sp, #0
 800a7b2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a7b4:	2300      	movs	r3, #0
 800a7b6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a7b8:	f7fe fd4c 	bl	8009254 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a7bc:	4b5c      	ldr	r3, [pc, #368]	@ (800a930 <pvPortMalloc+0x184>)
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	d101      	bne.n	800a7c8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a7c4:	f000 f924 	bl	800aa10 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a7c8:	4b5a      	ldr	r3, [pc, #360]	@ (800a934 <pvPortMalloc+0x188>)
 800a7ca:	681a      	ldr	r2, [r3, #0]
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	4013      	ands	r3, r2
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	f040 8095 	bne.w	800a900 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	d01e      	beq.n	800a81a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800a7dc:	2208      	movs	r2, #8
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	4413      	add	r3, r2
 800a7e2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	f003 0307 	and.w	r3, r3, #7
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	d015      	beq.n	800a81a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	f023 0307 	bic.w	r3, r3, #7
 800a7f4:	3308      	adds	r3, #8
 800a7f6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	f003 0307 	and.w	r3, r3, #7
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	d00b      	beq.n	800a81a <pvPortMalloc+0x6e>
	__asm volatile
 800a802:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a806:	f383 8811 	msr	BASEPRI, r3
 800a80a:	f3bf 8f6f 	isb	sy
 800a80e:	f3bf 8f4f 	dsb	sy
 800a812:	617b      	str	r3, [r7, #20]
}
 800a814:	bf00      	nop
 800a816:	bf00      	nop
 800a818:	e7fd      	b.n	800a816 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	2b00      	cmp	r3, #0
 800a81e:	d06f      	beq.n	800a900 <pvPortMalloc+0x154>
 800a820:	4b45      	ldr	r3, [pc, #276]	@ (800a938 <pvPortMalloc+0x18c>)
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	687a      	ldr	r2, [r7, #4]
 800a826:	429a      	cmp	r2, r3
 800a828:	d86a      	bhi.n	800a900 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a82a:	4b44      	ldr	r3, [pc, #272]	@ (800a93c <pvPortMalloc+0x190>)
 800a82c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a82e:	4b43      	ldr	r3, [pc, #268]	@ (800a93c <pvPortMalloc+0x190>)
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a834:	e004      	b.n	800a840 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800a836:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a838:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a83a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a83c:	681b      	ldr	r3, [r3, #0]
 800a83e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a840:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a842:	685b      	ldr	r3, [r3, #4]
 800a844:	687a      	ldr	r2, [r7, #4]
 800a846:	429a      	cmp	r2, r3
 800a848:	d903      	bls.n	800a852 <pvPortMalloc+0xa6>
 800a84a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	2b00      	cmp	r3, #0
 800a850:	d1f1      	bne.n	800a836 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a852:	4b37      	ldr	r3, [pc, #220]	@ (800a930 <pvPortMalloc+0x184>)
 800a854:	681b      	ldr	r3, [r3, #0]
 800a856:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a858:	429a      	cmp	r2, r3
 800a85a:	d051      	beq.n	800a900 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a85c:	6a3b      	ldr	r3, [r7, #32]
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	2208      	movs	r2, #8
 800a862:	4413      	add	r3, r2
 800a864:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a868:	681a      	ldr	r2, [r3, #0]
 800a86a:	6a3b      	ldr	r3, [r7, #32]
 800a86c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a86e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a870:	685a      	ldr	r2, [r3, #4]
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	1ad2      	subs	r2, r2, r3
 800a876:	2308      	movs	r3, #8
 800a878:	005b      	lsls	r3, r3, #1
 800a87a:	429a      	cmp	r2, r3
 800a87c:	d920      	bls.n	800a8c0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a87e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	4413      	add	r3, r2
 800a884:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a886:	69bb      	ldr	r3, [r7, #24]
 800a888:	f003 0307 	and.w	r3, r3, #7
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d00b      	beq.n	800a8a8 <pvPortMalloc+0xfc>
	__asm volatile
 800a890:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a894:	f383 8811 	msr	BASEPRI, r3
 800a898:	f3bf 8f6f 	isb	sy
 800a89c:	f3bf 8f4f 	dsb	sy
 800a8a0:	613b      	str	r3, [r7, #16]
}
 800a8a2:	bf00      	nop
 800a8a4:	bf00      	nop
 800a8a6:	e7fd      	b.n	800a8a4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a8a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8aa:	685a      	ldr	r2, [r3, #4]
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	1ad2      	subs	r2, r2, r3
 800a8b0:	69bb      	ldr	r3, [r7, #24]
 800a8b2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a8b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8b6:	687a      	ldr	r2, [r7, #4]
 800a8b8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a8ba:	69b8      	ldr	r0, [r7, #24]
 800a8bc:	f000 f90a 	bl	800aad4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a8c0:	4b1d      	ldr	r3, [pc, #116]	@ (800a938 <pvPortMalloc+0x18c>)
 800a8c2:	681a      	ldr	r2, [r3, #0]
 800a8c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8c6:	685b      	ldr	r3, [r3, #4]
 800a8c8:	1ad3      	subs	r3, r2, r3
 800a8ca:	4a1b      	ldr	r2, [pc, #108]	@ (800a938 <pvPortMalloc+0x18c>)
 800a8cc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a8ce:	4b1a      	ldr	r3, [pc, #104]	@ (800a938 <pvPortMalloc+0x18c>)
 800a8d0:	681a      	ldr	r2, [r3, #0]
 800a8d2:	4b1b      	ldr	r3, [pc, #108]	@ (800a940 <pvPortMalloc+0x194>)
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	429a      	cmp	r2, r3
 800a8d8:	d203      	bcs.n	800a8e2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a8da:	4b17      	ldr	r3, [pc, #92]	@ (800a938 <pvPortMalloc+0x18c>)
 800a8dc:	681b      	ldr	r3, [r3, #0]
 800a8de:	4a18      	ldr	r2, [pc, #96]	@ (800a940 <pvPortMalloc+0x194>)
 800a8e0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a8e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8e4:	685a      	ldr	r2, [r3, #4]
 800a8e6:	4b13      	ldr	r3, [pc, #76]	@ (800a934 <pvPortMalloc+0x188>)
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	431a      	orrs	r2, r3
 800a8ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8ee:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a8f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8f2:	2200      	movs	r2, #0
 800a8f4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a8f6:	4b13      	ldr	r3, [pc, #76]	@ (800a944 <pvPortMalloc+0x198>)
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	3301      	adds	r3, #1
 800a8fc:	4a11      	ldr	r2, [pc, #68]	@ (800a944 <pvPortMalloc+0x198>)
 800a8fe:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a900:	f7fe fcb6 	bl	8009270 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a904:	69fb      	ldr	r3, [r7, #28]
 800a906:	f003 0307 	and.w	r3, r3, #7
 800a90a:	2b00      	cmp	r3, #0
 800a90c:	d00b      	beq.n	800a926 <pvPortMalloc+0x17a>
	__asm volatile
 800a90e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a912:	f383 8811 	msr	BASEPRI, r3
 800a916:	f3bf 8f6f 	isb	sy
 800a91a:	f3bf 8f4f 	dsb	sy
 800a91e:	60fb      	str	r3, [r7, #12]
}
 800a920:	bf00      	nop
 800a922:	bf00      	nop
 800a924:	e7fd      	b.n	800a922 <pvPortMalloc+0x176>
	return pvReturn;
 800a926:	69fb      	ldr	r3, [r7, #28]
}
 800a928:	4618      	mov	r0, r3
 800a92a:	3728      	adds	r7, #40	@ 0x28
 800a92c:	46bd      	mov	sp, r7
 800a92e:	bd80      	pop	{r7, pc}
 800a930:	2000c18c 	.word	0x2000c18c
 800a934:	2000c1a0 	.word	0x2000c1a0
 800a938:	2000c190 	.word	0x2000c190
 800a93c:	2000c184 	.word	0x2000c184
 800a940:	2000c194 	.word	0x2000c194
 800a944:	2000c198 	.word	0x2000c198

0800a948 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a948:	b580      	push	{r7, lr}
 800a94a:	b086      	sub	sp, #24
 800a94c:	af00      	add	r7, sp, #0
 800a94e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	2b00      	cmp	r3, #0
 800a958:	d04f      	beq.n	800a9fa <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a95a:	2308      	movs	r3, #8
 800a95c:	425b      	negs	r3, r3
 800a95e:	697a      	ldr	r2, [r7, #20]
 800a960:	4413      	add	r3, r2
 800a962:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a964:	697b      	ldr	r3, [r7, #20]
 800a966:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a968:	693b      	ldr	r3, [r7, #16]
 800a96a:	685a      	ldr	r2, [r3, #4]
 800a96c:	4b25      	ldr	r3, [pc, #148]	@ (800aa04 <vPortFree+0xbc>)
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	4013      	ands	r3, r2
 800a972:	2b00      	cmp	r3, #0
 800a974:	d10b      	bne.n	800a98e <vPortFree+0x46>
	__asm volatile
 800a976:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a97a:	f383 8811 	msr	BASEPRI, r3
 800a97e:	f3bf 8f6f 	isb	sy
 800a982:	f3bf 8f4f 	dsb	sy
 800a986:	60fb      	str	r3, [r7, #12]
}
 800a988:	bf00      	nop
 800a98a:	bf00      	nop
 800a98c:	e7fd      	b.n	800a98a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a98e:	693b      	ldr	r3, [r7, #16]
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	2b00      	cmp	r3, #0
 800a994:	d00b      	beq.n	800a9ae <vPortFree+0x66>
	__asm volatile
 800a996:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a99a:	f383 8811 	msr	BASEPRI, r3
 800a99e:	f3bf 8f6f 	isb	sy
 800a9a2:	f3bf 8f4f 	dsb	sy
 800a9a6:	60bb      	str	r3, [r7, #8]
}
 800a9a8:	bf00      	nop
 800a9aa:	bf00      	nop
 800a9ac:	e7fd      	b.n	800a9aa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a9ae:	693b      	ldr	r3, [r7, #16]
 800a9b0:	685a      	ldr	r2, [r3, #4]
 800a9b2:	4b14      	ldr	r3, [pc, #80]	@ (800aa04 <vPortFree+0xbc>)
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	4013      	ands	r3, r2
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d01e      	beq.n	800a9fa <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a9bc:	693b      	ldr	r3, [r7, #16]
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	d11a      	bne.n	800a9fa <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a9c4:	693b      	ldr	r3, [r7, #16]
 800a9c6:	685a      	ldr	r2, [r3, #4]
 800a9c8:	4b0e      	ldr	r3, [pc, #56]	@ (800aa04 <vPortFree+0xbc>)
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	43db      	mvns	r3, r3
 800a9ce:	401a      	ands	r2, r3
 800a9d0:	693b      	ldr	r3, [r7, #16]
 800a9d2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a9d4:	f7fe fc3e 	bl	8009254 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a9d8:	693b      	ldr	r3, [r7, #16]
 800a9da:	685a      	ldr	r2, [r3, #4]
 800a9dc:	4b0a      	ldr	r3, [pc, #40]	@ (800aa08 <vPortFree+0xc0>)
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	4413      	add	r3, r2
 800a9e2:	4a09      	ldr	r2, [pc, #36]	@ (800aa08 <vPortFree+0xc0>)
 800a9e4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a9e6:	6938      	ldr	r0, [r7, #16]
 800a9e8:	f000 f874 	bl	800aad4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a9ec:	4b07      	ldr	r3, [pc, #28]	@ (800aa0c <vPortFree+0xc4>)
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	3301      	adds	r3, #1
 800a9f2:	4a06      	ldr	r2, [pc, #24]	@ (800aa0c <vPortFree+0xc4>)
 800a9f4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a9f6:	f7fe fc3b 	bl	8009270 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a9fa:	bf00      	nop
 800a9fc:	3718      	adds	r7, #24
 800a9fe:	46bd      	mov	sp, r7
 800aa00:	bd80      	pop	{r7, pc}
 800aa02:	bf00      	nop
 800aa04:	2000c1a0 	.word	0x2000c1a0
 800aa08:	2000c190 	.word	0x2000c190
 800aa0c:	2000c19c 	.word	0x2000c19c

0800aa10 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800aa10:	b480      	push	{r7}
 800aa12:	b085      	sub	sp, #20
 800aa14:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800aa16:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800aa1a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800aa1c:	4b27      	ldr	r3, [pc, #156]	@ (800aabc <prvHeapInit+0xac>)
 800aa1e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800aa20:	68fb      	ldr	r3, [r7, #12]
 800aa22:	f003 0307 	and.w	r3, r3, #7
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d00c      	beq.n	800aa44 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800aa2a:	68fb      	ldr	r3, [r7, #12]
 800aa2c:	3307      	adds	r3, #7
 800aa2e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800aa30:	68fb      	ldr	r3, [r7, #12]
 800aa32:	f023 0307 	bic.w	r3, r3, #7
 800aa36:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800aa38:	68ba      	ldr	r2, [r7, #8]
 800aa3a:	68fb      	ldr	r3, [r7, #12]
 800aa3c:	1ad3      	subs	r3, r2, r3
 800aa3e:	4a1f      	ldr	r2, [pc, #124]	@ (800aabc <prvHeapInit+0xac>)
 800aa40:	4413      	add	r3, r2
 800aa42:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800aa44:	68fb      	ldr	r3, [r7, #12]
 800aa46:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800aa48:	4a1d      	ldr	r2, [pc, #116]	@ (800aac0 <prvHeapInit+0xb0>)
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800aa4e:	4b1c      	ldr	r3, [pc, #112]	@ (800aac0 <prvHeapInit+0xb0>)
 800aa50:	2200      	movs	r2, #0
 800aa52:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	68ba      	ldr	r2, [r7, #8]
 800aa58:	4413      	add	r3, r2
 800aa5a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800aa5c:	2208      	movs	r2, #8
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	1a9b      	subs	r3, r3, r2
 800aa62:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800aa64:	68fb      	ldr	r3, [r7, #12]
 800aa66:	f023 0307 	bic.w	r3, r3, #7
 800aa6a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800aa6c:	68fb      	ldr	r3, [r7, #12]
 800aa6e:	4a15      	ldr	r2, [pc, #84]	@ (800aac4 <prvHeapInit+0xb4>)
 800aa70:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800aa72:	4b14      	ldr	r3, [pc, #80]	@ (800aac4 <prvHeapInit+0xb4>)
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	2200      	movs	r2, #0
 800aa78:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800aa7a:	4b12      	ldr	r3, [pc, #72]	@ (800aac4 <prvHeapInit+0xb4>)
 800aa7c:	681b      	ldr	r3, [r3, #0]
 800aa7e:	2200      	movs	r2, #0
 800aa80:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800aa86:	683b      	ldr	r3, [r7, #0]
 800aa88:	68fa      	ldr	r2, [r7, #12]
 800aa8a:	1ad2      	subs	r2, r2, r3
 800aa8c:	683b      	ldr	r3, [r7, #0]
 800aa8e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800aa90:	4b0c      	ldr	r3, [pc, #48]	@ (800aac4 <prvHeapInit+0xb4>)
 800aa92:	681a      	ldr	r2, [r3, #0]
 800aa94:	683b      	ldr	r3, [r7, #0]
 800aa96:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800aa98:	683b      	ldr	r3, [r7, #0]
 800aa9a:	685b      	ldr	r3, [r3, #4]
 800aa9c:	4a0a      	ldr	r2, [pc, #40]	@ (800aac8 <prvHeapInit+0xb8>)
 800aa9e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800aaa0:	683b      	ldr	r3, [r7, #0]
 800aaa2:	685b      	ldr	r3, [r3, #4]
 800aaa4:	4a09      	ldr	r2, [pc, #36]	@ (800aacc <prvHeapInit+0xbc>)
 800aaa6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800aaa8:	4b09      	ldr	r3, [pc, #36]	@ (800aad0 <prvHeapInit+0xc0>)
 800aaaa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800aaae:	601a      	str	r2, [r3, #0]
}
 800aab0:	bf00      	nop
 800aab2:	3714      	adds	r7, #20
 800aab4:	46bd      	mov	sp, r7
 800aab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaba:	4770      	bx	lr
 800aabc:	20008584 	.word	0x20008584
 800aac0:	2000c184 	.word	0x2000c184
 800aac4:	2000c18c 	.word	0x2000c18c
 800aac8:	2000c194 	.word	0x2000c194
 800aacc:	2000c190 	.word	0x2000c190
 800aad0:	2000c1a0 	.word	0x2000c1a0

0800aad4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800aad4:	b480      	push	{r7}
 800aad6:	b085      	sub	sp, #20
 800aad8:	af00      	add	r7, sp, #0
 800aada:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800aadc:	4b28      	ldr	r3, [pc, #160]	@ (800ab80 <prvInsertBlockIntoFreeList+0xac>)
 800aade:	60fb      	str	r3, [r7, #12]
 800aae0:	e002      	b.n	800aae8 <prvInsertBlockIntoFreeList+0x14>
 800aae2:	68fb      	ldr	r3, [r7, #12]
 800aae4:	681b      	ldr	r3, [r3, #0]
 800aae6:	60fb      	str	r3, [r7, #12]
 800aae8:	68fb      	ldr	r3, [r7, #12]
 800aaea:	681b      	ldr	r3, [r3, #0]
 800aaec:	687a      	ldr	r2, [r7, #4]
 800aaee:	429a      	cmp	r2, r3
 800aaf0:	d8f7      	bhi.n	800aae2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800aaf2:	68fb      	ldr	r3, [r7, #12]
 800aaf4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800aaf6:	68fb      	ldr	r3, [r7, #12]
 800aaf8:	685b      	ldr	r3, [r3, #4]
 800aafa:	68ba      	ldr	r2, [r7, #8]
 800aafc:	4413      	add	r3, r2
 800aafe:	687a      	ldr	r2, [r7, #4]
 800ab00:	429a      	cmp	r2, r3
 800ab02:	d108      	bne.n	800ab16 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800ab04:	68fb      	ldr	r3, [r7, #12]
 800ab06:	685a      	ldr	r2, [r3, #4]
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	685b      	ldr	r3, [r3, #4]
 800ab0c:	441a      	add	r2, r3
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800ab12:	68fb      	ldr	r3, [r7, #12]
 800ab14:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	685b      	ldr	r3, [r3, #4]
 800ab1e:	68ba      	ldr	r2, [r7, #8]
 800ab20:	441a      	add	r2, r3
 800ab22:	68fb      	ldr	r3, [r7, #12]
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	429a      	cmp	r2, r3
 800ab28:	d118      	bne.n	800ab5c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800ab2a:	68fb      	ldr	r3, [r7, #12]
 800ab2c:	681a      	ldr	r2, [r3, #0]
 800ab2e:	4b15      	ldr	r3, [pc, #84]	@ (800ab84 <prvInsertBlockIntoFreeList+0xb0>)
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	429a      	cmp	r2, r3
 800ab34:	d00d      	beq.n	800ab52 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	685a      	ldr	r2, [r3, #4]
 800ab3a:	68fb      	ldr	r3, [r7, #12]
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	685b      	ldr	r3, [r3, #4]
 800ab40:	441a      	add	r2, r3
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ab46:	68fb      	ldr	r3, [r7, #12]
 800ab48:	681b      	ldr	r3, [r3, #0]
 800ab4a:	681a      	ldr	r2, [r3, #0]
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	601a      	str	r2, [r3, #0]
 800ab50:	e008      	b.n	800ab64 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800ab52:	4b0c      	ldr	r3, [pc, #48]	@ (800ab84 <prvInsertBlockIntoFreeList+0xb0>)
 800ab54:	681a      	ldr	r2, [r3, #0]
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	601a      	str	r2, [r3, #0]
 800ab5a:	e003      	b.n	800ab64 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800ab5c:	68fb      	ldr	r3, [r7, #12]
 800ab5e:	681a      	ldr	r2, [r3, #0]
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800ab64:	68fa      	ldr	r2, [r7, #12]
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	429a      	cmp	r2, r3
 800ab6a:	d002      	beq.n	800ab72 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800ab6c:	68fb      	ldr	r3, [r7, #12]
 800ab6e:	687a      	ldr	r2, [r7, #4]
 800ab70:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ab72:	bf00      	nop
 800ab74:	3714      	adds	r7, #20
 800ab76:	46bd      	mov	sp, r7
 800ab78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab7c:	4770      	bx	lr
 800ab7e:	bf00      	nop
 800ab80:	2000c184 	.word	0x2000c184
 800ab84:	2000c18c 	.word	0x2000c18c

0800ab88 <Motor_Init>:
						GPIO_TypeDef *_IN1_Port, uint16_t _IN1_Pin,
						GPIO_TypeDef *_IN2_Port, uint16_t _IN2_Pin,
						TIM_HandleTypeDef *htim_pwm, uint32_t Channel,
						TIM_HandleTypeDef *htim_encoder,
						float kp, float ki, float kd)
		{
 800ab88:	b580      	push	{r7, lr}
 800ab8a:	b086      	sub	sp, #24
 800ab8c:	af00      	add	r7, sp, #0
 800ab8e:	6178      	str	r0, [r7, #20]
 800ab90:	60fa      	str	r2, [r7, #12]
 800ab92:	461a      	mov	r2, r3
 800ab94:	ed87 0a02 	vstr	s0, [r7, #8]
 800ab98:	edc7 0a01 	vstr	s1, [r7, #4]
 800ab9c:	ed87 1a00 	vstr	s2, [r7]
 800aba0:	460b      	mov	r3, r1
 800aba2:	74fb      	strb	r3, [r7, #19]
 800aba4:	4613      	mov	r3, r2
 800aba6:	823b      	strh	r3, [r7, #16]
			// G?n ID
			_motor->id = id;
 800aba8:	697b      	ldr	r3, [r7, #20]
 800abaa:	7cfa      	ldrb	r2, [r7, #19]
 800abac:	701a      	strb	r2, [r3, #0]

			// Luu th?ng tin ch?n di?u khi?n chi?u
			_motor->IN1_Port = _IN1_Port;
 800abae:	697b      	ldr	r3, [r7, #20]
 800abb0:	68fa      	ldr	r2, [r7, #12]
 800abb2:	605a      	str	r2, [r3, #4]
			_motor->IN1_Pin  = _IN1_Pin;
 800abb4:	697b      	ldr	r3, [r7, #20]
 800abb6:	8a3a      	ldrh	r2, [r7, #16]
 800abb8:	811a      	strh	r2, [r3, #8]
			_motor->IN2_Port = _IN2_Port;
 800abba:	697b      	ldr	r3, [r7, #20]
 800abbc:	6a3a      	ldr	r2, [r7, #32]
 800abbe:	60da      	str	r2, [r3, #12]
			_motor->IN2_Pin  = _IN2_Pin;
 800abc0:	697b      	ldr	r3, [r7, #20]
 800abc2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800abc4:	821a      	strh	r2, [r3, #16]

			// PWM
			_motor->htim_pwm = htim_pwm;
 800abc6:	697b      	ldr	r3, [r7, #20]
 800abc8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800abca:	62da      	str	r2, [r3, #44]	@ 0x2c
			_motor->Channel  = Channel;
 800abcc:	697b      	ldr	r3, [r7, #20]
 800abce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800abd0:	631a      	str	r2, [r3, #48]	@ 0x30


			// Encoder
			_motor->htim_encoder = htim_encoder;
 800abd2:	697b      	ldr	r3, [r7, #20]
 800abd4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800abd6:	615a      	str	r2, [r3, #20]
			_motor->encoder_count = 0;
 800abd8:	697b      	ldr	r3, [r7, #20]
 800abda:	2200      	movs	r2, #0
 800abdc:	831a      	strh	r2, [r3, #24]
			_motor->prev_count    = 0;
 800abde:	697b      	ldr	r3, [r7, #20]
 800abe0:	2200      	movs	r2, #0
 800abe2:	835a      	strh	r2, [r3, #26]
			_motor->delta_count   = 0;
 800abe4:	697b      	ldr	r3, [r7, #20]
 800abe6:	2200      	movs	r2, #0
 800abe8:	839a      	strh	r2, [r3, #28]
			_motor->progress_count = 0;
 800abea:	697b      	ldr	r3, [r7, #20]
 800abec:	2200      	movs	r2, #0
 800abee:	83da      	strh	r2, [r3, #30]

			// PID
			_motor->kp = kp;
 800abf0:	697b      	ldr	r3, [r7, #20]
 800abf2:	68ba      	ldr	r2, [r7, #8]
 800abf4:	621a      	str	r2, [r3, #32]
			_motor->ki = ki;
 800abf6:	697b      	ldr	r3, [r7, #20]
 800abf8:	687a      	ldr	r2, [r7, #4]
 800abfa:	625a      	str	r2, [r3, #36]	@ 0x24
			_motor->kd = kd;
 800abfc:	697b      	ldr	r3, [r7, #20]
 800abfe:	683a      	ldr	r2, [r7, #0]
 800ac00:	629a      	str	r2, [r3, #40]	@ 0x28

			// Speed
			_motor->cur_speed    = 0.0;
 800ac02:	6979      	ldr	r1, [r7, #20]
 800ac04:	f04f 0200 	mov.w	r2, #0
 800ac08:	f04f 0300 	mov.w	r3, #0
 800ac0c:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
			_motor->target_speed = 0.0;
 800ac10:	6979      	ldr	r1, [r7, #20]
 800ac12:	f04f 0200 	mov.w	r2, #0
 800ac16:	f04f 0300 	mov.w	r3, #0
 800ac1a:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
			_motor->Pid_output = 0.0;
 800ac1e:	6979      	ldr	r1, [r7, #20]
 800ac20:	f04f 0200 	mov.w	r2, #0
 800ac24:	f04f 0300 	mov.w	r3, #0
 800ac28:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48

			// Start PWM
			HAL_TIM_PWM_Start(_motor->htim_pwm, _motor->Channel);
 800ac2c:	697b      	ldr	r3, [r7, #20]
 800ac2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ac30:	697b      	ldr	r3, [r7, #20]
 800ac32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ac34:	4619      	mov	r1, r3
 800ac36:	4610      	mov	r0, r2
 800ac38:	f7fa fe84 	bl	8005944 <HAL_TIM_PWM_Start>

			// Kh?i d?ng Encoder
			HAL_TIM_Encoder_Start(_motor->htim_encoder, TIM_CHANNEL_ALL);
 800ac3c:	697b      	ldr	r3, [r7, #20]
 800ac3e:	695b      	ldr	r3, [r3, #20]
 800ac40:	213c      	movs	r1, #60	@ 0x3c
 800ac42:	4618      	mov	r0, r3
 800ac44:	f7fa ffd4 	bl	8005bf0 <HAL_TIM_Encoder_Start>
		}
 800ac48:	bf00      	nop
 800ac4a:	3718      	adds	r7, #24
 800ac4c:	46bd      	mov	sp, r7
 800ac4e:	bd80      	pop	{r7, pc}

0800ac50 <Motor_GetSpeed>:
		
void Motor_UpdateSpeed(Motor *_motor, float new);
void Motor_GetSpeed(Motor *_motor)
	{
 800ac50:	b5b0      	push	{r4, r5, r7, lr}
 800ac52:	b084      	sub	sp, #16
 800ac54:	af00      	add	r7, sp, #0
 800ac56:	6078      	str	r0, [r7, #4]
		_motor->encoder_count = __HAL_TIM_GET_COUNTER(_motor->htim_encoder);
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	695b      	ldr	r3, [r3, #20]
 800ac5c:	681b      	ldr	r3, [r3, #0]
 800ac5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac60:	b21a      	sxth	r2, r3
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	831a      	strh	r2, [r3, #24]
		_motor->delta_count = _motor->encoder_count - _motor->prev_count;
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 800ac6c:	b29a      	uxth	r2, r3
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 800ac74:	b29b      	uxth	r3, r3
 800ac76:	1ad3      	subs	r3, r2, r3
 800ac78:	b29b      	uxth	r3, r3
 800ac7a:	b21a      	sxth	r2, r3
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	839a      	strh	r2, [r3, #28]
    int sign = (_motor->id == LEFT) ? 1 : -1;
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	781b      	ldrb	r3, [r3, #0]
 800ac84:	2b00      	cmp	r3, #0
 800ac86:	d101      	bne.n	800ac8c <Motor_GetSpeed+0x3c>
 800ac88:	2301      	movs	r3, #1
 800ac8a:	e001      	b.n	800ac90 <Motor_GetSpeed+0x40>
 800ac8c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ac90:	60fb      	str	r3, [r7, #12]
		_motor->cur_speed = (sign)*( (double)(_motor->delta_count)/ ENCODER_PPR) * (60.0 / (10 / 1000.0));
 800ac92:	68f8      	ldr	r0, [r7, #12]
 800ac94:	f7f5 fc5e 	bl	8000554 <__aeabi_i2d>
 800ac98:	4604      	mov	r4, r0
 800ac9a:	460d      	mov	r5, r1
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 800aca2:	4618      	mov	r0, r3
 800aca4:	f7f5 fc56 	bl	8000554 <__aeabi_i2d>
 800aca8:	f04f 0200 	mov.w	r2, #0
 800acac:	4b12      	ldr	r3, [pc, #72]	@ (800acf8 <Motor_GetSpeed+0xa8>)
 800acae:	f7f5 fde5 	bl	800087c <__aeabi_ddiv>
 800acb2:	4602      	mov	r2, r0
 800acb4:	460b      	mov	r3, r1
 800acb6:	4620      	mov	r0, r4
 800acb8:	4629      	mov	r1, r5
 800acba:	f7f5 fcb5 	bl	8000628 <__aeabi_dmul>
 800acbe:	4602      	mov	r2, r0
 800acc0:	460b      	mov	r3, r1
 800acc2:	4610      	mov	r0, r2
 800acc4:	4619      	mov	r1, r3
 800acc6:	a30a      	add	r3, pc, #40	@ (adr r3, 800acf0 <Motor_GetSpeed+0xa0>)
 800acc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800accc:	f7f5 fcac 	bl	8000628 <__aeabi_dmul>
 800acd0:	4602      	mov	r2, r0
 800acd2:	460b      	mov	r3, r1
 800acd4:	6879      	ldr	r1, [r7, #4]
 800acd6:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
		_motor->prev_count = _motor->encoder_count;
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	f9b3 2018 	ldrsh.w	r2, [r3, #24]
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	835a      	strh	r2, [r3, #26]

	}
 800ace4:	bf00      	nop
 800ace6:	3710      	adds	r7, #16
 800ace8:	46bd      	mov	sp, r7
 800acea:	bdb0      	pop	{r4, r5, r7, pc}
 800acec:	f3af 8000 	nop.w
 800acf0:	00000000 	.word	0x00000000
 800acf4:	40b77000 	.word	0x40b77000
 800acf8:	4094a000 	.word	0x4094a000
 800acfc:	00000000 	.word	0x00000000

0800ad00 <Motor_SetPwm>:
	
	
void Motor_SetPwm(Motor *motor)
	{
 800ad00:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ad04:	b084      	sub	sp, #16
 800ad06:	af00      	add	r7, sp, #0
 800ad08:	60f8      	str	r0, [r7, #12]
		if(motor->Pid_output > 999)
 800ad0a:	68fb      	ldr	r3, [r7, #12]
 800ad0c:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 800ad10:	a397      	add	r3, pc, #604	@ (adr r3, 800af70 <Motor_SetPwm+0x270>)
 800ad12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad16:	f7f5 ff17 	bl	8000b48 <__aeabi_dcmpgt>
 800ad1a:	4603      	mov	r3, r0
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	d006      	beq.n	800ad2e <Motor_SetPwm+0x2e>
		{
			motor->Pid_output = 999;
 800ad20:	68f9      	ldr	r1, [r7, #12]
 800ad22:	a393      	add	r3, pc, #588	@ (adr r3, 800af70 <Motor_SetPwm+0x270>)
 800ad24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad28:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
 800ad2c:	e010      	b.n	800ad50 <Motor_SetPwm+0x50>
		}
		else if(motor->Pid_output < -999)
 800ad2e:	68fb      	ldr	r3, [r7, #12]
 800ad30:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 800ad34:	a390      	add	r3, pc, #576	@ (adr r3, 800af78 <Motor_SetPwm+0x278>)
 800ad36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad3a:	f7f5 fee7 	bl	8000b0c <__aeabi_dcmplt>
 800ad3e:	4603      	mov	r3, r0
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	d005      	beq.n	800ad50 <Motor_SetPwm+0x50>
		{
			motor->Pid_output = -999;
 800ad44:	68f9      	ldr	r1, [r7, #12]
 800ad46:	a38c      	add	r3, pc, #560	@ (adr r3, 800af78 <Motor_SetPwm+0x278>)
 800ad48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad4c:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
		}
	if(motor->id == RIGHT)
 800ad50:	68fb      	ldr	r3, [r7, #12]
 800ad52:	781b      	ldrb	r3, [r3, #0]
 800ad54:	2b01      	cmp	r3, #1
 800ad56:	d17d      	bne.n	800ae54 <Motor_SetPwm+0x154>
		{
		if (motor->target_speed == 0 && fabs(vr_cur_mps) < OFFSET)
 800ad58:	68fb      	ldr	r3, [r7, #12]
 800ad5a:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 800ad5e:	f04f 0200 	mov.w	r2, #0
 800ad62:	f04f 0300 	mov.w	r3, #0
 800ad66:	f7f5 fec7 	bl	8000af8 <__aeabi_dcmpeq>
 800ad6a:	4603      	mov	r3, r0
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	d017      	beq.n	800ada0 <Motor_SetPwm+0xa0>
 800ad70:	4b7d      	ldr	r3, [pc, #500]	@ (800af68 <Motor_SetPwm+0x268>)
 800ad72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad76:	603a      	str	r2, [r7, #0]
 800ad78:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ad7c:	607b      	str	r3, [r7, #4]
 800ad7e:	a378      	add	r3, pc, #480	@ (adr r3, 800af60 <Motor_SetPwm+0x260>)
 800ad80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad84:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ad88:	f7f5 fec0 	bl	8000b0c <__aeabi_dcmplt>
 800ad8c:	4603      	mov	r3, r0
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	d006      	beq.n	800ada0 <Motor_SetPwm+0xa0>
		{
			motor->Pid_output = 0;
 800ad92:	68f9      	ldr	r1, [r7, #12]
 800ad94:	f04f 0200 	mov.w	r2, #0
 800ad98:	f04f 0300 	mov.w	r3, #0
 800ad9c:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
		}
			if(motor->Pid_output > 0)
 800ada0:	68fb      	ldr	r3, [r7, #12]
 800ada2:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 800ada6:	f04f 0200 	mov.w	r2, #0
 800adaa:	f04f 0300 	mov.w	r3, #0
 800adae:	f7f5 fecb 	bl	8000b48 <__aeabi_dcmpgt>
 800adb2:	4603      	mov	r3, r0
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	d010      	beq.n	800adda <Motor_SetPwm+0xda>
			{
				HAL_GPIO_WritePin(motor->IN1_Port, motor->IN1_Pin, GPIO_PIN_SET);
 800adb8:	68fb      	ldr	r3, [r7, #12]
 800adba:	6858      	ldr	r0, [r3, #4]
 800adbc:	68fb      	ldr	r3, [r7, #12]
 800adbe:	891b      	ldrh	r3, [r3, #8]
 800adc0:	2201      	movs	r2, #1
 800adc2:	4619      	mov	r1, r3
 800adc4:	f7f8 fff6 	bl	8003db4 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(motor->IN2_Port, motor->IN2_Pin, GPIO_PIN_RESET);
 800adc8:	68fb      	ldr	r3, [r7, #12]
 800adca:	68d8      	ldr	r0, [r3, #12]
 800adcc:	68fb      	ldr	r3, [r7, #12]
 800adce:	8a1b      	ldrh	r3, [r3, #16]
 800add0:	2200      	movs	r2, #0
 800add2:	4619      	mov	r1, r3
 800add4:	f7f8 ffee 	bl	8003db4 <HAL_GPIO_WritePin>
 800add8:	e02c      	b.n	800ae34 <Motor_SetPwm+0x134>
			}
			else if(motor->Pid_output < 0)
 800adda:	68fb      	ldr	r3, [r7, #12]
 800addc:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 800ade0:	f04f 0200 	mov.w	r2, #0
 800ade4:	f04f 0300 	mov.w	r3, #0
 800ade8:	f7f5 fe90 	bl	8000b0c <__aeabi_dcmplt>
 800adec:	4603      	mov	r3, r0
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d010      	beq.n	800ae14 <Motor_SetPwm+0x114>
			{
				HAL_GPIO_WritePin(motor->IN1_Port, motor->IN1_Pin,GPIO_PIN_RESET);
 800adf2:	68fb      	ldr	r3, [r7, #12]
 800adf4:	6858      	ldr	r0, [r3, #4]
 800adf6:	68fb      	ldr	r3, [r7, #12]
 800adf8:	891b      	ldrh	r3, [r3, #8]
 800adfa:	2200      	movs	r2, #0
 800adfc:	4619      	mov	r1, r3
 800adfe:	f7f8 ffd9 	bl	8003db4 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(motor->IN2_Port, motor->IN2_Pin, GPIO_PIN_SET);
 800ae02:	68fb      	ldr	r3, [r7, #12]
 800ae04:	68d8      	ldr	r0, [r3, #12]
 800ae06:	68fb      	ldr	r3, [r7, #12]
 800ae08:	8a1b      	ldrh	r3, [r3, #16]
 800ae0a:	2201      	movs	r2, #1
 800ae0c:	4619      	mov	r1, r3
 800ae0e:	f7f8 ffd1 	bl	8003db4 <HAL_GPIO_WritePin>
 800ae12:	e00f      	b.n	800ae34 <Motor_SetPwm+0x134>
			}
			else
			{
				HAL_GPIO_WritePin(motor->IN1_Port, motor->IN1_Pin, GPIO_PIN_RESET);
 800ae14:	68fb      	ldr	r3, [r7, #12]
 800ae16:	6858      	ldr	r0, [r3, #4]
 800ae18:	68fb      	ldr	r3, [r7, #12]
 800ae1a:	891b      	ldrh	r3, [r3, #8]
 800ae1c:	2200      	movs	r2, #0
 800ae1e:	4619      	mov	r1, r3
 800ae20:	f7f8 ffc8 	bl	8003db4 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(motor->IN2_Port, motor->IN2_Pin, GPIO_PIN_RESET);
 800ae24:	68fb      	ldr	r3, [r7, #12]
 800ae26:	68d8      	ldr	r0, [r3, #12]
 800ae28:	68fb      	ldr	r3, [r7, #12]
 800ae2a:	8a1b      	ldrh	r3, [r3, #16]
 800ae2c:	2200      	movs	r2, #0
 800ae2e:	4619      	mov	r1, r3
 800ae30:	f7f8 ffc0 	bl	8003db4 <HAL_GPIO_WritePin>
			}
			motor->htim_pwm->Instance->CCR2 =(uint32_t)((fabs)(motor->Pid_output) );
 800ae34:	68fb      	ldr	r3, [r7, #12]
 800ae36:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 800ae3a:	4692      	mov	sl, r2
 800ae3c:	f023 4b00 	bic.w	fp, r3, #2147483648	@ 0x80000000
 800ae40:	68fb      	ldr	r3, [r7, #12]
 800ae42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae44:	681c      	ldr	r4, [r3, #0]
 800ae46:	4650      	mov	r0, sl
 800ae48:	4659      	mov	r1, fp
 800ae4a:	f7f5 fec5 	bl	8000bd8 <__aeabi_d2uiz>
 800ae4e:	4603      	mov	r3, r0
 800ae50:	63a3      	str	r3, [r4, #56]	@ 0x38
			motor->htim_pwm->Instance->CCR1 =(uint32_t)((fabs)(motor->Pid_output) );

		}


	}
 800ae52:	e07f      	b.n	800af54 <Motor_SetPwm+0x254>
		else if (motor->id == LEFT)
 800ae54:	68fb      	ldr	r3, [r7, #12]
 800ae56:	781b      	ldrb	r3, [r3, #0]
 800ae58:	2b00      	cmp	r3, #0
 800ae5a:	d17b      	bne.n	800af54 <Motor_SetPwm+0x254>
			if (motor->target_speed == 0  && fabs(vl_cur_mps) < OFFSET)
 800ae5c:	68fb      	ldr	r3, [r7, #12]
 800ae5e:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 800ae62:	f04f 0200 	mov.w	r2, #0
 800ae66:	f04f 0300 	mov.w	r3, #0
 800ae6a:	f7f5 fe45 	bl	8000af8 <__aeabi_dcmpeq>
 800ae6e:	4603      	mov	r3, r0
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	d016      	beq.n	800aea2 <Motor_SetPwm+0x1a2>
 800ae74:	4b3d      	ldr	r3, [pc, #244]	@ (800af6c <Motor_SetPwm+0x26c>)
 800ae76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae7a:	4614      	mov	r4, r2
 800ae7c:	f023 4500 	bic.w	r5, r3, #2147483648	@ 0x80000000
 800ae80:	a337      	add	r3, pc, #220	@ (adr r3, 800af60 <Motor_SetPwm+0x260>)
 800ae82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae86:	4620      	mov	r0, r4
 800ae88:	4629      	mov	r1, r5
 800ae8a:	f7f5 fe3f 	bl	8000b0c <__aeabi_dcmplt>
 800ae8e:	4603      	mov	r3, r0
 800ae90:	2b00      	cmp	r3, #0
 800ae92:	d006      	beq.n	800aea2 <Motor_SetPwm+0x1a2>
				motor->Pid_output = 0;
 800ae94:	68f9      	ldr	r1, [r7, #12]
 800ae96:	f04f 0200 	mov.w	r2, #0
 800ae9a:	f04f 0300 	mov.w	r3, #0
 800ae9e:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
			if(motor->Pid_output > 0)
 800aea2:	68fb      	ldr	r3, [r7, #12]
 800aea4:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 800aea8:	f04f 0200 	mov.w	r2, #0
 800aeac:	f04f 0300 	mov.w	r3, #0
 800aeb0:	f7f5 fe4a 	bl	8000b48 <__aeabi_dcmpgt>
 800aeb4:	4603      	mov	r3, r0
 800aeb6:	2b00      	cmp	r3, #0
 800aeb8:	d010      	beq.n	800aedc <Motor_SetPwm+0x1dc>
				HAL_GPIO_WritePin(motor->IN1_Port, motor->IN1_Pin,GPIO_PIN_RESET);
 800aeba:	68fb      	ldr	r3, [r7, #12]
 800aebc:	6858      	ldr	r0, [r3, #4]
 800aebe:	68fb      	ldr	r3, [r7, #12]
 800aec0:	891b      	ldrh	r3, [r3, #8]
 800aec2:	2200      	movs	r2, #0
 800aec4:	4619      	mov	r1, r3
 800aec6:	f7f8 ff75 	bl	8003db4 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(motor->IN2_Port, motor->IN2_Pin,GPIO_PIN_SET);
 800aeca:	68fb      	ldr	r3, [r7, #12]
 800aecc:	68d8      	ldr	r0, [r3, #12]
 800aece:	68fb      	ldr	r3, [r7, #12]
 800aed0:	8a1b      	ldrh	r3, [r3, #16]
 800aed2:	2201      	movs	r2, #1
 800aed4:	4619      	mov	r1, r3
 800aed6:	f7f8 ff6d 	bl	8003db4 <HAL_GPIO_WritePin>
 800aeda:	e02c      	b.n	800af36 <Motor_SetPwm+0x236>
			else if(motor->Pid_output < 0)
 800aedc:	68fb      	ldr	r3, [r7, #12]
 800aede:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 800aee2:	f04f 0200 	mov.w	r2, #0
 800aee6:	f04f 0300 	mov.w	r3, #0
 800aeea:	f7f5 fe0f 	bl	8000b0c <__aeabi_dcmplt>
 800aeee:	4603      	mov	r3, r0
 800aef0:	2b00      	cmp	r3, #0
 800aef2:	d010      	beq.n	800af16 <Motor_SetPwm+0x216>
				HAL_GPIO_WritePin(motor->IN1_Port, motor->IN1_Pin, GPIO_PIN_SET);
 800aef4:	68fb      	ldr	r3, [r7, #12]
 800aef6:	6858      	ldr	r0, [r3, #4]
 800aef8:	68fb      	ldr	r3, [r7, #12]
 800aefa:	891b      	ldrh	r3, [r3, #8]
 800aefc:	2201      	movs	r2, #1
 800aefe:	4619      	mov	r1, r3
 800af00:	f7f8 ff58 	bl	8003db4 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(motor->IN2_Port, motor->IN2_Pin, GPIO_PIN_RESET);
 800af04:	68fb      	ldr	r3, [r7, #12]
 800af06:	68d8      	ldr	r0, [r3, #12]
 800af08:	68fb      	ldr	r3, [r7, #12]
 800af0a:	8a1b      	ldrh	r3, [r3, #16]
 800af0c:	2200      	movs	r2, #0
 800af0e:	4619      	mov	r1, r3
 800af10:	f7f8 ff50 	bl	8003db4 <HAL_GPIO_WritePin>
 800af14:	e00f      	b.n	800af36 <Motor_SetPwm+0x236>
				HAL_GPIO_WritePin(motor->IN1_Port, motor->IN1_Pin, GPIO_PIN_RESET);
 800af16:	68fb      	ldr	r3, [r7, #12]
 800af18:	6858      	ldr	r0, [r3, #4]
 800af1a:	68fb      	ldr	r3, [r7, #12]
 800af1c:	891b      	ldrh	r3, [r3, #8]
 800af1e:	2200      	movs	r2, #0
 800af20:	4619      	mov	r1, r3
 800af22:	f7f8 ff47 	bl	8003db4 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(motor->IN2_Port, motor->IN2_Pin, GPIO_PIN_RESET);
 800af26:	68fb      	ldr	r3, [r7, #12]
 800af28:	68d8      	ldr	r0, [r3, #12]
 800af2a:	68fb      	ldr	r3, [r7, #12]
 800af2c:	8a1b      	ldrh	r3, [r3, #16]
 800af2e:	2200      	movs	r2, #0
 800af30:	4619      	mov	r1, r3
 800af32:	f7f8 ff3f 	bl	8003db4 <HAL_GPIO_WritePin>
			motor->htim_pwm->Instance->CCR1 =(uint32_t)((fabs)(motor->Pid_output) );
 800af36:	68fb      	ldr	r3, [r7, #12]
 800af38:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 800af3c:	4690      	mov	r8, r2
 800af3e:	f023 4900 	bic.w	r9, r3, #2147483648	@ 0x80000000
 800af42:	68fb      	ldr	r3, [r7, #12]
 800af44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af46:	681c      	ldr	r4, [r3, #0]
 800af48:	4640      	mov	r0, r8
 800af4a:	4649      	mov	r1, r9
 800af4c:	f7f5 fe44 	bl	8000bd8 <__aeabi_d2uiz>
 800af50:	4603      	mov	r3, r0
 800af52:	6363      	str	r3, [r4, #52]	@ 0x34
	}
 800af54:	bf00      	nop
 800af56:	3710      	adds	r7, #16
 800af58:	46bd      	mov	sp, r7
 800af5a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800af5e:	bf00      	nop
 800af60:	a0000000 	.word	0xa0000000
 800af64:	3fa99999 	.word	0x3fa99999
 800af68:	2000c1d8 	.word	0x2000c1d8
 800af6c:	2000c1d0 	.word	0x2000c1d0
 800af70:	00000000 	.word	0x00000000
 800af74:	408f3800 	.word	0x408f3800
 800af78:	00000000 	.word	0x00000000
 800af7c:	c08f3800 	.word	0xc08f3800

0800af80 <Motor_SetTarget>:
void Motor_SetTarget(Motor*motor, double target)
	{
 800af80:	b480      	push	{r7}
 800af82:	b085      	sub	sp, #20
 800af84:	af00      	add	r7, sp, #0
 800af86:	60f8      	str	r0, [r7, #12]
 800af88:	ed87 0b00 	vstr	d0, [r7]
		motor->target_speed = target;
 800af8c:	68f9      	ldr	r1, [r7, #12]
 800af8e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800af92:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
	}
 800af96:	bf00      	nop
 800af98:	3714      	adds	r7, #20
 800af9a:	46bd      	mov	sp, r7
 800af9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afa0:	4770      	bx	lr
	...

0800afa4 <Drive_VW>:

void Drive_VW(Motor *mL, Motor *mR, float v_mps, float w_radps)
{
 800afa4:	b580      	push	{r7, lr}
 800afa6:	b08a      	sub	sp, #40	@ 0x28
 800afa8:	af00      	add	r7, sp, #0
 800afaa:	60f8      	str	r0, [r7, #12]
 800afac:	60b9      	str	r1, [r7, #8]
 800afae:	ed87 0a01 	vstr	s0, [r7, #4]
 800afb2:	edc7 0a00 	vstr	s1, [r7]
    const float two_pi_R   = 2.0f * 3.1415926f * WHEEL_RADIUS_M;
 800afb6:	4b55      	ldr	r3, [pc, #340]	@ (800b10c <Drive_VW+0x168>)
 800afb8:	617b      	str	r3, [r7, #20]

     vL = (2 * v_mps - w_radps * TRACK_WIDTH_M) / (2) ;   // [m/s]
 800afba:	edd7 7a01 	vldr	s15, [r7, #4]
 800afbe:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800afc2:	edd7 7a00 	vldr	s15, [r7]
 800afc6:	eddf 6a52 	vldr	s13, [pc, #328]	@ 800b110 <Drive_VW+0x16c>
 800afca:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800afce:	ee37 7a67 	vsub.f32	s14, s14, s15
 800afd2:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800afd6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800afda:	4b4e      	ldr	r3, [pc, #312]	@ (800b114 <Drive_VW+0x170>)
 800afdc:	edc3 7a00 	vstr	s15, [r3]
     vR = (2 * v_mps + w_radps * TRACK_WIDTH_M) / (2);   // [m/s]
 800afe0:	edd7 7a01 	vldr	s15, [r7, #4]
 800afe4:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800afe8:	edd7 7a00 	vldr	s15, [r7]
 800afec:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800b110 <Drive_VW+0x16c>
 800aff0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800aff4:	ee37 7a27 	vadd.f32	s14, s14, s15
 800aff8:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800affc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800b000:	4b45      	ldr	r3, [pc, #276]	@ (800b118 <Drive_VW+0x174>)
 800b002:	edc3 7a00 	vstr	s15, [r3]

    double rpsL = (double)(vL / two_pi_R); // [rps]
 800b006:	4b43      	ldr	r3, [pc, #268]	@ (800b114 <Drive_VW+0x170>)
 800b008:	ed93 7a00 	vldr	s14, [r3]
 800b00c:	edd7 7a05 	vldr	s15, [r7, #20]
 800b010:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800b014:	ee16 0a90 	vmov	r0, s13
 800b018:	f7f5 faae 	bl	8000578 <__aeabi_f2d>
 800b01c:	4602      	mov	r2, r0
 800b01e:	460b      	mov	r3, r1
 800b020:	e9c7 2308 	strd	r2, r3, [r7, #32]
    double rpsR = (double)(vR / two_pi_R); // [rps]
 800b024:	4b3c      	ldr	r3, [pc, #240]	@ (800b118 <Drive_VW+0x174>)
 800b026:	ed93 7a00 	vldr	s14, [r3]
 800b02a:	edd7 7a05 	vldr	s15, [r7, #20]
 800b02e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800b032:	ee16 0a90 	vmov	r0, s13
 800b036:	f7f5 fa9f 	bl	8000578 <__aeabi_f2d>
 800b03a:	4602      	mov	r2, r0
 800b03c:	460b      	mov	r3, r1
 800b03e:	e9c7 2306 	strd	r2, r3, [r7, #24]

    if (rpsL >  MOTOR_RPS_MAX) rpsL =  MOTOR_RPS_MAX;
 800b042:	f04f 0200 	mov.w	r2, #0
 800b046:	4b35      	ldr	r3, [pc, #212]	@ (800b11c <Drive_VW+0x178>)
 800b048:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800b04c:	f7f5 fd7c 	bl	8000b48 <__aeabi_dcmpgt>
 800b050:	4603      	mov	r3, r0
 800b052:	2b00      	cmp	r3, #0
 800b054:	d004      	beq.n	800b060 <Drive_VW+0xbc>
 800b056:	f04f 0200 	mov.w	r2, #0
 800b05a:	4b30      	ldr	r3, [pc, #192]	@ (800b11c <Drive_VW+0x178>)
 800b05c:	e9c7 2308 	strd	r2, r3, [r7, #32]
    if (rpsL < -MOTOR_RPS_MAX) rpsL = -MOTOR_RPS_MAX;
 800b060:	f04f 0200 	mov.w	r2, #0
 800b064:	4b2e      	ldr	r3, [pc, #184]	@ (800b120 <Drive_VW+0x17c>)
 800b066:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800b06a:	f7f5 fd4f 	bl	8000b0c <__aeabi_dcmplt>
 800b06e:	4603      	mov	r3, r0
 800b070:	2b00      	cmp	r3, #0
 800b072:	d004      	beq.n	800b07e <Drive_VW+0xda>
 800b074:	f04f 0200 	mov.w	r2, #0
 800b078:	4b29      	ldr	r3, [pc, #164]	@ (800b120 <Drive_VW+0x17c>)
 800b07a:	e9c7 2308 	strd	r2, r3, [r7, #32]
    if (rpsR >  MOTOR_RPS_MAX) rpsR =  MOTOR_RPS_MAX;
 800b07e:	f04f 0200 	mov.w	r2, #0
 800b082:	4b26      	ldr	r3, [pc, #152]	@ (800b11c <Drive_VW+0x178>)
 800b084:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800b088:	f7f5 fd5e 	bl	8000b48 <__aeabi_dcmpgt>
 800b08c:	4603      	mov	r3, r0
 800b08e:	2b00      	cmp	r3, #0
 800b090:	d004      	beq.n	800b09c <Drive_VW+0xf8>
 800b092:	f04f 0200 	mov.w	r2, #0
 800b096:	4b21      	ldr	r3, [pc, #132]	@ (800b11c <Drive_VW+0x178>)
 800b098:	e9c7 2306 	strd	r2, r3, [r7, #24]
    if (rpsR < -MOTOR_RPS_MAX) rpsR = -MOTOR_RPS_MAX;
 800b09c:	f04f 0200 	mov.w	r2, #0
 800b0a0:	4b1f      	ldr	r3, [pc, #124]	@ (800b120 <Drive_VW+0x17c>)
 800b0a2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800b0a6:	f7f5 fd31 	bl	8000b0c <__aeabi_dcmplt>
 800b0aa:	4603      	mov	r3, r0
 800b0ac:	2b00      	cmp	r3, #0
 800b0ae:	d004      	beq.n	800b0ba <Drive_VW+0x116>
 800b0b0:	f04f 0200 	mov.w	r2, #0
 800b0b4:	4b1a      	ldr	r3, [pc, #104]	@ (800b120 <Drive_VW+0x17c>)
 800b0b6:	e9c7 2306 	strd	r2, r3, [r7, #24]

    Motor_SetTarget(mL, 60*rpsL); // [rpm]
 800b0ba:	f04f 0200 	mov.w	r2, #0
 800b0be:	4b19      	ldr	r3, [pc, #100]	@ (800b124 <Drive_VW+0x180>)
 800b0c0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800b0c4:	f7f5 fab0 	bl	8000628 <__aeabi_dmul>
 800b0c8:	4602      	mov	r2, r0
 800b0ca:	460b      	mov	r3, r1
 800b0cc:	ec43 2b17 	vmov	d7, r2, r3
 800b0d0:	eeb0 0a47 	vmov.f32	s0, s14
 800b0d4:	eef0 0a67 	vmov.f32	s1, s15
 800b0d8:	68f8      	ldr	r0, [r7, #12]
 800b0da:	f7ff ff51 	bl	800af80 <Motor_SetTarget>
    Motor_SetTarget(mR, 60*rpsR); // [rpm]
 800b0de:	f04f 0200 	mov.w	r2, #0
 800b0e2:	4b10      	ldr	r3, [pc, #64]	@ (800b124 <Drive_VW+0x180>)
 800b0e4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800b0e8:	f7f5 fa9e 	bl	8000628 <__aeabi_dmul>
 800b0ec:	4602      	mov	r2, r0
 800b0ee:	460b      	mov	r3, r1
 800b0f0:	ec43 2b17 	vmov	d7, r2, r3
 800b0f4:	eeb0 0a47 	vmov.f32	s0, s14
 800b0f8:	eef0 0a67 	vmov.f32	s1, s15
 800b0fc:	68b8      	ldr	r0, [r7, #8]
 800b0fe:	f7ff ff3f 	bl	800af80 <Motor_SetTarget>
}
 800b102:	bf00      	nop
 800b104:	3728      	adds	r7, #40	@ 0x28
 800b106:	46bd      	mov	sp, r7
 800b108:	bd80      	pop	{r7, pc}
 800b10a:	bf00      	nop
 800b10c:	3e5ac161 	.word	0x3e5ac161
 800b110:	3e99999a 	.word	0x3e99999a
 800b114:	2000c1a4 	.word	0x2000c1a4
 800b118:	2000c1a8 	.word	0x2000c1a8
 800b11c:	40160000 	.word	0x40160000
 800b120:	c0160000 	.word	0xc0160000
 800b124:	404e0000 	.word	0x404e0000

0800b128 <MPU6050_Init>:
    .Q_bias = 0.003f,
    .R_measure = 0.03f,
};
uint8_t check;
void MPU6050_Init(void)
{
 800b128:	b580      	push	{r7, lr}
 800b12a:	b08c      	sub	sp, #48	@ 0x30
 800b12c:	af04      	add	r7, sp, #16
    uint8_t Data;
    HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, i2c_timeout);
 800b12e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800b132:	9302      	str	r3, [sp, #8]
 800b134:	2301      	movs	r3, #1
 800b136:	9301      	str	r3, [sp, #4]
 800b138:	4b46      	ldr	r3, [pc, #280]	@ (800b254 <MPU6050_Init+0x12c>)
 800b13a:	9300      	str	r3, [sp, #0]
 800b13c:	2301      	movs	r3, #1
 800b13e:	2275      	movs	r2, #117	@ 0x75
 800b140:	21d0      	movs	r1, #208	@ 0xd0
 800b142:	4845      	ldr	r0, [pc, #276]	@ (800b258 <MPU6050_Init+0x130>)
 800b144:	f7f9 f8be 	bl	80042c4 <HAL_I2C_Mem_Read>

    if (check == 104) // 0x68 will be returned by the sensor if everything goes well
 800b148:	4b42      	ldr	r3, [pc, #264]	@ (800b254 <MPU6050_Init+0x12c>)
 800b14a:	781b      	ldrb	r3, [r3, #0]
 800b14c:	2b68      	cmp	r3, #104	@ 0x68
 800b14e:	d140      	bne.n	800b1d2 <MPU6050_Init+0xaa>
    {
        Data = 0x00;
 800b150:	2300      	movs	r3, #0
 800b152:	76fb      	strb	r3, [r7, #27]
        HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &Data, 1, i2c_timeout);
 800b154:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800b158:	9302      	str	r3, [sp, #8]
 800b15a:	2301      	movs	r3, #1
 800b15c:	9301      	str	r3, [sp, #4]
 800b15e:	f107 031b 	add.w	r3, r7, #27
 800b162:	9300      	str	r3, [sp, #0]
 800b164:	2301      	movs	r3, #1
 800b166:	226b      	movs	r2, #107	@ 0x6b
 800b168:	21d0      	movs	r1, #208	@ 0xd0
 800b16a:	483b      	ldr	r0, [pc, #236]	@ (800b258 <MPU6050_Init+0x130>)
 800b16c:	f7f8 ffb0 	bl	80040d0 <HAL_I2C_Mem_Write>

        Data = 0x07;
 800b170:	2307      	movs	r3, #7
 800b172:	76fb      	strb	r3, [r7, #27]
        HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, i2c_timeout);
 800b174:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800b178:	9302      	str	r3, [sp, #8]
 800b17a:	2301      	movs	r3, #1
 800b17c:	9301      	str	r3, [sp, #4]
 800b17e:	f107 031b 	add.w	r3, r7, #27
 800b182:	9300      	str	r3, [sp, #0]
 800b184:	2301      	movs	r3, #1
 800b186:	2219      	movs	r2, #25
 800b188:	21d0      	movs	r1, #208	@ 0xd0
 800b18a:	4833      	ldr	r0, [pc, #204]	@ (800b258 <MPU6050_Init+0x130>)
 800b18c:	f7f8 ffa0 	bl	80040d0 <HAL_I2C_Mem_Write>

        Data = 0x00;
 800b190:	2300      	movs	r3, #0
 800b192:	76fb      	strb	r3, [r7, #27]
        HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 800b194:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800b198:	9302      	str	r3, [sp, #8]
 800b19a:	2301      	movs	r3, #1
 800b19c:	9301      	str	r3, [sp, #4]
 800b19e:	f107 031b 	add.w	r3, r7, #27
 800b1a2:	9300      	str	r3, [sp, #0]
 800b1a4:	2301      	movs	r3, #1
 800b1a6:	221c      	movs	r2, #28
 800b1a8:	21d0      	movs	r1, #208	@ 0xd0
 800b1aa:	482b      	ldr	r0, [pc, #172]	@ (800b258 <MPU6050_Init+0x130>)
 800b1ac:	f7f8 ff90 	bl	80040d0 <HAL_I2C_Mem_Write>

        Data = 0x00;
 800b1b0:	2300      	movs	r3, #0
 800b1b2:	76fb      	strb	r3, [r7, #27]
        HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 800b1b4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800b1b8:	9302      	str	r3, [sp, #8]
 800b1ba:	2301      	movs	r3, #1
 800b1bc:	9301      	str	r3, [sp, #4]
 800b1be:	f107 031b 	add.w	r3, r7, #27
 800b1c2:	9300      	str	r3, [sp, #0]
 800b1c4:	2301      	movs	r3, #1
 800b1c6:	221b      	movs	r2, #27
 800b1c8:	21d0      	movs	r1, #208	@ 0xd0
 800b1ca:	4823      	ldr	r0, [pc, #140]	@ (800b258 <MPU6050_Init+0x130>)
 800b1cc:	f7f8 ff80 	bl	80040d0 <HAL_I2C_Mem_Write>
    	}
    		MX_I2C1_Init();
    		MPU6050_Init();
    }

}
 800b1d0:	e03c      	b.n	800b24c <MPU6050_Init+0x124>
    	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b1d2:	1d3b      	adds	r3, r7, #4
 800b1d4:	2200      	movs	r2, #0
 800b1d6:	601a      	str	r2, [r3, #0]
 800b1d8:	605a      	str	r2, [r3, #4]
 800b1da:	609a      	str	r2, [r3, #8]
 800b1dc:	60da      	str	r2, [r3, #12]
 800b1de:	611a      	str	r2, [r3, #16]
        HAL_I2C_DeInit(&hi2c1);
 800b1e0:	481d      	ldr	r0, [pc, #116]	@ (800b258 <MPU6050_Init+0x130>)
 800b1e2:	f7f8 ff45 	bl	8004070 <HAL_I2C_DeInit>
    	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800b1e6:	2311      	movs	r3, #17
 800b1e8:	60bb      	str	r3, [r7, #8]
    	GPIO_InitStruct.Pin = GPIO_PIN_8;
 800b1ea:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800b1ee:	607b      	str	r3, [r7, #4]
    	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b1f0:	2300      	movs	r3, #0
 800b1f2:	60fb      	str	r3, [r7, #12]
    	GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 800b1f4:	2300      	movs	r3, #0
 800b1f6:	613b      	str	r3, [r7, #16]
    	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800b1f8:	1d3b      	adds	r3, r7, #4
 800b1fa:	4619      	mov	r1, r3
 800b1fc:	4817      	ldr	r0, [pc, #92]	@ (800b25c <MPU6050_Init+0x134>)
 800b1fe:	f7f8 fb71 	bl	80038e4 <HAL_GPIO_Init>
    	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 800b202:	2200      	movs	r2, #0
 800b204:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800b208:	4814      	ldr	r0, [pc, #80]	@ (800b25c <MPU6050_Init+0x134>)
 800b20a:	f7f8 fdd3 	bl	8003db4 <HAL_GPIO_WritePin>
    	for (int i = 0; i < 10; i++) {
 800b20e:	2300      	movs	r3, #0
 800b210:	61fb      	str	r3, [r7, #28]
 800b212:	e014      	b.n	800b23e <MPU6050_Init+0x116>
    		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 800b214:	2201      	movs	r2, #1
 800b216:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800b21a:	4810      	ldr	r0, [pc, #64]	@ (800b25c <MPU6050_Init+0x134>)
 800b21c:	f7f8 fdca 	bl	8003db4 <HAL_GPIO_WritePin>
    		HAL_Delay(20);
 800b220:	2014      	movs	r0, #20
 800b222:	f7f7 fe27 	bl	8002e74 <HAL_Delay>
    		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 800b226:	2200      	movs	r2, #0
 800b228:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800b22c:	480b      	ldr	r0, [pc, #44]	@ (800b25c <MPU6050_Init+0x134>)
 800b22e:	f7f8 fdc1 	bl	8003db4 <HAL_GPIO_WritePin>
    		HAL_Delay(20);
 800b232:	2014      	movs	r0, #20
 800b234:	f7f7 fe1e 	bl	8002e74 <HAL_Delay>
    	for (int i = 0; i < 10; i++) {
 800b238:	69fb      	ldr	r3, [r7, #28]
 800b23a:	3301      	adds	r3, #1
 800b23c:	61fb      	str	r3, [r7, #28]
 800b23e:	69fb      	ldr	r3, [r7, #28]
 800b240:	2b09      	cmp	r3, #9
 800b242:	dde7      	ble.n	800b214 <MPU6050_Init+0xec>
    		MX_I2C1_Init();
 800b244:	f7f6 fc2e 	bl	8001aa4 <MX_I2C1_Init>
    		MPU6050_Init();
 800b248:	f7ff ff6e 	bl	800b128 <MPU6050_Init>
}
 800b24c:	bf00      	nop
 800b24e:	3720      	adds	r7, #32
 800b250:	46bd      	mov	sp, r7
 800b252:	bd80      	pop	{r7, pc}
 800b254:	2000c1b0 	.word	0x2000c1b0
 800b258:	20006b58 	.word	0x20006b58
 800b25c:	40020400 	.word	0x40020400

0800b260 <MPU6050_Read_Gyro>:
    DataStruct->Ay = DataStruct->Accel_Y_RAW / 16384.0;
    DataStruct->Az = DataStruct->Accel_Z_RAW / Accel_Z_corrector;
}

void MPU6050_Read_Gyro(MPU6050_t *DataStruct)
{
 800b260:	b580      	push	{r7, lr}
 800b262:	b088      	sub	sp, #32
 800b264:	af04      	add	r7, sp, #16
 800b266:	6078      	str	r0, [r7, #4]
    uint8_t Rec_Data[6];

    // Read 6 BYTES of data starting from GYRO_XOUT_H register

    HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, GYRO_XOUT_H_REG, 1, Rec_Data, 6, i2c_timeout);
 800b268:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800b26c:	9302      	str	r3, [sp, #8]
 800b26e:	2306      	movs	r3, #6
 800b270:	9301      	str	r3, [sp, #4]
 800b272:	f107 0308 	add.w	r3, r7, #8
 800b276:	9300      	str	r3, [sp, #0]
 800b278:	2301      	movs	r3, #1
 800b27a:	2243      	movs	r2, #67	@ 0x43
 800b27c:	21d0      	movs	r1, #208	@ 0xd0
 800b27e:	482c      	ldr	r0, [pc, #176]	@ (800b330 <MPU6050_Read_Gyro+0xd0>)
 800b280:	f7f9 f820 	bl	80042c4 <HAL_I2C_Mem_Read>

    DataStruct->Gyro_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
 800b284:	7a3b      	ldrb	r3, [r7, #8]
 800b286:	b21b      	sxth	r3, r3
 800b288:	021b      	lsls	r3, r3, #8
 800b28a:	b21a      	sxth	r2, r3
 800b28c:	7a7b      	ldrb	r3, [r7, #9]
 800b28e:	b21b      	sxth	r3, r3
 800b290:	4313      	orrs	r3, r2
 800b292:	b21a      	sxth	r2, r3
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	841a      	strh	r2, [r3, #32]
    DataStruct->Gyro_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data[3]);
 800b298:	7abb      	ldrb	r3, [r7, #10]
 800b29a:	b21b      	sxth	r3, r3
 800b29c:	021b      	lsls	r3, r3, #8
 800b29e:	b21a      	sxth	r2, r3
 800b2a0:	7afb      	ldrb	r3, [r7, #11]
 800b2a2:	b21b      	sxth	r3, r3
 800b2a4:	4313      	orrs	r3, r2
 800b2a6:	b21a      	sxth	r2, r3
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	845a      	strh	r2, [r3, #34]	@ 0x22
    DataStruct->Gyro_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data[5]);
 800b2ac:	7b3b      	ldrb	r3, [r7, #12]
 800b2ae:	b21b      	sxth	r3, r3
 800b2b0:	021b      	lsls	r3, r3, #8
 800b2b2:	b21a      	sxth	r2, r3
 800b2b4:	7b7b      	ldrb	r3, [r7, #13]
 800b2b6:	b21b      	sxth	r3, r3
 800b2b8:	4313      	orrs	r3, r2
 800b2ba:	b21a      	sxth	r2, r3
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	849a      	strh	r2, [r3, #36]	@ 0x24
    /*** convert the RAW values into dps (?/s)
         we have to divide according to the Full scale value set in FS_SEL
         I have configured FS_SEL = 0. So I am dividing by 131.0
         for more details check GYRO_CONFIG Register              ****/

    DataStruct->Gx = DataStruct->Gyro_X_RAW / 131.0;
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 800b2c6:	4618      	mov	r0, r3
 800b2c8:	f7f5 f944 	bl	8000554 <__aeabi_i2d>
 800b2cc:	a316      	add	r3, pc, #88	@ (adr r3, 800b328 <MPU6050_Read_Gyro+0xc8>)
 800b2ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2d2:	f7f5 fad3 	bl	800087c <__aeabi_ddiv>
 800b2d6:	4602      	mov	r2, r0
 800b2d8:	460b      	mov	r3, r1
 800b2da:	6879      	ldr	r1, [r7, #4]
 800b2dc:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    DataStruct->Gy = DataStruct->Gyro_Y_RAW / 131.0;
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	@ 0x22
 800b2e6:	4618      	mov	r0, r3
 800b2e8:	f7f5 f934 	bl	8000554 <__aeabi_i2d>
 800b2ec:	a30e      	add	r3, pc, #56	@ (adr r3, 800b328 <MPU6050_Read_Gyro+0xc8>)
 800b2ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2f2:	f7f5 fac3 	bl	800087c <__aeabi_ddiv>
 800b2f6:	4602      	mov	r2, r0
 800b2f8:	460b      	mov	r3, r1
 800b2fa:	6879      	ldr	r1, [r7, #4]
 800b2fc:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    DataStruct->Gz = DataStruct->Gyro_Z_RAW / 131.0;
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 800b306:	4618      	mov	r0, r3
 800b308:	f7f5 f924 	bl	8000554 <__aeabi_i2d>
 800b30c:	a306      	add	r3, pc, #24	@ (adr r3, 800b328 <MPU6050_Read_Gyro+0xc8>)
 800b30e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b312:	f7f5 fab3 	bl	800087c <__aeabi_ddiv>
 800b316:	4602      	mov	r2, r0
 800b318:	460b      	mov	r3, r1
 800b31a:	6879      	ldr	r1, [r7, #4]
 800b31c:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
}
 800b320:	bf00      	nop
 800b322:	3710      	adds	r7, #16
 800b324:	46bd      	mov	sp, r7
 800b326:	bd80      	pop	{r7, pc}
 800b328:	00000000 	.word	0x00000000
 800b32c:	40606000 	.word	0x40606000
 800b330:	20006b58 	.word	0x20006b58

0800b334 <MPU6050_CalibGz>:
    temp = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
    DataStruct->Temperature = (float)((int16_t)temp / (float)340.0 + (float)36.53);
}


void  MPU6050_CalibGz(MPU6050_t *DataStruct,uint16_t samples){
 800b334:	b580      	push	{r7, lr}
 800b336:	b086      	sub	sp, #24
 800b338:	af00      	add	r7, sp, #0
 800b33a:	6078      	str	r0, [r7, #4]
 800b33c:	460b      	mov	r3, r1
 800b33e:	807b      	strh	r3, [r7, #2]
	double sum = 0.0;
 800b340:	f04f 0200 	mov.w	r2, #0
 800b344:	f04f 0300 	mov.w	r3, #0
 800b348:	e9c7 2304 	strd	r2, r3, [r7, #16]
	DataStruct->Gz_bias = 0 ;
 800b34c:	6879      	ldr	r1, [r7, #4]
 800b34e:	f04f 0200 	mov.w	r2, #0
 800b352:	f04f 0300 	mov.w	r3, #0
 800b356:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
	for (uint16_t i = 0; i < samples; i++) {
 800b35a:	2300      	movs	r3, #0
 800b35c:	81fb      	strh	r3, [r7, #14]
 800b35e:	e01b      	b.n	800b398 <MPU6050_CalibGz+0x64>
        MPU6050_Read_Gyro(DataStruct);
 800b360:	6878      	ldr	r0, [r7, #4]
 800b362:	f7ff ff7d 	bl	800b260 <MPU6050_Read_Gyro>

        float gz_dps = DataStruct->Gz;
 800b366:	687b      	ldr	r3, [r7, #4]
 800b368:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800b36c:	4610      	mov	r0, r2
 800b36e:	4619      	mov	r1, r3
 800b370:	f7f5 fc52 	bl	8000c18 <__aeabi_d2f>
 800b374:	4603      	mov	r3, r0
 800b376:	60bb      	str	r3, [r7, #8]

        sum += gz_dps;
 800b378:	68b8      	ldr	r0, [r7, #8]
 800b37a:	f7f5 f8fd 	bl	8000578 <__aeabi_f2d>
 800b37e:	4602      	mov	r2, r0
 800b380:	460b      	mov	r3, r1
 800b382:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800b386:	f7f4 ff99 	bl	80002bc <__adddf3>
 800b38a:	4602      	mov	r2, r0
 800b38c:	460b      	mov	r3, r1
 800b38e:	e9c7 2304 	strd	r2, r3, [r7, #16]
	for (uint16_t i = 0; i < samples; i++) {
 800b392:	89fb      	ldrh	r3, [r7, #14]
 800b394:	3301      	adds	r3, #1
 800b396:	81fb      	strh	r3, [r7, #14]
 800b398:	89fa      	ldrh	r2, [r7, #14]
 800b39a:	887b      	ldrh	r3, [r7, #2]
 800b39c:	429a      	cmp	r2, r3
 800b39e:	d3df      	bcc.n	800b360 <MPU6050_CalibGz+0x2c>
		  // HAL_Delay(1);
	}
	DataStruct->Gz_bias = (float)(sum / samples);
 800b3a0:	887b      	ldrh	r3, [r7, #2]
 800b3a2:	4618      	mov	r0, r3
 800b3a4:	f7f5 f8d6 	bl	8000554 <__aeabi_i2d>
 800b3a8:	4602      	mov	r2, r0
 800b3aa:	460b      	mov	r3, r1
 800b3ac:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800b3b0:	f7f5 fa64 	bl	800087c <__aeabi_ddiv>
 800b3b4:	4602      	mov	r2, r0
 800b3b6:	460b      	mov	r3, r1
 800b3b8:	4610      	mov	r0, r2
 800b3ba:	4619      	mov	r1, r3
 800b3bc:	f7f5 fc2c 	bl	8000c18 <__aeabi_d2f>
 800b3c0:	4603      	mov	r3, r0
 800b3c2:	4618      	mov	r0, r3
 800b3c4:	f7f5 f8d8 	bl	8000578 <__aeabi_f2d>
 800b3c8:	4602      	mov	r2, r0
 800b3ca:	460b      	mov	r3, r1
 800b3cc:	6879      	ldr	r1, [r7, #4]
 800b3ce:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
}
 800b3d2:	bf00      	nop
 800b3d4:	3718      	adds	r7, #24
 800b3d6:	46bd      	mov	sp, r7
 800b3d8:	bd80      	pop	{r7, pc}
 800b3da:	0000      	movs	r0, r0
 800b3dc:	0000      	movs	r0, r0
	...

0800b3e0 <MPU6050_Read_All>:


void MPU6050_Read_All(MPU6050_t *DataStruct)
{
 800b3e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b3e4:	ed2d 8b02 	vpush	{d8}
 800b3e8:	b094      	sub	sp, #80	@ 0x50
 800b3ea:	af04      	add	r7, sp, #16
 800b3ec:	6078      	str	r0, [r7, #4]
    uint8_t Rec_Data[14];
    int16_t temp;

    // Read 14 BYTES of data starting from ACCEL_XOUT_H register

    HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 14, i2c_timeout);
 800b3ee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800b3f2:	9302      	str	r3, [sp, #8]
 800b3f4:	230e      	movs	r3, #14
 800b3f6:	9301      	str	r3, [sp, #4]
 800b3f8:	f107 0308 	add.w	r3, r7, #8
 800b3fc:	9300      	str	r3, [sp, #0]
 800b3fe:	2301      	movs	r3, #1
 800b400:	223b      	movs	r2, #59	@ 0x3b
 800b402:	21d0      	movs	r1, #208	@ 0xd0
 800b404:	4892      	ldr	r0, [pc, #584]	@ (800b650 <MPU6050_Read_All+0x270>)
 800b406:	f7f8 ff5d 	bl	80042c4 <HAL_I2C_Mem_Read>

    DataStruct->Accel_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
 800b40a:	7a3b      	ldrb	r3, [r7, #8]
 800b40c:	b21b      	sxth	r3, r3
 800b40e:	021b      	lsls	r3, r3, #8
 800b410:	b21a      	sxth	r2, r3
 800b412:	7a7b      	ldrb	r3, [r7, #9]
 800b414:	b21b      	sxth	r3, r3
 800b416:	4313      	orrs	r3, r2
 800b418:	b21a      	sxth	r2, r3
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	801a      	strh	r2, [r3, #0]
    DataStruct->Accel_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data[3]);
 800b41e:	7abb      	ldrb	r3, [r7, #10]
 800b420:	b21b      	sxth	r3, r3
 800b422:	021b      	lsls	r3, r3, #8
 800b424:	b21a      	sxth	r2, r3
 800b426:	7afb      	ldrb	r3, [r7, #11]
 800b428:	b21b      	sxth	r3, r3
 800b42a:	4313      	orrs	r3, r2
 800b42c:	b21a      	sxth	r2, r3
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	805a      	strh	r2, [r3, #2]
    DataStruct->Accel_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data[5]);
 800b432:	7b3b      	ldrb	r3, [r7, #12]
 800b434:	b21b      	sxth	r3, r3
 800b436:	021b      	lsls	r3, r3, #8
 800b438:	b21a      	sxth	r2, r3
 800b43a:	7b7b      	ldrb	r3, [r7, #13]
 800b43c:	b21b      	sxth	r3, r3
 800b43e:	4313      	orrs	r3, r2
 800b440:	b21a      	sxth	r2, r3
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	809a      	strh	r2, [r3, #4]
    temp = (int16_t)(Rec_Data[6] << 8 | Rec_Data[7]);
 800b446:	7bbb      	ldrb	r3, [r7, #14]
 800b448:	b21b      	sxth	r3, r3
 800b44a:	021b      	lsls	r3, r3, #8
 800b44c:	b21a      	sxth	r2, r3
 800b44e:	7bfb      	ldrb	r3, [r7, #15]
 800b450:	b21b      	sxth	r3, r3
 800b452:	4313      	orrs	r3, r2
 800b454:	86fb      	strh	r3, [r7, #54]	@ 0x36
    DataStruct->Gyro_X_RAW = (int16_t)(Rec_Data[8] << 8 | Rec_Data[9]);
 800b456:	7c3b      	ldrb	r3, [r7, #16]
 800b458:	b21b      	sxth	r3, r3
 800b45a:	021b      	lsls	r3, r3, #8
 800b45c:	b21a      	sxth	r2, r3
 800b45e:	7c7b      	ldrb	r3, [r7, #17]
 800b460:	b21b      	sxth	r3, r3
 800b462:	4313      	orrs	r3, r2
 800b464:	b21a      	sxth	r2, r3
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	841a      	strh	r2, [r3, #32]
    DataStruct->Gyro_Y_RAW = (int16_t)(Rec_Data[10] << 8 | Rec_Data[11]);
 800b46a:	7cbb      	ldrb	r3, [r7, #18]
 800b46c:	b21b      	sxth	r3, r3
 800b46e:	021b      	lsls	r3, r3, #8
 800b470:	b21a      	sxth	r2, r3
 800b472:	7cfb      	ldrb	r3, [r7, #19]
 800b474:	b21b      	sxth	r3, r3
 800b476:	4313      	orrs	r3, r2
 800b478:	b21a      	sxth	r2, r3
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	845a      	strh	r2, [r3, #34]	@ 0x22
    DataStruct->Gyro_Z_RAW = (int16_t)(Rec_Data[12] << 8 | Rec_Data[13]);
 800b47e:	7d3b      	ldrb	r3, [r7, #20]
 800b480:	b21b      	sxth	r3, r3
 800b482:	021b      	lsls	r3, r3, #8
 800b484:	b21a      	sxth	r2, r3
 800b486:	7d7b      	ldrb	r3, [r7, #21]
 800b488:	b21b      	sxth	r3, r3
 800b48a:	4313      	orrs	r3, r2
 800b48c:	b21a      	sxth	r2, r3
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	849a      	strh	r2, [r3, #36]	@ 0x24

    DataStruct->Ax = DataStruct->Accel_X_RAW / 16384.0;
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	f9b3 3000 	ldrsh.w	r3, [r3]
 800b498:	4618      	mov	r0, r3
 800b49a:	f7f5 f85b 	bl	8000554 <__aeabi_i2d>
 800b49e:	f04f 0200 	mov.w	r2, #0
 800b4a2:	4b6c      	ldr	r3, [pc, #432]	@ (800b654 <MPU6050_Read_All+0x274>)
 800b4a4:	f7f5 f9ea 	bl	800087c <__aeabi_ddiv>
 800b4a8:	4602      	mov	r2, r0
 800b4aa:	460b      	mov	r3, r1
 800b4ac:	6879      	ldr	r1, [r7, #4]
 800b4ae:	e9c1 2302 	strd	r2, r3, [r1, #8]
    DataStruct->Ay = DataStruct->Accel_Y_RAW / 16384.0;
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800b4b8:	4618      	mov	r0, r3
 800b4ba:	f7f5 f84b 	bl	8000554 <__aeabi_i2d>
 800b4be:	f04f 0200 	mov.w	r2, #0
 800b4c2:	4b64      	ldr	r3, [pc, #400]	@ (800b654 <MPU6050_Read_All+0x274>)
 800b4c4:	f7f5 f9da 	bl	800087c <__aeabi_ddiv>
 800b4c8:	4602      	mov	r2, r0
 800b4ca:	460b      	mov	r3, r1
 800b4cc:	6879      	ldr	r1, [r7, #4]
 800b4ce:	e9c1 2304 	strd	r2, r3, [r1, #16]
    DataStruct->Az = DataStruct->Accel_Z_RAW / Accel_Z_corrector;
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800b4d8:	4618      	mov	r0, r3
 800b4da:	f7f5 f83b 	bl	8000554 <__aeabi_i2d>
 800b4de:	a356      	add	r3, pc, #344	@ (adr r3, 800b638 <MPU6050_Read_All+0x258>)
 800b4e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4e4:	f7f5 f9ca 	bl	800087c <__aeabi_ddiv>
 800b4e8:	4602      	mov	r2, r0
 800b4ea:	460b      	mov	r3, r1
 800b4ec:	6879      	ldr	r1, [r7, #4]
 800b4ee:	e9c1 2306 	strd	r2, r3, [r1, #24]
    DataStruct->Temperature = (float)((int16_t)temp / (float)340.0 + (float)36.53);
 800b4f2:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800b4f6:	ee07 3a90 	vmov	s15, r3
 800b4fa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800b4fe:	eddf 6a56 	vldr	s13, [pc, #344]	@ 800b658 <MPU6050_Read_All+0x278>
 800b502:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800b506:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 800b65c <MPU6050_Read_All+0x27c>
 800b50a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	edc3 7a12 	vstr	s15, [r3, #72]	@ 0x48
    DataStruct->Gx = DataStruct->Gyro_X_RAW / 131.0;
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 800b51a:	4618      	mov	r0, r3
 800b51c:	f7f5 f81a 	bl	8000554 <__aeabi_i2d>
 800b520:	a347      	add	r3, pc, #284	@ (adr r3, 800b640 <MPU6050_Read_All+0x260>)
 800b522:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b526:	f7f5 f9a9 	bl	800087c <__aeabi_ddiv>
 800b52a:	4602      	mov	r2, r0
 800b52c:	460b      	mov	r3, r1
 800b52e:	6879      	ldr	r1, [r7, #4]
 800b530:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    DataStruct->Gy = DataStruct->Gyro_Y_RAW / 131.0;
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	@ 0x22
 800b53a:	4618      	mov	r0, r3
 800b53c:	f7f5 f80a 	bl	8000554 <__aeabi_i2d>
 800b540:	a33f      	add	r3, pc, #252	@ (adr r3, 800b640 <MPU6050_Read_All+0x260>)
 800b542:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b546:	f7f5 f999 	bl	800087c <__aeabi_ddiv>
 800b54a:	4602      	mov	r2, r0
 800b54c:	460b      	mov	r3, r1
 800b54e:	6879      	ldr	r1, [r7, #4]
 800b550:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    DataStruct->Gz = DataStruct->Gyro_Z_RAW / 131.0;
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 800b55a:	4618      	mov	r0, r3
 800b55c:	f7f4 fffa 	bl	8000554 <__aeabi_i2d>
 800b560:	a337      	add	r3, pc, #220	@ (adr r3, 800b640 <MPU6050_Read_All+0x260>)
 800b562:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b566:	f7f5 f989 	bl	800087c <__aeabi_ddiv>
 800b56a:	4602      	mov	r2, r0
 800b56c:	460b      	mov	r3, r1
 800b56e:	6879      	ldr	r1, [r7, #4]
 800b570:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38

    // Kalman angle solve
    double dt = (double)(HAL_GetTick() - timer) / 1000;
 800b574:	f7f7 fc72 	bl	8002e5c <HAL_GetTick>
 800b578:	4602      	mov	r2, r0
 800b57a:	4b39      	ldr	r3, [pc, #228]	@ (800b660 <MPU6050_Read_All+0x280>)
 800b57c:	681b      	ldr	r3, [r3, #0]
 800b57e:	1ad3      	subs	r3, r2, r3
 800b580:	4618      	mov	r0, r3
 800b582:	f7f4 ffd7 	bl	8000534 <__aeabi_ui2d>
 800b586:	f04f 0200 	mov.w	r2, #0
 800b58a:	4b36      	ldr	r3, [pc, #216]	@ (800b664 <MPU6050_Read_All+0x284>)
 800b58c:	f7f5 f976 	bl	800087c <__aeabi_ddiv>
 800b590:	4602      	mov	r2, r0
 800b592:	460b      	mov	r3, r1
 800b594:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    timer = HAL_GetTick();
 800b598:	f7f7 fc60 	bl	8002e5c <HAL_GetTick>
 800b59c:	4603      	mov	r3, r0
 800b59e:	4a30      	ldr	r2, [pc, #192]	@ (800b660 <MPU6050_Read_All+0x280>)
 800b5a0:	6013      	str	r3, [r2, #0]
    double roll;
    double roll_sqrt = sqrt(
        DataStruct->Accel_X_RAW * DataStruct->Accel_X_RAW + DataStruct->Accel_Z_RAW * DataStruct->Accel_Z_RAW);
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	f9b3 3000 	ldrsh.w	r3, [r3]
 800b5a8:	461a      	mov	r2, r3
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	f9b3 3000 	ldrsh.w	r3, [r3]
 800b5b0:	fb03 f202 	mul.w	r2, r3, r2
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800b5ba:	4619      	mov	r1, r3
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800b5c2:	fb01 f303 	mul.w	r3, r1, r3
 800b5c6:	4413      	add	r3, r2
    double roll_sqrt = sqrt(
 800b5c8:	4618      	mov	r0, r3
 800b5ca:	f7f4 ffc3 	bl	8000554 <__aeabi_i2d>
 800b5ce:	4602      	mov	r2, r0
 800b5d0:	460b      	mov	r3, r1
 800b5d2:	ec43 2b10 	vmov	d0, r2, r3
 800b5d6:	f012 faa1 	bl	801db1c <sqrt>
 800b5da:	ed87 0b08 	vstr	d0, [r7, #32]
    if (roll_sqrt != 0.0)
 800b5de:	f04f 0200 	mov.w	r2, #0
 800b5e2:	f04f 0300 	mov.w	r3, #0
 800b5e6:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800b5ea:	f7f5 fa85 	bl	8000af8 <__aeabi_dcmpeq>
 800b5ee:	4603      	mov	r3, r0
 800b5f0:	2b00      	cmp	r3, #0
 800b5f2:	d139      	bne.n	800b668 <MPU6050_Read_All+0x288>
    {
        roll = atan(DataStruct->Accel_Y_RAW / roll_sqrt) * RAD_TO_DEG;
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800b5fa:	4618      	mov	r0, r3
 800b5fc:	f7f4 ffaa 	bl	8000554 <__aeabi_i2d>
 800b600:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b604:	f7f5 f93a 	bl	800087c <__aeabi_ddiv>
 800b608:	4602      	mov	r2, r0
 800b60a:	460b      	mov	r3, r1
 800b60c:	ec43 2b17 	vmov	d7, r2, r3
 800b610:	eeb0 0a47 	vmov.f32	s0, s14
 800b614:	eef0 0a67 	vmov.f32	s1, s15
 800b618:	f012 faae 	bl	801db78 <atan>
 800b61c:	ec51 0b10 	vmov	r0, r1, d0
 800b620:	a309      	add	r3, pc, #36	@ (adr r3, 800b648 <MPU6050_Read_All+0x268>)
 800b622:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b626:	f7f4 ffff 	bl	8000628 <__aeabi_dmul>
 800b62a:	4602      	mov	r2, r0
 800b62c:	460b      	mov	r3, r1
 800b62e:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
 800b632:	e01f      	b.n	800b674 <MPU6050_Read_All+0x294>
 800b634:	f3af 8000 	nop.w
 800b638:	00000000 	.word	0x00000000
 800b63c:	40cc2900 	.word	0x40cc2900
 800b640:	00000000 	.word	0x00000000
 800b644:	40606000 	.word	0x40606000
 800b648:	1a63c1f8 	.word	0x1a63c1f8
 800b64c:	404ca5dc 	.word	0x404ca5dc
 800b650:	20006b58 	.word	0x20006b58
 800b654:	40d00000 	.word	0x40d00000
 800b658:	43aa0000 	.word	0x43aa0000
 800b65c:	42121eb8 	.word	0x42121eb8
 800b660:	2000c1ac 	.word	0x2000c1ac
 800b664:	408f4000 	.word	0x408f4000
    }
    else
    {
        roll = 0.0;
 800b668:	f04f 0200 	mov.w	r2, #0
 800b66c:	f04f 0300 	mov.w	r3, #0
 800b670:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    }
    double pitch = atan2(-DataStruct->Accel_X_RAW, DataStruct->Accel_Z_RAW) * RAD_TO_DEG;
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	f9b3 3000 	ldrsh.w	r3, [r3]
 800b67a:	425b      	negs	r3, r3
 800b67c:	4618      	mov	r0, r3
 800b67e:	f7f4 ff69 	bl	8000554 <__aeabi_i2d>
 800b682:	ec41 0b18 	vmov	d8, r0, r1
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800b68c:	4618      	mov	r0, r3
 800b68e:	f7f4 ff61 	bl	8000554 <__aeabi_i2d>
 800b692:	4602      	mov	r2, r0
 800b694:	460b      	mov	r3, r1
 800b696:	ec43 2b11 	vmov	d1, r2, r3
 800b69a:	eeb0 0a48 	vmov.f32	s0, s16
 800b69e:	eef0 0a68 	vmov.f32	s1, s17
 800b6a2:	f012 fa39 	bl	801db18 <atan2>
 800b6a6:	ec51 0b10 	vmov	r0, r1, d0
 800b6aa:	a359      	add	r3, pc, #356	@ (adr r3, 800b810 <MPU6050_Read_All+0x430>)
 800b6ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6b0:	f7f4 ffba 	bl	8000628 <__aeabi_dmul>
 800b6b4:	4602      	mov	r2, r0
 800b6b6:	460b      	mov	r3, r1
 800b6b8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    if ((pitch < -90 && DataStruct->KalmanAngleY > 90) || (pitch > 90 && DataStruct->KalmanAngleY < -90))
 800b6bc:	f04f 0200 	mov.w	r2, #0
 800b6c0:	4b4f      	ldr	r3, [pc, #316]	@ (800b800 <MPU6050_Read_All+0x420>)
 800b6c2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800b6c6:	f7f5 fa21 	bl	8000b0c <__aeabi_dcmplt>
 800b6ca:	4603      	mov	r3, r0
 800b6cc:	2b00      	cmp	r3, #0
 800b6ce:	d00a      	beq.n	800b6e6 <MPU6050_Read_All+0x306>
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	e9d3 0116 	ldrd	r0, r1, [r3, #88]	@ 0x58
 800b6d6:	f04f 0200 	mov.w	r2, #0
 800b6da:	4b4a      	ldr	r3, [pc, #296]	@ (800b804 <MPU6050_Read_All+0x424>)
 800b6dc:	f7f5 fa34 	bl	8000b48 <__aeabi_dcmpgt>
 800b6e0:	4603      	mov	r3, r0
 800b6e2:	2b00      	cmp	r3, #0
 800b6e4:	d114      	bne.n	800b710 <MPU6050_Read_All+0x330>
 800b6e6:	f04f 0200 	mov.w	r2, #0
 800b6ea:	4b46      	ldr	r3, [pc, #280]	@ (800b804 <MPU6050_Read_All+0x424>)
 800b6ec:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800b6f0:	f7f5 fa2a 	bl	8000b48 <__aeabi_dcmpgt>
 800b6f4:	4603      	mov	r3, r0
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	d015      	beq.n	800b726 <MPU6050_Read_All+0x346>
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	e9d3 0116 	ldrd	r0, r1, [r3, #88]	@ 0x58
 800b700:	f04f 0200 	mov.w	r2, #0
 800b704:	4b3e      	ldr	r3, [pc, #248]	@ (800b800 <MPU6050_Read_All+0x420>)
 800b706:	f7f5 fa01 	bl	8000b0c <__aeabi_dcmplt>
 800b70a:	4603      	mov	r3, r0
 800b70c:	2b00      	cmp	r3, #0
 800b70e:	d00a      	beq.n	800b726 <MPU6050_Read_All+0x346>
    {
        KalmanY.angle = pitch;
 800b710:	493d      	ldr	r1, [pc, #244]	@ (800b808 <MPU6050_Read_All+0x428>)
 800b712:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b716:	e9c1 2306 	strd	r2, r3, [r1, #24]
        DataStruct->KalmanAngleY = pitch;
 800b71a:	6879      	ldr	r1, [r7, #4]
 800b71c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b720:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
 800b724:	e014      	b.n	800b750 <MPU6050_Read_All+0x370>
    }
    else
    {
        DataStruct->KalmanAngleY = Kalman_getAngle(&KalmanY, pitch, DataStruct->Gy, dt);
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	ed93 7b0c 	vldr	d7, [r3, #48]	@ 0x30
 800b72c:	ed97 2b0a 	vldr	d2, [r7, #40]	@ 0x28
 800b730:	eeb0 1a47 	vmov.f32	s2, s14
 800b734:	eef0 1a67 	vmov.f32	s3, s15
 800b738:	ed97 0b06 	vldr	d0, [r7, #24]
 800b73c:	4832      	ldr	r0, [pc, #200]	@ (800b808 <MPU6050_Read_All+0x428>)
 800b73e:	f000 f86b 	bl	800b818 <Kalman_getAngle>
 800b742:	eeb0 7a40 	vmov.f32	s14, s0
 800b746:	eef0 7a60 	vmov.f32	s15, s1
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	ed83 7b16 	vstr	d7, [r3, #88]	@ 0x58
    }
    if (fabs(DataStruct->KalmanAngleY) > 90)
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
 800b756:	4692      	mov	sl, r2
 800b758:	f023 4b00 	bic.w	fp, r3, #2147483648	@ 0x80000000
 800b75c:	f04f 0200 	mov.w	r2, #0
 800b760:	4b28      	ldr	r3, [pc, #160]	@ (800b804 <MPU6050_Read_All+0x424>)
 800b762:	4650      	mov	r0, sl
 800b764:	4659      	mov	r1, fp
 800b766:	f7f5 f9ef 	bl	8000b48 <__aeabi_dcmpgt>
 800b76a:	4603      	mov	r3, r0
 800b76c:	2b00      	cmp	r3, #0
 800b76e:	d008      	beq.n	800b782 <MPU6050_Read_All+0x3a2>
        DataStruct->Gx = -DataStruct->Gx;
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 800b776:	4614      	mov	r4, r2
 800b778:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	e9c3 450a 	strd	r4, r5, [r3, #40]	@ 0x28
    DataStruct->KalmanAngleX = Kalman_getAngle(&KalmanX, roll, DataStruct->Gx, dt);
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	ed93 7b0a 	vldr	d7, [r3, #40]	@ 0x28
 800b788:	ed97 2b0a 	vldr	d2, [r7, #40]	@ 0x28
 800b78c:	eeb0 1a47 	vmov.f32	s2, s14
 800b790:	eef0 1a67 	vmov.f32	s3, s15
 800b794:	ed97 0b0e 	vldr	d0, [r7, #56]	@ 0x38
 800b798:	481c      	ldr	r0, [pc, #112]	@ (800b80c <MPU6050_Read_All+0x42c>)
 800b79a:	f000 f83d 	bl	800b818 <Kalman_getAngle>
 800b79e:	eeb0 7a40 	vmov.f32	s14, s0
 800b7a2:	eef0 7a60 	vmov.f32	s15, s1
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	ed83 7b14 	vstr	d7, [r3, #80]	@ 0x50

    DataStruct->Yaw += (-(DataStruct->Gz - DataStruct->Gz_bias)) * dt;
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	e9d3 4518 	ldrd	r4, r5, [r3, #96]	@ 0x60
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 800b7be:	f7f4 fd7b 	bl	80002b8 <__aeabi_dsub>
 800b7c2:	4602      	mov	r2, r0
 800b7c4:	460b      	mov	r3, r1
 800b7c6:	4690      	mov	r8, r2
 800b7c8:	f083 4900 	eor.w	r9, r3, #2147483648	@ 0x80000000
 800b7cc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800b7d0:	4640      	mov	r0, r8
 800b7d2:	4649      	mov	r1, r9
 800b7d4:	f7f4 ff28 	bl	8000628 <__aeabi_dmul>
 800b7d8:	4602      	mov	r2, r0
 800b7da:	460b      	mov	r3, r1
 800b7dc:	4620      	mov	r0, r4
 800b7de:	4629      	mov	r1, r5
 800b7e0:	f7f4 fd6c 	bl	80002bc <__adddf3>
 800b7e4:	4602      	mov	r2, r0
 800b7e6:	460b      	mov	r3, r1
 800b7e8:	6879      	ldr	r1, [r7, #4]
 800b7ea:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
}
 800b7ee:	bf00      	nop
 800b7f0:	3740      	adds	r7, #64	@ 0x40
 800b7f2:	46bd      	mov	sp, r7
 800b7f4:	ecbd 8b02 	vpop	{d8}
 800b7f8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b7fc:	f3af 8000 	nop.w
 800b800:	c0568000 	.word	0xc0568000
 800b804:	40568000 	.word	0x40568000
 800b808:	20000068 	.word	0x20000068
 800b80c:	20000020 	.word	0x20000020
 800b810:	1a63c1f8 	.word	0x1a63c1f8
 800b814:	404ca5dc 	.word	0x404ca5dc

0800b818 <Kalman_getAngle>:

double Kalman_getAngle(Kalman_t *Kalman, double newAngle, double newRate, double dt)
{
 800b818:	b5b0      	push	{r4, r5, r7, lr}
 800b81a:	b096      	sub	sp, #88	@ 0x58
 800b81c:	af00      	add	r7, sp, #0
 800b81e:	61f8      	str	r0, [r7, #28]
 800b820:	ed87 0b04 	vstr	d0, [r7, #16]
 800b824:	ed87 1b02 	vstr	d1, [r7, #8]
 800b828:	ed87 2b00 	vstr	d2, [r7]
    double rate = newRate - Kalman->bias;
 800b82c:	69fb      	ldr	r3, [r7, #28]
 800b82e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b832:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800b836:	f7f4 fd3f 	bl	80002b8 <__aeabi_dsub>
 800b83a:	4602      	mov	r2, r0
 800b83c:	460b      	mov	r3, r1
 800b83e:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
    Kalman->angle += dt * rate;
 800b842:	69fb      	ldr	r3, [r7, #28]
 800b844:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 800b848:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800b84c:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b850:	f7f4 feea 	bl	8000628 <__aeabi_dmul>
 800b854:	4602      	mov	r2, r0
 800b856:	460b      	mov	r3, r1
 800b858:	4620      	mov	r0, r4
 800b85a:	4629      	mov	r1, r5
 800b85c:	f7f4 fd2e 	bl	80002bc <__adddf3>
 800b860:	4602      	mov	r2, r0
 800b862:	460b      	mov	r3, r1
 800b864:	69f9      	ldr	r1, [r7, #28]
 800b866:	e9c1 2306 	strd	r2, r3, [r1, #24]

    Kalman->P[0][0] += dt * (dt * Kalman->P[1][1] - Kalman->P[0][1] - Kalman->P[1][0] + Kalman->Q_angle);
 800b86a:	69fb      	ldr	r3, [r7, #28]
 800b86c:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	@ 0x28
 800b870:	69fb      	ldr	r3, [r7, #28]
 800b872:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 800b876:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b87a:	f7f4 fed5 	bl	8000628 <__aeabi_dmul>
 800b87e:	4602      	mov	r2, r0
 800b880:	460b      	mov	r3, r1
 800b882:	4610      	mov	r0, r2
 800b884:	4619      	mov	r1, r3
 800b886:	69fb      	ldr	r3, [r7, #28]
 800b888:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 800b88c:	f7f4 fd14 	bl	80002b8 <__aeabi_dsub>
 800b890:	4602      	mov	r2, r0
 800b892:	460b      	mov	r3, r1
 800b894:	4610      	mov	r0, r2
 800b896:	4619      	mov	r1, r3
 800b898:	69fb      	ldr	r3, [r7, #28]
 800b89a:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800b89e:	f7f4 fd0b 	bl	80002b8 <__aeabi_dsub>
 800b8a2:	4602      	mov	r2, r0
 800b8a4:	460b      	mov	r3, r1
 800b8a6:	4610      	mov	r0, r2
 800b8a8:	4619      	mov	r1, r3
 800b8aa:	69fb      	ldr	r3, [r7, #28]
 800b8ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8b0:	f7f4 fd04 	bl	80002bc <__adddf3>
 800b8b4:	4602      	mov	r2, r0
 800b8b6:	460b      	mov	r3, r1
 800b8b8:	4610      	mov	r0, r2
 800b8ba:	4619      	mov	r1, r3
 800b8bc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b8c0:	f7f4 feb2 	bl	8000628 <__aeabi_dmul>
 800b8c4:	4602      	mov	r2, r0
 800b8c6:	460b      	mov	r3, r1
 800b8c8:	4620      	mov	r0, r4
 800b8ca:	4629      	mov	r1, r5
 800b8cc:	f7f4 fcf6 	bl	80002bc <__adddf3>
 800b8d0:	4602      	mov	r2, r0
 800b8d2:	460b      	mov	r3, r1
 800b8d4:	69f9      	ldr	r1, [r7, #28]
 800b8d6:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    Kalman->P[0][1] -= dt * Kalman->P[1][1];
 800b8da:	69fb      	ldr	r3, [r7, #28]
 800b8dc:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 800b8e0:	69fb      	ldr	r3, [r7, #28]
 800b8e2:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 800b8e6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b8ea:	f7f4 fe9d 	bl	8000628 <__aeabi_dmul>
 800b8ee:	4602      	mov	r2, r0
 800b8f0:	460b      	mov	r3, r1
 800b8f2:	4620      	mov	r0, r4
 800b8f4:	4629      	mov	r1, r5
 800b8f6:	f7f4 fcdf 	bl	80002b8 <__aeabi_dsub>
 800b8fa:	4602      	mov	r2, r0
 800b8fc:	460b      	mov	r3, r1
 800b8fe:	69f9      	ldr	r1, [r7, #28]
 800b900:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    Kalman->P[1][0] -= dt * Kalman->P[1][1];
 800b904:	69fb      	ldr	r3, [r7, #28]
 800b906:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	@ 0x38
 800b90a:	69fb      	ldr	r3, [r7, #28]
 800b90c:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 800b910:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b914:	f7f4 fe88 	bl	8000628 <__aeabi_dmul>
 800b918:	4602      	mov	r2, r0
 800b91a:	460b      	mov	r3, r1
 800b91c:	4620      	mov	r0, r4
 800b91e:	4629      	mov	r1, r5
 800b920:	f7f4 fcca 	bl	80002b8 <__aeabi_dsub>
 800b924:	4602      	mov	r2, r0
 800b926:	460b      	mov	r3, r1
 800b928:	69f9      	ldr	r1, [r7, #28]
 800b92a:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
    Kalman->P[1][1] += Kalman->Q_bias * dt;
 800b92e:	69fb      	ldr	r3, [r7, #28]
 800b930:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	@ 0x40
 800b934:	69fb      	ldr	r3, [r7, #28]
 800b936:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 800b93a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b93e:	f7f4 fe73 	bl	8000628 <__aeabi_dmul>
 800b942:	4602      	mov	r2, r0
 800b944:	460b      	mov	r3, r1
 800b946:	4620      	mov	r0, r4
 800b948:	4629      	mov	r1, r5
 800b94a:	f7f4 fcb7 	bl	80002bc <__adddf3>
 800b94e:	4602      	mov	r2, r0
 800b950:	460b      	mov	r3, r1
 800b952:	69f9      	ldr	r1, [r7, #28]
 800b954:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

    double S = Kalman->P[0][0] + Kalman->R_measure;
 800b958:	69fb      	ldr	r3, [r7, #28]
 800b95a:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 800b95e:	69fb      	ldr	r3, [r7, #28]
 800b960:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800b964:	f7f4 fcaa 	bl	80002bc <__adddf3>
 800b968:	4602      	mov	r2, r0
 800b96a:	460b      	mov	r3, r1
 800b96c:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    double K[2];
    K[0] = Kalman->P[0][0] / S;
 800b970:	69fb      	ldr	r3, [r7, #28]
 800b972:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 800b976:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800b97a:	f7f4 ff7f 	bl	800087c <__aeabi_ddiv>
 800b97e:	4602      	mov	r2, r0
 800b980:	460b      	mov	r3, r1
 800b982:	e9c7 2308 	strd	r2, r3, [r7, #32]
    K[1] = Kalman->P[1][0] / S;
 800b986:	69fb      	ldr	r3, [r7, #28]
 800b988:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800b98c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800b990:	f7f4 ff74 	bl	800087c <__aeabi_ddiv>
 800b994:	4602      	mov	r2, r0
 800b996:	460b      	mov	r3, r1
 800b998:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

    double y = newAngle - Kalman->angle;
 800b99c:	69fb      	ldr	r3, [r7, #28]
 800b99e:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 800b9a2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800b9a6:	f7f4 fc87 	bl	80002b8 <__aeabi_dsub>
 800b9aa:	4602      	mov	r2, r0
 800b9ac:	460b      	mov	r3, r1
 800b9ae:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
    Kalman->angle += K[0] * y;
 800b9b2:	69fb      	ldr	r3, [r7, #28]
 800b9b4:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 800b9b8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800b9bc:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800b9c0:	f7f4 fe32 	bl	8000628 <__aeabi_dmul>
 800b9c4:	4602      	mov	r2, r0
 800b9c6:	460b      	mov	r3, r1
 800b9c8:	4620      	mov	r0, r4
 800b9ca:	4629      	mov	r1, r5
 800b9cc:	f7f4 fc76 	bl	80002bc <__adddf3>
 800b9d0:	4602      	mov	r2, r0
 800b9d2:	460b      	mov	r3, r1
 800b9d4:	69f9      	ldr	r1, [r7, #28]
 800b9d6:	e9c1 2306 	strd	r2, r3, [r1, #24]
    Kalman->bias += K[1] * y;
 800b9da:	69fb      	ldr	r3, [r7, #28]
 800b9dc:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 800b9e0:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800b9e4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800b9e8:	f7f4 fe1e 	bl	8000628 <__aeabi_dmul>
 800b9ec:	4602      	mov	r2, r0
 800b9ee:	460b      	mov	r3, r1
 800b9f0:	4620      	mov	r0, r4
 800b9f2:	4629      	mov	r1, r5
 800b9f4:	f7f4 fc62 	bl	80002bc <__adddf3>
 800b9f8:	4602      	mov	r2, r0
 800b9fa:	460b      	mov	r3, r1
 800b9fc:	69f9      	ldr	r1, [r7, #28]
 800b9fe:	e9c1 2308 	strd	r2, r3, [r1, #32]

    double P00_temp = Kalman->P[0][0];
 800ba02:	69fb      	ldr	r3, [r7, #28]
 800ba04:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 800ba08:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    double P01_temp = Kalman->P[0][1];
 800ba0c:	69fb      	ldr	r3, [r7, #28]
 800ba0e:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 800ba12:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

    Kalman->P[0][0] -= K[0] * P00_temp;
 800ba16:	69fb      	ldr	r3, [r7, #28]
 800ba18:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	@ 0x28
 800ba1c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800ba20:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800ba24:	f7f4 fe00 	bl	8000628 <__aeabi_dmul>
 800ba28:	4602      	mov	r2, r0
 800ba2a:	460b      	mov	r3, r1
 800ba2c:	4620      	mov	r0, r4
 800ba2e:	4629      	mov	r1, r5
 800ba30:	f7f4 fc42 	bl	80002b8 <__aeabi_dsub>
 800ba34:	4602      	mov	r2, r0
 800ba36:	460b      	mov	r3, r1
 800ba38:	69f9      	ldr	r1, [r7, #28]
 800ba3a:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    Kalman->P[0][1] -= K[0] * P01_temp;
 800ba3e:	69fb      	ldr	r3, [r7, #28]
 800ba40:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 800ba44:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800ba48:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800ba4c:	f7f4 fdec 	bl	8000628 <__aeabi_dmul>
 800ba50:	4602      	mov	r2, r0
 800ba52:	460b      	mov	r3, r1
 800ba54:	4620      	mov	r0, r4
 800ba56:	4629      	mov	r1, r5
 800ba58:	f7f4 fc2e 	bl	80002b8 <__aeabi_dsub>
 800ba5c:	4602      	mov	r2, r0
 800ba5e:	460b      	mov	r3, r1
 800ba60:	69f9      	ldr	r1, [r7, #28]
 800ba62:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    Kalman->P[1][0] -= K[1] * P00_temp;
 800ba66:	69fb      	ldr	r3, [r7, #28]
 800ba68:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	@ 0x38
 800ba6c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800ba70:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800ba74:	f7f4 fdd8 	bl	8000628 <__aeabi_dmul>
 800ba78:	4602      	mov	r2, r0
 800ba7a:	460b      	mov	r3, r1
 800ba7c:	4620      	mov	r0, r4
 800ba7e:	4629      	mov	r1, r5
 800ba80:	f7f4 fc1a 	bl	80002b8 <__aeabi_dsub>
 800ba84:	4602      	mov	r2, r0
 800ba86:	460b      	mov	r3, r1
 800ba88:	69f9      	ldr	r1, [r7, #28]
 800ba8a:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
    Kalman->P[1][1] -= K[1] * P01_temp;
 800ba8e:	69fb      	ldr	r3, [r7, #28]
 800ba90:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	@ 0x40
 800ba94:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800ba98:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800ba9c:	f7f4 fdc4 	bl	8000628 <__aeabi_dmul>
 800baa0:	4602      	mov	r2, r0
 800baa2:	460b      	mov	r3, r1
 800baa4:	4620      	mov	r0, r4
 800baa6:	4629      	mov	r1, r5
 800baa8:	f7f4 fc06 	bl	80002b8 <__aeabi_dsub>
 800baac:	4602      	mov	r2, r0
 800baae:	460b      	mov	r3, r1
 800bab0:	69f9      	ldr	r1, [r7, #28]
 800bab2:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

    return Kalman->angle;
 800bab6:	69fb      	ldr	r3, [r7, #28]
 800bab8:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 800babc:	ec43 2b17 	vmov	d7, r2, r3
};
 800bac0:	eeb0 0a47 	vmov.f32	s0, s14
 800bac4:	eef0 0a67 	vmov.f32	s1, s15
 800bac8:	3758      	adds	r7, #88	@ 0x58
 800baca:	46bd      	mov	sp, r7
 800bacc:	bdb0      	pop	{r4, r5, r7, pc}

0800bace <PID_Init>:
#include "pid.h"

/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ Functions ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
/* ~~~~~~~~~~~~~~~~~ Initialize ~~~~~~~~~~~~~~~~ */
void PID_Init(PID_TypeDef *uPID)
{
 800bace:	b580      	push	{r7, lr}
 800bad0:	b082      	sub	sp, #8
 800bad2:	af00      	add	r7, sp, #0
 800bad4:	6078      	str	r0, [r7, #4]
	/* ~~~~~~~~~~ Set parameter ~~~~~~~~~~ */
	uPID->OutputSum = *uPID->MyOutput;
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bada:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bade:	6879      	ldr	r1, [r7, #4]
 800bae0:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
	uPID->LastInput = *uPID->MyInput;
 800bae4:	687b      	ldr	r3, [r7, #4]
 800bae6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bae8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800baec:	6879      	ldr	r1, [r7, #4]
 800baee:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58

	if (uPID->OutputSum > uPID->OutMax)
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800bafe:	f7f5 f823 	bl	8000b48 <__aeabi_dcmpgt>
 800bb02:	4603      	mov	r3, r0
 800bb04:	2b00      	cmp	r3, #0
 800bb06:	d006      	beq.n	800bb16 <PID_Init+0x48>
	{
		uPID->OutputSum = uPID->OutMax;
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800bb0e:	6879      	ldr	r1, [r7, #4]
 800bb10:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
	{
		uPID->OutputSum = uPID->OutMin;
	}
	else { }

}
 800bb14:	e011      	b.n	800bb3a <PID_Init+0x6c>
	else if (uPID->OutputSum < uPID->OutMin)
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800bb22:	f7f4 fff3 	bl	8000b0c <__aeabi_dcmplt>
 800bb26:	4603      	mov	r3, r0
 800bb28:	2b00      	cmp	r3, #0
 800bb2a:	d100      	bne.n	800bb2e <PID_Init+0x60>
}
 800bb2c:	e005      	b.n	800bb3a <PID_Init+0x6c>
		uPID->OutputSum = uPID->OutMin;
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800bb34:	6879      	ldr	r1, [r7, #4]
 800bb36:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
}
 800bb3a:	bf00      	nop
 800bb3c:	3708      	adds	r7, #8
 800bb3e:	46bd      	mov	sp, r7
 800bb40:	bd80      	pop	{r7, pc}
 800bb42:	0000      	movs	r0, r0
 800bb44:	0000      	movs	r0, r0
	...

0800bb48 <PID>:

void PID(PID_TypeDef *uPID, double *Input, double *Output, double *Setpoint, double Kp, double Ki, double Kd, PIDPON_TypeDef POn, PIDCD_TypeDef ControllerDirection)
{
 800bb48:	b580      	push	{r7, lr}
 800bb4a:	b08a      	sub	sp, #40	@ 0x28
 800bb4c:	af00      	add	r7, sp, #0
 800bb4e:	6278      	str	r0, [r7, #36]	@ 0x24
 800bb50:	6239      	str	r1, [r7, #32]
 800bb52:	61fa      	str	r2, [r7, #28]
 800bb54:	61bb      	str	r3, [r7, #24]
 800bb56:	ed87 0b04 	vstr	d0, [r7, #16]
 800bb5a:	ed87 1b02 	vstr	d1, [r7, #8]
 800bb5e:	ed87 2b00 	vstr	d2, [r7]
	/* ~~~~~~~~~~ Set parameter ~~~~~~~~~~ */
	uPID->MyOutput   = Output;
 800bb62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb64:	69fa      	ldr	r2, [r7, #28]
 800bb66:	645a      	str	r2, [r3, #68]	@ 0x44
	uPID->MyInput    = Input;
 800bb68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb6a:	6a3a      	ldr	r2, [r7, #32]
 800bb6c:	641a      	str	r2, [r3, #64]	@ 0x40
	uPID->MySetpoint = Setpoint;
 800bb6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb70:	69ba      	ldr	r2, [r7, #24]
 800bb72:	649a      	str	r2, [r3, #72]	@ 0x48
	uPID->InAuto     = (PIDMode_TypeDef)_FALSE;
 800bb74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb76:	2200      	movs	r2, #0
 800bb78:	705a      	strb	r2, [r3, #1]

	PID_SetOutputLimits(uPID, 0, _PID_8BIT_PWM_MAX);
 800bb7a:	ed9f 1b15 	vldr	d1, [pc, #84]	@ 800bbd0 <PID+0x88>
 800bb7e:	ed9f 0b16 	vldr	d0, [pc, #88]	@ 800bbd8 <PID+0x90>
 800bb82:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800bb84:	f000 f934 	bl	800bdf0 <PID_SetOutputLimits>

	uPID->SampleTime = _PID_SAMPLE_TIME_MS_DEF; /* default Controller Sample Time is 0.1 seconds */
 800bb88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb8a:	2264      	movs	r2, #100	@ 0x64
 800bb8c:	609a      	str	r2, [r3, #8]

	PID_SetControllerDirection(uPID, ControllerDirection);
 800bb8e:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800bb92:	4619      	mov	r1, r3
 800bb94:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800bb96:	f000 fa41 	bl	800c01c <PID_SetControllerDirection>
	PID_SetTunings2(uPID, Kp, Ki, Kd, POn);
 800bb9a:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800bb9e:	4619      	mov	r1, r3
 800bba0:	ed97 2b00 	vldr	d2, [r7]
 800bba4:	ed97 1b02 	vldr	d1, [r7, #8]
 800bba8:	ed97 0b04 	vldr	d0, [r7, #16]
 800bbac:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800bbae:	f000 f98d 	bl	800becc <PID_SetTunings2>

	uPID->LastTime = GetTime() - uPID->SampleTime;
 800bbb2:	f7f7 f953 	bl	8002e5c <HAL_GetTick>
 800bbb6:	4602      	mov	r2, r0
 800bbb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbba:	689b      	ldr	r3, [r3, #8]
 800bbbc:	1ad2      	subs	r2, r2, r3
 800bbbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbc0:	605a      	str	r2, [r3, #4]

}
 800bbc2:	bf00      	nop
 800bbc4:	3728      	adds	r7, #40	@ 0x28
 800bbc6:	46bd      	mov	sp, r7
 800bbc8:	bd80      	pop	{r7, pc}
 800bbca:	bf00      	nop
 800bbcc:	f3af 8000 	nop.w
 800bbd0:	00000000 	.word	0x00000000
 800bbd4:	406fe000 	.word	0x406fe000
	...

0800bbe0 <PID_Compute>:
	PID(uPID, Input, Output, Setpoint, Kp, Ki, Kd, _PID_P_ON_E, ControllerDirection);
}

/* ~~~~~~~~~~~~~~~~~ Computing ~~~~~~~~~~~~~~~~~ */
uint8_t PID_Compute(PID_TypeDef *uPID)
{
 800bbe0:	b5b0      	push	{r4, r5, r7, lr}
 800bbe2:	b08c      	sub	sp, #48	@ 0x30
 800bbe4:	af00      	add	r7, sp, #0
 800bbe6:	6078      	str	r0, [r7, #4]
	double error;
	double dInput;
	double output;

	/* ~~~~~~~~~~ Check PID mode ~~~~~~~~~~ */
	if (!uPID->InAuto)
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	785b      	ldrb	r3, [r3, #1]
 800bbec:	2b00      	cmp	r3, #0
 800bbee:	d101      	bne.n	800bbf4 <PID_Compute+0x14>
	{
		return _FALSE;
 800bbf0:	2300      	movs	r3, #0
 800bbf2:	e0db      	b.n	800bdac <PID_Compute+0x1cc>
	}

	/* ~~~~~~~~~~ Calculate time ~~~~~~~~~~ */
	now        = GetTime();
 800bbf4:	f7f7 f932 	bl	8002e5c <HAL_GetTick>
 800bbf8:	6278      	str	r0, [r7, #36]	@ 0x24
	timeChange = (now - uPID->LastTime);
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	685b      	ldr	r3, [r3, #4]
 800bbfe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bc00:	1ad3      	subs	r3, r2, r3
 800bc02:	623b      	str	r3, [r7, #32]

	if (timeChange >= uPID->SampleTime)
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	689b      	ldr	r3, [r3, #8]
 800bc08:	6a3a      	ldr	r2, [r7, #32]
 800bc0a:	429a      	cmp	r2, r3
 800bc0c:	f0c0 80cd 	bcc.w	800bdaa <PID_Compute+0x1ca>
	{
		/* ..... Compute all the working error variables ..... */
		input   = *uPID->MyInput;
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bc14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc18:	e9c7 2306 	strd	r2, r3, [r7, #24]
		error   = *uPID->MySetpoint - input;
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bc20:	e9d3 0100 	ldrd	r0, r1, [r3]
 800bc24:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800bc28:	f7f4 fb46 	bl	80002b8 <__aeabi_dsub>
 800bc2c:	4602      	mov	r2, r0
 800bc2e:	460b      	mov	r3, r1
 800bc30:	e9c7 2304 	strd	r2, r3, [r7, #16]
		dInput  = (input - uPID->LastInput);
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
 800bc3a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800bc3e:	f7f4 fb3b 	bl	80002b8 <__aeabi_dsub>
 800bc42:	4602      	mov	r2, r0
 800bc44:	460b      	mov	r3, r1
 800bc46:	e9c7 2302 	strd	r2, r3, [r7, #8]

		uPID->OutputSum     += (uPID->Ki * error);
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	@ 0x50
 800bc50:	687b      	ldr	r3, [r7, #4]
 800bc52:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	@ 0x30
 800bc56:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800bc5a:	f7f4 fce5 	bl	8000628 <__aeabi_dmul>
 800bc5e:	4602      	mov	r2, r0
 800bc60:	460b      	mov	r3, r1
 800bc62:	4620      	mov	r0, r4
 800bc64:	4629      	mov	r1, r5
 800bc66:	f7f4 fb29 	bl	80002bc <__adddf3>
 800bc6a:	4602      	mov	r2, r0
 800bc6c:	460b      	mov	r3, r1
 800bc6e:	6879      	ldr	r1, [r7, #4]
 800bc70:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50

		/* ..... Add Proportional on Measurement, if P_ON_M is specified ..... */
		if (!uPID->POnE)
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	781b      	ldrb	r3, [r3, #0]
 800bc78:	2b00      	cmp	r3, #0
 800bc7a:	d114      	bne.n	800bca6 <PID_Compute+0xc6>
		{
			uPID->OutputSum -= uPID->Kp * dInput;
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	@ 0x50
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 800bc88:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800bc8c:	f7f4 fccc 	bl	8000628 <__aeabi_dmul>
 800bc90:	4602      	mov	r2, r0
 800bc92:	460b      	mov	r3, r1
 800bc94:	4620      	mov	r0, r4
 800bc96:	4629      	mov	r1, r5
 800bc98:	f7f4 fb0e 	bl	80002b8 <__aeabi_dsub>
 800bc9c:	4602      	mov	r2, r0
 800bc9e:	460b      	mov	r3, r1
 800bca0:	6879      	ldr	r1, [r7, #4]
 800bca2:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
		}

		if (uPID->OutputSum > uPID->OutMax)
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800bcb2:	f7f4 ff49 	bl	8000b48 <__aeabi_dcmpgt>
 800bcb6:	4603      	mov	r3, r0
 800bcb8:	2b00      	cmp	r3, #0
 800bcba:	d006      	beq.n	800bcca <PID_Compute+0xea>
		{
			uPID->OutputSum = uPID->OutMax;
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800bcc2:	6879      	ldr	r1, [r7, #4]
 800bcc4:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
 800bcc8:	e010      	b.n	800bcec <PID_Compute+0x10c>
		}
		else if (uPID->OutputSum < uPID->OutMin)
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800bcd6:	f7f4 ff19 	bl	8000b0c <__aeabi_dcmplt>
 800bcda:	4603      	mov	r3, r0
 800bcdc:	2b00      	cmp	r3, #0
 800bcde:	d005      	beq.n	800bcec <PID_Compute+0x10c>
		{
			uPID->OutputSum = uPID->OutMin;
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800bce6:	6879      	ldr	r1, [r7, #4]
 800bce8:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
		}
		else { }

		/* ..... Add Proportional on Error, if P_ON_E is specified ..... */
		if (uPID->POnE)
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	781b      	ldrb	r3, [r3, #0]
 800bcf0:	2b00      	cmp	r3, #0
 800bcf2:	d00b      	beq.n	800bd0c <PID_Compute+0x12c>
		{
			output = uPID->Kp * error;
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 800bcfa:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800bcfe:	f7f4 fc93 	bl	8000628 <__aeabi_dmul>
 800bd02:	4602      	mov	r2, r0
 800bd04:	460b      	mov	r3, r1
 800bd06:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
 800bd0a:	e005      	b.n	800bd18 <PID_Compute+0x138>
		}
		else
		{
			output = 0;
 800bd0c:	f04f 0200 	mov.w	r2, #0
 800bd10:	f04f 0300 	mov.w	r3, #0
 800bd14:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
		}

		/* ..... Compute Rest of PID Output ..... */
		output += uPID->OutputSum - uPID->Kd * dInput;
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	@ 0x50
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800bd24:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800bd28:	f7f4 fc7e 	bl	8000628 <__aeabi_dmul>
 800bd2c:	4602      	mov	r2, r0
 800bd2e:	460b      	mov	r3, r1
 800bd30:	4620      	mov	r0, r4
 800bd32:	4629      	mov	r1, r5
 800bd34:	f7f4 fac0 	bl	80002b8 <__aeabi_dsub>
 800bd38:	4602      	mov	r2, r0
 800bd3a:	460b      	mov	r3, r1
 800bd3c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800bd40:	f7f4 fabc 	bl	80002bc <__adddf3>
 800bd44:	4602      	mov	r2, r0
 800bd46:	460b      	mov	r3, r1
 800bd48:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

		if (output > uPID->OutMax)
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800bd52:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800bd56:	f7f4 fef7 	bl	8000b48 <__aeabi_dcmpgt>
 800bd5a:	4603      	mov	r3, r0
 800bd5c:	2b00      	cmp	r3, #0
 800bd5e:	d005      	beq.n	800bd6c <PID_Compute+0x18c>
		{
			output = uPID->OutMax;
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800bd66:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
 800bd6a:	e00e      	b.n	800bd8a <PID_Compute+0x1aa>
		}
		else if (output < uPID->OutMin)
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800bd72:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800bd76:	f7f4 fec9 	bl	8000b0c <__aeabi_dcmplt>
 800bd7a:	4603      	mov	r3, r0
 800bd7c:	2b00      	cmp	r3, #0
 800bd7e:	d004      	beq.n	800bd8a <PID_Compute+0x1aa>
		{
			output = uPID->OutMin;
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800bd86:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
		}
		else { }

		*uPID->MyOutput = output;
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 800bd8e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800bd92:	e9c1 2300 	strd	r2, r3, [r1]

		/* ..... Remember some variables for next time ..... */
		uPID->LastInput = input;
 800bd96:	6879      	ldr	r1, [r7, #4]
 800bd98:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800bd9c:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
		uPID->LastTime = now;
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bda4:	605a      	str	r2, [r3, #4]

		return _TRUE;
 800bda6:	2301      	movs	r3, #1
 800bda8:	e000      	b.n	800bdac <PID_Compute+0x1cc>

	}
	else
	{
		return _FALSE;
 800bdaa:	2300      	movs	r3, #0
	}

}
 800bdac:	4618      	mov	r0, r3
 800bdae:	3730      	adds	r7, #48	@ 0x30
 800bdb0:	46bd      	mov	sp, r7
 800bdb2:	bdb0      	pop	{r4, r5, r7, pc}

0800bdb4 <PID_SetMode>:

/* ~~~~~~~~~~~~~~~~~ PID Mode ~~~~~~~~~~~~~~~~~~ */
void PID_SetMode(PID_TypeDef *uPID, PIDMode_TypeDef Mode)
{
 800bdb4:	b580      	push	{r7, lr}
 800bdb6:	b084      	sub	sp, #16
 800bdb8:	af00      	add	r7, sp, #0
 800bdba:	6078      	str	r0, [r7, #4]
 800bdbc:	460b      	mov	r3, r1
 800bdbe:	70fb      	strb	r3, [r7, #3]

	uint8_t newAuto = (Mode == _PID_MODE_AUTOMATIC);
 800bdc0:	78fb      	ldrb	r3, [r7, #3]
 800bdc2:	2b01      	cmp	r3, #1
 800bdc4:	bf0c      	ite	eq
 800bdc6:	2301      	moveq	r3, #1
 800bdc8:	2300      	movne	r3, #0
 800bdca:	b2db      	uxtb	r3, r3
 800bdcc:	73fb      	strb	r3, [r7, #15]

	/* ~~~~~~~~~~ Initialize the PID ~~~~~~~~~~ */
	if (newAuto && !uPID->InAuto)
 800bdce:	7bfb      	ldrb	r3, [r7, #15]
 800bdd0:	2b00      	cmp	r3, #0
 800bdd2:	d006      	beq.n	800bde2 <PID_SetMode+0x2e>
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	785b      	ldrb	r3, [r3, #1]
 800bdd8:	2b00      	cmp	r3, #0
 800bdda:	d102      	bne.n	800bde2 <PID_SetMode+0x2e>
	{
		PID_Init(uPID);
 800bddc:	6878      	ldr	r0, [r7, #4]
 800bdde:	f7ff fe76 	bl	800bace <PID_Init>
	}

	uPID->InAuto = (PIDMode_TypeDef)newAuto;
 800bde2:	687b      	ldr	r3, [r7, #4]
 800bde4:	7bfa      	ldrb	r2, [r7, #15]
 800bde6:	705a      	strb	r2, [r3, #1]

}
 800bde8:	bf00      	nop
 800bdea:	3710      	adds	r7, #16
 800bdec:	46bd      	mov	sp, r7
 800bdee:	bd80      	pop	{r7, pc}

0800bdf0 <PID_SetOutputLimits>:
	return uPID->InAuto ? _PID_MODE_AUTOMATIC : _PID_MODE_MANUAL;
}

/* ~~~~~~~~~~~~~~~~ PID Limits ~~~~~~~~~~~~~~~~~ */
void PID_SetOutputLimits(PID_TypeDef *uPID, double Min, double Max)
{
 800bdf0:	b580      	push	{r7, lr}
 800bdf2:	b086      	sub	sp, #24
 800bdf4:	af00      	add	r7, sp, #0
 800bdf6:	6178      	str	r0, [r7, #20]
 800bdf8:	ed87 0b02 	vstr	d0, [r7, #8]
 800bdfc:	ed87 1b00 	vstr	d1, [r7]
	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (Min >= Max)
 800be00:	e9d7 2300 	ldrd	r2, r3, [r7]
 800be04:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800be08:	f7f4 fe94 	bl	8000b34 <__aeabi_dcmpge>
 800be0c:	4603      	mov	r3, r0
 800be0e:	2b00      	cmp	r3, #0
 800be10:	d158      	bne.n	800bec4 <PID_SetOutputLimits+0xd4>
	{
		return;
	}

	uPID->OutMin = Min;
 800be12:	6979      	ldr	r1, [r7, #20]
 800be14:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800be18:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
	uPID->OutMax = Max;
 800be1c:	6979      	ldr	r1, [r7, #20]
 800be1e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800be22:	e9c1 231a 	strd	r2, r3, [r1, #104]	@ 0x68

	/* ~~~~~~~~~~ Check PID Mode ~~~~~~~~~~ */
	if (uPID->InAuto)
 800be26:	697b      	ldr	r3, [r7, #20]
 800be28:	785b      	ldrb	r3, [r3, #1]
 800be2a:	2b00      	cmp	r3, #0
 800be2c:	d04b      	beq.n	800bec6 <PID_SetOutputLimits+0xd6>
	{

		/* ..... Check out value ..... */
		if (*uPID->MyOutput > uPID->OutMax)
 800be2e:	697b      	ldr	r3, [r7, #20]
 800be30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800be32:	e9d3 0100 	ldrd	r0, r1, [r3]
 800be36:	697b      	ldr	r3, [r7, #20]
 800be38:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800be3c:	f7f4 fe84 	bl	8000b48 <__aeabi_dcmpgt>
 800be40:	4603      	mov	r3, r0
 800be42:	2b00      	cmp	r3, #0
 800be44:	d007      	beq.n	800be56 <PID_SetOutputLimits+0x66>
		{
			*uPID->MyOutput = uPID->OutMax;
 800be46:	697b      	ldr	r3, [r7, #20]
 800be48:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 800be4a:	697b      	ldr	r3, [r7, #20]
 800be4c:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800be50:	e9c1 2300 	strd	r2, r3, [r1]
 800be54:	e012      	b.n	800be7c <PID_SetOutputLimits+0x8c>
		}
		else if (*uPID->MyOutput < uPID->OutMin)
 800be56:	697b      	ldr	r3, [r7, #20]
 800be58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800be5a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800be5e:	697b      	ldr	r3, [r7, #20]
 800be60:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800be64:	f7f4 fe52 	bl	8000b0c <__aeabi_dcmplt>
 800be68:	4603      	mov	r3, r0
 800be6a:	2b00      	cmp	r3, #0
 800be6c:	d006      	beq.n	800be7c <PID_SetOutputLimits+0x8c>
		{
			*uPID->MyOutput = uPID->OutMin;
 800be6e:	697b      	ldr	r3, [r7, #20]
 800be70:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 800be72:	697b      	ldr	r3, [r7, #20]
 800be74:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800be78:	e9c1 2300 	strd	r2, r3, [r1]
		}
		else { }

		/* ..... Check out value ..... */
		if (uPID->OutputSum > uPID->OutMax)
 800be7c:	697b      	ldr	r3, [r7, #20]
 800be7e:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 800be82:	697b      	ldr	r3, [r7, #20]
 800be84:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800be88:	f7f4 fe5e 	bl	8000b48 <__aeabi_dcmpgt>
 800be8c:	4603      	mov	r3, r0
 800be8e:	2b00      	cmp	r3, #0
 800be90:	d006      	beq.n	800bea0 <PID_SetOutputLimits+0xb0>
		{
			uPID->OutputSum = uPID->OutMax;
 800be92:	697b      	ldr	r3, [r7, #20]
 800be94:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800be98:	6979      	ldr	r1, [r7, #20]
 800be9a:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
 800be9e:	e012      	b.n	800bec6 <PID_SetOutputLimits+0xd6>
		}
		else if (uPID->OutputSum < uPID->OutMin)
 800bea0:	697b      	ldr	r3, [r7, #20]
 800bea2:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 800bea6:	697b      	ldr	r3, [r7, #20]
 800bea8:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800beac:	f7f4 fe2e 	bl	8000b0c <__aeabi_dcmplt>
 800beb0:	4603      	mov	r3, r0
 800beb2:	2b00      	cmp	r3, #0
 800beb4:	d007      	beq.n	800bec6 <PID_SetOutputLimits+0xd6>
		{
			uPID->OutputSum = uPID->OutMin;
 800beb6:	697b      	ldr	r3, [r7, #20]
 800beb8:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800bebc:	6979      	ldr	r1, [r7, #20]
 800bebe:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
 800bec2:	e000      	b.n	800bec6 <PID_SetOutputLimits+0xd6>
		return;
 800bec4:	bf00      	nop
		}
		else { }

	}

}
 800bec6:	3718      	adds	r7, #24
 800bec8:	46bd      	mov	sp, r7
 800beca:	bd80      	pop	{r7, pc}

0800becc <PID_SetTunings2>:
void PID_SetTunings(PID_TypeDef *uPID, double Kp, double Ki, double Kd)
{
	PID_SetTunings2(uPID, Kp, Ki, Kd, uPID->POn);
}
void PID_SetTunings2(PID_TypeDef *uPID, double Kp, double Ki, double Kd, PIDPON_TypeDef POn)
{
 800becc:	b580      	push	{r7, lr}
 800bece:	b08a      	sub	sp, #40	@ 0x28
 800bed0:	af00      	add	r7, sp, #0
 800bed2:	61f8      	str	r0, [r7, #28]
 800bed4:	ed87 0b04 	vstr	d0, [r7, #16]
 800bed8:	ed87 1b02 	vstr	d1, [r7, #8]
 800bedc:	ed87 2b00 	vstr	d2, [r7]
 800bee0:	460b      	mov	r3, r1
 800bee2:	76fb      	strb	r3, [r7, #27]

	double SampleTimeInSec;

	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (Kp < 0 || Ki < 0 || Kd < 0)
 800bee4:	f04f 0200 	mov.w	r2, #0
 800bee8:	f04f 0300 	mov.w	r3, #0
 800beec:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800bef0:	f7f4 fe0c 	bl	8000b0c <__aeabi_dcmplt>
 800bef4:	4603      	mov	r3, r0
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	f040 8089 	bne.w	800c00e <PID_SetTunings2+0x142>
 800befc:	f04f 0200 	mov.w	r2, #0
 800bf00:	f04f 0300 	mov.w	r3, #0
 800bf04:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800bf08:	f7f4 fe00 	bl	8000b0c <__aeabi_dcmplt>
 800bf0c:	4603      	mov	r3, r0
 800bf0e:	2b00      	cmp	r3, #0
 800bf10:	d17d      	bne.n	800c00e <PID_SetTunings2+0x142>
 800bf12:	f04f 0200 	mov.w	r2, #0
 800bf16:	f04f 0300 	mov.w	r3, #0
 800bf1a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800bf1e:	f7f4 fdf5 	bl	8000b0c <__aeabi_dcmplt>
 800bf22:	4603      	mov	r3, r0
 800bf24:	2b00      	cmp	r3, #0
 800bf26:	d172      	bne.n	800c00e <PID_SetTunings2+0x142>
	{
		return;
	}

	/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
	uPID->POn    = POn;
 800bf28:	69fb      	ldr	r3, [r7, #28]
 800bf2a:	7efa      	ldrb	r2, [r7, #27]
 800bf2c:	709a      	strb	r2, [r3, #2]
	uPID->POnE   = (PIDPON_TypeDef)(POn == _PID_P_ON_E);
 800bf2e:	7efb      	ldrb	r3, [r7, #27]
 800bf30:	2b01      	cmp	r3, #1
 800bf32:	bf0c      	ite	eq
 800bf34:	2301      	moveq	r3, #1
 800bf36:	2300      	movne	r3, #0
 800bf38:	b2db      	uxtb	r3, r3
 800bf3a:	461a      	mov	r2, r3
 800bf3c:	69fb      	ldr	r3, [r7, #28]
 800bf3e:	701a      	strb	r2, [r3, #0]

	uPID->DispKp = Kp;
 800bf40:	69f9      	ldr	r1, [r7, #28]
 800bf42:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800bf46:	e9c1 2304 	strd	r2, r3, [r1, #16]
	uPID->DispKi = Ki;
 800bf4a:	69f9      	ldr	r1, [r7, #28]
 800bf4c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800bf50:	e9c1 2306 	strd	r2, r3, [r1, #24]
	uPID->DispKd = Kd;
 800bf54:	69f9      	ldr	r1, [r7, #28]
 800bf56:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bf5a:	e9c1 2308 	strd	r2, r3, [r1, #32]

	/* ~~~~~~~~~ Calculate time ~~~~~~~~ */
	SampleTimeInSec = ((double)uPID->SampleTime) / 1000;
 800bf5e:	69fb      	ldr	r3, [r7, #28]
 800bf60:	689b      	ldr	r3, [r3, #8]
 800bf62:	4618      	mov	r0, r3
 800bf64:	f7f4 fae6 	bl	8000534 <__aeabi_ui2d>
 800bf68:	f04f 0200 	mov.w	r2, #0
 800bf6c:	4b2a      	ldr	r3, [pc, #168]	@ (800c018 <PID_SetTunings2+0x14c>)
 800bf6e:	f7f4 fc85 	bl	800087c <__aeabi_ddiv>
 800bf72:	4602      	mov	r2, r0
 800bf74:	460b      	mov	r3, r1
 800bf76:	e9c7 2308 	strd	r2, r3, [r7, #32]

	uPID->Kp = Kp;
 800bf7a:	69f9      	ldr	r1, [r7, #28]
 800bf7c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800bf80:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
	uPID->Ki = Ki * SampleTimeInSec;
 800bf84:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800bf88:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800bf8c:	f7f4 fb4c 	bl	8000628 <__aeabi_dmul>
 800bf90:	4602      	mov	r2, r0
 800bf92:	460b      	mov	r3, r1
 800bf94:	69f9      	ldr	r1, [r7, #28]
 800bf96:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
	uPID->Kd = Kd / SampleTimeInSec;
 800bf9a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800bf9e:	e9d7 0100 	ldrd	r0, r1, [r7]
 800bfa2:	f7f4 fc6b 	bl	800087c <__aeabi_ddiv>
 800bfa6:	4602      	mov	r2, r0
 800bfa8:	460b      	mov	r3, r1
 800bfaa:	69f9      	ldr	r1, [r7, #28]
 800bfac:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38

	/* ~~~~~~~~ Check direction ~~~~~~~~ */
	if (uPID->ControllerDirection == _PID_CD_REVERSE)
 800bfb0:	69fb      	ldr	r3, [r7, #28]
 800bfb2:	78db      	ldrb	r3, [r3, #3]
 800bfb4:	2b01      	cmp	r3, #1
 800bfb6:	d12b      	bne.n	800c010 <PID_SetTunings2+0x144>
	{

		uPID->Kp = (0 - uPID->Kp);
 800bfb8:	69fb      	ldr	r3, [r7, #28]
 800bfba:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 800bfbe:	f04f 0000 	mov.w	r0, #0
 800bfc2:	f04f 0100 	mov.w	r1, #0
 800bfc6:	f7f4 f977 	bl	80002b8 <__aeabi_dsub>
 800bfca:	4602      	mov	r2, r0
 800bfcc:	460b      	mov	r3, r1
 800bfce:	69f9      	ldr	r1, [r7, #28]
 800bfd0:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
		uPID->Ki = (0 - uPID->Ki);
 800bfd4:	69fb      	ldr	r3, [r7, #28]
 800bfd6:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 800bfda:	f04f 0000 	mov.w	r0, #0
 800bfde:	f04f 0100 	mov.w	r1, #0
 800bfe2:	f7f4 f969 	bl	80002b8 <__aeabi_dsub>
 800bfe6:	4602      	mov	r2, r0
 800bfe8:	460b      	mov	r3, r1
 800bfea:	69f9      	ldr	r1, [r7, #28]
 800bfec:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
		uPID->Kd = (0 - uPID->Kd);
 800bff0:	69fb      	ldr	r3, [r7, #28]
 800bff2:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800bff6:	f04f 0000 	mov.w	r0, #0
 800bffa:	f04f 0100 	mov.w	r1, #0
 800bffe:	f7f4 f95b 	bl	80002b8 <__aeabi_dsub>
 800c002:	4602      	mov	r2, r0
 800c004:	460b      	mov	r3, r1
 800c006:	69f9      	ldr	r1, [r7, #28]
 800c008:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
 800c00c:	e000      	b.n	800c010 <PID_SetTunings2+0x144>
		return;
 800c00e:	bf00      	nop

	}

}
 800c010:	3728      	adds	r7, #40	@ 0x28
 800c012:	46bd      	mov	sp, r7
 800c014:	bd80      	pop	{r7, pc}
 800c016:	bf00      	nop
 800c018:	408f4000 	.word	0x408f4000

0800c01c <PID_SetControllerDirection>:

/* ~~~~~~~~~~~~~~~ PID Direction ~~~~~~~~~~~~~~~ */
void   PID_SetControllerDirection(PID_TypeDef *uPID, PIDCD_TypeDef Direction)
{
 800c01c:	b580      	push	{r7, lr}
 800c01e:	b082      	sub	sp, #8
 800c020:	af00      	add	r7, sp, #0
 800c022:	6078      	str	r0, [r7, #4]
 800c024:	460b      	mov	r3, r1
 800c026:	70fb      	strb	r3, [r7, #3]
	/* ~~~~~~~~~~ Check parameters ~~~~~~~~~~ */
	if ((uPID->InAuto) && (Direction !=uPID->ControllerDirection))
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	785b      	ldrb	r3, [r3, #1]
 800c02c:	2b00      	cmp	r3, #0
 800c02e:	d02e      	beq.n	800c08e <PID_SetControllerDirection+0x72>
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	78db      	ldrb	r3, [r3, #3]
 800c034:	78fa      	ldrb	r2, [r7, #3]
 800c036:	429a      	cmp	r2, r3
 800c038:	d029      	beq.n	800c08e <PID_SetControllerDirection+0x72>
	{

		uPID->Kp = (0 - uPID->Kp);
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 800c040:	f04f 0000 	mov.w	r0, #0
 800c044:	f04f 0100 	mov.w	r1, #0
 800c048:	f7f4 f936 	bl	80002b8 <__aeabi_dsub>
 800c04c:	4602      	mov	r2, r0
 800c04e:	460b      	mov	r3, r1
 800c050:	6879      	ldr	r1, [r7, #4]
 800c052:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
		uPID->Ki = (0 - uPID->Ki);
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 800c05c:	f04f 0000 	mov.w	r0, #0
 800c060:	f04f 0100 	mov.w	r1, #0
 800c064:	f7f4 f928 	bl	80002b8 <__aeabi_dsub>
 800c068:	4602      	mov	r2, r0
 800c06a:	460b      	mov	r3, r1
 800c06c:	6879      	ldr	r1, [r7, #4]
 800c06e:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
		uPID->Kd = (0 - uPID->Kd);
 800c072:	687b      	ldr	r3, [r7, #4]
 800c074:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800c078:	f04f 0000 	mov.w	r0, #0
 800c07c:	f04f 0100 	mov.w	r1, #0
 800c080:	f7f4 f91a 	bl	80002b8 <__aeabi_dsub>
 800c084:	4602      	mov	r2, r0
 800c086:	460b      	mov	r3, r1
 800c088:	6879      	ldr	r1, [r7, #4]
 800c08a:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38

	}

	uPID->ControllerDirection = Direction;
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	78fa      	ldrb	r2, [r7, #3]
 800c092:	70da      	strb	r2, [r3, #3]

}
 800c094:	bf00      	nop
 800c096:	3708      	adds	r7, #8
 800c098:	46bd      	mov	sp, r7
 800c09a:	bd80      	pop	{r7, pc}

0800c09c <PID_SetSampleTime>:
	return uPID->ControllerDirection;
}

/* ~~~~~~~~~~~~~~~ PID Sampling ~~~~~~~~~~~~~~~~ */
void PID_SetSampleTime(PID_TypeDef *uPID, int32_t NewSampleTime)
{
 800c09c:	b5b0      	push	{r4, r5, r7, lr}
 800c09e:	b084      	sub	sp, #16
 800c0a0:	af00      	add	r7, sp, #0
 800c0a2:	6078      	str	r0, [r7, #4]
 800c0a4:	6039      	str	r1, [r7, #0]

	double ratio;

	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (NewSampleTime > 0)
 800c0a6:	683b      	ldr	r3, [r7, #0]
 800c0a8:	2b00      	cmp	r3, #0
 800c0aa:	dd2e      	ble.n	800c10a <PID_SetSampleTime+0x6e>
	{

		ratio = (double)NewSampleTime / (double)uPID->SampleTime;
 800c0ac:	6838      	ldr	r0, [r7, #0]
 800c0ae:	f7f4 fa51 	bl	8000554 <__aeabi_i2d>
 800c0b2:	4604      	mov	r4, r0
 800c0b4:	460d      	mov	r5, r1
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	689b      	ldr	r3, [r3, #8]
 800c0ba:	4618      	mov	r0, r3
 800c0bc:	f7f4 fa3a 	bl	8000534 <__aeabi_ui2d>
 800c0c0:	4602      	mov	r2, r0
 800c0c2:	460b      	mov	r3, r1
 800c0c4:	4620      	mov	r0, r4
 800c0c6:	4629      	mov	r1, r5
 800c0c8:	f7f4 fbd8 	bl	800087c <__aeabi_ddiv>
 800c0cc:	4602      	mov	r2, r0
 800c0ce:	460b      	mov	r3, r1
 800c0d0:	e9c7 2302 	strd	r2, r3, [r7, #8]

		uPID->Ki *= ratio;
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	@ 0x30
 800c0da:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800c0de:	f7f4 faa3 	bl	8000628 <__aeabi_dmul>
 800c0e2:	4602      	mov	r2, r0
 800c0e4:	460b      	mov	r3, r1
 800c0e6:	6879      	ldr	r1, [r7, #4]
 800c0e8:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
		uPID->Kd /= ratio;
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800c0f2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800c0f6:	f7f4 fbc1 	bl	800087c <__aeabi_ddiv>
 800c0fa:	4602      	mov	r2, r0
 800c0fc:	460b      	mov	r3, r1
 800c0fe:	6879      	ldr	r1, [r7, #4]
 800c100:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
		uPID->SampleTime = (uint32_t)NewSampleTime;
 800c104:	683a      	ldr	r2, [r7, #0]
 800c106:	687b      	ldr	r3, [r7, #4]
 800c108:	609a      	str	r2, [r3, #8]

	}

}
 800c10a:	bf00      	nop
 800c10c:	3710      	adds	r7, #16
 800c10e:	46bd      	mov	sp, r7
 800c110:	bdb0      	pop	{r4, r5, r7, pc}
 800c112:	0000      	movs	r0, r0
 800c114:	0000      	movs	r0, r0
	...

0800c118 <euler_to_quaternion>:
nav_msgs__msg__Odometry odom_msg;
geometry_msgs__msg__TransformStamped tf;
tf2_msgs__msg__TFMessage tf_msg;
geometry_msgs__msg__Twist msg_cmd_vel;

geometry_msgs__msg__Quaternion euler_to_quaternion(double roll, double pitch, double yaw) {
 800c118:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800c11c:	b0aa      	sub	sp, #168	@ 0xa8
 800c11e:	af00      	add	r7, sp, #0
 800c120:	ed87 0b0c 	vstr	d0, [r7, #48]	@ 0x30
 800c124:	ed87 1b0a 	vstr	d1, [r7, #40]	@ 0x28
 800c128:	ed87 2b08 	vstr	d2, [r7, #32]
    geometry_msgs__msg__Quaternion q;

    yaw = yaw / RAD_TO_DEG;
 800c12c:	a3b5      	add	r3, pc, #724	@ (adr r3, 800c404 <euler_to_quaternion+0x2ec>)
 800c12e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c132:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800c136:	f7f4 fba1 	bl	800087c <__aeabi_ddiv>
 800c13a:	4602      	mov	r2, r0
 800c13c:	460b      	mov	r3, r1
 800c13e:	e9c7 2308 	strd	r2, r3, [r7, #32]
    roll = roll / RAD_TO_DEG;
 800c142:	a3b0      	add	r3, pc, #704	@ (adr r3, 800c404 <euler_to_quaternion+0x2ec>)
 800c144:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c148:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 800c14c:	f7f4 fb96 	bl	800087c <__aeabi_ddiv>
 800c150:	4602      	mov	r2, r0
 800c152:	460b      	mov	r3, r1
 800c154:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    pitch = pitch / RAD_TO_DEG;
 800c158:	a3aa      	add	r3, pc, #680	@ (adr r3, 800c404 <euler_to_quaternion+0x2ec>)
 800c15a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c15e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800c162:	f7f4 fb8b 	bl	800087c <__aeabi_ddiv>
 800c166:	4602      	mov	r2, r0
 800c168:	460b      	mov	r3, r1
 800c16a:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

    double cy = cos(yaw * 0.5);
 800c16e:	f04f 0200 	mov.w	r2, #0
 800c172:	4ba3      	ldr	r3, [pc, #652]	@ (800c400 <euler_to_quaternion+0x2e8>)
 800c174:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800c178:	f7f4 fa56 	bl	8000628 <__aeabi_dmul>
 800c17c:	4602      	mov	r2, r0
 800c17e:	460b      	mov	r3, r1
 800c180:	ec43 2b17 	vmov	d7, r2, r3
 800c184:	eeb0 0a47 	vmov.f32	s0, s14
 800c188:	eef0 0a67 	vmov.f32	s1, s15
 800c18c:	f011 fe8c 	bl	801dea8 <cos>
 800c190:	ed87 0b28 	vstr	d0, [r7, #160]	@ 0xa0
    double sy = sin(yaw * 0.5);
 800c194:	f04f 0200 	mov.w	r2, #0
 800c198:	4b99      	ldr	r3, [pc, #612]	@ (800c400 <euler_to_quaternion+0x2e8>)
 800c19a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800c19e:	f7f4 fa43 	bl	8000628 <__aeabi_dmul>
 800c1a2:	4602      	mov	r2, r0
 800c1a4:	460b      	mov	r3, r1
 800c1a6:	ec43 2b17 	vmov	d7, r2, r3
 800c1aa:	eeb0 0a47 	vmov.f32	s0, s14
 800c1ae:	eef0 0a67 	vmov.f32	s1, s15
 800c1b2:	f011 fed5 	bl	801df60 <sin>
 800c1b6:	ed87 0b26 	vstr	d0, [r7, #152]	@ 0x98
    double cp = cos(pitch * 0.5);
 800c1ba:	f04f 0200 	mov.w	r2, #0
 800c1be:	4b90      	ldr	r3, [pc, #576]	@ (800c400 <euler_to_quaternion+0x2e8>)
 800c1c0:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800c1c4:	f7f4 fa30 	bl	8000628 <__aeabi_dmul>
 800c1c8:	4602      	mov	r2, r0
 800c1ca:	460b      	mov	r3, r1
 800c1cc:	ec43 2b17 	vmov	d7, r2, r3
 800c1d0:	eeb0 0a47 	vmov.f32	s0, s14
 800c1d4:	eef0 0a67 	vmov.f32	s1, s15
 800c1d8:	f011 fe66 	bl	801dea8 <cos>
 800c1dc:	ed87 0b24 	vstr	d0, [r7, #144]	@ 0x90
    double sp = sin(pitch * 0.5);
 800c1e0:	f04f 0200 	mov.w	r2, #0
 800c1e4:	4b86      	ldr	r3, [pc, #536]	@ (800c400 <euler_to_quaternion+0x2e8>)
 800c1e6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800c1ea:	f7f4 fa1d 	bl	8000628 <__aeabi_dmul>
 800c1ee:	4602      	mov	r2, r0
 800c1f0:	460b      	mov	r3, r1
 800c1f2:	ec43 2b17 	vmov	d7, r2, r3
 800c1f6:	eeb0 0a47 	vmov.f32	s0, s14
 800c1fa:	eef0 0a67 	vmov.f32	s1, s15
 800c1fe:	f011 feaf 	bl	801df60 <sin>
 800c202:	ed87 0b22 	vstr	d0, [r7, #136]	@ 0x88
    double cr = cos(roll * 0.5);
 800c206:	f04f 0200 	mov.w	r2, #0
 800c20a:	4b7d      	ldr	r3, [pc, #500]	@ (800c400 <euler_to_quaternion+0x2e8>)
 800c20c:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 800c210:	f7f4 fa0a 	bl	8000628 <__aeabi_dmul>
 800c214:	4602      	mov	r2, r0
 800c216:	460b      	mov	r3, r1
 800c218:	ec43 2b17 	vmov	d7, r2, r3
 800c21c:	eeb0 0a47 	vmov.f32	s0, s14
 800c220:	eef0 0a67 	vmov.f32	s1, s15
 800c224:	f011 fe40 	bl	801dea8 <cos>
 800c228:	ed87 0b20 	vstr	d0, [r7, #128]	@ 0x80
    double sr = sin(roll * 0.5);
 800c22c:	f04f 0200 	mov.w	r2, #0
 800c230:	4b73      	ldr	r3, [pc, #460]	@ (800c400 <euler_to_quaternion+0x2e8>)
 800c232:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 800c236:	f7f4 f9f7 	bl	8000628 <__aeabi_dmul>
 800c23a:	4602      	mov	r2, r0
 800c23c:	460b      	mov	r3, r1
 800c23e:	ec43 2b17 	vmov	d7, r2, r3
 800c242:	eeb0 0a47 	vmov.f32	s0, s14
 800c246:	eef0 0a67 	vmov.f32	s1, s15
 800c24a:	f011 fe89 	bl	801df60 <sin>
 800c24e:	ed87 0b1e 	vstr	d0, [r7, #120]	@ 0x78

    q.w = cr * cp * cy + sr * sp * sy;
 800c252:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 800c256:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800c25a:	f7f4 f9e5 	bl	8000628 <__aeabi_dmul>
 800c25e:	4602      	mov	r2, r0
 800c260:	460b      	mov	r3, r1
 800c262:	4610      	mov	r0, r2
 800c264:	4619      	mov	r1, r3
 800c266:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 800c26a:	f7f4 f9dd 	bl	8000628 <__aeabi_dmul>
 800c26e:	4602      	mov	r2, r0
 800c270:	460b      	mov	r3, r1
 800c272:	4614      	mov	r4, r2
 800c274:	461d      	mov	r5, r3
 800c276:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 800c27a:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 800c27e:	f7f4 f9d3 	bl	8000628 <__aeabi_dmul>
 800c282:	4602      	mov	r2, r0
 800c284:	460b      	mov	r3, r1
 800c286:	4610      	mov	r0, r2
 800c288:	4619      	mov	r1, r3
 800c28a:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 800c28e:	f7f4 f9cb 	bl	8000628 <__aeabi_dmul>
 800c292:	4602      	mov	r2, r0
 800c294:	460b      	mov	r3, r1
 800c296:	4620      	mov	r0, r4
 800c298:	4629      	mov	r1, r5
 800c29a:	f7f4 f80f 	bl	80002bc <__adddf3>
 800c29e:	4602      	mov	r2, r0
 800c2a0:	460b      	mov	r3, r1
 800c2a2:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
    q.x = sr * cp * cy - cr * sp * sy;
 800c2a6:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 800c2aa:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 800c2ae:	f7f4 f9bb 	bl	8000628 <__aeabi_dmul>
 800c2b2:	4602      	mov	r2, r0
 800c2b4:	460b      	mov	r3, r1
 800c2b6:	4610      	mov	r0, r2
 800c2b8:	4619      	mov	r1, r3
 800c2ba:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 800c2be:	f7f4 f9b3 	bl	8000628 <__aeabi_dmul>
 800c2c2:	4602      	mov	r2, r0
 800c2c4:	460b      	mov	r3, r1
 800c2c6:	4614      	mov	r4, r2
 800c2c8:	461d      	mov	r5, r3
 800c2ca:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 800c2ce:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800c2d2:	f7f4 f9a9 	bl	8000628 <__aeabi_dmul>
 800c2d6:	4602      	mov	r2, r0
 800c2d8:	460b      	mov	r3, r1
 800c2da:	4610      	mov	r0, r2
 800c2dc:	4619      	mov	r1, r3
 800c2de:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 800c2e2:	f7f4 f9a1 	bl	8000628 <__aeabi_dmul>
 800c2e6:	4602      	mov	r2, r0
 800c2e8:	460b      	mov	r3, r1
 800c2ea:	4620      	mov	r0, r4
 800c2ec:	4629      	mov	r1, r5
 800c2ee:	f7f3 ffe3 	bl	80002b8 <__aeabi_dsub>
 800c2f2:	4602      	mov	r2, r0
 800c2f4:	460b      	mov	r3, r1
 800c2f6:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    q.y = cr * sp * cy + sr * cp * sy;
 800c2fa:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 800c2fe:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800c302:	f7f4 f991 	bl	8000628 <__aeabi_dmul>
 800c306:	4602      	mov	r2, r0
 800c308:	460b      	mov	r3, r1
 800c30a:	4610      	mov	r0, r2
 800c30c:	4619      	mov	r1, r3
 800c30e:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 800c312:	f7f4 f989 	bl	8000628 <__aeabi_dmul>
 800c316:	4602      	mov	r2, r0
 800c318:	460b      	mov	r3, r1
 800c31a:	4614      	mov	r4, r2
 800c31c:	461d      	mov	r5, r3
 800c31e:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 800c322:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 800c326:	f7f4 f97f 	bl	8000628 <__aeabi_dmul>
 800c32a:	4602      	mov	r2, r0
 800c32c:	460b      	mov	r3, r1
 800c32e:	4610      	mov	r0, r2
 800c330:	4619      	mov	r1, r3
 800c332:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 800c336:	f7f4 f977 	bl	8000628 <__aeabi_dmul>
 800c33a:	4602      	mov	r2, r0
 800c33c:	460b      	mov	r3, r1
 800c33e:	4620      	mov	r0, r4
 800c340:	4629      	mov	r1, r5
 800c342:	f7f3 ffbb 	bl	80002bc <__adddf3>
 800c346:	4602      	mov	r2, r0
 800c348:	460b      	mov	r3, r1
 800c34a:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
    q.z = cr * cp * sy - sr * sp * cy;
 800c34e:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 800c352:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800c356:	f7f4 f967 	bl	8000628 <__aeabi_dmul>
 800c35a:	4602      	mov	r2, r0
 800c35c:	460b      	mov	r3, r1
 800c35e:	4610      	mov	r0, r2
 800c360:	4619      	mov	r1, r3
 800c362:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 800c366:	f7f4 f95f 	bl	8000628 <__aeabi_dmul>
 800c36a:	4602      	mov	r2, r0
 800c36c:	460b      	mov	r3, r1
 800c36e:	4614      	mov	r4, r2
 800c370:	461d      	mov	r5, r3
 800c372:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 800c376:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 800c37a:	f7f4 f955 	bl	8000628 <__aeabi_dmul>
 800c37e:	4602      	mov	r2, r0
 800c380:	460b      	mov	r3, r1
 800c382:	4610      	mov	r0, r2
 800c384:	4619      	mov	r1, r3
 800c386:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 800c38a:	f7f4 f94d 	bl	8000628 <__aeabi_dmul>
 800c38e:	4602      	mov	r2, r0
 800c390:	460b      	mov	r3, r1
 800c392:	4620      	mov	r0, r4
 800c394:	4629      	mov	r1, r5
 800c396:	f7f3 ff8f 	bl	80002b8 <__aeabi_dsub>
 800c39a:	4602      	mov	r2, r0
 800c39c:	460b      	mov	r3, r1
 800c39e:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48

    return q;
 800c3a2:	f107 0458 	add.w	r4, r7, #88	@ 0x58
 800c3a6:	f107 0538 	add.w	r5, r7, #56	@ 0x38
 800c3aa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800c3ac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800c3ae:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800c3b2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800c3b6:	e9d7 8916 	ldrd	r8, r9, [r7, #88]	@ 0x58
 800c3ba:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800c3be:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800c3c2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800c3c6:	ec49 8b14 	vmov	d4, r8, r9
 800c3ca:	ec45 4b15 	vmov	d5, r4, r5
 800c3ce:	ec41 0b16 	vmov	d6, r0, r1
 800c3d2:	ec43 2b17 	vmov	d7, r2, r3
}
 800c3d6:	eeb0 0a44 	vmov.f32	s0, s8
 800c3da:	eef0 0a64 	vmov.f32	s1, s9
 800c3de:	eeb0 1a45 	vmov.f32	s2, s10
 800c3e2:	eef0 1a65 	vmov.f32	s3, s11
 800c3e6:	eeb0 2a46 	vmov.f32	s4, s12
 800c3ea:	eef0 2a66 	vmov.f32	s5, s13
 800c3ee:	eeb0 3a47 	vmov.f32	s6, s14
 800c3f2:	eef0 3a67 	vmov.f32	s7, s15
 800c3f6:	37a8      	adds	r7, #168	@ 0xa8
 800c3f8:	46bd      	mov	sp, r7
 800c3fa:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800c3fe:	bf00      	nop
 800c400:	3fe00000 	.word	0x3fe00000
 800c404:	1a63c1f8 	.word	0x1a63c1f8
 800c408:	404ca5dc 	.word	0x404ca5dc
 800c40c:	00000000 	.word	0x00000000

0800c410 <convertVrVlYaw>:


// Differential Drive Kinematic Model
Velocity convertVrVlYaw(double vl_cur, double vr_cur, double yaw, double L) {
 800c410:	b5b0      	push	{r4, r5, r7, lr}
 800c412:	b09a      	sub	sp, #104	@ 0x68
 800c414:	af00      	add	r7, sp, #0
 800c416:	ed87 0b0c 	vstr	d0, [r7, #48]	@ 0x30
 800c41a:	ed87 1b0a 	vstr	d1, [r7, #40]	@ 0x28
 800c41e:	ed87 2b08 	vstr	d2, [r7, #32]
 800c422:	ed87 3b06 	vstr	d3, [r7, #24]
    Velocity vel;

    yaw = yaw / RAD_TO_DEG; // yaw (rad)
 800c426:	a33f      	add	r3, pc, #252	@ (adr r3, 800c524 <convertVrVlYaw+0x114>)
 800c428:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c42c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800c430:	f7f4 fa24 	bl	800087c <__aeabi_ddiv>
 800c434:	4602      	mov	r2, r0
 800c436:	460b      	mov	r3, r1
 800c438:	e9c7 2308 	strd	r2, r3, [r7, #32]
    v_cur_mps = (vl_cur_mps + vr_cur_mps) / 2.0;   // mps
 800c43c:	4b36      	ldr	r3, [pc, #216]	@ (800c518 <convertVrVlYaw+0x108>)
 800c43e:	e9d3 0100 	ldrd	r0, r1, [r3]
 800c442:	4b36      	ldr	r3, [pc, #216]	@ (800c51c <convertVrVlYaw+0x10c>)
 800c444:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c448:	f7f3 ff38 	bl	80002bc <__adddf3>
 800c44c:	4602      	mov	r2, r0
 800c44e:	460b      	mov	r3, r1
 800c450:	4610      	mov	r0, r2
 800c452:	4619      	mov	r1, r3
 800c454:	f04f 0200 	mov.w	r2, #0
 800c458:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800c45c:	f7f4 fa0e 	bl	800087c <__aeabi_ddiv>
 800c460:	4602      	mov	r2, r0
 800c462:	460b      	mov	r3, r1
 800c464:	492e      	ldr	r1, [pc, #184]	@ (800c520 <convertVrVlYaw+0x110>)
 800c466:	e9c1 2300 	strd	r2, r3, [r1]

    vel.vx = v_cur_mps * cos(yaw);
 800c46a:	ed97 0b08 	vldr	d0, [r7, #32]
 800c46e:	f011 fd1b 	bl	801dea8 <cos>
 800c472:	ec51 0b10 	vmov	r0, r1, d0
 800c476:	4b2a      	ldr	r3, [pc, #168]	@ (800c520 <convertVrVlYaw+0x110>)
 800c478:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c47c:	f7f4 f8d4 	bl	8000628 <__aeabi_dmul>
 800c480:	4602      	mov	r2, r0
 800c482:	460b      	mov	r3, r1
 800c484:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    vel.vy = v_cur_mps * sin(yaw);
 800c488:	ed97 0b08 	vldr	d0, [r7, #32]
 800c48c:	f011 fd68 	bl	801df60 <sin>
 800c490:	ec51 0b10 	vmov	r0, r1, d0
 800c494:	4b22      	ldr	r3, [pc, #136]	@ (800c520 <convertVrVlYaw+0x110>)
 800c496:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c49a:	f7f4 f8c5 	bl	8000628 <__aeabi_dmul>
 800c49e:	4602      	mov	r2, r0
 800c4a0:	460b      	mov	r3, r1
 800c4a2:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
    vel.v_yaw = (vr_cur_mps - vl_cur_mps) / L;    // rad/s
 800c4a6:	4b1d      	ldr	r3, [pc, #116]	@ (800c51c <convertVrVlYaw+0x10c>)
 800c4a8:	e9d3 0100 	ldrd	r0, r1, [r3]
 800c4ac:	4b1a      	ldr	r3, [pc, #104]	@ (800c518 <convertVrVlYaw+0x108>)
 800c4ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4b2:	f7f3 ff01 	bl	80002b8 <__aeabi_dsub>
 800c4b6:	4602      	mov	r2, r0
 800c4b8:	460b      	mov	r3, r1
 800c4ba:	4610      	mov	r0, r2
 800c4bc:	4619      	mov	r1, r3
 800c4be:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800c4c2:	f7f4 f9db 	bl	800087c <__aeabi_ddiv>
 800c4c6:	4602      	mov	r2, r0
 800c4c8:	460b      	mov	r3, r1
 800c4ca:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48

    return vel;
 800c4ce:	f107 0450 	add.w	r4, r7, #80	@ 0x50
 800c4d2:	f107 0538 	add.w	r5, r7, #56	@ 0x38
 800c4d6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800c4d8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800c4da:	e895 0003 	ldmia.w	r5, {r0, r1}
 800c4de:	e884 0003 	stmia.w	r4, {r0, r1}
 800c4e2:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 800c4e6:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 800c4ea:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 800c4ee:	ec45 4b15 	vmov	d5, r4, r5
 800c4f2:	ec41 0b16 	vmov	d6, r0, r1
 800c4f6:	ec43 2b17 	vmov	d7, r2, r3
}
 800c4fa:	eeb0 0a45 	vmov.f32	s0, s10
 800c4fe:	eef0 0a65 	vmov.f32	s1, s11
 800c502:	eeb0 1a46 	vmov.f32	s2, s12
 800c506:	eef0 1a66 	vmov.f32	s3, s13
 800c50a:	eeb0 2a47 	vmov.f32	s4, s14
 800c50e:	eef0 2a67 	vmov.f32	s5, s15
 800c512:	3768      	adds	r7, #104	@ 0x68
 800c514:	46bd      	mov	sp, r7
 800c516:	bdb0      	pop	{r4, r5, r7, pc}
 800c518:	2000c1d0 	.word	0x2000c1d0
 800c51c:	2000c1d8 	.word	0x2000c1d8
 800c520:	2000c1e0 	.word	0x2000c1e0
 800c524:	1a63c1f8 	.word	0x1a63c1f8
 800c528:	404ca5dc 	.word	0x404ca5dc
 800c52c:	00000000 	.word	0x00000000

0800c530 <timer_callback>:

void timer_callback(rcl_timer_t * timer, int64_t last_call_time)
{
 800c530:	b5b0      	push	{r4, r5, r7, lr}
 800c532:	b098      	sub	sp, #96	@ 0x60
 800c534:	af00      	add	r7, sp, #0
 800c536:	60f8      	str	r0, [r7, #12]
 800c538:	e9c7 2300 	strd	r2, r3, [r7]
	if (timer != NULL) {
 800c53c:	68fb      	ldr	r3, [r7, #12]
 800c53e:	2b00      	cmp	r3, #0
 800c540:	f000 8143 	beq.w	800c7ca <timer_callback+0x29a>
		//Get time actual from agent ros to mcu
		static uint64_t last_time_ns = 0;
        uint64_t time_ns = rmw_uros_epoch_nanos();
 800c544:	f003 fa42 	bl	800f9cc <rmw_uros_epoch_nanos>
 800c548:	4602      	mov	r2, r0
 800c54a:	460b      	mov	r3, r1
 800c54c:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
        odom_msg.header.stamp.sec     = time_ns / 1000000000ULL;
 800c550:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 800c554:	a3a0      	add	r3, pc, #640	@ (adr r3, 800c7d8 <timer_callback+0x2a8>)
 800c556:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c55a:	f7f4 fbfd 	bl	8000d58 <__aeabi_uldivmod>
 800c55e:	4602      	mov	r2, r0
 800c560:	460b      	mov	r3, r1
 800c562:	4ba5      	ldr	r3, [pc, #660]	@ (800c7f8 <timer_callback+0x2c8>)
 800c564:	601a      	str	r2, [r3, #0]
        odom_msg.header.stamp.nanosec = time_ns % 1000000000ULL;
 800c566:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 800c56a:	a39b      	add	r3, pc, #620	@ (adr r3, 800c7d8 <timer_callback+0x2a8>)
 800c56c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c570:	f7f4 fbf2 	bl	8000d58 <__aeabi_uldivmod>
 800c574:	4ba0      	ldr	r3, [pc, #640]	@ (800c7f8 <timer_callback+0x2c8>)
 800c576:	605a      	str	r2, [r3, #4]

        roll = MPU6050.KalmanAngleX;
 800c578:	4ba0      	ldr	r3, [pc, #640]	@ (800c7fc <timer_callback+0x2cc>)
 800c57a:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 800c57e:	49a0      	ldr	r1, [pc, #640]	@ (800c800 <timer_callback+0x2d0>)
 800c580:	e9c1 2300 	strd	r2, r3, [r1]
        pitch = MPU6050.KalmanAngleY;
 800c584:	4b9d      	ldr	r3, [pc, #628]	@ (800c7fc <timer_callback+0x2cc>)
 800c586:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
 800c58a:	499e      	ldr	r1, [pc, #632]	@ (800c804 <timer_callback+0x2d4>)
 800c58c:	e9c1 2300 	strd	r2, r3, [r1]
        yaw = MPU6050.Yaw;
 800c590:	4b9a      	ldr	r3, [pc, #616]	@ (800c7fc <timer_callback+0x2cc>)
 800c592:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800c596:	499c      	ldr	r1, [pc, #624]	@ (800c808 <timer_callback+0x2d8>)
 800c598:	e9c1 2300 	strd	r2, r3, [r1]
        geometry_msgs__msg__Quaternion q = euler_to_quaternion(0, 0, yaw);
 800c59c:	4b9a      	ldr	r3, [pc, #616]	@ (800c808 <timer_callback+0x2d8>)
 800c59e:	ed93 7b00 	vldr	d7, [r3]
 800c5a2:	eeb0 2a47 	vmov.f32	s4, s14
 800c5a6:	eef0 2a67 	vmov.f32	s5, s15
 800c5aa:	ed9f 1b8d 	vldr	d1, [pc, #564]	@ 800c7e0 <timer_callback+0x2b0>
 800c5ae:	ed9f 0b8c 	vldr	d0, [pc, #560]	@ 800c7e0 <timer_callback+0x2b0>
 800c5b2:	f7ff fdb1 	bl	800c118 <euler_to_quaternion>
 800c5b6:	eeb0 4a40 	vmov.f32	s8, s0
 800c5ba:	eef0 4a60 	vmov.f32	s9, s1
 800c5be:	eeb0 5a41 	vmov.f32	s10, s2
 800c5c2:	eef0 5a61 	vmov.f32	s11, s3
 800c5c6:	eeb0 6a42 	vmov.f32	s12, s4
 800c5ca:	eef0 6a62 	vmov.f32	s13, s5
 800c5ce:	eeb0 7a43 	vmov.f32	s14, s6
 800c5d2:	eef0 7a63 	vmov.f32	s15, s7
 800c5d6:	ed87 4b04 	vstr	d4, [r7, #16]
 800c5da:	ed87 5b06 	vstr	d5, [r7, #24]
 800c5de:	ed87 6b08 	vstr	d6, [r7, #32]
 800c5e2:	ed87 7b0a 	vstr	d7, [r7, #40]	@ 0x28


        Velocity vel = convertVrVlYaw(vr_cur, vl_cur, yaw, TRACK_WIDTH_M); // vr_cur: rpm
 800c5e6:	4b89      	ldr	r3, [pc, #548]	@ (800c80c <timer_callback+0x2dc>)
 800c5e8:	ed93 7b00 	vldr	d7, [r3]
 800c5ec:	4b88      	ldr	r3, [pc, #544]	@ (800c810 <timer_callback+0x2e0>)
 800c5ee:	ed93 6b00 	vldr	d6, [r3]
 800c5f2:	4b85      	ldr	r3, [pc, #532]	@ (800c808 <timer_callback+0x2d8>)
 800c5f4:	ed93 5b00 	vldr	d5, [r3]
 800c5f8:	ed9f 3b7b 	vldr	d3, [pc, #492]	@ 800c7e8 <timer_callback+0x2b8>
 800c5fc:	eeb0 2a45 	vmov.f32	s4, s10
 800c600:	eef0 2a65 	vmov.f32	s5, s11
 800c604:	eeb0 1a46 	vmov.f32	s2, s12
 800c608:	eef0 1a66 	vmov.f32	s3, s13
 800c60c:	eeb0 0a47 	vmov.f32	s0, s14
 800c610:	eef0 0a67 	vmov.f32	s1, s15
 800c614:	f7ff fefc 	bl	800c410 <convertVrVlYaw>
 800c618:	eeb0 5a40 	vmov.f32	s10, s0
 800c61c:	eef0 5a60 	vmov.f32	s11, s1
 800c620:	eeb0 6a41 	vmov.f32	s12, s2
 800c624:	eef0 6a61 	vmov.f32	s13, s3
 800c628:	eeb0 7a42 	vmov.f32	s14, s4
 800c62c:	eef0 7a62 	vmov.f32	s15, s5
 800c630:	ed87 5b0c 	vstr	d5, [r7, #48]	@ 0x30
 800c634:	ed87 6b0e 	vstr	d6, [r7, #56]	@ 0x38
 800c638:	ed87 7b10 	vstr	d7, [r7, #64]	@ 0x40
        // update data /odom

        double dt = (time_ns - last_time_ns) / 1e9;
 800c63c:	4b75      	ldr	r3, [pc, #468]	@ (800c814 <timer_callback+0x2e4>)
 800c63e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c642:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 800c646:	1a84      	subs	r4, r0, r2
 800c648:	eb61 0503 	sbc.w	r5, r1, r3
 800c64c:	4620      	mov	r0, r4
 800c64e:	4629      	mov	r1, r5
 800c650:	f7f3 ffb4 	bl	80005bc <__aeabi_ul2d>
 800c654:	a366      	add	r3, pc, #408	@ (adr r3, 800c7f0 <timer_callback+0x2c0>)
 800c656:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c65a:	f7f4 f90f 	bl	800087c <__aeabi_ddiv>
 800c65e:	4602      	mov	r2, r0
 800c660:	460b      	mov	r3, r1
 800c662:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
        last_time_ns = time_ns;
 800c666:	496b      	ldr	r1, [pc, #428]	@ (800c814 <timer_callback+0x2e4>)
 800c668:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800c66c:	e9c1 2300 	strd	r2, r3, [r1]

        x_pos = x_pos + vel.vx * dt;
 800c670:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 800c674:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800c678:	f7f3 ffd6 	bl	8000628 <__aeabi_dmul>
 800c67c:	4602      	mov	r2, r0
 800c67e:	460b      	mov	r3, r1
 800c680:	4610      	mov	r0, r2
 800c682:	4619      	mov	r1, r3
 800c684:	4b64      	ldr	r3, [pc, #400]	@ (800c818 <timer_callback+0x2e8>)
 800c686:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c68a:	f7f3 fe17 	bl	80002bc <__adddf3>
 800c68e:	4602      	mov	r2, r0
 800c690:	460b      	mov	r3, r1
 800c692:	4961      	ldr	r1, [pc, #388]	@ (800c818 <timer_callback+0x2e8>)
 800c694:	e9c1 2300 	strd	r2, r3, [r1]
        y_pos = y_pos + vel.vy * dt;
 800c698:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 800c69c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800c6a0:	f7f3 ffc2 	bl	8000628 <__aeabi_dmul>
 800c6a4:	4602      	mov	r2, r0
 800c6a6:	460b      	mov	r3, r1
 800c6a8:	4610      	mov	r0, r2
 800c6aa:	4619      	mov	r1, r3
 800c6ac:	4b5b      	ldr	r3, [pc, #364]	@ (800c81c <timer_callback+0x2ec>)
 800c6ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6b2:	f7f3 fe03 	bl	80002bc <__adddf3>
 800c6b6:	4602      	mov	r2, r0
 800c6b8:	460b      	mov	r3, r1
 800c6ba:	4958      	ldr	r1, [pc, #352]	@ (800c81c <timer_callback+0x2ec>)
 800c6bc:	e9c1 2300 	strd	r2, r3, [r1]

        odom_msg.pose.pose.position.x = x_pos;
 800c6c0:	4b55      	ldr	r3, [pc, #340]	@ (800c818 <timer_callback+0x2e8>)
 800c6c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6c6:	494c      	ldr	r1, [pc, #304]	@ (800c7f8 <timer_callback+0x2c8>)
 800c6c8:	e9c1 2308 	strd	r2, r3, [r1, #32]
        odom_msg.pose.pose.position.y = y_pos;
 800c6cc:	4b53      	ldr	r3, [pc, #332]	@ (800c81c <timer_callback+0x2ec>)
 800c6ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6d2:	4949      	ldr	r1, [pc, #292]	@ (800c7f8 <timer_callback+0x2c8>)
 800c6d4:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
        odom_msg.pose.pose.position.z = z_pos;
 800c6d8:	4b51      	ldr	r3, [pc, #324]	@ (800c820 <timer_callback+0x2f0>)
 800c6da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6de:	4946      	ldr	r1, [pc, #280]	@ (800c7f8 <timer_callback+0x2c8>)
 800c6e0:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
        odom_msg.pose.pose.orientation =	 q;
 800c6e4:	4b44      	ldr	r3, [pc, #272]	@ (800c7f8 <timer_callback+0x2c8>)
 800c6e6:	f103 0438 	add.w	r4, r3, #56	@ 0x38
 800c6ea:	f107 0510 	add.w	r5, r7, #16
 800c6ee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800c6f0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800c6f2:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800c6f6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

        odom_msg.twist.twist.linear.x = v_cur_mps;
 800c6fa:	4b4a      	ldr	r3, [pc, #296]	@ (800c824 <timer_callback+0x2f4>)
 800c6fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c700:	493d      	ldr	r1, [pc, #244]	@ (800c7f8 <timer_callback+0x2c8>)
 800c702:	e9c1 235e 	strd	r2, r3, [r1, #376]	@ 0x178
        odom_msg.twist.twist.linear.y = 0.00;
 800c706:	493c      	ldr	r1, [pc, #240]	@ (800c7f8 <timer_callback+0x2c8>)
 800c708:	f04f 0200 	mov.w	r2, #0
 800c70c:	f04f 0300 	mov.w	r3, #0
 800c710:	e9c1 2360 	strd	r2, r3, [r1, #384]	@ 0x180
        odom_msg.twist.twist.angular.z = vel.v_yaw;
 800c714:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800c718:	4937      	ldr	r1, [pc, #220]	@ (800c7f8 <timer_callback+0x2c8>)
 800c71a:	e9c1 2368 	strd	r2, r3, [r1, #416]	@ 0x1a0


        tf.header.stamp.sec = time_ns / 1000000000ULL;
 800c71e:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 800c722:	a32d      	add	r3, pc, #180	@ (adr r3, 800c7d8 <timer_callback+0x2a8>)
 800c724:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c728:	f7f4 fb16 	bl	8000d58 <__aeabi_uldivmod>
 800c72c:	4602      	mov	r2, r0
 800c72e:	460b      	mov	r3, r1
 800c730:	4b3d      	ldr	r3, [pc, #244]	@ (800c828 <timer_callback+0x2f8>)
 800c732:	601a      	str	r2, [r3, #0]
        tf.header.stamp.nanosec = time_ns % 1000000000ULL;
 800c734:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 800c738:	a327      	add	r3, pc, #156	@ (adr r3, 800c7d8 <timer_callback+0x2a8>)
 800c73a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c73e:	f7f4 fb0b 	bl	8000d58 <__aeabi_uldivmod>
 800c742:	4b39      	ldr	r3, [pc, #228]	@ (800c828 <timer_callback+0x2f8>)
 800c744:	605a      	str	r2, [r3, #4]

        tf.transform.translation.x = x_pos;
 800c746:	4b34      	ldr	r3, [pc, #208]	@ (800c818 <timer_callback+0x2e8>)
 800c748:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c74c:	4936      	ldr	r1, [pc, #216]	@ (800c828 <timer_callback+0x2f8>)
 800c74e:	e9c1 2308 	strd	r2, r3, [r1, #32]
        tf.transform.translation.y = y_pos;
 800c752:	4b32      	ldr	r3, [pc, #200]	@ (800c81c <timer_callback+0x2ec>)
 800c754:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c758:	4933      	ldr	r1, [pc, #204]	@ (800c828 <timer_callback+0x2f8>)
 800c75a:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
        tf.transform.translation.z = z_pos;
 800c75e:	4b30      	ldr	r3, [pc, #192]	@ (800c820 <timer_callback+0x2f0>)
 800c760:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c764:	4930      	ldr	r1, [pc, #192]	@ (800c828 <timer_callback+0x2f8>)
 800c766:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30

        tf.transform.rotation = q;
 800c76a:	4b2f      	ldr	r3, [pc, #188]	@ (800c828 <timer_callback+0x2f8>)
 800c76c:	f103 0438 	add.w	r4, r3, #56	@ 0x38
 800c770:	f107 0510 	add.w	r5, r7, #16
 800c774:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800c776:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800c778:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800c77c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

        tf_msg.transforms.data = &tf;
 800c780:	4b2a      	ldr	r3, [pc, #168]	@ (800c82c <timer_callback+0x2fc>)
 800c782:	4a29      	ldr	r2, [pc, #164]	@ (800c828 <timer_callback+0x2f8>)
 800c784:	601a      	str	r2, [r3, #0]
        tf_msg.transforms.size = 1;
 800c786:	4b29      	ldr	r3, [pc, #164]	@ (800c82c <timer_callback+0x2fc>)
 800c788:	2201      	movs	r2, #1
 800c78a:	605a      	str	r2, [r3, #4]
        tf_msg.transforms.capacity = 1;
 800c78c:	4b27      	ldr	r3, [pc, #156]	@ (800c82c <timer_callback+0x2fc>)
 800c78e:	2201      	movs	r2, #1
 800c790:	609a      	str	r2, [r3, #8]
		RCSOFTCHECK(rcl_publish(&odom_pub, &odom_msg, NULL));
 800c792:	2200      	movs	r2, #0
 800c794:	4918      	ldr	r1, [pc, #96]	@ (800c7f8 <timer_callback+0x2c8>)
 800c796:	4826      	ldr	r0, [pc, #152]	@ (800c830 <timer_callback+0x300>)
 800c798:	f001 ff2e 	bl	800e5f8 <rcl_publish>
 800c79c:	64f8      	str	r0, [r7, #76]	@ 0x4c
 800c79e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c7a0:	2b00      	cmp	r3, #0
 800c7a2:	d004      	beq.n	800c7ae <timer_callback+0x27e>
 800c7a4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c7a6:	216e      	movs	r1, #110	@ 0x6e
 800c7a8:	4822      	ldr	r0, [pc, #136]	@ (800c834 <timer_callback+0x304>)
 800c7aa:	f010 f859 	bl	801c860 <iprintf>
		RCSOFTCHECK(rcl_publish(&tf_pub, &tf_msg, NULL));
 800c7ae:	2200      	movs	r2, #0
 800c7b0:	491e      	ldr	r1, [pc, #120]	@ (800c82c <timer_callback+0x2fc>)
 800c7b2:	4821      	ldr	r0, [pc, #132]	@ (800c838 <timer_callback+0x308>)
 800c7b4:	f001 ff20 	bl	800e5f8 <rcl_publish>
 800c7b8:	64b8      	str	r0, [r7, #72]	@ 0x48
 800c7ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c7bc:	2b00      	cmp	r3, #0
 800c7be:	d004      	beq.n	800c7ca <timer_callback+0x29a>
 800c7c0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c7c2:	216f      	movs	r1, #111	@ 0x6f
 800c7c4:	481b      	ldr	r0, [pc, #108]	@ (800c834 <timer_callback+0x304>)
 800c7c6:	f010 f84b 	bl	801c860 <iprintf>
	}
}
 800c7ca:	bf00      	nop
 800c7cc:	3760      	adds	r7, #96	@ 0x60
 800c7ce:	46bd      	mov	sp, r7
 800c7d0:	bdb0      	pop	{r4, r5, r7, pc}
 800c7d2:	bf00      	nop
 800c7d4:	f3af 8000 	nop.w
 800c7d8:	3b9aca00 	.word	0x3b9aca00
	...
 800c7e8:	40000000 	.word	0x40000000
 800c7ec:	3fd33333 	.word	0x3fd33333
 800c7f0:	00000000 	.word	0x00000000
 800c7f4:	41cdcd65 	.word	0x41cdcd65
 800c7f8:	2000c308 	.word	0x2000c308
 800c7fc:	2000c240 	.word	0x2000c240
 800c800:	2000c1f8 	.word	0x2000c1f8
 800c804:	2000c200 	.word	0x2000c200
 800c808:	2000c208 	.word	0x2000c208
 800c80c:	2000c1e8 	.word	0x2000c1e8
 800c810:	2000c1f0 	.word	0x2000c1f0
 800c814:	2000c668 	.word	0x2000c668
 800c818:	2000c1b8 	.word	0x2000c1b8
 800c81c:	2000c1c0 	.word	0x2000c1c0
 800c820:	2000c1c8 	.word	0x2000c1c8
 800c824:	2000c1e0 	.word	0x2000c1e0
 800c828:	2000c5d0 	.word	0x2000c5d0
 800c82c:	2000c628 	.word	0x2000c628
 800c830:	2000c2a8 	.word	0x2000c2a8
 800c834:	0801f3d0 	.word	0x0801f3d0
 800c838:	2000c2ac 	.word	0x2000c2ac
 800c83c:	00000000 	.word	0x00000000

0800c840 <cmd_vel_callback>:

void cmd_vel_callback(const void * msgin)
{
 800c840:	b5b0      	push	{r4, r5, r7, lr}
 800c842:	b084      	sub	sp, #16
 800c844:	af00      	add	r7, sp, #0
 800c846:	6078      	str	r0, [r7, #4]
  // Cast received message to used type
  const geometry_msgs__msg__Twist * msg = (const geometry_msgs__msg__Twist *)msgin;
 800c848:	687b      	ldr	r3, [r7, #4]
 800c84a:	60fb      	str	r3, [r7, #12]

   v_mps = msg->linear.x;
 800c84c:	68fb      	ldr	r3, [r7, #12]
 800c84e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c852:	4931      	ldr	r1, [pc, #196]	@ (800c918 <cmd_vel_callback+0xd8>)
 800c854:	e9c1 2300 	strd	r2, r3, [r1]
   omega = msg->angular.z;
 800c858:	68fb      	ldr	r3, [r7, #12]
 800c85a:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 800c85e:	492f      	ldr	r1, [pc, #188]	@ (800c91c <cmd_vel_callback+0xdc>)
 800c860:	e9c1 2300 	strd	r2, r3, [r1]

   vl = (2 * v_mps - omega * TRACK_WIDTH_M) / 2; // m/s
 800c864:	4b2c      	ldr	r3, [pc, #176]	@ (800c918 <cmd_vel_callback+0xd8>)
 800c866:	e9d3 0100 	ldrd	r0, r1, [r3]
 800c86a:	4602      	mov	r2, r0
 800c86c:	460b      	mov	r3, r1
 800c86e:	f7f3 fd25 	bl	80002bc <__adddf3>
 800c872:	4602      	mov	r2, r0
 800c874:	460b      	mov	r3, r1
 800c876:	4614      	mov	r4, r2
 800c878:	461d      	mov	r5, r3
 800c87a:	4b28      	ldr	r3, [pc, #160]	@ (800c91c <cmd_vel_callback+0xdc>)
 800c87c:	e9d3 0100 	ldrd	r0, r1, [r3]
 800c880:	a323      	add	r3, pc, #140	@ (adr r3, 800c910 <cmd_vel_callback+0xd0>)
 800c882:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c886:	f7f3 fecf 	bl	8000628 <__aeabi_dmul>
 800c88a:	4602      	mov	r2, r0
 800c88c:	460b      	mov	r3, r1
 800c88e:	4620      	mov	r0, r4
 800c890:	4629      	mov	r1, r5
 800c892:	f7f3 fd11 	bl	80002b8 <__aeabi_dsub>
 800c896:	4602      	mov	r2, r0
 800c898:	460b      	mov	r3, r1
 800c89a:	4610      	mov	r0, r2
 800c89c:	4619      	mov	r1, r3
 800c89e:	f04f 0200 	mov.w	r2, #0
 800c8a2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800c8a6:	f7f3 ffe9 	bl	800087c <__aeabi_ddiv>
 800c8aa:	4602      	mov	r2, r0
 800c8ac:	460b      	mov	r3, r1
 800c8ae:	491c      	ldr	r1, [pc, #112]	@ (800c920 <cmd_vel_callback+0xe0>)
 800c8b0:	e9c1 2300 	strd	r2, r3, [r1]
   vr = (2 * v_mps + omega * TRACK_WIDTH_M) / 2; // m/s
 800c8b4:	4b18      	ldr	r3, [pc, #96]	@ (800c918 <cmd_vel_callback+0xd8>)
 800c8b6:	e9d3 0100 	ldrd	r0, r1, [r3]
 800c8ba:	4602      	mov	r2, r0
 800c8bc:	460b      	mov	r3, r1
 800c8be:	f7f3 fcfd 	bl	80002bc <__adddf3>
 800c8c2:	4602      	mov	r2, r0
 800c8c4:	460b      	mov	r3, r1
 800c8c6:	4614      	mov	r4, r2
 800c8c8:	461d      	mov	r5, r3
 800c8ca:	4b14      	ldr	r3, [pc, #80]	@ (800c91c <cmd_vel_callback+0xdc>)
 800c8cc:	e9d3 0100 	ldrd	r0, r1, [r3]
 800c8d0:	a30f      	add	r3, pc, #60	@ (adr r3, 800c910 <cmd_vel_callback+0xd0>)
 800c8d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8d6:	f7f3 fea7 	bl	8000628 <__aeabi_dmul>
 800c8da:	4602      	mov	r2, r0
 800c8dc:	460b      	mov	r3, r1
 800c8de:	4620      	mov	r0, r4
 800c8e0:	4629      	mov	r1, r5
 800c8e2:	f7f3 fceb 	bl	80002bc <__adddf3>
 800c8e6:	4602      	mov	r2, r0
 800c8e8:	460b      	mov	r3, r1
 800c8ea:	4610      	mov	r0, r2
 800c8ec:	4619      	mov	r1, r3
 800c8ee:	f04f 0200 	mov.w	r2, #0
 800c8f2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800c8f6:	f7f3 ffc1 	bl	800087c <__aeabi_ddiv>
 800c8fa:	4602      	mov	r2, r0
 800c8fc:	460b      	mov	r3, r1
 800c8fe:	4909      	ldr	r1, [pc, #36]	@ (800c924 <cmd_vel_callback+0xe4>)
 800c900:	e9c1 2300 	strd	r2, r3, [r1]
}
 800c904:	bf00      	nop
 800c906:	3710      	adds	r7, #16
 800c908:	46bd      	mov	sp, r7
 800c90a:	bdb0      	pop	{r4, r5, r7, pc}
 800c90c:	f3af 8000 	nop.w
 800c910:	40000000 	.word	0x40000000
 800c914:	3fd33333 	.word	0x3fd33333
 800c918:	2000c220 	.word	0x2000c220
 800c91c:	2000c228 	.word	0x2000c228
 800c920:	2000c230 	.word	0x2000c230
 800c924:	2000c238 	.word	0x2000c238

0800c928 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 800c928:	4b04      	ldr	r3, [pc, #16]	@ (800c93c <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x14>)
 800c92a:	681a      	ldr	r2, [r3, #0]
 800c92c:	b10a      	cbz	r2, 800c932 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0xa>
 800c92e:	4803      	ldr	r0, [pc, #12]	@ (800c93c <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x14>)
 800c930:	4770      	bx	lr
 800c932:	4a03      	ldr	r2, [pc, #12]	@ (800c940 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x18>)
 800c934:	4801      	ldr	r0, [pc, #4]	@ (800c93c <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x14>)
 800c936:	6812      	ldr	r2, [r2, #0]
 800c938:	601a      	str	r2, [r3, #0]
 800c93a:	4770      	bx	lr
 800c93c:	200000b0 	.word	0x200000b0
 800c940:	20000404 	.word	0x20000404

0800c944 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 800c944:	4a02      	ldr	r2, [pc, #8]	@ (800c950 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0xc>)
 800c946:	4b03      	ldr	r3, [pc, #12]	@ (800c954 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x10>)
 800c948:	6812      	ldr	r2, [r2, #0]
 800c94a:	601a      	str	r2, [r3, #0]
 800c94c:	4770      	bx	lr
 800c94e:	bf00      	nop
 800c950:	20000404 	.word	0x20000404
 800c954:	200000b0 	.word	0x200000b0

0800c958 <geometry_msgs__msg__Twist__rosidl_typesupport_introspection_c__Twist_init_function>:
 800c958:	f003 bf78 	b.w	801084c <geometry_msgs__msg__Twist__init>

0800c95c <geometry_msgs__msg__Twist__rosidl_typesupport_introspection_c__Twist_fini_function>:
 800c95c:	f003 bf96 	b.w	801088c <geometry_msgs__msg__Twist__fini>

0800c960 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 800c960:	b510      	push	{r4, lr}
 800c962:	f000 f819 	bl	800c998 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800c966:	4c07      	ldr	r4, [pc, #28]	@ (800c984 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x24>)
 800c968:	60e0      	str	r0, [r4, #12]
 800c96a:	f000 f815 	bl	800c998 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800c96e:	4b06      	ldr	r3, [pc, #24]	@ (800c988 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x28>)
 800c970:	64a0      	str	r0, [r4, #72]	@ 0x48
 800c972:	681a      	ldr	r2, [r3, #0]
 800c974:	b10a      	cbz	r2, 800c97a <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x1a>
 800c976:	4804      	ldr	r0, [pc, #16]	@ (800c988 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x28>)
 800c978:	bd10      	pop	{r4, pc}
 800c97a:	4a04      	ldr	r2, [pc, #16]	@ (800c98c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x2c>)
 800c97c:	4802      	ldr	r0, [pc, #8]	@ (800c988 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x28>)
 800c97e:	6812      	ldr	r2, [r2, #0]
 800c980:	601a      	str	r2, [r3, #0]
 800c982:	bd10      	pop	{r4, pc}
 800c984:	200000e8 	.word	0x200000e8
 800c988:	200000d0 	.word	0x200000d0
 800c98c:	20000408 	.word	0x20000408

0800c990 <geometry_msgs__msg__Vector3__rosidl_typesupport_introspection_c__Vector3_init_function>:
 800c990:	f003 bfb8 	b.w	8010904 <geometry_msgs__msg__Vector3__init>

0800c994 <geometry_msgs__msg__Vector3__rosidl_typesupport_introspection_c__Vector3_fini_function>:
 800c994:	f003 bfba 	b.w	801090c <geometry_msgs__msg__Vector3__fini>

0800c998 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>:
 800c998:	4b04      	ldr	r3, [pc, #16]	@ (800c9ac <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x14>)
 800c99a:	681a      	ldr	r2, [r3, #0]
 800c99c:	b10a      	cbz	r2, 800c9a2 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0xa>
 800c99e:	4803      	ldr	r0, [pc, #12]	@ (800c9ac <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x14>)
 800c9a0:	4770      	bx	lr
 800c9a2:	4a03      	ldr	r2, [pc, #12]	@ (800c9b0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x18>)
 800c9a4:	4801      	ldr	r0, [pc, #4]	@ (800c9ac <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x14>)
 800c9a6:	6812      	ldr	r2, [r2, #0]
 800c9a8:	601a      	str	r2, [r3, #0]
 800c9aa:	4770      	bx	lr
 800c9ac:	20000160 	.word	0x20000160
 800c9b0:	20000408 	.word	0x20000408

0800c9b4 <get_serialized_size_geometry_msgs__msg__Twist>:
 800c9b4:	b570      	push	{r4, r5, r6, lr}
 800c9b6:	4604      	mov	r4, r0
 800c9b8:	b148      	cbz	r0, 800c9ce <get_serialized_size_geometry_msgs__msg__Twist+0x1a>
 800c9ba:	460d      	mov	r5, r1
 800c9bc:	f000 f86a 	bl	800ca94 <get_serialized_size_geometry_msgs__msg__Vector3>
 800c9c0:	4606      	mov	r6, r0
 800c9c2:	1829      	adds	r1, r5, r0
 800c9c4:	f104 0018 	add.w	r0, r4, #24
 800c9c8:	f000 f864 	bl	800ca94 <get_serialized_size_geometry_msgs__msg__Vector3>
 800c9cc:	4430      	add	r0, r6
 800c9ce:	bd70      	pop	{r4, r5, r6, pc}

0800c9d0 <_Twist__cdr_deserialize>:
 800c9d0:	b570      	push	{r4, r5, r6, lr}
 800c9d2:	460c      	mov	r4, r1
 800c9d4:	b189      	cbz	r1, 800c9fa <_Twist__cdr_deserialize+0x2a>
 800c9d6:	4605      	mov	r5, r0
 800c9d8:	f000 f8e8 	bl	800cbac <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800c9dc:	6843      	ldr	r3, [r0, #4]
 800c9de:	4621      	mov	r1, r4
 800c9e0:	68db      	ldr	r3, [r3, #12]
 800c9e2:	4628      	mov	r0, r5
 800c9e4:	4798      	blx	r3
 800c9e6:	f000 f8e1 	bl	800cbac <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800c9ea:	6843      	ldr	r3, [r0, #4]
 800c9ec:	f104 0118 	add.w	r1, r4, #24
 800c9f0:	4628      	mov	r0, r5
 800c9f2:	68db      	ldr	r3, [r3, #12]
 800c9f4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800c9f8:	4718      	bx	r3
 800c9fa:	4608      	mov	r0, r1
 800c9fc:	bd70      	pop	{r4, r5, r6, pc}
 800c9fe:	bf00      	nop

0800ca00 <_Twist__cdr_serialize>:
 800ca00:	b198      	cbz	r0, 800ca2a <_Twist__cdr_serialize+0x2a>
 800ca02:	b570      	push	{r4, r5, r6, lr}
 800ca04:	460d      	mov	r5, r1
 800ca06:	4604      	mov	r4, r0
 800ca08:	f000 f8d0 	bl	800cbac <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800ca0c:	6843      	ldr	r3, [r0, #4]
 800ca0e:	4629      	mov	r1, r5
 800ca10:	689b      	ldr	r3, [r3, #8]
 800ca12:	4620      	mov	r0, r4
 800ca14:	4798      	blx	r3
 800ca16:	f000 f8c9 	bl	800cbac <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800ca1a:	6843      	ldr	r3, [r0, #4]
 800ca1c:	4629      	mov	r1, r5
 800ca1e:	f104 0018 	add.w	r0, r4, #24
 800ca22:	689b      	ldr	r3, [r3, #8]
 800ca24:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800ca28:	4718      	bx	r3
 800ca2a:	4770      	bx	lr

0800ca2c <_Twist__get_serialized_size>:
 800ca2c:	b538      	push	{r3, r4, r5, lr}
 800ca2e:	4604      	mov	r4, r0
 800ca30:	b148      	cbz	r0, 800ca46 <_Twist__get_serialized_size+0x1a>
 800ca32:	2100      	movs	r1, #0
 800ca34:	f000 f82e 	bl	800ca94 <get_serialized_size_geometry_msgs__msg__Vector3>
 800ca38:	4605      	mov	r5, r0
 800ca3a:	4601      	mov	r1, r0
 800ca3c:	f104 0018 	add.w	r0, r4, #24
 800ca40:	f000 f828 	bl	800ca94 <get_serialized_size_geometry_msgs__msg__Vector3>
 800ca44:	4428      	add	r0, r5
 800ca46:	bd38      	pop	{r3, r4, r5, pc}

0800ca48 <_Twist__max_serialized_size>:
 800ca48:	b510      	push	{r4, lr}
 800ca4a:	b082      	sub	sp, #8
 800ca4c:	2301      	movs	r3, #1
 800ca4e:	2100      	movs	r1, #0
 800ca50:	f10d 0007 	add.w	r0, sp, #7
 800ca54:	f88d 3007 	strb.w	r3, [sp, #7]
 800ca58:	f000 f88e 	bl	800cb78 <max_serialized_size_geometry_msgs__msg__Vector3>
 800ca5c:	4604      	mov	r4, r0
 800ca5e:	4601      	mov	r1, r0
 800ca60:	f10d 0007 	add.w	r0, sp, #7
 800ca64:	f000 f888 	bl	800cb78 <max_serialized_size_geometry_msgs__msg__Vector3>
 800ca68:	4420      	add	r0, r4
 800ca6a:	b002      	add	sp, #8
 800ca6c:	bd10      	pop	{r4, pc}
 800ca6e:	bf00      	nop

0800ca70 <max_serialized_size_geometry_msgs__msg__Twist>:
 800ca70:	2301      	movs	r3, #1
 800ca72:	b570      	push	{r4, r5, r6, lr}
 800ca74:	7003      	strb	r3, [r0, #0]
 800ca76:	4605      	mov	r5, r0
 800ca78:	460e      	mov	r6, r1
 800ca7a:	f000 f87d 	bl	800cb78 <max_serialized_size_geometry_msgs__msg__Vector3>
 800ca7e:	4604      	mov	r4, r0
 800ca80:	1831      	adds	r1, r6, r0
 800ca82:	4628      	mov	r0, r5
 800ca84:	f000 f878 	bl	800cb78 <max_serialized_size_geometry_msgs__msg__Vector3>
 800ca88:	4420      	add	r0, r4
 800ca8a:	bd70      	pop	{r4, r5, r6, pc}

0800ca8c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 800ca8c:	4800      	ldr	r0, [pc, #0]	@ (800ca90 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x4>)
 800ca8e:	4770      	bx	lr
 800ca90:	2000022c 	.word	0x2000022c

0800ca94 <get_serialized_size_geometry_msgs__msg__Vector3>:
 800ca94:	b1b8      	cbz	r0, 800cac6 <get_serialized_size_geometry_msgs__msg__Vector3+0x32>
 800ca96:	b570      	push	{r4, r5, r6, lr}
 800ca98:	460d      	mov	r5, r1
 800ca9a:	4628      	mov	r0, r5
 800ca9c:	2108      	movs	r1, #8
 800ca9e:	f001 fb7b 	bl	800e198 <ucdr_alignment>
 800caa2:	2108      	movs	r1, #8
 800caa4:	186e      	adds	r6, r5, r1
 800caa6:	4406      	add	r6, r0
 800caa8:	4630      	mov	r0, r6
 800caaa:	f001 fb75 	bl	800e198 <ucdr_alignment>
 800caae:	f100 0408 	add.w	r4, r0, #8
 800cab2:	4434      	add	r4, r6
 800cab4:	2108      	movs	r1, #8
 800cab6:	4620      	mov	r0, r4
 800cab8:	f001 fb6e 	bl	800e198 <ucdr_alignment>
 800cabc:	f1c5 0508 	rsb	r5, r5, #8
 800cac0:	4405      	add	r5, r0
 800cac2:	1928      	adds	r0, r5, r4
 800cac4:	bd70      	pop	{r4, r5, r6, pc}
 800cac6:	4770      	bx	lr

0800cac8 <_Vector3__cdr_deserialize>:
 800cac8:	b538      	push	{r3, r4, r5, lr}
 800caca:	460c      	mov	r4, r1
 800cacc:	b171      	cbz	r1, 800caec <_Vector3__cdr_deserialize+0x24>
 800cace:	4605      	mov	r5, r0
 800cad0:	f001 f984 	bl	800dddc <ucdr_deserialize_double>
 800cad4:	f104 0108 	add.w	r1, r4, #8
 800cad8:	4628      	mov	r0, r5
 800cada:	f001 f97f 	bl	800dddc <ucdr_deserialize_double>
 800cade:	f104 0110 	add.w	r1, r4, #16
 800cae2:	4628      	mov	r0, r5
 800cae4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cae8:	f001 b978 	b.w	800dddc <ucdr_deserialize_double>
 800caec:	4608      	mov	r0, r1
 800caee:	bd38      	pop	{r3, r4, r5, pc}

0800caf0 <_Vector3__cdr_serialize>:
 800caf0:	b198      	cbz	r0, 800cb1a <_Vector3__cdr_serialize+0x2a>
 800caf2:	b538      	push	{r3, r4, r5, lr}
 800caf4:	ed90 0b00 	vldr	d0, [r0]
 800caf8:	460d      	mov	r5, r1
 800cafa:	4604      	mov	r4, r0
 800cafc:	4608      	mov	r0, r1
 800cafe:	f000 ffdd 	bl	800dabc <ucdr_serialize_double>
 800cb02:	ed94 0b02 	vldr	d0, [r4, #8]
 800cb06:	4628      	mov	r0, r5
 800cb08:	f000 ffd8 	bl	800dabc <ucdr_serialize_double>
 800cb0c:	ed94 0b04 	vldr	d0, [r4, #16]
 800cb10:	4628      	mov	r0, r5
 800cb12:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cb16:	f000 bfd1 	b.w	800dabc <ucdr_serialize_double>
 800cb1a:	4770      	bx	lr

0800cb1c <_Vector3__get_serialized_size>:
 800cb1c:	b1a0      	cbz	r0, 800cb48 <_Vector3__get_serialized_size+0x2c>
 800cb1e:	b538      	push	{r3, r4, r5, lr}
 800cb20:	2108      	movs	r1, #8
 800cb22:	2000      	movs	r0, #0
 800cb24:	f001 fb38 	bl	800e198 <ucdr_alignment>
 800cb28:	f100 0508 	add.w	r5, r0, #8
 800cb2c:	2108      	movs	r1, #8
 800cb2e:	4628      	mov	r0, r5
 800cb30:	f001 fb32 	bl	800e198 <ucdr_alignment>
 800cb34:	f100 0408 	add.w	r4, r0, #8
 800cb38:	442c      	add	r4, r5
 800cb3a:	2108      	movs	r1, #8
 800cb3c:	4620      	mov	r0, r4
 800cb3e:	f001 fb2b 	bl	800e198 <ucdr_alignment>
 800cb42:	3008      	adds	r0, #8
 800cb44:	4420      	add	r0, r4
 800cb46:	bd38      	pop	{r3, r4, r5, pc}
 800cb48:	4770      	bx	lr
 800cb4a:	bf00      	nop

0800cb4c <_Vector3__max_serialized_size>:
 800cb4c:	b538      	push	{r3, r4, r5, lr}
 800cb4e:	2108      	movs	r1, #8
 800cb50:	2000      	movs	r0, #0
 800cb52:	f001 fb21 	bl	800e198 <ucdr_alignment>
 800cb56:	f100 0508 	add.w	r5, r0, #8
 800cb5a:	2108      	movs	r1, #8
 800cb5c:	4628      	mov	r0, r5
 800cb5e:	f001 fb1b 	bl	800e198 <ucdr_alignment>
 800cb62:	f100 0408 	add.w	r4, r0, #8
 800cb66:	442c      	add	r4, r5
 800cb68:	2108      	movs	r1, #8
 800cb6a:	4620      	mov	r0, r4
 800cb6c:	f001 fb14 	bl	800e198 <ucdr_alignment>
 800cb70:	3008      	adds	r0, #8
 800cb72:	4420      	add	r0, r4
 800cb74:	bd38      	pop	{r3, r4, r5, pc}
 800cb76:	bf00      	nop

0800cb78 <max_serialized_size_geometry_msgs__msg__Vector3>:
 800cb78:	b570      	push	{r4, r5, r6, lr}
 800cb7a:	2301      	movs	r3, #1
 800cb7c:	460c      	mov	r4, r1
 800cb7e:	7003      	strb	r3, [r0, #0]
 800cb80:	2108      	movs	r1, #8
 800cb82:	4620      	mov	r0, r4
 800cb84:	f001 fb08 	bl	800e198 <ucdr_alignment>
 800cb88:	2108      	movs	r1, #8
 800cb8a:	1863      	adds	r3, r4, r1
 800cb8c:	18c6      	adds	r6, r0, r3
 800cb8e:	4630      	mov	r0, r6
 800cb90:	f001 fb02 	bl	800e198 <ucdr_alignment>
 800cb94:	f100 0508 	add.w	r5, r0, #8
 800cb98:	4435      	add	r5, r6
 800cb9a:	2108      	movs	r1, #8
 800cb9c:	4628      	mov	r0, r5
 800cb9e:	f001 fafb 	bl	800e198 <ucdr_alignment>
 800cba2:	f1c4 0408 	rsb	r4, r4, #8
 800cba6:	4420      	add	r0, r4
 800cba8:	4428      	add	r0, r5
 800cbaa:	bd70      	pop	{r4, r5, r6, pc}

0800cbac <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>:
 800cbac:	4800      	ldr	r0, [pc, #0]	@ (800cbb0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x4>)
 800cbae:	4770      	bx	lr
 800cbb0:	20000260 	.word	0x20000260

0800cbb4 <ucdr_serialize_bool>:
 800cbb4:	b538      	push	{r3, r4, r5, lr}
 800cbb6:	460d      	mov	r5, r1
 800cbb8:	2101      	movs	r1, #1
 800cbba:	4604      	mov	r4, r0
 800cbbc:	f001 faa0 	bl	800e100 <ucdr_check_final_buffer_behavior>
 800cbc0:	b148      	cbz	r0, 800cbd6 <ucdr_serialize_bool+0x22>
 800cbc2:	68a3      	ldr	r3, [r4, #8]
 800cbc4:	701d      	strb	r5, [r3, #0]
 800cbc6:	68a2      	ldr	r2, [r4, #8]
 800cbc8:	6923      	ldr	r3, [r4, #16]
 800cbca:	2101      	movs	r1, #1
 800cbcc:	440a      	add	r2, r1
 800cbce:	440b      	add	r3, r1
 800cbd0:	60a2      	str	r2, [r4, #8]
 800cbd2:	6123      	str	r3, [r4, #16]
 800cbd4:	7561      	strb	r1, [r4, #21]
 800cbd6:	7da0      	ldrb	r0, [r4, #22]
 800cbd8:	f080 0001 	eor.w	r0, r0, #1
 800cbdc:	bd38      	pop	{r3, r4, r5, pc}
 800cbde:	bf00      	nop

0800cbe0 <ucdr_deserialize_bool>:
 800cbe0:	b538      	push	{r3, r4, r5, lr}
 800cbe2:	460d      	mov	r5, r1
 800cbe4:	2101      	movs	r1, #1
 800cbe6:	4604      	mov	r4, r0
 800cbe8:	f001 fa8a 	bl	800e100 <ucdr_check_final_buffer_behavior>
 800cbec:	b160      	cbz	r0, 800cc08 <ucdr_deserialize_bool+0x28>
 800cbee:	68a2      	ldr	r2, [r4, #8]
 800cbf0:	6923      	ldr	r3, [r4, #16]
 800cbf2:	f812 1b01 	ldrb.w	r1, [r2], #1
 800cbf6:	3900      	subs	r1, #0
 800cbf8:	bf18      	it	ne
 800cbfa:	2101      	movne	r1, #1
 800cbfc:	7029      	strb	r1, [r5, #0]
 800cbfe:	3301      	adds	r3, #1
 800cc00:	2101      	movs	r1, #1
 800cc02:	60a2      	str	r2, [r4, #8]
 800cc04:	6123      	str	r3, [r4, #16]
 800cc06:	7561      	strb	r1, [r4, #21]
 800cc08:	7da0      	ldrb	r0, [r4, #22]
 800cc0a:	f080 0001 	eor.w	r0, r0, #1
 800cc0e:	bd38      	pop	{r3, r4, r5, pc}

0800cc10 <ucdr_serialize_uint8_t>:
 800cc10:	b538      	push	{r3, r4, r5, lr}
 800cc12:	460d      	mov	r5, r1
 800cc14:	2101      	movs	r1, #1
 800cc16:	4604      	mov	r4, r0
 800cc18:	f001 fa72 	bl	800e100 <ucdr_check_final_buffer_behavior>
 800cc1c:	b148      	cbz	r0, 800cc32 <ucdr_serialize_uint8_t+0x22>
 800cc1e:	68a3      	ldr	r3, [r4, #8]
 800cc20:	701d      	strb	r5, [r3, #0]
 800cc22:	68a2      	ldr	r2, [r4, #8]
 800cc24:	6923      	ldr	r3, [r4, #16]
 800cc26:	2101      	movs	r1, #1
 800cc28:	440a      	add	r2, r1
 800cc2a:	440b      	add	r3, r1
 800cc2c:	60a2      	str	r2, [r4, #8]
 800cc2e:	6123      	str	r3, [r4, #16]
 800cc30:	7561      	strb	r1, [r4, #21]
 800cc32:	7da0      	ldrb	r0, [r4, #22]
 800cc34:	f080 0001 	eor.w	r0, r0, #1
 800cc38:	bd38      	pop	{r3, r4, r5, pc}
 800cc3a:	bf00      	nop

0800cc3c <ucdr_deserialize_uint8_t>:
 800cc3c:	b538      	push	{r3, r4, r5, lr}
 800cc3e:	460d      	mov	r5, r1
 800cc40:	2101      	movs	r1, #1
 800cc42:	4604      	mov	r4, r0
 800cc44:	f001 fa5c 	bl	800e100 <ucdr_check_final_buffer_behavior>
 800cc48:	b150      	cbz	r0, 800cc60 <ucdr_deserialize_uint8_t+0x24>
 800cc4a:	68a3      	ldr	r3, [r4, #8]
 800cc4c:	781b      	ldrb	r3, [r3, #0]
 800cc4e:	702b      	strb	r3, [r5, #0]
 800cc50:	68a2      	ldr	r2, [r4, #8]
 800cc52:	6923      	ldr	r3, [r4, #16]
 800cc54:	2101      	movs	r1, #1
 800cc56:	440a      	add	r2, r1
 800cc58:	440b      	add	r3, r1
 800cc5a:	60a2      	str	r2, [r4, #8]
 800cc5c:	6123      	str	r3, [r4, #16]
 800cc5e:	7561      	strb	r1, [r4, #21]
 800cc60:	7da0      	ldrb	r0, [r4, #22]
 800cc62:	f080 0001 	eor.w	r0, r0, #1
 800cc66:	bd38      	pop	{r3, r4, r5, pc}

0800cc68 <ucdr_serialize_uint16_t>:
 800cc68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cc6c:	b082      	sub	sp, #8
 800cc6e:	460b      	mov	r3, r1
 800cc70:	2102      	movs	r1, #2
 800cc72:	4604      	mov	r4, r0
 800cc74:	f8ad 3006 	strh.w	r3, [sp, #6]
 800cc78:	f001 fa96 	bl	800e1a8 <ucdr_buffer_alignment>
 800cc7c:	4601      	mov	r1, r0
 800cc7e:	4620      	mov	r0, r4
 800cc80:	7d67      	ldrb	r7, [r4, #21]
 800cc82:	f001 fad5 	bl	800e230 <ucdr_advance_buffer>
 800cc86:	2102      	movs	r1, #2
 800cc88:	4620      	mov	r0, r4
 800cc8a:	f001 fa2d 	bl	800e0e8 <ucdr_check_buffer_available_for>
 800cc8e:	b1c0      	cbz	r0, 800ccc2 <ucdr_serialize_uint16_t+0x5a>
 800cc90:	7d22      	ldrb	r2, [r4, #20]
 800cc92:	68a3      	ldr	r3, [r4, #8]
 800cc94:	2a01      	cmp	r2, #1
 800cc96:	d04e      	beq.n	800cd36 <ucdr_serialize_uint16_t+0xce>
 800cc98:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800cc9c:	701a      	strb	r2, [r3, #0]
 800cc9e:	68a3      	ldr	r3, [r4, #8]
 800cca0:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800cca4:	705a      	strb	r2, [r3, #1]
 800cca6:	68a2      	ldr	r2, [r4, #8]
 800cca8:	6923      	ldr	r3, [r4, #16]
 800ccaa:	3202      	adds	r2, #2
 800ccac:	3302      	adds	r3, #2
 800ccae:	2102      	movs	r1, #2
 800ccb0:	60a2      	str	r2, [r4, #8]
 800ccb2:	6123      	str	r3, [r4, #16]
 800ccb4:	7561      	strb	r1, [r4, #21]
 800ccb6:	7da0      	ldrb	r0, [r4, #22]
 800ccb8:	f080 0001 	eor.w	r0, r0, #1
 800ccbc:	b002      	add	sp, #8
 800ccbe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ccc2:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800ccc6:	42ab      	cmp	r3, r5
 800ccc8:	d923      	bls.n	800cd12 <ucdr_serialize_uint16_t+0xaa>
 800ccca:	1b5e      	subs	r6, r3, r5
 800cccc:	60a3      	str	r3, [r4, #8]
 800ccce:	6923      	ldr	r3, [r4, #16]
 800ccd0:	f1c6 0802 	rsb	r8, r6, #2
 800ccd4:	4433      	add	r3, r6
 800ccd6:	6123      	str	r3, [r4, #16]
 800ccd8:	4641      	mov	r1, r8
 800ccda:	4620      	mov	r0, r4
 800ccdc:	f001 fa10 	bl	800e100 <ucdr_check_final_buffer_behavior>
 800cce0:	b368      	cbz	r0, 800cd3e <ucdr_serialize_uint16_t+0xd6>
 800cce2:	7d23      	ldrb	r3, [r4, #20]
 800cce4:	2b01      	cmp	r3, #1
 800cce6:	d03b      	beq.n	800cd60 <ucdr_serialize_uint16_t+0xf8>
 800cce8:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800ccec:	702b      	strb	r3, [r5, #0]
 800ccee:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800ccf2:	706b      	strb	r3, [r5, #1]
 800ccf4:	6923      	ldr	r3, [r4, #16]
 800ccf6:	68a2      	ldr	r2, [r4, #8]
 800ccf8:	7da0      	ldrb	r0, [r4, #22]
 800ccfa:	3302      	adds	r3, #2
 800ccfc:	4442      	add	r2, r8
 800ccfe:	1b9b      	subs	r3, r3, r6
 800cd00:	2102      	movs	r1, #2
 800cd02:	f080 0001 	eor.w	r0, r0, #1
 800cd06:	60a2      	str	r2, [r4, #8]
 800cd08:	6123      	str	r3, [r4, #16]
 800cd0a:	7561      	strb	r1, [r4, #21]
 800cd0c:	b002      	add	sp, #8
 800cd0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cd12:	2102      	movs	r1, #2
 800cd14:	4620      	mov	r0, r4
 800cd16:	f001 f9f3 	bl	800e100 <ucdr_check_final_buffer_behavior>
 800cd1a:	2800      	cmp	r0, #0
 800cd1c:	d0cb      	beq.n	800ccb6 <ucdr_serialize_uint16_t+0x4e>
 800cd1e:	7d23      	ldrb	r3, [r4, #20]
 800cd20:	68a2      	ldr	r2, [r4, #8]
 800cd22:	2b01      	cmp	r3, #1
 800cd24:	d018      	beq.n	800cd58 <ucdr_serialize_uint16_t+0xf0>
 800cd26:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800cd2a:	7013      	strb	r3, [r2, #0]
 800cd2c:	68a3      	ldr	r3, [r4, #8]
 800cd2e:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800cd32:	705a      	strb	r2, [r3, #1]
 800cd34:	e7b7      	b.n	800cca6 <ucdr_serialize_uint16_t+0x3e>
 800cd36:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800cd3a:	801a      	strh	r2, [r3, #0]
 800cd3c:	e7b3      	b.n	800cca6 <ucdr_serialize_uint16_t+0x3e>
 800cd3e:	68a2      	ldr	r2, [r4, #8]
 800cd40:	6923      	ldr	r3, [r4, #16]
 800cd42:	7da0      	ldrb	r0, [r4, #22]
 800cd44:	7567      	strb	r7, [r4, #21]
 800cd46:	1b92      	subs	r2, r2, r6
 800cd48:	1b9b      	subs	r3, r3, r6
 800cd4a:	f080 0001 	eor.w	r0, r0, #1
 800cd4e:	60a2      	str	r2, [r4, #8]
 800cd50:	6123      	str	r3, [r4, #16]
 800cd52:	b002      	add	sp, #8
 800cd54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cd58:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800cd5c:	8013      	strh	r3, [r2, #0]
 800cd5e:	e7a2      	b.n	800cca6 <ucdr_serialize_uint16_t+0x3e>
 800cd60:	4628      	mov	r0, r5
 800cd62:	f10d 0506 	add.w	r5, sp, #6
 800cd66:	4632      	mov	r2, r6
 800cd68:	4629      	mov	r1, r5
 800cd6a:	f010 f896 	bl	801ce9a <memcpy>
 800cd6e:	68a0      	ldr	r0, [r4, #8]
 800cd70:	4642      	mov	r2, r8
 800cd72:	19a9      	adds	r1, r5, r6
 800cd74:	f010 f891 	bl	801ce9a <memcpy>
 800cd78:	e7bc      	b.n	800ccf4 <ucdr_serialize_uint16_t+0x8c>
 800cd7a:	bf00      	nop

0800cd7c <ucdr_serialize_endian_uint16_t>:
 800cd7c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cd80:	b083      	sub	sp, #12
 800cd82:	460d      	mov	r5, r1
 800cd84:	2102      	movs	r1, #2
 800cd86:	4604      	mov	r4, r0
 800cd88:	f8ad 2006 	strh.w	r2, [sp, #6]
 800cd8c:	f001 fa0c 	bl	800e1a8 <ucdr_buffer_alignment>
 800cd90:	4601      	mov	r1, r0
 800cd92:	4620      	mov	r0, r4
 800cd94:	f894 8015 	ldrb.w	r8, [r4, #21]
 800cd98:	f001 fa4a 	bl	800e230 <ucdr_advance_buffer>
 800cd9c:	2102      	movs	r1, #2
 800cd9e:	4620      	mov	r0, r4
 800cda0:	f001 f9a2 	bl	800e0e8 <ucdr_check_buffer_available_for>
 800cda4:	bb60      	cbnz	r0, 800ce00 <ucdr_serialize_endian_uint16_t+0x84>
 800cda6:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800cdaa:	42be      	cmp	r6, r7
 800cdac:	d923      	bls.n	800cdf6 <ucdr_serialize_endian_uint16_t+0x7a>
 800cdae:	6923      	ldr	r3, [r4, #16]
 800cdb0:	60a6      	str	r6, [r4, #8]
 800cdb2:	1bf6      	subs	r6, r6, r7
 800cdb4:	4433      	add	r3, r6
 800cdb6:	f1c6 0902 	rsb	r9, r6, #2
 800cdba:	6123      	str	r3, [r4, #16]
 800cdbc:	4649      	mov	r1, r9
 800cdbe:	4620      	mov	r0, r4
 800cdc0:	f001 f99e 	bl	800e100 <ucdr_check_final_buffer_behavior>
 800cdc4:	2800      	cmp	r0, #0
 800cdc6:	d037      	beq.n	800ce38 <ucdr_serialize_endian_uint16_t+0xbc>
 800cdc8:	2d01      	cmp	r5, #1
 800cdca:	d043      	beq.n	800ce54 <ucdr_serialize_endian_uint16_t+0xd8>
 800cdcc:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800cdd0:	703b      	strb	r3, [r7, #0]
 800cdd2:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800cdd6:	707b      	strb	r3, [r7, #1]
 800cdd8:	6923      	ldr	r3, [r4, #16]
 800cdda:	68a2      	ldr	r2, [r4, #8]
 800cddc:	7da0      	ldrb	r0, [r4, #22]
 800cdde:	3302      	adds	r3, #2
 800cde0:	444a      	add	r2, r9
 800cde2:	1b9b      	subs	r3, r3, r6
 800cde4:	2102      	movs	r1, #2
 800cde6:	f080 0001 	eor.w	r0, r0, #1
 800cdea:	60a2      	str	r2, [r4, #8]
 800cdec:	6123      	str	r3, [r4, #16]
 800cdee:	7561      	strb	r1, [r4, #21]
 800cdf0:	b003      	add	sp, #12
 800cdf2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cdf6:	2102      	movs	r1, #2
 800cdf8:	4620      	mov	r0, r4
 800cdfa:	f001 f981 	bl	800e100 <ucdr_check_final_buffer_behavior>
 800cdfe:	b188      	cbz	r0, 800ce24 <ucdr_serialize_endian_uint16_t+0xa8>
 800ce00:	2d01      	cmp	r5, #1
 800ce02:	68a3      	ldr	r3, [r4, #8]
 800ce04:	d014      	beq.n	800ce30 <ucdr_serialize_endian_uint16_t+0xb4>
 800ce06:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800ce0a:	701a      	strb	r2, [r3, #0]
 800ce0c:	68a3      	ldr	r3, [r4, #8]
 800ce0e:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800ce12:	705a      	strb	r2, [r3, #1]
 800ce14:	68a2      	ldr	r2, [r4, #8]
 800ce16:	6923      	ldr	r3, [r4, #16]
 800ce18:	3202      	adds	r2, #2
 800ce1a:	3302      	adds	r3, #2
 800ce1c:	2102      	movs	r1, #2
 800ce1e:	60a2      	str	r2, [r4, #8]
 800ce20:	6123      	str	r3, [r4, #16]
 800ce22:	7561      	strb	r1, [r4, #21]
 800ce24:	7da0      	ldrb	r0, [r4, #22]
 800ce26:	f080 0001 	eor.w	r0, r0, #1
 800ce2a:	b003      	add	sp, #12
 800ce2c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ce30:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800ce34:	801a      	strh	r2, [r3, #0]
 800ce36:	e7ed      	b.n	800ce14 <ucdr_serialize_endian_uint16_t+0x98>
 800ce38:	68a2      	ldr	r2, [r4, #8]
 800ce3a:	6923      	ldr	r3, [r4, #16]
 800ce3c:	7da0      	ldrb	r0, [r4, #22]
 800ce3e:	f884 8015 	strb.w	r8, [r4, #21]
 800ce42:	1b92      	subs	r2, r2, r6
 800ce44:	1b9b      	subs	r3, r3, r6
 800ce46:	f080 0001 	eor.w	r0, r0, #1
 800ce4a:	60a2      	str	r2, [r4, #8]
 800ce4c:	6123      	str	r3, [r4, #16]
 800ce4e:	b003      	add	sp, #12
 800ce50:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ce54:	f10d 0506 	add.w	r5, sp, #6
 800ce58:	4632      	mov	r2, r6
 800ce5a:	4629      	mov	r1, r5
 800ce5c:	4638      	mov	r0, r7
 800ce5e:	f010 f81c 	bl	801ce9a <memcpy>
 800ce62:	68a0      	ldr	r0, [r4, #8]
 800ce64:	464a      	mov	r2, r9
 800ce66:	19a9      	adds	r1, r5, r6
 800ce68:	f010 f817 	bl	801ce9a <memcpy>
 800ce6c:	e7b4      	b.n	800cdd8 <ucdr_serialize_endian_uint16_t+0x5c>
 800ce6e:	bf00      	nop

0800ce70 <ucdr_deserialize_uint16_t>:
 800ce70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ce74:	460d      	mov	r5, r1
 800ce76:	2102      	movs	r1, #2
 800ce78:	4604      	mov	r4, r0
 800ce7a:	f001 f995 	bl	800e1a8 <ucdr_buffer_alignment>
 800ce7e:	4601      	mov	r1, r0
 800ce80:	4620      	mov	r0, r4
 800ce82:	f894 8015 	ldrb.w	r8, [r4, #21]
 800ce86:	f001 f9d3 	bl	800e230 <ucdr_advance_buffer>
 800ce8a:	2102      	movs	r1, #2
 800ce8c:	4620      	mov	r0, r4
 800ce8e:	f001 f92b 	bl	800e0e8 <ucdr_check_buffer_available_for>
 800ce92:	b1a8      	cbz	r0, 800cec0 <ucdr_deserialize_uint16_t+0x50>
 800ce94:	7d22      	ldrb	r2, [r4, #20]
 800ce96:	68a3      	ldr	r3, [r4, #8]
 800ce98:	2a01      	cmp	r2, #1
 800ce9a:	d046      	beq.n	800cf2a <ucdr_deserialize_uint16_t+0xba>
 800ce9c:	785b      	ldrb	r3, [r3, #1]
 800ce9e:	702b      	strb	r3, [r5, #0]
 800cea0:	68a3      	ldr	r3, [r4, #8]
 800cea2:	781b      	ldrb	r3, [r3, #0]
 800cea4:	706b      	strb	r3, [r5, #1]
 800cea6:	68a2      	ldr	r2, [r4, #8]
 800cea8:	6923      	ldr	r3, [r4, #16]
 800ceaa:	3202      	adds	r2, #2
 800ceac:	3302      	adds	r3, #2
 800ceae:	2102      	movs	r1, #2
 800ceb0:	60a2      	str	r2, [r4, #8]
 800ceb2:	6123      	str	r3, [r4, #16]
 800ceb4:	7561      	strb	r1, [r4, #21]
 800ceb6:	7da0      	ldrb	r0, [r4, #22]
 800ceb8:	f080 0001 	eor.w	r0, r0, #1
 800cebc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cec0:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800cec4:	42be      	cmp	r6, r7
 800cec6:	d920      	bls.n	800cf0a <ucdr_deserialize_uint16_t+0x9a>
 800cec8:	6923      	ldr	r3, [r4, #16]
 800ceca:	60a6      	str	r6, [r4, #8]
 800cecc:	1bf6      	subs	r6, r6, r7
 800cece:	4433      	add	r3, r6
 800ced0:	f1c6 0902 	rsb	r9, r6, #2
 800ced4:	6123      	str	r3, [r4, #16]
 800ced6:	4649      	mov	r1, r9
 800ced8:	4620      	mov	r0, r4
 800ceda:	f001 f911 	bl	800e100 <ucdr_check_final_buffer_behavior>
 800cede:	b338      	cbz	r0, 800cf30 <ucdr_deserialize_uint16_t+0xc0>
 800cee0:	7d23      	ldrb	r3, [r4, #20]
 800cee2:	2b01      	cmp	r3, #1
 800cee4:	d034      	beq.n	800cf50 <ucdr_deserialize_uint16_t+0xe0>
 800cee6:	787b      	ldrb	r3, [r7, #1]
 800cee8:	702b      	strb	r3, [r5, #0]
 800ceea:	783b      	ldrb	r3, [r7, #0]
 800ceec:	706b      	strb	r3, [r5, #1]
 800ceee:	6923      	ldr	r3, [r4, #16]
 800cef0:	68a2      	ldr	r2, [r4, #8]
 800cef2:	7da0      	ldrb	r0, [r4, #22]
 800cef4:	2102      	movs	r1, #2
 800cef6:	3302      	adds	r3, #2
 800cef8:	444a      	add	r2, r9
 800cefa:	1b9b      	subs	r3, r3, r6
 800cefc:	7561      	strb	r1, [r4, #21]
 800cefe:	60a2      	str	r2, [r4, #8]
 800cf00:	6123      	str	r3, [r4, #16]
 800cf02:	f080 0001 	eor.w	r0, r0, #1
 800cf06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cf0a:	2102      	movs	r1, #2
 800cf0c:	4620      	mov	r0, r4
 800cf0e:	f001 f8f7 	bl	800e100 <ucdr_check_final_buffer_behavior>
 800cf12:	2800      	cmp	r0, #0
 800cf14:	d0cf      	beq.n	800ceb6 <ucdr_deserialize_uint16_t+0x46>
 800cf16:	7d23      	ldrb	r3, [r4, #20]
 800cf18:	68a2      	ldr	r2, [r4, #8]
 800cf1a:	2b01      	cmp	r3, #1
 800cf1c:	d015      	beq.n	800cf4a <ucdr_deserialize_uint16_t+0xda>
 800cf1e:	7853      	ldrb	r3, [r2, #1]
 800cf20:	702b      	strb	r3, [r5, #0]
 800cf22:	68a3      	ldr	r3, [r4, #8]
 800cf24:	781b      	ldrb	r3, [r3, #0]
 800cf26:	706b      	strb	r3, [r5, #1]
 800cf28:	e7bd      	b.n	800cea6 <ucdr_deserialize_uint16_t+0x36>
 800cf2a:	881b      	ldrh	r3, [r3, #0]
 800cf2c:	802b      	strh	r3, [r5, #0]
 800cf2e:	e7ba      	b.n	800cea6 <ucdr_deserialize_uint16_t+0x36>
 800cf30:	68a2      	ldr	r2, [r4, #8]
 800cf32:	6923      	ldr	r3, [r4, #16]
 800cf34:	7da0      	ldrb	r0, [r4, #22]
 800cf36:	f884 8015 	strb.w	r8, [r4, #21]
 800cf3a:	1b92      	subs	r2, r2, r6
 800cf3c:	1b9b      	subs	r3, r3, r6
 800cf3e:	60a2      	str	r2, [r4, #8]
 800cf40:	6123      	str	r3, [r4, #16]
 800cf42:	f080 0001 	eor.w	r0, r0, #1
 800cf46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cf4a:	8813      	ldrh	r3, [r2, #0]
 800cf4c:	802b      	strh	r3, [r5, #0]
 800cf4e:	e7aa      	b.n	800cea6 <ucdr_deserialize_uint16_t+0x36>
 800cf50:	4639      	mov	r1, r7
 800cf52:	4632      	mov	r2, r6
 800cf54:	4628      	mov	r0, r5
 800cf56:	f00f ffa0 	bl	801ce9a <memcpy>
 800cf5a:	68a1      	ldr	r1, [r4, #8]
 800cf5c:	464a      	mov	r2, r9
 800cf5e:	19a8      	adds	r0, r5, r6
 800cf60:	f00f ff9b 	bl	801ce9a <memcpy>
 800cf64:	e7c3      	b.n	800ceee <ucdr_deserialize_uint16_t+0x7e>
 800cf66:	bf00      	nop

0800cf68 <ucdr_deserialize_endian_uint16_t>:
 800cf68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cf6c:	460e      	mov	r6, r1
 800cf6e:	2102      	movs	r1, #2
 800cf70:	4604      	mov	r4, r0
 800cf72:	4615      	mov	r5, r2
 800cf74:	f001 f918 	bl	800e1a8 <ucdr_buffer_alignment>
 800cf78:	4601      	mov	r1, r0
 800cf7a:	4620      	mov	r0, r4
 800cf7c:	f894 9015 	ldrb.w	r9, [r4, #21]
 800cf80:	f001 f956 	bl	800e230 <ucdr_advance_buffer>
 800cf84:	2102      	movs	r1, #2
 800cf86:	4620      	mov	r0, r4
 800cf88:	f001 f8ae 	bl	800e0e8 <ucdr_check_buffer_available_for>
 800cf8c:	bb60      	cbnz	r0, 800cfe8 <ucdr_deserialize_endian_uint16_t+0x80>
 800cf8e:	e9d4 7801 	ldrd	r7, r8, [r4, #4]
 800cf92:	4547      	cmp	r7, r8
 800cf94:	d923      	bls.n	800cfde <ucdr_deserialize_endian_uint16_t+0x76>
 800cf96:	6923      	ldr	r3, [r4, #16]
 800cf98:	60a7      	str	r7, [r4, #8]
 800cf9a:	eba7 0708 	sub.w	r7, r7, r8
 800cf9e:	443b      	add	r3, r7
 800cfa0:	f1c7 0a02 	rsb	sl, r7, #2
 800cfa4:	6123      	str	r3, [r4, #16]
 800cfa6:	4651      	mov	r1, sl
 800cfa8:	4620      	mov	r0, r4
 800cfaa:	f001 f8a9 	bl	800e100 <ucdr_check_final_buffer_behavior>
 800cfae:	2800      	cmp	r0, #0
 800cfb0:	d032      	beq.n	800d018 <ucdr_deserialize_endian_uint16_t+0xb0>
 800cfb2:	2e01      	cmp	r6, #1
 800cfb4:	d03d      	beq.n	800d032 <ucdr_deserialize_endian_uint16_t+0xca>
 800cfb6:	f898 3001 	ldrb.w	r3, [r8, #1]
 800cfba:	702b      	strb	r3, [r5, #0]
 800cfbc:	f898 3000 	ldrb.w	r3, [r8]
 800cfc0:	706b      	strb	r3, [r5, #1]
 800cfc2:	6923      	ldr	r3, [r4, #16]
 800cfc4:	68a2      	ldr	r2, [r4, #8]
 800cfc6:	7da0      	ldrb	r0, [r4, #22]
 800cfc8:	2102      	movs	r1, #2
 800cfca:	3302      	adds	r3, #2
 800cfcc:	4452      	add	r2, sl
 800cfce:	1bdb      	subs	r3, r3, r7
 800cfd0:	7561      	strb	r1, [r4, #21]
 800cfd2:	60a2      	str	r2, [r4, #8]
 800cfd4:	6123      	str	r3, [r4, #16]
 800cfd6:	f080 0001 	eor.w	r0, r0, #1
 800cfda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cfde:	2102      	movs	r1, #2
 800cfe0:	4620      	mov	r0, r4
 800cfe2:	f001 f88d 	bl	800e100 <ucdr_check_final_buffer_behavior>
 800cfe6:	b178      	cbz	r0, 800d008 <ucdr_deserialize_endian_uint16_t+0xa0>
 800cfe8:	2e01      	cmp	r6, #1
 800cfea:	68a3      	ldr	r3, [r4, #8]
 800cfec:	d011      	beq.n	800d012 <ucdr_deserialize_endian_uint16_t+0xaa>
 800cfee:	785b      	ldrb	r3, [r3, #1]
 800cff0:	702b      	strb	r3, [r5, #0]
 800cff2:	68a3      	ldr	r3, [r4, #8]
 800cff4:	781b      	ldrb	r3, [r3, #0]
 800cff6:	706b      	strb	r3, [r5, #1]
 800cff8:	68a2      	ldr	r2, [r4, #8]
 800cffa:	6923      	ldr	r3, [r4, #16]
 800cffc:	3202      	adds	r2, #2
 800cffe:	3302      	adds	r3, #2
 800d000:	2102      	movs	r1, #2
 800d002:	60a2      	str	r2, [r4, #8]
 800d004:	6123      	str	r3, [r4, #16]
 800d006:	7561      	strb	r1, [r4, #21]
 800d008:	7da0      	ldrb	r0, [r4, #22]
 800d00a:	f080 0001 	eor.w	r0, r0, #1
 800d00e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d012:	881b      	ldrh	r3, [r3, #0]
 800d014:	802b      	strh	r3, [r5, #0]
 800d016:	e7ef      	b.n	800cff8 <ucdr_deserialize_endian_uint16_t+0x90>
 800d018:	68a2      	ldr	r2, [r4, #8]
 800d01a:	6923      	ldr	r3, [r4, #16]
 800d01c:	7da0      	ldrb	r0, [r4, #22]
 800d01e:	f884 9015 	strb.w	r9, [r4, #21]
 800d022:	1bd2      	subs	r2, r2, r7
 800d024:	1bdb      	subs	r3, r3, r7
 800d026:	60a2      	str	r2, [r4, #8]
 800d028:	6123      	str	r3, [r4, #16]
 800d02a:	f080 0001 	eor.w	r0, r0, #1
 800d02e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d032:	4641      	mov	r1, r8
 800d034:	463a      	mov	r2, r7
 800d036:	4628      	mov	r0, r5
 800d038:	f00f ff2f 	bl	801ce9a <memcpy>
 800d03c:	68a1      	ldr	r1, [r4, #8]
 800d03e:	4652      	mov	r2, sl
 800d040:	19e8      	adds	r0, r5, r7
 800d042:	f00f ff2a 	bl	801ce9a <memcpy>
 800d046:	e7bc      	b.n	800cfc2 <ucdr_deserialize_endian_uint16_t+0x5a>

0800d048 <ucdr_serialize_uint32_t>:
 800d048:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d04c:	b082      	sub	sp, #8
 800d04e:	4604      	mov	r4, r0
 800d050:	9101      	str	r1, [sp, #4]
 800d052:	2104      	movs	r1, #4
 800d054:	f001 f8a8 	bl	800e1a8 <ucdr_buffer_alignment>
 800d058:	4601      	mov	r1, r0
 800d05a:	4620      	mov	r0, r4
 800d05c:	7d67      	ldrb	r7, [r4, #21]
 800d05e:	f001 f8e7 	bl	800e230 <ucdr_advance_buffer>
 800d062:	2104      	movs	r1, #4
 800d064:	4620      	mov	r0, r4
 800d066:	f001 f83f 	bl	800e0e8 <ucdr_check_buffer_available_for>
 800d06a:	b300      	cbz	r0, 800d0ae <ucdr_serialize_uint32_t+0x66>
 800d06c:	7d22      	ldrb	r2, [r4, #20]
 800d06e:	68a3      	ldr	r3, [r4, #8]
 800d070:	2a01      	cmp	r2, #1
 800d072:	d05d      	beq.n	800d130 <ucdr_serialize_uint32_t+0xe8>
 800d074:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800d078:	701a      	strb	r2, [r3, #0]
 800d07a:	68a3      	ldr	r3, [r4, #8]
 800d07c:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800d080:	705a      	strb	r2, [r3, #1]
 800d082:	68a3      	ldr	r3, [r4, #8]
 800d084:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800d088:	709a      	strb	r2, [r3, #2]
 800d08a:	68a3      	ldr	r3, [r4, #8]
 800d08c:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800d090:	70da      	strb	r2, [r3, #3]
 800d092:	68a2      	ldr	r2, [r4, #8]
 800d094:	6923      	ldr	r3, [r4, #16]
 800d096:	3204      	adds	r2, #4
 800d098:	3304      	adds	r3, #4
 800d09a:	2104      	movs	r1, #4
 800d09c:	60a2      	str	r2, [r4, #8]
 800d09e:	6123      	str	r3, [r4, #16]
 800d0a0:	7561      	strb	r1, [r4, #21]
 800d0a2:	7da0      	ldrb	r0, [r4, #22]
 800d0a4:	f080 0001 	eor.w	r0, r0, #1
 800d0a8:	b002      	add	sp, #8
 800d0aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d0ae:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800d0b2:	42ab      	cmp	r3, r5
 800d0b4:	d92e      	bls.n	800d114 <ucdr_serialize_uint32_t+0xcc>
 800d0b6:	1b5e      	subs	r6, r3, r5
 800d0b8:	60a3      	str	r3, [r4, #8]
 800d0ba:	6923      	ldr	r3, [r4, #16]
 800d0bc:	f1c6 0804 	rsb	r8, r6, #4
 800d0c0:	4433      	add	r3, r6
 800d0c2:	6123      	str	r3, [r4, #16]
 800d0c4:	4641      	mov	r1, r8
 800d0c6:	4620      	mov	r0, r4
 800d0c8:	f001 f81a 	bl	800e100 <ucdr_check_final_buffer_behavior>
 800d0cc:	b398      	cbz	r0, 800d136 <ucdr_serialize_uint32_t+0xee>
 800d0ce:	7d23      	ldrb	r3, [r4, #20]
 800d0d0:	2b01      	cmp	r3, #1
 800d0d2:	d046      	beq.n	800d162 <ucdr_serialize_uint32_t+0x11a>
 800d0d4:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800d0d8:	702b      	strb	r3, [r5, #0]
 800d0da:	2e01      	cmp	r6, #1
 800d0dc:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800d0e0:	706b      	strb	r3, [r5, #1]
 800d0e2:	d035      	beq.n	800d150 <ucdr_serialize_uint32_t+0x108>
 800d0e4:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800d0e8:	70ab      	strb	r3, [r5, #2]
 800d0ea:	2e02      	cmp	r6, #2
 800d0ec:	d034      	beq.n	800d158 <ucdr_serialize_uint32_t+0x110>
 800d0ee:	3503      	adds	r5, #3
 800d0f0:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800d0f4:	702b      	strb	r3, [r5, #0]
 800d0f6:	6923      	ldr	r3, [r4, #16]
 800d0f8:	68a2      	ldr	r2, [r4, #8]
 800d0fa:	7da0      	ldrb	r0, [r4, #22]
 800d0fc:	3304      	adds	r3, #4
 800d0fe:	4442      	add	r2, r8
 800d100:	1b9b      	subs	r3, r3, r6
 800d102:	2104      	movs	r1, #4
 800d104:	f080 0001 	eor.w	r0, r0, #1
 800d108:	60a2      	str	r2, [r4, #8]
 800d10a:	6123      	str	r3, [r4, #16]
 800d10c:	7561      	strb	r1, [r4, #21]
 800d10e:	b002      	add	sp, #8
 800d110:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d114:	2104      	movs	r1, #4
 800d116:	4620      	mov	r0, r4
 800d118:	f000 fff2 	bl	800e100 <ucdr_check_final_buffer_behavior>
 800d11c:	2800      	cmp	r0, #0
 800d11e:	d0c0      	beq.n	800d0a2 <ucdr_serialize_uint32_t+0x5a>
 800d120:	7d23      	ldrb	r3, [r4, #20]
 800d122:	68a2      	ldr	r2, [r4, #8]
 800d124:	2b01      	cmp	r3, #1
 800d126:	d019      	beq.n	800d15c <ucdr_serialize_uint32_t+0x114>
 800d128:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800d12c:	7013      	strb	r3, [r2, #0]
 800d12e:	e7a4      	b.n	800d07a <ucdr_serialize_uint32_t+0x32>
 800d130:	9a01      	ldr	r2, [sp, #4]
 800d132:	601a      	str	r2, [r3, #0]
 800d134:	e7ad      	b.n	800d092 <ucdr_serialize_uint32_t+0x4a>
 800d136:	68a2      	ldr	r2, [r4, #8]
 800d138:	6923      	ldr	r3, [r4, #16]
 800d13a:	7da0      	ldrb	r0, [r4, #22]
 800d13c:	7567      	strb	r7, [r4, #21]
 800d13e:	1b92      	subs	r2, r2, r6
 800d140:	1b9b      	subs	r3, r3, r6
 800d142:	f080 0001 	eor.w	r0, r0, #1
 800d146:	60a2      	str	r2, [r4, #8]
 800d148:	6123      	str	r3, [r4, #16]
 800d14a:	b002      	add	sp, #8
 800d14c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d150:	68a3      	ldr	r3, [r4, #8]
 800d152:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800d156:	701a      	strb	r2, [r3, #0]
 800d158:	68a5      	ldr	r5, [r4, #8]
 800d15a:	e7c9      	b.n	800d0f0 <ucdr_serialize_uint32_t+0xa8>
 800d15c:	9b01      	ldr	r3, [sp, #4]
 800d15e:	6013      	str	r3, [r2, #0]
 800d160:	e797      	b.n	800d092 <ucdr_serialize_uint32_t+0x4a>
 800d162:	4628      	mov	r0, r5
 800d164:	ad01      	add	r5, sp, #4
 800d166:	4632      	mov	r2, r6
 800d168:	4629      	mov	r1, r5
 800d16a:	f00f fe96 	bl	801ce9a <memcpy>
 800d16e:	68a0      	ldr	r0, [r4, #8]
 800d170:	4642      	mov	r2, r8
 800d172:	19a9      	adds	r1, r5, r6
 800d174:	f00f fe91 	bl	801ce9a <memcpy>
 800d178:	e7bd      	b.n	800d0f6 <ucdr_serialize_uint32_t+0xae>
 800d17a:	bf00      	nop

0800d17c <ucdr_serialize_endian_uint32_t>:
 800d17c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d180:	b083      	sub	sp, #12
 800d182:	460d      	mov	r5, r1
 800d184:	2104      	movs	r1, #4
 800d186:	4604      	mov	r4, r0
 800d188:	9201      	str	r2, [sp, #4]
 800d18a:	f001 f80d 	bl	800e1a8 <ucdr_buffer_alignment>
 800d18e:	4601      	mov	r1, r0
 800d190:	4620      	mov	r0, r4
 800d192:	f894 8015 	ldrb.w	r8, [r4, #21]
 800d196:	f001 f84b 	bl	800e230 <ucdr_advance_buffer>
 800d19a:	2104      	movs	r1, #4
 800d19c:	4620      	mov	r0, r4
 800d19e:	f000 ffa3 	bl	800e0e8 <ucdr_check_buffer_available_for>
 800d1a2:	2800      	cmp	r0, #0
 800d1a4:	d137      	bne.n	800d216 <ucdr_serialize_endian_uint32_t+0x9a>
 800d1a6:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800d1aa:	42b7      	cmp	r7, r6
 800d1ac:	d92e      	bls.n	800d20c <ucdr_serialize_endian_uint32_t+0x90>
 800d1ae:	6923      	ldr	r3, [r4, #16]
 800d1b0:	60a7      	str	r7, [r4, #8]
 800d1b2:	1bbf      	subs	r7, r7, r6
 800d1b4:	443b      	add	r3, r7
 800d1b6:	f1c7 0904 	rsb	r9, r7, #4
 800d1ba:	6123      	str	r3, [r4, #16]
 800d1bc:	4649      	mov	r1, r9
 800d1be:	4620      	mov	r0, r4
 800d1c0:	f000 ff9e 	bl	800e100 <ucdr_check_final_buffer_behavior>
 800d1c4:	2800      	cmp	r0, #0
 800d1c6:	d049      	beq.n	800d25c <ucdr_serialize_endian_uint32_t+0xe0>
 800d1c8:	2d01      	cmp	r5, #1
 800d1ca:	d05b      	beq.n	800d284 <ucdr_serialize_endian_uint32_t+0x108>
 800d1cc:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800d1d0:	7033      	strb	r3, [r6, #0]
 800d1d2:	2f01      	cmp	r7, #1
 800d1d4:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800d1d8:	7073      	strb	r3, [r6, #1]
 800d1da:	d04d      	beq.n	800d278 <ucdr_serialize_endian_uint32_t+0xfc>
 800d1dc:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800d1e0:	70b3      	strb	r3, [r6, #2]
 800d1e2:	2f02      	cmp	r7, #2
 800d1e4:	d04c      	beq.n	800d280 <ucdr_serialize_endian_uint32_t+0x104>
 800d1e6:	3603      	adds	r6, #3
 800d1e8:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800d1ec:	7033      	strb	r3, [r6, #0]
 800d1ee:	6923      	ldr	r3, [r4, #16]
 800d1f0:	68a2      	ldr	r2, [r4, #8]
 800d1f2:	7da0      	ldrb	r0, [r4, #22]
 800d1f4:	3304      	adds	r3, #4
 800d1f6:	444a      	add	r2, r9
 800d1f8:	1bdb      	subs	r3, r3, r7
 800d1fa:	2104      	movs	r1, #4
 800d1fc:	f080 0001 	eor.w	r0, r0, #1
 800d200:	60a2      	str	r2, [r4, #8]
 800d202:	6123      	str	r3, [r4, #16]
 800d204:	7561      	strb	r1, [r4, #21]
 800d206:	b003      	add	sp, #12
 800d208:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d20c:	2104      	movs	r1, #4
 800d20e:	4620      	mov	r0, r4
 800d210:	f000 ff76 	bl	800e100 <ucdr_check_final_buffer_behavior>
 800d214:	b1c8      	cbz	r0, 800d24a <ucdr_serialize_endian_uint32_t+0xce>
 800d216:	2d01      	cmp	r5, #1
 800d218:	68a3      	ldr	r3, [r4, #8]
 800d21a:	d01c      	beq.n	800d256 <ucdr_serialize_endian_uint32_t+0xda>
 800d21c:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800d220:	701a      	strb	r2, [r3, #0]
 800d222:	68a3      	ldr	r3, [r4, #8]
 800d224:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800d228:	705a      	strb	r2, [r3, #1]
 800d22a:	68a3      	ldr	r3, [r4, #8]
 800d22c:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800d230:	709a      	strb	r2, [r3, #2]
 800d232:	68a3      	ldr	r3, [r4, #8]
 800d234:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800d238:	70da      	strb	r2, [r3, #3]
 800d23a:	68a2      	ldr	r2, [r4, #8]
 800d23c:	6923      	ldr	r3, [r4, #16]
 800d23e:	3204      	adds	r2, #4
 800d240:	3304      	adds	r3, #4
 800d242:	2104      	movs	r1, #4
 800d244:	60a2      	str	r2, [r4, #8]
 800d246:	6123      	str	r3, [r4, #16]
 800d248:	7561      	strb	r1, [r4, #21]
 800d24a:	7da0      	ldrb	r0, [r4, #22]
 800d24c:	f080 0001 	eor.w	r0, r0, #1
 800d250:	b003      	add	sp, #12
 800d252:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d256:	9a01      	ldr	r2, [sp, #4]
 800d258:	601a      	str	r2, [r3, #0]
 800d25a:	e7ee      	b.n	800d23a <ucdr_serialize_endian_uint32_t+0xbe>
 800d25c:	68a2      	ldr	r2, [r4, #8]
 800d25e:	6923      	ldr	r3, [r4, #16]
 800d260:	7da0      	ldrb	r0, [r4, #22]
 800d262:	f884 8015 	strb.w	r8, [r4, #21]
 800d266:	1bd2      	subs	r2, r2, r7
 800d268:	1bdb      	subs	r3, r3, r7
 800d26a:	f080 0001 	eor.w	r0, r0, #1
 800d26e:	60a2      	str	r2, [r4, #8]
 800d270:	6123      	str	r3, [r4, #16]
 800d272:	b003      	add	sp, #12
 800d274:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d278:	68a3      	ldr	r3, [r4, #8]
 800d27a:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800d27e:	701a      	strb	r2, [r3, #0]
 800d280:	68a6      	ldr	r6, [r4, #8]
 800d282:	e7b1      	b.n	800d1e8 <ucdr_serialize_endian_uint32_t+0x6c>
 800d284:	ad01      	add	r5, sp, #4
 800d286:	463a      	mov	r2, r7
 800d288:	4629      	mov	r1, r5
 800d28a:	4630      	mov	r0, r6
 800d28c:	f00f fe05 	bl	801ce9a <memcpy>
 800d290:	68a0      	ldr	r0, [r4, #8]
 800d292:	464a      	mov	r2, r9
 800d294:	19e9      	adds	r1, r5, r7
 800d296:	f00f fe00 	bl	801ce9a <memcpy>
 800d29a:	e7a8      	b.n	800d1ee <ucdr_serialize_endian_uint32_t+0x72>

0800d29c <ucdr_deserialize_uint32_t>:
 800d29c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d2a0:	460d      	mov	r5, r1
 800d2a2:	2104      	movs	r1, #4
 800d2a4:	4604      	mov	r4, r0
 800d2a6:	f000 ff7f 	bl	800e1a8 <ucdr_buffer_alignment>
 800d2aa:	4601      	mov	r1, r0
 800d2ac:	4620      	mov	r0, r4
 800d2ae:	f894 8015 	ldrb.w	r8, [r4, #21]
 800d2b2:	f000 ffbd 	bl	800e230 <ucdr_advance_buffer>
 800d2b6:	2104      	movs	r1, #4
 800d2b8:	4620      	mov	r0, r4
 800d2ba:	f000 ff15 	bl	800e0e8 <ucdr_check_buffer_available_for>
 800d2be:	b1d8      	cbz	r0, 800d2f8 <ucdr_deserialize_uint32_t+0x5c>
 800d2c0:	7d22      	ldrb	r2, [r4, #20]
 800d2c2:	68a3      	ldr	r3, [r4, #8]
 800d2c4:	2a01      	cmp	r2, #1
 800d2c6:	d052      	beq.n	800d36e <ucdr_deserialize_uint32_t+0xd2>
 800d2c8:	78db      	ldrb	r3, [r3, #3]
 800d2ca:	702b      	strb	r3, [r5, #0]
 800d2cc:	68a3      	ldr	r3, [r4, #8]
 800d2ce:	789b      	ldrb	r3, [r3, #2]
 800d2d0:	706b      	strb	r3, [r5, #1]
 800d2d2:	68a3      	ldr	r3, [r4, #8]
 800d2d4:	785b      	ldrb	r3, [r3, #1]
 800d2d6:	70ab      	strb	r3, [r5, #2]
 800d2d8:	68a3      	ldr	r3, [r4, #8]
 800d2da:	781b      	ldrb	r3, [r3, #0]
 800d2dc:	70eb      	strb	r3, [r5, #3]
 800d2de:	68a2      	ldr	r2, [r4, #8]
 800d2e0:	6923      	ldr	r3, [r4, #16]
 800d2e2:	3204      	adds	r2, #4
 800d2e4:	3304      	adds	r3, #4
 800d2e6:	2104      	movs	r1, #4
 800d2e8:	60a2      	str	r2, [r4, #8]
 800d2ea:	6123      	str	r3, [r4, #16]
 800d2ec:	7561      	strb	r1, [r4, #21]
 800d2ee:	7da0      	ldrb	r0, [r4, #22]
 800d2f0:	f080 0001 	eor.w	r0, r0, #1
 800d2f4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d2f8:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800d2fc:	42b7      	cmp	r7, r6
 800d2fe:	d92a      	bls.n	800d356 <ucdr_deserialize_uint32_t+0xba>
 800d300:	6923      	ldr	r3, [r4, #16]
 800d302:	60a7      	str	r7, [r4, #8]
 800d304:	1bbf      	subs	r7, r7, r6
 800d306:	443b      	add	r3, r7
 800d308:	f1c7 0904 	rsb	r9, r7, #4
 800d30c:	6123      	str	r3, [r4, #16]
 800d30e:	4649      	mov	r1, r9
 800d310:	4620      	mov	r0, r4
 800d312:	f000 fef5 	bl	800e100 <ucdr_check_final_buffer_behavior>
 800d316:	b368      	cbz	r0, 800d374 <ucdr_deserialize_uint32_t+0xd8>
 800d318:	7d23      	ldrb	r3, [r4, #20]
 800d31a:	2b01      	cmp	r3, #1
 800d31c:	d040      	beq.n	800d3a0 <ucdr_deserialize_uint32_t+0x104>
 800d31e:	78f3      	ldrb	r3, [r6, #3]
 800d320:	702b      	strb	r3, [r5, #0]
 800d322:	78b3      	ldrb	r3, [r6, #2]
 800d324:	706b      	strb	r3, [r5, #1]
 800d326:	2f01      	cmp	r7, #1
 800d328:	d031      	beq.n	800d38e <ucdr_deserialize_uint32_t+0xf2>
 800d32a:	7873      	ldrb	r3, [r6, #1]
 800d32c:	70ab      	strb	r3, [r5, #2]
 800d32e:	2f02      	cmp	r7, #2
 800d330:	f105 0503 	add.w	r5, r5, #3
 800d334:	d02f      	beq.n	800d396 <ucdr_deserialize_uint32_t+0xfa>
 800d336:	7833      	ldrb	r3, [r6, #0]
 800d338:	702b      	strb	r3, [r5, #0]
 800d33a:	6923      	ldr	r3, [r4, #16]
 800d33c:	68a2      	ldr	r2, [r4, #8]
 800d33e:	7da0      	ldrb	r0, [r4, #22]
 800d340:	2104      	movs	r1, #4
 800d342:	3304      	adds	r3, #4
 800d344:	444a      	add	r2, r9
 800d346:	1bdb      	subs	r3, r3, r7
 800d348:	7561      	strb	r1, [r4, #21]
 800d34a:	60a2      	str	r2, [r4, #8]
 800d34c:	6123      	str	r3, [r4, #16]
 800d34e:	f080 0001 	eor.w	r0, r0, #1
 800d352:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d356:	2104      	movs	r1, #4
 800d358:	4620      	mov	r0, r4
 800d35a:	f000 fed1 	bl	800e100 <ucdr_check_final_buffer_behavior>
 800d35e:	2800      	cmp	r0, #0
 800d360:	d0c5      	beq.n	800d2ee <ucdr_deserialize_uint32_t+0x52>
 800d362:	7d23      	ldrb	r3, [r4, #20]
 800d364:	68a2      	ldr	r2, [r4, #8]
 800d366:	2b01      	cmp	r3, #1
 800d368:	d017      	beq.n	800d39a <ucdr_deserialize_uint32_t+0xfe>
 800d36a:	78d3      	ldrb	r3, [r2, #3]
 800d36c:	e7ad      	b.n	800d2ca <ucdr_deserialize_uint32_t+0x2e>
 800d36e:	681b      	ldr	r3, [r3, #0]
 800d370:	602b      	str	r3, [r5, #0]
 800d372:	e7b4      	b.n	800d2de <ucdr_deserialize_uint32_t+0x42>
 800d374:	68a2      	ldr	r2, [r4, #8]
 800d376:	6923      	ldr	r3, [r4, #16]
 800d378:	7da0      	ldrb	r0, [r4, #22]
 800d37a:	f884 8015 	strb.w	r8, [r4, #21]
 800d37e:	1bd2      	subs	r2, r2, r7
 800d380:	1bdb      	subs	r3, r3, r7
 800d382:	60a2      	str	r2, [r4, #8]
 800d384:	6123      	str	r3, [r4, #16]
 800d386:	f080 0001 	eor.w	r0, r0, #1
 800d38a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d38e:	68a3      	ldr	r3, [r4, #8]
 800d390:	785b      	ldrb	r3, [r3, #1]
 800d392:	70ab      	strb	r3, [r5, #2]
 800d394:	3503      	adds	r5, #3
 800d396:	68a6      	ldr	r6, [r4, #8]
 800d398:	e7cd      	b.n	800d336 <ucdr_deserialize_uint32_t+0x9a>
 800d39a:	6813      	ldr	r3, [r2, #0]
 800d39c:	602b      	str	r3, [r5, #0]
 800d39e:	e79e      	b.n	800d2de <ucdr_deserialize_uint32_t+0x42>
 800d3a0:	4631      	mov	r1, r6
 800d3a2:	463a      	mov	r2, r7
 800d3a4:	4628      	mov	r0, r5
 800d3a6:	f00f fd78 	bl	801ce9a <memcpy>
 800d3aa:	68a1      	ldr	r1, [r4, #8]
 800d3ac:	464a      	mov	r2, r9
 800d3ae:	19e8      	adds	r0, r5, r7
 800d3b0:	f00f fd73 	bl	801ce9a <memcpy>
 800d3b4:	e7c1      	b.n	800d33a <ucdr_deserialize_uint32_t+0x9e>
 800d3b6:	bf00      	nop

0800d3b8 <ucdr_deserialize_endian_uint32_t>:
 800d3b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d3bc:	460e      	mov	r6, r1
 800d3be:	2104      	movs	r1, #4
 800d3c0:	4604      	mov	r4, r0
 800d3c2:	4615      	mov	r5, r2
 800d3c4:	f000 fef0 	bl	800e1a8 <ucdr_buffer_alignment>
 800d3c8:	4601      	mov	r1, r0
 800d3ca:	4620      	mov	r0, r4
 800d3cc:	f894 9015 	ldrb.w	r9, [r4, #21]
 800d3d0:	f000 ff2e 	bl	800e230 <ucdr_advance_buffer>
 800d3d4:	2104      	movs	r1, #4
 800d3d6:	4620      	mov	r0, r4
 800d3d8:	f000 fe86 	bl	800e0e8 <ucdr_check_buffer_available_for>
 800d3dc:	2800      	cmp	r0, #0
 800d3de:	d137      	bne.n	800d450 <ucdr_deserialize_endian_uint32_t+0x98>
 800d3e0:	e9d4 3701 	ldrd	r3, r7, [r4, #4]
 800d3e4:	42bb      	cmp	r3, r7
 800d3e6:	d92e      	bls.n	800d446 <ucdr_deserialize_endian_uint32_t+0x8e>
 800d3e8:	eba3 0807 	sub.w	r8, r3, r7
 800d3ec:	60a3      	str	r3, [r4, #8]
 800d3ee:	6923      	ldr	r3, [r4, #16]
 800d3f0:	f1c8 0a04 	rsb	sl, r8, #4
 800d3f4:	4443      	add	r3, r8
 800d3f6:	6123      	str	r3, [r4, #16]
 800d3f8:	4651      	mov	r1, sl
 800d3fa:	4620      	mov	r0, r4
 800d3fc:	f000 fe80 	bl	800e100 <ucdr_check_final_buffer_behavior>
 800d400:	2800      	cmp	r0, #0
 800d402:	d043      	beq.n	800d48c <ucdr_deserialize_endian_uint32_t+0xd4>
 800d404:	2e01      	cmp	r6, #1
 800d406:	d056      	beq.n	800d4b6 <ucdr_deserialize_endian_uint32_t+0xfe>
 800d408:	78fb      	ldrb	r3, [r7, #3]
 800d40a:	702b      	strb	r3, [r5, #0]
 800d40c:	78bb      	ldrb	r3, [r7, #2]
 800d40e:	706b      	strb	r3, [r5, #1]
 800d410:	f1b8 0f01 	cmp.w	r8, #1
 800d414:	d049      	beq.n	800d4aa <ucdr_deserialize_endian_uint32_t+0xf2>
 800d416:	787b      	ldrb	r3, [r7, #1]
 800d418:	70ab      	strb	r3, [r5, #2]
 800d41a:	f1b8 0f02 	cmp.w	r8, #2
 800d41e:	f105 0503 	add.w	r5, r5, #3
 800d422:	d046      	beq.n	800d4b2 <ucdr_deserialize_endian_uint32_t+0xfa>
 800d424:	783b      	ldrb	r3, [r7, #0]
 800d426:	702b      	strb	r3, [r5, #0]
 800d428:	6923      	ldr	r3, [r4, #16]
 800d42a:	68a2      	ldr	r2, [r4, #8]
 800d42c:	7da0      	ldrb	r0, [r4, #22]
 800d42e:	2104      	movs	r1, #4
 800d430:	3304      	adds	r3, #4
 800d432:	4452      	add	r2, sl
 800d434:	eba3 0308 	sub.w	r3, r3, r8
 800d438:	7561      	strb	r1, [r4, #21]
 800d43a:	60a2      	str	r2, [r4, #8]
 800d43c:	6123      	str	r3, [r4, #16]
 800d43e:	f080 0001 	eor.w	r0, r0, #1
 800d442:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d446:	2104      	movs	r1, #4
 800d448:	4620      	mov	r0, r4
 800d44a:	f000 fe59 	bl	800e100 <ucdr_check_final_buffer_behavior>
 800d44e:	b1a8      	cbz	r0, 800d47c <ucdr_deserialize_endian_uint32_t+0xc4>
 800d450:	2e01      	cmp	r6, #1
 800d452:	68a3      	ldr	r3, [r4, #8]
 800d454:	d017      	beq.n	800d486 <ucdr_deserialize_endian_uint32_t+0xce>
 800d456:	78db      	ldrb	r3, [r3, #3]
 800d458:	702b      	strb	r3, [r5, #0]
 800d45a:	68a3      	ldr	r3, [r4, #8]
 800d45c:	789b      	ldrb	r3, [r3, #2]
 800d45e:	706b      	strb	r3, [r5, #1]
 800d460:	68a3      	ldr	r3, [r4, #8]
 800d462:	785b      	ldrb	r3, [r3, #1]
 800d464:	70ab      	strb	r3, [r5, #2]
 800d466:	68a3      	ldr	r3, [r4, #8]
 800d468:	781b      	ldrb	r3, [r3, #0]
 800d46a:	70eb      	strb	r3, [r5, #3]
 800d46c:	68a2      	ldr	r2, [r4, #8]
 800d46e:	6923      	ldr	r3, [r4, #16]
 800d470:	3204      	adds	r2, #4
 800d472:	3304      	adds	r3, #4
 800d474:	2104      	movs	r1, #4
 800d476:	60a2      	str	r2, [r4, #8]
 800d478:	6123      	str	r3, [r4, #16]
 800d47a:	7561      	strb	r1, [r4, #21]
 800d47c:	7da0      	ldrb	r0, [r4, #22]
 800d47e:	f080 0001 	eor.w	r0, r0, #1
 800d482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d486:	681b      	ldr	r3, [r3, #0]
 800d488:	602b      	str	r3, [r5, #0]
 800d48a:	e7ef      	b.n	800d46c <ucdr_deserialize_endian_uint32_t+0xb4>
 800d48c:	68a2      	ldr	r2, [r4, #8]
 800d48e:	6923      	ldr	r3, [r4, #16]
 800d490:	7da0      	ldrb	r0, [r4, #22]
 800d492:	f884 9015 	strb.w	r9, [r4, #21]
 800d496:	eba2 0208 	sub.w	r2, r2, r8
 800d49a:	eba3 0308 	sub.w	r3, r3, r8
 800d49e:	60a2      	str	r2, [r4, #8]
 800d4a0:	6123      	str	r3, [r4, #16]
 800d4a2:	f080 0001 	eor.w	r0, r0, #1
 800d4a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d4aa:	68a3      	ldr	r3, [r4, #8]
 800d4ac:	785b      	ldrb	r3, [r3, #1]
 800d4ae:	70ab      	strb	r3, [r5, #2]
 800d4b0:	3503      	adds	r5, #3
 800d4b2:	68a7      	ldr	r7, [r4, #8]
 800d4b4:	e7b6      	b.n	800d424 <ucdr_deserialize_endian_uint32_t+0x6c>
 800d4b6:	4639      	mov	r1, r7
 800d4b8:	4642      	mov	r2, r8
 800d4ba:	4628      	mov	r0, r5
 800d4bc:	f00f fced 	bl	801ce9a <memcpy>
 800d4c0:	68a1      	ldr	r1, [r4, #8]
 800d4c2:	4652      	mov	r2, sl
 800d4c4:	eb05 0008 	add.w	r0, r5, r8
 800d4c8:	f00f fce7 	bl	801ce9a <memcpy>
 800d4cc:	e7ac      	b.n	800d428 <ucdr_deserialize_endian_uint32_t+0x70>
 800d4ce:	bf00      	nop

0800d4d0 <ucdr_serialize_uint64_t>:
 800d4d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d4d4:	2108      	movs	r1, #8
 800d4d6:	b082      	sub	sp, #8
 800d4d8:	4604      	mov	r4, r0
 800d4da:	e9cd 2300 	strd	r2, r3, [sp]
 800d4de:	f000 fe63 	bl	800e1a8 <ucdr_buffer_alignment>
 800d4e2:	4601      	mov	r1, r0
 800d4e4:	4620      	mov	r0, r4
 800d4e6:	7d67      	ldrb	r7, [r4, #21]
 800d4e8:	f000 fea2 	bl	800e230 <ucdr_advance_buffer>
 800d4ec:	2108      	movs	r1, #8
 800d4ee:	4620      	mov	r0, r4
 800d4f0:	f000 fdfa 	bl	800e0e8 <ucdr_check_buffer_available_for>
 800d4f4:	2800      	cmp	r0, #0
 800d4f6:	d14d      	bne.n	800d594 <ucdr_serialize_uint64_t+0xc4>
 800d4f8:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800d4fc:	42ab      	cmp	r3, r5
 800d4fe:	d944      	bls.n	800d58a <ucdr_serialize_uint64_t+0xba>
 800d500:	1b5e      	subs	r6, r3, r5
 800d502:	60a3      	str	r3, [r4, #8]
 800d504:	6923      	ldr	r3, [r4, #16]
 800d506:	f1c6 0808 	rsb	r8, r6, #8
 800d50a:	4433      	add	r3, r6
 800d50c:	6123      	str	r3, [r4, #16]
 800d50e:	4641      	mov	r1, r8
 800d510:	4620      	mov	r0, r4
 800d512:	f000 fdf5 	bl	800e100 <ucdr_check_final_buffer_behavior>
 800d516:	2800      	cmp	r0, #0
 800d518:	d072      	beq.n	800d600 <ucdr_serialize_uint64_t+0x130>
 800d51a:	7d23      	ldrb	r3, [r4, #20]
 800d51c:	2b01      	cmp	r3, #1
 800d51e:	f000 8092 	beq.w	800d646 <ucdr_serialize_uint64_t+0x176>
 800d522:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800d526:	702b      	strb	r3, [r5, #0]
 800d528:	2e01      	cmp	r6, #1
 800d52a:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800d52e:	706b      	strb	r3, [r5, #1]
 800d530:	d073      	beq.n	800d61a <ucdr_serialize_uint64_t+0x14a>
 800d532:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800d536:	70ab      	strb	r3, [r5, #2]
 800d538:	2e02      	cmp	r6, #2
 800d53a:	d072      	beq.n	800d622 <ucdr_serialize_uint64_t+0x152>
 800d53c:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800d540:	70eb      	strb	r3, [r5, #3]
 800d542:	2e03      	cmp	r6, #3
 800d544:	d071      	beq.n	800d62a <ucdr_serialize_uint64_t+0x15a>
 800d546:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800d54a:	712b      	strb	r3, [r5, #4]
 800d54c:	2e04      	cmp	r6, #4
 800d54e:	d070      	beq.n	800d632 <ucdr_serialize_uint64_t+0x162>
 800d550:	f89d 3002 	ldrb.w	r3, [sp, #2]
 800d554:	716b      	strb	r3, [r5, #5]
 800d556:	2e05      	cmp	r6, #5
 800d558:	d06f      	beq.n	800d63a <ucdr_serialize_uint64_t+0x16a>
 800d55a:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800d55e:	71ab      	strb	r3, [r5, #6]
 800d560:	2e06      	cmp	r6, #6
 800d562:	d06e      	beq.n	800d642 <ucdr_serialize_uint64_t+0x172>
 800d564:	3507      	adds	r5, #7
 800d566:	f89d 3000 	ldrb.w	r3, [sp]
 800d56a:	702b      	strb	r3, [r5, #0]
 800d56c:	6923      	ldr	r3, [r4, #16]
 800d56e:	68a2      	ldr	r2, [r4, #8]
 800d570:	7da0      	ldrb	r0, [r4, #22]
 800d572:	3308      	adds	r3, #8
 800d574:	4442      	add	r2, r8
 800d576:	1b9b      	subs	r3, r3, r6
 800d578:	2108      	movs	r1, #8
 800d57a:	f080 0001 	eor.w	r0, r0, #1
 800d57e:	60a2      	str	r2, [r4, #8]
 800d580:	6123      	str	r3, [r4, #16]
 800d582:	7561      	strb	r1, [r4, #21]
 800d584:	b002      	add	sp, #8
 800d586:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d58a:	2108      	movs	r1, #8
 800d58c:	4620      	mov	r0, r4
 800d58e:	f000 fdb7 	bl	800e100 <ucdr_check_final_buffer_behavior>
 800d592:	b350      	cbz	r0, 800d5ea <ucdr_serialize_uint64_t+0x11a>
 800d594:	7d22      	ldrb	r2, [r4, #20]
 800d596:	68a3      	ldr	r3, [r4, #8]
 800d598:	2a01      	cmp	r2, #1
 800d59a:	d02c      	beq.n	800d5f6 <ucdr_serialize_uint64_t+0x126>
 800d59c:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800d5a0:	701a      	strb	r2, [r3, #0]
 800d5a2:	68a3      	ldr	r3, [r4, #8]
 800d5a4:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800d5a8:	705a      	strb	r2, [r3, #1]
 800d5aa:	68a3      	ldr	r3, [r4, #8]
 800d5ac:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800d5b0:	709a      	strb	r2, [r3, #2]
 800d5b2:	68a3      	ldr	r3, [r4, #8]
 800d5b4:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800d5b8:	70da      	strb	r2, [r3, #3]
 800d5ba:	68a3      	ldr	r3, [r4, #8]
 800d5bc:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800d5c0:	711a      	strb	r2, [r3, #4]
 800d5c2:	68a3      	ldr	r3, [r4, #8]
 800d5c4:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800d5c8:	715a      	strb	r2, [r3, #5]
 800d5ca:	68a3      	ldr	r3, [r4, #8]
 800d5cc:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800d5d0:	719a      	strb	r2, [r3, #6]
 800d5d2:	68a3      	ldr	r3, [r4, #8]
 800d5d4:	f89d 2000 	ldrb.w	r2, [sp]
 800d5d8:	71da      	strb	r2, [r3, #7]
 800d5da:	68a2      	ldr	r2, [r4, #8]
 800d5dc:	6923      	ldr	r3, [r4, #16]
 800d5de:	3208      	adds	r2, #8
 800d5e0:	3308      	adds	r3, #8
 800d5e2:	2108      	movs	r1, #8
 800d5e4:	60a2      	str	r2, [r4, #8]
 800d5e6:	6123      	str	r3, [r4, #16]
 800d5e8:	7561      	strb	r1, [r4, #21]
 800d5ea:	7da0      	ldrb	r0, [r4, #22]
 800d5ec:	f080 0001 	eor.w	r0, r0, #1
 800d5f0:	b002      	add	sp, #8
 800d5f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d5f6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d5fa:	6019      	str	r1, [r3, #0]
 800d5fc:	605a      	str	r2, [r3, #4]
 800d5fe:	e7ec      	b.n	800d5da <ucdr_serialize_uint64_t+0x10a>
 800d600:	68a2      	ldr	r2, [r4, #8]
 800d602:	6923      	ldr	r3, [r4, #16]
 800d604:	7da0      	ldrb	r0, [r4, #22]
 800d606:	7567      	strb	r7, [r4, #21]
 800d608:	1b92      	subs	r2, r2, r6
 800d60a:	1b9b      	subs	r3, r3, r6
 800d60c:	f080 0001 	eor.w	r0, r0, #1
 800d610:	60a2      	str	r2, [r4, #8]
 800d612:	6123      	str	r3, [r4, #16]
 800d614:	b002      	add	sp, #8
 800d616:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d61a:	68a3      	ldr	r3, [r4, #8]
 800d61c:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800d620:	701a      	strb	r2, [r3, #0]
 800d622:	68a3      	ldr	r3, [r4, #8]
 800d624:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800d628:	701a      	strb	r2, [r3, #0]
 800d62a:	68a3      	ldr	r3, [r4, #8]
 800d62c:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800d630:	701a      	strb	r2, [r3, #0]
 800d632:	68a3      	ldr	r3, [r4, #8]
 800d634:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800d638:	701a      	strb	r2, [r3, #0]
 800d63a:	68a3      	ldr	r3, [r4, #8]
 800d63c:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800d640:	701a      	strb	r2, [r3, #0]
 800d642:	68a5      	ldr	r5, [r4, #8]
 800d644:	e78f      	b.n	800d566 <ucdr_serialize_uint64_t+0x96>
 800d646:	4628      	mov	r0, r5
 800d648:	466d      	mov	r5, sp
 800d64a:	4632      	mov	r2, r6
 800d64c:	4629      	mov	r1, r5
 800d64e:	f00f fc24 	bl	801ce9a <memcpy>
 800d652:	68a0      	ldr	r0, [r4, #8]
 800d654:	4642      	mov	r2, r8
 800d656:	19a9      	adds	r1, r5, r6
 800d658:	f00f fc1f 	bl	801ce9a <memcpy>
 800d65c:	e786      	b.n	800d56c <ucdr_serialize_uint64_t+0x9c>
 800d65e:	bf00      	nop

0800d660 <ucdr_serialize_int16_t>:
 800d660:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d664:	b082      	sub	sp, #8
 800d666:	460b      	mov	r3, r1
 800d668:	2102      	movs	r1, #2
 800d66a:	4604      	mov	r4, r0
 800d66c:	f8ad 3006 	strh.w	r3, [sp, #6]
 800d670:	f000 fd9a 	bl	800e1a8 <ucdr_buffer_alignment>
 800d674:	4601      	mov	r1, r0
 800d676:	4620      	mov	r0, r4
 800d678:	7d67      	ldrb	r7, [r4, #21]
 800d67a:	f000 fdd9 	bl	800e230 <ucdr_advance_buffer>
 800d67e:	2102      	movs	r1, #2
 800d680:	4620      	mov	r0, r4
 800d682:	f000 fd31 	bl	800e0e8 <ucdr_check_buffer_available_for>
 800d686:	b1c0      	cbz	r0, 800d6ba <ucdr_serialize_int16_t+0x5a>
 800d688:	7d22      	ldrb	r2, [r4, #20]
 800d68a:	68a3      	ldr	r3, [r4, #8]
 800d68c:	2a01      	cmp	r2, #1
 800d68e:	d04e      	beq.n	800d72e <ucdr_serialize_int16_t+0xce>
 800d690:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800d694:	701a      	strb	r2, [r3, #0]
 800d696:	68a3      	ldr	r3, [r4, #8]
 800d698:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800d69c:	705a      	strb	r2, [r3, #1]
 800d69e:	68a2      	ldr	r2, [r4, #8]
 800d6a0:	6923      	ldr	r3, [r4, #16]
 800d6a2:	3202      	adds	r2, #2
 800d6a4:	3302      	adds	r3, #2
 800d6a6:	2102      	movs	r1, #2
 800d6a8:	60a2      	str	r2, [r4, #8]
 800d6aa:	6123      	str	r3, [r4, #16]
 800d6ac:	7561      	strb	r1, [r4, #21]
 800d6ae:	7da0      	ldrb	r0, [r4, #22]
 800d6b0:	f080 0001 	eor.w	r0, r0, #1
 800d6b4:	b002      	add	sp, #8
 800d6b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d6ba:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800d6be:	42ab      	cmp	r3, r5
 800d6c0:	d923      	bls.n	800d70a <ucdr_serialize_int16_t+0xaa>
 800d6c2:	1b5e      	subs	r6, r3, r5
 800d6c4:	60a3      	str	r3, [r4, #8]
 800d6c6:	6923      	ldr	r3, [r4, #16]
 800d6c8:	f1c6 0802 	rsb	r8, r6, #2
 800d6cc:	4433      	add	r3, r6
 800d6ce:	6123      	str	r3, [r4, #16]
 800d6d0:	4641      	mov	r1, r8
 800d6d2:	4620      	mov	r0, r4
 800d6d4:	f000 fd14 	bl	800e100 <ucdr_check_final_buffer_behavior>
 800d6d8:	b368      	cbz	r0, 800d736 <ucdr_serialize_int16_t+0xd6>
 800d6da:	7d23      	ldrb	r3, [r4, #20]
 800d6dc:	2b01      	cmp	r3, #1
 800d6de:	d03b      	beq.n	800d758 <ucdr_serialize_int16_t+0xf8>
 800d6e0:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800d6e4:	702b      	strb	r3, [r5, #0]
 800d6e6:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800d6ea:	706b      	strb	r3, [r5, #1]
 800d6ec:	6923      	ldr	r3, [r4, #16]
 800d6ee:	68a2      	ldr	r2, [r4, #8]
 800d6f0:	7da0      	ldrb	r0, [r4, #22]
 800d6f2:	3302      	adds	r3, #2
 800d6f4:	4442      	add	r2, r8
 800d6f6:	1b9b      	subs	r3, r3, r6
 800d6f8:	2102      	movs	r1, #2
 800d6fa:	f080 0001 	eor.w	r0, r0, #1
 800d6fe:	60a2      	str	r2, [r4, #8]
 800d700:	6123      	str	r3, [r4, #16]
 800d702:	7561      	strb	r1, [r4, #21]
 800d704:	b002      	add	sp, #8
 800d706:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d70a:	2102      	movs	r1, #2
 800d70c:	4620      	mov	r0, r4
 800d70e:	f000 fcf7 	bl	800e100 <ucdr_check_final_buffer_behavior>
 800d712:	2800      	cmp	r0, #0
 800d714:	d0cb      	beq.n	800d6ae <ucdr_serialize_int16_t+0x4e>
 800d716:	7d23      	ldrb	r3, [r4, #20]
 800d718:	68a2      	ldr	r2, [r4, #8]
 800d71a:	2b01      	cmp	r3, #1
 800d71c:	d018      	beq.n	800d750 <ucdr_serialize_int16_t+0xf0>
 800d71e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800d722:	7013      	strb	r3, [r2, #0]
 800d724:	68a3      	ldr	r3, [r4, #8]
 800d726:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800d72a:	705a      	strb	r2, [r3, #1]
 800d72c:	e7b7      	b.n	800d69e <ucdr_serialize_int16_t+0x3e>
 800d72e:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800d732:	801a      	strh	r2, [r3, #0]
 800d734:	e7b3      	b.n	800d69e <ucdr_serialize_int16_t+0x3e>
 800d736:	68a2      	ldr	r2, [r4, #8]
 800d738:	6923      	ldr	r3, [r4, #16]
 800d73a:	7da0      	ldrb	r0, [r4, #22]
 800d73c:	7567      	strb	r7, [r4, #21]
 800d73e:	1b92      	subs	r2, r2, r6
 800d740:	1b9b      	subs	r3, r3, r6
 800d742:	f080 0001 	eor.w	r0, r0, #1
 800d746:	60a2      	str	r2, [r4, #8]
 800d748:	6123      	str	r3, [r4, #16]
 800d74a:	b002      	add	sp, #8
 800d74c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d750:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800d754:	8013      	strh	r3, [r2, #0]
 800d756:	e7a2      	b.n	800d69e <ucdr_serialize_int16_t+0x3e>
 800d758:	4628      	mov	r0, r5
 800d75a:	f10d 0506 	add.w	r5, sp, #6
 800d75e:	4632      	mov	r2, r6
 800d760:	4629      	mov	r1, r5
 800d762:	f00f fb9a 	bl	801ce9a <memcpy>
 800d766:	68a0      	ldr	r0, [r4, #8]
 800d768:	4642      	mov	r2, r8
 800d76a:	19a9      	adds	r1, r5, r6
 800d76c:	f00f fb95 	bl	801ce9a <memcpy>
 800d770:	e7bc      	b.n	800d6ec <ucdr_serialize_int16_t+0x8c>
 800d772:	bf00      	nop

0800d774 <ucdr_deserialize_int16_t>:
 800d774:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d778:	460d      	mov	r5, r1
 800d77a:	2102      	movs	r1, #2
 800d77c:	4604      	mov	r4, r0
 800d77e:	f000 fd13 	bl	800e1a8 <ucdr_buffer_alignment>
 800d782:	4601      	mov	r1, r0
 800d784:	4620      	mov	r0, r4
 800d786:	f894 8015 	ldrb.w	r8, [r4, #21]
 800d78a:	f000 fd51 	bl	800e230 <ucdr_advance_buffer>
 800d78e:	2102      	movs	r1, #2
 800d790:	4620      	mov	r0, r4
 800d792:	f000 fca9 	bl	800e0e8 <ucdr_check_buffer_available_for>
 800d796:	b1a8      	cbz	r0, 800d7c4 <ucdr_deserialize_int16_t+0x50>
 800d798:	7d22      	ldrb	r2, [r4, #20]
 800d79a:	68a3      	ldr	r3, [r4, #8]
 800d79c:	2a01      	cmp	r2, #1
 800d79e:	d046      	beq.n	800d82e <ucdr_deserialize_int16_t+0xba>
 800d7a0:	785b      	ldrb	r3, [r3, #1]
 800d7a2:	702b      	strb	r3, [r5, #0]
 800d7a4:	68a3      	ldr	r3, [r4, #8]
 800d7a6:	781b      	ldrb	r3, [r3, #0]
 800d7a8:	706b      	strb	r3, [r5, #1]
 800d7aa:	68a2      	ldr	r2, [r4, #8]
 800d7ac:	6923      	ldr	r3, [r4, #16]
 800d7ae:	3202      	adds	r2, #2
 800d7b0:	3302      	adds	r3, #2
 800d7b2:	2102      	movs	r1, #2
 800d7b4:	60a2      	str	r2, [r4, #8]
 800d7b6:	6123      	str	r3, [r4, #16]
 800d7b8:	7561      	strb	r1, [r4, #21]
 800d7ba:	7da0      	ldrb	r0, [r4, #22]
 800d7bc:	f080 0001 	eor.w	r0, r0, #1
 800d7c0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d7c4:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800d7c8:	42be      	cmp	r6, r7
 800d7ca:	d920      	bls.n	800d80e <ucdr_deserialize_int16_t+0x9a>
 800d7cc:	6923      	ldr	r3, [r4, #16]
 800d7ce:	60a6      	str	r6, [r4, #8]
 800d7d0:	1bf6      	subs	r6, r6, r7
 800d7d2:	4433      	add	r3, r6
 800d7d4:	f1c6 0902 	rsb	r9, r6, #2
 800d7d8:	6123      	str	r3, [r4, #16]
 800d7da:	4649      	mov	r1, r9
 800d7dc:	4620      	mov	r0, r4
 800d7de:	f000 fc8f 	bl	800e100 <ucdr_check_final_buffer_behavior>
 800d7e2:	b338      	cbz	r0, 800d834 <ucdr_deserialize_int16_t+0xc0>
 800d7e4:	7d23      	ldrb	r3, [r4, #20]
 800d7e6:	2b01      	cmp	r3, #1
 800d7e8:	d034      	beq.n	800d854 <ucdr_deserialize_int16_t+0xe0>
 800d7ea:	787b      	ldrb	r3, [r7, #1]
 800d7ec:	702b      	strb	r3, [r5, #0]
 800d7ee:	783b      	ldrb	r3, [r7, #0]
 800d7f0:	706b      	strb	r3, [r5, #1]
 800d7f2:	6923      	ldr	r3, [r4, #16]
 800d7f4:	68a2      	ldr	r2, [r4, #8]
 800d7f6:	7da0      	ldrb	r0, [r4, #22]
 800d7f8:	2102      	movs	r1, #2
 800d7fa:	3302      	adds	r3, #2
 800d7fc:	444a      	add	r2, r9
 800d7fe:	1b9b      	subs	r3, r3, r6
 800d800:	7561      	strb	r1, [r4, #21]
 800d802:	60a2      	str	r2, [r4, #8]
 800d804:	6123      	str	r3, [r4, #16]
 800d806:	f080 0001 	eor.w	r0, r0, #1
 800d80a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d80e:	2102      	movs	r1, #2
 800d810:	4620      	mov	r0, r4
 800d812:	f000 fc75 	bl	800e100 <ucdr_check_final_buffer_behavior>
 800d816:	2800      	cmp	r0, #0
 800d818:	d0cf      	beq.n	800d7ba <ucdr_deserialize_int16_t+0x46>
 800d81a:	7d23      	ldrb	r3, [r4, #20]
 800d81c:	68a2      	ldr	r2, [r4, #8]
 800d81e:	2b01      	cmp	r3, #1
 800d820:	d015      	beq.n	800d84e <ucdr_deserialize_int16_t+0xda>
 800d822:	7853      	ldrb	r3, [r2, #1]
 800d824:	702b      	strb	r3, [r5, #0]
 800d826:	68a3      	ldr	r3, [r4, #8]
 800d828:	781b      	ldrb	r3, [r3, #0]
 800d82a:	706b      	strb	r3, [r5, #1]
 800d82c:	e7bd      	b.n	800d7aa <ucdr_deserialize_int16_t+0x36>
 800d82e:	881b      	ldrh	r3, [r3, #0]
 800d830:	802b      	strh	r3, [r5, #0]
 800d832:	e7ba      	b.n	800d7aa <ucdr_deserialize_int16_t+0x36>
 800d834:	68a2      	ldr	r2, [r4, #8]
 800d836:	6923      	ldr	r3, [r4, #16]
 800d838:	7da0      	ldrb	r0, [r4, #22]
 800d83a:	f884 8015 	strb.w	r8, [r4, #21]
 800d83e:	1b92      	subs	r2, r2, r6
 800d840:	1b9b      	subs	r3, r3, r6
 800d842:	60a2      	str	r2, [r4, #8]
 800d844:	6123      	str	r3, [r4, #16]
 800d846:	f080 0001 	eor.w	r0, r0, #1
 800d84a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d84e:	8813      	ldrh	r3, [r2, #0]
 800d850:	802b      	strh	r3, [r5, #0]
 800d852:	e7aa      	b.n	800d7aa <ucdr_deserialize_int16_t+0x36>
 800d854:	4639      	mov	r1, r7
 800d856:	4632      	mov	r2, r6
 800d858:	4628      	mov	r0, r5
 800d85a:	f00f fb1e 	bl	801ce9a <memcpy>
 800d85e:	68a1      	ldr	r1, [r4, #8]
 800d860:	464a      	mov	r2, r9
 800d862:	19a8      	adds	r0, r5, r6
 800d864:	f00f fb19 	bl	801ce9a <memcpy>
 800d868:	e7c3      	b.n	800d7f2 <ucdr_deserialize_int16_t+0x7e>
 800d86a:	bf00      	nop

0800d86c <ucdr_serialize_int32_t>:
 800d86c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d870:	b082      	sub	sp, #8
 800d872:	4604      	mov	r4, r0
 800d874:	9101      	str	r1, [sp, #4]
 800d876:	2104      	movs	r1, #4
 800d878:	f000 fc96 	bl	800e1a8 <ucdr_buffer_alignment>
 800d87c:	4601      	mov	r1, r0
 800d87e:	4620      	mov	r0, r4
 800d880:	7d67      	ldrb	r7, [r4, #21]
 800d882:	f000 fcd5 	bl	800e230 <ucdr_advance_buffer>
 800d886:	2104      	movs	r1, #4
 800d888:	4620      	mov	r0, r4
 800d88a:	f000 fc2d 	bl	800e0e8 <ucdr_check_buffer_available_for>
 800d88e:	b300      	cbz	r0, 800d8d2 <ucdr_serialize_int32_t+0x66>
 800d890:	7d22      	ldrb	r2, [r4, #20]
 800d892:	68a3      	ldr	r3, [r4, #8]
 800d894:	2a01      	cmp	r2, #1
 800d896:	d05d      	beq.n	800d954 <ucdr_serialize_int32_t+0xe8>
 800d898:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800d89c:	701a      	strb	r2, [r3, #0]
 800d89e:	68a3      	ldr	r3, [r4, #8]
 800d8a0:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800d8a4:	705a      	strb	r2, [r3, #1]
 800d8a6:	68a3      	ldr	r3, [r4, #8]
 800d8a8:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800d8ac:	709a      	strb	r2, [r3, #2]
 800d8ae:	68a3      	ldr	r3, [r4, #8]
 800d8b0:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800d8b4:	70da      	strb	r2, [r3, #3]
 800d8b6:	68a2      	ldr	r2, [r4, #8]
 800d8b8:	6923      	ldr	r3, [r4, #16]
 800d8ba:	3204      	adds	r2, #4
 800d8bc:	3304      	adds	r3, #4
 800d8be:	2104      	movs	r1, #4
 800d8c0:	60a2      	str	r2, [r4, #8]
 800d8c2:	6123      	str	r3, [r4, #16]
 800d8c4:	7561      	strb	r1, [r4, #21]
 800d8c6:	7da0      	ldrb	r0, [r4, #22]
 800d8c8:	f080 0001 	eor.w	r0, r0, #1
 800d8cc:	b002      	add	sp, #8
 800d8ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d8d2:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800d8d6:	42ab      	cmp	r3, r5
 800d8d8:	d92e      	bls.n	800d938 <ucdr_serialize_int32_t+0xcc>
 800d8da:	1b5e      	subs	r6, r3, r5
 800d8dc:	60a3      	str	r3, [r4, #8]
 800d8de:	6923      	ldr	r3, [r4, #16]
 800d8e0:	f1c6 0804 	rsb	r8, r6, #4
 800d8e4:	4433      	add	r3, r6
 800d8e6:	6123      	str	r3, [r4, #16]
 800d8e8:	4641      	mov	r1, r8
 800d8ea:	4620      	mov	r0, r4
 800d8ec:	f000 fc08 	bl	800e100 <ucdr_check_final_buffer_behavior>
 800d8f0:	b398      	cbz	r0, 800d95a <ucdr_serialize_int32_t+0xee>
 800d8f2:	7d23      	ldrb	r3, [r4, #20]
 800d8f4:	2b01      	cmp	r3, #1
 800d8f6:	d046      	beq.n	800d986 <ucdr_serialize_int32_t+0x11a>
 800d8f8:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800d8fc:	702b      	strb	r3, [r5, #0]
 800d8fe:	2e01      	cmp	r6, #1
 800d900:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800d904:	706b      	strb	r3, [r5, #1]
 800d906:	d035      	beq.n	800d974 <ucdr_serialize_int32_t+0x108>
 800d908:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800d90c:	70ab      	strb	r3, [r5, #2]
 800d90e:	2e02      	cmp	r6, #2
 800d910:	d034      	beq.n	800d97c <ucdr_serialize_int32_t+0x110>
 800d912:	3503      	adds	r5, #3
 800d914:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800d918:	702b      	strb	r3, [r5, #0]
 800d91a:	6923      	ldr	r3, [r4, #16]
 800d91c:	68a2      	ldr	r2, [r4, #8]
 800d91e:	7da0      	ldrb	r0, [r4, #22]
 800d920:	3304      	adds	r3, #4
 800d922:	4442      	add	r2, r8
 800d924:	1b9b      	subs	r3, r3, r6
 800d926:	2104      	movs	r1, #4
 800d928:	f080 0001 	eor.w	r0, r0, #1
 800d92c:	60a2      	str	r2, [r4, #8]
 800d92e:	6123      	str	r3, [r4, #16]
 800d930:	7561      	strb	r1, [r4, #21]
 800d932:	b002      	add	sp, #8
 800d934:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d938:	2104      	movs	r1, #4
 800d93a:	4620      	mov	r0, r4
 800d93c:	f000 fbe0 	bl	800e100 <ucdr_check_final_buffer_behavior>
 800d940:	2800      	cmp	r0, #0
 800d942:	d0c0      	beq.n	800d8c6 <ucdr_serialize_int32_t+0x5a>
 800d944:	7d23      	ldrb	r3, [r4, #20]
 800d946:	68a2      	ldr	r2, [r4, #8]
 800d948:	2b01      	cmp	r3, #1
 800d94a:	d019      	beq.n	800d980 <ucdr_serialize_int32_t+0x114>
 800d94c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800d950:	7013      	strb	r3, [r2, #0]
 800d952:	e7a4      	b.n	800d89e <ucdr_serialize_int32_t+0x32>
 800d954:	9a01      	ldr	r2, [sp, #4]
 800d956:	601a      	str	r2, [r3, #0]
 800d958:	e7ad      	b.n	800d8b6 <ucdr_serialize_int32_t+0x4a>
 800d95a:	68a2      	ldr	r2, [r4, #8]
 800d95c:	6923      	ldr	r3, [r4, #16]
 800d95e:	7da0      	ldrb	r0, [r4, #22]
 800d960:	7567      	strb	r7, [r4, #21]
 800d962:	1b92      	subs	r2, r2, r6
 800d964:	1b9b      	subs	r3, r3, r6
 800d966:	f080 0001 	eor.w	r0, r0, #1
 800d96a:	60a2      	str	r2, [r4, #8]
 800d96c:	6123      	str	r3, [r4, #16]
 800d96e:	b002      	add	sp, #8
 800d970:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d974:	68a3      	ldr	r3, [r4, #8]
 800d976:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800d97a:	701a      	strb	r2, [r3, #0]
 800d97c:	68a5      	ldr	r5, [r4, #8]
 800d97e:	e7c9      	b.n	800d914 <ucdr_serialize_int32_t+0xa8>
 800d980:	9b01      	ldr	r3, [sp, #4]
 800d982:	6013      	str	r3, [r2, #0]
 800d984:	e797      	b.n	800d8b6 <ucdr_serialize_int32_t+0x4a>
 800d986:	4628      	mov	r0, r5
 800d988:	ad01      	add	r5, sp, #4
 800d98a:	4632      	mov	r2, r6
 800d98c:	4629      	mov	r1, r5
 800d98e:	f00f fa84 	bl	801ce9a <memcpy>
 800d992:	68a0      	ldr	r0, [r4, #8]
 800d994:	4642      	mov	r2, r8
 800d996:	19a9      	adds	r1, r5, r6
 800d998:	f00f fa7f 	bl	801ce9a <memcpy>
 800d99c:	e7bd      	b.n	800d91a <ucdr_serialize_int32_t+0xae>
 800d99e:	bf00      	nop

0800d9a0 <ucdr_deserialize_int32_t>:
 800d9a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d9a4:	460d      	mov	r5, r1
 800d9a6:	2104      	movs	r1, #4
 800d9a8:	4604      	mov	r4, r0
 800d9aa:	f000 fbfd 	bl	800e1a8 <ucdr_buffer_alignment>
 800d9ae:	4601      	mov	r1, r0
 800d9b0:	4620      	mov	r0, r4
 800d9b2:	f894 8015 	ldrb.w	r8, [r4, #21]
 800d9b6:	f000 fc3b 	bl	800e230 <ucdr_advance_buffer>
 800d9ba:	2104      	movs	r1, #4
 800d9bc:	4620      	mov	r0, r4
 800d9be:	f000 fb93 	bl	800e0e8 <ucdr_check_buffer_available_for>
 800d9c2:	b1d8      	cbz	r0, 800d9fc <ucdr_deserialize_int32_t+0x5c>
 800d9c4:	7d22      	ldrb	r2, [r4, #20]
 800d9c6:	68a3      	ldr	r3, [r4, #8]
 800d9c8:	2a01      	cmp	r2, #1
 800d9ca:	d052      	beq.n	800da72 <ucdr_deserialize_int32_t+0xd2>
 800d9cc:	78db      	ldrb	r3, [r3, #3]
 800d9ce:	702b      	strb	r3, [r5, #0]
 800d9d0:	68a3      	ldr	r3, [r4, #8]
 800d9d2:	789b      	ldrb	r3, [r3, #2]
 800d9d4:	706b      	strb	r3, [r5, #1]
 800d9d6:	68a3      	ldr	r3, [r4, #8]
 800d9d8:	785b      	ldrb	r3, [r3, #1]
 800d9da:	70ab      	strb	r3, [r5, #2]
 800d9dc:	68a3      	ldr	r3, [r4, #8]
 800d9de:	781b      	ldrb	r3, [r3, #0]
 800d9e0:	70eb      	strb	r3, [r5, #3]
 800d9e2:	68a2      	ldr	r2, [r4, #8]
 800d9e4:	6923      	ldr	r3, [r4, #16]
 800d9e6:	3204      	adds	r2, #4
 800d9e8:	3304      	adds	r3, #4
 800d9ea:	2104      	movs	r1, #4
 800d9ec:	60a2      	str	r2, [r4, #8]
 800d9ee:	6123      	str	r3, [r4, #16]
 800d9f0:	7561      	strb	r1, [r4, #21]
 800d9f2:	7da0      	ldrb	r0, [r4, #22]
 800d9f4:	f080 0001 	eor.w	r0, r0, #1
 800d9f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d9fc:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800da00:	42b7      	cmp	r7, r6
 800da02:	d92a      	bls.n	800da5a <ucdr_deserialize_int32_t+0xba>
 800da04:	6923      	ldr	r3, [r4, #16]
 800da06:	60a7      	str	r7, [r4, #8]
 800da08:	1bbf      	subs	r7, r7, r6
 800da0a:	443b      	add	r3, r7
 800da0c:	f1c7 0904 	rsb	r9, r7, #4
 800da10:	6123      	str	r3, [r4, #16]
 800da12:	4649      	mov	r1, r9
 800da14:	4620      	mov	r0, r4
 800da16:	f000 fb73 	bl	800e100 <ucdr_check_final_buffer_behavior>
 800da1a:	b368      	cbz	r0, 800da78 <ucdr_deserialize_int32_t+0xd8>
 800da1c:	7d23      	ldrb	r3, [r4, #20]
 800da1e:	2b01      	cmp	r3, #1
 800da20:	d040      	beq.n	800daa4 <ucdr_deserialize_int32_t+0x104>
 800da22:	78f3      	ldrb	r3, [r6, #3]
 800da24:	702b      	strb	r3, [r5, #0]
 800da26:	78b3      	ldrb	r3, [r6, #2]
 800da28:	706b      	strb	r3, [r5, #1]
 800da2a:	2f01      	cmp	r7, #1
 800da2c:	d031      	beq.n	800da92 <ucdr_deserialize_int32_t+0xf2>
 800da2e:	7873      	ldrb	r3, [r6, #1]
 800da30:	70ab      	strb	r3, [r5, #2]
 800da32:	2f02      	cmp	r7, #2
 800da34:	f105 0503 	add.w	r5, r5, #3
 800da38:	d02f      	beq.n	800da9a <ucdr_deserialize_int32_t+0xfa>
 800da3a:	7833      	ldrb	r3, [r6, #0]
 800da3c:	702b      	strb	r3, [r5, #0]
 800da3e:	6923      	ldr	r3, [r4, #16]
 800da40:	68a2      	ldr	r2, [r4, #8]
 800da42:	7da0      	ldrb	r0, [r4, #22]
 800da44:	2104      	movs	r1, #4
 800da46:	3304      	adds	r3, #4
 800da48:	444a      	add	r2, r9
 800da4a:	1bdb      	subs	r3, r3, r7
 800da4c:	7561      	strb	r1, [r4, #21]
 800da4e:	60a2      	str	r2, [r4, #8]
 800da50:	6123      	str	r3, [r4, #16]
 800da52:	f080 0001 	eor.w	r0, r0, #1
 800da56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800da5a:	2104      	movs	r1, #4
 800da5c:	4620      	mov	r0, r4
 800da5e:	f000 fb4f 	bl	800e100 <ucdr_check_final_buffer_behavior>
 800da62:	2800      	cmp	r0, #0
 800da64:	d0c5      	beq.n	800d9f2 <ucdr_deserialize_int32_t+0x52>
 800da66:	7d23      	ldrb	r3, [r4, #20]
 800da68:	68a2      	ldr	r2, [r4, #8]
 800da6a:	2b01      	cmp	r3, #1
 800da6c:	d017      	beq.n	800da9e <ucdr_deserialize_int32_t+0xfe>
 800da6e:	78d3      	ldrb	r3, [r2, #3]
 800da70:	e7ad      	b.n	800d9ce <ucdr_deserialize_int32_t+0x2e>
 800da72:	681b      	ldr	r3, [r3, #0]
 800da74:	602b      	str	r3, [r5, #0]
 800da76:	e7b4      	b.n	800d9e2 <ucdr_deserialize_int32_t+0x42>
 800da78:	68a2      	ldr	r2, [r4, #8]
 800da7a:	6923      	ldr	r3, [r4, #16]
 800da7c:	7da0      	ldrb	r0, [r4, #22]
 800da7e:	f884 8015 	strb.w	r8, [r4, #21]
 800da82:	1bd2      	subs	r2, r2, r7
 800da84:	1bdb      	subs	r3, r3, r7
 800da86:	60a2      	str	r2, [r4, #8]
 800da88:	6123      	str	r3, [r4, #16]
 800da8a:	f080 0001 	eor.w	r0, r0, #1
 800da8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800da92:	68a3      	ldr	r3, [r4, #8]
 800da94:	785b      	ldrb	r3, [r3, #1]
 800da96:	70ab      	strb	r3, [r5, #2]
 800da98:	3503      	adds	r5, #3
 800da9a:	68a6      	ldr	r6, [r4, #8]
 800da9c:	e7cd      	b.n	800da3a <ucdr_deserialize_int32_t+0x9a>
 800da9e:	6813      	ldr	r3, [r2, #0]
 800daa0:	602b      	str	r3, [r5, #0]
 800daa2:	e79e      	b.n	800d9e2 <ucdr_deserialize_int32_t+0x42>
 800daa4:	4631      	mov	r1, r6
 800daa6:	463a      	mov	r2, r7
 800daa8:	4628      	mov	r0, r5
 800daaa:	f00f f9f6 	bl	801ce9a <memcpy>
 800daae:	68a1      	ldr	r1, [r4, #8]
 800dab0:	464a      	mov	r2, r9
 800dab2:	19e8      	adds	r0, r5, r7
 800dab4:	f00f f9f1 	bl	801ce9a <memcpy>
 800dab8:	e7c1      	b.n	800da3e <ucdr_deserialize_int32_t+0x9e>
 800daba:	bf00      	nop

0800dabc <ucdr_serialize_double>:
 800dabc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dac0:	2108      	movs	r1, #8
 800dac2:	b082      	sub	sp, #8
 800dac4:	4604      	mov	r4, r0
 800dac6:	ed8d 0b00 	vstr	d0, [sp]
 800daca:	f000 fb6d 	bl	800e1a8 <ucdr_buffer_alignment>
 800dace:	4601      	mov	r1, r0
 800dad0:	4620      	mov	r0, r4
 800dad2:	7d67      	ldrb	r7, [r4, #21]
 800dad4:	f000 fbac 	bl	800e230 <ucdr_advance_buffer>
 800dad8:	2108      	movs	r1, #8
 800dada:	4620      	mov	r0, r4
 800dadc:	f000 fb04 	bl	800e0e8 <ucdr_check_buffer_available_for>
 800dae0:	2800      	cmp	r0, #0
 800dae2:	d14d      	bne.n	800db80 <ucdr_serialize_double+0xc4>
 800dae4:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800dae8:	42ab      	cmp	r3, r5
 800daea:	d944      	bls.n	800db76 <ucdr_serialize_double+0xba>
 800daec:	1b5e      	subs	r6, r3, r5
 800daee:	60a3      	str	r3, [r4, #8]
 800daf0:	6923      	ldr	r3, [r4, #16]
 800daf2:	f1c6 0808 	rsb	r8, r6, #8
 800daf6:	4433      	add	r3, r6
 800daf8:	6123      	str	r3, [r4, #16]
 800dafa:	4641      	mov	r1, r8
 800dafc:	4620      	mov	r0, r4
 800dafe:	f000 faff 	bl	800e100 <ucdr_check_final_buffer_behavior>
 800db02:	2800      	cmp	r0, #0
 800db04:	d072      	beq.n	800dbec <ucdr_serialize_double+0x130>
 800db06:	7d23      	ldrb	r3, [r4, #20]
 800db08:	2b01      	cmp	r3, #1
 800db0a:	f000 8092 	beq.w	800dc32 <ucdr_serialize_double+0x176>
 800db0e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800db12:	702b      	strb	r3, [r5, #0]
 800db14:	2e01      	cmp	r6, #1
 800db16:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800db1a:	706b      	strb	r3, [r5, #1]
 800db1c:	d073      	beq.n	800dc06 <ucdr_serialize_double+0x14a>
 800db1e:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800db22:	70ab      	strb	r3, [r5, #2]
 800db24:	2e02      	cmp	r6, #2
 800db26:	d072      	beq.n	800dc0e <ucdr_serialize_double+0x152>
 800db28:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800db2c:	70eb      	strb	r3, [r5, #3]
 800db2e:	2e03      	cmp	r6, #3
 800db30:	d071      	beq.n	800dc16 <ucdr_serialize_double+0x15a>
 800db32:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800db36:	712b      	strb	r3, [r5, #4]
 800db38:	2e04      	cmp	r6, #4
 800db3a:	d070      	beq.n	800dc1e <ucdr_serialize_double+0x162>
 800db3c:	f89d 3002 	ldrb.w	r3, [sp, #2]
 800db40:	716b      	strb	r3, [r5, #5]
 800db42:	2e05      	cmp	r6, #5
 800db44:	d06f      	beq.n	800dc26 <ucdr_serialize_double+0x16a>
 800db46:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800db4a:	71ab      	strb	r3, [r5, #6]
 800db4c:	2e06      	cmp	r6, #6
 800db4e:	d06e      	beq.n	800dc2e <ucdr_serialize_double+0x172>
 800db50:	3507      	adds	r5, #7
 800db52:	f89d 3000 	ldrb.w	r3, [sp]
 800db56:	702b      	strb	r3, [r5, #0]
 800db58:	6923      	ldr	r3, [r4, #16]
 800db5a:	68a2      	ldr	r2, [r4, #8]
 800db5c:	7da0      	ldrb	r0, [r4, #22]
 800db5e:	3308      	adds	r3, #8
 800db60:	4442      	add	r2, r8
 800db62:	1b9b      	subs	r3, r3, r6
 800db64:	2108      	movs	r1, #8
 800db66:	f080 0001 	eor.w	r0, r0, #1
 800db6a:	60a2      	str	r2, [r4, #8]
 800db6c:	6123      	str	r3, [r4, #16]
 800db6e:	7561      	strb	r1, [r4, #21]
 800db70:	b002      	add	sp, #8
 800db72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800db76:	2108      	movs	r1, #8
 800db78:	4620      	mov	r0, r4
 800db7a:	f000 fac1 	bl	800e100 <ucdr_check_final_buffer_behavior>
 800db7e:	b350      	cbz	r0, 800dbd6 <ucdr_serialize_double+0x11a>
 800db80:	7d22      	ldrb	r2, [r4, #20]
 800db82:	68a3      	ldr	r3, [r4, #8]
 800db84:	2a01      	cmp	r2, #1
 800db86:	d02c      	beq.n	800dbe2 <ucdr_serialize_double+0x126>
 800db88:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800db8c:	701a      	strb	r2, [r3, #0]
 800db8e:	68a3      	ldr	r3, [r4, #8]
 800db90:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800db94:	705a      	strb	r2, [r3, #1]
 800db96:	68a3      	ldr	r3, [r4, #8]
 800db98:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800db9c:	709a      	strb	r2, [r3, #2]
 800db9e:	68a3      	ldr	r3, [r4, #8]
 800dba0:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800dba4:	70da      	strb	r2, [r3, #3]
 800dba6:	68a3      	ldr	r3, [r4, #8]
 800dba8:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800dbac:	711a      	strb	r2, [r3, #4]
 800dbae:	68a3      	ldr	r3, [r4, #8]
 800dbb0:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800dbb4:	715a      	strb	r2, [r3, #5]
 800dbb6:	68a3      	ldr	r3, [r4, #8]
 800dbb8:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800dbbc:	719a      	strb	r2, [r3, #6]
 800dbbe:	68a3      	ldr	r3, [r4, #8]
 800dbc0:	f89d 2000 	ldrb.w	r2, [sp]
 800dbc4:	71da      	strb	r2, [r3, #7]
 800dbc6:	68a2      	ldr	r2, [r4, #8]
 800dbc8:	6923      	ldr	r3, [r4, #16]
 800dbca:	3208      	adds	r2, #8
 800dbcc:	3308      	adds	r3, #8
 800dbce:	2108      	movs	r1, #8
 800dbd0:	60a2      	str	r2, [r4, #8]
 800dbd2:	6123      	str	r3, [r4, #16]
 800dbd4:	7561      	strb	r1, [r4, #21]
 800dbd6:	7da0      	ldrb	r0, [r4, #22]
 800dbd8:	f080 0001 	eor.w	r0, r0, #1
 800dbdc:	b002      	add	sp, #8
 800dbde:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dbe2:	e9dd 1200 	ldrd	r1, r2, [sp]
 800dbe6:	6019      	str	r1, [r3, #0]
 800dbe8:	605a      	str	r2, [r3, #4]
 800dbea:	e7ec      	b.n	800dbc6 <ucdr_serialize_double+0x10a>
 800dbec:	68a2      	ldr	r2, [r4, #8]
 800dbee:	6923      	ldr	r3, [r4, #16]
 800dbf0:	7da0      	ldrb	r0, [r4, #22]
 800dbf2:	7567      	strb	r7, [r4, #21]
 800dbf4:	1b92      	subs	r2, r2, r6
 800dbf6:	1b9b      	subs	r3, r3, r6
 800dbf8:	f080 0001 	eor.w	r0, r0, #1
 800dbfc:	60a2      	str	r2, [r4, #8]
 800dbfe:	6123      	str	r3, [r4, #16]
 800dc00:	b002      	add	sp, #8
 800dc02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dc06:	68a3      	ldr	r3, [r4, #8]
 800dc08:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800dc0c:	701a      	strb	r2, [r3, #0]
 800dc0e:	68a3      	ldr	r3, [r4, #8]
 800dc10:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800dc14:	701a      	strb	r2, [r3, #0]
 800dc16:	68a3      	ldr	r3, [r4, #8]
 800dc18:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800dc1c:	701a      	strb	r2, [r3, #0]
 800dc1e:	68a3      	ldr	r3, [r4, #8]
 800dc20:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800dc24:	701a      	strb	r2, [r3, #0]
 800dc26:	68a3      	ldr	r3, [r4, #8]
 800dc28:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800dc2c:	701a      	strb	r2, [r3, #0]
 800dc2e:	68a5      	ldr	r5, [r4, #8]
 800dc30:	e78f      	b.n	800db52 <ucdr_serialize_double+0x96>
 800dc32:	4628      	mov	r0, r5
 800dc34:	466d      	mov	r5, sp
 800dc36:	4632      	mov	r2, r6
 800dc38:	4629      	mov	r1, r5
 800dc3a:	f00f f92e 	bl	801ce9a <memcpy>
 800dc3e:	68a0      	ldr	r0, [r4, #8]
 800dc40:	4642      	mov	r2, r8
 800dc42:	19a9      	adds	r1, r5, r6
 800dc44:	f00f f929 	bl	801ce9a <memcpy>
 800dc48:	e786      	b.n	800db58 <ucdr_serialize_double+0x9c>
 800dc4a:	bf00      	nop

0800dc4c <ucdr_serialize_endian_double>:
 800dc4c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800dc50:	460e      	mov	r6, r1
 800dc52:	b083      	sub	sp, #12
 800dc54:	2108      	movs	r1, #8
 800dc56:	4604      	mov	r4, r0
 800dc58:	ed8d 0b00 	vstr	d0, [sp]
 800dc5c:	f000 faa4 	bl	800e1a8 <ucdr_buffer_alignment>
 800dc60:	4601      	mov	r1, r0
 800dc62:	4620      	mov	r0, r4
 800dc64:	f894 8015 	ldrb.w	r8, [r4, #21]
 800dc68:	f000 fae2 	bl	800e230 <ucdr_advance_buffer>
 800dc6c:	2108      	movs	r1, #8
 800dc6e:	4620      	mov	r0, r4
 800dc70:	f000 fa3a 	bl	800e0e8 <ucdr_check_buffer_available_for>
 800dc74:	2800      	cmp	r0, #0
 800dc76:	d14c      	bne.n	800dd12 <ucdr_serialize_endian_double+0xc6>
 800dc78:	e9d4 5701 	ldrd	r5, r7, [r4, #4]
 800dc7c:	42bd      	cmp	r5, r7
 800dc7e:	d943      	bls.n	800dd08 <ucdr_serialize_endian_double+0xbc>
 800dc80:	6923      	ldr	r3, [r4, #16]
 800dc82:	60a5      	str	r5, [r4, #8]
 800dc84:	1bed      	subs	r5, r5, r7
 800dc86:	442b      	add	r3, r5
 800dc88:	f1c5 0908 	rsb	r9, r5, #8
 800dc8c:	6123      	str	r3, [r4, #16]
 800dc8e:	4649      	mov	r1, r9
 800dc90:	4620      	mov	r0, r4
 800dc92:	f000 fa35 	bl	800e100 <ucdr_check_final_buffer_behavior>
 800dc96:	2800      	cmp	r0, #0
 800dc98:	d070      	beq.n	800dd7c <ucdr_serialize_endian_double+0x130>
 800dc9a:	2e01      	cmp	r6, #1
 800dc9c:	f000 8092 	beq.w	800ddc4 <ucdr_serialize_endian_double+0x178>
 800dca0:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800dca4:	703b      	strb	r3, [r7, #0]
 800dca6:	2d01      	cmp	r5, #1
 800dca8:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800dcac:	707b      	strb	r3, [r7, #1]
 800dcae:	d073      	beq.n	800dd98 <ucdr_serialize_endian_double+0x14c>
 800dcb0:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800dcb4:	70bb      	strb	r3, [r7, #2]
 800dcb6:	2d02      	cmp	r5, #2
 800dcb8:	d072      	beq.n	800dda0 <ucdr_serialize_endian_double+0x154>
 800dcba:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800dcbe:	70fb      	strb	r3, [r7, #3]
 800dcc0:	2d03      	cmp	r5, #3
 800dcc2:	d071      	beq.n	800dda8 <ucdr_serialize_endian_double+0x15c>
 800dcc4:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800dcc8:	713b      	strb	r3, [r7, #4]
 800dcca:	2d04      	cmp	r5, #4
 800dccc:	d070      	beq.n	800ddb0 <ucdr_serialize_endian_double+0x164>
 800dcce:	f89d 3002 	ldrb.w	r3, [sp, #2]
 800dcd2:	717b      	strb	r3, [r7, #5]
 800dcd4:	2d05      	cmp	r5, #5
 800dcd6:	d06f      	beq.n	800ddb8 <ucdr_serialize_endian_double+0x16c>
 800dcd8:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800dcdc:	71bb      	strb	r3, [r7, #6]
 800dcde:	2d06      	cmp	r5, #6
 800dce0:	d06e      	beq.n	800ddc0 <ucdr_serialize_endian_double+0x174>
 800dce2:	3707      	adds	r7, #7
 800dce4:	f89d 3000 	ldrb.w	r3, [sp]
 800dce8:	703b      	strb	r3, [r7, #0]
 800dcea:	6923      	ldr	r3, [r4, #16]
 800dcec:	68a2      	ldr	r2, [r4, #8]
 800dcee:	7da0      	ldrb	r0, [r4, #22]
 800dcf0:	3308      	adds	r3, #8
 800dcf2:	444a      	add	r2, r9
 800dcf4:	1b5b      	subs	r3, r3, r5
 800dcf6:	2108      	movs	r1, #8
 800dcf8:	f080 0001 	eor.w	r0, r0, #1
 800dcfc:	60a2      	str	r2, [r4, #8]
 800dcfe:	6123      	str	r3, [r4, #16]
 800dd00:	7561      	strb	r1, [r4, #21]
 800dd02:	b003      	add	sp, #12
 800dd04:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dd08:	2108      	movs	r1, #8
 800dd0a:	4620      	mov	r0, r4
 800dd0c:	f000 f9f8 	bl	800e100 <ucdr_check_final_buffer_behavior>
 800dd10:	b348      	cbz	r0, 800dd66 <ucdr_serialize_endian_double+0x11a>
 800dd12:	2e01      	cmp	r6, #1
 800dd14:	68a3      	ldr	r3, [r4, #8]
 800dd16:	d02c      	beq.n	800dd72 <ucdr_serialize_endian_double+0x126>
 800dd18:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800dd1c:	701a      	strb	r2, [r3, #0]
 800dd1e:	68a3      	ldr	r3, [r4, #8]
 800dd20:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800dd24:	705a      	strb	r2, [r3, #1]
 800dd26:	68a3      	ldr	r3, [r4, #8]
 800dd28:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800dd2c:	709a      	strb	r2, [r3, #2]
 800dd2e:	68a3      	ldr	r3, [r4, #8]
 800dd30:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800dd34:	70da      	strb	r2, [r3, #3]
 800dd36:	68a3      	ldr	r3, [r4, #8]
 800dd38:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800dd3c:	711a      	strb	r2, [r3, #4]
 800dd3e:	68a3      	ldr	r3, [r4, #8]
 800dd40:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800dd44:	715a      	strb	r2, [r3, #5]
 800dd46:	68a3      	ldr	r3, [r4, #8]
 800dd48:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800dd4c:	719a      	strb	r2, [r3, #6]
 800dd4e:	68a3      	ldr	r3, [r4, #8]
 800dd50:	f89d 2000 	ldrb.w	r2, [sp]
 800dd54:	71da      	strb	r2, [r3, #7]
 800dd56:	68a2      	ldr	r2, [r4, #8]
 800dd58:	6923      	ldr	r3, [r4, #16]
 800dd5a:	3208      	adds	r2, #8
 800dd5c:	3308      	adds	r3, #8
 800dd5e:	2108      	movs	r1, #8
 800dd60:	60a2      	str	r2, [r4, #8]
 800dd62:	6123      	str	r3, [r4, #16]
 800dd64:	7561      	strb	r1, [r4, #21]
 800dd66:	7da0      	ldrb	r0, [r4, #22]
 800dd68:	f080 0001 	eor.w	r0, r0, #1
 800dd6c:	b003      	add	sp, #12
 800dd6e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dd72:	e9dd 1200 	ldrd	r1, r2, [sp]
 800dd76:	6019      	str	r1, [r3, #0]
 800dd78:	605a      	str	r2, [r3, #4]
 800dd7a:	e7ec      	b.n	800dd56 <ucdr_serialize_endian_double+0x10a>
 800dd7c:	68a2      	ldr	r2, [r4, #8]
 800dd7e:	6923      	ldr	r3, [r4, #16]
 800dd80:	7da0      	ldrb	r0, [r4, #22]
 800dd82:	f884 8015 	strb.w	r8, [r4, #21]
 800dd86:	1b52      	subs	r2, r2, r5
 800dd88:	1b5b      	subs	r3, r3, r5
 800dd8a:	f080 0001 	eor.w	r0, r0, #1
 800dd8e:	60a2      	str	r2, [r4, #8]
 800dd90:	6123      	str	r3, [r4, #16]
 800dd92:	b003      	add	sp, #12
 800dd94:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dd98:	68a3      	ldr	r3, [r4, #8]
 800dd9a:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800dd9e:	701a      	strb	r2, [r3, #0]
 800dda0:	68a3      	ldr	r3, [r4, #8]
 800dda2:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800dda6:	701a      	strb	r2, [r3, #0]
 800dda8:	68a3      	ldr	r3, [r4, #8]
 800ddaa:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800ddae:	701a      	strb	r2, [r3, #0]
 800ddb0:	68a3      	ldr	r3, [r4, #8]
 800ddb2:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800ddb6:	701a      	strb	r2, [r3, #0]
 800ddb8:	68a3      	ldr	r3, [r4, #8]
 800ddba:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800ddbe:	701a      	strb	r2, [r3, #0]
 800ddc0:	68a7      	ldr	r7, [r4, #8]
 800ddc2:	e78f      	b.n	800dce4 <ucdr_serialize_endian_double+0x98>
 800ddc4:	466e      	mov	r6, sp
 800ddc6:	462a      	mov	r2, r5
 800ddc8:	4631      	mov	r1, r6
 800ddca:	4638      	mov	r0, r7
 800ddcc:	f00f f865 	bl	801ce9a <memcpy>
 800ddd0:	68a0      	ldr	r0, [r4, #8]
 800ddd2:	464a      	mov	r2, r9
 800ddd4:	1971      	adds	r1, r6, r5
 800ddd6:	f00f f860 	bl	801ce9a <memcpy>
 800ddda:	e786      	b.n	800dcea <ucdr_serialize_endian_double+0x9e>

0800dddc <ucdr_deserialize_double>:
 800dddc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dde0:	460d      	mov	r5, r1
 800dde2:	2108      	movs	r1, #8
 800dde4:	4604      	mov	r4, r0
 800dde6:	f000 f9df 	bl	800e1a8 <ucdr_buffer_alignment>
 800ddea:	4601      	mov	r1, r0
 800ddec:	4620      	mov	r0, r4
 800ddee:	f894 8015 	ldrb.w	r8, [r4, #21]
 800ddf2:	f000 fa1d 	bl	800e230 <ucdr_advance_buffer>
 800ddf6:	2108      	movs	r1, #8
 800ddf8:	4620      	mov	r0, r4
 800ddfa:	f000 f975 	bl	800e0e8 <ucdr_check_buffer_available_for>
 800ddfe:	2800      	cmp	r0, #0
 800de00:	d147      	bne.n	800de92 <ucdr_deserialize_double+0xb6>
 800de02:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800de06:	42be      	cmp	r6, r7
 800de08:	d93e      	bls.n	800de88 <ucdr_deserialize_double+0xac>
 800de0a:	6923      	ldr	r3, [r4, #16]
 800de0c:	60a6      	str	r6, [r4, #8]
 800de0e:	1bf6      	subs	r6, r6, r7
 800de10:	4433      	add	r3, r6
 800de12:	f1c6 0908 	rsb	r9, r6, #8
 800de16:	6123      	str	r3, [r4, #16]
 800de18:	4649      	mov	r1, r9
 800de1a:	4620      	mov	r0, r4
 800de1c:	f000 f970 	bl	800e100 <ucdr_check_final_buffer_behavior>
 800de20:	2800      	cmp	r0, #0
 800de22:	d063      	beq.n	800deec <ucdr_deserialize_double+0x110>
 800de24:	7d23      	ldrb	r3, [r4, #20]
 800de26:	2b01      	cmp	r3, #1
 800de28:	f000 8083 	beq.w	800df32 <ucdr_deserialize_double+0x156>
 800de2c:	79fb      	ldrb	r3, [r7, #7]
 800de2e:	702b      	strb	r3, [r5, #0]
 800de30:	79bb      	ldrb	r3, [r7, #6]
 800de32:	706b      	strb	r3, [r5, #1]
 800de34:	2e01      	cmp	r6, #1
 800de36:	d066      	beq.n	800df06 <ucdr_deserialize_double+0x12a>
 800de38:	797b      	ldrb	r3, [r7, #5]
 800de3a:	70ab      	strb	r3, [r5, #2]
 800de3c:	2e02      	cmp	r6, #2
 800de3e:	f000 8089 	beq.w	800df54 <ucdr_deserialize_double+0x178>
 800de42:	793b      	ldrb	r3, [r7, #4]
 800de44:	70eb      	strb	r3, [r5, #3]
 800de46:	2e03      	cmp	r6, #3
 800de48:	f000 8082 	beq.w	800df50 <ucdr_deserialize_double+0x174>
 800de4c:	78fb      	ldrb	r3, [r7, #3]
 800de4e:	712b      	strb	r3, [r5, #4]
 800de50:	2e04      	cmp	r6, #4
 800de52:	d07b      	beq.n	800df4c <ucdr_deserialize_double+0x170>
 800de54:	78bb      	ldrb	r3, [r7, #2]
 800de56:	716b      	strb	r3, [r5, #5]
 800de58:	2e05      	cmp	r6, #5
 800de5a:	d075      	beq.n	800df48 <ucdr_deserialize_double+0x16c>
 800de5c:	787b      	ldrb	r3, [r7, #1]
 800de5e:	71ab      	strb	r3, [r5, #6]
 800de60:	2e06      	cmp	r6, #6
 800de62:	f105 0507 	add.w	r5, r5, #7
 800de66:	d062      	beq.n	800df2e <ucdr_deserialize_double+0x152>
 800de68:	783b      	ldrb	r3, [r7, #0]
 800de6a:	702b      	strb	r3, [r5, #0]
 800de6c:	6923      	ldr	r3, [r4, #16]
 800de6e:	68a2      	ldr	r2, [r4, #8]
 800de70:	7da0      	ldrb	r0, [r4, #22]
 800de72:	2108      	movs	r1, #8
 800de74:	3308      	adds	r3, #8
 800de76:	444a      	add	r2, r9
 800de78:	1b9b      	subs	r3, r3, r6
 800de7a:	7561      	strb	r1, [r4, #21]
 800de7c:	60a2      	str	r2, [r4, #8]
 800de7e:	6123      	str	r3, [r4, #16]
 800de80:	f080 0001 	eor.w	r0, r0, #1
 800de84:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800de88:	2108      	movs	r1, #8
 800de8a:	4620      	mov	r0, r4
 800de8c:	f000 f938 	bl	800e100 <ucdr_check_final_buffer_behavior>
 800de90:	b310      	cbz	r0, 800ded8 <ucdr_deserialize_double+0xfc>
 800de92:	7d22      	ldrb	r2, [r4, #20]
 800de94:	68a3      	ldr	r3, [r4, #8]
 800de96:	2a01      	cmp	r2, #1
 800de98:	d023      	beq.n	800dee2 <ucdr_deserialize_double+0x106>
 800de9a:	79db      	ldrb	r3, [r3, #7]
 800de9c:	702b      	strb	r3, [r5, #0]
 800de9e:	68a3      	ldr	r3, [r4, #8]
 800dea0:	799b      	ldrb	r3, [r3, #6]
 800dea2:	706b      	strb	r3, [r5, #1]
 800dea4:	68a3      	ldr	r3, [r4, #8]
 800dea6:	795b      	ldrb	r3, [r3, #5]
 800dea8:	70ab      	strb	r3, [r5, #2]
 800deaa:	68a3      	ldr	r3, [r4, #8]
 800deac:	791b      	ldrb	r3, [r3, #4]
 800deae:	70eb      	strb	r3, [r5, #3]
 800deb0:	68a3      	ldr	r3, [r4, #8]
 800deb2:	78db      	ldrb	r3, [r3, #3]
 800deb4:	712b      	strb	r3, [r5, #4]
 800deb6:	68a3      	ldr	r3, [r4, #8]
 800deb8:	789b      	ldrb	r3, [r3, #2]
 800deba:	716b      	strb	r3, [r5, #5]
 800debc:	68a3      	ldr	r3, [r4, #8]
 800debe:	785b      	ldrb	r3, [r3, #1]
 800dec0:	71ab      	strb	r3, [r5, #6]
 800dec2:	68a3      	ldr	r3, [r4, #8]
 800dec4:	781b      	ldrb	r3, [r3, #0]
 800dec6:	71eb      	strb	r3, [r5, #7]
 800dec8:	68a2      	ldr	r2, [r4, #8]
 800deca:	6923      	ldr	r3, [r4, #16]
 800decc:	3208      	adds	r2, #8
 800dece:	3308      	adds	r3, #8
 800ded0:	2108      	movs	r1, #8
 800ded2:	60a2      	str	r2, [r4, #8]
 800ded4:	6123      	str	r3, [r4, #16]
 800ded6:	7561      	strb	r1, [r4, #21]
 800ded8:	7da0      	ldrb	r0, [r4, #22]
 800deda:	f080 0001 	eor.w	r0, r0, #1
 800dede:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dee2:	681a      	ldr	r2, [r3, #0]
 800dee4:	685b      	ldr	r3, [r3, #4]
 800dee6:	606b      	str	r3, [r5, #4]
 800dee8:	602a      	str	r2, [r5, #0]
 800deea:	e7ed      	b.n	800dec8 <ucdr_deserialize_double+0xec>
 800deec:	68a2      	ldr	r2, [r4, #8]
 800deee:	6923      	ldr	r3, [r4, #16]
 800def0:	7da0      	ldrb	r0, [r4, #22]
 800def2:	f884 8015 	strb.w	r8, [r4, #21]
 800def6:	1b92      	subs	r2, r2, r6
 800def8:	1b9b      	subs	r3, r3, r6
 800defa:	60a2      	str	r2, [r4, #8]
 800defc:	6123      	str	r3, [r4, #16]
 800defe:	f080 0001 	eor.w	r0, r0, #1
 800df02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800df06:	68a3      	ldr	r3, [r4, #8]
 800df08:	795b      	ldrb	r3, [r3, #5]
 800df0a:	70ab      	strb	r3, [r5, #2]
 800df0c:	3503      	adds	r5, #3
 800df0e:	68a3      	ldr	r3, [r4, #8]
 800df10:	791b      	ldrb	r3, [r3, #4]
 800df12:	f805 3b01 	strb.w	r3, [r5], #1
 800df16:	68a3      	ldr	r3, [r4, #8]
 800df18:	78db      	ldrb	r3, [r3, #3]
 800df1a:	f805 3b01 	strb.w	r3, [r5], #1
 800df1e:	68a3      	ldr	r3, [r4, #8]
 800df20:	789b      	ldrb	r3, [r3, #2]
 800df22:	f805 3b01 	strb.w	r3, [r5], #1
 800df26:	68a3      	ldr	r3, [r4, #8]
 800df28:	785b      	ldrb	r3, [r3, #1]
 800df2a:	f805 3b01 	strb.w	r3, [r5], #1
 800df2e:	68a7      	ldr	r7, [r4, #8]
 800df30:	e79a      	b.n	800de68 <ucdr_deserialize_double+0x8c>
 800df32:	4639      	mov	r1, r7
 800df34:	4632      	mov	r2, r6
 800df36:	4628      	mov	r0, r5
 800df38:	f00e ffaf 	bl	801ce9a <memcpy>
 800df3c:	68a1      	ldr	r1, [r4, #8]
 800df3e:	464a      	mov	r2, r9
 800df40:	19a8      	adds	r0, r5, r6
 800df42:	f00e ffaa 	bl	801ce9a <memcpy>
 800df46:	e791      	b.n	800de6c <ucdr_deserialize_double+0x90>
 800df48:	3506      	adds	r5, #6
 800df4a:	e7ec      	b.n	800df26 <ucdr_deserialize_double+0x14a>
 800df4c:	3505      	adds	r5, #5
 800df4e:	e7e6      	b.n	800df1e <ucdr_deserialize_double+0x142>
 800df50:	3504      	adds	r5, #4
 800df52:	e7e0      	b.n	800df16 <ucdr_deserialize_double+0x13a>
 800df54:	3503      	adds	r5, #3
 800df56:	e7da      	b.n	800df0e <ucdr_deserialize_double+0x132>

0800df58 <ucdr_deserialize_endian_double>:
 800df58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800df5c:	460f      	mov	r7, r1
 800df5e:	2108      	movs	r1, #8
 800df60:	4604      	mov	r4, r0
 800df62:	4615      	mov	r5, r2
 800df64:	f000 f920 	bl	800e1a8 <ucdr_buffer_alignment>
 800df68:	4601      	mov	r1, r0
 800df6a:	4620      	mov	r0, r4
 800df6c:	f894 9015 	ldrb.w	r9, [r4, #21]
 800df70:	f000 f95e 	bl	800e230 <ucdr_advance_buffer>
 800df74:	2108      	movs	r1, #8
 800df76:	4620      	mov	r0, r4
 800df78:	f000 f8b6 	bl	800e0e8 <ucdr_check_buffer_available_for>
 800df7c:	2800      	cmp	r0, #0
 800df7e:	d14f      	bne.n	800e020 <ucdr_deserialize_endian_double+0xc8>
 800df80:	e9d4 6801 	ldrd	r6, r8, [r4, #4]
 800df84:	4546      	cmp	r6, r8
 800df86:	d946      	bls.n	800e016 <ucdr_deserialize_endian_double+0xbe>
 800df88:	6923      	ldr	r3, [r4, #16]
 800df8a:	60a6      	str	r6, [r4, #8]
 800df8c:	eba6 0608 	sub.w	r6, r6, r8
 800df90:	4433      	add	r3, r6
 800df92:	f1c6 0a08 	rsb	sl, r6, #8
 800df96:	6123      	str	r3, [r4, #16]
 800df98:	4651      	mov	r1, sl
 800df9a:	4620      	mov	r0, r4
 800df9c:	f000 f8b0 	bl	800e100 <ucdr_check_final_buffer_behavior>
 800dfa0:	2800      	cmp	r0, #0
 800dfa2:	d069      	beq.n	800e078 <ucdr_deserialize_endian_double+0x120>
 800dfa4:	2f01      	cmp	r7, #1
 800dfa6:	f000 808b 	beq.w	800e0c0 <ucdr_deserialize_endian_double+0x168>
 800dfaa:	f898 3007 	ldrb.w	r3, [r8, #7]
 800dfae:	702b      	strb	r3, [r5, #0]
 800dfb0:	f898 3006 	ldrb.w	r3, [r8, #6]
 800dfb4:	706b      	strb	r3, [r5, #1]
 800dfb6:	2e01      	cmp	r6, #1
 800dfb8:	d06b      	beq.n	800e092 <ucdr_deserialize_endian_double+0x13a>
 800dfba:	f898 3005 	ldrb.w	r3, [r8, #5]
 800dfbe:	70ab      	strb	r3, [r5, #2]
 800dfc0:	2e02      	cmp	r6, #2
 800dfc2:	f000 808e 	beq.w	800e0e2 <ucdr_deserialize_endian_double+0x18a>
 800dfc6:	f898 3004 	ldrb.w	r3, [r8, #4]
 800dfca:	70eb      	strb	r3, [r5, #3]
 800dfcc:	2e03      	cmp	r6, #3
 800dfce:	f000 8086 	beq.w	800e0de <ucdr_deserialize_endian_double+0x186>
 800dfd2:	f898 3003 	ldrb.w	r3, [r8, #3]
 800dfd6:	712b      	strb	r3, [r5, #4]
 800dfd8:	2e04      	cmp	r6, #4
 800dfda:	d07e      	beq.n	800e0da <ucdr_deserialize_endian_double+0x182>
 800dfdc:	f898 3002 	ldrb.w	r3, [r8, #2]
 800dfe0:	716b      	strb	r3, [r5, #5]
 800dfe2:	2e05      	cmp	r6, #5
 800dfe4:	d077      	beq.n	800e0d6 <ucdr_deserialize_endian_double+0x17e>
 800dfe6:	f898 3001 	ldrb.w	r3, [r8, #1]
 800dfea:	71ab      	strb	r3, [r5, #6]
 800dfec:	2e06      	cmp	r6, #6
 800dfee:	f105 0507 	add.w	r5, r5, #7
 800dff2:	d062      	beq.n	800e0ba <ucdr_deserialize_endian_double+0x162>
 800dff4:	f898 3000 	ldrb.w	r3, [r8]
 800dff8:	702b      	strb	r3, [r5, #0]
 800dffa:	6923      	ldr	r3, [r4, #16]
 800dffc:	68a2      	ldr	r2, [r4, #8]
 800dffe:	7da0      	ldrb	r0, [r4, #22]
 800e000:	2108      	movs	r1, #8
 800e002:	3308      	adds	r3, #8
 800e004:	4452      	add	r2, sl
 800e006:	1b9b      	subs	r3, r3, r6
 800e008:	7561      	strb	r1, [r4, #21]
 800e00a:	60a2      	str	r2, [r4, #8]
 800e00c:	6123      	str	r3, [r4, #16]
 800e00e:	f080 0001 	eor.w	r0, r0, #1
 800e012:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e016:	2108      	movs	r1, #8
 800e018:	4620      	mov	r0, r4
 800e01a:	f000 f871 	bl	800e100 <ucdr_check_final_buffer_behavior>
 800e01e:	b308      	cbz	r0, 800e064 <ucdr_deserialize_endian_double+0x10c>
 800e020:	2f01      	cmp	r7, #1
 800e022:	68a3      	ldr	r3, [r4, #8]
 800e024:	d023      	beq.n	800e06e <ucdr_deserialize_endian_double+0x116>
 800e026:	79db      	ldrb	r3, [r3, #7]
 800e028:	702b      	strb	r3, [r5, #0]
 800e02a:	68a3      	ldr	r3, [r4, #8]
 800e02c:	799b      	ldrb	r3, [r3, #6]
 800e02e:	706b      	strb	r3, [r5, #1]
 800e030:	68a3      	ldr	r3, [r4, #8]
 800e032:	795b      	ldrb	r3, [r3, #5]
 800e034:	70ab      	strb	r3, [r5, #2]
 800e036:	68a3      	ldr	r3, [r4, #8]
 800e038:	791b      	ldrb	r3, [r3, #4]
 800e03a:	70eb      	strb	r3, [r5, #3]
 800e03c:	68a3      	ldr	r3, [r4, #8]
 800e03e:	78db      	ldrb	r3, [r3, #3]
 800e040:	712b      	strb	r3, [r5, #4]
 800e042:	68a3      	ldr	r3, [r4, #8]
 800e044:	789b      	ldrb	r3, [r3, #2]
 800e046:	716b      	strb	r3, [r5, #5]
 800e048:	68a3      	ldr	r3, [r4, #8]
 800e04a:	785b      	ldrb	r3, [r3, #1]
 800e04c:	71ab      	strb	r3, [r5, #6]
 800e04e:	68a3      	ldr	r3, [r4, #8]
 800e050:	781b      	ldrb	r3, [r3, #0]
 800e052:	71eb      	strb	r3, [r5, #7]
 800e054:	68a2      	ldr	r2, [r4, #8]
 800e056:	6923      	ldr	r3, [r4, #16]
 800e058:	3208      	adds	r2, #8
 800e05a:	3308      	adds	r3, #8
 800e05c:	2108      	movs	r1, #8
 800e05e:	60a2      	str	r2, [r4, #8]
 800e060:	6123      	str	r3, [r4, #16]
 800e062:	7561      	strb	r1, [r4, #21]
 800e064:	7da0      	ldrb	r0, [r4, #22]
 800e066:	f080 0001 	eor.w	r0, r0, #1
 800e06a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e06e:	681a      	ldr	r2, [r3, #0]
 800e070:	685b      	ldr	r3, [r3, #4]
 800e072:	606b      	str	r3, [r5, #4]
 800e074:	602a      	str	r2, [r5, #0]
 800e076:	e7ed      	b.n	800e054 <ucdr_deserialize_endian_double+0xfc>
 800e078:	68a2      	ldr	r2, [r4, #8]
 800e07a:	6923      	ldr	r3, [r4, #16]
 800e07c:	7da0      	ldrb	r0, [r4, #22]
 800e07e:	f884 9015 	strb.w	r9, [r4, #21]
 800e082:	1b92      	subs	r2, r2, r6
 800e084:	1b9b      	subs	r3, r3, r6
 800e086:	60a2      	str	r2, [r4, #8]
 800e088:	6123      	str	r3, [r4, #16]
 800e08a:	f080 0001 	eor.w	r0, r0, #1
 800e08e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e092:	68a3      	ldr	r3, [r4, #8]
 800e094:	795b      	ldrb	r3, [r3, #5]
 800e096:	70ab      	strb	r3, [r5, #2]
 800e098:	3503      	adds	r5, #3
 800e09a:	68a3      	ldr	r3, [r4, #8]
 800e09c:	791b      	ldrb	r3, [r3, #4]
 800e09e:	f805 3b01 	strb.w	r3, [r5], #1
 800e0a2:	68a3      	ldr	r3, [r4, #8]
 800e0a4:	78db      	ldrb	r3, [r3, #3]
 800e0a6:	f805 3b01 	strb.w	r3, [r5], #1
 800e0aa:	68a3      	ldr	r3, [r4, #8]
 800e0ac:	789b      	ldrb	r3, [r3, #2]
 800e0ae:	f805 3b01 	strb.w	r3, [r5], #1
 800e0b2:	68a3      	ldr	r3, [r4, #8]
 800e0b4:	785b      	ldrb	r3, [r3, #1]
 800e0b6:	f805 3b01 	strb.w	r3, [r5], #1
 800e0ba:	f8d4 8008 	ldr.w	r8, [r4, #8]
 800e0be:	e799      	b.n	800dff4 <ucdr_deserialize_endian_double+0x9c>
 800e0c0:	4641      	mov	r1, r8
 800e0c2:	4632      	mov	r2, r6
 800e0c4:	4628      	mov	r0, r5
 800e0c6:	f00e fee8 	bl	801ce9a <memcpy>
 800e0ca:	68a1      	ldr	r1, [r4, #8]
 800e0cc:	4652      	mov	r2, sl
 800e0ce:	19a8      	adds	r0, r5, r6
 800e0d0:	f00e fee3 	bl	801ce9a <memcpy>
 800e0d4:	e791      	b.n	800dffa <ucdr_deserialize_endian_double+0xa2>
 800e0d6:	3506      	adds	r5, #6
 800e0d8:	e7eb      	b.n	800e0b2 <ucdr_deserialize_endian_double+0x15a>
 800e0da:	3505      	adds	r5, #5
 800e0dc:	e7e5      	b.n	800e0aa <ucdr_deserialize_endian_double+0x152>
 800e0de:	3504      	adds	r5, #4
 800e0e0:	e7df      	b.n	800e0a2 <ucdr_deserialize_endian_double+0x14a>
 800e0e2:	3503      	adds	r5, #3
 800e0e4:	e7d9      	b.n	800e09a <ucdr_deserialize_endian_double+0x142>
 800e0e6:	bf00      	nop

0800e0e8 <ucdr_check_buffer_available_for>:
 800e0e8:	7d83      	ldrb	r3, [r0, #22]
 800e0ea:	b93b      	cbnz	r3, 800e0fc <ucdr_check_buffer_available_for+0x14>
 800e0ec:	e9d0 0301 	ldrd	r0, r3, [r0, #4]
 800e0f0:	440b      	add	r3, r1
 800e0f2:	4298      	cmp	r0, r3
 800e0f4:	bf34      	ite	cc
 800e0f6:	2000      	movcc	r0, #0
 800e0f8:	2001      	movcs	r0, #1
 800e0fa:	4770      	bx	lr
 800e0fc:	2000      	movs	r0, #0
 800e0fe:	4770      	bx	lr

0800e100 <ucdr_check_final_buffer_behavior>:
 800e100:	7d83      	ldrb	r3, [r0, #22]
 800e102:	b943      	cbnz	r3, 800e116 <ucdr_check_final_buffer_behavior+0x16>
 800e104:	e9d0 2101 	ldrd	r2, r1, [r0, #4]
 800e108:	4291      	cmp	r1, r2
 800e10a:	b510      	push	{r4, lr}
 800e10c:	4604      	mov	r4, r0
 800e10e:	d205      	bcs.n	800e11c <ucdr_check_final_buffer_behavior+0x1c>
 800e110:	2301      	movs	r3, #1
 800e112:	4618      	mov	r0, r3
 800e114:	bd10      	pop	{r4, pc}
 800e116:	2300      	movs	r3, #0
 800e118:	4618      	mov	r0, r3
 800e11a:	4770      	bx	lr
 800e11c:	6982      	ldr	r2, [r0, #24]
 800e11e:	b13a      	cbz	r2, 800e130 <ucdr_check_final_buffer_behavior+0x30>
 800e120:	69c1      	ldr	r1, [r0, #28]
 800e122:	4790      	blx	r2
 800e124:	f080 0301 	eor.w	r3, r0, #1
 800e128:	b2db      	uxtb	r3, r3
 800e12a:	75a0      	strb	r0, [r4, #22]
 800e12c:	4618      	mov	r0, r3
 800e12e:	bd10      	pop	{r4, pc}
 800e130:	2001      	movs	r0, #1
 800e132:	75a0      	strb	r0, [r4, #22]
 800e134:	e7fa      	b.n	800e12c <ucdr_check_final_buffer_behavior+0x2c>
 800e136:	bf00      	nop

0800e138 <ucdr_set_on_full_buffer_callback>:
 800e138:	e9c0 1206 	strd	r1, r2, [r0, #24]
 800e13c:	4770      	bx	lr
 800e13e:	bf00      	nop

0800e140 <ucdr_init_buffer_origin_offset_endian>:
 800e140:	b410      	push	{r4}
 800e142:	9c01      	ldr	r4, [sp, #4]
 800e144:	6001      	str	r1, [r0, #0]
 800e146:	440a      	add	r2, r1
 800e148:	6042      	str	r2, [r0, #4]
 800e14a:	190a      	adds	r2, r1, r4
 800e14c:	441c      	add	r4, r3
 800e14e:	e9c0 3403 	strd	r3, r4, [r0, #12]
 800e152:	6082      	str	r2, [r0, #8]
 800e154:	f89d 3008 	ldrb.w	r3, [sp, #8]
 800e158:	7503      	strb	r3, [r0, #20]
 800e15a:	2200      	movs	r2, #0
 800e15c:	e9c0 2206 	strd	r2, r2, [r0, #24]
 800e160:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e164:	7542      	strb	r2, [r0, #21]
 800e166:	7582      	strb	r2, [r0, #22]
 800e168:	4770      	bx	lr
 800e16a:	bf00      	nop

0800e16c <ucdr_init_buffer_origin_offset>:
 800e16c:	b510      	push	{r4, lr}
 800e16e:	b082      	sub	sp, #8
 800e170:	9c04      	ldr	r4, [sp, #16]
 800e172:	9400      	str	r4, [sp, #0]
 800e174:	2401      	movs	r4, #1
 800e176:	9401      	str	r4, [sp, #4]
 800e178:	f7ff ffe2 	bl	800e140 <ucdr_init_buffer_origin_offset_endian>
 800e17c:	b002      	add	sp, #8
 800e17e:	bd10      	pop	{r4, pc}

0800e180 <ucdr_init_buffer_origin>:
 800e180:	b510      	push	{r4, lr}
 800e182:	b082      	sub	sp, #8
 800e184:	2400      	movs	r4, #0
 800e186:	9400      	str	r4, [sp, #0]
 800e188:	f7ff fff0 	bl	800e16c <ucdr_init_buffer_origin_offset>
 800e18c:	b002      	add	sp, #8
 800e18e:	bd10      	pop	{r4, pc}

0800e190 <ucdr_init_buffer>:
 800e190:	2300      	movs	r3, #0
 800e192:	f7ff bff5 	b.w	800e180 <ucdr_init_buffer_origin>
 800e196:	bf00      	nop

0800e198 <ucdr_alignment>:
 800e198:	fbb0 f3f1 	udiv	r3, r0, r1
 800e19c:	fb03 0011 	mls	r0, r3, r1, r0
 800e1a0:	1a08      	subs	r0, r1, r0
 800e1a2:	3901      	subs	r1, #1
 800e1a4:	4008      	ands	r0, r1
 800e1a6:	4770      	bx	lr

0800e1a8 <ucdr_buffer_alignment>:
 800e1a8:	7d43      	ldrb	r3, [r0, #21]
 800e1aa:	428b      	cmp	r3, r1
 800e1ac:	d208      	bcs.n	800e1c0 <ucdr_buffer_alignment+0x18>
 800e1ae:	6900      	ldr	r0, [r0, #16]
 800e1b0:	fbb0 f3f1 	udiv	r3, r0, r1
 800e1b4:	fb01 0013 	mls	r0, r1, r3, r0
 800e1b8:	1a08      	subs	r0, r1, r0
 800e1ba:	3901      	subs	r1, #1
 800e1bc:	4008      	ands	r0, r1
 800e1be:	4770      	bx	lr
 800e1c0:	2000      	movs	r0, #0
 800e1c2:	4770      	bx	lr

0800e1c4 <ucdr_align_to>:
 800e1c4:	b538      	push	{r3, r4, r5, lr}
 800e1c6:	4604      	mov	r4, r0
 800e1c8:	460d      	mov	r5, r1
 800e1ca:	f7ff ffed 	bl	800e1a8 <ucdr_buffer_alignment>
 800e1ce:	68a3      	ldr	r3, [r4, #8]
 800e1d0:	6861      	ldr	r1, [r4, #4]
 800e1d2:	6922      	ldr	r2, [r4, #16]
 800e1d4:	7565      	strb	r5, [r4, #21]
 800e1d6:	4403      	add	r3, r0
 800e1d8:	428b      	cmp	r3, r1
 800e1da:	bf28      	it	cs
 800e1dc:	460b      	movcs	r3, r1
 800e1de:	4402      	add	r2, r0
 800e1e0:	60a3      	str	r3, [r4, #8]
 800e1e2:	6122      	str	r2, [r4, #16]
 800e1e4:	bd38      	pop	{r3, r4, r5, pc}
 800e1e6:	bf00      	nop

0800e1e8 <ucdr_buffer_length>:
 800e1e8:	6882      	ldr	r2, [r0, #8]
 800e1ea:	6800      	ldr	r0, [r0, #0]
 800e1ec:	1a10      	subs	r0, r2, r0
 800e1ee:	4770      	bx	lr

0800e1f0 <ucdr_buffer_remaining>:
 800e1f0:	e9d0 2001 	ldrd	r2, r0, [r0, #4]
 800e1f4:	1a10      	subs	r0, r2, r0
 800e1f6:	4770      	bx	lr

0800e1f8 <ucdr_check_final_buffer_behavior_array>:
 800e1f8:	b538      	push	{r3, r4, r5, lr}
 800e1fa:	7d83      	ldrb	r3, [r0, #22]
 800e1fc:	b963      	cbnz	r3, 800e218 <ucdr_check_final_buffer_behavior_array+0x20>
 800e1fe:	e9d0 3201 	ldrd	r3, r2, [r0, #4]
 800e202:	429a      	cmp	r2, r3
 800e204:	4604      	mov	r4, r0
 800e206:	460d      	mov	r5, r1
 800e208:	d308      	bcc.n	800e21c <ucdr_check_final_buffer_behavior_array+0x24>
 800e20a:	b139      	cbz	r1, 800e21c <ucdr_check_final_buffer_behavior_array+0x24>
 800e20c:	6983      	ldr	r3, [r0, #24]
 800e20e:	b163      	cbz	r3, 800e22a <ucdr_check_final_buffer_behavior_array+0x32>
 800e210:	69c1      	ldr	r1, [r0, #28]
 800e212:	4798      	blx	r3
 800e214:	75a0      	strb	r0, [r4, #22]
 800e216:	b108      	cbz	r0, 800e21c <ucdr_check_final_buffer_behavior_array+0x24>
 800e218:	2000      	movs	r0, #0
 800e21a:	bd38      	pop	{r3, r4, r5, pc}
 800e21c:	4620      	mov	r0, r4
 800e21e:	f7ff ffe7 	bl	800e1f0 <ucdr_buffer_remaining>
 800e222:	42a8      	cmp	r0, r5
 800e224:	bf28      	it	cs
 800e226:	4628      	movcs	r0, r5
 800e228:	bd38      	pop	{r3, r4, r5, pc}
 800e22a:	2301      	movs	r3, #1
 800e22c:	7583      	strb	r3, [r0, #22]
 800e22e:	e7f3      	b.n	800e218 <ucdr_check_final_buffer_behavior_array+0x20>

0800e230 <ucdr_advance_buffer>:
 800e230:	b538      	push	{r3, r4, r5, lr}
 800e232:	4604      	mov	r4, r0
 800e234:	460d      	mov	r5, r1
 800e236:	f7ff ff57 	bl	800e0e8 <ucdr_check_buffer_available_for>
 800e23a:	b178      	cbz	r0, 800e25c <ucdr_advance_buffer+0x2c>
 800e23c:	6923      	ldr	r3, [r4, #16]
 800e23e:	68a2      	ldr	r2, [r4, #8]
 800e240:	442b      	add	r3, r5
 800e242:	6123      	str	r3, [r4, #16]
 800e244:	2301      	movs	r3, #1
 800e246:	442a      	add	r2, r5
 800e248:	7563      	strb	r3, [r4, #21]
 800e24a:	60a2      	str	r2, [r4, #8]
 800e24c:	bd38      	pop	{r3, r4, r5, pc}
 800e24e:	68a2      	ldr	r2, [r4, #8]
 800e250:	6923      	ldr	r3, [r4, #16]
 800e252:	4402      	add	r2, r0
 800e254:	4403      	add	r3, r0
 800e256:	1a2d      	subs	r5, r5, r0
 800e258:	60a2      	str	r2, [r4, #8]
 800e25a:	6123      	str	r3, [r4, #16]
 800e25c:	2201      	movs	r2, #1
 800e25e:	4629      	mov	r1, r5
 800e260:	4620      	mov	r0, r4
 800e262:	f7ff ffc9 	bl	800e1f8 <ucdr_check_final_buffer_behavior_array>
 800e266:	2800      	cmp	r0, #0
 800e268:	d1f1      	bne.n	800e24e <ucdr_advance_buffer+0x1e>
 800e26a:	2301      	movs	r3, #1
 800e26c:	7563      	strb	r3, [r4, #21]
 800e26e:	bd38      	pop	{r3, r4, r5, pc}

0800e270 <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry>:
 800e270:	4b04      	ldr	r3, [pc, #16]	@ (800e284 <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x14>)
 800e272:	681a      	ldr	r2, [r3, #0]
 800e274:	b10a      	cbz	r2, 800e27a <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0xa>
 800e276:	4803      	ldr	r0, [pc, #12]	@ (800e284 <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x14>)
 800e278:	4770      	bx	lr
 800e27a:	4a03      	ldr	r2, [pc, #12]	@ (800e288 <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x18>)
 800e27c:	4801      	ldr	r0, [pc, #4]	@ (800e284 <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x14>)
 800e27e:	6812      	ldr	r2, [r2, #0]
 800e280:	601a      	str	r2, [r3, #0]
 800e282:	4770      	bx	lr
 800e284:	20000294 	.word	0x20000294
 800e288:	20000404 	.word	0x20000404

0800e28c <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry>:
 800e28c:	4a02      	ldr	r2, [pc, #8]	@ (800e298 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0xc>)
 800e28e:	4b03      	ldr	r3, [pc, #12]	@ (800e29c <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x10>)
 800e290:	6812      	ldr	r2, [r2, #0]
 800e292:	601a      	str	r2, [r3, #0]
 800e294:	4770      	bx	lr
 800e296:	bf00      	nop
 800e298:	20000404 	.word	0x20000404
 800e29c:	20000294 	.word	0x20000294

0800e2a0 <nav_msgs__msg__Odometry__rosidl_typesupport_introspection_c__Odometry_init_function>:
 800e2a0:	f005 beb2 	b.w	8014008 <nav_msgs__msg__Odometry__init>

0800e2a4 <nav_msgs__msg__Odometry__rosidl_typesupport_introspection_c__Odometry_fini_function>:
 800e2a4:	f005 befc 	b.w	80140a0 <nav_msgs__msg__Odometry__fini>

0800e2a8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry>:
 800e2a8:	b510      	push	{r4, lr}
 800e2aa:	f001 ff63 	bl	8010174 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header>
 800e2ae:	4c0a      	ldr	r4, [pc, #40]	@ (800e2d8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x30>)
 800e2b0:	60e0      	str	r0, [r4, #12]
 800e2b2:	f002 fb4b 	bl	801094c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>
 800e2b6:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
 800e2ba:	f002 fb99 	bl	80109f0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>
 800e2be:	4b07      	ldr	r3, [pc, #28]	@ (800e2dc <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x34>)
 800e2c0:	f8c4 00c0 	str.w	r0, [r4, #192]	@ 0xc0
 800e2c4:	681a      	ldr	r2, [r3, #0]
 800e2c6:	b10a      	cbz	r2, 800e2cc <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x24>
 800e2c8:	4804      	ldr	r0, [pc, #16]	@ (800e2dc <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x34>)
 800e2ca:	bd10      	pop	{r4, pc}
 800e2cc:	4a04      	ldr	r2, [pc, #16]	@ (800e2e0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x38>)
 800e2ce:	4803      	ldr	r0, [pc, #12]	@ (800e2dc <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x34>)
 800e2d0:	6812      	ldr	r2, [r2, #0]
 800e2d2:	601a      	str	r2, [r3, #0]
 800e2d4:	bd10      	pop	{r4, pc}
 800e2d6:	bf00      	nop
 800e2d8:	200002cc 	.word	0x200002cc
 800e2dc:	200002b4 	.word	0x200002b4
 800e2e0:	20000408 	.word	0x20000408

0800e2e4 <get_serialized_size_nav_msgs__msg__Odometry>:
 800e2e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e2e6:	4604      	mov	r4, r0
 800e2e8:	b1c0      	cbz	r0, 800e31c <get_serialized_size_nav_msgs__msg__Odometry+0x38>
 800e2ea:	460e      	mov	r6, r1
 800e2ec:	f001 ff66 	bl	80101bc <get_serialized_size_std_msgs__msg__Header>
 800e2f0:	1837      	adds	r7, r6, r0
 800e2f2:	2104      	movs	r1, #4
 800e2f4:	4638      	mov	r0, r7
 800e2f6:	f7ff ff4f 	bl	800e198 <ucdr_alignment>
 800e2fa:	69a5      	ldr	r5, [r4, #24]
 800e2fc:	3505      	adds	r5, #5
 800e2fe:	4405      	add	r5, r0
 800e300:	443d      	add	r5, r7
 800e302:	4629      	mov	r1, r5
 800e304:	f104 0020 	add.w	r0, r4, #32
 800e308:	f002 fb88 	bl	8010a1c <get_serialized_size_geometry_msgs__msg__PoseWithCovariance>
 800e30c:	4405      	add	r5, r0
 800e30e:	4629      	mov	r1, r5
 800e310:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 800e314:	f002 fc94 	bl	8010c40 <get_serialized_size_geometry_msgs__msg__TwistWithCovariance>
 800e318:	1b80      	subs	r0, r0, r6
 800e31a:	4428      	add	r0, r5
 800e31c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e31e:	bf00      	nop

0800e320 <_Odometry__cdr_deserialize>:
 800e320:	b570      	push	{r4, r5, r6, lr}
 800e322:	460c      	mov	r4, r1
 800e324:	b082      	sub	sp, #8
 800e326:	b349      	cbz	r1, 800e37c <_Odometry__cdr_deserialize+0x5c>
 800e328:	4605      	mov	r5, r0
 800e32a:	f001 ffc9 	bl	80102c0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 800e32e:	6843      	ldr	r3, [r0, #4]
 800e330:	4621      	mov	r1, r4
 800e332:	68db      	ldr	r3, [r3, #12]
 800e334:	4628      	mov	r0, r5
 800e336:	4798      	blx	r3
 800e338:	69e6      	ldr	r6, [r4, #28]
 800e33a:	6961      	ldr	r1, [r4, #20]
 800e33c:	ab01      	add	r3, sp, #4
 800e33e:	4632      	mov	r2, r6
 800e340:	4628      	mov	r0, r5
 800e342:	f002 fed5 	bl	80110f0 <ucdr_deserialize_sequence_char>
 800e346:	9b01      	ldr	r3, [sp, #4]
 800e348:	b9a0      	cbnz	r0, 800e374 <_Odometry__cdr_deserialize+0x54>
 800e34a:	429e      	cmp	r6, r3
 800e34c:	d319      	bcc.n	800e382 <_Odometry__cdr_deserialize+0x62>
 800e34e:	f002 fbd1 	bl	8010af4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>
 800e352:	6843      	ldr	r3, [r0, #4]
 800e354:	f104 0120 	add.w	r1, r4, #32
 800e358:	68db      	ldr	r3, [r3, #12]
 800e35a:	4628      	mov	r0, r5
 800e35c:	4798      	blx	r3
 800e35e:	f002 fcdb 	bl	8010d18 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>
 800e362:	6843      	ldr	r3, [r0, #4]
 800e364:	68db      	ldr	r3, [r3, #12]
 800e366:	f504 71bc 	add.w	r1, r4, #376	@ 0x178
 800e36a:	4628      	mov	r0, r5
 800e36c:	b002      	add	sp, #8
 800e36e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800e372:	4718      	bx	r3
 800e374:	b103      	cbz	r3, 800e378 <_Odometry__cdr_deserialize+0x58>
 800e376:	3b01      	subs	r3, #1
 800e378:	61a3      	str	r3, [r4, #24]
 800e37a:	e7e8      	b.n	800e34e <_Odometry__cdr_deserialize+0x2e>
 800e37c:	4608      	mov	r0, r1
 800e37e:	b002      	add	sp, #8
 800e380:	bd70      	pop	{r4, r5, r6, pc}
 800e382:	2101      	movs	r1, #1
 800e384:	75a8      	strb	r0, [r5, #22]
 800e386:	7569      	strb	r1, [r5, #21]
 800e388:	61a0      	str	r0, [r4, #24]
 800e38a:	4628      	mov	r0, r5
 800e38c:	f7ff ff1a 	bl	800e1c4 <ucdr_align_to>
 800e390:	9901      	ldr	r1, [sp, #4]
 800e392:	4628      	mov	r0, r5
 800e394:	f7ff ff4c 	bl	800e230 <ucdr_advance_buffer>
 800e398:	e7d9      	b.n	800e34e <_Odometry__cdr_deserialize+0x2e>
 800e39a:	bf00      	nop

0800e39c <_Odometry__cdr_serialize>:
 800e39c:	b348      	cbz	r0, 800e3f2 <_Odometry__cdr_serialize+0x56>
 800e39e:	b570      	push	{r4, r5, r6, lr}
 800e3a0:	4604      	mov	r4, r0
 800e3a2:	460e      	mov	r6, r1
 800e3a4:	f001 ff8c 	bl	80102c0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 800e3a8:	6843      	ldr	r3, [r0, #4]
 800e3aa:	4631      	mov	r1, r6
 800e3ac:	689b      	ldr	r3, [r3, #8]
 800e3ae:	4620      	mov	r0, r4
 800e3b0:	4798      	blx	r3
 800e3b2:	6965      	ldr	r5, [r4, #20]
 800e3b4:	b1d5      	cbz	r5, 800e3ec <_Odometry__cdr_serialize+0x50>
 800e3b6:	4628      	mov	r0, r5
 800e3b8:	f7f1 ff72 	bl	80002a0 <strlen>
 800e3bc:	1c42      	adds	r2, r0, #1
 800e3be:	4629      	mov	r1, r5
 800e3c0:	61a0      	str	r0, [r4, #24]
 800e3c2:	4630      	mov	r0, r6
 800e3c4:	f002 fe82 	bl	80110cc <ucdr_serialize_sequence_char>
 800e3c8:	f002 fb94 	bl	8010af4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>
 800e3cc:	6843      	ldr	r3, [r0, #4]
 800e3ce:	4631      	mov	r1, r6
 800e3d0:	689b      	ldr	r3, [r3, #8]
 800e3d2:	f104 0020 	add.w	r0, r4, #32
 800e3d6:	4798      	blx	r3
 800e3d8:	f002 fc9e 	bl	8010d18 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>
 800e3dc:	6843      	ldr	r3, [r0, #4]
 800e3de:	4631      	mov	r1, r6
 800e3e0:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 800e3e4:	689b      	ldr	r3, [r3, #8]
 800e3e6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800e3ea:	4718      	bx	r3
 800e3ec:	462a      	mov	r2, r5
 800e3ee:	4628      	mov	r0, r5
 800e3f0:	e7e5      	b.n	800e3be <_Odometry__cdr_serialize+0x22>
 800e3f2:	4770      	bx	lr

0800e3f4 <_Odometry__max_serialized_size>:
 800e3f4:	b510      	push	{r4, lr}
 800e3f6:	b082      	sub	sp, #8
 800e3f8:	2301      	movs	r3, #1
 800e3fa:	2100      	movs	r1, #0
 800e3fc:	f10d 0007 	add.w	r0, sp, #7
 800e400:	f88d 3007 	strb.w	r3, [sp, #7]
 800e404:	f001 ff52 	bl	80102ac <max_serialized_size_std_msgs__msg__Header>
 800e408:	2300      	movs	r3, #0
 800e40a:	4601      	mov	r1, r0
 800e40c:	4604      	mov	r4, r0
 800e40e:	f10d 0007 	add.w	r0, sp, #7
 800e412:	f88d 3007 	strb.w	r3, [sp, #7]
 800e416:	f002 fb5d 	bl	8010ad4 <max_serialized_size_geometry_msgs__msg__PoseWithCovariance>
 800e41a:	4404      	add	r4, r0
 800e41c:	4621      	mov	r1, r4
 800e41e:	f10d 0007 	add.w	r0, sp, #7
 800e422:	f002 fc69 	bl	8010cf8 <max_serialized_size_geometry_msgs__msg__TwistWithCovariance>
 800e426:	4420      	add	r0, r4
 800e428:	b002      	add	sp, #8
 800e42a:	bd10      	pop	{r4, pc}

0800e42c <_Odometry__get_serialized_size>:
 800e42c:	b570      	push	{r4, r5, r6, lr}
 800e42e:	4604      	mov	r4, r0
 800e430:	b1b8      	cbz	r0, 800e462 <_Odometry__get_serialized_size+0x36>
 800e432:	2100      	movs	r1, #0
 800e434:	f001 fec2 	bl	80101bc <get_serialized_size_std_msgs__msg__Header>
 800e438:	2104      	movs	r1, #4
 800e43a:	4606      	mov	r6, r0
 800e43c:	f7ff feac 	bl	800e198 <ucdr_alignment>
 800e440:	69a5      	ldr	r5, [r4, #24]
 800e442:	3505      	adds	r5, #5
 800e444:	4603      	mov	r3, r0
 800e446:	4435      	add	r5, r6
 800e448:	441d      	add	r5, r3
 800e44a:	4629      	mov	r1, r5
 800e44c:	f104 0020 	add.w	r0, r4, #32
 800e450:	f002 fae4 	bl	8010a1c <get_serialized_size_geometry_msgs__msg__PoseWithCovariance>
 800e454:	4405      	add	r5, r0
 800e456:	4629      	mov	r1, r5
 800e458:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 800e45c:	f002 fbf0 	bl	8010c40 <get_serialized_size_geometry_msgs__msg__TwistWithCovariance>
 800e460:	4428      	add	r0, r5
 800e462:	bd70      	pop	{r4, r5, r6, pc}

0800e464 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__nav_msgs__msg__Odometry>:
 800e464:	4800      	ldr	r0, [pc, #0]	@ (800e468 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x4>)
 800e466:	4770      	bx	lr
 800e468:	200003bc 	.word	0x200003bc

0800e46c <rcl_get_zero_initialized_publisher>:
 800e46c:	4b01      	ldr	r3, [pc, #4]	@ (800e474 <rcl_get_zero_initialized_publisher+0x8>)
 800e46e:	6818      	ldr	r0, [r3, #0]
 800e470:	4770      	bx	lr
 800e472:	bf00      	nop
 800e474:	0801ffd4 	.word	0x0801ffd4

0800e478 <rcl_publisher_init>:
 800e478:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e47c:	b088      	sub	sp, #32
 800e47e:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 800e480:	2d00      	cmp	r5, #0
 800e482:	d06a      	beq.n	800e55a <rcl_publisher_init+0xe2>
 800e484:	f105 0950 	add.w	r9, r5, #80	@ 0x50
 800e488:	4604      	mov	r4, r0
 800e48a:	4648      	mov	r0, r9
 800e48c:	460e      	mov	r6, r1
 800e48e:	4690      	mov	r8, r2
 800e490:	461f      	mov	r7, r3
 800e492:	f001 f845 	bl	800f520 <rcutils_allocator_is_valid>
 800e496:	2800      	cmp	r0, #0
 800e498:	d05f      	beq.n	800e55a <rcl_publisher_init+0xe2>
 800e49a:	2c00      	cmp	r4, #0
 800e49c:	d05d      	beq.n	800e55a <rcl_publisher_init+0xe2>
 800e49e:	f8d4 a000 	ldr.w	sl, [r4]
 800e4a2:	f1ba 0f00 	cmp.w	sl, #0
 800e4a6:	d004      	beq.n	800e4b2 <rcl_publisher_init+0x3a>
 800e4a8:	2764      	movs	r7, #100	@ 0x64
 800e4aa:	4638      	mov	r0, r7
 800e4ac:	b008      	add	sp, #32
 800e4ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e4b2:	4630      	mov	r0, r6
 800e4b4:	f006 fa9e 	bl	80149f4 <rcl_node_is_valid>
 800e4b8:	2800      	cmp	r0, #0
 800e4ba:	d053      	beq.n	800e564 <rcl_publisher_init+0xec>
 800e4bc:	f1b8 0f00 	cmp.w	r8, #0
 800e4c0:	d04b      	beq.n	800e55a <rcl_publisher_init+0xe2>
 800e4c2:	2f00      	cmp	r7, #0
 800e4c4:	d049      	beq.n	800e55a <rcl_publisher_init+0xe2>
 800e4c6:	e9cd aa03 	strd	sl, sl, [sp, #12]
 800e4ca:	aa07      	add	r2, sp, #28
 800e4cc:	9205      	str	r2, [sp, #20]
 800e4ce:	f105 0358 	add.w	r3, r5, #88	@ 0x58
 800e4d2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800e4d6:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800e4da:	f8cd a01c 	str.w	sl, [sp, #28]
 800e4de:	4639      	mov	r1, r7
 800e4e0:	e899 000c 	ldmia.w	r9, {r2, r3}
 800e4e4:	4630      	mov	r0, r6
 800e4e6:	f006 fb15 	bl	8014b14 <rcl_node_resolve_name>
 800e4ea:	4607      	mov	r7, r0
 800e4ec:	2800      	cmp	r0, #0
 800e4ee:	d150      	bne.n	800e592 <rcl_publisher_init+0x11a>
 800e4f0:	e9d5 3217 	ldrd	r3, r2, [r5, #92]	@ 0x5c
 800e4f4:	21c8      	movs	r1, #200	@ 0xc8
 800e4f6:	2001      	movs	r0, #1
 800e4f8:	4798      	blx	r3
 800e4fa:	6020      	str	r0, [r4, #0]
 800e4fc:	2800      	cmp	r0, #0
 800e4fe:	d04e      	beq.n	800e59e <rcl_publisher_init+0x126>
 800e500:	4630      	mov	r0, r6
 800e502:	f006 fa99 	bl	8014a38 <rcl_node_get_rmw_handle>
 800e506:	f105 0364 	add.w	r3, r5, #100	@ 0x64
 800e50a:	9300      	str	r3, [sp, #0]
 800e50c:	9a07      	ldr	r2, [sp, #28]
 800e50e:	6827      	ldr	r7, [r4, #0]
 800e510:	462b      	mov	r3, r5
 800e512:	4641      	mov	r1, r8
 800e514:	f001 f91e 	bl	800f754 <rmw_create_publisher>
 800e518:	6823      	ldr	r3, [r4, #0]
 800e51a:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
 800e51e:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 800e522:	b370      	cbz	r0, 800e582 <rcl_publisher_init+0x10a>
 800e524:	f103 0170 	add.w	r1, r3, #112	@ 0x70
 800e528:	f001 f9f0 	bl	800f90c <rmw_publisher_get_actual_qos>
 800e52c:	6823      	ldr	r3, [r4, #0]
 800e52e:	4607      	mov	r7, r0
 800e530:	b9d0      	cbnz	r0, 800e568 <rcl_publisher_init+0xf0>
 800e532:	f895 2048 	ldrb.w	r2, [r5, #72]	@ 0x48
 800e536:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
 800e53a:	4629      	mov	r1, r5
 800e53c:	2270      	movs	r2, #112	@ 0x70
 800e53e:	4618      	mov	r0, r3
 800e540:	f00e fcab 	bl	801ce9a <memcpy>
 800e544:	6832      	ldr	r2, [r6, #0]
 800e546:	f8c0 20c0 	str.w	r2, [r0, #192]	@ 0xc0
 800e54a:	9807      	ldr	r0, [sp, #28]
 800e54c:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 800e54e:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 800e550:	4798      	blx	r3
 800e552:	4638      	mov	r0, r7
 800e554:	b008      	add	sp, #32
 800e556:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e55a:	270b      	movs	r7, #11
 800e55c:	4638      	mov	r0, r7
 800e55e:	b008      	add	sp, #32
 800e560:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e564:	27c8      	movs	r7, #200	@ 0xc8
 800e566:	e7a0      	b.n	800e4aa <rcl_publisher_init+0x32>
 800e568:	b18b      	cbz	r3, 800e58e <rcl_publisher_init+0x116>
 800e56a:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 800e56e:	b142      	cbz	r2, 800e582 <rcl_publisher_init+0x10a>
 800e570:	4630      	mov	r0, r6
 800e572:	f006 fa61 	bl	8014a38 <rcl_node_get_rmw_handle>
 800e576:	6823      	ldr	r3, [r4, #0]
 800e578:	f8d3 10c4 	ldr.w	r1, [r3, #196]	@ 0xc4
 800e57c:	f001 f9d4 	bl	800f928 <rmw_destroy_publisher>
 800e580:	6823      	ldr	r3, [r4, #0]
 800e582:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
 800e584:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 800e586:	4618      	mov	r0, r3
 800e588:	4790      	blx	r2
 800e58a:	2300      	movs	r3, #0
 800e58c:	6023      	str	r3, [r4, #0]
 800e58e:	2701      	movs	r7, #1
 800e590:	e7db      	b.n	800e54a <rcl_publisher_init+0xd2>
 800e592:	2867      	cmp	r0, #103	@ 0x67
 800e594:	d0d9      	beq.n	800e54a <rcl_publisher_init+0xd2>
 800e596:	2869      	cmp	r0, #105	@ 0x69
 800e598:	d003      	beq.n	800e5a2 <rcl_publisher_init+0x12a>
 800e59a:	280a      	cmp	r0, #10
 800e59c:	d1f7      	bne.n	800e58e <rcl_publisher_init+0x116>
 800e59e:	270a      	movs	r7, #10
 800e5a0:	e7d3      	b.n	800e54a <rcl_publisher_init+0xd2>
 800e5a2:	2767      	movs	r7, #103	@ 0x67
 800e5a4:	e7d1      	b.n	800e54a <rcl_publisher_init+0xd2>
 800e5a6:	bf00      	nop

0800e5a8 <rcl_publisher_get_default_options>:
 800e5a8:	b530      	push	{r4, r5, lr}
 800e5aa:	4912      	ldr	r1, [pc, #72]	@ (800e5f4 <rcl_publisher_get_default_options+0x4c>)
 800e5ac:	b083      	sub	sp, #12
 800e5ae:	2250      	movs	r2, #80	@ 0x50
 800e5b0:	4604      	mov	r4, r0
 800e5b2:	f00e fc72 	bl	801ce9a <memcpy>
 800e5b6:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800e5ba:	f000 ff85 	bl	800f4c8 <rcutils_get_default_allocator>
 800e5be:	f104 0064 	add.w	r0, r4, #100	@ 0x64
 800e5c2:	f001 f849 	bl	800f658 <rmw_get_default_publisher_options>
 800e5c6:	2500      	movs	r5, #0
 800e5c8:	f10d 0007 	add.w	r0, sp, #7
 800e5cc:	f88d 5007 	strb.w	r5, [sp, #7]
 800e5d0:	f006 fa38 	bl	8014a44 <rcl_get_disable_loaned_message>
 800e5d4:	b930      	cbnz	r0, 800e5e4 <rcl_publisher_get_default_options+0x3c>
 800e5d6:	f89d 5007 	ldrb.w	r5, [sp, #7]
 800e5da:	f884 506c 	strb.w	r5, [r4, #108]	@ 0x6c
 800e5de:	4620      	mov	r0, r4
 800e5e0:	b003      	add	sp, #12
 800e5e2:	bd30      	pop	{r4, r5, pc}
 800e5e4:	f000 ffc8 	bl	800f578 <rcutils_reset_error>
 800e5e8:	4620      	mov	r0, r4
 800e5ea:	f884 506c 	strb.w	r5, [r4, #108]	@ 0x6c
 800e5ee:	b003      	add	sp, #12
 800e5f0:	bd30      	pop	{r4, r5, pc}
 800e5f2:	bf00      	nop
 800e5f4:	0801ffd8 	.word	0x0801ffd8

0800e5f8 <rcl_publish>:
 800e5f8:	b308      	cbz	r0, 800e63e <rcl_publish+0x46>
 800e5fa:	6803      	ldr	r3, [r0, #0]
 800e5fc:	b570      	push	{r4, r5, r6, lr}
 800e5fe:	4604      	mov	r4, r0
 800e600:	b1c3      	cbz	r3, 800e634 <rcl_publish+0x3c>
 800e602:	4616      	mov	r6, r2
 800e604:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 800e608:	b1a2      	cbz	r2, 800e634 <rcl_publish+0x3c>
 800e60a:	f8d3 00c0 	ldr.w	r0, [r3, #192]	@ 0xc0
 800e60e:	460d      	mov	r5, r1
 800e610:	f005 fe42 	bl	8014298 <rcl_context_is_valid>
 800e614:	b160      	cbz	r0, 800e630 <rcl_publish+0x38>
 800e616:	6823      	ldr	r3, [r4, #0]
 800e618:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 800e61c:	b150      	cbz	r0, 800e634 <rcl_publish+0x3c>
 800e61e:	b165      	cbz	r5, 800e63a <rcl_publish+0x42>
 800e620:	4632      	mov	r2, r6
 800e622:	4629      	mov	r1, r5
 800e624:	f001 f836 	bl	800f694 <rmw_publish>
 800e628:	3800      	subs	r0, #0
 800e62a:	bf18      	it	ne
 800e62c:	2001      	movne	r0, #1
 800e62e:	bd70      	pop	{r4, r5, r6, pc}
 800e630:	f000 ff84 	bl	800f53c <rcutils_error_is_set>
 800e634:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800e638:	bd70      	pop	{r4, r5, r6, pc}
 800e63a:	200b      	movs	r0, #11
 800e63c:	bd70      	pop	{r4, r5, r6, pc}
 800e63e:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800e642:	4770      	bx	lr

0800e644 <rcl_publisher_is_valid>:
 800e644:	b1b0      	cbz	r0, 800e674 <rcl_publisher_is_valid+0x30>
 800e646:	6803      	ldr	r3, [r0, #0]
 800e648:	b510      	push	{r4, lr}
 800e64a:	4604      	mov	r4, r0
 800e64c:	b183      	cbz	r3, 800e670 <rcl_publisher_is_valid+0x2c>
 800e64e:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 800e652:	b16a      	cbz	r2, 800e670 <rcl_publisher_is_valid+0x2c>
 800e654:	f8d3 00c0 	ldr.w	r0, [r3, #192]	@ 0xc0
 800e658:	f005 fe1e 	bl	8014298 <rcl_context_is_valid>
 800e65c:	b130      	cbz	r0, 800e66c <rcl_publisher_is_valid+0x28>
 800e65e:	6823      	ldr	r3, [r4, #0]
 800e660:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 800e664:	3800      	subs	r0, #0
 800e666:	bf18      	it	ne
 800e668:	2001      	movne	r0, #1
 800e66a:	bd10      	pop	{r4, pc}
 800e66c:	f000 ff66 	bl	800f53c <rcutils_error_is_set>
 800e670:	2000      	movs	r0, #0
 800e672:	bd10      	pop	{r4, pc}
 800e674:	2000      	movs	r0, #0
 800e676:	4770      	bx	lr

0800e678 <rcl_publisher_is_valid_except_context>:
 800e678:	b130      	cbz	r0, 800e688 <rcl_publisher_is_valid_except_context+0x10>
 800e67a:	6800      	ldr	r0, [r0, #0]
 800e67c:	b120      	cbz	r0, 800e688 <rcl_publisher_is_valid_except_context+0x10>
 800e67e:	f8d0 00c4 	ldr.w	r0, [r0, #196]	@ 0xc4
 800e682:	3800      	subs	r0, #0
 800e684:	bf18      	it	ne
 800e686:	2001      	movne	r0, #1
 800e688:	4770      	bx	lr
 800e68a:	bf00      	nop

0800e68c <_rclc_check_for_new_data>:
 800e68c:	2800      	cmp	r0, #0
 800e68e:	d046      	beq.n	800e71e <_rclc_check_for_new_data+0x92>
 800e690:	b510      	push	{r4, lr}
 800e692:	7802      	ldrb	r2, [r0, #0]
 800e694:	b084      	sub	sp, #16
 800e696:	4603      	mov	r3, r0
 800e698:	2a0a      	cmp	r2, #10
 800e69a:	d842      	bhi.n	800e722 <_rclc_check_for_new_data+0x96>
 800e69c:	e8df f002 	tbb	[pc, r2]
 800e6a0:	14181212 	.word	0x14181212
 800e6a4:	06060614 	.word	0x06060614
 800e6a8:	2e1a      	.short	0x2e1a
 800e6aa:	16          	.byte	0x16
 800e6ab:	00          	.byte	0x00
 800e6ac:	6a0a      	ldr	r2, [r1, #32]
 800e6ae:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800e6b0:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800e6b4:	3a00      	subs	r2, #0
 800e6b6:	bf18      	it	ne
 800e6b8:	2201      	movne	r2, #1
 800e6ba:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
 800e6be:	2000      	movs	r0, #0
 800e6c0:	b004      	add	sp, #16
 800e6c2:	bd10      	pop	{r4, pc}
 800e6c4:	680a      	ldr	r2, [r1, #0]
 800e6c6:	e7f2      	b.n	800e6ae <_rclc_check_for_new_data+0x22>
 800e6c8:	698a      	ldr	r2, [r1, #24]
 800e6ca:	e7f0      	b.n	800e6ae <_rclc_check_for_new_data+0x22>
 800e6cc:	688a      	ldr	r2, [r1, #8]
 800e6ce:	e7ee      	b.n	800e6ae <_rclc_check_for_new_data+0x22>
 800e6d0:	690a      	ldr	r2, [r1, #16]
 800e6d2:	e7ec      	b.n	800e6ae <_rclc_check_for_new_data+0x22>
 800e6d4:	685c      	ldr	r4, [r3, #4]
 800e6d6:	4608      	mov	r0, r1
 800e6d8:	f104 0244 	add.w	r2, r4, #68	@ 0x44
 800e6dc:	f104 0143 	add.w	r1, r4, #67	@ 0x43
 800e6e0:	f104 0342 	add.w	r3, r4, #66	@ 0x42
 800e6e4:	e9cd 2101 	strd	r2, r1, [sp, #4]
 800e6e8:	9300      	str	r3, [sp, #0]
 800e6ea:	f104 0240 	add.w	r2, r4, #64	@ 0x40
 800e6ee:	f104 0341 	add.w	r3, r4, #65	@ 0x41
 800e6f2:	f104 0110 	add.w	r1, r4, #16
 800e6f6:	f008 f8b3 	bl	8016860 <rcl_action_client_wait_set_get_entities_ready>
 800e6fa:	e7e1      	b.n	800e6c0 <_rclc_check_for_new_data+0x34>
 800e6fc:	685c      	ldr	r4, [r3, #4]
 800e6fe:	f104 0223 	add.w	r2, r4, #35	@ 0x23
 800e702:	f104 0322 	add.w	r3, r4, #34	@ 0x22
 800e706:	e9cd 3200 	strd	r3, r2, [sp]
 800e70a:	4608      	mov	r0, r1
 800e70c:	f104 0321 	add.w	r3, r4, #33	@ 0x21
 800e710:	f104 0220 	add.w	r2, r4, #32
 800e714:	f104 0110 	add.w	r1, r4, #16
 800e718:	f008 faa4 	bl	8016c64 <rcl_action_server_wait_set_get_entities_ready>
 800e71c:	e7d0      	b.n	800e6c0 <_rclc_check_for_new_data+0x34>
 800e71e:	200b      	movs	r0, #11
 800e720:	4770      	bx	lr
 800e722:	2001      	movs	r0, #1
 800e724:	e7cc      	b.n	800e6c0 <_rclc_check_for_new_data+0x34>
 800e726:	bf00      	nop

0800e728 <_rclc_take_new_data>:
 800e728:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e72a:	b099      	sub	sp, #100	@ 0x64
 800e72c:	2800      	cmp	r0, #0
 800e72e:	f000 8082 	beq.w	800e836 <_rclc_take_new_data+0x10e>
 800e732:	7803      	ldrb	r3, [r0, #0]
 800e734:	4604      	mov	r4, r0
 800e736:	2b0a      	cmp	r3, #10
 800e738:	f200 815d 	bhi.w	800e9f6 <_rclc_take_new_data+0x2ce>
 800e73c:	e8df f003 	tbb	[pc, r3]
 800e740:	31531f1f 	.word	0x31531f1f
 800e744:	06060631 	.word	0x06060631
 800e748:	4555      	.short	0x4555
 800e74a:	53          	.byte	0x53
 800e74b:	00          	.byte	0x00
 800e74c:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800e74e:	6a0b      	ldr	r3, [r1, #32]
 800e750:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e754:	2b00      	cmp	r3, #0
 800e756:	d046      	beq.n	800e7e6 <_rclc_take_new_data+0xbe>
 800e758:	e9d0 0201 	ldrd	r0, r2, [r0, #4]
 800e75c:	f104 0110 	add.w	r1, r4, #16
 800e760:	f006 fa86 	bl	8014c70 <rcl_take_request>
 800e764:	4605      	mov	r5, r0
 800e766:	2800      	cmp	r0, #0
 800e768:	d03d      	beq.n	800e7e6 <_rclc_take_new_data+0xbe>
 800e76a:	f240 2359 	movw	r3, #601	@ 0x259
 800e76e:	4298      	cmp	r0, r3
 800e770:	d128      	bne.n	800e7c4 <_rclc_take_new_data+0x9c>
 800e772:	2300      	movs	r3, #0
 800e774:	f884 3039 	strb.w	r3, [r4, #57]	@ 0x39
 800e778:	4628      	mov	r0, r5
 800e77a:	b019      	add	sp, #100	@ 0x64
 800e77c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e77e:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800e780:	680b      	ldr	r3, [r1, #0]
 800e782:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e786:	b373      	cbz	r3, 800e7e6 <_rclc_take_new_data+0xbe>
 800e788:	e9d0 0101 	ldrd	r0, r1, [r0, #4]
 800e78c:	2300      	movs	r3, #0
 800e78e:	aa0a      	add	r2, sp, #40	@ 0x28
 800e790:	f006 fc42 	bl	8015018 <rcl_take>
 800e794:	4605      	mov	r5, r0
 800e796:	b330      	cbz	r0, 800e7e6 <_rclc_take_new_data+0xbe>
 800e798:	f240 1391 	movw	r3, #401	@ 0x191
 800e79c:	4298      	cmp	r0, r3
 800e79e:	d0e8      	beq.n	800e772 <_rclc_take_new_data+0x4a>
 800e7a0:	e010      	b.n	800e7c4 <_rclc_take_new_data+0x9c>
 800e7a2:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800e7a4:	698b      	ldr	r3, [r1, #24]
 800e7a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e7aa:	b1e3      	cbz	r3, 800e7e6 <_rclc_take_new_data+0xbe>
 800e7ac:	e9d0 0201 	ldrd	r0, r2, [r0, #4]
 800e7b0:	f104 0110 	add.w	r1, r4, #16
 800e7b4:	f005 fce0 	bl	8014178 <rcl_take_response>
 800e7b8:	4605      	mov	r5, r0
 800e7ba:	b1a0      	cbz	r0, 800e7e6 <_rclc_take_new_data+0xbe>
 800e7bc:	f240 13f5 	movw	r3, #501	@ 0x1f5
 800e7c0:	4298      	cmp	r0, r3
 800e7c2:	d0d9      	beq.n	800e778 <_rclc_take_new_data+0x50>
 800e7c4:	f000 fed8 	bl	800f578 <rcutils_reset_error>
 800e7c8:	e7d6      	b.n	800e778 <_rclc_take_new_data+0x50>
 800e7ca:	6840      	ldr	r0, [r0, #4]
 800e7cc:	f890 3020 	ldrb.w	r3, [r0, #32]
 800e7d0:	2b00      	cmp	r3, #0
 800e7d2:	d15f      	bne.n	800e894 <_rclc_take_new_data+0x16c>
 800e7d4:	f890 3022 	ldrb.w	r3, [r0, #34]	@ 0x22
 800e7d8:	2b00      	cmp	r3, #0
 800e7da:	d179      	bne.n	800e8d0 <_rclc_take_new_data+0x1a8>
 800e7dc:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 800e7e0:	2b00      	cmp	r3, #0
 800e7e2:	f040 8096 	bne.w	800e912 <_rclc_take_new_data+0x1ea>
 800e7e6:	2500      	movs	r5, #0
 800e7e8:	e7c6      	b.n	800e778 <_rclc_take_new_data+0x50>
 800e7ea:	6840      	ldr	r0, [r0, #4]
 800e7ec:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800e7f0:	2b00      	cmp	r3, #0
 800e7f2:	d138      	bne.n	800e866 <_rclc_take_new_data+0x13e>
 800e7f4:	69c3      	ldr	r3, [r0, #28]
 800e7f6:	b113      	cbz	r3, 800e7fe <_rclc_take_new_data+0xd6>
 800e7f8:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800e7fc:	b9fb      	cbnz	r3, 800e83e <_rclc_take_new_data+0x116>
 800e7fe:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 800e802:	2b00      	cmp	r3, #0
 800e804:	f040 80a8 	bne.w	800e958 <_rclc_take_new_data+0x230>
 800e808:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 800e80c:	2b00      	cmp	r3, #0
 800e80e:	d0ea      	beq.n	800e7e6 <_rclc_take_new_data+0xbe>
 800e810:	6ac2      	ldr	r2, [r0, #44]	@ 0x2c
 800e812:	a90a      	add	r1, sp, #40	@ 0x28
 800e814:	3010      	adds	r0, #16
 800e816:	f007 ff07 	bl	8016628 <rcl_action_take_result_response>
 800e81a:	4605      	mov	r5, r0
 800e81c:	2800      	cmp	r0, #0
 800e81e:	d1d1      	bne.n	800e7c4 <_rclc_take_new_data+0x9c>
 800e820:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e824:	6860      	ldr	r0, [r4, #4]
 800e826:	f008 fb47 	bl	8016eb8 <rclc_action_find_handle_by_result_request_sequence_number>
 800e82a:	2800      	cmp	r0, #0
 800e82c:	d0db      	beq.n	800e7e6 <_rclc_take_new_data+0xbe>
 800e82e:	2301      	movs	r3, #1
 800e830:	f880 3023 	strb.w	r3, [r0, #35]	@ 0x23
 800e834:	e7d7      	b.n	800e7e6 <_rclc_take_new_data+0xbe>
 800e836:	250b      	movs	r5, #11
 800e838:	4628      	mov	r0, r5
 800e83a:	b019      	add	sp, #100	@ 0x64
 800e83c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e83e:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800e840:	3010      	adds	r0, #16
 800e842:	f007 ff6d 	bl	8016720 <rcl_action_take_feedback>
 800e846:	4605      	mov	r5, r0
 800e848:	2800      	cmp	r0, #0
 800e84a:	d1bb      	bne.n	800e7c4 <_rclc_take_new_data+0x9c>
 800e84c:	6860      	ldr	r0, [r4, #4]
 800e84e:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800e850:	f008 faf0 	bl	8016e34 <rclc_action_find_goal_handle_by_uuid>
 800e854:	4603      	mov	r3, r0
 800e856:	2800      	cmp	r0, #0
 800e858:	f000 80c4 	beq.w	800e9e4 <_rclc_take_new_data+0x2bc>
 800e85c:	2201      	movs	r2, #1
 800e85e:	6860      	ldr	r0, [r4, #4]
 800e860:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
 800e864:	e7cb      	b.n	800e7fe <_rclc_take_new_data+0xd6>
 800e866:	aa04      	add	r2, sp, #16
 800e868:	a90a      	add	r1, sp, #40	@ 0x28
 800e86a:	3010      	adds	r0, #16
 800e86c:	f007 fe6c 	bl	8016548 <rcl_action_take_goal_response>
 800e870:	4605      	mov	r5, r0
 800e872:	2800      	cmp	r0, #0
 800e874:	d1a6      	bne.n	800e7c4 <_rclc_take_new_data+0x9c>
 800e876:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e87a:	6860      	ldr	r0, [r4, #4]
 800e87c:	f008 fb0a 	bl	8016e94 <rclc_action_find_handle_by_goal_request_sequence_number>
 800e880:	b130      	cbz	r0, 800e890 <_rclc_take_new_data+0x168>
 800e882:	f89d 3010 	ldrb.w	r3, [sp, #16]
 800e886:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
 800e88a:	2201      	movs	r2, #1
 800e88c:	f880 2020 	strb.w	r2, [r0, #32]
 800e890:	6860      	ldr	r0, [r4, #4]
 800e892:	e7af      	b.n	800e7f4 <_rclc_take_new_data+0xcc>
 800e894:	f008 faa8 	bl	8016de8 <rclc_action_take_goal_handle>
 800e898:	4606      	mov	r6, r0
 800e89a:	6860      	ldr	r0, [r4, #4]
 800e89c:	2e00      	cmp	r6, #0
 800e89e:	d099      	beq.n	800e7d4 <_rclc_take_new_data+0xac>
 800e8a0:	6070      	str	r0, [r6, #4]
 800e8a2:	69f2      	ldr	r2, [r6, #28]
 800e8a4:	f106 0128 	add.w	r1, r6, #40	@ 0x28
 800e8a8:	3010      	adds	r0, #16
 800e8aa:	f008 f869 	bl	8016980 <rcl_action_take_goal_request>
 800e8ae:	4605      	mov	r5, r0
 800e8b0:	2800      	cmp	r0, #0
 800e8b2:	f040 8099 	bne.w	800e9e8 <_rclc_take_new_data+0x2c0>
 800e8b6:	69f7      	ldr	r7, [r6, #28]
 800e8b8:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800e8ba:	7235      	strb	r5, [r6, #8]
 800e8bc:	f8c6 0009 	str.w	r0, [r6, #9]
 800e8c0:	f8c6 100d 	str.w	r1, [r6, #13]
 800e8c4:	6860      	ldr	r0, [r4, #4]
 800e8c6:	f8c6 2011 	str.w	r2, [r6, #17]
 800e8ca:	f8c6 3015 	str.w	r3, [r6, #21]
 800e8ce:	e781      	b.n	800e7d4 <_rclc_take_new_data+0xac>
 800e8d0:	aa04      	add	r2, sp, #16
 800e8d2:	3010      	adds	r0, #16
 800e8d4:	a90a      	add	r1, sp, #40	@ 0x28
 800e8d6:	f008 f8c3 	bl	8016a60 <rcl_action_take_result_request>
 800e8da:	4605      	mov	r5, r0
 800e8dc:	2800      	cmp	r0, #0
 800e8de:	f47f af71 	bne.w	800e7c4 <_rclc_take_new_data+0x9c>
 800e8e2:	6860      	ldr	r0, [r4, #4]
 800e8e4:	a904      	add	r1, sp, #16
 800e8e6:	f008 faa5 	bl	8016e34 <rclc_action_find_goal_handle_by_uuid>
 800e8ea:	4607      	mov	r7, r0
 800e8ec:	b160      	cbz	r0, 800e908 <_rclc_take_new_data+0x1e0>
 800e8ee:	ad0a      	add	r5, sp, #40	@ 0x28
 800e8f0:	f100 0640 	add.w	r6, r0, #64	@ 0x40
 800e8f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800e8f6:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800e8f8:	e895 0003 	ldmia.w	r5, {r0, r1}
 800e8fc:	f04f 0c02 	mov.w	ip, #2
 800e900:	e886 0003 	stmia.w	r6, {r0, r1}
 800e904:	f887 c008 	strb.w	ip, [r7, #8]
 800e908:	6860      	ldr	r0, [r4, #4]
 800e90a:	2300      	movs	r3, #0
 800e90c:	f880 3022 	strb.w	r3, [r0, #34]	@ 0x22
 800e910:	e764      	b.n	800e7dc <_rclc_take_new_data+0xb4>
 800e912:	ae04      	add	r6, sp, #16
 800e914:	aa0a      	add	r2, sp, #40	@ 0x28
 800e916:	3010      	adds	r0, #16
 800e918:	4631      	mov	r1, r6
 800e91a:	f008 f8df 	bl	8016adc <rcl_action_take_cancel_request>
 800e91e:	4605      	mov	r5, r0
 800e920:	2800      	cmp	r0, #0
 800e922:	f47f af4f 	bne.w	800e7c4 <_rclc_take_new_data+0x9c>
 800e926:	6860      	ldr	r0, [r4, #4]
 800e928:	a90a      	add	r1, sp, #40	@ 0x28
 800e92a:	f008 fa83 	bl	8016e34 <rclc_action_find_goal_handle_by_uuid>
 800e92e:	4605      	mov	r5, r0
 800e930:	2800      	cmp	r0, #0
 800e932:	d04c      	beq.n	800e9ce <_rclc_take_new_data+0x2a6>
 800e934:	f990 0008 	ldrsb.w	r0, [r0, #8]
 800e938:	2101      	movs	r1, #1
 800e93a:	f008 fa03 	bl	8016d44 <rcl_action_transition_goal_state>
 800e93e:	2803      	cmp	r0, #3
 800e940:	4607      	mov	r7, r0
 800e942:	d139      	bne.n	800e9b8 <_rclc_take_new_data+0x290>
 800e944:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800e946:	f105 0458 	add.w	r4, r5, #88	@ 0x58
 800e94a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800e94c:	e896 0003 	ldmia.w	r6, {r0, r1}
 800e950:	e884 0003 	stmia.w	r4, {r0, r1}
 800e954:	722f      	strb	r7, [r5, #8]
 800e956:	e746      	b.n	800e7e6 <_rclc_take_new_data+0xbe>
 800e958:	f100 0230 	add.w	r2, r0, #48	@ 0x30
 800e95c:	a90a      	add	r1, sp, #40	@ 0x28
 800e95e:	3010      	adds	r0, #16
 800e960:	f007 fea0 	bl	80166a4 <rcl_action_take_cancel_response>
 800e964:	4605      	mov	r5, r0
 800e966:	2800      	cmp	r0, #0
 800e968:	f47f af2c 	bne.w	800e7c4 <_rclc_take_new_data+0x9c>
 800e96c:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e970:	6860      	ldr	r0, [r4, #4]
 800e972:	f008 fab3 	bl	8016edc <rclc_action_find_handle_by_cancel_request_sequence_number>
 800e976:	4606      	mov	r6, r0
 800e978:	6860      	ldr	r0, [r4, #4]
 800e97a:	2e00      	cmp	r6, #0
 800e97c:	f43f af44 	beq.w	800e808 <_rclc_take_new_data+0xe0>
 800e980:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800e982:	2701      	movs	r7, #1
 800e984:	84b7      	strh	r7, [r6, #36]	@ 0x24
 800e986:	2b00      	cmp	r3, #0
 800e988:	f43f af3e 	beq.w	800e808 <_rclc_take_new_data+0xe0>
 800e98c:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800e98e:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 800e992:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800e996:	f008 fa4d 	bl	8016e34 <rclc_action_find_goal_handle_by_uuid>
 800e99a:	b138      	cbz	r0, 800e9ac <_rclc_take_new_data+0x284>
 800e99c:	6860      	ldr	r0, [r4, #4]
 800e99e:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800e9a0:	f886 7025 	strb.w	r7, [r6, #37]	@ 0x25
 800e9a4:	3501      	adds	r5, #1
 800e9a6:	42ab      	cmp	r3, r5
 800e9a8:	d8f0      	bhi.n	800e98c <_rclc_take_new_data+0x264>
 800e9aa:	e72d      	b.n	800e808 <_rclc_take_new_data+0xe0>
 800e9ac:	6860      	ldr	r0, [r4, #4]
 800e9ae:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800e9b0:	3501      	adds	r5, #1
 800e9b2:	42ab      	cmp	r3, r5
 800e9b4:	d8ea      	bhi.n	800e98c <_rclc_take_new_data+0x264>
 800e9b6:	e727      	b.n	800e808 <_rclc_take_new_data+0xe0>
 800e9b8:	ab06      	add	r3, sp, #24
 800e9ba:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800e9bc:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800e9c0:	2103      	movs	r1, #3
 800e9c2:	e896 000c 	ldmia.w	r6, {r2, r3}
 800e9c6:	6860      	ldr	r0, [r4, #4]
 800e9c8:	f008 fafe 	bl	8016fc8 <rclc_action_server_goal_cancel_reject>
 800e9cc:	e70b      	b.n	800e7e6 <_rclc_take_new_data+0xbe>
 800e9ce:	ab06      	add	r3, sp, #24
 800e9d0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800e9d2:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800e9d6:	2102      	movs	r1, #2
 800e9d8:	e896 000c 	ldmia.w	r6, {r2, r3}
 800e9dc:	6860      	ldr	r0, [r4, #4]
 800e9de:	f008 faf3 	bl	8016fc8 <rclc_action_server_goal_cancel_reject>
 800e9e2:	e700      	b.n	800e7e6 <_rclc_take_new_data+0xbe>
 800e9e4:	6860      	ldr	r0, [r4, #4]
 800e9e6:	e70a      	b.n	800e7fe <_rclc_take_new_data+0xd6>
 800e9e8:	6860      	ldr	r0, [r4, #4]
 800e9ea:	4631      	mov	r1, r6
 800e9ec:	f008 fa0c 	bl	8016e08 <rclc_action_remove_used_goal_handle>
 800e9f0:	f000 fdc2 	bl	800f578 <rcutils_reset_error>
 800e9f4:	e6c0      	b.n	800e778 <_rclc_take_new_data+0x50>
 800e9f6:	2501      	movs	r5, #1
 800e9f8:	e6be      	b.n	800e778 <_rclc_take_new_data+0x50>
 800e9fa:	bf00      	nop

0800e9fc <rclc_executor_trigger_any>:
 800e9fc:	4603      	mov	r3, r0
 800e9fe:	b370      	cbz	r0, 800ea5e <rclc_executor_trigger_any+0x62>
 800ea00:	b379      	cbz	r1, 800ea62 <rclc_executor_trigger_any+0x66>
 800ea02:	f890 0038 	ldrb.w	r0, [r0, #56]	@ 0x38
 800ea06:	2200      	movs	r2, #0
 800ea08:	b350      	cbz	r0, 800ea60 <rclc_executor_trigger_any+0x64>
 800ea0a:	b430      	push	{r4, r5}
 800ea0c:	f893 c000 	ldrb.w	ip, [r3]
 800ea10:	f1bc 0f08 	cmp.w	ip, #8
 800ea14:	d017      	beq.n	800ea46 <rclc_executor_trigger_any+0x4a>
 800ea16:	f1bc 0f09 	cmp.w	ip, #9
 800ea1a:	d00d      	beq.n	800ea38 <rclc_executor_trigger_any+0x3c>
 800ea1c:	f893 0039 	ldrb.w	r0, [r3, #57]	@ 0x39
 800ea20:	b940      	cbnz	r0, 800ea34 <rclc_executor_trigger_any+0x38>
 800ea22:	3201      	adds	r2, #1
 800ea24:	4291      	cmp	r1, r2
 800ea26:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 800ea2a:	d003      	beq.n	800ea34 <rclc_executor_trigger_any+0x38>
 800ea2c:	f893 0038 	ldrb.w	r0, [r3, #56]	@ 0x38
 800ea30:	2800      	cmp	r0, #0
 800ea32:	d1eb      	bne.n	800ea0c <rclc_executor_trigger_any+0x10>
 800ea34:	bc30      	pop	{r4, r5}
 800ea36:	4770      	bx	lr
 800ea38:	685c      	ldr	r4, [r3, #4]
 800ea3a:	6a25      	ldr	r5, [r4, #32]
 800ea3c:	2d00      	cmp	r5, #0
 800ea3e:	d1f9      	bne.n	800ea34 <rclc_executor_trigger_any+0x38>
 800ea40:	f894 0024 	ldrb.w	r0, [r4, #36]	@ 0x24
 800ea44:	e7ec      	b.n	800ea20 <rclc_executor_trigger_any+0x24>
 800ea46:	685c      	ldr	r4, [r3, #4]
 800ea48:	6c25      	ldr	r5, [r4, #64]	@ 0x40
 800ea4a:	f035 457f 	bics.w	r5, r5, #4278190080	@ 0xff000000
 800ea4e:	d1f1      	bne.n	800ea34 <rclc_executor_trigger_any+0x38>
 800ea50:	f894 0044 	ldrb.w	r0, [r4, #68]	@ 0x44
 800ea54:	2800      	cmp	r0, #0
 800ea56:	d1ed      	bne.n	800ea34 <rclc_executor_trigger_any+0x38>
 800ea58:	f894 0043 	ldrb.w	r0, [r4, #67]	@ 0x43
 800ea5c:	e7e0      	b.n	800ea20 <rclc_executor_trigger_any+0x24>
 800ea5e:	4770      	bx	lr
 800ea60:	4770      	bx	lr
 800ea62:	4608      	mov	r0, r1
 800ea64:	4770      	bx	lr
 800ea66:	bf00      	nop

0800ea68 <_rclc_execute>:
 800ea68:	2800      	cmp	r0, #0
 800ea6a:	f000 80dc 	beq.w	800ec26 <_rclc_execute+0x1be>
 800ea6e:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ea70:	7843      	ldrb	r3, [r0, #1]
 800ea72:	b087      	sub	sp, #28
 800ea74:	4604      	mov	r4, r0
 800ea76:	b123      	cbz	r3, 800ea82 <_rclc_execute+0x1a>
 800ea78:	2b01      	cmp	r3, #1
 800ea7a:	d01c      	beq.n	800eab6 <_rclc_execute+0x4e>
 800ea7c:	2000      	movs	r0, #0
 800ea7e:	b007      	add	sp, #28
 800ea80:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ea82:	7803      	ldrb	r3, [r0, #0]
 800ea84:	2b08      	cmp	r3, #8
 800ea86:	f000 80a0 	beq.w	800ebca <_rclc_execute+0x162>
 800ea8a:	2b09      	cmp	r3, #9
 800ea8c:	d024      	beq.n	800ead8 <_rclc_execute+0x70>
 800ea8e:	f890 0039 	ldrb.w	r0, [r0, #57]	@ 0x39
 800ea92:	2800      	cmp	r0, #0
 800ea94:	d0f2      	beq.n	800ea7c <_rclc_execute+0x14>
 800ea96:	2b0a      	cmp	r3, #10
 800ea98:	f200 815a 	bhi.w	800ed50 <_rclc_execute+0x2e8>
 800ea9c:	e8df f013 	tbh	[pc, r3, lsl #1]
 800eaa0:	008e006f 	.word	0x008e006f
 800eaa4:	006f007c 	.word	0x006f007c
 800eaa8:	00590073 	.word	0x00590073
 800eaac:	00590059 	.word	0x00590059
 800eab0:	01580158 	.word	0x01580158
 800eab4:	0079      	.short	0x0079
 800eab6:	7803      	ldrb	r3, [r0, #0]
 800eab8:	2b0a      	cmp	r3, #10
 800eaba:	f200 8149 	bhi.w	800ed50 <_rclc_execute+0x2e8>
 800eabe:	e8df f013 	tbh	[pc, r3, lsl #1]
 800eac2:	00f9      	.short	0x00f9
 800eac4:	006b007b 	.word	0x006b007b
 800eac8:	0062005e 	.word	0x0062005e
 800eacc:	00480048 	.word	0x00480048
 800ead0:	01000048 	.word	0x01000048
 800ead4:	00680102 	.word	0x00680102
 800ead8:	6840      	ldr	r0, [r0, #4]
 800eada:	6a02      	ldr	r2, [r0, #32]
 800eadc:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 800eae0:	2a00      	cmp	r2, #0
 800eae2:	f040 80f3 	bne.w	800eccc <_rclc_execute+0x264>
 800eae6:	2b00      	cmp	r3, #0
 800eae8:	d0c8      	beq.n	800ea7c <_rclc_execute+0x14>
 800eaea:	e003      	b.n	800eaf4 <_rclc_execute+0x8c>
 800eaec:	6858      	ldr	r0, [r3, #4]
 800eaee:	f008 f98b 	bl	8016e08 <rclc_action_remove_used_goal_handle>
 800eaf2:	6860      	ldr	r0, [r4, #4]
 800eaf4:	f008 f9c2 	bl	8016e7c <rclc_action_find_first_terminated_handle>
 800eaf8:	4603      	mov	r3, r0
 800eafa:	4601      	mov	r1, r0
 800eafc:	2800      	cmp	r0, #0
 800eafe:	d1f5      	bne.n	800eaec <_rclc_execute+0x84>
 800eb00:	6860      	ldr	r0, [r4, #4]
 800eb02:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
 800eb06:	f890 3020 	ldrb.w	r3, [r0, #32]
 800eb0a:	2b00      	cmp	r3, #0
 800eb0c:	f000 80eb 	beq.w	800ece6 <_rclc_execute+0x27e>
 800eb10:	f241 0604 	movw	r6, #4100	@ 0x1004
 800eb14:	2701      	movs	r7, #1
 800eb16:	e007      	b.n	800eb28 <_rclc_execute+0xc0>
 800eb18:	4628      	mov	r0, r5
 800eb1a:	f008 fa09 	bl	8016f30 <rclc_action_server_response_goal_request>
 800eb1e:	6860      	ldr	r0, [r4, #4]
 800eb20:	4629      	mov	r1, r5
 800eb22:	f008 f971 	bl	8016e08 <rclc_action_remove_used_goal_handle>
 800eb26:	6860      	ldr	r0, [r4, #4]
 800eb28:	2100      	movs	r1, #0
 800eb2a:	f008 f99b 	bl	8016e64 <rclc_action_find_first_handle_by_status>
 800eb2e:	4605      	mov	r5, r0
 800eb30:	2800      	cmp	r0, #0
 800eb32:	f000 80d5 	beq.w	800ece0 <_rclc_execute+0x278>
 800eb36:	6863      	ldr	r3, [r4, #4]
 800eb38:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800eb3a:	699b      	ldr	r3, [r3, #24]
 800eb3c:	4798      	blx	r3
 800eb3e:	42b0      	cmp	r0, r6
 800eb40:	f04f 0100 	mov.w	r1, #0
 800eb44:	d1e8      	bne.n	800eb18 <_rclc_execute+0xb0>
 800eb46:	2101      	movs	r1, #1
 800eb48:	4628      	mov	r0, r5
 800eb4a:	f008 f9f1 	bl	8016f30 <rclc_action_server_response_goal_request>
 800eb4e:	722f      	strb	r7, [r5, #8]
 800eb50:	e7e9      	b.n	800eb26 <_rclc_execute+0xbe>
 800eb52:	2b06      	cmp	r3, #6
 800eb54:	68a0      	ldr	r0, [r4, #8]
 800eb56:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 800eb58:	6b26      	ldr	r6, [r4, #48]	@ 0x30
 800eb5a:	f000 80bb 	beq.w	800ecd4 <_rclc_execute+0x26c>
 800eb5e:	2b07      	cmp	r3, #7
 800eb60:	f000 80f1 	beq.w	800ed46 <_rclc_execute+0x2de>
 800eb64:	47b0      	blx	r6
 800eb66:	f104 0510 	add.w	r5, r4, #16
 800eb6a:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800eb6c:	6860      	ldr	r0, [r4, #4]
 800eb6e:	4629      	mov	r1, r5
 800eb70:	f006 f8ce 	bl	8014d10 <rcl_send_response>
 800eb74:	2802      	cmp	r0, #2
 800eb76:	d117      	bne.n	800eba8 <_rclc_execute+0x140>
 800eb78:	f000 fcfe 	bl	800f578 <rcutils_reset_error>
 800eb7c:	e77e      	b.n	800ea7c <_rclc_execute+0x14>
 800eb7e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800eb80:	68a0      	ldr	r0, [r4, #8]
 800eb82:	4798      	blx	r3
 800eb84:	e77a      	b.n	800ea7c <_rclc_execute+0x14>
 800eb86:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800eb88:	68a0      	ldr	r0, [r4, #8]
 800eb8a:	f104 0110 	add.w	r1, r4, #16
 800eb8e:	4798      	blx	r3
 800eb90:	e774      	b.n	800ea7c <_rclc_execute+0x14>
 800eb92:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800eb94:	4798      	blx	r3
 800eb96:	e771      	b.n	800ea7c <_rclc_execute+0x14>
 800eb98:	6860      	ldr	r0, [r4, #4]
 800eb9a:	f006 fd81 	bl	80156a0 <rcl_timer_call>
 800eb9e:	f240 3321 	movw	r3, #801	@ 0x321
 800eba2:	4298      	cmp	r0, r3
 800eba4:	f43f af6a 	beq.w	800ea7c <_rclc_execute+0x14>
 800eba8:	2800      	cmp	r0, #0
 800ebaa:	f43f af68 	beq.w	800ea7e <_rclc_execute+0x16>
 800ebae:	9005      	str	r0, [sp, #20]
 800ebb0:	f000 fce2 	bl	800f578 <rcutils_reset_error>
 800ebb4:	9805      	ldr	r0, [sp, #20]
 800ebb6:	e762      	b.n	800ea7e <_rclc_execute+0x16>
 800ebb8:	f890 0039 	ldrb.w	r0, [r0, #57]	@ 0x39
 800ebbc:	e9d4 130b 	ldrd	r1, r3, [r4, #44]	@ 0x2c
 800ebc0:	2800      	cmp	r0, #0
 800ebc2:	d0e4      	beq.n	800eb8e <_rclc_execute+0x126>
 800ebc4:	68a0      	ldr	r0, [r4, #8]
 800ebc6:	4798      	blx	r3
 800ebc8:	e758      	b.n	800ea7c <_rclc_execute+0x14>
 800ebca:	6840      	ldr	r0, [r0, #4]
 800ebcc:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 800ebce:	f033 437f 	bics.w	r3, r3, #4278190080	@ 0xff000000
 800ebd2:	d107      	bne.n	800ebe4 <_rclc_execute+0x17c>
 800ebd4:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 800ebd8:	b923      	cbnz	r3, 800ebe4 <_rclc_execute+0x17c>
 800ebda:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 800ebde:	2b00      	cmp	r3, #0
 800ebe0:	f43f af4c 	beq.w	800ea7c <_rclc_execute+0x14>
 800ebe4:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800ebe8:	b303      	cbz	r3, 800ec2c <_rclc_execute+0x1c4>
 800ebea:	2600      	movs	r6, #0
 800ebec:	2701      	movs	r7, #1
 800ebee:	e004      	b.n	800ebfa <_rclc_execute+0x192>
 800ebf0:	f008 f8d4 	bl	8016d9c <rclc_action_send_result_request>
 800ebf4:	b990      	cbnz	r0, 800ec1c <_rclc_execute+0x1b4>
 800ebf6:	722f      	strb	r7, [r5, #8]
 800ebf8:	6860      	ldr	r0, [r4, #4]
 800ebfa:	f008 f981 	bl	8016f00 <rclc_action_find_first_handle_with_goal_response>
 800ebfe:	4605      	mov	r5, r0
 800ec00:	b198      	cbz	r0, 800ec2a <_rclc_execute+0x1c2>
 800ec02:	6863      	ldr	r3, [r4, #4]
 800ec04:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800ec06:	699b      	ldr	r3, [r3, #24]
 800ec08:	f895 1021 	ldrb.w	r1, [r5, #33]	@ 0x21
 800ec0c:	f885 6020 	strb.w	r6, [r5, #32]
 800ec10:	4798      	blx	r3
 800ec12:	f895 3021 	ldrb.w	r3, [r5, #33]	@ 0x21
 800ec16:	4628      	mov	r0, r5
 800ec18:	2b00      	cmp	r3, #0
 800ec1a:	d1e9      	bne.n	800ebf0 <_rclc_execute+0x188>
 800ec1c:	6860      	ldr	r0, [r4, #4]
 800ec1e:	4629      	mov	r1, r5
 800ec20:	f008 f8f2 	bl	8016e08 <rclc_action_remove_used_goal_handle>
 800ec24:	e7e8      	b.n	800ebf8 <_rclc_execute+0x190>
 800ec26:	200b      	movs	r0, #11
 800ec28:	4770      	bx	lr
 800ec2a:	6860      	ldr	r0, [r4, #4]
 800ec2c:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800ec30:	b18b      	cbz	r3, 800ec56 <_rclc_execute+0x1ee>
 800ec32:	68c5      	ldr	r5, [r0, #12]
 800ec34:	b32d      	cbz	r5, 800ec82 <_rclc_execute+0x21a>
 800ec36:	2600      	movs	r6, #0
 800ec38:	f895 3022 	ldrb.w	r3, [r5, #34]	@ 0x22
 800ec3c:	b143      	cbz	r3, 800ec50 <_rclc_execute+0x1e8>
 800ec3e:	69c3      	ldr	r3, [r0, #28]
 800ec40:	f885 6022 	strb.w	r6, [r5, #34]	@ 0x22
 800ec44:	b123      	cbz	r3, 800ec50 <_rclc_execute+0x1e8>
 800ec46:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800ec48:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800ec4a:	4628      	mov	r0, r5
 800ec4c:	4798      	blx	r3
 800ec4e:	6860      	ldr	r0, [r4, #4]
 800ec50:	682d      	ldr	r5, [r5, #0]
 800ec52:	2d00      	cmp	r5, #0
 800ec54:	d1f0      	bne.n	800ec38 <_rclc_execute+0x1d0>
 800ec56:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 800ec5a:	b193      	cbz	r3, 800ec82 <_rclc_execute+0x21a>
 800ec5c:	68c5      	ldr	r5, [r0, #12]
 800ec5e:	b185      	cbz	r5, 800ec82 <_rclc_execute+0x21a>
 800ec60:	2600      	movs	r6, #0
 800ec62:	f895 3024 	ldrb.w	r3, [r5, #36]	@ 0x24
 800ec66:	b14b      	cbz	r3, 800ec7c <_rclc_execute+0x214>
 800ec68:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800ec6a:	f885 6024 	strb.w	r6, [r5, #36]	@ 0x24
 800ec6e:	b12b      	cbz	r3, 800ec7c <_rclc_execute+0x214>
 800ec70:	4628      	mov	r0, r5
 800ec72:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800ec74:	f895 1025 	ldrb.w	r1, [r5, #37]	@ 0x25
 800ec78:	4798      	blx	r3
 800ec7a:	6860      	ldr	r0, [r4, #4]
 800ec7c:	682d      	ldr	r5, [r5, #0]
 800ec7e:	2d00      	cmp	r5, #0
 800ec80:	d1ef      	bne.n	800ec62 <_rclc_execute+0x1fa>
 800ec82:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 800ec86:	2b00      	cmp	r3, #0
 800ec88:	f43f aef8 	beq.w	800ea7c <_rclc_execute+0x14>
 800ec8c:	2700      	movs	r7, #0
 800ec8e:	e00b      	b.n	800eca8 <_rclc_execute+0x240>
 800ec90:	6863      	ldr	r3, [r4, #4]
 800ec92:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800ec94:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800ec96:	6a1e      	ldr	r6, [r3, #32]
 800ec98:	f885 7023 	strb.w	r7, [r5, #35]	@ 0x23
 800ec9c:	47b0      	blx	r6
 800ec9e:	6860      	ldr	r0, [r4, #4]
 800eca0:	4629      	mov	r1, r5
 800eca2:	f008 f8b1 	bl	8016e08 <rclc_action_remove_used_goal_handle>
 800eca6:	6860      	ldr	r0, [r4, #4]
 800eca8:	f008 f936 	bl	8016f18 <rclc_action_find_first_handle_with_result_response>
 800ecac:	4605      	mov	r5, r0
 800ecae:	2800      	cmp	r0, #0
 800ecb0:	d1ee      	bne.n	800ec90 <_rclc_execute+0x228>
 800ecb2:	e6e3      	b.n	800ea7c <_rclc_execute+0x14>
 800ecb4:	f890 0039 	ldrb.w	r0, [r0, #57]	@ 0x39
 800ecb8:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800ecba:	2800      	cmp	r0, #0
 800ecbc:	f43f af61 	beq.w	800eb82 <_rclc_execute+0x11a>
 800ecc0:	e75e      	b.n	800eb80 <_rclc_execute+0x118>
 800ecc2:	6840      	ldr	r0, [r0, #4]
 800ecc4:	e78e      	b.n	800ebe4 <_rclc_execute+0x17c>
 800ecc6:	6840      	ldr	r0, [r0, #4]
 800ecc8:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 800eccc:	2b00      	cmp	r3, #0
 800ecce:	f43f af1a 	beq.w	800eb06 <_rclc_execute+0x9e>
 800ecd2:	e70f      	b.n	800eaf4 <_rclc_execute+0x8c>
 800ecd4:	f104 0510 	add.w	r5, r4, #16
 800ecd8:	460a      	mov	r2, r1
 800ecda:	4629      	mov	r1, r5
 800ecdc:	47b0      	blx	r6
 800ecde:	e744      	b.n	800eb6a <_rclc_execute+0x102>
 800ece0:	6860      	ldr	r0, [r4, #4]
 800ece2:	f880 5020 	strb.w	r5, [r0, #32]
 800ece6:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 800ecea:	2b00      	cmp	r3, #0
 800ecec:	f43f aec6 	beq.w	800ea7c <_rclc_execute+0x14>
 800ecf0:	68c5      	ldr	r5, [r0, #12]
 800ecf2:	b325      	cbz	r5, 800ed3e <_rclc_execute+0x2d6>
 800ecf4:	2602      	movs	r6, #2
 800ecf6:	e001      	b.n	800ecfc <_rclc_execute+0x294>
 800ecf8:	682d      	ldr	r5, [r5, #0]
 800ecfa:	b305      	cbz	r5, 800ed3e <_rclc_execute+0x2d6>
 800ecfc:	f995 3008 	ldrsb.w	r3, [r5, #8]
 800ed00:	2b03      	cmp	r3, #3
 800ed02:	d1f9      	bne.n	800ecf8 <_rclc_execute+0x290>
 800ed04:	69c3      	ldr	r3, [r0, #28]
 800ed06:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800ed08:	4628      	mov	r0, r5
 800ed0a:	4798      	blx	r3
 800ed0c:	4603      	mov	r3, r0
 800ed0e:	f105 0260 	add.w	r2, r5, #96	@ 0x60
 800ed12:	4628      	mov	r0, r5
 800ed14:	f885 3025 	strb.w	r3, [r5, #37]	@ 0x25
 800ed18:	b11b      	cbz	r3, 800ed22 <_rclc_execute+0x2ba>
 800ed1a:	f008 f929 	bl	8016f70 <rclc_action_server_goal_cancel_accept>
 800ed1e:	6860      	ldr	r0, [r4, #4]
 800ed20:	e7ea      	b.n	800ecf8 <_rclc_execute+0x290>
 800ed22:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 800ed24:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800ed28:	f105 0758 	add.w	r7, r5, #88	@ 0x58
 800ed2c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ed30:	6860      	ldr	r0, [r4, #4]
 800ed32:	2101      	movs	r1, #1
 800ed34:	f008 f948 	bl	8016fc8 <rclc_action_server_goal_cancel_reject>
 800ed38:	722e      	strb	r6, [r5, #8]
 800ed3a:	6860      	ldr	r0, [r4, #4]
 800ed3c:	e7dc      	b.n	800ecf8 <_rclc_execute+0x290>
 800ed3e:	2300      	movs	r3, #0
 800ed40:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
 800ed44:	e69a      	b.n	800ea7c <_rclc_execute+0x14>
 800ed46:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800ed48:	47b0      	blx	r6
 800ed4a:	f104 0510 	add.w	r5, r4, #16
 800ed4e:	e70c      	b.n	800eb6a <_rclc_execute+0x102>
 800ed50:	2001      	movs	r0, #1
 800ed52:	e694      	b.n	800ea7e <_rclc_execute+0x16>

0800ed54 <rclc_executor_get_zero_initialized_executor>:
 800ed54:	b510      	push	{r4, lr}
 800ed56:	4903      	ldr	r1, [pc, #12]	@ (800ed64 <rclc_executor_get_zero_initialized_executor+0x10>)
 800ed58:	4604      	mov	r4, r0
 800ed5a:	2290      	movs	r2, #144	@ 0x90
 800ed5c:	f00e f89d 	bl	801ce9a <memcpy>
 800ed60:	4620      	mov	r0, r4
 800ed62:	bd10      	pop	{r4, pc}
 800ed64:	08020028 	.word	0x08020028

0800ed68 <rclc_executor_init>:
 800ed68:	2800      	cmp	r0, #0
 800ed6a:	d05a      	beq.n	800ee22 <rclc_executor_init+0xba>
 800ed6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ed70:	460d      	mov	r5, r1
 800ed72:	b0b2      	sub	sp, #200	@ 0xc8
 800ed74:	2900      	cmp	r1, #0
 800ed76:	d050      	beq.n	800ee1a <rclc_executor_init+0xb2>
 800ed78:	4604      	mov	r4, r0
 800ed7a:	4618      	mov	r0, r3
 800ed7c:	4616      	mov	r6, r2
 800ed7e:	461f      	mov	r7, r3
 800ed80:	f000 fbce 	bl	800f520 <rcutils_allocator_is_valid>
 800ed84:	2800      	cmp	r0, #0
 800ed86:	d048      	beq.n	800ee1a <rclc_executor_init+0xb2>
 800ed88:	2e00      	cmp	r6, #0
 800ed8a:	d046      	beq.n	800ee1a <rclc_executor_init+0xb2>
 800ed8c:	492a      	ldr	r1, [pc, #168]	@ (800ee38 <rclc_executor_init+0xd0>)
 800ed8e:	2290      	movs	r2, #144	@ 0x90
 800ed90:	a80e      	add	r0, sp, #56	@ 0x38
 800ed92:	f00e f882 	bl	801ce9a <memcpy>
 800ed96:	a90e      	add	r1, sp, #56	@ 0x38
 800ed98:	2290      	movs	r2, #144	@ 0x90
 800ed9a:	4620      	mov	r0, r4
 800ed9c:	f00e f87d 	bl	801ce9a <memcpy>
 800eda0:	6065      	str	r5, [r4, #4]
 800eda2:	4668      	mov	r0, sp
 800eda4:	60e6      	str	r6, [r4, #12]
 800eda6:	466d      	mov	r5, sp
 800eda8:	f006 fd6c 	bl	8015884 <rcl_get_zero_initialized_wait_set>
 800edac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800edae:	f104 0c18 	add.w	ip, r4, #24
 800edb2:	f8d7 8000 	ldr.w	r8, [r7]
 800edb6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800edba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800edbc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800edc0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800edc2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800edc6:	ed9f 7b1a 	vldr	d7, [pc, #104]	@ 800ee30 <rclc_executor_init+0xc8>
 800edca:	682b      	ldr	r3, [r5, #0]
 800edcc:	f8cc 3000 	str.w	r3, [ip]
 800edd0:	6939      	ldr	r1, [r7, #16]
 800edd2:	6167      	str	r7, [r4, #20]
 800edd4:	ed84 7b1c 	vstr	d7, [r4, #112]	@ 0x70
 800edd8:	01b0      	lsls	r0, r6, #6
 800edda:	47c0      	blx	r8
 800eddc:	60a0      	str	r0, [r4, #8]
 800edde:	b310      	cbz	r0, 800ee26 <rclc_executor_init+0xbe>
 800ede0:	2500      	movs	r5, #0
 800ede2:	e000      	b.n	800ede6 <rclc_executor_init+0x7e>
 800ede4:	68a0      	ldr	r0, [r4, #8]
 800ede6:	eb00 1085 	add.w	r0, r0, r5, lsl #6
 800edea:	4631      	mov	r1, r6
 800edec:	3501      	adds	r5, #1
 800edee:	f000 fa25 	bl	800f23c <rclc_executor_handle_init>
 800edf2:	42ae      	cmp	r6, r5
 800edf4:	d1f6      	bne.n	800ede4 <rclc_executor_init+0x7c>
 800edf6:	f104 004c 	add.w	r0, r4, #76	@ 0x4c
 800edfa:	f000 fa15 	bl	800f228 <rclc_executor_handle_counters_zero_init>
 800edfe:	490f      	ldr	r1, [pc, #60]	@ (800ee3c <rclc_executor_init+0xd4>)
 800ee00:	68a2      	ldr	r2, [r4, #8]
 800ee02:	2300      	movs	r3, #0
 800ee04:	e9c4 1320 	strd	r1, r3, [r4, #128]	@ 0x80
 800ee08:	b12a      	cbz	r2, 800ee16 <rclc_executor_init+0xae>
 800ee0a:	6962      	ldr	r2, [r4, #20]
 800ee0c:	b11a      	cbz	r2, 800ee16 <rclc_executor_init+0xae>
 800ee0e:	68e2      	ldr	r2, [r4, #12]
 800ee10:	b10a      	cbz	r2, 800ee16 <rclc_executor_init+0xae>
 800ee12:	f884 3088 	strb.w	r3, [r4, #136]	@ 0x88
 800ee16:	2000      	movs	r0, #0
 800ee18:	e000      	b.n	800ee1c <rclc_executor_init+0xb4>
 800ee1a:	200b      	movs	r0, #11
 800ee1c:	b032      	add	sp, #200	@ 0xc8
 800ee1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ee22:	200b      	movs	r0, #11
 800ee24:	4770      	bx	lr
 800ee26:	200a      	movs	r0, #10
 800ee28:	e7f8      	b.n	800ee1c <rclc_executor_init+0xb4>
 800ee2a:	bf00      	nop
 800ee2c:	f3af 8000 	nop.w
 800ee30:	3b9aca00 	.word	0x3b9aca00
 800ee34:	00000000 	.word	0x00000000
 800ee38:	08020028 	.word	0x08020028
 800ee3c:	0800e9fd 	.word	0x0800e9fd

0800ee40 <rclc_executor_add_subscription>:
 800ee40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee42:	f89d e018 	ldrb.w	lr, [sp, #24]
 800ee46:	b338      	cbz	r0, 800ee98 <rclc_executor_add_subscription+0x58>
 800ee48:	b331      	cbz	r1, 800ee98 <rclc_executor_add_subscription+0x58>
 800ee4a:	b32a      	cbz	r2, 800ee98 <rclc_executor_add_subscription+0x58>
 800ee4c:	b323      	cbz	r3, 800ee98 <rclc_executor_add_subscription+0x58>
 800ee4e:	4604      	mov	r4, r0
 800ee50:	e9d0 5003 	ldrd	r5, r0, [r0, #12]
 800ee54:	42a8      	cmp	r0, r5
 800ee56:	d301      	bcc.n	800ee5c <rclc_executor_add_subscription+0x1c>
 800ee58:	2001      	movs	r0, #1
 800ee5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ee5c:	68a6      	ldr	r6, [r4, #8]
 800ee5e:	0187      	lsls	r7, r0, #6
 800ee60:	eb06 1c80 	add.w	ip, r6, r0, lsl #6
 800ee64:	2500      	movs	r5, #0
 800ee66:	55f5      	strb	r5, [r6, r7]
 800ee68:	3001      	adds	r0, #1
 800ee6a:	f8cc 3030 	str.w	r3, [ip, #48]	@ 0x30
 800ee6e:	f8cc 502c 	str.w	r5, [ip, #44]	@ 0x2c
 800ee72:	2301      	movs	r3, #1
 800ee74:	f104 0518 	add.w	r5, r4, #24
 800ee78:	e9cc 1201 	strd	r1, r2, [ip, #4]
 800ee7c:	f88c e001 	strb.w	lr, [ip, #1]
 800ee80:	f8ac 3038 	strh.w	r3, [ip, #56]	@ 0x38
 800ee84:	6120      	str	r0, [r4, #16]
 800ee86:	4628      	mov	r0, r5
 800ee88:	f006 fd10 	bl	80158ac <rcl_wait_set_is_valid>
 800ee8c:	b930      	cbnz	r0, 800ee9c <rclc_executor_add_subscription+0x5c>
 800ee8e:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 800ee90:	3301      	adds	r3, #1
 800ee92:	2000      	movs	r0, #0
 800ee94:	64e3      	str	r3, [r4, #76]	@ 0x4c
 800ee96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ee98:	200b      	movs	r0, #11
 800ee9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ee9c:	4628      	mov	r0, r5
 800ee9e:	f006 fd0b 	bl	80158b8 <rcl_wait_set_fini>
 800eea2:	2800      	cmp	r0, #0
 800eea4:	d0f3      	beq.n	800ee8e <rclc_executor_add_subscription+0x4e>
 800eea6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800eea8 <rclc_executor_add_timer>:
 800eea8:	b300      	cbz	r0, 800eeec <rclc_executor_add_timer+0x44>
 800eeaa:	b1f9      	cbz	r1, 800eeec <rclc_executor_add_timer+0x44>
 800eeac:	b538      	push	{r3, r4, r5, lr}
 800eeae:	e9d0 2303 	ldrd	r2, r3, [r0, #12]
 800eeb2:	4293      	cmp	r3, r2
 800eeb4:	4604      	mov	r4, r0
 800eeb6:	d301      	bcc.n	800eebc <rclc_executor_add_timer+0x14>
 800eeb8:	2001      	movs	r0, #1
 800eeba:	bd38      	pop	{r3, r4, r5, pc}
 800eebc:	6880      	ldr	r0, [r0, #8]
 800eebe:	eb00 1283 	add.w	r2, r0, r3, lsl #6
 800eec2:	019d      	lsls	r5, r3, #6
 800eec4:	6051      	str	r1, [r2, #4]
 800eec6:	2102      	movs	r1, #2
 800eec8:	5341      	strh	r1, [r0, r5]
 800eeca:	3301      	adds	r3, #1
 800eecc:	2000      	movs	r0, #0
 800eece:	2101      	movs	r1, #1
 800eed0:	f104 0518 	add.w	r5, r4, #24
 800eed4:	62d0      	str	r0, [r2, #44]	@ 0x2c
 800eed6:	8711      	strh	r1, [r2, #56]	@ 0x38
 800eed8:	4628      	mov	r0, r5
 800eeda:	6123      	str	r3, [r4, #16]
 800eedc:	f006 fce6 	bl	80158ac <rcl_wait_set_is_valid>
 800eee0:	b930      	cbnz	r0, 800eef0 <rclc_executor_add_timer+0x48>
 800eee2:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 800eee4:	3301      	adds	r3, #1
 800eee6:	2000      	movs	r0, #0
 800eee8:	6523      	str	r3, [r4, #80]	@ 0x50
 800eeea:	bd38      	pop	{r3, r4, r5, pc}
 800eeec:	200b      	movs	r0, #11
 800eeee:	4770      	bx	lr
 800eef0:	4628      	mov	r0, r5
 800eef2:	f006 fce1 	bl	80158b8 <rcl_wait_set_fini>
 800eef6:	2800      	cmp	r0, #0
 800eef8:	d0f3      	beq.n	800eee2 <rclc_executor_add_timer+0x3a>
 800eefa:	bd38      	pop	{r3, r4, r5, pc}

0800eefc <rclc_executor_prepare>:
 800eefc:	2800      	cmp	r0, #0
 800eefe:	d044      	beq.n	800ef8a <rclc_executor_prepare+0x8e>
 800ef00:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ef02:	f100 0518 	add.w	r5, r0, #24
 800ef06:	b09b      	sub	sp, #108	@ 0x6c
 800ef08:	4604      	mov	r4, r0
 800ef0a:	4628      	mov	r0, r5
 800ef0c:	f006 fcce 	bl	80158ac <rcl_wait_set_is_valid>
 800ef10:	b110      	cbz	r0, 800ef18 <rclc_executor_prepare+0x1c>
 800ef12:	2000      	movs	r0, #0
 800ef14:	b01b      	add	sp, #108	@ 0x6c
 800ef16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ef18:	4628      	mov	r0, r5
 800ef1a:	f006 fccd 	bl	80158b8 <rcl_wait_set_fini>
 800ef1e:	2800      	cmp	r0, #0
 800ef20:	d130      	bne.n	800ef84 <rclc_executor_prepare+0x88>
 800ef22:	a80c      	add	r0, sp, #48	@ 0x30
 800ef24:	f006 fcae 	bl	8015884 <rcl_get_zero_initialized_wait_set>
 800ef28:	f10d 0c30 	add.w	ip, sp, #48	@ 0x30
 800ef2c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800ef30:	46ae      	mov	lr, r5
 800ef32:	6967      	ldr	r7, [r4, #20]
 800ef34:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800ef38:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800ef3c:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800ef40:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800ef44:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800ef48:	f8dc 3000 	ldr.w	r3, [ip]
 800ef4c:	f8ce 3000 	str.w	r3, [lr]
 800ef50:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800ef52:	ae04      	add	r6, sp, #16
 800ef54:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800ef56:	683b      	ldr	r3, [r7, #0]
 800ef58:	6862      	ldr	r2, [r4, #4]
 800ef5a:	6033      	str	r3, [r6, #0]
 800ef5c:	6ea3      	ldr	r3, [r4, #104]	@ 0x68
 800ef5e:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 800ef60:	e9cd 3202 	strd	r3, r2, [sp, #8]
 800ef64:	e9d4 3214 	ldrd	r3, r2, [r4, #80]	@ 0x50
 800ef68:	e9cd 2100 	strd	r2, r1, [sp]
 800ef6c:	4628      	mov	r0, r5
 800ef6e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ef70:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 800ef72:	f006 ffd1 	bl	8015f18 <rcl_wait_set_init>
 800ef76:	2800      	cmp	r0, #0
 800ef78:	d0cc      	beq.n	800ef14 <rclc_executor_prepare+0x18>
 800ef7a:	900b      	str	r0, [sp, #44]	@ 0x2c
 800ef7c:	f000 fafc 	bl	800f578 <rcutils_reset_error>
 800ef80:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800ef82:	e7c7      	b.n	800ef14 <rclc_executor_prepare+0x18>
 800ef84:	f000 faf8 	bl	800f578 <rcutils_reset_error>
 800ef88:	e7cb      	b.n	800ef22 <rclc_executor_prepare+0x26>
 800ef8a:	200b      	movs	r0, #11
 800ef8c:	4770      	bx	lr
 800ef8e:	bf00      	nop

0800ef90 <rclc_executor_spin_some>:
 800ef90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef94:	b083      	sub	sp, #12
 800ef96:	2800      	cmp	r0, #0
 800ef98:	f000 8091 	beq.w	800f0be <rclc_executor_spin_some+0x12e>
 800ef9c:	4604      	mov	r4, r0
 800ef9e:	6840      	ldr	r0, [r0, #4]
 800efa0:	4690      	mov	r8, r2
 800efa2:	4699      	mov	r9, r3
 800efa4:	f005 f978 	bl	8014298 <rcl_context_is_valid>
 800efa8:	2800      	cmp	r0, #0
 800efaa:	d037      	beq.n	800f01c <rclc_executor_spin_some+0x8c>
 800efac:	4620      	mov	r0, r4
 800efae:	f104 0718 	add.w	r7, r4, #24
 800efb2:	f7ff ffa3 	bl	800eefc <rclc_executor_prepare>
 800efb6:	4638      	mov	r0, r7
 800efb8:	f006 fd62 	bl	8015a80 <rcl_wait_set_clear>
 800efbc:	4606      	mov	r6, r0
 800efbe:	2800      	cmp	r0, #0
 800efc0:	d177      	bne.n	800f0b2 <rclc_executor_spin_some+0x122>
 800efc2:	68e3      	ldr	r3, [r4, #12]
 800efc4:	4605      	mov	r5, r0
 800efc6:	b1eb      	cbz	r3, 800f004 <rclc_executor_spin_some+0x74>
 800efc8:	68a1      	ldr	r1, [r4, #8]
 800efca:	eb01 1c85 	add.w	ip, r1, r5, lsl #6
 800efce:	01aa      	lsls	r2, r5, #6
 800efd0:	f89c 3038 	ldrb.w	r3, [ip, #56]	@ 0x38
 800efd4:	b1b3      	cbz	r3, 800f004 <rclc_executor_spin_some+0x74>
 800efd6:	5c8b      	ldrb	r3, [r1, r2]
 800efd8:	2b0a      	cmp	r3, #10
 800efda:	d81f      	bhi.n	800f01c <rclc_executor_spin_some+0x8c>
 800efdc:	e8df f003 	tbb	[pc, r3]
 800efe0:	253e3434 	.word	0x253e3434
 800efe4:	06060625 	.word	0x06060625
 800efe8:	525d      	.short	0x525d
 800efea:	48          	.byte	0x48
 800efeb:	00          	.byte	0x00
 800efec:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800eff0:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800eff4:	4638      	mov	r0, r7
 800eff6:	f007 f899 	bl	801612c <rcl_wait_set_add_service>
 800effa:	b9f8      	cbnz	r0, 800f03c <rclc_executor_spin_some+0xac>
 800effc:	68e3      	ldr	r3, [r4, #12]
 800effe:	3501      	adds	r5, #1
 800f000:	42ab      	cmp	r3, r5
 800f002:	d8e1      	bhi.n	800efc8 <rclc_executor_spin_some+0x38>
 800f004:	4642      	mov	r2, r8
 800f006:	464b      	mov	r3, r9
 800f008:	4638      	mov	r0, r7
 800f00a:	f007 f8bd 	bl	8016188 <rcl_wait>
 800f00e:	f894 5088 	ldrb.w	r5, [r4, #136]	@ 0x88
 800f012:	2d00      	cmp	r5, #0
 800f014:	f000 80ab 	beq.w	800f16e <rclc_executor_spin_some+0x1de>
 800f018:	2d01      	cmp	r5, #1
 800f01a:	d055      	beq.n	800f0c8 <rclc_executor_spin_some+0x138>
 800f01c:	f000 faac 	bl	800f578 <rcutils_reset_error>
 800f020:	2601      	movs	r6, #1
 800f022:	4630      	mov	r0, r6
 800f024:	b003      	add	sp, #12
 800f026:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f02a:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800f02e:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800f032:	4638      	mov	r0, r7
 800f034:	f007 f84e 	bl	80160d4 <rcl_wait_set_add_client>
 800f038:	2800      	cmp	r0, #0
 800f03a:	d0df      	beq.n	800effc <rclc_executor_spin_some+0x6c>
 800f03c:	9001      	str	r0, [sp, #4]
 800f03e:	f000 fa9b 	bl	800f578 <rcutils_reset_error>
 800f042:	9801      	ldr	r0, [sp, #4]
 800f044:	4606      	mov	r6, r0
 800f046:	e7ec      	b.n	800f022 <rclc_executor_spin_some+0x92>
 800f048:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800f04c:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800f050:	4638      	mov	r0, r7
 800f052:	f006 fce9 	bl	8015a28 <rcl_wait_set_add_subscription>
 800f056:	2800      	cmp	r0, #0
 800f058:	d0d0      	beq.n	800effc <rclc_executor_spin_some+0x6c>
 800f05a:	e7ef      	b.n	800f03c <rclc_executor_spin_some+0xac>
 800f05c:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800f060:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800f064:	4638      	mov	r0, r7
 800f066:	f007 f805 	bl	8016074 <rcl_wait_set_add_timer>
 800f06a:	2800      	cmp	r0, #0
 800f06c:	d0c6      	beq.n	800effc <rclc_executor_spin_some+0x6c>
 800f06e:	e7e5      	b.n	800f03c <rclc_executor_spin_some+0xac>
 800f070:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800f074:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800f078:	4638      	mov	r0, r7
 800f07a:	f006 ffcf 	bl	801601c <rcl_wait_set_add_guard_condition>
 800f07e:	2800      	cmp	r0, #0
 800f080:	d0bc      	beq.n	800effc <rclc_executor_spin_some+0x6c>
 800f082:	e7db      	b.n	800f03c <rclc_executor_spin_some+0xac>
 800f084:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800f088:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800f08c:	3110      	adds	r1, #16
 800f08e:	4638      	mov	r0, r7
 800f090:	f007 fd98 	bl	8016bc4 <rcl_action_wait_set_add_action_server>
 800f094:	2800      	cmp	r0, #0
 800f096:	d0b1      	beq.n	800effc <rclc_executor_spin_some+0x6c>
 800f098:	e7d0      	b.n	800f03c <rclc_executor_spin_some+0xac>
 800f09a:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800f09e:	2300      	movs	r3, #0
 800f0a0:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800f0a4:	3110      	adds	r1, #16
 800f0a6:	4638      	mov	r0, r7
 800f0a8:	f007 fb7a 	bl	80167a0 <rcl_action_wait_set_add_action_client>
 800f0ac:	2800      	cmp	r0, #0
 800f0ae:	d0a5      	beq.n	800effc <rclc_executor_spin_some+0x6c>
 800f0b0:	e7c4      	b.n	800f03c <rclc_executor_spin_some+0xac>
 800f0b2:	f000 fa61 	bl	800f578 <rcutils_reset_error>
 800f0b6:	4630      	mov	r0, r6
 800f0b8:	b003      	add	sp, #12
 800f0ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f0be:	260b      	movs	r6, #11
 800f0c0:	4630      	mov	r0, r6
 800f0c2:	b003      	add	sp, #12
 800f0c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f0c8:	e9d4 c202 	ldrd	ip, r2, [r4, #8]
 800f0cc:	4663      	mov	r3, ip
 800f0ce:	4615      	mov	r5, r2
 800f0d0:	b1ca      	cbz	r2, 800f106 <rclc_executor_spin_some+0x176>
 800f0d2:	2500      	movs	r5, #0
 800f0d4:	46a8      	mov	r8, r5
 800f0d6:	f240 1991 	movw	r9, #401	@ 0x191
 800f0da:	e00c      	b.n	800f0f6 <rclc_executor_spin_some+0x166>
 800f0dc:	f7ff fad6 	bl	800e68c <_rclc_check_for_new_data>
 800f0e0:	f108 0801 	add.w	r8, r8, #1
 800f0e4:	4605      	mov	r5, r0
 800f0e6:	b108      	cbz	r0, 800f0ec <rclc_executor_spin_some+0x15c>
 800f0e8:	4548      	cmp	r0, r9
 800f0ea:	d13e      	bne.n	800f16a <rclc_executor_spin_some+0x1da>
 800f0ec:	68e2      	ldr	r2, [r4, #12]
 800f0ee:	4590      	cmp	r8, r2
 800f0f0:	f080 808b 	bcs.w	800f20a <rclc_executor_spin_some+0x27a>
 800f0f4:	68a3      	ldr	r3, [r4, #8]
 800f0f6:	eb03 1088 	add.w	r0, r3, r8, lsl #6
 800f0fa:	469c      	mov	ip, r3
 800f0fc:	f890 3038 	ldrb.w	r3, [r0, #56]	@ 0x38
 800f100:	4639      	mov	r1, r7
 800f102:	2b00      	cmp	r3, #0
 800f104:	d1ea      	bne.n	800f0dc <rclc_executor_spin_some+0x14c>
 800f106:	4611      	mov	r1, r2
 800f108:	4660      	mov	r0, ip
 800f10a:	e9d4 3220 	ldrd	r3, r2, [r4, #128]	@ 0x80
 800f10e:	4798      	blx	r3
 800f110:	b358      	cbz	r0, 800f16a <rclc_executor_spin_some+0x1da>
 800f112:	68e3      	ldr	r3, [r4, #12]
 800f114:	b34b      	cbz	r3, 800f16a <rclc_executor_spin_some+0x1da>
 800f116:	f04f 0800 	mov.w	r8, #0
 800f11a:	f240 1991 	movw	r9, #401	@ 0x191
 800f11e:	e00a      	b.n	800f136 <rclc_executor_spin_some+0x1a6>
 800f120:	f7ff fb02 	bl	800e728 <_rclc_take_new_data>
 800f124:	f108 0801 	add.w	r8, r8, #1
 800f128:	4605      	mov	r5, r0
 800f12a:	b108      	cbz	r0, 800f130 <rclc_executor_spin_some+0x1a0>
 800f12c:	4548      	cmp	r0, r9
 800f12e:	d11c      	bne.n	800f16a <rclc_executor_spin_some+0x1da>
 800f130:	68e3      	ldr	r3, [r4, #12]
 800f132:	4598      	cmp	r8, r3
 800f134:	d26f      	bcs.n	800f216 <rclc_executor_spin_some+0x286>
 800f136:	68a3      	ldr	r3, [r4, #8]
 800f138:	eb03 1088 	add.w	r0, r3, r8, lsl #6
 800f13c:	4639      	mov	r1, r7
 800f13e:	f890 2038 	ldrb.w	r2, [r0, #56]	@ 0x38
 800f142:	2a00      	cmp	r2, #0
 800f144:	d1ec      	bne.n	800f120 <rclc_executor_spin_some+0x190>
 800f146:	2700      	movs	r7, #0
 800f148:	e009      	b.n	800f15e <rclc_executor_spin_some+0x1ce>
 800f14a:	f7ff fc8d 	bl	800ea68 <_rclc_execute>
 800f14e:	3701      	adds	r7, #1
 800f150:	4605      	mov	r5, r0
 800f152:	b950      	cbnz	r0, 800f16a <rclc_executor_spin_some+0x1da>
 800f154:	68e3      	ldr	r3, [r4, #12]
 800f156:	429f      	cmp	r7, r3
 800f158:	f4bf af63 	bcs.w	800f022 <rclc_executor_spin_some+0x92>
 800f15c:	68a3      	ldr	r3, [r4, #8]
 800f15e:	eb03 1087 	add.w	r0, r3, r7, lsl #6
 800f162:	f890 3038 	ldrb.w	r3, [r0, #56]	@ 0x38
 800f166:	2b00      	cmp	r3, #0
 800f168:	d1ef      	bne.n	800f14a <rclc_executor_spin_some+0x1ba>
 800f16a:	462e      	mov	r6, r5
 800f16c:	e759      	b.n	800f022 <rclc_executor_spin_some+0x92>
 800f16e:	e9d4 c202 	ldrd	ip, r2, [r4, #8]
 800f172:	4663      	mov	r3, ip
 800f174:	2a00      	cmp	r2, #0
 800f176:	d054      	beq.n	800f222 <rclc_executor_spin_some+0x292>
 800f178:	46a8      	mov	r8, r5
 800f17a:	f240 1991 	movw	r9, #401	@ 0x191
 800f17e:	e00b      	b.n	800f198 <rclc_executor_spin_some+0x208>
 800f180:	f7ff fa84 	bl	800e68c <_rclc_check_for_new_data>
 800f184:	f108 0801 	add.w	r8, r8, #1
 800f188:	4605      	mov	r5, r0
 800f18a:	b108      	cbz	r0, 800f190 <rclc_executor_spin_some+0x200>
 800f18c:	4548      	cmp	r0, r9
 800f18e:	d1ec      	bne.n	800f16a <rclc_executor_spin_some+0x1da>
 800f190:	68e2      	ldr	r2, [r4, #12]
 800f192:	4590      	cmp	r8, r2
 800f194:	d23c      	bcs.n	800f210 <rclc_executor_spin_some+0x280>
 800f196:	68a3      	ldr	r3, [r4, #8]
 800f198:	eb03 1088 	add.w	r0, r3, r8, lsl #6
 800f19c:	469c      	mov	ip, r3
 800f19e:	f890 3038 	ldrb.w	r3, [r0, #56]	@ 0x38
 800f1a2:	4639      	mov	r1, r7
 800f1a4:	2b00      	cmp	r3, #0
 800f1a6:	d1eb      	bne.n	800f180 <rclc_executor_spin_some+0x1f0>
 800f1a8:	4611      	mov	r1, r2
 800f1aa:	4660      	mov	r0, ip
 800f1ac:	e9d4 3220 	ldrd	r3, r2, [r4, #128]	@ 0x80
 800f1b0:	4798      	blx	r3
 800f1b2:	2800      	cmp	r0, #0
 800f1b4:	d0d9      	beq.n	800f16a <rclc_executor_spin_some+0x1da>
 800f1b6:	68e3      	ldr	r3, [r4, #12]
 800f1b8:	2b00      	cmp	r3, #0
 800f1ba:	d0d6      	beq.n	800f16a <rclc_executor_spin_some+0x1da>
 800f1bc:	f04f 0a00 	mov.w	sl, #0
 800f1c0:	f240 1891 	movw	r8, #401	@ 0x191
 800f1c4:	f240 2959 	movw	r9, #601	@ 0x259
 800f1c8:	e013      	b.n	800f1f2 <rclc_executor_spin_some+0x262>
 800f1ca:	f7ff faad 	bl	800e728 <_rclc_take_new_data>
 800f1ce:	b118      	cbz	r0, 800f1d8 <rclc_executor_spin_some+0x248>
 800f1d0:	4540      	cmp	r0, r8
 800f1d2:	d001      	beq.n	800f1d8 <rclc_executor_spin_some+0x248>
 800f1d4:	4548      	cmp	r0, r9
 800f1d6:	d122      	bne.n	800f21e <rclc_executor_spin_some+0x28e>
 800f1d8:	68a0      	ldr	r0, [r4, #8]
 800f1da:	4458      	add	r0, fp
 800f1dc:	f7ff fc44 	bl	800ea68 <_rclc_execute>
 800f1e0:	f10a 0a01 	add.w	sl, sl, #1
 800f1e4:	4605      	mov	r5, r0
 800f1e6:	2800      	cmp	r0, #0
 800f1e8:	d1bf      	bne.n	800f16a <rclc_executor_spin_some+0x1da>
 800f1ea:	68e3      	ldr	r3, [r4, #12]
 800f1ec:	459a      	cmp	sl, r3
 800f1ee:	f4bf af18 	bcs.w	800f022 <rclc_executor_spin_some+0x92>
 800f1f2:	68a0      	ldr	r0, [r4, #8]
 800f1f4:	eb00 108a 	add.w	r0, r0, sl, lsl #6
 800f1f8:	4639      	mov	r1, r7
 800f1fa:	f890 3038 	ldrb.w	r3, [r0, #56]	@ 0x38
 800f1fe:	ea4f 1b8a 	mov.w	fp, sl, lsl #6
 800f202:	2b00      	cmp	r3, #0
 800f204:	d1e1      	bne.n	800f1ca <rclc_executor_spin_some+0x23a>
 800f206:	462e      	mov	r6, r5
 800f208:	e70b      	b.n	800f022 <rclc_executor_spin_some+0x92>
 800f20a:	f8d4 c008 	ldr.w	ip, [r4, #8]
 800f20e:	e77a      	b.n	800f106 <rclc_executor_spin_some+0x176>
 800f210:	f8d4 c008 	ldr.w	ip, [r4, #8]
 800f214:	e7c8      	b.n	800f1a8 <rclc_executor_spin_some+0x218>
 800f216:	2b00      	cmp	r3, #0
 800f218:	d0a7      	beq.n	800f16a <rclc_executor_spin_some+0x1da>
 800f21a:	68a3      	ldr	r3, [r4, #8]
 800f21c:	e793      	b.n	800f146 <rclc_executor_spin_some+0x1b6>
 800f21e:	4606      	mov	r6, r0
 800f220:	e6ff      	b.n	800f022 <rclc_executor_spin_some+0x92>
 800f222:	4615      	mov	r5, r2
 800f224:	e7c0      	b.n	800f1a8 <rclc_executor_spin_some+0x218>
 800f226:	bf00      	nop

0800f228 <rclc_executor_handle_counters_zero_init>:
 800f228:	b130      	cbz	r0, 800f238 <rclc_executor_handle_counters_zero_init+0x10>
 800f22a:	b508      	push	{r3, lr}
 800f22c:	2220      	movs	r2, #32
 800f22e:	2100      	movs	r1, #0
 800f230:	f00d fcfa 	bl	801cc28 <memset>
 800f234:	2000      	movs	r0, #0
 800f236:	bd08      	pop	{r3, pc}
 800f238:	200b      	movs	r0, #11
 800f23a:	4770      	bx	lr

0800f23c <rclc_executor_handle_init>:
 800f23c:	b158      	cbz	r0, 800f256 <rclc_executor_handle_init+0x1a>
 800f23e:	2300      	movs	r3, #0
 800f240:	220b      	movs	r2, #11
 800f242:	e9c0 3301 	strd	r3, r3, [r0, #4]
 800f246:	e9c0 330a 	strd	r3, r3, [r0, #40]	@ 0x28
 800f24a:	e9c0 310c 	strd	r3, r1, [r0, #48]	@ 0x30
 800f24e:	8002      	strh	r2, [r0, #0]
 800f250:	8703      	strh	r3, [r0, #56]	@ 0x38
 800f252:	4618      	mov	r0, r3
 800f254:	4770      	bx	lr
 800f256:	200b      	movs	r0, #11
 800f258:	4770      	bx	lr
 800f25a:	bf00      	nop

0800f25c <rclc_support_init>:
 800f25c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f260:	b086      	sub	sp, #24
 800f262:	b3b8      	cbz	r0, 800f2d4 <rclc_support_init+0x78>
 800f264:	461c      	mov	r4, r3
 800f266:	b3ab      	cbz	r3, 800f2d4 <rclc_support_init+0x78>
 800f268:	460f      	mov	r7, r1
 800f26a:	4690      	mov	r8, r2
 800f26c:	4606      	mov	r6, r0
 800f26e:	f005 f97d 	bl	801456c <rcl_get_zero_initialized_init_options>
 800f272:	f104 030c 	add.w	r3, r4, #12
 800f276:	9005      	str	r0, [sp, #20]
 800f278:	e893 0003 	ldmia.w	r3, {r0, r1}
 800f27c:	e88d 0003 	stmia.w	sp, {r0, r1}
 800f280:	a805      	add	r0, sp, #20
 800f282:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 800f286:	f005 f973 	bl	8014570 <rcl_init_options_init>
 800f28a:	4605      	mov	r5, r0
 800f28c:	b9e0      	cbnz	r0, 800f2c8 <rclc_support_init+0x6c>
 800f28e:	ad02      	add	r5, sp, #8
 800f290:	4628      	mov	r0, r5
 800f292:	f004 fffd 	bl	8014290 <rcl_get_zero_initialized_context>
 800f296:	e895 0003 	ldmia.w	r5, {r0, r1}
 800f29a:	4633      	mov	r3, r6
 800f29c:	e886 0003 	stmia.w	r6, {r0, r1}
 800f2a0:	aa05      	add	r2, sp, #20
 800f2a2:	4641      	mov	r1, r8
 800f2a4:	4638      	mov	r0, r7
 800f2a6:	f005 f85d 	bl	8014364 <rcl_init>
 800f2aa:	4605      	mov	r5, r0
 800f2ac:	b9b8      	cbnz	r0, 800f2de <rclc_support_init+0x82>
 800f2ae:	60b4      	str	r4, [r6, #8]
 800f2b0:	4622      	mov	r2, r4
 800f2b2:	f106 010c 	add.w	r1, r6, #12
 800f2b6:	2003      	movs	r0, #3
 800f2b8:	f005 ff3a 	bl	8015130 <rcl_clock_init>
 800f2bc:	4605      	mov	r5, r0
 800f2be:	b970      	cbnz	r0, 800f2de <rclc_support_init+0x82>
 800f2c0:	a805      	add	r0, sp, #20
 800f2c2:	f005 f9b1 	bl	8014628 <rcl_init_options_fini>
 800f2c6:	b108      	cbz	r0, 800f2cc <rclc_support_init+0x70>
 800f2c8:	f000 f956 	bl	800f578 <rcutils_reset_error>
 800f2cc:	4628      	mov	r0, r5
 800f2ce:	b006      	add	sp, #24
 800f2d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f2d4:	250b      	movs	r5, #11
 800f2d6:	4628      	mov	r0, r5
 800f2d8:	b006      	add	sp, #24
 800f2da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f2de:	f000 f94b 	bl	800f578 <rcutils_reset_error>
 800f2e2:	a805      	add	r0, sp, #20
 800f2e4:	f005 f9a0 	bl	8014628 <rcl_init_options_fini>
 800f2e8:	2800      	cmp	r0, #0
 800f2ea:	d0ef      	beq.n	800f2cc <rclc_support_init+0x70>
 800f2ec:	e7ec      	b.n	800f2c8 <rclc_support_init+0x6c>
 800f2ee:	bf00      	nop

0800f2f0 <rclc_node_init_default>:
 800f2f0:	b3b8      	cbz	r0, 800f362 <rclc_node_init_default+0x72>
 800f2f2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f2f6:	460d      	mov	r5, r1
 800f2f8:	b0a1      	sub	sp, #132	@ 0x84
 800f2fa:	b329      	cbz	r1, 800f348 <rclc_node_init_default+0x58>
 800f2fc:	4616      	mov	r6, r2
 800f2fe:	b31a      	cbz	r2, 800f348 <rclc_node_init_default+0x58>
 800f300:	461f      	mov	r7, r3
 800f302:	b30b      	cbz	r3, 800f348 <rclc_node_init_default+0x58>
 800f304:	f10d 0810 	add.w	r8, sp, #16
 800f308:	4604      	mov	r4, r0
 800f30a:	4640      	mov	r0, r8
 800f30c:	f005 fa12 	bl	8014734 <rcl_get_zero_initialized_node>
 800f310:	e898 0003 	ldmia.w	r8, {r0, r1}
 800f314:	f10d 0918 	add.w	r9, sp, #24
 800f318:	e884 0003 	stmia.w	r4, {r0, r1}
 800f31c:	4648      	mov	r0, r9
 800f31e:	f005 fbb1 	bl	8014a84 <rcl_node_get_default_options>
 800f322:	4640      	mov	r0, r8
 800f324:	f005 fa06 	bl	8014734 <rcl_get_zero_initialized_node>
 800f328:	f8cd 9000 	str.w	r9, [sp]
 800f32c:	e898 0003 	ldmia.w	r8, {r0, r1}
 800f330:	463b      	mov	r3, r7
 800f332:	e884 0003 	stmia.w	r4, {r0, r1}
 800f336:	4632      	mov	r2, r6
 800f338:	4629      	mov	r1, r5
 800f33a:	4620      	mov	r0, r4
 800f33c:	f005 fa04 	bl	8014748 <rcl_node_init>
 800f340:	b930      	cbnz	r0, 800f350 <rclc_node_init_default+0x60>
 800f342:	b021      	add	sp, #132	@ 0x84
 800f344:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f348:	200b      	movs	r0, #11
 800f34a:	b021      	add	sp, #132	@ 0x84
 800f34c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f350:	9003      	str	r0, [sp, #12]
 800f352:	f000 f911 	bl	800f578 <rcutils_reset_error>
 800f356:	f000 f90f 	bl	800f578 <rcutils_reset_error>
 800f35a:	9803      	ldr	r0, [sp, #12]
 800f35c:	b021      	add	sp, #132	@ 0x84
 800f35e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f362:	200b      	movs	r0, #11
 800f364:	4770      	bx	lr
 800f366:	bf00      	nop

0800f368 <rclc_publisher_init_default>:
 800f368:	b368      	cbz	r0, 800f3c6 <rclc_publisher_init_default+0x5e>
 800f36a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f36e:	460d      	mov	r5, r1
 800f370:	b0a0      	sub	sp, #128	@ 0x80
 800f372:	b321      	cbz	r1, 800f3be <rclc_publisher_init_default+0x56>
 800f374:	4616      	mov	r6, r2
 800f376:	b312      	cbz	r2, 800f3be <rclc_publisher_init_default+0x56>
 800f378:	461f      	mov	r7, r3
 800f37a:	b303      	cbz	r3, 800f3be <rclc_publisher_init_default+0x56>
 800f37c:	4604      	mov	r4, r0
 800f37e:	f7ff f875 	bl	800e46c <rcl_get_zero_initialized_publisher>
 800f382:	f10d 0810 	add.w	r8, sp, #16
 800f386:	6020      	str	r0, [r4, #0]
 800f388:	4640      	mov	r0, r8
 800f38a:	f7ff f90d 	bl	800e5a8 <rcl_publisher_get_default_options>
 800f38e:	490f      	ldr	r1, [pc, #60]	@ (800f3cc <rclc_publisher_init_default+0x64>)
 800f390:	2250      	movs	r2, #80	@ 0x50
 800f392:	4640      	mov	r0, r8
 800f394:	f00d fd81 	bl	801ce9a <memcpy>
 800f398:	f8cd 8000 	str.w	r8, [sp]
 800f39c:	463b      	mov	r3, r7
 800f39e:	4632      	mov	r2, r6
 800f3a0:	4629      	mov	r1, r5
 800f3a2:	4620      	mov	r0, r4
 800f3a4:	f7ff f868 	bl	800e478 <rcl_publisher_init>
 800f3a8:	b910      	cbnz	r0, 800f3b0 <rclc_publisher_init_default+0x48>
 800f3aa:	b020      	add	sp, #128	@ 0x80
 800f3ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f3b0:	9003      	str	r0, [sp, #12]
 800f3b2:	f000 f8e1 	bl	800f578 <rcutils_reset_error>
 800f3b6:	9803      	ldr	r0, [sp, #12]
 800f3b8:	b020      	add	sp, #128	@ 0x80
 800f3ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f3be:	200b      	movs	r0, #11
 800f3c0:	b020      	add	sp, #128	@ 0x80
 800f3c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f3c6:	200b      	movs	r0, #11
 800f3c8:	4770      	bx	lr
 800f3ca:	bf00      	nop
 800f3cc:	080200b8 	.word	0x080200b8

0800f3d0 <rclc_subscription_init_default>:
 800f3d0:	b368      	cbz	r0, 800f42e <rclc_subscription_init_default+0x5e>
 800f3d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f3d6:	460d      	mov	r5, r1
 800f3d8:	b0a2      	sub	sp, #136	@ 0x88
 800f3da:	b321      	cbz	r1, 800f426 <rclc_subscription_init_default+0x56>
 800f3dc:	4616      	mov	r6, r2
 800f3de:	b312      	cbz	r2, 800f426 <rclc_subscription_init_default+0x56>
 800f3e0:	461f      	mov	r7, r3
 800f3e2:	b303      	cbz	r3, 800f426 <rclc_subscription_init_default+0x56>
 800f3e4:	4604      	mov	r4, r0
 800f3e6:	f005 fd57 	bl	8014e98 <rcl_get_zero_initialized_subscription>
 800f3ea:	f10d 0810 	add.w	r8, sp, #16
 800f3ee:	6020      	str	r0, [r4, #0]
 800f3f0:	4640      	mov	r0, r8
 800f3f2:	f005 fdff 	bl	8014ff4 <rcl_subscription_get_default_options>
 800f3f6:	490f      	ldr	r1, [pc, #60]	@ (800f434 <rclc_subscription_init_default+0x64>)
 800f3f8:	2250      	movs	r2, #80	@ 0x50
 800f3fa:	4640      	mov	r0, r8
 800f3fc:	f00d fd4d 	bl	801ce9a <memcpy>
 800f400:	f8cd 8000 	str.w	r8, [sp]
 800f404:	463b      	mov	r3, r7
 800f406:	4632      	mov	r2, r6
 800f408:	4629      	mov	r1, r5
 800f40a:	4620      	mov	r0, r4
 800f40c:	f005 fd4a 	bl	8014ea4 <rcl_subscription_init>
 800f410:	b910      	cbnz	r0, 800f418 <rclc_subscription_init_default+0x48>
 800f412:	b022      	add	sp, #136	@ 0x88
 800f414:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f418:	9003      	str	r0, [sp, #12]
 800f41a:	f000 f8ad 	bl	800f578 <rcutils_reset_error>
 800f41e:	9803      	ldr	r0, [sp, #12]
 800f420:	b022      	add	sp, #136	@ 0x88
 800f422:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f426:	200b      	movs	r0, #11
 800f428:	b022      	add	sp, #136	@ 0x88
 800f42a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f42e:	200b      	movs	r0, #11
 800f430:	4770      	bx	lr
 800f432:	bf00      	nop
 800f434:	08020108 	.word	0x08020108

0800f438 <rclc_timer_init_default>:
 800f438:	b370      	cbz	r0, 800f498 <rclc_timer_init_default+0x60>
 800f43a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f43e:	460e      	mov	r6, r1
 800f440:	b08c      	sub	sp, #48	@ 0x30
 800f442:	b329      	cbz	r1, 800f490 <rclc_timer_init_default+0x58>
 800f444:	4690      	mov	r8, r2
 800f446:	461f      	mov	r7, r3
 800f448:	4605      	mov	r5, r0
 800f44a:	f006 f851 	bl	80154f0 <rcl_get_zero_initialized_timer>
 800f44e:	2301      	movs	r3, #1
 800f450:	6028      	str	r0, [r5, #0]
 800f452:	9308      	str	r3, [sp, #32]
 800f454:	68b4      	ldr	r4, [r6, #8]
 800f456:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800f458:	f10d 0c0c 	add.w	ip, sp, #12
 800f45c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800f460:	6823      	ldr	r3, [r4, #0]
 800f462:	f8cc 3000 	str.w	r3, [ip]
 800f466:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800f468:	9302      	str	r3, [sp, #8]
 800f46a:	e9cd 8700 	strd	r8, r7, [sp]
 800f46e:	4628      	mov	r0, r5
 800f470:	4632      	mov	r2, r6
 800f472:	f106 010c 	add.w	r1, r6, #12
 800f476:	f006 f843 	bl	8015500 <rcl_timer_init2>
 800f47a:	b910      	cbnz	r0, 800f482 <rclc_timer_init_default+0x4a>
 800f47c:	b00c      	add	sp, #48	@ 0x30
 800f47e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f482:	900b      	str	r0, [sp, #44]	@ 0x2c
 800f484:	f000 f878 	bl	800f578 <rcutils_reset_error>
 800f488:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800f48a:	b00c      	add	sp, #48	@ 0x30
 800f48c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f490:	200b      	movs	r0, #11
 800f492:	b00c      	add	sp, #48	@ 0x30
 800f494:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f498:	200b      	movs	r0, #11
 800f49a:	4770      	bx	lr

0800f49c <__default_zero_allocate>:
 800f49c:	f00c be76 	b.w	801c18c <calloc>

0800f4a0 <__default_reallocate>:
 800f4a0:	f00d b814 	b.w	801c4cc <realloc>

0800f4a4 <__default_deallocate>:
 800f4a4:	f00c bef0 	b.w	801c288 <free>

0800f4a8 <__default_allocate>:
 800f4a8:	f00c bee6 	b.w	801c278 <malloc>

0800f4ac <rcutils_get_zero_initialized_allocator>:
 800f4ac:	b510      	push	{r4, lr}
 800f4ae:	4c05      	ldr	r4, [pc, #20]	@ (800f4c4 <rcutils_get_zero_initialized_allocator+0x18>)
 800f4b0:	4686      	mov	lr, r0
 800f4b2:	4684      	mov	ip, r0
 800f4b4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800f4b6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800f4ba:	6823      	ldr	r3, [r4, #0]
 800f4bc:	f8cc 3000 	str.w	r3, [ip]
 800f4c0:	4670      	mov	r0, lr
 800f4c2:	bd10      	pop	{r4, pc}
 800f4c4:	08020158 	.word	0x08020158

0800f4c8 <rcutils_get_default_allocator>:
 800f4c8:	b510      	push	{r4, lr}
 800f4ca:	4c05      	ldr	r4, [pc, #20]	@ (800f4e0 <rcutils_get_default_allocator+0x18>)
 800f4cc:	4686      	mov	lr, r0
 800f4ce:	4684      	mov	ip, r0
 800f4d0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800f4d2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800f4d6:	6823      	ldr	r3, [r4, #0]
 800f4d8:	f8cc 3000 	str.w	r3, [ip]
 800f4dc:	4670      	mov	r0, lr
 800f4de:	bd10      	pop	{r4, pc}
 800f4e0:	200003f0 	.word	0x200003f0

0800f4e4 <rcutils_set_default_allocator>:
 800f4e4:	b1a8      	cbz	r0, 800f512 <rcutils_set_default_allocator+0x2e>
 800f4e6:	6802      	ldr	r2, [r0, #0]
 800f4e8:	b1a2      	cbz	r2, 800f514 <rcutils_set_default_allocator+0x30>
 800f4ea:	6841      	ldr	r1, [r0, #4]
 800f4ec:	b1a1      	cbz	r1, 800f518 <rcutils_set_default_allocator+0x34>
 800f4ee:	b410      	push	{r4}
 800f4f0:	68c4      	ldr	r4, [r0, #12]
 800f4f2:	b164      	cbz	r4, 800f50e <rcutils_set_default_allocator+0x2a>
 800f4f4:	6880      	ldr	r0, [r0, #8]
 800f4f6:	b138      	cbz	r0, 800f508 <rcutils_set_default_allocator+0x24>
 800f4f8:	4b08      	ldr	r3, [pc, #32]	@ (800f51c <rcutils_set_default_allocator+0x38>)
 800f4fa:	601a      	str	r2, [r3, #0]
 800f4fc:	2200      	movs	r2, #0
 800f4fe:	e9c3 4203 	strd	r4, r2, [r3, #12]
 800f502:	e9c3 1001 	strd	r1, r0, [r3, #4]
 800f506:	2001      	movs	r0, #1
 800f508:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f50c:	4770      	bx	lr
 800f50e:	4620      	mov	r0, r4
 800f510:	e7fa      	b.n	800f508 <rcutils_set_default_allocator+0x24>
 800f512:	4770      	bx	lr
 800f514:	4610      	mov	r0, r2
 800f516:	4770      	bx	lr
 800f518:	4608      	mov	r0, r1
 800f51a:	4770      	bx	lr
 800f51c:	200003f0 	.word	0x200003f0

0800f520 <rcutils_allocator_is_valid>:
 800f520:	b158      	cbz	r0, 800f53a <rcutils_allocator_is_valid+0x1a>
 800f522:	6803      	ldr	r3, [r0, #0]
 800f524:	b143      	cbz	r3, 800f538 <rcutils_allocator_is_valid+0x18>
 800f526:	6843      	ldr	r3, [r0, #4]
 800f528:	b133      	cbz	r3, 800f538 <rcutils_allocator_is_valid+0x18>
 800f52a:	68c3      	ldr	r3, [r0, #12]
 800f52c:	b123      	cbz	r3, 800f538 <rcutils_allocator_is_valid+0x18>
 800f52e:	6880      	ldr	r0, [r0, #8]
 800f530:	3800      	subs	r0, #0
 800f532:	bf18      	it	ne
 800f534:	2001      	movne	r0, #1
 800f536:	4770      	bx	lr
 800f538:	4618      	mov	r0, r3
 800f53a:	4770      	bx	lr

0800f53c <rcutils_error_is_set>:
 800f53c:	4b01      	ldr	r3, [pc, #4]	@ (800f544 <rcutils_error_is_set+0x8>)
 800f53e:	7818      	ldrb	r0, [r3, #0]
 800f540:	4770      	bx	lr
 800f542:	bf00      	nop
 800f544:	2000c670 	.word	0x2000c670

0800f548 <rcutils_get_error_string>:
 800f548:	4b06      	ldr	r3, [pc, #24]	@ (800f564 <rcutils_get_error_string+0x1c>)
 800f54a:	781b      	ldrb	r3, [r3, #0]
 800f54c:	b13b      	cbz	r3, 800f55e <rcutils_get_error_string+0x16>
 800f54e:	4b06      	ldr	r3, [pc, #24]	@ (800f568 <rcutils_get_error_string+0x20>)
 800f550:	781a      	ldrb	r2, [r3, #0]
 800f552:	b90a      	cbnz	r2, 800f558 <rcutils_get_error_string+0x10>
 800f554:	2201      	movs	r2, #1
 800f556:	701a      	strb	r2, [r3, #0]
 800f558:	4b04      	ldr	r3, [pc, #16]	@ (800f56c <rcutils_get_error_string+0x24>)
 800f55a:	7818      	ldrb	r0, [r3, #0]
 800f55c:	4770      	bx	lr
 800f55e:	4b04      	ldr	r3, [pc, #16]	@ (800f570 <rcutils_get_error_string+0x28>)
 800f560:	7818      	ldrb	r0, [r3, #0]
 800f562:	4770      	bx	lr
 800f564:	2000c670 	.word	0x2000c670
 800f568:	2000c675 	.word	0x2000c675
 800f56c:	2000c674 	.word	0x2000c674
 800f570:	0801f7f8 	.word	0x0801f7f8
 800f574:	00000000 	.word	0x00000000

0800f578 <rcutils_reset_error>:
 800f578:	ed9f 7b07 	vldr	d7, [pc, #28]	@ 800f598 <rcutils_reset_error+0x20>
 800f57c:	4a08      	ldr	r2, [pc, #32]	@ (800f5a0 <rcutils_reset_error+0x28>)
 800f57e:	4809      	ldr	r0, [pc, #36]	@ (800f5a4 <rcutils_reset_error+0x2c>)
 800f580:	4909      	ldr	r1, [pc, #36]	@ (800f5a8 <rcutils_reset_error+0x30>)
 800f582:	2300      	movs	r3, #0
 800f584:	8013      	strh	r3, [r2, #0]
 800f586:	ed82 7b02 	vstr	d7, [r2, #8]
 800f58a:	4a08      	ldr	r2, [pc, #32]	@ (800f5ac <rcutils_reset_error+0x34>)
 800f58c:	7003      	strb	r3, [r0, #0]
 800f58e:	700b      	strb	r3, [r1, #0]
 800f590:	7013      	strb	r3, [r2, #0]
 800f592:	4770      	bx	lr
 800f594:	f3af 8000 	nop.w
	...
 800f5a0:	2000c678 	.word	0x2000c678
 800f5a4:	2000c675 	.word	0x2000c675
 800f5a8:	2000c674 	.word	0x2000c674
 800f5ac:	2000c670 	.word	0x2000c670

0800f5b0 <rcutils_system_time_now>:
 800f5b0:	b318      	cbz	r0, 800f5fa <rcutils_system_time_now+0x4a>
 800f5b2:	b570      	push	{r4, r5, r6, lr}
 800f5b4:	b084      	sub	sp, #16
 800f5b6:	4604      	mov	r4, r0
 800f5b8:	4669      	mov	r1, sp
 800f5ba:	2001      	movs	r0, #1
 800f5bc:	f7f2 fd84 	bl	80020c8 <clock_gettime>
 800f5c0:	2800      	cmp	r0, #0
 800f5c2:	db17      	blt.n	800f5f4 <rcutils_system_time_now+0x44>
 800f5c4:	e9dd 3100 	ldrd	r3, r1, [sp]
 800f5c8:	2900      	cmp	r1, #0
 800f5ca:	db13      	blt.n	800f5f4 <rcutils_system_time_now+0x44>
 800f5cc:	9d02      	ldr	r5, [sp, #8]
 800f5ce:	2d00      	cmp	r5, #0
 800f5d0:	db0d      	blt.n	800f5ee <rcutils_system_time_now+0x3e>
 800f5d2:	4e0b      	ldr	r6, [pc, #44]	@ (800f600 <rcutils_system_time_now+0x50>)
 800f5d4:	fba3 3206 	umull	r3, r2, r3, r6
 800f5d8:	195b      	adds	r3, r3, r5
 800f5da:	fb06 2201 	mla	r2, r6, r1, r2
 800f5de:	f04f 0000 	mov.w	r0, #0
 800f5e2:	eb42 72e5 	adc.w	r2, r2, r5, asr #31
 800f5e6:	e9c4 3200 	strd	r3, r2, [r4]
 800f5ea:	b004      	add	sp, #16
 800f5ec:	bd70      	pop	{r4, r5, r6, pc}
 800f5ee:	ea53 0201 	orrs.w	r2, r3, r1
 800f5f2:	d1ee      	bne.n	800f5d2 <rcutils_system_time_now+0x22>
 800f5f4:	2002      	movs	r0, #2
 800f5f6:	b004      	add	sp, #16
 800f5f8:	bd70      	pop	{r4, r5, r6, pc}
 800f5fa:	200b      	movs	r0, #11
 800f5fc:	4770      	bx	lr
 800f5fe:	bf00      	nop
 800f600:	3b9aca00 	.word	0x3b9aca00

0800f604 <rcutils_steady_time_now>:
 800f604:	b318      	cbz	r0, 800f64e <rcutils_steady_time_now+0x4a>
 800f606:	b570      	push	{r4, r5, r6, lr}
 800f608:	b084      	sub	sp, #16
 800f60a:	4604      	mov	r4, r0
 800f60c:	4669      	mov	r1, sp
 800f60e:	2000      	movs	r0, #0
 800f610:	f7f2 fd5a 	bl	80020c8 <clock_gettime>
 800f614:	2800      	cmp	r0, #0
 800f616:	db17      	blt.n	800f648 <rcutils_steady_time_now+0x44>
 800f618:	e9dd 3100 	ldrd	r3, r1, [sp]
 800f61c:	2900      	cmp	r1, #0
 800f61e:	db13      	blt.n	800f648 <rcutils_steady_time_now+0x44>
 800f620:	9d02      	ldr	r5, [sp, #8]
 800f622:	2d00      	cmp	r5, #0
 800f624:	db0d      	blt.n	800f642 <rcutils_steady_time_now+0x3e>
 800f626:	4e0b      	ldr	r6, [pc, #44]	@ (800f654 <rcutils_steady_time_now+0x50>)
 800f628:	fba3 3206 	umull	r3, r2, r3, r6
 800f62c:	195b      	adds	r3, r3, r5
 800f62e:	fb06 2201 	mla	r2, r6, r1, r2
 800f632:	f04f 0000 	mov.w	r0, #0
 800f636:	eb42 72e5 	adc.w	r2, r2, r5, asr #31
 800f63a:	e9c4 3200 	strd	r3, r2, [r4]
 800f63e:	b004      	add	sp, #16
 800f640:	bd70      	pop	{r4, r5, r6, pc}
 800f642:	ea53 0201 	orrs.w	r2, r3, r1
 800f646:	d1ee      	bne.n	800f626 <rcutils_steady_time_now+0x22>
 800f648:	2002      	movs	r0, #2
 800f64a:	b004      	add	sp, #16
 800f64c:	bd70      	pop	{r4, r5, r6, pc}
 800f64e:	200b      	movs	r0, #11
 800f650:	4770      	bx	lr
 800f652:	bf00      	nop
 800f654:	3b9aca00 	.word	0x3b9aca00

0800f658 <rmw_get_default_publisher_options>:
 800f658:	2200      	movs	r2, #0
 800f65a:	6002      	str	r2, [r0, #0]
 800f65c:	7102      	strb	r2, [r0, #4]
 800f65e:	4770      	bx	lr

0800f660 <rmw_uros_set_custom_transport>:
 800f660:	b470      	push	{r4, r5, r6}
 800f662:	e9dd 5603 	ldrd	r5, r6, [sp, #12]
 800f666:	b162      	cbz	r2, 800f682 <rmw_uros_set_custom_transport+0x22>
 800f668:	b15b      	cbz	r3, 800f682 <rmw_uros_set_custom_transport+0x22>
 800f66a:	b155      	cbz	r5, 800f682 <rmw_uros_set_custom_transport+0x22>
 800f66c:	b14e      	cbz	r6, 800f682 <rmw_uros_set_custom_transport+0x22>
 800f66e:	4c06      	ldr	r4, [pc, #24]	@ (800f688 <rmw_uros_set_custom_transport+0x28>)
 800f670:	7020      	strb	r0, [r4, #0]
 800f672:	e9c4 1201 	strd	r1, r2, [r4, #4]
 800f676:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800f67a:	6166      	str	r6, [r4, #20]
 800f67c:	2000      	movs	r0, #0
 800f67e:	bc70      	pop	{r4, r5, r6}
 800f680:	4770      	bx	lr
 800f682:	200b      	movs	r0, #11
 800f684:	bc70      	pop	{r4, r5, r6}
 800f686:	4770      	bx	lr
 800f688:	2000c688 	.word	0x2000c688

0800f68c <flush_session>:
 800f68c:	6fc9      	ldr	r1, [r1, #124]	@ 0x7c
 800f68e:	f002 bc17 	b.w	8011ec0 <uxr_run_session_until_confirm_delivery>
 800f692:	bf00      	nop

0800f694 <rmw_publish>:
 800f694:	2800      	cmp	r0, #0
 800f696:	d053      	beq.n	800f740 <rmw_publish+0xac>
 800f698:	b570      	push	{r4, r5, r6, lr}
 800f69a:	460d      	mov	r5, r1
 800f69c:	b08e      	sub	sp, #56	@ 0x38
 800f69e:	2900      	cmp	r1, #0
 800f6a0:	d04b      	beq.n	800f73a <rmw_publish+0xa6>
 800f6a2:	4604      	mov	r4, r0
 800f6a4:	6800      	ldr	r0, [r0, #0]
 800f6a6:	f000 fd17 	bl	80100d8 <is_uxrce_rmw_identifier_valid>
 800f6aa:	2800      	cmp	r0, #0
 800f6ac:	d045      	beq.n	800f73a <rmw_publish+0xa6>
 800f6ae:	6866      	ldr	r6, [r4, #4]
 800f6b0:	2e00      	cmp	r6, #0
 800f6b2:	d042      	beq.n	800f73a <rmw_publish+0xa6>
 800f6b4:	69b4      	ldr	r4, [r6, #24]
 800f6b6:	4628      	mov	r0, r5
 800f6b8:	6923      	ldr	r3, [r4, #16]
 800f6ba:	4798      	blx	r3
 800f6bc:	69f3      	ldr	r3, [r6, #28]
 800f6be:	9005      	str	r0, [sp, #20]
 800f6c0:	b113      	cbz	r3, 800f6c8 <rmw_publish+0x34>
 800f6c2:	a805      	add	r0, sp, #20
 800f6c4:	4798      	blx	r3
 800f6c6:	9805      	ldr	r0, [sp, #20]
 800f6c8:	f8d6 3080 	ldr.w	r3, [r6, #128]	@ 0x80
 800f6cc:	691b      	ldr	r3, [r3, #16]
 800f6ce:	9000      	str	r0, [sp, #0]
 800f6d0:	6972      	ldr	r2, [r6, #20]
 800f6d2:	6fb1      	ldr	r1, [r6, #120]	@ 0x78
 800f6d4:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 800f6d8:	ab06      	add	r3, sp, #24
 800f6da:	f003 fa21 	bl	8012b20 <uxr_prepare_output_stream>
 800f6de:	b1d8      	cbz	r0, 800f718 <rmw_publish+0x84>
 800f6e0:	68a3      	ldr	r3, [r4, #8]
 800f6e2:	a906      	add	r1, sp, #24
 800f6e4:	4628      	mov	r0, r5
 800f6e6:	4798      	blx	r3
 800f6e8:	6a33      	ldr	r3, [r6, #32]
 800f6ea:	4604      	mov	r4, r0
 800f6ec:	b10b      	cbz	r3, 800f6f2 <rmw_publish+0x5e>
 800f6ee:	a806      	add	r0, sp, #24
 800f6f0:	4798      	blx	r3
 800f6f2:	f896 307a 	ldrb.w	r3, [r6, #122]	@ 0x7a
 800f6f6:	f8d6 2080 	ldr.w	r2, [r6, #128]	@ 0x80
 800f6fa:	2b01      	cmp	r3, #1
 800f6fc:	6910      	ldr	r0, [r2, #16]
 800f6fe:	d021      	beq.n	800f744 <rmw_publish+0xb0>
 800f700:	6ff1      	ldr	r1, [r6, #124]	@ 0x7c
 800f702:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f706:	f002 fbdb 	bl	8011ec0 <uxr_run_session_until_confirm_delivery>
 800f70a:	4004      	ands	r4, r0
 800f70c:	b2e4      	uxtb	r4, r4
 800f70e:	f084 0001 	eor.w	r0, r4, #1
 800f712:	b2c0      	uxtb	r0, r0
 800f714:	b00e      	add	sp, #56	@ 0x38
 800f716:	bd70      	pop	{r4, r5, r6, pc}
 800f718:	f8d6 3080 	ldr.w	r3, [r6, #128]	@ 0x80
 800f71c:	6918      	ldr	r0, [r3, #16]
 800f71e:	4b0c      	ldr	r3, [pc, #48]	@ (800f750 <rmw_publish+0xbc>)
 800f720:	9301      	str	r3, [sp, #4]
 800f722:	9b05      	ldr	r3, [sp, #20]
 800f724:	9300      	str	r3, [sp, #0]
 800f726:	9602      	str	r6, [sp, #8]
 800f728:	6972      	ldr	r2, [r6, #20]
 800f72a:	6fb1      	ldr	r1, [r6, #120]	@ 0x78
 800f72c:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f730:	ab06      	add	r3, sp, #24
 800f732:	f003 fa25 	bl	8012b80 <uxr_prepare_output_stream_fragmented>
 800f736:	2800      	cmp	r0, #0
 800f738:	d1d2      	bne.n	800f6e0 <rmw_publish+0x4c>
 800f73a:	2001      	movs	r0, #1
 800f73c:	b00e      	add	sp, #56	@ 0x38
 800f73e:	bd70      	pop	{r4, r5, r6, pc}
 800f740:	2001      	movs	r0, #1
 800f742:	4770      	bx	lr
 800f744:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f748:	f002 f822 	bl	8011790 <uxr_flash_output_streams>
 800f74c:	e7df      	b.n	800f70e <rmw_publish+0x7a>
 800f74e:	bf00      	nop
 800f750:	0800f68d 	.word	0x0800f68d

0800f754 <rmw_create_publisher>:
 800f754:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f758:	b087      	sub	sp, #28
 800f75a:	2800      	cmp	r0, #0
 800f75c:	f000 80c9 	beq.w	800f8f2 <rmw_create_publisher+0x19e>
 800f760:	460f      	mov	r7, r1
 800f762:	2900      	cmp	r1, #0
 800f764:	f000 80c5 	beq.w	800f8f2 <rmw_create_publisher+0x19e>
 800f768:	4604      	mov	r4, r0
 800f76a:	6800      	ldr	r0, [r0, #0]
 800f76c:	4615      	mov	r5, r2
 800f76e:	461e      	mov	r6, r3
 800f770:	f000 fcb2 	bl	80100d8 <is_uxrce_rmw_identifier_valid>
 800f774:	2800      	cmp	r0, #0
 800f776:	f000 80bc 	beq.w	800f8f2 <rmw_create_publisher+0x19e>
 800f77a:	2d00      	cmp	r5, #0
 800f77c:	f000 80b9 	beq.w	800f8f2 <rmw_create_publisher+0x19e>
 800f780:	782b      	ldrb	r3, [r5, #0]
 800f782:	2b00      	cmp	r3, #0
 800f784:	f000 80b5 	beq.w	800f8f2 <rmw_create_publisher+0x19e>
 800f788:	2e00      	cmp	r6, #0
 800f78a:	f000 80b2 	beq.w	800f8f2 <rmw_create_publisher+0x19e>
 800f78e:	485c      	ldr	r0, [pc, #368]	@ (800f900 <rmw_create_publisher+0x1ac>)
 800f790:	f8d4 9004 	ldr.w	r9, [r4, #4]
 800f794:	f008 f98e 	bl	8017ab4 <get_memory>
 800f798:	2800      	cmp	r0, #0
 800f79a:	f000 80aa 	beq.w	800f8f2 <rmw_create_publisher+0x19e>
 800f79e:	6884      	ldr	r4, [r0, #8]
 800f7a0:	f8c4 4088 	str.w	r4, [r4, #136]	@ 0x88
 800f7a4:	f008 fa0c 	bl	8017bc0 <rmw_get_implementation_identifier>
 800f7a8:	f104 0a9c 	add.w	sl, r4, #156	@ 0x9c
 800f7ac:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
 800f7b0:	f8c4 a08c 	str.w	sl, [r4, #140]	@ 0x8c
 800f7b4:	4628      	mov	r0, r5
 800f7b6:	f7f0 fd73 	bl	80002a0 <strlen>
 800f7ba:	3001      	adds	r0, #1
 800f7bc:	283c      	cmp	r0, #60	@ 0x3c
 800f7be:	f104 0884 	add.w	r8, r4, #132	@ 0x84
 800f7c2:	f200 808f 	bhi.w	800f8e4 <rmw_create_publisher+0x190>
 800f7c6:	4a4f      	ldr	r2, [pc, #316]	@ (800f904 <rmw_create_publisher+0x1b0>)
 800f7c8:	462b      	mov	r3, r5
 800f7ca:	213c      	movs	r1, #60	@ 0x3c
 800f7cc:	4650      	mov	r0, sl
 800f7ce:	f00d f8b7 	bl	801c940 <sniprintf>
 800f7d2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800f7d6:	67e3      	str	r3, [r4, #124]	@ 0x7c
 800f7d8:	4631      	mov	r1, r6
 800f7da:	f8c4 9080 	str.w	r9, [r4, #128]	@ 0x80
 800f7de:	2250      	movs	r2, #80	@ 0x50
 800f7e0:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800f7e4:	f00d fb59 	bl	801ce9a <memcpy>
 800f7e8:	7a33      	ldrb	r3, [r6, #8]
 800f7ea:	4947      	ldr	r1, [pc, #284]	@ (800f908 <rmw_create_publisher+0x1b4>)
 800f7ec:	2b02      	cmp	r3, #2
 800f7ee:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f7f2:	bf0c      	ite	eq
 800f7f4:	f8d3 337c 	ldreq.w	r3, [r3, #892]	@ 0x37c
 800f7f8:	f8d3 3378 	ldrne.w	r3, [r3, #888]	@ 0x378
 800f7fc:	67a3      	str	r3, [r4, #120]	@ 0x78
 800f7fe:	2300      	movs	r3, #0
 800f800:	e9c4 3307 	strd	r3, r3, [r4, #28]
 800f804:	4638      	mov	r0, r7
 800f806:	f000 fc75 	bl	80100f4 <get_message_typesupport_handle>
 800f80a:	2800      	cmp	r0, #0
 800f80c:	d06a      	beq.n	800f8e4 <rmw_create_publisher+0x190>
 800f80e:	6842      	ldr	r2, [r0, #4]
 800f810:	61a2      	str	r2, [r4, #24]
 800f812:	2a00      	cmp	r2, #0
 800f814:	d066      	beq.n	800f8e4 <rmw_create_publisher+0x190>
 800f816:	4629      	mov	r1, r5
 800f818:	4633      	mov	r3, r6
 800f81a:	4648      	mov	r0, r9
 800f81c:	f008 fc2c 	bl	8018078 <create_topic>
 800f820:	6260      	str	r0, [r4, #36]	@ 0x24
 800f822:	2800      	cmp	r0, #0
 800f824:	d062      	beq.n	800f8ec <rmw_create_publisher+0x198>
 800f826:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f82a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800f82e:	2103      	movs	r1, #3
 800f830:	f8b3 0598 	ldrh.w	r0, [r3, #1432]	@ 0x598
 800f834:	1c42      	adds	r2, r0, #1
 800f836:	f8a3 2598 	strh.w	r2, [r3, #1432]	@ 0x598
 800f83a:	f001 fe7b 	bl	8011534 <uxr_object_id>
 800f83e:	f8d4 2080 	ldr.w	r2, [r4, #128]	@ 0x80
 800f842:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f846:	6120      	str	r0, [r4, #16]
 800f848:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 800f84c:	6910      	ldr	r0, [r2, #16]
 800f84e:	2506      	movs	r5, #6
 800f850:	9500      	str	r5, [sp, #0]
 800f852:	6819      	ldr	r1, [r3, #0]
 800f854:	6922      	ldr	r2, [r4, #16]
 800f856:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800f85a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f85e:	f001 fd41 	bl	80112e4 <uxr_buffer_create_publisher_bin>
 800f862:	4602      	mov	r2, r0
 800f864:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800f868:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 800f86c:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800f870:	f000 fbac 	bl	800ffcc <run_xrce_session>
 800f874:	b3b0      	cbz	r0, 800f8e4 <rmw_create_publisher+0x190>
 800f876:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f87a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800f87e:	2105      	movs	r1, #5
 800f880:	f8b3 059a 	ldrh.w	r0, [r3, #1434]	@ 0x59a
 800f884:	1c42      	adds	r2, r0, #1
 800f886:	f8a3 259a 	strh.w	r2, [r3, #1434]	@ 0x59a
 800f88a:	f001 fe53 	bl	8011534 <uxr_object_id>
 800f88e:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800f892:	6160      	str	r0, [r4, #20]
 800f894:	4631      	mov	r1, r6
 800f896:	af04      	add	r7, sp, #16
 800f898:	691e      	ldr	r6, [r3, #16]
 800f89a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f89e:	f8d4 b024 	ldr.w	fp, [r4, #36]	@ 0x24
 800f8a2:	f8d3 a384 	ldr.w	sl, [r3, #900]	@ 0x384
 800f8a6:	4638      	mov	r0, r7
 800f8a8:	f000 fbb0 	bl	801000c <convert_qos_profile>
 800f8ac:	9503      	str	r5, [sp, #12]
 800f8ae:	e897 0003 	ldmia.w	r7, {r0, r1}
 800f8b2:	9001      	str	r0, [sp, #4]
 800f8b4:	f8ad 1008 	strh.w	r1, [sp, #8]
 800f8b8:	f8db 3010 	ldr.w	r3, [fp, #16]
 800f8bc:	9300      	str	r3, [sp, #0]
 800f8be:	f506 7628 	add.w	r6, r6, #672	@ 0x2a0
 800f8c2:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 800f8c6:	f8da 1000 	ldr.w	r1, [sl]
 800f8ca:	4630      	mov	r0, r6
 800f8cc:	f001 fd68 	bl	80113a0 <uxr_buffer_create_datawriter_bin>
 800f8d0:	4602      	mov	r2, r0
 800f8d2:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800f8d6:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 800f8da:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800f8de:	f000 fb75 	bl	800ffcc <run_xrce_session>
 800f8e2:	b940      	cbnz	r0, 800f8f6 <rmw_create_publisher+0x1a2>
 800f8e4:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800f8e6:	b108      	cbz	r0, 800f8ec <rmw_create_publisher+0x198>
 800f8e8:	f000 fa66 	bl	800fdb8 <rmw_uxrce_fini_topic_memory>
 800f8ec:	4640      	mov	r0, r8
 800f8ee:	f000 fa0b 	bl	800fd08 <rmw_uxrce_fini_publisher_memory>
 800f8f2:	f04f 0800 	mov.w	r8, #0
 800f8f6:	4640      	mov	r0, r8
 800f8f8:	b007      	add	sp, #28
 800f8fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f8fe:	bf00      	nop
 800f900:	2000f978 	.word	0x2000f978
 800f904:	0801f728 	.word	0x0801f728
 800f908:	0801f598 	.word	0x0801f598

0800f90c <rmw_publisher_get_actual_qos>:
 800f90c:	b508      	push	{r3, lr}
 800f90e:	4603      	mov	r3, r0
 800f910:	b140      	cbz	r0, 800f924 <rmw_publisher_get_actual_qos+0x18>
 800f912:	4608      	mov	r0, r1
 800f914:	b131      	cbz	r1, 800f924 <rmw_publisher_get_actual_qos+0x18>
 800f916:	6859      	ldr	r1, [r3, #4]
 800f918:	2250      	movs	r2, #80	@ 0x50
 800f91a:	3128      	adds	r1, #40	@ 0x28
 800f91c:	f00d fabd 	bl	801ce9a <memcpy>
 800f920:	2000      	movs	r0, #0
 800f922:	bd08      	pop	{r3, pc}
 800f924:	200b      	movs	r0, #11
 800f926:	bd08      	pop	{r3, pc}

0800f928 <rmw_destroy_publisher>:
 800f928:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f92c:	b128      	cbz	r0, 800f93a <rmw_destroy_publisher+0x12>
 800f92e:	4604      	mov	r4, r0
 800f930:	6800      	ldr	r0, [r0, #0]
 800f932:	460d      	mov	r5, r1
 800f934:	f000 fbd0 	bl	80100d8 <is_uxrce_rmw_identifier_valid>
 800f938:	b918      	cbnz	r0, 800f942 <rmw_destroy_publisher+0x1a>
 800f93a:	2401      	movs	r4, #1
 800f93c:	4620      	mov	r0, r4
 800f93e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f942:	6863      	ldr	r3, [r4, #4]
 800f944:	2b00      	cmp	r3, #0
 800f946:	d0f8      	beq.n	800f93a <rmw_destroy_publisher+0x12>
 800f948:	2d00      	cmp	r5, #0
 800f94a:	d0f6      	beq.n	800f93a <rmw_destroy_publisher+0x12>
 800f94c:	6828      	ldr	r0, [r5, #0]
 800f94e:	f000 fbc3 	bl	80100d8 <is_uxrce_rmw_identifier_valid>
 800f952:	2800      	cmp	r0, #0
 800f954:	d0f1      	beq.n	800f93a <rmw_destroy_publisher+0x12>
 800f956:	686c      	ldr	r4, [r5, #4]
 800f958:	2c00      	cmp	r4, #0
 800f95a:	d0ee      	beq.n	800f93a <rmw_destroy_publisher+0x12>
 800f95c:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800f95e:	f8d4 7080 	ldr.w	r7, [r4, #128]	@ 0x80
 800f962:	f008 fbdd 	bl	8018120 <destroy_topic>
 800f966:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800f96a:	6962      	ldr	r2, [r4, #20]
 800f96c:	6918      	ldr	r0, [r3, #16]
 800f96e:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800f972:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f976:	6819      	ldr	r1, [r3, #0]
 800f978:	f001 fc04 	bl	8011184 <uxr_buffer_delete_entity>
 800f97c:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800f980:	6922      	ldr	r2, [r4, #16]
 800f982:	4680      	mov	r8, r0
 800f984:	6918      	ldr	r0, [r3, #16]
 800f986:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800f98a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f98e:	6819      	ldr	r1, [r3, #0]
 800f990:	f001 fbf8 	bl	8011184 <uxr_buffer_delete_entity>
 800f994:	4606      	mov	r6, r0
 800f996:	6938      	ldr	r0, [r7, #16]
 800f998:	4642      	mov	r2, r8
 800f99a:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800f99e:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800f9a2:	f000 fb13 	bl	800ffcc <run_xrce_session>
 800f9a6:	4604      	mov	r4, r0
 800f9a8:	6938      	ldr	r0, [r7, #16]
 800f9aa:	4632      	mov	r2, r6
 800f9ac:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800f9b0:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800f9b4:	f000 fb0a 	bl	800ffcc <run_xrce_session>
 800f9b8:	4004      	ands	r4, r0
 800f9ba:	f084 0401 	eor.w	r4, r4, #1
 800f9be:	b2e4      	uxtb	r4, r4
 800f9c0:	4628      	mov	r0, r5
 800f9c2:	0064      	lsls	r4, r4, #1
 800f9c4:	f000 f9a0 	bl	800fd08 <rmw_uxrce_fini_publisher_memory>
 800f9c8:	e7b8      	b.n	800f93c <rmw_destroy_publisher+0x14>
 800f9ca:	bf00      	nop

0800f9cc <rmw_uros_epoch_nanos>:
 800f9cc:	4b05      	ldr	r3, [pc, #20]	@ (800f9e4 <rmw_uros_epoch_nanos+0x18>)
 800f9ce:	681b      	ldr	r3, [r3, #0]
 800f9d0:	b123      	cbz	r3, 800f9dc <rmw_uros_epoch_nanos+0x10>
 800f9d2:	6898      	ldr	r0, [r3, #8]
 800f9d4:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f9d8:	f001 bed0 	b.w	801177c <uxr_epoch_nanos>
 800f9dc:	2000      	movs	r0, #0
 800f9de:	2100      	movs	r1, #0
 800f9e0:	4770      	bx	lr
 800f9e2:	bf00      	nop
 800f9e4:	20010fe8 	.word	0x20010fe8

0800f9e8 <rmw_uros_sync_session>:
 800f9e8:	b508      	push	{r3, lr}
 800f9ea:	4b07      	ldr	r3, [pc, #28]	@ (800fa08 <rmw_uros_sync_session+0x20>)
 800f9ec:	681b      	ldr	r3, [r3, #0]
 800f9ee:	b14b      	cbz	r3, 800fa04 <rmw_uros_sync_session+0x1c>
 800f9f0:	4601      	mov	r1, r0
 800f9f2:	6898      	ldr	r0, [r3, #8]
 800f9f4:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f9f8:	f002 fade 	bl	8011fb8 <uxr_sync_session>
 800f9fc:	f080 0001 	eor.w	r0, r0, #1
 800fa00:	b2c0      	uxtb	r0, r0
 800fa02:	bd08      	pop	{r3, pc}
 800fa04:	2001      	movs	r0, #1
 800fa06:	bd08      	pop	{r3, pc}
 800fa08:	20010fe8 	.word	0x20010fe8

0800fa0c <rmw_uxrce_init_service_memory>:
 800fa0c:	b1e2      	cbz	r2, 800fa48 <rmw_uxrce_init_service_memory+0x3c>
 800fa0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fa12:	7b05      	ldrb	r5, [r0, #12]
 800fa14:	4606      	mov	r6, r0
 800fa16:	b9ad      	cbnz	r5, 800fa44 <rmw_uxrce_init_service_memory+0x38>
 800fa18:	23c8      	movs	r3, #200	@ 0xc8
 800fa1a:	e9c0 5500 	strd	r5, r5, [r0]
 800fa1e:	6083      	str	r3, [r0, #8]
 800fa20:	f240 1301 	movw	r3, #257	@ 0x101
 800fa24:	4617      	mov	r7, r2
 800fa26:	8183      	strh	r3, [r0, #12]
 800fa28:	460c      	mov	r4, r1
 800fa2a:	46a8      	mov	r8, r5
 800fa2c:	4621      	mov	r1, r4
 800fa2e:	4630      	mov	r0, r6
 800fa30:	3501      	adds	r5, #1
 800fa32:	f008 f84f 	bl	8017ad4 <put_memory>
 800fa36:	42af      	cmp	r7, r5
 800fa38:	60a4      	str	r4, [r4, #8]
 800fa3a:	f884 800c 	strb.w	r8, [r4, #12]
 800fa3e:	f104 04c8 	add.w	r4, r4, #200	@ 0xc8
 800fa42:	d1f3      	bne.n	800fa2c <rmw_uxrce_init_service_memory+0x20>
 800fa44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fa48:	4770      	bx	lr
 800fa4a:	bf00      	nop

0800fa4c <rmw_uxrce_init_client_memory>:
 800fa4c:	b1e2      	cbz	r2, 800fa88 <rmw_uxrce_init_client_memory+0x3c>
 800fa4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fa52:	7b05      	ldrb	r5, [r0, #12]
 800fa54:	4606      	mov	r6, r0
 800fa56:	b9ad      	cbnz	r5, 800fa84 <rmw_uxrce_init_client_memory+0x38>
 800fa58:	23c8      	movs	r3, #200	@ 0xc8
 800fa5a:	e9c0 5500 	strd	r5, r5, [r0]
 800fa5e:	6083      	str	r3, [r0, #8]
 800fa60:	f240 1301 	movw	r3, #257	@ 0x101
 800fa64:	4617      	mov	r7, r2
 800fa66:	8183      	strh	r3, [r0, #12]
 800fa68:	460c      	mov	r4, r1
 800fa6a:	46a8      	mov	r8, r5
 800fa6c:	4621      	mov	r1, r4
 800fa6e:	4630      	mov	r0, r6
 800fa70:	3501      	adds	r5, #1
 800fa72:	f008 f82f 	bl	8017ad4 <put_memory>
 800fa76:	42af      	cmp	r7, r5
 800fa78:	60a4      	str	r4, [r4, #8]
 800fa7a:	f884 800c 	strb.w	r8, [r4, #12]
 800fa7e:	f104 04c8 	add.w	r4, r4, #200	@ 0xc8
 800fa82:	d1f3      	bne.n	800fa6c <rmw_uxrce_init_client_memory+0x20>
 800fa84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fa88:	4770      	bx	lr
 800fa8a:	bf00      	nop

0800fa8c <rmw_uxrce_init_publisher_memory>:
 800fa8c:	b1e2      	cbz	r2, 800fac8 <rmw_uxrce_init_publisher_memory+0x3c>
 800fa8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fa92:	7b05      	ldrb	r5, [r0, #12]
 800fa94:	4606      	mov	r6, r0
 800fa96:	b9ad      	cbnz	r5, 800fac4 <rmw_uxrce_init_publisher_memory+0x38>
 800fa98:	23d8      	movs	r3, #216	@ 0xd8
 800fa9a:	e9c0 5500 	strd	r5, r5, [r0]
 800fa9e:	6083      	str	r3, [r0, #8]
 800faa0:	f240 1301 	movw	r3, #257	@ 0x101
 800faa4:	4617      	mov	r7, r2
 800faa6:	8183      	strh	r3, [r0, #12]
 800faa8:	460c      	mov	r4, r1
 800faaa:	46a8      	mov	r8, r5
 800faac:	4621      	mov	r1, r4
 800faae:	4630      	mov	r0, r6
 800fab0:	3501      	adds	r5, #1
 800fab2:	f008 f80f 	bl	8017ad4 <put_memory>
 800fab6:	42af      	cmp	r7, r5
 800fab8:	60a4      	str	r4, [r4, #8]
 800faba:	f884 800c 	strb.w	r8, [r4, #12]
 800fabe:	f104 04d8 	add.w	r4, r4, #216	@ 0xd8
 800fac2:	d1f3      	bne.n	800faac <rmw_uxrce_init_publisher_memory+0x20>
 800fac4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fac8:	4770      	bx	lr
 800faca:	bf00      	nop

0800facc <rmw_uxrce_init_subscription_memory>:
 800facc:	b1e2      	cbz	r2, 800fb08 <rmw_uxrce_init_subscription_memory+0x3c>
 800face:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fad2:	7b05      	ldrb	r5, [r0, #12]
 800fad4:	4606      	mov	r6, r0
 800fad6:	b9ad      	cbnz	r5, 800fb04 <rmw_uxrce_init_subscription_memory+0x38>
 800fad8:	23d8      	movs	r3, #216	@ 0xd8
 800fada:	e9c0 5500 	strd	r5, r5, [r0]
 800fade:	6083      	str	r3, [r0, #8]
 800fae0:	f240 1301 	movw	r3, #257	@ 0x101
 800fae4:	4617      	mov	r7, r2
 800fae6:	8183      	strh	r3, [r0, #12]
 800fae8:	460c      	mov	r4, r1
 800faea:	46a8      	mov	r8, r5
 800faec:	4621      	mov	r1, r4
 800faee:	4630      	mov	r0, r6
 800faf0:	3501      	adds	r5, #1
 800faf2:	f007 ffef 	bl	8017ad4 <put_memory>
 800faf6:	42af      	cmp	r7, r5
 800faf8:	60a4      	str	r4, [r4, #8]
 800fafa:	f884 800c 	strb.w	r8, [r4, #12]
 800fafe:	f104 04d8 	add.w	r4, r4, #216	@ 0xd8
 800fb02:	d1f3      	bne.n	800faec <rmw_uxrce_init_subscription_memory+0x20>
 800fb04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fb08:	4770      	bx	lr
 800fb0a:	bf00      	nop

0800fb0c <rmw_uxrce_init_node_memory>:
 800fb0c:	b1e2      	cbz	r2, 800fb48 <rmw_uxrce_init_node_memory+0x3c>
 800fb0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fb12:	7b05      	ldrb	r5, [r0, #12]
 800fb14:	4606      	mov	r6, r0
 800fb16:	b9ad      	cbnz	r5, 800fb44 <rmw_uxrce_init_node_memory+0x38>
 800fb18:	23a4      	movs	r3, #164	@ 0xa4
 800fb1a:	e9c0 5500 	strd	r5, r5, [r0]
 800fb1e:	6083      	str	r3, [r0, #8]
 800fb20:	f240 1301 	movw	r3, #257	@ 0x101
 800fb24:	4617      	mov	r7, r2
 800fb26:	8183      	strh	r3, [r0, #12]
 800fb28:	460c      	mov	r4, r1
 800fb2a:	46a8      	mov	r8, r5
 800fb2c:	4621      	mov	r1, r4
 800fb2e:	4630      	mov	r0, r6
 800fb30:	3501      	adds	r5, #1
 800fb32:	f007 ffcf 	bl	8017ad4 <put_memory>
 800fb36:	42af      	cmp	r7, r5
 800fb38:	60a4      	str	r4, [r4, #8]
 800fb3a:	f884 800c 	strb.w	r8, [r4, #12]
 800fb3e:	f104 04a4 	add.w	r4, r4, #164	@ 0xa4
 800fb42:	d1f3      	bne.n	800fb2c <rmw_uxrce_init_node_memory+0x20>
 800fb44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fb48:	4770      	bx	lr
 800fb4a:	bf00      	nop

0800fb4c <rmw_uxrce_init_session_memory>:
 800fb4c:	b1ea      	cbz	r2, 800fb8a <rmw_uxrce_init_session_memory+0x3e>
 800fb4e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fb52:	7b05      	ldrb	r5, [r0, #12]
 800fb54:	4606      	mov	r6, r0
 800fb56:	b9b5      	cbnz	r5, 800fb86 <rmw_uxrce_init_session_memory+0x3a>
 800fb58:	e9c0 5500 	strd	r5, r5, [r0]
 800fb5c:	f241 58a8 	movw	r8, #5544	@ 0x15a8
 800fb60:	f240 1301 	movw	r3, #257	@ 0x101
 800fb64:	4617      	mov	r7, r2
 800fb66:	f8c0 8008 	str.w	r8, [r0, #8]
 800fb6a:	460c      	mov	r4, r1
 800fb6c:	8183      	strh	r3, [r0, #12]
 800fb6e:	46a9      	mov	r9, r5
 800fb70:	4621      	mov	r1, r4
 800fb72:	4630      	mov	r0, r6
 800fb74:	3501      	adds	r5, #1
 800fb76:	f007 ffad 	bl	8017ad4 <put_memory>
 800fb7a:	42af      	cmp	r7, r5
 800fb7c:	60a4      	str	r4, [r4, #8]
 800fb7e:	f884 900c 	strb.w	r9, [r4, #12]
 800fb82:	4444      	add	r4, r8
 800fb84:	d1f4      	bne.n	800fb70 <rmw_uxrce_init_session_memory+0x24>
 800fb86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fb8a:	4770      	bx	lr

0800fb8c <rmw_uxrce_init_topic_memory>:
 800fb8c:	b1e2      	cbz	r2, 800fbc8 <rmw_uxrce_init_topic_memory+0x3c>
 800fb8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fb92:	7b05      	ldrb	r5, [r0, #12]
 800fb94:	4606      	mov	r6, r0
 800fb96:	b9ad      	cbnz	r5, 800fbc4 <rmw_uxrce_init_topic_memory+0x38>
 800fb98:	231c      	movs	r3, #28
 800fb9a:	e9c0 5500 	strd	r5, r5, [r0]
 800fb9e:	6083      	str	r3, [r0, #8]
 800fba0:	f240 1301 	movw	r3, #257	@ 0x101
 800fba4:	4617      	mov	r7, r2
 800fba6:	8183      	strh	r3, [r0, #12]
 800fba8:	460c      	mov	r4, r1
 800fbaa:	46a8      	mov	r8, r5
 800fbac:	4621      	mov	r1, r4
 800fbae:	4630      	mov	r0, r6
 800fbb0:	3501      	adds	r5, #1
 800fbb2:	f007 ff8f 	bl	8017ad4 <put_memory>
 800fbb6:	42af      	cmp	r7, r5
 800fbb8:	60a4      	str	r4, [r4, #8]
 800fbba:	f884 800c 	strb.w	r8, [r4, #12]
 800fbbe:	f104 041c 	add.w	r4, r4, #28
 800fbc2:	d1f3      	bne.n	800fbac <rmw_uxrce_init_topic_memory+0x20>
 800fbc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fbc8:	4770      	bx	lr
 800fbca:	bf00      	nop

0800fbcc <rmw_uxrce_init_static_input_buffer_memory>:
 800fbcc:	b1ea      	cbz	r2, 800fc0a <rmw_uxrce_init_static_input_buffer_memory+0x3e>
 800fbce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fbd2:	7b05      	ldrb	r5, [r0, #12]
 800fbd4:	4606      	mov	r6, r0
 800fbd6:	b9b5      	cbnz	r5, 800fc06 <rmw_uxrce_init_static_input_buffer_memory+0x3a>
 800fbd8:	f44f 6304 	mov.w	r3, #2112	@ 0x840
 800fbdc:	e9c0 5500 	strd	r5, r5, [r0]
 800fbe0:	6083      	str	r3, [r0, #8]
 800fbe2:	f240 1301 	movw	r3, #257	@ 0x101
 800fbe6:	4617      	mov	r7, r2
 800fbe8:	8183      	strh	r3, [r0, #12]
 800fbea:	460c      	mov	r4, r1
 800fbec:	46a8      	mov	r8, r5
 800fbee:	4621      	mov	r1, r4
 800fbf0:	4630      	mov	r0, r6
 800fbf2:	3501      	adds	r5, #1
 800fbf4:	f007 ff6e 	bl	8017ad4 <put_memory>
 800fbf8:	42af      	cmp	r7, r5
 800fbfa:	60a4      	str	r4, [r4, #8]
 800fbfc:	f884 800c 	strb.w	r8, [r4, #12]
 800fc00:	f504 6404 	add.w	r4, r4, #2112	@ 0x840
 800fc04:	d1f3      	bne.n	800fbee <rmw_uxrce_init_static_input_buffer_memory+0x22>
 800fc06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fc0a:	4770      	bx	lr

0800fc0c <rmw_uxrce_init_init_options_impl_memory>:
 800fc0c:	b1e2      	cbz	r2, 800fc48 <rmw_uxrce_init_init_options_impl_memory+0x3c>
 800fc0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fc12:	7b05      	ldrb	r5, [r0, #12]
 800fc14:	4606      	mov	r6, r0
 800fc16:	b9ad      	cbnz	r5, 800fc44 <rmw_uxrce_init_init_options_impl_memory+0x38>
 800fc18:	232c      	movs	r3, #44	@ 0x2c
 800fc1a:	e9c0 5500 	strd	r5, r5, [r0]
 800fc1e:	6083      	str	r3, [r0, #8]
 800fc20:	f240 1301 	movw	r3, #257	@ 0x101
 800fc24:	4617      	mov	r7, r2
 800fc26:	8183      	strh	r3, [r0, #12]
 800fc28:	460c      	mov	r4, r1
 800fc2a:	46a8      	mov	r8, r5
 800fc2c:	4621      	mov	r1, r4
 800fc2e:	4630      	mov	r0, r6
 800fc30:	3501      	adds	r5, #1
 800fc32:	f007 ff4f 	bl	8017ad4 <put_memory>
 800fc36:	42af      	cmp	r7, r5
 800fc38:	60a4      	str	r4, [r4, #8]
 800fc3a:	f884 800c 	strb.w	r8, [r4, #12]
 800fc3e:	f104 042c 	add.w	r4, r4, #44	@ 0x2c
 800fc42:	d1f3      	bne.n	800fc2c <rmw_uxrce_init_init_options_impl_memory+0x20>
 800fc44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fc48:	4770      	bx	lr
 800fc4a:	bf00      	nop

0800fc4c <rmw_uxrce_init_wait_set_memory>:
 800fc4c:	b1e2      	cbz	r2, 800fc88 <rmw_uxrce_init_wait_set_memory+0x3c>
 800fc4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fc52:	7b05      	ldrb	r5, [r0, #12]
 800fc54:	4606      	mov	r6, r0
 800fc56:	b9ad      	cbnz	r5, 800fc84 <rmw_uxrce_init_wait_set_memory+0x38>
 800fc58:	231c      	movs	r3, #28
 800fc5a:	e9c0 5500 	strd	r5, r5, [r0]
 800fc5e:	6083      	str	r3, [r0, #8]
 800fc60:	f240 1301 	movw	r3, #257	@ 0x101
 800fc64:	4617      	mov	r7, r2
 800fc66:	8183      	strh	r3, [r0, #12]
 800fc68:	460c      	mov	r4, r1
 800fc6a:	46a8      	mov	r8, r5
 800fc6c:	4621      	mov	r1, r4
 800fc6e:	4630      	mov	r0, r6
 800fc70:	3501      	adds	r5, #1
 800fc72:	f007 ff2f 	bl	8017ad4 <put_memory>
 800fc76:	42af      	cmp	r7, r5
 800fc78:	60a4      	str	r4, [r4, #8]
 800fc7a:	f884 800c 	strb.w	r8, [r4, #12]
 800fc7e:	f104 041c 	add.w	r4, r4, #28
 800fc82:	d1f3      	bne.n	800fc6c <rmw_uxrce_init_wait_set_memory+0x20>
 800fc84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fc88:	4770      	bx	lr
 800fc8a:	bf00      	nop

0800fc8c <rmw_uxrce_init_guard_condition_memory>:
 800fc8c:	b1e2      	cbz	r2, 800fcc8 <rmw_uxrce_init_guard_condition_memory+0x3c>
 800fc8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fc92:	7b05      	ldrb	r5, [r0, #12]
 800fc94:	4606      	mov	r6, r0
 800fc96:	b9ad      	cbnz	r5, 800fcc4 <rmw_uxrce_init_guard_condition_memory+0x38>
 800fc98:	2320      	movs	r3, #32
 800fc9a:	e9c0 5500 	strd	r5, r5, [r0]
 800fc9e:	6083      	str	r3, [r0, #8]
 800fca0:	f240 1301 	movw	r3, #257	@ 0x101
 800fca4:	4617      	mov	r7, r2
 800fca6:	8183      	strh	r3, [r0, #12]
 800fca8:	460c      	mov	r4, r1
 800fcaa:	46a8      	mov	r8, r5
 800fcac:	4621      	mov	r1, r4
 800fcae:	4630      	mov	r0, r6
 800fcb0:	3501      	adds	r5, #1
 800fcb2:	f007 ff0f 	bl	8017ad4 <put_memory>
 800fcb6:	42af      	cmp	r7, r5
 800fcb8:	60a4      	str	r4, [r4, #8]
 800fcba:	f884 800c 	strb.w	r8, [r4, #12]
 800fcbe:	f104 0420 	add.w	r4, r4, #32
 800fcc2:	d1f3      	bne.n	800fcac <rmw_uxrce_init_guard_condition_memory+0x20>
 800fcc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fcc8:	4770      	bx	lr
 800fcca:	bf00      	nop

0800fccc <rmw_uxrce_fini_session_memory>:
 800fccc:	4601      	mov	r1, r0
 800fcce:	4801      	ldr	r0, [pc, #4]	@ (800fcd4 <rmw_uxrce_fini_session_memory+0x8>)
 800fcd0:	f007 bf00 	b.w	8017ad4 <put_memory>
 800fcd4:	20010fe8 	.word	0x20010fe8

0800fcd8 <rmw_uxrce_fini_node_memory>:
 800fcd8:	b538      	push	{r3, r4, r5, lr}
 800fcda:	4604      	mov	r4, r0
 800fcdc:	6800      	ldr	r0, [r0, #0]
 800fcde:	b128      	cbz	r0, 800fcec <rmw_uxrce_fini_node_memory+0x14>
 800fce0:	4b07      	ldr	r3, [pc, #28]	@ (800fd00 <rmw_uxrce_fini_node_memory+0x28>)
 800fce2:	6819      	ldr	r1, [r3, #0]
 800fce4:	f7f0 fa7c 	bl	80001e0 <strcmp>
 800fce8:	b940      	cbnz	r0, 800fcfc <rmw_uxrce_fini_node_memory+0x24>
 800fcea:	6020      	str	r0, [r4, #0]
 800fcec:	6861      	ldr	r1, [r4, #4]
 800fcee:	b129      	cbz	r1, 800fcfc <rmw_uxrce_fini_node_memory+0x24>
 800fcf0:	2500      	movs	r5, #0
 800fcf2:	4804      	ldr	r0, [pc, #16]	@ (800fd04 <rmw_uxrce_fini_node_memory+0x2c>)
 800fcf4:	610d      	str	r5, [r1, #16]
 800fcf6:	f007 feed 	bl	8017ad4 <put_memory>
 800fcfa:	6065      	str	r5, [r4, #4]
 800fcfc:	bd38      	pop	{r3, r4, r5, pc}
 800fcfe:	bf00      	nop
 800fd00:	080205d4 	.word	0x080205d4
 800fd04:	2000fa2c 	.word	0x2000fa2c

0800fd08 <rmw_uxrce_fini_publisher_memory>:
 800fd08:	b510      	push	{r4, lr}
 800fd0a:	4604      	mov	r4, r0
 800fd0c:	6800      	ldr	r0, [r0, #0]
 800fd0e:	b128      	cbz	r0, 800fd1c <rmw_uxrce_fini_publisher_memory+0x14>
 800fd10:	4b06      	ldr	r3, [pc, #24]	@ (800fd2c <rmw_uxrce_fini_publisher_memory+0x24>)
 800fd12:	6819      	ldr	r1, [r3, #0]
 800fd14:	f7f0 fa64 	bl	80001e0 <strcmp>
 800fd18:	b938      	cbnz	r0, 800fd2a <rmw_uxrce_fini_publisher_memory+0x22>
 800fd1a:	6020      	str	r0, [r4, #0]
 800fd1c:	6861      	ldr	r1, [r4, #4]
 800fd1e:	b121      	cbz	r1, 800fd2a <rmw_uxrce_fini_publisher_memory+0x22>
 800fd20:	4803      	ldr	r0, [pc, #12]	@ (800fd30 <rmw_uxrce_fini_publisher_memory+0x28>)
 800fd22:	f007 fed7 	bl	8017ad4 <put_memory>
 800fd26:	2300      	movs	r3, #0
 800fd28:	6063      	str	r3, [r4, #4]
 800fd2a:	bd10      	pop	{r4, pc}
 800fd2c:	080205d4 	.word	0x080205d4
 800fd30:	2000f978 	.word	0x2000f978

0800fd34 <rmw_uxrce_fini_subscription_memory>:
 800fd34:	b510      	push	{r4, lr}
 800fd36:	4604      	mov	r4, r0
 800fd38:	6800      	ldr	r0, [r0, #0]
 800fd3a:	b128      	cbz	r0, 800fd48 <rmw_uxrce_fini_subscription_memory+0x14>
 800fd3c:	4b06      	ldr	r3, [pc, #24]	@ (800fd58 <rmw_uxrce_fini_subscription_memory+0x24>)
 800fd3e:	6819      	ldr	r1, [r3, #0]
 800fd40:	f7f0 fa4e 	bl	80001e0 <strcmp>
 800fd44:	b938      	cbnz	r0, 800fd56 <rmw_uxrce_fini_subscription_memory+0x22>
 800fd46:	6020      	str	r0, [r4, #0]
 800fd48:	6861      	ldr	r1, [r4, #4]
 800fd4a:	b121      	cbz	r1, 800fd56 <rmw_uxrce_fini_subscription_memory+0x22>
 800fd4c:	4803      	ldr	r0, [pc, #12]	@ (800fd5c <rmw_uxrce_fini_subscription_memory+0x28>)
 800fd4e:	f007 fec1 	bl	8017ad4 <put_memory>
 800fd52:	2300      	movs	r3, #0
 800fd54:	6063      	str	r3, [r4, #4]
 800fd56:	bd10      	pop	{r4, pc}
 800fd58:	080205d4 	.word	0x080205d4
 800fd5c:	2000f0f8 	.word	0x2000f0f8

0800fd60 <rmw_uxrce_fini_service_memory>:
 800fd60:	b510      	push	{r4, lr}
 800fd62:	4604      	mov	r4, r0
 800fd64:	6800      	ldr	r0, [r0, #0]
 800fd66:	b128      	cbz	r0, 800fd74 <rmw_uxrce_fini_service_memory+0x14>
 800fd68:	4b06      	ldr	r3, [pc, #24]	@ (800fd84 <rmw_uxrce_fini_service_memory+0x24>)
 800fd6a:	6819      	ldr	r1, [r3, #0]
 800fd6c:	f7f0 fa38 	bl	80001e0 <strcmp>
 800fd70:	b938      	cbnz	r0, 800fd82 <rmw_uxrce_fini_service_memory+0x22>
 800fd72:	6020      	str	r0, [r4, #0]
 800fd74:	6861      	ldr	r1, [r4, #4]
 800fd76:	b121      	cbz	r1, 800fd82 <rmw_uxrce_fini_service_memory+0x22>
 800fd78:	4803      	ldr	r0, [pc, #12]	@ (800fd88 <rmw_uxrce_fini_service_memory+0x28>)
 800fd7a:	f007 feab 	bl	8017ad4 <put_memory>
 800fd7e:	2300      	movs	r3, #0
 800fd80:	6063      	str	r3, [r4, #4]
 800fd82:	bd10      	pop	{r4, pc}
 800fd84:	080205d4 	.word	0x080205d4
 800fd88:	2000ecb0 	.word	0x2000ecb0

0800fd8c <rmw_uxrce_fini_client_memory>:
 800fd8c:	b510      	push	{r4, lr}
 800fd8e:	4604      	mov	r4, r0
 800fd90:	6800      	ldr	r0, [r0, #0]
 800fd92:	b128      	cbz	r0, 800fda0 <rmw_uxrce_fini_client_memory+0x14>
 800fd94:	4b06      	ldr	r3, [pc, #24]	@ (800fdb0 <rmw_uxrce_fini_client_memory+0x24>)
 800fd96:	6819      	ldr	r1, [r3, #0]
 800fd98:	f7f0 fa22 	bl	80001e0 <strcmp>
 800fd9c:	b938      	cbnz	r0, 800fdae <rmw_uxrce_fini_client_memory+0x22>
 800fd9e:	6020      	str	r0, [r4, #0]
 800fda0:	6861      	ldr	r1, [r4, #4]
 800fda2:	b121      	cbz	r1, 800fdae <rmw_uxrce_fini_client_memory+0x22>
 800fda4:	4803      	ldr	r0, [pc, #12]	@ (800fdb4 <rmw_uxrce_fini_client_memory+0x28>)
 800fda6:	f007 fe95 	bl	8017ad4 <put_memory>
 800fdaa:	2300      	movs	r3, #0
 800fdac:	6063      	str	r3, [r4, #4]
 800fdae:	bd10      	pop	{r4, pc}
 800fdb0:	080205d4 	.word	0x080205d4
 800fdb4:	2000ebd8 	.word	0x2000ebd8

0800fdb8 <rmw_uxrce_fini_topic_memory>:
 800fdb8:	b510      	push	{r4, lr}
 800fdba:	4604      	mov	r4, r0
 800fdbc:	4621      	mov	r1, r4
 800fdbe:	4803      	ldr	r0, [pc, #12]	@ (800fdcc <rmw_uxrce_fini_topic_memory+0x14>)
 800fdc0:	f007 fe88 	bl	8017ad4 <put_memory>
 800fdc4:	2300      	movs	r3, #0
 800fdc6:	61a3      	str	r3, [r4, #24]
 800fdc8:	bd10      	pop	{r4, pc}
 800fdca:	bf00      	nop
 800fdcc:	2000eafc 	.word	0x2000eafc

0800fdd0 <rmw_uxrce_get_static_input_buffer_for_entity>:
 800fdd0:	b082      	sub	sp, #8
 800fdd2:	b530      	push	{r4, r5, lr}
 800fdd4:	4929      	ldr	r1, [pc, #164]	@ (800fe7c <rmw_uxrce_get_static_input_buffer_for_entity+0xac>)
 800fdd6:	ac03      	add	r4, sp, #12
 800fdd8:	e884 000c 	stmia.w	r4, {r2, r3}
 800fddc:	680c      	ldr	r4, [r1, #0]
 800fdde:	461d      	mov	r5, r3
 800fde0:	4602      	mov	r2, r0
 800fde2:	2c00      	cmp	r4, #0
 800fde4:	d043      	beq.n	800fe6e <rmw_uxrce_get_static_input_buffer_for_entity+0x9e>
 800fde6:	4620      	mov	r0, r4
 800fde8:	2100      	movs	r1, #0
 800fdea:	6883      	ldr	r3, [r0, #8]
 800fdec:	6840      	ldr	r0, [r0, #4]
 800fdee:	f8d3 3814 	ldr.w	r3, [r3, #2068]	@ 0x814
 800fdf2:	429a      	cmp	r2, r3
 800fdf4:	bf08      	it	eq
 800fdf6:	3101      	addeq	r1, #1
 800fdf8:	2800      	cmp	r0, #0
 800fdfa:	d1f6      	bne.n	800fdea <rmw_uxrce_get_static_input_buffer_for_entity+0x1a>
 800fdfc:	f89d 300c 	ldrb.w	r3, [sp, #12]
 800fe00:	2b02      	cmp	r3, #2
 800fe02:	d027      	beq.n	800fe54 <rmw_uxrce_get_static_input_buffer_for_entity+0x84>
 800fe04:	d906      	bls.n	800fe14 <rmw_uxrce_get_static_input_buffer_for_entity+0x44>
 800fe06:	2b03      	cmp	r3, #3
 800fe08:	d004      	beq.n	800fe14 <rmw_uxrce_get_static_input_buffer_for_entity+0x44>
 800fe0a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800fe0e:	2000      	movs	r0, #0
 800fe10:	b002      	add	sp, #8
 800fe12:	4770      	bx	lr
 800fe14:	b1fd      	cbz	r5, 800fe56 <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 800fe16:	428d      	cmp	r5, r1
 800fe18:	d81d      	bhi.n	800fe56 <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 800fe1a:	2c00      	cmp	r4, #0
 800fe1c:	d0f5      	beq.n	800fe0a <rmw_uxrce_get_static_input_buffer_for_entity+0x3a>
 800fe1e:	2000      	movs	r0, #0
 800fe20:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 800fe24:	f06f 4500 	mvn.w	r5, #2147483648	@ 0x80000000
 800fe28:	e001      	b.n	800fe2e <rmw_uxrce_get_static_input_buffer_for_entity+0x5e>
 800fe2a:	6864      	ldr	r4, [r4, #4]
 800fe2c:	b1dc      	cbz	r4, 800fe66 <rmw_uxrce_get_static_input_buffer_for_entity+0x96>
 800fe2e:	68a3      	ldr	r3, [r4, #8]
 800fe30:	f8d3 1814 	ldr.w	r1, [r3, #2068]	@ 0x814
 800fe34:	428a      	cmp	r2, r1
 800fe36:	d1f8      	bne.n	800fe2a <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 800fe38:	f8d3 1818 	ldr.w	r1, [r3, #2072]	@ 0x818
 800fe3c:	f503 6302 	add.w	r3, r3, #2080	@ 0x820
 800fe40:	4561      	cmp	r1, ip
 800fe42:	f853 3c04 	ldr.w	r3, [r3, #-4]
 800fe46:	eb73 0e05 	sbcs.w	lr, r3, r5
 800fe4a:	daee      	bge.n	800fe2a <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 800fe4c:	468c      	mov	ip, r1
 800fe4e:	461d      	mov	r5, r3
 800fe50:	4620      	mov	r0, r4
 800fe52:	e7ea      	b.n	800fe2a <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 800fe54:	b92d      	cbnz	r5, 800fe62 <rmw_uxrce_get_static_input_buffer_for_entity+0x92>
 800fe56:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800fe5a:	4808      	ldr	r0, [pc, #32]	@ (800fe7c <rmw_uxrce_get_static_input_buffer_for_entity+0xac>)
 800fe5c:	b002      	add	sp, #8
 800fe5e:	f007 be29 	b.w	8017ab4 <get_memory>
 800fe62:	428d      	cmp	r5, r1
 800fe64:	d8f7      	bhi.n	800fe56 <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 800fe66:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800fe6a:	b002      	add	sp, #8
 800fe6c:	4770      	bx	lr
 800fe6e:	f89d 300c 	ldrb.w	r3, [sp, #12]
 800fe72:	2b02      	cmp	r3, #2
 800fe74:	d0ef      	beq.n	800fe56 <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 800fe76:	d9ee      	bls.n	800fe56 <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 800fe78:	4621      	mov	r1, r4
 800fe7a:	e7c4      	b.n	800fe06 <rmw_uxrce_get_static_input_buffer_for_entity+0x36>
 800fe7c:	2000e948 	.word	0x2000e948

0800fe80 <rmw_uxrce_find_static_input_buffer_by_owner>:
 800fe80:	4b11      	ldr	r3, [pc, #68]	@ (800fec8 <rmw_uxrce_find_static_input_buffer_by_owner+0x48>)
 800fe82:	681b      	ldr	r3, [r3, #0]
 800fe84:	b1eb      	cbz	r3, 800fec2 <rmw_uxrce_find_static_input_buffer_by_owner+0x42>
 800fe86:	b530      	push	{r4, r5, lr}
 800fe88:	4684      	mov	ip, r0
 800fe8a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800fe8e:	f06f 4e00 	mvn.w	lr, #2147483648	@ 0x80000000
 800fe92:	2000      	movs	r0, #0
 800fe94:	e001      	b.n	800fe9a <rmw_uxrce_find_static_input_buffer_by_owner+0x1a>
 800fe96:	685b      	ldr	r3, [r3, #4]
 800fe98:	b193      	cbz	r3, 800fec0 <rmw_uxrce_find_static_input_buffer_by_owner+0x40>
 800fe9a:	689a      	ldr	r2, [r3, #8]
 800fe9c:	f8d2 1814 	ldr.w	r1, [r2, #2068]	@ 0x814
 800fea0:	458c      	cmp	ip, r1
 800fea2:	d1f8      	bne.n	800fe96 <rmw_uxrce_find_static_input_buffer_by_owner+0x16>
 800fea4:	f8d2 1818 	ldr.w	r1, [r2, #2072]	@ 0x818
 800fea8:	f8d2 281c 	ldr.w	r2, [r2, #2076]	@ 0x81c
 800feac:	42a1      	cmp	r1, r4
 800feae:	eb72 050e 	sbcs.w	r5, r2, lr
 800feb2:	daf0      	bge.n	800fe96 <rmw_uxrce_find_static_input_buffer_by_owner+0x16>
 800feb4:	4618      	mov	r0, r3
 800feb6:	685b      	ldr	r3, [r3, #4]
 800feb8:	460c      	mov	r4, r1
 800feba:	4696      	mov	lr, r2
 800febc:	2b00      	cmp	r3, #0
 800febe:	d1ec      	bne.n	800fe9a <rmw_uxrce_find_static_input_buffer_by_owner+0x1a>
 800fec0:	bd30      	pop	{r4, r5, pc}
 800fec2:	4618      	mov	r0, r3
 800fec4:	4770      	bx	lr
 800fec6:	bf00      	nop
 800fec8:	2000e948 	.word	0x2000e948
 800fecc:	00000000 	.word	0x00000000

0800fed0 <rmw_uxrce_clean_expired_static_input_buffer>:
 800fed0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fed4:	4b3c      	ldr	r3, [pc, #240]	@ (800ffc8 <rmw_uxrce_clean_expired_static_input_buffer+0xf8>)
 800fed6:	ed2d 8b06 	vpush	{d8-d10}
 800feda:	f8d3 8000 	ldr.w	r8, [r3]
 800fede:	b08d      	sub	sp, #52	@ 0x34
 800fee0:	f7ff fd74 	bl	800f9cc <rmw_uros_epoch_nanos>
 800fee4:	f1b8 0f00 	cmp.w	r8, #0
 800fee8:	d05c      	beq.n	800ffa4 <rmw_uxrce_clean_expired_static_input_buffer+0xd4>
 800feea:	f8d8 5008 	ldr.w	r5, [r8, #8]
 800feee:	f895 3820 	ldrb.w	r3, [r5, #2080]	@ 0x820
 800fef2:	2b04      	cmp	r3, #4
 800fef4:	ed9f 8b2e 	vldr	d8, [pc, #184]	@ 800ffb0 <rmw_uxrce_clean_expired_static_input_buffer+0xe0>
 800fef8:	ed9f ab2f 	vldr	d10, [pc, #188]	@ 800ffb8 <rmw_uxrce_clean_expired_static_input_buffer+0xe8>
 800fefc:	ed9f 9b30 	vldr	d9, [pc, #192]	@ 800ffc0 <rmw_uxrce_clean_expired_static_input_buffer+0xf0>
 800ff00:	4683      	mov	fp, r0
 800ff02:	ac04      	add	r4, sp, #16
 800ff04:	468a      	mov	sl, r1
 800ff06:	d03f      	beq.n	800ff88 <rmw_uxrce_clean_expired_static_input_buffer+0xb8>
 800ff08:	2b05      	cmp	r3, #5
 800ff0a:	d044      	beq.n	800ff96 <rmw_uxrce_clean_expired_static_input_buffer+0xc6>
 800ff0c:	2b03      	cmp	r3, #3
 800ff0e:	d03b      	beq.n	800ff88 <rmw_uxrce_clean_expired_static_input_buffer+0xb8>
 800ff10:	ed8d 8b04 	vstr	d8, [sp, #16]
 800ff14:	ed8d ab06 	vstr	d10, [sp, #24]
 800ff18:	ed8d 8b08 	vstr	d8, [sp, #32]
 800ff1c:	ed8d 8b0a 	vstr	d8, [sp, #40]	@ 0x28
 800ff20:	ab08      	add	r3, sp, #32
 800ff22:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800ff24:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800ff28:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800ff2c:	f007 fbf8 	bl	8017720 <rmw_time_equal>
 800ff30:	b118      	cbz	r0, 800ff3a <rmw_uxrce_clean_expired_static_input_buffer+0x6a>
 800ff32:	ed8d 9b04 	vstr	d9, [sp, #16]
 800ff36:	ed8d 8b06 	vstr	d8, [sp, #24]
 800ff3a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800ff3e:	f8d5 7818 	ldr.w	r7, [r5, #2072]	@ 0x818
 800ff42:	f8d5 681c 	ldr.w	r6, [r5, #2076]	@ 0x81c
 800ff46:	f8d8 9004 	ldr.w	r9, [r8, #4]
 800ff4a:	f007 fc3d 	bl	80177c8 <rmw_time_total_nsec>
 800ff4e:	183f      	adds	r7, r7, r0
 800ff50:	eb46 0601 	adc.w	r6, r6, r1
 800ff54:	455f      	cmp	r7, fp
 800ff56:	eb76 060a 	sbcs.w	r6, r6, sl
 800ff5a:	f505 6502 	add.w	r5, r5, #2080	@ 0x820
 800ff5e:	db05      	blt.n	800ff6c <rmw_uxrce_clean_expired_static_input_buffer+0x9c>
 800ff60:	e955 2302 	ldrd	r2, r3, [r5, #-8]
 800ff64:	4593      	cmp	fp, r2
 800ff66:	eb7a 0303 	sbcs.w	r3, sl, r3
 800ff6a:	da03      	bge.n	800ff74 <rmw_uxrce_clean_expired_static_input_buffer+0xa4>
 800ff6c:	4816      	ldr	r0, [pc, #88]	@ (800ffc8 <rmw_uxrce_clean_expired_static_input_buffer+0xf8>)
 800ff6e:	4641      	mov	r1, r8
 800ff70:	f007 fdb0 	bl	8017ad4 <put_memory>
 800ff74:	f1b9 0f00 	cmp.w	r9, #0
 800ff78:	d014      	beq.n	800ffa4 <rmw_uxrce_clean_expired_static_input_buffer+0xd4>
 800ff7a:	46c8      	mov	r8, r9
 800ff7c:	f8d8 5008 	ldr.w	r5, [r8, #8]
 800ff80:	f895 3820 	ldrb.w	r3, [r5, #2080]	@ 0x820
 800ff84:	2b04      	cmp	r3, #4
 800ff86:	d1bf      	bne.n	800ff08 <rmw_uxrce_clean_expired_static_input_buffer+0x38>
 800ff88:	f8d5 3814 	ldr.w	r3, [r5, #2068]	@ 0x814
 800ff8c:	3340      	adds	r3, #64	@ 0x40
 800ff8e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800ff90:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800ff94:	e7c0      	b.n	800ff18 <rmw_uxrce_clean_expired_static_input_buffer+0x48>
 800ff96:	f8d5 3814 	ldr.w	r3, [r5, #2068]	@ 0x814
 800ff9a:	3348      	adds	r3, #72	@ 0x48
 800ff9c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800ff9e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800ffa2:	e7b9      	b.n	800ff18 <rmw_uxrce_clean_expired_static_input_buffer+0x48>
 800ffa4:	b00d      	add	sp, #52	@ 0x34
 800ffa6:	ecbd 8b06 	vpop	{d8-d10}
 800ffaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ffae:	bf00      	nop
	...
 800ffb8:	00000001 	.word	0x00000001
 800ffbc:	00000000 	.word	0x00000000
 800ffc0:	0000001e 	.word	0x0000001e
 800ffc4:	00000000 	.word	0x00000000
 800ffc8:	2000e948 	.word	0x2000e948

0800ffcc <run_xrce_session>:
 800ffcc:	b500      	push	{lr}
 800ffce:	f891 c002 	ldrb.w	ip, [r1, #2]
 800ffd2:	b087      	sub	sp, #28
 800ffd4:	f1bc 0f01 	cmp.w	ip, #1
 800ffd8:	f8ad 200e 	strh.w	r2, [sp, #14]
 800ffdc:	d00f      	beq.n	800fffe <run_xrce_session+0x32>
 800ffde:	4619      	mov	r1, r3
 800ffe0:	2301      	movs	r3, #1
 800ffe2:	9300      	str	r3, [sp, #0]
 800ffe4:	f10d 020e 	add.w	r2, sp, #14
 800ffe8:	f10d 0317 	add.w	r3, sp, #23
 800ffec:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800fff0:	f001 ff8c 	bl	8011f0c <uxr_run_session_until_all_status>
 800fff4:	b100      	cbz	r0, 800fff8 <run_xrce_session+0x2c>
 800fff6:	2001      	movs	r0, #1
 800fff8:	b007      	add	sp, #28
 800fffa:	f85d fb04 	ldr.w	pc, [sp], #4
 800fffe:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8010002:	f001 fbc5 	bl	8011790 <uxr_flash_output_streams>
 8010006:	2001      	movs	r0, #1
 8010008:	e7f6      	b.n	800fff8 <run_xrce_session+0x2c>
 801000a:	bf00      	nop

0801000c <convert_qos_profile>:
 801000c:	780a      	ldrb	r2, [r1, #0]
 801000e:	f891 c008 	ldrb.w	ip, [r1, #8]
 8010012:	f1a2 0202 	sub.w	r2, r2, #2
 8010016:	fab2 f282 	clz	r2, r2
 801001a:	0952      	lsrs	r2, r2, #5
 801001c:	7082      	strb	r2, [r0, #2]
 801001e:	7a4a      	ldrb	r2, [r1, #9]
 8010020:	8889      	ldrh	r1, [r1, #4]
 8010022:	8081      	strh	r1, [r0, #4]
 8010024:	f1a2 0202 	sub.w	r2, r2, #2
 8010028:	f1ac 0c02 	sub.w	ip, ip, #2
 801002c:	fab2 f282 	clz	r2, r2
 8010030:	fabc fc8c 	clz	ip, ip
 8010034:	0952      	lsrs	r2, r2, #5
 8010036:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 801003a:	0052      	lsls	r2, r2, #1
 801003c:	f880 c001 	strb.w	ip, [r0, #1]
 8010040:	7002      	strb	r2, [r0, #0]
 8010042:	4770      	bx	lr

08010044 <generate_type_name>:
 8010044:	b530      	push	{r4, r5, lr}
 8010046:	2300      	movs	r3, #0
 8010048:	700b      	strb	r3, [r1, #0]
 801004a:	6803      	ldr	r3, [r0, #0]
 801004c:	b087      	sub	sp, #28
 801004e:	4614      	mov	r4, r2
 8010050:	b1d3      	cbz	r3, 8010088 <generate_type_name+0x44>
 8010052:	4a0f      	ldr	r2, [pc, #60]	@ (8010090 <generate_type_name+0x4c>)
 8010054:	4615      	mov	r5, r2
 8010056:	9203      	str	r2, [sp, #12]
 8010058:	9500      	str	r5, [sp, #0]
 801005a:	6842      	ldr	r2, [r0, #4]
 801005c:	480d      	ldr	r0, [pc, #52]	@ (8010094 <generate_type_name+0x50>)
 801005e:	9001      	str	r0, [sp, #4]
 8010060:	4608      	mov	r0, r1
 8010062:	490d      	ldr	r1, [pc, #52]	@ (8010098 <generate_type_name+0x54>)
 8010064:	9204      	str	r2, [sp, #16]
 8010066:	9105      	str	r1, [sp, #20]
 8010068:	9102      	str	r1, [sp, #8]
 801006a:	4a0c      	ldr	r2, [pc, #48]	@ (801009c <generate_type_name+0x58>)
 801006c:	4621      	mov	r1, r4
 801006e:	f00c fc67 	bl	801c940 <sniprintf>
 8010072:	2800      	cmp	r0, #0
 8010074:	db05      	blt.n	8010082 <generate_type_name+0x3e>
 8010076:	4284      	cmp	r4, r0
 8010078:	bfd4      	ite	le
 801007a:	2000      	movle	r0, #0
 801007c:	2001      	movgt	r0, #1
 801007e:	b007      	add	sp, #28
 8010080:	bd30      	pop	{r4, r5, pc}
 8010082:	2000      	movs	r0, #0
 8010084:	b007      	add	sp, #28
 8010086:	bd30      	pop	{r4, r5, pc}
 8010088:	4b05      	ldr	r3, [pc, #20]	@ (80100a0 <generate_type_name+0x5c>)
 801008a:	4a01      	ldr	r2, [pc, #4]	@ (8010090 <generate_type_name+0x4c>)
 801008c:	461d      	mov	r5, r3
 801008e:	e7e2      	b.n	8010056 <generate_type_name+0x12>
 8010090:	0801f718 	.word	0x0801f718
 8010094:	0801f730 	.word	0x0801f730
 8010098:	0801f72c 	.word	0x0801f72c
 801009c:	0801f71c 	.word	0x0801f71c
 80100a0:	0801fccc 	.word	0x0801fccc

080100a4 <generate_topic_name>:
 80100a4:	b510      	push	{r4, lr}
 80100a6:	b082      	sub	sp, #8
 80100a8:	4614      	mov	r4, r2
 80100aa:	9000      	str	r0, [sp, #0]
 80100ac:	4b08      	ldr	r3, [pc, #32]	@ (80100d0 <generate_topic_name+0x2c>)
 80100ae:	4a09      	ldr	r2, [pc, #36]	@ (80100d4 <generate_topic_name+0x30>)
 80100b0:	4608      	mov	r0, r1
 80100b2:	4621      	mov	r1, r4
 80100b4:	f00c fc44 	bl	801c940 <sniprintf>
 80100b8:	2800      	cmp	r0, #0
 80100ba:	db05      	blt.n	80100c8 <generate_topic_name+0x24>
 80100bc:	4284      	cmp	r4, r0
 80100be:	bfd4      	ite	le
 80100c0:	2000      	movle	r0, #0
 80100c2:	2001      	movgt	r0, #1
 80100c4:	b002      	add	sp, #8
 80100c6:	bd10      	pop	{r4, pc}
 80100c8:	2000      	movs	r0, #0
 80100ca:	b002      	add	sp, #8
 80100cc:	bd10      	pop	{r4, pc}
 80100ce:	bf00      	nop
 80100d0:	0802016c 	.word	0x0802016c
 80100d4:	0801f734 	.word	0x0801f734

080100d8 <is_uxrce_rmw_identifier_valid>:
 80100d8:	b510      	push	{r4, lr}
 80100da:	4604      	mov	r4, r0
 80100dc:	b140      	cbz	r0, 80100f0 <is_uxrce_rmw_identifier_valid+0x18>
 80100de:	f007 fd6f 	bl	8017bc0 <rmw_get_implementation_identifier>
 80100e2:	4601      	mov	r1, r0
 80100e4:	4620      	mov	r0, r4
 80100e6:	f7f0 f87b 	bl	80001e0 <strcmp>
 80100ea:	fab0 f080 	clz	r0, r0
 80100ee:	0940      	lsrs	r0, r0, #5
 80100f0:	bd10      	pop	{r4, pc}
 80100f2:	bf00      	nop

080100f4 <get_message_typesupport_handle>:
 80100f4:	6883      	ldr	r3, [r0, #8]
 80100f6:	4718      	bx	r3

080100f8 <get_message_typesupport_handle_function>:
 80100f8:	b510      	push	{r4, lr}
 80100fa:	4604      	mov	r4, r0
 80100fc:	6800      	ldr	r0, [r0, #0]
 80100fe:	f7f0 f86f 	bl	80001e0 <strcmp>
 8010102:	2800      	cmp	r0, #0
 8010104:	bf0c      	ite	eq
 8010106:	4620      	moveq	r0, r4
 8010108:	2000      	movne	r0, #0
 801010a:	bd10      	pop	{r4, pc}

0801010c <rosidl_typesupport_c__get_message_typesupport_handle_function>:
 801010c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010110:	6805      	ldr	r5, [r0, #0]
 8010112:	4604      	mov	r4, r0
 8010114:	4628      	mov	r0, r5
 8010116:	460e      	mov	r6, r1
 8010118:	f7f0 f862 	bl	80001e0 <strcmp>
 801011c:	b308      	cbz	r0, 8010162 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x56>
 801011e:	4b12      	ldr	r3, [pc, #72]	@ (8010168 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x5c>)
 8010120:	4628      	mov	r0, r5
 8010122:	6819      	ldr	r1, [r3, #0]
 8010124:	f7f0 f85c 	bl	80001e0 <strcmp>
 8010128:	4605      	mov	r5, r0
 801012a:	b980      	cbnz	r0, 801014e <rosidl_typesupport_c__get_message_typesupport_handle_function+0x42>
 801012c:	f8d4 8004 	ldr.w	r8, [r4, #4]
 8010130:	f8d8 4000 	ldr.w	r4, [r8]
 8010134:	b1ac      	cbz	r4, 8010162 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x56>
 8010136:	f8d8 7008 	ldr.w	r7, [r8, #8]
 801013a:	3f04      	subs	r7, #4
 801013c:	f857 0f04 	ldr.w	r0, [r7, #4]!
 8010140:	4631      	mov	r1, r6
 8010142:	f7f0 f84d 	bl	80001e0 <strcmp>
 8010146:	b128      	cbz	r0, 8010154 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x48>
 8010148:	3501      	adds	r5, #1
 801014a:	42a5      	cmp	r5, r4
 801014c:	d1f6      	bne.n	801013c <rosidl_typesupport_c__get_message_typesupport_handle_function+0x30>
 801014e:	2000      	movs	r0, #0
 8010150:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010154:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8010158:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 801015c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010160:	4718      	bx	r3
 8010162:	4620      	mov	r0, r4
 8010164:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010168:	20000404 	.word	0x20000404

0801016c <std_msgs__msg__Header__rosidl_typesupport_introspection_c__Header_init_function>:
 801016c:	f008 be9e 	b.w	8018eac <std_msgs__msg__Header__init>

08010170 <std_msgs__msg__Header__rosidl_typesupport_introspection_c__Header_fini_function>:
 8010170:	f008 bebc 	b.w	8018eec <std_msgs__msg__Header__fini>

08010174 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header>:
 8010174:	b508      	push	{r3, lr}
 8010176:	f000 f9bb 	bl	80104f0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 801017a:	4b06      	ldr	r3, [pc, #24]	@ (8010194 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x20>)
 801017c:	4906      	ldr	r1, [pc, #24]	@ (8010198 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x24>)
 801017e:	681a      	ldr	r2, [r3, #0]
 8010180:	60c8      	str	r0, [r1, #12]
 8010182:	b10a      	cbz	r2, 8010188 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x14>
 8010184:	4803      	ldr	r0, [pc, #12]	@ (8010194 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x20>)
 8010186:	bd08      	pop	{r3, pc}
 8010188:	4a04      	ldr	r2, [pc, #16]	@ (801019c <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x28>)
 801018a:	4802      	ldr	r0, [pc, #8]	@ (8010194 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x20>)
 801018c:	6812      	ldr	r2, [r2, #0]
 801018e:	601a      	str	r2, [r3, #0]
 8010190:	bd08      	pop	{r3, pc}
 8010192:	bf00      	nop
 8010194:	2000040c 	.word	0x2000040c
 8010198:	20000424 	.word	0x20000424
 801019c:	20000408 	.word	0x20000408

080101a0 <_Header__max_serialized_size>:
 80101a0:	b500      	push	{lr}
 80101a2:	b083      	sub	sp, #12
 80101a4:	2301      	movs	r3, #1
 80101a6:	2100      	movs	r1, #0
 80101a8:	f10d 0007 	add.w	r0, sp, #7
 80101ac:	f88d 3007 	strb.w	r3, [sp, #7]
 80101b0:	f000 f9fc 	bl	80105ac <max_serialized_size_builtin_interfaces__msg__Time>
 80101b4:	b003      	add	sp, #12
 80101b6:	f85d fb04 	ldr.w	pc, [sp], #4
 80101ba:	bf00      	nop

080101bc <get_serialized_size_std_msgs__msg__Header>:
 80101bc:	b570      	push	{r4, r5, r6, lr}
 80101be:	4605      	mov	r5, r0
 80101c0:	b168      	cbz	r0, 80101de <get_serialized_size_std_msgs__msg__Header+0x22>
 80101c2:	460c      	mov	r4, r1
 80101c4:	f000 f9a2 	bl	801050c <get_serialized_size_builtin_interfaces__msg__Time>
 80101c8:	1826      	adds	r6, r4, r0
 80101ca:	2104      	movs	r1, #4
 80101cc:	4630      	mov	r0, r6
 80101ce:	f7fd ffe3 	bl	800e198 <ucdr_alignment>
 80101d2:	68eb      	ldr	r3, [r5, #12]
 80101d4:	f1c4 0405 	rsb	r4, r4, #5
 80101d8:	441c      	add	r4, r3
 80101da:	4404      	add	r4, r0
 80101dc:	19a0      	adds	r0, r4, r6
 80101de:	bd70      	pop	{r4, r5, r6, pc}

080101e0 <_Header__cdr_deserialize>:
 80101e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80101e2:	460c      	mov	r4, r1
 80101e4:	b083      	sub	sp, #12
 80101e6:	b1e1      	cbz	r1, 8010222 <_Header__cdr_deserialize+0x42>
 80101e8:	4606      	mov	r6, r0
 80101ea:	f000 f9f3 	bl	80105d4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 80101ee:	6843      	ldr	r3, [r0, #4]
 80101f0:	4621      	mov	r1, r4
 80101f2:	68db      	ldr	r3, [r3, #12]
 80101f4:	4630      	mov	r0, r6
 80101f6:	4798      	blx	r3
 80101f8:	6927      	ldr	r7, [r4, #16]
 80101fa:	68a1      	ldr	r1, [r4, #8]
 80101fc:	ab01      	add	r3, sp, #4
 80101fe:	463a      	mov	r2, r7
 8010200:	4630      	mov	r0, r6
 8010202:	f000 ff75 	bl	80110f0 <ucdr_deserialize_sequence_char>
 8010206:	9b01      	ldr	r3, [sp, #4]
 8010208:	4605      	mov	r5, r0
 801020a:	b920      	cbnz	r0, 8010216 <_Header__cdr_deserialize+0x36>
 801020c:	429f      	cmp	r7, r3
 801020e:	d30c      	bcc.n	801022a <_Header__cdr_deserialize+0x4a>
 8010210:	4628      	mov	r0, r5
 8010212:	b003      	add	sp, #12
 8010214:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010216:	b103      	cbz	r3, 801021a <_Header__cdr_deserialize+0x3a>
 8010218:	3b01      	subs	r3, #1
 801021a:	4628      	mov	r0, r5
 801021c:	60e3      	str	r3, [r4, #12]
 801021e:	b003      	add	sp, #12
 8010220:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010222:	460d      	mov	r5, r1
 8010224:	4628      	mov	r0, r5
 8010226:	b003      	add	sp, #12
 8010228:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801022a:	2101      	movs	r1, #1
 801022c:	75b0      	strb	r0, [r6, #22]
 801022e:	7571      	strb	r1, [r6, #21]
 8010230:	60e0      	str	r0, [r4, #12]
 8010232:	4630      	mov	r0, r6
 8010234:	f7fd ffc6 	bl	800e1c4 <ucdr_align_to>
 8010238:	4630      	mov	r0, r6
 801023a:	9901      	ldr	r1, [sp, #4]
 801023c:	f7fd fff8 	bl	800e230 <ucdr_advance_buffer>
 8010240:	4628      	mov	r0, r5
 8010242:	b003      	add	sp, #12
 8010244:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010246:	bf00      	nop

08010248 <_Header__cdr_serialize>:
 8010248:	b1f8      	cbz	r0, 801028a <_Header__cdr_serialize+0x42>
 801024a:	b570      	push	{r4, r5, r6, lr}
 801024c:	4604      	mov	r4, r0
 801024e:	460d      	mov	r5, r1
 8010250:	f000 f9c0 	bl	80105d4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8010254:	6843      	ldr	r3, [r0, #4]
 8010256:	4629      	mov	r1, r5
 8010258:	689b      	ldr	r3, [r3, #8]
 801025a:	4620      	mov	r0, r4
 801025c:	4798      	blx	r3
 801025e:	68a6      	ldr	r6, [r4, #8]
 8010260:	b156      	cbz	r6, 8010278 <_Header__cdr_serialize+0x30>
 8010262:	4630      	mov	r0, r6
 8010264:	f7f0 f81c 	bl	80002a0 <strlen>
 8010268:	4631      	mov	r1, r6
 801026a:	60e0      	str	r0, [r4, #12]
 801026c:	1c42      	adds	r2, r0, #1
 801026e:	4628      	mov	r0, r5
 8010270:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010274:	f000 bf2a 	b.w	80110cc <ucdr_serialize_sequence_char>
 8010278:	4630      	mov	r0, r6
 801027a:	60e0      	str	r0, [r4, #12]
 801027c:	4632      	mov	r2, r6
 801027e:	4631      	mov	r1, r6
 8010280:	4628      	mov	r0, r5
 8010282:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010286:	f000 bf21 	b.w	80110cc <ucdr_serialize_sequence_char>
 801028a:	4770      	bx	lr

0801028c <_Header__get_serialized_size>:
 801028c:	b538      	push	{r3, r4, r5, lr}
 801028e:	4604      	mov	r4, r0
 8010290:	b150      	cbz	r0, 80102a8 <_Header__get_serialized_size+0x1c>
 8010292:	2100      	movs	r1, #0
 8010294:	f000 f93a 	bl	801050c <get_serialized_size_builtin_interfaces__msg__Time>
 8010298:	2104      	movs	r1, #4
 801029a:	4605      	mov	r5, r0
 801029c:	f7fd ff7c 	bl	800e198 <ucdr_alignment>
 80102a0:	68e4      	ldr	r4, [r4, #12]
 80102a2:	3405      	adds	r4, #5
 80102a4:	442c      	add	r4, r5
 80102a6:	4420      	add	r0, r4
 80102a8:	bd38      	pop	{r3, r4, r5, pc}
 80102aa:	bf00      	nop

080102ac <max_serialized_size_std_msgs__msg__Header>:
 80102ac:	b510      	push	{r4, lr}
 80102ae:	2301      	movs	r3, #1
 80102b0:	4604      	mov	r4, r0
 80102b2:	7003      	strb	r3, [r0, #0]
 80102b4:	f000 f97a 	bl	80105ac <max_serialized_size_builtin_interfaces__msg__Time>
 80102b8:	2300      	movs	r3, #0
 80102ba:	7023      	strb	r3, [r4, #0]
 80102bc:	bd10      	pop	{r4, pc}
 80102be:	bf00      	nop

080102c0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>:
 80102c0:	4800      	ldr	r0, [pc, #0]	@ (80102c4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header+0x4>)
 80102c2:	4770      	bx	lr
 80102c4:	2000049c 	.word	0x2000049c

080102c8 <rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage>:
 80102c8:	4b04      	ldr	r3, [pc, #16]	@ (80102dc <rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x14>)
 80102ca:	681a      	ldr	r2, [r3, #0]
 80102cc:	b10a      	cbz	r2, 80102d2 <rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0xa>
 80102ce:	4803      	ldr	r0, [pc, #12]	@ (80102dc <rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x14>)
 80102d0:	4770      	bx	lr
 80102d2:	4a03      	ldr	r2, [pc, #12]	@ (80102e0 <rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x18>)
 80102d4:	4801      	ldr	r0, [pc, #4]	@ (80102dc <rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x14>)
 80102d6:	6812      	ldr	r2, [r2, #0]
 80102d8:	601a      	str	r2, [r3, #0]
 80102da:	4770      	bx	lr
 80102dc:	200004d0 	.word	0x200004d0
 80102e0:	20000404 	.word	0x20000404

080102e4 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage>:
 80102e4:	4a02      	ldr	r2, [pc, #8]	@ (80102f0 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0xc>)
 80102e6:	4b03      	ldr	r3, [pc, #12]	@ (80102f4 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x10>)
 80102e8:	6812      	ldr	r2, [r2, #0]
 80102ea:	601a      	str	r2, [r3, #0]
 80102ec:	4770      	bx	lr
 80102ee:	bf00      	nop
 80102f0:	20000404 	.word	0x20000404
 80102f4:	200004d0 	.word	0x200004d0

080102f8 <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__size_function__TFMessage__transforms>:
 80102f8:	6840      	ldr	r0, [r0, #4]
 80102fa:	4770      	bx	lr

080102fc <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__get_const_function__TFMessage__transforms>:
 80102fc:	6803      	ldr	r3, [r0, #0]
 80102fe:	2058      	movs	r0, #88	@ 0x58
 8010300:	fb00 3001 	mla	r0, r0, r1, r3
 8010304:	4770      	bx	lr
 8010306:	bf00      	nop

08010308 <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__fetch_function__TFMessage__transforms>:
 8010308:	b508      	push	{r3, lr}
 801030a:	6800      	ldr	r0, [r0, #0]
 801030c:	4613      	mov	r3, r2
 801030e:	2258      	movs	r2, #88	@ 0x58
 8010310:	fb02 0101 	mla	r1, r2, r1, r0
 8010314:	4618      	mov	r0, r3
 8010316:	f00c fdc0 	bl	801ce9a <memcpy>
 801031a:	bd08      	pop	{r3, pc}

0801031c <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__assign_function__TFMessage__transforms>:
 801031c:	b508      	push	{r3, lr}
 801031e:	6800      	ldr	r0, [r0, #0]
 8010320:	468c      	mov	ip, r1
 8010322:	4611      	mov	r1, r2
 8010324:	2258      	movs	r2, #88	@ 0x58
 8010326:	fb02 000c 	mla	r0, r2, ip, r0
 801032a:	f00c fdb6 	bl	801ce9a <memcpy>
 801032e:	bd08      	pop	{r3, pc}

08010330 <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__TFMessage_init_function>:
 8010330:	f008 bea4 	b.w	801907c <tf2_msgs__msg__TFMessage__init>

08010334 <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__TFMessage_fini_function>:
 8010334:	f008 beb2 	b.w	801909c <tf2_msgs__msg__TFMessage__fini>

08010338 <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__resize_function__TFMessage__transforms>:
 8010338:	b538      	push	{r3, r4, r5, lr}
 801033a:	4604      	mov	r4, r0
 801033c:	460d      	mov	r5, r1
 801033e:	f000 fa0d 	bl	801075c <geometry_msgs__msg__TransformStamped__Sequence__fini>
 8010342:	4629      	mov	r1, r5
 8010344:	4620      	mov	r0, r4
 8010346:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801034a:	f000 b98f 	b.w	801066c <geometry_msgs__msg__TransformStamped__Sequence__init>
 801034e:	bf00      	nop

08010350 <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__get_function__TFMessage__transforms>:
 8010350:	6803      	ldr	r3, [r0, #0]
 8010352:	2058      	movs	r0, #88	@ 0x58
 8010354:	fb00 3001 	mla	r0, r0, r1, r3
 8010358:	4770      	bx	lr
 801035a:	bf00      	nop

0801035c <rosidl_typesupport_introspection_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage>:
 801035c:	b508      	push	{r3, lr}
 801035e:	f000 fb0f 	bl	8010980 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped>
 8010362:	4b06      	ldr	r3, [pc, #24]	@ (801037c <rosidl_typesupport_introspection_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x20>)
 8010364:	4906      	ldr	r1, [pc, #24]	@ (8010380 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x24>)
 8010366:	681a      	ldr	r2, [r3, #0]
 8010368:	60c8      	str	r0, [r1, #12]
 801036a:	b10a      	cbz	r2, 8010370 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x14>
 801036c:	4803      	ldr	r0, [pc, #12]	@ (801037c <rosidl_typesupport_introspection_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x20>)
 801036e:	bd08      	pop	{r3, pc}
 8010370:	4a04      	ldr	r2, [pc, #16]	@ (8010384 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x28>)
 8010372:	4802      	ldr	r0, [pc, #8]	@ (801037c <rosidl_typesupport_introspection_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x20>)
 8010374:	6812      	ldr	r2, [r2, #0]
 8010376:	601a      	str	r2, [r3, #0]
 8010378:	bd08      	pop	{r3, pc}
 801037a:	bf00      	nop
 801037c:	200004f0 	.word	0x200004f0
 8010380:	20000508 	.word	0x20000508
 8010384:	20000408 	.word	0x20000408

08010388 <_TFMessage__max_serialized_size>:
 8010388:	2000      	movs	r0, #0
 801038a:	4770      	bx	lr

0801038c <_TFMessage__cdr_deserialize>:
 801038c:	b319      	cbz	r1, 80103d6 <_TFMessage__cdr_deserialize+0x4a>
 801038e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010390:	460e      	mov	r6, r1
 8010392:	b083      	sub	sp, #12
 8010394:	a901      	add	r1, sp, #4
 8010396:	4607      	mov	r7, r0
 8010398:	f7fc ff80 	bl	800d29c <ucdr_deserialize_uint32_t>
 801039c:	9b01      	ldr	r3, [sp, #4]
 801039e:	68b2      	ldr	r2, [r6, #8]
 80103a0:	429a      	cmp	r2, r3
 80103a2:	d315      	bcc.n	80103d0 <_TFMessage__cdr_deserialize+0x44>
 80103a4:	6073      	str	r3, [r6, #4]
 80103a6:	b18b      	cbz	r3, 80103cc <_TFMessage__cdr_deserialize+0x40>
 80103a8:	2400      	movs	r4, #0
 80103aa:	4625      	mov	r5, r4
 80103ac:	e002      	b.n	80103b4 <_TFMessage__cdr_deserialize+0x28>
 80103ae:	9b01      	ldr	r3, [sp, #4]
 80103b0:	42ab      	cmp	r3, r5
 80103b2:	d90b      	bls.n	80103cc <_TFMessage__cdr_deserialize+0x40>
 80103b4:	f000 fc40 	bl	8010c38 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped>
 80103b8:	6831      	ldr	r1, [r6, #0]
 80103ba:	6843      	ldr	r3, [r0, #4]
 80103bc:	4421      	add	r1, r4
 80103be:	68db      	ldr	r3, [r3, #12]
 80103c0:	4638      	mov	r0, r7
 80103c2:	4798      	blx	r3
 80103c4:	3501      	adds	r5, #1
 80103c6:	3458      	adds	r4, #88	@ 0x58
 80103c8:	2800      	cmp	r0, #0
 80103ca:	d1f0      	bne.n	80103ae <_TFMessage__cdr_deserialize+0x22>
 80103cc:	b003      	add	sp, #12
 80103ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80103d0:	2000      	movs	r0, #0
 80103d2:	b003      	add	sp, #12
 80103d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80103d6:	2000      	movs	r0, #0
 80103d8:	4770      	bx	lr
 80103da:	bf00      	nop

080103dc <_TFMessage__cdr_serialize>:
 80103dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80103e0:	b1d8      	cbz	r0, 801041a <_TFMessage__cdr_serialize+0x3e>
 80103e2:	6847      	ldr	r7, [r0, #4]
 80103e4:	460e      	mov	r6, r1
 80103e6:	4605      	mov	r5, r0
 80103e8:	4608      	mov	r0, r1
 80103ea:	4639      	mov	r1, r7
 80103ec:	f7fc fe2c 	bl	800d048 <ucdr_serialize_uint32_t>
 80103f0:	4680      	mov	r8, r0
 80103f2:	b190      	cbz	r0, 801041a <_TFMessage__cdr_serialize+0x3e>
 80103f4:	b19f      	cbz	r7, 801041e <_TFMessage__cdr_serialize+0x42>
 80103f6:	2400      	movs	r4, #0
 80103f8:	f04f 0958 	mov.w	r9, #88	@ 0x58
 80103fc:	e002      	b.n	8010404 <_TFMessage__cdr_serialize+0x28>
 80103fe:	3401      	adds	r4, #1
 8010400:	42a7      	cmp	r7, r4
 8010402:	d00c      	beq.n	801041e <_TFMessage__cdr_serialize+0x42>
 8010404:	f000 fc18 	bl	8010c38 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped>
 8010408:	682a      	ldr	r2, [r5, #0]
 801040a:	6843      	ldr	r3, [r0, #4]
 801040c:	4631      	mov	r1, r6
 801040e:	689b      	ldr	r3, [r3, #8]
 8010410:	fb09 2004 	mla	r0, r9, r4, r2
 8010414:	4798      	blx	r3
 8010416:	2800      	cmp	r0, #0
 8010418:	d1f1      	bne.n	80103fe <_TFMessage__cdr_serialize+0x22>
 801041a:	f04f 0800 	mov.w	r8, #0
 801041e:	4640      	mov	r0, r8
 8010420:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08010424 <get_serialized_size_tf2_msgs__msg__TFMessage>:
 8010424:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010428:	4606      	mov	r6, r0
 801042a:	b338      	cbz	r0, 801047c <get_serialized_size_tf2_msgs__msg__TFMessage+0x58>
 801042c:	4689      	mov	r9, r1
 801042e:	4648      	mov	r0, r9
 8010430:	2104      	movs	r1, #4
 8010432:	6877      	ldr	r7, [r6, #4]
 8010434:	f7fd feb0 	bl	800e198 <ucdr_alignment>
 8010438:	f109 0504 	add.w	r5, r9, #4
 801043c:	4405      	add	r5, r0
 801043e:	b1df      	cbz	r7, 8010478 <get_serialized_size_tf2_msgs__msg__TFMessage+0x54>
 8010440:	f04f 0a00 	mov.w	sl, #0
 8010444:	f04f 0858 	mov.w	r8, #88	@ 0x58
 8010448:	f000 fbf6 	bl	8010c38 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped>
 801044c:	6832      	ldr	r2, [r6, #0]
 801044e:	6843      	ldr	r3, [r0, #4]
 8010450:	4629      	mov	r1, r5
 8010452:	fb08 200a 	mla	r0, r8, sl, r2
 8010456:	695b      	ldr	r3, [r3, #20]
 8010458:	4798      	blx	r3
 801045a:	2804      	cmp	r0, #4
 801045c:	4601      	mov	r1, r0
 801045e:	4604      	mov	r4, r0
 8010460:	bf28      	it	cs
 8010462:	2104      	movcs	r1, #4
 8010464:	4628      	mov	r0, r5
 8010466:	f7fd fe97 	bl	800e198 <ucdr_alignment>
 801046a:	f10a 0a01 	add.w	sl, sl, #1
 801046e:	442c      	add	r4, r5
 8010470:	4557      	cmp	r7, sl
 8010472:	eb00 0504 	add.w	r5, r0, r4
 8010476:	d1e7      	bne.n	8010448 <get_serialized_size_tf2_msgs__msg__TFMessage+0x24>
 8010478:	eba5 0009 	sub.w	r0, r5, r9
 801047c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08010480 <_TFMessage__get_serialized_size>:
 8010480:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010484:	4607      	mov	r7, r0
 8010486:	b330      	cbz	r0, 80104d6 <_TFMessage__get_serialized_size+0x56>
 8010488:	2104      	movs	r1, #4
 801048a:	2000      	movs	r0, #0
 801048c:	f8d7 8004 	ldr.w	r8, [r7, #4]
 8010490:	f7fd fe82 	bl	800e198 <ucdr_alignment>
 8010494:	1d05      	adds	r5, r0, #4
 8010496:	f1b8 0f00 	cmp.w	r8, #0
 801049a:	d019      	beq.n	80104d0 <_TFMessage__get_serialized_size+0x50>
 801049c:	2600      	movs	r6, #0
 801049e:	f04f 0958 	mov.w	r9, #88	@ 0x58
 80104a2:	f000 fbc9 	bl	8010c38 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped>
 80104a6:	683a      	ldr	r2, [r7, #0]
 80104a8:	6843      	ldr	r3, [r0, #4]
 80104aa:	4629      	mov	r1, r5
 80104ac:	fb09 2006 	mla	r0, r9, r6, r2
 80104b0:	695b      	ldr	r3, [r3, #20]
 80104b2:	4798      	blx	r3
 80104b4:	2804      	cmp	r0, #4
 80104b6:	4601      	mov	r1, r0
 80104b8:	4604      	mov	r4, r0
 80104ba:	bf28      	it	cs
 80104bc:	2104      	movcs	r1, #4
 80104be:	4628      	mov	r0, r5
 80104c0:	f7fd fe6a 	bl	800e198 <ucdr_alignment>
 80104c4:	3601      	adds	r6, #1
 80104c6:	442c      	add	r4, r5
 80104c8:	45b0      	cmp	r8, r6
 80104ca:	eb00 0504 	add.w	r5, r0, r4
 80104ce:	d1e8      	bne.n	80104a2 <_TFMessage__get_serialized_size+0x22>
 80104d0:	4628      	mov	r0, r5
 80104d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80104d6:	4605      	mov	r5, r0
 80104d8:	4628      	mov	r0, r5
 80104da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80104de:	bf00      	nop

080104e0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage>:
 80104e0:	4800      	ldr	r0, [pc, #0]	@ (80104e4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x4>)
 80104e2:	4770      	bx	lr
 80104e4:	20000544 	.word	0x20000544

080104e8 <builtin_interfaces__msg__Time__rosidl_typesupport_introspection_c__Time_init_function>:
 80104e8:	f008 be0c 	b.w	8019104 <builtin_interfaces__msg__Time__init>

080104ec <builtin_interfaces__msg__Time__rosidl_typesupport_introspection_c__Time_fini_function>:
 80104ec:	f008 be0e 	b.w	801910c <builtin_interfaces__msg__Time__fini>

080104f0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>:
 80104f0:	4b04      	ldr	r3, [pc, #16]	@ (8010504 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x14>)
 80104f2:	681a      	ldr	r2, [r3, #0]
 80104f4:	b10a      	cbz	r2, 80104fa <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0xa>
 80104f6:	4803      	ldr	r0, [pc, #12]	@ (8010504 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x14>)
 80104f8:	4770      	bx	lr
 80104fa:	4a03      	ldr	r2, [pc, #12]	@ (8010508 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x18>)
 80104fc:	4801      	ldr	r0, [pc, #4]	@ (8010504 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x14>)
 80104fe:	6812      	ldr	r2, [r2, #0]
 8010500:	601a      	str	r2, [r3, #0]
 8010502:	4770      	bx	lr
 8010504:	20000578 	.word	0x20000578
 8010508:	20000408 	.word	0x20000408

0801050c <get_serialized_size_builtin_interfaces__msg__Time>:
 801050c:	b180      	cbz	r0, 8010530 <get_serialized_size_builtin_interfaces__msg__Time+0x24>
 801050e:	b538      	push	{r3, r4, r5, lr}
 8010510:	460d      	mov	r5, r1
 8010512:	4628      	mov	r0, r5
 8010514:	2104      	movs	r1, #4
 8010516:	f7fd fe3f 	bl	800e198 <ucdr_alignment>
 801051a:	2104      	movs	r1, #4
 801051c:	186c      	adds	r4, r5, r1
 801051e:	4404      	add	r4, r0
 8010520:	4620      	mov	r0, r4
 8010522:	f7fd fe39 	bl	800e198 <ucdr_alignment>
 8010526:	f1c5 0504 	rsb	r5, r5, #4
 801052a:	4405      	add	r5, r0
 801052c:	1928      	adds	r0, r5, r4
 801052e:	bd38      	pop	{r3, r4, r5, pc}
 8010530:	4770      	bx	lr
 8010532:	bf00      	nop

08010534 <_Time__cdr_deserialize>:
 8010534:	b538      	push	{r3, r4, r5, lr}
 8010536:	460c      	mov	r4, r1
 8010538:	b141      	cbz	r1, 801054c <_Time__cdr_deserialize+0x18>
 801053a:	4605      	mov	r5, r0
 801053c:	f7fd fa30 	bl	800d9a0 <ucdr_deserialize_int32_t>
 8010540:	1d21      	adds	r1, r4, #4
 8010542:	4628      	mov	r0, r5
 8010544:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010548:	f7fc bea8 	b.w	800d29c <ucdr_deserialize_uint32_t>
 801054c:	4608      	mov	r0, r1
 801054e:	bd38      	pop	{r3, r4, r5, pc}

08010550 <_Time__cdr_serialize>:
 8010550:	b160      	cbz	r0, 801056c <_Time__cdr_serialize+0x1c>
 8010552:	b538      	push	{r3, r4, r5, lr}
 8010554:	460d      	mov	r5, r1
 8010556:	4604      	mov	r4, r0
 8010558:	6801      	ldr	r1, [r0, #0]
 801055a:	4628      	mov	r0, r5
 801055c:	f7fd f986 	bl	800d86c <ucdr_serialize_int32_t>
 8010560:	6861      	ldr	r1, [r4, #4]
 8010562:	4628      	mov	r0, r5
 8010564:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010568:	f7fc bd6e 	b.w	800d048 <ucdr_serialize_uint32_t>
 801056c:	4770      	bx	lr
 801056e:	bf00      	nop

08010570 <_Time__get_serialized_size>:
 8010570:	b160      	cbz	r0, 801058c <_Time__get_serialized_size+0x1c>
 8010572:	b510      	push	{r4, lr}
 8010574:	2104      	movs	r1, #4
 8010576:	2000      	movs	r0, #0
 8010578:	f7fd fe0e 	bl	800e198 <ucdr_alignment>
 801057c:	1d04      	adds	r4, r0, #4
 801057e:	2104      	movs	r1, #4
 8010580:	4620      	mov	r0, r4
 8010582:	f7fd fe09 	bl	800e198 <ucdr_alignment>
 8010586:	3004      	adds	r0, #4
 8010588:	4420      	add	r0, r4
 801058a:	bd10      	pop	{r4, pc}
 801058c:	4770      	bx	lr
 801058e:	bf00      	nop

08010590 <_Time__max_serialized_size>:
 8010590:	b510      	push	{r4, lr}
 8010592:	2104      	movs	r1, #4
 8010594:	2000      	movs	r0, #0
 8010596:	f7fd fdff 	bl	800e198 <ucdr_alignment>
 801059a:	1d04      	adds	r4, r0, #4
 801059c:	2104      	movs	r1, #4
 801059e:	4620      	mov	r0, r4
 80105a0:	f7fd fdfa 	bl	800e198 <ucdr_alignment>
 80105a4:	3004      	adds	r0, #4
 80105a6:	4420      	add	r0, r4
 80105a8:	bd10      	pop	{r4, pc}
 80105aa:	bf00      	nop

080105ac <max_serialized_size_builtin_interfaces__msg__Time>:
 80105ac:	b538      	push	{r3, r4, r5, lr}
 80105ae:	460c      	mov	r4, r1
 80105b0:	2301      	movs	r3, #1
 80105b2:	7003      	strb	r3, [r0, #0]
 80105b4:	2104      	movs	r1, #4
 80105b6:	4620      	mov	r0, r4
 80105b8:	f7fd fdee 	bl	800e198 <ucdr_alignment>
 80105bc:	2104      	movs	r1, #4
 80105be:	1863      	adds	r3, r4, r1
 80105c0:	18c5      	adds	r5, r0, r3
 80105c2:	4628      	mov	r0, r5
 80105c4:	f7fd fde8 	bl	800e198 <ucdr_alignment>
 80105c8:	f1c4 0404 	rsb	r4, r4, #4
 80105cc:	4420      	add	r0, r4
 80105ce:	4428      	add	r0, r5
 80105d0:	bd38      	pop	{r3, r4, r5, pc}
 80105d2:	bf00      	nop

080105d4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>:
 80105d4:	4800      	ldr	r0, [pc, #0]	@ (80105d8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x4>)
 80105d6:	4770      	bx	lr
 80105d8:	20000608 	.word	0x20000608

080105dc <geometry_msgs__msg__TransformStamped__init>:
 80105dc:	b398      	cbz	r0, 8010646 <geometry_msgs__msg__TransformStamped__init+0x6a>
 80105de:	b570      	push	{r4, r5, r6, lr}
 80105e0:	4604      	mov	r4, r0
 80105e2:	f008 fc63 	bl	8018eac <std_msgs__msg__Header__init>
 80105e6:	b160      	cbz	r0, 8010602 <geometry_msgs__msg__TransformStamped__init+0x26>
 80105e8:	f104 0514 	add.w	r5, r4, #20
 80105ec:	4628      	mov	r0, r5
 80105ee:	f008 fbb3 	bl	8018d58 <rosidl_runtime_c__String__init>
 80105f2:	b1e8      	cbz	r0, 8010630 <geometry_msgs__msg__TransformStamped__init+0x54>
 80105f4:	f104 0620 	add.w	r6, r4, #32
 80105f8:	4630      	mov	r0, r6
 80105fa:	f008 ff33 	bl	8019464 <geometry_msgs__msg__Transform__init>
 80105fe:	b168      	cbz	r0, 801061c <geometry_msgs__msg__TransformStamped__init+0x40>
 8010600:	bd70      	pop	{r4, r5, r6, pc}
 8010602:	4620      	mov	r0, r4
 8010604:	f008 fc72 	bl	8018eec <std_msgs__msg__Header__fini>
 8010608:	f104 0014 	add.w	r0, r4, #20
 801060c:	f008 fbbe 	bl	8018d8c <rosidl_runtime_c__String__fini>
 8010610:	f104 0020 	add.w	r0, r4, #32
 8010614:	f008 ff46 	bl	80194a4 <geometry_msgs__msg__Transform__fini>
 8010618:	2000      	movs	r0, #0
 801061a:	bd70      	pop	{r4, r5, r6, pc}
 801061c:	4620      	mov	r0, r4
 801061e:	f008 fc65 	bl	8018eec <std_msgs__msg__Header__fini>
 8010622:	4628      	mov	r0, r5
 8010624:	f008 fbb2 	bl	8018d8c <rosidl_runtime_c__String__fini>
 8010628:	4630      	mov	r0, r6
 801062a:	f008 ff3b 	bl	80194a4 <geometry_msgs__msg__Transform__fini>
 801062e:	e7f3      	b.n	8010618 <geometry_msgs__msg__TransformStamped__init+0x3c>
 8010630:	4620      	mov	r0, r4
 8010632:	f008 fc5b 	bl	8018eec <std_msgs__msg__Header__fini>
 8010636:	4628      	mov	r0, r5
 8010638:	f008 fba8 	bl	8018d8c <rosidl_runtime_c__String__fini>
 801063c:	f104 0020 	add.w	r0, r4, #32
 8010640:	f008 ff30 	bl	80194a4 <geometry_msgs__msg__Transform__fini>
 8010644:	e7e8      	b.n	8010618 <geometry_msgs__msg__TransformStamped__init+0x3c>
 8010646:	2000      	movs	r0, #0
 8010648:	4770      	bx	lr
 801064a:	bf00      	nop

0801064c <geometry_msgs__msg__TransformStamped__fini>:
 801064c:	b168      	cbz	r0, 801066a <geometry_msgs__msg__TransformStamped__fini+0x1e>
 801064e:	b510      	push	{r4, lr}
 8010650:	4604      	mov	r4, r0
 8010652:	f008 fc4b 	bl	8018eec <std_msgs__msg__Header__fini>
 8010656:	f104 0014 	add.w	r0, r4, #20
 801065a:	f008 fb97 	bl	8018d8c <rosidl_runtime_c__String__fini>
 801065e:	f104 0020 	add.w	r0, r4, #32
 8010662:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010666:	f008 bf1d 	b.w	80194a4 <geometry_msgs__msg__Transform__fini>
 801066a:	4770      	bx	lr

0801066c <geometry_msgs__msg__TransformStamped__Sequence__init>:
 801066c:	2800      	cmp	r0, #0
 801066e:	d072      	beq.n	8010756 <geometry_msgs__msg__TransformStamped__Sequence__init+0xea>
 8010670:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010674:	b087      	sub	sp, #28
 8010676:	460e      	mov	r6, r1
 8010678:	4607      	mov	r7, r0
 801067a:	a801      	add	r0, sp, #4
 801067c:	f7fe ff24 	bl	800f4c8 <rcutils_get_default_allocator>
 8010680:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8010684:	2e00      	cmp	r6, #0
 8010686:	d049      	beq.n	801071c <geometry_msgs__msg__TransformStamped__Sequence__init+0xb0>
 8010688:	9b04      	ldr	r3, [sp, #16]
 801068a:	464a      	mov	r2, r9
 801068c:	2158      	movs	r1, #88	@ 0x58
 801068e:	4630      	mov	r0, r6
 8010690:	4798      	blx	r3
 8010692:	4680      	mov	r8, r0
 8010694:	2800      	cmp	r0, #0
 8010696:	d03f      	beq.n	8010718 <geometry_msgs__msg__TransformStamped__Sequence__init+0xac>
 8010698:	4605      	mov	r5, r0
 801069a:	2400      	movs	r4, #0
 801069c:	e012      	b.n	80106c4 <geometry_msgs__msg__TransformStamped__Sequence__init+0x58>
 801069e:	f105 0a14 	add.w	sl, r5, #20
 80106a2:	4650      	mov	r0, sl
 80106a4:	f008 fb58 	bl	8018d58 <rosidl_runtime_c__String__init>
 80106a8:	2800      	cmp	r0, #0
 80106aa:	d03f      	beq.n	801072c <geometry_msgs__msg__TransformStamped__Sequence__init+0xc0>
 80106ac:	f105 0b20 	add.w	fp, r5, #32
 80106b0:	4658      	mov	r0, fp
 80106b2:	f008 fed7 	bl	8019464 <geometry_msgs__msg__Transform__init>
 80106b6:	2800      	cmp	r0, #0
 80106b8:	d043      	beq.n	8010742 <geometry_msgs__msg__TransformStamped__Sequence__init+0xd6>
 80106ba:	3401      	adds	r4, #1
 80106bc:	42a6      	cmp	r6, r4
 80106be:	f105 0558 	add.w	r5, r5, #88	@ 0x58
 80106c2:	d02c      	beq.n	801071e <geometry_msgs__msg__TransformStamped__Sequence__init+0xb2>
 80106c4:	4628      	mov	r0, r5
 80106c6:	f008 fbf1 	bl	8018eac <std_msgs__msg__Header__init>
 80106ca:	2800      	cmp	r0, #0
 80106cc:	d1e7      	bne.n	801069e <geometry_msgs__msg__TransformStamped__Sequence__init+0x32>
 80106ce:	4628      	mov	r0, r5
 80106d0:	f008 fc0c 	bl	8018eec <std_msgs__msg__Header__fini>
 80106d4:	f105 0014 	add.w	r0, r5, #20
 80106d8:	f008 fb58 	bl	8018d8c <rosidl_runtime_c__String__fini>
 80106dc:	f105 0020 	add.w	r0, r5, #32
 80106e0:	f008 fee0 	bl	80194a4 <geometry_msgs__msg__Transform__fini>
 80106e4:	42a6      	cmp	r6, r4
 80106e6:	d91a      	bls.n	801071e <geometry_msgs__msg__TransformStamped__Sequence__init+0xb2>
 80106e8:	b194      	cbz	r4, 8010710 <geometry_msgs__msg__TransformStamped__Sequence__init+0xa4>
 80106ea:	2358      	movs	r3, #88	@ 0x58
 80106ec:	fb03 8404 	mla	r4, r3, r4, r8
 80106f0:	3c58      	subs	r4, #88	@ 0x58
 80106f2:	4620      	mov	r0, r4
 80106f4:	f008 fbfa 	bl	8018eec <std_msgs__msg__Header__fini>
 80106f8:	f104 0014 	add.w	r0, r4, #20
 80106fc:	f008 fb46 	bl	8018d8c <rosidl_runtime_c__String__fini>
 8010700:	f104 0020 	add.w	r0, r4, #32
 8010704:	f008 fece 	bl	80194a4 <geometry_msgs__msg__Transform__fini>
 8010708:	4544      	cmp	r4, r8
 801070a:	f1a4 0458 	sub.w	r4, r4, #88	@ 0x58
 801070e:	d1f0      	bne.n	80106f2 <geometry_msgs__msg__TransformStamped__Sequence__init+0x86>
 8010710:	9b02      	ldr	r3, [sp, #8]
 8010712:	4649      	mov	r1, r9
 8010714:	4640      	mov	r0, r8
 8010716:	4798      	blx	r3
 8010718:	2000      	movs	r0, #0
 801071a:	e004      	b.n	8010726 <geometry_msgs__msg__TransformStamped__Sequence__init+0xba>
 801071c:	46b0      	mov	r8, r6
 801071e:	e9c7 8600 	strd	r8, r6, [r7]
 8010722:	60be      	str	r6, [r7, #8]
 8010724:	2001      	movs	r0, #1
 8010726:	b007      	add	sp, #28
 8010728:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801072c:	4628      	mov	r0, r5
 801072e:	f008 fbdd 	bl	8018eec <std_msgs__msg__Header__fini>
 8010732:	4650      	mov	r0, sl
 8010734:	f008 fb2a 	bl	8018d8c <rosidl_runtime_c__String__fini>
 8010738:	f105 0020 	add.w	r0, r5, #32
 801073c:	f008 feb2 	bl	80194a4 <geometry_msgs__msg__Transform__fini>
 8010740:	e7d0      	b.n	80106e4 <geometry_msgs__msg__TransformStamped__Sequence__init+0x78>
 8010742:	4628      	mov	r0, r5
 8010744:	f008 fbd2 	bl	8018eec <std_msgs__msg__Header__fini>
 8010748:	4650      	mov	r0, sl
 801074a:	f008 fb1f 	bl	8018d8c <rosidl_runtime_c__String__fini>
 801074e:	4658      	mov	r0, fp
 8010750:	f008 fea8 	bl	80194a4 <geometry_msgs__msg__Transform__fini>
 8010754:	e7c6      	b.n	80106e4 <geometry_msgs__msg__TransformStamped__Sequence__init+0x78>
 8010756:	2000      	movs	r0, #0
 8010758:	4770      	bx	lr
 801075a:	bf00      	nop

0801075c <geometry_msgs__msg__TransformStamped__Sequence__fini>:
 801075c:	b360      	cbz	r0, 80107b8 <geometry_msgs__msg__TransformStamped__Sequence__fini+0x5c>
 801075e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010760:	4606      	mov	r6, r0
 8010762:	b087      	sub	sp, #28
 8010764:	a801      	add	r0, sp, #4
 8010766:	f7fe feaf 	bl	800f4c8 <rcutils_get_default_allocator>
 801076a:	6833      	ldr	r3, [r6, #0]
 801076c:	b1f3      	cbz	r3, 80107ac <geometry_msgs__msg__TransformStamped__Sequence__fini+0x50>
 801076e:	68b2      	ldr	r2, [r6, #8]
 8010770:	b1a2      	cbz	r2, 801079c <geometry_msgs__msg__TransformStamped__Sequence__fini+0x40>
 8010772:	2500      	movs	r5, #0
 8010774:	2758      	movs	r7, #88	@ 0x58
 8010776:	fb07 3405 	mla	r4, r7, r5, r3
 801077a:	4620      	mov	r0, r4
 801077c:	b1c4      	cbz	r4, 80107b0 <geometry_msgs__msg__TransformStamped__Sequence__fini+0x54>
 801077e:	f008 fbb5 	bl	8018eec <std_msgs__msg__Header__fini>
 8010782:	f104 0014 	add.w	r0, r4, #20
 8010786:	f008 fb01 	bl	8018d8c <rosidl_runtime_c__String__fini>
 801078a:	f104 0020 	add.w	r0, r4, #32
 801078e:	f008 fe89 	bl	80194a4 <geometry_msgs__msg__Transform__fini>
 8010792:	68b2      	ldr	r2, [r6, #8]
 8010794:	6833      	ldr	r3, [r6, #0]
 8010796:	3501      	adds	r5, #1
 8010798:	4295      	cmp	r5, r2
 801079a:	d3ec      	bcc.n	8010776 <geometry_msgs__msg__TransformStamped__Sequence__fini+0x1a>
 801079c:	4618      	mov	r0, r3
 801079e:	9a02      	ldr	r2, [sp, #8]
 80107a0:	9905      	ldr	r1, [sp, #20]
 80107a2:	4790      	blx	r2
 80107a4:	2300      	movs	r3, #0
 80107a6:	e9c6 3300 	strd	r3, r3, [r6]
 80107aa:	60b3      	str	r3, [r6, #8]
 80107ac:	b007      	add	sp, #28
 80107ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80107b0:	3501      	adds	r5, #1
 80107b2:	4295      	cmp	r5, r2
 80107b4:	d3df      	bcc.n	8010776 <geometry_msgs__msg__TransformStamped__Sequence__fini+0x1a>
 80107b6:	e7f1      	b.n	801079c <geometry_msgs__msg__TransformStamped__Sequence__fini+0x40>
 80107b8:	4770      	bx	lr
 80107ba:	bf00      	nop

080107bc <geometry_msgs__msg__Twist__get_type_hash>:
 80107bc:	4800      	ldr	r0, [pc, #0]	@ (80107c0 <geometry_msgs__msg__Twist__get_type_hash+0x4>)
 80107be:	4770      	bx	lr
 80107c0:	2000063c 	.word	0x2000063c

080107c4 <geometry_msgs__msg__Twist__get_type_description>:
 80107c4:	b510      	push	{r4, lr}
 80107c6:	4c08      	ldr	r4, [pc, #32]	@ (80107e8 <geometry_msgs__msg__Twist__get_type_description+0x24>)
 80107c8:	7820      	ldrb	r0, [r4, #0]
 80107ca:	b108      	cbz	r0, 80107d0 <geometry_msgs__msg__Twist__get_type_description+0xc>
 80107cc:	4807      	ldr	r0, [pc, #28]	@ (80107ec <geometry_msgs__msg__Twist__get_type_description+0x28>)
 80107ce:	bd10      	pop	{r4, pc}
 80107d0:	f000 f86c 	bl	80108ac <geometry_msgs__msg__Vector3__get_type_description>
 80107d4:	300c      	adds	r0, #12
 80107d6:	c807      	ldmia	r0, {r0, r1, r2}
 80107d8:	4b05      	ldr	r3, [pc, #20]	@ (80107f0 <geometry_msgs__msg__Twist__get_type_description+0x2c>)
 80107da:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80107de:	2301      	movs	r3, #1
 80107e0:	4802      	ldr	r0, [pc, #8]	@ (80107ec <geometry_msgs__msg__Twist__get_type_description+0x28>)
 80107e2:	7023      	strb	r3, [r4, #0]
 80107e4:	bd10      	pop	{r4, pc}
 80107e6:	bf00      	nop
 80107e8:	20011041 	.word	0x20011041
 80107ec:	08020224 	.word	0x08020224
 80107f0:	200006e4 	.word	0x200006e4

080107f4 <geometry_msgs__msg__Twist__get_individual_type_description_source>:
 80107f4:	4800      	ldr	r0, [pc, #0]	@ (80107f8 <geometry_msgs__msg__Twist__get_individual_type_description_source+0x4>)
 80107f6:	4770      	bx	lr
 80107f8:	08020200 	.word	0x08020200

080107fc <geometry_msgs__msg__Twist__get_type_description_sources>:
 80107fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80107fe:	4e0f      	ldr	r6, [pc, #60]	@ (801083c <geometry_msgs__msg__Twist__get_type_description_sources+0x40>)
 8010800:	7837      	ldrb	r7, [r6, #0]
 8010802:	b10f      	cbz	r7, 8010808 <geometry_msgs__msg__Twist__get_type_description_sources+0xc>
 8010804:	480e      	ldr	r0, [pc, #56]	@ (8010840 <geometry_msgs__msg__Twist__get_type_description_sources+0x44>)
 8010806:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010808:	4d0e      	ldr	r5, [pc, #56]	@ (8010844 <geometry_msgs__msg__Twist__get_type_description_sources+0x48>)
 801080a:	4c0f      	ldr	r4, [pc, #60]	@ (8010848 <geometry_msgs__msg__Twist__get_type_description_sources+0x4c>)
 801080c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801080e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8010810:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8010812:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8010814:	682b      	ldr	r3, [r5, #0]
 8010816:	f844 3b04 	str.w	r3, [r4], #4
 801081a:	4638      	mov	r0, r7
 801081c:	f000 f852 	bl	80108c4 <geometry_msgs__msg__Vector3__get_individual_type_description_source>
 8010820:	2301      	movs	r3, #1
 8010822:	4684      	mov	ip, r0
 8010824:	7033      	strb	r3, [r6, #0]
 8010826:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801082a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801082c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010830:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8010832:	f8dc 3000 	ldr.w	r3, [ip]
 8010836:	4802      	ldr	r0, [pc, #8]	@ (8010840 <geometry_msgs__msg__Twist__get_type_description_sources+0x44>)
 8010838:	6023      	str	r3, [r4, #0]
 801083a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801083c:	20011040 	.word	0x20011040
 8010840:	080201f4 	.word	0x080201f4
 8010844:	08020200 	.word	0x08020200
 8010848:	20010ff8 	.word	0x20010ff8

0801084c <geometry_msgs__msg__Twist__init>:
 801084c:	b1d8      	cbz	r0, 8010886 <geometry_msgs__msg__Twist__init+0x3a>
 801084e:	b538      	push	{r3, r4, r5, lr}
 8010850:	4604      	mov	r4, r0
 8010852:	f000 f857 	bl	8010904 <geometry_msgs__msg__Vector3__init>
 8010856:	b130      	cbz	r0, 8010866 <geometry_msgs__msg__Twist__init+0x1a>
 8010858:	f104 0518 	add.w	r5, r4, #24
 801085c:	4628      	mov	r0, r5
 801085e:	f000 f851 	bl	8010904 <geometry_msgs__msg__Vector3__init>
 8010862:	b148      	cbz	r0, 8010878 <geometry_msgs__msg__Twist__init+0x2c>
 8010864:	bd38      	pop	{r3, r4, r5, pc}
 8010866:	4620      	mov	r0, r4
 8010868:	f000 f850 	bl	801090c <geometry_msgs__msg__Vector3__fini>
 801086c:	f104 0018 	add.w	r0, r4, #24
 8010870:	f000 f84c 	bl	801090c <geometry_msgs__msg__Vector3__fini>
 8010874:	2000      	movs	r0, #0
 8010876:	bd38      	pop	{r3, r4, r5, pc}
 8010878:	4620      	mov	r0, r4
 801087a:	f000 f847 	bl	801090c <geometry_msgs__msg__Vector3__fini>
 801087e:	4628      	mov	r0, r5
 8010880:	f000 f844 	bl	801090c <geometry_msgs__msg__Vector3__fini>
 8010884:	e7f6      	b.n	8010874 <geometry_msgs__msg__Twist__init+0x28>
 8010886:	2000      	movs	r0, #0
 8010888:	4770      	bx	lr
 801088a:	bf00      	nop

0801088c <geometry_msgs__msg__Twist__fini>:
 801088c:	b148      	cbz	r0, 80108a2 <geometry_msgs__msg__Twist__fini+0x16>
 801088e:	b510      	push	{r4, lr}
 8010890:	4604      	mov	r4, r0
 8010892:	f000 f83b 	bl	801090c <geometry_msgs__msg__Vector3__fini>
 8010896:	f104 0018 	add.w	r0, r4, #24
 801089a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801089e:	f000 b835 	b.w	801090c <geometry_msgs__msg__Vector3__fini>
 80108a2:	4770      	bx	lr

080108a4 <geometry_msgs__msg__Vector3__get_type_hash>:
 80108a4:	4800      	ldr	r0, [pc, #0]	@ (80108a8 <geometry_msgs__msg__Vector3__get_type_hash+0x4>)
 80108a6:	4770      	bx	lr
 80108a8:	200007c4 	.word	0x200007c4

080108ac <geometry_msgs__msg__Vector3__get_type_description>:
 80108ac:	4b03      	ldr	r3, [pc, #12]	@ (80108bc <geometry_msgs__msg__Vector3__get_type_description+0x10>)
 80108ae:	781a      	ldrb	r2, [r3, #0]
 80108b0:	b90a      	cbnz	r2, 80108b6 <geometry_msgs__msg__Vector3__get_type_description+0xa>
 80108b2:	2201      	movs	r2, #1
 80108b4:	701a      	strb	r2, [r3, #0]
 80108b6:	4802      	ldr	r0, [pc, #8]	@ (80108c0 <geometry_msgs__msg__Vector3__get_type_description+0x14>)
 80108b8:	4770      	bx	lr
 80108ba:	bf00      	nop
 80108bc:	20011069 	.word	0x20011069
 80108c0:	08020278 	.word	0x08020278

080108c4 <geometry_msgs__msg__Vector3__get_individual_type_description_source>:
 80108c4:	4800      	ldr	r0, [pc, #0]	@ (80108c8 <geometry_msgs__msg__Vector3__get_individual_type_description_source+0x4>)
 80108c6:	4770      	bx	lr
 80108c8:	08020254 	.word	0x08020254

080108cc <geometry_msgs__msg__Vector3__get_type_description_sources>:
 80108cc:	4b09      	ldr	r3, [pc, #36]	@ (80108f4 <geometry_msgs__msg__Vector3__get_type_description_sources+0x28>)
 80108ce:	781a      	ldrb	r2, [r3, #0]
 80108d0:	b96a      	cbnz	r2, 80108ee <geometry_msgs__msg__Vector3__get_type_description_sources+0x22>
 80108d2:	b430      	push	{r4, r5}
 80108d4:	4d08      	ldr	r5, [pc, #32]	@ (80108f8 <geometry_msgs__msg__Vector3__get_type_description_sources+0x2c>)
 80108d6:	4c09      	ldr	r4, [pc, #36]	@ (80108fc <geometry_msgs__msg__Vector3__get_type_description_sources+0x30>)
 80108d8:	2201      	movs	r2, #1
 80108da:	701a      	strb	r2, [r3, #0]
 80108dc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80108de:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80108e0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80108e2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80108e4:	682b      	ldr	r3, [r5, #0]
 80108e6:	4806      	ldr	r0, [pc, #24]	@ (8010900 <geometry_msgs__msg__Vector3__get_type_description_sources+0x34>)
 80108e8:	6023      	str	r3, [r4, #0]
 80108ea:	bc30      	pop	{r4, r5}
 80108ec:	4770      	bx	lr
 80108ee:	4804      	ldr	r0, [pc, #16]	@ (8010900 <geometry_msgs__msg__Vector3__get_type_description_sources+0x34>)
 80108f0:	4770      	bx	lr
 80108f2:	bf00      	nop
 80108f4:	20011068 	.word	0x20011068
 80108f8:	08020254 	.word	0x08020254
 80108fc:	20011044 	.word	0x20011044
 8010900:	08020248 	.word	0x08020248

08010904 <geometry_msgs__msg__Vector3__init>:
 8010904:	3800      	subs	r0, #0
 8010906:	bf18      	it	ne
 8010908:	2001      	movne	r0, #1
 801090a:	4770      	bx	lr

0801090c <geometry_msgs__msg__Vector3__fini>:
 801090c:	4770      	bx	lr
 801090e:	bf00      	nop

08010910 <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__size_function__PoseWithCovariance__covariance>:
 8010910:	2024      	movs	r0, #36	@ 0x24
 8010912:	4770      	bx	lr

08010914 <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__get_const_function__PoseWithCovariance__covariance>:
 8010914:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 8010918:	4770      	bx	lr
 801091a:	bf00      	nop

0801091c <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__fetch_function__PoseWithCovariance__covariance>:
 801091c:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 8010920:	e9d0 0100 	ldrd	r0, r1, [r0]
 8010924:	e9c2 0100 	strd	r0, r1, [r2]
 8010928:	4770      	bx	lr
 801092a:	bf00      	nop

0801092c <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__assign_function__PoseWithCovariance__covariance>:
 801092c:	e9d2 2300 	ldrd	r2, r3, [r2]
 8010930:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 8010934:	e9c0 2300 	strd	r2, r3, [r0]
 8010938:	4770      	bx	lr
 801093a:	bf00      	nop

0801093c <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__PoseWithCovariance_init_function>:
 801093c:	f008 bcf0 	b.w	8019320 <geometry_msgs__msg__PoseWithCovariance__init>

08010940 <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__PoseWithCovariance_fini_function>:
 8010940:	f008 bcfc 	b.w	801933c <geometry_msgs__msg__PoseWithCovariance__fini>

08010944 <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__get_function__PoseWithCovariance__covariance>:
 8010944:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 8010948:	4770      	bx	lr
 801094a:	bf00      	nop

0801094c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>:
 801094c:	b508      	push	{r3, lr}
 801094e:	f008 fed3 	bl	80196f8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose>
 8010952:	4b06      	ldr	r3, [pc, #24]	@ (801096c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x20>)
 8010954:	4906      	ldr	r1, [pc, #24]	@ (8010970 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x24>)
 8010956:	681a      	ldr	r2, [r3, #0]
 8010958:	60c8      	str	r0, [r1, #12]
 801095a:	b10a      	cbz	r2, 8010960 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x14>
 801095c:	4803      	ldr	r0, [pc, #12]	@ (801096c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x20>)
 801095e:	bd08      	pop	{r3, pc}
 8010960:	4a04      	ldr	r2, [pc, #16]	@ (8010974 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x28>)
 8010962:	4802      	ldr	r0, [pc, #8]	@ (801096c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x20>)
 8010964:	6812      	ldr	r2, [r2, #0]
 8010966:	601a      	str	r2, [r3, #0]
 8010968:	bd08      	pop	{r3, pc}
 801096a:	bf00      	nop
 801096c:	200009e8 	.word	0x200009e8
 8010970:	20000a00 	.word	0x20000a00
 8010974:	20000408 	.word	0x20000408

08010978 <geometry_msgs__msg__TransformStamped__rosidl_typesupport_introspection_c__TransformStamped_init_function>:
 8010978:	f7ff be30 	b.w	80105dc <geometry_msgs__msg__TransformStamped__init>

0801097c <geometry_msgs__msg__TransformStamped__rosidl_typesupport_introspection_c__TransformStamped_fini_function>:
 801097c:	f7ff be66 	b.w	801064c <geometry_msgs__msg__TransformStamped__fini>

08010980 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped>:
 8010980:	b510      	push	{r4, lr}
 8010982:	f7ff fbf7 	bl	8010174 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header>
 8010986:	4c08      	ldr	r4, [pc, #32]	@ (80109a8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped+0x28>)
 8010988:	60e0      	str	r0, [r4, #12]
 801098a:	f008 fee3 	bl	8019754 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform>
 801098e:	4b07      	ldr	r3, [pc, #28]	@ (80109ac <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped+0x2c>)
 8010990:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
 8010994:	681a      	ldr	r2, [r3, #0]
 8010996:	b10a      	cbz	r2, 801099c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped+0x1c>
 8010998:	4804      	ldr	r0, [pc, #16]	@ (80109ac <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped+0x2c>)
 801099a:	bd10      	pop	{r4, pc}
 801099c:	4a04      	ldr	r2, [pc, #16]	@ (80109b0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped+0x30>)
 801099e:	4803      	ldr	r0, [pc, #12]	@ (80109ac <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped+0x2c>)
 80109a0:	6812      	ldr	r2, [r2, #0]
 80109a2:	601a      	str	r2, [r3, #0]
 80109a4:	bd10      	pop	{r4, pc}
 80109a6:	bf00      	nop
 80109a8:	20000a90 	.word	0x20000a90
 80109ac:	20000a78 	.word	0x20000a78
 80109b0:	20000408 	.word	0x20000408

080109b4 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__size_function__TwistWithCovariance__covariance>:
 80109b4:	2024      	movs	r0, #36	@ 0x24
 80109b6:	4770      	bx	lr

080109b8 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__get_const_function__TwistWithCovariance__covariance>:
 80109b8:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 80109bc:	4770      	bx	lr
 80109be:	bf00      	nop

080109c0 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__fetch_function__TwistWithCovariance__covariance>:
 80109c0:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 80109c4:	e9d0 0100 	ldrd	r0, r1, [r0]
 80109c8:	e9c2 0100 	strd	r0, r1, [r2]
 80109cc:	4770      	bx	lr
 80109ce:	bf00      	nop

080109d0 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__assign_function__TwistWithCovariance__covariance>:
 80109d0:	e9d2 2300 	ldrd	r2, r3, [r2]
 80109d4:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 80109d8:	e9c0 2300 	strd	r2, r3, [r0]
 80109dc:	4770      	bx	lr
 80109de:	bf00      	nop

080109e0 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__TwistWithCovariance_init_function>:
 80109e0:	f008 be74 	b.w	80196cc <geometry_msgs__msg__TwistWithCovariance__init>

080109e4 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__TwistWithCovariance_fini_function>:
 80109e4:	f008 be80 	b.w	80196e8 <geometry_msgs__msg__TwistWithCovariance__fini>

080109e8 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__get_function__TwistWithCovariance__covariance>:
 80109e8:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 80109ec:	4770      	bx	lr
 80109ee:	bf00      	nop

080109f0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>:
 80109f0:	b508      	push	{r3, lr}
 80109f2:	f7fb ffb5 	bl	800c960 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist>
 80109f6:	4b06      	ldr	r3, [pc, #24]	@ (8010a10 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x20>)
 80109f8:	4906      	ldr	r1, [pc, #24]	@ (8010a14 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x24>)
 80109fa:	681a      	ldr	r2, [r3, #0]
 80109fc:	60c8      	str	r0, [r1, #12]
 80109fe:	b10a      	cbz	r2, 8010a04 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x14>
 8010a00:	4803      	ldr	r0, [pc, #12]	@ (8010a10 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x20>)
 8010a02:	bd08      	pop	{r3, pc}
 8010a04:	4a04      	ldr	r2, [pc, #16]	@ (8010a18 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x28>)
 8010a06:	4802      	ldr	r0, [pc, #8]	@ (8010a10 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x20>)
 8010a08:	6812      	ldr	r2, [r2, #0]
 8010a0a:	601a      	str	r2, [r3, #0]
 8010a0c:	bd08      	pop	{r3, pc}
 8010a0e:	bf00      	nop
 8010a10:	20000b44 	.word	0x20000b44
 8010a14:	20000b5c 	.word	0x20000b5c
 8010a18:	20000408 	.word	0x20000408

08010a1c <get_serialized_size_geometry_msgs__msg__PoseWithCovariance>:
 8010a1c:	b538      	push	{r3, r4, r5, lr}
 8010a1e:	b158      	cbz	r0, 8010a38 <get_serialized_size_geometry_msgs__msg__PoseWithCovariance+0x1c>
 8010a20:	460d      	mov	r5, r1
 8010a22:	f008 feaf 	bl	8019784 <get_serialized_size_geometry_msgs__msg__Pose>
 8010a26:	182c      	adds	r4, r5, r0
 8010a28:	2108      	movs	r1, #8
 8010a2a:	4620      	mov	r0, r4
 8010a2c:	f7fd fbb4 	bl	800e198 <ucdr_alignment>
 8010a30:	f5c5 7590 	rsb	r5, r5, #288	@ 0x120
 8010a34:	4405      	add	r5, r0
 8010a36:	1928      	adds	r0, r5, r4
 8010a38:	bd38      	pop	{r3, r4, r5, pc}
 8010a3a:	bf00      	nop

08010a3c <_PoseWithCovariance__cdr_deserialize>:
 8010a3c:	b538      	push	{r3, r4, r5, lr}
 8010a3e:	460c      	mov	r4, r1
 8010a40:	b179      	cbz	r1, 8010a62 <_PoseWithCovariance__cdr_deserialize+0x26>
 8010a42:	4605      	mov	r5, r0
 8010a44:	f008 ff0a 	bl	801985c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Pose>
 8010a48:	6843      	ldr	r3, [r0, #4]
 8010a4a:	4621      	mov	r1, r4
 8010a4c:	68db      	ldr	r3, [r3, #12]
 8010a4e:	4628      	mov	r0, r5
 8010a50:	4798      	blx	r3
 8010a52:	f104 0138 	add.w	r1, r4, #56	@ 0x38
 8010a56:	4628      	mov	r0, r5
 8010a58:	2224      	movs	r2, #36	@ 0x24
 8010a5a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010a5e:	f000 badf 	b.w	8011020 <ucdr_deserialize_array_double>
 8010a62:	4608      	mov	r0, r1
 8010a64:	bd38      	pop	{r3, r4, r5, pc}
 8010a66:	bf00      	nop

08010a68 <_PoseWithCovariance__cdr_serialize>:
 8010a68:	b188      	cbz	r0, 8010a8e <_PoseWithCovariance__cdr_serialize+0x26>
 8010a6a:	b538      	push	{r3, r4, r5, lr}
 8010a6c:	460d      	mov	r5, r1
 8010a6e:	4604      	mov	r4, r0
 8010a70:	f008 fef4 	bl	801985c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Pose>
 8010a74:	6843      	ldr	r3, [r0, #4]
 8010a76:	4629      	mov	r1, r5
 8010a78:	689b      	ldr	r3, [r3, #8]
 8010a7a:	4620      	mov	r0, r4
 8010a7c:	4798      	blx	r3
 8010a7e:	f104 0138 	add.w	r1, r4, #56	@ 0x38
 8010a82:	4628      	mov	r0, r5
 8010a84:	2224      	movs	r2, #36	@ 0x24
 8010a86:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010a8a:	f000 ba75 	b.w	8010f78 <ucdr_serialize_array_double>
 8010a8e:	4770      	bx	lr

08010a90 <_PoseWithCovariance__get_serialized_size>:
 8010a90:	b158      	cbz	r0, 8010aaa <_PoseWithCovariance__get_serialized_size+0x1a>
 8010a92:	b510      	push	{r4, lr}
 8010a94:	2100      	movs	r1, #0
 8010a96:	f008 fe75 	bl	8019784 <get_serialized_size_geometry_msgs__msg__Pose>
 8010a9a:	2108      	movs	r1, #8
 8010a9c:	4604      	mov	r4, r0
 8010a9e:	f7fd fb7b 	bl	800e198 <ucdr_alignment>
 8010aa2:	4420      	add	r0, r4
 8010aa4:	f500 7090 	add.w	r0, r0, #288	@ 0x120
 8010aa8:	bd10      	pop	{r4, pc}
 8010aaa:	4770      	bx	lr

08010aac <_PoseWithCovariance__max_serialized_size>:
 8010aac:	b510      	push	{r4, lr}
 8010aae:	b082      	sub	sp, #8
 8010ab0:	2301      	movs	r3, #1
 8010ab2:	2100      	movs	r1, #0
 8010ab4:	f10d 0007 	add.w	r0, sp, #7
 8010ab8:	f88d 3007 	strb.w	r3, [sp, #7]
 8010abc:	f008 fec0 	bl	8019840 <max_serialized_size_geometry_msgs__msg__Pose>
 8010ac0:	2108      	movs	r1, #8
 8010ac2:	4604      	mov	r4, r0
 8010ac4:	f7fd fb68 	bl	800e198 <ucdr_alignment>
 8010ac8:	4420      	add	r0, r4
 8010aca:	f500 7090 	add.w	r0, r0, #288	@ 0x120
 8010ace:	b002      	add	sp, #8
 8010ad0:	bd10      	pop	{r4, pc}
 8010ad2:	bf00      	nop

08010ad4 <max_serialized_size_geometry_msgs__msg__PoseWithCovariance>:
 8010ad4:	b538      	push	{r3, r4, r5, lr}
 8010ad6:	2301      	movs	r3, #1
 8010ad8:	7003      	strb	r3, [r0, #0]
 8010ada:	460c      	mov	r4, r1
 8010adc:	f008 feb0 	bl	8019840 <max_serialized_size_geometry_msgs__msg__Pose>
 8010ae0:	1825      	adds	r5, r4, r0
 8010ae2:	2108      	movs	r1, #8
 8010ae4:	4628      	mov	r0, r5
 8010ae6:	f7fd fb57 	bl	800e198 <ucdr_alignment>
 8010aea:	f5c4 7490 	rsb	r4, r4, #288	@ 0x120
 8010aee:	4420      	add	r0, r4
 8010af0:	4428      	add	r0, r5
 8010af2:	bd38      	pop	{r3, r4, r5, pc}

08010af4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>:
 8010af4:	4800      	ldr	r0, [pc, #0]	@ (8010af8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x4>)
 8010af6:	4770      	bx	lr
 8010af8:	20000bd4 	.word	0x20000bd4

08010afc <get_serialized_size_geometry_msgs__msg__TransformStamped>:
 8010afc:	b570      	push	{r4, r5, r6, lr}
 8010afe:	4604      	mov	r4, r0
 8010b00:	b198      	cbz	r0, 8010b2a <get_serialized_size_geometry_msgs__msg__TransformStamped+0x2e>
 8010b02:	460d      	mov	r5, r1
 8010b04:	f7ff fb5a 	bl	80101bc <get_serialized_size_std_msgs__msg__Header>
 8010b08:	182e      	adds	r6, r5, r0
 8010b0a:	2104      	movs	r1, #4
 8010b0c:	4630      	mov	r0, r6
 8010b0e:	f7fd fb43 	bl	800e198 <ucdr_alignment>
 8010b12:	69a3      	ldr	r3, [r4, #24]
 8010b14:	4602      	mov	r2, r0
 8010b16:	f104 0020 	add.w	r0, r4, #32
 8010b1a:	1d5c      	adds	r4, r3, #5
 8010b1c:	4414      	add	r4, r2
 8010b1e:	4434      	add	r4, r6
 8010b20:	4621      	mov	r1, r4
 8010b22:	f008 ff57 	bl	80199d4 <get_serialized_size_geometry_msgs__msg__Transform>
 8010b26:	1b40      	subs	r0, r0, r5
 8010b28:	4420      	add	r0, r4
 8010b2a:	bd70      	pop	{r4, r5, r6, pc}

08010b2c <_TransformStamped__cdr_deserialize>:
 8010b2c:	b570      	push	{r4, r5, r6, lr}
 8010b2e:	460c      	mov	r4, r1
 8010b30:	b082      	sub	sp, #8
 8010b32:	b309      	cbz	r1, 8010b78 <_TransformStamped__cdr_deserialize+0x4c>
 8010b34:	4605      	mov	r5, r0
 8010b36:	f7ff fbc3 	bl	80102c0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 8010b3a:	6843      	ldr	r3, [r0, #4]
 8010b3c:	4621      	mov	r1, r4
 8010b3e:	68db      	ldr	r3, [r3, #12]
 8010b40:	4628      	mov	r0, r5
 8010b42:	4798      	blx	r3
 8010b44:	69e6      	ldr	r6, [r4, #28]
 8010b46:	6961      	ldr	r1, [r4, #20]
 8010b48:	ab01      	add	r3, sp, #4
 8010b4a:	4632      	mov	r2, r6
 8010b4c:	4628      	mov	r0, r5
 8010b4e:	f000 facf 	bl	80110f0 <ucdr_deserialize_sequence_char>
 8010b52:	9b01      	ldr	r3, [sp, #4]
 8010b54:	b960      	cbnz	r0, 8010b70 <_TransformStamped__cdr_deserialize+0x44>
 8010b56:	429e      	cmp	r6, r3
 8010b58:	d311      	bcc.n	8010b7e <_TransformStamped__cdr_deserialize+0x52>
 8010b5a:	f008 ffa7 	bl	8019aac <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Transform>
 8010b5e:	6843      	ldr	r3, [r0, #4]
 8010b60:	68db      	ldr	r3, [r3, #12]
 8010b62:	f104 0120 	add.w	r1, r4, #32
 8010b66:	4628      	mov	r0, r5
 8010b68:	b002      	add	sp, #8
 8010b6a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010b6e:	4718      	bx	r3
 8010b70:	b103      	cbz	r3, 8010b74 <_TransformStamped__cdr_deserialize+0x48>
 8010b72:	3b01      	subs	r3, #1
 8010b74:	61a3      	str	r3, [r4, #24]
 8010b76:	e7f0      	b.n	8010b5a <_TransformStamped__cdr_deserialize+0x2e>
 8010b78:	4608      	mov	r0, r1
 8010b7a:	b002      	add	sp, #8
 8010b7c:	bd70      	pop	{r4, r5, r6, pc}
 8010b7e:	2101      	movs	r1, #1
 8010b80:	75a8      	strb	r0, [r5, #22]
 8010b82:	7569      	strb	r1, [r5, #21]
 8010b84:	61a0      	str	r0, [r4, #24]
 8010b86:	4628      	mov	r0, r5
 8010b88:	f7fd fb1c 	bl	800e1c4 <ucdr_align_to>
 8010b8c:	9901      	ldr	r1, [sp, #4]
 8010b8e:	4628      	mov	r0, r5
 8010b90:	f7fd fb4e 	bl	800e230 <ucdr_advance_buffer>
 8010b94:	e7e1      	b.n	8010b5a <_TransformStamped__cdr_deserialize+0x2e>
 8010b96:	bf00      	nop

08010b98 <_TransformStamped__cdr_serialize>:
 8010b98:	b308      	cbz	r0, 8010bde <_TransformStamped__cdr_serialize+0x46>
 8010b9a:	b570      	push	{r4, r5, r6, lr}
 8010b9c:	4604      	mov	r4, r0
 8010b9e:	460e      	mov	r6, r1
 8010ba0:	f7ff fb8e 	bl	80102c0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 8010ba4:	6843      	ldr	r3, [r0, #4]
 8010ba6:	4631      	mov	r1, r6
 8010ba8:	689b      	ldr	r3, [r3, #8]
 8010baa:	4620      	mov	r0, r4
 8010bac:	4798      	blx	r3
 8010bae:	6965      	ldr	r5, [r4, #20]
 8010bb0:	b195      	cbz	r5, 8010bd8 <_TransformStamped__cdr_serialize+0x40>
 8010bb2:	4628      	mov	r0, r5
 8010bb4:	f7ef fb74 	bl	80002a0 <strlen>
 8010bb8:	1c42      	adds	r2, r0, #1
 8010bba:	4629      	mov	r1, r5
 8010bbc:	61a0      	str	r0, [r4, #24]
 8010bbe:	4630      	mov	r0, r6
 8010bc0:	f000 fa84 	bl	80110cc <ucdr_serialize_sequence_char>
 8010bc4:	f008 ff72 	bl	8019aac <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Transform>
 8010bc8:	6843      	ldr	r3, [r0, #4]
 8010bca:	4631      	mov	r1, r6
 8010bcc:	f104 0020 	add.w	r0, r4, #32
 8010bd0:	689b      	ldr	r3, [r3, #8]
 8010bd2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010bd6:	4718      	bx	r3
 8010bd8:	462a      	mov	r2, r5
 8010bda:	4628      	mov	r0, r5
 8010bdc:	e7ed      	b.n	8010bba <_TransformStamped__cdr_serialize+0x22>
 8010bde:	4770      	bx	lr

08010be0 <_TransformStamped__max_serialized_size>:
 8010be0:	b510      	push	{r4, lr}
 8010be2:	b082      	sub	sp, #8
 8010be4:	2301      	movs	r3, #1
 8010be6:	2100      	movs	r1, #0
 8010be8:	f10d 0007 	add.w	r0, sp, #7
 8010bec:	f88d 3007 	strb.w	r3, [sp, #7]
 8010bf0:	f7ff fb5c 	bl	80102ac <max_serialized_size_std_msgs__msg__Header>
 8010bf4:	2300      	movs	r3, #0
 8010bf6:	4604      	mov	r4, r0
 8010bf8:	4601      	mov	r1, r0
 8010bfa:	f10d 0007 	add.w	r0, sp, #7
 8010bfe:	f88d 3007 	strb.w	r3, [sp, #7]
 8010c02:	f008 ff45 	bl	8019a90 <max_serialized_size_geometry_msgs__msg__Transform>
 8010c06:	4420      	add	r0, r4
 8010c08:	b002      	add	sp, #8
 8010c0a:	bd10      	pop	{r4, pc}

08010c0c <_TransformStamped__get_serialized_size>:
 8010c0c:	b538      	push	{r3, r4, r5, lr}
 8010c0e:	4604      	mov	r4, r0
 8010c10:	b188      	cbz	r0, 8010c36 <_TransformStamped__get_serialized_size+0x2a>
 8010c12:	2100      	movs	r1, #0
 8010c14:	f7ff fad2 	bl	80101bc <get_serialized_size_std_msgs__msg__Header>
 8010c18:	2104      	movs	r1, #4
 8010c1a:	4605      	mov	r5, r0
 8010c1c:	f7fd fabc 	bl	800e198 <ucdr_alignment>
 8010c20:	69a1      	ldr	r1, [r4, #24]
 8010c22:	4603      	mov	r3, r0
 8010c24:	f104 0020 	add.w	r0, r4, #32
 8010c28:	1d4c      	adds	r4, r1, #5
 8010c2a:	442c      	add	r4, r5
 8010c2c:	441c      	add	r4, r3
 8010c2e:	4621      	mov	r1, r4
 8010c30:	f008 fed0 	bl	80199d4 <get_serialized_size_geometry_msgs__msg__Transform>
 8010c34:	4420      	add	r0, r4
 8010c36:	bd38      	pop	{r3, r4, r5, pc}

08010c38 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped>:
 8010c38:	4800      	ldr	r0, [pc, #0]	@ (8010c3c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped+0x4>)
 8010c3a:	4770      	bx	lr
 8010c3c:	20000c08 	.word	0x20000c08

08010c40 <get_serialized_size_geometry_msgs__msg__TwistWithCovariance>:
 8010c40:	b538      	push	{r3, r4, r5, lr}
 8010c42:	b158      	cbz	r0, 8010c5c <get_serialized_size_geometry_msgs__msg__TwistWithCovariance+0x1c>
 8010c44:	460d      	mov	r5, r1
 8010c46:	f7fb feb5 	bl	800c9b4 <get_serialized_size_geometry_msgs__msg__Twist>
 8010c4a:	182c      	adds	r4, r5, r0
 8010c4c:	2108      	movs	r1, #8
 8010c4e:	4620      	mov	r0, r4
 8010c50:	f7fd faa2 	bl	800e198 <ucdr_alignment>
 8010c54:	f5c5 7590 	rsb	r5, r5, #288	@ 0x120
 8010c58:	4405      	add	r5, r0
 8010c5a:	1928      	adds	r0, r5, r4
 8010c5c:	bd38      	pop	{r3, r4, r5, pc}
 8010c5e:	bf00      	nop

08010c60 <_TwistWithCovariance__cdr_deserialize>:
 8010c60:	b538      	push	{r3, r4, r5, lr}
 8010c62:	460c      	mov	r4, r1
 8010c64:	b179      	cbz	r1, 8010c86 <_TwistWithCovariance__cdr_deserialize+0x26>
 8010c66:	4605      	mov	r5, r0
 8010c68:	f7fb ff10 	bl	800ca8c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Twist>
 8010c6c:	6843      	ldr	r3, [r0, #4]
 8010c6e:	4621      	mov	r1, r4
 8010c70:	68db      	ldr	r3, [r3, #12]
 8010c72:	4628      	mov	r0, r5
 8010c74:	4798      	blx	r3
 8010c76:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 8010c7a:	4628      	mov	r0, r5
 8010c7c:	2224      	movs	r2, #36	@ 0x24
 8010c7e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010c82:	f000 b9cd 	b.w	8011020 <ucdr_deserialize_array_double>
 8010c86:	4608      	mov	r0, r1
 8010c88:	bd38      	pop	{r3, r4, r5, pc}
 8010c8a:	bf00      	nop

08010c8c <_TwistWithCovariance__cdr_serialize>:
 8010c8c:	b188      	cbz	r0, 8010cb2 <_TwistWithCovariance__cdr_serialize+0x26>
 8010c8e:	b538      	push	{r3, r4, r5, lr}
 8010c90:	460d      	mov	r5, r1
 8010c92:	4604      	mov	r4, r0
 8010c94:	f7fb fefa 	bl	800ca8c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Twist>
 8010c98:	6843      	ldr	r3, [r0, #4]
 8010c9a:	4629      	mov	r1, r5
 8010c9c:	689b      	ldr	r3, [r3, #8]
 8010c9e:	4620      	mov	r0, r4
 8010ca0:	4798      	blx	r3
 8010ca2:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 8010ca6:	4628      	mov	r0, r5
 8010ca8:	2224      	movs	r2, #36	@ 0x24
 8010caa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010cae:	f000 b963 	b.w	8010f78 <ucdr_serialize_array_double>
 8010cb2:	4770      	bx	lr

08010cb4 <_TwistWithCovariance__get_serialized_size>:
 8010cb4:	b158      	cbz	r0, 8010cce <_TwistWithCovariance__get_serialized_size+0x1a>
 8010cb6:	b510      	push	{r4, lr}
 8010cb8:	2100      	movs	r1, #0
 8010cba:	f7fb fe7b 	bl	800c9b4 <get_serialized_size_geometry_msgs__msg__Twist>
 8010cbe:	2108      	movs	r1, #8
 8010cc0:	4604      	mov	r4, r0
 8010cc2:	f7fd fa69 	bl	800e198 <ucdr_alignment>
 8010cc6:	4420      	add	r0, r4
 8010cc8:	f500 7090 	add.w	r0, r0, #288	@ 0x120
 8010ccc:	bd10      	pop	{r4, pc}
 8010cce:	4770      	bx	lr

08010cd0 <_TwistWithCovariance__max_serialized_size>:
 8010cd0:	b510      	push	{r4, lr}
 8010cd2:	b082      	sub	sp, #8
 8010cd4:	2301      	movs	r3, #1
 8010cd6:	2100      	movs	r1, #0
 8010cd8:	f10d 0007 	add.w	r0, sp, #7
 8010cdc:	f88d 3007 	strb.w	r3, [sp, #7]
 8010ce0:	f7fb fec6 	bl	800ca70 <max_serialized_size_geometry_msgs__msg__Twist>
 8010ce4:	2108      	movs	r1, #8
 8010ce6:	4604      	mov	r4, r0
 8010ce8:	f7fd fa56 	bl	800e198 <ucdr_alignment>
 8010cec:	4420      	add	r0, r4
 8010cee:	f500 7090 	add.w	r0, r0, #288	@ 0x120
 8010cf2:	b002      	add	sp, #8
 8010cf4:	bd10      	pop	{r4, pc}
 8010cf6:	bf00      	nop

08010cf8 <max_serialized_size_geometry_msgs__msg__TwistWithCovariance>:
 8010cf8:	b538      	push	{r3, r4, r5, lr}
 8010cfa:	2301      	movs	r3, #1
 8010cfc:	7003      	strb	r3, [r0, #0]
 8010cfe:	460c      	mov	r4, r1
 8010d00:	f7fb feb6 	bl	800ca70 <max_serialized_size_geometry_msgs__msg__Twist>
 8010d04:	1825      	adds	r5, r4, r0
 8010d06:	2108      	movs	r1, #8
 8010d08:	4628      	mov	r0, r5
 8010d0a:	f7fd fa45 	bl	800e198 <ucdr_alignment>
 8010d0e:	f5c4 7490 	rsb	r4, r4, #288	@ 0x120
 8010d12:	4420      	add	r0, r4
 8010d14:	4428      	add	r0, r5
 8010d16:	bd38      	pop	{r3, r4, r5, pc}

08010d18 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>:
 8010d18:	4800      	ldr	r0, [pc, #0]	@ (8010d1c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x4>)
 8010d1a:	4770      	bx	lr
 8010d1c:	20000c3c 	.word	0x20000c3c

08010d20 <ucdr_serialize_endian_array_char>:
 8010d20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010d24:	4619      	mov	r1, r3
 8010d26:	461f      	mov	r7, r3
 8010d28:	4605      	mov	r5, r0
 8010d2a:	4690      	mov	r8, r2
 8010d2c:	f7fd f9dc 	bl	800e0e8 <ucdr_check_buffer_available_for>
 8010d30:	b9e0      	cbnz	r0, 8010d6c <ucdr_serialize_endian_array_char+0x4c>
 8010d32:	463e      	mov	r6, r7
 8010d34:	e009      	b.n	8010d4a <ucdr_serialize_endian_array_char+0x2a>
 8010d36:	68a8      	ldr	r0, [r5, #8]
 8010d38:	f00c f8af 	bl	801ce9a <memcpy>
 8010d3c:	68ab      	ldr	r3, [r5, #8]
 8010d3e:	6928      	ldr	r0, [r5, #16]
 8010d40:	4423      	add	r3, r4
 8010d42:	4420      	add	r0, r4
 8010d44:	1b36      	subs	r6, r6, r4
 8010d46:	60ab      	str	r3, [r5, #8]
 8010d48:	6128      	str	r0, [r5, #16]
 8010d4a:	2201      	movs	r2, #1
 8010d4c:	4631      	mov	r1, r6
 8010d4e:	4628      	mov	r0, r5
 8010d50:	f7fd fa52 	bl	800e1f8 <ucdr_check_final_buffer_behavior_array>
 8010d54:	1bb9      	subs	r1, r7, r6
 8010d56:	4604      	mov	r4, r0
 8010d58:	4602      	mov	r2, r0
 8010d5a:	4441      	add	r1, r8
 8010d5c:	2800      	cmp	r0, #0
 8010d5e:	d1ea      	bne.n	8010d36 <ucdr_serialize_endian_array_char+0x16>
 8010d60:	2301      	movs	r3, #1
 8010d62:	7da8      	ldrb	r0, [r5, #22]
 8010d64:	756b      	strb	r3, [r5, #21]
 8010d66:	4058      	eors	r0, r3
 8010d68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010d6c:	463a      	mov	r2, r7
 8010d6e:	68a8      	ldr	r0, [r5, #8]
 8010d70:	4641      	mov	r1, r8
 8010d72:	f00c f892 	bl	801ce9a <memcpy>
 8010d76:	68aa      	ldr	r2, [r5, #8]
 8010d78:	692b      	ldr	r3, [r5, #16]
 8010d7a:	443a      	add	r2, r7
 8010d7c:	443b      	add	r3, r7
 8010d7e:	60aa      	str	r2, [r5, #8]
 8010d80:	612b      	str	r3, [r5, #16]
 8010d82:	e7ed      	b.n	8010d60 <ucdr_serialize_endian_array_char+0x40>

08010d84 <ucdr_deserialize_endian_array_char>:
 8010d84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010d88:	4619      	mov	r1, r3
 8010d8a:	461f      	mov	r7, r3
 8010d8c:	4605      	mov	r5, r0
 8010d8e:	4690      	mov	r8, r2
 8010d90:	f7fd f9aa 	bl	800e0e8 <ucdr_check_buffer_available_for>
 8010d94:	b9e0      	cbnz	r0, 8010dd0 <ucdr_deserialize_endian_array_char+0x4c>
 8010d96:	463e      	mov	r6, r7
 8010d98:	e009      	b.n	8010dae <ucdr_deserialize_endian_array_char+0x2a>
 8010d9a:	68a9      	ldr	r1, [r5, #8]
 8010d9c:	f00c f87d 	bl	801ce9a <memcpy>
 8010da0:	68aa      	ldr	r2, [r5, #8]
 8010da2:	692b      	ldr	r3, [r5, #16]
 8010da4:	4422      	add	r2, r4
 8010da6:	4423      	add	r3, r4
 8010da8:	1b36      	subs	r6, r6, r4
 8010daa:	60aa      	str	r2, [r5, #8]
 8010dac:	612b      	str	r3, [r5, #16]
 8010dae:	2201      	movs	r2, #1
 8010db0:	4631      	mov	r1, r6
 8010db2:	4628      	mov	r0, r5
 8010db4:	f7fd fa20 	bl	800e1f8 <ucdr_check_final_buffer_behavior_array>
 8010db8:	4604      	mov	r4, r0
 8010dba:	1bb8      	subs	r0, r7, r6
 8010dbc:	4622      	mov	r2, r4
 8010dbe:	4440      	add	r0, r8
 8010dc0:	2c00      	cmp	r4, #0
 8010dc2:	d1ea      	bne.n	8010d9a <ucdr_deserialize_endian_array_char+0x16>
 8010dc4:	2301      	movs	r3, #1
 8010dc6:	7da8      	ldrb	r0, [r5, #22]
 8010dc8:	756b      	strb	r3, [r5, #21]
 8010dca:	4058      	eors	r0, r3
 8010dcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010dd0:	463a      	mov	r2, r7
 8010dd2:	68a9      	ldr	r1, [r5, #8]
 8010dd4:	4640      	mov	r0, r8
 8010dd6:	f00c f860 	bl	801ce9a <memcpy>
 8010dda:	68aa      	ldr	r2, [r5, #8]
 8010ddc:	692b      	ldr	r3, [r5, #16]
 8010dde:	443a      	add	r2, r7
 8010de0:	443b      	add	r3, r7
 8010de2:	60aa      	str	r2, [r5, #8]
 8010de4:	612b      	str	r3, [r5, #16]
 8010de6:	e7ed      	b.n	8010dc4 <ucdr_deserialize_endian_array_char+0x40>

08010de8 <ucdr_serialize_array_uint8_t>:
 8010de8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010dec:	4688      	mov	r8, r1
 8010dee:	4611      	mov	r1, r2
 8010df0:	4617      	mov	r7, r2
 8010df2:	4605      	mov	r5, r0
 8010df4:	f7fd f978 	bl	800e0e8 <ucdr_check_buffer_available_for>
 8010df8:	b9e0      	cbnz	r0, 8010e34 <ucdr_serialize_array_uint8_t+0x4c>
 8010dfa:	463e      	mov	r6, r7
 8010dfc:	e009      	b.n	8010e12 <ucdr_serialize_array_uint8_t+0x2a>
 8010dfe:	68a8      	ldr	r0, [r5, #8]
 8010e00:	f00c f84b 	bl	801ce9a <memcpy>
 8010e04:	68aa      	ldr	r2, [r5, #8]
 8010e06:	692b      	ldr	r3, [r5, #16]
 8010e08:	4422      	add	r2, r4
 8010e0a:	4423      	add	r3, r4
 8010e0c:	1b36      	subs	r6, r6, r4
 8010e0e:	60aa      	str	r2, [r5, #8]
 8010e10:	612b      	str	r3, [r5, #16]
 8010e12:	2201      	movs	r2, #1
 8010e14:	4631      	mov	r1, r6
 8010e16:	4628      	mov	r0, r5
 8010e18:	f7fd f9ee 	bl	800e1f8 <ucdr_check_final_buffer_behavior_array>
 8010e1c:	1bb9      	subs	r1, r7, r6
 8010e1e:	4604      	mov	r4, r0
 8010e20:	4602      	mov	r2, r0
 8010e22:	4441      	add	r1, r8
 8010e24:	2800      	cmp	r0, #0
 8010e26:	d1ea      	bne.n	8010dfe <ucdr_serialize_array_uint8_t+0x16>
 8010e28:	2301      	movs	r3, #1
 8010e2a:	7da8      	ldrb	r0, [r5, #22]
 8010e2c:	756b      	strb	r3, [r5, #21]
 8010e2e:	4058      	eors	r0, r3
 8010e30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010e34:	463a      	mov	r2, r7
 8010e36:	68a8      	ldr	r0, [r5, #8]
 8010e38:	4641      	mov	r1, r8
 8010e3a:	f00c f82e 	bl	801ce9a <memcpy>
 8010e3e:	68aa      	ldr	r2, [r5, #8]
 8010e40:	692b      	ldr	r3, [r5, #16]
 8010e42:	443a      	add	r2, r7
 8010e44:	443b      	add	r3, r7
 8010e46:	60aa      	str	r2, [r5, #8]
 8010e48:	612b      	str	r3, [r5, #16]
 8010e4a:	e7ed      	b.n	8010e28 <ucdr_serialize_array_uint8_t+0x40>

08010e4c <ucdr_serialize_endian_array_uint8_t>:
 8010e4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010e50:	4619      	mov	r1, r3
 8010e52:	461f      	mov	r7, r3
 8010e54:	4605      	mov	r5, r0
 8010e56:	4690      	mov	r8, r2
 8010e58:	f7fd f946 	bl	800e0e8 <ucdr_check_buffer_available_for>
 8010e5c:	b9e0      	cbnz	r0, 8010e98 <ucdr_serialize_endian_array_uint8_t+0x4c>
 8010e5e:	463e      	mov	r6, r7
 8010e60:	e009      	b.n	8010e76 <ucdr_serialize_endian_array_uint8_t+0x2a>
 8010e62:	68a8      	ldr	r0, [r5, #8]
 8010e64:	f00c f819 	bl	801ce9a <memcpy>
 8010e68:	68ab      	ldr	r3, [r5, #8]
 8010e6a:	6928      	ldr	r0, [r5, #16]
 8010e6c:	4423      	add	r3, r4
 8010e6e:	4420      	add	r0, r4
 8010e70:	1b36      	subs	r6, r6, r4
 8010e72:	60ab      	str	r3, [r5, #8]
 8010e74:	6128      	str	r0, [r5, #16]
 8010e76:	2201      	movs	r2, #1
 8010e78:	4631      	mov	r1, r6
 8010e7a:	4628      	mov	r0, r5
 8010e7c:	f7fd f9bc 	bl	800e1f8 <ucdr_check_final_buffer_behavior_array>
 8010e80:	1bb9      	subs	r1, r7, r6
 8010e82:	4604      	mov	r4, r0
 8010e84:	4602      	mov	r2, r0
 8010e86:	4441      	add	r1, r8
 8010e88:	2800      	cmp	r0, #0
 8010e8a:	d1ea      	bne.n	8010e62 <ucdr_serialize_endian_array_uint8_t+0x16>
 8010e8c:	2301      	movs	r3, #1
 8010e8e:	7da8      	ldrb	r0, [r5, #22]
 8010e90:	756b      	strb	r3, [r5, #21]
 8010e92:	4058      	eors	r0, r3
 8010e94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010e98:	463a      	mov	r2, r7
 8010e9a:	68a8      	ldr	r0, [r5, #8]
 8010e9c:	4641      	mov	r1, r8
 8010e9e:	f00b fffc 	bl	801ce9a <memcpy>
 8010ea2:	68aa      	ldr	r2, [r5, #8]
 8010ea4:	692b      	ldr	r3, [r5, #16]
 8010ea6:	443a      	add	r2, r7
 8010ea8:	443b      	add	r3, r7
 8010eaa:	60aa      	str	r2, [r5, #8]
 8010eac:	612b      	str	r3, [r5, #16]
 8010eae:	e7ed      	b.n	8010e8c <ucdr_serialize_endian_array_uint8_t+0x40>

08010eb0 <ucdr_deserialize_array_uint8_t>:
 8010eb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010eb4:	4688      	mov	r8, r1
 8010eb6:	4611      	mov	r1, r2
 8010eb8:	4617      	mov	r7, r2
 8010eba:	4605      	mov	r5, r0
 8010ebc:	f7fd f914 	bl	800e0e8 <ucdr_check_buffer_available_for>
 8010ec0:	b9e0      	cbnz	r0, 8010efc <ucdr_deserialize_array_uint8_t+0x4c>
 8010ec2:	463e      	mov	r6, r7
 8010ec4:	e009      	b.n	8010eda <ucdr_deserialize_array_uint8_t+0x2a>
 8010ec6:	68a9      	ldr	r1, [r5, #8]
 8010ec8:	f00b ffe7 	bl	801ce9a <memcpy>
 8010ecc:	68aa      	ldr	r2, [r5, #8]
 8010ece:	692b      	ldr	r3, [r5, #16]
 8010ed0:	4422      	add	r2, r4
 8010ed2:	4423      	add	r3, r4
 8010ed4:	1b36      	subs	r6, r6, r4
 8010ed6:	60aa      	str	r2, [r5, #8]
 8010ed8:	612b      	str	r3, [r5, #16]
 8010eda:	2201      	movs	r2, #1
 8010edc:	4631      	mov	r1, r6
 8010ede:	4628      	mov	r0, r5
 8010ee0:	f7fd f98a 	bl	800e1f8 <ucdr_check_final_buffer_behavior_array>
 8010ee4:	4604      	mov	r4, r0
 8010ee6:	1bb8      	subs	r0, r7, r6
 8010ee8:	4622      	mov	r2, r4
 8010eea:	4440      	add	r0, r8
 8010eec:	2c00      	cmp	r4, #0
 8010eee:	d1ea      	bne.n	8010ec6 <ucdr_deserialize_array_uint8_t+0x16>
 8010ef0:	2301      	movs	r3, #1
 8010ef2:	7da8      	ldrb	r0, [r5, #22]
 8010ef4:	756b      	strb	r3, [r5, #21]
 8010ef6:	4058      	eors	r0, r3
 8010ef8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010efc:	463a      	mov	r2, r7
 8010efe:	68a9      	ldr	r1, [r5, #8]
 8010f00:	4640      	mov	r0, r8
 8010f02:	f00b ffca 	bl	801ce9a <memcpy>
 8010f06:	68aa      	ldr	r2, [r5, #8]
 8010f08:	692b      	ldr	r3, [r5, #16]
 8010f0a:	443a      	add	r2, r7
 8010f0c:	443b      	add	r3, r7
 8010f0e:	60aa      	str	r2, [r5, #8]
 8010f10:	612b      	str	r3, [r5, #16]
 8010f12:	e7ed      	b.n	8010ef0 <ucdr_deserialize_array_uint8_t+0x40>

08010f14 <ucdr_deserialize_endian_array_uint8_t>:
 8010f14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010f18:	4619      	mov	r1, r3
 8010f1a:	461f      	mov	r7, r3
 8010f1c:	4605      	mov	r5, r0
 8010f1e:	4690      	mov	r8, r2
 8010f20:	f7fd f8e2 	bl	800e0e8 <ucdr_check_buffer_available_for>
 8010f24:	b9e0      	cbnz	r0, 8010f60 <ucdr_deserialize_endian_array_uint8_t+0x4c>
 8010f26:	463e      	mov	r6, r7
 8010f28:	e009      	b.n	8010f3e <ucdr_deserialize_endian_array_uint8_t+0x2a>
 8010f2a:	68a9      	ldr	r1, [r5, #8]
 8010f2c:	f00b ffb5 	bl	801ce9a <memcpy>
 8010f30:	68aa      	ldr	r2, [r5, #8]
 8010f32:	692b      	ldr	r3, [r5, #16]
 8010f34:	4422      	add	r2, r4
 8010f36:	4423      	add	r3, r4
 8010f38:	1b36      	subs	r6, r6, r4
 8010f3a:	60aa      	str	r2, [r5, #8]
 8010f3c:	612b      	str	r3, [r5, #16]
 8010f3e:	2201      	movs	r2, #1
 8010f40:	4631      	mov	r1, r6
 8010f42:	4628      	mov	r0, r5
 8010f44:	f7fd f958 	bl	800e1f8 <ucdr_check_final_buffer_behavior_array>
 8010f48:	4604      	mov	r4, r0
 8010f4a:	1bb8      	subs	r0, r7, r6
 8010f4c:	4622      	mov	r2, r4
 8010f4e:	4440      	add	r0, r8
 8010f50:	2c00      	cmp	r4, #0
 8010f52:	d1ea      	bne.n	8010f2a <ucdr_deserialize_endian_array_uint8_t+0x16>
 8010f54:	2301      	movs	r3, #1
 8010f56:	7da8      	ldrb	r0, [r5, #22]
 8010f58:	756b      	strb	r3, [r5, #21]
 8010f5a:	4058      	eors	r0, r3
 8010f5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010f60:	463a      	mov	r2, r7
 8010f62:	68a9      	ldr	r1, [r5, #8]
 8010f64:	4640      	mov	r0, r8
 8010f66:	f00b ff98 	bl	801ce9a <memcpy>
 8010f6a:	68aa      	ldr	r2, [r5, #8]
 8010f6c:	692b      	ldr	r3, [r5, #16]
 8010f6e:	443a      	add	r2, r7
 8010f70:	443b      	add	r3, r7
 8010f72:	60aa      	str	r2, [r5, #8]
 8010f74:	612b      	str	r3, [r5, #16]
 8010f76:	e7ed      	b.n	8010f54 <ucdr_deserialize_endian_array_uint8_t+0x40>

08010f78 <ucdr_serialize_array_double>:
 8010f78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010f7c:	460e      	mov	r6, r1
 8010f7e:	2108      	movs	r1, #8
 8010f80:	4604      	mov	r4, r0
 8010f82:	4617      	mov	r7, r2
 8010f84:	f7fd f910 	bl	800e1a8 <ucdr_buffer_alignment>
 8010f88:	4601      	mov	r1, r0
 8010f8a:	4620      	mov	r0, r4
 8010f8c:	7d65      	ldrb	r5, [r4, #21]
 8010f8e:	f7fd f94f 	bl	800e230 <ucdr_advance_buffer>
 8010f92:	7d21      	ldrb	r1, [r4, #20]
 8010f94:	7565      	strb	r5, [r4, #21]
 8010f96:	2901      	cmp	r1, #1
 8010f98:	d010      	beq.n	8010fbc <ucdr_serialize_array_double+0x44>
 8010f9a:	b157      	cbz	r7, 8010fb2 <ucdr_serialize_array_double+0x3a>
 8010f9c:	2500      	movs	r5, #0
 8010f9e:	e000      	b.n	8010fa2 <ucdr_serialize_array_double+0x2a>
 8010fa0:	7d21      	ldrb	r1, [r4, #20]
 8010fa2:	ecb6 0b02 	vldmia	r6!, {d0}
 8010fa6:	4620      	mov	r0, r4
 8010fa8:	3501      	adds	r5, #1
 8010faa:	f7fc fe4f 	bl	800dc4c <ucdr_serialize_endian_double>
 8010fae:	42af      	cmp	r7, r5
 8010fb0:	d1f6      	bne.n	8010fa0 <ucdr_serialize_array_double+0x28>
 8010fb2:	7da0      	ldrb	r0, [r4, #22]
 8010fb4:	f080 0001 	eor.w	r0, r0, #1
 8010fb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010fbc:	00ff      	lsls	r7, r7, #3
 8010fbe:	4639      	mov	r1, r7
 8010fc0:	4620      	mov	r0, r4
 8010fc2:	f7fd f891 	bl	800e0e8 <ucdr_check_buffer_available_for>
 8010fc6:	b9f8      	cbnz	r0, 8011008 <ucdr_serialize_array_double+0x90>
 8010fc8:	46b8      	mov	r8, r7
 8010fca:	e00a      	b.n	8010fe2 <ucdr_serialize_array_double+0x6a>
 8010fcc:	68a0      	ldr	r0, [r4, #8]
 8010fce:	f00b ff64 	bl	801ce9a <memcpy>
 8010fd2:	68a2      	ldr	r2, [r4, #8]
 8010fd4:	6923      	ldr	r3, [r4, #16]
 8010fd6:	442a      	add	r2, r5
 8010fd8:	442b      	add	r3, r5
 8010fda:	eba8 0805 	sub.w	r8, r8, r5
 8010fde:	60a2      	str	r2, [r4, #8]
 8010fe0:	6123      	str	r3, [r4, #16]
 8010fe2:	2208      	movs	r2, #8
 8010fe4:	4641      	mov	r1, r8
 8010fe6:	4620      	mov	r0, r4
 8010fe8:	f7fd f906 	bl	800e1f8 <ucdr_check_final_buffer_behavior_array>
 8010fec:	eba7 0108 	sub.w	r1, r7, r8
 8010ff0:	4605      	mov	r5, r0
 8010ff2:	4602      	mov	r2, r0
 8010ff4:	4431      	add	r1, r6
 8010ff6:	2800      	cmp	r0, #0
 8010ff8:	d1e8      	bne.n	8010fcc <ucdr_serialize_array_double+0x54>
 8010ffa:	7da0      	ldrb	r0, [r4, #22]
 8010ffc:	2308      	movs	r3, #8
 8010ffe:	7563      	strb	r3, [r4, #21]
 8011000:	f080 0001 	eor.w	r0, r0, #1
 8011004:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011008:	463a      	mov	r2, r7
 801100a:	68a0      	ldr	r0, [r4, #8]
 801100c:	4631      	mov	r1, r6
 801100e:	f00b ff44 	bl	801ce9a <memcpy>
 8011012:	68a2      	ldr	r2, [r4, #8]
 8011014:	6923      	ldr	r3, [r4, #16]
 8011016:	443a      	add	r2, r7
 8011018:	443b      	add	r3, r7
 801101a:	60a2      	str	r2, [r4, #8]
 801101c:	6123      	str	r3, [r4, #16]
 801101e:	e7ec      	b.n	8010ffa <ucdr_serialize_array_double+0x82>

08011020 <ucdr_deserialize_array_double>:
 8011020:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011024:	460e      	mov	r6, r1
 8011026:	2108      	movs	r1, #8
 8011028:	4604      	mov	r4, r0
 801102a:	4617      	mov	r7, r2
 801102c:	f7fd f8bc 	bl	800e1a8 <ucdr_buffer_alignment>
 8011030:	4601      	mov	r1, r0
 8011032:	4620      	mov	r0, r4
 8011034:	7d65      	ldrb	r5, [r4, #21]
 8011036:	f7fd f8fb 	bl	800e230 <ucdr_advance_buffer>
 801103a:	7d21      	ldrb	r1, [r4, #20]
 801103c:	7565      	strb	r5, [r4, #21]
 801103e:	2901      	cmp	r1, #1
 8011040:	d011      	beq.n	8011066 <ucdr_deserialize_array_double+0x46>
 8011042:	b15f      	cbz	r7, 801105c <ucdr_deserialize_array_double+0x3c>
 8011044:	2500      	movs	r5, #0
 8011046:	e000      	b.n	801104a <ucdr_deserialize_array_double+0x2a>
 8011048:	7d21      	ldrb	r1, [r4, #20]
 801104a:	4632      	mov	r2, r6
 801104c:	4620      	mov	r0, r4
 801104e:	3501      	adds	r5, #1
 8011050:	f7fc ff82 	bl	800df58 <ucdr_deserialize_endian_double>
 8011054:	42af      	cmp	r7, r5
 8011056:	f106 0608 	add.w	r6, r6, #8
 801105a:	d1f5      	bne.n	8011048 <ucdr_deserialize_array_double+0x28>
 801105c:	7da0      	ldrb	r0, [r4, #22]
 801105e:	f080 0001 	eor.w	r0, r0, #1
 8011062:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011066:	00ff      	lsls	r7, r7, #3
 8011068:	4639      	mov	r1, r7
 801106a:	4620      	mov	r0, r4
 801106c:	f7fd f83c 	bl	800e0e8 <ucdr_check_buffer_available_for>
 8011070:	b9f8      	cbnz	r0, 80110b2 <ucdr_deserialize_array_double+0x92>
 8011072:	46b8      	mov	r8, r7
 8011074:	e00a      	b.n	801108c <ucdr_deserialize_array_double+0x6c>
 8011076:	68a1      	ldr	r1, [r4, #8]
 8011078:	f00b ff0f 	bl	801ce9a <memcpy>
 801107c:	68a2      	ldr	r2, [r4, #8]
 801107e:	6923      	ldr	r3, [r4, #16]
 8011080:	442a      	add	r2, r5
 8011082:	442b      	add	r3, r5
 8011084:	eba8 0805 	sub.w	r8, r8, r5
 8011088:	60a2      	str	r2, [r4, #8]
 801108a:	6123      	str	r3, [r4, #16]
 801108c:	2208      	movs	r2, #8
 801108e:	4641      	mov	r1, r8
 8011090:	4620      	mov	r0, r4
 8011092:	f7fd f8b1 	bl	800e1f8 <ucdr_check_final_buffer_behavior_array>
 8011096:	4605      	mov	r5, r0
 8011098:	eba7 0008 	sub.w	r0, r7, r8
 801109c:	462a      	mov	r2, r5
 801109e:	4430      	add	r0, r6
 80110a0:	2d00      	cmp	r5, #0
 80110a2:	d1e8      	bne.n	8011076 <ucdr_deserialize_array_double+0x56>
 80110a4:	7da0      	ldrb	r0, [r4, #22]
 80110a6:	2308      	movs	r3, #8
 80110a8:	7563      	strb	r3, [r4, #21]
 80110aa:	f080 0001 	eor.w	r0, r0, #1
 80110ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80110b2:	463a      	mov	r2, r7
 80110b4:	68a1      	ldr	r1, [r4, #8]
 80110b6:	4630      	mov	r0, r6
 80110b8:	f00b feef 	bl	801ce9a <memcpy>
 80110bc:	68a2      	ldr	r2, [r4, #8]
 80110be:	6923      	ldr	r3, [r4, #16]
 80110c0:	443a      	add	r2, r7
 80110c2:	443b      	add	r3, r7
 80110c4:	60a2      	str	r2, [r4, #8]
 80110c6:	6123      	str	r3, [r4, #16]
 80110c8:	e7ec      	b.n	80110a4 <ucdr_deserialize_array_double+0x84>
 80110ca:	bf00      	nop

080110cc <ucdr_serialize_sequence_char>:
 80110cc:	b570      	push	{r4, r5, r6, lr}
 80110ce:	460e      	mov	r6, r1
 80110d0:	4615      	mov	r5, r2
 80110d2:	7d01      	ldrb	r1, [r0, #20]
 80110d4:	4604      	mov	r4, r0
 80110d6:	f7fc f851 	bl	800d17c <ucdr_serialize_endian_uint32_t>
 80110da:	b90d      	cbnz	r5, 80110e0 <ucdr_serialize_sequence_char+0x14>
 80110dc:	2001      	movs	r0, #1
 80110de:	bd70      	pop	{r4, r5, r6, pc}
 80110e0:	7d21      	ldrb	r1, [r4, #20]
 80110e2:	462b      	mov	r3, r5
 80110e4:	4632      	mov	r2, r6
 80110e6:	4620      	mov	r0, r4
 80110e8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80110ec:	f7ff be18 	b.w	8010d20 <ucdr_serialize_endian_array_char>

080110f0 <ucdr_deserialize_sequence_char>:
 80110f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80110f4:	461d      	mov	r5, r3
 80110f6:	4616      	mov	r6, r2
 80110f8:	460f      	mov	r7, r1
 80110fa:	461a      	mov	r2, r3
 80110fc:	7d01      	ldrb	r1, [r0, #20]
 80110fe:	4604      	mov	r4, r0
 8011100:	f7fc f95a 	bl	800d3b8 <ucdr_deserialize_endian_uint32_t>
 8011104:	682b      	ldr	r3, [r5, #0]
 8011106:	429e      	cmp	r6, r3
 8011108:	d208      	bcs.n	801111c <ucdr_deserialize_sequence_char+0x2c>
 801110a:	2201      	movs	r2, #1
 801110c:	75a2      	strb	r2, [r4, #22]
 801110e:	7d21      	ldrb	r1, [r4, #20]
 8011110:	463a      	mov	r2, r7
 8011112:	4620      	mov	r0, r4
 8011114:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011118:	f7ff be34 	b.w	8010d84 <ucdr_deserialize_endian_array_char>
 801111c:	2b00      	cmp	r3, #0
 801111e:	d1f6      	bne.n	801110e <ucdr_deserialize_sequence_char+0x1e>
 8011120:	2001      	movs	r0, #1
 8011122:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011126:	bf00      	nop

08011128 <ucdr_serialize_sequence_uint8_t>:
 8011128:	b570      	push	{r4, r5, r6, lr}
 801112a:	460e      	mov	r6, r1
 801112c:	4615      	mov	r5, r2
 801112e:	7d01      	ldrb	r1, [r0, #20]
 8011130:	4604      	mov	r4, r0
 8011132:	f7fc f823 	bl	800d17c <ucdr_serialize_endian_uint32_t>
 8011136:	b90d      	cbnz	r5, 801113c <ucdr_serialize_sequence_uint8_t+0x14>
 8011138:	2001      	movs	r0, #1
 801113a:	bd70      	pop	{r4, r5, r6, pc}
 801113c:	7d21      	ldrb	r1, [r4, #20]
 801113e:	462b      	mov	r3, r5
 8011140:	4632      	mov	r2, r6
 8011142:	4620      	mov	r0, r4
 8011144:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8011148:	f7ff be80 	b.w	8010e4c <ucdr_serialize_endian_array_uint8_t>

0801114c <ucdr_deserialize_sequence_uint8_t>:
 801114c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011150:	461d      	mov	r5, r3
 8011152:	4616      	mov	r6, r2
 8011154:	460f      	mov	r7, r1
 8011156:	461a      	mov	r2, r3
 8011158:	7d01      	ldrb	r1, [r0, #20]
 801115a:	4604      	mov	r4, r0
 801115c:	f7fc f92c 	bl	800d3b8 <ucdr_deserialize_endian_uint32_t>
 8011160:	682b      	ldr	r3, [r5, #0]
 8011162:	429e      	cmp	r6, r3
 8011164:	d208      	bcs.n	8011178 <ucdr_deserialize_sequence_uint8_t+0x2c>
 8011166:	2201      	movs	r2, #1
 8011168:	75a2      	strb	r2, [r4, #22]
 801116a:	7d21      	ldrb	r1, [r4, #20]
 801116c:	463a      	mov	r2, r7
 801116e:	4620      	mov	r0, r4
 8011170:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011174:	f7ff bece 	b.w	8010f14 <ucdr_deserialize_endian_array_uint8_t>
 8011178:	2b00      	cmp	r3, #0
 801117a:	d1f6      	bne.n	801116a <ucdr_deserialize_sequence_uint8_t+0x1e>
 801117c:	2001      	movs	r0, #1
 801117e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011182:	bf00      	nop

08011184 <uxr_buffer_delete_entity>:
 8011184:	b510      	push	{r4, lr}
 8011186:	2300      	movs	r3, #0
 8011188:	b08e      	sub	sp, #56	@ 0x38
 801118a:	e9cd 3201 	strd	r3, r2, [sp, #4]
 801118e:	2303      	movs	r3, #3
 8011190:	9300      	str	r3, [sp, #0]
 8011192:	2204      	movs	r2, #4
 8011194:	ab06      	add	r3, sp, #24
 8011196:	4604      	mov	r4, r0
 8011198:	f001 f93c 	bl	8012414 <uxr_prepare_stream_to_write_submessage>
 801119c:	b918      	cbnz	r0, 80111a6 <uxr_buffer_delete_entity+0x22>
 801119e:	4604      	mov	r4, r0
 80111a0:	4620      	mov	r0, r4
 80111a2:	b00e      	add	sp, #56	@ 0x38
 80111a4:	bd10      	pop	{r4, pc}
 80111a6:	9902      	ldr	r1, [sp, #8]
 80111a8:	aa05      	add	r2, sp, #20
 80111aa:	4620      	mov	r0, r4
 80111ac:	f001 fa6c 	bl	8012688 <uxr_init_base_object_request>
 80111b0:	a905      	add	r1, sp, #20
 80111b2:	4604      	mov	r4, r0
 80111b4:	a806      	add	r0, sp, #24
 80111b6:	f002 fc79 	bl	8013aac <uxr_serialize_DELETE_Payload>
 80111ba:	4620      	mov	r0, r4
 80111bc:	b00e      	add	sp, #56	@ 0x38
 80111be:	bd10      	pop	{r4, pc}

080111c0 <uxr_common_create_entity>:
 80111c0:	b510      	push	{r4, lr}
 80111c2:	f3c2 4c07 	ubfx	ip, r2, #16, #8
 80111c6:	b08c      	sub	sp, #48	@ 0x30
 80111c8:	e9cd 2102 	strd	r2, r1, [sp, #8]
 80111cc:	f1bc 0f01 	cmp.w	ip, #1
 80111d0:	bf08      	it	eq
 80111d2:	f003 0201 	andeq.w	r2, r3, #1
 80111d6:	f89d 1038 	ldrb.w	r1, [sp, #56]	@ 0x38
 80111da:	bf18      	it	ne
 80111dc:	2200      	movne	r2, #0
 80111de:	330e      	adds	r3, #14
 80111e0:	441a      	add	r2, r3
 80111e2:	2301      	movs	r3, #1
 80111e4:	e9cd 3100 	strd	r3, r1, [sp]
 80111e8:	b292      	uxth	r2, r2
 80111ea:	9903      	ldr	r1, [sp, #12]
 80111ec:	ab04      	add	r3, sp, #16
 80111ee:	4604      	mov	r4, r0
 80111f0:	f001 f910 	bl	8012414 <uxr_prepare_stream_to_write_submessage>
 80111f4:	b918      	cbnz	r0, 80111fe <uxr_common_create_entity+0x3e>
 80111f6:	4604      	mov	r4, r0
 80111f8:	4620      	mov	r0, r4
 80111fa:	b00c      	add	sp, #48	@ 0x30
 80111fc:	bd10      	pop	{r4, pc}
 80111fe:	9902      	ldr	r1, [sp, #8]
 8011200:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8011202:	4620      	mov	r0, r4
 8011204:	f001 fa40 	bl	8012688 <uxr_init_base_object_request>
 8011208:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 801120a:	4604      	mov	r4, r0
 801120c:	a804      	add	r0, sp, #16
 801120e:	f002 fbab 	bl	8013968 <uxr_serialize_CREATE_Payload>
 8011212:	4620      	mov	r0, r4
 8011214:	b00c      	add	sp, #48	@ 0x30
 8011216:	bd10      	pop	{r4, pc}

08011218 <uxr_buffer_create_participant_bin>:
 8011218:	b570      	push	{r4, r5, r6, lr}
 801121a:	f5ad 7d16 	sub.w	sp, sp, #600	@ 0x258
 801121e:	ac11      	add	r4, sp, #68	@ 0x44
 8011220:	f8ad 3254 	strh.w	r3, [sp, #596]	@ 0x254
 8011224:	2303      	movs	r3, #3
 8011226:	7223      	strb	r3, [r4, #8]
 8011228:	9b9a      	ldr	r3, [sp, #616]	@ 0x268
 801122a:	f89d 626c 	ldrb.w	r6, [sp, #620]	@ 0x26c
 801122e:	e9cd 2102 	strd	r2, r1, [sp, #8]
 8011232:	2201      	movs	r2, #1
 8011234:	2100      	movs	r1, #0
 8011236:	4605      	mov	r5, r0
 8011238:	7122      	strb	r2, [r4, #4]
 801123a:	f88d 1014 	strb.w	r1, [sp, #20]
 801123e:	b1cb      	cbz	r3, 8011274 <uxr_buffer_create_participant_bin+0x5c>
 8011240:	f88d 201c 	strb.w	r2, [sp, #28]
 8011244:	9308      	str	r3, [sp, #32]
 8011246:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801124a:	a915      	add	r1, sp, #84	@ 0x54
 801124c:	a809      	add	r0, sp, #36	@ 0x24
 801124e:	f7fc ff9f 	bl	800e190 <ucdr_init_buffer>
 8011252:	a905      	add	r1, sp, #20
 8011254:	a809      	add	r0, sp, #36	@ 0x24
 8011256:	f001 ff8f 	bl	8013178 <uxr_serialize_OBJK_DomainParticipant_Binary>
 801125a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801125c:	9600      	str	r6, [sp, #0]
 801125e:	9401      	str	r4, [sp, #4]
 8011260:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8011264:	60e3      	str	r3, [r4, #12]
 8011266:	4628      	mov	r0, r5
 8011268:	b29b      	uxth	r3, r3
 801126a:	f7ff ffa9 	bl	80111c0 <uxr_common_create_entity>
 801126e:	f50d 7d16 	add.w	sp, sp, #600	@ 0x258
 8011272:	bd70      	pop	{r4, r5, r6, pc}
 8011274:	f88d 301c 	strb.w	r3, [sp, #28]
 8011278:	e7e5      	b.n	8011246 <uxr_buffer_create_participant_bin+0x2e>
 801127a:	bf00      	nop

0801127c <uxr_buffer_create_topic_bin>:
 801127c:	b570      	push	{r4, r5, r6, lr}
 801127e:	f5ad 7d18 	sub.w	sp, sp, #608	@ 0x260
 8011282:	4605      	mov	r5, r0
 8011284:	9105      	str	r1, [sp, #20]
 8011286:	4618      	mov	r0, r3
 8011288:	a997      	add	r1, sp, #604	@ 0x25c
 801128a:	2302      	movs	r3, #2
 801128c:	f89d 6278 	ldrb.w	r6, [sp, #632]	@ 0x278
 8011290:	9204      	str	r2, [sp, #16]
 8011292:	f88d 3050 	strb.w	r3, [sp, #80]	@ 0x50
 8011296:	f000 f96f 	bl	8011578 <uxr_object_id_to_raw>
 801129a:	2303      	movs	r3, #3
 801129c:	f88d 3054 	strb.w	r3, [sp, #84]	@ 0x54
 80112a0:	9b9c      	ldr	r3, [sp, #624]	@ 0x270
 80112a2:	9306      	str	r3, [sp, #24]
 80112a4:	9b9d      	ldr	r3, [sp, #628]	@ 0x274
 80112a6:	930a      	str	r3, [sp, #40]	@ 0x28
 80112a8:	2301      	movs	r3, #1
 80112aa:	f88d 3024 	strb.w	r3, [sp, #36]	@ 0x24
 80112ae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80112b2:	2300      	movs	r3, #0
 80112b4:	a917      	add	r1, sp, #92	@ 0x5c
 80112b6:	a80b      	add	r0, sp, #44	@ 0x2c
 80112b8:	f88d 301c 	strb.w	r3, [sp, #28]
 80112bc:	f7fc ff68 	bl	800e190 <ucdr_init_buffer>
 80112c0:	a906      	add	r1, sp, #24
 80112c2:	a80b      	add	r0, sp, #44	@ 0x2c
 80112c4:	f001 ff7a 	bl	80131bc <uxr_serialize_OBJK_Topic_Binary>
 80112c8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80112ca:	9316      	str	r3, [sp, #88]	@ 0x58
 80112cc:	ac13      	add	r4, sp, #76	@ 0x4c
 80112ce:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 80112d2:	9600      	str	r6, [sp, #0]
 80112d4:	9401      	str	r4, [sp, #4]
 80112d6:	b29b      	uxth	r3, r3
 80112d8:	4628      	mov	r0, r5
 80112da:	f7ff ff71 	bl	80111c0 <uxr_common_create_entity>
 80112de:	f50d 7d18 	add.w	sp, sp, #608	@ 0x260
 80112e2:	bd70      	pop	{r4, r5, r6, pc}

080112e4 <uxr_buffer_create_publisher_bin>:
 80112e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80112e6:	f2ad 4d8c 	subw	sp, sp, #1164	@ 0x48c
 80112ea:	4605      	mov	r5, r0
 80112ec:	9105      	str	r1, [sp, #20]
 80112ee:	4618      	mov	r0, r3
 80112f0:	2603      	movs	r6, #3
 80112f2:	a992      	add	r1, sp, #584	@ 0x248
 80112f4:	f89d 74a0 	ldrb.w	r7, [sp, #1184]	@ 0x4a0
 80112f8:	9204      	str	r2, [sp, #16]
 80112fa:	f88d 603c 	strb.w	r6, [sp, #60]	@ 0x3c
 80112fe:	f000 f93b 	bl	8011578 <uxr_object_id_to_raw>
 8011302:	2300      	movs	r3, #0
 8011304:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8011308:	a912      	add	r1, sp, #72	@ 0x48
 801130a:	a806      	add	r0, sp, #24
 801130c:	f88d 324c 	strb.w	r3, [sp, #588]	@ 0x24c
 8011310:	f88d 3254 	strb.w	r3, [sp, #596]	@ 0x254
 8011314:	f88d 6040 	strb.w	r6, [sp, #64]	@ 0x40
 8011318:	f7fc ff3a 	bl	800e190 <ucdr_init_buffer>
 801131c:	a993      	add	r1, sp, #588	@ 0x24c
 801131e:	a806      	add	r0, sp, #24
 8011320:	f002 f802 	bl	8013328 <uxr_serialize_OBJK_Publisher_Binary>
 8011324:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011326:	9311      	str	r3, [sp, #68]	@ 0x44
 8011328:	ac0e      	add	r4, sp, #56	@ 0x38
 801132a:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 801132e:	9700      	str	r7, [sp, #0]
 8011330:	9401      	str	r4, [sp, #4]
 8011332:	b29b      	uxth	r3, r3
 8011334:	4628      	mov	r0, r5
 8011336:	f7ff ff43 	bl	80111c0 <uxr_common_create_entity>
 801133a:	f20d 4d8c 	addw	sp, sp, #1164	@ 0x48c
 801133e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08011340 <uxr_buffer_create_subscriber_bin>:
 8011340:	b570      	push	{r4, r5, r6, lr}
 8011342:	f5ad 6d91 	sub.w	sp, sp, #1160	@ 0x488
 8011346:	4605      	mov	r5, r0
 8011348:	9105      	str	r1, [sp, #20]
 801134a:	4618      	mov	r0, r3
 801134c:	a992      	add	r1, sp, #584	@ 0x248
 801134e:	2304      	movs	r3, #4
 8011350:	f89d 6498 	ldrb.w	r6, [sp, #1176]	@ 0x498
 8011354:	9204      	str	r2, [sp, #16]
 8011356:	f88d 303c 	strb.w	r3, [sp, #60]	@ 0x3c
 801135a:	f000 f90d 	bl	8011578 <uxr_object_id_to_raw>
 801135e:	2203      	movs	r2, #3
 8011360:	2300      	movs	r3, #0
 8011362:	f88d 2040 	strb.w	r2, [sp, #64]	@ 0x40
 8011366:	a912      	add	r1, sp, #72	@ 0x48
 8011368:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801136c:	a806      	add	r0, sp, #24
 801136e:	f88d 324c 	strb.w	r3, [sp, #588]	@ 0x24c
 8011372:	f88d 3254 	strb.w	r3, [sp, #596]	@ 0x254
 8011376:	f7fc ff0b 	bl	800e190 <ucdr_init_buffer>
 801137a:	a993      	add	r1, sp, #588	@ 0x24c
 801137c:	a806      	add	r0, sp, #24
 801137e:	f002 f885 	bl	801348c <uxr_serialize_OBJK_Subscriber_Binary>
 8011382:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011384:	9311      	str	r3, [sp, #68]	@ 0x44
 8011386:	ac0e      	add	r4, sp, #56	@ 0x38
 8011388:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 801138c:	9600      	str	r6, [sp, #0]
 801138e:	9401      	str	r4, [sp, #4]
 8011390:	b29b      	uxth	r3, r3
 8011392:	4628      	mov	r0, r5
 8011394:	f7ff ff14 	bl	80111c0 <uxr_common_create_entity>
 8011398:	f50d 6d91 	add.w	sp, sp, #1160	@ 0x488
 801139c:	bd70      	pop	{r4, r5, r6, pc}
 801139e:	bf00      	nop

080113a0 <uxr_buffer_create_datawriter_bin>:
 80113a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80113a2:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 80113a6:	ac1d      	add	r4, sp, #116	@ 0x74
 80113a8:	9105      	str	r1, [sp, #20]
 80113aa:	4605      	mov	r5, r0
 80113ac:	a9a1      	add	r1, sp, #644	@ 0x284
 80113ae:	4618      	mov	r0, r3
 80113b0:	2305      	movs	r3, #5
 80113b2:	f8bd 72a8 	ldrh.w	r7, [sp, #680]	@ 0x2a8
 80113b6:	9204      	str	r2, [sp, #16]
 80113b8:	7123      	strb	r3, [r4, #4]
 80113ba:	f89d 62ac 	ldrb.w	r6, [sp, #684]	@ 0x2ac
 80113be:	f000 f8db 	bl	8011578 <uxr_object_id_to_raw>
 80113c2:	2303      	movs	r3, #3
 80113c4:	a90e      	add	r1, sp, #56	@ 0x38
 80113c6:	98a8      	ldr	r0, [sp, #672]	@ 0x2a0
 80113c8:	7223      	strb	r3, [r4, #8]
 80113ca:	f000 f8d5 	bl	8011578 <uxr_object_id_to_raw>
 80113ce:	f89d 32a5 	ldrb.w	r3, [sp, #677]	@ 0x2a5
 80113d2:	f8ad 7044 	strh.w	r7, [sp, #68]	@ 0x44
 80113d6:	2200      	movs	r2, #0
 80113d8:	3f00      	subs	r7, #0
 80113da:	fab3 f383 	clz	r3, r3
 80113de:	f89d 12a6 	ldrb.w	r1, [sp, #678]	@ 0x2a6
 80113e2:	f88d 2064 	strb.w	r2, [sp, #100]	@ 0x64
 80113e6:	bf18      	it	ne
 80113e8:	2701      	movne	r7, #1
 80113ea:	095b      	lsrs	r3, r3, #5
 80113ec:	f88d 2046 	strb.w	r2, [sp, #70]	@ 0x46
 80113f0:	f88d 204c 	strb.w	r2, [sp, #76]	@ 0x4c
 80113f4:	f88d 2054 	strb.w	r2, [sp, #84]	@ 0x54
 80113f8:	2201      	movs	r2, #1
 80113fa:	f88d 7042 	strb.w	r7, [sp, #66]	@ 0x42
 80113fe:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8011402:	f88d 203a 	strb.w	r2, [sp, #58]	@ 0x3a
 8011406:	b919      	cbnz	r1, 8011410 <uxr_buffer_create_datawriter_bin+0x70>
 8011408:	f043 0302 	orr.w	r3, r3, #2
 801140c:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8011410:	f89d 22a4 	ldrb.w	r2, [sp, #676]	@ 0x2a4
 8011414:	2a01      	cmp	r2, #1
 8011416:	d022      	beq.n	801145e <uxr_buffer_create_datawriter_bin+0xbe>
 8011418:	2a03      	cmp	r2, #3
 801141a:	d01b      	beq.n	8011454 <uxr_buffer_create_datawriter_bin+0xb4>
 801141c:	b91a      	cbnz	r2, 8011426 <uxr_buffer_create_datawriter_bin+0x86>
 801141e:	f043 0308 	orr.w	r3, r3, #8
 8011422:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8011426:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801142a:	a921      	add	r1, sp, #132	@ 0x84
 801142c:	a806      	add	r0, sp, #24
 801142e:	f7fc feaf 	bl	800e190 <ucdr_init_buffer>
 8011432:	a90e      	add	r1, sp, #56	@ 0x38
 8011434:	a806      	add	r0, sp, #24
 8011436:	f002 f8cb 	bl	80135d0 <uxr_serialize_OBJK_DataWriter_Binary>
 801143a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801143c:	9600      	str	r6, [sp, #0]
 801143e:	9401      	str	r4, [sp, #4]
 8011440:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8011444:	60e3      	str	r3, [r4, #12]
 8011446:	4628      	mov	r0, r5
 8011448:	b29b      	uxth	r3, r3
 801144a:	f7ff feb9 	bl	80111c0 <uxr_common_create_entity>
 801144e:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 8011452:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011454:	f043 0320 	orr.w	r3, r3, #32
 8011458:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 801145c:	e7e3      	b.n	8011426 <uxr_buffer_create_datawriter_bin+0x86>
 801145e:	f043 0310 	orr.w	r3, r3, #16
 8011462:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8011466:	e7de      	b.n	8011426 <uxr_buffer_create_datawriter_bin+0x86>

08011468 <uxr_buffer_create_datareader_bin>:
 8011468:	b5f0      	push	{r4, r5, r6, r7, lr}
 801146a:	f5ad 7d25 	sub.w	sp, sp, #660	@ 0x294
 801146e:	ac1f      	add	r4, sp, #124	@ 0x7c
 8011470:	9105      	str	r1, [sp, #20]
 8011472:	4605      	mov	r5, r0
 8011474:	a9a3      	add	r1, sp, #652	@ 0x28c
 8011476:	4618      	mov	r0, r3
 8011478:	2306      	movs	r3, #6
 801147a:	f8bd 72b0 	ldrh.w	r7, [sp, #688]	@ 0x2b0
 801147e:	9204      	str	r2, [sp, #16]
 8011480:	7123      	strb	r3, [r4, #4]
 8011482:	f89d 62b4 	ldrb.w	r6, [sp, #692]	@ 0x2b4
 8011486:	f000 f877 	bl	8011578 <uxr_object_id_to_raw>
 801148a:	2303      	movs	r3, #3
 801148c:	a90e      	add	r1, sp, #56	@ 0x38
 801148e:	98aa      	ldr	r0, [sp, #680]	@ 0x2a8
 8011490:	7223      	strb	r3, [r4, #8]
 8011492:	f000 f871 	bl	8011578 <uxr_object_id_to_raw>
 8011496:	f89d 32ad 	ldrb.w	r3, [sp, #685]	@ 0x2ad
 801149a:	f8ad 7044 	strh.w	r7, [sp, #68]	@ 0x44
 801149e:	2200      	movs	r2, #0
 80114a0:	3f00      	subs	r7, #0
 80114a2:	fab3 f383 	clz	r3, r3
 80114a6:	f89d 12ae 	ldrb.w	r1, [sp, #686]	@ 0x2ae
 80114aa:	f88d 2070 	strb.w	r2, [sp, #112]	@ 0x70
 80114ae:	bf18      	it	ne
 80114b0:	2701      	movne	r7, #1
 80114b2:	095b      	lsrs	r3, r3, #5
 80114b4:	f88d 2064 	strb.w	r2, [sp, #100]	@ 0x64
 80114b8:	f88d 2046 	strb.w	r2, [sp, #70]	@ 0x46
 80114bc:	f88d 204c 	strb.w	r2, [sp, #76]	@ 0x4c
 80114c0:	f88d 2054 	strb.w	r2, [sp, #84]	@ 0x54
 80114c4:	2201      	movs	r2, #1
 80114c6:	f88d 7042 	strb.w	r7, [sp, #66]	@ 0x42
 80114ca:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 80114ce:	f88d 203a 	strb.w	r2, [sp, #58]	@ 0x3a
 80114d2:	b919      	cbnz	r1, 80114dc <uxr_buffer_create_datareader_bin+0x74>
 80114d4:	f043 0302 	orr.w	r3, r3, #2
 80114d8:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 80114dc:	f89d 22ac 	ldrb.w	r2, [sp, #684]	@ 0x2ac
 80114e0:	2a01      	cmp	r2, #1
 80114e2:	d022      	beq.n	801152a <uxr_buffer_create_datareader_bin+0xc2>
 80114e4:	2a03      	cmp	r2, #3
 80114e6:	d01b      	beq.n	8011520 <uxr_buffer_create_datareader_bin+0xb8>
 80114e8:	b91a      	cbnz	r2, 80114f2 <uxr_buffer_create_datareader_bin+0x8a>
 80114ea:	f043 0308 	orr.w	r3, r3, #8
 80114ee:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 80114f2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80114f6:	a923      	add	r1, sp, #140	@ 0x8c
 80114f8:	a806      	add	r0, sp, #24
 80114fa:	f7fc fe49 	bl	800e190 <ucdr_init_buffer>
 80114fe:	a90e      	add	r1, sp, #56	@ 0x38
 8011500:	a806      	add	r0, sp, #24
 8011502:	f002 f829 	bl	8013558 <uxr_serialize_OBJK_DataReader_Binary>
 8011506:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011508:	9600      	str	r6, [sp, #0]
 801150a:	9401      	str	r4, [sp, #4]
 801150c:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8011510:	60e3      	str	r3, [r4, #12]
 8011512:	4628      	mov	r0, r5
 8011514:	b29b      	uxth	r3, r3
 8011516:	f7ff fe53 	bl	80111c0 <uxr_common_create_entity>
 801151a:	f50d 7d25 	add.w	sp, sp, #660	@ 0x294
 801151e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011520:	f043 0320 	orr.w	r3, r3, #32
 8011524:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8011528:	e7e3      	b.n	80114f2 <uxr_buffer_create_datareader_bin+0x8a>
 801152a:	f043 0310 	orr.w	r3, r3, #16
 801152e:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8011532:	e7de      	b.n	80114f2 <uxr_buffer_create_datareader_bin+0x8a>

08011534 <uxr_object_id>:
 8011534:	b082      	sub	sp, #8
 8011536:	2300      	movs	r3, #0
 8011538:	f88d 1006 	strb.w	r1, [sp, #6]
 801153c:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8011540:	f360 030f 	bfi	r3, r0, #0, #16
 8011544:	f362 431f 	bfi	r3, r2, #16, #16
 8011548:	4618      	mov	r0, r3
 801154a:	b002      	add	sp, #8
 801154c:	4770      	bx	lr
 801154e:	bf00      	nop

08011550 <uxr_object_id_from_raw>:
 8011550:	7843      	ldrb	r3, [r0, #1]
 8011552:	7801      	ldrb	r1, [r0, #0]
 8011554:	b082      	sub	sp, #8
 8011556:	f003 020f 	and.w	r2, r3, #15
 801155a:	f88d 2006 	strb.w	r2, [sp, #6]
 801155e:	091b      	lsrs	r3, r3, #4
 8011560:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8011564:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 8011568:	2000      	movs	r0, #0
 801156a:	f363 000f 	bfi	r0, r3, #0, #16
 801156e:	f362 401f 	bfi	r0, r2, #16, #16
 8011572:	b002      	add	sp, #8
 8011574:	4770      	bx	lr
 8011576:	bf00      	nop

08011578 <uxr_object_id_to_raw>:
 8011578:	f3c0 4303 	ubfx	r3, r0, #16, #4
 801157c:	b082      	sub	sp, #8
 801157e:	f3c0 120b 	ubfx	r2, r0, #4, #12
 8011582:	eb03 1300 	add.w	r3, r3, r0, lsl #4
 8011586:	700a      	strb	r2, [r1, #0]
 8011588:	704b      	strb	r3, [r1, #1]
 801158a:	b002      	add	sp, #8
 801158c:	4770      	bx	lr
 801158e:	bf00      	nop

08011590 <on_get_fragmentation_info>:
 8011590:	b500      	push	{lr}
 8011592:	b08b      	sub	sp, #44	@ 0x2c
 8011594:	4601      	mov	r1, r0
 8011596:	2204      	movs	r2, #4
 8011598:	a802      	add	r0, sp, #8
 801159a:	f7fc fdf9 	bl	800e190 <ucdr_init_buffer>
 801159e:	f10d 0305 	add.w	r3, sp, #5
 80115a2:	f10d 0206 	add.w	r2, sp, #6
 80115a6:	a901      	add	r1, sp, #4
 80115a8:	a802      	add	r0, sp, #8
 80115aa:	f001 f9d1 	bl	8012950 <uxr_read_submessage_header>
 80115ae:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80115b2:	2b0d      	cmp	r3, #13
 80115b4:	d003      	beq.n	80115be <on_get_fragmentation_info+0x2e>
 80115b6:	2000      	movs	r0, #0
 80115b8:	b00b      	add	sp, #44	@ 0x2c
 80115ba:	f85d fb04 	ldr.w	pc, [sp], #4
 80115be:	f89d 3005 	ldrb.w	r3, [sp, #5]
 80115c2:	f013 0f02 	tst.w	r3, #2
 80115c6:	bf0c      	ite	eq
 80115c8:	2001      	moveq	r0, #1
 80115ca:	2002      	movne	r0, #2
 80115cc:	b00b      	add	sp, #44	@ 0x2c
 80115ce:	f85d fb04 	ldr.w	pc, [sp], #4
 80115d2:	bf00      	nop

080115d4 <read_submessage_get_info>:
 80115d4:	b570      	push	{r4, r5, r6, lr}
 80115d6:	2500      	movs	r5, #0
 80115d8:	f5ad 7d34 	sub.w	sp, sp, #720	@ 0x2d0
 80115dc:	4604      	mov	r4, r0
 80115de:	f44f 7224 	mov.w	r2, #656	@ 0x290
 80115e2:	460e      	mov	r6, r1
 80115e4:	a810      	add	r0, sp, #64	@ 0x40
 80115e6:	4629      	mov	r1, r5
 80115e8:	e9cd 5503 	strd	r5, r5, [sp, #12]
 80115ec:	f00b fb1c 	bl	801cc28 <memset>
 80115f0:	a903      	add	r1, sp, #12
 80115f2:	4630      	mov	r0, r6
 80115f4:	f002 fa46 	bl	8013a84 <uxr_deserialize_GET_INFO_Payload>
 80115f8:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 80115fc:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8011600:	4620      	mov	r0, r4
 8011602:	f001 f839 	bl	8012678 <uxr_session_header_offset>
 8011606:	462b      	mov	r3, r5
 8011608:	9000      	str	r0, [sp, #0]
 801160a:	220c      	movs	r2, #12
 801160c:	a905      	add	r1, sp, #20
 801160e:	a808      	add	r0, sp, #32
 8011610:	f7fc fdac 	bl	800e16c <ucdr_init_buffer_origin_offset>
 8011614:	a910      	add	r1, sp, #64	@ 0x40
 8011616:	a808      	add	r0, sp, #32
 8011618:	f002 faa6 	bl	8013b68 <uxr_serialize_INFO_Payload>
 801161c:	9b08      	ldr	r3, [sp, #32]
 801161e:	462a      	mov	r2, r5
 8011620:	4629      	mov	r1, r5
 8011622:	4620      	mov	r0, r4
 8011624:	f000 ffd4 	bl	80125d0 <uxr_stamp_session_header>
 8011628:	a808      	add	r0, sp, #32
 801162a:	f7fc fddd 	bl	800e1e8 <ucdr_buffer_length>
 801162e:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8011630:	4602      	mov	r2, r0
 8011632:	a905      	add	r1, sp, #20
 8011634:	e9d3 0400 	ldrd	r0, r4, [r3]
 8011638:	47a0      	blx	r4
 801163a:	f50d 7d34 	add.w	sp, sp, #720	@ 0x2d0
 801163e:	bd70      	pop	{r4, r5, r6, pc}

08011640 <write_submessage_acknack.isra.0>:
 8011640:	b570      	push	{r4, r5, r6, lr}
 8011642:	b092      	sub	sp, #72	@ 0x48
 8011644:	4605      	mov	r5, r0
 8011646:	460e      	mov	r6, r1
 8011648:	4614      	mov	r4, r2
 801164a:	f001 f815 	bl	8012678 <uxr_session_header_offset>
 801164e:	a905      	add	r1, sp, #20
 8011650:	9000      	str	r0, [sp, #0]
 8011652:	2300      	movs	r3, #0
 8011654:	a80a      	add	r0, sp, #40	@ 0x28
 8011656:	2211      	movs	r2, #17
 8011658:	f7fc fd88 	bl	800e16c <ucdr_init_buffer_origin_offset>
 801165c:	2318      	movs	r3, #24
 801165e:	fb03 5404 	mla	r4, r3, r4, r5
 8011662:	2205      	movs	r2, #5
 8011664:	2300      	movs	r3, #0
 8011666:	3450      	adds	r4, #80	@ 0x50
 8011668:	210a      	movs	r1, #10
 801166a:	a80a      	add	r0, sp, #40	@ 0x28
 801166c:	f001 f956 	bl	801291c <uxr_buffer_submessage_header>
 8011670:	a903      	add	r1, sp, #12
 8011672:	4620      	mov	r0, r4
 8011674:	f008 fc8c 	bl	8019f90 <uxr_compute_acknack>
 8011678:	ba40      	rev16	r0, r0
 801167a:	f8ad 000e 	strh.w	r0, [sp, #14]
 801167e:	a903      	add	r1, sp, #12
 8011680:	a80a      	add	r0, sp, #40	@ 0x28
 8011682:	f88d 6010 	strb.w	r6, [sp, #16]
 8011686:	f002 fadf 	bl	8013c48 <uxr_serialize_ACKNACK_Payload>
 801168a:	2200      	movs	r2, #0
 801168c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801168e:	4611      	mov	r1, r2
 8011690:	4628      	mov	r0, r5
 8011692:	f000 ff9d 	bl	80125d0 <uxr_stamp_session_header>
 8011696:	a80a      	add	r0, sp, #40	@ 0x28
 8011698:	f7fc fda6 	bl	800e1e8 <ucdr_buffer_length>
 801169c:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 801169e:	4602      	mov	r2, r0
 80116a0:	a905      	add	r1, sp, #20
 80116a2:	e9d3 0400 	ldrd	r0, r4, [r3]
 80116a6:	47a0      	blx	r4
 80116a8:	b012      	add	sp, #72	@ 0x48
 80116aa:	bd70      	pop	{r4, r5, r6, pc}
 80116ac:	0000      	movs	r0, r0
	...

080116b0 <uxr_init_session>:
 80116b0:	b510      	push	{r4, lr}
 80116b2:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 80116e8 <uxr_init_session+0x38>
 80116b6:	2300      	movs	r3, #0
 80116b8:	e9c0 131c 	strd	r1, r3, [r0, #112]	@ 0x70
 80116bc:	4604      	mov	r4, r0
 80116be:	e9c0 331e 	strd	r3, r3, [r0, #120]	@ 0x78
 80116c2:	e9c0 3320 	strd	r3, r3, [r0, #128]	@ 0x80
 80116c6:	e9c0 3322 	strd	r3, r3, [r0, #136]	@ 0x88
 80116ca:	e9c0 3324 	strd	r3, r3, [r0, #144]	@ 0x90
 80116ce:	ed80 7b26 	vstr	d7, [r0, #152]	@ 0x98
 80116d2:	f880 30a0 	strb.w	r3, [r0, #160]	@ 0xa0
 80116d6:	2181      	movs	r1, #129	@ 0x81
 80116d8:	f000 fede 	bl	8012498 <uxr_init_session_info>
 80116dc:	f104 0008 	add.w	r0, r4, #8
 80116e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80116e4:	f001 b836 	b.w	8012754 <uxr_init_stream_storage>
	...

080116f0 <uxr_set_status_callback>:
 80116f0:	e9c0 1220 	strd	r1, r2, [r0, #128]	@ 0x80
 80116f4:	4770      	bx	lr
 80116f6:	bf00      	nop

080116f8 <uxr_set_topic_callback>:
 80116f8:	e9c0 1222 	strd	r1, r2, [r0, #136]	@ 0x88
 80116fc:	4770      	bx	lr
 80116fe:	bf00      	nop

08011700 <uxr_set_request_callback>:
 8011700:	e9c0 1229 	strd	r1, r2, [r0, #164]	@ 0xa4
 8011704:	4770      	bx	lr
 8011706:	bf00      	nop

08011708 <uxr_set_reply_callback>:
 8011708:	e9c0 122b 	strd	r1, r2, [r0, #172]	@ 0xac
 801170c:	4770      	bx	lr
 801170e:	bf00      	nop

08011710 <uxr_create_output_best_effort_stream>:
 8011710:	b570      	push	{r4, r5, r6, lr}
 8011712:	b082      	sub	sp, #8
 8011714:	4604      	mov	r4, r0
 8011716:	460d      	mov	r5, r1
 8011718:	4616      	mov	r6, r2
 801171a:	f000 ffad 	bl	8012678 <uxr_session_header_offset>
 801171e:	4632      	mov	r2, r6
 8011720:	4603      	mov	r3, r0
 8011722:	4629      	mov	r1, r5
 8011724:	f104 0008 	add.w	r0, r4, #8
 8011728:	b002      	add	sp, #8
 801172a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801172e:	f001 b85b 	b.w	80127e8 <uxr_add_output_best_effort_buffer>
 8011732:	bf00      	nop

08011734 <uxr_create_output_reliable_stream>:
 8011734:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011736:	b085      	sub	sp, #20
 8011738:	4604      	mov	r4, r0
 801173a:	460d      	mov	r5, r1
 801173c:	4616      	mov	r6, r2
 801173e:	461f      	mov	r7, r3
 8011740:	f000 ff9a 	bl	8012678 <uxr_session_header_offset>
 8011744:	463b      	mov	r3, r7
 8011746:	9000      	str	r0, [sp, #0]
 8011748:	4632      	mov	r2, r6
 801174a:	4629      	mov	r1, r5
 801174c:	f104 0008 	add.w	r0, r4, #8
 8011750:	f001 f85e 	bl	8012810 <uxr_add_output_reliable_buffer>
 8011754:	b005      	add	sp, #20
 8011756:	bdf0      	pop	{r4, r5, r6, r7, pc}

08011758 <uxr_create_input_best_effort_stream>:
 8011758:	b082      	sub	sp, #8
 801175a:	3008      	adds	r0, #8
 801175c:	b002      	add	sp, #8
 801175e:	f001 b871 	b.w	8012844 <uxr_add_input_best_effort_buffer>
 8011762:	bf00      	nop

08011764 <uxr_create_input_reliable_stream>:
 8011764:	b510      	push	{r4, lr}
 8011766:	b084      	sub	sp, #16
 8011768:	4c03      	ldr	r4, [pc, #12]	@ (8011778 <uxr_create_input_reliable_stream+0x14>)
 801176a:	9400      	str	r4, [sp, #0]
 801176c:	3008      	adds	r0, #8
 801176e:	f001 f87f 	bl	8012870 <uxr_add_input_reliable_buffer>
 8011772:	b004      	add	sp, #16
 8011774:	bd10      	pop	{r4, pc}
 8011776:	bf00      	nop
 8011778:	08011591 	.word	0x08011591

0801177c <uxr_epoch_nanos>:
 801177c:	b510      	push	{r4, lr}
 801177e:	4604      	mov	r4, r0
 8011780:	f001 f92c 	bl	80129dc <uxr_nanos>
 8011784:	e9d4 3226 	ldrd	r3, r2, [r4, #152]	@ 0x98
 8011788:	1ac0      	subs	r0, r0, r3
 801178a:	eb61 0102 	sbc.w	r1, r1, r2
 801178e:	bd10      	pop	{r4, pc}

08011790 <uxr_flash_output_streams>:
 8011790:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011794:	7e03      	ldrb	r3, [r0, #24]
 8011796:	b084      	sub	sp, #16
 8011798:	4604      	mov	r4, r0
 801179a:	b373      	cbz	r3, 80117fa <uxr_flash_output_streams+0x6a>
 801179c:	2500      	movs	r5, #0
 801179e:	f100 0908 	add.w	r9, r0, #8
 80117a2:	f10d 0802 	add.w	r8, sp, #2
 80117a6:	4628      	mov	r0, r5
 80117a8:	af03      	add	r7, sp, #12
 80117aa:	ae02      	add	r6, sp, #8
 80117ac:	e006      	b.n	80117bc <uxr_flash_output_streams+0x2c>
 80117ae:	7e23      	ldrb	r3, [r4, #24]
 80117b0:	3501      	adds	r5, #1
 80117b2:	b2e8      	uxtb	r0, r5
 80117b4:	4283      	cmp	r3, r0
 80117b6:	f109 0910 	add.w	r9, r9, #16
 80117ba:	d91e      	bls.n	80117fa <uxr_flash_output_streams+0x6a>
 80117bc:	2201      	movs	r2, #1
 80117be:	4611      	mov	r1, r2
 80117c0:	f000 ff90 	bl	80126e4 <uxr_stream_id>
 80117c4:	4643      	mov	r3, r8
 80117c6:	4684      	mov	ip, r0
 80117c8:	463a      	mov	r2, r7
 80117ca:	4631      	mov	r1, r6
 80117cc:	4648      	mov	r0, r9
 80117ce:	f8cd c004 	str.w	ip, [sp, #4]
 80117d2:	f008 fc61 	bl	801a098 <uxr_prepare_best_effort_buffer_to_send>
 80117d6:	2800      	cmp	r0, #0
 80117d8:	d0e9      	beq.n	80117ae <uxr_flash_output_streams+0x1e>
 80117da:	9b02      	ldr	r3, [sp, #8]
 80117dc:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 80117e0:	f89d 1004 	ldrb.w	r1, [sp, #4]
 80117e4:	4620      	mov	r0, r4
 80117e6:	f000 fef3 	bl	80125d0 <uxr_stamp_session_header>
 80117ea:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 80117ec:	9a03      	ldr	r2, [sp, #12]
 80117ee:	f8d3 a004 	ldr.w	sl, [r3, #4]
 80117f2:	9902      	ldr	r1, [sp, #8]
 80117f4:	6818      	ldr	r0, [r3, #0]
 80117f6:	47d0      	blx	sl
 80117f8:	e7d9      	b.n	80117ae <uxr_flash_output_streams+0x1e>
 80117fa:	f894 3048 	ldrb.w	r3, [r4, #72]	@ 0x48
 80117fe:	b37b      	cbz	r3, 8011860 <uxr_flash_output_streams+0xd0>
 8011800:	f04f 0900 	mov.w	r9, #0
 8011804:	f104 0520 	add.w	r5, r4, #32
 8011808:	f10d 0802 	add.w	r8, sp, #2
 801180c:	af03      	add	r7, sp, #12
 801180e:	ae02      	add	r6, sp, #8
 8011810:	4648      	mov	r0, r9
 8011812:	2201      	movs	r2, #1
 8011814:	2102      	movs	r1, #2
 8011816:	f000 ff65 	bl	80126e4 <uxr_stream_id>
 801181a:	9001      	str	r0, [sp, #4]
 801181c:	e00e      	b.n	801183c <uxr_flash_output_streams+0xac>
 801181e:	9b02      	ldr	r3, [sp, #8]
 8011820:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 8011824:	f89d 1004 	ldrb.w	r1, [sp, #4]
 8011828:	4620      	mov	r0, r4
 801182a:	f000 fed1 	bl	80125d0 <uxr_stamp_session_header>
 801182e:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8011830:	9a03      	ldr	r2, [sp, #12]
 8011832:	f8d3 a004 	ldr.w	sl, [r3, #4]
 8011836:	9902      	ldr	r1, [sp, #8]
 8011838:	6818      	ldr	r0, [r3, #0]
 801183a:	47d0      	blx	sl
 801183c:	4643      	mov	r3, r8
 801183e:	463a      	mov	r2, r7
 8011840:	4631      	mov	r1, r6
 8011842:	4628      	mov	r0, r5
 8011844:	f008 fe3c 	bl	801a4c0 <uxr_prepare_next_reliable_buffer_to_send>
 8011848:	2800      	cmp	r0, #0
 801184a:	d1e8      	bne.n	801181e <uxr_flash_output_streams+0x8e>
 801184c:	f894 3048 	ldrb.w	r3, [r4, #72]	@ 0x48
 8011850:	f109 0901 	add.w	r9, r9, #1
 8011854:	fa5f f089 	uxtb.w	r0, r9
 8011858:	4283      	cmp	r3, r0
 801185a:	f105 0528 	add.w	r5, r5, #40	@ 0x28
 801185e:	d8d8      	bhi.n	8011812 <uxr_flash_output_streams+0x82>
 8011860:	b004      	add	sp, #16
 8011862:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011866:	bf00      	nop

08011868 <read_submessage_info>:
 8011868:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801186c:	460d      	mov	r5, r1
 801186e:	f5ad 7d24 	sub.w	sp, sp, #656	@ 0x290
 8011872:	4669      	mov	r1, sp
 8011874:	4607      	mov	r7, r0
 8011876:	4628      	mov	r0, r5
 8011878:	f002 f814 	bl	80138a4 <uxr_deserialize_BaseObjectReply>
 801187c:	a902      	add	r1, sp, #8
 801187e:	4604      	mov	r4, r0
 8011880:	4628      	mov	r0, r5
 8011882:	f89d 8005 	ldrb.w	r8, [sp, #5]
 8011886:	f7fb f9ab 	bl	800cbe0 <ucdr_deserialize_bool>
 801188a:	f89d 3008 	ldrb.w	r3, [sp, #8]
 801188e:	4004      	ands	r4, r0
 8011890:	b2e4      	uxtb	r4, r4
 8011892:	b95b      	cbnz	r3, 80118ac <read_submessage_info+0x44>
 8011894:	a987      	add	r1, sp, #540	@ 0x21c
 8011896:	4628      	mov	r0, r5
 8011898:	f7fb f9a2 	bl	800cbe0 <ucdr_deserialize_bool>
 801189c:	f89d 321c 	ldrb.w	r3, [sp, #540]	@ 0x21c
 80118a0:	4606      	mov	r6, r0
 80118a2:	b94b      	cbnz	r3, 80118b8 <read_submessage_info+0x50>
 80118a4:	f50d 7d24 	add.w	sp, sp, #656	@ 0x290
 80118a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80118ac:	a903      	add	r1, sp, #12
 80118ae:	4628      	mov	r0, r5
 80118b0:	f001 feba 	bl	8013628 <uxr_deserialize_ObjectVariant>
 80118b4:	4004      	ands	r4, r0
 80118b6:	e7ed      	b.n	8011894 <read_submessage_info+0x2c>
 80118b8:	a988      	add	r1, sp, #544	@ 0x220
 80118ba:	4628      	mov	r0, r5
 80118bc:	f7fb f9be 	bl	800cc3c <ucdr_deserialize_uint8_t>
 80118c0:	4234      	tst	r4, r6
 80118c2:	d0ef      	beq.n	80118a4 <read_submessage_info+0x3c>
 80118c4:	2800      	cmp	r0, #0
 80118c6:	d0ed      	beq.n	80118a4 <read_submessage_info+0x3c>
 80118c8:	f89d 3220 	ldrb.w	r3, [sp, #544]	@ 0x220
 80118cc:	2b0d      	cmp	r3, #13
 80118ce:	d1e9      	bne.n	80118a4 <read_submessage_info+0x3c>
 80118d0:	a98a      	add	r1, sp, #552	@ 0x228
 80118d2:	4628      	mov	r0, r5
 80118d4:	f7fb ff4e 	bl	800d774 <ucdr_deserialize_int16_t>
 80118d8:	b140      	cbz	r0, 80118ec <read_submessage_info+0x84>
 80118da:	f9bd 3228 	ldrsh.w	r3, [sp, #552]	@ 0x228
 80118de:	2b00      	cmp	r3, #0
 80118e0:	dd07      	ble.n	80118f2 <read_submessage_info+0x8a>
 80118e2:	f1b8 0f00 	cmp.w	r8, #0
 80118e6:	bf0c      	ite	eq
 80118e8:	2002      	moveq	r0, #2
 80118ea:	2001      	movne	r0, #1
 80118ec:	f887 00b5 	strb.w	r0, [r7, #181]	@ 0xb5
 80118f0:	e7d8      	b.n	80118a4 <read_submessage_info+0x3c>
 80118f2:	2000      	movs	r0, #0
 80118f4:	e7fa      	b.n	80118ec <read_submessage_info+0x84>
 80118f6:	bf00      	nop

080118f8 <read_submessage_list>:
 80118f8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80118fc:	b097      	sub	sp, #92	@ 0x5c
 80118fe:	4604      	mov	r4, r0
 8011900:	460d      	mov	r5, r1
 8011902:	9209      	str	r2, [sp, #36]	@ 0x24
 8011904:	f10d 032f 	add.w	r3, sp, #47	@ 0x2f
 8011908:	aa0c      	add	r2, sp, #48	@ 0x30
 801190a:	f10d 012e 	add.w	r1, sp, #46	@ 0x2e
 801190e:	4628      	mov	r0, r5
 8011910:	f001 f81e 	bl	8012950 <uxr_read_submessage_header>
 8011914:	2800      	cmp	r0, #0
 8011916:	f000 812c 	beq.w	8011b72 <read_submessage_list+0x27a>
 801191a:	f89d 102e 	ldrb.w	r1, [sp, #46]	@ 0x2e
 801191e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011920:	f8bd 6030 	ldrh.w	r6, [sp, #48]	@ 0x30
 8011924:	f89d 702f 	ldrb.w	r7, [sp, #47]	@ 0x2f
 8011928:	3902      	subs	r1, #2
 801192a:	f3c0 4307 	ubfx	r3, r0, #16, #8
 801192e:	290d      	cmp	r1, #13
 8011930:	d8e8      	bhi.n	8011904 <read_submessage_list+0xc>
 8011932:	a201      	add	r2, pc, #4	@ (adr r2, 8011938 <read_submessage_list+0x40>)
 8011934:	f852 f021 	ldr.w	pc, [r2, r1, lsl #2]
 8011938:	08011b69 	.word	0x08011b69
 801193c:	08011905 	.word	0x08011905
 8011940:	08011b59 	.word	0x08011b59
 8011944:	08011afb 	.word	0x08011afb
 8011948:	08011af1 	.word	0x08011af1
 801194c:	08011905 	.word	0x08011905
 8011950:	08011905 	.word	0x08011905
 8011954:	08011a75 	.word	0x08011a75
 8011958:	08011a0d 	.word	0x08011a0d
 801195c:	080119cd 	.word	0x080119cd
 8011960:	08011905 	.word	0x08011905
 8011964:	08011905 	.word	0x08011905
 8011968:	08011905 	.word	0x08011905
 801196c:	08011971 	.word	0x08011971
 8011970:	a910      	add	r1, sp, #64	@ 0x40
 8011972:	4628      	mov	r0, r5
 8011974:	f002 f9c6 	bl	8013d04 <uxr_deserialize_TIMESTAMP_REPLY_Payload>
 8011978:	f8d4 6090 	ldr.w	r6, [r4, #144]	@ 0x90
 801197c:	2e00      	cmp	r6, #0
 801197e:	f000 8100 	beq.w	8011b82 <read_submessage_list+0x28a>
 8011982:	f001 f82b 	bl	80129dc <uxr_nanos>
 8011986:	f04f 0800 	mov.w	r8, #0
 801198a:	9f15      	ldr	r7, [sp, #84]	@ 0x54
 801198c:	4602      	mov	r2, r0
 801198e:	460b      	mov	r3, r1
 8011990:	9814      	ldr	r0, [sp, #80]	@ 0x50
 8011992:	4990      	ldr	r1, [pc, #576]	@ (8011bd4 <read_submessage_list+0x2dc>)
 8011994:	46c4      	mov	ip, r8
 8011996:	fbc0 7c01 	smlal	r7, ip, r0, r1
 801199a:	e9cd 7c04 	strd	r7, ip, [sp, #16]
 801199e:	9810      	ldr	r0, [sp, #64]	@ 0x40
 80119a0:	9f11      	ldr	r7, [sp, #68]	@ 0x44
 80119a2:	46c6      	mov	lr, r8
 80119a4:	fbc0 7e01 	smlal	r7, lr, r0, r1
 80119a8:	46bc      	mov	ip, r7
 80119aa:	e9dd 0712 	ldrd	r0, r7, [sp, #72]	@ 0x48
 80119ae:	fbc0 7801 	smlal	r7, r8, r0, r1
 80119b2:	e9cd ce02 	strd	ip, lr, [sp, #8]
 80119b6:	e9cd 7800 	strd	r7, r8, [sp]
 80119ba:	f8d4 1094 	ldr.w	r1, [r4, #148]	@ 0x94
 80119be:	9106      	str	r1, [sp, #24]
 80119c0:	4620      	mov	r0, r4
 80119c2:	47b0      	blx	r6
 80119c4:	2301      	movs	r3, #1
 80119c6:	f884 30a0 	strb.w	r3, [r4, #160]	@ 0xa0
 80119ca:	e79b      	b.n	8011904 <read_submessage_list+0xc>
 80119cc:	a910      	add	r1, sp, #64	@ 0x40
 80119ce:	4628      	mov	r0, r5
 80119d0:	f002 f978 	bl	8013cc4 <uxr_deserialize_HEARTBEAT_Payload>
 80119d4:	2100      	movs	r1, #0
 80119d6:	f89d 0044 	ldrb.w	r0, [sp, #68]	@ 0x44
 80119da:	f000 fe9f 	bl	801271c <uxr_stream_id_from_raw>
 80119de:	f3c0 2607 	ubfx	r6, r0, #8, #8
 80119e2:	900f      	str	r0, [sp, #60]	@ 0x3c
 80119e4:	4631      	mov	r1, r6
 80119e6:	f104 0008 	add.w	r0, r4, #8
 80119ea:	f000 ff77 	bl	80128dc <uxr_get_input_reliable_stream>
 80119ee:	2800      	cmp	r0, #0
 80119f0:	d088      	beq.n	8011904 <read_submessage_list+0xc>
 80119f2:	f8bd 2042 	ldrh.w	r2, [sp, #66]	@ 0x42
 80119f6:	f8bd 1040 	ldrh.w	r1, [sp, #64]	@ 0x40
 80119fa:	f008 fabd 	bl	8019f78 <uxr_process_heartbeat>
 80119fe:	f89d 103c 	ldrb.w	r1, [sp, #60]	@ 0x3c
 8011a02:	4632      	mov	r2, r6
 8011a04:	4620      	mov	r0, r4
 8011a06:	f7ff fe1b 	bl	8011640 <write_submessage_acknack.isra.0>
 8011a0a:	e77b      	b.n	8011904 <read_submessage_list+0xc>
 8011a0c:	a910      	add	r1, sp, #64	@ 0x40
 8011a0e:	4628      	mov	r0, r5
 8011a10:	f002 f930 	bl	8013c74 <uxr_deserialize_ACKNACK_Payload>
 8011a14:	2100      	movs	r1, #0
 8011a16:	f89d 0044 	ldrb.w	r0, [sp, #68]	@ 0x44
 8011a1a:	f000 fe7f 	bl	801271c <uxr_stream_id_from_raw>
 8011a1e:	900d      	str	r0, [sp, #52]	@ 0x34
 8011a20:	f3c0 2107 	ubfx	r1, r0, #8, #8
 8011a24:	f104 0008 	add.w	r0, r4, #8
 8011a28:	f000 ff44 	bl	80128b4 <uxr_get_output_reliable_stream>
 8011a2c:	4606      	mov	r6, r0
 8011a2e:	2800      	cmp	r0, #0
 8011a30:	f43f af68 	beq.w	8011904 <read_submessage_list+0xc>
 8011a34:	f8bd 1042 	ldrh.w	r1, [sp, #66]	@ 0x42
 8011a38:	f8bd 2040 	ldrh.w	r2, [sp, #64]	@ 0x40
 8011a3c:	ba49      	rev16	r1, r1
 8011a3e:	b289      	uxth	r1, r1
 8011a40:	f008 fde8 	bl	801a614 <uxr_process_acknack>
 8011a44:	4630      	mov	r0, r6
 8011a46:	f008 fda9 	bl	801a59c <uxr_begin_output_nack_buffer_it>
 8011a4a:	f10d 0838 	add.w	r8, sp, #56	@ 0x38
 8011a4e:	f8ad 0032 	strh.w	r0, [sp, #50]	@ 0x32
 8011a52:	e005      	b.n	8011a60 <read_submessage_list+0x168>
 8011a54:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8011a56:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8011a58:	685f      	ldr	r7, [r3, #4]
 8011a5a:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8011a5c:	6818      	ldr	r0, [r3, #0]
 8011a5e:	47b8      	blx	r7
 8011a60:	f10d 0332 	add.w	r3, sp, #50	@ 0x32
 8011a64:	aa0f      	add	r2, sp, #60	@ 0x3c
 8011a66:	4641      	mov	r1, r8
 8011a68:	4630      	mov	r0, r6
 8011a6a:	f008 fd99 	bl	801a5a0 <uxr_next_reliable_nack_buffer_to_send>
 8011a6e:	2800      	cmp	r0, #0
 8011a70:	d1f0      	bne.n	8011a54 <read_submessage_list+0x15c>
 8011a72:	e747      	b.n	8011904 <read_submessage_list+0xc>
 8011a74:	f10d 0838 	add.w	r8, sp, #56	@ 0x38
 8011a78:	4641      	mov	r1, r8
 8011a7a:	900d      	str	r0, [sp, #52]	@ 0x34
 8011a7c:	4628      	mov	r0, r5
 8011a7e:	f001 fe73 	bl	8013768 <uxr_deserialize_BaseObjectRequest>
 8011a82:	3e04      	subs	r6, #4
 8011a84:	4640      	mov	r0, r8
 8011a86:	a90f      	add	r1, sp, #60	@ 0x3c
 8011a88:	f10d 0232 	add.w	r2, sp, #50	@ 0x32
 8011a8c:	f000 fe1a 	bl	80126c4 <uxr_parse_base_object_request>
 8011a90:	fa1f f886 	uxth.w	r8, r6
 8011a94:	f8d4 6080 	ldr.w	r6, [r4, #128]	@ 0x80
 8011a98:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8011a9a:	f8bd 9032 	ldrh.w	r9, [sp, #50]	@ 0x32
 8011a9e:	9110      	str	r1, [sp, #64]	@ 0x40
 8011aa0:	f007 070e 	and.w	r7, r7, #14
 8011aa4:	b136      	cbz	r6, 8011ab4 <read_submessage_list+0x1bc>
 8011aa6:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8011aaa:	9300      	str	r3, [sp, #0]
 8011aac:	464a      	mov	r2, r9
 8011aae:	2300      	movs	r3, #0
 8011ab0:	4620      	mov	r0, r4
 8011ab2:	47b0      	blx	r6
 8011ab4:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
 8011ab6:	b16b      	cbz	r3, 8011ad4 <read_submessage_list+0x1dc>
 8011ab8:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8011aba:	2100      	movs	r1, #0
 8011abc:	3802      	subs	r0, #2
 8011abe:	e002      	b.n	8011ac6 <read_submessage_list+0x1ce>
 8011ac0:	3101      	adds	r1, #1
 8011ac2:	428b      	cmp	r3, r1
 8011ac4:	d006      	beq.n	8011ad4 <read_submessage_list+0x1dc>
 8011ac6:	f830 6f02 	ldrh.w	r6, [r0, #2]!
 8011aca:	454e      	cmp	r6, r9
 8011acc:	d1f8      	bne.n	8011ac0 <read_submessage_list+0x1c8>
 8011ace:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8011ad0:	2200      	movs	r2, #0
 8011ad2:	545a      	strb	r2, [r3, r1]
 8011ad4:	f8bd 1032 	ldrh.w	r1, [sp, #50]	@ 0x32
 8011ad8:	9102      	str	r1, [sp, #8]
 8011ada:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8011adc:	9101      	str	r1, [sp, #4]
 8011ade:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8011ae0:	9100      	str	r1, [sp, #0]
 8011ae2:	463b      	mov	r3, r7
 8011ae4:	4642      	mov	r2, r8
 8011ae6:	4629      	mov	r1, r5
 8011ae8:	4620      	mov	r0, r4
 8011aea:	f008 fe4b 	bl	801a784 <read_submessage_format>
 8011aee:	e709      	b.n	8011904 <read_submessage_list+0xc>
 8011af0:	4629      	mov	r1, r5
 8011af2:	4620      	mov	r0, r4
 8011af4:	f7ff feb8 	bl	8011868 <read_submessage_info>
 8011af8:	e704      	b.n	8011904 <read_submessage_list+0xc>
 8011afa:	2b00      	cmp	r3, #0
 8011afc:	d03c      	beq.n	8011b78 <read_submessage_list+0x280>
 8011afe:	a910      	add	r1, sp, #64	@ 0x40
 8011b00:	4628      	mov	r0, r5
 8011b02:	f002 f813 	bl	8013b2c <uxr_deserialize_STATUS_Payload>
 8011b06:	a90e      	add	r1, sp, #56	@ 0x38
 8011b08:	a810      	add	r0, sp, #64	@ 0x40
 8011b0a:	aa0d      	add	r2, sp, #52	@ 0x34
 8011b0c:	f000 fdda 	bl	80126c4 <uxr_parse_base_object_request>
 8011b10:	f8d4 6080 	ldr.w	r6, [r4, #128]	@ 0x80
 8011b14:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8011b16:	f89d 8044 	ldrb.w	r8, [sp, #68]	@ 0x44
 8011b1a:	f8bd 7034 	ldrh.w	r7, [sp, #52]	@ 0x34
 8011b1e:	910f      	str	r1, [sp, #60]	@ 0x3c
 8011b20:	b136      	cbz	r6, 8011b30 <read_submessage_list+0x238>
 8011b22:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8011b26:	9300      	str	r3, [sp, #0]
 8011b28:	463a      	mov	r2, r7
 8011b2a:	4643      	mov	r3, r8
 8011b2c:	4620      	mov	r0, r4
 8011b2e:	47b0      	blx	r6
 8011b30:	6fe2      	ldr	r2, [r4, #124]	@ 0x7c
 8011b32:	2a00      	cmp	r2, #0
 8011b34:	f43f aee6 	beq.w	8011904 <read_submessage_list+0xc>
 8011b38:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8011b3a:	2100      	movs	r1, #0
 8011b3c:	3802      	subs	r0, #2
 8011b3e:	e003      	b.n	8011b48 <read_submessage_list+0x250>
 8011b40:	3101      	adds	r1, #1
 8011b42:	4291      	cmp	r1, r2
 8011b44:	f43f aede 	beq.w	8011904 <read_submessage_list+0xc>
 8011b48:	f830 6f02 	ldrh.w	r6, [r0, #2]!
 8011b4c:	42be      	cmp	r6, r7
 8011b4e:	d1f7      	bne.n	8011b40 <read_submessage_list+0x248>
 8011b50:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8011b52:	f803 8001 	strb.w	r8, [r3, r1]
 8011b56:	e6d5      	b.n	8011904 <read_submessage_list+0xc>
 8011b58:	2b00      	cmp	r3, #0
 8011b5a:	f47f aed3 	bne.w	8011904 <read_submessage_list+0xc>
 8011b5e:	4629      	mov	r1, r5
 8011b60:	4620      	mov	r0, r4
 8011b62:	f000 fcf7 	bl	8012554 <uxr_read_create_session_status>
 8011b66:	e6cd      	b.n	8011904 <read_submessage_list+0xc>
 8011b68:	4629      	mov	r1, r5
 8011b6a:	4620      	mov	r0, r4
 8011b6c:	f7ff fd32 	bl	80115d4 <read_submessage_get_info>
 8011b70:	e6c8      	b.n	8011904 <read_submessage_list+0xc>
 8011b72:	b017      	add	sp, #92	@ 0x5c
 8011b74:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011b78:	4629      	mov	r1, r5
 8011b7a:	4620      	mov	r0, r4
 8011b7c:	f000 fcf8 	bl	8012570 <uxr_read_delete_session_status>
 8011b80:	e6c0      	b.n	8011904 <read_submessage_list+0xc>
 8011b82:	f000 ff2b 	bl	80129dc <uxr_nanos>
 8011b86:	e9dd 7214 	ldrd	r7, r2, [sp, #80]	@ 0x50
 8011b8a:	f8df c048 	ldr.w	ip, [pc, #72]	@ 8011bd4 <read_submessage_list+0x2dc>
 8011b8e:	4633      	mov	r3, r6
 8011b90:	fbc7 230c 	smlal	r2, r3, r7, ip
 8011b94:	1810      	adds	r0, r2, r0
 8011b96:	eb43 0301 	adc.w	r3, r3, r1
 8011b9a:	e9dd 1212 	ldrd	r1, r2, [sp, #72]	@ 0x48
 8011b9e:	46b6      	mov	lr, r6
 8011ba0:	fbc1 2e0c 	smlal	r2, lr, r1, ip
 8011ba4:	e9dd 1710 	ldrd	r1, r7, [sp, #64]	@ 0x40
 8011ba8:	fbc1 760c 	smlal	r7, r6, r1, ip
 8011bac:	19d2      	adds	r2, r2, r7
 8011bae:	eb4e 0106 	adc.w	r1, lr, r6
 8011bb2:	1a80      	subs	r0, r0, r2
 8011bb4:	eb63 0301 	sbc.w	r3, r3, r1
 8011bb8:	0fda      	lsrs	r2, r3, #31
 8011bba:	1812      	adds	r2, r2, r0
 8011bbc:	f143 0300 	adc.w	r3, r3, #0
 8011bc0:	0852      	lsrs	r2, r2, #1
 8011bc2:	ea42 72c3 	orr.w	r2, r2, r3, lsl #31
 8011bc6:	105b      	asrs	r3, r3, #1
 8011bc8:	f8c4 2098 	str.w	r2, [r4, #152]	@ 0x98
 8011bcc:	f8c4 309c 	str.w	r3, [r4, #156]	@ 0x9c
 8011bd0:	e6f8      	b.n	80119c4 <read_submessage_list+0xcc>
 8011bd2:	bf00      	nop
 8011bd4:	3b9aca00 	.word	0x3b9aca00

08011bd8 <listen_message_reliably>:
 8011bd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011bdc:	f1b1 0b00 	subs.w	fp, r1, #0
 8011be0:	b09f      	sub	sp, #124	@ 0x7c
 8011be2:	4606      	mov	r6, r0
 8011be4:	bfb8      	it	lt
 8011be6:	f06f 4b00 	mvnlt.w	fp, #2147483648	@ 0x80000000
 8011bea:	f000 fedd 	bl	80129a8 <uxr_millis>
 8011bee:	f896 3048 	ldrb.w	r3, [r6, #72]	@ 0x48
 8011bf2:	9003      	str	r0, [sp, #12]
 8011bf4:	9104      	str	r1, [sp, #16]
 8011bf6:	f10d 0828 	add.w	r8, sp, #40	@ 0x28
 8011bfa:	f10d 0a24 	add.w	sl, sp, #36	@ 0x24
 8011bfe:	2b00      	cmp	r3, #0
 8011c00:	f000 80a4 	beq.w	8011d4c <listen_message_reliably+0x174>
 8011c04:	2500      	movs	r5, #0
 8011c06:	e9cd b806 	strd	fp, r8, [sp, #24]
 8011c0a:	f106 0420 	add.w	r4, r6, #32
 8011c0e:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8011c12:	f06f 4900 	mvn.w	r9, #2147483648	@ 0x80000000
 8011c16:	4628      	mov	r0, r5
 8011c18:	e011      	b.n	8011c3e <listen_message_reliably+0x66>
 8011c1a:	e9d4 2306 	ldrd	r2, r3, [r4, #24]
 8011c1e:	42ba      	cmp	r2, r7
 8011c20:	eb73 0109 	sbcs.w	r1, r3, r9
 8011c24:	bfb8      	it	lt
 8011c26:	4699      	movlt	r9, r3
 8011c28:	f105 0501 	add.w	r5, r5, #1
 8011c2c:	f896 3048 	ldrb.w	r3, [r6, #72]	@ 0x48
 8011c30:	b2e8      	uxtb	r0, r5
 8011c32:	bfb8      	it	lt
 8011c34:	4617      	movlt	r7, r2
 8011c36:	4283      	cmp	r3, r0
 8011c38:	f104 0428 	add.w	r4, r4, #40	@ 0x28
 8011c3c:	d94a      	bls.n	8011cd4 <listen_message_reliably+0xfc>
 8011c3e:	2201      	movs	r2, #1
 8011c40:	2102      	movs	r1, #2
 8011c42:	f000 fd4f 	bl	80126e4 <uxr_stream_id>
 8011c46:	e9dd 2303 	ldrd	r2, r3, [sp, #12]
 8011c4a:	4601      	mov	r1, r0
 8011c4c:	4620      	mov	r0, r4
 8011c4e:	910b      	str	r1, [sp, #44]	@ 0x2c
 8011c50:	f008 fc74 	bl	801a53c <uxr_update_output_stream_heartbeat_timestamp>
 8011c54:	2800      	cmp	r0, #0
 8011c56:	d0e0      	beq.n	8011c1a <listen_message_reliably+0x42>
 8011c58:	f89d 302c 	ldrb.w	r3, [sp, #44]	@ 0x2c
 8011c5c:	f89d b02d 	ldrb.w	fp, [sp, #45]	@ 0x2d
 8011c60:	9305      	str	r3, [sp, #20]
 8011c62:	4630      	mov	r0, r6
 8011c64:	f000 fd08 	bl	8012678 <uxr_session_header_offset>
 8011c68:	f10d 0858 	add.w	r8, sp, #88	@ 0x58
 8011c6c:	eb0b 0b8b 	add.w	fp, fp, fp, lsl #2
 8011c70:	9000      	str	r0, [sp, #0]
 8011c72:	a90e      	add	r1, sp, #56	@ 0x38
 8011c74:	4640      	mov	r0, r8
 8011c76:	eb06 0bcb 	add.w	fp, r6, fp, lsl #3
 8011c7a:	2300      	movs	r3, #0
 8011c7c:	2211      	movs	r2, #17
 8011c7e:	f7fc fa75 	bl	800e16c <ucdr_init_buffer_origin_offset>
 8011c82:	2300      	movs	r3, #0
 8011c84:	2205      	movs	r2, #5
 8011c86:	210b      	movs	r1, #11
 8011c88:	4640      	mov	r0, r8
 8011c8a:	f000 fe47 	bl	801291c <uxr_buffer_submessage_header>
 8011c8e:	f8bb 0032 	ldrh.w	r0, [fp, #50]	@ 0x32
 8011c92:	2101      	movs	r1, #1
 8011c94:	f008 fe4a 	bl	801a92c <uxr_seq_num_add>
 8011c98:	f8bb 3030 	ldrh.w	r3, [fp, #48]	@ 0x30
 8011c9c:	f8ad 3032 	strh.w	r3, [sp, #50]	@ 0x32
 8011ca0:	4602      	mov	r2, r0
 8011ca2:	9b05      	ldr	r3, [sp, #20]
 8011ca4:	f8ad 2030 	strh.w	r2, [sp, #48]	@ 0x30
 8011ca8:	a90c      	add	r1, sp, #48	@ 0x30
 8011caa:	4640      	mov	r0, r8
 8011cac:	f88d 3034 	strb.w	r3, [sp, #52]	@ 0x34
 8011cb0:	f001 fff4 	bl	8013c9c <uxr_serialize_HEARTBEAT_Payload>
 8011cb4:	2200      	movs	r2, #0
 8011cb6:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8011cb8:	4611      	mov	r1, r2
 8011cba:	4630      	mov	r0, r6
 8011cbc:	f000 fc88 	bl	80125d0 <uxr_stamp_session_header>
 8011cc0:	4640      	mov	r0, r8
 8011cc2:	f7fc fa91 	bl	800e1e8 <ucdr_buffer_length>
 8011cc6:	4602      	mov	r2, r0
 8011cc8:	6f30      	ldr	r0, [r6, #112]	@ 0x70
 8011cca:	a90e      	add	r1, sp, #56	@ 0x38
 8011ccc:	e9d0 0300 	ldrd	r0, r3, [r0]
 8011cd0:	4798      	blx	r3
 8011cd2:	e7a2      	b.n	8011c1a <listen_message_reliably+0x42>
 8011cd4:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8011cd8:	4599      	cmp	r9, r3
 8011cda:	bf08      	it	eq
 8011cdc:	f1b7 3fff 	cmpeq.w	r7, #4294967295	@ 0xffffffff
 8011ce0:	e9dd b806 	ldrd	fp, r8, [sp, #24]
 8011ce4:	d032      	beq.n	8011d4c <listen_message_reliably+0x174>
 8011ce6:	9b03      	ldr	r3, [sp, #12]
 8011ce8:	1aff      	subs	r7, r7, r3
 8011cea:	2f00      	cmp	r7, #0
 8011cec:	bf08      	it	eq
 8011cee:	2701      	moveq	r7, #1
 8011cf0:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 8011cf2:	455f      	cmp	r7, fp
 8011cf4:	bfa8      	it	ge
 8011cf6:	465f      	movge	r7, fp
 8011cf8:	689c      	ldr	r4, [r3, #8]
 8011cfa:	6818      	ldr	r0, [r3, #0]
 8011cfc:	4642      	mov	r2, r8
 8011cfe:	463b      	mov	r3, r7
 8011d00:	4651      	mov	r1, sl
 8011d02:	47a0      	blx	r4
 8011d04:	ebab 0b07 	sub.w	fp, fp, r7
 8011d08:	b958      	cbnz	r0, 8011d22 <listen_message_reliably+0x14a>
 8011d0a:	f1bb 0f00 	cmp.w	fp, #0
 8011d0e:	dd44      	ble.n	8011d9a <listen_message_reliably+0x1c2>
 8011d10:	f000 fe4a 	bl	80129a8 <uxr_millis>
 8011d14:	f896 3048 	ldrb.w	r3, [r6, #72]	@ 0x48
 8011d18:	2b00      	cmp	r3, #0
 8011d1a:	d03c      	beq.n	8011d96 <listen_message_reliably+0x1be>
 8011d1c:	e9cd 0103 	strd	r0, r1, [sp, #12]
 8011d20:	e770      	b.n	8011c04 <listen_message_reliably+0x2c>
 8011d22:	e9dd 1209 	ldrd	r1, r2, [sp, #36]	@ 0x24
 8011d26:	4604      	mov	r4, r0
 8011d28:	a80e      	add	r0, sp, #56	@ 0x38
 8011d2a:	f7fc fa31 	bl	800e190 <ucdr_init_buffer>
 8011d2e:	2500      	movs	r5, #0
 8011d30:	f10d 0322 	add.w	r3, sp, #34	@ 0x22
 8011d34:	aa08      	add	r2, sp, #32
 8011d36:	a90e      	add	r1, sp, #56	@ 0x38
 8011d38:	4630      	mov	r0, r6
 8011d3a:	f88d 5020 	strb.w	r5, [sp, #32]
 8011d3e:	f000 fc5d 	bl	80125fc <uxr_read_session_header>
 8011d42:	b928      	cbnz	r0, 8011d50 <listen_message_reliably+0x178>
 8011d44:	4620      	mov	r0, r4
 8011d46:	b01f      	add	sp, #124	@ 0x7c
 8011d48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011d4c:	465f      	mov	r7, fp
 8011d4e:	e7cc      	b.n	8011cea <listen_message_reliably+0x112>
 8011d50:	4629      	mov	r1, r5
 8011d52:	f89d 0020 	ldrb.w	r0, [sp, #32]
 8011d56:	f000 fce1 	bl	801271c <uxr_stream_id_from_raw>
 8011d5a:	f3c0 4707 	ubfx	r7, r0, #16, #8
 8011d5e:	2f01      	cmp	r7, #1
 8011d60:	e9cd 000b 	strd	r0, r0, [sp, #44]	@ 0x2c
 8011d64:	f8bd a022 	ldrh.w	sl, [sp, #34]	@ 0x22
 8011d68:	fa5f f880 	uxtb.w	r8, r0
 8011d6c:	f3c0 2507 	ubfx	r5, r0, #8, #8
 8011d70:	d050      	beq.n	8011e14 <listen_message_reliably+0x23c>
 8011d72:	2f02      	cmp	r7, #2
 8011d74:	d016      	beq.n	8011da4 <listen_message_reliably+0x1cc>
 8011d76:	2f00      	cmp	r7, #0
 8011d78:	d1e4      	bne.n	8011d44 <listen_message_reliably+0x16c>
 8011d7a:	4639      	mov	r1, r7
 8011d7c:	4638      	mov	r0, r7
 8011d7e:	f000 fccd 	bl	801271c <uxr_stream_id_from_raw>
 8011d82:	a90e      	add	r1, sp, #56	@ 0x38
 8011d84:	4602      	mov	r2, r0
 8011d86:	4630      	mov	r0, r6
 8011d88:	920c      	str	r2, [sp, #48]	@ 0x30
 8011d8a:	f7ff fdb5 	bl	80118f8 <read_submessage_list>
 8011d8e:	4620      	mov	r0, r4
 8011d90:	b01f      	add	sp, #124	@ 0x7c
 8011d92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011d96:	465f      	mov	r7, fp
 8011d98:	e7aa      	b.n	8011cf0 <listen_message_reliably+0x118>
 8011d9a:	4604      	mov	r4, r0
 8011d9c:	4620      	mov	r0, r4
 8011d9e:	b01f      	add	sp, #124	@ 0x7c
 8011da0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011da4:	4629      	mov	r1, r5
 8011da6:	f106 0008 	add.w	r0, r6, #8
 8011daa:	f000 fd97 	bl	80128dc <uxr_get_input_reliable_stream>
 8011dae:	4681      	mov	r9, r0
 8011db0:	b338      	cbz	r0, 8011e02 <listen_message_reliably+0x22a>
 8011db2:	a80e      	add	r0, sp, #56	@ 0x38
 8011db4:	f8dd b040 	ldr.w	fp, [sp, #64]	@ 0x40
 8011db8:	f7fc fa1a 	bl	800e1f0 <ucdr_buffer_remaining>
 8011dbc:	4603      	mov	r3, r0
 8011dbe:	f10d 0021 	add.w	r0, sp, #33	@ 0x21
 8011dc2:	9000      	str	r0, [sp, #0]
 8011dc4:	465a      	mov	r2, fp
 8011dc6:	4651      	mov	r1, sl
 8011dc8:	4648      	mov	r0, r9
 8011dca:	f007 ffe3 	bl	8019d94 <uxr_receive_reliable_message>
 8011dce:	b1c0      	cbz	r0, 8011e02 <listen_message_reliably+0x22a>
 8011dd0:	f89d 3021 	ldrb.w	r3, [sp, #33]	@ 0x21
 8011dd4:	b393      	cbz	r3, 8011e3c <listen_message_reliably+0x264>
 8011dd6:	af16      	add	r7, sp, #88	@ 0x58
 8011dd8:	f04f 0a02 	mov.w	sl, #2
 8011ddc:	e00a      	b.n	8011df4 <listen_message_reliably+0x21c>
 8011dde:	f88d 8030 	strb.w	r8, [sp, #48]	@ 0x30
 8011de2:	f88d 5031 	strb.w	r5, [sp, #49]	@ 0x31
 8011de6:	f88d a032 	strb.w	sl, [sp, #50]	@ 0x32
 8011dea:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8011dec:	4639      	mov	r1, r7
 8011dee:	4630      	mov	r0, r6
 8011df0:	f7ff fd82 	bl	80118f8 <read_submessage_list>
 8011df4:	2204      	movs	r2, #4
 8011df6:	4639      	mov	r1, r7
 8011df8:	4648      	mov	r0, r9
 8011dfa:	f008 f845 	bl	8019e88 <uxr_next_input_reliable_buffer_available>
 8011dfe:	2800      	cmp	r0, #0
 8011e00:	d1ed      	bne.n	8011dde <listen_message_reliably+0x206>
 8011e02:	4630      	mov	r0, r6
 8011e04:	462a      	mov	r2, r5
 8011e06:	4641      	mov	r1, r8
 8011e08:	f7ff fc1a 	bl	8011640 <write_submessage_acknack.isra.0>
 8011e0c:	4620      	mov	r0, r4
 8011e0e:	b01f      	add	sp, #124	@ 0x7c
 8011e10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011e14:	4629      	mov	r1, r5
 8011e16:	f106 0008 	add.w	r0, r6, #8
 8011e1a:	f000 fd55 	bl	80128c8 <uxr_get_input_best_effort_stream>
 8011e1e:	2800      	cmp	r0, #0
 8011e20:	d090      	beq.n	8011d44 <listen_message_reliably+0x16c>
 8011e22:	4651      	mov	r1, sl
 8011e24:	f007 ff26 	bl	8019c74 <uxr_receive_best_effort_message>
 8011e28:	2800      	cmp	r0, #0
 8011e2a:	d08b      	beq.n	8011d44 <listen_message_reliably+0x16c>
 8011e2c:	f88d 7032 	strb.w	r7, [sp, #50]	@ 0x32
 8011e30:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8011e32:	a90e      	add	r1, sp, #56	@ 0x38
 8011e34:	4630      	mov	r0, r6
 8011e36:	f7ff fd5f 	bl	80118f8 <read_submessage_list>
 8011e3a:	e783      	b.n	8011d44 <listen_message_reliably+0x16c>
 8011e3c:	f88d 7032 	strb.w	r7, [sp, #50]	@ 0x32
 8011e40:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8011e42:	a90e      	add	r1, sp, #56	@ 0x38
 8011e44:	4630      	mov	r0, r6
 8011e46:	f7ff fd57 	bl	80118f8 <read_submessage_list>
 8011e4a:	e7c4      	b.n	8011dd6 <listen_message_reliably+0x1fe>

08011e4c <uxr_run_session_timeout>:
 8011e4c:	b570      	push	{r4, r5, r6, lr}
 8011e4e:	4604      	mov	r4, r0
 8011e50:	460d      	mov	r5, r1
 8011e52:	f000 fda9 	bl	80129a8 <uxr_millis>
 8011e56:	4606      	mov	r6, r0
 8011e58:	4620      	mov	r0, r4
 8011e5a:	f7ff fc99 	bl	8011790 <uxr_flash_output_streams>
 8011e5e:	4629      	mov	r1, r5
 8011e60:	4620      	mov	r0, r4
 8011e62:	f7ff feb9 	bl	8011bd8 <listen_message_reliably>
 8011e66:	f000 fd9f 	bl	80129a8 <uxr_millis>
 8011e6a:	1b81      	subs	r1, r0, r6
 8011e6c:	1a69      	subs	r1, r5, r1
 8011e6e:	2900      	cmp	r1, #0
 8011e70:	dcf6      	bgt.n	8011e60 <uxr_run_session_timeout+0x14>
 8011e72:	f104 0008 	add.w	r0, r4, #8
 8011e76:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8011e7a:	f000 bd39 	b.w	80128f0 <uxr_output_streams_confirmed>
 8011e7e:	bf00      	nop

08011e80 <uxr_run_session_until_data>:
 8011e80:	b570      	push	{r4, r5, r6, lr}
 8011e82:	4604      	mov	r4, r0
 8011e84:	460d      	mov	r5, r1
 8011e86:	f000 fd8f 	bl	80129a8 <uxr_millis>
 8011e8a:	4606      	mov	r6, r0
 8011e8c:	4620      	mov	r0, r4
 8011e8e:	f7ff fc7f 	bl	8011790 <uxr_flash_output_streams>
 8011e92:	2300      	movs	r3, #0
 8011e94:	f884 30b4 	strb.w	r3, [r4, #180]	@ 0xb4
 8011e98:	4629      	mov	r1, r5
 8011e9a:	e005      	b.n	8011ea8 <uxr_run_session_until_data+0x28>
 8011e9c:	f000 fd84 	bl	80129a8 <uxr_millis>
 8011ea0:	1b81      	subs	r1, r0, r6
 8011ea2:	1a69      	subs	r1, r5, r1
 8011ea4:	2900      	cmp	r1, #0
 8011ea6:	dd07      	ble.n	8011eb8 <uxr_run_session_until_data+0x38>
 8011ea8:	4620      	mov	r0, r4
 8011eaa:	f7ff fe95 	bl	8011bd8 <listen_message_reliably>
 8011eae:	f894 00b4 	ldrb.w	r0, [r4, #180]	@ 0xb4
 8011eb2:	2800      	cmp	r0, #0
 8011eb4:	d0f2      	beq.n	8011e9c <uxr_run_session_until_data+0x1c>
 8011eb6:	bd70      	pop	{r4, r5, r6, pc}
 8011eb8:	f894 00b4 	ldrb.w	r0, [r4, #180]	@ 0xb4
 8011ebc:	bd70      	pop	{r4, r5, r6, pc}
 8011ebe:	bf00      	nop

08011ec0 <uxr_run_session_until_confirm_delivery>:
 8011ec0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011ec4:	4606      	mov	r6, r0
 8011ec6:	460d      	mov	r5, r1
 8011ec8:	f000 fd6e 	bl	80129a8 <uxr_millis>
 8011ecc:	4607      	mov	r7, r0
 8011ece:	4630      	mov	r0, r6
 8011ed0:	f7ff fc5e 	bl	8011790 <uxr_flash_output_streams>
 8011ed4:	2d00      	cmp	r5, #0
 8011ed6:	db16      	blt.n	8011f06 <uxr_run_session_until_confirm_delivery+0x46>
 8011ed8:	462c      	mov	r4, r5
 8011eda:	f106 0808 	add.w	r8, r6, #8
 8011ede:	e008      	b.n	8011ef2 <uxr_run_session_until_confirm_delivery+0x32>
 8011ee0:	4621      	mov	r1, r4
 8011ee2:	4630      	mov	r0, r6
 8011ee4:	f7ff fe78 	bl	8011bd8 <listen_message_reliably>
 8011ee8:	f000 fd5e 	bl	80129a8 <uxr_millis>
 8011eec:	1bc1      	subs	r1, r0, r7
 8011eee:	1a6c      	subs	r4, r5, r1
 8011ef0:	d404      	bmi.n	8011efc <uxr_run_session_until_confirm_delivery+0x3c>
 8011ef2:	4640      	mov	r0, r8
 8011ef4:	f000 fcfc 	bl	80128f0 <uxr_output_streams_confirmed>
 8011ef8:	2800      	cmp	r0, #0
 8011efa:	d0f1      	beq.n	8011ee0 <uxr_run_session_until_confirm_delivery+0x20>
 8011efc:	4640      	mov	r0, r8
 8011efe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011f02:	f000 bcf5 	b.w	80128f0 <uxr_output_streams_confirmed>
 8011f06:	f106 0808 	add.w	r8, r6, #8
 8011f0a:	e7f7      	b.n	8011efc <uxr_run_session_until_confirm_delivery+0x3c>

08011f0c <uxr_run_session_until_all_status>:
 8011f0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011f10:	9c08      	ldr	r4, [sp, #32]
 8011f12:	4605      	mov	r5, r0
 8011f14:	460f      	mov	r7, r1
 8011f16:	4690      	mov	r8, r2
 8011f18:	461e      	mov	r6, r3
 8011f1a:	f7ff fc39 	bl	8011790 <uxr_flash_output_streams>
 8011f1e:	b124      	cbz	r4, 8011f2a <uxr_run_session_until_all_status+0x1e>
 8011f20:	4622      	mov	r2, r4
 8011f22:	21ff      	movs	r1, #255	@ 0xff
 8011f24:	4630      	mov	r0, r6
 8011f26:	f00a fe7f 	bl	801cc28 <memset>
 8011f2a:	e9c5 861d 	strd	r8, r6, [r5, #116]	@ 0x74
 8011f2e:	67ec      	str	r4, [r5, #124]	@ 0x7c
 8011f30:	f000 fd3a 	bl	80129a8 <uxr_millis>
 8011f34:	4639      	mov	r1, r7
 8011f36:	4681      	mov	r9, r0
 8011f38:	4628      	mov	r0, r5
 8011f3a:	f7ff fe4d 	bl	8011bd8 <listen_message_reliably>
 8011f3e:	f000 fd33 	bl	80129a8 <uxr_millis>
 8011f42:	eba0 0109 	sub.w	r1, r0, r9
 8011f46:	1a79      	subs	r1, r7, r1
 8011f48:	b36c      	cbz	r4, 8011fa6 <uxr_run_session_until_all_status+0x9a>
 8011f4a:	1e70      	subs	r0, r6, #1
 8011f4c:	46c6      	mov	lr, r8
 8011f4e:	1902      	adds	r2, r0, r4
 8011f50:	4684      	mov	ip, r0
 8011f52:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
 8011f56:	2bff      	cmp	r3, #255	@ 0xff
 8011f58:	d007      	beq.n	8011f6a <uxr_run_session_until_all_status+0x5e>
 8011f5a:	4594      	cmp	ip, r2
 8011f5c:	d00f      	beq.n	8011f7e <uxr_run_session_until_all_status+0x72>
 8011f5e:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
 8011f62:	2bff      	cmp	r3, #255	@ 0xff
 8011f64:	f10e 0e02 	add.w	lr, lr, #2
 8011f68:	d1f7      	bne.n	8011f5a <uxr_run_session_until_all_status+0x4e>
 8011f6a:	4594      	cmp	ip, r2
 8011f6c:	f8be 3000 	ldrh.w	r3, [lr]
 8011f70:	d014      	beq.n	8011f9c <uxr_run_session_until_all_status+0x90>
 8011f72:	f10e 0e02 	add.w	lr, lr, #2
 8011f76:	2b00      	cmp	r3, #0
 8011f78:	d0eb      	beq.n	8011f52 <uxr_run_session_until_all_status+0x46>
 8011f7a:	2900      	cmp	r1, #0
 8011f7c:	dcdc      	bgt.n	8011f38 <uxr_run_session_until_all_status+0x2c>
 8011f7e:	2300      	movs	r3, #0
 8011f80:	67eb      	str	r3, [r5, #124]	@ 0x7c
 8011f82:	e001      	b.n	8011f88 <uxr_run_session_until_all_status+0x7c>
 8011f84:	2b01      	cmp	r3, #1
 8011f86:	d812      	bhi.n	8011fae <uxr_run_session_until_all_status+0xa2>
 8011f88:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 8011f8c:	4290      	cmp	r0, r2
 8011f8e:	d1f9      	bne.n	8011f84 <uxr_run_session_until_all_status+0x78>
 8011f90:	2b01      	cmp	r3, #1
 8011f92:	bf8c      	ite	hi
 8011f94:	2000      	movhi	r0, #0
 8011f96:	2001      	movls	r0, #1
 8011f98:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011f9c:	2900      	cmp	r1, #0
 8011f9e:	ddee      	ble.n	8011f7e <uxr_run_session_until_all_status+0x72>
 8011fa0:	2b00      	cmp	r3, #0
 8011fa2:	d1c9      	bne.n	8011f38 <uxr_run_session_until_all_status+0x2c>
 8011fa4:	e7eb      	b.n	8011f7e <uxr_run_session_until_all_status+0x72>
 8011fa6:	67ec      	str	r4, [r5, #124]	@ 0x7c
 8011fa8:	2001      	movs	r0, #1
 8011faa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011fae:	2000      	movs	r0, #0
 8011fb0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011fb4:	0000      	movs	r0, r0
	...

08011fb8 <uxr_sync_session>:
 8011fb8:	b570      	push	{r4, r5, r6, lr}
 8011fba:	b092      	sub	sp, #72	@ 0x48
 8011fbc:	4604      	mov	r4, r0
 8011fbe:	460d      	mov	r5, r1
 8011fc0:	f000 fb5a 	bl	8012678 <uxr_session_header_offset>
 8011fc4:	2214      	movs	r2, #20
 8011fc6:	eb0d 0102 	add.w	r1, sp, r2
 8011fca:	9000      	str	r0, [sp, #0]
 8011fcc:	2300      	movs	r3, #0
 8011fce:	a80a      	add	r0, sp, #40	@ 0x28
 8011fd0:	f7fc f8cc 	bl	800e16c <ucdr_init_buffer_origin_offset>
 8011fd4:	2300      	movs	r3, #0
 8011fd6:	2208      	movs	r2, #8
 8011fd8:	210e      	movs	r1, #14
 8011fda:	a80a      	add	r0, sp, #40	@ 0x28
 8011fdc:	f000 fc9e 	bl	801291c <uxr_buffer_submessage_header>
 8011fe0:	f000 fcfc 	bl	80129dc <uxr_nanos>
 8011fe4:	a318      	add	r3, pc, #96	@ (adr r3, 8012048 <uxr_sync_session+0x90>)
 8011fe6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011fea:	f7ee fe65 	bl	8000cb8 <__aeabi_ldivmod>
 8011fee:	a903      	add	r1, sp, #12
 8011ff0:	e9cd 0203 	strd	r0, r2, [sp, #12]
 8011ff4:	a80a      	add	r0, sp, #40	@ 0x28
 8011ff6:	f001 fe77 	bl	8013ce8 <uxr_serialize_TIMESTAMP_Payload>
 8011ffa:	2200      	movs	r2, #0
 8011ffc:	4611      	mov	r1, r2
 8011ffe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012000:	4620      	mov	r0, r4
 8012002:	f000 fae5 	bl	80125d0 <uxr_stamp_session_header>
 8012006:	a80a      	add	r0, sp, #40	@ 0x28
 8012008:	f7fc f8ee 	bl	800e1e8 <ucdr_buffer_length>
 801200c:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 801200e:	4602      	mov	r2, r0
 8012010:	a905      	add	r1, sp, #20
 8012012:	e9d3 0600 	ldrd	r0, r6, [r3]
 8012016:	47b0      	blx	r6
 8012018:	f000 fcc6 	bl	80129a8 <uxr_millis>
 801201c:	2300      	movs	r3, #0
 801201e:	4606      	mov	r6, r0
 8012020:	f884 30a0 	strb.w	r3, [r4, #160]	@ 0xa0
 8012024:	4629      	mov	r1, r5
 8012026:	e000      	b.n	801202a <uxr_sync_session+0x72>
 8012028:	b950      	cbnz	r0, 8012040 <uxr_sync_session+0x88>
 801202a:	4620      	mov	r0, r4
 801202c:	f7ff fdd4 	bl	8011bd8 <listen_message_reliably>
 8012030:	f000 fcba 	bl	80129a8 <uxr_millis>
 8012034:	1b81      	subs	r1, r0, r6
 8012036:	1a69      	subs	r1, r5, r1
 8012038:	2900      	cmp	r1, #0
 801203a:	f894 00a0 	ldrb.w	r0, [r4, #160]	@ 0xa0
 801203e:	dcf3      	bgt.n	8012028 <uxr_sync_session+0x70>
 8012040:	b012      	add	sp, #72	@ 0x48
 8012042:	bd70      	pop	{r4, r5, r6, pc}
 8012044:	f3af 8000 	nop.w
 8012048:	3b9aca00 	.word	0x3b9aca00
 801204c:	00000000 	.word	0x00000000

08012050 <wait_session_status>:
 8012050:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012054:	4604      	mov	r4, r0
 8012056:	20ff      	movs	r0, #255	@ 0xff
 8012058:	b09f      	sub	sp, #124	@ 0x7c
 801205a:	7160      	strb	r0, [r4, #5]
 801205c:	2b00      	cmp	r3, #0
 801205e:	f000 80bb 	beq.w	80121d8 <wait_session_status+0x188>
 8012062:	4692      	mov	sl, r2
 8012064:	469b      	mov	fp, r3
 8012066:	f04f 0800 	mov.w	r8, #0
 801206a:	9105      	str	r1, [sp, #20]
 801206c:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 801206e:	9905      	ldr	r1, [sp, #20]
 8012070:	e9d3 0500 	ldrd	r0, r5, [r3]
 8012074:	4652      	mov	r2, sl
 8012076:	47a8      	blx	r5
 8012078:	f000 fc96 	bl	80129a8 <uxr_millis>
 801207c:	2700      	movs	r7, #0
 801207e:	4605      	mov	r5, r0
 8012080:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8012084:	e009      	b.n	801209a <wait_session_status+0x4a>
 8012086:	f000 fc8f 	bl	80129a8 <uxr_millis>
 801208a:	1b43      	subs	r3, r0, r5
 801208c:	f5c3 737a 	rsb	r3, r3, #1000	@ 0x3e8
 8012090:	2b00      	cmp	r3, #0
 8012092:	7962      	ldrb	r2, [r4, #5]
 8012094:	dd3d      	ble.n	8012112 <wait_session_status+0xc2>
 8012096:	2aff      	cmp	r2, #255	@ 0xff
 8012098:	d13b      	bne.n	8012112 <wait_session_status+0xc2>
 801209a:	6f22      	ldr	r2, [r4, #112]	@ 0x70
 801209c:	a90a      	add	r1, sp, #40	@ 0x28
 801209e:	6896      	ldr	r6, [r2, #8]
 80120a0:	6810      	ldr	r0, [r2, #0]
 80120a2:	aa0b      	add	r2, sp, #44	@ 0x2c
 80120a4:	47b0      	blx	r6
 80120a6:	2800      	cmp	r0, #0
 80120a8:	d0ed      	beq.n	8012086 <wait_session_status+0x36>
 80120aa:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	@ 0x28
 80120ae:	a80e      	add	r0, sp, #56	@ 0x38
 80120b0:	f7fc f86e 	bl	800e190 <ucdr_init_buffer>
 80120b4:	f10d 0326 	add.w	r3, sp, #38	@ 0x26
 80120b8:	aa09      	add	r2, sp, #36	@ 0x24
 80120ba:	a90e      	add	r1, sp, #56	@ 0x38
 80120bc:	4620      	mov	r0, r4
 80120be:	f88d 7024 	strb.w	r7, [sp, #36]	@ 0x24
 80120c2:	f000 fa9b 	bl	80125fc <uxr_read_session_header>
 80120c6:	2800      	cmp	r0, #0
 80120c8:	d0dd      	beq.n	8012086 <wait_session_status+0x36>
 80120ca:	f89d 0024 	ldrb.w	r0, [sp, #36]	@ 0x24
 80120ce:	2100      	movs	r1, #0
 80120d0:	f000 fb24 	bl	801271c <uxr_stream_id_from_raw>
 80120d4:	f8bd 3026 	ldrh.w	r3, [sp, #38]	@ 0x26
 80120d8:	9304      	str	r3, [sp, #16]
 80120da:	f3c0 4907 	ubfx	r9, r0, #16, #8
 80120de:	b2c3      	uxtb	r3, r0
 80120e0:	f1b9 0f01 	cmp.w	r9, #1
 80120e4:	e9cd 000c 	strd	r0, r0, [sp, #48]	@ 0x30
 80120e8:	9303      	str	r3, [sp, #12]
 80120ea:	f3c0 2607 	ubfx	r6, r0, #8, #8
 80120ee:	d05d      	beq.n	80121ac <wait_session_status+0x15c>
 80120f0:	f1b9 0f02 	cmp.w	r9, #2
 80120f4:	d01a      	beq.n	801212c <wait_session_status+0xdc>
 80120f6:	f1b9 0f00 	cmp.w	r9, #0
 80120fa:	d1c4      	bne.n	8012086 <wait_session_status+0x36>
 80120fc:	4649      	mov	r1, r9
 80120fe:	4648      	mov	r0, r9
 8012100:	f000 fb0c 	bl	801271c <uxr_stream_id_from_raw>
 8012104:	a90e      	add	r1, sp, #56	@ 0x38
 8012106:	4602      	mov	r2, r0
 8012108:	900d      	str	r0, [sp, #52]	@ 0x34
 801210a:	4620      	mov	r0, r4
 801210c:	f7ff fbf4 	bl	80118f8 <read_submessage_list>
 8012110:	e7b9      	b.n	8012086 <wait_session_status+0x36>
 8012112:	f108 0801 	add.w	r8, r8, #1
 8012116:	45c3      	cmp	fp, r8
 8012118:	d001      	beq.n	801211e <wait_session_status+0xce>
 801211a:	2aff      	cmp	r2, #255	@ 0xff
 801211c:	d0a6      	beq.n	801206c <wait_session_status+0x1c>
 801211e:	f1b2 00ff 	subs.w	r0, r2, #255	@ 0xff
 8012122:	bf18      	it	ne
 8012124:	2001      	movne	r0, #1
 8012126:	b01f      	add	sp, #124	@ 0x7c
 8012128:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801212c:	4631      	mov	r1, r6
 801212e:	f104 0008 	add.w	r0, r4, #8
 8012132:	f000 fbd3 	bl	80128dc <uxr_get_input_reliable_stream>
 8012136:	9006      	str	r0, [sp, #24]
 8012138:	2800      	cmp	r0, #0
 801213a:	d031      	beq.n	80121a0 <wait_session_status+0x150>
 801213c:	aa0e      	add	r2, sp, #56	@ 0x38
 801213e:	4610      	mov	r0, r2
 8012140:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8012142:	9207      	str	r2, [sp, #28]
 8012144:	f7fc f854 	bl	800e1f0 <ucdr_buffer_remaining>
 8012148:	4603      	mov	r3, r0
 801214a:	f10d 0025 	add.w	r0, sp, #37	@ 0x25
 801214e:	9000      	str	r0, [sp, #0]
 8012150:	9a07      	ldr	r2, [sp, #28]
 8012152:	9904      	ldr	r1, [sp, #16]
 8012154:	9806      	ldr	r0, [sp, #24]
 8012156:	f007 fe1d 	bl	8019d94 <uxr_receive_reliable_message>
 801215a:	b308      	cbz	r0, 80121a0 <wait_session_status+0x150>
 801215c:	f89d 3025 	ldrb.w	r3, [sp, #37]	@ 0x25
 8012160:	2b00      	cmp	r3, #0
 8012162:	d041      	beq.n	80121e8 <wait_session_status+0x198>
 8012164:	f8cd 8010 	str.w	r8, [sp, #16]
 8012168:	9507      	str	r5, [sp, #28]
 801216a:	f8dd 800c 	ldr.w	r8, [sp, #12]
 801216e:	9d06      	ldr	r5, [sp, #24]
 8012170:	f04f 0902 	mov.w	r9, #2
 8012174:	e00a      	b.n	801218c <wait_session_status+0x13c>
 8012176:	f88d 8034 	strb.w	r8, [sp, #52]	@ 0x34
 801217a:	f88d 6035 	strb.w	r6, [sp, #53]	@ 0x35
 801217e:	f88d 9036 	strb.w	r9, [sp, #54]	@ 0x36
 8012182:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8012184:	a916      	add	r1, sp, #88	@ 0x58
 8012186:	4620      	mov	r0, r4
 8012188:	f7ff fbb6 	bl	80118f8 <read_submessage_list>
 801218c:	2204      	movs	r2, #4
 801218e:	a916      	add	r1, sp, #88	@ 0x58
 8012190:	4628      	mov	r0, r5
 8012192:	f007 fe79 	bl	8019e88 <uxr_next_input_reliable_buffer_available>
 8012196:	2800      	cmp	r0, #0
 8012198:	d1ed      	bne.n	8012176 <wait_session_status+0x126>
 801219a:	f8dd 8010 	ldr.w	r8, [sp, #16]
 801219e:	9d07      	ldr	r5, [sp, #28]
 80121a0:	9903      	ldr	r1, [sp, #12]
 80121a2:	4632      	mov	r2, r6
 80121a4:	4620      	mov	r0, r4
 80121a6:	f7ff fa4b 	bl	8011640 <write_submessage_acknack.isra.0>
 80121aa:	e76c      	b.n	8012086 <wait_session_status+0x36>
 80121ac:	4631      	mov	r1, r6
 80121ae:	f104 0008 	add.w	r0, r4, #8
 80121b2:	f000 fb89 	bl	80128c8 <uxr_get_input_best_effort_stream>
 80121b6:	2800      	cmp	r0, #0
 80121b8:	f43f af65 	beq.w	8012086 <wait_session_status+0x36>
 80121bc:	9904      	ldr	r1, [sp, #16]
 80121be:	f007 fd59 	bl	8019c74 <uxr_receive_best_effort_message>
 80121c2:	2800      	cmp	r0, #0
 80121c4:	f43f af5f 	beq.w	8012086 <wait_session_status+0x36>
 80121c8:	f88d 9036 	strb.w	r9, [sp, #54]	@ 0x36
 80121cc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80121ce:	a90e      	add	r1, sp, #56	@ 0x38
 80121d0:	4620      	mov	r0, r4
 80121d2:	f7ff fb91 	bl	80118f8 <read_submessage_list>
 80121d6:	e756      	b.n	8012086 <wait_session_status+0x36>
 80121d8:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 80121da:	e9d3 0400 	ldrd	r0, r4, [r3]
 80121de:	47a0      	blx	r4
 80121e0:	2001      	movs	r0, #1
 80121e2:	b01f      	add	sp, #124	@ 0x7c
 80121e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80121e8:	f88d 9036 	strb.w	r9, [sp, #54]	@ 0x36
 80121ec:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80121ee:	a90e      	add	r1, sp, #56	@ 0x38
 80121f0:	4620      	mov	r0, r4
 80121f2:	f7ff fb81 	bl	80118f8 <read_submessage_list>
 80121f6:	e7b5      	b.n	8012164 <wait_session_status+0x114>

080121f8 <uxr_delete_session_retries>:
 80121f8:	b530      	push	{r4, r5, lr}
 80121fa:	b08f      	sub	sp, #60	@ 0x3c
 80121fc:	4604      	mov	r4, r0
 80121fe:	460d      	mov	r5, r1
 8012200:	f000 fa3a 	bl	8012678 <uxr_session_header_offset>
 8012204:	2300      	movs	r3, #0
 8012206:	2210      	movs	r2, #16
 8012208:	9000      	str	r0, [sp, #0]
 801220a:	a902      	add	r1, sp, #8
 801220c:	a806      	add	r0, sp, #24
 801220e:	f7fb ffad 	bl	800e16c <ucdr_init_buffer_origin_offset>
 8012212:	a906      	add	r1, sp, #24
 8012214:	4620      	mov	r0, r4
 8012216:	f000 f981 	bl	801251c <uxr_buffer_delete_session>
 801221a:	2200      	movs	r2, #0
 801221c:	4611      	mov	r1, r2
 801221e:	9b06      	ldr	r3, [sp, #24]
 8012220:	4620      	mov	r0, r4
 8012222:	f000 f9d5 	bl	80125d0 <uxr_stamp_session_header>
 8012226:	a806      	add	r0, sp, #24
 8012228:	f7fb ffde 	bl	800e1e8 <ucdr_buffer_length>
 801222c:	462b      	mov	r3, r5
 801222e:	4602      	mov	r2, r0
 8012230:	a902      	add	r1, sp, #8
 8012232:	4620      	mov	r0, r4
 8012234:	f7ff ff0c 	bl	8012050 <wait_session_status>
 8012238:	b118      	cbz	r0, 8012242 <uxr_delete_session_retries+0x4a>
 801223a:	7960      	ldrb	r0, [r4, #5]
 801223c:	fab0 f080 	clz	r0, r0
 8012240:	0940      	lsrs	r0, r0, #5
 8012242:	b00f      	add	sp, #60	@ 0x3c
 8012244:	bd30      	pop	{r4, r5, pc}
 8012246:	bf00      	nop

08012248 <uxr_create_session>:
 8012248:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801224c:	f100 0308 	add.w	r3, r0, #8
 8012250:	b0ab      	sub	sp, #172	@ 0xac
 8012252:	4604      	mov	r4, r0
 8012254:	4618      	mov	r0, r3
 8012256:	9303      	str	r3, [sp, #12]
 8012258:	f000 fa86 	bl	8012768 <uxr_reset_stream_storage>
 801225c:	4620      	mov	r0, r4
 801225e:	f000 fa0b 	bl	8012678 <uxr_session_header_offset>
 8012262:	2300      	movs	r3, #0
 8012264:	9000      	str	r0, [sp, #0]
 8012266:	221c      	movs	r2, #28
 8012268:	a90b      	add	r1, sp, #44	@ 0x2c
 801226a:	a812      	add	r0, sp, #72	@ 0x48
 801226c:	f7fb ff7e 	bl	800e16c <ucdr_init_buffer_origin_offset>
 8012270:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8012272:	8a1a      	ldrh	r2, [r3, #16]
 8012274:	3a04      	subs	r2, #4
 8012276:	b292      	uxth	r2, r2
 8012278:	a912      	add	r1, sp, #72	@ 0x48
 801227a:	4620      	mov	r0, r4
 801227c:	f000 f924 	bl	80124c8 <uxr_buffer_create_session>
 8012280:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8012282:	4620      	mov	r0, r4
 8012284:	f000 f990 	bl	80125a8 <uxr_stamp_create_session_header>
 8012288:	a812      	add	r0, sp, #72	@ 0x48
 801228a:	f7fb ffad 	bl	800e1e8 <ucdr_buffer_length>
 801228e:	23ff      	movs	r3, #255	@ 0xff
 8012290:	4683      	mov	fp, r0
 8012292:	7163      	strb	r3, [r4, #5]
 8012294:	f04f 080a 	mov.w	r8, #10
 8012298:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 801229a:	465a      	mov	r2, fp
 801229c:	e9d3 0500 	ldrd	r0, r5, [r3]
 80122a0:	a90b      	add	r1, sp, #44	@ 0x2c
 80122a2:	47a8      	blx	r5
 80122a4:	f000 fb80 	bl	80129a8 <uxr_millis>
 80122a8:	2700      	movs	r7, #0
 80122aa:	4605      	mov	r5, r0
 80122ac:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80122b0:	e009      	b.n	80122c6 <uxr_create_session+0x7e>
 80122b2:	f000 fb79 	bl	80129a8 <uxr_millis>
 80122b6:	1b43      	subs	r3, r0, r5
 80122b8:	f5c3 737a 	rsb	r3, r3, #1000	@ 0x3e8
 80122bc:	2b00      	cmp	r3, #0
 80122be:	7962      	ldrb	r2, [r4, #5]
 80122c0:	dd3d      	ble.n	801233e <uxr_create_session+0xf6>
 80122c2:	2aff      	cmp	r2, #255	@ 0xff
 80122c4:	d13b      	bne.n	801233e <uxr_create_session+0xf6>
 80122c6:	6f22      	ldr	r2, [r4, #112]	@ 0x70
 80122c8:	a907      	add	r1, sp, #28
 80122ca:	6896      	ldr	r6, [r2, #8]
 80122cc:	6810      	ldr	r0, [r2, #0]
 80122ce:	aa08      	add	r2, sp, #32
 80122d0:	47b0      	blx	r6
 80122d2:	2800      	cmp	r0, #0
 80122d4:	d0ed      	beq.n	80122b2 <uxr_create_session+0x6a>
 80122d6:	e9dd 1207 	ldrd	r1, r2, [sp, #28]
 80122da:	a81a      	add	r0, sp, #104	@ 0x68
 80122dc:	f7fb ff58 	bl	800e190 <ucdr_init_buffer>
 80122e0:	f10d 031a 	add.w	r3, sp, #26
 80122e4:	aa06      	add	r2, sp, #24
 80122e6:	a91a      	add	r1, sp, #104	@ 0x68
 80122e8:	4620      	mov	r0, r4
 80122ea:	f88d 7018 	strb.w	r7, [sp, #24]
 80122ee:	f000 f985 	bl	80125fc <uxr_read_session_header>
 80122f2:	2800      	cmp	r0, #0
 80122f4:	d0dd      	beq.n	80122b2 <uxr_create_session+0x6a>
 80122f6:	f89d 0018 	ldrb.w	r0, [sp, #24]
 80122fa:	2100      	movs	r1, #0
 80122fc:	f000 fa0e 	bl	801271c <uxr_stream_id_from_raw>
 8012300:	f3c0 4907 	ubfx	r9, r0, #16, #8
 8012304:	f8bd 301a 	ldrh.w	r3, [sp, #26]
 8012308:	9302      	str	r3, [sp, #8]
 801230a:	f1b9 0f01 	cmp.w	r9, #1
 801230e:	e9cd 0009 	strd	r0, r0, [sp, #36]	@ 0x24
 8012312:	fa5f fa80 	uxtb.w	sl, r0
 8012316:	f3c0 2607 	ubfx	r6, r0, #8, #8
 801231a:	d056      	beq.n	80123ca <uxr_create_session+0x182>
 801231c:	f1b9 0f02 	cmp.w	r9, #2
 8012320:	d018      	beq.n	8012354 <uxr_create_session+0x10c>
 8012322:	f1b9 0f00 	cmp.w	r9, #0
 8012326:	d1c4      	bne.n	80122b2 <uxr_create_session+0x6a>
 8012328:	4649      	mov	r1, r9
 801232a:	4648      	mov	r0, r9
 801232c:	f000 f9f6 	bl	801271c <uxr_stream_id_from_raw>
 8012330:	a91a      	add	r1, sp, #104	@ 0x68
 8012332:	4602      	mov	r2, r0
 8012334:	900a      	str	r0, [sp, #40]	@ 0x28
 8012336:	4620      	mov	r0, r4
 8012338:	f7ff fade 	bl	80118f8 <read_submessage_list>
 801233c:	e7b9      	b.n	80122b2 <uxr_create_session+0x6a>
 801233e:	f1b8 0801 	subs.w	r8, r8, #1
 8012342:	d001      	beq.n	8012348 <uxr_create_session+0x100>
 8012344:	2aff      	cmp	r2, #255	@ 0xff
 8012346:	d0a7      	beq.n	8012298 <uxr_create_session+0x50>
 8012348:	2a00      	cmp	r2, #0
 801234a:	d05b      	beq.n	8012404 <uxr_create_session+0x1bc>
 801234c:	2000      	movs	r0, #0
 801234e:	b02b      	add	sp, #172	@ 0xac
 8012350:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012354:	9803      	ldr	r0, [sp, #12]
 8012356:	4631      	mov	r1, r6
 8012358:	f000 fac0 	bl	80128dc <uxr_get_input_reliable_stream>
 801235c:	9004      	str	r0, [sp, #16]
 801235e:	b370      	cbz	r0, 80123be <uxr_create_session+0x176>
 8012360:	aa1a      	add	r2, sp, #104	@ 0x68
 8012362:	4610      	mov	r0, r2
 8012364:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8012366:	9205      	str	r2, [sp, #20]
 8012368:	f7fb ff42 	bl	800e1f0 <ucdr_buffer_remaining>
 801236c:	4603      	mov	r3, r0
 801236e:	f10d 0019 	add.w	r0, sp, #25
 8012372:	9000      	str	r0, [sp, #0]
 8012374:	9a05      	ldr	r2, [sp, #20]
 8012376:	9902      	ldr	r1, [sp, #8]
 8012378:	9804      	ldr	r0, [sp, #16]
 801237a:	f007 fd0b 	bl	8019d94 <uxr_receive_reliable_message>
 801237e:	b1f0      	cbz	r0, 80123be <uxr_create_session+0x176>
 8012380:	f89d 3019 	ldrb.w	r3, [sp, #25]
 8012384:	2b00      	cmp	r3, #0
 8012386:	d035      	beq.n	80123f4 <uxr_create_session+0x1ac>
 8012388:	f8cd b008 	str.w	fp, [sp, #8]
 801238c:	f04f 0902 	mov.w	r9, #2
 8012390:	f8dd b010 	ldr.w	fp, [sp, #16]
 8012394:	e00a      	b.n	80123ac <uxr_create_session+0x164>
 8012396:	f88d a028 	strb.w	sl, [sp, #40]	@ 0x28
 801239a:	f88d 6029 	strb.w	r6, [sp, #41]	@ 0x29
 801239e:	f88d 902a 	strb.w	r9, [sp, #42]	@ 0x2a
 80123a2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80123a4:	a922      	add	r1, sp, #136	@ 0x88
 80123a6:	4620      	mov	r0, r4
 80123a8:	f7ff faa6 	bl	80118f8 <read_submessage_list>
 80123ac:	2204      	movs	r2, #4
 80123ae:	a922      	add	r1, sp, #136	@ 0x88
 80123b0:	4658      	mov	r0, fp
 80123b2:	f007 fd69 	bl	8019e88 <uxr_next_input_reliable_buffer_available>
 80123b6:	2800      	cmp	r0, #0
 80123b8:	d1ed      	bne.n	8012396 <uxr_create_session+0x14e>
 80123ba:	f8dd b008 	ldr.w	fp, [sp, #8]
 80123be:	4632      	mov	r2, r6
 80123c0:	4651      	mov	r1, sl
 80123c2:	4620      	mov	r0, r4
 80123c4:	f7ff f93c 	bl	8011640 <write_submessage_acknack.isra.0>
 80123c8:	e773      	b.n	80122b2 <uxr_create_session+0x6a>
 80123ca:	9803      	ldr	r0, [sp, #12]
 80123cc:	4631      	mov	r1, r6
 80123ce:	f000 fa7b 	bl	80128c8 <uxr_get_input_best_effort_stream>
 80123d2:	2800      	cmp	r0, #0
 80123d4:	f43f af6d 	beq.w	80122b2 <uxr_create_session+0x6a>
 80123d8:	9902      	ldr	r1, [sp, #8]
 80123da:	f007 fc4b 	bl	8019c74 <uxr_receive_best_effort_message>
 80123de:	2800      	cmp	r0, #0
 80123e0:	f43f af67 	beq.w	80122b2 <uxr_create_session+0x6a>
 80123e4:	f88d 902a 	strb.w	r9, [sp, #42]	@ 0x2a
 80123e8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80123ea:	a91a      	add	r1, sp, #104	@ 0x68
 80123ec:	4620      	mov	r0, r4
 80123ee:	f7ff fa83 	bl	80118f8 <read_submessage_list>
 80123f2:	e75e      	b.n	80122b2 <uxr_create_session+0x6a>
 80123f4:	f88d 902a 	strb.w	r9, [sp, #42]	@ 0x2a
 80123f8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80123fa:	a91a      	add	r1, sp, #104	@ 0x68
 80123fc:	4620      	mov	r0, r4
 80123fe:	f7ff fa7b 	bl	80118f8 <read_submessage_list>
 8012402:	e7c1      	b.n	8012388 <uxr_create_session+0x140>
 8012404:	9803      	ldr	r0, [sp, #12]
 8012406:	f000 f9af 	bl	8012768 <uxr_reset_stream_storage>
 801240a:	2001      	movs	r0, #1
 801240c:	b02b      	add	sp, #172	@ 0xac
 801240e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012412:	bf00      	nop

08012414 <uxr_prepare_stream_to_write_submessage>:
 8012414:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012418:	b082      	sub	sp, #8
 801241a:	4606      	mov	r6, r0
 801241c:	4610      	mov	r0, r2
 801241e:	4614      	mov	r4, r2
 8012420:	9101      	str	r1, [sp, #4]
 8012422:	461f      	mov	r7, r3
 8012424:	f3c1 2507 	ubfx	r5, r1, #8, #8
 8012428:	f89d 8028 	ldrb.w	r8, [sp, #40]	@ 0x28
 801242c:	f89d 902c 	ldrb.w	r9, [sp, #44]	@ 0x2c
 8012430:	f000 fab4 	bl	801299c <uxr_submessage_padding>
 8012434:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8012438:	1d21      	adds	r1, r4, #4
 801243a:	2b01      	cmp	r3, #1
 801243c:	eb01 0a00 	add.w	sl, r1, r0
 8012440:	d012      	beq.n	8012468 <uxr_prepare_stream_to_write_submessage+0x54>
 8012442:	2b02      	cmp	r3, #2
 8012444:	d003      	beq.n	801244e <uxr_prepare_stream_to_write_submessage+0x3a>
 8012446:	2000      	movs	r0, #0
 8012448:	b002      	add	sp, #8
 801244a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801244e:	4629      	mov	r1, r5
 8012450:	f106 0008 	add.w	r0, r6, #8
 8012454:	f000 fa2e 	bl	80128b4 <uxr_get_output_reliable_stream>
 8012458:	2800      	cmp	r0, #0
 801245a:	d0f4      	beq.n	8012446 <uxr_prepare_stream_to_write_submessage+0x32>
 801245c:	4651      	mov	r1, sl
 801245e:	463a      	mov	r2, r7
 8012460:	f007 fec8 	bl	801a1f4 <uxr_prepare_reliable_buffer_to_write>
 8012464:	b968      	cbnz	r0, 8012482 <uxr_prepare_stream_to_write_submessage+0x6e>
 8012466:	e7ee      	b.n	8012446 <uxr_prepare_stream_to_write_submessage+0x32>
 8012468:	4629      	mov	r1, r5
 801246a:	f106 0008 	add.w	r0, r6, #8
 801246e:	f000 fa19 	bl	80128a4 <uxr_get_output_best_effort_stream>
 8012472:	2800      	cmp	r0, #0
 8012474:	d0e7      	beq.n	8012446 <uxr_prepare_stream_to_write_submessage+0x32>
 8012476:	4651      	mov	r1, sl
 8012478:	463a      	mov	r2, r7
 801247a:	f007 fded 	bl	801a058 <uxr_prepare_best_effort_buffer_to_write>
 801247e:	2800      	cmp	r0, #0
 8012480:	d0e1      	beq.n	8012446 <uxr_prepare_stream_to_write_submessage+0x32>
 8012482:	464b      	mov	r3, r9
 8012484:	b2a2      	uxth	r2, r4
 8012486:	4641      	mov	r1, r8
 8012488:	4638      	mov	r0, r7
 801248a:	f000 fa47 	bl	801291c <uxr_buffer_submessage_header>
 801248e:	2001      	movs	r0, #1
 8012490:	b002      	add	sp, #8
 8012492:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012496:	bf00      	nop

08012498 <uxr_init_session_info>:
 8012498:	2300      	movs	r3, #0
 801249a:	f361 0307 	bfi	r3, r1, #0, #8
 801249e:	0e11      	lsrs	r1, r2, #24
 80124a0:	f361 230f 	bfi	r3, r1, #8, #8
 80124a4:	f3c2 4107 	ubfx	r1, r2, #16, #8
 80124a8:	f361 4317 	bfi	r3, r1, #16, #8
 80124ac:	f3c2 2107 	ubfx	r1, r2, #8, #8
 80124b0:	f361 631f 	bfi	r3, r1, #24, #8
 80124b4:	f04f 0c09 	mov.w	ip, #9
 80124b8:	21ff      	movs	r1, #255	@ 0xff
 80124ba:	6003      	str	r3, [r0, #0]
 80124bc:	7102      	strb	r2, [r0, #4]
 80124be:	f8a0 c006 	strh.w	ip, [r0, #6]
 80124c2:	7141      	strb	r1, [r0, #5]
 80124c4:	4770      	bx	lr
 80124c6:	bf00      	nop

080124c8 <uxr_buffer_create_session>:
 80124c8:	b530      	push	{r4, r5, lr}
 80124ca:	4d13      	ldr	r5, [pc, #76]	@ (8012518 <uxr_buffer_create_session+0x50>)
 80124cc:	b089      	sub	sp, #36	@ 0x24
 80124ce:	2300      	movs	r3, #0
 80124d0:	9307      	str	r3, [sp, #28]
 80124d2:	f8ad 201c 	strh.w	r2, [sp, #28]
 80124d6:	682a      	ldr	r2, [r5, #0]
 80124d8:	9200      	str	r2, [sp, #0]
 80124da:	460c      	mov	r4, r1
 80124dc:	2201      	movs	r2, #1
 80124de:	88a9      	ldrh	r1, [r5, #4]
 80124e0:	9301      	str	r3, [sp, #4]
 80124e2:	80c2      	strh	r2, [r0, #6]
 80124e4:	f8ad 1006 	strh.w	r1, [sp, #6]
 80124e8:	f8d0 1001 	ldr.w	r1, [r0, #1]
 80124ec:	7800      	ldrb	r0, [r0, #0]
 80124ee:	9303      	str	r3, [sp, #12]
 80124f0:	f88d 2004 	strb.w	r2, [sp, #4]
 80124f4:	9102      	str	r1, [sp, #8]
 80124f6:	2210      	movs	r2, #16
 80124f8:	4619      	mov	r1, r3
 80124fa:	f88d 000c 	strb.w	r0, [sp, #12]
 80124fe:	4620      	mov	r0, r4
 8012500:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8012504:	9306      	str	r3, [sp, #24]
 8012506:	f000 fa09 	bl	801291c <uxr_buffer_submessage_header>
 801250a:	4669      	mov	r1, sp
 801250c:	4620      	mov	r0, r4
 801250e:	f001 fa29 	bl	8013964 <uxr_serialize_CREATE_CLIENT_Payload>
 8012512:	b009      	add	sp, #36	@ 0x24
 8012514:	bd30      	pop	{r4, r5, pc}
 8012516:	bf00      	nop
 8012518:	0801f3fc 	.word	0x0801f3fc

0801251c <uxr_buffer_delete_session>:
 801251c:	b510      	push	{r4, lr}
 801251e:	4a0c      	ldr	r2, [pc, #48]	@ (8012550 <uxr_buffer_delete_session+0x34>)
 8012520:	b082      	sub	sp, #8
 8012522:	460c      	mov	r4, r1
 8012524:	2302      	movs	r3, #2
 8012526:	8911      	ldrh	r1, [r2, #8]
 8012528:	80c3      	strh	r3, [r0, #6]
 801252a:	f44f 7c00 	mov.w	ip, #512	@ 0x200
 801252e:	2300      	movs	r3, #0
 8012530:	2204      	movs	r2, #4
 8012532:	f8ad 1006 	strh.w	r1, [sp, #6]
 8012536:	4620      	mov	r0, r4
 8012538:	2103      	movs	r1, #3
 801253a:	f8ad c004 	strh.w	ip, [sp, #4]
 801253e:	f000 f9ed 	bl	801291c <uxr_buffer_submessage_header>
 8012542:	a901      	add	r1, sp, #4
 8012544:	4620      	mov	r0, r4
 8012546:	f001 fab1 	bl	8013aac <uxr_serialize_DELETE_Payload>
 801254a:	b002      	add	sp, #8
 801254c:	bd10      	pop	{r4, pc}
 801254e:	bf00      	nop
 8012550:	0801f3fc 	.word	0x0801f3fc

08012554 <uxr_read_create_session_status>:
 8012554:	b510      	push	{r4, lr}
 8012556:	460b      	mov	r3, r1
 8012558:	b088      	sub	sp, #32
 801255a:	4604      	mov	r4, r0
 801255c:	a901      	add	r1, sp, #4
 801255e:	4618      	mov	r0, r3
 8012560:	f001 fab4 	bl	8013acc <uxr_deserialize_STATUS_AGENT_Payload>
 8012564:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8012568:	7163      	strb	r3, [r4, #5]
 801256a:	b008      	add	sp, #32
 801256c:	bd10      	pop	{r4, pc}
 801256e:	bf00      	nop

08012570 <uxr_read_delete_session_status>:
 8012570:	b510      	push	{r4, lr}
 8012572:	460b      	mov	r3, r1
 8012574:	b082      	sub	sp, #8
 8012576:	4604      	mov	r4, r0
 8012578:	4669      	mov	r1, sp
 801257a:	4618      	mov	r0, r3
 801257c:	f001 fad6 	bl	8013b2c <uxr_deserialize_STATUS_Payload>
 8012580:	88e3      	ldrh	r3, [r4, #6]
 8012582:	2b02      	cmp	r3, #2
 8012584:	d001      	beq.n	801258a <uxr_read_delete_session_status+0x1a>
 8012586:	b002      	add	sp, #8
 8012588:	bd10      	pop	{r4, pc}
 801258a:	f10d 0002 	add.w	r0, sp, #2
 801258e:	f7fe ffdf 	bl	8011550 <uxr_object_id_from_raw>
 8012592:	f8bd 3000 	ldrh.w	r3, [sp]
 8012596:	f89d 2004 	ldrb.w	r2, [sp, #4]
 801259a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801259e:	bf08      	it	eq
 80125a0:	7162      	strbeq	r2, [r4, #5]
 80125a2:	b002      	add	sp, #8
 80125a4:	bd10      	pop	{r4, pc}
 80125a6:	bf00      	nop

080125a8 <uxr_stamp_create_session_header>:
 80125a8:	b510      	push	{r4, lr}
 80125aa:	2208      	movs	r2, #8
 80125ac:	b08a      	sub	sp, #40	@ 0x28
 80125ae:	4604      	mov	r4, r0
 80125b0:	eb0d 0002 	add.w	r0, sp, r2
 80125b4:	f7fb fdec 	bl	800e190 <ucdr_init_buffer>
 80125b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80125bc:	9400      	str	r4, [sp, #0]
 80125be:	2300      	movs	r3, #0
 80125c0:	461a      	mov	r2, r3
 80125c2:	a802      	add	r0, sp, #8
 80125c4:	f001 0180 	and.w	r1, r1, #128	@ 0x80
 80125c8:	f000 fba6 	bl	8012d18 <uxr_serialize_message_header>
 80125cc:	b00a      	add	sp, #40	@ 0x28
 80125ce:	bd10      	pop	{r4, pc}

080125d0 <uxr_stamp_session_header>:
 80125d0:	b570      	push	{r4, r5, r6, lr}
 80125d2:	4604      	mov	r4, r0
 80125d4:	b08a      	sub	sp, #40	@ 0x28
 80125d6:	4616      	mov	r6, r2
 80125d8:	2208      	movs	r2, #8
 80125da:	eb0d 0002 	add.w	r0, sp, r2
 80125de:	460d      	mov	r5, r1
 80125e0:	4619      	mov	r1, r3
 80125e2:	f7fb fdd5 	bl	800e190 <ucdr_init_buffer>
 80125e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80125ea:	9400      	str	r4, [sp, #0]
 80125ec:	4633      	mov	r3, r6
 80125ee:	462a      	mov	r2, r5
 80125f0:	a802      	add	r0, sp, #8
 80125f2:	f000 fb91 	bl	8012d18 <uxr_serialize_message_header>
 80125f6:	b00a      	add	sp, #40	@ 0x28
 80125f8:	bd70      	pop	{r4, r5, r6, pc}
 80125fa:	bf00      	nop

080125fc <uxr_read_session_header>:
 80125fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80125fe:	4607      	mov	r7, r0
 8012600:	b085      	sub	sp, #20
 8012602:	4608      	mov	r0, r1
 8012604:	460c      	mov	r4, r1
 8012606:	4615      	mov	r5, r2
 8012608:	461e      	mov	r6, r3
 801260a:	f7fb fdf1 	bl	800e1f0 <ucdr_buffer_remaining>
 801260e:	2808      	cmp	r0, #8
 8012610:	d802      	bhi.n	8012618 <uxr_read_session_header+0x1c>
 8012612:	2000      	movs	r0, #0
 8012614:	b005      	add	sp, #20
 8012616:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012618:	ab03      	add	r3, sp, #12
 801261a:	9300      	str	r3, [sp, #0]
 801261c:	462a      	mov	r2, r5
 801261e:	4633      	mov	r3, r6
 8012620:	f10d 010b 	add.w	r1, sp, #11
 8012624:	4620      	mov	r0, r4
 8012626:	f000 fb95 	bl	8012d54 <uxr_deserialize_message_header>
 801262a:	783a      	ldrb	r2, [r7, #0]
 801262c:	f89d 300b 	ldrb.w	r3, [sp, #11]
 8012630:	4293      	cmp	r3, r2
 8012632:	d1ee      	bne.n	8012612 <uxr_read_session_header+0x16>
 8012634:	061b      	lsls	r3, r3, #24
 8012636:	d41c      	bmi.n	8012672 <uxr_read_session_header+0x76>
 8012638:	f89d 200c 	ldrb.w	r2, [sp, #12]
 801263c:	787b      	ldrb	r3, [r7, #1]
 801263e:	429a      	cmp	r2, r3
 8012640:	d003      	beq.n	801264a <uxr_read_session_header+0x4e>
 8012642:	2001      	movs	r0, #1
 8012644:	f080 0001 	eor.w	r0, r0, #1
 8012648:	e7e4      	b.n	8012614 <uxr_read_session_header+0x18>
 801264a:	f89d 200d 	ldrb.w	r2, [sp, #13]
 801264e:	78bb      	ldrb	r3, [r7, #2]
 8012650:	429a      	cmp	r2, r3
 8012652:	f107 0102 	add.w	r1, r7, #2
 8012656:	d1f4      	bne.n	8012642 <uxr_read_session_header+0x46>
 8012658:	f89d 200e 	ldrb.w	r2, [sp, #14]
 801265c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8012660:	429a      	cmp	r2, r3
 8012662:	d1ee      	bne.n	8012642 <uxr_read_session_header+0x46>
 8012664:	f89d 200f 	ldrb.w	r2, [sp, #15]
 8012668:	784b      	ldrb	r3, [r1, #1]
 801266a:	429a      	cmp	r2, r3
 801266c:	d1e9      	bne.n	8012642 <uxr_read_session_header+0x46>
 801266e:	2000      	movs	r0, #0
 8012670:	e7e8      	b.n	8012644 <uxr_read_session_header+0x48>
 8012672:	2001      	movs	r0, #1
 8012674:	e7ce      	b.n	8012614 <uxr_read_session_header+0x18>
 8012676:	bf00      	nop

08012678 <uxr_session_header_offset>:
 8012678:	f990 3000 	ldrsb.w	r3, [r0]
 801267c:	2b00      	cmp	r3, #0
 801267e:	bfb4      	ite	lt
 8012680:	2004      	movlt	r0, #4
 8012682:	2008      	movge	r0, #8
 8012684:	4770      	bx	lr
 8012686:	bf00      	nop

08012688 <uxr_init_base_object_request>:
 8012688:	b510      	push	{r4, lr}
 801268a:	88c3      	ldrh	r3, [r0, #6]
 801268c:	b082      	sub	sp, #8
 801268e:	f64f 74f4 	movw	r4, #65524	@ 0xfff4
 8012692:	9101      	str	r1, [sp, #4]
 8012694:	f1a3 010a 	sub.w	r1, r3, #10
 8012698:	b289      	uxth	r1, r1
 801269a:	42a1      	cmp	r1, r4
 801269c:	d80e      	bhi.n	80126bc <uxr_init_base_object_request+0x34>
 801269e:	3301      	adds	r3, #1
 80126a0:	b29c      	uxth	r4, r3
 80126a2:	f3c3 2107 	ubfx	r1, r3, #8, #8
 80126a6:	b2db      	uxtb	r3, r3
 80126a8:	80c4      	strh	r4, [r0, #6]
 80126aa:	9801      	ldr	r0, [sp, #4]
 80126ac:	7011      	strb	r1, [r2, #0]
 80126ae:	7053      	strb	r3, [r2, #1]
 80126b0:	1c91      	adds	r1, r2, #2
 80126b2:	f7fe ff61 	bl	8011578 <uxr_object_id_to_raw>
 80126b6:	4620      	mov	r0, r4
 80126b8:	b002      	add	sp, #8
 80126ba:	bd10      	pop	{r4, pc}
 80126bc:	230a      	movs	r3, #10
 80126be:	2100      	movs	r1, #0
 80126c0:	461c      	mov	r4, r3
 80126c2:	e7f1      	b.n	80126a8 <uxr_init_base_object_request+0x20>

080126c4 <uxr_parse_base_object_request>:
 80126c4:	b570      	push	{r4, r5, r6, lr}
 80126c6:	4604      	mov	r4, r0
 80126c8:	3002      	adds	r0, #2
 80126ca:	460d      	mov	r5, r1
 80126cc:	4616      	mov	r6, r2
 80126ce:	f7fe ff3f 	bl	8011550 <uxr_object_id_from_raw>
 80126d2:	f3c0 430f 	ubfx	r3, r0, #16, #16
 80126d6:	8028      	strh	r0, [r5, #0]
 80126d8:	806b      	strh	r3, [r5, #2]
 80126da:	8823      	ldrh	r3, [r4, #0]
 80126dc:	ba5b      	rev16	r3, r3
 80126de:	8033      	strh	r3, [r6, #0]
 80126e0:	bd70      	pop	{r4, r5, r6, pc}
 80126e2:	bf00      	nop

080126e4 <uxr_stream_id>:
 80126e4:	2901      	cmp	r1, #1
 80126e6:	b082      	sub	sp, #8
 80126e8:	4603      	mov	r3, r0
 80126ea:	d011      	beq.n	8012710 <uxr_stream_id+0x2c>
 80126ec:	2902      	cmp	r1, #2
 80126ee:	f04f 0c00 	mov.w	ip, #0
 80126f2:	d00a      	beq.n	801270a <uxr_stream_id+0x26>
 80126f4:	2000      	movs	r0, #0
 80126f6:	f36c 0007 	bfi	r0, ip, #0, #8
 80126fa:	f363 200f 	bfi	r0, r3, #8, #8
 80126fe:	f361 4017 	bfi	r0, r1, #16, #8
 8012702:	f362 601f 	bfi	r0, r2, #24, #8
 8012706:	b002      	add	sp, #8
 8012708:	4770      	bx	lr
 801270a:	f080 0c80 	eor.w	ip, r0, #128	@ 0x80
 801270e:	e7f1      	b.n	80126f4 <uxr_stream_id+0x10>
 8012710:	f100 0c01 	add.w	ip, r0, #1
 8012714:	fa5f fc8c 	uxtb.w	ip, ip
 8012718:	e7ec      	b.n	80126f4 <uxr_stream_id+0x10>
 801271a:	bf00      	nop

0801271c <uxr_stream_id_from_raw>:
 801271c:	b082      	sub	sp, #8
 801271e:	4603      	mov	r3, r0
 8012720:	b130      	cbz	r0, 8012730 <uxr_stream_id_from_raw+0x14>
 8012722:	0602      	lsls	r2, r0, #24
 8012724:	d411      	bmi.n	801274a <uxr_stream_id_from_raw+0x2e>
 8012726:	1e42      	subs	r2, r0, #1
 8012728:	b2d2      	uxtb	r2, r2
 801272a:	f04f 0c01 	mov.w	ip, #1
 801272e:	e001      	b.n	8012734 <uxr_stream_id_from_raw+0x18>
 8012730:	4684      	mov	ip, r0
 8012732:	4602      	mov	r2, r0
 8012734:	2000      	movs	r0, #0
 8012736:	f363 0007 	bfi	r0, r3, #0, #8
 801273a:	f362 200f 	bfi	r0, r2, #8, #8
 801273e:	f36c 4017 	bfi	r0, ip, #16, #8
 8012742:	f361 601f 	bfi	r0, r1, #24, #8
 8012746:	b002      	add	sp, #8
 8012748:	4770      	bx	lr
 801274a:	f080 0280 	eor.w	r2, r0, #128	@ 0x80
 801274e:	f04f 0c02 	mov.w	ip, #2
 8012752:	e7ef      	b.n	8012734 <uxr_stream_id_from_raw+0x18>

08012754 <uxr_init_stream_storage>:
 8012754:	2300      	movs	r3, #0
 8012756:	7403      	strb	r3, [r0, #16]
 8012758:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
 801275c:	f880 3044 	strb.w	r3, [r0, #68]	@ 0x44
 8012760:	f880 3060 	strb.w	r3, [r0, #96]	@ 0x60
 8012764:	4770      	bx	lr
 8012766:	bf00      	nop

08012768 <uxr_reset_stream_storage>:
 8012768:	b570      	push	{r4, r5, r6, lr}
 801276a:	7c03      	ldrb	r3, [r0, #16]
 801276c:	4604      	mov	r4, r0
 801276e:	b153      	cbz	r3, 8012786 <uxr_reset_stream_storage+0x1e>
 8012770:	4606      	mov	r6, r0
 8012772:	2500      	movs	r5, #0
 8012774:	4630      	mov	r0, r6
 8012776:	f007 fc69 	bl	801a04c <uxr_reset_output_best_effort_stream>
 801277a:	7c23      	ldrb	r3, [r4, #16]
 801277c:	3501      	adds	r5, #1
 801277e:	42ab      	cmp	r3, r5
 8012780:	f106 0610 	add.w	r6, r6, #16
 8012784:	d8f6      	bhi.n	8012774 <uxr_reset_stream_storage+0xc>
 8012786:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 801278a:	b163      	cbz	r3, 80127a6 <uxr_reset_stream_storage+0x3e>
 801278c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012790:	2500      	movs	r5, #0
 8012792:	4630      	mov	r0, r6
 8012794:	f007 fa6a 	bl	8019c6c <uxr_reset_input_best_effort_stream>
 8012798:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 801279c:	3501      	adds	r5, #1
 801279e:	42ab      	cmp	r3, r5
 80127a0:	f106 0602 	add.w	r6, r6, #2
 80127a4:	d8f5      	bhi.n	8012792 <uxr_reset_stream_storage+0x2a>
 80127a6:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 80127aa:	b163      	cbz	r3, 80127c6 <uxr_reset_stream_storage+0x5e>
 80127ac:	f104 0618 	add.w	r6, r4, #24
 80127b0:	2500      	movs	r5, #0
 80127b2:	4630      	mov	r0, r6
 80127b4:	f007 fcf4 	bl	801a1a0 <uxr_reset_output_reliable_stream>
 80127b8:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 80127bc:	3501      	adds	r5, #1
 80127be:	42ab      	cmp	r3, r5
 80127c0:	f106 0628 	add.w	r6, r6, #40	@ 0x28
 80127c4:	d8f5      	bhi.n	80127b2 <uxr_reset_stream_storage+0x4a>
 80127c6:	f894 3060 	ldrb.w	r3, [r4, #96]	@ 0x60
 80127ca:	b163      	cbz	r3, 80127e6 <uxr_reset_stream_storage+0x7e>
 80127cc:	f104 0648 	add.w	r6, r4, #72	@ 0x48
 80127d0:	2500      	movs	r5, #0
 80127d2:	4630      	mov	r0, r6
 80127d4:	f007 faba 	bl	8019d4c <uxr_reset_input_reliable_stream>
 80127d8:	f894 3060 	ldrb.w	r3, [r4, #96]	@ 0x60
 80127dc:	3501      	adds	r5, #1
 80127de:	42ab      	cmp	r3, r5
 80127e0:	f106 0618 	add.w	r6, r6, #24
 80127e4:	d8f5      	bhi.n	80127d2 <uxr_reset_stream_storage+0x6a>
 80127e6:	bd70      	pop	{r4, r5, r6, pc}

080127e8 <uxr_add_output_best_effort_buffer>:
 80127e8:	b510      	push	{r4, lr}
 80127ea:	7c04      	ldrb	r4, [r0, #16]
 80127ec:	f104 0c01 	add.w	ip, r4, #1
 80127f0:	b082      	sub	sp, #8
 80127f2:	f880 c010 	strb.w	ip, [r0, #16]
 80127f6:	eb00 1004 	add.w	r0, r0, r4, lsl #4
 80127fa:	f007 fc1d 	bl	801a038 <uxr_init_output_best_effort_stream>
 80127fe:	2201      	movs	r2, #1
 8012800:	4611      	mov	r1, r2
 8012802:	4620      	mov	r0, r4
 8012804:	b002      	add	sp, #8
 8012806:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801280a:	f7ff bf6b 	b.w	80126e4 <uxr_stream_id>
 801280e:	bf00      	nop

08012810 <uxr_add_output_reliable_buffer>:
 8012810:	b510      	push	{r4, lr}
 8012812:	b084      	sub	sp, #16
 8012814:	4684      	mov	ip, r0
 8012816:	f89d 0018 	ldrb.w	r0, [sp, #24]
 801281a:	9000      	str	r0, [sp, #0]
 801281c:	f89c 4040 	ldrb.w	r4, [ip, #64]	@ 0x40
 8012820:	2028      	movs	r0, #40	@ 0x28
 8012822:	fb00 c004 	mla	r0, r0, r4, ip
 8012826:	f104 0e01 	add.w	lr, r4, #1
 801282a:	3018      	adds	r0, #24
 801282c:	f88c e040 	strb.w	lr, [ip, #64]	@ 0x40
 8012830:	f007 fc7e 	bl	801a130 <uxr_init_output_reliable_stream>
 8012834:	2201      	movs	r2, #1
 8012836:	2102      	movs	r1, #2
 8012838:	4620      	mov	r0, r4
 801283a:	b004      	add	sp, #16
 801283c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012840:	f7ff bf50 	b.w	80126e4 <uxr_stream_id>

08012844 <uxr_add_input_best_effort_buffer>:
 8012844:	b510      	push	{r4, lr}
 8012846:	f890 4044 	ldrb.w	r4, [r0, #68]	@ 0x44
 801284a:	1c62      	adds	r2, r4, #1
 801284c:	f104 0321 	add.w	r3, r4, #33	@ 0x21
 8012850:	b082      	sub	sp, #8
 8012852:	f880 2044 	strb.w	r2, [r0, #68]	@ 0x44
 8012856:	eb00 0043 	add.w	r0, r0, r3, lsl #1
 801285a:	f007 fa03 	bl	8019c64 <uxr_init_input_best_effort_stream>
 801285e:	2200      	movs	r2, #0
 8012860:	2101      	movs	r1, #1
 8012862:	4620      	mov	r0, r4
 8012864:	b002      	add	sp, #8
 8012866:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801286a:	f7ff bf3b 	b.w	80126e4 <uxr_stream_id>
 801286e:	bf00      	nop

08012870 <uxr_add_input_reliable_buffer>:
 8012870:	b510      	push	{r4, lr}
 8012872:	b084      	sub	sp, #16
 8012874:	4684      	mov	ip, r0
 8012876:	9806      	ldr	r0, [sp, #24]
 8012878:	9000      	str	r0, [sp, #0]
 801287a:	f89c 4060 	ldrb.w	r4, [ip, #96]	@ 0x60
 801287e:	2018      	movs	r0, #24
 8012880:	fb00 c004 	mla	r0, r0, r4, ip
 8012884:	f104 0e01 	add.w	lr, r4, #1
 8012888:	3048      	adds	r0, #72	@ 0x48
 801288a:	f88c e060 	strb.w	lr, [ip, #96]	@ 0x60
 801288e:	f007 fa31 	bl	8019cf4 <uxr_init_input_reliable_stream>
 8012892:	2200      	movs	r2, #0
 8012894:	2102      	movs	r1, #2
 8012896:	4620      	mov	r0, r4
 8012898:	b004      	add	sp, #16
 801289a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801289e:	f7ff bf21 	b.w	80126e4 <uxr_stream_id>
 80128a2:	bf00      	nop

080128a4 <uxr_get_output_best_effort_stream>:
 80128a4:	7c03      	ldrb	r3, [r0, #16]
 80128a6:	428b      	cmp	r3, r1
 80128a8:	bf8c      	ite	hi
 80128aa:	eb00 1001 	addhi.w	r0, r0, r1, lsl #4
 80128ae:	2000      	movls	r0, #0
 80128b0:	4770      	bx	lr
 80128b2:	bf00      	nop

080128b4 <uxr_get_output_reliable_stream>:
 80128b4:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 80128b8:	428b      	cmp	r3, r1
 80128ba:	bf83      	ittte	hi
 80128bc:	2328      	movhi	r3, #40	@ 0x28
 80128be:	fb03 0001 	mlahi	r0, r3, r1, r0
 80128c2:	3018      	addhi	r0, #24
 80128c4:	2000      	movls	r0, #0
 80128c6:	4770      	bx	lr

080128c8 <uxr_get_input_best_effort_stream>:
 80128c8:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 80128cc:	428b      	cmp	r3, r1
 80128ce:	bf86      	itte	hi
 80128d0:	3121      	addhi	r1, #33	@ 0x21
 80128d2:	eb00 0041 	addhi.w	r0, r0, r1, lsl #1
 80128d6:	2000      	movls	r0, #0
 80128d8:	4770      	bx	lr
 80128da:	bf00      	nop

080128dc <uxr_get_input_reliable_stream>:
 80128dc:	f890 3060 	ldrb.w	r3, [r0, #96]	@ 0x60
 80128e0:	428b      	cmp	r3, r1
 80128e2:	bf83      	ittte	hi
 80128e4:	2318      	movhi	r3, #24
 80128e6:	fb03 0001 	mlahi	r0, r3, r1, r0
 80128ea:	3048      	addhi	r0, #72	@ 0x48
 80128ec:	2000      	movls	r0, #0
 80128ee:	4770      	bx	lr

080128f0 <uxr_output_streams_confirmed>:
 80128f0:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 80128f4:	b183      	cbz	r3, 8012918 <uxr_output_streams_confirmed+0x28>
 80128f6:	b570      	push	{r4, r5, r6, lr}
 80128f8:	4606      	mov	r6, r0
 80128fa:	f100 0518 	add.w	r5, r0, #24
 80128fe:	2400      	movs	r4, #0
 8012900:	e001      	b.n	8012906 <uxr_output_streams_confirmed+0x16>
 8012902:	3528      	adds	r5, #40	@ 0x28
 8012904:	b138      	cbz	r0, 8012916 <uxr_output_streams_confirmed+0x26>
 8012906:	4628      	mov	r0, r5
 8012908:	f007 feb2 	bl	801a670 <uxr_is_output_up_to_date>
 801290c:	f896 3040 	ldrb.w	r3, [r6, #64]	@ 0x40
 8012910:	3401      	adds	r4, #1
 8012912:	42a3      	cmp	r3, r4
 8012914:	d8f5      	bhi.n	8012902 <uxr_output_streams_confirmed+0x12>
 8012916:	bd70      	pop	{r4, r5, r6, pc}
 8012918:	2001      	movs	r0, #1
 801291a:	4770      	bx	lr

0801291c <uxr_buffer_submessage_header>:
 801291c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801291e:	4604      	mov	r4, r0
 8012920:	460e      	mov	r6, r1
 8012922:	2104      	movs	r1, #4
 8012924:	4615      	mov	r5, r2
 8012926:	461f      	mov	r7, r3
 8012928:	f7fb fc4c 	bl	800e1c4 <ucdr_align_to>
 801292c:	2301      	movs	r3, #1
 801292e:	7523      	strb	r3, [r4, #20]
 8012930:	f047 0201 	orr.w	r2, r7, #1
 8012934:	462b      	mov	r3, r5
 8012936:	4631      	mov	r1, r6
 8012938:	4620      	mov	r0, r4
 801293a:	f000 fa2b 	bl	8012d94 <uxr_serialize_submessage_header>
 801293e:	4620      	mov	r0, r4
 8012940:	f7fb fc56 	bl	800e1f0 <ucdr_buffer_remaining>
 8012944:	42a8      	cmp	r0, r5
 8012946:	bf34      	ite	cc
 8012948:	2000      	movcc	r0, #0
 801294a:	2001      	movcs	r0, #1
 801294c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801294e:	bf00      	nop

08012950 <uxr_read_submessage_header>:
 8012950:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012954:	4604      	mov	r4, r0
 8012956:	460d      	mov	r5, r1
 8012958:	2104      	movs	r1, #4
 801295a:	4616      	mov	r6, r2
 801295c:	4698      	mov	r8, r3
 801295e:	f7fb fc31 	bl	800e1c4 <ucdr_align_to>
 8012962:	4620      	mov	r0, r4
 8012964:	f7fb fc44 	bl	800e1f0 <ucdr_buffer_remaining>
 8012968:	2803      	cmp	r0, #3
 801296a:	bf8c      	ite	hi
 801296c:	2701      	movhi	r7, #1
 801296e:	2700      	movls	r7, #0
 8012970:	d802      	bhi.n	8012978 <uxr_read_submessage_header+0x28>
 8012972:	4638      	mov	r0, r7
 8012974:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012978:	4633      	mov	r3, r6
 801297a:	4642      	mov	r2, r8
 801297c:	4620      	mov	r0, r4
 801297e:	4629      	mov	r1, r5
 8012980:	f000 fa1a 	bl	8012db8 <uxr_deserialize_submessage_header>
 8012984:	f898 3000 	ldrb.w	r3, [r8]
 8012988:	f003 0201 	and.w	r2, r3, #1
 801298c:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8012990:	f888 3000 	strb.w	r3, [r8]
 8012994:	7522      	strb	r2, [r4, #20]
 8012996:	4638      	mov	r0, r7
 8012998:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801299c <uxr_submessage_padding>:
 801299c:	f010 0003 	ands.w	r0, r0, #3
 80129a0:	bf18      	it	ne
 80129a2:	f1c0 0004 	rsbne	r0, r0, #4
 80129a6:	4770      	bx	lr

080129a8 <uxr_millis>:
 80129a8:	b510      	push	{r4, lr}
 80129aa:	b084      	sub	sp, #16
 80129ac:	4669      	mov	r1, sp
 80129ae:	2001      	movs	r0, #1
 80129b0:	f7ef fb8a 	bl	80020c8 <clock_gettime>
 80129b4:	e89d 0015 	ldmia.w	sp, {r0, r2, r4}
 80129b8:	4b06      	ldr	r3, [pc, #24]	@ (80129d4 <uxr_millis+0x2c>)
 80129ba:	fba0 0103 	umull	r0, r1, r0, r3
 80129be:	1900      	adds	r0, r0, r4
 80129c0:	fb03 1102 	mla	r1, r3, r2, r1
 80129c4:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 80129c8:	4a03      	ldr	r2, [pc, #12]	@ (80129d8 <uxr_millis+0x30>)
 80129ca:	2300      	movs	r3, #0
 80129cc:	f7ee f974 	bl	8000cb8 <__aeabi_ldivmod>
 80129d0:	b004      	add	sp, #16
 80129d2:	bd10      	pop	{r4, pc}
 80129d4:	3b9aca00 	.word	0x3b9aca00
 80129d8:	000f4240 	.word	0x000f4240

080129dc <uxr_nanos>:
 80129dc:	b510      	push	{r4, lr}
 80129de:	b084      	sub	sp, #16
 80129e0:	4669      	mov	r1, sp
 80129e2:	2001      	movs	r0, #1
 80129e4:	f7ef fb70 	bl	80020c8 <clock_gettime>
 80129e8:	4a06      	ldr	r2, [pc, #24]	@ (8012a04 <uxr_nanos+0x28>)
 80129ea:	9800      	ldr	r0, [sp, #0]
 80129ec:	9902      	ldr	r1, [sp, #8]
 80129ee:	9c01      	ldr	r4, [sp, #4]
 80129f0:	fba0 0302 	umull	r0, r3, r0, r2
 80129f4:	1840      	adds	r0, r0, r1
 80129f6:	fb02 3304 	mla	r3, r2, r4, r3
 80129fa:	eb43 71e1 	adc.w	r1, r3, r1, asr #31
 80129fe:	b004      	add	sp, #16
 8012a00:	bd10      	pop	{r4, pc}
 8012a02:	bf00      	nop
 8012a04:	3b9aca00 	.word	0x3b9aca00

08012a08 <on_full_output_buffer_fragmented>:
 8012a08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012a0c:	460c      	mov	r4, r1
 8012a0e:	b08a      	sub	sp, #40	@ 0x28
 8012a10:	f891 10c1 	ldrb.w	r1, [r1, #193]	@ 0xc1
 8012a14:	4606      	mov	r6, r0
 8012a16:	f104 0008 	add.w	r0, r4, #8
 8012a1a:	f7ff ff4b 	bl	80128b4 <uxr_get_output_reliable_stream>
 8012a1e:	4605      	mov	r5, r0
 8012a20:	f007 fe30 	bl	801a684 <get_available_free_slots>
 8012a24:	b968      	cbnz	r0, 8012a42 <on_full_output_buffer_fragmented+0x3a>
 8012a26:	e9d4 312e 	ldrd	r3, r1, [r4, #184]	@ 0xb8
 8012a2a:	4620      	mov	r0, r4
 8012a2c:	4798      	blx	r3
 8012a2e:	b918      	cbnz	r0, 8012a38 <on_full_output_buffer_fragmented+0x30>
 8012a30:	2001      	movs	r0, #1
 8012a32:	b00a      	add	sp, #40	@ 0x28
 8012a34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012a38:	4628      	mov	r0, r5
 8012a3a:	f007 fe23 	bl	801a684 <get_available_free_slots>
 8012a3e:	2800      	cmp	r0, #0
 8012a40:	d0f6      	beq.n	8012a30 <on_full_output_buffer_fragmented+0x28>
 8012a42:	892a      	ldrh	r2, [r5, #8]
 8012a44:	686b      	ldr	r3, [r5, #4]
 8012a46:	fbb3 f8f2 	udiv	r8, r3, r2
 8012a4a:	89eb      	ldrh	r3, [r5, #14]
 8012a4c:	7b29      	ldrb	r1, [r5, #12]
 8012a4e:	fbb3 f0f2 	udiv	r0, r3, r2
 8012a52:	fb02 3310 	mls	r3, r2, r0, r3
 8012a56:	f5c1 417f 	rsb	r1, r1, #65280	@ 0xff00
 8012a5a:	b29b      	uxth	r3, r3
 8012a5c:	fb08 f303 	mul.w	r3, r8, r3
 8012a60:	31fc      	adds	r1, #252	@ 0xfc
 8012a62:	f1a8 0804 	sub.w	r8, r8, #4
 8012a66:	4441      	add	r1, r8
 8012a68:	f8d4 20c4 	ldr.w	r2, [r4, #196]	@ 0xc4
 8012a6c:	b28f      	uxth	r7, r1
 8012a6e:	6829      	ldr	r1, [r5, #0]
 8012a70:	3304      	adds	r3, #4
 8012a72:	1bd2      	subs	r2, r2, r7
 8012a74:	4419      	add	r1, r3
 8012a76:	f8c4 20c4 	str.w	r2, [r4, #196]	@ 0xc4
 8012a7a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012a7e:	9300      	str	r3, [sp, #0]
 8012a80:	4642      	mov	r2, r8
 8012a82:	2300      	movs	r3, #0
 8012a84:	a802      	add	r0, sp, #8
 8012a86:	f7fb fb71 	bl	800e16c <ucdr_init_buffer_origin_offset>
 8012a8a:	f8d4 20c4 	ldr.w	r2, [r4, #196]	@ 0xc4
 8012a8e:	f102 0308 	add.w	r3, r2, #8
 8012a92:	4543      	cmp	r3, r8
 8012a94:	d928      	bls.n	8012ae8 <on_full_output_buffer_fragmented+0xe0>
 8012a96:	463a      	mov	r2, r7
 8012a98:	2300      	movs	r3, #0
 8012a9a:	210d      	movs	r1, #13
 8012a9c:	a802      	add	r0, sp, #8
 8012a9e:	f7ff ff3d 	bl	801291c <uxr_buffer_submessage_header>
 8012aa2:	8929      	ldrh	r1, [r5, #8]
 8012aa4:	89eb      	ldrh	r3, [r5, #14]
 8012aa6:	fbb3 f2f1 	udiv	r2, r3, r1
 8012aaa:	fb01 3312 	mls	r3, r1, r2, r3
 8012aae:	b29b      	uxth	r3, r3
 8012ab0:	686a      	ldr	r2, [r5, #4]
 8012ab2:	fbb2 f2f1 	udiv	r2, r2, r1
 8012ab6:	fb02 f303 	mul.w	r3, r2, r3
 8012aba:	682a      	ldr	r2, [r5, #0]
 8012abc:	f842 8003 	str.w	r8, [r2, r3]
 8012ac0:	89e8      	ldrh	r0, [r5, #14]
 8012ac2:	2101      	movs	r1, #1
 8012ac4:	f007 ff32 	bl	801a92c <uxr_seq_num_add>
 8012ac8:	9904      	ldr	r1, [sp, #16]
 8012aca:	9a03      	ldr	r2, [sp, #12]
 8012acc:	81e8      	strh	r0, [r5, #14]
 8012ace:	1a52      	subs	r2, r2, r1
 8012ad0:	4630      	mov	r0, r6
 8012ad2:	f7fb fb5d 	bl	800e190 <ucdr_init_buffer>
 8012ad6:	4630      	mov	r0, r6
 8012ad8:	4910      	ldr	r1, [pc, #64]	@ (8012b1c <on_full_output_buffer_fragmented+0x114>)
 8012ada:	4622      	mov	r2, r4
 8012adc:	f7fb fb2c 	bl	800e138 <ucdr_set_on_full_buffer_callback>
 8012ae0:	2000      	movs	r0, #0
 8012ae2:	b00a      	add	sp, #40	@ 0x28
 8012ae4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012ae8:	b292      	uxth	r2, r2
 8012aea:	2302      	movs	r3, #2
 8012aec:	210d      	movs	r1, #13
 8012aee:	a802      	add	r0, sp, #8
 8012af0:	f7ff ff14 	bl	801291c <uxr_buffer_submessage_header>
 8012af4:	f8d4 30c4 	ldr.w	r3, [r4, #196]	@ 0xc4
 8012af8:	8928      	ldrh	r0, [r5, #8]
 8012afa:	f103 0208 	add.w	r2, r3, #8
 8012afe:	89eb      	ldrh	r3, [r5, #14]
 8012b00:	fbb3 f1f0 	udiv	r1, r3, r0
 8012b04:	fb00 3311 	mls	r3, r0, r1, r3
 8012b08:	b29b      	uxth	r3, r3
 8012b0a:	6869      	ldr	r1, [r5, #4]
 8012b0c:	fbb1 f1f0 	udiv	r1, r1, r0
 8012b10:	fb01 f303 	mul.w	r3, r1, r3
 8012b14:	6829      	ldr	r1, [r5, #0]
 8012b16:	50ca      	str	r2, [r1, r3]
 8012b18:	e7d2      	b.n	8012ac0 <on_full_output_buffer_fragmented+0xb8>
 8012b1a:	bf00      	nop
 8012b1c:	08012a09 	.word	0x08012a09

08012b20 <uxr_prepare_output_stream>:
 8012b20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012b22:	b087      	sub	sp, #28
 8012b24:	2707      	movs	r7, #7
 8012b26:	9202      	str	r2, [sp, #8]
 8012b28:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8012b2a:	2500      	movs	r5, #0
 8012b2c:	3204      	adds	r2, #4
 8012b2e:	e9cd 7500 	strd	r7, r5, [sp]
 8012b32:	461c      	mov	r4, r3
 8012b34:	4606      	mov	r6, r0
 8012b36:	f7ff fc6d 	bl	8012414 <uxr_prepare_stream_to_write_submessage>
 8012b3a:	f080 0201 	eor.w	r2, r0, #1
 8012b3e:	b2d2      	uxtb	r2, r2
 8012b40:	75a2      	strb	r2, [r4, #22]
 8012b42:	b112      	cbz	r2, 8012b4a <uxr_prepare_output_stream+0x2a>
 8012b44:	4628      	mov	r0, r5
 8012b46:	b007      	add	sp, #28
 8012b48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012b4a:	aa05      	add	r2, sp, #20
 8012b4c:	9902      	ldr	r1, [sp, #8]
 8012b4e:	4630      	mov	r0, r6
 8012b50:	f7ff fd9a 	bl	8012688 <uxr_init_base_object_request>
 8012b54:	a905      	add	r1, sp, #20
 8012b56:	4605      	mov	r5, r0
 8012b58:	4620      	mov	r0, r4
 8012b5a:	f001 f865 	bl	8013c28 <uxr_serialize_WRITE_DATA_Payload_Data>
 8012b5e:	e9d4 2101 	ldrd	r2, r1, [r4, #4]
 8012b62:	69a6      	ldr	r6, [r4, #24]
 8012b64:	69e7      	ldr	r7, [r4, #28]
 8012b66:	1a52      	subs	r2, r2, r1
 8012b68:	4620      	mov	r0, r4
 8012b6a:	f7fb fb11 	bl	800e190 <ucdr_init_buffer>
 8012b6e:	4620      	mov	r0, r4
 8012b70:	463a      	mov	r2, r7
 8012b72:	4631      	mov	r1, r6
 8012b74:	f7fb fae0 	bl	800e138 <ucdr_set_on_full_buffer_callback>
 8012b78:	4628      	mov	r0, r5
 8012b7a:	b007      	add	sp, #28
 8012b7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012b7e:	bf00      	nop

08012b80 <uxr_prepare_output_stream_fragmented>:
 8012b80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012b84:	b093      	sub	sp, #76	@ 0x4c
 8012b86:	4605      	mov	r5, r0
 8012b88:	9107      	str	r1, [sp, #28]
 8012b8a:	3008      	adds	r0, #8
 8012b8c:	f3c1 2107 	ubfx	r1, r1, #8, #8
 8012b90:	9303      	str	r3, [sp, #12]
 8012b92:	9206      	str	r2, [sp, #24]
 8012b94:	f7ff fe8e 	bl	80128b4 <uxr_get_output_reliable_stream>
 8012b98:	f89d 301e 	ldrb.w	r3, [sp, #30]
 8012b9c:	2b01      	cmp	r3, #1
 8012b9e:	f000 8095 	beq.w	8012ccc <uxr_prepare_output_stream_fragmented+0x14c>
 8012ba2:	4604      	mov	r4, r0
 8012ba4:	2800      	cmp	r0, #0
 8012ba6:	f000 8091 	beq.w	8012ccc <uxr_prepare_output_stream_fragmented+0x14c>
 8012baa:	f007 fd6b 	bl	801a684 <get_available_free_slots>
 8012bae:	2800      	cmp	r0, #0
 8012bb0:	f000 8087 	beq.w	8012cc2 <uxr_prepare_output_stream_fragmented+0x142>
 8012bb4:	8922      	ldrh	r2, [r4, #8]
 8012bb6:	89e7      	ldrh	r7, [r4, #14]
 8012bb8:	fbb7 f3f2 	udiv	r3, r7, r2
 8012bbc:	fb02 7313 	mls	r3, r2, r3, r7
 8012bc0:	b29b      	uxth	r3, r3
 8012bc2:	6861      	ldr	r1, [r4, #4]
 8012bc4:	fbb1 f1f2 	udiv	r1, r1, r2
 8012bc8:	6822      	ldr	r2, [r4, #0]
 8012bca:	9105      	str	r1, [sp, #20]
 8012bcc:	fb01 f303 	mul.w	r3, r1, r3
 8012bd0:	3304      	adds	r3, #4
 8012bd2:	eb02 0903 	add.w	r9, r2, r3
 8012bd6:	7b23      	ldrb	r3, [r4, #12]
 8012bd8:	f859 8c04 	ldr.w	r8, [r9, #-4]
 8012bdc:	4543      	cmp	r3, r8
 8012bde:	f1a1 0b04 	sub.w	fp, r1, #4
 8012be2:	d37f      	bcc.n	8012ce4 <uxr_prepare_output_stream_fragmented+0x164>
 8012be4:	f1ab 0a04 	sub.w	sl, fp, #4
 8012be8:	ebaa 0a03 	sub.w	sl, sl, r3
 8012bec:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 8012bee:	f8cd 8000 	str.w	r8, [sp]
 8012bf2:	fa1f f38a 	uxth.w	r3, sl
 8012bf6:	9304      	str	r3, [sp, #16]
 8012bf8:	465a      	mov	r2, fp
 8012bfa:	2300      	movs	r3, #0
 8012bfc:	4649      	mov	r1, r9
 8012bfe:	a80a      	add	r0, sp, #40	@ 0x28
 8012c00:	f7fb fab4 	bl	800e16c <ucdr_init_buffer_origin_offset>
 8012c04:	f106 0a08 	add.w	sl, r6, #8
 8012c08:	45da      	cmp	sl, fp
 8012c0a:	bf2c      	ite	cs
 8012c0c:	2300      	movcs	r3, #0
 8012c0e:	2301      	movcc	r3, #1
 8012c10:	9a04      	ldr	r2, [sp, #16]
 8012c12:	005b      	lsls	r3, r3, #1
 8012c14:	210d      	movs	r1, #13
 8012c16:	a80a      	add	r0, sp, #40	@ 0x28
 8012c18:	f7ff fe80 	bl	801291c <uxr_buffer_submessage_header>
 8012c1c:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 8012c20:	fbb7 f2fc 	udiv	r2, r7, ip
 8012c24:	fb0c 7212 	mls	r2, ip, r2, r7
 8012c28:	b292      	uxth	r2, r2
 8012c2a:	6863      	ldr	r3, [r4, #4]
 8012c2c:	fbb3 f3fc 	udiv	r3, r3, ip
 8012c30:	fb02 f303 	mul.w	r3, r2, r3
 8012c34:	6822      	ldr	r2, [r4, #0]
 8012c36:	2101      	movs	r1, #1
 8012c38:	f842 b003 	str.w	fp, [r2, r3]
 8012c3c:	4638      	mov	r0, r7
 8012c3e:	f007 fe75 	bl	801a92c <uxr_seq_num_add>
 8012c42:	9b05      	ldr	r3, [sp, #20]
 8012c44:	9e03      	ldr	r6, [sp, #12]
 8012c46:	f1a3 0208 	sub.w	r2, r3, #8
 8012c4a:	f108 0104 	add.w	r1, r8, #4
 8012c4e:	4607      	mov	r7, r0
 8012c50:	eba2 0208 	sub.w	r2, r2, r8
 8012c54:	4449      	add	r1, r9
 8012c56:	4630      	mov	r0, r6
 8012c58:	f7fb fa9a 	bl	800e190 <ucdr_init_buffer>
 8012c5c:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8012c5e:	81e7      	strh	r7, [r4, #14]
 8012c60:	1d1a      	adds	r2, r3, #4
 8012c62:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 8012c66:	bf28      	it	cs
 8012c68:	2200      	movcs	r2, #0
 8012c6a:	2300      	movs	r3, #0
 8012c6c:	b292      	uxth	r2, r2
 8012c6e:	2107      	movs	r1, #7
 8012c70:	4630      	mov	r0, r6
 8012c72:	f7ff fe53 	bl	801291c <uxr_buffer_submessage_header>
 8012c76:	9906      	ldr	r1, [sp, #24]
 8012c78:	aa09      	add	r2, sp, #36	@ 0x24
 8012c7a:	4628      	mov	r0, r5
 8012c7c:	f7ff fd04 	bl	8012688 <uxr_init_base_object_request>
 8012c80:	4604      	mov	r4, r0
 8012c82:	b320      	cbz	r0, 8012cce <uxr_prepare_output_stream_fragmented+0x14e>
 8012c84:	9e03      	ldr	r6, [sp, #12]
 8012c86:	a909      	add	r1, sp, #36	@ 0x24
 8012c88:	4630      	mov	r0, r6
 8012c8a:	f000 ffcd 	bl	8013c28 <uxr_serialize_WRITE_DATA_Payload_Data>
 8012c8e:	e9d6 2101 	ldrd	r2, r1, [r6, #4]
 8012c92:	4630      	mov	r0, r6
 8012c94:	1a52      	subs	r2, r2, r1
 8012c96:	f7fb fa7b 	bl	800e190 <ucdr_init_buffer>
 8012c9a:	9b07      	ldr	r3, [sp, #28]
 8012c9c:	f8c5 30c0 	str.w	r3, [r5, #192]	@ 0xc0
 8012ca0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8012ca2:	f8c5 30b8 	str.w	r3, [r5, #184]	@ 0xb8
 8012ca6:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8012ca8:	491a      	ldr	r1, [pc, #104]	@ (8012d14 <uxr_prepare_output_stream_fragmented+0x194>)
 8012caa:	f8c5 a0c4 	str.w	sl, [r5, #196]	@ 0xc4
 8012cae:	4630      	mov	r0, r6
 8012cb0:	f8c5 30bc 	str.w	r3, [r5, #188]	@ 0xbc
 8012cb4:	462a      	mov	r2, r5
 8012cb6:	f7fb fa3f 	bl	800e138 <ucdr_set_on_full_buffer_callback>
 8012cba:	4620      	mov	r0, r4
 8012cbc:	b013      	add	sp, #76	@ 0x4c
 8012cbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012cc2:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8012cc4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8012cc6:	4628      	mov	r0, r5
 8012cc8:	4798      	blx	r3
 8012cca:	b920      	cbnz	r0, 8012cd6 <uxr_prepare_output_stream_fragmented+0x156>
 8012ccc:	2400      	movs	r4, #0
 8012cce:	4620      	mov	r0, r4
 8012cd0:	b013      	add	sp, #76	@ 0x4c
 8012cd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012cd6:	4620      	mov	r0, r4
 8012cd8:	f007 fcd4 	bl	801a684 <get_available_free_slots>
 8012cdc:	2800      	cmp	r0, #0
 8012cde:	f47f af69 	bne.w	8012bb4 <uxr_prepare_output_stream_fragmented+0x34>
 8012ce2:	e7f3      	b.n	8012ccc <uxr_prepare_output_stream_fragmented+0x14c>
 8012ce4:	4638      	mov	r0, r7
 8012ce6:	2101      	movs	r1, #1
 8012ce8:	f007 fe20 	bl	801a92c <uxr_seq_num_add>
 8012cec:	8921      	ldrh	r1, [r4, #8]
 8012cee:	fbb0 f2f1 	udiv	r2, r0, r1
 8012cf2:	fb01 0212 	mls	r2, r1, r2, r0
 8012cf6:	b292      	uxth	r2, r2
 8012cf8:	6863      	ldr	r3, [r4, #4]
 8012cfa:	fbb3 f3f1 	udiv	r3, r3, r1
 8012cfe:	fb02 f303 	mul.w	r3, r2, r3
 8012d02:	6822      	ldr	r2, [r4, #0]
 8012d04:	3304      	adds	r3, #4
 8012d06:	eb02 0903 	add.w	r9, r2, r3
 8012d0a:	4607      	mov	r7, r0
 8012d0c:	7b23      	ldrb	r3, [r4, #12]
 8012d0e:	f859 8c04 	ldr.w	r8, [r9, #-4]
 8012d12:	e767      	b.n	8012be4 <uxr_prepare_output_stream_fragmented+0x64>
 8012d14:	08012a09 	.word	0x08012a09

08012d18 <uxr_serialize_message_header>:
 8012d18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012d1c:	4617      	mov	r7, r2
 8012d1e:	4604      	mov	r4, r0
 8012d20:	461e      	mov	r6, r3
 8012d22:	460d      	mov	r5, r1
 8012d24:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8012d28:	f7f9 ff72 	bl	800cc10 <ucdr_serialize_uint8_t>
 8012d2c:	4639      	mov	r1, r7
 8012d2e:	4620      	mov	r0, r4
 8012d30:	f7f9 ff6e 	bl	800cc10 <ucdr_serialize_uint8_t>
 8012d34:	4632      	mov	r2, r6
 8012d36:	2101      	movs	r1, #1
 8012d38:	4620      	mov	r0, r4
 8012d3a:	f7fa f81f 	bl	800cd7c <ucdr_serialize_endian_uint16_t>
 8012d3e:	062b      	lsls	r3, r5, #24
 8012d40:	d501      	bpl.n	8012d46 <uxr_serialize_message_header+0x2e>
 8012d42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012d46:	4641      	mov	r1, r8
 8012d48:	4620      	mov	r0, r4
 8012d4a:	2204      	movs	r2, #4
 8012d4c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012d50:	f7fe b84a 	b.w	8010de8 <ucdr_serialize_array_uint8_t>

08012d54 <uxr_deserialize_message_header>:
 8012d54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012d58:	4617      	mov	r7, r2
 8012d5a:	4604      	mov	r4, r0
 8012d5c:	461e      	mov	r6, r3
 8012d5e:	460d      	mov	r5, r1
 8012d60:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8012d64:	f7f9 ff6a 	bl	800cc3c <ucdr_deserialize_uint8_t>
 8012d68:	4639      	mov	r1, r7
 8012d6a:	4620      	mov	r0, r4
 8012d6c:	f7f9 ff66 	bl	800cc3c <ucdr_deserialize_uint8_t>
 8012d70:	4632      	mov	r2, r6
 8012d72:	2101      	movs	r1, #1
 8012d74:	4620      	mov	r0, r4
 8012d76:	f7fa f8f7 	bl	800cf68 <ucdr_deserialize_endian_uint16_t>
 8012d7a:	f995 3000 	ldrsb.w	r3, [r5]
 8012d7e:	2b00      	cmp	r3, #0
 8012d80:	da01      	bge.n	8012d86 <uxr_deserialize_message_header+0x32>
 8012d82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012d86:	4641      	mov	r1, r8
 8012d88:	4620      	mov	r0, r4
 8012d8a:	2204      	movs	r2, #4
 8012d8c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012d90:	f7fe b88e 	b.w	8010eb0 <ucdr_deserialize_array_uint8_t>

08012d94 <uxr_serialize_submessage_header>:
 8012d94:	b570      	push	{r4, r5, r6, lr}
 8012d96:	4616      	mov	r6, r2
 8012d98:	4604      	mov	r4, r0
 8012d9a:	461d      	mov	r5, r3
 8012d9c:	f7f9 ff38 	bl	800cc10 <ucdr_serialize_uint8_t>
 8012da0:	4631      	mov	r1, r6
 8012da2:	4620      	mov	r0, r4
 8012da4:	f7f9 ff34 	bl	800cc10 <ucdr_serialize_uint8_t>
 8012da8:	462a      	mov	r2, r5
 8012daa:	4620      	mov	r0, r4
 8012dac:	2101      	movs	r1, #1
 8012dae:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012db2:	f7f9 bfe3 	b.w	800cd7c <ucdr_serialize_endian_uint16_t>
 8012db6:	bf00      	nop

08012db8 <uxr_deserialize_submessage_header>:
 8012db8:	b570      	push	{r4, r5, r6, lr}
 8012dba:	4616      	mov	r6, r2
 8012dbc:	4604      	mov	r4, r0
 8012dbe:	461d      	mov	r5, r3
 8012dc0:	f7f9 ff3c 	bl	800cc3c <ucdr_deserialize_uint8_t>
 8012dc4:	4631      	mov	r1, r6
 8012dc6:	4620      	mov	r0, r4
 8012dc8:	f7f9 ff38 	bl	800cc3c <ucdr_deserialize_uint8_t>
 8012dcc:	462a      	mov	r2, r5
 8012dce:	4620      	mov	r0, r4
 8012dd0:	2101      	movs	r1, #1
 8012dd2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012dd6:	f7fa b8c7 	b.w	800cf68 <ucdr_deserialize_endian_uint16_t>
 8012dda:	bf00      	nop

08012ddc <uxr_serialize_CLIENT_Representation>:
 8012ddc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012de0:	2204      	movs	r2, #4
 8012de2:	460e      	mov	r6, r1
 8012de4:	4605      	mov	r5, r0
 8012de6:	f7fd ffff 	bl	8010de8 <ucdr_serialize_array_uint8_t>
 8012dea:	2202      	movs	r2, #2
 8012dec:	1d31      	adds	r1, r6, #4
 8012dee:	4604      	mov	r4, r0
 8012df0:	4628      	mov	r0, r5
 8012df2:	f7fd fff9 	bl	8010de8 <ucdr_serialize_array_uint8_t>
 8012df6:	2202      	movs	r2, #2
 8012df8:	4004      	ands	r4, r0
 8012dfa:	1db1      	adds	r1, r6, #6
 8012dfc:	4628      	mov	r0, r5
 8012dfe:	f7fd fff3 	bl	8010de8 <ucdr_serialize_array_uint8_t>
 8012e02:	b2e4      	uxtb	r4, r4
 8012e04:	2204      	movs	r2, #4
 8012e06:	4004      	ands	r4, r0
 8012e08:	f106 0108 	add.w	r1, r6, #8
 8012e0c:	4628      	mov	r0, r5
 8012e0e:	f7fd ffeb 	bl	8010de8 <ucdr_serialize_array_uint8_t>
 8012e12:	7b31      	ldrb	r1, [r6, #12]
 8012e14:	ea00 0804 	and.w	r8, r0, r4
 8012e18:	4628      	mov	r0, r5
 8012e1a:	f7f9 fef9 	bl	800cc10 <ucdr_serialize_uint8_t>
 8012e1e:	7b71      	ldrb	r1, [r6, #13]
 8012e20:	ea08 0800 	and.w	r8, r8, r0
 8012e24:	4628      	mov	r0, r5
 8012e26:	f7f9 fec5 	bl	800cbb4 <ucdr_serialize_bool>
 8012e2a:	7b73      	ldrb	r3, [r6, #13]
 8012e2c:	ea08 0800 	and.w	r8, r8, r0
 8012e30:	b93b      	cbnz	r3, 8012e42 <uxr_serialize_CLIENT_Representation+0x66>
 8012e32:	8bb1      	ldrh	r1, [r6, #28]
 8012e34:	4628      	mov	r0, r5
 8012e36:	f7f9 ff17 	bl	800cc68 <ucdr_serialize_uint16_t>
 8012e3a:	ea08 0000 	and.w	r0, r8, r0
 8012e3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012e42:	6931      	ldr	r1, [r6, #16]
 8012e44:	4628      	mov	r0, r5
 8012e46:	f7fa f8ff 	bl	800d048 <ucdr_serialize_uint32_t>
 8012e4a:	6933      	ldr	r3, [r6, #16]
 8012e4c:	b1e3      	cbz	r3, 8012e88 <uxr_serialize_CLIENT_Representation+0xac>
 8012e4e:	b1c0      	cbz	r0, 8012e82 <uxr_serialize_CLIENT_Representation+0xa6>
 8012e50:	4637      	mov	r7, r6
 8012e52:	f04f 0900 	mov.w	r9, #0
 8012e56:	e001      	b.n	8012e5c <uxr_serialize_CLIENT_Representation+0x80>
 8012e58:	3708      	adds	r7, #8
 8012e5a:	b194      	cbz	r4, 8012e82 <uxr_serialize_CLIENT_Representation+0xa6>
 8012e5c:	6979      	ldr	r1, [r7, #20]
 8012e5e:	4628      	mov	r0, r5
 8012e60:	f006 fe28 	bl	8019ab4 <ucdr_serialize_string>
 8012e64:	69b9      	ldr	r1, [r7, #24]
 8012e66:	4604      	mov	r4, r0
 8012e68:	4628      	mov	r0, r5
 8012e6a:	f006 fe23 	bl	8019ab4 <ucdr_serialize_string>
 8012e6e:	6933      	ldr	r3, [r6, #16]
 8012e70:	f109 0901 	add.w	r9, r9, #1
 8012e74:	4004      	ands	r4, r0
 8012e76:	4599      	cmp	r9, r3
 8012e78:	b2e4      	uxtb	r4, r4
 8012e7a:	d3ed      	bcc.n	8012e58 <uxr_serialize_CLIENT_Representation+0x7c>
 8012e7c:	ea08 0804 	and.w	r8, r8, r4
 8012e80:	e7d7      	b.n	8012e32 <uxr_serialize_CLIENT_Representation+0x56>
 8012e82:	f04f 0800 	mov.w	r8, #0
 8012e86:	e7d4      	b.n	8012e32 <uxr_serialize_CLIENT_Representation+0x56>
 8012e88:	ea08 0800 	and.w	r8, r8, r0
 8012e8c:	e7d1      	b.n	8012e32 <uxr_serialize_CLIENT_Representation+0x56>
 8012e8e:	bf00      	nop

08012e90 <uxr_deserialize_CLIENT_Representation>:
 8012e90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012e94:	2204      	movs	r2, #4
 8012e96:	460c      	mov	r4, r1
 8012e98:	4605      	mov	r5, r0
 8012e9a:	f7fe f809 	bl	8010eb0 <ucdr_deserialize_array_uint8_t>
 8012e9e:	2202      	movs	r2, #2
 8012ea0:	1d21      	adds	r1, r4, #4
 8012ea2:	4606      	mov	r6, r0
 8012ea4:	4628      	mov	r0, r5
 8012ea6:	f7fe f803 	bl	8010eb0 <ucdr_deserialize_array_uint8_t>
 8012eaa:	2202      	movs	r2, #2
 8012eac:	4006      	ands	r6, r0
 8012eae:	1da1      	adds	r1, r4, #6
 8012eb0:	4628      	mov	r0, r5
 8012eb2:	f7fd fffd 	bl	8010eb0 <ucdr_deserialize_array_uint8_t>
 8012eb6:	b2f6      	uxtb	r6, r6
 8012eb8:	2204      	movs	r2, #4
 8012eba:	4006      	ands	r6, r0
 8012ebc:	f104 0108 	add.w	r1, r4, #8
 8012ec0:	4628      	mov	r0, r5
 8012ec2:	f7fd fff5 	bl	8010eb0 <ucdr_deserialize_array_uint8_t>
 8012ec6:	f104 010c 	add.w	r1, r4, #12
 8012eca:	ea00 0706 	and.w	r7, r0, r6
 8012ece:	4628      	mov	r0, r5
 8012ed0:	f7f9 feb4 	bl	800cc3c <ucdr_deserialize_uint8_t>
 8012ed4:	f104 010d 	add.w	r1, r4, #13
 8012ed8:	4007      	ands	r7, r0
 8012eda:	4628      	mov	r0, r5
 8012edc:	f7f9 fe80 	bl	800cbe0 <ucdr_deserialize_bool>
 8012ee0:	7b63      	ldrb	r3, [r4, #13]
 8012ee2:	4007      	ands	r7, r0
 8012ee4:	b93b      	cbnz	r3, 8012ef6 <uxr_deserialize_CLIENT_Representation+0x66>
 8012ee6:	f104 011c 	add.w	r1, r4, #28
 8012eea:	4628      	mov	r0, r5
 8012eec:	f7f9 ffc0 	bl	800ce70 <ucdr_deserialize_uint16_t>
 8012ef0:	4038      	ands	r0, r7
 8012ef2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012ef6:	f104 0110 	add.w	r1, r4, #16
 8012efa:	4628      	mov	r0, r5
 8012efc:	f7fa f9ce 	bl	800d29c <ucdr_deserialize_uint32_t>
 8012f00:	6923      	ldr	r3, [r4, #16]
 8012f02:	2b01      	cmp	r3, #1
 8012f04:	d903      	bls.n	8012f0e <uxr_deserialize_CLIENT_Representation+0x7e>
 8012f06:	2301      	movs	r3, #1
 8012f08:	75ab      	strb	r3, [r5, #22]
 8012f0a:	2700      	movs	r7, #0
 8012f0c:	e7eb      	b.n	8012ee6 <uxr_deserialize_CLIENT_Representation+0x56>
 8012f0e:	b30b      	cbz	r3, 8012f54 <uxr_deserialize_CLIENT_Representation+0xc4>
 8012f10:	2800      	cmp	r0, #0
 8012f12:	d0fa      	beq.n	8012f0a <uxr_deserialize_CLIENT_Representation+0x7a>
 8012f14:	46a0      	mov	r8, r4
 8012f16:	f04f 0900 	mov.w	r9, #0
 8012f1a:	e003      	b.n	8012f24 <uxr_deserialize_CLIENT_Representation+0x94>
 8012f1c:	f108 0808 	add.w	r8, r8, #8
 8012f20:	2e00      	cmp	r6, #0
 8012f22:	d0f2      	beq.n	8012f0a <uxr_deserialize_CLIENT_Representation+0x7a>
 8012f24:	f8d8 1014 	ldr.w	r1, [r8, #20]
 8012f28:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012f2c:	4628      	mov	r0, r5
 8012f2e:	f006 fdcf 	bl	8019ad0 <ucdr_deserialize_string>
 8012f32:	f8d8 1018 	ldr.w	r1, [r8, #24]
 8012f36:	4606      	mov	r6, r0
 8012f38:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012f3c:	4628      	mov	r0, r5
 8012f3e:	f006 fdc7 	bl	8019ad0 <ucdr_deserialize_string>
 8012f42:	6923      	ldr	r3, [r4, #16]
 8012f44:	f109 0901 	add.w	r9, r9, #1
 8012f48:	4006      	ands	r6, r0
 8012f4a:	4599      	cmp	r9, r3
 8012f4c:	b2f6      	uxtb	r6, r6
 8012f4e:	d3e5      	bcc.n	8012f1c <uxr_deserialize_CLIENT_Representation+0x8c>
 8012f50:	4037      	ands	r7, r6
 8012f52:	e7c8      	b.n	8012ee6 <uxr_deserialize_CLIENT_Representation+0x56>
 8012f54:	4007      	ands	r7, r0
 8012f56:	e7c6      	b.n	8012ee6 <uxr_deserialize_CLIENT_Representation+0x56>

08012f58 <uxr_serialize_AGENT_Representation>:
 8012f58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012f5c:	2204      	movs	r2, #4
 8012f5e:	460f      	mov	r7, r1
 8012f60:	4605      	mov	r5, r0
 8012f62:	f7fd ff41 	bl	8010de8 <ucdr_serialize_array_uint8_t>
 8012f66:	2202      	movs	r2, #2
 8012f68:	4604      	mov	r4, r0
 8012f6a:	1d39      	adds	r1, r7, #4
 8012f6c:	4628      	mov	r0, r5
 8012f6e:	f7fd ff3b 	bl	8010de8 <ucdr_serialize_array_uint8_t>
 8012f72:	4020      	ands	r0, r4
 8012f74:	2202      	movs	r2, #2
 8012f76:	b2c4      	uxtb	r4, r0
 8012f78:	1db9      	adds	r1, r7, #6
 8012f7a:	4628      	mov	r0, r5
 8012f7c:	f7fd ff34 	bl	8010de8 <ucdr_serialize_array_uint8_t>
 8012f80:	7a39      	ldrb	r1, [r7, #8]
 8012f82:	4004      	ands	r4, r0
 8012f84:	4628      	mov	r0, r5
 8012f86:	f7f9 fe15 	bl	800cbb4 <ucdr_serialize_bool>
 8012f8a:	7a3b      	ldrb	r3, [r7, #8]
 8012f8c:	ea00 0804 	and.w	r8, r0, r4
 8012f90:	b913      	cbnz	r3, 8012f98 <uxr_serialize_AGENT_Representation+0x40>
 8012f92:	4640      	mov	r0, r8
 8012f94:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012f98:	68f9      	ldr	r1, [r7, #12]
 8012f9a:	4628      	mov	r0, r5
 8012f9c:	f7fa f854 	bl	800d048 <ucdr_serialize_uint32_t>
 8012fa0:	68fb      	ldr	r3, [r7, #12]
 8012fa2:	b303      	cbz	r3, 8012fe6 <uxr_serialize_AGENT_Representation+0x8e>
 8012fa4:	b1d0      	cbz	r0, 8012fdc <uxr_serialize_AGENT_Representation+0x84>
 8012fa6:	463e      	mov	r6, r7
 8012fa8:	f04f 0900 	mov.w	r9, #0
 8012fac:	e001      	b.n	8012fb2 <uxr_serialize_AGENT_Representation+0x5a>
 8012fae:	3608      	adds	r6, #8
 8012fb0:	b1a4      	cbz	r4, 8012fdc <uxr_serialize_AGENT_Representation+0x84>
 8012fb2:	6931      	ldr	r1, [r6, #16]
 8012fb4:	4628      	mov	r0, r5
 8012fb6:	f006 fd7d 	bl	8019ab4 <ucdr_serialize_string>
 8012fba:	6971      	ldr	r1, [r6, #20]
 8012fbc:	4604      	mov	r4, r0
 8012fbe:	4628      	mov	r0, r5
 8012fc0:	f006 fd78 	bl	8019ab4 <ucdr_serialize_string>
 8012fc4:	68fb      	ldr	r3, [r7, #12]
 8012fc6:	f109 0901 	add.w	r9, r9, #1
 8012fca:	4004      	ands	r4, r0
 8012fcc:	4599      	cmp	r9, r3
 8012fce:	b2e4      	uxtb	r4, r4
 8012fd0:	d3ed      	bcc.n	8012fae <uxr_serialize_AGENT_Representation+0x56>
 8012fd2:	ea08 0804 	and.w	r8, r8, r4
 8012fd6:	4640      	mov	r0, r8
 8012fd8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012fdc:	f04f 0800 	mov.w	r8, #0
 8012fe0:	4640      	mov	r0, r8
 8012fe2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012fe6:	ea08 0800 	and.w	r8, r8, r0
 8012fea:	e7d2      	b.n	8012f92 <uxr_serialize_AGENT_Representation+0x3a>

08012fec <uxr_serialize_DATAWRITER_Representation>:
 8012fec:	b570      	push	{r4, r5, r6, lr}
 8012fee:	460d      	mov	r5, r1
 8012ff0:	7809      	ldrb	r1, [r1, #0]
 8012ff2:	4606      	mov	r6, r0
 8012ff4:	f7f9 fe0c 	bl	800cc10 <ucdr_serialize_uint8_t>
 8012ff8:	4604      	mov	r4, r0
 8012ffa:	b130      	cbz	r0, 801300a <uxr_serialize_DATAWRITER_Representation+0x1e>
 8012ffc:	782b      	ldrb	r3, [r5, #0]
 8012ffe:	2b02      	cmp	r3, #2
 8013000:	d00c      	beq.n	801301c <uxr_serialize_DATAWRITER_Representation+0x30>
 8013002:	2b03      	cmp	r3, #3
 8013004:	d010      	beq.n	8013028 <uxr_serialize_DATAWRITER_Representation+0x3c>
 8013006:	2b01      	cmp	r3, #1
 8013008:	d008      	beq.n	801301c <uxr_serialize_DATAWRITER_Representation+0x30>
 801300a:	2202      	movs	r2, #2
 801300c:	f505 7102 	add.w	r1, r5, #520	@ 0x208
 8013010:	4630      	mov	r0, r6
 8013012:	f7fd fee9 	bl	8010de8 <ucdr_serialize_array_uint8_t>
 8013016:	4020      	ands	r0, r4
 8013018:	b2c0      	uxtb	r0, r0
 801301a:	bd70      	pop	{r4, r5, r6, pc}
 801301c:	6869      	ldr	r1, [r5, #4]
 801301e:	4630      	mov	r0, r6
 8013020:	f006 fd48 	bl	8019ab4 <ucdr_serialize_string>
 8013024:	4604      	mov	r4, r0
 8013026:	e7f0      	b.n	801300a <uxr_serialize_DATAWRITER_Representation+0x1e>
 8013028:	4629      	mov	r1, r5
 801302a:	4630      	mov	r0, r6
 801302c:	f851 2f04 	ldr.w	r2, [r1, #4]!
 8013030:	3104      	adds	r1, #4
 8013032:	f7fe f879 	bl	8011128 <ucdr_serialize_sequence_uint8_t>
 8013036:	4604      	mov	r4, r0
 8013038:	e7e7      	b.n	801300a <uxr_serialize_DATAWRITER_Representation+0x1e>
 801303a:	bf00      	nop

0801303c <uxr_serialize_ObjectVariant.part.0>:
 801303c:	b570      	push	{r4, r5, r6, lr}
 801303e:	780b      	ldrb	r3, [r1, #0]
 8013040:	3b01      	subs	r3, #1
 8013042:	460c      	mov	r4, r1
 8013044:	4605      	mov	r5, r0
 8013046:	2b0d      	cmp	r3, #13
 8013048:	d816      	bhi.n	8013078 <uxr_serialize_ObjectVariant.part.0+0x3c>
 801304a:	e8df f003 	tbb	[pc, r3]
 801304e:	0733      	.short	0x0733
 8013050:	07071717 	.word	0x07071717
 8013054:	0c150707 	.word	0x0c150707
 8013058:	4c510c0c 	.word	0x4c510c0c
 801305c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8013060:	3104      	adds	r1, #4
 8013062:	f7ff bfc3 	b.w	8012fec <uxr_serialize_DATAWRITER_Representation>
 8013066:	7909      	ldrb	r1, [r1, #4]
 8013068:	f7f9 fdd2 	bl	800cc10 <ucdr_serialize_uint8_t>
 801306c:	b300      	cbz	r0, 80130b0 <uxr_serialize_ObjectVariant.part.0+0x74>
 801306e:	7923      	ldrb	r3, [r4, #4]
 8013070:	2b01      	cmp	r3, #1
 8013072:	d042      	beq.n	80130fa <uxr_serialize_ObjectVariant.part.0+0xbe>
 8013074:	2b02      	cmp	r3, #2
 8013076:	d040      	beq.n	80130fa <uxr_serialize_ObjectVariant.part.0+0xbe>
 8013078:	2001      	movs	r0, #1
 801307a:	bd70      	pop	{r4, r5, r6, pc}
 801307c:	7909      	ldrb	r1, [r1, #4]
 801307e:	f7f9 fdc7 	bl	800cc10 <ucdr_serialize_uint8_t>
 8013082:	4606      	mov	r6, r0
 8013084:	b158      	cbz	r0, 801309e <uxr_serialize_ObjectVariant.part.0+0x62>
 8013086:	7923      	ldrb	r3, [r4, #4]
 8013088:	2b02      	cmp	r3, #2
 801308a:	d03c      	beq.n	8013106 <uxr_serialize_ObjectVariant.part.0+0xca>
 801308c:	2b03      	cmp	r3, #3
 801308e:	d106      	bne.n	801309e <uxr_serialize_ObjectVariant.part.0+0x62>
 8013090:	68a2      	ldr	r2, [r4, #8]
 8013092:	f104 010c 	add.w	r1, r4, #12
 8013096:	4628      	mov	r0, r5
 8013098:	f7fe f846 	bl	8011128 <ucdr_serialize_sequence_uint8_t>
 801309c:	4606      	mov	r6, r0
 801309e:	2202      	movs	r2, #2
 80130a0:	f504 7103 	add.w	r1, r4, #524	@ 0x20c
 80130a4:	4628      	mov	r0, r5
 80130a6:	f7fd fe9f 	bl	8010de8 <ucdr_serialize_array_uint8_t>
 80130aa:	4030      	ands	r0, r6
 80130ac:	b2c0      	uxtb	r0, r0
 80130ae:	bd70      	pop	{r4, r5, r6, pc}
 80130b0:	2000      	movs	r0, #0
 80130b2:	bd70      	pop	{r4, r5, r6, pc}
 80130b4:	7909      	ldrb	r1, [r1, #4]
 80130b6:	f7f9 fdab 	bl	800cc10 <ucdr_serialize_uint8_t>
 80130ba:	4606      	mov	r6, r0
 80130bc:	b158      	cbz	r0, 80130d6 <uxr_serialize_ObjectVariant.part.0+0x9a>
 80130be:	7923      	ldrb	r3, [r4, #4]
 80130c0:	2b02      	cmp	r3, #2
 80130c2:	d003      	beq.n	80130cc <uxr_serialize_ObjectVariant.part.0+0x90>
 80130c4:	2b03      	cmp	r3, #3
 80130c6:	d024      	beq.n	8013112 <uxr_serialize_ObjectVariant.part.0+0xd6>
 80130c8:	2b01      	cmp	r3, #1
 80130ca:	d104      	bne.n	80130d6 <uxr_serialize_ObjectVariant.part.0+0x9a>
 80130cc:	68a1      	ldr	r1, [r4, #8]
 80130ce:	4628      	mov	r0, r5
 80130d0:	f006 fcf0 	bl	8019ab4 <ucdr_serialize_string>
 80130d4:	4606      	mov	r6, r0
 80130d6:	f9b4 120c 	ldrsh.w	r1, [r4, #524]	@ 0x20c
 80130da:	4628      	mov	r0, r5
 80130dc:	f7fa fac0 	bl	800d660 <ucdr_serialize_int16_t>
 80130e0:	4030      	ands	r0, r6
 80130e2:	b2c0      	uxtb	r0, r0
 80130e4:	bd70      	pop	{r4, r5, r6, pc}
 80130e6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80130ea:	3104      	adds	r1, #4
 80130ec:	f7ff be76 	b.w	8012ddc <uxr_serialize_CLIENT_Representation>
 80130f0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80130f4:	3104      	adds	r1, #4
 80130f6:	f7ff bf2f 	b.w	8012f58 <uxr_serialize_AGENT_Representation>
 80130fa:	68a1      	ldr	r1, [r4, #8]
 80130fc:	4628      	mov	r0, r5
 80130fe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8013102:	f006 bcd7 	b.w	8019ab4 <ucdr_serialize_string>
 8013106:	68a1      	ldr	r1, [r4, #8]
 8013108:	4628      	mov	r0, r5
 801310a:	f006 fcd3 	bl	8019ab4 <ucdr_serialize_string>
 801310e:	4606      	mov	r6, r0
 8013110:	e7c5      	b.n	801309e <uxr_serialize_ObjectVariant.part.0+0x62>
 8013112:	68a2      	ldr	r2, [r4, #8]
 8013114:	f104 010c 	add.w	r1, r4, #12
 8013118:	4628      	mov	r0, r5
 801311a:	f7fe f805 	bl	8011128 <ucdr_serialize_sequence_uint8_t>
 801311e:	4606      	mov	r6, r0
 8013120:	e7d9      	b.n	80130d6 <uxr_serialize_ObjectVariant.part.0+0x9a>
 8013122:	bf00      	nop

08013124 <uxr_deserialize_DATAWRITER_Representation>:
 8013124:	b570      	push	{r4, r5, r6, lr}
 8013126:	4606      	mov	r6, r0
 8013128:	460d      	mov	r5, r1
 801312a:	f7f9 fd87 	bl	800cc3c <ucdr_deserialize_uint8_t>
 801312e:	4604      	mov	r4, r0
 8013130:	b130      	cbz	r0, 8013140 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 8013132:	782b      	ldrb	r3, [r5, #0]
 8013134:	2b02      	cmp	r3, #2
 8013136:	d00c      	beq.n	8013152 <uxr_deserialize_DATAWRITER_Representation+0x2e>
 8013138:	2b03      	cmp	r3, #3
 801313a:	d012      	beq.n	8013162 <uxr_deserialize_DATAWRITER_Representation+0x3e>
 801313c:	2b01      	cmp	r3, #1
 801313e:	d008      	beq.n	8013152 <uxr_deserialize_DATAWRITER_Representation+0x2e>
 8013140:	2202      	movs	r2, #2
 8013142:	f505 7102 	add.w	r1, r5, #520	@ 0x208
 8013146:	4630      	mov	r0, r6
 8013148:	f7fd feb2 	bl	8010eb0 <ucdr_deserialize_array_uint8_t>
 801314c:	4020      	ands	r0, r4
 801314e:	b2c0      	uxtb	r0, r0
 8013150:	bd70      	pop	{r4, r5, r6, pc}
 8013152:	6869      	ldr	r1, [r5, #4]
 8013154:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013158:	4630      	mov	r0, r6
 801315a:	f006 fcb9 	bl	8019ad0 <ucdr_deserialize_string>
 801315e:	4604      	mov	r4, r0
 8013160:	e7ee      	b.n	8013140 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 8013162:	1d2b      	adds	r3, r5, #4
 8013164:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013168:	f105 0108 	add.w	r1, r5, #8
 801316c:	4630      	mov	r0, r6
 801316e:	f7fd ffed 	bl	801114c <ucdr_deserialize_sequence_uint8_t>
 8013172:	4604      	mov	r4, r0
 8013174:	e7e4      	b.n	8013140 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 8013176:	bf00      	nop

08013178 <uxr_serialize_OBJK_DomainParticipant_Binary>:
 8013178:	b570      	push	{r4, r5, r6, lr}
 801317a:	460d      	mov	r5, r1
 801317c:	7809      	ldrb	r1, [r1, #0]
 801317e:	4606      	mov	r6, r0
 8013180:	f7f9 fd18 	bl	800cbb4 <ucdr_serialize_bool>
 8013184:	782b      	ldrb	r3, [r5, #0]
 8013186:	4604      	mov	r4, r0
 8013188:	b94b      	cbnz	r3, 801319e <uxr_serialize_OBJK_DomainParticipant_Binary+0x26>
 801318a:	7a29      	ldrb	r1, [r5, #8]
 801318c:	4630      	mov	r0, r6
 801318e:	f7f9 fd11 	bl	800cbb4 <ucdr_serialize_bool>
 8013192:	7a2b      	ldrb	r3, [r5, #8]
 8013194:	4004      	ands	r4, r0
 8013196:	b2e4      	uxtb	r4, r4
 8013198:	b943      	cbnz	r3, 80131ac <uxr_serialize_OBJK_DomainParticipant_Binary+0x34>
 801319a:	4620      	mov	r0, r4
 801319c:	bd70      	pop	{r4, r5, r6, pc}
 801319e:	6869      	ldr	r1, [r5, #4]
 80131a0:	4630      	mov	r0, r6
 80131a2:	f006 fc87 	bl	8019ab4 <ucdr_serialize_string>
 80131a6:	4004      	ands	r4, r0
 80131a8:	b2e4      	uxtb	r4, r4
 80131aa:	e7ee      	b.n	801318a <uxr_serialize_OBJK_DomainParticipant_Binary+0x12>
 80131ac:	68e9      	ldr	r1, [r5, #12]
 80131ae:	4630      	mov	r0, r6
 80131b0:	f006 fc80 	bl	8019ab4 <ucdr_serialize_string>
 80131b4:	4004      	ands	r4, r0
 80131b6:	4620      	mov	r0, r4
 80131b8:	bd70      	pop	{r4, r5, r6, pc}
 80131ba:	bf00      	nop

080131bc <uxr_serialize_OBJK_Topic_Binary>:
 80131bc:	b570      	push	{r4, r5, r6, lr}
 80131be:	460d      	mov	r5, r1
 80131c0:	6809      	ldr	r1, [r1, #0]
 80131c2:	4606      	mov	r6, r0
 80131c4:	f006 fc76 	bl	8019ab4 <ucdr_serialize_string>
 80131c8:	7929      	ldrb	r1, [r5, #4]
 80131ca:	4604      	mov	r4, r0
 80131cc:	4630      	mov	r0, r6
 80131ce:	f7f9 fcf1 	bl	800cbb4 <ucdr_serialize_bool>
 80131d2:	792b      	ldrb	r3, [r5, #4]
 80131d4:	4004      	ands	r4, r0
 80131d6:	b2e4      	uxtb	r4, r4
 80131d8:	b943      	cbnz	r3, 80131ec <uxr_serialize_OBJK_Topic_Binary+0x30>
 80131da:	7b29      	ldrb	r1, [r5, #12]
 80131dc:	4630      	mov	r0, r6
 80131de:	f7f9 fce9 	bl	800cbb4 <ucdr_serialize_bool>
 80131e2:	7b2b      	ldrb	r3, [r5, #12]
 80131e4:	4004      	ands	r4, r0
 80131e6:	b93b      	cbnz	r3, 80131f8 <uxr_serialize_OBJK_Topic_Binary+0x3c>
 80131e8:	4620      	mov	r0, r4
 80131ea:	bd70      	pop	{r4, r5, r6, pc}
 80131ec:	68a9      	ldr	r1, [r5, #8]
 80131ee:	4630      	mov	r0, r6
 80131f0:	f006 fc60 	bl	8019ab4 <ucdr_serialize_string>
 80131f4:	4004      	ands	r4, r0
 80131f6:	e7f0      	b.n	80131da <uxr_serialize_OBJK_Topic_Binary+0x1e>
 80131f8:	6929      	ldr	r1, [r5, #16]
 80131fa:	4630      	mov	r0, r6
 80131fc:	f006 fc5a 	bl	8019ab4 <ucdr_serialize_string>
 8013200:	4004      	ands	r4, r0
 8013202:	b2e4      	uxtb	r4, r4
 8013204:	4620      	mov	r0, r4
 8013206:	bd70      	pop	{r4, r5, r6, pc}

08013208 <uxr_serialize_OBJK_Publisher_Binary_Qos>:
 8013208:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801320c:	460c      	mov	r4, r1
 801320e:	7809      	ldrb	r1, [r1, #0]
 8013210:	4606      	mov	r6, r0
 8013212:	f7f9 fccf 	bl	800cbb4 <ucdr_serialize_bool>
 8013216:	7823      	ldrb	r3, [r4, #0]
 8013218:	4605      	mov	r5, r0
 801321a:	b96b      	cbnz	r3, 8013238 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x30>
 801321c:	f894 1028 	ldrb.w	r1, [r4, #40]	@ 0x28
 8013220:	4630      	mov	r0, r6
 8013222:	f7f9 fcc7 	bl	800cbb4 <ucdr_serialize_bool>
 8013226:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 801322a:	4005      	ands	r5, r0
 801322c:	b2ed      	uxtb	r5, r5
 801322e:	2b00      	cmp	r3, #0
 8013230:	d16a      	bne.n	8013308 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x100>
 8013232:	4628      	mov	r0, r5
 8013234:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013238:	6861      	ldr	r1, [r4, #4]
 801323a:	4630      	mov	r0, r6
 801323c:	f7f9 ff04 	bl	800d048 <ucdr_serialize_uint32_t>
 8013240:	6863      	ldr	r3, [r4, #4]
 8013242:	2b00      	cmp	r3, #0
 8013244:	d06c      	beq.n	8013320 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x118>
 8013246:	2800      	cmp	r0, #0
 8013248:	d068      	beq.n	801331c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 801324a:	68a1      	ldr	r1, [r4, #8]
 801324c:	4630      	mov	r0, r6
 801324e:	f006 fc31 	bl	8019ab4 <ucdr_serialize_string>
 8013252:	6862      	ldr	r2, [r4, #4]
 8013254:	2a01      	cmp	r2, #1
 8013256:	d953      	bls.n	8013300 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8013258:	2800      	cmp	r0, #0
 801325a:	d05f      	beq.n	801331c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 801325c:	68e1      	ldr	r1, [r4, #12]
 801325e:	4630      	mov	r0, r6
 8013260:	f006 fc28 	bl	8019ab4 <ucdr_serialize_string>
 8013264:	6862      	ldr	r2, [r4, #4]
 8013266:	2a02      	cmp	r2, #2
 8013268:	d94a      	bls.n	8013300 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 801326a:	2800      	cmp	r0, #0
 801326c:	d056      	beq.n	801331c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 801326e:	6921      	ldr	r1, [r4, #16]
 8013270:	4630      	mov	r0, r6
 8013272:	f006 fc1f 	bl	8019ab4 <ucdr_serialize_string>
 8013276:	6862      	ldr	r2, [r4, #4]
 8013278:	2a03      	cmp	r2, #3
 801327a:	d941      	bls.n	8013300 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 801327c:	2800      	cmp	r0, #0
 801327e:	d04d      	beq.n	801331c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 8013280:	6961      	ldr	r1, [r4, #20]
 8013282:	4630      	mov	r0, r6
 8013284:	f006 fc16 	bl	8019ab4 <ucdr_serialize_string>
 8013288:	6862      	ldr	r2, [r4, #4]
 801328a:	2a04      	cmp	r2, #4
 801328c:	d938      	bls.n	8013300 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 801328e:	2800      	cmp	r0, #0
 8013290:	d044      	beq.n	801331c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 8013292:	69a1      	ldr	r1, [r4, #24]
 8013294:	4630      	mov	r0, r6
 8013296:	f006 fc0d 	bl	8019ab4 <ucdr_serialize_string>
 801329a:	6862      	ldr	r2, [r4, #4]
 801329c:	2a05      	cmp	r2, #5
 801329e:	d92f      	bls.n	8013300 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 80132a0:	2800      	cmp	r0, #0
 80132a2:	d03b      	beq.n	801331c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 80132a4:	69e1      	ldr	r1, [r4, #28]
 80132a6:	4630      	mov	r0, r6
 80132a8:	f006 fc04 	bl	8019ab4 <ucdr_serialize_string>
 80132ac:	6862      	ldr	r2, [r4, #4]
 80132ae:	2a06      	cmp	r2, #6
 80132b0:	d926      	bls.n	8013300 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 80132b2:	b398      	cbz	r0, 801331c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 80132b4:	6a21      	ldr	r1, [r4, #32]
 80132b6:	4630      	mov	r0, r6
 80132b8:	f006 fbfc 	bl	8019ab4 <ucdr_serialize_string>
 80132bc:	6862      	ldr	r2, [r4, #4]
 80132be:	2a07      	cmp	r2, #7
 80132c0:	d91e      	bls.n	8013300 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 80132c2:	b358      	cbz	r0, 801331c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 80132c4:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80132c6:	4630      	mov	r0, r6
 80132c8:	f006 fbf4 	bl	8019ab4 <ucdr_serialize_string>
 80132cc:	6862      	ldr	r2, [r4, #4]
 80132ce:	2a08      	cmp	r2, #8
 80132d0:	d916      	bls.n	8013300 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 80132d2:	b318      	cbz	r0, 801331c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 80132d4:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 80132d6:	4630      	mov	r0, r6
 80132d8:	f006 fbec 	bl	8019ab4 <ucdr_serialize_string>
 80132dc:	6862      	ldr	r2, [r4, #4]
 80132de:	2a09      	cmp	r2, #9
 80132e0:	d90e      	bls.n	8013300 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 80132e2:	b1d8      	cbz	r0, 801331c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 80132e4:	f104 0828 	add.w	r8, r4, #40	@ 0x28
 80132e8:	2709      	movs	r7, #9
 80132ea:	e000      	b.n	80132ee <uxr_serialize_OBJK_Publisher_Binary_Qos+0xe6>
 80132ec:	b1b0      	cbz	r0, 801331c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 80132ee:	f858 1f04 	ldr.w	r1, [r8, #4]!
 80132f2:	4630      	mov	r0, r6
 80132f4:	f006 fbde 	bl	8019ab4 <ucdr_serialize_string>
 80132f8:	6862      	ldr	r2, [r4, #4]
 80132fa:	3701      	adds	r7, #1
 80132fc:	4297      	cmp	r7, r2
 80132fe:	d3f5      	bcc.n	80132ec <uxr_serialize_OBJK_Publisher_Binary_Qos+0xe4>
 8013300:	ea05 0300 	and.w	r3, r5, r0
 8013304:	b2dd      	uxtb	r5, r3
 8013306:	e789      	b.n	801321c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 8013308:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 801330a:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 801330e:	4630      	mov	r0, r6
 8013310:	f7fd ff0a 	bl	8011128 <ucdr_serialize_sequence_uint8_t>
 8013314:	4005      	ands	r5, r0
 8013316:	4628      	mov	r0, r5
 8013318:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801331c:	2500      	movs	r5, #0
 801331e:	e77d      	b.n	801321c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 8013320:	4028      	ands	r0, r5
 8013322:	b2c5      	uxtb	r5, r0
 8013324:	e77a      	b.n	801321c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 8013326:	bf00      	nop

08013328 <uxr_serialize_OBJK_Publisher_Binary>:
 8013328:	b570      	push	{r4, r5, r6, lr}
 801332a:	460d      	mov	r5, r1
 801332c:	7809      	ldrb	r1, [r1, #0]
 801332e:	4606      	mov	r6, r0
 8013330:	f7f9 fc40 	bl	800cbb4 <ucdr_serialize_bool>
 8013334:	782b      	ldrb	r3, [r5, #0]
 8013336:	4604      	mov	r4, r0
 8013338:	b94b      	cbnz	r3, 801334e <uxr_serialize_OBJK_Publisher_Binary+0x26>
 801333a:	7a29      	ldrb	r1, [r5, #8]
 801333c:	4630      	mov	r0, r6
 801333e:	f7f9 fc39 	bl	800cbb4 <ucdr_serialize_bool>
 8013342:	7a2b      	ldrb	r3, [r5, #8]
 8013344:	4004      	ands	r4, r0
 8013346:	b2e4      	uxtb	r4, r4
 8013348:	b943      	cbnz	r3, 801335c <uxr_serialize_OBJK_Publisher_Binary+0x34>
 801334a:	4620      	mov	r0, r4
 801334c:	bd70      	pop	{r4, r5, r6, pc}
 801334e:	6869      	ldr	r1, [r5, #4]
 8013350:	4630      	mov	r0, r6
 8013352:	f006 fbaf 	bl	8019ab4 <ucdr_serialize_string>
 8013356:	4004      	ands	r4, r0
 8013358:	b2e4      	uxtb	r4, r4
 801335a:	e7ee      	b.n	801333a <uxr_serialize_OBJK_Publisher_Binary+0x12>
 801335c:	f105 010c 	add.w	r1, r5, #12
 8013360:	4630      	mov	r0, r6
 8013362:	f7ff ff51 	bl	8013208 <uxr_serialize_OBJK_Publisher_Binary_Qos>
 8013366:	4004      	ands	r4, r0
 8013368:	4620      	mov	r0, r4
 801336a:	bd70      	pop	{r4, r5, r6, pc}

0801336c <uxr_serialize_OBJK_Subscriber_Binary_Qos>:
 801336c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013370:	460c      	mov	r4, r1
 8013372:	7809      	ldrb	r1, [r1, #0]
 8013374:	4606      	mov	r6, r0
 8013376:	f7f9 fc1d 	bl	800cbb4 <ucdr_serialize_bool>
 801337a:	7823      	ldrb	r3, [r4, #0]
 801337c:	4605      	mov	r5, r0
 801337e:	b96b      	cbnz	r3, 801339c <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x30>
 8013380:	f894 1028 	ldrb.w	r1, [r4, #40]	@ 0x28
 8013384:	4630      	mov	r0, r6
 8013386:	f7f9 fc15 	bl	800cbb4 <ucdr_serialize_bool>
 801338a:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 801338e:	4005      	ands	r5, r0
 8013390:	b2ed      	uxtb	r5, r5
 8013392:	2b00      	cmp	r3, #0
 8013394:	d16a      	bne.n	801346c <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x100>
 8013396:	4628      	mov	r0, r5
 8013398:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801339c:	6861      	ldr	r1, [r4, #4]
 801339e:	4630      	mov	r0, r6
 80133a0:	f7f9 fe52 	bl	800d048 <ucdr_serialize_uint32_t>
 80133a4:	6863      	ldr	r3, [r4, #4]
 80133a6:	2b00      	cmp	r3, #0
 80133a8:	d06c      	beq.n	8013484 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x118>
 80133aa:	2800      	cmp	r0, #0
 80133ac:	d068      	beq.n	8013480 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 80133ae:	68a1      	ldr	r1, [r4, #8]
 80133b0:	4630      	mov	r0, r6
 80133b2:	f006 fb7f 	bl	8019ab4 <ucdr_serialize_string>
 80133b6:	6862      	ldr	r2, [r4, #4]
 80133b8:	2a01      	cmp	r2, #1
 80133ba:	d953      	bls.n	8013464 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 80133bc:	2800      	cmp	r0, #0
 80133be:	d05f      	beq.n	8013480 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 80133c0:	68e1      	ldr	r1, [r4, #12]
 80133c2:	4630      	mov	r0, r6
 80133c4:	f006 fb76 	bl	8019ab4 <ucdr_serialize_string>
 80133c8:	6862      	ldr	r2, [r4, #4]
 80133ca:	2a02      	cmp	r2, #2
 80133cc:	d94a      	bls.n	8013464 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 80133ce:	2800      	cmp	r0, #0
 80133d0:	d056      	beq.n	8013480 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 80133d2:	6921      	ldr	r1, [r4, #16]
 80133d4:	4630      	mov	r0, r6
 80133d6:	f006 fb6d 	bl	8019ab4 <ucdr_serialize_string>
 80133da:	6862      	ldr	r2, [r4, #4]
 80133dc:	2a03      	cmp	r2, #3
 80133de:	d941      	bls.n	8013464 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 80133e0:	2800      	cmp	r0, #0
 80133e2:	d04d      	beq.n	8013480 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 80133e4:	6961      	ldr	r1, [r4, #20]
 80133e6:	4630      	mov	r0, r6
 80133e8:	f006 fb64 	bl	8019ab4 <ucdr_serialize_string>
 80133ec:	6862      	ldr	r2, [r4, #4]
 80133ee:	2a04      	cmp	r2, #4
 80133f0:	d938      	bls.n	8013464 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 80133f2:	2800      	cmp	r0, #0
 80133f4:	d044      	beq.n	8013480 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 80133f6:	69a1      	ldr	r1, [r4, #24]
 80133f8:	4630      	mov	r0, r6
 80133fa:	f006 fb5b 	bl	8019ab4 <ucdr_serialize_string>
 80133fe:	6862      	ldr	r2, [r4, #4]
 8013400:	2a05      	cmp	r2, #5
 8013402:	d92f      	bls.n	8013464 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8013404:	2800      	cmp	r0, #0
 8013406:	d03b      	beq.n	8013480 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8013408:	69e1      	ldr	r1, [r4, #28]
 801340a:	4630      	mov	r0, r6
 801340c:	f006 fb52 	bl	8019ab4 <ucdr_serialize_string>
 8013410:	6862      	ldr	r2, [r4, #4]
 8013412:	2a06      	cmp	r2, #6
 8013414:	d926      	bls.n	8013464 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8013416:	b398      	cbz	r0, 8013480 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8013418:	6a21      	ldr	r1, [r4, #32]
 801341a:	4630      	mov	r0, r6
 801341c:	f006 fb4a 	bl	8019ab4 <ucdr_serialize_string>
 8013420:	6862      	ldr	r2, [r4, #4]
 8013422:	2a07      	cmp	r2, #7
 8013424:	d91e      	bls.n	8013464 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8013426:	b358      	cbz	r0, 8013480 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8013428:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 801342a:	4630      	mov	r0, r6
 801342c:	f006 fb42 	bl	8019ab4 <ucdr_serialize_string>
 8013430:	6862      	ldr	r2, [r4, #4]
 8013432:	2a08      	cmp	r2, #8
 8013434:	d916      	bls.n	8013464 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8013436:	b318      	cbz	r0, 8013480 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8013438:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 801343a:	4630      	mov	r0, r6
 801343c:	f006 fb3a 	bl	8019ab4 <ucdr_serialize_string>
 8013440:	6862      	ldr	r2, [r4, #4]
 8013442:	2a09      	cmp	r2, #9
 8013444:	d90e      	bls.n	8013464 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8013446:	b1d8      	cbz	r0, 8013480 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8013448:	f104 0828 	add.w	r8, r4, #40	@ 0x28
 801344c:	2709      	movs	r7, #9
 801344e:	e000      	b.n	8013452 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xe6>
 8013450:	b1b0      	cbz	r0, 8013480 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8013452:	f858 1f04 	ldr.w	r1, [r8, #4]!
 8013456:	4630      	mov	r0, r6
 8013458:	f006 fb2c 	bl	8019ab4 <ucdr_serialize_string>
 801345c:	6862      	ldr	r2, [r4, #4]
 801345e:	3701      	adds	r7, #1
 8013460:	4297      	cmp	r7, r2
 8013462:	d3f5      	bcc.n	8013450 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xe4>
 8013464:	ea05 0300 	and.w	r3, r5, r0
 8013468:	b2dd      	uxtb	r5, r3
 801346a:	e789      	b.n	8013380 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 801346c:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 801346e:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 8013472:	4630      	mov	r0, r6
 8013474:	f7fd fe58 	bl	8011128 <ucdr_serialize_sequence_uint8_t>
 8013478:	4005      	ands	r5, r0
 801347a:	4628      	mov	r0, r5
 801347c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013480:	2500      	movs	r5, #0
 8013482:	e77d      	b.n	8013380 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 8013484:	4028      	ands	r0, r5
 8013486:	b2c5      	uxtb	r5, r0
 8013488:	e77a      	b.n	8013380 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 801348a:	bf00      	nop

0801348c <uxr_serialize_OBJK_Subscriber_Binary>:
 801348c:	b570      	push	{r4, r5, r6, lr}
 801348e:	460d      	mov	r5, r1
 8013490:	7809      	ldrb	r1, [r1, #0]
 8013492:	4606      	mov	r6, r0
 8013494:	f7f9 fb8e 	bl	800cbb4 <ucdr_serialize_bool>
 8013498:	782b      	ldrb	r3, [r5, #0]
 801349a:	4604      	mov	r4, r0
 801349c:	b94b      	cbnz	r3, 80134b2 <uxr_serialize_OBJK_Subscriber_Binary+0x26>
 801349e:	7a29      	ldrb	r1, [r5, #8]
 80134a0:	4630      	mov	r0, r6
 80134a2:	f7f9 fb87 	bl	800cbb4 <ucdr_serialize_bool>
 80134a6:	7a2b      	ldrb	r3, [r5, #8]
 80134a8:	4004      	ands	r4, r0
 80134aa:	b2e4      	uxtb	r4, r4
 80134ac:	b943      	cbnz	r3, 80134c0 <uxr_serialize_OBJK_Subscriber_Binary+0x34>
 80134ae:	4620      	mov	r0, r4
 80134b0:	bd70      	pop	{r4, r5, r6, pc}
 80134b2:	6869      	ldr	r1, [r5, #4]
 80134b4:	4630      	mov	r0, r6
 80134b6:	f006 fafd 	bl	8019ab4 <ucdr_serialize_string>
 80134ba:	4004      	ands	r4, r0
 80134bc:	b2e4      	uxtb	r4, r4
 80134be:	e7ee      	b.n	801349e <uxr_serialize_OBJK_Subscriber_Binary+0x12>
 80134c0:	f105 010c 	add.w	r1, r5, #12
 80134c4:	4630      	mov	r0, r6
 80134c6:	f7ff ff51 	bl	801336c <uxr_serialize_OBJK_Subscriber_Binary_Qos>
 80134ca:	4004      	ands	r4, r0
 80134cc:	4620      	mov	r0, r4
 80134ce:	bd70      	pop	{r4, r5, r6, pc}

080134d0 <uxr_serialize_OBJK_Endpoint_QosBinary>:
 80134d0:	b570      	push	{r4, r5, r6, lr}
 80134d2:	460d      	mov	r5, r1
 80134d4:	8809      	ldrh	r1, [r1, #0]
 80134d6:	4606      	mov	r6, r0
 80134d8:	f7f9 fbc6 	bl	800cc68 <ucdr_serialize_uint16_t>
 80134dc:	78a9      	ldrb	r1, [r5, #2]
 80134de:	4604      	mov	r4, r0
 80134e0:	4630      	mov	r0, r6
 80134e2:	f7f9 fb67 	bl	800cbb4 <ucdr_serialize_bool>
 80134e6:	78ab      	ldrb	r3, [r5, #2]
 80134e8:	4004      	ands	r4, r0
 80134ea:	b2e4      	uxtb	r4, r4
 80134ec:	b9b3      	cbnz	r3, 801351c <uxr_serialize_OBJK_Endpoint_QosBinary+0x4c>
 80134ee:	79a9      	ldrb	r1, [r5, #6]
 80134f0:	4630      	mov	r0, r6
 80134f2:	f7f9 fb5f 	bl	800cbb4 <ucdr_serialize_bool>
 80134f6:	79ab      	ldrb	r3, [r5, #6]
 80134f8:	4004      	ands	r4, r0
 80134fa:	bb33      	cbnz	r3, 801354a <uxr_serialize_OBJK_Endpoint_QosBinary+0x7a>
 80134fc:	7b29      	ldrb	r1, [r5, #12]
 80134fe:	4630      	mov	r0, r6
 8013500:	f7f9 fb58 	bl	800cbb4 <ucdr_serialize_bool>
 8013504:	7b2b      	ldrb	r3, [r5, #12]
 8013506:	4004      	ands	r4, r0
 8013508:	b9c3      	cbnz	r3, 801353c <uxr_serialize_OBJK_Endpoint_QosBinary+0x6c>
 801350a:	7d29      	ldrb	r1, [r5, #20]
 801350c:	4630      	mov	r0, r6
 801350e:	f7f9 fb51 	bl	800cbb4 <ucdr_serialize_bool>
 8013512:	7d2b      	ldrb	r3, [r5, #20]
 8013514:	4004      	ands	r4, r0
 8013516:	b93b      	cbnz	r3, 8013528 <uxr_serialize_OBJK_Endpoint_QosBinary+0x58>
 8013518:	4620      	mov	r0, r4
 801351a:	bd70      	pop	{r4, r5, r6, pc}
 801351c:	88a9      	ldrh	r1, [r5, #4]
 801351e:	4630      	mov	r0, r6
 8013520:	f7f9 fba2 	bl	800cc68 <ucdr_serialize_uint16_t>
 8013524:	4004      	ands	r4, r0
 8013526:	e7e2      	b.n	80134ee <uxr_serialize_OBJK_Endpoint_QosBinary+0x1e>
 8013528:	69aa      	ldr	r2, [r5, #24]
 801352a:	f105 011c 	add.w	r1, r5, #28
 801352e:	4630      	mov	r0, r6
 8013530:	f7fd fdfa 	bl	8011128 <ucdr_serialize_sequence_uint8_t>
 8013534:	4004      	ands	r4, r0
 8013536:	b2e4      	uxtb	r4, r4
 8013538:	4620      	mov	r0, r4
 801353a:	bd70      	pop	{r4, r5, r6, pc}
 801353c:	6929      	ldr	r1, [r5, #16]
 801353e:	4630      	mov	r0, r6
 8013540:	f7f9 fd82 	bl	800d048 <ucdr_serialize_uint32_t>
 8013544:	4004      	ands	r4, r0
 8013546:	b2e4      	uxtb	r4, r4
 8013548:	e7df      	b.n	801350a <uxr_serialize_OBJK_Endpoint_QosBinary+0x3a>
 801354a:	68a9      	ldr	r1, [r5, #8]
 801354c:	4630      	mov	r0, r6
 801354e:	f7f9 fd7b 	bl	800d048 <ucdr_serialize_uint32_t>
 8013552:	4004      	ands	r4, r0
 8013554:	b2e4      	uxtb	r4, r4
 8013556:	e7d1      	b.n	80134fc <uxr_serialize_OBJK_Endpoint_QosBinary+0x2c>

08013558 <uxr_serialize_OBJK_DataReader_Binary>:
 8013558:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801355a:	2202      	movs	r2, #2
 801355c:	460c      	mov	r4, r1
 801355e:	4606      	mov	r6, r0
 8013560:	f7fd fc42 	bl	8010de8 <ucdr_serialize_array_uint8_t>
 8013564:	78a1      	ldrb	r1, [r4, #2]
 8013566:	4605      	mov	r5, r0
 8013568:	4630      	mov	r0, r6
 801356a:	f7f9 fb23 	bl	800cbb4 <ucdr_serialize_bool>
 801356e:	78a3      	ldrb	r3, [r4, #2]
 8013570:	4005      	ands	r5, r0
 8013572:	b2ed      	uxtb	r5, r5
 8013574:	b90b      	cbnz	r3, 801357a <uxr_serialize_OBJK_DataReader_Binary+0x22>
 8013576:	4628      	mov	r0, r5
 8013578:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801357a:	f104 0108 	add.w	r1, r4, #8
 801357e:	4630      	mov	r0, r6
 8013580:	f7ff ffa6 	bl	80134d0 <uxr_serialize_OBJK_Endpoint_QosBinary>
 8013584:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 8013588:	4607      	mov	r7, r0
 801358a:	4630      	mov	r0, r6
 801358c:	f7f9 fb12 	bl	800cbb4 <ucdr_serialize_bool>
 8013590:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 8013594:	4007      	ands	r7, r0
 8013596:	b2ff      	uxtb	r7, r7
 8013598:	b95b      	cbnz	r3, 80135b2 <uxr_serialize_OBJK_DataReader_Binary+0x5a>
 801359a:	f894 1038 	ldrb.w	r1, [r4, #56]	@ 0x38
 801359e:	4630      	mov	r0, r6
 80135a0:	f7f9 fb08 	bl	800cbb4 <ucdr_serialize_bool>
 80135a4:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
 80135a8:	4007      	ands	r7, r0
 80135aa:	b94b      	cbnz	r3, 80135c0 <uxr_serialize_OBJK_DataReader_Binary+0x68>
 80135ac:	403d      	ands	r5, r7
 80135ae:	4628      	mov	r0, r5
 80135b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80135b2:	e9d4 230c 	ldrd	r2, r3, [r4, #48]	@ 0x30
 80135b6:	4630      	mov	r0, r6
 80135b8:	f7f9 ff8a 	bl	800d4d0 <ucdr_serialize_uint64_t>
 80135bc:	4007      	ands	r7, r0
 80135be:	e7ec      	b.n	801359a <uxr_serialize_OBJK_DataReader_Binary+0x42>
 80135c0:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 80135c2:	4630      	mov	r0, r6
 80135c4:	f006 fa76 	bl	8019ab4 <ucdr_serialize_string>
 80135c8:	4007      	ands	r7, r0
 80135ca:	b2ff      	uxtb	r7, r7
 80135cc:	e7ee      	b.n	80135ac <uxr_serialize_OBJK_DataReader_Binary+0x54>
 80135ce:	bf00      	nop

080135d0 <uxr_serialize_OBJK_DataWriter_Binary>:
 80135d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80135d2:	2202      	movs	r2, #2
 80135d4:	460d      	mov	r5, r1
 80135d6:	4606      	mov	r6, r0
 80135d8:	f7fd fc06 	bl	8010de8 <ucdr_serialize_array_uint8_t>
 80135dc:	78a9      	ldrb	r1, [r5, #2]
 80135de:	4604      	mov	r4, r0
 80135e0:	4630      	mov	r0, r6
 80135e2:	f7f9 fae7 	bl	800cbb4 <ucdr_serialize_bool>
 80135e6:	78ab      	ldrb	r3, [r5, #2]
 80135e8:	4004      	ands	r4, r0
 80135ea:	b2e4      	uxtb	r4, r4
 80135ec:	b90b      	cbnz	r3, 80135f2 <uxr_serialize_OBJK_DataWriter_Binary+0x22>
 80135ee:	4620      	mov	r0, r4
 80135f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80135f2:	f105 0108 	add.w	r1, r5, #8
 80135f6:	4630      	mov	r0, r6
 80135f8:	f7ff ff6a 	bl	80134d0 <uxr_serialize_OBJK_Endpoint_QosBinary>
 80135fc:	f895 102c 	ldrb.w	r1, [r5, #44]	@ 0x2c
 8013600:	4607      	mov	r7, r0
 8013602:	4630      	mov	r0, r6
 8013604:	f7f9 fad6 	bl	800cbb4 <ucdr_serialize_bool>
 8013608:	f895 302c 	ldrb.w	r3, [r5, #44]	@ 0x2c
 801360c:	4007      	ands	r7, r0
 801360e:	b2ff      	uxtb	r7, r7
 8013610:	b913      	cbnz	r3, 8013618 <uxr_serialize_OBJK_DataWriter_Binary+0x48>
 8013612:	403c      	ands	r4, r7
 8013614:	4620      	mov	r0, r4
 8013616:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013618:	e9d5 230c 	ldrd	r2, r3, [r5, #48]	@ 0x30
 801361c:	4630      	mov	r0, r6
 801361e:	f7f9 ff57 	bl	800d4d0 <ucdr_serialize_uint64_t>
 8013622:	4007      	ands	r7, r0
 8013624:	e7f5      	b.n	8013612 <uxr_serialize_OBJK_DataWriter_Binary+0x42>
 8013626:	bf00      	nop

08013628 <uxr_deserialize_ObjectVariant>:
 8013628:	b570      	push	{r4, r5, r6, lr}
 801362a:	4605      	mov	r5, r0
 801362c:	460e      	mov	r6, r1
 801362e:	f7f9 fb05 	bl	800cc3c <ucdr_deserialize_uint8_t>
 8013632:	b168      	cbz	r0, 8013650 <uxr_deserialize_ObjectVariant+0x28>
 8013634:	7833      	ldrb	r3, [r6, #0]
 8013636:	3b01      	subs	r3, #1
 8013638:	4604      	mov	r4, r0
 801363a:	2b0d      	cmp	r3, #13
 801363c:	d809      	bhi.n	8013652 <uxr_deserialize_ObjectVariant+0x2a>
 801363e:	e8df f003 	tbb	[pc, r3]
 8013642:	0a64      	.short	0x0a64
 8013644:	0a0a2323 	.word	0x0a0a2323
 8013648:	10080a0a 	.word	0x10080a0a
 801364c:	5e411010 	.word	0x5e411010
 8013650:	2400      	movs	r4, #0
 8013652:	4620      	mov	r0, r4
 8013654:	bd70      	pop	{r4, r5, r6, pc}
 8013656:	1d31      	adds	r1, r6, #4
 8013658:	4628      	mov	r0, r5
 801365a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801365e:	f7ff bd61 	b.w	8013124 <uxr_deserialize_DATAWRITER_Representation>
 8013662:	1d31      	adds	r1, r6, #4
 8013664:	4628      	mov	r0, r5
 8013666:	f7f9 fae9 	bl	800cc3c <ucdr_deserialize_uint8_t>
 801366a:	2800      	cmp	r0, #0
 801366c:	d0f0      	beq.n	8013650 <uxr_deserialize_ObjectVariant+0x28>
 801366e:	7933      	ldrb	r3, [r6, #4]
 8013670:	2b01      	cmp	r3, #1
 8013672:	d001      	beq.n	8013678 <uxr_deserialize_ObjectVariant+0x50>
 8013674:	2b02      	cmp	r3, #2
 8013676:	d1ec      	bne.n	8013652 <uxr_deserialize_ObjectVariant+0x2a>
 8013678:	68b1      	ldr	r1, [r6, #8]
 801367a:	4628      	mov	r0, r5
 801367c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013680:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8013684:	f006 ba24 	b.w	8019ad0 <ucdr_deserialize_string>
 8013688:	1d31      	adds	r1, r6, #4
 801368a:	4628      	mov	r0, r5
 801368c:	f7f9 fad6 	bl	800cc3c <ucdr_deserialize_uint8_t>
 8013690:	4604      	mov	r4, r0
 8013692:	b170      	cbz	r0, 80136b2 <uxr_deserialize_ObjectVariant+0x8a>
 8013694:	7933      	ldrb	r3, [r6, #4]
 8013696:	2b02      	cmp	r3, #2
 8013698:	d053      	beq.n	8013742 <uxr_deserialize_ObjectVariant+0x11a>
 801369a:	2b03      	cmp	r3, #3
 801369c:	d109      	bne.n	80136b2 <uxr_deserialize_ObjectVariant+0x8a>
 801369e:	f106 0308 	add.w	r3, r6, #8
 80136a2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80136a6:	f106 010c 	add.w	r1, r6, #12
 80136aa:	4628      	mov	r0, r5
 80136ac:	f7fd fd4e 	bl	801114c <ucdr_deserialize_sequence_uint8_t>
 80136b0:	4604      	mov	r4, r0
 80136b2:	2202      	movs	r2, #2
 80136b4:	f506 7103 	add.w	r1, r6, #524	@ 0x20c
 80136b8:	4628      	mov	r0, r5
 80136ba:	f7fd fbf9 	bl	8010eb0 <ucdr_deserialize_array_uint8_t>
 80136be:	4004      	ands	r4, r0
 80136c0:	b2e4      	uxtb	r4, r4
 80136c2:	e7c6      	b.n	8013652 <uxr_deserialize_ObjectVariant+0x2a>
 80136c4:	2204      	movs	r2, #4
 80136c6:	18b1      	adds	r1, r6, r2
 80136c8:	4628      	mov	r0, r5
 80136ca:	f7fd fbf1 	bl	8010eb0 <ucdr_deserialize_array_uint8_t>
 80136ce:	2202      	movs	r2, #2
 80136d0:	f106 0108 	add.w	r1, r6, #8
 80136d4:	4604      	mov	r4, r0
 80136d6:	4628      	mov	r0, r5
 80136d8:	f7fd fbea 	bl	8010eb0 <ucdr_deserialize_array_uint8_t>
 80136dc:	2202      	movs	r2, #2
 80136de:	4004      	ands	r4, r0
 80136e0:	f106 010a 	add.w	r1, r6, #10
 80136e4:	4628      	mov	r0, r5
 80136e6:	f7fd fbe3 	bl	8010eb0 <ucdr_deserialize_array_uint8_t>
 80136ea:	b2e4      	uxtb	r4, r4
 80136ec:	4603      	mov	r3, r0
 80136ee:	f106 010c 	add.w	r1, r6, #12
 80136f2:	4628      	mov	r0, r5
 80136f4:	401c      	ands	r4, r3
 80136f6:	f7f9 fa73 	bl	800cbe0 <ucdr_deserialize_bool>
 80136fa:	4004      	ands	r4, r0
 80136fc:	e7a9      	b.n	8013652 <uxr_deserialize_ObjectVariant+0x2a>
 80136fe:	1d31      	adds	r1, r6, #4
 8013700:	4628      	mov	r0, r5
 8013702:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8013706:	f7ff bbc3 	b.w	8012e90 <uxr_deserialize_CLIENT_Representation>
 801370a:	1d31      	adds	r1, r6, #4
 801370c:	4628      	mov	r0, r5
 801370e:	f7f9 fa95 	bl	800cc3c <ucdr_deserialize_uint8_t>
 8013712:	4604      	mov	r4, r0
 8013714:	b168      	cbz	r0, 8013732 <uxr_deserialize_ObjectVariant+0x10a>
 8013716:	7933      	ldrb	r3, [r6, #4]
 8013718:	2b02      	cmp	r3, #2
 801371a:	d003      	beq.n	8013724 <uxr_deserialize_ObjectVariant+0xfc>
 801371c:	2b03      	cmp	r3, #3
 801371e:	d018      	beq.n	8013752 <uxr_deserialize_ObjectVariant+0x12a>
 8013720:	2b01      	cmp	r3, #1
 8013722:	d106      	bne.n	8013732 <uxr_deserialize_ObjectVariant+0x10a>
 8013724:	68b1      	ldr	r1, [r6, #8]
 8013726:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801372a:	4628      	mov	r0, r5
 801372c:	f006 f9d0 	bl	8019ad0 <ucdr_deserialize_string>
 8013730:	4604      	mov	r4, r0
 8013732:	f506 7103 	add.w	r1, r6, #524	@ 0x20c
 8013736:	4628      	mov	r0, r5
 8013738:	f7fa f81c 	bl	800d774 <ucdr_deserialize_int16_t>
 801373c:	4004      	ands	r4, r0
 801373e:	b2e4      	uxtb	r4, r4
 8013740:	e787      	b.n	8013652 <uxr_deserialize_ObjectVariant+0x2a>
 8013742:	68b1      	ldr	r1, [r6, #8]
 8013744:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013748:	4628      	mov	r0, r5
 801374a:	f006 f9c1 	bl	8019ad0 <ucdr_deserialize_string>
 801374e:	4604      	mov	r4, r0
 8013750:	e7af      	b.n	80136b2 <uxr_deserialize_ObjectVariant+0x8a>
 8013752:	f106 0308 	add.w	r3, r6, #8
 8013756:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801375a:	f106 010c 	add.w	r1, r6, #12
 801375e:	4628      	mov	r0, r5
 8013760:	f7fd fcf4 	bl	801114c <ucdr_deserialize_sequence_uint8_t>
 8013764:	4604      	mov	r4, r0
 8013766:	e7e4      	b.n	8013732 <uxr_deserialize_ObjectVariant+0x10a>

08013768 <uxr_deserialize_BaseObjectRequest>:
 8013768:	b570      	push	{r4, r5, r6, lr}
 801376a:	2202      	movs	r2, #2
 801376c:	4605      	mov	r5, r0
 801376e:	460e      	mov	r6, r1
 8013770:	f7fd fb9e 	bl	8010eb0 <ucdr_deserialize_array_uint8_t>
 8013774:	2202      	movs	r2, #2
 8013776:	4604      	mov	r4, r0
 8013778:	18b1      	adds	r1, r6, r2
 801377a:	4628      	mov	r0, r5
 801377c:	f7fd fb98 	bl	8010eb0 <ucdr_deserialize_array_uint8_t>
 8013780:	4020      	ands	r0, r4
 8013782:	b2c0      	uxtb	r0, r0
 8013784:	bd70      	pop	{r4, r5, r6, pc}
 8013786:	bf00      	nop

08013788 <uxr_serialize_ActivityInfoVariant>:
 8013788:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801378c:	460d      	mov	r5, r1
 801378e:	7809      	ldrb	r1, [r1, #0]
 8013790:	4606      	mov	r6, r0
 8013792:	f7f9 fa3d 	bl	800cc10 <ucdr_serialize_uint8_t>
 8013796:	b130      	cbz	r0, 80137a6 <uxr_serialize_ActivityInfoVariant+0x1e>
 8013798:	782b      	ldrb	r3, [r5, #0]
 801379a:	2b06      	cmp	r3, #6
 801379c:	d014      	beq.n	80137c8 <uxr_serialize_ActivityInfoVariant+0x40>
 801379e:	2b0d      	cmp	r3, #13
 80137a0:	d019      	beq.n	80137d6 <uxr_serialize_ActivityInfoVariant+0x4e>
 80137a2:	2b05      	cmp	r3, #5
 80137a4:	d001      	beq.n	80137aa <uxr_serialize_ActivityInfoVariant+0x22>
 80137a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80137aa:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 80137ae:	4630      	mov	r0, r6
 80137b0:	f7f9 ff56 	bl	800d660 <ucdr_serialize_int16_t>
 80137b4:	e9d5 2304 	ldrd	r2, r3, [r5, #16]
 80137b8:	4604      	mov	r4, r0
 80137ba:	4630      	mov	r0, r6
 80137bc:	f7f9 fe88 	bl	800d4d0 <ucdr_serialize_uint64_t>
 80137c0:	4020      	ands	r0, r4
 80137c2:	b2c0      	uxtb	r0, r0
 80137c4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80137c8:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 80137cc:	4630      	mov	r0, r6
 80137ce:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80137d2:	f7f9 bf45 	b.w	800d660 <ucdr_serialize_int16_t>
 80137d6:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 80137da:	4630      	mov	r0, r6
 80137dc:	f7f9 ff40 	bl	800d660 <ucdr_serialize_int16_t>
 80137e0:	68e9      	ldr	r1, [r5, #12]
 80137e2:	4681      	mov	r9, r0
 80137e4:	4630      	mov	r0, r6
 80137e6:	f7f9 fc2f 	bl	800d048 <ucdr_serialize_uint32_t>
 80137ea:	68eb      	ldr	r3, [r5, #12]
 80137ec:	2b00      	cmp	r3, #0
 80137ee:	d051      	beq.n	8013894 <uxr_serialize_ActivityInfoVariant+0x10c>
 80137f0:	b1e8      	cbz	r0, 801382e <uxr_serialize_ActivityInfoVariant+0xa6>
 80137f2:	f105 0714 	add.w	r7, r5, #20
 80137f6:	f04f 0800 	mov.w	r8, #0
 80137fa:	f817 1c04 	ldrb.w	r1, [r7, #-4]
 80137fe:	4630      	mov	r0, r6
 8013800:	f7f9 fa06 	bl	800cc10 <ucdr_serialize_uint8_t>
 8013804:	b198      	cbz	r0, 801382e <uxr_serialize_ActivityInfoVariant+0xa6>
 8013806:	f817 3c04 	ldrb.w	r3, [r7, #-4]
 801380a:	2b03      	cmp	r3, #3
 801380c:	d839      	bhi.n	8013882 <uxr_serialize_ActivityInfoVariant+0xfa>
 801380e:	e8df f003 	tbb	[pc, r3]
 8013812:	1e2b      	.short	0x1e2b
 8013814:	0211      	.short	0x0211
 8013816:	6839      	ldr	r1, [r7, #0]
 8013818:	4630      	mov	r0, r6
 801381a:	f006 f94b 	bl	8019ab4 <ucdr_serialize_string>
 801381e:	68eb      	ldr	r3, [r5, #12]
 8013820:	f108 0801 	add.w	r8, r8, #1
 8013824:	4598      	cmp	r8, r3
 8013826:	d231      	bcs.n	801388c <uxr_serialize_ActivityInfoVariant+0x104>
 8013828:	3718      	adds	r7, #24
 801382a:	2800      	cmp	r0, #0
 801382c:	d1e5      	bne.n	80137fa <uxr_serialize_ActivityInfoVariant+0x72>
 801382e:	2000      	movs	r0, #0
 8013830:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013834:	2210      	movs	r2, #16
 8013836:	4639      	mov	r1, r7
 8013838:	4630      	mov	r0, r6
 801383a:	f7fd fad5 	bl	8010de8 <ucdr_serialize_array_uint8_t>
 801383e:	6939      	ldr	r1, [r7, #16]
 8013840:	4604      	mov	r4, r0
 8013842:	4630      	mov	r0, r6
 8013844:	f7f9 fc00 	bl	800d048 <ucdr_serialize_uint32_t>
 8013848:	4020      	ands	r0, r4
 801384a:	b2c0      	uxtb	r0, r0
 801384c:	e7e7      	b.n	801381e <uxr_serialize_ActivityInfoVariant+0x96>
 801384e:	2204      	movs	r2, #4
 8013850:	4639      	mov	r1, r7
 8013852:	4630      	mov	r0, r6
 8013854:	f7fd fac8 	bl	8010de8 <ucdr_serialize_array_uint8_t>
 8013858:	88b9      	ldrh	r1, [r7, #4]
 801385a:	4604      	mov	r4, r0
 801385c:	4630      	mov	r0, r6
 801385e:	f7f9 fa03 	bl	800cc68 <ucdr_serialize_uint16_t>
 8013862:	4020      	ands	r0, r4
 8013864:	b2c0      	uxtb	r0, r0
 8013866:	e7da      	b.n	801381e <uxr_serialize_ActivityInfoVariant+0x96>
 8013868:	2202      	movs	r2, #2
 801386a:	4639      	mov	r1, r7
 801386c:	4630      	mov	r0, r6
 801386e:	f7fd fabb 	bl	8010de8 <ucdr_serialize_array_uint8_t>
 8013872:	78b9      	ldrb	r1, [r7, #2]
 8013874:	4604      	mov	r4, r0
 8013876:	4630      	mov	r0, r6
 8013878:	f7f9 f9ca 	bl	800cc10 <ucdr_serialize_uint8_t>
 801387c:	4020      	ands	r0, r4
 801387e:	b2c0      	uxtb	r0, r0
 8013880:	e7cd      	b.n	801381e <uxr_serialize_ActivityInfoVariant+0x96>
 8013882:	68eb      	ldr	r3, [r5, #12]
 8013884:	f108 0801 	add.w	r8, r8, #1
 8013888:	4598      	cmp	r8, r3
 801388a:	d308      	bcc.n	801389e <uxr_serialize_ActivityInfoVariant+0x116>
 801388c:	ea09 0000 	and.w	r0, r9, r0
 8013890:	b2c0      	uxtb	r0, r0
 8013892:	e788      	b.n	80137a6 <uxr_serialize_ActivityInfoVariant+0x1e>
 8013894:	ea09 0900 	and.w	r9, r9, r0
 8013898:	fa5f f089 	uxtb.w	r0, r9
 801389c:	e783      	b.n	80137a6 <uxr_serialize_ActivityInfoVariant+0x1e>
 801389e:	3718      	adds	r7, #24
 80138a0:	e7ab      	b.n	80137fa <uxr_serialize_ActivityInfoVariant+0x72>
 80138a2:	bf00      	nop

080138a4 <uxr_deserialize_BaseObjectReply>:
 80138a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80138a8:	2202      	movs	r2, #2
 80138aa:	4606      	mov	r6, r0
 80138ac:	460f      	mov	r7, r1
 80138ae:	f7fd faff 	bl	8010eb0 <ucdr_deserialize_array_uint8_t>
 80138b2:	2202      	movs	r2, #2
 80138b4:	18b9      	adds	r1, r7, r2
 80138b6:	4605      	mov	r5, r0
 80138b8:	4630      	mov	r0, r6
 80138ba:	f7fd faf9 	bl	8010eb0 <ucdr_deserialize_array_uint8_t>
 80138be:	1d39      	adds	r1, r7, #4
 80138c0:	4680      	mov	r8, r0
 80138c2:	4630      	mov	r0, r6
 80138c4:	f7f9 f9ba 	bl	800cc3c <ucdr_deserialize_uint8_t>
 80138c8:	1d79      	adds	r1, r7, #5
 80138ca:	4604      	mov	r4, r0
 80138cc:	4630      	mov	r0, r6
 80138ce:	f7f9 f9b5 	bl	800cc3c <ucdr_deserialize_uint8_t>
 80138d2:	ea05 0508 	and.w	r5, r5, r8
 80138d6:	402c      	ands	r4, r5
 80138d8:	4020      	ands	r0, r4
 80138da:	b2c0      	uxtb	r0, r0
 80138dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080138e0 <uxr_serialize_ReadSpecification>:
 80138e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80138e4:	460d      	mov	r5, r1
 80138e6:	7809      	ldrb	r1, [r1, #0]
 80138e8:	4606      	mov	r6, r0
 80138ea:	f7f9 f991 	bl	800cc10 <ucdr_serialize_uint8_t>
 80138ee:	7869      	ldrb	r1, [r5, #1]
 80138f0:	4604      	mov	r4, r0
 80138f2:	4630      	mov	r0, r6
 80138f4:	f7f9 f98c 	bl	800cc10 <ucdr_serialize_uint8_t>
 80138f8:	78a9      	ldrb	r1, [r5, #2]
 80138fa:	4004      	ands	r4, r0
 80138fc:	4630      	mov	r0, r6
 80138fe:	f7f9 f959 	bl	800cbb4 <ucdr_serialize_bool>
 8013902:	78ab      	ldrb	r3, [r5, #2]
 8013904:	b2e4      	uxtb	r4, r4
 8013906:	4004      	ands	r4, r0
 8013908:	b94b      	cbnz	r3, 801391e <uxr_serialize_ReadSpecification+0x3e>
 801390a:	7a29      	ldrb	r1, [r5, #8]
 801390c:	4630      	mov	r0, r6
 801390e:	f7f9 f951 	bl	800cbb4 <ucdr_serialize_bool>
 8013912:	7a2b      	ldrb	r3, [r5, #8]
 8013914:	4004      	ands	r4, r0
 8013916:	b943      	cbnz	r3, 801392a <uxr_serialize_ReadSpecification+0x4a>
 8013918:	4620      	mov	r0, r4
 801391a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801391e:	6869      	ldr	r1, [r5, #4]
 8013920:	4630      	mov	r0, r6
 8013922:	f006 f8c7 	bl	8019ab4 <ucdr_serialize_string>
 8013926:	4004      	ands	r4, r0
 8013928:	e7ef      	b.n	801390a <uxr_serialize_ReadSpecification+0x2a>
 801392a:	8969      	ldrh	r1, [r5, #10]
 801392c:	4630      	mov	r0, r6
 801392e:	f7f9 f99b 	bl	800cc68 <ucdr_serialize_uint16_t>
 8013932:	89a9      	ldrh	r1, [r5, #12]
 8013934:	4607      	mov	r7, r0
 8013936:	4630      	mov	r0, r6
 8013938:	f7f9 f996 	bl	800cc68 <ucdr_serialize_uint16_t>
 801393c:	89e9      	ldrh	r1, [r5, #14]
 801393e:	4007      	ands	r7, r0
 8013940:	4630      	mov	r0, r6
 8013942:	f7f9 f991 	bl	800cc68 <ucdr_serialize_uint16_t>
 8013946:	8a29      	ldrh	r1, [r5, #16]
 8013948:	4680      	mov	r8, r0
 801394a:	4630      	mov	r0, r6
 801394c:	f7f9 f98c 	bl	800cc68 <ucdr_serialize_uint16_t>
 8013950:	b2ff      	uxtb	r7, r7
 8013952:	ea04 0507 	and.w	r5, r4, r7
 8013956:	ea05 0508 	and.w	r5, r5, r8
 801395a:	ea00 0405 	and.w	r4, r0, r5
 801395e:	4620      	mov	r0, r4
 8013960:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08013964 <uxr_serialize_CREATE_CLIENT_Payload>:
 8013964:	f7ff ba3a 	b.w	8012ddc <uxr_serialize_CLIENT_Representation>

08013968 <uxr_serialize_CREATE_Payload>:
 8013968:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801396a:	2202      	movs	r2, #2
 801396c:	4606      	mov	r6, r0
 801396e:	460d      	mov	r5, r1
 8013970:	f7fd fa3a 	bl	8010de8 <ucdr_serialize_array_uint8_t>
 8013974:	2202      	movs	r2, #2
 8013976:	18a9      	adds	r1, r5, r2
 8013978:	4604      	mov	r4, r0
 801397a:	4630      	mov	r0, r6
 801397c:	f7fd fa34 	bl	8010de8 <ucdr_serialize_array_uint8_t>
 8013980:	7929      	ldrb	r1, [r5, #4]
 8013982:	4607      	mov	r7, r0
 8013984:	4630      	mov	r0, r6
 8013986:	f7f9 f943 	bl	800cc10 <ucdr_serialize_uint8_t>
 801398a:	b170      	cbz	r0, 80139aa <uxr_serialize_CREATE_Payload+0x42>
 801398c:	792b      	ldrb	r3, [r5, #4]
 801398e:	403c      	ands	r4, r7
 8013990:	3b01      	subs	r3, #1
 8013992:	b2e4      	uxtb	r4, r4
 8013994:	2b0d      	cmp	r3, #13
 8013996:	d809      	bhi.n	80139ac <uxr_serialize_CREATE_Payload+0x44>
 8013998:	e8df f003 	tbb	[pc, r3]
 801399c:	23230a3e 	.word	0x23230a3e
 80139a0:	0a0a0a0a 	.word	0x0a0a0a0a
 80139a4:	12121208 	.word	0x12121208
 80139a8:	5f58      	.short	0x5f58
 80139aa:	2400      	movs	r4, #0
 80139ac:	4620      	mov	r0, r4
 80139ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80139b0:	f105 0108 	add.w	r1, r5, #8
 80139b4:	4630      	mov	r0, r6
 80139b6:	f7ff fb19 	bl	8012fec <uxr_serialize_DATAWRITER_Representation>
 80139ba:	4004      	ands	r4, r0
 80139bc:	4620      	mov	r0, r4
 80139be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80139c0:	7a29      	ldrb	r1, [r5, #8]
 80139c2:	4630      	mov	r0, r6
 80139c4:	f7f9 f924 	bl	800cc10 <ucdr_serialize_uint8_t>
 80139c8:	2800      	cmp	r0, #0
 80139ca:	d0ee      	beq.n	80139aa <uxr_serialize_CREATE_Payload+0x42>
 80139cc:	7a2b      	ldrb	r3, [r5, #8]
 80139ce:	2b01      	cmp	r3, #1
 80139d0:	d001      	beq.n	80139d6 <uxr_serialize_CREATE_Payload+0x6e>
 80139d2:	2b02      	cmp	r3, #2
 80139d4:	d1ea      	bne.n	80139ac <uxr_serialize_CREATE_Payload+0x44>
 80139d6:	68e9      	ldr	r1, [r5, #12]
 80139d8:	4630      	mov	r0, r6
 80139da:	f006 f86b 	bl	8019ab4 <ucdr_serialize_string>
 80139de:	4004      	ands	r4, r0
 80139e0:	e7e4      	b.n	80139ac <uxr_serialize_CREATE_Payload+0x44>
 80139e2:	7a29      	ldrb	r1, [r5, #8]
 80139e4:	4630      	mov	r0, r6
 80139e6:	f7f9 f913 	bl	800cc10 <ucdr_serialize_uint8_t>
 80139ea:	4607      	mov	r7, r0
 80139ec:	b158      	cbz	r0, 8013a06 <uxr_serialize_CREATE_Payload+0x9e>
 80139ee:	7a2b      	ldrb	r3, [r5, #8]
 80139f0:	2b02      	cmp	r3, #2
 80139f2:	d039      	beq.n	8013a68 <uxr_serialize_CREATE_Payload+0x100>
 80139f4:	2b03      	cmp	r3, #3
 80139f6:	d106      	bne.n	8013a06 <uxr_serialize_CREATE_Payload+0x9e>
 80139f8:	68ea      	ldr	r2, [r5, #12]
 80139fa:	f105 0110 	add.w	r1, r5, #16
 80139fe:	4630      	mov	r0, r6
 8013a00:	f7fd fb92 	bl	8011128 <ucdr_serialize_sequence_uint8_t>
 8013a04:	4607      	mov	r7, r0
 8013a06:	2202      	movs	r2, #2
 8013a08:	f505 7104 	add.w	r1, r5, #528	@ 0x210
 8013a0c:	4630      	mov	r0, r6
 8013a0e:	f7fd f9eb 	bl	8010de8 <ucdr_serialize_array_uint8_t>
 8013a12:	4038      	ands	r0, r7
 8013a14:	4004      	ands	r4, r0
 8013a16:	e7c9      	b.n	80139ac <uxr_serialize_CREATE_Payload+0x44>
 8013a18:	7a29      	ldrb	r1, [r5, #8]
 8013a1a:	4630      	mov	r0, r6
 8013a1c:	f7f9 f8f8 	bl	800cc10 <ucdr_serialize_uint8_t>
 8013a20:	4607      	mov	r7, r0
 8013a22:	b158      	cbz	r0, 8013a3c <uxr_serialize_CREATE_Payload+0xd4>
 8013a24:	7a2b      	ldrb	r3, [r5, #8]
 8013a26:	2b02      	cmp	r3, #2
 8013a28:	d003      	beq.n	8013a32 <uxr_serialize_CREATE_Payload+0xca>
 8013a2a:	2b03      	cmp	r3, #3
 8013a2c:	d022      	beq.n	8013a74 <uxr_serialize_CREATE_Payload+0x10c>
 8013a2e:	2b01      	cmp	r3, #1
 8013a30:	d104      	bne.n	8013a3c <uxr_serialize_CREATE_Payload+0xd4>
 8013a32:	68e9      	ldr	r1, [r5, #12]
 8013a34:	4630      	mov	r0, r6
 8013a36:	f006 f83d 	bl	8019ab4 <ucdr_serialize_string>
 8013a3a:	4607      	mov	r7, r0
 8013a3c:	f9b5 1210 	ldrsh.w	r1, [r5, #528]	@ 0x210
 8013a40:	4630      	mov	r0, r6
 8013a42:	f7f9 fe0d 	bl	800d660 <ucdr_serialize_int16_t>
 8013a46:	4038      	ands	r0, r7
 8013a48:	4004      	ands	r4, r0
 8013a4a:	e7af      	b.n	80139ac <uxr_serialize_CREATE_Payload+0x44>
 8013a4c:	f105 0108 	add.w	r1, r5, #8
 8013a50:	4630      	mov	r0, r6
 8013a52:	f7ff fa81 	bl	8012f58 <uxr_serialize_AGENT_Representation>
 8013a56:	4004      	ands	r4, r0
 8013a58:	e7a8      	b.n	80139ac <uxr_serialize_CREATE_Payload+0x44>
 8013a5a:	f105 0108 	add.w	r1, r5, #8
 8013a5e:	4630      	mov	r0, r6
 8013a60:	f7ff f9bc 	bl	8012ddc <uxr_serialize_CLIENT_Representation>
 8013a64:	4004      	ands	r4, r0
 8013a66:	e7a1      	b.n	80139ac <uxr_serialize_CREATE_Payload+0x44>
 8013a68:	68e9      	ldr	r1, [r5, #12]
 8013a6a:	4630      	mov	r0, r6
 8013a6c:	f006 f822 	bl	8019ab4 <ucdr_serialize_string>
 8013a70:	4607      	mov	r7, r0
 8013a72:	e7c8      	b.n	8013a06 <uxr_serialize_CREATE_Payload+0x9e>
 8013a74:	68ea      	ldr	r2, [r5, #12]
 8013a76:	f105 0110 	add.w	r1, r5, #16
 8013a7a:	4630      	mov	r0, r6
 8013a7c:	f7fd fb54 	bl	8011128 <ucdr_serialize_sequence_uint8_t>
 8013a80:	4607      	mov	r7, r0
 8013a82:	e7db      	b.n	8013a3c <uxr_serialize_CREATE_Payload+0xd4>

08013a84 <uxr_deserialize_GET_INFO_Payload>:
 8013a84:	b570      	push	{r4, r5, r6, lr}
 8013a86:	2202      	movs	r2, #2
 8013a88:	4605      	mov	r5, r0
 8013a8a:	460e      	mov	r6, r1
 8013a8c:	f7fd fa10 	bl	8010eb0 <ucdr_deserialize_array_uint8_t>
 8013a90:	2202      	movs	r2, #2
 8013a92:	18b1      	adds	r1, r6, r2
 8013a94:	4604      	mov	r4, r0
 8013a96:	4628      	mov	r0, r5
 8013a98:	f7fd fa0a 	bl	8010eb0 <ucdr_deserialize_array_uint8_t>
 8013a9c:	1d31      	adds	r1, r6, #4
 8013a9e:	4004      	ands	r4, r0
 8013aa0:	4628      	mov	r0, r5
 8013aa2:	f7f9 fbfb 	bl	800d29c <ucdr_deserialize_uint32_t>
 8013aa6:	b2e4      	uxtb	r4, r4
 8013aa8:	4020      	ands	r0, r4
 8013aaa:	bd70      	pop	{r4, r5, r6, pc}

08013aac <uxr_serialize_DELETE_Payload>:
 8013aac:	b570      	push	{r4, r5, r6, lr}
 8013aae:	2202      	movs	r2, #2
 8013ab0:	4605      	mov	r5, r0
 8013ab2:	460e      	mov	r6, r1
 8013ab4:	f7fd f998 	bl	8010de8 <ucdr_serialize_array_uint8_t>
 8013ab8:	2202      	movs	r2, #2
 8013aba:	4604      	mov	r4, r0
 8013abc:	18b1      	adds	r1, r6, r2
 8013abe:	4628      	mov	r0, r5
 8013ac0:	f7fd f992 	bl	8010de8 <ucdr_serialize_array_uint8_t>
 8013ac4:	4020      	ands	r0, r4
 8013ac6:	b2c0      	uxtb	r0, r0
 8013ac8:	bd70      	pop	{r4, r5, r6, pc}
 8013aca:	bf00      	nop

08013acc <uxr_deserialize_STATUS_AGENT_Payload>:
 8013acc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013ad0:	4605      	mov	r5, r0
 8013ad2:	460e      	mov	r6, r1
 8013ad4:	f7f9 f8b2 	bl	800cc3c <ucdr_deserialize_uint8_t>
 8013ad8:	1c71      	adds	r1, r6, #1
 8013ada:	4604      	mov	r4, r0
 8013adc:	4628      	mov	r0, r5
 8013ade:	f7f9 f8ad 	bl	800cc3c <ucdr_deserialize_uint8_t>
 8013ae2:	2204      	movs	r2, #4
 8013ae4:	18b1      	adds	r1, r6, r2
 8013ae6:	4681      	mov	r9, r0
 8013ae8:	4628      	mov	r0, r5
 8013aea:	f7fd f9e1 	bl	8010eb0 <ucdr_deserialize_array_uint8_t>
 8013aee:	f106 0108 	add.w	r1, r6, #8
 8013af2:	4680      	mov	r8, r0
 8013af4:	2202      	movs	r2, #2
 8013af6:	4628      	mov	r0, r5
 8013af8:	f7fd f9da 	bl	8010eb0 <ucdr_deserialize_array_uint8_t>
 8013afc:	2202      	movs	r2, #2
 8013afe:	f106 010a 	add.w	r1, r6, #10
 8013b02:	4607      	mov	r7, r0
 8013b04:	4628      	mov	r0, r5
 8013b06:	f7fd f9d3 	bl	8010eb0 <ucdr_deserialize_array_uint8_t>
 8013b0a:	ea04 0409 	and.w	r4, r4, r9
 8013b0e:	4603      	mov	r3, r0
 8013b10:	f106 010c 	add.w	r1, r6, #12
 8013b14:	4628      	mov	r0, r5
 8013b16:	b2e4      	uxtb	r4, r4
 8013b18:	461d      	mov	r5, r3
 8013b1a:	ea04 0408 	and.w	r4, r4, r8
 8013b1e:	f7f9 f85f 	bl	800cbe0 <ucdr_deserialize_bool>
 8013b22:	4027      	ands	r7, r4
 8013b24:	403d      	ands	r5, r7
 8013b26:	4028      	ands	r0, r5
 8013b28:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08013b2c <uxr_deserialize_STATUS_Payload>:
 8013b2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013b30:	2202      	movs	r2, #2
 8013b32:	4606      	mov	r6, r0
 8013b34:	460f      	mov	r7, r1
 8013b36:	f7fd f9bb 	bl	8010eb0 <ucdr_deserialize_array_uint8_t>
 8013b3a:	2202      	movs	r2, #2
 8013b3c:	18b9      	adds	r1, r7, r2
 8013b3e:	4605      	mov	r5, r0
 8013b40:	4630      	mov	r0, r6
 8013b42:	f7fd f9b5 	bl	8010eb0 <ucdr_deserialize_array_uint8_t>
 8013b46:	1d39      	adds	r1, r7, #4
 8013b48:	4680      	mov	r8, r0
 8013b4a:	4630      	mov	r0, r6
 8013b4c:	f7f9 f876 	bl	800cc3c <ucdr_deserialize_uint8_t>
 8013b50:	1d79      	adds	r1, r7, #5
 8013b52:	4604      	mov	r4, r0
 8013b54:	4630      	mov	r0, r6
 8013b56:	f7f9 f871 	bl	800cc3c <ucdr_deserialize_uint8_t>
 8013b5a:	ea05 0508 	and.w	r5, r5, r8
 8013b5e:	402c      	ands	r4, r5
 8013b60:	4020      	ands	r0, r4
 8013b62:	b2c0      	uxtb	r0, r0
 8013b64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08013b68 <uxr_serialize_INFO_Payload>:
 8013b68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013b6c:	2202      	movs	r2, #2
 8013b6e:	460c      	mov	r4, r1
 8013b70:	4605      	mov	r5, r0
 8013b72:	f7fd f939 	bl	8010de8 <ucdr_serialize_array_uint8_t>
 8013b76:	2202      	movs	r2, #2
 8013b78:	18a1      	adds	r1, r4, r2
 8013b7a:	4680      	mov	r8, r0
 8013b7c:	4628      	mov	r0, r5
 8013b7e:	f7fd f933 	bl	8010de8 <ucdr_serialize_array_uint8_t>
 8013b82:	7921      	ldrb	r1, [r4, #4]
 8013b84:	4607      	mov	r7, r0
 8013b86:	4628      	mov	r0, r5
 8013b88:	f7f9 f842 	bl	800cc10 <ucdr_serialize_uint8_t>
 8013b8c:	7961      	ldrb	r1, [r4, #5]
 8013b8e:	4606      	mov	r6, r0
 8013b90:	4628      	mov	r0, r5
 8013b92:	f7f9 f83d 	bl	800cc10 <ucdr_serialize_uint8_t>
 8013b96:	ea08 0807 	and.w	r8, r8, r7
 8013b9a:	ea06 0608 	and.w	r6, r6, r8
 8013b9e:	ea00 0706 	and.w	r7, r0, r6
 8013ba2:	7a21      	ldrb	r1, [r4, #8]
 8013ba4:	4628      	mov	r0, r5
 8013ba6:	f7f9 f805 	bl	800cbb4 <ucdr_serialize_bool>
 8013baa:	7a23      	ldrb	r3, [r4, #8]
 8013bac:	b2ff      	uxtb	r7, r7
 8013bae:	4606      	mov	r6, r0
 8013bb0:	b96b      	cbnz	r3, 8013bce <uxr_serialize_INFO_Payload+0x66>
 8013bb2:	f894 121c 	ldrb.w	r1, [r4, #540]	@ 0x21c
 8013bb6:	4628      	mov	r0, r5
 8013bb8:	f7f8 fffc 	bl	800cbb4 <ucdr_serialize_bool>
 8013bbc:	f894 321c 	ldrb.w	r3, [r4, #540]	@ 0x21c
 8013bc0:	4030      	ands	r0, r6
 8013bc2:	b2c6      	uxtb	r6, r0
 8013bc4:	b983      	cbnz	r3, 8013be8 <uxr_serialize_INFO_Payload+0x80>
 8013bc6:	ea06 0007 	and.w	r0, r6, r7
 8013bca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013bce:	7b21      	ldrb	r1, [r4, #12]
 8013bd0:	4628      	mov	r0, r5
 8013bd2:	f7f9 f81d 	bl	800cc10 <ucdr_serialize_uint8_t>
 8013bd6:	b188      	cbz	r0, 8013bfc <uxr_serialize_INFO_Payload+0x94>
 8013bd8:	f104 010c 	add.w	r1, r4, #12
 8013bdc:	4628      	mov	r0, r5
 8013bde:	f7ff fa2d 	bl	801303c <uxr_serialize_ObjectVariant.part.0>
 8013be2:	4030      	ands	r0, r6
 8013be4:	b2c6      	uxtb	r6, r0
 8013be6:	e7e4      	b.n	8013bb2 <uxr_serialize_INFO_Payload+0x4a>
 8013be8:	f504 7108 	add.w	r1, r4, #544	@ 0x220
 8013bec:	4628      	mov	r0, r5
 8013bee:	f7ff fdcb 	bl	8013788 <uxr_serialize_ActivityInfoVariant>
 8013bf2:	4006      	ands	r6, r0
 8013bf4:	ea06 0007 	and.w	r0, r6, r7
 8013bf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013bfc:	4606      	mov	r6, r0
 8013bfe:	e7d8      	b.n	8013bb2 <uxr_serialize_INFO_Payload+0x4a>

08013c00 <uxr_serialize_READ_DATA_Payload>:
 8013c00:	b570      	push	{r4, r5, r6, lr}
 8013c02:	2202      	movs	r2, #2
 8013c04:	4605      	mov	r5, r0
 8013c06:	460e      	mov	r6, r1
 8013c08:	f7fd f8ee 	bl	8010de8 <ucdr_serialize_array_uint8_t>
 8013c0c:	2202      	movs	r2, #2
 8013c0e:	18b1      	adds	r1, r6, r2
 8013c10:	4604      	mov	r4, r0
 8013c12:	4628      	mov	r0, r5
 8013c14:	f7fd f8e8 	bl	8010de8 <ucdr_serialize_array_uint8_t>
 8013c18:	1d31      	adds	r1, r6, #4
 8013c1a:	4004      	ands	r4, r0
 8013c1c:	4628      	mov	r0, r5
 8013c1e:	f7ff fe5f 	bl	80138e0 <uxr_serialize_ReadSpecification>
 8013c22:	b2e4      	uxtb	r4, r4
 8013c24:	4020      	ands	r0, r4
 8013c26:	bd70      	pop	{r4, r5, r6, pc}

08013c28 <uxr_serialize_WRITE_DATA_Payload_Data>:
 8013c28:	b570      	push	{r4, r5, r6, lr}
 8013c2a:	2202      	movs	r2, #2
 8013c2c:	4605      	mov	r5, r0
 8013c2e:	460e      	mov	r6, r1
 8013c30:	f7fd f8da 	bl	8010de8 <ucdr_serialize_array_uint8_t>
 8013c34:	2202      	movs	r2, #2
 8013c36:	4604      	mov	r4, r0
 8013c38:	18b1      	adds	r1, r6, r2
 8013c3a:	4628      	mov	r0, r5
 8013c3c:	f7fd f8d4 	bl	8010de8 <ucdr_serialize_array_uint8_t>
 8013c40:	4020      	ands	r0, r4
 8013c42:	b2c0      	uxtb	r0, r0
 8013c44:	bd70      	pop	{r4, r5, r6, pc}
 8013c46:	bf00      	nop

08013c48 <uxr_serialize_ACKNACK_Payload>:
 8013c48:	b570      	push	{r4, r5, r6, lr}
 8013c4a:	460c      	mov	r4, r1
 8013c4c:	460e      	mov	r6, r1
 8013c4e:	f834 1b02 	ldrh.w	r1, [r4], #2
 8013c52:	4605      	mov	r5, r0
 8013c54:	f7f9 f808 	bl	800cc68 <ucdr_serialize_uint16_t>
 8013c58:	2202      	movs	r2, #2
 8013c5a:	4621      	mov	r1, r4
 8013c5c:	4604      	mov	r4, r0
 8013c5e:	4628      	mov	r0, r5
 8013c60:	f7fd f8c2 	bl	8010de8 <ucdr_serialize_array_uint8_t>
 8013c64:	7931      	ldrb	r1, [r6, #4]
 8013c66:	4004      	ands	r4, r0
 8013c68:	4628      	mov	r0, r5
 8013c6a:	f7f8 ffd1 	bl	800cc10 <ucdr_serialize_uint8_t>
 8013c6e:	b2e4      	uxtb	r4, r4
 8013c70:	4020      	ands	r0, r4
 8013c72:	bd70      	pop	{r4, r5, r6, pc}

08013c74 <uxr_deserialize_ACKNACK_Payload>:
 8013c74:	b570      	push	{r4, r5, r6, lr}
 8013c76:	4605      	mov	r5, r0
 8013c78:	460e      	mov	r6, r1
 8013c7a:	f7f9 f8f9 	bl	800ce70 <ucdr_deserialize_uint16_t>
 8013c7e:	2202      	movs	r2, #2
 8013c80:	18b1      	adds	r1, r6, r2
 8013c82:	4604      	mov	r4, r0
 8013c84:	4628      	mov	r0, r5
 8013c86:	f7fd f913 	bl	8010eb0 <ucdr_deserialize_array_uint8_t>
 8013c8a:	1d31      	adds	r1, r6, #4
 8013c8c:	4004      	ands	r4, r0
 8013c8e:	4628      	mov	r0, r5
 8013c90:	f7f8 ffd4 	bl	800cc3c <ucdr_deserialize_uint8_t>
 8013c94:	b2e4      	uxtb	r4, r4
 8013c96:	4020      	ands	r0, r4
 8013c98:	bd70      	pop	{r4, r5, r6, pc}
 8013c9a:	bf00      	nop

08013c9c <uxr_serialize_HEARTBEAT_Payload>:
 8013c9c:	b570      	push	{r4, r5, r6, lr}
 8013c9e:	460d      	mov	r5, r1
 8013ca0:	8809      	ldrh	r1, [r1, #0]
 8013ca2:	4606      	mov	r6, r0
 8013ca4:	f7f8 ffe0 	bl	800cc68 <ucdr_serialize_uint16_t>
 8013ca8:	8869      	ldrh	r1, [r5, #2]
 8013caa:	4604      	mov	r4, r0
 8013cac:	4630      	mov	r0, r6
 8013cae:	f7f8 ffdb 	bl	800cc68 <ucdr_serialize_uint16_t>
 8013cb2:	7929      	ldrb	r1, [r5, #4]
 8013cb4:	4004      	ands	r4, r0
 8013cb6:	4630      	mov	r0, r6
 8013cb8:	f7f8 ffaa 	bl	800cc10 <ucdr_serialize_uint8_t>
 8013cbc:	b2e4      	uxtb	r4, r4
 8013cbe:	4020      	ands	r0, r4
 8013cc0:	bd70      	pop	{r4, r5, r6, pc}
 8013cc2:	bf00      	nop

08013cc4 <uxr_deserialize_HEARTBEAT_Payload>:
 8013cc4:	b570      	push	{r4, r5, r6, lr}
 8013cc6:	4605      	mov	r5, r0
 8013cc8:	460e      	mov	r6, r1
 8013cca:	f7f9 f8d1 	bl	800ce70 <ucdr_deserialize_uint16_t>
 8013cce:	1cb1      	adds	r1, r6, #2
 8013cd0:	4604      	mov	r4, r0
 8013cd2:	4628      	mov	r0, r5
 8013cd4:	f7f9 f8cc 	bl	800ce70 <ucdr_deserialize_uint16_t>
 8013cd8:	1d31      	adds	r1, r6, #4
 8013cda:	4004      	ands	r4, r0
 8013cdc:	4628      	mov	r0, r5
 8013cde:	f7f8 ffad 	bl	800cc3c <ucdr_deserialize_uint8_t>
 8013ce2:	b2e4      	uxtb	r4, r4
 8013ce4:	4020      	ands	r0, r4
 8013ce6:	bd70      	pop	{r4, r5, r6, pc}

08013ce8 <uxr_serialize_TIMESTAMP_Payload>:
 8013ce8:	b570      	push	{r4, r5, r6, lr}
 8013cea:	460d      	mov	r5, r1
 8013cec:	6809      	ldr	r1, [r1, #0]
 8013cee:	4606      	mov	r6, r0
 8013cf0:	f7f9 fdbc 	bl	800d86c <ucdr_serialize_int32_t>
 8013cf4:	6869      	ldr	r1, [r5, #4]
 8013cf6:	4604      	mov	r4, r0
 8013cf8:	4630      	mov	r0, r6
 8013cfa:	f7f9 f9a5 	bl	800d048 <ucdr_serialize_uint32_t>
 8013cfe:	4020      	ands	r0, r4
 8013d00:	b2c0      	uxtb	r0, r0
 8013d02:	bd70      	pop	{r4, r5, r6, pc}

08013d04 <uxr_deserialize_TIMESTAMP_REPLY_Payload>:
 8013d04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013d08:	4605      	mov	r5, r0
 8013d0a:	460e      	mov	r6, r1
 8013d0c:	f7f9 fe48 	bl	800d9a0 <ucdr_deserialize_int32_t>
 8013d10:	1d31      	adds	r1, r6, #4
 8013d12:	4607      	mov	r7, r0
 8013d14:	4628      	mov	r0, r5
 8013d16:	f7f9 fac1 	bl	800d29c <ucdr_deserialize_uint32_t>
 8013d1a:	f106 0108 	add.w	r1, r6, #8
 8013d1e:	4680      	mov	r8, r0
 8013d20:	4628      	mov	r0, r5
 8013d22:	f7f9 fe3d 	bl	800d9a0 <ucdr_deserialize_int32_t>
 8013d26:	f106 010c 	add.w	r1, r6, #12
 8013d2a:	4604      	mov	r4, r0
 8013d2c:	4628      	mov	r0, r5
 8013d2e:	f7f9 fab5 	bl	800d29c <ucdr_deserialize_uint32_t>
 8013d32:	ea07 0708 	and.w	r7, r7, r8
 8013d36:	403c      	ands	r4, r7
 8013d38:	f106 0110 	add.w	r1, r6, #16
 8013d3c:	4004      	ands	r4, r0
 8013d3e:	4628      	mov	r0, r5
 8013d40:	f7f9 fe2e 	bl	800d9a0 <ucdr_deserialize_int32_t>
 8013d44:	f106 0114 	add.w	r1, r6, #20
 8013d48:	4607      	mov	r7, r0
 8013d4a:	4628      	mov	r0, r5
 8013d4c:	f7f9 faa6 	bl	800d29c <ucdr_deserialize_uint32_t>
 8013d50:	b2e4      	uxtb	r4, r4
 8013d52:	403c      	ands	r4, r7
 8013d54:	4020      	ands	r0, r4
 8013d56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013d5a:	bf00      	nop

08013d5c <uxr_serialize_SampleIdentity>:
 8013d5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013d60:	220c      	movs	r2, #12
 8013d62:	4604      	mov	r4, r0
 8013d64:	460d      	mov	r5, r1
 8013d66:	f7fd f83f 	bl	8010de8 <ucdr_serialize_array_uint8_t>
 8013d6a:	2203      	movs	r2, #3
 8013d6c:	f105 010c 	add.w	r1, r5, #12
 8013d70:	4680      	mov	r8, r0
 8013d72:	4620      	mov	r0, r4
 8013d74:	f7fd f838 	bl	8010de8 <ucdr_serialize_array_uint8_t>
 8013d78:	7be9      	ldrb	r1, [r5, #15]
 8013d7a:	4681      	mov	r9, r0
 8013d7c:	4620      	mov	r0, r4
 8013d7e:	f7f8 ff47 	bl	800cc10 <ucdr_serialize_uint8_t>
 8013d82:	6929      	ldr	r1, [r5, #16]
 8013d84:	4607      	mov	r7, r0
 8013d86:	4620      	mov	r0, r4
 8013d88:	f7f9 fd70 	bl	800d86c <ucdr_serialize_int32_t>
 8013d8c:	6969      	ldr	r1, [r5, #20]
 8013d8e:	4606      	mov	r6, r0
 8013d90:	4620      	mov	r0, r4
 8013d92:	f7f9 f959 	bl	800d048 <ucdr_serialize_uint32_t>
 8013d96:	ea08 0809 	and.w	r8, r8, r9
 8013d9a:	ea07 0708 	and.w	r7, r7, r8
 8013d9e:	403e      	ands	r6, r7
 8013da0:	4030      	ands	r0, r6
 8013da2:	b2c0      	uxtb	r0, r0
 8013da4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08013da8 <uxr_deserialize_SampleIdentity>:
 8013da8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013dac:	220c      	movs	r2, #12
 8013dae:	4604      	mov	r4, r0
 8013db0:	460d      	mov	r5, r1
 8013db2:	f7fd f87d 	bl	8010eb0 <ucdr_deserialize_array_uint8_t>
 8013db6:	2203      	movs	r2, #3
 8013db8:	f105 010c 	add.w	r1, r5, #12
 8013dbc:	4680      	mov	r8, r0
 8013dbe:	4620      	mov	r0, r4
 8013dc0:	f7fd f876 	bl	8010eb0 <ucdr_deserialize_array_uint8_t>
 8013dc4:	f105 010f 	add.w	r1, r5, #15
 8013dc8:	4681      	mov	r9, r0
 8013dca:	4620      	mov	r0, r4
 8013dcc:	f7f8 ff36 	bl	800cc3c <ucdr_deserialize_uint8_t>
 8013dd0:	f105 0110 	add.w	r1, r5, #16
 8013dd4:	4607      	mov	r7, r0
 8013dd6:	4620      	mov	r0, r4
 8013dd8:	f7f9 fde2 	bl	800d9a0 <ucdr_deserialize_int32_t>
 8013ddc:	f105 0114 	add.w	r1, r5, #20
 8013de0:	4606      	mov	r6, r0
 8013de2:	4620      	mov	r0, r4
 8013de4:	f7f9 fa5a 	bl	800d29c <ucdr_deserialize_uint32_t>
 8013de8:	ea08 0809 	and.w	r8, r8, r9
 8013dec:	ea07 0708 	and.w	r7, r7, r8
 8013df0:	403e      	ands	r6, r7
 8013df2:	4030      	ands	r0, r6
 8013df4:	b2c0      	uxtb	r0, r0
 8013df6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013dfa:	bf00      	nop

08013dfc <nav_msgs__msg__Odometry__get_type_hash>:
 8013dfc:	4800      	ldr	r0, [pc, #0]	@ (8013e00 <nav_msgs__msg__Odometry__get_type_hash+0x4>)
 8013dfe:	4770      	bx	lr
 8013e00:	20000c70 	.word	0x20000c70

08013e04 <nav_msgs__msg__Odometry__get_type_description>:
 8013e04:	b570      	push	{r4, r5, r6, lr}
 8013e06:	4e2c      	ldr	r6, [pc, #176]	@ (8013eb8 <nav_msgs__msg__Odometry__get_type_description+0xb4>)
 8013e08:	7835      	ldrb	r5, [r6, #0]
 8013e0a:	b10d      	cbz	r5, 8013e10 <nav_msgs__msg__Odometry__get_type_description+0xc>
 8013e0c:	482b      	ldr	r0, [pc, #172]	@ (8013ebc <nav_msgs__msg__Odometry__get_type_description+0xb8>)
 8013e0e:	bd70      	pop	{r4, r5, r6, pc}
 8013e10:	4628      	mov	r0, r5
 8013e12:	f005 f94b 	bl	80190ac <builtin_interfaces__msg__Time__get_type_description>
 8013e16:	300c      	adds	r0, #12
 8013e18:	c807      	ldmia	r0, {r0, r1, r2}
 8013e1a:	4c29      	ldr	r4, [pc, #164]	@ (8013ec0 <nav_msgs__msg__Odometry__get_type_description+0xbc>)
 8013e1c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8013e20:	4628      	mov	r0, r5
 8013e22:	f005 f979 	bl	8019118 <geometry_msgs__msg__Point__get_type_description>
 8013e26:	300c      	adds	r0, #12
 8013e28:	c807      	ldmia	r0, {r0, r1, r2}
 8013e2a:	f104 0318 	add.w	r3, r4, #24
 8013e2e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8013e32:	4628      	mov	r0, r5
 8013e34:	f005 f9a0 	bl	8019178 <geometry_msgs__msg__Pose__get_type_description>
 8013e38:	300c      	adds	r0, #12
 8013e3a:	c807      	ldmia	r0, {r0, r1, r2}
 8013e3c:	f104 0330 	add.w	r3, r4, #48	@ 0x30
 8013e40:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8013e44:	4628      	mov	r0, r5
 8013e46:	f005 f9f7 	bl	8019238 <geometry_msgs__msg__PoseWithCovariance__get_type_description>
 8013e4a:	300c      	adds	r0, #12
 8013e4c:	c807      	ldmia	r0, {r0, r1, r2}
 8013e4e:	f104 0348 	add.w	r3, r4, #72	@ 0x48
 8013e52:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8013e56:	4628      	mov	r0, r5
 8013e58:	f005 fa78 	bl	801934c <geometry_msgs__msg__Quaternion__get_type_description>
 8013e5c:	300c      	adds	r0, #12
 8013e5e:	c807      	ldmia	r0, {r0, r1, r2}
 8013e60:	f104 0360 	add.w	r3, r4, #96	@ 0x60
 8013e64:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8013e68:	4628      	mov	r0, r5
 8013e6a:	f7fc fcab 	bl	80107c4 <geometry_msgs__msg__Twist__get_type_description>
 8013e6e:	300c      	adds	r0, #12
 8013e70:	c807      	ldmia	r0, {r0, r1, r2}
 8013e72:	f104 0378 	add.w	r3, r4, #120	@ 0x78
 8013e76:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8013e7a:	4628      	mov	r0, r5
 8013e7c:	f005 fbca 	bl	8019614 <geometry_msgs__msg__TwistWithCovariance__get_type_description>
 8013e80:	300c      	adds	r0, #12
 8013e82:	c807      	ldmia	r0, {r0, r1, r2}
 8013e84:	f104 0390 	add.w	r3, r4, #144	@ 0x90
 8013e88:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8013e8c:	4628      	mov	r0, r5
 8013e8e:	f7fc fd0d 	bl	80108ac <geometry_msgs__msg__Vector3__get_type_description>
 8013e92:	300c      	adds	r0, #12
 8013e94:	c807      	ldmia	r0, {r0, r1, r2}
 8013e96:	f104 03a8 	add.w	r3, r4, #168	@ 0xa8
 8013e9a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8013e9e:	4628      	mov	r0, r5
 8013ea0:	f004 ffc0 	bl	8018e24 <std_msgs__msg__Header__get_type_description>
 8013ea4:	300c      	adds	r0, #12
 8013ea6:	c807      	ldmia	r0, {r0, r1, r2}
 8013ea8:	34c0      	adds	r4, #192	@ 0xc0
 8013eaa:	2301      	movs	r3, #1
 8013eac:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8013eb0:	7033      	strb	r3, [r6, #0]
 8013eb2:	4802      	ldr	r0, [pc, #8]	@ (8013ebc <nav_msgs__msg__Odometry__get_type_description+0xb8>)
 8013eb4:	bd70      	pop	{r4, r5, r6, pc}
 8013eb6:	bf00      	nop
 8013eb8:	200111d5 	.word	0x200111d5
 8013ebc:	0802032c 	.word	0x0802032c
 8013ec0:	20000f2c 	.word	0x20000f2c

08013ec4 <nav_msgs__msg__Odometry__get_type_description_sources>:
 8013ec4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013ec6:	4d4c      	ldr	r5, [pc, #304]	@ (8013ff8 <nav_msgs__msg__Odometry__get_type_description_sources+0x134>)
 8013ec8:	782e      	ldrb	r6, [r5, #0]
 8013eca:	b10e      	cbz	r6, 8013ed0 <nav_msgs__msg__Odometry__get_type_description_sources+0xc>
 8013ecc:	484b      	ldr	r0, [pc, #300]	@ (8013ffc <nav_msgs__msg__Odometry__get_type_description_sources+0x138>)
 8013ece:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013ed0:	4f4b      	ldr	r7, [pc, #300]	@ (8014000 <nav_msgs__msg__Odometry__get_type_description_sources+0x13c>)
 8013ed2:	4c4c      	ldr	r4, [pc, #304]	@ (8014004 <nav_msgs__msg__Odometry__get_type_description_sources+0x140>)
 8013ed4:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8013ed6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8013ed8:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8013eda:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8013edc:	683b      	ldr	r3, [r7, #0]
 8013ede:	4627      	mov	r7, r4
 8013ee0:	4630      	mov	r0, r6
 8013ee2:	f847 3b04 	str.w	r3, [r7], #4
 8013ee6:	f005 f8ed 	bl	80190c4 <builtin_interfaces__msg__Time__get_individual_type_description_source>
 8013eea:	4684      	mov	ip, r0
 8013eec:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013ef0:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013ef2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013ef6:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013ef8:	4630      	mov	r0, r6
 8013efa:	f8dc 3000 	ldr.w	r3, [ip]
 8013efe:	603b      	str	r3, [r7, #0]
 8013f00:	f005 f916 	bl	8019130 <geometry_msgs__msg__Point__get_individual_type_description_source>
 8013f04:	4684      	mov	ip, r0
 8013f06:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013f0a:	f104 0728 	add.w	r7, r4, #40	@ 0x28
 8013f0e:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013f10:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013f14:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013f16:	4630      	mov	r0, r6
 8013f18:	f8dc 3000 	ldr.w	r3, [ip]
 8013f1c:	603b      	str	r3, [r7, #0]
 8013f1e:	f005 f94b 	bl	80191b8 <geometry_msgs__msg__Pose__get_individual_type_description_source>
 8013f22:	4684      	mov	ip, r0
 8013f24:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013f28:	f104 074c 	add.w	r7, r4, #76	@ 0x4c
 8013f2c:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013f2e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013f32:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013f34:	4630      	mov	r0, r6
 8013f36:	f8dc 3000 	ldr.w	r3, [ip]
 8013f3a:	603b      	str	r3, [r7, #0]
 8013f3c:	f005 f9a6 	bl	801928c <geometry_msgs__msg__PoseWithCovariance__get_individual_type_description_source>
 8013f40:	4684      	mov	ip, r0
 8013f42:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013f46:	f104 0770 	add.w	r7, r4, #112	@ 0x70
 8013f4a:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013f4c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013f50:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013f52:	4630      	mov	r0, r6
 8013f54:	f8dc 3000 	ldr.w	r3, [ip]
 8013f58:	603b      	str	r3, [r7, #0]
 8013f5a:	f005 fa03 	bl	8019364 <geometry_msgs__msg__Quaternion__get_individual_type_description_source>
 8013f5e:	4684      	mov	ip, r0
 8013f60:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013f64:	f104 0794 	add.w	r7, r4, #148	@ 0x94
 8013f68:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013f6a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013f6e:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013f70:	4630      	mov	r0, r6
 8013f72:	f8dc 3000 	ldr.w	r3, [ip]
 8013f76:	603b      	str	r3, [r7, #0]
 8013f78:	f7fc fc3c 	bl	80107f4 <geometry_msgs__msg__Twist__get_individual_type_description_source>
 8013f7c:	4684      	mov	ip, r0
 8013f7e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013f82:	f104 07b8 	add.w	r7, r4, #184	@ 0xb8
 8013f86:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013f88:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013f8c:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013f8e:	4630      	mov	r0, r6
 8013f90:	f8dc 3000 	ldr.w	r3, [ip]
 8013f94:	603b      	str	r3, [r7, #0]
 8013f96:	f005 fb5d 	bl	8019654 <geometry_msgs__msg__TwistWithCovariance__get_individual_type_description_source>
 8013f9a:	4684      	mov	ip, r0
 8013f9c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013fa0:	f104 07dc 	add.w	r7, r4, #220	@ 0xdc
 8013fa4:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013fa6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013faa:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013fac:	4630      	mov	r0, r6
 8013fae:	f8dc 3000 	ldr.w	r3, [ip]
 8013fb2:	603b      	str	r3, [r7, #0]
 8013fb4:	f7fc fc86 	bl	80108c4 <geometry_msgs__msg__Vector3__get_individual_type_description_source>
 8013fb8:	4684      	mov	ip, r0
 8013fba:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013fbe:	f504 7780 	add.w	r7, r4, #256	@ 0x100
 8013fc2:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013fc4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013fc8:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013fca:	4630      	mov	r0, r6
 8013fcc:	f8dc 3000 	ldr.w	r3, [ip]
 8013fd0:	603b      	str	r3, [r7, #0]
 8013fd2:	f004 ff3f 	bl	8018e54 <std_msgs__msg__Header__get_individual_type_description_source>
 8013fd6:	2301      	movs	r3, #1
 8013fd8:	4684      	mov	ip, r0
 8013fda:	702b      	strb	r3, [r5, #0]
 8013fdc:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013fe0:	f504 7492 	add.w	r4, r4, #292	@ 0x124
 8013fe4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8013fe6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013fea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8013fec:	f8dc 3000 	ldr.w	r3, [ip]
 8013ff0:	4802      	ldr	r0, [pc, #8]	@ (8013ffc <nav_msgs__msg__Odometry__get_type_description_sources+0x138>)
 8013ff2:	6023      	str	r3, [r4, #0]
 8013ff4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013ff6:	bf00      	nop
 8013ff8:	200111d4 	.word	0x200111d4
 8013ffc:	080202fc 	.word	0x080202fc
 8014000:	08020308 	.word	0x08020308
 8014004:	2001106c 	.word	0x2001106c

08014008 <nav_msgs__msg__Odometry__init>:
 8014008:	b3d8      	cbz	r0, 8014082 <nav_msgs__msg__Odometry__init+0x7a>
 801400a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801400c:	4604      	mov	r4, r0
 801400e:	f004 ff4d 	bl	8018eac <std_msgs__msg__Header__init>
 8014012:	b190      	cbz	r0, 801403a <nav_msgs__msg__Odometry__init+0x32>
 8014014:	f104 0514 	add.w	r5, r4, #20
 8014018:	4628      	mov	r0, r5
 801401a:	f004 fe9d 	bl	8018d58 <rosidl_runtime_c__String__init>
 801401e:	b358      	cbz	r0, 8014078 <nav_msgs__msg__Odometry__init+0x70>
 8014020:	f104 0620 	add.w	r6, r4, #32
 8014024:	4630      	mov	r0, r6
 8014026:	f005 f97b 	bl	8019320 <geometry_msgs__msg__PoseWithCovariance__init>
 801402a:	b1b8      	cbz	r0, 801405c <nav_msgs__msg__Odometry__init+0x54>
 801402c:	f504 77bc 	add.w	r7, r4, #376	@ 0x178
 8014030:	4638      	mov	r0, r7
 8014032:	f005 fb4b 	bl	80196cc <geometry_msgs__msg__TwistWithCovariance__init>
 8014036:	b330      	cbz	r0, 8014086 <nav_msgs__msg__Odometry__init+0x7e>
 8014038:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801403a:	4620      	mov	r0, r4
 801403c:	f004 ff56 	bl	8018eec <std_msgs__msg__Header__fini>
 8014040:	f104 0014 	add.w	r0, r4, #20
 8014044:	f004 fea2 	bl	8018d8c <rosidl_runtime_c__String__fini>
 8014048:	f104 0020 	add.w	r0, r4, #32
 801404c:	f005 f976 	bl	801933c <geometry_msgs__msg__PoseWithCovariance__fini>
 8014050:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 8014054:	f005 fb48 	bl	80196e8 <geometry_msgs__msg__TwistWithCovariance__fini>
 8014058:	2000      	movs	r0, #0
 801405a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801405c:	4620      	mov	r0, r4
 801405e:	f004 ff45 	bl	8018eec <std_msgs__msg__Header__fini>
 8014062:	4628      	mov	r0, r5
 8014064:	f004 fe92 	bl	8018d8c <rosidl_runtime_c__String__fini>
 8014068:	4630      	mov	r0, r6
 801406a:	f005 f967 	bl	801933c <geometry_msgs__msg__PoseWithCovariance__fini>
 801406e:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 8014072:	f005 fb39 	bl	80196e8 <geometry_msgs__msg__TwistWithCovariance__fini>
 8014076:	e7ef      	b.n	8014058 <nav_msgs__msg__Odometry__init+0x50>
 8014078:	4620      	mov	r0, r4
 801407a:	f004 ff37 	bl	8018eec <std_msgs__msg__Header__fini>
 801407e:	4628      	mov	r0, r5
 8014080:	e7e0      	b.n	8014044 <nav_msgs__msg__Odometry__init+0x3c>
 8014082:	2000      	movs	r0, #0
 8014084:	4770      	bx	lr
 8014086:	4620      	mov	r0, r4
 8014088:	f004 ff30 	bl	8018eec <std_msgs__msg__Header__fini>
 801408c:	4628      	mov	r0, r5
 801408e:	f004 fe7d 	bl	8018d8c <rosidl_runtime_c__String__fini>
 8014092:	4630      	mov	r0, r6
 8014094:	f005 f952 	bl	801933c <geometry_msgs__msg__PoseWithCovariance__fini>
 8014098:	4638      	mov	r0, r7
 801409a:	f005 fb25 	bl	80196e8 <geometry_msgs__msg__TwistWithCovariance__fini>
 801409e:	e7db      	b.n	8014058 <nav_msgs__msg__Odometry__init+0x50>

080140a0 <nav_msgs__msg__Odometry__fini>:
 80140a0:	b188      	cbz	r0, 80140c6 <nav_msgs__msg__Odometry__fini+0x26>
 80140a2:	b510      	push	{r4, lr}
 80140a4:	4604      	mov	r4, r0
 80140a6:	f004 ff21 	bl	8018eec <std_msgs__msg__Header__fini>
 80140aa:	f104 0014 	add.w	r0, r4, #20
 80140ae:	f004 fe6d 	bl	8018d8c <rosidl_runtime_c__String__fini>
 80140b2:	f104 0020 	add.w	r0, r4, #32
 80140b6:	f005 f941 	bl	801933c <geometry_msgs__msg__PoseWithCovariance__fini>
 80140ba:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 80140be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80140c2:	f005 bb11 	b.w	80196e8 <geometry_msgs__msg__TwistWithCovariance__fini>
 80140c6:	4770      	bx	lr

080140c8 <rcl_client_get_rmw_handle>:
 80140c8:	b118      	cbz	r0, 80140d2 <rcl_client_get_rmw_handle+0xa>
 80140ca:	6800      	ldr	r0, [r0, #0]
 80140cc:	b108      	cbz	r0, 80140d2 <rcl_client_get_rmw_handle+0xa>
 80140ce:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 80140d2:	4770      	bx	lr

080140d4 <rcl_send_request>:
 80140d4:	2800      	cmp	r0, #0
 80140d6:	d048      	beq.n	801416a <rcl_send_request+0x96>
 80140d8:	b570      	push	{r4, r5, r6, lr}
 80140da:	4604      	mov	r4, r0
 80140dc:	6800      	ldr	r0, [r0, #0]
 80140de:	b08a      	sub	sp, #40	@ 0x28
 80140e0:	b1c0      	cbz	r0, 8014114 <rcl_send_request+0x40>
 80140e2:	f8d0 3108 	ldr.w	r3, [r0, #264]	@ 0x108
 80140e6:	b1ab      	cbz	r3, 8014114 <rcl_send_request+0x40>
 80140e8:	460e      	mov	r6, r1
 80140ea:	b1b9      	cbz	r1, 801411c <rcl_send_request+0x48>
 80140ec:	4615      	mov	r5, r2
 80140ee:	b1aa      	cbz	r2, 801411c <rcl_send_request+0x48>
 80140f0:	2105      	movs	r1, #5
 80140f2:	f500 7088 	add.w	r0, r0, #272	@ 0x110
 80140f6:	f002 ff87 	bl	8017008 <__atomic_load_8>
 80140fa:	6823      	ldr	r3, [r4, #0]
 80140fc:	e9c5 0100 	strd	r0, r1, [r5]
 8014100:	462a      	mov	r2, r5
 8014102:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 8014106:	4631      	mov	r1, r6
 8014108:	f004 f940 	bl	801838c <rmw_send_request>
 801410c:	b148      	cbz	r0, 8014122 <rcl_send_request+0x4e>
 801410e:	2001      	movs	r0, #1
 8014110:	b00a      	add	sp, #40	@ 0x28
 8014112:	bd70      	pop	{r4, r5, r6, pc}
 8014114:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8014118:	b00a      	add	sp, #40	@ 0x28
 801411a:	bd70      	pop	{r4, r5, r6, pc}
 801411c:	200b      	movs	r0, #11
 801411e:	b00a      	add	sp, #40	@ 0x28
 8014120:	bd70      	pop	{r4, r5, r6, pc}
 8014122:	6820      	ldr	r0, [r4, #0]
 8014124:	2305      	movs	r3, #5
 8014126:	9300      	str	r3, [sp, #0]
 8014128:	e9d5 2300 	ldrd	r2, r3, [r5]
 801412c:	f500 7088 	add.w	r0, r0, #272	@ 0x110
 8014130:	f002 ffd6 	bl	80170e0 <__atomic_exchange_8>
 8014134:	6823      	ldr	r3, [r4, #0]
 8014136:	f8d3 2118 	ldr.w	r2, [r3, #280]	@ 0x118
 801413a:	b1a2      	cbz	r2, 8014166 <rcl_send_request+0x92>
 801413c:	a905      	add	r1, sp, #20
 801413e:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 8014142:	f003 fd1f 	bl	8017b84 <rmw_get_gid_for_client>
 8014146:	4601      	mov	r1, r0
 8014148:	b990      	cbnz	r0, 8014170 <rcl_send_request+0x9c>
 801414a:	6822      	ldr	r2, [r4, #0]
 801414c:	ab06      	add	r3, sp, #24
 801414e:	f8d2 0118 	ldr.w	r0, [r2, #280]	@ 0x118
 8014152:	9302      	str	r3, [sp, #8]
 8014154:	e9d5 4500 	ldrd	r4, r5, [r5]
 8014158:	4632      	mov	r2, r6
 801415a:	e9cd 4500 	strd	r4, r5, [sp]
 801415e:	f000 fe13 	bl	8014d88 <rcl_send_service_event_message>
 8014162:	2800      	cmp	r0, #0
 8014164:	d1d4      	bne.n	8014110 <rcl_send_request+0x3c>
 8014166:	2000      	movs	r0, #0
 8014168:	e7d2      	b.n	8014110 <rcl_send_request+0x3c>
 801416a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 801416e:	4770      	bx	lr
 8014170:	f000 f878 	bl	8014264 <rcl_convert_rmw_ret_to_rcl_ret>
 8014174:	e7cc      	b.n	8014110 <rcl_send_request+0x3c>
 8014176:	bf00      	nop

08014178 <rcl_take_response>:
 8014178:	b5f0      	push	{r4, r5, r6, r7, lr}
 801417a:	468e      	mov	lr, r1
 801417c:	460c      	mov	r4, r1
 801417e:	4617      	mov	r7, r2
 8014180:	4605      	mov	r5, r0
 8014182:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8014186:	b095      	sub	sp, #84	@ 0x54
 8014188:	f10d 0c38 	add.w	ip, sp, #56	@ 0x38
 801418c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014190:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8014194:	e88c 0003 	stmia.w	ip, {r0, r1}
 8014198:	2d00      	cmp	r5, #0
 801419a:	d044      	beq.n	8014226 <rcl_take_response+0xae>
 801419c:	682b      	ldr	r3, [r5, #0]
 801419e:	2b00      	cmp	r3, #0
 80141a0:	d041      	beq.n	8014226 <rcl_take_response+0xae>
 80141a2:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 80141a6:	2800      	cmp	r0, #0
 80141a8:	d03d      	beq.n	8014226 <rcl_take_response+0xae>
 80141aa:	2f00      	cmp	r7, #0
 80141ac:	d03e      	beq.n	801422c <rcl_take_response+0xb4>
 80141ae:	ed9f 7b26 	vldr	d7, [pc, #152]	@ 8014248 <rcl_take_response+0xd0>
 80141b2:	2300      	movs	r3, #0
 80141b4:	f88d 3013 	strb.w	r3, [sp, #19]
 80141b8:	463a      	mov	r2, r7
 80141ba:	f10d 0313 	add.w	r3, sp, #19
 80141be:	a90a      	add	r1, sp, #40	@ 0x28
 80141c0:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80141c4:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80141c8:	f004 f9e0 	bl	801858c <rmw_take_response>
 80141cc:	4606      	mov	r6, r0
 80141ce:	bb78      	cbnz	r0, 8014230 <rcl_take_response+0xb8>
 80141d0:	f89d 3013 	ldrb.w	r3, [sp, #19]
 80141d4:	b373      	cbz	r3, 8014234 <rcl_take_response+0xbc>
 80141d6:	682b      	ldr	r3, [r5, #0]
 80141d8:	f8d3 2118 	ldr.w	r2, [r3, #280]	@ 0x118
 80141dc:	b1aa      	cbz	r2, 801420a <rcl_take_response+0x92>
 80141de:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 80141e2:	a905      	add	r1, sp, #20
 80141e4:	f003 fcce 	bl	8017b84 <rmw_get_gid_for_client>
 80141e8:	bb38      	cbnz	r0, 801423a <rcl_take_response+0xc2>
 80141ea:	682b      	ldr	r3, [r5, #0]
 80141ec:	ed9d 7b12 	vldr	d7, [sp, #72]	@ 0x48
 80141f0:	f8d3 0118 	ldr.w	r0, [r3, #280]	@ 0x118
 80141f4:	ab06      	add	r3, sp, #24
 80141f6:	ed8d 7b00 	vstr	d7, [sp]
 80141fa:	463a      	mov	r2, r7
 80141fc:	9302      	str	r3, [sp, #8]
 80141fe:	2103      	movs	r1, #3
 8014200:	f000 fdc2 	bl	8014d88 <rcl_send_service_event_message>
 8014204:	2800      	cmp	r0, #0
 8014206:	bf18      	it	ne
 8014208:	4606      	movne	r6, r0
 801420a:	f10d 0e38 	add.w	lr, sp, #56	@ 0x38
 801420e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8014212:	46a4      	mov	ip, r4
 8014214:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014218:	e89e 0003 	ldmia.w	lr, {r0, r1}
 801421c:	e88c 0003 	stmia.w	ip, {r0, r1}
 8014220:	4630      	mov	r0, r6
 8014222:	b015      	add	sp, #84	@ 0x54
 8014224:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014226:	f44f 76fa 	mov.w	r6, #500	@ 0x1f4
 801422a:	e7ee      	b.n	801420a <rcl_take_response+0x92>
 801422c:	260b      	movs	r6, #11
 801422e:	e7ec      	b.n	801420a <rcl_take_response+0x92>
 8014230:	2601      	movs	r6, #1
 8014232:	e7ea      	b.n	801420a <rcl_take_response+0x92>
 8014234:	f240 16f5 	movw	r6, #501	@ 0x1f5
 8014238:	e7e7      	b.n	801420a <rcl_take_response+0x92>
 801423a:	f000 f813 	bl	8014264 <rcl_convert_rmw_ret_to_rcl_ret>
 801423e:	4606      	mov	r6, r0
 8014240:	e7e3      	b.n	801420a <rcl_take_response+0x92>
 8014242:	bf00      	nop
 8014244:	f3af 8000 	nop.w
	...

08014250 <rcl_client_is_valid>:
 8014250:	b130      	cbz	r0, 8014260 <rcl_client_is_valid+0x10>
 8014252:	6800      	ldr	r0, [r0, #0]
 8014254:	b120      	cbz	r0, 8014260 <rcl_client_is_valid+0x10>
 8014256:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 801425a:	3800      	subs	r0, #0
 801425c:	bf18      	it	ne
 801425e:	2001      	movne	r0, #1
 8014260:	4770      	bx	lr
 8014262:	bf00      	nop

08014264 <rcl_convert_rmw_ret_to_rcl_ret>:
 8014264:	280b      	cmp	r0, #11
 8014266:	dc0d      	bgt.n	8014284 <rcl_convert_rmw_ret_to_rcl_ret+0x20>
 8014268:	2800      	cmp	r0, #0
 801426a:	db09      	blt.n	8014280 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 801426c:	280b      	cmp	r0, #11
 801426e:	d807      	bhi.n	8014280 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 8014270:	e8df f000 	tbb	[pc, r0]
 8014274:	07060607 	.word	0x07060607
 8014278:	06060606 	.word	0x06060606
 801427c:	07070606 	.word	0x07070606
 8014280:	2001      	movs	r0, #1
 8014282:	4770      	bx	lr
 8014284:	28cb      	cmp	r0, #203	@ 0xcb
 8014286:	bf14      	ite	ne
 8014288:	2001      	movne	r0, #1
 801428a:	20cb      	moveq	r0, #203	@ 0xcb
 801428c:	4770      	bx	lr
 801428e:	bf00      	nop

08014290 <rcl_get_zero_initialized_context>:
 8014290:	2200      	movs	r2, #0
 8014292:	e9c0 2200 	strd	r2, r2, [r0]
 8014296:	4770      	bx	lr

08014298 <rcl_context_is_valid>:
 8014298:	b118      	cbz	r0, 80142a2 <rcl_context_is_valid+0xa>
 801429a:	6840      	ldr	r0, [r0, #4]
 801429c:	3800      	subs	r0, #0
 801429e:	bf18      	it	ne
 80142a0:	2001      	movne	r0, #1
 80142a2:	4770      	bx	lr

080142a4 <__cleanup_context>:
 80142a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80142a8:	4606      	mov	r6, r0
 80142aa:	6800      	ldr	r0, [r0, #0]
 80142ac:	2300      	movs	r3, #0
 80142ae:	6073      	str	r3, [r6, #4]
 80142b0:	2800      	cmp	r0, #0
 80142b2:	d042      	beq.n	801433a <__cleanup_context+0x96>
 80142b4:	6943      	ldr	r3, [r0, #20]
 80142b6:	f8d0 9004 	ldr.w	r9, [r0, #4]
 80142ba:	6907      	ldr	r7, [r0, #16]
 80142bc:	b39b      	cbz	r3, 8014326 <__cleanup_context+0x82>
 80142be:	3014      	adds	r0, #20
 80142c0:	f000 f9b2 	bl	8014628 <rcl_init_options_fini>
 80142c4:	4680      	mov	r8, r0
 80142c6:	2800      	cmp	r0, #0
 80142c8:	d144      	bne.n	8014354 <__cleanup_context+0xb0>
 80142ca:	6830      	ldr	r0, [r6, #0]
 80142cc:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80142ce:	b123      	cbz	r3, 80142da <__cleanup_context+0x36>
 80142d0:	3028      	adds	r0, #40	@ 0x28
 80142d2:	f003 fe9f 	bl	8018014 <rmw_context_fini>
 80142d6:	bbb8      	cbnz	r0, 8014348 <__cleanup_context+0xa4>
 80142d8:	6830      	ldr	r0, [r6, #0]
 80142da:	6a03      	ldr	r3, [r0, #32]
 80142dc:	b1db      	cbz	r3, 8014316 <__cleanup_context+0x72>
 80142de:	e9d0 2c06 	ldrd	r2, ip, [r0, #24]
 80142e2:	2a01      	cmp	r2, #1
 80142e4:	f17c 0100 	sbcs.w	r1, ip, #0
 80142e8:	db11      	blt.n	801430e <__cleanup_context+0x6a>
 80142ea:	2400      	movs	r4, #0
 80142ec:	4625      	mov	r5, r4
 80142ee:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80142f2:	4639      	mov	r1, r7
 80142f4:	b1c8      	cbz	r0, 801432a <__cleanup_context+0x86>
 80142f6:	47c8      	blx	r9
 80142f8:	6833      	ldr	r3, [r6, #0]
 80142fa:	e9d3 2c06 	ldrd	r2, ip, [r3, #24]
 80142fe:	3401      	adds	r4, #1
 8014300:	f145 0500 	adc.w	r5, r5, #0
 8014304:	4294      	cmp	r4, r2
 8014306:	eb75 010c 	sbcs.w	r1, r5, ip
 801430a:	6a1b      	ldr	r3, [r3, #32]
 801430c:	dbef      	blt.n	80142ee <__cleanup_context+0x4a>
 801430e:	4618      	mov	r0, r3
 8014310:	4639      	mov	r1, r7
 8014312:	47c8      	blx	r9
 8014314:	6830      	ldr	r0, [r6, #0]
 8014316:	4639      	mov	r1, r7
 8014318:	47c8      	blx	r9
 801431a:	2300      	movs	r3, #0
 801431c:	e9c6 3300 	strd	r3, r3, [r6]
 8014320:	4640      	mov	r0, r8
 8014322:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014326:	4698      	mov	r8, r3
 8014328:	e7d0      	b.n	80142cc <__cleanup_context+0x28>
 801432a:	3401      	adds	r4, #1
 801432c:	f145 0500 	adc.w	r5, r5, #0
 8014330:	4294      	cmp	r4, r2
 8014332:	eb75 010c 	sbcs.w	r1, r5, ip
 8014336:	dbda      	blt.n	80142ee <__cleanup_context+0x4a>
 8014338:	e7e9      	b.n	801430e <__cleanup_context+0x6a>
 801433a:	4680      	mov	r8, r0
 801433c:	2300      	movs	r3, #0
 801433e:	e9c6 3300 	strd	r3, r3, [r6]
 8014342:	4640      	mov	r0, r8
 8014344:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014348:	f1b8 0f00 	cmp.w	r8, #0
 801434c:	d005      	beq.n	801435a <__cleanup_context+0xb6>
 801434e:	f7fb f913 	bl	800f578 <rcutils_reset_error>
 8014352:	e7c1      	b.n	80142d8 <__cleanup_context+0x34>
 8014354:	f7fb f910 	bl	800f578 <rcutils_reset_error>
 8014358:	e7b7      	b.n	80142ca <__cleanup_context+0x26>
 801435a:	f7ff ff83 	bl	8014264 <rcl_convert_rmw_ret_to_rcl_ret>
 801435e:	4680      	mov	r8, r0
 8014360:	e7f5      	b.n	801434e <__cleanup_context+0xaa>
 8014362:	bf00      	nop

08014364 <rcl_init>:
 8014364:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014368:	1e04      	subs	r4, r0, #0
 801436a:	b0a5      	sub	sp, #148	@ 0x94
 801436c:	460d      	mov	r5, r1
 801436e:	4617      	mov	r7, r2
 8014370:	461e      	mov	r6, r3
 8014372:	dd13      	ble.n	801439c <rcl_init+0x38>
 8014374:	b161      	cbz	r1, 8014390 <rcl_init+0x2c>
 8014376:	f1a1 0e04 	sub.w	lr, r1, #4
 801437a:	f04f 0c00 	mov.w	ip, #0
 801437e:	e001      	b.n	8014384 <rcl_init+0x20>
 8014380:	4564      	cmp	r4, ip
 8014382:	d00d      	beq.n	80143a0 <rcl_init+0x3c>
 8014384:	f85e 0f04 	ldr.w	r0, [lr, #4]!
 8014388:	f10c 0c01 	add.w	ip, ip, #1
 801438c:	2800      	cmp	r0, #0
 801438e:	d1f7      	bne.n	8014380 <rcl_init+0x1c>
 8014390:	f04f 080b 	mov.w	r8, #11
 8014394:	4640      	mov	r0, r8
 8014396:	b025      	add	sp, #148	@ 0x94
 8014398:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801439c:	2900      	cmp	r1, #0
 801439e:	d1f7      	bne.n	8014390 <rcl_init+0x2c>
 80143a0:	2f00      	cmp	r7, #0
 80143a2:	d0f5      	beq.n	8014390 <rcl_init+0x2c>
 80143a4:	683b      	ldr	r3, [r7, #0]
 80143a6:	2b00      	cmp	r3, #0
 80143a8:	d0f2      	beq.n	8014390 <rcl_init+0x2c>
 80143aa:	469c      	mov	ip, r3
 80143ac:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80143b0:	f10d 0e7c 	add.w	lr, sp, #124	@ 0x7c
 80143b4:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80143b8:	f8dc 3000 	ldr.w	r3, [ip]
 80143bc:	f8ce 3000 	str.w	r3, [lr]
 80143c0:	a81f      	add	r0, sp, #124	@ 0x7c
 80143c2:	f7fb f8ad 	bl	800f520 <rcutils_allocator_is_valid>
 80143c6:	2800      	cmp	r0, #0
 80143c8:	d0e2      	beq.n	8014390 <rcl_init+0x2c>
 80143ca:	2e00      	cmp	r6, #0
 80143cc:	d0e0      	beq.n	8014390 <rcl_init+0x2c>
 80143ce:	6833      	ldr	r3, [r6, #0]
 80143d0:	2b00      	cmp	r3, #0
 80143d2:	d173      	bne.n	80144bc <rcl_init+0x158>
 80143d4:	e9dd 3222 	ldrd	r3, r2, [sp, #136]	@ 0x88
 80143d8:	2198      	movs	r1, #152	@ 0x98
 80143da:	2001      	movs	r0, #1
 80143dc:	4798      	blx	r3
 80143de:	4680      	mov	r8, r0
 80143e0:	6030      	str	r0, [r6, #0]
 80143e2:	2800      	cmp	r0, #0
 80143e4:	f000 80ac 	beq.w	8014540 <rcl_init+0x1dc>
 80143e8:	a802      	add	r0, sp, #8
 80143ea:	f003 f965 	bl	80176b8 <rmw_get_zero_initialized_context>
 80143ee:	a902      	add	r1, sp, #8
 80143f0:	f108 0028 	add.w	r0, r8, #40	@ 0x28
 80143f4:	2270      	movs	r2, #112	@ 0x70
 80143f6:	f008 fd50 	bl	801ce9a <memcpy>
 80143fa:	f10d 0e7c 	add.w	lr, sp, #124	@ 0x7c
 80143fe:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8014402:	f8d6 8000 	ldr.w	r8, [r6]
 8014406:	46c4      	mov	ip, r8
 8014408:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801440c:	f8de 3000 	ldr.w	r3, [lr]
 8014410:	f8cc 3000 	str.w	r3, [ip]
 8014414:	f108 0114 	add.w	r1, r8, #20
 8014418:	4638      	mov	r0, r7
 801441a:	f000 f92f 	bl	801467c <rcl_init_options_copy>
 801441e:	4680      	mov	r8, r0
 8014420:	2800      	cmp	r0, #0
 8014422:	d147      	bne.n	80144b4 <rcl_init+0x150>
 8014424:	f8d6 9000 	ldr.w	r9, [r6]
 8014428:	ea4f 7ae4 	mov.w	sl, r4, asr #31
 801442c:	f8c9 0020 	str.w	r0, [r9, #32]
 8014430:	f8c9 4018 	str.w	r4, [r9, #24]
 8014434:	f8c9 a01c 	str.w	sl, [r9, #28]
 8014438:	2c00      	cmp	r4, #0
 801443a:	d047      	beq.n	80144cc <rcl_init+0x168>
 801443c:	2d00      	cmp	r5, #0
 801443e:	d045      	beq.n	80144cc <rcl_init+0x168>
 8014440:	e9dd 3222 	ldrd	r3, r2, [sp, #136]	@ 0x88
 8014444:	2104      	movs	r1, #4
 8014446:	4620      	mov	r0, r4
 8014448:	4798      	blx	r3
 801444a:	f8c9 0020 	str.w	r0, [r9, #32]
 801444e:	f8d6 9000 	ldr.w	r9, [r6]
 8014452:	f8d9 b020 	ldr.w	fp, [r9, #32]
 8014456:	f1bb 0f00 	cmp.w	fp, #0
 801445a:	d029      	beq.n	80144b0 <rcl_init+0x14c>
 801445c:	2c01      	cmp	r4, #1
 801445e:	f17a 0300 	sbcs.w	r3, sl, #0
 8014462:	db33      	blt.n	80144cc <rcl_init+0x168>
 8014464:	f04f 0800 	mov.w	r8, #0
 8014468:	3d04      	subs	r5, #4
 801446a:	46c1      	mov	r9, r8
 801446c:	e00d      	b.n	801448a <rcl_init+0x126>
 801446e:	6829      	ldr	r1, [r5, #0]
 8014470:	f008 fd13 	bl	801ce9a <memcpy>
 8014474:	f118 0801 	adds.w	r8, r8, #1
 8014478:	f149 0900 	adc.w	r9, r9, #0
 801447c:	45ca      	cmp	sl, r9
 801447e:	bf08      	it	eq
 8014480:	4544      	cmpeq	r4, r8
 8014482:	d021      	beq.n	80144c8 <rcl_init+0x164>
 8014484:	6833      	ldr	r3, [r6, #0]
 8014486:	f8d3 b020 	ldr.w	fp, [r3, #32]
 801448a:	f855 0f04 	ldr.w	r0, [r5, #4]!
 801448e:	f7eb ff07 	bl	80002a0 <strlen>
 8014492:	1c42      	adds	r2, r0, #1
 8014494:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8014496:	9923      	ldr	r1, [sp, #140]	@ 0x8c
 8014498:	9201      	str	r2, [sp, #4]
 801449a:	4610      	mov	r0, r2
 801449c:	4798      	blx	r3
 801449e:	6833      	ldr	r3, [r6, #0]
 80144a0:	f84b 0028 	str.w	r0, [fp, r8, lsl #2]
 80144a4:	6a1b      	ldr	r3, [r3, #32]
 80144a6:	9a01      	ldr	r2, [sp, #4]
 80144a8:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80144ac:	2800      	cmp	r0, #0
 80144ae:	d1de      	bne.n	801446e <rcl_init+0x10a>
 80144b0:	f04f 080a 	mov.w	r8, #10
 80144b4:	4630      	mov	r0, r6
 80144b6:	f7ff fef5 	bl	80142a4 <__cleanup_context>
 80144ba:	e76b      	b.n	8014394 <rcl_init+0x30>
 80144bc:	f04f 0864 	mov.w	r8, #100	@ 0x64
 80144c0:	4640      	mov	r0, r8
 80144c2:	b025      	add	sp, #148	@ 0x94
 80144c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80144c8:	f8d6 9000 	ldr.w	r9, [r6]
 80144cc:	4a26      	ldr	r2, [pc, #152]	@ (8014568 <rcl_init+0x204>)
 80144ce:	6813      	ldr	r3, [r2, #0]
 80144d0:	3301      	adds	r3, #1
 80144d2:	d030      	beq.n	8014536 <rcl_init+0x1d2>
 80144d4:	461d      	mov	r5, r3
 80144d6:	2000      	movs	r0, #0
 80144d8:	4619      	mov	r1, r3
 80144da:	f8d9 4014 	ldr.w	r4, [r9, #20]
 80144de:	6073      	str	r3, [r6, #4]
 80144e0:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80144e2:	6011      	str	r1, [r2, #0]
 80144e4:	3301      	adds	r3, #1
 80144e6:	e9c4 5006 	strd	r5, r0, [r4, #24]
 80144ea:	d033      	beq.n	8014554 <rcl_init+0x1f0>
 80144ec:	683b      	ldr	r3, [r7, #0]
 80144ee:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80144f2:	f104 0530 	add.w	r5, r4, #48	@ 0x30
 80144f6:	b333      	cbz	r3, 8014546 <rcl_init+0x1e2>
 80144f8:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80144fa:	f894 0030 	ldrb.w	r0, [r4, #48]	@ 0x30
 80144fe:	b953      	cbnz	r3, 8014516 <rcl_init+0x1b2>
 8014500:	2801      	cmp	r0, #1
 8014502:	d008      	beq.n	8014516 <rcl_init+0x1b2>
 8014504:	a91f      	add	r1, sp, #124	@ 0x7c
 8014506:	4628      	mov	r0, r5
 8014508:	f006 fee0 	bl	801b2cc <rcl_get_discovery_static_peers>
 801450c:	4680      	mov	r8, r0
 801450e:	2800      	cmp	r0, #0
 8014510:	d1d0      	bne.n	80144b4 <rcl_init+0x150>
 8014512:	f894 0030 	ldrb.w	r0, [r4, #48]	@ 0x30
 8014516:	f006 fecf 	bl	801b2b8 <rcl_automatic_discovery_range_to_string>
 801451a:	6831      	ldr	r1, [r6, #0]
 801451c:	6948      	ldr	r0, [r1, #20]
 801451e:	3128      	adds	r1, #40	@ 0x28
 8014520:	3018      	adds	r0, #24
 8014522:	f003 fc43 	bl	8017dac <rmw_init>
 8014526:	4680      	mov	r8, r0
 8014528:	2800      	cmp	r0, #0
 801452a:	f43f af33 	beq.w	8014394 <rcl_init+0x30>
 801452e:	f7ff fe99 	bl	8014264 <rcl_convert_rmw_ret_to_rcl_ret>
 8014532:	4680      	mov	r8, r0
 8014534:	e7be      	b.n	80144b4 <rcl_init+0x150>
 8014536:	2101      	movs	r1, #1
 8014538:	4618      	mov	r0, r3
 801453a:	460d      	mov	r5, r1
 801453c:	460b      	mov	r3, r1
 801453e:	e7cc      	b.n	80144da <rcl_init+0x176>
 8014540:	f04f 080a 	mov.w	r8, #10
 8014544:	e726      	b.n	8014394 <rcl_init+0x30>
 8014546:	4628      	mov	r0, r5
 8014548:	f006 fe74 	bl	801b234 <rcl_get_automatic_discovery_range>
 801454c:	4680      	mov	r8, r0
 801454e:	2800      	cmp	r0, #0
 8014550:	d0d2      	beq.n	80144f8 <rcl_init+0x194>
 8014552:	e7af      	b.n	80144b4 <rcl_init+0x150>
 8014554:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8014558:	f006 ff22 	bl	801b3a0 <rcl_get_default_domain_id>
 801455c:	4680      	mov	r8, r0
 801455e:	2800      	cmp	r0, #0
 8014560:	d1a8      	bne.n	80144b4 <rcl_init+0x150>
 8014562:	6833      	ldr	r3, [r6, #0]
 8014564:	695c      	ldr	r4, [r3, #20]
 8014566:	e7c1      	b.n	80144ec <rcl_init+0x188>
 8014568:	200111d8 	.word	0x200111d8

0801456c <rcl_get_zero_initialized_init_options>:
 801456c:	2000      	movs	r0, #0
 801456e:	4770      	bx	lr

08014570 <rcl_init_options_init>:
 8014570:	b084      	sub	sp, #16
 8014572:	b570      	push	{r4, r5, r6, lr}
 8014574:	b09e      	sub	sp, #120	@ 0x78
 8014576:	ad23      	add	r5, sp, #140	@ 0x8c
 8014578:	e885 000e 	stmia.w	r5, {r1, r2, r3}
 801457c:	2800      	cmp	r0, #0
 801457e:	d046      	beq.n	801460e <rcl_init_options_init+0x9e>
 8014580:	6803      	ldr	r3, [r0, #0]
 8014582:	4604      	mov	r4, r0
 8014584:	b133      	cbz	r3, 8014594 <rcl_init_options_init+0x24>
 8014586:	2564      	movs	r5, #100	@ 0x64
 8014588:	4628      	mov	r0, r5
 801458a:	b01e      	add	sp, #120	@ 0x78
 801458c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8014590:	b004      	add	sp, #16
 8014592:	4770      	bx	lr
 8014594:	4628      	mov	r0, r5
 8014596:	f7fa ffc3 	bl	800f520 <rcutils_allocator_is_valid>
 801459a:	2800      	cmp	r0, #0
 801459c:	d037      	beq.n	801460e <rcl_init_options_init+0x9e>
 801459e:	46ae      	mov	lr, r5
 80145a0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80145a4:	f10d 0c64 	add.w	ip, sp, #100	@ 0x64
 80145a8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80145ac:	f8de 3000 	ldr.w	r3, [lr]
 80145b0:	f8cc 3000 	str.w	r3, [ip]
 80145b4:	9927      	ldr	r1, [sp, #156]	@ 0x9c
 80145b6:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80145b8:	2070      	movs	r0, #112	@ 0x70
 80145ba:	4798      	blx	r3
 80145bc:	4606      	mov	r6, r0
 80145be:	6020      	str	r0, [r4, #0]
 80145c0:	b338      	cbz	r0, 8014612 <rcl_init_options_init+0xa2>
 80145c2:	f10d 0c64 	add.w	ip, sp, #100	@ 0x64
 80145c6:	4686      	mov	lr, r0
 80145c8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80145cc:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80145d0:	f8dc 3000 	ldr.w	r3, [ip]
 80145d4:	f8ce 3000 	str.w	r3, [lr]
 80145d8:	a802      	add	r0, sp, #8
 80145da:	f003 f877 	bl	80176cc <rmw_get_zero_initialized_init_options>
 80145de:	2258      	movs	r2, #88	@ 0x58
 80145e0:	a902      	add	r1, sp, #8
 80145e2:	f106 0018 	add.w	r0, r6, #24
 80145e6:	f008 fc58 	bl	801ce9a <memcpy>
 80145ea:	ab26      	add	r3, sp, #152	@ 0x98
 80145ec:	e893 0003 	ldmia.w	r3, {r0, r1}
 80145f0:	6826      	ldr	r6, [r4, #0]
 80145f2:	e88d 0003 	stmia.w	sp, {r0, r1}
 80145f6:	f106 0018 	add.w	r0, r6, #24
 80145fa:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 80145fe:	f003 fae5 	bl	8017bcc <rmw_init_options_init>
 8014602:	4605      	mov	r5, r0
 8014604:	b938      	cbnz	r0, 8014616 <rcl_init_options_init+0xa6>
 8014606:	6823      	ldr	r3, [r4, #0]
 8014608:	f883 0030 	strb.w	r0, [r3, #48]	@ 0x30
 801460c:	e7bc      	b.n	8014588 <rcl_init_options_init+0x18>
 801460e:	250b      	movs	r5, #11
 8014610:	e7ba      	b.n	8014588 <rcl_init_options_init+0x18>
 8014612:	250a      	movs	r5, #10
 8014614:	e7b8      	b.n	8014588 <rcl_init_options_init+0x18>
 8014616:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8014618:	9927      	ldr	r1, [sp, #156]	@ 0x9c
 801461a:	6820      	ldr	r0, [r4, #0]
 801461c:	4798      	blx	r3
 801461e:	4628      	mov	r0, r5
 8014620:	f7ff fe20 	bl	8014264 <rcl_convert_rmw_ret_to_rcl_ret>
 8014624:	4605      	mov	r5, r0
 8014626:	e7af      	b.n	8014588 <rcl_init_options_init+0x18>

08014628 <rcl_init_options_fini>:
 8014628:	b530      	push	{r4, r5, lr}
 801462a:	b087      	sub	sp, #28
 801462c:	b1f0      	cbz	r0, 801466c <rcl_init_options_fini+0x44>
 801462e:	6803      	ldr	r3, [r0, #0]
 8014630:	4604      	mov	r4, r0
 8014632:	b1db      	cbz	r3, 801466c <rcl_init_options_fini+0x44>
 8014634:	469c      	mov	ip, r3
 8014636:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801463a:	f10d 0e04 	add.w	lr, sp, #4
 801463e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8014642:	f8dc 3000 	ldr.w	r3, [ip]
 8014646:	f8ce 3000 	str.w	r3, [lr]
 801464a:	a801      	add	r0, sp, #4
 801464c:	f7fa ff68 	bl	800f520 <rcutils_allocator_is_valid>
 8014650:	b160      	cbz	r0, 801466c <rcl_init_options_fini+0x44>
 8014652:	6820      	ldr	r0, [r4, #0]
 8014654:	3018      	adds	r0, #24
 8014656:	f003 fb6b 	bl	8017d30 <rmw_init_options_fini>
 801465a:	4605      	mov	r5, r0
 801465c:	b950      	cbnz	r0, 8014674 <rcl_init_options_fini+0x4c>
 801465e:	6820      	ldr	r0, [r4, #0]
 8014660:	9b02      	ldr	r3, [sp, #8]
 8014662:	9905      	ldr	r1, [sp, #20]
 8014664:	4798      	blx	r3
 8014666:	4628      	mov	r0, r5
 8014668:	b007      	add	sp, #28
 801466a:	bd30      	pop	{r4, r5, pc}
 801466c:	250b      	movs	r5, #11
 801466e:	4628      	mov	r0, r5
 8014670:	b007      	add	sp, #28
 8014672:	bd30      	pop	{r4, r5, pc}
 8014674:	f7ff fdf6 	bl	8014264 <rcl_convert_rmw_ret_to_rcl_ret>
 8014678:	4605      	mov	r5, r0
 801467a:	e7f8      	b.n	801466e <rcl_init_options_fini+0x46>

0801467c <rcl_init_options_copy>:
 801467c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801467e:	b09d      	sub	sp, #116	@ 0x74
 8014680:	2800      	cmp	r0, #0
 8014682:	d04a      	beq.n	801471a <rcl_init_options_copy+0x9e>
 8014684:	4604      	mov	r4, r0
 8014686:	6800      	ldr	r0, [r0, #0]
 8014688:	2800      	cmp	r0, #0
 801468a:	d046      	beq.n	801471a <rcl_init_options_copy+0x9e>
 801468c:	460d      	mov	r5, r1
 801468e:	f7fa ff47 	bl	800f520 <rcutils_allocator_is_valid>
 8014692:	2800      	cmp	r0, #0
 8014694:	d041      	beq.n	801471a <rcl_init_options_copy+0x9e>
 8014696:	2d00      	cmp	r5, #0
 8014698:	d03f      	beq.n	801471a <rcl_init_options_copy+0x9e>
 801469a:	682b      	ldr	r3, [r5, #0]
 801469c:	b11b      	cbz	r3, 80146a6 <rcl_init_options_copy+0x2a>
 801469e:	2464      	movs	r4, #100	@ 0x64
 80146a0:	4620      	mov	r0, r4
 80146a2:	b01d      	add	sp, #116	@ 0x74
 80146a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80146a6:	6826      	ldr	r6, [r4, #0]
 80146a8:	46b6      	mov	lr, r6
 80146aa:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80146ae:	f10d 0c5c 	add.w	ip, sp, #92	@ 0x5c
 80146b2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80146b6:	f8de 3000 	ldr.w	r3, [lr]
 80146ba:	6837      	ldr	r7, [r6, #0]
 80146bc:	f8cc 3000 	str.w	r3, [ip]
 80146c0:	4619      	mov	r1, r3
 80146c2:	2070      	movs	r0, #112	@ 0x70
 80146c4:	47b8      	blx	r7
 80146c6:	4606      	mov	r6, r0
 80146c8:	6028      	str	r0, [r5, #0]
 80146ca:	b350      	cbz	r0, 8014722 <rcl_init_options_copy+0xa6>
 80146cc:	f10d 0c5c 	add.w	ip, sp, #92	@ 0x5c
 80146d0:	4686      	mov	lr, r0
 80146d2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80146d6:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80146da:	f8dc 3000 	ldr.w	r3, [ip]
 80146de:	f8ce 3000 	str.w	r3, [lr]
 80146e2:	4668      	mov	r0, sp
 80146e4:	f002 fff2 	bl	80176cc <rmw_get_zero_initialized_init_options>
 80146e8:	2258      	movs	r2, #88	@ 0x58
 80146ea:	4669      	mov	r1, sp
 80146ec:	f106 0018 	add.w	r0, r6, #24
 80146f0:	f008 fbd3 	bl	801ce9a <memcpy>
 80146f4:	6820      	ldr	r0, [r4, #0]
 80146f6:	6829      	ldr	r1, [r5, #0]
 80146f8:	3018      	adds	r0, #24
 80146fa:	3118      	adds	r1, #24
 80146fc:	f003 fac8 	bl	8017c90 <rmw_init_options_copy>
 8014700:	4604      	mov	r4, r0
 8014702:	2800      	cmp	r0, #0
 8014704:	d0cc      	beq.n	80146a0 <rcl_init_options_copy+0x24>
 8014706:	f7fa ff1f 	bl	800f548 <rcutils_get_error_string>
 801470a:	f7fa ff35 	bl	800f578 <rcutils_reset_error>
 801470e:	4628      	mov	r0, r5
 8014710:	f7ff ff8a 	bl	8014628 <rcl_init_options_fini>
 8014714:	b138      	cbz	r0, 8014726 <rcl_init_options_copy+0xaa>
 8014716:	4604      	mov	r4, r0
 8014718:	e7c2      	b.n	80146a0 <rcl_init_options_copy+0x24>
 801471a:	240b      	movs	r4, #11
 801471c:	4620      	mov	r0, r4
 801471e:	b01d      	add	sp, #116	@ 0x74
 8014720:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014722:	240a      	movs	r4, #10
 8014724:	e7bc      	b.n	80146a0 <rcl_init_options_copy+0x24>
 8014726:	4620      	mov	r0, r4
 8014728:	b01d      	add	sp, #116	@ 0x74
 801472a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 801472e:	f7ff bd99 	b.w	8014264 <rcl_convert_rmw_ret_to_rcl_ret>
 8014732:	bf00      	nop

08014734 <rcl_get_zero_initialized_node>:
 8014734:	4a03      	ldr	r2, [pc, #12]	@ (8014744 <rcl_get_zero_initialized_node+0x10>)
 8014736:	4603      	mov	r3, r0
 8014738:	e892 0003 	ldmia.w	r2, {r0, r1}
 801473c:	e883 0003 	stmia.w	r3, {r0, r1}
 8014740:	4618      	mov	r0, r3
 8014742:	4770      	bx	lr
 8014744:	08020350 	.word	0x08020350

08014748 <rcl_node_init>:
 8014748:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801474c:	b0ab      	sub	sp, #172	@ 0xac
 801474e:	4604      	mov	r4, r0
 8014750:	9d34      	ldr	r5, [sp, #208]	@ 0xd0
 8014752:	a825      	add	r0, sp, #148	@ 0x94
 8014754:	4689      	mov	r9, r1
 8014756:	4690      	mov	r8, r2
 8014758:	461f      	mov	r7, r3
 801475a:	f007 f893 	bl	801b884 <rcl_guard_condition_get_default_options>
 801475e:	2d00      	cmp	r5, #0
 8014760:	f000 80d8 	beq.w	8014914 <rcl_node_init+0x1cc>
 8014764:	4628      	mov	r0, r5
 8014766:	f7fa fedb 	bl	800f520 <rcutils_allocator_is_valid>
 801476a:	2800      	cmp	r0, #0
 801476c:	f000 80d2 	beq.w	8014914 <rcl_node_init+0x1cc>
 8014770:	f1b9 0f00 	cmp.w	r9, #0
 8014774:	f000 80ce 	beq.w	8014914 <rcl_node_init+0x1cc>
 8014778:	f1b8 0f00 	cmp.w	r8, #0
 801477c:	f000 80ca 	beq.w	8014914 <rcl_node_init+0x1cc>
 8014780:	2c00      	cmp	r4, #0
 8014782:	f000 80c7 	beq.w	8014914 <rcl_node_init+0x1cc>
 8014786:	6866      	ldr	r6, [r4, #4]
 8014788:	2e00      	cmp	r6, #0
 801478a:	f040 80ca 	bne.w	8014922 <rcl_node_init+0x1da>
 801478e:	2f00      	cmp	r7, #0
 8014790:	f000 80c0 	beq.w	8014914 <rcl_node_init+0x1cc>
 8014794:	4638      	mov	r0, r7
 8014796:	f7ff fd7f 	bl	8014298 <rcl_context_is_valid>
 801479a:	2800      	cmp	r0, #0
 801479c:	f000 80bf 	beq.w	801491e <rcl_node_init+0x1d6>
 80147a0:	4632      	mov	r2, r6
 80147a2:	a924      	add	r1, sp, #144	@ 0x90
 80147a4:	4648      	mov	r0, r9
 80147a6:	9624      	str	r6, [sp, #144]	@ 0x90
 80147a8:	f003 f92c 	bl	8017a04 <rmw_validate_node_name>
 80147ac:	4606      	mov	r6, r0
 80147ae:	2800      	cmp	r0, #0
 80147b0:	f040 80b1 	bne.w	8014916 <rcl_node_init+0x1ce>
 80147b4:	9824      	ldr	r0, [sp, #144]	@ 0x90
 80147b6:	2800      	cmp	r0, #0
 80147b8:	f040 8104 	bne.w	80149c4 <rcl_node_init+0x27c>
 80147bc:	f898 3000 	ldrb.w	r3, [r8]
 80147c0:	2b00      	cmp	r3, #0
 80147c2:	f000 80f0 	beq.w	80149a6 <rcl_node_init+0x25e>
 80147c6:	2b2f      	cmp	r3, #47	@ 0x2f
 80147c8:	f000 80b0 	beq.w	801492c <rcl_node_init+0x1e4>
 80147cc:	4b85      	ldr	r3, [pc, #532]	@ (80149e4 <rcl_node_init+0x29c>)
 80147ce:	f8cd 800c 	str.w	r8, [sp, #12]
 80147d2:	9302      	str	r3, [sp, #8]
 80147d4:	692b      	ldr	r3, [r5, #16]
 80147d6:	9300      	str	r3, [sp, #0]
 80147d8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80147dc:	9301      	str	r3, [sp, #4]
 80147de:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80147e2:	f002 fccf 	bl	8017184 <rcutils_format_string_limit>
 80147e6:	4680      	mov	r8, r0
 80147e8:	f1b8 0f00 	cmp.w	r8, #0
 80147ec:	f000 80e8 	beq.w	80149c0 <rcl_node_init+0x278>
 80147f0:	2200      	movs	r2, #0
 80147f2:	a924      	add	r1, sp, #144	@ 0x90
 80147f4:	4640      	mov	r0, r8
 80147f6:	9224      	str	r2, [sp, #144]	@ 0x90
 80147f8:	f003 f8e6 	bl	80179c8 <rmw_validate_namespace>
 80147fc:	4606      	mov	r6, r0
 80147fe:	2800      	cmp	r0, #0
 8014800:	f040 80a4 	bne.w	801494c <rcl_node_init+0x204>
 8014804:	9824      	ldr	r0, [sp, #144]	@ 0x90
 8014806:	2800      	cmp	r0, #0
 8014808:	f040 809d 	bne.w	8014946 <rcl_node_init+0x1fe>
 801480c:	e9d5 3203 	ldrd	r3, r2, [r5, #12]
 8014810:	2178      	movs	r1, #120	@ 0x78
 8014812:	2001      	movs	r0, #1
 8014814:	4798      	blx	r3
 8014816:	4606      	mov	r6, r0
 8014818:	6060      	str	r0, [r4, #4]
 801481a:	2800      	cmp	r0, #0
 801481c:	f000 80d6 	beq.w	80149cc <rcl_node_init+0x284>
 8014820:	a80a      	add	r0, sp, #40	@ 0x28
 8014822:	f000 f92f 	bl	8014a84 <rcl_node_get_default_options>
 8014826:	a90a      	add	r1, sp, #40	@ 0x28
 8014828:	4630      	mov	r0, r6
 801482a:	2268      	movs	r2, #104	@ 0x68
 801482c:	f008 fb35 	bl	801ce9a <memcpy>
 8014830:	6861      	ldr	r1, [r4, #4]
 8014832:	6027      	str	r7, [r4, #0]
 8014834:	4628      	mov	r0, r5
 8014836:	f000 f933 	bl	8014aa0 <rcl_node_options_copy>
 801483a:	4606      	mov	r6, r0
 801483c:	2800      	cmp	r0, #0
 801483e:	f040 8085 	bne.w	801494c <rcl_node_init+0x204>
 8014842:	4640      	mov	r0, r8
 8014844:	f7eb fd2c 	bl	80002a0 <strlen>
 8014848:	eb08 0300 	add.w	r3, r8, r0
 801484c:	6866      	ldr	r6, [r4, #4]
 801484e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8014852:	e9cd 8903 	strd	r8, r9, [sp, #12]
 8014856:	2b2f      	cmp	r3, #47	@ 0x2f
 8014858:	bf0c      	ite	eq
 801485a:	4b63      	ldreq	r3, [pc, #396]	@ (80149e8 <rcl_node_init+0x2a0>)
 801485c:	4b63      	ldrne	r3, [pc, #396]	@ (80149ec <rcl_node_init+0x2a4>)
 801485e:	9302      	str	r3, [sp, #8]
 8014860:	692b      	ldr	r3, [r5, #16]
 8014862:	9300      	str	r3, [sp, #0]
 8014864:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8014868:	9301      	str	r3, [sp, #4]
 801486a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 801486e:	f002 fc89 	bl	8017184 <rcutils_format_string_limit>
 8014872:	6863      	ldr	r3, [r4, #4]
 8014874:	6770      	str	r0, [r6, #116]	@ 0x74
 8014876:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8014878:	2a00      	cmp	r2, #0
 801487a:	f000 80a9 	beq.w	80149d0 <rcl_node_init+0x288>
 801487e:	6822      	ldr	r2, [r4, #0]
 8014880:	9307      	str	r3, [sp, #28]
 8014882:	6810      	ldr	r0, [r2, #0]
 8014884:	4649      	mov	r1, r9
 8014886:	3028      	adds	r0, #40	@ 0x28
 8014888:	4642      	mov	r2, r8
 801488a:	f003 fce7 	bl	801825c <rmw_create_node>
 801488e:	9b07      	ldr	r3, [sp, #28]
 8014890:	6698      	str	r0, [r3, #104]	@ 0x68
 8014892:	6863      	ldr	r3, [r4, #4]
 8014894:	6e98      	ldr	r0, [r3, #104]	@ 0x68
 8014896:	2800      	cmp	r0, #0
 8014898:	f000 809d 	beq.w	80149d6 <rcl_node_init+0x28e>
 801489c:	f003 fd70 	bl	8018380 <rmw_node_get_graph_guard_condition>
 80148a0:	4681      	mov	r9, r0
 80148a2:	2800      	cmp	r0, #0
 80148a4:	f000 809c 	beq.w	80149e0 <rcl_node_init+0x298>
 80148a8:	682b      	ldr	r3, [r5, #0]
 80148aa:	6929      	ldr	r1, [r5, #16]
 80148ac:	6866      	ldr	r6, [r4, #4]
 80148ae:	2008      	movs	r0, #8
 80148b0:	4798      	blx	r3
 80148b2:	6863      	ldr	r3, [r4, #4]
 80148b4:	66f0      	str	r0, [r6, #108]	@ 0x6c
 80148b6:	f8d3 a06c 	ldr.w	sl, [r3, #108]	@ 0x6c
 80148ba:	f1ba 0f00 	cmp.w	sl, #0
 80148be:	f000 808d 	beq.w	80149dc <rcl_node_init+0x294>
 80148c2:	f10d 0b20 	add.w	fp, sp, #32
 80148c6:	4658      	mov	r0, fp
 80148c8:	f006 ff04 	bl	801b6d4 <rcl_get_zero_initialized_guard_condition>
 80148cc:	e89b 0003 	ldmia.w	fp, {r0, r1}
 80148d0:	6863      	ldr	r3, [r4, #4]
 80148d2:	46ac      	mov	ip, r5
 80148d4:	f8d3 e06c 	ldr.w	lr, [r3, #108]	@ 0x6c
 80148d8:	e88a 0003 	stmia.w	sl, {r0, r1}
 80148dc:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80148e0:	ae25      	add	r6, sp, #148	@ 0x94
 80148e2:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80148e4:	f8dc 3000 	ldr.w	r3, [ip]
 80148e8:	6033      	str	r3, [r6, #0]
 80148ea:	ab2a      	add	r3, sp, #168	@ 0xa8
 80148ec:	e913 000f 	ldmdb	r3, {r0, r1, r2, r3}
 80148f0:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 80148f4:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 80148f6:	463a      	mov	r2, r7
 80148f8:	4649      	mov	r1, r9
 80148fa:	4670      	mov	r0, lr
 80148fc:	f006 ff40 	bl	801b780 <rcl_guard_condition_init_from_rmw>
 8014900:	4606      	mov	r6, r0
 8014902:	bb18      	cbnz	r0, 801494c <rcl_node_init+0x204>
 8014904:	686b      	ldr	r3, [r5, #4]
 8014906:	6929      	ldr	r1, [r5, #16]
 8014908:	4798      	blx	r3
 801490a:	686b      	ldr	r3, [r5, #4]
 801490c:	6929      	ldr	r1, [r5, #16]
 801490e:	4640      	mov	r0, r8
 8014910:	4798      	blx	r3
 8014912:	e000      	b.n	8014916 <rcl_node_init+0x1ce>
 8014914:	260b      	movs	r6, #11
 8014916:	4630      	mov	r0, r6
 8014918:	b02b      	add	sp, #172	@ 0xac
 801491a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801491e:	2665      	movs	r6, #101	@ 0x65
 8014920:	e7f9      	b.n	8014916 <rcl_node_init+0x1ce>
 8014922:	2664      	movs	r6, #100	@ 0x64
 8014924:	4630      	mov	r0, r6
 8014926:	b02b      	add	sp, #172	@ 0xac
 8014928:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801492c:	f105 030c 	add.w	r3, r5, #12
 8014930:	e893 0003 	ldmia.w	r3, {r0, r1}
 8014934:	e88d 0003 	stmia.w	sp, {r0, r1}
 8014938:	4640      	mov	r0, r8
 801493a:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 801493e:	f002 fd3f 	bl	80173c0 <rcutils_strdup>
 8014942:	4680      	mov	r8, r0
 8014944:	e750      	b.n	80147e8 <rcl_node_init+0xa0>
 8014946:	f003 f851 	bl	80179ec <rmw_namespace_validation_result_string>
 801494a:	26ca      	movs	r6, #202	@ 0xca
 801494c:	6863      	ldr	r3, [r4, #4]
 801494e:	b1f3      	cbz	r3, 801498e <rcl_node_init+0x246>
 8014950:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 8014952:	b138      	cbz	r0, 8014964 <rcl_node_init+0x21c>
 8014954:	f006 ff74 	bl	801b840 <rcl_guard_condition_fini>
 8014958:	6863      	ldr	r3, [r4, #4]
 801495a:	6929      	ldr	r1, [r5, #16]
 801495c:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 801495e:	686b      	ldr	r3, [r5, #4]
 8014960:	4798      	blx	r3
 8014962:	6863      	ldr	r3, [r4, #4]
 8014964:	6e98      	ldr	r0, [r3, #104]	@ 0x68
 8014966:	b110      	cbz	r0, 801496e <rcl_node_init+0x226>
 8014968:	f003 fc8e 	bl	8018288 <rmw_destroy_node>
 801496c:	6863      	ldr	r3, [r4, #4]
 801496e:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 8014970:	6929      	ldr	r1, [r5, #16]
 8014972:	686b      	ldr	r3, [r5, #4]
 8014974:	4798      	blx	r3
 8014976:	6863      	ldr	r3, [r4, #4]
 8014978:	6929      	ldr	r1, [r5, #16]
 801497a:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 801497c:	686b      	ldr	r3, [r5, #4]
 801497e:	4798      	blx	r3
 8014980:	6860      	ldr	r0, [r4, #4]
 8014982:	f000 f8ab 	bl	8014adc <rcl_node_options_fini>
 8014986:	686b      	ldr	r3, [r5, #4]
 8014988:	6929      	ldr	r1, [r5, #16]
 801498a:	6860      	ldr	r0, [r4, #4]
 801498c:	4798      	blx	r3
 801498e:	686b      	ldr	r3, [r5, #4]
 8014990:	6929      	ldr	r1, [r5, #16]
 8014992:	2000      	movs	r0, #0
 8014994:	4798      	blx	r3
 8014996:	686b      	ldr	r3, [r5, #4]
 8014998:	6929      	ldr	r1, [r5, #16]
 801499a:	4640      	mov	r0, r8
 801499c:	4798      	blx	r3
 801499e:	2300      	movs	r3, #0
 80149a0:	e9c4 3300 	strd	r3, r3, [r4]
 80149a4:	e7b7      	b.n	8014916 <rcl_node_init+0x1ce>
 80149a6:	f105 030c 	add.w	r3, r5, #12
 80149aa:	e893 0003 	ldmia.w	r3, {r0, r1}
 80149ae:	e88d 0003 	stmia.w	sp, {r0, r1}
 80149b2:	480f      	ldr	r0, [pc, #60]	@ (80149f0 <rcl_node_init+0x2a8>)
 80149b4:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 80149b8:	f002 fd02 	bl	80173c0 <rcutils_strdup>
 80149bc:	4680      	mov	r8, r0
 80149be:	e713      	b.n	80147e8 <rcl_node_init+0xa0>
 80149c0:	260a      	movs	r6, #10
 80149c2:	e7a8      	b.n	8014916 <rcl_node_init+0x1ce>
 80149c4:	f003 f86a 	bl	8017a9c <rmw_node_name_validation_result_string>
 80149c8:	26c9      	movs	r6, #201	@ 0xc9
 80149ca:	e7a4      	b.n	8014916 <rcl_node_init+0x1ce>
 80149cc:	260a      	movs	r6, #10
 80149ce:	e7de      	b.n	801498e <rcl_node_init+0x246>
 80149d0:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 80149d2:	260a      	movs	r6, #10
 80149d4:	e7bd      	b.n	8014952 <rcl_node_init+0x20a>
 80149d6:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 80149d8:	2601      	movs	r6, #1
 80149da:	e7ba      	b.n	8014952 <rcl_node_init+0x20a>
 80149dc:	260a      	movs	r6, #10
 80149de:	e7c1      	b.n	8014964 <rcl_node_init+0x21c>
 80149e0:	2601      	movs	r6, #1
 80149e2:	e7b3      	b.n	801494c <rcl_node_init+0x204>
 80149e4:	0801f924 	.word	0x0801f924
 80149e8:	0801f734 	.word	0x0801f734
 80149ec:	0801f928 	.word	0x0801f928
 80149f0:	0801f920 	.word	0x0801f920

080149f4 <rcl_node_is_valid>:
 80149f4:	b130      	cbz	r0, 8014a04 <rcl_node_is_valid+0x10>
 80149f6:	6843      	ldr	r3, [r0, #4]
 80149f8:	b123      	cbz	r3, 8014a04 <rcl_node_is_valid+0x10>
 80149fa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80149fc:	b113      	cbz	r3, 8014a04 <rcl_node_is_valid+0x10>
 80149fe:	6800      	ldr	r0, [r0, #0]
 8014a00:	f7ff bc4a 	b.w	8014298 <rcl_context_is_valid>
 8014a04:	2000      	movs	r0, #0
 8014a06:	4770      	bx	lr

08014a08 <rcl_node_get_name>:
 8014a08:	b120      	cbz	r0, 8014a14 <rcl_node_get_name+0xc>
 8014a0a:	6840      	ldr	r0, [r0, #4]
 8014a0c:	b110      	cbz	r0, 8014a14 <rcl_node_get_name+0xc>
 8014a0e:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 8014a10:	b100      	cbz	r0, 8014a14 <rcl_node_get_name+0xc>
 8014a12:	6880      	ldr	r0, [r0, #8]
 8014a14:	4770      	bx	lr
 8014a16:	bf00      	nop

08014a18 <rcl_node_get_namespace>:
 8014a18:	b120      	cbz	r0, 8014a24 <rcl_node_get_namespace+0xc>
 8014a1a:	6840      	ldr	r0, [r0, #4]
 8014a1c:	b110      	cbz	r0, 8014a24 <rcl_node_get_namespace+0xc>
 8014a1e:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 8014a20:	b100      	cbz	r0, 8014a24 <rcl_node_get_namespace+0xc>
 8014a22:	68c0      	ldr	r0, [r0, #12]
 8014a24:	4770      	bx	lr
 8014a26:	bf00      	nop

08014a28 <rcl_node_get_options>:
 8014a28:	b128      	cbz	r0, 8014a36 <rcl_node_get_options+0xe>
 8014a2a:	6840      	ldr	r0, [r0, #4]
 8014a2c:	b118      	cbz	r0, 8014a36 <rcl_node_get_options+0xe>
 8014a2e:	6e83      	ldr	r3, [r0, #104]	@ 0x68
 8014a30:	2b00      	cmp	r3, #0
 8014a32:	bf08      	it	eq
 8014a34:	2000      	moveq	r0, #0
 8014a36:	4770      	bx	lr

08014a38 <rcl_node_get_rmw_handle>:
 8014a38:	b110      	cbz	r0, 8014a40 <rcl_node_get_rmw_handle+0x8>
 8014a3a:	6840      	ldr	r0, [r0, #4]
 8014a3c:	b100      	cbz	r0, 8014a40 <rcl_node_get_rmw_handle+0x8>
 8014a3e:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 8014a40:	4770      	bx	lr
 8014a42:	bf00      	nop

08014a44 <rcl_get_disable_loaned_message>:
 8014a44:	b510      	push	{r4, lr}
 8014a46:	b082      	sub	sp, #8
 8014a48:	2300      	movs	r3, #0
 8014a4a:	9301      	str	r3, [sp, #4]
 8014a4c:	b1a0      	cbz	r0, 8014a78 <rcl_get_disable_loaned_message+0x34>
 8014a4e:	4604      	mov	r4, r0
 8014a50:	a901      	add	r1, sp, #4
 8014a52:	480b      	ldr	r0, [pc, #44]	@ (8014a80 <rcl_get_disable_loaned_message+0x3c>)
 8014a54:	f002 fb7e 	bl	8017154 <rcutils_get_env>
 8014a58:	b110      	cbz	r0, 8014a60 <rcl_get_disable_loaned_message+0x1c>
 8014a5a:	2001      	movs	r0, #1
 8014a5c:	b002      	add	sp, #8
 8014a5e:	bd10      	pop	{r4, pc}
 8014a60:	9a01      	ldr	r2, [sp, #4]
 8014a62:	7813      	ldrb	r3, [r2, #0]
 8014a64:	3b31      	subs	r3, #49	@ 0x31
 8014a66:	bf08      	it	eq
 8014a68:	7853      	ldrbeq	r3, [r2, #1]
 8014a6a:	fab3 f383 	clz	r3, r3
 8014a6e:	095b      	lsrs	r3, r3, #5
 8014a70:	2000      	movs	r0, #0
 8014a72:	7023      	strb	r3, [r4, #0]
 8014a74:	b002      	add	sp, #8
 8014a76:	bd10      	pop	{r4, pc}
 8014a78:	200b      	movs	r0, #11
 8014a7a:	b002      	add	sp, #8
 8014a7c:	bd10      	pop	{r4, pc}
 8014a7e:	bf00      	nop
 8014a80:	0801f930 	.word	0x0801f930

08014a84 <rcl_node_get_default_options>:
 8014a84:	b510      	push	{r4, lr}
 8014a86:	2253      	movs	r2, #83	@ 0x53
 8014a88:	4604      	mov	r4, r0
 8014a8a:	2100      	movs	r1, #0
 8014a8c:	3015      	adds	r0, #21
 8014a8e:	f008 f8cb 	bl	801cc28 <memset>
 8014a92:	4620      	mov	r0, r4
 8014a94:	f7fa fd18 	bl	800f4c8 <rcutils_get_default_allocator>
 8014a98:	2301      	movs	r3, #1
 8014a9a:	7523      	strb	r3, [r4, #20]
 8014a9c:	4620      	mov	r0, r4
 8014a9e:	bd10      	pop	{r4, pc}

08014aa0 <rcl_node_options_copy>:
 8014aa0:	b1d0      	cbz	r0, 8014ad8 <rcl_node_options_copy+0x38>
 8014aa2:	b570      	push	{r4, r5, r6, lr}
 8014aa4:	460c      	mov	r4, r1
 8014aa6:	b1a9      	cbz	r1, 8014ad4 <rcl_node_options_copy+0x34>
 8014aa8:	4288      	cmp	r0, r1
 8014aaa:	4684      	mov	ip, r0
 8014aac:	d012      	beq.n	8014ad4 <rcl_node_options_copy+0x34>
 8014aae:	4605      	mov	r5, r0
 8014ab0:	8a86      	ldrh	r6, [r0, #20]
 8014ab2:	468e      	mov	lr, r1
 8014ab4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8014ab6:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8014aba:	682b      	ldr	r3, [r5, #0]
 8014abc:	f8ce 3000 	str.w	r3, [lr]
 8014ac0:	f10c 0118 	add.w	r1, ip, #24
 8014ac4:	2250      	movs	r2, #80	@ 0x50
 8014ac6:	82a6      	strh	r6, [r4, #20]
 8014ac8:	f104 0018 	add.w	r0, r4, #24
 8014acc:	f008 f9e5 	bl	801ce9a <memcpy>
 8014ad0:	2000      	movs	r0, #0
 8014ad2:	bd70      	pop	{r4, r5, r6, pc}
 8014ad4:	200b      	movs	r0, #11
 8014ad6:	bd70      	pop	{r4, r5, r6, pc}
 8014ad8:	200b      	movs	r0, #11
 8014ada:	4770      	bx	lr

08014adc <rcl_node_options_fini>:
 8014adc:	b1c0      	cbz	r0, 8014b10 <rcl_node_options_fini+0x34>
 8014ade:	b500      	push	{lr}
 8014ae0:	4684      	mov	ip, r0
 8014ae2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014ae6:	b087      	sub	sp, #28
 8014ae8:	f10d 0e04 	add.w	lr, sp, #4
 8014aec:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8014af0:	f8dc 3000 	ldr.w	r3, [ip]
 8014af4:	f8ce 3000 	str.w	r3, [lr]
 8014af8:	a801      	add	r0, sp, #4
 8014afa:	f7fa fd11 	bl	800f520 <rcutils_allocator_is_valid>
 8014afe:	b118      	cbz	r0, 8014b08 <rcl_node_options_fini+0x2c>
 8014b00:	2000      	movs	r0, #0
 8014b02:	b007      	add	sp, #28
 8014b04:	f85d fb04 	ldr.w	pc, [sp], #4
 8014b08:	200b      	movs	r0, #11
 8014b0a:	b007      	add	sp, #28
 8014b0c:	f85d fb04 	ldr.w	pc, [sp], #4
 8014b10:	200b      	movs	r0, #11
 8014b12:	4770      	bx	lr

08014b14 <rcl_node_resolve_name>:
 8014b14:	b082      	sub	sp, #8
 8014b16:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014b1a:	b091      	sub	sp, #68	@ 0x44
 8014b1c:	ac1a      	add	r4, sp, #104	@ 0x68
 8014b1e:	e884 000c 	stmia.w	r4, {r2, r3}
 8014b22:	f89d 807c 	ldrb.w	r8, [sp, #124]	@ 0x7c
 8014b26:	2800      	cmp	r0, #0
 8014b28:	d03a      	beq.n	8014ba0 <rcl_node_resolve_name+0x8c>
 8014b2a:	460c      	mov	r4, r1
 8014b2c:	4605      	mov	r5, r0
 8014b2e:	f7ff ff7b 	bl	8014a28 <rcl_node_get_options>
 8014b32:	b370      	cbz	r0, 8014b92 <rcl_node_resolve_name+0x7e>
 8014b34:	4628      	mov	r0, r5
 8014b36:	f7ff ff67 	bl	8014a08 <rcl_node_get_name>
 8014b3a:	4681      	mov	r9, r0
 8014b3c:	4628      	mov	r0, r5
 8014b3e:	f7ff ff6b 	bl	8014a18 <rcl_node_get_namespace>
 8014b42:	f10d 0e68 	add.w	lr, sp, #104	@ 0x68
 8014b46:	4607      	mov	r7, r0
 8014b48:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8014b4c:	ad0b      	add	r5, sp, #44	@ 0x2c
 8014b4e:	46ac      	mov	ip, r5
 8014b50:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014b54:	f8de 3000 	ldr.w	r3, [lr]
 8014b58:	f8cc 3000 	str.w	r3, [ip]
 8014b5c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8014b5e:	b1fb      	cbz	r3, 8014ba0 <rcl_node_resolve_name+0x8c>
 8014b60:	468a      	mov	sl, r1
 8014b62:	f8dd b078 	ldr.w	fp, [sp, #120]	@ 0x78
 8014b66:	f002 fc8b 	bl	8017480 <rcutils_get_zero_initialized_string_map>
 8014b6a:	ab10      	add	r3, sp, #64	@ 0x40
 8014b6c:	9008      	str	r0, [sp, #32]
 8014b6e:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 8014b72:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8014b76:	2100      	movs	r1, #0
 8014b78:	e895 000c 	ldmia.w	r5, {r2, r3}
 8014b7c:	a808      	add	r0, sp, #32
 8014b7e:	f002 fcd9 	bl	8017534 <rcutils_string_map_init>
 8014b82:	4606      	mov	r6, r0
 8014b84:	b170      	cbz	r0, 8014ba4 <rcl_node_resolve_name+0x90>
 8014b86:	f7fa fcdf 	bl	800f548 <rcutils_get_error_string>
 8014b8a:	f7fa fcf5 	bl	800f578 <rcutils_reset_error>
 8014b8e:	2e0a      	cmp	r6, #10
 8014b90:	d000      	beq.n	8014b94 <rcl_node_resolve_name+0x80>
 8014b92:	2601      	movs	r6, #1
 8014b94:	4630      	mov	r0, r6
 8014b96:	b011      	add	sp, #68	@ 0x44
 8014b98:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014b9c:	b002      	add	sp, #8
 8014b9e:	4770      	bx	lr
 8014ba0:	260b      	movs	r6, #11
 8014ba2:	e7f7      	b.n	8014b94 <rcl_node_resolve_name+0x80>
 8014ba4:	9009      	str	r0, [sp, #36]	@ 0x24
 8014ba6:	9007      	str	r0, [sp, #28]
 8014ba8:	a808      	add	r0, sp, #32
 8014baa:	f006 fd8d 	bl	801b6c8 <rcl_get_default_topic_name_substitutions>
 8014bae:	4606      	mov	r6, r0
 8014bb0:	b1b0      	cbz	r0, 8014be0 <rcl_node_resolve_name+0xcc>
 8014bb2:	280a      	cmp	r0, #10
 8014bb4:	f8dd 901c 	ldr.w	r9, [sp, #28]
 8014bb8:	d000      	beq.n	8014bbc <rcl_node_resolve_name+0xa8>
 8014bba:	2601      	movs	r6, #1
 8014bbc:	a808      	add	r0, sp, #32
 8014bbe:	f002 fcf7 	bl	80175b0 <rcutils_string_map_fini>
 8014bc2:	2800      	cmp	r0, #0
 8014bc4:	d132      	bne.n	8014c2c <rcl_node_resolve_name+0x118>
 8014bc6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8014bc8:	4659      	mov	r1, fp
 8014bca:	47d0      	blx	sl
 8014bcc:	4659      	mov	r1, fp
 8014bce:	4648      	mov	r0, r9
 8014bd0:	47d0      	blx	sl
 8014bd2:	f1b8 0f00 	cmp.w	r8, #0
 8014bd6:	d0dd      	beq.n	8014b94 <rcl_node_resolve_name+0x80>
 8014bd8:	2e67      	cmp	r6, #103	@ 0x67
 8014bda:	bf08      	it	eq
 8014bdc:	2668      	moveq	r6, #104	@ 0x68
 8014bde:	e7d9      	b.n	8014b94 <rcl_node_resolve_name+0x80>
 8014be0:	ab09      	add	r3, sp, #36	@ 0x24
 8014be2:	9305      	str	r3, [sp, #20]
 8014be4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8014be6:	46ec      	mov	ip, sp
 8014be8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014bec:	682b      	ldr	r3, [r5, #0]
 8014bee:	f8cc 3000 	str.w	r3, [ip]
 8014bf2:	463a      	mov	r2, r7
 8014bf4:	4649      	mov	r1, r9
 8014bf6:	4620      	mov	r0, r4
 8014bf8:	ab08      	add	r3, sp, #32
 8014bfa:	f006 fbff 	bl	801b3fc <rcl_expand_topic_name>
 8014bfe:	4606      	mov	r6, r0
 8014c00:	b9c8      	cbnz	r0, 8014c36 <rcl_node_resolve_name+0x122>
 8014c02:	f8dd 9024 	ldr.w	r9, [sp, #36]	@ 0x24
 8014c06:	9009      	str	r0, [sp, #36]	@ 0x24
 8014c08:	4602      	mov	r2, r0
 8014c0a:	a90a      	add	r1, sp, #40	@ 0x28
 8014c0c:	4648      	mov	r0, r9
 8014c0e:	f002 fe23 	bl	8017858 <rmw_validate_full_topic_name>
 8014c12:	b998      	cbnz	r0, 8014c3c <rcl_node_resolve_name+0x128>
 8014c14:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8014c16:	bb14      	cbnz	r4, 8014c5e <rcl_node_resolve_name+0x14a>
 8014c18:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8014c1a:	a808      	add	r0, sp, #32
 8014c1c:	f8c3 9000 	str.w	r9, [r3]
 8014c20:	f002 fcc6 	bl	80175b0 <rcutils_string_map_fini>
 8014c24:	4606      	mov	r6, r0
 8014c26:	b978      	cbnz	r0, 8014c48 <rcl_node_resolve_name+0x134>
 8014c28:	4681      	mov	r9, r0
 8014c2a:	e7cc      	b.n	8014bc6 <rcl_node_resolve_name+0xb2>
 8014c2c:	f7fa fc8c 	bl	800f548 <rcutils_get_error_string>
 8014c30:	f7fa fca2 	bl	800f578 <rcutils_reset_error>
 8014c34:	e7c7      	b.n	8014bc6 <rcl_node_resolve_name+0xb2>
 8014c36:	f8dd 901c 	ldr.w	r9, [sp, #28]
 8014c3a:	e7bf      	b.n	8014bbc <rcl_node_resolve_name+0xa8>
 8014c3c:	f7fa fc84 	bl	800f548 <rcutils_get_error_string>
 8014c40:	2601      	movs	r6, #1
 8014c42:	f7fa fc99 	bl	800f578 <rcutils_reset_error>
 8014c46:	e7b9      	b.n	8014bbc <rcl_node_resolve_name+0xa8>
 8014c48:	f7fa fc7e 	bl	800f548 <rcutils_get_error_string>
 8014c4c:	f7fa fc94 	bl	800f578 <rcutils_reset_error>
 8014c50:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8014c52:	4659      	mov	r1, fp
 8014c54:	47d0      	blx	sl
 8014c56:	4659      	mov	r1, fp
 8014c58:	4620      	mov	r0, r4
 8014c5a:	47d0      	blx	sl
 8014c5c:	e799      	b.n	8014b92 <rcl_node_resolve_name+0x7e>
 8014c5e:	2667      	movs	r6, #103	@ 0x67
 8014c60:	e7ac      	b.n	8014bbc <rcl_node_resolve_name+0xa8>
 8014c62:	bf00      	nop

08014c64 <rcl_service_get_rmw_handle>:
 8014c64:	b118      	cbz	r0, 8014c6e <rcl_service_get_rmw_handle+0xa>
 8014c66:	6800      	ldr	r0, [r0, #0]
 8014c68:	b108      	cbz	r0, 8014c6e <rcl_service_get_rmw_handle+0xa>
 8014c6a:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 8014c6e:	4770      	bx	lr

08014c70 <rcl_take_request>:
 8014c70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014c72:	468e      	mov	lr, r1
 8014c74:	460c      	mov	r4, r1
 8014c76:	4617      	mov	r7, r2
 8014c78:	4605      	mov	r5, r0
 8014c7a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8014c7e:	b091      	sub	sp, #68	@ 0x44
 8014c80:	f10d 0c28 	add.w	ip, sp, #40	@ 0x28
 8014c84:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014c88:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8014c8c:	e88c 0003 	stmia.w	ip, {r0, r1}
 8014c90:	b30d      	cbz	r5, 8014cd6 <rcl_take_request+0x66>
 8014c92:	682b      	ldr	r3, [r5, #0]
 8014c94:	b1fb      	cbz	r3, 8014cd6 <rcl_take_request+0x66>
 8014c96:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 8014c9a:	b1e0      	cbz	r0, 8014cd6 <rcl_take_request+0x66>
 8014c9c:	b397      	cbz	r7, 8014d04 <rcl_take_request+0x94>
 8014c9e:	2300      	movs	r3, #0
 8014ca0:	f88d 3017 	strb.w	r3, [sp, #23]
 8014ca4:	463a      	mov	r2, r7
 8014ca6:	f10d 0317 	add.w	r3, sp, #23
 8014caa:	a906      	add	r1, sp, #24
 8014cac:	f003 fbb6 	bl	801841c <rmw_take_request>
 8014cb0:	4606      	mov	r6, r0
 8014cb2:	b198      	cbz	r0, 8014cdc <rcl_take_request+0x6c>
 8014cb4:	280a      	cmp	r0, #10
 8014cb6:	bf18      	it	ne
 8014cb8:	2601      	movne	r6, #1
 8014cba:	f10d 0c28 	add.w	ip, sp, #40	@ 0x28
 8014cbe:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014cc2:	46a6      	mov	lr, r4
 8014cc4:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8014cc8:	e89c 0003 	ldmia.w	ip, {r0, r1}
 8014ccc:	e88e 0003 	stmia.w	lr, {r0, r1}
 8014cd0:	4630      	mov	r0, r6
 8014cd2:	b011      	add	sp, #68	@ 0x44
 8014cd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014cd6:	f44f 7616 	mov.w	r6, #600	@ 0x258
 8014cda:	e7ee      	b.n	8014cba <rcl_take_request+0x4a>
 8014cdc:	f89d 3017 	ldrb.w	r3, [sp, #23]
 8014ce0:	b193      	cbz	r3, 8014d08 <rcl_take_request+0x98>
 8014ce2:	682b      	ldr	r3, [r5, #0]
 8014ce4:	f8d3 010c 	ldr.w	r0, [r3, #268]	@ 0x10c
 8014ce8:	2800      	cmp	r0, #0
 8014cea:	d0e6      	beq.n	8014cba <rcl_take_request+0x4a>
 8014cec:	463a      	mov	r2, r7
 8014cee:	e9dd 670e 	ldrd	r6, r7, [sp, #56]	@ 0x38
 8014cf2:	ab0a      	add	r3, sp, #40	@ 0x28
 8014cf4:	e9cd 6700 	strd	r6, r7, [sp]
 8014cf8:	9302      	str	r3, [sp, #8]
 8014cfa:	2101      	movs	r1, #1
 8014cfc:	f000 f844 	bl	8014d88 <rcl_send_service_event_message>
 8014d00:	4606      	mov	r6, r0
 8014d02:	e7da      	b.n	8014cba <rcl_take_request+0x4a>
 8014d04:	260b      	movs	r6, #11
 8014d06:	e7d8      	b.n	8014cba <rcl_take_request+0x4a>
 8014d08:	f240 2659 	movw	r6, #601	@ 0x259
 8014d0c:	e7d5      	b.n	8014cba <rcl_take_request+0x4a>
 8014d0e:	bf00      	nop

08014d10 <rcl_send_response>:
 8014d10:	b350      	cbz	r0, 8014d68 <rcl_send_response+0x58>
 8014d12:	b570      	push	{r4, r5, r6, lr}
 8014d14:	6803      	ldr	r3, [r0, #0]
 8014d16:	b084      	sub	sp, #16
 8014d18:	4604      	mov	r4, r0
 8014d1a:	b1cb      	cbz	r3, 8014d50 <rcl_send_response+0x40>
 8014d1c:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 8014d20:	b1b0      	cbz	r0, 8014d50 <rcl_send_response+0x40>
 8014d22:	460e      	mov	r6, r1
 8014d24:	b1e9      	cbz	r1, 8014d62 <rcl_send_response+0x52>
 8014d26:	4615      	mov	r5, r2
 8014d28:	b1da      	cbz	r2, 8014d62 <rcl_send_response+0x52>
 8014d2a:	f003 fbd5 	bl	80184d8 <rmw_send_response>
 8014d2e:	b998      	cbnz	r0, 8014d58 <rcl_send_response+0x48>
 8014d30:	6823      	ldr	r3, [r4, #0]
 8014d32:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8014d36:	b16b      	cbz	r3, 8014d54 <rcl_send_response+0x44>
 8014d38:	e9d6 0104 	ldrd	r0, r1, [r6, #16]
 8014d3c:	462a      	mov	r2, r5
 8014d3e:	e9cd 0100 	strd	r0, r1, [sp]
 8014d42:	9602      	str	r6, [sp, #8]
 8014d44:	2102      	movs	r1, #2
 8014d46:	4618      	mov	r0, r3
 8014d48:	f000 f81e 	bl	8014d88 <rcl_send_service_event_message>
 8014d4c:	b004      	add	sp, #16
 8014d4e:	bd70      	pop	{r4, r5, r6, pc}
 8014d50:	f44f 7016 	mov.w	r0, #600	@ 0x258
 8014d54:	b004      	add	sp, #16
 8014d56:	bd70      	pop	{r4, r5, r6, pc}
 8014d58:	2802      	cmp	r0, #2
 8014d5a:	bf18      	it	ne
 8014d5c:	2001      	movne	r0, #1
 8014d5e:	b004      	add	sp, #16
 8014d60:	bd70      	pop	{r4, r5, r6, pc}
 8014d62:	200b      	movs	r0, #11
 8014d64:	b004      	add	sp, #16
 8014d66:	bd70      	pop	{r4, r5, r6, pc}
 8014d68:	f44f 7016 	mov.w	r0, #600	@ 0x258
 8014d6c:	4770      	bx	lr
 8014d6e:	bf00      	nop

08014d70 <rcl_service_is_valid>:
 8014d70:	b130      	cbz	r0, 8014d80 <rcl_service_is_valid+0x10>
 8014d72:	6800      	ldr	r0, [r0, #0]
 8014d74:	b120      	cbz	r0, 8014d80 <rcl_service_is_valid+0x10>
 8014d76:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 8014d7a:	3800      	subs	r0, #0
 8014d7c:	bf18      	it	ne
 8014d7e:	2001      	movne	r0, #1
 8014d80:	4770      	bx	lr
 8014d82:	bf00      	nop
 8014d84:	0000      	movs	r0, r0
	...

08014d88 <rcl_send_service_event_message>:
 8014d88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014d8a:	b093      	sub	sp, #76	@ 0x4c
 8014d8c:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 8014d8e:	b17a      	cbz	r2, 8014db0 <rcl_send_service_event_message+0x28>
 8014d90:	b176      	cbz	r6, 8014db0 <rcl_send_service_event_message+0x28>
 8014d92:	4604      	mov	r4, r0
 8014d94:	b150      	cbz	r0, 8014dac <rcl_send_service_event_message+0x24>
 8014d96:	f8d0 3080 	ldr.w	r3, [r0, #128]	@ 0x80
 8014d9a:	b13b      	cbz	r3, 8014dac <rcl_send_service_event_message+0x24>
 8014d9c:	68c0      	ldr	r0, [r0, #12]
 8014d9e:	460f      	mov	r7, r1
 8014da0:	4615      	mov	r5, r2
 8014da2:	f000 f9bb 	bl	801511c <rcl_clock_valid>
 8014da6:	b108      	cbz	r0, 8014dac <rcl_send_service_event_message+0x24>
 8014da8:	7a23      	ldrb	r3, [r4, #8]
 8014daa:	b92b      	cbnz	r3, 8014db8 <rcl_send_service_event_message+0x30>
 8014dac:	2501      	movs	r5, #1
 8014dae:	e000      	b.n	8014db2 <rcl_send_service_event_message+0x2a>
 8014db0:	250b      	movs	r5, #11
 8014db2:	4628      	mov	r0, r5
 8014db4:	b013      	add	sp, #76	@ 0x4c
 8014db6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014db8:	f104 0e60 	add.w	lr, r4, #96	@ 0x60
 8014dbc:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8014dc0:	f10d 0c0c 	add.w	ip, sp, #12
 8014dc4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014dc8:	f8de 3000 	ldr.w	r3, [lr]
 8014dcc:	f8cc 3000 	str.w	r3, [ip]
 8014dd0:	a803      	add	r0, sp, #12
 8014dd2:	f7fa fba5 	bl	800f520 <rcutils_allocator_is_valid>
 8014dd6:	2800      	cmp	r0, #0
 8014dd8:	d0ea      	beq.n	8014db0 <rcl_send_service_event_message+0x28>
 8014dda:	6820      	ldr	r0, [r4, #0]
 8014ddc:	f7f9 fc32 	bl	800e644 <rcl_publisher_is_valid>
 8014de0:	2800      	cmp	r0, #0
 8014de2:	d045      	beq.n	8014e70 <rcl_send_service_event_message+0xe8>
 8014de4:	4669      	mov	r1, sp
 8014de6:	68e0      	ldr	r0, [r4, #12]
 8014de8:	f000 fa10 	bl	801520c <rcl_clock_get_now>
 8014dec:	4601      	mov	r1, r0
 8014dee:	2800      	cmp	r0, #0
 8014df0:	d13b      	bne.n	8014e6a <rcl_send_service_event_message+0xe2>
 8014df2:	2220      	movs	r2, #32
 8014df4:	eb0d 0002 	add.w	r0, sp, r2
 8014df8:	f007 ff16 	bl	801cc28 <memset>
 8014dfc:	a324      	add	r3, pc, #144	@ (adr r3, 8014e90 <rcl_send_service_event_message+0x108>)
 8014dfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014e02:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014e06:	f88d 7020 	strb.w	r7, [sp, #32]
 8014e0a:	f7eb ff55 	bl	8000cb8 <__aeabi_ldivmod>
 8014e0e:	e9cd 0209 	strd	r0, r2, [sp, #36]	@ 0x24
 8014e12:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	@ 0x60
 8014e16:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8014e1a:	7a23      	ldrb	r3, [r4, #8]
 8014e1c:	6830      	ldr	r0, [r6, #0]
 8014e1e:	6871      	ldr	r1, [r6, #4]
 8014e20:	68b2      	ldr	r2, [r6, #8]
 8014e22:	2b01      	cmp	r3, #1
 8014e24:	68f3      	ldr	r3, [r6, #12]
 8014e26:	bf08      	it	eq
 8014e28:	2500      	moveq	r5, #0
 8014e2a:	ae0b      	add	r6, sp, #44	@ 0x2c
 8014e2c:	2f01      	cmp	r7, #1
 8014e2e:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8014e30:	d821      	bhi.n	8014e76 <rcl_send_service_event_message+0xee>
 8014e32:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 8014e36:	462a      	mov	r2, r5
 8014e38:	a808      	add	r0, sp, #32
 8014e3a:	699d      	ldr	r5, [r3, #24]
 8014e3c:	a903      	add	r1, sp, #12
 8014e3e:	2300      	movs	r3, #0
 8014e40:	47a8      	blx	r5
 8014e42:	4606      	mov	r6, r0
 8014e44:	2e00      	cmp	r6, #0
 8014e46:	d0b1      	beq.n	8014dac <rcl_send_service_event_message+0x24>
 8014e48:	4631      	mov	r1, r6
 8014e4a:	6820      	ldr	r0, [r4, #0]
 8014e4c:	2200      	movs	r2, #0
 8014e4e:	f7f9 fbd3 	bl	800e5f8 <rcl_publish>
 8014e52:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 8014e56:	4605      	mov	r5, r0
 8014e58:	69db      	ldr	r3, [r3, #28]
 8014e5a:	a903      	add	r1, sp, #12
 8014e5c:	4630      	mov	r0, r6
 8014e5e:	4798      	blx	r3
 8014e60:	2d00      	cmp	r5, #0
 8014e62:	d0a6      	beq.n	8014db2 <rcl_send_service_event_message+0x2a>
 8014e64:	f7fa fb88 	bl	800f578 <rcutils_reset_error>
 8014e68:	e7a3      	b.n	8014db2 <rcl_send_service_event_message+0x2a>
 8014e6a:	f7fa fb85 	bl	800f578 <rcutils_reset_error>
 8014e6e:	e79d      	b.n	8014dac <rcl_send_service_event_message+0x24>
 8014e70:	f44f 7596 	mov.w	r5, #300	@ 0x12c
 8014e74:	e79d      	b.n	8014db2 <rcl_send_service_event_message+0x2a>
 8014e76:	1eb9      	subs	r1, r7, #2
 8014e78:	2901      	cmp	r1, #1
 8014e7a:	d8f6      	bhi.n	8014e6a <rcl_send_service_event_message+0xe2>
 8014e7c:	f8d4 2080 	ldr.w	r2, [r4, #128]	@ 0x80
 8014e80:	462b      	mov	r3, r5
 8014e82:	a808      	add	r0, sp, #32
 8014e84:	6995      	ldr	r5, [r2, #24]
 8014e86:	a903      	add	r1, sp, #12
 8014e88:	2200      	movs	r2, #0
 8014e8a:	47a8      	blx	r5
 8014e8c:	4606      	mov	r6, r0
 8014e8e:	e7d9      	b.n	8014e44 <rcl_send_service_event_message+0xbc>
 8014e90:	3b9aca00 	.word	0x3b9aca00
 8014e94:	00000000 	.word	0x00000000

08014e98 <rcl_get_zero_initialized_subscription>:
 8014e98:	4b01      	ldr	r3, [pc, #4]	@ (8014ea0 <rcl_get_zero_initialized_subscription+0x8>)
 8014e9a:	6818      	ldr	r0, [r3, #0]
 8014e9c:	4770      	bx	lr
 8014e9e:	bf00      	nop
 8014ea0:	08020358 	.word	0x08020358

08014ea4 <rcl_subscription_init>:
 8014ea4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8014ea8:	b089      	sub	sp, #36	@ 0x24
 8014eaa:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8014eac:	b1d6      	cbz	r6, 8014ee4 <rcl_subscription_init+0x40>
 8014eae:	f106 0950 	add.w	r9, r6, #80	@ 0x50
 8014eb2:	4604      	mov	r4, r0
 8014eb4:	4648      	mov	r0, r9
 8014eb6:	460d      	mov	r5, r1
 8014eb8:	4690      	mov	r8, r2
 8014eba:	461f      	mov	r7, r3
 8014ebc:	f7fa fb30 	bl	800f520 <rcutils_allocator_is_valid>
 8014ec0:	b180      	cbz	r0, 8014ee4 <rcl_subscription_init+0x40>
 8014ec2:	b17c      	cbz	r4, 8014ee4 <rcl_subscription_init+0x40>
 8014ec4:	4628      	mov	r0, r5
 8014ec6:	f7ff fd95 	bl	80149f4 <rcl_node_is_valid>
 8014eca:	2800      	cmp	r0, #0
 8014ecc:	d054      	beq.n	8014f78 <rcl_subscription_init+0xd4>
 8014ece:	f1b8 0f00 	cmp.w	r8, #0
 8014ed2:	d007      	beq.n	8014ee4 <rcl_subscription_init+0x40>
 8014ed4:	b137      	cbz	r7, 8014ee4 <rcl_subscription_init+0x40>
 8014ed6:	6823      	ldr	r3, [r4, #0]
 8014ed8:	b14b      	cbz	r3, 8014eee <rcl_subscription_init+0x4a>
 8014eda:	2764      	movs	r7, #100	@ 0x64
 8014edc:	4638      	mov	r0, r7
 8014ede:	b009      	add	sp, #36	@ 0x24
 8014ee0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014ee4:	270b      	movs	r7, #11
 8014ee6:	4638      	mov	r0, r7
 8014ee8:	b009      	add	sp, #36	@ 0x24
 8014eea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014eee:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8014ef2:	aa07      	add	r2, sp, #28
 8014ef4:	9205      	str	r2, [sp, #20]
 8014ef6:	9307      	str	r3, [sp, #28]
 8014ef8:	f106 0358 	add.w	r3, r6, #88	@ 0x58
 8014efc:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8014f00:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8014f04:	4639      	mov	r1, r7
 8014f06:	e899 000c 	ldmia.w	r9, {r2, r3}
 8014f0a:	4628      	mov	r0, r5
 8014f0c:	f7ff fe02 	bl	8014b14 <rcl_node_resolve_name>
 8014f10:	4607      	mov	r7, r0
 8014f12:	2800      	cmp	r0, #0
 8014f14:	d15f      	bne.n	8014fd6 <rcl_subscription_init+0x132>
 8014f16:	e9d6 3217 	ldrd	r3, r2, [r6, #92]	@ 0x5c
 8014f1a:	21d0      	movs	r1, #208	@ 0xd0
 8014f1c:	2001      	movs	r0, #1
 8014f1e:	4798      	blx	r3
 8014f20:	6020      	str	r0, [r4, #0]
 8014f22:	2800      	cmp	r0, #0
 8014f24:	d05d      	beq.n	8014fe2 <rcl_subscription_init+0x13e>
 8014f26:	2278      	movs	r2, #120	@ 0x78
 8014f28:	4631      	mov	r1, r6
 8014f2a:	f007 ffb6 	bl	801ce9a <memcpy>
 8014f2e:	4628      	mov	r0, r5
 8014f30:	f7ff fd82 	bl	8014a38 <rcl_node_get_rmw_handle>
 8014f34:	f106 0364 	add.w	r3, r6, #100	@ 0x64
 8014f38:	9300      	str	r3, [sp, #0]
 8014f3a:	9a07      	ldr	r2, [sp, #28]
 8014f3c:	6827      	ldr	r7, [r4, #0]
 8014f3e:	4641      	mov	r1, r8
 8014f40:	4633      	mov	r3, r6
 8014f42:	f003 fbb1 	bl	80186a8 <rmw_create_subscription>
 8014f46:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
 8014f4a:	6827      	ldr	r7, [r4, #0]
 8014f4c:	f8d7 00c8 	ldr.w	r0, [r7, #200]	@ 0xc8
 8014f50:	b338      	cbz	r0, 8014fa2 <rcl_subscription_init+0xfe>
 8014f52:	f107 0178 	add.w	r1, r7, #120	@ 0x78
 8014f56:	f003 fc87 	bl	8018868 <rmw_subscription_get_actual_qos>
 8014f5a:	4607      	mov	r7, r0
 8014f5c:	b988      	cbnz	r0, 8014f82 <rcl_subscription_init+0xde>
 8014f5e:	6823      	ldr	r3, [r4, #0]
 8014f60:	f896 2048 	ldrb.w	r2, [r6, #72]	@ 0x48
 8014f64:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
 8014f68:	9807      	ldr	r0, [sp, #28]
 8014f6a:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 8014f6c:	6e31      	ldr	r1, [r6, #96]	@ 0x60
 8014f6e:	4798      	blx	r3
 8014f70:	4638      	mov	r0, r7
 8014f72:	b009      	add	sp, #36	@ 0x24
 8014f74:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014f78:	27c8      	movs	r7, #200	@ 0xc8
 8014f7a:	4638      	mov	r0, r7
 8014f7c:	b009      	add	sp, #36	@ 0x24
 8014f7e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014f82:	6827      	ldr	r7, [r4, #0]
 8014f84:	b32f      	cbz	r7, 8014fd2 <rcl_subscription_init+0x12e>
 8014f86:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8014f8a:	b153      	cbz	r3, 8014fa2 <rcl_subscription_init+0xfe>
 8014f8c:	4628      	mov	r0, r5
 8014f8e:	f7ff fd53 	bl	8014a38 <rcl_node_get_rmw_handle>
 8014f92:	6823      	ldr	r3, [r4, #0]
 8014f94:	f8d3 10c8 	ldr.w	r1, [r3, #200]	@ 0xc8
 8014f98:	f003 fc74 	bl	8018884 <rmw_destroy_subscription>
 8014f9c:	6827      	ldr	r7, [r4, #0]
 8014f9e:	4638      	mov	r0, r7
 8014fa0:	b197      	cbz	r7, 8014fc8 <rcl_subscription_init+0x124>
 8014fa2:	f107 0550 	add.w	r5, r7, #80	@ 0x50
 8014fa6:	4628      	mov	r0, r5
 8014fa8:	f7fa faba 	bl	800f520 <rcutils_allocator_is_valid>
 8014fac:	b1e8      	cbz	r0, 8014fea <rcl_subscription_init+0x146>
 8014fae:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8014fb0:	b1d8      	cbz	r0, 8014fea <rcl_subscription_init+0x146>
 8014fb2:	4629      	mov	r1, r5
 8014fb4:	f002 fb94 	bl	80176e0 <rmw_subscription_content_filter_options_fini>
 8014fb8:	4605      	mov	r5, r0
 8014fba:	b9a0      	cbnz	r0, 8014fe6 <rcl_subscription_init+0x142>
 8014fbc:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8014fbe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8014fc0:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8014fc2:	4798      	blx	r3
 8014fc4:	6820      	ldr	r0, [r4, #0]
 8014fc6:	66fd      	str	r5, [r7, #108]	@ 0x6c
 8014fc8:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 8014fca:	6e31      	ldr	r1, [r6, #96]	@ 0x60
 8014fcc:	4798      	blx	r3
 8014fce:	2300      	movs	r3, #0
 8014fd0:	6023      	str	r3, [r4, #0]
 8014fd2:	2701      	movs	r7, #1
 8014fd4:	e7c8      	b.n	8014f68 <rcl_subscription_init+0xc4>
 8014fd6:	2867      	cmp	r0, #103	@ 0x67
 8014fd8:	d0c6      	beq.n	8014f68 <rcl_subscription_init+0xc4>
 8014fda:	2869      	cmp	r0, #105	@ 0x69
 8014fdc:	d007      	beq.n	8014fee <rcl_subscription_init+0x14a>
 8014fde:	280a      	cmp	r0, #10
 8014fe0:	d1f7      	bne.n	8014fd2 <rcl_subscription_init+0x12e>
 8014fe2:	270a      	movs	r7, #10
 8014fe4:	e7c0      	b.n	8014f68 <rcl_subscription_init+0xc4>
 8014fe6:	f7ff f93d 	bl	8014264 <rcl_convert_rmw_ret_to_rcl_ret>
 8014fea:	6820      	ldr	r0, [r4, #0]
 8014fec:	e7ec      	b.n	8014fc8 <rcl_subscription_init+0x124>
 8014fee:	2767      	movs	r7, #103	@ 0x67
 8014ff0:	e7ba      	b.n	8014f68 <rcl_subscription_init+0xc4>
 8014ff2:	bf00      	nop

08014ff4 <rcl_subscription_get_default_options>:
 8014ff4:	b510      	push	{r4, lr}
 8014ff6:	4907      	ldr	r1, [pc, #28]	@ (8015014 <rcl_subscription_get_default_options+0x20>)
 8014ff8:	4604      	mov	r4, r0
 8014ffa:	2250      	movs	r2, #80	@ 0x50
 8014ffc:	f007 ff4d 	bl	801ce9a <memcpy>
 8015000:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8015004:	f7fa fa60 	bl	800f4c8 <rcutils_get_default_allocator>
 8015008:	f104 0064 	add.w	r0, r4, #100	@ 0x64
 801500c:	f002 fb82 	bl	8017714 <rmw_get_default_subscription_options>
 8015010:	4620      	mov	r0, r4
 8015012:	bd10      	pop	{r4, pc}
 8015014:	08020360 	.word	0x08020360

08015018 <rcl_take>:
 8015018:	2800      	cmp	r0, #0
 801501a:	d04b      	beq.n	80150b4 <rcl_take+0x9c>
 801501c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015020:	4615      	mov	r5, r2
 8015022:	6802      	ldr	r2, [r0, #0]
 8015024:	b0a0      	sub	sp, #128	@ 0x80
 8015026:	4604      	mov	r4, r0
 8015028:	2a00      	cmp	r2, #0
 801502a:	d03b      	beq.n	80150a4 <rcl_take+0x8c>
 801502c:	461f      	mov	r7, r3
 801502e:	f8d2 30c8 	ldr.w	r3, [r2, #200]	@ 0xc8
 8015032:	2b00      	cmp	r3, #0
 8015034:	d036      	beq.n	80150a4 <rcl_take+0x8c>
 8015036:	460e      	mov	r6, r1
 8015038:	2900      	cmp	r1, #0
 801503a:	d039      	beq.n	80150b0 <rcl_take+0x98>
 801503c:	2d00      	cmp	r5, #0
 801503e:	d03d      	beq.n	80150bc <rcl_take+0xa4>
 8015040:	a802      	add	r0, sp, #8
 8015042:	f002 fbf3 	bl	801782c <rmw_get_zero_initialized_message_info>
 8015046:	6823      	ldr	r3, [r4, #0]
 8015048:	f10d 0c08 	add.w	ip, sp, #8
 801504c:	f8d3 40c8 	ldr.w	r4, [r3, #200]	@ 0xc8
 8015050:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015054:	46ae      	mov	lr, r5
 8015056:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801505a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801505e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8015062:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015066:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801506a:	e89c 0003 	ldmia.w	ip, {r0, r1}
 801506e:	462b      	mov	r3, r5
 8015070:	e88e 0003 	stmia.w	lr, {r0, r1}
 8015074:	f04f 0800 	mov.w	r8, #0
 8015078:	f10d 0247 	add.w	r2, sp, #71	@ 0x47
 801507c:	4631      	mov	r1, r6
 801507e:	4620      	mov	r0, r4
 8015080:	f88d 8047 	strb.w	r8, [sp, #71]	@ 0x47
 8015084:	9700      	str	r7, [sp, #0]
 8015086:	f003 fc5d 	bl	8018944 <rmw_take_with_info>
 801508a:	4603      	mov	r3, r0
 801508c:	b9c0      	cbnz	r0, 80150c0 <rcl_take+0xa8>
 801508e:	f89d 1047 	ldrb.w	r1, [sp, #71]	@ 0x47
 8015092:	f240 1291 	movw	r2, #401	@ 0x191
 8015096:	2900      	cmp	r1, #0
 8015098:	bf08      	it	eq
 801509a:	4613      	moveq	r3, r2
 801509c:	4618      	mov	r0, r3
 801509e:	b020      	add	sp, #128	@ 0x80
 80150a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80150a4:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 80150a8:	4618      	mov	r0, r3
 80150aa:	b020      	add	sp, #128	@ 0x80
 80150ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80150b0:	230b      	movs	r3, #11
 80150b2:	e7f3      	b.n	801509c <rcl_take+0x84>
 80150b4:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 80150b8:	4618      	mov	r0, r3
 80150ba:	4770      	bx	lr
 80150bc:	ad12      	add	r5, sp, #72	@ 0x48
 80150be:	e7bf      	b.n	8015040 <rcl_take+0x28>
 80150c0:	f7ff f8d0 	bl	8014264 <rcl_convert_rmw_ret_to_rcl_ret>
 80150c4:	4603      	mov	r3, r0
 80150c6:	e7e9      	b.n	801509c <rcl_take+0x84>

080150c8 <rcl_subscription_get_rmw_handle>:
 80150c8:	b118      	cbz	r0, 80150d2 <rcl_subscription_get_rmw_handle+0xa>
 80150ca:	6800      	ldr	r0, [r0, #0]
 80150cc:	b108      	cbz	r0, 80150d2 <rcl_subscription_get_rmw_handle+0xa>
 80150ce:	f8d0 00c8 	ldr.w	r0, [r0, #200]	@ 0xc8
 80150d2:	4770      	bx	lr

080150d4 <rcl_subscription_is_valid>:
 80150d4:	b130      	cbz	r0, 80150e4 <rcl_subscription_is_valid+0x10>
 80150d6:	6800      	ldr	r0, [r0, #0]
 80150d8:	b120      	cbz	r0, 80150e4 <rcl_subscription_is_valid+0x10>
 80150da:	f8d0 00c8 	ldr.w	r0, [r0, #200]	@ 0xc8
 80150de:	3800      	subs	r0, #0
 80150e0:	bf18      	it	ne
 80150e2:	2001      	movne	r0, #1
 80150e4:	4770      	bx	lr
 80150e6:	bf00      	nop

080150e8 <rcl_get_system_time>:
 80150e8:	4608      	mov	r0, r1
 80150ea:	f7fa ba61 	b.w	800f5b0 <rcutils_system_time_now>
 80150ee:	bf00      	nop

080150f0 <rcl_get_steady_time>:
 80150f0:	4608      	mov	r0, r1
 80150f2:	f7fa ba87 	b.w	800f604 <rcutils_steady_time_now>
 80150f6:	bf00      	nop

080150f8 <rcl_get_ros_time>:
 80150f8:	7a03      	ldrb	r3, [r0, #8]
 80150fa:	b510      	push	{r4, lr}
 80150fc:	460c      	mov	r4, r1
 80150fe:	b143      	cbz	r3, 8015112 <rcl_get_ros_time+0x1a>
 8015100:	2105      	movs	r1, #5
 8015102:	f001 ff81 	bl	8017008 <__atomic_load_8>
 8015106:	4602      	mov	r2, r0
 8015108:	460b      	mov	r3, r1
 801510a:	e9c4 2300 	strd	r2, r3, [r4]
 801510e:	2000      	movs	r0, #0
 8015110:	bd10      	pop	{r4, pc}
 8015112:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015116:	4608      	mov	r0, r1
 8015118:	f7fa ba4a 	b.w	800f5b0 <rcutils_system_time_now>

0801511c <rcl_clock_valid>:
 801511c:	b138      	cbz	r0, 801512e <rcl_clock_valid+0x12>
 801511e:	7803      	ldrb	r3, [r0, #0]
 8015120:	b123      	cbz	r3, 801512c <rcl_clock_valid+0x10>
 8015122:	68c0      	ldr	r0, [r0, #12]
 8015124:	3800      	subs	r0, #0
 8015126:	bf18      	it	ne
 8015128:	2001      	movne	r0, #1
 801512a:	4770      	bx	lr
 801512c:	4618      	mov	r0, r3
 801512e:	4770      	bx	lr

08015130 <rcl_clock_init>:
 8015130:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015132:	4605      	mov	r5, r0
 8015134:	4610      	mov	r0, r2
 8015136:	4614      	mov	r4, r2
 8015138:	460e      	mov	r6, r1
 801513a:	f7fa f9f1 	bl	800f520 <rcutils_allocator_is_valid>
 801513e:	b128      	cbz	r0, 801514c <rcl_clock_init+0x1c>
 8015140:	2d03      	cmp	r5, #3
 8015142:	d803      	bhi.n	801514c <rcl_clock_init+0x1c>
 8015144:	e8df f005 	tbb	[pc, r5]
 8015148:	044c291a 	.word	0x044c291a
 801514c:	200b      	movs	r0, #11
 801514e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015150:	2e00      	cmp	r6, #0
 8015152:	d0fb      	beq.n	801514c <rcl_clock_init+0x1c>
 8015154:	2c00      	cmp	r4, #0
 8015156:	d0f9      	beq.n	801514c <rcl_clock_init+0x1c>
 8015158:	2300      	movs	r3, #0
 801515a:	e9c6 3301 	strd	r3, r3, [r6, #4]
 801515e:	f8df c0a4 	ldr.w	ip, [pc, #164]	@ 8015204 <rcl_clock_init+0xd4>
 8015162:	6133      	str	r3, [r6, #16]
 8015164:	f106 0514 	add.w	r5, r6, #20
 8015168:	2703      	movs	r7, #3
 801516a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801516c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801516e:	6823      	ldr	r3, [r4, #0]
 8015170:	602b      	str	r3, [r5, #0]
 8015172:	f8c6 c00c 	str.w	ip, [r6, #12]
 8015176:	7037      	strb	r7, [r6, #0]
 8015178:	2000      	movs	r0, #0
 801517a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801517c:	2e00      	cmp	r6, #0
 801517e:	d0e5      	beq.n	801514c <rcl_clock_init+0x1c>
 8015180:	2300      	movs	r3, #0
 8015182:	7033      	strb	r3, [r6, #0]
 8015184:	e9c6 3301 	strd	r3, r3, [r6, #4]
 8015188:	e9c6 3303 	strd	r3, r3, [r6, #12]
 801518c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801518e:	f106 0514 	add.w	r5, r6, #20
 8015192:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8015194:	6823      	ldr	r3, [r4, #0]
 8015196:	602b      	str	r3, [r5, #0]
 8015198:	e7ee      	b.n	8015178 <rcl_clock_init+0x48>
 801519a:	2e00      	cmp	r6, #0
 801519c:	d0d6      	beq.n	801514c <rcl_clock_init+0x1c>
 801519e:	2c00      	cmp	r4, #0
 80151a0:	d0d4      	beq.n	801514c <rcl_clock_init+0x1c>
 80151a2:	2700      	movs	r7, #0
 80151a4:	7037      	strb	r7, [r6, #0]
 80151a6:	46a4      	mov	ip, r4
 80151a8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80151ac:	f106 0514 	add.w	r5, r6, #20
 80151b0:	e9c6 7701 	strd	r7, r7, [r6, #4]
 80151b4:	e9c6 7703 	strd	r7, r7, [r6, #12]
 80151b8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80151ba:	f8dc 3000 	ldr.w	r3, [ip]
 80151be:	602b      	str	r3, [r5, #0]
 80151c0:	6921      	ldr	r1, [r4, #16]
 80151c2:	6823      	ldr	r3, [r4, #0]
 80151c4:	2010      	movs	r0, #16
 80151c6:	4798      	blx	r3
 80151c8:	6130      	str	r0, [r6, #16]
 80151ca:	b1b8      	cbz	r0, 80151fc <rcl_clock_init+0xcc>
 80151cc:	2200      	movs	r2, #0
 80151ce:	2300      	movs	r3, #0
 80151d0:	e9c0 2300 	strd	r2, r3, [r0]
 80151d4:	4a0a      	ldr	r2, [pc, #40]	@ (8015200 <rcl_clock_init+0xd0>)
 80151d6:	7207      	strb	r7, [r0, #8]
 80151d8:	2301      	movs	r3, #1
 80151da:	60f2      	str	r2, [r6, #12]
 80151dc:	7033      	strb	r3, [r6, #0]
 80151de:	e7cb      	b.n	8015178 <rcl_clock_init+0x48>
 80151e0:	2e00      	cmp	r6, #0
 80151e2:	d0b3      	beq.n	801514c <rcl_clock_init+0x1c>
 80151e4:	2c00      	cmp	r4, #0
 80151e6:	d0b1      	beq.n	801514c <rcl_clock_init+0x1c>
 80151e8:	2300      	movs	r3, #0
 80151ea:	e9c6 3301 	strd	r3, r3, [r6, #4]
 80151ee:	f8df c018 	ldr.w	ip, [pc, #24]	@ 8015208 <rcl_clock_init+0xd8>
 80151f2:	6133      	str	r3, [r6, #16]
 80151f4:	f106 0514 	add.w	r5, r6, #20
 80151f8:	2702      	movs	r7, #2
 80151fa:	e7b6      	b.n	801516a <rcl_clock_init+0x3a>
 80151fc:	200a      	movs	r0, #10
 80151fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015200:	080150f9 	.word	0x080150f9
 8015204:	080150f1 	.word	0x080150f1
 8015208:	080150e9 	.word	0x080150e9

0801520c <rcl_clock_get_now>:
 801520c:	b140      	cbz	r0, 8015220 <rcl_clock_get_now+0x14>
 801520e:	b139      	cbz	r1, 8015220 <rcl_clock_get_now+0x14>
 8015210:	7803      	ldrb	r3, [r0, #0]
 8015212:	b11b      	cbz	r3, 801521c <rcl_clock_get_now+0x10>
 8015214:	68c3      	ldr	r3, [r0, #12]
 8015216:	b10b      	cbz	r3, 801521c <rcl_clock_get_now+0x10>
 8015218:	6900      	ldr	r0, [r0, #16]
 801521a:	4718      	bx	r3
 801521c:	2001      	movs	r0, #1
 801521e:	4770      	bx	lr
 8015220:	200b      	movs	r0, #11
 8015222:	4770      	bx	lr

08015224 <rcl_is_enabled_ros_time_override>:
 8015224:	b158      	cbz	r0, 801523e <rcl_is_enabled_ros_time_override+0x1a>
 8015226:	b151      	cbz	r1, 801523e <rcl_is_enabled_ros_time_override+0x1a>
 8015228:	7803      	ldrb	r3, [r0, #0]
 801522a:	2b01      	cmp	r3, #1
 801522c:	d105      	bne.n	801523a <rcl_is_enabled_ros_time_override+0x16>
 801522e:	6902      	ldr	r2, [r0, #16]
 8015230:	b11a      	cbz	r2, 801523a <rcl_is_enabled_ros_time_override+0x16>
 8015232:	7a13      	ldrb	r3, [r2, #8]
 8015234:	700b      	strb	r3, [r1, #0]
 8015236:	2000      	movs	r0, #0
 8015238:	4770      	bx	lr
 801523a:	2001      	movs	r0, #1
 801523c:	4770      	bx	lr
 801523e:	200b      	movs	r0, #11
 8015240:	4770      	bx	lr
 8015242:	bf00      	nop

08015244 <rcl_clock_add_jump_callback>:
 8015244:	b082      	sub	sp, #8
 8015246:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801524a:	a906      	add	r1, sp, #24
 801524c:	e881 000c 	stmia.w	r1, {r2, r3}
 8015250:	e9dd 760c 	ldrd	r7, r6, [sp, #48]	@ 0x30
 8015254:	b320      	cbz	r0, 80152a0 <rcl_clock_add_jump_callback+0x5c>
 8015256:	4605      	mov	r5, r0
 8015258:	3014      	adds	r0, #20
 801525a:	f7fa f961 	bl	800f520 <rcutils_allocator_is_valid>
 801525e:	b1f8      	cbz	r0, 80152a0 <rcl_clock_add_jump_callback+0x5c>
 8015260:	b1f7      	cbz	r7, 80152a0 <rcl_clock_add_jump_callback+0x5c>
 8015262:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015264:	2b00      	cmp	r3, #0
 8015266:	db1b      	blt.n	80152a0 <rcl_clock_add_jump_callback+0x5c>
 8015268:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
 801526c:	2a01      	cmp	r2, #1
 801526e:	f173 0300 	sbcs.w	r3, r3, #0
 8015272:	da15      	bge.n	80152a0 <rcl_clock_add_jump_callback+0x5c>
 8015274:	e9d5 0401 	ldrd	r0, r4, [r5, #4]
 8015278:	2c00      	cmp	r4, #0
 801527a:	d042      	beq.n	8015302 <rcl_clock_add_jump_callback+0xbe>
 801527c:	4603      	mov	r3, r0
 801527e:	2200      	movs	r2, #0
 8015280:	e003      	b.n	801528a <rcl_clock_add_jump_callback+0x46>
 8015282:	4294      	cmp	r4, r2
 8015284:	f103 0328 	add.w	r3, r3, #40	@ 0x28
 8015288:	d011      	beq.n	80152ae <rcl_clock_add_jump_callback+0x6a>
 801528a:	6819      	ldr	r1, [r3, #0]
 801528c:	42b9      	cmp	r1, r7
 801528e:	f102 0201 	add.w	r2, r2, #1
 8015292:	d1f6      	bne.n	8015282 <rcl_clock_add_jump_callback+0x3e>
 8015294:	6a19      	ldr	r1, [r3, #32]
 8015296:	42b1      	cmp	r1, r6
 8015298:	d1f3      	bne.n	8015282 <rcl_clock_add_jump_callback+0x3e>
 801529a:	f04f 0e01 	mov.w	lr, #1
 801529e:	e001      	b.n	80152a4 <rcl_clock_add_jump_callback+0x60>
 80152a0:	f04f 0e0b 	mov.w	lr, #11
 80152a4:	4670      	mov	r0, lr
 80152a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80152aa:	b002      	add	sp, #8
 80152ac:	4770      	bx	lr
 80152ae:	3401      	adds	r4, #1
 80152b0:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 80152b4:	00e1      	lsls	r1, r4, #3
 80152b6:	69eb      	ldr	r3, [r5, #28]
 80152b8:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 80152ba:	4798      	blx	r3
 80152bc:	b1f0      	cbz	r0, 80152fc <rcl_clock_add_jump_callback+0xb8>
 80152be:	68ab      	ldr	r3, [r5, #8]
 80152c0:	6068      	str	r0, [r5, #4]
 80152c2:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 80152c6:	f10d 0c18 	add.w	ip, sp, #24
 80152ca:	f840 7032 	str.w	r7, [r0, r2, lsl #3]
 80152ce:	eb00 04c2 	add.w	r4, r0, r2, lsl #3
 80152d2:	f103 0801 	add.w	r8, r3, #1
 80152d6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80152da:	f104 0708 	add.w	r7, r4, #8
 80152de:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80152e0:	e89c 0003 	ldmia.w	ip, {r0, r1}
 80152e4:	f04f 0e00 	mov.w	lr, #0
 80152e8:	e887 0003 	stmia.w	r7, {r0, r1}
 80152ec:	6226      	str	r6, [r4, #32]
 80152ee:	4670      	mov	r0, lr
 80152f0:	f8c5 8008 	str.w	r8, [r5, #8]
 80152f4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80152f8:	b002      	add	sp, #8
 80152fa:	4770      	bx	lr
 80152fc:	f04f 0e0a 	mov.w	lr, #10
 8015300:	e7d0      	b.n	80152a4 <rcl_clock_add_jump_callback+0x60>
 8015302:	2128      	movs	r1, #40	@ 0x28
 8015304:	e7d7      	b.n	80152b6 <rcl_clock_add_jump_callback+0x72>
 8015306:	bf00      	nop

08015308 <rcl_clock_remove_jump_callback>:
 8015308:	2800      	cmp	r0, #0
 801530a:	d05a      	beq.n	80153c2 <rcl_clock_remove_jump_callback+0xba>
 801530c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015310:	4605      	mov	r5, r0
 8015312:	3014      	adds	r0, #20
 8015314:	460f      	mov	r7, r1
 8015316:	4692      	mov	sl, r2
 8015318:	f7fa f902 	bl	800f520 <rcutils_allocator_is_valid>
 801531c:	2800      	cmp	r0, #0
 801531e:	d03f      	beq.n	80153a0 <rcl_clock_remove_jump_callback+0x98>
 8015320:	2f00      	cmp	r7, #0
 8015322:	d03d      	beq.n	80153a0 <rcl_clock_remove_jump_callback+0x98>
 8015324:	f8d5 8008 	ldr.w	r8, [r5, #8]
 8015328:	f1b8 0f00 	cmp.w	r8, #0
 801532c:	d00c      	beq.n	8015348 <rcl_clock_remove_jump_callback+0x40>
 801532e:	f8d5 9004 	ldr.w	r9, [r5, #4]
 8015332:	eb08 0688 	add.w	r6, r8, r8, lsl #2
 8015336:	eb09 06c6 	add.w	r6, r9, r6, lsl #3
 801533a:	464c      	mov	r4, r9
 801533c:	6823      	ldr	r3, [r4, #0]
 801533e:	42bb      	cmp	r3, r7
 8015340:	d005      	beq.n	801534e <rcl_clock_remove_jump_callback+0x46>
 8015342:	3428      	adds	r4, #40	@ 0x28
 8015344:	42b4      	cmp	r4, r6
 8015346:	d1f9      	bne.n	801533c <rcl_clock_remove_jump_callback+0x34>
 8015348:	2001      	movs	r0, #1
 801534a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801534e:	6a23      	ldr	r3, [r4, #32]
 8015350:	3428      	adds	r4, #40	@ 0x28
 8015352:	42b4      	cmp	r4, r6
 8015354:	d02c      	beq.n	80153b0 <rcl_clock_remove_jump_callback+0xa8>
 8015356:	4553      	cmp	r3, sl
 8015358:	d1f0      	bne.n	801533c <rcl_clock_remove_jump_callback+0x34>
 801535a:	46a6      	mov	lr, r4
 801535c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8015360:	f1a4 0c28 	sub.w	ip, r4, #40	@ 0x28
 8015364:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8015368:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801536c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8015370:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8015374:	3428      	adds	r4, #40	@ 0x28
 8015376:	42a6      	cmp	r6, r4
 8015378:	e88c 0003 	stmia.w	ip, {r0, r1}
 801537c:	d1ed      	bne.n	801535a <rcl_clock_remove_jump_callback+0x52>
 801537e:	f108 34ff 	add.w	r4, r8, #4294967295	@ 0xffffffff
 8015382:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 8015384:	60ac      	str	r4, [r5, #8]
 8015386:	b174      	cbz	r4, 80153a6 <rcl_clock_remove_jump_callback+0x9e>
 8015388:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 801538c:	00e1      	lsls	r1, r4, #3
 801538e:	69eb      	ldr	r3, [r5, #28]
 8015390:	4648      	mov	r0, r9
 8015392:	4798      	blx	r3
 8015394:	4604      	mov	r4, r0
 8015396:	b1b0      	cbz	r0, 80153c6 <rcl_clock_remove_jump_callback+0xbe>
 8015398:	606c      	str	r4, [r5, #4]
 801539a:	2000      	movs	r0, #0
 801539c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80153a0:	200b      	movs	r0, #11
 80153a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80153a6:	69ab      	ldr	r3, [r5, #24]
 80153a8:	4611      	mov	r1, r2
 80153aa:	4648      	mov	r0, r9
 80153ac:	4798      	blx	r3
 80153ae:	e7f3      	b.n	8015398 <rcl_clock_remove_jump_callback+0x90>
 80153b0:	4553      	cmp	r3, sl
 80153b2:	d1c9      	bne.n	8015348 <rcl_clock_remove_jump_callback+0x40>
 80153b4:	f108 34ff 	add.w	r4, r8, #4294967295	@ 0xffffffff
 80153b8:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 80153ba:	60ac      	str	r4, [r5, #8]
 80153bc:	2c00      	cmp	r4, #0
 80153be:	d1e3      	bne.n	8015388 <rcl_clock_remove_jump_callback+0x80>
 80153c0:	e7f1      	b.n	80153a6 <rcl_clock_remove_jump_callback+0x9e>
 80153c2:	200b      	movs	r0, #11
 80153c4:	4770      	bx	lr
 80153c6:	200a      	movs	r0, #10
 80153c8:	e7eb      	b.n	80153a2 <rcl_clock_remove_jump_callback+0x9a>
 80153ca:	bf00      	nop

080153cc <_rcl_timer_time_jump>:
 80153cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80153d0:	4681      	mov	r9, r0
 80153d2:	b087      	sub	sp, #28
 80153d4:	4614      	mov	r4, r2
 80153d6:	b131      	cbz	r1, 80153e6 <_rcl_timer_time_jump+0x1a>
 80153d8:	7803      	ldrb	r3, [r0, #0]
 80153da:	3b02      	subs	r3, #2
 80153dc:	2b01      	cmp	r3, #1
 80153de:	d93e      	bls.n	801545e <_rcl_timer_time_jump+0x92>
 80153e0:	b007      	add	sp, #28
 80153e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80153e6:	6810      	ldr	r0, [r2, #0]
 80153e8:	a904      	add	r1, sp, #16
 80153ea:	f7ff ff0f 	bl	801520c <rcl_clock_get_now>
 80153ee:	2800      	cmp	r0, #0
 80153f0:	d1f6      	bne.n	80153e0 <_rcl_timer_time_jump+0x14>
 80153f2:	f104 0a20 	add.w	sl, r4, #32
 80153f6:	2105      	movs	r1, #5
 80153f8:	4650      	mov	r0, sl
 80153fa:	f001 fe05 	bl	8017008 <__atomic_load_8>
 80153fe:	f104 0b28 	add.w	fp, r4, #40	@ 0x28
 8015402:	4680      	mov	r8, r0
 8015404:	460e      	mov	r6, r1
 8015406:	4658      	mov	r0, fp
 8015408:	2105      	movs	r1, #5
 801540a:	f001 fdfd 	bl	8017008 <__atomic_load_8>
 801540e:	4607      	mov	r7, r0
 8015410:	460d      	mov	r5, r1
 8015412:	f104 0018 	add.w	r0, r4, #24
 8015416:	2105      	movs	r1, #5
 8015418:	f001 fdf6 	bl	8017008 <__atomic_load_8>
 801541c:	f899 3000 	ldrb.w	r3, [r9]
 8015420:	9003      	str	r0, [sp, #12]
 8015422:	3b02      	subs	r3, #2
 8015424:	2b01      	cmp	r3, #1
 8015426:	4689      	mov	r9, r1
 8015428:	d935      	bls.n	8015496 <_rcl_timer_time_jump+0xca>
 801542a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801542e:	42ba      	cmp	r2, r7
 8015430:	eb73 0505 	sbcs.w	r5, r3, r5
 8015434:	da57      	bge.n	80154e6 <_rcl_timer_time_jump+0x11a>
 8015436:	4542      	cmp	r2, r8
 8015438:	eb73 0606 	sbcs.w	r6, r3, r6
 801543c:	dad0      	bge.n	80153e0 <_rcl_timer_time_jump+0x14>
 801543e:	1882      	adds	r2, r0, r2
 8015440:	f04f 0405 	mov.w	r4, #5
 8015444:	eb43 0309 	adc.w	r3, r3, r9
 8015448:	4658      	mov	r0, fp
 801544a:	9400      	str	r4, [sp, #0]
 801544c:	f001 fe12 	bl	8017074 <__atomic_store_8>
 8015450:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015454:	9400      	str	r4, [sp, #0]
 8015456:	4650      	mov	r0, sl
 8015458:	f001 fe0c 	bl	8017074 <__atomic_store_8>
 801545c:	e7c0      	b.n	80153e0 <_rcl_timer_time_jump+0x14>
 801545e:	6810      	ldr	r0, [r2, #0]
 8015460:	a904      	add	r1, sp, #16
 8015462:	f7ff fed3 	bl	801520c <rcl_clock_get_now>
 8015466:	2800      	cmp	r0, #0
 8015468:	d1ba      	bne.n	80153e0 <_rcl_timer_time_jump+0x14>
 801546a:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 801546e:	4313      	orrs	r3, r2
 8015470:	d0b6      	beq.n	80153e0 <_rcl_timer_time_jump+0x14>
 8015472:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8015476:	2105      	movs	r1, #5
 8015478:	f001 fdc6 	bl	8017008 <__atomic_load_8>
 801547c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015480:	1a82      	subs	r2, r0, r2
 8015482:	f04f 0005 	mov.w	r0, #5
 8015486:	9000      	str	r0, [sp, #0]
 8015488:	eb61 0303 	sbc.w	r3, r1, r3
 801548c:	f104 0030 	add.w	r0, r4, #48	@ 0x30
 8015490:	f001 fdf0 	bl	8017074 <__atomic_store_8>
 8015494:	e7a4      	b.n	80153e0 <_rcl_timer_time_jump+0x14>
 8015496:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 801549a:	4313      	orrs	r3, r2
 801549c:	d0a0      	beq.n	80153e0 <_rcl_timer_time_jump+0x14>
 801549e:	2605      	movs	r6, #5
 80154a0:	f104 0030 	add.w	r0, r4, #48	@ 0x30
 80154a4:	2300      	movs	r3, #0
 80154a6:	9600      	str	r6, [sp, #0]
 80154a8:	2200      	movs	r2, #0
 80154aa:	f001 fe19 	bl	80170e0 <__atomic_exchange_8>
 80154ae:	ea51 0300 	orrs.w	r3, r1, r0
 80154b2:	4604      	mov	r4, r0
 80154b4:	460d      	mov	r5, r1
 80154b6:	d093      	beq.n	80153e0 <_rcl_timer_time_jump+0x14>
 80154b8:	9a04      	ldr	r2, [sp, #16]
 80154ba:	9b05      	ldr	r3, [sp, #20]
 80154bc:	9600      	str	r6, [sp, #0]
 80154be:	1b12      	subs	r2, r2, r4
 80154c0:	eb63 0301 	sbc.w	r3, r3, r1
 80154c4:	9903      	ldr	r1, [sp, #12]
 80154c6:	1852      	adds	r2, r2, r1
 80154c8:	eb43 0309 	adc.w	r3, r3, r9
 80154cc:	4658      	mov	r0, fp
 80154ce:	f001 fdd1 	bl	8017074 <__atomic_store_8>
 80154d2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80154d6:	1b12      	subs	r2, r2, r4
 80154d8:	9600      	str	r6, [sp, #0]
 80154da:	eb63 0305 	sbc.w	r3, r3, r5
 80154de:	4650      	mov	r0, sl
 80154e0:	f001 fdc8 	bl	8017074 <__atomic_store_8>
 80154e4:	e77c      	b.n	80153e0 <_rcl_timer_time_jump+0x14>
 80154e6:	f104 0008 	add.w	r0, r4, #8
 80154ea:	f006 f9d1 	bl	801b890 <rcl_trigger_guard_condition>
 80154ee:	e777      	b.n	80153e0 <_rcl_timer_time_jump+0x14>

080154f0 <rcl_get_zero_initialized_timer>:
 80154f0:	4b01      	ldr	r3, [pc, #4]	@ (80154f8 <rcl_get_zero_initialized_timer+0x8>)
 80154f2:	6818      	ldr	r0, [r3, #0]
 80154f4:	4770      	bx	lr
 80154f6:	bf00      	nop
 80154f8:	080203b0 	.word	0x080203b0
 80154fc:	00000000 	.word	0x00000000

08015500 <rcl_timer_init2>:
 8015500:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015504:	b0ae      	sub	sp, #184	@ 0xb8
 8015506:	4604      	mov	r4, r0
 8015508:	a839      	add	r0, sp, #228	@ 0xe4
 801550a:	f89d 80f8 	ldrb.w	r8, [sp, #248]	@ 0xf8
 801550e:	460d      	mov	r5, r1
 8015510:	4691      	mov	r9, r2
 8015512:	f7fa f805 	bl	800f520 <rcutils_allocator_is_valid>
 8015516:	2800      	cmp	r0, #0
 8015518:	f000 8097 	beq.w	801564a <rcl_timer_init2+0x14a>
 801551c:	2c00      	cmp	r4, #0
 801551e:	f000 8094 	beq.w	801564a <rcl_timer_init2+0x14a>
 8015522:	2d00      	cmp	r5, #0
 8015524:	f000 8091 	beq.w	801564a <rcl_timer_init2+0x14a>
 8015528:	9b37      	ldr	r3, [sp, #220]	@ 0xdc
 801552a:	2b00      	cmp	r3, #0
 801552c:	f2c0 808d 	blt.w	801564a <rcl_timer_init2+0x14a>
 8015530:	6823      	ldr	r3, [r4, #0]
 8015532:	b123      	cbz	r3, 801553e <rcl_timer_init2+0x3e>
 8015534:	2664      	movs	r6, #100	@ 0x64
 8015536:	4630      	mov	r0, r6
 8015538:	b02e      	add	sp, #184	@ 0xb8
 801553a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801553e:	a908      	add	r1, sp, #32
 8015540:	4628      	mov	r0, r5
 8015542:	f7ff fe63 	bl	801520c <rcl_clock_get_now>
 8015546:	4606      	mov	r6, r0
 8015548:	2800      	cmp	r0, #0
 801554a:	d1f4      	bne.n	8015536 <rcl_timer_init2+0x36>
 801554c:	ae06      	add	r6, sp, #24
 801554e:	4630      	mov	r0, r6
 8015550:	e9cd 5916 	strd	r5, r9, [sp, #88]	@ 0x58
 8015554:	f006 f8be 	bl	801b6d4 <rcl_get_zero_initialized_guard_condition>
 8015558:	e896 0003 	ldmia.w	r6, {r0, r1}
 801555c:	f10d 0a60 	add.w	sl, sp, #96	@ 0x60
 8015560:	ae0b      	add	r6, sp, #44	@ 0x2c
 8015562:	e88a 0003 	stmia.w	sl, {r0, r1}
 8015566:	4630      	mov	r0, r6
 8015568:	f006 f98c 	bl	801b884 <rcl_guard_condition_get_default_options>
 801556c:	ab0d      	add	r3, sp, #52	@ 0x34
 801556e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8015572:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8015576:	4649      	mov	r1, r9
 8015578:	e896 000c 	ldmia.w	r6, {r2, r3}
 801557c:	4650      	mov	r0, sl
 801557e:	f006 f8b3 	bl	801b6e8 <rcl_guard_condition_init>
 8015582:	4606      	mov	r6, r0
 8015584:	2800      	cmp	r0, #0
 8015586:	d1d6      	bne.n	8015536 <rcl_timer_init2+0x36>
 8015588:	9b38      	ldr	r3, [sp, #224]	@ 0xe0
 801558a:	931a      	str	r3, [sp, #104]	@ 0x68
 801558c:	e9dd 2336 	ldrd	r2, r3, [sp, #216]	@ 0xd8
 8015590:	e9cd 231c 	strd	r2, r3, [sp, #112]	@ 0x70
 8015594:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8015598:	9f36      	ldr	r7, [sp, #216]	@ 0xd8
 801559a:	902a      	str	r0, [sp, #168]	@ 0xa8
 801559c:	e9cd 002b 	strd	r0, r0, [sp, #172]	@ 0xac
 80155a0:	ed9f 7b35 	vldr	d7, [pc, #212]	@ 8015678 <rcl_timer_init2+0x178>
 80155a4:	19d0      	adds	r0, r2, r7
 80155a6:	9f37      	ldr	r7, [sp, #220]	@ 0xdc
 80155a8:	f10d 0ce4 	add.w	ip, sp, #228	@ 0xe4
 80155ac:	eb43 0107 	adc.w	r1, r3, r7
 80155b0:	ed8d 7b22 	vstr	d7, [sp, #136]	@ 0x88
 80155b4:	e9cd 231e 	strd	r2, r3, [sp, #120]	@ 0x78
 80155b8:	e9cd 0120 	strd	r0, r1, [sp, #128]	@ 0x80
 80155bc:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80155c0:	f10d 0e94 	add.w	lr, sp, #148	@ 0x94
 80155c4:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80155c8:	f8dc 3000 	ldr.w	r3, [ip]
 80155cc:	f8ce 3000 	str.w	r3, [lr]
 80155d0:	f088 0801 	eor.w	r8, r8, #1
 80155d4:	f88d 8090 	strb.w	r8, [sp, #144]	@ 0x90
 80155d8:	4619      	mov	r1, r3
 80155da:	2060      	movs	r0, #96	@ 0x60
 80155dc:	9b39      	ldr	r3, [sp, #228]	@ 0xe4
 80155de:	4798      	blx	r3
 80155e0:	4680      	mov	r8, r0
 80155e2:	6020      	str	r0, [r4, #0]
 80155e4:	2800      	cmp	r0, #0
 80155e6:	d035      	beq.n	8015654 <rcl_timer_init2+0x154>
 80155e8:	a916      	add	r1, sp, #88	@ 0x58
 80155ea:	2260      	movs	r2, #96	@ 0x60
 80155ec:	f007 fc55 	bl	801ce9a <memcpy>
 80155f0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80155f2:	781b      	ldrb	r3, [r3, #0]
 80155f4:	2b01      	cmp	r3, #1
 80155f6:	d19e      	bne.n	8015536 <rcl_timer_init2+0x36>
 80155f8:	2001      	movs	r0, #1
 80155fa:	2100      	movs	r1, #0
 80155fc:	e9cd 0112 	strd	r0, r1, [sp, #72]	@ 0x48
 8015600:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8015604:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8015608:	e9cd 0114 	strd	r0, r1, [sp, #80]	@ 0x50
 801560c:	f88d 3040 	strb.w	r3, [sp, #64]	@ 0x40
 8015610:	4b1b      	ldr	r3, [pc, #108]	@ (8015680 <rcl_timer_init2+0x180>)
 8015612:	9304      	str	r3, [sp, #16]
 8015614:	f8cd 8014 	str.w	r8, [sp, #20]
 8015618:	ab12      	add	r3, sp, #72	@ 0x48
 801561a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801561c:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 8015620:	f10d 0c40 	add.w	ip, sp, #64	@ 0x40
 8015624:	4628      	mov	r0, r5
 8015626:	e89c 000c 	ldmia.w	ip, {r2, r3}
 801562a:	f7ff fe0b 	bl	8015244 <rcl_clock_add_jump_callback>
 801562e:	4605      	mov	r5, r0
 8015630:	2800      	cmp	r0, #0
 8015632:	d080      	beq.n	8015536 <rcl_timer_init2+0x36>
 8015634:	4650      	mov	r0, sl
 8015636:	f006 f903 	bl	801b840 <rcl_guard_condition_fini>
 801563a:	9b3a      	ldr	r3, [sp, #232]	@ 0xe8
 801563c:	993d      	ldr	r1, [sp, #244]	@ 0xf4
 801563e:	6820      	ldr	r0, [r4, #0]
 8015640:	4798      	blx	r3
 8015642:	2300      	movs	r3, #0
 8015644:	6023      	str	r3, [r4, #0]
 8015646:	462e      	mov	r6, r5
 8015648:	e775      	b.n	8015536 <rcl_timer_init2+0x36>
 801564a:	260b      	movs	r6, #11
 801564c:	4630      	mov	r0, r6
 801564e:	b02e      	add	sp, #184	@ 0xb8
 8015650:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015654:	4650      	mov	r0, sl
 8015656:	f006 f8f3 	bl	801b840 <rcl_guard_condition_fini>
 801565a:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 801565c:	781b      	ldrb	r3, [r3, #0]
 801565e:	2b01      	cmp	r3, #1
 8015660:	d001      	beq.n	8015666 <rcl_timer_init2+0x166>
 8015662:	260a      	movs	r6, #10
 8015664:	e767      	b.n	8015536 <rcl_timer_init2+0x36>
 8015666:	4906      	ldr	r1, [pc, #24]	@ (8015680 <rcl_timer_init2+0x180>)
 8015668:	4622      	mov	r2, r4
 801566a:	4628      	mov	r0, r5
 801566c:	f7ff fe4c 	bl	8015308 <rcl_clock_remove_jump_callback>
 8015670:	e7f7      	b.n	8015662 <rcl_timer_init2+0x162>
 8015672:	bf00      	nop
 8015674:	f3af 8000 	nop.w
	...
 8015680:	080153cd 	.word	0x080153cd

08015684 <rcl_timer_clock>:
 8015684:	b130      	cbz	r0, 8015694 <rcl_timer_clock+0x10>
 8015686:	b129      	cbz	r1, 8015694 <rcl_timer_clock+0x10>
 8015688:	6803      	ldr	r3, [r0, #0]
 801568a:	b12b      	cbz	r3, 8015698 <rcl_timer_clock+0x14>
 801568c:	681b      	ldr	r3, [r3, #0]
 801568e:	600b      	str	r3, [r1, #0]
 8015690:	2000      	movs	r0, #0
 8015692:	4770      	bx	lr
 8015694:	200b      	movs	r0, #11
 8015696:	4770      	bx	lr
 8015698:	f44f 7048 	mov.w	r0, #800	@ 0x320
 801569c:	4770      	bx	lr
 801569e:	bf00      	nop

080156a0 <rcl_timer_call>:
 80156a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80156a4:	b087      	sub	sp, #28
 80156a6:	2800      	cmp	r0, #0
 80156a8:	d067      	beq.n	801577a <rcl_timer_call+0xda>
 80156aa:	6803      	ldr	r3, [r0, #0]
 80156ac:	4604      	mov	r4, r0
 80156ae:	2b00      	cmp	r3, #0
 80156b0:	d068      	beq.n	8015784 <rcl_timer_call+0xe4>
 80156b2:	f3bf 8f5b 	dmb	ish
 80156b6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80156ba:	f3bf 8f5b 	dmb	ish
 80156be:	2b00      	cmp	r3, #0
 80156c0:	d150      	bne.n	8015764 <rcl_timer_call+0xc4>
 80156c2:	6803      	ldr	r3, [r0, #0]
 80156c4:	a904      	add	r1, sp, #16
 80156c6:	6818      	ldr	r0, [r3, #0]
 80156c8:	f7ff fda0 	bl	801520c <rcl_clock_get_now>
 80156cc:	4605      	mov	r5, r0
 80156ce:	2800      	cmp	r0, #0
 80156d0:	d144      	bne.n	801575c <rcl_timer_call+0xbc>
 80156d2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80156d6:	2b00      	cmp	r3, #0
 80156d8:	db4a      	blt.n	8015770 <rcl_timer_call+0xd0>
 80156da:	6820      	ldr	r0, [r4, #0]
 80156dc:	f04f 0a05 	mov.w	sl, #5
 80156e0:	f8cd a000 	str.w	sl, [sp]
 80156e4:	3020      	adds	r0, #32
 80156e6:	f001 fcfb 	bl	80170e0 <__atomic_exchange_8>
 80156ea:	6823      	ldr	r3, [r4, #0]
 80156ec:	f3bf 8f5b 	dmb	ish
 80156f0:	4680      	mov	r8, r0
 80156f2:	f8d3 b010 	ldr.w	fp, [r3, #16]
 80156f6:	f3bf 8f5b 	dmb	ish
 80156fa:	6820      	ldr	r0, [r4, #0]
 80156fc:	4689      	mov	r9, r1
 80156fe:	3028      	adds	r0, #40	@ 0x28
 8015700:	4651      	mov	r1, sl
 8015702:	f001 fc81 	bl	8017008 <__atomic_load_8>
 8015706:	4606      	mov	r6, r0
 8015708:	6820      	ldr	r0, [r4, #0]
 801570a:	460f      	mov	r7, r1
 801570c:	3018      	adds	r0, #24
 801570e:	4651      	mov	r1, sl
 8015710:	f001 fc7a 	bl	8017008 <__atomic_load_8>
 8015714:	1836      	adds	r6, r6, r0
 8015716:	eb41 0707 	adc.w	r7, r1, r7
 801571a:	4602      	mov	r2, r0
 801571c:	460b      	mov	r3, r1
 801571e:	4682      	mov	sl, r0
 8015720:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015724:	42b0      	cmp	r0, r6
 8015726:	eb71 0c07 	sbcs.w	ip, r1, r7
 801572a:	db04      	blt.n	8015736 <rcl_timer_call+0x96>
 801572c:	ea53 0c02 	orrs.w	ip, r3, r2
 8015730:	d12b      	bne.n	801578a <rcl_timer_call+0xea>
 8015732:	4606      	mov	r6, r0
 8015734:	460f      	mov	r7, r1
 8015736:	6820      	ldr	r0, [r4, #0]
 8015738:	2105      	movs	r1, #5
 801573a:	4632      	mov	r2, r6
 801573c:	463b      	mov	r3, r7
 801573e:	3028      	adds	r0, #40	@ 0x28
 8015740:	9100      	str	r1, [sp, #0]
 8015742:	f001 fc97 	bl	8017074 <__atomic_store_8>
 8015746:	f1bb 0f00 	cmp.w	fp, #0
 801574a:	d007      	beq.n	801575c <rcl_timer_call+0xbc>
 801574c:	9a04      	ldr	r2, [sp, #16]
 801574e:	9b05      	ldr	r3, [sp, #20]
 8015750:	ebb2 0208 	subs.w	r2, r2, r8
 8015754:	4620      	mov	r0, r4
 8015756:	eb63 0309 	sbc.w	r3, r3, r9
 801575a:	47d8      	blx	fp
 801575c:	4628      	mov	r0, r5
 801575e:	b007      	add	sp, #28
 8015760:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015764:	f240 3521 	movw	r5, #801	@ 0x321
 8015768:	4628      	mov	r0, r5
 801576a:	b007      	add	sp, #28
 801576c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015770:	2501      	movs	r5, #1
 8015772:	4628      	mov	r0, r5
 8015774:	b007      	add	sp, #28
 8015776:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801577a:	250b      	movs	r5, #11
 801577c:	4628      	mov	r0, r5
 801577e:	b007      	add	sp, #28
 8015780:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015784:	f44f 7548 	mov.w	r5, #800	@ 0x320
 8015788:	e7e8      	b.n	801575c <rcl_timer_call+0xbc>
 801578a:	1b80      	subs	r0, r0, r6
 801578c:	eb61 0107 	sbc.w	r1, r1, r7
 8015790:	e9cd 3202 	strd	r3, r2, [sp, #8]
 8015794:	f7eb fa90 	bl	8000cb8 <__aeabi_ldivmod>
 8015798:	9b02      	ldr	r3, [sp, #8]
 801579a:	3001      	adds	r0, #1
 801579c:	f141 0100 	adc.w	r1, r1, #0
 80157a0:	fb00 f303 	mul.w	r3, r0, r3
 80157a4:	fb01 330a 	mla	r3, r1, sl, r3
 80157a8:	fba0 0a0a 	umull	r0, sl, r0, sl
 80157ac:	1830      	adds	r0, r6, r0
 80157ae:	4453      	add	r3, sl
 80157b0:	eb43 0707 	adc.w	r7, r3, r7
 80157b4:	4606      	mov	r6, r0
 80157b6:	e7be      	b.n	8015736 <rcl_timer_call+0x96>

080157b8 <rcl_timer_is_ready>:
 80157b8:	b398      	cbz	r0, 8015822 <rcl_timer_is_ready+0x6a>
 80157ba:	b530      	push	{r4, r5, lr}
 80157bc:	6803      	ldr	r3, [r0, #0]
 80157be:	b083      	sub	sp, #12
 80157c0:	4604      	mov	r4, r0
 80157c2:	b383      	cbz	r3, 8015826 <rcl_timer_is_ready+0x6e>
 80157c4:	460d      	mov	r5, r1
 80157c6:	b349      	cbz	r1, 801581c <rcl_timer_is_ready+0x64>
 80157c8:	f3bf 8f5b 	dmb	ish
 80157cc:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80157d0:	f3bf 8f5b 	dmb	ish
 80157d4:	b9fb      	cbnz	r3, 8015816 <rcl_timer_is_ready+0x5e>
 80157d6:	6803      	ldr	r3, [r0, #0]
 80157d8:	4669      	mov	r1, sp
 80157da:	6818      	ldr	r0, [r3, #0]
 80157dc:	f7ff fd16 	bl	801520c <rcl_clock_get_now>
 80157e0:	b128      	cbz	r0, 80157ee <rcl_timer_is_ready+0x36>
 80157e2:	f240 3321 	movw	r3, #801	@ 0x321
 80157e6:	4298      	cmp	r0, r3
 80157e8:	d015      	beq.n	8015816 <rcl_timer_is_ready+0x5e>
 80157ea:	b003      	add	sp, #12
 80157ec:	bd30      	pop	{r4, r5, pc}
 80157ee:	6820      	ldr	r0, [r4, #0]
 80157f0:	2105      	movs	r1, #5
 80157f2:	3028      	adds	r0, #40	@ 0x28
 80157f4:	f001 fc08 	bl	8017008 <__atomic_load_8>
 80157f8:	e9dd 3200 	ldrd	r3, r2, [sp]
 80157fc:	1ac0      	subs	r0, r0, r3
 80157fe:	eb61 0102 	sbc.w	r1, r1, r2
 8015802:	2801      	cmp	r0, #1
 8015804:	f171 0100 	sbcs.w	r1, r1, #0
 8015808:	bfb4      	ite	lt
 801580a:	2301      	movlt	r3, #1
 801580c:	2300      	movge	r3, #0
 801580e:	702b      	strb	r3, [r5, #0]
 8015810:	2000      	movs	r0, #0
 8015812:	b003      	add	sp, #12
 8015814:	bd30      	pop	{r4, r5, pc}
 8015816:	2300      	movs	r3, #0
 8015818:	702b      	strb	r3, [r5, #0]
 801581a:	e7f9      	b.n	8015810 <rcl_timer_is_ready+0x58>
 801581c:	200b      	movs	r0, #11
 801581e:	b003      	add	sp, #12
 8015820:	bd30      	pop	{r4, r5, pc}
 8015822:	200b      	movs	r0, #11
 8015824:	4770      	bx	lr
 8015826:	f44f 7048 	mov.w	r0, #800	@ 0x320
 801582a:	e7de      	b.n	80157ea <rcl_timer_is_ready+0x32>

0801582c <rcl_timer_get_next_call_time>:
 801582c:	b1d8      	cbz	r0, 8015866 <rcl_timer_get_next_call_time+0x3a>
 801582e:	b538      	push	{r3, r4, r5, lr}
 8015830:	6803      	ldr	r3, [r0, #0]
 8015832:	b1d3      	cbz	r3, 801586a <rcl_timer_get_next_call_time+0x3e>
 8015834:	460c      	mov	r4, r1
 8015836:	b1a1      	cbz	r1, 8015862 <rcl_timer_get_next_call_time+0x36>
 8015838:	f3bf 8f5b 	dmb	ish
 801583c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8015840:	f3bf 8f5b 	dmb	ish
 8015844:	f003 05ff 	and.w	r5, r3, #255	@ 0xff
 8015848:	b943      	cbnz	r3, 801585c <rcl_timer_get_next_call_time+0x30>
 801584a:	6800      	ldr	r0, [r0, #0]
 801584c:	2105      	movs	r1, #5
 801584e:	3028      	adds	r0, #40	@ 0x28
 8015850:	f001 fbda 	bl	8017008 <__atomic_load_8>
 8015854:	e9c4 0100 	strd	r0, r1, [r4]
 8015858:	4628      	mov	r0, r5
 801585a:	bd38      	pop	{r3, r4, r5, pc}
 801585c:	f240 3021 	movw	r0, #801	@ 0x321
 8015860:	bd38      	pop	{r3, r4, r5, pc}
 8015862:	200b      	movs	r0, #11
 8015864:	bd38      	pop	{r3, r4, r5, pc}
 8015866:	200b      	movs	r0, #11
 8015868:	4770      	bx	lr
 801586a:	f44f 7048 	mov.w	r0, #800	@ 0x320
 801586e:	bd38      	pop	{r3, r4, r5, pc}

08015870 <rcl_timer_get_guard_condition>:
 8015870:	b130      	cbz	r0, 8015880 <rcl_timer_get_guard_condition+0x10>
 8015872:	6800      	ldr	r0, [r0, #0]
 8015874:	b120      	cbz	r0, 8015880 <rcl_timer_get_guard_condition+0x10>
 8015876:	68c3      	ldr	r3, [r0, #12]
 8015878:	b10b      	cbz	r3, 801587e <rcl_timer_get_guard_condition+0xe>
 801587a:	3008      	adds	r0, #8
 801587c:	4770      	bx	lr
 801587e:	4618      	mov	r0, r3
 8015880:	4770      	bx	lr
 8015882:	bf00      	nop

08015884 <rcl_get_zero_initialized_wait_set>:
 8015884:	b510      	push	{r4, lr}
 8015886:	4c08      	ldr	r4, [pc, #32]	@ (80158a8 <rcl_get_zero_initialized_wait_set+0x24>)
 8015888:	4686      	mov	lr, r0
 801588a:	4684      	mov	ip, r0
 801588c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801588e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8015892:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8015894:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8015898:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801589a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801589e:	6823      	ldr	r3, [r4, #0]
 80158a0:	f8cc 3000 	str.w	r3, [ip]
 80158a4:	4670      	mov	r0, lr
 80158a6:	bd10      	pop	{r4, pc}
 80158a8:	080203b4 	.word	0x080203b4

080158ac <rcl_wait_set_is_valid>:
 80158ac:	b118      	cbz	r0, 80158b6 <rcl_wait_set_is_valid+0xa>
 80158ae:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 80158b0:	3800      	subs	r0, #0
 80158b2:	bf18      	it	ne
 80158b4:	2001      	movne	r0, #1
 80158b6:	4770      	bx	lr

080158b8 <rcl_wait_set_fini>:
 80158b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80158bc:	2800      	cmp	r0, #0
 80158be:	f000 80ab 	beq.w	8015a18 <rcl_wait_set_fini+0x160>
 80158c2:	4605      	mov	r5, r0
 80158c4:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 80158c6:	2800      	cmp	r0, #0
 80158c8:	f000 809c 	beq.w	8015a04 <rcl_wait_set_fini+0x14c>
 80158cc:	6bc0      	ldr	r0, [r0, #60]	@ 0x3c
 80158ce:	f003 fa2f 	bl	8018d30 <rmw_destroy_wait_set>
 80158d2:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80158d4:	4680      	mov	r8, r0
 80158d6:	2800      	cmp	r0, #0
 80158d8:	f040 808e 	bne.w	80159f8 <rcl_wait_set_fini+0x140>
 80158dc:	2c00      	cmp	r4, #0
 80158de:	f000 80a0 	beq.w	8015a22 <rcl_wait_set_fini+0x16a>
 80158e2:	6828      	ldr	r0, [r5, #0]
 80158e4:	6ce7      	ldr	r7, [r4, #76]	@ 0x4c
 80158e6:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 80158ea:	2600      	movs	r6, #0
 80158ec:	606e      	str	r6, [r5, #4]
 80158ee:	6026      	str	r6, [r4, #0]
 80158f0:	b118      	cbz	r0, 80158fa <rcl_wait_set_fini+0x42>
 80158f2:	4649      	mov	r1, r9
 80158f4:	47b8      	blx	r7
 80158f6:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80158f8:	602e      	str	r6, [r5, #0]
 80158fa:	68a0      	ldr	r0, [r4, #8]
 80158fc:	b128      	cbz	r0, 801590a <rcl_wait_set_fini+0x52>
 80158fe:	4649      	mov	r1, r9
 8015900:	47b8      	blx	r7
 8015902:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8015904:	2300      	movs	r3, #0
 8015906:	e9c4 3301 	strd	r3, r3, [r4, #4]
 801590a:	68a8      	ldr	r0, [r5, #8]
 801590c:	6ce6      	ldr	r6, [r4, #76]	@ 0x4c
 801590e:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 8015910:	f04f 0900 	mov.w	r9, #0
 8015914:	f8c5 900c 	str.w	r9, [r5, #12]
 8015918:	f8c4 900c 	str.w	r9, [r4, #12]
 801591c:	b130      	cbz	r0, 801592c <rcl_wait_set_fini+0x74>
 801591e:	4639      	mov	r1, r7
 8015920:	47b0      	blx	r6
 8015922:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8015924:	f8c5 9008 	str.w	r9, [r5, #8]
 8015928:	6ce6      	ldr	r6, [r4, #76]	@ 0x4c
 801592a:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 801592c:	6960      	ldr	r0, [r4, #20]
 801592e:	f04f 0900 	mov.w	r9, #0
 8015932:	f8c4 9010 	str.w	r9, [r4, #16]
 8015936:	b130      	cbz	r0, 8015946 <rcl_wait_set_fini+0x8e>
 8015938:	4639      	mov	r1, r7
 801593a:	47b0      	blx	r6
 801593c:	f8c4 9014 	str.w	r9, [r4, #20]
 8015940:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8015942:	6ce6      	ldr	r6, [r4, #76]	@ 0x4c
 8015944:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 8015946:	6928      	ldr	r0, [r5, #16]
 8015948:	f04f 0900 	mov.w	r9, #0
 801594c:	f8c5 9014 	str.w	r9, [r5, #20]
 8015950:	f8c4 9040 	str.w	r9, [r4, #64]	@ 0x40
 8015954:	b130      	cbz	r0, 8015964 <rcl_wait_set_fini+0xac>
 8015956:	4639      	mov	r1, r7
 8015958:	47b0      	blx	r6
 801595a:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801595c:	f8c5 9010 	str.w	r9, [r5, #16]
 8015960:	6ce6      	ldr	r6, [r4, #76]	@ 0x4c
 8015962:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 8015964:	69a8      	ldr	r0, [r5, #24]
 8015966:	f04f 0900 	mov.w	r9, #0
 801596a:	f8c5 901c 	str.w	r9, [r5, #28]
 801596e:	f8c4 9018 	str.w	r9, [r4, #24]
 8015972:	b120      	cbz	r0, 801597e <rcl_wait_set_fini+0xc6>
 8015974:	4639      	mov	r1, r7
 8015976:	47b0      	blx	r6
 8015978:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801597a:	f8c5 9018 	str.w	r9, [r5, #24]
 801597e:	6a20      	ldr	r0, [r4, #32]
 8015980:	b128      	cbz	r0, 801598e <rcl_wait_set_fini+0xd6>
 8015982:	4639      	mov	r1, r7
 8015984:	47b0      	blx	r6
 8015986:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8015988:	2300      	movs	r3, #0
 801598a:	e9c4 3307 	strd	r3, r3, [r4, #28]
 801598e:	6a28      	ldr	r0, [r5, #32]
 8015990:	6ce7      	ldr	r7, [r4, #76]	@ 0x4c
 8015992:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 8015996:	2600      	movs	r6, #0
 8015998:	626e      	str	r6, [r5, #36]	@ 0x24
 801599a:	6266      	str	r6, [r4, #36]	@ 0x24
 801599c:	b118      	cbz	r0, 80159a6 <rcl_wait_set_fini+0xee>
 801599e:	4649      	mov	r1, r9
 80159a0:	47b8      	blx	r7
 80159a2:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80159a4:	622e      	str	r6, [r5, #32]
 80159a6:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 80159a8:	b128      	cbz	r0, 80159b6 <rcl_wait_set_fini+0xfe>
 80159aa:	4649      	mov	r1, r9
 80159ac:	47b8      	blx	r7
 80159ae:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80159b0:	2300      	movs	r3, #0
 80159b2:	e9c4 330a 	strd	r3, r3, [r4, #40]	@ 0x28
 80159b6:	6aa8      	ldr	r0, [r5, #40]	@ 0x28
 80159b8:	6ce7      	ldr	r7, [r4, #76]	@ 0x4c
 80159ba:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 80159be:	2600      	movs	r6, #0
 80159c0:	62ee      	str	r6, [r5, #44]	@ 0x2c
 80159c2:	6326      	str	r6, [r4, #48]	@ 0x30
 80159c4:	b118      	cbz	r0, 80159ce <rcl_wait_set_fini+0x116>
 80159c6:	4649      	mov	r1, r9
 80159c8:	47b8      	blx	r7
 80159ca:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80159cc:	62ae      	str	r6, [r5, #40]	@ 0x28
 80159ce:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80159d0:	b1e0      	cbz	r0, 8015a0c <rcl_wait_set_fini+0x154>
 80159d2:	4649      	mov	r1, r9
 80159d4:	47b8      	blx	r7
 80159d6:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80159d8:	2300      	movs	r3, #0
 80159da:	e9c4 330d 	strd	r3, r3, [r4, #52]	@ 0x34
 80159de:	4598      	cmp	r8, r3
 80159e0:	bf18      	it	ne
 80159e2:	f44f 7861 	movne.w	r8, #900	@ 0x384
 80159e6:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 80159e8:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 80159ea:	4620      	mov	r0, r4
 80159ec:	4798      	blx	r3
 80159ee:	2300      	movs	r3, #0
 80159f0:	632b      	str	r3, [r5, #48]	@ 0x30
 80159f2:	4640      	mov	r0, r8
 80159f4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80159f8:	f44f 7861 	mov.w	r8, #900	@ 0x384
 80159fc:	2c00      	cmp	r4, #0
 80159fe:	f47f af70 	bne.w	80158e2 <rcl_wait_set_fini+0x2a>
 8015a02:	e7f6      	b.n	80159f2 <rcl_wait_set_fini+0x13a>
 8015a04:	4680      	mov	r8, r0
 8015a06:	4640      	mov	r0, r8
 8015a08:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015a0c:	f1b8 0f00 	cmp.w	r8, #0
 8015a10:	bf18      	it	ne
 8015a12:	f44f 7861 	movne.w	r8, #900	@ 0x384
 8015a16:	e7e6      	b.n	80159e6 <rcl_wait_set_fini+0x12e>
 8015a18:	f04f 080b 	mov.w	r8, #11
 8015a1c:	4640      	mov	r0, r8
 8015a1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015a22:	f44f 7861 	mov.w	r8, #900	@ 0x384
 8015a26:	e7e4      	b.n	80159f2 <rcl_wait_set_fini+0x13a>

08015a28 <rcl_wait_set_add_subscription>:
 8015a28:	b318      	cbz	r0, 8015a72 <rcl_wait_set_add_subscription+0x4a>
 8015a2a:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8015a2c:	b570      	push	{r4, r5, r6, lr}
 8015a2e:	4604      	mov	r4, r0
 8015a30:	b30b      	cbz	r3, 8015a76 <rcl_wait_set_add_subscription+0x4e>
 8015a32:	b319      	cbz	r1, 8015a7c <rcl_wait_set_add_subscription+0x54>
 8015a34:	681d      	ldr	r5, [r3, #0]
 8015a36:	6840      	ldr	r0, [r0, #4]
 8015a38:	4285      	cmp	r5, r0
 8015a3a:	d217      	bcs.n	8015a6c <rcl_wait_set_add_subscription+0x44>
 8015a3c:	6820      	ldr	r0, [r4, #0]
 8015a3e:	1c6e      	adds	r6, r5, #1
 8015a40:	601e      	str	r6, [r3, #0]
 8015a42:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 8015a46:	b102      	cbz	r2, 8015a4a <rcl_wait_set_add_subscription+0x22>
 8015a48:	6015      	str	r5, [r2, #0]
 8015a4a:	4608      	mov	r0, r1
 8015a4c:	f7ff fb3c 	bl	80150c8 <rcl_subscription_get_rmw_handle>
 8015a50:	b150      	cbz	r0, 8015a68 <rcl_wait_set_add_subscription+0x40>
 8015a52:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015a54:	6842      	ldr	r2, [r0, #4]
 8015a56:	689b      	ldr	r3, [r3, #8]
 8015a58:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8015a5c:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8015a5e:	6853      	ldr	r3, [r2, #4]
 8015a60:	3301      	adds	r3, #1
 8015a62:	2000      	movs	r0, #0
 8015a64:	6053      	str	r3, [r2, #4]
 8015a66:	bd70      	pop	{r4, r5, r6, pc}
 8015a68:	2001      	movs	r0, #1
 8015a6a:	bd70      	pop	{r4, r5, r6, pc}
 8015a6c:	f240 3086 	movw	r0, #902	@ 0x386
 8015a70:	bd70      	pop	{r4, r5, r6, pc}
 8015a72:	200b      	movs	r0, #11
 8015a74:	4770      	bx	lr
 8015a76:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8015a7a:	bd70      	pop	{r4, r5, r6, pc}
 8015a7c:	200b      	movs	r0, #11
 8015a7e:	bd70      	pop	{r4, r5, r6, pc}

08015a80 <rcl_wait_set_clear>:
 8015a80:	2800      	cmp	r0, #0
 8015a82:	d074      	beq.n	8015b6e <rcl_wait_set_clear+0xee>
 8015a84:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8015a86:	b510      	push	{r4, lr}
 8015a88:	4604      	mov	r4, r0
 8015a8a:	2b00      	cmp	r3, #0
 8015a8c:	d071      	beq.n	8015b72 <rcl_wait_set_clear+0xf2>
 8015a8e:	6800      	ldr	r0, [r0, #0]
 8015a90:	b138      	cbz	r0, 8015aa2 <rcl_wait_set_clear+0x22>
 8015a92:	6862      	ldr	r2, [r4, #4]
 8015a94:	2100      	movs	r1, #0
 8015a96:	0092      	lsls	r2, r2, #2
 8015a98:	f007 f8c6 	bl	801cc28 <memset>
 8015a9c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015a9e:	2200      	movs	r2, #0
 8015aa0:	601a      	str	r2, [r3, #0]
 8015aa2:	68a0      	ldr	r0, [r4, #8]
 8015aa4:	b138      	cbz	r0, 8015ab6 <rcl_wait_set_clear+0x36>
 8015aa6:	68e2      	ldr	r2, [r4, #12]
 8015aa8:	2100      	movs	r1, #0
 8015aaa:	0092      	lsls	r2, r2, #2
 8015aac:	f007 f8bc 	bl	801cc28 <memset>
 8015ab0:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015ab2:	2200      	movs	r2, #0
 8015ab4:	60da      	str	r2, [r3, #12]
 8015ab6:	69a0      	ldr	r0, [r4, #24]
 8015ab8:	b138      	cbz	r0, 8015aca <rcl_wait_set_clear+0x4a>
 8015aba:	69e2      	ldr	r2, [r4, #28]
 8015abc:	2100      	movs	r1, #0
 8015abe:	0092      	lsls	r2, r2, #2
 8015ac0:	f007 f8b2 	bl	801cc28 <memset>
 8015ac4:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015ac6:	2200      	movs	r2, #0
 8015ac8:	619a      	str	r2, [r3, #24]
 8015aca:	6a20      	ldr	r0, [r4, #32]
 8015acc:	b138      	cbz	r0, 8015ade <rcl_wait_set_clear+0x5e>
 8015ace:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8015ad0:	2100      	movs	r1, #0
 8015ad2:	0092      	lsls	r2, r2, #2
 8015ad4:	f007 f8a8 	bl	801cc28 <memset>
 8015ad8:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015ada:	2200      	movs	r2, #0
 8015adc:	625a      	str	r2, [r3, #36]	@ 0x24
 8015ade:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8015ae0:	b138      	cbz	r0, 8015af2 <rcl_wait_set_clear+0x72>
 8015ae2:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8015ae4:	2100      	movs	r1, #0
 8015ae6:	0092      	lsls	r2, r2, #2
 8015ae8:	f007 f89e 	bl	801cc28 <memset>
 8015aec:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015aee:	2200      	movs	r2, #0
 8015af0:	631a      	str	r2, [r3, #48]	@ 0x30
 8015af2:	6920      	ldr	r0, [r4, #16]
 8015af4:	b138      	cbz	r0, 8015b06 <rcl_wait_set_clear+0x86>
 8015af6:	6962      	ldr	r2, [r4, #20]
 8015af8:	2100      	movs	r1, #0
 8015afa:	0092      	lsls	r2, r2, #2
 8015afc:	f007 f894 	bl	801cc28 <memset>
 8015b00:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015b02:	2200      	movs	r2, #0
 8015b04:	641a      	str	r2, [r3, #64]	@ 0x40
 8015b06:	6898      	ldr	r0, [r3, #8]
 8015b08:	b138      	cbz	r0, 8015b1a <rcl_wait_set_clear+0x9a>
 8015b0a:	685a      	ldr	r2, [r3, #4]
 8015b0c:	2100      	movs	r1, #0
 8015b0e:	0092      	lsls	r2, r2, #2
 8015b10:	f007 f88a 	bl	801cc28 <memset>
 8015b14:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015b16:	2200      	movs	r2, #0
 8015b18:	605a      	str	r2, [r3, #4]
 8015b1a:	6958      	ldr	r0, [r3, #20]
 8015b1c:	b138      	cbz	r0, 8015b2e <rcl_wait_set_clear+0xae>
 8015b1e:	691a      	ldr	r2, [r3, #16]
 8015b20:	2100      	movs	r1, #0
 8015b22:	0092      	lsls	r2, r2, #2
 8015b24:	f007 f880 	bl	801cc28 <memset>
 8015b28:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015b2a:	2200      	movs	r2, #0
 8015b2c:	611a      	str	r2, [r3, #16]
 8015b2e:	6a18      	ldr	r0, [r3, #32]
 8015b30:	b138      	cbz	r0, 8015b42 <rcl_wait_set_clear+0xc2>
 8015b32:	69da      	ldr	r2, [r3, #28]
 8015b34:	2100      	movs	r1, #0
 8015b36:	0092      	lsls	r2, r2, #2
 8015b38:	f007 f876 	bl	801cc28 <memset>
 8015b3c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015b3e:	2200      	movs	r2, #0
 8015b40:	61da      	str	r2, [r3, #28]
 8015b42:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8015b44:	b138      	cbz	r0, 8015b56 <rcl_wait_set_clear+0xd6>
 8015b46:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8015b48:	2100      	movs	r1, #0
 8015b4a:	0092      	lsls	r2, r2, #2
 8015b4c:	f007 f86c 	bl	801cc28 <memset>
 8015b50:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015b52:	2200      	movs	r2, #0
 8015b54:	629a      	str	r2, [r3, #40]	@ 0x28
 8015b56:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8015b58:	b138      	cbz	r0, 8015b6a <rcl_wait_set_clear+0xea>
 8015b5a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8015b5c:	2100      	movs	r1, #0
 8015b5e:	0092      	lsls	r2, r2, #2
 8015b60:	f007 f862 	bl	801cc28 <memset>
 8015b64:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015b66:	2200      	movs	r2, #0
 8015b68:	635a      	str	r2, [r3, #52]	@ 0x34
 8015b6a:	2000      	movs	r0, #0
 8015b6c:	bd10      	pop	{r4, pc}
 8015b6e:	200b      	movs	r0, #11
 8015b70:	4770      	bx	lr
 8015b72:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8015b76:	bd10      	pop	{r4, pc}

08015b78 <rcl_wait_set_resize>:
 8015b78:	2800      	cmp	r0, #0
 8015b7a:	f000 81a1 	beq.w	8015ec0 <rcl_wait_set_resize+0x348>
 8015b7e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015b82:	f8d0 a030 	ldr.w	sl, [r0, #48]	@ 0x30
 8015b86:	b083      	sub	sp, #12
 8015b88:	4604      	mov	r4, r0
 8015b8a:	f1ba 0f00 	cmp.w	sl, #0
 8015b8e:	f000 8199 	beq.w	8015ec4 <rcl_wait_set_resize+0x34c>
 8015b92:	f04f 0800 	mov.w	r8, #0
 8015b96:	f8da 9058 	ldr.w	r9, [sl, #88]	@ 0x58
 8015b9a:	461e      	mov	r6, r3
 8015b9c:	460f      	mov	r7, r1
 8015b9e:	e9da b313 	ldrd	fp, r3, [sl, #76]	@ 0x4c
 8015ba2:	4615      	mov	r5, r2
 8015ba4:	f8c0 8004 	str.w	r8, [r0, #4]
 8015ba8:	6800      	ldr	r0, [r0, #0]
 8015baa:	f8ca 8000 	str.w	r8, [sl]
 8015bae:	2900      	cmp	r1, #0
 8015bb0:	f000 80cf 	beq.w	8015d52 <rcl_wait_set_resize+0x1da>
 8015bb4:	ea4f 0a81 	mov.w	sl, r1, lsl #2
 8015bb8:	464a      	mov	r2, r9
 8015bba:	4651      	mov	r1, sl
 8015bbc:	9301      	str	r3, [sp, #4]
 8015bbe:	4798      	blx	r3
 8015bc0:	9b01      	ldr	r3, [sp, #4]
 8015bc2:	6020      	str	r0, [r4, #0]
 8015bc4:	2800      	cmp	r0, #0
 8015bc6:	f000 8109 	beq.w	8015ddc <rcl_wait_set_resize+0x264>
 8015bca:	4652      	mov	r2, sl
 8015bcc:	4641      	mov	r1, r8
 8015bce:	9301      	str	r3, [sp, #4]
 8015bd0:	f007 f82a 	bl	801cc28 <memset>
 8015bd4:	6067      	str	r7, [r4, #4]
 8015bd6:	6b27      	ldr	r7, [r4, #48]	@ 0x30
 8015bd8:	9b01      	ldr	r3, [sp, #4]
 8015bda:	68b8      	ldr	r0, [r7, #8]
 8015bdc:	f8c7 8004 	str.w	r8, [r7, #4]
 8015be0:	464a      	mov	r2, r9
 8015be2:	4651      	mov	r1, sl
 8015be4:	4798      	blx	r3
 8015be6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015be8:	60b8      	str	r0, [r7, #8]
 8015bea:	689f      	ldr	r7, [r3, #8]
 8015bec:	2f00      	cmp	r7, #0
 8015bee:	f000 80f0 	beq.w	8015dd2 <rcl_wait_set_resize+0x25a>
 8015bf2:	4652      	mov	r2, sl
 8015bf4:	4641      	mov	r1, r8
 8015bf6:	4638      	mov	r0, r7
 8015bf8:	f007 f816 	bl	801cc28 <memset>
 8015bfc:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015c00:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 8015c04:	68a0      	ldr	r0, [r4, #8]
 8015c06:	2700      	movs	r7, #0
 8015c08:	e9da 2313 	ldrd	r2, r3, [sl, #76]	@ 0x4c
 8015c0c:	60e7      	str	r7, [r4, #12]
 8015c0e:	f8ca 700c 	str.w	r7, [sl, #12]
 8015c12:	2d00      	cmp	r5, #0
 8015c14:	f040 80b0 	bne.w	8015d78 <rcl_wait_set_resize+0x200>
 8015c18:	b130      	cbz	r0, 8015c28 <rcl_wait_set_resize+0xb0>
 8015c1a:	4641      	mov	r1, r8
 8015c1c:	4790      	blx	r2
 8015c1e:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015c22:	60a5      	str	r5, [r4, #8]
 8015c24:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 8015c28:	f8da 0014 	ldr.w	r0, [sl, #20]
 8015c2c:	2700      	movs	r7, #0
 8015c2e:	19ad      	adds	r5, r5, r6
 8015c30:	f8ca 7010 	str.w	r7, [sl, #16]
 8015c34:	f040 80b8 	bne.w	8015da8 <rcl_wait_set_resize+0x230>
 8015c38:	b148      	cbz	r0, 8015c4e <rcl_wait_set_resize+0xd6>
 8015c3a:	f8da 304c 	ldr.w	r3, [sl, #76]	@ 0x4c
 8015c3e:	4641      	mov	r1, r8
 8015c40:	4798      	blx	r3
 8015c42:	f8ca 5014 	str.w	r5, [sl, #20]
 8015c46:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015c4a:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 8015c4e:	6920      	ldr	r0, [r4, #16]
 8015c50:	2500      	movs	r5, #0
 8015c52:	e9da 9713 	ldrd	r9, r7, [sl, #76]	@ 0x4c
 8015c56:	6165      	str	r5, [r4, #20]
 8015c58:	f8ca 5040 	str.w	r5, [sl, #64]	@ 0x40
 8015c5c:	2e00      	cmp	r6, #0
 8015c5e:	f040 80c1 	bne.w	8015de4 <rcl_wait_set_resize+0x26c>
 8015c62:	b140      	cbz	r0, 8015c76 <rcl_wait_set_resize+0xfe>
 8015c64:	4641      	mov	r1, r8
 8015c66:	47c8      	blx	r9
 8015c68:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015c6c:	6126      	str	r6, [r4, #16]
 8015c6e:	e9da 9713 	ldrd	r9, r7, [sl, #76]	@ 0x4c
 8015c72:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 8015c76:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015c78:	69a0      	ldr	r0, [r4, #24]
 8015c7a:	2500      	movs	r5, #0
 8015c7c:	61e5      	str	r5, [r4, #28]
 8015c7e:	f8ca 5018 	str.w	r5, [sl, #24]
 8015c82:	2b00      	cmp	r3, #0
 8015c84:	f040 80c2 	bne.w	8015e0c <rcl_wait_set_resize+0x294>
 8015c88:	b128      	cbz	r0, 8015c96 <rcl_wait_set_resize+0x11e>
 8015c8a:	4641      	mov	r1, r8
 8015c8c:	47c8      	blx	r9
 8015c8e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015c90:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015c94:	61a3      	str	r3, [r4, #24]
 8015c96:	f8da 0020 	ldr.w	r0, [sl, #32]
 8015c9a:	b130      	cbz	r0, 8015caa <rcl_wait_set_resize+0x132>
 8015c9c:	4641      	mov	r1, r8
 8015c9e:	47c8      	blx	r9
 8015ca0:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015ca4:	2300      	movs	r3, #0
 8015ca6:	e9ca 3307 	strd	r3, r3, [sl, #28]
 8015caa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8015cac:	f8da 6058 	ldr.w	r6, [sl, #88]	@ 0x58
 8015cb0:	6a20      	ldr	r0, [r4, #32]
 8015cb2:	2500      	movs	r5, #0
 8015cb4:	e9da 7813 	ldrd	r7, r8, [sl, #76]	@ 0x4c
 8015cb8:	6265      	str	r5, [r4, #36]	@ 0x24
 8015cba:	f8ca 5024 	str.w	r5, [sl, #36]	@ 0x24
 8015cbe:	2b00      	cmp	r3, #0
 8015cc0:	f000 80c8 	beq.w	8015e54 <rcl_wait_set_resize+0x2dc>
 8015cc4:	ea4f 0983 	mov.w	r9, r3, lsl #2
 8015cc8:	4632      	mov	r2, r6
 8015cca:	4649      	mov	r1, r9
 8015ccc:	47c0      	blx	r8
 8015cce:	6220      	str	r0, [r4, #32]
 8015cd0:	2800      	cmp	r0, #0
 8015cd2:	f000 8083 	beq.w	8015ddc <rcl_wait_set_resize+0x264>
 8015cd6:	464a      	mov	r2, r9
 8015cd8:	4629      	mov	r1, r5
 8015cda:	f006 ffa5 	bl	801cc28 <memset>
 8015cde:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015ce2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8015ce4:	6263      	str	r3, [r4, #36]	@ 0x24
 8015ce6:	f8da 002c 	ldr.w	r0, [sl, #44]	@ 0x2c
 8015cea:	f8ca 5028 	str.w	r5, [sl, #40]	@ 0x28
 8015cee:	4632      	mov	r2, r6
 8015cf0:	4649      	mov	r1, r9
 8015cf2:	47c0      	blx	r8
 8015cf4:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015cf6:	f8ca 002c 	str.w	r0, [sl, #44]	@ 0x2c
 8015cfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015cfc:	2b00      	cmp	r3, #0
 8015cfe:	f000 80fb 	beq.w	8015ef8 <rcl_wait_set_resize+0x380>
 8015d02:	464a      	mov	r2, r9
 8015d04:	4629      	mov	r1, r5
 8015d06:	4618      	mov	r0, r3
 8015d08:	f006 ff8e 	bl	801cc28 <memset>
 8015d0c:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015d10:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015d12:	f8da 6058 	ldr.w	r6, [sl, #88]	@ 0x58
 8015d16:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8015d18:	2500      	movs	r5, #0
 8015d1a:	e9da 7813 	ldrd	r7, r8, [sl, #76]	@ 0x4c
 8015d1e:	62e5      	str	r5, [r4, #44]	@ 0x2c
 8015d20:	f8ca 5030 	str.w	r5, [sl, #48]	@ 0x30
 8015d24:	2b00      	cmp	r3, #0
 8015d26:	f040 80a9 	bne.w	8015e7c <rcl_wait_set_resize+0x304>
 8015d2a:	b128      	cbz	r0, 8015d38 <rcl_wait_set_resize+0x1c0>
 8015d2c:	4631      	mov	r1, r6
 8015d2e:	47b8      	blx	r7
 8015d30:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015d32:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015d36:	62a3      	str	r3, [r4, #40]	@ 0x28
 8015d38:	f8da 0038 	ldr.w	r0, [sl, #56]	@ 0x38
 8015d3c:	b128      	cbz	r0, 8015d4a <rcl_wait_set_resize+0x1d2>
 8015d3e:	4631      	mov	r1, r6
 8015d40:	47b8      	blx	r7
 8015d42:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015d44:	2200      	movs	r2, #0
 8015d46:	e9c3 220d 	strd	r2, r2, [r3, #52]	@ 0x34
 8015d4a:	2000      	movs	r0, #0
 8015d4c:	b003      	add	sp, #12
 8015d4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015d52:	b120      	cbz	r0, 8015d5e <rcl_wait_set_resize+0x1e6>
 8015d54:	4649      	mov	r1, r9
 8015d56:	47d8      	blx	fp
 8015d58:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015d5c:	6027      	str	r7, [r4, #0]
 8015d5e:	f8da 0008 	ldr.w	r0, [sl, #8]
 8015d62:	2800      	cmp	r0, #0
 8015d64:	f43f af4c 	beq.w	8015c00 <rcl_wait_set_resize+0x88>
 8015d68:	4649      	mov	r1, r9
 8015d6a:	47d8      	blx	fp
 8015d6c:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015d70:	2300      	movs	r3, #0
 8015d72:	e9ca 3301 	strd	r3, r3, [sl, #4]
 8015d76:	e743      	b.n	8015c00 <rcl_wait_set_resize+0x88>
 8015d78:	4642      	mov	r2, r8
 8015d7a:	ea4f 0885 	mov.w	r8, r5, lsl #2
 8015d7e:	4641      	mov	r1, r8
 8015d80:	4798      	blx	r3
 8015d82:	60a0      	str	r0, [r4, #8]
 8015d84:	b350      	cbz	r0, 8015ddc <rcl_wait_set_resize+0x264>
 8015d86:	4642      	mov	r2, r8
 8015d88:	4639      	mov	r1, r7
 8015d8a:	f006 ff4d 	bl	801cc28 <memset>
 8015d8e:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015d92:	60e5      	str	r5, [r4, #12]
 8015d94:	2700      	movs	r7, #0
 8015d96:	19ad      	adds	r5, r5, r6
 8015d98:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 8015d9c:	f8da 0014 	ldr.w	r0, [sl, #20]
 8015da0:	f8ca 7010 	str.w	r7, [sl, #16]
 8015da4:	f43f af48 	beq.w	8015c38 <rcl_wait_set_resize+0xc0>
 8015da8:	00ad      	lsls	r5, r5, #2
 8015daa:	4642      	mov	r2, r8
 8015dac:	f8da 3050 	ldr.w	r3, [sl, #80]	@ 0x50
 8015db0:	4629      	mov	r1, r5
 8015db2:	4798      	blx	r3
 8015db4:	4680      	mov	r8, r0
 8015db6:	f8ca 0014 	str.w	r0, [sl, #20]
 8015dba:	2800      	cmp	r0, #0
 8015dbc:	f000 8085 	beq.w	8015eca <rcl_wait_set_resize+0x352>
 8015dc0:	462a      	mov	r2, r5
 8015dc2:	4639      	mov	r1, r7
 8015dc4:	f006 ff30 	bl	801cc28 <memset>
 8015dc8:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015dcc:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 8015dd0:	e73d      	b.n	8015c4e <rcl_wait_set_resize+0xd6>
 8015dd2:	6820      	ldr	r0, [r4, #0]
 8015dd4:	4649      	mov	r1, r9
 8015dd6:	47d8      	blx	fp
 8015dd8:	e9c4 7700 	strd	r7, r7, [r4]
 8015ddc:	200a      	movs	r0, #10
 8015dde:	b003      	add	sp, #12
 8015de0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015de4:	4642      	mov	r2, r8
 8015de6:	ea4f 0886 	mov.w	r8, r6, lsl #2
 8015dea:	4641      	mov	r1, r8
 8015dec:	47b8      	blx	r7
 8015dee:	6120      	str	r0, [r4, #16]
 8015df0:	2800      	cmp	r0, #0
 8015df2:	d0f3      	beq.n	8015ddc <rcl_wait_set_resize+0x264>
 8015df4:	4642      	mov	r2, r8
 8015df6:	4629      	mov	r1, r5
 8015df8:	f006 ff16 	bl	801cc28 <memset>
 8015dfc:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015e00:	6166      	str	r6, [r4, #20]
 8015e02:	e9da 9713 	ldrd	r9, r7, [sl, #76]	@ 0x4c
 8015e06:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 8015e0a:	e734      	b.n	8015c76 <rcl_wait_set_resize+0xfe>
 8015e0c:	009e      	lsls	r6, r3, #2
 8015e0e:	4642      	mov	r2, r8
 8015e10:	4631      	mov	r1, r6
 8015e12:	47b8      	blx	r7
 8015e14:	61a0      	str	r0, [r4, #24]
 8015e16:	2800      	cmp	r0, #0
 8015e18:	d0e0      	beq.n	8015ddc <rcl_wait_set_resize+0x264>
 8015e1a:	4632      	mov	r2, r6
 8015e1c:	4629      	mov	r1, r5
 8015e1e:	f006 ff03 	bl	801cc28 <memset>
 8015e22:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015e26:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015e28:	61e3      	str	r3, [r4, #28]
 8015e2a:	f8da 0020 	ldr.w	r0, [sl, #32]
 8015e2e:	f8ca 501c 	str.w	r5, [sl, #28]
 8015e32:	4642      	mov	r2, r8
 8015e34:	4631      	mov	r1, r6
 8015e36:	47b8      	blx	r7
 8015e38:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015e3a:	f8ca 0020 	str.w	r0, [sl, #32]
 8015e3e:	6a1f      	ldr	r7, [r3, #32]
 8015e40:	2f00      	cmp	r7, #0
 8015e42:	d053      	beq.n	8015eec <rcl_wait_set_resize+0x374>
 8015e44:	4632      	mov	r2, r6
 8015e46:	4629      	mov	r1, r5
 8015e48:	4638      	mov	r0, r7
 8015e4a:	f006 feed 	bl	801cc28 <memset>
 8015e4e:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015e52:	e72a      	b.n	8015caa <rcl_wait_set_resize+0x132>
 8015e54:	b128      	cbz	r0, 8015e62 <rcl_wait_set_resize+0x2ea>
 8015e56:	4631      	mov	r1, r6
 8015e58:	47b8      	blx	r7
 8015e5a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8015e5c:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015e60:	6223      	str	r3, [r4, #32]
 8015e62:	f8da 002c 	ldr.w	r0, [sl, #44]	@ 0x2c
 8015e66:	2800      	cmp	r0, #0
 8015e68:	f43f af52 	beq.w	8015d10 <rcl_wait_set_resize+0x198>
 8015e6c:	4631      	mov	r1, r6
 8015e6e:	47b8      	blx	r7
 8015e70:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015e74:	2300      	movs	r3, #0
 8015e76:	e9ca 330a 	strd	r3, r3, [sl, #40]	@ 0x28
 8015e7a:	e749      	b.n	8015d10 <rcl_wait_set_resize+0x198>
 8015e7c:	ea4f 0983 	mov.w	r9, r3, lsl #2
 8015e80:	4632      	mov	r2, r6
 8015e82:	4649      	mov	r1, r9
 8015e84:	47c0      	blx	r8
 8015e86:	62a0      	str	r0, [r4, #40]	@ 0x28
 8015e88:	2800      	cmp	r0, #0
 8015e8a:	d0a7      	beq.n	8015ddc <rcl_wait_set_resize+0x264>
 8015e8c:	464a      	mov	r2, r9
 8015e8e:	4629      	mov	r1, r5
 8015e90:	f006 feca 	bl	801cc28 <memset>
 8015e94:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015e98:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015e9a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8015e9c:	f8da 0038 	ldr.w	r0, [sl, #56]	@ 0x38
 8015ea0:	f8ca 5034 	str.w	r5, [sl, #52]	@ 0x34
 8015ea4:	4632      	mov	r2, r6
 8015ea6:	4649      	mov	r1, r9
 8015ea8:	47c0      	blx	r8
 8015eaa:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015eac:	f8ca 0038 	str.w	r0, [sl, #56]	@ 0x38
 8015eb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015eb2:	b34b      	cbz	r3, 8015f08 <rcl_wait_set_resize+0x390>
 8015eb4:	464a      	mov	r2, r9
 8015eb6:	4629      	mov	r1, r5
 8015eb8:	4618      	mov	r0, r3
 8015eba:	f006 feb5 	bl	801cc28 <memset>
 8015ebe:	e744      	b.n	8015d4a <rcl_wait_set_resize+0x1d2>
 8015ec0:	200b      	movs	r0, #11
 8015ec2:	4770      	bx	lr
 8015ec4:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8015ec8:	e789      	b.n	8015dde <rcl_wait_set_resize+0x266>
 8015eca:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015ecc:	68a0      	ldr	r0, [r4, #8]
 8015ece:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8015ed0:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 8015ed2:	4790      	blx	r2
 8015ed4:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015ed6:	6920      	ldr	r0, [r4, #16]
 8015ed8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8015eda:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 8015edc:	f8c4 800c 	str.w	r8, [r4, #12]
 8015ee0:	f8c4 8008 	str.w	r8, [r4, #8]
 8015ee4:	4790      	blx	r2
 8015ee6:	e9c4 8804 	strd	r8, r8, [r4, #16]
 8015eea:	e777      	b.n	8015ddc <rcl_wait_set_resize+0x264>
 8015eec:	69a0      	ldr	r0, [r4, #24]
 8015eee:	4641      	mov	r1, r8
 8015ef0:	47c8      	blx	r9
 8015ef2:	e9c4 7706 	strd	r7, r7, [r4, #24]
 8015ef6:	e771      	b.n	8015ddc <rcl_wait_set_resize+0x264>
 8015ef8:	6a20      	ldr	r0, [r4, #32]
 8015efa:	9301      	str	r3, [sp, #4]
 8015efc:	4631      	mov	r1, r6
 8015efe:	47b8      	blx	r7
 8015f00:	9b01      	ldr	r3, [sp, #4]
 8015f02:	e9c4 3308 	strd	r3, r3, [r4, #32]
 8015f06:	e769      	b.n	8015ddc <rcl_wait_set_resize+0x264>
 8015f08:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8015f0a:	9301      	str	r3, [sp, #4]
 8015f0c:	4631      	mov	r1, r6
 8015f0e:	47b8      	blx	r7
 8015f10:	9b01      	ldr	r3, [sp, #4]
 8015f12:	e9c4 330a 	strd	r3, r3, [r4, #40]	@ 0x28
 8015f16:	e761      	b.n	8015ddc <rcl_wait_set_resize+0x264>

08015f18 <rcl_wait_set_init>:
 8015f18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015f1c:	b084      	sub	sp, #16
 8015f1e:	4604      	mov	r4, r0
 8015f20:	a810      	add	r0, sp, #64	@ 0x40
 8015f22:	460d      	mov	r5, r1
 8015f24:	4690      	mov	r8, r2
 8015f26:	461f      	mov	r7, r3
 8015f28:	f7f9 fafa 	bl	800f520 <rcutils_allocator_is_valid>
 8015f2c:	2800      	cmp	r0, #0
 8015f2e:	d068      	beq.n	8016002 <rcl_wait_set_init+0xea>
 8015f30:	2c00      	cmp	r4, #0
 8015f32:	d066      	beq.n	8016002 <rcl_wait_set_init+0xea>
 8015f34:	6b26      	ldr	r6, [r4, #48]	@ 0x30
 8015f36:	b126      	cbz	r6, 8015f42 <rcl_wait_set_init+0x2a>
 8015f38:	2564      	movs	r5, #100	@ 0x64
 8015f3a:	4628      	mov	r0, r5
 8015f3c:	b004      	add	sp, #16
 8015f3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015f42:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015f44:	2b00      	cmp	r3, #0
 8015f46:	d05c      	beq.n	8016002 <rcl_wait_set_init+0xea>
 8015f48:	4618      	mov	r0, r3
 8015f4a:	f7fe f9a5 	bl	8014298 <rcl_context_is_valid>
 8015f4e:	2800      	cmp	r0, #0
 8015f50:	d05c      	beq.n	801600c <rcl_wait_set_init+0xf4>
 8015f52:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8015f54:	9914      	ldr	r1, [sp, #80]	@ 0x50
 8015f56:	205c      	movs	r0, #92	@ 0x5c
 8015f58:	4798      	blx	r3
 8015f5a:	6320      	str	r0, [r4, #48]	@ 0x30
 8015f5c:	2800      	cmp	r0, #0
 8015f5e:	d059      	beq.n	8016014 <rcl_wait_set_init+0xfc>
 8015f60:	4631      	mov	r1, r6
 8015f62:	225c      	movs	r2, #92	@ 0x5c
 8015f64:	f006 fe60 	bl	801cc28 <memset>
 8015f68:	f8d4 9030 	ldr.w	r9, [r4, #48]	@ 0x30
 8015f6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015f6e:	f8c9 3044 	str.w	r3, [r9, #68]	@ 0x44
 8015f72:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	@ 0x34
 8015f76:	eb03 0e02 	add.w	lr, r3, r2
 8015f7a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015f7c:	449e      	add	lr, r3
 8015f7e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015f80:	f10d 0c40 	add.w	ip, sp, #64	@ 0x40
 8015f84:	f8d3 a000 	ldr.w	sl, [r3]
 8015f88:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015f8c:	e9c9 6601 	strd	r6, r6, [r9, #4]
 8015f90:	e9c9 6604 	strd	r6, r6, [r9, #16]
 8015f94:	e9c9 6607 	strd	r6, r6, [r9, #28]
 8015f98:	e9c9 660a 	strd	r6, r6, [r9, #40]	@ 0x28
 8015f9c:	e9c9 660d 	strd	r6, r6, [r9, #52]	@ 0x34
 8015fa0:	f109 0648 	add.w	r6, r9, #72	@ 0x48
 8015fa4:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8015fa6:	44c6      	add	lr, r8
 8015fa8:	f8dc 3000 	ldr.w	r3, [ip]
 8015fac:	6033      	str	r3, [r6, #0]
 8015fae:	eb0e 0145 	add.w	r1, lr, r5, lsl #1
 8015fb2:	f10a 0028 	add.w	r0, sl, #40	@ 0x28
 8015fb6:	f002 feb1 	bl	8018d1c <rmw_create_wait_set>
 8015fba:	f8c9 003c 	str.w	r0, [r9, #60]	@ 0x3c
 8015fbe:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8015fc0:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8015fc2:	b32b      	cbz	r3, 8016010 <rcl_wait_set_init+0xf8>
 8015fc4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015fc6:	9302      	str	r3, [sp, #8]
 8015fc8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8015fca:	9301      	str	r3, [sp, #4]
 8015fcc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015fce:	9300      	str	r3, [sp, #0]
 8015fd0:	4629      	mov	r1, r5
 8015fd2:	463b      	mov	r3, r7
 8015fd4:	4642      	mov	r2, r8
 8015fd6:	4620      	mov	r0, r4
 8015fd8:	f7ff fdce 	bl	8015b78 <rcl_wait_set_resize>
 8015fdc:	4605      	mov	r5, r0
 8015fde:	2800      	cmp	r0, #0
 8015fe0:	d0ab      	beq.n	8015f3a <rcl_wait_set_init+0x22>
 8015fe2:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8015fe4:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8015fe6:	b133      	cbz	r3, 8015ff6 <rcl_wait_set_init+0xde>
 8015fe8:	4618      	mov	r0, r3
 8015fea:	f002 fea1 	bl	8018d30 <rmw_destroy_wait_set>
 8015fee:	b198      	cbz	r0, 8016018 <rcl_wait_set_init+0x100>
 8015ff0:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8015ff2:	f44f 7561 	mov.w	r5, #900	@ 0x384
 8015ff6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8015ff8:	6d81      	ldr	r1, [r0, #88]	@ 0x58
 8015ffa:	4798      	blx	r3
 8015ffc:	2300      	movs	r3, #0
 8015ffe:	6323      	str	r3, [r4, #48]	@ 0x30
 8016000:	e79b      	b.n	8015f3a <rcl_wait_set_init+0x22>
 8016002:	250b      	movs	r5, #11
 8016004:	4628      	mov	r0, r5
 8016006:	b004      	add	sp, #16
 8016008:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801600c:	2565      	movs	r5, #101	@ 0x65
 801600e:	e794      	b.n	8015f3a <rcl_wait_set_init+0x22>
 8016010:	250a      	movs	r5, #10
 8016012:	e7f0      	b.n	8015ff6 <rcl_wait_set_init+0xde>
 8016014:	250a      	movs	r5, #10
 8016016:	e790      	b.n	8015f3a <rcl_wait_set_init+0x22>
 8016018:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 801601a:	e7ec      	b.n	8015ff6 <rcl_wait_set_init+0xde>

0801601c <rcl_wait_set_add_guard_condition>:
 801601c:	b318      	cbz	r0, 8016066 <rcl_wait_set_add_guard_condition+0x4a>
 801601e:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8016020:	b570      	push	{r4, r5, r6, lr}
 8016022:	4604      	mov	r4, r0
 8016024:	b30b      	cbz	r3, 801606a <rcl_wait_set_add_guard_condition+0x4e>
 8016026:	b319      	cbz	r1, 8016070 <rcl_wait_set_add_guard_condition+0x54>
 8016028:	68dd      	ldr	r5, [r3, #12]
 801602a:	68c0      	ldr	r0, [r0, #12]
 801602c:	4285      	cmp	r5, r0
 801602e:	d217      	bcs.n	8016060 <rcl_wait_set_add_guard_condition+0x44>
 8016030:	68a0      	ldr	r0, [r4, #8]
 8016032:	1c6e      	adds	r6, r5, #1
 8016034:	60de      	str	r6, [r3, #12]
 8016036:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 801603a:	b102      	cbz	r2, 801603e <rcl_wait_set_add_guard_condition+0x22>
 801603c:	6015      	str	r5, [r2, #0]
 801603e:	4608      	mov	r0, r1
 8016040:	f005 fc36 	bl	801b8b0 <rcl_guard_condition_get_rmw_handle>
 8016044:	b150      	cbz	r0, 801605c <rcl_wait_set_add_guard_condition+0x40>
 8016046:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8016048:	6842      	ldr	r2, [r0, #4]
 801604a:	695b      	ldr	r3, [r3, #20]
 801604c:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8016050:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8016052:	6913      	ldr	r3, [r2, #16]
 8016054:	3301      	adds	r3, #1
 8016056:	2000      	movs	r0, #0
 8016058:	6113      	str	r3, [r2, #16]
 801605a:	bd70      	pop	{r4, r5, r6, pc}
 801605c:	2001      	movs	r0, #1
 801605e:	bd70      	pop	{r4, r5, r6, pc}
 8016060:	f240 3086 	movw	r0, #902	@ 0x386
 8016064:	bd70      	pop	{r4, r5, r6, pc}
 8016066:	200b      	movs	r0, #11
 8016068:	4770      	bx	lr
 801606a:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801606e:	bd70      	pop	{r4, r5, r6, pc}
 8016070:	200b      	movs	r0, #11
 8016072:	bd70      	pop	{r4, r5, r6, pc}

08016074 <rcl_wait_set_add_timer>:
 8016074:	b328      	cbz	r0, 80160c2 <rcl_wait_set_add_timer+0x4e>
 8016076:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8016078:	b570      	push	{r4, r5, r6, lr}
 801607a:	4604      	mov	r4, r0
 801607c:	b31b      	cbz	r3, 80160c6 <rcl_wait_set_add_timer+0x52>
 801607e:	b329      	cbz	r1, 80160cc <rcl_wait_set_add_timer+0x58>
 8016080:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8016082:	6965      	ldr	r5, [r4, #20]
 8016084:	42a8      	cmp	r0, r5
 8016086:	d219      	bcs.n	80160bc <rcl_wait_set_add_timer+0x48>
 8016088:	6925      	ldr	r5, [r4, #16]
 801608a:	1c46      	adds	r6, r0, #1
 801608c:	641e      	str	r6, [r3, #64]	@ 0x40
 801608e:	f845 1020 	str.w	r1, [r5, r0, lsl #2]
 8016092:	b102      	cbz	r2, 8016096 <rcl_wait_set_add_timer+0x22>
 8016094:	6010      	str	r0, [r2, #0]
 8016096:	4608      	mov	r0, r1
 8016098:	f7ff fbea 	bl	8015870 <rcl_timer_get_guard_condition>
 801609c:	b160      	cbz	r0, 80160b8 <rcl_wait_set_add_timer+0x44>
 801609e:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80160a0:	68e3      	ldr	r3, [r4, #12]
 80160a2:	6c15      	ldr	r5, [r2, #64]	@ 0x40
 80160a4:	3b01      	subs	r3, #1
 80160a6:	441d      	add	r5, r3
 80160a8:	f005 fc02 	bl	801b8b0 <rcl_guard_condition_get_rmw_handle>
 80160ac:	b180      	cbz	r0, 80160d0 <rcl_wait_set_add_timer+0x5c>
 80160ae:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80160b0:	6842      	ldr	r2, [r0, #4]
 80160b2:	695b      	ldr	r3, [r3, #20]
 80160b4:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80160b8:	2000      	movs	r0, #0
 80160ba:	bd70      	pop	{r4, r5, r6, pc}
 80160bc:	f240 3086 	movw	r0, #902	@ 0x386
 80160c0:	bd70      	pop	{r4, r5, r6, pc}
 80160c2:	200b      	movs	r0, #11
 80160c4:	4770      	bx	lr
 80160c6:	f44f 7061 	mov.w	r0, #900	@ 0x384
 80160ca:	bd70      	pop	{r4, r5, r6, pc}
 80160cc:	200b      	movs	r0, #11
 80160ce:	bd70      	pop	{r4, r5, r6, pc}
 80160d0:	2001      	movs	r0, #1
 80160d2:	bd70      	pop	{r4, r5, r6, pc}

080160d4 <rcl_wait_set_add_client>:
 80160d4:	b318      	cbz	r0, 801611e <rcl_wait_set_add_client+0x4a>
 80160d6:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80160d8:	b570      	push	{r4, r5, r6, lr}
 80160da:	4604      	mov	r4, r0
 80160dc:	b30b      	cbz	r3, 8016122 <rcl_wait_set_add_client+0x4e>
 80160de:	b319      	cbz	r1, 8016128 <rcl_wait_set_add_client+0x54>
 80160e0:	699d      	ldr	r5, [r3, #24]
 80160e2:	69c0      	ldr	r0, [r0, #28]
 80160e4:	4285      	cmp	r5, r0
 80160e6:	d217      	bcs.n	8016118 <rcl_wait_set_add_client+0x44>
 80160e8:	69a0      	ldr	r0, [r4, #24]
 80160ea:	1c6e      	adds	r6, r5, #1
 80160ec:	619e      	str	r6, [r3, #24]
 80160ee:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 80160f2:	b102      	cbz	r2, 80160f6 <rcl_wait_set_add_client+0x22>
 80160f4:	6015      	str	r5, [r2, #0]
 80160f6:	4608      	mov	r0, r1
 80160f8:	f7fd ffe6 	bl	80140c8 <rcl_client_get_rmw_handle>
 80160fc:	b150      	cbz	r0, 8016114 <rcl_wait_set_add_client+0x40>
 80160fe:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8016100:	6842      	ldr	r2, [r0, #4]
 8016102:	6a1b      	ldr	r3, [r3, #32]
 8016104:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8016108:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 801610a:	69d3      	ldr	r3, [r2, #28]
 801610c:	3301      	adds	r3, #1
 801610e:	2000      	movs	r0, #0
 8016110:	61d3      	str	r3, [r2, #28]
 8016112:	bd70      	pop	{r4, r5, r6, pc}
 8016114:	2001      	movs	r0, #1
 8016116:	bd70      	pop	{r4, r5, r6, pc}
 8016118:	f240 3086 	movw	r0, #902	@ 0x386
 801611c:	bd70      	pop	{r4, r5, r6, pc}
 801611e:	200b      	movs	r0, #11
 8016120:	4770      	bx	lr
 8016122:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8016126:	bd70      	pop	{r4, r5, r6, pc}
 8016128:	200b      	movs	r0, #11
 801612a:	bd70      	pop	{r4, r5, r6, pc}

0801612c <rcl_wait_set_add_service>:
 801612c:	b318      	cbz	r0, 8016176 <rcl_wait_set_add_service+0x4a>
 801612e:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8016130:	b570      	push	{r4, r5, r6, lr}
 8016132:	4604      	mov	r4, r0
 8016134:	b30b      	cbz	r3, 801617a <rcl_wait_set_add_service+0x4e>
 8016136:	b319      	cbz	r1, 8016180 <rcl_wait_set_add_service+0x54>
 8016138:	6a5d      	ldr	r5, [r3, #36]	@ 0x24
 801613a:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 801613c:	4285      	cmp	r5, r0
 801613e:	d217      	bcs.n	8016170 <rcl_wait_set_add_service+0x44>
 8016140:	6a20      	ldr	r0, [r4, #32]
 8016142:	1c6e      	adds	r6, r5, #1
 8016144:	625e      	str	r6, [r3, #36]	@ 0x24
 8016146:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 801614a:	b102      	cbz	r2, 801614e <rcl_wait_set_add_service+0x22>
 801614c:	6015      	str	r5, [r2, #0]
 801614e:	4608      	mov	r0, r1
 8016150:	f7fe fd88 	bl	8014c64 <rcl_service_get_rmw_handle>
 8016154:	b150      	cbz	r0, 801616c <rcl_wait_set_add_service+0x40>
 8016156:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8016158:	6842      	ldr	r2, [r0, #4]
 801615a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801615c:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8016160:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8016162:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 8016164:	3301      	adds	r3, #1
 8016166:	2000      	movs	r0, #0
 8016168:	6293      	str	r3, [r2, #40]	@ 0x28
 801616a:	bd70      	pop	{r4, r5, r6, pc}
 801616c:	2001      	movs	r0, #1
 801616e:	bd70      	pop	{r4, r5, r6, pc}
 8016170:	f240 3086 	movw	r0, #902	@ 0x386
 8016174:	bd70      	pop	{r4, r5, r6, pc}
 8016176:	200b      	movs	r0, #11
 8016178:	4770      	bx	lr
 801617a:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801617e:	bd70      	pop	{r4, r5, r6, pc}
 8016180:	200b      	movs	r0, #11
 8016182:	bd70      	pop	{r4, r5, r6, pc}
 8016184:	0000      	movs	r0, r0
	...

08016188 <rcl_wait>:
 8016188:	2800      	cmp	r0, #0
 801618a:	f000 81d4 	beq.w	8016536 <rcl_wait+0x3ae>
 801618e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016192:	ed2d 8b02 	vpush	{d8}
 8016196:	6b05      	ldr	r5, [r0, #48]	@ 0x30
 8016198:	b099      	sub	sp, #100	@ 0x64
 801619a:	4604      	mov	r4, r0
 801619c:	2d00      	cmp	r5, #0
 801619e:	f000 8178 	beq.w	8016492 <rcl_wait+0x30a>
 80161a2:	461f      	mov	r7, r3
 80161a4:	6843      	ldr	r3, [r0, #4]
 80161a6:	4690      	mov	r8, r2
 80161a8:	2b00      	cmp	r3, #0
 80161aa:	f000 809b 	beq.w	80162e4 <rcl_wait+0x15c>
 80161ae:	6c2e      	ldr	r6, [r5, #64]	@ 0x40
 80161b0:	2e00      	cmp	r6, #0
 80161b2:	f000 80b2 	beq.w	801631a <rcl_wait+0x192>
 80161b6:	2100      	movs	r1, #0
 80161b8:	468c      	mov	ip, r1
 80161ba:	460a      	mov	r2, r1
 80161bc:	46a6      	mov	lr, r4
 80161be:	f8de 3010 	ldr.w	r3, [lr, #16]
 80161c2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80161c6:	b173      	cbz	r3, 80161e6 <rcl_wait+0x5e>
 80161c8:	f8de 300c 	ldr.w	r3, [lr, #12]
 80161cc:	6968      	ldr	r0, [r5, #20]
 80161ce:	440b      	add	r3, r1
 80161d0:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
 80161d4:	b13c      	cbz	r4, 80161e6 <rcl_wait+0x5e>
 80161d6:	692b      	ldr	r3, [r5, #16]
 80161d8:	f840 4023 	str.w	r4, [r0, r3, lsl #2]
 80161dc:	3301      	adds	r3, #1
 80161de:	612b      	str	r3, [r5, #16]
 80161e0:	f8de 5030 	ldr.w	r5, [lr, #48]	@ 0x30
 80161e4:	6c2e      	ldr	r6, [r5, #64]	@ 0x40
 80161e6:	3101      	adds	r1, #1
 80161e8:	f14c 0c00 	adc.w	ip, ip, #0
 80161ec:	42b1      	cmp	r1, r6
 80161ee:	f17c 0300 	sbcs.w	r3, ip, #0
 80161f2:	d3e4      	bcc.n	80161be <rcl_wait+0x36>
 80161f4:	ed9f 8baa 	vldr	d8, [pc, #680]	@ 80164a0 <rcl_wait+0x318>
 80161f8:	ea58 0307 	orrs.w	r3, r8, r7
 80161fc:	e9cd 220c 	strd	r2, r2, [sp, #48]	@ 0x30
 8016200:	e9cd 220e 	strd	r2, r2, [sp, #56]	@ 0x38
 8016204:	ed8d 8b12 	vstr	d8, [sp, #72]	@ 0x48
 8016208:	ed8d 8b14 	vstr	d8, [sp, #80]	@ 0x50
 801620c:	ed8d 8b16 	vstr	d8, [sp, #88]	@ 0x58
 8016210:	4674      	mov	r4, lr
 8016212:	f10d 0a30 	add.w	sl, sp, #48	@ 0x30
 8016216:	f000 8094 	beq.w	8016342 <rcl_wait+0x1ba>
 801621a:	2e00      	cmp	r6, #0
 801621c:	f000 8145 	beq.w	80164aa <rcl_wait+0x322>
 8016220:	2500      	movs	r5, #0
 8016222:	46bb      	mov	fp, r7
 8016224:	e02c      	b.n	8016280 <rcl_wait+0xf8>
 8016226:	6923      	ldr	r3, [r4, #16]
 8016228:	f853 0009 	ldr.w	r0, [r3, r9]
 801622c:	a908      	add	r1, sp, #32
 801622e:	ed8d 8b08 	vstr	d8, [sp, #32]
 8016232:	f7ff fafb 	bl	801582c <rcl_timer_get_next_call_time>
 8016236:	f240 3321 	movw	r3, #801	@ 0x321
 801623a:	4298      	cmp	r0, r3
 801623c:	f000 80bb 	beq.w	80163b6 <rcl_wait+0x22e>
 8016240:	2800      	cmp	r0, #0
 8016242:	d165      	bne.n	8016310 <rcl_wait+0x188>
 8016244:	e9dd 6707 	ldrd	r6, r7, [sp, #28]
 8016248:	7830      	ldrb	r0, [r6, #0]
 801624a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801624c:	ab18      	add	r3, sp, #96	@ 0x60
 801624e:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 8016252:	f853 2c1c 	ldr.w	r2, [r3, #-28]
 8016256:	9205      	str	r2, [sp, #20]
 8016258:	f853 2c20 	ldr.w	r2, [r3, #-32]
 801625c:	4297      	cmp	r7, r2
 801625e:	9a05      	ldr	r2, [sp, #20]
 8016260:	eb71 0202 	sbcs.w	r2, r1, r2
 8016264:	da06      	bge.n	8016274 <rcl_wait+0xec>
 8016266:	e943 7108 	strd	r7, r1, [r3, #-32]
 801626a:	ab18      	add	r3, sp, #96	@ 0x60
 801626c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8016270:	f840 6c30 	str.w	r6, [r0, #-48]
 8016274:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8016276:	6c1e      	ldr	r6, [r3, #64]	@ 0x40
 8016278:	3501      	adds	r5, #1
 801627a:	42b5      	cmp	r5, r6
 801627c:	f080 8114 	bcs.w	80164a8 <rcl_wait+0x320>
 8016280:	6923      	ldr	r3, [r4, #16]
 8016282:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8016286:	ea4f 0985 	mov.w	r9, r5, lsl #2
 801628a:	2800      	cmp	r0, #0
 801628c:	d0f4      	beq.n	8016278 <rcl_wait+0xf0>
 801628e:	a907      	add	r1, sp, #28
 8016290:	f7ff f9f8 	bl	8015684 <rcl_timer_clock>
 8016294:	4603      	mov	r3, r0
 8016296:	2800      	cmp	r0, #0
 8016298:	f040 8141 	bne.w	801651e <rcl_wait+0x396>
 801629c:	9807      	ldr	r0, [sp, #28]
 801629e:	7802      	ldrb	r2, [r0, #0]
 80162a0:	2a01      	cmp	r2, #1
 80162a2:	d1c0      	bne.n	8016226 <rcl_wait+0x9e>
 80162a4:	f10d 011b 	add.w	r1, sp, #27
 80162a8:	f88d 301b 	strb.w	r3, [sp, #27]
 80162ac:	f7fe ffba 	bl	8015224 <rcl_is_enabled_ros_time_override>
 80162b0:	4602      	mov	r2, r0
 80162b2:	2800      	cmp	r0, #0
 80162b4:	f040 8133 	bne.w	801651e <rcl_wait+0x396>
 80162b8:	6923      	ldr	r3, [r4, #16]
 80162ba:	f89d 101b 	ldrb.w	r1, [sp, #27]
 80162be:	f853 0009 	ldr.w	r0, [r3, r9]
 80162c2:	2900      	cmp	r1, #0
 80162c4:	d0b0      	beq.n	8016228 <rcl_wait+0xa0>
 80162c6:	ae08      	add	r6, sp, #32
 80162c8:	4631      	mov	r1, r6
 80162ca:	f88d 2020 	strb.w	r2, [sp, #32]
 80162ce:	f7ff fa73 	bl	80157b8 <rcl_timer_is_ready>
 80162d2:	2800      	cmp	r0, #0
 80162d4:	f040 8123 	bne.w	801651e <rcl_wait+0x396>
 80162d8:	f89d 3020 	ldrb.w	r3, [sp, #32]
 80162dc:	2b00      	cmp	r3, #0
 80162de:	d0c9      	beq.n	8016274 <rcl_wait+0xec>
 80162e0:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 80162e2:	e02f      	b.n	8016344 <rcl_wait+0x1bc>
 80162e4:	68c3      	ldr	r3, [r0, #12]
 80162e6:	2b00      	cmp	r3, #0
 80162e8:	f47f af61 	bne.w	80161ae <rcl_wait+0x26>
 80162ec:	6943      	ldr	r3, [r0, #20]
 80162ee:	2b00      	cmp	r3, #0
 80162f0:	f47f af5d 	bne.w	80161ae <rcl_wait+0x26>
 80162f4:	69c3      	ldr	r3, [r0, #28]
 80162f6:	2b00      	cmp	r3, #0
 80162f8:	f47f af59 	bne.w	80161ae <rcl_wait+0x26>
 80162fc:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 80162fe:	2b00      	cmp	r3, #0
 8016300:	f47f af55 	bne.w	80161ae <rcl_wait+0x26>
 8016304:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8016306:	2b00      	cmp	r3, #0
 8016308:	f47f af51 	bne.w	80161ae <rcl_wait+0x26>
 801630c:	f240 3085 	movw	r0, #901	@ 0x385
 8016310:	b019      	add	sp, #100	@ 0x64
 8016312:	ecbd 8b02 	vpop	{d8}
 8016316:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801631a:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 801631e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8016322:	e9cd 2312 	strd	r2, r3, [sp, #72]	@ 0x48
 8016326:	e9cd 2314 	strd	r2, r3, [sp, #80]	@ 0x50
 801632a:	e9cd 2316 	strd	r2, r3, [sp, #88]	@ 0x58
 801632e:	ea58 0307 	orrs.w	r3, r8, r7
 8016332:	e9cd 660c 	strd	r6, r6, [sp, #48]	@ 0x30
 8016336:	e9cd 660e 	strd	r6, r6, [sp, #56]	@ 0x38
 801633a:	f10d 0a30 	add.w	sl, sp, #48	@ 0x30
 801633e:	f040 80b4 	bne.w	80164aa <rcl_wait+0x322>
 8016342:	ae08      	add	r6, sp, #32
 8016344:	2200      	movs	r2, #0
 8016346:	2300      	movs	r3, #0
 8016348:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801634c:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 8016350:	9602      	str	r6, [sp, #8]
 8016352:	6bea      	ldr	r2, [r5, #60]	@ 0x3c
 8016354:	f105 0334 	add.w	r3, r5, #52	@ 0x34
 8016358:	e9cd 3200 	strd	r3, r2, [sp]
 801635c:	f105 0110 	add.w	r1, r5, #16
 8016360:	f105 031c 	add.w	r3, r5, #28
 8016364:	f105 0228 	add.w	r2, r5, #40	@ 0x28
 8016368:	1d28      	adds	r0, r5, #4
 801636a:	f002 fb55 	bl	8018a18 <rmw_wait>
 801636e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8016370:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8016372:	4680      	mov	r8, r0
 8016374:	b332      	cbz	r2, 80163c4 <rcl_wait+0x23c>
 8016376:	2500      	movs	r5, #0
 8016378:	462f      	mov	r7, r5
 801637a:	462e      	mov	r6, r5
 801637c:	e007      	b.n	801638e <rcl_wait+0x206>
 801637e:	6922      	ldr	r2, [r4, #16]
 8016380:	f842 3009 	str.w	r3, [r2, r9]
 8016384:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8016386:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8016388:	3501      	adds	r5, #1
 801638a:	4295      	cmp	r5, r2
 801638c:	d21b      	bcs.n	80163c6 <rcl_wait+0x23e>
 801638e:	6920      	ldr	r0, [r4, #16]
 8016390:	f850 0025 	ldr.w	r0, [r0, r5, lsl #2]
 8016394:	a907      	add	r1, sp, #28
 8016396:	ea4f 0985 	mov.w	r9, r5, lsl #2
 801639a:	2800      	cmp	r0, #0
 801639c:	d0f4      	beq.n	8016388 <rcl_wait+0x200>
 801639e:	f88d 601c 	strb.w	r6, [sp, #28]
 80163a2:	f7ff fa09 	bl	80157b8 <rcl_timer_is_ready>
 80163a6:	2800      	cmp	r0, #0
 80163a8:	d1b2      	bne.n	8016310 <rcl_wait+0x188>
 80163aa:	f89d 301c 	ldrb.w	r3, [sp, #28]
 80163ae:	2b00      	cmp	r3, #0
 80163b0:	d0e5      	beq.n	801637e <rcl_wait+0x1f6>
 80163b2:	461f      	mov	r7, r3
 80163b4:	e7e6      	b.n	8016384 <rcl_wait+0x1fc>
 80163b6:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80163b8:	6923      	ldr	r3, [r4, #16]
 80163ba:	6c16      	ldr	r6, [r2, #64]	@ 0x40
 80163bc:	2200      	movs	r2, #0
 80163be:	f843 2009 	str.w	r2, [r3, r9]
 80163c2:	e759      	b.n	8016278 <rcl_wait+0xf0>
 80163c4:	4617      	mov	r7, r2
 80163c6:	f038 0002 	bics.w	r0, r8, #2
 80163ca:	f040 80a8 	bne.w	801651e <rcl_wait+0x396>
 80163ce:	6866      	ldr	r6, [r4, #4]
 80163d0:	4602      	mov	r2, r0
 80163d2:	b91e      	cbnz	r6, 80163dc <rcl_wait+0x254>
 80163d4:	e00d      	b.n	80163f2 <rcl_wait+0x26a>
 80163d6:	3201      	adds	r2, #1
 80163d8:	4296      	cmp	r6, r2
 80163da:	d00a      	beq.n	80163f2 <rcl_wait+0x26a>
 80163dc:	6899      	ldr	r1, [r3, #8]
 80163de:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 80163e2:	2900      	cmp	r1, #0
 80163e4:	d1f7      	bne.n	80163d6 <rcl_wait+0x24e>
 80163e6:	6825      	ldr	r5, [r4, #0]
 80163e8:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
 80163ec:	3201      	adds	r2, #1
 80163ee:	4296      	cmp	r6, r2
 80163f0:	d1f4      	bne.n	80163dc <rcl_wait+0x254>
 80163f2:	68e6      	ldr	r6, [r4, #12]
 80163f4:	2200      	movs	r2, #0
 80163f6:	b91e      	cbnz	r6, 8016400 <rcl_wait+0x278>
 80163f8:	e00d      	b.n	8016416 <rcl_wait+0x28e>
 80163fa:	3201      	adds	r2, #1
 80163fc:	42b2      	cmp	r2, r6
 80163fe:	d00a      	beq.n	8016416 <rcl_wait+0x28e>
 8016400:	6959      	ldr	r1, [r3, #20]
 8016402:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8016406:	2900      	cmp	r1, #0
 8016408:	d1f7      	bne.n	80163fa <rcl_wait+0x272>
 801640a:	68a5      	ldr	r5, [r4, #8]
 801640c:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
 8016410:	3201      	adds	r2, #1
 8016412:	42b2      	cmp	r2, r6
 8016414:	d1f4      	bne.n	8016400 <rcl_wait+0x278>
 8016416:	69e6      	ldr	r6, [r4, #28]
 8016418:	2200      	movs	r2, #0
 801641a:	b91e      	cbnz	r6, 8016424 <rcl_wait+0x29c>
 801641c:	e00d      	b.n	801643a <rcl_wait+0x2b2>
 801641e:	3201      	adds	r2, #1
 8016420:	4296      	cmp	r6, r2
 8016422:	d00a      	beq.n	801643a <rcl_wait+0x2b2>
 8016424:	6a19      	ldr	r1, [r3, #32]
 8016426:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 801642a:	2900      	cmp	r1, #0
 801642c:	d1f7      	bne.n	801641e <rcl_wait+0x296>
 801642e:	69a5      	ldr	r5, [r4, #24]
 8016430:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
 8016434:	3201      	adds	r2, #1
 8016436:	4296      	cmp	r6, r2
 8016438:	d1f4      	bne.n	8016424 <rcl_wait+0x29c>
 801643a:	6a66      	ldr	r6, [r4, #36]	@ 0x24
 801643c:	2200      	movs	r2, #0
 801643e:	b91e      	cbnz	r6, 8016448 <rcl_wait+0x2c0>
 8016440:	e00d      	b.n	801645e <rcl_wait+0x2d6>
 8016442:	3201      	adds	r2, #1
 8016444:	42b2      	cmp	r2, r6
 8016446:	d00a      	beq.n	801645e <rcl_wait+0x2d6>
 8016448:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 801644a:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 801644e:	2900      	cmp	r1, #0
 8016450:	d1f7      	bne.n	8016442 <rcl_wait+0x2ba>
 8016452:	6a25      	ldr	r5, [r4, #32]
 8016454:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
 8016458:	3201      	adds	r2, #1
 801645a:	42b2      	cmp	r2, r6
 801645c:	d1f4      	bne.n	8016448 <rcl_wait+0x2c0>
 801645e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8016460:	2200      	movs	r2, #0
 8016462:	b91e      	cbnz	r6, 801646c <rcl_wait+0x2e4>
 8016464:	e00d      	b.n	8016482 <rcl_wait+0x2fa>
 8016466:	3201      	adds	r2, #1
 8016468:	42b2      	cmp	r2, r6
 801646a:	d00a      	beq.n	8016482 <rcl_wait+0x2fa>
 801646c:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 801646e:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8016472:	2900      	cmp	r1, #0
 8016474:	d1f7      	bne.n	8016466 <rcl_wait+0x2de>
 8016476:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
 8016478:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
 801647c:	3201      	adds	r2, #1
 801647e:	42b2      	cmp	r2, r6
 8016480:	d1f4      	bne.n	801646c <rcl_wait+0x2e4>
 8016482:	f1b8 0f02 	cmp.w	r8, #2
 8016486:	f47f af43 	bne.w	8016310 <rcl_wait+0x188>
 801648a:	f087 0701 	eor.w	r7, r7, #1
 801648e:	0078      	lsls	r0, r7, #1
 8016490:	e73e      	b.n	8016310 <rcl_wait+0x188>
 8016492:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8016496:	b019      	add	sp, #100	@ 0x64
 8016498:	ecbd 8b02 	vpop	{d8}
 801649c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80164a0:	ffffffff 	.word	0xffffffff
 80164a4:	7fffffff 	.word	0x7fffffff
 80164a8:	465f      	mov	r7, fp
 80164aa:	f1b8 0f01 	cmp.w	r8, #1
 80164ae:	f177 0300 	sbcs.w	r3, r7, #0
 80164b2:	db3a      	blt.n	801652a <rcl_wait+0x3a2>
 80164b4:	2601      	movs	r6, #1
 80164b6:	ad10      	add	r5, sp, #64	@ 0x40
 80164b8:	f10d 0958 	add.w	r9, sp, #88	@ 0x58
 80164bc:	f85a 0f04 	ldr.w	r0, [sl, #4]!
 80164c0:	a908      	add	r1, sp, #32
 80164c2:	b1a0      	cbz	r0, 80164ee <rcl_wait+0x366>
 80164c4:	f7fe fea2 	bl	801520c <rcl_clock_get_now>
 80164c8:	2800      	cmp	r0, #0
 80164ca:	f47f af21 	bne.w	8016310 <rcl_wait+0x188>
 80164ce:	9a08      	ldr	r2, [sp, #32]
 80164d0:	68ab      	ldr	r3, [r5, #8]
 80164d2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80164d4:	1a9b      	subs	r3, r3, r2
 80164d6:	68ea      	ldr	r2, [r5, #12]
 80164d8:	eb62 0201 	sbc.w	r2, r2, r1
 80164dc:	4598      	cmp	r8, r3
 80164de:	eb77 0102 	sbcs.w	r1, r7, r2
 80164e2:	bfba      	itte	lt
 80164e4:	4643      	movlt	r3, r8
 80164e6:	463a      	movlt	r2, r7
 80164e8:	2601      	movge	r6, #1
 80164ea:	4698      	mov	r8, r3
 80164ec:	4617      	mov	r7, r2
 80164ee:	3508      	adds	r5, #8
 80164f0:	45a9      	cmp	r9, r5
 80164f2:	d1e3      	bne.n	80164bc <rcl_wait+0x334>
 80164f4:	2f00      	cmp	r7, #0
 80164f6:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 80164f8:	bfab      	itete	ge
 80164fa:	4640      	movge	r0, r8
 80164fc:	2000      	movlt	r0, #0
 80164fe:	4639      	movge	r1, r7
 8016500:	2100      	movlt	r1, #0
 8016502:	2e00      	cmp	r6, #0
 8016504:	f43f af24 	beq.w	8016350 <rcl_wait+0x1c8>
 8016508:	a30d      	add	r3, pc, #52	@ (adr r3, 8016540 <rcl_wait+0x3b8>)
 801650a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801650e:	f7ea fbd3 	bl	8000cb8 <__aeabi_ldivmod>
 8016512:	ae08      	add	r6, sp, #32
 8016514:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8016518:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 801651c:	e718      	b.n	8016350 <rcl_wait+0x1c8>
 801651e:	2001      	movs	r0, #1
 8016520:	b019      	add	sp, #100	@ 0x64
 8016522:	ecbd 8b02 	vpop	{d8}
 8016526:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801652a:	2600      	movs	r6, #0
 801652c:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 8016530:	f06f 4700 	mvn.w	r7, #2147483648	@ 0x80000000
 8016534:	e7bf      	b.n	80164b6 <rcl_wait+0x32e>
 8016536:	200b      	movs	r0, #11
 8016538:	4770      	bx	lr
 801653a:	bf00      	nop
 801653c:	f3af 8000 	nop.w
 8016540:	3b9aca00 	.word	0x3b9aca00
 8016544:	00000000 	.word	0x00000000

08016548 <rcl_action_take_goal_response>:
 8016548:	b3b0      	cbz	r0, 80165b8 <rcl_action_take_goal_response+0x70>
 801654a:	b570      	push	{r4, r5, r6, lr}
 801654c:	4604      	mov	r4, r0
 801654e:	6800      	ldr	r0, [r0, #0]
 8016550:	b368      	cbz	r0, 80165ae <rcl_action_take_goal_response+0x66>
 8016552:	460d      	mov	r5, r1
 8016554:	4616      	mov	r6, r2
 8016556:	f7fd fe7b 	bl	8014250 <rcl_client_is_valid>
 801655a:	b330      	cbz	r0, 80165aa <rcl_action_take_goal_response+0x62>
 801655c:	6820      	ldr	r0, [r4, #0]
 801655e:	3004      	adds	r0, #4
 8016560:	f7fd fe76 	bl	8014250 <rcl_client_is_valid>
 8016564:	b308      	cbz	r0, 80165aa <rcl_action_take_goal_response+0x62>
 8016566:	6820      	ldr	r0, [r4, #0]
 8016568:	3008      	adds	r0, #8
 801656a:	f7fd fe71 	bl	8014250 <rcl_client_is_valid>
 801656e:	b1e0      	cbz	r0, 80165aa <rcl_action_take_goal_response+0x62>
 8016570:	6820      	ldr	r0, [r4, #0]
 8016572:	300c      	adds	r0, #12
 8016574:	f7fe fdae 	bl	80150d4 <rcl_subscription_is_valid>
 8016578:	b1b8      	cbz	r0, 80165aa <rcl_action_take_goal_response+0x62>
 801657a:	6820      	ldr	r0, [r4, #0]
 801657c:	3010      	adds	r0, #16
 801657e:	f7fe fda9 	bl	80150d4 <rcl_subscription_is_valid>
 8016582:	b190      	cbz	r0, 80165aa <rcl_action_take_goal_response+0x62>
 8016584:	b1b5      	cbz	r5, 80165b4 <rcl_action_take_goal_response+0x6c>
 8016586:	b1ae      	cbz	r6, 80165b4 <rcl_action_take_goal_response+0x6c>
 8016588:	6820      	ldr	r0, [r4, #0]
 801658a:	4632      	mov	r2, r6
 801658c:	4629      	mov	r1, r5
 801658e:	f7fd fdf3 	bl	8014178 <rcl_take_response>
 8016592:	b148      	cbz	r0, 80165a8 <rcl_action_take_goal_response+0x60>
 8016594:	280a      	cmp	r0, #10
 8016596:	d007      	beq.n	80165a8 <rcl_action_take_goal_response+0x60>
 8016598:	f240 12f5 	movw	r2, #501	@ 0x1f5
 801659c:	f241 0307 	movw	r3, #4103	@ 0x1007
 80165a0:	4290      	cmp	r0, r2
 80165a2:	bf0c      	ite	eq
 80165a4:	4618      	moveq	r0, r3
 80165a6:	2001      	movne	r0, #1
 80165a8:	bd70      	pop	{r4, r5, r6, pc}
 80165aa:	f7f8 ffe5 	bl	800f578 <rcutils_reset_error>
 80165ae:	f241 0006 	movw	r0, #4102	@ 0x1006
 80165b2:	bd70      	pop	{r4, r5, r6, pc}
 80165b4:	200b      	movs	r0, #11
 80165b6:	bd70      	pop	{r4, r5, r6, pc}
 80165b8:	f241 0006 	movw	r0, #4102	@ 0x1006
 80165bc:	4770      	bx	lr
 80165be:	bf00      	nop

080165c0 <rcl_action_send_result_request>:
 80165c0:	b378      	cbz	r0, 8016622 <rcl_action_send_result_request+0x62>
 80165c2:	b570      	push	{r4, r5, r6, lr}
 80165c4:	4604      	mov	r4, r0
 80165c6:	6800      	ldr	r0, [r0, #0]
 80165c8:	b330      	cbz	r0, 8016618 <rcl_action_send_result_request+0x58>
 80165ca:	460d      	mov	r5, r1
 80165cc:	4616      	mov	r6, r2
 80165ce:	f7fd fe3f 	bl	8014250 <rcl_client_is_valid>
 80165d2:	b1f8      	cbz	r0, 8016614 <rcl_action_send_result_request+0x54>
 80165d4:	6820      	ldr	r0, [r4, #0]
 80165d6:	3004      	adds	r0, #4
 80165d8:	f7fd fe3a 	bl	8014250 <rcl_client_is_valid>
 80165dc:	b1d0      	cbz	r0, 8016614 <rcl_action_send_result_request+0x54>
 80165de:	6820      	ldr	r0, [r4, #0]
 80165e0:	3008      	adds	r0, #8
 80165e2:	f7fd fe35 	bl	8014250 <rcl_client_is_valid>
 80165e6:	b1a8      	cbz	r0, 8016614 <rcl_action_send_result_request+0x54>
 80165e8:	6820      	ldr	r0, [r4, #0]
 80165ea:	300c      	adds	r0, #12
 80165ec:	f7fe fd72 	bl	80150d4 <rcl_subscription_is_valid>
 80165f0:	b180      	cbz	r0, 8016614 <rcl_action_send_result_request+0x54>
 80165f2:	6820      	ldr	r0, [r4, #0]
 80165f4:	3010      	adds	r0, #16
 80165f6:	f7fe fd6d 	bl	80150d4 <rcl_subscription_is_valid>
 80165fa:	b158      	cbz	r0, 8016614 <rcl_action_send_result_request+0x54>
 80165fc:	b17d      	cbz	r5, 801661e <rcl_action_send_result_request+0x5e>
 80165fe:	b176      	cbz	r6, 801661e <rcl_action_send_result_request+0x5e>
 8016600:	6820      	ldr	r0, [r4, #0]
 8016602:	4632      	mov	r2, r6
 8016604:	4629      	mov	r1, r5
 8016606:	3008      	adds	r0, #8
 8016608:	f7fd fd64 	bl	80140d4 <rcl_send_request>
 801660c:	3800      	subs	r0, #0
 801660e:	bf18      	it	ne
 8016610:	2001      	movne	r0, #1
 8016612:	bd70      	pop	{r4, r5, r6, pc}
 8016614:	f7f8 ffb0 	bl	800f578 <rcutils_reset_error>
 8016618:	f241 0006 	movw	r0, #4102	@ 0x1006
 801661c:	bd70      	pop	{r4, r5, r6, pc}
 801661e:	200b      	movs	r0, #11
 8016620:	bd70      	pop	{r4, r5, r6, pc}
 8016622:	f241 0006 	movw	r0, #4102	@ 0x1006
 8016626:	4770      	bx	lr

08016628 <rcl_action_take_result_response>:
 8016628:	2800      	cmp	r0, #0
 801662a:	d037      	beq.n	801669c <rcl_action_take_result_response+0x74>
 801662c:	b570      	push	{r4, r5, r6, lr}
 801662e:	4604      	mov	r4, r0
 8016630:	6800      	ldr	r0, [r0, #0]
 8016632:	b370      	cbz	r0, 8016692 <rcl_action_take_result_response+0x6a>
 8016634:	460d      	mov	r5, r1
 8016636:	4616      	mov	r6, r2
 8016638:	f7fd fe0a 	bl	8014250 <rcl_client_is_valid>
 801663c:	b338      	cbz	r0, 801668e <rcl_action_take_result_response+0x66>
 801663e:	6820      	ldr	r0, [r4, #0]
 8016640:	3004      	adds	r0, #4
 8016642:	f7fd fe05 	bl	8014250 <rcl_client_is_valid>
 8016646:	b310      	cbz	r0, 801668e <rcl_action_take_result_response+0x66>
 8016648:	6820      	ldr	r0, [r4, #0]
 801664a:	3008      	adds	r0, #8
 801664c:	f7fd fe00 	bl	8014250 <rcl_client_is_valid>
 8016650:	b1e8      	cbz	r0, 801668e <rcl_action_take_result_response+0x66>
 8016652:	6820      	ldr	r0, [r4, #0]
 8016654:	300c      	adds	r0, #12
 8016656:	f7fe fd3d 	bl	80150d4 <rcl_subscription_is_valid>
 801665a:	b1c0      	cbz	r0, 801668e <rcl_action_take_result_response+0x66>
 801665c:	6820      	ldr	r0, [r4, #0]
 801665e:	3010      	adds	r0, #16
 8016660:	f7fe fd38 	bl	80150d4 <rcl_subscription_is_valid>
 8016664:	b198      	cbz	r0, 801668e <rcl_action_take_result_response+0x66>
 8016666:	b1bd      	cbz	r5, 8016698 <rcl_action_take_result_response+0x70>
 8016668:	b1b6      	cbz	r6, 8016698 <rcl_action_take_result_response+0x70>
 801666a:	6820      	ldr	r0, [r4, #0]
 801666c:	4632      	mov	r2, r6
 801666e:	4629      	mov	r1, r5
 8016670:	3008      	adds	r0, #8
 8016672:	f7fd fd81 	bl	8014178 <rcl_take_response>
 8016676:	b148      	cbz	r0, 801668c <rcl_action_take_result_response+0x64>
 8016678:	280a      	cmp	r0, #10
 801667a:	d007      	beq.n	801668c <rcl_action_take_result_response+0x64>
 801667c:	f240 12f5 	movw	r2, #501	@ 0x1f5
 8016680:	f241 0307 	movw	r3, #4103	@ 0x1007
 8016684:	4290      	cmp	r0, r2
 8016686:	bf0c      	ite	eq
 8016688:	4618      	moveq	r0, r3
 801668a:	2001      	movne	r0, #1
 801668c:	bd70      	pop	{r4, r5, r6, pc}
 801668e:	f7f8 ff73 	bl	800f578 <rcutils_reset_error>
 8016692:	f241 0006 	movw	r0, #4102	@ 0x1006
 8016696:	bd70      	pop	{r4, r5, r6, pc}
 8016698:	200b      	movs	r0, #11
 801669a:	bd70      	pop	{r4, r5, r6, pc}
 801669c:	f241 0006 	movw	r0, #4102	@ 0x1006
 80166a0:	4770      	bx	lr
 80166a2:	bf00      	nop

080166a4 <rcl_action_take_cancel_response>:
 80166a4:	2800      	cmp	r0, #0
 80166a6:	d037      	beq.n	8016718 <rcl_action_take_cancel_response+0x74>
 80166a8:	b570      	push	{r4, r5, r6, lr}
 80166aa:	4604      	mov	r4, r0
 80166ac:	6800      	ldr	r0, [r0, #0]
 80166ae:	b370      	cbz	r0, 801670e <rcl_action_take_cancel_response+0x6a>
 80166b0:	460d      	mov	r5, r1
 80166b2:	4616      	mov	r6, r2
 80166b4:	f7fd fdcc 	bl	8014250 <rcl_client_is_valid>
 80166b8:	b338      	cbz	r0, 801670a <rcl_action_take_cancel_response+0x66>
 80166ba:	6820      	ldr	r0, [r4, #0]
 80166bc:	3004      	adds	r0, #4
 80166be:	f7fd fdc7 	bl	8014250 <rcl_client_is_valid>
 80166c2:	b310      	cbz	r0, 801670a <rcl_action_take_cancel_response+0x66>
 80166c4:	6820      	ldr	r0, [r4, #0]
 80166c6:	3008      	adds	r0, #8
 80166c8:	f7fd fdc2 	bl	8014250 <rcl_client_is_valid>
 80166cc:	b1e8      	cbz	r0, 801670a <rcl_action_take_cancel_response+0x66>
 80166ce:	6820      	ldr	r0, [r4, #0]
 80166d0:	300c      	adds	r0, #12
 80166d2:	f7fe fcff 	bl	80150d4 <rcl_subscription_is_valid>
 80166d6:	b1c0      	cbz	r0, 801670a <rcl_action_take_cancel_response+0x66>
 80166d8:	6820      	ldr	r0, [r4, #0]
 80166da:	3010      	adds	r0, #16
 80166dc:	f7fe fcfa 	bl	80150d4 <rcl_subscription_is_valid>
 80166e0:	b198      	cbz	r0, 801670a <rcl_action_take_cancel_response+0x66>
 80166e2:	b1bd      	cbz	r5, 8016714 <rcl_action_take_cancel_response+0x70>
 80166e4:	b1b6      	cbz	r6, 8016714 <rcl_action_take_cancel_response+0x70>
 80166e6:	6820      	ldr	r0, [r4, #0]
 80166e8:	4632      	mov	r2, r6
 80166ea:	4629      	mov	r1, r5
 80166ec:	3004      	adds	r0, #4
 80166ee:	f7fd fd43 	bl	8014178 <rcl_take_response>
 80166f2:	b148      	cbz	r0, 8016708 <rcl_action_take_cancel_response+0x64>
 80166f4:	280a      	cmp	r0, #10
 80166f6:	d007      	beq.n	8016708 <rcl_action_take_cancel_response+0x64>
 80166f8:	f240 12f5 	movw	r2, #501	@ 0x1f5
 80166fc:	f241 0307 	movw	r3, #4103	@ 0x1007
 8016700:	4290      	cmp	r0, r2
 8016702:	bf0c      	ite	eq
 8016704:	4618      	moveq	r0, r3
 8016706:	2001      	movne	r0, #1
 8016708:	bd70      	pop	{r4, r5, r6, pc}
 801670a:	f7f8 ff35 	bl	800f578 <rcutils_reset_error>
 801670e:	f241 0006 	movw	r0, #4102	@ 0x1006
 8016712:	bd70      	pop	{r4, r5, r6, pc}
 8016714:	200b      	movs	r0, #11
 8016716:	bd70      	pop	{r4, r5, r6, pc}
 8016718:	f241 0006 	movw	r0, #4102	@ 0x1006
 801671c:	4770      	bx	lr
 801671e:	bf00      	nop

08016720 <rcl_action_take_feedback>:
 8016720:	2800      	cmp	r0, #0
 8016722:	d037      	beq.n	8016794 <rcl_action_take_feedback+0x74>
 8016724:	b530      	push	{r4, r5, lr}
 8016726:	4604      	mov	r4, r0
 8016728:	6800      	ldr	r0, [r0, #0]
 801672a:	b08f      	sub	sp, #60	@ 0x3c
 801672c:	b358      	cbz	r0, 8016786 <rcl_action_take_feedback+0x66>
 801672e:	460d      	mov	r5, r1
 8016730:	f7fd fd8e 	bl	8014250 <rcl_client_is_valid>
 8016734:	b328      	cbz	r0, 8016782 <rcl_action_take_feedback+0x62>
 8016736:	6820      	ldr	r0, [r4, #0]
 8016738:	3004      	adds	r0, #4
 801673a:	f7fd fd89 	bl	8014250 <rcl_client_is_valid>
 801673e:	b300      	cbz	r0, 8016782 <rcl_action_take_feedback+0x62>
 8016740:	6820      	ldr	r0, [r4, #0]
 8016742:	3008      	adds	r0, #8
 8016744:	f7fd fd84 	bl	8014250 <rcl_client_is_valid>
 8016748:	b1d8      	cbz	r0, 8016782 <rcl_action_take_feedback+0x62>
 801674a:	6820      	ldr	r0, [r4, #0]
 801674c:	300c      	adds	r0, #12
 801674e:	f7fe fcc1 	bl	80150d4 <rcl_subscription_is_valid>
 8016752:	b1b0      	cbz	r0, 8016782 <rcl_action_take_feedback+0x62>
 8016754:	6820      	ldr	r0, [r4, #0]
 8016756:	3010      	adds	r0, #16
 8016758:	f7fe fcbc 	bl	80150d4 <rcl_subscription_is_valid>
 801675c:	b188      	cbz	r0, 8016782 <rcl_action_take_feedback+0x62>
 801675e:	b1b5      	cbz	r5, 801678e <rcl_action_take_feedback+0x6e>
 8016760:	6820      	ldr	r0, [r4, #0]
 8016762:	2300      	movs	r3, #0
 8016764:	466a      	mov	r2, sp
 8016766:	4629      	mov	r1, r5
 8016768:	300c      	adds	r0, #12
 801676a:	f7fe fc55 	bl	8015018 <rcl_take>
 801676e:	b160      	cbz	r0, 801678a <rcl_action_take_feedback+0x6a>
 8016770:	f240 1391 	movw	r3, #401	@ 0x191
 8016774:	4298      	cmp	r0, r3
 8016776:	d010      	beq.n	801679a <rcl_action_take_feedback+0x7a>
 8016778:	280a      	cmp	r0, #10
 801677a:	bf18      	it	ne
 801677c:	2001      	movne	r0, #1
 801677e:	b00f      	add	sp, #60	@ 0x3c
 8016780:	bd30      	pop	{r4, r5, pc}
 8016782:	f7f8 fef9 	bl	800f578 <rcutils_reset_error>
 8016786:	f241 0006 	movw	r0, #4102	@ 0x1006
 801678a:	b00f      	add	sp, #60	@ 0x3c
 801678c:	bd30      	pop	{r4, r5, pc}
 801678e:	200b      	movs	r0, #11
 8016790:	b00f      	add	sp, #60	@ 0x3c
 8016792:	bd30      	pop	{r4, r5, pc}
 8016794:	f241 0006 	movw	r0, #4102	@ 0x1006
 8016798:	4770      	bx	lr
 801679a:	f241 0007 	movw	r0, #4103	@ 0x1007
 801679e:	e7f4      	b.n	801678a <rcl_action_take_feedback+0x6a>

080167a0 <rcl_action_wait_set_add_action_client>:
 80167a0:	2800      	cmp	r0, #0
 80167a2:	d045      	beq.n	8016830 <rcl_action_wait_set_add_action_client+0x90>
 80167a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80167a6:	460c      	mov	r4, r1
 80167a8:	2900      	cmp	r1, #0
 80167aa:	d03e      	beq.n	801682a <rcl_action_wait_set_add_action_client+0x8a>
 80167ac:	4605      	mov	r5, r0
 80167ae:	6808      	ldr	r0, [r1, #0]
 80167b0:	2800      	cmp	r0, #0
 80167b2:	d03a      	beq.n	801682a <rcl_action_wait_set_add_action_client+0x8a>
 80167b4:	4617      	mov	r7, r2
 80167b6:	461e      	mov	r6, r3
 80167b8:	f7fd fd4a 	bl	8014250 <rcl_client_is_valid>
 80167bc:	b398      	cbz	r0, 8016826 <rcl_action_wait_set_add_action_client+0x86>
 80167be:	6820      	ldr	r0, [r4, #0]
 80167c0:	3004      	adds	r0, #4
 80167c2:	f7fd fd45 	bl	8014250 <rcl_client_is_valid>
 80167c6:	b370      	cbz	r0, 8016826 <rcl_action_wait_set_add_action_client+0x86>
 80167c8:	6820      	ldr	r0, [r4, #0]
 80167ca:	3008      	adds	r0, #8
 80167cc:	f7fd fd40 	bl	8014250 <rcl_client_is_valid>
 80167d0:	b348      	cbz	r0, 8016826 <rcl_action_wait_set_add_action_client+0x86>
 80167d2:	6820      	ldr	r0, [r4, #0]
 80167d4:	300c      	adds	r0, #12
 80167d6:	f7fe fc7d 	bl	80150d4 <rcl_subscription_is_valid>
 80167da:	b320      	cbz	r0, 8016826 <rcl_action_wait_set_add_action_client+0x86>
 80167dc:	6820      	ldr	r0, [r4, #0]
 80167de:	3010      	adds	r0, #16
 80167e0:	f7fe fc78 	bl	80150d4 <rcl_subscription_is_valid>
 80167e4:	b1f8      	cbz	r0, 8016826 <rcl_action_wait_set_add_action_client+0x86>
 80167e6:	6821      	ldr	r1, [r4, #0]
 80167e8:	4628      	mov	r0, r5
 80167ea:	f501 72e2 	add.w	r2, r1, #452	@ 0x1c4
 80167ee:	f7ff fc71 	bl	80160d4 <rcl_wait_set_add_client>
 80167f2:	b9b8      	cbnz	r0, 8016824 <rcl_action_wait_set_add_action_client+0x84>
 80167f4:	6821      	ldr	r1, [r4, #0]
 80167f6:	4628      	mov	r0, r5
 80167f8:	f501 72e4 	add.w	r2, r1, #456	@ 0x1c8
 80167fc:	3104      	adds	r1, #4
 80167fe:	f7ff fc69 	bl	80160d4 <rcl_wait_set_add_client>
 8016802:	b978      	cbnz	r0, 8016824 <rcl_action_wait_set_add_action_client+0x84>
 8016804:	6821      	ldr	r1, [r4, #0]
 8016806:	4628      	mov	r0, r5
 8016808:	f501 72e6 	add.w	r2, r1, #460	@ 0x1cc
 801680c:	3108      	adds	r1, #8
 801680e:	f7ff fc61 	bl	80160d4 <rcl_wait_set_add_client>
 8016812:	b938      	cbnz	r0, 8016824 <rcl_action_wait_set_add_action_client+0x84>
 8016814:	6821      	ldr	r1, [r4, #0]
 8016816:	4628      	mov	r0, r5
 8016818:	f501 72e8 	add.w	r2, r1, #464	@ 0x1d0
 801681c:	310c      	adds	r1, #12
 801681e:	f7ff f903 	bl	8015a28 <rcl_wait_set_add_subscription>
 8016822:	b140      	cbz	r0, 8016836 <rcl_action_wait_set_add_action_client+0x96>
 8016824:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016826:	f7f8 fea7 	bl	800f578 <rcutils_reset_error>
 801682a:	f241 0006 	movw	r0, #4102	@ 0x1006
 801682e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016830:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8016834:	4770      	bx	lr
 8016836:	6821      	ldr	r1, [r4, #0]
 8016838:	4628      	mov	r0, r5
 801683a:	f501 72ea 	add.w	r2, r1, #468	@ 0x1d4
 801683e:	3110      	adds	r1, #16
 8016840:	f7ff f8f2 	bl	8015a28 <rcl_wait_set_add_subscription>
 8016844:	2800      	cmp	r0, #0
 8016846:	d1ed      	bne.n	8016824 <rcl_action_wait_set_add_action_client+0x84>
 8016848:	b11f      	cbz	r7, 8016852 <rcl_action_wait_set_add_action_client+0xb2>
 801684a:	6823      	ldr	r3, [r4, #0]
 801684c:	f8d3 31c4 	ldr.w	r3, [r3, #452]	@ 0x1c4
 8016850:	603b      	str	r3, [r7, #0]
 8016852:	2e00      	cmp	r6, #0
 8016854:	d0e6      	beq.n	8016824 <rcl_action_wait_set_add_action_client+0x84>
 8016856:	6823      	ldr	r3, [r4, #0]
 8016858:	f8d3 31d0 	ldr.w	r3, [r3, #464]	@ 0x1d0
 801685c:	6033      	str	r3, [r6, #0]
 801685e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08016860 <rcl_action_client_wait_set_get_entities_ready>:
 8016860:	2800      	cmp	r0, #0
 8016862:	f000 8089 	beq.w	8016978 <rcl_action_client_wait_set_get_entities_ready+0x118>
 8016866:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801686a:	460c      	mov	r4, r1
 801686c:	2900      	cmp	r1, #0
 801686e:	d079      	beq.n	8016964 <rcl_action_client_wait_set_get_entities_ready+0x104>
 8016870:	4605      	mov	r5, r0
 8016872:	6808      	ldr	r0, [r1, #0]
 8016874:	2800      	cmp	r0, #0
 8016876:	d075      	beq.n	8016964 <rcl_action_client_wait_set_get_entities_ready+0x104>
 8016878:	4616      	mov	r6, r2
 801687a:	461f      	mov	r7, r3
 801687c:	f7fd fce8 	bl	8014250 <rcl_client_is_valid>
 8016880:	2800      	cmp	r0, #0
 8016882:	d06d      	beq.n	8016960 <rcl_action_client_wait_set_get_entities_ready+0x100>
 8016884:	6820      	ldr	r0, [r4, #0]
 8016886:	3004      	adds	r0, #4
 8016888:	f7fd fce2 	bl	8014250 <rcl_client_is_valid>
 801688c:	2800      	cmp	r0, #0
 801688e:	d067      	beq.n	8016960 <rcl_action_client_wait_set_get_entities_ready+0x100>
 8016890:	6820      	ldr	r0, [r4, #0]
 8016892:	3008      	adds	r0, #8
 8016894:	f7fd fcdc 	bl	8014250 <rcl_client_is_valid>
 8016898:	2800      	cmp	r0, #0
 801689a:	d061      	beq.n	8016960 <rcl_action_client_wait_set_get_entities_ready+0x100>
 801689c:	6820      	ldr	r0, [r4, #0]
 801689e:	300c      	adds	r0, #12
 80168a0:	f7fe fc18 	bl	80150d4 <rcl_subscription_is_valid>
 80168a4:	2800      	cmp	r0, #0
 80168a6:	d05b      	beq.n	8016960 <rcl_action_client_wait_set_get_entities_ready+0x100>
 80168a8:	6820      	ldr	r0, [r4, #0]
 80168aa:	3010      	adds	r0, #16
 80168ac:	f7fe fc12 	bl	80150d4 <rcl_subscription_is_valid>
 80168b0:	2800      	cmp	r0, #0
 80168b2:	d055      	beq.n	8016960 <rcl_action_client_wait_set_get_entities_ready+0x100>
 80168b4:	2e00      	cmp	r6, #0
 80168b6:	d05c      	beq.n	8016972 <rcl_action_client_wait_set_get_entities_ready+0x112>
 80168b8:	2f00      	cmp	r7, #0
 80168ba:	d05a      	beq.n	8016972 <rcl_action_client_wait_set_get_entities_ready+0x112>
 80168bc:	9b06      	ldr	r3, [sp, #24]
 80168be:	2b00      	cmp	r3, #0
 80168c0:	d057      	beq.n	8016972 <rcl_action_client_wait_set_get_entities_ready+0x112>
 80168c2:	9b07      	ldr	r3, [sp, #28]
 80168c4:	2b00      	cmp	r3, #0
 80168c6:	d054      	beq.n	8016972 <rcl_action_client_wait_set_get_entities_ready+0x112>
 80168c8:	9b08      	ldr	r3, [sp, #32]
 80168ca:	2b00      	cmp	r3, #0
 80168cc:	d051      	beq.n	8016972 <rcl_action_client_wait_set_get_entities_ready+0x112>
 80168ce:	6823      	ldr	r3, [r4, #0]
 80168d0:	686a      	ldr	r2, [r5, #4]
 80168d2:	f8d3 11d0 	ldr.w	r1, [r3, #464]	@ 0x1d0
 80168d6:	428a      	cmp	r2, r1
 80168d8:	d948      	bls.n	801696c <rcl_action_client_wait_set_get_entities_ready+0x10c>
 80168da:	f8d3 01d4 	ldr.w	r0, [r3, #468]	@ 0x1d4
 80168de:	4282      	cmp	r2, r0
 80168e0:	d944      	bls.n	801696c <rcl_action_client_wait_set_get_entities_ready+0x10c>
 80168e2:	f8d3 41c4 	ldr.w	r4, [r3, #452]	@ 0x1c4
 80168e6:	69ea      	ldr	r2, [r5, #28]
 80168e8:	42a2      	cmp	r2, r4
 80168ea:	d93f      	bls.n	801696c <rcl_action_client_wait_set_get_entities_ready+0x10c>
 80168ec:	f8d3 c1c8 	ldr.w	ip, [r3, #456]	@ 0x1c8
 80168f0:	4562      	cmp	r2, ip
 80168f2:	d93b      	bls.n	801696c <rcl_action_client_wait_set_get_entities_ready+0x10c>
 80168f4:	f8d3 e1cc 	ldr.w	lr, [r3, #460]	@ 0x1cc
 80168f8:	4572      	cmp	r2, lr
 80168fa:	d937      	bls.n	801696c <rcl_action_client_wait_set_get_entities_ready+0x10c>
 80168fc:	69aa      	ldr	r2, [r5, #24]
 80168fe:	682d      	ldr	r5, [r5, #0]
 8016900:	f852 8024 	ldr.w	r8, [r2, r4, lsl #2]
 8016904:	f855 4020 	ldr.w	r4, [r5, r0, lsl #2]
 8016908:	f855 5021 	ldr.w	r5, [r5, r1, lsl #2]
 801690c:	f852 102c 	ldr.w	r1, [r2, ip, lsl #2]
 8016910:	f852 202e 	ldr.w	r2, [r2, lr, lsl #2]
 8016914:	f103 0c0c 	add.w	ip, r3, #12
 8016918:	eba5 050c 	sub.w	r5, r5, ip
 801691c:	fab5 f585 	clz	r5, r5
 8016920:	096d      	lsrs	r5, r5, #5
 8016922:	7035      	strb	r5, [r6, #0]
 8016924:	f103 0510 	add.w	r5, r3, #16
 8016928:	1b64      	subs	r4, r4, r5
 801692a:	fab4 f484 	clz	r4, r4
 801692e:	0964      	lsrs	r4, r4, #5
 8016930:	703c      	strb	r4, [r7, #0]
 8016932:	eba3 0008 	sub.w	r0, r3, r8
 8016936:	1d1c      	adds	r4, r3, #4
 8016938:	3308      	adds	r3, #8
 801693a:	1ad3      	subs	r3, r2, r3
 801693c:	fab0 f080 	clz	r0, r0
 8016940:	9a06      	ldr	r2, [sp, #24]
 8016942:	0940      	lsrs	r0, r0, #5
 8016944:	1b09      	subs	r1, r1, r4
 8016946:	7010      	strb	r0, [r2, #0]
 8016948:	fab1 f181 	clz	r1, r1
 801694c:	9a07      	ldr	r2, [sp, #28]
 801694e:	0949      	lsrs	r1, r1, #5
 8016950:	7011      	strb	r1, [r2, #0]
 8016952:	fab3 f383 	clz	r3, r3
 8016956:	9a08      	ldr	r2, [sp, #32]
 8016958:	095b      	lsrs	r3, r3, #5
 801695a:	2000      	movs	r0, #0
 801695c:	7013      	strb	r3, [r2, #0]
 801695e:	e003      	b.n	8016968 <rcl_action_client_wait_set_get_entities_ready+0x108>
 8016960:	f7f8 fe0a 	bl	800f578 <rcutils_reset_error>
 8016964:	f241 0006 	movw	r0, #4102	@ 0x1006
 8016968:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801696c:	2001      	movs	r0, #1
 801696e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016972:	200b      	movs	r0, #11
 8016974:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016978:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801697c:	4770      	bx	lr
 801697e:	bf00      	nop

08016980 <rcl_action_take_goal_request>:
 8016980:	b3b0      	cbz	r0, 80169f0 <rcl_action_take_goal_request+0x70>
 8016982:	b570      	push	{r4, r5, r6, lr}
 8016984:	4604      	mov	r4, r0
 8016986:	6800      	ldr	r0, [r0, #0]
 8016988:	b368      	cbz	r0, 80169e6 <rcl_action_take_goal_request+0x66>
 801698a:	460d      	mov	r5, r1
 801698c:	4616      	mov	r6, r2
 801698e:	f7fe f9ef 	bl	8014d70 <rcl_service_is_valid>
 8016992:	b330      	cbz	r0, 80169e2 <rcl_action_take_goal_request+0x62>
 8016994:	6820      	ldr	r0, [r4, #0]
 8016996:	3004      	adds	r0, #4
 8016998:	f7fe f9ea 	bl	8014d70 <rcl_service_is_valid>
 801699c:	b308      	cbz	r0, 80169e2 <rcl_action_take_goal_request+0x62>
 801699e:	6820      	ldr	r0, [r4, #0]
 80169a0:	3008      	adds	r0, #8
 80169a2:	f7fe f9e5 	bl	8014d70 <rcl_service_is_valid>
 80169a6:	b1e0      	cbz	r0, 80169e2 <rcl_action_take_goal_request+0x62>
 80169a8:	6820      	ldr	r0, [r4, #0]
 80169aa:	300c      	adds	r0, #12
 80169ac:	f7f7 fe4a 	bl	800e644 <rcl_publisher_is_valid>
 80169b0:	b1b8      	cbz	r0, 80169e2 <rcl_action_take_goal_request+0x62>
 80169b2:	6820      	ldr	r0, [r4, #0]
 80169b4:	3010      	adds	r0, #16
 80169b6:	f7f7 fe45 	bl	800e644 <rcl_publisher_is_valid>
 80169ba:	b190      	cbz	r0, 80169e2 <rcl_action_take_goal_request+0x62>
 80169bc:	b1b5      	cbz	r5, 80169ec <rcl_action_take_goal_request+0x6c>
 80169be:	b1ae      	cbz	r6, 80169ec <rcl_action_take_goal_request+0x6c>
 80169c0:	6820      	ldr	r0, [r4, #0]
 80169c2:	4632      	mov	r2, r6
 80169c4:	4629      	mov	r1, r5
 80169c6:	f7fe f953 	bl	8014c70 <rcl_take_request>
 80169ca:	b148      	cbz	r0, 80169e0 <rcl_action_take_goal_request+0x60>
 80169cc:	280a      	cmp	r0, #10
 80169ce:	d007      	beq.n	80169e0 <rcl_action_take_goal_request+0x60>
 80169d0:	f240 2259 	movw	r2, #601	@ 0x259
 80169d4:	f241 0369 	movw	r3, #4201	@ 0x1069
 80169d8:	4290      	cmp	r0, r2
 80169da:	bf0c      	ite	eq
 80169dc:	4618      	moveq	r0, r3
 80169de:	2001      	movne	r0, #1
 80169e0:	bd70      	pop	{r4, r5, r6, pc}
 80169e2:	f7f8 fdc9 	bl	800f578 <rcutils_reset_error>
 80169e6:	f241 0068 	movw	r0, #4200	@ 0x1068
 80169ea:	bd70      	pop	{r4, r5, r6, pc}
 80169ec:	200b      	movs	r0, #11
 80169ee:	bd70      	pop	{r4, r5, r6, pc}
 80169f0:	f241 0068 	movw	r0, #4200	@ 0x1068
 80169f4:	4770      	bx	lr
 80169f6:	bf00      	nop

080169f8 <rcl_action_send_goal_response>:
 80169f8:	b378      	cbz	r0, 8016a5a <rcl_action_send_goal_response+0x62>
 80169fa:	b570      	push	{r4, r5, r6, lr}
 80169fc:	4604      	mov	r4, r0
 80169fe:	6800      	ldr	r0, [r0, #0]
 8016a00:	b330      	cbz	r0, 8016a50 <rcl_action_send_goal_response+0x58>
 8016a02:	460d      	mov	r5, r1
 8016a04:	4616      	mov	r6, r2
 8016a06:	f7fe f9b3 	bl	8014d70 <rcl_service_is_valid>
 8016a0a:	b1f8      	cbz	r0, 8016a4c <rcl_action_send_goal_response+0x54>
 8016a0c:	6820      	ldr	r0, [r4, #0]
 8016a0e:	3004      	adds	r0, #4
 8016a10:	f7fe f9ae 	bl	8014d70 <rcl_service_is_valid>
 8016a14:	b1d0      	cbz	r0, 8016a4c <rcl_action_send_goal_response+0x54>
 8016a16:	6820      	ldr	r0, [r4, #0]
 8016a18:	3008      	adds	r0, #8
 8016a1a:	f7fe f9a9 	bl	8014d70 <rcl_service_is_valid>
 8016a1e:	b1a8      	cbz	r0, 8016a4c <rcl_action_send_goal_response+0x54>
 8016a20:	6820      	ldr	r0, [r4, #0]
 8016a22:	300c      	adds	r0, #12
 8016a24:	f7f7 fe0e 	bl	800e644 <rcl_publisher_is_valid>
 8016a28:	b180      	cbz	r0, 8016a4c <rcl_action_send_goal_response+0x54>
 8016a2a:	6820      	ldr	r0, [r4, #0]
 8016a2c:	3010      	adds	r0, #16
 8016a2e:	f7f7 fe09 	bl	800e644 <rcl_publisher_is_valid>
 8016a32:	b158      	cbz	r0, 8016a4c <rcl_action_send_goal_response+0x54>
 8016a34:	b17d      	cbz	r5, 8016a56 <rcl_action_send_goal_response+0x5e>
 8016a36:	b176      	cbz	r6, 8016a56 <rcl_action_send_goal_response+0x5e>
 8016a38:	6820      	ldr	r0, [r4, #0]
 8016a3a:	4632      	mov	r2, r6
 8016a3c:	4629      	mov	r1, r5
 8016a3e:	f7fe f967 	bl	8014d10 <rcl_send_response>
 8016a42:	b110      	cbz	r0, 8016a4a <rcl_action_send_goal_response+0x52>
 8016a44:	2802      	cmp	r0, #2
 8016a46:	bf18      	it	ne
 8016a48:	2001      	movne	r0, #1
 8016a4a:	bd70      	pop	{r4, r5, r6, pc}
 8016a4c:	f7f8 fd94 	bl	800f578 <rcutils_reset_error>
 8016a50:	f241 0068 	movw	r0, #4200	@ 0x1068
 8016a54:	bd70      	pop	{r4, r5, r6, pc}
 8016a56:	200b      	movs	r0, #11
 8016a58:	bd70      	pop	{r4, r5, r6, pc}
 8016a5a:	f241 0068 	movw	r0, #4200	@ 0x1068
 8016a5e:	4770      	bx	lr

08016a60 <rcl_action_take_result_request>:
 8016a60:	2800      	cmp	r0, #0
 8016a62:	d037      	beq.n	8016ad4 <rcl_action_take_result_request+0x74>
 8016a64:	b570      	push	{r4, r5, r6, lr}
 8016a66:	4604      	mov	r4, r0
 8016a68:	6800      	ldr	r0, [r0, #0]
 8016a6a:	b370      	cbz	r0, 8016aca <rcl_action_take_result_request+0x6a>
 8016a6c:	460d      	mov	r5, r1
 8016a6e:	4616      	mov	r6, r2
 8016a70:	f7fe f97e 	bl	8014d70 <rcl_service_is_valid>
 8016a74:	b338      	cbz	r0, 8016ac6 <rcl_action_take_result_request+0x66>
 8016a76:	6820      	ldr	r0, [r4, #0]
 8016a78:	3004      	adds	r0, #4
 8016a7a:	f7fe f979 	bl	8014d70 <rcl_service_is_valid>
 8016a7e:	b310      	cbz	r0, 8016ac6 <rcl_action_take_result_request+0x66>
 8016a80:	6820      	ldr	r0, [r4, #0]
 8016a82:	3008      	adds	r0, #8
 8016a84:	f7fe f974 	bl	8014d70 <rcl_service_is_valid>
 8016a88:	b1e8      	cbz	r0, 8016ac6 <rcl_action_take_result_request+0x66>
 8016a8a:	6820      	ldr	r0, [r4, #0]
 8016a8c:	300c      	adds	r0, #12
 8016a8e:	f7f7 fdd9 	bl	800e644 <rcl_publisher_is_valid>
 8016a92:	b1c0      	cbz	r0, 8016ac6 <rcl_action_take_result_request+0x66>
 8016a94:	6820      	ldr	r0, [r4, #0]
 8016a96:	3010      	adds	r0, #16
 8016a98:	f7f7 fdd4 	bl	800e644 <rcl_publisher_is_valid>
 8016a9c:	b198      	cbz	r0, 8016ac6 <rcl_action_take_result_request+0x66>
 8016a9e:	b1bd      	cbz	r5, 8016ad0 <rcl_action_take_result_request+0x70>
 8016aa0:	b1b6      	cbz	r6, 8016ad0 <rcl_action_take_result_request+0x70>
 8016aa2:	6820      	ldr	r0, [r4, #0]
 8016aa4:	4632      	mov	r2, r6
 8016aa6:	4629      	mov	r1, r5
 8016aa8:	3008      	adds	r0, #8
 8016aaa:	f7fe f8e1 	bl	8014c70 <rcl_take_request>
 8016aae:	b148      	cbz	r0, 8016ac4 <rcl_action_take_result_request+0x64>
 8016ab0:	280a      	cmp	r0, #10
 8016ab2:	d007      	beq.n	8016ac4 <rcl_action_take_result_request+0x64>
 8016ab4:	f240 2259 	movw	r2, #601	@ 0x259
 8016ab8:	f241 0369 	movw	r3, #4201	@ 0x1069
 8016abc:	4290      	cmp	r0, r2
 8016abe:	bf0c      	ite	eq
 8016ac0:	4618      	moveq	r0, r3
 8016ac2:	2001      	movne	r0, #1
 8016ac4:	bd70      	pop	{r4, r5, r6, pc}
 8016ac6:	f7f8 fd57 	bl	800f578 <rcutils_reset_error>
 8016aca:	f241 0068 	movw	r0, #4200	@ 0x1068
 8016ace:	bd70      	pop	{r4, r5, r6, pc}
 8016ad0:	200b      	movs	r0, #11
 8016ad2:	bd70      	pop	{r4, r5, r6, pc}
 8016ad4:	f241 0068 	movw	r0, #4200	@ 0x1068
 8016ad8:	4770      	bx	lr
 8016ada:	bf00      	nop

08016adc <rcl_action_take_cancel_request>:
 8016adc:	2800      	cmp	r0, #0
 8016ade:	d037      	beq.n	8016b50 <rcl_action_take_cancel_request+0x74>
 8016ae0:	b570      	push	{r4, r5, r6, lr}
 8016ae2:	4604      	mov	r4, r0
 8016ae4:	6800      	ldr	r0, [r0, #0]
 8016ae6:	b370      	cbz	r0, 8016b46 <rcl_action_take_cancel_request+0x6a>
 8016ae8:	460d      	mov	r5, r1
 8016aea:	4616      	mov	r6, r2
 8016aec:	f7fe f940 	bl	8014d70 <rcl_service_is_valid>
 8016af0:	b338      	cbz	r0, 8016b42 <rcl_action_take_cancel_request+0x66>
 8016af2:	6820      	ldr	r0, [r4, #0]
 8016af4:	3004      	adds	r0, #4
 8016af6:	f7fe f93b 	bl	8014d70 <rcl_service_is_valid>
 8016afa:	b310      	cbz	r0, 8016b42 <rcl_action_take_cancel_request+0x66>
 8016afc:	6820      	ldr	r0, [r4, #0]
 8016afe:	3008      	adds	r0, #8
 8016b00:	f7fe f936 	bl	8014d70 <rcl_service_is_valid>
 8016b04:	b1e8      	cbz	r0, 8016b42 <rcl_action_take_cancel_request+0x66>
 8016b06:	6820      	ldr	r0, [r4, #0]
 8016b08:	300c      	adds	r0, #12
 8016b0a:	f7f7 fd9b 	bl	800e644 <rcl_publisher_is_valid>
 8016b0e:	b1c0      	cbz	r0, 8016b42 <rcl_action_take_cancel_request+0x66>
 8016b10:	6820      	ldr	r0, [r4, #0]
 8016b12:	3010      	adds	r0, #16
 8016b14:	f7f7 fd96 	bl	800e644 <rcl_publisher_is_valid>
 8016b18:	b198      	cbz	r0, 8016b42 <rcl_action_take_cancel_request+0x66>
 8016b1a:	b1bd      	cbz	r5, 8016b4c <rcl_action_take_cancel_request+0x70>
 8016b1c:	b1b6      	cbz	r6, 8016b4c <rcl_action_take_cancel_request+0x70>
 8016b1e:	6820      	ldr	r0, [r4, #0]
 8016b20:	4632      	mov	r2, r6
 8016b22:	4629      	mov	r1, r5
 8016b24:	3004      	adds	r0, #4
 8016b26:	f7fe f8a3 	bl	8014c70 <rcl_take_request>
 8016b2a:	b148      	cbz	r0, 8016b40 <rcl_action_take_cancel_request+0x64>
 8016b2c:	280a      	cmp	r0, #10
 8016b2e:	d007      	beq.n	8016b40 <rcl_action_take_cancel_request+0x64>
 8016b30:	f240 2259 	movw	r2, #601	@ 0x259
 8016b34:	f241 0369 	movw	r3, #4201	@ 0x1069
 8016b38:	4290      	cmp	r0, r2
 8016b3a:	bf0c      	ite	eq
 8016b3c:	4618      	moveq	r0, r3
 8016b3e:	2001      	movne	r0, #1
 8016b40:	bd70      	pop	{r4, r5, r6, pc}
 8016b42:	f7f8 fd19 	bl	800f578 <rcutils_reset_error>
 8016b46:	f241 0068 	movw	r0, #4200	@ 0x1068
 8016b4a:	bd70      	pop	{r4, r5, r6, pc}
 8016b4c:	200b      	movs	r0, #11
 8016b4e:	bd70      	pop	{r4, r5, r6, pc}
 8016b50:	f241 0068 	movw	r0, #4200	@ 0x1068
 8016b54:	4770      	bx	lr
 8016b56:	bf00      	nop

08016b58 <rcl_action_send_cancel_response>:
 8016b58:	b380      	cbz	r0, 8016bbc <rcl_action_send_cancel_response+0x64>
 8016b5a:	b570      	push	{r4, r5, r6, lr}
 8016b5c:	4604      	mov	r4, r0
 8016b5e:	6800      	ldr	r0, [r0, #0]
 8016b60:	b338      	cbz	r0, 8016bb2 <rcl_action_send_cancel_response+0x5a>
 8016b62:	460d      	mov	r5, r1
 8016b64:	4616      	mov	r6, r2
 8016b66:	f7fe f903 	bl	8014d70 <rcl_service_is_valid>
 8016b6a:	b300      	cbz	r0, 8016bae <rcl_action_send_cancel_response+0x56>
 8016b6c:	6820      	ldr	r0, [r4, #0]
 8016b6e:	3004      	adds	r0, #4
 8016b70:	f7fe f8fe 	bl	8014d70 <rcl_service_is_valid>
 8016b74:	b1d8      	cbz	r0, 8016bae <rcl_action_send_cancel_response+0x56>
 8016b76:	6820      	ldr	r0, [r4, #0]
 8016b78:	3008      	adds	r0, #8
 8016b7a:	f7fe f8f9 	bl	8014d70 <rcl_service_is_valid>
 8016b7e:	b1b0      	cbz	r0, 8016bae <rcl_action_send_cancel_response+0x56>
 8016b80:	6820      	ldr	r0, [r4, #0]
 8016b82:	300c      	adds	r0, #12
 8016b84:	f7f7 fd5e 	bl	800e644 <rcl_publisher_is_valid>
 8016b88:	b188      	cbz	r0, 8016bae <rcl_action_send_cancel_response+0x56>
 8016b8a:	6820      	ldr	r0, [r4, #0]
 8016b8c:	3010      	adds	r0, #16
 8016b8e:	f7f7 fd59 	bl	800e644 <rcl_publisher_is_valid>
 8016b92:	b160      	cbz	r0, 8016bae <rcl_action_send_cancel_response+0x56>
 8016b94:	b185      	cbz	r5, 8016bb8 <rcl_action_send_cancel_response+0x60>
 8016b96:	b17e      	cbz	r6, 8016bb8 <rcl_action_send_cancel_response+0x60>
 8016b98:	6820      	ldr	r0, [r4, #0]
 8016b9a:	4632      	mov	r2, r6
 8016b9c:	4629      	mov	r1, r5
 8016b9e:	3004      	adds	r0, #4
 8016ba0:	f7fe f8b6 	bl	8014d10 <rcl_send_response>
 8016ba4:	b110      	cbz	r0, 8016bac <rcl_action_send_cancel_response+0x54>
 8016ba6:	2802      	cmp	r0, #2
 8016ba8:	bf18      	it	ne
 8016baa:	2001      	movne	r0, #1
 8016bac:	bd70      	pop	{r4, r5, r6, pc}
 8016bae:	f7f8 fce3 	bl	800f578 <rcutils_reset_error>
 8016bb2:	f241 0068 	movw	r0, #4200	@ 0x1068
 8016bb6:	bd70      	pop	{r4, r5, r6, pc}
 8016bb8:	200b      	movs	r0, #11
 8016bba:	bd70      	pop	{r4, r5, r6, pc}
 8016bbc:	f241 0068 	movw	r0, #4200	@ 0x1068
 8016bc0:	4770      	bx	lr
 8016bc2:	bf00      	nop

08016bc4 <rcl_action_wait_set_add_action_server>:
 8016bc4:	2800      	cmp	r0, #0
 8016bc6:	d04a      	beq.n	8016c5e <rcl_action_wait_set_add_action_server+0x9a>
 8016bc8:	b570      	push	{r4, r5, r6, lr}
 8016bca:	460c      	mov	r4, r1
 8016bcc:	2900      	cmp	r1, #0
 8016bce:	d043      	beq.n	8016c58 <rcl_action_wait_set_add_action_server+0x94>
 8016bd0:	4605      	mov	r5, r0
 8016bd2:	6808      	ldr	r0, [r1, #0]
 8016bd4:	2800      	cmp	r0, #0
 8016bd6:	d03f      	beq.n	8016c58 <rcl_action_wait_set_add_action_server+0x94>
 8016bd8:	4616      	mov	r6, r2
 8016bda:	f7fe f8c9 	bl	8014d70 <rcl_service_is_valid>
 8016bde:	2800      	cmp	r0, #0
 8016be0:	d038      	beq.n	8016c54 <rcl_action_wait_set_add_action_server+0x90>
 8016be2:	6820      	ldr	r0, [r4, #0]
 8016be4:	3004      	adds	r0, #4
 8016be6:	f7fe f8c3 	bl	8014d70 <rcl_service_is_valid>
 8016bea:	b398      	cbz	r0, 8016c54 <rcl_action_wait_set_add_action_server+0x90>
 8016bec:	6820      	ldr	r0, [r4, #0]
 8016bee:	3008      	adds	r0, #8
 8016bf0:	f7fe f8be 	bl	8014d70 <rcl_service_is_valid>
 8016bf4:	b370      	cbz	r0, 8016c54 <rcl_action_wait_set_add_action_server+0x90>
 8016bf6:	6820      	ldr	r0, [r4, #0]
 8016bf8:	300c      	adds	r0, #12
 8016bfa:	f7f7 fd3d 	bl	800e678 <rcl_publisher_is_valid_except_context>
 8016bfe:	b348      	cbz	r0, 8016c54 <rcl_action_wait_set_add_action_server+0x90>
 8016c00:	6820      	ldr	r0, [r4, #0]
 8016c02:	3010      	adds	r0, #16
 8016c04:	f7f7 fd38 	bl	800e678 <rcl_publisher_is_valid_except_context>
 8016c08:	b320      	cbz	r0, 8016c54 <rcl_action_wait_set_add_action_server+0x90>
 8016c0a:	6821      	ldr	r1, [r4, #0]
 8016c0c:	4628      	mov	r0, r5
 8016c0e:	f501 72ee 	add.w	r2, r1, #476	@ 0x1dc
 8016c12:	f7ff fa8b 	bl	801612c <rcl_wait_set_add_service>
 8016c16:	b9e0      	cbnz	r0, 8016c52 <rcl_action_wait_set_add_action_server+0x8e>
 8016c18:	6821      	ldr	r1, [r4, #0]
 8016c1a:	4628      	mov	r0, r5
 8016c1c:	f501 72f0 	add.w	r2, r1, #480	@ 0x1e0
 8016c20:	3104      	adds	r1, #4
 8016c22:	f7ff fa83 	bl	801612c <rcl_wait_set_add_service>
 8016c26:	b9a0      	cbnz	r0, 8016c52 <rcl_action_wait_set_add_action_server+0x8e>
 8016c28:	6821      	ldr	r1, [r4, #0]
 8016c2a:	4628      	mov	r0, r5
 8016c2c:	f501 72f2 	add.w	r2, r1, #484	@ 0x1e4
 8016c30:	3108      	adds	r1, #8
 8016c32:	f7ff fa7b 	bl	801612c <rcl_wait_set_add_service>
 8016c36:	b960      	cbnz	r0, 8016c52 <rcl_action_wait_set_add_action_server+0x8e>
 8016c38:	6821      	ldr	r1, [r4, #0]
 8016c3a:	4628      	mov	r0, r5
 8016c3c:	f501 72f4 	add.w	r2, r1, #488	@ 0x1e8
 8016c40:	3114      	adds	r1, #20
 8016c42:	f7ff fa17 	bl	8016074 <rcl_wait_set_add_timer>
 8016c46:	b920      	cbnz	r0, 8016c52 <rcl_action_wait_set_add_action_server+0x8e>
 8016c48:	b11e      	cbz	r6, 8016c52 <rcl_action_wait_set_add_action_server+0x8e>
 8016c4a:	6823      	ldr	r3, [r4, #0]
 8016c4c:	f8d3 31dc 	ldr.w	r3, [r3, #476]	@ 0x1dc
 8016c50:	6033      	str	r3, [r6, #0]
 8016c52:	bd70      	pop	{r4, r5, r6, pc}
 8016c54:	f7f8 fc90 	bl	800f578 <rcutils_reset_error>
 8016c58:	f241 0068 	movw	r0, #4200	@ 0x1068
 8016c5c:	bd70      	pop	{r4, r5, r6, pc}
 8016c5e:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8016c62:	4770      	bx	lr

08016c64 <rcl_action_server_wait_set_get_entities_ready>:
 8016c64:	2800      	cmp	r0, #0
 8016c66:	d060      	beq.n	8016d2a <rcl_action_server_wait_set_get_entities_ready+0xc6>
 8016c68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016c6a:	460c      	mov	r4, r1
 8016c6c:	2900      	cmp	r1, #0
 8016c6e:	d057      	beq.n	8016d20 <rcl_action_server_wait_set_get_entities_ready+0xbc>
 8016c70:	4605      	mov	r5, r0
 8016c72:	6808      	ldr	r0, [r1, #0]
 8016c74:	2800      	cmp	r0, #0
 8016c76:	d053      	beq.n	8016d20 <rcl_action_server_wait_set_get_entities_ready+0xbc>
 8016c78:	4616      	mov	r6, r2
 8016c7a:	461f      	mov	r7, r3
 8016c7c:	f7fe f878 	bl	8014d70 <rcl_service_is_valid>
 8016c80:	2800      	cmp	r0, #0
 8016c82:	d04b      	beq.n	8016d1c <rcl_action_server_wait_set_get_entities_ready+0xb8>
 8016c84:	6820      	ldr	r0, [r4, #0]
 8016c86:	3004      	adds	r0, #4
 8016c88:	f7fe f872 	bl	8014d70 <rcl_service_is_valid>
 8016c8c:	2800      	cmp	r0, #0
 8016c8e:	d045      	beq.n	8016d1c <rcl_action_server_wait_set_get_entities_ready+0xb8>
 8016c90:	6820      	ldr	r0, [r4, #0]
 8016c92:	3008      	adds	r0, #8
 8016c94:	f7fe f86c 	bl	8014d70 <rcl_service_is_valid>
 8016c98:	2800      	cmp	r0, #0
 8016c9a:	d03f      	beq.n	8016d1c <rcl_action_server_wait_set_get_entities_ready+0xb8>
 8016c9c:	6820      	ldr	r0, [r4, #0]
 8016c9e:	300c      	adds	r0, #12
 8016ca0:	f7f7 fcea 	bl	800e678 <rcl_publisher_is_valid_except_context>
 8016ca4:	2800      	cmp	r0, #0
 8016ca6:	d039      	beq.n	8016d1c <rcl_action_server_wait_set_get_entities_ready+0xb8>
 8016ca8:	6820      	ldr	r0, [r4, #0]
 8016caa:	3010      	adds	r0, #16
 8016cac:	f7f7 fce4 	bl	800e678 <rcl_publisher_is_valid_except_context>
 8016cb0:	b3a0      	cbz	r0, 8016d1c <rcl_action_server_wait_set_get_entities_ready+0xb8>
 8016cb2:	b3c6      	cbz	r6, 8016d26 <rcl_action_server_wait_set_get_entities_ready+0xc2>
 8016cb4:	b3bf      	cbz	r7, 8016d26 <rcl_action_server_wait_set_get_entities_ready+0xc2>
 8016cb6:	9b06      	ldr	r3, [sp, #24]
 8016cb8:	b3ab      	cbz	r3, 8016d26 <rcl_action_server_wait_set_get_entities_ready+0xc2>
 8016cba:	9b07      	ldr	r3, [sp, #28]
 8016cbc:	b39b      	cbz	r3, 8016d26 <rcl_action_server_wait_set_get_entities_ready+0xc2>
 8016cbe:	6823      	ldr	r3, [r4, #0]
 8016cc0:	692a      	ldr	r2, [r5, #16]
 8016cc2:	6a2c      	ldr	r4, [r5, #32]
 8016cc4:	f8d3 11e0 	ldr.w	r1, [r3, #480]	@ 0x1e0
 8016cc8:	f8d3 51e8 	ldr.w	r5, [r3, #488]	@ 0x1e8
 8016ccc:	f854 0021 	ldr.w	r0, [r4, r1, lsl #2]
 8016cd0:	f852 2025 	ldr.w	r2, [r2, r5, lsl #2]
 8016cd4:	f8d3 11e4 	ldr.w	r1, [r3, #484]	@ 0x1e4
 8016cd8:	f8d3 51dc 	ldr.w	r5, [r3, #476]	@ 0x1dc
 8016cdc:	f854 1021 	ldr.w	r1, [r4, r1, lsl #2]
 8016ce0:	f854 4025 	ldr.w	r4, [r4, r5, lsl #2]
 8016ce4:	1ae4      	subs	r4, r4, r3
 8016ce6:	fab4 f484 	clz	r4, r4
 8016cea:	0964      	lsrs	r4, r4, #5
 8016cec:	7034      	strb	r4, [r6, #0]
 8016cee:	1d1c      	adds	r4, r3, #4
 8016cf0:	1b00      	subs	r0, r0, r4
 8016cf2:	fab0 f080 	clz	r0, r0
 8016cf6:	0940      	lsrs	r0, r0, #5
 8016cf8:	7038      	strb	r0, [r7, #0]
 8016cfa:	f103 0008 	add.w	r0, r3, #8
 8016cfe:	1a09      	subs	r1, r1, r0
 8016d00:	3314      	adds	r3, #20
 8016d02:	1ad3      	subs	r3, r2, r3
 8016d04:	fab1 f181 	clz	r1, r1
 8016d08:	9a06      	ldr	r2, [sp, #24]
 8016d0a:	0949      	lsrs	r1, r1, #5
 8016d0c:	7011      	strb	r1, [r2, #0]
 8016d0e:	fab3 f383 	clz	r3, r3
 8016d12:	9a07      	ldr	r2, [sp, #28]
 8016d14:	095b      	lsrs	r3, r3, #5
 8016d16:	2000      	movs	r0, #0
 8016d18:	7013      	strb	r3, [r2, #0]
 8016d1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016d1c:	f7f8 fc2c 	bl	800f578 <rcutils_reset_error>
 8016d20:	f241 0068 	movw	r0, #4200	@ 0x1068
 8016d24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016d26:	200b      	movs	r0, #11
 8016d28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016d2a:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8016d2e:	4770      	bx	lr

08016d30 <_execute_event_handler>:
 8016d30:	2002      	movs	r0, #2
 8016d32:	4770      	bx	lr

08016d34 <_cancel_goal_event_handler>:
 8016d34:	2003      	movs	r0, #3
 8016d36:	4770      	bx	lr

08016d38 <_succeed_event_handler>:
 8016d38:	2004      	movs	r0, #4
 8016d3a:	4770      	bx	lr

08016d3c <_abort_event_handler>:
 8016d3c:	2006      	movs	r0, #6
 8016d3e:	4770      	bx	lr

08016d40 <_canceled_event_handler>:
 8016d40:	2005      	movs	r0, #5
 8016d42:	4770      	bx	lr

08016d44 <rcl_action_transition_goal_state>:
 8016d44:	fa5f fc80 	uxtb.w	ip, r0
 8016d48:	f1bc 0f06 	cmp.w	ip, #6
 8016d4c:	d80c      	bhi.n	8016d68 <rcl_action_transition_goal_state+0x24>
 8016d4e:	2904      	cmp	r1, #4
 8016d50:	d80a      	bhi.n	8016d68 <rcl_action_transition_goal_state+0x24>
 8016d52:	eb00 0380 	add.w	r3, r0, r0, lsl #2
 8016d56:	b410      	push	{r4}
 8016d58:	440b      	add	r3, r1
 8016d5a:	4c06      	ldr	r4, [pc, #24]	@ (8016d74 <rcl_action_transition_goal_state+0x30>)
 8016d5c:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8016d60:	b123      	cbz	r3, 8016d6c <rcl_action_transition_goal_state+0x28>
 8016d62:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016d66:	4718      	bx	r3
 8016d68:	2000      	movs	r0, #0
 8016d6a:	4770      	bx	lr
 8016d6c:	2000      	movs	r0, #0
 8016d6e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016d72:	4770      	bx	lr
 8016d74:	080203e8 	.word	0x080203e8

08016d78 <rcl_action_get_zero_initialized_cancel_response>:
 8016d78:	b510      	push	{r4, lr}
 8016d7a:	4c07      	ldr	r4, [pc, #28]	@ (8016d98 <rcl_action_get_zero_initialized_cancel_response+0x20>)
 8016d7c:	4686      	mov	lr, r0
 8016d7e:	4684      	mov	ip, r0
 8016d80:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8016d82:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8016d86:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8016d88:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8016d8c:	6823      	ldr	r3, [r4, #0]
 8016d8e:	f8cc 3000 	str.w	r3, [ip]
 8016d92:	4670      	mov	r0, lr
 8016d94:	bd10      	pop	{r4, pc}
 8016d96:	bf00      	nop
 8016d98:	08020474 	.word	0x08020474

08016d9c <rclc_action_send_result_request>:
 8016d9c:	b1d0      	cbz	r0, 8016dd4 <rclc_action_send_result_request+0x38>
 8016d9e:	b500      	push	{lr}
 8016da0:	4684      	mov	ip, r0
 8016da2:	b087      	sub	sp, #28
 8016da4:	f8d0 0009 	ldr.w	r0, [r0, #9]
 8016da8:	f8dc 100d 	ldr.w	r1, [ip, #13]
 8016dac:	f8dc 2011 	ldr.w	r2, [ip, #17]
 8016db0:	f8dc 3015 	ldr.w	r3, [ip, #21]
 8016db4:	f10d 0e08 	add.w	lr, sp, #8
 8016db8:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8016dbc:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8016dc0:	f10c 0240 	add.w	r2, ip, #64	@ 0x40
 8016dc4:	a902      	add	r1, sp, #8
 8016dc6:	3010      	adds	r0, #16
 8016dc8:	f7ff fbfa 	bl	80165c0 <rcl_action_send_result_request>
 8016dcc:	b920      	cbnz	r0, 8016dd8 <rclc_action_send_result_request+0x3c>
 8016dce:	b007      	add	sp, #28
 8016dd0:	f85d fb04 	ldr.w	pc, [sp], #4
 8016dd4:	200b      	movs	r0, #11
 8016dd6:	4770      	bx	lr
 8016dd8:	9001      	str	r0, [sp, #4]
 8016dda:	f7f8 fbcd 	bl	800f578 <rcutils_reset_error>
 8016dde:	9801      	ldr	r0, [sp, #4]
 8016de0:	b007      	add	sp, #28
 8016de2:	f85d fb04 	ldr.w	pc, [sp], #4
 8016de6:	bf00      	nop

08016de8 <rclc_action_take_goal_handle>:
 8016de8:	4603      	mov	r3, r0
 8016dea:	b158      	cbz	r0, 8016e04 <rclc_action_take_goal_handle+0x1c>
 8016dec:	6880      	ldr	r0, [r0, #8]
 8016dee:	b148      	cbz	r0, 8016e04 <rclc_action_take_goal_handle+0x1c>
 8016df0:	6801      	ldr	r1, [r0, #0]
 8016df2:	6099      	str	r1, [r3, #8]
 8016df4:	2200      	movs	r2, #0
 8016df6:	7202      	strb	r2, [r0, #8]
 8016df8:	68d9      	ldr	r1, [r3, #12]
 8016dfa:	6001      	str	r1, [r0, #0]
 8016dfc:	6202      	str	r2, [r0, #32]
 8016dfe:	8482      	strh	r2, [r0, #36]	@ 0x24
 8016e00:	60d8      	str	r0, [r3, #12]
 8016e02:	4770      	bx	lr
 8016e04:	4770      	bx	lr
 8016e06:	bf00      	nop

08016e08 <rclc_action_remove_used_goal_handle>:
 8016e08:	b180      	cbz	r0, 8016e2c <rclc_action_remove_used_goal_handle+0x24>
 8016e0a:	b179      	cbz	r1, 8016e2c <rclc_action_remove_used_goal_handle+0x24>
 8016e0c:	68c3      	ldr	r3, [r0, #12]
 8016e0e:	4299      	cmp	r1, r3
 8016e10:	d00d      	beq.n	8016e2e <rclc_action_remove_used_goal_handle+0x26>
 8016e12:	b12b      	cbz	r3, 8016e20 <rclc_action_remove_used_goal_handle+0x18>
 8016e14:	681a      	ldr	r2, [r3, #0]
 8016e16:	4291      	cmp	r1, r2
 8016e18:	d003      	beq.n	8016e22 <rclc_action_remove_used_goal_handle+0x1a>
 8016e1a:	4613      	mov	r3, r2
 8016e1c:	2b00      	cmp	r3, #0
 8016e1e:	d1f9      	bne.n	8016e14 <rclc_action_remove_used_goal_handle+0xc>
 8016e20:	4770      	bx	lr
 8016e22:	680a      	ldr	r2, [r1, #0]
 8016e24:	601a      	str	r2, [r3, #0]
 8016e26:	6883      	ldr	r3, [r0, #8]
 8016e28:	600b      	str	r3, [r1, #0]
 8016e2a:	6081      	str	r1, [r0, #8]
 8016e2c:	4770      	bx	lr
 8016e2e:	680b      	ldr	r3, [r1, #0]
 8016e30:	60c3      	str	r3, [r0, #12]
 8016e32:	e7f8      	b.n	8016e26 <rclc_action_remove_used_goal_handle+0x1e>

08016e34 <rclc_action_find_goal_handle_by_uuid>:
 8016e34:	b538      	push	{r3, r4, r5, lr}
 8016e36:	b180      	cbz	r0, 8016e5a <rclc_action_find_goal_handle_by_uuid+0x26>
 8016e38:	460d      	mov	r5, r1
 8016e3a:	b181      	cbz	r1, 8016e5e <rclc_action_find_goal_handle_by_uuid+0x2a>
 8016e3c:	68c4      	ldr	r4, [r0, #12]
 8016e3e:	b914      	cbnz	r4, 8016e46 <rclc_action_find_goal_handle_by_uuid+0x12>
 8016e40:	e009      	b.n	8016e56 <rclc_action_find_goal_handle_by_uuid+0x22>
 8016e42:	6824      	ldr	r4, [r4, #0]
 8016e44:	b13c      	cbz	r4, 8016e56 <rclc_action_find_goal_handle_by_uuid+0x22>
 8016e46:	2210      	movs	r2, #16
 8016e48:	4629      	mov	r1, r5
 8016e4a:	f104 0009 	add.w	r0, r4, #9
 8016e4e:	f005 fec1 	bl	801cbd4 <memcmp>
 8016e52:	2800      	cmp	r0, #0
 8016e54:	d1f5      	bne.n	8016e42 <rclc_action_find_goal_handle_by_uuid+0xe>
 8016e56:	4620      	mov	r0, r4
 8016e58:	bd38      	pop	{r3, r4, r5, pc}
 8016e5a:	4604      	mov	r4, r0
 8016e5c:	e7fb      	b.n	8016e56 <rclc_action_find_goal_handle_by_uuid+0x22>
 8016e5e:	460c      	mov	r4, r1
 8016e60:	e7f9      	b.n	8016e56 <rclc_action_find_goal_handle_by_uuid+0x22>
 8016e62:	bf00      	nop

08016e64 <rclc_action_find_first_handle_by_status>:
 8016e64:	b140      	cbz	r0, 8016e78 <rclc_action_find_first_handle_by_status+0x14>
 8016e66:	68c0      	ldr	r0, [r0, #12]
 8016e68:	b910      	cbnz	r0, 8016e70 <rclc_action_find_first_handle_by_status+0xc>
 8016e6a:	e005      	b.n	8016e78 <rclc_action_find_first_handle_by_status+0x14>
 8016e6c:	6800      	ldr	r0, [r0, #0]
 8016e6e:	b118      	cbz	r0, 8016e78 <rclc_action_find_first_handle_by_status+0x14>
 8016e70:	f990 3008 	ldrsb.w	r3, [r0, #8]
 8016e74:	428b      	cmp	r3, r1
 8016e76:	d1f9      	bne.n	8016e6c <rclc_action_find_first_handle_by_status+0x8>
 8016e78:	4770      	bx	lr
 8016e7a:	bf00      	nop

08016e7c <rclc_action_find_first_terminated_handle>:
 8016e7c:	b140      	cbz	r0, 8016e90 <rclc_action_find_first_terminated_handle+0x14>
 8016e7e:	68c0      	ldr	r0, [r0, #12]
 8016e80:	b910      	cbnz	r0, 8016e88 <rclc_action_find_first_terminated_handle+0xc>
 8016e82:	e005      	b.n	8016e90 <rclc_action_find_first_terminated_handle+0x14>
 8016e84:	6800      	ldr	r0, [r0, #0]
 8016e86:	b118      	cbz	r0, 8016e90 <rclc_action_find_first_terminated_handle+0x14>
 8016e88:	f990 3008 	ldrsb.w	r3, [r0, #8]
 8016e8c:	2b03      	cmp	r3, #3
 8016e8e:	ddf9      	ble.n	8016e84 <rclc_action_find_first_terminated_handle+0x8>
 8016e90:	4770      	bx	lr
 8016e92:	bf00      	nop

08016e94 <rclc_action_find_handle_by_goal_request_sequence_number>:
 8016e94:	b170      	cbz	r0, 8016eb4 <rclc_action_find_handle_by_goal_request_sequence_number+0x20>
 8016e96:	68c0      	ldr	r0, [r0, #12]
 8016e98:	b160      	cbz	r0, 8016eb4 <rclc_action_find_handle_by_goal_request_sequence_number+0x20>
 8016e9a:	b410      	push	{r4}
 8016e9c:	e001      	b.n	8016ea2 <rclc_action_find_handle_by_goal_request_sequence_number+0xe>
 8016e9e:	6800      	ldr	r0, [r0, #0]
 8016ea0:	b128      	cbz	r0, 8016eae <rclc_action_find_handle_by_goal_request_sequence_number+0x1a>
 8016ea2:	e9d0 410a 	ldrd	r4, r1, [r0, #40]	@ 0x28
 8016ea6:	4299      	cmp	r1, r3
 8016ea8:	bf08      	it	eq
 8016eaa:	4294      	cmpeq	r4, r2
 8016eac:	d1f7      	bne.n	8016e9e <rclc_action_find_handle_by_goal_request_sequence_number+0xa>
 8016eae:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016eb2:	4770      	bx	lr
 8016eb4:	4770      	bx	lr
 8016eb6:	bf00      	nop

08016eb8 <rclc_action_find_handle_by_result_request_sequence_number>:
 8016eb8:	b170      	cbz	r0, 8016ed8 <rclc_action_find_handle_by_result_request_sequence_number+0x20>
 8016eba:	68c0      	ldr	r0, [r0, #12]
 8016ebc:	b160      	cbz	r0, 8016ed8 <rclc_action_find_handle_by_result_request_sequence_number+0x20>
 8016ebe:	b410      	push	{r4}
 8016ec0:	e001      	b.n	8016ec6 <rclc_action_find_handle_by_result_request_sequence_number+0xe>
 8016ec2:	6800      	ldr	r0, [r0, #0]
 8016ec4:	b128      	cbz	r0, 8016ed2 <rclc_action_find_handle_by_result_request_sequence_number+0x1a>
 8016ec6:	e9d0 4110 	ldrd	r4, r1, [r0, #64]	@ 0x40
 8016eca:	4299      	cmp	r1, r3
 8016ecc:	bf08      	it	eq
 8016ece:	4294      	cmpeq	r4, r2
 8016ed0:	d1f7      	bne.n	8016ec2 <rclc_action_find_handle_by_result_request_sequence_number+0xa>
 8016ed2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016ed6:	4770      	bx	lr
 8016ed8:	4770      	bx	lr
 8016eda:	bf00      	nop

08016edc <rclc_action_find_handle_by_cancel_request_sequence_number>:
 8016edc:	b170      	cbz	r0, 8016efc <rclc_action_find_handle_by_cancel_request_sequence_number+0x20>
 8016ede:	68c0      	ldr	r0, [r0, #12]
 8016ee0:	b160      	cbz	r0, 8016efc <rclc_action_find_handle_by_cancel_request_sequence_number+0x20>
 8016ee2:	b410      	push	{r4}
 8016ee4:	e001      	b.n	8016eea <rclc_action_find_handle_by_cancel_request_sequence_number+0xe>
 8016ee6:	6800      	ldr	r0, [r0, #0]
 8016ee8:	b128      	cbz	r0, 8016ef6 <rclc_action_find_handle_by_cancel_request_sequence_number+0x1a>
 8016eea:	e9d0 4116 	ldrd	r4, r1, [r0, #88]	@ 0x58
 8016eee:	4299      	cmp	r1, r3
 8016ef0:	bf08      	it	eq
 8016ef2:	4294      	cmpeq	r4, r2
 8016ef4:	d1f7      	bne.n	8016ee6 <rclc_action_find_handle_by_cancel_request_sequence_number+0xa>
 8016ef6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016efa:	4770      	bx	lr
 8016efc:	4770      	bx	lr
 8016efe:	bf00      	nop

08016f00 <rclc_action_find_first_handle_with_goal_response>:
 8016f00:	b140      	cbz	r0, 8016f14 <rclc_action_find_first_handle_with_goal_response+0x14>
 8016f02:	68c0      	ldr	r0, [r0, #12]
 8016f04:	b910      	cbnz	r0, 8016f0c <rclc_action_find_first_handle_with_goal_response+0xc>
 8016f06:	e005      	b.n	8016f14 <rclc_action_find_first_handle_with_goal_response+0x14>
 8016f08:	6800      	ldr	r0, [r0, #0]
 8016f0a:	b118      	cbz	r0, 8016f14 <rclc_action_find_first_handle_with_goal_response+0x14>
 8016f0c:	f890 3020 	ldrb.w	r3, [r0, #32]
 8016f10:	2b00      	cmp	r3, #0
 8016f12:	d0f9      	beq.n	8016f08 <rclc_action_find_first_handle_with_goal_response+0x8>
 8016f14:	4770      	bx	lr
 8016f16:	bf00      	nop

08016f18 <rclc_action_find_first_handle_with_result_response>:
 8016f18:	b140      	cbz	r0, 8016f2c <rclc_action_find_first_handle_with_result_response+0x14>
 8016f1a:	68c0      	ldr	r0, [r0, #12]
 8016f1c:	b910      	cbnz	r0, 8016f24 <rclc_action_find_first_handle_with_result_response+0xc>
 8016f1e:	e005      	b.n	8016f2c <rclc_action_find_first_handle_with_result_response+0x14>
 8016f20:	6800      	ldr	r0, [r0, #0]
 8016f22:	b118      	cbz	r0, 8016f2c <rclc_action_find_first_handle_with_result_response+0x14>
 8016f24:	f890 3023 	ldrb.w	r3, [r0, #35]	@ 0x23
 8016f28:	2b00      	cmp	r3, #0
 8016f2a:	d0f9      	beq.n	8016f20 <rclc_action_find_first_handle_with_result_response+0x8>
 8016f2c:	4770      	bx	lr
 8016f2e:	bf00      	nop

08016f30 <rclc_action_server_response_goal_request>:
 8016f30:	b198      	cbz	r0, 8016f5a <rclc_action_server_response_goal_request+0x2a>
 8016f32:	b510      	push	{r4, lr}
 8016f34:	6844      	ldr	r4, [r0, #4]
 8016f36:	b086      	sub	sp, #24
 8016f38:	2200      	movs	r2, #0
 8016f3a:	e9cd 2203 	strd	r2, r2, [sp, #12]
 8016f3e:	460b      	mov	r3, r1
 8016f40:	9205      	str	r2, [sp, #20]
 8016f42:	f100 0128 	add.w	r1, r0, #40	@ 0x28
 8016f46:	aa03      	add	r2, sp, #12
 8016f48:	f104 0010 	add.w	r0, r4, #16
 8016f4c:	f88d 300c 	strb.w	r3, [sp, #12]
 8016f50:	f7ff fd52 	bl	80169f8 <rcl_action_send_goal_response>
 8016f54:	b918      	cbnz	r0, 8016f5e <rclc_action_server_response_goal_request+0x2e>
 8016f56:	b006      	add	sp, #24
 8016f58:	bd10      	pop	{r4, pc}
 8016f5a:	200b      	movs	r0, #11
 8016f5c:	4770      	bx	lr
 8016f5e:	9001      	str	r0, [sp, #4]
 8016f60:	f7f8 fb0a 	bl	800f578 <rcutils_reset_error>
 8016f64:	9801      	ldr	r0, [sp, #4]
 8016f66:	b006      	add	sp, #24
 8016f68:	bd10      	pop	{r4, pc}
 8016f6a:	bf00      	nop
 8016f6c:	0000      	movs	r0, r0
	...

08016f70 <rclc_action_server_goal_cancel_accept>:
 8016f70:	b310      	cbz	r0, 8016fb8 <rclc_action_server_goal_cancel_accept+0x48>
 8016f72:	b510      	push	{r4, lr}
 8016f74:	b090      	sub	sp, #64	@ 0x40
 8016f76:	4604      	mov	r4, r0
 8016f78:	a806      	add	r0, sp, #24
 8016f7a:	f7ff fefd 	bl	8016d78 <rcl_action_get_zero_initialized_cancel_response>
 8016f7e:	2300      	movs	r3, #0
 8016f80:	f8d4 0009 	ldr.w	r0, [r4, #9]
 8016f84:	f8d4 100d 	ldr.w	r1, [r4, #13]
 8016f88:	f8d4 2011 	ldr.w	r2, [r4, #17]
 8016f8c:	f88d 3018 	strb.w	r3, [sp, #24]
 8016f90:	f8d4 3015 	ldr.w	r3, [r4, #21]
 8016f94:	f8cd d01c 	str.w	sp, [sp, #28]
 8016f98:	46ec      	mov	ip, sp
 8016f9a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8016f9e:	ed9f 7b08 	vldr	d7, [pc, #32]	@ 8016fc0 <rclc_action_server_goal_cancel_accept+0x50>
 8016fa2:	6860      	ldr	r0, [r4, #4]
 8016fa4:	aa06      	add	r2, sp, #24
 8016fa6:	f104 0158 	add.w	r1, r4, #88	@ 0x58
 8016faa:	3010      	adds	r0, #16
 8016fac:	ed8d 7b08 	vstr	d7, [sp, #32]
 8016fb0:	f7ff fdd2 	bl	8016b58 <rcl_action_send_cancel_response>
 8016fb4:	b010      	add	sp, #64	@ 0x40
 8016fb6:	bd10      	pop	{r4, pc}
 8016fb8:	200b      	movs	r0, #11
 8016fba:	4770      	bx	lr
 8016fbc:	f3af 8000 	nop.w
 8016fc0:	00000001 	.word	0x00000001
 8016fc4:	00000001 	.word	0x00000001

08016fc8 <rclc_action_server_goal_cancel_reject>:
 8016fc8:	b082      	sub	sp, #8
 8016fca:	b530      	push	{r4, r5, lr}
 8016fcc:	b08b      	sub	sp, #44	@ 0x2c
 8016fce:	ac0e      	add	r4, sp, #56	@ 0x38
 8016fd0:	e884 000c 	stmia.w	r4, {r2, r3}
 8016fd4:	b188      	cbz	r0, 8016ffa <rclc_action_server_goal_cancel_reject+0x32>
 8016fd6:	4604      	mov	r4, r0
 8016fd8:	a801      	add	r0, sp, #4
 8016fda:	460d      	mov	r5, r1
 8016fdc:	f7ff fecc 	bl	8016d78 <rcl_action_get_zero_initialized_cancel_response>
 8016fe0:	aa01      	add	r2, sp, #4
 8016fe2:	a90e      	add	r1, sp, #56	@ 0x38
 8016fe4:	f104 0010 	add.w	r0, r4, #16
 8016fe8:	f88d 5004 	strb.w	r5, [sp, #4]
 8016fec:	f7ff fdb4 	bl	8016b58 <rcl_action_send_cancel_response>
 8016ff0:	b00b      	add	sp, #44	@ 0x2c
 8016ff2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8016ff6:	b002      	add	sp, #8
 8016ff8:	4770      	bx	lr
 8016ffa:	200b      	movs	r0, #11
 8016ffc:	b00b      	add	sp, #44	@ 0x2c
 8016ffe:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8017002:	b002      	add	sp, #8
 8017004:	4770      	bx	lr
 8017006:	bf00      	nop

08017008 <__atomic_load_8>:
 8017008:	ea80 4110 	eor.w	r1, r0, r0, lsr #16
 801700c:	f081 013d 	eor.w	r1, r1, #61	@ 0x3d
 8017010:	4a15      	ldr	r2, [pc, #84]	@ (8017068 <__atomic_load_8+0x60>)
 8017012:	4b16      	ldr	r3, [pc, #88]	@ (801706c <__atomic_load_8+0x64>)
 8017014:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8017018:	ea81 1111 	eor.w	r1, r1, r1, lsr #4
 801701c:	fb02 f101 	mul.w	r1, r2, r1
 8017020:	ea81 31d1 	eor.w	r1, r1, r1, lsr #15
 8017024:	fba3 2301 	umull	r2, r3, r3, r1
 8017028:	091b      	lsrs	r3, r3, #4
 801702a:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 801702e:	ebc3 03c2 	rsb	r3, r3, r2, lsl #3
 8017032:	b4f0      	push	{r4, r5, r6, r7}
 8017034:	4d0e      	ldr	r5, [pc, #56]	@ (8017070 <__atomic_load_8+0x68>)
 8017036:	1ac9      	subs	r1, r1, r3
 8017038:	194a      	adds	r2, r1, r5
 801703a:	f04f 0c01 	mov.w	ip, #1
 801703e:	e8d2 3f4f 	ldrexb	r3, [r2]
 8017042:	e8c2 cf44 	strexb	r4, ip, [r2]
 8017046:	2c00      	cmp	r4, #0
 8017048:	d1f9      	bne.n	801703e <__atomic_load_8+0x36>
 801704a:	f3bf 8f5b 	dmb	ish
 801704e:	b2dc      	uxtb	r4, r3
 8017050:	2c00      	cmp	r4, #0
 8017052:	d1f4      	bne.n	801703e <__atomic_load_8+0x36>
 8017054:	e9d0 6700 	ldrd	r6, r7, [r0]
 8017058:	f3bf 8f5b 	dmb	ish
 801705c:	546b      	strb	r3, [r5, r1]
 801705e:	4630      	mov	r0, r6
 8017060:	4639      	mov	r1, r7
 8017062:	bcf0      	pop	{r4, r5, r6, r7}
 8017064:	4770      	bx	lr
 8017066:	bf00      	nop
 8017068:	27d4eb2d 	.word	0x27d4eb2d
 801706c:	b21642c9 	.word	0xb21642c9
 8017070:	200111dc 	.word	0x200111dc

08017074 <__atomic_store_8>:
 8017074:	ea80 4110 	eor.w	r1, r0, r0, lsr #16
 8017078:	f081 013d 	eor.w	r1, r1, #61	@ 0x3d
 801707c:	b570      	push	{r4, r5, r6, lr}
 801707e:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8017082:	4c14      	ldr	r4, [pc, #80]	@ (80170d4 <__atomic_store_8+0x60>)
 8017084:	4e14      	ldr	r6, [pc, #80]	@ (80170d8 <__atomic_store_8+0x64>)
 8017086:	ea81 1111 	eor.w	r1, r1, r1, lsr #4
 801708a:	fb04 f101 	mul.w	r1, r4, r1
 801708e:	4c13      	ldr	r4, [pc, #76]	@ (80170dc <__atomic_store_8+0x68>)
 8017090:	ea81 31d1 	eor.w	r1, r1, r1, lsr #15
 8017094:	fba4 5401 	umull	r5, r4, r4, r1
 8017098:	0924      	lsrs	r4, r4, #4
 801709a:	eb04 0544 	add.w	r5, r4, r4, lsl #1
 801709e:	ebc4 04c5 	rsb	r4, r4, r5, lsl #3
 80170a2:	eba1 0e04 	sub.w	lr, r1, r4
 80170a6:	f04f 0501 	mov.w	r5, #1
 80170aa:	eb0e 0c06 	add.w	ip, lr, r6
 80170ae:	e8dc 1f4f 	ldrexb	r1, [ip]
 80170b2:	e8cc 5f44 	strexb	r4, r5, [ip]
 80170b6:	2c00      	cmp	r4, #0
 80170b8:	d1f9      	bne.n	80170ae <__atomic_store_8+0x3a>
 80170ba:	f3bf 8f5b 	dmb	ish
 80170be:	b2cc      	uxtb	r4, r1
 80170c0:	2c00      	cmp	r4, #0
 80170c2:	d1f4      	bne.n	80170ae <__atomic_store_8+0x3a>
 80170c4:	e9c0 2300 	strd	r2, r3, [r0]
 80170c8:	f3bf 8f5b 	dmb	ish
 80170cc:	f806 100e 	strb.w	r1, [r6, lr]
 80170d0:	bd70      	pop	{r4, r5, r6, pc}
 80170d2:	bf00      	nop
 80170d4:	27d4eb2d 	.word	0x27d4eb2d
 80170d8:	200111dc 	.word	0x200111dc
 80170dc:	b21642c9 	.word	0xb21642c9

080170e0 <__atomic_exchange_8>:
 80170e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80170e2:	ea80 4e10 	eor.w	lr, r0, r0, lsr #16
 80170e6:	f08e 0e3d 	eor.w	lr, lr, #61	@ 0x3d
 80170ea:	4917      	ldr	r1, [pc, #92]	@ (8017148 <__atomic_exchange_8+0x68>)
 80170ec:	4f17      	ldr	r7, [pc, #92]	@ (801714c <__atomic_exchange_8+0x6c>)
 80170ee:	eb0e 0ece 	add.w	lr, lr, lr, lsl #3
 80170f2:	ea8e 1e1e 	eor.w	lr, lr, lr, lsr #4
 80170f6:	fb01 fe0e 	mul.w	lr, r1, lr
 80170fa:	4915      	ldr	r1, [pc, #84]	@ (8017150 <__atomic_exchange_8+0x70>)
 80170fc:	ea8e 3ede 	eor.w	lr, lr, lr, lsr #15
 8017100:	4606      	mov	r6, r0
 8017102:	fba1 010e 	umull	r0, r1, r1, lr
 8017106:	0909      	lsrs	r1, r1, #4
 8017108:	eb01 0041 	add.w	r0, r1, r1, lsl #1
 801710c:	ebc1 01c0 	rsb	r1, r1, r0, lsl #3
 8017110:	ebae 0e01 	sub.w	lr, lr, r1
 8017114:	f04f 0501 	mov.w	r5, #1
 8017118:	eb0e 0107 	add.w	r1, lr, r7
 801711c:	e8d1 cf4f 	ldrexb	ip, [r1]
 8017120:	e8c1 5f40 	strexb	r0, r5, [r1]
 8017124:	2800      	cmp	r0, #0
 8017126:	d1f9      	bne.n	801711c <__atomic_exchange_8+0x3c>
 8017128:	f3bf 8f5b 	dmb	ish
 801712c:	fa5f f48c 	uxtb.w	r4, ip
 8017130:	2c00      	cmp	r4, #0
 8017132:	d1f3      	bne.n	801711c <__atomic_exchange_8+0x3c>
 8017134:	e9d6 0100 	ldrd	r0, r1, [r6]
 8017138:	e9c6 2300 	strd	r2, r3, [r6]
 801713c:	f3bf 8f5b 	dmb	ish
 8017140:	f807 c00e 	strb.w	ip, [r7, lr]
 8017144:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017146:	bf00      	nop
 8017148:	27d4eb2d 	.word	0x27d4eb2d
 801714c:	200111dc 	.word	0x200111dc
 8017150:	b21642c9 	.word	0xb21642c9

08017154 <rcutils_get_env>:
 8017154:	b150      	cbz	r0, 801716c <rcutils_get_env+0x18>
 8017156:	b510      	push	{r4, lr}
 8017158:	460c      	mov	r4, r1
 801715a:	b909      	cbnz	r1, 8017160 <rcutils_get_env+0xc>
 801715c:	4806      	ldr	r0, [pc, #24]	@ (8017178 <rcutils_get_env+0x24>)
 801715e:	bd10      	pop	{r4, pc}
 8017160:	f005 f842 	bl	801c1e8 <getenv>
 8017164:	b120      	cbz	r0, 8017170 <rcutils_get_env+0x1c>
 8017166:	6020      	str	r0, [r4, #0]
 8017168:	2000      	movs	r0, #0
 801716a:	bd10      	pop	{r4, pc}
 801716c:	4803      	ldr	r0, [pc, #12]	@ (801717c <rcutils_get_env+0x28>)
 801716e:	4770      	bx	lr
 8017170:	4b03      	ldr	r3, [pc, #12]	@ (8017180 <rcutils_get_env+0x2c>)
 8017172:	6023      	str	r3, [r4, #0]
 8017174:	e7f8      	b.n	8017168 <rcutils_get_env+0x14>
 8017176:	bf00      	nop
 8017178:	0801f968 	.word	0x0801f968
 801717c:	0801f94c 	.word	0x0801f94c
 8017180:	0801fccc 	.word	0x0801fccc

08017184 <rcutils_format_string_limit>:
 8017184:	b40f      	push	{r0, r1, r2, r3}
 8017186:	b5f0      	push	{r4, r5, r6, r7, lr}
 8017188:	b083      	sub	sp, #12
 801718a:	ac08      	add	r4, sp, #32
 801718c:	9e0e      	ldr	r6, [sp, #56]	@ 0x38
 801718e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8017192:	b376      	cbz	r6, 80171f2 <rcutils_format_string_limit+0x6e>
 8017194:	4620      	mov	r0, r4
 8017196:	f7f8 f9c3 	bl	800f520 <rcutils_allocator_is_valid>
 801719a:	b350      	cbz	r0, 80171f2 <rcutils_format_string_limit+0x6e>
 801719c:	2100      	movs	r1, #0
 801719e:	ab0f      	add	r3, sp, #60	@ 0x3c
 80171a0:	4632      	mov	r2, r6
 80171a2:	4608      	mov	r0, r1
 80171a4:	e9cd 3300 	strd	r3, r3, [sp]
 80171a8:	f000 f8f8 	bl	801739c <rcutils_vsnprintf>
 80171ac:	1c43      	adds	r3, r0, #1
 80171ae:	4605      	mov	r5, r0
 80171b0:	d01f      	beq.n	80171f2 <rcutils_format_string_limit+0x6e>
 80171b2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80171b4:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80171b6:	1c47      	adds	r7, r0, #1
 80171b8:	429f      	cmp	r7, r3
 80171ba:	bf84      	itt	hi
 80171bc:	461f      	movhi	r7, r3
 80171be:	f103 35ff 	addhi.w	r5, r3, #4294967295	@ 0xffffffff
 80171c2:	4638      	mov	r0, r7
 80171c4:	9b08      	ldr	r3, [sp, #32]
 80171c6:	4798      	blx	r3
 80171c8:	4604      	mov	r4, r0
 80171ca:	b190      	cbz	r0, 80171f2 <rcutils_format_string_limit+0x6e>
 80171cc:	9b01      	ldr	r3, [sp, #4]
 80171ce:	4632      	mov	r2, r6
 80171d0:	4639      	mov	r1, r7
 80171d2:	f000 f8e3 	bl	801739c <rcutils_vsnprintf>
 80171d6:	2800      	cmp	r0, #0
 80171d8:	db07      	blt.n	80171ea <rcutils_format_string_limit+0x66>
 80171da:	2300      	movs	r3, #0
 80171dc:	5563      	strb	r3, [r4, r5]
 80171de:	4620      	mov	r0, r4
 80171e0:	b003      	add	sp, #12
 80171e2:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 80171e6:	b004      	add	sp, #16
 80171e8:	4770      	bx	lr
 80171ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80171ec:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80171ee:	4620      	mov	r0, r4
 80171f0:	4798      	blx	r3
 80171f2:	2400      	movs	r4, #0
 80171f4:	e7f3      	b.n	80171de <rcutils_format_string_limit+0x5a>
 80171f6:	bf00      	nop

080171f8 <rcutils_repl_str>:
 80171f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80171fc:	4699      	mov	r9, r3
 80171fe:	b089      	sub	sp, #36	@ 0x24
 8017200:	4603      	mov	r3, r0
 8017202:	4648      	mov	r0, r9
 8017204:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8017208:	4698      	mov	r8, r3
 801720a:	9300      	str	r3, [sp, #0]
 801720c:	460c      	mov	r4, r1
 801720e:	f7f8 f987 	bl	800f520 <rcutils_allocator_is_valid>
 8017212:	2800      	cmp	r0, #0
 8017214:	f000 80a3 	beq.w	801735e <rcutils_repl_str+0x166>
 8017218:	4620      	mov	r0, r4
 801721a:	f7e9 f841 	bl	80002a0 <strlen>
 801721e:	f04f 0a00 	mov.w	sl, #0
 8017222:	f8d9 b010 	ldr.w	fp, [r9, #16]
 8017226:	9001      	str	r0, [sp, #4]
 8017228:	4657      	mov	r7, sl
 801722a:	4655      	mov	r5, sl
 801722c:	2610      	movs	r6, #16
 801722e:	e01e      	b.n	801726e <rcutils_repl_str+0x76>
 8017230:	3501      	adds	r5, #1
 8017232:	45aa      	cmp	sl, r5
 8017234:	d212      	bcs.n	801725c <rcutils_repl_str+0x64>
 8017236:	44b2      	add	sl, r6
 8017238:	f8d9 3008 	ldr.w	r3, [r9, #8]
 801723c:	ea4f 018a 	mov.w	r1, sl, lsl #2
 8017240:	4798      	blx	r3
 8017242:	2800      	cmp	r0, #0
 8017244:	f000 8088 	beq.w	8017358 <rcutils_repl_str+0x160>
 8017248:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 801724c:	f5b6 1f80 	cmp.w	r6, #1048576	@ 0x100000
 8017250:	f8d9 b010 	ldr.w	fp, [r9, #16]
 8017254:	4607      	mov	r7, r0
 8017256:	bf28      	it	cs
 8017258:	f44f 1680 	movcs.w	r6, #1048576	@ 0x100000
 801725c:	9a00      	ldr	r2, [sp, #0]
 801725e:	eb07 0385 	add.w	r3, r7, r5, lsl #2
 8017262:	1aa2      	subs	r2, r4, r2
 8017264:	f843 2c04 	str.w	r2, [r3, #-4]
 8017268:	9b01      	ldr	r3, [sp, #4]
 801726a:	eb04 0803 	add.w	r8, r4, r3
 801726e:	9902      	ldr	r1, [sp, #8]
 8017270:	4640      	mov	r0, r8
 8017272:	f005 fd13 	bl	801cc9c <strstr>
 8017276:	4604      	mov	r4, r0
 8017278:	465a      	mov	r2, fp
 801727a:	4638      	mov	r0, r7
 801727c:	2c00      	cmp	r4, #0
 801727e:	d1d7      	bne.n	8017230 <rcutils_repl_str+0x38>
 8017280:	4640      	mov	r0, r8
 8017282:	f7e9 f80d 	bl	80002a0 <strlen>
 8017286:	9b00      	ldr	r3, [sp, #0]
 8017288:	eba8 0803 	sub.w	r8, r8, r3
 801728c:	eb08 0300 	add.w	r3, r8, r0
 8017290:	9304      	str	r3, [sp, #16]
 8017292:	f8d9 8000 	ldr.w	r8, [r9]
 8017296:	2d00      	cmp	r5, #0
 8017298:	d03f      	beq.n	801731a <rcutils_repl_str+0x122>
 801729a:	9803      	ldr	r0, [sp, #12]
 801729c:	f7e9 f800 	bl	80002a0 <strlen>
 80172a0:	4606      	mov	r6, r0
 80172a2:	9801      	ldr	r0, [sp, #4]
 80172a4:	9a04      	ldr	r2, [sp, #16]
 80172a6:	1a33      	subs	r3, r6, r0
 80172a8:	fb05 2a03 	mla	sl, r5, r3, r2
 80172ac:	4659      	mov	r1, fp
 80172ae:	f10a 0001 	add.w	r0, sl, #1
 80172b2:	47c0      	blx	r8
 80172b4:	4683      	mov	fp, r0
 80172b6:	2800      	cmp	r0, #0
 80172b8:	d04e      	beq.n	8017358 <rcutils_repl_str+0x160>
 80172ba:	683a      	ldr	r2, [r7, #0]
 80172bc:	9900      	ldr	r1, [sp, #0]
 80172be:	f005 fdec 	bl	801ce9a <memcpy>
 80172c2:	683b      	ldr	r3, [r7, #0]
 80172c4:	9706      	str	r7, [sp, #24]
 80172c6:	1e6a      	subs	r2, r5, #1
 80172c8:	445b      	add	r3, fp
 80172ca:	46a8      	mov	r8, r5
 80172cc:	9202      	str	r2, [sp, #8]
 80172ce:	4625      	mov	r5, r4
 80172d0:	f8cd 901c 	str.w	r9, [sp, #28]
 80172d4:	461c      	mov	r4, r3
 80172d6:	9903      	ldr	r1, [sp, #12]
 80172d8:	4632      	mov	r2, r6
 80172da:	4620      	mov	r0, r4
 80172dc:	f005 fddd 	bl	801ce9a <memcpy>
 80172e0:	9b01      	ldr	r3, [sp, #4]
 80172e2:	f857 2b04 	ldr.w	r2, [r7], #4
 80172e6:	eb02 0c03 	add.w	ip, r2, r3
 80172ea:	9b00      	ldr	r3, [sp, #0]
 80172ec:	eb03 010c 	add.w	r1, r3, ip
 80172f0:	9b02      	ldr	r3, [sp, #8]
 80172f2:	4434      	add	r4, r6
 80172f4:	429d      	cmp	r5, r3
 80172f6:	4620      	mov	r0, r4
 80172f8:	d022      	beq.n	8017340 <rcutils_repl_str+0x148>
 80172fa:	683a      	ldr	r2, [r7, #0]
 80172fc:	eba2 090c 	sub.w	r9, r2, ip
 8017300:	464a      	mov	r2, r9
 8017302:	3501      	adds	r5, #1
 8017304:	f005 fdc9 	bl	801ce9a <memcpy>
 8017308:	45a8      	cmp	r8, r5
 801730a:	444c      	add	r4, r9
 801730c:	d1e3      	bne.n	80172d6 <rcutils_repl_str+0xde>
 801730e:	2300      	movs	r3, #0
 8017310:	e9dd 7906 	ldrd	r7, r9, [sp, #24]
 8017314:	f80b 300a 	strb.w	r3, [fp, sl]
 8017318:	e008      	b.n	801732c <rcutils_repl_str+0x134>
 801731a:	4618      	mov	r0, r3
 801731c:	4659      	mov	r1, fp
 801731e:	3001      	adds	r0, #1
 8017320:	47c0      	blx	r8
 8017322:	4683      	mov	fp, r0
 8017324:	b110      	cbz	r0, 801732c <rcutils_repl_str+0x134>
 8017326:	9900      	ldr	r1, [sp, #0]
 8017328:	f005 fdaf 	bl	801ce8a <strcpy>
 801732c:	4638      	mov	r0, r7
 801732e:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8017332:	f8d9 1010 	ldr.w	r1, [r9, #16]
 8017336:	4798      	blx	r3
 8017338:	4658      	mov	r0, fp
 801733a:	b009      	add	sp, #36	@ 0x24
 801733c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017340:	9b04      	ldr	r3, [sp, #16]
 8017342:	eba3 020c 	sub.w	r2, r3, ip
 8017346:	9205      	str	r2, [sp, #20]
 8017348:	3501      	adds	r5, #1
 801734a:	f005 fda6 	bl	801ce9a <memcpy>
 801734e:	9a05      	ldr	r2, [sp, #20]
 8017350:	45a8      	cmp	r8, r5
 8017352:	4414      	add	r4, r2
 8017354:	d1bf      	bne.n	80172d6 <rcutils_repl_str+0xde>
 8017356:	e7da      	b.n	801730e <rcutils_repl_str+0x116>
 8017358:	f04f 0b00 	mov.w	fp, #0
 801735c:	e7e6      	b.n	801732c <rcutils_repl_str+0x134>
 801735e:	4683      	mov	fp, r0
 8017360:	4658      	mov	r0, fp
 8017362:	b009      	add	sp, #36	@ 0x24
 8017364:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08017368 <rcutils_snprintf>:
 8017368:	b40c      	push	{r2, r3}
 801736a:	b530      	push	{r4, r5, lr}
 801736c:	b083      	sub	sp, #12
 801736e:	ab06      	add	r3, sp, #24
 8017370:	f853 2b04 	ldr.w	r2, [r3], #4
 8017374:	9301      	str	r3, [sp, #4]
 8017376:	b152      	cbz	r2, 801738e <rcutils_snprintf+0x26>
 8017378:	b138      	cbz	r0, 801738a <rcutils_snprintf+0x22>
 801737a:	b141      	cbz	r1, 801738e <rcutils_snprintf+0x26>
 801737c:	f005 fb88 	bl	801ca90 <vsniprintf>
 8017380:	b003      	add	sp, #12
 8017382:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8017386:	b002      	add	sp, #8
 8017388:	4770      	bx	lr
 801738a:	2900      	cmp	r1, #0
 801738c:	d0f6      	beq.n	801737c <rcutils_snprintf+0x14>
 801738e:	f005 fd4f 	bl	801ce30 <__errno>
 8017392:	2316      	movs	r3, #22
 8017394:	6003      	str	r3, [r0, #0]
 8017396:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801739a:	e7f1      	b.n	8017380 <rcutils_snprintf+0x18>

0801739c <rcutils_vsnprintf>:
 801739c:	b570      	push	{r4, r5, r6, lr}
 801739e:	b13a      	cbz	r2, 80173b0 <rcutils_vsnprintf+0x14>
 80173a0:	b120      	cbz	r0, 80173ac <rcutils_vsnprintf+0x10>
 80173a2:	b129      	cbz	r1, 80173b0 <rcutils_vsnprintf+0x14>
 80173a4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80173a8:	f005 bb72 	b.w	801ca90 <vsniprintf>
 80173ac:	2900      	cmp	r1, #0
 80173ae:	d0f9      	beq.n	80173a4 <rcutils_vsnprintf+0x8>
 80173b0:	f005 fd3e 	bl	801ce30 <__errno>
 80173b4:	2316      	movs	r3, #22
 80173b6:	6003      	str	r3, [r0, #0]
 80173b8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80173bc:	bd70      	pop	{r4, r5, r6, pc}
 80173be:	bf00      	nop

080173c0 <rcutils_strdup>:
 80173c0:	b084      	sub	sp, #16
 80173c2:	b570      	push	{r4, r5, r6, lr}
 80173c4:	b086      	sub	sp, #24
 80173c6:	f10d 0c2c 	add.w	ip, sp, #44	@ 0x2c
 80173ca:	e88c 000e 	stmia.w	ip, {r1, r2, r3}
 80173ce:	4604      	mov	r4, r0
 80173d0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80173d4:	f10d 0e04 	add.w	lr, sp, #4
 80173d8:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80173dc:	f8dc 3000 	ldr.w	r3, [ip]
 80173e0:	f8ce 3000 	str.w	r3, [lr]
 80173e4:	b304      	cbz	r4, 8017428 <rcutils_strdup+0x68>
 80173e6:	a801      	add	r0, sp, #4
 80173e8:	f7f8 f89a 	bl	800f520 <rcutils_allocator_is_valid>
 80173ec:	b1e0      	cbz	r0, 8017428 <rcutils_strdup+0x68>
 80173ee:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80173f2:	2100      	movs	r1, #0
 80173f4:	4620      	mov	r0, r4
 80173f6:	f7e8 ff03 	bl	8000200 <memchr>
 80173fa:	b190      	cbz	r0, 8017422 <rcutils_strdup+0x62>
 80173fc:	1b06      	subs	r6, r0, r4
 80173fe:	1c70      	adds	r0, r6, #1
 8017400:	9b01      	ldr	r3, [sp, #4]
 8017402:	9905      	ldr	r1, [sp, #20]
 8017404:	4798      	blx	r3
 8017406:	4605      	mov	r5, r0
 8017408:	b128      	cbz	r0, 8017416 <rcutils_strdup+0x56>
 801740a:	4632      	mov	r2, r6
 801740c:	4621      	mov	r1, r4
 801740e:	f005 fd44 	bl	801ce9a <memcpy>
 8017412:	2300      	movs	r3, #0
 8017414:	55ab      	strb	r3, [r5, r6]
 8017416:	4628      	mov	r0, r5
 8017418:	b006      	add	sp, #24
 801741a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801741e:	b004      	add	sp, #16
 8017420:	4770      	bx	lr
 8017422:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 8017426:	e7eb      	b.n	8017400 <rcutils_strdup+0x40>
 8017428:	2500      	movs	r5, #0
 801742a:	e7f4      	b.n	8017416 <rcutils_strdup+0x56>

0801742c <rcutils_strndup>:
 801742c:	b082      	sub	sp, #8
 801742e:	b570      	push	{r4, r5, r6, lr}
 8017430:	ac04      	add	r4, sp, #16
 8017432:	e884 000c 	stmia.w	r4, {r2, r3}
 8017436:	b1e8      	cbz	r0, 8017474 <rcutils_strndup+0x48>
 8017438:	4605      	mov	r5, r0
 801743a:	a804      	add	r0, sp, #16
 801743c:	460c      	mov	r4, r1
 801743e:	f7f8 f86f 	bl	800f520 <rcutils_allocator_is_valid>
 8017442:	b1b8      	cbz	r0, 8017474 <rcutils_strndup+0x48>
 8017444:	4622      	mov	r2, r4
 8017446:	2100      	movs	r1, #0
 8017448:	4628      	mov	r0, r5
 801744a:	f7e8 fed9 	bl	8000200 <memchr>
 801744e:	b100      	cbz	r0, 8017452 <rcutils_strndup+0x26>
 8017450:	1b44      	subs	r4, r0, r5
 8017452:	9b04      	ldr	r3, [sp, #16]
 8017454:	9908      	ldr	r1, [sp, #32]
 8017456:	1c60      	adds	r0, r4, #1
 8017458:	4798      	blx	r3
 801745a:	4606      	mov	r6, r0
 801745c:	b128      	cbz	r0, 801746a <rcutils_strndup+0x3e>
 801745e:	4622      	mov	r2, r4
 8017460:	4629      	mov	r1, r5
 8017462:	f005 fd1a 	bl	801ce9a <memcpy>
 8017466:	2300      	movs	r3, #0
 8017468:	5533      	strb	r3, [r6, r4]
 801746a:	4630      	mov	r0, r6
 801746c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8017470:	b002      	add	sp, #8
 8017472:	4770      	bx	lr
 8017474:	2600      	movs	r6, #0
 8017476:	4630      	mov	r0, r6
 8017478:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801747c:	b002      	add	sp, #8
 801747e:	4770      	bx	lr

08017480 <rcutils_get_zero_initialized_string_map>:
 8017480:	4b01      	ldr	r3, [pc, #4]	@ (8017488 <rcutils_get_zero_initialized_string_map+0x8>)
 8017482:	6818      	ldr	r0, [r3, #0]
 8017484:	4770      	bx	lr
 8017486:	bf00      	nop
 8017488:	08020498 	.word	0x08020498

0801748c <rcutils_string_map_reserve>:
 801748c:	2800      	cmp	r0, #0
 801748e:	d04e      	beq.n	801752e <rcutils_string_map_reserve+0xa2>
 8017490:	b530      	push	{r4, r5, lr}
 8017492:	6803      	ldr	r3, [r0, #0]
 8017494:	b087      	sub	sp, #28
 8017496:	4604      	mov	r4, r0
 8017498:	2b00      	cmp	r3, #0
 801749a:	d043      	beq.n	8017524 <rcutils_string_map_reserve+0x98>
 801749c:	f103 0c0c 	add.w	ip, r3, #12
 80174a0:	460d      	mov	r5, r1
 80174a2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80174a6:	f10d 0e04 	add.w	lr, sp, #4
 80174aa:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80174ae:	f8dc 3000 	ldr.w	r3, [ip]
 80174b2:	f8ce 3000 	str.w	r3, [lr]
 80174b6:	a801      	add	r0, sp, #4
 80174b8:	f7f8 f832 	bl	800f520 <rcutils_allocator_is_valid>
 80174bc:	b308      	cbz	r0, 8017502 <rcutils_string_map_reserve+0x76>
 80174be:	6823      	ldr	r3, [r4, #0]
 80174c0:	6899      	ldr	r1, [r3, #8]
 80174c2:	42a9      	cmp	r1, r5
 80174c4:	d829      	bhi.n	801751a <rcutils_string_map_reserve+0x8e>
 80174c6:	685a      	ldr	r2, [r3, #4]
 80174c8:	42aa      	cmp	r2, r5
 80174ca:	d024      	beq.n	8017516 <rcutils_string_map_reserve+0x8a>
 80174cc:	b1e5      	cbz	r5, 8017508 <rcutils_string_map_reserve+0x7c>
 80174ce:	f1b5 5f00 	cmp.w	r5, #536870912	@ 0x20000000
 80174d2:	d22a      	bcs.n	801752a <rcutils_string_map_reserve+0x9e>
 80174d4:	6818      	ldr	r0, [r3, #0]
 80174d6:	9a05      	ldr	r2, [sp, #20]
 80174d8:	9b03      	ldr	r3, [sp, #12]
 80174da:	00e9      	lsls	r1, r5, #3
 80174dc:	4798      	blx	r3
 80174de:	b320      	cbz	r0, 801752a <rcutils_string_map_reserve+0x9e>
 80174e0:	6824      	ldr	r4, [r4, #0]
 80174e2:	6861      	ldr	r1, [r4, #4]
 80174e4:	6020      	str	r0, [r4, #0]
 80174e6:	42a9      	cmp	r1, r5
 80174e8:	d214      	bcs.n	8017514 <rcutils_string_map_reserve+0x88>
 80174ea:	eb00 03c1 	add.w	r3, r0, r1, lsl #3
 80174ee:	1a69      	subs	r1, r5, r1
 80174f0:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 80174f4:	2200      	movs	r2, #0
 80174f6:	e9c3 2200 	strd	r2, r2, [r3]
 80174fa:	3308      	adds	r3, #8
 80174fc:	428b      	cmp	r3, r1
 80174fe:	d1fa      	bne.n	80174f6 <rcutils_string_map_reserve+0x6a>
 8017500:	e008      	b.n	8017514 <rcutils_string_map_reserve+0x88>
 8017502:	200b      	movs	r0, #11
 8017504:	b007      	add	sp, #28
 8017506:	bd30      	pop	{r4, r5, pc}
 8017508:	9a02      	ldr	r2, [sp, #8]
 801750a:	9905      	ldr	r1, [sp, #20]
 801750c:	6818      	ldr	r0, [r3, #0]
 801750e:	4790      	blx	r2
 8017510:	6824      	ldr	r4, [r4, #0]
 8017512:	6025      	str	r5, [r4, #0]
 8017514:	6065      	str	r5, [r4, #4]
 8017516:	2000      	movs	r0, #0
 8017518:	e7f4      	b.n	8017504 <rcutils_string_map_reserve+0x78>
 801751a:	4620      	mov	r0, r4
 801751c:	f7ff ffb6 	bl	801748c <rcutils_string_map_reserve>
 8017520:	b007      	add	sp, #28
 8017522:	bd30      	pop	{r4, r5, pc}
 8017524:	201f      	movs	r0, #31
 8017526:	b007      	add	sp, #28
 8017528:	bd30      	pop	{r4, r5, pc}
 801752a:	200a      	movs	r0, #10
 801752c:	e7ea      	b.n	8017504 <rcutils_string_map_reserve+0x78>
 801752e:	200b      	movs	r0, #11
 8017530:	4770      	bx	lr
 8017532:	bf00      	nop

08017534 <rcutils_string_map_init>:
 8017534:	b082      	sub	sp, #8
 8017536:	b570      	push	{r4, r5, r6, lr}
 8017538:	ac04      	add	r4, sp, #16
 801753a:	e884 000c 	stmia.w	r4, {r2, r3}
 801753e:	b378      	cbz	r0, 80175a0 <rcutils_string_map_init+0x6c>
 8017540:	6806      	ldr	r6, [r0, #0]
 8017542:	4604      	mov	r4, r0
 8017544:	b12e      	cbz	r6, 8017552 <rcutils_string_map_init+0x1e>
 8017546:	251e      	movs	r5, #30
 8017548:	4628      	mov	r0, r5
 801754a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801754e:	b002      	add	sp, #8
 8017550:	4770      	bx	lr
 8017552:	a804      	add	r0, sp, #16
 8017554:	460d      	mov	r5, r1
 8017556:	f7f7 ffe3 	bl	800f520 <rcutils_allocator_is_valid>
 801755a:	b308      	cbz	r0, 80175a0 <rcutils_string_map_init+0x6c>
 801755c:	9b04      	ldr	r3, [sp, #16]
 801755e:	9908      	ldr	r1, [sp, #32]
 8017560:	2020      	movs	r0, #32
 8017562:	4798      	blx	r3
 8017564:	6020      	str	r0, [r4, #0]
 8017566:	b308      	cbz	r0, 80175ac <rcutils_string_map_init+0x78>
 8017568:	f10d 0e10 	add.w	lr, sp, #16
 801756c:	e9c0 6600 	strd	r6, r6, [r0]
 8017570:	6086      	str	r6, [r0, #8]
 8017572:	f100 0c0c 	add.w	ip, r0, #12
 8017576:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801757a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801757e:	f8de 3000 	ldr.w	r3, [lr]
 8017582:	f8cc 3000 	str.w	r3, [ip]
 8017586:	4629      	mov	r1, r5
 8017588:	4620      	mov	r0, r4
 801758a:	f7ff ff7f 	bl	801748c <rcutils_string_map_reserve>
 801758e:	4605      	mov	r5, r0
 8017590:	2800      	cmp	r0, #0
 8017592:	d0d9      	beq.n	8017548 <rcutils_string_map_init+0x14>
 8017594:	9b05      	ldr	r3, [sp, #20]
 8017596:	9908      	ldr	r1, [sp, #32]
 8017598:	6820      	ldr	r0, [r4, #0]
 801759a:	4798      	blx	r3
 801759c:	6026      	str	r6, [r4, #0]
 801759e:	e7d3      	b.n	8017548 <rcutils_string_map_init+0x14>
 80175a0:	250b      	movs	r5, #11
 80175a2:	4628      	mov	r0, r5
 80175a4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80175a8:	b002      	add	sp, #8
 80175aa:	4770      	bx	lr
 80175ac:	250a      	movs	r5, #10
 80175ae:	e7cb      	b.n	8017548 <rcutils_string_map_init+0x14>

080175b0 <rcutils_string_map_fini>:
 80175b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80175b4:	b086      	sub	sp, #24
 80175b6:	2800      	cmp	r0, #0
 80175b8:	d04f      	beq.n	801765a <rcutils_string_map_fini+0xaa>
 80175ba:	6805      	ldr	r5, [r0, #0]
 80175bc:	4606      	mov	r6, r0
 80175be:	2d00      	cmp	r5, #0
 80175c0:	d046      	beq.n	8017650 <rcutils_string_map_fini+0xa0>
 80175c2:	686b      	ldr	r3, [r5, #4]
 80175c4:	b353      	cbz	r3, 801761c <rcutils_string_map_fini+0x6c>
 80175c6:	2400      	movs	r4, #0
 80175c8:	682a      	ldr	r2, [r5, #0]
 80175ca:	4627      	mov	r7, r4
 80175cc:	f852 0034 	ldr.w	r0, [r2, r4, lsl #3]
 80175d0:	ea4f 08c4 	mov.w	r8, r4, lsl #3
 80175d4:	b1f8      	cbz	r0, 8017616 <rcutils_string_map_fini+0x66>
 80175d6:	f8d5 a01c 	ldr.w	sl, [r5, #28]
 80175da:	f8d5 9010 	ldr.w	r9, [r5, #16]
 80175de:	4651      	mov	r1, sl
 80175e0:	47c8      	blx	r9
 80175e2:	682b      	ldr	r3, [r5, #0]
 80175e4:	eb03 0208 	add.w	r2, r3, r8
 80175e8:	f843 7034 	str.w	r7, [r3, r4, lsl #3]
 80175ec:	6850      	ldr	r0, [r2, #4]
 80175ee:	4651      	mov	r1, sl
 80175f0:	47c8      	blx	r9
 80175f2:	682a      	ldr	r2, [r5, #0]
 80175f4:	68ab      	ldr	r3, [r5, #8]
 80175f6:	4442      	add	r2, r8
 80175f8:	3b01      	subs	r3, #1
 80175fa:	6057      	str	r7, [r2, #4]
 80175fc:	60ab      	str	r3, [r5, #8]
 80175fe:	6835      	ldr	r5, [r6, #0]
 8017600:	686b      	ldr	r3, [r5, #4]
 8017602:	3401      	adds	r4, #1
 8017604:	429c      	cmp	r4, r3
 8017606:	d209      	bcs.n	801761c <rcutils_string_map_fini+0x6c>
 8017608:	682a      	ldr	r2, [r5, #0]
 801760a:	f852 0034 	ldr.w	r0, [r2, r4, lsl #3]
 801760e:	ea4f 08c4 	mov.w	r8, r4, lsl #3
 8017612:	2800      	cmp	r0, #0
 8017614:	d1df      	bne.n	80175d6 <rcutils_string_map_fini+0x26>
 8017616:	3401      	adds	r4, #1
 8017618:	42a3      	cmp	r3, r4
 801761a:	d8d7      	bhi.n	80175cc <rcutils_string_map_fini+0x1c>
 801761c:	2100      	movs	r1, #0
 801761e:	4630      	mov	r0, r6
 8017620:	f7ff ff34 	bl	801748c <rcutils_string_map_reserve>
 8017624:	4604      	mov	r4, r0
 8017626:	b118      	cbz	r0, 8017630 <rcutils_string_map_fini+0x80>
 8017628:	4620      	mov	r0, r4
 801762a:	b006      	add	sp, #24
 801762c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017630:	6835      	ldr	r5, [r6, #0]
 8017632:	350c      	adds	r5, #12
 8017634:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8017636:	af01      	add	r7, sp, #4
 8017638:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 801763a:	682b      	ldr	r3, [r5, #0]
 801763c:	603b      	str	r3, [r7, #0]
 801763e:	a801      	add	r0, sp, #4
 8017640:	f7f7 ff6e 	bl	800f520 <rcutils_allocator_is_valid>
 8017644:	b148      	cbz	r0, 801765a <rcutils_string_map_fini+0xaa>
 8017646:	9b02      	ldr	r3, [sp, #8]
 8017648:	9905      	ldr	r1, [sp, #20]
 801764a:	6830      	ldr	r0, [r6, #0]
 801764c:	4798      	blx	r3
 801764e:	6034      	str	r4, [r6, #0]
 8017650:	2400      	movs	r4, #0
 8017652:	4620      	mov	r0, r4
 8017654:	b006      	add	sp, #24
 8017656:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801765a:	240b      	movs	r4, #11
 801765c:	4620      	mov	r0, r4
 801765e:	b006      	add	sp, #24
 8017660:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08017664 <rcutils_string_map_getn>:
 8017664:	b338      	cbz	r0, 80176b6 <rcutils_string_map_getn+0x52>
 8017666:	6800      	ldr	r0, [r0, #0]
 8017668:	b328      	cbz	r0, 80176b6 <rcutils_string_map_getn+0x52>
 801766a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801766e:	460e      	mov	r6, r1
 8017670:	b1c1      	cbz	r1, 80176a4 <rcutils_string_map_getn+0x40>
 8017672:	e9d0 9800 	ldrd	r9, r8, [r0]
 8017676:	f1b8 0f00 	cmp.w	r8, #0
 801767a:	d013      	beq.n	80176a4 <rcutils_string_map_getn+0x40>
 801767c:	4617      	mov	r7, r2
 801767e:	2400      	movs	r4, #0
 8017680:	f859 5034 	ldr.w	r5, [r9, r4, lsl #3]
 8017684:	4628      	mov	r0, r5
 8017686:	b155      	cbz	r5, 801769e <rcutils_string_map_getn+0x3a>
 8017688:	f7e8 fe0a 	bl	80002a0 <strlen>
 801768c:	42b8      	cmp	r0, r7
 801768e:	4602      	mov	r2, r0
 8017690:	4629      	mov	r1, r5
 8017692:	bf38      	it	cc
 8017694:	463a      	movcc	r2, r7
 8017696:	4630      	mov	r0, r6
 8017698:	f005 fadb 	bl	801cc52 <strncmp>
 801769c:	b128      	cbz	r0, 80176aa <rcutils_string_map_getn+0x46>
 801769e:	3401      	adds	r4, #1
 80176a0:	45a0      	cmp	r8, r4
 80176a2:	d1ed      	bne.n	8017680 <rcutils_string_map_getn+0x1c>
 80176a4:	2000      	movs	r0, #0
 80176a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80176aa:	eb09 09c4 	add.w	r9, r9, r4, lsl #3
 80176ae:	f8d9 0004 	ldr.w	r0, [r9, #4]
 80176b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80176b6:	4770      	bx	lr

080176b8 <rmw_get_zero_initialized_context>:
 80176b8:	b510      	push	{r4, lr}
 80176ba:	4903      	ldr	r1, [pc, #12]	@ (80176c8 <rmw_get_zero_initialized_context+0x10>)
 80176bc:	4604      	mov	r4, r0
 80176be:	2270      	movs	r2, #112	@ 0x70
 80176c0:	f005 fbeb 	bl	801ce9a <memcpy>
 80176c4:	4620      	mov	r0, r4
 80176c6:	bd10      	pop	{r4, pc}
 80176c8:	080204a0 	.word	0x080204a0

080176cc <rmw_get_zero_initialized_init_options>:
 80176cc:	b510      	push	{r4, lr}
 80176ce:	4903      	ldr	r1, [pc, #12]	@ (80176dc <rmw_get_zero_initialized_init_options+0x10>)
 80176d0:	4604      	mov	r4, r0
 80176d2:	2258      	movs	r2, #88	@ 0x58
 80176d4:	f005 fbe1 	bl	801ce9a <memcpy>
 80176d8:	4620      	mov	r0, r4
 80176da:	bd10      	pop	{r4, pc}
 80176dc:	08020510 	.word	0x08020510

080176e0 <rmw_subscription_content_filter_options_fini>:
 80176e0:	b1b0      	cbz	r0, 8017710 <rmw_subscription_content_filter_options_fini+0x30>
 80176e2:	b538      	push	{r3, r4, r5, lr}
 80176e4:	4604      	mov	r4, r0
 80176e6:	4608      	mov	r0, r1
 80176e8:	460d      	mov	r5, r1
 80176ea:	f7f7 ff19 	bl	800f520 <rcutils_allocator_is_valid>
 80176ee:	b168      	cbz	r0, 801770c <rmw_subscription_content_filter_options_fini+0x2c>
 80176f0:	6820      	ldr	r0, [r4, #0]
 80176f2:	b120      	cbz	r0, 80176fe <rmw_subscription_content_filter_options_fini+0x1e>
 80176f4:	686b      	ldr	r3, [r5, #4]
 80176f6:	6929      	ldr	r1, [r5, #16]
 80176f8:	4798      	blx	r3
 80176fa:	2300      	movs	r3, #0
 80176fc:	6023      	str	r3, [r4, #0]
 80176fe:	1d20      	adds	r0, r4, #4
 8017700:	f004 fab0 	bl	801bc64 <rcutils_string_array_fini>
 8017704:	3800      	subs	r0, #0
 8017706:	bf18      	it	ne
 8017708:	2001      	movne	r0, #1
 801770a:	bd38      	pop	{r3, r4, r5, pc}
 801770c:	200b      	movs	r0, #11
 801770e:	bd38      	pop	{r3, r4, r5, pc}
 8017710:	200b      	movs	r0, #11
 8017712:	4770      	bx	lr

08017714 <rmw_get_default_subscription_options>:
 8017714:	2200      	movs	r2, #0
 8017716:	e9c0 2200 	strd	r2, r2, [r0]
 801771a:	6082      	str	r2, [r0, #8]
 801771c:	4770      	bx	lr
 801771e:	bf00      	nop

08017720 <rmw_time_equal>:
 8017720:	b570      	push	{r4, r5, r6, lr}
 8017722:	b084      	sub	sp, #16
 8017724:	ac04      	add	r4, sp, #16
 8017726:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
 801772a:	4925      	ldr	r1, [pc, #148]	@ (80177c0 <rmw_time_equal+0xa0>)
 801772c:	9c01      	ldr	r4, [sp, #4]
 801772e:	2202      	movs	r2, #2
 8017730:	4281      	cmp	r1, r0
 8017732:	41a2      	sbcs	r2, r4
 8017734:	d333      	bcc.n	801779e <rmw_time_equal+0x7e>
 8017736:	4603      	mov	r3, r0
 8017738:	4822      	ldr	r0, [pc, #136]	@ (80177c4 <rmw_time_equal+0xa4>)
 801773a:	e9dd 1502 	ldrd	r1, r5, [sp, #8]
 801773e:	fba3 3200 	umull	r3, r2, r3, r0
 8017742:	fb00 2204 	mla	r2, r0, r4, r2
 8017746:	43de      	mvns	r6, r3
 8017748:	f06f 4000 	mvn.w	r0, #2147483648	@ 0x80000000
 801774c:	1a84      	subs	r4, r0, r2
 801774e:	428e      	cmp	r6, r1
 8017750:	41ac      	sbcs	r4, r5
 8017752:	d332      	bcc.n	80177ba <rmw_time_equal+0x9a>
 8017754:	eb11 0e03 	adds.w	lr, r1, r3
 8017758:	eb42 0005 	adc.w	r0, r2, r5
 801775c:	9b08      	ldr	r3, [sp, #32]
 801775e:	4918      	ldr	r1, [pc, #96]	@ (80177c0 <rmw_time_equal+0xa0>)
 8017760:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8017762:	2202      	movs	r2, #2
 8017764:	4299      	cmp	r1, r3
 8017766:	41aa      	sbcs	r2, r5
 8017768:	d31e      	bcc.n	80177a8 <rmw_time_equal+0x88>
 801776a:	4c16      	ldr	r4, [pc, #88]	@ (80177c4 <rmw_time_equal+0xa4>)
 801776c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801776e:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8017770:	fba3 3104 	umull	r3, r1, r3, r4
 8017774:	fb04 1105 	mla	r1, r4, r5, r1
 8017778:	f06f 4c00 	mvn.w	ip, #2147483648	@ 0x80000000
 801777c:	43dd      	mvns	r5, r3
 801777e:	ebac 0401 	sub.w	r4, ip, r1
 8017782:	4295      	cmp	r5, r2
 8017784:	41b4      	sbcs	r4, r6
 8017786:	d314      	bcc.n	80177b2 <rmw_time_equal+0x92>
 8017788:	18d2      	adds	r2, r2, r3
 801778a:	eb41 0306 	adc.w	r3, r1, r6
 801778e:	4283      	cmp	r3, r0
 8017790:	bf08      	it	eq
 8017792:	4572      	cmpeq	r2, lr
 8017794:	bf0c      	ite	eq
 8017796:	2001      	moveq	r0, #1
 8017798:	2000      	movne	r0, #0
 801779a:	b004      	add	sp, #16
 801779c:	bd70      	pop	{r4, r5, r6, pc}
 801779e:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
 80177a2:	f06f 4000 	mvn.w	r0, #2147483648	@ 0x80000000
 80177a6:	e7d9      	b.n	801775c <rmw_time_equal+0x3c>
 80177a8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80177ac:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 80177b0:	e7ed      	b.n	801778e <rmw_time_equal+0x6e>
 80177b2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80177b6:	4663      	mov	r3, ip
 80177b8:	e7e9      	b.n	801778e <rmw_time_equal+0x6e>
 80177ba:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
 80177be:	e7cd      	b.n	801775c <rmw_time_equal+0x3c>
 80177c0:	25c17d04 	.word	0x25c17d04
 80177c4:	3b9aca00 	.word	0x3b9aca00

080177c8 <rmw_time_total_nsec>:
 80177c8:	b430      	push	{r4, r5}
 80177ca:	b084      	sub	sp, #16
 80177cc:	ac04      	add	r4, sp, #16
 80177ce:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
 80177d2:	4914      	ldr	r1, [pc, #80]	@ (8017824 <rmw_time_total_nsec+0x5c>)
 80177d4:	9c01      	ldr	r4, [sp, #4]
 80177d6:	2202      	movs	r2, #2
 80177d8:	4281      	cmp	r1, r0
 80177da:	41a2      	sbcs	r2, r4
 80177dc:	d315      	bcc.n	801780a <rmw_time_total_nsec+0x42>
 80177de:	4912      	ldr	r1, [pc, #72]	@ (8017828 <rmw_time_total_nsec+0x60>)
 80177e0:	4603      	mov	r3, r0
 80177e2:	e9dd 0502 	ldrd	r0, r5, [sp, #8]
 80177e6:	fba3 3201 	umull	r3, r2, r3, r1
 80177ea:	fb01 2204 	mla	r2, r1, r4, r2
 80177ee:	ea6f 0c03 	mvn.w	ip, r3
 80177f2:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80177f6:	1a8c      	subs	r4, r1, r2
 80177f8:	4584      	cmp	ip, r0
 80177fa:	41ac      	sbcs	r4, r5
 80177fc:	d30c      	bcc.n	8017818 <rmw_time_total_nsec+0x50>
 80177fe:	1818      	adds	r0, r3, r0
 8017800:	eb42 0105 	adc.w	r1, r2, r5
 8017804:	b004      	add	sp, #16
 8017806:	bc30      	pop	{r4, r5}
 8017808:	4770      	bx	lr
 801780a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801780e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8017812:	b004      	add	sp, #16
 8017814:	bc30      	pop	{r4, r5}
 8017816:	4770      	bx	lr
 8017818:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801781c:	b004      	add	sp, #16
 801781e:	bc30      	pop	{r4, r5}
 8017820:	4770      	bx	lr
 8017822:	bf00      	nop
 8017824:	25c17d04 	.word	0x25c17d04
 8017828:	3b9aca00 	.word	0x3b9aca00

0801782c <rmw_get_zero_initialized_message_info>:
 801782c:	b510      	push	{r4, lr}
 801782e:	4c09      	ldr	r4, [pc, #36]	@ (8017854 <rmw_get_zero_initialized_message_info+0x28>)
 8017830:	4686      	mov	lr, r0
 8017832:	4684      	mov	ip, r0
 8017834:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8017836:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801783a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801783c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8017840:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8017842:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8017846:	e894 0003 	ldmia.w	r4, {r0, r1}
 801784a:	e88c 0003 	stmia.w	ip, {r0, r1}
 801784e:	4670      	mov	r0, lr
 8017850:	bd10      	pop	{r4, pc}
 8017852:	bf00      	nop
 8017854:	08020568 	.word	0x08020568

08017858 <rmw_validate_full_topic_name>:
 8017858:	2800      	cmp	r0, #0
 801785a:	d049      	beq.n	80178f0 <rmw_validate_full_topic_name+0x98>
 801785c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017860:	460e      	mov	r6, r1
 8017862:	2900      	cmp	r1, #0
 8017864:	d056      	beq.n	8017914 <rmw_validate_full_topic_name+0xbc>
 8017866:	4615      	mov	r5, r2
 8017868:	4604      	mov	r4, r0
 801786a:	f7e8 fd19 	bl	80002a0 <strlen>
 801786e:	b150      	cbz	r0, 8017886 <rmw_validate_full_topic_name+0x2e>
 8017870:	7823      	ldrb	r3, [r4, #0]
 8017872:	2b2f      	cmp	r3, #47	@ 0x2f
 8017874:	d00c      	beq.n	8017890 <rmw_validate_full_topic_name+0x38>
 8017876:	2302      	movs	r3, #2
 8017878:	6033      	str	r3, [r6, #0]
 801787a:	b10d      	cbz	r5, 8017880 <rmw_validate_full_topic_name+0x28>
 801787c:	2300      	movs	r3, #0
 801787e:	602b      	str	r3, [r5, #0]
 8017880:	2000      	movs	r0, #0
 8017882:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017886:	2301      	movs	r3, #1
 8017888:	6033      	str	r3, [r6, #0]
 801788a:	2d00      	cmp	r5, #0
 801788c:	d1f6      	bne.n	801787c <rmw_validate_full_topic_name+0x24>
 801788e:	e7f7      	b.n	8017880 <rmw_validate_full_topic_name+0x28>
 8017890:	1e47      	subs	r7, r0, #1
 8017892:	5de3      	ldrb	r3, [r4, r7]
 8017894:	2b2f      	cmp	r3, #47	@ 0x2f
 8017896:	d03f      	beq.n	8017918 <rmw_validate_full_topic_name+0xc0>
 8017898:	1e63      	subs	r3, r4, #1
 801789a:	4621      	mov	r1, r4
 801789c:	eb03 0e00 	add.w	lr, r3, r0
 80178a0:	469c      	mov	ip, r3
 80178a2:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 80178a6:	2a5f      	cmp	r2, #95	@ 0x5f
 80178a8:	d006      	beq.n	80178b8 <rmw_validate_full_topic_name+0x60>
 80178aa:	d823      	bhi.n	80178f4 <rmw_validate_full_topic_name+0x9c>
 80178ac:	2a39      	cmp	r2, #57	@ 0x39
 80178ae:	f1a2 0841 	sub.w	r8, r2, #65	@ 0x41
 80178b2:	d82b      	bhi.n	801790c <rmw_validate_full_topic_name+0xb4>
 80178b4:	2a2e      	cmp	r2, #46	@ 0x2e
 80178b6:	d920      	bls.n	80178fa <rmw_validate_full_topic_name+0xa2>
 80178b8:	4573      	cmp	r3, lr
 80178ba:	d1f1      	bne.n	80178a0 <rmw_validate_full_topic_name+0x48>
 80178bc:	4c21      	ldr	r4, [pc, #132]	@ (8017944 <rmw_validate_full_topic_name+0xec>)
 80178be:	2300      	movs	r3, #0
 80178c0:	e003      	b.n	80178ca <rmw_validate_full_topic_name+0x72>
 80178c2:	4298      	cmp	r0, r3
 80178c4:	f101 0101 	add.w	r1, r1, #1
 80178c8:	d02c      	beq.n	8017924 <rmw_validate_full_topic_name+0xcc>
 80178ca:	429f      	cmp	r7, r3
 80178cc:	f103 0301 	add.w	r3, r3, #1
 80178d0:	d0f7      	beq.n	80178c2 <rmw_validate_full_topic_name+0x6a>
 80178d2:	780a      	ldrb	r2, [r1, #0]
 80178d4:	2a2f      	cmp	r2, #47	@ 0x2f
 80178d6:	d1f4      	bne.n	80178c2 <rmw_validate_full_topic_name+0x6a>
 80178d8:	784a      	ldrb	r2, [r1, #1]
 80178da:	2a2f      	cmp	r2, #47	@ 0x2f
 80178dc:	d02d      	beq.n	801793a <rmw_validate_full_topic_name+0xe2>
 80178de:	5ca2      	ldrb	r2, [r4, r2]
 80178e0:	0752      	lsls	r2, r2, #29
 80178e2:	d5ee      	bpl.n	80178c2 <rmw_validate_full_topic_name+0x6a>
 80178e4:	2206      	movs	r2, #6
 80178e6:	6032      	str	r2, [r6, #0]
 80178e8:	2d00      	cmp	r5, #0
 80178ea:	d0c9      	beq.n	8017880 <rmw_validate_full_topic_name+0x28>
 80178ec:	602b      	str	r3, [r5, #0]
 80178ee:	e7c7      	b.n	8017880 <rmw_validate_full_topic_name+0x28>
 80178f0:	200b      	movs	r0, #11
 80178f2:	4770      	bx	lr
 80178f4:	3a61      	subs	r2, #97	@ 0x61
 80178f6:	2a19      	cmp	r2, #25
 80178f8:	d9de      	bls.n	80178b8 <rmw_validate_full_topic_name+0x60>
 80178fa:	2304      	movs	r3, #4
 80178fc:	6033      	str	r3, [r6, #0]
 80178fe:	2d00      	cmp	r5, #0
 8017900:	d0be      	beq.n	8017880 <rmw_validate_full_topic_name+0x28>
 8017902:	f1c4 0401 	rsb	r4, r4, #1
 8017906:	4464      	add	r4, ip
 8017908:	602c      	str	r4, [r5, #0]
 801790a:	e7b9      	b.n	8017880 <rmw_validate_full_topic_name+0x28>
 801790c:	f1b8 0f19 	cmp.w	r8, #25
 8017910:	d9d2      	bls.n	80178b8 <rmw_validate_full_topic_name+0x60>
 8017912:	e7f2      	b.n	80178fa <rmw_validate_full_topic_name+0xa2>
 8017914:	200b      	movs	r0, #11
 8017916:	e7b4      	b.n	8017882 <rmw_validate_full_topic_name+0x2a>
 8017918:	2303      	movs	r3, #3
 801791a:	6033      	str	r3, [r6, #0]
 801791c:	2d00      	cmp	r5, #0
 801791e:	d0af      	beq.n	8017880 <rmw_validate_full_topic_name+0x28>
 8017920:	602f      	str	r7, [r5, #0]
 8017922:	e7ad      	b.n	8017880 <rmw_validate_full_topic_name+0x28>
 8017924:	28f7      	cmp	r0, #247	@ 0xf7
 8017926:	d802      	bhi.n	801792e <rmw_validate_full_topic_name+0xd6>
 8017928:	2300      	movs	r3, #0
 801792a:	6033      	str	r3, [r6, #0]
 801792c:	e7a8      	b.n	8017880 <rmw_validate_full_topic_name+0x28>
 801792e:	2307      	movs	r3, #7
 8017930:	6033      	str	r3, [r6, #0]
 8017932:	2d00      	cmp	r5, #0
 8017934:	d0a4      	beq.n	8017880 <rmw_validate_full_topic_name+0x28>
 8017936:	23f6      	movs	r3, #246	@ 0xf6
 8017938:	e7d8      	b.n	80178ec <rmw_validate_full_topic_name+0x94>
 801793a:	2205      	movs	r2, #5
 801793c:	6032      	str	r2, [r6, #0]
 801793e:	2d00      	cmp	r5, #0
 8017940:	d1d4      	bne.n	80178ec <rmw_validate_full_topic_name+0x94>
 8017942:	e79d      	b.n	8017880 <rmw_validate_full_topic_name+0x28>
 8017944:	08020cb7 	.word	0x08020cb7

08017948 <rmw_validate_namespace_with_size>:
 8017948:	2800      	cmp	r0, #0
 801794a:	d031      	beq.n	80179b0 <rmw_validate_namespace_with_size+0x68>
 801794c:	b570      	push	{r4, r5, r6, lr}
 801794e:	4614      	mov	r4, r2
 8017950:	b0c2      	sub	sp, #264	@ 0x108
 8017952:	b1ba      	cbz	r2, 8017984 <rmw_validate_namespace_with_size+0x3c>
 8017954:	2901      	cmp	r1, #1
 8017956:	460e      	mov	r6, r1
 8017958:	461d      	mov	r5, r3
 801795a:	d102      	bne.n	8017962 <rmw_validate_namespace_with_size+0x1a>
 801795c:	7803      	ldrb	r3, [r0, #0]
 801795e:	2b2f      	cmp	r3, #47	@ 0x2f
 8017960:	d015      	beq.n	801798e <rmw_validate_namespace_with_size+0x46>
 8017962:	aa01      	add	r2, sp, #4
 8017964:	4669      	mov	r1, sp
 8017966:	f7ff ff77 	bl	8017858 <rmw_validate_full_topic_name>
 801796a:	b960      	cbnz	r0, 8017986 <rmw_validate_namespace_with_size+0x3e>
 801796c:	9b00      	ldr	r3, [sp, #0]
 801796e:	b163      	cbz	r3, 801798a <rmw_validate_namespace_with_size+0x42>
 8017970:	2b07      	cmp	r3, #7
 8017972:	d00a      	beq.n	801798a <rmw_validate_namespace_with_size+0x42>
 8017974:	1e5a      	subs	r2, r3, #1
 8017976:	2a05      	cmp	r2, #5
 8017978:	d81c      	bhi.n	80179b4 <rmw_validate_namespace_with_size+0x6c>
 801797a:	e8df f002 	tbb	[pc, r2]
 801797e:	0c0c      	.short	0x0c0c
 8017980:	0c0c0c0c 	.word	0x0c0c0c0c
 8017984:	200b      	movs	r0, #11
 8017986:	b042      	add	sp, #264	@ 0x108
 8017988:	bd70      	pop	{r4, r5, r6, pc}
 801798a:	2ef5      	cmp	r6, #245	@ 0xf5
 801798c:	d809      	bhi.n	80179a2 <rmw_validate_namespace_with_size+0x5a>
 801798e:	2300      	movs	r3, #0
 8017990:	6023      	str	r3, [r4, #0]
 8017992:	2000      	movs	r0, #0
 8017994:	e7f7      	b.n	8017986 <rmw_validate_namespace_with_size+0x3e>
 8017996:	6023      	str	r3, [r4, #0]
 8017998:	2d00      	cmp	r5, #0
 801799a:	d0fa      	beq.n	8017992 <rmw_validate_namespace_with_size+0x4a>
 801799c:	9b01      	ldr	r3, [sp, #4]
 801799e:	602b      	str	r3, [r5, #0]
 80179a0:	e7f7      	b.n	8017992 <rmw_validate_namespace_with_size+0x4a>
 80179a2:	2307      	movs	r3, #7
 80179a4:	6023      	str	r3, [r4, #0]
 80179a6:	2d00      	cmp	r5, #0
 80179a8:	d0f3      	beq.n	8017992 <rmw_validate_namespace_with_size+0x4a>
 80179aa:	23f4      	movs	r3, #244	@ 0xf4
 80179ac:	602b      	str	r3, [r5, #0]
 80179ae:	e7f0      	b.n	8017992 <rmw_validate_namespace_with_size+0x4a>
 80179b0:	200b      	movs	r0, #11
 80179b2:	4770      	bx	lr
 80179b4:	4a03      	ldr	r2, [pc, #12]	@ (80179c4 <rmw_validate_namespace_with_size+0x7c>)
 80179b6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80179ba:	a802      	add	r0, sp, #8
 80179bc:	f7ff fcd4 	bl	8017368 <rcutils_snprintf>
 80179c0:	2001      	movs	r0, #1
 80179c2:	e7e0      	b.n	8017986 <rmw_validate_namespace_with_size+0x3e>
 80179c4:	0801f984 	.word	0x0801f984

080179c8 <rmw_validate_namespace>:
 80179c8:	b168      	cbz	r0, 80179e6 <rmw_validate_namespace+0x1e>
 80179ca:	b570      	push	{r4, r5, r6, lr}
 80179cc:	460d      	mov	r5, r1
 80179ce:	4616      	mov	r6, r2
 80179d0:	4604      	mov	r4, r0
 80179d2:	f7e8 fc65 	bl	80002a0 <strlen>
 80179d6:	4633      	mov	r3, r6
 80179d8:	4601      	mov	r1, r0
 80179da:	462a      	mov	r2, r5
 80179dc:	4620      	mov	r0, r4
 80179de:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80179e2:	f7ff bfb1 	b.w	8017948 <rmw_validate_namespace_with_size>
 80179e6:	200b      	movs	r0, #11
 80179e8:	4770      	bx	lr
 80179ea:	bf00      	nop

080179ec <rmw_namespace_validation_result_string>:
 80179ec:	2807      	cmp	r0, #7
 80179ee:	bf9a      	itte	ls
 80179f0:	4b02      	ldrls	r3, [pc, #8]	@ (80179fc <rmw_namespace_validation_result_string+0x10>)
 80179f2:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
 80179f6:	4802      	ldrhi	r0, [pc, #8]	@ (8017a00 <rmw_namespace_validation_result_string+0x14>)
 80179f8:	4770      	bx	lr
 80179fa:	bf00      	nop
 80179fc:	080205a0 	.word	0x080205a0
 8017a00:	0801f9d4 	.word	0x0801f9d4

08017a04 <rmw_validate_node_name>:
 8017a04:	2800      	cmp	r0, #0
 8017a06:	d037      	beq.n	8017a78 <rmw_validate_node_name+0x74>
 8017a08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017a0a:	460e      	mov	r6, r1
 8017a0c:	2900      	cmp	r1, #0
 8017a0e:	d035      	beq.n	8017a7c <rmw_validate_node_name+0x78>
 8017a10:	4617      	mov	r7, r2
 8017a12:	4604      	mov	r4, r0
 8017a14:	f7e8 fc44 	bl	80002a0 <strlen>
 8017a18:	b1d8      	cbz	r0, 8017a52 <rmw_validate_node_name+0x4e>
 8017a1a:	1e63      	subs	r3, r4, #1
 8017a1c:	1819      	adds	r1, r3, r0
 8017a1e:	461a      	mov	r2, r3
 8017a20:	f813 ef01 	ldrb.w	lr, [r3, #1]!
 8017a24:	f1ae 0530 	sub.w	r5, lr, #48	@ 0x30
 8017a28:	f02e 0c20 	bic.w	ip, lr, #32
 8017a2c:	2d09      	cmp	r5, #9
 8017a2e:	f1ac 0c41 	sub.w	ip, ip, #65	@ 0x41
 8017a32:	d915      	bls.n	8017a60 <rmw_validate_node_name+0x5c>
 8017a34:	f1bc 0f19 	cmp.w	ip, #25
 8017a38:	d912      	bls.n	8017a60 <rmw_validate_node_name+0x5c>
 8017a3a:	f1be 0f5f 	cmp.w	lr, #95	@ 0x5f
 8017a3e:	d00f      	beq.n	8017a60 <rmw_validate_node_name+0x5c>
 8017a40:	2302      	movs	r3, #2
 8017a42:	6033      	str	r3, [r6, #0]
 8017a44:	b11f      	cbz	r7, 8017a4e <rmw_validate_node_name+0x4a>
 8017a46:	f1c4 0401 	rsb	r4, r4, #1
 8017a4a:	4414      	add	r4, r2
 8017a4c:	603c      	str	r4, [r7, #0]
 8017a4e:	2000      	movs	r0, #0
 8017a50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017a52:	2301      	movs	r3, #1
 8017a54:	6033      	str	r3, [r6, #0]
 8017a56:	2f00      	cmp	r7, #0
 8017a58:	d0f9      	beq.n	8017a4e <rmw_validate_node_name+0x4a>
 8017a5a:	2300      	movs	r3, #0
 8017a5c:	603b      	str	r3, [r7, #0]
 8017a5e:	e7f6      	b.n	8017a4e <rmw_validate_node_name+0x4a>
 8017a60:	4299      	cmp	r1, r3
 8017a62:	d1dc      	bne.n	8017a1e <rmw_validate_node_name+0x1a>
 8017a64:	7823      	ldrb	r3, [r4, #0]
 8017a66:	4a0c      	ldr	r2, [pc, #48]	@ (8017a98 <rmw_validate_node_name+0x94>)
 8017a68:	5cd3      	ldrb	r3, [r2, r3]
 8017a6a:	f013 0304 	ands.w	r3, r3, #4
 8017a6e:	d10e      	bne.n	8017a8e <rmw_validate_node_name+0x8a>
 8017a70:	28ff      	cmp	r0, #255	@ 0xff
 8017a72:	d805      	bhi.n	8017a80 <rmw_validate_node_name+0x7c>
 8017a74:	6033      	str	r3, [r6, #0]
 8017a76:	e7ea      	b.n	8017a4e <rmw_validate_node_name+0x4a>
 8017a78:	200b      	movs	r0, #11
 8017a7a:	4770      	bx	lr
 8017a7c:	200b      	movs	r0, #11
 8017a7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017a80:	2304      	movs	r3, #4
 8017a82:	6033      	str	r3, [r6, #0]
 8017a84:	2f00      	cmp	r7, #0
 8017a86:	d0e2      	beq.n	8017a4e <rmw_validate_node_name+0x4a>
 8017a88:	23fe      	movs	r3, #254	@ 0xfe
 8017a8a:	603b      	str	r3, [r7, #0]
 8017a8c:	e7df      	b.n	8017a4e <rmw_validate_node_name+0x4a>
 8017a8e:	2303      	movs	r3, #3
 8017a90:	6033      	str	r3, [r6, #0]
 8017a92:	2f00      	cmp	r7, #0
 8017a94:	d1e1      	bne.n	8017a5a <rmw_validate_node_name+0x56>
 8017a96:	e7da      	b.n	8017a4e <rmw_validate_node_name+0x4a>
 8017a98:	08020cb7 	.word	0x08020cb7

08017a9c <rmw_node_name_validation_result_string>:
 8017a9c:	2804      	cmp	r0, #4
 8017a9e:	bf9a      	itte	ls
 8017aa0:	4b02      	ldrls	r3, [pc, #8]	@ (8017aac <rmw_node_name_validation_result_string+0x10>)
 8017aa2:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
 8017aa6:	4802      	ldrhi	r0, [pc, #8]	@ (8017ab0 <rmw_node_name_validation_result_string+0x14>)
 8017aa8:	4770      	bx	lr
 8017aaa:	bf00      	nop
 8017aac:	080205c0 	.word	0x080205c0
 8017ab0:	0801fb7c 	.word	0x0801fb7c

08017ab4 <get_memory>:
 8017ab4:	4603      	mov	r3, r0
 8017ab6:	6840      	ldr	r0, [r0, #4]
 8017ab8:	b158      	cbz	r0, 8017ad2 <get_memory+0x1e>
 8017aba:	6842      	ldr	r2, [r0, #4]
 8017abc:	605a      	str	r2, [r3, #4]
 8017abe:	b10a      	cbz	r2, 8017ac4 <get_memory+0x10>
 8017ac0:	2100      	movs	r1, #0
 8017ac2:	6011      	str	r1, [r2, #0]
 8017ac4:	681a      	ldr	r2, [r3, #0]
 8017ac6:	6042      	str	r2, [r0, #4]
 8017ac8:	b102      	cbz	r2, 8017acc <get_memory+0x18>
 8017aca:	6010      	str	r0, [r2, #0]
 8017acc:	2200      	movs	r2, #0
 8017ace:	6002      	str	r2, [r0, #0]
 8017ad0:	6018      	str	r0, [r3, #0]
 8017ad2:	4770      	bx	lr

08017ad4 <put_memory>:
 8017ad4:	680b      	ldr	r3, [r1, #0]
 8017ad6:	b10b      	cbz	r3, 8017adc <put_memory+0x8>
 8017ad8:	684a      	ldr	r2, [r1, #4]
 8017ada:	605a      	str	r2, [r3, #4]
 8017adc:	684a      	ldr	r2, [r1, #4]
 8017ade:	b102      	cbz	r2, 8017ae2 <put_memory+0xe>
 8017ae0:	6013      	str	r3, [r2, #0]
 8017ae2:	6803      	ldr	r3, [r0, #0]
 8017ae4:	428b      	cmp	r3, r1
 8017ae6:	6843      	ldr	r3, [r0, #4]
 8017ae8:	bf08      	it	eq
 8017aea:	6002      	streq	r2, [r0, #0]
 8017aec:	604b      	str	r3, [r1, #4]
 8017aee:	b103      	cbz	r3, 8017af2 <put_memory+0x1e>
 8017af0:	6019      	str	r1, [r3, #0]
 8017af2:	2300      	movs	r3, #0
 8017af4:	600b      	str	r3, [r1, #0]
 8017af6:	6041      	str	r1, [r0, #4]
 8017af8:	4770      	bx	lr
 8017afa:	bf00      	nop

08017afc <rmw_destroy_client>:
 8017afc:	b570      	push	{r4, r5, r6, lr}
 8017afe:	b128      	cbz	r0, 8017b0c <rmw_destroy_client+0x10>
 8017b00:	4604      	mov	r4, r0
 8017b02:	6800      	ldr	r0, [r0, #0]
 8017b04:	460d      	mov	r5, r1
 8017b06:	f7f8 fae7 	bl	80100d8 <is_uxrce_rmw_identifier_valid>
 8017b0a:	b910      	cbnz	r0, 8017b12 <rmw_destroy_client+0x16>
 8017b0c:	2401      	movs	r4, #1
 8017b0e:	4620      	mov	r0, r4
 8017b10:	bd70      	pop	{r4, r5, r6, pc}
 8017b12:	6863      	ldr	r3, [r4, #4]
 8017b14:	2b00      	cmp	r3, #0
 8017b16:	d0f9      	beq.n	8017b0c <rmw_destroy_client+0x10>
 8017b18:	2d00      	cmp	r5, #0
 8017b1a:	d0f7      	beq.n	8017b0c <rmw_destroy_client+0x10>
 8017b1c:	6828      	ldr	r0, [r5, #0]
 8017b1e:	f7f8 fadb 	bl	80100d8 <is_uxrce_rmw_identifier_valid>
 8017b22:	2800      	cmp	r0, #0
 8017b24:	d0f2      	beq.n	8017b0c <rmw_destroy_client+0x10>
 8017b26:	686e      	ldr	r6, [r5, #4]
 8017b28:	2e00      	cmp	r6, #0
 8017b2a:	d0ef      	beq.n	8017b0c <rmw_destroy_client+0x10>
 8017b2c:	6864      	ldr	r4, [r4, #4]
 8017b2e:	6932      	ldr	r2, [r6, #16]
 8017b30:	6920      	ldr	r0, [r4, #16]
 8017b32:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8017b36:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8017b3a:	6819      	ldr	r1, [r3, #0]
 8017b3c:	f002 fdf8 	bl	801a730 <uxr_buffer_cancel_data>
 8017b40:	4602      	mov	r2, r0
 8017b42:	6920      	ldr	r0, [r4, #16]
 8017b44:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8017b48:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8017b4c:	f7f8 fa3e 	bl	800ffcc <run_xrce_session>
 8017b50:	6920      	ldr	r0, [r4, #16]
 8017b52:	6932      	ldr	r2, [r6, #16]
 8017b54:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8017b58:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8017b5c:	6819      	ldr	r1, [r3, #0]
 8017b5e:	f7f9 fb11 	bl	8011184 <uxr_buffer_delete_entity>
 8017b62:	4602      	mov	r2, r0
 8017b64:	6920      	ldr	r0, [r4, #16]
 8017b66:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8017b6a:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8017b6e:	f7f8 fa2d 	bl	800ffcc <run_xrce_session>
 8017b72:	f080 0401 	eor.w	r4, r0, #1
 8017b76:	b2e4      	uxtb	r4, r4
 8017b78:	4628      	mov	r0, r5
 8017b7a:	0064      	lsls	r4, r4, #1
 8017b7c:	f7f8 f906 	bl	800fd8c <rmw_uxrce_fini_client_memory>
 8017b80:	e7c5      	b.n	8017b0e <rmw_destroy_client+0x12>
 8017b82:	bf00      	nop

08017b84 <rmw_get_gid_for_client>:
 8017b84:	b1a8      	cbz	r0, 8017bb2 <rmw_get_gid_for_client+0x2e>
 8017b86:	b538      	push	{r3, r4, r5, lr}
 8017b88:	460c      	mov	r4, r1
 8017b8a:	b1a1      	cbz	r1, 8017bb6 <rmw_get_gid_for_client+0x32>
 8017b8c:	4605      	mov	r5, r0
 8017b8e:	6800      	ldr	r0, [r0, #0]
 8017b90:	b120      	cbz	r0, 8017b9c <rmw_get_gid_for_client+0x18>
 8017b92:	4b0a      	ldr	r3, [pc, #40]	@ (8017bbc <rmw_get_gid_for_client+0x38>)
 8017b94:	6819      	ldr	r1, [r3, #0]
 8017b96:	f7e8 fb23 	bl	80001e0 <strcmp>
 8017b9a:	b940      	cbnz	r0, 8017bae <rmw_get_gid_for_client+0x2a>
 8017b9c:	686b      	ldr	r3, [r5, #4]
 8017b9e:	2000      	movs	r0, #0
 8017ba0:	6060      	str	r0, [r4, #4]
 8017ba2:	60a0      	str	r0, [r4, #8]
 8017ba4:	60e0      	str	r0, [r4, #12]
 8017ba6:	6120      	str	r0, [r4, #16]
 8017ba8:	691b      	ldr	r3, [r3, #16]
 8017baa:	6063      	str	r3, [r4, #4]
 8017bac:	bd38      	pop	{r3, r4, r5, pc}
 8017bae:	200c      	movs	r0, #12
 8017bb0:	bd38      	pop	{r3, r4, r5, pc}
 8017bb2:	200b      	movs	r0, #11
 8017bb4:	4770      	bx	lr
 8017bb6:	200b      	movs	r0, #11
 8017bb8:	bd38      	pop	{r3, r4, r5, pc}
 8017bba:	bf00      	nop
 8017bbc:	080205d4 	.word	0x080205d4

08017bc0 <rmw_get_implementation_identifier>:
 8017bc0:	4b01      	ldr	r3, [pc, #4]	@ (8017bc8 <rmw_get_implementation_identifier+0x8>)
 8017bc2:	6818      	ldr	r0, [r3, #0]
 8017bc4:	4770      	bx	lr
 8017bc6:	bf00      	nop
 8017bc8:	080205d4 	.word	0x080205d4

08017bcc <rmw_init_options_init>:
 8017bcc:	b084      	sub	sp, #16
 8017bce:	b5f0      	push	{r4, r5, r6, r7, lr}
 8017bd0:	b083      	sub	sp, #12
 8017bd2:	ad09      	add	r5, sp, #36	@ 0x24
 8017bd4:	e885 000e 	stmia.w	r5, {r1, r2, r3}
 8017bd8:	b130      	cbz	r0, 8017be8 <rmw_init_options_init+0x1c>
 8017bda:	4604      	mov	r4, r0
 8017bdc:	4628      	mov	r0, r5
 8017bde:	f7f7 fc9f 	bl	800f520 <rcutils_allocator_is_valid>
 8017be2:	b108      	cbz	r0, 8017be8 <rmw_init_options_init+0x1c>
 8017be4:	68a6      	ldr	r6, [r4, #8]
 8017be6:	b12e      	cbz	r6, 8017bf4 <rmw_init_options_init+0x28>
 8017be8:	200b      	movs	r0, #11
 8017bea:	b003      	add	sp, #12
 8017bec:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8017bf0:	b004      	add	sp, #16
 8017bf2:	4770      	bx	lr
 8017bf4:	2200      	movs	r2, #0
 8017bf6:	2300      	movs	r3, #0
 8017bf8:	e9c4 2300 	strd	r2, r3, [r4]
 8017bfc:	4b20      	ldr	r3, [pc, #128]	@ (8017c80 <rmw_init_options_init+0xb4>)
 8017bfe:	681b      	ldr	r3, [r3, #0]
 8017c00:	60a3      	str	r3, [r4, #8]
 8017c02:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8017c04:	f104 0c3c 	add.w	ip, r4, #60	@ 0x3c
 8017c08:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8017c0c:	466f      	mov	r7, sp
 8017c0e:	682b      	ldr	r3, [r5, #0]
 8017c10:	f8cc 3000 	str.w	r3, [ip]
 8017c14:	4638      	mov	r0, r7
 8017c16:	63a6      	str	r6, [r4, #56]	@ 0x38
 8017c18:	60e6      	str	r6, [r4, #12]
 8017c1a:	f004 f8a9 	bl	801bd70 <rmw_get_default_security_options>
 8017c1e:	e897 0003 	ldmia.w	r7, {r0, r1}
 8017c22:	f104 0310 	add.w	r3, r4, #16
 8017c26:	e883 0003 	stmia.w	r3, {r0, r1}
 8017c2a:	2203      	movs	r2, #3
 8017c2c:	4815      	ldr	r0, [pc, #84]	@ (8017c84 <rmw_init_options_init+0xb8>)
 8017c2e:	4916      	ldr	r1, [pc, #88]	@ (8017c88 <rmw_init_options_init+0xbc>)
 8017c30:	f7f7 ffec 	bl	800fc0c <rmw_uxrce_init_init_options_impl_memory>
 8017c34:	4813      	ldr	r0, [pc, #76]	@ (8017c84 <rmw_init_options_init+0xb8>)
 8017c36:	f7ff ff3d 	bl	8017ab4 <get_memory>
 8017c3a:	b1f0      	cbz	r0, 8017c7a <rmw_init_options_init+0xae>
 8017c3c:	4a13      	ldr	r2, [pc, #76]	@ (8017c8c <rmw_init_options_init+0xc0>)
 8017c3e:	6883      	ldr	r3, [r0, #8]
 8017c40:	6851      	ldr	r1, [r2, #4]
 8017c42:	7810      	ldrb	r0, [r2, #0]
 8017c44:	6523      	str	r3, [r4, #80]	@ 0x50
 8017c46:	7418      	strb	r0, [r3, #16]
 8017c48:	6159      	str	r1, [r3, #20]
 8017c4a:	68d1      	ldr	r1, [r2, #12]
 8017c4c:	61d9      	str	r1, [r3, #28]
 8017c4e:	6911      	ldr	r1, [r2, #16]
 8017c50:	6219      	str	r1, [r3, #32]
 8017c52:	6951      	ldr	r1, [r2, #20]
 8017c54:	6892      	ldr	r2, [r2, #8]
 8017c56:	619a      	str	r2, [r3, #24]
 8017c58:	6259      	str	r1, [r3, #36]	@ 0x24
 8017c5a:	f7fa febf 	bl	80129dc <uxr_nanos>
 8017c5e:	f004 fbc9 	bl	801c3f4 <srand>
 8017c62:	f004 fbf5 	bl	801c450 <rand>
 8017c66:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8017c68:	6298      	str	r0, [r3, #40]	@ 0x28
 8017c6a:	2800      	cmp	r0, #0
 8017c6c:	d0f9      	beq.n	8017c62 <rmw_init_options_init+0x96>
 8017c6e:	2000      	movs	r0, #0
 8017c70:	b003      	add	sp, #12
 8017c72:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8017c76:	b004      	add	sp, #16
 8017c78:	4770      	bx	lr
 8017c7a:	2001      	movs	r0, #1
 8017c7c:	e7b5      	b.n	8017bea <rmw_init_options_init+0x1e>
 8017c7e:	bf00      	nop
 8017c80:	080205d4 	.word	0x080205d4
 8017c84:	2000c838 	.word	0x2000c838
 8017c88:	2000c7b4 	.word	0x2000c7b4
 8017c8c:	2000c688 	.word	0x2000c688

08017c90 <rmw_init_options_copy>:
 8017c90:	2800      	cmp	r0, #0
 8017c92:	d03e      	beq.n	8017d12 <rmw_init_options_copy+0x82>
 8017c94:	b570      	push	{r4, r5, r6, lr}
 8017c96:	460d      	mov	r5, r1
 8017c98:	b149      	cbz	r1, 8017cae <rmw_init_options_copy+0x1e>
 8017c9a:	4604      	mov	r4, r0
 8017c9c:	6880      	ldr	r0, [r0, #8]
 8017c9e:	b120      	cbz	r0, 8017caa <rmw_init_options_copy+0x1a>
 8017ca0:	4b21      	ldr	r3, [pc, #132]	@ (8017d28 <rmw_init_options_copy+0x98>)
 8017ca2:	6819      	ldr	r1, [r3, #0]
 8017ca4:	f7e8 fa9c 	bl	80001e0 <strcmp>
 8017ca8:	bb78      	cbnz	r0, 8017d0a <rmw_init_options_copy+0x7a>
 8017caa:	68ab      	ldr	r3, [r5, #8]
 8017cac:	b11b      	cbz	r3, 8017cb6 <rmw_init_options_copy+0x26>
 8017cae:	f04f 0c0b 	mov.w	ip, #11
 8017cb2:	4660      	mov	r0, ip
 8017cb4:	bd70      	pop	{r4, r5, r6, pc}
 8017cb6:	2258      	movs	r2, #88	@ 0x58
 8017cb8:	4621      	mov	r1, r4
 8017cba:	4628      	mov	r0, r5
 8017cbc:	f104 063c 	add.w	r6, r4, #60	@ 0x3c
 8017cc0:	f005 f8eb 	bl	801ce9a <memcpy>
 8017cc4:	4630      	mov	r0, r6
 8017cc6:	f7f7 fc2b 	bl	800f520 <rcutils_allocator_is_valid>
 8017cca:	2800      	cmp	r0, #0
 8017ccc:	d0ef      	beq.n	8017cae <rmw_init_options_copy+0x1e>
 8017cce:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8017cd0:	b138      	cbz	r0, 8017ce2 <rmw_init_options_copy+0x52>
 8017cd2:	f105 0238 	add.w	r2, r5, #56	@ 0x38
 8017cd6:	4631      	mov	r1, r6
 8017cd8:	f004 f816 	bl	801bd08 <rmw_enclave_options_copy>
 8017cdc:	4684      	mov	ip, r0
 8017cde:	2800      	cmp	r0, #0
 8017ce0:	d1e7      	bne.n	8017cb2 <rmw_init_options_copy+0x22>
 8017ce2:	4812      	ldr	r0, [pc, #72]	@ (8017d2c <rmw_init_options_copy+0x9c>)
 8017ce4:	f7ff fee6 	bl	8017ab4 <get_memory>
 8017ce8:	b1b8      	cbz	r0, 8017d1a <rmw_init_options_copy+0x8a>
 8017cea:	6883      	ldr	r3, [r0, #8]
 8017cec:	652b      	str	r3, [r5, #80]	@ 0x50
 8017cee:	6d25      	ldr	r5, [r4, #80]	@ 0x50
 8017cf0:	3510      	adds	r5, #16
 8017cf2:	f103 0410 	add.w	r4, r3, #16
 8017cf6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8017cf8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8017cfa:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8017cfe:	f04f 0c00 	mov.w	ip, #0
 8017d02:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8017d06:	4660      	mov	r0, ip
 8017d08:	bd70      	pop	{r4, r5, r6, pc}
 8017d0a:	f04f 0c0c 	mov.w	ip, #12
 8017d0e:	4660      	mov	r0, ip
 8017d10:	bd70      	pop	{r4, r5, r6, pc}
 8017d12:	f04f 0c0b 	mov.w	ip, #11
 8017d16:	4660      	mov	r0, ip
 8017d18:	4770      	bx	lr
 8017d1a:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 8017d1c:	4631      	mov	r1, r6
 8017d1e:	f004 f815 	bl	801bd4c <rmw_enclave_options_fini>
 8017d22:	f04f 0c01 	mov.w	ip, #1
 8017d26:	e7c4      	b.n	8017cb2 <rmw_init_options_copy+0x22>
 8017d28:	080205d4 	.word	0x080205d4
 8017d2c:	2000c838 	.word	0x2000c838

08017d30 <rmw_init_options_fini>:
 8017d30:	2800      	cmp	r0, #0
 8017d32:	d035      	beq.n	8017da0 <rmw_init_options_fini+0x70>
 8017d34:	b530      	push	{r4, r5, lr}
 8017d36:	f100 053c 	add.w	r5, r0, #60	@ 0x3c
 8017d3a:	b097      	sub	sp, #92	@ 0x5c
 8017d3c:	4604      	mov	r4, r0
 8017d3e:	4628      	mov	r0, r5
 8017d40:	f7f7 fbee 	bl	800f520 <rcutils_allocator_is_valid>
 8017d44:	b320      	cbz	r0, 8017d90 <rmw_init_options_fini+0x60>
 8017d46:	68a0      	ldr	r0, [r4, #8]
 8017d48:	b120      	cbz	r0, 8017d54 <rmw_init_options_fini+0x24>
 8017d4a:	4b16      	ldr	r3, [pc, #88]	@ (8017da4 <rmw_init_options_fini+0x74>)
 8017d4c:	6819      	ldr	r1, [r3, #0]
 8017d4e:	f7e8 fa47 	bl	80001e0 <strcmp>
 8017d52:	bb18      	cbnz	r0, 8017d9c <rmw_init_options_fini+0x6c>
 8017d54:	4b14      	ldr	r3, [pc, #80]	@ (8017da8 <rmw_init_options_fini+0x78>)
 8017d56:	6819      	ldr	r1, [r3, #0]
 8017d58:	b1e9      	cbz	r1, 8017d96 <rmw_init_options_fini+0x66>
 8017d5a:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8017d5c:	e001      	b.n	8017d62 <rmw_init_options_fini+0x32>
 8017d5e:	6849      	ldr	r1, [r1, #4]
 8017d60:	b1c9      	cbz	r1, 8017d96 <rmw_init_options_fini+0x66>
 8017d62:	688b      	ldr	r3, [r1, #8]
 8017d64:	429a      	cmp	r2, r3
 8017d66:	d1fa      	bne.n	8017d5e <rmw_init_options_fini+0x2e>
 8017d68:	480f      	ldr	r0, [pc, #60]	@ (8017da8 <rmw_init_options_fini+0x78>)
 8017d6a:	f7ff feb3 	bl	8017ad4 <put_memory>
 8017d6e:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8017d70:	b118      	cbz	r0, 8017d7a <rmw_init_options_fini+0x4a>
 8017d72:	4629      	mov	r1, r5
 8017d74:	f003 ffea 	bl	801bd4c <rmw_enclave_options_fini>
 8017d78:	b940      	cbnz	r0, 8017d8c <rmw_init_options_fini+0x5c>
 8017d7a:	4668      	mov	r0, sp
 8017d7c:	f7ff fca6 	bl	80176cc <rmw_get_zero_initialized_init_options>
 8017d80:	2258      	movs	r2, #88	@ 0x58
 8017d82:	4669      	mov	r1, sp
 8017d84:	4620      	mov	r0, r4
 8017d86:	f005 f888 	bl	801ce9a <memcpy>
 8017d8a:	2000      	movs	r0, #0
 8017d8c:	b017      	add	sp, #92	@ 0x5c
 8017d8e:	bd30      	pop	{r4, r5, pc}
 8017d90:	200b      	movs	r0, #11
 8017d92:	b017      	add	sp, #92	@ 0x5c
 8017d94:	bd30      	pop	{r4, r5, pc}
 8017d96:	2001      	movs	r0, #1
 8017d98:	b017      	add	sp, #92	@ 0x5c
 8017d9a:	bd30      	pop	{r4, r5, pc}
 8017d9c:	200c      	movs	r0, #12
 8017d9e:	e7f5      	b.n	8017d8c <rmw_init_options_fini+0x5c>
 8017da0:	200b      	movs	r0, #11
 8017da2:	4770      	bx	lr
 8017da4:	080205d4 	.word	0x080205d4
 8017da8:	2000c838 	.word	0x2000c838

08017dac <rmw_init>:
 8017dac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8017db0:	b083      	sub	sp, #12
 8017db2:	2800      	cmp	r0, #0
 8017db4:	f000 80d4 	beq.w	8017f60 <rmw_init+0x1b4>
 8017db8:	460e      	mov	r6, r1
 8017dba:	2900      	cmp	r1, #0
 8017dbc:	f000 80d0 	beq.w	8017f60 <rmw_init+0x1b4>
 8017dc0:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 8017dc2:	4605      	mov	r5, r0
 8017dc4:	2b00      	cmp	r3, #0
 8017dc6:	f000 80cb 	beq.w	8017f60 <rmw_init+0x1b4>
 8017dca:	4b77      	ldr	r3, [pc, #476]	@ (8017fa8 <rmw_init+0x1fc>)
 8017dcc:	6880      	ldr	r0, [r0, #8]
 8017dce:	681f      	ldr	r7, [r3, #0]
 8017dd0:	b128      	cbz	r0, 8017dde <rmw_init+0x32>
 8017dd2:	4639      	mov	r1, r7
 8017dd4:	f7e8 fa04 	bl	80001e0 <strcmp>
 8017dd8:	2800      	cmp	r0, #0
 8017dda:	f040 80d3 	bne.w	8017f84 <rmw_init+0x1d8>
 8017dde:	e9d5 2300 	ldrd	r2, r3, [r5]
 8017de2:	4c72      	ldr	r4, [pc, #456]	@ (8017fac <rmw_init+0x200>)
 8017de4:	4972      	ldr	r1, [pc, #456]	@ (8017fb0 <rmw_init+0x204>)
 8017de6:	4873      	ldr	r0, [pc, #460]	@ (8017fb4 <rmw_init+0x208>)
 8017de8:	60b7      	str	r7, [r6, #8]
 8017dea:	e9c6 2300 	strd	r2, r3, [r6]
 8017dee:	68eb      	ldr	r3, [r5, #12]
 8017df0:	66b3      	str	r3, [r6, #104]	@ 0x68
 8017df2:	2201      	movs	r2, #1
 8017df4:	f7f7 feaa 	bl	800fb4c <rmw_uxrce_init_session_memory>
 8017df8:	4620      	mov	r0, r4
 8017dfa:	496f      	ldr	r1, [pc, #444]	@ (8017fb8 <rmw_init+0x20c>)
 8017dfc:	2204      	movs	r2, #4
 8017dfe:	f7f7 fee5 	bl	800fbcc <rmw_uxrce_init_static_input_buffer_memory>
 8017e02:	f04f 0800 	mov.w	r8, #0
 8017e06:	486b      	ldr	r0, [pc, #428]	@ (8017fb4 <rmw_init+0x208>)
 8017e08:	f884 800d 	strb.w	r8, [r4, #13]
 8017e0c:	f7ff fe52 	bl	8017ab4 <get_memory>
 8017e10:	2800      	cmp	r0, #0
 8017e12:	f000 80b2 	beq.w	8017f7a <rmw_init+0x1ce>
 8017e16:	6884      	ldr	r4, [r0, #8]
 8017e18:	6d28      	ldr	r0, [r5, #80]	@ 0x50
 8017e1a:	6a41      	ldr	r1, [r0, #36]	@ 0x24
 8017e1c:	f890 c010 	ldrb.w	ip, [r0, #16]
 8017e20:	e9d0 2306 	ldrd	r2, r3, [r0, #24]
 8017e24:	9101      	str	r1, [sp, #4]
 8017e26:	6a00      	ldr	r0, [r0, #32]
 8017e28:	9000      	str	r0, [sp, #0]
 8017e2a:	f104 0910 	add.w	r9, r4, #16
 8017e2e:	4661      	mov	r1, ip
 8017e30:	4648      	mov	r0, r9
 8017e32:	f001 fed1 	bl	8019bd8 <uxr_set_custom_transport_callbacks>
 8017e36:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8017e3a:	e9c4 33e3 	strd	r3, r3, [r4, #908]	@ 0x38c
 8017e3e:	f504 5380 	add.w	r3, r4, #4096	@ 0x1000
 8017e42:	f504 725e 	add.w	r2, r4, #888	@ 0x378
 8017e46:	e9c4 22e1 	strd	r2, r2, [r4, #900]	@ 0x384
 8017e4a:	495c      	ldr	r1, [pc, #368]	@ (8017fbc <rmw_init+0x210>)
 8017e4c:	f8c3 8594 	str.w	r8, [r3, #1428]	@ 0x594
 8017e50:	f8c3 8598 	str.w	r8, [r3, #1432]	@ 0x598
 8017e54:	f8c3 859c 	str.w	r8, [r3, #1436]	@ 0x59c
 8017e58:	f8c3 85a0 	str.w	r8, [r3, #1440]	@ 0x5a0
 8017e5c:	4858      	ldr	r0, [pc, #352]	@ (8017fc0 <rmw_init+0x214>)
 8017e5e:	e9c4 78da 	strd	r7, r8, [r4, #872]	@ 0x368
 8017e62:	2201      	movs	r2, #1
 8017e64:	66f4      	str	r4, [r6, #108]	@ 0x6c
 8017e66:	f7f7 fe51 	bl	800fb0c <rmw_uxrce_init_node_memory>
 8017e6a:	4956      	ldr	r1, [pc, #344]	@ (8017fc4 <rmw_init+0x218>)
 8017e6c:	4856      	ldr	r0, [pc, #344]	@ (8017fc8 <rmw_init+0x21c>)
 8017e6e:	2205      	movs	r2, #5
 8017e70:	f7f7 fe2c 	bl	800facc <rmw_uxrce_init_subscription_memory>
 8017e74:	4955      	ldr	r1, [pc, #340]	@ (8017fcc <rmw_init+0x220>)
 8017e76:	4856      	ldr	r0, [pc, #344]	@ (8017fd0 <rmw_init+0x224>)
 8017e78:	220a      	movs	r2, #10
 8017e7a:	f7f7 fe07 	bl	800fa8c <rmw_uxrce_init_publisher_memory>
 8017e7e:	4955      	ldr	r1, [pc, #340]	@ (8017fd4 <rmw_init+0x228>)
 8017e80:	4855      	ldr	r0, [pc, #340]	@ (8017fd8 <rmw_init+0x22c>)
 8017e82:	2201      	movs	r2, #1
 8017e84:	f7f7 fdc2 	bl	800fa0c <rmw_uxrce_init_service_memory>
 8017e88:	4954      	ldr	r1, [pc, #336]	@ (8017fdc <rmw_init+0x230>)
 8017e8a:	4855      	ldr	r0, [pc, #340]	@ (8017fe0 <rmw_init+0x234>)
 8017e8c:	2201      	movs	r2, #1
 8017e8e:	f7f7 fddd 	bl	800fa4c <rmw_uxrce_init_client_memory>
 8017e92:	4954      	ldr	r1, [pc, #336]	@ (8017fe4 <rmw_init+0x238>)
 8017e94:	4854      	ldr	r0, [pc, #336]	@ (8017fe8 <rmw_init+0x23c>)
 8017e96:	220f      	movs	r2, #15
 8017e98:	f7f7 fe78 	bl	800fb8c <rmw_uxrce_init_topic_memory>
 8017e9c:	4953      	ldr	r1, [pc, #332]	@ (8017fec <rmw_init+0x240>)
 8017e9e:	4854      	ldr	r0, [pc, #336]	@ (8017ff0 <rmw_init+0x244>)
 8017ea0:	2203      	movs	r2, #3
 8017ea2:	f7f7 feb3 	bl	800fc0c <rmw_uxrce_init_init_options_impl_memory>
 8017ea6:	4953      	ldr	r1, [pc, #332]	@ (8017ff4 <rmw_init+0x248>)
 8017ea8:	4853      	ldr	r0, [pc, #332]	@ (8017ff8 <rmw_init+0x24c>)
 8017eaa:	2204      	movs	r2, #4
 8017eac:	f7f7 fece 	bl	800fc4c <rmw_uxrce_init_wait_set_memory>
 8017eb0:	4952      	ldr	r1, [pc, #328]	@ (8017ffc <rmw_init+0x250>)
 8017eb2:	4853      	ldr	r0, [pc, #332]	@ (8018000 <rmw_init+0x254>)
 8017eb4:	2204      	movs	r2, #4
 8017eb6:	f7f7 fee9 	bl	800fc8c <rmw_uxrce_init_guard_condition_memory>
 8017eba:	6d29      	ldr	r1, [r5, #80]	@ 0x50
 8017ebc:	6ef0      	ldr	r0, [r6, #108]	@ 0x6c
 8017ebe:	4642      	mov	r2, r8
 8017ec0:	f000 fd92 	bl	80189e8 <rmw_uxrce_transport_init>
 8017ec4:	4607      	mov	r7, r0
 8017ec6:	2800      	cmp	r0, #0
 8017ec8:	d161      	bne.n	8017f8e <rmw_init+0x1e2>
 8017eca:	6d2b      	ldr	r3, [r5, #80]	@ 0x50
 8017ecc:	f504 7528 	add.w	r5, r4, #672	@ 0x2a0
 8017ed0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8017ed2:	4628      	mov	r0, r5
 8017ed4:	f504 7122 	add.w	r1, r4, #648	@ 0x288
 8017ed8:	f7f9 fbea 	bl	80116b0 <uxr_init_session>
 8017edc:	4628      	mov	r0, r5
 8017ede:	4949      	ldr	r1, [pc, #292]	@ (8018004 <rmw_init+0x258>)
 8017ee0:	4622      	mov	r2, r4
 8017ee2:	f7f9 fc09 	bl	80116f8 <uxr_set_topic_callback>
 8017ee6:	4628      	mov	r0, r5
 8017ee8:	4947      	ldr	r1, [pc, #284]	@ (8018008 <rmw_init+0x25c>)
 8017eea:	463a      	mov	r2, r7
 8017eec:	f7f9 fc00 	bl	80116f0 <uxr_set_status_callback>
 8017ef0:	4628      	mov	r0, r5
 8017ef2:	4946      	ldr	r1, [pc, #280]	@ (801800c <rmw_init+0x260>)
 8017ef4:	463a      	mov	r2, r7
 8017ef6:	f7f9 fc03 	bl	8011700 <uxr_set_request_callback>
 8017efa:	4628      	mov	r0, r5
 8017efc:	4944      	ldr	r1, [pc, #272]	@ (8018010 <rmw_init+0x264>)
 8017efe:	463a      	mov	r2, r7
 8017f00:	f7f9 fc02 	bl	8011708 <uxr_set_reply_callback>
 8017f04:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 8017f08:	2304      	movs	r3, #4
 8017f0a:	0092      	lsls	r2, r2, #2
 8017f0c:	f504 7165 	add.w	r1, r4, #916	@ 0x394
 8017f10:	4628      	mov	r0, r5
 8017f12:	f7f9 fc27 	bl	8011764 <uxr_create_input_reliable_stream>
 8017f16:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 8017f1a:	f8c4 0374 	str.w	r0, [r4, #884]	@ 0x374
 8017f1e:	2304      	movs	r3, #4
 8017f20:	0092      	lsls	r2, r2, #2
 8017f22:	f604 3194 	addw	r1, r4, #2964	@ 0xb94
 8017f26:	4628      	mov	r0, r5
 8017f28:	f7f9 fc04 	bl	8011734 <uxr_create_output_reliable_stream>
 8017f2c:	f8c4 0378 	str.w	r0, [r4, #888]	@ 0x378
 8017f30:	4628      	mov	r0, r5
 8017f32:	f7f9 fc11 	bl	8011758 <uxr_create_input_best_effort_stream>
 8017f36:	f504 519c 	add.w	r1, r4, #4992	@ 0x1380
 8017f3a:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 8017f3e:	f8c4 0380 	str.w	r0, [r4, #896]	@ 0x380
 8017f42:	3114      	adds	r1, #20
 8017f44:	4628      	mov	r0, r5
 8017f46:	f7f9 fbe3 	bl	8011710 <uxr_create_output_best_effort_stream>
 8017f4a:	f8c4 037c 	str.w	r0, [r4, #892]	@ 0x37c
 8017f4e:	4628      	mov	r0, r5
 8017f50:	f7fa f97a 	bl	8012248 <uxr_create_session>
 8017f54:	4605      	mov	r5, r0
 8017f56:	b140      	cbz	r0, 8017f6a <rmw_init+0x1be>
 8017f58:	4638      	mov	r0, r7
 8017f5a:	b003      	add	sp, #12
 8017f5c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017f60:	270b      	movs	r7, #11
 8017f62:	4638      	mov	r0, r7
 8017f64:	b003      	add	sp, #12
 8017f66:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017f6a:	4648      	mov	r0, r9
 8017f6c:	f001 fe76 	bl	8019c5c <uxr_close_custom_transport>
 8017f70:	4810      	ldr	r0, [pc, #64]	@ (8017fb4 <rmw_init+0x208>)
 8017f72:	4621      	mov	r1, r4
 8017f74:	f7ff fdae 	bl	8017ad4 <put_memory>
 8017f78:	66f5      	str	r5, [r6, #108]	@ 0x6c
 8017f7a:	2701      	movs	r7, #1
 8017f7c:	4638      	mov	r0, r7
 8017f7e:	b003      	add	sp, #12
 8017f80:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017f84:	270c      	movs	r7, #12
 8017f86:	4638      	mov	r0, r7
 8017f88:	b003      	add	sp, #12
 8017f8a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017f8e:	4648      	mov	r0, r9
 8017f90:	f001 fe64 	bl	8019c5c <uxr_close_custom_transport>
 8017f94:	4807      	ldr	r0, [pc, #28]	@ (8017fb4 <rmw_init+0x208>)
 8017f96:	4621      	mov	r1, r4
 8017f98:	f7ff fd9c 	bl	8017ad4 <put_memory>
 8017f9c:	4638      	mov	r0, r7
 8017f9e:	f8c6 806c 	str.w	r8, [r6, #108]	@ 0x6c
 8017fa2:	b003      	add	sp, #12
 8017fa4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017fa8:	080205d4 	.word	0x080205d4
 8017fac:	2000e948 	.word	0x2000e948
 8017fb0:	2000fa40 	.word	0x2000fa40
 8017fb4:	20010fe8 	.word	0x20010fe8
 8017fb8:	2000c848 	.word	0x2000c848
 8017fbc:	2000f988 	.word	0x2000f988
 8017fc0:	2000fa2c 	.word	0x2000fa2c
 8017fc4:	2000ecc0 	.word	0x2000ecc0
 8017fc8:	2000f0f8 	.word	0x2000f0f8
 8017fcc:	2000f108 	.word	0x2000f108
 8017fd0:	2000f978 	.word	0x2000f978
 8017fd4:	2000ebe8 	.word	0x2000ebe8
 8017fd8:	2000ecb0 	.word	0x2000ecb0
 8017fdc:	2000eb10 	.word	0x2000eb10
 8017fe0:	2000ebd8 	.word	0x2000ebd8
 8017fe4:	2000e958 	.word	0x2000e958
 8017fe8:	2000eafc 	.word	0x2000eafc
 8017fec:	2000c7b4 	.word	0x2000c7b4
 8017ff0:	2000c838 	.word	0x2000c838
 8017ff4:	2000c734 	.word	0x2000c734
 8017ff8:	2000c7a4 	.word	0x2000c7a4
 8017ffc:	2000c6a4 	.word	0x2000c6a4
 8018000:	2000c724 	.word	0x2000c724
 8018004:	0801bd81 	.word	0x0801bd81
 8018008:	0801bd79 	.word	0x0801bd79
 801800c:	0801be19 	.word	0x0801be19
 8018010:	0801beb5 	.word	0x0801beb5

08018014 <rmw_context_fini>:
 8018014:	4b17      	ldr	r3, [pc, #92]	@ (8018074 <rmw_context_fini+0x60>)
 8018016:	b570      	push	{r4, r5, r6, lr}
 8018018:	681c      	ldr	r4, [r3, #0]
 801801a:	4605      	mov	r5, r0
 801801c:	6ec0      	ldr	r0, [r0, #108]	@ 0x6c
 801801e:	b33c      	cbz	r4, 8018070 <rmw_context_fini+0x5c>
 8018020:	2600      	movs	r6, #0
 8018022:	e9d4 4301 	ldrd	r4, r3, [r4, #4]
 8018026:	691a      	ldr	r2, [r3, #16]
 8018028:	4282      	cmp	r2, r0
 801802a:	d018      	beq.n	801805e <rmw_context_fini+0x4a>
 801802c:	2c00      	cmp	r4, #0
 801802e:	d1f8      	bne.n	8018022 <rmw_context_fini+0xe>
 8018030:	b188      	cbz	r0, 8018056 <rmw_context_fini+0x42>
 8018032:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8018036:	789b      	ldrb	r3, [r3, #2]
 8018038:	2b01      	cmp	r3, #1
 801803a:	bf14      	ite	ne
 801803c:	210a      	movne	r1, #10
 801803e:	2100      	moveq	r1, #0
 8018040:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8018044:	f7fa f8d8 	bl	80121f8 <uxr_delete_session_retries>
 8018048:	6ee8      	ldr	r0, [r5, #108]	@ 0x6c
 801804a:	f7f7 fe3f 	bl	800fccc <rmw_uxrce_fini_session_memory>
 801804e:	6ee8      	ldr	r0, [r5, #108]	@ 0x6c
 8018050:	3010      	adds	r0, #16
 8018052:	f001 fe03 	bl	8019c5c <uxr_close_custom_transport>
 8018056:	2300      	movs	r3, #0
 8018058:	66eb      	str	r3, [r5, #108]	@ 0x6c
 801805a:	4630      	mov	r0, r6
 801805c:	bd70      	pop	{r4, r5, r6, pc}
 801805e:	f103 0018 	add.w	r0, r3, #24
 8018062:	f000 f911 	bl	8018288 <rmw_destroy_node>
 8018066:	4606      	mov	r6, r0
 8018068:	6ee8      	ldr	r0, [r5, #108]	@ 0x6c
 801806a:	2c00      	cmp	r4, #0
 801806c:	d1d9      	bne.n	8018022 <rmw_context_fini+0xe>
 801806e:	e7df      	b.n	8018030 <rmw_context_fini+0x1c>
 8018070:	4626      	mov	r6, r4
 8018072:	e7dd      	b.n	8018030 <rmw_context_fini+0x1c>
 8018074:	2000fa2c 	.word	0x2000fa2c

08018078 <create_topic>:
 8018078:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801807c:	4604      	mov	r4, r0
 801807e:	b084      	sub	sp, #16
 8018080:	4824      	ldr	r0, [pc, #144]	@ (8018114 <create_topic+0x9c>)
 8018082:	460f      	mov	r7, r1
 8018084:	4616      	mov	r6, r2
 8018086:	f7ff fd15 	bl	8017ab4 <get_memory>
 801808a:	2800      	cmp	r0, #0
 801808c:	d03c      	beq.n	8018108 <create_topic+0x90>
 801808e:	6923      	ldr	r3, [r4, #16]
 8018090:	6885      	ldr	r5, [r0, #8]
 8018092:	f8df 8088 	ldr.w	r8, [pc, #136]	@ 801811c <create_topic+0xa4>
 8018096:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 801809a:	e9c5 6405 	strd	r6, r4, [r5, #20]
 801809e:	f8b3 0596 	ldrh.w	r0, [r3, #1430]	@ 0x596
 80180a2:	1c42      	adds	r2, r0, #1
 80180a4:	2102      	movs	r1, #2
 80180a6:	f8a3 2596 	strh.w	r2, [r3, #1430]	@ 0x596
 80180aa:	f7f9 fa43 	bl	8011534 <uxr_object_id>
 80180ae:	223c      	movs	r2, #60	@ 0x3c
 80180b0:	6128      	str	r0, [r5, #16]
 80180b2:	4641      	mov	r1, r8
 80180b4:	4638      	mov	r0, r7
 80180b6:	f7f7 fff5 	bl	80100a4 <generate_topic_name>
 80180ba:	b310      	cbz	r0, 8018102 <create_topic+0x8a>
 80180bc:	4f16      	ldr	r7, [pc, #88]	@ (8018118 <create_topic+0xa0>)
 80180be:	4630      	mov	r0, r6
 80180c0:	2264      	movs	r2, #100	@ 0x64
 80180c2:	4639      	mov	r1, r7
 80180c4:	f7f7 ffbe 	bl	8010044 <generate_type_name>
 80180c8:	b1d8      	cbz	r0, 8018102 <create_topic+0x8a>
 80180ca:	6920      	ldr	r0, [r4, #16]
 80180cc:	2306      	movs	r3, #6
 80180ce:	f8d0 2384 	ldr.w	r2, [r0, #900]	@ 0x384
 80180d2:	f8cd 8000 	str.w	r8, [sp]
 80180d6:	e9cd 7301 	strd	r7, r3, [sp, #4]
 80180da:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80180de:	6811      	ldr	r1, [r2, #0]
 80180e0:	6963      	ldr	r3, [r4, #20]
 80180e2:	692a      	ldr	r2, [r5, #16]
 80180e4:	f7f9 f8ca 	bl	801127c <uxr_buffer_create_topic_bin>
 80180e8:	4602      	mov	r2, r0
 80180ea:	6920      	ldr	r0, [r4, #16]
 80180ec:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 80180f0:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 80180f4:	f7f7 ff6a 	bl	800ffcc <run_xrce_session>
 80180f8:	b118      	cbz	r0, 8018102 <create_topic+0x8a>
 80180fa:	4628      	mov	r0, r5
 80180fc:	b004      	add	sp, #16
 80180fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018102:	4628      	mov	r0, r5
 8018104:	f7f7 fe58 	bl	800fdb8 <rmw_uxrce_fini_topic_memory>
 8018108:	2500      	movs	r5, #0
 801810a:	4628      	mov	r0, r5
 801810c:	b004      	add	sp, #16
 801810e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018112:	bf00      	nop
 8018114:	2000eafc 	.word	0x2000eafc
 8018118:	200111f4 	.word	0x200111f4
 801811c:	20011258 	.word	0x20011258

08018120 <destroy_topic>:
 8018120:	b538      	push	{r3, r4, r5, lr}
 8018122:	6984      	ldr	r4, [r0, #24]
 8018124:	b1d4      	cbz	r4, 801815c <destroy_topic+0x3c>
 8018126:	4605      	mov	r5, r0
 8018128:	6920      	ldr	r0, [r4, #16]
 801812a:	692a      	ldr	r2, [r5, #16]
 801812c:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8018130:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8018134:	6819      	ldr	r1, [r3, #0]
 8018136:	f7f9 f825 	bl	8011184 <uxr_buffer_delete_entity>
 801813a:	4602      	mov	r2, r0
 801813c:	6920      	ldr	r0, [r4, #16]
 801813e:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8018142:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8018146:	f7f7 ff41 	bl	800ffcc <run_xrce_session>
 801814a:	f080 0401 	eor.w	r4, r0, #1
 801814e:	b2e4      	uxtb	r4, r4
 8018150:	4628      	mov	r0, r5
 8018152:	0064      	lsls	r4, r4, #1
 8018154:	f7f7 fe30 	bl	800fdb8 <rmw_uxrce_fini_topic_memory>
 8018158:	4620      	mov	r0, r4
 801815a:	bd38      	pop	{r3, r4, r5, pc}
 801815c:	2401      	movs	r4, #1
 801815e:	4620      	mov	r0, r4
 8018160:	bd38      	pop	{r3, r4, r5, pc}
 8018162:	bf00      	nop

08018164 <create_node>:
 8018164:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8018168:	b083      	sub	sp, #12
 801816a:	2b00      	cmp	r3, #0
 801816c:	d063      	beq.n	8018236 <create_node+0xd2>
 801816e:	4606      	mov	r6, r0
 8018170:	4836      	ldr	r0, [pc, #216]	@ (801824c <create_node+0xe8>)
 8018172:	460f      	mov	r7, r1
 8018174:	4690      	mov	r8, r2
 8018176:	461d      	mov	r5, r3
 8018178:	f7ff fc9c 	bl	8017ab4 <get_memory>
 801817c:	2800      	cmp	r0, #0
 801817e:	d05a      	beq.n	8018236 <create_node+0xd2>
 8018180:	6884      	ldr	r4, [r0, #8]
 8018182:	6eeb      	ldr	r3, [r5, #108]	@ 0x6c
 8018184:	6123      	str	r3, [r4, #16]
 8018186:	f7ff fd1b 	bl	8017bc0 <rmw_get_implementation_identifier>
 801818a:	f104 092c 	add.w	r9, r4, #44	@ 0x2c
 801818e:	e9c4 0406 	strd	r0, r4, [r4, #24]
 8018192:	f8c4 9020 	str.w	r9, [r4, #32]
 8018196:	4630      	mov	r0, r6
 8018198:	f7e8 f882 	bl	80002a0 <strlen>
 801819c:	1c42      	adds	r2, r0, #1
 801819e:	2a3c      	cmp	r2, #60	@ 0x3c
 80181a0:	f104 0518 	add.w	r5, r4, #24
 80181a4:	d844      	bhi.n	8018230 <create_node+0xcc>
 80181a6:	4648      	mov	r0, r9
 80181a8:	4631      	mov	r1, r6
 80181aa:	f104 0968 	add.w	r9, r4, #104	@ 0x68
 80181ae:	f004 fe74 	bl	801ce9a <memcpy>
 80181b2:	f8c4 9024 	str.w	r9, [r4, #36]	@ 0x24
 80181b6:	4638      	mov	r0, r7
 80181b8:	f7e8 f872 	bl	80002a0 <strlen>
 80181bc:	1c42      	adds	r2, r0, #1
 80181be:	2a3c      	cmp	r2, #60	@ 0x3c
 80181c0:	d836      	bhi.n	8018230 <create_node+0xcc>
 80181c2:	4639      	mov	r1, r7
 80181c4:	4648      	mov	r0, r9
 80181c6:	f004 fe68 	bl	801ce9a <memcpy>
 80181ca:	6923      	ldr	r3, [r4, #16]
 80181cc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80181d0:	2101      	movs	r1, #1
 80181d2:	f8b3 0594 	ldrh.w	r0, [r3, #1428]	@ 0x594
 80181d6:	1842      	adds	r2, r0, r1
 80181d8:	f8a3 2594 	strh.w	r2, [r3, #1428]	@ 0x594
 80181dc:	f7f9 f9aa 	bl	8011534 <uxr_object_id>
 80181e0:	6160      	str	r0, [r4, #20]
 80181e2:	783b      	ldrb	r3, [r7, #0]
 80181e4:	2b2f      	cmp	r3, #47	@ 0x2f
 80181e6:	d128      	bne.n	801823a <create_node+0xd6>
 80181e8:	787b      	ldrb	r3, [r7, #1]
 80181ea:	bb33      	cbnz	r3, 801823a <create_node+0xd6>
 80181ec:	4a18      	ldr	r2, [pc, #96]	@ (8018250 <create_node+0xec>)
 80181ee:	4819      	ldr	r0, [pc, #100]	@ (8018254 <create_node+0xf0>)
 80181f0:	4633      	mov	r3, r6
 80181f2:	213c      	movs	r1, #60	@ 0x3c
 80181f4:	f004 fba4 	bl	801c940 <sniprintf>
 80181f8:	6920      	ldr	r0, [r4, #16]
 80181fa:	4916      	ldr	r1, [pc, #88]	@ (8018254 <create_node+0xf0>)
 80181fc:	f8d0 2384 	ldr.w	r2, [r0, #900]	@ 0x384
 8018200:	9100      	str	r1, [sp, #0]
 8018202:	2106      	movs	r1, #6
 8018204:	9101      	str	r1, [sp, #4]
 8018206:	6811      	ldr	r1, [r2, #0]
 8018208:	6962      	ldr	r2, [r4, #20]
 801820a:	fa1f f388 	uxth.w	r3, r8
 801820e:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8018212:	f7f9 f801 	bl	8011218 <uxr_buffer_create_participant_bin>
 8018216:	4602      	mov	r2, r0
 8018218:	6920      	ldr	r0, [r4, #16]
 801821a:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 801821e:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 8018222:	f7f7 fed3 	bl	800ffcc <run_xrce_session>
 8018226:	b118      	cbz	r0, 8018230 <create_node+0xcc>
 8018228:	4628      	mov	r0, r5
 801822a:	b003      	add	sp, #12
 801822c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8018230:	4628      	mov	r0, r5
 8018232:	f7f7 fd51 	bl	800fcd8 <rmw_uxrce_fini_node_memory>
 8018236:	2500      	movs	r5, #0
 8018238:	e7f6      	b.n	8018228 <create_node+0xc4>
 801823a:	4a07      	ldr	r2, [pc, #28]	@ (8018258 <create_node+0xf4>)
 801823c:	9600      	str	r6, [sp, #0]
 801823e:	463b      	mov	r3, r7
 8018240:	213c      	movs	r1, #60	@ 0x3c
 8018242:	4804      	ldr	r0, [pc, #16]	@ (8018254 <create_node+0xf0>)
 8018244:	f004 fb7c 	bl	801c940 <sniprintf>
 8018248:	e7d6      	b.n	80181f8 <create_node+0x94>
 801824a:	bf00      	nop
 801824c:	2000fa2c 	.word	0x2000fa2c
 8018250:	0801f728 	.word	0x0801f728
 8018254:	20011294 	.word	0x20011294
 8018258:	0801f928 	.word	0x0801f928

0801825c <rmw_create_node>:
 801825c:	b191      	cbz	r1, 8018284 <rmw_create_node+0x28>
 801825e:	b410      	push	{r4}
 8018260:	4614      	mov	r4, r2
 8018262:	780a      	ldrb	r2, [r1, #0]
 8018264:	4603      	mov	r3, r0
 8018266:	4608      	mov	r0, r1
 8018268:	b142      	cbz	r2, 801827c <rmw_create_node+0x20>
 801826a:	b13c      	cbz	r4, 801827c <rmw_create_node+0x20>
 801826c:	7822      	ldrb	r2, [r4, #0]
 801826e:	b12a      	cbz	r2, 801827c <rmw_create_node+0x20>
 8018270:	4621      	mov	r1, r4
 8018272:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8018274:	f85d 4b04 	ldr.w	r4, [sp], #4
 8018278:	f7ff bf74 	b.w	8018164 <create_node>
 801827c:	2000      	movs	r0, #0
 801827e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8018282:	4770      	bx	lr
 8018284:	2000      	movs	r0, #0
 8018286:	4770      	bx	lr

08018288 <rmw_destroy_node>:
 8018288:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801828a:	b328      	cbz	r0, 80182d8 <rmw_destroy_node+0x50>
 801828c:	4607      	mov	r7, r0
 801828e:	6800      	ldr	r0, [r0, #0]
 8018290:	b120      	cbz	r0, 801829c <rmw_destroy_node+0x14>
 8018292:	4b36      	ldr	r3, [pc, #216]	@ (801836c <rmw_destroy_node+0xe4>)
 8018294:	6819      	ldr	r1, [r3, #0]
 8018296:	f7e7 ffa3 	bl	80001e0 <strcmp>
 801829a:	b9e8      	cbnz	r0, 80182d8 <rmw_destroy_node+0x50>
 801829c:	687d      	ldr	r5, [r7, #4]
 801829e:	b1dd      	cbz	r5, 80182d8 <rmw_destroy_node+0x50>
 80182a0:	4b33      	ldr	r3, [pc, #204]	@ (8018370 <rmw_destroy_node+0xe8>)
 80182a2:	681c      	ldr	r4, [r3, #0]
 80182a4:	2c00      	cmp	r4, #0
 80182a6:	d05f      	beq.n	8018368 <rmw_destroy_node+0xe0>
 80182a8:	2600      	movs	r6, #0
 80182aa:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 80182ae:	f8d1 3080 	ldr.w	r3, [r1, #128]	@ 0x80
 80182b2:	429d      	cmp	r5, r3
 80182b4:	d013      	beq.n	80182de <rmw_destroy_node+0x56>
 80182b6:	2c00      	cmp	r4, #0
 80182b8:	d1f7      	bne.n	80182aa <rmw_destroy_node+0x22>
 80182ba:	4b2e      	ldr	r3, [pc, #184]	@ (8018374 <rmw_destroy_node+0xec>)
 80182bc:	681c      	ldr	r4, [r3, #0]
 80182be:	b1c4      	cbz	r4, 80182f2 <rmw_destroy_node+0x6a>
 80182c0:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 80182c4:	6a0b      	ldr	r3, [r1, #32]
 80182c6:	429d      	cmp	r5, r3
 80182c8:	d1f9      	bne.n	80182be <rmw_destroy_node+0x36>
 80182ca:	317c      	adds	r1, #124	@ 0x7c
 80182cc:	4638      	mov	r0, r7
 80182ce:	f000 fad9 	bl	8018884 <rmw_destroy_subscription>
 80182d2:	2801      	cmp	r0, #1
 80182d4:	4606      	mov	r6, r0
 80182d6:	d1f2      	bne.n	80182be <rmw_destroy_node+0x36>
 80182d8:	2601      	movs	r6, #1
 80182da:	4630      	mov	r0, r6
 80182dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80182de:	3184      	adds	r1, #132	@ 0x84
 80182e0:	4638      	mov	r0, r7
 80182e2:	f7f7 fb21 	bl	800f928 <rmw_destroy_publisher>
 80182e6:	2801      	cmp	r0, #1
 80182e8:	4606      	mov	r6, r0
 80182ea:	d0f5      	beq.n	80182d8 <rmw_destroy_node+0x50>
 80182ec:	2c00      	cmp	r4, #0
 80182ee:	d1dc      	bne.n	80182aa <rmw_destroy_node+0x22>
 80182f0:	e7e3      	b.n	80182ba <rmw_destroy_node+0x32>
 80182f2:	4b21      	ldr	r3, [pc, #132]	@ (8018378 <rmw_destroy_node+0xf0>)
 80182f4:	681c      	ldr	r4, [r3, #0]
 80182f6:	b16c      	cbz	r4, 8018314 <rmw_destroy_node+0x8c>
 80182f8:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 80182fc:	6f8b      	ldr	r3, [r1, #120]	@ 0x78
 80182fe:	429d      	cmp	r5, r3
 8018300:	d1f9      	bne.n	80182f6 <rmw_destroy_node+0x6e>
 8018302:	317c      	adds	r1, #124	@ 0x7c
 8018304:	4638      	mov	r0, r7
 8018306:	f000 f98b 	bl	8018620 <rmw_destroy_service>
 801830a:	2801      	cmp	r0, #1
 801830c:	4606      	mov	r6, r0
 801830e:	d0e3      	beq.n	80182d8 <rmw_destroy_node+0x50>
 8018310:	2c00      	cmp	r4, #0
 8018312:	d1f1      	bne.n	80182f8 <rmw_destroy_node+0x70>
 8018314:	4b19      	ldr	r3, [pc, #100]	@ (801837c <rmw_destroy_node+0xf4>)
 8018316:	681c      	ldr	r4, [r3, #0]
 8018318:	b16c      	cbz	r4, 8018336 <rmw_destroy_node+0xae>
 801831a:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 801831e:	6f8b      	ldr	r3, [r1, #120]	@ 0x78
 8018320:	429d      	cmp	r5, r3
 8018322:	d1f9      	bne.n	8018318 <rmw_destroy_node+0x90>
 8018324:	317c      	adds	r1, #124	@ 0x7c
 8018326:	4638      	mov	r0, r7
 8018328:	f7ff fbe8 	bl	8017afc <rmw_destroy_client>
 801832c:	2801      	cmp	r0, #1
 801832e:	4606      	mov	r6, r0
 8018330:	d0d2      	beq.n	80182d8 <rmw_destroy_node+0x50>
 8018332:	2c00      	cmp	r4, #0
 8018334:	d1f1      	bne.n	801831a <rmw_destroy_node+0x92>
 8018336:	6928      	ldr	r0, [r5, #16]
 8018338:	696a      	ldr	r2, [r5, #20]
 801833a:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 801833e:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8018342:	6819      	ldr	r1, [r3, #0]
 8018344:	f7f8 ff1e 	bl	8011184 <uxr_buffer_delete_entity>
 8018348:	4602      	mov	r2, r0
 801834a:	6928      	ldr	r0, [r5, #16]
 801834c:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8018350:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8018354:	f7f7 fe3a 	bl	800ffcc <run_xrce_session>
 8018358:	2800      	cmp	r0, #0
 801835a:	bf08      	it	eq
 801835c:	2602      	moveq	r6, #2
 801835e:	4638      	mov	r0, r7
 8018360:	f7f7 fcba 	bl	800fcd8 <rmw_uxrce_fini_node_memory>
 8018364:	4630      	mov	r0, r6
 8018366:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018368:	4626      	mov	r6, r4
 801836a:	e7a6      	b.n	80182ba <rmw_destroy_node+0x32>
 801836c:	080205d4 	.word	0x080205d4
 8018370:	2000f978 	.word	0x2000f978
 8018374:	2000f0f8 	.word	0x2000f0f8
 8018378:	2000ecb0 	.word	0x2000ecb0
 801837c:	2000ebd8 	.word	0x2000ebd8

08018380 <rmw_node_get_graph_guard_condition>:
 8018380:	6843      	ldr	r3, [r0, #4]
 8018382:	6918      	ldr	r0, [r3, #16]
 8018384:	f500 705a 	add.w	r0, r0, #872	@ 0x368
 8018388:	4770      	bx	lr
 801838a:	bf00      	nop

0801838c <rmw_send_request>:
 801838c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018390:	4604      	mov	r4, r0
 8018392:	6800      	ldr	r0, [r0, #0]
 8018394:	b08a      	sub	sp, #40	@ 0x28
 8018396:	460e      	mov	r6, r1
 8018398:	4615      	mov	r5, r2
 801839a:	b128      	cbz	r0, 80183a8 <rmw_send_request+0x1c>
 801839c:	4b1e      	ldr	r3, [pc, #120]	@ (8018418 <rmw_send_request+0x8c>)
 801839e:	6819      	ldr	r1, [r3, #0]
 80183a0:	f7e7 ff1e 	bl	80001e0 <strcmp>
 80183a4:	2800      	cmp	r0, #0
 80183a6:	d133      	bne.n	8018410 <rmw_send_request+0x84>
 80183a8:	6864      	ldr	r4, [r4, #4]
 80183aa:	6963      	ldr	r3, [r4, #20]
 80183ac:	6fa7      	ldr	r7, [r4, #120]	@ 0x78
 80183ae:	689b      	ldr	r3, [r3, #8]
 80183b0:	4798      	blx	r3
 80183b2:	f8d0 8004 	ldr.w	r8, [r0, #4]
 80183b6:	4630      	mov	r0, r6
 80183b8:	f8d8 3010 	ldr.w	r3, [r8, #16]
 80183bc:	4798      	blx	r3
 80183be:	693b      	ldr	r3, [r7, #16]
 80183c0:	9000      	str	r0, [sp, #0]
 80183c2:	6922      	ldr	r2, [r4, #16]
 80183c4:	6f21      	ldr	r1, [r4, #112]	@ 0x70
 80183c6:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 80183ca:	ab02      	add	r3, sp, #8
 80183cc:	f7fa fba8 	bl	8012b20 <uxr_prepare_output_stream>
 80183d0:	2300      	movs	r3, #0
 80183d2:	6028      	str	r0, [r5, #0]
 80183d4:	606b      	str	r3, [r5, #4]
 80183d6:	b190      	cbz	r0, 80183fe <rmw_send_request+0x72>
 80183d8:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80183dc:	a902      	add	r1, sp, #8
 80183de:	4630      	mov	r0, r6
 80183e0:	4798      	blx	r3
 80183e2:	f894 3072 	ldrb.w	r3, [r4, #114]	@ 0x72
 80183e6:	6938      	ldr	r0, [r7, #16]
 80183e8:	2b01      	cmp	r3, #1
 80183ea:	d00c      	beq.n	8018406 <rmw_send_request+0x7a>
 80183ec:	6f61      	ldr	r1, [r4, #116]	@ 0x74
 80183ee:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80183f2:	f7f9 fd65 	bl	8011ec0 <uxr_run_session_until_confirm_delivery>
 80183f6:	2000      	movs	r0, #0
 80183f8:	b00a      	add	sp, #40	@ 0x28
 80183fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80183fe:	2001      	movs	r0, #1
 8018400:	b00a      	add	sp, #40	@ 0x28
 8018402:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018406:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801840a:	f7f9 f9c1 	bl	8011790 <uxr_flash_output_streams>
 801840e:	e7f2      	b.n	80183f6 <rmw_send_request+0x6a>
 8018410:	200c      	movs	r0, #12
 8018412:	b00a      	add	sp, #40	@ 0x28
 8018414:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018418:	080205d4 	.word	0x080205d4

0801841c <rmw_take_request>:
 801841c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8018420:	4605      	mov	r5, r0
 8018422:	6800      	ldr	r0, [r0, #0]
 8018424:	b089      	sub	sp, #36	@ 0x24
 8018426:	460c      	mov	r4, r1
 8018428:	4690      	mov	r8, r2
 801842a:	461e      	mov	r6, r3
 801842c:	b128      	cbz	r0, 801843a <rmw_take_request+0x1e>
 801842e:	4b28      	ldr	r3, [pc, #160]	@ (80184d0 <rmw_take_request+0xb4>)
 8018430:	6819      	ldr	r1, [r3, #0]
 8018432:	f7e7 fed5 	bl	80001e0 <strcmp>
 8018436:	2800      	cmp	r0, #0
 8018438:	d146      	bne.n	80184c8 <rmw_take_request+0xac>
 801843a:	b10e      	cbz	r6, 8018440 <rmw_take_request+0x24>
 801843c:	2300      	movs	r3, #0
 801843e:	7033      	strb	r3, [r6, #0]
 8018440:	f8d5 9004 	ldr.w	r9, [r5, #4]
 8018444:	f7f7 fd44 	bl	800fed0 <rmw_uxrce_clean_expired_static_input_buffer>
 8018448:	4648      	mov	r0, r9
 801844a:	f7f7 fd19 	bl	800fe80 <rmw_uxrce_find_static_input_buffer_by_owner>
 801844e:	4607      	mov	r7, r0
 8018450:	b3b0      	cbz	r0, 80184c0 <rmw_take_request+0xa4>
 8018452:	6885      	ldr	r5, [r0, #8]
 8018454:	f8d5 3838 	ldr.w	r3, [r5, #2104]	@ 0x838
 8018458:	f8d5 283c 	ldr.w	r2, [r5, #2108]	@ 0x83c
 801845c:	e9c4 2308 	strd	r2, r3, [r4, #32]
 8018460:	f895 3837 	ldrb.w	r3, [r5, #2103]	@ 0x837
 8018464:	7423      	strb	r3, [r4, #16]
 8018466:	f8b5 3834 	ldrh.w	r3, [r5, #2100]	@ 0x834
 801846a:	f895 2836 	ldrb.w	r2, [r5, #2102]	@ 0x836
 801846e:	74e2      	strb	r2, [r4, #19]
 8018470:	f8a4 3011 	strh.w	r3, [r4, #17]
 8018474:	f8d5 2828 	ldr.w	r2, [r5, #2088]	@ 0x828
 8018478:	f8d5 382c 	ldr.w	r3, [r5, #2092]	@ 0x82c
 801847c:	f8d5 1830 	ldr.w	r1, [r5, #2096]	@ 0x830
 8018480:	61e1      	str	r1, [r4, #28]
 8018482:	6162      	str	r2, [r4, #20]
 8018484:	61a3      	str	r3, [r4, #24]
 8018486:	f8d9 3014 	ldr.w	r3, [r9, #20]
 801848a:	689b      	ldr	r3, [r3, #8]
 801848c:	4798      	blx	r3
 801848e:	6844      	ldr	r4, [r0, #4]
 8018490:	f8d5 2810 	ldr.w	r2, [r5, #2064]	@ 0x810
 8018494:	f105 0110 	add.w	r1, r5, #16
 8018498:	4668      	mov	r0, sp
 801849a:	f7f5 fe79 	bl	800e190 <ucdr_init_buffer>
 801849e:	68e3      	ldr	r3, [r4, #12]
 80184a0:	4641      	mov	r1, r8
 80184a2:	4668      	mov	r0, sp
 80184a4:	4798      	blx	r3
 80184a6:	4639      	mov	r1, r7
 80184a8:	4604      	mov	r4, r0
 80184aa:	480a      	ldr	r0, [pc, #40]	@ (80184d4 <rmw_take_request+0xb8>)
 80184ac:	f7ff fb12 	bl	8017ad4 <put_memory>
 80184b0:	b106      	cbz	r6, 80184b4 <rmw_take_request+0x98>
 80184b2:	7034      	strb	r4, [r6, #0]
 80184b4:	f084 0001 	eor.w	r0, r4, #1
 80184b8:	b2c0      	uxtb	r0, r0
 80184ba:	b009      	add	sp, #36	@ 0x24
 80184bc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80184c0:	2001      	movs	r0, #1
 80184c2:	b009      	add	sp, #36	@ 0x24
 80184c4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80184c8:	200c      	movs	r0, #12
 80184ca:	b009      	add	sp, #36	@ 0x24
 80184cc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80184d0:	080205d4 	.word	0x080205d4
 80184d4:	2000e948 	.word	0x2000e948

080184d8 <rmw_send_response>:
 80184d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80184da:	4605      	mov	r5, r0
 80184dc:	6800      	ldr	r0, [r0, #0]
 80184de:	b091      	sub	sp, #68	@ 0x44
 80184e0:	460c      	mov	r4, r1
 80184e2:	4616      	mov	r6, r2
 80184e4:	b128      	cbz	r0, 80184f2 <rmw_send_response+0x1a>
 80184e6:	4b28      	ldr	r3, [pc, #160]	@ (8018588 <rmw_send_response+0xb0>)
 80184e8:	6819      	ldr	r1, [r3, #0]
 80184ea:	f7e7 fe79 	bl	80001e0 <strcmp>
 80184ee:	2800      	cmp	r0, #0
 80184f0:	d141      	bne.n	8018576 <rmw_send_response+0x9e>
 80184f2:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
 80184f6:	9306      	str	r3, [sp, #24]
 80184f8:	4623      	mov	r3, r4
 80184fa:	9207      	str	r2, [sp, #28]
 80184fc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018500:	686d      	ldr	r5, [r5, #4]
 8018502:	789b      	ldrb	r3, [r3, #2]
 8018504:	68a1      	ldr	r1, [r4, #8]
 8018506:	f88d 2017 	strb.w	r2, [sp, #23]
 801850a:	f88d 3016 	strb.w	r3, [sp, #22]
 801850e:	68e2      	ldr	r2, [r4, #12]
 8018510:	f8b4 3001 	ldrh.w	r3, [r4, #1]
 8018514:	6860      	ldr	r0, [r4, #4]
 8018516:	f8ad 3014 	strh.w	r3, [sp, #20]
 801851a:	ab02      	add	r3, sp, #8
 801851c:	c307      	stmia	r3!, {r0, r1, r2}
 801851e:	696b      	ldr	r3, [r5, #20]
 8018520:	6faf      	ldr	r7, [r5, #120]	@ 0x78
 8018522:	68db      	ldr	r3, [r3, #12]
 8018524:	4798      	blx	r3
 8018526:	6844      	ldr	r4, [r0, #4]
 8018528:	4630      	mov	r0, r6
 801852a:	6923      	ldr	r3, [r4, #16]
 801852c:	4798      	blx	r3
 801852e:	f100 0318 	add.w	r3, r0, #24
 8018532:	6938      	ldr	r0, [r7, #16]
 8018534:	9300      	str	r3, [sp, #0]
 8018536:	692a      	ldr	r2, [r5, #16]
 8018538:	6f29      	ldr	r1, [r5, #112]	@ 0x70
 801853a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801853e:	ab08      	add	r3, sp, #32
 8018540:	f7fa faee 	bl	8012b20 <uxr_prepare_output_stream>
 8018544:	b910      	cbnz	r0, 801854c <rmw_send_response+0x74>
 8018546:	2001      	movs	r0, #1
 8018548:	b011      	add	sp, #68	@ 0x44
 801854a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801854c:	a902      	add	r1, sp, #8
 801854e:	a808      	add	r0, sp, #32
 8018550:	f7fb fc04 	bl	8013d5c <uxr_serialize_SampleIdentity>
 8018554:	68a3      	ldr	r3, [r4, #8]
 8018556:	a908      	add	r1, sp, #32
 8018558:	4630      	mov	r0, r6
 801855a:	4798      	blx	r3
 801855c:	f895 3072 	ldrb.w	r3, [r5, #114]	@ 0x72
 8018560:	6938      	ldr	r0, [r7, #16]
 8018562:	2b01      	cmp	r3, #1
 8018564:	d00a      	beq.n	801857c <rmw_send_response+0xa4>
 8018566:	6f69      	ldr	r1, [r5, #116]	@ 0x74
 8018568:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801856c:	f7f9 fca8 	bl	8011ec0 <uxr_run_session_until_confirm_delivery>
 8018570:	2000      	movs	r0, #0
 8018572:	b011      	add	sp, #68	@ 0x44
 8018574:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8018576:	200c      	movs	r0, #12
 8018578:	b011      	add	sp, #68	@ 0x44
 801857a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801857c:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8018580:	f7f9 f906 	bl	8011790 <uxr_flash_output_streams>
 8018584:	e7f4      	b.n	8018570 <rmw_send_response+0x98>
 8018586:	bf00      	nop
 8018588:	080205d4 	.word	0x080205d4

0801858c <rmw_take_response>:
 801858c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018590:	4604      	mov	r4, r0
 8018592:	6800      	ldr	r0, [r0, #0]
 8018594:	b088      	sub	sp, #32
 8018596:	4688      	mov	r8, r1
 8018598:	4617      	mov	r7, r2
 801859a:	461d      	mov	r5, r3
 801859c:	b120      	cbz	r0, 80185a8 <rmw_take_response+0x1c>
 801859e:	4b1e      	ldr	r3, [pc, #120]	@ (8018618 <rmw_take_response+0x8c>)
 80185a0:	6819      	ldr	r1, [r3, #0]
 80185a2:	f7e7 fe1d 	bl	80001e0 <strcmp>
 80185a6:	bb78      	cbnz	r0, 8018608 <rmw_take_response+0x7c>
 80185a8:	b10d      	cbz	r5, 80185ae <rmw_take_response+0x22>
 80185aa:	2300      	movs	r3, #0
 80185ac:	702b      	strb	r3, [r5, #0]
 80185ae:	6864      	ldr	r4, [r4, #4]
 80185b0:	f7f7 fc8e 	bl	800fed0 <rmw_uxrce_clean_expired_static_input_buffer>
 80185b4:	4620      	mov	r0, r4
 80185b6:	f7f7 fc63 	bl	800fe80 <rmw_uxrce_find_static_input_buffer_by_owner>
 80185ba:	4606      	mov	r6, r0
 80185bc:	b340      	cbz	r0, 8018610 <rmw_take_response+0x84>
 80185be:	6963      	ldr	r3, [r4, #20]
 80185c0:	6884      	ldr	r4, [r0, #8]
 80185c2:	68db      	ldr	r3, [r3, #12]
 80185c4:	f504 6203 	add.w	r2, r4, #2096	@ 0x830
 80185c8:	e952 0102 	ldrd	r0, r1, [r2, #-8]
 80185cc:	e9c8 0108 	strd	r0, r1, [r8, #32]
 80185d0:	4798      	blx	r3
 80185d2:	f8d0 8004 	ldr.w	r8, [r0, #4]
 80185d6:	f8d4 2810 	ldr.w	r2, [r4, #2064]	@ 0x810
 80185da:	f104 0110 	add.w	r1, r4, #16
 80185de:	4668      	mov	r0, sp
 80185e0:	f7f5 fdd6 	bl	800e190 <ucdr_init_buffer>
 80185e4:	4639      	mov	r1, r7
 80185e6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80185ea:	4668      	mov	r0, sp
 80185ec:	4798      	blx	r3
 80185ee:	4631      	mov	r1, r6
 80185f0:	4604      	mov	r4, r0
 80185f2:	480a      	ldr	r0, [pc, #40]	@ (801861c <rmw_take_response+0x90>)
 80185f4:	f7ff fa6e 	bl	8017ad4 <put_memory>
 80185f8:	b105      	cbz	r5, 80185fc <rmw_take_response+0x70>
 80185fa:	702c      	strb	r4, [r5, #0]
 80185fc:	f084 0001 	eor.w	r0, r4, #1
 8018600:	b2c0      	uxtb	r0, r0
 8018602:	b008      	add	sp, #32
 8018604:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018608:	200c      	movs	r0, #12
 801860a:	b008      	add	sp, #32
 801860c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018610:	2001      	movs	r0, #1
 8018612:	b008      	add	sp, #32
 8018614:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018618:	080205d4 	.word	0x080205d4
 801861c:	2000e948 	.word	0x2000e948

08018620 <rmw_destroy_service>:
 8018620:	b570      	push	{r4, r5, r6, lr}
 8018622:	b128      	cbz	r0, 8018630 <rmw_destroy_service+0x10>
 8018624:	4604      	mov	r4, r0
 8018626:	6800      	ldr	r0, [r0, #0]
 8018628:	460d      	mov	r5, r1
 801862a:	f7f7 fd55 	bl	80100d8 <is_uxrce_rmw_identifier_valid>
 801862e:	b910      	cbnz	r0, 8018636 <rmw_destroy_service+0x16>
 8018630:	2401      	movs	r4, #1
 8018632:	4620      	mov	r0, r4
 8018634:	bd70      	pop	{r4, r5, r6, pc}
 8018636:	6863      	ldr	r3, [r4, #4]
 8018638:	2b00      	cmp	r3, #0
 801863a:	d0f9      	beq.n	8018630 <rmw_destroy_service+0x10>
 801863c:	2d00      	cmp	r5, #0
 801863e:	d0f7      	beq.n	8018630 <rmw_destroy_service+0x10>
 8018640:	6828      	ldr	r0, [r5, #0]
 8018642:	f7f7 fd49 	bl	80100d8 <is_uxrce_rmw_identifier_valid>
 8018646:	2800      	cmp	r0, #0
 8018648:	d0f2      	beq.n	8018630 <rmw_destroy_service+0x10>
 801864a:	686e      	ldr	r6, [r5, #4]
 801864c:	2e00      	cmp	r6, #0
 801864e:	d0ef      	beq.n	8018630 <rmw_destroy_service+0x10>
 8018650:	6864      	ldr	r4, [r4, #4]
 8018652:	6932      	ldr	r2, [r6, #16]
 8018654:	6920      	ldr	r0, [r4, #16]
 8018656:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 801865a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801865e:	6819      	ldr	r1, [r3, #0]
 8018660:	f002 f866 	bl	801a730 <uxr_buffer_cancel_data>
 8018664:	4602      	mov	r2, r0
 8018666:	6920      	ldr	r0, [r4, #16]
 8018668:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 801866c:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8018670:	f7f7 fcac 	bl	800ffcc <run_xrce_session>
 8018674:	6920      	ldr	r0, [r4, #16]
 8018676:	6932      	ldr	r2, [r6, #16]
 8018678:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 801867c:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8018680:	6819      	ldr	r1, [r3, #0]
 8018682:	f7f8 fd7f 	bl	8011184 <uxr_buffer_delete_entity>
 8018686:	4602      	mov	r2, r0
 8018688:	6920      	ldr	r0, [r4, #16]
 801868a:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 801868e:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8018692:	f7f7 fc9b 	bl	800ffcc <run_xrce_session>
 8018696:	f080 0401 	eor.w	r4, r0, #1
 801869a:	b2e4      	uxtb	r4, r4
 801869c:	4628      	mov	r0, r5
 801869e:	0064      	lsls	r4, r4, #1
 80186a0:	f7f7 fb5e 	bl	800fd60 <rmw_uxrce_fini_service_memory>
 80186a4:	e7c5      	b.n	8018632 <rmw_destroy_service+0x12>
 80186a6:	bf00      	nop

080186a8 <rmw_create_subscription>:
 80186a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80186ac:	b08d      	sub	sp, #52	@ 0x34
 80186ae:	2800      	cmp	r0, #0
 80186b0:	f000 80d1 	beq.w	8018856 <rmw_create_subscription+0x1ae>
 80186b4:	460f      	mov	r7, r1
 80186b6:	2900      	cmp	r1, #0
 80186b8:	f000 80cd 	beq.w	8018856 <rmw_create_subscription+0x1ae>
 80186bc:	4604      	mov	r4, r0
 80186be:	6800      	ldr	r0, [r0, #0]
 80186c0:	4615      	mov	r5, r2
 80186c2:	461e      	mov	r6, r3
 80186c4:	f7f7 fd08 	bl	80100d8 <is_uxrce_rmw_identifier_valid>
 80186c8:	2800      	cmp	r0, #0
 80186ca:	f000 80c4 	beq.w	8018856 <rmw_create_subscription+0x1ae>
 80186ce:	2d00      	cmp	r5, #0
 80186d0:	f000 80c1 	beq.w	8018856 <rmw_create_subscription+0x1ae>
 80186d4:	782b      	ldrb	r3, [r5, #0]
 80186d6:	2b00      	cmp	r3, #0
 80186d8:	f000 80bd 	beq.w	8018856 <rmw_create_subscription+0x1ae>
 80186dc:	2e00      	cmp	r6, #0
 80186de:	f000 80ba 	beq.w	8018856 <rmw_create_subscription+0x1ae>
 80186e2:	485e      	ldr	r0, [pc, #376]	@ (801885c <rmw_create_subscription+0x1b4>)
 80186e4:	f8d4 9004 	ldr.w	r9, [r4, #4]
 80186e8:	f7ff f9e4 	bl	8017ab4 <get_memory>
 80186ec:	2800      	cmp	r0, #0
 80186ee:	f000 80b2 	beq.w	8018856 <rmw_create_subscription+0x1ae>
 80186f2:	6884      	ldr	r4, [r0, #8]
 80186f4:	f8c4 4080 	str.w	r4, [r4, #128]	@ 0x80
 80186f8:	f7ff fa62 	bl	8017bc0 <rmw_get_implementation_identifier>
 80186fc:	f104 0a98 	add.w	sl, r4, #152	@ 0x98
 8018700:	67e0      	str	r0, [r4, #124]	@ 0x7c
 8018702:	f8c4 a084 	str.w	sl, [r4, #132]	@ 0x84
 8018706:	4628      	mov	r0, r5
 8018708:	f7e7 fdca 	bl	80002a0 <strlen>
 801870c:	3001      	adds	r0, #1
 801870e:	283c      	cmp	r0, #60	@ 0x3c
 8018710:	f104 087c 	add.w	r8, r4, #124	@ 0x7c
 8018714:	f200 8098 	bhi.w	8018848 <rmw_create_subscription+0x1a0>
 8018718:	4a51      	ldr	r2, [pc, #324]	@ (8018860 <rmw_create_subscription+0x1b8>)
 801871a:	462b      	mov	r3, r5
 801871c:	213c      	movs	r1, #60	@ 0x3c
 801871e:	4650      	mov	r0, sl
 8018720:	f004 f90e 	bl	801c940 <sniprintf>
 8018724:	4631      	mov	r1, r6
 8018726:	f8c4 9020 	str.w	r9, [r4, #32]
 801872a:	2250      	movs	r2, #80	@ 0x50
 801872c:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8018730:	f004 fbb3 	bl	801ce9a <memcpy>
 8018734:	494b      	ldr	r1, [pc, #300]	@ (8018864 <rmw_create_subscription+0x1bc>)
 8018736:	4638      	mov	r0, r7
 8018738:	f7f7 fcdc 	bl	80100f4 <get_message_typesupport_handle>
 801873c:	2800      	cmp	r0, #0
 801873e:	f000 8083 	beq.w	8018848 <rmw_create_subscription+0x1a0>
 8018742:	6842      	ldr	r2, [r0, #4]
 8018744:	61a2      	str	r2, [r4, #24]
 8018746:	2a00      	cmp	r2, #0
 8018748:	d07e      	beq.n	8018848 <rmw_create_subscription+0x1a0>
 801874a:	4629      	mov	r1, r5
 801874c:	4633      	mov	r3, r6
 801874e:	4648      	mov	r0, r9
 8018750:	f7ff fc92 	bl	8018078 <create_topic>
 8018754:	61e0      	str	r0, [r4, #28]
 8018756:	2800      	cmp	r0, #0
 8018758:	d07a      	beq.n	8018850 <rmw_create_subscription+0x1a8>
 801875a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801875e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8018762:	2104      	movs	r1, #4
 8018764:	f8b3 059c 	ldrh.w	r0, [r3, #1436]	@ 0x59c
 8018768:	1c42      	adds	r2, r0, #1
 801876a:	f8a3 259c 	strh.w	r2, [r3, #1436]	@ 0x59c
 801876e:	f7f8 fee1 	bl	8011534 <uxr_object_id>
 8018772:	6120      	str	r0, [r4, #16]
 8018774:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8018778:	2506      	movs	r5, #6
 801877a:	f8d0 3384 	ldr.w	r3, [r0, #900]	@ 0x384
 801877e:	9500      	str	r5, [sp, #0]
 8018780:	6819      	ldr	r1, [r3, #0]
 8018782:	6922      	ldr	r2, [r4, #16]
 8018784:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8018788:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801878c:	f7f8 fdd8 	bl	8011340 <uxr_buffer_create_subscriber_bin>
 8018790:	4602      	mov	r2, r0
 8018792:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8018796:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 801879a:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 801879e:	f7f7 fc15 	bl	800ffcc <run_xrce_session>
 80187a2:	2800      	cmp	r0, #0
 80187a4:	d050      	beq.n	8018848 <rmw_create_subscription+0x1a0>
 80187a6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80187aa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80187ae:	4629      	mov	r1, r5
 80187b0:	f8b3 059e 	ldrh.w	r0, [r3, #1438]	@ 0x59e
 80187b4:	1c42      	adds	r2, r0, #1
 80187b6:	f8a3 259e 	strh.w	r2, [r3, #1438]	@ 0x59e
 80187ba:	f7f8 febb 	bl	8011534 <uxr_object_id>
 80187be:	af08      	add	r7, sp, #32
 80187c0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80187c4:	69e3      	ldr	r3, [r4, #28]
 80187c6:	6160      	str	r0, [r4, #20]
 80187c8:	4631      	mov	r1, r6
 80187ca:	4638      	mov	r0, r7
 80187cc:	f8da b384 	ldr.w	fp, [sl, #900]	@ 0x384
 80187d0:	9305      	str	r3, [sp, #20]
 80187d2:	f7f7 fc1b 	bl	801000c <convert_qos_profile>
 80187d6:	9503      	str	r5, [sp, #12]
 80187d8:	e897 0003 	ldmia.w	r7, {r0, r1}
 80187dc:	9b05      	ldr	r3, [sp, #20]
 80187de:	9001      	str	r0, [sp, #4]
 80187e0:	f8ad 1008 	strh.w	r1, [sp, #8]
 80187e4:	691b      	ldr	r3, [r3, #16]
 80187e6:	9300      	str	r3, [sp, #0]
 80187e8:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 80187ec:	f8db 1000 	ldr.w	r1, [fp]
 80187f0:	f50a 7028 	add.w	r0, sl, #672	@ 0x2a0
 80187f4:	f7f8 fe38 	bl	8011468 <uxr_buffer_create_datareader_bin>
 80187f8:	4602      	mov	r2, r0
 80187fa:	f8d9 0010 	ldr.w	r0, [r9, #16]
 80187fe:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 8018802:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 8018806:	f7f7 fbe1 	bl	800ffcc <run_xrce_session>
 801880a:	b1e8      	cbz	r0, 8018848 <rmw_create_subscription+0x1a0>
 801880c:	7a33      	ldrb	r3, [r6, #8]
 801880e:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8018812:	2b02      	cmp	r3, #2
 8018814:	bf0c      	ite	eq
 8018816:	f8d0 3380 	ldreq.w	r3, [r0, #896]	@ 0x380
 801881a:	f8d0 3374 	ldrne.w	r3, [r0, #884]	@ 0x374
 801881e:	9307      	str	r3, [sp, #28]
 8018820:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8018824:	2200      	movs	r2, #0
 8018826:	e9cd 120a 	strd	r1, r2, [sp, #40]	@ 0x28
 801882a:	ab0a      	add	r3, sp, #40	@ 0x28
 801882c:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 8018830:	9300      	str	r3, [sp, #0]
 8018832:	6962      	ldr	r2, [r4, #20]
 8018834:	9b07      	ldr	r3, [sp, #28]
 8018836:	6809      	ldr	r1, [r1, #0]
 8018838:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801883c:	f001 ff40 	bl	801a6c0 <uxr_buffer_request_data>
 8018840:	4640      	mov	r0, r8
 8018842:	b00d      	add	sp, #52	@ 0x34
 8018844:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018848:	69e0      	ldr	r0, [r4, #28]
 801884a:	b108      	cbz	r0, 8018850 <rmw_create_subscription+0x1a8>
 801884c:	f7f7 fab4 	bl	800fdb8 <rmw_uxrce_fini_topic_memory>
 8018850:	4640      	mov	r0, r8
 8018852:	f7f7 fa6f 	bl	800fd34 <rmw_uxrce_fini_subscription_memory>
 8018856:	f04f 0800 	mov.w	r8, #0
 801885a:	e7f1      	b.n	8018840 <rmw_create_subscription+0x198>
 801885c:	2000f0f8 	.word	0x2000f0f8
 8018860:	0801f728 	.word	0x0801f728
 8018864:	0801f598 	.word	0x0801f598

08018868 <rmw_subscription_get_actual_qos>:
 8018868:	b508      	push	{r3, lr}
 801886a:	4603      	mov	r3, r0
 801886c:	b140      	cbz	r0, 8018880 <rmw_subscription_get_actual_qos+0x18>
 801886e:	4608      	mov	r0, r1
 8018870:	b131      	cbz	r1, 8018880 <rmw_subscription_get_actual_qos+0x18>
 8018872:	6859      	ldr	r1, [r3, #4]
 8018874:	2250      	movs	r2, #80	@ 0x50
 8018876:	3128      	adds	r1, #40	@ 0x28
 8018878:	f004 fb0f 	bl	801ce9a <memcpy>
 801887c:	2000      	movs	r0, #0
 801887e:	bd08      	pop	{r3, pc}
 8018880:	200b      	movs	r0, #11
 8018882:	bd08      	pop	{r3, pc}

08018884 <rmw_destroy_subscription>:
 8018884:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018888:	b128      	cbz	r0, 8018896 <rmw_destroy_subscription+0x12>
 801888a:	4604      	mov	r4, r0
 801888c:	6800      	ldr	r0, [r0, #0]
 801888e:	460d      	mov	r5, r1
 8018890:	f7f7 fc22 	bl	80100d8 <is_uxrce_rmw_identifier_valid>
 8018894:	b918      	cbnz	r0, 801889e <rmw_destroy_subscription+0x1a>
 8018896:	2401      	movs	r4, #1
 8018898:	4620      	mov	r0, r4
 801889a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801889e:	6863      	ldr	r3, [r4, #4]
 80188a0:	2b00      	cmp	r3, #0
 80188a2:	d0f8      	beq.n	8018896 <rmw_destroy_subscription+0x12>
 80188a4:	2d00      	cmp	r5, #0
 80188a6:	d0f6      	beq.n	8018896 <rmw_destroy_subscription+0x12>
 80188a8:	6828      	ldr	r0, [r5, #0]
 80188aa:	f7f7 fc15 	bl	80100d8 <is_uxrce_rmw_identifier_valid>
 80188ae:	2800      	cmp	r0, #0
 80188b0:	d0f1      	beq.n	8018896 <rmw_destroy_subscription+0x12>
 80188b2:	686c      	ldr	r4, [r5, #4]
 80188b4:	2c00      	cmp	r4, #0
 80188b6:	d0ee      	beq.n	8018896 <rmw_destroy_subscription+0x12>
 80188b8:	6a26      	ldr	r6, [r4, #32]
 80188ba:	6962      	ldr	r2, [r4, #20]
 80188bc:	6930      	ldr	r0, [r6, #16]
 80188be:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 80188c2:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80188c6:	6819      	ldr	r1, [r3, #0]
 80188c8:	f001 ff32 	bl	801a730 <uxr_buffer_cancel_data>
 80188cc:	4602      	mov	r2, r0
 80188ce:	6930      	ldr	r0, [r6, #16]
 80188d0:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 80188d4:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 80188d8:	f7f7 fb78 	bl	800ffcc <run_xrce_session>
 80188dc:	69e0      	ldr	r0, [r4, #28]
 80188de:	f7ff fc1f 	bl	8018120 <destroy_topic>
 80188e2:	6a23      	ldr	r3, [r4, #32]
 80188e4:	6962      	ldr	r2, [r4, #20]
 80188e6:	6918      	ldr	r0, [r3, #16]
 80188e8:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 80188ec:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80188f0:	6819      	ldr	r1, [r3, #0]
 80188f2:	f7f8 fc47 	bl	8011184 <uxr_buffer_delete_entity>
 80188f6:	6a23      	ldr	r3, [r4, #32]
 80188f8:	6922      	ldr	r2, [r4, #16]
 80188fa:	4680      	mov	r8, r0
 80188fc:	6918      	ldr	r0, [r3, #16]
 80188fe:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8018902:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8018906:	6819      	ldr	r1, [r3, #0]
 8018908:	f7f8 fc3c 	bl	8011184 <uxr_buffer_delete_entity>
 801890c:	4607      	mov	r7, r0
 801890e:	6930      	ldr	r0, [r6, #16]
 8018910:	4642      	mov	r2, r8
 8018912:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8018916:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 801891a:	f7f7 fb57 	bl	800ffcc <run_xrce_session>
 801891e:	4604      	mov	r4, r0
 8018920:	6930      	ldr	r0, [r6, #16]
 8018922:	463a      	mov	r2, r7
 8018924:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8018928:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 801892c:	f7f7 fb4e 	bl	800ffcc <run_xrce_session>
 8018930:	4004      	ands	r4, r0
 8018932:	f084 0401 	eor.w	r4, r4, #1
 8018936:	b2e4      	uxtb	r4, r4
 8018938:	4628      	mov	r0, r5
 801893a:	0064      	lsls	r4, r4, #1
 801893c:	f7f7 f9fa 	bl	800fd34 <rmw_uxrce_fini_subscription_memory>
 8018940:	e7aa      	b.n	8018898 <rmw_destroy_subscription+0x14>
 8018942:	bf00      	nop

08018944 <rmw_take_with_info>:
 8018944:	b5f0      	push	{r4, r5, r6, r7, lr}
 8018946:	4604      	mov	r4, r0
 8018948:	6800      	ldr	r0, [r0, #0]
 801894a:	b089      	sub	sp, #36	@ 0x24
 801894c:	460f      	mov	r7, r1
 801894e:	4615      	mov	r5, r2
 8018950:	b128      	cbz	r0, 801895e <rmw_take_with_info+0x1a>
 8018952:	4b23      	ldr	r3, [pc, #140]	@ (80189e0 <rmw_take_with_info+0x9c>)
 8018954:	6819      	ldr	r1, [r3, #0]
 8018956:	f7e7 fc43 	bl	80001e0 <strcmp>
 801895a:	2800      	cmp	r0, #0
 801895c:	d13d      	bne.n	80189da <rmw_take_with_info+0x96>
 801895e:	6864      	ldr	r4, [r4, #4]
 8018960:	b1fd      	cbz	r5, 80189a2 <rmw_take_with_info+0x5e>
 8018962:	2300      	movs	r3, #0
 8018964:	702b      	strb	r3, [r5, #0]
 8018966:	f7f7 fab3 	bl	800fed0 <rmw_uxrce_clean_expired_static_input_buffer>
 801896a:	4620      	mov	r0, r4
 801896c:	f7f7 fa88 	bl	800fe80 <rmw_uxrce_find_static_input_buffer_by_owner>
 8018970:	4606      	mov	r6, r0
 8018972:	b1e8      	cbz	r0, 80189b0 <rmw_take_with_info+0x6c>
 8018974:	6881      	ldr	r1, [r0, #8]
 8018976:	4668      	mov	r0, sp
 8018978:	f8d1 2810 	ldr.w	r2, [r1, #2064]	@ 0x810
 801897c:	3110      	adds	r1, #16
 801897e:	f7f5 fc07 	bl	800e190 <ucdr_init_buffer>
 8018982:	69a3      	ldr	r3, [r4, #24]
 8018984:	4639      	mov	r1, r7
 8018986:	68db      	ldr	r3, [r3, #12]
 8018988:	4668      	mov	r0, sp
 801898a:	4798      	blx	r3
 801898c:	4631      	mov	r1, r6
 801898e:	4604      	mov	r4, r0
 8018990:	4814      	ldr	r0, [pc, #80]	@ (80189e4 <rmw_take_with_info+0xa0>)
 8018992:	f7ff f89f 	bl	8017ad4 <put_memory>
 8018996:	702c      	strb	r4, [r5, #0]
 8018998:	f084 0001 	eor.w	r0, r4, #1
 801899c:	b2c0      	uxtb	r0, r0
 801899e:	b009      	add	sp, #36	@ 0x24
 80189a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80189a2:	f7f7 fa95 	bl	800fed0 <rmw_uxrce_clean_expired_static_input_buffer>
 80189a6:	4620      	mov	r0, r4
 80189a8:	f7f7 fa6a 	bl	800fe80 <rmw_uxrce_find_static_input_buffer_by_owner>
 80189ac:	4605      	mov	r5, r0
 80189ae:	b910      	cbnz	r0, 80189b6 <rmw_take_with_info+0x72>
 80189b0:	2001      	movs	r0, #1
 80189b2:	b009      	add	sp, #36	@ 0x24
 80189b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80189b6:	68a9      	ldr	r1, [r5, #8]
 80189b8:	4668      	mov	r0, sp
 80189ba:	f8d1 2810 	ldr.w	r2, [r1, #2064]	@ 0x810
 80189be:	3110      	adds	r1, #16
 80189c0:	f7f5 fbe6 	bl	800e190 <ucdr_init_buffer>
 80189c4:	69a3      	ldr	r3, [r4, #24]
 80189c6:	4639      	mov	r1, r7
 80189c8:	68db      	ldr	r3, [r3, #12]
 80189ca:	4668      	mov	r0, sp
 80189cc:	4798      	blx	r3
 80189ce:	4629      	mov	r1, r5
 80189d0:	4604      	mov	r4, r0
 80189d2:	4804      	ldr	r0, [pc, #16]	@ (80189e4 <rmw_take_with_info+0xa0>)
 80189d4:	f7ff f87e 	bl	8017ad4 <put_memory>
 80189d8:	e7de      	b.n	8018998 <rmw_take_with_info+0x54>
 80189da:	200c      	movs	r0, #12
 80189dc:	b009      	add	sp, #36	@ 0x24
 80189de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80189e0:	080205d4 	.word	0x080205d4
 80189e4:	2000e948 	.word	0x2000e948

080189e8 <rmw_uxrce_transport_init>:
 80189e8:	b508      	push	{r3, lr}
 80189ea:	b108      	cbz	r0, 80189f0 <rmw_uxrce_transport_init+0x8>
 80189ec:	f100 0210 	add.w	r2, r0, #16
 80189f0:	b139      	cbz	r1, 8018a02 <rmw_uxrce_transport_init+0x1a>
 80189f2:	6949      	ldr	r1, [r1, #20]
 80189f4:	4610      	mov	r0, r2
 80189f6:	f001 f8fd 	bl	8019bf4 <uxr_init_custom_transport>
 80189fa:	f080 0001 	eor.w	r0, r0, #1
 80189fe:	b2c0      	uxtb	r0, r0
 8018a00:	bd08      	pop	{r3, pc}
 8018a02:	4b04      	ldr	r3, [pc, #16]	@ (8018a14 <rmw_uxrce_transport_init+0x2c>)
 8018a04:	4610      	mov	r0, r2
 8018a06:	6859      	ldr	r1, [r3, #4]
 8018a08:	f001 f8f4 	bl	8019bf4 <uxr_init_custom_transport>
 8018a0c:	f080 0001 	eor.w	r0, r0, #1
 8018a10:	b2c0      	uxtb	r0, r0
 8018a12:	bd08      	pop	{r3, pc}
 8018a14:	2000c688 	.word	0x2000c688

08018a18 <rmw_wait>:
 8018a18:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8018a1c:	b089      	sub	sp, #36	@ 0x24
 8018a1e:	4607      	mov	r7, r0
 8018a20:	9c12      	ldr	r4, [sp, #72]	@ 0x48
 8018a22:	460e      	mov	r6, r1
 8018a24:	4698      	mov	r8, r3
 8018a26:	4691      	mov	r9, r2
 8018a28:	2a00      	cmp	r2, #0
 8018a2a:	f000 811e 	beq.w	8018c6a <rmw_wait+0x252>
 8018a2e:	2c00      	cmp	r4, #0
 8018a30:	f000 80ef 	beq.w	8018c12 <rmw_wait+0x1fa>
 8018a34:	4bb5      	ldr	r3, [pc, #724]	@ (8018d0c <rmw_wait+0x2f4>)
 8018a36:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8018a38:	ad04      	add	r5, sp, #16
 8018a3a:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8018a3e:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 8018a42:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8018a46:	f7fe fe6b 	bl	8017720 <rmw_time_equal>
 8018a4a:	2800      	cmp	r0, #0
 8018a4c:	f000 811b 	beq.w	8018c86 <rmw_wait+0x26e>
 8018a50:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8018a54:	f7f7 fa3c 	bl	800fed0 <rmw_uxrce_clean_expired_static_input_buffer>
 8018a58:	4bad      	ldr	r3, [pc, #692]	@ (8018d10 <rmw_wait+0x2f8>)
 8018a5a:	681c      	ldr	r4, [r3, #0]
 8018a5c:	b14c      	cbz	r4, 8018a72 <rmw_wait+0x5a>
 8018a5e:	4623      	mov	r3, r4
 8018a60:	2100      	movs	r1, #0
 8018a62:	e9d3 3201 	ldrd	r3, r2, [r3, #4]
 8018a66:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8018a6a:	f882 15a4 	strb.w	r1, [r2, #1444]	@ 0x5a4
 8018a6e:	2b00      	cmp	r3, #0
 8018a70:	d1f7      	bne.n	8018a62 <rmw_wait+0x4a>
 8018a72:	f1b9 0f00 	cmp.w	r9, #0
 8018a76:	d011      	beq.n	8018a9c <rmw_wait+0x84>
 8018a78:	f8d9 1000 	ldr.w	r1, [r9]
 8018a7c:	b171      	cbz	r1, 8018a9c <rmw_wait+0x84>
 8018a7e:	f8d9 c004 	ldr.w	ip, [r9, #4]
 8018a82:	2300      	movs	r3, #0
 8018a84:	2001      	movs	r0, #1
 8018a86:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 8018a8a:	6f92      	ldr	r2, [r2, #120]	@ 0x78
 8018a8c:	6912      	ldr	r2, [r2, #16]
 8018a8e:	3301      	adds	r3, #1
 8018a90:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8018a94:	4299      	cmp	r1, r3
 8018a96:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 8018a9a:	d1f4      	bne.n	8018a86 <rmw_wait+0x6e>
 8018a9c:	f1b8 0f00 	cmp.w	r8, #0
 8018aa0:	f000 8109 	beq.w	8018cb6 <rmw_wait+0x29e>
 8018aa4:	f8d8 1000 	ldr.w	r1, [r8]
 8018aa8:	2900      	cmp	r1, #0
 8018aaa:	f000 8116 	beq.w	8018cda <rmw_wait+0x2c2>
 8018aae:	f8d8 c004 	ldr.w	ip, [r8, #4]
 8018ab2:	2300      	movs	r3, #0
 8018ab4:	2001      	movs	r0, #1
 8018ab6:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 8018aba:	6f92      	ldr	r2, [r2, #120]	@ 0x78
 8018abc:	6912      	ldr	r2, [r2, #16]
 8018abe:	3301      	adds	r3, #1
 8018ac0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8018ac4:	4299      	cmp	r1, r3
 8018ac6:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 8018aca:	d1f4      	bne.n	8018ab6 <rmw_wait+0x9e>
 8018acc:	2f00      	cmp	r7, #0
 8018ace:	f000 8114 	beq.w	8018cfa <rmw_wait+0x2e2>
 8018ad2:	6839      	ldr	r1, [r7, #0]
 8018ad4:	b171      	cbz	r1, 8018af4 <rmw_wait+0xdc>
 8018ad6:	f8d7 c004 	ldr.w	ip, [r7, #4]
 8018ada:	2300      	movs	r3, #0
 8018adc:	2001      	movs	r0, #1
 8018ade:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 8018ae2:	6a12      	ldr	r2, [r2, #32]
 8018ae4:	6912      	ldr	r2, [r2, #16]
 8018ae6:	3301      	adds	r3, #1
 8018ae8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8018aec:	4299      	cmp	r1, r3
 8018aee:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 8018af2:	d1f4      	bne.n	8018ade <rmw_wait+0xc6>
 8018af4:	b344      	cbz	r4, 8018b48 <rmw_wait+0x130>
 8018af6:	4622      	mov	r2, r4
 8018af8:	2300      	movs	r3, #0
 8018afa:	e9d2 2101 	ldrd	r2, r1, [r2, #4]
 8018afe:	f501 5180 	add.w	r1, r1, #4096	@ 0x1000
 8018b02:	f891 15a4 	ldrb.w	r1, [r1, #1444]	@ 0x5a4
 8018b06:	440b      	add	r3, r1
 8018b08:	b2db      	uxtb	r3, r3
 8018b0a:	2a00      	cmp	r2, #0
 8018b0c:	d1f5      	bne.n	8018afa <rmw_wait+0xe2>
 8018b0e:	2b00      	cmp	r3, #0
 8018b10:	d075      	beq.n	8018bfe <rmw_wait+0x1e6>
 8018b12:	1c6a      	adds	r2, r5, #1
 8018b14:	d00d      	beq.n	8018b32 <rmw_wait+0x11a>
 8018b16:	ee07 5a90 	vmov	s15, r5
 8018b1a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8018b1e:	ee07 3a90 	vmov	s15, r3
 8018b22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8018b26:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8018b2a:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 8018b2e:	ee17 5a90 	vmov	r5, s15
 8018b32:	68a0      	ldr	r0, [r4, #8]
 8018b34:	f500 5380 	add.w	r3, r0, #4096	@ 0x1000
 8018b38:	f893 35a4 	ldrb.w	r3, [r3, #1444]	@ 0x5a4
 8018b3c:	2b00      	cmp	r3, #0
 8018b3e:	f040 808a 	bne.w	8018c56 <rmw_wait+0x23e>
 8018b42:	6864      	ldr	r4, [r4, #4]
 8018b44:	2c00      	cmp	r4, #0
 8018b46:	d1f4      	bne.n	8018b32 <rmw_wait+0x11a>
 8018b48:	f1b9 0f00 	cmp.w	r9, #0
 8018b4c:	f000 80c3 	beq.w	8018cd6 <rmw_wait+0x2be>
 8018b50:	f8d9 5000 	ldr.w	r5, [r9]
 8018b54:	b185      	cbz	r5, 8018b78 <rmw_wait+0x160>
 8018b56:	2400      	movs	r4, #0
 8018b58:	4625      	mov	r5, r4
 8018b5a:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8018b5e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8018b62:	f7f7 f98d 	bl	800fe80 <rmw_uxrce_find_static_input_buffer_by_owner>
 8018b66:	2800      	cmp	r0, #0
 8018b68:	d06d      	beq.n	8018c46 <rmw_wait+0x22e>
 8018b6a:	f8d9 3000 	ldr.w	r3, [r9]
 8018b6e:	3401      	adds	r4, #1
 8018b70:	42a3      	cmp	r3, r4
 8018b72:	f04f 0501 	mov.w	r5, #1
 8018b76:	d8f0      	bhi.n	8018b5a <rmw_wait+0x142>
 8018b78:	f1b8 0f00 	cmp.w	r8, #0
 8018b7c:	d012      	beq.n	8018ba4 <rmw_wait+0x18c>
 8018b7e:	f8d8 1000 	ldr.w	r1, [r8]
 8018b82:	2400      	movs	r4, #0
 8018b84:	b171      	cbz	r1, 8018ba4 <rmw_wait+0x18c>
 8018b86:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8018b8a:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8018b8e:	f7f7 f977 	bl	800fe80 <rmw_uxrce_find_static_input_buffer_by_owner>
 8018b92:	2800      	cmp	r0, #0
 8018b94:	d047      	beq.n	8018c26 <rmw_wait+0x20e>
 8018b96:	f8d8 3000 	ldr.w	r3, [r8]
 8018b9a:	3401      	adds	r4, #1
 8018b9c:	42a3      	cmp	r3, r4
 8018b9e:	f04f 0501 	mov.w	r5, #1
 8018ba2:	d8f0      	bhi.n	8018b86 <rmw_wait+0x16e>
 8018ba4:	b17f      	cbz	r7, 8018bc6 <rmw_wait+0x1ae>
 8018ba6:	683b      	ldr	r3, [r7, #0]
 8018ba8:	2400      	movs	r4, #0
 8018baa:	b163      	cbz	r3, 8018bc6 <rmw_wait+0x1ae>
 8018bac:	687b      	ldr	r3, [r7, #4]
 8018bae:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8018bb2:	f7f7 f965 	bl	800fe80 <rmw_uxrce_find_static_input_buffer_by_owner>
 8018bb6:	2800      	cmp	r0, #0
 8018bb8:	d03d      	beq.n	8018c36 <rmw_wait+0x21e>
 8018bba:	683b      	ldr	r3, [r7, #0]
 8018bbc:	3401      	adds	r4, #1
 8018bbe:	42a3      	cmp	r3, r4
 8018bc0:	f04f 0501 	mov.w	r5, #1
 8018bc4:	d8f2      	bhi.n	8018bac <rmw_wait+0x194>
 8018bc6:	b1a6      	cbz	r6, 8018bf2 <rmw_wait+0x1da>
 8018bc8:	6834      	ldr	r4, [r6, #0]
 8018bca:	b194      	cbz	r4, 8018bf2 <rmw_wait+0x1da>
 8018bcc:	2300      	movs	r3, #0
 8018bce:	461f      	mov	r7, r3
 8018bd0:	e004      	b.n	8018bdc <rmw_wait+0x1c4>
 8018bd2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 8018bd6:	3301      	adds	r3, #1
 8018bd8:	429c      	cmp	r4, r3
 8018bda:	d00a      	beq.n	8018bf2 <rmw_wait+0x1da>
 8018bdc:	6870      	ldr	r0, [r6, #4]
 8018bde:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 8018be2:	7c0a      	ldrb	r2, [r1, #16]
 8018be4:	2a00      	cmp	r2, #0
 8018be6:	d0f4      	beq.n	8018bd2 <rmw_wait+0x1ba>
 8018be8:	3301      	adds	r3, #1
 8018bea:	429c      	cmp	r4, r3
 8018bec:	740f      	strb	r7, [r1, #16]
 8018bee:	4615      	mov	r5, r2
 8018bf0:	d1f4      	bne.n	8018bdc <rmw_wait+0x1c4>
 8018bf2:	f085 0001 	eor.w	r0, r5, #1
 8018bf6:	0040      	lsls	r0, r0, #1
 8018bf8:	b009      	add	sp, #36	@ 0x24
 8018bfa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8018bfe:	68a0      	ldr	r0, [r4, #8]
 8018c00:	2100      	movs	r1, #0
 8018c02:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8018c06:	f7f9 f921 	bl	8011e4c <uxr_run_session_timeout>
 8018c0a:	6864      	ldr	r4, [r4, #4]
 8018c0c:	2c00      	cmp	r4, #0
 8018c0e:	d1f6      	bne.n	8018bfe <rmw_wait+0x1e6>
 8018c10:	e79a      	b.n	8018b48 <rmw_wait+0x130>
 8018c12:	f7f7 f95d 	bl	800fed0 <rmw_uxrce_clean_expired_static_input_buffer>
 8018c16:	4b3e      	ldr	r3, [pc, #248]	@ (8018d10 <rmw_wait+0x2f8>)
 8018c18:	681c      	ldr	r4, [r3, #0]
 8018c1a:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8018c1e:	2c00      	cmp	r4, #0
 8018c20:	f47f af1d 	bne.w	8018a5e <rmw_wait+0x46>
 8018c24:	e728      	b.n	8018a78 <rmw_wait+0x60>
 8018c26:	e9d8 3200 	ldrd	r3, r2, [r8]
 8018c2a:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 8018c2e:	3401      	adds	r4, #1
 8018c30:	429c      	cmp	r4, r3
 8018c32:	d3a8      	bcc.n	8018b86 <rmw_wait+0x16e>
 8018c34:	e7b6      	b.n	8018ba4 <rmw_wait+0x18c>
 8018c36:	e9d7 3200 	ldrd	r3, r2, [r7]
 8018c3a:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 8018c3e:	3401      	adds	r4, #1
 8018c40:	42a3      	cmp	r3, r4
 8018c42:	d8b3      	bhi.n	8018bac <rmw_wait+0x194>
 8018c44:	e7bf      	b.n	8018bc6 <rmw_wait+0x1ae>
 8018c46:	e9d9 3200 	ldrd	r3, r2, [r9]
 8018c4a:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 8018c4e:	3401      	adds	r4, #1
 8018c50:	42a3      	cmp	r3, r4
 8018c52:	d882      	bhi.n	8018b5a <rmw_wait+0x142>
 8018c54:	e790      	b.n	8018b78 <rmw_wait+0x160>
 8018c56:	4629      	mov	r1, r5
 8018c58:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8018c5c:	f7f9 f910 	bl	8011e80 <uxr_run_session_until_data>
 8018c60:	6864      	ldr	r4, [r4, #4]
 8018c62:	2c00      	cmp	r4, #0
 8018c64:	f47f af65 	bne.w	8018b32 <rmw_wait+0x11a>
 8018c68:	e76e      	b.n	8018b48 <rmw_wait+0x130>
 8018c6a:	b1f3      	cbz	r3, 8018caa <rmw_wait+0x292>
 8018c6c:	2c00      	cmp	r4, #0
 8018c6e:	f47f aee1 	bne.w	8018a34 <rmw_wait+0x1c>
 8018c72:	f7f7 f92d 	bl	800fed0 <rmw_uxrce_clean_expired_static_input_buffer>
 8018c76:	4b26      	ldr	r3, [pc, #152]	@ (8018d10 <rmw_wait+0x2f8>)
 8018c78:	681c      	ldr	r4, [r3, #0]
 8018c7a:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8018c7e:	2c00      	cmp	r4, #0
 8018c80:	f47f aeed 	bne.w	8018a5e <rmw_wait+0x46>
 8018c84:	e70a      	b.n	8018a9c <rmw_wait+0x84>
 8018c86:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8018c8a:	f7fe fd9d 	bl	80177c8 <rmw_time_total_nsec>
 8018c8e:	4a21      	ldr	r2, [pc, #132]	@ (8018d14 <rmw_wait+0x2fc>)
 8018c90:	2300      	movs	r3, #0
 8018c92:	f7e8 f861 	bl	8000d58 <__aeabi_uldivmod>
 8018c96:	f1b0 4f00 	cmp.w	r0, #2147483648	@ 0x80000000
 8018c9a:	f171 0100 	sbcs.w	r1, r1, #0
 8018c9e:	4605      	mov	r5, r0
 8018ca0:	f6ff aed8 	blt.w	8018a54 <rmw_wait+0x3c>
 8018ca4:	f06f 4500 	mvn.w	r5, #2147483648	@ 0x80000000
 8018ca8:	e6d4      	b.n	8018a54 <rmw_wait+0x3c>
 8018caa:	2800      	cmp	r0, #0
 8018cac:	d1de      	bne.n	8018c6c <rmw_wait+0x254>
 8018cae:	2900      	cmp	r1, #0
 8018cb0:	d1dc      	bne.n	8018c6c <rmw_wait+0x254>
 8018cb2:	4608      	mov	r0, r1
 8018cb4:	e7a0      	b.n	8018bf8 <rmw_wait+0x1e0>
 8018cb6:	2f00      	cmp	r7, #0
 8018cb8:	f47f af0b 	bne.w	8018ad2 <rmw_wait+0xba>
 8018cbc:	2c00      	cmp	r4, #0
 8018cbe:	f47f af1a 	bne.w	8018af6 <rmw_wait+0xde>
 8018cc2:	f1b9 0f00 	cmp.w	r9, #0
 8018cc6:	d027      	beq.n	8018d18 <rmw_wait+0x300>
 8018cc8:	f8d9 3000 	ldr.w	r3, [r9]
 8018ccc:	4625      	mov	r5, r4
 8018cce:	2b00      	cmp	r3, #0
 8018cd0:	f47f af41 	bne.w	8018b56 <rmw_wait+0x13e>
 8018cd4:	e777      	b.n	8018bc6 <rmw_wait+0x1ae>
 8018cd6:	464d      	mov	r5, r9
 8018cd8:	e74e      	b.n	8018b78 <rmw_wait+0x160>
 8018cda:	2f00      	cmp	r7, #0
 8018cdc:	f47f aef9 	bne.w	8018ad2 <rmw_wait+0xba>
 8018ce0:	2c00      	cmp	r4, #0
 8018ce2:	f47f af08 	bne.w	8018af6 <rmw_wait+0xde>
 8018ce6:	f1b9 0f00 	cmp.w	r9, #0
 8018cea:	d015      	beq.n	8018d18 <rmw_wait+0x300>
 8018cec:	f8d9 3000 	ldr.w	r3, [r9]
 8018cf0:	2b00      	cmp	r3, #0
 8018cf2:	f47f af30 	bne.w	8018b56 <rmw_wait+0x13e>
 8018cf6:	2500      	movs	r5, #0
 8018cf8:	e743      	b.n	8018b82 <rmw_wait+0x16a>
 8018cfa:	2c00      	cmp	r4, #0
 8018cfc:	f47f aefb 	bne.w	8018af6 <rmw_wait+0xde>
 8018d00:	f1b9 0f00 	cmp.w	r9, #0
 8018d04:	f47f af24 	bne.w	8018b50 <rmw_wait+0x138>
 8018d08:	e7f5      	b.n	8018cf6 <rmw_wait+0x2de>
 8018d0a:	bf00      	nop
 8018d0c:	0801f408 	.word	0x0801f408
 8018d10:	20010fe8 	.word	0x20010fe8
 8018d14:	000f4240 	.word	0x000f4240
 8018d18:	464d      	mov	r5, r9
 8018d1a:	e754      	b.n	8018bc6 <rmw_wait+0x1ae>

08018d1c <rmw_create_wait_set>:
 8018d1c:	b508      	push	{r3, lr}
 8018d1e:	4803      	ldr	r0, [pc, #12]	@ (8018d2c <rmw_create_wait_set+0x10>)
 8018d20:	f7fe fec8 	bl	8017ab4 <get_memory>
 8018d24:	b108      	cbz	r0, 8018d2a <rmw_create_wait_set+0xe>
 8018d26:	6880      	ldr	r0, [r0, #8]
 8018d28:	3010      	adds	r0, #16
 8018d2a:	bd08      	pop	{r3, pc}
 8018d2c:	2000c7a4 	.word	0x2000c7a4

08018d30 <rmw_destroy_wait_set>:
 8018d30:	b508      	push	{r3, lr}
 8018d32:	4b08      	ldr	r3, [pc, #32]	@ (8018d54 <rmw_destroy_wait_set+0x24>)
 8018d34:	6819      	ldr	r1, [r3, #0]
 8018d36:	b911      	cbnz	r1, 8018d3e <rmw_destroy_wait_set+0xe>
 8018d38:	e00a      	b.n	8018d50 <rmw_destroy_wait_set+0x20>
 8018d3a:	6849      	ldr	r1, [r1, #4]
 8018d3c:	b141      	cbz	r1, 8018d50 <rmw_destroy_wait_set+0x20>
 8018d3e:	688b      	ldr	r3, [r1, #8]
 8018d40:	3310      	adds	r3, #16
 8018d42:	4298      	cmp	r0, r3
 8018d44:	d1f9      	bne.n	8018d3a <rmw_destroy_wait_set+0xa>
 8018d46:	4803      	ldr	r0, [pc, #12]	@ (8018d54 <rmw_destroy_wait_set+0x24>)
 8018d48:	f7fe fec4 	bl	8017ad4 <put_memory>
 8018d4c:	2000      	movs	r0, #0
 8018d4e:	bd08      	pop	{r3, pc}
 8018d50:	2001      	movs	r0, #1
 8018d52:	bd08      	pop	{r3, pc}
 8018d54:	2000c7a4 	.word	0x2000c7a4

08018d58 <rosidl_runtime_c__String__init>:
 8018d58:	b1b0      	cbz	r0, 8018d88 <rosidl_runtime_c__String__init+0x30>
 8018d5a:	b510      	push	{r4, lr}
 8018d5c:	b086      	sub	sp, #24
 8018d5e:	4604      	mov	r4, r0
 8018d60:	a801      	add	r0, sp, #4
 8018d62:	f7f6 fbb1 	bl	800f4c8 <rcutils_get_default_allocator>
 8018d66:	9b01      	ldr	r3, [sp, #4]
 8018d68:	9905      	ldr	r1, [sp, #20]
 8018d6a:	2001      	movs	r0, #1
 8018d6c:	4798      	blx	r3
 8018d6e:	6020      	str	r0, [r4, #0]
 8018d70:	b138      	cbz	r0, 8018d82 <rosidl_runtime_c__String__init+0x2a>
 8018d72:	2200      	movs	r2, #0
 8018d74:	2301      	movs	r3, #1
 8018d76:	7002      	strb	r2, [r0, #0]
 8018d78:	4618      	mov	r0, r3
 8018d7a:	e9c4 2301 	strd	r2, r3, [r4, #4]
 8018d7e:	b006      	add	sp, #24
 8018d80:	bd10      	pop	{r4, pc}
 8018d82:	2000      	movs	r0, #0
 8018d84:	b006      	add	sp, #24
 8018d86:	bd10      	pop	{r4, pc}
 8018d88:	2000      	movs	r0, #0
 8018d8a:	4770      	bx	lr

08018d8c <rosidl_runtime_c__String__fini>:
 8018d8c:	b320      	cbz	r0, 8018dd8 <rosidl_runtime_c__String__fini+0x4c>
 8018d8e:	b510      	push	{r4, lr}
 8018d90:	6803      	ldr	r3, [r0, #0]
 8018d92:	b086      	sub	sp, #24
 8018d94:	4604      	mov	r4, r0
 8018d96:	b173      	cbz	r3, 8018db6 <rosidl_runtime_c__String__fini+0x2a>
 8018d98:	6883      	ldr	r3, [r0, #8]
 8018d9a:	b1f3      	cbz	r3, 8018dda <rosidl_runtime_c__String__fini+0x4e>
 8018d9c:	a801      	add	r0, sp, #4
 8018d9e:	f7f6 fb93 	bl	800f4c8 <rcutils_get_default_allocator>
 8018da2:	9b02      	ldr	r3, [sp, #8]
 8018da4:	9905      	ldr	r1, [sp, #20]
 8018da6:	6820      	ldr	r0, [r4, #0]
 8018da8:	4798      	blx	r3
 8018daa:	2300      	movs	r3, #0
 8018dac:	e9c4 3300 	strd	r3, r3, [r4]
 8018db0:	60a3      	str	r3, [r4, #8]
 8018db2:	b006      	add	sp, #24
 8018db4:	bd10      	pop	{r4, pc}
 8018db6:	6843      	ldr	r3, [r0, #4]
 8018db8:	b9db      	cbnz	r3, 8018df2 <rosidl_runtime_c__String__fini+0x66>
 8018dba:	6883      	ldr	r3, [r0, #8]
 8018dbc:	2b00      	cmp	r3, #0
 8018dbe:	d0f8      	beq.n	8018db2 <rosidl_runtime_c__String__fini+0x26>
 8018dc0:	4b12      	ldr	r3, [pc, #72]	@ (8018e0c <rosidl_runtime_c__String__fini+0x80>)
 8018dc2:	4813      	ldr	r0, [pc, #76]	@ (8018e10 <rosidl_runtime_c__String__fini+0x84>)
 8018dc4:	681b      	ldr	r3, [r3, #0]
 8018dc6:	2251      	movs	r2, #81	@ 0x51
 8018dc8:	68db      	ldr	r3, [r3, #12]
 8018dca:	2101      	movs	r1, #1
 8018dcc:	f003 fd3a 	bl	801c844 <fwrite>
 8018dd0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8018dd4:	f003 f9f6 	bl	801c1c4 <exit>
 8018dd8:	4770      	bx	lr
 8018dda:	4b0c      	ldr	r3, [pc, #48]	@ (8018e0c <rosidl_runtime_c__String__fini+0x80>)
 8018ddc:	480d      	ldr	r0, [pc, #52]	@ (8018e14 <rosidl_runtime_c__String__fini+0x88>)
 8018dde:	681b      	ldr	r3, [r3, #0]
 8018de0:	224c      	movs	r2, #76	@ 0x4c
 8018de2:	68db      	ldr	r3, [r3, #12]
 8018de4:	2101      	movs	r1, #1
 8018de6:	f003 fd2d 	bl	801c844 <fwrite>
 8018dea:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8018dee:	f003 f9e9 	bl	801c1c4 <exit>
 8018df2:	4b06      	ldr	r3, [pc, #24]	@ (8018e0c <rosidl_runtime_c__String__fini+0x80>)
 8018df4:	4808      	ldr	r0, [pc, #32]	@ (8018e18 <rosidl_runtime_c__String__fini+0x8c>)
 8018df6:	681b      	ldr	r3, [r3, #0]
 8018df8:	224e      	movs	r2, #78	@ 0x4e
 8018dfa:	68db      	ldr	r3, [r3, #12]
 8018dfc:	2101      	movs	r1, #1
 8018dfe:	f003 fd21 	bl	801c844 <fwrite>
 8018e02:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8018e06:	f003 f9dd 	bl	801c1c4 <exit>
 8018e0a:	bf00      	nop
 8018e0c:	20002ec8 	.word	0x20002ec8
 8018e10:	0801fd20 	.word	0x0801fd20
 8018e14:	0801fc80 	.word	0x0801fc80
 8018e18:	0801fcd0 	.word	0x0801fcd0

08018e1c <std_msgs__msg__Header__get_type_hash>:
 8018e1c:	4800      	ldr	r0, [pc, #0]	@ (8018e20 <std_msgs__msg__Header__get_type_hash+0x4>)
 8018e1e:	4770      	bx	lr
 8018e20:	2000125c 	.word	0x2000125c

08018e24 <std_msgs__msg__Header__get_type_description>:
 8018e24:	b510      	push	{r4, lr}
 8018e26:	4c08      	ldr	r4, [pc, #32]	@ (8018e48 <std_msgs__msg__Header__get_type_description+0x24>)
 8018e28:	7820      	ldrb	r0, [r4, #0]
 8018e2a:	b108      	cbz	r0, 8018e30 <std_msgs__msg__Header__get_type_description+0xc>
 8018e2c:	4807      	ldr	r0, [pc, #28]	@ (8018e4c <std_msgs__msg__Header__get_type_description+0x28>)
 8018e2e:	bd10      	pop	{r4, pc}
 8018e30:	f000 f93c 	bl	80190ac <builtin_interfaces__msg__Time__get_type_description>
 8018e34:	300c      	adds	r0, #12
 8018e36:	c807      	ldmia	r0, {r0, r1, r2}
 8018e38:	4b05      	ldr	r3, [pc, #20]	@ (8018e50 <std_msgs__msg__Header__get_type_description+0x2c>)
 8018e3a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8018e3e:	2301      	movs	r3, #1
 8018e40:	4802      	ldr	r0, [pc, #8]	@ (8018e4c <std_msgs__msg__Header__get_type_description+0x28>)
 8018e42:	7023      	strb	r3, [r4, #0]
 8018e44:	bd10      	pop	{r4, pc}
 8018e46:	bf00      	nop
 8018e48:	20011319 	.word	0x20011319
 8018e4c:	08020608 	.word	0x08020608
 8018e50:	200013d4 	.word	0x200013d4

08018e54 <std_msgs__msg__Header__get_individual_type_description_source>:
 8018e54:	4800      	ldr	r0, [pc, #0]	@ (8018e58 <std_msgs__msg__Header__get_individual_type_description_source+0x4>)
 8018e56:	4770      	bx	lr
 8018e58:	080205e4 	.word	0x080205e4

08018e5c <std_msgs__msg__Header__get_type_description_sources>:
 8018e5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018e5e:	4e0f      	ldr	r6, [pc, #60]	@ (8018e9c <std_msgs__msg__Header__get_type_description_sources+0x40>)
 8018e60:	7837      	ldrb	r7, [r6, #0]
 8018e62:	b10f      	cbz	r7, 8018e68 <std_msgs__msg__Header__get_type_description_sources+0xc>
 8018e64:	480e      	ldr	r0, [pc, #56]	@ (8018ea0 <std_msgs__msg__Header__get_type_description_sources+0x44>)
 8018e66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018e68:	4d0e      	ldr	r5, [pc, #56]	@ (8018ea4 <std_msgs__msg__Header__get_type_description_sources+0x48>)
 8018e6a:	4c0f      	ldr	r4, [pc, #60]	@ (8018ea8 <std_msgs__msg__Header__get_type_description_sources+0x4c>)
 8018e6c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8018e6e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018e70:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8018e72:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018e74:	682b      	ldr	r3, [r5, #0]
 8018e76:	f844 3b04 	str.w	r3, [r4], #4
 8018e7a:	4638      	mov	r0, r7
 8018e7c:	f000 f922 	bl	80190c4 <builtin_interfaces__msg__Time__get_individual_type_description_source>
 8018e80:	2301      	movs	r3, #1
 8018e82:	4684      	mov	ip, r0
 8018e84:	7033      	strb	r3, [r6, #0]
 8018e86:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018e8a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018e8c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018e90:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018e92:	f8dc 3000 	ldr.w	r3, [ip]
 8018e96:	4802      	ldr	r0, [pc, #8]	@ (8018ea0 <std_msgs__msg__Header__get_type_description_sources+0x44>)
 8018e98:	6023      	str	r3, [r4, #0]
 8018e9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018e9c:	20011318 	.word	0x20011318
 8018ea0:	080205d8 	.word	0x080205d8
 8018ea4:	080205e4 	.word	0x080205e4
 8018ea8:	200112d0 	.word	0x200112d0

08018eac <std_msgs__msg__Header__init>:
 8018eac:	b1d8      	cbz	r0, 8018ee6 <std_msgs__msg__Header__init+0x3a>
 8018eae:	b538      	push	{r3, r4, r5, lr}
 8018eb0:	4604      	mov	r4, r0
 8018eb2:	f000 f927 	bl	8019104 <builtin_interfaces__msg__Time__init>
 8018eb6:	b130      	cbz	r0, 8018ec6 <std_msgs__msg__Header__init+0x1a>
 8018eb8:	f104 0508 	add.w	r5, r4, #8
 8018ebc:	4628      	mov	r0, r5
 8018ebe:	f7ff ff4b 	bl	8018d58 <rosidl_runtime_c__String__init>
 8018ec2:	b148      	cbz	r0, 8018ed8 <std_msgs__msg__Header__init+0x2c>
 8018ec4:	bd38      	pop	{r3, r4, r5, pc}
 8018ec6:	4620      	mov	r0, r4
 8018ec8:	f000 f920 	bl	801910c <builtin_interfaces__msg__Time__fini>
 8018ecc:	f104 0008 	add.w	r0, r4, #8
 8018ed0:	f7ff ff5c 	bl	8018d8c <rosidl_runtime_c__String__fini>
 8018ed4:	2000      	movs	r0, #0
 8018ed6:	bd38      	pop	{r3, r4, r5, pc}
 8018ed8:	4620      	mov	r0, r4
 8018eda:	f000 f917 	bl	801910c <builtin_interfaces__msg__Time__fini>
 8018ede:	4628      	mov	r0, r5
 8018ee0:	f7ff ff54 	bl	8018d8c <rosidl_runtime_c__String__fini>
 8018ee4:	e7f6      	b.n	8018ed4 <std_msgs__msg__Header__init+0x28>
 8018ee6:	2000      	movs	r0, #0
 8018ee8:	4770      	bx	lr
 8018eea:	bf00      	nop

08018eec <std_msgs__msg__Header__fini>:
 8018eec:	b148      	cbz	r0, 8018f02 <std_msgs__msg__Header__fini+0x16>
 8018eee:	b510      	push	{r4, lr}
 8018ef0:	4604      	mov	r4, r0
 8018ef2:	f000 f90b 	bl	801910c <builtin_interfaces__msg__Time__fini>
 8018ef6:	f104 0008 	add.w	r0, r4, #8
 8018efa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018efe:	f7ff bf45 	b.w	8018d8c <rosidl_runtime_c__String__fini>
 8018f02:	4770      	bx	lr

08018f04 <tf2_msgs__msg__TFMessage__get_type_hash>:
 8018f04:	4800      	ldr	r0, [pc, #0]	@ (8018f08 <tf2_msgs__msg__TFMessage__get_type_hash+0x4>)
 8018f06:	4770      	bx	lr
 8018f08:	200014b4 	.word	0x200014b4

08018f0c <tf2_msgs__msg__TFMessage__get_type_description>:
 8018f0c:	b570      	push	{r4, r5, r6, lr}
 8018f0e:	4e1e      	ldr	r6, [pc, #120]	@ (8018f88 <tf2_msgs__msg__TFMessage__get_type_description+0x7c>)
 8018f10:	7835      	ldrb	r5, [r6, #0]
 8018f12:	b10d      	cbz	r5, 8018f18 <tf2_msgs__msg__TFMessage__get_type_description+0xc>
 8018f14:	481d      	ldr	r0, [pc, #116]	@ (8018f8c <tf2_msgs__msg__TFMessage__get_type_description+0x80>)
 8018f16:	bd70      	pop	{r4, r5, r6, pc}
 8018f18:	4628      	mov	r0, r5
 8018f1a:	f000 f8c7 	bl	80190ac <builtin_interfaces__msg__Time__get_type_description>
 8018f1e:	300c      	adds	r0, #12
 8018f20:	c807      	ldmia	r0, {r0, r1, r2}
 8018f22:	4c1b      	ldr	r4, [pc, #108]	@ (8018f90 <tf2_msgs__msg__TFMessage__get_type_description+0x84>)
 8018f24:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8018f28:	4628      	mov	r0, r5
 8018f2a:	f000 fa0f 	bl	801934c <geometry_msgs__msg__Quaternion__get_type_description>
 8018f2e:	300c      	adds	r0, #12
 8018f30:	c807      	ldmia	r0, {r0, r1, r2}
 8018f32:	f104 0318 	add.w	r3, r4, #24
 8018f36:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8018f3a:	4628      	mov	r0, r5
 8018f3c:	f000 fa36 	bl	80193ac <geometry_msgs__msg__Transform__get_type_description>
 8018f40:	300c      	adds	r0, #12
 8018f42:	c807      	ldmia	r0, {r0, r1, r2}
 8018f44:	f104 0330 	add.w	r3, r4, #48	@ 0x30
 8018f48:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8018f4c:	4628      	mov	r0, r5
 8018f4e:	f000 fab9 	bl	80194c4 <geometry_msgs__msg__TransformStamped__get_type_description>
 8018f52:	300c      	adds	r0, #12
 8018f54:	c807      	ldmia	r0, {r0, r1, r2}
 8018f56:	f104 0348 	add.w	r3, r4, #72	@ 0x48
 8018f5a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8018f5e:	4628      	mov	r0, r5
 8018f60:	f7f7 fca4 	bl	80108ac <geometry_msgs__msg__Vector3__get_type_description>
 8018f64:	300c      	adds	r0, #12
 8018f66:	c807      	ldmia	r0, {r0, r1, r2}
 8018f68:	f104 0360 	add.w	r3, r4, #96	@ 0x60
 8018f6c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8018f70:	4628      	mov	r0, r5
 8018f72:	f7ff ff57 	bl	8018e24 <std_msgs__msg__Header__get_type_description>
 8018f76:	300c      	adds	r0, #12
 8018f78:	c807      	ldmia	r0, {r0, r1, r2}
 8018f7a:	3478      	adds	r4, #120	@ 0x78
 8018f7c:	2301      	movs	r3, #1
 8018f7e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8018f82:	7033      	strb	r3, [r6, #0]
 8018f84:	4801      	ldr	r0, [pc, #4]	@ (8018f8c <tf2_msgs__msg__TFMessage__get_type_description+0x80>)
 8018f86:	bd70      	pop	{r4, r5, r6, pc}
 8018f88:	20011419 	.word	0x20011419
 8018f8c:	0802065c 	.word	0x0802065c
 8018f90:	20001514 	.word	0x20001514

08018f94 <tf2_msgs__msg__TFMessage__get_type_description_sources>:
 8018f94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018f96:	4d35      	ldr	r5, [pc, #212]	@ (801906c <tf2_msgs__msg__TFMessage__get_type_description_sources+0xd8>)
 8018f98:	782e      	ldrb	r6, [r5, #0]
 8018f9a:	b10e      	cbz	r6, 8018fa0 <tf2_msgs__msg__TFMessage__get_type_description_sources+0xc>
 8018f9c:	4834      	ldr	r0, [pc, #208]	@ (8019070 <tf2_msgs__msg__TFMessage__get_type_description_sources+0xdc>)
 8018f9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018fa0:	4f34      	ldr	r7, [pc, #208]	@ (8019074 <tf2_msgs__msg__TFMessage__get_type_description_sources+0xe0>)
 8018fa2:	4c35      	ldr	r4, [pc, #212]	@ (8019078 <tf2_msgs__msg__TFMessage__get_type_description_sources+0xe4>)
 8018fa4:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8018fa6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018fa8:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8018faa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018fac:	683b      	ldr	r3, [r7, #0]
 8018fae:	4627      	mov	r7, r4
 8018fb0:	4630      	mov	r0, r6
 8018fb2:	f847 3b04 	str.w	r3, [r7], #4
 8018fb6:	f000 f885 	bl	80190c4 <builtin_interfaces__msg__Time__get_individual_type_description_source>
 8018fba:	4684      	mov	ip, r0
 8018fbc:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018fc0:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8018fc2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018fc6:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8018fc8:	4630      	mov	r0, r6
 8018fca:	f8dc 3000 	ldr.w	r3, [ip]
 8018fce:	603b      	str	r3, [r7, #0]
 8018fd0:	f000 f9c8 	bl	8019364 <geometry_msgs__msg__Quaternion__get_individual_type_description_source>
 8018fd4:	4684      	mov	ip, r0
 8018fd6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018fda:	f104 0728 	add.w	r7, r4, #40	@ 0x28
 8018fde:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8018fe0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018fe4:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8018fe6:	4630      	mov	r0, r6
 8018fe8:	f8dc 3000 	ldr.w	r3, [ip]
 8018fec:	603b      	str	r3, [r7, #0]
 8018fee:	f000 f9fd 	bl	80193ec <geometry_msgs__msg__Transform__get_individual_type_description_source>
 8018ff2:	4684      	mov	ip, r0
 8018ff4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018ff8:	f104 074c 	add.w	r7, r4, #76	@ 0x4c
 8018ffc:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8018ffe:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8019002:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8019004:	4630      	mov	r0, r6
 8019006:	f8dc 3000 	ldr.w	r3, [ip]
 801900a:	603b      	str	r3, [r7, #0]
 801900c:	f000 fa96 	bl	801953c <geometry_msgs__msg__TransformStamped__get_individual_type_description_source>
 8019010:	4684      	mov	ip, r0
 8019012:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8019016:	f104 0770 	add.w	r7, r4, #112	@ 0x70
 801901a:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 801901c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8019020:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8019022:	4630      	mov	r0, r6
 8019024:	f8dc 3000 	ldr.w	r3, [ip]
 8019028:	603b      	str	r3, [r7, #0]
 801902a:	f7f7 fc4b 	bl	80108c4 <geometry_msgs__msg__Vector3__get_individual_type_description_source>
 801902e:	4684      	mov	ip, r0
 8019030:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8019034:	f104 0794 	add.w	r7, r4, #148	@ 0x94
 8019038:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 801903a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801903e:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8019040:	4630      	mov	r0, r6
 8019042:	f8dc 3000 	ldr.w	r3, [ip]
 8019046:	603b      	str	r3, [r7, #0]
 8019048:	f7ff ff04 	bl	8018e54 <std_msgs__msg__Header__get_individual_type_description_source>
 801904c:	2301      	movs	r3, #1
 801904e:	4684      	mov	ip, r0
 8019050:	702b      	strb	r3, [r5, #0]
 8019052:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8019056:	34b8      	adds	r4, #184	@ 0xb8
 8019058:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801905a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801905e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8019060:	f8dc 3000 	ldr.w	r3, [ip]
 8019064:	4802      	ldr	r0, [pc, #8]	@ (8019070 <tf2_msgs__msg__TFMessage__get_type_description_sources+0xdc>)
 8019066:	6023      	str	r3, [r4, #0]
 8019068:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801906a:	bf00      	nop
 801906c:	20011418 	.word	0x20011418
 8019070:	0802062c 	.word	0x0802062c
 8019074:	08020638 	.word	0x08020638
 8019078:	2001131c 	.word	0x2001131c

0801907c <tf2_msgs__msg__TFMessage__init>:
 801907c:	b158      	cbz	r0, 8019096 <tf2_msgs__msg__TFMessage__init+0x1a>
 801907e:	b510      	push	{r4, lr}
 8019080:	2100      	movs	r1, #0
 8019082:	4604      	mov	r4, r0
 8019084:	f7f7 faf2 	bl	801066c <geometry_msgs__msg__TransformStamped__Sequence__init>
 8019088:	b100      	cbz	r0, 801908c <tf2_msgs__msg__TFMessage__init+0x10>
 801908a:	bd10      	pop	{r4, pc}
 801908c:	4620      	mov	r0, r4
 801908e:	f7f7 fb65 	bl	801075c <geometry_msgs__msg__TransformStamped__Sequence__fini>
 8019092:	2000      	movs	r0, #0
 8019094:	bd10      	pop	{r4, pc}
 8019096:	2000      	movs	r0, #0
 8019098:	4770      	bx	lr
 801909a:	bf00      	nop

0801909c <tf2_msgs__msg__TFMessage__fini>:
 801909c:	b108      	cbz	r0, 80190a2 <tf2_msgs__msg__TFMessage__fini+0x6>
 801909e:	f7f7 bb5d 	b.w	801075c <geometry_msgs__msg__TransformStamped__Sequence__fini>
 80190a2:	4770      	bx	lr

080190a4 <builtin_interfaces__msg__Time__get_type_hash>:
 80190a4:	4800      	ldr	r0, [pc, #0]	@ (80190a8 <builtin_interfaces__msg__Time__get_type_hash+0x4>)
 80190a6:	4770      	bx	lr
 80190a8:	200016b0 	.word	0x200016b0

080190ac <builtin_interfaces__msg__Time__get_type_description>:
 80190ac:	4b03      	ldr	r3, [pc, #12]	@ (80190bc <builtin_interfaces__msg__Time__get_type_description+0x10>)
 80190ae:	781a      	ldrb	r2, [r3, #0]
 80190b0:	b90a      	cbnz	r2, 80190b6 <builtin_interfaces__msg__Time__get_type_description+0xa>
 80190b2:	2201      	movs	r2, #1
 80190b4:	701a      	strb	r2, [r3, #0]
 80190b6:	4802      	ldr	r0, [pc, #8]	@ (80190c0 <builtin_interfaces__msg__Time__get_type_description+0x14>)
 80190b8:	4770      	bx	lr
 80190ba:	bf00      	nop
 80190bc:	20011441 	.word	0x20011441
 80190c0:	080206b0 	.word	0x080206b0

080190c4 <builtin_interfaces__msg__Time__get_individual_type_description_source>:
 80190c4:	4800      	ldr	r0, [pc, #0]	@ (80190c8 <builtin_interfaces__msg__Time__get_individual_type_description_source+0x4>)
 80190c6:	4770      	bx	lr
 80190c8:	0802068c 	.word	0x0802068c

080190cc <builtin_interfaces__msg__Time__get_type_description_sources>:
 80190cc:	4b09      	ldr	r3, [pc, #36]	@ (80190f4 <builtin_interfaces__msg__Time__get_type_description_sources+0x28>)
 80190ce:	781a      	ldrb	r2, [r3, #0]
 80190d0:	b96a      	cbnz	r2, 80190ee <builtin_interfaces__msg__Time__get_type_description_sources+0x22>
 80190d2:	b430      	push	{r4, r5}
 80190d4:	4d08      	ldr	r5, [pc, #32]	@ (80190f8 <builtin_interfaces__msg__Time__get_type_description_sources+0x2c>)
 80190d6:	4c09      	ldr	r4, [pc, #36]	@ (80190fc <builtin_interfaces__msg__Time__get_type_description_sources+0x30>)
 80190d8:	2201      	movs	r2, #1
 80190da:	701a      	strb	r2, [r3, #0]
 80190dc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80190de:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80190e0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80190e2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80190e4:	682b      	ldr	r3, [r5, #0]
 80190e6:	4806      	ldr	r0, [pc, #24]	@ (8019100 <builtin_interfaces__msg__Time__get_type_description_sources+0x34>)
 80190e8:	6023      	str	r3, [r4, #0]
 80190ea:	bc30      	pop	{r4, r5}
 80190ec:	4770      	bx	lr
 80190ee:	4804      	ldr	r0, [pc, #16]	@ (8019100 <builtin_interfaces__msg__Time__get_type_description_sources+0x34>)
 80190f0:	4770      	bx	lr
 80190f2:	bf00      	nop
 80190f4:	20011440 	.word	0x20011440
 80190f8:	0802068c 	.word	0x0802068c
 80190fc:	2001141c 	.word	0x2001141c
 8019100:	08020680 	.word	0x08020680

08019104 <builtin_interfaces__msg__Time__init>:
 8019104:	3800      	subs	r0, #0
 8019106:	bf18      	it	ne
 8019108:	2001      	movne	r0, #1
 801910a:	4770      	bx	lr

0801910c <builtin_interfaces__msg__Time__fini>:
 801910c:	4770      	bx	lr
 801910e:	bf00      	nop

08019110 <geometry_msgs__msg__Point__get_type_hash>:
 8019110:	4800      	ldr	r0, [pc, #0]	@ (8019114 <geometry_msgs__msg__Point__get_type_hash+0x4>)
 8019112:	4770      	bx	lr
 8019114:	20001938 	.word	0x20001938

08019118 <geometry_msgs__msg__Point__get_type_description>:
 8019118:	4b03      	ldr	r3, [pc, #12]	@ (8019128 <geometry_msgs__msg__Point__get_type_description+0x10>)
 801911a:	781a      	ldrb	r2, [r3, #0]
 801911c:	b90a      	cbnz	r2, 8019122 <geometry_msgs__msg__Point__get_type_description+0xa>
 801911e:	2201      	movs	r2, #1
 8019120:	701a      	strb	r2, [r3, #0]
 8019122:	4802      	ldr	r0, [pc, #8]	@ (801912c <geometry_msgs__msg__Point__get_type_description+0x14>)
 8019124:	4770      	bx	lr
 8019126:	bf00      	nop
 8019128:	20011469 	.word	0x20011469
 801912c:	08020704 	.word	0x08020704

08019130 <geometry_msgs__msg__Point__get_individual_type_description_source>:
 8019130:	4800      	ldr	r0, [pc, #0]	@ (8019134 <geometry_msgs__msg__Point__get_individual_type_description_source+0x4>)
 8019132:	4770      	bx	lr
 8019134:	080206e0 	.word	0x080206e0

08019138 <geometry_msgs__msg__Point__get_type_description_sources>:
 8019138:	4b09      	ldr	r3, [pc, #36]	@ (8019160 <geometry_msgs__msg__Point__get_type_description_sources+0x28>)
 801913a:	781a      	ldrb	r2, [r3, #0]
 801913c:	b96a      	cbnz	r2, 801915a <geometry_msgs__msg__Point__get_type_description_sources+0x22>
 801913e:	b430      	push	{r4, r5}
 8019140:	4d08      	ldr	r5, [pc, #32]	@ (8019164 <geometry_msgs__msg__Point__get_type_description_sources+0x2c>)
 8019142:	4c09      	ldr	r4, [pc, #36]	@ (8019168 <geometry_msgs__msg__Point__get_type_description_sources+0x30>)
 8019144:	2201      	movs	r2, #1
 8019146:	701a      	strb	r2, [r3, #0]
 8019148:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801914a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801914c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801914e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8019150:	682b      	ldr	r3, [r5, #0]
 8019152:	4806      	ldr	r0, [pc, #24]	@ (801916c <geometry_msgs__msg__Point__get_type_description_sources+0x34>)
 8019154:	6023      	str	r3, [r4, #0]
 8019156:	bc30      	pop	{r4, r5}
 8019158:	4770      	bx	lr
 801915a:	4804      	ldr	r0, [pc, #16]	@ (801916c <geometry_msgs__msg__Point__get_type_description_sources+0x34>)
 801915c:	4770      	bx	lr
 801915e:	bf00      	nop
 8019160:	20011468 	.word	0x20011468
 8019164:	080206e0 	.word	0x080206e0
 8019168:	20011444 	.word	0x20011444
 801916c:	080206d4 	.word	0x080206d4

08019170 <geometry_msgs__msg__Pose__get_type_hash>:
 8019170:	4800      	ldr	r0, [pc, #0]	@ (8019174 <geometry_msgs__msg__Pose__get_type_hash+0x4>)
 8019172:	4770      	bx	lr
 8019174:	20001ab4 	.word	0x20001ab4

08019178 <geometry_msgs__msg__Pose__get_type_description>:
 8019178:	b570      	push	{r4, r5, r6, lr}
 801917a:	4e0c      	ldr	r6, [pc, #48]	@ (80191ac <geometry_msgs__msg__Pose__get_type_description+0x34>)
 801917c:	7835      	ldrb	r5, [r6, #0]
 801917e:	b10d      	cbz	r5, 8019184 <geometry_msgs__msg__Pose__get_type_description+0xc>
 8019180:	480b      	ldr	r0, [pc, #44]	@ (80191b0 <geometry_msgs__msg__Pose__get_type_description+0x38>)
 8019182:	bd70      	pop	{r4, r5, r6, pc}
 8019184:	4628      	mov	r0, r5
 8019186:	f7ff ffc7 	bl	8019118 <geometry_msgs__msg__Point__get_type_description>
 801918a:	300c      	adds	r0, #12
 801918c:	c807      	ldmia	r0, {r0, r1, r2}
 801918e:	4c09      	ldr	r4, [pc, #36]	@ (80191b4 <geometry_msgs__msg__Pose__get_type_description+0x3c>)
 8019190:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8019194:	4628      	mov	r0, r5
 8019196:	f000 f8d9 	bl	801934c <geometry_msgs__msg__Quaternion__get_type_description>
 801919a:	300c      	adds	r0, #12
 801919c:	c807      	ldmia	r0, {r0, r1, r2}
 801919e:	3418      	adds	r4, #24
 80191a0:	2301      	movs	r3, #1
 80191a2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80191a6:	7033      	strb	r3, [r6, #0]
 80191a8:	4801      	ldr	r0, [pc, #4]	@ (80191b0 <geometry_msgs__msg__Pose__get_type_description+0x38>)
 80191aa:	bd70      	pop	{r4, r5, r6, pc}
 80191ac:	200114d9 	.word	0x200114d9
 80191b0:	08020758 	.word	0x08020758
 80191b4:	20001b60 	.word	0x20001b60

080191b8 <geometry_msgs__msg__Pose__get_individual_type_description_source>:
 80191b8:	4800      	ldr	r0, [pc, #0]	@ (80191bc <geometry_msgs__msg__Pose__get_individual_type_description_source+0x4>)
 80191ba:	4770      	bx	lr
 80191bc:	08020734 	.word	0x08020734

080191c0 <geometry_msgs__msg__Pose__get_type_description_sources>:
 80191c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80191c2:	4e17      	ldr	r6, [pc, #92]	@ (8019220 <geometry_msgs__msg__Pose__get_type_description_sources+0x60>)
 80191c4:	7837      	ldrb	r7, [r6, #0]
 80191c6:	b10f      	cbz	r7, 80191cc <geometry_msgs__msg__Pose__get_type_description_sources+0xc>
 80191c8:	4816      	ldr	r0, [pc, #88]	@ (8019224 <geometry_msgs__msg__Pose__get_type_description_sources+0x64>)
 80191ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80191cc:	4d16      	ldr	r5, [pc, #88]	@ (8019228 <geometry_msgs__msg__Pose__get_type_description_sources+0x68>)
 80191ce:	4c17      	ldr	r4, [pc, #92]	@ (801922c <geometry_msgs__msg__Pose__get_type_description_sources+0x6c>)
 80191d0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80191d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80191d4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80191d6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80191d8:	682b      	ldr	r3, [r5, #0]
 80191da:	4625      	mov	r5, r4
 80191dc:	4638      	mov	r0, r7
 80191de:	f845 3b04 	str.w	r3, [r5], #4
 80191e2:	f7ff ffa5 	bl	8019130 <geometry_msgs__msg__Point__get_individual_type_description_source>
 80191e6:	4684      	mov	ip, r0
 80191e8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80191ec:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80191ee:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80191f2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80191f4:	4638      	mov	r0, r7
 80191f6:	f8dc 3000 	ldr.w	r3, [ip]
 80191fa:	602b      	str	r3, [r5, #0]
 80191fc:	f000 f8b2 	bl	8019364 <geometry_msgs__msg__Quaternion__get_individual_type_description_source>
 8019200:	2301      	movs	r3, #1
 8019202:	4684      	mov	ip, r0
 8019204:	7033      	strb	r3, [r6, #0]
 8019206:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801920a:	3428      	adds	r4, #40	@ 0x28
 801920c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801920e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8019212:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8019214:	f8dc 3000 	ldr.w	r3, [ip]
 8019218:	4802      	ldr	r0, [pc, #8]	@ (8019224 <geometry_msgs__msg__Pose__get_type_description_sources+0x64>)
 801921a:	6023      	str	r3, [r4, #0]
 801921c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801921e:	bf00      	nop
 8019220:	200114d8 	.word	0x200114d8
 8019224:	08020728 	.word	0x08020728
 8019228:	08020734 	.word	0x08020734
 801922c:	2001146c 	.word	0x2001146c

08019230 <geometry_msgs__msg__PoseWithCovariance__get_type_hash>:
 8019230:	4800      	ldr	r0, [pc, #0]	@ (8019234 <geometry_msgs__msg__PoseWithCovariance__get_type_hash+0x4>)
 8019232:	4770      	bx	lr
 8019234:	20001c80 	.word	0x20001c80

08019238 <geometry_msgs__msg__PoseWithCovariance__get_type_description>:
 8019238:	b570      	push	{r4, r5, r6, lr}
 801923a:	4e11      	ldr	r6, [pc, #68]	@ (8019280 <geometry_msgs__msg__PoseWithCovariance__get_type_description+0x48>)
 801923c:	7835      	ldrb	r5, [r6, #0]
 801923e:	b10d      	cbz	r5, 8019244 <geometry_msgs__msg__PoseWithCovariance__get_type_description+0xc>
 8019240:	4810      	ldr	r0, [pc, #64]	@ (8019284 <geometry_msgs__msg__PoseWithCovariance__get_type_description+0x4c>)
 8019242:	bd70      	pop	{r4, r5, r6, pc}
 8019244:	4628      	mov	r0, r5
 8019246:	f7ff ff67 	bl	8019118 <geometry_msgs__msg__Point__get_type_description>
 801924a:	300c      	adds	r0, #12
 801924c:	c807      	ldmia	r0, {r0, r1, r2}
 801924e:	4c0e      	ldr	r4, [pc, #56]	@ (8019288 <geometry_msgs__msg__PoseWithCovariance__get_type_description+0x50>)
 8019250:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8019254:	4628      	mov	r0, r5
 8019256:	f7ff ff8f 	bl	8019178 <geometry_msgs__msg__Pose__get_type_description>
 801925a:	300c      	adds	r0, #12
 801925c:	c807      	ldmia	r0, {r0, r1, r2}
 801925e:	f104 0318 	add.w	r3, r4, #24
 8019262:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8019266:	4628      	mov	r0, r5
 8019268:	f000 f870 	bl	801934c <geometry_msgs__msg__Quaternion__get_type_description>
 801926c:	300c      	adds	r0, #12
 801926e:	c807      	ldmia	r0, {r0, r1, r2}
 8019270:	3430      	adds	r4, #48	@ 0x30
 8019272:	2301      	movs	r3, #1
 8019274:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8019278:	7033      	strb	r3, [r6, #0]
 801927a:	4802      	ldr	r0, [pc, #8]	@ (8019284 <geometry_msgs__msg__PoseWithCovariance__get_type_description+0x4c>)
 801927c:	bd70      	pop	{r4, r5, r6, pc}
 801927e:	bf00      	nop
 8019280:	2001156d 	.word	0x2001156d
 8019284:	080207ac 	.word	0x080207ac
 8019288:	20001df8 	.word	0x20001df8

0801928c <geometry_msgs__msg__PoseWithCovariance__get_individual_type_description_source>:
 801928c:	4800      	ldr	r0, [pc, #0]	@ (8019290 <geometry_msgs__msg__PoseWithCovariance__get_individual_type_description_source+0x4>)
 801928e:	4770      	bx	lr
 8019290:	08020788 	.word	0x08020788

08019294 <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources>:
 8019294:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019296:	4e1e      	ldr	r6, [pc, #120]	@ (8019310 <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0x7c>)
 8019298:	7837      	ldrb	r7, [r6, #0]
 801929a:	b10f      	cbz	r7, 80192a0 <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0xc>
 801929c:	481d      	ldr	r0, [pc, #116]	@ (8019314 <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0x80>)
 801929e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80192a0:	4d1d      	ldr	r5, [pc, #116]	@ (8019318 <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0x84>)
 80192a2:	4c1e      	ldr	r4, [pc, #120]	@ (801931c <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0x88>)
 80192a4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80192a6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80192a8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80192aa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80192ac:	682b      	ldr	r3, [r5, #0]
 80192ae:	4625      	mov	r5, r4
 80192b0:	4638      	mov	r0, r7
 80192b2:	f845 3b04 	str.w	r3, [r5], #4
 80192b6:	f7ff ff3b 	bl	8019130 <geometry_msgs__msg__Point__get_individual_type_description_source>
 80192ba:	4684      	mov	ip, r0
 80192bc:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80192c0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80192c2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80192c6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80192c8:	4638      	mov	r0, r7
 80192ca:	f8dc 3000 	ldr.w	r3, [ip]
 80192ce:	602b      	str	r3, [r5, #0]
 80192d0:	f7ff ff72 	bl	80191b8 <geometry_msgs__msg__Pose__get_individual_type_description_source>
 80192d4:	4684      	mov	ip, r0
 80192d6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80192da:	f104 0528 	add.w	r5, r4, #40	@ 0x28
 80192de:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80192e0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80192e4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80192e6:	4638      	mov	r0, r7
 80192e8:	f8dc 3000 	ldr.w	r3, [ip]
 80192ec:	602b      	str	r3, [r5, #0]
 80192ee:	f000 f839 	bl	8019364 <geometry_msgs__msg__Quaternion__get_individual_type_description_source>
 80192f2:	2301      	movs	r3, #1
 80192f4:	4684      	mov	ip, r0
 80192f6:	7033      	strb	r3, [r6, #0]
 80192f8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80192fc:	344c      	adds	r4, #76	@ 0x4c
 80192fe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8019300:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8019304:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8019306:	f8dc 3000 	ldr.w	r3, [ip]
 801930a:	4802      	ldr	r0, [pc, #8]	@ (8019314 <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0x80>)
 801930c:	6023      	str	r3, [r4, #0]
 801930e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019310:	2001156c 	.word	0x2001156c
 8019314:	0802077c 	.word	0x0802077c
 8019318:	08020788 	.word	0x08020788
 801931c:	200114dc 	.word	0x200114dc

08019320 <geometry_msgs__msg__PoseWithCovariance__init>:
 8019320:	b150      	cbz	r0, 8019338 <geometry_msgs__msg__PoseWithCovariance__init+0x18>
 8019322:	b510      	push	{r4, lr}
 8019324:	4604      	mov	r4, r0
 8019326:	f002 fe47 	bl	801bfb8 <geometry_msgs__msg__Pose__init>
 801932a:	b100      	cbz	r0, 801932e <geometry_msgs__msg__PoseWithCovariance__init+0xe>
 801932c:	bd10      	pop	{r4, pc}
 801932e:	4620      	mov	r0, r4
 8019330:	f002 fe62 	bl	801bff8 <geometry_msgs__msg__Pose__fini>
 8019334:	2000      	movs	r0, #0
 8019336:	bd10      	pop	{r4, pc}
 8019338:	2000      	movs	r0, #0
 801933a:	4770      	bx	lr

0801933c <geometry_msgs__msg__PoseWithCovariance__fini>:
 801933c:	b108      	cbz	r0, 8019342 <geometry_msgs__msg__PoseWithCovariance__fini+0x6>
 801933e:	f002 be5b 	b.w	801bff8 <geometry_msgs__msg__Pose__fini>
 8019342:	4770      	bx	lr

08019344 <geometry_msgs__msg__Quaternion__get_type_hash>:
 8019344:	4800      	ldr	r0, [pc, #0]	@ (8019348 <geometry_msgs__msg__Quaternion__get_type_hash+0x4>)
 8019346:	4770      	bx	lr
 8019348:	20001f54 	.word	0x20001f54

0801934c <geometry_msgs__msg__Quaternion__get_type_description>:
 801934c:	4b03      	ldr	r3, [pc, #12]	@ (801935c <geometry_msgs__msg__Quaternion__get_type_description+0x10>)
 801934e:	781a      	ldrb	r2, [r3, #0]
 8019350:	b90a      	cbnz	r2, 8019356 <geometry_msgs__msg__Quaternion__get_type_description+0xa>
 8019352:	2201      	movs	r2, #1
 8019354:	701a      	strb	r2, [r3, #0]
 8019356:	4802      	ldr	r0, [pc, #8]	@ (8019360 <geometry_msgs__msg__Quaternion__get_type_description+0x14>)
 8019358:	4770      	bx	lr
 801935a:	bf00      	nop
 801935c:	20011595 	.word	0x20011595
 8019360:	08020800 	.word	0x08020800

08019364 <geometry_msgs__msg__Quaternion__get_individual_type_description_source>:
 8019364:	4800      	ldr	r0, [pc, #0]	@ (8019368 <geometry_msgs__msg__Quaternion__get_individual_type_description_source+0x4>)
 8019366:	4770      	bx	lr
 8019368:	080207dc 	.word	0x080207dc

0801936c <geometry_msgs__msg__Quaternion__get_type_description_sources>:
 801936c:	4b09      	ldr	r3, [pc, #36]	@ (8019394 <geometry_msgs__msg__Quaternion__get_type_description_sources+0x28>)
 801936e:	781a      	ldrb	r2, [r3, #0]
 8019370:	b96a      	cbnz	r2, 801938e <geometry_msgs__msg__Quaternion__get_type_description_sources+0x22>
 8019372:	b430      	push	{r4, r5}
 8019374:	4d08      	ldr	r5, [pc, #32]	@ (8019398 <geometry_msgs__msg__Quaternion__get_type_description_sources+0x2c>)
 8019376:	4c09      	ldr	r4, [pc, #36]	@ (801939c <geometry_msgs__msg__Quaternion__get_type_description_sources+0x30>)
 8019378:	2201      	movs	r2, #1
 801937a:	701a      	strb	r2, [r3, #0]
 801937c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801937e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8019380:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8019382:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8019384:	682b      	ldr	r3, [r5, #0]
 8019386:	4806      	ldr	r0, [pc, #24]	@ (80193a0 <geometry_msgs__msg__Quaternion__get_type_description_sources+0x34>)
 8019388:	6023      	str	r3, [r4, #0]
 801938a:	bc30      	pop	{r4, r5}
 801938c:	4770      	bx	lr
 801938e:	4804      	ldr	r0, [pc, #16]	@ (80193a0 <geometry_msgs__msg__Quaternion__get_type_description_sources+0x34>)
 8019390:	4770      	bx	lr
 8019392:	bf00      	nop
 8019394:	20011594 	.word	0x20011594
 8019398:	080207dc 	.word	0x080207dc
 801939c:	20011570 	.word	0x20011570
 80193a0:	080207d0 	.word	0x080207d0

080193a4 <geometry_msgs__msg__Transform__get_type_hash>:
 80193a4:	4800      	ldr	r0, [pc, #0]	@ (80193a8 <geometry_msgs__msg__Transform__get_type_hash+0x4>)
 80193a6:	4770      	bx	lr
 80193a8:	20002150 	.word	0x20002150

080193ac <geometry_msgs__msg__Transform__get_type_description>:
 80193ac:	b570      	push	{r4, r5, r6, lr}
 80193ae:	4e0c      	ldr	r6, [pc, #48]	@ (80193e0 <geometry_msgs__msg__Transform__get_type_description+0x34>)
 80193b0:	7835      	ldrb	r5, [r6, #0]
 80193b2:	b10d      	cbz	r5, 80193b8 <geometry_msgs__msg__Transform__get_type_description+0xc>
 80193b4:	480b      	ldr	r0, [pc, #44]	@ (80193e4 <geometry_msgs__msg__Transform__get_type_description+0x38>)
 80193b6:	bd70      	pop	{r4, r5, r6, pc}
 80193b8:	4628      	mov	r0, r5
 80193ba:	f7ff ffc7 	bl	801934c <geometry_msgs__msg__Quaternion__get_type_description>
 80193be:	300c      	adds	r0, #12
 80193c0:	c807      	ldmia	r0, {r0, r1, r2}
 80193c2:	4c09      	ldr	r4, [pc, #36]	@ (80193e8 <geometry_msgs__msg__Transform__get_type_description+0x3c>)
 80193c4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80193c8:	4628      	mov	r0, r5
 80193ca:	f7f7 fa6f 	bl	80108ac <geometry_msgs__msg__Vector3__get_type_description>
 80193ce:	300c      	adds	r0, #12
 80193d0:	c807      	ldmia	r0, {r0, r1, r2}
 80193d2:	3418      	adds	r4, #24
 80193d4:	2301      	movs	r3, #1
 80193d6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80193da:	7033      	strb	r3, [r6, #0]
 80193dc:	4801      	ldr	r0, [pc, #4]	@ (80193e4 <geometry_msgs__msg__Transform__get_type_description+0x38>)
 80193de:	bd70      	pop	{r4, r5, r6, pc}
 80193e0:	20011605 	.word	0x20011605
 80193e4:	08020854 	.word	0x08020854
 80193e8:	200021fc 	.word	0x200021fc

080193ec <geometry_msgs__msg__Transform__get_individual_type_description_source>:
 80193ec:	4800      	ldr	r0, [pc, #0]	@ (80193f0 <geometry_msgs__msg__Transform__get_individual_type_description_source+0x4>)
 80193ee:	4770      	bx	lr
 80193f0:	08020830 	.word	0x08020830

080193f4 <geometry_msgs__msg__Transform__get_type_description_sources>:
 80193f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80193f6:	4e17      	ldr	r6, [pc, #92]	@ (8019454 <geometry_msgs__msg__Transform__get_type_description_sources+0x60>)
 80193f8:	7837      	ldrb	r7, [r6, #0]
 80193fa:	b10f      	cbz	r7, 8019400 <geometry_msgs__msg__Transform__get_type_description_sources+0xc>
 80193fc:	4816      	ldr	r0, [pc, #88]	@ (8019458 <geometry_msgs__msg__Transform__get_type_description_sources+0x64>)
 80193fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019400:	4d16      	ldr	r5, [pc, #88]	@ (801945c <geometry_msgs__msg__Transform__get_type_description_sources+0x68>)
 8019402:	4c17      	ldr	r4, [pc, #92]	@ (8019460 <geometry_msgs__msg__Transform__get_type_description_sources+0x6c>)
 8019404:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8019406:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8019408:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801940a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801940c:	682b      	ldr	r3, [r5, #0]
 801940e:	4625      	mov	r5, r4
 8019410:	4638      	mov	r0, r7
 8019412:	f845 3b04 	str.w	r3, [r5], #4
 8019416:	f7ff ffa5 	bl	8019364 <geometry_msgs__msg__Quaternion__get_individual_type_description_source>
 801941a:	4684      	mov	ip, r0
 801941c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8019420:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8019422:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8019426:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8019428:	4638      	mov	r0, r7
 801942a:	f8dc 3000 	ldr.w	r3, [ip]
 801942e:	602b      	str	r3, [r5, #0]
 8019430:	f7f7 fa48 	bl	80108c4 <geometry_msgs__msg__Vector3__get_individual_type_description_source>
 8019434:	2301      	movs	r3, #1
 8019436:	4684      	mov	ip, r0
 8019438:	7033      	strb	r3, [r6, #0]
 801943a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801943e:	3428      	adds	r4, #40	@ 0x28
 8019440:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8019442:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8019446:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8019448:	f8dc 3000 	ldr.w	r3, [ip]
 801944c:	4802      	ldr	r0, [pc, #8]	@ (8019458 <geometry_msgs__msg__Transform__get_type_description_sources+0x64>)
 801944e:	6023      	str	r3, [r4, #0]
 8019450:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019452:	bf00      	nop
 8019454:	20011604 	.word	0x20011604
 8019458:	08020824 	.word	0x08020824
 801945c:	08020830 	.word	0x08020830
 8019460:	20011598 	.word	0x20011598

08019464 <geometry_msgs__msg__Transform__init>:
 8019464:	b1d8      	cbz	r0, 801949e <geometry_msgs__msg__Transform__init+0x3a>
 8019466:	b538      	push	{r3, r4, r5, lr}
 8019468:	4604      	mov	r4, r0
 801946a:	f7f7 fa4b 	bl	8010904 <geometry_msgs__msg__Vector3__init>
 801946e:	b130      	cbz	r0, 801947e <geometry_msgs__msg__Transform__init+0x1a>
 8019470:	f104 0518 	add.w	r5, r4, #24
 8019474:	4628      	mov	r0, r5
 8019476:	f002 fdcb 	bl	801c010 <geometry_msgs__msg__Quaternion__init>
 801947a:	b148      	cbz	r0, 8019490 <geometry_msgs__msg__Transform__init+0x2c>
 801947c:	bd38      	pop	{r3, r4, r5, pc}
 801947e:	4620      	mov	r0, r4
 8019480:	f7f7 fa44 	bl	801090c <geometry_msgs__msg__Vector3__fini>
 8019484:	f104 0018 	add.w	r0, r4, #24
 8019488:	f002 fdd6 	bl	801c038 <geometry_msgs__msg__Quaternion__fini>
 801948c:	2000      	movs	r0, #0
 801948e:	bd38      	pop	{r3, r4, r5, pc}
 8019490:	4620      	mov	r0, r4
 8019492:	f7f7 fa3b 	bl	801090c <geometry_msgs__msg__Vector3__fini>
 8019496:	4628      	mov	r0, r5
 8019498:	f002 fdce 	bl	801c038 <geometry_msgs__msg__Quaternion__fini>
 801949c:	e7f6      	b.n	801948c <geometry_msgs__msg__Transform__init+0x28>
 801949e:	2000      	movs	r0, #0
 80194a0:	4770      	bx	lr
 80194a2:	bf00      	nop

080194a4 <geometry_msgs__msg__Transform__fini>:
 80194a4:	b148      	cbz	r0, 80194ba <geometry_msgs__msg__Transform__fini+0x16>
 80194a6:	b510      	push	{r4, lr}
 80194a8:	4604      	mov	r4, r0
 80194aa:	f7f7 fa2f 	bl	801090c <geometry_msgs__msg__Vector3__fini>
 80194ae:	f104 0018 	add.w	r0, r4, #24
 80194b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80194b6:	f002 bdbf 	b.w	801c038 <geometry_msgs__msg__Quaternion__fini>
 80194ba:	4770      	bx	lr

080194bc <geometry_msgs__msg__TransformStamped__get_type_hash>:
 80194bc:	4800      	ldr	r0, [pc, #0]	@ (80194c0 <geometry_msgs__msg__TransformStamped__get_type_hash+0x4>)
 80194be:	4770      	bx	lr
 80194c0:	20002320 	.word	0x20002320

080194c4 <geometry_msgs__msg__TransformStamped__get_type_description>:
 80194c4:	b570      	push	{r4, r5, r6, lr}
 80194c6:	4e1a      	ldr	r6, [pc, #104]	@ (8019530 <geometry_msgs__msg__TransformStamped__get_type_description+0x6c>)
 80194c8:	7835      	ldrb	r5, [r6, #0]
 80194ca:	b10d      	cbz	r5, 80194d0 <geometry_msgs__msg__TransformStamped__get_type_description+0xc>
 80194cc:	4819      	ldr	r0, [pc, #100]	@ (8019534 <geometry_msgs__msg__TransformStamped__get_type_description+0x70>)
 80194ce:	bd70      	pop	{r4, r5, r6, pc}
 80194d0:	4628      	mov	r0, r5
 80194d2:	f7ff fdeb 	bl	80190ac <builtin_interfaces__msg__Time__get_type_description>
 80194d6:	300c      	adds	r0, #12
 80194d8:	c807      	ldmia	r0, {r0, r1, r2}
 80194da:	4c17      	ldr	r4, [pc, #92]	@ (8019538 <geometry_msgs__msg__TransformStamped__get_type_description+0x74>)
 80194dc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80194e0:	4628      	mov	r0, r5
 80194e2:	f7ff ff33 	bl	801934c <geometry_msgs__msg__Quaternion__get_type_description>
 80194e6:	300c      	adds	r0, #12
 80194e8:	c807      	ldmia	r0, {r0, r1, r2}
 80194ea:	f104 0318 	add.w	r3, r4, #24
 80194ee:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80194f2:	4628      	mov	r0, r5
 80194f4:	f7ff ff5a 	bl	80193ac <geometry_msgs__msg__Transform__get_type_description>
 80194f8:	300c      	adds	r0, #12
 80194fa:	c807      	ldmia	r0, {r0, r1, r2}
 80194fc:	f104 0330 	add.w	r3, r4, #48	@ 0x30
 8019500:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8019504:	4628      	mov	r0, r5
 8019506:	f7f7 f9d1 	bl	80108ac <geometry_msgs__msg__Vector3__get_type_description>
 801950a:	300c      	adds	r0, #12
 801950c:	c807      	ldmia	r0, {r0, r1, r2}
 801950e:	f104 0348 	add.w	r3, r4, #72	@ 0x48
 8019512:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8019516:	4628      	mov	r0, r5
 8019518:	f7ff fc84 	bl	8018e24 <std_msgs__msg__Header__get_type_description>
 801951c:	300c      	adds	r0, #12
 801951e:	c807      	ldmia	r0, {r0, r1, r2}
 8019520:	3460      	adds	r4, #96	@ 0x60
 8019522:	2301      	movs	r3, #1
 8019524:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8019528:	7033      	strb	r3, [r6, #0]
 801952a:	4802      	ldr	r0, [pc, #8]	@ (8019534 <geometry_msgs__msg__TransformStamped__get_type_description+0x70>)
 801952c:	bd70      	pop	{r4, r5, r6, pc}
 801952e:	bf00      	nop
 8019530:	200116e1 	.word	0x200116e1
 8019534:	080208a8 	.word	0x080208a8
 8019538:	20002640 	.word	0x20002640

0801953c <geometry_msgs__msg__TransformStamped__get_individual_type_description_source>:
 801953c:	4800      	ldr	r0, [pc, #0]	@ (8019540 <geometry_msgs__msg__TransformStamped__get_individual_type_description_source+0x4>)
 801953e:	4770      	bx	lr
 8019540:	08020884 	.word	0x08020884

08019544 <geometry_msgs__msg__TransformStamped__get_type_description_sources>:
 8019544:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019546:	4d2d      	ldr	r5, [pc, #180]	@ (80195fc <geometry_msgs__msg__TransformStamped__get_type_description_sources+0xb8>)
 8019548:	782e      	ldrb	r6, [r5, #0]
 801954a:	b10e      	cbz	r6, 8019550 <geometry_msgs__msg__TransformStamped__get_type_description_sources+0xc>
 801954c:	482c      	ldr	r0, [pc, #176]	@ (8019600 <geometry_msgs__msg__TransformStamped__get_type_description_sources+0xbc>)
 801954e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019550:	4f2c      	ldr	r7, [pc, #176]	@ (8019604 <geometry_msgs__msg__TransformStamped__get_type_description_sources+0xc0>)
 8019552:	4c2d      	ldr	r4, [pc, #180]	@ (8019608 <geometry_msgs__msg__TransformStamped__get_type_description_sources+0xc4>)
 8019554:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8019556:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8019558:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 801955a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801955c:	683b      	ldr	r3, [r7, #0]
 801955e:	4627      	mov	r7, r4
 8019560:	4630      	mov	r0, r6
 8019562:	f847 3b04 	str.w	r3, [r7], #4
 8019566:	f7ff fdad 	bl	80190c4 <builtin_interfaces__msg__Time__get_individual_type_description_source>
 801956a:	4684      	mov	ip, r0
 801956c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8019570:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8019572:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8019576:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8019578:	4630      	mov	r0, r6
 801957a:	f8dc 3000 	ldr.w	r3, [ip]
 801957e:	603b      	str	r3, [r7, #0]
 8019580:	f7ff fef0 	bl	8019364 <geometry_msgs__msg__Quaternion__get_individual_type_description_source>
 8019584:	4684      	mov	ip, r0
 8019586:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801958a:	f104 0728 	add.w	r7, r4, #40	@ 0x28
 801958e:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8019590:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8019594:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8019596:	4630      	mov	r0, r6
 8019598:	f8dc 3000 	ldr.w	r3, [ip]
 801959c:	603b      	str	r3, [r7, #0]
 801959e:	f7ff ff25 	bl	80193ec <geometry_msgs__msg__Transform__get_individual_type_description_source>
 80195a2:	4684      	mov	ip, r0
 80195a4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80195a8:	f104 074c 	add.w	r7, r4, #76	@ 0x4c
 80195ac:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80195ae:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80195b2:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80195b4:	4630      	mov	r0, r6
 80195b6:	f8dc 3000 	ldr.w	r3, [ip]
 80195ba:	603b      	str	r3, [r7, #0]
 80195bc:	f7f7 f982 	bl	80108c4 <geometry_msgs__msg__Vector3__get_individual_type_description_source>
 80195c0:	4684      	mov	ip, r0
 80195c2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80195c6:	f104 0770 	add.w	r7, r4, #112	@ 0x70
 80195ca:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80195cc:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80195d0:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80195d2:	4630      	mov	r0, r6
 80195d4:	f8dc 3000 	ldr.w	r3, [ip]
 80195d8:	603b      	str	r3, [r7, #0]
 80195da:	f7ff fc3b 	bl	8018e54 <std_msgs__msg__Header__get_individual_type_description_source>
 80195de:	2301      	movs	r3, #1
 80195e0:	4684      	mov	ip, r0
 80195e2:	702b      	strb	r3, [r5, #0]
 80195e4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80195e8:	3494      	adds	r4, #148	@ 0x94
 80195ea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80195ec:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80195f0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80195f2:	f8dc 3000 	ldr.w	r3, [ip]
 80195f6:	4802      	ldr	r0, [pc, #8]	@ (8019600 <geometry_msgs__msg__TransformStamped__get_type_description_sources+0xbc>)
 80195f8:	6023      	str	r3, [r4, #0]
 80195fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80195fc:	200116e0 	.word	0x200116e0
 8019600:	08020878 	.word	0x08020878
 8019604:	08020884 	.word	0x08020884
 8019608:	20011608 	.word	0x20011608

0801960c <geometry_msgs__msg__TwistWithCovariance__get_type_hash>:
 801960c:	4800      	ldr	r0, [pc, #0]	@ (8019610 <geometry_msgs__msg__TwistWithCovariance__get_type_hash+0x4>)
 801960e:	4770      	bx	lr
 8019610:	20002858 	.word	0x20002858

08019614 <geometry_msgs__msg__TwistWithCovariance__get_type_description>:
 8019614:	b570      	push	{r4, r5, r6, lr}
 8019616:	4e0c      	ldr	r6, [pc, #48]	@ (8019648 <geometry_msgs__msg__TwistWithCovariance__get_type_description+0x34>)
 8019618:	7835      	ldrb	r5, [r6, #0]
 801961a:	b10d      	cbz	r5, 8019620 <geometry_msgs__msg__TwistWithCovariance__get_type_description+0xc>
 801961c:	480b      	ldr	r0, [pc, #44]	@ (801964c <geometry_msgs__msg__TwistWithCovariance__get_type_description+0x38>)
 801961e:	bd70      	pop	{r4, r5, r6, pc}
 8019620:	4628      	mov	r0, r5
 8019622:	f7f7 f8cf 	bl	80107c4 <geometry_msgs__msg__Twist__get_type_description>
 8019626:	300c      	adds	r0, #12
 8019628:	c807      	ldmia	r0, {r0, r1, r2}
 801962a:	4c09      	ldr	r4, [pc, #36]	@ (8019650 <geometry_msgs__msg__TwistWithCovariance__get_type_description+0x3c>)
 801962c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8019630:	4628      	mov	r0, r5
 8019632:	f7f7 f93b 	bl	80108ac <geometry_msgs__msg__Vector3__get_type_description>
 8019636:	300c      	adds	r0, #12
 8019638:	c807      	ldmia	r0, {r0, r1, r2}
 801963a:	3418      	adds	r4, #24
 801963c:	2301      	movs	r3, #1
 801963e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8019642:	7033      	strb	r3, [r6, #0]
 8019644:	4801      	ldr	r0, [pc, #4]	@ (801964c <geometry_msgs__msg__TwistWithCovariance__get_type_description+0x38>)
 8019646:	bd70      	pop	{r4, r5, r6, pc}
 8019648:	20011751 	.word	0x20011751
 801964c:	080208fc 	.word	0x080208fc
 8019650:	200029d4 	.word	0x200029d4

08019654 <geometry_msgs__msg__TwistWithCovariance__get_individual_type_description_source>:
 8019654:	4800      	ldr	r0, [pc, #0]	@ (8019658 <geometry_msgs__msg__TwistWithCovariance__get_individual_type_description_source+0x4>)
 8019656:	4770      	bx	lr
 8019658:	080208d8 	.word	0x080208d8

0801965c <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources>:
 801965c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801965e:	4e17      	ldr	r6, [pc, #92]	@ (80196bc <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0x60>)
 8019660:	7837      	ldrb	r7, [r6, #0]
 8019662:	b10f      	cbz	r7, 8019668 <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0xc>
 8019664:	4816      	ldr	r0, [pc, #88]	@ (80196c0 <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0x64>)
 8019666:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019668:	4d16      	ldr	r5, [pc, #88]	@ (80196c4 <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0x68>)
 801966a:	4c17      	ldr	r4, [pc, #92]	@ (80196c8 <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0x6c>)
 801966c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801966e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8019670:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8019672:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8019674:	682b      	ldr	r3, [r5, #0]
 8019676:	4625      	mov	r5, r4
 8019678:	4638      	mov	r0, r7
 801967a:	f845 3b04 	str.w	r3, [r5], #4
 801967e:	f7f7 f8b9 	bl	80107f4 <geometry_msgs__msg__Twist__get_individual_type_description_source>
 8019682:	4684      	mov	ip, r0
 8019684:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8019688:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801968a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801968e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8019690:	4638      	mov	r0, r7
 8019692:	f8dc 3000 	ldr.w	r3, [ip]
 8019696:	602b      	str	r3, [r5, #0]
 8019698:	f7f7 f914 	bl	80108c4 <geometry_msgs__msg__Vector3__get_individual_type_description_source>
 801969c:	2301      	movs	r3, #1
 801969e:	4684      	mov	ip, r0
 80196a0:	7033      	strb	r3, [r6, #0]
 80196a2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80196a6:	3428      	adds	r4, #40	@ 0x28
 80196a8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80196aa:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80196ae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80196b0:	f8dc 3000 	ldr.w	r3, [ip]
 80196b4:	4802      	ldr	r0, [pc, #8]	@ (80196c0 <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0x64>)
 80196b6:	6023      	str	r3, [r4, #0]
 80196b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80196ba:	bf00      	nop
 80196bc:	20011750 	.word	0x20011750
 80196c0:	080208cc 	.word	0x080208cc
 80196c4:	080208d8 	.word	0x080208d8
 80196c8:	200116e4 	.word	0x200116e4

080196cc <geometry_msgs__msg__TwistWithCovariance__init>:
 80196cc:	b150      	cbz	r0, 80196e4 <geometry_msgs__msg__TwistWithCovariance__init+0x18>
 80196ce:	b510      	push	{r4, lr}
 80196d0:	4604      	mov	r4, r0
 80196d2:	f7f7 f8bb 	bl	801084c <geometry_msgs__msg__Twist__init>
 80196d6:	b100      	cbz	r0, 80196da <geometry_msgs__msg__TwistWithCovariance__init+0xe>
 80196d8:	bd10      	pop	{r4, pc}
 80196da:	4620      	mov	r0, r4
 80196dc:	f7f7 f8d6 	bl	801088c <geometry_msgs__msg__Twist__fini>
 80196e0:	2000      	movs	r0, #0
 80196e2:	bd10      	pop	{r4, pc}
 80196e4:	2000      	movs	r0, #0
 80196e6:	4770      	bx	lr

080196e8 <geometry_msgs__msg__TwistWithCovariance__fini>:
 80196e8:	b108      	cbz	r0, 80196ee <geometry_msgs__msg__TwistWithCovariance__fini+0x6>
 80196ea:	f7f7 b8cf 	b.w	801088c <geometry_msgs__msg__Twist__fini>
 80196ee:	4770      	bx	lr

080196f0 <geometry_msgs__msg__Pose__rosidl_typesupport_introspection_c__Pose_init_function>:
 80196f0:	f002 bc62 	b.w	801bfb8 <geometry_msgs__msg__Pose__init>

080196f4 <geometry_msgs__msg__Pose__rosidl_typesupport_introspection_c__Pose_fini_function>:
 80196f4:	f002 bc80 	b.w	801bff8 <geometry_msgs__msg__Pose__fini>

080196f8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose>:
 80196f8:	b510      	push	{r4, lr}
 80196fa:	f002 fca3 	bl	801c044 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point>
 80196fe:	4c07      	ldr	r4, [pc, #28]	@ (801971c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x24>)
 8019700:	60e0      	str	r0, [r4, #12]
 8019702:	f000 f815 	bl	8019730 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 8019706:	4b06      	ldr	r3, [pc, #24]	@ (8019720 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x28>)
 8019708:	64a0      	str	r0, [r4, #72]	@ 0x48
 801970a:	681a      	ldr	r2, [r3, #0]
 801970c:	b10a      	cbz	r2, 8019712 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x1a>
 801970e:	4804      	ldr	r0, [pc, #16]	@ (8019720 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x28>)
 8019710:	bd10      	pop	{r4, pc}
 8019712:	4a04      	ldr	r2, [pc, #16]	@ (8019724 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x2c>)
 8019714:	4802      	ldr	r0, [pc, #8]	@ (8019720 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x28>)
 8019716:	6812      	ldr	r2, [r2, #0]
 8019718:	601a      	str	r2, [r3, #0]
 801971a:	bd10      	pop	{r4, pc}
 801971c:	20002b10 	.word	0x20002b10
 8019720:	20002af8 	.word	0x20002af8
 8019724:	20000408 	.word	0x20000408

08019728 <geometry_msgs__msg__Quaternion__rosidl_typesupport_introspection_c__Quaternion_init_function>:
 8019728:	f002 bc72 	b.w	801c010 <geometry_msgs__msg__Quaternion__init>

0801972c <geometry_msgs__msg__Quaternion__rosidl_typesupport_introspection_c__Quaternion_fini_function>:
 801972c:	f002 bc84 	b.w	801c038 <geometry_msgs__msg__Quaternion__fini>

08019730 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>:
 8019730:	4b04      	ldr	r3, [pc, #16]	@ (8019744 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x14>)
 8019732:	681a      	ldr	r2, [r3, #0]
 8019734:	b10a      	cbz	r2, 801973a <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0xa>
 8019736:	4803      	ldr	r0, [pc, #12]	@ (8019744 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x14>)
 8019738:	4770      	bx	lr
 801973a:	4a03      	ldr	r2, [pc, #12]	@ (8019748 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x18>)
 801973c:	4801      	ldr	r0, [pc, #4]	@ (8019744 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x14>)
 801973e:	6812      	ldr	r2, [r2, #0]
 8019740:	601a      	str	r2, [r3, #0]
 8019742:	4770      	bx	lr
 8019744:	20002b88 	.word	0x20002b88
 8019748:	20000408 	.word	0x20000408

0801974c <geometry_msgs__msg__Transform__rosidl_typesupport_introspection_c__Transform_init_function>:
 801974c:	f7ff be8a 	b.w	8019464 <geometry_msgs__msg__Transform__init>

08019750 <geometry_msgs__msg__Transform__rosidl_typesupport_introspection_c__Transform_fini_function>:
 8019750:	f7ff bea8 	b.w	80194a4 <geometry_msgs__msg__Transform__fini>

08019754 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform>:
 8019754:	b510      	push	{r4, lr}
 8019756:	f7f3 f91f 	bl	800c998 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 801975a:	4c07      	ldr	r4, [pc, #28]	@ (8019778 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform+0x24>)
 801975c:	60e0      	str	r0, [r4, #12]
 801975e:	f7ff ffe7 	bl	8019730 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 8019762:	4b06      	ldr	r3, [pc, #24]	@ (801977c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform+0x28>)
 8019764:	64a0      	str	r0, [r4, #72]	@ 0x48
 8019766:	681a      	ldr	r2, [r3, #0]
 8019768:	b10a      	cbz	r2, 801976e <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform+0x1a>
 801976a:	4804      	ldr	r0, [pc, #16]	@ (801977c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform+0x28>)
 801976c:	bd10      	pop	{r4, pc}
 801976e:	4a04      	ldr	r2, [pc, #16]	@ (8019780 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform+0x2c>)
 8019770:	4802      	ldr	r0, [pc, #8]	@ (801977c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform+0x28>)
 8019772:	6812      	ldr	r2, [r2, #0]
 8019774:	601a      	str	r2, [r3, #0]
 8019776:	bd10      	pop	{r4, pc}
 8019778:	20002ca8 	.word	0x20002ca8
 801977c:	20002c90 	.word	0x20002c90
 8019780:	20000408 	.word	0x20000408

08019784 <get_serialized_size_geometry_msgs__msg__Pose>:
 8019784:	b570      	push	{r4, r5, r6, lr}
 8019786:	4604      	mov	r4, r0
 8019788:	b148      	cbz	r0, 801979e <get_serialized_size_geometry_msgs__msg__Pose+0x1a>
 801978a:	460d      	mov	r5, r1
 801978c:	f002 fc68 	bl	801c060 <get_serialized_size_geometry_msgs__msg__Point>
 8019790:	4606      	mov	r6, r0
 8019792:	1829      	adds	r1, r5, r0
 8019794:	f104 0018 	add.w	r0, r4, #24
 8019798:	f000 f864 	bl	8019864 <get_serialized_size_geometry_msgs__msg__Quaternion>
 801979c:	4430      	add	r0, r6
 801979e:	bd70      	pop	{r4, r5, r6, pc}

080197a0 <_Pose__cdr_deserialize>:
 80197a0:	b570      	push	{r4, r5, r6, lr}
 80197a2:	460c      	mov	r4, r1
 80197a4:	b189      	cbz	r1, 80197ca <_Pose__cdr_deserialize+0x2a>
 80197a6:	4605      	mov	r5, r0
 80197a8:	f002 fce6 	bl	801c178 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Point>
 80197ac:	6843      	ldr	r3, [r0, #4]
 80197ae:	4621      	mov	r1, r4
 80197b0:	68db      	ldr	r3, [r3, #12]
 80197b2:	4628      	mov	r0, r5
 80197b4:	4798      	blx	r3
 80197b6:	f000 f909 	bl	80199cc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 80197ba:	6843      	ldr	r3, [r0, #4]
 80197bc:	f104 0118 	add.w	r1, r4, #24
 80197c0:	4628      	mov	r0, r5
 80197c2:	68db      	ldr	r3, [r3, #12]
 80197c4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80197c8:	4718      	bx	r3
 80197ca:	4608      	mov	r0, r1
 80197cc:	bd70      	pop	{r4, r5, r6, pc}
 80197ce:	bf00      	nop

080197d0 <_Pose__cdr_serialize>:
 80197d0:	b198      	cbz	r0, 80197fa <_Pose__cdr_serialize+0x2a>
 80197d2:	b570      	push	{r4, r5, r6, lr}
 80197d4:	460d      	mov	r5, r1
 80197d6:	4604      	mov	r4, r0
 80197d8:	f002 fcce 	bl	801c178 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Point>
 80197dc:	6843      	ldr	r3, [r0, #4]
 80197de:	4629      	mov	r1, r5
 80197e0:	689b      	ldr	r3, [r3, #8]
 80197e2:	4620      	mov	r0, r4
 80197e4:	4798      	blx	r3
 80197e6:	f000 f8f1 	bl	80199cc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 80197ea:	6843      	ldr	r3, [r0, #4]
 80197ec:	4629      	mov	r1, r5
 80197ee:	f104 0018 	add.w	r0, r4, #24
 80197f2:	689b      	ldr	r3, [r3, #8]
 80197f4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80197f8:	4718      	bx	r3
 80197fa:	4770      	bx	lr

080197fc <_Pose__get_serialized_size>:
 80197fc:	b538      	push	{r3, r4, r5, lr}
 80197fe:	4604      	mov	r4, r0
 8019800:	b148      	cbz	r0, 8019816 <_Pose__get_serialized_size+0x1a>
 8019802:	2100      	movs	r1, #0
 8019804:	f002 fc2c 	bl	801c060 <get_serialized_size_geometry_msgs__msg__Point>
 8019808:	4605      	mov	r5, r0
 801980a:	4601      	mov	r1, r0
 801980c:	f104 0018 	add.w	r0, r4, #24
 8019810:	f000 f828 	bl	8019864 <get_serialized_size_geometry_msgs__msg__Quaternion>
 8019814:	4428      	add	r0, r5
 8019816:	bd38      	pop	{r3, r4, r5, pc}

08019818 <_Pose__max_serialized_size>:
 8019818:	b510      	push	{r4, lr}
 801981a:	b082      	sub	sp, #8
 801981c:	2301      	movs	r3, #1
 801981e:	2100      	movs	r1, #0
 8019820:	f10d 0007 	add.w	r0, sp, #7
 8019824:	f88d 3007 	strb.w	r3, [sp, #7]
 8019828:	f002 fc8c 	bl	801c144 <max_serialized_size_geometry_msgs__msg__Point>
 801982c:	4604      	mov	r4, r0
 801982e:	4601      	mov	r1, r0
 8019830:	f10d 0007 	add.w	r0, sp, #7
 8019834:	f000 f8a8 	bl	8019988 <max_serialized_size_geometry_msgs__msg__Quaternion>
 8019838:	4420      	add	r0, r4
 801983a:	b002      	add	sp, #8
 801983c:	bd10      	pop	{r4, pc}
 801983e:	bf00      	nop

08019840 <max_serialized_size_geometry_msgs__msg__Pose>:
 8019840:	2301      	movs	r3, #1
 8019842:	b570      	push	{r4, r5, r6, lr}
 8019844:	7003      	strb	r3, [r0, #0]
 8019846:	4605      	mov	r5, r0
 8019848:	460e      	mov	r6, r1
 801984a:	f002 fc7b 	bl	801c144 <max_serialized_size_geometry_msgs__msg__Point>
 801984e:	4604      	mov	r4, r0
 8019850:	1831      	adds	r1, r6, r0
 8019852:	4628      	mov	r0, r5
 8019854:	f000 f898 	bl	8019988 <max_serialized_size_geometry_msgs__msg__Quaternion>
 8019858:	4420      	add	r0, r4
 801985a:	bd70      	pop	{r4, r5, r6, pc}

0801985c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Pose>:
 801985c:	4800      	ldr	r0, [pc, #0]	@ (8019860 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x4>)
 801985e:	4770      	bx	lr
 8019860:	20002d20 	.word	0x20002d20

08019864 <get_serialized_size_geometry_msgs__msg__Quaternion>:
 8019864:	b1f0      	cbz	r0, 80198a4 <get_serialized_size_geometry_msgs__msg__Quaternion+0x40>
 8019866:	b570      	push	{r4, r5, r6, lr}
 8019868:	460d      	mov	r5, r1
 801986a:	4628      	mov	r0, r5
 801986c:	2108      	movs	r1, #8
 801986e:	f7f4 fc93 	bl	800e198 <ucdr_alignment>
 8019872:	2108      	movs	r1, #8
 8019874:	186c      	adds	r4, r5, r1
 8019876:	4404      	add	r4, r0
 8019878:	4620      	mov	r0, r4
 801987a:	f7f4 fc8d 	bl	800e198 <ucdr_alignment>
 801987e:	f100 0608 	add.w	r6, r0, #8
 8019882:	4426      	add	r6, r4
 8019884:	2108      	movs	r1, #8
 8019886:	4630      	mov	r0, r6
 8019888:	f7f4 fc86 	bl	800e198 <ucdr_alignment>
 801988c:	f100 0408 	add.w	r4, r0, #8
 8019890:	4434      	add	r4, r6
 8019892:	2108      	movs	r1, #8
 8019894:	4620      	mov	r0, r4
 8019896:	f7f4 fc7f 	bl	800e198 <ucdr_alignment>
 801989a:	f1c5 0508 	rsb	r5, r5, #8
 801989e:	4405      	add	r5, r0
 80198a0:	1928      	adds	r0, r5, r4
 80198a2:	bd70      	pop	{r4, r5, r6, pc}
 80198a4:	4770      	bx	lr
 80198a6:	bf00      	nop

080198a8 <_Quaternion__cdr_deserialize>:
 80198a8:	b538      	push	{r3, r4, r5, lr}
 80198aa:	460c      	mov	r4, r1
 80198ac:	b199      	cbz	r1, 80198d6 <_Quaternion__cdr_deserialize+0x2e>
 80198ae:	4605      	mov	r5, r0
 80198b0:	f7f4 fa94 	bl	800dddc <ucdr_deserialize_double>
 80198b4:	f104 0108 	add.w	r1, r4, #8
 80198b8:	4628      	mov	r0, r5
 80198ba:	f7f4 fa8f 	bl	800dddc <ucdr_deserialize_double>
 80198be:	f104 0110 	add.w	r1, r4, #16
 80198c2:	4628      	mov	r0, r5
 80198c4:	f7f4 fa8a 	bl	800dddc <ucdr_deserialize_double>
 80198c8:	f104 0118 	add.w	r1, r4, #24
 80198cc:	4628      	mov	r0, r5
 80198ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80198d2:	f7f4 ba83 	b.w	800dddc <ucdr_deserialize_double>
 80198d6:	4608      	mov	r0, r1
 80198d8:	bd38      	pop	{r3, r4, r5, pc}
 80198da:	bf00      	nop

080198dc <_Quaternion__cdr_serialize>:
 80198dc:	b1c0      	cbz	r0, 8019910 <_Quaternion__cdr_serialize+0x34>
 80198de:	b538      	push	{r3, r4, r5, lr}
 80198e0:	ed90 0b00 	vldr	d0, [r0]
 80198e4:	460d      	mov	r5, r1
 80198e6:	4604      	mov	r4, r0
 80198e8:	4608      	mov	r0, r1
 80198ea:	f7f4 f8e7 	bl	800dabc <ucdr_serialize_double>
 80198ee:	ed94 0b02 	vldr	d0, [r4, #8]
 80198f2:	4628      	mov	r0, r5
 80198f4:	f7f4 f8e2 	bl	800dabc <ucdr_serialize_double>
 80198f8:	ed94 0b04 	vldr	d0, [r4, #16]
 80198fc:	4628      	mov	r0, r5
 80198fe:	f7f4 f8dd 	bl	800dabc <ucdr_serialize_double>
 8019902:	ed94 0b06 	vldr	d0, [r4, #24]
 8019906:	4628      	mov	r0, r5
 8019908:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801990c:	f7f4 b8d6 	b.w	800dabc <ucdr_serialize_double>
 8019910:	4770      	bx	lr
 8019912:	bf00      	nop

08019914 <_Quaternion__get_serialized_size>:
 8019914:	b1d8      	cbz	r0, 801994e <_Quaternion__get_serialized_size+0x3a>
 8019916:	b538      	push	{r3, r4, r5, lr}
 8019918:	2108      	movs	r1, #8
 801991a:	2000      	movs	r0, #0
 801991c:	f7f4 fc3c 	bl	800e198 <ucdr_alignment>
 8019920:	f100 0408 	add.w	r4, r0, #8
 8019924:	2108      	movs	r1, #8
 8019926:	4620      	mov	r0, r4
 8019928:	f7f4 fc36 	bl	800e198 <ucdr_alignment>
 801992c:	f100 0508 	add.w	r5, r0, #8
 8019930:	4425      	add	r5, r4
 8019932:	2108      	movs	r1, #8
 8019934:	4628      	mov	r0, r5
 8019936:	f7f4 fc2f 	bl	800e198 <ucdr_alignment>
 801993a:	f100 0408 	add.w	r4, r0, #8
 801993e:	442c      	add	r4, r5
 8019940:	2108      	movs	r1, #8
 8019942:	4620      	mov	r0, r4
 8019944:	f7f4 fc28 	bl	800e198 <ucdr_alignment>
 8019948:	3008      	adds	r0, #8
 801994a:	4420      	add	r0, r4
 801994c:	bd38      	pop	{r3, r4, r5, pc}
 801994e:	4770      	bx	lr

08019950 <_Quaternion__max_serialized_size>:
 8019950:	b538      	push	{r3, r4, r5, lr}
 8019952:	2108      	movs	r1, #8
 8019954:	2000      	movs	r0, #0
 8019956:	f7f4 fc1f 	bl	800e198 <ucdr_alignment>
 801995a:	f100 0408 	add.w	r4, r0, #8
 801995e:	2108      	movs	r1, #8
 8019960:	4620      	mov	r0, r4
 8019962:	f7f4 fc19 	bl	800e198 <ucdr_alignment>
 8019966:	f100 0508 	add.w	r5, r0, #8
 801996a:	4425      	add	r5, r4
 801996c:	2108      	movs	r1, #8
 801996e:	4628      	mov	r0, r5
 8019970:	f7f4 fc12 	bl	800e198 <ucdr_alignment>
 8019974:	f100 0408 	add.w	r4, r0, #8
 8019978:	442c      	add	r4, r5
 801997a:	2108      	movs	r1, #8
 801997c:	4620      	mov	r0, r4
 801997e:	f7f4 fc0b 	bl	800e198 <ucdr_alignment>
 8019982:	3008      	adds	r0, #8
 8019984:	4420      	add	r0, r4
 8019986:	bd38      	pop	{r3, r4, r5, pc}

08019988 <max_serialized_size_geometry_msgs__msg__Quaternion>:
 8019988:	b570      	push	{r4, r5, r6, lr}
 801998a:	2301      	movs	r3, #1
 801998c:	460c      	mov	r4, r1
 801998e:	7003      	strb	r3, [r0, #0]
 8019990:	2108      	movs	r1, #8
 8019992:	4620      	mov	r0, r4
 8019994:	f7f4 fc00 	bl	800e198 <ucdr_alignment>
 8019998:	2108      	movs	r1, #8
 801999a:	1863      	adds	r3, r4, r1
 801999c:	18c5      	adds	r5, r0, r3
 801999e:	4628      	mov	r0, r5
 80199a0:	f7f4 fbfa 	bl	800e198 <ucdr_alignment>
 80199a4:	f100 0608 	add.w	r6, r0, #8
 80199a8:	442e      	add	r6, r5
 80199aa:	2108      	movs	r1, #8
 80199ac:	4630      	mov	r0, r6
 80199ae:	f7f4 fbf3 	bl	800e198 <ucdr_alignment>
 80199b2:	f100 0508 	add.w	r5, r0, #8
 80199b6:	4435      	add	r5, r6
 80199b8:	2108      	movs	r1, #8
 80199ba:	4628      	mov	r0, r5
 80199bc:	f7f4 fbec 	bl	800e198 <ucdr_alignment>
 80199c0:	f1c4 0408 	rsb	r4, r4, #8
 80199c4:	4420      	add	r0, r4
 80199c6:	4428      	add	r0, r5
 80199c8:	bd70      	pop	{r4, r5, r6, pc}
 80199ca:	bf00      	nop

080199cc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>:
 80199cc:	4800      	ldr	r0, [pc, #0]	@ (80199d0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x4>)
 80199ce:	4770      	bx	lr
 80199d0:	20002d54 	.word	0x20002d54

080199d4 <get_serialized_size_geometry_msgs__msg__Transform>:
 80199d4:	b570      	push	{r4, r5, r6, lr}
 80199d6:	4604      	mov	r4, r0
 80199d8:	b148      	cbz	r0, 80199ee <get_serialized_size_geometry_msgs__msg__Transform+0x1a>
 80199da:	460d      	mov	r5, r1
 80199dc:	f7f3 f85a 	bl	800ca94 <get_serialized_size_geometry_msgs__msg__Vector3>
 80199e0:	4606      	mov	r6, r0
 80199e2:	1829      	adds	r1, r5, r0
 80199e4:	f104 0018 	add.w	r0, r4, #24
 80199e8:	f7ff ff3c 	bl	8019864 <get_serialized_size_geometry_msgs__msg__Quaternion>
 80199ec:	4430      	add	r0, r6
 80199ee:	bd70      	pop	{r4, r5, r6, pc}

080199f0 <_Transform__cdr_deserialize>:
 80199f0:	b570      	push	{r4, r5, r6, lr}
 80199f2:	460c      	mov	r4, r1
 80199f4:	b189      	cbz	r1, 8019a1a <_Transform__cdr_deserialize+0x2a>
 80199f6:	4605      	mov	r5, r0
 80199f8:	f7f3 f8d8 	bl	800cbac <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 80199fc:	6843      	ldr	r3, [r0, #4]
 80199fe:	4621      	mov	r1, r4
 8019a00:	68db      	ldr	r3, [r3, #12]
 8019a02:	4628      	mov	r0, r5
 8019a04:	4798      	blx	r3
 8019a06:	f7ff ffe1 	bl	80199cc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 8019a0a:	6843      	ldr	r3, [r0, #4]
 8019a0c:	f104 0118 	add.w	r1, r4, #24
 8019a10:	4628      	mov	r0, r5
 8019a12:	68db      	ldr	r3, [r3, #12]
 8019a14:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8019a18:	4718      	bx	r3
 8019a1a:	4608      	mov	r0, r1
 8019a1c:	bd70      	pop	{r4, r5, r6, pc}
 8019a1e:	bf00      	nop

08019a20 <_Transform__cdr_serialize>:
 8019a20:	b198      	cbz	r0, 8019a4a <_Transform__cdr_serialize+0x2a>
 8019a22:	b570      	push	{r4, r5, r6, lr}
 8019a24:	460d      	mov	r5, r1
 8019a26:	4604      	mov	r4, r0
 8019a28:	f7f3 f8c0 	bl	800cbac <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 8019a2c:	6843      	ldr	r3, [r0, #4]
 8019a2e:	4629      	mov	r1, r5
 8019a30:	689b      	ldr	r3, [r3, #8]
 8019a32:	4620      	mov	r0, r4
 8019a34:	4798      	blx	r3
 8019a36:	f7ff ffc9 	bl	80199cc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 8019a3a:	6843      	ldr	r3, [r0, #4]
 8019a3c:	4629      	mov	r1, r5
 8019a3e:	f104 0018 	add.w	r0, r4, #24
 8019a42:	689b      	ldr	r3, [r3, #8]
 8019a44:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8019a48:	4718      	bx	r3
 8019a4a:	4770      	bx	lr

08019a4c <_Transform__get_serialized_size>:
 8019a4c:	b538      	push	{r3, r4, r5, lr}
 8019a4e:	4604      	mov	r4, r0
 8019a50:	b148      	cbz	r0, 8019a66 <_Transform__get_serialized_size+0x1a>
 8019a52:	2100      	movs	r1, #0
 8019a54:	f7f3 f81e 	bl	800ca94 <get_serialized_size_geometry_msgs__msg__Vector3>
 8019a58:	4605      	mov	r5, r0
 8019a5a:	4601      	mov	r1, r0
 8019a5c:	f104 0018 	add.w	r0, r4, #24
 8019a60:	f7ff ff00 	bl	8019864 <get_serialized_size_geometry_msgs__msg__Quaternion>
 8019a64:	4428      	add	r0, r5
 8019a66:	bd38      	pop	{r3, r4, r5, pc}

08019a68 <_Transform__max_serialized_size>:
 8019a68:	b510      	push	{r4, lr}
 8019a6a:	b082      	sub	sp, #8
 8019a6c:	2301      	movs	r3, #1
 8019a6e:	2100      	movs	r1, #0
 8019a70:	f10d 0007 	add.w	r0, sp, #7
 8019a74:	f88d 3007 	strb.w	r3, [sp, #7]
 8019a78:	f7f3 f87e 	bl	800cb78 <max_serialized_size_geometry_msgs__msg__Vector3>
 8019a7c:	4604      	mov	r4, r0
 8019a7e:	4601      	mov	r1, r0
 8019a80:	f10d 0007 	add.w	r0, sp, #7
 8019a84:	f7ff ff80 	bl	8019988 <max_serialized_size_geometry_msgs__msg__Quaternion>
 8019a88:	4420      	add	r0, r4
 8019a8a:	b002      	add	sp, #8
 8019a8c:	bd10      	pop	{r4, pc}
 8019a8e:	bf00      	nop

08019a90 <max_serialized_size_geometry_msgs__msg__Transform>:
 8019a90:	2301      	movs	r3, #1
 8019a92:	b570      	push	{r4, r5, r6, lr}
 8019a94:	7003      	strb	r3, [r0, #0]
 8019a96:	4605      	mov	r5, r0
 8019a98:	460e      	mov	r6, r1
 8019a9a:	f7f3 f86d 	bl	800cb78 <max_serialized_size_geometry_msgs__msg__Vector3>
 8019a9e:	4604      	mov	r4, r0
 8019aa0:	1831      	adds	r1, r6, r0
 8019aa2:	4628      	mov	r0, r5
 8019aa4:	f7ff ff70 	bl	8019988 <max_serialized_size_geometry_msgs__msg__Quaternion>
 8019aa8:	4420      	add	r0, r4
 8019aaa:	bd70      	pop	{r4, r5, r6, pc}

08019aac <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Transform>:
 8019aac:	4800      	ldr	r0, [pc, #0]	@ (8019ab0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Transform+0x4>)
 8019aae:	4770      	bx	lr
 8019ab0:	20002d88 	.word	0x20002d88

08019ab4 <ucdr_serialize_string>:
 8019ab4:	b538      	push	{r3, r4, r5, lr}
 8019ab6:	4605      	mov	r5, r0
 8019ab8:	4608      	mov	r0, r1
 8019aba:	460c      	mov	r4, r1
 8019abc:	f7e6 fbf0 	bl	80002a0 <strlen>
 8019ac0:	4621      	mov	r1, r4
 8019ac2:	1c42      	adds	r2, r0, #1
 8019ac4:	4628      	mov	r0, r5
 8019ac6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8019aca:	f7f7 baff 	b.w	80110cc <ucdr_serialize_sequence_char>
 8019ace:	bf00      	nop

08019ad0 <ucdr_deserialize_string>:
 8019ad0:	b500      	push	{lr}
 8019ad2:	b083      	sub	sp, #12
 8019ad4:	ab01      	add	r3, sp, #4
 8019ad6:	f7f7 fb0b 	bl	80110f0 <ucdr_deserialize_sequence_char>
 8019ada:	b003      	add	sp, #12
 8019adc:	f85d fb04 	ldr.w	pc, [sp], #4

08019ae0 <get_custom_error>:
 8019ae0:	4b01      	ldr	r3, [pc, #4]	@ (8019ae8 <get_custom_error+0x8>)
 8019ae2:	7818      	ldrb	r0, [r3, #0]
 8019ae4:	4770      	bx	lr
 8019ae6:	bf00      	nop
 8019ae8:	20011752 	.word	0x20011752

08019aec <recv_custom_msg>:
 8019aec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019af0:	b089      	sub	sp, #36	@ 0x24
 8019af2:	4693      	mov	fp, r2
 8019af4:	f890 2200 	ldrb.w	r2, [r0, #512]	@ 0x200
 8019af8:	9104      	str	r1, [sp, #16]
 8019afa:	2100      	movs	r1, #0
 8019afc:	f8d0 5274 	ldr.w	r5, [r0, #628]	@ 0x274
 8019b00:	9305      	str	r3, [sp, #20]
 8019b02:	4604      	mov	r4, r0
 8019b04:	f88d 101e 	strb.w	r1, [sp, #30]
 8019b08:	b332      	cbz	r2, 8019b58 <recv_custom_msg+0x6c>
 8019b0a:	f200 2a02 	addw	sl, r0, #514	@ 0x202
 8019b0e:	f10d 091f 	add.w	r9, sp, #31
 8019b12:	f10d 0814 	add.w	r8, sp, #20
 8019b16:	f10d 071e 	add.w	r7, sp, #30
 8019b1a:	f44f 7600 	mov.w	r6, #512	@ 0x200
 8019b1e:	e004      	b.n	8019b2a <recv_custom_msg+0x3e>
 8019b20:	9b05      	ldr	r3, [sp, #20]
 8019b22:	2b00      	cmp	r3, #0
 8019b24:	dd10      	ble.n	8019b48 <recv_custom_msg+0x5c>
 8019b26:	f8d4 5274 	ldr.w	r5, [r4, #628]	@ 0x274
 8019b2a:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8019b2e:	e9cd 6700 	strd	r6, r7, [sp]
 8019b32:	4623      	mov	r3, r4
 8019b34:	4622      	mov	r2, r4
 8019b36:	4629      	mov	r1, r5
 8019b38:	4650      	mov	r0, sl
 8019b3a:	f001 f8f9 	bl	801ad30 <uxr_read_framed_msg>
 8019b3e:	2800      	cmp	r0, #0
 8019b40:	d0ee      	beq.n	8019b20 <recv_custom_msg+0x34>
 8019b42:	f89d 301e 	ldrb.w	r3, [sp, #30]
 8019b46:	b1a3      	cbz	r3, 8019b72 <recv_custom_msg+0x86>
 8019b48:	4b0e      	ldr	r3, [pc, #56]	@ (8019b84 <recv_custom_msg+0x98>)
 8019b4a:	f89d 201f 	ldrb.w	r2, [sp, #31]
 8019b4e:	701a      	strb	r2, [r3, #0]
 8019b50:	2000      	movs	r0, #0
 8019b52:	b009      	add	sp, #36	@ 0x24
 8019b54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019b58:	f10d 021f 	add.w	r2, sp, #31
 8019b5c:	9200      	str	r2, [sp, #0]
 8019b5e:	4601      	mov	r1, r0
 8019b60:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8019b64:	47a8      	blx	r5
 8019b66:	2800      	cmp	r0, #0
 8019b68:	d0ee      	beq.n	8019b48 <recv_custom_msg+0x5c>
 8019b6a:	f89d 301e 	ldrb.w	r3, [sp, #30]
 8019b6e:	2b00      	cmp	r3, #0
 8019b70:	d1ea      	bne.n	8019b48 <recv_custom_msg+0x5c>
 8019b72:	9b04      	ldr	r3, [sp, #16]
 8019b74:	f8cb 0000 	str.w	r0, [fp]
 8019b78:	2001      	movs	r0, #1
 8019b7a:	601c      	str	r4, [r3, #0]
 8019b7c:	b009      	add	sp, #36	@ 0x24
 8019b7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019b82:	bf00      	nop
 8019b84:	20011752 	.word	0x20011752

08019b88 <send_custom_msg>:
 8019b88:	b570      	push	{r4, r5, r6, lr}
 8019b8a:	f890 5200 	ldrb.w	r5, [r0, #512]	@ 0x200
 8019b8e:	f8d0 4270 	ldr.w	r4, [r0, #624]	@ 0x270
 8019b92:	b086      	sub	sp, #24
 8019b94:	4616      	mov	r6, r2
 8019b96:	b965      	cbnz	r5, 8019bb2 <send_custom_msg+0x2a>
 8019b98:	f10d 0317 	add.w	r3, sp, #23
 8019b9c:	47a0      	blx	r4
 8019b9e:	b108      	cbz	r0, 8019ba4 <send_custom_msg+0x1c>
 8019ba0:	42b0      	cmp	r0, r6
 8019ba2:	d014      	beq.n	8019bce <send_custom_msg+0x46>
 8019ba4:	4b0b      	ldr	r3, [pc, #44]	@ (8019bd4 <send_custom_msg+0x4c>)
 8019ba6:	f89d 2017 	ldrb.w	r2, [sp, #23]
 8019baa:	701a      	strb	r2, [r3, #0]
 8019bac:	2000      	movs	r0, #0
 8019bae:	b006      	add	sp, #24
 8019bb0:	bd70      	pop	{r4, r5, r6, pc}
 8019bb2:	f10d 0217 	add.w	r2, sp, #23
 8019bb6:	9202      	str	r2, [sp, #8]
 8019bb8:	2200      	movs	r2, #0
 8019bba:	e9cd 6200 	strd	r6, r2, [sp]
 8019bbe:	460b      	mov	r3, r1
 8019bc0:	4602      	mov	r2, r0
 8019bc2:	4621      	mov	r1, r4
 8019bc4:	f200 2002 	addw	r0, r0, #514	@ 0x202
 8019bc8:	f000 fed4 	bl	801a974 <uxr_write_framed_msg>
 8019bcc:	e7e7      	b.n	8019b9e <send_custom_msg+0x16>
 8019bce:	2001      	movs	r0, #1
 8019bd0:	b006      	add	sp, #24
 8019bd2:	bd70      	pop	{r4, r5, r6, pc}
 8019bd4:	20011752 	.word	0x20011752

08019bd8 <uxr_set_custom_transport_callbacks>:
 8019bd8:	b410      	push	{r4}
 8019bda:	9c01      	ldr	r4, [sp, #4]
 8019bdc:	f8c0 4270 	str.w	r4, [r0, #624]	@ 0x270
 8019be0:	e9c0 239a 	strd	r2, r3, [r0, #616]	@ 0x268
 8019be4:	9b02      	ldr	r3, [sp, #8]
 8019be6:	f880 1200 	strb.w	r1, [r0, #512]	@ 0x200
 8019bea:	f85d 4b04 	ldr.w	r4, [sp], #4
 8019bee:	f8c0 3274 	str.w	r3, [r0, #628]	@ 0x274
 8019bf2:	4770      	bx	lr

08019bf4 <uxr_init_custom_transport>:
 8019bf4:	b538      	push	{r3, r4, r5, lr}
 8019bf6:	f8d0 3268 	ldr.w	r3, [r0, #616]	@ 0x268
 8019bfa:	b303      	cbz	r3, 8019c3e <uxr_init_custom_transport+0x4a>
 8019bfc:	f8d0 226c 	ldr.w	r2, [r0, #620]	@ 0x26c
 8019c00:	4604      	mov	r4, r0
 8019c02:	b1e2      	cbz	r2, 8019c3e <uxr_init_custom_transport+0x4a>
 8019c04:	f8d0 2270 	ldr.w	r2, [r0, #624]	@ 0x270
 8019c08:	b1ca      	cbz	r2, 8019c3e <uxr_init_custom_transport+0x4a>
 8019c0a:	f8d0 2274 	ldr.w	r2, [r0, #628]	@ 0x274
 8019c0e:	b1b2      	cbz	r2, 8019c3e <uxr_init_custom_transport+0x4a>
 8019c10:	f8c0 128c 	str.w	r1, [r0, #652]	@ 0x28c
 8019c14:	4798      	blx	r3
 8019c16:	4605      	mov	r5, r0
 8019c18:	b188      	cbz	r0, 8019c3e <uxr_init_custom_transport+0x4a>
 8019c1a:	f894 3200 	ldrb.w	r3, [r4, #512]	@ 0x200
 8019c1e:	b98b      	cbnz	r3, 8019c44 <uxr_init_custom_transport+0x50>
 8019c20:	490b      	ldr	r1, [pc, #44]	@ (8019c50 <uxr_init_custom_transport+0x5c>)
 8019c22:	4b0c      	ldr	r3, [pc, #48]	@ (8019c54 <uxr_init_custom_transport+0x60>)
 8019c24:	4a0c      	ldr	r2, [pc, #48]	@ (8019c58 <uxr_init_custom_transport+0x64>)
 8019c26:	f8c4 3280 	str.w	r3, [r4, #640]	@ 0x280
 8019c2a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8019c2e:	e9c4 419e 	strd	r4, r1, [r4, #632]	@ 0x278
 8019c32:	f8c4 2284 	str.w	r2, [r4, #644]	@ 0x284
 8019c36:	f8a4 3288 	strh.w	r3, [r4, #648]	@ 0x288
 8019c3a:	4628      	mov	r0, r5
 8019c3c:	bd38      	pop	{r3, r4, r5, pc}
 8019c3e:	2500      	movs	r5, #0
 8019c40:	4628      	mov	r0, r5
 8019c42:	bd38      	pop	{r3, r4, r5, pc}
 8019c44:	2100      	movs	r1, #0
 8019c46:	f204 2002 	addw	r0, r4, #514	@ 0x202
 8019c4a:	f000 fe8d 	bl	801a968 <uxr_init_framing_io>
 8019c4e:	e7e7      	b.n	8019c20 <uxr_init_custom_transport+0x2c>
 8019c50:	08019b89 	.word	0x08019b89
 8019c54:	08019aed 	.word	0x08019aed
 8019c58:	08019ae1 	.word	0x08019ae1

08019c5c <uxr_close_custom_transport>:
 8019c5c:	f8d0 326c 	ldr.w	r3, [r0, #620]	@ 0x26c
 8019c60:	4718      	bx	r3
 8019c62:	bf00      	nop

08019c64 <uxr_init_input_best_effort_stream>:
 8019c64:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8019c68:	8003      	strh	r3, [r0, #0]
 8019c6a:	4770      	bx	lr

08019c6c <uxr_reset_input_best_effort_stream>:
 8019c6c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8019c70:	8003      	strh	r3, [r0, #0]
 8019c72:	4770      	bx	lr

08019c74 <uxr_receive_best_effort_message>:
 8019c74:	b538      	push	{r3, r4, r5, lr}
 8019c76:	4604      	mov	r4, r0
 8019c78:	8800      	ldrh	r0, [r0, #0]
 8019c7a:	460d      	mov	r5, r1
 8019c7c:	f000 fe5e 	bl	801a93c <uxr_seq_num_cmp>
 8019c80:	4603      	mov	r3, r0
 8019c82:	2b00      	cmp	r3, #0
 8019c84:	ea4f 70d0 	mov.w	r0, r0, lsr #31
 8019c88:	bfb8      	it	lt
 8019c8a:	8025      	strhlt	r5, [r4, #0]
 8019c8c:	bd38      	pop	{r3, r4, r5, pc}
 8019c8e:	bf00      	nop

08019c90 <on_full_input_buffer>:
 8019c90:	b570      	push	{r4, r5, r6, lr}
 8019c92:	4605      	mov	r5, r0
 8019c94:	460c      	mov	r4, r1
 8019c96:	682b      	ldr	r3, [r5, #0]
 8019c98:	6809      	ldr	r1, [r1, #0]
 8019c9a:	8920      	ldrh	r0, [r4, #8]
 8019c9c:	6862      	ldr	r2, [r4, #4]
 8019c9e:	fbb2 f2f0 	udiv	r2, r2, r0
 8019ca2:	1a5b      	subs	r3, r3, r1
 8019ca4:	fbb3 f3f2 	udiv	r3, r3, r2
 8019ca8:	3301      	adds	r3, #1
 8019caa:	b29b      	uxth	r3, r3
 8019cac:	fbb3 f6f0 	udiv	r6, r3, r0
 8019cb0:	fb00 3316 	mls	r3, r0, r6, r3
 8019cb4:	b29b      	uxth	r3, r3
 8019cb6:	fb02 f303 	mul.w	r3, r2, r3
 8019cba:	1d18      	adds	r0, r3, #4
 8019cbc:	4408      	add	r0, r1
 8019cbe:	7d26      	ldrb	r6, [r4, #20]
 8019cc0:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8019cc4:	b116      	cbz	r6, 8019ccc <on_full_input_buffer+0x3c>
 8019cc6:	2600      	movs	r6, #0
 8019cc8:	f840 6c04 	str.w	r6, [r0, #-4]
 8019ccc:	2a03      	cmp	r2, #3
 8019cce:	d801      	bhi.n	8019cd4 <on_full_input_buffer+0x44>
 8019cd0:	2001      	movs	r0, #1
 8019cd2:	bd70      	pop	{r4, r5, r6, pc}
 8019cd4:	3308      	adds	r3, #8
 8019cd6:	4419      	add	r1, r3
 8019cd8:	4628      	mov	r0, r5
 8019cda:	692b      	ldr	r3, [r5, #16]
 8019cdc:	3a04      	subs	r2, #4
 8019cde:	f7f4 fa4f 	bl	800e180 <ucdr_init_buffer_origin>
 8019ce2:	4628      	mov	r0, r5
 8019ce4:	4902      	ldr	r1, [pc, #8]	@ (8019cf0 <on_full_input_buffer+0x60>)
 8019ce6:	4622      	mov	r2, r4
 8019ce8:	f7f4 fa26 	bl	800e138 <ucdr_set_on_full_buffer_callback>
 8019cec:	2000      	movs	r0, #0
 8019cee:	bd70      	pop	{r4, r5, r6, pc}
 8019cf0:	08019c91 	.word	0x08019c91

08019cf4 <uxr_init_input_reliable_stream>:
 8019cf4:	b500      	push	{lr}
 8019cf6:	e9c0 1200 	strd	r1, r2, [r0]
 8019cfa:	f04f 0e00 	mov.w	lr, #0
 8019cfe:	9a01      	ldr	r2, [sp, #4]
 8019d00:	8103      	strh	r3, [r0, #8]
 8019d02:	6102      	str	r2, [r0, #16]
 8019d04:	f880 e014 	strb.w	lr, [r0, #20]
 8019d08:	b1d3      	cbz	r3, 8019d40 <uxr_init_input_reliable_stream+0x4c>
 8019d0a:	f8c1 e000 	str.w	lr, [r1]
 8019d0e:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 8019d12:	f1bc 0f01 	cmp.w	ip, #1
 8019d16:	d913      	bls.n	8019d40 <uxr_init_input_reliable_stream+0x4c>
 8019d18:	2301      	movs	r3, #1
 8019d1a:	fbb3 f1fc 	udiv	r1, r3, ip
 8019d1e:	fb0c 3111 	mls	r1, ip, r1, r3
 8019d22:	b289      	uxth	r1, r1
 8019d24:	6842      	ldr	r2, [r0, #4]
 8019d26:	fbb2 f2fc 	udiv	r2, r2, ip
 8019d2a:	fb01 f202 	mul.w	r2, r1, r2
 8019d2e:	6801      	ldr	r1, [r0, #0]
 8019d30:	f841 e002 	str.w	lr, [r1, r2]
 8019d34:	3301      	adds	r3, #1
 8019d36:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 8019d3a:	b29b      	uxth	r3, r3
 8019d3c:	459c      	cmp	ip, r3
 8019d3e:	d8ec      	bhi.n	8019d1a <uxr_init_input_reliable_stream+0x26>
 8019d40:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8019d44:	60c3      	str	r3, [r0, #12]
 8019d46:	f85d fb04 	ldr.w	pc, [sp], #4
 8019d4a:	bf00      	nop

08019d4c <uxr_reset_input_reliable_stream>:
 8019d4c:	8901      	ldrh	r1, [r0, #8]
 8019d4e:	b1e9      	cbz	r1, 8019d8c <uxr_reset_input_reliable_stream+0x40>
 8019d50:	f04f 0c00 	mov.w	ip, #0
 8019d54:	b500      	push	{lr}
 8019d56:	4663      	mov	r3, ip
 8019d58:	46e6      	mov	lr, ip
 8019d5a:	fbb3 f2f1 	udiv	r2, r3, r1
 8019d5e:	fb01 3312 	mls	r3, r1, r2, r3
 8019d62:	b29b      	uxth	r3, r3
 8019d64:	6842      	ldr	r2, [r0, #4]
 8019d66:	fbb2 f2f1 	udiv	r2, r2, r1
 8019d6a:	fb03 f202 	mul.w	r2, r3, r2
 8019d6e:	6803      	ldr	r3, [r0, #0]
 8019d70:	f843 e002 	str.w	lr, [r3, r2]
 8019d74:	f10c 0c01 	add.w	ip, ip, #1
 8019d78:	8901      	ldrh	r1, [r0, #8]
 8019d7a:	fa1f f38c 	uxth.w	r3, ip
 8019d7e:	4299      	cmp	r1, r3
 8019d80:	d8eb      	bhi.n	8019d5a <uxr_reset_input_reliable_stream+0xe>
 8019d82:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8019d86:	60c3      	str	r3, [r0, #12]
 8019d88:	f85d fb04 	ldr.w	pc, [sp], #4
 8019d8c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8019d90:	60c3      	str	r3, [r0, #12]
 8019d92:	4770      	bx	lr

08019d94 <uxr_receive_reliable_message>:
 8019d94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019d98:	4604      	mov	r4, r0
 8019d9a:	460d      	mov	r5, r1
 8019d9c:	8901      	ldrh	r1, [r0, #8]
 8019d9e:	8980      	ldrh	r0, [r0, #12]
 8019da0:	4690      	mov	r8, r2
 8019da2:	461f      	mov	r7, r3
 8019da4:	f000 fdc2 	bl	801a92c <uxr_seq_num_add>
 8019da8:	4629      	mov	r1, r5
 8019daa:	4606      	mov	r6, r0
 8019dac:	89a0      	ldrh	r0, [r4, #12]
 8019dae:	f000 fdc5 	bl	801a93c <uxr_seq_num_cmp>
 8019db2:	2800      	cmp	r0, #0
 8019db4:	db0a      	blt.n	8019dcc <uxr_receive_reliable_message+0x38>
 8019db6:	2600      	movs	r6, #0
 8019db8:	89e0      	ldrh	r0, [r4, #14]
 8019dba:	4629      	mov	r1, r5
 8019dbc:	f000 fdbe 	bl	801a93c <uxr_seq_num_cmp>
 8019dc0:	2800      	cmp	r0, #0
 8019dc2:	bfb8      	it	lt
 8019dc4:	81e5      	strhlt	r5, [r4, #14]
 8019dc6:	4630      	mov	r0, r6
 8019dc8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019dcc:	4630      	mov	r0, r6
 8019dce:	4629      	mov	r1, r5
 8019dd0:	f000 fdb4 	bl	801a93c <uxr_seq_num_cmp>
 8019dd4:	2800      	cmp	r0, #0
 8019dd6:	dbee      	blt.n	8019db6 <uxr_receive_reliable_message+0x22>
 8019dd8:	6923      	ldr	r3, [r4, #16]
 8019dda:	4640      	mov	r0, r8
 8019ddc:	4798      	blx	r3
 8019dde:	2101      	movs	r1, #1
 8019de0:	4606      	mov	r6, r0
 8019de2:	89a0      	ldrh	r0, [r4, #12]
 8019de4:	f000 fda2 	bl	801a92c <uxr_seq_num_add>
 8019de8:	b90e      	cbnz	r6, 8019dee <uxr_receive_reliable_message+0x5a>
 8019dea:	4285      	cmp	r5, r0
 8019dec:	d046      	beq.n	8019e7c <uxr_receive_reliable_message+0xe8>
 8019dee:	8921      	ldrh	r1, [r4, #8]
 8019df0:	fbb5 f2f1 	udiv	r2, r5, r1
 8019df4:	fb01 5212 	mls	r2, r1, r2, r5
 8019df8:	b292      	uxth	r2, r2
 8019dfa:	6863      	ldr	r3, [r4, #4]
 8019dfc:	6820      	ldr	r0, [r4, #0]
 8019dfe:	fbb3 f3f1 	udiv	r3, r3, r1
 8019e02:	fb02 f303 	mul.w	r3, r2, r3
 8019e06:	3304      	adds	r3, #4
 8019e08:	4418      	add	r0, r3
 8019e0a:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8019e0e:	2b00      	cmp	r3, #0
 8019e10:	d1d1      	bne.n	8019db6 <uxr_receive_reliable_message+0x22>
 8019e12:	4641      	mov	r1, r8
 8019e14:	463a      	mov	r2, r7
 8019e16:	f003 f840 	bl	801ce9a <memcpy>
 8019e1a:	8921      	ldrh	r1, [r4, #8]
 8019e1c:	fbb5 f2f1 	udiv	r2, r5, r1
 8019e20:	fb01 5212 	mls	r2, r1, r2, r5
 8019e24:	b292      	uxth	r2, r2
 8019e26:	6863      	ldr	r3, [r4, #4]
 8019e28:	fbb3 f3f1 	udiv	r3, r3, r1
 8019e2c:	fb02 f303 	mul.w	r3, r2, r3
 8019e30:	6822      	ldr	r2, [r4, #0]
 8019e32:	50d7      	str	r7, [r2, r3]
 8019e34:	9a06      	ldr	r2, [sp, #24]
 8019e36:	2301      	movs	r3, #1
 8019e38:	7013      	strb	r3, [r2, #0]
 8019e3a:	2e00      	cmp	r6, #0
 8019e3c:	d0bb      	beq.n	8019db6 <uxr_receive_reliable_message+0x22>
 8019e3e:	89a6      	ldrh	r6, [r4, #12]
 8019e40:	2101      	movs	r1, #1
 8019e42:	4630      	mov	r0, r6
 8019e44:	f000 fd72 	bl	801a92c <uxr_seq_num_add>
 8019e48:	8921      	ldrh	r1, [r4, #8]
 8019e4a:	fbb0 f2f1 	udiv	r2, r0, r1
 8019e4e:	fb01 0212 	mls	r2, r1, r2, r0
 8019e52:	b292      	uxth	r2, r2
 8019e54:	6863      	ldr	r3, [r4, #4]
 8019e56:	fbb3 f3f1 	udiv	r3, r3, r1
 8019e5a:	4606      	mov	r6, r0
 8019e5c:	fb02 f303 	mul.w	r3, r2, r3
 8019e60:	6820      	ldr	r0, [r4, #0]
 8019e62:	3304      	adds	r3, #4
 8019e64:	4418      	add	r0, r3
 8019e66:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8019e6a:	2b00      	cmp	r3, #0
 8019e6c:	d0a3      	beq.n	8019db6 <uxr_receive_reliable_message+0x22>
 8019e6e:	6923      	ldr	r3, [r4, #16]
 8019e70:	4798      	blx	r3
 8019e72:	2802      	cmp	r0, #2
 8019e74:	d005      	beq.n	8019e82 <uxr_receive_reliable_message+0xee>
 8019e76:	2801      	cmp	r0, #1
 8019e78:	d0e2      	beq.n	8019e40 <uxr_receive_reliable_message+0xac>
 8019e7a:	e79c      	b.n	8019db6 <uxr_receive_reliable_message+0x22>
 8019e7c:	9b06      	ldr	r3, [sp, #24]
 8019e7e:	81a5      	strh	r5, [r4, #12]
 8019e80:	701e      	strb	r6, [r3, #0]
 8019e82:	2601      	movs	r6, #1
 8019e84:	e798      	b.n	8019db8 <uxr_receive_reliable_message+0x24>
 8019e86:	bf00      	nop

08019e88 <uxr_next_input_reliable_buffer_available>:
 8019e88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019e8c:	4604      	mov	r4, r0
 8019e8e:	460f      	mov	r7, r1
 8019e90:	8980      	ldrh	r0, [r0, #12]
 8019e92:	2101      	movs	r1, #1
 8019e94:	4690      	mov	r8, r2
 8019e96:	f000 fd49 	bl	801a92c <uxr_seq_num_add>
 8019e9a:	8921      	ldrh	r1, [r4, #8]
 8019e9c:	fbb0 f2f1 	udiv	r2, r0, r1
 8019ea0:	fb01 0212 	mls	r2, r1, r2, r0
 8019ea4:	b292      	uxth	r2, r2
 8019ea6:	6863      	ldr	r3, [r4, #4]
 8019ea8:	6826      	ldr	r6, [r4, #0]
 8019eaa:	fbb3 f3f1 	udiv	r3, r3, r1
 8019eae:	fb02 f303 	mul.w	r3, r2, r3
 8019eb2:	3304      	adds	r3, #4
 8019eb4:	441e      	add	r6, r3
 8019eb6:	f856 9c04 	ldr.w	r9, [r6, #-4]
 8019eba:	f1b9 0f00 	cmp.w	r9, #0
 8019ebe:	d023      	beq.n	8019f08 <uxr_next_input_reliable_buffer_available+0x80>
 8019ec0:	6923      	ldr	r3, [r4, #16]
 8019ec2:	4605      	mov	r5, r0
 8019ec4:	4630      	mov	r0, r6
 8019ec6:	4798      	blx	r3
 8019ec8:	4682      	mov	sl, r0
 8019eca:	b300      	cbz	r0, 8019f0e <uxr_next_input_reliable_buffer_available+0x86>
 8019ecc:	f8b4 a00c 	ldrh.w	sl, [r4, #12]
 8019ed0:	2101      	movs	r1, #1
 8019ed2:	4650      	mov	r0, sl
 8019ed4:	f000 fd2a 	bl	801a92c <uxr_seq_num_add>
 8019ed8:	8921      	ldrh	r1, [r4, #8]
 8019eda:	fbb0 f2f1 	udiv	r2, r0, r1
 8019ede:	4682      	mov	sl, r0
 8019ee0:	fb01 0212 	mls	r2, r1, r2, r0
 8019ee4:	e9d4 0300 	ldrd	r0, r3, [r4]
 8019ee8:	b292      	uxth	r2, r2
 8019eea:	fbb3 f3f1 	udiv	r3, r3, r1
 8019eee:	fb02 f303 	mul.w	r3, r2, r3
 8019ef2:	3304      	adds	r3, #4
 8019ef4:	4418      	add	r0, r3
 8019ef6:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8019efa:	b12b      	cbz	r3, 8019f08 <uxr_next_input_reliable_buffer_available+0x80>
 8019efc:	6923      	ldr	r3, [r4, #16]
 8019efe:	4798      	blx	r3
 8019f00:	2802      	cmp	r0, #2
 8019f02:	d01b      	beq.n	8019f3c <uxr_next_input_reliable_buffer_available+0xb4>
 8019f04:	2801      	cmp	r0, #1
 8019f06:	d0e3      	beq.n	8019ed0 <uxr_next_input_reliable_buffer_available+0x48>
 8019f08:	2000      	movs	r0, #0
 8019f0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019f0e:	464a      	mov	r2, r9
 8019f10:	4631      	mov	r1, r6
 8019f12:	4638      	mov	r0, r7
 8019f14:	f7f4 f93c 	bl	800e190 <ucdr_init_buffer>
 8019f18:	8921      	ldrh	r1, [r4, #8]
 8019f1a:	fbb5 f2f1 	udiv	r2, r5, r1
 8019f1e:	fb01 5212 	mls	r2, r1, r2, r5
 8019f22:	b292      	uxth	r2, r2
 8019f24:	6863      	ldr	r3, [r4, #4]
 8019f26:	fbb3 f3f1 	udiv	r3, r3, r1
 8019f2a:	fb02 f303 	mul.w	r3, r2, r3
 8019f2e:	6822      	ldr	r2, [r4, #0]
 8019f30:	f842 a003 	str.w	sl, [r2, r3]
 8019f34:	81a5      	strh	r5, [r4, #12]
 8019f36:	2001      	movs	r0, #1
 8019f38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019f3c:	eb06 0108 	add.w	r1, r6, r8
 8019f40:	8926      	ldrh	r6, [r4, #8]
 8019f42:	fbb5 f0f6 	udiv	r0, r5, r6
 8019f46:	fb06 5010 	mls	r0, r6, r0, r5
 8019f4a:	b280      	uxth	r0, r0
 8019f4c:	6863      	ldr	r3, [r4, #4]
 8019f4e:	fbb3 f3f6 	udiv	r3, r3, r6
 8019f52:	fb00 f303 	mul.w	r3, r0, r3
 8019f56:	6820      	ldr	r0, [r4, #0]
 8019f58:	2500      	movs	r5, #0
 8019f5a:	50c5      	str	r5, [r0, r3]
 8019f5c:	eba9 0208 	sub.w	r2, r9, r8
 8019f60:	4638      	mov	r0, r7
 8019f62:	f7f4 f915 	bl	800e190 <ucdr_init_buffer>
 8019f66:	4903      	ldr	r1, [pc, #12]	@ (8019f74 <uxr_next_input_reliable_buffer_available+0xec>)
 8019f68:	4622      	mov	r2, r4
 8019f6a:	4638      	mov	r0, r7
 8019f6c:	f7f4 f8e4 	bl	800e138 <ucdr_set_on_full_buffer_callback>
 8019f70:	4655      	mov	r5, sl
 8019f72:	e7df      	b.n	8019f34 <uxr_next_input_reliable_buffer_available+0xac>
 8019f74:	08019c91 	.word	0x08019c91

08019f78 <uxr_process_heartbeat>:
 8019f78:	b538      	push	{r3, r4, r5, lr}
 8019f7a:	4611      	mov	r1, r2
 8019f7c:	4604      	mov	r4, r0
 8019f7e:	89c0      	ldrh	r0, [r0, #14]
 8019f80:	4615      	mov	r5, r2
 8019f82:	f000 fcdb 	bl	801a93c <uxr_seq_num_cmp>
 8019f86:	2800      	cmp	r0, #0
 8019f88:	bfb8      	it	lt
 8019f8a:	81e5      	strhlt	r5, [r4, #14]
 8019f8c:	bd38      	pop	{r3, r4, r5, pc}
 8019f8e:	bf00      	nop

08019f90 <uxr_compute_acknack>:
 8019f90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019f94:	8903      	ldrh	r3, [r0, #8]
 8019f96:	8985      	ldrh	r5, [r0, #12]
 8019f98:	4604      	mov	r4, r0
 8019f9a:	460e      	mov	r6, r1
 8019f9c:	2b00      	cmp	r3, #0
 8019f9e:	d048      	beq.n	801a032 <uxr_compute_acknack+0xa2>
 8019fa0:	4628      	mov	r0, r5
 8019fa2:	2701      	movs	r7, #1
 8019fa4:	e003      	b.n	8019fae <uxr_compute_acknack+0x1e>
 8019fa6:	4567      	cmp	r7, ip
 8019fa8:	d243      	bcs.n	801a032 <uxr_compute_acknack+0xa2>
 8019faa:	89a0      	ldrh	r0, [r4, #12]
 8019fac:	3701      	adds	r7, #1
 8019fae:	b2b9      	uxth	r1, r7
 8019fb0:	f000 fcbc 	bl	801a92c <uxr_seq_num_add>
 8019fb4:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 8019fb8:	fbb0 f2fc 	udiv	r2, r0, ip
 8019fbc:	e9d4 1300 	ldrd	r1, r3, [r4]
 8019fc0:	fb0c 0212 	mls	r2, ip, r2, r0
 8019fc4:	b292      	uxth	r2, r2
 8019fc6:	fbb3 f3fc 	udiv	r3, r3, ip
 8019fca:	fb02 f303 	mul.w	r3, r2, r3
 8019fce:	58cb      	ldr	r3, [r1, r3]
 8019fd0:	2b00      	cmp	r3, #0
 8019fd2:	d1e8      	bne.n	8019fa6 <uxr_compute_acknack+0x16>
 8019fd4:	8030      	strh	r0, [r6, #0]
 8019fd6:	2101      	movs	r1, #1
 8019fd8:	89e5      	ldrh	r5, [r4, #14]
 8019fda:	f000 fcab 	bl	801a934 <uxr_seq_num_sub>
 8019fde:	4601      	mov	r1, r0
 8019fe0:	4628      	mov	r0, r5
 8019fe2:	f000 fca7 	bl	801a934 <uxr_seq_num_sub>
 8019fe6:	4605      	mov	r5, r0
 8019fe8:	4607      	mov	r7, r0
 8019fea:	b1f8      	cbz	r0, 801a02c <uxr_compute_acknack+0x9c>
 8019fec:	f04f 0900 	mov.w	r9, #0
 8019ff0:	464d      	mov	r5, r9
 8019ff2:	f04f 0801 	mov.w	r8, #1
 8019ff6:	fa1f f189 	uxth.w	r1, r9
 8019ffa:	8830      	ldrh	r0, [r6, #0]
 8019ffc:	f000 fc96 	bl	801a92c <uxr_seq_num_add>
 801a000:	8921      	ldrh	r1, [r4, #8]
 801a002:	fbb0 f3f1 	udiv	r3, r0, r1
 801a006:	fb03 0011 	mls	r0, r3, r1, r0
 801a00a:	e9d4 2300 	ldrd	r2, r3, [r4]
 801a00e:	b280      	uxth	r0, r0
 801a010:	fbb3 f3f1 	udiv	r3, r3, r1
 801a014:	fb00 f303 	mul.w	r3, r0, r3
 801a018:	fa08 f109 	lsl.w	r1, r8, r9
 801a01c:	58d3      	ldr	r3, [r2, r3]
 801a01e:	f109 0901 	add.w	r9, r9, #1
 801a022:	b90b      	cbnz	r3, 801a028 <uxr_compute_acknack+0x98>
 801a024:	4329      	orrs	r1, r5
 801a026:	b28d      	uxth	r5, r1
 801a028:	454f      	cmp	r7, r9
 801a02a:	d1e4      	bne.n	8019ff6 <uxr_compute_acknack+0x66>
 801a02c:	4628      	mov	r0, r5
 801a02e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a032:	4628      	mov	r0, r5
 801a034:	e7ce      	b.n	8019fd4 <uxr_compute_acknack+0x44>
 801a036:	bf00      	nop

0801a038 <uxr_init_output_best_effort_stream>:
 801a038:	f64f 7cff 	movw	ip, #65535	@ 0xffff
 801a03c:	e9c0 3201 	strd	r3, r2, [r0, #4]
 801a040:	6001      	str	r1, [r0, #0]
 801a042:	7303      	strb	r3, [r0, #12]
 801a044:	f8a0 c00e 	strh.w	ip, [r0, #14]
 801a048:	4770      	bx	lr
 801a04a:	bf00      	nop

0801a04c <uxr_reset_output_best_effort_stream>:
 801a04c:	7b02      	ldrb	r2, [r0, #12]
 801a04e:	6042      	str	r2, [r0, #4]
 801a050:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801a054:	81c3      	strh	r3, [r0, #14]
 801a056:	4770      	bx	lr

0801a058 <uxr_prepare_best_effort_buffer_to_write>:
 801a058:	b5f0      	push	{r4, r5, r6, r7, lr}
 801a05a:	4604      	mov	r4, r0
 801a05c:	b083      	sub	sp, #12
 801a05e:	6840      	ldr	r0, [r0, #4]
 801a060:	460d      	mov	r5, r1
 801a062:	4616      	mov	r6, r2
 801a064:	f7f8 fc9a 	bl	801299c <uxr_submessage_padding>
 801a068:	6863      	ldr	r3, [r4, #4]
 801a06a:	4418      	add	r0, r3
 801a06c:	68a3      	ldr	r3, [r4, #8]
 801a06e:	1942      	adds	r2, r0, r5
 801a070:	4293      	cmp	r3, r2
 801a072:	bf2c      	ite	cs
 801a074:	2701      	movcs	r7, #1
 801a076:	2700      	movcc	r7, #0
 801a078:	d202      	bcs.n	801a080 <uxr_prepare_best_effort_buffer_to_write+0x28>
 801a07a:	4638      	mov	r0, r7
 801a07c:	b003      	add	sp, #12
 801a07e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801a080:	9000      	str	r0, [sp, #0]
 801a082:	6821      	ldr	r1, [r4, #0]
 801a084:	4630      	mov	r0, r6
 801a086:	2300      	movs	r3, #0
 801a088:	f7f4 f870 	bl	800e16c <ucdr_init_buffer_origin_offset>
 801a08c:	6863      	ldr	r3, [r4, #4]
 801a08e:	4638      	mov	r0, r7
 801a090:	442b      	add	r3, r5
 801a092:	6063      	str	r3, [r4, #4]
 801a094:	b003      	add	sp, #12
 801a096:	bdf0      	pop	{r4, r5, r6, r7, pc}

0801a098 <uxr_prepare_best_effort_buffer_to_send>:
 801a098:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a09c:	4604      	mov	r4, r0
 801a09e:	461d      	mov	r5, r3
 801a0a0:	6840      	ldr	r0, [r0, #4]
 801a0a2:	7b23      	ldrb	r3, [r4, #12]
 801a0a4:	4298      	cmp	r0, r3
 801a0a6:	bf8c      	ite	hi
 801a0a8:	2601      	movhi	r6, #1
 801a0aa:	2600      	movls	r6, #0
 801a0ac:	d802      	bhi.n	801a0b4 <uxr_prepare_best_effort_buffer_to_send+0x1c>
 801a0ae:	4630      	mov	r0, r6
 801a0b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a0b4:	4688      	mov	r8, r1
 801a0b6:	89e0      	ldrh	r0, [r4, #14]
 801a0b8:	2101      	movs	r1, #1
 801a0ba:	4617      	mov	r7, r2
 801a0bc:	f000 fc36 	bl	801a92c <uxr_seq_num_add>
 801a0c0:	6823      	ldr	r3, [r4, #0]
 801a0c2:	81e0      	strh	r0, [r4, #14]
 801a0c4:	8028      	strh	r0, [r5, #0]
 801a0c6:	f8c8 3000 	str.w	r3, [r8]
 801a0ca:	6863      	ldr	r3, [r4, #4]
 801a0cc:	603b      	str	r3, [r7, #0]
 801a0ce:	7b23      	ldrb	r3, [r4, #12]
 801a0d0:	6063      	str	r3, [r4, #4]
 801a0d2:	4630      	mov	r0, r6
 801a0d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801a0d8 <on_full_output_buffer>:
 801a0d8:	b538      	push	{r3, r4, r5, lr}
 801a0da:	460c      	mov	r4, r1
 801a0dc:	6803      	ldr	r3, [r0, #0]
 801a0de:	6809      	ldr	r1, [r1, #0]
 801a0e0:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 801a0e4:	6862      	ldr	r2, [r4, #4]
 801a0e6:	fbb2 f2fc 	udiv	r2, r2, ip
 801a0ea:	1a5b      	subs	r3, r3, r1
 801a0ec:	fbb3 f3f2 	udiv	r3, r3, r2
 801a0f0:	3301      	adds	r3, #1
 801a0f2:	b29b      	uxth	r3, r3
 801a0f4:	fbb3 fefc 	udiv	lr, r3, ip
 801a0f8:	fb0c 331e 	mls	r3, ip, lr, r3
 801a0fc:	b29b      	uxth	r3, r3
 801a0fe:	fb02 f303 	mul.w	r3, r2, r3
 801a102:	f894 c00c 	ldrb.w	ip, [r4, #12]
 801a106:	58ca      	ldr	r2, [r1, r3]
 801a108:	4463      	add	r3, ip
 801a10a:	eba2 020c 	sub.w	r2, r2, ip
 801a10e:	3308      	adds	r3, #8
 801a110:	4605      	mov	r5, r0
 801a112:	4419      	add	r1, r3
 801a114:	3a04      	subs	r2, #4
 801a116:	6903      	ldr	r3, [r0, #16]
 801a118:	f7f4 f832 	bl	800e180 <ucdr_init_buffer_origin>
 801a11c:	4628      	mov	r0, r5
 801a11e:	4903      	ldr	r1, [pc, #12]	@ (801a12c <on_full_output_buffer+0x54>)
 801a120:	4622      	mov	r2, r4
 801a122:	f7f4 f809 	bl	800e138 <ucdr_set_on_full_buffer_callback>
 801a126:	2000      	movs	r0, #0
 801a128:	bd38      	pop	{r3, r4, r5, pc}
 801a12a:	bf00      	nop
 801a12c:	0801a0d9 	.word	0x0801a0d9

0801a130 <uxr_init_output_reliable_stream>:
 801a130:	b410      	push	{r4}
 801a132:	f89d c004 	ldrb.w	ip, [sp, #4]
 801a136:	8103      	strh	r3, [r0, #8]
 801a138:	e9c0 1200 	strd	r1, r2, [r0]
 801a13c:	f880 c00c 	strb.w	ip, [r0, #12]
 801a140:	b1d3      	cbz	r3, 801a178 <uxr_init_output_reliable_stream+0x48>
 801a142:	f8c1 c000 	str.w	ip, [r1]
 801a146:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 801a14a:	f1bc 0f01 	cmp.w	ip, #1
 801a14e:	d913      	bls.n	801a178 <uxr_init_output_reliable_stream+0x48>
 801a150:	2301      	movs	r3, #1
 801a152:	fbb3 f1fc 	udiv	r1, r3, ip
 801a156:	fb0c 3111 	mls	r1, ip, r1, r3
 801a15a:	b289      	uxth	r1, r1
 801a15c:	6842      	ldr	r2, [r0, #4]
 801a15e:	6804      	ldr	r4, [r0, #0]
 801a160:	fbb2 f2fc 	udiv	r2, r2, ip
 801a164:	fb01 f202 	mul.w	r2, r1, r2
 801a168:	7b01      	ldrb	r1, [r0, #12]
 801a16a:	50a1      	str	r1, [r4, r2]
 801a16c:	3301      	adds	r3, #1
 801a16e:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 801a172:	b29b      	uxth	r3, r3
 801a174:	459c      	cmp	ip, r3
 801a176:	d8ec      	bhi.n	801a152 <uxr_init_output_reliable_stream+0x22>
 801a178:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801a17c:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 801a180:	e9c0 2306 	strd	r2, r3, [r0, #24]
 801a184:	4905      	ldr	r1, [pc, #20]	@ (801a19c <uxr_init_output_reliable_stream+0x6c>)
 801a186:	f85d 4b04 	ldr.w	r4, [sp], #4
 801a18a:	f8c0 100e 	str.w	r1, [r0, #14]
 801a18e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801a192:	2300      	movs	r3, #0
 801a194:	8242      	strh	r2, [r0, #18]
 801a196:	8403      	strh	r3, [r0, #32]
 801a198:	4770      	bx	lr
 801a19a:	bf00      	nop
 801a19c:	ffff0000 	.word	0xffff0000

0801a1a0 <uxr_reset_output_reliable_stream>:
 801a1a0:	8901      	ldrh	r1, [r0, #8]
 801a1a2:	b1b1      	cbz	r1, 801a1d2 <uxr_reset_output_reliable_stream+0x32>
 801a1a4:	f04f 0c00 	mov.w	ip, #0
 801a1a8:	4663      	mov	r3, ip
 801a1aa:	fbb3 f2f1 	udiv	r2, r3, r1
 801a1ae:	fb01 3312 	mls	r3, r1, r2, r3
 801a1b2:	b29b      	uxth	r3, r3
 801a1b4:	6842      	ldr	r2, [r0, #4]
 801a1b6:	fbb2 f2f1 	udiv	r2, r2, r1
 801a1ba:	6801      	ldr	r1, [r0, #0]
 801a1bc:	fb03 f202 	mul.w	r2, r3, r2
 801a1c0:	7b03      	ldrb	r3, [r0, #12]
 801a1c2:	508b      	str	r3, [r1, r2]
 801a1c4:	f10c 0c01 	add.w	ip, ip, #1
 801a1c8:	8901      	ldrh	r1, [r0, #8]
 801a1ca:	fa1f f38c 	uxth.w	r3, ip
 801a1ce:	4299      	cmp	r1, r3
 801a1d0:	d8eb      	bhi.n	801a1aa <uxr_reset_output_reliable_stream+0xa>
 801a1d2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801a1d6:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 801a1da:	e9c0 2306 	strd	r2, r3, [r0, #24]
 801a1de:	4904      	ldr	r1, [pc, #16]	@ (801a1f0 <uxr_reset_output_reliable_stream+0x50>)
 801a1e0:	f8c0 100e 	str.w	r1, [r0, #14]
 801a1e4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801a1e8:	2300      	movs	r3, #0
 801a1ea:	8242      	strh	r2, [r0, #18]
 801a1ec:	8403      	strh	r3, [r0, #32]
 801a1ee:	4770      	bx	lr
 801a1f0:	ffff0000 	.word	0xffff0000

0801a1f4 <uxr_prepare_reliable_buffer_to_write>:
 801a1f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a1f8:	4604      	mov	r4, r0
 801a1fa:	b091      	sub	sp, #68	@ 0x44
 801a1fc:	8900      	ldrh	r0, [r0, #8]
 801a1fe:	89e7      	ldrh	r7, [r4, #14]
 801a200:	6823      	ldr	r3, [r4, #0]
 801a202:	9204      	str	r2, [sp, #16]
 801a204:	fbb7 f2f0 	udiv	r2, r7, r0
 801a208:	fb00 7212 	mls	r2, r0, r2, r7
 801a20c:	b292      	uxth	r2, r2
 801a20e:	6865      	ldr	r5, [r4, #4]
 801a210:	fbb5 f5f0 	udiv	r5, r5, r0
 801a214:	fb05 3202 	mla	r2, r5, r2, r3
 801a218:	3204      	adds	r2, #4
 801a21a:	f852 ac04 	ldr.w	sl, [r2, #-4]
 801a21e:	f894 b00c 	ldrb.w	fp, [r4, #12]
 801a222:	9203      	str	r2, [sp, #12]
 801a224:	4688      	mov	r8, r1
 801a226:	f1a5 0904 	sub.w	r9, r5, #4
 801a22a:	2800      	cmp	r0, #0
 801a22c:	f000 8143 	beq.w	801a4b6 <uxr_prepare_reliable_buffer_to_write+0x2c2>
 801a230:	2100      	movs	r1, #0
 801a232:	460e      	mov	r6, r1
 801a234:	b28a      	uxth	r2, r1
 801a236:	fbb2 fcf0 	udiv	ip, r2, r0
 801a23a:	fb00 221c 	mls	r2, r0, ip, r2
 801a23e:	b292      	uxth	r2, r2
 801a240:	fb05 f202 	mul.w	r2, r5, r2
 801a244:	3101      	adds	r1, #1
 801a246:	589a      	ldr	r2, [r3, r2]
 801a248:	455a      	cmp	r2, fp
 801a24a:	bf04      	itt	eq
 801a24c:	3601      	addeq	r6, #1
 801a24e:	b2b6      	uxtheq	r6, r6
 801a250:	4281      	cmp	r1, r0
 801a252:	d1ef      	bne.n	801a234 <uxr_prepare_reliable_buffer_to_write+0x40>
 801a254:	4650      	mov	r0, sl
 801a256:	2104      	movs	r1, #4
 801a258:	9605      	str	r6, [sp, #20]
 801a25a:	f7f3 ff9d 	bl	800e198 <ucdr_alignment>
 801a25e:	4482      	add	sl, r0
 801a260:	eb0a 0208 	add.w	r2, sl, r8
 801a264:	454a      	cmp	r2, r9
 801a266:	f240 80ca 	bls.w	801a3fe <uxr_prepare_reliable_buffer_to_write+0x20a>
 801a26a:	7b22      	ldrb	r2, [r4, #12]
 801a26c:	4442      	add	r2, r8
 801a26e:	454a      	cmp	r2, r9
 801a270:	f240 80b2 	bls.w	801a3d8 <uxr_prepare_reliable_buffer_to_write+0x1e4>
 801a274:	f5cb 427f 	rsb	r2, fp, #65280	@ 0xff00
 801a278:	32fc      	adds	r2, #252	@ 0xfc
 801a27a:	fa1f f389 	uxth.w	r3, r9
 801a27e:	441a      	add	r2, r3
 801a280:	b292      	uxth	r2, r2
 801a282:	fb06 fb02 	mul.w	fp, r6, r2
 801a286:	45c3      	cmp	fp, r8
 801a288:	9205      	str	r2, [sp, #20]
 801a28a:	9206      	str	r2, [sp, #24]
 801a28c:	f0c0 80b3 	bcc.w	801a3f6 <uxr_prepare_reliable_buffer_to_write+0x202>
 801a290:	f10a 0204 	add.w	r2, sl, #4
 801a294:	454a      	cmp	r2, r9
 801a296:	f080 80db 	bcs.w	801a450 <uxr_prepare_reliable_buffer_to_write+0x25c>
 801a29a:	f1a3 0b04 	sub.w	fp, r3, #4
 801a29e:	ebab 0b0a 	sub.w	fp, fp, sl
 801a2a2:	9b05      	ldr	r3, [sp, #20]
 801a2a4:	fa1f fb8b 	uxth.w	fp, fp
 801a2a8:	eba8 080b 	sub.w	r8, r8, fp
 801a2ac:	fbb8 fcf3 	udiv	ip, r8, r3
 801a2b0:	fb03 831c 	mls	r3, r3, ip, r8
 801a2b4:	fa1f fc8c 	uxth.w	ip, ip
 801a2b8:	2b00      	cmp	r3, #0
 801a2ba:	f040 80c1 	bne.w	801a440 <uxr_prepare_reliable_buffer_to_write+0x24c>
 801a2be:	45b4      	cmp	ip, r6
 801a2c0:	f200 8099 	bhi.w	801a3f6 <uxr_prepare_reliable_buffer_to_write+0x202>
 801a2c4:	f10d 0820 	add.w	r8, sp, #32
 801a2c8:	f1bc 0f00 	cmp.w	ip, #0
 801a2cc:	d040      	beq.n	801a350 <uxr_prepare_reliable_buffer_to_write+0x15c>
 801a2ce:	f8cd a01c 	str.w	sl, [sp, #28]
 801a2d2:	2600      	movs	r6, #0
 801a2d4:	f8dd a014 	ldr.w	sl, [sp, #20]
 801a2d8:	9505      	str	r5, [sp, #20]
 801a2da:	f10d 0820 	add.w	r8, sp, #32
 801a2de:	4665      	mov	r5, ip
 801a2e0:	e000      	b.n	801a2e4 <uxr_prepare_reliable_buffer_to_write+0xf0>
 801a2e2:	46d3      	mov	fp, sl
 801a2e4:	8921      	ldrh	r1, [r4, #8]
 801a2e6:	fbb7 f2f1 	udiv	r2, r7, r1
 801a2ea:	fb01 7212 	mls	r2, r1, r2, r7
 801a2ee:	b292      	uxth	r2, r2
 801a2f0:	6863      	ldr	r3, [r4, #4]
 801a2f2:	fbb3 f3f1 	udiv	r3, r3, r1
 801a2f6:	6821      	ldr	r1, [r4, #0]
 801a2f8:	fb02 f303 	mul.w	r3, r2, r3
 801a2fc:	3304      	adds	r3, #4
 801a2fe:	4419      	add	r1, r3
 801a300:	4640      	mov	r0, r8
 801a302:	f851 2c04 	ldr.w	r2, [r1, #-4]
 801a306:	9200      	str	r2, [sp, #0]
 801a308:	2300      	movs	r3, #0
 801a30a:	464a      	mov	r2, r9
 801a30c:	f7f3 ff2e 	bl	800e16c <ucdr_init_buffer_origin_offset>
 801a310:	465a      	mov	r2, fp
 801a312:	2300      	movs	r3, #0
 801a314:	210d      	movs	r1, #13
 801a316:	4640      	mov	r0, r8
 801a318:	f7f8 fb00 	bl	801291c <uxr_buffer_submessage_header>
 801a31c:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 801a320:	fbb7 f2fc 	udiv	r2, r7, ip
 801a324:	fb0c 7212 	mls	r2, ip, r2, r7
 801a328:	b292      	uxth	r2, r2
 801a32a:	6863      	ldr	r3, [r4, #4]
 801a32c:	fbb3 f3fc 	udiv	r3, r3, ip
 801a330:	fb02 f303 	mul.w	r3, r2, r3
 801a334:	6822      	ldr	r2, [r4, #0]
 801a336:	4638      	mov	r0, r7
 801a338:	f842 9003 	str.w	r9, [r2, r3]
 801a33c:	2101      	movs	r1, #1
 801a33e:	f000 faf5 	bl	801a92c <uxr_seq_num_add>
 801a342:	3601      	adds	r6, #1
 801a344:	42ae      	cmp	r6, r5
 801a346:	4607      	mov	r7, r0
 801a348:	d1cb      	bne.n	801a2e2 <uxr_prepare_reliable_buffer_to_write+0xee>
 801a34a:	f8dd a01c 	ldr.w	sl, [sp, #28]
 801a34e:	9d05      	ldr	r5, [sp, #20]
 801a350:	8920      	ldrh	r0, [r4, #8]
 801a352:	fbb7 f1f0 	udiv	r1, r7, r0
 801a356:	fb00 7111 	mls	r1, r0, r1, r7
 801a35a:	b289      	uxth	r1, r1
 801a35c:	6863      	ldr	r3, [r4, #4]
 801a35e:	fbb3 f3f0 	udiv	r3, r3, r0
 801a362:	fb01 f303 	mul.w	r3, r1, r3
 801a366:	6821      	ldr	r1, [r4, #0]
 801a368:	3304      	adds	r3, #4
 801a36a:	4419      	add	r1, r3
 801a36c:	464a      	mov	r2, r9
 801a36e:	f851 0c04 	ldr.w	r0, [r1, #-4]
 801a372:	9000      	str	r0, [sp, #0]
 801a374:	2300      	movs	r3, #0
 801a376:	4640      	mov	r0, r8
 801a378:	f7f3 fef8 	bl	800e16c <ucdr_init_buffer_origin_offset>
 801a37c:	4640      	mov	r0, r8
 801a37e:	f8dd 8018 	ldr.w	r8, [sp, #24]
 801a382:	2302      	movs	r3, #2
 801a384:	fa1f f288 	uxth.w	r2, r8
 801a388:	210d      	movs	r1, #13
 801a38a:	f7f8 fac7 	bl	801291c <uxr_buffer_submessage_header>
 801a38e:	8926      	ldrh	r6, [r4, #8]
 801a390:	9b03      	ldr	r3, [sp, #12]
 801a392:	7b20      	ldrb	r0, [r4, #12]
 801a394:	f1a5 0208 	sub.w	r2, r5, #8
 801a398:	f10a 0104 	add.w	r1, sl, #4
 801a39c:	fbb7 f5f6 	udiv	r5, r7, r6
 801a3a0:	fb06 7515 	mls	r5, r6, r5, r7
 801a3a4:	440b      	add	r3, r1
 801a3a6:	b2ad      	uxth	r5, r5
 801a3a8:	4619      	mov	r1, r3
 801a3aa:	3004      	adds	r0, #4
 801a3ac:	6863      	ldr	r3, [r4, #4]
 801a3ae:	fbb3 f3f6 	udiv	r3, r3, r6
 801a3b2:	fb05 f303 	mul.w	r3, r5, r3
 801a3b6:	6825      	ldr	r5, [r4, #0]
 801a3b8:	4440      	add	r0, r8
 801a3ba:	50e8      	str	r0, [r5, r3]
 801a3bc:	9d04      	ldr	r5, [sp, #16]
 801a3be:	eba2 020a 	sub.w	r2, r2, sl
 801a3c2:	4628      	mov	r0, r5
 801a3c4:	f7f3 fee4 	bl	800e190 <ucdr_init_buffer>
 801a3c8:	493c      	ldr	r1, [pc, #240]	@ (801a4bc <uxr_prepare_reliable_buffer_to_write+0x2c8>)
 801a3ca:	4622      	mov	r2, r4
 801a3cc:	4628      	mov	r0, r5
 801a3ce:	f7f3 feb3 	bl	800e138 <ucdr_set_on_full_buffer_callback>
 801a3d2:	81e7      	strh	r7, [r4, #14]
 801a3d4:	2001      	movs	r0, #1
 801a3d6:	e00f      	b.n	801a3f8 <uxr_prepare_reliable_buffer_to_write+0x204>
 801a3d8:	2101      	movs	r1, #1
 801a3da:	89e0      	ldrh	r0, [r4, #14]
 801a3dc:	f000 faa6 	bl	801a92c <uxr_seq_num_add>
 801a3e0:	8921      	ldrh	r1, [r4, #8]
 801a3e2:	4605      	mov	r5, r0
 801a3e4:	8a60      	ldrh	r0, [r4, #18]
 801a3e6:	f000 faa1 	bl	801a92c <uxr_seq_num_add>
 801a3ea:	4601      	mov	r1, r0
 801a3ec:	4628      	mov	r0, r5
 801a3ee:	f000 faa5 	bl	801a93c <uxr_seq_num_cmp>
 801a3f2:	2800      	cmp	r0, #0
 801a3f4:	dd45      	ble.n	801a482 <uxr_prepare_reliable_buffer_to_write+0x28e>
 801a3f6:	2000      	movs	r0, #0
 801a3f8:	b011      	add	sp, #68	@ 0x44
 801a3fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a3fe:	8921      	ldrh	r1, [r4, #8]
 801a400:	8a60      	ldrh	r0, [r4, #18]
 801a402:	9205      	str	r2, [sp, #20]
 801a404:	f000 fa92 	bl	801a92c <uxr_seq_num_add>
 801a408:	4601      	mov	r1, r0
 801a40a:	4638      	mov	r0, r7
 801a40c:	f000 fa96 	bl	801a93c <uxr_seq_num_cmp>
 801a410:	2800      	cmp	r0, #0
 801a412:	9a05      	ldr	r2, [sp, #20]
 801a414:	dcef      	bgt.n	801a3f6 <uxr_prepare_reliable_buffer_to_write+0x202>
 801a416:	8926      	ldrh	r6, [r4, #8]
 801a418:	fbb7 f5f6 	udiv	r5, r7, r6
 801a41c:	fb06 7515 	mls	r5, r6, r5, r7
 801a420:	b2ad      	uxth	r5, r5
 801a422:	6863      	ldr	r3, [r4, #4]
 801a424:	6824      	ldr	r4, [r4, #0]
 801a426:	fbb3 f3f6 	udiv	r3, r3, r6
 801a42a:	fb05 f303 	mul.w	r3, r5, r3
 801a42e:	e9dd 1003 	ldrd	r1, r0, [sp, #12]
 801a432:	50e2      	str	r2, [r4, r3]
 801a434:	2300      	movs	r3, #0
 801a436:	f8cd a000 	str.w	sl, [sp]
 801a43a:	f7f3 fe97 	bl	800e16c <ucdr_init_buffer_origin_offset>
 801a43e:	e7c9      	b.n	801a3d4 <uxr_prepare_reliable_buffer_to_write+0x1e0>
 801a440:	f10c 0c01 	add.w	ip, ip, #1
 801a444:	fa1f fc8c 	uxth.w	ip, ip
 801a448:	45b4      	cmp	ip, r6
 801a44a:	9306      	str	r3, [sp, #24]
 801a44c:	d8d3      	bhi.n	801a3f6 <uxr_prepare_reliable_buffer_to_write+0x202>
 801a44e:	e739      	b.n	801a2c4 <uxr_prepare_reliable_buffer_to_write+0xd0>
 801a450:	4638      	mov	r0, r7
 801a452:	2101      	movs	r1, #1
 801a454:	9307      	str	r3, [sp, #28]
 801a456:	f000 fa69 	bl	801a92c <uxr_seq_num_add>
 801a45a:	8921      	ldrh	r1, [r4, #8]
 801a45c:	6862      	ldr	r2, [r4, #4]
 801a45e:	4607      	mov	r7, r0
 801a460:	fbb0 f0f1 	udiv	r0, r0, r1
 801a464:	fb01 7010 	mls	r0, r1, r0, r7
 801a468:	b280      	uxth	r0, r0
 801a46a:	fbb2 f1f1 	udiv	r1, r2, r1
 801a46e:	6822      	ldr	r2, [r4, #0]
 801a470:	fb00 f101 	mul.w	r1, r0, r1
 801a474:	3104      	adds	r1, #4
 801a476:	1853      	adds	r3, r2, r1
 801a478:	9303      	str	r3, [sp, #12]
 801a47a:	f853 ac04 	ldr.w	sl, [r3, #-4]
 801a47e:	9b07      	ldr	r3, [sp, #28]
 801a480:	e70b      	b.n	801a29a <uxr_prepare_reliable_buffer_to_write+0xa6>
 801a482:	8921      	ldrh	r1, [r4, #8]
 801a484:	fbb5 f2f1 	udiv	r2, r5, r1
 801a488:	fb01 5212 	mls	r2, r1, r2, r5
 801a48c:	b292      	uxth	r2, r2
 801a48e:	6863      	ldr	r3, [r4, #4]
 801a490:	fbb3 f3f1 	udiv	r3, r3, r1
 801a494:	6821      	ldr	r1, [r4, #0]
 801a496:	9804      	ldr	r0, [sp, #16]
 801a498:	fb02 f303 	mul.w	r3, r2, r3
 801a49c:	3304      	adds	r3, #4
 801a49e:	7b22      	ldrb	r2, [r4, #12]
 801a4a0:	4419      	add	r1, r3
 801a4a2:	4442      	add	r2, r8
 801a4a4:	f841 2c04 	str.w	r2, [r1, #-4]
 801a4a8:	7b23      	ldrb	r3, [r4, #12]
 801a4aa:	9300      	str	r3, [sp, #0]
 801a4ac:	2300      	movs	r3, #0
 801a4ae:	f7f3 fe5d 	bl	800e16c <ucdr_init_buffer_origin_offset>
 801a4b2:	81e5      	strh	r5, [r4, #14]
 801a4b4:	e78e      	b.n	801a3d4 <uxr_prepare_reliable_buffer_to_write+0x1e0>
 801a4b6:	4606      	mov	r6, r0
 801a4b8:	e6cc      	b.n	801a254 <uxr_prepare_reliable_buffer_to_write+0x60>
 801a4ba:	bf00      	nop
 801a4bc:	0801a0d9 	.word	0x0801a0d9

0801a4c0 <uxr_prepare_next_reliable_buffer_to_send>:
 801a4c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a4c2:	4604      	mov	r4, r0
 801a4c4:	460f      	mov	r7, r1
 801a4c6:	8a00      	ldrh	r0, [r0, #16]
 801a4c8:	2101      	movs	r1, #1
 801a4ca:	4615      	mov	r5, r2
 801a4cc:	461e      	mov	r6, r3
 801a4ce:	f000 fa2d 	bl	801a92c <uxr_seq_num_add>
 801a4d2:	8030      	strh	r0, [r6, #0]
 801a4d4:	8922      	ldrh	r2, [r4, #8]
 801a4d6:	fbb0 f3f2 	udiv	r3, r0, r2
 801a4da:	fb02 0c13 	mls	ip, r2, r3, r0
 801a4de:	fa1f fc8c 	uxth.w	ip, ip
 801a4e2:	6863      	ldr	r3, [r4, #4]
 801a4e4:	fbb3 f3f2 	udiv	r3, r3, r2
 801a4e8:	fb0c fc03 	mul.w	ip, ip, r3
 801a4ec:	6823      	ldr	r3, [r4, #0]
 801a4ee:	89e1      	ldrh	r1, [r4, #14]
 801a4f0:	f10c 0c04 	add.w	ip, ip, #4
 801a4f4:	4463      	add	r3, ip
 801a4f6:	603b      	str	r3, [r7, #0]
 801a4f8:	6823      	ldr	r3, [r4, #0]
 801a4fa:	4463      	add	r3, ip
 801a4fc:	f853 3c04 	ldr.w	r3, [r3, #-4]
 801a500:	602b      	str	r3, [r5, #0]
 801a502:	f000 fa1b 	bl	801a93c <uxr_seq_num_cmp>
 801a506:	2800      	cmp	r0, #0
 801a508:	dd01      	ble.n	801a50e <uxr_prepare_next_reliable_buffer_to_send+0x4e>
 801a50a:	2000      	movs	r0, #0
 801a50c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a50e:	7b23      	ldrb	r3, [r4, #12]
 801a510:	682a      	ldr	r2, [r5, #0]
 801a512:	429a      	cmp	r2, r3
 801a514:	d9f9      	bls.n	801a50a <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 801a516:	8a61      	ldrh	r1, [r4, #18]
 801a518:	8a20      	ldrh	r0, [r4, #16]
 801a51a:	f000 fa0b 	bl	801a934 <uxr_seq_num_sub>
 801a51e:	8923      	ldrh	r3, [r4, #8]
 801a520:	4283      	cmp	r3, r0
 801a522:	d0f2      	beq.n	801a50a <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 801a524:	8830      	ldrh	r0, [r6, #0]
 801a526:	89e3      	ldrh	r3, [r4, #14]
 801a528:	8220      	strh	r0, [r4, #16]
 801a52a:	4298      	cmp	r0, r3
 801a52c:	d001      	beq.n	801a532 <uxr_prepare_next_reliable_buffer_to_send+0x72>
 801a52e:	2001      	movs	r0, #1
 801a530:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a532:	2101      	movs	r1, #1
 801a534:	f000 f9fa 	bl	801a92c <uxr_seq_num_add>
 801a538:	81e0      	strh	r0, [r4, #14]
 801a53a:	e7f8      	b.n	801a52e <uxr_prepare_next_reliable_buffer_to_send+0x6e>

0801a53c <uxr_update_output_stream_heartbeat_timestamp>:
 801a53c:	b570      	push	{r4, r5, r6, lr}
 801a53e:	8a01      	ldrh	r1, [r0, #16]
 801a540:	4604      	mov	r4, r0
 801a542:	8a40      	ldrh	r0, [r0, #18]
 801a544:	4615      	mov	r5, r2
 801a546:	461e      	mov	r6, r3
 801a548:	f000 f9f8 	bl	801a93c <uxr_seq_num_cmp>
 801a54c:	2800      	cmp	r0, #0
 801a54e:	db07      	blt.n	801a560 <uxr_update_output_stream_heartbeat_timestamp+0x24>
 801a550:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 801a554:	f06f 4600 	mvn.w	r6, #2147483648	@ 0x80000000
 801a558:	e9c4 5606 	strd	r5, r6, [r4, #24]
 801a55c:	2000      	movs	r0, #0
 801a55e:	bd70      	pop	{r4, r5, r6, pc}
 801a560:	f894 3020 	ldrb.w	r3, [r4, #32]
 801a564:	b953      	cbnz	r3, 801a57c <uxr_update_output_stream_heartbeat_timestamp+0x40>
 801a566:	2301      	movs	r3, #1
 801a568:	f884 3020 	strb.w	r3, [r4, #32]
 801a56c:	3564      	adds	r5, #100	@ 0x64
 801a56e:	f04f 0000 	mov.w	r0, #0
 801a572:	f146 0600 	adc.w	r6, r6, #0
 801a576:	e9c4 5606 	strd	r5, r6, [r4, #24]
 801a57a:	bd70      	pop	{r4, r5, r6, pc}
 801a57c:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 801a580:	428d      	cmp	r5, r1
 801a582:	eb76 0202 	sbcs.w	r2, r6, r2
 801a586:	dbf1      	blt.n	801a56c <uxr_update_output_stream_heartbeat_timestamp+0x30>
 801a588:	3301      	adds	r3, #1
 801a58a:	3564      	adds	r5, #100	@ 0x64
 801a58c:	f884 3020 	strb.w	r3, [r4, #32]
 801a590:	f04f 0001 	mov.w	r0, #1
 801a594:	f146 0600 	adc.w	r6, r6, #0
 801a598:	e7ed      	b.n	801a576 <uxr_update_output_stream_heartbeat_timestamp+0x3a>
 801a59a:	bf00      	nop

0801a59c <uxr_begin_output_nack_buffer_it>:
 801a59c:	8a40      	ldrh	r0, [r0, #18]
 801a59e:	4770      	bx	lr

0801a5a0 <uxr_next_reliable_nack_buffer_to_send>:
 801a5a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a5a4:	f890 8021 	ldrb.w	r8, [r0, #33]	@ 0x21
 801a5a8:	f1b8 0f00 	cmp.w	r8, #0
 801a5ac:	d104      	bne.n	801a5b8 <uxr_next_reliable_nack_buffer_to_send+0x18>
 801a5ae:	f04f 0800 	mov.w	r8, #0
 801a5b2:	4640      	mov	r0, r8
 801a5b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a5b8:	4604      	mov	r4, r0
 801a5ba:	460e      	mov	r6, r1
 801a5bc:	8818      	ldrh	r0, [r3, #0]
 801a5be:	4617      	mov	r7, r2
 801a5c0:	461d      	mov	r5, r3
 801a5c2:	e019      	b.n	801a5f8 <uxr_next_reliable_nack_buffer_to_send+0x58>
 801a5c4:	8921      	ldrh	r1, [r4, #8]
 801a5c6:	8828      	ldrh	r0, [r5, #0]
 801a5c8:	fbb0 fcf1 	udiv	ip, r0, r1
 801a5cc:	e9d4 3200 	ldrd	r3, r2, [r4]
 801a5d0:	fb01 0c1c 	mls	ip, r1, ip, r0
 801a5d4:	fa1f fc8c 	uxth.w	ip, ip
 801a5d8:	fbb2 f2f1 	udiv	r2, r2, r1
 801a5dc:	fb02 fc0c 	mul.w	ip, r2, ip
 801a5e0:	f10c 0c04 	add.w	ip, ip, #4
 801a5e4:	4463      	add	r3, ip
 801a5e6:	6033      	str	r3, [r6, #0]
 801a5e8:	6823      	ldr	r3, [r4, #0]
 801a5ea:	4463      	add	r3, ip
 801a5ec:	f853 3c04 	ldr.w	r3, [r3, #-4]
 801a5f0:	603b      	str	r3, [r7, #0]
 801a5f2:	7b22      	ldrb	r2, [r4, #12]
 801a5f4:	429a      	cmp	r2, r3
 801a5f6:	d1dc      	bne.n	801a5b2 <uxr_next_reliable_nack_buffer_to_send+0x12>
 801a5f8:	2101      	movs	r1, #1
 801a5fa:	f000 f997 	bl	801a92c <uxr_seq_num_add>
 801a5fe:	8028      	strh	r0, [r5, #0]
 801a600:	8a21      	ldrh	r1, [r4, #16]
 801a602:	f000 f99b 	bl	801a93c <uxr_seq_num_cmp>
 801a606:	2800      	cmp	r0, #0
 801a608:	dddc      	ble.n	801a5c4 <uxr_next_reliable_nack_buffer_to_send+0x24>
 801a60a:	2300      	movs	r3, #0
 801a60c:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21
 801a610:	e7cd      	b.n	801a5ae <uxr_next_reliable_nack_buffer_to_send+0xe>
 801a612:	bf00      	nop

0801a614 <uxr_process_acknack>:
 801a614:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a616:	4604      	mov	r4, r0
 801a618:	460e      	mov	r6, r1
 801a61a:	4610      	mov	r0, r2
 801a61c:	2101      	movs	r1, #1
 801a61e:	f000 f989 	bl	801a934 <uxr_seq_num_sub>
 801a622:	8a61      	ldrh	r1, [r4, #18]
 801a624:	f000 f986 	bl	801a934 <uxr_seq_num_sub>
 801a628:	b1c0      	cbz	r0, 801a65c <uxr_process_acknack+0x48>
 801a62a:	4605      	mov	r5, r0
 801a62c:	2700      	movs	r7, #0
 801a62e:	2101      	movs	r1, #1
 801a630:	8a60      	ldrh	r0, [r4, #18]
 801a632:	f000 f97b 	bl	801a92c <uxr_seq_num_add>
 801a636:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 801a63a:	fbb0 f1fc 	udiv	r1, r0, ip
 801a63e:	e9d4 2300 	ldrd	r2, r3, [r4]
 801a642:	fb0c 0111 	mls	r1, ip, r1, r0
 801a646:	b289      	uxth	r1, r1
 801a648:	3701      	adds	r7, #1
 801a64a:	fbb3 f3fc 	udiv	r3, r3, ip
 801a64e:	fb01 f303 	mul.w	r3, r1, r3
 801a652:	42bd      	cmp	r5, r7
 801a654:	7b21      	ldrb	r1, [r4, #12]
 801a656:	8260      	strh	r0, [r4, #18]
 801a658:	50d1      	str	r1, [r2, r3]
 801a65a:	d1e8      	bne.n	801a62e <uxr_process_acknack+0x1a>
 801a65c:	3e00      	subs	r6, #0
 801a65e:	f04f 0300 	mov.w	r3, #0
 801a662:	bf18      	it	ne
 801a664:	2601      	movne	r6, #1
 801a666:	f884 3020 	strb.w	r3, [r4, #32]
 801a66a:	f884 6021 	strb.w	r6, [r4, #33]	@ 0x21
 801a66e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801a670 <uxr_is_output_up_to_date>:
 801a670:	8a01      	ldrh	r1, [r0, #16]
 801a672:	8a40      	ldrh	r0, [r0, #18]
 801a674:	b508      	push	{r3, lr}
 801a676:	f000 f961 	bl	801a93c <uxr_seq_num_cmp>
 801a67a:	fab0 f080 	clz	r0, r0
 801a67e:	0940      	lsrs	r0, r0, #5
 801a680:	bd08      	pop	{r3, pc}
 801a682:	bf00      	nop

0801a684 <get_available_free_slots>:
 801a684:	8901      	ldrh	r1, [r0, #8]
 801a686:	b1c1      	cbz	r1, 801a6ba <get_available_free_slots+0x36>
 801a688:	b530      	push	{r4, r5, lr}
 801a68a:	2200      	movs	r2, #0
 801a68c:	6843      	ldr	r3, [r0, #4]
 801a68e:	6805      	ldr	r5, [r0, #0]
 801a690:	7b04      	ldrb	r4, [r0, #12]
 801a692:	fbb3 fef1 	udiv	lr, r3, r1
 801a696:	4610      	mov	r0, r2
 801a698:	b293      	uxth	r3, r2
 801a69a:	fbb3 fcf1 	udiv	ip, r3, r1
 801a69e:	fb01 331c 	mls	r3, r1, ip, r3
 801a6a2:	b29b      	uxth	r3, r3
 801a6a4:	fb0e f303 	mul.w	r3, lr, r3
 801a6a8:	3201      	adds	r2, #1
 801a6aa:	58eb      	ldr	r3, [r5, r3]
 801a6ac:	429c      	cmp	r4, r3
 801a6ae:	bf04      	itt	eq
 801a6b0:	3001      	addeq	r0, #1
 801a6b2:	b280      	uxtheq	r0, r0
 801a6b4:	4291      	cmp	r1, r2
 801a6b6:	d1ef      	bne.n	801a698 <get_available_free_slots+0x14>
 801a6b8:	bd30      	pop	{r4, r5, pc}
 801a6ba:	4608      	mov	r0, r1
 801a6bc:	4770      	bx	lr
 801a6be:	bf00      	nop

0801a6c0 <uxr_buffer_request_data>:
 801a6c0:	b530      	push	{r4, r5, lr}
 801a6c2:	b095      	sub	sp, #84	@ 0x54
 801a6c4:	e9cd 2104 	strd	r2, r1, [sp, #16]
 801a6c8:	9d18      	ldr	r5, [sp, #96]	@ 0x60
 801a6ca:	f88d 301c 	strb.w	r3, [sp, #28]
 801a6ce:	2200      	movs	r2, #0
 801a6d0:	2d00      	cmp	r5, #0
 801a6d2:	bf14      	ite	ne
 801a6d4:	2101      	movne	r1, #1
 801a6d6:	4611      	moveq	r1, r2
 801a6d8:	4604      	mov	r4, r0
 801a6da:	f88d 201d 	strb.w	r2, [sp, #29]
 801a6de:	f88d 201e 	strb.w	r2, [sp, #30]
 801a6e2:	f88d 1024 	strb.w	r1, [sp, #36]	@ 0x24
 801a6e6:	d021      	beq.n	801a72c <uxr_buffer_request_data+0x6c>
 801a6e8:	682a      	ldr	r2, [r5, #0]
 801a6ea:	686b      	ldr	r3, [r5, #4]
 801a6ec:	f8cd 2026 	str.w	r2, [sp, #38]	@ 0x26
 801a6f0:	f8cd 302a 	str.w	r3, [sp, #42]	@ 0x2a
 801a6f4:	2210      	movs	r2, #16
 801a6f6:	2308      	movs	r3, #8
 801a6f8:	2100      	movs	r1, #0
 801a6fa:	e9cd 3100 	strd	r3, r1, [sp]
 801a6fe:	4620      	mov	r0, r4
 801a700:	9905      	ldr	r1, [sp, #20]
 801a702:	ab0c      	add	r3, sp, #48	@ 0x30
 801a704:	f7f7 fe86 	bl	8012414 <uxr_prepare_stream_to_write_submessage>
 801a708:	b918      	cbnz	r0, 801a712 <uxr_buffer_request_data+0x52>
 801a70a:	4604      	mov	r4, r0
 801a70c:	4620      	mov	r0, r4
 801a70e:	b015      	add	sp, #84	@ 0x54
 801a710:	bd30      	pop	{r4, r5, pc}
 801a712:	9904      	ldr	r1, [sp, #16]
 801a714:	aa06      	add	r2, sp, #24
 801a716:	4620      	mov	r0, r4
 801a718:	f7f7 ffb6 	bl	8012688 <uxr_init_base_object_request>
 801a71c:	a906      	add	r1, sp, #24
 801a71e:	4604      	mov	r4, r0
 801a720:	a80c      	add	r0, sp, #48	@ 0x30
 801a722:	f7f9 fa6d 	bl	8013c00 <uxr_serialize_READ_DATA_Payload>
 801a726:	4620      	mov	r0, r4
 801a728:	b015      	add	sp, #84	@ 0x54
 801a72a:	bd30      	pop	{r4, r5, pc}
 801a72c:	2208      	movs	r2, #8
 801a72e:	e7e2      	b.n	801a6f6 <uxr_buffer_request_data+0x36>

0801a730 <uxr_buffer_cancel_data>:
 801a730:	b510      	push	{r4, lr}
 801a732:	b094      	sub	sp, #80	@ 0x50
 801a734:	2300      	movs	r3, #0
 801a736:	9301      	str	r3, [sp, #4]
 801a738:	9205      	str	r2, [sp, #20]
 801a73a:	f8ad 301c 	strh.w	r3, [sp, #28]
 801a73e:	2201      	movs	r2, #1
 801a740:	f88d 301e 	strb.w	r3, [sp, #30]
 801a744:	f8cd 3026 	str.w	r3, [sp, #38]	@ 0x26
 801a748:	f8cd 302a 	str.w	r3, [sp, #42]	@ 0x2a
 801a74c:	2308      	movs	r3, #8
 801a74e:	f88d 2024 	strb.w	r2, [sp, #36]	@ 0x24
 801a752:	9300      	str	r3, [sp, #0]
 801a754:	2210      	movs	r2, #16
 801a756:	ab0c      	add	r3, sp, #48	@ 0x30
 801a758:	4604      	mov	r4, r0
 801a75a:	f7f7 fe5b 	bl	8012414 <uxr_prepare_stream_to_write_submessage>
 801a75e:	b918      	cbnz	r0, 801a768 <uxr_buffer_cancel_data+0x38>
 801a760:	4604      	mov	r4, r0
 801a762:	4620      	mov	r0, r4
 801a764:	b014      	add	sp, #80	@ 0x50
 801a766:	bd10      	pop	{r4, pc}
 801a768:	9905      	ldr	r1, [sp, #20]
 801a76a:	aa06      	add	r2, sp, #24
 801a76c:	4620      	mov	r0, r4
 801a76e:	f7f7 ff8b 	bl	8012688 <uxr_init_base_object_request>
 801a772:	a906      	add	r1, sp, #24
 801a774:	4604      	mov	r4, r0
 801a776:	a80c      	add	r0, sp, #48	@ 0x30
 801a778:	f7f9 fa42 	bl	8013c00 <uxr_serialize_READ_DATA_Payload>
 801a77c:	4620      	mov	r0, r4
 801a77e:	b014      	add	sp, #80	@ 0x50
 801a780:	bd10      	pop	{r4, pc}
 801a782:	bf00      	nop

0801a784 <read_submessage_format>:
 801a784:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801a788:	b095      	sub	sp, #84	@ 0x54
 801a78a:	f8bd 7078 	ldrh.w	r7, [sp, #120]	@ 0x78
 801a78e:	b113      	cbz	r3, 801a796 <read_submessage_format+0x12>
 801a790:	b015      	add	sp, #84	@ 0x54
 801a792:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801a796:	460c      	mov	r4, r1
 801a798:	4616      	mov	r6, r2
 801a79a:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 801a79e:	461d      	mov	r5, r3
 801a7a0:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 801a7a2:	9304      	str	r3, [sp, #16]
 801a7a4:	1a52      	subs	r2, r2, r1
 801a7a6:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801a7a8:	9305      	str	r3, [sp, #20]
 801a7aa:	4680      	mov	r8, r0
 801a7ac:	a80c      	add	r0, sp, #48	@ 0x30
 801a7ae:	f89d 9076 	ldrb.w	r9, [sp, #118]	@ 0x76
 801a7b2:	f7f3 fced 	bl	800e190 <ucdr_init_buffer>
 801a7b6:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 801a7ba:	a80c      	add	r0, sp, #48	@ 0x30
 801a7bc:	f7f3 fcbc 	bl	800e138 <ucdr_set_on_full_buffer_callback>
 801a7c0:	69e3      	ldr	r3, [r4, #28]
 801a7c2:	b35b      	cbz	r3, 801a81c <read_submessage_format+0x98>
 801a7c4:	f1b9 0f07 	cmp.w	r9, #7
 801a7c8:	751d      	strb	r5, [r3, #20]
 801a7ca:	d043      	beq.n	801a854 <read_submessage_format+0xd0>
 801a7cc:	f1b9 0f08 	cmp.w	r9, #8
 801a7d0:	d032      	beq.n	801a838 <read_submessage_format+0xb4>
 801a7d2:	f1b9 0f06 	cmp.w	r9, #6
 801a7d6:	d008      	beq.n	801a7ea <read_submessage_format+0x66>
 801a7d8:	2201      	movs	r2, #1
 801a7da:	751a      	strb	r2, [r3, #20]
 801a7dc:	4631      	mov	r1, r6
 801a7de:	4620      	mov	r0, r4
 801a7e0:	f7f3 fd26 	bl	800e230 <ucdr_advance_buffer>
 801a7e4:	b015      	add	sp, #84	@ 0x54
 801a7e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801a7ea:	f8d8 5088 	ldr.w	r5, [r8, #136]	@ 0x88
 801a7ee:	2d00      	cmp	r5, #0
 801a7f0:	d0f2      	beq.n	801a7d8 <read_submessage_format+0x54>
 801a7f2:	ab0c      	add	r3, sp, #48	@ 0x30
 801a7f4:	e9cd 3600 	strd	r3, r6, [sp]
 801a7f8:	2306      	movs	r3, #6
 801a7fa:	f88d 3016 	strb.w	r3, [sp, #22]
 801a7fe:	f8d8 308c 	ldr.w	r3, [r8, #140]	@ 0x8c
 801a802:	9302      	str	r3, [sp, #8]
 801a804:	463a      	mov	r2, r7
 801a806:	e9dd 3104 	ldrd	r3, r1, [sp, #16]
 801a80a:	4640      	mov	r0, r8
 801a80c:	47a8      	blx	r5
 801a80e:	69e3      	ldr	r3, [r4, #28]
 801a810:	2201      	movs	r2, #1
 801a812:	f888 20b4 	strb.w	r2, [r8, #180]	@ 0xb4
 801a816:	2b00      	cmp	r3, #0
 801a818:	d1de      	bne.n	801a7d8 <read_submessage_format+0x54>
 801a81a:	e7df      	b.n	801a7dc <read_submessage_format+0x58>
 801a81c:	f1b9 0f07 	cmp.w	r9, #7
 801a820:	d032      	beq.n	801a888 <read_submessage_format+0x104>
 801a822:	f1b9 0f08 	cmp.w	r9, #8
 801a826:	d02a      	beq.n	801a87e <read_submessage_format+0xfa>
 801a828:	f1b9 0f06 	cmp.w	r9, #6
 801a82c:	d1d6      	bne.n	801a7dc <read_submessage_format+0x58>
 801a82e:	f8d8 5088 	ldr.w	r5, [r8, #136]	@ 0x88
 801a832:	2d00      	cmp	r5, #0
 801a834:	d1dd      	bne.n	801a7f2 <read_submessage_format+0x6e>
 801a836:	e7d1      	b.n	801a7dc <read_submessage_format+0x58>
 801a838:	f8d8 20a4 	ldr.w	r2, [r8, #164]	@ 0xa4
 801a83c:	2a00      	cmp	r2, #0
 801a83e:	d0cb      	beq.n	801a7d8 <read_submessage_format+0x54>
 801a840:	a906      	add	r1, sp, #24
 801a842:	a80c      	add	r0, sp, #48	@ 0x30
 801a844:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 801a846:	f7f9 faaf 	bl	8013da8 <uxr_deserialize_SampleIdentity>
 801a84a:	bb28      	cbnz	r0, 801a898 <read_submessage_format+0x114>
 801a84c:	69e3      	ldr	r3, [r4, #28]
 801a84e:	2b00      	cmp	r3, #0
 801a850:	d1c2      	bne.n	801a7d8 <read_submessage_format+0x54>
 801a852:	e7c3      	b.n	801a7dc <read_submessage_format+0x58>
 801a854:	f8d8 20ac 	ldr.w	r2, [r8, #172]	@ 0xac
 801a858:	b16a      	cbz	r2, 801a876 <read_submessage_format+0xf2>
 801a85a:	a906      	add	r1, sp, #24
 801a85c:	a80c      	add	r0, sp, #48	@ 0x30
 801a85e:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 801a860:	f7f8 ff82 	bl	8013768 <uxr_deserialize_BaseObjectRequest>
 801a864:	2800      	cmp	r0, #0
 801a866:	d13a      	bne.n	801a8de <read_submessage_format+0x15a>
 801a868:	68a2      	ldr	r2, [r4, #8]
 801a86a:	69e3      	ldr	r3, [r4, #28]
 801a86c:	4432      	add	r2, r6
 801a86e:	60a2      	str	r2, [r4, #8]
 801a870:	2b00      	cmp	r3, #0
 801a872:	d1b1      	bne.n	801a7d8 <read_submessage_format+0x54>
 801a874:	e7b2      	b.n	801a7dc <read_submessage_format+0x58>
 801a876:	68a2      	ldr	r2, [r4, #8]
 801a878:	4432      	add	r2, r6
 801a87a:	60a2      	str	r2, [r4, #8]
 801a87c:	e7ac      	b.n	801a7d8 <read_submessage_format+0x54>
 801a87e:	f8d8 30a4 	ldr.w	r3, [r8, #164]	@ 0xa4
 801a882:	2b00      	cmp	r3, #0
 801a884:	d1dc      	bne.n	801a840 <read_submessage_format+0xbc>
 801a886:	e7a9      	b.n	801a7dc <read_submessage_format+0x58>
 801a888:	f8d8 30ac 	ldr.w	r3, [r8, #172]	@ 0xac
 801a88c:	2b00      	cmp	r3, #0
 801a88e:	d1e4      	bne.n	801a85a <read_submessage_format+0xd6>
 801a890:	68a3      	ldr	r3, [r4, #8]
 801a892:	4433      	add	r3, r6
 801a894:	60a3      	str	r3, [r4, #8]
 801a896:	e7a1      	b.n	801a7dc <read_submessage_format+0x58>
 801a898:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	@ 0x34
 801a89c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801a89e:	1a52      	subs	r2, r2, r1
 801a8a0:	1aed      	subs	r5, r5, r3
 801a8a2:	a80c      	add	r0, sp, #48	@ 0x30
 801a8a4:	f7f3 fc74 	bl	800e190 <ucdr_init_buffer>
 801a8a8:	4435      	add	r5, r6
 801a8aa:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 801a8ae:	a80c      	add	r0, sp, #48	@ 0x30
 801a8b0:	f7f3 fc42 	bl	800e138 <ucdr_set_on_full_buffer_callback>
 801a8b4:	b2ad      	uxth	r5, r5
 801a8b6:	ab0c      	add	r3, sp, #48	@ 0x30
 801a8b8:	9300      	str	r3, [sp, #0]
 801a8ba:	9501      	str	r5, [sp, #4]
 801a8bc:	2108      	movs	r1, #8
 801a8be:	f88d 1016 	strb.w	r1, [sp, #22]
 801a8c2:	f8d8 10a8 	ldr.w	r1, [r8, #168]	@ 0xa8
 801a8c6:	9102      	str	r1, [sp, #8]
 801a8c8:	ab06      	add	r3, sp, #24
 801a8ca:	f8d8 50a4 	ldr.w	r5, [r8, #164]	@ 0xa4
 801a8ce:	9905      	ldr	r1, [sp, #20]
 801a8d0:	463a      	mov	r2, r7
 801a8d2:	4640      	mov	r0, r8
 801a8d4:	47a8      	blx	r5
 801a8d6:	2301      	movs	r3, #1
 801a8d8:	f888 30b4 	strb.w	r3, [r8, #180]	@ 0xb4
 801a8dc:	e7b6      	b.n	801a84c <read_submessage_format+0xc8>
 801a8de:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	@ 0x34
 801a8e2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801a8e4:	1a52      	subs	r2, r2, r1
 801a8e6:	1aed      	subs	r5, r5, r3
 801a8e8:	a80c      	add	r0, sp, #48	@ 0x30
 801a8ea:	f7f3 fc51 	bl	800e190 <ucdr_init_buffer>
 801a8ee:	4435      	add	r5, r6
 801a8f0:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 801a8f4:	a80c      	add	r0, sp, #48	@ 0x30
 801a8f6:	f7f3 fc1f 	bl	800e138 <ucdr_set_on_full_buffer_callback>
 801a8fa:	b2ad      	uxth	r5, r5
 801a8fc:	ab0c      	add	r3, sp, #48	@ 0x30
 801a8fe:	9300      	str	r3, [sp, #0]
 801a900:	9501      	str	r5, [sp, #4]
 801a902:	f8bd 3018 	ldrh.w	r3, [sp, #24]
 801a906:	2107      	movs	r1, #7
 801a908:	f88d 1016 	strb.w	r1, [sp, #22]
 801a90c:	f8d8 10b0 	ldr.w	r1, [r8, #176]	@ 0xb0
 801a910:	9102      	str	r1, [sp, #8]
 801a912:	ba5b      	rev16	r3, r3
 801a914:	b29b      	uxth	r3, r3
 801a916:	f8d8 50ac 	ldr.w	r5, [r8, #172]	@ 0xac
 801a91a:	9905      	ldr	r1, [sp, #20]
 801a91c:	463a      	mov	r2, r7
 801a91e:	4640      	mov	r0, r8
 801a920:	47a8      	blx	r5
 801a922:	2301      	movs	r3, #1
 801a924:	f888 30b4 	strb.w	r3, [r8, #180]	@ 0xb4
 801a928:	e79e      	b.n	801a868 <read_submessage_format+0xe4>
 801a92a:	bf00      	nop

0801a92c <uxr_seq_num_add>:
 801a92c:	4408      	add	r0, r1
 801a92e:	b280      	uxth	r0, r0
 801a930:	4770      	bx	lr
 801a932:	bf00      	nop

0801a934 <uxr_seq_num_sub>:
 801a934:	1a40      	subs	r0, r0, r1
 801a936:	b280      	uxth	r0, r0
 801a938:	4770      	bx	lr
 801a93a:	bf00      	nop

0801a93c <uxr_seq_num_cmp>:
 801a93c:	4288      	cmp	r0, r1
 801a93e:	d010      	beq.n	801a962 <uxr_seq_num_cmp+0x26>
 801a940:	d207      	bcs.n	801a952 <uxr_seq_num_cmp+0x16>
 801a942:	1a09      	subs	r1, r1, r0
 801a944:	f5b1 4f00 	cmp.w	r1, #32768	@ 0x8000
 801a948:	bfb4      	ite	lt
 801a94a:	f04f 30ff 	movlt.w	r0, #4294967295	@ 0xffffffff
 801a94e:	2001      	movge	r0, #1
 801a950:	4770      	bx	lr
 801a952:	1a41      	subs	r1, r0, r1
 801a954:	f5b1 4f00 	cmp.w	r1, #32768	@ 0x8000
 801a958:	bfcc      	ite	gt
 801a95a:	f04f 30ff 	movgt.w	r0, #4294967295	@ 0xffffffff
 801a95e:	2001      	movle	r0, #1
 801a960:	4770      	bx	lr
 801a962:	2000      	movs	r0, #0
 801a964:	4770      	bx	lr
 801a966:	bf00      	nop

0801a968 <uxr_init_framing_io>:
 801a968:	2300      	movs	r3, #0
 801a96a:	7041      	strb	r1, [r0, #1]
 801a96c:	7003      	strb	r3, [r0, #0]
 801a96e:	8583      	strh	r3, [r0, #44]	@ 0x2c
 801a970:	4770      	bx	lr
 801a972:	bf00      	nop

0801a974 <uxr_write_framed_msg>:
 801a974:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a978:	f890 c001 	ldrb.w	ip, [r0, #1]
 801a97c:	4617      	mov	r7, r2
 801a97e:	227e      	movs	r2, #126	@ 0x7e
 801a980:	b085      	sub	sp, #20
 801a982:	f880 2038 	strb.w	r2, [r0, #56]	@ 0x38
 801a986:	f1ac 027d 	sub.w	r2, ip, #125	@ 0x7d
 801a98a:	2a01      	cmp	r2, #1
 801a98c:	f8dd b038 	ldr.w	fp, [sp, #56]	@ 0x38
 801a990:	f89d 503c 	ldrb.w	r5, [sp, #60]	@ 0x3c
 801a994:	f8dd 8040 	ldr.w	r8, [sp, #64]	@ 0x40
 801a998:	4604      	mov	r4, r0
 801a99a:	460e      	mov	r6, r1
 801a99c:	469a      	mov	sl, r3
 801a99e:	f240 812e 	bls.w	801abfe <uxr_write_framed_msg+0x28a>
 801a9a2:	2003      	movs	r0, #3
 801a9a4:	2102      	movs	r1, #2
 801a9a6:	f04f 0905 	mov.w	r9, #5
 801a9aa:	2204      	movs	r2, #4
 801a9ac:	4686      	mov	lr, r0
 801a9ae:	460b      	mov	r3, r1
 801a9b0:	f884 c039 	strb.w	ip, [r4, #57]	@ 0x39
 801a9b4:	f1a5 0c7d 	sub.w	ip, r5, #125	@ 0x7d
 801a9b8:	f1bc 0f01 	cmp.w	ip, #1
 801a9bc:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 801a9c0:	4421      	add	r1, r4
 801a9c2:	f240 8110 	bls.w	801abe6 <uxr_write_framed_msg+0x272>
 801a9c6:	f881 5038 	strb.w	r5, [r1, #56]	@ 0x38
 801a9ca:	fa5f fc8b 	uxtb.w	ip, fp
 801a9ce:	f3cb 2107 	ubfx	r1, fp, #8, #8
 801a9d2:	f1ac 0e7d 	sub.w	lr, ip, #125	@ 0x7d
 801a9d6:	f1a1 057d 	sub.w	r5, r1, #125	@ 0x7d
 801a9da:	f1be 0f01 	cmp.w	lr, #1
 801a9de:	f884 0062 	strb.w	r0, [r4, #98]	@ 0x62
 801a9e2:	b2ed      	uxtb	r5, r5
 801a9e4:	d94c      	bls.n	801aa80 <uxr_write_framed_msg+0x10c>
 801a9e6:	4420      	add	r0, r4
 801a9e8:	2d01      	cmp	r5, #1
 801a9ea:	f880 c038 	strb.w	ip, [r0, #56]	@ 0x38
 801a9ee:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801a9f2:	d95d      	bls.n	801aab0 <uxr_write_framed_msg+0x13c>
 801a9f4:	18a0      	adds	r0, r4, r2
 801a9f6:	3201      	adds	r2, #1
 801a9f8:	b2d2      	uxtb	r2, r2
 801a9fa:	f880 1038 	strb.w	r1, [r0, #56]	@ 0x38
 801a9fe:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801aa02:	f1bb 0f00 	cmp.w	fp, #0
 801aa06:	f000 8108 	beq.w	801ac1a <uxr_write_framed_msg+0x2a6>
 801aa0a:	f04f 0c00 	mov.w	ip, #0
 801aa0e:	4661      	mov	r1, ip
 801aa10:	46de      	mov	lr, fp
 801aa12:	46e3      	mov	fp, ip
 801aa14:	46d4      	mov	ip, sl
 801aa16:	468a      	mov	sl, r1
 801aa18:	f8df 9208 	ldr.w	r9, [pc, #520]	@ 801ac24 <uxr_write_framed_msg+0x2b0>
 801aa1c:	f81c 300a 	ldrb.w	r3, [ip, sl]
 801aa20:	f1a3 017d 	sub.w	r1, r3, #125	@ 0x7d
 801aa24:	2901      	cmp	r1, #1
 801aa26:	d91b      	bls.n	801aa60 <uxr_write_framed_msg+0xec>
 801aa28:	2a29      	cmp	r2, #41	@ 0x29
 801aa2a:	d84e      	bhi.n	801aaca <uxr_write_framed_msg+0x156>
 801aa2c:	18a1      	adds	r1, r4, r2
 801aa2e:	3201      	adds	r2, #1
 801aa30:	f881 3038 	strb.w	r3, [r1, #56]	@ 0x38
 801aa34:	b2d2      	uxtb	r2, r2
 801aa36:	ea8b 0303 	eor.w	r3, fp, r3
 801aa3a:	b2db      	uxtb	r3, r3
 801aa3c:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801aa40:	f839 3013 	ldrh.w	r3, [r9, r3, lsl #1]
 801aa44:	f10a 0a01 	add.w	sl, sl, #1
 801aa48:	ea83 2b1b 	eor.w	fp, r3, fp, lsr #8
 801aa4c:	45d6      	cmp	lr, sl
 801aa4e:	d95a      	bls.n	801ab06 <uxr_write_framed_msg+0x192>
 801aa50:	f81c 300a 	ldrb.w	r3, [ip, sl]
 801aa54:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 801aa58:	f1a3 017d 	sub.w	r1, r3, #125	@ 0x7d
 801aa5c:	2901      	cmp	r1, #1
 801aa5e:	d8e3      	bhi.n	801aa28 <uxr_write_framed_msg+0xb4>
 801aa60:	1c51      	adds	r1, r2, #1
 801aa62:	b2c9      	uxtb	r1, r1
 801aa64:	2929      	cmp	r1, #41	@ 0x29
 801aa66:	d830      	bhi.n	801aaca <uxr_write_framed_msg+0x156>
 801aa68:	18a1      	adds	r1, r4, r2
 801aa6a:	f04f 007d 	mov.w	r0, #125	@ 0x7d
 801aa6e:	3202      	adds	r2, #2
 801aa70:	f881 0038 	strb.w	r0, [r1, #56]	@ 0x38
 801aa74:	f083 0020 	eor.w	r0, r3, #32
 801aa78:	b2d2      	uxtb	r2, r2
 801aa7a:	f881 0039 	strb.w	r0, [r1, #57]	@ 0x39
 801aa7e:	e7da      	b.n	801aa36 <uxr_write_framed_msg+0xc2>
 801aa80:	eb04 0e00 	add.w	lr, r4, r0
 801aa84:	f08c 0c20 	eor.w	ip, ip, #32
 801aa88:	1c82      	adds	r2, r0, #2
 801aa8a:	f88e c039 	strb.w	ip, [lr, #57]	@ 0x39
 801aa8e:	b2d2      	uxtb	r2, r2
 801aa90:	f04f 0c7d 	mov.w	ip, #125	@ 0x7d
 801aa94:	2d01      	cmp	r5, #1
 801aa96:	f88e c038 	strb.w	ip, [lr, #56]	@ 0x38
 801aa9a:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801aa9e:	d907      	bls.n	801aab0 <uxr_write_framed_msg+0x13c>
 801aaa0:	4422      	add	r2, r4
 801aaa2:	3003      	adds	r0, #3
 801aaa4:	f882 1038 	strb.w	r1, [r2, #56]	@ 0x38
 801aaa8:	b2c2      	uxtb	r2, r0
 801aaaa:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801aaae:	e7ac      	b.n	801aa0a <uxr_write_framed_msg+0x96>
 801aab0:	18a0      	adds	r0, r4, r2
 801aab2:	f081 0120 	eor.w	r1, r1, #32
 801aab6:	3202      	adds	r2, #2
 801aab8:	f880 1039 	strb.w	r1, [r0, #57]	@ 0x39
 801aabc:	b2d2      	uxtb	r2, r2
 801aabe:	217d      	movs	r1, #125	@ 0x7d
 801aac0:	f880 1038 	strb.w	r1, [r0, #56]	@ 0x38
 801aac4:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801aac8:	e79f      	b.n	801aa0a <uxr_write_framed_msg+0x96>
 801aaca:	e9cd ba00 	strd	fp, sl, [sp]
 801aace:	2500      	movs	r5, #0
 801aad0:	46e2      	mov	sl, ip
 801aad2:	46f3      	mov	fp, lr
 801aad4:	e000      	b.n	801aad8 <uxr_write_framed_msg+0x164>
 801aad6:	b190      	cbz	r0, 801aafe <uxr_write_framed_msg+0x18a>
 801aad8:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 801aadc:	1b52      	subs	r2, r2, r5
 801aade:	4643      	mov	r3, r8
 801aae0:	4421      	add	r1, r4
 801aae2:	4638      	mov	r0, r7
 801aae4:	47b0      	blx	r6
 801aae6:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 801aaea:	4405      	add	r5, r0
 801aaec:	4295      	cmp	r5, r2
 801aaee:	d3f2      	bcc.n	801aad6 <uxr_write_framed_msg+0x162>
 801aaf0:	46d4      	mov	ip, sl
 801aaf2:	46de      	mov	lr, fp
 801aaf4:	f8dd a004 	ldr.w	sl, [sp, #4]
 801aaf8:	f8dd b000 	ldr.w	fp, [sp]
 801aafc:	d06f      	beq.n	801abde <uxr_write_framed_msg+0x26a>
 801aafe:	2000      	movs	r0, #0
 801ab00:	b005      	add	sp, #20
 801ab02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ab06:	46dc      	mov	ip, fp
 801ab08:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 801ab0c:	f8ad c00c 	strh.w	ip, [sp, #12]
 801ab10:	46f3      	mov	fp, lr
 801ab12:	fa5f fc8c 	uxtb.w	ip, ip
 801ab16:	f1ac 037d 	sub.w	r3, ip, #125	@ 0x7d
 801ab1a:	2b01      	cmp	r3, #1
 801ab1c:	f04f 0900 	mov.w	r9, #0
 801ab20:	f04f 0a7d 	mov.w	sl, #125	@ 0x7d
 801ab24:	d930      	bls.n	801ab88 <uxr_write_framed_msg+0x214>
 801ab26:	2a29      	cmp	r2, #41	@ 0x29
 801ab28:	d91c      	bls.n	801ab64 <uxr_write_framed_msg+0x1f0>
 801ab2a:	2500      	movs	r5, #0
 801ab2c:	e001      	b.n	801ab32 <uxr_write_framed_msg+0x1be>
 801ab2e:	2800      	cmp	r0, #0
 801ab30:	d0e5      	beq.n	801aafe <uxr_write_framed_msg+0x18a>
 801ab32:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 801ab36:	1b52      	subs	r2, r2, r5
 801ab38:	4643      	mov	r3, r8
 801ab3a:	4421      	add	r1, r4
 801ab3c:	4638      	mov	r0, r7
 801ab3e:	47b0      	blx	r6
 801ab40:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 801ab44:	4405      	add	r5, r0
 801ab46:	4295      	cmp	r5, r2
 801ab48:	d3f1      	bcc.n	801ab2e <uxr_write_framed_msg+0x1ba>
 801ab4a:	d1d8      	bne.n	801aafe <uxr_write_framed_msg+0x18a>
 801ab4c:	f109 0310 	add.w	r3, r9, #16
 801ab50:	446b      	add	r3, sp
 801ab52:	2200      	movs	r2, #0
 801ab54:	f813 cc04 	ldrb.w	ip, [r3, #-4]
 801ab58:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801ab5c:	f1ac 037d 	sub.w	r3, ip, #125	@ 0x7d
 801ab60:	2b01      	cmp	r3, #1
 801ab62:	d911      	bls.n	801ab88 <uxr_write_framed_msg+0x214>
 801ab64:	18a3      	adds	r3, r4, r2
 801ab66:	3201      	adds	r2, #1
 801ab68:	b2d2      	uxtb	r2, r2
 801ab6a:	f883 c038 	strb.w	ip, [r3, #56]	@ 0x38
 801ab6e:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801ab72:	f1b9 0f00 	cmp.w	r9, #0
 801ab76:	d119      	bne.n	801abac <uxr_write_framed_msg+0x238>
 801ab78:	f89d c00d 	ldrb.w	ip, [sp, #13]
 801ab7c:	f1ac 037d 	sub.w	r3, ip, #125	@ 0x7d
 801ab80:	2b01      	cmp	r3, #1
 801ab82:	f04f 0901 	mov.w	r9, #1
 801ab86:	d8ce      	bhi.n	801ab26 <uxr_write_framed_msg+0x1b2>
 801ab88:	1c53      	adds	r3, r2, #1
 801ab8a:	b2db      	uxtb	r3, r3
 801ab8c:	2b29      	cmp	r3, #41	@ 0x29
 801ab8e:	d8cc      	bhi.n	801ab2a <uxr_write_framed_msg+0x1b6>
 801ab90:	18a3      	adds	r3, r4, r2
 801ab92:	3202      	adds	r2, #2
 801ab94:	f08c 0c20 	eor.w	ip, ip, #32
 801ab98:	b2d2      	uxtb	r2, r2
 801ab9a:	f883 c039 	strb.w	ip, [r3, #57]	@ 0x39
 801ab9e:	f883 a038 	strb.w	sl, [r3, #56]	@ 0x38
 801aba2:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801aba6:	f1b9 0f00 	cmp.w	r9, #0
 801abaa:	d0e5      	beq.n	801ab78 <uxr_write_framed_msg+0x204>
 801abac:	2500      	movs	r5, #0
 801abae:	e001      	b.n	801abb4 <uxr_write_framed_msg+0x240>
 801abb0:	2800      	cmp	r0, #0
 801abb2:	d0a4      	beq.n	801aafe <uxr_write_framed_msg+0x18a>
 801abb4:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 801abb8:	1b52      	subs	r2, r2, r5
 801abba:	4643      	mov	r3, r8
 801abbc:	4421      	add	r1, r4
 801abbe:	4638      	mov	r0, r7
 801abc0:	47b0      	blx	r6
 801abc2:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 801abc6:	4405      	add	r5, r0
 801abc8:	4295      	cmp	r5, r2
 801abca:	d3f1      	bcc.n	801abb0 <uxr_write_framed_msg+0x23c>
 801abcc:	d197      	bne.n	801aafe <uxr_write_framed_msg+0x18a>
 801abce:	2300      	movs	r3, #0
 801abd0:	fa1f f08b 	uxth.w	r0, fp
 801abd4:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 801abd8:	b005      	add	sp, #20
 801abda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801abde:	2300      	movs	r3, #0
 801abe0:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 801abe4:	e732      	b.n	801aa4c <uxr_write_framed_msg+0xd8>
 801abe6:	44a6      	add	lr, r4
 801abe8:	f085 0520 	eor.w	r5, r5, #32
 801abec:	f04f 0c7d 	mov.w	ip, #125	@ 0x7d
 801abf0:	4610      	mov	r0, r2
 801abf2:	f881 c038 	strb.w	ip, [r1, #56]	@ 0x38
 801abf6:	464a      	mov	r2, r9
 801abf8:	f88e 5038 	strb.w	r5, [lr, #56]	@ 0x38
 801abfc:	e6e5      	b.n	801a9ca <uxr_write_framed_msg+0x56>
 801abfe:	f08c 0c20 	eor.w	ip, ip, #32
 801ac02:	f880 c03a 	strb.w	ip, [r0, #58]	@ 0x3a
 801ac06:	2103      	movs	r1, #3
 801ac08:	2004      	movs	r0, #4
 801ac0a:	f04f 0906 	mov.w	r9, #6
 801ac0e:	2205      	movs	r2, #5
 801ac10:	4686      	mov	lr, r0
 801ac12:	460b      	mov	r3, r1
 801ac14:	f04f 0c7d 	mov.w	ip, #125	@ 0x7d
 801ac18:	e6ca      	b.n	801a9b0 <uxr_write_framed_msg+0x3c>
 801ac1a:	f8ad b00c 	strh.w	fp, [sp, #12]
 801ac1e:	46dc      	mov	ip, fp
 801ac20:	e779      	b.n	801ab16 <uxr_write_framed_msg+0x1a2>
 801ac22:	bf00      	nop
 801ac24:	08020980 	.word	0x08020980

0801ac28 <uxr_framing_read_transport>:
 801ac28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ac2c:	4604      	mov	r4, r0
 801ac2e:	b083      	sub	sp, #12
 801ac30:	461f      	mov	r7, r3
 801ac32:	f8dd b034 	ldr.w	fp, [sp, #52]	@ 0x34
 801ac36:	4689      	mov	r9, r1
 801ac38:	4692      	mov	sl, r2
 801ac3a:	f7f7 feb5 	bl	80129a8 <uxr_millis>
 801ac3e:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 801ac42:	f894 602d 	ldrb.w	r6, [r4, #45]	@ 0x2d
 801ac46:	42b3      	cmp	r3, r6
 801ac48:	4680      	mov	r8, r0
 801ac4a:	d062      	beq.n	801ad12 <uxr_framing_read_transport+0xea>
 801ac4c:	d81c      	bhi.n	801ac88 <uxr_framing_read_transport+0x60>
 801ac4e:	1e75      	subs	r5, r6, #1
 801ac50:	1aed      	subs	r5, r5, r3
 801ac52:	b2ed      	uxtb	r5, r5
 801ac54:	2600      	movs	r6, #0
 801ac56:	455d      	cmp	r5, fp
 801ac58:	d81f      	bhi.n	801ac9a <uxr_framing_read_transport+0x72>
 801ac5a:	19ab      	adds	r3, r5, r6
 801ac5c:	455b      	cmp	r3, fp
 801ac5e:	bf84      	itt	hi
 801ac60:	ebab 0b05 	subhi.w	fp, fp, r5
 801ac64:	fa5f f68b 	uxtbhi.w	r6, fp
 801ac68:	b9e5      	cbnz	r5, 801aca4 <uxr_framing_read_transport+0x7c>
 801ac6a:	f04f 0b00 	mov.w	fp, #0
 801ac6e:	f7f7 fe9b 	bl	80129a8 <uxr_millis>
 801ac72:	683b      	ldr	r3, [r7, #0]
 801ac74:	eba0 0108 	sub.w	r1, r0, r8
 801ac78:	1a5b      	subs	r3, r3, r1
 801ac7a:	4658      	mov	r0, fp
 801ac7c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 801ac80:	603b      	str	r3, [r7, #0]
 801ac82:	b003      	add	sp, #12
 801ac84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ac88:	2e00      	cmp	r6, #0
 801ac8a:	d04a      	beq.n	801ad22 <uxr_framing_read_transport+0xfa>
 801ac8c:	f1c3 032a 	rsb	r3, r3, #42	@ 0x2a
 801ac90:	b2dd      	uxtb	r5, r3
 801ac92:	3e01      	subs	r6, #1
 801ac94:	455d      	cmp	r5, fp
 801ac96:	b2f6      	uxtb	r6, r6
 801ac98:	d9df      	bls.n	801ac5a <uxr_framing_read_transport+0x32>
 801ac9a:	fa5f f58b 	uxtb.w	r5, fp
 801ac9e:	2600      	movs	r6, #0
 801aca0:	2d00      	cmp	r5, #0
 801aca2:	d0e2      	beq.n	801ac6a <uxr_framing_read_transport+0x42>
 801aca4:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 801aca8:	3102      	adds	r1, #2
 801acaa:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801acac:	9300      	str	r3, [sp, #0]
 801acae:	683b      	ldr	r3, [r7, #0]
 801acb0:	4421      	add	r1, r4
 801acb2:	462a      	mov	r2, r5
 801acb4:	4650      	mov	r0, sl
 801acb6:	47c8      	blx	r9
 801acb8:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 801acbc:	4a1b      	ldr	r2, [pc, #108]	@ (801ad2c <uxr_framing_read_transport+0x104>)
 801acbe:	4403      	add	r3, r0
 801acc0:	0859      	lsrs	r1, r3, #1
 801acc2:	4683      	mov	fp, r0
 801acc4:	fba2 0101 	umull	r0, r1, r2, r1
 801acc8:	0889      	lsrs	r1, r1, #2
 801acca:	222a      	movs	r2, #42	@ 0x2a
 801accc:	fb02 3111 	mls	r1, r2, r1, r3
 801acd0:	f884 102c 	strb.w	r1, [r4, #44]	@ 0x2c
 801acd4:	f1bb 0f00 	cmp.w	fp, #0
 801acd8:	d0c7      	beq.n	801ac6a <uxr_framing_read_transport+0x42>
 801acda:	45ab      	cmp	fp, r5
 801acdc:	d1c7      	bne.n	801ac6e <uxr_framing_read_transport+0x46>
 801acde:	2e00      	cmp	r6, #0
 801ace0:	d0c5      	beq.n	801ac6e <uxr_framing_read_transport+0x46>
 801ace2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801ace4:	9300      	str	r3, [sp, #0]
 801ace6:	3102      	adds	r1, #2
 801ace8:	4632      	mov	r2, r6
 801acea:	4421      	add	r1, r4
 801acec:	2300      	movs	r3, #0
 801acee:	4650      	mov	r0, sl
 801acf0:	47c8      	blx	r9
 801acf2:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 801acf6:	4a0d      	ldr	r2, [pc, #52]	@ (801ad2c <uxr_framing_read_transport+0x104>)
 801acf8:	4403      	add	r3, r0
 801acfa:	0859      	lsrs	r1, r3, #1
 801acfc:	fba2 2101 	umull	r2, r1, r2, r1
 801ad00:	0889      	lsrs	r1, r1, #2
 801ad02:	222a      	movs	r2, #42	@ 0x2a
 801ad04:	fb02 3311 	mls	r3, r2, r1, r3
 801ad08:	eb00 0b05 	add.w	fp, r0, r5
 801ad0c:	f884 302c 	strb.w	r3, [r4, #44]	@ 0x2c
 801ad10:	e7ad      	b.n	801ac6e <uxr_framing_read_transport+0x46>
 801ad12:	2600      	movs	r6, #0
 801ad14:	f1bb 0f28 	cmp.w	fp, #40	@ 0x28
 801ad18:	85a6      	strh	r6, [r4, #44]	@ 0x2c
 801ad1a:	d9be      	bls.n	801ac9a <uxr_framing_read_transport+0x72>
 801ad1c:	2529      	movs	r5, #41	@ 0x29
 801ad1e:	2102      	movs	r1, #2
 801ad20:	e7c3      	b.n	801acaa <uxr_framing_read_transport+0x82>
 801ad22:	f1c3 0329 	rsb	r3, r3, #41	@ 0x29
 801ad26:	b2dd      	uxtb	r5, r3
 801ad28:	e795      	b.n	801ac56 <uxr_framing_read_transport+0x2e>
 801ad2a:	bf00      	nop
 801ad2c:	30c30c31 	.word	0x30c30c31

0801ad30 <uxr_read_framed_msg>:
 801ad30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ad34:	461d      	mov	r5, r3
 801ad36:	f890 c02c 	ldrb.w	ip, [r0, #44]	@ 0x2c
 801ad3a:	f890 302d 	ldrb.w	r3, [r0, #45]	@ 0x2d
 801ad3e:	b085      	sub	sp, #20
 801ad40:	459c      	cmp	ip, r3
 801ad42:	f8dd b044 	ldr.w	fp, [sp, #68]	@ 0x44
 801ad46:	4604      	mov	r4, r0
 801ad48:	460f      	mov	r7, r1
 801ad4a:	4616      	mov	r6, r2
 801ad4c:	f000 81ae 	beq.w	801b0ac <uxr_read_framed_msg+0x37c>
 801ad50:	2000      	movs	r0, #0
 801ad52:	4639      	mov	r1, r7
 801ad54:	2800      	cmp	r0, #0
 801ad56:	d138      	bne.n	801adca <uxr_read_framed_msg+0x9a>
 801ad58:	468a      	mov	sl, r1
 801ad5a:	7823      	ldrb	r3, [r4, #0]
 801ad5c:	2b07      	cmp	r3, #7
 801ad5e:	d8fd      	bhi.n	801ad5c <uxr_read_framed_msg+0x2c>
 801ad60:	e8df f013 	tbh	[pc, r3, lsl #1]
 801ad64:	0116013b 	.word	0x0116013b
 801ad68:	00cd00f0 	.word	0x00cd00f0
 801ad6c:	005a00a0 	.word	0x005a00a0
 801ad70:	00080037 	.word	0x00080037
 801ad74:	f894 002c 	ldrb.w	r0, [r4, #44]	@ 0x2c
 801ad78:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 801ad7c:	4290      	cmp	r0, r2
 801ad7e:	f000 8167 	beq.w	801b050 <uxr_read_framed_msg+0x320>
 801ad82:	18a3      	adds	r3, r4, r2
 801ad84:	1c57      	adds	r7, r2, #1
 801ad86:	49c7      	ldr	r1, [pc, #796]	@ (801b0a4 <uxr_read_framed_msg+0x374>)
 801ad88:	f893 c002 	ldrb.w	ip, [r3, #2]
 801ad8c:	087b      	lsrs	r3, r7, #1
 801ad8e:	fba1 8303 	umull	r8, r3, r1, r3
 801ad92:	089b      	lsrs	r3, r3, #2
 801ad94:	f04f 082a 	mov.w	r8, #42	@ 0x2a
 801ad98:	fb08 7313 	mls	r3, r8, r3, r7
 801ad9c:	f1bc 0f7d 	cmp.w	ip, #125	@ 0x7d
 801ada0:	b2df      	uxtb	r7, r3
 801ada2:	f000 81b2 	beq.w	801b10a <uxr_read_framed_msg+0x3da>
 801ada6:	f1bc 0f7e 	cmp.w	ip, #126	@ 0x7e
 801adaa:	f884 702d 	strb.w	r7, [r4, #45]	@ 0x2d
 801adae:	f000 8220 	beq.w	801b1f2 <uxr_read_framed_msg+0x4c2>
 801adb2:	4661      	mov	r1, ip
 801adb4:	8ea3      	ldrh	r3, [r4, #52]	@ 0x34
 801adb6:	8ee2      	ldrh	r2, [r4, #54]	@ 0x36
 801adb8:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 801adbc:	b29b      	uxth	r3, r3
 801adbe:	2100      	movs	r1, #0
 801adc0:	429a      	cmp	r2, r3
 801adc2:	86a3      	strh	r3, [r4, #52]	@ 0x34
 801adc4:	7021      	strb	r1, [r4, #0]
 801adc6:	f000 8198 	beq.w	801b0fa <uxr_read_framed_msg+0x3ca>
 801adca:	2000      	movs	r0, #0
 801adcc:	b005      	add	sp, #20
 801adce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801add2:	f894 702c 	ldrb.w	r7, [r4, #44]	@ 0x2c
 801add6:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 801adda:	4297      	cmp	r7, r2
 801addc:	f000 8148 	beq.w	801b070 <uxr_read_framed_msg+0x340>
 801ade0:	18a3      	adds	r3, r4, r2
 801ade2:	f102 0c01 	add.w	ip, r2, #1
 801ade6:	49af      	ldr	r1, [pc, #700]	@ (801b0a4 <uxr_read_framed_msg+0x374>)
 801ade8:	7898      	ldrb	r0, [r3, #2]
 801adea:	ea4f 035c 	mov.w	r3, ip, lsr #1
 801adee:	fba1 8303 	umull	r8, r3, r1, r3
 801adf2:	089b      	lsrs	r3, r3, #2
 801adf4:	f04f 082a 	mov.w	r8, #42	@ 0x2a
 801adf8:	fb08 c313 	mls	r3, r8, r3, ip
 801adfc:	287d      	cmp	r0, #125	@ 0x7d
 801adfe:	fa5f fc83 	uxtb.w	ip, r3
 801ae02:	f000 8194 	beq.w	801b12e <uxr_read_framed_msg+0x3fe>
 801ae06:	287e      	cmp	r0, #126	@ 0x7e
 801ae08:	f884 c02d 	strb.w	ip, [r4, #45]	@ 0x2d
 801ae0c:	f000 8200 	beq.w	801b210 <uxr_read_framed_msg+0x4e0>
 801ae10:	2307      	movs	r3, #7
 801ae12:	86a0      	strh	r0, [r4, #52]	@ 0x34
 801ae14:	7023      	strb	r3, [r4, #0]
 801ae16:	e7a0      	b.n	801ad5a <uxr_read_framed_msg+0x2a>
 801ae18:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 801ae1a:	8e27      	ldrh	r7, [r4, #48]	@ 0x30
 801ae1c:	429f      	cmp	r7, r3
 801ae1e:	f240 8164 	bls.w	801b0ea <uxr_read_framed_msg+0x3ba>
 801ae22:	f8df 9280 	ldr.w	r9, [pc, #640]	@ 801b0a4 <uxr_read_framed_msg+0x374>
 801ae26:	f8cd a00c 	str.w	sl, [sp, #12]
 801ae2a:	212a      	movs	r1, #42	@ 0x2a
 801ae2c:	e01f      	b.n	801ae6e <uxr_read_framed_msg+0x13e>
 801ae2e:	f89a e002 	ldrb.w	lr, [sl, #2]
 801ae32:	f1be 0f7d 	cmp.w	lr, #125	@ 0x7d
 801ae36:	f000 80ea 	beq.w	801b00e <uxr_read_framed_msg+0x2de>
 801ae3a:	f1be 0f7e 	cmp.w	lr, #126	@ 0x7e
 801ae3e:	f884 c02d 	strb.w	ip, [r4, #45]	@ 0x2d
 801ae42:	f000 8142 	beq.w	801b0ca <uxr_read_framed_msg+0x39a>
 801ae46:	f805 e003 	strb.w	lr, [r5, r3]
 801ae4a:	8ee0      	ldrh	r0, [r4, #54]	@ 0x36
 801ae4c:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 801ae4e:	4f96      	ldr	r7, [pc, #600]	@ (801b0a8 <uxr_read_framed_msg+0x378>)
 801ae50:	ea80 020e 	eor.w	r2, r0, lr
 801ae54:	b2d2      	uxtb	r2, r2
 801ae56:	3301      	adds	r3, #1
 801ae58:	f837 2012 	ldrh.w	r2, [r7, r2, lsl #1]
 801ae5c:	8e27      	ldrh	r7, [r4, #48]	@ 0x30
 801ae5e:	b29b      	uxth	r3, r3
 801ae60:	ea82 2210 	eor.w	r2, r2, r0, lsr #8
 801ae64:	42bb      	cmp	r3, r7
 801ae66:	8663      	strh	r3, [r4, #50]	@ 0x32
 801ae68:	86e2      	strh	r2, [r4, #54]	@ 0x36
 801ae6a:	f080 80e7 	bcs.w	801b03c <uxr_read_framed_msg+0x30c>
 801ae6e:	f894 002d 	ldrb.w	r0, [r4, #45]	@ 0x2d
 801ae72:	f894 802c 	ldrb.w	r8, [r4, #44]	@ 0x2c
 801ae76:	f100 0c01 	add.w	ip, r0, #1
 801ae7a:	ea4f 0e5c 	mov.w	lr, ip, lsr #1
 801ae7e:	fba9 e20e 	umull	lr, r2, r9, lr
 801ae82:	0892      	lsrs	r2, r2, #2
 801ae84:	fb01 c212 	mls	r2, r1, r2, ip
 801ae88:	4580      	cmp	r8, r0
 801ae8a:	eb04 0a00 	add.w	sl, r4, r0
 801ae8e:	fa5f fc82 	uxtb.w	ip, r2
 801ae92:	d1cc      	bne.n	801ae2e <uxr_read_framed_msg+0xfe>
 801ae94:	42bb      	cmp	r3, r7
 801ae96:	f8dd a00c 	ldr.w	sl, [sp, #12]
 801ae9a:	f040 8128 	bne.w	801b0ee <uxr_read_framed_msg+0x3be>
 801ae9e:	2306      	movs	r3, #6
 801aea0:	7023      	strb	r3, [r4, #0]
 801aea2:	e75a      	b.n	801ad5a <uxr_read_framed_msg+0x2a>
 801aea4:	f894 702c 	ldrb.w	r7, [r4, #44]	@ 0x2c
 801aea8:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 801aeac:	4297      	cmp	r7, r2
 801aeae:	f000 80cf 	beq.w	801b050 <uxr_read_framed_msg+0x320>
 801aeb2:	18a3      	adds	r3, r4, r2
 801aeb4:	f102 0c01 	add.w	ip, r2, #1
 801aeb8:	497a      	ldr	r1, [pc, #488]	@ (801b0a4 <uxr_read_framed_msg+0x374>)
 801aeba:	7898      	ldrb	r0, [r3, #2]
 801aebc:	ea4f 035c 	mov.w	r3, ip, lsr #1
 801aec0:	fba1 8303 	umull	r8, r3, r1, r3
 801aec4:	089b      	lsrs	r3, r3, #2
 801aec6:	f04f 082a 	mov.w	r8, #42	@ 0x2a
 801aeca:	fb08 c313 	mls	r3, r8, r3, ip
 801aece:	287d      	cmp	r0, #125	@ 0x7d
 801aed0:	fa5f fc83 	uxtb.w	ip, r3
 801aed4:	f000 813d 	beq.w	801b152 <uxr_read_framed_msg+0x422>
 801aed8:	287e      	cmp	r0, #126	@ 0x7e
 801aeda:	f884 c02d 	strb.w	ip, [r4, #45]	@ 0x2d
 801aede:	f000 8188 	beq.w	801b1f2 <uxr_read_framed_msg+0x4c2>
 801aee2:	8e23      	ldrh	r3, [r4, #48]	@ 0x30
 801aee4:	990e      	ldr	r1, [sp, #56]	@ 0x38
 801aee6:	eb03 2300 	add.w	r3, r3, r0, lsl #8
 801aeea:	b29b      	uxth	r3, r3
 801aeec:	2200      	movs	r2, #0
 801aeee:	428b      	cmp	r3, r1
 801aef0:	8623      	strh	r3, [r4, #48]	@ 0x30
 801aef2:	8662      	strh	r2, [r4, #50]	@ 0x32
 801aef4:	86e2      	strh	r2, [r4, #54]	@ 0x36
 801aef6:	f240 80f5 	bls.w	801b0e4 <uxr_read_framed_msg+0x3b4>
 801aefa:	7022      	strb	r2, [r4, #0]
 801aefc:	e765      	b.n	801adca <uxr_read_framed_msg+0x9a>
 801aefe:	f894 702c 	ldrb.w	r7, [r4, #44]	@ 0x2c
 801af02:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 801af06:	4297      	cmp	r7, r2
 801af08:	f000 80b2 	beq.w	801b070 <uxr_read_framed_msg+0x340>
 801af0c:	18a3      	adds	r3, r4, r2
 801af0e:	f102 0c01 	add.w	ip, r2, #1
 801af12:	4964      	ldr	r1, [pc, #400]	@ (801b0a4 <uxr_read_framed_msg+0x374>)
 801af14:	7898      	ldrb	r0, [r3, #2]
 801af16:	ea4f 035c 	mov.w	r3, ip, lsr #1
 801af1a:	fba1 8303 	umull	r8, r3, r1, r3
 801af1e:	089b      	lsrs	r3, r3, #2
 801af20:	f04f 082a 	mov.w	r8, #42	@ 0x2a
 801af24:	fb08 c313 	mls	r3, r8, r3, ip
 801af28:	287d      	cmp	r0, #125	@ 0x7d
 801af2a:	fa5f fc83 	uxtb.w	ip, r3
 801af2e:	f000 813b 	beq.w	801b1a8 <uxr_read_framed_msg+0x478>
 801af32:	287e      	cmp	r0, #126	@ 0x7e
 801af34:	f884 c02d 	strb.w	ip, [r4, #45]	@ 0x2d
 801af38:	f000 816a 	beq.w	801b210 <uxr_read_framed_msg+0x4e0>
 801af3c:	2304      	movs	r3, #4
 801af3e:	8620      	strh	r0, [r4, #48]	@ 0x30
 801af40:	7023      	strb	r3, [r4, #0]
 801af42:	e70a      	b.n	801ad5a <uxr_read_framed_msg+0x2a>
 801af44:	f894 702c 	ldrb.w	r7, [r4, #44]	@ 0x2c
 801af48:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 801af4c:	4297      	cmp	r7, r2
 801af4e:	f000 80c4 	beq.w	801b0da <uxr_read_framed_msg+0x3aa>
 801af52:	18a3      	adds	r3, r4, r2
 801af54:	f102 0c01 	add.w	ip, r2, #1
 801af58:	4952      	ldr	r1, [pc, #328]	@ (801b0a4 <uxr_read_framed_msg+0x374>)
 801af5a:	7898      	ldrb	r0, [r3, #2]
 801af5c:	ea4f 035c 	mov.w	r3, ip, lsr #1
 801af60:	fba1 8303 	umull	r8, r3, r1, r3
 801af64:	089b      	lsrs	r3, r3, #2
 801af66:	f04f 082a 	mov.w	r8, #42	@ 0x2a
 801af6a:	fb08 c313 	mls	r3, r8, r3, ip
 801af6e:	287d      	cmp	r0, #125	@ 0x7d
 801af70:	fa5f fc83 	uxtb.w	ip, r3
 801af74:	f000 812b 	beq.w	801b1ce <uxr_read_framed_msg+0x49e>
 801af78:	287e      	cmp	r0, #126	@ 0x7e
 801af7a:	f884 c02d 	strb.w	ip, [r4, #45]	@ 0x2d
 801af7e:	f000 8155 	beq.w	801b22c <uxr_read_framed_msg+0x4fc>
 801af82:	7863      	ldrb	r3, [r4, #1]
 801af84:	4283      	cmp	r3, r0
 801af86:	bf0c      	ite	eq
 801af88:	2303      	moveq	r3, #3
 801af8a:	2300      	movne	r3, #0
 801af8c:	7023      	strb	r3, [r4, #0]
 801af8e:	e6e4      	b.n	801ad5a <uxr_read_framed_msg+0x2a>
 801af90:	f894 002c 	ldrb.w	r0, [r4, #44]	@ 0x2c
 801af94:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 801af98:	2300      	movs	r3, #0
 801af9a:	4290      	cmp	r0, r2
 801af9c:	f884 302e 	strb.w	r3, [r4, #46]	@ 0x2e
 801afa0:	d06b      	beq.n	801b07a <uxr_read_framed_msg+0x34a>
 801afa2:	18a3      	adds	r3, r4, r2
 801afa4:	f102 0c01 	add.w	ip, r2, #1
 801afa8:	493e      	ldr	r1, [pc, #248]	@ (801b0a4 <uxr_read_framed_msg+0x374>)
 801afaa:	789f      	ldrb	r7, [r3, #2]
 801afac:	ea4f 035c 	mov.w	r3, ip, lsr #1
 801afb0:	fba1 8303 	umull	r8, r3, r1, r3
 801afb4:	089b      	lsrs	r3, r3, #2
 801afb6:	f04f 082a 	mov.w	r8, #42	@ 0x2a
 801afba:	fb08 c313 	mls	r3, r8, r3, ip
 801afbe:	2f7d      	cmp	r7, #125	@ 0x7d
 801afc0:	fa5f fc83 	uxtb.w	ip, r3
 801afc4:	f000 80d8 	beq.w	801b178 <uxr_read_framed_msg+0x448>
 801afc8:	2f7e      	cmp	r7, #126	@ 0x7e
 801afca:	f884 c02d 	strb.w	ip, [r4, #45]	@ 0x2d
 801afce:	f884 702e 	strb.w	r7, [r4, #46]	@ 0x2e
 801afd2:	d052      	beq.n	801b07a <uxr_read_framed_msg+0x34a>
 801afd4:	2302      	movs	r3, #2
 801afd6:	7023      	strb	r3, [r4, #0]
 801afd8:	e6bf      	b.n	801ad5a <uxr_read_framed_msg+0x2a>
 801afda:	f894 802c 	ldrb.w	r8, [r4, #44]	@ 0x2c
 801afde:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 801afe2:	4930      	ldr	r1, [pc, #192]	@ (801b0a4 <uxr_read_framed_msg+0x374>)
 801afe4:	f04f 0c2a 	mov.w	ip, #42	@ 0x2a
 801afe8:	e004      	b.n	801aff4 <uxr_read_framed_msg+0x2c4>
 801afea:	78bb      	ldrb	r3, [r7, #2]
 801afec:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 801aff0:	2b7e      	cmp	r3, #126	@ 0x7e
 801aff2:	d02a      	beq.n	801b04a <uxr_read_framed_msg+0x31a>
 801aff4:	1c50      	adds	r0, r2, #1
 801aff6:	0843      	lsrs	r3, r0, #1
 801aff8:	fba1 e303 	umull	lr, r3, r1, r3
 801affc:	089b      	lsrs	r3, r3, #2
 801affe:	fb0c 0013 	mls	r0, ip, r3, r0
 801b002:	4590      	cmp	r8, r2
 801b004:	eb04 0702 	add.w	r7, r4, r2
 801b008:	b2c2      	uxtb	r2, r0
 801b00a:	d1ee      	bne.n	801afea <uxr_read_framed_msg+0x2ba>
 801b00c:	e6dd      	b.n	801adca <uxr_read_framed_msg+0x9a>
 801b00e:	3002      	adds	r0, #2
 801b010:	ea4f 0e50 	mov.w	lr, r0, lsr #1
 801b014:	eb04 0a02 	add.w	sl, r4, r2
 801b018:	fba9 e20e 	umull	lr, r2, r9, lr
 801b01c:	0892      	lsrs	r2, r2, #2
 801b01e:	45e0      	cmp	r8, ip
 801b020:	fb01 0012 	mls	r0, r1, r2, r0
 801b024:	f43f af36 	beq.w	801ae94 <uxr_read_framed_msg+0x164>
 801b028:	f89a e002 	ldrb.w	lr, [sl, #2]
 801b02c:	f884 002d 	strb.w	r0, [r4, #45]	@ 0x2d
 801b030:	f1be 0f7e 	cmp.w	lr, #126	@ 0x7e
 801b034:	d049      	beq.n	801b0ca <uxr_read_framed_msg+0x39a>
 801b036:	f08e 0e20 	eor.w	lr, lr, #32
 801b03a:	e704      	b.n	801ae46 <uxr_read_framed_msg+0x116>
 801b03c:	f8dd a00c 	ldr.w	sl, [sp, #12]
 801b040:	f43f af2d 	beq.w	801ae9e <uxr_read_framed_msg+0x16e>
 801b044:	f1be 0f7e 	cmp.w	lr, #126	@ 0x7e
 801b048:	d151      	bne.n	801b0ee <uxr_read_framed_msg+0x3be>
 801b04a:	2301      	movs	r3, #1
 801b04c:	7023      	strb	r3, [r4, #0]
 801b04e:	e684      	b.n	801ad5a <uxr_read_framed_msg+0x2a>
 801b050:	4651      	mov	r1, sl
 801b052:	f8cd b000 	str.w	fp, [sp]
 801b056:	2301      	movs	r3, #1
 801b058:	9301      	str	r3, [sp, #4]
 801b05a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801b05c:	9103      	str	r1, [sp, #12]
 801b05e:	4632      	mov	r2, r6
 801b060:	4620      	mov	r0, r4
 801b062:	f7ff fde1 	bl	801ac28 <uxr_framing_read_transport>
 801b066:	fab0 f080 	clz	r0, r0
 801b06a:	9903      	ldr	r1, [sp, #12]
 801b06c:	0940      	lsrs	r0, r0, #5
 801b06e:	e671      	b.n	801ad54 <uxr_read_framed_msg+0x24>
 801b070:	4651      	mov	r1, sl
 801b072:	f8cd b000 	str.w	fp, [sp]
 801b076:	2302      	movs	r3, #2
 801b078:	e7ee      	b.n	801b058 <uxr_read_framed_msg+0x328>
 801b07a:	2304      	movs	r3, #4
 801b07c:	9301      	str	r3, [sp, #4]
 801b07e:	f8cd b000 	str.w	fp, [sp]
 801b082:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801b084:	4632      	mov	r2, r6
 801b086:	4651      	mov	r1, sl
 801b088:	4620      	mov	r0, r4
 801b08a:	f7ff fdcd 	bl	801ac28 <uxr_framing_read_transport>
 801b08e:	2800      	cmp	r0, #0
 801b090:	f47f ae63 	bne.w	801ad5a <uxr_read_framed_msg+0x2a>
 801b094:	f894 002e 	ldrb.w	r0, [r4, #46]	@ 0x2e
 801b098:	387e      	subs	r0, #126	@ 0x7e
 801b09a:	4651      	mov	r1, sl
 801b09c:	bf18      	it	ne
 801b09e:	2001      	movne	r0, #1
 801b0a0:	e658      	b.n	801ad54 <uxr_read_framed_msg+0x24>
 801b0a2:	bf00      	nop
 801b0a4:	30c30c31 	.word	0x30c30c31
 801b0a8:	08020980 	.word	0x08020980
 801b0ac:	2305      	movs	r3, #5
 801b0ae:	9301      	str	r3, [sp, #4]
 801b0b0:	f8cd b000 	str.w	fp, [sp]
 801b0b4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801b0b6:	f7ff fdb7 	bl	801ac28 <uxr_framing_read_transport>
 801b0ba:	f894 202c 	ldrb.w	r2, [r4, #44]	@ 0x2c
 801b0be:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 801b0c2:	429a      	cmp	r2, r3
 801b0c4:	f43f ae81 	beq.w	801adca <uxr_read_framed_msg+0x9a>
 801b0c8:	e642      	b.n	801ad50 <uxr_read_framed_msg+0x20>
 801b0ca:	42bb      	cmp	r3, r7
 801b0cc:	f8dd a00c 	ldr.w	sl, [sp, #12]
 801b0d0:	f43f aee5 	beq.w	801ae9e <uxr_read_framed_msg+0x16e>
 801b0d4:	2301      	movs	r3, #1
 801b0d6:	7023      	strb	r3, [r4, #0]
 801b0d8:	e63f      	b.n	801ad5a <uxr_read_framed_msg+0x2a>
 801b0da:	4651      	mov	r1, sl
 801b0dc:	f8cd b000 	str.w	fp, [sp]
 801b0e0:	2303      	movs	r3, #3
 801b0e2:	e7b9      	b.n	801b058 <uxr_read_framed_msg+0x328>
 801b0e4:	2305      	movs	r3, #5
 801b0e6:	7023      	strb	r3, [r4, #0]
 801b0e8:	e637      	b.n	801ad5a <uxr_read_framed_msg+0x2a>
 801b0ea:	f43f aed8 	beq.w	801ae9e <uxr_read_framed_msg+0x16e>
 801b0ee:	1afb      	subs	r3, r7, r3
 801b0f0:	3302      	adds	r3, #2
 801b0f2:	e9cd b300 	strd	fp, r3, [sp]
 801b0f6:	4651      	mov	r1, sl
 801b0f8:	e7af      	b.n	801b05a <uxr_read_framed_msg+0x32a>
 801b0fa:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801b0fc:	f894 302e 	ldrb.w	r3, [r4, #46]	@ 0x2e
 801b100:	7013      	strb	r3, [r2, #0]
 801b102:	8e20      	ldrh	r0, [r4, #48]	@ 0x30
 801b104:	b005      	add	sp, #20
 801b106:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b10a:	4287      	cmp	r7, r0
 801b10c:	d0a0      	beq.n	801b050 <uxr_read_framed_msg+0x320>
 801b10e:	4423      	add	r3, r4
 801b110:	3202      	adds	r2, #2
 801b112:	7898      	ldrb	r0, [r3, #2]
 801b114:	0853      	lsrs	r3, r2, #1
 801b116:	fba1 e303 	umull	lr, r3, r1, r3
 801b11a:	089b      	lsrs	r3, r3, #2
 801b11c:	fb08 2213 	mls	r2, r8, r3, r2
 801b120:	287e      	cmp	r0, #126	@ 0x7e
 801b122:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 801b126:	d064      	beq.n	801b1f2 <uxr_read_framed_msg+0x4c2>
 801b128:	f080 0120 	eor.w	r1, r0, #32
 801b12c:	e642      	b.n	801adb4 <uxr_read_framed_msg+0x84>
 801b12e:	45bc      	cmp	ip, r7
 801b130:	d09e      	beq.n	801b070 <uxr_read_framed_msg+0x340>
 801b132:	4423      	add	r3, r4
 801b134:	3202      	adds	r2, #2
 801b136:	7898      	ldrb	r0, [r3, #2]
 801b138:	0853      	lsrs	r3, r2, #1
 801b13a:	fba1 e303 	umull	lr, r3, r1, r3
 801b13e:	089b      	lsrs	r3, r3, #2
 801b140:	fb08 2213 	mls	r2, r8, r3, r2
 801b144:	287e      	cmp	r0, #126	@ 0x7e
 801b146:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 801b14a:	d061      	beq.n	801b210 <uxr_read_framed_msg+0x4e0>
 801b14c:	f080 0020 	eor.w	r0, r0, #32
 801b150:	e65e      	b.n	801ae10 <uxr_read_framed_msg+0xe0>
 801b152:	4567      	cmp	r7, ip
 801b154:	f43f af7c 	beq.w	801b050 <uxr_read_framed_msg+0x320>
 801b158:	4423      	add	r3, r4
 801b15a:	3202      	adds	r2, #2
 801b15c:	7898      	ldrb	r0, [r3, #2]
 801b15e:	0853      	lsrs	r3, r2, #1
 801b160:	fba1 e303 	umull	lr, r3, r1, r3
 801b164:	089b      	lsrs	r3, r3, #2
 801b166:	fb08 2213 	mls	r2, r8, r3, r2
 801b16a:	287e      	cmp	r0, #126	@ 0x7e
 801b16c:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 801b170:	d03f      	beq.n	801b1f2 <uxr_read_framed_msg+0x4c2>
 801b172:	f080 0020 	eor.w	r0, r0, #32
 801b176:	e6b4      	b.n	801aee2 <uxr_read_framed_msg+0x1b2>
 801b178:	4560      	cmp	r0, ip
 801b17a:	f43f af7e 	beq.w	801b07a <uxr_read_framed_msg+0x34a>
 801b17e:	4423      	add	r3, r4
 801b180:	3202      	adds	r2, #2
 801b182:	7898      	ldrb	r0, [r3, #2]
 801b184:	f884 002e 	strb.w	r0, [r4, #46]	@ 0x2e
 801b188:	0853      	lsrs	r3, r2, #1
 801b18a:	fba1 e303 	umull	lr, r3, r1, r3
 801b18e:	089b      	lsrs	r3, r3, #2
 801b190:	fb08 2213 	mls	r2, r8, r3, r2
 801b194:	287e      	cmp	r0, #126	@ 0x7e
 801b196:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 801b19a:	f43f af6e 	beq.w	801b07a <uxr_read_framed_msg+0x34a>
 801b19e:	f080 0020 	eor.w	r0, r0, #32
 801b1a2:	f884 002e 	strb.w	r0, [r4, #46]	@ 0x2e
 801b1a6:	e715      	b.n	801afd4 <uxr_read_framed_msg+0x2a4>
 801b1a8:	4567      	cmp	r7, ip
 801b1aa:	f43f af61 	beq.w	801b070 <uxr_read_framed_msg+0x340>
 801b1ae:	4423      	add	r3, r4
 801b1b0:	3202      	adds	r2, #2
 801b1b2:	7898      	ldrb	r0, [r3, #2]
 801b1b4:	0853      	lsrs	r3, r2, #1
 801b1b6:	fba1 e303 	umull	lr, r3, r1, r3
 801b1ba:	089b      	lsrs	r3, r3, #2
 801b1bc:	fb08 2213 	mls	r2, r8, r3, r2
 801b1c0:	287e      	cmp	r0, #126	@ 0x7e
 801b1c2:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 801b1c6:	d023      	beq.n	801b210 <uxr_read_framed_msg+0x4e0>
 801b1c8:	f080 0020 	eor.w	r0, r0, #32
 801b1cc:	e6b6      	b.n	801af3c <uxr_read_framed_msg+0x20c>
 801b1ce:	45bc      	cmp	ip, r7
 801b1d0:	d083      	beq.n	801b0da <uxr_read_framed_msg+0x3aa>
 801b1d2:	4423      	add	r3, r4
 801b1d4:	3202      	adds	r2, #2
 801b1d6:	7898      	ldrb	r0, [r3, #2]
 801b1d8:	0853      	lsrs	r3, r2, #1
 801b1da:	fba1 e303 	umull	lr, r3, r1, r3
 801b1de:	089b      	lsrs	r3, r3, #2
 801b1e0:	fb08 2213 	mls	r2, r8, r3, r2
 801b1e4:	287e      	cmp	r0, #126	@ 0x7e
 801b1e6:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 801b1ea:	d01f      	beq.n	801b22c <uxr_read_framed_msg+0x4fc>
 801b1ec:	f080 0020 	eor.w	r0, r0, #32
 801b1f0:	e6c7      	b.n	801af82 <uxr_read_framed_msg+0x252>
 801b1f2:	2701      	movs	r7, #1
 801b1f4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801b1f6:	f8cd b000 	str.w	fp, [sp]
 801b1fa:	9701      	str	r7, [sp, #4]
 801b1fc:	4632      	mov	r2, r6
 801b1fe:	4651      	mov	r1, sl
 801b200:	4620      	mov	r0, r4
 801b202:	f7ff fd11 	bl	801ac28 <uxr_framing_read_transport>
 801b206:	2800      	cmp	r0, #0
 801b208:	f47f ada7 	bne.w	801ad5a <uxr_read_framed_msg+0x2a>
 801b20c:	7027      	strb	r7, [r4, #0]
 801b20e:	e5a4      	b.n	801ad5a <uxr_read_framed_msg+0x2a>
 801b210:	f8cd b000 	str.w	fp, [sp]
 801b214:	2302      	movs	r3, #2
 801b216:	9301      	str	r3, [sp, #4]
 801b218:	4632      	mov	r2, r6
 801b21a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801b21c:	4651      	mov	r1, sl
 801b21e:	4620      	mov	r0, r4
 801b220:	f7ff fd02 	bl	801ac28 <uxr_framing_read_transport>
 801b224:	2800      	cmp	r0, #0
 801b226:	f47f ad98 	bne.w	801ad5a <uxr_read_framed_msg+0x2a>
 801b22a:	e70e      	b.n	801b04a <uxr_read_framed_msg+0x31a>
 801b22c:	f8cd b000 	str.w	fp, [sp]
 801b230:	2303      	movs	r3, #3
 801b232:	e7f0      	b.n	801b216 <uxr_read_framed_msg+0x4e6>

0801b234 <rcl_get_automatic_discovery_range>:
 801b234:	b530      	push	{r4, r5, lr}
 801b236:	b083      	sub	sp, #12
 801b238:	2300      	movs	r3, #0
 801b23a:	9301      	str	r3, [sp, #4]
 801b23c:	b1c0      	cbz	r0, 801b270 <rcl_get_automatic_discovery_range+0x3c>
 801b23e:	4604      	mov	r4, r0
 801b240:	a901      	add	r1, sp, #4
 801b242:	4818      	ldr	r0, [pc, #96]	@ (801b2a4 <rcl_get_automatic_discovery_range+0x70>)
 801b244:	f7fb ff86 	bl	8017154 <rcutils_get_env>
 801b248:	b110      	cbz	r0, 801b250 <rcl_get_automatic_discovery_range+0x1c>
 801b24a:	2001      	movs	r0, #1
 801b24c:	b003      	add	sp, #12
 801b24e:	bd30      	pop	{r4, r5, pc}
 801b250:	9d01      	ldr	r5, [sp, #4]
 801b252:	782b      	ldrb	r3, [r5, #0]
 801b254:	b923      	cbnz	r3, 801b260 <rcl_get_automatic_discovery_range+0x2c>
 801b256:	2303      	movs	r3, #3
 801b258:	7023      	strb	r3, [r4, #0]
 801b25a:	2000      	movs	r0, #0
 801b25c:	b003      	add	sp, #12
 801b25e:	bd30      	pop	{r4, r5, pc}
 801b260:	4911      	ldr	r1, [pc, #68]	@ (801b2a8 <rcl_get_automatic_discovery_range+0x74>)
 801b262:	4628      	mov	r0, r5
 801b264:	f7e4 ffbc 	bl	80001e0 <strcmp>
 801b268:	b928      	cbnz	r0, 801b276 <rcl_get_automatic_discovery_range+0x42>
 801b26a:	2301      	movs	r3, #1
 801b26c:	7023      	strb	r3, [r4, #0]
 801b26e:	e7f4      	b.n	801b25a <rcl_get_automatic_discovery_range+0x26>
 801b270:	200b      	movs	r0, #11
 801b272:	b003      	add	sp, #12
 801b274:	bd30      	pop	{r4, r5, pc}
 801b276:	490d      	ldr	r1, [pc, #52]	@ (801b2ac <rcl_get_automatic_discovery_range+0x78>)
 801b278:	4628      	mov	r0, r5
 801b27a:	f7e4 ffb1 	bl	80001e0 <strcmp>
 801b27e:	b168      	cbz	r0, 801b29c <rcl_get_automatic_discovery_range+0x68>
 801b280:	490b      	ldr	r1, [pc, #44]	@ (801b2b0 <rcl_get_automatic_discovery_range+0x7c>)
 801b282:	4628      	mov	r0, r5
 801b284:	f7e4 ffac 	bl	80001e0 <strcmp>
 801b288:	2800      	cmp	r0, #0
 801b28a:	d0e4      	beq.n	801b256 <rcl_get_automatic_discovery_range+0x22>
 801b28c:	4909      	ldr	r1, [pc, #36]	@ (801b2b4 <rcl_get_automatic_discovery_range+0x80>)
 801b28e:	4628      	mov	r0, r5
 801b290:	f7e4 ffa6 	bl	80001e0 <strcmp>
 801b294:	b910      	cbnz	r0, 801b29c <rcl_get_automatic_discovery_range+0x68>
 801b296:	2304      	movs	r3, #4
 801b298:	7023      	strb	r3, [r4, #0]
 801b29a:	e7de      	b.n	801b25a <rcl_get_automatic_discovery_range+0x26>
 801b29c:	2302      	movs	r3, #2
 801b29e:	7023      	strb	r3, [r4, #0]
 801b2a0:	e7db      	b.n	801b25a <rcl_get_automatic_discovery_range+0x26>
 801b2a2:	bf00      	nop
 801b2a4:	0801fdc8 	.word	0x0801fdc8
 801b2a8:	0801fde8 	.word	0x0801fde8
 801b2ac:	0801fdec 	.word	0x0801fdec
 801b2b0:	0801fdf8 	.word	0x0801fdf8
 801b2b4:	0801fe00 	.word	0x0801fe00

0801b2b8 <rcl_automatic_discovery_range_to_string>:
 801b2b8:	2804      	cmp	r0, #4
 801b2ba:	bf9a      	itte	ls
 801b2bc:	4b02      	ldrls	r3, [pc, #8]	@ (801b2c8 <rcl_automatic_discovery_range_to_string+0x10>)
 801b2be:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
 801b2c2:	2000      	movhi	r0, #0
 801b2c4:	4770      	bx	lr
 801b2c6:	bf00      	nop
 801b2c8:	08020b80 	.word	0x08020b80

0801b2cc <rcl_get_discovery_static_peers>:
 801b2cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b2d0:	b08c      	sub	sp, #48	@ 0x30
 801b2d2:	2300      	movs	r3, #0
 801b2d4:	9304      	str	r3, [sp, #16]
 801b2d6:	2800      	cmp	r0, #0
 801b2d8:	d04e      	beq.n	801b378 <rcl_get_discovery_static_peers+0xac>
 801b2da:	460d      	mov	r5, r1
 801b2dc:	2900      	cmp	r1, #0
 801b2de:	d04b      	beq.n	801b378 <rcl_get_discovery_static_peers+0xac>
 801b2e0:	4604      	mov	r4, r0
 801b2e2:	a904      	add	r1, sp, #16
 801b2e4:	482d      	ldr	r0, [pc, #180]	@ (801b39c <rcl_get_discovery_static_peers+0xd0>)
 801b2e6:	f7fb ff35 	bl	8017154 <rcutils_get_env>
 801b2ea:	b118      	cbz	r0, 801b2f4 <rcl_get_discovery_static_peers+0x28>
 801b2ec:	2001      	movs	r0, #1
 801b2ee:	b00c      	add	sp, #48	@ 0x30
 801b2f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b2f4:	9b04      	ldr	r3, [sp, #16]
 801b2f6:	2b00      	cmp	r3, #0
 801b2f8:	d0f8      	beq.n	801b2ec <rcl_get_discovery_static_peers+0x20>
 801b2fa:	af05      	add	r7, sp, #20
 801b2fc:	4638      	mov	r0, r7
 801b2fe:	f000 fc7f 	bl	801bc00 <rcutils_get_zero_initialized_string_array>
 801b302:	f105 0308 	add.w	r3, r5, #8
 801b306:	9703      	str	r7, [sp, #12]
 801b308:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801b30c:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 801b310:	9804      	ldr	r0, [sp, #16]
 801b312:	e895 000c 	ldmia.w	r5, {r2, r3}
 801b316:	213b      	movs	r1, #59	@ 0x3b
 801b318:	f000 fbc2 	bl	801baa0 <rcutils_split>
 801b31c:	2800      	cmp	r0, #0
 801b31e:	d1e5      	bne.n	801b2ec <rcl_get_discovery_static_peers+0x20>
 801b320:	9905      	ldr	r1, [sp, #20]
 801b322:	462a      	mov	r2, r5
 801b324:	4620      	mov	r0, r4
 801b326:	f000 fcc3 	bl	801bcb0 <rmw_discovery_options_init>
 801b32a:	4606      	mov	r6, r0
 801b32c:	bb90      	cbnz	r0, 801b394 <rcl_get_discovery_static_peers+0xc8>
 801b32e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 801b332:	f1b9 0f00 	cmp.w	r9, #0
 801b336:	d026      	beq.n	801b386 <rcl_get_discovery_static_peers+0xba>
 801b338:	f8dd a018 	ldr.w	sl, [sp, #24]
 801b33c:	4680      	mov	r8, r0
 801b33e:	f85a 5026 	ldr.w	r5, [sl, r6, lsl #2]
 801b342:	4628      	mov	r0, r5
 801b344:	f7e4 ffac 	bl	80002a0 <strlen>
 801b348:	28ff      	cmp	r0, #255	@ 0xff
 801b34a:	4629      	mov	r1, r5
 801b34c:	ea4f 2506 	mov.w	r5, r6, lsl #8
 801b350:	d816      	bhi.n	801b380 <rcl_get_discovery_static_peers+0xb4>
 801b352:	6860      	ldr	r0, [r4, #4]
 801b354:	f44f 7280 	mov.w	r2, #256	@ 0x100
 801b358:	eb00 2006 	add.w	r0, r0, r6, lsl #8
 801b35c:	f001 fc8b 	bl	801cc76 <strncpy>
 801b360:	6863      	ldr	r3, [r4, #4]
 801b362:	f8dd 9014 	ldr.w	r9, [sp, #20]
 801b366:	3601      	adds	r6, #1
 801b368:	442b      	add	r3, r5
 801b36a:	454e      	cmp	r6, r9
 801b36c:	f883 80ff 	strb.w	r8, [r3, #255]	@ 0xff
 801b370:	d209      	bcs.n	801b386 <rcl_get_discovery_static_peers+0xba>
 801b372:	f8dd a018 	ldr.w	sl, [sp, #24]
 801b376:	e7e2      	b.n	801b33e <rcl_get_discovery_static_peers+0x72>
 801b378:	200b      	movs	r0, #11
 801b37a:	b00c      	add	sp, #48	@ 0x30
 801b37c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b380:	3601      	adds	r6, #1
 801b382:	454e      	cmp	r6, r9
 801b384:	d3db      	bcc.n	801b33e <rcl_get_discovery_static_peers+0x72>
 801b386:	4638      	mov	r0, r7
 801b388:	f000 fc6c 	bl	801bc64 <rcutils_string_array_fini>
 801b38c:	3800      	subs	r0, #0
 801b38e:	bf18      	it	ne
 801b390:	2001      	movne	r0, #1
 801b392:	e7ac      	b.n	801b2ee <rcl_get_discovery_static_peers+0x22>
 801b394:	f7f8 ff66 	bl	8014264 <rcl_convert_rmw_ret_to_rcl_ret>
 801b398:	e7a9      	b.n	801b2ee <rcl_get_discovery_static_peers+0x22>
 801b39a:	bf00      	nop
 801b39c:	0801fe10 	.word	0x0801fe10

0801b3a0 <rcl_get_default_domain_id>:
 801b3a0:	b530      	push	{r4, r5, lr}
 801b3a2:	b083      	sub	sp, #12
 801b3a4:	2300      	movs	r3, #0
 801b3a6:	9300      	str	r3, [sp, #0]
 801b3a8:	b1f0      	cbz	r0, 801b3e8 <rcl_get_default_domain_id+0x48>
 801b3aa:	4604      	mov	r4, r0
 801b3ac:	4669      	mov	r1, sp
 801b3ae:	4812      	ldr	r0, [pc, #72]	@ (801b3f8 <rcl_get_default_domain_id+0x58>)
 801b3b0:	f7fb fed0 	bl	8017154 <rcutils_get_env>
 801b3b4:	4602      	mov	r2, r0
 801b3b6:	b108      	cbz	r0, 801b3bc <rcl_get_default_domain_id+0x1c>
 801b3b8:	2001      	movs	r0, #1
 801b3ba:	e004      	b.n	801b3c6 <rcl_get_default_domain_id+0x26>
 801b3bc:	9800      	ldr	r0, [sp, #0]
 801b3be:	b108      	cbz	r0, 801b3c4 <rcl_get_default_domain_id+0x24>
 801b3c0:	7803      	ldrb	r3, [r0, #0]
 801b3c2:	b913      	cbnz	r3, 801b3ca <rcl_get_default_domain_id+0x2a>
 801b3c4:	2000      	movs	r0, #0
 801b3c6:	b003      	add	sp, #12
 801b3c8:	bd30      	pop	{r4, r5, pc}
 801b3ca:	a901      	add	r1, sp, #4
 801b3cc:	9201      	str	r2, [sp, #4]
 801b3ce:	f001 f921 	bl	801c614 <strtoul>
 801b3d2:	4605      	mov	r5, r0
 801b3d4:	b158      	cbz	r0, 801b3ee <rcl_get_default_domain_id+0x4e>
 801b3d6:	1c43      	adds	r3, r0, #1
 801b3d8:	d104      	bne.n	801b3e4 <rcl_get_default_domain_id+0x44>
 801b3da:	f001 fd29 	bl	801ce30 <__errno>
 801b3de:	6803      	ldr	r3, [r0, #0]
 801b3e0:	2b22      	cmp	r3, #34	@ 0x22
 801b3e2:	d0e9      	beq.n	801b3b8 <rcl_get_default_domain_id+0x18>
 801b3e4:	6025      	str	r5, [r4, #0]
 801b3e6:	e7ed      	b.n	801b3c4 <rcl_get_default_domain_id+0x24>
 801b3e8:	200b      	movs	r0, #11
 801b3ea:	b003      	add	sp, #12
 801b3ec:	bd30      	pop	{r4, r5, pc}
 801b3ee:	9b01      	ldr	r3, [sp, #4]
 801b3f0:	781b      	ldrb	r3, [r3, #0]
 801b3f2:	2b00      	cmp	r3, #0
 801b3f4:	d0f6      	beq.n	801b3e4 <rcl_get_default_domain_id+0x44>
 801b3f6:	e7df      	b.n	801b3b8 <rcl_get_default_domain_id+0x18>
 801b3f8:	0801fef0 	.word	0x0801fef0

0801b3fc <rcl_expand_topic_name>:
 801b3fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b400:	b08b      	sub	sp, #44	@ 0x2c
 801b402:	9306      	str	r3, [sp, #24]
 801b404:	2800      	cmp	r0, #0
 801b406:	f000 80ad 	beq.w	801b564 <rcl_expand_topic_name+0x168>
 801b40a:	460e      	mov	r6, r1
 801b40c:	2900      	cmp	r1, #0
 801b40e:	f000 80a9 	beq.w	801b564 <rcl_expand_topic_name+0x168>
 801b412:	4617      	mov	r7, r2
 801b414:	2a00      	cmp	r2, #0
 801b416:	f000 80a5 	beq.w	801b564 <rcl_expand_topic_name+0x168>
 801b41a:	2b00      	cmp	r3, #0
 801b41c:	f000 80a2 	beq.w	801b564 <rcl_expand_topic_name+0x168>
 801b420:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801b422:	2b00      	cmp	r3, #0
 801b424:	f000 809e 	beq.w	801b564 <rcl_expand_topic_name+0x168>
 801b428:	2200      	movs	r2, #0
 801b42a:	a909      	add	r1, sp, #36	@ 0x24
 801b42c:	4680      	mov	r8, r0
 801b42e:	f000 fa45 	bl	801b8bc <rcl_validate_topic_name>
 801b432:	4605      	mov	r5, r0
 801b434:	2800      	cmp	r0, #0
 801b436:	f040 8096 	bne.w	801b566 <rcl_expand_topic_name+0x16a>
 801b43a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801b43c:	2b00      	cmp	r3, #0
 801b43e:	f040 809a 	bne.w	801b576 <rcl_expand_topic_name+0x17a>
 801b442:	4602      	mov	r2, r0
 801b444:	a909      	add	r1, sp, #36	@ 0x24
 801b446:	4630      	mov	r0, r6
 801b448:	f7fc fadc 	bl	8017a04 <rmw_validate_node_name>
 801b44c:	2800      	cmp	r0, #0
 801b44e:	f040 808e 	bne.w	801b56e <rcl_expand_topic_name+0x172>
 801b452:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801b454:	2a00      	cmp	r2, #0
 801b456:	f040 8093 	bne.w	801b580 <rcl_expand_topic_name+0x184>
 801b45a:	a909      	add	r1, sp, #36	@ 0x24
 801b45c:	4638      	mov	r0, r7
 801b45e:	f7fc fab3 	bl	80179c8 <rmw_validate_namespace>
 801b462:	2800      	cmp	r0, #0
 801b464:	f040 8083 	bne.w	801b56e <rcl_expand_topic_name+0x172>
 801b468:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 801b46a:	2d00      	cmp	r5, #0
 801b46c:	f040 80f5 	bne.w	801b65a <rcl_expand_topic_name+0x25e>
 801b470:	217b      	movs	r1, #123	@ 0x7b
 801b472:	4640      	mov	r0, r8
 801b474:	f001 fbe0 	bl	801cc38 <strchr>
 801b478:	f898 3000 	ldrb.w	r3, [r8]
 801b47c:	2b2f      	cmp	r3, #47	@ 0x2f
 801b47e:	4604      	mov	r4, r0
 801b480:	f000 809f 	beq.w	801b5c2 <rcl_expand_topic_name+0x1c6>
 801b484:	2b7e      	cmp	r3, #126	@ 0x7e
 801b486:	f040 80ea 	bne.w	801b65e <rcl_expand_topic_name+0x262>
 801b48a:	4638      	mov	r0, r7
 801b48c:	f7e4 ff08 	bl	80002a0 <strlen>
 801b490:	4a86      	ldr	r2, [pc, #536]	@ (801b6ac <rcl_expand_topic_name+0x2b0>)
 801b492:	4b87      	ldr	r3, [pc, #540]	@ (801b6b0 <rcl_expand_topic_name+0x2b4>)
 801b494:	2801      	cmp	r0, #1
 801b496:	bf08      	it	eq
 801b498:	4613      	moveq	r3, r2
 801b49a:	9302      	str	r3, [sp, #8]
 801b49c:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 801b49e:	9300      	str	r3, [sp, #0]
 801b4a0:	e9cd 7603 	strd	r7, r6, [sp, #12]
 801b4a4:	f108 0301 	add.w	r3, r8, #1
 801b4a8:	9305      	str	r3, [sp, #20]
 801b4aa:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801b4ae:	9301      	str	r3, [sp, #4]
 801b4b0:	ab14      	add	r3, sp, #80	@ 0x50
 801b4b2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801b4b4:	f7fb fe66 	bl	8017184 <rcutils_format_string_limit>
 801b4b8:	4682      	mov	sl, r0
 801b4ba:	2800      	cmp	r0, #0
 801b4bc:	f000 80e1 	beq.w	801b682 <rcl_expand_topic_name+0x286>
 801b4c0:	2c00      	cmp	r4, #0
 801b4c2:	f000 8085 	beq.w	801b5d0 <rcl_expand_topic_name+0x1d4>
 801b4c6:	217b      	movs	r1, #123	@ 0x7b
 801b4c8:	f001 fbb6 	bl	801cc38 <strchr>
 801b4cc:	46d1      	mov	r9, sl
 801b4ce:	4604      	mov	r4, r0
 801b4d0:	9507      	str	r5, [sp, #28]
 801b4d2:	464d      	mov	r5, r9
 801b4d4:	2c00      	cmp	r4, #0
 801b4d6:	f000 80a1 	beq.w	801b61c <rcl_expand_topic_name+0x220>
 801b4da:	217d      	movs	r1, #125	@ 0x7d
 801b4dc:	4628      	mov	r0, r5
 801b4de:	f001 fbab 	bl	801cc38 <strchr>
 801b4e2:	eba0 0904 	sub.w	r9, r0, r4
 801b4e6:	f109 0b01 	add.w	fp, r9, #1
 801b4ea:	4872      	ldr	r0, [pc, #456]	@ (801b6b4 <rcl_expand_topic_name+0x2b8>)
 801b4ec:	465a      	mov	r2, fp
 801b4ee:	4621      	mov	r1, r4
 801b4f0:	f001 fbaf 	bl	801cc52 <strncmp>
 801b4f4:	2800      	cmp	r0, #0
 801b4f6:	d069      	beq.n	801b5cc <rcl_expand_topic_name+0x1d0>
 801b4f8:	486f      	ldr	r0, [pc, #444]	@ (801b6b8 <rcl_expand_topic_name+0x2bc>)
 801b4fa:	465a      	mov	r2, fp
 801b4fc:	4621      	mov	r1, r4
 801b4fe:	f001 fba8 	bl	801cc52 <strncmp>
 801b502:	b130      	cbz	r0, 801b512 <rcl_expand_topic_name+0x116>
 801b504:	486d      	ldr	r0, [pc, #436]	@ (801b6bc <rcl_expand_topic_name+0x2c0>)
 801b506:	465a      	mov	r2, fp
 801b508:	4621      	mov	r1, r4
 801b50a:	f001 fba2 	bl	801cc52 <strncmp>
 801b50e:	2800      	cmp	r0, #0
 801b510:	d138      	bne.n	801b584 <rcl_expand_topic_name+0x188>
 801b512:	46b9      	mov	r9, r7
 801b514:	ab16      	add	r3, sp, #88	@ 0x58
 801b516:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801b51a:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 801b51e:	ab14      	add	r3, sp, #80	@ 0x50
 801b520:	4620      	mov	r0, r4
 801b522:	cb0c      	ldmia	r3, {r2, r3}
 801b524:	4659      	mov	r1, fp
 801b526:	f7fb ff81 	bl	801742c <rcutils_strndup>
 801b52a:	4604      	mov	r4, r0
 801b52c:	2800      	cmp	r0, #0
 801b52e:	f000 8099 	beq.w	801b664 <rcl_expand_topic_name+0x268>
 801b532:	464a      	mov	r2, r9
 801b534:	4628      	mov	r0, r5
 801b536:	ab14      	add	r3, sp, #80	@ 0x50
 801b538:	4621      	mov	r1, r4
 801b53a:	f7fb fe5d 	bl	80171f8 <rcutils_repl_str>
 801b53e:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801b540:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801b542:	4605      	mov	r5, r0
 801b544:	4620      	mov	r0, r4
 801b546:	4798      	blx	r3
 801b548:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801b54a:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801b54c:	4650      	mov	r0, sl
 801b54e:	4798      	blx	r3
 801b550:	2d00      	cmp	r5, #0
 801b552:	f000 8091 	beq.w	801b678 <rcl_expand_topic_name+0x27c>
 801b556:	217b      	movs	r1, #123	@ 0x7b
 801b558:	4628      	mov	r0, r5
 801b55a:	f001 fb6d 	bl	801cc38 <strchr>
 801b55e:	46aa      	mov	sl, r5
 801b560:	4604      	mov	r4, r0
 801b562:	e7b7      	b.n	801b4d4 <rcl_expand_topic_name+0xd8>
 801b564:	250b      	movs	r5, #11
 801b566:	4628      	mov	r0, r5
 801b568:	b00b      	add	sp, #44	@ 0x2c
 801b56a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b56e:	f7f8 fe79 	bl	8014264 <rcl_convert_rmw_ret_to_rcl_ret>
 801b572:	4605      	mov	r5, r0
 801b574:	e7f7      	b.n	801b566 <rcl_expand_topic_name+0x16a>
 801b576:	2567      	movs	r5, #103	@ 0x67
 801b578:	4628      	mov	r0, r5
 801b57a:	b00b      	add	sp, #44	@ 0x2c
 801b57c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b580:	25c9      	movs	r5, #201	@ 0xc9
 801b582:	e7f0      	b.n	801b566 <rcl_expand_topic_name+0x16a>
 801b584:	f109 32ff 	add.w	r2, r9, #4294967295	@ 0xffffffff
 801b588:	9806      	ldr	r0, [sp, #24]
 801b58a:	1c61      	adds	r1, r4, #1
 801b58c:	f7fc f86a 	bl	8017664 <rcutils_string_map_getn>
 801b590:	4681      	mov	r9, r0
 801b592:	2800      	cmp	r0, #0
 801b594:	d1be      	bne.n	801b514 <rcl_expand_topic_name+0x118>
 801b596:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801b598:	ab16      	add	r3, sp, #88	@ 0x58
 801b59a:	6010      	str	r0, [r2, #0]
 801b59c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801b5a0:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 801b5a4:	ab14      	add	r3, sp, #80	@ 0x50
 801b5a6:	cb0c      	ldmia	r3, {r2, r3}
 801b5a8:	4659      	mov	r1, fp
 801b5aa:	4620      	mov	r0, r4
 801b5ac:	f7fb ff3e 	bl	801742c <rcutils_strndup>
 801b5b0:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801b5b2:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801b5b4:	4798      	blx	r3
 801b5b6:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801b5b8:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801b5ba:	4650      	mov	r0, sl
 801b5bc:	4798      	blx	r3
 801b5be:	2569      	movs	r5, #105	@ 0x69
 801b5c0:	e7d1      	b.n	801b566 <rcl_expand_topic_name+0x16a>
 801b5c2:	2800      	cmp	r0, #0
 801b5c4:	d061      	beq.n	801b68a <rcl_expand_topic_name+0x28e>
 801b5c6:	46c1      	mov	r9, r8
 801b5c8:	46aa      	mov	sl, r5
 801b5ca:	e781      	b.n	801b4d0 <rcl_expand_topic_name+0xd4>
 801b5cc:	46b1      	mov	r9, r6
 801b5ce:	e7a1      	b.n	801b514 <rcl_expand_topic_name+0x118>
 801b5d0:	f89a 3000 	ldrb.w	r3, [sl]
 801b5d4:	2b2f      	cmp	r3, #47	@ 0x2f
 801b5d6:	d01d      	beq.n	801b614 <rcl_expand_topic_name+0x218>
 801b5d8:	4638      	mov	r0, r7
 801b5da:	f7e4 fe61 	bl	80002a0 <strlen>
 801b5de:	4a38      	ldr	r2, [pc, #224]	@ (801b6c0 <rcl_expand_topic_name+0x2c4>)
 801b5e0:	4b38      	ldr	r3, [pc, #224]	@ (801b6c4 <rcl_expand_topic_name+0x2c8>)
 801b5e2:	f8cd a010 	str.w	sl, [sp, #16]
 801b5e6:	2801      	cmp	r0, #1
 801b5e8:	bf18      	it	ne
 801b5ea:	4613      	movne	r3, r2
 801b5ec:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 801b5f0:	e9cd 1301 	strd	r1, r3, [sp, #4]
 801b5f4:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 801b5f6:	9703      	str	r7, [sp, #12]
 801b5f8:	9200      	str	r2, [sp, #0]
 801b5fa:	ab14      	add	r3, sp, #80	@ 0x50
 801b5fc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801b5fe:	f7fb fdc1 	bl	8017184 <rcutils_format_string_limit>
 801b602:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801b604:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801b606:	4604      	mov	r4, r0
 801b608:	4650      	mov	r0, sl
 801b60a:	4798      	blx	r3
 801b60c:	46a2      	mov	sl, r4
 801b60e:	4653      	mov	r3, sl
 801b610:	2b00      	cmp	r3, #0
 801b612:	d036      	beq.n	801b682 <rcl_expand_topic_name+0x286>
 801b614:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801b616:	f8c3 a000 	str.w	sl, [r3]
 801b61a:	e7a4      	b.n	801b566 <rcl_expand_topic_name+0x16a>
 801b61c:	4653      	mov	r3, sl
 801b61e:	9d07      	ldr	r5, [sp, #28]
 801b620:	2b00      	cmp	r3, #0
 801b622:	d1d5      	bne.n	801b5d0 <rcl_expand_topic_name+0x1d4>
 801b624:	f898 3000 	ldrb.w	r3, [r8]
 801b628:	2b2f      	cmp	r3, #47	@ 0x2f
 801b62a:	d0f3      	beq.n	801b614 <rcl_expand_topic_name+0x218>
 801b62c:	4638      	mov	r0, r7
 801b62e:	f7e4 fe37 	bl	80002a0 <strlen>
 801b632:	4a23      	ldr	r2, [pc, #140]	@ (801b6c0 <rcl_expand_topic_name+0x2c4>)
 801b634:	4b23      	ldr	r3, [pc, #140]	@ (801b6c4 <rcl_expand_topic_name+0x2c8>)
 801b636:	f8cd 8010 	str.w	r8, [sp, #16]
 801b63a:	2801      	cmp	r0, #1
 801b63c:	bf18      	it	ne
 801b63e:	4613      	movne	r3, r2
 801b640:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 801b644:	e9cd 1301 	strd	r1, r3, [sp, #4]
 801b648:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 801b64a:	9703      	str	r7, [sp, #12]
 801b64c:	9200      	str	r2, [sp, #0]
 801b64e:	ab14      	add	r3, sp, #80	@ 0x50
 801b650:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801b652:	f7fb fd97 	bl	8017184 <rcutils_format_string_limit>
 801b656:	4682      	mov	sl, r0
 801b658:	e7d9      	b.n	801b60e <rcl_expand_topic_name+0x212>
 801b65a:	25ca      	movs	r5, #202	@ 0xca
 801b65c:	e783      	b.n	801b566 <rcl_expand_topic_name+0x16a>
 801b65e:	2800      	cmp	r0, #0
 801b660:	d1b1      	bne.n	801b5c6 <rcl_expand_topic_name+0x1ca>
 801b662:	e7e3      	b.n	801b62c <rcl_expand_topic_name+0x230>
 801b664:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801b666:	6018      	str	r0, [r3, #0]
 801b668:	f7f3 ff86 	bl	800f578 <rcutils_reset_error>
 801b66c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801b66e:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801b670:	4650      	mov	r0, sl
 801b672:	4798      	blx	r3
 801b674:	250a      	movs	r5, #10
 801b676:	e776      	b.n	801b566 <rcl_expand_topic_name+0x16a>
 801b678:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801b67a:	601d      	str	r5, [r3, #0]
 801b67c:	f7f3 ff7c 	bl	800f578 <rcutils_reset_error>
 801b680:	e7f8      	b.n	801b674 <rcl_expand_topic_name+0x278>
 801b682:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801b684:	2300      	movs	r3, #0
 801b686:	6013      	str	r3, [r2, #0]
 801b688:	e7f4      	b.n	801b674 <rcl_expand_topic_name+0x278>
 801b68a:	ab17      	add	r3, sp, #92	@ 0x5c
 801b68c:	e893 0003 	ldmia.w	r3, {r0, r1}
 801b690:	e88d 0003 	stmia.w	sp, {r0, r1}
 801b694:	ab14      	add	r3, sp, #80	@ 0x50
 801b696:	cb0e      	ldmia	r3, {r1, r2, r3}
 801b698:	4640      	mov	r0, r8
 801b69a:	f7fb fe91 	bl	80173c0 <rcutils_strdup>
 801b69e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801b6a0:	6018      	str	r0, [r3, #0]
 801b6a2:	2800      	cmp	r0, #0
 801b6a4:	f47f af5f 	bne.w	801b566 <rcl_expand_topic_name+0x16a>
 801b6a8:	e7e8      	b.n	801b67c <rcl_expand_topic_name+0x280>
 801b6aa:	bf00      	nop
 801b6ac:	0801f724 	.word	0x0801f724
 801b6b0:	0801ff00 	.word	0x0801ff00
 801b6b4:	0801ff08 	.word	0x0801ff08
 801b6b8:	0801ff10 	.word	0x0801ff10
 801b6bc:	0801ff18 	.word	0x0801ff18
 801b6c0:	0801f928 	.word	0x0801f928
 801b6c4:	0801f734 	.word	0x0801f734

0801b6c8 <rcl_get_default_topic_name_substitutions>:
 801b6c8:	2800      	cmp	r0, #0
 801b6ca:	bf0c      	ite	eq
 801b6cc:	200b      	moveq	r0, #11
 801b6ce:	2000      	movne	r0, #0
 801b6d0:	4770      	bx	lr
 801b6d2:	bf00      	nop

0801b6d4 <rcl_get_zero_initialized_guard_condition>:
 801b6d4:	4a03      	ldr	r2, [pc, #12]	@ (801b6e4 <rcl_get_zero_initialized_guard_condition+0x10>)
 801b6d6:	4603      	mov	r3, r0
 801b6d8:	e892 0003 	ldmia.w	r2, {r0, r1}
 801b6dc:	e883 0003 	stmia.w	r3, {r0, r1}
 801b6e0:	4618      	mov	r0, r3
 801b6e2:	4770      	bx	lr
 801b6e4:	08020b94 	.word	0x08020b94

0801b6e8 <rcl_guard_condition_init>:
 801b6e8:	b082      	sub	sp, #8
 801b6ea:	b5f0      	push	{r4, r5, r6, r7, lr}
 801b6ec:	b087      	sub	sp, #28
 801b6ee:	ac0c      	add	r4, sp, #48	@ 0x30
 801b6f0:	e884 000c 	stmia.w	r4, {r2, r3}
 801b6f4:	46a6      	mov	lr, r4
 801b6f6:	460d      	mov	r5, r1
 801b6f8:	4604      	mov	r4, r0
 801b6fa:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801b6fe:	f10d 0c04 	add.w	ip, sp, #4
 801b702:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801b706:	f8de 3000 	ldr.w	r3, [lr]
 801b70a:	f8cc 3000 	str.w	r3, [ip]
 801b70e:	a801      	add	r0, sp, #4
 801b710:	f7f3 ff06 	bl	800f520 <rcutils_allocator_is_valid>
 801b714:	b338      	cbz	r0, 801b766 <rcl_guard_condition_init+0x7e>
 801b716:	b334      	cbz	r4, 801b766 <rcl_guard_condition_init+0x7e>
 801b718:	6866      	ldr	r6, [r4, #4]
 801b71a:	b9ee      	cbnz	r6, 801b758 <rcl_guard_condition_init+0x70>
 801b71c:	b31d      	cbz	r5, 801b766 <rcl_guard_condition_init+0x7e>
 801b71e:	4628      	mov	r0, r5
 801b720:	f7f8 fdba 	bl	8014298 <rcl_context_is_valid>
 801b724:	b308      	cbz	r0, 801b76a <rcl_guard_condition_init+0x82>
 801b726:	9b01      	ldr	r3, [sp, #4]
 801b728:	9905      	ldr	r1, [sp, #20]
 801b72a:	201c      	movs	r0, #28
 801b72c:	4798      	blx	r3
 801b72e:	4607      	mov	r7, r0
 801b730:	6060      	str	r0, [r4, #4]
 801b732:	b310      	cbz	r0, 801b77a <rcl_guard_condition_init+0x92>
 801b734:	6828      	ldr	r0, [r5, #0]
 801b736:	3028      	adds	r0, #40	@ 0x28
 801b738:	f000 fc06 	bl	801bf48 <rmw_create_guard_condition>
 801b73c:	6038      	str	r0, [r7, #0]
 801b73e:	6860      	ldr	r0, [r4, #4]
 801b740:	6807      	ldr	r7, [r0, #0]
 801b742:	b1a7      	cbz	r7, 801b76e <rcl_guard_condition_init+0x86>
 801b744:	2301      	movs	r3, #1
 801b746:	ac01      	add	r4, sp, #4
 801b748:	7103      	strb	r3, [r0, #4]
 801b74a:	f100 0708 	add.w	r7, r0, #8
 801b74e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801b750:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 801b752:	6823      	ldr	r3, [r4, #0]
 801b754:	603b      	str	r3, [r7, #0]
 801b756:	e000      	b.n	801b75a <rcl_guard_condition_init+0x72>
 801b758:	2664      	movs	r6, #100	@ 0x64
 801b75a:	4630      	mov	r0, r6
 801b75c:	b007      	add	sp, #28
 801b75e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 801b762:	b002      	add	sp, #8
 801b764:	4770      	bx	lr
 801b766:	260b      	movs	r6, #11
 801b768:	e7f7      	b.n	801b75a <rcl_guard_condition_init+0x72>
 801b76a:	2665      	movs	r6, #101	@ 0x65
 801b76c:	e7f5      	b.n	801b75a <rcl_guard_condition_init+0x72>
 801b76e:	9b02      	ldr	r3, [sp, #8]
 801b770:	9905      	ldr	r1, [sp, #20]
 801b772:	4798      	blx	r3
 801b774:	2601      	movs	r6, #1
 801b776:	6067      	str	r7, [r4, #4]
 801b778:	e7ef      	b.n	801b75a <rcl_guard_condition_init+0x72>
 801b77a:	260a      	movs	r6, #10
 801b77c:	e7ed      	b.n	801b75a <rcl_guard_condition_init+0x72>
 801b77e:	bf00      	nop

0801b780 <rcl_guard_condition_init_from_rmw>:
 801b780:	b082      	sub	sp, #8
 801b782:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b786:	b086      	sub	sp, #24
 801b788:	f10d 0c30 	add.w	ip, sp, #48	@ 0x30
 801b78c:	4604      	mov	r4, r0
 801b78e:	f84c 3f04 	str.w	r3, [ip, #4]!
 801b792:	460e      	mov	r6, r1
 801b794:	4617      	mov	r7, r2
 801b796:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801b79a:	f10d 0e04 	add.w	lr, sp, #4
 801b79e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801b7a2:	f8dc 3000 	ldr.w	r3, [ip]
 801b7a6:	f8ce 3000 	str.w	r3, [lr]
 801b7aa:	a801      	add	r0, sp, #4
 801b7ac:	f7f3 feb8 	bl	800f520 <rcutils_allocator_is_valid>
 801b7b0:	b350      	cbz	r0, 801b808 <rcl_guard_condition_init_from_rmw+0x88>
 801b7b2:	b34c      	cbz	r4, 801b808 <rcl_guard_condition_init_from_rmw+0x88>
 801b7b4:	f8d4 8004 	ldr.w	r8, [r4, #4]
 801b7b8:	f1b8 0f00 	cmp.w	r8, #0
 801b7bc:	d11e      	bne.n	801b7fc <rcl_guard_condition_init_from_rmw+0x7c>
 801b7be:	b31f      	cbz	r7, 801b808 <rcl_guard_condition_init_from_rmw+0x88>
 801b7c0:	4638      	mov	r0, r7
 801b7c2:	f7f8 fd69 	bl	8014298 <rcl_context_is_valid>
 801b7c6:	b328      	cbz	r0, 801b814 <rcl_guard_condition_init_from_rmw+0x94>
 801b7c8:	9b01      	ldr	r3, [sp, #4]
 801b7ca:	9905      	ldr	r1, [sp, #20]
 801b7cc:	201c      	movs	r0, #28
 801b7ce:	4798      	blx	r3
 801b7d0:	4605      	mov	r5, r0
 801b7d2:	6060      	str	r0, [r4, #4]
 801b7d4:	b358      	cbz	r0, 801b82e <rcl_guard_condition_init_from_rmw+0xae>
 801b7d6:	b1fe      	cbz	r6, 801b818 <rcl_guard_condition_init_from_rmw+0x98>
 801b7d8:	6006      	str	r6, [r0, #0]
 801b7da:	f880 8004 	strb.w	r8, [r0, #4]
 801b7de:	ac01      	add	r4, sp, #4
 801b7e0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801b7e2:	f105 0c08 	add.w	ip, r5, #8
 801b7e6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801b7ea:	6823      	ldr	r3, [r4, #0]
 801b7ec:	f8cc 3000 	str.w	r3, [ip]
 801b7f0:	2000      	movs	r0, #0
 801b7f2:	b006      	add	sp, #24
 801b7f4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801b7f8:	b002      	add	sp, #8
 801b7fa:	4770      	bx	lr
 801b7fc:	2064      	movs	r0, #100	@ 0x64
 801b7fe:	b006      	add	sp, #24
 801b800:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801b804:	b002      	add	sp, #8
 801b806:	4770      	bx	lr
 801b808:	200b      	movs	r0, #11
 801b80a:	b006      	add	sp, #24
 801b80c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801b810:	b002      	add	sp, #8
 801b812:	4770      	bx	lr
 801b814:	2065      	movs	r0, #101	@ 0x65
 801b816:	e7f2      	b.n	801b7fe <rcl_guard_condition_init_from_rmw+0x7e>
 801b818:	6838      	ldr	r0, [r7, #0]
 801b81a:	3028      	adds	r0, #40	@ 0x28
 801b81c:	f000 fb94 	bl	801bf48 <rmw_create_guard_condition>
 801b820:	6028      	str	r0, [r5, #0]
 801b822:	6865      	ldr	r5, [r4, #4]
 801b824:	682e      	ldr	r6, [r5, #0]
 801b826:	b126      	cbz	r6, 801b832 <rcl_guard_condition_init_from_rmw+0xb2>
 801b828:	2301      	movs	r3, #1
 801b82a:	712b      	strb	r3, [r5, #4]
 801b82c:	e7d7      	b.n	801b7de <rcl_guard_condition_init_from_rmw+0x5e>
 801b82e:	200a      	movs	r0, #10
 801b830:	e7e5      	b.n	801b7fe <rcl_guard_condition_init_from_rmw+0x7e>
 801b832:	4628      	mov	r0, r5
 801b834:	9b02      	ldr	r3, [sp, #8]
 801b836:	9905      	ldr	r1, [sp, #20]
 801b838:	4798      	blx	r3
 801b83a:	2001      	movs	r0, #1
 801b83c:	6066      	str	r6, [r4, #4]
 801b83e:	e7de      	b.n	801b7fe <rcl_guard_condition_init_from_rmw+0x7e>

0801b840 <rcl_guard_condition_fini>:
 801b840:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b842:	b1d8      	cbz	r0, 801b87c <rcl_guard_condition_fini+0x3c>
 801b844:	4604      	mov	r4, r0
 801b846:	6840      	ldr	r0, [r0, #4]
 801b848:	b158      	cbz	r0, 801b862 <rcl_guard_condition_fini+0x22>
 801b84a:	6803      	ldr	r3, [r0, #0]
 801b84c:	68c6      	ldr	r6, [r0, #12]
 801b84e:	6987      	ldr	r7, [r0, #24]
 801b850:	b153      	cbz	r3, 801b868 <rcl_guard_condition_fini+0x28>
 801b852:	7905      	ldrb	r5, [r0, #4]
 801b854:	b955      	cbnz	r5, 801b86c <rcl_guard_condition_fini+0x2c>
 801b856:	4639      	mov	r1, r7
 801b858:	47b0      	blx	r6
 801b85a:	2300      	movs	r3, #0
 801b85c:	6063      	str	r3, [r4, #4]
 801b85e:	4628      	mov	r0, r5
 801b860:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b862:	4605      	mov	r5, r0
 801b864:	4628      	mov	r0, r5
 801b866:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b868:	461d      	mov	r5, r3
 801b86a:	e7f4      	b.n	801b856 <rcl_guard_condition_fini+0x16>
 801b86c:	4618      	mov	r0, r3
 801b86e:	f000 fb7f 	bl	801bf70 <rmw_destroy_guard_condition>
 801b872:	1e05      	subs	r5, r0, #0
 801b874:	bf18      	it	ne
 801b876:	2501      	movne	r5, #1
 801b878:	6860      	ldr	r0, [r4, #4]
 801b87a:	e7ec      	b.n	801b856 <rcl_guard_condition_fini+0x16>
 801b87c:	250b      	movs	r5, #11
 801b87e:	4628      	mov	r0, r5
 801b880:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b882:	bf00      	nop

0801b884 <rcl_guard_condition_get_default_options>:
 801b884:	b510      	push	{r4, lr}
 801b886:	4604      	mov	r4, r0
 801b888:	f7f3 fe1e 	bl	800f4c8 <rcutils_get_default_allocator>
 801b88c:	4620      	mov	r0, r4
 801b88e:	bd10      	pop	{r4, pc}

0801b890 <rcl_trigger_guard_condition>:
 801b890:	b148      	cbz	r0, 801b8a6 <rcl_trigger_guard_condition+0x16>
 801b892:	b508      	push	{r3, lr}
 801b894:	6843      	ldr	r3, [r0, #4]
 801b896:	b143      	cbz	r3, 801b8aa <rcl_trigger_guard_condition+0x1a>
 801b898:	6818      	ldr	r0, [r3, #0]
 801b89a:	f000 fb7d 	bl	801bf98 <rmw_trigger_guard_condition>
 801b89e:	3800      	subs	r0, #0
 801b8a0:	bf18      	it	ne
 801b8a2:	2001      	movne	r0, #1
 801b8a4:	bd08      	pop	{r3, pc}
 801b8a6:	200b      	movs	r0, #11
 801b8a8:	4770      	bx	lr
 801b8aa:	200b      	movs	r0, #11
 801b8ac:	bd08      	pop	{r3, pc}
 801b8ae:	bf00      	nop

0801b8b0 <rcl_guard_condition_get_rmw_handle>:
 801b8b0:	b110      	cbz	r0, 801b8b8 <rcl_guard_condition_get_rmw_handle+0x8>
 801b8b2:	6840      	ldr	r0, [r0, #4]
 801b8b4:	b100      	cbz	r0, 801b8b8 <rcl_guard_condition_get_rmw_handle+0x8>
 801b8b6:	6800      	ldr	r0, [r0, #0]
 801b8b8:	4770      	bx	lr
 801b8ba:	bf00      	nop

0801b8bc <rcl_validate_topic_name>:
 801b8bc:	2800      	cmp	r0, #0
 801b8be:	d06b      	beq.n	801b998 <rcl_validate_topic_name+0xdc>
 801b8c0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b8c4:	460d      	mov	r5, r1
 801b8c6:	2900      	cmp	r1, #0
 801b8c8:	d06d      	beq.n	801b9a6 <rcl_validate_topic_name+0xea>
 801b8ca:	4616      	mov	r6, r2
 801b8cc:	4604      	mov	r4, r0
 801b8ce:	f7e4 fce7 	bl	80002a0 <strlen>
 801b8d2:	b190      	cbz	r0, 801b8fa <rcl_validate_topic_name+0x3e>
 801b8d4:	7821      	ldrb	r1, [r4, #0]
 801b8d6:	4a71      	ldr	r2, [pc, #452]	@ (801ba9c <rcl_validate_topic_name+0x1e0>)
 801b8d8:	5c53      	ldrb	r3, [r2, r1]
 801b8da:	f013 0304 	ands.w	r3, r3, #4
 801b8de:	d15d      	bne.n	801b99c <rcl_validate_topic_name+0xe0>
 801b8e0:	1e47      	subs	r7, r0, #1
 801b8e2:	f814 c007 	ldrb.w	ip, [r4, r7]
 801b8e6:	f1bc 0f2f 	cmp.w	ip, #47	@ 0x2f
 801b8ea:	d10d      	bne.n	801b908 <rcl_validate_topic_name+0x4c>
 801b8ec:	2302      	movs	r3, #2
 801b8ee:	602b      	str	r3, [r5, #0]
 801b8f0:	b146      	cbz	r6, 801b904 <rcl_validate_topic_name+0x48>
 801b8f2:	6037      	str	r7, [r6, #0]
 801b8f4:	2000      	movs	r0, #0
 801b8f6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b8fa:	2301      	movs	r3, #1
 801b8fc:	602b      	str	r3, [r5, #0]
 801b8fe:	b10e      	cbz	r6, 801b904 <rcl_validate_topic_name+0x48>
 801b900:	2300      	movs	r3, #0
 801b902:	6033      	str	r3, [r6, #0]
 801b904:	2000      	movs	r0, #0
 801b906:	e7f6      	b.n	801b8f6 <rcl_validate_topic_name+0x3a>
 801b908:	f104 38ff 	add.w	r8, r4, #4294967295	@ 0xffffffff
 801b90c:	469a      	mov	sl, r3
 801b90e:	469e      	mov	lr, r3
 801b910:	f818 9f01 	ldrb.w	r9, [r8, #1]!
 801b914:	f1a9 0c2f 	sub.w	ip, r9, #47	@ 0x2f
 801b918:	f1bc 0f4f 	cmp.w	ip, #79	@ 0x4f
 801b91c:	d85b      	bhi.n	801b9d6 <rcl_validate_topic_name+0x11a>
 801b91e:	e8df f00c 	tbb	[pc, ip]
 801b922:	4463      	.short	0x4463
 801b924:	44444444 	.word	0x44444444
 801b928:	44444444 	.word	0x44444444
 801b92c:	5a5a5a44 	.word	0x5a5a5a44
 801b930:	5a5a5a5a 	.word	0x5a5a5a5a
 801b934:	44444444 	.word	0x44444444
 801b938:	44444444 	.word	0x44444444
 801b93c:	44444444 	.word	0x44444444
 801b940:	44444444 	.word	0x44444444
 801b944:	44444444 	.word	0x44444444
 801b948:	44444444 	.word	0x44444444
 801b94c:	5a5a4444 	.word	0x5a5a4444
 801b950:	5a2e5a5a 	.word	0x5a2e5a5a
 801b954:	44444444 	.word	0x44444444
 801b958:	44444444 	.word	0x44444444
 801b95c:	44444444 	.word	0x44444444
 801b960:	44444444 	.word	0x44444444
 801b964:	44444444 	.word	0x44444444
 801b968:	44444444 	.word	0x44444444
 801b96c:	5a284444 	.word	0x5a284444
 801b970:	6b73      	.short	0x6b73
 801b972:	f1ba 0f00 	cmp.w	sl, #0
 801b976:	d13a      	bne.n	801b9ee <rcl_validate_topic_name+0x132>
 801b978:	4673      	mov	r3, lr
 801b97a:	f04f 0a01 	mov.w	sl, #1
 801b97e:	f10e 0e01 	add.w	lr, lr, #1
 801b982:	4570      	cmp	r0, lr
 801b984:	d1c4      	bne.n	801b910 <rcl_validate_topic_name+0x54>
 801b986:	f1ba 0f00 	cmp.w	sl, #0
 801b98a:	d048      	beq.n	801ba1e <rcl_validate_topic_name+0x162>
 801b98c:	2205      	movs	r2, #5
 801b98e:	602a      	str	r2, [r5, #0]
 801b990:	2e00      	cmp	r6, #0
 801b992:	d0b7      	beq.n	801b904 <rcl_validate_topic_name+0x48>
 801b994:	6033      	str	r3, [r6, #0]
 801b996:	e7b5      	b.n	801b904 <rcl_validate_topic_name+0x48>
 801b998:	200b      	movs	r0, #11
 801b99a:	4770      	bx	lr
 801b99c:	2304      	movs	r3, #4
 801b99e:	602b      	str	r3, [r5, #0]
 801b9a0:	2e00      	cmp	r6, #0
 801b9a2:	d1ad      	bne.n	801b900 <rcl_validate_topic_name+0x44>
 801b9a4:	e7ae      	b.n	801b904 <rcl_validate_topic_name+0x48>
 801b9a6:	200b      	movs	r0, #11
 801b9a8:	e7a5      	b.n	801b8f6 <rcl_validate_topic_name+0x3a>
 801b9aa:	f812 c009 	ldrb.w	ip, [r2, r9]
 801b9ae:	f01c 0f04 	tst.w	ip, #4
 801b9b2:	d0e4      	beq.n	801b97e <rcl_validate_topic_name+0xc2>
 801b9b4:	f1ba 0f00 	cmp.w	sl, #0
 801b9b8:	d0e1      	beq.n	801b97e <rcl_validate_topic_name+0xc2>
 801b9ba:	f1be 0f00 	cmp.w	lr, #0
 801b9be:	d0de      	beq.n	801b97e <rcl_validate_topic_name+0xc2>
 801b9c0:	f10e 3cff 	add.w	ip, lr, #4294967295	@ 0xffffffff
 801b9c4:	4563      	cmp	r3, ip
 801b9c6:	d1da      	bne.n	801b97e <rcl_validate_topic_name+0xc2>
 801b9c8:	2309      	movs	r3, #9
 801b9ca:	602b      	str	r3, [r5, #0]
 801b9cc:	2e00      	cmp	r6, #0
 801b9ce:	d099      	beq.n	801b904 <rcl_validate_topic_name+0x48>
 801b9d0:	f8c6 e000 	str.w	lr, [r6]
 801b9d4:	e796      	b.n	801b904 <rcl_validate_topic_name+0x48>
 801b9d6:	f1ba 0f00 	cmp.w	sl, #0
 801b9da:	bf0c      	ite	eq
 801b9dc:	2303      	moveq	r3, #3
 801b9de:	2308      	movne	r3, #8
 801b9e0:	602b      	str	r3, [r5, #0]
 801b9e2:	2e00      	cmp	r6, #0
 801b9e4:	d1f4      	bne.n	801b9d0 <rcl_validate_topic_name+0x114>
 801b9e6:	e78d      	b.n	801b904 <rcl_validate_topic_name+0x48>
 801b9e8:	f1ba 0f00 	cmp.w	sl, #0
 801b9ec:	d0c7      	beq.n	801b97e <rcl_validate_topic_name+0xc2>
 801b9ee:	2308      	movs	r3, #8
 801b9f0:	602b      	str	r3, [r5, #0]
 801b9f2:	2e00      	cmp	r6, #0
 801b9f4:	d1ec      	bne.n	801b9d0 <rcl_validate_topic_name+0x114>
 801b9f6:	e785      	b.n	801b904 <rcl_validate_topic_name+0x48>
 801b9f8:	f1be 0f00 	cmp.w	lr, #0
 801b9fc:	d0bf      	beq.n	801b97e <rcl_validate_topic_name+0xc2>
 801b9fe:	2306      	movs	r3, #6
 801ba00:	602b      	str	r3, [r5, #0]
 801ba02:	2e00      	cmp	r6, #0
 801ba04:	d1e4      	bne.n	801b9d0 <rcl_validate_topic_name+0x114>
 801ba06:	e77d      	b.n	801b904 <rcl_validate_topic_name+0x48>
 801ba08:	f1ba 0f00 	cmp.w	sl, #0
 801ba0c:	d104      	bne.n	801ba18 <rcl_validate_topic_name+0x15c>
 801ba0e:	2305      	movs	r3, #5
 801ba10:	602b      	str	r3, [r5, #0]
 801ba12:	2e00      	cmp	r6, #0
 801ba14:	d1dc      	bne.n	801b9d0 <rcl_validate_topic_name+0x114>
 801ba16:	e775      	b.n	801b904 <rcl_validate_topic_name+0x48>
 801ba18:	f04f 0a00 	mov.w	sl, #0
 801ba1c:	e7af      	b.n	801b97e <rcl_validate_topic_name+0xc2>
 801ba1e:	297e      	cmp	r1, #126	@ 0x7e
 801ba20:	d01d      	beq.n	801ba5e <rcl_validate_topic_name+0x1a2>
 801ba22:	2101      	movs	r1, #1
 801ba24:	e006      	b.n	801ba34 <rcl_validate_topic_name+0x178>
 801ba26:	458e      	cmp	lr, r1
 801ba28:	f104 0401 	add.w	r4, r4, #1
 801ba2c:	f101 0301 	add.w	r3, r1, #1
 801ba30:	d912      	bls.n	801ba58 <rcl_validate_topic_name+0x19c>
 801ba32:	4619      	mov	r1, r3
 801ba34:	4557      	cmp	r7, sl
 801ba36:	f10a 0a01 	add.w	sl, sl, #1
 801ba3a:	d0f4      	beq.n	801ba26 <rcl_validate_topic_name+0x16a>
 801ba3c:	7823      	ldrb	r3, [r4, #0]
 801ba3e:	2b2f      	cmp	r3, #47	@ 0x2f
 801ba40:	d1f1      	bne.n	801ba26 <rcl_validate_topic_name+0x16a>
 801ba42:	7863      	ldrb	r3, [r4, #1]
 801ba44:	5cd3      	ldrb	r3, [r2, r3]
 801ba46:	075b      	lsls	r3, r3, #29
 801ba48:	d5ed      	bpl.n	801ba26 <rcl_validate_topic_name+0x16a>
 801ba4a:	2304      	movs	r3, #4
 801ba4c:	602b      	str	r3, [r5, #0]
 801ba4e:	2e00      	cmp	r6, #0
 801ba50:	f43f af58 	beq.w	801b904 <rcl_validate_topic_name+0x48>
 801ba54:	6031      	str	r1, [r6, #0]
 801ba56:	e755      	b.n	801b904 <rcl_validate_topic_name+0x48>
 801ba58:	2300      	movs	r3, #0
 801ba5a:	602b      	str	r3, [r5, #0]
 801ba5c:	e752      	b.n	801b904 <rcl_validate_topic_name+0x48>
 801ba5e:	4653      	mov	r3, sl
 801ba60:	2101      	movs	r1, #1
 801ba62:	e00a      	b.n	801ba7a <rcl_validate_topic_name+0x1be>
 801ba64:	2b01      	cmp	r3, #1
 801ba66:	d012      	beq.n	801ba8e <rcl_validate_topic_name+0x1d2>
 801ba68:	458e      	cmp	lr, r1
 801ba6a:	f103 0301 	add.w	r3, r3, #1
 801ba6e:	f104 0401 	add.w	r4, r4, #1
 801ba72:	f101 0001 	add.w	r0, r1, #1
 801ba76:	d9ef      	bls.n	801ba58 <rcl_validate_topic_name+0x19c>
 801ba78:	4601      	mov	r1, r0
 801ba7a:	429f      	cmp	r7, r3
 801ba7c:	d0f4      	beq.n	801ba68 <rcl_validate_topic_name+0x1ac>
 801ba7e:	7820      	ldrb	r0, [r4, #0]
 801ba80:	282f      	cmp	r0, #47	@ 0x2f
 801ba82:	d1ef      	bne.n	801ba64 <rcl_validate_topic_name+0x1a8>
 801ba84:	7860      	ldrb	r0, [r4, #1]
 801ba86:	5c10      	ldrb	r0, [r2, r0]
 801ba88:	0740      	lsls	r0, r0, #29
 801ba8a:	d5ed      	bpl.n	801ba68 <rcl_validate_topic_name+0x1ac>
 801ba8c:	e7dd      	b.n	801ba4a <rcl_validate_topic_name+0x18e>
 801ba8e:	2207      	movs	r2, #7
 801ba90:	602a      	str	r2, [r5, #0]
 801ba92:	2e00      	cmp	r6, #0
 801ba94:	f47f af7e 	bne.w	801b994 <rcl_validate_topic_name+0xd8>
 801ba98:	e734      	b.n	801b904 <rcl_validate_topic_name+0x48>
 801ba9a:	bf00      	nop
 801ba9c:	08020cb7 	.word	0x08020cb7

0801baa0 <rcutils_split>:
 801baa0:	b082      	sub	sp, #8
 801baa2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801baa6:	b08b      	sub	sp, #44	@ 0x2c
 801baa8:	ac14      	add	r4, sp, #80	@ 0x50
 801baaa:	9f19      	ldr	r7, [sp, #100]	@ 0x64
 801baac:	e884 000c 	stmia.w	r4, {r2, r3}
 801bab0:	2f00      	cmp	r7, #0
 801bab2:	f000 8091 	beq.w	801bbd8 <rcutils_split+0x138>
 801bab6:	4606      	mov	r6, r0
 801bab8:	2800      	cmp	r0, #0
 801baba:	d072      	beq.n	801bba2 <rcutils_split+0x102>
 801babc:	7804      	ldrb	r4, [r0, #0]
 801babe:	2c00      	cmp	r4, #0
 801bac0:	d06f      	beq.n	801bba2 <rcutils_split+0x102>
 801bac2:	460d      	mov	r5, r1
 801bac4:	f7e4 fbec 	bl	80002a0 <strlen>
 801bac8:	1833      	adds	r3, r6, r0
 801baca:	1b64      	subs	r4, r4, r5
 801bacc:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 801bad0:	4681      	mov	r9, r0
 801bad2:	fab4 f484 	clz	r4, r4
 801bad6:	0964      	lsrs	r4, r4, #5
 801bad8:	42ab      	cmp	r3, r5
 801bada:	bf08      	it	eq
 801badc:	f1a9 0901 	subeq.w	r9, r9, #1
 801bae0:	454c      	cmp	r4, r9
 801bae2:	d26a      	bcs.n	801bbba <rcutils_split+0x11a>
 801bae4:	1933      	adds	r3, r6, r4
 801bae6:	eb06 0009 	add.w	r0, r6, r9
 801baea:	2101      	movs	r1, #1
 801baec:	f813 2b01 	ldrb.w	r2, [r3], #1
 801baf0:	42aa      	cmp	r2, r5
 801baf2:	bf08      	it	eq
 801baf4:	3101      	addeq	r1, #1
 801baf6:	4283      	cmp	r3, r0
 801baf8:	d1f8      	bne.n	801baec <rcutils_split+0x4c>
 801bafa:	aa14      	add	r2, sp, #80	@ 0x50
 801bafc:	4638      	mov	r0, r7
 801bafe:	f000 f88f 	bl	801bc20 <rcutils_string_array_init>
 801bb02:	2800      	cmp	r0, #0
 801bb04:	d141      	bne.n	801bb8a <rcutils_split+0xea>
 801bb06:	687a      	ldr	r2, [r7, #4]
 801bb08:	4680      	mov	r8, r0
 801bb0a:	46a2      	mov	sl, r4
 801bb0c:	e002      	b.n	801bb14 <rcutils_split+0x74>
 801bb0e:	3401      	adds	r4, #1
 801bb10:	454c      	cmp	r4, r9
 801bb12:	d222      	bcs.n	801bb5a <rcutils_split+0xba>
 801bb14:	5d33      	ldrb	r3, [r6, r4]
 801bb16:	42ab      	cmp	r3, r5
 801bb18:	d1f9      	bne.n	801bb0e <rcutils_split+0x6e>
 801bb1a:	4554      	cmp	r4, sl
 801bb1c:	eba4 0b0a 	sub.w	fp, r4, sl
 801bb20:	d038      	beq.n	801bb94 <rcutils_split+0xf4>
 801bb22:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801bb24:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801bb26:	9201      	str	r2, [sp, #4]
 801bb28:	f10b 0002 	add.w	r0, fp, #2
 801bb2c:	4798      	blx	r3
 801bb2e:	9a01      	ldr	r2, [sp, #4]
 801bb30:	f842 0028 	str.w	r0, [r2, r8, lsl #2]
 801bb34:	687a      	ldr	r2, [r7, #4]
 801bb36:	f852 0028 	ldr.w	r0, [r2, r8, lsl #2]
 801bb3a:	eb06 030a 	add.w	r3, r6, sl
 801bb3e:	f10b 0101 	add.w	r1, fp, #1
 801bb42:	2800      	cmp	r0, #0
 801bb44:	d04e      	beq.n	801bbe4 <rcutils_split+0x144>
 801bb46:	4a2d      	ldr	r2, [pc, #180]	@ (801bbfc <rcutils_split+0x15c>)
 801bb48:	f000 fefa 	bl	801c940 <sniprintf>
 801bb4c:	687a      	ldr	r2, [r7, #4]
 801bb4e:	f108 0801 	add.w	r8, r8, #1
 801bb52:	3401      	adds	r4, #1
 801bb54:	454c      	cmp	r4, r9
 801bb56:	46a2      	mov	sl, r4
 801bb58:	d3dc      	bcc.n	801bb14 <rcutils_split+0x74>
 801bb5a:	4554      	cmp	r4, sl
 801bb5c:	d035      	beq.n	801bbca <rcutils_split+0x12a>
 801bb5e:	eba4 040a 	sub.w	r4, r4, sl
 801bb62:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801bb64:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801bb66:	9201      	str	r2, [sp, #4]
 801bb68:	1ca0      	adds	r0, r4, #2
 801bb6a:	4798      	blx	r3
 801bb6c:	9a01      	ldr	r2, [sp, #4]
 801bb6e:	687b      	ldr	r3, [r7, #4]
 801bb70:	f842 0028 	str.w	r0, [r2, r8, lsl #2]
 801bb74:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 801bb78:	2800      	cmp	r0, #0
 801bb7a:	d035      	beq.n	801bbe8 <rcutils_split+0x148>
 801bb7c:	4a1f      	ldr	r2, [pc, #124]	@ (801bbfc <rcutils_split+0x15c>)
 801bb7e:	eb06 030a 	add.w	r3, r6, sl
 801bb82:	1c61      	adds	r1, r4, #1
 801bb84:	f000 fedc 	bl	801c940 <sniprintf>
 801bb88:	2000      	movs	r0, #0
 801bb8a:	b00b      	add	sp, #44	@ 0x2c
 801bb8c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bb90:	b002      	add	sp, #8
 801bb92:	4770      	bx	lr
 801bb94:	683b      	ldr	r3, [r7, #0]
 801bb96:	3b01      	subs	r3, #1
 801bb98:	2100      	movs	r1, #0
 801bb9a:	603b      	str	r3, [r7, #0]
 801bb9c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 801bba0:	e7d7      	b.n	801bb52 <rcutils_split+0xb2>
 801bba2:	a802      	add	r0, sp, #8
 801bba4:	ac02      	add	r4, sp, #8
 801bba6:	f000 f82b 	bl	801bc00 <rcutils_get_zero_initialized_string_array>
 801bbaa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801bbac:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 801bbae:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 801bbb2:	e887 0007 	stmia.w	r7, {r0, r1, r2}
 801bbb6:	2000      	movs	r0, #0
 801bbb8:	e7e7      	b.n	801bb8a <rcutils_split+0xea>
 801bbba:	aa14      	add	r2, sp, #80	@ 0x50
 801bbbc:	2101      	movs	r1, #1
 801bbbe:	4638      	mov	r0, r7
 801bbc0:	f000 f82e 	bl	801bc20 <rcutils_string_array_init>
 801bbc4:	2800      	cmp	r0, #0
 801bbc6:	d1e0      	bne.n	801bb8a <rcutils_split+0xea>
 801bbc8:	687a      	ldr	r2, [r7, #4]
 801bbca:	683b      	ldr	r3, [r7, #0]
 801bbcc:	3b01      	subs	r3, #1
 801bbce:	2100      	movs	r1, #0
 801bbd0:	603b      	str	r3, [r7, #0]
 801bbd2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 801bbd6:	e7ee      	b.n	801bbb6 <rcutils_split+0x116>
 801bbd8:	200b      	movs	r0, #11
 801bbda:	b00b      	add	sp, #44	@ 0x2c
 801bbdc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bbe0:	b002      	add	sp, #8
 801bbe2:	4770      	bx	lr
 801bbe4:	f8c7 8000 	str.w	r8, [r7]
 801bbe8:	4638      	mov	r0, r7
 801bbea:	f000 f83b 	bl	801bc64 <rcutils_string_array_fini>
 801bbee:	b908      	cbnz	r0, 801bbf4 <rcutils_split+0x154>
 801bbf0:	200a      	movs	r0, #10
 801bbf2:	e7ca      	b.n	801bb8a <rcutils_split+0xea>
 801bbf4:	f7f3 fcc0 	bl	800f578 <rcutils_reset_error>
 801bbf8:	e7fa      	b.n	801bbf0 <rcutils_split+0x150>
 801bbfa:	bf00      	nop
 801bbfc:	0801f728 	.word	0x0801f728

0801bc00 <rcutils_get_zero_initialized_string_array>:
 801bc00:	b510      	push	{r4, lr}
 801bc02:	4c06      	ldr	r4, [pc, #24]	@ (801bc1c <rcutils_get_zero_initialized_string_array+0x1c>)
 801bc04:	4686      	mov	lr, r0
 801bc06:	4684      	mov	ip, r0
 801bc08:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801bc0a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801bc0e:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 801bc12:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
 801bc16:	4670      	mov	r0, lr
 801bc18:	bd10      	pop	{r4, pc}
 801bc1a:	bf00      	nop
 801bc1c:	08020b9c 	.word	0x08020b9c

0801bc20 <rcutils_string_array_init>:
 801bc20:	b1da      	cbz	r2, 801bc5a <rcutils_string_array_init+0x3a>
 801bc22:	b570      	push	{r4, r5, r6, lr}
 801bc24:	4605      	mov	r5, r0
 801bc26:	b1d0      	cbz	r0, 801bc5e <rcutils_string_array_init+0x3e>
 801bc28:	460e      	mov	r6, r1
 801bc2a:	4614      	mov	r4, r2
 801bc2c:	e9d2 3203 	ldrd	r3, r2, [r2, #12]
 801bc30:	6001      	str	r1, [r0, #0]
 801bc32:	2104      	movs	r1, #4
 801bc34:	4630      	mov	r0, r6
 801bc36:	4798      	blx	r3
 801bc38:	6068      	str	r0, [r5, #4]
 801bc3a:	b150      	cbz	r0, 801bc52 <rcutils_string_array_init+0x32>
 801bc3c:	46a4      	mov	ip, r4
 801bc3e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801bc42:	f105 0408 	add.w	r4, r5, #8
 801bc46:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801bc48:	f8dc 3000 	ldr.w	r3, [ip]
 801bc4c:	6023      	str	r3, [r4, #0]
 801bc4e:	2000      	movs	r0, #0
 801bc50:	bd70      	pop	{r4, r5, r6, pc}
 801bc52:	2e00      	cmp	r6, #0
 801bc54:	d0f2      	beq.n	801bc3c <rcutils_string_array_init+0x1c>
 801bc56:	200a      	movs	r0, #10
 801bc58:	bd70      	pop	{r4, r5, r6, pc}
 801bc5a:	200b      	movs	r0, #11
 801bc5c:	4770      	bx	lr
 801bc5e:	200b      	movs	r0, #11
 801bc60:	bd70      	pop	{r4, r5, r6, pc}
 801bc62:	bf00      	nop

0801bc64 <rcutils_string_array_fini>:
 801bc64:	b310      	cbz	r0, 801bcac <rcutils_string_array_fini+0x48>
 801bc66:	6843      	ldr	r3, [r0, #4]
 801bc68:	b570      	push	{r4, r5, r6, lr}
 801bc6a:	4604      	mov	r4, r0
 801bc6c:	b1d3      	cbz	r3, 801bca4 <rcutils_string_array_fini+0x40>
 801bc6e:	3008      	adds	r0, #8
 801bc70:	f7f3 fc56 	bl	800f520 <rcutils_allocator_is_valid>
 801bc74:	b1c0      	cbz	r0, 801bca8 <rcutils_string_array_fini+0x44>
 801bc76:	e9d4 3000 	ldrd	r3, r0, [r4]
 801bc7a:	b16b      	cbz	r3, 801bc98 <rcutils_string_array_fini+0x34>
 801bc7c:	2500      	movs	r5, #0
 801bc7e:	462e      	mov	r6, r5
 801bc80:	f850 0025 	ldr.w	r0, [r0, r5, lsl #2]
 801bc84:	68e3      	ldr	r3, [r4, #12]
 801bc86:	69a1      	ldr	r1, [r4, #24]
 801bc88:	4798      	blx	r3
 801bc8a:	e9d4 3000 	ldrd	r3, r0, [r4]
 801bc8e:	f840 6025 	str.w	r6, [r0, r5, lsl #2]
 801bc92:	3501      	adds	r5, #1
 801bc94:	42ab      	cmp	r3, r5
 801bc96:	d8f3      	bhi.n	801bc80 <rcutils_string_array_fini+0x1c>
 801bc98:	68e3      	ldr	r3, [r4, #12]
 801bc9a:	69a1      	ldr	r1, [r4, #24]
 801bc9c:	4798      	blx	r3
 801bc9e:	2300      	movs	r3, #0
 801bca0:	e9c4 3300 	strd	r3, r3, [r4]
 801bca4:	2000      	movs	r0, #0
 801bca6:	bd70      	pop	{r4, r5, r6, pc}
 801bca8:	200b      	movs	r0, #11
 801bcaa:	bd70      	pop	{r4, r5, r6, pc}
 801bcac:	200b      	movs	r0, #11
 801bcae:	4770      	bx	lr

0801bcb0 <rmw_discovery_options_init>:
 801bcb0:	b328      	cbz	r0, 801bcfe <rmw_discovery_options_init+0x4e>
 801bcb2:	b570      	push	{r4, r5, r6, lr}
 801bcb4:	4604      	mov	r4, r0
 801bcb6:	4610      	mov	r0, r2
 801bcb8:	460e      	mov	r6, r1
 801bcba:	4615      	mov	r5, r2
 801bcbc:	f7f3 fc30 	bl	800f520 <rcutils_allocator_is_valid>
 801bcc0:	b1d8      	cbz	r0, 801bcfa <rmw_discovery_options_init+0x4a>
 801bcc2:	68a3      	ldr	r3, [r4, #8]
 801bcc4:	b9cb      	cbnz	r3, 801bcfa <rmw_discovery_options_init+0x4a>
 801bcc6:	6863      	ldr	r3, [r4, #4]
 801bcc8:	b9bb      	cbnz	r3, 801bcfa <rmw_discovery_options_init+0x4a>
 801bcca:	7823      	ldrb	r3, [r4, #0]
 801bccc:	b90b      	cbnz	r3, 801bcd2 <rmw_discovery_options_init+0x22>
 801bcce:	2302      	movs	r3, #2
 801bcd0:	7023      	strb	r3, [r4, #0]
 801bcd2:	b186      	cbz	r6, 801bcf6 <rmw_discovery_options_init+0x46>
 801bcd4:	e9d5 3203 	ldrd	r3, r2, [r5, #12]
 801bcd8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 801bcdc:	4630      	mov	r0, r6
 801bcde:	4798      	blx	r3
 801bce0:	6060      	str	r0, [r4, #4]
 801bce2:	b170      	cbz	r0, 801bd02 <rmw_discovery_options_init+0x52>
 801bce4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801bce6:	f104 0c0c 	add.w	ip, r4, #12
 801bcea:	60a6      	str	r6, [r4, #8]
 801bcec:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801bcf0:	682b      	ldr	r3, [r5, #0]
 801bcf2:	f8cc 3000 	str.w	r3, [ip]
 801bcf6:	2000      	movs	r0, #0
 801bcf8:	bd70      	pop	{r4, r5, r6, pc}
 801bcfa:	200b      	movs	r0, #11
 801bcfc:	bd70      	pop	{r4, r5, r6, pc}
 801bcfe:	200b      	movs	r0, #11
 801bd00:	4770      	bx	lr
 801bd02:	200a      	movs	r0, #10
 801bd04:	bd70      	pop	{r4, r5, r6, pc}
 801bd06:	bf00      	nop

0801bd08 <rmw_enclave_options_copy>:
 801bd08:	b1e0      	cbz	r0, 801bd44 <rmw_enclave_options_copy+0x3c>
 801bd0a:	b570      	push	{r4, r5, r6, lr}
 801bd0c:	4616      	mov	r6, r2
 801bd0e:	b082      	sub	sp, #8
 801bd10:	b1aa      	cbz	r2, 801bd3e <rmw_enclave_options_copy+0x36>
 801bd12:	4605      	mov	r5, r0
 801bd14:	4608      	mov	r0, r1
 801bd16:	460c      	mov	r4, r1
 801bd18:	f7f3 fc02 	bl	800f520 <rcutils_allocator_is_valid>
 801bd1c:	b178      	cbz	r0, 801bd3e <rmw_enclave_options_copy+0x36>
 801bd1e:	f104 030c 	add.w	r3, r4, #12
 801bd22:	e893 0003 	ldmia.w	r3, {r0, r1}
 801bd26:	e88d 0003 	stmia.w	sp, {r0, r1}
 801bd2a:	4628      	mov	r0, r5
 801bd2c:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 801bd30:	f7fb fb46 	bl	80173c0 <rcutils_strdup>
 801bd34:	b140      	cbz	r0, 801bd48 <rmw_enclave_options_copy+0x40>
 801bd36:	6030      	str	r0, [r6, #0]
 801bd38:	2000      	movs	r0, #0
 801bd3a:	b002      	add	sp, #8
 801bd3c:	bd70      	pop	{r4, r5, r6, pc}
 801bd3e:	200b      	movs	r0, #11
 801bd40:	b002      	add	sp, #8
 801bd42:	bd70      	pop	{r4, r5, r6, pc}
 801bd44:	200b      	movs	r0, #11
 801bd46:	4770      	bx	lr
 801bd48:	200a      	movs	r0, #10
 801bd4a:	e7f6      	b.n	801bd3a <rmw_enclave_options_copy+0x32>

0801bd4c <rmw_enclave_options_fini>:
 801bd4c:	b170      	cbz	r0, 801bd6c <rmw_enclave_options_fini+0x20>
 801bd4e:	b538      	push	{r3, r4, r5, lr}
 801bd50:	4605      	mov	r5, r0
 801bd52:	4608      	mov	r0, r1
 801bd54:	460c      	mov	r4, r1
 801bd56:	f7f3 fbe3 	bl	800f520 <rcutils_allocator_is_valid>
 801bd5a:	b128      	cbz	r0, 801bd68 <rmw_enclave_options_fini+0x1c>
 801bd5c:	4628      	mov	r0, r5
 801bd5e:	6863      	ldr	r3, [r4, #4]
 801bd60:	6921      	ldr	r1, [r4, #16]
 801bd62:	4798      	blx	r3
 801bd64:	2000      	movs	r0, #0
 801bd66:	bd38      	pop	{r3, r4, r5, pc}
 801bd68:	200b      	movs	r0, #11
 801bd6a:	bd38      	pop	{r3, r4, r5, pc}
 801bd6c:	200b      	movs	r0, #11
 801bd6e:	4770      	bx	lr

0801bd70 <rmw_get_default_security_options>:
 801bd70:	2200      	movs	r2, #0
 801bd72:	7002      	strb	r2, [r0, #0]
 801bd74:	6042      	str	r2, [r0, #4]
 801bd76:	4770      	bx	lr

0801bd78 <on_status>:
 801bd78:	b082      	sub	sp, #8
 801bd7a:	b002      	add	sp, #8
 801bd7c:	4770      	bx	lr
 801bd7e:	bf00      	nop

0801bd80 <on_topic>:
 801bd80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801bd84:	4a22      	ldr	r2, [pc, #136]	@ (801be10 <on_topic+0x90>)
 801bd86:	b094      	sub	sp, #80	@ 0x50
 801bd88:	6812      	ldr	r2, [r2, #0]
 801bd8a:	9d1a      	ldr	r5, [sp, #104]	@ 0x68
 801bd8c:	f8bd 606c 	ldrh.w	r6, [sp, #108]	@ 0x6c
 801bd90:	e9cd 3112 	strd	r3, r1, [sp, #72]	@ 0x48
 801bd94:	b3c2      	cbz	r2, 801be08 <on_topic+0x88>
 801bd96:	f8bd 104c 	ldrh.w	r1, [sp, #76]	@ 0x4c
 801bd9a:	f89d 004e 	ldrb.w	r0, [sp, #78]	@ 0x4e
 801bd9e:	e001      	b.n	801bda4 <on_topic+0x24>
 801bda0:	6852      	ldr	r2, [r2, #4]
 801bda2:	b38a      	cbz	r2, 801be08 <on_topic+0x88>
 801bda4:	6894      	ldr	r4, [r2, #8]
 801bda6:	8aa3      	ldrh	r3, [r4, #20]
 801bda8:	428b      	cmp	r3, r1
 801bdaa:	d1f9      	bne.n	801bda0 <on_topic+0x20>
 801bdac:	7da3      	ldrb	r3, [r4, #22]
 801bdae:	4283      	cmp	r3, r0
 801bdb0:	d1f6      	bne.n	801bda0 <on_topic+0x20>
 801bdb2:	2248      	movs	r2, #72	@ 0x48
 801bdb4:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 801bdb8:	4668      	mov	r0, sp
 801bdba:	f001 f86e 	bl	801ce9a <memcpy>
 801bdbe:	f104 0328 	add.w	r3, r4, #40	@ 0x28
 801bdc2:	cb0c      	ldmia	r3, {r2, r3}
 801bdc4:	4620      	mov	r0, r4
 801bdc6:	f7f4 f803 	bl	800fdd0 <rmw_uxrce_get_static_input_buffer_for_entity>
 801bdca:	4607      	mov	r7, r0
 801bdcc:	b1e0      	cbz	r0, 801be08 <on_topic+0x88>
 801bdce:	f8d0 8008 	ldr.w	r8, [r0, #8]
 801bdd2:	4632      	mov	r2, r6
 801bdd4:	4628      	mov	r0, r5
 801bdd6:	f108 0110 	add.w	r1, r8, #16
 801bdda:	f7f5 f869 	bl	8010eb0 <ucdr_deserialize_array_uint8_t>
 801bdde:	b930      	cbnz	r0, 801bdee <on_topic+0x6e>
 801bde0:	480c      	ldr	r0, [pc, #48]	@ (801be14 <on_topic+0x94>)
 801bde2:	4639      	mov	r1, r7
 801bde4:	b014      	add	sp, #80	@ 0x50
 801bde6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801bdea:	f7fb be73 	b.w	8017ad4 <put_memory>
 801bdee:	f8c8 4814 	str.w	r4, [r8, #2068]	@ 0x814
 801bdf2:	f8c8 6810 	str.w	r6, [r8, #2064]	@ 0x810
 801bdf6:	f7f3 fde9 	bl	800f9cc <rmw_uros_epoch_nanos>
 801bdfa:	2305      	movs	r3, #5
 801bdfc:	f508 6202 	add.w	r2, r8, #2080	@ 0x820
 801be00:	e942 0102 	strd	r0, r1, [r2, #-8]
 801be04:	f888 3820 	strb.w	r3, [r8, #2080]	@ 0x820
 801be08:	b014      	add	sp, #80	@ 0x50
 801be0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801be0e:	bf00      	nop
 801be10:	2000f0f8 	.word	0x2000f0f8
 801be14:	2000e948 	.word	0x2000e948

0801be18 <on_request>:
 801be18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801be1c:	4823      	ldr	r0, [pc, #140]	@ (801beac <on_request+0x94>)
 801be1e:	b094      	sub	sp, #80	@ 0x50
 801be20:	6800      	ldr	r0, [r0, #0]
 801be22:	9f1a      	ldr	r7, [sp, #104]	@ 0x68
 801be24:	f8bd 606c 	ldrh.w	r6, [sp, #108]	@ 0x6c
 801be28:	9113      	str	r1, [sp, #76]	@ 0x4c
 801be2a:	2800      	cmp	r0, #0
 801be2c:	d03b      	beq.n	801bea6 <on_request+0x8e>
 801be2e:	461d      	mov	r5, r3
 801be30:	e001      	b.n	801be36 <on_request+0x1e>
 801be32:	6840      	ldr	r0, [r0, #4]
 801be34:	b3b8      	cbz	r0, 801bea6 <on_request+0x8e>
 801be36:	6884      	ldr	r4, [r0, #8]
 801be38:	8b21      	ldrh	r1, [r4, #24]
 801be3a:	4291      	cmp	r1, r2
 801be3c:	d1f9      	bne.n	801be32 <on_request+0x1a>
 801be3e:	2248      	movs	r2, #72	@ 0x48
 801be40:	f104 0128 	add.w	r1, r4, #40	@ 0x28
 801be44:	4668      	mov	r0, sp
 801be46:	f001 f828 	bl	801ce9a <memcpy>
 801be4a:	f104 0320 	add.w	r3, r4, #32
 801be4e:	cb0c      	ldmia	r3, {r2, r3}
 801be50:	4620      	mov	r0, r4
 801be52:	f7f3 ffbd 	bl	800fdd0 <rmw_uxrce_get_static_input_buffer_for_entity>
 801be56:	4680      	mov	r8, r0
 801be58:	b328      	cbz	r0, 801bea6 <on_request+0x8e>
 801be5a:	4638      	mov	r0, r7
 801be5c:	f8d8 7008 	ldr.w	r7, [r8, #8]
 801be60:	4632      	mov	r2, r6
 801be62:	f107 0110 	add.w	r1, r7, #16
 801be66:	f7f5 f823 	bl	8010eb0 <ucdr_deserialize_array_uint8_t>
 801be6a:	b930      	cbnz	r0, 801be7a <on_request+0x62>
 801be6c:	4810      	ldr	r0, [pc, #64]	@ (801beb0 <on_request+0x98>)
 801be6e:	4641      	mov	r1, r8
 801be70:	b014      	add	sp, #80	@ 0x50
 801be72:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801be76:	f7fb be2d 	b.w	8017ad4 <put_memory>
 801be7a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801be7c:	f607 0c28 	addw	ip, r7, #2088	@ 0x828
 801be80:	f8c7 4814 	str.w	r4, [r7, #2068]	@ 0x814
 801be84:	f8c7 6810 	str.w	r6, [r7, #2064]	@ 0x810
 801be88:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801be8c:	e895 0003 	ldmia.w	r5, {r0, r1}
 801be90:	e88c 0003 	stmia.w	ip, {r0, r1}
 801be94:	f7f3 fd9a 	bl	800f9cc <rmw_uros_epoch_nanos>
 801be98:	2303      	movs	r3, #3
 801be9a:	f507 6202 	add.w	r2, r7, #2080	@ 0x820
 801be9e:	e942 0102 	strd	r0, r1, [r2, #-8]
 801bea2:	f887 3820 	strb.w	r3, [r7, #2080]	@ 0x820
 801bea6:	b014      	add	sp, #80	@ 0x50
 801bea8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801beac:	2000ecb0 	.word	0x2000ecb0
 801beb0:	2000e948 	.word	0x2000e948

0801beb4 <on_reply>:
 801beb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801beb8:	4821      	ldr	r0, [pc, #132]	@ (801bf40 <on_reply+0x8c>)
 801beba:	b094      	sub	sp, #80	@ 0x50
 801bebc:	6800      	ldr	r0, [r0, #0]
 801bebe:	9f1a      	ldr	r7, [sp, #104]	@ 0x68
 801bec0:	f8bd 606c 	ldrh.w	r6, [sp, #108]	@ 0x6c
 801bec4:	9113      	str	r1, [sp, #76]	@ 0x4c
 801bec6:	b3b8      	cbz	r0, 801bf38 <on_reply+0x84>
 801bec8:	461d      	mov	r5, r3
 801beca:	e001      	b.n	801bed0 <on_reply+0x1c>
 801becc:	6840      	ldr	r0, [r0, #4]
 801bece:	b398      	cbz	r0, 801bf38 <on_reply+0x84>
 801bed0:	6884      	ldr	r4, [r0, #8]
 801bed2:	8b21      	ldrh	r1, [r4, #24]
 801bed4:	4291      	cmp	r1, r2
 801bed6:	d1f9      	bne.n	801becc <on_reply+0x18>
 801bed8:	2248      	movs	r2, #72	@ 0x48
 801beda:	f104 0128 	add.w	r1, r4, #40	@ 0x28
 801bede:	4668      	mov	r0, sp
 801bee0:	f000 ffdb 	bl	801ce9a <memcpy>
 801bee4:	f104 0320 	add.w	r3, r4, #32
 801bee8:	cb0c      	ldmia	r3, {r2, r3}
 801beea:	4620      	mov	r0, r4
 801beec:	f7f3 ff70 	bl	800fdd0 <rmw_uxrce_get_static_input_buffer_for_entity>
 801bef0:	4680      	mov	r8, r0
 801bef2:	b308      	cbz	r0, 801bf38 <on_reply+0x84>
 801bef4:	4638      	mov	r0, r7
 801bef6:	f8d8 7008 	ldr.w	r7, [r8, #8]
 801befa:	4632      	mov	r2, r6
 801befc:	f107 0110 	add.w	r1, r7, #16
 801bf00:	f7f4 ffd6 	bl	8010eb0 <ucdr_deserialize_array_uint8_t>
 801bf04:	b930      	cbnz	r0, 801bf14 <on_reply+0x60>
 801bf06:	480f      	ldr	r0, [pc, #60]	@ (801bf44 <on_reply+0x90>)
 801bf08:	4641      	mov	r1, r8
 801bf0a:	b014      	add	sp, #80	@ 0x50
 801bf0c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801bf10:	f7fb bde0 	b.w	8017ad4 <put_memory>
 801bf14:	2200      	movs	r2, #0
 801bf16:	f8c7 282c 	str.w	r2, [r7, #2092]	@ 0x82c
 801bf1a:	f8c7 4814 	str.w	r4, [r7, #2068]	@ 0x814
 801bf1e:	f8c7 6810 	str.w	r6, [r7, #2064]	@ 0x810
 801bf22:	f8c7 5828 	str.w	r5, [r7, #2088]	@ 0x828
 801bf26:	f7f3 fd51 	bl	800f9cc <rmw_uros_epoch_nanos>
 801bf2a:	2304      	movs	r3, #4
 801bf2c:	f507 6202 	add.w	r2, r7, #2080	@ 0x820
 801bf30:	e942 0102 	strd	r0, r1, [r2, #-8]
 801bf34:	f887 3820 	strb.w	r3, [r7, #2080]	@ 0x820
 801bf38:	b014      	add	sp, #80	@ 0x50
 801bf3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801bf3e:	bf00      	nop
 801bf40:	2000ebd8 	.word	0x2000ebd8
 801bf44:	2000e948 	.word	0x2000e948

0801bf48 <rmw_create_guard_condition>:
 801bf48:	b538      	push	{r3, r4, r5, lr}
 801bf4a:	4605      	mov	r5, r0
 801bf4c:	4807      	ldr	r0, [pc, #28]	@ (801bf6c <rmw_create_guard_condition+0x24>)
 801bf4e:	f7fb fdb1 	bl	8017ab4 <get_memory>
 801bf52:	b148      	cbz	r0, 801bf68 <rmw_create_guard_condition+0x20>
 801bf54:	6884      	ldr	r4, [r0, #8]
 801bf56:	2300      	movs	r3, #0
 801bf58:	7423      	strb	r3, [r4, #16]
 801bf5a:	61e5      	str	r5, [r4, #28]
 801bf5c:	f7fb fe30 	bl	8017bc0 <rmw_get_implementation_identifier>
 801bf60:	e9c4 0405 	strd	r0, r4, [r4, #20]
 801bf64:	f104 0014 	add.w	r0, r4, #20
 801bf68:	bd38      	pop	{r3, r4, r5, pc}
 801bf6a:	bf00      	nop
 801bf6c:	2000c724 	.word	0x2000c724

0801bf70 <rmw_destroy_guard_condition>:
 801bf70:	b508      	push	{r3, lr}
 801bf72:	4b08      	ldr	r3, [pc, #32]	@ (801bf94 <rmw_destroy_guard_condition+0x24>)
 801bf74:	6819      	ldr	r1, [r3, #0]
 801bf76:	b911      	cbnz	r1, 801bf7e <rmw_destroy_guard_condition+0xe>
 801bf78:	e00a      	b.n	801bf90 <rmw_destroy_guard_condition+0x20>
 801bf7a:	6849      	ldr	r1, [r1, #4]
 801bf7c:	b141      	cbz	r1, 801bf90 <rmw_destroy_guard_condition+0x20>
 801bf7e:	688b      	ldr	r3, [r1, #8]
 801bf80:	3314      	adds	r3, #20
 801bf82:	4298      	cmp	r0, r3
 801bf84:	d1f9      	bne.n	801bf7a <rmw_destroy_guard_condition+0xa>
 801bf86:	4803      	ldr	r0, [pc, #12]	@ (801bf94 <rmw_destroy_guard_condition+0x24>)
 801bf88:	f7fb fda4 	bl	8017ad4 <put_memory>
 801bf8c:	2000      	movs	r0, #0
 801bf8e:	bd08      	pop	{r3, pc}
 801bf90:	2001      	movs	r0, #1
 801bf92:	bd08      	pop	{r3, pc}
 801bf94:	2000c724 	.word	0x2000c724

0801bf98 <rmw_trigger_guard_condition>:
 801bf98:	b160      	cbz	r0, 801bfb4 <rmw_trigger_guard_condition+0x1c>
 801bf9a:	b510      	push	{r4, lr}
 801bf9c:	4604      	mov	r4, r0
 801bf9e:	6800      	ldr	r0, [r0, #0]
 801bfa0:	f7f4 f89a 	bl	80100d8 <is_uxrce_rmw_identifier_valid>
 801bfa4:	b908      	cbnz	r0, 801bfaa <rmw_trigger_guard_condition+0x12>
 801bfa6:	2001      	movs	r0, #1
 801bfa8:	bd10      	pop	{r4, pc}
 801bfaa:	6863      	ldr	r3, [r4, #4]
 801bfac:	2201      	movs	r2, #1
 801bfae:	741a      	strb	r2, [r3, #16]
 801bfb0:	2000      	movs	r0, #0
 801bfb2:	bd10      	pop	{r4, pc}
 801bfb4:	2001      	movs	r0, #1
 801bfb6:	4770      	bx	lr

0801bfb8 <geometry_msgs__msg__Pose__init>:
 801bfb8:	b1d8      	cbz	r0, 801bff2 <geometry_msgs__msg__Pose__init+0x3a>
 801bfba:	b538      	push	{r3, r4, r5, lr}
 801bfbc:	4604      	mov	r4, r0
 801bfbe:	f000 f8df 	bl	801c180 <geometry_msgs__msg__Point__init>
 801bfc2:	b130      	cbz	r0, 801bfd2 <geometry_msgs__msg__Pose__init+0x1a>
 801bfc4:	f104 0518 	add.w	r5, r4, #24
 801bfc8:	4628      	mov	r0, r5
 801bfca:	f000 f821 	bl	801c010 <geometry_msgs__msg__Quaternion__init>
 801bfce:	b148      	cbz	r0, 801bfe4 <geometry_msgs__msg__Pose__init+0x2c>
 801bfd0:	bd38      	pop	{r3, r4, r5, pc}
 801bfd2:	4620      	mov	r0, r4
 801bfd4:	f000 f8d8 	bl	801c188 <geometry_msgs__msg__Point__fini>
 801bfd8:	f104 0018 	add.w	r0, r4, #24
 801bfdc:	f000 f82c 	bl	801c038 <geometry_msgs__msg__Quaternion__fini>
 801bfe0:	2000      	movs	r0, #0
 801bfe2:	bd38      	pop	{r3, r4, r5, pc}
 801bfe4:	4620      	mov	r0, r4
 801bfe6:	f000 f8cf 	bl	801c188 <geometry_msgs__msg__Point__fini>
 801bfea:	4628      	mov	r0, r5
 801bfec:	f000 f824 	bl	801c038 <geometry_msgs__msg__Quaternion__fini>
 801bff0:	e7f6      	b.n	801bfe0 <geometry_msgs__msg__Pose__init+0x28>
 801bff2:	2000      	movs	r0, #0
 801bff4:	4770      	bx	lr
 801bff6:	bf00      	nop

0801bff8 <geometry_msgs__msg__Pose__fini>:
 801bff8:	b148      	cbz	r0, 801c00e <geometry_msgs__msg__Pose__fini+0x16>
 801bffa:	b510      	push	{r4, lr}
 801bffc:	4604      	mov	r4, r0
 801bffe:	f000 f8c3 	bl	801c188 <geometry_msgs__msg__Point__fini>
 801c002:	f104 0018 	add.w	r0, r4, #24
 801c006:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801c00a:	f000 b815 	b.w	801c038 <geometry_msgs__msg__Quaternion__fini>
 801c00e:	4770      	bx	lr

0801c010 <geometry_msgs__msg__Quaternion__init>:
 801c010:	b160      	cbz	r0, 801c02c <geometry_msgs__msg__Quaternion__init+0x1c>
 801c012:	ed9f 7b07 	vldr	d7, [pc, #28]	@ 801c030 <geometry_msgs__msg__Quaternion__init+0x20>
 801c016:	2200      	movs	r2, #0
 801c018:	2300      	movs	r3, #0
 801c01a:	e9c0 2300 	strd	r2, r3, [r0]
 801c01e:	e9c0 2302 	strd	r2, r3, [r0, #8]
 801c022:	e9c0 2304 	strd	r2, r3, [r0, #16]
 801c026:	ed80 7b06 	vstr	d7, [r0, #24]
 801c02a:	2001      	movs	r0, #1
 801c02c:	4770      	bx	lr
 801c02e:	bf00      	nop
 801c030:	00000000 	.word	0x00000000
 801c034:	3ff00000 	.word	0x3ff00000

0801c038 <geometry_msgs__msg__Quaternion__fini>:
 801c038:	4770      	bx	lr
 801c03a:	bf00      	nop

0801c03c <geometry_msgs__msg__Point__rosidl_typesupport_introspection_c__Point_init_function>:
 801c03c:	f000 b8a0 	b.w	801c180 <geometry_msgs__msg__Point__init>

0801c040 <geometry_msgs__msg__Point__rosidl_typesupport_introspection_c__Point_fini_function>:
 801c040:	f000 b8a2 	b.w	801c188 <geometry_msgs__msg__Point__fini>

0801c044 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point>:
 801c044:	4b04      	ldr	r3, [pc, #16]	@ (801c058 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x14>)
 801c046:	681a      	ldr	r2, [r3, #0]
 801c048:	b10a      	cbz	r2, 801c04e <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0xa>
 801c04a:	4803      	ldr	r0, [pc, #12]	@ (801c058 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x14>)
 801c04c:	4770      	bx	lr
 801c04e:	4a03      	ldr	r2, [pc, #12]	@ (801c05c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x18>)
 801c050:	4801      	ldr	r0, [pc, #4]	@ (801c058 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x14>)
 801c052:	6812      	ldr	r2, [r2, #0]
 801c054:	601a      	str	r2, [r3, #0]
 801c056:	4770      	bx	lr
 801c058:	20002dbc 	.word	0x20002dbc
 801c05c:	20000408 	.word	0x20000408

0801c060 <get_serialized_size_geometry_msgs__msg__Point>:
 801c060:	b1b8      	cbz	r0, 801c092 <get_serialized_size_geometry_msgs__msg__Point+0x32>
 801c062:	b570      	push	{r4, r5, r6, lr}
 801c064:	460d      	mov	r5, r1
 801c066:	4628      	mov	r0, r5
 801c068:	2108      	movs	r1, #8
 801c06a:	f7f2 f895 	bl	800e198 <ucdr_alignment>
 801c06e:	2108      	movs	r1, #8
 801c070:	186e      	adds	r6, r5, r1
 801c072:	4406      	add	r6, r0
 801c074:	4630      	mov	r0, r6
 801c076:	f7f2 f88f 	bl	800e198 <ucdr_alignment>
 801c07a:	f100 0408 	add.w	r4, r0, #8
 801c07e:	4434      	add	r4, r6
 801c080:	2108      	movs	r1, #8
 801c082:	4620      	mov	r0, r4
 801c084:	f7f2 f888 	bl	800e198 <ucdr_alignment>
 801c088:	f1c5 0508 	rsb	r5, r5, #8
 801c08c:	4405      	add	r5, r0
 801c08e:	1928      	adds	r0, r5, r4
 801c090:	bd70      	pop	{r4, r5, r6, pc}
 801c092:	4770      	bx	lr

0801c094 <_Point__cdr_deserialize>:
 801c094:	b538      	push	{r3, r4, r5, lr}
 801c096:	460c      	mov	r4, r1
 801c098:	b171      	cbz	r1, 801c0b8 <_Point__cdr_deserialize+0x24>
 801c09a:	4605      	mov	r5, r0
 801c09c:	f7f1 fe9e 	bl	800dddc <ucdr_deserialize_double>
 801c0a0:	f104 0108 	add.w	r1, r4, #8
 801c0a4:	4628      	mov	r0, r5
 801c0a6:	f7f1 fe99 	bl	800dddc <ucdr_deserialize_double>
 801c0aa:	f104 0110 	add.w	r1, r4, #16
 801c0ae:	4628      	mov	r0, r5
 801c0b0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801c0b4:	f7f1 be92 	b.w	800dddc <ucdr_deserialize_double>
 801c0b8:	4608      	mov	r0, r1
 801c0ba:	bd38      	pop	{r3, r4, r5, pc}

0801c0bc <_Point__cdr_serialize>:
 801c0bc:	b198      	cbz	r0, 801c0e6 <_Point__cdr_serialize+0x2a>
 801c0be:	b538      	push	{r3, r4, r5, lr}
 801c0c0:	ed90 0b00 	vldr	d0, [r0]
 801c0c4:	460d      	mov	r5, r1
 801c0c6:	4604      	mov	r4, r0
 801c0c8:	4608      	mov	r0, r1
 801c0ca:	f7f1 fcf7 	bl	800dabc <ucdr_serialize_double>
 801c0ce:	ed94 0b02 	vldr	d0, [r4, #8]
 801c0d2:	4628      	mov	r0, r5
 801c0d4:	f7f1 fcf2 	bl	800dabc <ucdr_serialize_double>
 801c0d8:	ed94 0b04 	vldr	d0, [r4, #16]
 801c0dc:	4628      	mov	r0, r5
 801c0de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801c0e2:	f7f1 bceb 	b.w	800dabc <ucdr_serialize_double>
 801c0e6:	4770      	bx	lr

0801c0e8 <_Point__get_serialized_size>:
 801c0e8:	b1a0      	cbz	r0, 801c114 <_Point__get_serialized_size+0x2c>
 801c0ea:	b538      	push	{r3, r4, r5, lr}
 801c0ec:	2108      	movs	r1, #8
 801c0ee:	2000      	movs	r0, #0
 801c0f0:	f7f2 f852 	bl	800e198 <ucdr_alignment>
 801c0f4:	f100 0508 	add.w	r5, r0, #8
 801c0f8:	2108      	movs	r1, #8
 801c0fa:	4628      	mov	r0, r5
 801c0fc:	f7f2 f84c 	bl	800e198 <ucdr_alignment>
 801c100:	f100 0408 	add.w	r4, r0, #8
 801c104:	442c      	add	r4, r5
 801c106:	2108      	movs	r1, #8
 801c108:	4620      	mov	r0, r4
 801c10a:	f7f2 f845 	bl	800e198 <ucdr_alignment>
 801c10e:	3008      	adds	r0, #8
 801c110:	4420      	add	r0, r4
 801c112:	bd38      	pop	{r3, r4, r5, pc}
 801c114:	4770      	bx	lr
 801c116:	bf00      	nop

0801c118 <_Point__max_serialized_size>:
 801c118:	b538      	push	{r3, r4, r5, lr}
 801c11a:	2108      	movs	r1, #8
 801c11c:	2000      	movs	r0, #0
 801c11e:	f7f2 f83b 	bl	800e198 <ucdr_alignment>
 801c122:	f100 0508 	add.w	r5, r0, #8
 801c126:	2108      	movs	r1, #8
 801c128:	4628      	mov	r0, r5
 801c12a:	f7f2 f835 	bl	800e198 <ucdr_alignment>
 801c12e:	f100 0408 	add.w	r4, r0, #8
 801c132:	442c      	add	r4, r5
 801c134:	2108      	movs	r1, #8
 801c136:	4620      	mov	r0, r4
 801c138:	f7f2 f82e 	bl	800e198 <ucdr_alignment>
 801c13c:	3008      	adds	r0, #8
 801c13e:	4420      	add	r0, r4
 801c140:	bd38      	pop	{r3, r4, r5, pc}
 801c142:	bf00      	nop

0801c144 <max_serialized_size_geometry_msgs__msg__Point>:
 801c144:	b570      	push	{r4, r5, r6, lr}
 801c146:	2301      	movs	r3, #1
 801c148:	460c      	mov	r4, r1
 801c14a:	7003      	strb	r3, [r0, #0]
 801c14c:	2108      	movs	r1, #8
 801c14e:	4620      	mov	r0, r4
 801c150:	f7f2 f822 	bl	800e198 <ucdr_alignment>
 801c154:	2108      	movs	r1, #8
 801c156:	1863      	adds	r3, r4, r1
 801c158:	18c6      	adds	r6, r0, r3
 801c15a:	4630      	mov	r0, r6
 801c15c:	f7f2 f81c 	bl	800e198 <ucdr_alignment>
 801c160:	f100 0508 	add.w	r5, r0, #8
 801c164:	4435      	add	r5, r6
 801c166:	2108      	movs	r1, #8
 801c168:	4628      	mov	r0, r5
 801c16a:	f7f2 f815 	bl	800e198 <ucdr_alignment>
 801c16e:	f1c4 0408 	rsb	r4, r4, #8
 801c172:	4420      	add	r0, r4
 801c174:	4428      	add	r0, r5
 801c176:	bd70      	pop	{r4, r5, r6, pc}

0801c178 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Point>:
 801c178:	4800      	ldr	r0, [pc, #0]	@ (801c17c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x4>)
 801c17a:	4770      	bx	lr
 801c17c:	20002e88 	.word	0x20002e88

0801c180 <geometry_msgs__msg__Point__init>:
 801c180:	3800      	subs	r0, #0
 801c182:	bf18      	it	ne
 801c184:	2001      	movne	r0, #1
 801c186:	4770      	bx	lr

0801c188 <geometry_msgs__msg__Point__fini>:
 801c188:	4770      	bx	lr
 801c18a:	bf00      	nop

0801c18c <calloc>:
 801c18c:	4b02      	ldr	r3, [pc, #8]	@ (801c198 <calloc+0xc>)
 801c18e:	460a      	mov	r2, r1
 801c190:	4601      	mov	r1, r0
 801c192:	6818      	ldr	r0, [r3, #0]
 801c194:	f000 b802 	b.w	801c19c <_calloc_r>
 801c198:	20002ec8 	.word	0x20002ec8

0801c19c <_calloc_r>:
 801c19c:	b570      	push	{r4, r5, r6, lr}
 801c19e:	fba1 5402 	umull	r5, r4, r1, r2
 801c1a2:	b934      	cbnz	r4, 801c1b2 <_calloc_r+0x16>
 801c1a4:	4629      	mov	r1, r5
 801c1a6:	f000 f899 	bl	801c2dc <_malloc_r>
 801c1aa:	4606      	mov	r6, r0
 801c1ac:	b928      	cbnz	r0, 801c1ba <_calloc_r+0x1e>
 801c1ae:	4630      	mov	r0, r6
 801c1b0:	bd70      	pop	{r4, r5, r6, pc}
 801c1b2:	220c      	movs	r2, #12
 801c1b4:	6002      	str	r2, [r0, #0]
 801c1b6:	2600      	movs	r6, #0
 801c1b8:	e7f9      	b.n	801c1ae <_calloc_r+0x12>
 801c1ba:	462a      	mov	r2, r5
 801c1bc:	4621      	mov	r1, r4
 801c1be:	f000 fd33 	bl	801cc28 <memset>
 801c1c2:	e7f4      	b.n	801c1ae <_calloc_r+0x12>

0801c1c4 <exit>:
 801c1c4:	b508      	push	{r3, lr}
 801c1c6:	4b06      	ldr	r3, [pc, #24]	@ (801c1e0 <exit+0x1c>)
 801c1c8:	4604      	mov	r4, r0
 801c1ca:	b113      	cbz	r3, 801c1d2 <exit+0xe>
 801c1cc:	2100      	movs	r1, #0
 801c1ce:	f3af 8000 	nop.w
 801c1d2:	4b04      	ldr	r3, [pc, #16]	@ (801c1e4 <exit+0x20>)
 801c1d4:	681b      	ldr	r3, [r3, #0]
 801c1d6:	b103      	cbz	r3, 801c1da <exit+0x16>
 801c1d8:	4798      	blx	r3
 801c1da:	4620      	mov	r0, r4
 801c1dc:	f7e6 f894 	bl	8002308 <_exit>
 801c1e0:	00000000 	.word	0x00000000
 801c1e4:	20011894 	.word	0x20011894

0801c1e8 <getenv>:
 801c1e8:	b507      	push	{r0, r1, r2, lr}
 801c1ea:	4b04      	ldr	r3, [pc, #16]	@ (801c1fc <getenv+0x14>)
 801c1ec:	4601      	mov	r1, r0
 801c1ee:	aa01      	add	r2, sp, #4
 801c1f0:	6818      	ldr	r0, [r3, #0]
 801c1f2:	f000 f805 	bl	801c200 <_findenv_r>
 801c1f6:	b003      	add	sp, #12
 801c1f8:	f85d fb04 	ldr.w	pc, [sp], #4
 801c1fc:	20002ec8 	.word	0x20002ec8

0801c200 <_findenv_r>:
 801c200:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c204:	f8df a06c 	ldr.w	sl, [pc, #108]	@ 801c274 <_findenv_r+0x74>
 801c208:	4606      	mov	r6, r0
 801c20a:	4689      	mov	r9, r1
 801c20c:	4617      	mov	r7, r2
 801c20e:	f000 fe71 	bl	801cef4 <__env_lock>
 801c212:	f8da 4000 	ldr.w	r4, [sl]
 801c216:	b134      	cbz	r4, 801c226 <_findenv_r+0x26>
 801c218:	464b      	mov	r3, r9
 801c21a:	4698      	mov	r8, r3
 801c21c:	f813 2b01 	ldrb.w	r2, [r3], #1
 801c220:	b13a      	cbz	r2, 801c232 <_findenv_r+0x32>
 801c222:	2a3d      	cmp	r2, #61	@ 0x3d
 801c224:	d1f9      	bne.n	801c21a <_findenv_r+0x1a>
 801c226:	4630      	mov	r0, r6
 801c228:	f000 fe6a 	bl	801cf00 <__env_unlock>
 801c22c:	2000      	movs	r0, #0
 801c22e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c232:	eba8 0809 	sub.w	r8, r8, r9
 801c236:	46a3      	mov	fp, r4
 801c238:	f854 0b04 	ldr.w	r0, [r4], #4
 801c23c:	2800      	cmp	r0, #0
 801c23e:	d0f2      	beq.n	801c226 <_findenv_r+0x26>
 801c240:	4642      	mov	r2, r8
 801c242:	4649      	mov	r1, r9
 801c244:	f000 fd05 	bl	801cc52 <strncmp>
 801c248:	2800      	cmp	r0, #0
 801c24a:	d1f4      	bne.n	801c236 <_findenv_r+0x36>
 801c24c:	f854 3c04 	ldr.w	r3, [r4, #-4]
 801c250:	eb03 0508 	add.w	r5, r3, r8
 801c254:	f813 3008 	ldrb.w	r3, [r3, r8]
 801c258:	2b3d      	cmp	r3, #61	@ 0x3d
 801c25a:	d1ec      	bne.n	801c236 <_findenv_r+0x36>
 801c25c:	f8da 3000 	ldr.w	r3, [sl]
 801c260:	ebab 0303 	sub.w	r3, fp, r3
 801c264:	109b      	asrs	r3, r3, #2
 801c266:	4630      	mov	r0, r6
 801c268:	603b      	str	r3, [r7, #0]
 801c26a:	f000 fe49 	bl	801cf00 <__env_unlock>
 801c26e:	1c68      	adds	r0, r5, #1
 801c270:	e7dd      	b.n	801c22e <_findenv_r+0x2e>
 801c272:	bf00      	nop
 801c274:	20000008 	.word	0x20000008

0801c278 <malloc>:
 801c278:	4b02      	ldr	r3, [pc, #8]	@ (801c284 <malloc+0xc>)
 801c27a:	4601      	mov	r1, r0
 801c27c:	6818      	ldr	r0, [r3, #0]
 801c27e:	f000 b82d 	b.w	801c2dc <_malloc_r>
 801c282:	bf00      	nop
 801c284:	20002ec8 	.word	0x20002ec8

0801c288 <free>:
 801c288:	4b02      	ldr	r3, [pc, #8]	@ (801c294 <free+0xc>)
 801c28a:	4601      	mov	r1, r0
 801c28c:	6818      	ldr	r0, [r3, #0]
 801c28e:	f000 be3d 	b.w	801cf0c <_free_r>
 801c292:	bf00      	nop
 801c294:	20002ec8 	.word	0x20002ec8

0801c298 <sbrk_aligned>:
 801c298:	b570      	push	{r4, r5, r6, lr}
 801c29a:	4e0f      	ldr	r6, [pc, #60]	@ (801c2d8 <sbrk_aligned+0x40>)
 801c29c:	460c      	mov	r4, r1
 801c29e:	6831      	ldr	r1, [r6, #0]
 801c2a0:	4605      	mov	r5, r0
 801c2a2:	b911      	cbnz	r1, 801c2aa <sbrk_aligned+0x12>
 801c2a4:	f000 fda2 	bl	801cdec <_sbrk_r>
 801c2a8:	6030      	str	r0, [r6, #0]
 801c2aa:	4621      	mov	r1, r4
 801c2ac:	4628      	mov	r0, r5
 801c2ae:	f000 fd9d 	bl	801cdec <_sbrk_r>
 801c2b2:	1c43      	adds	r3, r0, #1
 801c2b4:	d103      	bne.n	801c2be <sbrk_aligned+0x26>
 801c2b6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 801c2ba:	4620      	mov	r0, r4
 801c2bc:	bd70      	pop	{r4, r5, r6, pc}
 801c2be:	1cc4      	adds	r4, r0, #3
 801c2c0:	f024 0403 	bic.w	r4, r4, #3
 801c2c4:	42a0      	cmp	r0, r4
 801c2c6:	d0f8      	beq.n	801c2ba <sbrk_aligned+0x22>
 801c2c8:	1a21      	subs	r1, r4, r0
 801c2ca:	4628      	mov	r0, r5
 801c2cc:	f000 fd8e 	bl	801cdec <_sbrk_r>
 801c2d0:	3001      	adds	r0, #1
 801c2d2:	d1f2      	bne.n	801c2ba <sbrk_aligned+0x22>
 801c2d4:	e7ef      	b.n	801c2b6 <sbrk_aligned+0x1e>
 801c2d6:	bf00      	nop
 801c2d8:	20011754 	.word	0x20011754

0801c2dc <_malloc_r>:
 801c2dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801c2e0:	1ccd      	adds	r5, r1, #3
 801c2e2:	f025 0503 	bic.w	r5, r5, #3
 801c2e6:	3508      	adds	r5, #8
 801c2e8:	2d0c      	cmp	r5, #12
 801c2ea:	bf38      	it	cc
 801c2ec:	250c      	movcc	r5, #12
 801c2ee:	2d00      	cmp	r5, #0
 801c2f0:	4606      	mov	r6, r0
 801c2f2:	db01      	blt.n	801c2f8 <_malloc_r+0x1c>
 801c2f4:	42a9      	cmp	r1, r5
 801c2f6:	d904      	bls.n	801c302 <_malloc_r+0x26>
 801c2f8:	230c      	movs	r3, #12
 801c2fa:	6033      	str	r3, [r6, #0]
 801c2fc:	2000      	movs	r0, #0
 801c2fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801c302:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801c3d8 <_malloc_r+0xfc>
 801c306:	f000 f869 	bl	801c3dc <__malloc_lock>
 801c30a:	f8d8 3000 	ldr.w	r3, [r8]
 801c30e:	461c      	mov	r4, r3
 801c310:	bb44      	cbnz	r4, 801c364 <_malloc_r+0x88>
 801c312:	4629      	mov	r1, r5
 801c314:	4630      	mov	r0, r6
 801c316:	f7ff ffbf 	bl	801c298 <sbrk_aligned>
 801c31a:	1c43      	adds	r3, r0, #1
 801c31c:	4604      	mov	r4, r0
 801c31e:	d158      	bne.n	801c3d2 <_malloc_r+0xf6>
 801c320:	f8d8 4000 	ldr.w	r4, [r8]
 801c324:	4627      	mov	r7, r4
 801c326:	2f00      	cmp	r7, #0
 801c328:	d143      	bne.n	801c3b2 <_malloc_r+0xd6>
 801c32a:	2c00      	cmp	r4, #0
 801c32c:	d04b      	beq.n	801c3c6 <_malloc_r+0xea>
 801c32e:	6823      	ldr	r3, [r4, #0]
 801c330:	4639      	mov	r1, r7
 801c332:	4630      	mov	r0, r6
 801c334:	eb04 0903 	add.w	r9, r4, r3
 801c338:	f000 fd58 	bl	801cdec <_sbrk_r>
 801c33c:	4581      	cmp	r9, r0
 801c33e:	d142      	bne.n	801c3c6 <_malloc_r+0xea>
 801c340:	6821      	ldr	r1, [r4, #0]
 801c342:	1a6d      	subs	r5, r5, r1
 801c344:	4629      	mov	r1, r5
 801c346:	4630      	mov	r0, r6
 801c348:	f7ff ffa6 	bl	801c298 <sbrk_aligned>
 801c34c:	3001      	adds	r0, #1
 801c34e:	d03a      	beq.n	801c3c6 <_malloc_r+0xea>
 801c350:	6823      	ldr	r3, [r4, #0]
 801c352:	442b      	add	r3, r5
 801c354:	6023      	str	r3, [r4, #0]
 801c356:	f8d8 3000 	ldr.w	r3, [r8]
 801c35a:	685a      	ldr	r2, [r3, #4]
 801c35c:	bb62      	cbnz	r2, 801c3b8 <_malloc_r+0xdc>
 801c35e:	f8c8 7000 	str.w	r7, [r8]
 801c362:	e00f      	b.n	801c384 <_malloc_r+0xa8>
 801c364:	6822      	ldr	r2, [r4, #0]
 801c366:	1b52      	subs	r2, r2, r5
 801c368:	d420      	bmi.n	801c3ac <_malloc_r+0xd0>
 801c36a:	2a0b      	cmp	r2, #11
 801c36c:	d917      	bls.n	801c39e <_malloc_r+0xc2>
 801c36e:	1961      	adds	r1, r4, r5
 801c370:	42a3      	cmp	r3, r4
 801c372:	6025      	str	r5, [r4, #0]
 801c374:	bf18      	it	ne
 801c376:	6059      	strne	r1, [r3, #4]
 801c378:	6863      	ldr	r3, [r4, #4]
 801c37a:	bf08      	it	eq
 801c37c:	f8c8 1000 	streq.w	r1, [r8]
 801c380:	5162      	str	r2, [r4, r5]
 801c382:	604b      	str	r3, [r1, #4]
 801c384:	4630      	mov	r0, r6
 801c386:	f000 f82f 	bl	801c3e8 <__malloc_unlock>
 801c38a:	f104 000b 	add.w	r0, r4, #11
 801c38e:	1d23      	adds	r3, r4, #4
 801c390:	f020 0007 	bic.w	r0, r0, #7
 801c394:	1ac2      	subs	r2, r0, r3
 801c396:	bf1c      	itt	ne
 801c398:	1a1b      	subne	r3, r3, r0
 801c39a:	50a3      	strne	r3, [r4, r2]
 801c39c:	e7af      	b.n	801c2fe <_malloc_r+0x22>
 801c39e:	6862      	ldr	r2, [r4, #4]
 801c3a0:	42a3      	cmp	r3, r4
 801c3a2:	bf0c      	ite	eq
 801c3a4:	f8c8 2000 	streq.w	r2, [r8]
 801c3a8:	605a      	strne	r2, [r3, #4]
 801c3aa:	e7eb      	b.n	801c384 <_malloc_r+0xa8>
 801c3ac:	4623      	mov	r3, r4
 801c3ae:	6864      	ldr	r4, [r4, #4]
 801c3b0:	e7ae      	b.n	801c310 <_malloc_r+0x34>
 801c3b2:	463c      	mov	r4, r7
 801c3b4:	687f      	ldr	r7, [r7, #4]
 801c3b6:	e7b6      	b.n	801c326 <_malloc_r+0x4a>
 801c3b8:	461a      	mov	r2, r3
 801c3ba:	685b      	ldr	r3, [r3, #4]
 801c3bc:	42a3      	cmp	r3, r4
 801c3be:	d1fb      	bne.n	801c3b8 <_malloc_r+0xdc>
 801c3c0:	2300      	movs	r3, #0
 801c3c2:	6053      	str	r3, [r2, #4]
 801c3c4:	e7de      	b.n	801c384 <_malloc_r+0xa8>
 801c3c6:	230c      	movs	r3, #12
 801c3c8:	6033      	str	r3, [r6, #0]
 801c3ca:	4630      	mov	r0, r6
 801c3cc:	f000 f80c 	bl	801c3e8 <__malloc_unlock>
 801c3d0:	e794      	b.n	801c2fc <_malloc_r+0x20>
 801c3d2:	6005      	str	r5, [r0, #0]
 801c3d4:	e7d6      	b.n	801c384 <_malloc_r+0xa8>
 801c3d6:	bf00      	nop
 801c3d8:	20011758 	.word	0x20011758

0801c3dc <__malloc_lock>:
 801c3dc:	4801      	ldr	r0, [pc, #4]	@ (801c3e4 <__malloc_lock+0x8>)
 801c3de:	f000 bd52 	b.w	801ce86 <__retarget_lock_acquire_recursive>
 801c3e2:	bf00      	nop
 801c3e4:	2001189d 	.word	0x2001189d

0801c3e8 <__malloc_unlock>:
 801c3e8:	4801      	ldr	r0, [pc, #4]	@ (801c3f0 <__malloc_unlock+0x8>)
 801c3ea:	f000 bd4d 	b.w	801ce88 <__retarget_lock_release_recursive>
 801c3ee:	bf00      	nop
 801c3f0:	2001189d 	.word	0x2001189d

0801c3f4 <srand>:
 801c3f4:	b538      	push	{r3, r4, r5, lr}
 801c3f6:	4b10      	ldr	r3, [pc, #64]	@ (801c438 <srand+0x44>)
 801c3f8:	681d      	ldr	r5, [r3, #0]
 801c3fa:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 801c3fc:	4604      	mov	r4, r0
 801c3fe:	b9b3      	cbnz	r3, 801c42e <srand+0x3a>
 801c400:	2018      	movs	r0, #24
 801c402:	f7ff ff39 	bl	801c278 <malloc>
 801c406:	4602      	mov	r2, r0
 801c408:	6328      	str	r0, [r5, #48]	@ 0x30
 801c40a:	b920      	cbnz	r0, 801c416 <srand+0x22>
 801c40c:	4b0b      	ldr	r3, [pc, #44]	@ (801c43c <srand+0x48>)
 801c40e:	480c      	ldr	r0, [pc, #48]	@ (801c440 <srand+0x4c>)
 801c410:	2146      	movs	r1, #70	@ 0x46
 801c412:	f000 fd51 	bl	801ceb8 <__assert_func>
 801c416:	490b      	ldr	r1, [pc, #44]	@ (801c444 <srand+0x50>)
 801c418:	4b0b      	ldr	r3, [pc, #44]	@ (801c448 <srand+0x54>)
 801c41a:	e9c0 1300 	strd	r1, r3, [r0]
 801c41e:	4b0b      	ldr	r3, [pc, #44]	@ (801c44c <srand+0x58>)
 801c420:	6083      	str	r3, [r0, #8]
 801c422:	230b      	movs	r3, #11
 801c424:	8183      	strh	r3, [r0, #12]
 801c426:	2100      	movs	r1, #0
 801c428:	2001      	movs	r0, #1
 801c42a:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801c42e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 801c430:	2200      	movs	r2, #0
 801c432:	611c      	str	r4, [r3, #16]
 801c434:	615a      	str	r2, [r3, #20]
 801c436:	bd38      	pop	{r3, r4, r5, pc}
 801c438:	20002ec8 	.word	0x20002ec8
 801c43c:	08020bd8 	.word	0x08020bd8
 801c440:	08020bef 	.word	0x08020bef
 801c444:	abcd330e 	.word	0xabcd330e
 801c448:	e66d1234 	.word	0xe66d1234
 801c44c:	0005deec 	.word	0x0005deec

0801c450 <rand>:
 801c450:	4b16      	ldr	r3, [pc, #88]	@ (801c4ac <rand+0x5c>)
 801c452:	b510      	push	{r4, lr}
 801c454:	681c      	ldr	r4, [r3, #0]
 801c456:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801c458:	b9b3      	cbnz	r3, 801c488 <rand+0x38>
 801c45a:	2018      	movs	r0, #24
 801c45c:	f7ff ff0c 	bl	801c278 <malloc>
 801c460:	4602      	mov	r2, r0
 801c462:	6320      	str	r0, [r4, #48]	@ 0x30
 801c464:	b920      	cbnz	r0, 801c470 <rand+0x20>
 801c466:	4b12      	ldr	r3, [pc, #72]	@ (801c4b0 <rand+0x60>)
 801c468:	4812      	ldr	r0, [pc, #72]	@ (801c4b4 <rand+0x64>)
 801c46a:	2152      	movs	r1, #82	@ 0x52
 801c46c:	f000 fd24 	bl	801ceb8 <__assert_func>
 801c470:	4911      	ldr	r1, [pc, #68]	@ (801c4b8 <rand+0x68>)
 801c472:	4b12      	ldr	r3, [pc, #72]	@ (801c4bc <rand+0x6c>)
 801c474:	e9c0 1300 	strd	r1, r3, [r0]
 801c478:	4b11      	ldr	r3, [pc, #68]	@ (801c4c0 <rand+0x70>)
 801c47a:	6083      	str	r3, [r0, #8]
 801c47c:	230b      	movs	r3, #11
 801c47e:	8183      	strh	r3, [r0, #12]
 801c480:	2100      	movs	r1, #0
 801c482:	2001      	movs	r0, #1
 801c484:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801c488:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801c48a:	480e      	ldr	r0, [pc, #56]	@ (801c4c4 <rand+0x74>)
 801c48c:	690b      	ldr	r3, [r1, #16]
 801c48e:	694c      	ldr	r4, [r1, #20]
 801c490:	4a0d      	ldr	r2, [pc, #52]	@ (801c4c8 <rand+0x78>)
 801c492:	4358      	muls	r0, r3
 801c494:	fb02 0004 	mla	r0, r2, r4, r0
 801c498:	fba3 3202 	umull	r3, r2, r3, r2
 801c49c:	3301      	adds	r3, #1
 801c49e:	eb40 0002 	adc.w	r0, r0, r2
 801c4a2:	e9c1 3004 	strd	r3, r0, [r1, #16]
 801c4a6:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 801c4aa:	bd10      	pop	{r4, pc}
 801c4ac:	20002ec8 	.word	0x20002ec8
 801c4b0:	08020bd8 	.word	0x08020bd8
 801c4b4:	08020bef 	.word	0x08020bef
 801c4b8:	abcd330e 	.word	0xabcd330e
 801c4bc:	e66d1234 	.word	0xe66d1234
 801c4c0:	0005deec 	.word	0x0005deec
 801c4c4:	5851f42d 	.word	0x5851f42d
 801c4c8:	4c957f2d 	.word	0x4c957f2d

0801c4cc <realloc>:
 801c4cc:	4b02      	ldr	r3, [pc, #8]	@ (801c4d8 <realloc+0xc>)
 801c4ce:	460a      	mov	r2, r1
 801c4d0:	4601      	mov	r1, r0
 801c4d2:	6818      	ldr	r0, [r3, #0]
 801c4d4:	f000 b802 	b.w	801c4dc <_realloc_r>
 801c4d8:	20002ec8 	.word	0x20002ec8

0801c4dc <_realloc_r>:
 801c4dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c4e0:	4607      	mov	r7, r0
 801c4e2:	4614      	mov	r4, r2
 801c4e4:	460d      	mov	r5, r1
 801c4e6:	b921      	cbnz	r1, 801c4f2 <_realloc_r+0x16>
 801c4e8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801c4ec:	4611      	mov	r1, r2
 801c4ee:	f7ff bef5 	b.w	801c2dc <_malloc_r>
 801c4f2:	b92a      	cbnz	r2, 801c500 <_realloc_r+0x24>
 801c4f4:	f000 fd0a 	bl	801cf0c <_free_r>
 801c4f8:	4625      	mov	r5, r4
 801c4fa:	4628      	mov	r0, r5
 801c4fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801c500:	f000 fd4e 	bl	801cfa0 <_malloc_usable_size_r>
 801c504:	4284      	cmp	r4, r0
 801c506:	4606      	mov	r6, r0
 801c508:	d802      	bhi.n	801c510 <_realloc_r+0x34>
 801c50a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801c50e:	d8f4      	bhi.n	801c4fa <_realloc_r+0x1e>
 801c510:	4621      	mov	r1, r4
 801c512:	4638      	mov	r0, r7
 801c514:	f7ff fee2 	bl	801c2dc <_malloc_r>
 801c518:	4680      	mov	r8, r0
 801c51a:	b908      	cbnz	r0, 801c520 <_realloc_r+0x44>
 801c51c:	4645      	mov	r5, r8
 801c51e:	e7ec      	b.n	801c4fa <_realloc_r+0x1e>
 801c520:	42b4      	cmp	r4, r6
 801c522:	4622      	mov	r2, r4
 801c524:	4629      	mov	r1, r5
 801c526:	bf28      	it	cs
 801c528:	4632      	movcs	r2, r6
 801c52a:	f000 fcb6 	bl	801ce9a <memcpy>
 801c52e:	4629      	mov	r1, r5
 801c530:	4638      	mov	r0, r7
 801c532:	f000 fceb 	bl	801cf0c <_free_r>
 801c536:	e7f1      	b.n	801c51c <_realloc_r+0x40>

0801c538 <_strtoul_l.isra.0>:
 801c538:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801c53c:	4e34      	ldr	r6, [pc, #208]	@ (801c610 <_strtoul_l.isra.0+0xd8>)
 801c53e:	4686      	mov	lr, r0
 801c540:	460d      	mov	r5, r1
 801c542:	4628      	mov	r0, r5
 801c544:	f815 4b01 	ldrb.w	r4, [r5], #1
 801c548:	5d37      	ldrb	r7, [r6, r4]
 801c54a:	f017 0708 	ands.w	r7, r7, #8
 801c54e:	d1f8      	bne.n	801c542 <_strtoul_l.isra.0+0xa>
 801c550:	2c2d      	cmp	r4, #45	@ 0x2d
 801c552:	d110      	bne.n	801c576 <_strtoul_l.isra.0+0x3e>
 801c554:	782c      	ldrb	r4, [r5, #0]
 801c556:	2701      	movs	r7, #1
 801c558:	1c85      	adds	r5, r0, #2
 801c55a:	f033 0010 	bics.w	r0, r3, #16
 801c55e:	d115      	bne.n	801c58c <_strtoul_l.isra.0+0x54>
 801c560:	2c30      	cmp	r4, #48	@ 0x30
 801c562:	d10d      	bne.n	801c580 <_strtoul_l.isra.0+0x48>
 801c564:	7828      	ldrb	r0, [r5, #0]
 801c566:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 801c56a:	2858      	cmp	r0, #88	@ 0x58
 801c56c:	d108      	bne.n	801c580 <_strtoul_l.isra.0+0x48>
 801c56e:	786c      	ldrb	r4, [r5, #1]
 801c570:	3502      	adds	r5, #2
 801c572:	2310      	movs	r3, #16
 801c574:	e00a      	b.n	801c58c <_strtoul_l.isra.0+0x54>
 801c576:	2c2b      	cmp	r4, #43	@ 0x2b
 801c578:	bf04      	itt	eq
 801c57a:	782c      	ldrbeq	r4, [r5, #0]
 801c57c:	1c85      	addeq	r5, r0, #2
 801c57e:	e7ec      	b.n	801c55a <_strtoul_l.isra.0+0x22>
 801c580:	2b00      	cmp	r3, #0
 801c582:	d1f6      	bne.n	801c572 <_strtoul_l.isra.0+0x3a>
 801c584:	2c30      	cmp	r4, #48	@ 0x30
 801c586:	bf14      	ite	ne
 801c588:	230a      	movne	r3, #10
 801c58a:	2308      	moveq	r3, #8
 801c58c:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 801c590:	2600      	movs	r6, #0
 801c592:	fbb8 f8f3 	udiv	r8, r8, r3
 801c596:	fb03 f908 	mul.w	r9, r3, r8
 801c59a:	ea6f 0909 	mvn.w	r9, r9
 801c59e:	4630      	mov	r0, r6
 801c5a0:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 801c5a4:	f1bc 0f09 	cmp.w	ip, #9
 801c5a8:	d810      	bhi.n	801c5cc <_strtoul_l.isra.0+0x94>
 801c5aa:	4664      	mov	r4, ip
 801c5ac:	42a3      	cmp	r3, r4
 801c5ae:	dd1e      	ble.n	801c5ee <_strtoul_l.isra.0+0xb6>
 801c5b0:	f1b6 3fff 	cmp.w	r6, #4294967295	@ 0xffffffff
 801c5b4:	d007      	beq.n	801c5c6 <_strtoul_l.isra.0+0x8e>
 801c5b6:	4580      	cmp	r8, r0
 801c5b8:	d316      	bcc.n	801c5e8 <_strtoul_l.isra.0+0xb0>
 801c5ba:	d101      	bne.n	801c5c0 <_strtoul_l.isra.0+0x88>
 801c5bc:	45a1      	cmp	r9, r4
 801c5be:	db13      	blt.n	801c5e8 <_strtoul_l.isra.0+0xb0>
 801c5c0:	fb00 4003 	mla	r0, r0, r3, r4
 801c5c4:	2601      	movs	r6, #1
 801c5c6:	f815 4b01 	ldrb.w	r4, [r5], #1
 801c5ca:	e7e9      	b.n	801c5a0 <_strtoul_l.isra.0+0x68>
 801c5cc:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 801c5d0:	f1bc 0f19 	cmp.w	ip, #25
 801c5d4:	d801      	bhi.n	801c5da <_strtoul_l.isra.0+0xa2>
 801c5d6:	3c37      	subs	r4, #55	@ 0x37
 801c5d8:	e7e8      	b.n	801c5ac <_strtoul_l.isra.0+0x74>
 801c5da:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 801c5de:	f1bc 0f19 	cmp.w	ip, #25
 801c5e2:	d804      	bhi.n	801c5ee <_strtoul_l.isra.0+0xb6>
 801c5e4:	3c57      	subs	r4, #87	@ 0x57
 801c5e6:	e7e1      	b.n	801c5ac <_strtoul_l.isra.0+0x74>
 801c5e8:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 801c5ec:	e7eb      	b.n	801c5c6 <_strtoul_l.isra.0+0x8e>
 801c5ee:	1c73      	adds	r3, r6, #1
 801c5f0:	d106      	bne.n	801c600 <_strtoul_l.isra.0+0xc8>
 801c5f2:	2322      	movs	r3, #34	@ 0x22
 801c5f4:	f8ce 3000 	str.w	r3, [lr]
 801c5f8:	4630      	mov	r0, r6
 801c5fa:	b932      	cbnz	r2, 801c60a <_strtoul_l.isra.0+0xd2>
 801c5fc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801c600:	b107      	cbz	r7, 801c604 <_strtoul_l.isra.0+0xcc>
 801c602:	4240      	negs	r0, r0
 801c604:	2a00      	cmp	r2, #0
 801c606:	d0f9      	beq.n	801c5fc <_strtoul_l.isra.0+0xc4>
 801c608:	b106      	cbz	r6, 801c60c <_strtoul_l.isra.0+0xd4>
 801c60a:	1e69      	subs	r1, r5, #1
 801c60c:	6011      	str	r1, [r2, #0]
 801c60e:	e7f5      	b.n	801c5fc <_strtoul_l.isra.0+0xc4>
 801c610:	08020cb7 	.word	0x08020cb7

0801c614 <strtoul>:
 801c614:	4613      	mov	r3, r2
 801c616:	460a      	mov	r2, r1
 801c618:	4601      	mov	r1, r0
 801c61a:	4802      	ldr	r0, [pc, #8]	@ (801c624 <strtoul+0x10>)
 801c61c:	6800      	ldr	r0, [r0, #0]
 801c61e:	f7ff bf8b 	b.w	801c538 <_strtoul_l.isra.0>
 801c622:	bf00      	nop
 801c624:	20002ec8 	.word	0x20002ec8

0801c628 <std>:
 801c628:	2300      	movs	r3, #0
 801c62a:	b510      	push	{r4, lr}
 801c62c:	4604      	mov	r4, r0
 801c62e:	e9c0 3300 	strd	r3, r3, [r0]
 801c632:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801c636:	6083      	str	r3, [r0, #8]
 801c638:	8181      	strh	r1, [r0, #12]
 801c63a:	6643      	str	r3, [r0, #100]	@ 0x64
 801c63c:	81c2      	strh	r2, [r0, #14]
 801c63e:	6183      	str	r3, [r0, #24]
 801c640:	4619      	mov	r1, r3
 801c642:	2208      	movs	r2, #8
 801c644:	305c      	adds	r0, #92	@ 0x5c
 801c646:	f000 faef 	bl	801cc28 <memset>
 801c64a:	4b0d      	ldr	r3, [pc, #52]	@ (801c680 <std+0x58>)
 801c64c:	6263      	str	r3, [r4, #36]	@ 0x24
 801c64e:	4b0d      	ldr	r3, [pc, #52]	@ (801c684 <std+0x5c>)
 801c650:	62a3      	str	r3, [r4, #40]	@ 0x28
 801c652:	4b0d      	ldr	r3, [pc, #52]	@ (801c688 <std+0x60>)
 801c654:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801c656:	4b0d      	ldr	r3, [pc, #52]	@ (801c68c <std+0x64>)
 801c658:	6323      	str	r3, [r4, #48]	@ 0x30
 801c65a:	4b0d      	ldr	r3, [pc, #52]	@ (801c690 <std+0x68>)
 801c65c:	6224      	str	r4, [r4, #32]
 801c65e:	429c      	cmp	r4, r3
 801c660:	d006      	beq.n	801c670 <std+0x48>
 801c662:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801c666:	4294      	cmp	r4, r2
 801c668:	d002      	beq.n	801c670 <std+0x48>
 801c66a:	33d0      	adds	r3, #208	@ 0xd0
 801c66c:	429c      	cmp	r4, r3
 801c66e:	d105      	bne.n	801c67c <std+0x54>
 801c670:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801c674:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801c678:	f000 bc04 	b.w	801ce84 <__retarget_lock_init_recursive>
 801c67c:	bd10      	pop	{r4, pc}
 801c67e:	bf00      	nop
 801c680:	0801c9ad 	.word	0x0801c9ad
 801c684:	0801c9cf 	.word	0x0801c9cf
 801c688:	0801ca07 	.word	0x0801ca07
 801c68c:	0801ca2b 	.word	0x0801ca2b
 801c690:	2001175c 	.word	0x2001175c

0801c694 <stdio_exit_handler>:
 801c694:	4a02      	ldr	r2, [pc, #8]	@ (801c6a0 <stdio_exit_handler+0xc>)
 801c696:	4903      	ldr	r1, [pc, #12]	@ (801c6a4 <stdio_exit_handler+0x10>)
 801c698:	4803      	ldr	r0, [pc, #12]	@ (801c6a8 <stdio_exit_handler+0x14>)
 801c69a:	f000 b869 	b.w	801c770 <_fwalk_sglue>
 801c69e:	bf00      	nop
 801c6a0:	20002ebc 	.word	0x20002ebc
 801c6a4:	0801d905 	.word	0x0801d905
 801c6a8:	20002ecc 	.word	0x20002ecc

0801c6ac <cleanup_stdio>:
 801c6ac:	6841      	ldr	r1, [r0, #4]
 801c6ae:	4b0c      	ldr	r3, [pc, #48]	@ (801c6e0 <cleanup_stdio+0x34>)
 801c6b0:	4299      	cmp	r1, r3
 801c6b2:	b510      	push	{r4, lr}
 801c6b4:	4604      	mov	r4, r0
 801c6b6:	d001      	beq.n	801c6bc <cleanup_stdio+0x10>
 801c6b8:	f001 f924 	bl	801d904 <_fflush_r>
 801c6bc:	68a1      	ldr	r1, [r4, #8]
 801c6be:	4b09      	ldr	r3, [pc, #36]	@ (801c6e4 <cleanup_stdio+0x38>)
 801c6c0:	4299      	cmp	r1, r3
 801c6c2:	d002      	beq.n	801c6ca <cleanup_stdio+0x1e>
 801c6c4:	4620      	mov	r0, r4
 801c6c6:	f001 f91d 	bl	801d904 <_fflush_r>
 801c6ca:	68e1      	ldr	r1, [r4, #12]
 801c6cc:	4b06      	ldr	r3, [pc, #24]	@ (801c6e8 <cleanup_stdio+0x3c>)
 801c6ce:	4299      	cmp	r1, r3
 801c6d0:	d004      	beq.n	801c6dc <cleanup_stdio+0x30>
 801c6d2:	4620      	mov	r0, r4
 801c6d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801c6d8:	f001 b914 	b.w	801d904 <_fflush_r>
 801c6dc:	bd10      	pop	{r4, pc}
 801c6de:	bf00      	nop
 801c6e0:	2001175c 	.word	0x2001175c
 801c6e4:	200117c4 	.word	0x200117c4
 801c6e8:	2001182c 	.word	0x2001182c

0801c6ec <global_stdio_init.part.0>:
 801c6ec:	b510      	push	{r4, lr}
 801c6ee:	4b0b      	ldr	r3, [pc, #44]	@ (801c71c <global_stdio_init.part.0+0x30>)
 801c6f0:	4c0b      	ldr	r4, [pc, #44]	@ (801c720 <global_stdio_init.part.0+0x34>)
 801c6f2:	4a0c      	ldr	r2, [pc, #48]	@ (801c724 <global_stdio_init.part.0+0x38>)
 801c6f4:	601a      	str	r2, [r3, #0]
 801c6f6:	4620      	mov	r0, r4
 801c6f8:	2200      	movs	r2, #0
 801c6fa:	2104      	movs	r1, #4
 801c6fc:	f7ff ff94 	bl	801c628 <std>
 801c700:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801c704:	2201      	movs	r2, #1
 801c706:	2109      	movs	r1, #9
 801c708:	f7ff ff8e 	bl	801c628 <std>
 801c70c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801c710:	2202      	movs	r2, #2
 801c712:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801c716:	2112      	movs	r1, #18
 801c718:	f7ff bf86 	b.w	801c628 <std>
 801c71c:	20011894 	.word	0x20011894
 801c720:	2001175c 	.word	0x2001175c
 801c724:	0801c695 	.word	0x0801c695

0801c728 <__sfp_lock_acquire>:
 801c728:	4801      	ldr	r0, [pc, #4]	@ (801c730 <__sfp_lock_acquire+0x8>)
 801c72a:	f000 bbac 	b.w	801ce86 <__retarget_lock_acquire_recursive>
 801c72e:	bf00      	nop
 801c730:	2001189e 	.word	0x2001189e

0801c734 <__sfp_lock_release>:
 801c734:	4801      	ldr	r0, [pc, #4]	@ (801c73c <__sfp_lock_release+0x8>)
 801c736:	f000 bba7 	b.w	801ce88 <__retarget_lock_release_recursive>
 801c73a:	bf00      	nop
 801c73c:	2001189e 	.word	0x2001189e

0801c740 <__sinit>:
 801c740:	b510      	push	{r4, lr}
 801c742:	4604      	mov	r4, r0
 801c744:	f7ff fff0 	bl	801c728 <__sfp_lock_acquire>
 801c748:	6a23      	ldr	r3, [r4, #32]
 801c74a:	b11b      	cbz	r3, 801c754 <__sinit+0x14>
 801c74c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801c750:	f7ff bff0 	b.w	801c734 <__sfp_lock_release>
 801c754:	4b04      	ldr	r3, [pc, #16]	@ (801c768 <__sinit+0x28>)
 801c756:	6223      	str	r3, [r4, #32]
 801c758:	4b04      	ldr	r3, [pc, #16]	@ (801c76c <__sinit+0x2c>)
 801c75a:	681b      	ldr	r3, [r3, #0]
 801c75c:	2b00      	cmp	r3, #0
 801c75e:	d1f5      	bne.n	801c74c <__sinit+0xc>
 801c760:	f7ff ffc4 	bl	801c6ec <global_stdio_init.part.0>
 801c764:	e7f2      	b.n	801c74c <__sinit+0xc>
 801c766:	bf00      	nop
 801c768:	0801c6ad 	.word	0x0801c6ad
 801c76c:	20011894 	.word	0x20011894

0801c770 <_fwalk_sglue>:
 801c770:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801c774:	4607      	mov	r7, r0
 801c776:	4688      	mov	r8, r1
 801c778:	4614      	mov	r4, r2
 801c77a:	2600      	movs	r6, #0
 801c77c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801c780:	f1b9 0901 	subs.w	r9, r9, #1
 801c784:	d505      	bpl.n	801c792 <_fwalk_sglue+0x22>
 801c786:	6824      	ldr	r4, [r4, #0]
 801c788:	2c00      	cmp	r4, #0
 801c78a:	d1f7      	bne.n	801c77c <_fwalk_sglue+0xc>
 801c78c:	4630      	mov	r0, r6
 801c78e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801c792:	89ab      	ldrh	r3, [r5, #12]
 801c794:	2b01      	cmp	r3, #1
 801c796:	d907      	bls.n	801c7a8 <_fwalk_sglue+0x38>
 801c798:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801c79c:	3301      	adds	r3, #1
 801c79e:	d003      	beq.n	801c7a8 <_fwalk_sglue+0x38>
 801c7a0:	4629      	mov	r1, r5
 801c7a2:	4638      	mov	r0, r7
 801c7a4:	47c0      	blx	r8
 801c7a6:	4306      	orrs	r6, r0
 801c7a8:	3568      	adds	r5, #104	@ 0x68
 801c7aa:	e7e9      	b.n	801c780 <_fwalk_sglue+0x10>

0801c7ac <_fwrite_r>:
 801c7ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801c7b0:	9c08      	ldr	r4, [sp, #32]
 801c7b2:	468a      	mov	sl, r1
 801c7b4:	4690      	mov	r8, r2
 801c7b6:	fb02 f903 	mul.w	r9, r2, r3
 801c7ba:	4606      	mov	r6, r0
 801c7bc:	b118      	cbz	r0, 801c7c6 <_fwrite_r+0x1a>
 801c7be:	6a03      	ldr	r3, [r0, #32]
 801c7c0:	b90b      	cbnz	r3, 801c7c6 <_fwrite_r+0x1a>
 801c7c2:	f7ff ffbd 	bl	801c740 <__sinit>
 801c7c6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801c7c8:	07dd      	lsls	r5, r3, #31
 801c7ca:	d405      	bmi.n	801c7d8 <_fwrite_r+0x2c>
 801c7cc:	89a3      	ldrh	r3, [r4, #12]
 801c7ce:	0598      	lsls	r0, r3, #22
 801c7d0:	d402      	bmi.n	801c7d8 <_fwrite_r+0x2c>
 801c7d2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801c7d4:	f000 fb57 	bl	801ce86 <__retarget_lock_acquire_recursive>
 801c7d8:	89a3      	ldrh	r3, [r4, #12]
 801c7da:	0719      	lsls	r1, r3, #28
 801c7dc:	d516      	bpl.n	801c80c <_fwrite_r+0x60>
 801c7de:	6923      	ldr	r3, [r4, #16]
 801c7e0:	b1a3      	cbz	r3, 801c80c <_fwrite_r+0x60>
 801c7e2:	2500      	movs	r5, #0
 801c7e4:	454d      	cmp	r5, r9
 801c7e6:	d01f      	beq.n	801c828 <_fwrite_r+0x7c>
 801c7e8:	68a7      	ldr	r7, [r4, #8]
 801c7ea:	f81a 1005 	ldrb.w	r1, [sl, r5]
 801c7ee:	3f01      	subs	r7, #1
 801c7f0:	2f00      	cmp	r7, #0
 801c7f2:	60a7      	str	r7, [r4, #8]
 801c7f4:	da04      	bge.n	801c800 <_fwrite_r+0x54>
 801c7f6:	69a3      	ldr	r3, [r4, #24]
 801c7f8:	429f      	cmp	r7, r3
 801c7fa:	db0f      	blt.n	801c81c <_fwrite_r+0x70>
 801c7fc:	290a      	cmp	r1, #10
 801c7fe:	d00d      	beq.n	801c81c <_fwrite_r+0x70>
 801c800:	6823      	ldr	r3, [r4, #0]
 801c802:	1c5a      	adds	r2, r3, #1
 801c804:	6022      	str	r2, [r4, #0]
 801c806:	7019      	strb	r1, [r3, #0]
 801c808:	3501      	adds	r5, #1
 801c80a:	e7eb      	b.n	801c7e4 <_fwrite_r+0x38>
 801c80c:	4621      	mov	r1, r4
 801c80e:	4630      	mov	r0, r6
 801c810:	f000 f98a 	bl	801cb28 <__swsetup_r>
 801c814:	2800      	cmp	r0, #0
 801c816:	d0e4      	beq.n	801c7e2 <_fwrite_r+0x36>
 801c818:	2500      	movs	r5, #0
 801c81a:	e005      	b.n	801c828 <_fwrite_r+0x7c>
 801c81c:	4622      	mov	r2, r4
 801c81e:	4630      	mov	r0, r6
 801c820:	f000 f944 	bl	801caac <__swbuf_r>
 801c824:	3001      	adds	r0, #1
 801c826:	d1ef      	bne.n	801c808 <_fwrite_r+0x5c>
 801c828:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801c82a:	07da      	lsls	r2, r3, #31
 801c82c:	d405      	bmi.n	801c83a <_fwrite_r+0x8e>
 801c82e:	89a3      	ldrh	r3, [r4, #12]
 801c830:	059b      	lsls	r3, r3, #22
 801c832:	d402      	bmi.n	801c83a <_fwrite_r+0x8e>
 801c834:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801c836:	f000 fb27 	bl	801ce88 <__retarget_lock_release_recursive>
 801c83a:	fbb5 f0f8 	udiv	r0, r5, r8
 801c83e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

0801c844 <fwrite>:
 801c844:	b507      	push	{r0, r1, r2, lr}
 801c846:	9300      	str	r3, [sp, #0]
 801c848:	4613      	mov	r3, r2
 801c84a:	460a      	mov	r2, r1
 801c84c:	4601      	mov	r1, r0
 801c84e:	4803      	ldr	r0, [pc, #12]	@ (801c85c <fwrite+0x18>)
 801c850:	6800      	ldr	r0, [r0, #0]
 801c852:	f7ff ffab 	bl	801c7ac <_fwrite_r>
 801c856:	b003      	add	sp, #12
 801c858:	f85d fb04 	ldr.w	pc, [sp], #4
 801c85c:	20002ec8 	.word	0x20002ec8

0801c860 <iprintf>:
 801c860:	b40f      	push	{r0, r1, r2, r3}
 801c862:	b507      	push	{r0, r1, r2, lr}
 801c864:	4906      	ldr	r1, [pc, #24]	@ (801c880 <iprintf+0x20>)
 801c866:	ab04      	add	r3, sp, #16
 801c868:	6808      	ldr	r0, [r1, #0]
 801c86a:	f853 2b04 	ldr.w	r2, [r3], #4
 801c86e:	6881      	ldr	r1, [r0, #8]
 801c870:	9301      	str	r3, [sp, #4]
 801c872:	f000 fd1f 	bl	801d2b4 <_vfiprintf_r>
 801c876:	b003      	add	sp, #12
 801c878:	f85d eb04 	ldr.w	lr, [sp], #4
 801c87c:	b004      	add	sp, #16
 801c87e:	4770      	bx	lr
 801c880:	20002ec8 	.word	0x20002ec8

0801c884 <_puts_r>:
 801c884:	6a03      	ldr	r3, [r0, #32]
 801c886:	b570      	push	{r4, r5, r6, lr}
 801c888:	6884      	ldr	r4, [r0, #8]
 801c88a:	4605      	mov	r5, r0
 801c88c:	460e      	mov	r6, r1
 801c88e:	b90b      	cbnz	r3, 801c894 <_puts_r+0x10>
 801c890:	f7ff ff56 	bl	801c740 <__sinit>
 801c894:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801c896:	07db      	lsls	r3, r3, #31
 801c898:	d405      	bmi.n	801c8a6 <_puts_r+0x22>
 801c89a:	89a3      	ldrh	r3, [r4, #12]
 801c89c:	0598      	lsls	r0, r3, #22
 801c89e:	d402      	bmi.n	801c8a6 <_puts_r+0x22>
 801c8a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801c8a2:	f000 faf0 	bl	801ce86 <__retarget_lock_acquire_recursive>
 801c8a6:	89a3      	ldrh	r3, [r4, #12]
 801c8a8:	0719      	lsls	r1, r3, #28
 801c8aa:	d502      	bpl.n	801c8b2 <_puts_r+0x2e>
 801c8ac:	6923      	ldr	r3, [r4, #16]
 801c8ae:	2b00      	cmp	r3, #0
 801c8b0:	d135      	bne.n	801c91e <_puts_r+0x9a>
 801c8b2:	4621      	mov	r1, r4
 801c8b4:	4628      	mov	r0, r5
 801c8b6:	f000 f937 	bl	801cb28 <__swsetup_r>
 801c8ba:	b380      	cbz	r0, 801c91e <_puts_r+0x9a>
 801c8bc:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 801c8c0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801c8c2:	07da      	lsls	r2, r3, #31
 801c8c4:	d405      	bmi.n	801c8d2 <_puts_r+0x4e>
 801c8c6:	89a3      	ldrh	r3, [r4, #12]
 801c8c8:	059b      	lsls	r3, r3, #22
 801c8ca:	d402      	bmi.n	801c8d2 <_puts_r+0x4e>
 801c8cc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801c8ce:	f000 fadb 	bl	801ce88 <__retarget_lock_release_recursive>
 801c8d2:	4628      	mov	r0, r5
 801c8d4:	bd70      	pop	{r4, r5, r6, pc}
 801c8d6:	2b00      	cmp	r3, #0
 801c8d8:	da04      	bge.n	801c8e4 <_puts_r+0x60>
 801c8da:	69a2      	ldr	r2, [r4, #24]
 801c8dc:	429a      	cmp	r2, r3
 801c8de:	dc17      	bgt.n	801c910 <_puts_r+0x8c>
 801c8e0:	290a      	cmp	r1, #10
 801c8e2:	d015      	beq.n	801c910 <_puts_r+0x8c>
 801c8e4:	6823      	ldr	r3, [r4, #0]
 801c8e6:	1c5a      	adds	r2, r3, #1
 801c8e8:	6022      	str	r2, [r4, #0]
 801c8ea:	7019      	strb	r1, [r3, #0]
 801c8ec:	68a3      	ldr	r3, [r4, #8]
 801c8ee:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801c8f2:	3b01      	subs	r3, #1
 801c8f4:	60a3      	str	r3, [r4, #8]
 801c8f6:	2900      	cmp	r1, #0
 801c8f8:	d1ed      	bne.n	801c8d6 <_puts_r+0x52>
 801c8fa:	2b00      	cmp	r3, #0
 801c8fc:	da11      	bge.n	801c922 <_puts_r+0x9e>
 801c8fe:	4622      	mov	r2, r4
 801c900:	210a      	movs	r1, #10
 801c902:	4628      	mov	r0, r5
 801c904:	f000 f8d2 	bl	801caac <__swbuf_r>
 801c908:	3001      	adds	r0, #1
 801c90a:	d0d7      	beq.n	801c8bc <_puts_r+0x38>
 801c90c:	250a      	movs	r5, #10
 801c90e:	e7d7      	b.n	801c8c0 <_puts_r+0x3c>
 801c910:	4622      	mov	r2, r4
 801c912:	4628      	mov	r0, r5
 801c914:	f000 f8ca 	bl	801caac <__swbuf_r>
 801c918:	3001      	adds	r0, #1
 801c91a:	d1e7      	bne.n	801c8ec <_puts_r+0x68>
 801c91c:	e7ce      	b.n	801c8bc <_puts_r+0x38>
 801c91e:	3e01      	subs	r6, #1
 801c920:	e7e4      	b.n	801c8ec <_puts_r+0x68>
 801c922:	6823      	ldr	r3, [r4, #0]
 801c924:	1c5a      	adds	r2, r3, #1
 801c926:	6022      	str	r2, [r4, #0]
 801c928:	220a      	movs	r2, #10
 801c92a:	701a      	strb	r2, [r3, #0]
 801c92c:	e7ee      	b.n	801c90c <_puts_r+0x88>
	...

0801c930 <puts>:
 801c930:	4b02      	ldr	r3, [pc, #8]	@ (801c93c <puts+0xc>)
 801c932:	4601      	mov	r1, r0
 801c934:	6818      	ldr	r0, [r3, #0]
 801c936:	f7ff bfa5 	b.w	801c884 <_puts_r>
 801c93a:	bf00      	nop
 801c93c:	20002ec8 	.word	0x20002ec8

0801c940 <sniprintf>:
 801c940:	b40c      	push	{r2, r3}
 801c942:	b530      	push	{r4, r5, lr}
 801c944:	4b18      	ldr	r3, [pc, #96]	@ (801c9a8 <sniprintf+0x68>)
 801c946:	1e0c      	subs	r4, r1, #0
 801c948:	681d      	ldr	r5, [r3, #0]
 801c94a:	b09d      	sub	sp, #116	@ 0x74
 801c94c:	da08      	bge.n	801c960 <sniprintf+0x20>
 801c94e:	238b      	movs	r3, #139	@ 0x8b
 801c950:	602b      	str	r3, [r5, #0]
 801c952:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801c956:	b01d      	add	sp, #116	@ 0x74
 801c958:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801c95c:	b002      	add	sp, #8
 801c95e:	4770      	bx	lr
 801c960:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801c964:	f8ad 3014 	strh.w	r3, [sp, #20]
 801c968:	f04f 0300 	mov.w	r3, #0
 801c96c:	931b      	str	r3, [sp, #108]	@ 0x6c
 801c96e:	bf14      	ite	ne
 801c970:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 801c974:	4623      	moveq	r3, r4
 801c976:	9304      	str	r3, [sp, #16]
 801c978:	9307      	str	r3, [sp, #28]
 801c97a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801c97e:	9002      	str	r0, [sp, #8]
 801c980:	9006      	str	r0, [sp, #24]
 801c982:	f8ad 3016 	strh.w	r3, [sp, #22]
 801c986:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801c988:	ab21      	add	r3, sp, #132	@ 0x84
 801c98a:	a902      	add	r1, sp, #8
 801c98c:	4628      	mov	r0, r5
 801c98e:	9301      	str	r3, [sp, #4]
 801c990:	f000 fb6a 	bl	801d068 <_svfiprintf_r>
 801c994:	1c43      	adds	r3, r0, #1
 801c996:	bfbc      	itt	lt
 801c998:	238b      	movlt	r3, #139	@ 0x8b
 801c99a:	602b      	strlt	r3, [r5, #0]
 801c99c:	2c00      	cmp	r4, #0
 801c99e:	d0da      	beq.n	801c956 <sniprintf+0x16>
 801c9a0:	9b02      	ldr	r3, [sp, #8]
 801c9a2:	2200      	movs	r2, #0
 801c9a4:	701a      	strb	r2, [r3, #0]
 801c9a6:	e7d6      	b.n	801c956 <sniprintf+0x16>
 801c9a8:	20002ec8 	.word	0x20002ec8

0801c9ac <__sread>:
 801c9ac:	b510      	push	{r4, lr}
 801c9ae:	460c      	mov	r4, r1
 801c9b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c9b4:	f000 fa08 	bl	801cdc8 <_read_r>
 801c9b8:	2800      	cmp	r0, #0
 801c9ba:	bfab      	itete	ge
 801c9bc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801c9be:	89a3      	ldrhlt	r3, [r4, #12]
 801c9c0:	181b      	addge	r3, r3, r0
 801c9c2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801c9c6:	bfac      	ite	ge
 801c9c8:	6563      	strge	r3, [r4, #84]	@ 0x54
 801c9ca:	81a3      	strhlt	r3, [r4, #12]
 801c9cc:	bd10      	pop	{r4, pc}

0801c9ce <__swrite>:
 801c9ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c9d2:	461f      	mov	r7, r3
 801c9d4:	898b      	ldrh	r3, [r1, #12]
 801c9d6:	05db      	lsls	r3, r3, #23
 801c9d8:	4605      	mov	r5, r0
 801c9da:	460c      	mov	r4, r1
 801c9dc:	4616      	mov	r6, r2
 801c9de:	d505      	bpl.n	801c9ec <__swrite+0x1e>
 801c9e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c9e4:	2302      	movs	r3, #2
 801c9e6:	2200      	movs	r2, #0
 801c9e8:	f000 f9dc 	bl	801cda4 <_lseek_r>
 801c9ec:	89a3      	ldrh	r3, [r4, #12]
 801c9ee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801c9f2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801c9f6:	81a3      	strh	r3, [r4, #12]
 801c9f8:	4632      	mov	r2, r6
 801c9fa:	463b      	mov	r3, r7
 801c9fc:	4628      	mov	r0, r5
 801c9fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801ca02:	f000 ba03 	b.w	801ce0c <_write_r>

0801ca06 <__sseek>:
 801ca06:	b510      	push	{r4, lr}
 801ca08:	460c      	mov	r4, r1
 801ca0a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ca0e:	f000 f9c9 	bl	801cda4 <_lseek_r>
 801ca12:	1c43      	adds	r3, r0, #1
 801ca14:	89a3      	ldrh	r3, [r4, #12]
 801ca16:	bf15      	itete	ne
 801ca18:	6560      	strne	r0, [r4, #84]	@ 0x54
 801ca1a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801ca1e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801ca22:	81a3      	strheq	r3, [r4, #12]
 801ca24:	bf18      	it	ne
 801ca26:	81a3      	strhne	r3, [r4, #12]
 801ca28:	bd10      	pop	{r4, pc}

0801ca2a <__sclose>:
 801ca2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ca2e:	f000 b94b 	b.w	801ccc8 <_close_r>

0801ca32 <_vsniprintf_r>:
 801ca32:	b530      	push	{r4, r5, lr}
 801ca34:	4614      	mov	r4, r2
 801ca36:	2c00      	cmp	r4, #0
 801ca38:	b09b      	sub	sp, #108	@ 0x6c
 801ca3a:	4605      	mov	r5, r0
 801ca3c:	461a      	mov	r2, r3
 801ca3e:	da05      	bge.n	801ca4c <_vsniprintf_r+0x1a>
 801ca40:	238b      	movs	r3, #139	@ 0x8b
 801ca42:	6003      	str	r3, [r0, #0]
 801ca44:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801ca48:	b01b      	add	sp, #108	@ 0x6c
 801ca4a:	bd30      	pop	{r4, r5, pc}
 801ca4c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801ca50:	f8ad 300c 	strh.w	r3, [sp, #12]
 801ca54:	f04f 0300 	mov.w	r3, #0
 801ca58:	9319      	str	r3, [sp, #100]	@ 0x64
 801ca5a:	bf14      	ite	ne
 801ca5c:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 801ca60:	4623      	moveq	r3, r4
 801ca62:	9302      	str	r3, [sp, #8]
 801ca64:	9305      	str	r3, [sp, #20]
 801ca66:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801ca6a:	9100      	str	r1, [sp, #0]
 801ca6c:	9104      	str	r1, [sp, #16]
 801ca6e:	f8ad 300e 	strh.w	r3, [sp, #14]
 801ca72:	4669      	mov	r1, sp
 801ca74:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 801ca76:	f000 faf7 	bl	801d068 <_svfiprintf_r>
 801ca7a:	1c43      	adds	r3, r0, #1
 801ca7c:	bfbc      	itt	lt
 801ca7e:	238b      	movlt	r3, #139	@ 0x8b
 801ca80:	602b      	strlt	r3, [r5, #0]
 801ca82:	2c00      	cmp	r4, #0
 801ca84:	d0e0      	beq.n	801ca48 <_vsniprintf_r+0x16>
 801ca86:	9b00      	ldr	r3, [sp, #0]
 801ca88:	2200      	movs	r2, #0
 801ca8a:	701a      	strb	r2, [r3, #0]
 801ca8c:	e7dc      	b.n	801ca48 <_vsniprintf_r+0x16>
	...

0801ca90 <vsniprintf>:
 801ca90:	b507      	push	{r0, r1, r2, lr}
 801ca92:	9300      	str	r3, [sp, #0]
 801ca94:	4613      	mov	r3, r2
 801ca96:	460a      	mov	r2, r1
 801ca98:	4601      	mov	r1, r0
 801ca9a:	4803      	ldr	r0, [pc, #12]	@ (801caa8 <vsniprintf+0x18>)
 801ca9c:	6800      	ldr	r0, [r0, #0]
 801ca9e:	f7ff ffc8 	bl	801ca32 <_vsniprintf_r>
 801caa2:	b003      	add	sp, #12
 801caa4:	f85d fb04 	ldr.w	pc, [sp], #4
 801caa8:	20002ec8 	.word	0x20002ec8

0801caac <__swbuf_r>:
 801caac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801caae:	460e      	mov	r6, r1
 801cab0:	4614      	mov	r4, r2
 801cab2:	4605      	mov	r5, r0
 801cab4:	b118      	cbz	r0, 801cabe <__swbuf_r+0x12>
 801cab6:	6a03      	ldr	r3, [r0, #32]
 801cab8:	b90b      	cbnz	r3, 801cabe <__swbuf_r+0x12>
 801caba:	f7ff fe41 	bl	801c740 <__sinit>
 801cabe:	69a3      	ldr	r3, [r4, #24]
 801cac0:	60a3      	str	r3, [r4, #8]
 801cac2:	89a3      	ldrh	r3, [r4, #12]
 801cac4:	071a      	lsls	r2, r3, #28
 801cac6:	d501      	bpl.n	801cacc <__swbuf_r+0x20>
 801cac8:	6923      	ldr	r3, [r4, #16]
 801caca:	b943      	cbnz	r3, 801cade <__swbuf_r+0x32>
 801cacc:	4621      	mov	r1, r4
 801cace:	4628      	mov	r0, r5
 801cad0:	f000 f82a 	bl	801cb28 <__swsetup_r>
 801cad4:	b118      	cbz	r0, 801cade <__swbuf_r+0x32>
 801cad6:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 801cada:	4638      	mov	r0, r7
 801cadc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801cade:	6823      	ldr	r3, [r4, #0]
 801cae0:	6922      	ldr	r2, [r4, #16]
 801cae2:	1a98      	subs	r0, r3, r2
 801cae4:	6963      	ldr	r3, [r4, #20]
 801cae6:	b2f6      	uxtb	r6, r6
 801cae8:	4283      	cmp	r3, r0
 801caea:	4637      	mov	r7, r6
 801caec:	dc05      	bgt.n	801cafa <__swbuf_r+0x4e>
 801caee:	4621      	mov	r1, r4
 801caf0:	4628      	mov	r0, r5
 801caf2:	f000 ff07 	bl	801d904 <_fflush_r>
 801caf6:	2800      	cmp	r0, #0
 801caf8:	d1ed      	bne.n	801cad6 <__swbuf_r+0x2a>
 801cafa:	68a3      	ldr	r3, [r4, #8]
 801cafc:	3b01      	subs	r3, #1
 801cafe:	60a3      	str	r3, [r4, #8]
 801cb00:	6823      	ldr	r3, [r4, #0]
 801cb02:	1c5a      	adds	r2, r3, #1
 801cb04:	6022      	str	r2, [r4, #0]
 801cb06:	701e      	strb	r6, [r3, #0]
 801cb08:	6962      	ldr	r2, [r4, #20]
 801cb0a:	1c43      	adds	r3, r0, #1
 801cb0c:	429a      	cmp	r2, r3
 801cb0e:	d004      	beq.n	801cb1a <__swbuf_r+0x6e>
 801cb10:	89a3      	ldrh	r3, [r4, #12]
 801cb12:	07db      	lsls	r3, r3, #31
 801cb14:	d5e1      	bpl.n	801cada <__swbuf_r+0x2e>
 801cb16:	2e0a      	cmp	r6, #10
 801cb18:	d1df      	bne.n	801cada <__swbuf_r+0x2e>
 801cb1a:	4621      	mov	r1, r4
 801cb1c:	4628      	mov	r0, r5
 801cb1e:	f000 fef1 	bl	801d904 <_fflush_r>
 801cb22:	2800      	cmp	r0, #0
 801cb24:	d0d9      	beq.n	801cada <__swbuf_r+0x2e>
 801cb26:	e7d6      	b.n	801cad6 <__swbuf_r+0x2a>

0801cb28 <__swsetup_r>:
 801cb28:	b538      	push	{r3, r4, r5, lr}
 801cb2a:	4b29      	ldr	r3, [pc, #164]	@ (801cbd0 <__swsetup_r+0xa8>)
 801cb2c:	4605      	mov	r5, r0
 801cb2e:	6818      	ldr	r0, [r3, #0]
 801cb30:	460c      	mov	r4, r1
 801cb32:	b118      	cbz	r0, 801cb3c <__swsetup_r+0x14>
 801cb34:	6a03      	ldr	r3, [r0, #32]
 801cb36:	b90b      	cbnz	r3, 801cb3c <__swsetup_r+0x14>
 801cb38:	f7ff fe02 	bl	801c740 <__sinit>
 801cb3c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801cb40:	0719      	lsls	r1, r3, #28
 801cb42:	d422      	bmi.n	801cb8a <__swsetup_r+0x62>
 801cb44:	06da      	lsls	r2, r3, #27
 801cb46:	d407      	bmi.n	801cb58 <__swsetup_r+0x30>
 801cb48:	2209      	movs	r2, #9
 801cb4a:	602a      	str	r2, [r5, #0]
 801cb4c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801cb50:	81a3      	strh	r3, [r4, #12]
 801cb52:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801cb56:	e033      	b.n	801cbc0 <__swsetup_r+0x98>
 801cb58:	0758      	lsls	r0, r3, #29
 801cb5a:	d512      	bpl.n	801cb82 <__swsetup_r+0x5a>
 801cb5c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801cb5e:	b141      	cbz	r1, 801cb72 <__swsetup_r+0x4a>
 801cb60:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801cb64:	4299      	cmp	r1, r3
 801cb66:	d002      	beq.n	801cb6e <__swsetup_r+0x46>
 801cb68:	4628      	mov	r0, r5
 801cb6a:	f000 f9cf 	bl	801cf0c <_free_r>
 801cb6e:	2300      	movs	r3, #0
 801cb70:	6363      	str	r3, [r4, #52]	@ 0x34
 801cb72:	89a3      	ldrh	r3, [r4, #12]
 801cb74:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801cb78:	81a3      	strh	r3, [r4, #12]
 801cb7a:	2300      	movs	r3, #0
 801cb7c:	6063      	str	r3, [r4, #4]
 801cb7e:	6923      	ldr	r3, [r4, #16]
 801cb80:	6023      	str	r3, [r4, #0]
 801cb82:	89a3      	ldrh	r3, [r4, #12]
 801cb84:	f043 0308 	orr.w	r3, r3, #8
 801cb88:	81a3      	strh	r3, [r4, #12]
 801cb8a:	6923      	ldr	r3, [r4, #16]
 801cb8c:	b94b      	cbnz	r3, 801cba2 <__swsetup_r+0x7a>
 801cb8e:	89a3      	ldrh	r3, [r4, #12]
 801cb90:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801cb94:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801cb98:	d003      	beq.n	801cba2 <__swsetup_r+0x7a>
 801cb9a:	4621      	mov	r1, r4
 801cb9c:	4628      	mov	r0, r5
 801cb9e:	f000 ff11 	bl	801d9c4 <__smakebuf_r>
 801cba2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801cba6:	f013 0201 	ands.w	r2, r3, #1
 801cbaa:	d00a      	beq.n	801cbc2 <__swsetup_r+0x9a>
 801cbac:	2200      	movs	r2, #0
 801cbae:	60a2      	str	r2, [r4, #8]
 801cbb0:	6962      	ldr	r2, [r4, #20]
 801cbb2:	4252      	negs	r2, r2
 801cbb4:	61a2      	str	r2, [r4, #24]
 801cbb6:	6922      	ldr	r2, [r4, #16]
 801cbb8:	b942      	cbnz	r2, 801cbcc <__swsetup_r+0xa4>
 801cbba:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801cbbe:	d1c5      	bne.n	801cb4c <__swsetup_r+0x24>
 801cbc0:	bd38      	pop	{r3, r4, r5, pc}
 801cbc2:	0799      	lsls	r1, r3, #30
 801cbc4:	bf58      	it	pl
 801cbc6:	6962      	ldrpl	r2, [r4, #20]
 801cbc8:	60a2      	str	r2, [r4, #8]
 801cbca:	e7f4      	b.n	801cbb6 <__swsetup_r+0x8e>
 801cbcc:	2000      	movs	r0, #0
 801cbce:	e7f7      	b.n	801cbc0 <__swsetup_r+0x98>
 801cbd0:	20002ec8 	.word	0x20002ec8

0801cbd4 <memcmp>:
 801cbd4:	b510      	push	{r4, lr}
 801cbd6:	3901      	subs	r1, #1
 801cbd8:	4402      	add	r2, r0
 801cbda:	4290      	cmp	r0, r2
 801cbdc:	d101      	bne.n	801cbe2 <memcmp+0xe>
 801cbde:	2000      	movs	r0, #0
 801cbe0:	e005      	b.n	801cbee <memcmp+0x1a>
 801cbe2:	7803      	ldrb	r3, [r0, #0]
 801cbe4:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801cbe8:	42a3      	cmp	r3, r4
 801cbea:	d001      	beq.n	801cbf0 <memcmp+0x1c>
 801cbec:	1b18      	subs	r0, r3, r4
 801cbee:	bd10      	pop	{r4, pc}
 801cbf0:	3001      	adds	r0, #1
 801cbf2:	e7f2      	b.n	801cbda <memcmp+0x6>

0801cbf4 <memmove>:
 801cbf4:	4288      	cmp	r0, r1
 801cbf6:	b510      	push	{r4, lr}
 801cbf8:	eb01 0402 	add.w	r4, r1, r2
 801cbfc:	d902      	bls.n	801cc04 <memmove+0x10>
 801cbfe:	4284      	cmp	r4, r0
 801cc00:	4623      	mov	r3, r4
 801cc02:	d807      	bhi.n	801cc14 <memmove+0x20>
 801cc04:	1e43      	subs	r3, r0, #1
 801cc06:	42a1      	cmp	r1, r4
 801cc08:	d008      	beq.n	801cc1c <memmove+0x28>
 801cc0a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801cc0e:	f803 2f01 	strb.w	r2, [r3, #1]!
 801cc12:	e7f8      	b.n	801cc06 <memmove+0x12>
 801cc14:	4402      	add	r2, r0
 801cc16:	4601      	mov	r1, r0
 801cc18:	428a      	cmp	r2, r1
 801cc1a:	d100      	bne.n	801cc1e <memmove+0x2a>
 801cc1c:	bd10      	pop	{r4, pc}
 801cc1e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801cc22:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801cc26:	e7f7      	b.n	801cc18 <memmove+0x24>

0801cc28 <memset>:
 801cc28:	4402      	add	r2, r0
 801cc2a:	4603      	mov	r3, r0
 801cc2c:	4293      	cmp	r3, r2
 801cc2e:	d100      	bne.n	801cc32 <memset+0xa>
 801cc30:	4770      	bx	lr
 801cc32:	f803 1b01 	strb.w	r1, [r3], #1
 801cc36:	e7f9      	b.n	801cc2c <memset+0x4>

0801cc38 <strchr>:
 801cc38:	b2c9      	uxtb	r1, r1
 801cc3a:	4603      	mov	r3, r0
 801cc3c:	4618      	mov	r0, r3
 801cc3e:	f813 2b01 	ldrb.w	r2, [r3], #1
 801cc42:	b112      	cbz	r2, 801cc4a <strchr+0x12>
 801cc44:	428a      	cmp	r2, r1
 801cc46:	d1f9      	bne.n	801cc3c <strchr+0x4>
 801cc48:	4770      	bx	lr
 801cc4a:	2900      	cmp	r1, #0
 801cc4c:	bf18      	it	ne
 801cc4e:	2000      	movne	r0, #0
 801cc50:	4770      	bx	lr

0801cc52 <strncmp>:
 801cc52:	b510      	push	{r4, lr}
 801cc54:	b16a      	cbz	r2, 801cc72 <strncmp+0x20>
 801cc56:	3901      	subs	r1, #1
 801cc58:	1884      	adds	r4, r0, r2
 801cc5a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801cc5e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801cc62:	429a      	cmp	r2, r3
 801cc64:	d103      	bne.n	801cc6e <strncmp+0x1c>
 801cc66:	42a0      	cmp	r0, r4
 801cc68:	d001      	beq.n	801cc6e <strncmp+0x1c>
 801cc6a:	2a00      	cmp	r2, #0
 801cc6c:	d1f5      	bne.n	801cc5a <strncmp+0x8>
 801cc6e:	1ad0      	subs	r0, r2, r3
 801cc70:	bd10      	pop	{r4, pc}
 801cc72:	4610      	mov	r0, r2
 801cc74:	e7fc      	b.n	801cc70 <strncmp+0x1e>

0801cc76 <strncpy>:
 801cc76:	b510      	push	{r4, lr}
 801cc78:	3901      	subs	r1, #1
 801cc7a:	4603      	mov	r3, r0
 801cc7c:	b132      	cbz	r2, 801cc8c <strncpy+0x16>
 801cc7e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801cc82:	f803 4b01 	strb.w	r4, [r3], #1
 801cc86:	3a01      	subs	r2, #1
 801cc88:	2c00      	cmp	r4, #0
 801cc8a:	d1f7      	bne.n	801cc7c <strncpy+0x6>
 801cc8c:	441a      	add	r2, r3
 801cc8e:	2100      	movs	r1, #0
 801cc90:	4293      	cmp	r3, r2
 801cc92:	d100      	bne.n	801cc96 <strncpy+0x20>
 801cc94:	bd10      	pop	{r4, pc}
 801cc96:	f803 1b01 	strb.w	r1, [r3], #1
 801cc9a:	e7f9      	b.n	801cc90 <strncpy+0x1a>

0801cc9c <strstr>:
 801cc9c:	780a      	ldrb	r2, [r1, #0]
 801cc9e:	b570      	push	{r4, r5, r6, lr}
 801cca0:	b96a      	cbnz	r2, 801ccbe <strstr+0x22>
 801cca2:	bd70      	pop	{r4, r5, r6, pc}
 801cca4:	429a      	cmp	r2, r3
 801cca6:	d109      	bne.n	801ccbc <strstr+0x20>
 801cca8:	460c      	mov	r4, r1
 801ccaa:	4605      	mov	r5, r0
 801ccac:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 801ccb0:	2b00      	cmp	r3, #0
 801ccb2:	d0f6      	beq.n	801cca2 <strstr+0x6>
 801ccb4:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 801ccb8:	429e      	cmp	r6, r3
 801ccba:	d0f7      	beq.n	801ccac <strstr+0x10>
 801ccbc:	3001      	adds	r0, #1
 801ccbe:	7803      	ldrb	r3, [r0, #0]
 801ccc0:	2b00      	cmp	r3, #0
 801ccc2:	d1ef      	bne.n	801cca4 <strstr+0x8>
 801ccc4:	4618      	mov	r0, r3
 801ccc6:	e7ec      	b.n	801cca2 <strstr+0x6>

0801ccc8 <_close_r>:
 801ccc8:	b538      	push	{r3, r4, r5, lr}
 801ccca:	4d06      	ldr	r5, [pc, #24]	@ (801cce4 <_close_r+0x1c>)
 801cccc:	2300      	movs	r3, #0
 801ccce:	4604      	mov	r4, r0
 801ccd0:	4608      	mov	r0, r1
 801ccd2:	602b      	str	r3, [r5, #0]
 801ccd4:	f7e5 fb5c 	bl	8002390 <_close>
 801ccd8:	1c43      	adds	r3, r0, #1
 801ccda:	d102      	bne.n	801cce2 <_close_r+0x1a>
 801ccdc:	682b      	ldr	r3, [r5, #0]
 801ccde:	b103      	cbz	r3, 801cce2 <_close_r+0x1a>
 801cce0:	6023      	str	r3, [r4, #0]
 801cce2:	bd38      	pop	{r3, r4, r5, pc}
 801cce4:	20011898 	.word	0x20011898

0801cce8 <_reclaim_reent>:
 801cce8:	4b2d      	ldr	r3, [pc, #180]	@ (801cda0 <_reclaim_reent+0xb8>)
 801ccea:	681b      	ldr	r3, [r3, #0]
 801ccec:	4283      	cmp	r3, r0
 801ccee:	b570      	push	{r4, r5, r6, lr}
 801ccf0:	4604      	mov	r4, r0
 801ccf2:	d053      	beq.n	801cd9c <_reclaim_reent+0xb4>
 801ccf4:	69c3      	ldr	r3, [r0, #28]
 801ccf6:	b31b      	cbz	r3, 801cd40 <_reclaim_reent+0x58>
 801ccf8:	68db      	ldr	r3, [r3, #12]
 801ccfa:	b163      	cbz	r3, 801cd16 <_reclaim_reent+0x2e>
 801ccfc:	2500      	movs	r5, #0
 801ccfe:	69e3      	ldr	r3, [r4, #28]
 801cd00:	68db      	ldr	r3, [r3, #12]
 801cd02:	5959      	ldr	r1, [r3, r5]
 801cd04:	b9b1      	cbnz	r1, 801cd34 <_reclaim_reent+0x4c>
 801cd06:	3504      	adds	r5, #4
 801cd08:	2d80      	cmp	r5, #128	@ 0x80
 801cd0a:	d1f8      	bne.n	801ccfe <_reclaim_reent+0x16>
 801cd0c:	69e3      	ldr	r3, [r4, #28]
 801cd0e:	4620      	mov	r0, r4
 801cd10:	68d9      	ldr	r1, [r3, #12]
 801cd12:	f000 f8fb 	bl	801cf0c <_free_r>
 801cd16:	69e3      	ldr	r3, [r4, #28]
 801cd18:	6819      	ldr	r1, [r3, #0]
 801cd1a:	b111      	cbz	r1, 801cd22 <_reclaim_reent+0x3a>
 801cd1c:	4620      	mov	r0, r4
 801cd1e:	f000 f8f5 	bl	801cf0c <_free_r>
 801cd22:	69e3      	ldr	r3, [r4, #28]
 801cd24:	689d      	ldr	r5, [r3, #8]
 801cd26:	b15d      	cbz	r5, 801cd40 <_reclaim_reent+0x58>
 801cd28:	4629      	mov	r1, r5
 801cd2a:	4620      	mov	r0, r4
 801cd2c:	682d      	ldr	r5, [r5, #0]
 801cd2e:	f000 f8ed 	bl	801cf0c <_free_r>
 801cd32:	e7f8      	b.n	801cd26 <_reclaim_reent+0x3e>
 801cd34:	680e      	ldr	r6, [r1, #0]
 801cd36:	4620      	mov	r0, r4
 801cd38:	f000 f8e8 	bl	801cf0c <_free_r>
 801cd3c:	4631      	mov	r1, r6
 801cd3e:	e7e1      	b.n	801cd04 <_reclaim_reent+0x1c>
 801cd40:	6961      	ldr	r1, [r4, #20]
 801cd42:	b111      	cbz	r1, 801cd4a <_reclaim_reent+0x62>
 801cd44:	4620      	mov	r0, r4
 801cd46:	f000 f8e1 	bl	801cf0c <_free_r>
 801cd4a:	69e1      	ldr	r1, [r4, #28]
 801cd4c:	b111      	cbz	r1, 801cd54 <_reclaim_reent+0x6c>
 801cd4e:	4620      	mov	r0, r4
 801cd50:	f000 f8dc 	bl	801cf0c <_free_r>
 801cd54:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801cd56:	b111      	cbz	r1, 801cd5e <_reclaim_reent+0x76>
 801cd58:	4620      	mov	r0, r4
 801cd5a:	f000 f8d7 	bl	801cf0c <_free_r>
 801cd5e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801cd60:	b111      	cbz	r1, 801cd68 <_reclaim_reent+0x80>
 801cd62:	4620      	mov	r0, r4
 801cd64:	f000 f8d2 	bl	801cf0c <_free_r>
 801cd68:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801cd6a:	b111      	cbz	r1, 801cd72 <_reclaim_reent+0x8a>
 801cd6c:	4620      	mov	r0, r4
 801cd6e:	f000 f8cd 	bl	801cf0c <_free_r>
 801cd72:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 801cd74:	b111      	cbz	r1, 801cd7c <_reclaim_reent+0x94>
 801cd76:	4620      	mov	r0, r4
 801cd78:	f000 f8c8 	bl	801cf0c <_free_r>
 801cd7c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 801cd7e:	b111      	cbz	r1, 801cd86 <_reclaim_reent+0x9e>
 801cd80:	4620      	mov	r0, r4
 801cd82:	f000 f8c3 	bl	801cf0c <_free_r>
 801cd86:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 801cd88:	b111      	cbz	r1, 801cd90 <_reclaim_reent+0xa8>
 801cd8a:	4620      	mov	r0, r4
 801cd8c:	f000 f8be 	bl	801cf0c <_free_r>
 801cd90:	6a23      	ldr	r3, [r4, #32]
 801cd92:	b11b      	cbz	r3, 801cd9c <_reclaim_reent+0xb4>
 801cd94:	4620      	mov	r0, r4
 801cd96:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801cd9a:	4718      	bx	r3
 801cd9c:	bd70      	pop	{r4, r5, r6, pc}
 801cd9e:	bf00      	nop
 801cda0:	20002ec8 	.word	0x20002ec8

0801cda4 <_lseek_r>:
 801cda4:	b538      	push	{r3, r4, r5, lr}
 801cda6:	4d07      	ldr	r5, [pc, #28]	@ (801cdc4 <_lseek_r+0x20>)
 801cda8:	4604      	mov	r4, r0
 801cdaa:	4608      	mov	r0, r1
 801cdac:	4611      	mov	r1, r2
 801cdae:	2200      	movs	r2, #0
 801cdb0:	602a      	str	r2, [r5, #0]
 801cdb2:	461a      	mov	r2, r3
 801cdb4:	f7e5 fb13 	bl	80023de <_lseek>
 801cdb8:	1c43      	adds	r3, r0, #1
 801cdba:	d102      	bne.n	801cdc2 <_lseek_r+0x1e>
 801cdbc:	682b      	ldr	r3, [r5, #0]
 801cdbe:	b103      	cbz	r3, 801cdc2 <_lseek_r+0x1e>
 801cdc0:	6023      	str	r3, [r4, #0]
 801cdc2:	bd38      	pop	{r3, r4, r5, pc}
 801cdc4:	20011898 	.word	0x20011898

0801cdc8 <_read_r>:
 801cdc8:	b538      	push	{r3, r4, r5, lr}
 801cdca:	4d07      	ldr	r5, [pc, #28]	@ (801cde8 <_read_r+0x20>)
 801cdcc:	4604      	mov	r4, r0
 801cdce:	4608      	mov	r0, r1
 801cdd0:	4611      	mov	r1, r2
 801cdd2:	2200      	movs	r2, #0
 801cdd4:	602a      	str	r2, [r5, #0]
 801cdd6:	461a      	mov	r2, r3
 801cdd8:	f7e5 faa1 	bl	800231e <_read>
 801cddc:	1c43      	adds	r3, r0, #1
 801cdde:	d102      	bne.n	801cde6 <_read_r+0x1e>
 801cde0:	682b      	ldr	r3, [r5, #0]
 801cde2:	b103      	cbz	r3, 801cde6 <_read_r+0x1e>
 801cde4:	6023      	str	r3, [r4, #0]
 801cde6:	bd38      	pop	{r3, r4, r5, pc}
 801cde8:	20011898 	.word	0x20011898

0801cdec <_sbrk_r>:
 801cdec:	b538      	push	{r3, r4, r5, lr}
 801cdee:	4d06      	ldr	r5, [pc, #24]	@ (801ce08 <_sbrk_r+0x1c>)
 801cdf0:	2300      	movs	r3, #0
 801cdf2:	4604      	mov	r4, r0
 801cdf4:	4608      	mov	r0, r1
 801cdf6:	602b      	str	r3, [r5, #0]
 801cdf8:	f7e5 fafe 	bl	80023f8 <_sbrk>
 801cdfc:	1c43      	adds	r3, r0, #1
 801cdfe:	d102      	bne.n	801ce06 <_sbrk_r+0x1a>
 801ce00:	682b      	ldr	r3, [r5, #0]
 801ce02:	b103      	cbz	r3, 801ce06 <_sbrk_r+0x1a>
 801ce04:	6023      	str	r3, [r4, #0]
 801ce06:	bd38      	pop	{r3, r4, r5, pc}
 801ce08:	20011898 	.word	0x20011898

0801ce0c <_write_r>:
 801ce0c:	b538      	push	{r3, r4, r5, lr}
 801ce0e:	4d07      	ldr	r5, [pc, #28]	@ (801ce2c <_write_r+0x20>)
 801ce10:	4604      	mov	r4, r0
 801ce12:	4608      	mov	r0, r1
 801ce14:	4611      	mov	r1, r2
 801ce16:	2200      	movs	r2, #0
 801ce18:	602a      	str	r2, [r5, #0]
 801ce1a:	461a      	mov	r2, r3
 801ce1c:	f7e5 fa9c 	bl	8002358 <_write>
 801ce20:	1c43      	adds	r3, r0, #1
 801ce22:	d102      	bne.n	801ce2a <_write_r+0x1e>
 801ce24:	682b      	ldr	r3, [r5, #0]
 801ce26:	b103      	cbz	r3, 801ce2a <_write_r+0x1e>
 801ce28:	6023      	str	r3, [r4, #0]
 801ce2a:	bd38      	pop	{r3, r4, r5, pc}
 801ce2c:	20011898 	.word	0x20011898

0801ce30 <__errno>:
 801ce30:	4b01      	ldr	r3, [pc, #4]	@ (801ce38 <__errno+0x8>)
 801ce32:	6818      	ldr	r0, [r3, #0]
 801ce34:	4770      	bx	lr
 801ce36:	bf00      	nop
 801ce38:	20002ec8 	.word	0x20002ec8

0801ce3c <__libc_init_array>:
 801ce3c:	b570      	push	{r4, r5, r6, lr}
 801ce3e:	4d0d      	ldr	r5, [pc, #52]	@ (801ce74 <__libc_init_array+0x38>)
 801ce40:	4c0d      	ldr	r4, [pc, #52]	@ (801ce78 <__libc_init_array+0x3c>)
 801ce42:	1b64      	subs	r4, r4, r5
 801ce44:	10a4      	asrs	r4, r4, #2
 801ce46:	2600      	movs	r6, #0
 801ce48:	42a6      	cmp	r6, r4
 801ce4a:	d109      	bne.n	801ce60 <__libc_init_array+0x24>
 801ce4c:	4d0b      	ldr	r5, [pc, #44]	@ (801ce7c <__libc_init_array+0x40>)
 801ce4e:	4c0c      	ldr	r4, [pc, #48]	@ (801ce80 <__libc_init_array+0x44>)
 801ce50:	f002 fa42 	bl	801f2d8 <_init>
 801ce54:	1b64      	subs	r4, r4, r5
 801ce56:	10a4      	asrs	r4, r4, #2
 801ce58:	2600      	movs	r6, #0
 801ce5a:	42a6      	cmp	r6, r4
 801ce5c:	d105      	bne.n	801ce6a <__libc_init_array+0x2e>
 801ce5e:	bd70      	pop	{r4, r5, r6, pc}
 801ce60:	f855 3b04 	ldr.w	r3, [r5], #4
 801ce64:	4798      	blx	r3
 801ce66:	3601      	adds	r6, #1
 801ce68:	e7ee      	b.n	801ce48 <__libc_init_array+0xc>
 801ce6a:	f855 3b04 	ldr.w	r3, [r5], #4
 801ce6e:	4798      	blx	r3
 801ce70:	3601      	adds	r6, #1
 801ce72:	e7f2      	b.n	801ce5a <__libc_init_array+0x1e>
 801ce74:	08021018 	.word	0x08021018
 801ce78:	08021018 	.word	0x08021018
 801ce7c:	08021018 	.word	0x08021018
 801ce80:	08021028 	.word	0x08021028

0801ce84 <__retarget_lock_init_recursive>:
 801ce84:	4770      	bx	lr

0801ce86 <__retarget_lock_acquire_recursive>:
 801ce86:	4770      	bx	lr

0801ce88 <__retarget_lock_release_recursive>:
 801ce88:	4770      	bx	lr

0801ce8a <strcpy>:
 801ce8a:	4603      	mov	r3, r0
 801ce8c:	f811 2b01 	ldrb.w	r2, [r1], #1
 801ce90:	f803 2b01 	strb.w	r2, [r3], #1
 801ce94:	2a00      	cmp	r2, #0
 801ce96:	d1f9      	bne.n	801ce8c <strcpy+0x2>
 801ce98:	4770      	bx	lr

0801ce9a <memcpy>:
 801ce9a:	440a      	add	r2, r1
 801ce9c:	4291      	cmp	r1, r2
 801ce9e:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 801cea2:	d100      	bne.n	801cea6 <memcpy+0xc>
 801cea4:	4770      	bx	lr
 801cea6:	b510      	push	{r4, lr}
 801cea8:	f811 4b01 	ldrb.w	r4, [r1], #1
 801ceac:	f803 4f01 	strb.w	r4, [r3, #1]!
 801ceb0:	4291      	cmp	r1, r2
 801ceb2:	d1f9      	bne.n	801cea8 <memcpy+0xe>
 801ceb4:	bd10      	pop	{r4, pc}
	...

0801ceb8 <__assert_func>:
 801ceb8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801ceba:	4614      	mov	r4, r2
 801cebc:	461a      	mov	r2, r3
 801cebe:	4b09      	ldr	r3, [pc, #36]	@ (801cee4 <__assert_func+0x2c>)
 801cec0:	681b      	ldr	r3, [r3, #0]
 801cec2:	4605      	mov	r5, r0
 801cec4:	68d8      	ldr	r0, [r3, #12]
 801cec6:	b14c      	cbz	r4, 801cedc <__assert_func+0x24>
 801cec8:	4b07      	ldr	r3, [pc, #28]	@ (801cee8 <__assert_func+0x30>)
 801ceca:	9100      	str	r1, [sp, #0]
 801cecc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801ced0:	4906      	ldr	r1, [pc, #24]	@ (801ceec <__assert_func+0x34>)
 801ced2:	462b      	mov	r3, r5
 801ced4:	f000 fd3e 	bl	801d954 <fiprintf>
 801ced8:	f000 fdd2 	bl	801da80 <abort>
 801cedc:	4b04      	ldr	r3, [pc, #16]	@ (801cef0 <__assert_func+0x38>)
 801cede:	461c      	mov	r4, r3
 801cee0:	e7f3      	b.n	801ceca <__assert_func+0x12>
 801cee2:	bf00      	nop
 801cee4:	20002ec8 	.word	0x20002ec8
 801cee8:	08020c47 	.word	0x08020c47
 801ceec:	08020c54 	.word	0x08020c54
 801cef0:	08020c82 	.word	0x08020c82

0801cef4 <__env_lock>:
 801cef4:	4801      	ldr	r0, [pc, #4]	@ (801cefc <__env_lock+0x8>)
 801cef6:	f7ff bfc6 	b.w	801ce86 <__retarget_lock_acquire_recursive>
 801cefa:	bf00      	nop
 801cefc:	2001189c 	.word	0x2001189c

0801cf00 <__env_unlock>:
 801cf00:	4801      	ldr	r0, [pc, #4]	@ (801cf08 <__env_unlock+0x8>)
 801cf02:	f7ff bfc1 	b.w	801ce88 <__retarget_lock_release_recursive>
 801cf06:	bf00      	nop
 801cf08:	2001189c 	.word	0x2001189c

0801cf0c <_free_r>:
 801cf0c:	b538      	push	{r3, r4, r5, lr}
 801cf0e:	4605      	mov	r5, r0
 801cf10:	2900      	cmp	r1, #0
 801cf12:	d041      	beq.n	801cf98 <_free_r+0x8c>
 801cf14:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801cf18:	1f0c      	subs	r4, r1, #4
 801cf1a:	2b00      	cmp	r3, #0
 801cf1c:	bfb8      	it	lt
 801cf1e:	18e4      	addlt	r4, r4, r3
 801cf20:	f7ff fa5c 	bl	801c3dc <__malloc_lock>
 801cf24:	4a1d      	ldr	r2, [pc, #116]	@ (801cf9c <_free_r+0x90>)
 801cf26:	6813      	ldr	r3, [r2, #0]
 801cf28:	b933      	cbnz	r3, 801cf38 <_free_r+0x2c>
 801cf2a:	6063      	str	r3, [r4, #4]
 801cf2c:	6014      	str	r4, [r2, #0]
 801cf2e:	4628      	mov	r0, r5
 801cf30:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801cf34:	f7ff ba58 	b.w	801c3e8 <__malloc_unlock>
 801cf38:	42a3      	cmp	r3, r4
 801cf3a:	d908      	bls.n	801cf4e <_free_r+0x42>
 801cf3c:	6820      	ldr	r0, [r4, #0]
 801cf3e:	1821      	adds	r1, r4, r0
 801cf40:	428b      	cmp	r3, r1
 801cf42:	bf01      	itttt	eq
 801cf44:	6819      	ldreq	r1, [r3, #0]
 801cf46:	685b      	ldreq	r3, [r3, #4]
 801cf48:	1809      	addeq	r1, r1, r0
 801cf4a:	6021      	streq	r1, [r4, #0]
 801cf4c:	e7ed      	b.n	801cf2a <_free_r+0x1e>
 801cf4e:	461a      	mov	r2, r3
 801cf50:	685b      	ldr	r3, [r3, #4]
 801cf52:	b10b      	cbz	r3, 801cf58 <_free_r+0x4c>
 801cf54:	42a3      	cmp	r3, r4
 801cf56:	d9fa      	bls.n	801cf4e <_free_r+0x42>
 801cf58:	6811      	ldr	r1, [r2, #0]
 801cf5a:	1850      	adds	r0, r2, r1
 801cf5c:	42a0      	cmp	r0, r4
 801cf5e:	d10b      	bne.n	801cf78 <_free_r+0x6c>
 801cf60:	6820      	ldr	r0, [r4, #0]
 801cf62:	4401      	add	r1, r0
 801cf64:	1850      	adds	r0, r2, r1
 801cf66:	4283      	cmp	r3, r0
 801cf68:	6011      	str	r1, [r2, #0]
 801cf6a:	d1e0      	bne.n	801cf2e <_free_r+0x22>
 801cf6c:	6818      	ldr	r0, [r3, #0]
 801cf6e:	685b      	ldr	r3, [r3, #4]
 801cf70:	6053      	str	r3, [r2, #4]
 801cf72:	4408      	add	r0, r1
 801cf74:	6010      	str	r0, [r2, #0]
 801cf76:	e7da      	b.n	801cf2e <_free_r+0x22>
 801cf78:	d902      	bls.n	801cf80 <_free_r+0x74>
 801cf7a:	230c      	movs	r3, #12
 801cf7c:	602b      	str	r3, [r5, #0]
 801cf7e:	e7d6      	b.n	801cf2e <_free_r+0x22>
 801cf80:	6820      	ldr	r0, [r4, #0]
 801cf82:	1821      	adds	r1, r4, r0
 801cf84:	428b      	cmp	r3, r1
 801cf86:	bf04      	itt	eq
 801cf88:	6819      	ldreq	r1, [r3, #0]
 801cf8a:	685b      	ldreq	r3, [r3, #4]
 801cf8c:	6063      	str	r3, [r4, #4]
 801cf8e:	bf04      	itt	eq
 801cf90:	1809      	addeq	r1, r1, r0
 801cf92:	6021      	streq	r1, [r4, #0]
 801cf94:	6054      	str	r4, [r2, #4]
 801cf96:	e7ca      	b.n	801cf2e <_free_r+0x22>
 801cf98:	bd38      	pop	{r3, r4, r5, pc}
 801cf9a:	bf00      	nop
 801cf9c:	20011758 	.word	0x20011758

0801cfa0 <_malloc_usable_size_r>:
 801cfa0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801cfa4:	1f18      	subs	r0, r3, #4
 801cfa6:	2b00      	cmp	r3, #0
 801cfa8:	bfbc      	itt	lt
 801cfaa:	580b      	ldrlt	r3, [r1, r0]
 801cfac:	18c0      	addlt	r0, r0, r3
 801cfae:	4770      	bx	lr

0801cfb0 <__ssputs_r>:
 801cfb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801cfb4:	688e      	ldr	r6, [r1, #8]
 801cfb6:	461f      	mov	r7, r3
 801cfb8:	42be      	cmp	r6, r7
 801cfba:	680b      	ldr	r3, [r1, #0]
 801cfbc:	4682      	mov	sl, r0
 801cfbe:	460c      	mov	r4, r1
 801cfc0:	4690      	mov	r8, r2
 801cfc2:	d82d      	bhi.n	801d020 <__ssputs_r+0x70>
 801cfc4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801cfc8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801cfcc:	d026      	beq.n	801d01c <__ssputs_r+0x6c>
 801cfce:	6965      	ldr	r5, [r4, #20]
 801cfd0:	6909      	ldr	r1, [r1, #16]
 801cfd2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801cfd6:	eba3 0901 	sub.w	r9, r3, r1
 801cfda:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801cfde:	1c7b      	adds	r3, r7, #1
 801cfe0:	444b      	add	r3, r9
 801cfe2:	106d      	asrs	r5, r5, #1
 801cfe4:	429d      	cmp	r5, r3
 801cfe6:	bf38      	it	cc
 801cfe8:	461d      	movcc	r5, r3
 801cfea:	0553      	lsls	r3, r2, #21
 801cfec:	d527      	bpl.n	801d03e <__ssputs_r+0x8e>
 801cfee:	4629      	mov	r1, r5
 801cff0:	f7ff f974 	bl	801c2dc <_malloc_r>
 801cff4:	4606      	mov	r6, r0
 801cff6:	b360      	cbz	r0, 801d052 <__ssputs_r+0xa2>
 801cff8:	6921      	ldr	r1, [r4, #16]
 801cffa:	464a      	mov	r2, r9
 801cffc:	f7ff ff4d 	bl	801ce9a <memcpy>
 801d000:	89a3      	ldrh	r3, [r4, #12]
 801d002:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801d006:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801d00a:	81a3      	strh	r3, [r4, #12]
 801d00c:	6126      	str	r6, [r4, #16]
 801d00e:	6165      	str	r5, [r4, #20]
 801d010:	444e      	add	r6, r9
 801d012:	eba5 0509 	sub.w	r5, r5, r9
 801d016:	6026      	str	r6, [r4, #0]
 801d018:	60a5      	str	r5, [r4, #8]
 801d01a:	463e      	mov	r6, r7
 801d01c:	42be      	cmp	r6, r7
 801d01e:	d900      	bls.n	801d022 <__ssputs_r+0x72>
 801d020:	463e      	mov	r6, r7
 801d022:	6820      	ldr	r0, [r4, #0]
 801d024:	4632      	mov	r2, r6
 801d026:	4641      	mov	r1, r8
 801d028:	f7ff fde4 	bl	801cbf4 <memmove>
 801d02c:	68a3      	ldr	r3, [r4, #8]
 801d02e:	1b9b      	subs	r3, r3, r6
 801d030:	60a3      	str	r3, [r4, #8]
 801d032:	6823      	ldr	r3, [r4, #0]
 801d034:	4433      	add	r3, r6
 801d036:	6023      	str	r3, [r4, #0]
 801d038:	2000      	movs	r0, #0
 801d03a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801d03e:	462a      	mov	r2, r5
 801d040:	f7ff fa4c 	bl	801c4dc <_realloc_r>
 801d044:	4606      	mov	r6, r0
 801d046:	2800      	cmp	r0, #0
 801d048:	d1e0      	bne.n	801d00c <__ssputs_r+0x5c>
 801d04a:	6921      	ldr	r1, [r4, #16]
 801d04c:	4650      	mov	r0, sl
 801d04e:	f7ff ff5d 	bl	801cf0c <_free_r>
 801d052:	230c      	movs	r3, #12
 801d054:	f8ca 3000 	str.w	r3, [sl]
 801d058:	89a3      	ldrh	r3, [r4, #12]
 801d05a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801d05e:	81a3      	strh	r3, [r4, #12]
 801d060:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801d064:	e7e9      	b.n	801d03a <__ssputs_r+0x8a>
	...

0801d068 <_svfiprintf_r>:
 801d068:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d06c:	4698      	mov	r8, r3
 801d06e:	898b      	ldrh	r3, [r1, #12]
 801d070:	061b      	lsls	r3, r3, #24
 801d072:	b09d      	sub	sp, #116	@ 0x74
 801d074:	4607      	mov	r7, r0
 801d076:	460d      	mov	r5, r1
 801d078:	4614      	mov	r4, r2
 801d07a:	d510      	bpl.n	801d09e <_svfiprintf_r+0x36>
 801d07c:	690b      	ldr	r3, [r1, #16]
 801d07e:	b973      	cbnz	r3, 801d09e <_svfiprintf_r+0x36>
 801d080:	2140      	movs	r1, #64	@ 0x40
 801d082:	f7ff f92b 	bl	801c2dc <_malloc_r>
 801d086:	6028      	str	r0, [r5, #0]
 801d088:	6128      	str	r0, [r5, #16]
 801d08a:	b930      	cbnz	r0, 801d09a <_svfiprintf_r+0x32>
 801d08c:	230c      	movs	r3, #12
 801d08e:	603b      	str	r3, [r7, #0]
 801d090:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801d094:	b01d      	add	sp, #116	@ 0x74
 801d096:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d09a:	2340      	movs	r3, #64	@ 0x40
 801d09c:	616b      	str	r3, [r5, #20]
 801d09e:	2300      	movs	r3, #0
 801d0a0:	9309      	str	r3, [sp, #36]	@ 0x24
 801d0a2:	2320      	movs	r3, #32
 801d0a4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801d0a8:	f8cd 800c 	str.w	r8, [sp, #12]
 801d0ac:	2330      	movs	r3, #48	@ 0x30
 801d0ae:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801d24c <_svfiprintf_r+0x1e4>
 801d0b2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801d0b6:	f04f 0901 	mov.w	r9, #1
 801d0ba:	4623      	mov	r3, r4
 801d0bc:	469a      	mov	sl, r3
 801d0be:	f813 2b01 	ldrb.w	r2, [r3], #1
 801d0c2:	b10a      	cbz	r2, 801d0c8 <_svfiprintf_r+0x60>
 801d0c4:	2a25      	cmp	r2, #37	@ 0x25
 801d0c6:	d1f9      	bne.n	801d0bc <_svfiprintf_r+0x54>
 801d0c8:	ebba 0b04 	subs.w	fp, sl, r4
 801d0cc:	d00b      	beq.n	801d0e6 <_svfiprintf_r+0x7e>
 801d0ce:	465b      	mov	r3, fp
 801d0d0:	4622      	mov	r2, r4
 801d0d2:	4629      	mov	r1, r5
 801d0d4:	4638      	mov	r0, r7
 801d0d6:	f7ff ff6b 	bl	801cfb0 <__ssputs_r>
 801d0da:	3001      	adds	r0, #1
 801d0dc:	f000 80a7 	beq.w	801d22e <_svfiprintf_r+0x1c6>
 801d0e0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801d0e2:	445a      	add	r2, fp
 801d0e4:	9209      	str	r2, [sp, #36]	@ 0x24
 801d0e6:	f89a 3000 	ldrb.w	r3, [sl]
 801d0ea:	2b00      	cmp	r3, #0
 801d0ec:	f000 809f 	beq.w	801d22e <_svfiprintf_r+0x1c6>
 801d0f0:	2300      	movs	r3, #0
 801d0f2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801d0f6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801d0fa:	f10a 0a01 	add.w	sl, sl, #1
 801d0fe:	9304      	str	r3, [sp, #16]
 801d100:	9307      	str	r3, [sp, #28]
 801d102:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801d106:	931a      	str	r3, [sp, #104]	@ 0x68
 801d108:	4654      	mov	r4, sl
 801d10a:	2205      	movs	r2, #5
 801d10c:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d110:	484e      	ldr	r0, [pc, #312]	@ (801d24c <_svfiprintf_r+0x1e4>)
 801d112:	f7e3 f875 	bl	8000200 <memchr>
 801d116:	9a04      	ldr	r2, [sp, #16]
 801d118:	b9d8      	cbnz	r0, 801d152 <_svfiprintf_r+0xea>
 801d11a:	06d0      	lsls	r0, r2, #27
 801d11c:	bf44      	itt	mi
 801d11e:	2320      	movmi	r3, #32
 801d120:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801d124:	0711      	lsls	r1, r2, #28
 801d126:	bf44      	itt	mi
 801d128:	232b      	movmi	r3, #43	@ 0x2b
 801d12a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801d12e:	f89a 3000 	ldrb.w	r3, [sl]
 801d132:	2b2a      	cmp	r3, #42	@ 0x2a
 801d134:	d015      	beq.n	801d162 <_svfiprintf_r+0xfa>
 801d136:	9a07      	ldr	r2, [sp, #28]
 801d138:	4654      	mov	r4, sl
 801d13a:	2000      	movs	r0, #0
 801d13c:	f04f 0c0a 	mov.w	ip, #10
 801d140:	4621      	mov	r1, r4
 801d142:	f811 3b01 	ldrb.w	r3, [r1], #1
 801d146:	3b30      	subs	r3, #48	@ 0x30
 801d148:	2b09      	cmp	r3, #9
 801d14a:	d94b      	bls.n	801d1e4 <_svfiprintf_r+0x17c>
 801d14c:	b1b0      	cbz	r0, 801d17c <_svfiprintf_r+0x114>
 801d14e:	9207      	str	r2, [sp, #28]
 801d150:	e014      	b.n	801d17c <_svfiprintf_r+0x114>
 801d152:	eba0 0308 	sub.w	r3, r0, r8
 801d156:	fa09 f303 	lsl.w	r3, r9, r3
 801d15a:	4313      	orrs	r3, r2
 801d15c:	9304      	str	r3, [sp, #16]
 801d15e:	46a2      	mov	sl, r4
 801d160:	e7d2      	b.n	801d108 <_svfiprintf_r+0xa0>
 801d162:	9b03      	ldr	r3, [sp, #12]
 801d164:	1d19      	adds	r1, r3, #4
 801d166:	681b      	ldr	r3, [r3, #0]
 801d168:	9103      	str	r1, [sp, #12]
 801d16a:	2b00      	cmp	r3, #0
 801d16c:	bfbb      	ittet	lt
 801d16e:	425b      	neglt	r3, r3
 801d170:	f042 0202 	orrlt.w	r2, r2, #2
 801d174:	9307      	strge	r3, [sp, #28]
 801d176:	9307      	strlt	r3, [sp, #28]
 801d178:	bfb8      	it	lt
 801d17a:	9204      	strlt	r2, [sp, #16]
 801d17c:	7823      	ldrb	r3, [r4, #0]
 801d17e:	2b2e      	cmp	r3, #46	@ 0x2e
 801d180:	d10a      	bne.n	801d198 <_svfiprintf_r+0x130>
 801d182:	7863      	ldrb	r3, [r4, #1]
 801d184:	2b2a      	cmp	r3, #42	@ 0x2a
 801d186:	d132      	bne.n	801d1ee <_svfiprintf_r+0x186>
 801d188:	9b03      	ldr	r3, [sp, #12]
 801d18a:	1d1a      	adds	r2, r3, #4
 801d18c:	681b      	ldr	r3, [r3, #0]
 801d18e:	9203      	str	r2, [sp, #12]
 801d190:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801d194:	3402      	adds	r4, #2
 801d196:	9305      	str	r3, [sp, #20]
 801d198:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801d25c <_svfiprintf_r+0x1f4>
 801d19c:	7821      	ldrb	r1, [r4, #0]
 801d19e:	2203      	movs	r2, #3
 801d1a0:	4650      	mov	r0, sl
 801d1a2:	f7e3 f82d 	bl	8000200 <memchr>
 801d1a6:	b138      	cbz	r0, 801d1b8 <_svfiprintf_r+0x150>
 801d1a8:	9b04      	ldr	r3, [sp, #16]
 801d1aa:	eba0 000a 	sub.w	r0, r0, sl
 801d1ae:	2240      	movs	r2, #64	@ 0x40
 801d1b0:	4082      	lsls	r2, r0
 801d1b2:	4313      	orrs	r3, r2
 801d1b4:	3401      	adds	r4, #1
 801d1b6:	9304      	str	r3, [sp, #16]
 801d1b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d1bc:	4824      	ldr	r0, [pc, #144]	@ (801d250 <_svfiprintf_r+0x1e8>)
 801d1be:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801d1c2:	2206      	movs	r2, #6
 801d1c4:	f7e3 f81c 	bl	8000200 <memchr>
 801d1c8:	2800      	cmp	r0, #0
 801d1ca:	d036      	beq.n	801d23a <_svfiprintf_r+0x1d2>
 801d1cc:	4b21      	ldr	r3, [pc, #132]	@ (801d254 <_svfiprintf_r+0x1ec>)
 801d1ce:	bb1b      	cbnz	r3, 801d218 <_svfiprintf_r+0x1b0>
 801d1d0:	9b03      	ldr	r3, [sp, #12]
 801d1d2:	3307      	adds	r3, #7
 801d1d4:	f023 0307 	bic.w	r3, r3, #7
 801d1d8:	3308      	adds	r3, #8
 801d1da:	9303      	str	r3, [sp, #12]
 801d1dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d1de:	4433      	add	r3, r6
 801d1e0:	9309      	str	r3, [sp, #36]	@ 0x24
 801d1e2:	e76a      	b.n	801d0ba <_svfiprintf_r+0x52>
 801d1e4:	fb0c 3202 	mla	r2, ip, r2, r3
 801d1e8:	460c      	mov	r4, r1
 801d1ea:	2001      	movs	r0, #1
 801d1ec:	e7a8      	b.n	801d140 <_svfiprintf_r+0xd8>
 801d1ee:	2300      	movs	r3, #0
 801d1f0:	3401      	adds	r4, #1
 801d1f2:	9305      	str	r3, [sp, #20]
 801d1f4:	4619      	mov	r1, r3
 801d1f6:	f04f 0c0a 	mov.w	ip, #10
 801d1fa:	4620      	mov	r0, r4
 801d1fc:	f810 2b01 	ldrb.w	r2, [r0], #1
 801d200:	3a30      	subs	r2, #48	@ 0x30
 801d202:	2a09      	cmp	r2, #9
 801d204:	d903      	bls.n	801d20e <_svfiprintf_r+0x1a6>
 801d206:	2b00      	cmp	r3, #0
 801d208:	d0c6      	beq.n	801d198 <_svfiprintf_r+0x130>
 801d20a:	9105      	str	r1, [sp, #20]
 801d20c:	e7c4      	b.n	801d198 <_svfiprintf_r+0x130>
 801d20e:	fb0c 2101 	mla	r1, ip, r1, r2
 801d212:	4604      	mov	r4, r0
 801d214:	2301      	movs	r3, #1
 801d216:	e7f0      	b.n	801d1fa <_svfiprintf_r+0x192>
 801d218:	ab03      	add	r3, sp, #12
 801d21a:	9300      	str	r3, [sp, #0]
 801d21c:	462a      	mov	r2, r5
 801d21e:	4b0e      	ldr	r3, [pc, #56]	@ (801d258 <_svfiprintf_r+0x1f0>)
 801d220:	a904      	add	r1, sp, #16
 801d222:	4638      	mov	r0, r7
 801d224:	f3af 8000 	nop.w
 801d228:	1c42      	adds	r2, r0, #1
 801d22a:	4606      	mov	r6, r0
 801d22c:	d1d6      	bne.n	801d1dc <_svfiprintf_r+0x174>
 801d22e:	89ab      	ldrh	r3, [r5, #12]
 801d230:	065b      	lsls	r3, r3, #25
 801d232:	f53f af2d 	bmi.w	801d090 <_svfiprintf_r+0x28>
 801d236:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801d238:	e72c      	b.n	801d094 <_svfiprintf_r+0x2c>
 801d23a:	ab03      	add	r3, sp, #12
 801d23c:	9300      	str	r3, [sp, #0]
 801d23e:	462a      	mov	r2, r5
 801d240:	4b05      	ldr	r3, [pc, #20]	@ (801d258 <_svfiprintf_r+0x1f0>)
 801d242:	a904      	add	r1, sp, #16
 801d244:	4638      	mov	r0, r7
 801d246:	f000 f9bb 	bl	801d5c0 <_printf_i>
 801d24a:	e7ed      	b.n	801d228 <_svfiprintf_r+0x1c0>
 801d24c:	08020c83 	.word	0x08020c83
 801d250:	08020c8d 	.word	0x08020c8d
 801d254:	00000000 	.word	0x00000000
 801d258:	0801cfb1 	.word	0x0801cfb1
 801d25c:	08020c89 	.word	0x08020c89

0801d260 <__sfputc_r>:
 801d260:	6893      	ldr	r3, [r2, #8]
 801d262:	3b01      	subs	r3, #1
 801d264:	2b00      	cmp	r3, #0
 801d266:	b410      	push	{r4}
 801d268:	6093      	str	r3, [r2, #8]
 801d26a:	da08      	bge.n	801d27e <__sfputc_r+0x1e>
 801d26c:	6994      	ldr	r4, [r2, #24]
 801d26e:	42a3      	cmp	r3, r4
 801d270:	db01      	blt.n	801d276 <__sfputc_r+0x16>
 801d272:	290a      	cmp	r1, #10
 801d274:	d103      	bne.n	801d27e <__sfputc_r+0x1e>
 801d276:	f85d 4b04 	ldr.w	r4, [sp], #4
 801d27a:	f7ff bc17 	b.w	801caac <__swbuf_r>
 801d27e:	6813      	ldr	r3, [r2, #0]
 801d280:	1c58      	adds	r0, r3, #1
 801d282:	6010      	str	r0, [r2, #0]
 801d284:	7019      	strb	r1, [r3, #0]
 801d286:	4608      	mov	r0, r1
 801d288:	f85d 4b04 	ldr.w	r4, [sp], #4
 801d28c:	4770      	bx	lr

0801d28e <__sfputs_r>:
 801d28e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d290:	4606      	mov	r6, r0
 801d292:	460f      	mov	r7, r1
 801d294:	4614      	mov	r4, r2
 801d296:	18d5      	adds	r5, r2, r3
 801d298:	42ac      	cmp	r4, r5
 801d29a:	d101      	bne.n	801d2a0 <__sfputs_r+0x12>
 801d29c:	2000      	movs	r0, #0
 801d29e:	e007      	b.n	801d2b0 <__sfputs_r+0x22>
 801d2a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d2a4:	463a      	mov	r2, r7
 801d2a6:	4630      	mov	r0, r6
 801d2a8:	f7ff ffda 	bl	801d260 <__sfputc_r>
 801d2ac:	1c43      	adds	r3, r0, #1
 801d2ae:	d1f3      	bne.n	801d298 <__sfputs_r+0xa>
 801d2b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801d2b4 <_vfiprintf_r>:
 801d2b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d2b8:	460d      	mov	r5, r1
 801d2ba:	b09d      	sub	sp, #116	@ 0x74
 801d2bc:	4614      	mov	r4, r2
 801d2be:	4698      	mov	r8, r3
 801d2c0:	4606      	mov	r6, r0
 801d2c2:	b118      	cbz	r0, 801d2cc <_vfiprintf_r+0x18>
 801d2c4:	6a03      	ldr	r3, [r0, #32]
 801d2c6:	b90b      	cbnz	r3, 801d2cc <_vfiprintf_r+0x18>
 801d2c8:	f7ff fa3a 	bl	801c740 <__sinit>
 801d2cc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801d2ce:	07d9      	lsls	r1, r3, #31
 801d2d0:	d405      	bmi.n	801d2de <_vfiprintf_r+0x2a>
 801d2d2:	89ab      	ldrh	r3, [r5, #12]
 801d2d4:	059a      	lsls	r2, r3, #22
 801d2d6:	d402      	bmi.n	801d2de <_vfiprintf_r+0x2a>
 801d2d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801d2da:	f7ff fdd4 	bl	801ce86 <__retarget_lock_acquire_recursive>
 801d2de:	89ab      	ldrh	r3, [r5, #12]
 801d2e0:	071b      	lsls	r3, r3, #28
 801d2e2:	d501      	bpl.n	801d2e8 <_vfiprintf_r+0x34>
 801d2e4:	692b      	ldr	r3, [r5, #16]
 801d2e6:	b99b      	cbnz	r3, 801d310 <_vfiprintf_r+0x5c>
 801d2e8:	4629      	mov	r1, r5
 801d2ea:	4630      	mov	r0, r6
 801d2ec:	f7ff fc1c 	bl	801cb28 <__swsetup_r>
 801d2f0:	b170      	cbz	r0, 801d310 <_vfiprintf_r+0x5c>
 801d2f2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801d2f4:	07dc      	lsls	r4, r3, #31
 801d2f6:	d504      	bpl.n	801d302 <_vfiprintf_r+0x4e>
 801d2f8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801d2fc:	b01d      	add	sp, #116	@ 0x74
 801d2fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d302:	89ab      	ldrh	r3, [r5, #12]
 801d304:	0598      	lsls	r0, r3, #22
 801d306:	d4f7      	bmi.n	801d2f8 <_vfiprintf_r+0x44>
 801d308:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801d30a:	f7ff fdbd 	bl	801ce88 <__retarget_lock_release_recursive>
 801d30e:	e7f3      	b.n	801d2f8 <_vfiprintf_r+0x44>
 801d310:	2300      	movs	r3, #0
 801d312:	9309      	str	r3, [sp, #36]	@ 0x24
 801d314:	2320      	movs	r3, #32
 801d316:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801d31a:	f8cd 800c 	str.w	r8, [sp, #12]
 801d31e:	2330      	movs	r3, #48	@ 0x30
 801d320:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801d4d0 <_vfiprintf_r+0x21c>
 801d324:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801d328:	f04f 0901 	mov.w	r9, #1
 801d32c:	4623      	mov	r3, r4
 801d32e:	469a      	mov	sl, r3
 801d330:	f813 2b01 	ldrb.w	r2, [r3], #1
 801d334:	b10a      	cbz	r2, 801d33a <_vfiprintf_r+0x86>
 801d336:	2a25      	cmp	r2, #37	@ 0x25
 801d338:	d1f9      	bne.n	801d32e <_vfiprintf_r+0x7a>
 801d33a:	ebba 0b04 	subs.w	fp, sl, r4
 801d33e:	d00b      	beq.n	801d358 <_vfiprintf_r+0xa4>
 801d340:	465b      	mov	r3, fp
 801d342:	4622      	mov	r2, r4
 801d344:	4629      	mov	r1, r5
 801d346:	4630      	mov	r0, r6
 801d348:	f7ff ffa1 	bl	801d28e <__sfputs_r>
 801d34c:	3001      	adds	r0, #1
 801d34e:	f000 80a7 	beq.w	801d4a0 <_vfiprintf_r+0x1ec>
 801d352:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801d354:	445a      	add	r2, fp
 801d356:	9209      	str	r2, [sp, #36]	@ 0x24
 801d358:	f89a 3000 	ldrb.w	r3, [sl]
 801d35c:	2b00      	cmp	r3, #0
 801d35e:	f000 809f 	beq.w	801d4a0 <_vfiprintf_r+0x1ec>
 801d362:	2300      	movs	r3, #0
 801d364:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801d368:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801d36c:	f10a 0a01 	add.w	sl, sl, #1
 801d370:	9304      	str	r3, [sp, #16]
 801d372:	9307      	str	r3, [sp, #28]
 801d374:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801d378:	931a      	str	r3, [sp, #104]	@ 0x68
 801d37a:	4654      	mov	r4, sl
 801d37c:	2205      	movs	r2, #5
 801d37e:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d382:	4853      	ldr	r0, [pc, #332]	@ (801d4d0 <_vfiprintf_r+0x21c>)
 801d384:	f7e2 ff3c 	bl	8000200 <memchr>
 801d388:	9a04      	ldr	r2, [sp, #16]
 801d38a:	b9d8      	cbnz	r0, 801d3c4 <_vfiprintf_r+0x110>
 801d38c:	06d1      	lsls	r1, r2, #27
 801d38e:	bf44      	itt	mi
 801d390:	2320      	movmi	r3, #32
 801d392:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801d396:	0713      	lsls	r3, r2, #28
 801d398:	bf44      	itt	mi
 801d39a:	232b      	movmi	r3, #43	@ 0x2b
 801d39c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801d3a0:	f89a 3000 	ldrb.w	r3, [sl]
 801d3a4:	2b2a      	cmp	r3, #42	@ 0x2a
 801d3a6:	d015      	beq.n	801d3d4 <_vfiprintf_r+0x120>
 801d3a8:	9a07      	ldr	r2, [sp, #28]
 801d3aa:	4654      	mov	r4, sl
 801d3ac:	2000      	movs	r0, #0
 801d3ae:	f04f 0c0a 	mov.w	ip, #10
 801d3b2:	4621      	mov	r1, r4
 801d3b4:	f811 3b01 	ldrb.w	r3, [r1], #1
 801d3b8:	3b30      	subs	r3, #48	@ 0x30
 801d3ba:	2b09      	cmp	r3, #9
 801d3bc:	d94b      	bls.n	801d456 <_vfiprintf_r+0x1a2>
 801d3be:	b1b0      	cbz	r0, 801d3ee <_vfiprintf_r+0x13a>
 801d3c0:	9207      	str	r2, [sp, #28]
 801d3c2:	e014      	b.n	801d3ee <_vfiprintf_r+0x13a>
 801d3c4:	eba0 0308 	sub.w	r3, r0, r8
 801d3c8:	fa09 f303 	lsl.w	r3, r9, r3
 801d3cc:	4313      	orrs	r3, r2
 801d3ce:	9304      	str	r3, [sp, #16]
 801d3d0:	46a2      	mov	sl, r4
 801d3d2:	e7d2      	b.n	801d37a <_vfiprintf_r+0xc6>
 801d3d4:	9b03      	ldr	r3, [sp, #12]
 801d3d6:	1d19      	adds	r1, r3, #4
 801d3d8:	681b      	ldr	r3, [r3, #0]
 801d3da:	9103      	str	r1, [sp, #12]
 801d3dc:	2b00      	cmp	r3, #0
 801d3de:	bfbb      	ittet	lt
 801d3e0:	425b      	neglt	r3, r3
 801d3e2:	f042 0202 	orrlt.w	r2, r2, #2
 801d3e6:	9307      	strge	r3, [sp, #28]
 801d3e8:	9307      	strlt	r3, [sp, #28]
 801d3ea:	bfb8      	it	lt
 801d3ec:	9204      	strlt	r2, [sp, #16]
 801d3ee:	7823      	ldrb	r3, [r4, #0]
 801d3f0:	2b2e      	cmp	r3, #46	@ 0x2e
 801d3f2:	d10a      	bne.n	801d40a <_vfiprintf_r+0x156>
 801d3f4:	7863      	ldrb	r3, [r4, #1]
 801d3f6:	2b2a      	cmp	r3, #42	@ 0x2a
 801d3f8:	d132      	bne.n	801d460 <_vfiprintf_r+0x1ac>
 801d3fa:	9b03      	ldr	r3, [sp, #12]
 801d3fc:	1d1a      	adds	r2, r3, #4
 801d3fe:	681b      	ldr	r3, [r3, #0]
 801d400:	9203      	str	r2, [sp, #12]
 801d402:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801d406:	3402      	adds	r4, #2
 801d408:	9305      	str	r3, [sp, #20]
 801d40a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801d4e0 <_vfiprintf_r+0x22c>
 801d40e:	7821      	ldrb	r1, [r4, #0]
 801d410:	2203      	movs	r2, #3
 801d412:	4650      	mov	r0, sl
 801d414:	f7e2 fef4 	bl	8000200 <memchr>
 801d418:	b138      	cbz	r0, 801d42a <_vfiprintf_r+0x176>
 801d41a:	9b04      	ldr	r3, [sp, #16]
 801d41c:	eba0 000a 	sub.w	r0, r0, sl
 801d420:	2240      	movs	r2, #64	@ 0x40
 801d422:	4082      	lsls	r2, r0
 801d424:	4313      	orrs	r3, r2
 801d426:	3401      	adds	r4, #1
 801d428:	9304      	str	r3, [sp, #16]
 801d42a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d42e:	4829      	ldr	r0, [pc, #164]	@ (801d4d4 <_vfiprintf_r+0x220>)
 801d430:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801d434:	2206      	movs	r2, #6
 801d436:	f7e2 fee3 	bl	8000200 <memchr>
 801d43a:	2800      	cmp	r0, #0
 801d43c:	d03f      	beq.n	801d4be <_vfiprintf_r+0x20a>
 801d43e:	4b26      	ldr	r3, [pc, #152]	@ (801d4d8 <_vfiprintf_r+0x224>)
 801d440:	bb1b      	cbnz	r3, 801d48a <_vfiprintf_r+0x1d6>
 801d442:	9b03      	ldr	r3, [sp, #12]
 801d444:	3307      	adds	r3, #7
 801d446:	f023 0307 	bic.w	r3, r3, #7
 801d44a:	3308      	adds	r3, #8
 801d44c:	9303      	str	r3, [sp, #12]
 801d44e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d450:	443b      	add	r3, r7
 801d452:	9309      	str	r3, [sp, #36]	@ 0x24
 801d454:	e76a      	b.n	801d32c <_vfiprintf_r+0x78>
 801d456:	fb0c 3202 	mla	r2, ip, r2, r3
 801d45a:	460c      	mov	r4, r1
 801d45c:	2001      	movs	r0, #1
 801d45e:	e7a8      	b.n	801d3b2 <_vfiprintf_r+0xfe>
 801d460:	2300      	movs	r3, #0
 801d462:	3401      	adds	r4, #1
 801d464:	9305      	str	r3, [sp, #20]
 801d466:	4619      	mov	r1, r3
 801d468:	f04f 0c0a 	mov.w	ip, #10
 801d46c:	4620      	mov	r0, r4
 801d46e:	f810 2b01 	ldrb.w	r2, [r0], #1
 801d472:	3a30      	subs	r2, #48	@ 0x30
 801d474:	2a09      	cmp	r2, #9
 801d476:	d903      	bls.n	801d480 <_vfiprintf_r+0x1cc>
 801d478:	2b00      	cmp	r3, #0
 801d47a:	d0c6      	beq.n	801d40a <_vfiprintf_r+0x156>
 801d47c:	9105      	str	r1, [sp, #20]
 801d47e:	e7c4      	b.n	801d40a <_vfiprintf_r+0x156>
 801d480:	fb0c 2101 	mla	r1, ip, r1, r2
 801d484:	4604      	mov	r4, r0
 801d486:	2301      	movs	r3, #1
 801d488:	e7f0      	b.n	801d46c <_vfiprintf_r+0x1b8>
 801d48a:	ab03      	add	r3, sp, #12
 801d48c:	9300      	str	r3, [sp, #0]
 801d48e:	462a      	mov	r2, r5
 801d490:	4b12      	ldr	r3, [pc, #72]	@ (801d4dc <_vfiprintf_r+0x228>)
 801d492:	a904      	add	r1, sp, #16
 801d494:	4630      	mov	r0, r6
 801d496:	f3af 8000 	nop.w
 801d49a:	4607      	mov	r7, r0
 801d49c:	1c78      	adds	r0, r7, #1
 801d49e:	d1d6      	bne.n	801d44e <_vfiprintf_r+0x19a>
 801d4a0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801d4a2:	07d9      	lsls	r1, r3, #31
 801d4a4:	d405      	bmi.n	801d4b2 <_vfiprintf_r+0x1fe>
 801d4a6:	89ab      	ldrh	r3, [r5, #12]
 801d4a8:	059a      	lsls	r2, r3, #22
 801d4aa:	d402      	bmi.n	801d4b2 <_vfiprintf_r+0x1fe>
 801d4ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801d4ae:	f7ff fceb 	bl	801ce88 <__retarget_lock_release_recursive>
 801d4b2:	89ab      	ldrh	r3, [r5, #12]
 801d4b4:	065b      	lsls	r3, r3, #25
 801d4b6:	f53f af1f 	bmi.w	801d2f8 <_vfiprintf_r+0x44>
 801d4ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801d4bc:	e71e      	b.n	801d2fc <_vfiprintf_r+0x48>
 801d4be:	ab03      	add	r3, sp, #12
 801d4c0:	9300      	str	r3, [sp, #0]
 801d4c2:	462a      	mov	r2, r5
 801d4c4:	4b05      	ldr	r3, [pc, #20]	@ (801d4dc <_vfiprintf_r+0x228>)
 801d4c6:	a904      	add	r1, sp, #16
 801d4c8:	4630      	mov	r0, r6
 801d4ca:	f000 f879 	bl	801d5c0 <_printf_i>
 801d4ce:	e7e4      	b.n	801d49a <_vfiprintf_r+0x1e6>
 801d4d0:	08020c83 	.word	0x08020c83
 801d4d4:	08020c8d 	.word	0x08020c8d
 801d4d8:	00000000 	.word	0x00000000
 801d4dc:	0801d28f 	.word	0x0801d28f
 801d4e0:	08020c89 	.word	0x08020c89

0801d4e4 <_printf_common>:
 801d4e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801d4e8:	4616      	mov	r6, r2
 801d4ea:	4698      	mov	r8, r3
 801d4ec:	688a      	ldr	r2, [r1, #8]
 801d4ee:	690b      	ldr	r3, [r1, #16]
 801d4f0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801d4f4:	4293      	cmp	r3, r2
 801d4f6:	bfb8      	it	lt
 801d4f8:	4613      	movlt	r3, r2
 801d4fa:	6033      	str	r3, [r6, #0]
 801d4fc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801d500:	4607      	mov	r7, r0
 801d502:	460c      	mov	r4, r1
 801d504:	b10a      	cbz	r2, 801d50a <_printf_common+0x26>
 801d506:	3301      	adds	r3, #1
 801d508:	6033      	str	r3, [r6, #0]
 801d50a:	6823      	ldr	r3, [r4, #0]
 801d50c:	0699      	lsls	r1, r3, #26
 801d50e:	bf42      	ittt	mi
 801d510:	6833      	ldrmi	r3, [r6, #0]
 801d512:	3302      	addmi	r3, #2
 801d514:	6033      	strmi	r3, [r6, #0]
 801d516:	6825      	ldr	r5, [r4, #0]
 801d518:	f015 0506 	ands.w	r5, r5, #6
 801d51c:	d106      	bne.n	801d52c <_printf_common+0x48>
 801d51e:	f104 0a19 	add.w	sl, r4, #25
 801d522:	68e3      	ldr	r3, [r4, #12]
 801d524:	6832      	ldr	r2, [r6, #0]
 801d526:	1a9b      	subs	r3, r3, r2
 801d528:	42ab      	cmp	r3, r5
 801d52a:	dc26      	bgt.n	801d57a <_printf_common+0x96>
 801d52c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801d530:	6822      	ldr	r2, [r4, #0]
 801d532:	3b00      	subs	r3, #0
 801d534:	bf18      	it	ne
 801d536:	2301      	movne	r3, #1
 801d538:	0692      	lsls	r2, r2, #26
 801d53a:	d42b      	bmi.n	801d594 <_printf_common+0xb0>
 801d53c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801d540:	4641      	mov	r1, r8
 801d542:	4638      	mov	r0, r7
 801d544:	47c8      	blx	r9
 801d546:	3001      	adds	r0, #1
 801d548:	d01e      	beq.n	801d588 <_printf_common+0xa4>
 801d54a:	6823      	ldr	r3, [r4, #0]
 801d54c:	6922      	ldr	r2, [r4, #16]
 801d54e:	f003 0306 	and.w	r3, r3, #6
 801d552:	2b04      	cmp	r3, #4
 801d554:	bf02      	ittt	eq
 801d556:	68e5      	ldreq	r5, [r4, #12]
 801d558:	6833      	ldreq	r3, [r6, #0]
 801d55a:	1aed      	subeq	r5, r5, r3
 801d55c:	68a3      	ldr	r3, [r4, #8]
 801d55e:	bf0c      	ite	eq
 801d560:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801d564:	2500      	movne	r5, #0
 801d566:	4293      	cmp	r3, r2
 801d568:	bfc4      	itt	gt
 801d56a:	1a9b      	subgt	r3, r3, r2
 801d56c:	18ed      	addgt	r5, r5, r3
 801d56e:	2600      	movs	r6, #0
 801d570:	341a      	adds	r4, #26
 801d572:	42b5      	cmp	r5, r6
 801d574:	d11a      	bne.n	801d5ac <_printf_common+0xc8>
 801d576:	2000      	movs	r0, #0
 801d578:	e008      	b.n	801d58c <_printf_common+0xa8>
 801d57a:	2301      	movs	r3, #1
 801d57c:	4652      	mov	r2, sl
 801d57e:	4641      	mov	r1, r8
 801d580:	4638      	mov	r0, r7
 801d582:	47c8      	blx	r9
 801d584:	3001      	adds	r0, #1
 801d586:	d103      	bne.n	801d590 <_printf_common+0xac>
 801d588:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801d58c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801d590:	3501      	adds	r5, #1
 801d592:	e7c6      	b.n	801d522 <_printf_common+0x3e>
 801d594:	18e1      	adds	r1, r4, r3
 801d596:	1c5a      	adds	r2, r3, #1
 801d598:	2030      	movs	r0, #48	@ 0x30
 801d59a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801d59e:	4422      	add	r2, r4
 801d5a0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801d5a4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801d5a8:	3302      	adds	r3, #2
 801d5aa:	e7c7      	b.n	801d53c <_printf_common+0x58>
 801d5ac:	2301      	movs	r3, #1
 801d5ae:	4622      	mov	r2, r4
 801d5b0:	4641      	mov	r1, r8
 801d5b2:	4638      	mov	r0, r7
 801d5b4:	47c8      	blx	r9
 801d5b6:	3001      	adds	r0, #1
 801d5b8:	d0e6      	beq.n	801d588 <_printf_common+0xa4>
 801d5ba:	3601      	adds	r6, #1
 801d5bc:	e7d9      	b.n	801d572 <_printf_common+0x8e>
	...

0801d5c0 <_printf_i>:
 801d5c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801d5c4:	7e0f      	ldrb	r7, [r1, #24]
 801d5c6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801d5c8:	2f78      	cmp	r7, #120	@ 0x78
 801d5ca:	4691      	mov	r9, r2
 801d5cc:	4680      	mov	r8, r0
 801d5ce:	460c      	mov	r4, r1
 801d5d0:	469a      	mov	sl, r3
 801d5d2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801d5d6:	d807      	bhi.n	801d5e8 <_printf_i+0x28>
 801d5d8:	2f62      	cmp	r7, #98	@ 0x62
 801d5da:	d80a      	bhi.n	801d5f2 <_printf_i+0x32>
 801d5dc:	2f00      	cmp	r7, #0
 801d5de:	f000 80d1 	beq.w	801d784 <_printf_i+0x1c4>
 801d5e2:	2f58      	cmp	r7, #88	@ 0x58
 801d5e4:	f000 80b8 	beq.w	801d758 <_printf_i+0x198>
 801d5e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801d5ec:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801d5f0:	e03a      	b.n	801d668 <_printf_i+0xa8>
 801d5f2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801d5f6:	2b15      	cmp	r3, #21
 801d5f8:	d8f6      	bhi.n	801d5e8 <_printf_i+0x28>
 801d5fa:	a101      	add	r1, pc, #4	@ (adr r1, 801d600 <_printf_i+0x40>)
 801d5fc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801d600:	0801d659 	.word	0x0801d659
 801d604:	0801d66d 	.word	0x0801d66d
 801d608:	0801d5e9 	.word	0x0801d5e9
 801d60c:	0801d5e9 	.word	0x0801d5e9
 801d610:	0801d5e9 	.word	0x0801d5e9
 801d614:	0801d5e9 	.word	0x0801d5e9
 801d618:	0801d66d 	.word	0x0801d66d
 801d61c:	0801d5e9 	.word	0x0801d5e9
 801d620:	0801d5e9 	.word	0x0801d5e9
 801d624:	0801d5e9 	.word	0x0801d5e9
 801d628:	0801d5e9 	.word	0x0801d5e9
 801d62c:	0801d76b 	.word	0x0801d76b
 801d630:	0801d697 	.word	0x0801d697
 801d634:	0801d725 	.word	0x0801d725
 801d638:	0801d5e9 	.word	0x0801d5e9
 801d63c:	0801d5e9 	.word	0x0801d5e9
 801d640:	0801d78d 	.word	0x0801d78d
 801d644:	0801d5e9 	.word	0x0801d5e9
 801d648:	0801d697 	.word	0x0801d697
 801d64c:	0801d5e9 	.word	0x0801d5e9
 801d650:	0801d5e9 	.word	0x0801d5e9
 801d654:	0801d72d 	.word	0x0801d72d
 801d658:	6833      	ldr	r3, [r6, #0]
 801d65a:	1d1a      	adds	r2, r3, #4
 801d65c:	681b      	ldr	r3, [r3, #0]
 801d65e:	6032      	str	r2, [r6, #0]
 801d660:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801d664:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801d668:	2301      	movs	r3, #1
 801d66a:	e09c      	b.n	801d7a6 <_printf_i+0x1e6>
 801d66c:	6833      	ldr	r3, [r6, #0]
 801d66e:	6820      	ldr	r0, [r4, #0]
 801d670:	1d19      	adds	r1, r3, #4
 801d672:	6031      	str	r1, [r6, #0]
 801d674:	0606      	lsls	r6, r0, #24
 801d676:	d501      	bpl.n	801d67c <_printf_i+0xbc>
 801d678:	681d      	ldr	r5, [r3, #0]
 801d67a:	e003      	b.n	801d684 <_printf_i+0xc4>
 801d67c:	0645      	lsls	r5, r0, #25
 801d67e:	d5fb      	bpl.n	801d678 <_printf_i+0xb8>
 801d680:	f9b3 5000 	ldrsh.w	r5, [r3]
 801d684:	2d00      	cmp	r5, #0
 801d686:	da03      	bge.n	801d690 <_printf_i+0xd0>
 801d688:	232d      	movs	r3, #45	@ 0x2d
 801d68a:	426d      	negs	r5, r5
 801d68c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801d690:	4858      	ldr	r0, [pc, #352]	@ (801d7f4 <_printf_i+0x234>)
 801d692:	230a      	movs	r3, #10
 801d694:	e011      	b.n	801d6ba <_printf_i+0xfa>
 801d696:	6821      	ldr	r1, [r4, #0]
 801d698:	6833      	ldr	r3, [r6, #0]
 801d69a:	0608      	lsls	r0, r1, #24
 801d69c:	f853 5b04 	ldr.w	r5, [r3], #4
 801d6a0:	d402      	bmi.n	801d6a8 <_printf_i+0xe8>
 801d6a2:	0649      	lsls	r1, r1, #25
 801d6a4:	bf48      	it	mi
 801d6a6:	b2ad      	uxthmi	r5, r5
 801d6a8:	2f6f      	cmp	r7, #111	@ 0x6f
 801d6aa:	4852      	ldr	r0, [pc, #328]	@ (801d7f4 <_printf_i+0x234>)
 801d6ac:	6033      	str	r3, [r6, #0]
 801d6ae:	bf14      	ite	ne
 801d6b0:	230a      	movne	r3, #10
 801d6b2:	2308      	moveq	r3, #8
 801d6b4:	2100      	movs	r1, #0
 801d6b6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801d6ba:	6866      	ldr	r6, [r4, #4]
 801d6bc:	60a6      	str	r6, [r4, #8]
 801d6be:	2e00      	cmp	r6, #0
 801d6c0:	db05      	blt.n	801d6ce <_printf_i+0x10e>
 801d6c2:	6821      	ldr	r1, [r4, #0]
 801d6c4:	432e      	orrs	r6, r5
 801d6c6:	f021 0104 	bic.w	r1, r1, #4
 801d6ca:	6021      	str	r1, [r4, #0]
 801d6cc:	d04b      	beq.n	801d766 <_printf_i+0x1a6>
 801d6ce:	4616      	mov	r6, r2
 801d6d0:	fbb5 f1f3 	udiv	r1, r5, r3
 801d6d4:	fb03 5711 	mls	r7, r3, r1, r5
 801d6d8:	5dc7      	ldrb	r7, [r0, r7]
 801d6da:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801d6de:	462f      	mov	r7, r5
 801d6e0:	42bb      	cmp	r3, r7
 801d6e2:	460d      	mov	r5, r1
 801d6e4:	d9f4      	bls.n	801d6d0 <_printf_i+0x110>
 801d6e6:	2b08      	cmp	r3, #8
 801d6e8:	d10b      	bne.n	801d702 <_printf_i+0x142>
 801d6ea:	6823      	ldr	r3, [r4, #0]
 801d6ec:	07df      	lsls	r7, r3, #31
 801d6ee:	d508      	bpl.n	801d702 <_printf_i+0x142>
 801d6f0:	6923      	ldr	r3, [r4, #16]
 801d6f2:	6861      	ldr	r1, [r4, #4]
 801d6f4:	4299      	cmp	r1, r3
 801d6f6:	bfde      	ittt	le
 801d6f8:	2330      	movle	r3, #48	@ 0x30
 801d6fa:	f806 3c01 	strble.w	r3, [r6, #-1]
 801d6fe:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 801d702:	1b92      	subs	r2, r2, r6
 801d704:	6122      	str	r2, [r4, #16]
 801d706:	f8cd a000 	str.w	sl, [sp]
 801d70a:	464b      	mov	r3, r9
 801d70c:	aa03      	add	r2, sp, #12
 801d70e:	4621      	mov	r1, r4
 801d710:	4640      	mov	r0, r8
 801d712:	f7ff fee7 	bl	801d4e4 <_printf_common>
 801d716:	3001      	adds	r0, #1
 801d718:	d14a      	bne.n	801d7b0 <_printf_i+0x1f0>
 801d71a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801d71e:	b004      	add	sp, #16
 801d720:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801d724:	6823      	ldr	r3, [r4, #0]
 801d726:	f043 0320 	orr.w	r3, r3, #32
 801d72a:	6023      	str	r3, [r4, #0]
 801d72c:	4832      	ldr	r0, [pc, #200]	@ (801d7f8 <_printf_i+0x238>)
 801d72e:	2778      	movs	r7, #120	@ 0x78
 801d730:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801d734:	6823      	ldr	r3, [r4, #0]
 801d736:	6831      	ldr	r1, [r6, #0]
 801d738:	061f      	lsls	r7, r3, #24
 801d73a:	f851 5b04 	ldr.w	r5, [r1], #4
 801d73e:	d402      	bmi.n	801d746 <_printf_i+0x186>
 801d740:	065f      	lsls	r7, r3, #25
 801d742:	bf48      	it	mi
 801d744:	b2ad      	uxthmi	r5, r5
 801d746:	6031      	str	r1, [r6, #0]
 801d748:	07d9      	lsls	r1, r3, #31
 801d74a:	bf44      	itt	mi
 801d74c:	f043 0320 	orrmi.w	r3, r3, #32
 801d750:	6023      	strmi	r3, [r4, #0]
 801d752:	b11d      	cbz	r5, 801d75c <_printf_i+0x19c>
 801d754:	2310      	movs	r3, #16
 801d756:	e7ad      	b.n	801d6b4 <_printf_i+0xf4>
 801d758:	4826      	ldr	r0, [pc, #152]	@ (801d7f4 <_printf_i+0x234>)
 801d75a:	e7e9      	b.n	801d730 <_printf_i+0x170>
 801d75c:	6823      	ldr	r3, [r4, #0]
 801d75e:	f023 0320 	bic.w	r3, r3, #32
 801d762:	6023      	str	r3, [r4, #0]
 801d764:	e7f6      	b.n	801d754 <_printf_i+0x194>
 801d766:	4616      	mov	r6, r2
 801d768:	e7bd      	b.n	801d6e6 <_printf_i+0x126>
 801d76a:	6833      	ldr	r3, [r6, #0]
 801d76c:	6825      	ldr	r5, [r4, #0]
 801d76e:	6961      	ldr	r1, [r4, #20]
 801d770:	1d18      	adds	r0, r3, #4
 801d772:	6030      	str	r0, [r6, #0]
 801d774:	062e      	lsls	r6, r5, #24
 801d776:	681b      	ldr	r3, [r3, #0]
 801d778:	d501      	bpl.n	801d77e <_printf_i+0x1be>
 801d77a:	6019      	str	r1, [r3, #0]
 801d77c:	e002      	b.n	801d784 <_printf_i+0x1c4>
 801d77e:	0668      	lsls	r0, r5, #25
 801d780:	d5fb      	bpl.n	801d77a <_printf_i+0x1ba>
 801d782:	8019      	strh	r1, [r3, #0]
 801d784:	2300      	movs	r3, #0
 801d786:	6123      	str	r3, [r4, #16]
 801d788:	4616      	mov	r6, r2
 801d78a:	e7bc      	b.n	801d706 <_printf_i+0x146>
 801d78c:	6833      	ldr	r3, [r6, #0]
 801d78e:	1d1a      	adds	r2, r3, #4
 801d790:	6032      	str	r2, [r6, #0]
 801d792:	681e      	ldr	r6, [r3, #0]
 801d794:	6862      	ldr	r2, [r4, #4]
 801d796:	2100      	movs	r1, #0
 801d798:	4630      	mov	r0, r6
 801d79a:	f7e2 fd31 	bl	8000200 <memchr>
 801d79e:	b108      	cbz	r0, 801d7a4 <_printf_i+0x1e4>
 801d7a0:	1b80      	subs	r0, r0, r6
 801d7a2:	6060      	str	r0, [r4, #4]
 801d7a4:	6863      	ldr	r3, [r4, #4]
 801d7a6:	6123      	str	r3, [r4, #16]
 801d7a8:	2300      	movs	r3, #0
 801d7aa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801d7ae:	e7aa      	b.n	801d706 <_printf_i+0x146>
 801d7b0:	6923      	ldr	r3, [r4, #16]
 801d7b2:	4632      	mov	r2, r6
 801d7b4:	4649      	mov	r1, r9
 801d7b6:	4640      	mov	r0, r8
 801d7b8:	47d0      	blx	sl
 801d7ba:	3001      	adds	r0, #1
 801d7bc:	d0ad      	beq.n	801d71a <_printf_i+0x15a>
 801d7be:	6823      	ldr	r3, [r4, #0]
 801d7c0:	079b      	lsls	r3, r3, #30
 801d7c2:	d413      	bmi.n	801d7ec <_printf_i+0x22c>
 801d7c4:	68e0      	ldr	r0, [r4, #12]
 801d7c6:	9b03      	ldr	r3, [sp, #12]
 801d7c8:	4298      	cmp	r0, r3
 801d7ca:	bfb8      	it	lt
 801d7cc:	4618      	movlt	r0, r3
 801d7ce:	e7a6      	b.n	801d71e <_printf_i+0x15e>
 801d7d0:	2301      	movs	r3, #1
 801d7d2:	4632      	mov	r2, r6
 801d7d4:	4649      	mov	r1, r9
 801d7d6:	4640      	mov	r0, r8
 801d7d8:	47d0      	blx	sl
 801d7da:	3001      	adds	r0, #1
 801d7dc:	d09d      	beq.n	801d71a <_printf_i+0x15a>
 801d7de:	3501      	adds	r5, #1
 801d7e0:	68e3      	ldr	r3, [r4, #12]
 801d7e2:	9903      	ldr	r1, [sp, #12]
 801d7e4:	1a5b      	subs	r3, r3, r1
 801d7e6:	42ab      	cmp	r3, r5
 801d7e8:	dcf2      	bgt.n	801d7d0 <_printf_i+0x210>
 801d7ea:	e7eb      	b.n	801d7c4 <_printf_i+0x204>
 801d7ec:	2500      	movs	r5, #0
 801d7ee:	f104 0619 	add.w	r6, r4, #25
 801d7f2:	e7f5      	b.n	801d7e0 <_printf_i+0x220>
 801d7f4:	08020c94 	.word	0x08020c94
 801d7f8:	08020ca5 	.word	0x08020ca5

0801d7fc <__sflush_r>:
 801d7fc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801d800:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d804:	0716      	lsls	r6, r2, #28
 801d806:	4605      	mov	r5, r0
 801d808:	460c      	mov	r4, r1
 801d80a:	d454      	bmi.n	801d8b6 <__sflush_r+0xba>
 801d80c:	684b      	ldr	r3, [r1, #4]
 801d80e:	2b00      	cmp	r3, #0
 801d810:	dc02      	bgt.n	801d818 <__sflush_r+0x1c>
 801d812:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801d814:	2b00      	cmp	r3, #0
 801d816:	dd48      	ble.n	801d8aa <__sflush_r+0xae>
 801d818:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801d81a:	2e00      	cmp	r6, #0
 801d81c:	d045      	beq.n	801d8aa <__sflush_r+0xae>
 801d81e:	2300      	movs	r3, #0
 801d820:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801d824:	682f      	ldr	r7, [r5, #0]
 801d826:	6a21      	ldr	r1, [r4, #32]
 801d828:	602b      	str	r3, [r5, #0]
 801d82a:	d030      	beq.n	801d88e <__sflush_r+0x92>
 801d82c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801d82e:	89a3      	ldrh	r3, [r4, #12]
 801d830:	0759      	lsls	r1, r3, #29
 801d832:	d505      	bpl.n	801d840 <__sflush_r+0x44>
 801d834:	6863      	ldr	r3, [r4, #4]
 801d836:	1ad2      	subs	r2, r2, r3
 801d838:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801d83a:	b10b      	cbz	r3, 801d840 <__sflush_r+0x44>
 801d83c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801d83e:	1ad2      	subs	r2, r2, r3
 801d840:	2300      	movs	r3, #0
 801d842:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801d844:	6a21      	ldr	r1, [r4, #32]
 801d846:	4628      	mov	r0, r5
 801d848:	47b0      	blx	r6
 801d84a:	1c43      	adds	r3, r0, #1
 801d84c:	89a3      	ldrh	r3, [r4, #12]
 801d84e:	d106      	bne.n	801d85e <__sflush_r+0x62>
 801d850:	6829      	ldr	r1, [r5, #0]
 801d852:	291d      	cmp	r1, #29
 801d854:	d82b      	bhi.n	801d8ae <__sflush_r+0xb2>
 801d856:	4a2a      	ldr	r2, [pc, #168]	@ (801d900 <__sflush_r+0x104>)
 801d858:	40ca      	lsrs	r2, r1
 801d85a:	07d6      	lsls	r6, r2, #31
 801d85c:	d527      	bpl.n	801d8ae <__sflush_r+0xb2>
 801d85e:	2200      	movs	r2, #0
 801d860:	6062      	str	r2, [r4, #4]
 801d862:	04d9      	lsls	r1, r3, #19
 801d864:	6922      	ldr	r2, [r4, #16]
 801d866:	6022      	str	r2, [r4, #0]
 801d868:	d504      	bpl.n	801d874 <__sflush_r+0x78>
 801d86a:	1c42      	adds	r2, r0, #1
 801d86c:	d101      	bne.n	801d872 <__sflush_r+0x76>
 801d86e:	682b      	ldr	r3, [r5, #0]
 801d870:	b903      	cbnz	r3, 801d874 <__sflush_r+0x78>
 801d872:	6560      	str	r0, [r4, #84]	@ 0x54
 801d874:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801d876:	602f      	str	r7, [r5, #0]
 801d878:	b1b9      	cbz	r1, 801d8aa <__sflush_r+0xae>
 801d87a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801d87e:	4299      	cmp	r1, r3
 801d880:	d002      	beq.n	801d888 <__sflush_r+0x8c>
 801d882:	4628      	mov	r0, r5
 801d884:	f7ff fb42 	bl	801cf0c <_free_r>
 801d888:	2300      	movs	r3, #0
 801d88a:	6363      	str	r3, [r4, #52]	@ 0x34
 801d88c:	e00d      	b.n	801d8aa <__sflush_r+0xae>
 801d88e:	2301      	movs	r3, #1
 801d890:	4628      	mov	r0, r5
 801d892:	47b0      	blx	r6
 801d894:	4602      	mov	r2, r0
 801d896:	1c50      	adds	r0, r2, #1
 801d898:	d1c9      	bne.n	801d82e <__sflush_r+0x32>
 801d89a:	682b      	ldr	r3, [r5, #0]
 801d89c:	2b00      	cmp	r3, #0
 801d89e:	d0c6      	beq.n	801d82e <__sflush_r+0x32>
 801d8a0:	2b1d      	cmp	r3, #29
 801d8a2:	d001      	beq.n	801d8a8 <__sflush_r+0xac>
 801d8a4:	2b16      	cmp	r3, #22
 801d8a6:	d11e      	bne.n	801d8e6 <__sflush_r+0xea>
 801d8a8:	602f      	str	r7, [r5, #0]
 801d8aa:	2000      	movs	r0, #0
 801d8ac:	e022      	b.n	801d8f4 <__sflush_r+0xf8>
 801d8ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801d8b2:	b21b      	sxth	r3, r3
 801d8b4:	e01b      	b.n	801d8ee <__sflush_r+0xf2>
 801d8b6:	690f      	ldr	r7, [r1, #16]
 801d8b8:	2f00      	cmp	r7, #0
 801d8ba:	d0f6      	beq.n	801d8aa <__sflush_r+0xae>
 801d8bc:	0793      	lsls	r3, r2, #30
 801d8be:	680e      	ldr	r6, [r1, #0]
 801d8c0:	bf08      	it	eq
 801d8c2:	694b      	ldreq	r3, [r1, #20]
 801d8c4:	600f      	str	r7, [r1, #0]
 801d8c6:	bf18      	it	ne
 801d8c8:	2300      	movne	r3, #0
 801d8ca:	eba6 0807 	sub.w	r8, r6, r7
 801d8ce:	608b      	str	r3, [r1, #8]
 801d8d0:	f1b8 0f00 	cmp.w	r8, #0
 801d8d4:	dde9      	ble.n	801d8aa <__sflush_r+0xae>
 801d8d6:	6a21      	ldr	r1, [r4, #32]
 801d8d8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801d8da:	4643      	mov	r3, r8
 801d8dc:	463a      	mov	r2, r7
 801d8de:	4628      	mov	r0, r5
 801d8e0:	47b0      	blx	r6
 801d8e2:	2800      	cmp	r0, #0
 801d8e4:	dc08      	bgt.n	801d8f8 <__sflush_r+0xfc>
 801d8e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801d8ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801d8ee:	81a3      	strh	r3, [r4, #12]
 801d8f0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801d8f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d8f8:	4407      	add	r7, r0
 801d8fa:	eba8 0800 	sub.w	r8, r8, r0
 801d8fe:	e7e7      	b.n	801d8d0 <__sflush_r+0xd4>
 801d900:	20400001 	.word	0x20400001

0801d904 <_fflush_r>:
 801d904:	b538      	push	{r3, r4, r5, lr}
 801d906:	690b      	ldr	r3, [r1, #16]
 801d908:	4605      	mov	r5, r0
 801d90a:	460c      	mov	r4, r1
 801d90c:	b913      	cbnz	r3, 801d914 <_fflush_r+0x10>
 801d90e:	2500      	movs	r5, #0
 801d910:	4628      	mov	r0, r5
 801d912:	bd38      	pop	{r3, r4, r5, pc}
 801d914:	b118      	cbz	r0, 801d91e <_fflush_r+0x1a>
 801d916:	6a03      	ldr	r3, [r0, #32]
 801d918:	b90b      	cbnz	r3, 801d91e <_fflush_r+0x1a>
 801d91a:	f7fe ff11 	bl	801c740 <__sinit>
 801d91e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801d922:	2b00      	cmp	r3, #0
 801d924:	d0f3      	beq.n	801d90e <_fflush_r+0xa>
 801d926:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801d928:	07d0      	lsls	r0, r2, #31
 801d92a:	d404      	bmi.n	801d936 <_fflush_r+0x32>
 801d92c:	0599      	lsls	r1, r3, #22
 801d92e:	d402      	bmi.n	801d936 <_fflush_r+0x32>
 801d930:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801d932:	f7ff faa8 	bl	801ce86 <__retarget_lock_acquire_recursive>
 801d936:	4628      	mov	r0, r5
 801d938:	4621      	mov	r1, r4
 801d93a:	f7ff ff5f 	bl	801d7fc <__sflush_r>
 801d93e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801d940:	07da      	lsls	r2, r3, #31
 801d942:	4605      	mov	r5, r0
 801d944:	d4e4      	bmi.n	801d910 <_fflush_r+0xc>
 801d946:	89a3      	ldrh	r3, [r4, #12]
 801d948:	059b      	lsls	r3, r3, #22
 801d94a:	d4e1      	bmi.n	801d910 <_fflush_r+0xc>
 801d94c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801d94e:	f7ff fa9b 	bl	801ce88 <__retarget_lock_release_recursive>
 801d952:	e7dd      	b.n	801d910 <_fflush_r+0xc>

0801d954 <fiprintf>:
 801d954:	b40e      	push	{r1, r2, r3}
 801d956:	b503      	push	{r0, r1, lr}
 801d958:	4601      	mov	r1, r0
 801d95a:	ab03      	add	r3, sp, #12
 801d95c:	4805      	ldr	r0, [pc, #20]	@ (801d974 <fiprintf+0x20>)
 801d95e:	f853 2b04 	ldr.w	r2, [r3], #4
 801d962:	6800      	ldr	r0, [r0, #0]
 801d964:	9301      	str	r3, [sp, #4]
 801d966:	f7ff fca5 	bl	801d2b4 <_vfiprintf_r>
 801d96a:	b002      	add	sp, #8
 801d96c:	f85d eb04 	ldr.w	lr, [sp], #4
 801d970:	b003      	add	sp, #12
 801d972:	4770      	bx	lr
 801d974:	20002ec8 	.word	0x20002ec8

0801d978 <__swhatbuf_r>:
 801d978:	b570      	push	{r4, r5, r6, lr}
 801d97a:	460c      	mov	r4, r1
 801d97c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801d980:	2900      	cmp	r1, #0
 801d982:	b096      	sub	sp, #88	@ 0x58
 801d984:	4615      	mov	r5, r2
 801d986:	461e      	mov	r6, r3
 801d988:	da0d      	bge.n	801d9a6 <__swhatbuf_r+0x2e>
 801d98a:	89a3      	ldrh	r3, [r4, #12]
 801d98c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801d990:	f04f 0100 	mov.w	r1, #0
 801d994:	bf14      	ite	ne
 801d996:	2340      	movne	r3, #64	@ 0x40
 801d998:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801d99c:	2000      	movs	r0, #0
 801d99e:	6031      	str	r1, [r6, #0]
 801d9a0:	602b      	str	r3, [r5, #0]
 801d9a2:	b016      	add	sp, #88	@ 0x58
 801d9a4:	bd70      	pop	{r4, r5, r6, pc}
 801d9a6:	466a      	mov	r2, sp
 801d9a8:	f000 f848 	bl	801da3c <_fstat_r>
 801d9ac:	2800      	cmp	r0, #0
 801d9ae:	dbec      	blt.n	801d98a <__swhatbuf_r+0x12>
 801d9b0:	9901      	ldr	r1, [sp, #4]
 801d9b2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801d9b6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801d9ba:	4259      	negs	r1, r3
 801d9bc:	4159      	adcs	r1, r3
 801d9be:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801d9c2:	e7eb      	b.n	801d99c <__swhatbuf_r+0x24>

0801d9c4 <__smakebuf_r>:
 801d9c4:	898b      	ldrh	r3, [r1, #12]
 801d9c6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801d9c8:	079d      	lsls	r5, r3, #30
 801d9ca:	4606      	mov	r6, r0
 801d9cc:	460c      	mov	r4, r1
 801d9ce:	d507      	bpl.n	801d9e0 <__smakebuf_r+0x1c>
 801d9d0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801d9d4:	6023      	str	r3, [r4, #0]
 801d9d6:	6123      	str	r3, [r4, #16]
 801d9d8:	2301      	movs	r3, #1
 801d9da:	6163      	str	r3, [r4, #20]
 801d9dc:	b003      	add	sp, #12
 801d9de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801d9e0:	ab01      	add	r3, sp, #4
 801d9e2:	466a      	mov	r2, sp
 801d9e4:	f7ff ffc8 	bl	801d978 <__swhatbuf_r>
 801d9e8:	9f00      	ldr	r7, [sp, #0]
 801d9ea:	4605      	mov	r5, r0
 801d9ec:	4639      	mov	r1, r7
 801d9ee:	4630      	mov	r0, r6
 801d9f0:	f7fe fc74 	bl	801c2dc <_malloc_r>
 801d9f4:	b948      	cbnz	r0, 801da0a <__smakebuf_r+0x46>
 801d9f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801d9fa:	059a      	lsls	r2, r3, #22
 801d9fc:	d4ee      	bmi.n	801d9dc <__smakebuf_r+0x18>
 801d9fe:	f023 0303 	bic.w	r3, r3, #3
 801da02:	f043 0302 	orr.w	r3, r3, #2
 801da06:	81a3      	strh	r3, [r4, #12]
 801da08:	e7e2      	b.n	801d9d0 <__smakebuf_r+0xc>
 801da0a:	89a3      	ldrh	r3, [r4, #12]
 801da0c:	6020      	str	r0, [r4, #0]
 801da0e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801da12:	81a3      	strh	r3, [r4, #12]
 801da14:	9b01      	ldr	r3, [sp, #4]
 801da16:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801da1a:	b15b      	cbz	r3, 801da34 <__smakebuf_r+0x70>
 801da1c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801da20:	4630      	mov	r0, r6
 801da22:	f000 f81d 	bl	801da60 <_isatty_r>
 801da26:	b128      	cbz	r0, 801da34 <__smakebuf_r+0x70>
 801da28:	89a3      	ldrh	r3, [r4, #12]
 801da2a:	f023 0303 	bic.w	r3, r3, #3
 801da2e:	f043 0301 	orr.w	r3, r3, #1
 801da32:	81a3      	strh	r3, [r4, #12]
 801da34:	89a3      	ldrh	r3, [r4, #12]
 801da36:	431d      	orrs	r5, r3
 801da38:	81a5      	strh	r5, [r4, #12]
 801da3a:	e7cf      	b.n	801d9dc <__smakebuf_r+0x18>

0801da3c <_fstat_r>:
 801da3c:	b538      	push	{r3, r4, r5, lr}
 801da3e:	4d07      	ldr	r5, [pc, #28]	@ (801da5c <_fstat_r+0x20>)
 801da40:	2300      	movs	r3, #0
 801da42:	4604      	mov	r4, r0
 801da44:	4608      	mov	r0, r1
 801da46:	4611      	mov	r1, r2
 801da48:	602b      	str	r3, [r5, #0]
 801da4a:	f7e4 fcad 	bl	80023a8 <_fstat>
 801da4e:	1c43      	adds	r3, r0, #1
 801da50:	d102      	bne.n	801da58 <_fstat_r+0x1c>
 801da52:	682b      	ldr	r3, [r5, #0]
 801da54:	b103      	cbz	r3, 801da58 <_fstat_r+0x1c>
 801da56:	6023      	str	r3, [r4, #0]
 801da58:	bd38      	pop	{r3, r4, r5, pc}
 801da5a:	bf00      	nop
 801da5c:	20011898 	.word	0x20011898

0801da60 <_isatty_r>:
 801da60:	b538      	push	{r3, r4, r5, lr}
 801da62:	4d06      	ldr	r5, [pc, #24]	@ (801da7c <_isatty_r+0x1c>)
 801da64:	2300      	movs	r3, #0
 801da66:	4604      	mov	r4, r0
 801da68:	4608      	mov	r0, r1
 801da6a:	602b      	str	r3, [r5, #0]
 801da6c:	f7e4 fcac 	bl	80023c8 <_isatty>
 801da70:	1c43      	adds	r3, r0, #1
 801da72:	d102      	bne.n	801da7a <_isatty_r+0x1a>
 801da74:	682b      	ldr	r3, [r5, #0]
 801da76:	b103      	cbz	r3, 801da7a <_isatty_r+0x1a>
 801da78:	6023      	str	r3, [r4, #0]
 801da7a:	bd38      	pop	{r3, r4, r5, pc}
 801da7c:	20011898 	.word	0x20011898

0801da80 <abort>:
 801da80:	b508      	push	{r3, lr}
 801da82:	2006      	movs	r0, #6
 801da84:	f000 f82c 	bl	801dae0 <raise>
 801da88:	2001      	movs	r0, #1
 801da8a:	f7e4 fc3d 	bl	8002308 <_exit>

0801da8e <_raise_r>:
 801da8e:	291f      	cmp	r1, #31
 801da90:	b538      	push	{r3, r4, r5, lr}
 801da92:	4605      	mov	r5, r0
 801da94:	460c      	mov	r4, r1
 801da96:	d904      	bls.n	801daa2 <_raise_r+0x14>
 801da98:	2316      	movs	r3, #22
 801da9a:	6003      	str	r3, [r0, #0]
 801da9c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801daa0:	bd38      	pop	{r3, r4, r5, pc}
 801daa2:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801daa4:	b112      	cbz	r2, 801daac <_raise_r+0x1e>
 801daa6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801daaa:	b94b      	cbnz	r3, 801dac0 <_raise_r+0x32>
 801daac:	4628      	mov	r0, r5
 801daae:	f000 f831 	bl	801db14 <_getpid_r>
 801dab2:	4622      	mov	r2, r4
 801dab4:	4601      	mov	r1, r0
 801dab6:	4628      	mov	r0, r5
 801dab8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801dabc:	f000 b818 	b.w	801daf0 <_kill_r>
 801dac0:	2b01      	cmp	r3, #1
 801dac2:	d00a      	beq.n	801dada <_raise_r+0x4c>
 801dac4:	1c59      	adds	r1, r3, #1
 801dac6:	d103      	bne.n	801dad0 <_raise_r+0x42>
 801dac8:	2316      	movs	r3, #22
 801daca:	6003      	str	r3, [r0, #0]
 801dacc:	2001      	movs	r0, #1
 801dace:	e7e7      	b.n	801daa0 <_raise_r+0x12>
 801dad0:	2100      	movs	r1, #0
 801dad2:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801dad6:	4620      	mov	r0, r4
 801dad8:	4798      	blx	r3
 801dada:	2000      	movs	r0, #0
 801dadc:	e7e0      	b.n	801daa0 <_raise_r+0x12>
	...

0801dae0 <raise>:
 801dae0:	4b02      	ldr	r3, [pc, #8]	@ (801daec <raise+0xc>)
 801dae2:	4601      	mov	r1, r0
 801dae4:	6818      	ldr	r0, [r3, #0]
 801dae6:	f7ff bfd2 	b.w	801da8e <_raise_r>
 801daea:	bf00      	nop
 801daec:	20002ec8 	.word	0x20002ec8

0801daf0 <_kill_r>:
 801daf0:	b538      	push	{r3, r4, r5, lr}
 801daf2:	4d07      	ldr	r5, [pc, #28]	@ (801db10 <_kill_r+0x20>)
 801daf4:	2300      	movs	r3, #0
 801daf6:	4604      	mov	r4, r0
 801daf8:	4608      	mov	r0, r1
 801dafa:	4611      	mov	r1, r2
 801dafc:	602b      	str	r3, [r5, #0]
 801dafe:	f7e4 fbf3 	bl	80022e8 <_kill>
 801db02:	1c43      	adds	r3, r0, #1
 801db04:	d102      	bne.n	801db0c <_kill_r+0x1c>
 801db06:	682b      	ldr	r3, [r5, #0]
 801db08:	b103      	cbz	r3, 801db0c <_kill_r+0x1c>
 801db0a:	6023      	str	r3, [r4, #0]
 801db0c:	bd38      	pop	{r3, r4, r5, pc}
 801db0e:	bf00      	nop
 801db10:	20011898 	.word	0x20011898

0801db14 <_getpid_r>:
 801db14:	f7e4 bbe0 	b.w	80022d8 <_getpid>

0801db18 <atan2>:
 801db18:	f000 bcd2 	b.w	801e4c0 <__ieee754_atan2>

0801db1c <sqrt>:
 801db1c:	b538      	push	{r3, r4, r5, lr}
 801db1e:	ed2d 8b02 	vpush	{d8}
 801db22:	ec55 4b10 	vmov	r4, r5, d0
 801db26:	f000 fa6f 	bl	801e008 <__ieee754_sqrt>
 801db2a:	4622      	mov	r2, r4
 801db2c:	462b      	mov	r3, r5
 801db2e:	4620      	mov	r0, r4
 801db30:	4629      	mov	r1, r5
 801db32:	eeb0 8a40 	vmov.f32	s16, s0
 801db36:	eef0 8a60 	vmov.f32	s17, s1
 801db3a:	f7e3 f80f 	bl	8000b5c <__aeabi_dcmpun>
 801db3e:	b990      	cbnz	r0, 801db66 <sqrt+0x4a>
 801db40:	2200      	movs	r2, #0
 801db42:	2300      	movs	r3, #0
 801db44:	4620      	mov	r0, r4
 801db46:	4629      	mov	r1, r5
 801db48:	f7e2 ffe0 	bl	8000b0c <__aeabi_dcmplt>
 801db4c:	b158      	cbz	r0, 801db66 <sqrt+0x4a>
 801db4e:	f7ff f96f 	bl	801ce30 <__errno>
 801db52:	2321      	movs	r3, #33	@ 0x21
 801db54:	6003      	str	r3, [r0, #0]
 801db56:	2200      	movs	r2, #0
 801db58:	2300      	movs	r3, #0
 801db5a:	4610      	mov	r0, r2
 801db5c:	4619      	mov	r1, r3
 801db5e:	f7e2 fe8d 	bl	800087c <__aeabi_ddiv>
 801db62:	ec41 0b18 	vmov	d8, r0, r1
 801db66:	eeb0 0a48 	vmov.f32	s0, s16
 801db6a:	eef0 0a68 	vmov.f32	s1, s17
 801db6e:	ecbd 8b02 	vpop	{d8}
 801db72:	bd38      	pop	{r3, r4, r5, pc}
 801db74:	0000      	movs	r0, r0
	...

0801db78 <atan>:
 801db78:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801db7c:	ec55 4b10 	vmov	r4, r5, d0
 801db80:	4bbf      	ldr	r3, [pc, #764]	@ (801de80 <atan+0x308>)
 801db82:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 801db86:	429e      	cmp	r6, r3
 801db88:	46ab      	mov	fp, r5
 801db8a:	d918      	bls.n	801dbbe <atan+0x46>
 801db8c:	4bbd      	ldr	r3, [pc, #756]	@ (801de84 <atan+0x30c>)
 801db8e:	429e      	cmp	r6, r3
 801db90:	d801      	bhi.n	801db96 <atan+0x1e>
 801db92:	d109      	bne.n	801dba8 <atan+0x30>
 801db94:	b144      	cbz	r4, 801dba8 <atan+0x30>
 801db96:	4622      	mov	r2, r4
 801db98:	462b      	mov	r3, r5
 801db9a:	4620      	mov	r0, r4
 801db9c:	4629      	mov	r1, r5
 801db9e:	f7e2 fb8d 	bl	80002bc <__adddf3>
 801dba2:	4604      	mov	r4, r0
 801dba4:	460d      	mov	r5, r1
 801dba6:	e006      	b.n	801dbb6 <atan+0x3e>
 801dba8:	f1bb 0f00 	cmp.w	fp, #0
 801dbac:	f340 812b 	ble.w	801de06 <atan+0x28e>
 801dbb0:	a597      	add	r5, pc, #604	@ (adr r5, 801de10 <atan+0x298>)
 801dbb2:	e9d5 4500 	ldrd	r4, r5, [r5]
 801dbb6:	ec45 4b10 	vmov	d0, r4, r5
 801dbba:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801dbbe:	4bb2      	ldr	r3, [pc, #712]	@ (801de88 <atan+0x310>)
 801dbc0:	429e      	cmp	r6, r3
 801dbc2:	d813      	bhi.n	801dbec <atan+0x74>
 801dbc4:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 801dbc8:	429e      	cmp	r6, r3
 801dbca:	d80c      	bhi.n	801dbe6 <atan+0x6e>
 801dbcc:	a392      	add	r3, pc, #584	@ (adr r3, 801de18 <atan+0x2a0>)
 801dbce:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dbd2:	4620      	mov	r0, r4
 801dbd4:	4629      	mov	r1, r5
 801dbd6:	f7e2 fb71 	bl	80002bc <__adddf3>
 801dbda:	4bac      	ldr	r3, [pc, #688]	@ (801de8c <atan+0x314>)
 801dbdc:	2200      	movs	r2, #0
 801dbde:	f7e2 ffb3 	bl	8000b48 <__aeabi_dcmpgt>
 801dbe2:	2800      	cmp	r0, #0
 801dbe4:	d1e7      	bne.n	801dbb6 <atan+0x3e>
 801dbe6:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 801dbea:	e029      	b.n	801dc40 <atan+0xc8>
 801dbec:	f000 f9b0 	bl	801df50 <fabs>
 801dbf0:	4ba7      	ldr	r3, [pc, #668]	@ (801de90 <atan+0x318>)
 801dbf2:	429e      	cmp	r6, r3
 801dbf4:	ec55 4b10 	vmov	r4, r5, d0
 801dbf8:	f200 80bc 	bhi.w	801dd74 <atan+0x1fc>
 801dbfc:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 801dc00:	429e      	cmp	r6, r3
 801dc02:	f200 809e 	bhi.w	801dd42 <atan+0x1ca>
 801dc06:	4622      	mov	r2, r4
 801dc08:	462b      	mov	r3, r5
 801dc0a:	4620      	mov	r0, r4
 801dc0c:	4629      	mov	r1, r5
 801dc0e:	f7e2 fb55 	bl	80002bc <__adddf3>
 801dc12:	4b9e      	ldr	r3, [pc, #632]	@ (801de8c <atan+0x314>)
 801dc14:	2200      	movs	r2, #0
 801dc16:	f7e2 fb4f 	bl	80002b8 <__aeabi_dsub>
 801dc1a:	2200      	movs	r2, #0
 801dc1c:	4606      	mov	r6, r0
 801dc1e:	460f      	mov	r7, r1
 801dc20:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 801dc24:	4620      	mov	r0, r4
 801dc26:	4629      	mov	r1, r5
 801dc28:	f7e2 fb48 	bl	80002bc <__adddf3>
 801dc2c:	4602      	mov	r2, r0
 801dc2e:	460b      	mov	r3, r1
 801dc30:	4630      	mov	r0, r6
 801dc32:	4639      	mov	r1, r7
 801dc34:	f7e2 fe22 	bl	800087c <__aeabi_ddiv>
 801dc38:	f04f 0a00 	mov.w	sl, #0
 801dc3c:	4604      	mov	r4, r0
 801dc3e:	460d      	mov	r5, r1
 801dc40:	4622      	mov	r2, r4
 801dc42:	462b      	mov	r3, r5
 801dc44:	4620      	mov	r0, r4
 801dc46:	4629      	mov	r1, r5
 801dc48:	f7e2 fcee 	bl	8000628 <__aeabi_dmul>
 801dc4c:	4602      	mov	r2, r0
 801dc4e:	460b      	mov	r3, r1
 801dc50:	4680      	mov	r8, r0
 801dc52:	4689      	mov	r9, r1
 801dc54:	f7e2 fce8 	bl	8000628 <__aeabi_dmul>
 801dc58:	a371      	add	r3, pc, #452	@ (adr r3, 801de20 <atan+0x2a8>)
 801dc5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dc5e:	4606      	mov	r6, r0
 801dc60:	460f      	mov	r7, r1
 801dc62:	f7e2 fce1 	bl	8000628 <__aeabi_dmul>
 801dc66:	a370      	add	r3, pc, #448	@ (adr r3, 801de28 <atan+0x2b0>)
 801dc68:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dc6c:	f7e2 fb26 	bl	80002bc <__adddf3>
 801dc70:	4632      	mov	r2, r6
 801dc72:	463b      	mov	r3, r7
 801dc74:	f7e2 fcd8 	bl	8000628 <__aeabi_dmul>
 801dc78:	a36d      	add	r3, pc, #436	@ (adr r3, 801de30 <atan+0x2b8>)
 801dc7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dc7e:	f7e2 fb1d 	bl	80002bc <__adddf3>
 801dc82:	4632      	mov	r2, r6
 801dc84:	463b      	mov	r3, r7
 801dc86:	f7e2 fccf 	bl	8000628 <__aeabi_dmul>
 801dc8a:	a36b      	add	r3, pc, #428	@ (adr r3, 801de38 <atan+0x2c0>)
 801dc8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dc90:	f7e2 fb14 	bl	80002bc <__adddf3>
 801dc94:	4632      	mov	r2, r6
 801dc96:	463b      	mov	r3, r7
 801dc98:	f7e2 fcc6 	bl	8000628 <__aeabi_dmul>
 801dc9c:	a368      	add	r3, pc, #416	@ (adr r3, 801de40 <atan+0x2c8>)
 801dc9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dca2:	f7e2 fb0b 	bl	80002bc <__adddf3>
 801dca6:	4632      	mov	r2, r6
 801dca8:	463b      	mov	r3, r7
 801dcaa:	f7e2 fcbd 	bl	8000628 <__aeabi_dmul>
 801dcae:	a366      	add	r3, pc, #408	@ (adr r3, 801de48 <atan+0x2d0>)
 801dcb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dcb4:	f7e2 fb02 	bl	80002bc <__adddf3>
 801dcb8:	4642      	mov	r2, r8
 801dcba:	464b      	mov	r3, r9
 801dcbc:	f7e2 fcb4 	bl	8000628 <__aeabi_dmul>
 801dcc0:	a363      	add	r3, pc, #396	@ (adr r3, 801de50 <atan+0x2d8>)
 801dcc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dcc6:	4680      	mov	r8, r0
 801dcc8:	4689      	mov	r9, r1
 801dcca:	4630      	mov	r0, r6
 801dccc:	4639      	mov	r1, r7
 801dcce:	f7e2 fcab 	bl	8000628 <__aeabi_dmul>
 801dcd2:	a361      	add	r3, pc, #388	@ (adr r3, 801de58 <atan+0x2e0>)
 801dcd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dcd8:	f7e2 faee 	bl	80002b8 <__aeabi_dsub>
 801dcdc:	4632      	mov	r2, r6
 801dcde:	463b      	mov	r3, r7
 801dce0:	f7e2 fca2 	bl	8000628 <__aeabi_dmul>
 801dce4:	a35e      	add	r3, pc, #376	@ (adr r3, 801de60 <atan+0x2e8>)
 801dce6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dcea:	f7e2 fae5 	bl	80002b8 <__aeabi_dsub>
 801dcee:	4632      	mov	r2, r6
 801dcf0:	463b      	mov	r3, r7
 801dcf2:	f7e2 fc99 	bl	8000628 <__aeabi_dmul>
 801dcf6:	a35c      	add	r3, pc, #368	@ (adr r3, 801de68 <atan+0x2f0>)
 801dcf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dcfc:	f7e2 fadc 	bl	80002b8 <__aeabi_dsub>
 801dd00:	4632      	mov	r2, r6
 801dd02:	463b      	mov	r3, r7
 801dd04:	f7e2 fc90 	bl	8000628 <__aeabi_dmul>
 801dd08:	a359      	add	r3, pc, #356	@ (adr r3, 801de70 <atan+0x2f8>)
 801dd0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dd0e:	f7e2 fad3 	bl	80002b8 <__aeabi_dsub>
 801dd12:	4632      	mov	r2, r6
 801dd14:	463b      	mov	r3, r7
 801dd16:	f7e2 fc87 	bl	8000628 <__aeabi_dmul>
 801dd1a:	4602      	mov	r2, r0
 801dd1c:	460b      	mov	r3, r1
 801dd1e:	4640      	mov	r0, r8
 801dd20:	4649      	mov	r1, r9
 801dd22:	f7e2 facb 	bl	80002bc <__adddf3>
 801dd26:	4622      	mov	r2, r4
 801dd28:	462b      	mov	r3, r5
 801dd2a:	f7e2 fc7d 	bl	8000628 <__aeabi_dmul>
 801dd2e:	f1ba 3fff 	cmp.w	sl, #4294967295	@ 0xffffffff
 801dd32:	4602      	mov	r2, r0
 801dd34:	460b      	mov	r3, r1
 801dd36:	d148      	bne.n	801ddca <atan+0x252>
 801dd38:	4620      	mov	r0, r4
 801dd3a:	4629      	mov	r1, r5
 801dd3c:	f7e2 fabc 	bl	80002b8 <__aeabi_dsub>
 801dd40:	e72f      	b.n	801dba2 <atan+0x2a>
 801dd42:	4b52      	ldr	r3, [pc, #328]	@ (801de8c <atan+0x314>)
 801dd44:	2200      	movs	r2, #0
 801dd46:	4620      	mov	r0, r4
 801dd48:	4629      	mov	r1, r5
 801dd4a:	f7e2 fab5 	bl	80002b8 <__aeabi_dsub>
 801dd4e:	4b4f      	ldr	r3, [pc, #316]	@ (801de8c <atan+0x314>)
 801dd50:	4606      	mov	r6, r0
 801dd52:	460f      	mov	r7, r1
 801dd54:	2200      	movs	r2, #0
 801dd56:	4620      	mov	r0, r4
 801dd58:	4629      	mov	r1, r5
 801dd5a:	f7e2 faaf 	bl	80002bc <__adddf3>
 801dd5e:	4602      	mov	r2, r0
 801dd60:	460b      	mov	r3, r1
 801dd62:	4630      	mov	r0, r6
 801dd64:	4639      	mov	r1, r7
 801dd66:	f7e2 fd89 	bl	800087c <__aeabi_ddiv>
 801dd6a:	f04f 0a01 	mov.w	sl, #1
 801dd6e:	4604      	mov	r4, r0
 801dd70:	460d      	mov	r5, r1
 801dd72:	e765      	b.n	801dc40 <atan+0xc8>
 801dd74:	4b47      	ldr	r3, [pc, #284]	@ (801de94 <atan+0x31c>)
 801dd76:	429e      	cmp	r6, r3
 801dd78:	d21c      	bcs.n	801ddb4 <atan+0x23c>
 801dd7a:	4b47      	ldr	r3, [pc, #284]	@ (801de98 <atan+0x320>)
 801dd7c:	2200      	movs	r2, #0
 801dd7e:	4620      	mov	r0, r4
 801dd80:	4629      	mov	r1, r5
 801dd82:	f7e2 fa99 	bl	80002b8 <__aeabi_dsub>
 801dd86:	4b44      	ldr	r3, [pc, #272]	@ (801de98 <atan+0x320>)
 801dd88:	4606      	mov	r6, r0
 801dd8a:	460f      	mov	r7, r1
 801dd8c:	2200      	movs	r2, #0
 801dd8e:	4620      	mov	r0, r4
 801dd90:	4629      	mov	r1, r5
 801dd92:	f7e2 fc49 	bl	8000628 <__aeabi_dmul>
 801dd96:	4b3d      	ldr	r3, [pc, #244]	@ (801de8c <atan+0x314>)
 801dd98:	2200      	movs	r2, #0
 801dd9a:	f7e2 fa8f 	bl	80002bc <__adddf3>
 801dd9e:	4602      	mov	r2, r0
 801dda0:	460b      	mov	r3, r1
 801dda2:	4630      	mov	r0, r6
 801dda4:	4639      	mov	r1, r7
 801dda6:	f7e2 fd69 	bl	800087c <__aeabi_ddiv>
 801ddaa:	f04f 0a02 	mov.w	sl, #2
 801ddae:	4604      	mov	r4, r0
 801ddb0:	460d      	mov	r5, r1
 801ddb2:	e745      	b.n	801dc40 <atan+0xc8>
 801ddb4:	4622      	mov	r2, r4
 801ddb6:	462b      	mov	r3, r5
 801ddb8:	4938      	ldr	r1, [pc, #224]	@ (801de9c <atan+0x324>)
 801ddba:	2000      	movs	r0, #0
 801ddbc:	f7e2 fd5e 	bl	800087c <__aeabi_ddiv>
 801ddc0:	f04f 0a03 	mov.w	sl, #3
 801ddc4:	4604      	mov	r4, r0
 801ddc6:	460d      	mov	r5, r1
 801ddc8:	e73a      	b.n	801dc40 <atan+0xc8>
 801ddca:	4b35      	ldr	r3, [pc, #212]	@ (801dea0 <atan+0x328>)
 801ddcc:	4e35      	ldr	r6, [pc, #212]	@ (801dea4 <atan+0x32c>)
 801ddce:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801ddd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ddd6:	f7e2 fa6f 	bl	80002b8 <__aeabi_dsub>
 801ddda:	4622      	mov	r2, r4
 801dddc:	462b      	mov	r3, r5
 801ddde:	f7e2 fa6b 	bl	80002b8 <__aeabi_dsub>
 801dde2:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 801dde6:	4602      	mov	r2, r0
 801dde8:	460b      	mov	r3, r1
 801ddea:	e9d6 0100 	ldrd	r0, r1, [r6]
 801ddee:	f7e2 fa63 	bl	80002b8 <__aeabi_dsub>
 801ddf2:	f1bb 0f00 	cmp.w	fp, #0
 801ddf6:	4604      	mov	r4, r0
 801ddf8:	460d      	mov	r5, r1
 801ddfa:	f6bf aedc 	bge.w	801dbb6 <atan+0x3e>
 801ddfe:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801de02:	461d      	mov	r5, r3
 801de04:	e6d7      	b.n	801dbb6 <atan+0x3e>
 801de06:	a51c      	add	r5, pc, #112	@ (adr r5, 801de78 <atan+0x300>)
 801de08:	e9d5 4500 	ldrd	r4, r5, [r5]
 801de0c:	e6d3      	b.n	801dbb6 <atan+0x3e>
 801de0e:	bf00      	nop
 801de10:	54442d18 	.word	0x54442d18
 801de14:	3ff921fb 	.word	0x3ff921fb
 801de18:	8800759c 	.word	0x8800759c
 801de1c:	7e37e43c 	.word	0x7e37e43c
 801de20:	e322da11 	.word	0xe322da11
 801de24:	3f90ad3a 	.word	0x3f90ad3a
 801de28:	24760deb 	.word	0x24760deb
 801de2c:	3fa97b4b 	.word	0x3fa97b4b
 801de30:	a0d03d51 	.word	0xa0d03d51
 801de34:	3fb10d66 	.word	0x3fb10d66
 801de38:	c54c206e 	.word	0xc54c206e
 801de3c:	3fb745cd 	.word	0x3fb745cd
 801de40:	920083ff 	.word	0x920083ff
 801de44:	3fc24924 	.word	0x3fc24924
 801de48:	5555550d 	.word	0x5555550d
 801de4c:	3fd55555 	.word	0x3fd55555
 801de50:	2c6a6c2f 	.word	0x2c6a6c2f
 801de54:	bfa2b444 	.word	0xbfa2b444
 801de58:	52defd9a 	.word	0x52defd9a
 801de5c:	3fadde2d 	.word	0x3fadde2d
 801de60:	af749a6d 	.word	0xaf749a6d
 801de64:	3fb3b0f2 	.word	0x3fb3b0f2
 801de68:	fe231671 	.word	0xfe231671
 801de6c:	3fbc71c6 	.word	0x3fbc71c6
 801de70:	9998ebc4 	.word	0x9998ebc4
 801de74:	3fc99999 	.word	0x3fc99999
 801de78:	54442d18 	.word	0x54442d18
 801de7c:	bff921fb 	.word	0xbff921fb
 801de80:	440fffff 	.word	0x440fffff
 801de84:	7ff00000 	.word	0x7ff00000
 801de88:	3fdbffff 	.word	0x3fdbffff
 801de8c:	3ff00000 	.word	0x3ff00000
 801de90:	3ff2ffff 	.word	0x3ff2ffff
 801de94:	40038000 	.word	0x40038000
 801de98:	3ff80000 	.word	0x3ff80000
 801de9c:	bff00000 	.word	0xbff00000
 801dea0:	08020db8 	.word	0x08020db8
 801dea4:	08020dd8 	.word	0x08020dd8

0801dea8 <cos>:
 801dea8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801deaa:	ec53 2b10 	vmov	r2, r3, d0
 801deae:	4826      	ldr	r0, [pc, #152]	@ (801df48 <cos+0xa0>)
 801deb0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 801deb4:	4281      	cmp	r1, r0
 801deb6:	d806      	bhi.n	801dec6 <cos+0x1e>
 801deb8:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 801df40 <cos+0x98>
 801debc:	b005      	add	sp, #20
 801debe:	f85d eb04 	ldr.w	lr, [sp], #4
 801dec2:	f000 b979 	b.w	801e1b8 <__kernel_cos>
 801dec6:	4821      	ldr	r0, [pc, #132]	@ (801df4c <cos+0xa4>)
 801dec8:	4281      	cmp	r1, r0
 801deca:	d908      	bls.n	801dede <cos+0x36>
 801decc:	4610      	mov	r0, r2
 801dece:	4619      	mov	r1, r3
 801ded0:	f7e2 f9f2 	bl	80002b8 <__aeabi_dsub>
 801ded4:	ec41 0b10 	vmov	d0, r0, r1
 801ded8:	b005      	add	sp, #20
 801deda:	f85d fb04 	ldr.w	pc, [sp], #4
 801dede:	4668      	mov	r0, sp
 801dee0:	f000 fbb6 	bl	801e650 <__ieee754_rem_pio2>
 801dee4:	f000 0003 	and.w	r0, r0, #3
 801dee8:	2801      	cmp	r0, #1
 801deea:	d00b      	beq.n	801df04 <cos+0x5c>
 801deec:	2802      	cmp	r0, #2
 801deee:	d015      	beq.n	801df1c <cos+0x74>
 801def0:	b9d8      	cbnz	r0, 801df2a <cos+0x82>
 801def2:	ed9d 1b02 	vldr	d1, [sp, #8]
 801def6:	ed9d 0b00 	vldr	d0, [sp]
 801defa:	f000 f95d 	bl	801e1b8 <__kernel_cos>
 801defe:	ec51 0b10 	vmov	r0, r1, d0
 801df02:	e7e7      	b.n	801ded4 <cos+0x2c>
 801df04:	ed9d 1b02 	vldr	d1, [sp, #8]
 801df08:	ed9d 0b00 	vldr	d0, [sp]
 801df0c:	f000 fa1c 	bl	801e348 <__kernel_sin>
 801df10:	ec53 2b10 	vmov	r2, r3, d0
 801df14:	4610      	mov	r0, r2
 801df16:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 801df1a:	e7db      	b.n	801ded4 <cos+0x2c>
 801df1c:	ed9d 1b02 	vldr	d1, [sp, #8]
 801df20:	ed9d 0b00 	vldr	d0, [sp]
 801df24:	f000 f948 	bl	801e1b8 <__kernel_cos>
 801df28:	e7f2      	b.n	801df10 <cos+0x68>
 801df2a:	ed9d 1b02 	vldr	d1, [sp, #8]
 801df2e:	ed9d 0b00 	vldr	d0, [sp]
 801df32:	2001      	movs	r0, #1
 801df34:	f000 fa08 	bl	801e348 <__kernel_sin>
 801df38:	e7e1      	b.n	801defe <cos+0x56>
 801df3a:	bf00      	nop
 801df3c:	f3af 8000 	nop.w
	...
 801df48:	3fe921fb 	.word	0x3fe921fb
 801df4c:	7fefffff 	.word	0x7fefffff

0801df50 <fabs>:
 801df50:	ec51 0b10 	vmov	r0, r1, d0
 801df54:	4602      	mov	r2, r0
 801df56:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 801df5a:	ec43 2b10 	vmov	d0, r2, r3
 801df5e:	4770      	bx	lr

0801df60 <sin>:
 801df60:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801df62:	ec53 2b10 	vmov	r2, r3, d0
 801df66:	4826      	ldr	r0, [pc, #152]	@ (801e000 <sin+0xa0>)
 801df68:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 801df6c:	4281      	cmp	r1, r0
 801df6e:	d807      	bhi.n	801df80 <sin+0x20>
 801df70:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 801dff8 <sin+0x98>
 801df74:	2000      	movs	r0, #0
 801df76:	b005      	add	sp, #20
 801df78:	f85d eb04 	ldr.w	lr, [sp], #4
 801df7c:	f000 b9e4 	b.w	801e348 <__kernel_sin>
 801df80:	4820      	ldr	r0, [pc, #128]	@ (801e004 <sin+0xa4>)
 801df82:	4281      	cmp	r1, r0
 801df84:	d908      	bls.n	801df98 <sin+0x38>
 801df86:	4610      	mov	r0, r2
 801df88:	4619      	mov	r1, r3
 801df8a:	f7e2 f995 	bl	80002b8 <__aeabi_dsub>
 801df8e:	ec41 0b10 	vmov	d0, r0, r1
 801df92:	b005      	add	sp, #20
 801df94:	f85d fb04 	ldr.w	pc, [sp], #4
 801df98:	4668      	mov	r0, sp
 801df9a:	f000 fb59 	bl	801e650 <__ieee754_rem_pio2>
 801df9e:	f000 0003 	and.w	r0, r0, #3
 801dfa2:	2801      	cmp	r0, #1
 801dfa4:	d00c      	beq.n	801dfc0 <sin+0x60>
 801dfa6:	2802      	cmp	r0, #2
 801dfa8:	d011      	beq.n	801dfce <sin+0x6e>
 801dfaa:	b9e8      	cbnz	r0, 801dfe8 <sin+0x88>
 801dfac:	ed9d 1b02 	vldr	d1, [sp, #8]
 801dfb0:	ed9d 0b00 	vldr	d0, [sp]
 801dfb4:	2001      	movs	r0, #1
 801dfb6:	f000 f9c7 	bl	801e348 <__kernel_sin>
 801dfba:	ec51 0b10 	vmov	r0, r1, d0
 801dfbe:	e7e6      	b.n	801df8e <sin+0x2e>
 801dfc0:	ed9d 1b02 	vldr	d1, [sp, #8]
 801dfc4:	ed9d 0b00 	vldr	d0, [sp]
 801dfc8:	f000 f8f6 	bl	801e1b8 <__kernel_cos>
 801dfcc:	e7f5      	b.n	801dfba <sin+0x5a>
 801dfce:	ed9d 1b02 	vldr	d1, [sp, #8]
 801dfd2:	ed9d 0b00 	vldr	d0, [sp]
 801dfd6:	2001      	movs	r0, #1
 801dfd8:	f000 f9b6 	bl	801e348 <__kernel_sin>
 801dfdc:	ec53 2b10 	vmov	r2, r3, d0
 801dfe0:	4610      	mov	r0, r2
 801dfe2:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 801dfe6:	e7d2      	b.n	801df8e <sin+0x2e>
 801dfe8:	ed9d 1b02 	vldr	d1, [sp, #8]
 801dfec:	ed9d 0b00 	vldr	d0, [sp]
 801dff0:	f000 f8e2 	bl	801e1b8 <__kernel_cos>
 801dff4:	e7f2      	b.n	801dfdc <sin+0x7c>
 801dff6:	bf00      	nop
	...
 801e000:	3fe921fb 	.word	0x3fe921fb
 801e004:	7fefffff 	.word	0x7fefffff

0801e008 <__ieee754_sqrt>:
 801e008:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e00c:	4a66      	ldr	r2, [pc, #408]	@ (801e1a8 <__ieee754_sqrt+0x1a0>)
 801e00e:	ec55 4b10 	vmov	r4, r5, d0
 801e012:	43aa      	bics	r2, r5
 801e014:	462b      	mov	r3, r5
 801e016:	4621      	mov	r1, r4
 801e018:	d110      	bne.n	801e03c <__ieee754_sqrt+0x34>
 801e01a:	4622      	mov	r2, r4
 801e01c:	4620      	mov	r0, r4
 801e01e:	4629      	mov	r1, r5
 801e020:	f7e2 fb02 	bl	8000628 <__aeabi_dmul>
 801e024:	4602      	mov	r2, r0
 801e026:	460b      	mov	r3, r1
 801e028:	4620      	mov	r0, r4
 801e02a:	4629      	mov	r1, r5
 801e02c:	f7e2 f946 	bl	80002bc <__adddf3>
 801e030:	4604      	mov	r4, r0
 801e032:	460d      	mov	r5, r1
 801e034:	ec45 4b10 	vmov	d0, r4, r5
 801e038:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e03c:	2d00      	cmp	r5, #0
 801e03e:	dc0e      	bgt.n	801e05e <__ieee754_sqrt+0x56>
 801e040:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 801e044:	4322      	orrs	r2, r4
 801e046:	d0f5      	beq.n	801e034 <__ieee754_sqrt+0x2c>
 801e048:	b19d      	cbz	r5, 801e072 <__ieee754_sqrt+0x6a>
 801e04a:	4622      	mov	r2, r4
 801e04c:	4620      	mov	r0, r4
 801e04e:	4629      	mov	r1, r5
 801e050:	f7e2 f932 	bl	80002b8 <__aeabi_dsub>
 801e054:	4602      	mov	r2, r0
 801e056:	460b      	mov	r3, r1
 801e058:	f7e2 fc10 	bl	800087c <__aeabi_ddiv>
 801e05c:	e7e8      	b.n	801e030 <__ieee754_sqrt+0x28>
 801e05e:	152a      	asrs	r2, r5, #20
 801e060:	d115      	bne.n	801e08e <__ieee754_sqrt+0x86>
 801e062:	2000      	movs	r0, #0
 801e064:	e009      	b.n	801e07a <__ieee754_sqrt+0x72>
 801e066:	0acb      	lsrs	r3, r1, #11
 801e068:	3a15      	subs	r2, #21
 801e06a:	0549      	lsls	r1, r1, #21
 801e06c:	2b00      	cmp	r3, #0
 801e06e:	d0fa      	beq.n	801e066 <__ieee754_sqrt+0x5e>
 801e070:	e7f7      	b.n	801e062 <__ieee754_sqrt+0x5a>
 801e072:	462a      	mov	r2, r5
 801e074:	e7fa      	b.n	801e06c <__ieee754_sqrt+0x64>
 801e076:	005b      	lsls	r3, r3, #1
 801e078:	3001      	adds	r0, #1
 801e07a:	02dc      	lsls	r4, r3, #11
 801e07c:	d5fb      	bpl.n	801e076 <__ieee754_sqrt+0x6e>
 801e07e:	1e44      	subs	r4, r0, #1
 801e080:	1b12      	subs	r2, r2, r4
 801e082:	f1c0 0420 	rsb	r4, r0, #32
 801e086:	fa21 f404 	lsr.w	r4, r1, r4
 801e08a:	4323      	orrs	r3, r4
 801e08c:	4081      	lsls	r1, r0
 801e08e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801e092:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 801e096:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801e09a:	07d2      	lsls	r2, r2, #31
 801e09c:	bf5c      	itt	pl
 801e09e:	005b      	lslpl	r3, r3, #1
 801e0a0:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 801e0a4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801e0a8:	bf58      	it	pl
 801e0aa:	0049      	lslpl	r1, r1, #1
 801e0ac:	2600      	movs	r6, #0
 801e0ae:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 801e0b2:	107f      	asrs	r7, r7, #1
 801e0b4:	0049      	lsls	r1, r1, #1
 801e0b6:	2016      	movs	r0, #22
 801e0b8:	4632      	mov	r2, r6
 801e0ba:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 801e0be:	1915      	adds	r5, r2, r4
 801e0c0:	429d      	cmp	r5, r3
 801e0c2:	bfde      	ittt	le
 801e0c4:	192a      	addle	r2, r5, r4
 801e0c6:	1b5b      	suble	r3, r3, r5
 801e0c8:	1936      	addle	r6, r6, r4
 801e0ca:	0fcd      	lsrs	r5, r1, #31
 801e0cc:	3801      	subs	r0, #1
 801e0ce:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 801e0d2:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801e0d6:	ea4f 0454 	mov.w	r4, r4, lsr #1
 801e0da:	d1f0      	bne.n	801e0be <__ieee754_sqrt+0xb6>
 801e0dc:	4605      	mov	r5, r0
 801e0de:	2420      	movs	r4, #32
 801e0e0:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 801e0e4:	4293      	cmp	r3, r2
 801e0e6:	eb0c 0e00 	add.w	lr, ip, r0
 801e0ea:	dc02      	bgt.n	801e0f2 <__ieee754_sqrt+0xea>
 801e0ec:	d113      	bne.n	801e116 <__ieee754_sqrt+0x10e>
 801e0ee:	458e      	cmp	lr, r1
 801e0f0:	d811      	bhi.n	801e116 <__ieee754_sqrt+0x10e>
 801e0f2:	f1be 0f00 	cmp.w	lr, #0
 801e0f6:	eb0e 000c 	add.w	r0, lr, ip
 801e0fa:	da3f      	bge.n	801e17c <__ieee754_sqrt+0x174>
 801e0fc:	2800      	cmp	r0, #0
 801e0fe:	db3d      	blt.n	801e17c <__ieee754_sqrt+0x174>
 801e100:	f102 0801 	add.w	r8, r2, #1
 801e104:	1a9b      	subs	r3, r3, r2
 801e106:	458e      	cmp	lr, r1
 801e108:	bf88      	it	hi
 801e10a:	f103 33ff 	addhi.w	r3, r3, #4294967295	@ 0xffffffff
 801e10e:	eba1 010e 	sub.w	r1, r1, lr
 801e112:	4465      	add	r5, ip
 801e114:	4642      	mov	r2, r8
 801e116:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 801e11a:	3c01      	subs	r4, #1
 801e11c:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 801e120:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801e124:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 801e128:	d1dc      	bne.n	801e0e4 <__ieee754_sqrt+0xdc>
 801e12a:	4319      	orrs	r1, r3
 801e12c:	d01b      	beq.n	801e166 <__ieee754_sqrt+0x15e>
 801e12e:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 801e1ac <__ieee754_sqrt+0x1a4>
 801e132:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 801e1b0 <__ieee754_sqrt+0x1a8>
 801e136:	e9da 0100 	ldrd	r0, r1, [sl]
 801e13a:	e9db 2300 	ldrd	r2, r3, [fp]
 801e13e:	f7e2 f8bb 	bl	80002b8 <__aeabi_dsub>
 801e142:	e9da 8900 	ldrd	r8, r9, [sl]
 801e146:	4602      	mov	r2, r0
 801e148:	460b      	mov	r3, r1
 801e14a:	4640      	mov	r0, r8
 801e14c:	4649      	mov	r1, r9
 801e14e:	f7e2 fce7 	bl	8000b20 <__aeabi_dcmple>
 801e152:	b140      	cbz	r0, 801e166 <__ieee754_sqrt+0x15e>
 801e154:	f1b5 3fff 	cmp.w	r5, #4294967295	@ 0xffffffff
 801e158:	e9da 0100 	ldrd	r0, r1, [sl]
 801e15c:	e9db 2300 	ldrd	r2, r3, [fp]
 801e160:	d10e      	bne.n	801e180 <__ieee754_sqrt+0x178>
 801e162:	3601      	adds	r6, #1
 801e164:	4625      	mov	r5, r4
 801e166:	1073      	asrs	r3, r6, #1
 801e168:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 801e16c:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 801e170:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 801e174:	086b      	lsrs	r3, r5, #1
 801e176:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 801e17a:	e759      	b.n	801e030 <__ieee754_sqrt+0x28>
 801e17c:	4690      	mov	r8, r2
 801e17e:	e7c1      	b.n	801e104 <__ieee754_sqrt+0xfc>
 801e180:	f7e2 f89c 	bl	80002bc <__adddf3>
 801e184:	e9da 8900 	ldrd	r8, r9, [sl]
 801e188:	4602      	mov	r2, r0
 801e18a:	460b      	mov	r3, r1
 801e18c:	4640      	mov	r0, r8
 801e18e:	4649      	mov	r1, r9
 801e190:	f7e2 fcbc 	bl	8000b0c <__aeabi_dcmplt>
 801e194:	b120      	cbz	r0, 801e1a0 <__ieee754_sqrt+0x198>
 801e196:	1cab      	adds	r3, r5, #2
 801e198:	bf08      	it	eq
 801e19a:	3601      	addeq	r6, #1
 801e19c:	3502      	adds	r5, #2
 801e19e:	e7e2      	b.n	801e166 <__ieee754_sqrt+0x15e>
 801e1a0:	1c6b      	adds	r3, r5, #1
 801e1a2:	f023 0501 	bic.w	r5, r3, #1
 801e1a6:	e7de      	b.n	801e166 <__ieee754_sqrt+0x15e>
 801e1a8:	7ff00000 	.word	0x7ff00000
 801e1ac:	08020e00 	.word	0x08020e00
 801e1b0:	08020df8 	.word	0x08020df8
 801e1b4:	00000000 	.word	0x00000000

0801e1b8 <__kernel_cos>:
 801e1b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e1bc:	ec57 6b10 	vmov	r6, r7, d0
 801e1c0:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 801e1c4:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 801e1c8:	ed8d 1b00 	vstr	d1, [sp]
 801e1cc:	d206      	bcs.n	801e1dc <__kernel_cos+0x24>
 801e1ce:	4630      	mov	r0, r6
 801e1d0:	4639      	mov	r1, r7
 801e1d2:	f7e2 fcd9 	bl	8000b88 <__aeabi_d2iz>
 801e1d6:	2800      	cmp	r0, #0
 801e1d8:	f000 8088 	beq.w	801e2ec <__kernel_cos+0x134>
 801e1dc:	4632      	mov	r2, r6
 801e1de:	463b      	mov	r3, r7
 801e1e0:	4630      	mov	r0, r6
 801e1e2:	4639      	mov	r1, r7
 801e1e4:	f7e2 fa20 	bl	8000628 <__aeabi_dmul>
 801e1e8:	4b51      	ldr	r3, [pc, #324]	@ (801e330 <__kernel_cos+0x178>)
 801e1ea:	2200      	movs	r2, #0
 801e1ec:	4604      	mov	r4, r0
 801e1ee:	460d      	mov	r5, r1
 801e1f0:	f7e2 fa1a 	bl	8000628 <__aeabi_dmul>
 801e1f4:	a340      	add	r3, pc, #256	@ (adr r3, 801e2f8 <__kernel_cos+0x140>)
 801e1f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e1fa:	4682      	mov	sl, r0
 801e1fc:	468b      	mov	fp, r1
 801e1fe:	4620      	mov	r0, r4
 801e200:	4629      	mov	r1, r5
 801e202:	f7e2 fa11 	bl	8000628 <__aeabi_dmul>
 801e206:	a33e      	add	r3, pc, #248	@ (adr r3, 801e300 <__kernel_cos+0x148>)
 801e208:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e20c:	f7e2 f856 	bl	80002bc <__adddf3>
 801e210:	4622      	mov	r2, r4
 801e212:	462b      	mov	r3, r5
 801e214:	f7e2 fa08 	bl	8000628 <__aeabi_dmul>
 801e218:	a33b      	add	r3, pc, #236	@ (adr r3, 801e308 <__kernel_cos+0x150>)
 801e21a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e21e:	f7e2 f84b 	bl	80002b8 <__aeabi_dsub>
 801e222:	4622      	mov	r2, r4
 801e224:	462b      	mov	r3, r5
 801e226:	f7e2 f9ff 	bl	8000628 <__aeabi_dmul>
 801e22a:	a339      	add	r3, pc, #228	@ (adr r3, 801e310 <__kernel_cos+0x158>)
 801e22c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e230:	f7e2 f844 	bl	80002bc <__adddf3>
 801e234:	4622      	mov	r2, r4
 801e236:	462b      	mov	r3, r5
 801e238:	f7e2 f9f6 	bl	8000628 <__aeabi_dmul>
 801e23c:	a336      	add	r3, pc, #216	@ (adr r3, 801e318 <__kernel_cos+0x160>)
 801e23e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e242:	f7e2 f839 	bl	80002b8 <__aeabi_dsub>
 801e246:	4622      	mov	r2, r4
 801e248:	462b      	mov	r3, r5
 801e24a:	f7e2 f9ed 	bl	8000628 <__aeabi_dmul>
 801e24e:	a334      	add	r3, pc, #208	@ (adr r3, 801e320 <__kernel_cos+0x168>)
 801e250:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e254:	f7e2 f832 	bl	80002bc <__adddf3>
 801e258:	4622      	mov	r2, r4
 801e25a:	462b      	mov	r3, r5
 801e25c:	f7e2 f9e4 	bl	8000628 <__aeabi_dmul>
 801e260:	4622      	mov	r2, r4
 801e262:	462b      	mov	r3, r5
 801e264:	f7e2 f9e0 	bl	8000628 <__aeabi_dmul>
 801e268:	e9dd 2300 	ldrd	r2, r3, [sp]
 801e26c:	4604      	mov	r4, r0
 801e26e:	460d      	mov	r5, r1
 801e270:	4630      	mov	r0, r6
 801e272:	4639      	mov	r1, r7
 801e274:	f7e2 f9d8 	bl	8000628 <__aeabi_dmul>
 801e278:	460b      	mov	r3, r1
 801e27a:	4602      	mov	r2, r0
 801e27c:	4629      	mov	r1, r5
 801e27e:	4620      	mov	r0, r4
 801e280:	f7e2 f81a 	bl	80002b8 <__aeabi_dsub>
 801e284:	4b2b      	ldr	r3, [pc, #172]	@ (801e334 <__kernel_cos+0x17c>)
 801e286:	4598      	cmp	r8, r3
 801e288:	4606      	mov	r6, r0
 801e28a:	460f      	mov	r7, r1
 801e28c:	d810      	bhi.n	801e2b0 <__kernel_cos+0xf8>
 801e28e:	4602      	mov	r2, r0
 801e290:	460b      	mov	r3, r1
 801e292:	4650      	mov	r0, sl
 801e294:	4659      	mov	r1, fp
 801e296:	f7e2 f80f 	bl	80002b8 <__aeabi_dsub>
 801e29a:	460b      	mov	r3, r1
 801e29c:	4926      	ldr	r1, [pc, #152]	@ (801e338 <__kernel_cos+0x180>)
 801e29e:	4602      	mov	r2, r0
 801e2a0:	2000      	movs	r0, #0
 801e2a2:	f7e2 f809 	bl	80002b8 <__aeabi_dsub>
 801e2a6:	ec41 0b10 	vmov	d0, r0, r1
 801e2aa:	b003      	add	sp, #12
 801e2ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e2b0:	4b22      	ldr	r3, [pc, #136]	@ (801e33c <__kernel_cos+0x184>)
 801e2b2:	4921      	ldr	r1, [pc, #132]	@ (801e338 <__kernel_cos+0x180>)
 801e2b4:	4598      	cmp	r8, r3
 801e2b6:	bf8c      	ite	hi
 801e2b8:	4d21      	ldrhi	r5, [pc, #132]	@ (801e340 <__kernel_cos+0x188>)
 801e2ba:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 801e2be:	2400      	movs	r4, #0
 801e2c0:	4622      	mov	r2, r4
 801e2c2:	462b      	mov	r3, r5
 801e2c4:	2000      	movs	r0, #0
 801e2c6:	f7e1 fff7 	bl	80002b8 <__aeabi_dsub>
 801e2ca:	4622      	mov	r2, r4
 801e2cc:	4680      	mov	r8, r0
 801e2ce:	4689      	mov	r9, r1
 801e2d0:	462b      	mov	r3, r5
 801e2d2:	4650      	mov	r0, sl
 801e2d4:	4659      	mov	r1, fp
 801e2d6:	f7e1 ffef 	bl	80002b8 <__aeabi_dsub>
 801e2da:	4632      	mov	r2, r6
 801e2dc:	463b      	mov	r3, r7
 801e2de:	f7e1 ffeb 	bl	80002b8 <__aeabi_dsub>
 801e2e2:	4602      	mov	r2, r0
 801e2e4:	460b      	mov	r3, r1
 801e2e6:	4640      	mov	r0, r8
 801e2e8:	4649      	mov	r1, r9
 801e2ea:	e7da      	b.n	801e2a2 <__kernel_cos+0xea>
 801e2ec:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 801e328 <__kernel_cos+0x170>
 801e2f0:	e7db      	b.n	801e2aa <__kernel_cos+0xf2>
 801e2f2:	bf00      	nop
 801e2f4:	f3af 8000 	nop.w
 801e2f8:	be8838d4 	.word	0xbe8838d4
 801e2fc:	bda8fae9 	.word	0xbda8fae9
 801e300:	bdb4b1c4 	.word	0xbdb4b1c4
 801e304:	3e21ee9e 	.word	0x3e21ee9e
 801e308:	809c52ad 	.word	0x809c52ad
 801e30c:	3e927e4f 	.word	0x3e927e4f
 801e310:	19cb1590 	.word	0x19cb1590
 801e314:	3efa01a0 	.word	0x3efa01a0
 801e318:	16c15177 	.word	0x16c15177
 801e31c:	3f56c16c 	.word	0x3f56c16c
 801e320:	5555554c 	.word	0x5555554c
 801e324:	3fa55555 	.word	0x3fa55555
 801e328:	00000000 	.word	0x00000000
 801e32c:	3ff00000 	.word	0x3ff00000
 801e330:	3fe00000 	.word	0x3fe00000
 801e334:	3fd33332 	.word	0x3fd33332
 801e338:	3ff00000 	.word	0x3ff00000
 801e33c:	3fe90000 	.word	0x3fe90000
 801e340:	3fd20000 	.word	0x3fd20000
 801e344:	00000000 	.word	0x00000000

0801e348 <__kernel_sin>:
 801e348:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e34c:	ec55 4b10 	vmov	r4, r5, d0
 801e350:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 801e354:	b085      	sub	sp, #20
 801e356:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 801e35a:	ed8d 1b02 	vstr	d1, [sp, #8]
 801e35e:	4680      	mov	r8, r0
 801e360:	d205      	bcs.n	801e36e <__kernel_sin+0x26>
 801e362:	4620      	mov	r0, r4
 801e364:	4629      	mov	r1, r5
 801e366:	f7e2 fc0f 	bl	8000b88 <__aeabi_d2iz>
 801e36a:	2800      	cmp	r0, #0
 801e36c:	d052      	beq.n	801e414 <__kernel_sin+0xcc>
 801e36e:	4622      	mov	r2, r4
 801e370:	462b      	mov	r3, r5
 801e372:	4620      	mov	r0, r4
 801e374:	4629      	mov	r1, r5
 801e376:	f7e2 f957 	bl	8000628 <__aeabi_dmul>
 801e37a:	4682      	mov	sl, r0
 801e37c:	468b      	mov	fp, r1
 801e37e:	4602      	mov	r2, r0
 801e380:	460b      	mov	r3, r1
 801e382:	4620      	mov	r0, r4
 801e384:	4629      	mov	r1, r5
 801e386:	f7e2 f94f 	bl	8000628 <__aeabi_dmul>
 801e38a:	a342      	add	r3, pc, #264	@ (adr r3, 801e494 <__kernel_sin+0x14c>)
 801e38c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e390:	e9cd 0100 	strd	r0, r1, [sp]
 801e394:	4650      	mov	r0, sl
 801e396:	4659      	mov	r1, fp
 801e398:	f7e2 f946 	bl	8000628 <__aeabi_dmul>
 801e39c:	a33f      	add	r3, pc, #252	@ (adr r3, 801e49c <__kernel_sin+0x154>)
 801e39e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e3a2:	f7e1 ff89 	bl	80002b8 <__aeabi_dsub>
 801e3a6:	4652      	mov	r2, sl
 801e3a8:	465b      	mov	r3, fp
 801e3aa:	f7e2 f93d 	bl	8000628 <__aeabi_dmul>
 801e3ae:	a33d      	add	r3, pc, #244	@ (adr r3, 801e4a4 <__kernel_sin+0x15c>)
 801e3b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e3b4:	f7e1 ff82 	bl	80002bc <__adddf3>
 801e3b8:	4652      	mov	r2, sl
 801e3ba:	465b      	mov	r3, fp
 801e3bc:	f7e2 f934 	bl	8000628 <__aeabi_dmul>
 801e3c0:	a33a      	add	r3, pc, #232	@ (adr r3, 801e4ac <__kernel_sin+0x164>)
 801e3c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e3c6:	f7e1 ff77 	bl	80002b8 <__aeabi_dsub>
 801e3ca:	4652      	mov	r2, sl
 801e3cc:	465b      	mov	r3, fp
 801e3ce:	f7e2 f92b 	bl	8000628 <__aeabi_dmul>
 801e3d2:	a338      	add	r3, pc, #224	@ (adr r3, 801e4b4 <__kernel_sin+0x16c>)
 801e3d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e3d8:	f7e1 ff70 	bl	80002bc <__adddf3>
 801e3dc:	4606      	mov	r6, r0
 801e3de:	460f      	mov	r7, r1
 801e3e0:	f1b8 0f00 	cmp.w	r8, #0
 801e3e4:	d11b      	bne.n	801e41e <__kernel_sin+0xd6>
 801e3e6:	4602      	mov	r2, r0
 801e3e8:	460b      	mov	r3, r1
 801e3ea:	4650      	mov	r0, sl
 801e3ec:	4659      	mov	r1, fp
 801e3ee:	f7e2 f91b 	bl	8000628 <__aeabi_dmul>
 801e3f2:	a325      	add	r3, pc, #148	@ (adr r3, 801e488 <__kernel_sin+0x140>)
 801e3f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e3f8:	f7e1 ff5e 	bl	80002b8 <__aeabi_dsub>
 801e3fc:	e9dd 2300 	ldrd	r2, r3, [sp]
 801e400:	f7e2 f912 	bl	8000628 <__aeabi_dmul>
 801e404:	4602      	mov	r2, r0
 801e406:	460b      	mov	r3, r1
 801e408:	4620      	mov	r0, r4
 801e40a:	4629      	mov	r1, r5
 801e40c:	f7e1 ff56 	bl	80002bc <__adddf3>
 801e410:	4604      	mov	r4, r0
 801e412:	460d      	mov	r5, r1
 801e414:	ec45 4b10 	vmov	d0, r4, r5
 801e418:	b005      	add	sp, #20
 801e41a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e41e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e422:	4b1b      	ldr	r3, [pc, #108]	@ (801e490 <__kernel_sin+0x148>)
 801e424:	2200      	movs	r2, #0
 801e426:	f7e2 f8ff 	bl	8000628 <__aeabi_dmul>
 801e42a:	4632      	mov	r2, r6
 801e42c:	4680      	mov	r8, r0
 801e42e:	4689      	mov	r9, r1
 801e430:	463b      	mov	r3, r7
 801e432:	e9dd 0100 	ldrd	r0, r1, [sp]
 801e436:	f7e2 f8f7 	bl	8000628 <__aeabi_dmul>
 801e43a:	4602      	mov	r2, r0
 801e43c:	460b      	mov	r3, r1
 801e43e:	4640      	mov	r0, r8
 801e440:	4649      	mov	r1, r9
 801e442:	f7e1 ff39 	bl	80002b8 <__aeabi_dsub>
 801e446:	4652      	mov	r2, sl
 801e448:	465b      	mov	r3, fp
 801e44a:	f7e2 f8ed 	bl	8000628 <__aeabi_dmul>
 801e44e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801e452:	f7e1 ff31 	bl	80002b8 <__aeabi_dsub>
 801e456:	a30c      	add	r3, pc, #48	@ (adr r3, 801e488 <__kernel_sin+0x140>)
 801e458:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e45c:	4606      	mov	r6, r0
 801e45e:	460f      	mov	r7, r1
 801e460:	e9dd 0100 	ldrd	r0, r1, [sp]
 801e464:	f7e2 f8e0 	bl	8000628 <__aeabi_dmul>
 801e468:	4602      	mov	r2, r0
 801e46a:	460b      	mov	r3, r1
 801e46c:	4630      	mov	r0, r6
 801e46e:	4639      	mov	r1, r7
 801e470:	f7e1 ff24 	bl	80002bc <__adddf3>
 801e474:	4602      	mov	r2, r0
 801e476:	460b      	mov	r3, r1
 801e478:	4620      	mov	r0, r4
 801e47a:	4629      	mov	r1, r5
 801e47c:	f7e1 ff1c 	bl	80002b8 <__aeabi_dsub>
 801e480:	e7c6      	b.n	801e410 <__kernel_sin+0xc8>
 801e482:	bf00      	nop
 801e484:	f3af 8000 	nop.w
 801e488:	55555549 	.word	0x55555549
 801e48c:	3fc55555 	.word	0x3fc55555
 801e490:	3fe00000 	.word	0x3fe00000
 801e494:	5acfd57c 	.word	0x5acfd57c
 801e498:	3de5d93a 	.word	0x3de5d93a
 801e49c:	8a2b9ceb 	.word	0x8a2b9ceb
 801e4a0:	3e5ae5e6 	.word	0x3e5ae5e6
 801e4a4:	57b1fe7d 	.word	0x57b1fe7d
 801e4a8:	3ec71de3 	.word	0x3ec71de3
 801e4ac:	19c161d5 	.word	0x19c161d5
 801e4b0:	3f2a01a0 	.word	0x3f2a01a0
 801e4b4:	1110f8a6 	.word	0x1110f8a6
 801e4b8:	3f811111 	.word	0x3f811111
 801e4bc:	00000000 	.word	0x00000000

0801e4c0 <__ieee754_atan2>:
 801e4c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801e4c4:	ec57 6b11 	vmov	r6, r7, d1
 801e4c8:	4273      	negs	r3, r6
 801e4ca:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 801e648 <__ieee754_atan2+0x188>
 801e4ce:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 801e4d2:	4333      	orrs	r3, r6
 801e4d4:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 801e4d8:	4543      	cmp	r3, r8
 801e4da:	ec51 0b10 	vmov	r0, r1, d0
 801e4de:	4635      	mov	r5, r6
 801e4e0:	d809      	bhi.n	801e4f6 <__ieee754_atan2+0x36>
 801e4e2:	4244      	negs	r4, r0
 801e4e4:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 801e4e8:	4304      	orrs	r4, r0
 801e4ea:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 801e4ee:	4544      	cmp	r4, r8
 801e4f0:	468e      	mov	lr, r1
 801e4f2:	4681      	mov	r9, r0
 801e4f4:	d907      	bls.n	801e506 <__ieee754_atan2+0x46>
 801e4f6:	4632      	mov	r2, r6
 801e4f8:	463b      	mov	r3, r7
 801e4fa:	f7e1 fedf 	bl	80002bc <__adddf3>
 801e4fe:	ec41 0b10 	vmov	d0, r0, r1
 801e502:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801e506:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 801e50a:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 801e50e:	4334      	orrs	r4, r6
 801e510:	d103      	bne.n	801e51a <__ieee754_atan2+0x5a>
 801e512:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801e516:	f7ff bb2f 	b.w	801db78 <atan>
 801e51a:	17bc      	asrs	r4, r7, #30
 801e51c:	f004 0402 	and.w	r4, r4, #2
 801e520:	ea53 0909 	orrs.w	r9, r3, r9
 801e524:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 801e528:	d107      	bne.n	801e53a <__ieee754_atan2+0x7a>
 801e52a:	2c02      	cmp	r4, #2
 801e52c:	d05f      	beq.n	801e5ee <__ieee754_atan2+0x12e>
 801e52e:	2c03      	cmp	r4, #3
 801e530:	d1e5      	bne.n	801e4fe <__ieee754_atan2+0x3e>
 801e532:	a143      	add	r1, pc, #268	@ (adr r1, 801e640 <__ieee754_atan2+0x180>)
 801e534:	e9d1 0100 	ldrd	r0, r1, [r1]
 801e538:	e7e1      	b.n	801e4fe <__ieee754_atan2+0x3e>
 801e53a:	4315      	orrs	r5, r2
 801e53c:	d106      	bne.n	801e54c <__ieee754_atan2+0x8c>
 801e53e:	f1be 0f00 	cmp.w	lr, #0
 801e542:	db5f      	blt.n	801e604 <__ieee754_atan2+0x144>
 801e544:	a136      	add	r1, pc, #216	@ (adr r1, 801e620 <__ieee754_atan2+0x160>)
 801e546:	e9d1 0100 	ldrd	r0, r1, [r1]
 801e54a:	e7d8      	b.n	801e4fe <__ieee754_atan2+0x3e>
 801e54c:	4542      	cmp	r2, r8
 801e54e:	d10f      	bne.n	801e570 <__ieee754_atan2+0xb0>
 801e550:	4293      	cmp	r3, r2
 801e552:	f104 34ff 	add.w	r4, r4, #4294967295	@ 0xffffffff
 801e556:	d107      	bne.n	801e568 <__ieee754_atan2+0xa8>
 801e558:	2c02      	cmp	r4, #2
 801e55a:	d84c      	bhi.n	801e5f6 <__ieee754_atan2+0x136>
 801e55c:	4b36      	ldr	r3, [pc, #216]	@ (801e638 <__ieee754_atan2+0x178>)
 801e55e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801e562:	e9d3 0100 	ldrd	r0, r1, [r3]
 801e566:	e7ca      	b.n	801e4fe <__ieee754_atan2+0x3e>
 801e568:	2c02      	cmp	r4, #2
 801e56a:	d848      	bhi.n	801e5fe <__ieee754_atan2+0x13e>
 801e56c:	4b33      	ldr	r3, [pc, #204]	@ (801e63c <__ieee754_atan2+0x17c>)
 801e56e:	e7f6      	b.n	801e55e <__ieee754_atan2+0x9e>
 801e570:	4543      	cmp	r3, r8
 801e572:	d0e4      	beq.n	801e53e <__ieee754_atan2+0x7e>
 801e574:	1a9b      	subs	r3, r3, r2
 801e576:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 801e57a:	ea4f 5223 	mov.w	r2, r3, asr #20
 801e57e:	da1e      	bge.n	801e5be <__ieee754_atan2+0xfe>
 801e580:	2f00      	cmp	r7, #0
 801e582:	da01      	bge.n	801e588 <__ieee754_atan2+0xc8>
 801e584:	323c      	adds	r2, #60	@ 0x3c
 801e586:	db1e      	blt.n	801e5c6 <__ieee754_atan2+0x106>
 801e588:	4632      	mov	r2, r6
 801e58a:	463b      	mov	r3, r7
 801e58c:	f7e2 f976 	bl	800087c <__aeabi_ddiv>
 801e590:	ec41 0b10 	vmov	d0, r0, r1
 801e594:	f7ff fcdc 	bl	801df50 <fabs>
 801e598:	f7ff faee 	bl	801db78 <atan>
 801e59c:	ec51 0b10 	vmov	r0, r1, d0
 801e5a0:	2c01      	cmp	r4, #1
 801e5a2:	d013      	beq.n	801e5cc <__ieee754_atan2+0x10c>
 801e5a4:	2c02      	cmp	r4, #2
 801e5a6:	d015      	beq.n	801e5d4 <__ieee754_atan2+0x114>
 801e5a8:	2c00      	cmp	r4, #0
 801e5aa:	d0a8      	beq.n	801e4fe <__ieee754_atan2+0x3e>
 801e5ac:	a318      	add	r3, pc, #96	@ (adr r3, 801e610 <__ieee754_atan2+0x150>)
 801e5ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e5b2:	f7e1 fe81 	bl	80002b8 <__aeabi_dsub>
 801e5b6:	a318      	add	r3, pc, #96	@ (adr r3, 801e618 <__ieee754_atan2+0x158>)
 801e5b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e5bc:	e014      	b.n	801e5e8 <__ieee754_atan2+0x128>
 801e5be:	a118      	add	r1, pc, #96	@ (adr r1, 801e620 <__ieee754_atan2+0x160>)
 801e5c0:	e9d1 0100 	ldrd	r0, r1, [r1]
 801e5c4:	e7ec      	b.n	801e5a0 <__ieee754_atan2+0xe0>
 801e5c6:	2000      	movs	r0, #0
 801e5c8:	2100      	movs	r1, #0
 801e5ca:	e7e9      	b.n	801e5a0 <__ieee754_atan2+0xe0>
 801e5cc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801e5d0:	4619      	mov	r1, r3
 801e5d2:	e794      	b.n	801e4fe <__ieee754_atan2+0x3e>
 801e5d4:	a30e      	add	r3, pc, #56	@ (adr r3, 801e610 <__ieee754_atan2+0x150>)
 801e5d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e5da:	f7e1 fe6d 	bl	80002b8 <__aeabi_dsub>
 801e5de:	4602      	mov	r2, r0
 801e5e0:	460b      	mov	r3, r1
 801e5e2:	a10d      	add	r1, pc, #52	@ (adr r1, 801e618 <__ieee754_atan2+0x158>)
 801e5e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 801e5e8:	f7e1 fe66 	bl	80002b8 <__aeabi_dsub>
 801e5ec:	e787      	b.n	801e4fe <__ieee754_atan2+0x3e>
 801e5ee:	a10a      	add	r1, pc, #40	@ (adr r1, 801e618 <__ieee754_atan2+0x158>)
 801e5f0:	e9d1 0100 	ldrd	r0, r1, [r1]
 801e5f4:	e783      	b.n	801e4fe <__ieee754_atan2+0x3e>
 801e5f6:	a10c      	add	r1, pc, #48	@ (adr r1, 801e628 <__ieee754_atan2+0x168>)
 801e5f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 801e5fc:	e77f      	b.n	801e4fe <__ieee754_atan2+0x3e>
 801e5fe:	2000      	movs	r0, #0
 801e600:	2100      	movs	r1, #0
 801e602:	e77c      	b.n	801e4fe <__ieee754_atan2+0x3e>
 801e604:	a10a      	add	r1, pc, #40	@ (adr r1, 801e630 <__ieee754_atan2+0x170>)
 801e606:	e9d1 0100 	ldrd	r0, r1, [r1]
 801e60a:	e778      	b.n	801e4fe <__ieee754_atan2+0x3e>
 801e60c:	f3af 8000 	nop.w
 801e610:	33145c07 	.word	0x33145c07
 801e614:	3ca1a626 	.word	0x3ca1a626
 801e618:	54442d18 	.word	0x54442d18
 801e61c:	400921fb 	.word	0x400921fb
 801e620:	54442d18 	.word	0x54442d18
 801e624:	3ff921fb 	.word	0x3ff921fb
 801e628:	54442d18 	.word	0x54442d18
 801e62c:	3fe921fb 	.word	0x3fe921fb
 801e630:	54442d18 	.word	0x54442d18
 801e634:	bff921fb 	.word	0xbff921fb
 801e638:	08020e20 	.word	0x08020e20
 801e63c:	08020e08 	.word	0x08020e08
 801e640:	54442d18 	.word	0x54442d18
 801e644:	c00921fb 	.word	0xc00921fb
 801e648:	7ff00000 	.word	0x7ff00000
 801e64c:	00000000 	.word	0x00000000

0801e650 <__ieee754_rem_pio2>:
 801e650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e654:	ec57 6b10 	vmov	r6, r7, d0
 801e658:	4bc5      	ldr	r3, [pc, #788]	@ (801e970 <__ieee754_rem_pio2+0x320>)
 801e65a:	b08d      	sub	sp, #52	@ 0x34
 801e65c:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 801e660:	4598      	cmp	r8, r3
 801e662:	4604      	mov	r4, r0
 801e664:	9704      	str	r7, [sp, #16]
 801e666:	d807      	bhi.n	801e678 <__ieee754_rem_pio2+0x28>
 801e668:	2200      	movs	r2, #0
 801e66a:	2300      	movs	r3, #0
 801e66c:	ed80 0b00 	vstr	d0, [r0]
 801e670:	e9c0 2302 	strd	r2, r3, [r0, #8]
 801e674:	2500      	movs	r5, #0
 801e676:	e028      	b.n	801e6ca <__ieee754_rem_pio2+0x7a>
 801e678:	4bbe      	ldr	r3, [pc, #760]	@ (801e974 <__ieee754_rem_pio2+0x324>)
 801e67a:	4598      	cmp	r8, r3
 801e67c:	d878      	bhi.n	801e770 <__ieee754_rem_pio2+0x120>
 801e67e:	9b04      	ldr	r3, [sp, #16]
 801e680:	4dbd      	ldr	r5, [pc, #756]	@ (801e978 <__ieee754_rem_pio2+0x328>)
 801e682:	2b00      	cmp	r3, #0
 801e684:	4630      	mov	r0, r6
 801e686:	a3ac      	add	r3, pc, #688	@ (adr r3, 801e938 <__ieee754_rem_pio2+0x2e8>)
 801e688:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e68c:	4639      	mov	r1, r7
 801e68e:	dd38      	ble.n	801e702 <__ieee754_rem_pio2+0xb2>
 801e690:	f7e1 fe12 	bl	80002b8 <__aeabi_dsub>
 801e694:	45a8      	cmp	r8, r5
 801e696:	4606      	mov	r6, r0
 801e698:	460f      	mov	r7, r1
 801e69a:	d01a      	beq.n	801e6d2 <__ieee754_rem_pio2+0x82>
 801e69c:	a3a8      	add	r3, pc, #672	@ (adr r3, 801e940 <__ieee754_rem_pio2+0x2f0>)
 801e69e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e6a2:	f7e1 fe09 	bl	80002b8 <__aeabi_dsub>
 801e6a6:	4602      	mov	r2, r0
 801e6a8:	460b      	mov	r3, r1
 801e6aa:	4680      	mov	r8, r0
 801e6ac:	4689      	mov	r9, r1
 801e6ae:	4630      	mov	r0, r6
 801e6b0:	4639      	mov	r1, r7
 801e6b2:	f7e1 fe01 	bl	80002b8 <__aeabi_dsub>
 801e6b6:	a3a2      	add	r3, pc, #648	@ (adr r3, 801e940 <__ieee754_rem_pio2+0x2f0>)
 801e6b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e6bc:	f7e1 fdfc 	bl	80002b8 <__aeabi_dsub>
 801e6c0:	e9c4 8900 	strd	r8, r9, [r4]
 801e6c4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801e6c8:	2501      	movs	r5, #1
 801e6ca:	4628      	mov	r0, r5
 801e6cc:	b00d      	add	sp, #52	@ 0x34
 801e6ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e6d2:	a39d      	add	r3, pc, #628	@ (adr r3, 801e948 <__ieee754_rem_pio2+0x2f8>)
 801e6d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e6d8:	f7e1 fdee 	bl	80002b8 <__aeabi_dsub>
 801e6dc:	a39c      	add	r3, pc, #624	@ (adr r3, 801e950 <__ieee754_rem_pio2+0x300>)
 801e6de:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e6e2:	4606      	mov	r6, r0
 801e6e4:	460f      	mov	r7, r1
 801e6e6:	f7e1 fde7 	bl	80002b8 <__aeabi_dsub>
 801e6ea:	4602      	mov	r2, r0
 801e6ec:	460b      	mov	r3, r1
 801e6ee:	4680      	mov	r8, r0
 801e6f0:	4689      	mov	r9, r1
 801e6f2:	4630      	mov	r0, r6
 801e6f4:	4639      	mov	r1, r7
 801e6f6:	f7e1 fddf 	bl	80002b8 <__aeabi_dsub>
 801e6fa:	a395      	add	r3, pc, #596	@ (adr r3, 801e950 <__ieee754_rem_pio2+0x300>)
 801e6fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e700:	e7dc      	b.n	801e6bc <__ieee754_rem_pio2+0x6c>
 801e702:	f7e1 fddb 	bl	80002bc <__adddf3>
 801e706:	45a8      	cmp	r8, r5
 801e708:	4606      	mov	r6, r0
 801e70a:	460f      	mov	r7, r1
 801e70c:	d018      	beq.n	801e740 <__ieee754_rem_pio2+0xf0>
 801e70e:	a38c      	add	r3, pc, #560	@ (adr r3, 801e940 <__ieee754_rem_pio2+0x2f0>)
 801e710:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e714:	f7e1 fdd2 	bl	80002bc <__adddf3>
 801e718:	4602      	mov	r2, r0
 801e71a:	460b      	mov	r3, r1
 801e71c:	4680      	mov	r8, r0
 801e71e:	4689      	mov	r9, r1
 801e720:	4630      	mov	r0, r6
 801e722:	4639      	mov	r1, r7
 801e724:	f7e1 fdc8 	bl	80002b8 <__aeabi_dsub>
 801e728:	a385      	add	r3, pc, #532	@ (adr r3, 801e940 <__ieee754_rem_pio2+0x2f0>)
 801e72a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e72e:	f7e1 fdc5 	bl	80002bc <__adddf3>
 801e732:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 801e736:	e9c4 8900 	strd	r8, r9, [r4]
 801e73a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801e73e:	e7c4      	b.n	801e6ca <__ieee754_rem_pio2+0x7a>
 801e740:	a381      	add	r3, pc, #516	@ (adr r3, 801e948 <__ieee754_rem_pio2+0x2f8>)
 801e742:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e746:	f7e1 fdb9 	bl	80002bc <__adddf3>
 801e74a:	a381      	add	r3, pc, #516	@ (adr r3, 801e950 <__ieee754_rem_pio2+0x300>)
 801e74c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e750:	4606      	mov	r6, r0
 801e752:	460f      	mov	r7, r1
 801e754:	f7e1 fdb2 	bl	80002bc <__adddf3>
 801e758:	4602      	mov	r2, r0
 801e75a:	460b      	mov	r3, r1
 801e75c:	4680      	mov	r8, r0
 801e75e:	4689      	mov	r9, r1
 801e760:	4630      	mov	r0, r6
 801e762:	4639      	mov	r1, r7
 801e764:	f7e1 fda8 	bl	80002b8 <__aeabi_dsub>
 801e768:	a379      	add	r3, pc, #484	@ (adr r3, 801e950 <__ieee754_rem_pio2+0x300>)
 801e76a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e76e:	e7de      	b.n	801e72e <__ieee754_rem_pio2+0xde>
 801e770:	4b82      	ldr	r3, [pc, #520]	@ (801e97c <__ieee754_rem_pio2+0x32c>)
 801e772:	4598      	cmp	r8, r3
 801e774:	f200 80d1 	bhi.w	801e91a <__ieee754_rem_pio2+0x2ca>
 801e778:	f7ff fbea 	bl	801df50 <fabs>
 801e77c:	ec57 6b10 	vmov	r6, r7, d0
 801e780:	a375      	add	r3, pc, #468	@ (adr r3, 801e958 <__ieee754_rem_pio2+0x308>)
 801e782:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e786:	4630      	mov	r0, r6
 801e788:	4639      	mov	r1, r7
 801e78a:	f7e1 ff4d 	bl	8000628 <__aeabi_dmul>
 801e78e:	4b7c      	ldr	r3, [pc, #496]	@ (801e980 <__ieee754_rem_pio2+0x330>)
 801e790:	2200      	movs	r2, #0
 801e792:	f7e1 fd93 	bl	80002bc <__adddf3>
 801e796:	f7e2 f9f7 	bl	8000b88 <__aeabi_d2iz>
 801e79a:	4605      	mov	r5, r0
 801e79c:	f7e1 feda 	bl	8000554 <__aeabi_i2d>
 801e7a0:	4602      	mov	r2, r0
 801e7a2:	460b      	mov	r3, r1
 801e7a4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801e7a8:	a363      	add	r3, pc, #396	@ (adr r3, 801e938 <__ieee754_rem_pio2+0x2e8>)
 801e7aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e7ae:	f7e1 ff3b 	bl	8000628 <__aeabi_dmul>
 801e7b2:	4602      	mov	r2, r0
 801e7b4:	460b      	mov	r3, r1
 801e7b6:	4630      	mov	r0, r6
 801e7b8:	4639      	mov	r1, r7
 801e7ba:	f7e1 fd7d 	bl	80002b8 <__aeabi_dsub>
 801e7be:	a360      	add	r3, pc, #384	@ (adr r3, 801e940 <__ieee754_rem_pio2+0x2f0>)
 801e7c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e7c4:	4682      	mov	sl, r0
 801e7c6:	468b      	mov	fp, r1
 801e7c8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e7cc:	f7e1 ff2c 	bl	8000628 <__aeabi_dmul>
 801e7d0:	2d1f      	cmp	r5, #31
 801e7d2:	4606      	mov	r6, r0
 801e7d4:	460f      	mov	r7, r1
 801e7d6:	dc0c      	bgt.n	801e7f2 <__ieee754_rem_pio2+0x1a2>
 801e7d8:	4b6a      	ldr	r3, [pc, #424]	@ (801e984 <__ieee754_rem_pio2+0x334>)
 801e7da:	1e6a      	subs	r2, r5, #1
 801e7dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801e7e0:	4543      	cmp	r3, r8
 801e7e2:	d006      	beq.n	801e7f2 <__ieee754_rem_pio2+0x1a2>
 801e7e4:	4632      	mov	r2, r6
 801e7e6:	463b      	mov	r3, r7
 801e7e8:	4650      	mov	r0, sl
 801e7ea:	4659      	mov	r1, fp
 801e7ec:	f7e1 fd64 	bl	80002b8 <__aeabi_dsub>
 801e7f0:	e00e      	b.n	801e810 <__ieee754_rem_pio2+0x1c0>
 801e7f2:	463b      	mov	r3, r7
 801e7f4:	4632      	mov	r2, r6
 801e7f6:	4650      	mov	r0, sl
 801e7f8:	4659      	mov	r1, fp
 801e7fa:	f7e1 fd5d 	bl	80002b8 <__aeabi_dsub>
 801e7fe:	ea4f 5328 	mov.w	r3, r8, asr #20
 801e802:	9305      	str	r3, [sp, #20]
 801e804:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801e808:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 801e80c:	2b10      	cmp	r3, #16
 801e80e:	dc02      	bgt.n	801e816 <__ieee754_rem_pio2+0x1c6>
 801e810:	e9c4 0100 	strd	r0, r1, [r4]
 801e814:	e039      	b.n	801e88a <__ieee754_rem_pio2+0x23a>
 801e816:	a34c      	add	r3, pc, #304	@ (adr r3, 801e948 <__ieee754_rem_pio2+0x2f8>)
 801e818:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e81c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e820:	f7e1 ff02 	bl	8000628 <__aeabi_dmul>
 801e824:	4606      	mov	r6, r0
 801e826:	460f      	mov	r7, r1
 801e828:	4602      	mov	r2, r0
 801e82a:	460b      	mov	r3, r1
 801e82c:	4650      	mov	r0, sl
 801e82e:	4659      	mov	r1, fp
 801e830:	f7e1 fd42 	bl	80002b8 <__aeabi_dsub>
 801e834:	4602      	mov	r2, r0
 801e836:	460b      	mov	r3, r1
 801e838:	4680      	mov	r8, r0
 801e83a:	4689      	mov	r9, r1
 801e83c:	4650      	mov	r0, sl
 801e83e:	4659      	mov	r1, fp
 801e840:	f7e1 fd3a 	bl	80002b8 <__aeabi_dsub>
 801e844:	4632      	mov	r2, r6
 801e846:	463b      	mov	r3, r7
 801e848:	f7e1 fd36 	bl	80002b8 <__aeabi_dsub>
 801e84c:	a340      	add	r3, pc, #256	@ (adr r3, 801e950 <__ieee754_rem_pio2+0x300>)
 801e84e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e852:	4606      	mov	r6, r0
 801e854:	460f      	mov	r7, r1
 801e856:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e85a:	f7e1 fee5 	bl	8000628 <__aeabi_dmul>
 801e85e:	4632      	mov	r2, r6
 801e860:	463b      	mov	r3, r7
 801e862:	f7e1 fd29 	bl	80002b8 <__aeabi_dsub>
 801e866:	4602      	mov	r2, r0
 801e868:	460b      	mov	r3, r1
 801e86a:	4606      	mov	r6, r0
 801e86c:	460f      	mov	r7, r1
 801e86e:	4640      	mov	r0, r8
 801e870:	4649      	mov	r1, r9
 801e872:	f7e1 fd21 	bl	80002b8 <__aeabi_dsub>
 801e876:	9a05      	ldr	r2, [sp, #20]
 801e878:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801e87c:	1ad3      	subs	r3, r2, r3
 801e87e:	2b31      	cmp	r3, #49	@ 0x31
 801e880:	dc20      	bgt.n	801e8c4 <__ieee754_rem_pio2+0x274>
 801e882:	e9c4 0100 	strd	r0, r1, [r4]
 801e886:	46c2      	mov	sl, r8
 801e888:	46cb      	mov	fp, r9
 801e88a:	e9d4 8900 	ldrd	r8, r9, [r4]
 801e88e:	4650      	mov	r0, sl
 801e890:	4642      	mov	r2, r8
 801e892:	464b      	mov	r3, r9
 801e894:	4659      	mov	r1, fp
 801e896:	f7e1 fd0f 	bl	80002b8 <__aeabi_dsub>
 801e89a:	463b      	mov	r3, r7
 801e89c:	4632      	mov	r2, r6
 801e89e:	f7e1 fd0b 	bl	80002b8 <__aeabi_dsub>
 801e8a2:	9b04      	ldr	r3, [sp, #16]
 801e8a4:	2b00      	cmp	r3, #0
 801e8a6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801e8aa:	f6bf af0e 	bge.w	801e6ca <__ieee754_rem_pio2+0x7a>
 801e8ae:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 801e8b2:	6063      	str	r3, [r4, #4]
 801e8b4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801e8b8:	f8c4 8000 	str.w	r8, [r4]
 801e8bc:	60a0      	str	r0, [r4, #8]
 801e8be:	60e3      	str	r3, [r4, #12]
 801e8c0:	426d      	negs	r5, r5
 801e8c2:	e702      	b.n	801e6ca <__ieee754_rem_pio2+0x7a>
 801e8c4:	a326      	add	r3, pc, #152	@ (adr r3, 801e960 <__ieee754_rem_pio2+0x310>)
 801e8c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e8ca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e8ce:	f7e1 feab 	bl	8000628 <__aeabi_dmul>
 801e8d2:	4606      	mov	r6, r0
 801e8d4:	460f      	mov	r7, r1
 801e8d6:	4602      	mov	r2, r0
 801e8d8:	460b      	mov	r3, r1
 801e8da:	4640      	mov	r0, r8
 801e8dc:	4649      	mov	r1, r9
 801e8de:	f7e1 fceb 	bl	80002b8 <__aeabi_dsub>
 801e8e2:	4602      	mov	r2, r0
 801e8e4:	460b      	mov	r3, r1
 801e8e6:	4682      	mov	sl, r0
 801e8e8:	468b      	mov	fp, r1
 801e8ea:	4640      	mov	r0, r8
 801e8ec:	4649      	mov	r1, r9
 801e8ee:	f7e1 fce3 	bl	80002b8 <__aeabi_dsub>
 801e8f2:	4632      	mov	r2, r6
 801e8f4:	463b      	mov	r3, r7
 801e8f6:	f7e1 fcdf 	bl	80002b8 <__aeabi_dsub>
 801e8fa:	a31b      	add	r3, pc, #108	@ (adr r3, 801e968 <__ieee754_rem_pio2+0x318>)
 801e8fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e900:	4606      	mov	r6, r0
 801e902:	460f      	mov	r7, r1
 801e904:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e908:	f7e1 fe8e 	bl	8000628 <__aeabi_dmul>
 801e90c:	4632      	mov	r2, r6
 801e90e:	463b      	mov	r3, r7
 801e910:	f7e1 fcd2 	bl	80002b8 <__aeabi_dsub>
 801e914:	4606      	mov	r6, r0
 801e916:	460f      	mov	r7, r1
 801e918:	e764      	b.n	801e7e4 <__ieee754_rem_pio2+0x194>
 801e91a:	4b1b      	ldr	r3, [pc, #108]	@ (801e988 <__ieee754_rem_pio2+0x338>)
 801e91c:	4598      	cmp	r8, r3
 801e91e:	d935      	bls.n	801e98c <__ieee754_rem_pio2+0x33c>
 801e920:	4632      	mov	r2, r6
 801e922:	463b      	mov	r3, r7
 801e924:	4630      	mov	r0, r6
 801e926:	4639      	mov	r1, r7
 801e928:	f7e1 fcc6 	bl	80002b8 <__aeabi_dsub>
 801e92c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801e930:	e9c4 0100 	strd	r0, r1, [r4]
 801e934:	e69e      	b.n	801e674 <__ieee754_rem_pio2+0x24>
 801e936:	bf00      	nop
 801e938:	54400000 	.word	0x54400000
 801e93c:	3ff921fb 	.word	0x3ff921fb
 801e940:	1a626331 	.word	0x1a626331
 801e944:	3dd0b461 	.word	0x3dd0b461
 801e948:	1a600000 	.word	0x1a600000
 801e94c:	3dd0b461 	.word	0x3dd0b461
 801e950:	2e037073 	.word	0x2e037073
 801e954:	3ba3198a 	.word	0x3ba3198a
 801e958:	6dc9c883 	.word	0x6dc9c883
 801e95c:	3fe45f30 	.word	0x3fe45f30
 801e960:	2e000000 	.word	0x2e000000
 801e964:	3ba3198a 	.word	0x3ba3198a
 801e968:	252049c1 	.word	0x252049c1
 801e96c:	397b839a 	.word	0x397b839a
 801e970:	3fe921fb 	.word	0x3fe921fb
 801e974:	4002d97b 	.word	0x4002d97b
 801e978:	3ff921fb 	.word	0x3ff921fb
 801e97c:	413921fb 	.word	0x413921fb
 801e980:	3fe00000 	.word	0x3fe00000
 801e984:	08020e38 	.word	0x08020e38
 801e988:	7fefffff 	.word	0x7fefffff
 801e98c:	ea4f 5528 	mov.w	r5, r8, asr #20
 801e990:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 801e994:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 801e998:	4630      	mov	r0, r6
 801e99a:	460f      	mov	r7, r1
 801e99c:	f7e2 f8f4 	bl	8000b88 <__aeabi_d2iz>
 801e9a0:	f7e1 fdd8 	bl	8000554 <__aeabi_i2d>
 801e9a4:	4602      	mov	r2, r0
 801e9a6:	460b      	mov	r3, r1
 801e9a8:	4630      	mov	r0, r6
 801e9aa:	4639      	mov	r1, r7
 801e9ac:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801e9b0:	f7e1 fc82 	bl	80002b8 <__aeabi_dsub>
 801e9b4:	4b22      	ldr	r3, [pc, #136]	@ (801ea40 <__ieee754_rem_pio2+0x3f0>)
 801e9b6:	2200      	movs	r2, #0
 801e9b8:	f7e1 fe36 	bl	8000628 <__aeabi_dmul>
 801e9bc:	460f      	mov	r7, r1
 801e9be:	4606      	mov	r6, r0
 801e9c0:	f7e2 f8e2 	bl	8000b88 <__aeabi_d2iz>
 801e9c4:	f7e1 fdc6 	bl	8000554 <__aeabi_i2d>
 801e9c8:	4602      	mov	r2, r0
 801e9ca:	460b      	mov	r3, r1
 801e9cc:	4630      	mov	r0, r6
 801e9ce:	4639      	mov	r1, r7
 801e9d0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801e9d4:	f7e1 fc70 	bl	80002b8 <__aeabi_dsub>
 801e9d8:	4b19      	ldr	r3, [pc, #100]	@ (801ea40 <__ieee754_rem_pio2+0x3f0>)
 801e9da:	2200      	movs	r2, #0
 801e9dc:	f7e1 fe24 	bl	8000628 <__aeabi_dmul>
 801e9e0:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 801e9e4:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 801e9e8:	f04f 0803 	mov.w	r8, #3
 801e9ec:	2600      	movs	r6, #0
 801e9ee:	2700      	movs	r7, #0
 801e9f0:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 801e9f4:	4632      	mov	r2, r6
 801e9f6:	463b      	mov	r3, r7
 801e9f8:	46c2      	mov	sl, r8
 801e9fa:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 801e9fe:	f7e2 f87b 	bl	8000af8 <__aeabi_dcmpeq>
 801ea02:	2800      	cmp	r0, #0
 801ea04:	d1f4      	bne.n	801e9f0 <__ieee754_rem_pio2+0x3a0>
 801ea06:	4b0f      	ldr	r3, [pc, #60]	@ (801ea44 <__ieee754_rem_pio2+0x3f4>)
 801ea08:	9301      	str	r3, [sp, #4]
 801ea0a:	2302      	movs	r3, #2
 801ea0c:	9300      	str	r3, [sp, #0]
 801ea0e:	462a      	mov	r2, r5
 801ea10:	4653      	mov	r3, sl
 801ea12:	4621      	mov	r1, r4
 801ea14:	a806      	add	r0, sp, #24
 801ea16:	f000 f817 	bl	801ea48 <__kernel_rem_pio2>
 801ea1a:	9b04      	ldr	r3, [sp, #16]
 801ea1c:	2b00      	cmp	r3, #0
 801ea1e:	4605      	mov	r5, r0
 801ea20:	f6bf ae53 	bge.w	801e6ca <__ieee754_rem_pio2+0x7a>
 801ea24:	e9d4 2100 	ldrd	r2, r1, [r4]
 801ea28:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801ea2c:	e9c4 2300 	strd	r2, r3, [r4]
 801ea30:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 801ea34:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801ea38:	e9c4 2302 	strd	r2, r3, [r4, #8]
 801ea3c:	e740      	b.n	801e8c0 <__ieee754_rem_pio2+0x270>
 801ea3e:	bf00      	nop
 801ea40:	41700000 	.word	0x41700000
 801ea44:	08020eb8 	.word	0x08020eb8

0801ea48 <__kernel_rem_pio2>:
 801ea48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ea4c:	ed2d 8b02 	vpush	{d8}
 801ea50:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 801ea54:	f112 0f14 	cmn.w	r2, #20
 801ea58:	9306      	str	r3, [sp, #24]
 801ea5a:	9104      	str	r1, [sp, #16]
 801ea5c:	4bc2      	ldr	r3, [pc, #776]	@ (801ed68 <__kernel_rem_pio2+0x320>)
 801ea5e:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 801ea60:	9008      	str	r0, [sp, #32]
 801ea62:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801ea66:	9300      	str	r3, [sp, #0]
 801ea68:	9b06      	ldr	r3, [sp, #24]
 801ea6a:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 801ea6e:	bfa8      	it	ge
 801ea70:	1ed4      	subge	r4, r2, #3
 801ea72:	9305      	str	r3, [sp, #20]
 801ea74:	bfb2      	itee	lt
 801ea76:	2400      	movlt	r4, #0
 801ea78:	2318      	movge	r3, #24
 801ea7a:	fb94 f4f3 	sdivge	r4, r4, r3
 801ea7e:	f06f 0317 	mvn.w	r3, #23
 801ea82:	fb04 3303 	mla	r3, r4, r3, r3
 801ea86:	eb03 0b02 	add.w	fp, r3, r2
 801ea8a:	9b00      	ldr	r3, [sp, #0]
 801ea8c:	9a05      	ldr	r2, [sp, #20]
 801ea8e:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 801ed58 <__kernel_rem_pio2+0x310>
 801ea92:	eb03 0802 	add.w	r8, r3, r2
 801ea96:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 801ea98:	1aa7      	subs	r7, r4, r2
 801ea9a:	ae20      	add	r6, sp, #128	@ 0x80
 801ea9c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 801eaa0:	2500      	movs	r5, #0
 801eaa2:	4545      	cmp	r5, r8
 801eaa4:	dd12      	ble.n	801eacc <__kernel_rem_pio2+0x84>
 801eaa6:	9b06      	ldr	r3, [sp, #24]
 801eaa8:	aa20      	add	r2, sp, #128	@ 0x80
 801eaaa:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 801eaae:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 801eab2:	2700      	movs	r7, #0
 801eab4:	9b00      	ldr	r3, [sp, #0]
 801eab6:	429f      	cmp	r7, r3
 801eab8:	dc2e      	bgt.n	801eb18 <__kernel_rem_pio2+0xd0>
 801eaba:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 801ed58 <__kernel_rem_pio2+0x310>
 801eabe:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801eac2:	ed8d 7b02 	vstr	d7, [sp, #8]
 801eac6:	46a8      	mov	r8, r5
 801eac8:	2600      	movs	r6, #0
 801eaca:	e01b      	b.n	801eb04 <__kernel_rem_pio2+0xbc>
 801eacc:	42ef      	cmn	r7, r5
 801eace:	d407      	bmi.n	801eae0 <__kernel_rem_pio2+0x98>
 801ead0:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 801ead4:	f7e1 fd3e 	bl	8000554 <__aeabi_i2d>
 801ead8:	e8e6 0102 	strd	r0, r1, [r6], #8
 801eadc:	3501      	adds	r5, #1
 801eade:	e7e0      	b.n	801eaa2 <__kernel_rem_pio2+0x5a>
 801eae0:	ec51 0b18 	vmov	r0, r1, d8
 801eae4:	e7f8      	b.n	801ead8 <__kernel_rem_pio2+0x90>
 801eae6:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 801eaea:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 801eaee:	f7e1 fd9b 	bl	8000628 <__aeabi_dmul>
 801eaf2:	4602      	mov	r2, r0
 801eaf4:	460b      	mov	r3, r1
 801eaf6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801eafa:	f7e1 fbdf 	bl	80002bc <__adddf3>
 801eafe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801eb02:	3601      	adds	r6, #1
 801eb04:	9b05      	ldr	r3, [sp, #20]
 801eb06:	429e      	cmp	r6, r3
 801eb08:	dded      	ble.n	801eae6 <__kernel_rem_pio2+0x9e>
 801eb0a:	ed9d 7b02 	vldr	d7, [sp, #8]
 801eb0e:	3701      	adds	r7, #1
 801eb10:	ecaa 7b02 	vstmia	sl!, {d7}
 801eb14:	3508      	adds	r5, #8
 801eb16:	e7cd      	b.n	801eab4 <__kernel_rem_pio2+0x6c>
 801eb18:	9b00      	ldr	r3, [sp, #0]
 801eb1a:	f8dd 8000 	ldr.w	r8, [sp]
 801eb1e:	aa0c      	add	r2, sp, #48	@ 0x30
 801eb20:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801eb24:	930a      	str	r3, [sp, #40]	@ 0x28
 801eb26:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 801eb28:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 801eb2c:	9309      	str	r3, [sp, #36]	@ 0x24
 801eb2e:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 801eb32:	930b      	str	r3, [sp, #44]	@ 0x2c
 801eb34:	ab98      	add	r3, sp, #608	@ 0x260
 801eb36:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801eb3a:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 801eb3e:	ed8d 7b02 	vstr	d7, [sp, #8]
 801eb42:	ac0c      	add	r4, sp, #48	@ 0x30
 801eb44:	ab70      	add	r3, sp, #448	@ 0x1c0
 801eb46:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 801eb4a:	46a1      	mov	r9, r4
 801eb4c:	46c2      	mov	sl, r8
 801eb4e:	f1ba 0f00 	cmp.w	sl, #0
 801eb52:	dc77      	bgt.n	801ec44 <__kernel_rem_pio2+0x1fc>
 801eb54:	4658      	mov	r0, fp
 801eb56:	ed9d 0b02 	vldr	d0, [sp, #8]
 801eb5a:	f000 fac5 	bl	801f0e8 <scalbn>
 801eb5e:	ec57 6b10 	vmov	r6, r7, d0
 801eb62:	2200      	movs	r2, #0
 801eb64:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 801eb68:	4630      	mov	r0, r6
 801eb6a:	4639      	mov	r1, r7
 801eb6c:	f7e1 fd5c 	bl	8000628 <__aeabi_dmul>
 801eb70:	ec41 0b10 	vmov	d0, r0, r1
 801eb74:	f000 fb34 	bl	801f1e0 <floor>
 801eb78:	4b7c      	ldr	r3, [pc, #496]	@ (801ed6c <__kernel_rem_pio2+0x324>)
 801eb7a:	ec51 0b10 	vmov	r0, r1, d0
 801eb7e:	2200      	movs	r2, #0
 801eb80:	f7e1 fd52 	bl	8000628 <__aeabi_dmul>
 801eb84:	4602      	mov	r2, r0
 801eb86:	460b      	mov	r3, r1
 801eb88:	4630      	mov	r0, r6
 801eb8a:	4639      	mov	r1, r7
 801eb8c:	f7e1 fb94 	bl	80002b8 <__aeabi_dsub>
 801eb90:	460f      	mov	r7, r1
 801eb92:	4606      	mov	r6, r0
 801eb94:	f7e1 fff8 	bl	8000b88 <__aeabi_d2iz>
 801eb98:	9002      	str	r0, [sp, #8]
 801eb9a:	f7e1 fcdb 	bl	8000554 <__aeabi_i2d>
 801eb9e:	4602      	mov	r2, r0
 801eba0:	460b      	mov	r3, r1
 801eba2:	4630      	mov	r0, r6
 801eba4:	4639      	mov	r1, r7
 801eba6:	f7e1 fb87 	bl	80002b8 <__aeabi_dsub>
 801ebaa:	f1bb 0f00 	cmp.w	fp, #0
 801ebae:	4606      	mov	r6, r0
 801ebb0:	460f      	mov	r7, r1
 801ebb2:	dd6c      	ble.n	801ec8e <__kernel_rem_pio2+0x246>
 801ebb4:	f108 31ff 	add.w	r1, r8, #4294967295	@ 0xffffffff
 801ebb8:	ab0c      	add	r3, sp, #48	@ 0x30
 801ebba:	9d02      	ldr	r5, [sp, #8]
 801ebbc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801ebc0:	f1cb 0018 	rsb	r0, fp, #24
 801ebc4:	fa43 f200 	asr.w	r2, r3, r0
 801ebc8:	4415      	add	r5, r2
 801ebca:	4082      	lsls	r2, r0
 801ebcc:	1a9b      	subs	r3, r3, r2
 801ebce:	aa0c      	add	r2, sp, #48	@ 0x30
 801ebd0:	9502      	str	r5, [sp, #8]
 801ebd2:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 801ebd6:	f1cb 0217 	rsb	r2, fp, #23
 801ebda:	fa43 f902 	asr.w	r9, r3, r2
 801ebde:	f1b9 0f00 	cmp.w	r9, #0
 801ebe2:	dd64      	ble.n	801ecae <__kernel_rem_pio2+0x266>
 801ebe4:	9b02      	ldr	r3, [sp, #8]
 801ebe6:	2200      	movs	r2, #0
 801ebe8:	3301      	adds	r3, #1
 801ebea:	9302      	str	r3, [sp, #8]
 801ebec:	4615      	mov	r5, r2
 801ebee:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 801ebf2:	4590      	cmp	r8, r2
 801ebf4:	f300 80a1 	bgt.w	801ed3a <__kernel_rem_pio2+0x2f2>
 801ebf8:	f1bb 0f00 	cmp.w	fp, #0
 801ebfc:	dd07      	ble.n	801ec0e <__kernel_rem_pio2+0x1c6>
 801ebfe:	f1bb 0f01 	cmp.w	fp, #1
 801ec02:	f000 80c1 	beq.w	801ed88 <__kernel_rem_pio2+0x340>
 801ec06:	f1bb 0f02 	cmp.w	fp, #2
 801ec0a:	f000 80c8 	beq.w	801ed9e <__kernel_rem_pio2+0x356>
 801ec0e:	f1b9 0f02 	cmp.w	r9, #2
 801ec12:	d14c      	bne.n	801ecae <__kernel_rem_pio2+0x266>
 801ec14:	4632      	mov	r2, r6
 801ec16:	463b      	mov	r3, r7
 801ec18:	4955      	ldr	r1, [pc, #340]	@ (801ed70 <__kernel_rem_pio2+0x328>)
 801ec1a:	2000      	movs	r0, #0
 801ec1c:	f7e1 fb4c 	bl	80002b8 <__aeabi_dsub>
 801ec20:	4606      	mov	r6, r0
 801ec22:	460f      	mov	r7, r1
 801ec24:	2d00      	cmp	r5, #0
 801ec26:	d042      	beq.n	801ecae <__kernel_rem_pio2+0x266>
 801ec28:	4658      	mov	r0, fp
 801ec2a:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 801ed60 <__kernel_rem_pio2+0x318>
 801ec2e:	f000 fa5b 	bl	801f0e8 <scalbn>
 801ec32:	4630      	mov	r0, r6
 801ec34:	4639      	mov	r1, r7
 801ec36:	ec53 2b10 	vmov	r2, r3, d0
 801ec3a:	f7e1 fb3d 	bl	80002b8 <__aeabi_dsub>
 801ec3e:	4606      	mov	r6, r0
 801ec40:	460f      	mov	r7, r1
 801ec42:	e034      	b.n	801ecae <__kernel_rem_pio2+0x266>
 801ec44:	4b4b      	ldr	r3, [pc, #300]	@ (801ed74 <__kernel_rem_pio2+0x32c>)
 801ec46:	2200      	movs	r2, #0
 801ec48:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801ec4c:	f7e1 fcec 	bl	8000628 <__aeabi_dmul>
 801ec50:	f7e1 ff9a 	bl	8000b88 <__aeabi_d2iz>
 801ec54:	f7e1 fc7e 	bl	8000554 <__aeabi_i2d>
 801ec58:	4b47      	ldr	r3, [pc, #284]	@ (801ed78 <__kernel_rem_pio2+0x330>)
 801ec5a:	2200      	movs	r2, #0
 801ec5c:	4606      	mov	r6, r0
 801ec5e:	460f      	mov	r7, r1
 801ec60:	f7e1 fce2 	bl	8000628 <__aeabi_dmul>
 801ec64:	4602      	mov	r2, r0
 801ec66:	460b      	mov	r3, r1
 801ec68:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801ec6c:	f7e1 fb24 	bl	80002b8 <__aeabi_dsub>
 801ec70:	f7e1 ff8a 	bl	8000b88 <__aeabi_d2iz>
 801ec74:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 801ec78:	f849 0b04 	str.w	r0, [r9], #4
 801ec7c:	4639      	mov	r1, r7
 801ec7e:	4630      	mov	r0, r6
 801ec80:	f7e1 fb1c 	bl	80002bc <__adddf3>
 801ec84:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 801ec88:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801ec8c:	e75f      	b.n	801eb4e <__kernel_rem_pio2+0x106>
 801ec8e:	d107      	bne.n	801eca0 <__kernel_rem_pio2+0x258>
 801ec90:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 801ec94:	aa0c      	add	r2, sp, #48	@ 0x30
 801ec96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801ec9a:	ea4f 59e3 	mov.w	r9, r3, asr #23
 801ec9e:	e79e      	b.n	801ebde <__kernel_rem_pio2+0x196>
 801eca0:	4b36      	ldr	r3, [pc, #216]	@ (801ed7c <__kernel_rem_pio2+0x334>)
 801eca2:	2200      	movs	r2, #0
 801eca4:	f7e1 ff46 	bl	8000b34 <__aeabi_dcmpge>
 801eca8:	2800      	cmp	r0, #0
 801ecaa:	d143      	bne.n	801ed34 <__kernel_rem_pio2+0x2ec>
 801ecac:	4681      	mov	r9, r0
 801ecae:	2200      	movs	r2, #0
 801ecb0:	2300      	movs	r3, #0
 801ecb2:	4630      	mov	r0, r6
 801ecb4:	4639      	mov	r1, r7
 801ecb6:	f7e1 ff1f 	bl	8000af8 <__aeabi_dcmpeq>
 801ecba:	2800      	cmp	r0, #0
 801ecbc:	f000 80c1 	beq.w	801ee42 <__kernel_rem_pio2+0x3fa>
 801ecc0:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 801ecc4:	2200      	movs	r2, #0
 801ecc6:	9900      	ldr	r1, [sp, #0]
 801ecc8:	428b      	cmp	r3, r1
 801ecca:	da70      	bge.n	801edae <__kernel_rem_pio2+0x366>
 801eccc:	2a00      	cmp	r2, #0
 801ecce:	f000 808b 	beq.w	801ede8 <__kernel_rem_pio2+0x3a0>
 801ecd2:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 801ecd6:	ab0c      	add	r3, sp, #48	@ 0x30
 801ecd8:	f1ab 0b18 	sub.w	fp, fp, #24
 801ecdc:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 801ece0:	2b00      	cmp	r3, #0
 801ece2:	d0f6      	beq.n	801ecd2 <__kernel_rem_pio2+0x28a>
 801ece4:	4658      	mov	r0, fp
 801ece6:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 801ed60 <__kernel_rem_pio2+0x318>
 801ecea:	f000 f9fd 	bl	801f0e8 <scalbn>
 801ecee:	f108 0301 	add.w	r3, r8, #1
 801ecf2:	00da      	lsls	r2, r3, #3
 801ecf4:	9205      	str	r2, [sp, #20]
 801ecf6:	ec55 4b10 	vmov	r4, r5, d0
 801ecfa:	aa70      	add	r2, sp, #448	@ 0x1c0
 801ecfc:	f8df b074 	ldr.w	fp, [pc, #116]	@ 801ed74 <__kernel_rem_pio2+0x32c>
 801ed00:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 801ed04:	4646      	mov	r6, r8
 801ed06:	f04f 0a00 	mov.w	sl, #0
 801ed0a:	2e00      	cmp	r6, #0
 801ed0c:	f280 80d1 	bge.w	801eeb2 <__kernel_rem_pio2+0x46a>
 801ed10:	4644      	mov	r4, r8
 801ed12:	2c00      	cmp	r4, #0
 801ed14:	f2c0 80ff 	blt.w	801ef16 <__kernel_rem_pio2+0x4ce>
 801ed18:	4b19      	ldr	r3, [pc, #100]	@ (801ed80 <__kernel_rem_pio2+0x338>)
 801ed1a:	461f      	mov	r7, r3
 801ed1c:	ab70      	add	r3, sp, #448	@ 0x1c0
 801ed1e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801ed22:	9306      	str	r3, [sp, #24]
 801ed24:	f04f 0a00 	mov.w	sl, #0
 801ed28:	f04f 0b00 	mov.w	fp, #0
 801ed2c:	2600      	movs	r6, #0
 801ed2e:	eba8 0504 	sub.w	r5, r8, r4
 801ed32:	e0e4      	b.n	801eefe <__kernel_rem_pio2+0x4b6>
 801ed34:	f04f 0902 	mov.w	r9, #2
 801ed38:	e754      	b.n	801ebe4 <__kernel_rem_pio2+0x19c>
 801ed3a:	f854 3b04 	ldr.w	r3, [r4], #4
 801ed3e:	bb0d      	cbnz	r5, 801ed84 <__kernel_rem_pio2+0x33c>
 801ed40:	b123      	cbz	r3, 801ed4c <__kernel_rem_pio2+0x304>
 801ed42:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 801ed46:	f844 3c04 	str.w	r3, [r4, #-4]
 801ed4a:	2301      	movs	r3, #1
 801ed4c:	3201      	adds	r2, #1
 801ed4e:	461d      	mov	r5, r3
 801ed50:	e74f      	b.n	801ebf2 <__kernel_rem_pio2+0x1aa>
 801ed52:	bf00      	nop
 801ed54:	f3af 8000 	nop.w
	...
 801ed64:	3ff00000 	.word	0x3ff00000
 801ed68:	08021000 	.word	0x08021000
 801ed6c:	40200000 	.word	0x40200000
 801ed70:	3ff00000 	.word	0x3ff00000
 801ed74:	3e700000 	.word	0x3e700000
 801ed78:	41700000 	.word	0x41700000
 801ed7c:	3fe00000 	.word	0x3fe00000
 801ed80:	08020fc0 	.word	0x08020fc0
 801ed84:	1acb      	subs	r3, r1, r3
 801ed86:	e7de      	b.n	801ed46 <__kernel_rem_pio2+0x2fe>
 801ed88:	f108 32ff 	add.w	r2, r8, #4294967295	@ 0xffffffff
 801ed8c:	ab0c      	add	r3, sp, #48	@ 0x30
 801ed8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801ed92:	f3c3 0316 	ubfx	r3, r3, #0, #23
 801ed96:	a90c      	add	r1, sp, #48	@ 0x30
 801ed98:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 801ed9c:	e737      	b.n	801ec0e <__kernel_rem_pio2+0x1c6>
 801ed9e:	f108 32ff 	add.w	r2, r8, #4294967295	@ 0xffffffff
 801eda2:	ab0c      	add	r3, sp, #48	@ 0x30
 801eda4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801eda8:	f3c3 0315 	ubfx	r3, r3, #0, #22
 801edac:	e7f3      	b.n	801ed96 <__kernel_rem_pio2+0x34e>
 801edae:	a90c      	add	r1, sp, #48	@ 0x30
 801edb0:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 801edb4:	3b01      	subs	r3, #1
 801edb6:	430a      	orrs	r2, r1
 801edb8:	e785      	b.n	801ecc6 <__kernel_rem_pio2+0x27e>
 801edba:	3401      	adds	r4, #1
 801edbc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 801edc0:	2a00      	cmp	r2, #0
 801edc2:	d0fa      	beq.n	801edba <__kernel_rem_pio2+0x372>
 801edc4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801edc6:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 801edca:	eb0d 0503 	add.w	r5, sp, r3
 801edce:	9b06      	ldr	r3, [sp, #24]
 801edd0:	aa20      	add	r2, sp, #128	@ 0x80
 801edd2:	4443      	add	r3, r8
 801edd4:	f108 0701 	add.w	r7, r8, #1
 801edd8:	3d98      	subs	r5, #152	@ 0x98
 801edda:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 801edde:	4444      	add	r4, r8
 801ede0:	42bc      	cmp	r4, r7
 801ede2:	da04      	bge.n	801edee <__kernel_rem_pio2+0x3a6>
 801ede4:	46a0      	mov	r8, r4
 801ede6:	e6a2      	b.n	801eb2e <__kernel_rem_pio2+0xe6>
 801ede8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801edea:	2401      	movs	r4, #1
 801edec:	e7e6      	b.n	801edbc <__kernel_rem_pio2+0x374>
 801edee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801edf0:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 801edf4:	f7e1 fbae 	bl	8000554 <__aeabi_i2d>
 801edf8:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 801f0b8 <__kernel_rem_pio2+0x670>
 801edfc:	e8e6 0102 	strd	r0, r1, [r6], #8
 801ee00:	ed8d 7b02 	vstr	d7, [sp, #8]
 801ee04:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801ee08:	46b2      	mov	sl, r6
 801ee0a:	f04f 0800 	mov.w	r8, #0
 801ee0e:	9b05      	ldr	r3, [sp, #20]
 801ee10:	4598      	cmp	r8, r3
 801ee12:	dd05      	ble.n	801ee20 <__kernel_rem_pio2+0x3d8>
 801ee14:	ed9d 7b02 	vldr	d7, [sp, #8]
 801ee18:	3701      	adds	r7, #1
 801ee1a:	eca5 7b02 	vstmia	r5!, {d7}
 801ee1e:	e7df      	b.n	801ede0 <__kernel_rem_pio2+0x398>
 801ee20:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 801ee24:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 801ee28:	f7e1 fbfe 	bl	8000628 <__aeabi_dmul>
 801ee2c:	4602      	mov	r2, r0
 801ee2e:	460b      	mov	r3, r1
 801ee30:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801ee34:	f7e1 fa42 	bl	80002bc <__adddf3>
 801ee38:	f108 0801 	add.w	r8, r8, #1
 801ee3c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801ee40:	e7e5      	b.n	801ee0e <__kernel_rem_pio2+0x3c6>
 801ee42:	f1cb 0000 	rsb	r0, fp, #0
 801ee46:	ec47 6b10 	vmov	d0, r6, r7
 801ee4a:	f000 f94d 	bl	801f0e8 <scalbn>
 801ee4e:	ec55 4b10 	vmov	r4, r5, d0
 801ee52:	4b9b      	ldr	r3, [pc, #620]	@ (801f0c0 <__kernel_rem_pio2+0x678>)
 801ee54:	2200      	movs	r2, #0
 801ee56:	4620      	mov	r0, r4
 801ee58:	4629      	mov	r1, r5
 801ee5a:	f7e1 fe6b 	bl	8000b34 <__aeabi_dcmpge>
 801ee5e:	b300      	cbz	r0, 801eea2 <__kernel_rem_pio2+0x45a>
 801ee60:	4b98      	ldr	r3, [pc, #608]	@ (801f0c4 <__kernel_rem_pio2+0x67c>)
 801ee62:	2200      	movs	r2, #0
 801ee64:	4620      	mov	r0, r4
 801ee66:	4629      	mov	r1, r5
 801ee68:	f7e1 fbde 	bl	8000628 <__aeabi_dmul>
 801ee6c:	f7e1 fe8c 	bl	8000b88 <__aeabi_d2iz>
 801ee70:	4606      	mov	r6, r0
 801ee72:	f7e1 fb6f 	bl	8000554 <__aeabi_i2d>
 801ee76:	4b92      	ldr	r3, [pc, #584]	@ (801f0c0 <__kernel_rem_pio2+0x678>)
 801ee78:	2200      	movs	r2, #0
 801ee7a:	f7e1 fbd5 	bl	8000628 <__aeabi_dmul>
 801ee7e:	460b      	mov	r3, r1
 801ee80:	4602      	mov	r2, r0
 801ee82:	4629      	mov	r1, r5
 801ee84:	4620      	mov	r0, r4
 801ee86:	f7e1 fa17 	bl	80002b8 <__aeabi_dsub>
 801ee8a:	f7e1 fe7d 	bl	8000b88 <__aeabi_d2iz>
 801ee8e:	ab0c      	add	r3, sp, #48	@ 0x30
 801ee90:	f10b 0b18 	add.w	fp, fp, #24
 801ee94:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 801ee98:	f108 0801 	add.w	r8, r8, #1
 801ee9c:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 801eea0:	e720      	b.n	801ece4 <__kernel_rem_pio2+0x29c>
 801eea2:	4620      	mov	r0, r4
 801eea4:	4629      	mov	r1, r5
 801eea6:	f7e1 fe6f 	bl	8000b88 <__aeabi_d2iz>
 801eeaa:	ab0c      	add	r3, sp, #48	@ 0x30
 801eeac:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 801eeb0:	e718      	b.n	801ece4 <__kernel_rem_pio2+0x29c>
 801eeb2:	ab0c      	add	r3, sp, #48	@ 0x30
 801eeb4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 801eeb8:	f7e1 fb4c 	bl	8000554 <__aeabi_i2d>
 801eebc:	4622      	mov	r2, r4
 801eebe:	462b      	mov	r3, r5
 801eec0:	f7e1 fbb2 	bl	8000628 <__aeabi_dmul>
 801eec4:	4652      	mov	r2, sl
 801eec6:	e967 0102 	strd	r0, r1, [r7, #-8]!
 801eeca:	465b      	mov	r3, fp
 801eecc:	4620      	mov	r0, r4
 801eece:	4629      	mov	r1, r5
 801eed0:	f7e1 fbaa 	bl	8000628 <__aeabi_dmul>
 801eed4:	3e01      	subs	r6, #1
 801eed6:	4604      	mov	r4, r0
 801eed8:	460d      	mov	r5, r1
 801eeda:	e716      	b.n	801ed0a <__kernel_rem_pio2+0x2c2>
 801eedc:	9906      	ldr	r1, [sp, #24]
 801eede:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 801eee2:	9106      	str	r1, [sp, #24]
 801eee4:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 801eee8:	f7e1 fb9e 	bl	8000628 <__aeabi_dmul>
 801eeec:	4602      	mov	r2, r0
 801eeee:	460b      	mov	r3, r1
 801eef0:	4650      	mov	r0, sl
 801eef2:	4659      	mov	r1, fp
 801eef4:	f7e1 f9e2 	bl	80002bc <__adddf3>
 801eef8:	3601      	adds	r6, #1
 801eefa:	4682      	mov	sl, r0
 801eefc:	468b      	mov	fp, r1
 801eefe:	9b00      	ldr	r3, [sp, #0]
 801ef00:	429e      	cmp	r6, r3
 801ef02:	dc01      	bgt.n	801ef08 <__kernel_rem_pio2+0x4c0>
 801ef04:	42ae      	cmp	r6, r5
 801ef06:	dde9      	ble.n	801eedc <__kernel_rem_pio2+0x494>
 801ef08:	ab48      	add	r3, sp, #288	@ 0x120
 801ef0a:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 801ef0e:	e9c5 ab00 	strd	sl, fp, [r5]
 801ef12:	3c01      	subs	r4, #1
 801ef14:	e6fd      	b.n	801ed12 <__kernel_rem_pio2+0x2ca>
 801ef16:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 801ef18:	2b02      	cmp	r3, #2
 801ef1a:	dc0b      	bgt.n	801ef34 <__kernel_rem_pio2+0x4ec>
 801ef1c:	2b00      	cmp	r3, #0
 801ef1e:	dc35      	bgt.n	801ef8c <__kernel_rem_pio2+0x544>
 801ef20:	d059      	beq.n	801efd6 <__kernel_rem_pio2+0x58e>
 801ef22:	9b02      	ldr	r3, [sp, #8]
 801ef24:	f003 0007 	and.w	r0, r3, #7
 801ef28:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 801ef2c:	ecbd 8b02 	vpop	{d8}
 801ef30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ef34:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 801ef36:	2b03      	cmp	r3, #3
 801ef38:	d1f3      	bne.n	801ef22 <__kernel_rem_pio2+0x4da>
 801ef3a:	9b05      	ldr	r3, [sp, #20]
 801ef3c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 801ef40:	eb0d 0403 	add.w	r4, sp, r3
 801ef44:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 801ef48:	4625      	mov	r5, r4
 801ef4a:	46c2      	mov	sl, r8
 801ef4c:	f1ba 0f00 	cmp.w	sl, #0
 801ef50:	dc69      	bgt.n	801f026 <__kernel_rem_pio2+0x5de>
 801ef52:	4645      	mov	r5, r8
 801ef54:	2d01      	cmp	r5, #1
 801ef56:	f300 8087 	bgt.w	801f068 <__kernel_rem_pio2+0x620>
 801ef5a:	9c05      	ldr	r4, [sp, #20]
 801ef5c:	ab48      	add	r3, sp, #288	@ 0x120
 801ef5e:	441c      	add	r4, r3
 801ef60:	2000      	movs	r0, #0
 801ef62:	2100      	movs	r1, #0
 801ef64:	f1b8 0f01 	cmp.w	r8, #1
 801ef68:	f300 809c 	bgt.w	801f0a4 <__kernel_rem_pio2+0x65c>
 801ef6c:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 801ef70:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 801ef74:	f1b9 0f00 	cmp.w	r9, #0
 801ef78:	f040 80a6 	bne.w	801f0c8 <__kernel_rem_pio2+0x680>
 801ef7c:	9b04      	ldr	r3, [sp, #16]
 801ef7e:	e9c3 5600 	strd	r5, r6, [r3]
 801ef82:	e9c3 7802 	strd	r7, r8, [r3, #8]
 801ef86:	e9c3 0104 	strd	r0, r1, [r3, #16]
 801ef8a:	e7ca      	b.n	801ef22 <__kernel_rem_pio2+0x4da>
 801ef8c:	9d05      	ldr	r5, [sp, #20]
 801ef8e:	ab48      	add	r3, sp, #288	@ 0x120
 801ef90:	441d      	add	r5, r3
 801ef92:	4644      	mov	r4, r8
 801ef94:	2000      	movs	r0, #0
 801ef96:	2100      	movs	r1, #0
 801ef98:	2c00      	cmp	r4, #0
 801ef9a:	da35      	bge.n	801f008 <__kernel_rem_pio2+0x5c0>
 801ef9c:	f1b9 0f00 	cmp.w	r9, #0
 801efa0:	d038      	beq.n	801f014 <__kernel_rem_pio2+0x5cc>
 801efa2:	4602      	mov	r2, r0
 801efa4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801efa8:	9c04      	ldr	r4, [sp, #16]
 801efaa:	e9c4 2300 	strd	r2, r3, [r4]
 801efae:	4602      	mov	r2, r0
 801efb0:	460b      	mov	r3, r1
 801efb2:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 801efb6:	f7e1 f97f 	bl	80002b8 <__aeabi_dsub>
 801efba:	ad4a      	add	r5, sp, #296	@ 0x128
 801efbc:	2401      	movs	r4, #1
 801efbe:	45a0      	cmp	r8, r4
 801efc0:	da2b      	bge.n	801f01a <__kernel_rem_pio2+0x5d2>
 801efc2:	f1b9 0f00 	cmp.w	r9, #0
 801efc6:	d002      	beq.n	801efce <__kernel_rem_pio2+0x586>
 801efc8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801efcc:	4619      	mov	r1, r3
 801efce:	9b04      	ldr	r3, [sp, #16]
 801efd0:	e9c3 0102 	strd	r0, r1, [r3, #8]
 801efd4:	e7a5      	b.n	801ef22 <__kernel_rem_pio2+0x4da>
 801efd6:	9c05      	ldr	r4, [sp, #20]
 801efd8:	ab48      	add	r3, sp, #288	@ 0x120
 801efda:	441c      	add	r4, r3
 801efdc:	2000      	movs	r0, #0
 801efde:	2100      	movs	r1, #0
 801efe0:	f1b8 0f00 	cmp.w	r8, #0
 801efe4:	da09      	bge.n	801effa <__kernel_rem_pio2+0x5b2>
 801efe6:	f1b9 0f00 	cmp.w	r9, #0
 801efea:	d002      	beq.n	801eff2 <__kernel_rem_pio2+0x5aa>
 801efec:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801eff0:	4619      	mov	r1, r3
 801eff2:	9b04      	ldr	r3, [sp, #16]
 801eff4:	e9c3 0100 	strd	r0, r1, [r3]
 801eff8:	e793      	b.n	801ef22 <__kernel_rem_pio2+0x4da>
 801effa:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801effe:	f7e1 f95d 	bl	80002bc <__adddf3>
 801f002:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 801f006:	e7eb      	b.n	801efe0 <__kernel_rem_pio2+0x598>
 801f008:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 801f00c:	f7e1 f956 	bl	80002bc <__adddf3>
 801f010:	3c01      	subs	r4, #1
 801f012:	e7c1      	b.n	801ef98 <__kernel_rem_pio2+0x550>
 801f014:	4602      	mov	r2, r0
 801f016:	460b      	mov	r3, r1
 801f018:	e7c6      	b.n	801efa8 <__kernel_rem_pio2+0x560>
 801f01a:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 801f01e:	f7e1 f94d 	bl	80002bc <__adddf3>
 801f022:	3401      	adds	r4, #1
 801f024:	e7cb      	b.n	801efbe <__kernel_rem_pio2+0x576>
 801f026:	ed35 7b02 	vldmdb	r5!, {d7}
 801f02a:	ed8d 7b00 	vstr	d7, [sp]
 801f02e:	ed95 7b02 	vldr	d7, [r5, #8]
 801f032:	e9dd 0100 	ldrd	r0, r1, [sp]
 801f036:	ec53 2b17 	vmov	r2, r3, d7
 801f03a:	ed8d 7b06 	vstr	d7, [sp, #24]
 801f03e:	f7e1 f93d 	bl	80002bc <__adddf3>
 801f042:	4602      	mov	r2, r0
 801f044:	460b      	mov	r3, r1
 801f046:	4606      	mov	r6, r0
 801f048:	460f      	mov	r7, r1
 801f04a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801f04e:	f7e1 f933 	bl	80002b8 <__aeabi_dsub>
 801f052:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801f056:	f7e1 f931 	bl	80002bc <__adddf3>
 801f05a:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 801f05e:	e9c5 0102 	strd	r0, r1, [r5, #8]
 801f062:	e9c5 6700 	strd	r6, r7, [r5]
 801f066:	e771      	b.n	801ef4c <__kernel_rem_pio2+0x504>
 801f068:	ed34 7b02 	vldmdb	r4!, {d7}
 801f06c:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 801f070:	ec51 0b17 	vmov	r0, r1, d7
 801f074:	4652      	mov	r2, sl
 801f076:	465b      	mov	r3, fp
 801f078:	ed8d 7b00 	vstr	d7, [sp]
 801f07c:	f7e1 f91e 	bl	80002bc <__adddf3>
 801f080:	4602      	mov	r2, r0
 801f082:	460b      	mov	r3, r1
 801f084:	4606      	mov	r6, r0
 801f086:	460f      	mov	r7, r1
 801f088:	e9dd 0100 	ldrd	r0, r1, [sp]
 801f08c:	f7e1 f914 	bl	80002b8 <__aeabi_dsub>
 801f090:	4652      	mov	r2, sl
 801f092:	465b      	mov	r3, fp
 801f094:	f7e1 f912 	bl	80002bc <__adddf3>
 801f098:	3d01      	subs	r5, #1
 801f09a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801f09e:	e9c4 6700 	strd	r6, r7, [r4]
 801f0a2:	e757      	b.n	801ef54 <__kernel_rem_pio2+0x50c>
 801f0a4:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801f0a8:	f7e1 f908 	bl	80002bc <__adddf3>
 801f0ac:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 801f0b0:	e758      	b.n	801ef64 <__kernel_rem_pio2+0x51c>
 801f0b2:	bf00      	nop
 801f0b4:	f3af 8000 	nop.w
	...
 801f0c0:	41700000 	.word	0x41700000
 801f0c4:	3e700000 	.word	0x3e700000
 801f0c8:	9b04      	ldr	r3, [sp, #16]
 801f0ca:	9a04      	ldr	r2, [sp, #16]
 801f0cc:	601d      	str	r5, [r3, #0]
 801f0ce:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 801f0d2:	605c      	str	r4, [r3, #4]
 801f0d4:	609f      	str	r7, [r3, #8]
 801f0d6:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 801f0da:	60d3      	str	r3, [r2, #12]
 801f0dc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801f0e0:	6110      	str	r0, [r2, #16]
 801f0e2:	6153      	str	r3, [r2, #20]
 801f0e4:	e71d      	b.n	801ef22 <__kernel_rem_pio2+0x4da>
 801f0e6:	bf00      	nop

0801f0e8 <scalbn>:
 801f0e8:	b570      	push	{r4, r5, r6, lr}
 801f0ea:	ec55 4b10 	vmov	r4, r5, d0
 801f0ee:	f3c5 510a 	ubfx	r1, r5, #20, #11
 801f0f2:	4606      	mov	r6, r0
 801f0f4:	462b      	mov	r3, r5
 801f0f6:	b991      	cbnz	r1, 801f11e <scalbn+0x36>
 801f0f8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 801f0fc:	4323      	orrs	r3, r4
 801f0fe:	d03b      	beq.n	801f178 <scalbn+0x90>
 801f100:	4b33      	ldr	r3, [pc, #204]	@ (801f1d0 <scalbn+0xe8>)
 801f102:	4620      	mov	r0, r4
 801f104:	4629      	mov	r1, r5
 801f106:	2200      	movs	r2, #0
 801f108:	f7e1 fa8e 	bl	8000628 <__aeabi_dmul>
 801f10c:	4b31      	ldr	r3, [pc, #196]	@ (801f1d4 <scalbn+0xec>)
 801f10e:	429e      	cmp	r6, r3
 801f110:	4604      	mov	r4, r0
 801f112:	460d      	mov	r5, r1
 801f114:	da0f      	bge.n	801f136 <scalbn+0x4e>
 801f116:	a326      	add	r3, pc, #152	@ (adr r3, 801f1b0 <scalbn+0xc8>)
 801f118:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f11c:	e01e      	b.n	801f15c <scalbn+0x74>
 801f11e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 801f122:	4291      	cmp	r1, r2
 801f124:	d10b      	bne.n	801f13e <scalbn+0x56>
 801f126:	4622      	mov	r2, r4
 801f128:	4620      	mov	r0, r4
 801f12a:	4629      	mov	r1, r5
 801f12c:	f7e1 f8c6 	bl	80002bc <__adddf3>
 801f130:	4604      	mov	r4, r0
 801f132:	460d      	mov	r5, r1
 801f134:	e020      	b.n	801f178 <scalbn+0x90>
 801f136:	460b      	mov	r3, r1
 801f138:	f3c1 510a 	ubfx	r1, r1, #20, #11
 801f13c:	3936      	subs	r1, #54	@ 0x36
 801f13e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 801f142:	4296      	cmp	r6, r2
 801f144:	dd0d      	ble.n	801f162 <scalbn+0x7a>
 801f146:	2d00      	cmp	r5, #0
 801f148:	a11b      	add	r1, pc, #108	@ (adr r1, 801f1b8 <scalbn+0xd0>)
 801f14a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801f14e:	da02      	bge.n	801f156 <scalbn+0x6e>
 801f150:	a11b      	add	r1, pc, #108	@ (adr r1, 801f1c0 <scalbn+0xd8>)
 801f152:	e9d1 0100 	ldrd	r0, r1, [r1]
 801f156:	a318      	add	r3, pc, #96	@ (adr r3, 801f1b8 <scalbn+0xd0>)
 801f158:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f15c:	f7e1 fa64 	bl	8000628 <__aeabi_dmul>
 801f160:	e7e6      	b.n	801f130 <scalbn+0x48>
 801f162:	1872      	adds	r2, r6, r1
 801f164:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 801f168:	428a      	cmp	r2, r1
 801f16a:	dcec      	bgt.n	801f146 <scalbn+0x5e>
 801f16c:	2a00      	cmp	r2, #0
 801f16e:	dd06      	ble.n	801f17e <scalbn+0x96>
 801f170:	f36f 531e 	bfc	r3, #20, #11
 801f174:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801f178:	ec45 4b10 	vmov	d0, r4, r5
 801f17c:	bd70      	pop	{r4, r5, r6, pc}
 801f17e:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 801f182:	da08      	bge.n	801f196 <scalbn+0xae>
 801f184:	2d00      	cmp	r5, #0
 801f186:	a10a      	add	r1, pc, #40	@ (adr r1, 801f1b0 <scalbn+0xc8>)
 801f188:	e9d1 0100 	ldrd	r0, r1, [r1]
 801f18c:	dac3      	bge.n	801f116 <scalbn+0x2e>
 801f18e:	a10e      	add	r1, pc, #56	@ (adr r1, 801f1c8 <scalbn+0xe0>)
 801f190:	e9d1 0100 	ldrd	r0, r1, [r1]
 801f194:	e7bf      	b.n	801f116 <scalbn+0x2e>
 801f196:	3236      	adds	r2, #54	@ 0x36
 801f198:	f36f 531e 	bfc	r3, #20, #11
 801f19c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801f1a0:	4620      	mov	r0, r4
 801f1a2:	4b0d      	ldr	r3, [pc, #52]	@ (801f1d8 <scalbn+0xf0>)
 801f1a4:	4629      	mov	r1, r5
 801f1a6:	2200      	movs	r2, #0
 801f1a8:	e7d8      	b.n	801f15c <scalbn+0x74>
 801f1aa:	bf00      	nop
 801f1ac:	f3af 8000 	nop.w
 801f1b0:	c2f8f359 	.word	0xc2f8f359
 801f1b4:	01a56e1f 	.word	0x01a56e1f
 801f1b8:	8800759c 	.word	0x8800759c
 801f1bc:	7e37e43c 	.word	0x7e37e43c
 801f1c0:	8800759c 	.word	0x8800759c
 801f1c4:	fe37e43c 	.word	0xfe37e43c
 801f1c8:	c2f8f359 	.word	0xc2f8f359
 801f1cc:	81a56e1f 	.word	0x81a56e1f
 801f1d0:	43500000 	.word	0x43500000
 801f1d4:	ffff3cb0 	.word	0xffff3cb0
 801f1d8:	3c900000 	.word	0x3c900000
 801f1dc:	00000000 	.word	0x00000000

0801f1e0 <floor>:
 801f1e0:	ec51 0b10 	vmov	r0, r1, d0
 801f1e4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801f1e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801f1ec:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 801f1f0:	2e13      	cmp	r6, #19
 801f1f2:	460c      	mov	r4, r1
 801f1f4:	4605      	mov	r5, r0
 801f1f6:	4680      	mov	r8, r0
 801f1f8:	dc34      	bgt.n	801f264 <floor+0x84>
 801f1fa:	2e00      	cmp	r6, #0
 801f1fc:	da17      	bge.n	801f22e <floor+0x4e>
 801f1fe:	a332      	add	r3, pc, #200	@ (adr r3, 801f2c8 <floor+0xe8>)
 801f200:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f204:	f7e1 f85a 	bl	80002bc <__adddf3>
 801f208:	2200      	movs	r2, #0
 801f20a:	2300      	movs	r3, #0
 801f20c:	f7e1 fc9c 	bl	8000b48 <__aeabi_dcmpgt>
 801f210:	b150      	cbz	r0, 801f228 <floor+0x48>
 801f212:	2c00      	cmp	r4, #0
 801f214:	da55      	bge.n	801f2c2 <floor+0xe2>
 801f216:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 801f21a:	432c      	orrs	r4, r5
 801f21c:	2500      	movs	r5, #0
 801f21e:	42ac      	cmp	r4, r5
 801f220:	4c2b      	ldr	r4, [pc, #172]	@ (801f2d0 <floor+0xf0>)
 801f222:	bf08      	it	eq
 801f224:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 801f228:	4621      	mov	r1, r4
 801f22a:	4628      	mov	r0, r5
 801f22c:	e023      	b.n	801f276 <floor+0x96>
 801f22e:	4f29      	ldr	r7, [pc, #164]	@ (801f2d4 <floor+0xf4>)
 801f230:	4137      	asrs	r7, r6
 801f232:	ea01 0307 	and.w	r3, r1, r7
 801f236:	4303      	orrs	r3, r0
 801f238:	d01d      	beq.n	801f276 <floor+0x96>
 801f23a:	a323      	add	r3, pc, #140	@ (adr r3, 801f2c8 <floor+0xe8>)
 801f23c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f240:	f7e1 f83c 	bl	80002bc <__adddf3>
 801f244:	2200      	movs	r2, #0
 801f246:	2300      	movs	r3, #0
 801f248:	f7e1 fc7e 	bl	8000b48 <__aeabi_dcmpgt>
 801f24c:	2800      	cmp	r0, #0
 801f24e:	d0eb      	beq.n	801f228 <floor+0x48>
 801f250:	2c00      	cmp	r4, #0
 801f252:	bfbe      	ittt	lt
 801f254:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 801f258:	4133      	asrlt	r3, r6
 801f25a:	18e4      	addlt	r4, r4, r3
 801f25c:	ea24 0407 	bic.w	r4, r4, r7
 801f260:	2500      	movs	r5, #0
 801f262:	e7e1      	b.n	801f228 <floor+0x48>
 801f264:	2e33      	cmp	r6, #51	@ 0x33
 801f266:	dd0a      	ble.n	801f27e <floor+0x9e>
 801f268:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 801f26c:	d103      	bne.n	801f276 <floor+0x96>
 801f26e:	4602      	mov	r2, r0
 801f270:	460b      	mov	r3, r1
 801f272:	f7e1 f823 	bl	80002bc <__adddf3>
 801f276:	ec41 0b10 	vmov	d0, r0, r1
 801f27a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801f27e:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 801f282:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 801f286:	40df      	lsrs	r7, r3
 801f288:	4207      	tst	r7, r0
 801f28a:	d0f4      	beq.n	801f276 <floor+0x96>
 801f28c:	a30e      	add	r3, pc, #56	@ (adr r3, 801f2c8 <floor+0xe8>)
 801f28e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f292:	f7e1 f813 	bl	80002bc <__adddf3>
 801f296:	2200      	movs	r2, #0
 801f298:	2300      	movs	r3, #0
 801f29a:	f7e1 fc55 	bl	8000b48 <__aeabi_dcmpgt>
 801f29e:	2800      	cmp	r0, #0
 801f2a0:	d0c2      	beq.n	801f228 <floor+0x48>
 801f2a2:	2c00      	cmp	r4, #0
 801f2a4:	da0a      	bge.n	801f2bc <floor+0xdc>
 801f2a6:	2e14      	cmp	r6, #20
 801f2a8:	d101      	bne.n	801f2ae <floor+0xce>
 801f2aa:	3401      	adds	r4, #1
 801f2ac:	e006      	b.n	801f2bc <floor+0xdc>
 801f2ae:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 801f2b2:	2301      	movs	r3, #1
 801f2b4:	40b3      	lsls	r3, r6
 801f2b6:	441d      	add	r5, r3
 801f2b8:	4545      	cmp	r5, r8
 801f2ba:	d3f6      	bcc.n	801f2aa <floor+0xca>
 801f2bc:	ea25 0507 	bic.w	r5, r5, r7
 801f2c0:	e7b2      	b.n	801f228 <floor+0x48>
 801f2c2:	2500      	movs	r5, #0
 801f2c4:	462c      	mov	r4, r5
 801f2c6:	e7af      	b.n	801f228 <floor+0x48>
 801f2c8:	8800759c 	.word	0x8800759c
 801f2cc:	7e37e43c 	.word	0x7e37e43c
 801f2d0:	bff00000 	.word	0xbff00000
 801f2d4:	000fffff 	.word	0x000fffff

0801f2d8 <_init>:
 801f2d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f2da:	bf00      	nop
 801f2dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801f2de:	bc08      	pop	{r3}
 801f2e0:	469e      	mov	lr, r3
 801f2e2:	4770      	bx	lr

0801f2e4 <_fini>:
 801f2e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f2e6:	bf00      	nop
 801f2e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801f2ea:	bc08      	pop	{r3}
 801f2ec:	469e      	mov	lr, r3
 801f2ee:	4770      	bx	lr
