--------------------------------------------------------------------------------
Release 14.3 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml telescope.twx telescope.ncd -o telescope.twr telescope.pcf

Design file:              telescope.ncd
Physical constraint file: telescope.pcf
Device,package,speed:     xc5vlx50,ff676,-2 (PRODUCTION 1.73 2012-10-12, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk25MHz1" PERIOD = 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 710 paths analyzed, 112 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point slowClocker_5 (SLICE_X27Y21.SR), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescaler_0 (FF)
  Destination:          slowClocker_5 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.199ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.130 - 0.152)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: prescaler_0 to slowClocker_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y25.AQ      Tcko                  0.375   prescaler<3>
                                                       prescaler_0
    SLICE_X27Y26.B2      net (fanout=2)        0.774   prescaler<0>
    SLICE_X27Y26.B       Tilo                  0.086   slowClocker_cmp_eq000010
                                                       slowClocker_cmp_eq000010
    SLICE_X27Y27.B4      net (fanout=1)        0.419   slowClocker_cmp_eq000010
    SLICE_X27Y27.B       Tilo                  0.086   slowClocker_cmp_eq000039
                                                       slowClocker_cmp_eq000064
    SLICE_X27Y27.A5      net (fanout=8)        0.234   slowClocker_cmp_eq0000
    SLICE_X27Y27.A       Tilo                  0.086   slowClocker_cmp_eq000039
                                                       slowClocker_and00001
    SLICE_X27Y21.SR      net (fanout=3)        0.691   slowClocker_and0000
    SLICE_X27Y21.CLK     Tsrck                 0.448   slowClocker<7>
                                                       slowClocker_5
    -------------------------------------------------  ---------------------------
    Total                                      3.199ns (1.081ns logic, 2.118ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescaler_2 (FF)
  Destination:          slowClocker_5 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.135ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.130 - 0.152)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: prescaler_2 to slowClocker_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y25.CQ      Tcko                  0.375   prescaler<3>
                                                       prescaler_2
    SLICE_X27Y26.B1      net (fanout=2)        0.710   prescaler<2>
    SLICE_X27Y26.B       Tilo                  0.086   slowClocker_cmp_eq000010
                                                       slowClocker_cmp_eq000010
    SLICE_X27Y27.B4      net (fanout=1)        0.419   slowClocker_cmp_eq000010
    SLICE_X27Y27.B       Tilo                  0.086   slowClocker_cmp_eq000039
                                                       slowClocker_cmp_eq000064
    SLICE_X27Y27.A5      net (fanout=8)        0.234   slowClocker_cmp_eq0000
    SLICE_X27Y27.A       Tilo                  0.086   slowClocker_cmp_eq000039
                                                       slowClocker_and00001
    SLICE_X27Y21.SR      net (fanout=3)        0.691   slowClocker_and0000
    SLICE_X27Y21.CLK     Tsrck                 0.448   slowClocker<7>
                                                       slowClocker_5
    -------------------------------------------------  ---------------------------
    Total                                      3.135ns (1.081ns logic, 2.054ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescaler_6 (FF)
  Destination:          slowClocker_5 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.082ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.130 - 0.147)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: prescaler_6 to slowClocker_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y26.CQ      Tcko                  0.375   prescaler<7>
                                                       prescaler_6
    SLICE_X27Y27.C1      net (fanout=2)        0.718   prescaler<6>
    SLICE_X27Y27.C       Tilo                  0.086   slowClocker_cmp_eq000039
                                                       slowClocker_cmp_eq000039
    SLICE_X27Y27.B3      net (fanout=1)        0.358   slowClocker_cmp_eq000039
    SLICE_X27Y27.B       Tilo                  0.086   slowClocker_cmp_eq000039
                                                       slowClocker_cmp_eq000064
    SLICE_X27Y27.A5      net (fanout=8)        0.234   slowClocker_cmp_eq0000
    SLICE_X27Y27.A       Tilo                  0.086   slowClocker_cmp_eq000039
                                                       slowClocker_and00001
    SLICE_X27Y21.SR      net (fanout=3)        0.691   slowClocker_and0000
    SLICE_X27Y21.CLK     Tsrck                 0.448   slowClocker<7>
                                                       slowClocker_5
    -------------------------------------------------  ---------------------------
    Total                                      3.082ns (1.081ns logic, 2.001ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point slowClocker_6 (SLICE_X27Y21.SR), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescaler_0 (FF)
  Destination:          slowClocker_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.198ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.130 - 0.152)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: prescaler_0 to slowClocker_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y25.AQ      Tcko                  0.375   prescaler<3>
                                                       prescaler_0
    SLICE_X27Y26.B2      net (fanout=2)        0.774   prescaler<0>
    SLICE_X27Y26.B       Tilo                  0.086   slowClocker_cmp_eq000010
                                                       slowClocker_cmp_eq000010
    SLICE_X27Y27.B4      net (fanout=1)        0.419   slowClocker_cmp_eq000010
    SLICE_X27Y27.B       Tilo                  0.086   slowClocker_cmp_eq000039
                                                       slowClocker_cmp_eq000064
    SLICE_X27Y27.A5      net (fanout=8)        0.234   slowClocker_cmp_eq0000
    SLICE_X27Y27.A       Tilo                  0.086   slowClocker_cmp_eq000039
                                                       slowClocker_and00001
    SLICE_X27Y21.SR      net (fanout=3)        0.691   slowClocker_and0000
    SLICE_X27Y21.CLK     Tsrck                 0.447   slowClocker<7>
                                                       slowClocker_6
    -------------------------------------------------  ---------------------------
    Total                                      3.198ns (1.080ns logic, 2.118ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescaler_2 (FF)
  Destination:          slowClocker_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.134ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.130 - 0.152)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: prescaler_2 to slowClocker_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y25.CQ      Tcko                  0.375   prescaler<3>
                                                       prescaler_2
    SLICE_X27Y26.B1      net (fanout=2)        0.710   prescaler<2>
    SLICE_X27Y26.B       Tilo                  0.086   slowClocker_cmp_eq000010
                                                       slowClocker_cmp_eq000010
    SLICE_X27Y27.B4      net (fanout=1)        0.419   slowClocker_cmp_eq000010
    SLICE_X27Y27.B       Tilo                  0.086   slowClocker_cmp_eq000039
                                                       slowClocker_cmp_eq000064
    SLICE_X27Y27.A5      net (fanout=8)        0.234   slowClocker_cmp_eq0000
    SLICE_X27Y27.A       Tilo                  0.086   slowClocker_cmp_eq000039
                                                       slowClocker_and00001
    SLICE_X27Y21.SR      net (fanout=3)        0.691   slowClocker_and0000
    SLICE_X27Y21.CLK     Tsrck                 0.447   slowClocker<7>
                                                       slowClocker_6
    -------------------------------------------------  ---------------------------
    Total                                      3.134ns (1.080ns logic, 2.054ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.867ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescaler_6 (FF)
  Destination:          slowClocker_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.081ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.130 - 0.147)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: prescaler_6 to slowClocker_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y26.CQ      Tcko                  0.375   prescaler<7>
                                                       prescaler_6
    SLICE_X27Y27.C1      net (fanout=2)        0.718   prescaler<6>
    SLICE_X27Y27.C       Tilo                  0.086   slowClocker_cmp_eq000039
                                                       slowClocker_cmp_eq000039
    SLICE_X27Y27.B3      net (fanout=1)        0.358   slowClocker_cmp_eq000039
    SLICE_X27Y27.B       Tilo                  0.086   slowClocker_cmp_eq000039
                                                       slowClocker_cmp_eq000064
    SLICE_X27Y27.A5      net (fanout=8)        0.234   slowClocker_cmp_eq0000
    SLICE_X27Y27.A       Tilo                  0.086   slowClocker_cmp_eq000039
                                                       slowClocker_and00001
    SLICE_X27Y21.SR      net (fanout=3)        0.691   slowClocker_and0000
    SLICE_X27Y21.CLK     Tsrck                 0.447   slowClocker<7>
                                                       slowClocker_6
    -------------------------------------------------  ---------------------------
    Total                                      3.081ns (1.080ns logic, 2.001ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point slowClocker_7 (SLICE_X27Y21.SR), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescaler_0 (FF)
  Destination:          slowClocker_7 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.198ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.130 - 0.152)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: prescaler_0 to slowClocker_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y25.AQ      Tcko                  0.375   prescaler<3>
                                                       prescaler_0
    SLICE_X27Y26.B2      net (fanout=2)        0.774   prescaler<0>
    SLICE_X27Y26.B       Tilo                  0.086   slowClocker_cmp_eq000010
                                                       slowClocker_cmp_eq000010
    SLICE_X27Y27.B4      net (fanout=1)        0.419   slowClocker_cmp_eq000010
    SLICE_X27Y27.B       Tilo                  0.086   slowClocker_cmp_eq000039
                                                       slowClocker_cmp_eq000064
    SLICE_X27Y27.A5      net (fanout=8)        0.234   slowClocker_cmp_eq0000
    SLICE_X27Y27.A       Tilo                  0.086   slowClocker_cmp_eq000039
                                                       slowClocker_and00001
    SLICE_X27Y21.SR      net (fanout=3)        0.691   slowClocker_and0000
    SLICE_X27Y21.CLK     Tsrck                 0.447   slowClocker<7>
                                                       slowClocker_7
    -------------------------------------------------  ---------------------------
    Total                                      3.198ns (1.080ns logic, 2.118ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescaler_2 (FF)
  Destination:          slowClocker_7 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.134ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.130 - 0.152)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: prescaler_2 to slowClocker_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y25.CQ      Tcko                  0.375   prescaler<3>
                                                       prescaler_2
    SLICE_X27Y26.B1      net (fanout=2)        0.710   prescaler<2>
    SLICE_X27Y26.B       Tilo                  0.086   slowClocker_cmp_eq000010
                                                       slowClocker_cmp_eq000010
    SLICE_X27Y27.B4      net (fanout=1)        0.419   slowClocker_cmp_eq000010
    SLICE_X27Y27.B       Tilo                  0.086   slowClocker_cmp_eq000039
                                                       slowClocker_cmp_eq000064
    SLICE_X27Y27.A5      net (fanout=8)        0.234   slowClocker_cmp_eq0000
    SLICE_X27Y27.A       Tilo                  0.086   slowClocker_cmp_eq000039
                                                       slowClocker_and00001
    SLICE_X27Y21.SR      net (fanout=3)        0.691   slowClocker_and0000
    SLICE_X27Y21.CLK     Tsrck                 0.447   slowClocker<7>
                                                       slowClocker_7
    -------------------------------------------------  ---------------------------
    Total                                      3.134ns (1.080ns logic, 2.054ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.867ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescaler_6 (FF)
  Destination:          slowClocker_7 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.081ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.130 - 0.147)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: prescaler_6 to slowClocker_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y26.CQ      Tcko                  0.375   prescaler<7>
                                                       prescaler_6
    SLICE_X27Y27.C1      net (fanout=2)        0.718   prescaler<6>
    SLICE_X27Y27.C       Tilo                  0.086   slowClocker_cmp_eq000039
                                                       slowClocker_cmp_eq000039
    SLICE_X27Y27.B3      net (fanout=1)        0.358   slowClocker_cmp_eq000039
    SLICE_X27Y27.B       Tilo                  0.086   slowClocker_cmp_eq000039
                                                       slowClocker_cmp_eq000064
    SLICE_X27Y27.A5      net (fanout=8)        0.234   slowClocker_cmp_eq0000
    SLICE_X27Y27.A       Tilo                  0.086   slowClocker_cmp_eq000039
                                                       slowClocker_and00001
    SLICE_X27Y21.SR      net (fanout=3)        0.691   slowClocker_and0000
    SLICE_X27Y21.CLK     Tsrck                 0.447   slowClocker<7>
                                                       slowClocker_7
    -------------------------------------------------  ---------------------------
    Total                                      3.081ns (1.080ns logic, 2.001ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk25MHz1" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point slowClocker_4 (SLICE_X27Y21.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.574ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slowClocker_4 (FF)
  Destination:          slowClocker_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.574ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25MHz rising at 40.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: slowClocker_4 to slowClocker_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y21.AQ      Tcko                  0.345   slowClocker<7>
                                                       slowClocker_4
    SLICE_X27Y21.A4      net (fanout=2)        0.281   slowClocker<4>
    SLICE_X27Y21.CLK     Tah         (-Th)     0.052   slowClocker<7>
                                                       slowClocker<4>_rt
                                                       Mcount_slowClocker_cy<7>
                                                       slowClocker_4
    -------------------------------------------------  ---------------------------
    Total                                      0.574ns (0.293ns logic, 0.281ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------

Paths for end point slowClocker_0 (SLICE_X27Y20.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.575ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slowClocker_0 (FF)
  Destination:          slowClocker_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.575ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25MHz rising at 40.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: slowClocker_0 to slowClocker_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y20.AQ      Tcko                  0.345   slowClocker<3>
                                                       slowClocker_0
    SLICE_X27Y20.A4      net (fanout=2)        0.282   slowClocker<0>
    SLICE_X27Y20.CLK     Tah         (-Th)     0.052   slowClocker<3>
                                                       Mcount_slowClocker_lut<0>_INV_0
                                                       Mcount_slowClocker_cy<3>
                                                       slowClocker_0
    -------------------------------------------------  ---------------------------
    Total                                      0.575ns (0.293ns logic, 0.282ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------

Paths for end point slowClocker_8 (SLICE_X27Y22.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.575ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slowClocker_8 (FF)
  Destination:          slowClocker_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.575ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25MHz rising at 40.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: slowClocker_8 to slowClocker_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y22.AQ      Tcko                  0.345   slowClocker<9>
                                                       slowClocker_8
    SLICE_X27Y22.A4      net (fanout=2)        0.282   slowClocker<8>
    SLICE_X27Y22.CLK     Tah         (-Th)     0.052   slowClocker<9>
                                                       slowClocker<8>_rt
                                                       Mcount_slowClocker_xor<9>
                                                       slowClocker_8
    -------------------------------------------------  ---------------------------
    Total                                      0.575ns (0.293ns logic, 0.282ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk25MHz1" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKIN1
  Logical resource: fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y4.CLKIN1
  Clock network: clk25MHz
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKIN1
  Logical resource: fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y4.CLKIN1
  Clock network: clk25MHz
--------------------------------------------------------------------------------
Slack: 38.502ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.498ns (667.557MHz) (Tbgper_I)
  Physical resource: clk25MHz_BUFG/I0
  Logical resource: clk25MHz_BUFG/I0
  Location pin: BUFGCTRL_X0Y23.I0
  Clock network: clk25MHz1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"fLink/clkgen_inst/inst_the_pll/CLKOUT3_BUF" derived from  NET "clk25MHz1" 
PERIOD = 40 ns HIGH 50%;  divided by 4.00 to 10 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 416 paths analyzed, 334 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.958ns.
--------------------------------------------------------------------------------

Paths for end point fLink/sync_50 (SLICE_X45Y68.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset (FF)
  Destination:          fLink/sync_50 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.511ns (Levels of Logic = 1)
  Clock Path Skew:      -0.177ns (1.312 - 1.489)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    fLink/clk100MHz rising at 10.000ns
  Clock Uncertainty:    0.270ns

  Clock Uncertainty:          0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.161ns

  Maximum Data Path: reset to fLink/sync_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y33.DQ      Tcko                  0.375   reset
                                                       reset
    SLICE_X46Y69.B3      net (fanout=1235)     3.601   reset
    SLICE_X46Y69.B       Tilo                  0.086   fLink/sync_50_not0001_inv
                                                       fLink/sync_50_and00001
    SLICE_X45Y68.CE      net (fanout=1)        0.255   fLink/sync_50_not0001_inv
    SLICE_X45Y68.CLK     Tceck                 0.194   fLink/sync_50
                                                       fLink/sync_50
    -------------------------------------------------  ---------------------------
    Total                                      4.511ns (0.655ns logic, 3.856ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------

Paths for end point fLink/hout_0 (SLICE_X49Y31.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fLink/sync_50 (FF)
  Destination:          fLink/hout_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.819ns (Levels of Logic = 1)
  Clock Path Skew:      -0.007ns (1.081 - 1.088)
  Source Clock:         fLink/clk100MHz rising at 0.000ns
  Destination Clock:    fLink/clk100MHz rising at 10.000ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fLink/sync_50 to fLink/hout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y68.DQ      Tcko                  0.375   fLink/sync_50
                                                       fLink/sync_50
    SLICE_X46Y54.D6      net (fanout=1)        0.798   fLink/sync_50
    SLICE_X46Y54.D       Tilo                  0.086   fLink/LSB_not0001
                                                       fLink/LSB_not00011
    SLICE_X49Y31.CE      net (fanout=6)        1.366   fLink/LSB_not0001
    SLICE_X49Y31.CLK     Tceck                 0.194   fLink/hout<3>
                                                       fLink/hout_0
    -------------------------------------------------  ---------------------------
    Total                                      2.819ns (0.655ns logic, 2.164ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Paths for end point fLink/hout_1 (SLICE_X49Y31.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fLink/sync_50 (FF)
  Destination:          fLink/hout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.819ns (Levels of Logic = 1)
  Clock Path Skew:      -0.007ns (1.081 - 1.088)
  Source Clock:         fLink/clk100MHz rising at 0.000ns
  Destination Clock:    fLink/clk100MHz rising at 10.000ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fLink/sync_50 to fLink/hout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y68.DQ      Tcko                  0.375   fLink/sync_50
                                                       fLink/sync_50
    SLICE_X46Y54.D6      net (fanout=1)        0.798   fLink/sync_50
    SLICE_X46Y54.D       Tilo                  0.086   fLink/LSB_not0001
                                                       fLink/LSB_not00011
    SLICE_X49Y31.CE      net (fanout=6)        1.366   fLink/LSB_not0001
    SLICE_X49Y31.CLK     Tceck                 0.194   fLink/hout<3>
                                                       fLink/hout_1
    -------------------------------------------------  ---------------------------
    Total                                      2.819ns (0.655ns logic, 2.164ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "fLink/clkgen_inst/inst_the_pll/CLKOUT3_BUF" derived from
 NET "clk25MHz1" PERIOD = 40 ns HIGH 50%;
 divided by 4.00 to 10 nS  

--------------------------------------------------------------------------------

Paths for end point fLink/fifo2/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2 (SLICE_X51Y19.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.318ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fLink/fifo2/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2 (FF)
  Destination:          fLink/fifo2/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.420ns (Levels of Logic = 0)
  Clock Path Skew:      0.102ns (1.236 - 1.134)
  Source Clock:         fLink/clk100MHz rising at 10.000ns
  Destination Clock:    fLink/clk100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: fLink/fifo2/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2 to fLink/fifo2/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y22.BQ      Tcko                  0.345   fLink/fifo2/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1<0>
                                                       fLink/fifo2/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2
    SLICE_X51Y19.CX      net (fanout=2)        0.257   fLink/fifo2/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1<2>
    SLICE_X51Y19.CLK     Tckdi       (-Th)     0.182   fLink/fifo2/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2<3>
                                                       fLink/fifo2/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2
    -------------------------------------------------  ---------------------------
    Total                                      0.420ns (0.163ns logic, 0.257ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point fLink/fifo3/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1 (SLICE_X50Y68.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.389ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fLink/fifo3/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1 (FF)
  Destination:          fLink/fifo3/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.406ns (Levels of Logic = 0)
  Clock Path Skew:      0.017ns (0.138 - 0.121)
  Source Clock:         fLink/clk100MHz rising at 10.000ns
  Destination Clock:    fLink/clk100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: fLink/fifo3/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1 to fLink/fifo3/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y69.BQ      Tcko                  0.345   fLink/fifo3/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<3>
                                                       fLink/fifo3/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1
    SLICE_X50Y68.BX      net (fanout=1)        0.254   fLink/fifo3/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<1>
    SLICE_X50Y68.CLK     Tckdi       (-Th)     0.193   fLink/fifo3/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1<3>
                                                       fLink/fifo3/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.406ns (0.152ns logic, 0.254ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Paths for end point fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1 (SLICE_X49Y67.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.391ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_1 (FF)
  Destination:          fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 0)
  Clock Path Skew:      0.023ns (0.454 - 0.431)
  Source Clock:         fLink/clk100MHz rising at 10.000ns
  Destination Clock:    fLink/clk100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_1 to fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y67.BQ      Tcko                  0.345   fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count<3>
                                                       fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_1
    SLICE_X49Y67.BX      net (fanout=5)        0.262   fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count<1>
    SLICE_X49Y67.CLK     Tckdi       (-Th)     0.193   fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<3>
                                                       fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (0.152ns logic, 0.262ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "fLink/clkgen_inst/inst_the_pll/CLKOUT3_BUF" derived from
 NET "clk25MHz1" PERIOD = 40 ns HIGH 50%;
 divided by 4.00 to 10 nS  

--------------------------------------------------------------------------------
Slack: 8.360ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.820ns (Twpl)
  Physical resource: fLink/fifo2/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000<6>/CLK
  Logical resource: fLink/fifo2/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM22/SP/CLK
  Location pin: SLICE_X48Y19.CLK
  Clock network: fLink/clk100MHz
--------------------------------------------------------------------------------
Slack: 8.360ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.820ns (Twph)
  Physical resource: fLink/fifo2/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000<6>/CLK
  Logical resource: fLink/fifo2/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM22/SP/CLK
  Location pin: SLICE_X48Y19.CLK
  Clock network: fLink/clk100MHz
--------------------------------------------------------------------------------
Slack: 8.360ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.820ns (Twpl)
  Physical resource: fLink/fifo2/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000<6>/CLK
  Logical resource: fLink/fifo2/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM22/DP/CLK
  Location pin: SLICE_X48Y19.CLK
  Clock network: fLink/clk100MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUF" derived from  NET "clk25MHz1" 
PERIOD = 40 ns HIGH 50%;  divided by 16.00 to 2.500 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.498ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUF" derived from
 NET "clk25MHz1" PERIOD = 40 ns HIGH 50%;
 divided by 16.00 to 2.500 nS  

--------------------------------------------------------------------------------
Slack: 1.002ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.498ns (667.557MHz) (Tpllper_CLKOUT)
  Physical resource: fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKOUT2
  Logical resource: fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKOUT2
  Location pin: PLL_ADV_X0Y4.CLKOUT2
  Clock network: fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUF
--------------------------------------------------------------------------------
Slack: 1.002ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.498ns (667.557MHz) (Tbgper_I)
  Physical resource: fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUFG_INST/I0
  Logical resource: fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y16.I0
  Clock network: fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUF" derived from  NET "clk25MHz1" 
PERIOD = 40 ns HIGH 50%;  divided by 8.00 to 5 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.498ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUF" derived from
 NET "clk25MHz1" PERIOD = 40 ns HIGH 50%;
 divided by 8.00 to 5 nS  

--------------------------------------------------------------------------------
Slack: 3.502ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.498ns (667.557MHz) (Tpllper_CLKOUT)
  Physical resource: fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKOUT1
  Logical resource: fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKOUT1
  Location pin: PLL_ADV_X0Y4.CLKOUT1
  Clock network: fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUF
--------------------------------------------------------------------------------
Slack: 3.502ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.498ns (667.557MHz) (Tbgper_I)
  Physical resource: fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUFG_INST/I0
  Logical resource: fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y21.I0
  Clock network: fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUF" derived from  NET "clk25MHz1" 
PERIOD = 40 ns HIGH 50%;  divided by 2.00 to 20 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1816 paths analyzed, 301 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.068ns.
--------------------------------------------------------------------------------

Paths for end point fLink/deser_VM/deser_inst/INC_DEL (SLICE_X48Y35.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fLink/SR_sig (FF)
  Destination:          fLink/deser_VM/deser_inst/INC_DEL (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.637ns (Levels of Logic = 1)
  Clock Path Skew:      -0.157ns (2.826 - 2.983)
  Source Clock:         fLink/clk100MHz rising at 10.000ns
  Destination Clock:    fLink/clk50MHz rising at 20.000ns
  Clock Uncertainty:    0.240ns

  Clock Uncertainty:          0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.228ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: fLink/SR_sig to fLink/deser_VM/deser_inst/INC_DEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y42.AQ      Tcko                  0.396   fLink/SR_sig
                                                       fLink/SR_sig
    SLICE_X50Y18.C6      net (fanout=26)       0.980   fLink/SR_sig
    SLICE_X50Y18.C       Tilo                  0.086   fLink/deser_VM/deser_inst/cptest<7>
                                                       fLink/deser_VM/deser_inst/RESET_inv1_INV_0
    SLICE_X48Y35.CE      net (fanout=8)        0.980   fLink/deser_VM/deser_inst/RESET_inv
    SLICE_X48Y35.CLK     Tceck                 0.195   fLink/deser_VM/deser_inst/INC_DEL
                                                       fLink/deser_VM/deser_inst/INC_DEL
    -------------------------------------------------  ---------------------------
    Total                                      2.637ns (0.677ns logic, 1.960ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------

Paths for end point fLink/deser_VM/deser_inst/cptest_0 (SLICE_X47Y21.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fLink/SR_sig (FF)
  Destination:          fLink/deser_VM/deser_inst/cptest_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.233ns (Levels of Logic = 1)
  Clock Path Skew:      -0.159ns (2.824 - 2.983)
  Source Clock:         fLink/clk100MHz rising at 10.000ns
  Destination Clock:    fLink/clk50MHz rising at 20.000ns
  Clock Uncertainty:    0.240ns

  Clock Uncertainty:          0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.228ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: fLink/SR_sig to fLink/deser_VM/deser_inst/cptest_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y42.AQ      Tcko                  0.396   fLink/SR_sig
                                                       fLink/SR_sig
    SLICE_X50Y18.C6      net (fanout=26)       0.980   fLink/SR_sig
    SLICE_X50Y18.C       Tilo                  0.086   fLink/deser_VM/deser_inst/cptest<7>
                                                       fLink/deser_VM/deser_inst/RESET_inv1_INV_0
    SLICE_X47Y21.CE      net (fanout=8)        0.577   fLink/deser_VM/deser_inst/RESET_inv
    SLICE_X47Y21.CLK     Tceck                 0.194   fLink/deser_VM/deser_inst/cptest<3>
                                                       fLink/deser_VM/deser_inst/cptest_0
    -------------------------------------------------  ---------------------------
    Total                                      2.233ns (0.676ns logic, 1.557ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------

Paths for end point fLink/deser_VM/deser_inst/cptest_1 (SLICE_X47Y21.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fLink/SR_sig (FF)
  Destination:          fLink/deser_VM/deser_inst/cptest_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.233ns (Levels of Logic = 1)
  Clock Path Skew:      -0.159ns (2.824 - 2.983)
  Source Clock:         fLink/clk100MHz rising at 10.000ns
  Destination Clock:    fLink/clk50MHz rising at 20.000ns
  Clock Uncertainty:    0.240ns

  Clock Uncertainty:          0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.228ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: fLink/SR_sig to fLink/deser_VM/deser_inst/cptest_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y42.AQ      Tcko                  0.396   fLink/SR_sig
                                                       fLink/SR_sig
    SLICE_X50Y18.C6      net (fanout=26)       0.980   fLink/SR_sig
    SLICE_X50Y18.C       Tilo                  0.086   fLink/deser_VM/deser_inst/cptest<7>
                                                       fLink/deser_VM/deser_inst/RESET_inv1_INV_0
    SLICE_X47Y21.CE      net (fanout=8)        0.577   fLink/deser_VM/deser_inst/RESET_inv
    SLICE_X47Y21.CLK     Tceck                 0.194   fLink/deser_VM/deser_inst/cptest<3>
                                                       fLink/deser_VM/deser_inst/cptest_1
    -------------------------------------------------  ---------------------------
    Total                                      2.233ns (0.676ns logic, 1.557ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUF" derived from
 NET "clk25MHz1" PERIOD = 40 ns HIGH 50%;
 divided by 2.00 to 20 nS  

--------------------------------------------------------------------------------

Paths for end point fLink/ser_H/OSER8B_inst/moserdes_inst (OLOGIC_X2Y93.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.084ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fLink/MSB_4 (FF)
  Destination:          fLink/ser_H/OSER8B_inst/moserdes_inst (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 0)
  Clock Path Skew:      0.283ns (3.045 - 2.762)
  Source Clock:         fLink/clk100MHz rising at 20.000ns
  Destination Clock:    fLink/clk50MHz rising at 20.000ns
  Clock Uncertainty:    0.240ns

  Clock Uncertainty:          0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.228ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: fLink/MSB_4 to fLink/ser_H/OSER8B_inst/moserdes_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y47.AQ      Tcko                  0.345   fLink/MSB<7>
                                                       fLink/MSB_4
    OLOGIC_X2Y93.D5      net (fanout=1)        0.235   fLink/MSB<4>
    OLOGIC_X2Y93.CLKDIV  Tosckd_D    (-Th)    -0.027   fLink/ser_H/OSER8B_inst/moserdes_inst
                                                       fLink/ser_H/OSER8B_inst/moserdes_inst
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.372ns logic, 0.235ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

Paths for end point fLink/ser_H/OSER8B_inst/moserdes_inst (OLOGIC_X2Y93.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.089ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fLink/MSB_5 (FF)
  Destination:          fLink/ser_H/OSER8B_inst/moserdes_inst (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.612ns (Levels of Logic = 0)
  Clock Path Skew:      0.283ns (3.045 - 2.762)
  Source Clock:         fLink/clk100MHz rising at 20.000ns
  Destination Clock:    fLink/clk50MHz rising at 20.000ns
  Clock Uncertainty:    0.240ns

  Clock Uncertainty:          0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.228ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: fLink/MSB_5 to fLink/ser_H/OSER8B_inst/moserdes_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y47.BQ      Tcko                  0.345   fLink/MSB<7>
                                                       fLink/MSB_5
    OLOGIC_X2Y93.D6      net (fanout=1)        0.240   fLink/MSB<5>
    OLOGIC_X2Y93.CLKDIV  Tosckd_D    (-Th)    -0.027   fLink/ser_H/OSER8B_inst/moserdes_inst
                                                       fLink/ser_H/OSER8B_inst/moserdes_inst
    -------------------------------------------------  ---------------------------
    Total                                      0.612ns (0.372ns logic, 0.240ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point fLink/ser_H/OSER8B_inst/soserdes_inst (OLOGIC_X2Y92.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.216ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fLink/MSB_7 (FF)
  Destination:          fLink/ser_H/OSER8B_inst/soserdes_inst (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.739ns (Levels of Logic = 0)
  Clock Path Skew:      0.283ns (3.045 - 2.762)
  Source Clock:         fLink/clk100MHz rising at 20.000ns
  Destination Clock:    fLink/clk50MHz rising at 20.000ns
  Clock Uncertainty:    0.240ns

  Clock Uncertainty:          0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.228ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: fLink/MSB_7 to fLink/ser_H/OSER8B_inst/soserdes_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y47.DQ      Tcko                  0.345   fLink/MSB<7>
                                                       fLink/MSB_7
    OLOGIC_X2Y92.D4      net (fanout=1)        0.367   fLink/MSB<7>
    OLOGIC_X2Y92.CLKDIV  Tosckd_D    (-Th)    -0.027   fLink/ser_H/OSER8B_inst/soserdes_inst
                                                       fLink/ser_H/OSER8B_inst/soserdes_inst
    -------------------------------------------------  ---------------------------
    Total                                      0.739ns (0.372ns logic, 0.367ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUF" derived from
 NET "clk25MHz1" PERIOD = 40 ns HIGH 50%;
 divided by 2.00 to 20 nS  

--------------------------------------------------------------------------------
Slack: 16.668ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.332ns (300.120MHz) (Tiodper_C)
  Physical resource: fLink/deser_VM/deser_inst/AISER8b/SIN_delay/C
  Logical resource: fLink/deser_VM/deser_inst/AISER8b/SIN_delay/C
  Location pin: IODELAY_X2Y91.C
  Clock network: fLink/clk50MHz
--------------------------------------------------------------------------------
Slack: 18.502ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.498ns (667.557MHz) (Tpllper_CLKOUT)
  Physical resource: fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKOUT0
  Logical resource: fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKOUT0
  Location pin: PLL_ADV_X0Y4.CLKOUT0
  Clock network: fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUF
--------------------------------------------------------------------------------
Slack: 18.502ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.498ns (667.557MHz) (Tbgper_I)
  Physical resource: fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUFG_INST/I0
  Logical resource: fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y22.I0
  Clock network: fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3091836 paths analyzed, 23673 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.809ns.
--------------------------------------------------------------------------------

Paths for end point q3/blockTrig/baseMean/sMeani_2 (SLICE_X1Y17.C2), 9630 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAM)
  Destination:          q3/blockTrig/baseMean/sMeani_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.617ns (Levels of Logic = 9)
  Clock Path Skew:      -0.157ns (1.222 - 1.379)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP to q3/blockTrig/baseMean/sMeani_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y6.DOADOU4  Trcko_DO              1.892   q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
                                                       q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    SLICE_X9Y6.B1        net (fanout=4)        1.948   q3/blockTrig/baseMean/pretrigOut<3>
    SLICE_X9Y6.B         Tilo                  0.086   N1790
                                                       q3/blockTrig/baseMean/meanIn_cmp_eq0000_SW4
    SLICE_X9Y7.D2        net (fanout=1)        0.680   N1784
    SLICE_X9Y7.COUT      Topcyd                0.336   q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<3>
                                                       q3/blockTrig/baseMean/Madd_sSum_mux0003_lut<3>
                                                       q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<3>
    SLICE_X9Y8.CIN       net (fanout=1)        0.000   q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<3>
    SLICE_X9Y8.CMUX      Tcinc                 0.288   q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<7>
                                                       q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<7>
    SLICE_X8Y8.C1        net (fanout=2)        0.792   q3/blockTrig/baseMean/sSum_mux0003<6>
    SLICE_X8Y8.COUT      Topcyc                0.351   q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<7>
                                                       q3/blockTrig/baseMean/Msub_sSum_mux0000_lut<6>
                                                       q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<7>
    SLICE_X8Y9.CIN       net (fanout=1)        0.000   q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<7>
    SLICE_X8Y9.COUT      Tbyp                  0.091   q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<11>
                                                       q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<11>
    SLICE_X8Y10.CIN      net (fanout=1)        0.009   q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<11>
    SLICE_X8Y10.BMUX     Tcinb                 0.295   q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<15>
                                                       q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<15>
    SLICE_X1Y14.B4       net (fanout=14)       1.087   q3/blockTrig/baseMean/sSum_mux0000<13>
    SLICE_X1Y14.B        Tilo                  0.086   N1644
                                                       q3/blockTrig/baseMean/sMeani_mux0002<15>11
    SLICE_X0Y14.C1       net (fanout=3)        0.757   q3/blockTrig/N3
    SLICE_X0Y14.C        Tilo                  0.086   q3/blockTrig/Sh14
                                                       q3/blockTrig/baseMean/sMeani_mux0002<19>85
    SLICE_X1Y17.C2       net (fanout=1)        0.803   q3/blockTrig/baseMean/sMeani_mux0002<19>85
    SLICE_X1Y17.CLK      Tas                   0.030   q3/blockTrig/baseMean/sMeani<2>
                                                       q3/blockTrig/baseMean/sMeani_mux0002<19>140
                                                       q3/blockTrig/baseMean/sMeani_2
    -------------------------------------------------  ---------------------------
    Total                                      9.617ns (3.541ns logic, 6.076ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAM)
  Destination:          q3/blockTrig/baseMean/sMeani_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.617ns (Levels of Logic = 9)
  Clock Path Skew:      -0.157ns (1.222 - 1.379)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP to q3/blockTrig/baseMean/sMeani_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y6.DOADOU4  Trcko_DO              1.892   q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
                                                       q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    SLICE_X9Y6.B1        net (fanout=4)        1.948   q3/blockTrig/baseMean/pretrigOut<3>
    SLICE_X9Y6.B         Tilo                  0.086   N1790
                                                       q3/blockTrig/baseMean/meanIn_cmp_eq0000_SW4
    SLICE_X9Y7.D2        net (fanout=1)        0.680   N1784
    SLICE_X9Y7.COUT      Topcyd                0.336   q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<3>
                                                       q3/blockTrig/baseMean/Madd_sSum_mux0003_lut<3>
                                                       q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<3>
    SLICE_X9Y8.CIN       net (fanout=1)        0.000   q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<3>
    SLICE_X9Y8.COUT      Tbyp                  0.091   q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<7>
                                                       q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<7>
    SLICE_X9Y9.CIN       net (fanout=1)        0.000   q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<7>
    SLICE_X9Y9.CMUX      Tcinc                 0.288   q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<11>
                                                       q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<11>
    SLICE_X8Y9.C1        net (fanout=2)        0.792   q3/blockTrig/baseMean/sSum_mux0003<10>
    SLICE_X8Y9.COUT      Topcyc                0.351   q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<11>
                                                       q3/blockTrig/baseMean/Msub_sSum_mux0000_lut<10>
                                                       q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<11>
    SLICE_X8Y10.CIN      net (fanout=1)        0.009   q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<11>
    SLICE_X8Y10.BMUX     Tcinb                 0.295   q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<15>
                                                       q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<15>
    SLICE_X1Y14.B4       net (fanout=14)       1.087   q3/blockTrig/baseMean/sSum_mux0000<13>
    SLICE_X1Y14.B        Tilo                  0.086   N1644
                                                       q3/blockTrig/baseMean/sMeani_mux0002<15>11
    SLICE_X0Y14.C1       net (fanout=3)        0.757   q3/blockTrig/N3
    SLICE_X0Y14.C        Tilo                  0.086   q3/blockTrig/Sh14
                                                       q3/blockTrig/baseMean/sMeani_mux0002<19>85
    SLICE_X1Y17.C2       net (fanout=1)        0.803   q3/blockTrig/baseMean/sMeani_mux0002<19>85
    SLICE_X1Y17.CLK      Tas                   0.030   q3/blockTrig/baseMean/sMeani<2>
                                                       q3/blockTrig/baseMean/sMeani_mux0002<19>140
                                                       q3/blockTrig/baseMean/sMeani_2
    -------------------------------------------------  ---------------------------
    Total                                      9.617ns (3.541ns logic, 6.076ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAM)
  Destination:          q3/blockTrig/baseMean/sMeani_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.602ns (Levels of Logic = 8)
  Clock Path Skew:      -0.146ns (1.222 - 1.368)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP to q3/blockTrig/baseMean/sMeani_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y6.DOBDOL0  Trcko_DO              1.892   q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
                                                       q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    SLICE_X8Y13.B2       net (fanout=4)        1.703   q3/blockTrig/baseMean/pretrigOut<7>
    SLICE_X8Y13.B        Tilo                  0.086   q3/blockTrig/basePretrig_2_1
                                                       q3/blockTrig/baseMean/meanIn_cmp_eq0000_SW8
    SLICE_X9Y8.D2        net (fanout=1)        1.001   N1808
    SLICE_X9Y8.COUT      Topcyd                0.336   q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<7>
                                                       q3/blockTrig/baseMean/Madd_sSum_mux0003_lut<7>
                                                       q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<7>
    SLICE_X9Y9.CIN       net (fanout=1)        0.000   q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<7>
    SLICE_X9Y9.CMUX      Tcinc                 0.288   q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<11>
                                                       q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<11>
    SLICE_X8Y9.C1        net (fanout=2)        0.792   q3/blockTrig/baseMean/sSum_mux0003<10>
    SLICE_X8Y9.COUT      Topcyc                0.351   q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<11>
                                                       q3/blockTrig/baseMean/Msub_sSum_mux0000_lut<10>
                                                       q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<11>
    SLICE_X8Y10.CIN      net (fanout=1)        0.009   q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<11>
    SLICE_X8Y10.BMUX     Tcinb                 0.295   q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<15>
                                                       q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<15>
    SLICE_X1Y14.B4       net (fanout=14)       1.087   q3/blockTrig/baseMean/sSum_mux0000<13>
    SLICE_X1Y14.B        Tilo                  0.086   N1644
                                                       q3/blockTrig/baseMean/sMeani_mux0002<15>11
    SLICE_X0Y14.C1       net (fanout=3)        0.757   q3/blockTrig/N3
    SLICE_X0Y14.C        Tilo                  0.086   q3/blockTrig/Sh14
                                                       q3/blockTrig/baseMean/sMeani_mux0002<19>85
    SLICE_X1Y17.C2       net (fanout=1)        0.803   q3/blockTrig/baseMean/sMeani_mux0002<19>85
    SLICE_X1Y17.CLK      Tas                   0.030   q3/blockTrig/baseMean/sMeani<2>
                                                       q3/blockTrig/baseMean/sMeani_mux0002<19>140
                                                       q3/blockTrig/baseMean/sMeani_2
    -------------------------------------------------  ---------------------------
    Total                                      9.602ns (3.450ns logic, 6.152ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Paths for end point q3/blockTrig/baseMean/sMeani_10 (SLICE_X3Y14.C2), 23987 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAM)
  Destination:          q3/blockTrig/baseMean/sMeani_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.597ns (Levels of Logic = 10)
  Clock Path Skew:      -0.167ns (1.212 - 1.379)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP to q3/blockTrig/baseMean/sMeani_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y6.DOADOU4  Trcko_DO              1.892   q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
                                                       q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    SLICE_X9Y6.B1        net (fanout=4)        1.948   q3/blockTrig/baseMean/pretrigOut<3>
    SLICE_X9Y6.B         Tilo                  0.086   N1790
                                                       q3/blockTrig/baseMean/meanIn_cmp_eq0000_SW4
    SLICE_X9Y7.D2        net (fanout=1)        0.680   N1784
    SLICE_X9Y7.COUT      Topcyd                0.336   q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<3>
                                                       q3/blockTrig/baseMean/Madd_sSum_mux0003_lut<3>
                                                       q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<3>
    SLICE_X9Y8.CIN       net (fanout=1)        0.000   q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<3>
    SLICE_X9Y8.COUT      Tbyp                  0.091   q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<7>
                                                       q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<7>
    SLICE_X9Y9.CIN       net (fanout=1)        0.000   q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<7>
    SLICE_X9Y9.COUT      Tbyp                  0.091   q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<11>
                                                       q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<11>
    SLICE_X9Y10.CIN      net (fanout=1)        0.009   q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<11>
    SLICE_X9Y10.CMUX     Tcinc                 0.288   q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<15>
                                                       q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<15>
    SLICE_X8Y10.C1       net (fanout=2)        0.795   q3/blockTrig/baseMean/sSum_mux0003<14>
    SLICE_X8Y10.COUT     Topcyc                0.351   q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<15>
                                                       q3/blockTrig/baseMean/Msub_sSum_mux0000_lut<14>
                                                       q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<15>
    SLICE_X8Y11.CIN      net (fanout=1)        0.000   q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<15>
    SLICE_X8Y11.CMUX     Tcinc                 0.293   q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<19>
                                                       q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<19>
    SLICE_X1Y15.C1       net (fanout=7)        1.138   q3/blockTrig/baseMean/sSum_mux0000<18>
    SLICE_X1Y15.C        Tilo                  0.086   q3/blockTrig/baseMean/sMeani<14>
                                                       q3/blockTrig/baseMean/sMeani_mux0002<11>110
    SLICE_X1Y14.A1       net (fanout=3)        0.767   q3/blockTrig/N38
    SLICE_X1Y14.A        Tilo                  0.086   N1644
                                                       q3/blockTrig/baseMean/sMeani_mux0002<11>16
    SLICE_X3Y14.C2       net (fanout=1)        0.630   q3/blockTrig/baseMean/sMeani_mux0002<11>16
    SLICE_X3Y14.CLK      Tas                   0.030   q3/blockTrig/baseMean/sMeani<10>
                                                       q3/blockTrig/baseMean/sMeani_mux0002<11>101
                                                       q3/blockTrig/baseMean/sMeani_10
    -------------------------------------------------  ---------------------------
    Total                                      9.597ns (3.630ns logic, 5.967ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAM)
  Destination:          q3/blockTrig/baseMean/sMeani_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.594ns (Levels of Logic = 10)
  Clock Path Skew:      -0.167ns (1.212 - 1.379)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP to q3/blockTrig/baseMean/sMeani_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y6.DOADOU4  Trcko_DO              1.892   q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
                                                       q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    SLICE_X9Y6.B1        net (fanout=4)        1.948   q3/blockTrig/baseMean/pretrigOut<3>
    SLICE_X9Y6.B         Tilo                  0.086   N1790
                                                       q3/blockTrig/baseMean/meanIn_cmp_eq0000_SW4
    SLICE_X9Y7.D2        net (fanout=1)        0.680   N1784
    SLICE_X9Y7.COUT      Topcyd                0.336   q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<3>
                                                       q3/blockTrig/baseMean/Madd_sSum_mux0003_lut<3>
                                                       q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<3>
    SLICE_X9Y8.CIN       net (fanout=1)        0.000   q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<3>
    SLICE_X9Y8.CMUX      Tcinc                 0.288   q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<7>
                                                       q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<7>
    SLICE_X8Y8.C1        net (fanout=2)        0.792   q3/blockTrig/baseMean/sSum_mux0003<6>
    SLICE_X8Y8.COUT      Topcyc                0.351   q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<7>
                                                       q3/blockTrig/baseMean/Msub_sSum_mux0000_lut<6>
                                                       q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<7>
    SLICE_X8Y9.CIN       net (fanout=1)        0.000   q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<7>
    SLICE_X8Y9.COUT      Tbyp                  0.091   q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<11>
                                                       q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<11>
    SLICE_X8Y10.CIN      net (fanout=1)        0.009   q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<11>
    SLICE_X8Y10.COUT     Tbyp                  0.091   q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<15>
                                                       q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<15>
    SLICE_X8Y11.CIN      net (fanout=1)        0.000   q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<15>
    SLICE_X8Y11.CMUX     Tcinc                 0.293   q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<19>
                                                       q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<19>
    SLICE_X1Y15.C1       net (fanout=7)        1.138   q3/blockTrig/baseMean/sSum_mux0000<18>
    SLICE_X1Y15.C        Tilo                  0.086   q3/blockTrig/baseMean/sMeani<14>
                                                       q3/blockTrig/baseMean/sMeani_mux0002<11>110
    SLICE_X1Y14.A1       net (fanout=3)        0.767   q3/blockTrig/N38
    SLICE_X1Y14.A        Tilo                  0.086   N1644
                                                       q3/blockTrig/baseMean/sMeani_mux0002<11>16
    SLICE_X3Y14.C2       net (fanout=1)        0.630   q3/blockTrig/baseMean/sMeani_mux0002<11>16
    SLICE_X3Y14.CLK      Tas                   0.030   q3/blockTrig/baseMean/sMeani<10>
                                                       q3/blockTrig/baseMean/sMeani_mux0002<11>101
                                                       q3/blockTrig/baseMean/sMeani_10
    -------------------------------------------------  ---------------------------
    Total                                      9.594ns (3.630ns logic, 5.964ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAM)
  Destination:          q3/blockTrig/baseMean/sMeani_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.594ns (Levels of Logic = 10)
  Clock Path Skew:      -0.167ns (1.212 - 1.379)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP to q3/blockTrig/baseMean/sMeani_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y6.DOADOU4  Trcko_DO              1.892   q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
                                                       q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    SLICE_X9Y6.B1        net (fanout=4)        1.948   q3/blockTrig/baseMean/pretrigOut<3>
    SLICE_X9Y6.B         Tilo                  0.086   N1790
                                                       q3/blockTrig/baseMean/meanIn_cmp_eq0000_SW4
    SLICE_X9Y7.D2        net (fanout=1)        0.680   N1784
    SLICE_X9Y7.COUT      Topcyd                0.336   q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<3>
                                                       q3/blockTrig/baseMean/Madd_sSum_mux0003_lut<3>
                                                       q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<3>
    SLICE_X9Y8.CIN       net (fanout=1)        0.000   q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<3>
    SLICE_X9Y8.COUT      Tbyp                  0.091   q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<7>
                                                       q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<7>
    SLICE_X9Y9.CIN       net (fanout=1)        0.000   q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<7>
    SLICE_X9Y9.CMUX      Tcinc                 0.288   q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<11>
                                                       q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<11>
    SLICE_X8Y9.C1        net (fanout=2)        0.792   q3/blockTrig/baseMean/sSum_mux0003<10>
    SLICE_X8Y9.COUT      Topcyc                0.351   q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<11>
                                                       q3/blockTrig/baseMean/Msub_sSum_mux0000_lut<10>
                                                       q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<11>
    SLICE_X8Y10.CIN      net (fanout=1)        0.009   q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<11>
    SLICE_X8Y10.COUT     Tbyp                  0.091   q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<15>
                                                       q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<15>
    SLICE_X8Y11.CIN      net (fanout=1)        0.000   q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<15>
    SLICE_X8Y11.CMUX     Tcinc                 0.293   q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<19>
                                                       q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<19>
    SLICE_X1Y15.C1       net (fanout=7)        1.138   q3/blockTrig/baseMean/sSum_mux0000<18>
    SLICE_X1Y15.C        Tilo                  0.086   q3/blockTrig/baseMean/sMeani<14>
                                                       q3/blockTrig/baseMean/sMeani_mux0002<11>110
    SLICE_X1Y14.A1       net (fanout=3)        0.767   q3/blockTrig/N38
    SLICE_X1Y14.A        Tilo                  0.086   N1644
                                                       q3/blockTrig/baseMean/sMeani_mux0002<11>16
    SLICE_X3Y14.C2       net (fanout=1)        0.630   q3/blockTrig/baseMean/sMeani_mux0002<11>16
    SLICE_X3Y14.CLK      Tas                   0.030   q3/blockTrig/baseMean/sMeani<10>
                                                       q3/blockTrig/baseMean/sMeani_mux0002<11>101
                                                       q3/blockTrig/baseMean/sMeani_10
    -------------------------------------------------  ---------------------------
    Total                                      9.594ns (3.630ns logic, 5.964ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point q3/blockTrig/baseMean/sMeani_8 (SLICE_X3Y14.A3), 34417 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAM)
  Destination:          q3/blockTrig/baseMean/sMeani_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.592ns (Levels of Logic = 9)
  Clock Path Skew:      -0.167ns (1.212 - 1.379)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP to q3/blockTrig/baseMean/sMeani_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y6.DOADOU4  Trcko_DO              1.892   q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
                                                       q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    SLICE_X9Y6.B1        net (fanout=4)        1.948   q3/blockTrig/baseMean/pretrigOut<3>
    SLICE_X9Y6.B         Tilo                  0.086   N1790
                                                       q3/blockTrig/baseMean/meanIn_cmp_eq0000_SW4
    SLICE_X9Y7.D2        net (fanout=1)        0.680   N1784
    SLICE_X9Y7.COUT      Topcyd                0.336   q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<3>
                                                       q3/blockTrig/baseMean/Madd_sSum_mux0003_lut<3>
                                                       q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<3>
    SLICE_X9Y8.CIN       net (fanout=1)        0.000   q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<3>
    SLICE_X9Y8.CMUX      Tcinc                 0.288   q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<7>
                                                       q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<7>
    SLICE_X8Y8.C1        net (fanout=2)        0.792   q3/blockTrig/baseMean/sSum_mux0003<6>
    SLICE_X8Y8.COUT      Topcyc                0.351   q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<7>
                                                       q3/blockTrig/baseMean/Msub_sSum_mux0000_lut<6>
                                                       q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<7>
    SLICE_X8Y9.CIN       net (fanout=1)        0.000   q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<7>
    SLICE_X8Y9.COUT      Tbyp                  0.091   q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<11>
                                                       q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<11>
    SLICE_X8Y10.CIN      net (fanout=1)        0.009   q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<11>
    SLICE_X8Y10.CMUX     Tcinc                 0.293   q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<15>
                                                       q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<15>
    SLICE_X0Y13.D1       net (fanout=13)       1.258   q3/blockTrig/baseMean/sSum_mux0000<14>
    SLICE_X0Y13.D        Tilo                  0.086   q3/blockTrig/N44
                                                       q3/blockTrig/baseMean/sMeani_mux0002<13>111
    SLICE_X0Y13.A1       net (fanout=4)        0.645   q3/blockTrig/N44
    SLICE_X0Y13.AMUX     Tilo                  0.320   q3/blockTrig/N44
                                                       q3/blockTrig/baseMean/sMeani_mux0002<13>43_G
                                                       q3/blockTrig/baseMean/sMeani_mux0002<13>43
    SLICE_X3Y14.A3       net (fanout=1)        0.489   q3/blockTrig/baseMean/sMeani_mux0002<13>43
    SLICE_X3Y14.CLK      Tas                   0.028   q3/blockTrig/baseMean/sMeani<10>
                                                       q3/blockTrig/baseMean/sMeani_mux0002<13>86
                                                       q3/blockTrig/baseMean/sMeani_8
    -------------------------------------------------  ---------------------------
    Total                                      9.592ns (3.771ns logic, 5.821ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAM)
  Destination:          q3/blockTrig/baseMean/sMeani_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.592ns (Levels of Logic = 9)
  Clock Path Skew:      -0.167ns (1.212 - 1.379)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP to q3/blockTrig/baseMean/sMeani_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y6.DOADOU4  Trcko_DO              1.892   q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
                                                       q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    SLICE_X9Y6.B1        net (fanout=4)        1.948   q3/blockTrig/baseMean/pretrigOut<3>
    SLICE_X9Y6.B         Tilo                  0.086   N1790
                                                       q3/blockTrig/baseMean/meanIn_cmp_eq0000_SW4
    SLICE_X9Y7.D2        net (fanout=1)        0.680   N1784
    SLICE_X9Y7.COUT      Topcyd                0.336   q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<3>
                                                       q3/blockTrig/baseMean/Madd_sSum_mux0003_lut<3>
                                                       q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<3>
    SLICE_X9Y8.CIN       net (fanout=1)        0.000   q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<3>
    SLICE_X9Y8.COUT      Tbyp                  0.091   q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<7>
                                                       q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<7>
    SLICE_X9Y9.CIN       net (fanout=1)        0.000   q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<7>
    SLICE_X9Y9.CMUX      Tcinc                 0.288   q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<11>
                                                       q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<11>
    SLICE_X8Y9.C1        net (fanout=2)        0.792   q3/blockTrig/baseMean/sSum_mux0003<10>
    SLICE_X8Y9.COUT      Topcyc                0.351   q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<11>
                                                       q3/blockTrig/baseMean/Msub_sSum_mux0000_lut<10>
                                                       q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<11>
    SLICE_X8Y10.CIN      net (fanout=1)        0.009   q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<11>
    SLICE_X8Y10.CMUX     Tcinc                 0.293   q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<15>
                                                       q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<15>
    SLICE_X0Y13.D1       net (fanout=13)       1.258   q3/blockTrig/baseMean/sSum_mux0000<14>
    SLICE_X0Y13.D        Tilo                  0.086   q3/blockTrig/N44
                                                       q3/blockTrig/baseMean/sMeani_mux0002<13>111
    SLICE_X0Y13.A1       net (fanout=4)        0.645   q3/blockTrig/N44
    SLICE_X0Y13.AMUX     Tilo                  0.320   q3/blockTrig/N44
                                                       q3/blockTrig/baseMean/sMeani_mux0002<13>43_G
                                                       q3/blockTrig/baseMean/sMeani_mux0002<13>43
    SLICE_X3Y14.A3       net (fanout=1)        0.489   q3/blockTrig/baseMean/sMeani_mux0002<13>43
    SLICE_X3Y14.CLK      Tas                   0.028   q3/blockTrig/baseMean/sMeani<10>
                                                       q3/blockTrig/baseMean/sMeani_mux0002<13>86
                                                       q3/blockTrig/baseMean/sMeani_8
    -------------------------------------------------  ---------------------------
    Total                                      9.592ns (3.771ns logic, 5.821ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAM)
  Destination:          q3/blockTrig/baseMean/sMeani_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.577ns (Levels of Logic = 8)
  Clock Path Skew:      -0.156ns (1.212 - 1.368)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP to q3/blockTrig/baseMean/sMeani_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y6.DOBDOL0  Trcko_DO              1.892   q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
                                                       q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    SLICE_X8Y13.B2       net (fanout=4)        1.703   q3/blockTrig/baseMean/pretrigOut<7>
    SLICE_X8Y13.B        Tilo                  0.086   q3/blockTrig/basePretrig_2_1
                                                       q3/blockTrig/baseMean/meanIn_cmp_eq0000_SW8
    SLICE_X9Y8.D2        net (fanout=1)        1.001   N1808
    SLICE_X9Y8.COUT      Topcyd                0.336   q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<7>
                                                       q3/blockTrig/baseMean/Madd_sSum_mux0003_lut<7>
                                                       q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<7>
    SLICE_X9Y9.CIN       net (fanout=1)        0.000   q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<7>
    SLICE_X9Y9.CMUX      Tcinc                 0.288   q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<11>
                                                       q3/blockTrig/baseMean/Madd_sSum_mux0003_cy<11>
    SLICE_X8Y9.C1        net (fanout=2)        0.792   q3/blockTrig/baseMean/sSum_mux0003<10>
    SLICE_X8Y9.COUT      Topcyc                0.351   q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<11>
                                                       q3/blockTrig/baseMean/Msub_sSum_mux0000_lut<10>
                                                       q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<11>
    SLICE_X8Y10.CIN      net (fanout=1)        0.009   q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<11>
    SLICE_X8Y10.CMUX     Tcinc                 0.293   q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<15>
                                                       q3/blockTrig/baseMean/Msub_sSum_mux0000_cy<15>
    SLICE_X0Y13.D1       net (fanout=13)       1.258   q3/blockTrig/baseMean/sSum_mux0000<14>
    SLICE_X0Y13.D        Tilo                  0.086   q3/blockTrig/N44
                                                       q3/blockTrig/baseMean/sMeani_mux0002<13>111
    SLICE_X0Y13.A1       net (fanout=4)        0.645   q3/blockTrig/N44
    SLICE_X0Y13.AMUX     Tilo                  0.320   q3/blockTrig/N44
                                                       q3/blockTrig/baseMean/sMeani_mux0002<13>43_G
                                                       q3/blockTrig/baseMean/sMeani_mux0002<13>43
    SLICE_X3Y14.A3       net (fanout=1)        0.489   q3/blockTrig/baseMean/sMeani_mux0002<13>43
    SLICE_X3Y14.CLK      Tas                   0.028   q3/blockTrig/baseMean/sMeani<10>
                                                       q3/blockTrig/baseMean/sMeani_mux0002<13>86
                                                       q3/blockTrig/baseMean/sMeani_8
    -------------------------------------------------  ---------------------------
    Total                                      9.577ns (3.680ns logic, 5.897ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sysMonBlock/system_mon/sysmon_inst/SYSMON_INST (SYSMON_X0Y0.DI0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.085ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sysMonBlock/system_mon/din_0 (FF)
  Destination:          sysMonBlock/system_mon/sysmon_inst/SYSMON_INST (OTHER)
  Requirement:          0.000ns
  Data Path Delay:      0.089ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.448 - 0.444)
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sysMonBlock/system_mon/din_0 to sysMonBlock/system_mon/sysmon_inst/SYSMON_INST
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y61.AQ      Tcko                  0.345   sysMonBlock/system_mon/din<1>
                                                       sysMonBlock/system_mon/din_0
    SYSMON_X0Y0.DI0      net (fanout=1)        0.337   sysMonBlock/system_mon/din<0>
    SYSMON_X0Y0.DCLK     Tmonckd_DI  (-Th)     0.593   sysMonBlock/system_mon/sysmon_inst/SYSMON_INST
                                                       sysMonBlock/system_mon/sysmon_inst/SYSMON_INST
    -------------------------------------------------  ---------------------------
    Total                                      0.089ns (-0.248ns logic, 0.337ns route)
                                                       (-278.7% logic, 378.7% route)

--------------------------------------------------------------------------------

Paths for end point sysMonBlock/system_mon/sysmon_inst/SYSMON_INST (SYSMON_X0Y0.DADDR6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.103ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sysMonBlock/system_mon/daddr_6 (FF)
  Destination:          sysMonBlock/system_mon/sysmon_inst/SYSMON_INST (OTHER)
  Requirement:          0.000ns
  Data Path Delay:      0.106ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.448 - 0.445)
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sysMonBlock/system_mon/daddr_6 to sysMonBlock/system_mon/sysmon_inst/SYSMON_INST
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y60.CQ      Tcko                  0.345   sysMonBlock/system_mon/mydready
                                                       sysMonBlock/system_mon/daddr_6
    SYSMON_X0Y0.DADDR6   net (fanout=2)        0.335   sysMonBlock/system_mon/daddr<6>
    SYSMON_X0Y0.DCLK     Tmonckd_DADR(-Th)     0.574   sysMonBlock/system_mon/sysmon_inst/SYSMON_INST
                                                       sysMonBlock/system_mon/sysmon_inst/SYSMON_INST
    -------------------------------------------------  ---------------------------
    Total                                      0.106ns (-0.229ns logic, 0.335ns route)
                                                       (-216.0% logic, 316.0% route)

--------------------------------------------------------------------------------

Paths for end point sysMonBlock/system_mon/sysmon_inst/SYSMON_INST (SYSMON_X0Y0.DADDR1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.125ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sysMonBlock/system_mon/daddr_1 (FF)
  Destination:          sysMonBlock/system_mon/sysmon_inst/SYSMON_INST (OTHER)
  Requirement:          0.000ns
  Data Path Delay:      0.128ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.448 - 0.445)
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sysMonBlock/system_mon/daddr_1 to sysMonBlock/system_mon/sysmon_inst/SYSMON_INST
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y60.BQ      Tcko                  0.345   sysMonBlock/system_mon/mydready
                                                       sysMonBlock/system_mon/daddr_1
    SYSMON_X0Y0.DADDR1   net (fanout=2)        0.357   sysMonBlock/system_mon/daddr<1>
    SYSMON_X0Y0.DCLK     Tmonckd_DADR(-Th)     0.574   sysMonBlock/system_mon/sysmon_inst/SYSMON_INST
                                                       sysMonBlock/system_mon/sysmon_inst/SYSMON_INST
    -------------------------------------------------  ---------------------------
    Total                                      0.128ns (-0.229ns logic, 0.357ns route)
                                                       (-178.9% logic, 278.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.594ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 7.406ns (135.026MHz) (Tdcmpc)
  Physical resource: delDcm/DCM_ADV_INST/CLKIN
  Logical resource: delDcm/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: clk1
--------------------------------------------------------------------------------
Slack: 2.594ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 7.406ns (135.026MHz) (Tdcmpco)
  Physical resource: delDcm/DCM_ADV_INST/CLK0
  Logical resource: delDcm/DCM_ADV_INST/CLK0
  Location pin: DCM_ADV_X0Y11.CLK0
  Clock network: delDcm/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: delDcm/DCM_ADV_INST/CLKIN
  Logical resource: delDcm/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "qh1/ddr_16_1/inputClk" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1668 paths analyzed, 392 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.152ns.
--------------------------------------------------------------------------------

Paths for end point qh1/waverSlow/dataDecim_12 (SLICE_X7Y90.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               qh1/waverSlow/syncADC (FF)
  Destination:          qh1/waverSlow/dataDecim_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.308ns (Levels of Logic = 1)
  Clock Path Skew:      -0.122ns (0.660 - 0.782)
  Source Clock:         qh1/adcClk rising at 0.000ns
  Destination Clock:    qh1/adcClk falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: qh1/waverSlow/syncADC to qh1/waverSlow/dataDecim_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y101.DQ     Tcko                  0.396   qh1/waverSlow/syncADC
                                                       qh1/waverSlow/syncADC
    SLICE_X13Y101.A2     net (fanout=6)        0.528   qh1/waverSlow/syncADC
    SLICE_X13Y101.A      Tilo                  0.086   qh1/waverSlow/syncADC_inv
                                                       qh1/waverSlow/syncADC_inv1_INV_0
    SLICE_X7Y90.CE       net (fanout=4)        1.105   qh1/waverSlow/syncADC_inv
    SLICE_X7Y90.CLK      Tceck                 0.193   qh1/waverSlow/dataDecim<13>
                                                       qh1/waverSlow/dataDecim_12
    -------------------------------------------------  ---------------------------
    Total                                      2.308ns (0.675ns logic, 1.633ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Paths for end point qh1/waverSlow/dataDecim_13 (SLICE_X7Y90.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               qh1/waverSlow/syncADC (FF)
  Destination:          qh1/waverSlow/dataDecim_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.308ns (Levels of Logic = 1)
  Clock Path Skew:      -0.122ns (0.660 - 0.782)
  Source Clock:         qh1/adcClk rising at 0.000ns
  Destination Clock:    qh1/adcClk falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: qh1/waverSlow/syncADC to qh1/waverSlow/dataDecim_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y101.DQ     Tcko                  0.396   qh1/waverSlow/syncADC
                                                       qh1/waverSlow/syncADC
    SLICE_X13Y101.A2     net (fanout=6)        0.528   qh1/waverSlow/syncADC
    SLICE_X13Y101.A      Tilo                  0.086   qh1/waverSlow/syncADC_inv
                                                       qh1/waverSlow/syncADC_inv1_INV_0
    SLICE_X7Y90.CE       net (fanout=4)        1.105   qh1/waverSlow/syncADC_inv
    SLICE_X7Y90.CLK      Tceck                 0.193   qh1/waverSlow/dataDecim<13>
                                                       qh1/waverSlow/dataDecim_13
    -------------------------------------------------  ---------------------------
    Total                                      2.308ns (0.675ns logic, 1.633ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Paths for end point qh1/waverSlow/dataDecim_8 (SLICE_X8Y97.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.736ns (requirement - (data path - clock path skew + uncertainty))
  Source:               qh1/waverSlow/syncADC (FF)
  Destination:          qh1/waverSlow/dataDecim_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.190ns (Levels of Logic = 1)
  Clock Path Skew:      -0.039ns (0.743 - 0.782)
  Source Clock:         qh1/adcClk rising at 0.000ns
  Destination Clock:    qh1/adcClk falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: qh1/waverSlow/syncADC to qh1/waverSlow/dataDecim_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y101.DQ     Tcko                  0.396   qh1/waverSlow/syncADC
                                                       qh1/waverSlow/syncADC
    SLICE_X13Y101.A2     net (fanout=6)        0.528   qh1/waverSlow/syncADC
    SLICE_X13Y101.A      Tilo                  0.086   qh1/waverSlow/syncADC_inv
                                                       qh1/waverSlow/syncADC_inv1_INV_0
    SLICE_X8Y97.CE       net (fanout=4)        0.985   qh1/waverSlow/syncADC_inv
    SLICE_X8Y97.CLK      Tceck                 0.195   qh1/waverSlow/dataDecim<11>
                                                       qh1/waverSlow/dataDecim_8
    -------------------------------------------------  ---------------------------
    Total                                      2.190ns (0.677ns logic, 1.513ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------

Hold Paths: NET "qh1/ddr_16_1/inputClk" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y22.ADDRBL13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.316ns (requirement - (clock path skew + uncertainty - data path))
  Source:               qh1/waverSlow/ctRdCirc_8 (FF)
  Destination:          qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 0)
  Clock Path Skew:      0.124ns (0.585 - 0.461)
  Source Clock:         qh1/adcClk rising at 10.000ns
  Destination Clock:    qh1/adcClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: qh1/waverSlow/ctRdCirc_8 to qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X8Y113.AQ         Tcko                  0.364   qh1/waverSlow/ctRdCirc<9>
                                                          qh1/waverSlow/ctRdCirc_8
    RAMB36_X0Y22.ADDRBL13   net (fanout=2)        0.338   qh1/waverSlow/ctRdCirc<8>
    RAMB36_X0Y22.CLKBWRCLKL Trckc_ADDRB (-Th)     0.262   qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                          qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.440ns (0.102ns logic, 0.338ns route)
                                                          (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Paths for end point qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y22.ADDRBL14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.316ns (requirement - (clock path skew + uncertainty - data path))
  Source:               qh1/waverSlow/ctRdCirc_9 (FF)
  Destination:          qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 0)
  Clock Path Skew:      0.124ns (0.585 - 0.461)
  Source Clock:         qh1/adcClk rising at 10.000ns
  Destination Clock:    qh1/adcClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: qh1/waverSlow/ctRdCirc_9 to qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X8Y113.BQ         Tcko                  0.364   qh1/waverSlow/ctRdCirc<9>
                                                          qh1/waverSlow/ctRdCirc_9
    RAMB36_X0Y22.ADDRBL14   net (fanout=2)        0.338   qh1/waverSlow/ctRdCirc<9>
    RAMB36_X0Y22.CLKBWRCLKL Trckc_ADDRB (-Th)     0.262   qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                          qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.440ns (0.102ns logic, 0.338ns route)
                                                          (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Paths for end point qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X0Y21.ADDRAL9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.331ns (requirement - (clock path skew + uncertainty - data path))
  Source:               qh1/waverSlow/adWrFifo_6 (FF)
  Destination:          qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.134ns (0.593 - 0.459)
  Source Clock:         qh1/adcClk rising at 10.000ns
  Destination Clock:    qh1/adcClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: qh1/waverSlow/adWrFifo_6 to qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X8Y106.CQ         Tcko                  0.364   qh1/waverSlow/adWrFifo<7>
                                                          qh1/waverSlow/adWrFifo_6
    RAMB36_X0Y21.ADDRAL9    net (fanout=6)        0.363   qh1/waverSlow/adWrFifo<6>
    RAMB36_X0Y21.CLKARDCLKL Trckc_ADDRA (-Th)     0.262   qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          qh1/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.465ns (0.102ns logic, 0.363ns route)
                                                          (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "qh1/ddr_16_1/inputClk" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.001ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.999ns (250.063MHz) (Tbrper_I)
  Physical resource: qh1/ddr_16_1/bufferR/I
  Logical resource: qh1/ddr_16_1/bufferR/I
  Location pin: BUFR_X0Y8.I
  Clock network: qh1/ddr_16_1/clkDelayedRaw
--------------------------------------------------------------------------------
Slack: 8.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.000ns (500.000MHz) (Trper_CLKA)
  Physical resource: qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Logical resource: qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Location pin: RAMB36_X0Y22.CLKARDCLKL
  Clock network: qh1/adcClk
--------------------------------------------------------------------------------
Slack: 8.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.000ns (500.000MHz) (Trper_CLKB)
  Physical resource: qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Logical resource: qh1/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Location pin: RAMB36_X0Y22.CLKBWRCLKL
  Clock network: qh1/adcClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "q2/ddr_16_1/inputClk" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1665 paths analyzed, 389 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.308ns.
--------------------------------------------------------------------------------

Paths for end point q2/waverSlow/dataDecim_8 (SLICE_X9Y55.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               q2/waverSlow/syncADC (FF)
  Destination:          q2/waverSlow/dataDecim_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.695ns (Levels of Logic = 1)
  Clock Path Skew:      -0.127ns (0.742 - 0.869)
  Source Clock:         q2/adcClk rising at 0.000ns
  Destination Clock:    q2/adcClk falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: q2/waverSlow/syncADC to q2/waverSlow/dataDecim_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y61.AQ      Tcko                  0.396   q2/waverSlow/syncADC
                                                       q2/waverSlow/syncADC
    SLICE_X10Y58.A5      net (fanout=6)        0.559   q2/waverSlow/syncADC
    SLICE_X10Y58.A       Tilo                  0.086   q2/waverSlow/dataDecim<3>
                                                       q2/waverSlow/syncADC_inv1_INV_0
    SLICE_X9Y55.CE       net (fanout=4)        0.461   q2/waverSlow/syncADC_inv
    SLICE_X9Y55.CLK      Tceck                 0.193   q2/waverSlow/dataDecim<11>
                                                       q2/waverSlow/dataDecim_8
    -------------------------------------------------  ---------------------------
    Total                                      1.695ns (0.675ns logic, 1.020ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Paths for end point q2/waverSlow/dataDecim_9 (SLICE_X9Y55.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               q2/waverSlow/syncADC (FF)
  Destination:          q2/waverSlow/dataDecim_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.695ns (Levels of Logic = 1)
  Clock Path Skew:      -0.127ns (0.742 - 0.869)
  Source Clock:         q2/adcClk rising at 0.000ns
  Destination Clock:    q2/adcClk falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: q2/waverSlow/syncADC to q2/waverSlow/dataDecim_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y61.AQ      Tcko                  0.396   q2/waverSlow/syncADC
                                                       q2/waverSlow/syncADC
    SLICE_X10Y58.A5      net (fanout=6)        0.559   q2/waverSlow/syncADC
    SLICE_X10Y58.A       Tilo                  0.086   q2/waverSlow/dataDecim<3>
                                                       q2/waverSlow/syncADC_inv1_INV_0
    SLICE_X9Y55.CE       net (fanout=4)        0.461   q2/waverSlow/syncADC_inv
    SLICE_X9Y55.CLK      Tceck                 0.193   q2/waverSlow/dataDecim<11>
                                                       q2/waverSlow/dataDecim_9
    -------------------------------------------------  ---------------------------
    Total                                      1.695ns (0.675ns logic, 1.020ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Paths for end point q2/waverSlow/dataDecim_10 (SLICE_X9Y55.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               q2/waverSlow/syncADC (FF)
  Destination:          q2/waverSlow/dataDecim_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.695ns (Levels of Logic = 1)
  Clock Path Skew:      -0.127ns (0.742 - 0.869)
  Source Clock:         q2/adcClk rising at 0.000ns
  Destination Clock:    q2/adcClk falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: q2/waverSlow/syncADC to q2/waverSlow/dataDecim_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y61.AQ      Tcko                  0.396   q2/waverSlow/syncADC
                                                       q2/waverSlow/syncADC
    SLICE_X10Y58.A5      net (fanout=6)        0.559   q2/waverSlow/syncADC
    SLICE_X10Y58.A       Tilo                  0.086   q2/waverSlow/dataDecim<3>
                                                       q2/waverSlow/syncADC_inv1_INV_0
    SLICE_X9Y55.CE       net (fanout=4)        0.461   q2/waverSlow/syncADC_inv
    SLICE_X9Y55.CLK      Tceck                 0.193   q2/waverSlow/dataDecim<11>
                                                       q2/waverSlow/dataDecim_10
    -------------------------------------------------  ---------------------------
    Total                                      1.695ns (0.675ns logic, 1.020ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "q2/ddr_16_1/inputClk" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y9.ADDRAL11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.289ns (requirement - (clock path skew + uncertainty - data path))
  Source:               q2/waverSlow/ctWrCirc_6 (FF)
  Destination:          q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.488ns (Levels of Logic = 0)
  Clock Path Skew:      0.199ns (0.609 - 0.410)
  Source Clock:         q2/adcClk rising at 10.000ns
  Destination Clock:    q2/adcClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: q2/waverSlow/ctWrCirc_6 to q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X3Y46.CQ         Tcko                  0.345   q2/waverSlow/ctWrCirc<7>
                                                         q2/waverSlow/ctWrCirc_6
    RAMB36_X0Y9.ADDRAL11   net (fanout=4)        0.405   q2/waverSlow/ctWrCirc<6>
    RAMB36_X0Y9.CLKARDCLKL Trckc_ADDRA (-Th)     0.262   q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                         q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    ---------------------------------------------------  ---------------------------
    Total                                        0.488ns (0.083ns logic, 0.405ns route)
                                                         (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------

Paths for end point q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y9.ADDRAL13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.291ns (requirement - (clock path skew + uncertainty - data path))
  Source:               q2/waverSlow/ctWrCirc_8 (FF)
  Destination:          q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.494ns (Levels of Logic = 0)
  Clock Path Skew:      0.203ns (0.609 - 0.406)
  Source Clock:         q2/adcClk rising at 10.000ns
  Destination Clock:    q2/adcClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: q2/waverSlow/ctWrCirc_8 to q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X3Y47.AQ         Tcko                  0.345   q2/waverSlow/ctWrCirc<9>
                                                         q2/waverSlow/ctWrCirc_8
    RAMB36_X0Y9.ADDRAL13   net (fanout=4)        0.411   q2/waverSlow/ctWrCirc<8>
    RAMB36_X0Y9.CLKARDCLKL Trckc_ADDRA (-Th)     0.262   q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                         q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    ---------------------------------------------------  ---------------------------
    Total                                        0.494ns (0.083ns logic, 0.411ns route)
                                                         (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------

Paths for end point q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y9.ADDRAL5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.323ns (requirement - (clock path skew + uncertainty - data path))
  Source:               q2/waverSlow/ctWrCirc_0 (FF)
  Destination:          q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.519ns (Levels of Logic = 0)
  Clock Path Skew:      0.196ns (0.609 - 0.413)
  Source Clock:         q2/adcClk rising at 10.000ns
  Destination Clock:    q2/adcClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: q2/waverSlow/ctWrCirc_0 to q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X3Y45.AQ         Tcko                  0.345   q2/waverSlow/ctWrCirc<3>
                                                         q2/waverSlow/ctWrCirc_0
    RAMB36_X0Y9.ADDRAL5    net (fanout=3)        0.436   q2/waverSlow/ctWrCirc<0>
    RAMB36_X0Y9.CLKARDCLKL Trckc_ADDRA (-Th)     0.262   q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                         q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    ---------------------------------------------------  ---------------------------
    Total                                        0.519ns (0.083ns logic, 0.436ns route)
                                                         (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "q2/ddr_16_1/inputClk" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.001ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.999ns (250.063MHz) (Tbrper_I)
  Physical resource: q2/ddr_16_1/bufferR/I
  Logical resource: q2/ddr_16_1/bufferR/I
  Location pin: BUFR_X0Y5.I
  Clock network: q2/ddr_16_1/clkDelayedRaw
--------------------------------------------------------------------------------
Slack: 8.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.000ns (500.000MHz) (Trper_CLKA)
  Physical resource: q2/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAL
  Logical resource: q2/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAL
  Location pin: RAMB36_X0Y12.CLKARDCLKL
  Clock network: q2/adcClk
--------------------------------------------------------------------------------
Slack: 8.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.000ns (500.000MHz) (Trper_CLKA)
  Physical resource: q2/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAU
  Logical resource: q2/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAU
  Location pin: RAMB36_X0Y12.CLKARDCLKU
  Clock network: q2/adcClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "q3/ddr_16_1/inputClk" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1667 paths analyzed, 389 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.604ns.
--------------------------------------------------------------------------------

Paths for end point q3/waverSlow/dataDecim_12 (SLICE_X7Y48.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               q3/waverSlow/syncADC (FF)
  Destination:          q3/waverSlow/dataDecim_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.223ns (Levels of Logic = 1)
  Clock Path Skew:      -0.026ns (0.425 - 0.451)
  Source Clock:         q3/adcClk rising at 0.000ns
  Destination Clock:    q3/adcClk falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: q3/waverSlow/syncADC to q3/waverSlow/dataDecim_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y54.AQ       Tcko                  0.375   q3/waverSlow/syncADC
                                                       q3/waverSlow/syncADC
    SLICE_X2Y50.A1       net (fanout=6)        0.893   q3/waverSlow/syncADC
    SLICE_X2Y50.A        Tilo                  0.086   q3/waverSlow/dataDecim<3>
                                                       q3/waverSlow/syncADC_inv1_INV_0
    SLICE_X7Y48.CE       net (fanout=4)        0.676   q3/waverSlow/syncADC_inv
    SLICE_X7Y48.CLK      Tceck                 0.193   q3/waverSlow/dataDecim<13>
                                                       q3/waverSlow/dataDecim_12
    -------------------------------------------------  ---------------------------
    Total                                      2.223ns (0.654ns logic, 1.569ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Paths for end point q3/waverSlow/dataDecim_13 (SLICE_X7Y48.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               q3/waverSlow/syncADC (FF)
  Destination:          q3/waverSlow/dataDecim_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.223ns (Levels of Logic = 1)
  Clock Path Skew:      -0.026ns (0.425 - 0.451)
  Source Clock:         q3/adcClk rising at 0.000ns
  Destination Clock:    q3/adcClk falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: q3/waverSlow/syncADC to q3/waverSlow/dataDecim_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y54.AQ       Tcko                  0.375   q3/waverSlow/syncADC
                                                       q3/waverSlow/syncADC
    SLICE_X2Y50.A1       net (fanout=6)        0.893   q3/waverSlow/syncADC
    SLICE_X2Y50.A        Tilo                  0.086   q3/waverSlow/dataDecim<3>
                                                       q3/waverSlow/syncADC_inv1_INV_0
    SLICE_X7Y48.CE       net (fanout=4)        0.676   q3/waverSlow/syncADC_inv
    SLICE_X7Y48.CLK      Tceck                 0.193   q3/waverSlow/dataDecim<13>
                                                       q3/waverSlow/dataDecim_13
    -------------------------------------------------  ---------------------------
    Total                                      2.223ns (0.654ns logic, 1.569ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Paths for end point q3/waverSlow/dataDecim_8 (SLICE_X2Y49.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               q3/waverSlow/syncADC (FF)
  Destination:          q3/waverSlow/dataDecim_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.958ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.121 - 0.127)
  Source Clock:         q3/adcClk rising at 0.000ns
  Destination Clock:    q3/adcClk falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: q3/waverSlow/syncADC to q3/waverSlow/dataDecim_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y54.AQ       Tcko                  0.375   q3/waverSlow/syncADC
                                                       q3/waverSlow/syncADC
    SLICE_X2Y50.A1       net (fanout=6)        0.893   q3/waverSlow/syncADC
    SLICE_X2Y50.A        Tilo                  0.086   q3/waverSlow/dataDecim<3>
                                                       q3/waverSlow/syncADC_inv1_INV_0
    SLICE_X2Y49.CE       net (fanout=4)        0.411   q3/waverSlow/syncADC_inv
    SLICE_X2Y49.CLK      Tceck                 0.193   q3/waverSlow/dataDecim<11>
                                                       q3/waverSlow/dataDecim_8
    -------------------------------------------------  ---------------------------
    Total                                      1.958ns (0.654ns logic, 1.304ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Hold Paths: NET "q3/ddr_16_1/inputClk" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y9.ADDRAU11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.200ns (requirement - (clock path skew + uncertainty - data path))
  Source:               q3/waverSlow/ctWrCirc_6 (FF)
  Destination:          q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.382ns (Levels of Logic = 0)
  Clock Path Skew:      0.182ns (0.602 - 0.420)
  Source Clock:         q3/adcClk rising at 10.000ns
  Destination Clock:    q3/adcClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: q3/waverSlow/ctWrCirc_6 to q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X4Y47.CQ         Tcko                  0.364   q3/waverSlow/ctWrCirc<7>
                                                         q3/waverSlow/ctWrCirc_6
    RAMB36_X0Y9.ADDRAU11   net (fanout=4)        0.280   q3/waverSlow/ctWrCirc<6>
    RAMB36_X0Y9.CLKARDCLKU Trckc_ADDRA (-Th)     0.262   q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                         q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    ---------------------------------------------------  ---------------------------
    Total                                        0.382ns (0.102ns logic, 0.280ns route)
                                                         (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Paths for end point q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y9.ADDRAU9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.203ns (requirement - (clock path skew + uncertainty - data path))
  Source:               q3/waverSlow/ctWrCirc_4 (FF)
  Destination:          q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.182ns (0.602 - 0.420)
  Source Clock:         q3/adcClk rising at 10.000ns
  Destination Clock:    q3/adcClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: q3/waverSlow/ctWrCirc_4 to q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X4Y47.AQ         Tcko                  0.364   q3/waverSlow/ctWrCirc<7>
                                                         q3/waverSlow/ctWrCirc_4
    RAMB36_X0Y9.ADDRAU9    net (fanout=3)        0.283   q3/waverSlow/ctWrCirc<4>
    RAMB36_X0Y9.CLKARDCLKU Trckc_ADDRA (-Th)     0.262   q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                         q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    ---------------------------------------------------  ---------------------------
    Total                                        0.385ns (0.102ns logic, 0.283ns route)
                                                         (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Paths for end point q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y9.ADDRBU13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.306ns (requirement - (clock path skew + uncertainty - data path))
  Source:               q3/waverSlow/ctRdCirc_8 (FF)
  Destination:          q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.478ns (Levels of Logic = 0)
  Clock Path Skew:      0.172ns (0.602 - 0.430)
  Source Clock:         q3/adcClk rising at 10.000ns
  Destination Clock:    q3/adcClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: q3/waverSlow/ctRdCirc_8 to q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X2Y48.AQ         Tcko                  0.345   q3/waverSlow/ctRdCirc<9>
                                                         q3/waverSlow/ctRdCirc_8
    RAMB36_X0Y9.ADDRBU13   net (fanout=2)        0.395   q3/waverSlow/ctRdCirc<8>
    RAMB36_X0Y9.CLKBWRCLKU Trckc_ADDRB (-Th)     0.262   q2/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                         q3/waverSlow/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    ---------------------------------------------------  ---------------------------
    Total                                        0.478ns (0.083ns logic, 0.395ns route)
                                                         (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "q3/ddr_16_1/inputClk" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.001ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.999ns (250.063MHz) (Tbrper_I)
  Physical resource: q3/ddr_16_1/bufferR/I
  Logical resource: q3/ddr_16_1/bufferR/I
  Location pin: BUFR_X0Y4.I
  Clock network: q3/ddr_16_1/clkDelayedRaw
--------------------------------------------------------------------------------
Slack: 8.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.000ns (500.000MHz) (Trper_CLKA)
  Physical resource: q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAL
  Logical resource: q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAL
  Location pin: RAMB36_X0Y10.CLKARDCLKL
  Clock network: q3/adcClk
--------------------------------------------------------------------------------
Slack: 8.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.000ns (500.000MHz) (Trper_CLKA)
  Physical resource: q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAU
  Logical resource: q3/waverSlow/make_4k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAU
  Location pin: RAMB36_X0Y10.CLKARDCLKU
  Clock network: q3/adcClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ADC_250_CLK = PERIOD TIMEGRP "ADC_250_CLK" 4 ns HIGH 50% 
PRIORITY 1;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5823 paths analyzed, 1434 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.999ns.
--------------------------------------------------------------------------------

Paths for end point ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y16.DIADIU1), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Destination:          ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.649ns (Levels of Logic = 1)
  Clock Path Skew:      -0.071ns (0.810 - 0.881)
  Source Clock:         ql1/adcClk rising at 0.000ns
  Destination Clock:    ql1/adcClk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP to ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y14.DOBDOL10   Trcko_DORB            1.892   ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                          ql1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    SLICE_X43Y78.B6         net (fanout=1)        0.748   ql1/waverFast/circOut<9>
    SLICE_X43Y78.B          Tilo                  0.086   ql1/waverFast/fifoIn<9>
                                                          ql1/waverFast/Mmux_fifoIn411
    RAMB36_X1Y16.DIADIU1    net (fanout=1)        0.624   ql1/waverFast/fifoIn<9>
    RAMB36_X1Y16.CLKARDCLKU Trdck_DIA             0.299   ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         3.649ns (2.277ns logic, 1.372ns route)
                                                          (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ql1/waverFast/acqFastCs_2 (FF)
  Destination:          ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      2.740ns (Levels of Logic = 2)
  Clock Path Skew:      0.117ns (0.575 - 0.458)
  Source Clock:         ql1/adcClk rising at 0.000ns
  Destination Clock:    ql1/adcClk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ql1/waverFast/acqFastCs_2 to ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X47Y85.AQ         Tcko                  0.375   ql1/waverFast/acqFastCs<2>
                                                          ql1/waverFast/acqFastCs_2
    SLICE_X43Y78.A6         net (fanout=15)       0.800   ql1/waverFast/acqFastCs<2>
    SLICE_X43Y78.A          Tilo                  0.086   ql1/waverFast/fifoIn<9>
                                                          ql1/waverFast/Mmux_fifoIn1211
    SLICE_X43Y78.B4         net (fanout=23)       0.470   ql1/waverFast/N0
    SLICE_X43Y78.B          Tilo                  0.086   ql1/waverFast/fifoIn<9>
                                                          ql1/waverFast/Mmux_fifoIn411
    RAMB36_X1Y16.DIADIU1    net (fanout=1)        0.624   ql1/waverFast/fifoIn<9>
    RAMB36_X1Y16.CLKARDCLKU Trdck_DIA             0.299   ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         2.740ns (0.846ns logic, 1.894ns route)
                                                          (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ql1/waverFast/acqFastCs_0 (FF)
  Destination:          ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      2.667ns (Levels of Logic = 1)
  Clock Path Skew:      0.118ns (0.575 - 0.457)
  Source Clock:         ql1/adcClk rising at 0.000ns
  Destination Clock:    ql1/adcClk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ql1/waverFast/acqFastCs_0 to ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X49Y95.AQ         Tcko                  0.375   ql1/waverFast/acqFastCs<0>
                                                          ql1/waverFast/acqFastCs_0
    SLICE_X43Y78.B5         net (fanout=36)       1.283   ql1/waverFast/acqFastCs<0>
    SLICE_X43Y78.B          Tilo                  0.086   ql1/waverFast/fifoIn<9>
                                                          ql1/waverFast/Mmux_fifoIn411
    RAMB36_X1Y16.DIADIU1    net (fanout=1)        0.624   ql1/waverFast/fifoIn<9>
    RAMB36_X1Y16.CLKARDCLKU Trdck_DIA             0.299   ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          ql1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         2.667ns (0.760ns logic, 1.907ns route)
                                                          (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Paths for end point i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y20.DIADIU0), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Destination:          i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.665ns (Levels of Logic = 1)
  Clock Path Skew:      -0.032ns (0.828 - 0.860)
  Source Clock:         i1/adcClk rising at 0.000ns
  Destination Clock:    i1/adcClk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP to i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y18.DOBDOL8    Trcko_DORB            1.892   i1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                          i1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    SLICE_X42Y93.D6         net (fanout=1)        0.594   i1/waverFast/circOut<7>
    SLICE_X42Y93.D          Tilo                  0.086   i1/waverFast/fifoIn<7>
                                                          i1/waverFast/Mmux_fifoIn351
    RAMB36_X1Y20.DIADIU0    net (fanout=1)        0.794   i1/waverFast/fifoIn<7>
    RAMB36_X1Y20.CLKARDCLKU Trdck_DIA             0.299   i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         3.665ns (2.277ns logic, 1.388ns route)
                                                          (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i1/waverFast/acqFastCs_2 (FF)
  Destination:          i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      2.960ns (Levels of Logic = 2)
  Clock Path Skew:      0.057ns (0.575 - 0.518)
  Source Clock:         i1/adcClk rising at 0.000ns
  Destination Clock:    i1/adcClk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i1/waverFast/acqFastCs_2 to i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X42Y100.AQ        Tcko                  0.375   i1/waverFast/acqFastCs<2>
                                                          i1/waverFast/acqFastCs_2
    SLICE_X43Y97.A5         net (fanout=15)       0.525   i1/waverFast/acqFastCs<2>
    SLICE_X43Y97.A          Tilo                  0.086   i1/waverFast/fifoIn<9>
                                                          i1/waverFast/Mmux_fifoIn1211
    SLICE_X42Y93.D5         net (fanout=23)       0.795   i1/waverFast/N0
    SLICE_X42Y93.D          Tilo                  0.086   i1/waverFast/fifoIn<7>
                                                          i1/waverFast/Mmux_fifoIn351
    RAMB36_X1Y20.DIADIU0    net (fanout=1)        0.794   i1/waverFast/fifoIn<7>
    RAMB36_X1Y20.CLKARDCLKU Trdck_DIA             0.299   i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         2.960ns (0.846ns logic, 2.114ns route)
                                                          (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i1/waverFast/acqFastCs_1 (FF)
  Destination:          i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      2.926ns (Levels of Logic = 2)
  Clock Path Skew:      0.083ns (0.828 - 0.745)
  Source Clock:         i1/adcClk rising at 0.000ns
  Destination Clock:    i1/adcClk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i1/waverFast/acqFastCs_1 to i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X40Y96.AQ         Tcko                  0.396   i1/waverFast/acqFastCs<1>
                                                          i1/waverFast/acqFastCs_1
    SLICE_X43Y97.A4         net (fanout=14)       0.470   i1/waverFast/acqFastCs<1>
    SLICE_X43Y97.A          Tilo                  0.086   i1/waverFast/fifoIn<9>
                                                          i1/waverFast/Mmux_fifoIn1211
    SLICE_X42Y93.D5         net (fanout=23)       0.795   i1/waverFast/N0
    SLICE_X42Y93.D          Tilo                  0.086   i1/waverFast/fifoIn<7>
                                                          i1/waverFast/Mmux_fifoIn351
    RAMB36_X1Y20.DIADIU0    net (fanout=1)        0.794   i1/waverFast/fifoIn<7>
    RAMB36_X1Y20.CLKARDCLKU Trdck_DIA             0.299   i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         2.926ns (0.867ns logic, 2.059ns route)
                                                          (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------

Paths for end point i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y20.DIADIL0), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Destination:          i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.548ns (Levels of Logic = 1)
  Clock Path Skew:      -0.028ns (0.832 - 0.860)
  Source Clock:         i1/adcClk rising at 0.000ns
  Destination Clock:    i1/adcClk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP to i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y18.DOBDOL6    Trcko_DORB            1.892   i1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                          i1/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    SLICE_X43Y93.D5         net (fanout=1)        0.502   i1/waverFast/circOut<6>
    SLICE_X43Y93.D          Tilo                  0.086   i1/waverFast/fifoIn<6>
                                                          i1/waverFast/Mmux_fifoIn321
    RAMB36_X1Y20.DIADIL0    net (fanout=1)        0.769   i1/waverFast/fifoIn<6>
    RAMB36_X1Y20.CLKARDCLKL Trdck_DIA             0.299   i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         3.548ns (2.277ns logic, 1.271ns route)
                                                          (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i1/waverFast/acqFastCs_2 (FF)
  Destination:          i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      2.832ns (Levels of Logic = 2)
  Clock Path Skew:      0.061ns (0.579 - 0.518)
  Source Clock:         i1/adcClk rising at 0.000ns
  Destination Clock:    i1/adcClk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i1/waverFast/acqFastCs_2 to i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X42Y100.AQ        Tcko                  0.375   i1/waverFast/acqFastCs<2>
                                                          i1/waverFast/acqFastCs_2
    SLICE_X43Y97.A5         net (fanout=15)       0.525   i1/waverFast/acqFastCs<2>
    SLICE_X43Y97.A          Tilo                  0.086   i1/waverFast/fifoIn<9>
                                                          i1/waverFast/Mmux_fifoIn1211
    SLICE_X43Y93.D6         net (fanout=23)       0.692   i1/waverFast/N0
    SLICE_X43Y93.D          Tilo                  0.086   i1/waverFast/fifoIn<6>
                                                          i1/waverFast/Mmux_fifoIn321
    RAMB36_X1Y20.DIADIL0    net (fanout=1)        0.769   i1/waverFast/fifoIn<6>
    RAMB36_X1Y20.CLKARDCLKL Trdck_DIA             0.299   i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         2.832ns (0.846ns logic, 1.986ns route)
                                                          (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i1/waverFast/acqFastCs_1 (FF)
  Destination:          i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      2.798ns (Levels of Logic = 2)
  Clock Path Skew:      0.087ns (0.832 - 0.745)
  Source Clock:         i1/adcClk rising at 0.000ns
  Destination Clock:    i1/adcClk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i1/waverFast/acqFastCs_1 to i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X40Y96.AQ         Tcko                  0.396   i1/waverFast/acqFastCs<1>
                                                          i1/waverFast/acqFastCs_1
    SLICE_X43Y97.A4         net (fanout=14)       0.470   i1/waverFast/acqFastCs<1>
    SLICE_X43Y97.A          Tilo                  0.086   i1/waverFast/fifoIn<9>
                                                          i1/waverFast/Mmux_fifoIn1211
    SLICE_X43Y93.D6         net (fanout=23)       0.692   i1/waverFast/N0
    SLICE_X43Y93.D          Tilo                  0.086   i1/waverFast/fifoIn<6>
                                                          i1/waverFast/Mmux_fifoIn321
    RAMB36_X1Y20.DIADIL0    net (fanout=1)        0.769   i1/waverFast/fifoIn<6>
    RAMB36_X1Y20.CLKARDCLKL Trdck_DIA             0.299   i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          i1/waverFast/make_8k_Meb.meb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         2.798ns (0.867ns logic, 1.931ns route)
                                                          (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ADC_250_CLK = PERIOD TIMEGRP "ADC_250_CLK" 4 ns HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------

Paths for end point i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y18.ADDRAL7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.197ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i2/waverFast/ctWrCirc_2 (FF)
  Destination:          i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.353ns (Levels of Logic = 0)
  Clock Path Skew:      0.156ns (0.605 - 0.449)
  Source Clock:         i2/adcClk rising at 4.000ns
  Destination Clock:    i2/adcClk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i2/waverFast/ctWrCirc_2 to i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X6Y91.CQ          Tcko                  0.345   i2/waverFast/ctWrCirc<3>
                                                          i2/waverFast/ctWrCirc_2
    RAMB36_X0Y18.ADDRAL7    net (fanout=3)        0.270   i2/waverFast/ctWrCirc<2>
    RAMB36_X0Y18.CLKARDCLKL Trckc_ADDRA (-Th)     0.262   i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                          i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.353ns (0.083ns logic, 0.270ns route)
                                                          (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Paths for end point i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y18.ADDRAL11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.215ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i2/waverFast/ctWrCirc_6 (FF)
  Destination:          i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.365ns (Levels of Logic = 0)
  Clock Path Skew:      0.150ns (0.605 - 0.455)
  Source Clock:         i2/adcClk rising at 4.000ns
  Destination Clock:    i2/adcClk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i2/waverFast/ctWrCirc_6 to i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X6Y92.CQ          Tcko                  0.345   i2/waverFast/ctWrCirc<7>
                                                          i2/waverFast/ctWrCirc_6
    RAMB36_X0Y18.ADDRAL11   net (fanout=4)        0.282   i2/waverFast/ctWrCirc<6>
    RAMB36_X0Y18.CLKARDCLKL Trckc_ADDRA (-Th)     0.262   i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                          i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.365ns (0.083ns logic, 0.282ns route)
                                                          (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Paths for end point i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y18.ADDRAL13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.218ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i2/waverFast/ctWrCirc_8 (FF)
  Destination:          i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.364ns (Levels of Logic = 0)
  Clock Path Skew:      0.146ns (0.605 - 0.459)
  Source Clock:         i2/adcClk rising at 4.000ns
  Destination Clock:    i2/adcClk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i2/waverFast/ctWrCirc_8 to i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X6Y93.AQ          Tcko                  0.345   i2/waverFast/ctWrCirc<9>
                                                          i2/waverFast/ctWrCirc_8
    RAMB36_X0Y18.ADDRAL13   net (fanout=4)        0.281   i2/waverFast/ctWrCirc<8>
    RAMB36_X0Y18.CLKARDCLKL Trckc_ADDRA (-Th)     0.262   i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                          i2/waverFast/bufCirc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.364ns (0.083ns logic, 0.281ns route)
                                                          (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ADC_250_CLK = PERIOD TIMEGRP "ADC_250_CLK" 4 ns HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.999ns (250.063MHz) (Tbrper_I)
  Physical resource: ql1/ddr_16_1/bufferR/I
  Logical resource: ql1/ddr_16_1/bufferR/I
  Location pin: BUFR_X1Y9.I
  Clock network: ql1/ddr_16_1/clkDelayedRaw
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.999ns (250.063MHz) (Tbrper_I)
  Physical resource: i1/ddr_16_1/bufferR/I
  Logical resource: i1/ddr_16_1/bufferR/I
  Location pin: BUFR_X1Y8.I
  Clock network: i1/ddr_16_1/clkDelayedRaw
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.999ns (250.063MHz) (Tbrper_I)
  Physical resource: i2/ddr_16_1/bufferR/I
  Logical resource: i2/ddr_16_1/bufferR/I
  Location pin: BUFR_X0Y9.I
  Clock network: i2/ddr_16_1/clkDelayedRaw
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for clk25MHz1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clk25MHz1                      |     40.000ns|     10.000ns|     23.968ns|            0|            0|          710|         2232|
| fLink/clkgen_inst/inst_the_pll|     10.000ns|      4.958ns|          N/A|            0|            0|          416|            0|
| /CLKOUT3_BUF                  |             |             |             |             |             |             |             |
| fLink/clkgen_inst/inst_the_pll|      2.500ns|      1.498ns|          N/A|            0|            0|            0|            0|
| /CLKOUT2_BUF                  |             |             |             |             |             |             |             |
| fLink/clkgen_inst/inst_the_pll|      5.000ns|      1.498ns|          N/A|            0|            0|            0|            0|
| /CLKOUT1_BUF                  |             |             |             |             |             |             |             |
| fLink/clkgen_inst/inst_the_pll|     20.000ns|      6.068ns|          N/A|            0|            0|         1816|            0|
| /CLKOUT0_BUF                  |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ckAdcI1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcI1_n      |    3.732|         |         |         |
ckAdcI1_p      |    3.732|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcI1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcI1_n      |    3.732|         |         |         |
ckAdcI1_p      |    3.732|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcI2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcI2_n      |    3.605|         |         |         |
ckAdcI2_p      |    3.605|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcI2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcI2_n      |    3.605|         |         |         |
ckAdcI2_p      |    3.605|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcQ2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcQ2_n      |    5.308|         |    1.857|         |
ckAdcQ2_p      |    5.308|         |    1.857|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcQ2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcQ2_n      |    5.308|         |    1.857|         |
ckAdcQ2_p      |    5.308|         |    1.857|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcQ3_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcQ3_n      |    4.604|         |    2.284|         |
ckAdcQ3_p      |    4.604|         |    2.284|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcQ3_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcQ3_n      |    4.604|         |    2.284|         |
ckAdcQ3_p      |    4.604|         |    2.284|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcQH1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcQH1_n     |    5.152|         |    2.465|         |
ckAdcQH1_p     |    5.152|         |    2.465|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcQH1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcQH1_n     |    5.152|         |    2.465|         |
ckAdcQH1_p     |    5.152|         |    2.465|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcQL1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcQL1_n     |    3.755|         |         |         |
ckAdcQL1_p     |    3.755|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcQL1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcQL1_n     |    3.755|         |         |         |
ckAdcQL1_p     |    3.755|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk25MHz_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk25MHz_n     |    4.958|         |         |         |
clk25MHz_p     |    4.958|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk25MHz_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk25MHz_n     |    4.958|         |         |         |
clk25MHz_p     |    4.958|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysClk_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysClk_n       |    9.809|    2.204|         |         |
sysClk_p       |    9.809|    2.204|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysClk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysClk_n       |    9.809|    2.204|         |         |
sysClk_p       |    9.809|    2.204|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3105601 paths, 0 nets, and 42041 connections

Design statistics:
   Minimum period:  10.000ns{1}   (Maximum frequency: 100.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Apr  7 18:06:04 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 677 MB



