
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.59+117 (git sha1 faa1e8fac, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)

-- Running command `read_verilog alu_32bit.v; synth -top alu_32bit; stat' --

1. Executing Verilog-2005 frontend: alu_32bit.v
Parsing Verilog input from `alu_32bit.v' to AST representation.
verilog frontend filename alu_32bit.v
Generating RTLIL representation for module `\alu_32bit'.
Successfully finished Verilog frontend.

2. Executing SYNTH pass.

2.1. Executing HIERARCHY pass (managing design hierarchy).

2.1.1. Analyzing design hierarchy..
Top module:  \alu_32bit

2.1.2. Analyzing design hierarchy..
Top module:  \alu_32bit
Removed 0 unused modules.

2.2. Executing PROC pass (convert processes to netlists).

2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$alu_32bit.v:27$3 in module alu_32bit.
Marked 1 switch rules as full_case in process $proc$alu_32bit.v:27$3 in module alu_32bit.
Removed a total of 1 dead cases.

2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 4 assignments to connections.

2.2.4. Executing PROC_INIT pass (extract init attributes).

2.2.5. Executing PROC_ARST pass (detect async resets in processes).

2.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\alu_32bit.$proc$alu_32bit.v:27$3'.
     1/3: $1\overflow[0:0]
     2/3: $1\carry_out[0:0]
     3/3: $1\result[31:0]

2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\alu_32bit.\result' from process `\alu_32bit.$proc$alu_32bit.v:27$3'.
No latch inferred for signal `\alu_32bit.\zero' from process `\alu_32bit.$proc$alu_32bit.v:27$3'.
No latch inferred for signal `\alu_32bit.\carry_out' from process `\alu_32bit.$proc$alu_32bit.v:27$3'.
No latch inferred for signal `\alu_32bit.\overflow' from process `\alu_32bit.$proc$alu_32bit.v:27$3'.

2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).

2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\alu_32bit.$proc$alu_32bit.v:27$3'.
Removing empty process `alu_32bit.$proc$alu_32bit.v:27$3'.
Cleaned up 1 empty switch.

2.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu_32bit.
<suppressed ~4 debug messages>

2.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu_32bit.

2.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu_32bit..
Removed 0 unused cells and 13 unused wires.
<suppressed ~1 debug messages>

2.5. Executing CHECK pass (checking for obvious problems).
Checking module alu_32bit...
Found and reported 0 problems.

2.6. Executing OPT pass (performing simple optimizations).

2.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu_32bit.

2.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu_32bit'.
<suppressed ~51 debug messages>
Removed a total of 17 cells.

2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \alu_32bit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \alu_32bit.
    New ctrl vector for $pmux cell $procmux$26: { $procmux$25_CMP $procmux$24_CMP $auto$opt_reduce.cc:137:opt_pmux$45 }
    New ctrl vector for $pmux cell $procmux$17: { $procmux$25_CMP $procmux$24_CMP $auto$opt_reduce.cc:137:opt_pmux$47 }
  Optimizing cells in module \alu_32bit.
Performed a total of 2 changes.

2.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu_32bit'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

2.6.6. Executing OPT_DFF pass (perform DFF optimizations).

2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu_32bit..
Removed 0 unused cells and 18 unused wires.
<suppressed ~1 debug messages>

2.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu_32bit.

2.6.9. Rerunning OPT passes. (Maybe there is more to do..)

2.6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \alu_32bit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

2.6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \alu_32bit.
Performed a total of 0 changes.

2.6.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu_32bit'.
Removed a total of 0 cells.

2.6.13. Executing OPT_DFF pass (perform DFF optimizations).

2.6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu_32bit..

2.6.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu_32bit.

2.6.16. Finished fast OPT passes. (There is nothing left to do.)

2.7. Executing FSM pass (extract and optimize FSM).

2.7.1. Executing FSM_DETECT pass (finding FSMs in design).

2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).

2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).

2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu_32bit..

2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).

2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

2.8. Executing OPT pass (performing simple optimizations).

2.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu_32bit.

2.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu_32bit'.
Removed a total of 0 cells.

2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \alu_32bit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \alu_32bit.
Performed a total of 0 changes.

2.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu_32bit'.
Removed a total of 0 cells.

2.8.6. Executing OPT_DFF pass (perform DFF optimizations).

2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu_32bit..

2.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu_32bit.

2.8.9. Finished fast OPT passes. (There is nothing left to do.)

2.9. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 33) from port A of cell alu_32bit.$add$alu_32bit.v:24$1 ($add).
Removed top 1 bits (of 33) from port B of cell alu_32bit.$add$alu_32bit.v:24$1 ($add).
Removed top 1 bits (of 33) from port A of cell alu_32bit.$sub$alu_32bit.v:25$2 ($sub).
Removed top 1 bits (of 33) from port B of cell alu_32bit.$sub$alu_32bit.v:25$2 ($sub).
Removed top 1 bits (of 3) from port B of cell alu_32bit.$procmux$22_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell alu_32bit.$procmux$23_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell alu_32bit.$procmux$24_CMP0 ($eq).

2.10. Executing PEEPOPT pass (run peephole optimizers).

2.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu_32bit..

2.12. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module alu_32bit:
  creating $macc model for $add$alu_32bit.v:24$1 ($add).
  creating $macc model for $sub$alu_32bit.v:25$2 ($sub).
  creating $alu model for $macc $sub$alu_32bit.v:25$2.
  creating $alu model for $macc $add$alu_32bit.v:24$1.
  creating $alu cell for $add$alu_32bit.v:24$1: $auto$alumacc.cc:512:replace_alu$48
  creating $alu cell for $sub$alu_32bit.v:25$2: $auto$alumacc.cc:512:replace_alu$51
  created 2 $alu and 0 $macc cells.

2.13. Executing SHARE pass (SAT-based resource sharing).

2.14. Executing OPT pass (performing simple optimizations).

2.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu_32bit.

2.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu_32bit'.
Removed a total of 0 cells.

2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \alu_32bit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \alu_32bit.
Performed a total of 0 changes.

2.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu_32bit'.
Removed a total of 0 cells.

2.14.6. Executing OPT_DFF pass (perform DFF optimizations).

2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu_32bit..

2.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu_32bit.

2.14.9. Finished fast OPT passes. (There is nothing left to do.)

2.15. Executing MEMORY pass.

2.15.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu_32bit..

2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu_32bit..

2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).

2.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu_32bit..

2.17. Executing OPT pass (performing simple optimizations).

2.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu_32bit.
<suppressed ~3 debug messages>

2.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu_32bit'.
Removed a total of 0 cells.

2.17.3. Executing OPT_DFF pass (perform DFF optimizations).

2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu_32bit..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

2.17.5. Finished fast OPT passes.

2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

2.19. Executing OPT pass (performing simple optimizations).

2.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu_32bit.

2.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu_32bit'.
Removed a total of 0 cells.

2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \alu_32bit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \alu_32bit.
Performed a total of 0 changes.

2.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu_32bit'.
Removed a total of 0 cells.

2.19.6. Executing OPT_SHARE pass.

2.19.7. Executing OPT_DFF pass (perform DFF optimizations).

2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu_32bit..

2.19.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu_32bit.

2.19.10. Finished fast OPT passes. (There is nothing left to do.)

2.20. Executing TECHMAP pass (map to technology primitives).

2.20.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /usr/local/bin/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

2.20.2. Continuing TECHMAP pass.
Using template $paramod$857150d3a9b7fb38b73bbaa31ff652415e553f98\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$49f1dc3dcd6d2c748486fe94c6744a34a19bbafe\_90_pmux for cells of type $pmux.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000100001 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000100001 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~659 debug messages>

2.21. Executing OPT pass (performing simple optimizations).

2.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu_32bit.
<suppressed ~309 debug messages>

2.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu_32bit'.
<suppressed ~345 debug messages>
Removed a total of 115 cells.

2.21.3. Executing OPT_DFF pass (perform DFF optimizations).

2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu_32bit..
Removed 0 unused cells and 260 unused wires.
<suppressed ~1 debug messages>

2.21.5. Finished fast OPT passes.

2.22. Executing ABC pass (technology mapping using ABC).

2.22.1. Extracting gate netlist of module `\alu_32bit' to `<abc-temp-dir>/input.blif'..

2.22.1.1. Executed ABC.
Extracted 1119 gates and 1186 wires to a netlist network with 67 inputs and 35 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: UC Berkeley, ABC 1.01 (compiled Nov 24 2025 20:26:36)
ABC: abc 01> empty
ABC: abc 01> source <abc-temp-dir>/abc.script
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /tmp/yosys-abc-Cr2xeO/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 
ABC: 

2.22.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       47
ABC RESULTS:            ANDNOT cells:      313
ABC RESULTS:               MUX cells:       66
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:       94
ABC RESULTS:               NOT cells:       33
ABC RESULTS:                OR cells:      318
ABC RESULTS:             ORNOT cells:        8
ABC RESULTS:              XNOR cells:       41
ABC RESULTS:               XOR cells:       56
ABC RESULTS:        internal signals:     1084
ABC RESULTS:           input signals:       67
ABC RESULTS:          output signals:       35
Removing temp directory.
Removing global temp directory.

2.23. Executing OPT pass (performing simple optimizations).

2.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu_32bit.

2.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu_32bit'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

2.23.3. Executing OPT_DFF pass (perform DFF optimizations).

2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu_32bit..
Removed 0 unused cells and 430 unused wires.
<suppressed ~3 debug messages>

2.23.5. Finished fast OPT passes.

2.24. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `alu_32bit'. Setting top module to alu_32bit.

2.24.1. Analyzing design hierarchy..
Top module:  \alu_32bit

2.24.2. Analyzing design hierarchy..
Top module:  \alu_32bit
Removed 0 unused modules.

2.25. Printing statistics.

=== alu_32bit ===

        +----------Local Count, excluding submodules.
        | 
      948 wires
     1043 wire bits
        7 public wires
      102 public wire bits
        7 ports
      102 port bits
      976 cells
      313   $_ANDNOT_
       47   $_AND_
       66   $_MUX_
        1   $_NAND_
       94   $_NOR_
       33   $_NOT_
        8   $_ORNOT_
      318   $_OR_
       40   $_XNOR_
       56   $_XOR_

2.26. Executing CHECK pass (checking for obvious problems).
Checking module alu_32bit...
Found and reported 0 problems.

3. Printing statistics.

=== alu_32bit ===

        +----------Local Count, excluding submodules.
        | 
      948 wires
     1043 wire bits
        7 public wires
      102 public wire bits
        7 ports
      102 port bits
      976 cells
      313   $_ANDNOT_
       47   $_AND_
       66   $_MUX_
        1   $_NAND_
       94   $_NOR_
       33   $_NOT_
        8   $_ORNOT_
      318   $_OR_
       40   $_XNOR_
       56   $_XOR_

End of script. Logfile hash: e5654d4ff8, CPU: user 0.16s system 0.01s, MEM: 23.86 MB peak
Yosys 0.59+117 (git sha1 faa1e8fac, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)
Time spent: 40% 1x abc (0 sec), 13% 16x opt_expr (0 sec), ...
