[Benchmarks] set sniper output to rundi /scratch/miz087/results/in_mix_25us_5_splash2_radix_large
/scratch/miz087/results/in_mix_25us_5_splash2_radix_large
[SPLASH] Benchmarks to run: radix

[SPLASH] [========== Running benchmark radix ==========]
[SPLASH] Setting up run directory: /scratch/miz087/results/in_mix_25us_5_splash2_radix_large
[SPLASH] Running 'SNIPER_APP_LD_PRELOAD=$LD_PRELOAD; unset LD_PRELOAD; /home_masters/miz087/workplace/micro_exp/run-sniper -n 4 -m 'localhost' -d '/scratch/miz087/results/in_mix_25us_5_splash2_radix_large' -sthermalstats --power -c gainestown_cache --roi --curdir=/home_masters/miz087/workplace/micro_exp/benchmarks  --  /home_masters/miz087/workplace/micro_exp/benchmarks/splash2/splash2/codes/kernels/radix/RADIX -n1048576 -p4':
[SPLASH] [---------- Beginning of output ----------]
[SNIPER] Start
----------BEGIN_INIT_STATS_MANAGER------------
----------END_INIT_STATS_MANAGER------------
Normal Cache Total set: 524288
now initialize a stacked dram unison cache
Executing Python script /scratch/miz087/results/in_mix_25us_5_splash2_radix_large/sim.scripts.py
[SNIPER] --------------------------------------------------------------------------------
[SNIPER] Sniper using Pin frontend
[SNIPER] Running pre-ROI region in  CACHE_ONLY mode
[SNIPER] Running application ROI in DETAILED mode
[SNIPER] Running post-ROI region in FAST_FORWARD mode
[SNIPER] --------------------------------------------------------------------------------

Integer Radix Sort
     1048576 Keys
     4 Processors
     Radix = 1024
     Max key = 524288

[HOOKS] Entering ROI
[SNIPER] Enabling performance models
[SNIPER] Setting instrumentation mode to DETAILED
[SNIPER] Disabling performance models
[SNIPER] Leaving ROI after 616.06 seconds
[SNIPER] Simulated 171.3M instructions, 104.0M cycles, 1.65 IPC
[SNIPER] Simulation speed 273.0 KIPS (68.3 KIPS / target core - 14651.6ns/instr)
[SNIPER] Sampling: executed 99.80% of simulated time in detailed mode
[SNIPER] Setting instrumentation mode to FAST_FORWARD
[HOOKS] Leaving ROI

                 PROCESS STATISTICS
               Total            Rank            Sort
 Proc          Time             Time            Time
    0       96402938        33685027        62233897

                 TIMING INFORMATION
Start time                        :       1738730876
Initialization finish time        :      -2036788399
Overall finish time               :      -1940385461
Total time with initialization    :        615850959
Total time without initialization :         96402938


 ***** [DRAM_CACHE_Result] *****

*** DRAM Total Access: 155690, miss: 18085, miss rate: 0.11616
*** DRAM Total Access In ROI: 142594, miss: 15754, miss rate: 0.110482
*** DRAM Remap Times: 0 invalid times, 0 total invalid_blocks, 232 migrate times, 27138 total migrate blocks.
*** DRAM Statistics: 4037708 reads, 209189 writes, 2169017 row hits, 236279 ACT time, 236279 PRE time, 177432 RD time, 6796 WR time.

 ***** [DRAM_CACHE_Result] *****

[RAMULATOR OUTPUT]

**Total Ticks: 21198641

**Ramulator Active Cycles: 3.47298e+06

**DRAM Cycles: 2.11986e+07

**Maximum Bandwidth: 0

Number of Incoming Requests: 324094

**Serving Request**
Channel_0: serving reads(5960), serving writes(1104).
Channel_1: serving reads(6860), serving writes(630).
Channel_2: serving reads(3560), serving writes(288).
Channel_3: serving reads(5479), serving writes(721).
Channel_4: serving reads(7515), serving writes(977).
Channel_5: serving reads(7032), serving writes(603).
Channel_6: serving reads(6953), serving writes(979).
Channel_7: serving reads(8073), serving writes(1852).
Channel_8: serving reads(95342), serving writes(6068).
Channel_9: serving reads(31143), serving writes(1910).
Channel_10: serving reads(11155), serving writes(652).
Channel_11: serving reads(6009), serving writes(442).
Channel_12: serving reads(4459), serving writes(287).
Channel_13: serving reads(4821), serving writes(423).
Channel_14: serving reads(4516), serving writes(300).
Channel_15: serving reads(4142), serving writes(151).
Channel_16: serving reads(4160), serving writes(158).
Channel_17: serving reads(4521), serving writes(311).
Channel_18: serving reads(3178), serving writes(147).
Channel_19: serving reads(4015), serving writes(103).
Channel_20: serving reads(4398), serving writes(249).
Channel_21: serving reads(5367), serving writes(629).
Channel_22: serving reads(5301), serving writes(635).
Channel_23: serving reads(5115), serving writes(558).
Channel_24: serving reads(6397), serving writes(1170).
Channel_25: serving reads(5351), serving writes(708).
Channel_26: serving reads(3048), serving writes(106).
Channel_27: serving reads(4031), serving writes(128).
Channel_28: serving reads(4069), serving writes(127).
Channel_29: serving reads(4294), serving writes(246).
Channel_30: serving reads(4264), serving writes(218).
Channel_31: serving reads(4044), serving writes(118).
[RAMULATOR OUTPUT]

----------[STAT_STORE_UNIT]-----------

Hot Access: 1834, Cool Access: 883689

Hits on previous hot rows: 601

Hits on previous cool rows: 8

Total remap times: 116, Total Inter-Vault remaps: 0, Total number of intervals: 62


----------[STAT_STORE_UNIT]-----------

 ***** [REF/AC_Result] *****
/*BANK*/0->0: cool access (5361), hot access (0), error acces (0).
/*BANK*/0->1: cool access (4111), hot access (0), error acces (0).
/*BANK*/0->2: cool access (4115), hot access (0), error acces (0).
/*BANK*/0->3: cool access (0), hot access (0), error acces (0).
/*BANK*/0->4: cool access (0), hot access (0), error acces (0).
/*BANK*/0->5: cool access (0), hot access (0), error acces (0).
/*BANK*/0->6: cool access (0), hot access (0), error acces (0).
/*BANK*/0->7: cool access (0), hot access (0), error acces (0).
/*BANK*/1->0: cool access (5286), hot access (0), error acces (0).
/*BANK*/1->1: cool access (4119), hot access (0), error acces (0).
/*BANK*/1->2: cool access (4116), hot access (0), error acces (0).
/*BANK*/1->3: cool access (0), hot access (0), error acces (0).
/*BANK*/1->4: cool access (0), hot access (0), error acces (0).
/*BANK*/1->5: cool access (0), hot access (0), error acces (0).
/*BANK*/1->6: cool access (0), hot access (0), error acces (0).
/*BANK*/1->7: cool access (0), hot access (0), error acces (0).
/*BANK*/2->0: cool access (1335), hot access (0), error acces (0).
/*BANK*/2->1: cool access (3075), hot access (0), error acces (0).
/*BANK*/2->2: cool access (3087), hot access (0), error acces (0).
/*BANK*/2->3: cool access (0), hot access (0), error acces (0).
/*BANK*/2->4: cool access (0), hot access (0), error acces (0).
/*BANK*/2->5: cool access (0), hot access (0), error acces (0).
/*BANK*/2->6: cool access (0), hot access (0), error acces (0).
/*BANK*/2->7: cool access (0), hot access (0), error acces (0).
/*BANK*/3->0: cool access (3251), hot access (0), error acces (0).
/*BANK*/3->1: cool access (4095), hot access (0), error acces (0).
/*BANK*/3->2: cool access (4097), hot access (0), error acces (0).
/*BANK*/3->3: cool access (0), hot access (0), error acces (0).
/*BANK*/3->4: cool access (0), hot access (0), error acces (0).
/*BANK*/3->5: cool access (0), hot access (0), error acces (0).
/*BANK*/3->6: cool access (0), hot access (0), error acces (0).
/*BANK*/3->7: cool access (0), hot access (0), error acces (0).
/*BANK*/4->0: cool access (6596), hot access (0), error acces (0).
/*BANK*/4->1: cool access (4996), hot access (0), error acces (0).
/*BANK*/4->2: cool access (4101), hot access (0), error acces (0).
/*BANK*/4->3: cool access (0), hot access (0), error acces (0).
/*BANK*/4->4: cool access (0), hot access (0), error acces (0).
/*BANK*/4->5: cool access (0), hot access (0), error acces (0).
/*BANK*/4->6: cool access (0), hot access (0), error acces (0).
/*BANK*/4->7: cool access (0), hot access (0), error acces (0).
/*BANK*/5->0: cool access (4875), hot access (0), error acces (0).
/*BANK*/5->1: cool access (4650), hot access (0), error acces (0).
/*BANK*/5->2: cool access (5333), hot access (0), error acces (0).
/*BANK*/5->3: cool access (0), hot access (0), error acces (0).
/*BANK*/5->4: cool access (0), hot access (0), error acces (0).
/*BANK*/5->5: cool access (0), hot access (0), error acces (0).
/*BANK*/5->6: cool access (0), hot access (0), error acces (0).
/*BANK*/5->7: cool access (0), hot access (0), error acces (0).
/*BANK*/6->0: cool access (5119), hot access (0), error acces (0).
/*BANK*/6->1: cool access (4530), hot access (0), error acces (0).
/*BANK*/6->2: cool access (4944), hot access (0), error acces (0).
/*BANK*/6->3: cool access (0), hot access (0), error acces (0).
/*BANK*/6->4: cool access (0), hot access (0), error acces (0).
/*BANK*/6->5: cool access (0), hot access (0), error acces (0).
/*BANK*/6->6: cool access (0), hot access (0), error acces (0).
/*BANK*/6->7: cool access (0), hot access (0), error acces (0).
/*BANK*/7->0: cool access (5137), hot access (0), error acces (0).
/*BANK*/7->1: cool access (4422), hot access (0), error acces (0).
/*BANK*/7->2: cool access (8915), hot access (0), error acces (0).
/*BANK*/7->3: cool access (0), hot access (0), error acces (0).
/*BANK*/7->4: cool access (0), hot access (0), error acces (0).
/*BANK*/7->5: cool access (0), hot access (0), error acces (0).
/*BANK*/7->6: cool access (0), hot access (0), error acces (0).
/*BANK*/7->7: cool access (0), hot access (0), error acces (0).
/*BANK*/8->0: cool access (4968), hot access (106), error acces (0).
/*BANK*/8->1: cool access (4356), hot access (0), error acces (0).
/*BANK*/8->2: cool access (201265), hot access (0), error acces (0).
/*BANK*/8->3: cool access (0), hot access (0), error acces (0).
/*BANK*/8->4: cool access (0), hot access (0), error acces (0).
/*BANK*/8->5: cool access (0), hot access (0), error acces (0).
/*BANK*/8->6: cool access (0), hot access (0), error acces (0).
/*BANK*/8->7: cool access (0), hot access (0), error acces (0).
/*BANK*/9->0: cool access (4353), hot access (0), error acces (0).
/*BANK*/9->1: cool access (4348), hot access (0), error acces (0).
/*BANK*/9->2: cool access (58039), hot access (0), error acces (0).
/*BANK*/9->3: cool access (0), hot access (0), error acces (0).
/*BANK*/9->4: cool access (0), hot access (0), error acces (0).
/*BANK*/9->5: cool access (0), hot access (0), error acces (0).
/*BANK*/9->6: cool access (0), hot access (0), error acces (0).
/*BANK*/9->7: cool access (0), hot access (0), error acces (0).
/*BANK*/10->0: cool access (3787), hot access (0), error acces (0).
/*BANK*/10->1: cool access (3088), hot access (0), error acces (0).
/*BANK*/10->2: cool access (16635), hot access (0), error acces (0).
/*BANK*/10->3: cool access (0), hot access (0), error acces (0).
/*BANK*/10->4: cool access (0), hot access (0), error acces (0).
/*BANK*/10->5: cool access (0), hot access (0), error acces (0).
/*BANK*/10->6: cool access (0), hot access (0), error acces (0).
/*BANK*/10->7: cool access (0), hot access (0), error acces (0).
/*BANK*/11->0: cool access (5268), hot access (0), error acces (0).
/*BANK*/11->1: cool access (4499), hot access (0), error acces (0).
/*BANK*/11->2: cool access (2885), hot access (0), error acces (0).
/*BANK*/11->3: cool access (0), hot access (0), error acces (0).
/*BANK*/11->4: cool access (0), hot access (0), error acces (0).
/*BANK*/11->5: cool access (0), hot access (0), error acces (0).
/*BANK*/11->6: cool access (0), hot access (0), error acces (0).
/*BANK*/11->7: cool access (0), hot access (0), error acces (0).
/*BANK*/12->0: cool access (0), hot access (4427), error acces (14).
/*BANK*/12->1: cool access (4235), hot access (48), error acces (0).
/*BANK*/12->2: cool access (0), hot access (0), error acces (0).
/*BANK*/12->3: cool access (0), hot access (0), error acces (0).
/*BANK*/12->4: cool access (0), hot access (0), error acces (0).
/*BANK*/12->5: cool access (0), hot access (0), error acces (0).
/*BANK*/12->6: cool access (0), hot access (0), error acces (0).
/*BANK*/12->7: cool access (501), hot access (0), error acces (0).
/*BANK*/13->0: cool access (4983), hot access (163), error acces (0).
/*BANK*/13->1: cool access (4975), hot access (115), error acces (0).
/*BANK*/13->2: cool access (0), hot access (0), error acces (0).
/*BANK*/13->3: cool access (0), hot access (0), error acces (0).
/*BANK*/13->4: cool access (0), hot access (0), error acces (0).
/*BANK*/13->5: cool access (0), hot access (0), error acces (0).
/*BANK*/13->6: cool access (0), hot access (0), error acces (0).
/*BANK*/13->7: cool access (0), hot access (0), error acces (0).
/*BANK*/14->0: cool access (4097), hot access (819), error acces (0).
/*BANK*/14->1: cool access (4267), hot access (119), error acces (0).
/*BANK*/14->2: cool access (0), hot access (0), error acces (0).
/*BANK*/14->3: cool access (0), hot access (0), error acces (0).
/*BANK*/14->4: cool access (0), hot access (0), error acces (0).
/*BANK*/14->5: cool access (0), hot access (0), error acces (0).
/*BANK*/14->6: cool access (0), hot access (0), error acces (0).
/*BANK*/14->7: cool access (89), hot access (0), error acces (0).
/*BANK*/15->0: cool access (4099), hot access (0), error acces (0).
/*BANK*/15->1: cool access (4454), hot access (0), error acces (0).
/*BANK*/15->2: cool access (0), hot access (0), error acces (0).
/*BANK*/15->3: cool access (0), hot access (0), error acces (0).
/*BANK*/15->4: cool access (0), hot access (0), error acces (0).
/*BANK*/15->5: cool access (0), hot access (0), error acces (0).
/*BANK*/15->6: cool access (0), hot access (0), error acces (0).
/*BANK*/15->7: cool access (0), hot access (0), error acces (0).
/*BANK*/16->0: cool access (4446), hot access (45), error acces (0).
/*BANK*/16->1: cool access (4101), hot access (0), error acces (0).
/*BANK*/16->2: cool access (0), hot access (0), error acces (0).
/*BANK*/16->3: cool access (0), hot access (0), error acces (0).
/*BANK*/16->4: cool access (0), hot access (0), error acces (0).
/*BANK*/16->5: cool access (0), hot access (0), error acces (0).
/*BANK*/16->6: cool access (0), hot access (0), error acces (0).
/*BANK*/16->7: cool access (0), hot access (0), error acces (0).
/*BANK*/17->0: cool access (5093), hot access (0), error acces (0).
/*BANK*/17->1: cool access (4355), hot access (0), error acces (0).
/*BANK*/17->2: cool access (0), hot access (0), error acces (0).
/*BANK*/17->3: cool access (0), hot access (0), error acces (0).
/*BANK*/17->4: cool access (0), hot access (0), error acces (0).
/*BANK*/17->5: cool access (0), hot access (0), error acces (0).
/*BANK*/17->6: cool access (0), hot access (0), error acces (0).
/*BANK*/17->7: cool access (0), hot access (0), error acces (0).
/*BANK*/18->0: cool access (3075), hot access (12), error acces (0).
/*BANK*/18->1: cool access (3480), hot access (0), error acces (0).
/*BANK*/18->2: cool access (0), hot access (0), error acces (0).
/*BANK*/18->3: cool access (0), hot access (0), error acces (0).
/*BANK*/18->4: cool access (0), hot access (0), error acces (0).
/*BANK*/18->5: cool access (0), hot access (0), error acces (0).
/*BANK*/18->6: cool access (0), hot access (0), error acces (0).
/*BANK*/18->7: cool access (0), hot access (0), error acces (0).
/*BANK*/19->0: cool access (4131), hot access (0), error acces (0).
/*BANK*/19->1: cool access (4099), hot access (0), error acces (0).
/*BANK*/19->2: cool access (0), hot access (0), error acces (0).
/*BANK*/19->3: cool access (0), hot access (0), error acces (0).
/*BANK*/19->4: cool access (0), hot access (0), error acces (0).
/*BANK*/19->5: cool access (0), hot access (0), error acces (0).
/*BANK*/19->6: cool access (0), hot access (0), error acces (0).
/*BANK*/19->7: cool access (0), hot access (0), error acces (0).
/*BANK*/20->0: cool access (4948), hot access (118), error acces (0).
/*BANK*/20->1: cool access (4099), hot access (0), error acces (0).
/*BANK*/20->2: cool access (0), hot access (0), error acces (0).
/*BANK*/20->3: cool access (0), hot access (0), error acces (0).
/*BANK*/20->4: cool access (0), hot access (0), error acces (0).
/*BANK*/20->5: cool access (0), hot access (0), error acces (0).
/*BANK*/20->6: cool access (0), hot access (0), error acces (0).
/*BANK*/20->7: cool access (0), hot access (0), error acces (0).
/*BANK*/21->0: cool access (7154), hot access (0), error acces (0).
/*BANK*/21->1: cool access (4542), hot access (0), error acces (0).
/*BANK*/21->2: cool access (0), hot access (0), error acces (0).
/*BANK*/21->3: cool access (0), hot access (0), error acces (0).
/*BANK*/21->4: cool access (0), hot access (0), error acces (0).
/*BANK*/21->5: cool access (0), hot access (0), error acces (0).
/*BANK*/21->6: cool access (0), hot access (0), error acces (0).
/*BANK*/21->7: cool access (0), hot access (0), error acces (0).
/*BANK*/22->0: cool access (5563), hot access (251), error acces (0).
/*BANK*/22->1: cool access (5363), hot access (365), error acces (0).
/*BANK*/22->2: cool access (0), hot access (0), error acces (0).
/*BANK*/22->3: cool access (0), hot access (0), error acces (0).
/*BANK*/22->4: cool access (0), hot access (0), error acces (0).
/*BANK*/22->5: cool access (0), hot access (0), error acces (0).
/*BANK*/22->6: cool access (0), hot access (0), error acces (0).
/*BANK*/22->7: cool access (0), hot access (0), error acces (0).
/*BANK*/23->0: cool access (5770), hot access (0), error acces (0).
/*BANK*/23->1: cool access (5289), hot access (0), error acces (0).
/*BANK*/23->2: cool access (0), hot access (0), error acces (0).
/*BANK*/23->3: cool access (0), hot access (0), error acces (0).
/*BANK*/23->4: cool access (0), hot access (0), error acces (0).
/*BANK*/23->5: cool access (0), hot access (0), error acces (0).
/*BANK*/23->6: cool access (0), hot access (0), error acces (0).
/*BANK*/23->7: cool access (0), hot access (0), error acces (0).
/*BANK*/24->0: cool access (0), hot access (2557), error acces (53).
/*BANK*/24->1: cool access (5558), hot access (277), error acces (0).
/*BANK*/24->2: cool access (0), hot access (0), error acces (0).
/*BANK*/24->3: cool access (0), hot access (0), error acces (0).
/*BANK*/24->4: cool access (0), hot access (0), error acces (0).
/*BANK*/24->5: cool access (0), hot access (0), error acces (0).
/*BANK*/24->6: cool access (0), hot access (0), error acces (0).
/*BANK*/24->7: cool access (5894), hot access (0), error acces (0).
/*BANK*/25->0: cool access (4157), hot access (36), error acces (0).
/*BANK*/25->1: cool access (7109), hot access (567), error acces (0).
/*BANK*/25->2: cool access (0), hot access (0), error acces (0).
/*BANK*/25->3: cool access (0), hot access (0), error acces (0).
/*BANK*/25->4: cool access (0), hot access (0), error acces (0).
/*BANK*/25->5: cool access (0), hot access (0), error acces (0).
/*BANK*/25->6: cool access (0), hot access (0), error acces (0).
/*BANK*/25->7: cool access (0), hot access (0), error acces (0).
/*BANK*/26->0: cool access (3073), hot access (52), error acces (0).
/*BANK*/26->1: cool access (3149), hot access (8), error acces (0).
/*BANK*/26->2: cool access (0), hot access (0), error acces (0).
/*BANK*/26->3: cool access (0), hot access (0), error acces (0).
/*BANK*/26->4: cool access (0), hot access (0), error acces (0).
/*BANK*/26->5: cool access (0), hot access (0), error acces (0).
/*BANK*/26->6: cool access (0), hot access (0), error acces (0).
/*BANK*/26->7: cool access (0), hot access (0), error acces (0).
/*BANK*/27->0: cool access (4146), hot access (0), error acces (0).
/*BANK*/27->1: cool access (4165), hot access (0), error acces (0).
/*BANK*/27->2: cool access (0), hot access (0), error acces (0).
/*BANK*/27->3: cool access (0), hot access (0), error acces (0).
/*BANK*/27->4: cool access (0), hot access (0), error acces (0).
/*BANK*/27->5: cool access (0), hot access (0), error acces (0).
/*BANK*/27->6: cool access (0), hot access (0), error acces (0).
/*BANK*/27->7: cool access (0), hot access (0), error acces (0).
/*BANK*/28->0: cool access (4103), hot access (120), error acces (0).
/*BANK*/28->1: cool access (4103), hot access (21), error acces (0).
/*BANK*/28->2: cool access (0), hot access (0), error acces (0).
/*BANK*/28->3: cool access (0), hot access (0), error acces (0).
/*BANK*/28->4: cool access (16), hot access (0), error acces (0).
/*BANK*/28->5: cool access (0), hot access (0), error acces (0).
/*BANK*/28->6: cool access (0), hot access (0), error acces (0).
/*BANK*/28->7: cool access (0), hot access (0), error acces (0).
/*BANK*/29->0: cool access (4595), hot access (0), error acces (0).
/*BANK*/29->1: cool access (4357), hot access (0), error acces (0).
/*BANK*/29->2: cool access (0), hot access (0), error acces (0).
/*BANK*/29->3: cool access (0), hot access (0), error acces (0).
/*BANK*/29->4: cool access (0), hot access (0), error acces (0).
/*BANK*/29->5: cool access (0), hot access (0), error acces (0).
/*BANK*/29->6: cool access (0), hot access (0), error acces (0).
/*BANK*/29->7: cool access (0), hot access (0), error acces (0).
/*BANK*/30->0: cool access (4230), hot access (18), error acces (0).
/*BANK*/30->1: cool access (4644), hot access (0), error acces (0).
/*BANK*/30->2: cool access (0), hot access (0), error acces (0).
/*BANK*/30->3: cool access (0), hot access (0), error acces (0).
/*BANK*/30->4: cool access (0), hot access (0), error acces (0).
/*BANK*/30->5: cool access (0), hot access (0), error acces (0).
/*BANK*/30->6: cool access (0), hot access (0), error acces (0).
/*BANK*/30->7: cool access (0), hot access (0), error acces (0).
/*BANK*/31->0: cool access (4103), hot access (0), error acces (0).
/*BANK*/31->1: cool access (4195), hot access (0), error acces (0).
/*BANK*/31->2: cool access (0), hot access (0), error acces (0).
/*BANK*/31->3: cool access (0), hot access (0), error acces (0).
/*BANK*/31->4: cool access (0), hot access (0), error acces (0).
/*BANK*/31->5: cool access (0), hot access (0), error acces (0).
/*BANK*/31->6: cool access (0), hot access (0), error acces (0).
/*BANK*/31->7: cool access (0), hot access (0), error acces (0).
{Summary}: 10244 Hot Accesses, 601962 Cool Accesses.

 ***** [REF/AC_Result] *****
                     Power     Energy    Energy %
  core-core         6.57 W     0.26  J     20.43%
  core-ifetch       1.73 W     0.07  J      5.39%
  core-alu          1.51 W     0.06  J      4.69%
  core-int          1.48 W     0.06  J      4.61%
  core-fp           3.75 W     0.15  J     11.65%
  core-mem          0.66 W     0.03  J      2.05%
  core-other        3.79 W     0.15  J     11.80%
  icache            1.09 W     0.04  J      3.39%
  dcache            1.87 W     0.07  J      5.82%
  l2                1.69 W     0.07  J      5.25%
  l3                3.41 W     0.13  J     10.61%
  dram              4.57 W     0.18  J     14.22%
  other             0.03 W     1.28 mJ      0.10%

  core             19.49 W     0.76  J     60.61%
  cache             8.06 W     0.32  J     25.06%
  total            32.16 W     1.26  J    100.00%
Warning: Unable to run gnuplot to create cpi stack graphs.  Maybe gnuplot is not installed?
[SNIPER] End
[SNIPER] Elapsed time: 644.68 seconds
[SNIPER] Running McPAT
[SPLASH] [----------    End of output    ----------]
[SPLASH] Done.
/scratch/miz087/results/in_mix_25us_5_splash2_radix_large
