From b83ef92fba2e428f69242dafce0a2f3f957d2d58 Mon Sep 17 00:00:00 2001
From: Meng Dongyang <daniel.meng@rock-chips.com>
Date: Tue, 9 Aug 2016 12:17:37 +0800
Subject: [PATCH] ARM64: dts: rk3399: support fusb302 for box rev1/2

Change-Id: Iea3f9e673a08bc959b3f57d169fff738ce746645
Signed-off-by: Meng Dongyang <daniel.meng@rock-chips.com>
---
 .../boot/dts/rockchip/rk3399-box-rev1.dts     | 20 +++++++++++++++++++
 arch/arm64/boot/dts/rockchip/rk3399-box.dtsi  |  6 ++++++
 2 files changed, 26 insertions(+)

diff --git a/arch/arm64/boot/dts/rockchip/rk3399-box-rev1.dts b/arch/arm64/boot/dts/rockchip/rk3399-box-rev1.dts
index ddbe95aa6c2a..60b2e9fe5c20 100644
--- a/arch/arm64/boot/dts/rockchip/rk3399-box-rev1.dts
+++ b/arch/arm64/boot/dts/rockchip/rk3399-box-rev1.dts
@@ -98,4 +98,24 @@
 				<4 13 RK_FUNC_1 &pcfg_pull_up_8ma>;
 		};
 	};
+
+	fusb30x {
+		fusb0_int: fusb0-int {
+			rockchip,pins =
+				<1 2 RK_FUNC_GPIO &pcfg_pull_up>;
+		};
+	};
+};
+
+&i2c4 {
+	status = "okay";
+	fusb0: fusb30x@22 {
+		compatible = "fairchild,fusb302";
+		reg = <0x22>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&fusb0_int>;
+		vbus-5v-gpios = <&gpio1 3 GPIO_ACTIVE_LOW>;
+		int-n-gpios = <&gpio1 2 GPIO_ACTIVE_HIGH>;
+		status = "okay";
+	};
 };
diff --git a/arch/arm64/boot/dts/rockchip/rk3399-box.dtsi b/arch/arm64/boot/dts/rockchip/rk3399-box.dtsi
index ae234cdac8da..fca7b9b333d0 100644
--- a/arch/arm64/boot/dts/rockchip/rk3399-box.dtsi
+++ b/arch/arm64/boot/dts/rockchip/rk3399-box.dtsi
@@ -727,6 +727,7 @@
 
 &u2phy0 {
 	status = "okay";
+	extcon = <&fusb0>;
 
 	u2phy0_otg: otg-port {
 		status = "okay";
@@ -783,6 +784,7 @@
 
 &usbdrd_dwc3_0 {
 	dr_mode = "peripheral";
+	extcon = <&fusb0>;
 	status = "okay";
 };
 
@@ -795,6 +797,10 @@
 	status = "okay";
 };
 
+&tcphy0{
+	extcon = <&fusb0>;
+};
+
 &pwm2 {
 	status = "okay";
 };
-- 
2.35.3

