// ------------------------------------------------------------------------- 
// High Level Design Compiler for Intel(R) FPGAs Version 21.4 (Release Build #53.1)
// 
// Legal Notice: Copyright 2021 Intel Corporation.  All rights reserved.
// Your use of  Intel Corporation's design tools,  logic functions and other
// software and  tools, and its AMPP partner logic functions, and any output
// files any  of the foregoing (including  device programming  or simulation
// files), and  any associated  documentation  or information  are expressly
// subject  to the terms and  conditions of the  Intel FPGA Software License
// Agreement, Intel MegaCore Function License Agreement, or other applicable
// license agreement,  including,  without limitation,  that your use is for
// the  sole  purpose of  programming  logic devices  manufactured by  Intel
// and  sold by Intel  or its authorized  distributors. Please refer  to the
// applicable agreement for further details.
// ---------------------------------------------------------------------------

// SystemVerilog created from bb_dfr_B3_start_stall_region
// Created for function/kernel dfr
// SystemVerilog created on Mon Mar  7 11:29:59 2022


(* altera_attribute = "-name AUTO_SHIFT_REGISTER_RECOGNITION OFF; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 10037; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 15400; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 12020; -name MESSAGE_DISABLE 12030; -name MESSAGE_DISABLE 12010; -name MESSAGE_DISABLE 12110; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 13410; -name MESSAGE_DISABLE 113007; -name MESSAGE_DISABLE 10958" *)
module dfr_bb_B3_start_stall_region (
    input wire [0:0] in_iord_bl_call_dfr_i_fifodata,
    input wire [0:0] in_iord_bl_call_dfr_i_fifovalid,
    output wire [0:0] out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going12_dfr1_exiting_valid_out,
    output wire [0:0] out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going12_dfr1_exiting_stall_out,
    input wire [0:0] in_feedback_in_1,
    output wire [0:0] out_feedback_stall_out_1,
    input wire [0:0] in_feedback_valid_in_1,
    input wire [0:0] in_pipeline_stall_in,
    output wire [0:0] out_pipeline_valid_out,
    input wire [15:0] in_i_data,
    input wire [15:0] in_q_data,
    output wire [25:0] out_intel_reserved_ffwd_0_0,
    input wire [0:0] in_stall_in,
    output wire [0:0] out_stall_out,
    input wire [0:0] in_valid_in,
    output wire [0:0] out_iord_bl_call_dfr_o_fifoready,
    output wire [0:0] out_iord_bl_call_dfr_o_fifoalmost_full,
    output wire [25:0] out_intel_reserved_ffwd_1_0,
    output wire [0:0] out_valid_out,
    input wire clock,
    input wire resetn
    );

    wire [0:0] GND_q;
    wire [0:0] dfr_B3_start_merge_reg_out_stall_out;
    wire [0:0] dfr_B3_start_merge_reg_out_valid_out;
    wire [0:0] i_iord_bl_call_dfr_unnamed_dfr4_dfr2_out_iord_bl_call_dfr_o_fifoalmost_full;
    wire [0:0] i_iord_bl_call_dfr_unnamed_dfr4_dfr2_out_iord_bl_call_dfr_o_fifoready;
    wire [0:0] i_iord_bl_call_dfr_unnamed_dfr4_dfr2_out_o_data;
    wire [0:0] i_iord_bl_call_dfr_unnamed_dfr4_dfr2_out_o_stall;
    wire [0:0] i_iord_bl_call_dfr_unnamed_dfr4_dfr2_out_o_valid;
    wire [0:0] i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_out_data_out;
    wire [0:0] i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_out_feedback_stall_out_1;
    wire [0:0] i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_out_valid_out;
    wire [0:0] i_sfc_s_c0_in_wt_entry_dfrs_c0_enter311_dfr0_aunroll_x_out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going12_dfr1_exiting_stall_out;
    wire [0:0] i_sfc_s_c0_in_wt_entry_dfrs_c0_enter311_dfr0_aunroll_x_out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going12_dfr1_exiting_valid_out;
    wire [0:0] i_sfc_s_c0_in_wt_entry_dfrs_c0_enter311_dfr0_aunroll_x_out_o_stall;
    wire [0:0] i_sfc_s_c0_in_wt_entry_dfrs_c0_enter311_dfr0_aunroll_x_out_o_valid;
    wire [0:0] i_sfc_s_c0_in_wt_entry_dfrs_c0_enter311_dfr0_aunroll_x_out_pipeline_valid_out;
    wire [25:0] i_sfc_s_c1_in_wt_entry_dfrs_c1_enter_dfr4_aunroll_x_out_intel_reserved_ffwd_0_0;
    wire [0:0] i_sfc_s_c1_in_wt_entry_dfrs_c1_enter_dfr4_aunroll_x_out_o_stall;
    wire [0:0] i_sfc_s_c1_in_wt_entry_dfrs_c1_enter_dfr4_aunroll_x_out_o_valid;
    wire [25:0] i_sfc_s_c2_in_wt_entry_dfrs_c2_enter_dfr6_aunroll_x_out_intel_reserved_ffwd_1_0;
    wire [0:0] i_sfc_s_c2_in_wt_entry_dfrs_c2_enter_dfr6_aunroll_x_out_o_stall;
    wire [0:0] i_sfc_s_c2_in_wt_entry_dfrs_c2_enter_dfr6_aunroll_x_out_o_valid;
    wire [0:0] bubble_join_i_iord_bl_call_dfr_unnamed_dfr4_dfr2_q;
    wire [0:0] bubble_select_i_iord_bl_call_dfr_unnamed_dfr4_dfr2_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_b;
    wire [0:0] SE_out_dfr_B3_start_merge_reg_wireValid;
    wire [0:0] SE_out_dfr_B3_start_merge_reg_backStall;
    wire [0:0] SE_out_dfr_B3_start_merge_reg_V0;
    wire [0:0] SE_out_i_iord_bl_call_dfr_unnamed_dfr4_dfr2_wireValid;
    wire [0:0] SE_out_i_iord_bl_call_dfr_unnamed_dfr4_dfr2_backStall;
    wire [0:0] SE_out_i_iord_bl_call_dfr_unnamed_dfr4_dfr2_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_V1;
    wire [0:0] SE_stall_entry_wireValid;
    wire [0:0] SE_stall_entry_backStall;
    wire [0:0] SE_stall_entry_V0;
    wire [0:0] SE_out_i_sfc_s_c0_in_wt_entry_dfrs_c0_enter311_dfr0_aunroll_x_wireValid;
    wire [0:0] SE_out_i_sfc_s_c0_in_wt_entry_dfrs_c0_enter311_dfr0_aunroll_x_backStall;
    wire [0:0] SE_out_i_sfc_s_c0_in_wt_entry_dfrs_c0_enter311_dfr0_aunroll_x_V0;
    wire [0:0] SE_out_i_sfc_s_c2_in_wt_entry_dfrs_c2_enter_dfr6_aunroll_x_wireValid;
    wire [0:0] SE_out_i_sfc_s_c2_in_wt_entry_dfrs_c2_enter_dfr6_aunroll_x_and0;
    wire [0:0] SE_out_i_sfc_s_c2_in_wt_entry_dfrs_c2_enter_dfr6_aunroll_x_backStall;
    wire [0:0] SE_out_i_sfc_s_c2_in_wt_entry_dfrs_c2_enter_dfr6_aunroll_x_V0;


    // GND(CONSTANT,0)
    assign GND_q = $unsigned(1'b0);

    // SE_stall_entry(STALLENABLE,60)
    // Valid signal propagation
    assign SE_stall_entry_V0 = SE_stall_entry_wireValid;
    // Backward Stall generation
    assign SE_stall_entry_backStall = dfr_B3_start_merge_reg_out_stall_out | ~ (SE_stall_entry_wireValid);
    // Computing multiple Valid(s)
    assign SE_stall_entry_wireValid = in_valid_in;

    // dfr_B3_start_merge_reg(BLACKBOX,5)@0
    // in in_stall_in@20000000
    // out out_data_out@1
    // out out_stall_out@20000000
    // out out_valid_out@1
    dfr_B3_start_merge_reg thedfr_B3_start_merge_reg (
        .in_data_in(GND_q),
        .in_stall_in(SE_out_dfr_B3_start_merge_reg_backStall),
        .in_valid_in(SE_stall_entry_V0),
        .out_data_out(),
        .out_stall_out(dfr_B3_start_merge_reg_out_stall_out),
        .out_valid_out(dfr_B3_start_merge_reg_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_dfr_B3_start_merge_reg(STALLENABLE,55)
    // Valid signal propagation
    assign SE_out_dfr_B3_start_merge_reg_V0 = SE_out_dfr_B3_start_merge_reg_wireValid;
    // Backward Stall generation
    assign SE_out_dfr_B3_start_merge_reg_backStall = i_sfc_s_c0_in_wt_entry_dfrs_c0_enter311_dfr0_aunroll_x_out_o_stall | ~ (SE_out_dfr_B3_start_merge_reg_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_dfr_B3_start_merge_reg_wireValid = dfr_B3_start_merge_reg_out_valid_out;

    // bubble_join_i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1(BITJOIN,48)
    assign bubble_join_i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_q = i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_out_data_out;

    // bubble_select_i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1(BITSELECT,49)
    assign bubble_select_i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_b = $unsigned(bubble_join_i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_q[0:0]);

    // bubble_join_i_iord_bl_call_dfr_unnamed_dfr4_dfr2(BITJOIN,45)
    assign bubble_join_i_iord_bl_call_dfr_unnamed_dfr4_dfr2_q = i_iord_bl_call_dfr_unnamed_dfr4_dfr2_out_o_data;

    // bubble_select_i_iord_bl_call_dfr_unnamed_dfr4_dfr2(BITSELECT,46)
    assign bubble_select_i_iord_bl_call_dfr_unnamed_dfr4_dfr2_b = $unsigned(bubble_join_i_iord_bl_call_dfr_unnamed_dfr4_dfr2_q[0:0]);

    // SE_out_i_iord_bl_call_dfr_unnamed_dfr4_dfr2(STALLENABLE,57)
    // Valid signal propagation
    assign SE_out_i_iord_bl_call_dfr_unnamed_dfr4_dfr2_V0 = SE_out_i_iord_bl_call_dfr_unnamed_dfr4_dfr2_wireValid;
    // Backward Stall generation
    assign SE_out_i_iord_bl_call_dfr_unnamed_dfr4_dfr2_backStall = i_sfc_s_c2_in_wt_entry_dfrs_c2_enter_dfr6_aunroll_x_out_o_stall | ~ (SE_out_i_iord_bl_call_dfr_unnamed_dfr4_dfr2_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_iord_bl_call_dfr_unnamed_dfr4_dfr2_wireValid = i_iord_bl_call_dfr_unnamed_dfr4_dfr2_out_o_valid;

    // i_sfc_s_c2_in_wt_entry_dfrs_c2_enter_dfr6_aunroll_x(BLACKBOX,42)@2
    // in in_i_stall@20000000
    // out out_intel_reserved_ffwd_1_0@20000000
    // out out_o_stall@20000000
    // out out_o_valid@79
    // out out_c2_exit_0_tpl@79
    dfr_i_sfc_s_c2_in_wt_entry_s_c2_enter_dfr6 thei_sfc_s_c2_in_wt_entry_dfrs_c2_enter_dfr6_aunroll_x (
        .in_i_data(in_i_data),
        .in_i_stall(SE_out_i_sfc_s_c2_in_wt_entry_dfrs_c2_enter_dfr6_aunroll_x_backStall),
        .in_i_valid(SE_out_i_iord_bl_call_dfr_unnamed_dfr4_dfr2_V0),
        .in_q_data(in_q_data),
        .in_c2_eni1_0_tpl(GND_q),
        .in_c2_eni1_1_tpl(bubble_select_i_iord_bl_call_dfr_unnamed_dfr4_dfr2_b),
        .out_intel_reserved_ffwd_1_0(i_sfc_s_c2_in_wt_entry_dfrs_c2_enter_dfr6_aunroll_x_out_intel_reserved_ffwd_1_0),
        .out_o_stall(i_sfc_s_c2_in_wt_entry_dfrs_c2_enter_dfr6_aunroll_x_out_o_stall),
        .out_o_valid(i_sfc_s_c2_in_wt_entry_dfrs_c2_enter_dfr6_aunroll_x_out_o_valid),
        .out_c2_exit_0_tpl(),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_sfc_s_c2_in_wt_entry_dfrs_c2_enter_dfr6_aunroll_x(STALLENABLE,67)
    // Valid signal propagation
    assign SE_out_i_sfc_s_c2_in_wt_entry_dfrs_c2_enter_dfr6_aunroll_x_V0 = SE_out_i_sfc_s_c2_in_wt_entry_dfrs_c2_enter_dfr6_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_sfc_s_c2_in_wt_entry_dfrs_c2_enter_dfr6_aunroll_x_backStall = in_stall_in | ~ (SE_out_i_sfc_s_c2_in_wt_entry_dfrs_c2_enter_dfr6_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_sfc_s_c2_in_wt_entry_dfrs_c2_enter_dfr6_aunroll_x_and0 = i_sfc_s_c2_in_wt_entry_dfrs_c2_enter_dfr6_aunroll_x_out_o_valid;
    assign SE_out_i_sfc_s_c2_in_wt_entry_dfrs_c2_enter_dfr6_aunroll_x_wireValid = i_sfc_s_c1_in_wt_entry_dfrs_c1_enter_dfr4_aunroll_x_out_o_valid & SE_out_i_sfc_s_c2_in_wt_entry_dfrs_c2_enter_dfr6_aunroll_x_and0;

    // i_sfc_s_c1_in_wt_entry_dfrs_c1_enter_dfr4_aunroll_x(BLACKBOX,41)@2
    // in in_i_stall@20000000
    // out out_intel_reserved_ffwd_0_0@20000000
    // out out_o_stall@20000000
    // out out_o_valid@79
    // out out_c1_exit_0_tpl@79
    dfr_i_sfc_s_c1_in_wt_entry_s_c1_enter_dfr4 thei_sfc_s_c1_in_wt_entry_dfrs_c1_enter_dfr4_aunroll_x (
        .in_i_stall(SE_out_i_sfc_s_c2_in_wt_entry_dfrs_c2_enter_dfr6_aunroll_x_backStall),
        .in_i_valid(SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_V1),
        .in_c1_eni1_0_tpl(GND_q),
        .in_c1_eni1_1_tpl(bubble_select_i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_b),
        .out_intel_reserved_ffwd_0_0(i_sfc_s_c1_in_wt_entry_dfrs_c1_enter_dfr4_aunroll_x_out_intel_reserved_ffwd_0_0),
        .out_o_stall(i_sfc_s_c1_in_wt_entry_dfrs_c1_enter_dfr4_aunroll_x_out_o_stall),
        .out_o_valid(i_sfc_s_c1_in_wt_entry_dfrs_c1_enter_dfr4_aunroll_x_out_o_valid),
        .out_c1_exit_0_tpl(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_iord_bl_call_dfr_unnamed_dfr4_dfr2(BLACKBOX,13)@2
    // in in_i_stall@20000000
    // out out_iord_bl_call_dfr_o_fifoalmost_full@20000000
    // out out_iord_bl_call_dfr_o_fifoready@20000000
    // out out_o_stall@20000000
    dfr_i_iord_bl_call_unnamed_dfr4_dfr0 thei_iord_bl_call_dfr_unnamed_dfr4_dfr2 (
        .in_i_dependence(bubble_select_i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_b),
        .in_i_stall(SE_out_i_iord_bl_call_dfr_unnamed_dfr4_dfr2_backStall),
        .in_i_valid(SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_V0),
        .in_iord_bl_call_dfr_i_fifodata(in_iord_bl_call_dfr_i_fifodata),
        .in_iord_bl_call_dfr_i_fifovalid(in_iord_bl_call_dfr_i_fifovalid),
        .out_iord_bl_call_dfr_o_fifoalmost_full(i_iord_bl_call_dfr_unnamed_dfr4_dfr2_out_iord_bl_call_dfr_o_fifoalmost_full),
        .out_iord_bl_call_dfr_o_fifoready(i_iord_bl_call_dfr_unnamed_dfr4_dfr2_out_iord_bl_call_dfr_o_fifoready),
        .out_o_data(i_iord_bl_call_dfr_unnamed_dfr4_dfr2_out_o_data),
        .out_o_stall(i_iord_bl_call_dfr_unnamed_dfr4_dfr2_out_o_stall),
        .out_o_valid(i_iord_bl_call_dfr_unnamed_dfr4_dfr2_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1(STALLENABLE,59)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_fromReg0 <= SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_fromReg1 <= SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_consumed0 = (~ (i_iord_bl_call_dfr_unnamed_dfr4_dfr2_out_o_stall) & SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_wireValid) | SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_fromReg0;
    assign SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_consumed1 = (~ (i_sfc_s_c1_in_wt_entry_dfrs_c1_enter_dfr4_aunroll_x_out_o_stall) & SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_wireValid) | SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_StallValid = SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_backStall & SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_wireValid;
    assign SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_toReg0 = SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_StallValid & SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_consumed0;
    assign SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_toReg1 = SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_StallValid & SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_or0 = SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_consumed0;
    assign SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_wireStall = ~ (SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_consumed1 & SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_or0);
    assign SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_backStall = SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_V0 = SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_wireValid & ~ (SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_fromReg0);
    assign SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_V1 = SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_wireValid & ~ (SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_wireValid = i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_out_valid_out;

    // i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1(BLACKBOX,14)@1
    // in in_stall_in@20000000
    // out out_data_out@2
    // out out_feedback_stall_out_1@20000000
    // out out_stall_out@20000000
    // out out_valid_out@2
    dfr_i_llvm_fpga_pop_throttle_i1_throttle_pop_0 thei_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1 (
        .in_data_in(GND_q),
        .in_dir(GND_q),
        .in_feedback_in_1(in_feedback_in_1),
        .in_feedback_valid_in_1(in_feedback_valid_in_1),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_backStall),
        .in_valid_in(SE_out_i_sfc_s_c0_in_wt_entry_dfrs_c0_enter311_dfr0_aunroll_x_V0),
        .out_data_out(i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_out_data_out),
        .out_feedback_stall_out_1(i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_out_feedback_stall_out_1),
        .out_stall_out(i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_sfc_s_c0_in_wt_entry_dfrs_c0_enter311_dfr0_aunroll_x(STALLENABLE,63)
    // Valid signal propagation
    assign SE_out_i_sfc_s_c0_in_wt_entry_dfrs_c0_enter311_dfr0_aunroll_x_V0 = SE_out_i_sfc_s_c0_in_wt_entry_dfrs_c0_enter311_dfr0_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_sfc_s_c0_in_wt_entry_dfrs_c0_enter311_dfr0_aunroll_x_backStall = i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_out_stall_out | ~ (SE_out_i_sfc_s_c0_in_wt_entry_dfrs_c0_enter311_dfr0_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_sfc_s_c0_in_wt_entry_dfrs_c0_enter311_dfr0_aunroll_x_wireValid = i_sfc_s_c0_in_wt_entry_dfrs_c0_enter311_dfr0_aunroll_x_out_o_valid;

    // i_sfc_s_c0_in_wt_entry_dfrs_c0_enter311_dfr0_aunroll_x(BLACKBOX,40)@1
    // in in_i_stall@20000000
    // out out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going12_dfr1_exiting_stall_out@20000000
    // out out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going12_dfr1_exiting_valid_out@20000000
    // out out_o_stall@20000000
    // out out_pipeline_valid_out@20000000
    dfr_i_sfc_s_c0_in_wt_entry_s_c0_enter311_dfr0 thei_sfc_s_c0_in_wt_entry_dfrs_c0_enter311_dfr0_aunroll_x (
        .in_i_stall(SE_out_i_sfc_s_c0_in_wt_entry_dfrs_c0_enter311_dfr0_aunroll_x_backStall),
        .in_i_valid(SE_out_dfr_B3_start_merge_reg_V0),
        .in_pipeline_stall_in(in_pipeline_stall_in),
        .in_unnamed_dfr3_0_tpl(GND_q),
        .out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going12_dfr1_exiting_stall_out(i_sfc_s_c0_in_wt_entry_dfrs_c0_enter311_dfr0_aunroll_x_out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going12_dfr1_exiting_stall_out),
        .out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going12_dfr1_exiting_valid_out(i_sfc_s_c0_in_wt_entry_dfrs_c0_enter311_dfr0_aunroll_x_out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going12_dfr1_exiting_valid_out),
        .out_o_stall(i_sfc_s_c0_in_wt_entry_dfrs_c0_enter311_dfr0_aunroll_x_out_o_stall),
        .out_o_valid(i_sfc_s_c0_in_wt_entry_dfrs_c0_enter311_dfr0_aunroll_x_out_o_valid),
        .out_pipeline_valid_out(i_sfc_s_c0_in_wt_entry_dfrs_c0_enter311_dfr0_aunroll_x_out_pipeline_valid_out),
        .out_c0_exit33_0_tpl(),
        .out_c0_exit33_1_tpl(),
        .clock(clock),
        .resetn(resetn)
    );

    // ext_sig_sync_out(GPOUT,9)
    assign out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going12_dfr1_exiting_valid_out = i_sfc_s_c0_in_wt_entry_dfrs_c0_enter311_dfr0_aunroll_x_out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going12_dfr1_exiting_valid_out;
    assign out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going12_dfr1_exiting_stall_out = i_sfc_s_c0_in_wt_entry_dfrs_c0_enter311_dfr0_aunroll_x_out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going12_dfr1_exiting_stall_out;

    // feedback_stall_out_1_sync(GPOUT,11)
    assign out_feedback_stall_out_1 = i_llvm_fpga_pop_throttle_i1_throttle_pop_dfr1_out_feedback_stall_out_1;

    // pipeline_valid_out_sync(GPOUT,28)
    assign out_pipeline_valid_out = i_sfc_s_c0_in_wt_entry_dfrs_c0_enter311_dfr0_aunroll_x_out_pipeline_valid_out;

    // regfree_osync(GPOUT,31)
    assign out_intel_reserved_ffwd_0_0 = i_sfc_s_c1_in_wt_entry_dfrs_c1_enter_dfr4_aunroll_x_out_intel_reserved_ffwd_0_0;

    // sync_out(GPOUT,35)@0
    assign out_stall_out = SE_stall_entry_backStall;

    // dupName_0_ext_sig_sync_out_x(GPOUT,37)
    assign out_iord_bl_call_dfr_o_fifoready = i_iord_bl_call_dfr_unnamed_dfr4_dfr2_out_iord_bl_call_dfr_o_fifoready;
    assign out_iord_bl_call_dfr_o_fifoalmost_full = i_iord_bl_call_dfr_unnamed_dfr4_dfr2_out_iord_bl_call_dfr_o_fifoalmost_full;

    // dupName_0_regfree_osync_x(GPOUT,38)
    assign out_intel_reserved_ffwd_1_0 = i_sfc_s_c2_in_wt_entry_dfrs_c2_enter_dfr6_aunroll_x_out_intel_reserved_ffwd_1_0;

    // dupName_0_sync_out_x(GPOUT,39)@79
    assign out_valid_out = SE_out_i_sfc_s_c2_in_wt_entry_dfrs_c2_enter_dfr6_aunroll_x_V0;

endmodule
