Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Jun  9 10:22:29 2024
| Host         : MOERJIE_PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_wrapper_control_sets_placed.rpt
| Design       : top_wrapper
| Device       : xc7k325t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   124 |
|    Minimum number of control sets                        |   124 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   585 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   124 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |    80 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    34 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             567 |          204 |
| No           | No                    | Yes                    |              83 |           38 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             450 |          233 |
| Yes          | No                    | Yes                    |            1563 |          291 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------+----------------+--------------+
|               Clock Signal               |                                                              Enable Signal                                                             |                                 Set/Reset Signal                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------+----------------+--------------+
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] |                                                                                                                                        | top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n_0 |                1 |              1 |         1.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                            |                                                                                  |                1 |              2 |         2.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                            |                                                                                  |                1 |              2 |         2.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] |                                                                                                                                        | top_i/PolarityShift_1/inst/dataTemp[7]_i_1_n_0                                   |                1 |              2 |         2.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] |                                                                                                                                        | top_i/PolarityShift_0/inst/dataTemp[7]_i_1_n_0                                   |                1 |              2 |         2.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[15]_103[6]                                                |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[17]_101[6]                                                |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] |                                                                                                                                        | top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/dataOut[0]_i_2_n_0             |                2 |              4 |         2.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[24]_94[6]                                                 |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[26]_92[6]                                                 |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[30]_88[6]                                                 |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[10]_108[6]                                                |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[14]_104[6]                                                |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[19]_99[6]                                                 |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[16]_102[6]                                                |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[11]_107[6]                                                |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[13]_105[6]                                                |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[22]_96[6]                                                 |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[28]_90[6]                                                 |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[18]_100[6]                                                |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[20]_98[6]                                                 |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[1]_117[6]                                                 |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[27]_91[6]                                                 |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[21]_97[6]                                                 |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[23]_95[6]                                                 |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[29]_89[6]                                                 |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[31]_87[6]                                                 |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[39]_79[6]                                                 |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[8]_110[6]                                                 |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[4]_114[6]                                                 |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[5]_113[6]                                                 |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[35]_83[6]                                                 |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[6]_112[6]                                                 |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[36]_82[6]                                                 |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[32]_86[6]                                                 |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[33]_85[6]                                                 |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[9]_109[6]                                                 |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[7]_111[6]                                                 |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/paritycount_10                                                       | top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/reset_n_0      |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[34]_84[6]                                                 |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[37]_81[6]                                                 |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[38]_80[6]                                                 |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[3]_115[6]                                                 |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[19]_99[6]                                                 |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[23]_95[6]                                                 |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[27]_91[6]                                                 |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[28]_90[6]                                                 |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[14]_104[6]                                                |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[11]_107[6]                                                |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[16]_102[6]                                                |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[29]_89[6]                                                 |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[24]_94[6]                                                 |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[2]_116[6]                                                 |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[30]_88[6]                                                 |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[31]_87[6]                                                 |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[10]_108[6]                                                |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[18]_100[6]                                                |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[12]_106[6]                                                |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[15]_103[6]                                                |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[1]_117[6]                                                 |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[21]_97[6]                                                 |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[26]_92[6]                                                 |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[2]_116[6]                                                 |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[25]_93[6]                                                 |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[13]_105[6]                                                |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[17]_101[6]                                                |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[20]_98[6]                                                 |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[36]_82[6]                                                 |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[38]_80[6]                                                 |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[37]_81[6]                                                 |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[32]_86[6]                                                 |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[3]_115[6]                                                 |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[33]_85[6]                                                 |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[5]_113[6]                                                 |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[39]_79[6]                                                 |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[35]_83[6]                                                 |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[4]_114[6]                                                 |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[8]_110[6]                                                 |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[9]_109[6]                                                 |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[6]_112[6]                                                 |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[7]_111[6]                                                 |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[34]_84[6]                                                 |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[22]_96[6]                                                 |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[12]_106[6]                                                |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[25]_93[6]                                                 |                                                                                  |                1 |              4 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/enbSig_1                                                                             | top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/dataOut[0]_i_2_n_0             |                1 |              7 |         7.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/Integer_Input_RS_Encoder_HDL_Optimized_out_10                        | top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/reset_n_0      |                4 |              8 |         2.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] |                                                                                                                                        | top_i/dec2bin_0/inst/HDL_Counter1_ctrl_delay_out_i_1_n_0                         |                3 |              9 |         3.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/E[0]                                                                 | top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/reset_n_0      |                4 |             11 |         2.75 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/enb_gated                                                       | top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n_0 |                4 |             12 |         3.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/p_10_out                                                        |                                                                                  |                2 |             16 |         8.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] |                                                                                                                                        | top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/reset_n_0      |                8 |             16 |         2.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/p_9_out                                                         |                                                                                  |                3 |             16 |         5.33 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_latch_op/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[44] |                                                                                  |                4 |             21 |         5.25 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_latch_op/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[44] |                                                                                  |                3 |             21 |         7.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/DataSource_Scrambler_0/inst/u_myScrambler/enb_gated                                                                              | top_i/DataSource_Scrambler_0/inst/u_RS_Ctrl/reset_n_0                            |                4 |             23 |         5.75 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/p_10_out                                                        | top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n_0 |                5 |             24 |         4.80 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/p_8_out                                                         |                                                                                  |                4 |             24 |         6.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/p_6_out                                                         |                                                                                  |                8 |             32 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/DataSource_Scrambler_0/inst/u_HeaderProcess/Delay7_out1                                                                          | top_i/DataSource_Scrambler_0/inst/u_RS_Ctrl/reset_n_0                            |               10 |             32 |         3.20 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/p_7_out                                                         |                                                                                  |                8 |             32 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/DataSource_Scrambler_0/inst/u_CLKdivide/u_Detect_Rise_Positive/HDL_Counter_out1                                                  | top_i/DataSource_Scrambler_0/inst/u_RS_Ctrl/reset_n_0                            |                8 |             32 |         4.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/p_5_out                                                         |                                                                                  |                8 |             40 |         5.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/p_4_out                                                         |                                                                                  |                8 |             40 |         5.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/p_9_out                                                         | top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n_0 |                7 |             41 |         5.86 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/p_3_out                                                         |                                                                                  |               16 |             48 |         3.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/p_2_out                                                         |                                                                                  |               16 |             48 |         3.00 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] |                                                                                                                                        | top_i/DataSource_Scrambler_0/inst/u_RS_Ctrl/reset_n_0                            |               22 |             49 |         2.23 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/p_0_out_0                                                       |                                                                                  |               16 |             56 |         3.50 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/p_1_out                                                         |                                                                                  |               16 |             56 |         3.50 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/p_8_out                                                         | top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n_0 |               12 |             58 |         4.83 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/p_7_out                                                         | top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n_0 |               11 |             75 |         6.82 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/g_parallel.cntrl[-1]_4                              |                                                                                  |               36 |             84 |         2.33 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/g_parallel.cntrl[-1]_4                              |                                                                                  |               39 |             84 |         2.15 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/p_6_out                                                         | top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n_0 |               12 |             92 |         7.67 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/p_5_out                                                         | top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n_0 |               16 |            109 |         6.81 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/DataSource_Scrambler_0/inst/u_CLKdivide/u_Detect_Rise_Positive/enb_gated                                                         | top_i/DataSource_Scrambler_0/inst/u_RS_Ctrl/reset_n_0                            |               31 |            115 |         3.71 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/parityreg16                                                          | top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/reset_n_0      |               43 |            120 |         2.79 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/p_4_out                                                         | top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n_0 |               19 |            126 |         6.63 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/p_3_out                                                         | top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n_0 |               20 |            143 |         7.15 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/p_2_out                                                         | top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n_0 |               26 |            160 |         6.15 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/p_1_out                                                         | top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n_0 |               23 |            177 |         7.70 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] | top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/p_0_out_0                                                       | top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n_0 |               30 |            194 |         6.47 |
|  top_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0] |                                                                                                                                        |                                                                                  |              204 |            757 |         3.71 |
+------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------+----------------+--------------+


