Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0611cfa4ac30430aa718710b9d3a54ec --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot scan_sim_behav xil_defaultlib.scan_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 14 differs from formal bit length 31 for port SET_COUNT [C:/Users/Jassh/vivado_proj/project_assignment4/project_assignment4.srcs/sources_1/new/fingerprint_scan.v:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.modular_clock
Compiling module xil_defaultlib.fingerprint_scan
Compiling module xil_defaultlib.scan_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot scan_sim_behav
