0.7
2020.2
Oct 19 2021
02:56:52
/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.sim/sim_1/synth/func/xsim/LDPC_encoder_tb_func_synth.vhd,1761654723,vhdl,,,,\axis_data_fifo_0_xpm_counter_updn__parameterized0\;\axis_data_fifo_0_xpm_counter_updn__parameterized1\;\axis_data_fifo_0_xpm_counter_updn__parameterized1_0\;\axis_data_fifo_0_xpm_counter_updn__parameterized2\;\axis_data_fifo_0_xpm_counter_updn__parameterized2_1\;\axis_data_fifo_0_xpm_counter_updn__parameterized3\;\axis_data_fifo_1_xpm_counter_updn__parameterized0\;\axis_data_fifo_1_xpm_counter_updn__parameterized0_0\;\axis_data_fifo_1_xpm_counter_updn__parameterized1\;\axis_data_fifo_1_xpm_counter_updn__parameterized1_1\;\sd_fec_0_ecc_v2_0_13_reg_stage__parameterized0\;\sd_fec_0_fec_5g_common_v1_1_1_srl_fifo__parameterized0\;\sd_fec_0_fec_5g_common_v1_1_1_srl_fifo__parameterized1\;\sd_fec_0_xpm_counter_updn__parameterized0\;\sd_fec_0_xpm_counter_updn__parameterized0_1\;\sd_fec_0_xpm_counter_updn__parameterized0_3\;\sd_fec_0_xpm_counter_updn__parameterized0_6\;\sd_fec_0_xpm_counter_updn__parameterized1\;\sd_fec_0_xpm_counter_updn__parameterized1_2\;\sd_fec_0_xpm_counter_updn__parameterized1_4\;\sd_fec_0_xpm_counter_updn__parameterized1_7\;\sd_fec_0_xpm_fifo_base__parameterized0\;\sd_fec_0_xpm_fifo_sync__parameterized0\;\sd_fec_0_xpm_memory_base__parameterized0\;axis_data_fifo_0;axis_data_fifo_0_axis_data_fifo_v2_0_7_top;axis_data_fifo_0_xpm_cdc_sync_rst;axis_data_fifo_0_xpm_fifo_axis;axis_data_fifo_0_xpm_fifo_base;axis_data_fifo_0_xpm_fifo_reg_bit;axis_data_fifo_0_xpm_fifo_rst;axis_data_fifo_0_xpm_memory_base;axis_data_fifo_1;axis_data_fifo_1_axis_data_fifo_v2_0_7_top;axis_data_fifo_1_xpm_cdc_sync_rst;axis_data_fifo_1_xpm_fifo_axis;axis_data_fifo_1_xpm_fifo_base;axis_data_fifo_1_xpm_fifo_reg_bit;axis_data_fifo_1_xpm_fifo_rst;axis_data_fifo_1_xpm_memory_base;input_controller;ldpc_encoder;sd_fec_0;sd_fec_0_ecc_v2_0_13;sd_fec_0_ecc_v2_0_13_hsiao_dec;sd_fec_0_fec_5g_common_v1_1_1_pipe_reg;sd_fec_0_fec_5g_common_v1_1_1_pipe_reg_0;sd_fec_0_fec_5g_common_v1_1_1_srl_array;sd_fec_0_fec_5g_common_v1_1_1_srl_fifo;sd_fec_0_sd_fec_v1_1_8;sd_fec_0_sd_fec_v1_1_8_arbiter;sd_fec_0_sd_fec_v1_1_8_error_handle;sd_fec_0_sd_fec_v1_1_8_non_5g;sd_fec_0_sd_fec_v1_1_8_non_5g_code_generator;sd_fec_0_sd_fec_v1_1_8_non_5g_code_manager;sd_fec_0_sd_fec_v1_1_8_non_5g_ref_code_table_if;sd_fec_0_sd_fec_v1_1_8_sdp_ram;sd_fec_0_xpm_cdc_sync_rst;sd_fec_0_xpm_fifo_base;sd_fec_0_xpm_fifo_reg_bit;sd_fec_0_xpm_fifo_reg_bit_5;sd_fec_0_xpm_fifo_rst;sd_fec_0_xpm_fifo_rst_8;sd_fec_0_xpm_fifo_sync;sd_fec_0_xpm_memory_base,,,,,,,,
/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.sim/sim_1/synth/func/xsim/glbl.v,1634335545,verilog,,,,glbl,,fec_5g_common_v1_1_1;sd_fec_v1_1_8,,,,,,
/ihp/departments/D-SYA/work/miglioranza/Encoder/Encoder.srcs/sim_1/new/LDPC_encoder_tb.vhd,1761226471,vhdl,,,,ldpc_encoder_tb,,,,,,,,
