=====
SETUP
-0.189
8.620
8.431
DSMC_CLKP_ibuf
0.000
0.683
U0/dram_rd_data_dram_rd_data_0_2_s
3.474
5.734
bus_read_data_2_s2
8.159
8.620
gen_dsmc_io[2].oddr_dq_inst/q_neg_s0
8.620
=====
SETUP
-0.138
8.570
8.431
DSMC_CLKP_ibuf
0.000
0.683
U0/dram_rd_data_dram_rd_data_0_0_s
3.483
5.743
bus_read_data_0_s2
8.053
8.570
gen_dsmc_io[0].oddr_dq_inst/q_neg_s0
8.570
=====
SETUP
-0.041
8.450
8.409
DSMC_CLKP_ibuf
0.000
0.683
U0/dram_rd_data_dram_rd_data_0_3_s
3.465
5.725
bus_read_data_3_s2
7.988
8.450
gen_dsmc_io[3].oddr_dq_inst/q_neg_s0
8.450
=====
SETUP
0.115
8.303
8.418
DSMC_CLKP_ibuf
0.000
0.683
U0/dram_rd_data_dram_rd_data_0_6_s
3.493
5.753
bus_read_data_6_s2
8.040
8.303
gen_dsmc_io[6].oddr_dq_inst/q_neg_s0
8.303
=====
SETUP
0.393
8.065
8.458
DSMC_CLKP_ibuf
0.000
0.683
U0/dram_rd_data_dram_rd_data_0_4_s
3.465
5.725
bus_read_data_4_s2
7.603
8.065
gen_dsmc_io[4].oddr_dq_inst/q_neg_s0
8.065
=====
SETUP
0.398
8.013
8.411
DSMC_CLKP_ibuf
0.000
0.683
U0/dram_rd_data_dram_rd_data_0_1_s
3.474
5.734
bus_read_data_1_s2
7.552
8.013
gen_dsmc_io[1].oddr_dq_inst/q_neg_s0
8.013
=====
SETUP
0.497
7.935
8.432
DSMC_CLKP_ibuf
0.000
0.683
U0/dram_rd_data_dram_rd_data_0_5_s
3.493
5.753
bus_read_data_5_s2
7.645
7.935
gen_dsmc_io[5].oddr_dq_inst/q_neg_s0
7.935
=====
SETUP
0.511
7.947
8.458
DSMC_CLKP_ibuf
0.000
0.683
dram_rd_addr_5_s0
3.483
3.866
n733_s2
4.033
4.559
bus_read_data_16_s3
6.219
6.482
bus_read_data_20_s2
7.421
7.947
gen_dsmc_io[4].oddr_dq1_inst/q_neg_s0
7.947
=====
SETUP
0.628
7.800
8.427
DSMC_CLKP_ibuf
0.000
0.683
U0/dram_rd_data_dram_rd_data_0_7_s
3.483
5.743
bus_read_data_7_s2
7.283
7.800
gen_dsmc_io[7].oddr_dq_inst/q_neg_s0
7.800
=====
SETUP
0.671
7.738
8.409
DSMC_CLKP_ibuf
0.000
0.683
dram_rd_addr_5_s0
3.483
3.866
n733_s2
4.033
4.559
bus_read_data_16_s3
6.219
6.454
bus_read_data_19_s2
7.212
7.738
gen_dsmc_io[3].oddr_dq1_inst/q_neg_s0
7.738
=====
SETUP
0.680
7.738
8.418
DSMC_CLKP_ibuf
0.000
0.683
dram_rd_addr_5_s0
3.483
3.866
n733_s2
4.033
4.559
bus_read_data_16_s3
6.219
6.454
bus_read_data_22_s2
7.212
7.738
gen_dsmc_io[6].oddr_dq1_inst/q_neg_s0
7.738
=====
SETUP
0.709
7.721
8.429
DSMC_CLKP_ibuf
0.000
0.683
dram_rd_addr_5_s0
3.483
3.866
n733_s2
4.033
4.559
bus_read_data_16_s3
6.219
6.454
bus_read_data_17_s2
7.194
7.721
gen_dsmc_io[1].oddr_dq1_inst/q_neg_s0
7.721
=====
SETUP
0.713
7.752
8.465
DSMC_CLKP_ibuf
0.000
0.683
dram_rd_addr_5_s0
3.483
3.866
n733_s2
4.033
4.559
bus_read_data_16_s3
6.219
6.482
bus_read_data_16_s2
7.226
7.752
gen_dsmc_io[0].oddr_dq1_inst/q_neg_s0
7.752
=====
SETUP
1.070
7.362
8.431
DSMC_CLKP_ibuf
0.000
0.683
U0/dram_rd_data_dram_rd_data_0_18_s
3.474
5.734
bus_read_data_18_s2
6.900
7.362
gen_dsmc_io[2].oddr_dq1_inst/q_neg_s0
7.362
=====
SETUP
1.146
7.283
8.429
DSMC_CLKP_ibuf
0.000
0.683
dram_rd_addr_5_s0
3.483
3.866
n733_s2
4.033
4.559
bus_read_data_16_s3
6.219
6.454
bus_read_data_21_s2
6.757
7.283
gen_dsmc_io[5].oddr_dq1_inst/q_neg_s0
7.283
=====
SETUP
2.805
10.354
13.159
DSMC_CLKP_ibuf
0.000
0.683
clk_in_cnt_13_s0
3.496
3.879
DSMC_DQS_s5
4.019
4.545
n278_s2
5.055
5.581
n435_s0
6.096
6.613
n1536_s1
6.773
7.234
dram_wr_data_15_s0
10.354
=====
SETUP
1.418
7.016
8.433
DSMC_CLKP_ibuf
0.000
0.683
dram_rd_addr_5_s0
3.483
3.866
n733_s2
4.033
4.559
bus_read_data_16_s3
6.219
6.482
bus_read_data_23_s2
6.489
7.016
gen_dsmc_io[7].oddr_dq1_inst/q_neg_s0
7.016
=====
SETUP
2.967
10.191
13.159
DSMC_CLKP_ibuf
0.000
0.683
clk_in_cnt_13_s0
3.496
3.879
DSMC_DQS_s5
4.019
4.545
n278_s2
5.055
5.581
n435_s0
6.096
6.613
n1536_s1
6.773
7.234
dram_wr_data_3_s0
10.191
=====
SETUP
2.967
10.191
13.159
DSMC_CLKP_ibuf
0.000
0.683
clk_in_cnt_13_s0
3.496
3.879
DSMC_DQS_s5
4.019
4.545
n278_s2
5.055
5.581
n435_s0
6.096
6.613
n1536_s1
6.773
7.234
dram_wr_data_5_s0
10.191
=====
SETUP
2.967
10.191
13.159
DSMC_CLKP_ibuf
0.000
0.683
clk_in_cnt_13_s0
3.496
3.879
DSMC_DQS_s5
4.019
4.545
n278_s2
5.055
5.581
n435_s0
6.096
6.613
n1536_s1
6.773
7.234
dram_wr_data_9_s0
10.191
=====
SETUP
2.967
10.191
13.159
DSMC_CLKP_ibuf
0.000
0.683
clk_in_cnt_13_s0
3.496
3.879
DSMC_DQS_s5
4.019
4.545
n278_s2
5.055
5.581
n435_s0
6.096
6.613
n1536_s1
6.773
7.234
dram_wr_data_11_s0
10.191
=====
SETUP
3.194
9.974
13.168
DSMC_CLKP_ibuf
0.000
0.683
clk_in_cnt_13_s0
3.496
3.879
DSMC_DQS_s5
4.019
4.545
n278_s2
5.055
5.581
n435_s0
6.096
6.613
n1536_s1
6.773
7.234
dram_wr_data_7_s0
9.974
=====
SETUP
3.194
9.974
13.168
DSMC_CLKP_ibuf
0.000
0.683
clk_in_cnt_13_s0
3.496
3.879
DSMC_DQS_s5
4.019
4.545
n278_s2
5.055
5.581
n435_s0
6.096
6.613
n1536_s1
6.773
7.234
dram_wr_data_13_s0
9.974
=====
SETUP
3.238
9.948
13.185
DSMC_CLKP_ibuf
0.000
0.683
clk_in_cnt_13_s0
3.496
3.879
DSMC_DQS_s5
4.019
4.545
n278_s2
5.055
5.581
n435_s0
6.096
6.613
n1536_s1
6.773
7.234
dram_wr_data_1_s0
9.948
=====
SETUP
3.434
9.757
13.192
DSMC_CLKP_ibuf
0.000
0.683
clk_in_cnt_13_s0
3.496
3.879
DSMC_DQS_s5
4.019
4.545
n278_s2
5.055
5.581
n435_s0
6.096
6.613
n1536_s1
6.773
7.234
dram_wr_data_16_s0
9.757
=====
HOLD
0.221
2.710
2.488
DSMC_CLKP_ibuf
0.000
0.675
dram_wr_data_20_s0
2.265
2.445
U0/dram_rd_data_dram_rd_data_0_20_s
2.710
=====
HOLD
0.273
2.766
2.493
DSMC_CLKP_ibuf
0.000
0.675
dram_wr_data_14_s0
2.269
2.449
U0/dram_rd_data_dram_rd_data_0_14_s
2.766
=====
HOLD
0.311
2.805
2.493
DSMC_CLKP_ibuf
0.000
0.675
dram_wr_data_13_s0
2.243
2.423
U0/dram_rd_data_dram_rd_data_0_13_s
2.805
=====
HOLD
0.311
2.800
2.488
DSMC_CLKP_ibuf
0.000
0.675
dram_wr_data_15_s0
2.238
2.418
U0/dram_rd_data_dram_rd_data_0_15_s
2.800
=====
HOLD
0.332
2.695
2.362
DSMC_CLKP_ibuf
0.000
0.675
dram_wr_addr_1_s0
2.260
2.440
U0/dram_rd_data_dram_rd_data_0_14_s
2.695
=====
HOLD
0.374
2.644
2.270
DSMC_CLKP_ibuf
0.000
0.675
dram_rd_addr_0_s0
2.269
2.445
n741_s1
2.453
2.644
dram_rd_addr_0_s0
2.644
=====
HOLD
0.378
2.643
2.266
DSMC_CLKP_ibuf
0.000
0.675
dram_wr_addr_4_s0
2.265
2.441
n508_s0
2.452
2.643
dram_wr_addr_4_s0
2.643
=====
HOLD
0.381
2.656
2.275
DSMC_CLKP_ibuf
0.000
0.675
dram_rd_addr_1_s0
2.274
2.450
n740_s0
2.465
2.656
dram_rd_addr_1_s0
2.656
=====
HOLD
0.398
2.881
2.483
DSMC_CLKP_ibuf
0.000
0.675
dram_wr_data_18_s0
2.235
2.415
U0/dram_rd_data_dram_rd_data_0_18_s
2.881
=====
HOLD
0.398
2.886
2.488
DSMC_CLKP_ibuf
0.000
0.675
dram_wr_data_12_s0
2.269
2.449
U0/dram_rd_data_dram_rd_data_0_12_s
2.886
=====
HOLD
0.404
2.892
2.488
DSMC_CLKP_ibuf
0.000
0.675
dram_wr_data_11_s0
2.238
2.418
U0/dram_rd_data_dram_rd_data_0_11_s
2.892
=====
HOLD
0.408
2.770
2.362
DSMC_CLKP_ibuf
0.000
0.675
dram_rd_addr_12_s0
2.274
2.454
U0/dram_rd_data_dram_rd_data_0_16_s
2.770
=====
HOLD
0.430
2.793
2.362
DSMC_CLKP_ibuf
0.000
0.675
dram_rd_addr_4_s0
2.246
2.426
U0/dram_rd_data_dram_rd_data_0_16_s
2.793
=====
HOLD
0.434
2.791
2.357
DSMC_CLKP_ibuf
0.000
0.675
dram_wr_addr_11_s0
2.241
2.421
U0/dram_rd_data_dram_rd_data_0_16_s
2.791
=====
HOLD
0.447
2.695
2.248
DSMC_CLKP_ibuf
0.000
0.675
dram_rd_addr_6_s0
2.246
2.423
n735_s0
2.438
2.695
dram_rd_addr_6_s0
2.695
=====
HOLD
0.449
2.724
2.275
DSMC_CLKP_ibuf
0.000
0.675
gen_dsmc_io[7].iddr_dq1_inst/Q0_s0
2.274
2.450
dram_wr_data_31_s0
2.724
=====
HOLD
0.464
2.948
2.483
DSMC_CLKP_ibuf
0.000
0.675
dram_wr_data_10_s0
2.269
2.449
U0/dram_rd_data_dram_rd_data_0_10_s
2.948
=====
HOLD
0.472
2.830
2.357
DSMC_CLKP_ibuf
0.000
0.675
dram_wr_addr_1_s0
2.260
2.440
U0/dram_rd_data_dram_rd_data_0_12_s
2.830
=====
HOLD
0.484
2.759
2.275
DSMC_CLKP_ibuf
0.000
0.675
address_info_12_s0
2.269
2.449
n731_s0
2.568
2.759
dram_rd_addr_10_s0
2.759
=====
HOLD
0.495
2.736
2.241
DSMC_CLKP_ibuf
0.000
0.675
gen_dsmc_io[2].iddr_dq1_inst/Q0_s0
2.235
2.411
dram_wr_data_26_s0
2.736
=====
HOLD
0.496
2.771
2.275
DSMC_CLKP_ibuf
0.000
0.675
dram_rd_addr_2_s0
2.274
2.450
n739_s0
2.461
2.771
dram_rd_addr_2_s0
2.771
=====
HOLD
0.496
2.744
2.248
DSMC_CLKP_ibuf
0.000
0.675
dram_rd_addr_13_s0
2.246
2.423
n728_s0
2.434
2.744
dram_rd_addr_13_s0
2.744
=====
HOLD
0.496
2.739
2.243
DSMC_CLKP_ibuf
0.000
0.675
dram_wr_addr_2_s0
2.241
2.418
n510_s0
2.429
2.739
dram_wr_addr_2_s0
2.739
=====
HOLD
0.496
2.757
2.261
DSMC_CLKP_ibuf
0.000
0.675
dram_wr_addr_5_s0
2.260
2.436
n507_s0
2.447
2.757
dram_wr_addr_5_s0
2.757
=====
HOLD
0.499
2.769
2.270
DSMC_CLKP_ibuf
0.000
0.675
gen_dsmc_io[0].iddr_dq_inst/Q0_s0
2.264
2.440
address_info_8_s0
2.769
