# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../green_filter_ip_1.0/hdl/green_filter_ip_v1_0.vhd" \
"../../../../green_filter_ip_1.0/hdl/green_filter_ip_v1_0_S00_AXI.vhd" \
"../../../../edit_green_filter_ip_v1_0.srcs/sources_1/imports/source/green_filter_logic.vhd" \
"../../../../green_filter_ip_1.0/hdl/green_filter_ip_v1_0_tb.vhd" \

# Do not sort compile order
nosort
