# ULX3S Designs for Beginning FPGA Graphics

_simply ignore timing failures, for me it worked everytime anywas (it's not like
it's timing critical in any manner, if the screen updates one cycle later, it
really doesn't matter)_
