--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml vga.twx vga.ncd -o vga.twr vga.pcf -ucf mimas_v2.ucf

Design file:              vga.ncd
Physical constraint file: vga.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "vga_clk_1/clkin1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "vga_clk_1/clkin1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: vga_clk_1/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: vga_clk_1/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: vga_clk_1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: vga_clk_1/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: vga_clk_1/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: vga_clk_1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 8.148ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: vga_clk_1/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: vga_clk_1/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: vga_clk_1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "vga_clk_1/clkout0" derived from  
NET "vga_clk_1/clkin1" PERIOD = 10 ns HIGH 50%;  multiplied by 1.06 to 10.588 
nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 452 paths analyzed, 133 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.473ns.
--------------------------------------------------------------------------------

Paths for end point color_1/BlueOut_0 (SLICE_X12Y45.B4), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hsync_1/row_count_11 (FF)
  Destination:          color_1/BlueOut_0 (FF)
  Requirement:          10.588ns
  Data Path Delay:      3.357ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.153 - 0.160)
  Source Clock:         vga_clk rising at 0.000ns
  Destination Clock:    vga_clk rising at 10.588ns
  Clock Uncertainty:    0.109ns

  Clock Uncertainty:          0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hsync_1/row_count_11 to color_1/BlueOut_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y44.DQ      Tcko                  0.447   hsync_1/row_count<11>
                                                       hsync_1/row_count_11
    SLICE_X7Y39.C1       net (fanout=2)        1.278   hsync_1/row_count<11>
    SLICE_X7Y39.C        Tilo                  0.259   color_1/GND_8_o_row[11]_AND_5_o3
                                                       color_1/GND_8_o_row[11]_AND_5_o4
    SLICE_X12Y45.B4      net (fanout=1)        1.084   color_1/GND_8_o_row[11]_AND_5_o4
    SLICE_X12Y45.CLK     Tas                   0.289   color_1/BlueOut<0>
                                                       color_1/BlueOut_0_glue_rst1
                                                       color_1/BlueOut_0
    -------------------------------------------------  ---------------------------
    Total                                      3.357ns (0.995ns logic, 2.362ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hsync_1/row_count_8 (FF)
  Destination:          color_1/BlueOut_0 (FF)
  Requirement:          10.588ns
  Data Path Delay:      3.197ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.153 - 0.160)
  Source Clock:         vga_clk rising at 0.000ns
  Destination Clock:    vga_clk rising at 10.588ns
  Clock Uncertainty:    0.109ns

  Clock Uncertainty:          0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hsync_1/row_count_8 to color_1/BlueOut_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y44.AQ      Tcko                  0.447   hsync_1/row_count<11>
                                                       hsync_1/row_count_8
    SLICE_X7Y39.C3       net (fanout=2)        1.118   hsync_1/row_count<8>
    SLICE_X7Y39.C        Tilo                  0.259   color_1/GND_8_o_row[11]_AND_5_o3
                                                       color_1/GND_8_o_row[11]_AND_5_o4
    SLICE_X12Y45.B4      net (fanout=1)        1.084   color_1/GND_8_o_row[11]_AND_5_o4
    SLICE_X12Y45.CLK     Tas                   0.289   color_1/BlueOut<0>
                                                       color_1/BlueOut_0_glue_rst1
                                                       color_1/BlueOut_0
    -------------------------------------------------  ---------------------------
    Total                                      3.197ns (0.995ns logic, 2.202ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hsync_1/row_count_9 (FF)
  Destination:          color_1/BlueOut_0 (FF)
  Requirement:          10.588ns
  Data Path Delay:      3.074ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.153 - 0.160)
  Source Clock:         vga_clk rising at 0.000ns
  Destination Clock:    vga_clk rising at 10.588ns
  Clock Uncertainty:    0.109ns

  Clock Uncertainty:          0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hsync_1/row_count_9 to color_1/BlueOut_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y44.BQ      Tcko                  0.447   hsync_1/row_count<11>
                                                       hsync_1/row_count_9
    SLICE_X7Y39.C5       net (fanout=2)        0.995   hsync_1/row_count<9>
    SLICE_X7Y39.C        Tilo                  0.259   color_1/GND_8_o_row[11]_AND_5_o3
                                                       color_1/GND_8_o_row[11]_AND_5_o4
    SLICE_X12Y45.B4      net (fanout=1)        1.084   color_1/GND_8_o_row[11]_AND_5_o4
    SLICE_X12Y45.CLK     Tas                   0.289   color_1/BlueOut<0>
                                                       color_1/BlueOut_0_glue_rst1
                                                       color_1/BlueOut_0
    -------------------------------------------------  ---------------------------
    Total                                      3.074ns (0.995ns logic, 2.079ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Paths for end point hsync_1/hcount_4 (SLICE_X17Y38.C2), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hsync_1/hcount_6 (FF)
  Destination:          hsync_1/hcount_4 (FF)
  Requirement:          10.588ns
  Data Path Delay:      3.060ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         vga_clk rising at 0.000ns
  Destination Clock:    vga_clk rising at 10.588ns
  Clock Uncertainty:    0.109ns

  Clock Uncertainty:          0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hsync_1/hcount_6 to hsync_1/hcount_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y38.DQ      Tcko                  0.391   hsync_1/hcount<6>
                                                       hsync_1/hcount_6
    SLICE_X16Y41.A1      net (fanout=4)        1.030   hsync_1/hcount<6>
    SLICE_X16Y41.A       Tilo                  0.203   N2
                                                       hsync_1/hcount[12]_GND_6_o_LessThan_2_o_inv1
    SLICE_X17Y38.C2      net (fanout=8)        1.114   hsync_1/hcount[12]_GND_6_o_LessThan_2_o_inv1
    SLICE_X17Y38.CLK     Tas                   0.322   hsync_1/hcount<6>
                                                       hsync_1/hcount_4_rstpot
                                                       hsync_1/hcount_4
    -------------------------------------------------  ---------------------------
    Total                                      3.060ns (0.916ns logic, 2.144ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hsync_1/hcount_7 (FF)
  Destination:          hsync_1/hcount_4 (FF)
  Requirement:          10.588ns
  Data Path Delay:      2.920ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         vga_clk rising at 0.000ns
  Destination Clock:    vga_clk rising at 10.588ns
  Clock Uncertainty:    0.109ns

  Clock Uncertainty:          0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hsync_1/hcount_7 to hsync_1/hcount_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y38.DMUX    Tshcko                0.461   hsync_1/hcount<6>
                                                       hsync_1/hcount_7
    SLICE_X16Y41.A2      net (fanout=4)        0.820   hsync_1/hcount<7>
    SLICE_X16Y41.A       Tilo                  0.203   N2
                                                       hsync_1/hcount[12]_GND_6_o_LessThan_2_o_inv1
    SLICE_X17Y38.C2      net (fanout=8)        1.114   hsync_1/hcount[12]_GND_6_o_LessThan_2_o_inv1
    SLICE_X17Y38.CLK     Tas                   0.322   hsync_1/hcount<6>
                                                       hsync_1/hcount_4_rstpot
                                                       hsync_1/hcount_4
    -------------------------------------------------  ---------------------------
    Total                                      2.920ns (0.986ns logic, 1.934ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hsync_1/hcount_10 (FF)
  Destination:          hsync_1/hcount_4 (FF)
  Requirement:          10.588ns
  Data Path Delay:      2.770ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         vga_clk rising at 0.000ns
  Destination Clock:    vga_clk rising at 10.588ns
  Clock Uncertainty:    0.109ns

  Clock Uncertainty:          0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hsync_1/hcount_10 to hsync_1/hcount_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y39.BQ      Tcko                  0.391   hsync_1/hcount<12>
                                                       hsync_1/hcount_10
    SLICE_X16Y41.A3      net (fanout=18)       0.740   hsync_1/hcount<10>
    SLICE_X16Y41.A       Tilo                  0.203   N2
                                                       hsync_1/hcount[12]_GND_6_o_LessThan_2_o_inv1
    SLICE_X17Y38.C2      net (fanout=8)        1.114   hsync_1/hcount[12]_GND_6_o_LessThan_2_o_inv1
    SLICE_X17Y38.CLK     Tas                   0.322   hsync_1/hcount<6>
                                                       hsync_1/hcount_4_rstpot
                                                       hsync_1/hcount_4
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (0.916ns logic, 1.854ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Paths for end point hsync_1/hcount_5 (SLICE_X17Y38.C2), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hsync_1/hcount_6 (FF)
  Destination:          hsync_1/hcount_5 (FF)
  Requirement:          10.588ns
  Data Path Delay:      2.965ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         vga_clk rising at 0.000ns
  Destination Clock:    vga_clk rising at 10.588ns
  Clock Uncertainty:    0.109ns

  Clock Uncertainty:          0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hsync_1/hcount_6 to hsync_1/hcount_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y38.DQ      Tcko                  0.391   hsync_1/hcount<6>
                                                       hsync_1/hcount_6
    SLICE_X16Y41.A1      net (fanout=4)        1.030   hsync_1/hcount<6>
    SLICE_X16Y41.A       Tilo                  0.203   N2
                                                       hsync_1/hcount[12]_GND_6_o_LessThan_2_o_inv1
    SLICE_X17Y38.C2      net (fanout=8)        1.114   hsync_1/hcount[12]_GND_6_o_LessThan_2_o_inv1
    SLICE_X17Y38.CLK     Tas                   0.227   hsync_1/hcount<6>
                                                       hsync_1/hcount_5_rstpot
                                                       hsync_1/hcount_5
    -------------------------------------------------  ---------------------------
    Total                                      2.965ns (0.821ns logic, 2.144ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hsync_1/hcount_7 (FF)
  Destination:          hsync_1/hcount_5 (FF)
  Requirement:          10.588ns
  Data Path Delay:      2.825ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         vga_clk rising at 0.000ns
  Destination Clock:    vga_clk rising at 10.588ns
  Clock Uncertainty:    0.109ns

  Clock Uncertainty:          0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hsync_1/hcount_7 to hsync_1/hcount_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y38.DMUX    Tshcko                0.461   hsync_1/hcount<6>
                                                       hsync_1/hcount_7
    SLICE_X16Y41.A2      net (fanout=4)        0.820   hsync_1/hcount<7>
    SLICE_X16Y41.A       Tilo                  0.203   N2
                                                       hsync_1/hcount[12]_GND_6_o_LessThan_2_o_inv1
    SLICE_X17Y38.C2      net (fanout=8)        1.114   hsync_1/hcount[12]_GND_6_o_LessThan_2_o_inv1
    SLICE_X17Y38.CLK     Tas                   0.227   hsync_1/hcount<6>
                                                       hsync_1/hcount_5_rstpot
                                                       hsync_1/hcount_5
    -------------------------------------------------  ---------------------------
    Total                                      2.825ns (0.891ns logic, 1.934ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hsync_1/hcount_10 (FF)
  Destination:          hsync_1/hcount_5 (FF)
  Requirement:          10.588ns
  Data Path Delay:      2.675ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         vga_clk rising at 0.000ns
  Destination Clock:    vga_clk rising at 10.588ns
  Clock Uncertainty:    0.109ns

  Clock Uncertainty:          0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.206ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hsync_1/hcount_10 to hsync_1/hcount_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y39.BQ      Tcko                  0.391   hsync_1/hcount<12>
                                                       hsync_1/hcount_10
    SLICE_X16Y41.A3      net (fanout=18)       0.740   hsync_1/hcount<10>
    SLICE_X16Y41.A       Tilo                  0.203   N2
                                                       hsync_1/hcount[12]_GND_6_o_LessThan_2_o_inv1
    SLICE_X17Y38.C2      net (fanout=8)        1.114   hsync_1/hcount[12]_GND_6_o_LessThan_2_o_inv1
    SLICE_X17Y38.CLK     Tas                   0.227   hsync_1/hcount<6>
                                                       hsync_1/hcount_5_rstpot
                                                       hsync_1/hcount_5
    -------------------------------------------------  ---------------------------
    Total                                      2.675ns (0.821ns logic, 1.854ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "vga_clk_1/clkout0" derived from
 NET "vga_clk_1/clkin1" PERIOD = 10 ns HIGH 50%;
 multiplied by 1.06 to 10.588 nS  

--------------------------------------------------------------------------------

Paths for end point hsync_1/hcount_12 (SLICE_X17Y39.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.511ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hsync_1/hcount_12 (FF)
  Destination:          hsync_1/hcount_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.511ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         vga_clk rising at 10.588ns
  Destination Clock:    vga_clk rising at 10.588ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hsync_1/hcount_12 to hsync_1/hcount_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y39.CQ      Tcko                  0.198   hsync_1/hcount<12>
                                                       hsync_1/hcount_12
    SLICE_X17Y39.C5      net (fanout=24)       0.098   hsync_1/hcount<12>
    SLICE_X17Y39.CLK     Tah         (-Th)    -0.215   hsync_1/hcount<12>
                                                       hsync_1/hcount_12_rstpot
                                                       hsync_1/hcount_12
    -------------------------------------------------  ---------------------------
    Total                                      0.511ns (0.413ns logic, 0.098ns route)
                                                       (80.8% logic, 19.2% route)

--------------------------------------------------------------------------------

Paths for end point hsync_1/hcount_9 (SLICE_X17Y39.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.601ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hsync_1/hcount_12 (FF)
  Destination:          hsync_1/hcount_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.601ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         vga_clk rising at 10.588ns
  Destination Clock:    vga_clk rising at 10.588ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hsync_1/hcount_12 to hsync_1/hcount_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y39.CQ      Tcko                  0.198   hsync_1/hcount<12>
                                                       hsync_1/hcount_12
    SLICE_X17Y39.A5      net (fanout=24)       0.248   hsync_1/hcount<12>
    SLICE_X17Y39.CLK     Tah         (-Th)    -0.155   hsync_1/hcount<12>
                                                       hsync_1/hcount_9_rstpot
                                                       hsync_1/hcount_9
    -------------------------------------------------  ---------------------------
    Total                                      0.601ns (0.353ns logic, 0.248ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------

Paths for end point hsync_1/hcount_9 (SLICE_X17Y39.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.611ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hsync_1/hcount_11 (FF)
  Destination:          hsync_1/hcount_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.611ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         vga_clk rising at 10.588ns
  Destination Clock:    vga_clk rising at 10.588ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hsync_1/hcount_11 to hsync_1/hcount_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y39.BMUX    Tshcko                0.244   hsync_1/hcount<12>
                                                       hsync_1/hcount_11
    SLICE_X17Y39.A3      net (fanout=24)       0.212   hsync_1/hcount<11>
    SLICE_X17Y39.CLK     Tah         (-Th)    -0.155   hsync_1/hcount<12>
                                                       hsync_1/hcount_9_rstpot
                                                       hsync_1/hcount_9
    -------------------------------------------------  ---------------------------
    Total                                      0.611ns (0.399ns logic, 0.212ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "vga_clk_1/clkout0" derived from
 NET "vga_clk_1/clkin1" PERIOD = 10 ns HIGH 50%;
 multiplied by 1.06 to 10.588 nS  

--------------------------------------------------------------------------------
Slack: 8.858ns (period - min period limit)
  Period: 10.588ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: vga_clk_1/clkout1_buf/I0
  Logical resource: vga_clk_1/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: vga_clk_1/clkout0
--------------------------------------------------------------------------------
Slack: 9.663ns (period - min period limit)
  Period: 10.588ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: vga_clk_1/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: vga_clk_1/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: vga_clk_1/clkout0
--------------------------------------------------------------------------------
Slack: 10.183ns (period - min period limit)
  Period: 10.588ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: hsync_1/row_count<3>/CLK
  Logical resource: hsync_1/row_count_0/CK
  Location pin: SLICE_X12Y40.CLK
  Clock network: vga_clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for vga_clk_1/clkin1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|vga_clk_1/clkin1               |     10.000ns|      3.334ns|      3.280ns|            0|            0|            0|          452|
| vga_clk_1/clkout0             |     10.588ns|      3.473ns|          N/A|            0|            0|          452|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_100MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100MHz     |    3.473|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 452 paths, 0 nets, and 186 connections

Design statistics:
   Minimum period:   3.473ns{1}   (Maximum frequency: 287.936MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Sep 18 16:11:56 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 391 MB



