
Rubber_attach_start.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007e74  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08007ffc  08007ffc  00008ffc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008020  08008020  0000a15c  2**0
                  CONTENTS
  4 .ARM          00000008  08008020  08008020  00009020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008028  08008028  0000a15c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008028  08008028  00009028  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800802c  0800802c  0000902c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000015c  20000000  08008030  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a15c  2**0
                  CONTENTS
 10 .bss          000007c0  2000015c  2000015c  0000a15c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000091c  2000091c  0000a15c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a15c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001164f  00000000  00000000  0000a18c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002c0b  00000000  00000000  0001b7db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000010d8  00000000  00000000  0001e3e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d20  00000000  00000000  0001f4c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022bcd  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013671  00000000  00000000  00042dad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d04d5  00000000  00000000  0005641e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001268f3  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000450c  00000000  00000000  00126938  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005d  00000000  00000000  0012ae44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000015c 	.word	0x2000015c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08007fe4 	.word	0x08007fe4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000160 	.word	0x20000160
 80001c4:	08007fe4 	.word	0x08007fe4

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b96a 	b.w	80004b4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	460c      	mov	r4, r1
 8000200:	2b00      	cmp	r3, #0
 8000202:	d14e      	bne.n	80002a2 <__udivmoddi4+0xaa>
 8000204:	4694      	mov	ip, r2
 8000206:	458c      	cmp	ip, r1
 8000208:	4686      	mov	lr, r0
 800020a:	fab2 f282 	clz	r2, r2
 800020e:	d962      	bls.n	80002d6 <__udivmoddi4+0xde>
 8000210:	b14a      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000212:	f1c2 0320 	rsb	r3, r2, #32
 8000216:	4091      	lsls	r1, r2
 8000218:	fa20 f303 	lsr.w	r3, r0, r3
 800021c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000220:	4319      	orrs	r1, r3
 8000222:	fa00 fe02 	lsl.w	lr, r0, r2
 8000226:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800022a:	fa1f f68c 	uxth.w	r6, ip
 800022e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000232:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000236:	fb07 1114 	mls	r1, r7, r4, r1
 800023a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023e:	fb04 f106 	mul.w	r1, r4, r6
 8000242:	4299      	cmp	r1, r3
 8000244:	d90a      	bls.n	800025c <__udivmoddi4+0x64>
 8000246:	eb1c 0303 	adds.w	r3, ip, r3
 800024a:	f104 30ff 	add.w	r0, r4, #4294967295
 800024e:	f080 8112 	bcs.w	8000476 <__udivmoddi4+0x27e>
 8000252:	4299      	cmp	r1, r3
 8000254:	f240 810f 	bls.w	8000476 <__udivmoddi4+0x27e>
 8000258:	3c02      	subs	r4, #2
 800025a:	4463      	add	r3, ip
 800025c:	1a59      	subs	r1, r3, r1
 800025e:	fa1f f38e 	uxth.w	r3, lr
 8000262:	fbb1 f0f7 	udiv	r0, r1, r7
 8000266:	fb07 1110 	mls	r1, r7, r0, r1
 800026a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800026e:	fb00 f606 	mul.w	r6, r0, r6
 8000272:	429e      	cmp	r6, r3
 8000274:	d90a      	bls.n	800028c <__udivmoddi4+0x94>
 8000276:	eb1c 0303 	adds.w	r3, ip, r3
 800027a:	f100 31ff 	add.w	r1, r0, #4294967295
 800027e:	f080 80fc 	bcs.w	800047a <__udivmoddi4+0x282>
 8000282:	429e      	cmp	r6, r3
 8000284:	f240 80f9 	bls.w	800047a <__udivmoddi4+0x282>
 8000288:	4463      	add	r3, ip
 800028a:	3802      	subs	r0, #2
 800028c:	1b9b      	subs	r3, r3, r6
 800028e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000292:	2100      	movs	r1, #0
 8000294:	b11d      	cbz	r5, 800029e <__udivmoddi4+0xa6>
 8000296:	40d3      	lsrs	r3, r2
 8000298:	2200      	movs	r2, #0
 800029a:	e9c5 3200 	strd	r3, r2, [r5]
 800029e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d905      	bls.n	80002b2 <__udivmoddi4+0xba>
 80002a6:	b10d      	cbz	r5, 80002ac <__udivmoddi4+0xb4>
 80002a8:	e9c5 0100 	strd	r0, r1, [r5]
 80002ac:	2100      	movs	r1, #0
 80002ae:	4608      	mov	r0, r1
 80002b0:	e7f5      	b.n	800029e <__udivmoddi4+0xa6>
 80002b2:	fab3 f183 	clz	r1, r3
 80002b6:	2900      	cmp	r1, #0
 80002b8:	d146      	bne.n	8000348 <__udivmoddi4+0x150>
 80002ba:	42a3      	cmp	r3, r4
 80002bc:	d302      	bcc.n	80002c4 <__udivmoddi4+0xcc>
 80002be:	4290      	cmp	r0, r2
 80002c0:	f0c0 80f0 	bcc.w	80004a4 <__udivmoddi4+0x2ac>
 80002c4:	1a86      	subs	r6, r0, r2
 80002c6:	eb64 0303 	sbc.w	r3, r4, r3
 80002ca:	2001      	movs	r0, #1
 80002cc:	2d00      	cmp	r5, #0
 80002ce:	d0e6      	beq.n	800029e <__udivmoddi4+0xa6>
 80002d0:	e9c5 6300 	strd	r6, r3, [r5]
 80002d4:	e7e3      	b.n	800029e <__udivmoddi4+0xa6>
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	f040 8090 	bne.w	80003fc <__udivmoddi4+0x204>
 80002dc:	eba1 040c 	sub.w	r4, r1, ip
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	fa1f f78c 	uxth.w	r7, ip
 80002e8:	2101      	movs	r1, #1
 80002ea:	fbb4 f6f8 	udiv	r6, r4, r8
 80002ee:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002f2:	fb08 4416 	mls	r4, r8, r6, r4
 80002f6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80002fa:	fb07 f006 	mul.w	r0, r7, r6
 80002fe:	4298      	cmp	r0, r3
 8000300:	d908      	bls.n	8000314 <__udivmoddi4+0x11c>
 8000302:	eb1c 0303 	adds.w	r3, ip, r3
 8000306:	f106 34ff 	add.w	r4, r6, #4294967295
 800030a:	d202      	bcs.n	8000312 <__udivmoddi4+0x11a>
 800030c:	4298      	cmp	r0, r3
 800030e:	f200 80cd 	bhi.w	80004ac <__udivmoddi4+0x2b4>
 8000312:	4626      	mov	r6, r4
 8000314:	1a1c      	subs	r4, r3, r0
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb4 f0f8 	udiv	r0, r4, r8
 800031e:	fb08 4410 	mls	r4, r8, r0, r4
 8000322:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000326:	fb00 f707 	mul.w	r7, r0, r7
 800032a:	429f      	cmp	r7, r3
 800032c:	d908      	bls.n	8000340 <__udivmoddi4+0x148>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 34ff 	add.w	r4, r0, #4294967295
 8000336:	d202      	bcs.n	800033e <__udivmoddi4+0x146>
 8000338:	429f      	cmp	r7, r3
 800033a:	f200 80b0 	bhi.w	800049e <__udivmoddi4+0x2a6>
 800033e:	4620      	mov	r0, r4
 8000340:	1bdb      	subs	r3, r3, r7
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	e7a5      	b.n	8000294 <__udivmoddi4+0x9c>
 8000348:	f1c1 0620 	rsb	r6, r1, #32
 800034c:	408b      	lsls	r3, r1
 800034e:	fa22 f706 	lsr.w	r7, r2, r6
 8000352:	431f      	orrs	r7, r3
 8000354:	fa20 fc06 	lsr.w	ip, r0, r6
 8000358:	fa04 f301 	lsl.w	r3, r4, r1
 800035c:	ea43 030c 	orr.w	r3, r3, ip
 8000360:	40f4      	lsrs	r4, r6
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	0c38      	lsrs	r0, r7, #16
 8000368:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800036c:	fbb4 fef0 	udiv	lr, r4, r0
 8000370:	fa1f fc87 	uxth.w	ip, r7
 8000374:	fb00 441e 	mls	r4, r0, lr, r4
 8000378:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800037c:	fb0e f90c 	mul.w	r9, lr, ip
 8000380:	45a1      	cmp	r9, r4
 8000382:	fa02 f201 	lsl.w	r2, r2, r1
 8000386:	d90a      	bls.n	800039e <__udivmoddi4+0x1a6>
 8000388:	193c      	adds	r4, r7, r4
 800038a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800038e:	f080 8084 	bcs.w	800049a <__udivmoddi4+0x2a2>
 8000392:	45a1      	cmp	r9, r4
 8000394:	f240 8081 	bls.w	800049a <__udivmoddi4+0x2a2>
 8000398:	f1ae 0e02 	sub.w	lr, lr, #2
 800039c:	443c      	add	r4, r7
 800039e:	eba4 0409 	sub.w	r4, r4, r9
 80003a2:	fa1f f983 	uxth.w	r9, r3
 80003a6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003aa:	fb00 4413 	mls	r4, r0, r3, r4
 80003ae:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003b2:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b6:	45a4      	cmp	ip, r4
 80003b8:	d907      	bls.n	80003ca <__udivmoddi4+0x1d2>
 80003ba:	193c      	adds	r4, r7, r4
 80003bc:	f103 30ff 	add.w	r0, r3, #4294967295
 80003c0:	d267      	bcs.n	8000492 <__udivmoddi4+0x29a>
 80003c2:	45a4      	cmp	ip, r4
 80003c4:	d965      	bls.n	8000492 <__udivmoddi4+0x29a>
 80003c6:	3b02      	subs	r3, #2
 80003c8:	443c      	add	r4, r7
 80003ca:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003ce:	fba0 9302 	umull	r9, r3, r0, r2
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	429c      	cmp	r4, r3
 80003d8:	46ce      	mov	lr, r9
 80003da:	469c      	mov	ip, r3
 80003dc:	d351      	bcc.n	8000482 <__udivmoddi4+0x28a>
 80003de:	d04e      	beq.n	800047e <__udivmoddi4+0x286>
 80003e0:	b155      	cbz	r5, 80003f8 <__udivmoddi4+0x200>
 80003e2:	ebb8 030e 	subs.w	r3, r8, lr
 80003e6:	eb64 040c 	sbc.w	r4, r4, ip
 80003ea:	fa04 f606 	lsl.w	r6, r4, r6
 80003ee:	40cb      	lsrs	r3, r1
 80003f0:	431e      	orrs	r6, r3
 80003f2:	40cc      	lsrs	r4, r1
 80003f4:	e9c5 6400 	strd	r6, r4, [r5]
 80003f8:	2100      	movs	r1, #0
 80003fa:	e750      	b.n	800029e <__udivmoddi4+0xa6>
 80003fc:	f1c2 0320 	rsb	r3, r2, #32
 8000400:	fa20 f103 	lsr.w	r1, r0, r3
 8000404:	fa0c fc02 	lsl.w	ip, ip, r2
 8000408:	fa24 f303 	lsr.w	r3, r4, r3
 800040c:	4094      	lsls	r4, r2
 800040e:	430c      	orrs	r4, r1
 8000410:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000414:	fa00 fe02 	lsl.w	lr, r0, r2
 8000418:	fa1f f78c 	uxth.w	r7, ip
 800041c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000420:	fb08 3110 	mls	r1, r8, r0, r3
 8000424:	0c23      	lsrs	r3, r4, #16
 8000426:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042a:	fb00 f107 	mul.w	r1, r0, r7
 800042e:	4299      	cmp	r1, r3
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x24c>
 8000432:	eb1c 0303 	adds.w	r3, ip, r3
 8000436:	f100 36ff 	add.w	r6, r0, #4294967295
 800043a:	d22c      	bcs.n	8000496 <__udivmoddi4+0x29e>
 800043c:	4299      	cmp	r1, r3
 800043e:	d92a      	bls.n	8000496 <__udivmoddi4+0x29e>
 8000440:	3802      	subs	r0, #2
 8000442:	4463      	add	r3, ip
 8000444:	1a5b      	subs	r3, r3, r1
 8000446:	b2a4      	uxth	r4, r4
 8000448:	fbb3 f1f8 	udiv	r1, r3, r8
 800044c:	fb08 3311 	mls	r3, r8, r1, r3
 8000450:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000454:	fb01 f307 	mul.w	r3, r1, r7
 8000458:	42a3      	cmp	r3, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x276>
 800045c:	eb1c 0404 	adds.w	r4, ip, r4
 8000460:	f101 36ff 	add.w	r6, r1, #4294967295
 8000464:	d213      	bcs.n	800048e <__udivmoddi4+0x296>
 8000466:	42a3      	cmp	r3, r4
 8000468:	d911      	bls.n	800048e <__udivmoddi4+0x296>
 800046a:	3902      	subs	r1, #2
 800046c:	4464      	add	r4, ip
 800046e:	1ae4      	subs	r4, r4, r3
 8000470:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000474:	e739      	b.n	80002ea <__udivmoddi4+0xf2>
 8000476:	4604      	mov	r4, r0
 8000478:	e6f0      	b.n	800025c <__udivmoddi4+0x64>
 800047a:	4608      	mov	r0, r1
 800047c:	e706      	b.n	800028c <__udivmoddi4+0x94>
 800047e:	45c8      	cmp	r8, r9
 8000480:	d2ae      	bcs.n	80003e0 <__udivmoddi4+0x1e8>
 8000482:	ebb9 0e02 	subs.w	lr, r9, r2
 8000486:	eb63 0c07 	sbc.w	ip, r3, r7
 800048a:	3801      	subs	r0, #1
 800048c:	e7a8      	b.n	80003e0 <__udivmoddi4+0x1e8>
 800048e:	4631      	mov	r1, r6
 8000490:	e7ed      	b.n	800046e <__udivmoddi4+0x276>
 8000492:	4603      	mov	r3, r0
 8000494:	e799      	b.n	80003ca <__udivmoddi4+0x1d2>
 8000496:	4630      	mov	r0, r6
 8000498:	e7d4      	b.n	8000444 <__udivmoddi4+0x24c>
 800049a:	46d6      	mov	lr, sl
 800049c:	e77f      	b.n	800039e <__udivmoddi4+0x1a6>
 800049e:	4463      	add	r3, ip
 80004a0:	3802      	subs	r0, #2
 80004a2:	e74d      	b.n	8000340 <__udivmoddi4+0x148>
 80004a4:	4606      	mov	r6, r0
 80004a6:	4623      	mov	r3, r4
 80004a8:	4608      	mov	r0, r1
 80004aa:	e70f      	b.n	80002cc <__udivmoddi4+0xd4>
 80004ac:	3e02      	subs	r6, #2
 80004ae:	4463      	add	r3, ip
 80004b0:	e730      	b.n	8000314 <__udivmoddi4+0x11c>
 80004b2:	bf00      	nop

080004b4 <__aeabi_idiv0>:
 80004b4:	4770      	bx	lr
 80004b6:	bf00      	nop

080004b8 <application_init>:
		 Handle_tray2_p2,
		 Handle_tray2_p3,
};


void application_init(){
 80004b8:	b580      	push	{r7, lr}
 80004ba:	b08c      	sub	sp, #48	@ 0x30
 80004bc:	af00      	add	r7, sp, #0
		//HAL_UARTEx_ReceiveToIdle_IT(&huart2, RxData, 256);


		uint32_t data[10];
		Flash_Read_Data( FlashStart, data, 10);
 80004be:	4b51      	ldr	r3, [pc, #324]	@ (8000604 <application_init+0x14c>)
 80004c0:	681b      	ldr	r3, [r3, #0]
 80004c2:	1d39      	adds	r1, r7, #4
 80004c4:	220a      	movs	r2, #10
 80004c6:	4618      	mov	r0, r3
 80004c8:	f000 f907 	bl	80006da <Flash_Read_Data>

		for (uint8_t i = 0; i < 9; i++)
 80004cc:	2300      	movs	r3, #0
 80004ce:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80004d2:	e024      	b.n	800051e <application_init+0x66>
		{
		    Mark[2*i]     =  data[i]        & 0xFFFF;        // low 16-bit
 80004d4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80004d8:	009b      	lsls	r3, r3, #2
 80004da:	3330      	adds	r3, #48	@ 0x30
 80004dc:	443b      	add	r3, r7
 80004de:	f853 1c2c 	ldr.w	r1, [r3, #-44]
 80004e2:	4b49      	ldr	r3, [pc, #292]	@ (8000608 <application_init+0x150>)
 80004e4:	681a      	ldr	r2, [r3, #0]
 80004e6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80004ea:	009b      	lsls	r3, r3, #2
 80004ec:	4413      	add	r3, r2
 80004ee:	b28a      	uxth	r2, r1
 80004f0:	801a      	strh	r2, [r3, #0]
		    Mark[2*i + 1] = (data[i] >> 16) & 0xFFFF;        // high 16-bit
 80004f2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80004f6:	009b      	lsls	r3, r3, #2
 80004f8:	3330      	adds	r3, #48	@ 0x30
 80004fa:	443b      	add	r3, r7
 80004fc:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8000500:	0c19      	lsrs	r1, r3, #16
 8000502:	4b41      	ldr	r3, [pc, #260]	@ (8000608 <application_init+0x150>)
 8000504:	681a      	ldr	r2, [r3, #0]
 8000506:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800050a:	009b      	lsls	r3, r3, #2
 800050c:	3302      	adds	r3, #2
 800050e:	4413      	add	r3, r2
 8000510:	b28a      	uxth	r2, r1
 8000512:	801a      	strh	r2, [r3, #0]
		for (uint8_t i = 0; i < 9; i++)
 8000514:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000518:	3301      	adds	r3, #1
 800051a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800051e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000522:	2b08      	cmp	r3, #8
 8000524:	d9d6      	bls.n	80004d4 <application_init+0x1c>
		}
		HAL_Delay(10000);
 8000526:	f242 7010 	movw	r0, #10000	@ 0x2710
 800052a:	f003 fb77 	bl	8003c1c <HAL_Delay>
		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RxData, 256);
 800052e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000532:	4936      	ldr	r1, [pc, #216]	@ (800060c <application_init+0x154>)
 8000534:	4836      	ldr	r0, [pc, #216]	@ (8000610 <application_init+0x158>)
 8000536:	f006 fbca 	bl	8006cce <HAL_UARTEx_ReceiveToIdle_DMA>
		HAL_TIM_Base_Start_IT(&htim5); //x
 800053a:	4836      	ldr	r0, [pc, #216]	@ (8000614 <application_init+0x15c>)
 800053c:	f005 fa60 	bl	8005a00 <HAL_TIM_Base_Start_IT>
		HAL_TIM_Base_Start_IT(&htim9); //y
 8000540:	4835      	ldr	r0, [pc, #212]	@ (8000618 <application_init+0x160>)
 8000542:	f005 fa5d 	bl	8005a00 <HAL_TIM_Base_Start_IT>
		HAL_TIM_Base_Start_IT(&htim2); //z
 8000546:	4835      	ldr	r0, [pc, #212]	@ (800061c <application_init+0x164>)
 8000548:	f005 fa5a 	bl	8005a00 <HAL_TIM_Base_Start_IT>
		HAL_TIM_Base_Start_IT(&htim6);
 800054c:	4834      	ldr	r0, [pc, #208]	@ (8000620 <application_init+0x168>)
 800054e:	f005 fa57 	bl	8005a00 <HAL_TIM_Base_Start_IT>
		HAL_TIM_Base_Start_IT(&htim7);
 8000552:	4834      	ldr	r0, [pc, #208]	@ (8000624 <application_init+0x16c>)
 8000554:	f005 fa54 	bl	8005a00 <HAL_TIM_Base_Start_IT>
		Set_Speed_Motor_x( speed_default, speed_x_max);
 8000558:	f649 4140 	movw	r1, #40000	@ 0x9c40
 800055c:	203c      	movs	r0, #60	@ 0x3c
 800055e:	f001 fb6f 	bl	8001c40 <Set_Speed_Motor_x>
		Set_Speed_Motor_y( speed_default, speed_y_max);
 8000562:	f649 4140 	movw	r1, #40000	@ 0x9c40
 8000566:	203c      	movs	r0, #60	@ 0x3c
 8000568:	f001 fb9c 	bl	8001ca4 <Set_Speed_Motor_y>
		Set_Speed_Motor_z( speed_default, speed_z_max);
 800056c:	f241 3188 	movw	r1, #5000	@ 0x1388
 8000570:	203c      	movs	r0, #60	@ 0x3c
 8000572:	f001 fbc9 	bl	8001d08 <Set_Speed_Motor_z>
		reset_counter_timer_x();
 8000576:	4b2c      	ldr	r3, [pc, #176]	@ (8000628 <application_init+0x170>)
 8000578:	681b      	ldr	r3, [r3, #0]
 800057a:	2200      	movs	r2, #0
 800057c:	625a      	str	r2, [r3, #36]	@ 0x24
		reset_counter_timer_slave_x();
 800057e:	4b25      	ldr	r3, [pc, #148]	@ (8000614 <application_init+0x15c>)
 8000580:	681b      	ldr	r3, [r3, #0]
 8000582:	2200      	movs	r2, #0
 8000584:	625a      	str	r2, [r3, #36]	@ 0x24
		reset_counter_timer_y();
 8000586:	4b29      	ldr	r3, [pc, #164]	@ (800062c <application_init+0x174>)
 8000588:	681b      	ldr	r3, [r3, #0]
 800058a:	2200      	movs	r2, #0
 800058c:	625a      	str	r2, [r3, #36]	@ 0x24
		reset_counter_timer_slave_y();
 800058e:	4b23      	ldr	r3, [pc, #140]	@ (800061c <application_init+0x164>)
 8000590:	681b      	ldr	r3, [r3, #0]
 8000592:	2200      	movs	r2, #0
 8000594:	625a      	str	r2, [r3, #36]	@ 0x24
		reset_counter_timer_z();
 8000596:	4b26      	ldr	r3, [pc, #152]	@ (8000630 <application_init+0x178>)
 8000598:	681b      	ldr	r3, [r3, #0]
 800059a:	2200      	movs	r2, #0
 800059c:	625a      	str	r2, [r3, #36]	@ 0x24
		reset_counter_timer_slave_z();
 800059e:	4b1e      	ldr	r3, [pc, #120]	@ (8000618 <application_init+0x160>)
 80005a0:	681b      	ldr	r3, [r3, #0]
 80005a2:	2200      	movs	r2, #0
 80005a4:	625a      	str	r2, [r3, #36]	@ 0x24

		  if(get_home_x() == home_x){
 80005a6:	2101      	movs	r1, #1
 80005a8:	4822      	ldr	r0, [pc, #136]	@ (8000634 <application_init+0x17c>)
 80005aa:	f004 fceb 	bl	8004f84 <HAL_GPIO_ReadPin>
 80005ae:	4603      	mov	r3, r0
 80005b0:	2b01      	cmp	r3, #1
 80005b2:	d103      	bne.n	80005bc <application_init+0x104>
			  AxisX.mode = MOVE_HOME2;
 80005b4:	4b20      	ldr	r3, [pc, #128]	@ (8000638 <application_init+0x180>)
 80005b6:	2204      	movs	r2, #4
 80005b8:	73da      	strb	r2, [r3, #15]
 80005ba:	e002      	b.n	80005c2 <application_init+0x10a>
		  }else{
			  AxisX.mode = MOVE_HOME1;
 80005bc:	4b1e      	ldr	r3, [pc, #120]	@ (8000638 <application_init+0x180>)
 80005be:	2203      	movs	r2, #3
 80005c0:	73da      	strb	r2, [r3, #15]
		  }

		  if(get_home_y() == home_y){
 80005c2:	2102      	movs	r1, #2
 80005c4:	481b      	ldr	r0, [pc, #108]	@ (8000634 <application_init+0x17c>)
 80005c6:	f004 fcdd 	bl	8004f84 <HAL_GPIO_ReadPin>
 80005ca:	4603      	mov	r3, r0
 80005cc:	2b01      	cmp	r3, #1
 80005ce:	d103      	bne.n	80005d8 <application_init+0x120>
			  AxisY.mode = MOVE_HOME2;
 80005d0:	4b1a      	ldr	r3, [pc, #104]	@ (800063c <application_init+0x184>)
 80005d2:	2204      	movs	r2, #4
 80005d4:	73da      	strb	r2, [r3, #15]
 80005d6:	e002      	b.n	80005de <application_init+0x126>
		  }else{
			  AxisY.mode = MOVE_HOME1;
 80005d8:	4b18      	ldr	r3, [pc, #96]	@ (800063c <application_init+0x184>)
 80005da:	2203      	movs	r2, #3
 80005dc:	73da      	strb	r2, [r3, #15]
		  }
		  if(get_home_z() == home_z){
 80005de:	2104      	movs	r1, #4
 80005e0:	4814      	ldr	r0, [pc, #80]	@ (8000634 <application_init+0x17c>)
 80005e2:	f004 fccf 	bl	8004f84 <HAL_GPIO_ReadPin>
 80005e6:	4603      	mov	r3, r0
 80005e8:	2b01      	cmp	r3, #1
 80005ea:	d103      	bne.n	80005f4 <application_init+0x13c>
			  AxisZ.mode = MOVE_HOME2;
 80005ec:	4b14      	ldr	r3, [pc, #80]	@ (8000640 <application_init+0x188>)
 80005ee:	2204      	movs	r2, #4
 80005f0:	73da      	strb	r2, [r3, #15]
		  }else {
			  AxisZ.mode = MOVE_HOME1;
		  }

}
 80005f2:	e002      	b.n	80005fa <application_init+0x142>
			  AxisZ.mode = MOVE_HOME1;
 80005f4:	4b12      	ldr	r3, [pc, #72]	@ (8000640 <application_init+0x188>)
 80005f6:	2203      	movs	r2, #3
 80005f8:	73da      	strb	r2, [r3, #15]
}
 80005fa:	bf00      	nop
 80005fc:	3730      	adds	r7, #48	@ 0x30
 80005fe:	46bd      	mov	sp, r7
 8000600:	bd80      	pop	{r7, pc}
 8000602:	bf00      	nop
 8000604:	08007ffc 	.word	0x08007ffc
 8000608:	200000d8 	.word	0x200000d8
 800060c:	20000178 	.word	0x20000178
 8000610:	200005bc 	.word	0x200005bc
 8000614:	20000454 	.word	0x20000454
 8000618:	20000574 	.word	0x20000574
 800061c:	200003c4 	.word	0x200003c4
 8000620:	2000049c 	.word	0x2000049c
 8000624:	200004e4 	.word	0x200004e4
 8000628:	2000052c 	.word	0x2000052c
 800062c:	2000037c 	.word	0x2000037c
 8000630:	2000040c 	.word	0x2000040c
 8000634:	40020800 	.word	0x40020800
 8000638:	20000100 	.word	0x20000100
 800063c:	20000110 	.word	0x20000110
 8000640:	20000120 	.word	0x20000120

08000644 <application_run>:


void application_run(){
 8000644:	b580      	push	{r7, lr}
 8000646:	af00      	add	r7, sp, #0
	Control_motor_z();
 8000648:	f001 feec 	bl	8002424 <Control_motor_z>
	Control_motor_y();
 800064c:	f001 fe54 	bl	80022f8 <Control_motor_y>
	Control_motor_x();
 8000650:	f001 fd60 	bl	8002114 <Control_motor_x>
}
 8000654:	bf00      	nop
 8000656:	bd80      	pop	{r7, pc}

08000658 <task_timer6>:
void task_timer6(){
 8000658:	b580      	push	{r7, lr}
 800065a:	af00      	add	r7, sp, #0
	test_builtin = __builtin_ffs(Rubber_and_tray->all << 16 | Cylinder_and_save->all<< 8 | Control_motor->all);
 800065c:	4b16      	ldr	r3, [pc, #88]	@ (80006b8 <task_timer6+0x60>)
 800065e:	681b      	ldr	r3, [r3, #0]
 8000660:	881b      	ldrh	r3, [r3, #0]
 8000662:	041a      	lsls	r2, r3, #16
 8000664:	4b15      	ldr	r3, [pc, #84]	@ (80006bc <task_timer6+0x64>)
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	781b      	ldrb	r3, [r3, #0]
 800066a:	021b      	lsls	r3, r3, #8
 800066c:	4313      	orrs	r3, r2
 800066e:	4a14      	ldr	r2, [pc, #80]	@ (80006c0 <task_timer6+0x68>)
 8000670:	6812      	ldr	r2, [r2, #0]
 8000672:	7812      	ldrb	r2, [r2, #0]
 8000674:	4313      	orrs	r3, r2
 8000676:	fa93 f2a3 	rbit	r2, r3
 800067a:	fab2 f282 	clz	r2, r2
 800067e:	2b00      	cmp	r3, #0
 8000680:	d101      	bne.n	8000686 <task_timer6+0x2e>
 8000682:	f04f 32ff 	mov.w	r2, #4294967295
 8000686:	1c53      	adds	r3, r2, #1
 8000688:	461a      	mov	r2, r3
 800068a:	4b0e      	ldr	r3, [pc, #56]	@ (80006c4 <task_timer6+0x6c>)
 800068c:	601a      	str	r2, [r3, #0]

	if (test_builtin > 0) {
 800068e:	4b0d      	ldr	r3, [pc, #52]	@ (80006c4 <task_timer6+0x6c>)
 8000690:	681b      	ldr	r3, [r3, #0]
 8000692:	2b00      	cmp	r3, #0
 8000694:	d00e      	beq.n	80006b4 <task_timer6+0x5c>
	    test_builtin -= 1;
 8000696:	4b0b      	ldr	r3, [pc, #44]	@ (80006c4 <task_timer6+0x6c>)
 8000698:	681b      	ldr	r3, [r3, #0]
 800069a:	3b01      	subs	r3, #1
 800069c:	4a09      	ldr	r2, [pc, #36]	@ (80006c4 <task_timer6+0x6c>)
 800069e:	6013      	str	r3, [r2, #0]

	    if (test_builtin < (int)(sizeof(motormoveTable) / sizeof(motormoveTable[0]))) {
 80006a0:	4b08      	ldr	r3, [pc, #32]	@ (80006c4 <task_timer6+0x6c>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	2b18      	cmp	r3, #24
 80006a6:	d805      	bhi.n	80006b4 <task_timer6+0x5c>
	        motormoveTable[test_builtin]();
 80006a8:	4b06      	ldr	r3, [pc, #24]	@ (80006c4 <task_timer6+0x6c>)
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	4a06      	ldr	r2, [pc, #24]	@ (80006c8 <task_timer6+0x70>)
 80006ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80006b2:	4798      	blx	r3
	    }
	}
}
 80006b4:	bf00      	nop
 80006b6:	bd80      	pop	{r7, pc}
 80006b8:	200000d0 	.word	0x200000d0
 80006bc:	200000cc 	.word	0x200000cc
 80006c0:	200000c8 	.word	0x200000c8
 80006c4:	20000378 	.word	0x20000378
 80006c8:	20000000 	.word	0x20000000

080006cc <application_run_main>:




void application_run_main(void){
 80006cc:	b480      	push	{r7}
 80006ce:	af00      	add	r7, sp, #0
//		  HAL_GPIO_TogglePin(O12_GPIO_Port, O12_Pin);
//		  HAL_Delay(500);



}
 80006d0:	bf00      	nop
 80006d2:	46bd      	mov	sp, r7
 80006d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d8:	4770      	bx	lr

080006da <Flash_Read_Data>:

#include "flash.h"


void Flash_Read_Data (uint32_t StartSectorAddress, uint32_t *RxBuf, uint16_t numberofwords)
{
 80006da:	b480      	push	{r7}
 80006dc:	b085      	sub	sp, #20
 80006de:	af00      	add	r7, sp, #0
 80006e0:	60f8      	str	r0, [r7, #12]
 80006e2:	60b9      	str	r1, [r7, #8]
 80006e4:	4613      	mov	r3, r2
 80006e6:	80fb      	strh	r3, [r7, #6]
	while (1)
	{
		*RxBuf = *(__IO uint32_t *)StartSectorAddress;
 80006e8:	68fb      	ldr	r3, [r7, #12]
 80006ea:	681a      	ldr	r2, [r3, #0]
 80006ec:	68bb      	ldr	r3, [r7, #8]
 80006ee:	601a      	str	r2, [r3, #0]
		StartSectorAddress += 4;
 80006f0:	68fb      	ldr	r3, [r7, #12]
 80006f2:	3304      	adds	r3, #4
 80006f4:	60fb      	str	r3, [r7, #12]
		RxBuf++;
 80006f6:	68bb      	ldr	r3, [r7, #8]
 80006f8:	3304      	adds	r3, #4
 80006fa:	60bb      	str	r3, [r7, #8]
		if (!(numberofwords--)) break;
 80006fc:	88fb      	ldrh	r3, [r7, #6]
 80006fe:	1e5a      	subs	r2, r3, #1
 8000700:	80fa      	strh	r2, [r7, #6]
 8000702:	2b00      	cmp	r3, #0
 8000704:	d000      	beq.n	8000708 <Flash_Read_Data+0x2e>
		*RxBuf = *(__IO uint32_t *)StartSectorAddress;
 8000706:	e7ef      	b.n	80006e8 <Flash_Read_Data+0xe>
		if (!(numberofwords--)) break;
 8000708:	bf00      	nop
	}
}
 800070a:	bf00      	nop
 800070c:	3714      	adds	r7, #20
 800070e:	46bd      	mov	sp, r7
 8000710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000714:	4770      	bx	lr
	...

08000718 <GetSector>:
uint32_t GetSector(uint32_t Address)
{
 8000718:	b480      	push	{r7}
 800071a:	b085      	sub	sp, #20
 800071c:	af00      	add	r7, sp, #0
 800071e:	6078      	str	r0, [r7, #4]
  uint32_t sector = 0;
 8000720:	2300      	movs	r3, #0
 8000722:	60fb      	str	r3, [r7, #12]

  if(Address < 0x08004000) sector = FLASH_SECTOR_0;
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	4a20      	ldr	r2, [pc, #128]	@ (80007a8 <GetSector+0x90>)
 8000728:	4293      	cmp	r3, r2
 800072a:	d202      	bcs.n	8000732 <GetSector+0x1a>
 800072c:	2300      	movs	r3, #0
 800072e:	60fb      	str	r3, [r7, #12]
 8000730:	e032      	b.n	8000798 <GetSector+0x80>
  else if(Address < 0x08008000) sector = FLASH_SECTOR_1;
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	4a1d      	ldr	r2, [pc, #116]	@ (80007ac <GetSector+0x94>)
 8000736:	4293      	cmp	r3, r2
 8000738:	d202      	bcs.n	8000740 <GetSector+0x28>
 800073a:	2301      	movs	r3, #1
 800073c:	60fb      	str	r3, [r7, #12]
 800073e:	e02b      	b.n	8000798 <GetSector+0x80>
  else if(Address < 0x0800C000) sector = FLASH_SECTOR_2;
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	4a1b      	ldr	r2, [pc, #108]	@ (80007b0 <GetSector+0x98>)
 8000744:	4293      	cmp	r3, r2
 8000746:	d202      	bcs.n	800074e <GetSector+0x36>
 8000748:	2302      	movs	r3, #2
 800074a:	60fb      	str	r3, [r7, #12]
 800074c:	e024      	b.n	8000798 <GetSector+0x80>
  else if(Address < 0x08010000) sector = FLASH_SECTOR_3;
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	4a18      	ldr	r2, [pc, #96]	@ (80007b4 <GetSector+0x9c>)
 8000752:	4293      	cmp	r3, r2
 8000754:	d802      	bhi.n	800075c <GetSector+0x44>
 8000756:	2303      	movs	r3, #3
 8000758:	60fb      	str	r3, [r7, #12]
 800075a:	e01d      	b.n	8000798 <GetSector+0x80>
  else if(Address < 0x08020000) sector = FLASH_SECTOR_4;
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	4a16      	ldr	r2, [pc, #88]	@ (80007b8 <GetSector+0xa0>)
 8000760:	4293      	cmp	r3, r2
 8000762:	d802      	bhi.n	800076a <GetSector+0x52>
 8000764:	2304      	movs	r3, #4
 8000766:	60fb      	str	r3, [r7, #12]
 8000768:	e016      	b.n	8000798 <GetSector+0x80>
  else if(Address < 0x08040000) sector = FLASH_SECTOR_5;
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	4a13      	ldr	r2, [pc, #76]	@ (80007bc <GetSector+0xa4>)
 800076e:	4293      	cmp	r3, r2
 8000770:	d802      	bhi.n	8000778 <GetSector+0x60>
 8000772:	2305      	movs	r3, #5
 8000774:	60fb      	str	r3, [r7, #12]
 8000776:	e00f      	b.n	8000798 <GetSector+0x80>
  else if(Address < 0x08060000) sector = FLASH_SECTOR_6;
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	4a11      	ldr	r2, [pc, #68]	@ (80007c0 <GetSector+0xa8>)
 800077c:	4293      	cmp	r3, r2
 800077e:	d802      	bhi.n	8000786 <GetSector+0x6e>
 8000780:	2306      	movs	r3, #6
 8000782:	60fb      	str	r3, [r7, #12]
 8000784:	e008      	b.n	8000798 <GetSector+0x80>
  else if(Address < 0x08080000) sector = FLASH_SECTOR_7;
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	4a0e      	ldr	r2, [pc, #56]	@ (80007c4 <GetSector+0xac>)
 800078a:	4293      	cmp	r3, r2
 800078c:	d802      	bhi.n	8000794 <GetSector+0x7c>
 800078e:	2307      	movs	r3, #7
 8000790:	60fb      	str	r3, [r7, #12]
 8000792:	e001      	b.n	8000798 <GetSector+0x80>
  else sector = FLASH_SECTOR_7;
 8000794:	2307      	movs	r3, #7
 8000796:	60fb      	str	r3, [r7, #12]
  return sector;
 8000798:	68fb      	ldr	r3, [r7, #12]
}
 800079a:	4618      	mov	r0, r3
 800079c:	3714      	adds	r7, #20
 800079e:	46bd      	mov	sp, r7
 80007a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a4:	4770      	bx	lr
 80007a6:	bf00      	nop
 80007a8:	08004000 	.word	0x08004000
 80007ac:	08008000 	.word	0x08008000
 80007b0:	0800c000 	.word	0x0800c000
 80007b4:	0800ffff 	.word	0x0800ffff
 80007b8:	0801ffff 	.word	0x0801ffff
 80007bc:	0803ffff 	.word	0x0803ffff
 80007c0:	0805ffff 	.word	0x0805ffff
 80007c4:	0807ffff 	.word	0x0807ffff

080007c8 <Flash_Write_Data>:

//__attribute__((section(".ramfunc")))
uint32_t Flash_Write_Data(uint32_t StartAddress,
                          uint32_t *Data,
                          uint16_t NumberOfWords)
{
 80007c8:	b5b0      	push	{r4, r5, r7, lr}
 80007ca:	b08e      	sub	sp, #56	@ 0x38
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	60f8      	str	r0, [r7, #12]
 80007d0:	60b9      	str	r1, [r7, #8]
 80007d2:	4613      	mov	r3, r2
 80007d4:	80fb      	strh	r3, [r7, #6]
    FLASH_EraseInitTypeDef EraseInitStruct;
    uint32_t SectorError = 0;
 80007d6:	2300      	movs	r3, #0
 80007d8:	617b      	str	r3, [r7, #20]
    uint32_t addr = StartAddress;
 80007da:	68fb      	ldr	r3, [r7, #12]
 80007dc:	637b      	str	r3, [r7, #52]	@ 0x34
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007de:	b672      	cpsid	i
}
 80007e0:	bf00      	nop

    /* 1. Disable interrupt để tránh UART/Modbus ISR nhảy vào Flash */
    __disable_irq();

    /* 2. Unlock Flash */
    HAL_FLASH_Unlock();
 80007e2:	f003 ffa5 	bl	8004730 <HAL_FLASH_Unlock>

    /* 3. Xác định sector cần erase (CHỈ 1 SECTOR) */
    uint32_t StartSector = GetSector(StartAddress);
 80007e6:	68f8      	ldr	r0, [r7, #12]
 80007e8:	f7ff ff96 	bl	8000718 <GetSector>
 80007ec:	62f8      	str	r0, [r7, #44]	@ 0x2c

    EraseInitStruct.TypeErase    = FLASH_TYPEERASE_SECTORS;
 80007ee:	2300      	movs	r3, #0
 80007f0:	61bb      	str	r3, [r7, #24]
    EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 80007f2:	2302      	movs	r3, #2
 80007f4:	62bb      	str	r3, [r7, #40]	@ 0x28
    EraseInitStruct.Sector       = StartSector;
 80007f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80007f8:	623b      	str	r3, [r7, #32]
    EraseInitStruct.NbSectors    = 1;   // <<< RẤT QUAN TRỌNG
 80007fa:	2301      	movs	r3, #1
 80007fc:	627b      	str	r3, [r7, #36]	@ 0x24

    /* 4. Erase sector */
    if (HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError) != HAL_OK)
 80007fe:	f107 0214 	add.w	r2, r7, #20
 8000802:	f107 0318 	add.w	r3, r7, #24
 8000806:	4611      	mov	r1, r2
 8000808:	4618      	mov	r0, r3
 800080a:	f004 f8ff 	bl	8004a0c <HAL_FLASHEx_Erase>
 800080e:	4603      	mov	r3, r0
 8000810:	2b00      	cmp	r3, #0
 8000812:	d007      	beq.n	8000824 <Flash_Write_Data+0x5c>
    {
        HAL_FLASH_Lock();
 8000814:	f003 ffae 	bl	8004774 <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 8000818:	b662      	cpsie	i
}
 800081a:	bf00      	nop
        __enable_irq();
        return HAL_FLASH_GetError();
 800081c:	f003 ffba 	bl	8004794 <HAL_FLASH_GetError>
 8000820:	4603      	mov	r3, r0
 8000822:	e05a      	b.n	80008da <Flash_Write_Data+0x112>
    }

    /* 5. Program word-by-word */
    for (uint16_t i = 0; i < NumberOfWords; i++)
 8000824:	2300      	movs	r3, #0
 8000826:	867b      	strh	r3, [r7, #50]	@ 0x32
 8000828:	e01e      	b.n	8000868 <Flash_Write_Data+0xa0>
    {
        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, addr, Data[i]) != HAL_OK)
 800082a:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800082c:	009b      	lsls	r3, r3, #2
 800082e:	68ba      	ldr	r2, [r7, #8]
 8000830:	4413      	add	r3, r2
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	2200      	movs	r2, #0
 8000836:	461c      	mov	r4, r3
 8000838:	4615      	mov	r5, r2
 800083a:	4622      	mov	r2, r4
 800083c:	462b      	mov	r3, r5
 800083e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8000840:	2002      	movs	r0, #2
 8000842:	f003 ff23 	bl	800468c <HAL_FLASH_Program>
 8000846:	4603      	mov	r3, r0
 8000848:	2b00      	cmp	r3, #0
 800084a:	d007      	beq.n	800085c <Flash_Write_Data+0x94>
        {
            HAL_FLASH_Lock();
 800084c:	f003 ff92 	bl	8004774 <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 8000850:	b662      	cpsie	i
}
 8000852:	bf00      	nop
            __enable_irq();
            return HAL_FLASH_GetError();
 8000854:	f003 ff9e 	bl	8004794 <HAL_FLASH_GetError>
 8000858:	4603      	mov	r3, r0
 800085a:	e03e      	b.n	80008da <Flash_Write_Data+0x112>
        }
        addr += 4;
 800085c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800085e:	3304      	adds	r3, #4
 8000860:	637b      	str	r3, [r7, #52]	@ 0x34
    for (uint16_t i = 0; i < NumberOfWords; i++)
 8000862:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8000864:	3301      	adds	r3, #1
 8000866:	867b      	strh	r3, [r7, #50]	@ 0x32
 8000868:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800086a:	88fb      	ldrh	r3, [r7, #6]
 800086c:	429a      	cmp	r2, r3
 800086e:	d3dc      	bcc.n	800082a <Flash_Write_Data+0x62>
    }

    /* 6. Lock Flash */
    HAL_FLASH_Lock();
 8000870:	f003 ff80 	bl	8004774 <HAL_FLASH_Lock>

    /* 7. Flush cache – BẮT BUỘC theo ST */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8000874:	4b1b      	ldr	r3, [pc, #108]	@ (80008e4 <Flash_Write_Data+0x11c>)
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	4a1a      	ldr	r2, [pc, #104]	@ (80008e4 <Flash_Write_Data+0x11c>)
 800087a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800087e:	6013      	str	r3, [r2, #0]
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8000880:	4b18      	ldr	r3, [pc, #96]	@ (80008e4 <Flash_Write_Data+0x11c>)
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	4a17      	ldr	r2, [pc, #92]	@ (80008e4 <Flash_Write_Data+0x11c>)
 8000886:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800088a:	6013      	str	r3, [r2, #0]

    __HAL_FLASH_DATA_CACHE_RESET();
 800088c:	4b15      	ldr	r3, [pc, #84]	@ (80008e4 <Flash_Write_Data+0x11c>)
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	4a14      	ldr	r2, [pc, #80]	@ (80008e4 <Flash_Write_Data+0x11c>)
 8000892:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000896:	6013      	str	r3, [r2, #0]
 8000898:	4b12      	ldr	r3, [pc, #72]	@ (80008e4 <Flash_Write_Data+0x11c>)
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	4a11      	ldr	r2, [pc, #68]	@ (80008e4 <Flash_Write_Data+0x11c>)
 800089e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80008a2:	6013      	str	r3, [r2, #0]
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80008a4:	4b0f      	ldr	r3, [pc, #60]	@ (80008e4 <Flash_Write_Data+0x11c>)
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	4a0e      	ldr	r2, [pc, #56]	@ (80008e4 <Flash_Write_Data+0x11c>)
 80008aa:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80008ae:	6013      	str	r3, [r2, #0]
 80008b0:	4b0c      	ldr	r3, [pc, #48]	@ (80008e4 <Flash_Write_Data+0x11c>)
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	4a0b      	ldr	r2, [pc, #44]	@ (80008e4 <Flash_Write_Data+0x11c>)
 80008b6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80008ba:	6013      	str	r3, [r2, #0]

    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80008bc:	4b09      	ldr	r3, [pc, #36]	@ (80008e4 <Flash_Write_Data+0x11c>)
 80008be:	681b      	ldr	r3, [r3, #0]
 80008c0:	4a08      	ldr	r2, [pc, #32]	@ (80008e4 <Flash_Write_Data+0x11c>)
 80008c2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80008c6:	6013      	str	r3, [r2, #0]
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80008c8:	4b06      	ldr	r3, [pc, #24]	@ (80008e4 <Flash_Write_Data+0x11c>)
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	4a05      	ldr	r2, [pc, #20]	@ (80008e4 <Flash_Write_Data+0x11c>)
 80008ce:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80008d2:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80008d4:	b662      	cpsie	i
}
 80008d6:	bf00      	nop

    /* 8. Enable lại interrupt */
    __enable_irq();

    return 0;
 80008d8:	2300      	movs	r3, #0
}
 80008da:	4618      	mov	r0, r3
 80008dc:	3738      	adds	r7, #56	@ 0x38
 80008de:	46bd      	mov	sp, r7
 80008e0:	bdb0      	pop	{r4, r5, r7, pc}
 80008e2:	bf00      	nop
 80008e4:	40023c00 	.word	0x40023c00

080008e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008ec:	f003 f924 	bl	8003b38 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008f0:	f000 f81c 	bl	800092c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008f4:	f000 fb70 	bl	8000fd8 <MX_GPIO_Init>
  MX_DMA_Init();
 80008f8:	f000 fb4e 	bl	8000f98 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80008fc:	f000 fb22 	bl	8000f44 <MX_USART2_UART_Init>
  MX_TIM5_Init();
 8000900:	f000 f9a6 	bl	8000c50 <MX_TIM5_Init>
  MX_TIM8_Init();
 8000904:	f000 fa60 	bl	8000dc8 <MX_TIM8_Init>
  MX_TIM1_Init();
 8000908:	f000 f87a 	bl	8000a00 <MX_TIM1_Init>
  MX_TIM2_Init();
 800090c:	f000 f8fa 	bl	8000b04 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000910:	f000 f946 	bl	8000ba0 <MX_TIM3_Init>
  MX_TIM9_Init();
 8000914:	f000 fada 	bl	8000ecc <MX_TIM9_Init>
  MX_TIM6_Init();
 8000918:	f000 f9ea 	bl	8000cf0 <MX_TIM6_Init>
  MX_TIM7_Init();
 800091c:	f000 fa1e 	bl	8000d5c <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */

  application_init();
 8000920:	f7ff fdca 	bl	80004b8 <application_init>
//	fy += 10000;
//	fz += 10000;
//	  HAL_Delay(500);
	//  application_run();
//	  task_timer6();
	  application_run_main();
 8000924:	f7ff fed2 	bl	80006cc <application_run_main>
 8000928:	e7fc      	b.n	8000924 <main+0x3c>
	...

0800092c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b094      	sub	sp, #80	@ 0x50
 8000930:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000932:	f107 0320 	add.w	r3, r7, #32
 8000936:	2230      	movs	r2, #48	@ 0x30
 8000938:	2100      	movs	r1, #0
 800093a:	4618      	mov	r0, r3
 800093c:	f007 fb26 	bl	8007f8c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000940:	f107 030c 	add.w	r3, r7, #12
 8000944:	2200      	movs	r2, #0
 8000946:	601a      	str	r2, [r3, #0]
 8000948:	605a      	str	r2, [r3, #4]
 800094a:	609a      	str	r2, [r3, #8]
 800094c:	60da      	str	r2, [r3, #12]
 800094e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000950:	2300      	movs	r3, #0
 8000952:	60bb      	str	r3, [r7, #8]
 8000954:	4b28      	ldr	r3, [pc, #160]	@ (80009f8 <SystemClock_Config+0xcc>)
 8000956:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000958:	4a27      	ldr	r2, [pc, #156]	@ (80009f8 <SystemClock_Config+0xcc>)
 800095a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800095e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000960:	4b25      	ldr	r3, [pc, #148]	@ (80009f8 <SystemClock_Config+0xcc>)
 8000962:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000964:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000968:	60bb      	str	r3, [r7, #8]
 800096a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800096c:	2300      	movs	r3, #0
 800096e:	607b      	str	r3, [r7, #4]
 8000970:	4b22      	ldr	r3, [pc, #136]	@ (80009fc <SystemClock_Config+0xd0>)
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	4a21      	ldr	r2, [pc, #132]	@ (80009fc <SystemClock_Config+0xd0>)
 8000976:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800097a:	6013      	str	r3, [r2, #0]
 800097c:	4b1f      	ldr	r3, [pc, #124]	@ (80009fc <SystemClock_Config+0xd0>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000984:	607b      	str	r3, [r7, #4]
 8000986:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000988:	2302      	movs	r3, #2
 800098a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800098c:	2301      	movs	r3, #1
 800098e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000990:	2310      	movs	r3, #16
 8000992:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000994:	2302      	movs	r3, #2
 8000996:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000998:	2300      	movs	r3, #0
 800099a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800099c:	2308      	movs	r3, #8
 800099e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80009a0:	23a8      	movs	r3, #168	@ 0xa8
 80009a2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80009a4:	2302      	movs	r3, #2
 80009a6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80009a8:	2304      	movs	r3, #4
 80009aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009ac:	f107 0320 	add.w	r3, r7, #32
 80009b0:	4618      	mov	r0, r3
 80009b2:	f004 fb3d 	bl	8005030 <HAL_RCC_OscConfig>
 80009b6:	4603      	mov	r3, r0
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d001      	beq.n	80009c0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80009bc:	f000 fc14 	bl	80011e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009c0:	230f      	movs	r3, #15
 80009c2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009c4:	2302      	movs	r3, #2
 80009c6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009c8:	2300      	movs	r3, #0
 80009ca:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80009cc:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80009d0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80009d2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80009d6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80009d8:	f107 030c 	add.w	r3, r7, #12
 80009dc:	2105      	movs	r1, #5
 80009de:	4618      	mov	r0, r3
 80009e0:	f004 fd9e 	bl	8005520 <HAL_RCC_ClockConfig>
 80009e4:	4603      	mov	r3, r0
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d001      	beq.n	80009ee <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80009ea:	f000 fbfd 	bl	80011e8 <Error_Handler>
  }
}
 80009ee:	bf00      	nop
 80009f0:	3750      	adds	r7, #80	@ 0x50
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}
 80009f6:	bf00      	nop
 80009f8:	40023800 	.word	0x40023800
 80009fc:	40007000 	.word	0x40007000

08000a00 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b092      	sub	sp, #72	@ 0x48
 8000a04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a06:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	601a      	str	r2, [r3, #0]
 8000a0e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000a10:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a14:	2200      	movs	r2, #0
 8000a16:	601a      	str	r2, [r3, #0]
 8000a18:	605a      	str	r2, [r3, #4]
 8000a1a:	609a      	str	r2, [r3, #8]
 8000a1c:	60da      	str	r2, [r3, #12]
 8000a1e:	611a      	str	r2, [r3, #16]
 8000a20:	615a      	str	r2, [r3, #20]
 8000a22:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000a24:	1d3b      	adds	r3, r7, #4
 8000a26:	2220      	movs	r2, #32
 8000a28:	2100      	movs	r1, #0
 8000a2a:	4618      	mov	r0, r3
 8000a2c:	f007 faae 	bl	8007f8c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000a30:	4b32      	ldr	r3, [pc, #200]	@ (8000afc <MX_TIM1_Init+0xfc>)
 8000a32:	4a33      	ldr	r2, [pc, #204]	@ (8000b00 <MX_TIM1_Init+0x100>)
 8000a34:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 83;
 8000a36:	4b31      	ldr	r3, [pc, #196]	@ (8000afc <MX_TIM1_Init+0xfc>)
 8000a38:	2253      	movs	r2, #83	@ 0x53
 8000a3a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a3c:	4b2f      	ldr	r3, [pc, #188]	@ (8000afc <MX_TIM1_Init+0xfc>)
 8000a3e:	2200      	movs	r2, #0
 8000a40:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100;
 8000a42:	4b2e      	ldr	r3, [pc, #184]	@ (8000afc <MX_TIM1_Init+0xfc>)
 8000a44:	2264      	movs	r2, #100	@ 0x64
 8000a46:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a48:	4b2c      	ldr	r3, [pc, #176]	@ (8000afc <MX_TIM1_Init+0xfc>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000a4e:	4b2b      	ldr	r3, [pc, #172]	@ (8000afc <MX_TIM1_Init+0xfc>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a54:	4b29      	ldr	r3, [pc, #164]	@ (8000afc <MX_TIM1_Init+0xfc>)
 8000a56:	2200      	movs	r2, #0
 8000a58:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000a5a:	4828      	ldr	r0, [pc, #160]	@ (8000afc <MX_TIM1_Init+0xfc>)
 8000a5c:	f005 f840 	bl	8005ae0 <HAL_TIM_PWM_Init>
 8000a60:	4603      	mov	r3, r0
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d001      	beq.n	8000a6a <MX_TIM1_Init+0x6a>
  {
    Error_Handler();
 8000a66:	f000 fbbf 	bl	80011e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 8000a6a:	2340      	movs	r3, #64	@ 0x40
 8000a6c:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000a72:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000a76:	4619      	mov	r1, r3
 8000a78:	4820      	ldr	r0, [pc, #128]	@ (8000afc <MX_TIM1_Init+0xfc>)
 8000a7a:	f005 ff6b 	bl	8006954 <HAL_TIMEx_MasterConfigSynchronization>
 8000a7e:	4603      	mov	r3, r0
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d001      	beq.n	8000a88 <MX_TIM1_Init+0x88>
  {
    Error_Handler();
 8000a84:	f000 fbb0 	bl	80011e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a88:	2360      	movs	r3, #96	@ 0x60
 8000a8a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 50;
 8000a8c:	2332      	movs	r3, #50	@ 0x32
 8000a8e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8000a90:	2302      	movs	r3, #2
 8000a92:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000a94:	2300      	movs	r3, #0
 8000a96:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000aa4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	4619      	mov	r1, r3
 8000aac:	4813      	ldr	r0, [pc, #76]	@ (8000afc <MX_TIM1_Init+0xfc>)
 8000aae:	f005 fa8f 	bl	8005fd0 <HAL_TIM_PWM_ConfigChannel>
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d001      	beq.n	8000abc <MX_TIM1_Init+0xbc>
  {
    Error_Handler();
 8000ab8:	f000 fb96 	bl	80011e8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000abc:	2300      	movs	r3, #0
 8000abe:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000acc:	2300      	movs	r3, #0
 8000ace:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000ad0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ad4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000ada:	1d3b      	adds	r3, r7, #4
 8000adc:	4619      	mov	r1, r3
 8000ade:	4807      	ldr	r0, [pc, #28]	@ (8000afc <MX_TIM1_Init+0xfc>)
 8000ae0:	f005 ffb4 	bl	8006a4c <HAL_TIMEx_ConfigBreakDeadTime>
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d001      	beq.n	8000aee <MX_TIM1_Init+0xee>
  {
    Error_Handler();
 8000aea:	f000 fb7d 	bl	80011e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000aee:	4803      	ldr	r0, [pc, #12]	@ (8000afc <MX_TIM1_Init+0xfc>)
 8000af0:	f002 fd52 	bl	8003598 <HAL_TIM_MspPostInit>

}
 8000af4:	bf00      	nop
 8000af6:	3748      	adds	r7, #72	@ 0x48
 8000af8:	46bd      	mov	sp, r7
 8000afa:	bd80      	pop	{r7, pc}
 8000afc:	2000037c 	.word	0x2000037c
 8000b00:	40010000 	.word	0x40010000

08000b04 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b088      	sub	sp, #32
 8000b08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000b0a:	f107 030c 	add.w	r3, r7, #12
 8000b0e:	2200      	movs	r2, #0
 8000b10:	601a      	str	r2, [r3, #0]
 8000b12:	605a      	str	r2, [r3, #4]
 8000b14:	609a      	str	r2, [r3, #8]
 8000b16:	60da      	str	r2, [r3, #12]
 8000b18:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b1a:	1d3b      	adds	r3, r7, #4
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	601a      	str	r2, [r3, #0]
 8000b20:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000b22:	4b1e      	ldr	r3, [pc, #120]	@ (8000b9c <MX_TIM2_Init+0x98>)
 8000b24:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000b28:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000b2a:	4b1c      	ldr	r3, [pc, #112]	@ (8000b9c <MX_TIM2_Init+0x98>)
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b30:	4b1a      	ldr	r3, [pc, #104]	@ (8000b9c <MX_TIM2_Init+0x98>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000b36:	4b19      	ldr	r3, [pc, #100]	@ (8000b9c <MX_TIM2_Init+0x98>)
 8000b38:	f04f 32ff 	mov.w	r2, #4294967295
 8000b3c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b3e:	4b17      	ldr	r3, [pc, #92]	@ (8000b9c <MX_TIM2_Init+0x98>)
 8000b40:	2200      	movs	r2, #0
 8000b42:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b44:	4b15      	ldr	r3, [pc, #84]	@ (8000b9c <MX_TIM2_Init+0x98>)
 8000b46:	2200      	movs	r2, #0
 8000b48:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000b4a:	4814      	ldr	r0, [pc, #80]	@ (8000b9c <MX_TIM2_Init+0x98>)
 8000b4c:	f004 ff08 	bl	8005960 <HAL_TIM_Base_Init>
 8000b50:	4603      	mov	r3, r0
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d001      	beq.n	8000b5a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000b56:	f000 fb47 	bl	80011e8 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 8000b5a:	2307      	movs	r3, #7
 8000b5c:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8000b5e:	2300      	movs	r3, #0
 8000b60:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8000b62:	f107 030c 	add.w	r3, r7, #12
 8000b66:	4619      	mov	r1, r3
 8000b68:	480c      	ldr	r0, [pc, #48]	@ (8000b9c <MX_TIM2_Init+0x98>)
 8000b6a:	f005 faf3 	bl	8006154 <HAL_TIM_SlaveConfigSynchro>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d001      	beq.n	8000b78 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8000b74:	f000 fb38 	bl	80011e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000b80:	1d3b      	adds	r3, r7, #4
 8000b82:	4619      	mov	r1, r3
 8000b84:	4805      	ldr	r0, [pc, #20]	@ (8000b9c <MX_TIM2_Init+0x98>)
 8000b86:	f005 fee5 	bl	8006954 <HAL_TIMEx_MasterConfigSynchronization>
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d001      	beq.n	8000b94 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8000b90:	f000 fb2a 	bl	80011e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000b94:	bf00      	nop
 8000b96:	3720      	adds	r7, #32
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	bd80      	pop	{r7, pc}
 8000b9c:	200003c4 	.word	0x200003c4

08000ba0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b08a      	sub	sp, #40	@ 0x28
 8000ba4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ba6:	f107 0320 	add.w	r3, r7, #32
 8000baa:	2200      	movs	r2, #0
 8000bac:	601a      	str	r2, [r3, #0]
 8000bae:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000bb0:	1d3b      	adds	r3, r7, #4
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	601a      	str	r2, [r3, #0]
 8000bb6:	605a      	str	r2, [r3, #4]
 8000bb8:	609a      	str	r2, [r3, #8]
 8000bba:	60da      	str	r2, [r3, #12]
 8000bbc:	611a      	str	r2, [r3, #16]
 8000bbe:	615a      	str	r2, [r3, #20]
 8000bc0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000bc2:	4b21      	ldr	r3, [pc, #132]	@ (8000c48 <MX_TIM3_Init+0xa8>)
 8000bc4:	4a21      	ldr	r2, [pc, #132]	@ (8000c4c <MX_TIM3_Init+0xac>)
 8000bc6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 41;
 8000bc8:	4b1f      	ldr	r3, [pc, #124]	@ (8000c48 <MX_TIM3_Init+0xa8>)
 8000bca:	2229      	movs	r2, #41	@ 0x29
 8000bcc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bce:	4b1e      	ldr	r3, [pc, #120]	@ (8000c48 <MX_TIM3_Init+0xa8>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100;
 8000bd4:	4b1c      	ldr	r3, [pc, #112]	@ (8000c48 <MX_TIM3_Init+0xa8>)
 8000bd6:	2264      	movs	r2, #100	@ 0x64
 8000bd8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000bda:	4b1b      	ldr	r3, [pc, #108]	@ (8000c48 <MX_TIM3_Init+0xa8>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000be0:	4b19      	ldr	r3, [pc, #100]	@ (8000c48 <MX_TIM3_Init+0xa8>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000be6:	4818      	ldr	r0, [pc, #96]	@ (8000c48 <MX_TIM3_Init+0xa8>)
 8000be8:	f004 ff7a 	bl	8005ae0 <HAL_TIM_PWM_Init>
 8000bec:	4603      	mov	r3, r0
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d001      	beq.n	8000bf6 <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 8000bf2:	f000 faf9 	bl	80011e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC3REF;
 8000bf6:	2360      	movs	r3, #96	@ 0x60
 8000bf8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000bfe:	f107 0320 	add.w	r3, r7, #32
 8000c02:	4619      	mov	r1, r3
 8000c04:	4810      	ldr	r0, [pc, #64]	@ (8000c48 <MX_TIM3_Init+0xa8>)
 8000c06:	f005 fea5 	bl	8006954 <HAL_TIMEx_MasterConfigSynchronization>
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d001      	beq.n	8000c14 <MX_TIM3_Init+0x74>
  {
    Error_Handler();
 8000c10:	f000 faea 	bl	80011e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000c14:	2360      	movs	r3, #96	@ 0x60
 8000c16:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 50;
 8000c18:	2332      	movs	r3, #50	@ 0x32
 8000c1a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8000c1c:	2302      	movs	r3, #2
 8000c1e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000c20:	2300      	movs	r3, #0
 8000c22:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000c24:	1d3b      	adds	r3, r7, #4
 8000c26:	2208      	movs	r2, #8
 8000c28:	4619      	mov	r1, r3
 8000c2a:	4807      	ldr	r0, [pc, #28]	@ (8000c48 <MX_TIM3_Init+0xa8>)
 8000c2c:	f005 f9d0 	bl	8005fd0 <HAL_TIM_PWM_ConfigChannel>
 8000c30:	4603      	mov	r3, r0
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d001      	beq.n	8000c3a <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8000c36:	f000 fad7 	bl	80011e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000c3a:	4803      	ldr	r0, [pc, #12]	@ (8000c48 <MX_TIM3_Init+0xa8>)
 8000c3c:	f002 fcac 	bl	8003598 <HAL_TIM_MspPostInit>

}
 8000c40:	bf00      	nop
 8000c42:	3728      	adds	r7, #40	@ 0x28
 8000c44:	46bd      	mov	sp, r7
 8000c46:	bd80      	pop	{r7, pc}
 8000c48:	2000040c 	.word	0x2000040c
 8000c4c:	40000400 	.word	0x40000400

08000c50 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b088      	sub	sp, #32
 8000c54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000c56:	f107 030c 	add.w	r3, r7, #12
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	601a      	str	r2, [r3, #0]
 8000c5e:	605a      	str	r2, [r3, #4]
 8000c60:	609a      	str	r2, [r3, #8]
 8000c62:	60da      	str	r2, [r3, #12]
 8000c64:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c66:	1d3b      	adds	r3, r7, #4
 8000c68:	2200      	movs	r2, #0
 8000c6a:	601a      	str	r2, [r3, #0]
 8000c6c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8000c6e:	4b1e      	ldr	r3, [pc, #120]	@ (8000ce8 <MX_TIM5_Init+0x98>)
 8000c70:	4a1e      	ldr	r2, [pc, #120]	@ (8000cec <MX_TIM5_Init+0x9c>)
 8000c72:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8000c74:	4b1c      	ldr	r3, [pc, #112]	@ (8000ce8 <MX_TIM5_Init+0x98>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c7a:	4b1b      	ldr	r3, [pc, #108]	@ (8000ce8 <MX_TIM5_Init+0x98>)
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8000c80:	4b19      	ldr	r3, [pc, #100]	@ (8000ce8 <MX_TIM5_Init+0x98>)
 8000c82:	f04f 32ff 	mov.w	r2, #4294967295
 8000c86:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c88:	4b17      	ldr	r3, [pc, #92]	@ (8000ce8 <MX_TIM5_Init+0x98>)
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c8e:	4b16      	ldr	r3, [pc, #88]	@ (8000ce8 <MX_TIM5_Init+0x98>)
 8000c90:	2200      	movs	r2, #0
 8000c92:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8000c94:	4814      	ldr	r0, [pc, #80]	@ (8000ce8 <MX_TIM5_Init+0x98>)
 8000c96:	f004 fe63 	bl	8005960 <HAL_TIM_Base_Init>
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d001      	beq.n	8000ca4 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8000ca0:	f000 faa2 	bl	80011e8 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 8000ca4:	2307      	movs	r3, #7
 8000ca6:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR3;
 8000ca8:	2330      	movs	r3, #48	@ 0x30
 8000caa:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 8000cac:	f107 030c 	add.w	r3, r7, #12
 8000cb0:	4619      	mov	r1, r3
 8000cb2:	480d      	ldr	r0, [pc, #52]	@ (8000ce8 <MX_TIM5_Init+0x98>)
 8000cb4:	f005 fa4e 	bl	8006154 <HAL_TIM_SlaveConfigSynchro>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d001      	beq.n	8000cc2 <MX_TIM5_Init+0x72>
  {
    Error_Handler();
 8000cbe:	f000 fa93 	bl	80011e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8000cca:	1d3b      	adds	r3, r7, #4
 8000ccc:	4619      	mov	r1, r3
 8000cce:	4806      	ldr	r0, [pc, #24]	@ (8000ce8 <MX_TIM5_Init+0x98>)
 8000cd0:	f005 fe40 	bl	8006954 <HAL_TIMEx_MasterConfigSynchronization>
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d001      	beq.n	8000cde <MX_TIM5_Init+0x8e>
  {
    Error_Handler();
 8000cda:	f000 fa85 	bl	80011e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8000cde:	bf00      	nop
 8000ce0:	3720      	adds	r7, #32
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	bd80      	pop	{r7, pc}
 8000ce6:	bf00      	nop
 8000ce8:	20000454 	.word	0x20000454
 8000cec:	40000c00 	.word	0x40000c00

08000cf0 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b082      	sub	sp, #8
 8000cf4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cf6:	463b      	mov	r3, r7
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	601a      	str	r2, [r3, #0]
 8000cfc:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000cfe:	4b15      	ldr	r3, [pc, #84]	@ (8000d54 <MX_TIM6_Init+0x64>)
 8000d00:	4a15      	ldr	r2, [pc, #84]	@ (8000d58 <MX_TIM6_Init+0x68>)
 8000d02:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 83;
 8000d04:	4b13      	ldr	r3, [pc, #76]	@ (8000d54 <MX_TIM6_Init+0x64>)
 8000d06:	2253      	movs	r2, #83	@ 0x53
 8000d08:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d0a:	4b12      	ldr	r3, [pc, #72]	@ (8000d54 <MX_TIM6_Init+0x64>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 10000;
 8000d10:	4b10      	ldr	r3, [pc, #64]	@ (8000d54 <MX_TIM6_Init+0x64>)
 8000d12:	f242 7210 	movw	r2, #10000	@ 0x2710
 8000d16:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d18:	4b0e      	ldr	r3, [pc, #56]	@ (8000d54 <MX_TIM6_Init+0x64>)
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000d1e:	480d      	ldr	r0, [pc, #52]	@ (8000d54 <MX_TIM6_Init+0x64>)
 8000d20:	f004 fe1e 	bl	8005960 <HAL_TIM_Base_Init>
 8000d24:	4603      	mov	r3, r0
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d001      	beq.n	8000d2e <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8000d2a:	f000 fa5d 	bl	80011e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d32:	2300      	movs	r3, #0
 8000d34:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000d36:	463b      	mov	r3, r7
 8000d38:	4619      	mov	r1, r3
 8000d3a:	4806      	ldr	r0, [pc, #24]	@ (8000d54 <MX_TIM6_Init+0x64>)
 8000d3c:	f005 fe0a 	bl	8006954 <HAL_TIMEx_MasterConfigSynchronization>
 8000d40:	4603      	mov	r3, r0
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d001      	beq.n	8000d4a <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8000d46:	f000 fa4f 	bl	80011e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000d4a:	bf00      	nop
 8000d4c:	3708      	adds	r7, #8
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	bd80      	pop	{r7, pc}
 8000d52:	bf00      	nop
 8000d54:	2000049c 	.word	0x2000049c
 8000d58:	40001000 	.word	0x40001000

08000d5c <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b082      	sub	sp, #8
 8000d60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d62:	463b      	mov	r3, r7
 8000d64:	2200      	movs	r2, #0
 8000d66:	601a      	str	r2, [r3, #0]
 8000d68:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8000d6a:	4b15      	ldr	r3, [pc, #84]	@ (8000dc0 <MX_TIM7_Init+0x64>)
 8000d6c:	4a15      	ldr	r2, [pc, #84]	@ (8000dc4 <MX_TIM7_Init+0x68>)
 8000d6e:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 83;
 8000d70:	4b13      	ldr	r3, [pc, #76]	@ (8000dc0 <MX_TIM7_Init+0x64>)
 8000d72:	2253      	movs	r2, #83	@ 0x53
 8000d74:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d76:	4b12      	ldr	r3, [pc, #72]	@ (8000dc0 <MX_TIM7_Init+0x64>)
 8000d78:	2200      	movs	r2, #0
 8000d7a:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1300;
 8000d7c:	4b10      	ldr	r3, [pc, #64]	@ (8000dc0 <MX_TIM7_Init+0x64>)
 8000d7e:	f240 5214 	movw	r2, #1300	@ 0x514
 8000d82:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d84:	4b0e      	ldr	r3, [pc, #56]	@ (8000dc0 <MX_TIM7_Init+0x64>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8000d8a:	480d      	ldr	r0, [pc, #52]	@ (8000dc0 <MX_TIM7_Init+0x64>)
 8000d8c:	f004 fde8 	bl	8005960 <HAL_TIM_Base_Init>
 8000d90:	4603      	mov	r3, r0
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d001      	beq.n	8000d9a <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8000d96:	f000 fa27 	bl	80011e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8000da2:	463b      	mov	r3, r7
 8000da4:	4619      	mov	r1, r3
 8000da6:	4806      	ldr	r0, [pc, #24]	@ (8000dc0 <MX_TIM7_Init+0x64>)
 8000da8:	f005 fdd4 	bl	8006954 <HAL_TIMEx_MasterConfigSynchronization>
 8000dac:	4603      	mov	r3, r0
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d001      	beq.n	8000db6 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8000db2:	f000 fa19 	bl	80011e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8000db6:	bf00      	nop
 8000db8:	3708      	adds	r7, #8
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bd80      	pop	{r7, pc}
 8000dbe:	bf00      	nop
 8000dc0:	200004e4 	.word	0x200004e4
 8000dc4:	40001400 	.word	0x40001400

08000dc8 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b092      	sub	sp, #72	@ 0x48
 8000dcc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000dce:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	601a      	str	r2, [r3, #0]
 8000dd6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000dd8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ddc:	2200      	movs	r2, #0
 8000dde:	601a      	str	r2, [r3, #0]
 8000de0:	605a      	str	r2, [r3, #4]
 8000de2:	609a      	str	r2, [r3, #8]
 8000de4:	60da      	str	r2, [r3, #12]
 8000de6:	611a      	str	r2, [r3, #16]
 8000de8:	615a      	str	r2, [r3, #20]
 8000dea:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000dec:	1d3b      	adds	r3, r7, #4
 8000dee:	2220      	movs	r2, #32
 8000df0:	2100      	movs	r1, #0
 8000df2:	4618      	mov	r0, r3
 8000df4:	f007 f8ca 	bl	8007f8c <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8000df8:	4b32      	ldr	r3, [pc, #200]	@ (8000ec4 <MX_TIM8_Init+0xfc>)
 8000dfa:	4a33      	ldr	r2, [pc, #204]	@ (8000ec8 <MX_TIM8_Init+0x100>)
 8000dfc:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 83;
 8000dfe:	4b31      	ldr	r3, [pc, #196]	@ (8000ec4 <MX_TIM8_Init+0xfc>)
 8000e00:	2253      	movs	r2, #83	@ 0x53
 8000e02:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e04:	4b2f      	ldr	r3, [pc, #188]	@ (8000ec4 <MX_TIM8_Init+0xfc>)
 8000e06:	2200      	movs	r2, #0
 8000e08:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 100;
 8000e0a:	4b2e      	ldr	r3, [pc, #184]	@ (8000ec4 <MX_TIM8_Init+0xfc>)
 8000e0c:	2264      	movs	r2, #100	@ 0x64
 8000e0e:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e10:	4b2c      	ldr	r3, [pc, #176]	@ (8000ec4 <MX_TIM8_Init+0xfc>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8000e16:	4b2b      	ldr	r3, [pc, #172]	@ (8000ec4 <MX_TIM8_Init+0xfc>)
 8000e18:	2200      	movs	r2, #0
 8000e1a:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e1c:	4b29      	ldr	r3, [pc, #164]	@ (8000ec4 <MX_TIM8_Init+0xfc>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8000e22:	4828      	ldr	r0, [pc, #160]	@ (8000ec4 <MX_TIM8_Init+0xfc>)
 8000e24:	f004 fe5c 	bl	8005ae0 <HAL_TIM_PWM_Init>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d001      	beq.n	8000e32 <MX_TIM8_Init+0x6a>
  {
    Error_Handler();
 8000e2e:	f000 f9db 	bl	80011e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 8000e32:	2340      	movs	r3, #64	@ 0x40
 8000e34:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e36:	2300      	movs	r3, #0
 8000e38:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8000e3a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000e3e:	4619      	mov	r1, r3
 8000e40:	4820      	ldr	r0, [pc, #128]	@ (8000ec4 <MX_TIM8_Init+0xfc>)
 8000e42:	f005 fd87 	bl	8006954 <HAL_TIMEx_MasterConfigSynchronization>
 8000e46:	4603      	mov	r3, r0
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d001      	beq.n	8000e50 <MX_TIM8_Init+0x88>
  {
    Error_Handler();
 8000e4c:	f000 f9cc 	bl	80011e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000e50:	2360      	movs	r3, #96	@ 0x60
 8000e52:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 50;
 8000e54:	2332      	movs	r3, #50	@ 0x32
 8000e56:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8000e58:	2302      	movs	r3, #2
 8000e5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e60:	2300      	movs	r3, #0
 8000e62:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000e64:	2300      	movs	r3, #0
 8000e66:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000e68:	2300      	movs	r3, #0
 8000e6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000e6c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e70:	2200      	movs	r2, #0
 8000e72:	4619      	mov	r1, r3
 8000e74:	4813      	ldr	r0, [pc, #76]	@ (8000ec4 <MX_TIM8_Init+0xfc>)
 8000e76:	f005 f8ab 	bl	8005fd0 <HAL_TIM_PWM_ConfigChannel>
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d001      	beq.n	8000e84 <MX_TIM8_Init+0xbc>
  {
    Error_Handler();
 8000e80:	f000 f9b2 	bl	80011e8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000e84:	2300      	movs	r3, #0
 8000e86:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000e90:	2300      	movs	r3, #0
 8000e92:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000e94:	2300      	movs	r3, #0
 8000e96:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000e98:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000e9c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8000ea2:	1d3b      	adds	r3, r7, #4
 8000ea4:	4619      	mov	r1, r3
 8000ea6:	4807      	ldr	r0, [pc, #28]	@ (8000ec4 <MX_TIM8_Init+0xfc>)
 8000ea8:	f005 fdd0 	bl	8006a4c <HAL_TIMEx_ConfigBreakDeadTime>
 8000eac:	4603      	mov	r3, r0
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d001      	beq.n	8000eb6 <MX_TIM8_Init+0xee>
  {
    Error_Handler();
 8000eb2:	f000 f999 	bl	80011e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8000eb6:	4803      	ldr	r0, [pc, #12]	@ (8000ec4 <MX_TIM8_Init+0xfc>)
 8000eb8:	f002 fb6e 	bl	8003598 <HAL_TIM_MspPostInit>

}
 8000ebc:	bf00      	nop
 8000ebe:	3748      	adds	r7, #72	@ 0x48
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	bd80      	pop	{r7, pc}
 8000ec4:	2000052c 	.word	0x2000052c
 8000ec8:	40010400 	.word	0x40010400

08000ecc <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b086      	sub	sp, #24
 8000ed0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000ed2:	1d3b      	adds	r3, r7, #4
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	601a      	str	r2, [r3, #0]
 8000ed8:	605a      	str	r2, [r3, #4]
 8000eda:	609a      	str	r2, [r3, #8]
 8000edc:	60da      	str	r2, [r3, #12]
 8000ede:	611a      	str	r2, [r3, #16]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8000ee0:	4b16      	ldr	r3, [pc, #88]	@ (8000f3c <MX_TIM9_Init+0x70>)
 8000ee2:	4a17      	ldr	r2, [pc, #92]	@ (8000f40 <MX_TIM9_Init+0x74>)
 8000ee4:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 0;
 8000ee6:	4b15      	ldr	r3, [pc, #84]	@ (8000f3c <MX_TIM9_Init+0x70>)
 8000ee8:	2200      	movs	r2, #0
 8000eea:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000eec:	4b13      	ldr	r3, [pc, #76]	@ (8000f3c <MX_TIM9_Init+0x70>)
 8000eee:	2200      	movs	r2, #0
 8000ef0:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 65535;
 8000ef2:	4b12      	ldr	r3, [pc, #72]	@ (8000f3c <MX_TIM9_Init+0x70>)
 8000ef4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000ef8:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000efa:	4b10      	ldr	r3, [pc, #64]	@ (8000f3c <MX_TIM9_Init+0x70>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f00:	4b0e      	ldr	r3, [pc, #56]	@ (8000f3c <MX_TIM9_Init+0x70>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8000f06:	480d      	ldr	r0, [pc, #52]	@ (8000f3c <MX_TIM9_Init+0x70>)
 8000f08:	f004 fd2a 	bl	8005960 <HAL_TIM_Base_Init>
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d001      	beq.n	8000f16 <MX_TIM9_Init+0x4a>
  {
    Error_Handler();
 8000f12:	f000 f969 	bl	80011e8 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 8000f16:	2307      	movs	r3, #7
 8000f18:	607b      	str	r3, [r7, #4]
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 8000f1a:	2310      	movs	r3, #16
 8000f1c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_SlaveConfigSynchro(&htim9, &sSlaveConfig) != HAL_OK)
 8000f1e:	1d3b      	adds	r3, r7, #4
 8000f20:	4619      	mov	r1, r3
 8000f22:	4806      	ldr	r0, [pc, #24]	@ (8000f3c <MX_TIM9_Init+0x70>)
 8000f24:	f005 f916 	bl	8006154 <HAL_TIM_SlaveConfigSynchro>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d001      	beq.n	8000f32 <MX_TIM9_Init+0x66>
  {
    Error_Handler();
 8000f2e:	f000 f95b 	bl	80011e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 8000f32:	bf00      	nop
 8000f34:	3718      	adds	r7, #24
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd80      	pop	{r7, pc}
 8000f3a:	bf00      	nop
 8000f3c:	20000574 	.word	0x20000574
 8000f40:	40014000 	.word	0x40014000

08000f44 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000f48:	4b11      	ldr	r3, [pc, #68]	@ (8000f90 <MX_USART2_UART_Init+0x4c>)
 8000f4a:	4a12      	ldr	r2, [pc, #72]	@ (8000f94 <MX_USART2_UART_Init+0x50>)
 8000f4c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000f4e:	4b10      	ldr	r3, [pc, #64]	@ (8000f90 <MX_USART2_UART_Init+0x4c>)
 8000f50:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000f54:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000f56:	4b0e      	ldr	r3, [pc, #56]	@ (8000f90 <MX_USART2_UART_Init+0x4c>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000f5c:	4b0c      	ldr	r3, [pc, #48]	@ (8000f90 <MX_USART2_UART_Init+0x4c>)
 8000f5e:	2200      	movs	r2, #0
 8000f60:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000f62:	4b0b      	ldr	r3, [pc, #44]	@ (8000f90 <MX_USART2_UART_Init+0x4c>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000f68:	4b09      	ldr	r3, [pc, #36]	@ (8000f90 <MX_USART2_UART_Init+0x4c>)
 8000f6a:	220c      	movs	r2, #12
 8000f6c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f6e:	4b08      	ldr	r3, [pc, #32]	@ (8000f90 <MX_USART2_UART_Init+0x4c>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f74:	4b06      	ldr	r3, [pc, #24]	@ (8000f90 <MX_USART2_UART_Init+0x4c>)
 8000f76:	2200      	movs	r2, #0
 8000f78:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000f7a:	4805      	ldr	r0, [pc, #20]	@ (8000f90 <MX_USART2_UART_Init+0x4c>)
 8000f7c:	f005 fdcc 	bl	8006b18 <HAL_UART_Init>
 8000f80:	4603      	mov	r3, r0
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d001      	beq.n	8000f8a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000f86:	f000 f92f 	bl	80011e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000f8a:	bf00      	nop
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	200005bc 	.word	0x200005bc
 8000f94:	40004400 	.word	0x40004400

08000f98 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b082      	sub	sp, #8
 8000f9c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	607b      	str	r3, [r7, #4]
 8000fa2:	4b0c      	ldr	r3, [pc, #48]	@ (8000fd4 <MX_DMA_Init+0x3c>)
 8000fa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fa6:	4a0b      	ldr	r2, [pc, #44]	@ (8000fd4 <MX_DMA_Init+0x3c>)
 8000fa8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000fac:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fae:	4b09      	ldr	r3, [pc, #36]	@ (8000fd4 <MX_DMA_Init+0x3c>)
 8000fb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fb2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000fb6:	607b      	str	r3, [r7, #4]
 8000fb8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8000fba:	2200      	movs	r2, #0
 8000fbc:	2100      	movs	r1, #0
 8000fbe:	2010      	movs	r0, #16
 8000fc0:	f002 ff2b 	bl	8003e1a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000fc4:	2010      	movs	r0, #16
 8000fc6:	f002 ff44 	bl	8003e52 <HAL_NVIC_EnableIRQ>

}
 8000fca:	bf00      	nop
 8000fcc:	3708      	adds	r7, #8
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	bf00      	nop
 8000fd4:	40023800 	.word	0x40023800

08000fd8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b08c      	sub	sp, #48	@ 0x30
 8000fdc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fde:	f107 031c 	add.w	r3, r7, #28
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	601a      	str	r2, [r3, #0]
 8000fe6:	605a      	str	r2, [r3, #4]
 8000fe8:	609a      	str	r2, [r3, #8]
 8000fea:	60da      	str	r2, [r3, #12]
 8000fec:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000fee:	2300      	movs	r3, #0
 8000ff0:	61bb      	str	r3, [r7, #24]
 8000ff2:	4b77      	ldr	r3, [pc, #476]	@ (80011d0 <MX_GPIO_Init+0x1f8>)
 8000ff4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ff6:	4a76      	ldr	r2, [pc, #472]	@ (80011d0 <MX_GPIO_Init+0x1f8>)
 8000ff8:	f043 0310 	orr.w	r3, r3, #16
 8000ffc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ffe:	4b74      	ldr	r3, [pc, #464]	@ (80011d0 <MX_GPIO_Init+0x1f8>)
 8001000:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001002:	f003 0310 	and.w	r3, r3, #16
 8001006:	61bb      	str	r3, [r7, #24]
 8001008:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800100a:	2300      	movs	r3, #0
 800100c:	617b      	str	r3, [r7, #20]
 800100e:	4b70      	ldr	r3, [pc, #448]	@ (80011d0 <MX_GPIO_Init+0x1f8>)
 8001010:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001012:	4a6f      	ldr	r2, [pc, #444]	@ (80011d0 <MX_GPIO_Init+0x1f8>)
 8001014:	f043 0304 	orr.w	r3, r3, #4
 8001018:	6313      	str	r3, [r2, #48]	@ 0x30
 800101a:	4b6d      	ldr	r3, [pc, #436]	@ (80011d0 <MX_GPIO_Init+0x1f8>)
 800101c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800101e:	f003 0304 	and.w	r3, r3, #4
 8001022:	617b      	str	r3, [r7, #20]
 8001024:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001026:	2300      	movs	r3, #0
 8001028:	613b      	str	r3, [r7, #16]
 800102a:	4b69      	ldr	r3, [pc, #420]	@ (80011d0 <MX_GPIO_Init+0x1f8>)
 800102c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800102e:	4a68      	ldr	r2, [pc, #416]	@ (80011d0 <MX_GPIO_Init+0x1f8>)
 8001030:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001034:	6313      	str	r3, [r2, #48]	@ 0x30
 8001036:	4b66      	ldr	r3, [pc, #408]	@ (80011d0 <MX_GPIO_Init+0x1f8>)
 8001038:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800103a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800103e:	613b      	str	r3, [r7, #16]
 8001040:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001042:	2300      	movs	r3, #0
 8001044:	60fb      	str	r3, [r7, #12]
 8001046:	4b62      	ldr	r3, [pc, #392]	@ (80011d0 <MX_GPIO_Init+0x1f8>)
 8001048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800104a:	4a61      	ldr	r2, [pc, #388]	@ (80011d0 <MX_GPIO_Init+0x1f8>)
 800104c:	f043 0301 	orr.w	r3, r3, #1
 8001050:	6313      	str	r3, [r2, #48]	@ 0x30
 8001052:	4b5f      	ldr	r3, [pc, #380]	@ (80011d0 <MX_GPIO_Init+0x1f8>)
 8001054:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001056:	f003 0301 	and.w	r3, r3, #1
 800105a:	60fb      	str	r3, [r7, #12]
 800105c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800105e:	2300      	movs	r3, #0
 8001060:	60bb      	str	r3, [r7, #8]
 8001062:	4b5b      	ldr	r3, [pc, #364]	@ (80011d0 <MX_GPIO_Init+0x1f8>)
 8001064:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001066:	4a5a      	ldr	r2, [pc, #360]	@ (80011d0 <MX_GPIO_Init+0x1f8>)
 8001068:	f043 0308 	orr.w	r3, r3, #8
 800106c:	6313      	str	r3, [r2, #48]	@ 0x30
 800106e:	4b58      	ldr	r3, [pc, #352]	@ (80011d0 <MX_GPIO_Init+0x1f8>)
 8001070:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001072:	f003 0308 	and.w	r3, r3, #8
 8001076:	60bb      	str	r3, [r7, #8]
 8001078:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800107a:	2300      	movs	r3, #0
 800107c:	607b      	str	r3, [r7, #4]
 800107e:	4b54      	ldr	r3, [pc, #336]	@ (80011d0 <MX_GPIO_Init+0x1f8>)
 8001080:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001082:	4a53      	ldr	r2, [pc, #332]	@ (80011d0 <MX_GPIO_Init+0x1f8>)
 8001084:	f043 0302 	orr.w	r3, r3, #2
 8001088:	6313      	str	r3, [r2, #48]	@ 0x30
 800108a:	4b51      	ldr	r3, [pc, #324]	@ (80011d0 <MX_GPIO_Init+0x1f8>)
 800108c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800108e:	f003 0302 	and.w	r3, r3, #2
 8001092:	607b      	str	r3, [r7, #4]
 8001094:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, O13_Pin|O14_Pin|O15_Pin|O16_Pin
 8001096:	2200      	movs	r2, #0
 8001098:	217f      	movs	r1, #127	@ 0x7f
 800109a:	484e      	ldr	r0, [pc, #312]	@ (80011d4 <MX_GPIO_Init+0x1fc>)
 800109c:	f003 ff8a 	bl	8004fb4 <HAL_GPIO_WritePin>
                          |O17_Pin|O11_Pin|O12_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, O18_Pin|output_x_sig_Pin|output_z_sig_Pin, GPIO_PIN_RESET);
 80010a0:	2200      	movs	r2, #0
 80010a2:	f44f 510a 	mov.w	r1, #8832	@ 0x2280
 80010a6:	484c      	ldr	r0, [pc, #304]	@ (80011d8 <MX_GPIO_Init+0x200>)
 80010a8:	f003 ff84 	bl	8004fb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(output_y_sig_GPIO_Port, output_y_sig_Pin, GPIO_PIN_RESET);
 80010ac:	2200      	movs	r2, #0
 80010ae:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80010b2:	484a      	ldr	r0, [pc, #296]	@ (80011dc <MX_GPIO_Init+0x204>)
 80010b4:	f003 ff7e 	bl	8004fb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, O1_Pin|O2_Pin|O3_Pin|O4_Pin
 80010b8:	2200      	movs	r2, #0
 80010ba:	21f8      	movs	r1, #248	@ 0xf8
 80010bc:	4848      	ldr	r0, [pc, #288]	@ (80011e0 <MX_GPIO_Init+0x208>)
 80010be:	f003 ff79 	bl	8004fb4 <HAL_GPIO_WritePin>
                          |O5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, O6_Pin|O7_Pin|O8_Pin|O9_Pin
 80010c2:	2200      	movs	r2, #0
 80010c4:	f44f 714e 	mov.w	r1, #824	@ 0x338
 80010c8:	4846      	ldr	r0, [pc, #280]	@ (80011e4 <MX_GPIO_Init+0x20c>)
 80010ca:	f003 ff73 	bl	8004fb4 <HAL_GPIO_WritePin>
                          |O10_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : O13_Pin O14_Pin O15_Pin O16_Pin
                           O17_Pin O11_Pin O12_Pin */
  GPIO_InitStruct.Pin = O13_Pin|O14_Pin|O15_Pin|O16_Pin
 80010ce:	237f      	movs	r3, #127	@ 0x7f
 80010d0:	61fb      	str	r3, [r7, #28]
                          |O17_Pin|O11_Pin|O12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010d2:	2301      	movs	r3, #1
 80010d4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d6:	2300      	movs	r3, #0
 80010d8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010da:	2300      	movs	r3, #0
 80010dc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80010de:	f107 031c 	add.w	r3, r7, #28
 80010e2:	4619      	mov	r1, r3
 80010e4:	483b      	ldr	r0, [pc, #236]	@ (80011d4 <MX_GPIO_Init+0x1fc>)
 80010e6:	f003 fdb1 	bl	8004c4c <HAL_GPIO_Init>

  /*Configure GPIO pins : O18_Pin output_x_sig_Pin output_z_sig_Pin */
  GPIO_InitStruct.Pin = O18_Pin|output_x_sig_Pin|output_z_sig_Pin;
 80010ea:	f44f 530a 	mov.w	r3, #8832	@ 0x2280
 80010ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010f0:	2301      	movs	r3, #1
 80010f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f4:	2300      	movs	r3, #0
 80010f6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010f8:	2300      	movs	r3, #0
 80010fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010fc:	f107 031c 	add.w	r3, r7, #28
 8001100:	4619      	mov	r1, r3
 8001102:	4835      	ldr	r0, [pc, #212]	@ (80011d8 <MX_GPIO_Init+0x200>)
 8001104:	f003 fda2 	bl	8004c4c <HAL_GPIO_Init>

  /*Configure GPIO pins : i1_home_x_Pin i2_home_y_Pin i3_home_z_Pin PC3
                           PC4 PC5 */
  GPIO_InitStruct.Pin = i1_home_x_Pin|i2_home_y_Pin|i3_home_z_Pin|GPIO_PIN_3
 8001108:	233f      	movs	r3, #63	@ 0x3f
 800110a:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800110c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001110:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001112:	2300      	movs	r3, #0
 8001114:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001116:	f107 031c 	add.w	r3, r7, #28
 800111a:	4619      	mov	r1, r3
 800111c:	482e      	ldr	r0, [pc, #184]	@ (80011d8 <MX_GPIO_Init+0x200>)
 800111e:	f003 fd95 	bl	8004c4c <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE9 PE10
                           PE11 PE12 i1_home_x1_Pin i2_home_y1_Pin
                           i3_home_z1_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8001122:	f64f 7380 	movw	r3, #65408	@ 0xff80
 8001126:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_11|GPIO_PIN_12|i1_home_x1_Pin|i2_home_y1_Pin
                          |i3_home_z1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001128:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800112c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800112e:	2300      	movs	r3, #0
 8001130:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001132:	f107 031c 	add.w	r3, r7, #28
 8001136:	4619      	mov	r1, r3
 8001138:	4826      	ldr	r0, [pc, #152]	@ (80011d4 <MX_GPIO_Init+0x1fc>)
 800113a:	f003 fd87 	bl	8004c4c <HAL_GPIO_Init>

  /*Configure GPIO pin : output_y_sig_Pin */
  GPIO_InitStruct.Pin = output_y_sig_Pin;
 800113e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001142:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001144:	2301      	movs	r3, #1
 8001146:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001148:	2300      	movs	r3, #0
 800114a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800114c:	2300      	movs	r3, #0
 800114e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(output_y_sig_GPIO_Port, &GPIO_InitStruct);
 8001150:	f107 031c 	add.w	r3, r7, #28
 8001154:	4619      	mov	r1, r3
 8001156:	4821      	ldr	r0, [pc, #132]	@ (80011dc <MX_GPIO_Init+0x204>)
 8001158:	f003 fd78 	bl	8004c4c <HAL_GPIO_Init>

  /*Configure GPIO pins : O1_Pin O2_Pin O3_Pin O4_Pin
                           O5_Pin */
  GPIO_InitStruct.Pin = O1_Pin|O2_Pin|O3_Pin|O4_Pin
 800115c:	23f8      	movs	r3, #248	@ 0xf8
 800115e:	61fb      	str	r3, [r7, #28]
                          |O5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001160:	2301      	movs	r3, #1
 8001162:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001164:	2300      	movs	r3, #0
 8001166:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001168:	2300      	movs	r3, #0
 800116a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800116c:	f107 031c 	add.w	r3, r7, #28
 8001170:	4619      	mov	r1, r3
 8001172:	481b      	ldr	r0, [pc, #108]	@ (80011e0 <MX_GPIO_Init+0x208>)
 8001174:	f003 fd6a 	bl	8004c4c <HAL_GPIO_Init>

  /*Configure GPIO pins : O6_Pin O7_Pin O8_Pin O9_Pin
                           O10_Pin */
  GPIO_InitStruct.Pin = O6_Pin|O7_Pin|O8_Pin|O9_Pin
 8001178:	f44f 734e 	mov.w	r3, #824	@ 0x338
 800117c:	61fb      	str	r3, [r7, #28]
                          |O10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800117e:	2301      	movs	r3, #1
 8001180:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001182:	2300      	movs	r3, #0
 8001184:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001186:	2300      	movs	r3, #0
 8001188:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800118a:	f107 031c 	add.w	r3, r7, #28
 800118e:	4619      	mov	r1, r3
 8001190:	4814      	ldr	r0, [pc, #80]	@ (80011e4 <MX_GPIO_Init+0x20c>)
 8001192:	f003 fd5b 	bl	8004c4c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 3, 0);
 8001196:	2200      	movs	r2, #0
 8001198:	2103      	movs	r1, #3
 800119a:	2006      	movs	r0, #6
 800119c:	f002 fe3d 	bl	8003e1a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80011a0:	2006      	movs	r0, #6
 80011a2:	f002 fe56 	bl	8003e52 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 3, 0);
 80011a6:	2200      	movs	r2, #0
 80011a8:	2103      	movs	r1, #3
 80011aa:	2007      	movs	r0, #7
 80011ac:	f002 fe35 	bl	8003e1a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80011b0:	2007      	movs	r0, #7
 80011b2:	f002 fe4e 	bl	8003e52 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 3, 0);
 80011b6:	2200      	movs	r2, #0
 80011b8:	2103      	movs	r1, #3
 80011ba:	2008      	movs	r0, #8
 80011bc:	f002 fe2d 	bl	8003e1a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80011c0:	2008      	movs	r0, #8
 80011c2:	f002 fe46 	bl	8003e52 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80011c6:	bf00      	nop
 80011c8:	3730      	adds	r7, #48	@ 0x30
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}
 80011ce:	bf00      	nop
 80011d0:	40023800 	.word	0x40023800
 80011d4:	40021000 	.word	0x40021000
 80011d8:	40020800 	.word	0x40020800
 80011dc:	40020000 	.word	0x40020000
 80011e0:	40020c00 	.word	0x40020c00
 80011e4:	40020400 	.word	0x40020400

080011e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011e8:	b480      	push	{r7}
 80011ea:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80011ec:	b672      	cpsid	i
}
 80011ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011f0:	bf00      	nop
 80011f2:	e7fd      	b.n	80011f0 <Error_Handler+0x8>

080011f4 <crc16>:
extern uint8_t TxData[256];
extern UART_HandleTypeDef huart2;

///* Table of CRC values for high-order byte */
uint16_t crc16(uint8_t *buffer, uint16_t buffer_length)
{
 80011f4:	b480      	push	{r7}
 80011f6:	b085      	sub	sp, #20
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
 80011fc:	460b      	mov	r3, r1
 80011fe:	807b      	strh	r3, [r7, #2]
    uint16_t crc = 0xFFFF;
 8001200:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001204:	81fb      	strh	r3, [r7, #14]

    for (uint16_t i = 0; i < buffer_length; i++)
 8001206:	2300      	movs	r3, #0
 8001208:	81bb      	strh	r3, [r7, #12]
 800120a:	e022      	b.n	8001252 <crc16+0x5e>
    {
        crc ^= buffer[i];
 800120c:	89bb      	ldrh	r3, [r7, #12]
 800120e:	687a      	ldr	r2, [r7, #4]
 8001210:	4413      	add	r3, r2
 8001212:	781b      	ldrb	r3, [r3, #0]
 8001214:	461a      	mov	r2, r3
 8001216:	89fb      	ldrh	r3, [r7, #14]
 8001218:	4053      	eors	r3, r2
 800121a:	81fb      	strh	r3, [r7, #14]
        for (uint8_t bit = 0; bit < 8; bit++)
 800121c:	2300      	movs	r3, #0
 800121e:	72fb      	strb	r3, [r7, #11]
 8001220:	e011      	b.n	8001246 <crc16+0x52>
        {
            if (crc & 0x0001)
 8001222:	89fb      	ldrh	r3, [r7, #14]
 8001224:	f003 0301 	and.w	r3, r3, #1
 8001228:	2b00      	cmp	r3, #0
 800122a:	d006      	beq.n	800123a <crc16+0x46>
                crc = (crc >> 1) ^ 0xA001;   //
 800122c:	89fb      	ldrh	r3, [r7, #14]
 800122e:	085b      	lsrs	r3, r3, #1
 8001230:	b29a      	uxth	r2, r3
 8001232:	4b0d      	ldr	r3, [pc, #52]	@ (8001268 <crc16+0x74>)
 8001234:	4053      	eors	r3, r2
 8001236:	81fb      	strh	r3, [r7, #14]
 8001238:	e002      	b.n	8001240 <crc16+0x4c>
            else
                crc >>= 1;
 800123a:	89fb      	ldrh	r3, [r7, #14]
 800123c:	085b      	lsrs	r3, r3, #1
 800123e:	81fb      	strh	r3, [r7, #14]
        for (uint8_t bit = 0; bit < 8; bit++)
 8001240:	7afb      	ldrb	r3, [r7, #11]
 8001242:	3301      	adds	r3, #1
 8001244:	72fb      	strb	r3, [r7, #11]
 8001246:	7afb      	ldrb	r3, [r7, #11]
 8001248:	2b07      	cmp	r3, #7
 800124a:	d9ea      	bls.n	8001222 <crc16+0x2e>
    for (uint16_t i = 0; i < buffer_length; i++)
 800124c:	89bb      	ldrh	r3, [r7, #12]
 800124e:	3301      	adds	r3, #1
 8001250:	81bb      	strh	r3, [r7, #12]
 8001252:	89ba      	ldrh	r2, [r7, #12]
 8001254:	887b      	ldrh	r3, [r7, #2]
 8001256:	429a      	cmp	r2, r3
 8001258:	d3d8      	bcc.n	800120c <crc16+0x18>
        }
    }

    return crc;
 800125a:	89fb      	ldrh	r3, [r7, #14]
}
 800125c:	4618      	mov	r0, r3
 800125e:	3714      	adds	r7, #20
 8001260:	46bd      	mov	sp, r7
 8001262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001266:	4770      	bx	lr
 8001268:	ffffa001 	.word	0xffffa001

0800126c <sendData>:
		0,  	0,  	0,  	0,  	0, 		0,  	0,  	0,  	0,  	0,  // 	290-299 40291-40300


};
void sendData (uint8_t *data, int size)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b084      	sub	sp, #16
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
 8001274:	6039      	str	r1, [r7, #0]
	// we will calculate the CRC in this function itself
	uint16_t crc = crc16(data, size);
 8001276:	683b      	ldr	r3, [r7, #0]
 8001278:	b29b      	uxth	r3, r3
 800127a:	4619      	mov	r1, r3
 800127c:	6878      	ldr	r0, [r7, #4]
 800127e:	f7ff ffb9 	bl	80011f4 <crc16>
 8001282:	4603      	mov	r3, r0
 8001284:	81fb      	strh	r3, [r7, #14]
	data[size] = crc&0xFF;   // CRC LOW
 8001286:	683b      	ldr	r3, [r7, #0]
 8001288:	687a      	ldr	r2, [r7, #4]
 800128a:	4413      	add	r3, r2
 800128c:	89fa      	ldrh	r2, [r7, #14]
 800128e:	b2d2      	uxtb	r2, r2
 8001290:	701a      	strb	r2, [r3, #0]
	data[size+1] = (crc>>8)&0xFF;  // CRC HIGH
 8001292:	89fb      	ldrh	r3, [r7, #14]
 8001294:	0a1b      	lsrs	r3, r3, #8
 8001296:	b299      	uxth	r1, r3
 8001298:	683b      	ldr	r3, [r7, #0]
 800129a:	3301      	adds	r3, #1
 800129c:	687a      	ldr	r2, [r7, #4]
 800129e:	4413      	add	r3, r2
 80012a0:	b2ca      	uxtb	r2, r1
 80012a2:	701a      	strb	r2, [r3, #0]

	HAL_UART_Transmit(&huart2, data, size+2, 1000);
 80012a4:	683b      	ldr	r3, [r7, #0]
 80012a6:	b29b      	uxth	r3, r3
 80012a8:	3302      	adds	r3, #2
 80012aa:	b29a      	uxth	r2, r3
 80012ac:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012b0:	6879      	ldr	r1, [r7, #4]
 80012b2:	4803      	ldr	r0, [pc, #12]	@ (80012c0 <sendData+0x54>)
 80012b4:	f005 fc80 	bl	8006bb8 <HAL_UART_Transmit>
}
 80012b8:	bf00      	nop
 80012ba:	3710      	adds	r7, #16
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	200005bc 	.word	0x200005bc

080012c4 <modbusException>:

void modbusException (uint8_t exceptioncode)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b082      	sub	sp, #8
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	4603      	mov	r3, r0
 80012cc:	71fb      	strb	r3, [r7, #7]
	//| SLAVE_ID | FUNCTION_CODE | Exception code | CRC     |
	//| 1 BYTE   |  1 BYTE       |    1 BYTE      | 2 BYTES |

	TxData[0] = RxData[0];       // slave ID
 80012ce:	4b0b      	ldr	r3, [pc, #44]	@ (80012fc <modbusException+0x38>)
 80012d0:	781a      	ldrb	r2, [r3, #0]
 80012d2:	4b0b      	ldr	r3, [pc, #44]	@ (8001300 <modbusException+0x3c>)
 80012d4:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1]|0x80;  // adding 1 to the MSB of the function code
 80012d6:	4b09      	ldr	r3, [pc, #36]	@ (80012fc <modbusException+0x38>)
 80012d8:	785b      	ldrb	r3, [r3, #1]
 80012da:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80012de:	b2da      	uxtb	r2, r3
 80012e0:	4b07      	ldr	r3, [pc, #28]	@ (8001300 <modbusException+0x3c>)
 80012e2:	705a      	strb	r2, [r3, #1]
	TxData[2] = exceptioncode;   // Load the Exception code
 80012e4:	4a06      	ldr	r2, [pc, #24]	@ (8001300 <modbusException+0x3c>)
 80012e6:	79fb      	ldrb	r3, [r7, #7]
 80012e8:	7093      	strb	r3, [r2, #2]
	sendData(TxData, 3);         // send Data... CRC will be calculated in the function
 80012ea:	2103      	movs	r1, #3
 80012ec:	4804      	ldr	r0, [pc, #16]	@ (8001300 <modbusException+0x3c>)
 80012ee:	f7ff ffbd 	bl	800126c <sendData>
}
 80012f2:	bf00      	nop
 80012f4:	3708      	adds	r7, #8
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	bf00      	nop
 80012fc:	20000178 	.word	0x20000178
 8001300:	20000278 	.word	0x20000278

08001304 <readHoldingRegs>:


uint8_t readHoldingRegs (void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b084      	sub	sp, #16
 8001308:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 800130a:	4b35      	ldr	r3, [pc, #212]	@ (80013e0 <readHoldingRegs+0xdc>)
 800130c:	789b      	ldrb	r3, [r3, #2]
 800130e:	021b      	lsls	r3, r3, #8
 8001310:	b21a      	sxth	r2, r3
 8001312:	4b33      	ldr	r3, [pc, #204]	@ (80013e0 <readHoldingRegs+0xdc>)
 8001314:	78db      	ldrb	r3, [r3, #3]
 8001316:	b21b      	sxth	r3, r3
 8001318:	4313      	orrs	r3, r2
 800131a:	b21b      	sxth	r3, r3
 800131c:	81fb      	strh	r3, [r7, #14]

	uint16_t numRegs = ((RxData[4]<<8)|RxData[5]);   // number to registers master has requested
 800131e:	4b30      	ldr	r3, [pc, #192]	@ (80013e0 <readHoldingRegs+0xdc>)
 8001320:	791b      	ldrb	r3, [r3, #4]
 8001322:	021b      	lsls	r3, r3, #8
 8001324:	b21a      	sxth	r2, r3
 8001326:	4b2e      	ldr	r3, [pc, #184]	@ (80013e0 <readHoldingRegs+0xdc>)
 8001328:	795b      	ldrb	r3, [r3, #5]
 800132a:	b21b      	sxth	r3, r3
 800132c:	4313      	orrs	r3, r2
 800132e:	b21b      	sxth	r3, r3
 8001330:	807b      	strh	r3, [r7, #2]
	if ((numRegs<Min_NumRegs)||(numRegs>Max_NumRegs))  // maximum no. of Registers as per the PDF
 8001332:	887b      	ldrh	r3, [r7, #2]
 8001334:	2b00      	cmp	r3, #0
 8001336:	d003      	beq.n	8001340 <readHoldingRegs+0x3c>
 8001338:	887b      	ldrh	r3, [r7, #2]
 800133a:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800133e:	d304      	bcc.n	800134a <readHoldingRegs+0x46>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 8001340:	2003      	movs	r0, #3
 8001342:	f7ff ffbf 	bl	80012c4 <modbusException>
		return 0;
 8001346:	2300      	movs	r3, #0
 8001348:	e045      	b.n	80013d6 <readHoldingRegs+0xd2>
	}

	uint16_t endAddr = startAddr+numRegs-1;  // end Register
 800134a:	89fa      	ldrh	r2, [r7, #14]
 800134c:	887b      	ldrh	r3, [r7, #2]
 800134e:	4413      	add	r3, r2
 8001350:	b29b      	uxth	r3, r3
 8001352:	3b01      	subs	r3, #1
 8001354:	803b      	strh	r3, [r7, #0]
	if (endAddr>Max_NumRegs)  // end Register can not be more than 299 as we only have record of 300 Registers in total
 8001356:	883b      	ldrh	r3, [r7, #0]
 8001358:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800135c:	d304      	bcc.n	8001368 <readHoldingRegs+0x64>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800135e:	2002      	movs	r0, #2
 8001360:	f7ff ffb0 	bl	80012c4 <modbusException>
		return 0;
 8001364:	2300      	movs	r3, #0
 8001366:	e036      	b.n	80013d6 <readHoldingRegs+0xd2>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 8001368:	4b1e      	ldr	r3, [pc, #120]	@ (80013e4 <readHoldingRegs+0xe0>)
 800136a:	2201      	movs	r2, #1
 800136c:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 800136e:	4b1c      	ldr	r3, [pc, #112]	@ (80013e0 <readHoldingRegs+0xdc>)
 8001370:	785a      	ldrb	r2, [r3, #1]
 8001372:	4b1c      	ldr	r3, [pc, #112]	@ (80013e4 <readHoldingRegs+0xe0>)
 8001374:	705a      	strb	r2, [r3, #1]
	TxData[2] = numRegs*2;  // Byte count
 8001376:	887b      	ldrh	r3, [r7, #2]
 8001378:	b2db      	uxtb	r3, r3
 800137a:	005b      	lsls	r3, r3, #1
 800137c:	b2da      	uxtb	r2, r3
 800137e:	4b19      	ldr	r3, [pc, #100]	@ (80013e4 <readHoldingRegs+0xe0>)
 8001380:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData Buffer
 8001382:	2303      	movs	r3, #3
 8001384:	60bb      	str	r3, [r7, #8]

	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData buffer
 8001386:	2300      	movs	r3, #0
 8001388:	607b      	str	r3, [r7, #4]
 800138a:	e01b      	b.n	80013c4 <readHoldingRegs+0xc0>
	{
		TxData[indx++] = (Holding_Registers_Database[startAddr]>>8)&0xFF;  // extract the higher byte
 800138c:	89fb      	ldrh	r3, [r7, #14]
 800138e:	4a16      	ldr	r2, [pc, #88]	@ (80013e8 <readHoldingRegs+0xe4>)
 8001390:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001394:	0a1b      	lsrs	r3, r3, #8
 8001396:	b299      	uxth	r1, r3
 8001398:	68bb      	ldr	r3, [r7, #8]
 800139a:	1c5a      	adds	r2, r3, #1
 800139c:	60ba      	str	r2, [r7, #8]
 800139e:	b2c9      	uxtb	r1, r1
 80013a0:	4a10      	ldr	r2, [pc, #64]	@ (80013e4 <readHoldingRegs+0xe0>)
 80013a2:	54d1      	strb	r1, [r2, r3]
		TxData[indx++] = (Holding_Registers_Database[startAddr])&0xFF;   // extract the lower byte
 80013a4:	89fb      	ldrh	r3, [r7, #14]
 80013a6:	4a10      	ldr	r2, [pc, #64]	@ (80013e8 <readHoldingRegs+0xe4>)
 80013a8:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80013ac:	68bb      	ldr	r3, [r7, #8]
 80013ae:	1c5a      	adds	r2, r3, #1
 80013b0:	60ba      	str	r2, [r7, #8]
 80013b2:	b2c9      	uxtb	r1, r1
 80013b4:	4a0b      	ldr	r2, [pc, #44]	@ (80013e4 <readHoldingRegs+0xe0>)
 80013b6:	54d1      	strb	r1, [r2, r3]
		startAddr++;  // increment the register address
 80013b8:	89fb      	ldrh	r3, [r7, #14]
 80013ba:	3301      	adds	r3, #1
 80013bc:	81fb      	strh	r3, [r7, #14]
	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData buffer
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	3301      	adds	r3, #1
 80013c2:	607b      	str	r3, [r7, #4]
 80013c4:	887b      	ldrh	r3, [r7, #2]
 80013c6:	687a      	ldr	r2, [r7, #4]
 80013c8:	429a      	cmp	r2, r3
 80013ca:	dbdf      	blt.n	800138c <readHoldingRegs+0x88>
	}

	sendData(TxData, indx);  // send data... CRC will be calculated in the function itself
 80013cc:	68b9      	ldr	r1, [r7, #8]
 80013ce:	4805      	ldr	r0, [pc, #20]	@ (80013e4 <readHoldingRegs+0xe0>)
 80013d0:	f7ff ff4c 	bl	800126c <sendData>
	return 1;   // success
 80013d4:	2301      	movs	r3, #1
}
 80013d6:	4618      	mov	r0, r3
 80013d8:	3710      	adds	r7, #16
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}
 80013de:	bf00      	nop
 80013e0:	20000178 	.word	0x20000178
 80013e4:	20000278 	.word	0x20000278
 80013e8:	2000069c 	.word	0x2000069c

080013ec <readInputRegs>:

uint8_t readInputRegs (void)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b084      	sub	sp, #16
 80013f0:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 80013f2:	4b35      	ldr	r3, [pc, #212]	@ (80014c8 <readInputRegs+0xdc>)
 80013f4:	789b      	ldrb	r3, [r3, #2]
 80013f6:	021b      	lsls	r3, r3, #8
 80013f8:	b21a      	sxth	r2, r3
 80013fa:	4b33      	ldr	r3, [pc, #204]	@ (80014c8 <readInputRegs+0xdc>)
 80013fc:	78db      	ldrb	r3, [r3, #3]
 80013fe:	b21b      	sxth	r3, r3
 8001400:	4313      	orrs	r3, r2
 8001402:	b21b      	sxth	r3, r3
 8001404:	81fb      	strh	r3, [r7, #14]

	uint16_t numRegs = ((RxData[4]<<8)|RxData[5]);   // number to registers master has requested
 8001406:	4b30      	ldr	r3, [pc, #192]	@ (80014c8 <readInputRegs+0xdc>)
 8001408:	791b      	ldrb	r3, [r3, #4]
 800140a:	021b      	lsls	r3, r3, #8
 800140c:	b21a      	sxth	r2, r3
 800140e:	4b2e      	ldr	r3, [pc, #184]	@ (80014c8 <readInputRegs+0xdc>)
 8001410:	795b      	ldrb	r3, [r3, #5]
 8001412:	b21b      	sxth	r3, r3
 8001414:	4313      	orrs	r3, r2
 8001416:	b21b      	sxth	r3, r3
 8001418:	807b      	strh	r3, [r7, #2]
	if ((numRegs<Min_NumRegs)||(numRegs>Max_NumRegs))  // maximum no. of Registers as per the PDF
 800141a:	887b      	ldrh	r3, [r7, #2]
 800141c:	2b00      	cmp	r3, #0
 800141e:	d003      	beq.n	8001428 <readInputRegs+0x3c>
 8001420:	887b      	ldrh	r3, [r7, #2]
 8001422:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8001426:	d304      	bcc.n	8001432 <readInputRegs+0x46>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 8001428:	2003      	movs	r0, #3
 800142a:	f7ff ff4b 	bl	80012c4 <modbusException>
		return 0;
 800142e:	2300      	movs	r3, #0
 8001430:	e045      	b.n	80014be <readInputRegs+0xd2>
	}

	uint16_t endAddr = startAddr+numRegs-1;  // end Register
 8001432:	89fa      	ldrh	r2, [r7, #14]
 8001434:	887b      	ldrh	r3, [r7, #2]
 8001436:	4413      	add	r3, r2
 8001438:	b29b      	uxth	r3, r3
 800143a:	3b01      	subs	r3, #1
 800143c:	803b      	strh	r3, [r7, #0]
	if (endAddr>Max_NumRegs)  // end Register can not be more than 49 as we only have record of 50 Registers in total
 800143e:	883b      	ldrh	r3, [r7, #0]
 8001440:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8001444:	d304      	bcc.n	8001450 <readInputRegs+0x64>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 8001446:	2002      	movs	r0, #2
 8001448:	f7ff ff3c 	bl	80012c4 <modbusException>
		return 0;
 800144c:	2300      	movs	r3, #0
 800144e:	e036      	b.n	80014be <readInputRegs+0xd2>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 8001450:	4b1e      	ldr	r3, [pc, #120]	@ (80014cc <readInputRegs+0xe0>)
 8001452:	2201      	movs	r2, #1
 8001454:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 8001456:	4b1c      	ldr	r3, [pc, #112]	@ (80014c8 <readInputRegs+0xdc>)
 8001458:	785a      	ldrb	r2, [r3, #1]
 800145a:	4b1c      	ldr	r3, [pc, #112]	@ (80014cc <readInputRegs+0xe0>)
 800145c:	705a      	strb	r2, [r3, #1]
	TxData[2] = numRegs*2;  // Byte count
 800145e:	887b      	ldrh	r3, [r7, #2]
 8001460:	b2db      	uxtb	r3, r3
 8001462:	005b      	lsls	r3, r3, #1
 8001464:	b2da      	uxtb	r2, r3
 8001466:	4b19      	ldr	r3, [pc, #100]	@ (80014cc <readInputRegs+0xe0>)
 8001468:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData Buffer
 800146a:	2303      	movs	r3, #3
 800146c:	60bb      	str	r3, [r7, #8]

	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData buffer
 800146e:	2300      	movs	r3, #0
 8001470:	607b      	str	r3, [r7, #4]
 8001472:	e01b      	b.n	80014ac <readInputRegs+0xc0>
	{
		TxData[indx++] = (Input_Registers_Database[startAddr]>>8)&0xFF;  // extract the higher byte
 8001474:	89fb      	ldrh	r3, [r7, #14]
 8001476:	4a16      	ldr	r2, [pc, #88]	@ (80014d0 <readInputRegs+0xe4>)
 8001478:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800147c:	0a1b      	lsrs	r3, r3, #8
 800147e:	b299      	uxth	r1, r3
 8001480:	68bb      	ldr	r3, [r7, #8]
 8001482:	1c5a      	adds	r2, r3, #1
 8001484:	60ba      	str	r2, [r7, #8]
 8001486:	b2c9      	uxtb	r1, r1
 8001488:	4a10      	ldr	r2, [pc, #64]	@ (80014cc <readInputRegs+0xe0>)
 800148a:	54d1      	strb	r1, [r2, r3]
		TxData[indx++] = (Input_Registers_Database[startAddr])&0xFF;   // extract the lower byte
 800148c:	89fb      	ldrh	r3, [r7, #14]
 800148e:	4a10      	ldr	r2, [pc, #64]	@ (80014d0 <readInputRegs+0xe4>)
 8001490:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8001494:	68bb      	ldr	r3, [r7, #8]
 8001496:	1c5a      	adds	r2, r3, #1
 8001498:	60ba      	str	r2, [r7, #8]
 800149a:	b2c9      	uxtb	r1, r1
 800149c:	4a0b      	ldr	r2, [pc, #44]	@ (80014cc <readInputRegs+0xe0>)
 800149e:	54d1      	strb	r1, [r2, r3]
		startAddr++;  // increment the register address
 80014a0:	89fb      	ldrh	r3, [r7, #14]
 80014a2:	3301      	adds	r3, #1
 80014a4:	81fb      	strh	r3, [r7, #14]
	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData buffer
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	3301      	adds	r3, #1
 80014aa:	607b      	str	r3, [r7, #4]
 80014ac:	887b      	ldrh	r3, [r7, #2]
 80014ae:	687a      	ldr	r2, [r7, #4]
 80014b0:	429a      	cmp	r2, r3
 80014b2:	dbdf      	blt.n	8001474 <readInputRegs+0x88>
	}

	sendData(TxData, indx);  // send data... CRC will be calculated in the function itself
 80014b4:	68b9      	ldr	r1, [r7, #8]
 80014b6:	4805      	ldr	r0, [pc, #20]	@ (80014cc <readInputRegs+0xe0>)
 80014b8:	f7ff fed8 	bl	800126c <sendData>
	return 1;   // success
 80014bc:	2301      	movs	r3, #1
}
 80014be:	4618      	mov	r0, r3
 80014c0:	3710      	adds	r7, #16
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	bf00      	nop
 80014c8:	20000178 	.word	0x20000178
 80014cc:	20000278 	.word	0x20000278
 80014d0:	20000064 	.word	0x20000064

080014d4 <readCoils>:

uint8_t readCoils (void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b088      	sub	sp, #32
 80014d8:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Coil Address
 80014da:	4b52      	ldr	r3, [pc, #328]	@ (8001624 <readCoils+0x150>)
 80014dc:	789b      	ldrb	r3, [r3, #2]
 80014de:	021b      	lsls	r3, r3, #8
 80014e0:	b21a      	sxth	r2, r3
 80014e2:	4b50      	ldr	r3, [pc, #320]	@ (8001624 <readCoils+0x150>)
 80014e4:	78db      	ldrb	r3, [r3, #3]
 80014e6:	b21b      	sxth	r3, r3
 80014e8:	4313      	orrs	r3, r2
 80014ea:	b21b      	sxth	r3, r3
 80014ec:	817b      	strh	r3, [r7, #10]

	uint16_t numCoils = ((RxData[4]<<8)|RxData[5]);   // number to coils master has requested
 80014ee:	4b4d      	ldr	r3, [pc, #308]	@ (8001624 <readCoils+0x150>)
 80014f0:	791b      	ldrb	r3, [r3, #4]
 80014f2:	021b      	lsls	r3, r3, #8
 80014f4:	b21a      	sxth	r2, r3
 80014f6:	4b4b      	ldr	r3, [pc, #300]	@ (8001624 <readCoils+0x150>)
 80014f8:	795b      	ldrb	r3, [r3, #5]
 80014fa:	b21b      	sxth	r3, r3
 80014fc:	4313      	orrs	r3, r2
 80014fe:	b21b      	sxth	r3, r3
 8001500:	813b      	strh	r3, [r7, #8]
	if ((numCoils<1)||(numCoils>2000))  // maximum no. of coils as per the PDF
 8001502:	893b      	ldrh	r3, [r7, #8]
 8001504:	2b00      	cmp	r3, #0
 8001506:	d003      	beq.n	8001510 <readCoils+0x3c>
 8001508:	893b      	ldrh	r3, [r7, #8]
 800150a:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800150e:	d904      	bls.n	800151a <readCoils+0x46>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 8001510:	2003      	movs	r0, #3
 8001512:	f7ff fed7 	bl	80012c4 <modbusException>
		return 0;
 8001516:	2300      	movs	r3, #0
 8001518:	e080      	b.n	800161c <readCoils+0x148>
	}

	uint16_t endAddr = startAddr+numCoils-1;  // Last coils address
 800151a:	897a      	ldrh	r2, [r7, #10]
 800151c:	893b      	ldrh	r3, [r7, #8]
 800151e:	4413      	add	r3, r2
 8001520:	b29b      	uxth	r3, r3
 8001522:	3b01      	subs	r3, #1
 8001524:	80fb      	strh	r3, [r7, #6]
	if (endAddr>199)  // end coil can not be more than 199 as we only have record of 200 (0-199) coils in total
 8001526:	88fb      	ldrh	r3, [r7, #6]
 8001528:	2bc7      	cmp	r3, #199	@ 0xc7
 800152a:	d904      	bls.n	8001536 <readCoils+0x62>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800152c:	2002      	movs	r0, #2
 800152e:	f7ff fec9 	bl	80012c4 <modbusException>
		return 0;
 8001532:	2300      	movs	r3, #0
 8001534:	e072      	b.n	800161c <readCoils+0x148>
	}


	//reset TxData buffer
	memset (TxData, '\0', 256);
 8001536:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800153a:	2100      	movs	r1, #0
 800153c:	483a      	ldr	r0, [pc, #232]	@ (8001628 <readCoils+0x154>)
 800153e:	f006 fd25 	bl	8007f8c <memset>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 8001542:	4b39      	ldr	r3, [pc, #228]	@ (8001628 <readCoils+0x154>)
 8001544:	2201      	movs	r2, #1
 8001546:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 8001548:	4b36      	ldr	r3, [pc, #216]	@ (8001624 <readCoils+0x150>)
 800154a:	785a      	ldrb	r2, [r3, #1]
 800154c:	4b36      	ldr	r3, [pc, #216]	@ (8001628 <readCoils+0x154>)
 800154e:	705a      	strb	r2, [r3, #1]
	TxData[2] = (numCoils/8) + ((numCoils%8)>0 ? 1:0);  // Byte count
 8001550:	893b      	ldrh	r3, [r7, #8]
 8001552:	08db      	lsrs	r3, r3, #3
 8001554:	b29b      	uxth	r3, r3
 8001556:	b2db      	uxtb	r3, r3
 8001558:	893a      	ldrh	r2, [r7, #8]
 800155a:	f002 0207 	and.w	r2, r2, #7
 800155e:	b292      	uxth	r2, r2
 8001560:	2a00      	cmp	r2, #0
 8001562:	bf14      	ite	ne
 8001564:	2201      	movne	r2, #1
 8001566:	2200      	moveq	r2, #0
 8001568:	b2d2      	uxtb	r2, r2
 800156a:	4413      	add	r3, r2
 800156c:	b2da      	uxtb	r2, r3
 800156e:	4b2e      	ldr	r3, [pc, #184]	@ (8001628 <readCoils+0x154>)
 8001570:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData Buffer
 8001572:	2303      	movs	r3, #3
 8001574:	61fb      	str	r3, [r7, #28]
	 * Then we will keep shifting the database[1] to the right and read the bits.
	 * Once the bitposition has crossed the value 7, we will increment the startbyte
	 * When the indxposition exceeds 7, we increment the indx variable, so to copy into the next byte of the TxData
	 * This keeps going until the number of coils required have been copied
	 */
	int startByte = startAddr/8;  // which byte we have to start extracting the data from
 8001576:	897b      	ldrh	r3, [r7, #10]
 8001578:	08db      	lsrs	r3, r3, #3
 800157a:	b29b      	uxth	r3, r3
 800157c:	61bb      	str	r3, [r7, #24]
	uint16_t bitPosition = startAddr%8;  // The shift position in the first byte
 800157e:	897b      	ldrh	r3, [r7, #10]
 8001580:	f003 0307 	and.w	r3, r3, #7
 8001584:	82fb      	strh	r3, [r7, #22]
	int indxPosition = 0;  // The shift position in the current indx of the TxData buffer
 8001586:	2300      	movs	r3, #0
 8001588:	613b      	str	r3, [r7, #16]

	// Load the actual data into TxData buffer
	for (int i=0; i<numCoils; i++)
 800158a:	2300      	movs	r3, #0
 800158c:	60fb      	str	r3, [r7, #12]
 800158e:	e033      	b.n	80015f8 <readCoils+0x124>
	{
		TxData[indx] |= ((Coils_Database[startByte] >> bitPosition) &0x01) << indxPosition;
 8001590:	4a25      	ldr	r2, [pc, #148]	@ (8001628 <readCoils+0x154>)
 8001592:	69fb      	ldr	r3, [r7, #28]
 8001594:	4413      	add	r3, r2
 8001596:	781b      	ldrb	r3, [r3, #0]
 8001598:	b25a      	sxtb	r2, r3
 800159a:	4924      	ldr	r1, [pc, #144]	@ (800162c <readCoils+0x158>)
 800159c:	69bb      	ldr	r3, [r7, #24]
 800159e:	440b      	add	r3, r1
 80015a0:	781b      	ldrb	r3, [r3, #0]
 80015a2:	4619      	mov	r1, r3
 80015a4:	8afb      	ldrh	r3, [r7, #22]
 80015a6:	fa41 f303 	asr.w	r3, r1, r3
 80015aa:	f003 0101 	and.w	r1, r3, #1
 80015ae:	693b      	ldr	r3, [r7, #16]
 80015b0:	fa01 f303 	lsl.w	r3, r1, r3
 80015b4:	b25b      	sxtb	r3, r3
 80015b6:	4313      	orrs	r3, r2
 80015b8:	b25b      	sxtb	r3, r3
 80015ba:	b2d9      	uxtb	r1, r3
 80015bc:	4a1a      	ldr	r2, [pc, #104]	@ (8001628 <readCoils+0x154>)
 80015be:	69fb      	ldr	r3, [r7, #28]
 80015c0:	4413      	add	r3, r2
 80015c2:	460a      	mov	r2, r1
 80015c4:	701a      	strb	r2, [r3, #0]
		indxPosition++; bitPosition++;
 80015c6:	693b      	ldr	r3, [r7, #16]
 80015c8:	3301      	adds	r3, #1
 80015ca:	613b      	str	r3, [r7, #16]
 80015cc:	8afb      	ldrh	r3, [r7, #22]
 80015ce:	3301      	adds	r3, #1
 80015d0:	82fb      	strh	r3, [r7, #22]
		if (indxPosition>7)  // if the indxposition exceeds 7, we have to copy the data into the next byte position
 80015d2:	693b      	ldr	r3, [r7, #16]
 80015d4:	2b07      	cmp	r3, #7
 80015d6:	dd04      	ble.n	80015e2 <readCoils+0x10e>
		{
			indxPosition = 0;
 80015d8:	2300      	movs	r3, #0
 80015da:	613b      	str	r3, [r7, #16]
			indx++;
 80015dc:	69fb      	ldr	r3, [r7, #28]
 80015de:	3301      	adds	r3, #1
 80015e0:	61fb      	str	r3, [r7, #28]
		}
		if (bitPosition>7)  // if the bitposition exceeds 7, we have to increment the startbyte
 80015e2:	8afb      	ldrh	r3, [r7, #22]
 80015e4:	2b07      	cmp	r3, #7
 80015e6:	d904      	bls.n	80015f2 <readCoils+0x11e>
		{
			bitPosition=0;
 80015e8:	2300      	movs	r3, #0
 80015ea:	82fb      	strh	r3, [r7, #22]
			startByte++;
 80015ec:	69bb      	ldr	r3, [r7, #24]
 80015ee:	3301      	adds	r3, #1
 80015f0:	61bb      	str	r3, [r7, #24]
	for (int i=0; i<numCoils; i++)
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	3301      	adds	r3, #1
 80015f6:	60fb      	str	r3, [r7, #12]
 80015f8:	893b      	ldrh	r3, [r7, #8]
 80015fa:	68fa      	ldr	r2, [r7, #12]
 80015fc:	429a      	cmp	r2, r3
 80015fe:	dbc7      	blt.n	8001590 <readCoils+0xbc>
		}
	}

	if (numCoils%8 != 0)indx++;  // increment the indx variable, only if the numcoils is not a multiple of 8
 8001600:	893b      	ldrh	r3, [r7, #8]
 8001602:	f003 0307 	and.w	r3, r3, #7
 8001606:	b29b      	uxth	r3, r3
 8001608:	2b00      	cmp	r3, #0
 800160a:	d002      	beq.n	8001612 <readCoils+0x13e>
 800160c:	69fb      	ldr	r3, [r7, #28]
 800160e:	3301      	adds	r3, #1
 8001610:	61fb      	str	r3, [r7, #28]
	sendData(TxData, indx);  // send data... CRC will be calculated in the function itself
 8001612:	69f9      	ldr	r1, [r7, #28]
 8001614:	4804      	ldr	r0, [pc, #16]	@ (8001628 <readCoils+0x154>)
 8001616:	f7ff fe29 	bl	800126c <sendData>
	return 1;   // success
 800161a:	2301      	movs	r3, #1
}
 800161c:	4618      	mov	r0, r3
 800161e:	3720      	adds	r7, #32
 8001620:	46bd      	mov	sp, r7
 8001622:	bd80      	pop	{r7, pc}
 8001624:	20000178 	.word	0x20000178
 8001628:	20000278 	.word	0x20000278
 800162c:	20000680 	.word	0x20000680

08001630 <readInputs>:

uint8_t readInputs (void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b088      	sub	sp, #32
 8001634:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 8001636:	4b52      	ldr	r3, [pc, #328]	@ (8001780 <readInputs+0x150>)
 8001638:	789b      	ldrb	r3, [r3, #2]
 800163a:	021b      	lsls	r3, r3, #8
 800163c:	b21a      	sxth	r2, r3
 800163e:	4b50      	ldr	r3, [pc, #320]	@ (8001780 <readInputs+0x150>)
 8001640:	78db      	ldrb	r3, [r3, #3]
 8001642:	b21b      	sxth	r3, r3
 8001644:	4313      	orrs	r3, r2
 8001646:	b21b      	sxth	r3, r3
 8001648:	817b      	strh	r3, [r7, #10]

	uint16_t numCoils = ((RxData[4]<<8)|RxData[5]);   // number to coils master has requested
 800164a:	4b4d      	ldr	r3, [pc, #308]	@ (8001780 <readInputs+0x150>)
 800164c:	791b      	ldrb	r3, [r3, #4]
 800164e:	021b      	lsls	r3, r3, #8
 8001650:	b21a      	sxth	r2, r3
 8001652:	4b4b      	ldr	r3, [pc, #300]	@ (8001780 <readInputs+0x150>)
 8001654:	795b      	ldrb	r3, [r3, #5]
 8001656:	b21b      	sxth	r3, r3
 8001658:	4313      	orrs	r3, r2
 800165a:	b21b      	sxth	r3, r3
 800165c:	813b      	strh	r3, [r7, #8]
	if ((numCoils<1)||(numCoils>2000))  // maximum no. of coils as per the PDF
 800165e:	893b      	ldrh	r3, [r7, #8]
 8001660:	2b00      	cmp	r3, #0
 8001662:	d003      	beq.n	800166c <readInputs+0x3c>
 8001664:	893b      	ldrh	r3, [r7, #8]
 8001666:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800166a:	d904      	bls.n	8001676 <readInputs+0x46>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 800166c:	2003      	movs	r0, #3
 800166e:	f7ff fe29 	bl	80012c4 <modbusException>
		return 0;
 8001672:	2300      	movs	r3, #0
 8001674:	e080      	b.n	8001778 <readInputs+0x148>
	}

	uint16_t endAddr = startAddr+numCoils-1;  // Last coils address
 8001676:	897a      	ldrh	r2, [r7, #10]
 8001678:	893b      	ldrh	r3, [r7, #8]
 800167a:	4413      	add	r3, r2
 800167c:	b29b      	uxth	r3, r3
 800167e:	3b01      	subs	r3, #1
 8001680:	80fb      	strh	r3, [r7, #6]
	if (endAddr>199)  // end coil can not be more than 199 as we only have record of 200 (0-199) coils in total
 8001682:	88fb      	ldrh	r3, [r7, #6]
 8001684:	2bc7      	cmp	r3, #199	@ 0xc7
 8001686:	d904      	bls.n	8001692 <readInputs+0x62>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 8001688:	2002      	movs	r0, #2
 800168a:	f7ff fe1b 	bl	80012c4 <modbusException>
		return 0;
 800168e:	2300      	movs	r3, #0
 8001690:	e072      	b.n	8001778 <readInputs+0x148>
	}


	//reset TxData buffer
	memset (TxData, '\0', 256);
 8001692:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001696:	2100      	movs	r1, #0
 8001698:	483a      	ldr	r0, [pc, #232]	@ (8001784 <readInputs+0x154>)
 800169a:	f006 fc77 	bl	8007f8c <memset>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 800169e:	4b39      	ldr	r3, [pc, #228]	@ (8001784 <readInputs+0x154>)
 80016a0:	2201      	movs	r2, #1
 80016a2:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 80016a4:	4b36      	ldr	r3, [pc, #216]	@ (8001780 <readInputs+0x150>)
 80016a6:	785a      	ldrb	r2, [r3, #1]
 80016a8:	4b36      	ldr	r3, [pc, #216]	@ (8001784 <readInputs+0x154>)
 80016aa:	705a      	strb	r2, [r3, #1]
	TxData[2] = (numCoils/8) + ((numCoils%8)>0 ? 1:0);  // Byte count
 80016ac:	893b      	ldrh	r3, [r7, #8]
 80016ae:	08db      	lsrs	r3, r3, #3
 80016b0:	b29b      	uxth	r3, r3
 80016b2:	b2db      	uxtb	r3, r3
 80016b4:	893a      	ldrh	r2, [r7, #8]
 80016b6:	f002 0207 	and.w	r2, r2, #7
 80016ba:	b292      	uxth	r2, r2
 80016bc:	2a00      	cmp	r2, #0
 80016be:	bf14      	ite	ne
 80016c0:	2201      	movne	r2, #1
 80016c2:	2200      	moveq	r2, #0
 80016c4:	b2d2      	uxtb	r2, r2
 80016c6:	4413      	add	r3, r2
 80016c8:	b2da      	uxtb	r2, r3
 80016ca:	4b2e      	ldr	r3, [pc, #184]	@ (8001784 <readInputs+0x154>)
 80016cc:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData Buffer
 80016ce:	2303      	movs	r3, #3
 80016d0:	61fb      	str	r3, [r7, #28]
	 * Then we will keep shifting the database[1] to the right and read the bits.
	 * Once the bitposition has crossed the value 7, we will increment the startbyte
	 * When the indxposition exceeds 7, we increment the indx variable, so to copy into the next byte of the TxData
	 * This keeps going until the number of coils required have been copied
	 */
	int startByte = startAddr/8;  // which byte we have to start extracting the data from
 80016d2:	897b      	ldrh	r3, [r7, #10]
 80016d4:	08db      	lsrs	r3, r3, #3
 80016d6:	b29b      	uxth	r3, r3
 80016d8:	61bb      	str	r3, [r7, #24]
	uint16_t bitPosition = startAddr%8;  // The shift position in the first byte
 80016da:	897b      	ldrh	r3, [r7, #10]
 80016dc:	f003 0307 	and.w	r3, r3, #7
 80016e0:	82fb      	strh	r3, [r7, #22]
	int indxPosition = 0;  // The shift position in the current indx of the TxData buffer
 80016e2:	2300      	movs	r3, #0
 80016e4:	613b      	str	r3, [r7, #16]

	// Load the actual data into TxData buffer
	for (int i=0; i<numCoils; i++)
 80016e6:	2300      	movs	r3, #0
 80016e8:	60fb      	str	r3, [r7, #12]
 80016ea:	e033      	b.n	8001754 <readInputs+0x124>
	{
		TxData[indx] |= ((Inputs_Database[startByte] >> bitPosition) &0x01) << indxPosition;
 80016ec:	4a25      	ldr	r2, [pc, #148]	@ (8001784 <readInputs+0x154>)
 80016ee:	69fb      	ldr	r3, [r7, #28]
 80016f0:	4413      	add	r3, r2
 80016f2:	781b      	ldrb	r3, [r3, #0]
 80016f4:	b25a      	sxtb	r2, r3
 80016f6:	4924      	ldr	r1, [pc, #144]	@ (8001788 <readInputs+0x158>)
 80016f8:	69bb      	ldr	r3, [r7, #24]
 80016fa:	440b      	add	r3, r1
 80016fc:	781b      	ldrb	r3, [r3, #0]
 80016fe:	4619      	mov	r1, r3
 8001700:	8afb      	ldrh	r3, [r7, #22]
 8001702:	fa41 f303 	asr.w	r3, r1, r3
 8001706:	f003 0101 	and.w	r1, r3, #1
 800170a:	693b      	ldr	r3, [r7, #16]
 800170c:	fa01 f303 	lsl.w	r3, r1, r3
 8001710:	b25b      	sxtb	r3, r3
 8001712:	4313      	orrs	r3, r2
 8001714:	b25b      	sxtb	r3, r3
 8001716:	b2d9      	uxtb	r1, r3
 8001718:	4a1a      	ldr	r2, [pc, #104]	@ (8001784 <readInputs+0x154>)
 800171a:	69fb      	ldr	r3, [r7, #28]
 800171c:	4413      	add	r3, r2
 800171e:	460a      	mov	r2, r1
 8001720:	701a      	strb	r2, [r3, #0]
		indxPosition++; bitPosition++;
 8001722:	693b      	ldr	r3, [r7, #16]
 8001724:	3301      	adds	r3, #1
 8001726:	613b      	str	r3, [r7, #16]
 8001728:	8afb      	ldrh	r3, [r7, #22]
 800172a:	3301      	adds	r3, #1
 800172c:	82fb      	strh	r3, [r7, #22]
		if (indxPosition>7)  // if the indxposition exceeds 7, we have to copy the data into the next byte position
 800172e:	693b      	ldr	r3, [r7, #16]
 8001730:	2b07      	cmp	r3, #7
 8001732:	dd04      	ble.n	800173e <readInputs+0x10e>
		{
			indxPosition = 0;
 8001734:	2300      	movs	r3, #0
 8001736:	613b      	str	r3, [r7, #16]
			indx++;
 8001738:	69fb      	ldr	r3, [r7, #28]
 800173a:	3301      	adds	r3, #1
 800173c:	61fb      	str	r3, [r7, #28]
		}
		if (bitPosition>7)  // if the bitposition exceeds 7, we have to increment the startbyte
 800173e:	8afb      	ldrh	r3, [r7, #22]
 8001740:	2b07      	cmp	r3, #7
 8001742:	d904      	bls.n	800174e <readInputs+0x11e>
		{
			bitPosition=0;
 8001744:	2300      	movs	r3, #0
 8001746:	82fb      	strh	r3, [r7, #22]
			startByte++;
 8001748:	69bb      	ldr	r3, [r7, #24]
 800174a:	3301      	adds	r3, #1
 800174c:	61bb      	str	r3, [r7, #24]
	for (int i=0; i<numCoils; i++)
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	3301      	adds	r3, #1
 8001752:	60fb      	str	r3, [r7, #12]
 8001754:	893b      	ldrh	r3, [r7, #8]
 8001756:	68fa      	ldr	r2, [r7, #12]
 8001758:	429a      	cmp	r2, r3
 800175a:	dbc7      	blt.n	80016ec <readInputs+0xbc>
		}
	}

	if (numCoils%8 != 0)indx++;  // increment the indx variable, only if the numcoils is not a multiple of 8
 800175c:	893b      	ldrh	r3, [r7, #8]
 800175e:	f003 0307 	and.w	r3, r3, #7
 8001762:	b29b      	uxth	r3, r3
 8001764:	2b00      	cmp	r3, #0
 8001766:	d002      	beq.n	800176e <readInputs+0x13e>
 8001768:	69fb      	ldr	r3, [r7, #28]
 800176a:	3301      	adds	r3, #1
 800176c:	61fb      	str	r3, [r7, #28]
	sendData(TxData, indx);  // send data... CRC will be calculated in the function itself
 800176e:	69f9      	ldr	r1, [r7, #28]
 8001770:	4804      	ldr	r0, [pc, #16]	@ (8001784 <readInputs+0x154>)
 8001772:	f7ff fd7b 	bl	800126c <sendData>
	return 1;   // success
 8001776:	2301      	movs	r3, #1
}
 8001778:	4618      	mov	r0, r3
 800177a:	3720      	adds	r7, #32
 800177c:	46bd      	mov	sp, r7
 800177e:	bd80      	pop	{r7, pc}
 8001780:	20000178 	.word	0x20000178
 8001784:	20000278 	.word	0x20000278
 8001788:	20000664 	.word	0x20000664

0800178c <writeHoldingRegs>:

uint8_t writeHoldingRegs (void)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b084      	sub	sp, #16
 8001790:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 8001792:	4b39      	ldr	r3, [pc, #228]	@ (8001878 <writeHoldingRegs+0xec>)
 8001794:	789b      	ldrb	r3, [r3, #2]
 8001796:	021b      	lsls	r3, r3, #8
 8001798:	b21a      	sxth	r2, r3
 800179a:	4b37      	ldr	r3, [pc, #220]	@ (8001878 <writeHoldingRegs+0xec>)
 800179c:	78db      	ldrb	r3, [r3, #3]
 800179e:	b21b      	sxth	r3, r3
 80017a0:	4313      	orrs	r3, r2
 80017a2:	b21b      	sxth	r3, r3
 80017a4:	81fb      	strh	r3, [r7, #14]

	uint16_t numRegs = ((RxData[4]<<8)|RxData[5]);   // number to registers master has requested
 80017a6:	4b34      	ldr	r3, [pc, #208]	@ (8001878 <writeHoldingRegs+0xec>)
 80017a8:	791b      	ldrb	r3, [r3, #4]
 80017aa:	021b      	lsls	r3, r3, #8
 80017ac:	b21a      	sxth	r2, r3
 80017ae:	4b32      	ldr	r3, [pc, #200]	@ (8001878 <writeHoldingRegs+0xec>)
 80017b0:	795b      	ldrb	r3, [r3, #5]
 80017b2:	b21b      	sxth	r3, r3
 80017b4:	4313      	orrs	r3, r2
 80017b6:	b21b      	sxth	r3, r3
 80017b8:	807b      	strh	r3, [r7, #2]
	if ((numRegs<Min_NumRegs)||(numRegs>Max_NumRegs))  // maximum no. of Registers as per the PDF
 80017ba:	887b      	ldrh	r3, [r7, #2]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d003      	beq.n	80017c8 <writeHoldingRegs+0x3c>
 80017c0:	887b      	ldrh	r3, [r7, #2]
 80017c2:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80017c6:	d304      	bcc.n	80017d2 <writeHoldingRegs+0x46>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 80017c8:	2003      	movs	r0, #3
 80017ca:	f7ff fd7b 	bl	80012c4 <modbusException>
		return 0;
 80017ce:	2300      	movs	r3, #0
 80017d0:	e04d      	b.n	800186e <writeHoldingRegs+0xe2>
	}

	uint16_t endAddr = startAddr+numRegs-1;  // end Register
 80017d2:	89fa      	ldrh	r2, [r7, #14]
 80017d4:	887b      	ldrh	r3, [r7, #2]
 80017d6:	4413      	add	r3, r2
 80017d8:	b29b      	uxth	r3, r3
 80017da:	3b01      	subs	r3, #1
 80017dc:	803b      	strh	r3, [r7, #0]
	if (endAddr>Max_NumRegs)  // end Register can not be more than 49 as we only have record of 50 Registers in total
 80017de:	883b      	ldrh	r3, [r7, #0]
 80017e0:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80017e4:	d304      	bcc.n	80017f0 <writeHoldingRegs+0x64>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 80017e6:	2002      	movs	r0, #2
 80017e8:	f7ff fd6c 	bl	80012c4 <modbusException>
		return 0;
 80017ec:	2300      	movs	r3, #0
 80017ee:	e03e      	b.n	800186e <writeHoldingRegs+0xe2>

	/* start saving 16 bit data
	 * Data starts from RxData[7] and we need to combine 2 bytes together
	 * 16 bit Data = firstByte<<8|secondByte
	 */
	int indx = 7;  // we need to keep track of index in RxData
 80017f0:	2307      	movs	r3, #7
 80017f2:	60bb      	str	r3, [r7, #8]
	for (int i=0; i<numRegs; i++)
 80017f4:	2300      	movs	r3, #0
 80017f6:	607b      	str	r3, [r7, #4]
 80017f8:	e019      	b.n	800182e <writeHoldingRegs+0xa2>
	{
		Holding_Registers_Database[startAddr++] = (RxData[indx++]<<8)|RxData[indx++];
 80017fa:	68bb      	ldr	r3, [r7, #8]
 80017fc:	1c5a      	adds	r2, r3, #1
 80017fe:	60ba      	str	r2, [r7, #8]
 8001800:	4a1d      	ldr	r2, [pc, #116]	@ (8001878 <writeHoldingRegs+0xec>)
 8001802:	5cd3      	ldrb	r3, [r2, r3]
 8001804:	021b      	lsls	r3, r3, #8
 8001806:	b21a      	sxth	r2, r3
 8001808:	68bb      	ldr	r3, [r7, #8]
 800180a:	1c59      	adds	r1, r3, #1
 800180c:	60b9      	str	r1, [r7, #8]
 800180e:	491a      	ldr	r1, [pc, #104]	@ (8001878 <writeHoldingRegs+0xec>)
 8001810:	5ccb      	ldrb	r3, [r1, r3]
 8001812:	b21b      	sxth	r3, r3
 8001814:	4313      	orrs	r3, r2
 8001816:	b219      	sxth	r1, r3
 8001818:	89fb      	ldrh	r3, [r7, #14]
 800181a:	1c5a      	adds	r2, r3, #1
 800181c:	81fa      	strh	r2, [r7, #14]
 800181e:	461a      	mov	r2, r3
 8001820:	b289      	uxth	r1, r1
 8001822:	4b16      	ldr	r3, [pc, #88]	@ (800187c <writeHoldingRegs+0xf0>)
 8001824:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for (int i=0; i<numRegs; i++)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	3301      	adds	r3, #1
 800182c:	607b      	str	r3, [r7, #4]
 800182e:	887b      	ldrh	r3, [r7, #2]
 8001830:	687a      	ldr	r2, [r7, #4]
 8001832:	429a      	cmp	r2, r3
 8001834:	dbe1      	blt.n	80017fa <writeHoldingRegs+0x6e>
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | num of Regs    | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES      | 2 BYTES |

	TxData[0] = SLAVE_ID;    // slave ID
 8001836:	4b12      	ldr	r3, [pc, #72]	@ (8001880 <writeHoldingRegs+0xf4>)
 8001838:	2201      	movs	r2, #1
 800183a:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];   // function code
 800183c:	4b0e      	ldr	r3, [pc, #56]	@ (8001878 <writeHoldingRegs+0xec>)
 800183e:	785a      	ldrb	r2, [r3, #1]
 8001840:	4b0f      	ldr	r3, [pc, #60]	@ (8001880 <writeHoldingRegs+0xf4>)
 8001842:	705a      	strb	r2, [r3, #1]
	TxData[2] = RxData[2];   // Start Addr HIGH Byte
 8001844:	4b0c      	ldr	r3, [pc, #48]	@ (8001878 <writeHoldingRegs+0xec>)
 8001846:	789a      	ldrb	r2, [r3, #2]
 8001848:	4b0d      	ldr	r3, [pc, #52]	@ (8001880 <writeHoldingRegs+0xf4>)
 800184a:	709a      	strb	r2, [r3, #2]
	TxData[3] = RxData[3];   // Start Addr LOW Byte
 800184c:	4b0a      	ldr	r3, [pc, #40]	@ (8001878 <writeHoldingRegs+0xec>)
 800184e:	78da      	ldrb	r2, [r3, #3]
 8001850:	4b0b      	ldr	r3, [pc, #44]	@ (8001880 <writeHoldingRegs+0xf4>)
 8001852:	70da      	strb	r2, [r3, #3]
	TxData[4] = RxData[4];   // num of Regs HIGH Byte
 8001854:	4b08      	ldr	r3, [pc, #32]	@ (8001878 <writeHoldingRegs+0xec>)
 8001856:	791a      	ldrb	r2, [r3, #4]
 8001858:	4b09      	ldr	r3, [pc, #36]	@ (8001880 <writeHoldingRegs+0xf4>)
 800185a:	711a      	strb	r2, [r3, #4]
	TxData[5] = RxData[5];   // num of Regs LOW Byte
 800185c:	4b06      	ldr	r3, [pc, #24]	@ (8001878 <writeHoldingRegs+0xec>)
 800185e:	795a      	ldrb	r2, [r3, #5]
 8001860:	4b07      	ldr	r3, [pc, #28]	@ (8001880 <writeHoldingRegs+0xf4>)
 8001862:	715a      	strb	r2, [r3, #5]

	sendData(TxData, 6);  // send data... CRC will be calculated in the function itself
 8001864:	2106      	movs	r1, #6
 8001866:	4806      	ldr	r0, [pc, #24]	@ (8001880 <writeHoldingRegs+0xf4>)
 8001868:	f7ff fd00 	bl	800126c <sendData>
	return 1;   // success
 800186c:	2301      	movs	r3, #1
}
 800186e:	4618      	mov	r0, r3
 8001870:	3710      	adds	r7, #16
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	20000178 	.word	0x20000178
 800187c:	2000069c 	.word	0x2000069c
 8001880:	20000278 	.word	0x20000278

08001884 <writeSingleReg>:

uint8_t writeSingleReg (void)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b082      	sub	sp, #8
 8001888:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 800188a:	4b20      	ldr	r3, [pc, #128]	@ (800190c <writeSingleReg+0x88>)
 800188c:	789b      	ldrb	r3, [r3, #2]
 800188e:	021b      	lsls	r3, r3, #8
 8001890:	b21a      	sxth	r2, r3
 8001892:	4b1e      	ldr	r3, [pc, #120]	@ (800190c <writeSingleReg+0x88>)
 8001894:	78db      	ldrb	r3, [r3, #3]
 8001896:	b21b      	sxth	r3, r3
 8001898:	4313      	orrs	r3, r2
 800189a:	b21b      	sxth	r3, r3
 800189c:	80fb      	strh	r3, [r7, #6]

	if (startAddr>Max_NumRegs)  // The Register Address can not be more than 299 as we only have record of 300 Registers in total
 800189e:	88fb      	ldrh	r3, [r7, #6]
 80018a0:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80018a4:	d304      	bcc.n	80018b0 <writeSingleReg+0x2c>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 80018a6:	2002      	movs	r0, #2
 80018a8:	f7ff fd0c 	bl	80012c4 <modbusException>
		return 0;
 80018ac:	2300      	movs	r3, #0
 80018ae:	e029      	b.n	8001904 <writeSingleReg+0x80>

	/* Save the 16 bit data
	 * Data is the combination of 2 bytes, RxData[4] and RxData[5]
	 */

	Holding_Registers_Database[startAddr] = (RxData[4]<<8)|RxData[5];
 80018b0:	4b16      	ldr	r3, [pc, #88]	@ (800190c <writeSingleReg+0x88>)
 80018b2:	791b      	ldrb	r3, [r3, #4]
 80018b4:	021b      	lsls	r3, r3, #8
 80018b6:	b21a      	sxth	r2, r3
 80018b8:	4b14      	ldr	r3, [pc, #80]	@ (800190c <writeSingleReg+0x88>)
 80018ba:	795b      	ldrb	r3, [r3, #5]
 80018bc:	b21b      	sxth	r3, r3
 80018be:	4313      	orrs	r3, r2
 80018c0:	b21a      	sxth	r2, r3
 80018c2:	88fb      	ldrh	r3, [r7, #6]
 80018c4:	b291      	uxth	r1, r2
 80018c6:	4a12      	ldr	r2, [pc, #72]	@ (8001910 <writeSingleReg+0x8c>)
 80018c8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | Data     | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES  | 2 BYTES |

	TxData[0] = SLAVE_ID;    // slave ID
 80018cc:	4b11      	ldr	r3, [pc, #68]	@ (8001914 <writeSingleReg+0x90>)
 80018ce:	2201      	movs	r2, #1
 80018d0:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];   // function code
 80018d2:	4b0e      	ldr	r3, [pc, #56]	@ (800190c <writeSingleReg+0x88>)
 80018d4:	785a      	ldrb	r2, [r3, #1]
 80018d6:	4b0f      	ldr	r3, [pc, #60]	@ (8001914 <writeSingleReg+0x90>)
 80018d8:	705a      	strb	r2, [r3, #1]
	TxData[2] = RxData[2];   // Start Addr HIGH Byte
 80018da:	4b0c      	ldr	r3, [pc, #48]	@ (800190c <writeSingleReg+0x88>)
 80018dc:	789a      	ldrb	r2, [r3, #2]
 80018de:	4b0d      	ldr	r3, [pc, #52]	@ (8001914 <writeSingleReg+0x90>)
 80018e0:	709a      	strb	r2, [r3, #2]
	TxData[3] = RxData[3];   // Start Addr LOW Byte
 80018e2:	4b0a      	ldr	r3, [pc, #40]	@ (800190c <writeSingleReg+0x88>)
 80018e4:	78da      	ldrb	r2, [r3, #3]
 80018e6:	4b0b      	ldr	r3, [pc, #44]	@ (8001914 <writeSingleReg+0x90>)
 80018e8:	70da      	strb	r2, [r3, #3]
	TxData[4] = RxData[4];   // Reg Data HIGH Byte
 80018ea:	4b08      	ldr	r3, [pc, #32]	@ (800190c <writeSingleReg+0x88>)
 80018ec:	791a      	ldrb	r2, [r3, #4]
 80018ee:	4b09      	ldr	r3, [pc, #36]	@ (8001914 <writeSingleReg+0x90>)
 80018f0:	711a      	strb	r2, [r3, #4]
	TxData[5] = RxData[5];   // Reg Data LOW  Byte
 80018f2:	4b06      	ldr	r3, [pc, #24]	@ (800190c <writeSingleReg+0x88>)
 80018f4:	795a      	ldrb	r2, [r3, #5]
 80018f6:	4b07      	ldr	r3, [pc, #28]	@ (8001914 <writeSingleReg+0x90>)
 80018f8:	715a      	strb	r2, [r3, #5]

	sendData(TxData, 6);  // send data... CRC will be calculated in the function itself
 80018fa:	2106      	movs	r1, #6
 80018fc:	4805      	ldr	r0, [pc, #20]	@ (8001914 <writeSingleReg+0x90>)
 80018fe:	f7ff fcb5 	bl	800126c <sendData>
	return 1;   // success
 8001902:	2301      	movs	r3, #1
}
 8001904:	4618      	mov	r0, r3
 8001906:	3708      	adds	r7, #8
 8001908:	46bd      	mov	sp, r7
 800190a:	bd80      	pop	{r7, pc}
 800190c:	20000178 	.word	0x20000178
 8001910:	2000069c 	.word	0x2000069c
 8001914:	20000278 	.word	0x20000278

08001918 <writeSingleCoil>:

uint8_t writeSingleCoil (void)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b084      	sub	sp, #16
 800191c:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Coil Address
 800191e:	4b38      	ldr	r3, [pc, #224]	@ (8001a00 <writeSingleCoil+0xe8>)
 8001920:	789b      	ldrb	r3, [r3, #2]
 8001922:	021b      	lsls	r3, r3, #8
 8001924:	b21a      	sxth	r2, r3
 8001926:	4b36      	ldr	r3, [pc, #216]	@ (8001a00 <writeSingleCoil+0xe8>)
 8001928:	78db      	ldrb	r3, [r3, #3]
 800192a:	b21b      	sxth	r3, r3
 800192c:	4313      	orrs	r3, r2
 800192e:	b21b      	sxth	r3, r3
 8001930:	81fb      	strh	r3, [r7, #14]

	if (startAddr>199)  // The Coil Address can not be more than 199 as we only have record of 200 Coils in total
 8001932:	89fb      	ldrh	r3, [r7, #14]
 8001934:	2bc7      	cmp	r3, #199	@ 0xc7
 8001936:	d904      	bls.n	8001942 <writeSingleCoil+0x2a>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 8001938:	2002      	movs	r0, #2
 800193a:	f7ff fcc3 	bl	80012c4 <modbusException>
		return 0;
 800193e:	2300      	movs	r3, #0
 8001940:	e05a      	b.n	80019f8 <writeSingleCoil+0xe0>
	}

	/* Calculation for the bit in the database, where the modification will be done */
	int startByte = startAddr/8;  // which byte we have to start writing the data into
 8001942:	89fb      	ldrh	r3, [r7, #14]
 8001944:	08db      	lsrs	r3, r3, #3
 8001946:	b29b      	uxth	r3, r3
 8001948:	60bb      	str	r3, [r7, #8]
	uint16_t bitPosition = startAddr%8;  // The shift position in the first byte
 800194a:	89fb      	ldrh	r3, [r7, #14]
 800194c:	f003 0307 	and.w	r3, r3, #7
 8001950:	80fb      	strh	r3, [r7, #6]
	 * A value of FF 00 hex requests the coil to be ON.
	 * A value of 00 00 requests it to be OFF.
	 * All other values are illegal and will not affect the coil.
	 */

	if ((RxData[4] == 0xFF) && (RxData[5] == 0x00))
 8001952:	4b2b      	ldr	r3, [pc, #172]	@ (8001a00 <writeSingleCoil+0xe8>)
 8001954:	791b      	ldrb	r3, [r3, #4]
 8001956:	2bff      	cmp	r3, #255	@ 0xff
 8001958:	d116      	bne.n	8001988 <writeSingleCoil+0x70>
 800195a:	4b29      	ldr	r3, [pc, #164]	@ (8001a00 <writeSingleCoil+0xe8>)
 800195c:	795b      	ldrb	r3, [r3, #5]
 800195e:	2b00      	cmp	r3, #0
 8001960:	d112      	bne.n	8001988 <writeSingleCoil+0x70>
	{
		Coils_Database[startByte] |= 1<<bitPosition; // Replace that bit with 1
 8001962:	4a28      	ldr	r2, [pc, #160]	@ (8001a04 <writeSingleCoil+0xec>)
 8001964:	68bb      	ldr	r3, [r7, #8]
 8001966:	4413      	add	r3, r2
 8001968:	781b      	ldrb	r3, [r3, #0]
 800196a:	b25a      	sxtb	r2, r3
 800196c:	88fb      	ldrh	r3, [r7, #6]
 800196e:	2101      	movs	r1, #1
 8001970:	fa01 f303 	lsl.w	r3, r1, r3
 8001974:	b25b      	sxtb	r3, r3
 8001976:	4313      	orrs	r3, r2
 8001978:	b25b      	sxtb	r3, r3
 800197a:	b2d9      	uxtb	r1, r3
 800197c:	4a21      	ldr	r2, [pc, #132]	@ (8001a04 <writeSingleCoil+0xec>)
 800197e:	68bb      	ldr	r3, [r7, #8]
 8001980:	4413      	add	r3, r2
 8001982:	460a      	mov	r2, r1
 8001984:	701a      	strb	r2, [r3, #0]
 8001986:	e01b      	b.n	80019c0 <writeSingleCoil+0xa8>
	}

	else if ((RxData[4] == 0x00) && (RxData[5] == 0x00))
 8001988:	4b1d      	ldr	r3, [pc, #116]	@ (8001a00 <writeSingleCoil+0xe8>)
 800198a:	791b      	ldrb	r3, [r3, #4]
 800198c:	2b00      	cmp	r3, #0
 800198e:	d117      	bne.n	80019c0 <writeSingleCoil+0xa8>
 8001990:	4b1b      	ldr	r3, [pc, #108]	@ (8001a00 <writeSingleCoil+0xe8>)
 8001992:	795b      	ldrb	r3, [r3, #5]
 8001994:	2b00      	cmp	r3, #0
 8001996:	d113      	bne.n	80019c0 <writeSingleCoil+0xa8>
	{
		Coils_Database[startByte] &= ~(1<<bitPosition); // Replace that bit with 0
 8001998:	4a1a      	ldr	r2, [pc, #104]	@ (8001a04 <writeSingleCoil+0xec>)
 800199a:	68bb      	ldr	r3, [r7, #8]
 800199c:	4413      	add	r3, r2
 800199e:	781b      	ldrb	r3, [r3, #0]
 80019a0:	b25a      	sxtb	r2, r3
 80019a2:	88fb      	ldrh	r3, [r7, #6]
 80019a4:	2101      	movs	r1, #1
 80019a6:	fa01 f303 	lsl.w	r3, r1, r3
 80019aa:	b25b      	sxtb	r3, r3
 80019ac:	43db      	mvns	r3, r3
 80019ae:	b25b      	sxtb	r3, r3
 80019b0:	4013      	ands	r3, r2
 80019b2:	b25b      	sxtb	r3, r3
 80019b4:	b2d9      	uxtb	r1, r3
 80019b6:	4a13      	ldr	r2, [pc, #76]	@ (8001a04 <writeSingleCoil+0xec>)
 80019b8:	68bb      	ldr	r3, [r7, #8]
 80019ba:	4413      	add	r3, r2
 80019bc:	460a      	mov	r2, r1
 80019be:	701a      	strb	r2, [r3, #0]
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | Data     | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES  | 2 BYTES |

	TxData[0] = SLAVE_ID;    // slave ID
 80019c0:	4b11      	ldr	r3, [pc, #68]	@ (8001a08 <writeSingleCoil+0xf0>)
 80019c2:	2201      	movs	r2, #1
 80019c4:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];   // function code
 80019c6:	4b0e      	ldr	r3, [pc, #56]	@ (8001a00 <writeSingleCoil+0xe8>)
 80019c8:	785a      	ldrb	r2, [r3, #1]
 80019ca:	4b0f      	ldr	r3, [pc, #60]	@ (8001a08 <writeSingleCoil+0xf0>)
 80019cc:	705a      	strb	r2, [r3, #1]
	TxData[2] = RxData[2];   // Start Addr HIGH Byte
 80019ce:	4b0c      	ldr	r3, [pc, #48]	@ (8001a00 <writeSingleCoil+0xe8>)
 80019d0:	789a      	ldrb	r2, [r3, #2]
 80019d2:	4b0d      	ldr	r3, [pc, #52]	@ (8001a08 <writeSingleCoil+0xf0>)
 80019d4:	709a      	strb	r2, [r3, #2]
	TxData[3] = RxData[3];   // Start Addr LOW Byte
 80019d6:	4b0a      	ldr	r3, [pc, #40]	@ (8001a00 <writeSingleCoil+0xe8>)
 80019d8:	78da      	ldrb	r2, [r3, #3]
 80019da:	4b0b      	ldr	r3, [pc, #44]	@ (8001a08 <writeSingleCoil+0xf0>)
 80019dc:	70da      	strb	r2, [r3, #3]
	TxData[4] = RxData[4];   // Coil Data HIGH Byte
 80019de:	4b08      	ldr	r3, [pc, #32]	@ (8001a00 <writeSingleCoil+0xe8>)
 80019e0:	791a      	ldrb	r2, [r3, #4]
 80019e2:	4b09      	ldr	r3, [pc, #36]	@ (8001a08 <writeSingleCoil+0xf0>)
 80019e4:	711a      	strb	r2, [r3, #4]
	TxData[5] = RxData[5];   // Coil Data LOW  Byte
 80019e6:	4b06      	ldr	r3, [pc, #24]	@ (8001a00 <writeSingleCoil+0xe8>)
 80019e8:	795a      	ldrb	r2, [r3, #5]
 80019ea:	4b07      	ldr	r3, [pc, #28]	@ (8001a08 <writeSingleCoil+0xf0>)
 80019ec:	715a      	strb	r2, [r3, #5]

	sendData(TxData, 6);  // send data... CRC will be calculated in the function itself
 80019ee:	2106      	movs	r1, #6
 80019f0:	4805      	ldr	r0, [pc, #20]	@ (8001a08 <writeSingleCoil+0xf0>)
 80019f2:	f7ff fc3b 	bl	800126c <sendData>
	return 1;   // success
 80019f6:	2301      	movs	r3, #1
}
 80019f8:	4618      	mov	r0, r3
 80019fa:	3710      	adds	r7, #16
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bd80      	pop	{r7, pc}
 8001a00:	20000178 	.word	0x20000178
 8001a04:	20000680 	.word	0x20000680
 8001a08:	20000278 	.word	0x20000278

08001a0c <writeMultiCoils>:

uint8_t writeMultiCoils (void)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b088      	sub	sp, #32
 8001a10:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Coil Address
 8001a12:	4b56      	ldr	r3, [pc, #344]	@ (8001b6c <writeMultiCoils+0x160>)
 8001a14:	789b      	ldrb	r3, [r3, #2]
 8001a16:	021b      	lsls	r3, r3, #8
 8001a18:	b21a      	sxth	r2, r3
 8001a1a:	4b54      	ldr	r3, [pc, #336]	@ (8001b6c <writeMultiCoils+0x160>)
 8001a1c:	78db      	ldrb	r3, [r3, #3]
 8001a1e:	b21b      	sxth	r3, r3
 8001a20:	4313      	orrs	r3, r2
 8001a22:	b21b      	sxth	r3, r3
 8001a24:	817b      	strh	r3, [r7, #10]

	uint16_t numCoils = ((RxData[4]<<8)|RxData[5]);   // number to coils master has requested
 8001a26:	4b51      	ldr	r3, [pc, #324]	@ (8001b6c <writeMultiCoils+0x160>)
 8001a28:	791b      	ldrb	r3, [r3, #4]
 8001a2a:	021b      	lsls	r3, r3, #8
 8001a2c:	b21a      	sxth	r2, r3
 8001a2e:	4b4f      	ldr	r3, [pc, #316]	@ (8001b6c <writeMultiCoils+0x160>)
 8001a30:	795b      	ldrb	r3, [r3, #5]
 8001a32:	b21b      	sxth	r3, r3
 8001a34:	4313      	orrs	r3, r2
 8001a36:	b21b      	sxth	r3, r3
 8001a38:	813b      	strh	r3, [r7, #8]
	if ((numCoils<1)||(numCoils>1968))  // maximum no. of coils as per the PDF
 8001a3a:	893b      	ldrh	r3, [r7, #8]
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d003      	beq.n	8001a48 <writeMultiCoils+0x3c>
 8001a40:	893b      	ldrh	r3, [r7, #8]
 8001a42:	f5b3 6ff6 	cmp.w	r3, #1968	@ 0x7b0
 8001a46:	d904      	bls.n	8001a52 <writeMultiCoils+0x46>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 8001a48:	2003      	movs	r0, #3
 8001a4a:	f7ff fc3b 	bl	80012c4 <modbusException>
		return 0;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	e088      	b.n	8001b64 <writeMultiCoils+0x158>
	}

	uint16_t endAddr = startAddr+numCoils-1;  // Last coils address
 8001a52:	897a      	ldrh	r2, [r7, #10]
 8001a54:	893b      	ldrh	r3, [r7, #8]
 8001a56:	4413      	add	r3, r2
 8001a58:	b29b      	uxth	r3, r3
 8001a5a:	3b01      	subs	r3, #1
 8001a5c:	80fb      	strh	r3, [r7, #6]
	if (endAddr>199)  // end coil can not be more than 199 as we only have record of 200 (0-199) coils in total
 8001a5e:	88fb      	ldrh	r3, [r7, #6]
 8001a60:	2bc7      	cmp	r3, #199	@ 0xc7
 8001a62:	d904      	bls.n	8001a6e <writeMultiCoils+0x62>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 8001a64:	2002      	movs	r0, #2
 8001a66:	f7ff fc2d 	bl	80012c4 <modbusException>
		return 0;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	e07a      	b.n	8001b64 <writeMultiCoils+0x158>
	}

	/* Calculation for the bit in the database, where the modification will be done */
	int startByte = startAddr/8;  // which byte we have to start writing the data into
 8001a6e:	897b      	ldrh	r3, [r7, #10]
 8001a70:	08db      	lsrs	r3, r3, #3
 8001a72:	b29b      	uxth	r3, r3
 8001a74:	61fb      	str	r3, [r7, #28]
	uint16_t bitPosition = startAddr%8;  // The shift position in the first byte
 8001a76:	897b      	ldrh	r3, [r7, #10]
 8001a78:	f003 0307 	and.w	r3, r3, #7
 8001a7c:	837b      	strh	r3, [r7, #26]
	int indxPosition = 0;  // The shift position in the current indx of the RxData buffer
 8001a7e:	2300      	movs	r3, #0
 8001a80:	617b      	str	r3, [r7, #20]

	int indx = 7;  // we need to keep track of index in RxData
 8001a82:	2307      	movs	r3, #7
 8001a84:	613b      	str	r3, [r7, #16]
	 * When the indxposition exceeds 7, we increment the indx variable, so to copy from the next byte of the RxData
	 * This keeps going until the number of coils required have been modified
	 */

	// Modify the bits as per the Byte received
	for (int i=0; i<numCoils; i++)
 8001a86:	2300      	movs	r3, #0
 8001a88:	60fb      	str	r3, [r7, #12]
 8001a8a:	e04b      	b.n	8001b24 <writeMultiCoils+0x118>
	{
		if (((RxData[indx]>>indxPosition)&0x01) == 1)
 8001a8c:	4a37      	ldr	r2, [pc, #220]	@ (8001b6c <writeMultiCoils+0x160>)
 8001a8e:	693b      	ldr	r3, [r7, #16]
 8001a90:	4413      	add	r3, r2
 8001a92:	781b      	ldrb	r3, [r3, #0]
 8001a94:	461a      	mov	r2, r3
 8001a96:	697b      	ldr	r3, [r7, #20]
 8001a98:	fa42 f303 	asr.w	r3, r2, r3
 8001a9c:	f003 0301 	and.w	r3, r3, #1
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d012      	beq.n	8001aca <writeMultiCoils+0xbe>
		{
			Coils_Database[startByte] |= 1<<bitPosition;  // replace that bit with 1
 8001aa4:	4a32      	ldr	r2, [pc, #200]	@ (8001b70 <writeMultiCoils+0x164>)
 8001aa6:	69fb      	ldr	r3, [r7, #28]
 8001aa8:	4413      	add	r3, r2
 8001aaa:	781b      	ldrb	r3, [r3, #0]
 8001aac:	b25a      	sxtb	r2, r3
 8001aae:	8b7b      	ldrh	r3, [r7, #26]
 8001ab0:	2101      	movs	r1, #1
 8001ab2:	fa01 f303 	lsl.w	r3, r1, r3
 8001ab6:	b25b      	sxtb	r3, r3
 8001ab8:	4313      	orrs	r3, r2
 8001aba:	b25b      	sxtb	r3, r3
 8001abc:	b2d9      	uxtb	r1, r3
 8001abe:	4a2c      	ldr	r2, [pc, #176]	@ (8001b70 <writeMultiCoils+0x164>)
 8001ac0:	69fb      	ldr	r3, [r7, #28]
 8001ac2:	4413      	add	r3, r2
 8001ac4:	460a      	mov	r2, r1
 8001ac6:	701a      	strb	r2, [r3, #0]
 8001ac8:	e013      	b.n	8001af2 <writeMultiCoils+0xe6>
		}
		else
		{
			Coils_Database[startByte] &= ~(1<<bitPosition);  // replace that bit with 0
 8001aca:	4a29      	ldr	r2, [pc, #164]	@ (8001b70 <writeMultiCoils+0x164>)
 8001acc:	69fb      	ldr	r3, [r7, #28]
 8001ace:	4413      	add	r3, r2
 8001ad0:	781b      	ldrb	r3, [r3, #0]
 8001ad2:	b25a      	sxtb	r2, r3
 8001ad4:	8b7b      	ldrh	r3, [r7, #26]
 8001ad6:	2101      	movs	r1, #1
 8001ad8:	fa01 f303 	lsl.w	r3, r1, r3
 8001adc:	b25b      	sxtb	r3, r3
 8001ade:	43db      	mvns	r3, r3
 8001ae0:	b25b      	sxtb	r3, r3
 8001ae2:	4013      	ands	r3, r2
 8001ae4:	b25b      	sxtb	r3, r3
 8001ae6:	b2d9      	uxtb	r1, r3
 8001ae8:	4a21      	ldr	r2, [pc, #132]	@ (8001b70 <writeMultiCoils+0x164>)
 8001aea:	69fb      	ldr	r3, [r7, #28]
 8001aec:	4413      	add	r3, r2
 8001aee:	460a      	mov	r2, r1
 8001af0:	701a      	strb	r2, [r3, #0]
		}

		bitPosition++; indxPosition++;
 8001af2:	8b7b      	ldrh	r3, [r7, #26]
 8001af4:	3301      	adds	r3, #1
 8001af6:	837b      	strh	r3, [r7, #26]
 8001af8:	697b      	ldr	r3, [r7, #20]
 8001afa:	3301      	adds	r3, #1
 8001afc:	617b      	str	r3, [r7, #20]

		if (indxPosition>7)  // if the indxposition exceeds 7, we have to copy the data into the next byte position
 8001afe:	697b      	ldr	r3, [r7, #20]
 8001b00:	2b07      	cmp	r3, #7
 8001b02:	dd04      	ble.n	8001b0e <writeMultiCoils+0x102>
		{
			indxPosition = 0;
 8001b04:	2300      	movs	r3, #0
 8001b06:	617b      	str	r3, [r7, #20]
			indx++;
 8001b08:	693b      	ldr	r3, [r7, #16]
 8001b0a:	3301      	adds	r3, #1
 8001b0c:	613b      	str	r3, [r7, #16]
		}
		if (bitPosition>7)  // if the bitposition exceeds 7, we have to increment the startbyte
 8001b0e:	8b7b      	ldrh	r3, [r7, #26]
 8001b10:	2b07      	cmp	r3, #7
 8001b12:	d904      	bls.n	8001b1e <writeMultiCoils+0x112>
		{
			bitPosition=0;
 8001b14:	2300      	movs	r3, #0
 8001b16:	837b      	strh	r3, [r7, #26]
			startByte++;
 8001b18:	69fb      	ldr	r3, [r7, #28]
 8001b1a:	3301      	adds	r3, #1
 8001b1c:	61fb      	str	r3, [r7, #28]
	for (int i=0; i<numCoils; i++)
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	3301      	adds	r3, #1
 8001b22:	60fb      	str	r3, [r7, #12]
 8001b24:	893b      	ldrh	r3, [r7, #8]
 8001b26:	68fa      	ldr	r2, [r7, #12]
 8001b28:	429a      	cmp	r2, r3
 8001b2a:	dbaf      	blt.n	8001a8c <writeMultiCoils+0x80>
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | Data     | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES  | 2 BYTES |

	TxData[0] = SLAVE_ID;    // slave ID
 8001b2c:	4b11      	ldr	r3, [pc, #68]	@ (8001b74 <writeMultiCoils+0x168>)
 8001b2e:	2201      	movs	r2, #1
 8001b30:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];   // function code
 8001b32:	4b0e      	ldr	r3, [pc, #56]	@ (8001b6c <writeMultiCoils+0x160>)
 8001b34:	785a      	ldrb	r2, [r3, #1]
 8001b36:	4b0f      	ldr	r3, [pc, #60]	@ (8001b74 <writeMultiCoils+0x168>)
 8001b38:	705a      	strb	r2, [r3, #1]
	TxData[2] = RxData[2];   // Start Addr HIGH Byte
 8001b3a:	4b0c      	ldr	r3, [pc, #48]	@ (8001b6c <writeMultiCoils+0x160>)
 8001b3c:	789a      	ldrb	r2, [r3, #2]
 8001b3e:	4b0d      	ldr	r3, [pc, #52]	@ (8001b74 <writeMultiCoils+0x168>)
 8001b40:	709a      	strb	r2, [r3, #2]
	TxData[3] = RxData[3];   // Start Addr LOW Byte
 8001b42:	4b0a      	ldr	r3, [pc, #40]	@ (8001b6c <writeMultiCoils+0x160>)
 8001b44:	78da      	ldrb	r2, [r3, #3]
 8001b46:	4b0b      	ldr	r3, [pc, #44]	@ (8001b74 <writeMultiCoils+0x168>)
 8001b48:	70da      	strb	r2, [r3, #3]
	TxData[4] = RxData[4];   // num of coils HIGH Byte
 8001b4a:	4b08      	ldr	r3, [pc, #32]	@ (8001b6c <writeMultiCoils+0x160>)
 8001b4c:	791a      	ldrb	r2, [r3, #4]
 8001b4e:	4b09      	ldr	r3, [pc, #36]	@ (8001b74 <writeMultiCoils+0x168>)
 8001b50:	711a      	strb	r2, [r3, #4]
	TxData[5] = RxData[5];   // num of coils LOW  Byte
 8001b52:	4b06      	ldr	r3, [pc, #24]	@ (8001b6c <writeMultiCoils+0x160>)
 8001b54:	795a      	ldrb	r2, [r3, #5]
 8001b56:	4b07      	ldr	r3, [pc, #28]	@ (8001b74 <writeMultiCoils+0x168>)
 8001b58:	715a      	strb	r2, [r3, #5]

	sendData(TxData, 6);  // send data... CRC will be calculated in the function itself
 8001b5a:	2106      	movs	r1, #6
 8001b5c:	4805      	ldr	r0, [pc, #20]	@ (8001b74 <writeMultiCoils+0x168>)
 8001b5e:	f7ff fb85 	bl	800126c <sendData>
	return 1;   // success
 8001b62:	2301      	movs	r3, #1
}
 8001b64:	4618      	mov	r0, r3
 8001b66:	3720      	adds	r7, #32
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bd80      	pop	{r7, pc}
 8001b6c:	20000178 	.word	0x20000178
 8001b70:	20000680 	.word	0x20000680
 8001b74:	20000278 	.word	0x20000278

08001b78 <HAL_UARTEx_RxEventCallback>:
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b082      	sub	sp, #8
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
 8001b80:	460b      	mov	r3, r1
 8001b82:	807b      	strh	r3, [r7, #2]

	if(huart-> Instance == USART2){
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	4a2a      	ldr	r2, [pc, #168]	@ (8001c34 <HAL_UARTEx_RxEventCallback+0xbc>)
 8001b8a:	4293      	cmp	r3, r2
 8001b8c:	d14e      	bne.n	8001c2c <HAL_UARTEx_RxEventCallback+0xb4>
	if (RxData[0] == SLAVE_ID)
 8001b8e:	4b2a      	ldr	r3, [pc, #168]	@ (8001c38 <HAL_UARTEx_RxEventCallback+0xc0>)
 8001b90:	781b      	ldrb	r3, [r3, #0]
 8001b92:	2b01      	cmp	r3, #1
 8001b94:	d144      	bne.n	8001c20 <HAL_UARTEx_RxEventCallback+0xa8>
		{
			switch (RxData[1]){
 8001b96:	4b28      	ldr	r3, [pc, #160]	@ (8001c38 <HAL_UARTEx_RxEventCallback+0xc0>)
 8001b98:	785b      	ldrb	r3, [r3, #1]
 8001b9a:	3b01      	subs	r3, #1
 8001b9c:	2b0f      	cmp	r3, #15
 8001b9e:	d83b      	bhi.n	8001c18 <HAL_UARTEx_RxEventCallback+0xa0>
 8001ba0:	a201      	add	r2, pc, #4	@ (adr r2, 8001ba8 <HAL_UARTEx_RxEventCallback+0x30>)
 8001ba2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ba6:	bf00      	nop
 8001ba8:	08001be9 	.word	0x08001be9
 8001bac:	08001bef 	.word	0x08001bef
 8001bb0:	08001bf5 	.word	0x08001bf5
 8001bb4:	08001bfb 	.word	0x08001bfb
 8001bb8:	08001c01 	.word	0x08001c01
 8001bbc:	08001c07 	.word	0x08001c07
 8001bc0:	08001c19 	.word	0x08001c19
 8001bc4:	08001c19 	.word	0x08001c19
 8001bc8:	08001c19 	.word	0x08001c19
 8001bcc:	08001c19 	.word	0x08001c19
 8001bd0:	08001c19 	.word	0x08001c19
 8001bd4:	08001c19 	.word	0x08001c19
 8001bd8:	08001c19 	.word	0x08001c19
 8001bdc:	08001c19 	.word	0x08001c19
 8001be0:	08001c0d 	.word	0x08001c0d
 8001be4:	08001c13 	.word	0x08001c13
			case 0x01:
				readCoils();
 8001be8:	f7ff fc74 	bl	80014d4 <readCoils>
				break;
 8001bec:	e018      	b.n	8001c20 <HAL_UARTEx_RxEventCallback+0xa8>
			case 0x02:
				readInputs();
 8001bee:	f7ff fd1f 	bl	8001630 <readInputs>
				break;
 8001bf2:	e015      	b.n	8001c20 <HAL_UARTEx_RxEventCallback+0xa8>
			case 0x03:
				readHoldingRegs();
 8001bf4:	f7ff fb86 	bl	8001304 <readHoldingRegs>
				break;
 8001bf8:	e012      	b.n	8001c20 <HAL_UARTEx_RxEventCallback+0xa8>
			case 0x04:
				readInputRegs();
 8001bfa:	f7ff fbf7 	bl	80013ec <readInputRegs>
				break;
 8001bfe:	e00f      	b.n	8001c20 <HAL_UARTEx_RxEventCallback+0xa8>
			case 0x05:
				writeSingleCoil();
 8001c00:	f7ff fe8a 	bl	8001918 <writeSingleCoil>
				break;
 8001c04:	e00c      	b.n	8001c20 <HAL_UARTEx_RxEventCallback+0xa8>
			case 0x06:
				writeSingleReg();
 8001c06:	f7ff fe3d 	bl	8001884 <writeSingleReg>
				break;
 8001c0a:	e009      	b.n	8001c20 <HAL_UARTEx_RxEventCallback+0xa8>
			case 0x0F:
				writeMultiCoils();
 8001c0c:	f7ff fefe 	bl	8001a0c <writeMultiCoils>
				break;
 8001c10:	e006      	b.n	8001c20 <HAL_UARTEx_RxEventCallback+0xa8>
			case 0x10:
				writeHoldingRegs();
 8001c12:	f7ff fdbb 	bl	800178c <writeHoldingRegs>
				break;
 8001c16:	e003      	b.n	8001c20 <HAL_UARTEx_RxEventCallback+0xa8>
			default:
				modbusException(ILLEGAL_FUNCTION);
 8001c18:	2001      	movs	r0, #1
 8001c1a:	f7ff fb53 	bl	80012c4 <modbusException>
				break;
 8001c1e:	bf00      	nop
			}
		}
	//HAL_UARTEx_ReceiveToIdle_IT(&huart2, RxData, 256);
	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RxData, 256);
 8001c20:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001c24:	4904      	ldr	r1, [pc, #16]	@ (8001c38 <HAL_UARTEx_RxEventCallback+0xc0>)
 8001c26:	4805      	ldr	r0, [pc, #20]	@ (8001c3c <HAL_UARTEx_RxEventCallback+0xc4>)
 8001c28:	f005 f851 	bl	8006cce <HAL_UARTEx_ReceiveToIdle_DMA>
	}
}
 8001c2c:	bf00      	nop
 8001c2e:	3708      	adds	r7, #8
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bd80      	pop	{r7, pc}
 8001c34:	40004400 	.word	0x40004400
 8001c38:	20000178 	.word	0x20000178
 8001c3c:	200005bc 	.word	0x200005bc

08001c40 <Set_Speed_Motor_x>:
		.old_pos = 0,
		.target_pulse = 0
};


void Set_Speed_Motor_x(uint16_t f, uint16_t f_max){
 8001c40:	b480      	push	{r7}
 8001c42:	b083      	sub	sp, #12
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	4603      	mov	r3, r0
 8001c48:	460a      	mov	r2, r1
 8001c4a:	80fb      	strh	r3, [r7, #6]
 8001c4c:	4613      	mov	r3, r2
 8001c4e:	80bb      	strh	r3, [r7, #4]
	if(f > f_max) f = f_max;
 8001c50:	88fa      	ldrh	r2, [r7, #6]
 8001c52:	88bb      	ldrh	r3, [r7, #4]
 8001c54:	429a      	cmp	r2, r3
 8001c56:	d901      	bls.n	8001c5c <Set_Speed_Motor_x+0x1c>
 8001c58:	88bb      	ldrh	r3, [r7, #4]
 8001c5a:	80fb      	strh	r3, [r7, #6]
	set_speed_x(2000000/f);
 8001c5c:	88fb      	ldrh	r3, [r7, #6]
 8001c5e:	4a0f      	ldr	r2, [pc, #60]	@ (8001c9c <Set_Speed_Motor_x+0x5c>)
 8001c60:	fb92 f2f3 	sdiv	r2, r2, r3
 8001c64:	4b0e      	ldr	r3, [pc, #56]	@ (8001ca0 <Set_Speed_Motor_x+0x60>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001c6a:	88fb      	ldrh	r3, [r7, #6]
 8001c6c:	4a0b      	ldr	r2, [pc, #44]	@ (8001c9c <Set_Speed_Motor_x+0x5c>)
 8001c6e:	fb92 f3f3 	sdiv	r3, r2, r3
 8001c72:	461a      	mov	r2, r3
 8001c74:	4b0a      	ldr	r3, [pc, #40]	@ (8001ca0 <Set_Speed_Motor_x+0x60>)
 8001c76:	60da      	str	r2, [r3, #12]
	set_pulse_x(2000000/f/2);
 8001c78:	88fb      	ldrh	r3, [r7, #6]
 8001c7a:	4a08      	ldr	r2, [pc, #32]	@ (8001c9c <Set_Speed_Motor_x+0x5c>)
 8001c7c:	fb92 f3f3 	sdiv	r3, r2, r3
 8001c80:	0fda      	lsrs	r2, r3, #31
 8001c82:	4413      	add	r3, r2
 8001c84:	105b      	asrs	r3, r3, #1
 8001c86:	461a      	mov	r2, r3
 8001c88:	4b05      	ldr	r3, [pc, #20]	@ (8001ca0 <Set_Speed_Motor_x+0x60>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001c8e:	bf00      	nop
 8001c90:	370c      	adds	r7, #12
 8001c92:	46bd      	mov	sp, r7
 8001c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c98:	4770      	bx	lr
 8001c9a:	bf00      	nop
 8001c9c:	001e8480 	.word	0x001e8480
 8001ca0:	2000052c 	.word	0x2000052c

08001ca4 <Set_Speed_Motor_y>:
void Set_Speed_Motor_y(uint16_t f, uint16_t f_max){
 8001ca4:	b480      	push	{r7}
 8001ca6:	b083      	sub	sp, #12
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	4603      	mov	r3, r0
 8001cac:	460a      	mov	r2, r1
 8001cae:	80fb      	strh	r3, [r7, #6]
 8001cb0:	4613      	mov	r3, r2
 8001cb2:	80bb      	strh	r3, [r7, #4]
	if(f > f_max) f = f_max;
 8001cb4:	88fa      	ldrh	r2, [r7, #6]
 8001cb6:	88bb      	ldrh	r3, [r7, #4]
 8001cb8:	429a      	cmp	r2, r3
 8001cba:	d901      	bls.n	8001cc0 <Set_Speed_Motor_y+0x1c>
 8001cbc:	88bb      	ldrh	r3, [r7, #4]
 8001cbe:	80fb      	strh	r3, [r7, #6]
	set_speed_y(2000000/f);
 8001cc0:	88fb      	ldrh	r3, [r7, #6]
 8001cc2:	4a0f      	ldr	r2, [pc, #60]	@ (8001d00 <Set_Speed_Motor_y+0x5c>)
 8001cc4:	fb92 f2f3 	sdiv	r2, r2, r3
 8001cc8:	4b0e      	ldr	r3, [pc, #56]	@ (8001d04 <Set_Speed_Motor_y+0x60>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001cce:	88fb      	ldrh	r3, [r7, #6]
 8001cd0:	4a0b      	ldr	r2, [pc, #44]	@ (8001d00 <Set_Speed_Motor_y+0x5c>)
 8001cd2:	fb92 f3f3 	sdiv	r3, r2, r3
 8001cd6:	461a      	mov	r2, r3
 8001cd8:	4b0a      	ldr	r3, [pc, #40]	@ (8001d04 <Set_Speed_Motor_y+0x60>)
 8001cda:	60da      	str	r2, [r3, #12]
	set_pulse_y(2000000/f/2);
 8001cdc:	88fb      	ldrh	r3, [r7, #6]
 8001cde:	4a08      	ldr	r2, [pc, #32]	@ (8001d00 <Set_Speed_Motor_y+0x5c>)
 8001ce0:	fb92 f3f3 	sdiv	r3, r2, r3
 8001ce4:	0fda      	lsrs	r2, r3, #31
 8001ce6:	4413      	add	r3, r2
 8001ce8:	105b      	asrs	r3, r3, #1
 8001cea:	461a      	mov	r2, r3
 8001cec:	4b05      	ldr	r3, [pc, #20]	@ (8001d04 <Set_Speed_Motor_y+0x60>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001cf2:	bf00      	nop
 8001cf4:	370c      	adds	r7, #12
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfc:	4770      	bx	lr
 8001cfe:	bf00      	nop
 8001d00:	001e8480 	.word	0x001e8480
 8001d04:	2000037c 	.word	0x2000037c

08001d08 <Set_Speed_Motor_z>:
void Set_Speed_Motor_z(uint16_t f, uint16_t f_max){
 8001d08:	b480      	push	{r7}
 8001d0a:	b083      	sub	sp, #12
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	4603      	mov	r3, r0
 8001d10:	460a      	mov	r2, r1
 8001d12:	80fb      	strh	r3, [r7, #6]
 8001d14:	4613      	mov	r3, r2
 8001d16:	80bb      	strh	r3, [r7, #4]
	if(f > f_max) f = f_max;
 8001d18:	88fa      	ldrh	r2, [r7, #6]
 8001d1a:	88bb      	ldrh	r3, [r7, #4]
 8001d1c:	429a      	cmp	r2, r3
 8001d1e:	d901      	bls.n	8001d24 <Set_Speed_Motor_z+0x1c>
 8001d20:	88bb      	ldrh	r3, [r7, #4]
 8001d22:	80fb      	strh	r3, [r7, #6]
	set_speed_z(1000000/f);
 8001d24:	88fb      	ldrh	r3, [r7, #6]
 8001d26:	4a0f      	ldr	r2, [pc, #60]	@ (8001d64 <Set_Speed_Motor_z+0x5c>)
 8001d28:	fb92 f2f3 	sdiv	r2, r2, r3
 8001d2c:	4b0e      	ldr	r3, [pc, #56]	@ (8001d68 <Set_Speed_Motor_z+0x60>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001d32:	88fb      	ldrh	r3, [r7, #6]
 8001d34:	4a0b      	ldr	r2, [pc, #44]	@ (8001d64 <Set_Speed_Motor_z+0x5c>)
 8001d36:	fb92 f3f3 	sdiv	r3, r2, r3
 8001d3a:	461a      	mov	r2, r3
 8001d3c:	4b0a      	ldr	r3, [pc, #40]	@ (8001d68 <Set_Speed_Motor_z+0x60>)
 8001d3e:	60da      	str	r2, [r3, #12]
	set_pulse_z(1000000/f/2);
 8001d40:	88fb      	ldrh	r3, [r7, #6]
 8001d42:	4a08      	ldr	r2, [pc, #32]	@ (8001d64 <Set_Speed_Motor_z+0x5c>)
 8001d44:	fb92 f3f3 	sdiv	r3, r2, r3
 8001d48:	0fda      	lsrs	r2, r3, #31
 8001d4a:	4413      	add	r3, r2
 8001d4c:	105b      	asrs	r3, r3, #1
 8001d4e:	461a      	mov	r2, r3
 8001d50:	4b05      	ldr	r3, [pc, #20]	@ (8001d68 <Set_Speed_Motor_z+0x60>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8001d56:	bf00      	nop
 8001d58:	370c      	adds	r7, #12
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d60:	4770      	bx	lr
 8001d62:	bf00      	nop
 8001d64:	000f4240 	.word	0x000f4240
 8001d68:	2000040c 	.word	0x2000040c

08001d6c <excute_move_x_left>:


void excute_move_x_left(void){
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	af00      	add	r7, sp, #0
	output_x_sig_left();
 8001d70:	2201      	movs	r2, #1
 8001d72:	2180      	movs	r1, #128	@ 0x80
 8001d74:	4804      	ldr	r0, [pc, #16]	@ (8001d88 <excute_move_x_left+0x1c>)
 8001d76:	f003 f91d 	bl	8004fb4 <HAL_GPIO_WritePin>
	output_x_pull_start();
 8001d7a:	2100      	movs	r1, #0
 8001d7c:	4803      	ldr	r0, [pc, #12]	@ (8001d8c <excute_move_x_left+0x20>)
 8001d7e:	f003 feff 	bl	8005b80 <HAL_TIM_PWM_Start>
}
 8001d82:	bf00      	nop
 8001d84:	bd80      	pop	{r7, pc}
 8001d86:	bf00      	nop
 8001d88:	40020800 	.word	0x40020800
 8001d8c:	2000052c 	.word	0x2000052c

08001d90 <excute_move_x_right>:
void excute_move_x_right(void){
 8001d90:	b580      	push	{r7, lr}
 8001d92:	af00      	add	r7, sp, #0
	output_x_sig_right();
 8001d94:	2200      	movs	r2, #0
 8001d96:	2180      	movs	r1, #128	@ 0x80
 8001d98:	4804      	ldr	r0, [pc, #16]	@ (8001dac <excute_move_x_right+0x1c>)
 8001d9a:	f003 f90b 	bl	8004fb4 <HAL_GPIO_WritePin>
	output_x_pull_start();
 8001d9e:	2100      	movs	r1, #0
 8001da0:	4803      	ldr	r0, [pc, #12]	@ (8001db0 <excute_move_x_right+0x20>)
 8001da2:	f003 feed 	bl	8005b80 <HAL_TIM_PWM_Start>
}
 8001da6:	bf00      	nop
 8001da8:	bd80      	pop	{r7, pc}
 8001daa:	bf00      	nop
 8001dac:	40020800 	.word	0x40020800
 8001db0:	2000052c 	.word	0x2000052c

08001db4 <excute_move_y_forward>:
void excute_move_y_forward(void){
 8001db4:	b580      	push	{r7, lr}
 8001db6:	af00      	add	r7, sp, #0
	output_y_sig_forward();
 8001db8:	2200      	movs	r2, #0
 8001dba:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001dbe:	4804      	ldr	r0, [pc, #16]	@ (8001dd0 <excute_move_y_forward+0x1c>)
 8001dc0:	f003 f8f8 	bl	8004fb4 <HAL_GPIO_WritePin>
	output_y_pull_start();
 8001dc4:	2100      	movs	r1, #0
 8001dc6:	4803      	ldr	r0, [pc, #12]	@ (8001dd4 <excute_move_y_forward+0x20>)
 8001dc8:	f003 feda 	bl	8005b80 <HAL_TIM_PWM_Start>
}
 8001dcc:	bf00      	nop
 8001dce:	bd80      	pop	{r7, pc}
 8001dd0:	40020000 	.word	0x40020000
 8001dd4:	2000037c 	.word	0x2000037c

08001dd8 <excute_move_y_backward>:
void excute_move_y_backward(void){
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	af00      	add	r7, sp, #0
	output_y_sig_backward();
 8001ddc:	2201      	movs	r2, #1
 8001dde:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001de2:	4804      	ldr	r0, [pc, #16]	@ (8001df4 <excute_move_y_backward+0x1c>)
 8001de4:	f003 f8e6 	bl	8004fb4 <HAL_GPIO_WritePin>
	output_y_pull_start();
 8001de8:	2100      	movs	r1, #0
 8001dea:	4803      	ldr	r0, [pc, #12]	@ (8001df8 <excute_move_y_backward+0x20>)
 8001dec:	f003 fec8 	bl	8005b80 <HAL_TIM_PWM_Start>
}
 8001df0:	bf00      	nop
 8001df2:	bd80      	pop	{r7, pc}
 8001df4:	40020000 	.word	0x40020000
 8001df8:	2000037c 	.word	0x2000037c

08001dfc <excute_move_z_up>:
void excute_move_z_up(void){
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	af00      	add	r7, sp, #0
	output_z_sig_up();
 8001e00:	2201      	movs	r2, #1
 8001e02:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001e06:	4804      	ldr	r0, [pc, #16]	@ (8001e18 <excute_move_z_up+0x1c>)
 8001e08:	f003 f8d4 	bl	8004fb4 <HAL_GPIO_WritePin>
	output_z_pull_start();
 8001e0c:	2108      	movs	r1, #8
 8001e0e:	4803      	ldr	r0, [pc, #12]	@ (8001e1c <excute_move_z_up+0x20>)
 8001e10:	f003 feb6 	bl	8005b80 <HAL_TIM_PWM_Start>
}
 8001e14:	bf00      	nop
 8001e16:	bd80      	pop	{r7, pc}
 8001e18:	40020800 	.word	0x40020800
 8001e1c:	2000040c 	.word	0x2000040c

08001e20 <excute_move_z_down>:
void excute_move_z_down(void){
 8001e20:	b580      	push	{r7, lr}
 8001e22:	af00      	add	r7, sp, #0
	output_z_sig_down();
 8001e24:	2200      	movs	r2, #0
 8001e26:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001e2a:	4804      	ldr	r0, [pc, #16]	@ (8001e3c <excute_move_z_down+0x1c>)
 8001e2c:	f003 f8c2 	bl	8004fb4 <HAL_GPIO_WritePin>
	output_z_pull_start();
 8001e30:	2108      	movs	r1, #8
 8001e32:	4803      	ldr	r0, [pc, #12]	@ (8001e40 <excute_move_z_down+0x20>)
 8001e34:	f003 fea4 	bl	8005b80 <HAL_TIM_PWM_Start>
}
 8001e38:	bf00      	nop
 8001e3a:	bd80      	pop	{r7, pc}
 8001e3c:	40020800 	.word	0x40020800
 8001e40:	2000040c 	.word	0x2000040c

08001e44 <move_x_left>:


void move_x_left(uint16_t d){
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b082      	sub	sp, #8
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	80fb      	strh	r3, [r7, #6]
	AxisX.dir = DIR_NEG;
 8001e4e:	4b0b      	ldr	r3, [pc, #44]	@ (8001e7c <move_x_left+0x38>)
 8001e50:	22ff      	movs	r2, #255	@ 0xff
 8001e52:	701a      	strb	r2, [r3, #0]
	reset_counter_timer_x();
 8001e54:	4b0a      	ldr	r3, [pc, #40]	@ (8001e80 <move_x_left+0x3c>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	2200      	movs	r2, #0
 8001e5a:	625a      	str	r2, [r3, #36]	@ 0x24
	set_x_target_pull(d-1);
 8001e5c:	88fb      	ldrh	r3, [r7, #6]
 8001e5e:	1e5a      	subs	r2, r3, #1
 8001e60:	4b08      	ldr	r3, [pc, #32]	@ (8001e84 <move_x_left+0x40>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001e66:	88fb      	ldrh	r3, [r7, #6]
 8001e68:	3b01      	subs	r3, #1
 8001e6a:	461a      	mov	r2, r3
 8001e6c:	4b05      	ldr	r3, [pc, #20]	@ (8001e84 <move_x_left+0x40>)
 8001e6e:	60da      	str	r2, [r3, #12]
	excute_move_x_left();
 8001e70:	f7ff ff7c 	bl	8001d6c <excute_move_x_left>
}
 8001e74:	bf00      	nop
 8001e76:	3708      	adds	r7, #8
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	bd80      	pop	{r7, pc}
 8001e7c:	20000100 	.word	0x20000100
 8001e80:	2000052c 	.word	0x2000052c
 8001e84:	20000454 	.word	0x20000454

08001e88 <move_x_right>:


void move_x_right(uint16_t d){
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b082      	sub	sp, #8
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	4603      	mov	r3, r0
 8001e90:	80fb      	strh	r3, [r7, #6]
	AxisX.dir = DIR_POS;
 8001e92:	4b0b      	ldr	r3, [pc, #44]	@ (8001ec0 <move_x_right+0x38>)
 8001e94:	2201      	movs	r2, #1
 8001e96:	701a      	strb	r2, [r3, #0]
	reset_counter_timer_x();
 8001e98:	4b0a      	ldr	r3, [pc, #40]	@ (8001ec4 <move_x_right+0x3c>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	625a      	str	r2, [r3, #36]	@ 0x24
	set_x_target_pull(d-1);
 8001ea0:	88fb      	ldrh	r3, [r7, #6]
 8001ea2:	1e5a      	subs	r2, r3, #1
 8001ea4:	4b08      	ldr	r3, [pc, #32]	@ (8001ec8 <move_x_right+0x40>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001eaa:	88fb      	ldrh	r3, [r7, #6]
 8001eac:	3b01      	subs	r3, #1
 8001eae:	461a      	mov	r2, r3
 8001eb0:	4b05      	ldr	r3, [pc, #20]	@ (8001ec8 <move_x_right+0x40>)
 8001eb2:	60da      	str	r2, [r3, #12]
	excute_move_x_right();
 8001eb4:	f7ff ff6c 	bl	8001d90 <excute_move_x_right>
}
 8001eb8:	bf00      	nop
 8001eba:	3708      	adds	r7, #8
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bd80      	pop	{r7, pc}
 8001ec0:	20000100 	.word	0x20000100
 8001ec4:	2000052c 	.word	0x2000052c
 8001ec8:	20000454 	.word	0x20000454

08001ecc <move_y_forward>:

void move_y_forward(uint16_t d){
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b082      	sub	sp, #8
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	80fb      	strh	r3, [r7, #6]
	AxisY.dir = DIR_POS;
 8001ed6:	4b0b      	ldr	r3, [pc, #44]	@ (8001f04 <move_y_forward+0x38>)
 8001ed8:	2201      	movs	r2, #1
 8001eda:	701a      	strb	r2, [r3, #0]
	reset_counter_timer_y();
 8001edc:	4b0a      	ldr	r3, [pc, #40]	@ (8001f08 <move_y_forward+0x3c>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	625a      	str	r2, [r3, #36]	@ 0x24
	set_y_target_pull(d-1);
 8001ee4:	88fb      	ldrh	r3, [r7, #6]
 8001ee6:	1e5a      	subs	r2, r3, #1
 8001ee8:	4b08      	ldr	r3, [pc, #32]	@ (8001f0c <move_y_forward+0x40>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001eee:	88fb      	ldrh	r3, [r7, #6]
 8001ef0:	3b01      	subs	r3, #1
 8001ef2:	461a      	mov	r2, r3
 8001ef4:	4b05      	ldr	r3, [pc, #20]	@ (8001f0c <move_y_forward+0x40>)
 8001ef6:	60da      	str	r2, [r3, #12]
	excute_move_y_forward();
 8001ef8:	f7ff ff5c 	bl	8001db4 <excute_move_y_forward>
}
 8001efc:	bf00      	nop
 8001efe:	3708      	adds	r7, #8
 8001f00:	46bd      	mov	sp, r7
 8001f02:	bd80      	pop	{r7, pc}
 8001f04:	20000110 	.word	0x20000110
 8001f08:	2000037c 	.word	0x2000037c
 8001f0c:	200003c4 	.word	0x200003c4

08001f10 <move_y_backward>:

void move_y_backward(uint16_t d){
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b082      	sub	sp, #8
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	4603      	mov	r3, r0
 8001f18:	80fb      	strh	r3, [r7, #6]
	AxisY.dir = DIR_NEG;
 8001f1a:	4b0b      	ldr	r3, [pc, #44]	@ (8001f48 <move_y_backward+0x38>)
 8001f1c:	22ff      	movs	r2, #255	@ 0xff
 8001f1e:	701a      	strb	r2, [r3, #0]
	reset_counter_timer_y();
 8001f20:	4b0a      	ldr	r3, [pc, #40]	@ (8001f4c <move_y_backward+0x3c>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	2200      	movs	r2, #0
 8001f26:	625a      	str	r2, [r3, #36]	@ 0x24
	set_y_target_pull(d-1);
 8001f28:	88fb      	ldrh	r3, [r7, #6]
 8001f2a:	1e5a      	subs	r2, r3, #1
 8001f2c:	4b08      	ldr	r3, [pc, #32]	@ (8001f50 <move_y_backward+0x40>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001f32:	88fb      	ldrh	r3, [r7, #6]
 8001f34:	3b01      	subs	r3, #1
 8001f36:	461a      	mov	r2, r3
 8001f38:	4b05      	ldr	r3, [pc, #20]	@ (8001f50 <move_y_backward+0x40>)
 8001f3a:	60da      	str	r2, [r3, #12]
	excute_move_y_backward();
 8001f3c:	f7ff ff4c 	bl	8001dd8 <excute_move_y_backward>
}
 8001f40:	bf00      	nop
 8001f42:	3708      	adds	r7, #8
 8001f44:	46bd      	mov	sp, r7
 8001f46:	bd80      	pop	{r7, pc}
 8001f48:	20000110 	.word	0x20000110
 8001f4c:	2000037c 	.word	0x2000037c
 8001f50:	200003c4 	.word	0x200003c4

08001f54 <move_z_up>:

void move_z_up(uint16_t d){
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b082      	sub	sp, #8
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	80fb      	strh	r3, [r7, #6]
	AxisZ.dir = DIR_NEG;
 8001f5e:	4b0b      	ldr	r3, [pc, #44]	@ (8001f8c <move_z_up+0x38>)
 8001f60:	22ff      	movs	r2, #255	@ 0xff
 8001f62:	701a      	strb	r2, [r3, #0]
	reset_counter_timer_z();
 8001f64:	4b0a      	ldr	r3, [pc, #40]	@ (8001f90 <move_z_up+0x3c>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	2200      	movs	r2, #0
 8001f6a:	625a      	str	r2, [r3, #36]	@ 0x24
	set_z_target_pull(d-1);
 8001f6c:	88fb      	ldrh	r3, [r7, #6]
 8001f6e:	1e5a      	subs	r2, r3, #1
 8001f70:	4b08      	ldr	r3, [pc, #32]	@ (8001f94 <move_z_up+0x40>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001f76:	88fb      	ldrh	r3, [r7, #6]
 8001f78:	3b01      	subs	r3, #1
 8001f7a:	461a      	mov	r2, r3
 8001f7c:	4b05      	ldr	r3, [pc, #20]	@ (8001f94 <move_z_up+0x40>)
 8001f7e:	60da      	str	r2, [r3, #12]
	excute_move_z_up();
 8001f80:	f7ff ff3c 	bl	8001dfc <excute_move_z_up>
}
 8001f84:	bf00      	nop
 8001f86:	3708      	adds	r7, #8
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	bd80      	pop	{r7, pc}
 8001f8c:	20000120 	.word	0x20000120
 8001f90:	2000040c 	.word	0x2000040c
 8001f94:	20000574 	.word	0x20000574

08001f98 <move_z_down>:

void move_z_down(uint16_t d){
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b082      	sub	sp, #8
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	80fb      	strh	r3, [r7, #6]
	AxisZ.dir = DIR_POS;
 8001fa2:	4b0b      	ldr	r3, [pc, #44]	@ (8001fd0 <move_z_down+0x38>)
 8001fa4:	2201      	movs	r2, #1
 8001fa6:	701a      	strb	r2, [r3, #0]
	reset_counter_timer_z();
 8001fa8:	4b0a      	ldr	r3, [pc, #40]	@ (8001fd4 <move_z_down+0x3c>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	2200      	movs	r2, #0
 8001fae:	625a      	str	r2, [r3, #36]	@ 0x24
	set_z_target_pull(d-1);
 8001fb0:	88fb      	ldrh	r3, [r7, #6]
 8001fb2:	1e5a      	subs	r2, r3, #1
 8001fb4:	4b08      	ldr	r3, [pc, #32]	@ (8001fd8 <move_z_down+0x40>)
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001fba:	88fb      	ldrh	r3, [r7, #6]
 8001fbc:	3b01      	subs	r3, #1
 8001fbe:	461a      	mov	r2, r3
 8001fc0:	4b05      	ldr	r3, [pc, #20]	@ (8001fd8 <move_z_down+0x40>)
 8001fc2:	60da      	str	r2, [r3, #12]
	excute_move_z_down();
 8001fc4:	f7ff ff2c 	bl	8001e20 <excute_move_z_down>
}
 8001fc8:	bf00      	nop
 8001fca:	3708      	adds	r7, #8
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	bd80      	pop	{r7, pc}
 8001fd0:	20000120 	.word	0x20000120
 8001fd4:	2000040c 	.word	0x2000040c
 8001fd8:	20000574 	.word	0x20000574

08001fdc <move_axis>:

void move_axis(uint16_t xd, uint16_t yd, uint16_t zd){
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b082      	sub	sp, #8
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	80fb      	strh	r3, [r7, #6]
 8001fe6:	460b      	mov	r3, r1
 8001fe8:	80bb      	strh	r3, [r7, #4]
 8001fea:	4613      	mov	r3, r2
 8001fec:	807b      	strh	r3, [r7, #2]
    if(xd > max_x || yd > max_y || zd > max_z ){
 8001fee:	88fb      	ldrh	r3, [r7, #6]
 8001ff0:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	f200 8083 	bhi.w	8002100 <move_axis+0x124>
 8001ffa:	88bb      	ldrh	r3, [r7, #4]
 8001ffc:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 8002000:	4293      	cmp	r3, r2
 8002002:	d87d      	bhi.n	8002100 <move_axis+0x124>
 8002004:	887b      	ldrh	r3, [r7, #2]
 8002006:	f242 7210 	movw	r2, #10000	@ 0x2710
 800200a:	4293      	cmp	r3, r2
 800200c:	d878      	bhi.n	8002100 <move_axis+0x124>
        return;
    }
    if(AxisX.current_pos != xd ){
 800200e:	4b3e      	ldr	r3, [pc, #248]	@ (8002108 <move_axis+0x12c>)
 8002010:	895b      	ldrh	r3, [r3, #10]
 8002012:	b29b      	uxth	r3, r3
 8002014:	88fa      	ldrh	r2, [r7, #6]
 8002016:	429a      	cmp	r2, r3
 8002018:	d021      	beq.n	800205e <move_axis+0x82>
    	Set_Speed_Motor_x( speed_run, speed_x_max);
 800201a:	f649 4140 	movw	r1, #40000	@ 0x9c40
 800201e:	f244 2068 	movw	r0, #17000	@ 0x4268
 8002022:	f7ff fe0d 	bl	8001c40 <Set_Speed_Motor_x>
    	AxisX.mode = MOVE_AUTO;
 8002026:	4b38      	ldr	r3, [pc, #224]	@ (8002108 <move_axis+0x12c>)
 8002028:	2201      	movs	r2, #1
 800202a:	73da      	strb	r2, [r3, #15]
    	if(AxisX.current_pos > xd){
 800202c:	4b36      	ldr	r3, [pc, #216]	@ (8002108 <move_axis+0x12c>)
 800202e:	895b      	ldrh	r3, [r3, #10]
 8002030:	b29b      	uxth	r3, r3
 8002032:	88fa      	ldrh	r2, [r7, #6]
 8002034:	429a      	cmp	r2, r3
 8002036:	d209      	bcs.n	800204c <move_axis+0x70>
    		move_x_left(AxisX.current_pos - xd  );
 8002038:	4b33      	ldr	r3, [pc, #204]	@ (8002108 <move_axis+0x12c>)
 800203a:	895b      	ldrh	r3, [r3, #10]
 800203c:	b29a      	uxth	r2, r3
 800203e:	88fb      	ldrh	r3, [r7, #6]
 8002040:	1ad3      	subs	r3, r2, r3
 8002042:	b29b      	uxth	r3, r3
 8002044:	4618      	mov	r0, r3
 8002046:	f7ff fefd 	bl	8001e44 <move_x_left>
 800204a:	e008      	b.n	800205e <move_axis+0x82>
    	}else{
    		move_x_right(xd- AxisX.current_pos );
 800204c:	4b2e      	ldr	r3, [pc, #184]	@ (8002108 <move_axis+0x12c>)
 800204e:	895b      	ldrh	r3, [r3, #10]
 8002050:	b29b      	uxth	r3, r3
 8002052:	88fa      	ldrh	r2, [r7, #6]
 8002054:	1ad3      	subs	r3, r2, r3
 8002056:	b29b      	uxth	r3, r3
 8002058:	4618      	mov	r0, r3
 800205a:	f7ff ff15 	bl	8001e88 <move_x_right>
    	}
    }
    if(AxisY.current_pos != yd ){
 800205e:	4b2b      	ldr	r3, [pc, #172]	@ (800210c <move_axis+0x130>)
 8002060:	895b      	ldrh	r3, [r3, #10]
 8002062:	b29b      	uxth	r3, r3
 8002064:	88ba      	ldrh	r2, [r7, #4]
 8002066:	429a      	cmp	r2, r3
 8002068:	d021      	beq.n	80020ae <move_axis+0xd2>
	Set_Speed_Motor_y( speed_run, speed_y_max);
 800206a:	f649 4140 	movw	r1, #40000	@ 0x9c40
 800206e:	f244 2068 	movw	r0, #17000	@ 0x4268
 8002072:	f7ff fe17 	bl	8001ca4 <Set_Speed_Motor_y>
   	AxisY.mode = MOVE_AUTO;
 8002076:	4b25      	ldr	r3, [pc, #148]	@ (800210c <move_axis+0x130>)
 8002078:	2201      	movs	r2, #1
 800207a:	73da      	strb	r2, [r3, #15]
    	if(AxisY.current_pos > yd){
 800207c:	4b23      	ldr	r3, [pc, #140]	@ (800210c <move_axis+0x130>)
 800207e:	895b      	ldrh	r3, [r3, #10]
 8002080:	b29b      	uxth	r3, r3
 8002082:	88ba      	ldrh	r2, [r7, #4]
 8002084:	429a      	cmp	r2, r3
 8002086:	d209      	bcs.n	800209c <move_axis+0xc0>
    		move_y_backward(AxisY.current_pos - yd );
 8002088:	4b20      	ldr	r3, [pc, #128]	@ (800210c <move_axis+0x130>)
 800208a:	895b      	ldrh	r3, [r3, #10]
 800208c:	b29a      	uxth	r2, r3
 800208e:	88bb      	ldrh	r3, [r7, #4]
 8002090:	1ad3      	subs	r3, r2, r3
 8002092:	b29b      	uxth	r3, r3
 8002094:	4618      	mov	r0, r3
 8002096:	f7ff ff3b 	bl	8001f10 <move_y_backward>
 800209a:	e008      	b.n	80020ae <move_axis+0xd2>
    	}else{
    		move_y_forward(yd-AxisY.current_pos );
 800209c:	4b1b      	ldr	r3, [pc, #108]	@ (800210c <move_axis+0x130>)
 800209e:	895b      	ldrh	r3, [r3, #10]
 80020a0:	b29b      	uxth	r3, r3
 80020a2:	88ba      	ldrh	r2, [r7, #4]
 80020a4:	1ad3      	subs	r3, r2, r3
 80020a6:	b29b      	uxth	r3, r3
 80020a8:	4618      	mov	r0, r3
 80020aa:	f7ff ff0f 	bl	8001ecc <move_y_forward>
    	}
    }
    if(AxisZ.current_pos != zd ){
 80020ae:	4b18      	ldr	r3, [pc, #96]	@ (8002110 <move_axis+0x134>)
 80020b0:	895b      	ldrh	r3, [r3, #10]
 80020b2:	b29b      	uxth	r3, r3
 80020b4:	887a      	ldrh	r2, [r7, #2]
 80020b6:	429a      	cmp	r2, r3
 80020b8:	d023      	beq.n	8002102 <move_axis+0x126>
	Set_Speed_Motor_z( speed_run_z, speed_z_max);
 80020ba:	f241 3188 	movw	r1, #5000	@ 0x1388
 80020be:	f241 3088 	movw	r0, #5000	@ 0x1388
 80020c2:	f7ff fe21 	bl	8001d08 <Set_Speed_Motor_z>
   	AxisZ.mode = MOVE_AUTO;
 80020c6:	4b12      	ldr	r3, [pc, #72]	@ (8002110 <move_axis+0x134>)
 80020c8:	2201      	movs	r2, #1
 80020ca:	73da      	strb	r2, [r3, #15]
    	if(AxisZ.current_pos > zd){
 80020cc:	4b10      	ldr	r3, [pc, #64]	@ (8002110 <move_axis+0x134>)
 80020ce:	895b      	ldrh	r3, [r3, #10]
 80020d0:	b29b      	uxth	r3, r3
 80020d2:	887a      	ldrh	r2, [r7, #2]
 80020d4:	429a      	cmp	r2, r3
 80020d6:	d209      	bcs.n	80020ec <move_axis+0x110>
    		move_z_up(AxisZ.current_pos -  zd );
 80020d8:	4b0d      	ldr	r3, [pc, #52]	@ (8002110 <move_axis+0x134>)
 80020da:	895b      	ldrh	r3, [r3, #10]
 80020dc:	b29a      	uxth	r2, r3
 80020de:	887b      	ldrh	r3, [r7, #2]
 80020e0:	1ad3      	subs	r3, r2, r3
 80020e2:	b29b      	uxth	r3, r3
 80020e4:	4618      	mov	r0, r3
 80020e6:	f7ff ff35 	bl	8001f54 <move_z_up>
 80020ea:	e00a      	b.n	8002102 <move_axis+0x126>
    	}else{
    		move_z_down(zd - AxisZ.current_pos );
 80020ec:	4b08      	ldr	r3, [pc, #32]	@ (8002110 <move_axis+0x134>)
 80020ee:	895b      	ldrh	r3, [r3, #10]
 80020f0:	b29b      	uxth	r3, r3
 80020f2:	887a      	ldrh	r2, [r7, #2]
 80020f4:	1ad3      	subs	r3, r2, r3
 80020f6:	b29b      	uxth	r3, r3
 80020f8:	4618      	mov	r0, r3
 80020fa:	f7ff ff4d 	bl	8001f98 <move_z_down>
 80020fe:	e000      	b.n	8002102 <move_axis+0x126>
        return;
 8002100:	bf00      	nop
    	}
    }
}
 8002102:	3708      	adds	r7, #8
 8002104:	46bd      	mov	sp, r7
 8002106:	bd80      	pop	{r7, pc}
 8002108:	20000100 	.word	0x20000100
 800210c:	20000110 	.word	0x20000110
 8002110:	20000120 	.word	0x20000120

08002114 <Control_motor_x>:

void Control_motor_x(){
 8002114:	b580      	push	{r7, lr}
 8002116:	af00      	add	r7, sp, #0
	switch(AxisX.mode) {
 8002118:	4b46      	ldr	r3, [pc, #280]	@ (8002234 <Control_motor_x+0x120>)
 800211a:	7bdb      	ldrb	r3, [r3, #15]
 800211c:	2b05      	cmp	r3, #5
 800211e:	f200 8087 	bhi.w	8002230 <Control_motor_x+0x11c>
 8002122:	a201      	add	r2, pc, #4	@ (adr r2, 8002128 <Control_motor_x+0x14>)
 8002124:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002128:	0800222b 	.word	0x0800222b
 800212c:	08002141 	.word	0x08002141
 8002130:	08002173 	.word	0x08002173
 8002134:	080021df 	.word	0x080021df
 8002138:	080021f5 	.word	0x080021f5
 800213c:	08002215 	.word	0x08002215
	case MOVE_AUTO:
		AxisX.current_pos = AxisX.old_pos + (AxisX.dir*( get_counter_timer_slave_x() ) );
 8002140:	4b3c      	ldr	r3, [pc, #240]	@ (8002234 <Control_motor_x+0x120>)
 8002142:	899b      	ldrh	r3, [r3, #12]
 8002144:	b29a      	uxth	r2, r3
 8002146:	4b3b      	ldr	r3, [pc, #236]	@ (8002234 <Control_motor_x+0x120>)
 8002148:	781b      	ldrb	r3, [r3, #0]
 800214a:	b25b      	sxtb	r3, r3
 800214c:	b299      	uxth	r1, r3
 800214e:	4b3a      	ldr	r3, [pc, #232]	@ (8002238 <Control_motor_x+0x124>)
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002154:	b29b      	uxth	r3, r3
 8002156:	fb11 f303 	smulbb	r3, r1, r3
 800215a:	b29b      	uxth	r3, r3
 800215c:	4413      	add	r3, r2
 800215e:	b29a      	uxth	r2, r3
 8002160:	4b34      	ldr	r3, [pc, #208]	@ (8002234 <Control_motor_x+0x120>)
 8002162:	815a      	strh	r2, [r3, #10]
		Set_HMI_X_Axis(AxisX.current_pos);
 8002164:	4b33      	ldr	r3, [pc, #204]	@ (8002234 <Control_motor_x+0x120>)
 8002166:	895b      	ldrh	r3, [r3, #10]
 8002168:	b29b      	uxth	r3, r3
 800216a:	4618      	mov	r0, r3
 800216c:	f000 faa8 	bl	80026c0 <Set_HMI_X_Axis>
		break;
 8002170:	e05e      	b.n	8002230 <Control_motor_x+0x11c>
	case MOVE_MANUAL:
		if((Control_motor->bits.x_Left == 0 ) && (Control_motor->bits.x_Right == 0 )){
 8002172:	4b32      	ldr	r3, [pc, #200]	@ (800223c <Control_motor_x+0x128>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	781b      	ldrb	r3, [r3, #0]
 8002178:	f003 0301 	and.w	r3, r3, #1
 800217c:	b2db      	uxtb	r3, r3
 800217e:	2b00      	cmp	r3, #0
 8002180:	d109      	bne.n	8002196 <Control_motor_x+0x82>
 8002182:	4b2e      	ldr	r3, [pc, #184]	@ (800223c <Control_motor_x+0x128>)
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	781b      	ldrb	r3, [r3, #0]
 8002188:	f003 0302 	and.w	r3, r3, #2
 800218c:	b2db      	uxtb	r3, r3
 800218e:	2b00      	cmp	r3, #0
 8002190:	d101      	bne.n	8002196 <Control_motor_x+0x82>
			Stop_motor_x();
 8002192:	f000 f855 	bl	8002240 <Stop_motor_x>
		}
		AxisX.current_pos = AxisX.old_pos + (AxisX.dir*( get_counter_timer_slave_x()  ) );
 8002196:	4b27      	ldr	r3, [pc, #156]	@ (8002234 <Control_motor_x+0x120>)
 8002198:	899b      	ldrh	r3, [r3, #12]
 800219a:	b29a      	uxth	r2, r3
 800219c:	4b25      	ldr	r3, [pc, #148]	@ (8002234 <Control_motor_x+0x120>)
 800219e:	781b      	ldrb	r3, [r3, #0]
 80021a0:	b25b      	sxtb	r3, r3
 80021a2:	b299      	uxth	r1, r3
 80021a4:	4b24      	ldr	r3, [pc, #144]	@ (8002238 <Control_motor_x+0x124>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021aa:	b29b      	uxth	r3, r3
 80021ac:	fb11 f303 	smulbb	r3, r1, r3
 80021b0:	b29b      	uxth	r3, r3
 80021b2:	4413      	add	r3, r2
 80021b4:	b29a      	uxth	r2, r3
 80021b6:	4b1f      	ldr	r3, [pc, #124]	@ (8002234 <Control_motor_x+0x120>)
 80021b8:	815a      	strh	r2, [r3, #10]
		Set_HMI_X_Axis(AxisX.current_pos);
 80021ba:	4b1e      	ldr	r3, [pc, #120]	@ (8002234 <Control_motor_x+0x120>)
 80021bc:	895b      	ldrh	r3, [r3, #10]
 80021be:	b29b      	uxth	r3, r3
 80021c0:	4618      	mov	r0, r3
 80021c2:	f000 fa7d 	bl	80026c0 <Set_HMI_X_Axis>
		Set_Speed_Motor_x( (get_counter_timer_slave_x()) + speed_default, speed_x_max);
 80021c6:	4b1c      	ldr	r3, [pc, #112]	@ (8002238 <Control_motor_x+0x124>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021cc:	b29b      	uxth	r3, r3
 80021ce:	333c      	adds	r3, #60	@ 0x3c
 80021d0:	b29b      	uxth	r3, r3
 80021d2:	f649 4140 	movw	r1, #40000	@ 0x9c40
 80021d6:	4618      	mov	r0, r3
 80021d8:	f7ff fd32 	bl	8001c40 <Set_Speed_Motor_x>
		break;
 80021dc:	e028      	b.n	8002230 <Control_motor_x+0x11c>
	case MOVE_HOME1:
		Set_Speed_Motor_x(speed_home1_x, speed_x_max);
 80021de:	f649 4140 	movw	r1, #40000	@ 0x9c40
 80021e2:	f241 3088 	movw	r0, #5000	@ 0x1388
 80021e6:	f7ff fd2b 	bl	8001c40 <Set_Speed_Motor_x>
		move_x_left(max_x+500);
 80021ea:	f24c 5044 	movw	r0, #50500	@ 0xc544
 80021ee:	f7ff fe29 	bl	8001e44 <move_x_left>
		break;
 80021f2:	e01d      	b.n	8002230 <Control_motor_x+0x11c>
	case MOVE_HOME2:
		if( get_counter_timer_slave_x() == 0 ){
 80021f4:	4b10      	ldr	r3, [pc, #64]	@ (8002238 <Control_motor_x+0x124>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d117      	bne.n	800222e <Control_motor_x+0x11a>
		Set_Speed_Motor_x(speed_home2_x, speed_x_max);
 80021fe:	f649 4140 	movw	r1, #40000	@ 0x9c40
 8002202:	f241 3088 	movw	r0, #5000	@ 0x1388
 8002206:	f7ff fd1b 	bl	8001c40 <Set_Speed_Motor_x>
		move_x_right(2000);
 800220a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800220e:	f7ff fe3b 	bl	8001e88 <move_x_right>
		}
		break;
 8002212:	e00c      	b.n	800222e <Control_motor_x+0x11a>
	case MOVE_HOME3:
		Set_Speed_Motor_x(speed_home3_x, speed_x_max);
 8002214:	f649 4140 	movw	r1, #40000	@ 0x9c40
 8002218:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800221c:	f7ff fd10 	bl	8001c40 <Set_Speed_Motor_x>
		move_x_left(max_x);
 8002220:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002224:	f7ff fe0e 	bl	8001e44 <move_x_left>
		break;
 8002228:	e002      	b.n	8002230 <Control_motor_x+0x11c>
	case STOP:

		break;
 800222a:	bf00      	nop
 800222c:	e000      	b.n	8002230 <Control_motor_x+0x11c>
		break;
 800222e:	bf00      	nop
	}
}
 8002230:	bf00      	nop
 8002232:	bd80      	pop	{r7, pc}
 8002234:	20000100 	.word	0x20000100
 8002238:	20000454 	.word	0x20000454
 800223c:	200000c8 	.word	0x200000c8

08002240 <Stop_motor_x>:
void Stop_motor_x(void){
 8002240:	b580      	push	{r7, lr}
 8002242:	af00      	add	r7, sp, #0
	output_x_pull_stop();
 8002244:	2100      	movs	r1, #0
 8002246:	4829      	ldr	r0, [pc, #164]	@ (80022ec <Stop_motor_x+0xac>)
 8002248:	f003 fd62 	bl	8005d10 <HAL_TIM_PWM_Stop>
	if(AxisX.mode == MOVE_MANUAL){
 800224c:	4b28      	ldr	r3, [pc, #160]	@ (80022f0 <Stop_motor_x+0xb0>)
 800224e:	7bdb      	ldrb	r3, [r3, #15]
 8002250:	2b02      	cmp	r3, #2
 8002252:	d11c      	bne.n	800228e <Stop_motor_x+0x4e>
		AxisX.current_pos = AxisX.old_pos + (AxisX.dir*( get_counter_timer_slave_x() ) );
 8002254:	4b26      	ldr	r3, [pc, #152]	@ (80022f0 <Stop_motor_x+0xb0>)
 8002256:	899b      	ldrh	r3, [r3, #12]
 8002258:	b29a      	uxth	r2, r3
 800225a:	4b25      	ldr	r3, [pc, #148]	@ (80022f0 <Stop_motor_x+0xb0>)
 800225c:	781b      	ldrb	r3, [r3, #0]
 800225e:	b25b      	sxtb	r3, r3
 8002260:	b299      	uxth	r1, r3
 8002262:	4b24      	ldr	r3, [pc, #144]	@ (80022f4 <Stop_motor_x+0xb4>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002268:	b29b      	uxth	r3, r3
 800226a:	fb11 f303 	smulbb	r3, r1, r3
 800226e:	b29b      	uxth	r3, r3
 8002270:	4413      	add	r3, r2
 8002272:	b29a      	uxth	r2, r3
 8002274:	4b1e      	ldr	r3, [pc, #120]	@ (80022f0 <Stop_motor_x+0xb0>)
 8002276:	815a      	strh	r2, [r3, #10]
		Set_HMI_X_Axis(AxisX.current_pos);
 8002278:	4b1d      	ldr	r3, [pc, #116]	@ (80022f0 <Stop_motor_x+0xb0>)
 800227a:	895b      	ldrh	r3, [r3, #10]
 800227c:	b29b      	uxth	r3, r3
 800227e:	4618      	mov	r0, r3
 8002280:	f000 fa1e 	bl	80026c0 <Set_HMI_X_Axis>
	reset_counter_timer_slave_x();
 8002284:	4b1b      	ldr	r3, [pc, #108]	@ (80022f4 <Stop_motor_x+0xb4>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	2200      	movs	r2, #0
 800228a:	625a      	str	r2, [r3, #36]	@ 0x24
 800228c:	e025      	b.n	80022da <Stop_motor_x+0x9a>
	}
	else if(AxisX.mode == MOVE_AUTO){
 800228e:	4b18      	ldr	r3, [pc, #96]	@ (80022f0 <Stop_motor_x+0xb0>)
 8002290:	7bdb      	ldrb	r3, [r3, #15]
 8002292:	2b01      	cmp	r3, #1
 8002294:	d119      	bne.n	80022ca <Stop_motor_x+0x8a>
		AxisX.current_pos = AxisX.old_pos + (AxisX.dir*(get_x_target_pull()+1));
 8002296:	4b16      	ldr	r3, [pc, #88]	@ (80022f0 <Stop_motor_x+0xb0>)
 8002298:	899b      	ldrh	r3, [r3, #12]
 800229a:	b29a      	uxth	r2, r3
 800229c:	4b14      	ldr	r3, [pc, #80]	@ (80022f0 <Stop_motor_x+0xb0>)
 800229e:	781b      	ldrb	r3, [r3, #0]
 80022a0:	b25b      	sxtb	r3, r3
 80022a2:	b299      	uxth	r1, r3
 80022a4:	4b13      	ldr	r3, [pc, #76]	@ (80022f4 <Stop_motor_x+0xb4>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022aa:	3301      	adds	r3, #1
 80022ac:	b29b      	uxth	r3, r3
 80022ae:	fb11 f303 	smulbb	r3, r1, r3
 80022b2:	b29b      	uxth	r3, r3
 80022b4:	4413      	add	r3, r2
 80022b6:	b29a      	uxth	r2, r3
 80022b8:	4b0d      	ldr	r3, [pc, #52]	@ (80022f0 <Stop_motor_x+0xb0>)
 80022ba:	815a      	strh	r2, [r3, #10]
		Set_HMI_X_Axis(AxisX.current_pos);
 80022bc:	4b0c      	ldr	r3, [pc, #48]	@ (80022f0 <Stop_motor_x+0xb0>)
 80022be:	895b      	ldrh	r3, [r3, #10]
 80022c0:	b29b      	uxth	r3, r3
 80022c2:	4618      	mov	r0, r3
 80022c4:	f000 f9fc 	bl	80026c0 <Set_HMI_X_Axis>
 80022c8:	e007      	b.n	80022da <Stop_motor_x+0x9a>
	}else if(AxisX.mode == MOVE_HOME2){
 80022ca:	4b09      	ldr	r3, [pc, #36]	@ (80022f0 <Stop_motor_x+0xb0>)
 80022cc:	7bdb      	ldrb	r3, [r3, #15]
 80022ce:	2b04      	cmp	r3, #4
 80022d0:	d103      	bne.n	80022da <Stop_motor_x+0x9a>
		AxisX.mode = MOVE_HOME3;
 80022d2:	4b07      	ldr	r3, [pc, #28]	@ (80022f0 <Stop_motor_x+0xb0>)
 80022d4:	2205      	movs	r2, #5
 80022d6:	73da      	strb	r2, [r3, #15]
		return;
 80022d8:	e007      	b.n	80022ea <Stop_motor_x+0xaa>
	}
	AxisX.mode = STOP;
 80022da:	4b05      	ldr	r3, [pc, #20]	@ (80022f0 <Stop_motor_x+0xb0>)
 80022dc:	2200      	movs	r2, #0
 80022de:	73da      	strb	r2, [r3, #15]
	AxisX.old_pos = AxisX.current_pos;
 80022e0:	4b03      	ldr	r3, [pc, #12]	@ (80022f0 <Stop_motor_x+0xb0>)
 80022e2:	895b      	ldrh	r3, [r3, #10]
 80022e4:	b29a      	uxth	r2, r3
 80022e6:	4b02      	ldr	r3, [pc, #8]	@ (80022f0 <Stop_motor_x+0xb0>)
 80022e8:	819a      	strh	r2, [r3, #12]
}
 80022ea:	bd80      	pop	{r7, pc}
 80022ec:	2000052c 	.word	0x2000052c
 80022f0:	20000100 	.word	0x20000100
 80022f4:	20000454 	.word	0x20000454

080022f8 <Control_motor_y>:
void Control_motor_y(){
 80022f8:	b580      	push	{r7, lr}
 80022fa:	af00      	add	r7, sp, #0
	switch(AxisY.mode) {
 80022fc:	4b46      	ldr	r3, [pc, #280]	@ (8002418 <Control_motor_y+0x120>)
 80022fe:	7bdb      	ldrb	r3, [r3, #15]
 8002300:	2b05      	cmp	r3, #5
 8002302:	f200 8087 	bhi.w	8002414 <Control_motor_y+0x11c>
 8002306:	a201      	add	r2, pc, #4	@ (adr r2, 800230c <Control_motor_y+0x14>)
 8002308:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800230c:	0800240f 	.word	0x0800240f
 8002310:	08002325 	.word	0x08002325
 8002314:	08002357 	.word	0x08002357
 8002318:	080023c3 	.word	0x080023c3
 800231c:	080023d9 	.word	0x080023d9
 8002320:	080023f9 	.word	0x080023f9
	case MOVE_AUTO:
		AxisY.current_pos = AxisY.old_pos + (AxisY.dir*( get_counter_timer_slave_y()  ) );
 8002324:	4b3c      	ldr	r3, [pc, #240]	@ (8002418 <Control_motor_y+0x120>)
 8002326:	899b      	ldrh	r3, [r3, #12]
 8002328:	b29a      	uxth	r2, r3
 800232a:	4b3b      	ldr	r3, [pc, #236]	@ (8002418 <Control_motor_y+0x120>)
 800232c:	781b      	ldrb	r3, [r3, #0]
 800232e:	b25b      	sxtb	r3, r3
 8002330:	b299      	uxth	r1, r3
 8002332:	4b3a      	ldr	r3, [pc, #232]	@ (800241c <Control_motor_y+0x124>)
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002338:	b29b      	uxth	r3, r3
 800233a:	fb11 f303 	smulbb	r3, r1, r3
 800233e:	b29b      	uxth	r3, r3
 8002340:	4413      	add	r3, r2
 8002342:	b29a      	uxth	r2, r3
 8002344:	4b34      	ldr	r3, [pc, #208]	@ (8002418 <Control_motor_y+0x120>)
 8002346:	815a      	strh	r2, [r3, #10]
		Set_HMI_Y_Axis(AxisY.current_pos);
 8002348:	4b33      	ldr	r3, [pc, #204]	@ (8002418 <Control_motor_y+0x120>)
 800234a:	895b      	ldrh	r3, [r3, #10]
 800234c:	b29b      	uxth	r3, r3
 800234e:	4618      	mov	r0, r3
 8002350:	f000 f9c6 	bl	80026e0 <Set_HMI_Y_Axis>
		break;
 8002354:	e05e      	b.n	8002414 <Control_motor_y+0x11c>
	case MOVE_MANUAL:
		if((Control_motor->bits.y_Forward == 0 ) && (Control_motor->bits.y_Backward == 0 )){
 8002356:	4b32      	ldr	r3, [pc, #200]	@ (8002420 <Control_motor_y+0x128>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	781b      	ldrb	r3, [r3, #0]
 800235c:	f003 0304 	and.w	r3, r3, #4
 8002360:	b2db      	uxtb	r3, r3
 8002362:	2b00      	cmp	r3, #0
 8002364:	d109      	bne.n	800237a <Control_motor_y+0x82>
 8002366:	4b2e      	ldr	r3, [pc, #184]	@ (8002420 <Control_motor_y+0x128>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	781b      	ldrb	r3, [r3, #0]
 800236c:	f003 0308 	and.w	r3, r3, #8
 8002370:	b2db      	uxtb	r3, r3
 8002372:	2b00      	cmp	r3, #0
 8002374:	d101      	bne.n	800237a <Control_motor_y+0x82>
					Stop_motor_y();
 8002376:	f000 f8eb 	bl	8002550 <Stop_motor_y>
				}
		AxisY.current_pos = AxisY.old_pos + (AxisY.dir*( get_counter_timer_slave_y()  ) );
 800237a:	4b27      	ldr	r3, [pc, #156]	@ (8002418 <Control_motor_y+0x120>)
 800237c:	899b      	ldrh	r3, [r3, #12]
 800237e:	b29a      	uxth	r2, r3
 8002380:	4b25      	ldr	r3, [pc, #148]	@ (8002418 <Control_motor_y+0x120>)
 8002382:	781b      	ldrb	r3, [r3, #0]
 8002384:	b25b      	sxtb	r3, r3
 8002386:	b299      	uxth	r1, r3
 8002388:	4b24      	ldr	r3, [pc, #144]	@ (800241c <Control_motor_y+0x124>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800238e:	b29b      	uxth	r3, r3
 8002390:	fb11 f303 	smulbb	r3, r1, r3
 8002394:	b29b      	uxth	r3, r3
 8002396:	4413      	add	r3, r2
 8002398:	b29a      	uxth	r2, r3
 800239a:	4b1f      	ldr	r3, [pc, #124]	@ (8002418 <Control_motor_y+0x120>)
 800239c:	815a      	strh	r2, [r3, #10]
				Set_HMI_Y_Axis(AxisY.current_pos);
 800239e:	4b1e      	ldr	r3, [pc, #120]	@ (8002418 <Control_motor_y+0x120>)
 80023a0:	895b      	ldrh	r3, [r3, #10]
 80023a2:	b29b      	uxth	r3, r3
 80023a4:	4618      	mov	r0, r3
 80023a6:	f000 f99b 	bl	80026e0 <Set_HMI_Y_Axis>
				Set_Speed_Motor_y( (get_counter_timer_slave_y()) + speed_default, speed_y_max);
 80023aa:	4b1c      	ldr	r3, [pc, #112]	@ (800241c <Control_motor_y+0x124>)
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023b0:	b29b      	uxth	r3, r3
 80023b2:	333c      	adds	r3, #60	@ 0x3c
 80023b4:	b29b      	uxth	r3, r3
 80023b6:	f649 4140 	movw	r1, #40000	@ 0x9c40
 80023ba:	4618      	mov	r0, r3
 80023bc:	f7ff fc72 	bl	8001ca4 <Set_Speed_Motor_y>
		break;
 80023c0:	e028      	b.n	8002414 <Control_motor_y+0x11c>
	case MOVE_HOME1:
		Set_Speed_Motor_y(speed_home1_y, speed_y_max);
 80023c2:	f649 4140 	movw	r1, #40000	@ 0x9c40
 80023c6:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80023ca:	f7ff fc6b 	bl	8001ca4 <Set_Speed_Motor_y>
		move_y_backward(max_y + 500);
 80023ce:	f246 309c 	movw	r0, #25500	@ 0x639c
 80023d2:	f7ff fd9d 	bl	8001f10 <move_y_backward>
		break;
 80023d6:	e01d      	b.n	8002414 <Control_motor_y+0x11c>
	case MOVE_HOME2:
		if( get_counter_timer_slave_y() == 0 ){
 80023d8:	4b10      	ldr	r3, [pc, #64]	@ (800241c <Control_motor_y+0x124>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d117      	bne.n	8002412 <Control_motor_y+0x11a>
		Set_Speed_Motor_y(speed_home2_y, speed_y_max);
 80023e2:	f649 4140 	movw	r1, #40000	@ 0x9c40
 80023e6:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 80023ea:	f7ff fc5b 	bl	8001ca4 <Set_Speed_Motor_y>
		move_y_forward(2000);
 80023ee:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80023f2:	f7ff fd6b 	bl	8001ecc <move_y_forward>
		}
		break;
 80023f6:	e00c      	b.n	8002412 <Control_motor_y+0x11a>
	case MOVE_HOME3:
		Set_Speed_Motor_y(speed_home3_y, speed_y_max);
 80023f8:	f649 4140 	movw	r1, #40000	@ 0x9c40
 80023fc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002400:	f7ff fc50 	bl	8001ca4 <Set_Speed_Motor_y>
		move_y_backward(max_y );
 8002404:	f246 10a8 	movw	r0, #25000	@ 0x61a8
 8002408:	f7ff fd82 	bl	8001f10 <move_y_backward>
		break;
 800240c:	e002      	b.n	8002414 <Control_motor_y+0x11c>
	case STOP:
		break;
 800240e:	bf00      	nop
 8002410:	e000      	b.n	8002414 <Control_motor_y+0x11c>
		break;
 8002412:	bf00      	nop
	}
}
 8002414:	bf00      	nop
 8002416:	bd80      	pop	{r7, pc}
 8002418:	20000110 	.word	0x20000110
 800241c:	200003c4 	.word	0x200003c4
 8002420:	200000c8 	.word	0x200000c8

08002424 <Control_motor_z>:
void Control_motor_z(){
 8002424:	b580      	push	{r7, lr}
 8002426:	af00      	add	r7, sp, #0
	switch(AxisZ.mode) {
 8002428:	4b46      	ldr	r3, [pc, #280]	@ (8002544 <Control_motor_z+0x120>)
 800242a:	7bdb      	ldrb	r3, [r3, #15]
 800242c:	2b05      	cmp	r3, #5
 800242e:	f200 8087 	bhi.w	8002540 <Control_motor_z+0x11c>
 8002432:	a201      	add	r2, pc, #4	@ (adr r2, 8002438 <Control_motor_z+0x14>)
 8002434:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002438:	0800253b 	.word	0x0800253b
 800243c:	08002451 	.word	0x08002451
 8002440:	08002483 	.word	0x08002483
 8002444:	080024ef 	.word	0x080024ef
 8002448:	08002505 	.word	0x08002505
 800244c:	08002525 	.word	0x08002525
	case MOVE_AUTO:
		AxisZ.current_pos = AxisZ.old_pos + (AxisZ.dir*(get_counter_timer_slave_z() ) );
 8002450:	4b3c      	ldr	r3, [pc, #240]	@ (8002544 <Control_motor_z+0x120>)
 8002452:	899b      	ldrh	r3, [r3, #12]
 8002454:	b29a      	uxth	r2, r3
 8002456:	4b3b      	ldr	r3, [pc, #236]	@ (8002544 <Control_motor_z+0x120>)
 8002458:	781b      	ldrb	r3, [r3, #0]
 800245a:	b25b      	sxtb	r3, r3
 800245c:	b299      	uxth	r1, r3
 800245e:	4b3a      	ldr	r3, [pc, #232]	@ (8002548 <Control_motor_z+0x124>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002464:	b29b      	uxth	r3, r3
 8002466:	fb11 f303 	smulbb	r3, r1, r3
 800246a:	b29b      	uxth	r3, r3
 800246c:	4413      	add	r3, r2
 800246e:	b29a      	uxth	r2, r3
 8002470:	4b34      	ldr	r3, [pc, #208]	@ (8002544 <Control_motor_z+0x120>)
 8002472:	815a      	strh	r2, [r3, #10]
				Set_HMI_Z_Axis(AxisZ.current_pos);
 8002474:	4b33      	ldr	r3, [pc, #204]	@ (8002544 <Control_motor_z+0x120>)
 8002476:	895b      	ldrh	r3, [r3, #10]
 8002478:	b29b      	uxth	r3, r3
 800247a:	4618      	mov	r0, r3
 800247c:	f000 f940 	bl	8002700 <Set_HMI_Z_Axis>
		break;
 8002480:	e05e      	b.n	8002540 <Control_motor_z+0x11c>
	case MOVE_MANUAL:

		if((Control_motor->bits.z_Up == 0 ) && (Control_motor->bits.z_Down == 0 )){
 8002482:	4b32      	ldr	r3, [pc, #200]	@ (800254c <Control_motor_z+0x128>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	781b      	ldrb	r3, [r3, #0]
 8002488:	f003 0310 	and.w	r3, r3, #16
 800248c:	b2db      	uxtb	r3, r3
 800248e:	2b00      	cmp	r3, #0
 8002490:	d109      	bne.n	80024a6 <Control_motor_z+0x82>
 8002492:	4b2e      	ldr	r3, [pc, #184]	@ (800254c <Control_motor_z+0x128>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	781b      	ldrb	r3, [r3, #0]
 8002498:	f003 0320 	and.w	r3, r3, #32
 800249c:	b2db      	uxtb	r3, r3
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d101      	bne.n	80024a6 <Control_motor_z+0x82>
					Stop_motor_z();
 80024a2:	f000 f8b1 	bl	8002608 <Stop_motor_z>
				}
		AxisZ.current_pos = AxisZ.old_pos + (AxisZ.dir*(get_counter_timer_slave_z() ) );
 80024a6:	4b27      	ldr	r3, [pc, #156]	@ (8002544 <Control_motor_z+0x120>)
 80024a8:	899b      	ldrh	r3, [r3, #12]
 80024aa:	b29a      	uxth	r2, r3
 80024ac:	4b25      	ldr	r3, [pc, #148]	@ (8002544 <Control_motor_z+0x120>)
 80024ae:	781b      	ldrb	r3, [r3, #0]
 80024b0:	b25b      	sxtb	r3, r3
 80024b2:	b299      	uxth	r1, r3
 80024b4:	4b24      	ldr	r3, [pc, #144]	@ (8002548 <Control_motor_z+0x124>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024ba:	b29b      	uxth	r3, r3
 80024bc:	fb11 f303 	smulbb	r3, r1, r3
 80024c0:	b29b      	uxth	r3, r3
 80024c2:	4413      	add	r3, r2
 80024c4:	b29a      	uxth	r2, r3
 80024c6:	4b1f      	ldr	r3, [pc, #124]	@ (8002544 <Control_motor_z+0x120>)
 80024c8:	815a      	strh	r2, [r3, #10]
				Set_HMI_Z_Axis(AxisZ.current_pos);
 80024ca:	4b1e      	ldr	r3, [pc, #120]	@ (8002544 <Control_motor_z+0x120>)
 80024cc:	895b      	ldrh	r3, [r3, #10]
 80024ce:	b29b      	uxth	r3, r3
 80024d0:	4618      	mov	r0, r3
 80024d2:	f000 f915 	bl	8002700 <Set_HMI_Z_Axis>
				Set_Speed_Motor_z((get_counter_timer_slave_z()) + speed_default, speed_z_max);
 80024d6:	4b1c      	ldr	r3, [pc, #112]	@ (8002548 <Control_motor_z+0x124>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024dc:	b29b      	uxth	r3, r3
 80024de:	333c      	adds	r3, #60	@ 0x3c
 80024e0:	b29b      	uxth	r3, r3
 80024e2:	f241 3188 	movw	r1, #5000	@ 0x1388
 80024e6:	4618      	mov	r0, r3
 80024e8:	f7ff fc0e 	bl	8001d08 <Set_Speed_Motor_z>
		break;
 80024ec:	e028      	b.n	8002540 <Control_motor_z+0x11c>
	case MOVE_HOME1:
		Set_Speed_Motor_z(speed_home1_z, speed_z_max);
 80024ee:	f241 3188 	movw	r1, #5000	@ 0x1388
 80024f2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80024f6:	f7ff fc07 	bl	8001d08 <Set_Speed_Motor_z>
		// cộng thêm tránh trường hợp đi từ max vào
		move_z_up(max_z + 1000);
 80024fa:	f642 20f8 	movw	r0, #11000	@ 0x2af8
 80024fe:	f7ff fd29 	bl	8001f54 <move_z_up>
		break;
 8002502:	e01d      	b.n	8002540 <Control_motor_z+0x11c>
	case MOVE_HOME2:
		if( get_counter_timer_slave_z() == 0 ){
 8002504:	4b10      	ldr	r3, [pc, #64]	@ (8002548 <Control_motor_z+0x124>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800250a:	2b00      	cmp	r3, #0
 800250c:	d117      	bne.n	800253e <Control_motor_z+0x11a>
		Set_Speed_Motor_z(speed_home2_z, speed_z_max);
 800250e:	f241 3188 	movw	r1, #5000	@ 0x1388
 8002512:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002516:	f7ff fbf7 	bl	8001d08 <Set_Speed_Motor_z>
		move_z_down(2000);
 800251a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800251e:	f7ff fd3b 	bl	8001f98 <move_z_down>
		}
		break;
 8002522:	e00c      	b.n	800253e <Control_motor_z+0x11a>
	case MOVE_HOME3:
		Set_Speed_Motor_z(speed_home3_z, speed_z_max);
 8002524:	f241 3188 	movw	r1, #5000	@ 0x1388
 8002528:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800252c:	f7ff fbec 	bl	8001d08 <Set_Speed_Motor_z>
		move_z_up(max_z);
 8002530:	f242 7010 	movw	r0, #10000	@ 0x2710
 8002534:	f7ff fd0e 	bl	8001f54 <move_z_up>
		break;
 8002538:	e002      	b.n	8002540 <Control_motor_z+0x11c>
	case STOP:

		break;
 800253a:	bf00      	nop
 800253c:	e000      	b.n	8002540 <Control_motor_z+0x11c>
		break;
 800253e:	bf00      	nop
	}
}
 8002540:	bf00      	nop
 8002542:	bd80      	pop	{r7, pc}
 8002544:	20000120 	.word	0x20000120
 8002548:	20000574 	.word	0x20000574
 800254c:	200000c8 	.word	0x200000c8

08002550 <Stop_motor_y>:

void Stop_motor_y(void){
 8002550:	b580      	push	{r7, lr}
 8002552:	af00      	add	r7, sp, #0
	output_y_pull_stop();
 8002554:	2100      	movs	r1, #0
 8002556:	4829      	ldr	r0, [pc, #164]	@ (80025fc <Stop_motor_y+0xac>)
 8002558:	f003 fbda 	bl	8005d10 <HAL_TIM_PWM_Stop>
		if(AxisY.mode == MOVE_MANUAL){
 800255c:	4b28      	ldr	r3, [pc, #160]	@ (8002600 <Stop_motor_y+0xb0>)
 800255e:	7bdb      	ldrb	r3, [r3, #15]
 8002560:	2b02      	cmp	r3, #2
 8002562:	d11c      	bne.n	800259e <Stop_motor_y+0x4e>
			AxisY.current_pos = AxisY.old_pos + (AxisY.dir*(get_counter_timer_slave_y()) );
 8002564:	4b26      	ldr	r3, [pc, #152]	@ (8002600 <Stop_motor_y+0xb0>)
 8002566:	899b      	ldrh	r3, [r3, #12]
 8002568:	b29a      	uxth	r2, r3
 800256a:	4b25      	ldr	r3, [pc, #148]	@ (8002600 <Stop_motor_y+0xb0>)
 800256c:	781b      	ldrb	r3, [r3, #0]
 800256e:	b25b      	sxtb	r3, r3
 8002570:	b299      	uxth	r1, r3
 8002572:	4b24      	ldr	r3, [pc, #144]	@ (8002604 <Stop_motor_y+0xb4>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002578:	b29b      	uxth	r3, r3
 800257a:	fb11 f303 	smulbb	r3, r1, r3
 800257e:	b29b      	uxth	r3, r3
 8002580:	4413      	add	r3, r2
 8002582:	b29a      	uxth	r2, r3
 8002584:	4b1e      	ldr	r3, [pc, #120]	@ (8002600 <Stop_motor_y+0xb0>)
 8002586:	815a      	strh	r2, [r3, #10]
			Set_HMI_Y_Axis(AxisY.current_pos);
 8002588:	4b1d      	ldr	r3, [pc, #116]	@ (8002600 <Stop_motor_y+0xb0>)
 800258a:	895b      	ldrh	r3, [r3, #10]
 800258c:	b29b      	uxth	r3, r3
 800258e:	4618      	mov	r0, r3
 8002590:	f000 f8a6 	bl	80026e0 <Set_HMI_Y_Axis>
		reset_counter_timer_slave_y();
 8002594:	4b1b      	ldr	r3, [pc, #108]	@ (8002604 <Stop_motor_y+0xb4>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	2200      	movs	r2, #0
 800259a:	625a      	str	r2, [r3, #36]	@ 0x24
 800259c:	e025      	b.n	80025ea <Stop_motor_y+0x9a>
		}
		else if(AxisY.mode == MOVE_AUTO){
 800259e:	4b18      	ldr	r3, [pc, #96]	@ (8002600 <Stop_motor_y+0xb0>)
 80025a0:	7bdb      	ldrb	r3, [r3, #15]
 80025a2:	2b01      	cmp	r3, #1
 80025a4:	d119      	bne.n	80025da <Stop_motor_y+0x8a>
			AxisY.current_pos = AxisY.old_pos + (AxisY.dir*(get_y_target_pull() + 1));
 80025a6:	4b16      	ldr	r3, [pc, #88]	@ (8002600 <Stop_motor_y+0xb0>)
 80025a8:	899b      	ldrh	r3, [r3, #12]
 80025aa:	b29a      	uxth	r2, r3
 80025ac:	4b14      	ldr	r3, [pc, #80]	@ (8002600 <Stop_motor_y+0xb0>)
 80025ae:	781b      	ldrb	r3, [r3, #0]
 80025b0:	b25b      	sxtb	r3, r3
 80025b2:	b299      	uxth	r1, r3
 80025b4:	4b13      	ldr	r3, [pc, #76]	@ (8002604 <Stop_motor_y+0xb4>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025ba:	3301      	adds	r3, #1
 80025bc:	b29b      	uxth	r3, r3
 80025be:	fb11 f303 	smulbb	r3, r1, r3
 80025c2:	b29b      	uxth	r3, r3
 80025c4:	4413      	add	r3, r2
 80025c6:	b29a      	uxth	r2, r3
 80025c8:	4b0d      	ldr	r3, [pc, #52]	@ (8002600 <Stop_motor_y+0xb0>)
 80025ca:	815a      	strh	r2, [r3, #10]
			Set_HMI_Y_Axis(AxisY.current_pos);
 80025cc:	4b0c      	ldr	r3, [pc, #48]	@ (8002600 <Stop_motor_y+0xb0>)
 80025ce:	895b      	ldrh	r3, [r3, #10]
 80025d0:	b29b      	uxth	r3, r3
 80025d2:	4618      	mov	r0, r3
 80025d4:	f000 f884 	bl	80026e0 <Set_HMI_Y_Axis>
 80025d8:	e007      	b.n	80025ea <Stop_motor_y+0x9a>
		}else if(AxisY.mode == MOVE_HOME2){
 80025da:	4b09      	ldr	r3, [pc, #36]	@ (8002600 <Stop_motor_y+0xb0>)
 80025dc:	7bdb      	ldrb	r3, [r3, #15]
 80025de:	2b04      	cmp	r3, #4
 80025e0:	d103      	bne.n	80025ea <Stop_motor_y+0x9a>
			AxisY.mode = MOVE_HOME3;
 80025e2:	4b07      	ldr	r3, [pc, #28]	@ (8002600 <Stop_motor_y+0xb0>)
 80025e4:	2205      	movs	r2, #5
 80025e6:	73da      	strb	r2, [r3, #15]
			return;
 80025e8:	e007      	b.n	80025fa <Stop_motor_y+0xaa>
		}
		AxisY.mode = STOP;
 80025ea:	4b05      	ldr	r3, [pc, #20]	@ (8002600 <Stop_motor_y+0xb0>)
 80025ec:	2200      	movs	r2, #0
 80025ee:	73da      	strb	r2, [r3, #15]
		AxisY.old_pos = AxisY.current_pos;
 80025f0:	4b03      	ldr	r3, [pc, #12]	@ (8002600 <Stop_motor_y+0xb0>)
 80025f2:	895b      	ldrh	r3, [r3, #10]
 80025f4:	b29a      	uxth	r2, r3
 80025f6:	4b02      	ldr	r3, [pc, #8]	@ (8002600 <Stop_motor_y+0xb0>)
 80025f8:	819a      	strh	r2, [r3, #12]
}
 80025fa:	bd80      	pop	{r7, pc}
 80025fc:	2000037c 	.word	0x2000037c
 8002600:	20000110 	.word	0x20000110
 8002604:	200003c4 	.word	0x200003c4

08002608 <Stop_motor_z>:
void Stop_motor_z(void){
 8002608:	b580      	push	{r7, lr}
 800260a:	af00      	add	r7, sp, #0
	output_z_pull_stop();
 800260c:	2108      	movs	r1, #8
 800260e:	4829      	ldr	r0, [pc, #164]	@ (80026b4 <Stop_motor_z+0xac>)
 8002610:	f003 fb7e 	bl	8005d10 <HAL_TIM_PWM_Stop>
		if(AxisZ.mode == MOVE_MANUAL){
 8002614:	4b28      	ldr	r3, [pc, #160]	@ (80026b8 <Stop_motor_z+0xb0>)
 8002616:	7bdb      	ldrb	r3, [r3, #15]
 8002618:	2b02      	cmp	r3, #2
 800261a:	d11c      	bne.n	8002656 <Stop_motor_z+0x4e>
			AxisZ.current_pos = AxisZ.old_pos + (AxisZ.dir*(get_counter_timer_slave_z()) );
 800261c:	4b26      	ldr	r3, [pc, #152]	@ (80026b8 <Stop_motor_z+0xb0>)
 800261e:	899b      	ldrh	r3, [r3, #12]
 8002620:	b29a      	uxth	r2, r3
 8002622:	4b25      	ldr	r3, [pc, #148]	@ (80026b8 <Stop_motor_z+0xb0>)
 8002624:	781b      	ldrb	r3, [r3, #0]
 8002626:	b25b      	sxtb	r3, r3
 8002628:	b299      	uxth	r1, r3
 800262a:	4b24      	ldr	r3, [pc, #144]	@ (80026bc <Stop_motor_z+0xb4>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002630:	b29b      	uxth	r3, r3
 8002632:	fb11 f303 	smulbb	r3, r1, r3
 8002636:	b29b      	uxth	r3, r3
 8002638:	4413      	add	r3, r2
 800263a:	b29a      	uxth	r2, r3
 800263c:	4b1e      	ldr	r3, [pc, #120]	@ (80026b8 <Stop_motor_z+0xb0>)
 800263e:	815a      	strh	r2, [r3, #10]
			Set_HMI_Z_Axis(AxisZ.current_pos);
 8002640:	4b1d      	ldr	r3, [pc, #116]	@ (80026b8 <Stop_motor_z+0xb0>)
 8002642:	895b      	ldrh	r3, [r3, #10]
 8002644:	b29b      	uxth	r3, r3
 8002646:	4618      	mov	r0, r3
 8002648:	f000 f85a 	bl	8002700 <Set_HMI_Z_Axis>
		reset_counter_timer_slave_z();
 800264c:	4b1b      	ldr	r3, [pc, #108]	@ (80026bc <Stop_motor_z+0xb4>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	2200      	movs	r2, #0
 8002652:	625a      	str	r2, [r3, #36]	@ 0x24
 8002654:	e025      	b.n	80026a2 <Stop_motor_z+0x9a>
		}
		else if(AxisZ.mode == MOVE_AUTO){
 8002656:	4b18      	ldr	r3, [pc, #96]	@ (80026b8 <Stop_motor_z+0xb0>)
 8002658:	7bdb      	ldrb	r3, [r3, #15]
 800265a:	2b01      	cmp	r3, #1
 800265c:	d119      	bne.n	8002692 <Stop_motor_z+0x8a>
			AxisZ.current_pos = AxisZ.old_pos + (AxisZ.dir*(get_z_target_pull() + 1)  );
 800265e:	4b16      	ldr	r3, [pc, #88]	@ (80026b8 <Stop_motor_z+0xb0>)
 8002660:	899b      	ldrh	r3, [r3, #12]
 8002662:	b29a      	uxth	r2, r3
 8002664:	4b14      	ldr	r3, [pc, #80]	@ (80026b8 <Stop_motor_z+0xb0>)
 8002666:	781b      	ldrb	r3, [r3, #0]
 8002668:	b25b      	sxtb	r3, r3
 800266a:	b299      	uxth	r1, r3
 800266c:	4b13      	ldr	r3, [pc, #76]	@ (80026bc <Stop_motor_z+0xb4>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002672:	3301      	adds	r3, #1
 8002674:	b29b      	uxth	r3, r3
 8002676:	fb11 f303 	smulbb	r3, r1, r3
 800267a:	b29b      	uxth	r3, r3
 800267c:	4413      	add	r3, r2
 800267e:	b29a      	uxth	r2, r3
 8002680:	4b0d      	ldr	r3, [pc, #52]	@ (80026b8 <Stop_motor_z+0xb0>)
 8002682:	815a      	strh	r2, [r3, #10]
			Set_HMI_Z_Axis(AxisZ.current_pos);
 8002684:	4b0c      	ldr	r3, [pc, #48]	@ (80026b8 <Stop_motor_z+0xb0>)
 8002686:	895b      	ldrh	r3, [r3, #10]
 8002688:	b29b      	uxth	r3, r3
 800268a:	4618      	mov	r0, r3
 800268c:	f000 f838 	bl	8002700 <Set_HMI_Z_Axis>
 8002690:	e007      	b.n	80026a2 <Stop_motor_z+0x9a>
		}else if(AxisZ.mode == MOVE_HOME2){
 8002692:	4b09      	ldr	r3, [pc, #36]	@ (80026b8 <Stop_motor_z+0xb0>)
 8002694:	7bdb      	ldrb	r3, [r3, #15]
 8002696:	2b04      	cmp	r3, #4
 8002698:	d103      	bne.n	80026a2 <Stop_motor_z+0x9a>
			AxisZ.mode = MOVE_HOME3;
 800269a:	4b07      	ldr	r3, [pc, #28]	@ (80026b8 <Stop_motor_z+0xb0>)
 800269c:	2205      	movs	r2, #5
 800269e:	73da      	strb	r2, [r3, #15]
			return;
 80026a0:	e007      	b.n	80026b2 <Stop_motor_z+0xaa>
		}
		AxisZ.mode = STOP;
 80026a2:	4b05      	ldr	r3, [pc, #20]	@ (80026b8 <Stop_motor_z+0xb0>)
 80026a4:	2200      	movs	r2, #0
 80026a6:	73da      	strb	r2, [r3, #15]
		AxisZ.old_pos = AxisZ.current_pos;
 80026a8:	4b03      	ldr	r3, [pc, #12]	@ (80026b8 <Stop_motor_z+0xb0>)
 80026aa:	895b      	ldrh	r3, [r3, #10]
 80026ac:	b29a      	uxth	r2, r3
 80026ae:	4b02      	ldr	r3, [pc, #8]	@ (80026b8 <Stop_motor_z+0xb0>)
 80026b0:	819a      	strh	r2, [r3, #12]
}
 80026b2:	bd80      	pop	{r7, pc}
 80026b4:	2000040c 	.word	0x2000040c
 80026b8:	20000120 	.word	0x20000120
 80026bc:	20000574 	.word	0x20000574

080026c0 <Set_HMI_X_Axis>:


 void Set_HMI_X_Axis(uint16_t value){
 80026c0:	b480      	push	{r7}
 80026c2:	b083      	sub	sp, #12
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	4603      	mov	r3, r0
 80026c8:	80fb      	strh	r3, [r7, #6]
	Holding_Registers_Database[0] = value;
 80026ca:	4a04      	ldr	r2, [pc, #16]	@ (80026dc <Set_HMI_X_Axis+0x1c>)
 80026cc:	88fb      	ldrh	r3, [r7, #6]
 80026ce:	8013      	strh	r3, [r2, #0]
}
 80026d0:	bf00      	nop
 80026d2:	370c      	adds	r7, #12
 80026d4:	46bd      	mov	sp, r7
 80026d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026da:	4770      	bx	lr
 80026dc:	2000069c 	.word	0x2000069c

080026e0 <Set_HMI_Y_Axis>:
 void Set_HMI_Y_Axis(uint16_t value){
 80026e0:	b480      	push	{r7}
 80026e2:	b083      	sub	sp, #12
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	4603      	mov	r3, r0
 80026e8:	80fb      	strh	r3, [r7, #6]
	Holding_Registers_Database[1] = value;
 80026ea:	4a04      	ldr	r2, [pc, #16]	@ (80026fc <Set_HMI_Y_Axis+0x1c>)
 80026ec:	88fb      	ldrh	r3, [r7, #6]
 80026ee:	8053      	strh	r3, [r2, #2]
}
 80026f0:	bf00      	nop
 80026f2:	370c      	adds	r7, #12
 80026f4:	46bd      	mov	sp, r7
 80026f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fa:	4770      	bx	lr
 80026fc:	2000069c 	.word	0x2000069c

08002700 <Set_HMI_Z_Axis>:
void Set_HMI_Z_Axis(uint16_t value){
 8002700:	b480      	push	{r7}
 8002702:	b083      	sub	sp, #12
 8002704:	af00      	add	r7, sp, #0
 8002706:	4603      	mov	r3, r0
 8002708:	80fb      	strh	r3, [r7, #6]
	Holding_Registers_Database[2] = value;
 800270a:	4a04      	ldr	r2, [pc, #16]	@ (800271c <Set_HMI_Z_Axis+0x1c>)
 800270c:	88fb      	ldrh	r3, [r7, #6]
 800270e:	8093      	strh	r3, [r2, #4]
}
 8002710:	bf00      	nop
 8002712:	370c      	adds	r7, #12
 8002714:	46bd      	mov	sp, r7
 8002716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271a:	4770      	bx	lr
 800271c:	2000069c 	.word	0x2000069c

08002720 <Get_HMI_X_Axis>:

uint16_t Get_HMI_X_Axis(void){
 8002720:	b480      	push	{r7}
 8002722:	af00      	add	r7, sp, #0
	return Holding_Registers_Database[0];
 8002724:	4b03      	ldr	r3, [pc, #12]	@ (8002734 <Get_HMI_X_Axis+0x14>)
 8002726:	881b      	ldrh	r3, [r3, #0]
}
 8002728:	4618      	mov	r0, r3
 800272a:	46bd      	mov	sp, r7
 800272c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002730:	4770      	bx	lr
 8002732:	bf00      	nop
 8002734:	2000069c 	.word	0x2000069c

08002738 <Get_HMI_Y_Axis>:
uint16_t Get_HMI_Y_Axis(void){
 8002738:	b480      	push	{r7}
 800273a:	af00      	add	r7, sp, #0
	return Holding_Registers_Database[1];
 800273c:	4b03      	ldr	r3, [pc, #12]	@ (800274c <Get_HMI_Y_Axis+0x14>)
 800273e:	885b      	ldrh	r3, [r3, #2]
}
 8002740:	4618      	mov	r0, r3
 8002742:	46bd      	mov	sp, r7
 8002744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002748:	4770      	bx	lr
 800274a:	bf00      	nop
 800274c:	2000069c 	.word	0x2000069c

08002750 <Get_HMI_Z_Axis>:
uint16_t Get_HMI_Z_Axis(void){
 8002750:	b480      	push	{r7}
 8002752:	af00      	add	r7, sp, #0
	return Holding_Registers_Database[2];
 8002754:	4b03      	ldr	r3, [pc, #12]	@ (8002764 <Get_HMI_Z_Axis+0x14>)
 8002756:	889b      	ldrh	r3, [r3, #4]
}
 8002758:	4618      	mov	r0, r3
 800275a:	46bd      	mov	sp, r7
 800275c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002760:	4770      	bx	lr
 8002762:	bf00      	nop
 8002764:	2000069c 	.word	0x2000069c

08002768 <Handle_X_Left>:

    return (Coils_Database[byte_index] >> bit_pos) & 0x01;
}


void Handle_X_Left (void){
 8002768:	b580      	push	{r7, lr}
 800276a:	af00      	add	r7, sp, #0
//	HAL_GPIO_TogglePin(O1_GPIO_Port, O1_Pin);
	if(AxisX.current_pos <= 0) {
 800276c:	4b0a      	ldr	r3, [pc, #40]	@ (8002798 <Handle_X_Left+0x30>)
 800276e:	895b      	ldrh	r3, [r3, #10]
 8002770:	b29b      	uxth	r3, r3
 8002772:	2b00      	cmp	r3, #0
 8002774:	d00d      	beq.n	8002792 <Handle_X_Left+0x2a>
		return;
		}
	if(AxisX.mode == STOP) {
 8002776:	4b08      	ldr	r3, [pc, #32]	@ (8002798 <Handle_X_Left+0x30>)
 8002778:	7bdb      	ldrb	r3, [r3, #15]
 800277a:	2b00      	cmp	r3, #0
 800277c:	d10a      	bne.n	8002794 <Handle_X_Left+0x2c>
		AxisX.mode =  MOVE_MANUAL;
 800277e:	4b06      	ldr	r3, [pc, #24]	@ (8002798 <Handle_X_Left+0x30>)
 8002780:	2202      	movs	r2, #2
 8002782:	73da      	strb	r2, [r3, #15]
		move_x_left(AxisX.current_pos);
 8002784:	4b04      	ldr	r3, [pc, #16]	@ (8002798 <Handle_X_Left+0x30>)
 8002786:	895b      	ldrh	r3, [r3, #10]
 8002788:	b29b      	uxth	r3, r3
 800278a:	4618      	mov	r0, r3
 800278c:	f7ff fb5a 	bl	8001e44 <move_x_left>
 8002790:	e000      	b.n	8002794 <Handle_X_Left+0x2c>
		return;
 8002792:	bf00      	nop
		}
}
 8002794:	bd80      	pop	{r7, pc}
 8002796:	bf00      	nop
 8002798:	20000100 	.word	0x20000100

0800279c <Handle_X_Right>:
void Handle_X_Right (void){
 800279c:	b580      	push	{r7, lr}
 800279e:	af00      	add	r7, sp, #0
	//  HAL_GPIO_TogglePin(O2_GPIO_Port, O2_Pin);
	if(AxisX.current_pos >= max_x){
 80027a0:	4b0c      	ldr	r3, [pc, #48]	@ (80027d4 <Handle_X_Right+0x38>)
 80027a2:	895b      	ldrh	r3, [r3, #10]
 80027a4:	b29b      	uxth	r3, r3
 80027a6:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 80027aa:	4293      	cmp	r3, r2
 80027ac:	d810      	bhi.n	80027d0 <Handle_X_Right+0x34>
		return;
	}
	if(AxisX.mode == STOP) {
 80027ae:	4b09      	ldr	r3, [pc, #36]	@ (80027d4 <Handle_X_Right+0x38>)
 80027b0:	7bdb      	ldrb	r3, [r3, #15]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d10d      	bne.n	80027d2 <Handle_X_Right+0x36>
	  AxisX.mode =  MOVE_MANUAL;
 80027b6:	4b07      	ldr	r3, [pc, #28]	@ (80027d4 <Handle_X_Right+0x38>)
 80027b8:	2202      	movs	r2, #2
 80027ba:	73da      	strb	r2, [r3, #15]
	  move_x_right(max_x - AxisX.current_pos);
 80027bc:	4b05      	ldr	r3, [pc, #20]	@ (80027d4 <Handle_X_Right+0x38>)
 80027be:	895b      	ldrh	r3, [r3, #10]
 80027c0:	b29a      	uxth	r2, r3
 80027c2:	4b05      	ldr	r3, [pc, #20]	@ (80027d8 <Handle_X_Right+0x3c>)
 80027c4:	1a9b      	subs	r3, r3, r2
 80027c6:	b29b      	uxth	r3, r3
 80027c8:	4618      	mov	r0, r3
 80027ca:	f7ff fb5d 	bl	8001e88 <move_x_right>
 80027ce:	e000      	b.n	80027d2 <Handle_X_Right+0x36>
		return;
 80027d0:	bf00      	nop
	}

}
 80027d2:	bd80      	pop	{r7, pc}
 80027d4:	20000100 	.word	0x20000100
 80027d8:	ffffc350 	.word	0xffffc350

080027dc <Handle_Y_Forward>:
void Handle_Y_Forward(void){
 80027dc:	b580      	push	{r7, lr}
 80027de:	af00      	add	r7, sp, #0
//	HAL_GPIO_TogglePin(O3_GPIO_Port, O3_Pin);
	if(AxisY.current_pos >= max_y) {
 80027e0:	4b0d      	ldr	r3, [pc, #52]	@ (8002818 <Handle_Y_Forward+0x3c>)
 80027e2:	895b      	ldrh	r3, [r3, #10]
 80027e4:	b29b      	uxth	r3, r3
 80027e6:	f246 12a7 	movw	r2, #24999	@ 0x61a7
 80027ea:	4293      	cmp	r3, r2
 80027ec:	d811      	bhi.n	8002812 <Handle_Y_Forward+0x36>
		return;
		}
	if(AxisY.mode == STOP){
 80027ee:	4b0a      	ldr	r3, [pc, #40]	@ (8002818 <Handle_Y_Forward+0x3c>)
 80027f0:	7bdb      	ldrb	r3, [r3, #15]
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d10e      	bne.n	8002814 <Handle_Y_Forward+0x38>
		AxisY.mode = MOVE_MANUAL;
 80027f6:	4b08      	ldr	r3, [pc, #32]	@ (8002818 <Handle_Y_Forward+0x3c>)
 80027f8:	2202      	movs	r2, #2
 80027fa:	73da      	strb	r2, [r3, #15]
		move_y_forward(max_y- AxisY.current_pos);
 80027fc:	4b06      	ldr	r3, [pc, #24]	@ (8002818 <Handle_Y_Forward+0x3c>)
 80027fe:	895b      	ldrh	r3, [r3, #10]
 8002800:	b29b      	uxth	r3, r3
 8002802:	f5c3 43c3 	rsb	r3, r3, #24960	@ 0x6180
 8002806:	3328      	adds	r3, #40	@ 0x28
 8002808:	b29b      	uxth	r3, r3
 800280a:	4618      	mov	r0, r3
 800280c:	f7ff fb5e 	bl	8001ecc <move_y_forward>
 8002810:	e000      	b.n	8002814 <Handle_Y_Forward+0x38>
		return;
 8002812:	bf00      	nop
	}
}
 8002814:	bd80      	pop	{r7, pc}
 8002816:	bf00      	nop
 8002818:	20000110 	.word	0x20000110

0800281c <Handle_Y_Backward>:
void Handle_Y_Backward(void){
 800281c:	b580      	push	{r7, lr}
 800281e:	af00      	add	r7, sp, #0
//	 HAL_GPIO_TogglePin(O4_GPIO_Port, O4_Pin);
	if(AxisY.current_pos <= 0  ){
 8002820:	4b0a      	ldr	r3, [pc, #40]	@ (800284c <Handle_Y_Backward+0x30>)
 8002822:	895b      	ldrh	r3, [r3, #10]
 8002824:	b29b      	uxth	r3, r3
 8002826:	2b00      	cmp	r3, #0
 8002828:	d00d      	beq.n	8002846 <Handle_Y_Backward+0x2a>
		return ;
	}
	if(AxisY.mode == STOP){
 800282a:	4b08      	ldr	r3, [pc, #32]	@ (800284c <Handle_Y_Backward+0x30>)
 800282c:	7bdb      	ldrb	r3, [r3, #15]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d10a      	bne.n	8002848 <Handle_Y_Backward+0x2c>
		AxisY.mode = MOVE_MANUAL;
 8002832:	4b06      	ldr	r3, [pc, #24]	@ (800284c <Handle_Y_Backward+0x30>)
 8002834:	2202      	movs	r2, #2
 8002836:	73da      	strb	r2, [r3, #15]
		move_y_backward( AxisY.current_pos);
 8002838:	4b04      	ldr	r3, [pc, #16]	@ (800284c <Handle_Y_Backward+0x30>)
 800283a:	895b      	ldrh	r3, [r3, #10]
 800283c:	b29b      	uxth	r3, r3
 800283e:	4618      	mov	r0, r3
 8002840:	f7ff fb66 	bl	8001f10 <move_y_backward>
 8002844:	e000      	b.n	8002848 <Handle_Y_Backward+0x2c>
		return ;
 8002846:	bf00      	nop
	}
}
 8002848:	bd80      	pop	{r7, pc}
 800284a:	bf00      	nop
 800284c:	20000110 	.word	0x20000110

08002850 <Handle_Z_Up>:
void Handle_Z_Up(void){
 8002850:	b580      	push	{r7, lr}
 8002852:	af00      	add	r7, sp, #0
//	 HAL_GPIO_TogglePin(O5_GPIO_Port, O5_Pin);
	if(AxisZ.current_pos <=0  ){
 8002854:	4b0a      	ldr	r3, [pc, #40]	@ (8002880 <Handle_Z_Up+0x30>)
 8002856:	895b      	ldrh	r3, [r3, #10]
 8002858:	b29b      	uxth	r3, r3
 800285a:	2b00      	cmp	r3, #0
 800285c:	d00d      	beq.n	800287a <Handle_Z_Up+0x2a>
			return ;
		}
	if(AxisZ.mode == STOP) {
 800285e:	4b08      	ldr	r3, [pc, #32]	@ (8002880 <Handle_Z_Up+0x30>)
 8002860:	7bdb      	ldrb	r3, [r3, #15]
 8002862:	2b00      	cmp	r3, #0
 8002864:	d10a      	bne.n	800287c <Handle_Z_Up+0x2c>
		AxisZ.mode = MOVE_MANUAL;
 8002866:	4b06      	ldr	r3, [pc, #24]	@ (8002880 <Handle_Z_Up+0x30>)
 8002868:	2202      	movs	r2, #2
 800286a:	73da      	strb	r2, [r3, #15]
		move_z_up(AxisZ.current_pos);
 800286c:	4b04      	ldr	r3, [pc, #16]	@ (8002880 <Handle_Z_Up+0x30>)
 800286e:	895b      	ldrh	r3, [r3, #10]
 8002870:	b29b      	uxth	r3, r3
 8002872:	4618      	mov	r0, r3
 8002874:	f7ff fb6e 	bl	8001f54 <move_z_up>
 8002878:	e000      	b.n	800287c <Handle_Z_Up+0x2c>
			return ;
 800287a:	bf00      	nop
	}
}
 800287c:	bd80      	pop	{r7, pc}
 800287e:	bf00      	nop
 8002880:	20000120 	.word	0x20000120

08002884 <Handle_Z_Down>:
void Handle_Z_Down(void){
 8002884:	b580      	push	{r7, lr}
 8002886:	af00      	add	r7, sp, #0
//	HAL_GPIO_TogglePin(O6_GPIO_Port, O6_Pin);
	if(AxisZ.current_pos >=max_z  ){
 8002888:	4b0d      	ldr	r3, [pc, #52]	@ (80028c0 <Handle_Z_Down+0x3c>)
 800288a:	895b      	ldrh	r3, [r3, #10]
 800288c:	b29b      	uxth	r3, r3
 800288e:	f242 720f 	movw	r2, #9999	@ 0x270f
 8002892:	4293      	cmp	r3, r2
 8002894:	d811      	bhi.n	80028ba <Handle_Z_Down+0x36>
			return ;
		}
	if(AxisZ.mode == STOP) {
 8002896:	4b0a      	ldr	r3, [pc, #40]	@ (80028c0 <Handle_Z_Down+0x3c>)
 8002898:	7bdb      	ldrb	r3, [r3, #15]
 800289a:	2b00      	cmp	r3, #0
 800289c:	d10e      	bne.n	80028bc <Handle_Z_Down+0x38>
		AxisZ.mode = MOVE_MANUAL;
 800289e:	4b08      	ldr	r3, [pc, #32]	@ (80028c0 <Handle_Z_Down+0x3c>)
 80028a0:	2202      	movs	r2, #2
 80028a2:	73da      	strb	r2, [r3, #15]
		move_z_down(max_z-AxisZ.current_pos);
 80028a4:	4b06      	ldr	r3, [pc, #24]	@ (80028c0 <Handle_Z_Down+0x3c>)
 80028a6:	895b      	ldrh	r3, [r3, #10]
 80028a8:	b29b      	uxth	r3, r3
 80028aa:	f5c3 531c 	rsb	r3, r3, #9984	@ 0x2700
 80028ae:	3310      	adds	r3, #16
 80028b0:	b29b      	uxth	r3, r3
 80028b2:	4618      	mov	r0, r3
 80028b4:	f7ff fb70 	bl	8001f98 <move_z_down>
 80028b8:	e000      	b.n	80028bc <Handle_Z_Down+0x38>
			return ;
 80028ba:	bf00      	nop
	}

}
 80028bc:	bd80      	pop	{r7, pc}
 80028be:	bf00      	nop
 80028c0:	20000120 	.word	0x20000120

080028c4 <Handle_Set>:

void Handle_Set(void){
 80028c4:	b5b0      	push	{r4, r5, r7, lr}
 80028c6:	af00      	add	r7, sp, #0
	//HAL_GPIO_TogglePin(O7_GPIO_Port, O7_Pin);
	if(AxisX.mode == STOP && AxisY.mode == STOP && AxisZ.mode == STOP ){
 80028c8:	4b0e      	ldr	r3, [pc, #56]	@ (8002904 <Handle_Set+0x40>)
 80028ca:	7bdb      	ldrb	r3, [r3, #15]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d117      	bne.n	8002900 <Handle_Set+0x3c>
 80028d0:	4b0d      	ldr	r3, [pc, #52]	@ (8002908 <Handle_Set+0x44>)
 80028d2:	7bdb      	ldrb	r3, [r3, #15]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d113      	bne.n	8002900 <Handle_Set+0x3c>
 80028d8:	4b0c      	ldr	r3, [pc, #48]	@ (800290c <Handle_Set+0x48>)
 80028da:	7bdb      	ldrb	r3, [r3, #15]
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d10f      	bne.n	8002900 <Handle_Set+0x3c>
	move_axis(Get_HMI_X_Axis(),Get_HMI_Y_Axis(), Get_HMI_Z_Axis());
 80028e0:	f7ff ff1e 	bl	8002720 <Get_HMI_X_Axis>
 80028e4:	4603      	mov	r3, r0
 80028e6:	461c      	mov	r4, r3
 80028e8:	f7ff ff26 	bl	8002738 <Get_HMI_Y_Axis>
 80028ec:	4603      	mov	r3, r0
 80028ee:	461d      	mov	r5, r3
 80028f0:	f7ff ff2e 	bl	8002750 <Get_HMI_Z_Axis>
 80028f4:	4603      	mov	r3, r0
 80028f6:	461a      	mov	r2, r3
 80028f8:	4629      	mov	r1, r5
 80028fa:	4620      	mov	r0, r4
 80028fc:	f7ff fb6e 	bl	8001fdc <move_axis>
	}
}
 8002900:	bf00      	nop
 8002902:	bdb0      	pop	{r4, r5, r7, pc}
 8002904:	20000100 	.word	0x20000100
 8002908:	20000110 	.word	0x20000110
 800290c:	20000120 	.word	0x20000120

08002910 <Handle_Home>:
void Handle_Home(void){
 8002910:	b580      	push	{r7, lr}
 8002912:	af00      	add	r7, sp, #0
	//HAL_GPIO_TogglePin(O8_GPIO_Port, O8_Pin);
	if(get_home_x() != home_x){
 8002914:	2101      	movs	r1, #1
 8002916:	481d      	ldr	r0, [pc, #116]	@ (800298c <Handle_Home+0x7c>)
 8002918:	f002 fb34 	bl	8004f84 <HAL_GPIO_ReadPin>
 800291c:	4603      	mov	r3, r0
 800291e:	2b01      	cmp	r3, #1
 8002920:	d00b      	beq.n	800293a <Handle_Home+0x2a>
		if(AxisX.mode == STOP ){
 8002922:	4b1b      	ldr	r3, [pc, #108]	@ (8002990 <Handle_Home+0x80>)
 8002924:	7bdb      	ldrb	r3, [r3, #15]
 8002926:	2b00      	cmp	r3, #0
 8002928:	d107      	bne.n	800293a <Handle_Home+0x2a>
			if(AxisX.current_pos >0){
 800292a:	4b19      	ldr	r3, [pc, #100]	@ (8002990 <Handle_Home+0x80>)
 800292c:	895b      	ldrh	r3, [r3, #10]
 800292e:	b29b      	uxth	r3, r3
 8002930:	2b00      	cmp	r3, #0
 8002932:	d002      	beq.n	800293a <Handle_Home+0x2a>
				AxisX.mode = MOVE_HOME1;
 8002934:	4b16      	ldr	r3, [pc, #88]	@ (8002990 <Handle_Home+0x80>)
 8002936:	2203      	movs	r2, #3
 8002938:	73da      	strb	r2, [r3, #15]
				}
			}
	}
	if(get_home_y() != home_y){
 800293a:	2102      	movs	r1, #2
 800293c:	4813      	ldr	r0, [pc, #76]	@ (800298c <Handle_Home+0x7c>)
 800293e:	f002 fb21 	bl	8004f84 <HAL_GPIO_ReadPin>
 8002942:	4603      	mov	r3, r0
 8002944:	2b01      	cmp	r3, #1
 8002946:	d00b      	beq.n	8002960 <Handle_Home+0x50>
		if(AxisY.mode == STOP ){
 8002948:	4b12      	ldr	r3, [pc, #72]	@ (8002994 <Handle_Home+0x84>)
 800294a:	7bdb      	ldrb	r3, [r3, #15]
 800294c:	2b00      	cmp	r3, #0
 800294e:	d107      	bne.n	8002960 <Handle_Home+0x50>
			if(AxisY.current_pos > 0){
 8002950:	4b10      	ldr	r3, [pc, #64]	@ (8002994 <Handle_Home+0x84>)
 8002952:	895b      	ldrh	r3, [r3, #10]
 8002954:	b29b      	uxth	r3, r3
 8002956:	2b00      	cmp	r3, #0
 8002958:	d002      	beq.n	8002960 <Handle_Home+0x50>
			AxisY.mode = MOVE_HOME1;
 800295a:	4b0e      	ldr	r3, [pc, #56]	@ (8002994 <Handle_Home+0x84>)
 800295c:	2203      	movs	r2, #3
 800295e:	73da      	strb	r2, [r3, #15]
				}
			}
	}
	if(get_home_z() != home_z){
 8002960:	2104      	movs	r1, #4
 8002962:	480a      	ldr	r0, [pc, #40]	@ (800298c <Handle_Home+0x7c>)
 8002964:	f002 fb0e 	bl	8004f84 <HAL_GPIO_ReadPin>
 8002968:	4603      	mov	r3, r0
 800296a:	2b01      	cmp	r3, #1
 800296c:	d00b      	beq.n	8002986 <Handle_Home+0x76>
		if(AxisZ.mode == STOP ){
 800296e:	4b0a      	ldr	r3, [pc, #40]	@ (8002998 <Handle_Home+0x88>)
 8002970:	7bdb      	ldrb	r3, [r3, #15]
 8002972:	2b00      	cmp	r3, #0
 8002974:	d107      	bne.n	8002986 <Handle_Home+0x76>
			if(AxisZ.current_pos >0){
 8002976:	4b08      	ldr	r3, [pc, #32]	@ (8002998 <Handle_Home+0x88>)
 8002978:	895b      	ldrh	r3, [r3, #10]
 800297a:	b29b      	uxth	r3, r3
 800297c:	2b00      	cmp	r3, #0
 800297e:	d002      	beq.n	8002986 <Handle_Home+0x76>
			AxisZ.mode = MOVE_HOME1;
 8002980:	4b05      	ldr	r3, [pc, #20]	@ (8002998 <Handle_Home+0x88>)
 8002982:	2203      	movs	r2, #3
 8002984:	73da      	strb	r2, [r3, #15]
				}
			}
	}
}
 8002986:	bf00      	nop
 8002988:	bd80      	pop	{r7, pc}
 800298a:	bf00      	nop
 800298c:	40020800 	.word	0x40020800
 8002990:	20000100 	.word	0x20000100
 8002994:	20000110 	.word	0x20000110
 8002998:	20000120 	.word	0x20000120

0800299c <Handle_pick_handler1>:

//uint8_t test_bitload = 0 ;

//Cylinder_and_save
void Handle_pick_handler1(void){
 800299c:	b580      	push	{r7, lr}
 800299e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(O3_GPIO_Port, O3_Pin, pick);
 80029a0:	2201      	movs	r2, #1
 80029a2:	2120      	movs	r1, #32
 80029a4:	4802      	ldr	r0, [pc, #8]	@ (80029b0 <Handle_pick_handler1+0x14>)
 80029a6:	f002 fb05 	bl	8004fb4 <HAL_GPIO_WritePin>
}
 80029aa:	bf00      	nop
 80029ac:	bd80      	pop	{r7, pc}
 80029ae:	bf00      	nop
 80029b0:	40020c00 	.word	0x40020c00

080029b4 <Handle_release_handler1>:
void Handle_release_handler1(void){
 80029b4:	b580      	push	{r7, lr}
 80029b6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(O5_GPIO_Port, O5_Pin, release);
 80029b8:	2200      	movs	r2, #0
 80029ba:	2180      	movs	r1, #128	@ 0x80
 80029bc:	4802      	ldr	r0, [pc, #8]	@ (80029c8 <Handle_release_handler1+0x14>)
 80029be:	f002 faf9 	bl	8004fb4 <HAL_GPIO_WritePin>
}
 80029c2:	bf00      	nop
 80029c4:	bd80      	pop	{r7, pc}
 80029c6:	bf00      	nop
 80029c8:	40020c00 	.word	0x40020c00

080029cc <Handle_pick_handler2>:
void Handle_pick_handler2(void){
 80029cc:	b580      	push	{r7, lr}
 80029ce:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(O4_GPIO_Port, O4_Pin, pick);
 80029d0:	2201      	movs	r2, #1
 80029d2:	2140      	movs	r1, #64	@ 0x40
 80029d4:	4802      	ldr	r0, [pc, #8]	@ (80029e0 <Handle_pick_handler2+0x14>)
 80029d6:	f002 faed 	bl	8004fb4 <HAL_GPIO_WritePin>
}
 80029da:	bf00      	nop
 80029dc:	bd80      	pop	{r7, pc}
 80029de:	bf00      	nop
 80029e0:	40020c00 	.word	0x40020c00

080029e4 <Handle_release_handler2>:
void Handle_release_handler2(void){
 80029e4:	b580      	push	{r7, lr}
 80029e6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(O6_GPIO_Port, O6_Pin, release);
 80029e8:	2200      	movs	r2, #0
 80029ea:	2108      	movs	r1, #8
 80029ec:	4802      	ldr	r0, [pc, #8]	@ (80029f8 <Handle_release_handler2+0x14>)
 80029ee:	f002 fae1 	bl	8004fb4 <HAL_GPIO_WritePin>
}
 80029f2:	bf00      	nop
 80029f4:	bd80      	pop	{r7, pc}
 80029f6:	bf00      	nop
 80029f8:	40020400 	.word	0x40020400

080029fc <Handle_save1>:
void Handle_save1(void){
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b08a      	sub	sp, #40	@ 0x28
 8002a00:	af00      	add	r7, sp, #0
//	HAL_GPIO_TogglePin(O7_GPIO_Port, O7_Pin);
	uint32_t data[10];
	Flash_Read_Data( FlashStart, data, 10);
 8002a02:	4848      	ldr	r0, [pc, #288]	@ (8002b24 <Handle_save1+0x128>)
 8002a04:	463b      	mov	r3, r7
 8002a06:	220a      	movs	r2, #10
 8002a08:	4619      	mov	r1, r3
 8002a0a:	f7fd fe66 	bl	80006da <Flash_Read_Data>
	switch(__builtin_ffs(Rubber_and_tray_indicator->all)){
 8002a0e:	4b46      	ldr	r3, [pc, #280]	@ (8002b28 <Handle_save1+0x12c>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	881b      	ldrh	r3, [r3, #0]
 8002a14:	461a      	mov	r2, r3
 8002a16:	fa92 f3a2 	rbit	r3, r2
 8002a1a:	fab3 f383 	clz	r3, r3
 8002a1e:	2a00      	cmp	r2, #0
 8002a20:	d101      	bne.n	8002a26 <Handle_save1+0x2a>
 8002a22:	f04f 33ff 	mov.w	r3, #4294967295
 8002a26:	3301      	adds	r3, #1
 8002a28:	2b03      	cmp	r3, #3
 8002a2a:	d051      	beq.n	8002ad0 <Handle_save1+0xd4>
 8002a2c:	2b03      	cmp	r3, #3
 8002a2e:	dc75      	bgt.n	8002b1c <Handle_save1+0x120>
 8002a30:	2b01      	cmp	r3, #1
 8002a32:	d002      	beq.n	8002a3a <Handle_save1+0x3e>
 8002a34:	2b02      	cmp	r3, #2
 8002a36:	d025      	beq.n	8002a84 <Handle_save1+0x88>
		//test
		data[2] =  Rubber_Mark[2].raw;
		Flash_Write_Data (FlashStart, (uint32_t*)data, 20);
		break;
	}
}
 8002a38:	e070      	b.n	8002b1c <Handle_save1+0x120>
		Rubber_Mark[0].x = AxisX.current_pos;
 8002a3a:	4b3c      	ldr	r3, [pc, #240]	@ (8002b2c <Handle_save1+0x130>)
 8002a3c:	895b      	ldrh	r3, [r3, #10]
 8002a3e:	b29a      	uxth	r2, r3
 8002a40:	4b3b      	ldr	r3, [pc, #236]	@ (8002b30 <Handle_save1+0x134>)
 8002a42:	801a      	strh	r2, [r3, #0]
		Rubber_Mark[0].y = AxisY.current_pos;
 8002a44:	4b3b      	ldr	r3, [pc, #236]	@ (8002b34 <Handle_save1+0x138>)
 8002a46:	895b      	ldrh	r3, [r3, #10]
 8002a48:	b29a      	uxth	r2, r3
 8002a4a:	4b39      	ldr	r3, [pc, #228]	@ (8002b30 <Handle_save1+0x134>)
 8002a4c:	805a      	strh	r2, [r3, #2]
		Mark[0] =  Rubber_Mark[0].x;
 8002a4e:	4b3a      	ldr	r3, [pc, #232]	@ (8002b38 <Handle_save1+0x13c>)
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	4a37      	ldr	r2, [pc, #220]	@ (8002b30 <Handle_save1+0x134>)
 8002a54:	8812      	ldrh	r2, [r2, #0]
 8002a56:	801a      	strh	r2, [r3, #0]
		Mark[1] =  Rubber_Mark[0].y;
 8002a58:	4b37      	ldr	r3, [pc, #220]	@ (8002b38 <Handle_save1+0x13c>)
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	3302      	adds	r3, #2
 8002a5e:	4a34      	ldr	r2, [pc, #208]	@ (8002b30 <Handle_save1+0x134>)
 8002a60:	8852      	ldrh	r2, [r2, #2]
 8002a62:	801a      	strh	r2, [r3, #0]
		Rubber_and_tray_indicator->bits.tray_rubber_p1 = 0;
 8002a64:	4b30      	ldr	r3, [pc, #192]	@ (8002b28 <Handle_save1+0x12c>)
 8002a66:	681a      	ldr	r2, [r3, #0]
 8002a68:	7813      	ldrb	r3, [r2, #0]
 8002a6a:	f36f 0300 	bfc	r3, #0, #1
 8002a6e:	7013      	strb	r3, [r2, #0]
		data[0] =  Rubber_Mark[0].raw;
 8002a70:	4b2f      	ldr	r3, [pc, #188]	@ (8002b30 <Handle_save1+0x134>)
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	603b      	str	r3, [r7, #0]
		Flash_Write_Data (FlashStart, (uint32_t*)data, 10);
 8002a76:	482b      	ldr	r0, [pc, #172]	@ (8002b24 <Handle_save1+0x128>)
 8002a78:	463b      	mov	r3, r7
 8002a7a:	220a      	movs	r2, #10
 8002a7c:	4619      	mov	r1, r3
 8002a7e:	f7fd fea3 	bl	80007c8 <Flash_Write_Data>
		break;
 8002a82:	e04b      	b.n	8002b1c <Handle_save1+0x120>
		Rubber_Mark[1].x = AxisX.current_pos;
 8002a84:	4b29      	ldr	r3, [pc, #164]	@ (8002b2c <Handle_save1+0x130>)
 8002a86:	895b      	ldrh	r3, [r3, #10]
 8002a88:	b29a      	uxth	r2, r3
 8002a8a:	4b29      	ldr	r3, [pc, #164]	@ (8002b30 <Handle_save1+0x134>)
 8002a8c:	809a      	strh	r2, [r3, #4]
		Rubber_Mark[1].y = AxisY.current_pos;
 8002a8e:	4b29      	ldr	r3, [pc, #164]	@ (8002b34 <Handle_save1+0x138>)
 8002a90:	895b      	ldrh	r3, [r3, #10]
 8002a92:	b29a      	uxth	r2, r3
 8002a94:	4b26      	ldr	r3, [pc, #152]	@ (8002b30 <Handle_save1+0x134>)
 8002a96:	80da      	strh	r2, [r3, #6]
		Mark[2] =  Rubber_Mark[1].x;
 8002a98:	4b27      	ldr	r3, [pc, #156]	@ (8002b38 <Handle_save1+0x13c>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	3304      	adds	r3, #4
 8002a9e:	4a24      	ldr	r2, [pc, #144]	@ (8002b30 <Handle_save1+0x134>)
 8002aa0:	8892      	ldrh	r2, [r2, #4]
 8002aa2:	801a      	strh	r2, [r3, #0]
		Mark[3] =  Rubber_Mark[1].y;
 8002aa4:	4b24      	ldr	r3, [pc, #144]	@ (8002b38 <Handle_save1+0x13c>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	3306      	adds	r3, #6
 8002aaa:	4a21      	ldr	r2, [pc, #132]	@ (8002b30 <Handle_save1+0x134>)
 8002aac:	88d2      	ldrh	r2, [r2, #6]
 8002aae:	801a      	strh	r2, [r3, #0]
		Rubber_and_tray_indicator->bits.tray_rubber_p2 = 0;
 8002ab0:	4b1d      	ldr	r3, [pc, #116]	@ (8002b28 <Handle_save1+0x12c>)
 8002ab2:	681a      	ldr	r2, [r3, #0]
 8002ab4:	7813      	ldrb	r3, [r2, #0]
 8002ab6:	f36f 0341 	bfc	r3, #1, #1
 8002aba:	7013      	strb	r3, [r2, #0]
		data[1] =  Rubber_Mark[1].raw;
 8002abc:	4b1c      	ldr	r3, [pc, #112]	@ (8002b30 <Handle_save1+0x134>)
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	607b      	str	r3, [r7, #4]
		Flash_Write_Data (FlashStart, (uint32_t*)data, 20);
 8002ac2:	4818      	ldr	r0, [pc, #96]	@ (8002b24 <Handle_save1+0x128>)
 8002ac4:	463b      	mov	r3, r7
 8002ac6:	2214      	movs	r2, #20
 8002ac8:	4619      	mov	r1, r3
 8002aca:	f7fd fe7d 	bl	80007c8 <Flash_Write_Data>
		break;
 8002ace:	e025      	b.n	8002b1c <Handle_save1+0x120>
		Rubber_Mark[2].x = AxisX.current_pos;
 8002ad0:	4b16      	ldr	r3, [pc, #88]	@ (8002b2c <Handle_save1+0x130>)
 8002ad2:	895b      	ldrh	r3, [r3, #10]
 8002ad4:	b29a      	uxth	r2, r3
 8002ad6:	4b16      	ldr	r3, [pc, #88]	@ (8002b30 <Handle_save1+0x134>)
 8002ad8:	811a      	strh	r2, [r3, #8]
		Rubber_Mark[2].y = AxisY.current_pos;
 8002ada:	4b16      	ldr	r3, [pc, #88]	@ (8002b34 <Handle_save1+0x138>)
 8002adc:	895b      	ldrh	r3, [r3, #10]
 8002ade:	b29a      	uxth	r2, r3
 8002ae0:	4b13      	ldr	r3, [pc, #76]	@ (8002b30 <Handle_save1+0x134>)
 8002ae2:	815a      	strh	r2, [r3, #10]
		Mark[4] =  Rubber_Mark[2].x;
 8002ae4:	4b14      	ldr	r3, [pc, #80]	@ (8002b38 <Handle_save1+0x13c>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	3308      	adds	r3, #8
 8002aea:	4a11      	ldr	r2, [pc, #68]	@ (8002b30 <Handle_save1+0x134>)
 8002aec:	8912      	ldrh	r2, [r2, #8]
 8002aee:	801a      	strh	r2, [r3, #0]
		Mark[5] =  Rubber_Mark[2].y;
 8002af0:	4b11      	ldr	r3, [pc, #68]	@ (8002b38 <Handle_save1+0x13c>)
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	330a      	adds	r3, #10
 8002af6:	4a0e      	ldr	r2, [pc, #56]	@ (8002b30 <Handle_save1+0x134>)
 8002af8:	8952      	ldrh	r2, [r2, #10]
 8002afa:	801a      	strh	r2, [r3, #0]
		Rubber_and_tray_indicator->bits.tray_rubber_p3 = 0;
 8002afc:	4b0a      	ldr	r3, [pc, #40]	@ (8002b28 <Handle_save1+0x12c>)
 8002afe:	681a      	ldr	r2, [r3, #0]
 8002b00:	7813      	ldrb	r3, [r2, #0]
 8002b02:	f36f 0382 	bfc	r3, #2, #1
 8002b06:	7013      	strb	r3, [r2, #0]
		data[2] =  Rubber_Mark[2].raw;
 8002b08:	4b09      	ldr	r3, [pc, #36]	@ (8002b30 <Handle_save1+0x134>)
 8002b0a:	689b      	ldr	r3, [r3, #8]
 8002b0c:	60bb      	str	r3, [r7, #8]
		Flash_Write_Data (FlashStart, (uint32_t*)data, 20);
 8002b0e:	4805      	ldr	r0, [pc, #20]	@ (8002b24 <Handle_save1+0x128>)
 8002b10:	463b      	mov	r3, r7
 8002b12:	2214      	movs	r2, #20
 8002b14:	4619      	mov	r1, r3
 8002b16:	f7fd fe57 	bl	80007c8 <Flash_Write_Data>
		break;
 8002b1a:	bf00      	nop
}
 8002b1c:	bf00      	nop
 8002b1e:	3728      	adds	r7, #40	@ 0x28
 8002b20:	46bd      	mov	sp, r7
 8002b22:	bd80      	pop	{r7, pc}
 8002b24:	0800c000 	.word	0x0800c000
 8002b28:	200000d4 	.word	0x200000d4
 8002b2c:	20000100 	.word	0x20000100
 8002b30:	200008f4 	.word	0x200008f4
 8002b34:	20000110 	.word	0x20000110
 8002b38:	200000d8 	.word	0x200000d8

08002b3c <Handle_save2>:
void Handle_save2(void){
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b08a      	sub	sp, #40	@ 0x28
 8002b40:	af00      	add	r7, sp, #0
	//HAL_GPIO_TogglePin(O8_GPIO_Port, O8_Pin);
	uint32_t data[10];
	Flash_Read_Data( FlashStart, data, 10);
 8002b42:	4849      	ldr	r0, [pc, #292]	@ (8002c68 <Handle_save2+0x12c>)
 8002b44:	463b      	mov	r3, r7
 8002b46:	220a      	movs	r2, #10
 8002b48:	4619      	mov	r1, r3
 8002b4a:	f7fd fdc6 	bl	80006da <Flash_Read_Data>
	switch(__builtin_ffs(Rubber_and_tray_indicator->all)){
 8002b4e:	4b47      	ldr	r3, [pc, #284]	@ (8002c6c <Handle_save2+0x130>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	881b      	ldrh	r3, [r3, #0]
 8002b54:	461a      	mov	r2, r3
 8002b56:	fa92 f3a2 	rbit	r3, r2
 8002b5a:	fab3 f383 	clz	r3, r3
 8002b5e:	2a00      	cmp	r2, #0
 8002b60:	d101      	bne.n	8002b66 <Handle_save2+0x2a>
 8002b62:	f04f 33ff 	mov.w	r3, #4294967295
 8002b66:	3301      	adds	r3, #1
 8002b68:	2b06      	cmp	r3, #6
 8002b6a:	d052      	beq.n	8002c12 <Handle_save2+0xd6>
 8002b6c:	2b06      	cmp	r3, #6
 8002b6e:	dc76      	bgt.n	8002c5e <Handle_save2+0x122>
 8002b70:	2b04      	cmp	r3, #4
 8002b72:	d002      	beq.n	8002b7a <Handle_save2+0x3e>
 8002b74:	2b05      	cmp	r3, #5
 8002b76:	d026      	beq.n	8002bc6 <Handle_save2+0x8a>
				data[5] =  Tray1_Mark[0].raw;
				Flash_Write_Data (FlashStart, (uint32_t*)data, 10);
				Rubber_and_tray_indicator->bits.tray1_p3 = 0 ;
		break;
	}
}
 8002b78:	e071      	b.n	8002c5e <Handle_save2+0x122>
				Tray1_Mark[0].x = AxisX.current_pos;
 8002b7a:	4b3d      	ldr	r3, [pc, #244]	@ (8002c70 <Handle_save2+0x134>)
 8002b7c:	895b      	ldrh	r3, [r3, #10]
 8002b7e:	b29a      	uxth	r2, r3
 8002b80:	4b3c      	ldr	r3, [pc, #240]	@ (8002c74 <Handle_save2+0x138>)
 8002b82:	801a      	strh	r2, [r3, #0]
				Tray1_Mark[0].y = AxisY.current_pos;
 8002b84:	4b3c      	ldr	r3, [pc, #240]	@ (8002c78 <Handle_save2+0x13c>)
 8002b86:	895b      	ldrh	r3, [r3, #10]
 8002b88:	b29a      	uxth	r2, r3
 8002b8a:	4b3a      	ldr	r3, [pc, #232]	@ (8002c74 <Handle_save2+0x138>)
 8002b8c:	805a      	strh	r2, [r3, #2]
				Mark[6] =  Tray1_Mark[0].x;
 8002b8e:	4b3b      	ldr	r3, [pc, #236]	@ (8002c7c <Handle_save2+0x140>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	330c      	adds	r3, #12
 8002b94:	4a37      	ldr	r2, [pc, #220]	@ (8002c74 <Handle_save2+0x138>)
 8002b96:	8812      	ldrh	r2, [r2, #0]
 8002b98:	801a      	strh	r2, [r3, #0]
				Mark[7] =  Tray1_Mark[0].y;
 8002b9a:	4b38      	ldr	r3, [pc, #224]	@ (8002c7c <Handle_save2+0x140>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	330e      	adds	r3, #14
 8002ba0:	4a34      	ldr	r2, [pc, #208]	@ (8002c74 <Handle_save2+0x138>)
 8002ba2:	8852      	ldrh	r2, [r2, #2]
 8002ba4:	801a      	strh	r2, [r3, #0]
				data[3] =  Tray1_Mark[0].raw;
 8002ba6:	4b33      	ldr	r3, [pc, #204]	@ (8002c74 <Handle_save2+0x138>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	60fb      	str	r3, [r7, #12]
				Flash_Write_Data (FlashStart, (uint32_t*)data, 10);
 8002bac:	482e      	ldr	r0, [pc, #184]	@ (8002c68 <Handle_save2+0x12c>)
 8002bae:	463b      	mov	r3, r7
 8002bb0:	220a      	movs	r2, #10
 8002bb2:	4619      	mov	r1, r3
 8002bb4:	f7fd fe08 	bl	80007c8 <Flash_Write_Data>
				Rubber_and_tray_indicator->bits.tray1_p1 = 0 ;
 8002bb8:	4b2c      	ldr	r3, [pc, #176]	@ (8002c6c <Handle_save2+0x130>)
 8002bba:	681a      	ldr	r2, [r3, #0]
 8002bbc:	7813      	ldrb	r3, [r2, #0]
 8002bbe:	f36f 03c3 	bfc	r3, #3, #1
 8002bc2:	7013      	strb	r3, [r2, #0]
		break;
 8002bc4:	e04b      	b.n	8002c5e <Handle_save2+0x122>
				Tray1_Mark[1].x = AxisX.current_pos;
 8002bc6:	4b2a      	ldr	r3, [pc, #168]	@ (8002c70 <Handle_save2+0x134>)
 8002bc8:	895b      	ldrh	r3, [r3, #10]
 8002bca:	b29a      	uxth	r2, r3
 8002bcc:	4b29      	ldr	r3, [pc, #164]	@ (8002c74 <Handle_save2+0x138>)
 8002bce:	809a      	strh	r2, [r3, #4]
				Tray1_Mark[1].y = AxisY.current_pos;
 8002bd0:	4b29      	ldr	r3, [pc, #164]	@ (8002c78 <Handle_save2+0x13c>)
 8002bd2:	895b      	ldrh	r3, [r3, #10]
 8002bd4:	b29a      	uxth	r2, r3
 8002bd6:	4b27      	ldr	r3, [pc, #156]	@ (8002c74 <Handle_save2+0x138>)
 8002bd8:	80da      	strh	r2, [r3, #6]
				Mark[8] =  Tray1_Mark[1].x;
 8002bda:	4b28      	ldr	r3, [pc, #160]	@ (8002c7c <Handle_save2+0x140>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	3310      	adds	r3, #16
 8002be0:	4a24      	ldr	r2, [pc, #144]	@ (8002c74 <Handle_save2+0x138>)
 8002be2:	8892      	ldrh	r2, [r2, #4]
 8002be4:	801a      	strh	r2, [r3, #0]
				Mark[9] =  Tray1_Mark[1].y;
 8002be6:	4b25      	ldr	r3, [pc, #148]	@ (8002c7c <Handle_save2+0x140>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	3312      	adds	r3, #18
 8002bec:	4a21      	ldr	r2, [pc, #132]	@ (8002c74 <Handle_save2+0x138>)
 8002bee:	88d2      	ldrh	r2, [r2, #6]
 8002bf0:	801a      	strh	r2, [r3, #0]
				data[4] =  Tray1_Mark[1].raw;
 8002bf2:	4b20      	ldr	r3, [pc, #128]	@ (8002c74 <Handle_save2+0x138>)
 8002bf4:	685b      	ldr	r3, [r3, #4]
 8002bf6:	613b      	str	r3, [r7, #16]
				Flash_Write_Data (FlashStart, (uint32_t*)data, 10);
 8002bf8:	481b      	ldr	r0, [pc, #108]	@ (8002c68 <Handle_save2+0x12c>)
 8002bfa:	463b      	mov	r3, r7
 8002bfc:	220a      	movs	r2, #10
 8002bfe:	4619      	mov	r1, r3
 8002c00:	f7fd fde2 	bl	80007c8 <Flash_Write_Data>
				Rubber_and_tray_indicator->bits.tray1_p2 = 0 ;
 8002c04:	4b19      	ldr	r3, [pc, #100]	@ (8002c6c <Handle_save2+0x130>)
 8002c06:	681a      	ldr	r2, [r3, #0]
 8002c08:	7813      	ldrb	r3, [r2, #0]
 8002c0a:	f36f 1304 	bfc	r3, #4, #1
 8002c0e:	7013      	strb	r3, [r2, #0]
		break;
 8002c10:	e025      	b.n	8002c5e <Handle_save2+0x122>
				Tray1_Mark[2].x = AxisX.current_pos;
 8002c12:	4b17      	ldr	r3, [pc, #92]	@ (8002c70 <Handle_save2+0x134>)
 8002c14:	895b      	ldrh	r3, [r3, #10]
 8002c16:	b29a      	uxth	r2, r3
 8002c18:	4b16      	ldr	r3, [pc, #88]	@ (8002c74 <Handle_save2+0x138>)
 8002c1a:	811a      	strh	r2, [r3, #8]
				Tray1_Mark[2].y = AxisY.current_pos;
 8002c1c:	4b16      	ldr	r3, [pc, #88]	@ (8002c78 <Handle_save2+0x13c>)
 8002c1e:	895b      	ldrh	r3, [r3, #10]
 8002c20:	b29a      	uxth	r2, r3
 8002c22:	4b14      	ldr	r3, [pc, #80]	@ (8002c74 <Handle_save2+0x138>)
 8002c24:	815a      	strh	r2, [r3, #10]
				Mark[10] =  Tray1_Mark[2].x;
 8002c26:	4b15      	ldr	r3, [pc, #84]	@ (8002c7c <Handle_save2+0x140>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	3314      	adds	r3, #20
 8002c2c:	4a11      	ldr	r2, [pc, #68]	@ (8002c74 <Handle_save2+0x138>)
 8002c2e:	8912      	ldrh	r2, [r2, #8]
 8002c30:	801a      	strh	r2, [r3, #0]
				Mark[11] =  Tray1_Mark[2].y;
 8002c32:	4b12      	ldr	r3, [pc, #72]	@ (8002c7c <Handle_save2+0x140>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	3316      	adds	r3, #22
 8002c38:	4a0e      	ldr	r2, [pc, #56]	@ (8002c74 <Handle_save2+0x138>)
 8002c3a:	8952      	ldrh	r2, [r2, #10]
 8002c3c:	801a      	strh	r2, [r3, #0]
				data[5] =  Tray1_Mark[0].raw;
 8002c3e:	4b0d      	ldr	r3, [pc, #52]	@ (8002c74 <Handle_save2+0x138>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	617b      	str	r3, [r7, #20]
				Flash_Write_Data (FlashStart, (uint32_t*)data, 10);
 8002c44:	4808      	ldr	r0, [pc, #32]	@ (8002c68 <Handle_save2+0x12c>)
 8002c46:	463b      	mov	r3, r7
 8002c48:	220a      	movs	r2, #10
 8002c4a:	4619      	mov	r1, r3
 8002c4c:	f7fd fdbc 	bl	80007c8 <Flash_Write_Data>
				Rubber_and_tray_indicator->bits.tray1_p3 = 0 ;
 8002c50:	4b06      	ldr	r3, [pc, #24]	@ (8002c6c <Handle_save2+0x130>)
 8002c52:	681a      	ldr	r2, [r3, #0]
 8002c54:	7813      	ldrb	r3, [r2, #0]
 8002c56:	f36f 1345 	bfc	r3, #5, #1
 8002c5a:	7013      	strb	r3, [r2, #0]
		break;
 8002c5c:	bf00      	nop
}
 8002c5e:	bf00      	nop
 8002c60:	3728      	adds	r7, #40	@ 0x28
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bd80      	pop	{r7, pc}
 8002c66:	bf00      	nop
 8002c68:	0800c000 	.word	0x0800c000
 8002c6c:	200000d4 	.word	0x200000d4
 8002c70:	20000100 	.word	0x20000100
 8002c74:	20000900 	.word	0x20000900
 8002c78:	20000110 	.word	0x20000110
 8002c7c:	200000d8 	.word	0x200000d8

08002c80 <Handle_save3>:
void Handle_save3(void){
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b08a      	sub	sp, #40	@ 0x28
 8002c84:	af00      	add	r7, sp, #0
	// HAL_GPIO_TogglePin(O9_GPIO_Port, O9_Pin);
	uint32_t data[10];
	Flash_Read_Data( FlashStart, data, 10);
 8002c86:	4849      	ldr	r0, [pc, #292]	@ (8002dac <Handle_save3+0x12c>)
 8002c88:	463b      	mov	r3, r7
 8002c8a:	220a      	movs	r2, #10
 8002c8c:	4619      	mov	r1, r3
 8002c8e:	f7fd fd24 	bl	80006da <Flash_Read_Data>
	switch(__builtin_ffs(Rubber_and_tray_indicator->all)){
 8002c92:	4b47      	ldr	r3, [pc, #284]	@ (8002db0 <Handle_save3+0x130>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	881b      	ldrh	r3, [r3, #0]
 8002c98:	461a      	mov	r2, r3
 8002c9a:	fa92 f3a2 	rbit	r3, r2
 8002c9e:	fab3 f383 	clz	r3, r3
 8002ca2:	2a00      	cmp	r2, #0
 8002ca4:	d101      	bne.n	8002caa <Handle_save3+0x2a>
 8002ca6:	f04f 33ff 	mov.w	r3, #4294967295
 8002caa:	3301      	adds	r3, #1
 8002cac:	2b09      	cmp	r3, #9
 8002cae:	d052      	beq.n	8002d56 <Handle_save3+0xd6>
 8002cb0:	2b09      	cmp	r3, #9
 8002cb2:	dc76      	bgt.n	8002da2 <Handle_save3+0x122>
 8002cb4:	2b07      	cmp	r3, #7
 8002cb6:	d002      	beq.n	8002cbe <Handle_save3+0x3e>
 8002cb8:	2b08      	cmp	r3, #8
 8002cba:	d026      	beq.n	8002d0a <Handle_save3+0x8a>
				data[8] =  Tray2_Mark[2].raw;
				Flash_Write_Data (FlashStart, (uint32_t*)data, 10);
				Rubber_and_tray_indicator->bits.tray2_p3 = 0 ;
		break;
	}
}
 8002cbc:	e071      	b.n	8002da2 <Handle_save3+0x122>
				Tray2_Mark[0].x = AxisX.current_pos;
 8002cbe:	4b3d      	ldr	r3, [pc, #244]	@ (8002db4 <Handle_save3+0x134>)
 8002cc0:	895b      	ldrh	r3, [r3, #10]
 8002cc2:	b29a      	uxth	r2, r3
 8002cc4:	4b3c      	ldr	r3, [pc, #240]	@ (8002db8 <Handle_save3+0x138>)
 8002cc6:	801a      	strh	r2, [r3, #0]
				Tray2_Mark[0].y = AxisY.current_pos;
 8002cc8:	4b3c      	ldr	r3, [pc, #240]	@ (8002dbc <Handle_save3+0x13c>)
 8002cca:	895b      	ldrh	r3, [r3, #10]
 8002ccc:	b29a      	uxth	r2, r3
 8002cce:	4b3a      	ldr	r3, [pc, #232]	@ (8002db8 <Handle_save3+0x138>)
 8002cd0:	805a      	strh	r2, [r3, #2]
				Mark[12] =  Tray2_Mark[0].x;
 8002cd2:	4b3b      	ldr	r3, [pc, #236]	@ (8002dc0 <Handle_save3+0x140>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	3318      	adds	r3, #24
 8002cd8:	4a37      	ldr	r2, [pc, #220]	@ (8002db8 <Handle_save3+0x138>)
 8002cda:	8812      	ldrh	r2, [r2, #0]
 8002cdc:	801a      	strh	r2, [r3, #0]
				Mark[13] =  Tray2_Mark[0].y;
 8002cde:	4b38      	ldr	r3, [pc, #224]	@ (8002dc0 <Handle_save3+0x140>)
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	331a      	adds	r3, #26
 8002ce4:	4a34      	ldr	r2, [pc, #208]	@ (8002db8 <Handle_save3+0x138>)
 8002ce6:	8852      	ldrh	r2, [r2, #2]
 8002ce8:	801a      	strh	r2, [r3, #0]
				data[6] =  Tray2_Mark[0].raw;
 8002cea:	4b33      	ldr	r3, [pc, #204]	@ (8002db8 <Handle_save3+0x138>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	61bb      	str	r3, [r7, #24]
				Flash_Write_Data (FlashStart, (uint32_t*)data, 10);
 8002cf0:	482e      	ldr	r0, [pc, #184]	@ (8002dac <Handle_save3+0x12c>)
 8002cf2:	463b      	mov	r3, r7
 8002cf4:	220a      	movs	r2, #10
 8002cf6:	4619      	mov	r1, r3
 8002cf8:	f7fd fd66 	bl	80007c8 <Flash_Write_Data>
				Rubber_and_tray_indicator->bits.tray2_p1 = 0 ;
 8002cfc:	4b2c      	ldr	r3, [pc, #176]	@ (8002db0 <Handle_save3+0x130>)
 8002cfe:	681a      	ldr	r2, [r3, #0]
 8002d00:	7813      	ldrb	r3, [r2, #0]
 8002d02:	f36f 1386 	bfc	r3, #6, #1
 8002d06:	7013      	strb	r3, [r2, #0]
		break;
 8002d08:	e04b      	b.n	8002da2 <Handle_save3+0x122>
				Tray2_Mark[1].x = AxisX.current_pos;
 8002d0a:	4b2a      	ldr	r3, [pc, #168]	@ (8002db4 <Handle_save3+0x134>)
 8002d0c:	895b      	ldrh	r3, [r3, #10]
 8002d0e:	b29a      	uxth	r2, r3
 8002d10:	4b29      	ldr	r3, [pc, #164]	@ (8002db8 <Handle_save3+0x138>)
 8002d12:	809a      	strh	r2, [r3, #4]
				Tray2_Mark[1].y = AxisY.current_pos;
 8002d14:	4b29      	ldr	r3, [pc, #164]	@ (8002dbc <Handle_save3+0x13c>)
 8002d16:	895b      	ldrh	r3, [r3, #10]
 8002d18:	b29a      	uxth	r2, r3
 8002d1a:	4b27      	ldr	r3, [pc, #156]	@ (8002db8 <Handle_save3+0x138>)
 8002d1c:	80da      	strh	r2, [r3, #6]
				Mark[14] =  Tray2_Mark[1].x;
 8002d1e:	4b28      	ldr	r3, [pc, #160]	@ (8002dc0 <Handle_save3+0x140>)
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	331c      	adds	r3, #28
 8002d24:	4a24      	ldr	r2, [pc, #144]	@ (8002db8 <Handle_save3+0x138>)
 8002d26:	8892      	ldrh	r2, [r2, #4]
 8002d28:	801a      	strh	r2, [r3, #0]
				Mark[15] =  Tray2_Mark[1].y;
 8002d2a:	4b25      	ldr	r3, [pc, #148]	@ (8002dc0 <Handle_save3+0x140>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	331e      	adds	r3, #30
 8002d30:	4a21      	ldr	r2, [pc, #132]	@ (8002db8 <Handle_save3+0x138>)
 8002d32:	88d2      	ldrh	r2, [r2, #6]
 8002d34:	801a      	strh	r2, [r3, #0]
				data[7] =  Tray2_Mark[1].raw;
 8002d36:	4b20      	ldr	r3, [pc, #128]	@ (8002db8 <Handle_save3+0x138>)
 8002d38:	685b      	ldr	r3, [r3, #4]
 8002d3a:	61fb      	str	r3, [r7, #28]
				Flash_Write_Data (FlashStart, (uint32_t*)data, 10);
 8002d3c:	481b      	ldr	r0, [pc, #108]	@ (8002dac <Handle_save3+0x12c>)
 8002d3e:	463b      	mov	r3, r7
 8002d40:	220a      	movs	r2, #10
 8002d42:	4619      	mov	r1, r3
 8002d44:	f7fd fd40 	bl	80007c8 <Flash_Write_Data>
				Rubber_and_tray_indicator->bits.tray2_p2 = 0 ;
 8002d48:	4b19      	ldr	r3, [pc, #100]	@ (8002db0 <Handle_save3+0x130>)
 8002d4a:	681a      	ldr	r2, [r3, #0]
 8002d4c:	7813      	ldrb	r3, [r2, #0]
 8002d4e:	f36f 13c7 	bfc	r3, #7, #1
 8002d52:	7013      	strb	r3, [r2, #0]
		break;
 8002d54:	e025      	b.n	8002da2 <Handle_save3+0x122>
				Tray2_Mark[2].x = AxisX.current_pos;
 8002d56:	4b17      	ldr	r3, [pc, #92]	@ (8002db4 <Handle_save3+0x134>)
 8002d58:	895b      	ldrh	r3, [r3, #10]
 8002d5a:	b29a      	uxth	r2, r3
 8002d5c:	4b16      	ldr	r3, [pc, #88]	@ (8002db8 <Handle_save3+0x138>)
 8002d5e:	811a      	strh	r2, [r3, #8]
				Tray2_Mark[2].y = AxisY.current_pos;
 8002d60:	4b16      	ldr	r3, [pc, #88]	@ (8002dbc <Handle_save3+0x13c>)
 8002d62:	895b      	ldrh	r3, [r3, #10]
 8002d64:	b29a      	uxth	r2, r3
 8002d66:	4b14      	ldr	r3, [pc, #80]	@ (8002db8 <Handle_save3+0x138>)
 8002d68:	815a      	strh	r2, [r3, #10]
				Mark[16] =  Tray2_Mark[2].x;
 8002d6a:	4b15      	ldr	r3, [pc, #84]	@ (8002dc0 <Handle_save3+0x140>)
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	3320      	adds	r3, #32
 8002d70:	4a11      	ldr	r2, [pc, #68]	@ (8002db8 <Handle_save3+0x138>)
 8002d72:	8912      	ldrh	r2, [r2, #8]
 8002d74:	801a      	strh	r2, [r3, #0]
				Mark[17] =  Tray2_Mark[2].y;
 8002d76:	4b12      	ldr	r3, [pc, #72]	@ (8002dc0 <Handle_save3+0x140>)
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	3322      	adds	r3, #34	@ 0x22
 8002d7c:	4a0e      	ldr	r2, [pc, #56]	@ (8002db8 <Handle_save3+0x138>)
 8002d7e:	8952      	ldrh	r2, [r2, #10]
 8002d80:	801a      	strh	r2, [r3, #0]
				data[8] =  Tray2_Mark[2].raw;
 8002d82:	4b0d      	ldr	r3, [pc, #52]	@ (8002db8 <Handle_save3+0x138>)
 8002d84:	689b      	ldr	r3, [r3, #8]
 8002d86:	623b      	str	r3, [r7, #32]
				Flash_Write_Data (FlashStart, (uint32_t*)data, 10);
 8002d88:	4808      	ldr	r0, [pc, #32]	@ (8002dac <Handle_save3+0x12c>)
 8002d8a:	463b      	mov	r3, r7
 8002d8c:	220a      	movs	r2, #10
 8002d8e:	4619      	mov	r1, r3
 8002d90:	f7fd fd1a 	bl	80007c8 <Flash_Write_Data>
				Rubber_and_tray_indicator->bits.tray2_p3 = 0 ;
 8002d94:	4b06      	ldr	r3, [pc, #24]	@ (8002db0 <Handle_save3+0x130>)
 8002d96:	681a      	ldr	r2, [r3, #0]
 8002d98:	7853      	ldrb	r3, [r2, #1]
 8002d9a:	f36f 0300 	bfc	r3, #0, #1
 8002d9e:	7053      	strb	r3, [r2, #1]
		break;
 8002da0:	bf00      	nop
}
 8002da2:	bf00      	nop
 8002da4:	3728      	adds	r7, #40	@ 0x28
 8002da6:	46bd      	mov	sp, r7
 8002da8:	bd80      	pop	{r7, pc}
 8002daa:	bf00      	nop
 8002dac:	0800c000 	.word	0x0800c000
 8002db0:	200000d4 	.word	0x200000d4
 8002db4:	20000100 	.word	0x20000100
 8002db8:	2000090c 	.word	0x2000090c
 8002dbc:	20000110 	.word	0x20000110
 8002dc0:	200000d8 	.word	0x200000d8

08002dc4 <Handle_load>:
void Handle_load(void){
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b082      	sub	sp, #8
 8002dc8:	af00      	add	r7, sp, #0
//	HAL_GPIO_TogglePin(O10_GPIO_Port, O10_Pin);

	int test_builtin1 = __builtin_ffs(Rubber_and_tray_indicator->all);
 8002dca:	4b1c      	ldr	r3, [pc, #112]	@ (8002e3c <Handle_load+0x78>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	881b      	ldrh	r3, [r3, #0]
 8002dd0:	461a      	mov	r2, r3
 8002dd2:	fa92 f3a2 	rbit	r3, r2
 8002dd6:	fab3 f383 	clz	r3, r3
 8002dda:	2a00      	cmp	r2, #0
 8002ddc:	d101      	bne.n	8002de2 <Handle_load+0x1e>
 8002dde:	f04f 33ff 	mov.w	r3, #4294967295
 8002de2:	3301      	adds	r3, #1
 8002de4:	607b      	str	r3, [r7, #4]
		if (test_builtin1 > 0) {
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	dd1c      	ble.n	8002e26 <Handle_load+0x62>
		    test_builtin1 -= 1;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	3b01      	subs	r3, #1
 8002df0:	607b      	str	r3, [r7, #4]
		    if (test_builtin1 < (int)(sizeof(motormoveTable1) / sizeof(motormoveTable1[0]))) {
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	2b08      	cmp	r3, #8
 8002df6:	dc16      	bgt.n	8002e26 <Handle_load+0x62>
		    	if(AxisX.mode == STOP && AxisY.mode == STOP && AxisZ.mode == STOP ){
 8002df8:	4b11      	ldr	r3, [pc, #68]	@ (8002e40 <Handle_load+0x7c>)
 8002dfa:	7bdb      	ldrb	r3, [r3, #15]
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d112      	bne.n	8002e26 <Handle_load+0x62>
 8002e00:	4b10      	ldr	r3, [pc, #64]	@ (8002e44 <Handle_load+0x80>)
 8002e02:	7bdb      	ldrb	r3, [r3, #15]
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d10e      	bne.n	8002e26 <Handle_load+0x62>
 8002e08:	4b0f      	ldr	r3, [pc, #60]	@ (8002e48 <Handle_load+0x84>)
 8002e0a:	7bdb      	ldrb	r3, [r3, #15]
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d10a      	bne.n	8002e26 <Handle_load+0x62>
		    		motormoveTable1[test_builtin1]();
 8002e10:	4a0e      	ldr	r2, [pc, #56]	@ (8002e4c <Handle_load+0x88>)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e18:	4798      	blx	r3
		        	Cylinder_and_save->bits.load = 0;
 8002e1a:	4b0d      	ldr	r3, [pc, #52]	@ (8002e50 <Handle_load+0x8c>)
 8002e1c:	681a      	ldr	r2, [r3, #0]
 8002e1e:	7813      	ldrb	r3, [r2, #0]
 8002e20:	f36f 13c7 	bfc	r3, #7, #1
 8002e24:	7013      	strb	r3, [r2, #0]
				}
		    }
		}
		Cylinder_and_save->bits.load = 0;
 8002e26:	4b0a      	ldr	r3, [pc, #40]	@ (8002e50 <Handle_load+0x8c>)
 8002e28:	681a      	ldr	r2, [r3, #0]
 8002e2a:	7813      	ldrb	r3, [r2, #0]
 8002e2c:	f36f 13c7 	bfc	r3, #7, #1
 8002e30:	7013      	strb	r3, [r2, #0]
}
 8002e32:	bf00      	nop
 8002e34:	3708      	adds	r7, #8
 8002e36:	46bd      	mov	sp, r7
 8002e38:	bd80      	pop	{r7, pc}
 8002e3a:	bf00      	nop
 8002e3c:	200000d4 	.word	0x200000d4
 8002e40:	20000100 	.word	0x20000100
 8002e44:	20000110 	.word	0x20000110
 8002e48:	20000120 	.word	0x20000120
 8002e4c:	200000dc 	.word	0x200000dc
 8002e50:	200000cc 	.word	0x200000cc

08002e54 <Handle_tray_rubber_p1>:

//Rubber_and_tray
void Handle_tray_rubber_p1(void){
 8002e54:	b480      	push	{r7}
 8002e56:	af00      	add	r7, sp, #0
	Rubber_and_tray_indicator->all &= (~0x3ff);
 8002e58:	4b0d      	ldr	r3, [pc, #52]	@ (8002e90 <Handle_tray_rubber_p1+0x3c>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	881b      	ldrh	r3, [r3, #0]
 8002e5e:	4a0c      	ldr	r2, [pc, #48]	@ (8002e90 <Handle_tray_rubber_p1+0x3c>)
 8002e60:	6812      	ldr	r2, [r2, #0]
 8002e62:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002e66:	f023 0303 	bic.w	r3, r3, #3
 8002e6a:	b29b      	uxth	r3, r3
 8002e6c:	8013      	strh	r3, [r2, #0]
	Rubber_and_tray_indicator->bits.tray_rubber_p1 = 1;
 8002e6e:	4b08      	ldr	r3, [pc, #32]	@ (8002e90 <Handle_tray_rubber_p1+0x3c>)
 8002e70:	681a      	ldr	r2, [r3, #0]
 8002e72:	7813      	ldrb	r3, [r2, #0]
 8002e74:	f043 0301 	orr.w	r3, r3, #1
 8002e78:	7013      	strb	r3, [r2, #0]
	Rubber_and_tray->bits.tray_rubber_p1 = 0 ;
 8002e7a:	4b06      	ldr	r3, [pc, #24]	@ (8002e94 <Handle_tray_rubber_p1+0x40>)
 8002e7c:	681a      	ldr	r2, [r3, #0]
 8002e7e:	7813      	ldrb	r3, [r2, #0]
 8002e80:	f36f 0300 	bfc	r3, #0, #1
 8002e84:	7013      	strb	r3, [r2, #0]
}
 8002e86:	bf00      	nop
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8e:	4770      	bx	lr
 8002e90:	200000d4 	.word	0x200000d4
 8002e94:	200000d0 	.word	0x200000d0

08002e98 <Handle_tray_rubber_p2>:
void Handle_tray_rubber_p2(void){
 8002e98:	b480      	push	{r7}
 8002e9a:	af00      	add	r7, sp, #0
	Rubber_and_tray_indicator->all &= (~0x3ff);
 8002e9c:	4b0d      	ldr	r3, [pc, #52]	@ (8002ed4 <Handle_tray_rubber_p2+0x3c>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	881b      	ldrh	r3, [r3, #0]
 8002ea2:	4a0c      	ldr	r2, [pc, #48]	@ (8002ed4 <Handle_tray_rubber_p2+0x3c>)
 8002ea4:	6812      	ldr	r2, [r2, #0]
 8002ea6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002eaa:	f023 0303 	bic.w	r3, r3, #3
 8002eae:	b29b      	uxth	r3, r3
 8002eb0:	8013      	strh	r3, [r2, #0]
	Rubber_and_tray_indicator->bits.tray_rubber_p2 = 1;
 8002eb2:	4b08      	ldr	r3, [pc, #32]	@ (8002ed4 <Handle_tray_rubber_p2+0x3c>)
 8002eb4:	681a      	ldr	r2, [r3, #0]
 8002eb6:	7813      	ldrb	r3, [r2, #0]
 8002eb8:	f043 0302 	orr.w	r3, r3, #2
 8002ebc:	7013      	strb	r3, [r2, #0]
	Rubber_and_tray->bits.tray_rubber_p2 = 0 ;
 8002ebe:	4b06      	ldr	r3, [pc, #24]	@ (8002ed8 <Handle_tray_rubber_p2+0x40>)
 8002ec0:	681a      	ldr	r2, [r3, #0]
 8002ec2:	7813      	ldrb	r3, [r2, #0]
 8002ec4:	f36f 0341 	bfc	r3, #1, #1
 8002ec8:	7013      	strb	r3, [r2, #0]
}
 8002eca:	bf00      	nop
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed2:	4770      	bx	lr
 8002ed4:	200000d4 	.word	0x200000d4
 8002ed8:	200000d0 	.word	0x200000d0

08002edc <Handle_tray_rubber_p3>:
void Handle_tray_rubber_p3(void){
 8002edc:	b480      	push	{r7}
 8002ede:	af00      	add	r7, sp, #0
	Rubber_and_tray_indicator->all &= (~0x3ff);
 8002ee0:	4b0d      	ldr	r3, [pc, #52]	@ (8002f18 <Handle_tray_rubber_p3+0x3c>)
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	881b      	ldrh	r3, [r3, #0]
 8002ee6:	4a0c      	ldr	r2, [pc, #48]	@ (8002f18 <Handle_tray_rubber_p3+0x3c>)
 8002ee8:	6812      	ldr	r2, [r2, #0]
 8002eea:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002eee:	f023 0303 	bic.w	r3, r3, #3
 8002ef2:	b29b      	uxth	r3, r3
 8002ef4:	8013      	strh	r3, [r2, #0]
	Rubber_and_tray_indicator->bits.tray_rubber_p3 = 1;
 8002ef6:	4b08      	ldr	r3, [pc, #32]	@ (8002f18 <Handle_tray_rubber_p3+0x3c>)
 8002ef8:	681a      	ldr	r2, [r3, #0]
 8002efa:	7813      	ldrb	r3, [r2, #0]
 8002efc:	f043 0304 	orr.w	r3, r3, #4
 8002f00:	7013      	strb	r3, [r2, #0]
	Rubber_and_tray->bits.tray_rubber_p3 = 0 ;
 8002f02:	4b06      	ldr	r3, [pc, #24]	@ (8002f1c <Handle_tray_rubber_p3+0x40>)
 8002f04:	681a      	ldr	r2, [r3, #0]
 8002f06:	7813      	ldrb	r3, [r2, #0]
 8002f08:	f36f 0382 	bfc	r3, #2, #1
 8002f0c:	7013      	strb	r3, [r2, #0]
}
 8002f0e:	bf00      	nop
 8002f10:	46bd      	mov	sp, r7
 8002f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f16:	4770      	bx	lr
 8002f18:	200000d4 	.word	0x200000d4
 8002f1c:	200000d0 	.word	0x200000d0

08002f20 <Handle_tray1_p1>:
void Handle_tray1_p1(void){
 8002f20:	b480      	push	{r7}
 8002f22:	af00      	add	r7, sp, #0
	Rubber_and_tray_indicator->all &= (~0x3ff);
 8002f24:	4b0d      	ldr	r3, [pc, #52]	@ (8002f5c <Handle_tray1_p1+0x3c>)
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	881b      	ldrh	r3, [r3, #0]
 8002f2a:	4a0c      	ldr	r2, [pc, #48]	@ (8002f5c <Handle_tray1_p1+0x3c>)
 8002f2c:	6812      	ldr	r2, [r2, #0]
 8002f2e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002f32:	f023 0303 	bic.w	r3, r3, #3
 8002f36:	b29b      	uxth	r3, r3
 8002f38:	8013      	strh	r3, [r2, #0]
	Rubber_and_tray_indicator->bits.tray1_p1 = 1;
 8002f3a:	4b08      	ldr	r3, [pc, #32]	@ (8002f5c <Handle_tray1_p1+0x3c>)
 8002f3c:	681a      	ldr	r2, [r3, #0]
 8002f3e:	7813      	ldrb	r3, [r2, #0]
 8002f40:	f043 0308 	orr.w	r3, r3, #8
 8002f44:	7013      	strb	r3, [r2, #0]
	Rubber_and_tray->bits.tray1_p1 = 0 ;
 8002f46:	4b06      	ldr	r3, [pc, #24]	@ (8002f60 <Handle_tray1_p1+0x40>)
 8002f48:	681a      	ldr	r2, [r3, #0]
 8002f4a:	7813      	ldrb	r3, [r2, #0]
 8002f4c:	f36f 03c3 	bfc	r3, #3, #1
 8002f50:	7013      	strb	r3, [r2, #0]
}
 8002f52:	bf00      	nop
 8002f54:	46bd      	mov	sp, r7
 8002f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5a:	4770      	bx	lr
 8002f5c:	200000d4 	.word	0x200000d4
 8002f60:	200000d0 	.word	0x200000d0

08002f64 <Handle_tray1_p2>:
void Handle_tray1_p2(void){
 8002f64:	b480      	push	{r7}
 8002f66:	af00      	add	r7, sp, #0
	Rubber_and_tray_indicator->all &= (~0x3ff);
 8002f68:	4b0d      	ldr	r3, [pc, #52]	@ (8002fa0 <Handle_tray1_p2+0x3c>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	881b      	ldrh	r3, [r3, #0]
 8002f6e:	4a0c      	ldr	r2, [pc, #48]	@ (8002fa0 <Handle_tray1_p2+0x3c>)
 8002f70:	6812      	ldr	r2, [r2, #0]
 8002f72:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002f76:	f023 0303 	bic.w	r3, r3, #3
 8002f7a:	b29b      	uxth	r3, r3
 8002f7c:	8013      	strh	r3, [r2, #0]
	Rubber_and_tray_indicator->bits.tray1_p2 = 1;
 8002f7e:	4b08      	ldr	r3, [pc, #32]	@ (8002fa0 <Handle_tray1_p2+0x3c>)
 8002f80:	681a      	ldr	r2, [r3, #0]
 8002f82:	7813      	ldrb	r3, [r2, #0]
 8002f84:	f043 0310 	orr.w	r3, r3, #16
 8002f88:	7013      	strb	r3, [r2, #0]
	Rubber_and_tray->bits.tray1_p2 = 0 ;
 8002f8a:	4b06      	ldr	r3, [pc, #24]	@ (8002fa4 <Handle_tray1_p2+0x40>)
 8002f8c:	681a      	ldr	r2, [r3, #0]
 8002f8e:	7813      	ldrb	r3, [r2, #0]
 8002f90:	f36f 1304 	bfc	r3, #4, #1
 8002f94:	7013      	strb	r3, [r2, #0]
}
 8002f96:	bf00      	nop
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9e:	4770      	bx	lr
 8002fa0:	200000d4 	.word	0x200000d4
 8002fa4:	200000d0 	.word	0x200000d0

08002fa8 <Handle_tray1_p3>:
void Handle_tray1_p3(void){
 8002fa8:	b480      	push	{r7}
 8002faa:	af00      	add	r7, sp, #0
	Rubber_and_tray_indicator->all &= (~0x3ff);
 8002fac:	4b0d      	ldr	r3, [pc, #52]	@ (8002fe4 <Handle_tray1_p3+0x3c>)
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	881b      	ldrh	r3, [r3, #0]
 8002fb2:	4a0c      	ldr	r2, [pc, #48]	@ (8002fe4 <Handle_tray1_p3+0x3c>)
 8002fb4:	6812      	ldr	r2, [r2, #0]
 8002fb6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002fba:	f023 0303 	bic.w	r3, r3, #3
 8002fbe:	b29b      	uxth	r3, r3
 8002fc0:	8013      	strh	r3, [r2, #0]
	Rubber_and_tray_indicator->bits.tray1_p3 = 1;
 8002fc2:	4b08      	ldr	r3, [pc, #32]	@ (8002fe4 <Handle_tray1_p3+0x3c>)
 8002fc4:	681a      	ldr	r2, [r3, #0]
 8002fc6:	7813      	ldrb	r3, [r2, #0]
 8002fc8:	f043 0320 	orr.w	r3, r3, #32
 8002fcc:	7013      	strb	r3, [r2, #0]
	Rubber_and_tray->bits.tray1_p3 = 0 ;
 8002fce:	4b06      	ldr	r3, [pc, #24]	@ (8002fe8 <Handle_tray1_p3+0x40>)
 8002fd0:	681a      	ldr	r2, [r3, #0]
 8002fd2:	7813      	ldrb	r3, [r2, #0]
 8002fd4:	f36f 1345 	bfc	r3, #5, #1
 8002fd8:	7013      	strb	r3, [r2, #0]
}
 8002fda:	bf00      	nop
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe2:	4770      	bx	lr
 8002fe4:	200000d4 	.word	0x200000d4
 8002fe8:	200000d0 	.word	0x200000d0

08002fec <Handle_tray2_p1>:
void Handle_tray2_p1(void){
 8002fec:	b480      	push	{r7}
 8002fee:	af00      	add	r7, sp, #0
	Rubber_and_tray_indicator->all &= (~0x3ff);
 8002ff0:	4b0d      	ldr	r3, [pc, #52]	@ (8003028 <Handle_tray2_p1+0x3c>)
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	881b      	ldrh	r3, [r3, #0]
 8002ff6:	4a0c      	ldr	r2, [pc, #48]	@ (8003028 <Handle_tray2_p1+0x3c>)
 8002ff8:	6812      	ldr	r2, [r2, #0]
 8002ffa:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002ffe:	f023 0303 	bic.w	r3, r3, #3
 8003002:	b29b      	uxth	r3, r3
 8003004:	8013      	strh	r3, [r2, #0]
	Rubber_and_tray_indicator->bits.tray2_p1 = 1;
 8003006:	4b08      	ldr	r3, [pc, #32]	@ (8003028 <Handle_tray2_p1+0x3c>)
 8003008:	681a      	ldr	r2, [r3, #0]
 800300a:	7813      	ldrb	r3, [r2, #0]
 800300c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003010:	7013      	strb	r3, [r2, #0]
	Rubber_and_tray->bits.tray2_p1 = 0 ;
 8003012:	4b06      	ldr	r3, [pc, #24]	@ (800302c <Handle_tray2_p1+0x40>)
 8003014:	681a      	ldr	r2, [r3, #0]
 8003016:	7813      	ldrb	r3, [r2, #0]
 8003018:	f36f 1386 	bfc	r3, #6, #1
 800301c:	7013      	strb	r3, [r2, #0]
}
 800301e:	bf00      	nop
 8003020:	46bd      	mov	sp, r7
 8003022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003026:	4770      	bx	lr
 8003028:	200000d4 	.word	0x200000d4
 800302c:	200000d0 	.word	0x200000d0

08003030 <Handle_tray2_p2>:
void Handle_tray2_p2(void){
 8003030:	b480      	push	{r7}
 8003032:	af00      	add	r7, sp, #0
	Rubber_and_tray_indicator->all &= (~0x3ff);
 8003034:	4b0d      	ldr	r3, [pc, #52]	@ (800306c <Handle_tray2_p2+0x3c>)
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	881b      	ldrh	r3, [r3, #0]
 800303a:	4a0c      	ldr	r2, [pc, #48]	@ (800306c <Handle_tray2_p2+0x3c>)
 800303c:	6812      	ldr	r2, [r2, #0]
 800303e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003042:	f023 0303 	bic.w	r3, r3, #3
 8003046:	b29b      	uxth	r3, r3
 8003048:	8013      	strh	r3, [r2, #0]
	Rubber_and_tray_indicator->bits.tray2_p2 = 1;
 800304a:	4b08      	ldr	r3, [pc, #32]	@ (800306c <Handle_tray2_p2+0x3c>)
 800304c:	681a      	ldr	r2, [r3, #0]
 800304e:	7813      	ldrb	r3, [r2, #0]
 8003050:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003054:	7013      	strb	r3, [r2, #0]
	Rubber_and_tray->bits.tray2_p2 = 0 ;
 8003056:	4b06      	ldr	r3, [pc, #24]	@ (8003070 <Handle_tray2_p2+0x40>)
 8003058:	681a      	ldr	r2, [r3, #0]
 800305a:	7813      	ldrb	r3, [r2, #0]
 800305c:	f36f 13c7 	bfc	r3, #7, #1
 8003060:	7013      	strb	r3, [r2, #0]
}
 8003062:	bf00      	nop
 8003064:	46bd      	mov	sp, r7
 8003066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306a:	4770      	bx	lr
 800306c:	200000d4 	.word	0x200000d4
 8003070:	200000d0 	.word	0x200000d0

08003074 <Handle_tray2_p3>:
void Handle_tray2_p3(void){
 8003074:	b480      	push	{r7}
 8003076:	af00      	add	r7, sp, #0
	Rubber_and_tray_indicator->all &= (~0x3ff);
 8003078:	4b0d      	ldr	r3, [pc, #52]	@ (80030b0 <Handle_tray2_p3+0x3c>)
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	881b      	ldrh	r3, [r3, #0]
 800307e:	4a0c      	ldr	r2, [pc, #48]	@ (80030b0 <Handle_tray2_p3+0x3c>)
 8003080:	6812      	ldr	r2, [r2, #0]
 8003082:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003086:	f023 0303 	bic.w	r3, r3, #3
 800308a:	b29b      	uxth	r3, r3
 800308c:	8013      	strh	r3, [r2, #0]
	Rubber_and_tray_indicator->bits.tray2_p3 = 1;
 800308e:	4b08      	ldr	r3, [pc, #32]	@ (80030b0 <Handle_tray2_p3+0x3c>)
 8003090:	681a      	ldr	r2, [r3, #0]
 8003092:	7853      	ldrb	r3, [r2, #1]
 8003094:	f043 0301 	orr.w	r3, r3, #1
 8003098:	7053      	strb	r3, [r2, #1]
	Rubber_and_tray->bits.tray2_p3 = 0 ;
 800309a:	4b06      	ldr	r3, [pc, #24]	@ (80030b4 <Handle_tray2_p3+0x40>)
 800309c:	681a      	ldr	r2, [r3, #0]
 800309e:	7853      	ldrb	r3, [r2, #1]
 80030a0:	f36f 0300 	bfc	r3, #0, #1
 80030a4:	7053      	strb	r3, [r2, #1]
}
 80030a6:	bf00      	nop
 80030a8:	46bd      	mov	sp, r7
 80030aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ae:	4770      	bx	lr
 80030b0:	200000d4 	.word	0x200000d4
 80030b4:	200000d0 	.word	0x200000d0

080030b8 <Move_tray_rubber_p1>:

void Move_tray_rubber_p1(void){
 80030b8:	b580      	push	{r7, lr}
 80030ba:	af00      	add	r7, sp, #0
		Rubber_and_tray->bits.tray_rubber_p1 = 0 ;
 80030bc:	4b0d      	ldr	r3, [pc, #52]	@ (80030f4 <Move_tray_rubber_p1+0x3c>)
 80030be:	681a      	ldr	r2, [r3, #0]
 80030c0:	7813      	ldrb	r3, [r2, #0]
 80030c2:	f36f 0300 	bfc	r3, #0, #1
 80030c6:	7013      	strb	r3, [r2, #0]
		move_axis(Mark[0], Mark[1], AxisZ.current_pos);
 80030c8:	4b0b      	ldr	r3, [pc, #44]	@ (80030f8 <Move_tray_rubber_p1+0x40>)
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	8818      	ldrh	r0, [r3, #0]
 80030ce:	4b0a      	ldr	r3, [pc, #40]	@ (80030f8 <Move_tray_rubber_p1+0x40>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	3302      	adds	r3, #2
 80030d4:	881b      	ldrh	r3, [r3, #0]
 80030d6:	4a09      	ldr	r2, [pc, #36]	@ (80030fc <Move_tray_rubber_p1+0x44>)
 80030d8:	8952      	ldrh	r2, [r2, #10]
 80030da:	b292      	uxth	r2, r2
 80030dc:	4619      	mov	r1, r3
 80030de:	f7fe ff7d 	bl	8001fdc <move_axis>
		Rubber_and_tray_indicator->bits.tray_rubber_p1 = 0 ;
 80030e2:	4b07      	ldr	r3, [pc, #28]	@ (8003100 <Move_tray_rubber_p1+0x48>)
 80030e4:	681a      	ldr	r2, [r3, #0]
 80030e6:	7813      	ldrb	r3, [r2, #0]
 80030e8:	f36f 0300 	bfc	r3, #0, #1
 80030ec:	7013      	strb	r3, [r2, #0]
}
 80030ee:	bf00      	nop
 80030f0:	bd80      	pop	{r7, pc}
 80030f2:	bf00      	nop
 80030f4:	200000d0 	.word	0x200000d0
 80030f8:	200000d8 	.word	0x200000d8
 80030fc:	20000120 	.word	0x20000120
 8003100:	200000d4 	.word	0x200000d4

08003104 <Move_tray_rubber_p2>:
void Move_tray_rubber_p2(void){
 8003104:	b580      	push	{r7, lr}
 8003106:	af00      	add	r7, sp, #0
		Rubber_and_tray->bits.tray_rubber_p2 = 0 ;
 8003108:	4b0d      	ldr	r3, [pc, #52]	@ (8003140 <Move_tray_rubber_p2+0x3c>)
 800310a:	681a      	ldr	r2, [r3, #0]
 800310c:	7813      	ldrb	r3, [r2, #0]
 800310e:	f36f 0341 	bfc	r3, #1, #1
 8003112:	7013      	strb	r3, [r2, #0]
		move_axis(Mark[2], Mark[3], AxisZ.current_pos);
 8003114:	4b0b      	ldr	r3, [pc, #44]	@ (8003144 <Move_tray_rubber_p2+0x40>)
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	3304      	adds	r3, #4
 800311a:	8818      	ldrh	r0, [r3, #0]
 800311c:	4b09      	ldr	r3, [pc, #36]	@ (8003144 <Move_tray_rubber_p2+0x40>)
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	3306      	adds	r3, #6
 8003122:	881b      	ldrh	r3, [r3, #0]
 8003124:	4a08      	ldr	r2, [pc, #32]	@ (8003148 <Move_tray_rubber_p2+0x44>)
 8003126:	8952      	ldrh	r2, [r2, #10]
 8003128:	b292      	uxth	r2, r2
 800312a:	4619      	mov	r1, r3
 800312c:	f7fe ff56 	bl	8001fdc <move_axis>
		Rubber_and_tray_indicator->bits.tray_rubber_p2 = 0 ;
 8003130:	4b06      	ldr	r3, [pc, #24]	@ (800314c <Move_tray_rubber_p2+0x48>)
 8003132:	681a      	ldr	r2, [r3, #0]
 8003134:	7813      	ldrb	r3, [r2, #0]
 8003136:	f36f 0341 	bfc	r3, #1, #1
 800313a:	7013      	strb	r3, [r2, #0]
}
 800313c:	bf00      	nop
 800313e:	bd80      	pop	{r7, pc}
 8003140:	200000d0 	.word	0x200000d0
 8003144:	200000d8 	.word	0x200000d8
 8003148:	20000120 	.word	0x20000120
 800314c:	200000d4 	.word	0x200000d4

08003150 <Move_tray_rubber_p3>:
void Move_tray_rubber_p3(void){
 8003150:	b580      	push	{r7, lr}
 8003152:	af00      	add	r7, sp, #0
		Rubber_and_tray->bits.tray_rubber_p3 = 0 ;
 8003154:	4b0d      	ldr	r3, [pc, #52]	@ (800318c <Move_tray_rubber_p3+0x3c>)
 8003156:	681a      	ldr	r2, [r3, #0]
 8003158:	7813      	ldrb	r3, [r2, #0]
 800315a:	f36f 0382 	bfc	r3, #2, #1
 800315e:	7013      	strb	r3, [r2, #0]
		move_axis(Mark[4], Mark[5], AxisZ.current_pos);
 8003160:	4b0b      	ldr	r3, [pc, #44]	@ (8003190 <Move_tray_rubber_p3+0x40>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	3308      	adds	r3, #8
 8003166:	8818      	ldrh	r0, [r3, #0]
 8003168:	4b09      	ldr	r3, [pc, #36]	@ (8003190 <Move_tray_rubber_p3+0x40>)
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	330a      	adds	r3, #10
 800316e:	881b      	ldrh	r3, [r3, #0]
 8003170:	4a08      	ldr	r2, [pc, #32]	@ (8003194 <Move_tray_rubber_p3+0x44>)
 8003172:	8952      	ldrh	r2, [r2, #10]
 8003174:	b292      	uxth	r2, r2
 8003176:	4619      	mov	r1, r3
 8003178:	f7fe ff30 	bl	8001fdc <move_axis>
		Rubber_and_tray_indicator->bits.tray_rubber_p3 = 0 ;
 800317c:	4b06      	ldr	r3, [pc, #24]	@ (8003198 <Move_tray_rubber_p3+0x48>)
 800317e:	681a      	ldr	r2, [r3, #0]
 8003180:	7813      	ldrb	r3, [r2, #0]
 8003182:	f36f 0382 	bfc	r3, #2, #1
 8003186:	7013      	strb	r3, [r2, #0]
}
 8003188:	bf00      	nop
 800318a:	bd80      	pop	{r7, pc}
 800318c:	200000d0 	.word	0x200000d0
 8003190:	200000d8 	.word	0x200000d8
 8003194:	20000120 	.word	0x20000120
 8003198:	200000d4 	.word	0x200000d4

0800319c <Move_tray1_p1>:
void Move_tray1_p1(void){
 800319c:	b580      	push	{r7, lr}
 800319e:	af00      	add	r7, sp, #0
		Rubber_and_tray->bits.tray1_p1 = 0 ;
 80031a0:	4b0d      	ldr	r3, [pc, #52]	@ (80031d8 <Move_tray1_p1+0x3c>)
 80031a2:	681a      	ldr	r2, [r3, #0]
 80031a4:	7813      	ldrb	r3, [r2, #0]
 80031a6:	f36f 03c3 	bfc	r3, #3, #1
 80031aa:	7013      	strb	r3, [r2, #0]
		move_axis(Mark[6], Mark[7], AxisZ.current_pos);
 80031ac:	4b0b      	ldr	r3, [pc, #44]	@ (80031dc <Move_tray1_p1+0x40>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	330c      	adds	r3, #12
 80031b2:	8818      	ldrh	r0, [r3, #0]
 80031b4:	4b09      	ldr	r3, [pc, #36]	@ (80031dc <Move_tray1_p1+0x40>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	330e      	adds	r3, #14
 80031ba:	881b      	ldrh	r3, [r3, #0]
 80031bc:	4a08      	ldr	r2, [pc, #32]	@ (80031e0 <Move_tray1_p1+0x44>)
 80031be:	8952      	ldrh	r2, [r2, #10]
 80031c0:	b292      	uxth	r2, r2
 80031c2:	4619      	mov	r1, r3
 80031c4:	f7fe ff0a 	bl	8001fdc <move_axis>
		Rubber_and_tray_indicator->bits.tray1_p1 = 0 ;
 80031c8:	4b06      	ldr	r3, [pc, #24]	@ (80031e4 <Move_tray1_p1+0x48>)
 80031ca:	681a      	ldr	r2, [r3, #0]
 80031cc:	7813      	ldrb	r3, [r2, #0]
 80031ce:	f36f 03c3 	bfc	r3, #3, #1
 80031d2:	7013      	strb	r3, [r2, #0]
}
 80031d4:	bf00      	nop
 80031d6:	bd80      	pop	{r7, pc}
 80031d8:	200000d0 	.word	0x200000d0
 80031dc:	200000d8 	.word	0x200000d8
 80031e0:	20000120 	.word	0x20000120
 80031e4:	200000d4 	.word	0x200000d4

080031e8 <Move_tray1_p2>:
void Move_tray1_p2(void){
 80031e8:	b580      	push	{r7, lr}
 80031ea:	af00      	add	r7, sp, #0
		Rubber_and_tray->bits.tray1_p2 = 0 ;
 80031ec:	4b0d      	ldr	r3, [pc, #52]	@ (8003224 <Move_tray1_p2+0x3c>)
 80031ee:	681a      	ldr	r2, [r3, #0]
 80031f0:	7813      	ldrb	r3, [r2, #0]
 80031f2:	f36f 1304 	bfc	r3, #4, #1
 80031f6:	7013      	strb	r3, [r2, #0]
		move_axis(Mark[8], Mark[9], AxisZ.current_pos);
 80031f8:	4b0b      	ldr	r3, [pc, #44]	@ (8003228 <Move_tray1_p2+0x40>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	3310      	adds	r3, #16
 80031fe:	8818      	ldrh	r0, [r3, #0]
 8003200:	4b09      	ldr	r3, [pc, #36]	@ (8003228 <Move_tray1_p2+0x40>)
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	3312      	adds	r3, #18
 8003206:	881b      	ldrh	r3, [r3, #0]
 8003208:	4a08      	ldr	r2, [pc, #32]	@ (800322c <Move_tray1_p2+0x44>)
 800320a:	8952      	ldrh	r2, [r2, #10]
 800320c:	b292      	uxth	r2, r2
 800320e:	4619      	mov	r1, r3
 8003210:	f7fe fee4 	bl	8001fdc <move_axis>
		Rubber_and_tray_indicator->bits.tray1_p2 = 0 ;
 8003214:	4b06      	ldr	r3, [pc, #24]	@ (8003230 <Move_tray1_p2+0x48>)
 8003216:	681a      	ldr	r2, [r3, #0]
 8003218:	7813      	ldrb	r3, [r2, #0]
 800321a:	f36f 1304 	bfc	r3, #4, #1
 800321e:	7013      	strb	r3, [r2, #0]
}
 8003220:	bf00      	nop
 8003222:	bd80      	pop	{r7, pc}
 8003224:	200000d0 	.word	0x200000d0
 8003228:	200000d8 	.word	0x200000d8
 800322c:	20000120 	.word	0x20000120
 8003230:	200000d4 	.word	0x200000d4

08003234 <Move_tray1_p3>:
void Move_tray1_p3(void){
 8003234:	b580      	push	{r7, lr}
 8003236:	af00      	add	r7, sp, #0
		Rubber_and_tray->bits.tray1_p3 = 0 ;
 8003238:	4b0d      	ldr	r3, [pc, #52]	@ (8003270 <Move_tray1_p3+0x3c>)
 800323a:	681a      	ldr	r2, [r3, #0]
 800323c:	7813      	ldrb	r3, [r2, #0]
 800323e:	f36f 1345 	bfc	r3, #5, #1
 8003242:	7013      	strb	r3, [r2, #0]
		move_axis(Mark[10], Mark[11], AxisZ.current_pos);
 8003244:	4b0b      	ldr	r3, [pc, #44]	@ (8003274 <Move_tray1_p3+0x40>)
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	3314      	adds	r3, #20
 800324a:	8818      	ldrh	r0, [r3, #0]
 800324c:	4b09      	ldr	r3, [pc, #36]	@ (8003274 <Move_tray1_p3+0x40>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	3316      	adds	r3, #22
 8003252:	881b      	ldrh	r3, [r3, #0]
 8003254:	4a08      	ldr	r2, [pc, #32]	@ (8003278 <Move_tray1_p3+0x44>)
 8003256:	8952      	ldrh	r2, [r2, #10]
 8003258:	b292      	uxth	r2, r2
 800325a:	4619      	mov	r1, r3
 800325c:	f7fe febe 	bl	8001fdc <move_axis>
		Rubber_and_tray_indicator->bits.tray1_p3 = 0 ;
 8003260:	4b06      	ldr	r3, [pc, #24]	@ (800327c <Move_tray1_p3+0x48>)
 8003262:	681a      	ldr	r2, [r3, #0]
 8003264:	7813      	ldrb	r3, [r2, #0]
 8003266:	f36f 1345 	bfc	r3, #5, #1
 800326a:	7013      	strb	r3, [r2, #0]
}
 800326c:	bf00      	nop
 800326e:	bd80      	pop	{r7, pc}
 8003270:	200000d0 	.word	0x200000d0
 8003274:	200000d8 	.word	0x200000d8
 8003278:	20000120 	.word	0x20000120
 800327c:	200000d4 	.word	0x200000d4

08003280 <Move_tray2_p1>:
void Move_tray2_p1(void){
 8003280:	b580      	push	{r7, lr}
 8003282:	af00      	add	r7, sp, #0
		Rubber_and_tray->bits.tray2_p1 = 0 ;
 8003284:	4b0d      	ldr	r3, [pc, #52]	@ (80032bc <Move_tray2_p1+0x3c>)
 8003286:	681a      	ldr	r2, [r3, #0]
 8003288:	7813      	ldrb	r3, [r2, #0]
 800328a:	f36f 1386 	bfc	r3, #6, #1
 800328e:	7013      	strb	r3, [r2, #0]
		move_axis(Mark[12], Mark[13], AxisZ.current_pos);
 8003290:	4b0b      	ldr	r3, [pc, #44]	@ (80032c0 <Move_tray2_p1+0x40>)
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	3318      	adds	r3, #24
 8003296:	8818      	ldrh	r0, [r3, #0]
 8003298:	4b09      	ldr	r3, [pc, #36]	@ (80032c0 <Move_tray2_p1+0x40>)
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	331a      	adds	r3, #26
 800329e:	881b      	ldrh	r3, [r3, #0]
 80032a0:	4a08      	ldr	r2, [pc, #32]	@ (80032c4 <Move_tray2_p1+0x44>)
 80032a2:	8952      	ldrh	r2, [r2, #10]
 80032a4:	b292      	uxth	r2, r2
 80032a6:	4619      	mov	r1, r3
 80032a8:	f7fe fe98 	bl	8001fdc <move_axis>
		Rubber_and_tray_indicator->bits.tray2_p1 = 0 ;
 80032ac:	4b06      	ldr	r3, [pc, #24]	@ (80032c8 <Move_tray2_p1+0x48>)
 80032ae:	681a      	ldr	r2, [r3, #0]
 80032b0:	7813      	ldrb	r3, [r2, #0]
 80032b2:	f36f 1386 	bfc	r3, #6, #1
 80032b6:	7013      	strb	r3, [r2, #0]
}
 80032b8:	bf00      	nop
 80032ba:	bd80      	pop	{r7, pc}
 80032bc:	200000d0 	.word	0x200000d0
 80032c0:	200000d8 	.word	0x200000d8
 80032c4:	20000120 	.word	0x20000120
 80032c8:	200000d4 	.word	0x200000d4

080032cc <Move_tray2_p2>:
void Move_tray2_p2(void){
 80032cc:	b580      	push	{r7, lr}
 80032ce:	af00      	add	r7, sp, #0
		Rubber_and_tray->bits.tray2_p2 = 0 ;
 80032d0:	4b0d      	ldr	r3, [pc, #52]	@ (8003308 <Move_tray2_p2+0x3c>)
 80032d2:	681a      	ldr	r2, [r3, #0]
 80032d4:	7813      	ldrb	r3, [r2, #0]
 80032d6:	f36f 13c7 	bfc	r3, #7, #1
 80032da:	7013      	strb	r3, [r2, #0]
		move_axis(Mark[14], Mark[15], AxisZ.current_pos);
 80032dc:	4b0b      	ldr	r3, [pc, #44]	@ (800330c <Move_tray2_p2+0x40>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	331c      	adds	r3, #28
 80032e2:	8818      	ldrh	r0, [r3, #0]
 80032e4:	4b09      	ldr	r3, [pc, #36]	@ (800330c <Move_tray2_p2+0x40>)
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	331e      	adds	r3, #30
 80032ea:	881b      	ldrh	r3, [r3, #0]
 80032ec:	4a08      	ldr	r2, [pc, #32]	@ (8003310 <Move_tray2_p2+0x44>)
 80032ee:	8952      	ldrh	r2, [r2, #10]
 80032f0:	b292      	uxth	r2, r2
 80032f2:	4619      	mov	r1, r3
 80032f4:	f7fe fe72 	bl	8001fdc <move_axis>
		Rubber_and_tray_indicator->bits.tray2_p2 = 0 ;
 80032f8:	4b06      	ldr	r3, [pc, #24]	@ (8003314 <Move_tray2_p2+0x48>)
 80032fa:	681a      	ldr	r2, [r3, #0]
 80032fc:	7813      	ldrb	r3, [r2, #0]
 80032fe:	f36f 13c7 	bfc	r3, #7, #1
 8003302:	7013      	strb	r3, [r2, #0]
}
 8003304:	bf00      	nop
 8003306:	bd80      	pop	{r7, pc}
 8003308:	200000d0 	.word	0x200000d0
 800330c:	200000d8 	.word	0x200000d8
 8003310:	20000120 	.word	0x20000120
 8003314:	200000d4 	.word	0x200000d4

08003318 <Move_tray2_p3>:
void Move_tray2_p3(void){
 8003318:	b580      	push	{r7, lr}
 800331a:	af00      	add	r7, sp, #0
		Rubber_and_tray->bits.tray2_p3 = 0 ;
 800331c:	4b0d      	ldr	r3, [pc, #52]	@ (8003354 <Move_tray2_p3+0x3c>)
 800331e:	681a      	ldr	r2, [r3, #0]
 8003320:	7853      	ldrb	r3, [r2, #1]
 8003322:	f36f 0300 	bfc	r3, #0, #1
 8003326:	7053      	strb	r3, [r2, #1]
		move_axis(Mark[16], Mark[17], AxisZ.current_pos);
 8003328:	4b0b      	ldr	r3, [pc, #44]	@ (8003358 <Move_tray2_p3+0x40>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	3320      	adds	r3, #32
 800332e:	8818      	ldrh	r0, [r3, #0]
 8003330:	4b09      	ldr	r3, [pc, #36]	@ (8003358 <Move_tray2_p3+0x40>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	3322      	adds	r3, #34	@ 0x22
 8003336:	881b      	ldrh	r3, [r3, #0]
 8003338:	4a08      	ldr	r2, [pc, #32]	@ (800335c <Move_tray2_p3+0x44>)
 800333a:	8952      	ldrh	r2, [r2, #10]
 800333c:	b292      	uxth	r2, r2
 800333e:	4619      	mov	r1, r3
 8003340:	f7fe fe4c 	bl	8001fdc <move_axis>
		Rubber_and_tray_indicator->bits.tray2_p3 = 0 ;
 8003344:	4b06      	ldr	r3, [pc, #24]	@ (8003360 <Move_tray2_p3+0x48>)
 8003346:	681a      	ldr	r2, [r3, #0]
 8003348:	7853      	ldrb	r3, [r2, #1]
 800334a:	f36f 0300 	bfc	r3, #0, #1
 800334e:	7053      	strb	r3, [r2, #1]
}
 8003350:	bf00      	nop
 8003352:	bd80      	pop	{r7, pc}
 8003354:	200000d0 	.word	0x200000d0
 8003358:	200000d8 	.word	0x200000d8
 800335c:	20000120 	.word	0x20000120
 8003360:	200000d4 	.word	0x200000d4

08003364 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003364:	b480      	push	{r7}
 8003366:	b083      	sub	sp, #12
 8003368:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800336a:	2300      	movs	r3, #0
 800336c:	607b      	str	r3, [r7, #4]
 800336e:	4b10      	ldr	r3, [pc, #64]	@ (80033b0 <HAL_MspInit+0x4c>)
 8003370:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003372:	4a0f      	ldr	r2, [pc, #60]	@ (80033b0 <HAL_MspInit+0x4c>)
 8003374:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003378:	6453      	str	r3, [r2, #68]	@ 0x44
 800337a:	4b0d      	ldr	r3, [pc, #52]	@ (80033b0 <HAL_MspInit+0x4c>)
 800337c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800337e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003382:	607b      	str	r3, [r7, #4]
 8003384:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003386:	2300      	movs	r3, #0
 8003388:	603b      	str	r3, [r7, #0]
 800338a:	4b09      	ldr	r3, [pc, #36]	@ (80033b0 <HAL_MspInit+0x4c>)
 800338c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800338e:	4a08      	ldr	r2, [pc, #32]	@ (80033b0 <HAL_MspInit+0x4c>)
 8003390:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003394:	6413      	str	r3, [r2, #64]	@ 0x40
 8003396:	4b06      	ldr	r3, [pc, #24]	@ (80033b0 <HAL_MspInit+0x4c>)
 8003398:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800339a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800339e:	603b      	str	r3, [r7, #0]
 80033a0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80033a2:	bf00      	nop
 80033a4:	370c      	adds	r7, #12
 80033a6:	46bd      	mov	sp, r7
 80033a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ac:	4770      	bx	lr
 80033ae:	bf00      	nop
 80033b0:	40023800 	.word	0x40023800

080033b4 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b086      	sub	sp, #24
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	4a22      	ldr	r2, [pc, #136]	@ (800344c <HAL_TIM_PWM_MspInit+0x98>)
 80033c2:	4293      	cmp	r3, r2
 80033c4:	d116      	bne.n	80033f4 <HAL_TIM_PWM_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80033c6:	2300      	movs	r3, #0
 80033c8:	617b      	str	r3, [r7, #20]
 80033ca:	4b21      	ldr	r3, [pc, #132]	@ (8003450 <HAL_TIM_PWM_MspInit+0x9c>)
 80033cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033ce:	4a20      	ldr	r2, [pc, #128]	@ (8003450 <HAL_TIM_PWM_MspInit+0x9c>)
 80033d0:	f043 0301 	orr.w	r3, r3, #1
 80033d4:	6453      	str	r3, [r2, #68]	@ 0x44
 80033d6:	4b1e      	ldr	r3, [pc, #120]	@ (8003450 <HAL_TIM_PWM_MspInit+0x9c>)
 80033d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033da:	f003 0301 	and.w	r3, r3, #1
 80033de:	617b      	str	r3, [r7, #20]
 80033e0:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 7, 0);
 80033e2:	2200      	movs	r2, #0
 80033e4:	2107      	movs	r1, #7
 80033e6:	2018      	movs	r0, #24
 80033e8:	f000 fd17 	bl	8003e1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 80033ec:	2018      	movs	r0, #24
 80033ee:	f000 fd30 	bl	8003e52 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 80033f2:	e026      	b.n	8003442 <HAL_TIM_PWM_MspInit+0x8e>
  else if(htim_pwm->Instance==TIM3)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	4a16      	ldr	r2, [pc, #88]	@ (8003454 <HAL_TIM_PWM_MspInit+0xa0>)
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d10e      	bne.n	800341c <HAL_TIM_PWM_MspInit+0x68>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80033fe:	2300      	movs	r3, #0
 8003400:	613b      	str	r3, [r7, #16]
 8003402:	4b13      	ldr	r3, [pc, #76]	@ (8003450 <HAL_TIM_PWM_MspInit+0x9c>)
 8003404:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003406:	4a12      	ldr	r2, [pc, #72]	@ (8003450 <HAL_TIM_PWM_MspInit+0x9c>)
 8003408:	f043 0302 	orr.w	r3, r3, #2
 800340c:	6413      	str	r3, [r2, #64]	@ 0x40
 800340e:	4b10      	ldr	r3, [pc, #64]	@ (8003450 <HAL_TIM_PWM_MspInit+0x9c>)
 8003410:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003412:	f003 0302 	and.w	r3, r3, #2
 8003416:	613b      	str	r3, [r7, #16]
 8003418:	693b      	ldr	r3, [r7, #16]
}
 800341a:	e012      	b.n	8003442 <HAL_TIM_PWM_MspInit+0x8e>
  else if(htim_pwm->Instance==TIM8)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	4a0d      	ldr	r2, [pc, #52]	@ (8003458 <HAL_TIM_PWM_MspInit+0xa4>)
 8003422:	4293      	cmp	r3, r2
 8003424:	d10d      	bne.n	8003442 <HAL_TIM_PWM_MspInit+0x8e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003426:	2300      	movs	r3, #0
 8003428:	60fb      	str	r3, [r7, #12]
 800342a:	4b09      	ldr	r3, [pc, #36]	@ (8003450 <HAL_TIM_PWM_MspInit+0x9c>)
 800342c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800342e:	4a08      	ldr	r2, [pc, #32]	@ (8003450 <HAL_TIM_PWM_MspInit+0x9c>)
 8003430:	f043 0302 	orr.w	r3, r3, #2
 8003434:	6453      	str	r3, [r2, #68]	@ 0x44
 8003436:	4b06      	ldr	r3, [pc, #24]	@ (8003450 <HAL_TIM_PWM_MspInit+0x9c>)
 8003438:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800343a:	f003 0302 	and.w	r3, r3, #2
 800343e:	60fb      	str	r3, [r7, #12]
 8003440:	68fb      	ldr	r3, [r7, #12]
}
 8003442:	bf00      	nop
 8003444:	3718      	adds	r7, #24
 8003446:	46bd      	mov	sp, r7
 8003448:	bd80      	pop	{r7, pc}
 800344a:	bf00      	nop
 800344c:	40010000 	.word	0x40010000
 8003450:	40023800 	.word	0x40023800
 8003454:	40000400 	.word	0x40000400
 8003458:	40010400 	.word	0x40010400

0800345c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	b088      	sub	sp, #32
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800346c:	d116      	bne.n	800349c <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800346e:	2300      	movs	r3, #0
 8003470:	61fb      	str	r3, [r7, #28]
 8003472:	4b44      	ldr	r3, [pc, #272]	@ (8003584 <HAL_TIM_Base_MspInit+0x128>)
 8003474:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003476:	4a43      	ldr	r2, [pc, #268]	@ (8003584 <HAL_TIM_Base_MspInit+0x128>)
 8003478:	f043 0301 	orr.w	r3, r3, #1
 800347c:	6413      	str	r3, [r2, #64]	@ 0x40
 800347e:	4b41      	ldr	r3, [pc, #260]	@ (8003584 <HAL_TIM_Base_MspInit+0x128>)
 8003480:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003482:	f003 0301 	and.w	r3, r3, #1
 8003486:	61fb      	str	r3, [r7, #28]
 8003488:	69fb      	ldr	r3, [r7, #28]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 7, 0);
 800348a:	2200      	movs	r2, #0
 800348c:	2107      	movs	r1, #7
 800348e:	201c      	movs	r0, #28
 8003490:	f000 fcc3 	bl	8003e1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003494:	201c      	movs	r0, #28
 8003496:	f000 fcdc 	bl	8003e52 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }

}
 800349a:	e06e      	b.n	800357a <HAL_TIM_Base_MspInit+0x11e>
  else if(htim_base->Instance==TIM5)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	4a39      	ldr	r2, [pc, #228]	@ (8003588 <HAL_TIM_Base_MspInit+0x12c>)
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d116      	bne.n	80034d4 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80034a6:	2300      	movs	r3, #0
 80034a8:	61bb      	str	r3, [r7, #24]
 80034aa:	4b36      	ldr	r3, [pc, #216]	@ (8003584 <HAL_TIM_Base_MspInit+0x128>)
 80034ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034ae:	4a35      	ldr	r2, [pc, #212]	@ (8003584 <HAL_TIM_Base_MspInit+0x128>)
 80034b0:	f043 0308 	orr.w	r3, r3, #8
 80034b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80034b6:	4b33      	ldr	r3, [pc, #204]	@ (8003584 <HAL_TIM_Base_MspInit+0x128>)
 80034b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034ba:	f003 0308 	and.w	r3, r3, #8
 80034be:	61bb      	str	r3, [r7, #24]
 80034c0:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM5_IRQn, 7, 0);
 80034c2:	2200      	movs	r2, #0
 80034c4:	2107      	movs	r1, #7
 80034c6:	2032      	movs	r0, #50	@ 0x32
 80034c8:	f000 fca7 	bl	8003e1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80034cc:	2032      	movs	r0, #50	@ 0x32
 80034ce:	f000 fcc0 	bl	8003e52 <HAL_NVIC_EnableIRQ>
}
 80034d2:	e052      	b.n	800357a <HAL_TIM_Base_MspInit+0x11e>
  else if(htim_base->Instance==TIM6)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4a2c      	ldr	r2, [pc, #176]	@ (800358c <HAL_TIM_Base_MspInit+0x130>)
 80034da:	4293      	cmp	r3, r2
 80034dc:	d116      	bne.n	800350c <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80034de:	2300      	movs	r3, #0
 80034e0:	617b      	str	r3, [r7, #20]
 80034e2:	4b28      	ldr	r3, [pc, #160]	@ (8003584 <HAL_TIM_Base_MspInit+0x128>)
 80034e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034e6:	4a27      	ldr	r2, [pc, #156]	@ (8003584 <HAL_TIM_Base_MspInit+0x128>)
 80034e8:	f043 0310 	orr.w	r3, r3, #16
 80034ec:	6413      	str	r3, [r2, #64]	@ 0x40
 80034ee:	4b25      	ldr	r3, [pc, #148]	@ (8003584 <HAL_TIM_Base_MspInit+0x128>)
 80034f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034f2:	f003 0310 	and.w	r3, r3, #16
 80034f6:	617b      	str	r3, [r7, #20]
 80034f8:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 8, 0);
 80034fa:	2200      	movs	r2, #0
 80034fc:	2108      	movs	r1, #8
 80034fe:	2036      	movs	r0, #54	@ 0x36
 8003500:	f000 fc8b 	bl	8003e1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003504:	2036      	movs	r0, #54	@ 0x36
 8003506:	f000 fca4 	bl	8003e52 <HAL_NVIC_EnableIRQ>
}
 800350a:	e036      	b.n	800357a <HAL_TIM_Base_MspInit+0x11e>
  else if(htim_base->Instance==TIM7)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	4a1f      	ldr	r2, [pc, #124]	@ (8003590 <HAL_TIM_Base_MspInit+0x134>)
 8003512:	4293      	cmp	r3, r2
 8003514:	d116      	bne.n	8003544 <HAL_TIM_Base_MspInit+0xe8>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8003516:	2300      	movs	r3, #0
 8003518:	613b      	str	r3, [r7, #16]
 800351a:	4b1a      	ldr	r3, [pc, #104]	@ (8003584 <HAL_TIM_Base_MspInit+0x128>)
 800351c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800351e:	4a19      	ldr	r2, [pc, #100]	@ (8003584 <HAL_TIM_Base_MspInit+0x128>)
 8003520:	f043 0320 	orr.w	r3, r3, #32
 8003524:	6413      	str	r3, [r2, #64]	@ 0x40
 8003526:	4b17      	ldr	r3, [pc, #92]	@ (8003584 <HAL_TIM_Base_MspInit+0x128>)
 8003528:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800352a:	f003 0320 	and.w	r3, r3, #32
 800352e:	613b      	str	r3, [r7, #16]
 8003530:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 9, 0);
 8003532:	2200      	movs	r2, #0
 8003534:	2109      	movs	r1, #9
 8003536:	2037      	movs	r0, #55	@ 0x37
 8003538:	f000 fc6f 	bl	8003e1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800353c:	2037      	movs	r0, #55	@ 0x37
 800353e:	f000 fc88 	bl	8003e52 <HAL_NVIC_EnableIRQ>
}
 8003542:	e01a      	b.n	800357a <HAL_TIM_Base_MspInit+0x11e>
  else if(htim_base->Instance==TIM9)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	4a12      	ldr	r2, [pc, #72]	@ (8003594 <HAL_TIM_Base_MspInit+0x138>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d115      	bne.n	800357a <HAL_TIM_Base_MspInit+0x11e>
    __HAL_RCC_TIM9_CLK_ENABLE();
 800354e:	2300      	movs	r3, #0
 8003550:	60fb      	str	r3, [r7, #12]
 8003552:	4b0c      	ldr	r3, [pc, #48]	@ (8003584 <HAL_TIM_Base_MspInit+0x128>)
 8003554:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003556:	4a0b      	ldr	r2, [pc, #44]	@ (8003584 <HAL_TIM_Base_MspInit+0x128>)
 8003558:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800355c:	6453      	str	r3, [r2, #68]	@ 0x44
 800355e:	4b09      	ldr	r3, [pc, #36]	@ (8003584 <HAL_TIM_Base_MspInit+0x128>)
 8003560:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003562:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003566:	60fb      	str	r3, [r7, #12]
 8003568:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 7, 0);
 800356a:	2200      	movs	r2, #0
 800356c:	2107      	movs	r1, #7
 800356e:	2018      	movs	r0, #24
 8003570:	f000 fc53 	bl	8003e1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8003574:	2018      	movs	r0, #24
 8003576:	f000 fc6c 	bl	8003e52 <HAL_NVIC_EnableIRQ>
}
 800357a:	bf00      	nop
 800357c:	3720      	adds	r7, #32
 800357e:	46bd      	mov	sp, r7
 8003580:	bd80      	pop	{r7, pc}
 8003582:	bf00      	nop
 8003584:	40023800 	.word	0x40023800
 8003588:	40000c00 	.word	0x40000c00
 800358c:	40001000 	.word	0x40001000
 8003590:	40001400 	.word	0x40001400
 8003594:	40014000 	.word	0x40014000

08003598 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b08a      	sub	sp, #40	@ 0x28
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035a0:	f107 0314 	add.w	r3, r7, #20
 80035a4:	2200      	movs	r2, #0
 80035a6:	601a      	str	r2, [r3, #0]
 80035a8:	605a      	str	r2, [r3, #4]
 80035aa:	609a      	str	r2, [r3, #8]
 80035ac:	60da      	str	r2, [r3, #12]
 80035ae:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	4a37      	ldr	r2, [pc, #220]	@ (8003694 <HAL_TIM_MspPostInit+0xfc>)
 80035b6:	4293      	cmp	r3, r2
 80035b8:	d11f      	bne.n	80035fa <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035ba:	2300      	movs	r3, #0
 80035bc:	613b      	str	r3, [r7, #16]
 80035be:	4b36      	ldr	r3, [pc, #216]	@ (8003698 <HAL_TIM_MspPostInit+0x100>)
 80035c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035c2:	4a35      	ldr	r2, [pc, #212]	@ (8003698 <HAL_TIM_MspPostInit+0x100>)
 80035c4:	f043 0301 	orr.w	r3, r3, #1
 80035c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80035ca:	4b33      	ldr	r3, [pc, #204]	@ (8003698 <HAL_TIM_MspPostInit+0x100>)
 80035cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035ce:	f003 0301 	and.w	r3, r3, #1
 80035d2:	613b      	str	r3, [r7, #16]
 80035d4:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = output_y_pull_Pin;
 80035d6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80035da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035dc:	2302      	movs	r3, #2
 80035de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035e0:	2300      	movs	r3, #0
 80035e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035e4:	2300      	movs	r3, #0
 80035e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80035e8:	2301      	movs	r3, #1
 80035ea:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(output_y_pull_GPIO_Port, &GPIO_InitStruct);
 80035ec:	f107 0314 	add.w	r3, r7, #20
 80035f0:	4619      	mov	r1, r3
 80035f2:	482a      	ldr	r0, [pc, #168]	@ (800369c <HAL_TIM_MspPostInit+0x104>)
 80035f4:	f001 fb2a 	bl	8004c4c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 80035f8:	e047      	b.n	800368a <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM3)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	4a28      	ldr	r2, [pc, #160]	@ (80036a0 <HAL_TIM_MspPostInit+0x108>)
 8003600:	4293      	cmp	r3, r2
 8003602:	d11f      	bne.n	8003644 <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003604:	2300      	movs	r3, #0
 8003606:	60fb      	str	r3, [r7, #12]
 8003608:	4b23      	ldr	r3, [pc, #140]	@ (8003698 <HAL_TIM_MspPostInit+0x100>)
 800360a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800360c:	4a22      	ldr	r2, [pc, #136]	@ (8003698 <HAL_TIM_MspPostInit+0x100>)
 800360e:	f043 0304 	orr.w	r3, r3, #4
 8003612:	6313      	str	r3, [r2, #48]	@ 0x30
 8003614:	4b20      	ldr	r3, [pc, #128]	@ (8003698 <HAL_TIM_MspPostInit+0x100>)
 8003616:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003618:	f003 0304 	and.w	r3, r3, #4
 800361c:	60fb      	str	r3, [r7, #12]
 800361e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = output_z_pull_Pin;
 8003620:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003624:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003626:	2302      	movs	r3, #2
 8003628:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800362a:	2300      	movs	r3, #0
 800362c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800362e:	2300      	movs	r3, #0
 8003630:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003632:	2302      	movs	r3, #2
 8003634:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(output_z_pull_GPIO_Port, &GPIO_InitStruct);
 8003636:	f107 0314 	add.w	r3, r7, #20
 800363a:	4619      	mov	r1, r3
 800363c:	4819      	ldr	r0, [pc, #100]	@ (80036a4 <HAL_TIM_MspPostInit+0x10c>)
 800363e:	f001 fb05 	bl	8004c4c <HAL_GPIO_Init>
}
 8003642:	e022      	b.n	800368a <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM8)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	4a17      	ldr	r2, [pc, #92]	@ (80036a8 <HAL_TIM_MspPostInit+0x110>)
 800364a:	4293      	cmp	r3, r2
 800364c:	d11d      	bne.n	800368a <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800364e:	2300      	movs	r3, #0
 8003650:	60bb      	str	r3, [r7, #8]
 8003652:	4b11      	ldr	r3, [pc, #68]	@ (8003698 <HAL_TIM_MspPostInit+0x100>)
 8003654:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003656:	4a10      	ldr	r2, [pc, #64]	@ (8003698 <HAL_TIM_MspPostInit+0x100>)
 8003658:	f043 0304 	orr.w	r3, r3, #4
 800365c:	6313      	str	r3, [r2, #48]	@ 0x30
 800365e:	4b0e      	ldr	r3, [pc, #56]	@ (8003698 <HAL_TIM_MspPostInit+0x100>)
 8003660:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003662:	f003 0304 	and.w	r3, r3, #4
 8003666:	60bb      	str	r3, [r7, #8]
 8003668:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = output_x_pull_Pin;
 800366a:	2340      	movs	r3, #64	@ 0x40
 800366c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800366e:	2302      	movs	r3, #2
 8003670:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003672:	2300      	movs	r3, #0
 8003674:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003676:	2303      	movs	r3, #3
 8003678:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800367a:	2303      	movs	r3, #3
 800367c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(output_x_pull_GPIO_Port, &GPIO_InitStruct);
 800367e:	f107 0314 	add.w	r3, r7, #20
 8003682:	4619      	mov	r1, r3
 8003684:	4807      	ldr	r0, [pc, #28]	@ (80036a4 <HAL_TIM_MspPostInit+0x10c>)
 8003686:	f001 fae1 	bl	8004c4c <HAL_GPIO_Init>
}
 800368a:	bf00      	nop
 800368c:	3728      	adds	r7, #40	@ 0x28
 800368e:	46bd      	mov	sp, r7
 8003690:	bd80      	pop	{r7, pc}
 8003692:	bf00      	nop
 8003694:	40010000 	.word	0x40010000
 8003698:	40023800 	.word	0x40023800
 800369c:	40020000 	.word	0x40020000
 80036a0:	40000400 	.word	0x40000400
 80036a4:	40020800 	.word	0x40020800
 80036a8:	40010400 	.word	0x40010400

080036ac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b08a      	sub	sp, #40	@ 0x28
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036b4:	f107 0314 	add.w	r3, r7, #20
 80036b8:	2200      	movs	r2, #0
 80036ba:	601a      	str	r2, [r3, #0]
 80036bc:	605a      	str	r2, [r3, #4]
 80036be:	609a      	str	r2, [r3, #8]
 80036c0:	60da      	str	r2, [r3, #12]
 80036c2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	4a34      	ldr	r2, [pc, #208]	@ (800379c <HAL_UART_MspInit+0xf0>)
 80036ca:	4293      	cmp	r3, r2
 80036cc:	d161      	bne.n	8003792 <HAL_UART_MspInit+0xe6>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80036ce:	2300      	movs	r3, #0
 80036d0:	613b      	str	r3, [r7, #16]
 80036d2:	4b33      	ldr	r3, [pc, #204]	@ (80037a0 <HAL_UART_MspInit+0xf4>)
 80036d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036d6:	4a32      	ldr	r2, [pc, #200]	@ (80037a0 <HAL_UART_MspInit+0xf4>)
 80036d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80036dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80036de:	4b30      	ldr	r3, [pc, #192]	@ (80037a0 <HAL_UART_MspInit+0xf4>)
 80036e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036e6:	613b      	str	r3, [r7, #16]
 80036e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036ea:	2300      	movs	r3, #0
 80036ec:	60fb      	str	r3, [r7, #12]
 80036ee:	4b2c      	ldr	r3, [pc, #176]	@ (80037a0 <HAL_UART_MspInit+0xf4>)
 80036f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036f2:	4a2b      	ldr	r2, [pc, #172]	@ (80037a0 <HAL_UART_MspInit+0xf4>)
 80036f4:	f043 0301 	orr.w	r3, r3, #1
 80036f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80036fa:	4b29      	ldr	r3, [pc, #164]	@ (80037a0 <HAL_UART_MspInit+0xf4>)
 80036fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036fe:	f003 0301 	and.w	r3, r3, #1
 8003702:	60fb      	str	r3, [r7, #12]
 8003704:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003706:	230c      	movs	r3, #12
 8003708:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800370a:	2302      	movs	r3, #2
 800370c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800370e:	2300      	movs	r3, #0
 8003710:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003712:	2303      	movs	r3, #3
 8003714:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003716:	2307      	movs	r3, #7
 8003718:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800371a:	f107 0314 	add.w	r3, r7, #20
 800371e:	4619      	mov	r1, r3
 8003720:	4820      	ldr	r0, [pc, #128]	@ (80037a4 <HAL_UART_MspInit+0xf8>)
 8003722:	f001 fa93 	bl	8004c4c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8003726:	4b20      	ldr	r3, [pc, #128]	@ (80037a8 <HAL_UART_MspInit+0xfc>)
 8003728:	4a20      	ldr	r2, [pc, #128]	@ (80037ac <HAL_UART_MspInit+0x100>)
 800372a:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 800372c:	4b1e      	ldr	r3, [pc, #120]	@ (80037a8 <HAL_UART_MspInit+0xfc>)
 800372e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8003732:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003734:	4b1c      	ldr	r3, [pc, #112]	@ (80037a8 <HAL_UART_MspInit+0xfc>)
 8003736:	2200      	movs	r2, #0
 8003738:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800373a:	4b1b      	ldr	r3, [pc, #108]	@ (80037a8 <HAL_UART_MspInit+0xfc>)
 800373c:	2200      	movs	r2, #0
 800373e:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003740:	4b19      	ldr	r3, [pc, #100]	@ (80037a8 <HAL_UART_MspInit+0xfc>)
 8003742:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003746:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003748:	4b17      	ldr	r3, [pc, #92]	@ (80037a8 <HAL_UART_MspInit+0xfc>)
 800374a:	2200      	movs	r2, #0
 800374c:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800374e:	4b16      	ldr	r3, [pc, #88]	@ (80037a8 <HAL_UART_MspInit+0xfc>)
 8003750:	2200      	movs	r2, #0
 8003752:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8003754:	4b14      	ldr	r3, [pc, #80]	@ (80037a8 <HAL_UART_MspInit+0xfc>)
 8003756:	2200      	movs	r2, #0
 8003758:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800375a:	4b13      	ldr	r3, [pc, #76]	@ (80037a8 <HAL_UART_MspInit+0xfc>)
 800375c:	2200      	movs	r2, #0
 800375e:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003760:	4b11      	ldr	r3, [pc, #68]	@ (80037a8 <HAL_UART_MspInit+0xfc>)
 8003762:	2200      	movs	r2, #0
 8003764:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8003766:	4810      	ldr	r0, [pc, #64]	@ (80037a8 <HAL_UART_MspInit+0xfc>)
 8003768:	f000 fb8e 	bl	8003e88 <HAL_DMA_Init>
 800376c:	4603      	mov	r3, r0
 800376e:	2b00      	cmp	r3, #0
 8003770:	d001      	beq.n	8003776 <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 8003772:	f7fd fd39 	bl	80011e8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	4a0b      	ldr	r2, [pc, #44]	@ (80037a8 <HAL_UART_MspInit+0xfc>)
 800377a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800377c:	4a0a      	ldr	r2, [pc, #40]	@ (80037a8 <HAL_UART_MspInit+0xfc>)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 10, 0);
 8003782:	2200      	movs	r2, #0
 8003784:	210a      	movs	r1, #10
 8003786:	2026      	movs	r0, #38	@ 0x26
 8003788:	f000 fb47 	bl	8003e1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800378c:	2026      	movs	r0, #38	@ 0x26
 800378e:	f000 fb60 	bl	8003e52 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8003792:	bf00      	nop
 8003794:	3728      	adds	r7, #40	@ 0x28
 8003796:	46bd      	mov	sp, r7
 8003798:	bd80      	pop	{r7, pc}
 800379a:	bf00      	nop
 800379c:	40004400 	.word	0x40004400
 80037a0:	40023800 	.word	0x40023800
 80037a4:	40020000 	.word	0x40020000
 80037a8:	20000604 	.word	0x20000604
 80037ac:	40026088 	.word	0x40026088

080037b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80037b0:	b480      	push	{r7}
 80037b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80037b4:	bf00      	nop
 80037b6:	e7fd      	b.n	80037b4 <NMI_Handler+0x4>

080037b8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80037b8:	b480      	push	{r7}
 80037ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80037bc:	bf00      	nop
 80037be:	e7fd      	b.n	80037bc <HardFault_Handler+0x4>

080037c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80037c0:	b480      	push	{r7}
 80037c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80037c4:	bf00      	nop
 80037c6:	e7fd      	b.n	80037c4 <MemManage_Handler+0x4>

080037c8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80037c8:	b480      	push	{r7}
 80037ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80037cc:	bf00      	nop
 80037ce:	e7fd      	b.n	80037cc <BusFault_Handler+0x4>

080037d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80037d0:	b480      	push	{r7}
 80037d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80037d4:	bf00      	nop
 80037d6:	e7fd      	b.n	80037d4 <UsageFault_Handler+0x4>

080037d8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80037d8:	b480      	push	{r7}
 80037da:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80037dc:	bf00      	nop
 80037de:	46bd      	mov	sp, r7
 80037e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e4:	4770      	bx	lr

080037e6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80037e6:	b480      	push	{r7}
 80037e8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80037ea:	bf00      	nop
 80037ec:	46bd      	mov	sp, r7
 80037ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f2:	4770      	bx	lr

080037f4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80037f4:	b480      	push	{r7}
 80037f6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80037f8:	bf00      	nop
 80037fa:	46bd      	mov	sp, r7
 80037fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003800:	4770      	bx	lr

08003802 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003802:	b580      	push	{r7, lr}
 8003804:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003806:	f000 f9e9 	bl	8003bdc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800380a:	bf00      	nop
 800380c:	bd80      	pop	{r7, pc}
	...

08003810 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */
	  if(get_home_x() == home_x){
 8003814:	2101      	movs	r1, #1
 8003816:	4821      	ldr	r0, [pc, #132]	@ (800389c <EXTI0_IRQHandler+0x8c>)
 8003818:	f001 fbb4 	bl	8004f84 <HAL_GPIO_ReadPin>
 800381c:	4603      	mov	r3, r0
 800381e:	2b01      	cmp	r3, #1
 8003820:	d136      	bne.n	8003890 <EXTI0_IRQHandler+0x80>
		//  HAL_GPIO_TogglePin(O1_GPIO_Port, O1_Pin);
		  switch(AxisX.mode){
 8003822:	4b1f      	ldr	r3, [pc, #124]	@ (80038a0 <EXTI0_IRQHandler+0x90>)
 8003824:	7bdb      	ldrb	r3, [r3, #15]
 8003826:	2b03      	cmp	r3, #3
 8003828:	d002      	beq.n	8003830 <EXTI0_IRQHandler+0x20>
 800382a:	2b05      	cmp	r3, #5
 800382c:	d018      	beq.n	8003860 <EXTI0_IRQHandler+0x50>
 800382e:	e02f      	b.n	8003890 <EXTI0_IRQHandler+0x80>
		  case MOVE_HOME1:
			  			output_x_pull_stop();
 8003830:	2100      	movs	r1, #0
 8003832:	481c      	ldr	r0, [pc, #112]	@ (80038a4 <EXTI0_IRQHandler+0x94>)
 8003834:	f002 fa6c 	bl	8005d10 <HAL_TIM_PWM_Stop>
			  		  reset_counter_timer_slave_x();
 8003838:	4b1b      	ldr	r3, [pc, #108]	@ (80038a8 <EXTI0_IRQHandler+0x98>)
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	2200      	movs	r2, #0
 800383e:	625a      	str	r2, [r3, #36]	@ 0x24
			  			AxisX.current_pos = 0;
 8003840:	4b17      	ldr	r3, [pc, #92]	@ (80038a0 <EXTI0_IRQHandler+0x90>)
 8003842:	2200      	movs	r2, #0
 8003844:	815a      	strh	r2, [r3, #10]
			  			Set_HMI_X_Axis(AxisX.current_pos);
 8003846:	4b16      	ldr	r3, [pc, #88]	@ (80038a0 <EXTI0_IRQHandler+0x90>)
 8003848:	895b      	ldrh	r3, [r3, #10]
 800384a:	b29b      	uxth	r3, r3
 800384c:	4618      	mov	r0, r3
 800384e:	f7fe ff37 	bl	80026c0 <Set_HMI_X_Axis>
			  		  AxisX.mode = MOVE_HOME2;
 8003852:	4b13      	ldr	r3, [pc, #76]	@ (80038a0 <EXTI0_IRQHandler+0x90>)
 8003854:	2204      	movs	r2, #4
 8003856:	73da      	strb	r2, [r3, #15]
			  		AxisX.old_pos = 0;
 8003858:	4b11      	ldr	r3, [pc, #68]	@ (80038a0 <EXTI0_IRQHandler+0x90>)
 800385a:	2200      	movs	r2, #0
 800385c:	819a      	strh	r2, [r3, #12]
			  break;
 800385e:	e017      	b.n	8003890 <EXTI0_IRQHandler+0x80>
		  case MOVE_HOME3:
			  			output_x_pull_stop();
 8003860:	2100      	movs	r1, #0
 8003862:	4810      	ldr	r0, [pc, #64]	@ (80038a4 <EXTI0_IRQHandler+0x94>)
 8003864:	f002 fa54 	bl	8005d10 <HAL_TIM_PWM_Stop>
			  		  reset_counter_timer_slave_x();
 8003868:	4b0f      	ldr	r3, [pc, #60]	@ (80038a8 <EXTI0_IRQHandler+0x98>)
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	2200      	movs	r2, #0
 800386e:	625a      	str	r2, [r3, #36]	@ 0x24
			  			AxisX.current_pos = 0;
 8003870:	4b0b      	ldr	r3, [pc, #44]	@ (80038a0 <EXTI0_IRQHandler+0x90>)
 8003872:	2200      	movs	r2, #0
 8003874:	815a      	strh	r2, [r3, #10]
			  			Set_HMI_X_Axis(AxisX.current_pos);
 8003876:	4b0a      	ldr	r3, [pc, #40]	@ (80038a0 <EXTI0_IRQHandler+0x90>)
 8003878:	895b      	ldrh	r3, [r3, #10]
 800387a:	b29b      	uxth	r3, r3
 800387c:	4618      	mov	r0, r3
 800387e:	f7fe ff1f 	bl	80026c0 <Set_HMI_X_Axis>
			  			AxisX.mode  = STOP;
 8003882:	4b07      	ldr	r3, [pc, #28]	@ (80038a0 <EXTI0_IRQHandler+0x90>)
 8003884:	2200      	movs	r2, #0
 8003886:	73da      	strb	r2, [r3, #15]
			  			AxisX.old_pos = 0;
 8003888:	4b05      	ldr	r3, [pc, #20]	@ (80038a0 <EXTI0_IRQHandler+0x90>)
 800388a:	2200      	movs	r2, #0
 800388c:	819a      	strh	r2, [r3, #12]
			  break;
 800388e:	bf00      	nop
		  }
	  }
  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(i1_home_x_Pin);
 8003890:	2001      	movs	r0, #1
 8003892:	f001 fba9 	bl	8004fe8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8003896:	bf00      	nop
 8003898:	bd80      	pop	{r7, pc}
 800389a:	bf00      	nop
 800389c:	40020800 	.word	0x40020800
 80038a0:	20000100 	.word	0x20000100
 80038a4:	2000052c 	.word	0x2000052c
 80038a8:	20000454 	.word	0x20000454

080038ac <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */
	  if(get_home_y() == home_y){
 80038b0:	2102      	movs	r1, #2
 80038b2:	4821      	ldr	r0, [pc, #132]	@ (8003938 <EXTI1_IRQHandler+0x8c>)
 80038b4:	f001 fb66 	bl	8004f84 <HAL_GPIO_ReadPin>
 80038b8:	4603      	mov	r3, r0
 80038ba:	2b01      	cmp	r3, #1
 80038bc:	d136      	bne.n	800392c <EXTI1_IRQHandler+0x80>
		//  HAL_GPIO_TogglePin(O2_GPIO_Port, O2_Pin);
		  switch(AxisY.mode){
 80038be:	4b1f      	ldr	r3, [pc, #124]	@ (800393c <EXTI1_IRQHandler+0x90>)
 80038c0:	7bdb      	ldrb	r3, [r3, #15]
 80038c2:	2b03      	cmp	r3, #3
 80038c4:	d002      	beq.n	80038cc <EXTI1_IRQHandler+0x20>
 80038c6:	2b05      	cmp	r3, #5
 80038c8:	d018      	beq.n	80038fc <EXTI1_IRQHandler+0x50>
 80038ca:	e02f      	b.n	800392c <EXTI1_IRQHandler+0x80>
		  case MOVE_HOME1:
			  			output_y_pull_stop();
 80038cc:	2100      	movs	r1, #0
 80038ce:	481c      	ldr	r0, [pc, #112]	@ (8003940 <EXTI1_IRQHandler+0x94>)
 80038d0:	f002 fa1e 	bl	8005d10 <HAL_TIM_PWM_Stop>
			  		  reset_counter_timer_slave_y();
 80038d4:	4b1b      	ldr	r3, [pc, #108]	@ (8003944 <EXTI1_IRQHandler+0x98>)
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	2200      	movs	r2, #0
 80038da:	625a      	str	r2, [r3, #36]	@ 0x24
			  			AxisY.current_pos = 0;
 80038dc:	4b17      	ldr	r3, [pc, #92]	@ (800393c <EXTI1_IRQHandler+0x90>)
 80038de:	2200      	movs	r2, #0
 80038e0:	815a      	strh	r2, [r3, #10]
			  			Set_HMI_Y_Axis(AxisY.current_pos);
 80038e2:	4b16      	ldr	r3, [pc, #88]	@ (800393c <EXTI1_IRQHandler+0x90>)
 80038e4:	895b      	ldrh	r3, [r3, #10]
 80038e6:	b29b      	uxth	r3, r3
 80038e8:	4618      	mov	r0, r3
 80038ea:	f7fe fef9 	bl	80026e0 <Set_HMI_Y_Axis>
			  		  AxisY.mode = MOVE_HOME2;
 80038ee:	4b13      	ldr	r3, [pc, #76]	@ (800393c <EXTI1_IRQHandler+0x90>)
 80038f0:	2204      	movs	r2, #4
 80038f2:	73da      	strb	r2, [r3, #15]
			  		AxisY.old_pos = 0;
 80038f4:	4b11      	ldr	r3, [pc, #68]	@ (800393c <EXTI1_IRQHandler+0x90>)
 80038f6:	2200      	movs	r2, #0
 80038f8:	819a      	strh	r2, [r3, #12]
			  break;
 80038fa:	e017      	b.n	800392c <EXTI1_IRQHandler+0x80>
		  case MOVE_HOME3:
			  			output_y_pull_stop();
 80038fc:	2100      	movs	r1, #0
 80038fe:	4810      	ldr	r0, [pc, #64]	@ (8003940 <EXTI1_IRQHandler+0x94>)
 8003900:	f002 fa06 	bl	8005d10 <HAL_TIM_PWM_Stop>
			  		  reset_counter_timer_slave_y();
 8003904:	4b0f      	ldr	r3, [pc, #60]	@ (8003944 <EXTI1_IRQHandler+0x98>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	2200      	movs	r2, #0
 800390a:	625a      	str	r2, [r3, #36]	@ 0x24
			  			AxisY.current_pos = 0;
 800390c:	4b0b      	ldr	r3, [pc, #44]	@ (800393c <EXTI1_IRQHandler+0x90>)
 800390e:	2200      	movs	r2, #0
 8003910:	815a      	strh	r2, [r3, #10]
			  			Set_HMI_Y_Axis(AxisY.current_pos);
 8003912:	4b0a      	ldr	r3, [pc, #40]	@ (800393c <EXTI1_IRQHandler+0x90>)
 8003914:	895b      	ldrh	r3, [r3, #10]
 8003916:	b29b      	uxth	r3, r3
 8003918:	4618      	mov	r0, r3
 800391a:	f7fe fee1 	bl	80026e0 <Set_HMI_Y_Axis>
			  			AxisY.mode  = STOP;
 800391e:	4b07      	ldr	r3, [pc, #28]	@ (800393c <EXTI1_IRQHandler+0x90>)
 8003920:	2200      	movs	r2, #0
 8003922:	73da      	strb	r2, [r3, #15]
			  			AxisY.old_pos = 0;
 8003924:	4b05      	ldr	r3, [pc, #20]	@ (800393c <EXTI1_IRQHandler+0x90>)
 8003926:	2200      	movs	r2, #0
 8003928:	819a      	strh	r2, [r3, #12]
			  break;
 800392a:	bf00      	nop
		  }
	  }
  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(i2_home_y_Pin);
 800392c:	2002      	movs	r0, #2
 800392e:	f001 fb5b 	bl	8004fe8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8003932:	bf00      	nop
 8003934:	bd80      	pop	{r7, pc}
 8003936:	bf00      	nop
 8003938:	40020800 	.word	0x40020800
 800393c:	20000110 	.word	0x20000110
 8003940:	2000037c 	.word	0x2000037c
 8003944:	200003c4 	.word	0x200003c4

08003948 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */
	 if(get_home_z() == home_z){
 800394c:	2104      	movs	r1, #4
 800394e:	4821      	ldr	r0, [pc, #132]	@ (80039d4 <EXTI2_IRQHandler+0x8c>)
 8003950:	f001 fb18 	bl	8004f84 <HAL_GPIO_ReadPin>
 8003954:	4603      	mov	r3, r0
 8003956:	2b01      	cmp	r3, #1
 8003958:	d136      	bne.n	80039c8 <EXTI2_IRQHandler+0x80>
		//	  HAL_GPIO_TogglePin(O3_GPIO_Port, O3_Pin);
			  switch(AxisZ.mode){
 800395a:	4b1f      	ldr	r3, [pc, #124]	@ (80039d8 <EXTI2_IRQHandler+0x90>)
 800395c:	7bdb      	ldrb	r3, [r3, #15]
 800395e:	2b03      	cmp	r3, #3
 8003960:	d002      	beq.n	8003968 <EXTI2_IRQHandler+0x20>
 8003962:	2b05      	cmp	r3, #5
 8003964:	d018      	beq.n	8003998 <EXTI2_IRQHandler+0x50>
 8003966:	e02f      	b.n	80039c8 <EXTI2_IRQHandler+0x80>
			  case MOVE_HOME1:
				  			output_z_pull_stop();
 8003968:	2108      	movs	r1, #8
 800396a:	481c      	ldr	r0, [pc, #112]	@ (80039dc <EXTI2_IRQHandler+0x94>)
 800396c:	f002 f9d0 	bl	8005d10 <HAL_TIM_PWM_Stop>
				  		  reset_counter_timer_slave_z();
 8003970:	4b1b      	ldr	r3, [pc, #108]	@ (80039e0 <EXTI2_IRQHandler+0x98>)
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	2200      	movs	r2, #0
 8003976:	625a      	str	r2, [r3, #36]	@ 0x24
				  		  AxisZ.mode = MOVE_HOME2;
 8003978:	4b17      	ldr	r3, [pc, #92]	@ (80039d8 <EXTI2_IRQHandler+0x90>)
 800397a:	2204      	movs	r2, #4
 800397c:	73da      	strb	r2, [r3, #15]
				  			AxisZ.current_pos = 0;
 800397e:	4b16      	ldr	r3, [pc, #88]	@ (80039d8 <EXTI2_IRQHandler+0x90>)
 8003980:	2200      	movs	r2, #0
 8003982:	815a      	strh	r2, [r3, #10]
				  			Set_HMI_Z_Axis(AxisZ.current_pos);
 8003984:	4b14      	ldr	r3, [pc, #80]	@ (80039d8 <EXTI2_IRQHandler+0x90>)
 8003986:	895b      	ldrh	r3, [r3, #10]
 8003988:	b29b      	uxth	r3, r3
 800398a:	4618      	mov	r0, r3
 800398c:	f7fe feb8 	bl	8002700 <Set_HMI_Z_Axis>
				  		AxisZ.old_pos = 0;
 8003990:	4b11      	ldr	r3, [pc, #68]	@ (80039d8 <EXTI2_IRQHandler+0x90>)
 8003992:	2200      	movs	r2, #0
 8003994:	819a      	strh	r2, [r3, #12]
				  break;
 8003996:	e017      	b.n	80039c8 <EXTI2_IRQHandler+0x80>
			  case MOVE_HOME3:
				  			output_z_pull_stop();
 8003998:	2108      	movs	r1, #8
 800399a:	4810      	ldr	r0, [pc, #64]	@ (80039dc <EXTI2_IRQHandler+0x94>)
 800399c:	f002 f9b8 	bl	8005d10 <HAL_TIM_PWM_Stop>
				  		  reset_counter_timer_slave_z();
 80039a0:	4b0f      	ldr	r3, [pc, #60]	@ (80039e0 <EXTI2_IRQHandler+0x98>)
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	2200      	movs	r2, #0
 80039a6:	625a      	str	r2, [r3, #36]	@ 0x24
				  			AxisZ.current_pos = 0;
 80039a8:	4b0b      	ldr	r3, [pc, #44]	@ (80039d8 <EXTI2_IRQHandler+0x90>)
 80039aa:	2200      	movs	r2, #0
 80039ac:	815a      	strh	r2, [r3, #10]
				  			Set_HMI_Z_Axis(AxisZ.current_pos);
 80039ae:	4b0a      	ldr	r3, [pc, #40]	@ (80039d8 <EXTI2_IRQHandler+0x90>)
 80039b0:	895b      	ldrh	r3, [r3, #10]
 80039b2:	b29b      	uxth	r3, r3
 80039b4:	4618      	mov	r0, r3
 80039b6:	f7fe fea3 	bl	8002700 <Set_HMI_Z_Axis>
				  			AxisZ.mode  = STOP;
 80039ba:	4b07      	ldr	r3, [pc, #28]	@ (80039d8 <EXTI2_IRQHandler+0x90>)
 80039bc:	2200      	movs	r2, #0
 80039be:	73da      	strb	r2, [r3, #15]
				  			AxisZ.old_pos = 0;
 80039c0:	4b05      	ldr	r3, [pc, #20]	@ (80039d8 <EXTI2_IRQHandler+0x90>)
 80039c2:	2200      	movs	r2, #0
 80039c4:	819a      	strh	r2, [r3, #12]
				  break;
 80039c6:	bf00      	nop
			  }
		  }
  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(i3_home_z_Pin);
 80039c8:	2004      	movs	r0, #4
 80039ca:	f001 fb0d 	bl	8004fe8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 80039ce:	bf00      	nop
 80039d0:	bd80      	pop	{r7, pc}
 80039d2:	bf00      	nop
 80039d4:	40020800 	.word	0x40020800
 80039d8:	20000120 	.word	0x20000120
 80039dc:	2000040c 	.word	0x2000040c
 80039e0:	20000574 	.word	0x20000574

080039e4 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80039e8:	4802      	ldr	r0, [pc, #8]	@ (80039f4 <DMA1_Stream5_IRQHandler+0x10>)
 80039ea:	f000 fbe5 	bl	80041b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80039ee:	bf00      	nop
 80039f0:	bd80      	pop	{r7, pc}
 80039f2:	bf00      	nop
 80039f4:	20000604 	.word	0x20000604

080039f8 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */
  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80039fc:	4808      	ldr	r0, [pc, #32]	@ (8003a20 <TIM1_BRK_TIM9_IRQHandler+0x28>)
 80039fe:	f002 f9f7 	bl	8005df0 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim9);
 8003a02:	4808      	ldr	r0, [pc, #32]	@ (8003a24 <TIM1_BRK_TIM9_IRQHandler+0x2c>)
 8003a04:	f002 f9f4 	bl	8005df0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */
	if(AxisZ.mode == MOVE_MANUAL){
 8003a08:	4b07      	ldr	r3, [pc, #28]	@ (8003a28 <TIM1_BRK_TIM9_IRQHandler+0x30>)
 8003a0a:	7bdb      	ldrb	r3, [r3, #15]
 8003a0c:	2b02      	cmp	r3, #2
 8003a0e:	d102      	bne.n	8003a16 <TIM1_BRK_TIM9_IRQHandler+0x1e>
		AxisZ.mode = MOVE_AUTO;}
 8003a10:	4b05      	ldr	r3, [pc, #20]	@ (8003a28 <TIM1_BRK_TIM9_IRQHandler+0x30>)
 8003a12:	2201      	movs	r2, #1
 8003a14:	73da      	strb	r2, [r3, #15]
		Stop_motor_z();
 8003a16:	f7fe fdf7 	bl	8002608 <Stop_motor_z>

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8003a1a:	bf00      	nop
 8003a1c:	bd80      	pop	{r7, pc}
 8003a1e:	bf00      	nop
 8003a20:	2000037c 	.word	0x2000037c
 8003a24:	20000574 	.word	0x20000574
 8003a28:	20000120 	.word	0x20000120

08003a2c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003a30:	4806      	ldr	r0, [pc, #24]	@ (8003a4c <TIM2_IRQHandler+0x20>)
 8003a32:	f002 f9dd 	bl	8005df0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
	if(AxisY.mode == MOVE_MANUAL){
 8003a36:	4b06      	ldr	r3, [pc, #24]	@ (8003a50 <TIM2_IRQHandler+0x24>)
 8003a38:	7bdb      	ldrb	r3, [r3, #15]
 8003a3a:	2b02      	cmp	r3, #2
 8003a3c:	d102      	bne.n	8003a44 <TIM2_IRQHandler+0x18>
		AxisY.mode = MOVE_AUTO;}
 8003a3e:	4b04      	ldr	r3, [pc, #16]	@ (8003a50 <TIM2_IRQHandler+0x24>)
 8003a40:	2201      	movs	r2, #1
 8003a42:	73da      	strb	r2, [r3, #15]
		Stop_motor_y();
 8003a44:	f7fe fd84 	bl	8002550 <Stop_motor_y>

  /* USER CODE END TIM2_IRQn 1 */
}
 8003a48:	bf00      	nop
 8003a4a:	bd80      	pop	{r7, pc}
 8003a4c:	200003c4 	.word	0x200003c4
 8003a50:	20000110 	.word	0x20000110

08003a54 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003a58:	4802      	ldr	r0, [pc, #8]	@ (8003a64 <USART2_IRQHandler+0x10>)
 8003a5a:	f003 f991 	bl	8006d80 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003a5e:	bf00      	nop
 8003a60:	bd80      	pop	{r7, pc}
 8003a62:	bf00      	nop
 8003a64:	200005bc 	.word	0x200005bc

08003a68 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */
	if(AxisX.mode == MOVE_MANUAL){
 8003a6c:	4b06      	ldr	r3, [pc, #24]	@ (8003a88 <TIM5_IRQHandler+0x20>)
 8003a6e:	7bdb      	ldrb	r3, [r3, #15]
 8003a70:	2b02      	cmp	r3, #2
 8003a72:	d102      	bne.n	8003a7a <TIM5_IRQHandler+0x12>
		AxisX.mode = MOVE_AUTO;}
 8003a74:	4b04      	ldr	r3, [pc, #16]	@ (8003a88 <TIM5_IRQHandler+0x20>)
 8003a76:	2201      	movs	r2, #1
 8003a78:	73da      	strb	r2, [r3, #15]
		Stop_motor_x();
 8003a7a:	f7fe fbe1 	bl	8002240 <Stop_motor_x>
  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8003a7e:	4803      	ldr	r0, [pc, #12]	@ (8003a8c <TIM5_IRQHandler+0x24>)
 8003a80:	f002 f9b6 	bl	8005df0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8003a84:	bf00      	nop
 8003a86:	bd80      	pop	{r7, pc}
 8003a88:	20000100 	.word	0x20000100
 8003a8c:	20000454 	.word	0x20000454

08003a90 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */
	task_timer6();
 8003a94:	f7fc fde0 	bl	8000658 <task_timer6>
  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003a98:	4802      	ldr	r0, [pc, #8]	@ (8003aa4 <TIM6_DAC_IRQHandler+0x14>)
 8003a9a:	f002 f9a9 	bl	8005df0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003a9e:	bf00      	nop
 8003aa0:	bd80      	pop	{r7, pc}
 8003aa2:	bf00      	nop
 8003aa4:	2000049c 	.word	0x2000049c

08003aa8 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8003aa8:	b580      	push	{r7, lr}
 8003aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */
	application_run();
 8003aac:	f7fc fdca 	bl	8000644 <application_run>
  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8003ab0:	4802      	ldr	r0, [pc, #8]	@ (8003abc <TIM7_IRQHandler+0x14>)
 8003ab2:	f002 f99d 	bl	8005df0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8003ab6:	bf00      	nop
 8003ab8:	bd80      	pop	{r7, pc}
 8003aba:	bf00      	nop
 8003abc:	200004e4 	.word	0x200004e4

08003ac0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003ac0:	b480      	push	{r7}
 8003ac2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003ac4:	4b06      	ldr	r3, [pc, #24]	@ (8003ae0 <SystemInit+0x20>)
 8003ac6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003aca:	4a05      	ldr	r2, [pc, #20]	@ (8003ae0 <SystemInit+0x20>)
 8003acc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003ad0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003ad4:	bf00      	nop
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003adc:	4770      	bx	lr
 8003ade:	bf00      	nop
 8003ae0:	e000ed00 	.word	0xe000ed00

08003ae4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003ae4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003b1c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003ae8:	f7ff ffea 	bl	8003ac0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003aec:	480c      	ldr	r0, [pc, #48]	@ (8003b20 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003aee:	490d      	ldr	r1, [pc, #52]	@ (8003b24 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003af0:	4a0d      	ldr	r2, [pc, #52]	@ (8003b28 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003af2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003af4:	e002      	b.n	8003afc <LoopCopyDataInit>

08003af6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003af6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003af8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003afa:	3304      	adds	r3, #4

08003afc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003afc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003afe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003b00:	d3f9      	bcc.n	8003af6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003b02:	4a0a      	ldr	r2, [pc, #40]	@ (8003b2c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003b04:	4c0a      	ldr	r4, [pc, #40]	@ (8003b30 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003b06:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003b08:	e001      	b.n	8003b0e <LoopFillZerobss>

08003b0a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003b0a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003b0c:	3204      	adds	r2, #4

08003b0e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003b0e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003b10:	d3fb      	bcc.n	8003b0a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003b12:	f004 fa43 	bl	8007f9c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003b16:	f7fc fee7 	bl	80008e8 <main>
  bx  lr    
 8003b1a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003b1c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003b20:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003b24:	2000015c 	.word	0x2000015c
  ldr r2, =_sidata
 8003b28:	08008030 	.word	0x08008030
  ldr r2, =_sbss
 8003b2c:	2000015c 	.word	0x2000015c
  ldr r4, =_ebss
 8003b30:	2000091c 	.word	0x2000091c

08003b34 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003b34:	e7fe      	b.n	8003b34 <ADC_IRQHandler>
	...

08003b38 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003b3c:	4b0e      	ldr	r3, [pc, #56]	@ (8003b78 <HAL_Init+0x40>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	4a0d      	ldr	r2, [pc, #52]	@ (8003b78 <HAL_Init+0x40>)
 8003b42:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003b46:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003b48:	4b0b      	ldr	r3, [pc, #44]	@ (8003b78 <HAL_Init+0x40>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	4a0a      	ldr	r2, [pc, #40]	@ (8003b78 <HAL_Init+0x40>)
 8003b4e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003b52:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003b54:	4b08      	ldr	r3, [pc, #32]	@ (8003b78 <HAL_Init+0x40>)
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	4a07      	ldr	r2, [pc, #28]	@ (8003b78 <HAL_Init+0x40>)
 8003b5a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b5e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003b60:	2003      	movs	r0, #3
 8003b62:	f000 f94f 	bl	8003e04 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003b66:	200f      	movs	r0, #15
 8003b68:	f000 f808 	bl	8003b7c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003b6c:	f7ff fbfa 	bl	8003364 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003b70:	2300      	movs	r3, #0
}
 8003b72:	4618      	mov	r0, r3
 8003b74:	bd80      	pop	{r7, pc}
 8003b76:	bf00      	nop
 8003b78:	40023c00 	.word	0x40023c00

08003b7c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b082      	sub	sp, #8
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003b84:	4b12      	ldr	r3, [pc, #72]	@ (8003bd0 <HAL_InitTick+0x54>)
 8003b86:	681a      	ldr	r2, [r3, #0]
 8003b88:	4b12      	ldr	r3, [pc, #72]	@ (8003bd4 <HAL_InitTick+0x58>)
 8003b8a:	781b      	ldrb	r3, [r3, #0]
 8003b8c:	4619      	mov	r1, r3
 8003b8e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003b92:	fbb3 f3f1 	udiv	r3, r3, r1
 8003b96:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	f000 f967 	bl	8003e6e <HAL_SYSTICK_Config>
 8003ba0:	4603      	mov	r3, r0
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d001      	beq.n	8003baa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003ba6:	2301      	movs	r3, #1
 8003ba8:	e00e      	b.n	8003bc8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2b0f      	cmp	r3, #15
 8003bae:	d80a      	bhi.n	8003bc6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	6879      	ldr	r1, [r7, #4]
 8003bb4:	f04f 30ff 	mov.w	r0, #4294967295
 8003bb8:	f000 f92f 	bl	8003e1a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003bbc:	4a06      	ldr	r2, [pc, #24]	@ (8003bd8 <HAL_InitTick+0x5c>)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	e000      	b.n	8003bc8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003bc6:	2301      	movs	r3, #1
}
 8003bc8:	4618      	mov	r0, r3
 8003bca:	3708      	adds	r7, #8
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	bd80      	pop	{r7, pc}
 8003bd0:	20000130 	.word	0x20000130
 8003bd4:	20000138 	.word	0x20000138
 8003bd8:	20000134 	.word	0x20000134

08003bdc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003bdc:	b480      	push	{r7}
 8003bde:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003be0:	4b06      	ldr	r3, [pc, #24]	@ (8003bfc <HAL_IncTick+0x20>)
 8003be2:	781b      	ldrb	r3, [r3, #0]
 8003be4:	461a      	mov	r2, r3
 8003be6:	4b06      	ldr	r3, [pc, #24]	@ (8003c00 <HAL_IncTick+0x24>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	4413      	add	r3, r2
 8003bec:	4a04      	ldr	r2, [pc, #16]	@ (8003c00 <HAL_IncTick+0x24>)
 8003bee:	6013      	str	r3, [r2, #0]
}
 8003bf0:	bf00      	nop
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf8:	4770      	bx	lr
 8003bfa:	bf00      	nop
 8003bfc:	20000138 	.word	0x20000138
 8003c00:	20000918 	.word	0x20000918

08003c04 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003c04:	b480      	push	{r7}
 8003c06:	af00      	add	r7, sp, #0
  return uwTick;
 8003c08:	4b03      	ldr	r3, [pc, #12]	@ (8003c18 <HAL_GetTick+0x14>)
 8003c0a:	681b      	ldr	r3, [r3, #0]
}
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c14:	4770      	bx	lr
 8003c16:	bf00      	nop
 8003c18:	20000918 	.word	0x20000918

08003c1c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	b084      	sub	sp, #16
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003c24:	f7ff ffee 	bl	8003c04 <HAL_GetTick>
 8003c28:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c34:	d005      	beq.n	8003c42 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003c36:	4b0a      	ldr	r3, [pc, #40]	@ (8003c60 <HAL_Delay+0x44>)
 8003c38:	781b      	ldrb	r3, [r3, #0]
 8003c3a:	461a      	mov	r2, r3
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	4413      	add	r3, r2
 8003c40:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003c42:	bf00      	nop
 8003c44:	f7ff ffde 	bl	8003c04 <HAL_GetTick>
 8003c48:	4602      	mov	r2, r0
 8003c4a:	68bb      	ldr	r3, [r7, #8]
 8003c4c:	1ad3      	subs	r3, r2, r3
 8003c4e:	68fa      	ldr	r2, [r7, #12]
 8003c50:	429a      	cmp	r2, r3
 8003c52:	d8f7      	bhi.n	8003c44 <HAL_Delay+0x28>
  {
  }
}
 8003c54:	bf00      	nop
 8003c56:	bf00      	nop
 8003c58:	3710      	adds	r7, #16
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	bd80      	pop	{r7, pc}
 8003c5e:	bf00      	nop
 8003c60:	20000138 	.word	0x20000138

08003c64 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c64:	b480      	push	{r7}
 8003c66:	b085      	sub	sp, #20
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	f003 0307 	and.w	r3, r3, #7
 8003c72:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003c74:	4b0c      	ldr	r3, [pc, #48]	@ (8003ca8 <__NVIC_SetPriorityGrouping+0x44>)
 8003c76:	68db      	ldr	r3, [r3, #12]
 8003c78:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003c7a:	68ba      	ldr	r2, [r7, #8]
 8003c7c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003c80:	4013      	ands	r3, r2
 8003c82:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003c88:	68bb      	ldr	r3, [r7, #8]
 8003c8a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003c8c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003c90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003c96:	4a04      	ldr	r2, [pc, #16]	@ (8003ca8 <__NVIC_SetPriorityGrouping+0x44>)
 8003c98:	68bb      	ldr	r3, [r7, #8]
 8003c9a:	60d3      	str	r3, [r2, #12]
}
 8003c9c:	bf00      	nop
 8003c9e:	3714      	adds	r7, #20
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca6:	4770      	bx	lr
 8003ca8:	e000ed00 	.word	0xe000ed00

08003cac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003cac:	b480      	push	{r7}
 8003cae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003cb0:	4b04      	ldr	r3, [pc, #16]	@ (8003cc4 <__NVIC_GetPriorityGrouping+0x18>)
 8003cb2:	68db      	ldr	r3, [r3, #12]
 8003cb4:	0a1b      	lsrs	r3, r3, #8
 8003cb6:	f003 0307 	and.w	r3, r3, #7
}
 8003cba:	4618      	mov	r0, r3
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc2:	4770      	bx	lr
 8003cc4:	e000ed00 	.word	0xe000ed00

08003cc8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003cc8:	b480      	push	{r7}
 8003cca:	b083      	sub	sp, #12
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	4603      	mov	r3, r0
 8003cd0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003cd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	db0b      	blt.n	8003cf2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003cda:	79fb      	ldrb	r3, [r7, #7]
 8003cdc:	f003 021f 	and.w	r2, r3, #31
 8003ce0:	4907      	ldr	r1, [pc, #28]	@ (8003d00 <__NVIC_EnableIRQ+0x38>)
 8003ce2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ce6:	095b      	lsrs	r3, r3, #5
 8003ce8:	2001      	movs	r0, #1
 8003cea:	fa00 f202 	lsl.w	r2, r0, r2
 8003cee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003cf2:	bf00      	nop
 8003cf4:	370c      	adds	r7, #12
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfc:	4770      	bx	lr
 8003cfe:	bf00      	nop
 8003d00:	e000e100 	.word	0xe000e100

08003d04 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003d04:	b480      	push	{r7}
 8003d06:	b083      	sub	sp, #12
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	4603      	mov	r3, r0
 8003d0c:	6039      	str	r1, [r7, #0]
 8003d0e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	db0a      	blt.n	8003d2e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	b2da      	uxtb	r2, r3
 8003d1c:	490c      	ldr	r1, [pc, #48]	@ (8003d50 <__NVIC_SetPriority+0x4c>)
 8003d1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d22:	0112      	lsls	r2, r2, #4
 8003d24:	b2d2      	uxtb	r2, r2
 8003d26:	440b      	add	r3, r1
 8003d28:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003d2c:	e00a      	b.n	8003d44 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d2e:	683b      	ldr	r3, [r7, #0]
 8003d30:	b2da      	uxtb	r2, r3
 8003d32:	4908      	ldr	r1, [pc, #32]	@ (8003d54 <__NVIC_SetPriority+0x50>)
 8003d34:	79fb      	ldrb	r3, [r7, #7]
 8003d36:	f003 030f 	and.w	r3, r3, #15
 8003d3a:	3b04      	subs	r3, #4
 8003d3c:	0112      	lsls	r2, r2, #4
 8003d3e:	b2d2      	uxtb	r2, r2
 8003d40:	440b      	add	r3, r1
 8003d42:	761a      	strb	r2, [r3, #24]
}
 8003d44:	bf00      	nop
 8003d46:	370c      	adds	r7, #12
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4e:	4770      	bx	lr
 8003d50:	e000e100 	.word	0xe000e100
 8003d54:	e000ed00 	.word	0xe000ed00

08003d58 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003d58:	b480      	push	{r7}
 8003d5a:	b089      	sub	sp, #36	@ 0x24
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	60f8      	str	r0, [r7, #12]
 8003d60:	60b9      	str	r1, [r7, #8]
 8003d62:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	f003 0307 	and.w	r3, r3, #7
 8003d6a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003d6c:	69fb      	ldr	r3, [r7, #28]
 8003d6e:	f1c3 0307 	rsb	r3, r3, #7
 8003d72:	2b04      	cmp	r3, #4
 8003d74:	bf28      	it	cs
 8003d76:	2304      	movcs	r3, #4
 8003d78:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003d7a:	69fb      	ldr	r3, [r7, #28]
 8003d7c:	3304      	adds	r3, #4
 8003d7e:	2b06      	cmp	r3, #6
 8003d80:	d902      	bls.n	8003d88 <NVIC_EncodePriority+0x30>
 8003d82:	69fb      	ldr	r3, [r7, #28]
 8003d84:	3b03      	subs	r3, #3
 8003d86:	e000      	b.n	8003d8a <NVIC_EncodePriority+0x32>
 8003d88:	2300      	movs	r3, #0
 8003d8a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d8c:	f04f 32ff 	mov.w	r2, #4294967295
 8003d90:	69bb      	ldr	r3, [r7, #24]
 8003d92:	fa02 f303 	lsl.w	r3, r2, r3
 8003d96:	43da      	mvns	r2, r3
 8003d98:	68bb      	ldr	r3, [r7, #8]
 8003d9a:	401a      	ands	r2, r3
 8003d9c:	697b      	ldr	r3, [r7, #20]
 8003d9e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003da0:	f04f 31ff 	mov.w	r1, #4294967295
 8003da4:	697b      	ldr	r3, [r7, #20]
 8003da6:	fa01 f303 	lsl.w	r3, r1, r3
 8003daa:	43d9      	mvns	r1, r3
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003db0:	4313      	orrs	r3, r2
         );
}
 8003db2:	4618      	mov	r0, r3
 8003db4:	3724      	adds	r7, #36	@ 0x24
 8003db6:	46bd      	mov	sp, r7
 8003db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbc:	4770      	bx	lr
	...

08003dc0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b082      	sub	sp, #8
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	3b01      	subs	r3, #1
 8003dcc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003dd0:	d301      	bcc.n	8003dd6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003dd2:	2301      	movs	r3, #1
 8003dd4:	e00f      	b.n	8003df6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003dd6:	4a0a      	ldr	r2, [pc, #40]	@ (8003e00 <SysTick_Config+0x40>)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	3b01      	subs	r3, #1
 8003ddc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003dde:	210f      	movs	r1, #15
 8003de0:	f04f 30ff 	mov.w	r0, #4294967295
 8003de4:	f7ff ff8e 	bl	8003d04 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003de8:	4b05      	ldr	r3, [pc, #20]	@ (8003e00 <SysTick_Config+0x40>)
 8003dea:	2200      	movs	r2, #0
 8003dec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003dee:	4b04      	ldr	r3, [pc, #16]	@ (8003e00 <SysTick_Config+0x40>)
 8003df0:	2207      	movs	r2, #7
 8003df2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003df4:	2300      	movs	r3, #0
}
 8003df6:	4618      	mov	r0, r3
 8003df8:	3708      	adds	r7, #8
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	bd80      	pop	{r7, pc}
 8003dfe:	bf00      	nop
 8003e00:	e000e010 	.word	0xe000e010

08003e04 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b082      	sub	sp, #8
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003e0c:	6878      	ldr	r0, [r7, #4]
 8003e0e:	f7ff ff29 	bl	8003c64 <__NVIC_SetPriorityGrouping>
}
 8003e12:	bf00      	nop
 8003e14:	3708      	adds	r7, #8
 8003e16:	46bd      	mov	sp, r7
 8003e18:	bd80      	pop	{r7, pc}

08003e1a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003e1a:	b580      	push	{r7, lr}
 8003e1c:	b086      	sub	sp, #24
 8003e1e:	af00      	add	r7, sp, #0
 8003e20:	4603      	mov	r3, r0
 8003e22:	60b9      	str	r1, [r7, #8]
 8003e24:	607a      	str	r2, [r7, #4]
 8003e26:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003e28:	2300      	movs	r3, #0
 8003e2a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003e2c:	f7ff ff3e 	bl	8003cac <__NVIC_GetPriorityGrouping>
 8003e30:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003e32:	687a      	ldr	r2, [r7, #4]
 8003e34:	68b9      	ldr	r1, [r7, #8]
 8003e36:	6978      	ldr	r0, [r7, #20]
 8003e38:	f7ff ff8e 	bl	8003d58 <NVIC_EncodePriority>
 8003e3c:	4602      	mov	r2, r0
 8003e3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e42:	4611      	mov	r1, r2
 8003e44:	4618      	mov	r0, r3
 8003e46:	f7ff ff5d 	bl	8003d04 <__NVIC_SetPriority>
}
 8003e4a:	bf00      	nop
 8003e4c:	3718      	adds	r7, #24
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	bd80      	pop	{r7, pc}

08003e52 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e52:	b580      	push	{r7, lr}
 8003e54:	b082      	sub	sp, #8
 8003e56:	af00      	add	r7, sp, #0
 8003e58:	4603      	mov	r3, r0
 8003e5a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003e5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e60:	4618      	mov	r0, r3
 8003e62:	f7ff ff31 	bl	8003cc8 <__NVIC_EnableIRQ>
}
 8003e66:	bf00      	nop
 8003e68:	3708      	adds	r7, #8
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	bd80      	pop	{r7, pc}

08003e6e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003e6e:	b580      	push	{r7, lr}
 8003e70:	b082      	sub	sp, #8
 8003e72:	af00      	add	r7, sp, #0
 8003e74:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003e76:	6878      	ldr	r0, [r7, #4]
 8003e78:	f7ff ffa2 	bl	8003dc0 <SysTick_Config>
 8003e7c:	4603      	mov	r3, r0
}
 8003e7e:	4618      	mov	r0, r3
 8003e80:	3708      	adds	r7, #8
 8003e82:	46bd      	mov	sp, r7
 8003e84:	bd80      	pop	{r7, pc}
	...

08003e88 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	b086      	sub	sp, #24
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003e90:	2300      	movs	r3, #0
 8003e92:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003e94:	f7ff feb6 	bl	8003c04 <HAL_GetTick>
 8003e98:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d101      	bne.n	8003ea4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	e099      	b.n	8003fd8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2202      	movs	r2, #2
 8003ea8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2200      	movs	r2, #0
 8003eb0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	681a      	ldr	r2, [r3, #0]
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f022 0201 	bic.w	r2, r2, #1
 8003ec2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003ec4:	e00f      	b.n	8003ee6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003ec6:	f7ff fe9d 	bl	8003c04 <HAL_GetTick>
 8003eca:	4602      	mov	r2, r0
 8003ecc:	693b      	ldr	r3, [r7, #16]
 8003ece:	1ad3      	subs	r3, r2, r3
 8003ed0:	2b05      	cmp	r3, #5
 8003ed2:	d908      	bls.n	8003ee6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2220      	movs	r2, #32
 8003ed8:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	2203      	movs	r2, #3
 8003ede:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003ee2:	2303      	movs	r3, #3
 8003ee4:	e078      	b.n	8003fd8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f003 0301 	and.w	r3, r3, #1
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d1e8      	bne.n	8003ec6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003efc:	697a      	ldr	r2, [r7, #20]
 8003efe:	4b38      	ldr	r3, [pc, #224]	@ (8003fe0 <HAL_DMA_Init+0x158>)
 8003f00:	4013      	ands	r3, r2
 8003f02:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	685a      	ldr	r2, [r3, #4]
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	689b      	ldr	r3, [r3, #8]
 8003f0c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003f12:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	691b      	ldr	r3, [r3, #16]
 8003f18:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f1e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	699b      	ldr	r3, [r3, #24]
 8003f24:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f2a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	6a1b      	ldr	r3, [r3, #32]
 8003f30:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003f32:	697a      	ldr	r2, [r7, #20]
 8003f34:	4313      	orrs	r3, r2
 8003f36:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f3c:	2b04      	cmp	r3, #4
 8003f3e:	d107      	bne.n	8003f50 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f48:	4313      	orrs	r3, r2
 8003f4a:	697a      	ldr	r2, [r7, #20]
 8003f4c:	4313      	orrs	r3, r2
 8003f4e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	697a      	ldr	r2, [r7, #20]
 8003f56:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	695b      	ldr	r3, [r3, #20]
 8003f5e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003f60:	697b      	ldr	r3, [r7, #20]
 8003f62:	f023 0307 	bic.w	r3, r3, #7
 8003f66:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f6c:	697a      	ldr	r2, [r7, #20]
 8003f6e:	4313      	orrs	r3, r2
 8003f70:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f76:	2b04      	cmp	r3, #4
 8003f78:	d117      	bne.n	8003faa <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f7e:	697a      	ldr	r2, [r7, #20]
 8003f80:	4313      	orrs	r3, r2
 8003f82:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d00e      	beq.n	8003faa <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003f8c:	6878      	ldr	r0, [r7, #4]
 8003f8e:	f000 fb01 	bl	8004594 <DMA_CheckFifoParam>
 8003f92:	4603      	mov	r3, r0
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d008      	beq.n	8003faa <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2240      	movs	r2, #64	@ 0x40
 8003f9c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	2201      	movs	r2, #1
 8003fa2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	e016      	b.n	8003fd8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	697a      	ldr	r2, [r7, #20]
 8003fb0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003fb2:	6878      	ldr	r0, [r7, #4]
 8003fb4:	f000 fab8 	bl	8004528 <DMA_CalcBaseAndBitshift>
 8003fb8:	4603      	mov	r3, r0
 8003fba:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fc0:	223f      	movs	r2, #63	@ 0x3f
 8003fc2:	409a      	lsls	r2, r3
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2200      	movs	r2, #0
 8003fcc:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	2201      	movs	r2, #1
 8003fd2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003fd6:	2300      	movs	r3, #0
}
 8003fd8:	4618      	mov	r0, r3
 8003fda:	3718      	adds	r7, #24
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	bd80      	pop	{r7, pc}
 8003fe0:	f010803f 	.word	0xf010803f

08003fe4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	b086      	sub	sp, #24
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	60f8      	str	r0, [r7, #12]
 8003fec:	60b9      	str	r1, [r7, #8]
 8003fee:	607a      	str	r2, [r7, #4]
 8003ff0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003ff2:	2300      	movs	r3, #0
 8003ff4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ffa:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004002:	2b01      	cmp	r3, #1
 8004004:	d101      	bne.n	800400a <HAL_DMA_Start_IT+0x26>
 8004006:	2302      	movs	r3, #2
 8004008:	e040      	b.n	800408c <HAL_DMA_Start_IT+0xa8>
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	2201      	movs	r2, #1
 800400e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004018:	b2db      	uxtb	r3, r3
 800401a:	2b01      	cmp	r3, #1
 800401c:	d12f      	bne.n	800407e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	2202      	movs	r2, #2
 8004022:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	2200      	movs	r2, #0
 800402a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	687a      	ldr	r2, [r7, #4]
 8004030:	68b9      	ldr	r1, [r7, #8]
 8004032:	68f8      	ldr	r0, [r7, #12]
 8004034:	f000 fa4a 	bl	80044cc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800403c:	223f      	movs	r2, #63	@ 0x3f
 800403e:	409a      	lsls	r2, r3
 8004040:	693b      	ldr	r3, [r7, #16]
 8004042:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	681a      	ldr	r2, [r3, #0]
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f042 0216 	orr.w	r2, r2, #22
 8004052:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004058:	2b00      	cmp	r3, #0
 800405a:	d007      	beq.n	800406c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	681a      	ldr	r2, [r3, #0]
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f042 0208 	orr.w	r2, r2, #8
 800406a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	681a      	ldr	r2, [r3, #0]
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f042 0201 	orr.w	r2, r2, #1
 800407a:	601a      	str	r2, [r3, #0]
 800407c:	e005      	b.n	800408a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	2200      	movs	r2, #0
 8004082:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004086:	2302      	movs	r3, #2
 8004088:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800408a:	7dfb      	ldrb	r3, [r7, #23]
}
 800408c:	4618      	mov	r0, r3
 800408e:	3718      	adds	r7, #24
 8004090:	46bd      	mov	sp, r7
 8004092:	bd80      	pop	{r7, pc}

08004094 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b084      	sub	sp, #16
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040a0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80040a2:	f7ff fdaf 	bl	8003c04 <HAL_GetTick>
 80040a6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80040ae:	b2db      	uxtb	r3, r3
 80040b0:	2b02      	cmp	r3, #2
 80040b2:	d008      	beq.n	80040c6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2280      	movs	r2, #128	@ 0x80
 80040b8:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	2200      	movs	r2, #0
 80040be:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80040c2:	2301      	movs	r3, #1
 80040c4:	e052      	b.n	800416c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	681a      	ldr	r2, [r3, #0]
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f022 0216 	bic.w	r2, r2, #22
 80040d4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	695a      	ldr	r2, [r3, #20]
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80040e4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d103      	bne.n	80040f6 <HAL_DMA_Abort+0x62>
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d007      	beq.n	8004106 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	681a      	ldr	r2, [r3, #0]
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f022 0208 	bic.w	r2, r2, #8
 8004104:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	681a      	ldr	r2, [r3, #0]
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f022 0201 	bic.w	r2, r2, #1
 8004114:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004116:	e013      	b.n	8004140 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004118:	f7ff fd74 	bl	8003c04 <HAL_GetTick>
 800411c:	4602      	mov	r2, r0
 800411e:	68bb      	ldr	r3, [r7, #8]
 8004120:	1ad3      	subs	r3, r2, r3
 8004122:	2b05      	cmp	r3, #5
 8004124:	d90c      	bls.n	8004140 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2220      	movs	r2, #32
 800412a:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	2203      	movs	r2, #3
 8004130:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2200      	movs	r2, #0
 8004138:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800413c:	2303      	movs	r3, #3
 800413e:	e015      	b.n	800416c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f003 0301 	and.w	r3, r3, #1
 800414a:	2b00      	cmp	r3, #0
 800414c:	d1e4      	bne.n	8004118 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004152:	223f      	movs	r2, #63	@ 0x3f
 8004154:	409a      	lsls	r2, r3
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	2201      	movs	r2, #1
 800415e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	2200      	movs	r2, #0
 8004166:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800416a:	2300      	movs	r3, #0
}
 800416c:	4618      	mov	r0, r3
 800416e:	3710      	adds	r7, #16
 8004170:	46bd      	mov	sp, r7
 8004172:	bd80      	pop	{r7, pc}

08004174 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004174:	b480      	push	{r7}
 8004176:	b083      	sub	sp, #12
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004182:	b2db      	uxtb	r3, r3
 8004184:	2b02      	cmp	r3, #2
 8004186:	d004      	beq.n	8004192 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2280      	movs	r2, #128	@ 0x80
 800418c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800418e:	2301      	movs	r3, #1
 8004190:	e00c      	b.n	80041ac <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2205      	movs	r2, #5
 8004196:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	681a      	ldr	r2, [r3, #0]
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f022 0201 	bic.w	r2, r2, #1
 80041a8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80041aa:	2300      	movs	r3, #0
}
 80041ac:	4618      	mov	r0, r3
 80041ae:	370c      	adds	r7, #12
 80041b0:	46bd      	mov	sp, r7
 80041b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b6:	4770      	bx	lr

080041b8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b086      	sub	sp, #24
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80041c0:	2300      	movs	r3, #0
 80041c2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80041c4:	4b8e      	ldr	r3, [pc, #568]	@ (8004400 <HAL_DMA_IRQHandler+0x248>)
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	4a8e      	ldr	r2, [pc, #568]	@ (8004404 <HAL_DMA_IRQHandler+0x24c>)
 80041ca:	fba2 2303 	umull	r2, r3, r2, r3
 80041ce:	0a9b      	lsrs	r3, r3, #10
 80041d0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041d6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80041d8:	693b      	ldr	r3, [r7, #16]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041e2:	2208      	movs	r2, #8
 80041e4:	409a      	lsls	r2, r3
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	4013      	ands	r3, r2
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d01a      	beq.n	8004224 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f003 0304 	and.w	r3, r3, #4
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d013      	beq.n	8004224 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	681a      	ldr	r2, [r3, #0]
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f022 0204 	bic.w	r2, r2, #4
 800420a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004210:	2208      	movs	r2, #8
 8004212:	409a      	lsls	r2, r3
 8004214:	693b      	ldr	r3, [r7, #16]
 8004216:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800421c:	f043 0201 	orr.w	r2, r3, #1
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004228:	2201      	movs	r2, #1
 800422a:	409a      	lsls	r2, r3
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	4013      	ands	r3, r2
 8004230:	2b00      	cmp	r3, #0
 8004232:	d012      	beq.n	800425a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	695b      	ldr	r3, [r3, #20]
 800423a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800423e:	2b00      	cmp	r3, #0
 8004240:	d00b      	beq.n	800425a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004246:	2201      	movs	r2, #1
 8004248:	409a      	lsls	r2, r3
 800424a:	693b      	ldr	r3, [r7, #16]
 800424c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004252:	f043 0202 	orr.w	r2, r3, #2
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800425e:	2204      	movs	r2, #4
 8004260:	409a      	lsls	r2, r3
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	4013      	ands	r3, r2
 8004266:	2b00      	cmp	r3, #0
 8004268:	d012      	beq.n	8004290 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f003 0302 	and.w	r3, r3, #2
 8004274:	2b00      	cmp	r3, #0
 8004276:	d00b      	beq.n	8004290 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800427c:	2204      	movs	r2, #4
 800427e:	409a      	lsls	r2, r3
 8004280:	693b      	ldr	r3, [r7, #16]
 8004282:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004288:	f043 0204 	orr.w	r2, r3, #4
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004294:	2210      	movs	r2, #16
 8004296:	409a      	lsls	r2, r3
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	4013      	ands	r3, r2
 800429c:	2b00      	cmp	r3, #0
 800429e:	d043      	beq.n	8004328 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f003 0308 	and.w	r3, r3, #8
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d03c      	beq.n	8004328 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042b2:	2210      	movs	r2, #16
 80042b4:	409a      	lsls	r2, r3
 80042b6:	693b      	ldr	r3, [r7, #16]
 80042b8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d018      	beq.n	80042fa <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d108      	bne.n	80042e8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d024      	beq.n	8004328 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042e2:	6878      	ldr	r0, [r7, #4]
 80042e4:	4798      	blx	r3
 80042e6:	e01f      	b.n	8004328 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d01b      	beq.n	8004328 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80042f4:	6878      	ldr	r0, [r7, #4]
 80042f6:	4798      	blx	r3
 80042f8:	e016      	b.n	8004328 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004304:	2b00      	cmp	r3, #0
 8004306:	d107      	bne.n	8004318 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	681a      	ldr	r2, [r3, #0]
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f022 0208 	bic.w	r2, r2, #8
 8004316:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800431c:	2b00      	cmp	r3, #0
 800431e:	d003      	beq.n	8004328 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004324:	6878      	ldr	r0, [r7, #4]
 8004326:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800432c:	2220      	movs	r2, #32
 800432e:	409a      	lsls	r2, r3
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	4013      	ands	r3, r2
 8004334:	2b00      	cmp	r3, #0
 8004336:	f000 808f 	beq.w	8004458 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f003 0310 	and.w	r3, r3, #16
 8004344:	2b00      	cmp	r3, #0
 8004346:	f000 8087 	beq.w	8004458 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800434e:	2220      	movs	r2, #32
 8004350:	409a      	lsls	r2, r3
 8004352:	693b      	ldr	r3, [r7, #16]
 8004354:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800435c:	b2db      	uxtb	r3, r3
 800435e:	2b05      	cmp	r3, #5
 8004360:	d136      	bne.n	80043d0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	681a      	ldr	r2, [r3, #0]
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f022 0216 	bic.w	r2, r2, #22
 8004370:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	695a      	ldr	r2, [r3, #20]
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004380:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004386:	2b00      	cmp	r3, #0
 8004388:	d103      	bne.n	8004392 <HAL_DMA_IRQHandler+0x1da>
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800438e:	2b00      	cmp	r3, #0
 8004390:	d007      	beq.n	80043a2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	681a      	ldr	r2, [r3, #0]
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f022 0208 	bic.w	r2, r2, #8
 80043a0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043a6:	223f      	movs	r2, #63	@ 0x3f
 80043a8:	409a      	lsls	r2, r3
 80043aa:	693b      	ldr	r3, [r7, #16]
 80043ac:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2201      	movs	r2, #1
 80043b2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	2200      	movs	r2, #0
 80043ba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d07e      	beq.n	80044c4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043ca:	6878      	ldr	r0, [r7, #4]
 80043cc:	4798      	blx	r3
        }
        return;
 80043ce:	e079      	b.n	80044c4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d01d      	beq.n	800441a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d10d      	bne.n	8004408 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d031      	beq.n	8004458 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043f8:	6878      	ldr	r0, [r7, #4]
 80043fa:	4798      	blx	r3
 80043fc:	e02c      	b.n	8004458 <HAL_DMA_IRQHandler+0x2a0>
 80043fe:	bf00      	nop
 8004400:	20000130 	.word	0x20000130
 8004404:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800440c:	2b00      	cmp	r3, #0
 800440e:	d023      	beq.n	8004458 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004414:	6878      	ldr	r0, [r7, #4]
 8004416:	4798      	blx	r3
 8004418:	e01e      	b.n	8004458 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004424:	2b00      	cmp	r3, #0
 8004426:	d10f      	bne.n	8004448 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	681a      	ldr	r2, [r3, #0]
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f022 0210 	bic.w	r2, r2, #16
 8004436:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2201      	movs	r2, #1
 800443c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2200      	movs	r2, #0
 8004444:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800444c:	2b00      	cmp	r3, #0
 800444e:	d003      	beq.n	8004458 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004454:	6878      	ldr	r0, [r7, #4]
 8004456:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800445c:	2b00      	cmp	r3, #0
 800445e:	d032      	beq.n	80044c6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004464:	f003 0301 	and.w	r3, r3, #1
 8004468:	2b00      	cmp	r3, #0
 800446a:	d022      	beq.n	80044b2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2205      	movs	r2, #5
 8004470:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	681a      	ldr	r2, [r3, #0]
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f022 0201 	bic.w	r2, r2, #1
 8004482:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004484:	68bb      	ldr	r3, [r7, #8]
 8004486:	3301      	adds	r3, #1
 8004488:	60bb      	str	r3, [r7, #8]
 800448a:	697a      	ldr	r2, [r7, #20]
 800448c:	429a      	cmp	r2, r3
 800448e:	d307      	bcc.n	80044a0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f003 0301 	and.w	r3, r3, #1
 800449a:	2b00      	cmp	r3, #0
 800449c:	d1f2      	bne.n	8004484 <HAL_DMA_IRQHandler+0x2cc>
 800449e:	e000      	b.n	80044a2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80044a0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	2201      	movs	r2, #1
 80044a6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	2200      	movs	r2, #0
 80044ae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d005      	beq.n	80044c6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044be:	6878      	ldr	r0, [r7, #4]
 80044c0:	4798      	blx	r3
 80044c2:	e000      	b.n	80044c6 <HAL_DMA_IRQHandler+0x30e>
        return;
 80044c4:	bf00      	nop
    }
  }
}
 80044c6:	3718      	adds	r7, #24
 80044c8:	46bd      	mov	sp, r7
 80044ca:	bd80      	pop	{r7, pc}

080044cc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80044cc:	b480      	push	{r7}
 80044ce:	b085      	sub	sp, #20
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	60f8      	str	r0, [r7, #12]
 80044d4:	60b9      	str	r1, [r7, #8]
 80044d6:	607a      	str	r2, [r7, #4]
 80044d8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	681a      	ldr	r2, [r3, #0]
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80044e8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	683a      	ldr	r2, [r7, #0]
 80044f0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	689b      	ldr	r3, [r3, #8]
 80044f6:	2b40      	cmp	r3, #64	@ 0x40
 80044f8:	d108      	bne.n	800450c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	687a      	ldr	r2, [r7, #4]
 8004500:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	68ba      	ldr	r2, [r7, #8]
 8004508:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800450a:	e007      	b.n	800451c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	68ba      	ldr	r2, [r7, #8]
 8004512:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	687a      	ldr	r2, [r7, #4]
 800451a:	60da      	str	r2, [r3, #12]
}
 800451c:	bf00      	nop
 800451e:	3714      	adds	r7, #20
 8004520:	46bd      	mov	sp, r7
 8004522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004526:	4770      	bx	lr

08004528 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004528:	b480      	push	{r7}
 800452a:	b085      	sub	sp, #20
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	b2db      	uxtb	r3, r3
 8004536:	3b10      	subs	r3, #16
 8004538:	4a14      	ldr	r2, [pc, #80]	@ (800458c <DMA_CalcBaseAndBitshift+0x64>)
 800453a:	fba2 2303 	umull	r2, r3, r2, r3
 800453e:	091b      	lsrs	r3, r3, #4
 8004540:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004542:	4a13      	ldr	r2, [pc, #76]	@ (8004590 <DMA_CalcBaseAndBitshift+0x68>)
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	4413      	add	r3, r2
 8004548:	781b      	ldrb	r3, [r3, #0]
 800454a:	461a      	mov	r2, r3
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	2b03      	cmp	r3, #3
 8004554:	d909      	bls.n	800456a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800455e:	f023 0303 	bic.w	r3, r3, #3
 8004562:	1d1a      	adds	r2, r3, #4
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	659a      	str	r2, [r3, #88]	@ 0x58
 8004568:	e007      	b.n	800457a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004572:	f023 0303 	bic.w	r3, r3, #3
 8004576:	687a      	ldr	r2, [r7, #4]
 8004578:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800457e:	4618      	mov	r0, r3
 8004580:	3714      	adds	r7, #20
 8004582:	46bd      	mov	sp, r7
 8004584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004588:	4770      	bx	lr
 800458a:	bf00      	nop
 800458c:	aaaaaaab 	.word	0xaaaaaaab
 8004590:	08008018 	.word	0x08008018

08004594 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004594:	b480      	push	{r7}
 8004596:	b085      	sub	sp, #20
 8004598:	af00      	add	r7, sp, #0
 800459a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800459c:	2300      	movs	r3, #0
 800459e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045a4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	699b      	ldr	r3, [r3, #24]
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d11f      	bne.n	80045ee <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80045ae:	68bb      	ldr	r3, [r7, #8]
 80045b0:	2b03      	cmp	r3, #3
 80045b2:	d856      	bhi.n	8004662 <DMA_CheckFifoParam+0xce>
 80045b4:	a201      	add	r2, pc, #4	@ (adr r2, 80045bc <DMA_CheckFifoParam+0x28>)
 80045b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045ba:	bf00      	nop
 80045bc:	080045cd 	.word	0x080045cd
 80045c0:	080045df 	.word	0x080045df
 80045c4:	080045cd 	.word	0x080045cd
 80045c8:	08004663 	.word	0x08004663
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045d0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d046      	beq.n	8004666 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80045d8:	2301      	movs	r3, #1
 80045da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80045dc:	e043      	b.n	8004666 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045e2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80045e6:	d140      	bne.n	800466a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80045e8:	2301      	movs	r3, #1
 80045ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80045ec:	e03d      	b.n	800466a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	699b      	ldr	r3, [r3, #24]
 80045f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80045f6:	d121      	bne.n	800463c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80045f8:	68bb      	ldr	r3, [r7, #8]
 80045fa:	2b03      	cmp	r3, #3
 80045fc:	d837      	bhi.n	800466e <DMA_CheckFifoParam+0xda>
 80045fe:	a201      	add	r2, pc, #4	@ (adr r2, 8004604 <DMA_CheckFifoParam+0x70>)
 8004600:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004604:	08004615 	.word	0x08004615
 8004608:	0800461b 	.word	0x0800461b
 800460c:	08004615 	.word	0x08004615
 8004610:	0800462d 	.word	0x0800462d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004614:	2301      	movs	r3, #1
 8004616:	73fb      	strb	r3, [r7, #15]
      break;
 8004618:	e030      	b.n	800467c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800461e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004622:	2b00      	cmp	r3, #0
 8004624:	d025      	beq.n	8004672 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004626:	2301      	movs	r3, #1
 8004628:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800462a:	e022      	b.n	8004672 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004630:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004634:	d11f      	bne.n	8004676 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004636:	2301      	movs	r3, #1
 8004638:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800463a:	e01c      	b.n	8004676 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800463c:	68bb      	ldr	r3, [r7, #8]
 800463e:	2b02      	cmp	r3, #2
 8004640:	d903      	bls.n	800464a <DMA_CheckFifoParam+0xb6>
 8004642:	68bb      	ldr	r3, [r7, #8]
 8004644:	2b03      	cmp	r3, #3
 8004646:	d003      	beq.n	8004650 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004648:	e018      	b.n	800467c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800464a:	2301      	movs	r3, #1
 800464c:	73fb      	strb	r3, [r7, #15]
      break;
 800464e:	e015      	b.n	800467c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004654:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004658:	2b00      	cmp	r3, #0
 800465a:	d00e      	beq.n	800467a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800465c:	2301      	movs	r3, #1
 800465e:	73fb      	strb	r3, [r7, #15]
      break;
 8004660:	e00b      	b.n	800467a <DMA_CheckFifoParam+0xe6>
      break;
 8004662:	bf00      	nop
 8004664:	e00a      	b.n	800467c <DMA_CheckFifoParam+0xe8>
      break;
 8004666:	bf00      	nop
 8004668:	e008      	b.n	800467c <DMA_CheckFifoParam+0xe8>
      break;
 800466a:	bf00      	nop
 800466c:	e006      	b.n	800467c <DMA_CheckFifoParam+0xe8>
      break;
 800466e:	bf00      	nop
 8004670:	e004      	b.n	800467c <DMA_CheckFifoParam+0xe8>
      break;
 8004672:	bf00      	nop
 8004674:	e002      	b.n	800467c <DMA_CheckFifoParam+0xe8>
      break;   
 8004676:	bf00      	nop
 8004678:	e000      	b.n	800467c <DMA_CheckFifoParam+0xe8>
      break;
 800467a:	bf00      	nop
    }
  } 
  
  return status; 
 800467c:	7bfb      	ldrb	r3, [r7, #15]
}
 800467e:	4618      	mov	r0, r3
 8004680:	3714      	adds	r7, #20
 8004682:	46bd      	mov	sp, r7
 8004684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004688:	4770      	bx	lr
 800468a:	bf00      	nop

0800468c <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 800468c:	b580      	push	{r7, lr}
 800468e:	b086      	sub	sp, #24
 8004690:	af00      	add	r7, sp, #0
 8004692:	60f8      	str	r0, [r7, #12]
 8004694:	60b9      	str	r1, [r7, #8]
 8004696:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800469a:	4b23      	ldr	r3, [pc, #140]	@ (8004728 <HAL_FLASH_Program+0x9c>)
 800469c:	7e1b      	ldrb	r3, [r3, #24]
 800469e:	2b01      	cmp	r3, #1
 80046a0:	d101      	bne.n	80046a6 <HAL_FLASH_Program+0x1a>
 80046a2:	2302      	movs	r3, #2
 80046a4:	e03b      	b.n	800471e <HAL_FLASH_Program+0x92>
 80046a6:	4b20      	ldr	r3, [pc, #128]	@ (8004728 <HAL_FLASH_Program+0x9c>)
 80046a8:	2201      	movs	r2, #1
 80046aa:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80046ac:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80046b0:	f000 f87c 	bl	80047ac <FLASH_WaitForLastOperation>
 80046b4:	4603      	mov	r3, r0
 80046b6:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 80046b8:	7dfb      	ldrb	r3, [r7, #23]
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d12b      	bne.n	8004716 <HAL_FLASH_Program+0x8a>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d105      	bne.n	80046d0 <HAL_FLASH_Program+0x44>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 80046c4:	783b      	ldrb	r3, [r7, #0]
 80046c6:	4619      	mov	r1, r3
 80046c8:	68b8      	ldr	r0, [r7, #8]
 80046ca:	f000 f927 	bl	800491c <FLASH_Program_Byte>
 80046ce:	e016      	b.n	80046fe <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	2b01      	cmp	r3, #1
 80046d4:	d105      	bne.n	80046e2 <HAL_FLASH_Program+0x56>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 80046d6:	883b      	ldrh	r3, [r7, #0]
 80046d8:	4619      	mov	r1, r3
 80046da:	68b8      	ldr	r0, [r7, #8]
 80046dc:	f000 f8fa 	bl	80048d4 <FLASH_Program_HalfWord>
 80046e0:	e00d      	b.n	80046fe <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	2b02      	cmp	r3, #2
 80046e6:	d105      	bne.n	80046f4 <HAL_FLASH_Program+0x68>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	4619      	mov	r1, r3
 80046ec:	68b8      	ldr	r0, [r7, #8]
 80046ee:	f000 f8cf 	bl	8004890 <FLASH_Program_Word>
 80046f2:	e004      	b.n	80046fe <HAL_FLASH_Program+0x72>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 80046f4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80046f8:	68b8      	ldr	r0, [r7, #8]
 80046fa:	f000 f897 	bl	800482c <FLASH_Program_DoubleWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80046fe:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8004702:	f000 f853 	bl	80047ac <FLASH_WaitForLastOperation>
 8004706:	4603      	mov	r3, r0
 8004708:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 800470a:	4b08      	ldr	r3, [pc, #32]	@ (800472c <HAL_FLASH_Program+0xa0>)
 800470c:	691b      	ldr	r3, [r3, #16]
 800470e:	4a07      	ldr	r2, [pc, #28]	@ (800472c <HAL_FLASH_Program+0xa0>)
 8004710:	f023 0301 	bic.w	r3, r3, #1
 8004714:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8004716:	4b04      	ldr	r3, [pc, #16]	@ (8004728 <HAL_FLASH_Program+0x9c>)
 8004718:	2200      	movs	r2, #0
 800471a:	761a      	strb	r2, [r3, #24]

  return status;
 800471c:	7dfb      	ldrb	r3, [r7, #23]
}
 800471e:	4618      	mov	r0, r3
 8004720:	3718      	adds	r7, #24
 8004722:	46bd      	mov	sp, r7
 8004724:	bd80      	pop	{r7, pc}
 8004726:	bf00      	nop
 8004728:	2000013c 	.word	0x2000013c
 800472c:	40023c00 	.word	0x40023c00

08004730 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8004730:	b480      	push	{r7}
 8004732:	b083      	sub	sp, #12
 8004734:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8004736:	2300      	movs	r3, #0
 8004738:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800473a:	4b0b      	ldr	r3, [pc, #44]	@ (8004768 <HAL_FLASH_Unlock+0x38>)
 800473c:	691b      	ldr	r3, [r3, #16]
 800473e:	2b00      	cmp	r3, #0
 8004740:	da0b      	bge.n	800475a <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8004742:	4b09      	ldr	r3, [pc, #36]	@ (8004768 <HAL_FLASH_Unlock+0x38>)
 8004744:	4a09      	ldr	r2, [pc, #36]	@ (800476c <HAL_FLASH_Unlock+0x3c>)
 8004746:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8004748:	4b07      	ldr	r3, [pc, #28]	@ (8004768 <HAL_FLASH_Unlock+0x38>)
 800474a:	4a09      	ldr	r2, [pc, #36]	@ (8004770 <HAL_FLASH_Unlock+0x40>)
 800474c:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800474e:	4b06      	ldr	r3, [pc, #24]	@ (8004768 <HAL_FLASH_Unlock+0x38>)
 8004750:	691b      	ldr	r3, [r3, #16]
 8004752:	2b00      	cmp	r3, #0
 8004754:	da01      	bge.n	800475a <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8004756:	2301      	movs	r3, #1
 8004758:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800475a:	79fb      	ldrb	r3, [r7, #7]
}
 800475c:	4618      	mov	r0, r3
 800475e:	370c      	adds	r7, #12
 8004760:	46bd      	mov	sp, r7
 8004762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004766:	4770      	bx	lr
 8004768:	40023c00 	.word	0x40023c00
 800476c:	45670123 	.word	0x45670123
 8004770:	cdef89ab 	.word	0xcdef89ab

08004774 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8004774:	b480      	push	{r7}
 8004776:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8004778:	4b05      	ldr	r3, [pc, #20]	@ (8004790 <HAL_FLASH_Lock+0x1c>)
 800477a:	691b      	ldr	r3, [r3, #16]
 800477c:	4a04      	ldr	r2, [pc, #16]	@ (8004790 <HAL_FLASH_Lock+0x1c>)
 800477e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004782:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 8004784:	2300      	movs	r3, #0
}
 8004786:	4618      	mov	r0, r3
 8004788:	46bd      	mov	sp, r7
 800478a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478e:	4770      	bx	lr
 8004790:	40023c00 	.word	0x40023c00

08004794 <HAL_FLASH_GetError>:
  *            @arg HAL_FLASH_ERROR_PGA: FLASH Programming Alignment error flag
  *            @arg HAL_FLASH_ERROR_WRP: FLASH Write protected error flag
  *            @arg HAL_FLASH_ERROR_OPERATION: FLASH operation Error flag
  */
uint32_t HAL_FLASH_GetError(void)
{
 8004794:	b480      	push	{r7}
 8004796:	af00      	add	r7, sp, #0
  return pFlash.ErrorCode;
 8004798:	4b03      	ldr	r3, [pc, #12]	@ (80047a8 <HAL_FLASH_GetError+0x14>)
 800479a:	69db      	ldr	r3, [r3, #28]
}
 800479c:	4618      	mov	r0, r3
 800479e:	46bd      	mov	sp, r7
 80047a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a4:	4770      	bx	lr
 80047a6:	bf00      	nop
 80047a8:	2000013c 	.word	0x2000013c

080047ac <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80047ac:	b580      	push	{r7, lr}
 80047ae:	b084      	sub	sp, #16
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80047b4:	2300      	movs	r3, #0
 80047b6:	60fb      	str	r3, [r7, #12]

  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80047b8:	4b1a      	ldr	r3, [pc, #104]	@ (8004824 <FLASH_WaitForLastOperation+0x78>)
 80047ba:	2200      	movs	r2, #0
 80047bc:	61da      	str	r2, [r3, #28]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 80047be:	f7ff fa21 	bl	8003c04 <HAL_GetTick>
 80047c2:	60f8      	str	r0, [r7, #12]

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 80047c4:	e010      	b.n	80047e8 <FLASH_WaitForLastOperation+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047cc:	d00c      	beq.n	80047e8 <FLASH_WaitForLastOperation+0x3c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d007      	beq.n	80047e4 <FLASH_WaitForLastOperation+0x38>
 80047d4:	f7ff fa16 	bl	8003c04 <HAL_GetTick>
 80047d8:	4602      	mov	r2, r0
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	1ad3      	subs	r3, r2, r3
 80047de:	687a      	ldr	r2, [r7, #4]
 80047e0:	429a      	cmp	r2, r3
 80047e2:	d201      	bcs.n	80047e8 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 80047e4:	2303      	movs	r3, #3
 80047e6:	e019      	b.n	800481c <FLASH_WaitForLastOperation+0x70>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 80047e8:	4b0f      	ldr	r3, [pc, #60]	@ (8004828 <FLASH_WaitForLastOperation+0x7c>)
 80047ea:	68db      	ldr	r3, [r3, #12]
 80047ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d1e8      	bne.n	80047c6 <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 80047f4:	4b0c      	ldr	r3, [pc, #48]	@ (8004828 <FLASH_WaitForLastOperation+0x7c>)
 80047f6:	68db      	ldr	r3, [r3, #12]
 80047f8:	f003 0301 	and.w	r3, r3, #1
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d002      	beq.n	8004806 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8004800:	4b09      	ldr	r3, [pc, #36]	@ (8004828 <FLASH_WaitForLastOperation+0x7c>)
 8004802:	2201      	movs	r2, #1
 8004804:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8004806:	4b08      	ldr	r3, [pc, #32]	@ (8004828 <FLASH_WaitForLastOperation+0x7c>)
 8004808:	68db      	ldr	r3, [r3, #12]
 800480a:	f003 03f2 	and.w	r3, r3, #242	@ 0xf2
 800480e:	2b00      	cmp	r3, #0
 8004810:	d003      	beq.n	800481a <FLASH_WaitForLastOperation+0x6e>
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8004812:	f000 f8a5 	bl	8004960 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8004816:	2301      	movs	r3, #1
 8004818:	e000      	b.n	800481c <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 800481a:	2300      	movs	r3, #0

}
 800481c:	4618      	mov	r0, r3
 800481e:	3710      	adds	r7, #16
 8004820:	46bd      	mov	sp, r7
 8004822:	bd80      	pop	{r7, pc}
 8004824:	2000013c 	.word	0x2000013c
 8004828:	40023c00 	.word	0x40023c00

0800482c <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 800482c:	b480      	push	{r7}
 800482e:	b085      	sub	sp, #20
 8004830:	af00      	add	r7, sp, #0
 8004832:	60f8      	str	r0, [r7, #12]
 8004834:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004838:	4b14      	ldr	r3, [pc, #80]	@ (800488c <FLASH_Program_DoubleWord+0x60>)
 800483a:	691b      	ldr	r3, [r3, #16]
 800483c:	4a13      	ldr	r2, [pc, #76]	@ (800488c <FLASH_Program_DoubleWord+0x60>)
 800483e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004842:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8004844:	4b11      	ldr	r3, [pc, #68]	@ (800488c <FLASH_Program_DoubleWord+0x60>)
 8004846:	691b      	ldr	r3, [r3, #16]
 8004848:	4a10      	ldr	r2, [pc, #64]	@ (800488c <FLASH_Program_DoubleWord+0x60>)
 800484a:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800484e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004850:	4b0e      	ldr	r3, [pc, #56]	@ (800488c <FLASH_Program_DoubleWord+0x60>)
 8004852:	691b      	ldr	r3, [r3, #16]
 8004854:	4a0d      	ldr	r2, [pc, #52]	@ (800488c <FLASH_Program_DoubleWord+0x60>)
 8004856:	f043 0301 	orr.w	r3, r3, #1
 800485a:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t *)Address = (uint32_t)Data;
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	683a      	ldr	r2, [r7, #0]
 8004860:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8004862:	f3bf 8f6f 	isb	sy
}
 8004866:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t *)(Address + 4) = (uint32_t)(Data >> 32);
 8004868:	e9d7 0100 	ldrd	r0, r1, [r7]
 800486c:	f04f 0200 	mov.w	r2, #0
 8004870:	f04f 0300 	mov.w	r3, #0
 8004874:	000a      	movs	r2, r1
 8004876:	2300      	movs	r3, #0
 8004878:	68f9      	ldr	r1, [r7, #12]
 800487a:	3104      	adds	r1, #4
 800487c:	4613      	mov	r3, r2
 800487e:	600b      	str	r3, [r1, #0]
}
 8004880:	bf00      	nop
 8004882:	3714      	adds	r7, #20
 8004884:	46bd      	mov	sp, r7
 8004886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800488a:	4770      	bx	lr
 800488c:	40023c00 	.word	0x40023c00

08004890 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8004890:	b480      	push	{r7}
 8004892:	b083      	sub	sp, #12
 8004894:	af00      	add	r7, sp, #0
 8004896:	6078      	str	r0, [r7, #4]
 8004898:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800489a:	4b0d      	ldr	r3, [pc, #52]	@ (80048d0 <FLASH_Program_Word+0x40>)
 800489c:	691b      	ldr	r3, [r3, #16]
 800489e:	4a0c      	ldr	r2, [pc, #48]	@ (80048d0 <FLASH_Program_Word+0x40>)
 80048a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80048a4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 80048a6:	4b0a      	ldr	r3, [pc, #40]	@ (80048d0 <FLASH_Program_Word+0x40>)
 80048a8:	691b      	ldr	r3, [r3, #16]
 80048aa:	4a09      	ldr	r2, [pc, #36]	@ (80048d0 <FLASH_Program_Word+0x40>)
 80048ac:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80048b0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80048b2:	4b07      	ldr	r3, [pc, #28]	@ (80048d0 <FLASH_Program_Word+0x40>)
 80048b4:	691b      	ldr	r3, [r3, #16]
 80048b6:	4a06      	ldr	r2, [pc, #24]	@ (80048d0 <FLASH_Program_Word+0x40>)
 80048b8:	f043 0301 	orr.w	r3, r3, #1
 80048bc:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t *)Address = Data;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	683a      	ldr	r2, [r7, #0]
 80048c2:	601a      	str	r2, [r3, #0]
}
 80048c4:	bf00      	nop
 80048c6:	370c      	adds	r7, #12
 80048c8:	46bd      	mov	sp, r7
 80048ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ce:	4770      	bx	lr
 80048d0:	40023c00 	.word	0x40023c00

080048d4 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 80048d4:	b480      	push	{r7}
 80048d6:	b083      	sub	sp, #12
 80048d8:	af00      	add	r7, sp, #0
 80048da:	6078      	str	r0, [r7, #4]
 80048dc:	460b      	mov	r3, r1
 80048de:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80048e0:	4b0d      	ldr	r3, [pc, #52]	@ (8004918 <FLASH_Program_HalfWord+0x44>)
 80048e2:	691b      	ldr	r3, [r3, #16]
 80048e4:	4a0c      	ldr	r2, [pc, #48]	@ (8004918 <FLASH_Program_HalfWord+0x44>)
 80048e6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80048ea:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 80048ec:	4b0a      	ldr	r3, [pc, #40]	@ (8004918 <FLASH_Program_HalfWord+0x44>)
 80048ee:	691b      	ldr	r3, [r3, #16]
 80048f0:	4a09      	ldr	r2, [pc, #36]	@ (8004918 <FLASH_Program_HalfWord+0x44>)
 80048f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80048f6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80048f8:	4b07      	ldr	r3, [pc, #28]	@ (8004918 <FLASH_Program_HalfWord+0x44>)
 80048fa:	691b      	ldr	r3, [r3, #16]
 80048fc:	4a06      	ldr	r2, [pc, #24]	@ (8004918 <FLASH_Program_HalfWord+0x44>)
 80048fe:	f043 0301 	orr.w	r3, r3, #1
 8004902:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t *)Address = Data;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	887a      	ldrh	r2, [r7, #2]
 8004908:	801a      	strh	r2, [r3, #0]
}
 800490a:	bf00      	nop
 800490c:	370c      	adds	r7, #12
 800490e:	46bd      	mov	sp, r7
 8004910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004914:	4770      	bx	lr
 8004916:	bf00      	nop
 8004918:	40023c00 	.word	0x40023c00

0800491c <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 800491c:	b480      	push	{r7}
 800491e:	b083      	sub	sp, #12
 8004920:	af00      	add	r7, sp, #0
 8004922:	6078      	str	r0, [r7, #4]
 8004924:	460b      	mov	r3, r1
 8004926:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004928:	4b0c      	ldr	r3, [pc, #48]	@ (800495c <FLASH_Program_Byte+0x40>)
 800492a:	691b      	ldr	r3, [r3, #16]
 800492c:	4a0b      	ldr	r2, [pc, #44]	@ (800495c <FLASH_Program_Byte+0x40>)
 800492e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004932:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8004934:	4b09      	ldr	r3, [pc, #36]	@ (800495c <FLASH_Program_Byte+0x40>)
 8004936:	4a09      	ldr	r2, [pc, #36]	@ (800495c <FLASH_Program_Byte+0x40>)
 8004938:	691b      	ldr	r3, [r3, #16]
 800493a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800493c:	4b07      	ldr	r3, [pc, #28]	@ (800495c <FLASH_Program_Byte+0x40>)
 800493e:	691b      	ldr	r3, [r3, #16]
 8004940:	4a06      	ldr	r2, [pc, #24]	@ (800495c <FLASH_Program_Byte+0x40>)
 8004942:	f043 0301 	orr.w	r3, r3, #1
 8004946:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t *)Address = Data;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	78fa      	ldrb	r2, [r7, #3]
 800494c:	701a      	strb	r2, [r3, #0]
}
 800494e:	bf00      	nop
 8004950:	370c      	adds	r7, #12
 8004952:	46bd      	mov	sp, r7
 8004954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004958:	4770      	bx	lr
 800495a:	bf00      	nop
 800495c:	40023c00 	.word	0x40023c00

08004960 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8004960:	b480      	push	{r7}
 8004962:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8004964:	4b27      	ldr	r3, [pc, #156]	@ (8004a04 <FLASH_SetErrorCode+0xa4>)
 8004966:	68db      	ldr	r3, [r3, #12]
 8004968:	f003 0310 	and.w	r3, r3, #16
 800496c:	2b00      	cmp	r3, #0
 800496e:	d008      	beq.n	8004982 <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8004970:	4b25      	ldr	r3, [pc, #148]	@ (8004a08 <FLASH_SetErrorCode+0xa8>)
 8004972:	69db      	ldr	r3, [r3, #28]
 8004974:	f043 0310 	orr.w	r3, r3, #16
 8004978:	4a23      	ldr	r2, [pc, #140]	@ (8004a08 <FLASH_SetErrorCode+0xa8>)
 800497a:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 800497c:	4b21      	ldr	r3, [pc, #132]	@ (8004a04 <FLASH_SetErrorCode+0xa4>)
 800497e:	2210      	movs	r2, #16
 8004980:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8004982:	4b20      	ldr	r3, [pc, #128]	@ (8004a04 <FLASH_SetErrorCode+0xa4>)
 8004984:	68db      	ldr	r3, [r3, #12]
 8004986:	f003 0320 	and.w	r3, r3, #32
 800498a:	2b00      	cmp	r3, #0
 800498c:	d008      	beq.n	80049a0 <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 800498e:	4b1e      	ldr	r3, [pc, #120]	@ (8004a08 <FLASH_SetErrorCode+0xa8>)
 8004990:	69db      	ldr	r3, [r3, #28]
 8004992:	f043 0308 	orr.w	r3, r3, #8
 8004996:	4a1c      	ldr	r2, [pc, #112]	@ (8004a08 <FLASH_SetErrorCode+0xa8>)
 8004998:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 800499a:	4b1a      	ldr	r3, [pc, #104]	@ (8004a04 <FLASH_SetErrorCode+0xa4>)
 800499c:	2220      	movs	r2, #32
 800499e:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 80049a0:	4b18      	ldr	r3, [pc, #96]	@ (8004a04 <FLASH_SetErrorCode+0xa4>)
 80049a2:	68db      	ldr	r3, [r3, #12]
 80049a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d008      	beq.n	80049be <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 80049ac:	4b16      	ldr	r3, [pc, #88]	@ (8004a08 <FLASH_SetErrorCode+0xa8>)
 80049ae:	69db      	ldr	r3, [r3, #28]
 80049b0:	f043 0304 	orr.w	r3, r3, #4
 80049b4:	4a14      	ldr	r2, [pc, #80]	@ (8004a08 <FLASH_SetErrorCode+0xa8>)
 80049b6:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 80049b8:	4b12      	ldr	r3, [pc, #72]	@ (8004a04 <FLASH_SetErrorCode+0xa4>)
 80049ba:	2240      	movs	r2, #64	@ 0x40
 80049bc:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 80049be:	4b11      	ldr	r3, [pc, #68]	@ (8004a04 <FLASH_SetErrorCode+0xa4>)
 80049c0:	68db      	ldr	r3, [r3, #12]
 80049c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d008      	beq.n	80049dc <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 80049ca:	4b0f      	ldr	r3, [pc, #60]	@ (8004a08 <FLASH_SetErrorCode+0xa8>)
 80049cc:	69db      	ldr	r3, [r3, #28]
 80049ce:	f043 0302 	orr.w	r3, r3, #2
 80049d2:	4a0d      	ldr	r2, [pc, #52]	@ (8004a08 <FLASH_SetErrorCode+0xa8>)
 80049d4:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 80049d6:	4b0b      	ldr	r3, [pc, #44]	@ (8004a04 <FLASH_SetErrorCode+0xa4>)
 80049d8:	2280      	movs	r2, #128	@ 0x80
 80049da:	60da      	str	r2, [r3, #12]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 80049dc:	4b09      	ldr	r3, [pc, #36]	@ (8004a04 <FLASH_SetErrorCode+0xa4>)
 80049de:	68db      	ldr	r3, [r3, #12]
 80049e0:	f003 0302 	and.w	r3, r3, #2
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d008      	beq.n	80049fa <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 80049e8:	4b07      	ldr	r3, [pc, #28]	@ (8004a08 <FLASH_SetErrorCode+0xa8>)
 80049ea:	69db      	ldr	r3, [r3, #28]
 80049ec:	f043 0320 	orr.w	r3, r3, #32
 80049f0:	4a05      	ldr	r2, [pc, #20]	@ (8004a08 <FLASH_SetErrorCode+0xa8>)
 80049f2:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 80049f4:	4b03      	ldr	r3, [pc, #12]	@ (8004a04 <FLASH_SetErrorCode+0xa4>)
 80049f6:	2202      	movs	r2, #2
 80049f8:	60da      	str	r2, [r3, #12]
  }
}
 80049fa:	bf00      	nop
 80049fc:	46bd      	mov	sp, r7
 80049fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a02:	4770      	bx	lr
 8004a04:	40023c00 	.word	0x40023c00
 8004a08:	2000013c 	.word	0x2000013c

08004a0c <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	b084      	sub	sp, #16
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	6078      	str	r0, [r7, #4]
 8004a14:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t index = 0U;
 8004a16:	2300      	movs	r3, #0
 8004a18:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8004a1a:	4b31      	ldr	r3, [pc, #196]	@ (8004ae0 <HAL_FLASHEx_Erase+0xd4>)
 8004a1c:	7e1b      	ldrb	r3, [r3, #24]
 8004a1e:	2b01      	cmp	r3, #1
 8004a20:	d101      	bne.n	8004a26 <HAL_FLASHEx_Erase+0x1a>
 8004a22:	2302      	movs	r3, #2
 8004a24:	e058      	b.n	8004ad8 <HAL_FLASHEx_Erase+0xcc>
 8004a26:	4b2e      	ldr	r3, [pc, #184]	@ (8004ae0 <HAL_FLASHEx_Erase+0xd4>)
 8004a28:	2201      	movs	r2, #1
 8004a2a:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004a2c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8004a30:	f7ff febc 	bl	80047ac <FLASH_WaitForLastOperation>
 8004a34:	4603      	mov	r3, r0
 8004a36:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8004a38:	7bfb      	ldrb	r3, [r7, #15]
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d148      	bne.n	8004ad0 <HAL_FLASHEx_Erase+0xc4>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8004a3e:	683b      	ldr	r3, [r7, #0]
 8004a40:	f04f 32ff 	mov.w	r2, #4294967295
 8004a44:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	2b01      	cmp	r3, #1
 8004a4c:	d115      	bne.n	8004a7a <HAL_FLASHEx_Erase+0x6e>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	691b      	ldr	r3, [r3, #16]
 8004a52:	b2da      	uxtb	r2, r3
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	685b      	ldr	r3, [r3, #4]
 8004a58:	4619      	mov	r1, r3
 8004a5a:	4610      	mov	r0, r2
 8004a5c:	f000 f844 	bl	8004ae8 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004a60:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8004a64:	f7ff fea2 	bl	80047ac <FLASH_WaitForLastOperation>
 8004a68:	4603      	mov	r3, r0
 8004a6a:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8004a6c:	4b1d      	ldr	r3, [pc, #116]	@ (8004ae4 <HAL_FLASHEx_Erase+0xd8>)
 8004a6e:	691b      	ldr	r3, [r3, #16]
 8004a70:	4a1c      	ldr	r2, [pc, #112]	@ (8004ae4 <HAL_FLASHEx_Erase+0xd8>)
 8004a72:	f023 0304 	bic.w	r3, r3, #4
 8004a76:	6113      	str	r3, [r2, #16]
 8004a78:	e028      	b.n	8004acc <HAL_FLASHEx_Erase+0xc0>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	689b      	ldr	r3, [r3, #8]
 8004a7e:	60bb      	str	r3, [r7, #8]
 8004a80:	e01c      	b.n	8004abc <HAL_FLASHEx_Erase+0xb0>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	691b      	ldr	r3, [r3, #16]
 8004a86:	b2db      	uxtb	r3, r3
 8004a88:	4619      	mov	r1, r3
 8004a8a:	68b8      	ldr	r0, [r7, #8]
 8004a8c:	f000 f850 	bl	8004b30 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004a90:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8004a94:	f7ff fe8a 	bl	80047ac <FLASH_WaitForLastOperation>
 8004a98:	4603      	mov	r3, r0
 8004a9a:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8004a9c:	4b11      	ldr	r3, [pc, #68]	@ (8004ae4 <HAL_FLASHEx_Erase+0xd8>)
 8004a9e:	691b      	ldr	r3, [r3, #16]
 8004aa0:	4a10      	ldr	r2, [pc, #64]	@ (8004ae4 <HAL_FLASHEx_Erase+0xd8>)
 8004aa2:	f023 037a 	bic.w	r3, r3, #122	@ 0x7a
 8004aa6:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 8004aa8:	7bfb      	ldrb	r3, [r7, #15]
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d003      	beq.n	8004ab6 <HAL_FLASHEx_Erase+0xaa>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8004aae:	683b      	ldr	r3, [r7, #0]
 8004ab0:	68ba      	ldr	r2, [r7, #8]
 8004ab2:	601a      	str	r2, [r3, #0]
          break;
 8004ab4:	e00a      	b.n	8004acc <HAL_FLASHEx_Erase+0xc0>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8004ab6:	68bb      	ldr	r3, [r7, #8]
 8004ab8:	3301      	adds	r3, #1
 8004aba:	60bb      	str	r3, [r7, #8]
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	68da      	ldr	r2, [r3, #12]
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	689b      	ldr	r3, [r3, #8]
 8004ac4:	4413      	add	r3, r2
 8004ac6:	68ba      	ldr	r2, [r7, #8]
 8004ac8:	429a      	cmp	r2, r3
 8004aca:	d3da      	bcc.n	8004a82 <HAL_FLASHEx_Erase+0x76>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8004acc:	f000 f878 	bl	8004bc0 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8004ad0:	4b03      	ldr	r3, [pc, #12]	@ (8004ae0 <HAL_FLASHEx_Erase+0xd4>)
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	761a      	strb	r2, [r3, #24]

  return status;
 8004ad6:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ad8:	4618      	mov	r0, r3
 8004ada:	3710      	adds	r7, #16
 8004adc:	46bd      	mov	sp, r7
 8004ade:	bd80      	pop	{r7, pc}
 8004ae0:	2000013c 	.word	0x2000013c
 8004ae4:	40023c00 	.word	0x40023c00

08004ae8 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8004ae8:	b480      	push	{r7}
 8004aea:	b083      	sub	sp, #12
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	4603      	mov	r3, r0
 8004af0:	6039      	str	r1, [r7, #0]
 8004af2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004af4:	4b0d      	ldr	r3, [pc, #52]	@ (8004b2c <FLASH_MassErase+0x44>)
 8004af6:	691b      	ldr	r3, [r3, #16]
 8004af8:	4a0c      	ldr	r2, [pc, #48]	@ (8004b2c <FLASH_MassErase+0x44>)
 8004afa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004afe:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8004b00:	4b0a      	ldr	r3, [pc, #40]	@ (8004b2c <FLASH_MassErase+0x44>)
 8004b02:	691b      	ldr	r3, [r3, #16]
 8004b04:	4a09      	ldr	r2, [pc, #36]	@ (8004b2c <FLASH_MassErase+0x44>)
 8004b06:	f043 0304 	orr.w	r3, r3, #4
 8004b0a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 8004b0c:	4b07      	ldr	r3, [pc, #28]	@ (8004b2c <FLASH_MassErase+0x44>)
 8004b0e:	691a      	ldr	r2, [r3, #16]
 8004b10:	79fb      	ldrb	r3, [r7, #7]
 8004b12:	021b      	lsls	r3, r3, #8
 8004b14:	4313      	orrs	r3, r2
 8004b16:	4a05      	ldr	r2, [pc, #20]	@ (8004b2c <FLASH_MassErase+0x44>)
 8004b18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b1c:	6113      	str	r3, [r2, #16]
}
 8004b1e:	bf00      	nop
 8004b20:	370c      	adds	r7, #12
 8004b22:	46bd      	mov	sp, r7
 8004b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b28:	4770      	bx	lr
 8004b2a:	bf00      	nop
 8004b2c:	40023c00 	.word	0x40023c00

08004b30 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8004b30:	b480      	push	{r7}
 8004b32:	b085      	sub	sp, #20
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
 8004b38:	460b      	mov	r3, r1
 8004b3a:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8004b40:	78fb      	ldrb	r3, [r7, #3]
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d102      	bne.n	8004b4c <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8004b46:	2300      	movs	r3, #0
 8004b48:	60fb      	str	r3, [r7, #12]
 8004b4a:	e010      	b.n	8004b6e <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8004b4c:	78fb      	ldrb	r3, [r7, #3]
 8004b4e:	2b01      	cmp	r3, #1
 8004b50:	d103      	bne.n	8004b5a <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8004b52:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004b56:	60fb      	str	r3, [r7, #12]
 8004b58:	e009      	b.n	8004b6e <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8004b5a:	78fb      	ldrb	r3, [r7, #3]
 8004b5c:	2b02      	cmp	r3, #2
 8004b5e:	d103      	bne.n	8004b68 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8004b60:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004b64:	60fb      	str	r3, [r7, #12]
 8004b66:	e002      	b.n	8004b6e <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8004b68:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8004b6c:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004b6e:	4b13      	ldr	r3, [pc, #76]	@ (8004bbc <FLASH_Erase_Sector+0x8c>)
 8004b70:	691b      	ldr	r3, [r3, #16]
 8004b72:	4a12      	ldr	r2, [pc, #72]	@ (8004bbc <FLASH_Erase_Sector+0x8c>)
 8004b74:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b78:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8004b7a:	4b10      	ldr	r3, [pc, #64]	@ (8004bbc <FLASH_Erase_Sector+0x8c>)
 8004b7c:	691a      	ldr	r2, [r3, #16]
 8004b7e:	490f      	ldr	r1, [pc, #60]	@ (8004bbc <FLASH_Erase_Sector+0x8c>)
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	4313      	orrs	r3, r2
 8004b84:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8004b86:	4b0d      	ldr	r3, [pc, #52]	@ (8004bbc <FLASH_Erase_Sector+0x8c>)
 8004b88:	691b      	ldr	r3, [r3, #16]
 8004b8a:	4a0c      	ldr	r2, [pc, #48]	@ (8004bbc <FLASH_Erase_Sector+0x8c>)
 8004b8c:	f023 0378 	bic.w	r3, r3, #120	@ 0x78
 8004b90:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8004b92:	4b0a      	ldr	r3, [pc, #40]	@ (8004bbc <FLASH_Erase_Sector+0x8c>)
 8004b94:	691a      	ldr	r2, [r3, #16]
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	00db      	lsls	r3, r3, #3
 8004b9a:	4313      	orrs	r3, r2
 8004b9c:	4a07      	ldr	r2, [pc, #28]	@ (8004bbc <FLASH_Erase_Sector+0x8c>)
 8004b9e:	f043 0302 	orr.w	r3, r3, #2
 8004ba2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8004ba4:	4b05      	ldr	r3, [pc, #20]	@ (8004bbc <FLASH_Erase_Sector+0x8c>)
 8004ba6:	691b      	ldr	r3, [r3, #16]
 8004ba8:	4a04      	ldr	r2, [pc, #16]	@ (8004bbc <FLASH_Erase_Sector+0x8c>)
 8004baa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004bae:	6113      	str	r3, [r2, #16]
}
 8004bb0:	bf00      	nop
 8004bb2:	3714      	adds	r7, #20
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bba:	4770      	bx	lr
 8004bbc:	40023c00 	.word	0x40023c00

08004bc0 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8004bc0:	b480      	push	{r7}
 8004bc2:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8004bc4:	4b20      	ldr	r3, [pc, #128]	@ (8004c48 <FLASH_FlushCaches+0x88>)
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d017      	beq.n	8004c00 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8004bd0:	4b1d      	ldr	r3, [pc, #116]	@ (8004c48 <FLASH_FlushCaches+0x88>)
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	4a1c      	ldr	r2, [pc, #112]	@ (8004c48 <FLASH_FlushCaches+0x88>)
 8004bd6:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004bda:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8004bdc:	4b1a      	ldr	r3, [pc, #104]	@ (8004c48 <FLASH_FlushCaches+0x88>)
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	4a19      	ldr	r2, [pc, #100]	@ (8004c48 <FLASH_FlushCaches+0x88>)
 8004be2:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004be6:	6013      	str	r3, [r2, #0]
 8004be8:	4b17      	ldr	r3, [pc, #92]	@ (8004c48 <FLASH_FlushCaches+0x88>)
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	4a16      	ldr	r2, [pc, #88]	@ (8004c48 <FLASH_FlushCaches+0x88>)
 8004bee:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004bf2:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004bf4:	4b14      	ldr	r3, [pc, #80]	@ (8004c48 <FLASH_FlushCaches+0x88>)
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	4a13      	ldr	r2, [pc, #76]	@ (8004c48 <FLASH_FlushCaches+0x88>)
 8004bfa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004bfe:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8004c00:	4b11      	ldr	r3, [pc, #68]	@ (8004c48 <FLASH_FlushCaches+0x88>)
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d017      	beq.n	8004c3c <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8004c0c:	4b0e      	ldr	r3, [pc, #56]	@ (8004c48 <FLASH_FlushCaches+0x88>)
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	4a0d      	ldr	r2, [pc, #52]	@ (8004c48 <FLASH_FlushCaches+0x88>)
 8004c12:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004c16:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8004c18:	4b0b      	ldr	r3, [pc, #44]	@ (8004c48 <FLASH_FlushCaches+0x88>)
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	4a0a      	ldr	r2, [pc, #40]	@ (8004c48 <FLASH_FlushCaches+0x88>)
 8004c1e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004c22:	6013      	str	r3, [r2, #0]
 8004c24:	4b08      	ldr	r3, [pc, #32]	@ (8004c48 <FLASH_FlushCaches+0x88>)
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	4a07      	ldr	r2, [pc, #28]	@ (8004c48 <FLASH_FlushCaches+0x88>)
 8004c2a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004c2e:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8004c30:	4b05      	ldr	r3, [pc, #20]	@ (8004c48 <FLASH_FlushCaches+0x88>)
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	4a04      	ldr	r2, [pc, #16]	@ (8004c48 <FLASH_FlushCaches+0x88>)
 8004c36:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004c3a:	6013      	str	r3, [r2, #0]
  }
}
 8004c3c:	bf00      	nop
 8004c3e:	46bd      	mov	sp, r7
 8004c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c44:	4770      	bx	lr
 8004c46:	bf00      	nop
 8004c48:	40023c00 	.word	0x40023c00

08004c4c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004c4c:	b480      	push	{r7}
 8004c4e:	b089      	sub	sp, #36	@ 0x24
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]
 8004c54:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004c56:	2300      	movs	r3, #0
 8004c58:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004c5a:	2300      	movs	r3, #0
 8004c5c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004c5e:	2300      	movs	r3, #0
 8004c60:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004c62:	2300      	movs	r3, #0
 8004c64:	61fb      	str	r3, [r7, #28]
 8004c66:	e16b      	b.n	8004f40 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004c68:	2201      	movs	r2, #1
 8004c6a:	69fb      	ldr	r3, [r7, #28]
 8004c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8004c70:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004c72:	683b      	ldr	r3, [r7, #0]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	697a      	ldr	r2, [r7, #20]
 8004c78:	4013      	ands	r3, r2
 8004c7a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004c7c:	693a      	ldr	r2, [r7, #16]
 8004c7e:	697b      	ldr	r3, [r7, #20]
 8004c80:	429a      	cmp	r2, r3
 8004c82:	f040 815a 	bne.w	8004f3a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004c86:	683b      	ldr	r3, [r7, #0]
 8004c88:	685b      	ldr	r3, [r3, #4]
 8004c8a:	f003 0303 	and.w	r3, r3, #3
 8004c8e:	2b01      	cmp	r3, #1
 8004c90:	d005      	beq.n	8004c9e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004c92:	683b      	ldr	r3, [r7, #0]
 8004c94:	685b      	ldr	r3, [r3, #4]
 8004c96:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004c9a:	2b02      	cmp	r3, #2
 8004c9c:	d130      	bne.n	8004d00 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	689b      	ldr	r3, [r3, #8]
 8004ca2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004ca4:	69fb      	ldr	r3, [r7, #28]
 8004ca6:	005b      	lsls	r3, r3, #1
 8004ca8:	2203      	movs	r2, #3
 8004caa:	fa02 f303 	lsl.w	r3, r2, r3
 8004cae:	43db      	mvns	r3, r3
 8004cb0:	69ba      	ldr	r2, [r7, #24]
 8004cb2:	4013      	ands	r3, r2
 8004cb4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	68da      	ldr	r2, [r3, #12]
 8004cba:	69fb      	ldr	r3, [r7, #28]
 8004cbc:	005b      	lsls	r3, r3, #1
 8004cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8004cc2:	69ba      	ldr	r2, [r7, #24]
 8004cc4:	4313      	orrs	r3, r2
 8004cc6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	69ba      	ldr	r2, [r7, #24]
 8004ccc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	685b      	ldr	r3, [r3, #4]
 8004cd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004cd4:	2201      	movs	r2, #1
 8004cd6:	69fb      	ldr	r3, [r7, #28]
 8004cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8004cdc:	43db      	mvns	r3, r3
 8004cde:	69ba      	ldr	r2, [r7, #24]
 8004ce0:	4013      	ands	r3, r2
 8004ce2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	685b      	ldr	r3, [r3, #4]
 8004ce8:	091b      	lsrs	r3, r3, #4
 8004cea:	f003 0201 	and.w	r2, r3, #1
 8004cee:	69fb      	ldr	r3, [r7, #28]
 8004cf0:	fa02 f303 	lsl.w	r3, r2, r3
 8004cf4:	69ba      	ldr	r2, [r7, #24]
 8004cf6:	4313      	orrs	r3, r2
 8004cf8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	69ba      	ldr	r2, [r7, #24]
 8004cfe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004d00:	683b      	ldr	r3, [r7, #0]
 8004d02:	685b      	ldr	r3, [r3, #4]
 8004d04:	f003 0303 	and.w	r3, r3, #3
 8004d08:	2b03      	cmp	r3, #3
 8004d0a:	d017      	beq.n	8004d3c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	68db      	ldr	r3, [r3, #12]
 8004d10:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004d12:	69fb      	ldr	r3, [r7, #28]
 8004d14:	005b      	lsls	r3, r3, #1
 8004d16:	2203      	movs	r2, #3
 8004d18:	fa02 f303 	lsl.w	r3, r2, r3
 8004d1c:	43db      	mvns	r3, r3
 8004d1e:	69ba      	ldr	r2, [r7, #24]
 8004d20:	4013      	ands	r3, r2
 8004d22:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004d24:	683b      	ldr	r3, [r7, #0]
 8004d26:	689a      	ldr	r2, [r3, #8]
 8004d28:	69fb      	ldr	r3, [r7, #28]
 8004d2a:	005b      	lsls	r3, r3, #1
 8004d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d30:	69ba      	ldr	r2, [r7, #24]
 8004d32:	4313      	orrs	r3, r2
 8004d34:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	69ba      	ldr	r2, [r7, #24]
 8004d3a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004d3c:	683b      	ldr	r3, [r7, #0]
 8004d3e:	685b      	ldr	r3, [r3, #4]
 8004d40:	f003 0303 	and.w	r3, r3, #3
 8004d44:	2b02      	cmp	r3, #2
 8004d46:	d123      	bne.n	8004d90 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004d48:	69fb      	ldr	r3, [r7, #28]
 8004d4a:	08da      	lsrs	r2, r3, #3
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	3208      	adds	r2, #8
 8004d50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004d54:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004d56:	69fb      	ldr	r3, [r7, #28]
 8004d58:	f003 0307 	and.w	r3, r3, #7
 8004d5c:	009b      	lsls	r3, r3, #2
 8004d5e:	220f      	movs	r2, #15
 8004d60:	fa02 f303 	lsl.w	r3, r2, r3
 8004d64:	43db      	mvns	r3, r3
 8004d66:	69ba      	ldr	r2, [r7, #24]
 8004d68:	4013      	ands	r3, r2
 8004d6a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004d6c:	683b      	ldr	r3, [r7, #0]
 8004d6e:	691a      	ldr	r2, [r3, #16]
 8004d70:	69fb      	ldr	r3, [r7, #28]
 8004d72:	f003 0307 	and.w	r3, r3, #7
 8004d76:	009b      	lsls	r3, r3, #2
 8004d78:	fa02 f303 	lsl.w	r3, r2, r3
 8004d7c:	69ba      	ldr	r2, [r7, #24]
 8004d7e:	4313      	orrs	r3, r2
 8004d80:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004d82:	69fb      	ldr	r3, [r7, #28]
 8004d84:	08da      	lsrs	r2, r3, #3
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	3208      	adds	r2, #8
 8004d8a:	69b9      	ldr	r1, [r7, #24]
 8004d8c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004d96:	69fb      	ldr	r3, [r7, #28]
 8004d98:	005b      	lsls	r3, r3, #1
 8004d9a:	2203      	movs	r2, #3
 8004d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8004da0:	43db      	mvns	r3, r3
 8004da2:	69ba      	ldr	r2, [r7, #24]
 8004da4:	4013      	ands	r3, r2
 8004da6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	685b      	ldr	r3, [r3, #4]
 8004dac:	f003 0203 	and.w	r2, r3, #3
 8004db0:	69fb      	ldr	r3, [r7, #28]
 8004db2:	005b      	lsls	r3, r3, #1
 8004db4:	fa02 f303 	lsl.w	r3, r2, r3
 8004db8:	69ba      	ldr	r2, [r7, #24]
 8004dba:	4313      	orrs	r3, r2
 8004dbc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	69ba      	ldr	r2, [r7, #24]
 8004dc2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004dc4:	683b      	ldr	r3, [r7, #0]
 8004dc6:	685b      	ldr	r3, [r3, #4]
 8004dc8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	f000 80b4 	beq.w	8004f3a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004dd2:	2300      	movs	r3, #0
 8004dd4:	60fb      	str	r3, [r7, #12]
 8004dd6:	4b60      	ldr	r3, [pc, #384]	@ (8004f58 <HAL_GPIO_Init+0x30c>)
 8004dd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004dda:	4a5f      	ldr	r2, [pc, #380]	@ (8004f58 <HAL_GPIO_Init+0x30c>)
 8004ddc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004de0:	6453      	str	r3, [r2, #68]	@ 0x44
 8004de2:	4b5d      	ldr	r3, [pc, #372]	@ (8004f58 <HAL_GPIO_Init+0x30c>)
 8004de4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004de6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004dea:	60fb      	str	r3, [r7, #12]
 8004dec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004dee:	4a5b      	ldr	r2, [pc, #364]	@ (8004f5c <HAL_GPIO_Init+0x310>)
 8004df0:	69fb      	ldr	r3, [r7, #28]
 8004df2:	089b      	lsrs	r3, r3, #2
 8004df4:	3302      	adds	r3, #2
 8004df6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004dfa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004dfc:	69fb      	ldr	r3, [r7, #28]
 8004dfe:	f003 0303 	and.w	r3, r3, #3
 8004e02:	009b      	lsls	r3, r3, #2
 8004e04:	220f      	movs	r2, #15
 8004e06:	fa02 f303 	lsl.w	r3, r2, r3
 8004e0a:	43db      	mvns	r3, r3
 8004e0c:	69ba      	ldr	r2, [r7, #24]
 8004e0e:	4013      	ands	r3, r2
 8004e10:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	4a52      	ldr	r2, [pc, #328]	@ (8004f60 <HAL_GPIO_Init+0x314>)
 8004e16:	4293      	cmp	r3, r2
 8004e18:	d02b      	beq.n	8004e72 <HAL_GPIO_Init+0x226>
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	4a51      	ldr	r2, [pc, #324]	@ (8004f64 <HAL_GPIO_Init+0x318>)
 8004e1e:	4293      	cmp	r3, r2
 8004e20:	d025      	beq.n	8004e6e <HAL_GPIO_Init+0x222>
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	4a50      	ldr	r2, [pc, #320]	@ (8004f68 <HAL_GPIO_Init+0x31c>)
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d01f      	beq.n	8004e6a <HAL_GPIO_Init+0x21e>
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	4a4f      	ldr	r2, [pc, #316]	@ (8004f6c <HAL_GPIO_Init+0x320>)
 8004e2e:	4293      	cmp	r3, r2
 8004e30:	d019      	beq.n	8004e66 <HAL_GPIO_Init+0x21a>
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	4a4e      	ldr	r2, [pc, #312]	@ (8004f70 <HAL_GPIO_Init+0x324>)
 8004e36:	4293      	cmp	r3, r2
 8004e38:	d013      	beq.n	8004e62 <HAL_GPIO_Init+0x216>
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	4a4d      	ldr	r2, [pc, #308]	@ (8004f74 <HAL_GPIO_Init+0x328>)
 8004e3e:	4293      	cmp	r3, r2
 8004e40:	d00d      	beq.n	8004e5e <HAL_GPIO_Init+0x212>
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	4a4c      	ldr	r2, [pc, #304]	@ (8004f78 <HAL_GPIO_Init+0x32c>)
 8004e46:	4293      	cmp	r3, r2
 8004e48:	d007      	beq.n	8004e5a <HAL_GPIO_Init+0x20e>
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	4a4b      	ldr	r2, [pc, #300]	@ (8004f7c <HAL_GPIO_Init+0x330>)
 8004e4e:	4293      	cmp	r3, r2
 8004e50:	d101      	bne.n	8004e56 <HAL_GPIO_Init+0x20a>
 8004e52:	2307      	movs	r3, #7
 8004e54:	e00e      	b.n	8004e74 <HAL_GPIO_Init+0x228>
 8004e56:	2308      	movs	r3, #8
 8004e58:	e00c      	b.n	8004e74 <HAL_GPIO_Init+0x228>
 8004e5a:	2306      	movs	r3, #6
 8004e5c:	e00a      	b.n	8004e74 <HAL_GPIO_Init+0x228>
 8004e5e:	2305      	movs	r3, #5
 8004e60:	e008      	b.n	8004e74 <HAL_GPIO_Init+0x228>
 8004e62:	2304      	movs	r3, #4
 8004e64:	e006      	b.n	8004e74 <HAL_GPIO_Init+0x228>
 8004e66:	2303      	movs	r3, #3
 8004e68:	e004      	b.n	8004e74 <HAL_GPIO_Init+0x228>
 8004e6a:	2302      	movs	r3, #2
 8004e6c:	e002      	b.n	8004e74 <HAL_GPIO_Init+0x228>
 8004e6e:	2301      	movs	r3, #1
 8004e70:	e000      	b.n	8004e74 <HAL_GPIO_Init+0x228>
 8004e72:	2300      	movs	r3, #0
 8004e74:	69fa      	ldr	r2, [r7, #28]
 8004e76:	f002 0203 	and.w	r2, r2, #3
 8004e7a:	0092      	lsls	r2, r2, #2
 8004e7c:	4093      	lsls	r3, r2
 8004e7e:	69ba      	ldr	r2, [r7, #24]
 8004e80:	4313      	orrs	r3, r2
 8004e82:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004e84:	4935      	ldr	r1, [pc, #212]	@ (8004f5c <HAL_GPIO_Init+0x310>)
 8004e86:	69fb      	ldr	r3, [r7, #28]
 8004e88:	089b      	lsrs	r3, r3, #2
 8004e8a:	3302      	adds	r3, #2
 8004e8c:	69ba      	ldr	r2, [r7, #24]
 8004e8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004e92:	4b3b      	ldr	r3, [pc, #236]	@ (8004f80 <HAL_GPIO_Init+0x334>)
 8004e94:	689b      	ldr	r3, [r3, #8]
 8004e96:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004e98:	693b      	ldr	r3, [r7, #16]
 8004e9a:	43db      	mvns	r3, r3
 8004e9c:	69ba      	ldr	r2, [r7, #24]
 8004e9e:	4013      	ands	r3, r2
 8004ea0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004ea2:	683b      	ldr	r3, [r7, #0]
 8004ea4:	685b      	ldr	r3, [r3, #4]
 8004ea6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d003      	beq.n	8004eb6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004eae:	69ba      	ldr	r2, [r7, #24]
 8004eb0:	693b      	ldr	r3, [r7, #16]
 8004eb2:	4313      	orrs	r3, r2
 8004eb4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004eb6:	4a32      	ldr	r2, [pc, #200]	@ (8004f80 <HAL_GPIO_Init+0x334>)
 8004eb8:	69bb      	ldr	r3, [r7, #24]
 8004eba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004ebc:	4b30      	ldr	r3, [pc, #192]	@ (8004f80 <HAL_GPIO_Init+0x334>)
 8004ebe:	68db      	ldr	r3, [r3, #12]
 8004ec0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ec2:	693b      	ldr	r3, [r7, #16]
 8004ec4:	43db      	mvns	r3, r3
 8004ec6:	69ba      	ldr	r2, [r7, #24]
 8004ec8:	4013      	ands	r3, r2
 8004eca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	685b      	ldr	r3, [r3, #4]
 8004ed0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d003      	beq.n	8004ee0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004ed8:	69ba      	ldr	r2, [r7, #24]
 8004eda:	693b      	ldr	r3, [r7, #16]
 8004edc:	4313      	orrs	r3, r2
 8004ede:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004ee0:	4a27      	ldr	r2, [pc, #156]	@ (8004f80 <HAL_GPIO_Init+0x334>)
 8004ee2:	69bb      	ldr	r3, [r7, #24]
 8004ee4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004ee6:	4b26      	ldr	r3, [pc, #152]	@ (8004f80 <HAL_GPIO_Init+0x334>)
 8004ee8:	685b      	ldr	r3, [r3, #4]
 8004eea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004eec:	693b      	ldr	r3, [r7, #16]
 8004eee:	43db      	mvns	r3, r3
 8004ef0:	69ba      	ldr	r2, [r7, #24]
 8004ef2:	4013      	ands	r3, r2
 8004ef4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004ef6:	683b      	ldr	r3, [r7, #0]
 8004ef8:	685b      	ldr	r3, [r3, #4]
 8004efa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d003      	beq.n	8004f0a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004f02:	69ba      	ldr	r2, [r7, #24]
 8004f04:	693b      	ldr	r3, [r7, #16]
 8004f06:	4313      	orrs	r3, r2
 8004f08:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004f0a:	4a1d      	ldr	r2, [pc, #116]	@ (8004f80 <HAL_GPIO_Init+0x334>)
 8004f0c:	69bb      	ldr	r3, [r7, #24]
 8004f0e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004f10:	4b1b      	ldr	r3, [pc, #108]	@ (8004f80 <HAL_GPIO_Init+0x334>)
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004f16:	693b      	ldr	r3, [r7, #16]
 8004f18:	43db      	mvns	r3, r3
 8004f1a:	69ba      	ldr	r2, [r7, #24]
 8004f1c:	4013      	ands	r3, r2
 8004f1e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004f20:	683b      	ldr	r3, [r7, #0]
 8004f22:	685b      	ldr	r3, [r3, #4]
 8004f24:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d003      	beq.n	8004f34 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004f2c:	69ba      	ldr	r2, [r7, #24]
 8004f2e:	693b      	ldr	r3, [r7, #16]
 8004f30:	4313      	orrs	r3, r2
 8004f32:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004f34:	4a12      	ldr	r2, [pc, #72]	@ (8004f80 <HAL_GPIO_Init+0x334>)
 8004f36:	69bb      	ldr	r3, [r7, #24]
 8004f38:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004f3a:	69fb      	ldr	r3, [r7, #28]
 8004f3c:	3301      	adds	r3, #1
 8004f3e:	61fb      	str	r3, [r7, #28]
 8004f40:	69fb      	ldr	r3, [r7, #28]
 8004f42:	2b0f      	cmp	r3, #15
 8004f44:	f67f ae90 	bls.w	8004c68 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004f48:	bf00      	nop
 8004f4a:	bf00      	nop
 8004f4c:	3724      	adds	r7, #36	@ 0x24
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f54:	4770      	bx	lr
 8004f56:	bf00      	nop
 8004f58:	40023800 	.word	0x40023800
 8004f5c:	40013800 	.word	0x40013800
 8004f60:	40020000 	.word	0x40020000
 8004f64:	40020400 	.word	0x40020400
 8004f68:	40020800 	.word	0x40020800
 8004f6c:	40020c00 	.word	0x40020c00
 8004f70:	40021000 	.word	0x40021000
 8004f74:	40021400 	.word	0x40021400
 8004f78:	40021800 	.word	0x40021800
 8004f7c:	40021c00 	.word	0x40021c00
 8004f80:	40013c00 	.word	0x40013c00

08004f84 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004f84:	b480      	push	{r7}
 8004f86:	b085      	sub	sp, #20
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
 8004f8c:	460b      	mov	r3, r1
 8004f8e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	691a      	ldr	r2, [r3, #16]
 8004f94:	887b      	ldrh	r3, [r7, #2]
 8004f96:	4013      	ands	r3, r2
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d002      	beq.n	8004fa2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004f9c:	2301      	movs	r3, #1
 8004f9e:	73fb      	strb	r3, [r7, #15]
 8004fa0:	e001      	b.n	8004fa6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004fa2:	2300      	movs	r3, #0
 8004fa4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004fa6:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fa8:	4618      	mov	r0, r3
 8004faa:	3714      	adds	r7, #20
 8004fac:	46bd      	mov	sp, r7
 8004fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb2:	4770      	bx	lr

08004fb4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004fb4:	b480      	push	{r7}
 8004fb6:	b083      	sub	sp, #12
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	6078      	str	r0, [r7, #4]
 8004fbc:	460b      	mov	r3, r1
 8004fbe:	807b      	strh	r3, [r7, #2]
 8004fc0:	4613      	mov	r3, r2
 8004fc2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004fc4:	787b      	ldrb	r3, [r7, #1]
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d003      	beq.n	8004fd2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004fca:	887a      	ldrh	r2, [r7, #2]
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004fd0:	e003      	b.n	8004fda <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004fd2:	887b      	ldrh	r3, [r7, #2]
 8004fd4:	041a      	lsls	r2, r3, #16
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	619a      	str	r2, [r3, #24]
}
 8004fda:	bf00      	nop
 8004fdc:	370c      	adds	r7, #12
 8004fde:	46bd      	mov	sp, r7
 8004fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe4:	4770      	bx	lr
	...

08004fe8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	b082      	sub	sp, #8
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	4603      	mov	r3, r0
 8004ff0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004ff2:	4b08      	ldr	r3, [pc, #32]	@ (8005014 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004ff4:	695a      	ldr	r2, [r3, #20]
 8004ff6:	88fb      	ldrh	r3, [r7, #6]
 8004ff8:	4013      	ands	r3, r2
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d006      	beq.n	800500c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004ffe:	4a05      	ldr	r2, [pc, #20]	@ (8005014 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005000:	88fb      	ldrh	r3, [r7, #6]
 8005002:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005004:	88fb      	ldrh	r3, [r7, #6]
 8005006:	4618      	mov	r0, r3
 8005008:	f000 f806 	bl	8005018 <HAL_GPIO_EXTI_Callback>
  }
}
 800500c:	bf00      	nop
 800500e:	3708      	adds	r7, #8
 8005010:	46bd      	mov	sp, r7
 8005012:	bd80      	pop	{r7, pc}
 8005014:	40013c00 	.word	0x40013c00

08005018 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8005018:	b480      	push	{r7}
 800501a:	b083      	sub	sp, #12
 800501c:	af00      	add	r7, sp, #0
 800501e:	4603      	mov	r3, r0
 8005020:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8005022:	bf00      	nop
 8005024:	370c      	adds	r7, #12
 8005026:	46bd      	mov	sp, r7
 8005028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800502c:	4770      	bx	lr
	...

08005030 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005030:	b580      	push	{r7, lr}
 8005032:	b086      	sub	sp, #24
 8005034:	af00      	add	r7, sp, #0
 8005036:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2b00      	cmp	r3, #0
 800503c:	d101      	bne.n	8005042 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800503e:	2301      	movs	r3, #1
 8005040:	e267      	b.n	8005512 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f003 0301 	and.w	r3, r3, #1
 800504a:	2b00      	cmp	r3, #0
 800504c:	d075      	beq.n	800513a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800504e:	4b88      	ldr	r3, [pc, #544]	@ (8005270 <HAL_RCC_OscConfig+0x240>)
 8005050:	689b      	ldr	r3, [r3, #8]
 8005052:	f003 030c 	and.w	r3, r3, #12
 8005056:	2b04      	cmp	r3, #4
 8005058:	d00c      	beq.n	8005074 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800505a:	4b85      	ldr	r3, [pc, #532]	@ (8005270 <HAL_RCC_OscConfig+0x240>)
 800505c:	689b      	ldr	r3, [r3, #8]
 800505e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005062:	2b08      	cmp	r3, #8
 8005064:	d112      	bne.n	800508c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005066:	4b82      	ldr	r3, [pc, #520]	@ (8005270 <HAL_RCC_OscConfig+0x240>)
 8005068:	685b      	ldr	r3, [r3, #4]
 800506a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800506e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005072:	d10b      	bne.n	800508c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005074:	4b7e      	ldr	r3, [pc, #504]	@ (8005270 <HAL_RCC_OscConfig+0x240>)
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800507c:	2b00      	cmp	r3, #0
 800507e:	d05b      	beq.n	8005138 <HAL_RCC_OscConfig+0x108>
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	685b      	ldr	r3, [r3, #4]
 8005084:	2b00      	cmp	r3, #0
 8005086:	d157      	bne.n	8005138 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005088:	2301      	movs	r3, #1
 800508a:	e242      	b.n	8005512 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	685b      	ldr	r3, [r3, #4]
 8005090:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005094:	d106      	bne.n	80050a4 <HAL_RCC_OscConfig+0x74>
 8005096:	4b76      	ldr	r3, [pc, #472]	@ (8005270 <HAL_RCC_OscConfig+0x240>)
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	4a75      	ldr	r2, [pc, #468]	@ (8005270 <HAL_RCC_OscConfig+0x240>)
 800509c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80050a0:	6013      	str	r3, [r2, #0]
 80050a2:	e01d      	b.n	80050e0 <HAL_RCC_OscConfig+0xb0>
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	685b      	ldr	r3, [r3, #4]
 80050a8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80050ac:	d10c      	bne.n	80050c8 <HAL_RCC_OscConfig+0x98>
 80050ae:	4b70      	ldr	r3, [pc, #448]	@ (8005270 <HAL_RCC_OscConfig+0x240>)
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	4a6f      	ldr	r2, [pc, #444]	@ (8005270 <HAL_RCC_OscConfig+0x240>)
 80050b4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80050b8:	6013      	str	r3, [r2, #0]
 80050ba:	4b6d      	ldr	r3, [pc, #436]	@ (8005270 <HAL_RCC_OscConfig+0x240>)
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	4a6c      	ldr	r2, [pc, #432]	@ (8005270 <HAL_RCC_OscConfig+0x240>)
 80050c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80050c4:	6013      	str	r3, [r2, #0]
 80050c6:	e00b      	b.n	80050e0 <HAL_RCC_OscConfig+0xb0>
 80050c8:	4b69      	ldr	r3, [pc, #420]	@ (8005270 <HAL_RCC_OscConfig+0x240>)
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	4a68      	ldr	r2, [pc, #416]	@ (8005270 <HAL_RCC_OscConfig+0x240>)
 80050ce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80050d2:	6013      	str	r3, [r2, #0]
 80050d4:	4b66      	ldr	r3, [pc, #408]	@ (8005270 <HAL_RCC_OscConfig+0x240>)
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	4a65      	ldr	r2, [pc, #404]	@ (8005270 <HAL_RCC_OscConfig+0x240>)
 80050da:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80050de:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	685b      	ldr	r3, [r3, #4]
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d013      	beq.n	8005110 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050e8:	f7fe fd8c 	bl	8003c04 <HAL_GetTick>
 80050ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80050ee:	e008      	b.n	8005102 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80050f0:	f7fe fd88 	bl	8003c04 <HAL_GetTick>
 80050f4:	4602      	mov	r2, r0
 80050f6:	693b      	ldr	r3, [r7, #16]
 80050f8:	1ad3      	subs	r3, r2, r3
 80050fa:	2b64      	cmp	r3, #100	@ 0x64
 80050fc:	d901      	bls.n	8005102 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80050fe:	2303      	movs	r3, #3
 8005100:	e207      	b.n	8005512 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005102:	4b5b      	ldr	r3, [pc, #364]	@ (8005270 <HAL_RCC_OscConfig+0x240>)
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800510a:	2b00      	cmp	r3, #0
 800510c:	d0f0      	beq.n	80050f0 <HAL_RCC_OscConfig+0xc0>
 800510e:	e014      	b.n	800513a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005110:	f7fe fd78 	bl	8003c04 <HAL_GetTick>
 8005114:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005116:	e008      	b.n	800512a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005118:	f7fe fd74 	bl	8003c04 <HAL_GetTick>
 800511c:	4602      	mov	r2, r0
 800511e:	693b      	ldr	r3, [r7, #16]
 8005120:	1ad3      	subs	r3, r2, r3
 8005122:	2b64      	cmp	r3, #100	@ 0x64
 8005124:	d901      	bls.n	800512a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005126:	2303      	movs	r3, #3
 8005128:	e1f3      	b.n	8005512 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800512a:	4b51      	ldr	r3, [pc, #324]	@ (8005270 <HAL_RCC_OscConfig+0x240>)
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005132:	2b00      	cmp	r3, #0
 8005134:	d1f0      	bne.n	8005118 <HAL_RCC_OscConfig+0xe8>
 8005136:	e000      	b.n	800513a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005138:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	f003 0302 	and.w	r3, r3, #2
 8005142:	2b00      	cmp	r3, #0
 8005144:	d063      	beq.n	800520e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005146:	4b4a      	ldr	r3, [pc, #296]	@ (8005270 <HAL_RCC_OscConfig+0x240>)
 8005148:	689b      	ldr	r3, [r3, #8]
 800514a:	f003 030c 	and.w	r3, r3, #12
 800514e:	2b00      	cmp	r3, #0
 8005150:	d00b      	beq.n	800516a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005152:	4b47      	ldr	r3, [pc, #284]	@ (8005270 <HAL_RCC_OscConfig+0x240>)
 8005154:	689b      	ldr	r3, [r3, #8]
 8005156:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800515a:	2b08      	cmp	r3, #8
 800515c:	d11c      	bne.n	8005198 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800515e:	4b44      	ldr	r3, [pc, #272]	@ (8005270 <HAL_RCC_OscConfig+0x240>)
 8005160:	685b      	ldr	r3, [r3, #4]
 8005162:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005166:	2b00      	cmp	r3, #0
 8005168:	d116      	bne.n	8005198 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800516a:	4b41      	ldr	r3, [pc, #260]	@ (8005270 <HAL_RCC_OscConfig+0x240>)
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f003 0302 	and.w	r3, r3, #2
 8005172:	2b00      	cmp	r3, #0
 8005174:	d005      	beq.n	8005182 <HAL_RCC_OscConfig+0x152>
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	68db      	ldr	r3, [r3, #12]
 800517a:	2b01      	cmp	r3, #1
 800517c:	d001      	beq.n	8005182 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800517e:	2301      	movs	r3, #1
 8005180:	e1c7      	b.n	8005512 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005182:	4b3b      	ldr	r3, [pc, #236]	@ (8005270 <HAL_RCC_OscConfig+0x240>)
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	691b      	ldr	r3, [r3, #16]
 800518e:	00db      	lsls	r3, r3, #3
 8005190:	4937      	ldr	r1, [pc, #220]	@ (8005270 <HAL_RCC_OscConfig+0x240>)
 8005192:	4313      	orrs	r3, r2
 8005194:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005196:	e03a      	b.n	800520e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	68db      	ldr	r3, [r3, #12]
 800519c:	2b00      	cmp	r3, #0
 800519e:	d020      	beq.n	80051e2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80051a0:	4b34      	ldr	r3, [pc, #208]	@ (8005274 <HAL_RCC_OscConfig+0x244>)
 80051a2:	2201      	movs	r2, #1
 80051a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051a6:	f7fe fd2d 	bl	8003c04 <HAL_GetTick>
 80051aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80051ac:	e008      	b.n	80051c0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80051ae:	f7fe fd29 	bl	8003c04 <HAL_GetTick>
 80051b2:	4602      	mov	r2, r0
 80051b4:	693b      	ldr	r3, [r7, #16]
 80051b6:	1ad3      	subs	r3, r2, r3
 80051b8:	2b02      	cmp	r3, #2
 80051ba:	d901      	bls.n	80051c0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80051bc:	2303      	movs	r3, #3
 80051be:	e1a8      	b.n	8005512 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80051c0:	4b2b      	ldr	r3, [pc, #172]	@ (8005270 <HAL_RCC_OscConfig+0x240>)
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	f003 0302 	and.w	r3, r3, #2
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d0f0      	beq.n	80051ae <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80051cc:	4b28      	ldr	r3, [pc, #160]	@ (8005270 <HAL_RCC_OscConfig+0x240>)
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	691b      	ldr	r3, [r3, #16]
 80051d8:	00db      	lsls	r3, r3, #3
 80051da:	4925      	ldr	r1, [pc, #148]	@ (8005270 <HAL_RCC_OscConfig+0x240>)
 80051dc:	4313      	orrs	r3, r2
 80051de:	600b      	str	r3, [r1, #0]
 80051e0:	e015      	b.n	800520e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80051e2:	4b24      	ldr	r3, [pc, #144]	@ (8005274 <HAL_RCC_OscConfig+0x244>)
 80051e4:	2200      	movs	r2, #0
 80051e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051e8:	f7fe fd0c 	bl	8003c04 <HAL_GetTick>
 80051ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80051ee:	e008      	b.n	8005202 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80051f0:	f7fe fd08 	bl	8003c04 <HAL_GetTick>
 80051f4:	4602      	mov	r2, r0
 80051f6:	693b      	ldr	r3, [r7, #16]
 80051f8:	1ad3      	subs	r3, r2, r3
 80051fa:	2b02      	cmp	r3, #2
 80051fc:	d901      	bls.n	8005202 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80051fe:	2303      	movs	r3, #3
 8005200:	e187      	b.n	8005512 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005202:	4b1b      	ldr	r3, [pc, #108]	@ (8005270 <HAL_RCC_OscConfig+0x240>)
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f003 0302 	and.w	r3, r3, #2
 800520a:	2b00      	cmp	r3, #0
 800520c:	d1f0      	bne.n	80051f0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f003 0308 	and.w	r3, r3, #8
 8005216:	2b00      	cmp	r3, #0
 8005218:	d036      	beq.n	8005288 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	695b      	ldr	r3, [r3, #20]
 800521e:	2b00      	cmp	r3, #0
 8005220:	d016      	beq.n	8005250 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005222:	4b15      	ldr	r3, [pc, #84]	@ (8005278 <HAL_RCC_OscConfig+0x248>)
 8005224:	2201      	movs	r2, #1
 8005226:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005228:	f7fe fcec 	bl	8003c04 <HAL_GetTick>
 800522c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800522e:	e008      	b.n	8005242 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005230:	f7fe fce8 	bl	8003c04 <HAL_GetTick>
 8005234:	4602      	mov	r2, r0
 8005236:	693b      	ldr	r3, [r7, #16]
 8005238:	1ad3      	subs	r3, r2, r3
 800523a:	2b02      	cmp	r3, #2
 800523c:	d901      	bls.n	8005242 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800523e:	2303      	movs	r3, #3
 8005240:	e167      	b.n	8005512 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005242:	4b0b      	ldr	r3, [pc, #44]	@ (8005270 <HAL_RCC_OscConfig+0x240>)
 8005244:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005246:	f003 0302 	and.w	r3, r3, #2
 800524a:	2b00      	cmp	r3, #0
 800524c:	d0f0      	beq.n	8005230 <HAL_RCC_OscConfig+0x200>
 800524e:	e01b      	b.n	8005288 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005250:	4b09      	ldr	r3, [pc, #36]	@ (8005278 <HAL_RCC_OscConfig+0x248>)
 8005252:	2200      	movs	r2, #0
 8005254:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005256:	f7fe fcd5 	bl	8003c04 <HAL_GetTick>
 800525a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800525c:	e00e      	b.n	800527c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800525e:	f7fe fcd1 	bl	8003c04 <HAL_GetTick>
 8005262:	4602      	mov	r2, r0
 8005264:	693b      	ldr	r3, [r7, #16]
 8005266:	1ad3      	subs	r3, r2, r3
 8005268:	2b02      	cmp	r3, #2
 800526a:	d907      	bls.n	800527c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800526c:	2303      	movs	r3, #3
 800526e:	e150      	b.n	8005512 <HAL_RCC_OscConfig+0x4e2>
 8005270:	40023800 	.word	0x40023800
 8005274:	42470000 	.word	0x42470000
 8005278:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800527c:	4b88      	ldr	r3, [pc, #544]	@ (80054a0 <HAL_RCC_OscConfig+0x470>)
 800527e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005280:	f003 0302 	and.w	r3, r3, #2
 8005284:	2b00      	cmp	r3, #0
 8005286:	d1ea      	bne.n	800525e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f003 0304 	and.w	r3, r3, #4
 8005290:	2b00      	cmp	r3, #0
 8005292:	f000 8097 	beq.w	80053c4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005296:	2300      	movs	r3, #0
 8005298:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800529a:	4b81      	ldr	r3, [pc, #516]	@ (80054a0 <HAL_RCC_OscConfig+0x470>)
 800529c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800529e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d10f      	bne.n	80052c6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80052a6:	2300      	movs	r3, #0
 80052a8:	60bb      	str	r3, [r7, #8]
 80052aa:	4b7d      	ldr	r3, [pc, #500]	@ (80054a0 <HAL_RCC_OscConfig+0x470>)
 80052ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052ae:	4a7c      	ldr	r2, [pc, #496]	@ (80054a0 <HAL_RCC_OscConfig+0x470>)
 80052b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80052b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80052b6:	4b7a      	ldr	r3, [pc, #488]	@ (80054a0 <HAL_RCC_OscConfig+0x470>)
 80052b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80052be:	60bb      	str	r3, [r7, #8]
 80052c0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80052c2:	2301      	movs	r3, #1
 80052c4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052c6:	4b77      	ldr	r3, [pc, #476]	@ (80054a4 <HAL_RCC_OscConfig+0x474>)
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d118      	bne.n	8005304 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80052d2:	4b74      	ldr	r3, [pc, #464]	@ (80054a4 <HAL_RCC_OscConfig+0x474>)
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	4a73      	ldr	r2, [pc, #460]	@ (80054a4 <HAL_RCC_OscConfig+0x474>)
 80052d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80052dc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80052de:	f7fe fc91 	bl	8003c04 <HAL_GetTick>
 80052e2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052e4:	e008      	b.n	80052f8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052e6:	f7fe fc8d 	bl	8003c04 <HAL_GetTick>
 80052ea:	4602      	mov	r2, r0
 80052ec:	693b      	ldr	r3, [r7, #16]
 80052ee:	1ad3      	subs	r3, r2, r3
 80052f0:	2b02      	cmp	r3, #2
 80052f2:	d901      	bls.n	80052f8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80052f4:	2303      	movs	r3, #3
 80052f6:	e10c      	b.n	8005512 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052f8:	4b6a      	ldr	r3, [pc, #424]	@ (80054a4 <HAL_RCC_OscConfig+0x474>)
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005300:	2b00      	cmp	r3, #0
 8005302:	d0f0      	beq.n	80052e6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	689b      	ldr	r3, [r3, #8]
 8005308:	2b01      	cmp	r3, #1
 800530a:	d106      	bne.n	800531a <HAL_RCC_OscConfig+0x2ea>
 800530c:	4b64      	ldr	r3, [pc, #400]	@ (80054a0 <HAL_RCC_OscConfig+0x470>)
 800530e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005310:	4a63      	ldr	r2, [pc, #396]	@ (80054a0 <HAL_RCC_OscConfig+0x470>)
 8005312:	f043 0301 	orr.w	r3, r3, #1
 8005316:	6713      	str	r3, [r2, #112]	@ 0x70
 8005318:	e01c      	b.n	8005354 <HAL_RCC_OscConfig+0x324>
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	689b      	ldr	r3, [r3, #8]
 800531e:	2b05      	cmp	r3, #5
 8005320:	d10c      	bne.n	800533c <HAL_RCC_OscConfig+0x30c>
 8005322:	4b5f      	ldr	r3, [pc, #380]	@ (80054a0 <HAL_RCC_OscConfig+0x470>)
 8005324:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005326:	4a5e      	ldr	r2, [pc, #376]	@ (80054a0 <HAL_RCC_OscConfig+0x470>)
 8005328:	f043 0304 	orr.w	r3, r3, #4
 800532c:	6713      	str	r3, [r2, #112]	@ 0x70
 800532e:	4b5c      	ldr	r3, [pc, #368]	@ (80054a0 <HAL_RCC_OscConfig+0x470>)
 8005330:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005332:	4a5b      	ldr	r2, [pc, #364]	@ (80054a0 <HAL_RCC_OscConfig+0x470>)
 8005334:	f043 0301 	orr.w	r3, r3, #1
 8005338:	6713      	str	r3, [r2, #112]	@ 0x70
 800533a:	e00b      	b.n	8005354 <HAL_RCC_OscConfig+0x324>
 800533c:	4b58      	ldr	r3, [pc, #352]	@ (80054a0 <HAL_RCC_OscConfig+0x470>)
 800533e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005340:	4a57      	ldr	r2, [pc, #348]	@ (80054a0 <HAL_RCC_OscConfig+0x470>)
 8005342:	f023 0301 	bic.w	r3, r3, #1
 8005346:	6713      	str	r3, [r2, #112]	@ 0x70
 8005348:	4b55      	ldr	r3, [pc, #340]	@ (80054a0 <HAL_RCC_OscConfig+0x470>)
 800534a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800534c:	4a54      	ldr	r2, [pc, #336]	@ (80054a0 <HAL_RCC_OscConfig+0x470>)
 800534e:	f023 0304 	bic.w	r3, r3, #4
 8005352:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	689b      	ldr	r3, [r3, #8]
 8005358:	2b00      	cmp	r3, #0
 800535a:	d015      	beq.n	8005388 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800535c:	f7fe fc52 	bl	8003c04 <HAL_GetTick>
 8005360:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005362:	e00a      	b.n	800537a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005364:	f7fe fc4e 	bl	8003c04 <HAL_GetTick>
 8005368:	4602      	mov	r2, r0
 800536a:	693b      	ldr	r3, [r7, #16]
 800536c:	1ad3      	subs	r3, r2, r3
 800536e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005372:	4293      	cmp	r3, r2
 8005374:	d901      	bls.n	800537a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005376:	2303      	movs	r3, #3
 8005378:	e0cb      	b.n	8005512 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800537a:	4b49      	ldr	r3, [pc, #292]	@ (80054a0 <HAL_RCC_OscConfig+0x470>)
 800537c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800537e:	f003 0302 	and.w	r3, r3, #2
 8005382:	2b00      	cmp	r3, #0
 8005384:	d0ee      	beq.n	8005364 <HAL_RCC_OscConfig+0x334>
 8005386:	e014      	b.n	80053b2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005388:	f7fe fc3c 	bl	8003c04 <HAL_GetTick>
 800538c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800538e:	e00a      	b.n	80053a6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005390:	f7fe fc38 	bl	8003c04 <HAL_GetTick>
 8005394:	4602      	mov	r2, r0
 8005396:	693b      	ldr	r3, [r7, #16]
 8005398:	1ad3      	subs	r3, r2, r3
 800539a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800539e:	4293      	cmp	r3, r2
 80053a0:	d901      	bls.n	80053a6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80053a2:	2303      	movs	r3, #3
 80053a4:	e0b5      	b.n	8005512 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80053a6:	4b3e      	ldr	r3, [pc, #248]	@ (80054a0 <HAL_RCC_OscConfig+0x470>)
 80053a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053aa:	f003 0302 	and.w	r3, r3, #2
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d1ee      	bne.n	8005390 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80053b2:	7dfb      	ldrb	r3, [r7, #23]
 80053b4:	2b01      	cmp	r3, #1
 80053b6:	d105      	bne.n	80053c4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80053b8:	4b39      	ldr	r3, [pc, #228]	@ (80054a0 <HAL_RCC_OscConfig+0x470>)
 80053ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053bc:	4a38      	ldr	r2, [pc, #224]	@ (80054a0 <HAL_RCC_OscConfig+0x470>)
 80053be:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80053c2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	699b      	ldr	r3, [r3, #24]
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	f000 80a1 	beq.w	8005510 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80053ce:	4b34      	ldr	r3, [pc, #208]	@ (80054a0 <HAL_RCC_OscConfig+0x470>)
 80053d0:	689b      	ldr	r3, [r3, #8]
 80053d2:	f003 030c 	and.w	r3, r3, #12
 80053d6:	2b08      	cmp	r3, #8
 80053d8:	d05c      	beq.n	8005494 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	699b      	ldr	r3, [r3, #24]
 80053de:	2b02      	cmp	r3, #2
 80053e0:	d141      	bne.n	8005466 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80053e2:	4b31      	ldr	r3, [pc, #196]	@ (80054a8 <HAL_RCC_OscConfig+0x478>)
 80053e4:	2200      	movs	r2, #0
 80053e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053e8:	f7fe fc0c 	bl	8003c04 <HAL_GetTick>
 80053ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80053ee:	e008      	b.n	8005402 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80053f0:	f7fe fc08 	bl	8003c04 <HAL_GetTick>
 80053f4:	4602      	mov	r2, r0
 80053f6:	693b      	ldr	r3, [r7, #16]
 80053f8:	1ad3      	subs	r3, r2, r3
 80053fa:	2b02      	cmp	r3, #2
 80053fc:	d901      	bls.n	8005402 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80053fe:	2303      	movs	r3, #3
 8005400:	e087      	b.n	8005512 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005402:	4b27      	ldr	r3, [pc, #156]	@ (80054a0 <HAL_RCC_OscConfig+0x470>)
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800540a:	2b00      	cmp	r3, #0
 800540c:	d1f0      	bne.n	80053f0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	69da      	ldr	r2, [r3, #28]
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	6a1b      	ldr	r3, [r3, #32]
 8005416:	431a      	orrs	r2, r3
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800541c:	019b      	lsls	r3, r3, #6
 800541e:	431a      	orrs	r2, r3
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005424:	085b      	lsrs	r3, r3, #1
 8005426:	3b01      	subs	r3, #1
 8005428:	041b      	lsls	r3, r3, #16
 800542a:	431a      	orrs	r2, r3
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005430:	061b      	lsls	r3, r3, #24
 8005432:	491b      	ldr	r1, [pc, #108]	@ (80054a0 <HAL_RCC_OscConfig+0x470>)
 8005434:	4313      	orrs	r3, r2
 8005436:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005438:	4b1b      	ldr	r3, [pc, #108]	@ (80054a8 <HAL_RCC_OscConfig+0x478>)
 800543a:	2201      	movs	r2, #1
 800543c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800543e:	f7fe fbe1 	bl	8003c04 <HAL_GetTick>
 8005442:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005444:	e008      	b.n	8005458 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005446:	f7fe fbdd 	bl	8003c04 <HAL_GetTick>
 800544a:	4602      	mov	r2, r0
 800544c:	693b      	ldr	r3, [r7, #16]
 800544e:	1ad3      	subs	r3, r2, r3
 8005450:	2b02      	cmp	r3, #2
 8005452:	d901      	bls.n	8005458 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005454:	2303      	movs	r3, #3
 8005456:	e05c      	b.n	8005512 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005458:	4b11      	ldr	r3, [pc, #68]	@ (80054a0 <HAL_RCC_OscConfig+0x470>)
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005460:	2b00      	cmp	r3, #0
 8005462:	d0f0      	beq.n	8005446 <HAL_RCC_OscConfig+0x416>
 8005464:	e054      	b.n	8005510 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005466:	4b10      	ldr	r3, [pc, #64]	@ (80054a8 <HAL_RCC_OscConfig+0x478>)
 8005468:	2200      	movs	r2, #0
 800546a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800546c:	f7fe fbca 	bl	8003c04 <HAL_GetTick>
 8005470:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005472:	e008      	b.n	8005486 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005474:	f7fe fbc6 	bl	8003c04 <HAL_GetTick>
 8005478:	4602      	mov	r2, r0
 800547a:	693b      	ldr	r3, [r7, #16]
 800547c:	1ad3      	subs	r3, r2, r3
 800547e:	2b02      	cmp	r3, #2
 8005480:	d901      	bls.n	8005486 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005482:	2303      	movs	r3, #3
 8005484:	e045      	b.n	8005512 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005486:	4b06      	ldr	r3, [pc, #24]	@ (80054a0 <HAL_RCC_OscConfig+0x470>)
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800548e:	2b00      	cmp	r3, #0
 8005490:	d1f0      	bne.n	8005474 <HAL_RCC_OscConfig+0x444>
 8005492:	e03d      	b.n	8005510 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	699b      	ldr	r3, [r3, #24]
 8005498:	2b01      	cmp	r3, #1
 800549a:	d107      	bne.n	80054ac <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800549c:	2301      	movs	r3, #1
 800549e:	e038      	b.n	8005512 <HAL_RCC_OscConfig+0x4e2>
 80054a0:	40023800 	.word	0x40023800
 80054a4:	40007000 	.word	0x40007000
 80054a8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80054ac:	4b1b      	ldr	r3, [pc, #108]	@ (800551c <HAL_RCC_OscConfig+0x4ec>)
 80054ae:	685b      	ldr	r3, [r3, #4]
 80054b0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	699b      	ldr	r3, [r3, #24]
 80054b6:	2b01      	cmp	r3, #1
 80054b8:	d028      	beq.n	800550c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80054c4:	429a      	cmp	r2, r3
 80054c6:	d121      	bne.n	800550c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80054d2:	429a      	cmp	r2, r3
 80054d4:	d11a      	bne.n	800550c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80054d6:	68fa      	ldr	r2, [r7, #12]
 80054d8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80054dc:	4013      	ands	r3, r2
 80054de:	687a      	ldr	r2, [r7, #4]
 80054e0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80054e2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80054e4:	4293      	cmp	r3, r2
 80054e6:	d111      	bne.n	800550c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054f2:	085b      	lsrs	r3, r3, #1
 80054f4:	3b01      	subs	r3, #1
 80054f6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80054f8:	429a      	cmp	r2, r3
 80054fa:	d107      	bne.n	800550c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005506:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005508:	429a      	cmp	r2, r3
 800550a:	d001      	beq.n	8005510 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800550c:	2301      	movs	r3, #1
 800550e:	e000      	b.n	8005512 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005510:	2300      	movs	r3, #0
}
 8005512:	4618      	mov	r0, r3
 8005514:	3718      	adds	r7, #24
 8005516:	46bd      	mov	sp, r7
 8005518:	bd80      	pop	{r7, pc}
 800551a:	bf00      	nop
 800551c:	40023800 	.word	0x40023800

08005520 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005520:	b580      	push	{r7, lr}
 8005522:	b084      	sub	sp, #16
 8005524:	af00      	add	r7, sp, #0
 8005526:	6078      	str	r0, [r7, #4]
 8005528:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	2b00      	cmp	r3, #0
 800552e:	d101      	bne.n	8005534 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005530:	2301      	movs	r3, #1
 8005532:	e0cc      	b.n	80056ce <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005534:	4b68      	ldr	r3, [pc, #416]	@ (80056d8 <HAL_RCC_ClockConfig+0x1b8>)
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f003 0307 	and.w	r3, r3, #7
 800553c:	683a      	ldr	r2, [r7, #0]
 800553e:	429a      	cmp	r2, r3
 8005540:	d90c      	bls.n	800555c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005542:	4b65      	ldr	r3, [pc, #404]	@ (80056d8 <HAL_RCC_ClockConfig+0x1b8>)
 8005544:	683a      	ldr	r2, [r7, #0]
 8005546:	b2d2      	uxtb	r2, r2
 8005548:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800554a:	4b63      	ldr	r3, [pc, #396]	@ (80056d8 <HAL_RCC_ClockConfig+0x1b8>)
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	f003 0307 	and.w	r3, r3, #7
 8005552:	683a      	ldr	r2, [r7, #0]
 8005554:	429a      	cmp	r2, r3
 8005556:	d001      	beq.n	800555c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005558:	2301      	movs	r3, #1
 800555a:	e0b8      	b.n	80056ce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f003 0302 	and.w	r3, r3, #2
 8005564:	2b00      	cmp	r3, #0
 8005566:	d020      	beq.n	80055aa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f003 0304 	and.w	r3, r3, #4
 8005570:	2b00      	cmp	r3, #0
 8005572:	d005      	beq.n	8005580 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005574:	4b59      	ldr	r3, [pc, #356]	@ (80056dc <HAL_RCC_ClockConfig+0x1bc>)
 8005576:	689b      	ldr	r3, [r3, #8]
 8005578:	4a58      	ldr	r2, [pc, #352]	@ (80056dc <HAL_RCC_ClockConfig+0x1bc>)
 800557a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800557e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f003 0308 	and.w	r3, r3, #8
 8005588:	2b00      	cmp	r3, #0
 800558a:	d005      	beq.n	8005598 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800558c:	4b53      	ldr	r3, [pc, #332]	@ (80056dc <HAL_RCC_ClockConfig+0x1bc>)
 800558e:	689b      	ldr	r3, [r3, #8]
 8005590:	4a52      	ldr	r2, [pc, #328]	@ (80056dc <HAL_RCC_ClockConfig+0x1bc>)
 8005592:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005596:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005598:	4b50      	ldr	r3, [pc, #320]	@ (80056dc <HAL_RCC_ClockConfig+0x1bc>)
 800559a:	689b      	ldr	r3, [r3, #8]
 800559c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	689b      	ldr	r3, [r3, #8]
 80055a4:	494d      	ldr	r1, [pc, #308]	@ (80056dc <HAL_RCC_ClockConfig+0x1bc>)
 80055a6:	4313      	orrs	r3, r2
 80055a8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f003 0301 	and.w	r3, r3, #1
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d044      	beq.n	8005640 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	685b      	ldr	r3, [r3, #4]
 80055ba:	2b01      	cmp	r3, #1
 80055bc:	d107      	bne.n	80055ce <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80055be:	4b47      	ldr	r3, [pc, #284]	@ (80056dc <HAL_RCC_ClockConfig+0x1bc>)
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d119      	bne.n	80055fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80055ca:	2301      	movs	r3, #1
 80055cc:	e07f      	b.n	80056ce <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	685b      	ldr	r3, [r3, #4]
 80055d2:	2b02      	cmp	r3, #2
 80055d4:	d003      	beq.n	80055de <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80055da:	2b03      	cmp	r3, #3
 80055dc:	d107      	bne.n	80055ee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80055de:	4b3f      	ldr	r3, [pc, #252]	@ (80056dc <HAL_RCC_ClockConfig+0x1bc>)
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d109      	bne.n	80055fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80055ea:	2301      	movs	r3, #1
 80055ec:	e06f      	b.n	80056ce <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80055ee:	4b3b      	ldr	r3, [pc, #236]	@ (80056dc <HAL_RCC_ClockConfig+0x1bc>)
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f003 0302 	and.w	r3, r3, #2
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d101      	bne.n	80055fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80055fa:	2301      	movs	r3, #1
 80055fc:	e067      	b.n	80056ce <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80055fe:	4b37      	ldr	r3, [pc, #220]	@ (80056dc <HAL_RCC_ClockConfig+0x1bc>)
 8005600:	689b      	ldr	r3, [r3, #8]
 8005602:	f023 0203 	bic.w	r2, r3, #3
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	685b      	ldr	r3, [r3, #4]
 800560a:	4934      	ldr	r1, [pc, #208]	@ (80056dc <HAL_RCC_ClockConfig+0x1bc>)
 800560c:	4313      	orrs	r3, r2
 800560e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005610:	f7fe faf8 	bl	8003c04 <HAL_GetTick>
 8005614:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005616:	e00a      	b.n	800562e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005618:	f7fe faf4 	bl	8003c04 <HAL_GetTick>
 800561c:	4602      	mov	r2, r0
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	1ad3      	subs	r3, r2, r3
 8005622:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005626:	4293      	cmp	r3, r2
 8005628:	d901      	bls.n	800562e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800562a:	2303      	movs	r3, #3
 800562c:	e04f      	b.n	80056ce <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800562e:	4b2b      	ldr	r3, [pc, #172]	@ (80056dc <HAL_RCC_ClockConfig+0x1bc>)
 8005630:	689b      	ldr	r3, [r3, #8]
 8005632:	f003 020c 	and.w	r2, r3, #12
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	685b      	ldr	r3, [r3, #4]
 800563a:	009b      	lsls	r3, r3, #2
 800563c:	429a      	cmp	r2, r3
 800563e:	d1eb      	bne.n	8005618 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005640:	4b25      	ldr	r3, [pc, #148]	@ (80056d8 <HAL_RCC_ClockConfig+0x1b8>)
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f003 0307 	and.w	r3, r3, #7
 8005648:	683a      	ldr	r2, [r7, #0]
 800564a:	429a      	cmp	r2, r3
 800564c:	d20c      	bcs.n	8005668 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800564e:	4b22      	ldr	r3, [pc, #136]	@ (80056d8 <HAL_RCC_ClockConfig+0x1b8>)
 8005650:	683a      	ldr	r2, [r7, #0]
 8005652:	b2d2      	uxtb	r2, r2
 8005654:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005656:	4b20      	ldr	r3, [pc, #128]	@ (80056d8 <HAL_RCC_ClockConfig+0x1b8>)
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f003 0307 	and.w	r3, r3, #7
 800565e:	683a      	ldr	r2, [r7, #0]
 8005660:	429a      	cmp	r2, r3
 8005662:	d001      	beq.n	8005668 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005664:	2301      	movs	r3, #1
 8005666:	e032      	b.n	80056ce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	f003 0304 	and.w	r3, r3, #4
 8005670:	2b00      	cmp	r3, #0
 8005672:	d008      	beq.n	8005686 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005674:	4b19      	ldr	r3, [pc, #100]	@ (80056dc <HAL_RCC_ClockConfig+0x1bc>)
 8005676:	689b      	ldr	r3, [r3, #8]
 8005678:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	68db      	ldr	r3, [r3, #12]
 8005680:	4916      	ldr	r1, [pc, #88]	@ (80056dc <HAL_RCC_ClockConfig+0x1bc>)
 8005682:	4313      	orrs	r3, r2
 8005684:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f003 0308 	and.w	r3, r3, #8
 800568e:	2b00      	cmp	r3, #0
 8005690:	d009      	beq.n	80056a6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005692:	4b12      	ldr	r3, [pc, #72]	@ (80056dc <HAL_RCC_ClockConfig+0x1bc>)
 8005694:	689b      	ldr	r3, [r3, #8]
 8005696:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	691b      	ldr	r3, [r3, #16]
 800569e:	00db      	lsls	r3, r3, #3
 80056a0:	490e      	ldr	r1, [pc, #56]	@ (80056dc <HAL_RCC_ClockConfig+0x1bc>)
 80056a2:	4313      	orrs	r3, r2
 80056a4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80056a6:	f000 f821 	bl	80056ec <HAL_RCC_GetSysClockFreq>
 80056aa:	4602      	mov	r2, r0
 80056ac:	4b0b      	ldr	r3, [pc, #44]	@ (80056dc <HAL_RCC_ClockConfig+0x1bc>)
 80056ae:	689b      	ldr	r3, [r3, #8]
 80056b0:	091b      	lsrs	r3, r3, #4
 80056b2:	f003 030f 	and.w	r3, r3, #15
 80056b6:	490a      	ldr	r1, [pc, #40]	@ (80056e0 <HAL_RCC_ClockConfig+0x1c0>)
 80056b8:	5ccb      	ldrb	r3, [r1, r3]
 80056ba:	fa22 f303 	lsr.w	r3, r2, r3
 80056be:	4a09      	ldr	r2, [pc, #36]	@ (80056e4 <HAL_RCC_ClockConfig+0x1c4>)
 80056c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80056c2:	4b09      	ldr	r3, [pc, #36]	@ (80056e8 <HAL_RCC_ClockConfig+0x1c8>)
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	4618      	mov	r0, r3
 80056c8:	f7fe fa58 	bl	8003b7c <HAL_InitTick>

  return HAL_OK;
 80056cc:	2300      	movs	r3, #0
}
 80056ce:	4618      	mov	r0, r3
 80056d0:	3710      	adds	r7, #16
 80056d2:	46bd      	mov	sp, r7
 80056d4:	bd80      	pop	{r7, pc}
 80056d6:	bf00      	nop
 80056d8:	40023c00 	.word	0x40023c00
 80056dc:	40023800 	.word	0x40023800
 80056e0:	08008000 	.word	0x08008000
 80056e4:	20000130 	.word	0x20000130
 80056e8:	20000134 	.word	0x20000134

080056ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80056ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80056f0:	b094      	sub	sp, #80	@ 0x50
 80056f2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80056f4:	2300      	movs	r3, #0
 80056f6:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80056f8:	2300      	movs	r3, #0
 80056fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80056fc:	2300      	movs	r3, #0
 80056fe:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005700:	2300      	movs	r3, #0
 8005702:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005704:	4b79      	ldr	r3, [pc, #484]	@ (80058ec <HAL_RCC_GetSysClockFreq+0x200>)
 8005706:	689b      	ldr	r3, [r3, #8]
 8005708:	f003 030c 	and.w	r3, r3, #12
 800570c:	2b08      	cmp	r3, #8
 800570e:	d00d      	beq.n	800572c <HAL_RCC_GetSysClockFreq+0x40>
 8005710:	2b08      	cmp	r3, #8
 8005712:	f200 80e1 	bhi.w	80058d8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005716:	2b00      	cmp	r3, #0
 8005718:	d002      	beq.n	8005720 <HAL_RCC_GetSysClockFreq+0x34>
 800571a:	2b04      	cmp	r3, #4
 800571c:	d003      	beq.n	8005726 <HAL_RCC_GetSysClockFreq+0x3a>
 800571e:	e0db      	b.n	80058d8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005720:	4b73      	ldr	r3, [pc, #460]	@ (80058f0 <HAL_RCC_GetSysClockFreq+0x204>)
 8005722:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005724:	e0db      	b.n	80058de <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005726:	4b73      	ldr	r3, [pc, #460]	@ (80058f4 <HAL_RCC_GetSysClockFreq+0x208>)
 8005728:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800572a:	e0d8      	b.n	80058de <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800572c:	4b6f      	ldr	r3, [pc, #444]	@ (80058ec <HAL_RCC_GetSysClockFreq+0x200>)
 800572e:	685b      	ldr	r3, [r3, #4]
 8005730:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005734:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005736:	4b6d      	ldr	r3, [pc, #436]	@ (80058ec <HAL_RCC_GetSysClockFreq+0x200>)
 8005738:	685b      	ldr	r3, [r3, #4]
 800573a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800573e:	2b00      	cmp	r3, #0
 8005740:	d063      	beq.n	800580a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005742:	4b6a      	ldr	r3, [pc, #424]	@ (80058ec <HAL_RCC_GetSysClockFreq+0x200>)
 8005744:	685b      	ldr	r3, [r3, #4]
 8005746:	099b      	lsrs	r3, r3, #6
 8005748:	2200      	movs	r2, #0
 800574a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800574c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800574e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005750:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005754:	633b      	str	r3, [r7, #48]	@ 0x30
 8005756:	2300      	movs	r3, #0
 8005758:	637b      	str	r3, [r7, #52]	@ 0x34
 800575a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800575e:	4622      	mov	r2, r4
 8005760:	462b      	mov	r3, r5
 8005762:	f04f 0000 	mov.w	r0, #0
 8005766:	f04f 0100 	mov.w	r1, #0
 800576a:	0159      	lsls	r1, r3, #5
 800576c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005770:	0150      	lsls	r0, r2, #5
 8005772:	4602      	mov	r2, r0
 8005774:	460b      	mov	r3, r1
 8005776:	4621      	mov	r1, r4
 8005778:	1a51      	subs	r1, r2, r1
 800577a:	6139      	str	r1, [r7, #16]
 800577c:	4629      	mov	r1, r5
 800577e:	eb63 0301 	sbc.w	r3, r3, r1
 8005782:	617b      	str	r3, [r7, #20]
 8005784:	f04f 0200 	mov.w	r2, #0
 8005788:	f04f 0300 	mov.w	r3, #0
 800578c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005790:	4659      	mov	r1, fp
 8005792:	018b      	lsls	r3, r1, #6
 8005794:	4651      	mov	r1, sl
 8005796:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800579a:	4651      	mov	r1, sl
 800579c:	018a      	lsls	r2, r1, #6
 800579e:	4651      	mov	r1, sl
 80057a0:	ebb2 0801 	subs.w	r8, r2, r1
 80057a4:	4659      	mov	r1, fp
 80057a6:	eb63 0901 	sbc.w	r9, r3, r1
 80057aa:	f04f 0200 	mov.w	r2, #0
 80057ae:	f04f 0300 	mov.w	r3, #0
 80057b2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80057b6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80057ba:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80057be:	4690      	mov	r8, r2
 80057c0:	4699      	mov	r9, r3
 80057c2:	4623      	mov	r3, r4
 80057c4:	eb18 0303 	adds.w	r3, r8, r3
 80057c8:	60bb      	str	r3, [r7, #8]
 80057ca:	462b      	mov	r3, r5
 80057cc:	eb49 0303 	adc.w	r3, r9, r3
 80057d0:	60fb      	str	r3, [r7, #12]
 80057d2:	f04f 0200 	mov.w	r2, #0
 80057d6:	f04f 0300 	mov.w	r3, #0
 80057da:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80057de:	4629      	mov	r1, r5
 80057e0:	024b      	lsls	r3, r1, #9
 80057e2:	4621      	mov	r1, r4
 80057e4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80057e8:	4621      	mov	r1, r4
 80057ea:	024a      	lsls	r2, r1, #9
 80057ec:	4610      	mov	r0, r2
 80057ee:	4619      	mov	r1, r3
 80057f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80057f2:	2200      	movs	r2, #0
 80057f4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80057f6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80057f8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80057fc:	f7fa fce4 	bl	80001c8 <__aeabi_uldivmod>
 8005800:	4602      	mov	r2, r0
 8005802:	460b      	mov	r3, r1
 8005804:	4613      	mov	r3, r2
 8005806:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005808:	e058      	b.n	80058bc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800580a:	4b38      	ldr	r3, [pc, #224]	@ (80058ec <HAL_RCC_GetSysClockFreq+0x200>)
 800580c:	685b      	ldr	r3, [r3, #4]
 800580e:	099b      	lsrs	r3, r3, #6
 8005810:	2200      	movs	r2, #0
 8005812:	4618      	mov	r0, r3
 8005814:	4611      	mov	r1, r2
 8005816:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800581a:	623b      	str	r3, [r7, #32]
 800581c:	2300      	movs	r3, #0
 800581e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005820:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005824:	4642      	mov	r2, r8
 8005826:	464b      	mov	r3, r9
 8005828:	f04f 0000 	mov.w	r0, #0
 800582c:	f04f 0100 	mov.w	r1, #0
 8005830:	0159      	lsls	r1, r3, #5
 8005832:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005836:	0150      	lsls	r0, r2, #5
 8005838:	4602      	mov	r2, r0
 800583a:	460b      	mov	r3, r1
 800583c:	4641      	mov	r1, r8
 800583e:	ebb2 0a01 	subs.w	sl, r2, r1
 8005842:	4649      	mov	r1, r9
 8005844:	eb63 0b01 	sbc.w	fp, r3, r1
 8005848:	f04f 0200 	mov.w	r2, #0
 800584c:	f04f 0300 	mov.w	r3, #0
 8005850:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005854:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005858:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800585c:	ebb2 040a 	subs.w	r4, r2, sl
 8005860:	eb63 050b 	sbc.w	r5, r3, fp
 8005864:	f04f 0200 	mov.w	r2, #0
 8005868:	f04f 0300 	mov.w	r3, #0
 800586c:	00eb      	lsls	r3, r5, #3
 800586e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005872:	00e2      	lsls	r2, r4, #3
 8005874:	4614      	mov	r4, r2
 8005876:	461d      	mov	r5, r3
 8005878:	4643      	mov	r3, r8
 800587a:	18e3      	adds	r3, r4, r3
 800587c:	603b      	str	r3, [r7, #0]
 800587e:	464b      	mov	r3, r9
 8005880:	eb45 0303 	adc.w	r3, r5, r3
 8005884:	607b      	str	r3, [r7, #4]
 8005886:	f04f 0200 	mov.w	r2, #0
 800588a:	f04f 0300 	mov.w	r3, #0
 800588e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005892:	4629      	mov	r1, r5
 8005894:	028b      	lsls	r3, r1, #10
 8005896:	4621      	mov	r1, r4
 8005898:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800589c:	4621      	mov	r1, r4
 800589e:	028a      	lsls	r2, r1, #10
 80058a0:	4610      	mov	r0, r2
 80058a2:	4619      	mov	r1, r3
 80058a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80058a6:	2200      	movs	r2, #0
 80058a8:	61bb      	str	r3, [r7, #24]
 80058aa:	61fa      	str	r2, [r7, #28]
 80058ac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80058b0:	f7fa fc8a 	bl	80001c8 <__aeabi_uldivmod>
 80058b4:	4602      	mov	r2, r0
 80058b6:	460b      	mov	r3, r1
 80058b8:	4613      	mov	r3, r2
 80058ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80058bc:	4b0b      	ldr	r3, [pc, #44]	@ (80058ec <HAL_RCC_GetSysClockFreq+0x200>)
 80058be:	685b      	ldr	r3, [r3, #4]
 80058c0:	0c1b      	lsrs	r3, r3, #16
 80058c2:	f003 0303 	and.w	r3, r3, #3
 80058c6:	3301      	adds	r3, #1
 80058c8:	005b      	lsls	r3, r3, #1
 80058ca:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80058cc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80058ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80058d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80058d4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80058d6:	e002      	b.n	80058de <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80058d8:	4b05      	ldr	r3, [pc, #20]	@ (80058f0 <HAL_RCC_GetSysClockFreq+0x204>)
 80058da:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80058dc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80058de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80058e0:	4618      	mov	r0, r3
 80058e2:	3750      	adds	r7, #80	@ 0x50
 80058e4:	46bd      	mov	sp, r7
 80058e6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80058ea:	bf00      	nop
 80058ec:	40023800 	.word	0x40023800
 80058f0:	00f42400 	.word	0x00f42400
 80058f4:	007a1200 	.word	0x007a1200

080058f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80058f8:	b480      	push	{r7}
 80058fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80058fc:	4b03      	ldr	r3, [pc, #12]	@ (800590c <HAL_RCC_GetHCLKFreq+0x14>)
 80058fe:	681b      	ldr	r3, [r3, #0]
}
 8005900:	4618      	mov	r0, r3
 8005902:	46bd      	mov	sp, r7
 8005904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005908:	4770      	bx	lr
 800590a:	bf00      	nop
 800590c:	20000130 	.word	0x20000130

08005910 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005910:	b580      	push	{r7, lr}
 8005912:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005914:	f7ff fff0 	bl	80058f8 <HAL_RCC_GetHCLKFreq>
 8005918:	4602      	mov	r2, r0
 800591a:	4b05      	ldr	r3, [pc, #20]	@ (8005930 <HAL_RCC_GetPCLK1Freq+0x20>)
 800591c:	689b      	ldr	r3, [r3, #8]
 800591e:	0a9b      	lsrs	r3, r3, #10
 8005920:	f003 0307 	and.w	r3, r3, #7
 8005924:	4903      	ldr	r1, [pc, #12]	@ (8005934 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005926:	5ccb      	ldrb	r3, [r1, r3]
 8005928:	fa22 f303 	lsr.w	r3, r2, r3
}
 800592c:	4618      	mov	r0, r3
 800592e:	bd80      	pop	{r7, pc}
 8005930:	40023800 	.word	0x40023800
 8005934:	08008010 	.word	0x08008010

08005938 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005938:	b580      	push	{r7, lr}
 800593a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800593c:	f7ff ffdc 	bl	80058f8 <HAL_RCC_GetHCLKFreq>
 8005940:	4602      	mov	r2, r0
 8005942:	4b05      	ldr	r3, [pc, #20]	@ (8005958 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005944:	689b      	ldr	r3, [r3, #8]
 8005946:	0b5b      	lsrs	r3, r3, #13
 8005948:	f003 0307 	and.w	r3, r3, #7
 800594c:	4903      	ldr	r1, [pc, #12]	@ (800595c <HAL_RCC_GetPCLK2Freq+0x24>)
 800594e:	5ccb      	ldrb	r3, [r1, r3]
 8005950:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005954:	4618      	mov	r0, r3
 8005956:	bd80      	pop	{r7, pc}
 8005958:	40023800 	.word	0x40023800
 800595c:	08008010 	.word	0x08008010

08005960 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005960:	b580      	push	{r7, lr}
 8005962:	b082      	sub	sp, #8
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	2b00      	cmp	r3, #0
 800596c:	d101      	bne.n	8005972 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800596e:	2301      	movs	r3, #1
 8005970:	e041      	b.n	80059f6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005978:	b2db      	uxtb	r3, r3
 800597a:	2b00      	cmp	r3, #0
 800597c:	d106      	bne.n	800598c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	2200      	movs	r2, #0
 8005982:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005986:	6878      	ldr	r0, [r7, #4]
 8005988:	f7fd fd68 	bl	800345c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	2202      	movs	r2, #2
 8005990:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681a      	ldr	r2, [r3, #0]
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	3304      	adds	r3, #4
 800599c:	4619      	mov	r1, r3
 800599e:	4610      	mov	r0, r2
 80059a0:	f000 fc4c 	bl	800623c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	2201      	movs	r2, #1
 80059a8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	2201      	movs	r2, #1
 80059b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	2201      	movs	r2, #1
 80059b8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	2201      	movs	r2, #1
 80059c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	2201      	movs	r2, #1
 80059c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2201      	movs	r2, #1
 80059d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	2201      	movs	r2, #1
 80059d8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2201      	movs	r2, #1
 80059e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2201      	movs	r2, #1
 80059e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2201      	movs	r2, #1
 80059f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80059f4:	2300      	movs	r3, #0
}
 80059f6:	4618      	mov	r0, r3
 80059f8:	3708      	adds	r7, #8
 80059fa:	46bd      	mov	sp, r7
 80059fc:	bd80      	pop	{r7, pc}
	...

08005a00 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005a00:	b480      	push	{r7}
 8005a02:	b085      	sub	sp, #20
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a0e:	b2db      	uxtb	r3, r3
 8005a10:	2b01      	cmp	r3, #1
 8005a12:	d001      	beq.n	8005a18 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005a14:	2301      	movs	r3, #1
 8005a16:	e04e      	b.n	8005ab6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2202      	movs	r2, #2
 8005a1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	68da      	ldr	r2, [r3, #12]
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	f042 0201 	orr.w	r2, r2, #1
 8005a2e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	4a23      	ldr	r2, [pc, #140]	@ (8005ac4 <HAL_TIM_Base_Start_IT+0xc4>)
 8005a36:	4293      	cmp	r3, r2
 8005a38:	d022      	beq.n	8005a80 <HAL_TIM_Base_Start_IT+0x80>
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a42:	d01d      	beq.n	8005a80 <HAL_TIM_Base_Start_IT+0x80>
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	4a1f      	ldr	r2, [pc, #124]	@ (8005ac8 <HAL_TIM_Base_Start_IT+0xc8>)
 8005a4a:	4293      	cmp	r3, r2
 8005a4c:	d018      	beq.n	8005a80 <HAL_TIM_Base_Start_IT+0x80>
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	4a1e      	ldr	r2, [pc, #120]	@ (8005acc <HAL_TIM_Base_Start_IT+0xcc>)
 8005a54:	4293      	cmp	r3, r2
 8005a56:	d013      	beq.n	8005a80 <HAL_TIM_Base_Start_IT+0x80>
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	4a1c      	ldr	r2, [pc, #112]	@ (8005ad0 <HAL_TIM_Base_Start_IT+0xd0>)
 8005a5e:	4293      	cmp	r3, r2
 8005a60:	d00e      	beq.n	8005a80 <HAL_TIM_Base_Start_IT+0x80>
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	4a1b      	ldr	r2, [pc, #108]	@ (8005ad4 <HAL_TIM_Base_Start_IT+0xd4>)
 8005a68:	4293      	cmp	r3, r2
 8005a6a:	d009      	beq.n	8005a80 <HAL_TIM_Base_Start_IT+0x80>
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	4a19      	ldr	r2, [pc, #100]	@ (8005ad8 <HAL_TIM_Base_Start_IT+0xd8>)
 8005a72:	4293      	cmp	r3, r2
 8005a74:	d004      	beq.n	8005a80 <HAL_TIM_Base_Start_IT+0x80>
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	4a18      	ldr	r2, [pc, #96]	@ (8005adc <HAL_TIM_Base_Start_IT+0xdc>)
 8005a7c:	4293      	cmp	r3, r2
 8005a7e:	d111      	bne.n	8005aa4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	689b      	ldr	r3, [r3, #8]
 8005a86:	f003 0307 	and.w	r3, r3, #7
 8005a8a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	2b06      	cmp	r3, #6
 8005a90:	d010      	beq.n	8005ab4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	681a      	ldr	r2, [r3, #0]
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	f042 0201 	orr.w	r2, r2, #1
 8005aa0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005aa2:	e007      	b.n	8005ab4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	681a      	ldr	r2, [r3, #0]
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f042 0201 	orr.w	r2, r2, #1
 8005ab2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005ab4:	2300      	movs	r3, #0
}
 8005ab6:	4618      	mov	r0, r3
 8005ab8:	3714      	adds	r7, #20
 8005aba:	46bd      	mov	sp, r7
 8005abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac0:	4770      	bx	lr
 8005ac2:	bf00      	nop
 8005ac4:	40010000 	.word	0x40010000
 8005ac8:	40000400 	.word	0x40000400
 8005acc:	40000800 	.word	0x40000800
 8005ad0:	40000c00 	.word	0x40000c00
 8005ad4:	40010400 	.word	0x40010400
 8005ad8:	40014000 	.word	0x40014000
 8005adc:	40001800 	.word	0x40001800

08005ae0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005ae0:	b580      	push	{r7, lr}
 8005ae2:	b082      	sub	sp, #8
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d101      	bne.n	8005af2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005aee:	2301      	movs	r3, #1
 8005af0:	e041      	b.n	8005b76 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005af8:	b2db      	uxtb	r3, r3
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d106      	bne.n	8005b0c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	2200      	movs	r2, #0
 8005b02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005b06:	6878      	ldr	r0, [r7, #4]
 8005b08:	f7fd fc54 	bl	80033b4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	2202      	movs	r2, #2
 8005b10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681a      	ldr	r2, [r3, #0]
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	3304      	adds	r3, #4
 8005b1c:	4619      	mov	r1, r3
 8005b1e:	4610      	mov	r0, r2
 8005b20:	f000 fb8c 	bl	800623c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2201      	movs	r2, #1
 8005b28:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2201      	movs	r2, #1
 8005b30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2201      	movs	r2, #1
 8005b38:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	2201      	movs	r2, #1
 8005b40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2201      	movs	r2, #1
 8005b48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	2201      	movs	r2, #1
 8005b50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	2201      	movs	r2, #1
 8005b58:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2201      	movs	r2, #1
 8005b60:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	2201      	movs	r2, #1
 8005b68:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	2201      	movs	r2, #1
 8005b70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005b74:	2300      	movs	r3, #0
}
 8005b76:	4618      	mov	r0, r3
 8005b78:	3708      	adds	r7, #8
 8005b7a:	46bd      	mov	sp, r7
 8005b7c:	bd80      	pop	{r7, pc}
	...

08005b80 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005b80:	b580      	push	{r7, lr}
 8005b82:	b084      	sub	sp, #16
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	6078      	str	r0, [r7, #4]
 8005b88:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005b8a:	683b      	ldr	r3, [r7, #0]
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d109      	bne.n	8005ba4 <HAL_TIM_PWM_Start+0x24>
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005b96:	b2db      	uxtb	r3, r3
 8005b98:	2b01      	cmp	r3, #1
 8005b9a:	bf14      	ite	ne
 8005b9c:	2301      	movne	r3, #1
 8005b9e:	2300      	moveq	r3, #0
 8005ba0:	b2db      	uxtb	r3, r3
 8005ba2:	e022      	b.n	8005bea <HAL_TIM_PWM_Start+0x6a>
 8005ba4:	683b      	ldr	r3, [r7, #0]
 8005ba6:	2b04      	cmp	r3, #4
 8005ba8:	d109      	bne.n	8005bbe <HAL_TIM_PWM_Start+0x3e>
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005bb0:	b2db      	uxtb	r3, r3
 8005bb2:	2b01      	cmp	r3, #1
 8005bb4:	bf14      	ite	ne
 8005bb6:	2301      	movne	r3, #1
 8005bb8:	2300      	moveq	r3, #0
 8005bba:	b2db      	uxtb	r3, r3
 8005bbc:	e015      	b.n	8005bea <HAL_TIM_PWM_Start+0x6a>
 8005bbe:	683b      	ldr	r3, [r7, #0]
 8005bc0:	2b08      	cmp	r3, #8
 8005bc2:	d109      	bne.n	8005bd8 <HAL_TIM_PWM_Start+0x58>
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005bca:	b2db      	uxtb	r3, r3
 8005bcc:	2b01      	cmp	r3, #1
 8005bce:	bf14      	ite	ne
 8005bd0:	2301      	movne	r3, #1
 8005bd2:	2300      	moveq	r3, #0
 8005bd4:	b2db      	uxtb	r3, r3
 8005bd6:	e008      	b.n	8005bea <HAL_TIM_PWM_Start+0x6a>
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005bde:	b2db      	uxtb	r3, r3
 8005be0:	2b01      	cmp	r3, #1
 8005be2:	bf14      	ite	ne
 8005be4:	2301      	movne	r3, #1
 8005be6:	2300      	moveq	r3, #0
 8005be8:	b2db      	uxtb	r3, r3
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d001      	beq.n	8005bf2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005bee:	2301      	movs	r3, #1
 8005bf0:	e07c      	b.n	8005cec <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005bf2:	683b      	ldr	r3, [r7, #0]
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d104      	bne.n	8005c02 <HAL_TIM_PWM_Start+0x82>
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2202      	movs	r2, #2
 8005bfc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005c00:	e013      	b.n	8005c2a <HAL_TIM_PWM_Start+0xaa>
 8005c02:	683b      	ldr	r3, [r7, #0]
 8005c04:	2b04      	cmp	r3, #4
 8005c06:	d104      	bne.n	8005c12 <HAL_TIM_PWM_Start+0x92>
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2202      	movs	r2, #2
 8005c0c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005c10:	e00b      	b.n	8005c2a <HAL_TIM_PWM_Start+0xaa>
 8005c12:	683b      	ldr	r3, [r7, #0]
 8005c14:	2b08      	cmp	r3, #8
 8005c16:	d104      	bne.n	8005c22 <HAL_TIM_PWM_Start+0xa2>
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2202      	movs	r2, #2
 8005c1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005c20:	e003      	b.n	8005c2a <HAL_TIM_PWM_Start+0xaa>
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	2202      	movs	r2, #2
 8005c26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	2201      	movs	r2, #1
 8005c30:	6839      	ldr	r1, [r7, #0]
 8005c32:	4618      	mov	r0, r3
 8005c34:	f000 fe68 	bl	8006908 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	4a2d      	ldr	r2, [pc, #180]	@ (8005cf4 <HAL_TIM_PWM_Start+0x174>)
 8005c3e:	4293      	cmp	r3, r2
 8005c40:	d004      	beq.n	8005c4c <HAL_TIM_PWM_Start+0xcc>
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	4a2c      	ldr	r2, [pc, #176]	@ (8005cf8 <HAL_TIM_PWM_Start+0x178>)
 8005c48:	4293      	cmp	r3, r2
 8005c4a:	d101      	bne.n	8005c50 <HAL_TIM_PWM_Start+0xd0>
 8005c4c:	2301      	movs	r3, #1
 8005c4e:	e000      	b.n	8005c52 <HAL_TIM_PWM_Start+0xd2>
 8005c50:	2300      	movs	r3, #0
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d007      	beq.n	8005c66 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005c64:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	4a22      	ldr	r2, [pc, #136]	@ (8005cf4 <HAL_TIM_PWM_Start+0x174>)
 8005c6c:	4293      	cmp	r3, r2
 8005c6e:	d022      	beq.n	8005cb6 <HAL_TIM_PWM_Start+0x136>
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c78:	d01d      	beq.n	8005cb6 <HAL_TIM_PWM_Start+0x136>
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	4a1f      	ldr	r2, [pc, #124]	@ (8005cfc <HAL_TIM_PWM_Start+0x17c>)
 8005c80:	4293      	cmp	r3, r2
 8005c82:	d018      	beq.n	8005cb6 <HAL_TIM_PWM_Start+0x136>
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	4a1d      	ldr	r2, [pc, #116]	@ (8005d00 <HAL_TIM_PWM_Start+0x180>)
 8005c8a:	4293      	cmp	r3, r2
 8005c8c:	d013      	beq.n	8005cb6 <HAL_TIM_PWM_Start+0x136>
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	4a1c      	ldr	r2, [pc, #112]	@ (8005d04 <HAL_TIM_PWM_Start+0x184>)
 8005c94:	4293      	cmp	r3, r2
 8005c96:	d00e      	beq.n	8005cb6 <HAL_TIM_PWM_Start+0x136>
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	4a16      	ldr	r2, [pc, #88]	@ (8005cf8 <HAL_TIM_PWM_Start+0x178>)
 8005c9e:	4293      	cmp	r3, r2
 8005ca0:	d009      	beq.n	8005cb6 <HAL_TIM_PWM_Start+0x136>
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	4a18      	ldr	r2, [pc, #96]	@ (8005d08 <HAL_TIM_PWM_Start+0x188>)
 8005ca8:	4293      	cmp	r3, r2
 8005caa:	d004      	beq.n	8005cb6 <HAL_TIM_PWM_Start+0x136>
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	4a16      	ldr	r2, [pc, #88]	@ (8005d0c <HAL_TIM_PWM_Start+0x18c>)
 8005cb2:	4293      	cmp	r3, r2
 8005cb4:	d111      	bne.n	8005cda <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	689b      	ldr	r3, [r3, #8]
 8005cbc:	f003 0307 	and.w	r3, r3, #7
 8005cc0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	2b06      	cmp	r3, #6
 8005cc6:	d010      	beq.n	8005cea <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	681a      	ldr	r2, [r3, #0]
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	f042 0201 	orr.w	r2, r2, #1
 8005cd6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cd8:	e007      	b.n	8005cea <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	681a      	ldr	r2, [r3, #0]
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	f042 0201 	orr.w	r2, r2, #1
 8005ce8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005cea:	2300      	movs	r3, #0
}
 8005cec:	4618      	mov	r0, r3
 8005cee:	3710      	adds	r7, #16
 8005cf0:	46bd      	mov	sp, r7
 8005cf2:	bd80      	pop	{r7, pc}
 8005cf4:	40010000 	.word	0x40010000
 8005cf8:	40010400 	.word	0x40010400
 8005cfc:	40000400 	.word	0x40000400
 8005d00:	40000800 	.word	0x40000800
 8005d04:	40000c00 	.word	0x40000c00
 8005d08:	40014000 	.word	0x40014000
 8005d0c:	40001800 	.word	0x40001800

08005d10 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005d10:	b580      	push	{r7, lr}
 8005d12:	b082      	sub	sp, #8
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	6078      	str	r0, [r7, #4]
 8005d18:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	2200      	movs	r2, #0
 8005d20:	6839      	ldr	r1, [r7, #0]
 8005d22:	4618      	mov	r0, r3
 8005d24:	f000 fdf0 	bl	8006908 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	4a2e      	ldr	r2, [pc, #184]	@ (8005de8 <HAL_TIM_PWM_Stop+0xd8>)
 8005d2e:	4293      	cmp	r3, r2
 8005d30:	d004      	beq.n	8005d3c <HAL_TIM_PWM_Stop+0x2c>
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	4a2d      	ldr	r2, [pc, #180]	@ (8005dec <HAL_TIM_PWM_Stop+0xdc>)
 8005d38:	4293      	cmp	r3, r2
 8005d3a:	d101      	bne.n	8005d40 <HAL_TIM_PWM_Stop+0x30>
 8005d3c:	2301      	movs	r3, #1
 8005d3e:	e000      	b.n	8005d42 <HAL_TIM_PWM_Stop+0x32>
 8005d40:	2300      	movs	r3, #0
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d017      	beq.n	8005d76 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	6a1a      	ldr	r2, [r3, #32]
 8005d4c:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005d50:	4013      	ands	r3, r2
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d10f      	bne.n	8005d76 <HAL_TIM_PWM_Stop+0x66>
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	6a1a      	ldr	r2, [r3, #32]
 8005d5c:	f240 4344 	movw	r3, #1092	@ 0x444
 8005d60:	4013      	ands	r3, r2
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d107      	bne.n	8005d76 <HAL_TIM_PWM_Stop+0x66>
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005d74:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	6a1a      	ldr	r2, [r3, #32]
 8005d7c:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005d80:	4013      	ands	r3, r2
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d10f      	bne.n	8005da6 <HAL_TIM_PWM_Stop+0x96>
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	6a1a      	ldr	r2, [r3, #32]
 8005d8c:	f240 4344 	movw	r3, #1092	@ 0x444
 8005d90:	4013      	ands	r3, r2
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d107      	bne.n	8005da6 <HAL_TIM_PWM_Stop+0x96>
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	681a      	ldr	r2, [r3, #0]
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	f022 0201 	bic.w	r2, r2, #1
 8005da4:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005da6:	683b      	ldr	r3, [r7, #0]
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d104      	bne.n	8005db6 <HAL_TIM_PWM_Stop+0xa6>
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2201      	movs	r2, #1
 8005db0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005db4:	e013      	b.n	8005dde <HAL_TIM_PWM_Stop+0xce>
 8005db6:	683b      	ldr	r3, [r7, #0]
 8005db8:	2b04      	cmp	r3, #4
 8005dba:	d104      	bne.n	8005dc6 <HAL_TIM_PWM_Stop+0xb6>
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	2201      	movs	r2, #1
 8005dc0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005dc4:	e00b      	b.n	8005dde <HAL_TIM_PWM_Stop+0xce>
 8005dc6:	683b      	ldr	r3, [r7, #0]
 8005dc8:	2b08      	cmp	r3, #8
 8005dca:	d104      	bne.n	8005dd6 <HAL_TIM_PWM_Stop+0xc6>
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2201      	movs	r2, #1
 8005dd0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005dd4:	e003      	b.n	8005dde <HAL_TIM_PWM_Stop+0xce>
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	2201      	movs	r2, #1
 8005dda:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 8005dde:	2300      	movs	r3, #0
}
 8005de0:	4618      	mov	r0, r3
 8005de2:	3708      	adds	r7, #8
 8005de4:	46bd      	mov	sp, r7
 8005de6:	bd80      	pop	{r7, pc}
 8005de8:	40010000 	.word	0x40010000
 8005dec:	40010400 	.word	0x40010400

08005df0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005df0:	b580      	push	{r7, lr}
 8005df2:	b084      	sub	sp, #16
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	68db      	ldr	r3, [r3, #12]
 8005dfe:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	691b      	ldr	r3, [r3, #16]
 8005e06:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005e08:	68bb      	ldr	r3, [r7, #8]
 8005e0a:	f003 0302 	and.w	r3, r3, #2
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d020      	beq.n	8005e54 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	f003 0302 	and.w	r3, r3, #2
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d01b      	beq.n	8005e54 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f06f 0202 	mvn.w	r2, #2
 8005e24:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2201      	movs	r2, #1
 8005e2a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	699b      	ldr	r3, [r3, #24]
 8005e32:	f003 0303 	and.w	r3, r3, #3
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d003      	beq.n	8005e42 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005e3a:	6878      	ldr	r0, [r7, #4]
 8005e3c:	f000 f9e0 	bl	8006200 <HAL_TIM_IC_CaptureCallback>
 8005e40:	e005      	b.n	8005e4e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e42:	6878      	ldr	r0, [r7, #4]
 8005e44:	f000 f9d2 	bl	80061ec <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e48:	6878      	ldr	r0, [r7, #4]
 8005e4a:	f000 f9e3 	bl	8006214 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	2200      	movs	r2, #0
 8005e52:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005e54:	68bb      	ldr	r3, [r7, #8]
 8005e56:	f003 0304 	and.w	r3, r3, #4
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d020      	beq.n	8005ea0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	f003 0304 	and.w	r3, r3, #4
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d01b      	beq.n	8005ea0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	f06f 0204 	mvn.w	r2, #4
 8005e70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	2202      	movs	r2, #2
 8005e76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	699b      	ldr	r3, [r3, #24]
 8005e7e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d003      	beq.n	8005e8e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e86:	6878      	ldr	r0, [r7, #4]
 8005e88:	f000 f9ba 	bl	8006200 <HAL_TIM_IC_CaptureCallback>
 8005e8c:	e005      	b.n	8005e9a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e8e:	6878      	ldr	r0, [r7, #4]
 8005e90:	f000 f9ac 	bl	80061ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e94:	6878      	ldr	r0, [r7, #4]
 8005e96:	f000 f9bd 	bl	8006214 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	2200      	movs	r2, #0
 8005e9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005ea0:	68bb      	ldr	r3, [r7, #8]
 8005ea2:	f003 0308 	and.w	r3, r3, #8
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d020      	beq.n	8005eec <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	f003 0308 	and.w	r3, r3, #8
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d01b      	beq.n	8005eec <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	f06f 0208 	mvn.w	r2, #8
 8005ebc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	2204      	movs	r2, #4
 8005ec2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	69db      	ldr	r3, [r3, #28]
 8005eca:	f003 0303 	and.w	r3, r3, #3
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d003      	beq.n	8005eda <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005ed2:	6878      	ldr	r0, [r7, #4]
 8005ed4:	f000 f994 	bl	8006200 <HAL_TIM_IC_CaptureCallback>
 8005ed8:	e005      	b.n	8005ee6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005eda:	6878      	ldr	r0, [r7, #4]
 8005edc:	f000 f986 	bl	80061ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ee0:	6878      	ldr	r0, [r7, #4]
 8005ee2:	f000 f997 	bl	8006214 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	2200      	movs	r2, #0
 8005eea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005eec:	68bb      	ldr	r3, [r7, #8]
 8005eee:	f003 0310 	and.w	r3, r3, #16
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d020      	beq.n	8005f38 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	f003 0310 	and.w	r3, r3, #16
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d01b      	beq.n	8005f38 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f06f 0210 	mvn.w	r2, #16
 8005f08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	2208      	movs	r2, #8
 8005f0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	69db      	ldr	r3, [r3, #28]
 8005f16:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d003      	beq.n	8005f26 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f1e:	6878      	ldr	r0, [r7, #4]
 8005f20:	f000 f96e 	bl	8006200 <HAL_TIM_IC_CaptureCallback>
 8005f24:	e005      	b.n	8005f32 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f26:	6878      	ldr	r0, [r7, #4]
 8005f28:	f000 f960 	bl	80061ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f2c:	6878      	ldr	r0, [r7, #4]
 8005f2e:	f000 f971 	bl	8006214 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	2200      	movs	r2, #0
 8005f36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005f38:	68bb      	ldr	r3, [r7, #8]
 8005f3a:	f003 0301 	and.w	r3, r3, #1
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d00c      	beq.n	8005f5c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	f003 0301 	and.w	r3, r3, #1
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d007      	beq.n	8005f5c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	f06f 0201 	mvn.w	r2, #1
 8005f54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005f56:	6878      	ldr	r0, [r7, #4]
 8005f58:	f000 f93e 	bl	80061d8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005f5c:	68bb      	ldr	r3, [r7, #8]
 8005f5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d00c      	beq.n	8005f80 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d007      	beq.n	8005f80 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005f78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005f7a:	6878      	ldr	r0, [r7, #4]
 8005f7c:	f000 fdc2 	bl	8006b04 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005f80:	68bb      	ldr	r3, [r7, #8]
 8005f82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d00c      	beq.n	8005fa4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d007      	beq.n	8005fa4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005f9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005f9e:	6878      	ldr	r0, [r7, #4]
 8005fa0:	f000 f942 	bl	8006228 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005fa4:	68bb      	ldr	r3, [r7, #8]
 8005fa6:	f003 0320 	and.w	r3, r3, #32
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d00c      	beq.n	8005fc8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	f003 0320 	and.w	r3, r3, #32
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d007      	beq.n	8005fc8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f06f 0220 	mvn.w	r2, #32
 8005fc0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005fc2:	6878      	ldr	r0, [r7, #4]
 8005fc4:	f000 fd94 	bl	8006af0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005fc8:	bf00      	nop
 8005fca:	3710      	adds	r7, #16
 8005fcc:	46bd      	mov	sp, r7
 8005fce:	bd80      	pop	{r7, pc}

08005fd0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b086      	sub	sp, #24
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	60f8      	str	r0, [r7, #12]
 8005fd8:	60b9      	str	r1, [r7, #8]
 8005fda:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005fdc:	2300      	movs	r3, #0
 8005fde:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005fe6:	2b01      	cmp	r3, #1
 8005fe8:	d101      	bne.n	8005fee <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005fea:	2302      	movs	r3, #2
 8005fec:	e0ae      	b.n	800614c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	2201      	movs	r2, #1
 8005ff2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	2b0c      	cmp	r3, #12
 8005ffa:	f200 809f 	bhi.w	800613c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005ffe:	a201      	add	r2, pc, #4	@ (adr r2, 8006004 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006000:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006004:	08006039 	.word	0x08006039
 8006008:	0800613d 	.word	0x0800613d
 800600c:	0800613d 	.word	0x0800613d
 8006010:	0800613d 	.word	0x0800613d
 8006014:	08006079 	.word	0x08006079
 8006018:	0800613d 	.word	0x0800613d
 800601c:	0800613d 	.word	0x0800613d
 8006020:	0800613d 	.word	0x0800613d
 8006024:	080060bb 	.word	0x080060bb
 8006028:	0800613d 	.word	0x0800613d
 800602c:	0800613d 	.word	0x0800613d
 8006030:	0800613d 	.word	0x0800613d
 8006034:	080060fb 	.word	0x080060fb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	68b9      	ldr	r1, [r7, #8]
 800603e:	4618      	mov	r0, r3
 8006040:	f000 f9a2 	bl	8006388 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	699a      	ldr	r2, [r3, #24]
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	f042 0208 	orr.w	r2, r2, #8
 8006052:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	699a      	ldr	r2, [r3, #24]
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f022 0204 	bic.w	r2, r2, #4
 8006062:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	6999      	ldr	r1, [r3, #24]
 800606a:	68bb      	ldr	r3, [r7, #8]
 800606c:	691a      	ldr	r2, [r3, #16]
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	430a      	orrs	r2, r1
 8006074:	619a      	str	r2, [r3, #24]
      break;
 8006076:	e064      	b.n	8006142 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	68b9      	ldr	r1, [r7, #8]
 800607e:	4618      	mov	r0, r3
 8006080:	f000 f9f2 	bl	8006468 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	699a      	ldr	r2, [r3, #24]
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006092:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	699a      	ldr	r2, [r3, #24]
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80060a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	6999      	ldr	r1, [r3, #24]
 80060aa:	68bb      	ldr	r3, [r7, #8]
 80060ac:	691b      	ldr	r3, [r3, #16]
 80060ae:	021a      	lsls	r2, r3, #8
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	430a      	orrs	r2, r1
 80060b6:	619a      	str	r2, [r3, #24]
      break;
 80060b8:	e043      	b.n	8006142 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	68b9      	ldr	r1, [r7, #8]
 80060c0:	4618      	mov	r0, r3
 80060c2:	f000 fa47 	bl	8006554 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	69da      	ldr	r2, [r3, #28]
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	f042 0208 	orr.w	r2, r2, #8
 80060d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	69da      	ldr	r2, [r3, #28]
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	f022 0204 	bic.w	r2, r2, #4
 80060e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	69d9      	ldr	r1, [r3, #28]
 80060ec:	68bb      	ldr	r3, [r7, #8]
 80060ee:	691a      	ldr	r2, [r3, #16]
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	430a      	orrs	r2, r1
 80060f6:	61da      	str	r2, [r3, #28]
      break;
 80060f8:	e023      	b.n	8006142 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	68b9      	ldr	r1, [r7, #8]
 8006100:	4618      	mov	r0, r3
 8006102:	f000 fa9b 	bl	800663c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	69da      	ldr	r2, [r3, #28]
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006114:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	69da      	ldr	r2, [r3, #28]
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006124:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	69d9      	ldr	r1, [r3, #28]
 800612c:	68bb      	ldr	r3, [r7, #8]
 800612e:	691b      	ldr	r3, [r3, #16]
 8006130:	021a      	lsls	r2, r3, #8
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	430a      	orrs	r2, r1
 8006138:	61da      	str	r2, [r3, #28]
      break;
 800613a:	e002      	b.n	8006142 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800613c:	2301      	movs	r3, #1
 800613e:	75fb      	strb	r3, [r7, #23]
      break;
 8006140:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	2200      	movs	r2, #0
 8006146:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800614a:	7dfb      	ldrb	r3, [r7, #23]
}
 800614c:	4618      	mov	r0, r3
 800614e:	3718      	adds	r7, #24
 8006150:	46bd      	mov	sp, r7
 8006152:	bd80      	pop	{r7, pc}

08006154 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8006154:	b580      	push	{r7, lr}
 8006156:	b082      	sub	sp, #8
 8006158:	af00      	add	r7, sp, #0
 800615a:	6078      	str	r0, [r7, #4]
 800615c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006164:	2b01      	cmp	r3, #1
 8006166:	d101      	bne.n	800616c <HAL_TIM_SlaveConfigSynchro+0x18>
 8006168:	2302      	movs	r3, #2
 800616a:	e031      	b.n	80061d0 <HAL_TIM_SlaveConfigSynchro+0x7c>
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2201      	movs	r2, #1
 8006170:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2202      	movs	r2, #2
 8006178:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800617c:	6839      	ldr	r1, [r7, #0]
 800617e:	6878      	ldr	r0, [r7, #4]
 8006180:	f000 fab2 	bl	80066e8 <TIM_SlaveTimer_SetConfig>
 8006184:	4603      	mov	r3, r0
 8006186:	2b00      	cmp	r3, #0
 8006188:	d009      	beq.n	800619e <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	2201      	movs	r2, #1
 800618e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	2200      	movs	r2, #0
 8006196:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 800619a:	2301      	movs	r3, #1
 800619c:	e018      	b.n	80061d0 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	68da      	ldr	r2, [r3, #12]
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80061ac:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	68da      	ldr	r2, [r3, #12]
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80061bc:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	2201      	movs	r2, #1
 80061c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	2200      	movs	r2, #0
 80061ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80061ce:	2300      	movs	r3, #0
}
 80061d0:	4618      	mov	r0, r3
 80061d2:	3708      	adds	r7, #8
 80061d4:	46bd      	mov	sp, r7
 80061d6:	bd80      	pop	{r7, pc}

080061d8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80061d8:	b480      	push	{r7}
 80061da:	b083      	sub	sp, #12
 80061dc:	af00      	add	r7, sp, #0
 80061de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80061e0:	bf00      	nop
 80061e2:	370c      	adds	r7, #12
 80061e4:	46bd      	mov	sp, r7
 80061e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ea:	4770      	bx	lr

080061ec <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80061ec:	b480      	push	{r7}
 80061ee:	b083      	sub	sp, #12
 80061f0:	af00      	add	r7, sp, #0
 80061f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80061f4:	bf00      	nop
 80061f6:	370c      	adds	r7, #12
 80061f8:	46bd      	mov	sp, r7
 80061fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fe:	4770      	bx	lr

08006200 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006200:	b480      	push	{r7}
 8006202:	b083      	sub	sp, #12
 8006204:	af00      	add	r7, sp, #0
 8006206:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006208:	bf00      	nop
 800620a:	370c      	adds	r7, #12
 800620c:	46bd      	mov	sp, r7
 800620e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006212:	4770      	bx	lr

08006214 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006214:	b480      	push	{r7}
 8006216:	b083      	sub	sp, #12
 8006218:	af00      	add	r7, sp, #0
 800621a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800621c:	bf00      	nop
 800621e:	370c      	adds	r7, #12
 8006220:	46bd      	mov	sp, r7
 8006222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006226:	4770      	bx	lr

08006228 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006228:	b480      	push	{r7}
 800622a:	b083      	sub	sp, #12
 800622c:	af00      	add	r7, sp, #0
 800622e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006230:	bf00      	nop
 8006232:	370c      	adds	r7, #12
 8006234:	46bd      	mov	sp, r7
 8006236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800623a:	4770      	bx	lr

0800623c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800623c:	b480      	push	{r7}
 800623e:	b085      	sub	sp, #20
 8006240:	af00      	add	r7, sp, #0
 8006242:	6078      	str	r0, [r7, #4]
 8006244:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	4a43      	ldr	r2, [pc, #268]	@ (800635c <TIM_Base_SetConfig+0x120>)
 8006250:	4293      	cmp	r3, r2
 8006252:	d013      	beq.n	800627c <TIM_Base_SetConfig+0x40>
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800625a:	d00f      	beq.n	800627c <TIM_Base_SetConfig+0x40>
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	4a40      	ldr	r2, [pc, #256]	@ (8006360 <TIM_Base_SetConfig+0x124>)
 8006260:	4293      	cmp	r3, r2
 8006262:	d00b      	beq.n	800627c <TIM_Base_SetConfig+0x40>
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	4a3f      	ldr	r2, [pc, #252]	@ (8006364 <TIM_Base_SetConfig+0x128>)
 8006268:	4293      	cmp	r3, r2
 800626a:	d007      	beq.n	800627c <TIM_Base_SetConfig+0x40>
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	4a3e      	ldr	r2, [pc, #248]	@ (8006368 <TIM_Base_SetConfig+0x12c>)
 8006270:	4293      	cmp	r3, r2
 8006272:	d003      	beq.n	800627c <TIM_Base_SetConfig+0x40>
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	4a3d      	ldr	r2, [pc, #244]	@ (800636c <TIM_Base_SetConfig+0x130>)
 8006278:	4293      	cmp	r3, r2
 800627a:	d108      	bne.n	800628e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006282:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006284:	683b      	ldr	r3, [r7, #0]
 8006286:	685b      	ldr	r3, [r3, #4]
 8006288:	68fa      	ldr	r2, [r7, #12]
 800628a:	4313      	orrs	r3, r2
 800628c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	4a32      	ldr	r2, [pc, #200]	@ (800635c <TIM_Base_SetConfig+0x120>)
 8006292:	4293      	cmp	r3, r2
 8006294:	d02b      	beq.n	80062ee <TIM_Base_SetConfig+0xb2>
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800629c:	d027      	beq.n	80062ee <TIM_Base_SetConfig+0xb2>
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	4a2f      	ldr	r2, [pc, #188]	@ (8006360 <TIM_Base_SetConfig+0x124>)
 80062a2:	4293      	cmp	r3, r2
 80062a4:	d023      	beq.n	80062ee <TIM_Base_SetConfig+0xb2>
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	4a2e      	ldr	r2, [pc, #184]	@ (8006364 <TIM_Base_SetConfig+0x128>)
 80062aa:	4293      	cmp	r3, r2
 80062ac:	d01f      	beq.n	80062ee <TIM_Base_SetConfig+0xb2>
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	4a2d      	ldr	r2, [pc, #180]	@ (8006368 <TIM_Base_SetConfig+0x12c>)
 80062b2:	4293      	cmp	r3, r2
 80062b4:	d01b      	beq.n	80062ee <TIM_Base_SetConfig+0xb2>
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	4a2c      	ldr	r2, [pc, #176]	@ (800636c <TIM_Base_SetConfig+0x130>)
 80062ba:	4293      	cmp	r3, r2
 80062bc:	d017      	beq.n	80062ee <TIM_Base_SetConfig+0xb2>
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	4a2b      	ldr	r2, [pc, #172]	@ (8006370 <TIM_Base_SetConfig+0x134>)
 80062c2:	4293      	cmp	r3, r2
 80062c4:	d013      	beq.n	80062ee <TIM_Base_SetConfig+0xb2>
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	4a2a      	ldr	r2, [pc, #168]	@ (8006374 <TIM_Base_SetConfig+0x138>)
 80062ca:	4293      	cmp	r3, r2
 80062cc:	d00f      	beq.n	80062ee <TIM_Base_SetConfig+0xb2>
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	4a29      	ldr	r2, [pc, #164]	@ (8006378 <TIM_Base_SetConfig+0x13c>)
 80062d2:	4293      	cmp	r3, r2
 80062d4:	d00b      	beq.n	80062ee <TIM_Base_SetConfig+0xb2>
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	4a28      	ldr	r2, [pc, #160]	@ (800637c <TIM_Base_SetConfig+0x140>)
 80062da:	4293      	cmp	r3, r2
 80062dc:	d007      	beq.n	80062ee <TIM_Base_SetConfig+0xb2>
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	4a27      	ldr	r2, [pc, #156]	@ (8006380 <TIM_Base_SetConfig+0x144>)
 80062e2:	4293      	cmp	r3, r2
 80062e4:	d003      	beq.n	80062ee <TIM_Base_SetConfig+0xb2>
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	4a26      	ldr	r2, [pc, #152]	@ (8006384 <TIM_Base_SetConfig+0x148>)
 80062ea:	4293      	cmp	r3, r2
 80062ec:	d108      	bne.n	8006300 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80062f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80062f6:	683b      	ldr	r3, [r7, #0]
 80062f8:	68db      	ldr	r3, [r3, #12]
 80062fa:	68fa      	ldr	r2, [r7, #12]
 80062fc:	4313      	orrs	r3, r2
 80062fe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006306:	683b      	ldr	r3, [r7, #0]
 8006308:	695b      	ldr	r3, [r3, #20]
 800630a:	4313      	orrs	r3, r2
 800630c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800630e:	683b      	ldr	r3, [r7, #0]
 8006310:	689a      	ldr	r2, [r3, #8]
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006316:	683b      	ldr	r3, [r7, #0]
 8006318:	681a      	ldr	r2, [r3, #0]
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	4a0e      	ldr	r2, [pc, #56]	@ (800635c <TIM_Base_SetConfig+0x120>)
 8006322:	4293      	cmp	r3, r2
 8006324:	d003      	beq.n	800632e <TIM_Base_SetConfig+0xf2>
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	4a10      	ldr	r2, [pc, #64]	@ (800636c <TIM_Base_SetConfig+0x130>)
 800632a:	4293      	cmp	r3, r2
 800632c:	d103      	bne.n	8006336 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800632e:	683b      	ldr	r3, [r7, #0]
 8006330:	691a      	ldr	r2, [r3, #16]
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	f043 0204 	orr.w	r2, r3, #4
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	2201      	movs	r2, #1
 8006346:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	68fa      	ldr	r2, [r7, #12]
 800634c:	601a      	str	r2, [r3, #0]
}
 800634e:	bf00      	nop
 8006350:	3714      	adds	r7, #20
 8006352:	46bd      	mov	sp, r7
 8006354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006358:	4770      	bx	lr
 800635a:	bf00      	nop
 800635c:	40010000 	.word	0x40010000
 8006360:	40000400 	.word	0x40000400
 8006364:	40000800 	.word	0x40000800
 8006368:	40000c00 	.word	0x40000c00
 800636c:	40010400 	.word	0x40010400
 8006370:	40014000 	.word	0x40014000
 8006374:	40014400 	.word	0x40014400
 8006378:	40014800 	.word	0x40014800
 800637c:	40001800 	.word	0x40001800
 8006380:	40001c00 	.word	0x40001c00
 8006384:	40002000 	.word	0x40002000

08006388 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006388:	b480      	push	{r7}
 800638a:	b087      	sub	sp, #28
 800638c:	af00      	add	r7, sp, #0
 800638e:	6078      	str	r0, [r7, #4]
 8006390:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	6a1b      	ldr	r3, [r3, #32]
 8006396:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	6a1b      	ldr	r3, [r3, #32]
 800639c:	f023 0201 	bic.w	r2, r3, #1
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	685b      	ldr	r3, [r3, #4]
 80063a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	699b      	ldr	r3, [r3, #24]
 80063ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80063b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	f023 0303 	bic.w	r3, r3, #3
 80063be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80063c0:	683b      	ldr	r3, [r7, #0]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	68fa      	ldr	r2, [r7, #12]
 80063c6:	4313      	orrs	r3, r2
 80063c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80063ca:	697b      	ldr	r3, [r7, #20]
 80063cc:	f023 0302 	bic.w	r3, r3, #2
 80063d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80063d2:	683b      	ldr	r3, [r7, #0]
 80063d4:	689b      	ldr	r3, [r3, #8]
 80063d6:	697a      	ldr	r2, [r7, #20]
 80063d8:	4313      	orrs	r3, r2
 80063da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	4a20      	ldr	r2, [pc, #128]	@ (8006460 <TIM_OC1_SetConfig+0xd8>)
 80063e0:	4293      	cmp	r3, r2
 80063e2:	d003      	beq.n	80063ec <TIM_OC1_SetConfig+0x64>
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	4a1f      	ldr	r2, [pc, #124]	@ (8006464 <TIM_OC1_SetConfig+0xdc>)
 80063e8:	4293      	cmp	r3, r2
 80063ea:	d10c      	bne.n	8006406 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80063ec:	697b      	ldr	r3, [r7, #20]
 80063ee:	f023 0308 	bic.w	r3, r3, #8
 80063f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80063f4:	683b      	ldr	r3, [r7, #0]
 80063f6:	68db      	ldr	r3, [r3, #12]
 80063f8:	697a      	ldr	r2, [r7, #20]
 80063fa:	4313      	orrs	r3, r2
 80063fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80063fe:	697b      	ldr	r3, [r7, #20]
 8006400:	f023 0304 	bic.w	r3, r3, #4
 8006404:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	4a15      	ldr	r2, [pc, #84]	@ (8006460 <TIM_OC1_SetConfig+0xd8>)
 800640a:	4293      	cmp	r3, r2
 800640c:	d003      	beq.n	8006416 <TIM_OC1_SetConfig+0x8e>
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	4a14      	ldr	r2, [pc, #80]	@ (8006464 <TIM_OC1_SetConfig+0xdc>)
 8006412:	4293      	cmp	r3, r2
 8006414:	d111      	bne.n	800643a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006416:	693b      	ldr	r3, [r7, #16]
 8006418:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800641c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800641e:	693b      	ldr	r3, [r7, #16]
 8006420:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006424:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006426:	683b      	ldr	r3, [r7, #0]
 8006428:	695b      	ldr	r3, [r3, #20]
 800642a:	693a      	ldr	r2, [r7, #16]
 800642c:	4313      	orrs	r3, r2
 800642e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006430:	683b      	ldr	r3, [r7, #0]
 8006432:	699b      	ldr	r3, [r3, #24]
 8006434:	693a      	ldr	r2, [r7, #16]
 8006436:	4313      	orrs	r3, r2
 8006438:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	693a      	ldr	r2, [r7, #16]
 800643e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	68fa      	ldr	r2, [r7, #12]
 8006444:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006446:	683b      	ldr	r3, [r7, #0]
 8006448:	685a      	ldr	r2, [r3, #4]
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	697a      	ldr	r2, [r7, #20]
 8006452:	621a      	str	r2, [r3, #32]
}
 8006454:	bf00      	nop
 8006456:	371c      	adds	r7, #28
 8006458:	46bd      	mov	sp, r7
 800645a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800645e:	4770      	bx	lr
 8006460:	40010000 	.word	0x40010000
 8006464:	40010400 	.word	0x40010400

08006468 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006468:	b480      	push	{r7}
 800646a:	b087      	sub	sp, #28
 800646c:	af00      	add	r7, sp, #0
 800646e:	6078      	str	r0, [r7, #4]
 8006470:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	6a1b      	ldr	r3, [r3, #32]
 8006476:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	6a1b      	ldr	r3, [r3, #32]
 800647c:	f023 0210 	bic.w	r2, r3, #16
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	685b      	ldr	r3, [r3, #4]
 8006488:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	699b      	ldr	r3, [r3, #24]
 800648e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006496:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800649e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80064a0:	683b      	ldr	r3, [r7, #0]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	021b      	lsls	r3, r3, #8
 80064a6:	68fa      	ldr	r2, [r7, #12]
 80064a8:	4313      	orrs	r3, r2
 80064aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80064ac:	697b      	ldr	r3, [r7, #20]
 80064ae:	f023 0320 	bic.w	r3, r3, #32
 80064b2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80064b4:	683b      	ldr	r3, [r7, #0]
 80064b6:	689b      	ldr	r3, [r3, #8]
 80064b8:	011b      	lsls	r3, r3, #4
 80064ba:	697a      	ldr	r2, [r7, #20]
 80064bc:	4313      	orrs	r3, r2
 80064be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	4a22      	ldr	r2, [pc, #136]	@ (800654c <TIM_OC2_SetConfig+0xe4>)
 80064c4:	4293      	cmp	r3, r2
 80064c6:	d003      	beq.n	80064d0 <TIM_OC2_SetConfig+0x68>
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	4a21      	ldr	r2, [pc, #132]	@ (8006550 <TIM_OC2_SetConfig+0xe8>)
 80064cc:	4293      	cmp	r3, r2
 80064ce:	d10d      	bne.n	80064ec <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80064d0:	697b      	ldr	r3, [r7, #20]
 80064d2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80064d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80064d8:	683b      	ldr	r3, [r7, #0]
 80064da:	68db      	ldr	r3, [r3, #12]
 80064dc:	011b      	lsls	r3, r3, #4
 80064de:	697a      	ldr	r2, [r7, #20]
 80064e0:	4313      	orrs	r3, r2
 80064e2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80064e4:	697b      	ldr	r3, [r7, #20]
 80064e6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80064ea:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	4a17      	ldr	r2, [pc, #92]	@ (800654c <TIM_OC2_SetConfig+0xe4>)
 80064f0:	4293      	cmp	r3, r2
 80064f2:	d003      	beq.n	80064fc <TIM_OC2_SetConfig+0x94>
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	4a16      	ldr	r2, [pc, #88]	@ (8006550 <TIM_OC2_SetConfig+0xe8>)
 80064f8:	4293      	cmp	r3, r2
 80064fa:	d113      	bne.n	8006524 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80064fc:	693b      	ldr	r3, [r7, #16]
 80064fe:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006502:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006504:	693b      	ldr	r3, [r7, #16]
 8006506:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800650a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800650c:	683b      	ldr	r3, [r7, #0]
 800650e:	695b      	ldr	r3, [r3, #20]
 8006510:	009b      	lsls	r3, r3, #2
 8006512:	693a      	ldr	r2, [r7, #16]
 8006514:	4313      	orrs	r3, r2
 8006516:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006518:	683b      	ldr	r3, [r7, #0]
 800651a:	699b      	ldr	r3, [r3, #24]
 800651c:	009b      	lsls	r3, r3, #2
 800651e:	693a      	ldr	r2, [r7, #16]
 8006520:	4313      	orrs	r3, r2
 8006522:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	693a      	ldr	r2, [r7, #16]
 8006528:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	68fa      	ldr	r2, [r7, #12]
 800652e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006530:	683b      	ldr	r3, [r7, #0]
 8006532:	685a      	ldr	r2, [r3, #4]
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	697a      	ldr	r2, [r7, #20]
 800653c:	621a      	str	r2, [r3, #32]
}
 800653e:	bf00      	nop
 8006540:	371c      	adds	r7, #28
 8006542:	46bd      	mov	sp, r7
 8006544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006548:	4770      	bx	lr
 800654a:	bf00      	nop
 800654c:	40010000 	.word	0x40010000
 8006550:	40010400 	.word	0x40010400

08006554 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006554:	b480      	push	{r7}
 8006556:	b087      	sub	sp, #28
 8006558:	af00      	add	r7, sp, #0
 800655a:	6078      	str	r0, [r7, #4]
 800655c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	6a1b      	ldr	r3, [r3, #32]
 8006562:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	6a1b      	ldr	r3, [r3, #32]
 8006568:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	685b      	ldr	r3, [r3, #4]
 8006574:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	69db      	ldr	r3, [r3, #28]
 800657a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006582:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	f023 0303 	bic.w	r3, r3, #3
 800658a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800658c:	683b      	ldr	r3, [r7, #0]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	68fa      	ldr	r2, [r7, #12]
 8006592:	4313      	orrs	r3, r2
 8006594:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006596:	697b      	ldr	r3, [r7, #20]
 8006598:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800659c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800659e:	683b      	ldr	r3, [r7, #0]
 80065a0:	689b      	ldr	r3, [r3, #8]
 80065a2:	021b      	lsls	r3, r3, #8
 80065a4:	697a      	ldr	r2, [r7, #20]
 80065a6:	4313      	orrs	r3, r2
 80065a8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	4a21      	ldr	r2, [pc, #132]	@ (8006634 <TIM_OC3_SetConfig+0xe0>)
 80065ae:	4293      	cmp	r3, r2
 80065b0:	d003      	beq.n	80065ba <TIM_OC3_SetConfig+0x66>
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	4a20      	ldr	r2, [pc, #128]	@ (8006638 <TIM_OC3_SetConfig+0xe4>)
 80065b6:	4293      	cmp	r3, r2
 80065b8:	d10d      	bne.n	80065d6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80065ba:	697b      	ldr	r3, [r7, #20]
 80065bc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80065c0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80065c2:	683b      	ldr	r3, [r7, #0]
 80065c4:	68db      	ldr	r3, [r3, #12]
 80065c6:	021b      	lsls	r3, r3, #8
 80065c8:	697a      	ldr	r2, [r7, #20]
 80065ca:	4313      	orrs	r3, r2
 80065cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80065ce:	697b      	ldr	r3, [r7, #20]
 80065d0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80065d4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	4a16      	ldr	r2, [pc, #88]	@ (8006634 <TIM_OC3_SetConfig+0xe0>)
 80065da:	4293      	cmp	r3, r2
 80065dc:	d003      	beq.n	80065e6 <TIM_OC3_SetConfig+0x92>
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	4a15      	ldr	r2, [pc, #84]	@ (8006638 <TIM_OC3_SetConfig+0xe4>)
 80065e2:	4293      	cmp	r3, r2
 80065e4:	d113      	bne.n	800660e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80065e6:	693b      	ldr	r3, [r7, #16]
 80065e8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80065ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80065ee:	693b      	ldr	r3, [r7, #16]
 80065f0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80065f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80065f6:	683b      	ldr	r3, [r7, #0]
 80065f8:	695b      	ldr	r3, [r3, #20]
 80065fa:	011b      	lsls	r3, r3, #4
 80065fc:	693a      	ldr	r2, [r7, #16]
 80065fe:	4313      	orrs	r3, r2
 8006600:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006602:	683b      	ldr	r3, [r7, #0]
 8006604:	699b      	ldr	r3, [r3, #24]
 8006606:	011b      	lsls	r3, r3, #4
 8006608:	693a      	ldr	r2, [r7, #16]
 800660a:	4313      	orrs	r3, r2
 800660c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	693a      	ldr	r2, [r7, #16]
 8006612:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	68fa      	ldr	r2, [r7, #12]
 8006618:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800661a:	683b      	ldr	r3, [r7, #0]
 800661c:	685a      	ldr	r2, [r3, #4]
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	697a      	ldr	r2, [r7, #20]
 8006626:	621a      	str	r2, [r3, #32]
}
 8006628:	bf00      	nop
 800662a:	371c      	adds	r7, #28
 800662c:	46bd      	mov	sp, r7
 800662e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006632:	4770      	bx	lr
 8006634:	40010000 	.word	0x40010000
 8006638:	40010400 	.word	0x40010400

0800663c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800663c:	b480      	push	{r7}
 800663e:	b087      	sub	sp, #28
 8006640:	af00      	add	r7, sp, #0
 8006642:	6078      	str	r0, [r7, #4]
 8006644:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	6a1b      	ldr	r3, [r3, #32]
 800664a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	6a1b      	ldr	r3, [r3, #32]
 8006650:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	685b      	ldr	r3, [r3, #4]
 800665c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	69db      	ldr	r3, [r3, #28]
 8006662:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800666a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006672:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006674:	683b      	ldr	r3, [r7, #0]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	021b      	lsls	r3, r3, #8
 800667a:	68fa      	ldr	r2, [r7, #12]
 800667c:	4313      	orrs	r3, r2
 800667e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006680:	693b      	ldr	r3, [r7, #16]
 8006682:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006686:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006688:	683b      	ldr	r3, [r7, #0]
 800668a:	689b      	ldr	r3, [r3, #8]
 800668c:	031b      	lsls	r3, r3, #12
 800668e:	693a      	ldr	r2, [r7, #16]
 8006690:	4313      	orrs	r3, r2
 8006692:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	4a12      	ldr	r2, [pc, #72]	@ (80066e0 <TIM_OC4_SetConfig+0xa4>)
 8006698:	4293      	cmp	r3, r2
 800669a:	d003      	beq.n	80066a4 <TIM_OC4_SetConfig+0x68>
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	4a11      	ldr	r2, [pc, #68]	@ (80066e4 <TIM_OC4_SetConfig+0xa8>)
 80066a0:	4293      	cmp	r3, r2
 80066a2:	d109      	bne.n	80066b8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80066a4:	697b      	ldr	r3, [r7, #20]
 80066a6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80066aa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80066ac:	683b      	ldr	r3, [r7, #0]
 80066ae:	695b      	ldr	r3, [r3, #20]
 80066b0:	019b      	lsls	r3, r3, #6
 80066b2:	697a      	ldr	r2, [r7, #20]
 80066b4:	4313      	orrs	r3, r2
 80066b6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	697a      	ldr	r2, [r7, #20]
 80066bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	68fa      	ldr	r2, [r7, #12]
 80066c2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80066c4:	683b      	ldr	r3, [r7, #0]
 80066c6:	685a      	ldr	r2, [r3, #4]
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	693a      	ldr	r2, [r7, #16]
 80066d0:	621a      	str	r2, [r3, #32]
}
 80066d2:	bf00      	nop
 80066d4:	371c      	adds	r7, #28
 80066d6:	46bd      	mov	sp, r7
 80066d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066dc:	4770      	bx	lr
 80066de:	bf00      	nop
 80066e0:	40010000 	.word	0x40010000
 80066e4:	40010400 	.word	0x40010400

080066e8 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80066e8:	b580      	push	{r7, lr}
 80066ea:	b086      	sub	sp, #24
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	6078      	str	r0, [r7, #4]
 80066f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80066f2:	2300      	movs	r3, #0
 80066f4:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	689b      	ldr	r3, [r3, #8]
 80066fc:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80066fe:	693b      	ldr	r3, [r7, #16]
 8006700:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006704:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8006706:	683b      	ldr	r3, [r7, #0]
 8006708:	685b      	ldr	r3, [r3, #4]
 800670a:	693a      	ldr	r2, [r7, #16]
 800670c:	4313      	orrs	r3, r2
 800670e:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8006710:	693b      	ldr	r3, [r7, #16]
 8006712:	f023 0307 	bic.w	r3, r3, #7
 8006716:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8006718:	683b      	ldr	r3, [r7, #0]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	693a      	ldr	r2, [r7, #16]
 800671e:	4313      	orrs	r3, r2
 8006720:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	693a      	ldr	r2, [r7, #16]
 8006728:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800672a:	683b      	ldr	r3, [r7, #0]
 800672c:	685b      	ldr	r3, [r3, #4]
 800672e:	2b70      	cmp	r3, #112	@ 0x70
 8006730:	d01a      	beq.n	8006768 <TIM_SlaveTimer_SetConfig+0x80>
 8006732:	2b70      	cmp	r3, #112	@ 0x70
 8006734:	d860      	bhi.n	80067f8 <TIM_SlaveTimer_SetConfig+0x110>
 8006736:	2b60      	cmp	r3, #96	@ 0x60
 8006738:	d054      	beq.n	80067e4 <TIM_SlaveTimer_SetConfig+0xfc>
 800673a:	2b60      	cmp	r3, #96	@ 0x60
 800673c:	d85c      	bhi.n	80067f8 <TIM_SlaveTimer_SetConfig+0x110>
 800673e:	2b50      	cmp	r3, #80	@ 0x50
 8006740:	d046      	beq.n	80067d0 <TIM_SlaveTimer_SetConfig+0xe8>
 8006742:	2b50      	cmp	r3, #80	@ 0x50
 8006744:	d858      	bhi.n	80067f8 <TIM_SlaveTimer_SetConfig+0x110>
 8006746:	2b40      	cmp	r3, #64	@ 0x40
 8006748:	d019      	beq.n	800677e <TIM_SlaveTimer_SetConfig+0x96>
 800674a:	2b40      	cmp	r3, #64	@ 0x40
 800674c:	d854      	bhi.n	80067f8 <TIM_SlaveTimer_SetConfig+0x110>
 800674e:	2b30      	cmp	r3, #48	@ 0x30
 8006750:	d055      	beq.n	80067fe <TIM_SlaveTimer_SetConfig+0x116>
 8006752:	2b30      	cmp	r3, #48	@ 0x30
 8006754:	d850      	bhi.n	80067f8 <TIM_SlaveTimer_SetConfig+0x110>
 8006756:	2b20      	cmp	r3, #32
 8006758:	d051      	beq.n	80067fe <TIM_SlaveTimer_SetConfig+0x116>
 800675a:	2b20      	cmp	r3, #32
 800675c:	d84c      	bhi.n	80067f8 <TIM_SlaveTimer_SetConfig+0x110>
 800675e:	2b00      	cmp	r3, #0
 8006760:	d04d      	beq.n	80067fe <TIM_SlaveTimer_SetConfig+0x116>
 8006762:	2b10      	cmp	r3, #16
 8006764:	d04b      	beq.n	80067fe <TIM_SlaveTimer_SetConfig+0x116>
 8006766:	e047      	b.n	80067f8 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 800676c:	683b      	ldr	r3, [r7, #0]
 800676e:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8006770:	683b      	ldr	r3, [r7, #0]
 8006772:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8006774:	683b      	ldr	r3, [r7, #0]
 8006776:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8006778:	f000 f8a6 	bl	80068c8 <TIM_ETR_SetConfig>
      break;
 800677c:	e040      	b.n	8006800 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800677e:	683b      	ldr	r3, [r7, #0]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	2b05      	cmp	r3, #5
 8006784:	d101      	bne.n	800678a <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8006786:	2301      	movs	r3, #1
 8006788:	e03b      	b.n	8006802 <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	6a1b      	ldr	r3, [r3, #32]
 8006790:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	6a1a      	ldr	r2, [r3, #32]
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	f022 0201 	bic.w	r2, r2, #1
 80067a0:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	699b      	ldr	r3, [r3, #24]
 80067a8:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80067aa:	68bb      	ldr	r3, [r7, #8]
 80067ac:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80067b0:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80067b2:	683b      	ldr	r3, [r7, #0]
 80067b4:	691b      	ldr	r3, [r3, #16]
 80067b6:	011b      	lsls	r3, r3, #4
 80067b8:	68ba      	ldr	r2, [r7, #8]
 80067ba:	4313      	orrs	r3, r2
 80067bc:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	68ba      	ldr	r2, [r7, #8]
 80067c4:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	68fa      	ldr	r2, [r7, #12]
 80067cc:	621a      	str	r2, [r3, #32]
      break;
 80067ce:	e017      	b.n	8006800 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 80067d4:	683b      	ldr	r3, [r7, #0]
 80067d6:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 80067d8:	683b      	ldr	r3, [r7, #0]
 80067da:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80067dc:	461a      	mov	r2, r3
 80067de:	f000 f814 	bl	800680a <TIM_TI1_ConfigInputStage>
      break;
 80067e2:	e00d      	b.n	8006800 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 80067e8:	683b      	ldr	r3, [r7, #0]
 80067ea:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 80067ec:	683b      	ldr	r3, [r7, #0]
 80067ee:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80067f0:	461a      	mov	r2, r3
 80067f2:	f000 f839 	bl	8006868 <TIM_TI2_ConfigInputStage>
      break;
 80067f6:	e003      	b.n	8006800 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 80067f8:	2301      	movs	r3, #1
 80067fa:	75fb      	strb	r3, [r7, #23]
      break;
 80067fc:	e000      	b.n	8006800 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 80067fe:	bf00      	nop
  }

  return status;
 8006800:	7dfb      	ldrb	r3, [r7, #23]
}
 8006802:	4618      	mov	r0, r3
 8006804:	3718      	adds	r7, #24
 8006806:	46bd      	mov	sp, r7
 8006808:	bd80      	pop	{r7, pc}

0800680a <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800680a:	b480      	push	{r7}
 800680c:	b087      	sub	sp, #28
 800680e:	af00      	add	r7, sp, #0
 8006810:	60f8      	str	r0, [r7, #12]
 8006812:	60b9      	str	r1, [r7, #8]
 8006814:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	6a1b      	ldr	r3, [r3, #32]
 800681a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	6a1b      	ldr	r3, [r3, #32]
 8006820:	f023 0201 	bic.w	r2, r3, #1
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	699b      	ldr	r3, [r3, #24]
 800682c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800682e:	693b      	ldr	r3, [r7, #16]
 8006830:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006834:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	011b      	lsls	r3, r3, #4
 800683a:	693a      	ldr	r2, [r7, #16]
 800683c:	4313      	orrs	r3, r2
 800683e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006840:	697b      	ldr	r3, [r7, #20]
 8006842:	f023 030a 	bic.w	r3, r3, #10
 8006846:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006848:	697a      	ldr	r2, [r7, #20]
 800684a:	68bb      	ldr	r3, [r7, #8]
 800684c:	4313      	orrs	r3, r2
 800684e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	693a      	ldr	r2, [r7, #16]
 8006854:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	697a      	ldr	r2, [r7, #20]
 800685a:	621a      	str	r2, [r3, #32]
}
 800685c:	bf00      	nop
 800685e:	371c      	adds	r7, #28
 8006860:	46bd      	mov	sp, r7
 8006862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006866:	4770      	bx	lr

08006868 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006868:	b480      	push	{r7}
 800686a:	b087      	sub	sp, #28
 800686c:	af00      	add	r7, sp, #0
 800686e:	60f8      	str	r0, [r7, #12]
 8006870:	60b9      	str	r1, [r7, #8]
 8006872:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	6a1b      	ldr	r3, [r3, #32]
 8006878:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	6a1b      	ldr	r3, [r3, #32]
 800687e:	f023 0210 	bic.w	r2, r3, #16
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	699b      	ldr	r3, [r3, #24]
 800688a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800688c:	693b      	ldr	r3, [r7, #16]
 800688e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006892:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	031b      	lsls	r3, r3, #12
 8006898:	693a      	ldr	r2, [r7, #16]
 800689a:	4313      	orrs	r3, r2
 800689c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800689e:	697b      	ldr	r3, [r7, #20]
 80068a0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80068a4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80068a6:	68bb      	ldr	r3, [r7, #8]
 80068a8:	011b      	lsls	r3, r3, #4
 80068aa:	697a      	ldr	r2, [r7, #20]
 80068ac:	4313      	orrs	r3, r2
 80068ae:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	693a      	ldr	r2, [r7, #16]
 80068b4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	697a      	ldr	r2, [r7, #20]
 80068ba:	621a      	str	r2, [r3, #32]
}
 80068bc:	bf00      	nop
 80068be:	371c      	adds	r7, #28
 80068c0:	46bd      	mov	sp, r7
 80068c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c6:	4770      	bx	lr

080068c8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80068c8:	b480      	push	{r7}
 80068ca:	b087      	sub	sp, #28
 80068cc:	af00      	add	r7, sp, #0
 80068ce:	60f8      	str	r0, [r7, #12]
 80068d0:	60b9      	str	r1, [r7, #8]
 80068d2:	607a      	str	r2, [r7, #4]
 80068d4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	689b      	ldr	r3, [r3, #8]
 80068da:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80068dc:	697b      	ldr	r3, [r7, #20]
 80068de:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80068e2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80068e4:	683b      	ldr	r3, [r7, #0]
 80068e6:	021a      	lsls	r2, r3, #8
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	431a      	orrs	r2, r3
 80068ec:	68bb      	ldr	r3, [r7, #8]
 80068ee:	4313      	orrs	r3, r2
 80068f0:	697a      	ldr	r2, [r7, #20]
 80068f2:	4313      	orrs	r3, r2
 80068f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	697a      	ldr	r2, [r7, #20]
 80068fa:	609a      	str	r2, [r3, #8]
}
 80068fc:	bf00      	nop
 80068fe:	371c      	adds	r7, #28
 8006900:	46bd      	mov	sp, r7
 8006902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006906:	4770      	bx	lr

08006908 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006908:	b480      	push	{r7}
 800690a:	b087      	sub	sp, #28
 800690c:	af00      	add	r7, sp, #0
 800690e:	60f8      	str	r0, [r7, #12]
 8006910:	60b9      	str	r1, [r7, #8]
 8006912:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006914:	68bb      	ldr	r3, [r7, #8]
 8006916:	f003 031f 	and.w	r3, r3, #31
 800691a:	2201      	movs	r2, #1
 800691c:	fa02 f303 	lsl.w	r3, r2, r3
 8006920:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	6a1a      	ldr	r2, [r3, #32]
 8006926:	697b      	ldr	r3, [r7, #20]
 8006928:	43db      	mvns	r3, r3
 800692a:	401a      	ands	r2, r3
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	6a1a      	ldr	r2, [r3, #32]
 8006934:	68bb      	ldr	r3, [r7, #8]
 8006936:	f003 031f 	and.w	r3, r3, #31
 800693a:	6879      	ldr	r1, [r7, #4]
 800693c:	fa01 f303 	lsl.w	r3, r1, r3
 8006940:	431a      	orrs	r2, r3
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	621a      	str	r2, [r3, #32]
}
 8006946:	bf00      	nop
 8006948:	371c      	adds	r7, #28
 800694a:	46bd      	mov	sp, r7
 800694c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006950:	4770      	bx	lr
	...

08006954 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006954:	b480      	push	{r7}
 8006956:	b085      	sub	sp, #20
 8006958:	af00      	add	r7, sp, #0
 800695a:	6078      	str	r0, [r7, #4]
 800695c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006964:	2b01      	cmp	r3, #1
 8006966:	d101      	bne.n	800696c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006968:	2302      	movs	r3, #2
 800696a:	e05a      	b.n	8006a22 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	2201      	movs	r2, #1
 8006970:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	2202      	movs	r2, #2
 8006978:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	685b      	ldr	r3, [r3, #4]
 8006982:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	689b      	ldr	r3, [r3, #8]
 800698a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006992:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006994:	683b      	ldr	r3, [r7, #0]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	68fa      	ldr	r2, [r7, #12]
 800699a:	4313      	orrs	r3, r2
 800699c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	68fa      	ldr	r2, [r7, #12]
 80069a4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	4a21      	ldr	r2, [pc, #132]	@ (8006a30 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80069ac:	4293      	cmp	r3, r2
 80069ae:	d022      	beq.n	80069f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80069b8:	d01d      	beq.n	80069f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	4a1d      	ldr	r2, [pc, #116]	@ (8006a34 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80069c0:	4293      	cmp	r3, r2
 80069c2:	d018      	beq.n	80069f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	4a1b      	ldr	r2, [pc, #108]	@ (8006a38 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80069ca:	4293      	cmp	r3, r2
 80069cc:	d013      	beq.n	80069f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	4a1a      	ldr	r2, [pc, #104]	@ (8006a3c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80069d4:	4293      	cmp	r3, r2
 80069d6:	d00e      	beq.n	80069f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	4a18      	ldr	r2, [pc, #96]	@ (8006a40 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80069de:	4293      	cmp	r3, r2
 80069e0:	d009      	beq.n	80069f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	4a17      	ldr	r2, [pc, #92]	@ (8006a44 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80069e8:	4293      	cmp	r3, r2
 80069ea:	d004      	beq.n	80069f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	4a15      	ldr	r2, [pc, #84]	@ (8006a48 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80069f2:	4293      	cmp	r3, r2
 80069f4:	d10c      	bne.n	8006a10 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80069f6:	68bb      	ldr	r3, [r7, #8]
 80069f8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80069fc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80069fe:	683b      	ldr	r3, [r7, #0]
 8006a00:	685b      	ldr	r3, [r3, #4]
 8006a02:	68ba      	ldr	r2, [r7, #8]
 8006a04:	4313      	orrs	r3, r2
 8006a06:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	68ba      	ldr	r2, [r7, #8]
 8006a0e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	2201      	movs	r2, #1
 8006a14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	2200      	movs	r2, #0
 8006a1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006a20:	2300      	movs	r3, #0
}
 8006a22:	4618      	mov	r0, r3
 8006a24:	3714      	adds	r7, #20
 8006a26:	46bd      	mov	sp, r7
 8006a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2c:	4770      	bx	lr
 8006a2e:	bf00      	nop
 8006a30:	40010000 	.word	0x40010000
 8006a34:	40000400 	.word	0x40000400
 8006a38:	40000800 	.word	0x40000800
 8006a3c:	40000c00 	.word	0x40000c00
 8006a40:	40010400 	.word	0x40010400
 8006a44:	40014000 	.word	0x40014000
 8006a48:	40001800 	.word	0x40001800

08006a4c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006a4c:	b480      	push	{r7}
 8006a4e:	b085      	sub	sp, #20
 8006a50:	af00      	add	r7, sp, #0
 8006a52:	6078      	str	r0, [r7, #4]
 8006a54:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006a56:	2300      	movs	r3, #0
 8006a58:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006a60:	2b01      	cmp	r3, #1
 8006a62:	d101      	bne.n	8006a68 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006a64:	2302      	movs	r3, #2
 8006a66:	e03d      	b.n	8006ae4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2201      	movs	r2, #1
 8006a6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006a76:	683b      	ldr	r3, [r7, #0]
 8006a78:	68db      	ldr	r3, [r3, #12]
 8006a7a:	4313      	orrs	r3, r2
 8006a7c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006a84:	683b      	ldr	r3, [r7, #0]
 8006a86:	689b      	ldr	r3, [r3, #8]
 8006a88:	4313      	orrs	r3, r2
 8006a8a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006a92:	683b      	ldr	r3, [r7, #0]
 8006a94:	685b      	ldr	r3, [r3, #4]
 8006a96:	4313      	orrs	r3, r2
 8006a98:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006aa0:	683b      	ldr	r3, [r7, #0]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	4313      	orrs	r3, r2
 8006aa6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006aae:	683b      	ldr	r3, [r7, #0]
 8006ab0:	691b      	ldr	r3, [r3, #16]
 8006ab2:	4313      	orrs	r3, r2
 8006ab4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006abc:	683b      	ldr	r3, [r7, #0]
 8006abe:	695b      	ldr	r3, [r3, #20]
 8006ac0:	4313      	orrs	r3, r2
 8006ac2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8006aca:	683b      	ldr	r3, [r7, #0]
 8006acc:	69db      	ldr	r3, [r3, #28]
 8006ace:	4313      	orrs	r3, r2
 8006ad0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	68fa      	ldr	r2, [r7, #12]
 8006ad8:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	2200      	movs	r2, #0
 8006ade:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006ae2:	2300      	movs	r3, #0
}
 8006ae4:	4618      	mov	r0, r3
 8006ae6:	3714      	adds	r7, #20
 8006ae8:	46bd      	mov	sp, r7
 8006aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aee:	4770      	bx	lr

08006af0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006af0:	b480      	push	{r7}
 8006af2:	b083      	sub	sp, #12
 8006af4:	af00      	add	r7, sp, #0
 8006af6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006af8:	bf00      	nop
 8006afa:	370c      	adds	r7, #12
 8006afc:	46bd      	mov	sp, r7
 8006afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b02:	4770      	bx	lr

08006b04 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006b04:	b480      	push	{r7}
 8006b06:	b083      	sub	sp, #12
 8006b08:	af00      	add	r7, sp, #0
 8006b0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006b0c:	bf00      	nop
 8006b0e:	370c      	adds	r7, #12
 8006b10:	46bd      	mov	sp, r7
 8006b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b16:	4770      	bx	lr

08006b18 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006b18:	b580      	push	{r7, lr}
 8006b1a:	b082      	sub	sp, #8
 8006b1c:	af00      	add	r7, sp, #0
 8006b1e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d101      	bne.n	8006b2a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006b26:	2301      	movs	r3, #1
 8006b28:	e042      	b.n	8006bb0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006b30:	b2db      	uxtb	r3, r3
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d106      	bne.n	8006b44 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	2200      	movs	r2, #0
 8006b3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006b3e:	6878      	ldr	r0, [r7, #4]
 8006b40:	f7fc fdb4 	bl	80036ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	2224      	movs	r2, #36	@ 0x24
 8006b48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	68da      	ldr	r2, [r3, #12]
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006b5a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006b5c:	6878      	ldr	r0, [r7, #4]
 8006b5e:	f000 ffa1 	bl	8007aa4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	691a      	ldr	r2, [r3, #16]
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006b70:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	695a      	ldr	r2, [r3, #20]
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006b80:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	68da      	ldr	r2, [r3, #12]
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006b90:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	2200      	movs	r2, #0
 8006b96:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	2220      	movs	r2, #32
 8006b9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	2220      	movs	r2, #32
 8006ba4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	2200      	movs	r2, #0
 8006bac:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006bae:	2300      	movs	r3, #0
}
 8006bb0:	4618      	mov	r0, r3
 8006bb2:	3708      	adds	r7, #8
 8006bb4:	46bd      	mov	sp, r7
 8006bb6:	bd80      	pop	{r7, pc}

08006bb8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006bb8:	b580      	push	{r7, lr}
 8006bba:	b08a      	sub	sp, #40	@ 0x28
 8006bbc:	af02      	add	r7, sp, #8
 8006bbe:	60f8      	str	r0, [r7, #12]
 8006bc0:	60b9      	str	r1, [r7, #8]
 8006bc2:	603b      	str	r3, [r7, #0]
 8006bc4:	4613      	mov	r3, r2
 8006bc6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006bc8:	2300      	movs	r3, #0
 8006bca:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006bd2:	b2db      	uxtb	r3, r3
 8006bd4:	2b20      	cmp	r3, #32
 8006bd6:	d175      	bne.n	8006cc4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006bd8:	68bb      	ldr	r3, [r7, #8]
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d002      	beq.n	8006be4 <HAL_UART_Transmit+0x2c>
 8006bde:	88fb      	ldrh	r3, [r7, #6]
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d101      	bne.n	8006be8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006be4:	2301      	movs	r3, #1
 8006be6:	e06e      	b.n	8006cc6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	2200      	movs	r2, #0
 8006bec:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	2221      	movs	r2, #33	@ 0x21
 8006bf2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006bf6:	f7fd f805 	bl	8003c04 <HAL_GetTick>
 8006bfa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	88fa      	ldrh	r2, [r7, #6]
 8006c00:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	88fa      	ldrh	r2, [r7, #6]
 8006c06:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	689b      	ldr	r3, [r3, #8]
 8006c0c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006c10:	d108      	bne.n	8006c24 <HAL_UART_Transmit+0x6c>
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	691b      	ldr	r3, [r3, #16]
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d104      	bne.n	8006c24 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006c1a:	2300      	movs	r3, #0
 8006c1c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006c1e:	68bb      	ldr	r3, [r7, #8]
 8006c20:	61bb      	str	r3, [r7, #24]
 8006c22:	e003      	b.n	8006c2c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006c24:	68bb      	ldr	r3, [r7, #8]
 8006c26:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006c28:	2300      	movs	r3, #0
 8006c2a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006c2c:	e02e      	b.n	8006c8c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006c2e:	683b      	ldr	r3, [r7, #0]
 8006c30:	9300      	str	r3, [sp, #0]
 8006c32:	697b      	ldr	r3, [r7, #20]
 8006c34:	2200      	movs	r2, #0
 8006c36:	2180      	movs	r1, #128	@ 0x80
 8006c38:	68f8      	ldr	r0, [r7, #12]
 8006c3a:	f000 fc71 	bl	8007520 <UART_WaitOnFlagUntilTimeout>
 8006c3e:	4603      	mov	r3, r0
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d005      	beq.n	8006c50 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	2220      	movs	r2, #32
 8006c48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8006c4c:	2303      	movs	r3, #3
 8006c4e:	e03a      	b.n	8006cc6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006c50:	69fb      	ldr	r3, [r7, #28]
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d10b      	bne.n	8006c6e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006c56:	69bb      	ldr	r3, [r7, #24]
 8006c58:	881b      	ldrh	r3, [r3, #0]
 8006c5a:	461a      	mov	r2, r3
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006c64:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006c66:	69bb      	ldr	r3, [r7, #24]
 8006c68:	3302      	adds	r3, #2
 8006c6a:	61bb      	str	r3, [r7, #24]
 8006c6c:	e007      	b.n	8006c7e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006c6e:	69fb      	ldr	r3, [r7, #28]
 8006c70:	781a      	ldrb	r2, [r3, #0]
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006c78:	69fb      	ldr	r3, [r7, #28]
 8006c7a:	3301      	adds	r3, #1
 8006c7c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006c82:	b29b      	uxth	r3, r3
 8006c84:	3b01      	subs	r3, #1
 8006c86:	b29a      	uxth	r2, r3
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006c90:	b29b      	uxth	r3, r3
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d1cb      	bne.n	8006c2e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006c96:	683b      	ldr	r3, [r7, #0]
 8006c98:	9300      	str	r3, [sp, #0]
 8006c9a:	697b      	ldr	r3, [r7, #20]
 8006c9c:	2200      	movs	r2, #0
 8006c9e:	2140      	movs	r1, #64	@ 0x40
 8006ca0:	68f8      	ldr	r0, [r7, #12]
 8006ca2:	f000 fc3d 	bl	8007520 <UART_WaitOnFlagUntilTimeout>
 8006ca6:	4603      	mov	r3, r0
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d005      	beq.n	8006cb8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	2220      	movs	r2, #32
 8006cb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006cb4:	2303      	movs	r3, #3
 8006cb6:	e006      	b.n	8006cc6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	2220      	movs	r2, #32
 8006cbc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006cc0:	2300      	movs	r3, #0
 8006cc2:	e000      	b.n	8006cc6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006cc4:	2302      	movs	r3, #2
  }
}
 8006cc6:	4618      	mov	r0, r3
 8006cc8:	3720      	adds	r7, #32
 8006cca:	46bd      	mov	sp, r7
 8006ccc:	bd80      	pop	{r7, pc}

08006cce <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006cce:	b580      	push	{r7, lr}
 8006cd0:	b08c      	sub	sp, #48	@ 0x30
 8006cd2:	af00      	add	r7, sp, #0
 8006cd4:	60f8      	str	r0, [r7, #12]
 8006cd6:	60b9      	str	r1, [r7, #8]
 8006cd8:	4613      	mov	r3, r2
 8006cda:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006ce2:	b2db      	uxtb	r3, r3
 8006ce4:	2b20      	cmp	r3, #32
 8006ce6:	d146      	bne.n	8006d76 <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 8006ce8:	68bb      	ldr	r3, [r7, #8]
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d002      	beq.n	8006cf4 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8006cee:	88fb      	ldrh	r3, [r7, #6]
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d101      	bne.n	8006cf8 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8006cf4:	2301      	movs	r3, #1
 8006cf6:	e03f      	b.n	8006d78 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	2201      	movs	r2, #1
 8006cfc:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	2200      	movs	r2, #0
 8006d02:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8006d04:	88fb      	ldrh	r3, [r7, #6]
 8006d06:	461a      	mov	r2, r3
 8006d08:	68b9      	ldr	r1, [r7, #8]
 8006d0a:	68f8      	ldr	r0, [r7, #12]
 8006d0c:	f000 fc62 	bl	80075d4 <UART_Start_Receive_DMA>
 8006d10:	4603      	mov	r3, r0
 8006d12:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d1a:	2b01      	cmp	r3, #1
 8006d1c:	d125      	bne.n	8006d6a <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006d1e:	2300      	movs	r3, #0
 8006d20:	613b      	str	r3, [r7, #16]
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	613b      	str	r3, [r7, #16]
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	685b      	ldr	r3, [r3, #4]
 8006d30:	613b      	str	r3, [r7, #16]
 8006d32:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	330c      	adds	r3, #12
 8006d3a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d3c:	69bb      	ldr	r3, [r7, #24]
 8006d3e:	e853 3f00 	ldrex	r3, [r3]
 8006d42:	617b      	str	r3, [r7, #20]
   return(result);
 8006d44:	697b      	ldr	r3, [r7, #20]
 8006d46:	f043 0310 	orr.w	r3, r3, #16
 8006d4a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	330c      	adds	r3, #12
 8006d52:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006d54:	627a      	str	r2, [r7, #36]	@ 0x24
 8006d56:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d58:	6a39      	ldr	r1, [r7, #32]
 8006d5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d5c:	e841 2300 	strex	r3, r2, [r1]
 8006d60:	61fb      	str	r3, [r7, #28]
   return(result);
 8006d62:	69fb      	ldr	r3, [r7, #28]
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d1e5      	bne.n	8006d34 <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 8006d68:	e002      	b.n	8006d70 <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 8006d6a:	2301      	movs	r3, #1
 8006d6c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 8006d70:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006d74:	e000      	b.n	8006d78 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 8006d76:	2302      	movs	r3, #2
  }
}
 8006d78:	4618      	mov	r0, r3
 8006d7a:	3730      	adds	r7, #48	@ 0x30
 8006d7c:	46bd      	mov	sp, r7
 8006d7e:	bd80      	pop	{r7, pc}

08006d80 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006d80:	b580      	push	{r7, lr}
 8006d82:	b0ba      	sub	sp, #232	@ 0xe8
 8006d84:	af00      	add	r7, sp, #0
 8006d86:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	68db      	ldr	r3, [r3, #12]
 8006d98:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	695b      	ldr	r3, [r3, #20]
 8006da2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006da6:	2300      	movs	r3, #0
 8006da8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006dac:	2300      	movs	r3, #0
 8006dae:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006db2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006db6:	f003 030f 	and.w	r3, r3, #15
 8006dba:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8006dbe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d10f      	bne.n	8006de6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006dc6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006dca:	f003 0320 	and.w	r3, r3, #32
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d009      	beq.n	8006de6 <HAL_UART_IRQHandler+0x66>
 8006dd2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006dd6:	f003 0320 	and.w	r3, r3, #32
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d003      	beq.n	8006de6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006dde:	6878      	ldr	r0, [r7, #4]
 8006de0:	f000 fda2 	bl	8007928 <UART_Receive_IT>
      return;
 8006de4:	e273      	b.n	80072ce <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006de6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	f000 80de 	beq.w	8006fac <HAL_UART_IRQHandler+0x22c>
 8006df0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006df4:	f003 0301 	and.w	r3, r3, #1
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d106      	bne.n	8006e0a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006dfc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006e00:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	f000 80d1 	beq.w	8006fac <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006e0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e0e:	f003 0301 	and.w	r3, r3, #1
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d00b      	beq.n	8006e2e <HAL_UART_IRQHandler+0xae>
 8006e16:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006e1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d005      	beq.n	8006e2e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e26:	f043 0201 	orr.w	r2, r3, #1
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006e2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e32:	f003 0304 	and.w	r3, r3, #4
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d00b      	beq.n	8006e52 <HAL_UART_IRQHandler+0xd2>
 8006e3a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006e3e:	f003 0301 	and.w	r3, r3, #1
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d005      	beq.n	8006e52 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e4a:	f043 0202 	orr.w	r2, r3, #2
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006e52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e56:	f003 0302 	and.w	r3, r3, #2
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d00b      	beq.n	8006e76 <HAL_UART_IRQHandler+0xf6>
 8006e5e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006e62:	f003 0301 	and.w	r3, r3, #1
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d005      	beq.n	8006e76 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e6e:	f043 0204 	orr.w	r2, r3, #4
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006e76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e7a:	f003 0308 	and.w	r3, r3, #8
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d011      	beq.n	8006ea6 <HAL_UART_IRQHandler+0x126>
 8006e82:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006e86:	f003 0320 	and.w	r3, r3, #32
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d105      	bne.n	8006e9a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006e8e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006e92:	f003 0301 	and.w	r3, r3, #1
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d005      	beq.n	8006ea6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e9e:	f043 0208 	orr.w	r2, r3, #8
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	f000 820a 	beq.w	80072c4 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006eb0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006eb4:	f003 0320 	and.w	r3, r3, #32
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d008      	beq.n	8006ece <HAL_UART_IRQHandler+0x14e>
 8006ebc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ec0:	f003 0320 	and.w	r3, r3, #32
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d002      	beq.n	8006ece <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006ec8:	6878      	ldr	r0, [r7, #4]
 8006eca:	f000 fd2d 	bl	8007928 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	695b      	ldr	r3, [r3, #20]
 8006ed4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ed8:	2b40      	cmp	r3, #64	@ 0x40
 8006eda:	bf0c      	ite	eq
 8006edc:	2301      	moveq	r3, #1
 8006ede:	2300      	movne	r3, #0
 8006ee0:	b2db      	uxtb	r3, r3
 8006ee2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006eea:	f003 0308 	and.w	r3, r3, #8
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d103      	bne.n	8006efa <HAL_UART_IRQHandler+0x17a>
 8006ef2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d04f      	beq.n	8006f9a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006efa:	6878      	ldr	r0, [r7, #4]
 8006efc:	f000 fc38 	bl	8007770 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	695b      	ldr	r3, [r3, #20]
 8006f06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f0a:	2b40      	cmp	r3, #64	@ 0x40
 8006f0c:	d141      	bne.n	8006f92 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	3314      	adds	r3, #20
 8006f14:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f18:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006f1c:	e853 3f00 	ldrex	r3, [r3]
 8006f20:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006f24:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006f28:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006f2c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	3314      	adds	r3, #20
 8006f36:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006f3a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006f3e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f42:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006f46:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006f4a:	e841 2300 	strex	r3, r2, [r1]
 8006f4e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006f52:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d1d9      	bne.n	8006f0e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d013      	beq.n	8006f8a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f66:	4a8a      	ldr	r2, [pc, #552]	@ (8007190 <HAL_UART_IRQHandler+0x410>)
 8006f68:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f6e:	4618      	mov	r0, r3
 8006f70:	f7fd f900 	bl	8004174 <HAL_DMA_Abort_IT>
 8006f74:	4603      	mov	r3, r0
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d016      	beq.n	8006fa8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f80:	687a      	ldr	r2, [r7, #4]
 8006f82:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006f84:	4610      	mov	r0, r2
 8006f86:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f88:	e00e      	b.n	8006fa8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006f8a:	6878      	ldr	r0, [r7, #4]
 8006f8c:	f000 f9c0 	bl	8007310 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f90:	e00a      	b.n	8006fa8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006f92:	6878      	ldr	r0, [r7, #4]
 8006f94:	f000 f9bc 	bl	8007310 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f98:	e006      	b.n	8006fa8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006f9a:	6878      	ldr	r0, [r7, #4]
 8006f9c:	f000 f9b8 	bl	8007310 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	2200      	movs	r2, #0
 8006fa4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8006fa6:	e18d      	b.n	80072c4 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006fa8:	bf00      	nop
    return;
 8006faa:	e18b      	b.n	80072c4 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006fb0:	2b01      	cmp	r3, #1
 8006fb2:	f040 8167 	bne.w	8007284 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006fb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006fba:	f003 0310 	and.w	r3, r3, #16
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	f000 8160 	beq.w	8007284 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8006fc4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006fc8:	f003 0310 	and.w	r3, r3, #16
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	f000 8159 	beq.w	8007284 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006fd2:	2300      	movs	r3, #0
 8006fd4:	60bb      	str	r3, [r7, #8]
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	60bb      	str	r3, [r7, #8]
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	685b      	ldr	r3, [r3, #4]
 8006fe4:	60bb      	str	r3, [r7, #8]
 8006fe6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	695b      	ldr	r3, [r3, #20]
 8006fee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ff2:	2b40      	cmp	r3, #64	@ 0x40
 8006ff4:	f040 80ce 	bne.w	8007194 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	685b      	ldr	r3, [r3, #4]
 8007000:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007004:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007008:	2b00      	cmp	r3, #0
 800700a:	f000 80a9 	beq.w	8007160 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007012:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007016:	429a      	cmp	r2, r3
 8007018:	f080 80a2 	bcs.w	8007160 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007022:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007028:	69db      	ldr	r3, [r3, #28]
 800702a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800702e:	f000 8088 	beq.w	8007142 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	330c      	adds	r3, #12
 8007038:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800703c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007040:	e853 3f00 	ldrex	r3, [r3]
 8007044:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007048:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800704c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007050:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	330c      	adds	r3, #12
 800705a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800705e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007062:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007066:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800706a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800706e:	e841 2300 	strex	r3, r2, [r1]
 8007072:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007076:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800707a:	2b00      	cmp	r3, #0
 800707c:	d1d9      	bne.n	8007032 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	3314      	adds	r3, #20
 8007084:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007086:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007088:	e853 3f00 	ldrex	r3, [r3]
 800708c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800708e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007090:	f023 0301 	bic.w	r3, r3, #1
 8007094:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	3314      	adds	r3, #20
 800709e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80070a2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80070a6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070a8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80070aa:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80070ae:	e841 2300 	strex	r3, r2, [r1]
 80070b2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80070b4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d1e1      	bne.n	800707e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	3314      	adds	r3, #20
 80070c0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070c2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80070c4:	e853 3f00 	ldrex	r3, [r3]
 80070c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80070ca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80070cc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80070d0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	3314      	adds	r3, #20
 80070da:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80070de:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80070e0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070e2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80070e4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80070e6:	e841 2300 	strex	r3, r2, [r1]
 80070ea:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80070ec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d1e3      	bne.n	80070ba <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	2220      	movs	r2, #32
 80070f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	2200      	movs	r2, #0
 80070fe:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	330c      	adds	r3, #12
 8007106:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007108:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800710a:	e853 3f00 	ldrex	r3, [r3]
 800710e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007110:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007112:	f023 0310 	bic.w	r3, r3, #16
 8007116:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	330c      	adds	r3, #12
 8007120:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8007124:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007126:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007128:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800712a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800712c:	e841 2300 	strex	r3, r2, [r1]
 8007130:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007132:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007134:	2b00      	cmp	r3, #0
 8007136:	d1e3      	bne.n	8007100 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800713c:	4618      	mov	r0, r3
 800713e:	f7fc ffa9 	bl	8004094 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	2202      	movs	r2, #2
 8007146:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007150:	b29b      	uxth	r3, r3
 8007152:	1ad3      	subs	r3, r2, r3
 8007154:	b29b      	uxth	r3, r3
 8007156:	4619      	mov	r1, r3
 8007158:	6878      	ldr	r0, [r7, #4]
 800715a:	f7fa fd0d 	bl	8001b78 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800715e:	e0b3      	b.n	80072c8 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007164:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007168:	429a      	cmp	r2, r3
 800716a:	f040 80ad 	bne.w	80072c8 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007172:	69db      	ldr	r3, [r3, #28]
 8007174:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007178:	f040 80a6 	bne.w	80072c8 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	2202      	movs	r2, #2
 8007180:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007186:	4619      	mov	r1, r3
 8007188:	6878      	ldr	r0, [r7, #4]
 800718a:	f7fa fcf5 	bl	8001b78 <HAL_UARTEx_RxEventCallback>
      return;
 800718e:	e09b      	b.n	80072c8 <HAL_UART_IRQHandler+0x548>
 8007190:	08007837 	.word	0x08007837
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800719c:	b29b      	uxth	r3, r3
 800719e:	1ad3      	subs	r3, r2, r3
 80071a0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80071a8:	b29b      	uxth	r3, r3
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	f000 808e 	beq.w	80072cc <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80071b0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	f000 8089 	beq.w	80072cc <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	330c      	adds	r3, #12
 80071c0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071c4:	e853 3f00 	ldrex	r3, [r3]
 80071c8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80071ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071cc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80071d0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	330c      	adds	r3, #12
 80071da:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80071de:	647a      	str	r2, [r7, #68]	@ 0x44
 80071e0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071e2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80071e4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80071e6:	e841 2300 	strex	r3, r2, [r1]
 80071ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80071ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d1e3      	bne.n	80071ba <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	3314      	adds	r3, #20
 80071f8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071fc:	e853 3f00 	ldrex	r3, [r3]
 8007200:	623b      	str	r3, [r7, #32]
   return(result);
 8007202:	6a3b      	ldr	r3, [r7, #32]
 8007204:	f023 0301 	bic.w	r3, r3, #1
 8007208:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	3314      	adds	r3, #20
 8007212:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007216:	633a      	str	r2, [r7, #48]	@ 0x30
 8007218:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800721a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800721c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800721e:	e841 2300 	strex	r3, r2, [r1]
 8007222:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007224:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007226:	2b00      	cmp	r3, #0
 8007228:	d1e3      	bne.n	80071f2 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	2220      	movs	r2, #32
 800722e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	2200      	movs	r2, #0
 8007236:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	330c      	adds	r3, #12
 800723e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007240:	693b      	ldr	r3, [r7, #16]
 8007242:	e853 3f00 	ldrex	r3, [r3]
 8007246:	60fb      	str	r3, [r7, #12]
   return(result);
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	f023 0310 	bic.w	r3, r3, #16
 800724e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	330c      	adds	r3, #12
 8007258:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800725c:	61fa      	str	r2, [r7, #28]
 800725e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007260:	69b9      	ldr	r1, [r7, #24]
 8007262:	69fa      	ldr	r2, [r7, #28]
 8007264:	e841 2300 	strex	r3, r2, [r1]
 8007268:	617b      	str	r3, [r7, #20]
   return(result);
 800726a:	697b      	ldr	r3, [r7, #20]
 800726c:	2b00      	cmp	r3, #0
 800726e:	d1e3      	bne.n	8007238 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	2202      	movs	r2, #2
 8007274:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007276:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800727a:	4619      	mov	r1, r3
 800727c:	6878      	ldr	r0, [r7, #4]
 800727e:	f7fa fc7b 	bl	8001b78 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007282:	e023      	b.n	80072cc <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007284:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007288:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800728c:	2b00      	cmp	r3, #0
 800728e:	d009      	beq.n	80072a4 <HAL_UART_IRQHandler+0x524>
 8007290:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007294:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007298:	2b00      	cmp	r3, #0
 800729a:	d003      	beq.n	80072a4 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800729c:	6878      	ldr	r0, [r7, #4]
 800729e:	f000 fadb 	bl	8007858 <UART_Transmit_IT>
    return;
 80072a2:	e014      	b.n	80072ce <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80072a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d00e      	beq.n	80072ce <HAL_UART_IRQHandler+0x54e>
 80072b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80072b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d008      	beq.n	80072ce <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80072bc:	6878      	ldr	r0, [r7, #4]
 80072be:	f000 fb1b 	bl	80078f8 <UART_EndTransmit_IT>
    return;
 80072c2:	e004      	b.n	80072ce <HAL_UART_IRQHandler+0x54e>
    return;
 80072c4:	bf00      	nop
 80072c6:	e002      	b.n	80072ce <HAL_UART_IRQHandler+0x54e>
      return;
 80072c8:	bf00      	nop
 80072ca:	e000      	b.n	80072ce <HAL_UART_IRQHandler+0x54e>
      return;
 80072cc:	bf00      	nop
  }
}
 80072ce:	37e8      	adds	r7, #232	@ 0xe8
 80072d0:	46bd      	mov	sp, r7
 80072d2:	bd80      	pop	{r7, pc}

080072d4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80072d4:	b480      	push	{r7}
 80072d6:	b083      	sub	sp, #12
 80072d8:	af00      	add	r7, sp, #0
 80072da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80072dc:	bf00      	nop
 80072de:	370c      	adds	r7, #12
 80072e0:	46bd      	mov	sp, r7
 80072e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e6:	4770      	bx	lr

080072e8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80072e8:	b480      	push	{r7}
 80072ea:	b083      	sub	sp, #12
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80072f0:	bf00      	nop
 80072f2:	370c      	adds	r7, #12
 80072f4:	46bd      	mov	sp, r7
 80072f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072fa:	4770      	bx	lr

080072fc <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80072fc:	b480      	push	{r7}
 80072fe:	b083      	sub	sp, #12
 8007300:	af00      	add	r7, sp, #0
 8007302:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8007304:	bf00      	nop
 8007306:	370c      	adds	r7, #12
 8007308:	46bd      	mov	sp, r7
 800730a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800730e:	4770      	bx	lr

08007310 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007310:	b480      	push	{r7}
 8007312:	b083      	sub	sp, #12
 8007314:	af00      	add	r7, sp, #0
 8007316:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007318:	bf00      	nop
 800731a:	370c      	adds	r7, #12
 800731c:	46bd      	mov	sp, r7
 800731e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007322:	4770      	bx	lr

08007324 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007324:	b580      	push	{r7, lr}
 8007326:	b09c      	sub	sp, #112	@ 0x70
 8007328:	af00      	add	r7, sp, #0
 800732a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007330:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800733c:	2b00      	cmp	r3, #0
 800733e:	d172      	bne.n	8007426 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8007340:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007342:	2200      	movs	r2, #0
 8007344:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007346:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	330c      	adds	r3, #12
 800734c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800734e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007350:	e853 3f00 	ldrex	r3, [r3]
 8007354:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007356:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007358:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800735c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800735e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	330c      	adds	r3, #12
 8007364:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007366:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007368:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800736a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800736c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800736e:	e841 2300 	strex	r3, r2, [r1]
 8007372:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007374:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007376:	2b00      	cmp	r3, #0
 8007378:	d1e5      	bne.n	8007346 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800737a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	3314      	adds	r3, #20
 8007380:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007382:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007384:	e853 3f00 	ldrex	r3, [r3]
 8007388:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800738a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800738c:	f023 0301 	bic.w	r3, r3, #1
 8007390:	667b      	str	r3, [r7, #100]	@ 0x64
 8007392:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	3314      	adds	r3, #20
 8007398:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800739a:	647a      	str	r2, [r7, #68]	@ 0x44
 800739c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800739e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80073a0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80073a2:	e841 2300 	strex	r3, r2, [r1]
 80073a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80073a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d1e5      	bne.n	800737a <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80073ae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	3314      	adds	r3, #20
 80073b4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073b8:	e853 3f00 	ldrex	r3, [r3]
 80073bc:	623b      	str	r3, [r7, #32]
   return(result);
 80073be:	6a3b      	ldr	r3, [r7, #32]
 80073c0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80073c4:	663b      	str	r3, [r7, #96]	@ 0x60
 80073c6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	3314      	adds	r3, #20
 80073cc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80073ce:	633a      	str	r2, [r7, #48]	@ 0x30
 80073d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073d2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80073d4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80073d6:	e841 2300 	strex	r3, r2, [r1]
 80073da:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80073dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d1e5      	bne.n	80073ae <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80073e2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80073e4:	2220      	movs	r2, #32
 80073e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80073ea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80073ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073ee:	2b01      	cmp	r3, #1
 80073f0:	d119      	bne.n	8007426 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80073f2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	330c      	adds	r3, #12
 80073f8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073fa:	693b      	ldr	r3, [r7, #16]
 80073fc:	e853 3f00 	ldrex	r3, [r3]
 8007400:	60fb      	str	r3, [r7, #12]
   return(result);
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	f023 0310 	bic.w	r3, r3, #16
 8007408:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800740a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	330c      	adds	r3, #12
 8007410:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007412:	61fa      	str	r2, [r7, #28]
 8007414:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007416:	69b9      	ldr	r1, [r7, #24]
 8007418:	69fa      	ldr	r2, [r7, #28]
 800741a:	e841 2300 	strex	r3, r2, [r1]
 800741e:	617b      	str	r3, [r7, #20]
   return(result);
 8007420:	697b      	ldr	r3, [r7, #20]
 8007422:	2b00      	cmp	r3, #0
 8007424:	d1e5      	bne.n	80073f2 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007426:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007428:	2200      	movs	r2, #0
 800742a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800742c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800742e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007430:	2b01      	cmp	r3, #1
 8007432:	d106      	bne.n	8007442 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007434:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007436:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007438:	4619      	mov	r1, r3
 800743a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800743c:	f7fa fb9c 	bl	8001b78 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007440:	e002      	b.n	8007448 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8007442:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007444:	f7ff ff50 	bl	80072e8 <HAL_UART_RxCpltCallback>
}
 8007448:	bf00      	nop
 800744a:	3770      	adds	r7, #112	@ 0x70
 800744c:	46bd      	mov	sp, r7
 800744e:	bd80      	pop	{r7, pc}

08007450 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007450:	b580      	push	{r7, lr}
 8007452:	b084      	sub	sp, #16
 8007454:	af00      	add	r7, sp, #0
 8007456:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800745c:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	2201      	movs	r2, #1
 8007462:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007468:	2b01      	cmp	r3, #1
 800746a:	d108      	bne.n	800747e <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007470:	085b      	lsrs	r3, r3, #1
 8007472:	b29b      	uxth	r3, r3
 8007474:	4619      	mov	r1, r3
 8007476:	68f8      	ldr	r0, [r7, #12]
 8007478:	f7fa fb7e 	bl	8001b78 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800747c:	e002      	b.n	8007484 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800747e:	68f8      	ldr	r0, [r7, #12]
 8007480:	f7ff ff3c 	bl	80072fc <HAL_UART_RxHalfCpltCallback>
}
 8007484:	bf00      	nop
 8007486:	3710      	adds	r7, #16
 8007488:	46bd      	mov	sp, r7
 800748a:	bd80      	pop	{r7, pc}

0800748c <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800748c:	b580      	push	{r7, lr}
 800748e:	b084      	sub	sp, #16
 8007490:	af00      	add	r7, sp, #0
 8007492:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8007494:	2300      	movs	r3, #0
 8007496:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800749c:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800749e:	68bb      	ldr	r3, [r7, #8]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	695b      	ldr	r3, [r3, #20]
 80074a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80074a8:	2b80      	cmp	r3, #128	@ 0x80
 80074aa:	bf0c      	ite	eq
 80074ac:	2301      	moveq	r3, #1
 80074ae:	2300      	movne	r3, #0
 80074b0:	b2db      	uxtb	r3, r3
 80074b2:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80074b4:	68bb      	ldr	r3, [r7, #8]
 80074b6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80074ba:	b2db      	uxtb	r3, r3
 80074bc:	2b21      	cmp	r3, #33	@ 0x21
 80074be:	d108      	bne.n	80074d2 <UART_DMAError+0x46>
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d005      	beq.n	80074d2 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80074c6:	68bb      	ldr	r3, [r7, #8]
 80074c8:	2200      	movs	r2, #0
 80074ca:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 80074cc:	68b8      	ldr	r0, [r7, #8]
 80074ce:	f000 f927 	bl	8007720 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80074d2:	68bb      	ldr	r3, [r7, #8]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	695b      	ldr	r3, [r3, #20]
 80074d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074dc:	2b40      	cmp	r3, #64	@ 0x40
 80074de:	bf0c      	ite	eq
 80074e0:	2301      	moveq	r3, #1
 80074e2:	2300      	movne	r3, #0
 80074e4:	b2db      	uxtb	r3, r3
 80074e6:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80074e8:	68bb      	ldr	r3, [r7, #8]
 80074ea:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80074ee:	b2db      	uxtb	r3, r3
 80074f0:	2b22      	cmp	r3, #34	@ 0x22
 80074f2:	d108      	bne.n	8007506 <UART_DMAError+0x7a>
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d005      	beq.n	8007506 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80074fa:	68bb      	ldr	r3, [r7, #8]
 80074fc:	2200      	movs	r2, #0
 80074fe:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8007500:	68b8      	ldr	r0, [r7, #8]
 8007502:	f000 f935 	bl	8007770 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007506:	68bb      	ldr	r3, [r7, #8]
 8007508:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800750a:	f043 0210 	orr.w	r2, r3, #16
 800750e:	68bb      	ldr	r3, [r7, #8]
 8007510:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007512:	68b8      	ldr	r0, [r7, #8]
 8007514:	f7ff fefc 	bl	8007310 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007518:	bf00      	nop
 800751a:	3710      	adds	r7, #16
 800751c:	46bd      	mov	sp, r7
 800751e:	bd80      	pop	{r7, pc}

08007520 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007520:	b580      	push	{r7, lr}
 8007522:	b086      	sub	sp, #24
 8007524:	af00      	add	r7, sp, #0
 8007526:	60f8      	str	r0, [r7, #12]
 8007528:	60b9      	str	r1, [r7, #8]
 800752a:	603b      	str	r3, [r7, #0]
 800752c:	4613      	mov	r3, r2
 800752e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007530:	e03b      	b.n	80075aa <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007532:	6a3b      	ldr	r3, [r7, #32]
 8007534:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007538:	d037      	beq.n	80075aa <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800753a:	f7fc fb63 	bl	8003c04 <HAL_GetTick>
 800753e:	4602      	mov	r2, r0
 8007540:	683b      	ldr	r3, [r7, #0]
 8007542:	1ad3      	subs	r3, r2, r3
 8007544:	6a3a      	ldr	r2, [r7, #32]
 8007546:	429a      	cmp	r2, r3
 8007548:	d302      	bcc.n	8007550 <UART_WaitOnFlagUntilTimeout+0x30>
 800754a:	6a3b      	ldr	r3, [r7, #32]
 800754c:	2b00      	cmp	r3, #0
 800754e:	d101      	bne.n	8007554 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007550:	2303      	movs	r3, #3
 8007552:	e03a      	b.n	80075ca <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	68db      	ldr	r3, [r3, #12]
 800755a:	f003 0304 	and.w	r3, r3, #4
 800755e:	2b00      	cmp	r3, #0
 8007560:	d023      	beq.n	80075aa <UART_WaitOnFlagUntilTimeout+0x8a>
 8007562:	68bb      	ldr	r3, [r7, #8]
 8007564:	2b80      	cmp	r3, #128	@ 0x80
 8007566:	d020      	beq.n	80075aa <UART_WaitOnFlagUntilTimeout+0x8a>
 8007568:	68bb      	ldr	r3, [r7, #8]
 800756a:	2b40      	cmp	r3, #64	@ 0x40
 800756c:	d01d      	beq.n	80075aa <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	f003 0308 	and.w	r3, r3, #8
 8007578:	2b08      	cmp	r3, #8
 800757a:	d116      	bne.n	80075aa <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800757c:	2300      	movs	r3, #0
 800757e:	617b      	str	r3, [r7, #20]
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	617b      	str	r3, [r7, #20]
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	685b      	ldr	r3, [r3, #4]
 800758e:	617b      	str	r3, [r7, #20]
 8007590:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007592:	68f8      	ldr	r0, [r7, #12]
 8007594:	f000 f8ec 	bl	8007770 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	2208      	movs	r2, #8
 800759c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	2200      	movs	r2, #0
 80075a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80075a6:	2301      	movs	r3, #1
 80075a8:	e00f      	b.n	80075ca <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	681a      	ldr	r2, [r3, #0]
 80075b0:	68bb      	ldr	r3, [r7, #8]
 80075b2:	4013      	ands	r3, r2
 80075b4:	68ba      	ldr	r2, [r7, #8]
 80075b6:	429a      	cmp	r2, r3
 80075b8:	bf0c      	ite	eq
 80075ba:	2301      	moveq	r3, #1
 80075bc:	2300      	movne	r3, #0
 80075be:	b2db      	uxtb	r3, r3
 80075c0:	461a      	mov	r2, r3
 80075c2:	79fb      	ldrb	r3, [r7, #7]
 80075c4:	429a      	cmp	r2, r3
 80075c6:	d0b4      	beq.n	8007532 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80075c8:	2300      	movs	r3, #0
}
 80075ca:	4618      	mov	r0, r3
 80075cc:	3718      	adds	r7, #24
 80075ce:	46bd      	mov	sp, r7
 80075d0:	bd80      	pop	{r7, pc}
	...

080075d4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80075d4:	b580      	push	{r7, lr}
 80075d6:	b098      	sub	sp, #96	@ 0x60
 80075d8:	af00      	add	r7, sp, #0
 80075da:	60f8      	str	r0, [r7, #12]
 80075dc:	60b9      	str	r1, [r7, #8]
 80075de:	4613      	mov	r3, r2
 80075e0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80075e2:	68ba      	ldr	r2, [r7, #8]
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	88fa      	ldrh	r2, [r7, #6]
 80075ec:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	2200      	movs	r2, #0
 80075f2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	2222      	movs	r2, #34	@ 0x22
 80075f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007600:	4a44      	ldr	r2, [pc, #272]	@ (8007714 <UART_Start_Receive_DMA+0x140>)
 8007602:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007608:	4a43      	ldr	r2, [pc, #268]	@ (8007718 <UART_Start_Receive_DMA+0x144>)
 800760a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007610:	4a42      	ldr	r2, [pc, #264]	@ (800771c <UART_Start_Receive_DMA+0x148>)
 8007612:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007618:	2200      	movs	r2, #0
 800761a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800761c:	f107 0308 	add.w	r3, r7, #8
 8007620:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	3304      	adds	r3, #4
 800762c:	4619      	mov	r1, r3
 800762e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007630:	681a      	ldr	r2, [r3, #0]
 8007632:	88fb      	ldrh	r3, [r7, #6]
 8007634:	f7fc fcd6 	bl	8003fe4 <HAL_DMA_Start_IT>
 8007638:	4603      	mov	r3, r0
 800763a:	2b00      	cmp	r3, #0
 800763c:	d008      	beq.n	8007650 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	2210      	movs	r2, #16
 8007642:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	2220      	movs	r2, #32
 8007648:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 800764c:	2301      	movs	r3, #1
 800764e:	e05d      	b.n	800770c <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8007650:	2300      	movs	r3, #0
 8007652:	613b      	str	r3, [r7, #16]
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	613b      	str	r3, [r7, #16]
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	685b      	ldr	r3, [r3, #4]
 8007662:	613b      	str	r3, [r7, #16]
 8007664:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	691b      	ldr	r3, [r3, #16]
 800766a:	2b00      	cmp	r3, #0
 800766c:	d019      	beq.n	80076a2 <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	330c      	adds	r3, #12
 8007674:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007676:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007678:	e853 3f00 	ldrex	r3, [r3]
 800767c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800767e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007680:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007684:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	330c      	adds	r3, #12
 800768c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800768e:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8007690:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007692:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8007694:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007696:	e841 2300 	strex	r3, r2, [r1]
 800769a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800769c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d1e5      	bne.n	800766e <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	3314      	adds	r3, #20
 80076a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076ac:	e853 3f00 	ldrex	r3, [r3]
 80076b0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80076b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076b4:	f043 0301 	orr.w	r3, r3, #1
 80076b8:	657b      	str	r3, [r7, #84]	@ 0x54
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	3314      	adds	r3, #20
 80076c0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80076c2:	63ba      	str	r2, [r7, #56]	@ 0x38
 80076c4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076c6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80076c8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80076ca:	e841 2300 	strex	r3, r2, [r1]
 80076ce:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80076d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d1e5      	bne.n	80076a2 <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	3314      	adds	r3, #20
 80076dc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076de:	69bb      	ldr	r3, [r7, #24]
 80076e0:	e853 3f00 	ldrex	r3, [r3]
 80076e4:	617b      	str	r3, [r7, #20]
   return(result);
 80076e6:	697b      	ldr	r3, [r7, #20]
 80076e8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80076ec:	653b      	str	r3, [r7, #80]	@ 0x50
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	3314      	adds	r3, #20
 80076f4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80076f6:	627a      	str	r2, [r7, #36]	@ 0x24
 80076f8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076fa:	6a39      	ldr	r1, [r7, #32]
 80076fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80076fe:	e841 2300 	strex	r3, r2, [r1]
 8007702:	61fb      	str	r3, [r7, #28]
   return(result);
 8007704:	69fb      	ldr	r3, [r7, #28]
 8007706:	2b00      	cmp	r3, #0
 8007708:	d1e5      	bne.n	80076d6 <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 800770a:	2300      	movs	r3, #0
}
 800770c:	4618      	mov	r0, r3
 800770e:	3760      	adds	r7, #96	@ 0x60
 8007710:	46bd      	mov	sp, r7
 8007712:	bd80      	pop	{r7, pc}
 8007714:	08007325 	.word	0x08007325
 8007718:	08007451 	.word	0x08007451
 800771c:	0800748d 	.word	0x0800748d

08007720 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007720:	b480      	push	{r7}
 8007722:	b089      	sub	sp, #36	@ 0x24
 8007724:	af00      	add	r7, sp, #0
 8007726:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	330c      	adds	r3, #12
 800772e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	e853 3f00 	ldrex	r3, [r3]
 8007736:	60bb      	str	r3, [r7, #8]
   return(result);
 8007738:	68bb      	ldr	r3, [r7, #8]
 800773a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800773e:	61fb      	str	r3, [r7, #28]
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	330c      	adds	r3, #12
 8007746:	69fa      	ldr	r2, [r7, #28]
 8007748:	61ba      	str	r2, [r7, #24]
 800774a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800774c:	6979      	ldr	r1, [r7, #20]
 800774e:	69ba      	ldr	r2, [r7, #24]
 8007750:	e841 2300 	strex	r3, r2, [r1]
 8007754:	613b      	str	r3, [r7, #16]
   return(result);
 8007756:	693b      	ldr	r3, [r7, #16]
 8007758:	2b00      	cmp	r3, #0
 800775a:	d1e5      	bne.n	8007728 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	2220      	movs	r2, #32
 8007760:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8007764:	bf00      	nop
 8007766:	3724      	adds	r7, #36	@ 0x24
 8007768:	46bd      	mov	sp, r7
 800776a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800776e:	4770      	bx	lr

08007770 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007770:	b480      	push	{r7}
 8007772:	b095      	sub	sp, #84	@ 0x54
 8007774:	af00      	add	r7, sp, #0
 8007776:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	330c      	adds	r3, #12
 800777e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007780:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007782:	e853 3f00 	ldrex	r3, [r3]
 8007786:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007788:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800778a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800778e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	330c      	adds	r3, #12
 8007796:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007798:	643a      	str	r2, [r7, #64]	@ 0x40
 800779a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800779c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800779e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80077a0:	e841 2300 	strex	r3, r2, [r1]
 80077a4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80077a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d1e5      	bne.n	8007778 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	3314      	adds	r3, #20
 80077b2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077b4:	6a3b      	ldr	r3, [r7, #32]
 80077b6:	e853 3f00 	ldrex	r3, [r3]
 80077ba:	61fb      	str	r3, [r7, #28]
   return(result);
 80077bc:	69fb      	ldr	r3, [r7, #28]
 80077be:	f023 0301 	bic.w	r3, r3, #1
 80077c2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	3314      	adds	r3, #20
 80077ca:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80077cc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80077ce:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077d0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80077d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80077d4:	e841 2300 	strex	r3, r2, [r1]
 80077d8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80077da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d1e5      	bne.n	80077ac <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80077e4:	2b01      	cmp	r3, #1
 80077e6:	d119      	bne.n	800781c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	330c      	adds	r3, #12
 80077ee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	e853 3f00 	ldrex	r3, [r3]
 80077f6:	60bb      	str	r3, [r7, #8]
   return(result);
 80077f8:	68bb      	ldr	r3, [r7, #8]
 80077fa:	f023 0310 	bic.w	r3, r3, #16
 80077fe:	647b      	str	r3, [r7, #68]	@ 0x44
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	330c      	adds	r3, #12
 8007806:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007808:	61ba      	str	r2, [r7, #24]
 800780a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800780c:	6979      	ldr	r1, [r7, #20]
 800780e:	69ba      	ldr	r2, [r7, #24]
 8007810:	e841 2300 	strex	r3, r2, [r1]
 8007814:	613b      	str	r3, [r7, #16]
   return(result);
 8007816:	693b      	ldr	r3, [r7, #16]
 8007818:	2b00      	cmp	r3, #0
 800781a:	d1e5      	bne.n	80077e8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	2220      	movs	r2, #32
 8007820:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	2200      	movs	r2, #0
 8007828:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800782a:	bf00      	nop
 800782c:	3754      	adds	r7, #84	@ 0x54
 800782e:	46bd      	mov	sp, r7
 8007830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007834:	4770      	bx	lr

08007836 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007836:	b580      	push	{r7, lr}
 8007838:	b084      	sub	sp, #16
 800783a:	af00      	add	r7, sp, #0
 800783c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007842:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	2200      	movs	r2, #0
 8007848:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800784a:	68f8      	ldr	r0, [r7, #12]
 800784c:	f7ff fd60 	bl	8007310 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007850:	bf00      	nop
 8007852:	3710      	adds	r7, #16
 8007854:	46bd      	mov	sp, r7
 8007856:	bd80      	pop	{r7, pc}

08007858 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007858:	b480      	push	{r7}
 800785a:	b085      	sub	sp, #20
 800785c:	af00      	add	r7, sp, #0
 800785e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007866:	b2db      	uxtb	r3, r3
 8007868:	2b21      	cmp	r3, #33	@ 0x21
 800786a:	d13e      	bne.n	80078ea <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	689b      	ldr	r3, [r3, #8]
 8007870:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007874:	d114      	bne.n	80078a0 <UART_Transmit_IT+0x48>
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	691b      	ldr	r3, [r3, #16]
 800787a:	2b00      	cmp	r3, #0
 800787c:	d110      	bne.n	80078a0 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	6a1b      	ldr	r3, [r3, #32]
 8007882:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	881b      	ldrh	r3, [r3, #0]
 8007888:	461a      	mov	r2, r3
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007892:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	6a1b      	ldr	r3, [r3, #32]
 8007898:	1c9a      	adds	r2, r3, #2
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	621a      	str	r2, [r3, #32]
 800789e:	e008      	b.n	80078b2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	6a1b      	ldr	r3, [r3, #32]
 80078a4:	1c59      	adds	r1, r3, #1
 80078a6:	687a      	ldr	r2, [r7, #4]
 80078a8:	6211      	str	r1, [r2, #32]
 80078aa:	781a      	ldrb	r2, [r3, #0]
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80078b6:	b29b      	uxth	r3, r3
 80078b8:	3b01      	subs	r3, #1
 80078ba:	b29b      	uxth	r3, r3
 80078bc:	687a      	ldr	r2, [r7, #4]
 80078be:	4619      	mov	r1, r3
 80078c0:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d10f      	bne.n	80078e6 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	68da      	ldr	r2, [r3, #12]
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80078d4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	68da      	ldr	r2, [r3, #12]
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80078e4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80078e6:	2300      	movs	r3, #0
 80078e8:	e000      	b.n	80078ec <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80078ea:	2302      	movs	r3, #2
  }
}
 80078ec:	4618      	mov	r0, r3
 80078ee:	3714      	adds	r7, #20
 80078f0:	46bd      	mov	sp, r7
 80078f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f6:	4770      	bx	lr

080078f8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80078f8:	b580      	push	{r7, lr}
 80078fa:	b082      	sub	sp, #8
 80078fc:	af00      	add	r7, sp, #0
 80078fe:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	68da      	ldr	r2, [r3, #12]
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800790e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	2220      	movs	r2, #32
 8007914:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007918:	6878      	ldr	r0, [r7, #4]
 800791a:	f7ff fcdb 	bl	80072d4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800791e:	2300      	movs	r3, #0
}
 8007920:	4618      	mov	r0, r3
 8007922:	3708      	adds	r7, #8
 8007924:	46bd      	mov	sp, r7
 8007926:	bd80      	pop	{r7, pc}

08007928 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007928:	b580      	push	{r7, lr}
 800792a:	b08c      	sub	sp, #48	@ 0x30
 800792c:	af00      	add	r7, sp, #0
 800792e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8007930:	2300      	movs	r3, #0
 8007932:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8007934:	2300      	movs	r3, #0
 8007936:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800793e:	b2db      	uxtb	r3, r3
 8007940:	2b22      	cmp	r3, #34	@ 0x22
 8007942:	f040 80aa 	bne.w	8007a9a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	689b      	ldr	r3, [r3, #8]
 800794a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800794e:	d115      	bne.n	800797c <UART_Receive_IT+0x54>
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	691b      	ldr	r3, [r3, #16]
 8007954:	2b00      	cmp	r3, #0
 8007956:	d111      	bne.n	800797c <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800795c:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	685b      	ldr	r3, [r3, #4]
 8007964:	b29b      	uxth	r3, r3
 8007966:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800796a:	b29a      	uxth	r2, r3
 800796c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800796e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007974:	1c9a      	adds	r2, r3, #2
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	629a      	str	r2, [r3, #40]	@ 0x28
 800797a:	e024      	b.n	80079c6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007980:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	689b      	ldr	r3, [r3, #8]
 8007986:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800798a:	d007      	beq.n	800799c <UART_Receive_IT+0x74>
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	689b      	ldr	r3, [r3, #8]
 8007990:	2b00      	cmp	r3, #0
 8007992:	d10a      	bne.n	80079aa <UART_Receive_IT+0x82>
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	691b      	ldr	r3, [r3, #16]
 8007998:	2b00      	cmp	r3, #0
 800799a:	d106      	bne.n	80079aa <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	685b      	ldr	r3, [r3, #4]
 80079a2:	b2da      	uxtb	r2, r3
 80079a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079a6:	701a      	strb	r2, [r3, #0]
 80079a8:	e008      	b.n	80079bc <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	685b      	ldr	r3, [r3, #4]
 80079b0:	b2db      	uxtb	r3, r3
 80079b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80079b6:	b2da      	uxtb	r2, r3
 80079b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079ba:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079c0:	1c5a      	adds	r2, r3, #1
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80079ca:	b29b      	uxth	r3, r3
 80079cc:	3b01      	subs	r3, #1
 80079ce:	b29b      	uxth	r3, r3
 80079d0:	687a      	ldr	r2, [r7, #4]
 80079d2:	4619      	mov	r1, r3
 80079d4:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d15d      	bne.n	8007a96 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	68da      	ldr	r2, [r3, #12]
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	f022 0220 	bic.w	r2, r2, #32
 80079e8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	68da      	ldr	r2, [r3, #12]
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80079f8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	695a      	ldr	r2, [r3, #20]
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	f022 0201 	bic.w	r2, r2, #1
 8007a08:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	2220      	movs	r2, #32
 8007a0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	2200      	movs	r2, #0
 8007a16:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a1c:	2b01      	cmp	r3, #1
 8007a1e:	d135      	bne.n	8007a8c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	2200      	movs	r2, #0
 8007a24:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	330c      	adds	r3, #12
 8007a2c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a2e:	697b      	ldr	r3, [r7, #20]
 8007a30:	e853 3f00 	ldrex	r3, [r3]
 8007a34:	613b      	str	r3, [r7, #16]
   return(result);
 8007a36:	693b      	ldr	r3, [r7, #16]
 8007a38:	f023 0310 	bic.w	r3, r3, #16
 8007a3c:	627b      	str	r3, [r7, #36]	@ 0x24
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	330c      	adds	r3, #12
 8007a44:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007a46:	623a      	str	r2, [r7, #32]
 8007a48:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a4a:	69f9      	ldr	r1, [r7, #28]
 8007a4c:	6a3a      	ldr	r2, [r7, #32]
 8007a4e:	e841 2300 	strex	r3, r2, [r1]
 8007a52:	61bb      	str	r3, [r7, #24]
   return(result);
 8007a54:	69bb      	ldr	r3, [r7, #24]
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d1e5      	bne.n	8007a26 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	f003 0310 	and.w	r3, r3, #16
 8007a64:	2b10      	cmp	r3, #16
 8007a66:	d10a      	bne.n	8007a7e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007a68:	2300      	movs	r3, #0
 8007a6a:	60fb      	str	r3, [r7, #12]
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	60fb      	str	r3, [r7, #12]
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	685b      	ldr	r3, [r3, #4]
 8007a7a:	60fb      	str	r3, [r7, #12]
 8007a7c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007a82:	4619      	mov	r1, r3
 8007a84:	6878      	ldr	r0, [r7, #4]
 8007a86:	f7fa f877 	bl	8001b78 <HAL_UARTEx_RxEventCallback>
 8007a8a:	e002      	b.n	8007a92 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007a8c:	6878      	ldr	r0, [r7, #4]
 8007a8e:	f7ff fc2b 	bl	80072e8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007a92:	2300      	movs	r3, #0
 8007a94:	e002      	b.n	8007a9c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007a96:	2300      	movs	r3, #0
 8007a98:	e000      	b.n	8007a9c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8007a9a:	2302      	movs	r3, #2
  }
}
 8007a9c:	4618      	mov	r0, r3
 8007a9e:	3730      	adds	r7, #48	@ 0x30
 8007aa0:	46bd      	mov	sp, r7
 8007aa2:	bd80      	pop	{r7, pc}

08007aa4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007aa4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007aa8:	b0c0      	sub	sp, #256	@ 0x100
 8007aaa:	af00      	add	r7, sp, #0
 8007aac:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007ab0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	691b      	ldr	r3, [r3, #16]
 8007ab8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007abc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ac0:	68d9      	ldr	r1, [r3, #12]
 8007ac2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ac6:	681a      	ldr	r2, [r3, #0]
 8007ac8:	ea40 0301 	orr.w	r3, r0, r1
 8007acc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007ace:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ad2:	689a      	ldr	r2, [r3, #8]
 8007ad4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ad8:	691b      	ldr	r3, [r3, #16]
 8007ada:	431a      	orrs	r2, r3
 8007adc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ae0:	695b      	ldr	r3, [r3, #20]
 8007ae2:	431a      	orrs	r2, r3
 8007ae4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ae8:	69db      	ldr	r3, [r3, #28]
 8007aea:	4313      	orrs	r3, r2
 8007aec:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007af0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	68db      	ldr	r3, [r3, #12]
 8007af8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8007afc:	f021 010c 	bic.w	r1, r1, #12
 8007b00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b04:	681a      	ldr	r2, [r3, #0]
 8007b06:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007b0a:	430b      	orrs	r3, r1
 8007b0c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007b0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	695b      	ldr	r3, [r3, #20]
 8007b16:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8007b1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b1e:	6999      	ldr	r1, [r3, #24]
 8007b20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b24:	681a      	ldr	r2, [r3, #0]
 8007b26:	ea40 0301 	orr.w	r3, r0, r1
 8007b2a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007b2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b30:	681a      	ldr	r2, [r3, #0]
 8007b32:	4b8f      	ldr	r3, [pc, #572]	@ (8007d70 <UART_SetConfig+0x2cc>)
 8007b34:	429a      	cmp	r2, r3
 8007b36:	d005      	beq.n	8007b44 <UART_SetConfig+0xa0>
 8007b38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b3c:	681a      	ldr	r2, [r3, #0]
 8007b3e:	4b8d      	ldr	r3, [pc, #564]	@ (8007d74 <UART_SetConfig+0x2d0>)
 8007b40:	429a      	cmp	r2, r3
 8007b42:	d104      	bne.n	8007b4e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007b44:	f7fd fef8 	bl	8005938 <HAL_RCC_GetPCLK2Freq>
 8007b48:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8007b4c:	e003      	b.n	8007b56 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007b4e:	f7fd fedf 	bl	8005910 <HAL_RCC_GetPCLK1Freq>
 8007b52:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007b56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b5a:	69db      	ldr	r3, [r3, #28]
 8007b5c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007b60:	f040 810c 	bne.w	8007d7c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007b64:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007b68:	2200      	movs	r2, #0
 8007b6a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007b6e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007b72:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8007b76:	4622      	mov	r2, r4
 8007b78:	462b      	mov	r3, r5
 8007b7a:	1891      	adds	r1, r2, r2
 8007b7c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8007b7e:	415b      	adcs	r3, r3
 8007b80:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007b82:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007b86:	4621      	mov	r1, r4
 8007b88:	eb12 0801 	adds.w	r8, r2, r1
 8007b8c:	4629      	mov	r1, r5
 8007b8e:	eb43 0901 	adc.w	r9, r3, r1
 8007b92:	f04f 0200 	mov.w	r2, #0
 8007b96:	f04f 0300 	mov.w	r3, #0
 8007b9a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007b9e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007ba2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007ba6:	4690      	mov	r8, r2
 8007ba8:	4699      	mov	r9, r3
 8007baa:	4623      	mov	r3, r4
 8007bac:	eb18 0303 	adds.w	r3, r8, r3
 8007bb0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007bb4:	462b      	mov	r3, r5
 8007bb6:	eb49 0303 	adc.w	r3, r9, r3
 8007bba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007bbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007bc2:	685b      	ldr	r3, [r3, #4]
 8007bc4:	2200      	movs	r2, #0
 8007bc6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007bca:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8007bce:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007bd2:	460b      	mov	r3, r1
 8007bd4:	18db      	adds	r3, r3, r3
 8007bd6:	653b      	str	r3, [r7, #80]	@ 0x50
 8007bd8:	4613      	mov	r3, r2
 8007bda:	eb42 0303 	adc.w	r3, r2, r3
 8007bde:	657b      	str	r3, [r7, #84]	@ 0x54
 8007be0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007be4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007be8:	f7f8 faee 	bl	80001c8 <__aeabi_uldivmod>
 8007bec:	4602      	mov	r2, r0
 8007bee:	460b      	mov	r3, r1
 8007bf0:	4b61      	ldr	r3, [pc, #388]	@ (8007d78 <UART_SetConfig+0x2d4>)
 8007bf2:	fba3 2302 	umull	r2, r3, r3, r2
 8007bf6:	095b      	lsrs	r3, r3, #5
 8007bf8:	011c      	lsls	r4, r3, #4
 8007bfa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007bfe:	2200      	movs	r2, #0
 8007c00:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007c04:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007c08:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007c0c:	4642      	mov	r2, r8
 8007c0e:	464b      	mov	r3, r9
 8007c10:	1891      	adds	r1, r2, r2
 8007c12:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007c14:	415b      	adcs	r3, r3
 8007c16:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007c18:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007c1c:	4641      	mov	r1, r8
 8007c1e:	eb12 0a01 	adds.w	sl, r2, r1
 8007c22:	4649      	mov	r1, r9
 8007c24:	eb43 0b01 	adc.w	fp, r3, r1
 8007c28:	f04f 0200 	mov.w	r2, #0
 8007c2c:	f04f 0300 	mov.w	r3, #0
 8007c30:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007c34:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007c38:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007c3c:	4692      	mov	sl, r2
 8007c3e:	469b      	mov	fp, r3
 8007c40:	4643      	mov	r3, r8
 8007c42:	eb1a 0303 	adds.w	r3, sl, r3
 8007c46:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007c4a:	464b      	mov	r3, r9
 8007c4c:	eb4b 0303 	adc.w	r3, fp, r3
 8007c50:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007c54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c58:	685b      	ldr	r3, [r3, #4]
 8007c5a:	2200      	movs	r2, #0
 8007c5c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007c60:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007c64:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007c68:	460b      	mov	r3, r1
 8007c6a:	18db      	adds	r3, r3, r3
 8007c6c:	643b      	str	r3, [r7, #64]	@ 0x40
 8007c6e:	4613      	mov	r3, r2
 8007c70:	eb42 0303 	adc.w	r3, r2, r3
 8007c74:	647b      	str	r3, [r7, #68]	@ 0x44
 8007c76:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8007c7a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8007c7e:	f7f8 faa3 	bl	80001c8 <__aeabi_uldivmod>
 8007c82:	4602      	mov	r2, r0
 8007c84:	460b      	mov	r3, r1
 8007c86:	4611      	mov	r1, r2
 8007c88:	4b3b      	ldr	r3, [pc, #236]	@ (8007d78 <UART_SetConfig+0x2d4>)
 8007c8a:	fba3 2301 	umull	r2, r3, r3, r1
 8007c8e:	095b      	lsrs	r3, r3, #5
 8007c90:	2264      	movs	r2, #100	@ 0x64
 8007c92:	fb02 f303 	mul.w	r3, r2, r3
 8007c96:	1acb      	subs	r3, r1, r3
 8007c98:	00db      	lsls	r3, r3, #3
 8007c9a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8007c9e:	4b36      	ldr	r3, [pc, #216]	@ (8007d78 <UART_SetConfig+0x2d4>)
 8007ca0:	fba3 2302 	umull	r2, r3, r3, r2
 8007ca4:	095b      	lsrs	r3, r3, #5
 8007ca6:	005b      	lsls	r3, r3, #1
 8007ca8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007cac:	441c      	add	r4, r3
 8007cae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007cb2:	2200      	movs	r2, #0
 8007cb4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007cb8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007cbc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007cc0:	4642      	mov	r2, r8
 8007cc2:	464b      	mov	r3, r9
 8007cc4:	1891      	adds	r1, r2, r2
 8007cc6:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007cc8:	415b      	adcs	r3, r3
 8007cca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007ccc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007cd0:	4641      	mov	r1, r8
 8007cd2:	1851      	adds	r1, r2, r1
 8007cd4:	6339      	str	r1, [r7, #48]	@ 0x30
 8007cd6:	4649      	mov	r1, r9
 8007cd8:	414b      	adcs	r3, r1
 8007cda:	637b      	str	r3, [r7, #52]	@ 0x34
 8007cdc:	f04f 0200 	mov.w	r2, #0
 8007ce0:	f04f 0300 	mov.w	r3, #0
 8007ce4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007ce8:	4659      	mov	r1, fp
 8007cea:	00cb      	lsls	r3, r1, #3
 8007cec:	4651      	mov	r1, sl
 8007cee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007cf2:	4651      	mov	r1, sl
 8007cf4:	00ca      	lsls	r2, r1, #3
 8007cf6:	4610      	mov	r0, r2
 8007cf8:	4619      	mov	r1, r3
 8007cfa:	4603      	mov	r3, r0
 8007cfc:	4642      	mov	r2, r8
 8007cfe:	189b      	adds	r3, r3, r2
 8007d00:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007d04:	464b      	mov	r3, r9
 8007d06:	460a      	mov	r2, r1
 8007d08:	eb42 0303 	adc.w	r3, r2, r3
 8007d0c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007d10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d14:	685b      	ldr	r3, [r3, #4]
 8007d16:	2200      	movs	r2, #0
 8007d18:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007d1c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007d20:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007d24:	460b      	mov	r3, r1
 8007d26:	18db      	adds	r3, r3, r3
 8007d28:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007d2a:	4613      	mov	r3, r2
 8007d2c:	eb42 0303 	adc.w	r3, r2, r3
 8007d30:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007d32:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007d36:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8007d3a:	f7f8 fa45 	bl	80001c8 <__aeabi_uldivmod>
 8007d3e:	4602      	mov	r2, r0
 8007d40:	460b      	mov	r3, r1
 8007d42:	4b0d      	ldr	r3, [pc, #52]	@ (8007d78 <UART_SetConfig+0x2d4>)
 8007d44:	fba3 1302 	umull	r1, r3, r3, r2
 8007d48:	095b      	lsrs	r3, r3, #5
 8007d4a:	2164      	movs	r1, #100	@ 0x64
 8007d4c:	fb01 f303 	mul.w	r3, r1, r3
 8007d50:	1ad3      	subs	r3, r2, r3
 8007d52:	00db      	lsls	r3, r3, #3
 8007d54:	3332      	adds	r3, #50	@ 0x32
 8007d56:	4a08      	ldr	r2, [pc, #32]	@ (8007d78 <UART_SetConfig+0x2d4>)
 8007d58:	fba2 2303 	umull	r2, r3, r2, r3
 8007d5c:	095b      	lsrs	r3, r3, #5
 8007d5e:	f003 0207 	and.w	r2, r3, #7
 8007d62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	4422      	add	r2, r4
 8007d6a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007d6c:	e106      	b.n	8007f7c <UART_SetConfig+0x4d8>
 8007d6e:	bf00      	nop
 8007d70:	40011000 	.word	0x40011000
 8007d74:	40011400 	.word	0x40011400
 8007d78:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007d7c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007d80:	2200      	movs	r2, #0
 8007d82:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007d86:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8007d8a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8007d8e:	4642      	mov	r2, r8
 8007d90:	464b      	mov	r3, r9
 8007d92:	1891      	adds	r1, r2, r2
 8007d94:	6239      	str	r1, [r7, #32]
 8007d96:	415b      	adcs	r3, r3
 8007d98:	627b      	str	r3, [r7, #36]	@ 0x24
 8007d9a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007d9e:	4641      	mov	r1, r8
 8007da0:	1854      	adds	r4, r2, r1
 8007da2:	4649      	mov	r1, r9
 8007da4:	eb43 0501 	adc.w	r5, r3, r1
 8007da8:	f04f 0200 	mov.w	r2, #0
 8007dac:	f04f 0300 	mov.w	r3, #0
 8007db0:	00eb      	lsls	r3, r5, #3
 8007db2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007db6:	00e2      	lsls	r2, r4, #3
 8007db8:	4614      	mov	r4, r2
 8007dba:	461d      	mov	r5, r3
 8007dbc:	4643      	mov	r3, r8
 8007dbe:	18e3      	adds	r3, r4, r3
 8007dc0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007dc4:	464b      	mov	r3, r9
 8007dc6:	eb45 0303 	adc.w	r3, r5, r3
 8007dca:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007dce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007dd2:	685b      	ldr	r3, [r3, #4]
 8007dd4:	2200      	movs	r2, #0
 8007dd6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007dda:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007dde:	f04f 0200 	mov.w	r2, #0
 8007de2:	f04f 0300 	mov.w	r3, #0
 8007de6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8007dea:	4629      	mov	r1, r5
 8007dec:	008b      	lsls	r3, r1, #2
 8007dee:	4621      	mov	r1, r4
 8007df0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007df4:	4621      	mov	r1, r4
 8007df6:	008a      	lsls	r2, r1, #2
 8007df8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007dfc:	f7f8 f9e4 	bl	80001c8 <__aeabi_uldivmod>
 8007e00:	4602      	mov	r2, r0
 8007e02:	460b      	mov	r3, r1
 8007e04:	4b60      	ldr	r3, [pc, #384]	@ (8007f88 <UART_SetConfig+0x4e4>)
 8007e06:	fba3 2302 	umull	r2, r3, r3, r2
 8007e0a:	095b      	lsrs	r3, r3, #5
 8007e0c:	011c      	lsls	r4, r3, #4
 8007e0e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007e12:	2200      	movs	r2, #0
 8007e14:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007e18:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007e1c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007e20:	4642      	mov	r2, r8
 8007e22:	464b      	mov	r3, r9
 8007e24:	1891      	adds	r1, r2, r2
 8007e26:	61b9      	str	r1, [r7, #24]
 8007e28:	415b      	adcs	r3, r3
 8007e2a:	61fb      	str	r3, [r7, #28]
 8007e2c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007e30:	4641      	mov	r1, r8
 8007e32:	1851      	adds	r1, r2, r1
 8007e34:	6139      	str	r1, [r7, #16]
 8007e36:	4649      	mov	r1, r9
 8007e38:	414b      	adcs	r3, r1
 8007e3a:	617b      	str	r3, [r7, #20]
 8007e3c:	f04f 0200 	mov.w	r2, #0
 8007e40:	f04f 0300 	mov.w	r3, #0
 8007e44:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007e48:	4659      	mov	r1, fp
 8007e4a:	00cb      	lsls	r3, r1, #3
 8007e4c:	4651      	mov	r1, sl
 8007e4e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007e52:	4651      	mov	r1, sl
 8007e54:	00ca      	lsls	r2, r1, #3
 8007e56:	4610      	mov	r0, r2
 8007e58:	4619      	mov	r1, r3
 8007e5a:	4603      	mov	r3, r0
 8007e5c:	4642      	mov	r2, r8
 8007e5e:	189b      	adds	r3, r3, r2
 8007e60:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007e64:	464b      	mov	r3, r9
 8007e66:	460a      	mov	r2, r1
 8007e68:	eb42 0303 	adc.w	r3, r2, r3
 8007e6c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007e70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e74:	685b      	ldr	r3, [r3, #4]
 8007e76:	2200      	movs	r2, #0
 8007e78:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007e7a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007e7c:	f04f 0200 	mov.w	r2, #0
 8007e80:	f04f 0300 	mov.w	r3, #0
 8007e84:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007e88:	4649      	mov	r1, r9
 8007e8a:	008b      	lsls	r3, r1, #2
 8007e8c:	4641      	mov	r1, r8
 8007e8e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007e92:	4641      	mov	r1, r8
 8007e94:	008a      	lsls	r2, r1, #2
 8007e96:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8007e9a:	f7f8 f995 	bl	80001c8 <__aeabi_uldivmod>
 8007e9e:	4602      	mov	r2, r0
 8007ea0:	460b      	mov	r3, r1
 8007ea2:	4611      	mov	r1, r2
 8007ea4:	4b38      	ldr	r3, [pc, #224]	@ (8007f88 <UART_SetConfig+0x4e4>)
 8007ea6:	fba3 2301 	umull	r2, r3, r3, r1
 8007eaa:	095b      	lsrs	r3, r3, #5
 8007eac:	2264      	movs	r2, #100	@ 0x64
 8007eae:	fb02 f303 	mul.w	r3, r2, r3
 8007eb2:	1acb      	subs	r3, r1, r3
 8007eb4:	011b      	lsls	r3, r3, #4
 8007eb6:	3332      	adds	r3, #50	@ 0x32
 8007eb8:	4a33      	ldr	r2, [pc, #204]	@ (8007f88 <UART_SetConfig+0x4e4>)
 8007eba:	fba2 2303 	umull	r2, r3, r2, r3
 8007ebe:	095b      	lsrs	r3, r3, #5
 8007ec0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007ec4:	441c      	add	r4, r3
 8007ec6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007eca:	2200      	movs	r2, #0
 8007ecc:	673b      	str	r3, [r7, #112]	@ 0x70
 8007ece:	677a      	str	r2, [r7, #116]	@ 0x74
 8007ed0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007ed4:	4642      	mov	r2, r8
 8007ed6:	464b      	mov	r3, r9
 8007ed8:	1891      	adds	r1, r2, r2
 8007eda:	60b9      	str	r1, [r7, #8]
 8007edc:	415b      	adcs	r3, r3
 8007ede:	60fb      	str	r3, [r7, #12]
 8007ee0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007ee4:	4641      	mov	r1, r8
 8007ee6:	1851      	adds	r1, r2, r1
 8007ee8:	6039      	str	r1, [r7, #0]
 8007eea:	4649      	mov	r1, r9
 8007eec:	414b      	adcs	r3, r1
 8007eee:	607b      	str	r3, [r7, #4]
 8007ef0:	f04f 0200 	mov.w	r2, #0
 8007ef4:	f04f 0300 	mov.w	r3, #0
 8007ef8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007efc:	4659      	mov	r1, fp
 8007efe:	00cb      	lsls	r3, r1, #3
 8007f00:	4651      	mov	r1, sl
 8007f02:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007f06:	4651      	mov	r1, sl
 8007f08:	00ca      	lsls	r2, r1, #3
 8007f0a:	4610      	mov	r0, r2
 8007f0c:	4619      	mov	r1, r3
 8007f0e:	4603      	mov	r3, r0
 8007f10:	4642      	mov	r2, r8
 8007f12:	189b      	adds	r3, r3, r2
 8007f14:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007f16:	464b      	mov	r3, r9
 8007f18:	460a      	mov	r2, r1
 8007f1a:	eb42 0303 	adc.w	r3, r2, r3
 8007f1e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007f20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f24:	685b      	ldr	r3, [r3, #4]
 8007f26:	2200      	movs	r2, #0
 8007f28:	663b      	str	r3, [r7, #96]	@ 0x60
 8007f2a:	667a      	str	r2, [r7, #100]	@ 0x64
 8007f2c:	f04f 0200 	mov.w	r2, #0
 8007f30:	f04f 0300 	mov.w	r3, #0
 8007f34:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007f38:	4649      	mov	r1, r9
 8007f3a:	008b      	lsls	r3, r1, #2
 8007f3c:	4641      	mov	r1, r8
 8007f3e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007f42:	4641      	mov	r1, r8
 8007f44:	008a      	lsls	r2, r1, #2
 8007f46:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8007f4a:	f7f8 f93d 	bl	80001c8 <__aeabi_uldivmod>
 8007f4e:	4602      	mov	r2, r0
 8007f50:	460b      	mov	r3, r1
 8007f52:	4b0d      	ldr	r3, [pc, #52]	@ (8007f88 <UART_SetConfig+0x4e4>)
 8007f54:	fba3 1302 	umull	r1, r3, r3, r2
 8007f58:	095b      	lsrs	r3, r3, #5
 8007f5a:	2164      	movs	r1, #100	@ 0x64
 8007f5c:	fb01 f303 	mul.w	r3, r1, r3
 8007f60:	1ad3      	subs	r3, r2, r3
 8007f62:	011b      	lsls	r3, r3, #4
 8007f64:	3332      	adds	r3, #50	@ 0x32
 8007f66:	4a08      	ldr	r2, [pc, #32]	@ (8007f88 <UART_SetConfig+0x4e4>)
 8007f68:	fba2 2303 	umull	r2, r3, r2, r3
 8007f6c:	095b      	lsrs	r3, r3, #5
 8007f6e:	f003 020f 	and.w	r2, r3, #15
 8007f72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	4422      	add	r2, r4
 8007f7a:	609a      	str	r2, [r3, #8]
}
 8007f7c:	bf00      	nop
 8007f7e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007f82:	46bd      	mov	sp, r7
 8007f84:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007f88:	51eb851f 	.word	0x51eb851f

08007f8c <memset>:
 8007f8c:	4402      	add	r2, r0
 8007f8e:	4603      	mov	r3, r0
 8007f90:	4293      	cmp	r3, r2
 8007f92:	d100      	bne.n	8007f96 <memset+0xa>
 8007f94:	4770      	bx	lr
 8007f96:	f803 1b01 	strb.w	r1, [r3], #1
 8007f9a:	e7f9      	b.n	8007f90 <memset+0x4>

08007f9c <__libc_init_array>:
 8007f9c:	b570      	push	{r4, r5, r6, lr}
 8007f9e:	4d0d      	ldr	r5, [pc, #52]	@ (8007fd4 <__libc_init_array+0x38>)
 8007fa0:	4c0d      	ldr	r4, [pc, #52]	@ (8007fd8 <__libc_init_array+0x3c>)
 8007fa2:	1b64      	subs	r4, r4, r5
 8007fa4:	10a4      	asrs	r4, r4, #2
 8007fa6:	2600      	movs	r6, #0
 8007fa8:	42a6      	cmp	r6, r4
 8007faa:	d109      	bne.n	8007fc0 <__libc_init_array+0x24>
 8007fac:	4d0b      	ldr	r5, [pc, #44]	@ (8007fdc <__libc_init_array+0x40>)
 8007fae:	4c0c      	ldr	r4, [pc, #48]	@ (8007fe0 <__libc_init_array+0x44>)
 8007fb0:	f000 f818 	bl	8007fe4 <_init>
 8007fb4:	1b64      	subs	r4, r4, r5
 8007fb6:	10a4      	asrs	r4, r4, #2
 8007fb8:	2600      	movs	r6, #0
 8007fba:	42a6      	cmp	r6, r4
 8007fbc:	d105      	bne.n	8007fca <__libc_init_array+0x2e>
 8007fbe:	bd70      	pop	{r4, r5, r6, pc}
 8007fc0:	f855 3b04 	ldr.w	r3, [r5], #4
 8007fc4:	4798      	blx	r3
 8007fc6:	3601      	adds	r6, #1
 8007fc8:	e7ee      	b.n	8007fa8 <__libc_init_array+0xc>
 8007fca:	f855 3b04 	ldr.w	r3, [r5], #4
 8007fce:	4798      	blx	r3
 8007fd0:	3601      	adds	r6, #1
 8007fd2:	e7f2      	b.n	8007fba <__libc_init_array+0x1e>
 8007fd4:	08008028 	.word	0x08008028
 8007fd8:	08008028 	.word	0x08008028
 8007fdc:	08008028 	.word	0x08008028
 8007fe0:	0800802c 	.word	0x0800802c

08007fe4 <_init>:
 8007fe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007fe6:	bf00      	nop
 8007fe8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007fea:	bc08      	pop	{r3}
 8007fec:	469e      	mov	lr, r3
 8007fee:	4770      	bx	lr

08007ff0 <_fini>:
 8007ff0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ff2:	bf00      	nop
 8007ff4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007ff6:	bc08      	pop	{r3}
 8007ff8:	469e      	mov	lr, r3
 8007ffa:	4770      	bx	lr
