| Role                   | Name       | Responsibilities                                      |
|------------------------|------------|-------------------------------------------------------|
| Analog Design Engineer | Hrishikesh | - Design and simulate folded cascode error  amplifier |
|                        |            | - Biasing strategy and transistor sizing              |
|                        |            | - PVT and Monte Carlo simulations                     |
|                        |            | - Performance optimization and design freeze          |
| Analog Layout Engineer | Priyanka   | - Layout implementation using Magic and KLayout       |
|                        |            | - Device matching, symmetry, guard rings              |
|                        |            | - DRC, LVS, and PEX verification                      |
|                        |            | - Post-layout simulation and tapeout preparation      |
| Collaborative Tasks    | Both       | - GDS generation and final tapeout checklist          |
|                        |            | - Thesis writing, review, and final submission        |

: Roles and Responsibilities
