#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000025690248ba0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 22;
 .timescale 0 0;
v00000256903382d0_0 .net "PC", 31 0, v00000256903328f0_0;  1 drivers
v0000025690338370_0 .var "clk", 0 0;
v0000025690339590_0 .net "clkout", 0 0, L_000002569023e310;  1 drivers
v00000256903391d0_0 .net "cycles_consumed", 31 0, v00000256903355b0_0;  1 drivers
v0000025690338eb0_0 .net "regs0", 31 0, L_000002569023e9a0;  1 drivers
v00000256903387d0_0 .net "regs1", 31 0, L_000002569023e3f0;  1 drivers
v00000256903393b0_0 .net "regs2", 31 0, L_000002569023e460;  1 drivers
v0000025690339130_0 .net "regs3", 31 0, L_000002569023e540;  1 drivers
v0000025690338410_0 .net "regs4", 31 0, L_000002569023e770;  1 drivers
v00000256903385f0_0 .net "regs5", 31 0, L_000002569023e8c0;  1 drivers
v00000256903384b0_0 .var "rst", 0 0;
S_0000025690249c50 .scope module, "cpu" "processor" 2 35, 3 4 0, S_0000025690248ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_0000025690249de0 .param/l "RType" 0 4 2, C4<000000>;
P_0000025690249e18 .param/l "add" 0 4 5, C4<100000>;
P_0000025690249e50 .param/l "addi" 0 4 8, C4<001000>;
P_0000025690249e88 .param/l "addu" 0 4 5, C4<100001>;
P_0000025690249ec0 .param/l "and_" 0 4 5, C4<100100>;
P_0000025690249ef8 .param/l "andi" 0 4 8, C4<001100>;
P_0000025690249f30 .param/l "beq" 0 4 10, C4<000100>;
P_0000025690249f68 .param/l "bne" 0 4 10, C4<000101>;
P_0000025690249fa0 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_0000025690249fd8 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002569024a010 .param/l "j" 0 4 12, C4<000010>;
P_000002569024a048 .param/l "jal" 0 4 12, C4<000011>;
P_000002569024a080 .param/l "jr" 0 4 6, C4<001000>;
P_000002569024a0b8 .param/l "lw" 0 4 8, C4<100011>;
P_000002569024a0f0 .param/l "nor_" 0 4 5, C4<100111>;
P_000002569024a128 .param/l "or_" 0 4 5, C4<100101>;
P_000002569024a160 .param/l "ori" 0 4 8, C4<001101>;
P_000002569024a198 .param/l "sgt" 0 4 6, C4<101011>;
P_000002569024a1d0 .param/l "sll" 0 4 6, C4<000000>;
P_000002569024a208 .param/l "slt" 0 4 5, C4<101010>;
P_000002569024a240 .param/l "slti" 0 4 8, C4<101010>;
P_000002569024a278 .param/l "srl" 0 4 6, C4<000010>;
P_000002569024a2b0 .param/l "sub" 0 4 5, C4<100010>;
P_000002569024a2e8 .param/l "subu" 0 4 5, C4<100011>;
P_000002569024a320 .param/l "sw" 0 4 8, C4<101011>;
P_000002569024a358 .param/l "xor_" 0 4 5, C4<100110>;
P_000002569024a390 .param/l "xori" 0 4 8, C4<001110>;
L_000002569023deb0 .functor NOT 1, v00000256903384b0_0, C4<0>, C4<0>, C4<0>;
L_000002569023e4d0 .functor NOT 1, v00000256903384b0_0, C4<0>, C4<0>, C4<0>;
L_000002569023df20 .functor NOT 1, v00000256903384b0_0, C4<0>, C4<0>, C4<0>;
L_000002569023e230 .functor NOT 1, v00000256903384b0_0, C4<0>, C4<0>, C4<0>;
L_000002569023e0e0 .functor NOT 1, v00000256903384b0_0, C4<0>, C4<0>, C4<0>;
L_000002569023e850 .functor NOT 1, v00000256903384b0_0, C4<0>, C4<0>, C4<0>;
L_000002569023ea80 .functor NOT 1, v00000256903384b0_0, C4<0>, C4<0>, C4<0>;
L_000002569023e690 .functor NOT 1, v00000256903384b0_0, C4<0>, C4<0>, C4<0>;
L_000002569023e310 .functor OR 1, v0000025690338370_0, v0000025690237ea0_0, C4<0>, C4<0>;
L_000002569023e380 .functor OR 1, L_0000025690337bf0, L_0000025690337d30, C4<0>, C4<0>;
L_000002569023e930 .functor AND 1, L_0000025690392580, L_00000256903926c0, C4<1>, C4<1>;
L_000002569023e700 .functor NOT 1, v00000256903384b0_0, C4<0>, C4<0>, C4<0>;
L_000002569023ea10 .functor OR 1, L_0000025690391a40, L_00000256903924e0, C4<0>, C4<0>;
L_000002569023dc80 .functor OR 1, L_000002569023ea10, L_0000025690392c60, C4<0>, C4<0>;
L_000002569023dc10 .functor OR 1, L_00000256903933e0, L_00000256903919a0, C4<0>, C4<0>;
L_000002569023e150 .functor AND 1, L_0000025690393340, L_000002569023dc10, C4<1>, C4<1>;
L_00000256901f86d0 .functor OR 1, L_0000025690392620, L_0000025690391ae0, C4<0>, C4<0>;
L_00000256901f82e0 .functor AND 1, L_0000025690391c20, L_00000256901f86d0, C4<1>, C4<1>;
v0000025690331590_0 .net "ALUOp", 3 0, v00000256902386c0_0;  1 drivers
v00000256903325d0_0 .net "ALUResult", 31 0, v000002569032b820_0;  1 drivers
v0000025690332f30_0 .net "ALUSrc", 0 0, v0000025690238760_0;  1 drivers
v0000025690331c70_0 .net "ALUin2", 31 0, L_00000256903935c0;  1 drivers
v0000025690332490_0 .net "MemReadEn", 0 0, v0000025690237f40_0;  1 drivers
v0000025690331630_0 .net "MemWriteEn", 0 0, v0000025690237cc0_0;  1 drivers
v0000025690331090_0 .net "MemtoReg", 0 0, v0000025690238800_0;  1 drivers
v00000256903323f0_0 .net "PC", 31 0, v00000256903328f0_0;  alias, 1 drivers
v0000025690332d50_0 .net "PCPlus1", 31 0, L_0000025690337ab0;  1 drivers
v0000025690331770_0 .net "PCsrc", 1 0, v000002569032a1a0_0;  1 drivers
v0000025690332df0_0 .net "RegDst", 0 0, v0000025690239020_0;  1 drivers
v00000256903316d0_0 .net "RegWriteEn", 0 0, v0000025690237d60_0;  1 drivers
v00000256903313b0_0 .net "WriteRegister", 4 0, L_0000025690393160;  1 drivers
v00000256903327b0_0 .net *"_ivl_0", 0 0, L_000002569023deb0;  1 drivers
L_00000256903398e0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000025690331810_0 .net/2u *"_ivl_10", 4 0, L_00000256903398e0;  1 drivers
L_0000025690339cd0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000256903314f0_0 .net *"_ivl_101", 15 0, L_0000025690339cd0;  1 drivers
v0000025690331130_0 .net *"_ivl_102", 31 0, L_0000025690393520;  1 drivers
L_0000025690339d18 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025690331310_0 .net *"_ivl_105", 25 0, L_0000025690339d18;  1 drivers
L_0000025690339d60 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025690332c10_0 .net/2u *"_ivl_106", 31 0, L_0000025690339d60;  1 drivers
v0000025690332530_0 .net *"_ivl_108", 0 0, L_0000025690392580;  1 drivers
L_0000025690339da8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000025690331f90_0 .net/2u *"_ivl_110", 5 0, L_0000025690339da8;  1 drivers
v0000025690332850_0 .net *"_ivl_112", 0 0, L_00000256903926c0;  1 drivers
v0000025690332030_0 .net *"_ivl_115", 0 0, L_000002569023e930;  1 drivers
v00000256903318b0_0 .net *"_ivl_116", 47 0, L_0000025690393700;  1 drivers
L_0000025690339df0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025690332670_0 .net *"_ivl_119", 15 0, L_0000025690339df0;  1 drivers
L_0000025690339928 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000025690332710_0 .net/2u *"_ivl_12", 5 0, L_0000025690339928;  1 drivers
v0000025690332990_0 .net *"_ivl_120", 47 0, L_0000025690392d00;  1 drivers
L_0000025690339e38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025690331950_0 .net *"_ivl_123", 15 0, L_0000025690339e38;  1 drivers
v0000025690332ad0_0 .net *"_ivl_125", 0 0, L_00000256903937a0;  1 drivers
v0000025690332cb0_0 .net *"_ivl_126", 31 0, L_0000025690392ee0;  1 drivers
v00000256903311d0_0 .net *"_ivl_128", 47 0, L_0000025690391f40;  1 drivers
v00000256903319f0_0 .net *"_ivl_130", 47 0, L_0000025690392120;  1 drivers
v00000256903320d0_0 .net *"_ivl_132", 47 0, L_0000025690392f80;  1 drivers
v0000025690331270_0 .net *"_ivl_134", 47 0, L_0000025690392a80;  1 drivers
L_0000025690339e80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025690331450_0 .net/2u *"_ivl_138", 1 0, L_0000025690339e80;  1 drivers
v0000025690331d10_0 .net *"_ivl_14", 0 0, L_0000025690338870;  1 drivers
v0000025690331db0_0 .net *"_ivl_140", 0 0, L_0000025690392b20;  1 drivers
L_0000025690339ec8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000025690331e50_0 .net/2u *"_ivl_142", 1 0, L_0000025690339ec8;  1 drivers
v0000025690331ef0_0 .net *"_ivl_144", 0 0, L_00000256903921c0;  1 drivers
L_0000025690339f10 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000025690332170_0 .net/2u *"_ivl_146", 1 0, L_0000025690339f10;  1 drivers
v0000025690332210_0 .net *"_ivl_148", 0 0, L_0000025690393020;  1 drivers
L_0000025690339f58 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v00000256903322b0_0 .net/2u *"_ivl_150", 31 0, L_0000025690339f58;  1 drivers
L_0000025690339fa0 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000025690332350_0 .net/2u *"_ivl_152", 31 0, L_0000025690339fa0;  1 drivers
v0000025690333b40_0 .net *"_ivl_154", 31 0, L_0000025690392800;  1 drivers
v0000025690334680_0 .net *"_ivl_156", 31 0, L_00000256903928a0;  1 drivers
L_0000025690339970 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000256903338c0_0 .net/2u *"_ivl_16", 4 0, L_0000025690339970;  1 drivers
v0000025690334ae0_0 .net *"_ivl_160", 0 0, L_000002569023e700;  1 drivers
L_000002569033a030 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025690333d20_0 .net/2u *"_ivl_162", 31 0, L_000002569033a030;  1 drivers
L_000002569033a108 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000025690333960_0 .net/2u *"_ivl_166", 5 0, L_000002569033a108;  1 drivers
v0000025690334400_0 .net *"_ivl_168", 0 0, L_0000025690391a40;  1 drivers
L_000002569033a150 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000025690334360_0 .net/2u *"_ivl_170", 5 0, L_000002569033a150;  1 drivers
v0000025690333820_0 .net *"_ivl_172", 0 0, L_00000256903924e0;  1 drivers
v0000025690333640_0 .net *"_ivl_175", 0 0, L_000002569023ea10;  1 drivers
L_000002569033a198 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000025690334d60_0 .net/2u *"_ivl_176", 5 0, L_000002569033a198;  1 drivers
v0000025690334c20_0 .net *"_ivl_178", 0 0, L_0000025690392c60;  1 drivers
v0000025690334220_0 .net *"_ivl_181", 0 0, L_000002569023dc80;  1 drivers
L_000002569033a1e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025690333a00_0 .net/2u *"_ivl_182", 15 0, L_000002569033a1e0;  1 drivers
v0000025690334720_0 .net *"_ivl_184", 31 0, L_00000256903923a0;  1 drivers
v0000025690333aa0_0 .net *"_ivl_187", 0 0, L_0000025690392bc0;  1 drivers
v00000256903331e0_0 .net *"_ivl_188", 15 0, L_0000025690392080;  1 drivers
v0000025690333c80_0 .net *"_ivl_19", 4 0, L_0000025690338910;  1 drivers
v00000256903340e0_0 .net *"_ivl_190", 31 0, L_0000025690393200;  1 drivers
v0000025690334e00_0 .net *"_ivl_194", 31 0, L_00000256903932a0;  1 drivers
L_000002569033a228 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025690333140_0 .net *"_ivl_197", 25 0, L_000002569033a228;  1 drivers
L_000002569033a270 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000256903336e0_0 .net/2u *"_ivl_198", 31 0, L_000002569033a270;  1 drivers
L_0000025690339898 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000025690334ea0_0 .net/2u *"_ivl_2", 5 0, L_0000025690339898;  1 drivers
v0000025690334900_0 .net *"_ivl_20", 4 0, L_0000025690337e70;  1 drivers
v0000025690333be0_0 .net *"_ivl_200", 0 0, L_0000025690393340;  1 drivers
L_000002569033a2b8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000025690333dc0_0 .net/2u *"_ivl_202", 5 0, L_000002569033a2b8;  1 drivers
v0000025690333780_0 .net *"_ivl_204", 0 0, L_00000256903933e0;  1 drivers
L_000002569033a300 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000025690333e60_0 .net/2u *"_ivl_206", 5 0, L_000002569033a300;  1 drivers
v0000025690333320_0 .net *"_ivl_208", 0 0, L_00000256903919a0;  1 drivers
v0000025690333f00_0 .net *"_ivl_211", 0 0, L_000002569023dc10;  1 drivers
v0000025690333fa0_0 .net *"_ivl_213", 0 0, L_000002569023e150;  1 drivers
L_000002569033a348 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000256903335a0_0 .net/2u *"_ivl_214", 5 0, L_000002569033a348;  1 drivers
v0000025690334040_0 .net *"_ivl_216", 0 0, L_0000025690393480;  1 drivers
L_000002569033a390 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000025690333280_0 .net/2u *"_ivl_218", 31 0, L_000002569033a390;  1 drivers
v00000256903333c0_0 .net *"_ivl_220", 31 0, L_0000025690391ea0;  1 drivers
v0000025690334180_0 .net *"_ivl_224", 31 0, L_0000025690393660;  1 drivers
L_000002569033a3d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000256903342c0_0 .net *"_ivl_227", 25 0, L_000002569033a3d8;  1 drivers
L_000002569033a420 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025690333460_0 .net/2u *"_ivl_228", 31 0, L_000002569033a420;  1 drivers
v00000256903344a0_0 .net *"_ivl_230", 0 0, L_0000025690391c20;  1 drivers
L_000002569033a468 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000025690334540_0 .net/2u *"_ivl_232", 5 0, L_000002569033a468;  1 drivers
v00000256903330a0_0 .net *"_ivl_234", 0 0, L_0000025690392620;  1 drivers
L_000002569033a4b0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000256903349a0_0 .net/2u *"_ivl_236", 5 0, L_000002569033a4b0;  1 drivers
v00000256903345e0_0 .net *"_ivl_238", 0 0, L_0000025690391ae0;  1 drivers
v0000025690333500_0 .net *"_ivl_24", 0 0, L_000002569023df20;  1 drivers
v00000256903347c0_0 .net *"_ivl_241", 0 0, L_00000256901f86d0;  1 drivers
v0000025690334b80_0 .net *"_ivl_243", 0 0, L_00000256901f82e0;  1 drivers
L_000002569033a4f8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000025690334860_0 .net/2u *"_ivl_244", 5 0, L_000002569033a4f8;  1 drivers
v0000025690334a40_0 .net *"_ivl_246", 0 0, L_0000025690391b80;  1 drivers
v0000025690334cc0_0 .net *"_ivl_248", 31 0, L_0000025690391d60;  1 drivers
L_00000256903399b8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000025690334f40_0 .net/2u *"_ivl_26", 4 0, L_00000256903399b8;  1 drivers
v0000025690335dd0_0 .net *"_ivl_29", 4 0, L_00000256903389b0;  1 drivers
v0000025690335e70_0 .net *"_ivl_32", 0 0, L_000002569023e230;  1 drivers
L_0000025690339a00 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000025690335150_0 .net/2u *"_ivl_34", 4 0, L_0000025690339a00;  1 drivers
v0000025690335f10_0 .net *"_ivl_37", 4 0, L_0000025690338b90;  1 drivers
v0000025690336d70_0 .net *"_ivl_40", 0 0, L_000002569023e0e0;  1 drivers
L_0000025690339a48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000256903351f0_0 .net/2u *"_ivl_42", 15 0, L_0000025690339a48;  1 drivers
v00000256903350b0_0 .net *"_ivl_45", 15 0, L_00000256903394f0;  1 drivers
v0000025690336af0_0 .net *"_ivl_48", 0 0, L_000002569023e850;  1 drivers
v0000025690335830_0 .net *"_ivl_5", 5 0, L_0000025690338550;  1 drivers
L_0000025690339a90 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025690335fb0_0 .net/2u *"_ivl_50", 36 0, L_0000025690339a90;  1 drivers
L_0000025690339ad8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000256903369b0_0 .net/2u *"_ivl_52", 31 0, L_0000025690339ad8;  1 drivers
v0000025690336a50_0 .net *"_ivl_55", 4 0, L_0000025690339270;  1 drivers
v0000025690335290_0 .net *"_ivl_56", 36 0, L_0000025690338f50;  1 drivers
v0000025690336b90_0 .net *"_ivl_58", 36 0, L_0000025690337b50;  1 drivers
v0000025690335a10_0 .net *"_ivl_62", 0 0, L_000002569023ea80;  1 drivers
L_0000025690339b20 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000025690335330_0 .net/2u *"_ivl_64", 5 0, L_0000025690339b20;  1 drivers
v00000256903356f0_0 .net *"_ivl_67", 5 0, L_0000025690337a10;  1 drivers
v00000256903353d0_0 .net *"_ivl_70", 0 0, L_000002569023e690;  1 drivers
L_0000025690339b68 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025690336c30_0 .net/2u *"_ivl_72", 57 0, L_0000025690339b68;  1 drivers
L_0000025690339bb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025690336050_0 .net/2u *"_ivl_74", 31 0, L_0000025690339bb0;  1 drivers
v0000025690335ab0_0 .net *"_ivl_77", 25 0, L_0000025690339630;  1 drivers
v0000025690335470_0 .net *"_ivl_78", 57 0, L_0000025690338ff0;  1 drivers
v0000025690335790_0 .net *"_ivl_8", 0 0, L_000002569023e4d0;  1 drivers
v0000025690336cd0_0 .net *"_ivl_80", 57 0, L_00000256903396d0;  1 drivers
L_0000025690339bf8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000025690335b50_0 .net/2u *"_ivl_84", 31 0, L_0000025690339bf8;  1 drivers
L_0000025690339c40 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000025690336690_0 .net/2u *"_ivl_88", 5 0, L_0000025690339c40;  1 drivers
v0000025690335510_0 .net *"_ivl_90", 0 0, L_0000025690337bf0;  1 drivers
L_0000025690339c88 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000025690336550_0 .net/2u *"_ivl_92", 5 0, L_0000025690339c88;  1 drivers
v00000256903358d0_0 .net *"_ivl_94", 0 0, L_0000025690337d30;  1 drivers
v00000256903367d0_0 .net *"_ivl_97", 0 0, L_000002569023e380;  1 drivers
v0000025690336410_0 .net *"_ivl_98", 47 0, L_0000025690337f10;  1 drivers
v00000256903360f0_0 .net "adderResult", 31 0, L_0000025690392760;  1 drivers
v0000025690336870_0 .net "address", 31 0, L_0000025690339770;  1 drivers
v0000025690336370_0 .net "clk", 0 0, L_000002569023e310;  alias, 1 drivers
v00000256903355b0_0 .var "cycles_consumed", 31 0;
o00000256902e1888 .functor BUFZ 1, C4<z>; HiZ drive
v00000256903364b0_0 .net "excep_flag", 0 0, o00000256902e1888;  0 drivers
v0000025690335970_0 .net "extImm", 31 0, L_0000025690392e40;  1 drivers
v0000025690336190_0 .net "funct", 5 0, L_0000025690337dd0;  1 drivers
v0000025690336e10_0 .net "hlt", 0 0, v0000025690237ea0_0;  1 drivers
v0000025690335bf0_0 .net "imm", 15 0, L_0000025690338e10;  1 drivers
v0000025690336eb0_0 .net "immediate", 31 0, L_0000025690392300;  1 drivers
v0000025690336f50_0 .net "input_clk", 0 0, v0000025690338370_0;  1 drivers
v0000025690335650_0 .net "instruction", 31 0, L_0000025690392da0;  1 drivers
v0000025690335c90_0 .net "memoryReadData", 31 0, v0000025690332a30_0;  1 drivers
v0000025690335d30_0 .net "nextPC", 31 0, L_0000025690391900;  1 drivers
v0000025690336230_0 .net "opcode", 5 0, L_0000025690338690;  1 drivers
v00000256903362d0_0 .net "rd", 4 0, L_0000025690339450;  1 drivers
v00000256903365f0_0 .net "readData1", 31 0, L_000002569023e5b0;  1 drivers
v0000025690336730_0 .net "readData1_w", 31 0, L_0000025690395530;  1 drivers
v0000025690336910_0 .net "readData2", 31 0, L_000002569023e1c0;  1 drivers
v0000025690338cd0_0 .net "regs0", 31 0, L_000002569023e9a0;  alias, 1 drivers
v0000025690338190_0 .net "regs1", 31 0, L_000002569023e3f0;  alias, 1 drivers
v0000025690338af0_0 .net "regs2", 31 0, L_000002569023e460;  alias, 1 drivers
v00000256903380f0_0 .net "regs3", 31 0, L_000002569023e540;  alias, 1 drivers
v0000025690338730_0 .net "regs4", 31 0, L_000002569023e770;  alias, 1 drivers
v0000025690339310_0 .net "regs5", 31 0, L_000002569023e8c0;  alias, 1 drivers
v0000025690339090_0 .net "rs", 4 0, L_0000025690338a50;  1 drivers
v0000025690337fb0_0 .net "rst", 0 0, v00000256903384b0_0;  1 drivers
v0000025690338c30_0 .net "rt", 4 0, L_0000025690338d70;  1 drivers
v00000256903378d0_0 .net "shamt", 31 0, L_0000025690337970;  1 drivers
v0000025690337c90_0 .net "wire_instruction", 31 0, L_000002569023e620;  1 drivers
v0000025690338050_0 .net "writeData", 31 0, L_00000256903957b0;  1 drivers
v0000025690338230_0 .net "zero", 0 0, L_0000025690394bd0;  1 drivers
L_0000025690338550 .part L_0000025690392da0, 26, 6;
L_0000025690338690 .functor MUXZ 6, L_0000025690338550, L_0000025690339898, L_000002569023deb0, C4<>;
L_0000025690338870 .cmp/eq 6, L_0000025690338690, L_0000025690339928;
L_0000025690338910 .part L_0000025690392da0, 11, 5;
L_0000025690337e70 .functor MUXZ 5, L_0000025690338910, L_0000025690339970, L_0000025690338870, C4<>;
L_0000025690339450 .functor MUXZ 5, L_0000025690337e70, L_00000256903398e0, L_000002569023e4d0, C4<>;
L_00000256903389b0 .part L_0000025690392da0, 21, 5;
L_0000025690338a50 .functor MUXZ 5, L_00000256903389b0, L_00000256903399b8, L_000002569023df20, C4<>;
L_0000025690338b90 .part L_0000025690392da0, 16, 5;
L_0000025690338d70 .functor MUXZ 5, L_0000025690338b90, L_0000025690339a00, L_000002569023e230, C4<>;
L_00000256903394f0 .part L_0000025690392da0, 0, 16;
L_0000025690338e10 .functor MUXZ 16, L_00000256903394f0, L_0000025690339a48, L_000002569023e0e0, C4<>;
L_0000025690339270 .part L_0000025690392da0, 6, 5;
L_0000025690338f50 .concat [ 5 32 0 0], L_0000025690339270, L_0000025690339ad8;
L_0000025690337b50 .functor MUXZ 37, L_0000025690338f50, L_0000025690339a90, L_000002569023e850, C4<>;
L_0000025690337970 .part L_0000025690337b50, 0, 32;
L_0000025690337a10 .part L_0000025690392da0, 0, 6;
L_0000025690337dd0 .functor MUXZ 6, L_0000025690337a10, L_0000025690339b20, L_000002569023ea80, C4<>;
L_0000025690339630 .part L_0000025690392da0, 0, 26;
L_0000025690338ff0 .concat [ 26 32 0 0], L_0000025690339630, L_0000025690339bb0;
L_00000256903396d0 .functor MUXZ 58, L_0000025690338ff0, L_0000025690339b68, L_000002569023e690, C4<>;
L_0000025690339770 .part L_00000256903396d0, 0, 32;
L_0000025690337ab0 .arith/sum 32, v00000256903328f0_0, L_0000025690339bf8;
L_0000025690337bf0 .cmp/eq 6, L_0000025690338690, L_0000025690339c40;
L_0000025690337d30 .cmp/eq 6, L_0000025690338690, L_0000025690339c88;
L_0000025690337f10 .concat [ 32 16 0 0], L_0000025690339770, L_0000025690339cd0;
L_0000025690393520 .concat [ 6 26 0 0], L_0000025690338690, L_0000025690339d18;
L_0000025690392580 .cmp/eq 32, L_0000025690393520, L_0000025690339d60;
L_00000256903926c0 .cmp/eq 6, L_0000025690337dd0, L_0000025690339da8;
L_0000025690393700 .concat [ 32 16 0 0], L_000002569023e5b0, L_0000025690339df0;
L_0000025690392d00 .concat [ 32 16 0 0], v00000256903328f0_0, L_0000025690339e38;
L_00000256903937a0 .part L_0000025690338e10, 15, 1;
LS_0000025690392ee0_0_0 .concat [ 1 1 1 1], L_00000256903937a0, L_00000256903937a0, L_00000256903937a0, L_00000256903937a0;
LS_0000025690392ee0_0_4 .concat [ 1 1 1 1], L_00000256903937a0, L_00000256903937a0, L_00000256903937a0, L_00000256903937a0;
LS_0000025690392ee0_0_8 .concat [ 1 1 1 1], L_00000256903937a0, L_00000256903937a0, L_00000256903937a0, L_00000256903937a0;
LS_0000025690392ee0_0_12 .concat [ 1 1 1 1], L_00000256903937a0, L_00000256903937a0, L_00000256903937a0, L_00000256903937a0;
LS_0000025690392ee0_0_16 .concat [ 1 1 1 1], L_00000256903937a0, L_00000256903937a0, L_00000256903937a0, L_00000256903937a0;
LS_0000025690392ee0_0_20 .concat [ 1 1 1 1], L_00000256903937a0, L_00000256903937a0, L_00000256903937a0, L_00000256903937a0;
LS_0000025690392ee0_0_24 .concat [ 1 1 1 1], L_00000256903937a0, L_00000256903937a0, L_00000256903937a0, L_00000256903937a0;
LS_0000025690392ee0_0_28 .concat [ 1 1 1 1], L_00000256903937a0, L_00000256903937a0, L_00000256903937a0, L_00000256903937a0;
LS_0000025690392ee0_1_0 .concat [ 4 4 4 4], LS_0000025690392ee0_0_0, LS_0000025690392ee0_0_4, LS_0000025690392ee0_0_8, LS_0000025690392ee0_0_12;
LS_0000025690392ee0_1_4 .concat [ 4 4 4 4], LS_0000025690392ee0_0_16, LS_0000025690392ee0_0_20, LS_0000025690392ee0_0_24, LS_0000025690392ee0_0_28;
L_0000025690392ee0 .concat [ 16 16 0 0], LS_0000025690392ee0_1_0, LS_0000025690392ee0_1_4;
L_0000025690391f40 .concat [ 16 32 0 0], L_0000025690338e10, L_0000025690392ee0;
L_0000025690392120 .arith/sum 48, L_0000025690392d00, L_0000025690391f40;
L_0000025690392f80 .functor MUXZ 48, L_0000025690392120, L_0000025690393700, L_000002569023e930, C4<>;
L_0000025690392a80 .functor MUXZ 48, L_0000025690392f80, L_0000025690337f10, L_000002569023e380, C4<>;
L_0000025690392760 .part L_0000025690392a80, 0, 32;
L_0000025690392b20 .cmp/eq 2, v000002569032a1a0_0, L_0000025690339e80;
L_00000256903921c0 .cmp/eq 2, v000002569032a1a0_0, L_0000025690339ec8;
L_0000025690393020 .cmp/eq 2, v000002569032a1a0_0, L_0000025690339f10;
L_0000025690392800 .functor MUXZ 32, L_0000025690339fa0, L_0000025690339f58, L_0000025690393020, C4<>;
L_00000256903928a0 .functor MUXZ 32, L_0000025690392800, L_0000025690392760, L_00000256903921c0, C4<>;
L_0000025690391900 .functor MUXZ 32, L_00000256903928a0, L_0000025690337ab0, L_0000025690392b20, C4<>;
L_0000025690392da0 .functor MUXZ 32, L_000002569023e620, L_000002569033a030, L_000002569023e700, C4<>;
L_0000025690391a40 .cmp/eq 6, L_0000025690338690, L_000002569033a108;
L_00000256903924e0 .cmp/eq 6, L_0000025690338690, L_000002569033a150;
L_0000025690392c60 .cmp/eq 6, L_0000025690338690, L_000002569033a198;
L_00000256903923a0 .concat [ 16 16 0 0], L_0000025690338e10, L_000002569033a1e0;
L_0000025690392bc0 .part L_0000025690338e10, 15, 1;
LS_0000025690392080_0_0 .concat [ 1 1 1 1], L_0000025690392bc0, L_0000025690392bc0, L_0000025690392bc0, L_0000025690392bc0;
LS_0000025690392080_0_4 .concat [ 1 1 1 1], L_0000025690392bc0, L_0000025690392bc0, L_0000025690392bc0, L_0000025690392bc0;
LS_0000025690392080_0_8 .concat [ 1 1 1 1], L_0000025690392bc0, L_0000025690392bc0, L_0000025690392bc0, L_0000025690392bc0;
LS_0000025690392080_0_12 .concat [ 1 1 1 1], L_0000025690392bc0, L_0000025690392bc0, L_0000025690392bc0, L_0000025690392bc0;
L_0000025690392080 .concat [ 4 4 4 4], LS_0000025690392080_0_0, LS_0000025690392080_0_4, LS_0000025690392080_0_8, LS_0000025690392080_0_12;
L_0000025690393200 .concat [ 16 16 0 0], L_0000025690338e10, L_0000025690392080;
L_0000025690392e40 .functor MUXZ 32, L_0000025690393200, L_00000256903923a0, L_000002569023dc80, C4<>;
L_00000256903932a0 .concat [ 6 26 0 0], L_0000025690338690, L_000002569033a228;
L_0000025690393340 .cmp/eq 32, L_00000256903932a0, L_000002569033a270;
L_00000256903933e0 .cmp/eq 6, L_0000025690337dd0, L_000002569033a2b8;
L_00000256903919a0 .cmp/eq 6, L_0000025690337dd0, L_000002569033a300;
L_0000025690393480 .cmp/eq 6, L_0000025690338690, L_000002569033a348;
L_0000025690391ea0 .functor MUXZ 32, L_0000025690392e40, L_000002569033a390, L_0000025690393480, C4<>;
L_0000025690392300 .functor MUXZ 32, L_0000025690391ea0, L_0000025690337970, L_000002569023e150, C4<>;
L_0000025690393660 .concat [ 6 26 0 0], L_0000025690338690, L_000002569033a3d8;
L_0000025690391c20 .cmp/eq 32, L_0000025690393660, L_000002569033a420;
L_0000025690392620 .cmp/eq 6, L_0000025690337dd0, L_000002569033a468;
L_0000025690391ae0 .cmp/eq 6, L_0000025690337dd0, L_000002569033a4b0;
L_0000025690391b80 .cmp/eq 6, L_0000025690338690, L_000002569033a4f8;
L_0000025690391d60 .functor MUXZ 32, L_000002569023e5b0, v00000256903328f0_0, L_0000025690391b80, C4<>;
L_0000025690395530 .functor MUXZ 32, L_0000025690391d60, L_000002569023e1c0, L_00000256901f82e0, C4<>;
S_00000256901c3320 .scope module, "ALUMux" "mux2x1" 3 94, 5 1 0, S_0000025690249c50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002569022a2c0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002569023dd60 .functor NOT 1, v0000025690238760_0, C4<0>, C4<0>, C4<0>;
v00000256902384e0_0 .net *"_ivl_0", 0 0, L_000002569023dd60;  1 drivers
v0000025690238ee0_0 .net "in1", 31 0, L_000002569023e1c0;  alias, 1 drivers
v0000025690238620_0 .net "in2", 31 0, L_0000025690392300;  alias, 1 drivers
v0000025690237c20_0 .net "out", 31 0, L_00000256903935c0;  alias, 1 drivers
v0000025690238580_0 .net "s", 0 0, v0000025690238760_0;  alias, 1 drivers
L_00000256903935c0 .functor MUXZ 32, L_0000025690392300, L_000002569023e1c0, L_000002569023dd60, C4<>;
S_00000256901c34b0 .scope module, "CU" "controlUnit" 3 78, 6 1 0, S_0000025690249c50;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002569025e440 .param/l "RType" 0 4 2, C4<000000>;
P_000002569025e478 .param/l "add" 0 4 5, C4<100000>;
P_000002569025e4b0 .param/l "addi" 0 4 8, C4<001000>;
P_000002569025e4e8 .param/l "addu" 0 4 5, C4<100001>;
P_000002569025e520 .param/l "and_" 0 4 5, C4<100100>;
P_000002569025e558 .param/l "andi" 0 4 8, C4<001100>;
P_000002569025e590 .param/l "beq" 0 4 10, C4<000100>;
P_000002569025e5c8 .param/l "bne" 0 4 10, C4<000101>;
P_000002569025e600 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002569025e638 .param/l "j" 0 4 12, C4<000010>;
P_000002569025e670 .param/l "jal" 0 4 12, C4<000011>;
P_000002569025e6a8 .param/l "jr" 0 4 6, C4<001000>;
P_000002569025e6e0 .param/l "lw" 0 4 8, C4<100011>;
P_000002569025e718 .param/l "nor_" 0 4 5, C4<100111>;
P_000002569025e750 .param/l "or_" 0 4 5, C4<100101>;
P_000002569025e788 .param/l "ori" 0 4 8, C4<001101>;
P_000002569025e7c0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002569025e7f8 .param/l "sll" 0 4 6, C4<000000>;
P_000002569025e830 .param/l "slt" 0 4 5, C4<101010>;
P_000002569025e868 .param/l "slti" 0 4 8, C4<101010>;
P_000002569025e8a0 .param/l "srl" 0 4 6, C4<000010>;
P_000002569025e8d8 .param/l "sub" 0 4 5, C4<100010>;
P_000002569025e910 .param/l "subu" 0 4 5, C4<100011>;
P_000002569025e948 .param/l "sw" 0 4 8, C4<101011>;
P_000002569025e980 .param/l "xor_" 0 4 5, C4<100110>;
P_000002569025e9b8 .param/l "xori" 0 4 8, C4<001110>;
v00000256902386c0_0 .var "ALUOp", 3 0;
v0000025690238760_0 .var "ALUSrc", 0 0;
v0000025690237f40_0 .var "MemReadEn", 0 0;
v0000025690237cc0_0 .var "MemWriteEn", 0 0;
v0000025690238800_0 .var "MemtoReg", 0 0;
v0000025690239020_0 .var "RegDst", 0 0;
v0000025690237d60_0 .var "RegWriteEn", 0 0;
v0000025690237e00_0 .net "funct", 5 0, L_0000025690337dd0;  alias, 1 drivers
v0000025690237ea0_0 .var "hlt", 0 0;
v00000256902388a0_0 .net "opcode", 5 0, L_0000025690338690;  alias, 1 drivers
v0000025690238940_0 .net "rst", 0 0, v00000256903384b0_0;  alias, 1 drivers
E_000002569022a4c0 .event anyedge, v0000025690238940_0, v00000256902388a0_0, v0000025690237e00_0;
S_00000256901c19d0 .scope module, "InstMem" "IM" 3 74, 7 2 0, S_0000025690249c50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_000002569023e620 .functor BUFZ 32, L_00000256903930c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000256902389e0 .array "InstMem", 0 1023, 31 0;
v0000025690238a80_0 .net *"_ivl_0", 31 0, L_00000256903930c0;  1 drivers
v0000025690238b20_0 .net *"_ivl_3", 9 0, L_0000025690391e00;  1 drivers
v0000025690238d00_0 .net *"_ivl_4", 11 0, L_0000025690392940;  1 drivers
L_0000025690339fe8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025690238e40_0 .net *"_ivl_7", 1 0, L_0000025690339fe8;  1 drivers
v0000025690239160_0 .net "address", 31 0, v00000256903328f0_0;  alias, 1 drivers
v0000025690239200_0 .var/i "i", 31 0;
v00000256902392a0_0 .net "q", 31 0, L_000002569023e620;  alias, 1 drivers
L_00000256903930c0 .array/port v00000256902389e0, L_0000025690392940;
L_0000025690391e00 .part v00000256903328f0_0, 0, 10;
L_0000025690392940 .concat [ 10 2 0 0], L_0000025690391e00, L_0000025690339fe8;
S_00000256901c1b60 .scope module, "RF" "registerFile" 3 84, 8 1 0, S_0000025690249c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_000002569023e5b0 .functor BUFZ 32, L_0000025690392440, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002569023e1c0 .functor BUFZ 32, L_0000025690392260, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002569032b960_1 .array/port v000002569032b960, 1;
L_000002569023e9a0 .functor BUFZ 32, v000002569032b960_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002569032b960_2 .array/port v000002569032b960, 2;
L_000002569023e3f0 .functor BUFZ 32, v000002569032b960_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002569032b960_3 .array/port v000002569032b960, 3;
L_000002569023e460 .functor BUFZ 32, v000002569032b960_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002569032b960_4 .array/port v000002569032b960, 4;
L_000002569023e540 .functor BUFZ 32, v000002569032b960_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002569032b960_5 .array/port v000002569032b960, 5;
L_000002569023e770 .functor BUFZ 32, v000002569032b960_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002569032b960_6 .array/port v000002569032b960, 6;
L_000002569023e8c0 .functor BUFZ 32, v000002569032b960_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002569020c530_0 .net *"_ivl_0", 31 0, L_0000025690392440;  1 drivers
v000002569032a060_0 .net *"_ivl_10", 6 0, L_0000025690391fe0;  1 drivers
L_000002569033a0c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002569032b500_0 .net *"_ivl_13", 1 0, L_000002569033a0c0;  1 drivers
v000002569032b8c0_0 .net *"_ivl_2", 6 0, L_00000256903929e0;  1 drivers
L_000002569033a078 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002569032a7e0_0 .net *"_ivl_5", 1 0, L_000002569033a078;  1 drivers
v000002569032ad80_0 .net *"_ivl_8", 31 0, L_0000025690392260;  1 drivers
v000002569032a920_0 .net "clk", 0 0, L_000002569023e310;  alias, 1 drivers
v000002569032a4c0_0 .var/i "i", 31 0;
v000002569032b3c0_0 .net "readData1", 31 0, L_000002569023e5b0;  alias, 1 drivers
v000002569032b000_0 .net "readData2", 31 0, L_000002569023e1c0;  alias, 1 drivers
v000002569032bdc0_0 .net "readRegister1", 4 0, L_0000025690338a50;  alias, 1 drivers
v000002569032bc80_0 .net "readRegister2", 4 0, L_0000025690338d70;  alias, 1 drivers
v000002569032b960 .array "registers", 31 0, 31 0;
v000002569032b780_0 .net "regs0", 31 0, L_000002569023e9a0;  alias, 1 drivers
v000002569032ace0_0 .net "regs1", 31 0, L_000002569023e3f0;  alias, 1 drivers
v000002569032a880_0 .net "regs2", 31 0, L_000002569023e460;  alias, 1 drivers
v000002569032b5a0_0 .net "regs3", 31 0, L_000002569023e540;  alias, 1 drivers
v000002569032ae20_0 .net "regs4", 31 0, L_000002569023e770;  alias, 1 drivers
v000002569032ba00_0 .net "regs5", 31 0, L_000002569023e8c0;  alias, 1 drivers
v000002569032a380_0 .net "rst", 0 0, v00000256903384b0_0;  alias, 1 drivers
v000002569032b280_0 .net "we", 0 0, v0000025690237d60_0;  alias, 1 drivers
v000002569032a6a0_0 .net "writeData", 31 0, L_00000256903957b0;  alias, 1 drivers
v000002569032a2e0_0 .net "writeRegister", 4 0, L_0000025690393160;  alias, 1 drivers
E_000002569022a5c0/0 .event negedge, v0000025690238940_0;
E_000002569022a5c0/1 .event posedge, v000002569032a920_0;
E_000002569022a5c0 .event/or E_000002569022a5c0/0, E_000002569022a5c0/1;
L_0000025690392440 .array/port v000002569032b960, L_00000256903929e0;
L_00000256903929e0 .concat [ 5 2 0 0], L_0000025690338a50, L_000002569033a078;
L_0000025690392260 .array/port v000002569032b960, L_0000025690391fe0;
L_0000025690391fe0 .concat [ 5 2 0 0], L_0000025690338d70, L_000002569033a0c0;
S_00000256901ad7e0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_00000256901c1b60;
 .timescale 0 0;
v000002569020c350_0 .var/i "i", 31 0;
S_00000256901ad970 .scope module, "RFMux" "mux2x1" 3 82, 5 1 0, S_0000025690249c50;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000002569022b680 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002569023e7e0 .functor NOT 1, v0000025690239020_0, C4<0>, C4<0>, C4<0>;
v000002569032a9c0_0 .net *"_ivl_0", 0 0, L_000002569023e7e0;  1 drivers
v000002569032aec0_0 .net "in1", 4 0, L_0000025690338d70;  alias, 1 drivers
v000002569032a560_0 .net "in2", 4 0, L_0000025690339450;  alias, 1 drivers
v000002569032bbe0_0 .net "out", 4 0, L_0000025690393160;  alias, 1 drivers
v000002569032b640_0 .net "s", 0 0, v0000025690239020_0;  alias, 1 drivers
L_0000025690393160 .functor MUXZ 5, L_0000025690339450, L_0000025690338d70, L_000002569023e7e0, C4<>;
S_00000256901f6920 .scope module, "WBMux" "mux2x1" 3 105, 5 1 0, S_0000025690249c50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002569022af80 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000025690395ed0 .functor NOT 1, v0000025690238800_0, C4<0>, C4<0>, C4<0>;
v000002569032b460_0 .net *"_ivl_0", 0 0, L_0000025690395ed0;  1 drivers
v000002569032ab00_0 .net "in1", 31 0, v000002569032b820_0;  alias, 1 drivers
v000002569032bd20_0 .net "in2", 31 0, v0000025690332a30_0;  alias, 1 drivers
v000002569032a600_0 .net "out", 31 0, L_00000256903957b0;  alias, 1 drivers
v000002569032a740_0 .net "s", 0 0, v0000025690238800_0;  alias, 1 drivers
L_00000256903957b0 .functor MUXZ 32, v0000025690332a30_0, v000002569032b820_0, L_0000025690395ed0, C4<>;
S_00000256901f6ab0 .scope module, "alu" "ALU" 3 99, 9 1 0, S_0000025690249c50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000256901a6af0 .param/l "ADD" 0 9 12, C4<0000>;
P_00000256901a6b28 .param/l "AND" 0 9 12, C4<0010>;
P_00000256901a6b60 .param/l "NOR" 0 9 12, C4<0101>;
P_00000256901a6b98 .param/l "OR" 0 9 12, C4<0011>;
P_00000256901a6bd0 .param/l "SGT" 0 9 12, C4<0111>;
P_00000256901a6c08 .param/l "SLL" 0 9 12, C4<1000>;
P_00000256901a6c40 .param/l "SLT" 0 9 12, C4<0110>;
P_00000256901a6c78 .param/l "SRL" 0 9 12, C4<1001>;
P_00000256901a6cb0 .param/l "SUB" 0 9 12, C4<0001>;
P_00000256901a6ce8 .param/l "XOR" 0 9 12, C4<0100>;
P_00000256901a6d20 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000256901a6d58 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000002569033a540 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002569032a100_0 .net/2u *"_ivl_0", 31 0, L_000002569033a540;  1 drivers
v000002569032aa60_0 .net "opSel", 3 0, v00000256902386c0_0;  alias, 1 drivers
v000002569032b6e0_0 .net "operand1", 31 0, L_0000025690395530;  alias, 1 drivers
v000002569032aba0_0 .net "operand2", 31 0, L_00000256903935c0;  alias, 1 drivers
v000002569032b820_0 .var "result", 31 0;
v000002569032b0a0_0 .net "zero", 0 0, L_0000025690394bd0;  alias, 1 drivers
E_000002569022ad40 .event anyedge, v00000256902386c0_0, v000002569032b6e0_0, v0000025690237c20_0;
L_0000025690394bd0 .cmp/eq 32, v000002569032b820_0, L_000002569033a540;
S_00000256901a6da0 .scope module, "branchcontroller" "BranchController" 3 54, 10 1 0, S_0000025690249c50;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000002569025ea00 .param/l "RType" 0 4 2, C4<000000>;
P_000002569025ea38 .param/l "add" 0 4 5, C4<100000>;
P_000002569025ea70 .param/l "addi" 0 4 8, C4<001000>;
P_000002569025eaa8 .param/l "addu" 0 4 5, C4<100001>;
P_000002569025eae0 .param/l "and_" 0 4 5, C4<100100>;
P_000002569025eb18 .param/l "andi" 0 4 8, C4<001100>;
P_000002569025eb50 .param/l "beq" 0 4 10, C4<000100>;
P_000002569025eb88 .param/l "bne" 0 4 10, C4<000101>;
P_000002569025ebc0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002569025ebf8 .param/l "j" 0 4 12, C4<000010>;
P_000002569025ec30 .param/l "jal" 0 4 12, C4<000011>;
P_000002569025ec68 .param/l "jr" 0 4 6, C4<001000>;
P_000002569025eca0 .param/l "lw" 0 4 8, C4<100011>;
P_000002569025ecd8 .param/l "nor_" 0 4 5, C4<100111>;
P_000002569025ed10 .param/l "or_" 0 4 5, C4<100101>;
P_000002569025ed48 .param/l "ori" 0 4 8, C4<001101>;
P_000002569025ed80 .param/l "sgt" 0 4 6, C4<101011>;
P_000002569025edb8 .param/l "sll" 0 4 6, C4<000000>;
P_000002569025edf0 .param/l "slt" 0 4 5, C4<101010>;
P_000002569025ee28 .param/l "slti" 0 4 8, C4<101010>;
P_000002569025ee60 .param/l "srl" 0 4 6, C4<000010>;
P_000002569025ee98 .param/l "sub" 0 4 5, C4<100010>;
P_000002569025eed0 .param/l "subu" 0 4 5, C4<100011>;
P_000002569025ef08 .param/l "sw" 0 4 8, C4<101011>;
P_000002569025ef40 .param/l "xor_" 0 4 5, C4<100110>;
P_000002569025ef78 .param/l "xori" 0 4 8, C4<001110>;
v000002569032a1a0_0 .var "PCsrc", 1 0;
v000002569032be60_0 .net "excep_flag", 0 0, o00000256902e1888;  alias, 0 drivers
v000002569032bf00_0 .net "funct", 5 0, L_0000025690337dd0;  alias, 1 drivers
v000002569032b320_0 .net "opcode", 5 0, L_0000025690338690;  alias, 1 drivers
v000002569032a240_0 .net "operand1", 31 0, L_000002569023e5b0;  alias, 1 drivers
v000002569032ac40_0 .net "operand2", 31 0, L_00000256903935c0;  alias, 1 drivers
v000002569032baa0_0 .net "rst", 0 0, v00000256903384b0_0;  alias, 1 drivers
E_000002569022b200/0 .event anyedge, v0000025690238940_0, v000002569032be60_0, v00000256902388a0_0, v000002569032b3c0_0;
E_000002569022b200/1 .event anyedge, v0000025690237c20_0, v0000025690237e00_0;
E_000002569022b200 .event/or E_000002569022b200/0, E_000002569022b200/1;
S_00000256901dad50 .scope module, "dataMem" "DM" 3 103, 11 2 0, S_0000025690249c50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000002569032a420 .array "DataMem", 0 1023, 31 0;
v000002569032af60_0 .net "address", 31 0, v000002569032b820_0;  alias, 1 drivers
v000002569032bb40_0 .net "clock", 0 0, L_000002569023e310;  alias, 1 drivers
v000002569032b140_0 .net "data", 31 0, L_000002569023e1c0;  alias, 1 drivers
v000002569032b1e0_0 .var/i "i", 31 0;
v0000025690332a30_0 .var "q", 31 0;
v0000025690331a90_0 .net "rden", 0 0, v0000025690237f40_0;  alias, 1 drivers
v0000025690331b30_0 .net "wren", 0 0, v0000025690237cc0_0;  alias, 1 drivers
E_000002569022aa80 .event negedge, v000002569032a920_0;
S_00000256901daee0 .scope module, "pc" "programCounter" 3 71, 12 1 0, S_0000025690249c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000002569022b5c0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000025690332b70_0 .net "PCin", 31 0, L_0000025690391900;  alias, 1 drivers
v00000256903328f0_0 .var "PCout", 31 0;
v0000025690332e90_0 .net "clk", 0 0, L_000002569023e310;  alias, 1 drivers
v0000025690331bd0_0 .net "rst", 0 0, v00000256903384b0_0;  alias, 1 drivers
    .scope S_00000256901a6da0;
T_0 ;
    %wait E_000002569022b200;
    %load/vec4 v000002569032baa0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002569032a1a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002569032be60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002569032a1a0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000002569032b320_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000002569032a240_0;
    %load/vec4 v000002569032ac40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000002569032b320_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v000002569032a240_0;
    %load/vec4 v000002569032ac40_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000002569032b320_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000002569032b320_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000002569032b320_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v000002569032bf00_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002569032a1a0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002569032a1a0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000256901daee0;
T_1 ;
    %wait E_000002569022a5c0;
    %load/vec4 v0000025690331bd0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000256903328f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000025690332b70_0;
    %assign/vec4 v00000256903328f0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000256901c19d0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025690239200_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000025690239200_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000025690239200_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000256902389e0, 0, 4;
    %load/vec4 v0000025690239200_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025690239200_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936448, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000256902389e0, 0, 4;
    %pushi/vec4 537001995, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000256902389e0, 0, 4;
    %pushi/vec4 537067527, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000256902389e0, 0, 4;
    %pushi/vec4 4274218, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000256902389e0, 0, 4;
    %pushi/vec4 336003086, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000256902389e0, 0, 4;
    %pushi/vec4 4268064, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000256902389e0, 0, 4;
    %pushi/vec4 272450, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000256902389e0, 0, 4;
    %pushi/vec4 2359689216, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000256902389e0, 0, 4;
    %pushi/vec4 275120136, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000256902389e0, 0, 4;
    %pushi/vec4 12791850, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000256902389e0, 0, 4;
    %pushi/vec4 281018370, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000256902389e0, 0, 4;
    %pushi/vec4 134217742, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000256902389e0, 0, 4;
    %pushi/vec4 547553279, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000256902389e0, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000256902389e0, 0, 4;
    %pushi/vec4 547422209, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000256902389e0, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000256902389e0, 0, 4;
    %pushi/vec4 344096, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000256902389e0, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000256902389e0, 0, 4;
    %pushi/vec4 537460735, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000256902389e0, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000256902389e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000256902389e0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000256902389e0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000256902389e0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000256902389e0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000256902389e0, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000256901c34b0;
T_3 ;
    %wait E_000002569022a4c0;
    %load/vec4 v0000025690238940_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000025690237ea0_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000256902386c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025690238760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025690237d60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025690237cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025690238800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025690237f40_0, 0;
    %assign/vec4 v0000025690239020_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000025690237ea0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000256902386c0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000025690238760_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000025690237d60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000025690237cc0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000025690238800_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000025690237f40_0, 0, 1;
    %store/vec4 v0000025690239020_0, 0, 1;
    %load/vec4 v00000256902388a0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025690237ea0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025690239020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025690237d60_0, 0;
    %load/vec4 v0000025690237e00_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000256902386c0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000256902386c0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000256902386c0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000256902386c0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000256902386c0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000256902386c0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000256902386c0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000256902386c0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000256902386c0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000256902386c0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025690238760_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000256902386c0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025690238760_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000256902386c0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000256902386c0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025690237d60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025690239020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025690238760_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025690237d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025690239020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025690238760_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000256902386c0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025690237d60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025690238760_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000256902386c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025690237d60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025690238760_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000256902386c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025690237d60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025690238760_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000256902386c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025690237d60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025690238760_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025690237f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025690237d60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025690238760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025690238800_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025690237cc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025690238760_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000256902386c0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000256902386c0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000256901c1b60;
T_4 ;
    %wait E_000002569022a5c0;
    %fork t_1, S_00000256901ad7e0;
    %jmp t_0;
    .scope S_00000256901ad7e0;
t_1 ;
    %load/vec4 v000002569032a380_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002569020c350_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002569020c350_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002569020c350_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002569032b960, 0, 4;
    %load/vec4 v000002569020c350_0;
    %addi 1, 0, 32;
    %store/vec4 v000002569020c350_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002569032b280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002569032a6a0_0;
    %load/vec4 v000002569032a2e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002569032b960, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002569032b960, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000256901c1b60;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000256901c1b60;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002569032a4c0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002569032a4c0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002569032a4c0_0;
    %ix/getv/s 4, v000002569032a4c0_0;
    %load/vec4a v000002569032b960, 4;
    %ix/getv/s 4, v000002569032a4c0_0;
    %load/vec4a v000002569032b960, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002569032a4c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002569032a4c0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000256901f6ab0;
T_6 ;
    %wait E_000002569022ad40;
    %load/vec4 v000002569032aa60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002569032b820_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002569032b6e0_0;
    %load/vec4 v000002569032aba0_0;
    %add;
    %assign/vec4 v000002569032b820_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002569032b6e0_0;
    %load/vec4 v000002569032aba0_0;
    %sub;
    %assign/vec4 v000002569032b820_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000002569032b6e0_0;
    %load/vec4 v000002569032aba0_0;
    %and;
    %assign/vec4 v000002569032b820_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000002569032b6e0_0;
    %load/vec4 v000002569032aba0_0;
    %or;
    %assign/vec4 v000002569032b820_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002569032b6e0_0;
    %load/vec4 v000002569032aba0_0;
    %xor;
    %assign/vec4 v000002569032b820_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002569032b6e0_0;
    %load/vec4 v000002569032aba0_0;
    %or;
    %inv;
    %assign/vec4 v000002569032b820_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002569032b6e0_0;
    %load/vec4 v000002569032aba0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002569032b820_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000002569032aba0_0;
    %load/vec4 v000002569032b6e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002569032b820_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002569032b6e0_0;
    %ix/getv 4, v000002569032aba0_0;
    %shiftl 4;
    %assign/vec4 v000002569032b820_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002569032b6e0_0;
    %ix/getv 4, v000002569032aba0_0;
    %shiftr 4;
    %assign/vec4 v000002569032b820_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000256901dad50;
T_7 ;
    %wait E_000002569022aa80;
    %load/vec4 v0000025690331a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002569032af60_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002569032a420, 4;
    %assign/vec4 v0000025690332a30_0, 0;
T_7.0 ;
    %load/vec4 v0000025690331b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002569032b140_0;
    %ix/getv 3, v000002569032af60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002569032a420, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000256901dad50;
T_8 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002569032a420, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002569032a420, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002569032a420, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002569032a420, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002569032a420, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002569032a420, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002569032a420, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002569032a420, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002569032a420, 0, 4;
    %pushi/vec4 21, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002569032a420, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002569032a420, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002569032a420, 0, 4;
    %end;
    .thread T_8;
    .scope S_00000256901dad50;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 31 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002569032b1e0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002569032b1e0_0;
    %cmpi/s 19, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000002569032b1e0_0;
    %load/vec4a v000002569032a420, 4;
    %vpi_call 11 33 "$display", "Mem[%d] = %d", &PV<v000002569032b1e0_0, 0, 5>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002569032b1e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002569032b1e0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000025690249c50;
T_10 ;
    %wait E_000002569022a5c0;
    %load/vec4 v0000025690337fb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000256903355b0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000256903355b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000256903355b0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000025690248ba0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025690338370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000256903384b0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000025690248ba0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000025690338370_0;
    %inv;
    %assign/vec4 v0000025690338370_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000025690248ba0;
T_13 ;
    %vpi_call 2 41 "$dumpfile", "./BinarySearch/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000256903384b0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000256903384b0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v00000256903391d0_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
