###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ee215lnx10.ecn.purdue.edu)
#  Generated on:      Wed Mar  9 17:46:01 2016
#  Command:           optDesign -postCTS -drv
###############################################################
Path 1: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.875
- Setup                         4.960
+ Phase Shift                 100.000
= Required Time                95.915
- Arrival Time                  5.955
= Slack Time                   89.960
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   90.060 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   90.201 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   90.512 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.319 | 0.302 |   0.854 |   90.814 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.708 | 1.025 |   1.879 |   91.839 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.609 | 0.578 |   2.457 |   92.417 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.889 | 0.842 |   3.299 |   93.260 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.055 | 0.989 |   4.288 |   94.249 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U75                | D v -> Y ^     | AOI22X1  | 0.371 | 0.337 |   4.625 |   94.585 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                | A ^ -> Y v     | AOI21X1  | 0.356 | 0.164 |   4.789 |   94.750 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83                | A v -> Y v     | OR2X1    | 0.183 | 0.275 |   5.065 |   95.025 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | B v -> Y ^     | MUX2X1   | 1.062 | 0.741 |   5.806 |   95.766 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U138               | B ^ -> Y v     | MUX2X1   | 0.391 | 0.148 |   5.954 |   95.915 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | D v            | DFFPOSX1 | 0.391 | 0.001 |   5.955 |   95.915 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -89.860 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -89.720 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -89.409 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.306 | 0.303 |   0.854 |  -89.106 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | CLK ^          | DFFPOSX1 | 0.316 | 0.021 |   0.875 |  -89.085 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.859
- Setup                         4.902
+ Phase Shift                 100.000
= Required Time                95.957
- Arrival Time                  5.879
= Slack Time                   90.078
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   90.178 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   90.319 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   90.630 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.319 | 0.302 |   0.854 |   90.932 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.708 | 1.025 |   1.879 |   91.957 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.609 | 0.578 |   2.457 |   92.535 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.889 | 0.842 |   3.299 |   93.378 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.055 | 0.989 |   4.288 |   94.367 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84                | D v -> Y ^     | AOI22X1  | 0.373 | 0.357 |   4.645 |   94.723 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | A ^ -> Y v     | AOI21X1  | 0.325 | 0.146 |   4.791 |   94.869 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | A v -> Y v     | OR2X1    | 0.135 | 0.228 |   5.019 |   95.097 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 1.024 | 0.711 |   5.729 |   95.808 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U203               | B ^ -> Y v     | MUX2X1   | 0.380 | 0.149 |   5.879 |   95.957 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | D v            | DFFPOSX1 | 0.380 | 0.001 |   5.879 |   95.957 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -89.978 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -89.838 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -89.527 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.302 | 0.304 |   0.855 |  -89.223 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | CLK ^          | DFFPOSX1 | 0.305 | 0.004 |   0.859 |  -89.219 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.876
- Setup                         4.760
+ Phase Shift                 100.000
= Required Time                96.115
- Arrival Time                  5.947
= Slack Time                   90.169
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   90.268 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   90.409 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   90.720 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.319 | 0.302 |   0.854 |   91.022 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.708 | 1.025 |   1.879 |   92.047 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.609 | 0.578 |   2.457 |   92.626 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.889 | 0.842 |   3.299 |   93.468 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.055 | 0.989 |   4.288 |   94.457 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U75                | D v -> Y ^     | AOI22X1  | 0.371 | 0.337 |   4.625 |   94.794 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                | A ^ -> Y v     | AOI21X1  | 0.356 | 0.164 |   4.789 |   94.958 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83                | A v -> Y v     | OR2X1    | 0.183 | 0.275 |   5.065 |   95.233 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | B v -> Y ^     | MUX2X1   | 1.062 | 0.741 |   5.806 |   95.974 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U154               | B ^ -> Y v     | MUX2X1   | 0.381 | 0.141 |   5.947 |   96.115 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | D v            | DFFPOSX1 | 0.381 | 0.000 |   5.947 |   96.115 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.069 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -89.928 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -89.617 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.306 | 0.303 |   0.854 |  -89.314 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | CLK ^          | DFFPOSX1 | 0.317 | 0.022 |   0.876 |  -89.293 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.876
- Setup                         4.741
+ Phase Shift                 100.000
= Required Time                96.135
- Arrival Time                  5.945
= Slack Time                   90.190
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   90.290 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   90.431 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   90.742 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.319 | 0.302 |   0.854 |   91.044 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.708 | 1.025 |   1.879 |   92.069 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.609 | 0.578 |   2.457 |   92.647 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.889 | 0.842 |   3.299 |   93.490 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.055 | 0.989 |   4.288 |   94.479 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U75                | D v -> Y ^     | AOI22X1  | 0.371 | 0.337 |   4.625 |   94.815 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                | A ^ -> Y v     | AOI21X1  | 0.356 | 0.164 |   4.790 |   94.980 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83                | A v -> Y v     | OR2X1    | 0.183 | 0.275 |   5.065 |   95.255 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | B v -> Y ^     | MUX2X1   | 1.062 | 0.741 |   5.806 |   95.996 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U222               | B ^ -> Y v     | MUX2X1   | 0.380 | 0.139 |   5.945 |   96.135 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | D v            | DFFPOSX1 | 0.380 | 0.000 |   5.945 |   96.135 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.090 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -89.950 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -89.639 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.306 | 0.303 |   0.854 |  -89.336 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | CLK ^          | DFFPOSX1 | 0.317 | 0.022 |   0.876 |  -89.314 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.871
- Setup                         4.691
+ Phase Shift                 100.000
= Required Time                96.179
- Arrival Time                  5.951
= Slack Time                   90.229
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   90.329 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   90.469 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   90.780 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.319 | 0.302 |   0.854 |   91.082 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.708 | 1.025 |   1.879 |   92.108 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.609 | 0.578 |   2.457 |   92.686 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.889 | 0.842 |   3.299 |   93.528 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.055 | 0.989 |   4.288 |   94.517 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U75                | D v -> Y ^     | AOI22X1  | 0.371 | 0.337 |   4.625 |   94.854 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                | A ^ -> Y v     | AOI21X1  | 0.356 | 0.164 |   4.790 |   95.018 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83                | A v -> Y v     | OR2X1    | 0.183 | 0.275 |   5.065 |   95.294 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | B v -> Y ^     | MUX2X1   | 1.062 | 0.741 |   5.806 |   96.035 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U205               | B ^ -> Y v     | MUX2X1   | 0.387 | 0.144 |   5.950 |   96.179 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | D v            | DFFPOSX1 | 0.387 | 0.000 |   5.951 |   96.179 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.129 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -89.988 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -89.677 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.318 | 0.307 |   0.859 |  -89.370 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | CLK ^          | DFFPOSX1 | 0.329 | 0.012 |   0.871 |  -89.358 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.876
- Setup                         4.685
+ Phase Shift                 100.000
= Required Time                96.191
- Arrival Time                  5.937
= Slack Time                   90.255
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   90.355 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   90.495 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   90.806 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.319 | 0.302 |   0.854 |   91.108 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.708 | 1.025 |   1.879 |   92.134 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.609 | 0.578 |   2.457 |   92.712 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.889 | 0.842 |   3.299 |   93.554 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.055 | 0.989 |   4.288 |   94.543 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U75                | D v -> Y ^     | AOI22X1  | 0.371 | 0.337 |   4.625 |   94.880 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                | A ^ -> Y v     | AOI21X1  | 0.356 | 0.164 |   4.790 |   95.044 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83                | A v -> Y v     | OR2X1    | 0.183 | 0.275 |   5.065 |   95.319 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | B v -> Y ^     | MUX2X1   | 1.062 | 0.741 |   5.806 |   96.061 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U171               | B ^ -> Y v     | MUX2X1   | 0.378 | 0.130 |   5.936 |   96.191 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | D v            | DFFPOSX1 | 0.378 | 0.000 |   5.937 |   96.191 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.155 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -90.014 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -89.703 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.306 | 0.303 |   0.854 |  -89.400 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | CLK ^          | DFFPOSX1 | 0.317 | 0.021 |   0.876 |  -89.379 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.865
- Setup                         4.714
+ Phase Shift                 100.000
= Required Time                96.151
- Arrival Time                  5.893
= Slack Time                   90.258
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   90.358 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   90.498 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   90.809 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.319 | 0.302 |   0.854 |   91.111 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.708 | 1.025 |   1.879 |   92.137 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.609 | 0.578 |   2.457 |   92.715 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.889 | 0.842 |   3.299 |   93.557 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.055 | 0.989 |   4.288 |   94.546 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U122               | D v -> Y ^     | AOI22X1  | 0.358 | 0.328 |   4.616 |   94.874 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124               | A ^ -> Y v     | AOI21X1  | 0.328 | 0.166 |   4.782 |   95.040 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | B v -> Y v     | OR2X1    | 0.170 | 0.255 |   5.037 |   95.294 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268               | B v -> Y ^     | MUX2X1   | 1.011 | 0.703 |   5.740 |   95.997 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245               | B ^ -> Y v     | MUX2X1   | 0.374 | 0.153 |   5.892 |   96.150 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | D v            | DFFPOSX1 | 0.374 | 0.001 |   5.893 |   96.151 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.158 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -90.017 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -89.706 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.302 | 0.304 |   0.855 |  -89.403 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | CLK ^          | DFFPOSX1 | 0.308 | 0.010 |   0.865 |  -89.393 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.873
- Setup                         4.652
+ Phase Shift                 100.000
= Required Time                96.221
- Arrival Time                  5.939
= Slack Time                   90.282
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   90.382 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   90.522 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   90.833 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.319 | 0.302 |   0.854 |   91.135 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.708 | 1.025 |   1.879 |   92.161 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.609 | 0.578 |   2.457 |   92.739 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.889 | 0.842 |   3.299 |   93.581 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.055 | 0.989 |   4.288 |   94.570 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U75                | D v -> Y ^     | AOI22X1  | 0.371 | 0.337 |   4.625 |   94.907 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                | A ^ -> Y v     | AOI21X1  | 0.356 | 0.164 |   4.789 |   95.071 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83                | A v -> Y v     | OR2X1    | 0.183 | 0.275 |   5.065 |   95.346 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | B v -> Y ^     | MUX2X1   | 1.062 | 0.741 |   5.806 |   96.088 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240               | B ^ -> Y v     | MUX2X1   | 0.376 | 0.133 |   5.939 |   96.221 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | D v            | DFFPOSX1 | 0.376 | 0.000 |   5.939 |   96.221 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.182 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -90.041 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -89.730 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.306 | 0.303 |   0.854 |  -89.427 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | CLK ^          | DFFPOSX1 | 0.316 | 0.019 |   0.873 |  -89.409 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.867
- Setup                         4.645
+ Phase Shift                 100.000
= Required Time                96.222
- Arrival Time                  5.872
= Slack Time                   90.350
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   90.449 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   90.590 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   90.901 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.319 | 0.302 |   0.854 |   91.203 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.708 | 1.025 |   1.879 |   92.228 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.609 | 0.578 |   2.457 |   92.807 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.889 | 0.842 |   3.299 |   93.649 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.055 | 0.989 |   4.288 |   94.638 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84                | D v -> Y ^     | AOI22X1  | 0.373 | 0.357 |   4.645 |   94.995 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | A ^ -> Y v     | AOI21X1  | 0.325 | 0.146 |   4.791 |   95.140 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | A v -> Y v     | OR2X1    | 0.135 | 0.228 |   5.019 |   95.368 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 1.024 | 0.711 |   5.729 |   96.079 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238               | B ^ -> Y v     | MUX2X1   | 0.371 | 0.143 |   5.872 |   96.222 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | D v            | DFFPOSX1 | 0.371 | 0.000 |   5.872 |   96.222 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.250 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -90.109 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -89.798 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.302 | 0.304 |   0.855 |  -89.494 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | CLK ^          | DFFPOSX1 | 0.309 | 0.012 |   0.867 |  -89.482 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.862
- Setup                         4.591
+ Phase Shift                 100.000
= Required Time                96.271
- Arrival Time                  5.889
= Slack Time                   90.383
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   90.483 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   90.623 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   90.934 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.319 | 0.302 |   0.854 |   91.236 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.708 | 1.025 |   1.879 |   92.261 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.609 | 0.578 |   2.457 |   92.840 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.889 | 0.842 |   3.299 |   93.682 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.055 | 0.989 |   4.288 |   94.671 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                | D v -> Y ^     | AOI22X1  | 0.363 | 0.318 |   4.606 |   94.989 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100               | A ^ -> Y v     | AOI21X1  | 0.341 | 0.155 |   4.761 |   95.144 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104               | A v -> Y v     | OR2X1    | 0.192 | 0.281 |   5.043 |   95.425 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | B v -> Y ^     | MUX2X1   | 0.985 | 0.693 |   5.736 |   96.118 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U182               | B ^ -> Y v     | MUX2X1   | 0.371 | 0.152 |   5.888 |   96.271 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] | D v            | DFFPOSX1 | 0.371 | 0.001 |   5.889 |   96.271 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.283 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -90.142 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -89.831 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.306 | 0.303 |   0.854 |  -89.528 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] | CLK ^          | DFFPOSX1 | 0.312 | 0.008 |   0.862 |  -89.521 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.873
- Setup                         4.610
+ Phase Shift                 100.000
= Required Time                96.263
- Arrival Time                  5.870
= Slack Time                   90.393
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   90.493 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   90.634 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   90.945 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.319 | 0.302 |   0.854 |   91.247 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.708 | 1.025 |   1.879 |   92.272 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.609 | 0.578 |   2.457 |   92.851 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.889 | 0.842 |   3.299 |   93.693 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.055 | 0.989 |   4.288 |   94.682 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84                | D v -> Y ^     | AOI22X1  | 0.373 | 0.357 |   4.645 |   95.039 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | A ^ -> Y v     | AOI21X1  | 0.325 | 0.146 |   4.791 |   95.184 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | A v -> Y v     | OR2X1    | 0.135 | 0.228 |   5.019 |   95.412 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 1.024 | 0.711 |   5.729 |   96.123 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U256               | B ^ -> Y v     | MUX2X1   | 0.371 | 0.140 |   5.870 |   96.263 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | D v            | DFFPOSX1 | 0.371 | 0.000 |   5.870 |   96.263 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.294 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -90.153 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -89.842 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.302 | 0.304 |   0.855 |  -89.538 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | CLK ^          | DFFPOSX1 | 0.311 | 0.018 |   0.873 |  -89.520 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.873
- Setup                         4.499
+ Phase Shift                 100.000
= Required Time                96.374
- Arrival Time                  5.951
= Slack Time                   90.423
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   90.523 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   90.663 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   90.974 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.319 | 0.302 |   0.854 |   91.276 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.708 | 1.025 |   1.879 |   92.302 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.609 | 0.578 |   2.457 |   92.880 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.889 | 0.842 |   3.299 |   93.722 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.055 | 0.989 |   4.288 |   94.711 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U75                | D v -> Y ^     | AOI22X1  | 0.371 | 0.337 |   4.625 |   95.048 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                | A ^ -> Y v     | AOI21X1  | 0.356 | 0.164 |   4.790 |   95.212 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83                | A v -> Y v     | OR2X1    | 0.183 | 0.275 |   5.065 |   95.487 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | B v -> Y ^     | MUX2X1   | 1.062 | 0.741 |   5.806 |   96.229 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U188               | B ^ -> Y v     | MUX2X1   | 0.387 | 0.145 |   5.951 |   96.373 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | D v            | DFFPOSX1 | 0.387 | 0.000 |   5.951 |   96.374 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.323 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -90.182 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -89.871 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.327 | 0.307 |   0.858 |  -89.565 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | CLK ^          | DFFPOSX1 | 0.341 | 0.015 |   0.873 |  -89.550 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.876
- Setup                         4.573
+ Phase Shift                 100.000
= Required Time                96.303
- Arrival Time                  5.867
= Slack Time                   90.436
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   90.536 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   90.676 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   90.987 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.319 | 0.302 |   0.854 |   91.289 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.708 | 1.025 |   1.879 |   92.314 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.609 | 0.578 |   2.457 |   92.893 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.889 | 0.842 |   3.299 |   93.735 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.055 | 0.989 |   4.288 |   94.724 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84                | D v -> Y ^     | AOI22X1  | 0.373 | 0.357 |   4.645 |   95.081 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | A ^ -> Y v     | AOI21X1  | 0.325 | 0.146 |   4.791 |   95.226 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | A v -> Y v     | OR2X1    | 0.135 | 0.228 |   5.019 |   95.454 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 1.024 | 0.711 |   5.729 |   96.165 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152               | B ^ -> Y v     | MUX2X1   | 0.369 | 0.138 |   5.867 |   96.303 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | D v            | DFFPOSX1 | 0.369 | 0.000 |   5.867 |   96.303 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.336 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -90.195 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -89.884 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.302 | 0.304 |   0.855 |  -89.580 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | CLK ^          | DFFPOSX1 | 0.311 | 0.021 |   0.876 |  -89.560 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.863
- Setup                         4.484
+ Phase Shift                 100.000
= Required Time                96.379
- Arrival Time                  5.865
= Slack Time                   90.514
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   90.614 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   90.755 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   91.066 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.319 | 0.302 |   0.854 |   91.368 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.708 | 1.025 |   1.879 |   92.393 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.609 | 0.578 |   2.457 |   92.972 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.889 | 0.842 |   3.299 |   93.814 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.055 | 0.989 |   4.288 |   94.803 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91                | D v -> Y ^     | AOI22X1  | 0.378 | 0.358 |   4.647 |   95.161 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                | A ^ -> Y v     | AOI21X1  | 0.331 | 0.150 |   4.796 |   95.311 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97                | A v -> Y v     | OR2X1    | 0.142 | 0.235 |   5.031 |   95.546 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | B v -> Y ^     | MUX2X1   | 1.000 | 0.697 |   5.728 |   96.242 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134               | B ^ -> Y v     | MUX2X1   | 0.363 | 0.137 |   5.864 |   96.379 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | D v            | DFFPOSX1 | 0.363 | 0.000 |   5.865 |   96.379 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.415 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -90.274 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -89.963 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.302 | 0.304 |   0.855 |  -89.659 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | CLK ^          | DFFPOSX1 | 0.307 | 0.008 |   0.863 |  -89.652 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.868
- Setup                         4.490
+ Phase Shift                 100.000
= Required Time                96.377
- Arrival Time                  5.862
= Slack Time                   90.515
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   90.615 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   90.756 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   91.066 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.319 | 0.302 |   0.854 |   91.369 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.708 | 1.025 |   1.879 |   92.394 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.609 | 0.578 |   2.457 |   92.972 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.889 | 0.842 |   3.299 |   93.814 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.055 | 0.989 |   4.288 |   94.803 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84                | D v -> Y ^     | AOI22X1  | 0.373 | 0.357 |   4.645 |   95.160 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | A ^ -> Y v     | AOI21X1  | 0.325 | 0.146 |   4.791 |   95.306 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | A v -> Y v     | OR2X1    | 0.135 | 0.228 |   5.019 |   95.534 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 1.024 | 0.711 |   5.729 |   96.244 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U136               | B ^ -> Y v     | MUX2X1   | 0.364 | 0.133 |   5.862 |   96.377 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | D v            | DFFPOSX1 | 0.364 | 0.000 |   5.862 |   96.377 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.415 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -90.274 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -89.964 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.302 | 0.304 |   0.855 |  -89.660 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | CLK ^          | DFFPOSX1 | 0.309 | 0.013 |   0.868 |  -89.648 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.876
- Setup                         4.465
+ Phase Shift                 100.000
= Required Time                96.412
- Arrival Time                  5.865
= Slack Time                   90.546
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   90.646 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   90.787 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   91.098 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.319 | 0.302 |   0.854 |   91.400 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.708 | 1.025 |   1.879 |   92.425 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.609 | 0.578 |   2.457 |   93.004 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.889 | 0.842 |   3.299 |   93.846 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.055 | 0.989 |   4.288 |   94.835 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91                | D v -> Y ^     | AOI22X1  | 0.378 | 0.358 |   4.647 |   95.193 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                | A ^ -> Y v     | AOI21X1  | 0.331 | 0.150 |   4.796 |   95.343 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97                | A v -> Y v     | OR2X1    | 0.142 | 0.235 |   5.031 |   95.577 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | B v -> Y ^     | MUX2X1   | 1.000 | 0.697 |   5.728 |   96.274 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U184               | B ^ -> Y v     | MUX2X1   | 0.364 | 0.137 |   5.865 |   96.411 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | D v            | DFFPOSX1 | 0.364 | 0.000 |   5.865 |   96.412 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.446 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -90.306 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -89.995 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.302 | 0.304 |   0.855 |  -89.691 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | CLK ^          | DFFPOSX1 | 0.311 | 0.021 |   0.876 |  -89.670 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.865
- Setup                         4.441
+ Phase Shift                 100.000
= Required Time                96.424
- Arrival Time                  5.862
= Slack Time                   90.561
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   90.661 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   90.802 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   91.113 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.319 | 0.302 |   0.854 |   91.415 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.708 | 1.025 |   1.879 |   92.440 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.609 | 0.578 |   2.457 |   93.018 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.889 | 0.842 |   3.299 |   93.861 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.055 | 0.989 |   4.288 |   94.850 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91                | D v -> Y ^     | AOI22X1  | 0.378 | 0.358 |   4.647 |   95.208 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                | A ^ -> Y v     | AOI21X1  | 0.331 | 0.150 |   4.796 |   95.357 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97                | A v -> Y v     | OR2X1    | 0.142 | 0.235 |   5.031 |   95.592 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | B v -> Y ^     | MUX2X1   | 1.000 | 0.697 |   5.728 |   96.289 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236               | B ^ -> Y v     | MUX2X1   | 0.361 | 0.134 |   5.862 |   96.423 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | D v            | DFFPOSX1 | 0.361 | 0.000 |   5.862 |   96.424 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.461 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -90.321 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -90.010 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.302 | 0.304 |   0.855 |  -89.706 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | CLK ^          | DFFPOSX1 | 0.308 | 0.010 |   0.865 |  -89.696 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.862
- Setup                         4.419
+ Phase Shift                 100.000
= Required Time                96.443
- Arrival Time                  5.875
= Slack Time                   90.568
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   90.668 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   90.809 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   91.120 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.319 | 0.302 |   0.854 |   91.422 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.708 | 1.025 |   1.879 |   92.447 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.609 | 0.578 |   2.457 |   93.025 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.889 | 0.842 |   3.299 |   93.868 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.055 | 0.989 |   4.288 |   94.857 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                | D v -> Y ^     | AOI22X1  | 0.363 | 0.318 |   4.606 |   95.174 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100               | A ^ -> Y v     | AOI21X1  | 0.341 | 0.155 |   4.761 |   95.330 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104               | A v -> Y v     | OR2X1    | 0.192 | 0.281 |   5.043 |   95.611 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | B v -> Y ^     | MUX2X1   | 0.985 | 0.693 |   5.736 |   96.304 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U199               | B ^ -> Y v     | MUX2X1   | 0.363 | 0.139 |   5.875 |   96.443 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | D v            | DFFPOSX1 | 0.363 | 0.000 |   5.875 |   96.443 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.468 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -90.328 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -90.017 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.306 | 0.303 |   0.854 |  -89.714 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | CLK ^          | DFFPOSX1 | 0.312 | 0.008 |   0.862 |  -89.706 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.878
- Setup                         4.321
+ Phase Shift                 100.000
= Required Time                96.557
- Arrival Time                  5.945
= Slack Time                   90.612
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   90.712 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   90.852 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   91.163 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.319 | 0.302 |   0.854 |   91.465 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.708 | 1.025 |   1.879 |   92.491 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.609 | 0.578 |   2.457 |   93.069 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.889 | 0.842 |   3.299 |   93.911 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.055 | 0.989 |   4.288 |   94.900 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U75                | D v -> Y ^     | AOI22X1  | 0.371 | 0.337 |   4.625 |   95.237 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                | A ^ -> Y v     | AOI21X1  | 0.356 | 0.164 |   4.790 |   95.401 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83                | A v -> Y v     | OR2X1    | 0.183 | 0.275 |   5.065 |   95.677 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | B v -> Y ^     | MUX2X1   | 1.062 | 0.741 |   5.806 |   96.418 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259               | B ^ -> Y v     | MUX2X1   | 0.380 | 0.139 |   5.945 |   96.556 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | D v            | DFFPOSX1 | 0.380 | 0.000 |   5.945 |   96.557 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.512 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -90.371 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -90.060 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.327 | 0.307 |   0.858 |  -89.754 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | CLK ^          | DFFPOSX1 | 0.343 | 0.020 |   0.878 |  -89.734 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.864
- Setup                         4.358
+ Phase Shift                 100.000
= Required Time                96.506
- Arrival Time                  5.856
= Slack Time                   90.650
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   90.750 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   90.890 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   91.201 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.319 | 0.302 |   0.854 |   91.503 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.708 | 1.025 |   1.879 |   92.529 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.609 | 0.578 |   2.457 |   93.107 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.889 | 0.842 |   3.299 |   93.949 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.055 | 0.989 |   4.288 |   94.938 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91                | D v -> Y ^     | AOI22X1  | 0.378 | 0.358 |   4.647 |   95.296 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                | A ^ -> Y v     | AOI21X1  | 0.331 | 0.150 |   4.796 |   95.446 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97                | A v -> Y v     | OR2X1    | 0.142 | 0.235 |   5.031 |   95.681 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | B v -> Y ^     | MUX2X1   | 1.000 | 0.697 |   5.728 |   96.377 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U201               | B ^ -> Y v     | MUX2X1   | 0.357 | 0.128 |   5.856 |   96.506 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | D v            | DFFPOSX1 | 0.357 | 0.000 |   5.856 |   96.506 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.550 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -90.409 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -90.098 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.302 | 0.304 |   0.855 |  -89.795 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | CLK ^          | DFFPOSX1 | 0.308 | 0.009 |   0.864 |  -89.785 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.874
- Setup                         4.326
+ Phase Shift                 100.000
= Required Time                96.548
- Arrival Time                  5.877
= Slack Time                   90.671
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   90.771 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   90.911 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   91.222 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.319 | 0.302 |   0.854 |   91.524 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.708 | 1.025 |   1.879 |   92.550 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.609 | 0.578 |   2.457 |   93.128 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.889 | 0.842 |   3.299 |   93.970 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.055 | 0.989 |   4.288 |   94.959 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                | D v -> Y ^     | AOI22X1  | 0.363 | 0.318 |   4.606 |   95.277 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100               | A ^ -> Y v     | AOI21X1  | 0.341 | 0.155 |   4.761 |   95.432 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104               | A v -> Y v     | OR2X1    | 0.192 | 0.281 |   5.043 |   95.713 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | B v -> Y ^     | MUX2X1   | 0.985 | 0.693 |   5.736 |   96.406 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275               | B ^ -> Y v     | MUX2X1   | 0.361 | 0.141 |   5.877 |   96.547 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] | D v            | DFFPOSX1 | 0.361 | 0.000 |   5.877 |   96.548 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.571 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -90.430 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -90.119 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.306 | 0.303 |   0.854 |  -89.816 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] | CLK ^          | DFFPOSX1 | 0.316 | 0.020 |   0.874 |  -89.797 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.876
- Setup                         4.345
+ Phase Shift                 100.000
= Required Time                96.531
- Arrival Time                  5.859
= Slack Time                   90.672
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   90.772 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   90.913 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   91.224 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.319 | 0.302 |   0.854 |   91.526 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.708 | 1.025 |   1.879 |   92.551 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.609 | 0.578 |   2.457 |   93.129 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.889 | 0.842 |   3.299 |   93.971 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.055 | 0.989 |   4.288 |   94.961 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91                | D v -> Y ^     | AOI22X1  | 0.378 | 0.358 |   4.647 |   95.319 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                | A ^ -> Y v     | AOI21X1  | 0.331 | 0.150 |   4.796 |   95.468 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97                | A v -> Y v     | OR2X1    | 0.142 | 0.235 |   5.031 |   95.703 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | B v -> Y ^     | MUX2X1   | 1.000 | 0.697 |   5.728 |   96.400 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U218               | B ^ -> Y v     | MUX2X1   | 0.359 | 0.131 |   5.858 |   96.530 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | D v            | DFFPOSX1 | 0.359 | 0.000 |   5.859 |   96.531 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.572 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -90.432 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -90.121 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.302 | 0.304 |   0.855 |  -89.817 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | CLK ^          | DFFPOSX1 | 0.311 | 0.021 |   0.876 |  -89.796 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.887
- Setup                         4.328
+ Phase Shift                 100.000
= Required Time                96.559
- Arrival Time                  5.873
= Slack Time                   90.686
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   90.786 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   90.927 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   91.237 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.319 | 0.302 |   0.854 |   91.540 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.708 | 1.025 |   1.879 |   92.565 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.609 | 0.578 |   2.457 |   93.143 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.889 | 0.842 |   3.299 |   93.985 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.055 | 0.989 |   4.288 |   94.974 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84                | D v -> Y ^     | AOI22X1  | 0.373 | 0.357 |   4.645 |   95.331 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | A ^ -> Y v     | AOI21X1  | 0.325 | 0.146 |   4.791 |   95.477 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | A v -> Y v     | OR2X1    | 0.135 | 0.228 |   5.019 |   95.705 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 1.024 | 0.711 |   5.729 |   96.415 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U220               | B ^ -> Y v     | MUX2X1   | 0.374 | 0.143 |   5.873 |   96.559 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | D v            | DFFPOSX1 | 0.374 | 0.000 |   5.873 |   96.559 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.586 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -90.445 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -90.135 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.318 | 0.307 |   0.859 |  -89.827 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | CLK ^          | DFFPOSX1 | 0.335 | 0.029 |   0.887 |  -89.799 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.883
- Setup                         4.281
+ Phase Shift                 100.000
= Required Time                96.603
- Arrival Time                  5.899
= Slack Time                   90.703
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   90.803 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   90.944 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   91.255 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.319 | 0.302 |   0.854 |   91.557 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.708 | 1.025 |   1.879 |   92.582 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.609 | 0.578 |   2.457 |   93.160 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.889 | 0.842 |   3.299 |   94.003 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.055 | 0.989 |   4.288 |   94.992 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                | D v -> Y ^     | AOI22X1  | 0.363 | 0.318 |   4.606 |   95.309 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100               | A ^ -> Y v     | AOI21X1  | 0.341 | 0.155 |   4.761 |   95.465 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104               | A v -> Y v     | OR2X1    | 0.192 | 0.281 |   5.043 |   95.746 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | B v -> Y ^     | MUX2X1   | 0.985 | 0.693 |   5.736 |   96.439 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U165               | B ^ -> Y v     | MUX2X1   | 0.380 | 0.163 |   5.899 |   96.602 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] | D v            | DFFPOSX1 | 0.380 | 0.001 |   5.899 |   96.603 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.603 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -90.463 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -90.152 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.333 | 0.315 |   0.866 |  -89.837 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] | CLK ^          | DFFPOSX1 | 0.346 | 0.017 |   0.883 |  -89.820 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.869
- Setup                         4.276
+ Phase Shift                 100.000
= Required Time                96.593
- Arrival Time                  5.872
= Slack Time                   90.720
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   90.820 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   90.961 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   91.272 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.319 | 0.302 |   0.854 |   91.574 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.708 | 1.025 |   1.879 |   92.599 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.609 | 0.578 |   2.457 |   93.177 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.889 | 0.842 |   3.299 |   94.020 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.055 | 0.989 |   4.288 |   95.009 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                | D v -> Y ^     | AOI22X1  | 0.363 | 0.318 |   4.606 |   95.326 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100               | A ^ -> Y v     | AOI21X1  | 0.341 | 0.155 |   4.761 |   95.482 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104               | A v -> Y v     | OR2X1    | 0.192 | 0.281 |   5.043 |   95.763 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | B v -> Y ^     | MUX2X1   | 0.985 | 0.693 |   5.736 |   96.456 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234               | B ^ -> Y v     | MUX2X1   | 0.358 | 0.136 |   5.872 |   96.592 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] | D v            | DFFPOSX1 | 0.358 | 0.000 |   5.872 |   96.593 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.620 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -90.480 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -90.169 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.306 | 0.303 |   0.854 |  -89.866 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] | CLK ^          | DFFPOSX1 | 0.315 | 0.014 |   0.869 |  -89.852 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.873
- Setup                         4.275
+ Phase Shift                 100.000
= Required Time                96.598
- Arrival Time                  5.861
= Slack Time                   90.736
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   90.836 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   90.977 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   91.288 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.319 | 0.302 |   0.854 |   91.590 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.708 | 1.025 |   1.879 |   92.615 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.609 | 0.578 |   2.457 |   93.194 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.889 | 0.842 |   3.299 |   94.036 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.055 | 0.989 |   4.288 |   95.025 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84                | D v -> Y ^     | AOI22X1  | 0.373 | 0.357 |   4.645 |   95.382 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | A ^ -> Y v     | AOI21X1  | 0.325 | 0.146 |   4.791 |   95.527 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | A v -> Y v     | OR2X1    | 0.135 | 0.228 |   5.019 |   95.755 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 1.024 | 0.711 |   5.729 |   96.466 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U169               | B ^ -> Y v     | MUX2X1   | 0.368 | 0.132 |   5.861 |   96.597 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | D v            | DFFPOSX1 | 0.368 | 0.000 |   5.861 |   96.598 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.636 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -90.496 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -90.185 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.318 | 0.307 |   0.859 |  -89.878 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | CLK ^          | DFFPOSX1 | 0.330 | 0.014 |   0.873 |  -89.864 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.877
- Setup                         4.251
+ Phase Shift                 100.000
= Required Time                96.626
- Arrival Time                  5.887
= Slack Time                   90.739
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   90.839 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   90.980 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   91.291 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.319 | 0.302 |   0.854 |   91.593 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.708 | 1.025 |   1.879 |   92.618 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.609 | 0.578 |   2.457 |   93.196 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.889 | 0.842 |   3.299 |   94.038 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.055 | 0.989 |   4.288 |   95.028 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129               | D v -> Y ^     | AOI22X1  | 0.389 | 0.384 |   4.673 |   95.412 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131               | A ^ -> Y v     | AOI21X1  | 0.351 | 0.183 |   4.856 |   95.595 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132               | B v -> Y v     | OR2X1    | 0.135 | 0.220 |   5.076 |   95.815 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | B v -> Y ^     | MUX2X1   | 0.948 | 0.660 |   5.736 |   96.475 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U174               | B ^ -> Y v     | MUX2X1   | 0.355 | 0.150 |   5.887 |   96.626 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | D v            | DFFPOSX1 | 0.355 | 0.000 |   5.887 |   96.626 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.639 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -90.499 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -90.188 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.302 | 0.304 |   0.855 |  -89.884 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | CLK ^          | DFFPOSX1 | 0.312 | 0.022 |   0.877 |  -89.862 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.874
- Setup                         4.256
+ Phase Shift                 100.000
= Required Time                96.618
- Arrival Time                  5.872
= Slack Time                   90.746
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   90.846 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   90.986 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   91.297 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.319 | 0.302 |   0.854 |   91.599 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.708 | 1.025 |   1.879 |   92.625 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.609 | 0.578 |   2.457 |   93.203 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.889 | 0.842 |   3.299 |   94.045 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.055 | 0.989 |   4.288 |   95.034 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                | D v -> Y ^     | AOI22X1  | 0.363 | 0.318 |   4.606 |   95.352 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100               | A ^ -> Y v     | AOI21X1  | 0.341 | 0.155 |   4.761 |   95.507 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104               | A v -> Y v     | OR2X1    | 0.192 | 0.281 |   5.043 |   95.788 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | B v -> Y ^     | MUX2X1   | 0.985 | 0.693 |   5.736 |   96.481 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U148               | B ^ -> Y v     | MUX2X1   | 0.358 | 0.136 |   5.872 |   96.617 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] | D v            | DFFPOSX1 | 0.358 | 0.000 |   5.872 |   96.618 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.646 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -90.505 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -90.194 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.306 | 0.303 |   0.854 |  -89.891 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] | CLK ^          | DFFPOSX1 | 0.316 | 0.019 |   0.874 |  -89.872 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.884
- Setup                         4.151
+ Phase Shift                 100.000
= Required Time                96.733
- Arrival Time                  5.894
= Slack Time                   90.840
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   90.939 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   91.080 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   91.391 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.319 | 0.302 |   0.854 |   91.693 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.708 | 1.025 |   1.879 |   92.718 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.609 | 0.578 |   2.457 |   93.297 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.889 | 0.842 |   3.299 |   94.139 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.055 | 0.989 |   4.288 |   95.128 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U122               | D v -> Y ^     | AOI22X1  | 0.358 | 0.328 |   4.616 |   95.455 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124               | A ^ -> Y v     | AOI21X1  | 0.328 | 0.166 |   4.782 |   95.622 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | B v -> Y v     | OR2X1    | 0.170 | 0.255 |   5.037 |   95.876 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268               | B v -> Y ^     | MUX2X1   | 1.011 | 0.703 |   5.740 |   96.579 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U176               | B ^ -> Y v     | MUX2X1   | 0.373 | 0.153 |   5.893 |   96.732 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | D v            | DFFPOSX1 | 0.373 | 0.001 |   5.894 |   96.733 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.740 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -90.599 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -90.288 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.327 | 0.307 |   0.858 |  -89.981 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | CLK ^          | DFFPOSX1 | 0.345 | 0.026 |   0.884 |  -89.955 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.891
- Setup                         4.154
+ Phase Shift                 100.000
= Required Time                96.737
- Arrival Time                  5.884
= Slack Time                   90.854
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   90.953 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   91.094 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   91.405 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.319 | 0.302 |   0.854 |   91.707 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.708 | 1.025 |   1.879 |   92.732 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.609 | 0.578 |   2.457 |   93.311 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.889 | 0.842 |   3.299 |   94.153 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.055 | 0.989 |   4.288 |   95.142 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U122               | D v -> Y ^     | AOI22X1  | 0.358 | 0.328 |   4.616 |   95.470 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124               | A ^ -> Y v     | AOI21X1  | 0.328 | 0.166 |   4.782 |   95.636 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | B v -> Y v     | OR2X1    | 0.170 | 0.255 |   5.037 |   95.890 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268               | B v -> Y ^     | MUX2X1   | 1.011 | 0.703 |   5.740 |   96.593 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266               | B ^ -> Y v     | MUX2X1   | 0.374 | 0.144 |   5.883 |   96.737 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] | D v            | DFFPOSX1 | 0.374 | 0.000 |   5.884 |   96.737 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.754 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -90.613 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -90.302 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.327 | 0.307 |   0.858 |  -89.996 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] | CLK ^          | DFFPOSX1 | 0.346 | 0.033 |   0.891 |  -89.962 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.887
- Setup                         4.149
+ Phase Shift                 100.000
= Required Time                96.738
- Arrival Time                  5.859
= Slack Time                   90.879
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   90.979 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   91.119 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   91.430 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.319 | 0.302 |   0.854 |   91.733 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.708 | 1.025 |   1.879 |   92.758 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.609 | 0.578 |   2.457 |   93.336 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.889 | 0.842 |   3.299 |   94.178 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.055 | 0.989 |   4.288 |   95.167 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84                | D v -> Y ^     | AOI22X1  | 0.373 | 0.357 |   4.645 |   95.524 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | A ^ -> Y v     | AOI21X1  | 0.325 | 0.146 |   4.791 |   95.670 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | A v -> Y v     | OR2X1    | 0.135 | 0.228 |   5.019 |   95.897 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 1.024 | 0.711 |   5.729 |   96.608 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U186               | B ^ -> Y v     | MUX2X1   | 0.365 | 0.129 |   5.859 |   96.738 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | D v            | DFFPOSX1 | 0.365 | 0.000 |   5.859 |   96.738 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.779 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -90.638 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -90.327 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.318 | 0.307 |   0.859 |  -90.020 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | CLK ^          | DFFPOSX1 | 0.335 | 0.029 |   0.887 |  -89.992 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.875
- Setup                         4.127
+ Phase Shift                 100.000
= Required Time                96.747
- Arrival Time                  5.864
= Slack Time                   90.884
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   90.984 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   91.124 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   91.435 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.319 | 0.302 |   0.854 |   91.737 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.708 | 1.025 |   1.879 |   92.762 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.609 | 0.578 |   2.457 |   93.341 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.889 | 0.842 |   3.299 |   94.183 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.055 | 0.989 |   4.288 |   95.172 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                | D v -> Y ^     | AOI22X1  | 0.363 | 0.318 |   4.606 |   95.490 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100               | A ^ -> Y v     | AOI21X1  | 0.341 | 0.155 |   4.761 |   95.645 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104               | A v -> Y v     | OR2X1    | 0.192 | 0.281 |   5.043 |   95.926 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | B v -> Y ^     | MUX2X1   | 0.985 | 0.693 |   5.736 |   96.619 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251               | B ^ -> Y v     | MUX2X1   | 0.352 | 0.128 |   5.863 |   96.747 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] | D v            | DFFPOSX1 | 0.352 | 0.000 |   5.864 |   96.747 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.784 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -90.643 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -90.332 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.306 | 0.303 |   0.854 |  -90.029 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] | CLK ^          | DFFPOSX1 | 0.316 | 0.020 |   0.875 |  -90.009 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.890
- Setup                         4.064
+ Phase Shift                 100.000
= Required Time                96.826
- Arrival Time                  5.888
= Slack Time                   90.938
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   91.038 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   91.178 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   91.489 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.319 | 0.302 |   0.854 |   91.791 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.708 | 1.025 |   1.879 |   92.817 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.609 | 0.578 |   2.457 |   93.395 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.889 | 0.842 |   3.299 |   94.237 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.055 | 0.989 |   4.288 |   95.226 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U122               | D v -> Y ^     | AOI22X1  | 0.358 | 0.328 |   4.616 |   95.554 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124               | A ^ -> Y v     | AOI21X1  | 0.328 | 0.166 |   4.782 |   95.720 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | B v -> Y v     | OR2X1    | 0.170 | 0.255 |   5.037 |   95.974 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268               | B v -> Y ^     | MUX2X1   | 1.011 | 0.703 |   5.740 |   96.677 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U210               | B ^ -> Y v     | MUX2X1   | 0.369 | 0.148 |   5.888 |   96.826 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] | D v            | DFFPOSX1 | 0.369 | 0.000 |   5.888 |   96.826 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.838 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -90.697 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -90.386 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.327 | 0.307 |   0.858 |  -90.080 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] | CLK ^          | DFFPOSX1 | 0.346 | 0.032 |   0.890 |  -90.048 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.890
- Setup                         4.015
+ Phase Shift                 100.000
= Required Time                96.875
- Arrival Time                  5.882
= Slack Time                   90.994
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   91.094 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   91.234 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   91.545 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.319 | 0.302 |   0.854 |   91.847 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.708 | 1.025 |   1.879 |   92.873 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.609 | 0.578 |   2.457 |   93.451 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.889 | 0.842 |   3.299 |   94.293 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.055 | 0.989 |   4.288 |   95.282 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U122               | D v -> Y ^     | AOI22X1  | 0.358 | 0.328 |   4.616 |   95.610 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124               | A ^ -> Y v     | AOI21X1  | 0.328 | 0.166 |   4.782 |   95.776 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | B v -> Y v     | OR2X1    | 0.170 | 0.255 |   5.037 |   96.030 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268               | B v -> Y ^     | MUX2X1   | 1.011 | 0.703 |   5.740 |   96.733 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U142               | B ^ -> Y v     | MUX2X1   | 0.366 | 0.142 |   5.881 |   96.875 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] | D v            | DFFPOSX1 | 0.366 | 0.000 |   5.882 |   96.875 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.894 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -90.753 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -90.442 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.327 | 0.307 |   0.858 |  -90.136 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] | CLK ^          | DFFPOSX1 | 0.346 | 0.032 |   0.890 |  -90.103 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.890
- Setup                         3.990
+ Phase Shift                 100.000
= Required Time                96.901
- Arrival Time                  5.877
= Slack Time                   91.024
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   91.124 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   91.264 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   91.575 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.319 | 0.302 |   0.854 |   91.877 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.708 | 1.025 |   1.879 |   92.903 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.609 | 0.578 |   2.457 |   93.481 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.889 | 0.842 |   3.299 |   94.323 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.055 | 0.989 |   4.288 |   95.312 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U122               | D v -> Y ^     | AOI22X1  | 0.358 | 0.328 |   4.616 |   95.640 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124               | A ^ -> Y v     | AOI21X1  | 0.328 | 0.166 |   4.782 |   95.806 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | B v -> Y v     | OR2X1    | 0.170 | 0.255 |   5.037 |   96.061 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268               | B v -> Y ^     | MUX2X1   | 1.011 | 0.703 |   5.740 |   96.764 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U228               | B ^ -> Y v     | MUX2X1   | 0.365 | 0.137 |   5.877 |   96.901 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | D v            | DFFPOSX1 | 0.365 | 0.000 |   5.877 |   96.901 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.924 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -90.783 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -90.472 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.327 | 0.307 |   0.858 |  -90.166 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | CLK ^          | DFFPOSX1 | 0.346 | 0.032 |   0.890 |  -90.133 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.867
- Setup                         3.978
+ Phase Shift                 100.000
= Required Time                96.890
- Arrival Time                  5.862
= Slack Time                   91.028
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   91.127 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   91.268 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   91.579 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.319 | 0.302 |   0.854 |   91.881 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.708 | 1.025 |   1.879 |   92.906 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.609 | 0.578 |   2.457 |   93.485 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.889 | 0.842 |   3.299 |   94.327 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.055 | 0.989 |   4.288 |   95.316 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                | D v -> Y ^     | AOI22X1  | 0.363 | 0.318 |   4.606 |   95.634 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100               | A ^ -> Y v     | AOI21X1  | 0.341 | 0.155 |   4.761 |   95.789 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104               | A v -> Y v     | OR2X1    | 0.192 | 0.281 |   5.043 |   96.070 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | B v -> Y ^     | MUX2X1   | 0.985 | 0.693 |   5.736 |   96.763 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U216               | B ^ -> Y v     | MUX2X1   | 0.354 | 0.126 |   5.862 |   96.890 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | D v            | DFFPOSX1 | 0.354 | 0.000 |   5.862 |   96.890 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.928 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -90.787 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -90.476 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.319 | 0.302 |   0.854 |  -90.174 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | CLK ^          | DFFPOSX1 | 0.331 | 0.014 |   0.867 |  -90.160 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.880
- Setup                         3.965
+ Phase Shift                 100.000
= Required Time                96.916
- Arrival Time                  5.877
= Slack Time                   91.038
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   91.138 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   91.279 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   91.590 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.319 | 0.302 |   0.854 |   91.892 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.708 | 1.025 |   1.879 |   92.917 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.609 | 0.578 |   2.457 |   93.495 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.889 | 0.842 |   3.299 |   94.337 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.055 | 0.989 |   4.288 |   95.327 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91                | D v -> Y ^     | AOI22X1  | 0.378 | 0.358 |   4.647 |   95.685 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                | A ^ -> Y v     | AOI21X1  | 0.331 | 0.150 |   4.796 |   95.834 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97                | A v -> Y v     | OR2X1    | 0.142 | 0.235 |   5.031 |   96.069 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | B v -> Y ^     | MUX2X1   | 1.000 | 0.697 |   5.728 |   96.766 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U167               | B ^ -> Y v     | MUX2X1   | 0.372 | 0.149 |   5.877 |   96.915 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | D v            | DFFPOSX1 | 0.372 | 0.001 |   5.877 |   96.916 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.938 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -90.798 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -90.487 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.333 | 0.308 |   0.859 |  -90.179 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | CLK ^          | DFFPOSX1 | 0.357 | 0.021 |   0.880 |  -90.158 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.886
- Setup                         3.792
+ Phase Shift                 100.000
= Required Time                97.093
- Arrival Time                  5.877
= Slack Time                   91.216
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   91.316 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   91.457 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   91.768 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.319 | 0.302 |   0.854 |   92.070 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.708 | 1.025 |   1.879 |   93.095 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.609 | 0.578 |   2.457 |   93.673 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.889 | 0.842 |   3.299 |   94.516 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.055 | 0.989 |   4.288 |   95.505 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U122               | D v -> Y ^     | AOI22X1  | 0.358 | 0.328 |   4.616 |   95.832 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124               | A ^ -> Y v     | AOI21X1  | 0.328 | 0.166 |   4.782 |   95.998 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | B v -> Y v     | OR2X1    | 0.170 | 0.255 |   5.037 |   96.253 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268               | B v -> Y ^     | MUX2X1   | 1.011 | 0.703 |   5.740 |   96.956 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U159               | B ^ -> Y v     | MUX2X1   | 0.365 | 0.137 |   5.877 |   97.093 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] | D v            | DFFPOSX1 | 0.365 | 0.000 |   5.877 |   97.093 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.116 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -90.976 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -90.665 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.333 | 0.308 |   0.859 |  -90.357 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] | CLK ^          | DFFPOSX1 | 0.360 | 0.026 |   0.885 |  -90.331 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.897
- Setup                         3.775
+ Phase Shift                 100.000
= Required Time                97.122
- Arrival Time                  5.904
= Slack Time                   91.218
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   91.318 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   91.459 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   91.769 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.319 | 0.302 |   0.854 |   92.072 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.708 | 1.025 |   1.879 |   93.097 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.609 | 0.578 |   2.457 |   93.675 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.889 | 0.842 |   3.299 |   94.517 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.055 | 0.989 |   4.288 |   95.506 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129               | D v -> Y ^     | AOI22X1  | 0.389 | 0.384 |   4.673 |   95.891 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131               | A ^ -> Y v     | AOI21X1  | 0.351 | 0.183 |   4.856 |   96.074 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132               | B v -> Y v     | OR2X1    | 0.135 | 0.220 |   5.076 |   96.294 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | B v -> Y ^     | MUX2X1   | 0.948 | 0.660 |   5.736 |   96.954 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140               | B ^ -> Y v     | MUX2X1   | 0.367 | 0.167 |   5.903 |   97.121 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | D v            | DFFPOSX1 | 0.367 | 0.001 |   5.904 |   97.122 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.118 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -90.978 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -90.667 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.333 | 0.308 |   0.859 |  -90.359 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | CLK ^          | DFFPOSX1 | 0.364 | 0.038 |   0.897 |  -90.321 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.899
- Setup                         3.807
+ Phase Shift                 100.000
= Required Time                97.092
- Arrival Time                  5.871
= Slack Time                   91.221
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   91.321 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   91.461 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   91.772 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.319 | 0.302 |   0.854 |   92.074 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.708 | 1.025 |   1.879 |   93.100 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.609 | 0.578 |   2.457 |   93.678 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.889 | 0.842 |   3.299 |   94.520 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.055 | 0.989 |   4.288 |   95.509 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91                | D v -> Y ^     | AOI22X1  | 0.378 | 0.358 |   4.647 |   95.867 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                | A ^ -> Y v     | AOI21X1  | 0.331 | 0.150 |   4.796 |   96.017 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97                | A v -> Y v     | OR2X1    | 0.142 | 0.235 |   5.031 |   96.252 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | B v -> Y ^     | MUX2X1   | 1.000 | 0.697 |   5.728 |   96.948 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U253               | B ^ -> Y v     | MUX2X1   | 0.369 | 0.143 |   5.871 |   97.092 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | D v            | DFFPOSX1 | 0.369 | 0.000 |   5.871 |   97.092 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.121 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -90.980 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -90.669 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.333 | 0.308 |   0.859 |  -90.361 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | CLK ^          | DFFPOSX1 | 0.364 | 0.040 |   0.899 |  -90.322 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.886
- Setup                         3.775
+ Phase Shift                 100.000
= Required Time                97.111
- Arrival Time                  5.877
= Slack Time                   91.234
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   91.334 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   91.475 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   91.785 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.319 | 0.302 |   0.854 |   92.088 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.708 | 1.025 |   1.879 |   93.113 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.609 | 0.578 |   2.457 |   93.691 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.889 | 0.842 |   3.299 |   94.533 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.055 | 0.989 |   4.288 |   95.522 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U122               | D v -> Y ^     | AOI22X1  | 0.358 | 0.328 |   4.616 |   95.850 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124               | A ^ -> Y v     | AOI21X1  | 0.328 | 0.166 |   4.782 |   96.016 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | B v -> Y v     | OR2X1    | 0.170 | 0.255 |   5.037 |   96.271 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268               | B v -> Y ^     | MUX2X1   | 1.011 | 0.703 |   5.740 |   96.974 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U193               | B ^ -> Y v     | MUX2X1   | 0.364 | 0.137 |   5.877 |   97.111 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | D v            | DFFPOSX1 | 0.364 | 0.000 |   5.877 |   97.111 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.134 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -90.993 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -90.683 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.333 | 0.308 |   0.859 |  -90.375 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | CLK ^          | DFFPOSX1 | 0.360 | 0.027 |   0.886 |  -90.348 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.899
- Setup                         3.688
+ Phase Shift                 100.000
= Required Time                97.211
- Arrival Time                  5.863
= Slack Time                   91.348
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   91.448 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   91.588 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   91.899 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.319 | 0.302 |   0.854 |   92.201 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.708 | 1.025 |   1.879 |   93.227 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.609 | 0.578 |   2.457 |   93.805 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.889 | 0.842 |   3.299 |   94.647 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.055 | 0.989 |   4.288 |   95.636 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91                | D v -> Y ^     | AOI22X1  | 0.378 | 0.358 |   4.647 |   95.994 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                | A ^ -> Y v     | AOI21X1  | 0.331 | 0.150 |   4.796 |   96.144 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97                | A v -> Y v     | OR2X1    | 0.142 | 0.235 |   5.031 |   96.379 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | B v -> Y ^     | MUX2X1   | 1.000 | 0.697 |   5.728 |   97.076 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U150               | B ^ -> Y v     | MUX2X1   | 0.362 | 0.135 |   5.863 |   97.211 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | D v            | DFFPOSX1 | 0.362 | 0.000 |   5.863 |   97.211 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.248 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -91.107 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -90.796 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.333 | 0.308 |   0.859 |  -90.488 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | CLK ^          | DFFPOSX1 | 0.364 | 0.039 |   0.899 |  -90.449 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.875
- Setup                         4.033
+ Phase Shift                 100.000
= Required Time                96.841
- Arrival Time                  5.436
= Slack Time                   91.405
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   91.505 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   91.645 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   91.956 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.319 | 0.302 |   0.854 |   92.258 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.718 | 1.038 |   1.892 |   93.297 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX2    | 0.372 | 0.391 |   2.283 |   93.688 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A ^ -> Y v     | NOR2X1   | 0.629 | 0.593 |   2.876 |   94.280 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC19_n174      | A v -> Y v     | BUFX2    | 1.093 | 0.982 |   3.857 |   95.262 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U113               | D v -> Y ^     | AOI22X1  | 0.348 | 0.331 |   4.188 |   95.593 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U114               | B ^ -> Y v     | AOI21X1  | 0.338 | 0.189 |   4.377 |   95.782 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118               | A v -> Y v     | OR2X1    | 0.147 | 0.240 |   4.617 |   96.022 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271               | B v -> Y ^     | MUX2X1   | 0.982 | 0.687 |   5.304 |   96.709 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247               | B ^ -> Y v     | MUX2X1   | 0.357 | 0.132 |   5.436 |   96.841 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | D v            | DFFPOSX1 | 0.357 | 0.000 |   5.436 |   96.841 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.305 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -91.164 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -90.853 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.320 | 0.311 |   0.862 |  -90.542 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | CLK ^          | DFFPOSX1 | 0.331 | 0.012 |   0.874 |  -90.530 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.875
- Setup                         3.574
+ Phase Shift                 100.000
= Required Time                97.301
- Arrival Time                  5.869
= Slack Time                   91.432
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   91.532 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   91.673 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   91.984 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.319 | 0.302 |   0.854 |   92.286 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.708 | 1.025 |   1.879 |   93.311 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.609 | 0.578 |   2.457 |   93.890 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.889 | 0.842 |   3.299 |   94.732 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.055 | 0.989 |   4.288 |   95.721 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129               | D v -> Y ^     | AOI22X1  | 0.389 | 0.384 |   4.673 |   96.105 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131               | A ^ -> Y v     | AOI21X1  | 0.351 | 0.183 |   4.856 |   96.288 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132               | B v -> Y v     | OR2X1    | 0.135 | 0.220 |   5.076 |   96.508 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | B v -> Y ^     | MUX2X1   | 0.948 | 0.660 |   5.736 |   97.169 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U191               | B ^ -> Y v     | MUX2X1   | 0.348 | 0.132 |   5.868 |   97.301 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | D v            | DFFPOSX1 | 0.348 | 0.000 |   5.869 |   97.301 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.332 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -91.192 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -90.881 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.333 | 0.308 |   0.859 |  -90.573 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | CLK ^          | DFFPOSX1 | 0.353 | 0.015 |   0.875 |  -90.558 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.876
- Setup                         3.993
+ Phase Shift                 100.000
= Required Time                96.882
- Arrival Time                  5.434
= Slack Time                   91.449
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   91.549 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   91.689 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   92.000 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.319 | 0.302 |   0.854 |   92.302 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.718 | 1.038 |   1.892 |   93.341 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX2    | 0.372 | 0.391 |   2.283 |   93.732 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A ^ -> Y v     | NOR2X1   | 0.629 | 0.593 |   2.876 |   94.324 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC19_n174      | A v -> Y v     | BUFX2    | 1.093 | 0.982 |   3.857 |   95.306 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U113               | D v -> Y ^     | AOI22X1  | 0.348 | 0.331 |   4.188 |   95.637 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U114               | B ^ -> Y v     | AOI21X1  | 0.338 | 0.189 |   4.377 |   95.826 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118               | A v -> Y v     | OR2X1    | 0.147 | 0.240 |   4.617 |   96.066 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271               | B v -> Y ^     | MUX2X1   | 0.982 | 0.687 |   5.304 |   96.753 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U269               | B ^ -> Y v     | MUX2X1   | 0.355 | 0.129 |   5.434 |   96.882 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | D v            | DFFPOSX1 | 0.355 | 0.000 |   5.434 |   96.882 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.349 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -91.208 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -90.897 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.320 | 0.311 |   0.862 |  -90.586 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | CLK ^          | DFFPOSX1 | 0.332 | 0.013 |   0.876 |  -90.573 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.876
- Setup                         3.896
+ Phase Shift                 100.000
= Required Time                96.979
- Arrival Time                  5.488
= Slack Time                   91.491
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   91.591 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   91.732 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   92.043 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.319 | 0.302 |   0.854 |   92.345 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.718 | 1.038 |   1.892 |   93.384 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX2    | 0.372 | 0.391 |   2.283 |   93.774 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A ^ -> Y v     | NOR2X1   | 0.629 | 0.593 |   2.876 |   94.367 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC19_n174      | A v -> Y v     | BUFX2    | 1.093 | 0.982 |   3.857 |   95.349 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U106               | D v -> Y ^     | AOI22X1  | 0.373 | 0.353 |   4.210 |   95.701 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U107               | B ^ -> Y v     | AOI21X1  | 0.328 | 0.188 |   4.398 |   95.890 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111               | A v -> Y v     | OR2X1    | 0.194 | 0.282 |   4.680 |   96.171 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274               | B v -> Y ^     | MUX2X1   | 0.952 | 0.673 |   5.353 |   96.844 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U163               | B ^ -> Y v     | MUX2X1   | 0.351 | 0.135 |   5.488 |   96.979 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | D v            | DFFPOSX1 | 0.351 | 0.000 |   5.488 |   96.979 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.391 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -91.251 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -90.940 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.320 | 0.311 |   0.862 |  -90.629 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | CLK ^          | DFFPOSX1 | 0.332 | 0.014 |   0.876 |  -90.616 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.878
- Setup                         3.949
+ Phase Shift                 100.000
= Required Time                96.928
- Arrival Time                  5.432
= Slack Time                   91.497
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   91.597 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   91.737 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   92.048 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.319 | 0.302 |   0.854 |   92.350 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.718 | 1.038 |   1.892 |   93.389 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX2    | 0.372 | 0.391 |   2.283 |   93.780 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A ^ -> Y v     | NOR2X1   | 0.629 | 0.593 |   2.876 |   94.372 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC19_n174      | A v -> Y v     | BUFX2    | 1.093 | 0.982 |   3.857 |   95.354 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U113               | D v -> Y ^     | AOI22X1  | 0.348 | 0.331 |   4.188 |   95.685 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U114               | B ^ -> Y v     | AOI21X1  | 0.338 | 0.189 |   4.377 |   95.874 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118               | A v -> Y v     | OR2X1    | 0.147 | 0.240 |   4.617 |   96.114 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271               | B v -> Y ^     | MUX2X1   | 0.982 | 0.687 |   5.304 |   96.801 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U144               | B ^ -> Y v     | MUX2X1   | 0.354 | 0.127 |   5.432 |   96.928 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | D v            | DFFPOSX1 | 0.354 | 0.000 |   5.432 |   96.928 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.397 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -91.256 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -90.945 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.320 | 0.311 |   0.862 |  -90.634 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | CLK ^          | DFFPOSX1 | 0.333 | 0.015 |   0.878 |  -90.619 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.895
- Setup                         3.509
+ Phase Shift                 100.000
= Required Time                97.385
- Arrival Time                  5.882
= Slack Time                   91.503
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   91.603 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   91.744 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   92.055 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.319 | 0.302 |   0.854 |   92.357 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.708 | 1.025 |   1.879 |   93.382 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.609 | 0.578 |   2.457 |   93.961 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.889 | 0.842 |   3.299 |   94.803 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.055 | 0.989 |   4.288 |   95.792 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129               | D v -> Y ^     | AOI22X1  | 0.389 | 0.384 |   4.673 |   96.176 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131               | A ^ -> Y v     | AOI21X1  | 0.351 | 0.183 |   4.856 |   96.359 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132               | B v -> Y v     | OR2X1    | 0.135 | 0.220 |   5.076 |   96.579 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | B v -> Y ^     | MUX2X1   | 0.948 | 0.660 |   5.736 |   97.240 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243               | B ^ -> Y v     | MUX2X1   | 0.352 | 0.145 |   5.882 |   97.385 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | D v            | DFFPOSX1 | 0.352 | 0.000 |   5.882 |   97.385 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.404 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -91.263 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -90.952 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.333 | 0.308 |   0.859 |  -90.644 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | CLK ^          | DFFPOSX1 | 0.364 | 0.035 |   0.895 |  -90.609 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.885
- Setup                         3.501
+ Phase Shift                 100.000
= Required Time                97.384
- Arrival Time                  5.871
= Slack Time                   91.513
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   91.613 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   91.753 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   92.064 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.319 | 0.302 |   0.854 |   92.366 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.708 | 1.025 |   1.879 |   93.392 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.609 | 0.578 |   2.457 |   93.970 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.889 | 0.842 |   3.299 |   94.812 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.055 | 0.989 |   4.288 |   95.801 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129               | D v -> Y ^     | AOI22X1  | 0.389 | 0.384 |   4.673 |   96.186 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131               | A ^ -> Y v     | AOI21X1  | 0.351 | 0.183 |   4.856 |   96.369 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132               | B v -> Y v     | OR2X1    | 0.135 | 0.220 |   5.076 |   96.589 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | B v -> Y ^     | MUX2X1   | 0.948 | 0.660 |   5.736 |   97.249 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U157               | B ^ -> Y v     | MUX2X1   | 0.349 | 0.135 |   5.871 |   97.383 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | D v            | DFFPOSX1 | 0.349 | 0.000 |   5.871 |   97.384 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.413 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -91.272 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -90.961 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.333 | 0.308 |   0.859 |  -90.653 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | CLK ^          | DFFPOSX1 | 0.360 | 0.026 |   0.885 |  -90.627 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.880
- Setup                         3.873
+ Phase Shift                 100.000
= Required Time                97.007
- Arrival Time                  5.489
= Slack Time                   91.518
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   91.618 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |   91.759 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |   92.070 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.319 | 0.302 |   0.854 |   92.372 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.718 | 1.038 |   1.892 |   93.410 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX2    | 0.372 | 0.391 |   2.283 |   93.801 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A ^ -> Y v     | NOR2X1   | 0.629 | 0.593 |   2.876 |   94.394 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC19_n174      | A v -> Y v     | BUFX2    | 1.093 | 0.982 |   3.857 |   95.375 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U106               | D v -> Y ^     | AOI22X1  | 0.373 | 0.353 |   4.210 |   95.728 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U107               | B ^ -> Y v     | AOI21X1  | 0.328 | 0.188 |   4.398 |   95.916 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111               | A v -> Y v     | OR2X1    | 0.194 | 0.282 |   4.680 |   96.198 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274               | B v -> Y ^     | MUX2X1   | 0.952 | 0.673 |   5.353 |   96.871 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U180               | B ^ -> Y v     | MUX2X1   | 0.351 | 0.136 |   5.489 |   97.007 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | D v            | DFFPOSX1 | 0.351 | 0.000 |   5.489 |   97.007 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.418 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.071 | 0.141 |   0.241 |  -91.278 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.397 | 0.311 |   0.551 |  -90.967 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.320 | 0.311 |   0.862 |  -90.656 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | CLK ^          | DFFPOSX1 | 0.334 | 0.018 |   0.880 |  -90.638 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

