\hypertarget{struct_f_s_m_c___p_c_c_a_r_d_init_type_def}{}\section{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def Struct Reference}
\label{struct_f_s_m_c___p_c_c_a_r_d_init_type_def}\index{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def}}


F\+S\+MC P\+C\+C\+A\+RD Init structure definition.  




{\ttfamily \#include $<$stm32f10x\+\_\+fsmc.\+h$>$}



Collaboration diagram for F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=317pt]{struct_f_s_m_c___p_c_c_a_r_d_init_type_def__coll__graph}
\end{center}
\end{figure}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_a3ffd8c627ffe3ac90dfbfe93a8b97c26}{F\+S\+M\+C\+\_\+\+Waitfeature}
\item 
uint32\+\_\+t \hyperlink{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_a15db9675791f6f9c7fd82fe1084ff694}{F\+S\+M\+C\+\_\+\+T\+C\+L\+R\+Setup\+Time}
\item 
uint32\+\_\+t \hyperlink{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_ac83f977e01623595e0aa8dd0b1eb3fcc}{F\+S\+M\+C\+\_\+\+T\+A\+R\+Setup\+Time}
\item 
\hyperlink{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def}{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def} $\ast$ \hyperlink{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_a87cb99ebe9b5ed570c6467abc9c2ef6d}{F\+S\+M\+C\+\_\+\+Common\+Space\+Timing\+Struct}
\item 
\hyperlink{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def}{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def} $\ast$ \hyperlink{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_aee510f2e6e6ef18e7f5eedfed702f697}{F\+S\+M\+C\+\_\+\+Attribute\+Space\+Timing\+Struct}
\item 
\hyperlink{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def}{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def} $\ast$ \hyperlink{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_abd9b9e8d7623829a40e5255b0949a3a1}{F\+S\+M\+C\+\_\+\+I\+O\+Space\+Timing\+Struct}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
F\+S\+MC P\+C\+C\+A\+RD Init structure definition. 

Definition at line 217 of file stm32f10x\+\_\+fsmc.\+h.



\subsection{Member Data Documentation}
\mbox{\Hypertarget{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_aee510f2e6e6ef18e7f5eedfed702f697}\label{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_aee510f2e6e6ef18e7f5eedfed702f697}} 
\index{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Attribute\+Space\+Timing\+Struct@{F\+S\+M\+C\+\_\+\+Attribute\+Space\+Timing\+Struct}}
\index{F\+S\+M\+C\+\_\+\+Attribute\+Space\+Timing\+Struct@{F\+S\+M\+C\+\_\+\+Attribute\+Space\+Timing\+Struct}!F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{F\+S\+M\+C\+\_\+\+Attribute\+Space\+Timing\+Struct}{FSMC\_AttributeSpaceTimingStruct}}
{\footnotesize\ttfamily \hyperlink{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def}{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def}$\ast$ F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Attribute\+Space\+Timing\+Struct}

F\+S\+MC Attribute Space Timing 

Definition at line 233 of file stm32f10x\+\_\+fsmc.\+h.

\mbox{\Hypertarget{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_a87cb99ebe9b5ed570c6467abc9c2ef6d}\label{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_a87cb99ebe9b5ed570c6467abc9c2ef6d}} 
\index{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Common\+Space\+Timing\+Struct@{F\+S\+M\+C\+\_\+\+Common\+Space\+Timing\+Struct}}
\index{F\+S\+M\+C\+\_\+\+Common\+Space\+Timing\+Struct@{F\+S\+M\+C\+\_\+\+Common\+Space\+Timing\+Struct}!F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{F\+S\+M\+C\+\_\+\+Common\+Space\+Timing\+Struct}{FSMC\_CommonSpaceTimingStruct}}
{\footnotesize\ttfamily \hyperlink{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def}{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def}$\ast$ F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Common\+Space\+Timing\+Struct}

F\+S\+MC Common Space Timing 

Definition at line 231 of file stm32f10x\+\_\+fsmc.\+h.

\mbox{\Hypertarget{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_abd9b9e8d7623829a40e5255b0949a3a1}\label{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_abd9b9e8d7623829a40e5255b0949a3a1}} 
\index{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+I\+O\+Space\+Timing\+Struct@{F\+S\+M\+C\+\_\+\+I\+O\+Space\+Timing\+Struct}}
\index{F\+S\+M\+C\+\_\+\+I\+O\+Space\+Timing\+Struct@{F\+S\+M\+C\+\_\+\+I\+O\+Space\+Timing\+Struct}!F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{F\+S\+M\+C\+\_\+\+I\+O\+Space\+Timing\+Struct}{FSMC\_IOSpaceTimingStruct}}
{\footnotesize\ttfamily \hyperlink{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def}{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def}$\ast$ F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+I\+O\+Space\+Timing\+Struct}

F\+S\+MC IO Space Timing 

Definition at line 235 of file stm32f10x\+\_\+fsmc.\+h.

\mbox{\Hypertarget{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_ac83f977e01623595e0aa8dd0b1eb3fcc}\label{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_ac83f977e01623595e0aa8dd0b1eb3fcc}} 
\index{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+T\+A\+R\+Setup\+Time@{F\+S\+M\+C\+\_\+\+T\+A\+R\+Setup\+Time}}
\index{F\+S\+M\+C\+\_\+\+T\+A\+R\+Setup\+Time@{F\+S\+M\+C\+\_\+\+T\+A\+R\+Setup\+Time}!F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{F\+S\+M\+C\+\_\+\+T\+A\+R\+Setup\+Time}{FSMC\_TARSetupTime}}
{\footnotesize\ttfamily uint32\+\_\+t F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+T\+A\+R\+Setup\+Time}

Defines the number of H\+C\+LK cycles to configure the delay between A\+LE low and RE low. This parameter can be a number between 0x0 and 0x\+FF 

Definition at line 226 of file stm32f10x\+\_\+fsmc.\+h.

\mbox{\Hypertarget{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_a15db9675791f6f9c7fd82fe1084ff694}\label{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_a15db9675791f6f9c7fd82fe1084ff694}} 
\index{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+T\+C\+L\+R\+Setup\+Time@{F\+S\+M\+C\+\_\+\+T\+C\+L\+R\+Setup\+Time}}
\index{F\+S\+M\+C\+\_\+\+T\+C\+L\+R\+Setup\+Time@{F\+S\+M\+C\+\_\+\+T\+C\+L\+R\+Setup\+Time}!F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{F\+S\+M\+C\+\_\+\+T\+C\+L\+R\+Setup\+Time}{FSMC\_TCLRSetupTime}}
{\footnotesize\ttfamily uint32\+\_\+t F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+T\+C\+L\+R\+Setup\+Time}

Defines the number of H\+C\+LK cycles to configure the delay between C\+LE low and RE low. This parameter can be a value between 0 and 0x\+FF. 

Definition at line 222 of file stm32f10x\+\_\+fsmc.\+h.

\mbox{\Hypertarget{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_a3ffd8c627ffe3ac90dfbfe93a8b97c26}\label{struct_f_s_m_c___p_c_c_a_r_d_init_type_def_a3ffd8c627ffe3ac90dfbfe93a8b97c26}} 
\index{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Waitfeature@{F\+S\+M\+C\+\_\+\+Waitfeature}}
\index{F\+S\+M\+C\+\_\+\+Waitfeature@{F\+S\+M\+C\+\_\+\+Waitfeature}!F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{F\+S\+M\+C\+\_\+\+Waitfeature}{FSMC\_Waitfeature}}
{\footnotesize\ttfamily uint32\+\_\+t F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Waitfeature}

Enables or disables the Wait feature for the Memory Bank. This parameter can be any value of \hyperlink{group___f_s_m_c___wait__feature}{F\+S\+M\+C\+\_\+\+Wait\+\_\+feature} 

Definition at line 219 of file stm32f10x\+\_\+fsmc.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/anilj/\+Desktop/cmsis/sorc/system/include/stm32f1-\/stdperiph/\hyperlink{stm32f10x__fsmc_8h}{stm32f10x\+\_\+fsmc.\+h}\end{DoxyCompactItemize}
