# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../az_CA_arm.srcs/sources_1/new/register.v" \
"../../../../az_CA_arm.srcs/sources_1/new/Controller_Unit.v" \
"../../../../az_CA_arm.srcs/sources_1/new/status_register.v" \
"../../../../az_CA_arm.srcs/sources_1/new/Condition_Check.v" \
"../../../../az_CA_arm.srcs/sources_1/new/mux.v" \
"../../../../az_CA_arm.srcs/sources_1/new/RegisterFile.v" \
"../../../../az_CA_arm.srcs/sources_1/new/not.v" \
"../../../../az_CA_arm.srcs/sources_1/new/or_gate.v" \
"../../../../az_CA_arm.srcs/sources_1/new/adder_32.v" \
"../../../../az_CA_arm.srcs/sources_1/new/ALU.v" \
"../../../../az_CA_arm.srcs/sources_1/new/Id_exe_Register.v" \
"../../../../az_CA_arm.srcs/sources_1/new/Val2generate.v" \
"../../../../az_CA_arm.srcs/sources_1/new/Exe_Mem_Register.v" \
"../../../../az_CA_arm.srcs/sources_1/new/Mem_Wb_Register.v" \
"../../../../az_CA_arm.srcs/sources_1/new/hazard_unit.v" \
"../../../../az_CA_arm.srcs/sources_1/new/adder.v" \
"../../../../az_CA_arm.srcs/sources_1/new/pc.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_Register_0_0/sim/design_1_Register_0_0.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlconstant_3_0/sim/design_1_xlconstant_3_0.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_Control_Unit_0_0/sim/design_1_Control_Unit_0_0.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlslice_1_0/sim/design_1_xlslice_1_0.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_status_register_0_0/sim/design_1_status_register_0_0.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_Condition_Check_0_0/sim/design_1_Condition_Check_0_0.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlslice_0_2/sim/design_1_xlslice_0_2.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_Mux_0_0/sim/design_1_Mux_0_0.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_RegisterFile_0_0/sim/design_1_RegisterFile_0_0.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlslice_0_3/sim/design_1_xlslice_0_3.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlslice_0_4/sim/design_1_xlslice_0_4.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_Mux_1_0/sim/design_1_Mux_1_0.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_not_gate_0_0/sim/design_1_not_gate_0_0.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_OR_Gate_0_0/sim/design_1_OR_Gate_0_0.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlslice_0_5/sim/design_1_xlslice_0_5.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_Adder_32_0_0/sim/design_1_Adder_32_0_0.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_ALU_1_0/sim/design_1_ALU_1_0.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_OR_Gate_1_0/sim/design_1_OR_Gate_1_0.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlslice_0_6/sim/design_1_xlslice_0_6.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlslice_0_7/sim/design_1_xlslice_0_7.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlslice_0_11/sim/design_1_xlslice_0_11.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlslice_0_12/sim/design_1_xlslice_0_12.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlslice_0_13/sim/design_1_xlslice_0_13.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlslice_0_14/sim/design_1_xlslice_0_14.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlslice_0_8/sim/design_1_xlslice_0_8.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlslice_0_9/sim/design_1_xlslice_0_9.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_Id_Exe_Pipeline_Regi_0_0/sim/design_1_Id_Exe_Pipeline_Regi_0_0.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlconstant_2_5/sim/design_1_xlconstant_2_5.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_val2_generator_0_0/sim/design_1_val2_generator_0_0.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_Exe_Mem_Pipeline_Reg_0_0/sim/design_1_Exe_Mem_Pipeline_Reg_0_0.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_Mem_Wb_Pipeline_Regi_0_0/sim/design_1_Mem_Wb_Pipeline_Regi_0_0.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlslice_0_10/sim/design_1_xlslice_0_10.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_dist_mem_gen_0_0/sim/design_1_dist_mem_gen_0_0.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_dist_mem_gen_1_0/sim/design_1_dist_mem_gen_1_0.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_Mux_2_0/sim/design_1_Mux_2_0.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_Hazard_unit_0_4/sim/design_1_Hazard_unit_0_4.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_not_gate_0_1/sim/design_1_not_gate_0_1.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_OR_Gate_0_1/sim/design_1_OR_Gate_0_1.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlslice_0_15/sim/design_1_xlslice_0_15.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_Adder_0_0_1/sim/design_1_Adder_0_0.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_PC_0_0_1/sim/design_1_PC_0_0.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_Mux_3_0_1/sim/design_1_Mux_3_0.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v" \
"../../../../az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlconstant_1_1/sim/design_1_xlconstant_1_1.v" \
"../../../../az_CA_arm.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \
"../../../../az_CA_arm.srcs/sim_1/new/IF_TB.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
