
prj1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000750  08000198  08000198  00001198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080008e8  080008e8  0000200c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080008e8  080008e8  0000200c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080008e8  080008e8  0000200c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080008e8  080008e8  0000200c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080008e8  080008e8  000018e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080008ec  080008ec  000018ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080008f0  00002000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000024  2000000c  080008fc  0000200c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000030  080008fc  00002030  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000200c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00002331  00000000  00000000  0000203c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000098d  00000000  00000000  0000436d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000328  00000000  00000000  00004d00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000240  00000000  00000000  00005028  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00014035  00000000  00000000  00005268  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000362c  00000000  00000000  0001929d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007f092  00000000  00000000  0001c8c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0009b95b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000ae0  00000000  00000000  0009b9a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  0009c480  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	2000000c 	.word	0x2000000c
 80001b4:	00000000 	.word	0x00000000
 80001b8:	080008d0 	.word	0x080008d0

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000010 	.word	0x20000010
 80001d4:	080008d0 	.word	0x080008d0

080001d8 <main>:
uint16_t master_read(uint16_t addr);
void master_write(uint16_t addr, uint16_t data);
volatile uint16_t tmp = 0;
uint16_t x = 0, y = 0;
int main()
{
 80001d8:	b580      	push	{r7, lr}
 80001da:	af00      	add	r7, sp, #0
	HAL_Init();
 80001dc:	f000 fa08 	bl	80005f0 <HAL_Init>
	SPI_Init();
 80001e0:	f000 f8e2 	bl	80003a8 <SPI_Init>

	while (1)
	{
		x = master_read(0x20);
 80001e4:	2020      	movs	r0, #32
 80001e6:	f000 f879 	bl	80002dc <master_read>
 80001ea:	4603      	mov	r3, r0
 80001ec:	461a      	mov	r2, r3
 80001ee:	4b07      	ldr	r3, [pc, #28]	@ (800020c <main+0x34>)
 80001f0:	801a      	strh	r2, [r3, #0]
		master_write(0x20, 10);
 80001f2:	210a      	movs	r1, #10
 80001f4:	2020      	movs	r0, #32
 80001f6:	f000 f80d 	bl	8000214 <master_write>
		y = master_read(0x20);
 80001fa:	2020      	movs	r0, #32
 80001fc:	f000 f86e 	bl	80002dc <master_read>
 8000200:	4603      	mov	r3, r0
 8000202:	461a      	mov	r2, r3
 8000204:	4b02      	ldr	r3, [pc, #8]	@ (8000210 <main+0x38>)
 8000206:	801a      	strh	r2, [r3, #0]
		x = master_read(0x20);
 8000208:	bf00      	nop
 800020a:	e7eb      	b.n	80001e4 <main+0xc>
 800020c:	20000028 	.word	0x20000028
 8000210:	2000002a 	.word	0x2000002a

08000214 <master_write>:
	}

	return 0;
}
void master_write(uint16_t addr, uint16_t data)
{
 8000214:	b480      	push	{r7}
 8000216:	b087      	sub	sp, #28
 8000218:	af00      	add	r7, sp, #0
 800021a:	4603      	mov	r3, r0
 800021c:	460a      	mov	r2, r1
 800021e:	80fb      	strh	r3, [r7, #6]
 8000220:	4613      	mov	r3, r2
 8000222:	80bb      	strh	r3, [r7, #4]
	uint32_t* GPIOE_ODR = (uint32_t*) (GPIOE_BASE_ADDR + 0x14);
 8000224:	4b2a      	ldr	r3, [pc, #168]	@ (80002d0 <master_write+0xbc>)
 8000226:	617b      	str	r3, [r7, #20]
	uint16_t* SPI_DR = (uint16_t*) (SPI1_BASE_ADDR + 0x0C);
 8000228:	4b2a      	ldr	r3, [pc, #168]	@ (80002d4 <master_write+0xc0>)
 800022a:	613b      	str	r3, [r7, #16]
	uint16_t* SPI_SR = (uint16_t*) (SPI1_BASE_ADDR + 0x08);
 800022c:	4b2a      	ldr	r3, [pc, #168]	@ (80002d8 <master_write+0xc4>)
 800022e:	60fb      	str	r3, [r7, #12]

	/* select slave */
	*GPIOE_ODR &= ~(1 << 3);
 8000230:	697b      	ldr	r3, [r7, #20]
 8000232:	681b      	ldr	r3, [r3, #0]
 8000234:	f023 0208 	bic.w	r2, r3, #8
 8000238:	697b      	ldr	r3, [r7, #20]
 800023a:	601a      	str	r2, [r3, #0]

	/* wait until the TX buffer is empty*/
	while (((*SPI_SR >> 1) & 1) == 0);
 800023c:	bf00      	nop
 800023e:	68fb      	ldr	r3, [r7, #12]
 8000240:	881b      	ldrh	r3, [r3, #0]
 8000242:	085b      	lsrs	r3, r3, #1
 8000244:	b29b      	uxth	r3, r3
 8000246:	f003 0301 	and.w	r3, r3, #1
 800024a:	2b00      	cmp	r3, #0
 800024c:	d0f7      	beq.n	800023e <master_write+0x2a>

	/* write data into DR register */
	*SPI_DR = addr;
 800024e:	693b      	ldr	r3, [r7, #16]
 8000250:	88fa      	ldrh	r2, [r7, #6]
 8000252:	801a      	strh	r2, [r3, #0]

	/* wait until the data has been transmitted */
	while (((*SPI_SR >> 7) & 1) == 1);
 8000254:	bf00      	nop
 8000256:	68fb      	ldr	r3, [r7, #12]
 8000258:	881b      	ldrh	r3, [r3, #0]
 800025a:	09db      	lsrs	r3, r3, #7
 800025c:	b29b      	uxth	r3, r3
 800025e:	f003 0301 	and.w	r3, r3, #1
 8000262:	2b00      	cmp	r3, #0
 8000264:	d1f7      	bne.n	8000256 <master_write+0x42>

	/* wait until the RX buffer is not empty */
	while ((*SPI_SR & 1) == 0);
 8000266:	bf00      	nop
 8000268:	68fb      	ldr	r3, [r7, #12]
 800026a:	881b      	ldrh	r3, [r3, #0]
 800026c:	f003 0301 	and.w	r3, r3, #1
 8000270:	2b00      	cmp	r3, #0
 8000272:	d0f9      	beq.n	8000268 <master_write+0x54>

	/* read dummy data to clear the RX buffer */
	int tmp = *SPI_DR;
 8000274:	693b      	ldr	r3, [r7, #16]
 8000276:	881b      	ldrh	r3, [r3, #0]
 8000278:	60bb      	str	r3, [r7, #8]

	/* wait until the TX buffer is empty*/
	while (((*SPI_SR >> 1) & 1) == 0);
 800027a:	bf00      	nop
 800027c:	68fb      	ldr	r3, [r7, #12]
 800027e:	881b      	ldrh	r3, [r3, #0]
 8000280:	085b      	lsrs	r3, r3, #1
 8000282:	b29b      	uxth	r3, r3
 8000284:	f003 0301 	and.w	r3, r3, #1
 8000288:	2b00      	cmp	r3, #0
 800028a:	d0f7      	beq.n	800027c <master_write+0x68>

	/* write dummy data into DR register */
	*SPI_DR = data;
 800028c:	693b      	ldr	r3, [r7, #16]
 800028e:	88ba      	ldrh	r2, [r7, #4]
 8000290:	801a      	strh	r2, [r3, #0]

	/* wait until the data has been transmitted */
	while (((*SPI_SR >> 7) & 1) == 1);
 8000292:	bf00      	nop
 8000294:	68fb      	ldr	r3, [r7, #12]
 8000296:	881b      	ldrh	r3, [r3, #0]
 8000298:	09db      	lsrs	r3, r3, #7
 800029a:	b29b      	uxth	r3, r3
 800029c:	f003 0301 	and.w	r3, r3, #1
 80002a0:	2b00      	cmp	r3, #0
 80002a2:	d1f7      	bne.n	8000294 <master_write+0x80>

	/* wait until the RX buffer is not empty */
	while ((*SPI_SR & 1) == 0);
 80002a4:	bf00      	nop
 80002a6:	68fb      	ldr	r3, [r7, #12]
 80002a8:	881b      	ldrh	r3, [r3, #0]
 80002aa:	f003 0301 	and.w	r3, r3, #1
 80002ae:	2b00      	cmp	r3, #0
 80002b0:	d0f9      	beq.n	80002a6 <master_write+0x92>

	/* read data that is sent by slave */
	tmp = *SPI_DR;
 80002b2:	693b      	ldr	r3, [r7, #16]
 80002b4:	881b      	ldrh	r3, [r3, #0]
 80002b6:	60bb      	str	r3, [r7, #8]

	/* un-active slave */
	*GPIOE_ODR |= 1 << 3;
 80002b8:	697b      	ldr	r3, [r7, #20]
 80002ba:	681b      	ldr	r3, [r3, #0]
 80002bc:	f043 0208 	orr.w	r2, r3, #8
 80002c0:	697b      	ldr	r3, [r7, #20]
 80002c2:	601a      	str	r2, [r3, #0]
}
 80002c4:	bf00      	nop
 80002c6:	371c      	adds	r7, #28
 80002c8:	46bd      	mov	sp, r7
 80002ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ce:	4770      	bx	lr
 80002d0:	40021014 	.word	0x40021014
 80002d4:	4001300c 	.word	0x4001300c
 80002d8:	40013008 	.word	0x40013008

080002dc <master_read>:

uint16_t master_read(uint16_t addr)
{
 80002dc:	b480      	push	{r7}
 80002de:	b087      	sub	sp, #28
 80002e0:	af00      	add	r7, sp, #0
 80002e2:	4603      	mov	r3, r0
 80002e4:	80fb      	strh	r3, [r7, #6]
	uint32_t* GPIOE_ODR = (uint32_t*) (GPIOE_BASE_ADDR + 0x14);
 80002e6:	4b2d      	ldr	r3, [pc, #180]	@ (800039c <master_read+0xc0>)
 80002e8:	617b      	str	r3, [r7, #20]
	uint16_t* SPI_DR = (uint16_t*) (SPI1_BASE_ADDR + 0x0C);
 80002ea:	4b2d      	ldr	r3, [pc, #180]	@ (80003a0 <master_read+0xc4>)
 80002ec:	613b      	str	r3, [r7, #16]
	uint16_t* SPI_SR = (uint16_t*) (SPI1_BASE_ADDR + 0x08);
 80002ee:	4b2d      	ldr	r3, [pc, #180]	@ (80003a4 <master_read+0xc8>)
 80002f0:	60fb      	str	r3, [r7, #12]

	/* select slave */
	*GPIOE_ODR &= ~(1 << 3);
 80002f2:	697b      	ldr	r3, [r7, #20]
 80002f4:	681b      	ldr	r3, [r3, #0]
 80002f6:	f023 0208 	bic.w	r2, r3, #8
 80002fa:	697b      	ldr	r3, [r7, #20]
 80002fc:	601a      	str	r2, [r3, #0]

	/* wait until the TX buffer is empty*/
	while (((*SPI_SR >> 1) & 1) == 0);
 80002fe:	bf00      	nop
 8000300:	68fb      	ldr	r3, [r7, #12]
 8000302:	881b      	ldrh	r3, [r3, #0]
 8000304:	085b      	lsrs	r3, r3, #1
 8000306:	b29b      	uxth	r3, r3
 8000308:	f003 0301 	and.w	r3, r3, #1
 800030c:	2b00      	cmp	r3, #0
 800030e:	d0f7      	beq.n	8000300 <master_read+0x24>

	/* write data into DR register */
	*SPI_DR = addr | (1 << 7);
 8000310:	88fb      	ldrh	r3, [r7, #6]
 8000312:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000316:	b29a      	uxth	r2, r3
 8000318:	693b      	ldr	r3, [r7, #16]
 800031a:	801a      	strh	r2, [r3, #0]

	/* wait until the data has been transmitted */
	while (((*SPI_SR >> 7) & 1) == 1);
 800031c:	bf00      	nop
 800031e:	68fb      	ldr	r3, [r7, #12]
 8000320:	881b      	ldrh	r3, [r3, #0]
 8000322:	09db      	lsrs	r3, r3, #7
 8000324:	b29b      	uxth	r3, r3
 8000326:	f003 0301 	and.w	r3, r3, #1
 800032a:	2b00      	cmp	r3, #0
 800032c:	d1f7      	bne.n	800031e <master_read+0x42>

	/* wait until the RX buffer is not empty */
	while ((*SPI_SR & 1) == 0);
 800032e:	bf00      	nop
 8000330:	68fb      	ldr	r3, [r7, #12]
 8000332:	881b      	ldrh	r3, [r3, #0]
 8000334:	f003 0301 	and.w	r3, r3, #1
 8000338:	2b00      	cmp	r3, #0
 800033a:	d0f9      	beq.n	8000330 <master_read+0x54>

	/* read dummy data to clear the RX buffer */
	int tmp = *SPI_DR;
 800033c:	693b      	ldr	r3, [r7, #16]
 800033e:	881b      	ldrh	r3, [r3, #0]
 8000340:	60bb      	str	r3, [r7, #8]

	/* wait until the TX buffer is empty*/
	while (((*SPI_SR >> 1) & 1) == 0);
 8000342:	bf00      	nop
 8000344:	68fb      	ldr	r3, [r7, #12]
 8000346:	881b      	ldrh	r3, [r3, #0]
 8000348:	085b      	lsrs	r3, r3, #1
 800034a:	b29b      	uxth	r3, r3
 800034c:	f003 0301 	and.w	r3, r3, #1
 8000350:	2b00      	cmp	r3, #0
 8000352:	d0f7      	beq.n	8000344 <master_read+0x68>

	/* write dummy data into DR register */
	*SPI_DR = 0x00;
 8000354:	693b      	ldr	r3, [r7, #16]
 8000356:	2200      	movs	r2, #0
 8000358:	801a      	strh	r2, [r3, #0]

	/* wait until the data has been transmitted */
	while (((*SPI_SR >> 7) & 1) == 1);
 800035a:	bf00      	nop
 800035c:	68fb      	ldr	r3, [r7, #12]
 800035e:	881b      	ldrh	r3, [r3, #0]
 8000360:	09db      	lsrs	r3, r3, #7
 8000362:	b29b      	uxth	r3, r3
 8000364:	f003 0301 	and.w	r3, r3, #1
 8000368:	2b00      	cmp	r3, #0
 800036a:	d1f7      	bne.n	800035c <master_read+0x80>

	/* wait until the RX buffer is not empty */
	while ((*SPI_SR & 1) == 0);
 800036c:	bf00      	nop
 800036e:	68fb      	ldr	r3, [r7, #12]
 8000370:	881b      	ldrh	r3, [r3, #0]
 8000372:	f003 0301 	and.w	r3, r3, #1
 8000376:	2b00      	cmp	r3, #0
 8000378:	d0f9      	beq.n	800036e <master_read+0x92>

	/* read data that is sent by slave */
	tmp = *SPI_DR;
 800037a:	693b      	ldr	r3, [r7, #16]
 800037c:	881b      	ldrh	r3, [r3, #0]
 800037e:	60bb      	str	r3, [r7, #8]

	/* un-active slave */
	*GPIOE_ODR |= 1 << 3;
 8000380:	697b      	ldr	r3, [r7, #20]
 8000382:	681b      	ldr	r3, [r3, #0]
 8000384:	f043 0208 	orr.w	r2, r3, #8
 8000388:	697b      	ldr	r3, [r7, #20]
 800038a:	601a      	str	r2, [r3, #0]

	return tmp;
 800038c:	68bb      	ldr	r3, [r7, #8]
 800038e:	b29b      	uxth	r3, r3
}
 8000390:	4618      	mov	r0, r3
 8000392:	371c      	adds	r7, #28
 8000394:	46bd      	mov	sp, r7
 8000396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800039a:	4770      	bx	lr
 800039c:	40021014 	.word	0x40021014
 80003a0:	4001300c 	.word	0x4001300c
 80003a4:	40013008 	.word	0x40013008

080003a8 <SPI_Init>:
	- PA6: MISO
	- PA7: MOSI
	- PE3: SS
 */
void SPI_Init()
{
 80003a8:	b480      	push	{r7}
 80003aa:	b089      	sub	sp, #36	@ 0x24
 80003ac:	af00      	add	r7, sp, #0
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80003ae:	2300      	movs	r3, #0
 80003b0:	60fb      	str	r3, [r7, #12]
 80003b2:	4b40      	ldr	r3, [pc, #256]	@ (80004b4 <SPI_Init+0x10c>)
 80003b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003b6:	4a3f      	ldr	r2, [pc, #252]	@ (80004b4 <SPI_Init+0x10c>)
 80003b8:	f043 0301 	orr.w	r3, r3, #1
 80003bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80003be:	4b3d      	ldr	r3, [pc, #244]	@ (80004b4 <SPI_Init+0x10c>)
 80003c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003c2:	f003 0301 	and.w	r3, r3, #1
 80003c6:	60fb      	str	r3, [r7, #12]
 80003c8:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80003ca:	2300      	movs	r3, #0
 80003cc:	60bb      	str	r3, [r7, #8]
 80003ce:	4b39      	ldr	r3, [pc, #228]	@ (80004b4 <SPI_Init+0x10c>)
 80003d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003d2:	4a38      	ldr	r2, [pc, #224]	@ (80004b4 <SPI_Init+0x10c>)
 80003d4:	f043 0310 	orr.w	r3, r3, #16
 80003d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80003da:	4b36      	ldr	r3, [pc, #216]	@ (80004b4 <SPI_Init+0x10c>)
 80003dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003de:	f003 0310 	and.w	r3, r3, #16
 80003e2:	60bb      	str	r3, [r7, #8]
 80003e4:	68bb      	ldr	r3, [r7, #8]
	uint32_t* GPIOE_MODER = (uint32_t*) (GPIOE_BASE_ADDR + 0x00);
 80003e6:	4b34      	ldr	r3, [pc, #208]	@ (80004b8 <SPI_Init+0x110>)
 80003e8:	61fb      	str	r3, [r7, #28]
	uint32_t* GPIOA_MODER = (uint32_t*) (GPIOA_BASE_ADDR + 0x00);
 80003ea:	4b34      	ldr	r3, [pc, #208]	@ (80004bc <SPI_Init+0x114>)
 80003ec:	61bb      	str	r3, [r7, #24]
	uint32_t* GPIOA_AFRL = (uint32_t*) (GPIOA_BASE_ADDR + 0x20);
 80003ee:	4b34      	ldr	r3, [pc, #208]	@ (80004c0 <SPI_Init+0x118>)
 80003f0:	617b      	str	r3, [r7, #20]
	*GPIOA_MODER &= ~(0xff << 10);	// clear bit
 80003f2:	69bb      	ldr	r3, [r7, #24]
 80003f4:	681b      	ldr	r3, [r3, #0]
 80003f6:	f423 327f 	bic.w	r2, r3, #261120	@ 0x3fc00
 80003fa:	69bb      	ldr	r3, [r7, #24]
 80003fc:	601a      	str	r2, [r3, #0]
	*GPIOA_MODER |= (0b10 << 10) | (0b10 << 12) | (0b10 << 14);	// set PA5, PA6, PA7 at AF mode
 80003fe:	69bb      	ldr	r3, [r7, #24]
 8000400:	681b      	ldr	r3, [r3, #0]
 8000402:	f443 4228 	orr.w	r2, r3, #43008	@ 0xa800
 8000406:	69bb      	ldr	r3, [r7, #24]
 8000408:	601a      	str	r2, [r3, #0]
	*GPIOE_MODER |= (0b01 << 6);	// set PE3 at OUTPUT mode
 800040a:	69fb      	ldr	r3, [r7, #28]
 800040c:	681b      	ldr	r3, [r3, #0]
 800040e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8000412:	69fb      	ldr	r3, [r7, #28]
 8000414:	601a      	str	r2, [r3, #0]
	*GPIOA_AFRL &= ~(0xfff << 20);	// clear bit
 8000416:	697b      	ldr	r3, [r7, #20]
 8000418:	681b      	ldr	r3, [r3, #0]
 800041a:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800041e:	697b      	ldr	r3, [r7, #20]
 8000420:	601a      	str	r2, [r3, #0]
	*GPIOA_AFRL |= (5 << 20) | (5 << 24) | (5 << 28);	// select AF05
 8000422:	697b      	ldr	r3, [r7, #20]
 8000424:	681b      	ldr	r3, [r3, #0]
 8000426:	f043 43aa 	orr.w	r3, r3, #1426063360	@ 0x55000000
 800042a:	f443 03a0 	orr.w	r3, r3, #5242880	@ 0x500000
 800042e:	697a      	ldr	r2, [r7, #20]
 8000430:	6013      	str	r3, [r2, #0]

	__HAL_RCC_SPI1_CLK_ENABLE();
 8000432:	2300      	movs	r3, #0
 8000434:	607b      	str	r3, [r7, #4]
 8000436:	4b1f      	ldr	r3, [pc, #124]	@ (80004b4 <SPI_Init+0x10c>)
 8000438:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800043a:	4a1e      	ldr	r2, [pc, #120]	@ (80004b4 <SPI_Init+0x10c>)
 800043c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000440:	6453      	str	r3, [r2, #68]	@ 0x44
 8000442:	4b1c      	ldr	r3, [pc, #112]	@ (80004b4 <SPI_Init+0x10c>)
 8000444:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000446:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800044a:	607b      	str	r3, [r7, #4]
 800044c:	687b      	ldr	r3, [r7, #4]
	uint16_t* SPI_CR1 = (uint16_t*) (SPI1_BASE_ADDR + 0x00);
 800044e:	4b1d      	ldr	r3, [pc, #116]	@ (80004c4 <SPI_Init+0x11c>)
 8000450:	613b      	str	r3, [r7, #16]
	*SPI_CR1 |= 1 << 2;	// master mode
 8000452:	693b      	ldr	r3, [r7, #16]
 8000454:	881b      	ldrh	r3, [r3, #0]
 8000456:	f043 0304 	orr.w	r3, r3, #4
 800045a:	b29a      	uxth	r2, r3
 800045c:	693b      	ldr	r3, [r7, #16]
 800045e:	801a      	strh	r2, [r3, #0]
	*SPI_CR1 &= ~(0b111 << 3);	// clear bit
 8000460:	693b      	ldr	r3, [r7, #16]
 8000462:	881b      	ldrh	r3, [r3, #0]
 8000464:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 8000468:	b29a      	uxth	r2, r3
 800046a:	693b      	ldr	r3, [r7, #16]
 800046c:	801a      	strh	r2, [r3, #0]
	*SPI_CR1 |= (0b011 << 3);	// configure Clock = 1MHz
 800046e:	693b      	ldr	r3, [r7, #16]
 8000470:	881b      	ldrh	r3, [r3, #0]
 8000472:	f043 0318 	orr.w	r3, r3, #24
 8000476:	b29a      	uxth	r2, r3
 8000478:	693b      	ldr	r3, [r7, #16]
 800047a:	801a      	strh	r2, [r3, #0]
	*SPI_CR1 |= 1 << 9;	// Software slave management enabled
 800047c:	693b      	ldr	r3, [r7, #16]
 800047e:	881b      	ldrh	r3, [r3, #0]
 8000480:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000484:	b29a      	uxth	r2, r3
 8000486:	693b      	ldr	r3, [r7, #16]
 8000488:	801a      	strh	r2, [r3, #0]
	*SPI_CR1 |= 1 << 8;	// Internal slave select
 800048a:	693b      	ldr	r3, [r7, #16]
 800048c:	881b      	ldrh	r3, [r3, #0]
 800048e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000492:	b29a      	uxth	r2, r3
 8000494:	693b      	ldr	r3, [r7, #16]
 8000496:	801a      	strh	r2, [r3, #0]
	*SPI_CR1 |= 1 << 6;	// SPI enable
 8000498:	693b      	ldr	r3, [r7, #16]
 800049a:	881b      	ldrh	r3, [r3, #0]
 800049c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80004a0:	b29a      	uxth	r2, r3
 80004a2:	693b      	ldr	r3, [r7, #16]
 80004a4:	801a      	strh	r2, [r3, #0]
}
 80004a6:	bf00      	nop
 80004a8:	3724      	adds	r7, #36	@ 0x24
 80004aa:	46bd      	mov	sp, r7
 80004ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004b0:	4770      	bx	lr
 80004b2:	bf00      	nop
 80004b4:	40023800 	.word	0x40023800
 80004b8:	40021000 	.word	0x40021000
 80004bc:	40020000 	.word	0x40020000
 80004c0:	40020020 	.word	0x40020020
 80004c4:	40013000 	.word	0x40013000

080004c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004c8:	b480      	push	{r7}
 80004ca:	b083      	sub	sp, #12
 80004cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80004ce:	2300      	movs	r3, #0
 80004d0:	607b      	str	r3, [r7, #4]
 80004d2:	4b10      	ldr	r3, [pc, #64]	@ (8000514 <HAL_MspInit+0x4c>)
 80004d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80004d6:	4a0f      	ldr	r2, [pc, #60]	@ (8000514 <HAL_MspInit+0x4c>)
 80004d8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80004dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80004de:	4b0d      	ldr	r3, [pc, #52]	@ (8000514 <HAL_MspInit+0x4c>)
 80004e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80004e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80004e6:	607b      	str	r3, [r7, #4]
 80004e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004ea:	2300      	movs	r3, #0
 80004ec:	603b      	str	r3, [r7, #0]
 80004ee:	4b09      	ldr	r3, [pc, #36]	@ (8000514 <HAL_MspInit+0x4c>)
 80004f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80004f2:	4a08      	ldr	r2, [pc, #32]	@ (8000514 <HAL_MspInit+0x4c>)
 80004f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80004f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80004fa:	4b06      	ldr	r3, [pc, #24]	@ (8000514 <HAL_MspInit+0x4c>)
 80004fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80004fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000502:	603b      	str	r3, [r7, #0]
 8000504:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000506:	bf00      	nop
 8000508:	370c      	adds	r7, #12
 800050a:	46bd      	mov	sp, r7
 800050c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000510:	4770      	bx	lr
 8000512:	bf00      	nop
 8000514:	40023800 	.word	0x40023800

08000518 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000518:	b480      	push	{r7}
 800051a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800051c:	bf00      	nop
 800051e:	e7fd      	b.n	800051c <NMI_Handler+0x4>

08000520 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000520:	b480      	push	{r7}
 8000522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000524:	bf00      	nop
 8000526:	e7fd      	b.n	8000524 <HardFault_Handler+0x4>

08000528 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000528:	b480      	push	{r7}
 800052a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800052c:	bf00      	nop
 800052e:	e7fd      	b.n	800052c <MemManage_Handler+0x4>

08000530 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000530:	b480      	push	{r7}
 8000532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000534:	bf00      	nop
 8000536:	e7fd      	b.n	8000534 <BusFault_Handler+0x4>

08000538 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000538:	b480      	push	{r7}
 800053a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800053c:	bf00      	nop
 800053e:	e7fd      	b.n	800053c <UsageFault_Handler+0x4>

08000540 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000540:	b480      	push	{r7}
 8000542:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000544:	bf00      	nop
 8000546:	46bd      	mov	sp, r7
 8000548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800054c:	4770      	bx	lr

0800054e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800054e:	b480      	push	{r7}
 8000550:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000552:	bf00      	nop
 8000554:	46bd      	mov	sp, r7
 8000556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055a:	4770      	bx	lr

0800055c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800055c:	b480      	push	{r7}
 800055e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000560:	bf00      	nop
 8000562:	46bd      	mov	sp, r7
 8000564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000568:	4770      	bx	lr

0800056a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800056a:	b580      	push	{r7, lr}
 800056c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800056e:	f000 f891 	bl	8000694 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000572:	bf00      	nop
 8000574:	bd80      	pop	{r7, pc}
	...

08000578 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000578:	b480      	push	{r7}
 800057a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800057c:	4b06      	ldr	r3, [pc, #24]	@ (8000598 <SystemInit+0x20>)
 800057e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000582:	4a05      	ldr	r2, [pc, #20]	@ (8000598 <SystemInit+0x20>)
 8000584:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000588:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800058c:	bf00      	nop
 800058e:	46bd      	mov	sp, r7
 8000590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000594:	4770      	bx	lr
 8000596:	bf00      	nop
 8000598:	e000ed00 	.word	0xe000ed00

0800059c <Reset_Handler>:
    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  

  ldr   sp, =_estack    		 /* set stack pointer */
 800059c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80005d4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80005a0:	f7ff ffea 	bl	8000578 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80005a4:	480c      	ldr	r0, [pc, #48]	@ (80005d8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80005a6:	490d      	ldr	r1, [pc, #52]	@ (80005dc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80005a8:	4a0d      	ldr	r2, [pc, #52]	@ (80005e0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80005aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80005ac:	e002      	b.n	80005b4 <LoopCopyDataInit>

080005ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80005ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80005b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80005b2:	3304      	adds	r3, #4

080005b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80005b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80005b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80005b8:	d3f9      	bcc.n	80005ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80005ba:	4a0a      	ldr	r2, [pc, #40]	@ (80005e4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80005bc:	4c0a      	ldr	r4, [pc, #40]	@ (80005e8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80005be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80005c0:	e001      	b.n	80005c6 <LoopFillZerobss>

080005c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80005c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80005c4:	3204      	adds	r2, #4

080005c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80005c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80005c8:	d3fb      	bcc.n	80005c2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80005ca:	f000 f95d 	bl	8000888 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80005ce:	f7ff fe03 	bl	80001d8 <main>
  bx  lr    
 80005d2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80005d4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80005d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80005dc:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80005e0:	080008f0 	.word	0x080008f0
  ldr r2, =_sbss
 80005e4:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80005e8:	20000030 	.word	0x20000030

080005ec <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
   b  Infinite_Loop
 80005ec:	e7fe      	b.n	80005ec <ADC_IRQHandler>
	...

080005f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80005f4:	4b0e      	ldr	r3, [pc, #56]	@ (8000630 <HAL_Init+0x40>)
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	4a0d      	ldr	r2, [pc, #52]	@ (8000630 <HAL_Init+0x40>)
 80005fa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80005fe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000600:	4b0b      	ldr	r3, [pc, #44]	@ (8000630 <HAL_Init+0x40>)
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	4a0a      	ldr	r2, [pc, #40]	@ (8000630 <HAL_Init+0x40>)
 8000606:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800060a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800060c:	4b08      	ldr	r3, [pc, #32]	@ (8000630 <HAL_Init+0x40>)
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	4a07      	ldr	r2, [pc, #28]	@ (8000630 <HAL_Init+0x40>)
 8000612:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000616:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000618:	2003      	movs	r0, #3
 800061a:	f000 f901 	bl	8000820 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800061e:	200f      	movs	r0, #15
 8000620:	f000 f808 	bl	8000634 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000624:	f7ff ff50 	bl	80004c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000628:	2300      	movs	r3, #0
}
 800062a:	4618      	mov	r0, r3
 800062c:	bd80      	pop	{r7, pc}
 800062e:	bf00      	nop
 8000630:	40023c00 	.word	0x40023c00

08000634 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	b082      	sub	sp, #8
 8000638:	af00      	add	r7, sp, #0
 800063a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800063c:	4b12      	ldr	r3, [pc, #72]	@ (8000688 <HAL_InitTick+0x54>)
 800063e:	681a      	ldr	r2, [r3, #0]
 8000640:	4b12      	ldr	r3, [pc, #72]	@ (800068c <HAL_InitTick+0x58>)
 8000642:	781b      	ldrb	r3, [r3, #0]
 8000644:	4619      	mov	r1, r3
 8000646:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800064a:	fbb3 f3f1 	udiv	r3, r3, r1
 800064e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000652:	4618      	mov	r0, r3
 8000654:	f000 f90b 	bl	800086e <HAL_SYSTICK_Config>
 8000658:	4603      	mov	r3, r0
 800065a:	2b00      	cmp	r3, #0
 800065c:	d001      	beq.n	8000662 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800065e:	2301      	movs	r3, #1
 8000660:	e00e      	b.n	8000680 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	2b0f      	cmp	r3, #15
 8000666:	d80a      	bhi.n	800067e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000668:	2200      	movs	r2, #0
 800066a:	6879      	ldr	r1, [r7, #4]
 800066c:	f04f 30ff 	mov.w	r0, #4294967295
 8000670:	f000 f8e1 	bl	8000836 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000674:	4a06      	ldr	r2, [pc, #24]	@ (8000690 <HAL_InitTick+0x5c>)
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800067a:	2300      	movs	r3, #0
 800067c:	e000      	b.n	8000680 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800067e:	2301      	movs	r3, #1
}
 8000680:	4618      	mov	r0, r3
 8000682:	3708      	adds	r7, #8
 8000684:	46bd      	mov	sp, r7
 8000686:	bd80      	pop	{r7, pc}
 8000688:	20000000 	.word	0x20000000
 800068c:	20000008 	.word	0x20000008
 8000690:	20000004 	.word	0x20000004

08000694 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000694:	b480      	push	{r7}
 8000696:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000698:	4b06      	ldr	r3, [pc, #24]	@ (80006b4 <HAL_IncTick+0x20>)
 800069a:	781b      	ldrb	r3, [r3, #0]
 800069c:	461a      	mov	r2, r3
 800069e:	4b06      	ldr	r3, [pc, #24]	@ (80006b8 <HAL_IncTick+0x24>)
 80006a0:	681b      	ldr	r3, [r3, #0]
 80006a2:	4413      	add	r3, r2
 80006a4:	4a04      	ldr	r2, [pc, #16]	@ (80006b8 <HAL_IncTick+0x24>)
 80006a6:	6013      	str	r3, [r2, #0]
}
 80006a8:	bf00      	nop
 80006aa:	46bd      	mov	sp, r7
 80006ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b0:	4770      	bx	lr
 80006b2:	bf00      	nop
 80006b4:	20000008 	.word	0x20000008
 80006b8:	2000002c 	.word	0x2000002c

080006bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006bc:	b480      	push	{r7}
 80006be:	b085      	sub	sp, #20
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	f003 0307 	and.w	r3, r3, #7
 80006ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006cc:	4b0c      	ldr	r3, [pc, #48]	@ (8000700 <__NVIC_SetPriorityGrouping+0x44>)
 80006ce:	68db      	ldr	r3, [r3, #12]
 80006d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006d2:	68ba      	ldr	r2, [r7, #8]
 80006d4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80006d8:	4013      	ands	r3, r2
 80006da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80006dc:	68fb      	ldr	r3, [r7, #12]
 80006de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80006e0:	68bb      	ldr	r3, [r7, #8]
 80006e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80006e4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80006e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80006ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80006ee:	4a04      	ldr	r2, [pc, #16]	@ (8000700 <__NVIC_SetPriorityGrouping+0x44>)
 80006f0:	68bb      	ldr	r3, [r7, #8]
 80006f2:	60d3      	str	r3, [r2, #12]
}
 80006f4:	bf00      	nop
 80006f6:	3714      	adds	r7, #20
 80006f8:	46bd      	mov	sp, r7
 80006fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006fe:	4770      	bx	lr
 8000700:	e000ed00 	.word	0xe000ed00

08000704 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000704:	b480      	push	{r7}
 8000706:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000708:	4b04      	ldr	r3, [pc, #16]	@ (800071c <__NVIC_GetPriorityGrouping+0x18>)
 800070a:	68db      	ldr	r3, [r3, #12]
 800070c:	0a1b      	lsrs	r3, r3, #8
 800070e:	f003 0307 	and.w	r3, r3, #7
}
 8000712:	4618      	mov	r0, r3
 8000714:	46bd      	mov	sp, r7
 8000716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800071a:	4770      	bx	lr
 800071c:	e000ed00 	.word	0xe000ed00

08000720 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000720:	b480      	push	{r7}
 8000722:	b083      	sub	sp, #12
 8000724:	af00      	add	r7, sp, #0
 8000726:	4603      	mov	r3, r0
 8000728:	6039      	str	r1, [r7, #0]
 800072a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800072c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000730:	2b00      	cmp	r3, #0
 8000732:	db0a      	blt.n	800074a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000734:	683b      	ldr	r3, [r7, #0]
 8000736:	b2da      	uxtb	r2, r3
 8000738:	490c      	ldr	r1, [pc, #48]	@ (800076c <__NVIC_SetPriority+0x4c>)
 800073a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800073e:	0112      	lsls	r2, r2, #4
 8000740:	b2d2      	uxtb	r2, r2
 8000742:	440b      	add	r3, r1
 8000744:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000748:	e00a      	b.n	8000760 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800074a:	683b      	ldr	r3, [r7, #0]
 800074c:	b2da      	uxtb	r2, r3
 800074e:	4908      	ldr	r1, [pc, #32]	@ (8000770 <__NVIC_SetPriority+0x50>)
 8000750:	79fb      	ldrb	r3, [r7, #7]
 8000752:	f003 030f 	and.w	r3, r3, #15
 8000756:	3b04      	subs	r3, #4
 8000758:	0112      	lsls	r2, r2, #4
 800075a:	b2d2      	uxtb	r2, r2
 800075c:	440b      	add	r3, r1
 800075e:	761a      	strb	r2, [r3, #24]
}
 8000760:	bf00      	nop
 8000762:	370c      	adds	r7, #12
 8000764:	46bd      	mov	sp, r7
 8000766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800076a:	4770      	bx	lr
 800076c:	e000e100 	.word	0xe000e100
 8000770:	e000ed00 	.word	0xe000ed00

08000774 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000774:	b480      	push	{r7}
 8000776:	b089      	sub	sp, #36	@ 0x24
 8000778:	af00      	add	r7, sp, #0
 800077a:	60f8      	str	r0, [r7, #12]
 800077c:	60b9      	str	r1, [r7, #8]
 800077e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000780:	68fb      	ldr	r3, [r7, #12]
 8000782:	f003 0307 	and.w	r3, r3, #7
 8000786:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000788:	69fb      	ldr	r3, [r7, #28]
 800078a:	f1c3 0307 	rsb	r3, r3, #7
 800078e:	2b04      	cmp	r3, #4
 8000790:	bf28      	it	cs
 8000792:	2304      	movcs	r3, #4
 8000794:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000796:	69fb      	ldr	r3, [r7, #28]
 8000798:	3304      	adds	r3, #4
 800079a:	2b06      	cmp	r3, #6
 800079c:	d902      	bls.n	80007a4 <NVIC_EncodePriority+0x30>
 800079e:	69fb      	ldr	r3, [r7, #28]
 80007a0:	3b03      	subs	r3, #3
 80007a2:	e000      	b.n	80007a6 <NVIC_EncodePriority+0x32>
 80007a4:	2300      	movs	r3, #0
 80007a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007a8:	f04f 32ff 	mov.w	r2, #4294967295
 80007ac:	69bb      	ldr	r3, [r7, #24]
 80007ae:	fa02 f303 	lsl.w	r3, r2, r3
 80007b2:	43da      	mvns	r2, r3
 80007b4:	68bb      	ldr	r3, [r7, #8]
 80007b6:	401a      	ands	r2, r3
 80007b8:	697b      	ldr	r3, [r7, #20]
 80007ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80007bc:	f04f 31ff 	mov.w	r1, #4294967295
 80007c0:	697b      	ldr	r3, [r7, #20]
 80007c2:	fa01 f303 	lsl.w	r3, r1, r3
 80007c6:	43d9      	mvns	r1, r3
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007cc:	4313      	orrs	r3, r2
         );
}
 80007ce:	4618      	mov	r0, r3
 80007d0:	3724      	adds	r7, #36	@ 0x24
 80007d2:	46bd      	mov	sp, r7
 80007d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d8:	4770      	bx	lr
	...

080007dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b082      	sub	sp, #8
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	3b01      	subs	r3, #1
 80007e8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80007ec:	d301      	bcc.n	80007f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80007ee:	2301      	movs	r3, #1
 80007f0:	e00f      	b.n	8000812 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80007f2:	4a0a      	ldr	r2, [pc, #40]	@ (800081c <SysTick_Config+0x40>)
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	3b01      	subs	r3, #1
 80007f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80007fa:	210f      	movs	r1, #15
 80007fc:	f04f 30ff 	mov.w	r0, #4294967295
 8000800:	f7ff ff8e 	bl	8000720 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000804:	4b05      	ldr	r3, [pc, #20]	@ (800081c <SysTick_Config+0x40>)
 8000806:	2200      	movs	r2, #0
 8000808:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800080a:	4b04      	ldr	r3, [pc, #16]	@ (800081c <SysTick_Config+0x40>)
 800080c:	2207      	movs	r2, #7
 800080e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000810:	2300      	movs	r3, #0
}
 8000812:	4618      	mov	r0, r3
 8000814:	3708      	adds	r7, #8
 8000816:	46bd      	mov	sp, r7
 8000818:	bd80      	pop	{r7, pc}
 800081a:	bf00      	nop
 800081c:	e000e010 	.word	0xe000e010

08000820 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	b082      	sub	sp, #8
 8000824:	af00      	add	r7, sp, #0
 8000826:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000828:	6878      	ldr	r0, [r7, #4]
 800082a:	f7ff ff47 	bl	80006bc <__NVIC_SetPriorityGrouping>
}
 800082e:	bf00      	nop
 8000830:	3708      	adds	r7, #8
 8000832:	46bd      	mov	sp, r7
 8000834:	bd80      	pop	{r7, pc}

08000836 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000836:	b580      	push	{r7, lr}
 8000838:	b086      	sub	sp, #24
 800083a:	af00      	add	r7, sp, #0
 800083c:	4603      	mov	r3, r0
 800083e:	60b9      	str	r1, [r7, #8]
 8000840:	607a      	str	r2, [r7, #4]
 8000842:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000844:	2300      	movs	r3, #0
 8000846:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000848:	f7ff ff5c 	bl	8000704 <__NVIC_GetPriorityGrouping>
 800084c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800084e:	687a      	ldr	r2, [r7, #4]
 8000850:	68b9      	ldr	r1, [r7, #8]
 8000852:	6978      	ldr	r0, [r7, #20]
 8000854:	f7ff ff8e 	bl	8000774 <NVIC_EncodePriority>
 8000858:	4602      	mov	r2, r0
 800085a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800085e:	4611      	mov	r1, r2
 8000860:	4618      	mov	r0, r3
 8000862:	f7ff ff5d 	bl	8000720 <__NVIC_SetPriority>
}
 8000866:	bf00      	nop
 8000868:	3718      	adds	r7, #24
 800086a:	46bd      	mov	sp, r7
 800086c:	bd80      	pop	{r7, pc}

0800086e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800086e:	b580      	push	{r7, lr}
 8000870:	b082      	sub	sp, #8
 8000872:	af00      	add	r7, sp, #0
 8000874:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000876:	6878      	ldr	r0, [r7, #4]
 8000878:	f7ff ffb0 	bl	80007dc <SysTick_Config>
 800087c:	4603      	mov	r3, r0
}
 800087e:	4618      	mov	r0, r3
 8000880:	3708      	adds	r7, #8
 8000882:	46bd      	mov	sp, r7
 8000884:	bd80      	pop	{r7, pc}
	...

08000888 <__libc_init_array>:
 8000888:	b570      	push	{r4, r5, r6, lr}
 800088a:	4d0d      	ldr	r5, [pc, #52]	@ (80008c0 <__libc_init_array+0x38>)
 800088c:	4c0d      	ldr	r4, [pc, #52]	@ (80008c4 <__libc_init_array+0x3c>)
 800088e:	1b64      	subs	r4, r4, r5
 8000890:	10a4      	asrs	r4, r4, #2
 8000892:	2600      	movs	r6, #0
 8000894:	42a6      	cmp	r6, r4
 8000896:	d109      	bne.n	80008ac <__libc_init_array+0x24>
 8000898:	4d0b      	ldr	r5, [pc, #44]	@ (80008c8 <__libc_init_array+0x40>)
 800089a:	4c0c      	ldr	r4, [pc, #48]	@ (80008cc <__libc_init_array+0x44>)
 800089c:	f000 f818 	bl	80008d0 <_init>
 80008a0:	1b64      	subs	r4, r4, r5
 80008a2:	10a4      	asrs	r4, r4, #2
 80008a4:	2600      	movs	r6, #0
 80008a6:	42a6      	cmp	r6, r4
 80008a8:	d105      	bne.n	80008b6 <__libc_init_array+0x2e>
 80008aa:	bd70      	pop	{r4, r5, r6, pc}
 80008ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80008b0:	4798      	blx	r3
 80008b2:	3601      	adds	r6, #1
 80008b4:	e7ee      	b.n	8000894 <__libc_init_array+0xc>
 80008b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80008ba:	4798      	blx	r3
 80008bc:	3601      	adds	r6, #1
 80008be:	e7f2      	b.n	80008a6 <__libc_init_array+0x1e>
 80008c0:	080008e8 	.word	0x080008e8
 80008c4:	080008e8 	.word	0x080008e8
 80008c8:	080008e8 	.word	0x080008e8
 80008cc:	080008ec 	.word	0x080008ec

080008d0 <_init>:
 80008d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80008d2:	bf00      	nop
 80008d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80008d6:	bc08      	pop	{r3}
 80008d8:	469e      	mov	lr, r3
 80008da:	4770      	bx	lr

080008dc <_fini>:
 80008dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80008de:	bf00      	nop
 80008e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80008e2:	bc08      	pop	{r3}
 80008e4:	469e      	mov	lr, r3
 80008e6:	4770      	bx	lr
