Compile Report
Microchip Technology Inc. - Microchip Libero Software Release v2023.1 (Version 2023.1.0.6)
Date: Thu May 25 14:00:00 2023

Device Selection
+------------------------+-------------+
| Family                 | PolarFire   |
| Device                 | MPF300TS    |
| Package                | FCG1152     |
| Speed Grade            | -1          |
| Core Voltage           | 1.0V        |
| Part Range             | IND         |
| Default I/O technology | LVCMOS 1.8V |
+------------------------+-------------+

Source Files
+---------+-----------------------------------------------------------------------------------------------------------+
| Topcell | BaseDesign                                                                                                |
| Format  | Verilog                                                                                                   |
| Source  | C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\synthesis\BaseDesign.vm |
+---------+-----------------------------------------------------------------------------------------------------------+

Options
+----------------------------------------------------+----+
| Limit the number of high fanout nets to display to | 10 |
+----------------------------------------------------+----+

Resource Usage
+---------------------------+-------+--------+------------+
| Type                      | Used  | Total  | Percentage |
+---------------------------+-------+--------+------------+
| 4LUT                      | 21102 | 299544 | 7.04       |
| DFF                       | 13876 | 299544 | 4.63       |
| I/O Register              | 0     | 1536   | 0.00       |
| User I/O                  | 10    | 512    | 1.95       |
| -- Single-ended I/O       | 10    | 512    | 1.95       |
| -- Differential I/O Pairs | 0     | 256    | 0.00       |
| uSRAM                     | 30    | 2772   | 1.08       |
| LSRAM                     | 74    | 952    | 7.77       |
| Math                      | 2     | 924    | 0.22       |
| H-Chip Global             | 4     | 48     | 8.33       |
| PLL                       | 0     | 8      | 0.00       |
| DLL                       | 0     | 8      | 0.00       |
| UJTAG                     | 1     | 1      | 100.00     |
| INIT                      | 1     | 1      | 100.00     |
| Transceiver Lanes         | 0     | 16     | 0.00       |
| Transceiver PCIe          | 0     | 2      | 0.00       |
| ICB_CLKINT                | 1     | 72     | 1.39       |
+---------------------------+-------+--------+------------+

Detailed Logic Resource Usage
+-----------------------+-------+-------+
| Type                  | 4LUT  | DFF   |
+-----------------------+-------+-------+
| Fabric Logic          | 18006 | 10780 |
| uSRAM Interface Logic | 360   | 360   |
| LSRAM Interface Logic | 2664  | 2664  |
| Math Interface Logic  | 72    | 72    |
| Total Used            | 21102 | 13876 |
+-----------------------+-------+-------+

Detailed Carry Chains Resource Usage
+--------+------+
| Length | Used |
| 6      | 2    |
| 7      | 2    |
| 8      | 1    |
| 9      | 5    |
| 10     | 7    |
| 11     | 9    |
| 12     | 2    |
| 14     | 2    |
| 17     | 5    |
| 23     | 2    |
| 30     | 2    |
| 32     | 7    |
| 33     | 9    |
| 49     | 1    |
| 64     | 1    |
| 65     | 1    |
| Total  | 58   |
+--------+------+

Detailed 4LUT Groups Resource Usage
+--------+------+
| Length | Used |
| 2      | 115  |
| 5      | 410  |
| Total  | 525  |
+--------+------+

Detailed Math Chains Resource Usage
+--------+------+
| Length | Used |
| 2      | 1    |
| Total  | 1    |
+--------+------+

I/O Function
+-------------------------------+--------------+-------------+-----------------+
| Type                          | w/o register | w/ register | w/ DDR register |
+-------------------------------+--------------+-------------+-----------------+
| Input I/O                     | 5            | 0           | 0               |
| Output I/O                    | 5            | 0           | 0               |
| Bidirectional I/O             | 0            | 0           | 0               |
| Differential Input I/O Pairs  | 0            | 0           | 0               |
| Differential Output I/O Pairs | 0            | 0           | 0               |
+-------------------------------+--------------+-------------+-----------------+

Nets assigned to chip global resources
+--------+---------+---------------------------------------------------------------------------------------------+
| Fanout | Type    | Name                                                                                        |
+--------+---------+---------------------------------------------------------------------------------------------+
| 10812  | INT_NET | Net   : NN_1                                                                                |
|        |         | Driver: I_1/U0_RGB1                                                                         |
|        |         | Source: NETLIST                                                                             |
| 1603   | INT_NET | Net   : dff_arst                                                                            |
|        |         | Driver: CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15_rep_RNIR3J8/U0_RGB1                      |
|        |         | Source: NETLIST                                                                             |
| 307    | INT_NET | Net   : CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/TGT_TCK_GLB                         |
|        |         | Driver: CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1 |
|        |         | Source: NETLIST                                                                             |
| 18     | INT_NET | Net   : CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/iUDRCK                              |
|        |         | Driver: CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C/U0_RGB1  |
|        |         | Source: NETLIST                                                                             |
+--------+---------+---------------------------------------------------------------------------------------------+

Nets assigned to row global resources
+--------+------+------+
| Fanout | Type | Name |
+--------+------+------+
+--------+------+------+

High fanout nets
+--------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Fanout | Type    | Name                                                                                                                                                                          |
+--------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 768    | INT_NET | Net   : MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/reset_Z                                                                                                    |
|        |         | Driver: MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/reset                                                                                                      |
| 611    | INT_NET | Net   : MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/N_1345_i                                                                                   |
|        |         | Driver: MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmactiveSync/MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_0/reg_0/q |
| 300    | INT_NET | Net   : MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/value_1_Z[1]                               |
|        |         | Driver: MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/value_1[1]                                 |
| 300    | INT_NET | Net   : MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/value_1_Z[1]                               |
|        |         | Driver: MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/value_1[1]                                 |
| 300    | INT_NET | Net   : MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/value_1_Z[1]                               |
|        |         | Driver: MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/value_1[1]                                 |
| 300    | INT_NET | Net   : MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/value_1_Z[1]                                 |
|        |         | Driver: MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/value_1[1]                                   |
| 300    | INT_NET | Net   : MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/value_1_Z[1]                               |
|        |         | Driver: MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/value_1[1]                                 |
| 227    | INT_NET | Net   : MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/m1_0_01                                                               |
|        |         | Driver: MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658[0]                                                             |
| 226    | INT_NET | Net   : MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing_auto_out_a_bits_address[3]                                                         |
|        |         | Driver: MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[39]                        |
| 153    | INT_NET | Net   : MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/_T_658[2]                                                                                                  |
|        |         | Driver: MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658[2]                                                             |
+--------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

High fanout nets (through buffer trees)
+--------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Fanout | Type    | Name                                                                                                                                                                          |
+--------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 768    | INT_NET | Net   : MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/reset_Z                                                                                                    |
|        |         | Driver: MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/reset                                                                                                      |
| 611    | INT_NET | Net   : MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/N_1345_i                                                                                   |
|        |         | Driver: MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmactiveSync/MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_0/reg_0/q |
| 300    | INT_NET | Net   : MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/value_1_Z[1]                               |
|        |         | Driver: MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/value_1[1]                                 |
| 300    | INT_NET | Net   : MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/value_1_Z[1]                               |
|        |         | Driver: MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/value_1[1]                                 |
| 300    | INT_NET | Net   : MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/value_1_Z[1]                               |
|        |         | Driver: MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/value_1[1]                                 |
| 300    | INT_NET | Net   : MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/value_1_Z[1]                                 |
|        |         | Driver: MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/value_1[1]                                   |
| 300    | INT_NET | Net   : MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/value_1_Z[1]                               |
|        |         | Driver: MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/value_1[1]                                 |
| 227    | INT_NET | Net   : MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/m1_0_01                                                               |
|        |         | Driver: MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658[0]                                                             |
| 226    | INT_NET | Net   : MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing_auto_out_a_bits_address[3]                                                         |
|        |         | Driver: MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/sync_0[39]                        |
| 153    | INT_NET | Net   : MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/_T_658[2]                                                                                                  |
|        |         | Driver: MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/_T_658[2]                                                             |
+--------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

