Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/160544C/Documents/WorkSpace/Lab2/Circuit2_Circuit2_sch_tb_isim_beh.exe -prj C:/Users/160544C/Documents/WorkSpace/Lab2/Circuit2_Circuit2_sch_tb_beh.prj work.Circuit2_Circuit2_sch_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/160544C/Documents/WorkSpace/Lab2/Circuit2.vhf" into library work
Parsing VHDL file "C:/Users/160544C/Documents/WorkSpace/Lab2/TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling architecture inv_v of entity INV [inv_default]
Compiling architecture and3_v of entity AND3 [and3_default]
Compiling architecture or4_v of entity OR4 [or4_default]
Compiling architecture behavioral of entity Circuit2 [circuit2_default]
Compiling architecture behavioral of entity circuit2_circuit2_sch_tb
Time Resolution for simulation is 1ps.
Compiled 13 VHDL Units
Built simulation executable C:/Users/160544C/Documents/WorkSpace/Lab2/Circuit2_Circuit2_sch_tb_isim_beh.exe
Fuse Memory Usage: 46384 KB
Fuse CPU Usage: 498 ms
