<h1 class="subsection" id="NDS32-Options-1">3.19.33 NDS32 Options</h1> <div class="subsection-level-extent" id="NDS32-Options">     <p>These options are defined for NDS32 implementations: </p> <dl class="table"> <dt>
<span><code class="code">-mbig-endian</code></span>
</dt> <dd>
<p>Generate code in big-endian mode. </p> </dd> <dt>
<span><code class="code">-mlittle-endian</code></span>
</dt> <dd>
<p>Generate code in little-endian mode. </p> </dd> <dt>
<span><code class="code">-mreduced-regs</code></span>
</dt> <dd>
<p>Use reduced-set registers for register allocation. </p> </dd> <dt>
<span><code class="code">-mfull-regs</code></span>
</dt> <dd>
<p>Use full-set registers for register allocation. </p> </dd> <dt>
<span><code class="code">-mcmov</code></span>
</dt> <dd>
<p>Generate conditional move instructions. </p> </dd> <dt>
<span><code class="code">-mno-cmov</code></span>
</dt> <dd>
<p>Do not generate conditional move instructions. </p> </dd> <dt>
<span><code class="code">-mext-perf</code></span>
</dt> <dd>
<p>Generate performance extension instructions. </p> </dd> <dt>
<span><code class="code">-mno-ext-perf</code></span>
</dt> <dd>
<p>Do not generate performance extension instructions. </p> </dd> <dt>
<span><code class="code">-mext-perf2</code></span>
</dt> <dd>
<p>Generate performance extension 2 instructions. </p> </dd> <dt>
<span><code class="code">-mno-ext-perf2</code></span>
</dt> <dd>
<p>Do not generate performance extension 2 instructions. </p> </dd> <dt>
<span><code class="code">-mext-string</code></span>
</dt> <dd>
<p>Generate string extension instructions. </p> </dd> <dt>
<span><code class="code">-mno-ext-string</code></span>
</dt> <dd>
<p>Do not generate string extension instructions. </p> </dd> <dt>
<span><code class="code">-mv3push</code></span>
</dt> <dd>
<p>Generate v3 push25/pop25 instructions. </p> </dd> <dt>
<span><code class="code">-mno-v3push</code></span>
</dt> <dd>
<p>Do not generate v3 push25/pop25 instructions. </p> </dd> <dt>
<span><code class="code">-m16-bit</code></span>
</dt> <dd>
<p>Generate 16-bit instructions. </p> </dd> <dt>
<span><code class="code">-mno-16-bit</code></span>
</dt> <dd>
<p>Do not generate 16-bit instructions. </p> </dd> <dt>
<span><code class="code">-misr-vector-size=<var class="var">num</var></code></span>
</dt> <dd>
<p>Specify the size of each interrupt vector, which must be 4 or 16. </p> </dd> <dt>
<span><code class="code">-mcache-block-size=<var class="var">num</var></code></span>
</dt> <dd>
<p>Specify the size of each cache block, which must be a power of 2 between 4 and 512. </p> </dd> <dt>
<span><code class="code">-march=<var class="var">arch</var></code></span>
</dt> <dd>
<p>Specify the name of the target architecture. </p> </dd> <dt>
<span><code class="code">-mcmodel=<var class="var">code-model</var></code></span>
</dt> <dd>
<p>Set the code model to one of </p>
<dl class="table"> <dt>‘<samp class="samp">small</samp>’</dt> <dd><p>All the data and read-only data segments must be within 512KB addressing space. The text segment must be within 16MB addressing space. </p></dd> <dt>‘<samp class="samp">medium</samp>’</dt> <dd><p>The data segment must be within 512KB while the read-only data segment can be within 4GB addressing space. The text segment should be still within 16MB addressing space. </p></dd> <dt>‘<samp class="samp">large</samp>’</dt> <dd><p>All the text and data segments can be within 4GB addressing space. </p></dd> </dl> </dd> <dt>
<span><code class="code">-mctor-dtor</code></span>
</dt> <dd>
<p>Enable constructor/destructor feature. </p> </dd> <dt>
<span><code class="code">-mrelax</code></span>
</dt> <dd>
<p>Guide linker to relax instructions. </p> </dd> </dl> </div><div class="_attribution">
  <p class="_attribution-p">
    &copy; Free Software Foundation<br>Licensed under the GNU Free Documentation License, Version 1.3.<br>
    <a href="https://gcc.gnu.org/onlinedocs/gcc-14.2.0/gcc/NDS32-Options.html" class="_attribution-link">https://gcc.gnu.org/onlinedocs/gcc-14.2.0/gcc/NDS32-Options.html</a>
  </p>
</div>
