Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\ben\Documents\GitHub\KPCDASS2017\adc_qsys.qsys --synthesis=VERILOG --output-directory=C:\Users\ben\Documents\GitHub\KPCDASS2017\adc_qsys\synthesis --family="MAX 10" --part=10M50DAF484C6GES
Progress: Loading KPCDASS2017/adc_qsys.qsys
Progress: Reading input file
Progress: Adding altpll_sys [altpll 16.1]
Progress: Parameterizing module altpll_sys
Progress: Adding clk_50 [clock_source 16.1]
Progress: Parameterizing module clk_50
Progress: Adding clock_bridge_sys [altera_clock_bridge 16.1]
Progress: Parameterizing module clock_bridge_sys
Progress: Adding modular_adc_0 [altera_modular_adc 16.1]
Progress: Parameterizing module modular_adc_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: adc_qsys.altpll_sys: altpll_sys.areset_conduit must be exported, or connected to a matching conduit.
Warning: adc_qsys.altpll_sys: altpll_sys.pll_slave must be connected to an Avalon-MM master
Info: adc_qsys: Generating adc_qsys "adc_qsys" for QUARTUS_SYNTH
Error: altpll_sys: Port phasecounterselect has width 4 in TCL, but 3 in the design file
Info: altpll_sys: "adc_qsys" instantiated altpll "altpll_sys"
Error: Generation stopped, 3 or more modules remaining
Info: adc_qsys: Done "adc_qsys" with 4 modules, 2 files
Error: qsys-generate failed with exit code 1: 2 Errors, 2 Warnings
Info: Finished: Create HDL design files for synthesis
