#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001d38fed9f50 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000001d39013f7a0_0 .net "PC", 31 0, L_000001d3901c1190;  1 drivers
v000001d39013f2a0_0 .net "cycles_consumed", 31 0, v000001d39013e760_0;  1 drivers
v000001d39013ffc0_0 .var "input_clk", 0 0;
v000001d390140240_0 .var "rst", 0 0;
S_000001d38fe5d800 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000001d38fed9f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000001d39007dc90 .functor NOR 1, v000001d39013ffc0_0, v000001d390128650_0, C4<0>, C4<0>;
L_000001d39007e1d0 .functor AND 1, v000001d390110070_0, v000001d39010ffd0_0, C4<1>, C4<1>;
L_000001d39007c950 .functor AND 1, L_000001d39007e1d0, L_000001d39013e3a0, C4<1>, C4<1>;
L_000001d39007dd00 .functor AND 1, v000001d3900fe0d0_0, v000001d3900fe030_0, C4<1>, C4<1>;
L_000001d39007ce20 .functor AND 1, L_000001d39007dd00, L_000001d390140380, C4<1>, C4<1>;
L_000001d39007d210 .functor AND 1, v000001d390128010_0, v000001d390127570_0, C4<1>, C4<1>;
L_000001d39007c9c0 .functor AND 1, L_000001d39007d210, L_000001d39013f340, C4<1>, C4<1>;
L_000001d39007df30 .functor AND 1, v000001d390110070_0, v000001d39010ffd0_0, C4<1>, C4<1>;
L_000001d39007dfa0 .functor AND 1, L_000001d39007df30, L_000001d39013f3e0, C4<1>, C4<1>;
L_000001d39007d4b0 .functor AND 1, v000001d3900fe0d0_0, v000001d3900fe030_0, C4<1>, C4<1>;
L_000001d39007cd40 .functor AND 1, L_000001d39007d4b0, L_000001d39013f480, C4<1>, C4<1>;
L_000001d39007ca30 .functor AND 1, v000001d390128010_0, v000001d390127570_0, C4<1>, C4<1>;
L_000001d39007d3d0 .functor AND 1, L_000001d39007ca30, L_000001d39013f520, C4<1>, C4<1>;
L_000001d390145800 .functor NOT 1, L_000001d39007dc90, C4<0>, C4<0>, C4<0>;
L_000001d390146600 .functor NOT 1, L_000001d39007dc90, C4<0>, C4<0>, C4<0>;
L_000001d39015c770 .functor NOT 1, L_000001d39007dc90, C4<0>, C4<0>, C4<0>;
L_000001d39015d110 .functor NOT 1, L_000001d39007dc90, C4<0>, C4<0>, C4<0>;
L_000001d39015d1f0 .functor NOT 1, L_000001d39007dc90, C4<0>, C4<0>, C4<0>;
L_000001d3901c1190 .functor BUFZ 32, v000001d39012df10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d390126ad0_0 .net "EX1_ALU_OPER1", 31 0, L_000001d390146d00;  1 drivers
v000001d390126f30_0 .net "EX1_ALU_OPER2", 31 0, L_000001d39015b970;  1 drivers
v000001d390126d50_0 .net "EX1_PC", 31 0, v000001d390110d90_0;  1 drivers
v000001d390126df0_0 .net "EX1_PFC", 31 0, v000001d390111290_0;  1 drivers
v000001d3901271b0_0 .net "EX1_PFC_to_IF", 31 0, L_000001d39013b9c0;  1 drivers
v000001d3901272f0_0 .net "EX1_forward_to_B", 31 0, v000001d3901109d0_0;  1 drivers
v000001d390127390_0 .net "EX1_is_beq", 0 0, v000001d390110a70_0;  1 drivers
v000001d390127430_0 .net "EX1_is_bne", 0 0, v000001d3901113d0_0;  1 drivers
v000001d39012b350_0 .net "EX1_is_jal", 0 0, v000001d390110b10_0;  1 drivers
v000001d39012a810_0 .net "EX1_is_jr", 0 0, v000001d390111470_0;  1 drivers
v000001d39012b850_0 .net "EX1_is_oper2_immed", 0 0, v000001d390110bb0_0;  1 drivers
v000001d39012a090_0 .net "EX1_memread", 0 0, v000001d390111510_0;  1 drivers
v000001d390129e10_0 .net "EX1_memwrite", 0 0, v000001d390110c50_0;  1 drivers
v000001d39012a270_0 .net "EX1_opcode", 11 0, v000001d3901115b0_0;  1 drivers
v000001d39012b670_0 .net "EX1_predicted", 0 0, v000001d390110cf0_0;  1 drivers
v000001d39012b030_0 .net "EX1_rd_ind", 4 0, v000001d390111650_0;  1 drivers
v000001d39012b210_0 .net "EX1_rd_indzero", 0 0, v000001d390110e30_0;  1 drivers
v000001d39012a6d0_0 .net "EX1_regwrite", 0 0, v000001d390111790_0;  1 drivers
v000001d39012a1d0_0 .net "EX1_rs1", 31 0, v000001d390110110_0;  1 drivers
v000001d39012ab30_0 .net "EX1_rs1_ind", 4 0, v000001d3901101b0_0;  1 drivers
v000001d3901297d0_0 .net "EX1_rs2", 31 0, v000001d3901102f0_0;  1 drivers
v000001d390129870_0 .net "EX1_rs2_ind", 4 0, v000001d390110390_0;  1 drivers
v000001d390129910_0 .net "EX1_rs2_out", 31 0, L_000001d39015c000;  1 drivers
v000001d390129690_0 .net "EX2_ALU_OPER1", 31 0, v000001d39010f490_0;  1 drivers
v000001d39012a130_0 .net "EX2_ALU_OPER2", 31 0, v000001d39010f030_0;  1 drivers
v000001d39012b710_0 .net "EX2_ALU_OUT", 31 0, L_000001d39013d680;  1 drivers
v000001d390129ff0_0 .net "EX2_PC", 31 0, v000001d39010f0d0_0;  1 drivers
v000001d39012b7b0_0 .net "EX2_PFC_to_IF", 31 0, v000001d39010f530_0;  1 drivers
v000001d39012ba30_0 .net "EX2_forward_to_B", 31 0, v000001d39010f670_0;  1 drivers
v000001d39012a8b0_0 .net "EX2_is_beq", 0 0, v000001d39010fcb0_0;  1 drivers
v000001d39012a310_0 .net "EX2_is_bne", 0 0, v000001d39010f710_0;  1 drivers
v000001d39012a950_0 .net "EX2_is_jal", 0 0, v000001d39010f7b0_0;  1 drivers
v000001d39012b8f0_0 .net "EX2_is_jr", 0 0, v000001d39010f850_0;  1 drivers
v000001d39012a590_0 .net "EX2_is_oper2_immed", 0 0, v000001d39010fa30_0;  1 drivers
v000001d39012aef0_0 .net "EX2_memread", 0 0, v000001d39010fad0_0;  1 drivers
v000001d3901295f0_0 .net "EX2_memwrite", 0 0, v000001d39010fb70_0;  1 drivers
v000001d39012a3b0_0 .net "EX2_opcode", 11 0, v000001d39010fe90_0;  1 drivers
v000001d39012b990_0 .net "EX2_predicted", 0 0, v000001d39010ff30_0;  1 drivers
v000001d39012a450_0 .net "EX2_rd_ind", 4 0, v000001d39010dcd0_0;  1 drivers
v000001d3901299b0_0 .net "EX2_rd_indzero", 0 0, v000001d39010ffd0_0;  1 drivers
v000001d390129410_0 .net "EX2_regwrite", 0 0, v000001d390110070_0;  1 drivers
v000001d3901292d0_0 .net "EX2_rs1", 31 0, v000001d39010d910_0;  1 drivers
v000001d390129370_0 .net "EX2_rs1_ind", 4 0, v000001d39010d9b0_0;  1 drivers
v000001d3901294b0_0 .net "EX2_rs2_ind", 4 0, v000001d39010da50_0;  1 drivers
v000001d39012b530_0 .net "EX2_rs2_out", 31 0, v000001d39010daf0_0;  1 drivers
v000001d39012a4f0_0 .net "ID_INST", 31 0, v000001d390119ea0_0;  1 drivers
v000001d390129eb0_0 .net "ID_PC", 31 0, v000001d390119f40_0;  1 drivers
v000001d39012a630_0 .net "ID_PFC_to_EX", 31 0, L_000001d39013ac00;  1 drivers
v000001d39012af90_0 .net "ID_PFC_to_IF", 31 0, L_000001d39013b740;  1 drivers
v000001d390129730_0 .net "ID_forward_to_B", 31 0, L_000001d39013a5c0;  1 drivers
v000001d390129550_0 .net "ID_is_beq", 0 0, L_000001d390139bc0;  1 drivers
v000001d390129a50_0 .net "ID_is_bne", 0 0, L_000001d390139d00;  1 drivers
v000001d390129af0_0 .net "ID_is_j", 0 0, L_000001d39013a2a0;  1 drivers
v000001d39012a770_0 .net "ID_is_jal", 0 0, L_000001d39013a480;  1 drivers
v000001d390129b90_0 .net "ID_is_jr", 0 0, L_000001d39013a3e0;  1 drivers
v000001d390129c30_0 .net "ID_is_oper2_immed", 0 0, L_000001d390145a30;  1 drivers
v000001d390129cd0_0 .net "ID_memread", 0 0, L_000001d390139ee0;  1 drivers
v000001d39012b5d0_0 .net "ID_memwrite", 0 0, L_000001d39013a200;  1 drivers
v000001d390129d70_0 .net "ID_opcode", 11 0, v000001d39012ca70_0;  1 drivers
v000001d390129f50_0 .net "ID_predicted", 0 0, v000001d390114220_0;  1 drivers
v000001d39012a9f0_0 .net "ID_rd_ind", 4 0, v000001d39012d3d0_0;  1 drivers
v000001d39012aa90_0 .net "ID_regwrite", 0 0, L_000001d39013a520;  1 drivers
v000001d39012abd0_0 .net "ID_rs1", 31 0, v000001d390118be0_0;  1 drivers
v000001d39012b0d0_0 .net "ID_rs1_ind", 4 0, v000001d39012c110_0;  1 drivers
v000001d39012ac70_0 .net "ID_rs2", 31 0, v000001d390118640_0;  1 drivers
v000001d39012ad10_0 .net "ID_rs2_ind", 4 0, v000001d39012d510_0;  1 drivers
v000001d39012adb0_0 .net "IF_INST", 31 0, L_000001d390145e20;  1 drivers
v000001d39012ae50_0 .net "IF_pc", 31 0, v000001d39012df10_0;  1 drivers
v000001d39012b170_0 .net "MEM_ALU_OUT", 31 0, v000001d3900ff890_0;  1 drivers
v000001d39012b2b0_0 .net "MEM_Data_mem_out", 31 0, v000001d3901288d0_0;  1 drivers
v000001d39012b3f0_0 .net "MEM_memread", 0 0, v000001d3900ff7f0_0;  1 drivers
v000001d39012b490_0 .net "MEM_memwrite", 0 0, v000001d3900fef30_0;  1 drivers
v000001d39013fe80_0 .net "MEM_opcode", 11 0, v000001d3900fea30_0;  1 drivers
v000001d39013e4e0_0 .net "MEM_rd_ind", 4 0, v000001d3900ff390_0;  1 drivers
v000001d39013fa20_0 .net "MEM_rd_indzero", 0 0, v000001d3900fe030_0;  1 drivers
v000001d390140600_0 .net "MEM_regwrite", 0 0, v000001d3900fe0d0_0;  1 drivers
v000001d39013f5c0_0 .net "MEM_rs2", 31 0, v000001d3900fed50_0;  1 drivers
v000001d3901402e0_0 .net "PC", 31 0, L_000001d3901c1190;  alias, 1 drivers
v000001d39013f160_0 .net "STALL_ID1_FLUSH", 0 0, v000001d390114ae0_0;  1 drivers
v000001d390140560_0 .net "STALL_ID2_FLUSH", 0 0, v000001d390114b80_0;  1 drivers
v000001d3901406a0_0 .net "STALL_IF_FLUSH", 0 0, v000001d3901165c0_0;  1 drivers
v000001d390140740_0 .net "WB_ALU_OUT", 31 0, v000001d390127d90_0;  1 drivers
v000001d39013f840_0 .net "WB_Data_mem_out", 31 0, v000001d390127f70_0;  1 drivers
v000001d39013f660_0 .net "WB_memread", 0 0, v000001d390126c10_0;  1 drivers
v000001d39013e800_0 .net "WB_rd_ind", 4 0, v000001d390128c90_0;  1 drivers
v000001d39013e260_0 .net "WB_rd_indzero", 0 0, v000001d390127570_0;  1 drivers
v000001d39013fac0_0 .net "WB_regwrite", 0 0, v000001d390128010_0;  1 drivers
v000001d3901407e0_0 .net "Wrong_prediction", 0 0, L_000001d39015d0a0;  1 drivers
v000001d39013eb20_0 .net *"_ivl_1", 0 0, L_000001d39007e1d0;  1 drivers
v000001d39013e940_0 .net *"_ivl_13", 0 0, L_000001d39007d210;  1 drivers
v000001d39013f020_0 .net *"_ivl_14", 0 0, L_000001d39013f340;  1 drivers
v000001d390140420_0 .net *"_ivl_19", 0 0, L_000001d39007df30;  1 drivers
v000001d39013f700_0 .net *"_ivl_2", 0 0, L_000001d39013e3a0;  1 drivers
v000001d39013e6c0_0 .net *"_ivl_20", 0 0, L_000001d39013f3e0;  1 drivers
v000001d39013e9e0_0 .net *"_ivl_25", 0 0, L_000001d39007d4b0;  1 drivers
v000001d39013fb60_0 .net *"_ivl_26", 0 0, L_000001d39013f480;  1 drivers
v000001d39013ee40_0 .net *"_ivl_31", 0 0, L_000001d39007ca30;  1 drivers
v000001d39013e580_0 .net *"_ivl_32", 0 0, L_000001d39013f520;  1 drivers
v000001d39013e080_0 .net *"_ivl_40", 31 0, L_000001d39013a700;  1 drivers
L_000001d390160c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d39013ebc0_0 .net *"_ivl_43", 26 0, L_000001d390160c58;  1 drivers
L_000001d390160ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d39013fc00_0 .net/2u *"_ivl_44", 31 0, L_000001d390160ca0;  1 drivers
v000001d39013ec60_0 .net *"_ivl_52", 31 0, L_000001d3901b4450;  1 drivers
L_000001d390160d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d39013f8e0_0 .net *"_ivl_55", 26 0, L_000001d390160d30;  1 drivers
L_000001d390160d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d3901404c0_0 .net/2u *"_ivl_56", 31 0, L_000001d390160d78;  1 drivers
v000001d39013ef80_0 .net *"_ivl_7", 0 0, L_000001d39007dd00;  1 drivers
v000001d39013ed00_0 .net *"_ivl_8", 0 0, L_000001d390140380;  1 drivers
v000001d39013fca0_0 .net "alu_selA", 1 0, L_000001d39013e440;  1 drivers
v000001d39013eda0_0 .net "alu_selB", 1 0, L_000001d390140f60;  1 drivers
v000001d39013e120_0 .net "clk", 0 0, L_000001d39007dc90;  1 drivers
v000001d39013e760_0 .var "cycles_consumed", 31 0;
v000001d390140060_0 .net "exhaz", 0 0, L_000001d39007ce20;  1 drivers
v000001d39013e620_0 .net "exhaz2", 0 0, L_000001d39007cd40;  1 drivers
v000001d3901401a0_0 .net "hlt", 0 0, v000001d390128650_0;  1 drivers
v000001d39013eee0_0 .net "idhaz", 0 0, L_000001d39007c950;  1 drivers
v000001d39013e1c0_0 .net "idhaz2", 0 0, L_000001d39007dfa0;  1 drivers
v000001d39013e300_0 .net "if_id_write", 0 0, v000001d390114e00_0;  1 drivers
v000001d39013fde0_0 .net "input_clk", 0 0, v000001d39013ffc0_0;  1 drivers
v000001d39013f980_0 .net "is_branch_and_taken", 0 0, L_000001d390146910;  1 drivers
v000001d39013fd40_0 .net "memhaz", 0 0, L_000001d39007c9c0;  1 drivers
v000001d39013e8a0_0 .net "memhaz2", 0 0, L_000001d39007d3d0;  1 drivers
v000001d390140100_0 .net "pc_src", 2 0, L_000001d39013b100;  1 drivers
v000001d39013ff20_0 .net "pc_write", 0 0, v000001d3901156c0_0;  1 drivers
v000001d39013ea80_0 .net "rst", 0 0, v000001d390140240_0;  1 drivers
v000001d39013f0c0_0 .net "store_rs2_forward", 1 0, L_000001d390140b00;  1 drivers
v000001d39013f200_0 .net "wdata_to_reg_file", 31 0, L_000001d3901c09b0;  1 drivers
E_000001d39009b4f0/0 .event negedge, v000001d3901140e0_0;
E_000001d39009b4f0/1 .event posedge, v000001d3900ff430_0;
E_000001d39009b4f0 .event/or E_000001d39009b4f0/0, E_000001d39009b4f0/1;
L_000001d39013e3a0 .cmp/eq 5, v000001d39010dcd0_0, v000001d3901101b0_0;
L_000001d390140380 .cmp/eq 5, v000001d3900ff390_0, v000001d3901101b0_0;
L_000001d39013f340 .cmp/eq 5, v000001d390128c90_0, v000001d3901101b0_0;
L_000001d39013f3e0 .cmp/eq 5, v000001d39010dcd0_0, v000001d390110390_0;
L_000001d39013f480 .cmp/eq 5, v000001d3900ff390_0, v000001d390110390_0;
L_000001d39013f520 .cmp/eq 5, v000001d390128c90_0, v000001d390110390_0;
L_000001d39013a700 .concat [ 5 27 0 0], v000001d39012d3d0_0, L_000001d390160c58;
L_000001d39013a7a0 .cmp/ne 32, L_000001d39013a700, L_000001d390160ca0;
L_000001d3901b4450 .concat [ 5 27 0 0], v000001d39010dcd0_0, L_000001d390160d30;
L_000001d3901b4db0 .cmp/ne 32, L_000001d3901b4450, L_000001d390160d78;
S_000001d38fe5d990 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000001d38fe5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000001d39007d0c0 .functor NOT 1, L_000001d39007ce20, C4<0>, C4<0>, C4<0>;
L_000001d39007dd70 .functor AND 1, L_000001d39007c9c0, L_000001d39007d0c0, C4<1>, C4<1>;
L_000001d39007ccd0 .functor OR 1, L_000001d39007c950, L_000001d39007dd70, C4<0>, C4<0>;
L_000001d39007d280 .functor OR 1, L_000001d39007c950, L_000001d39007ce20, C4<0>, C4<0>;
v000001d390097500_0 .net *"_ivl_12", 0 0, L_000001d39007d280;  1 drivers
v000001d3900975a0_0 .net *"_ivl_2", 0 0, L_000001d39007d0c0;  1 drivers
v000001d390097640_0 .net *"_ivl_5", 0 0, L_000001d39007dd70;  1 drivers
v000001d3900970a0_0 .net *"_ivl_7", 0 0, L_000001d39007ccd0;  1 drivers
v000001d390097960_0 .net "alu_selA", 1 0, L_000001d39013e440;  alias, 1 drivers
v000001d390096880_0 .net "exhaz", 0 0, L_000001d39007ce20;  alias, 1 drivers
v000001d390097e60_0 .net "idhaz", 0 0, L_000001d39007c950;  alias, 1 drivers
v000001d390098180_0 .net "memhaz", 0 0, L_000001d39007c9c0;  alias, 1 drivers
L_000001d39013e440 .concat8 [ 1 1 0 0], L_000001d39007ccd0, L_000001d39007d280;
S_000001d38fe569c0 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000001d38fe5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000001d39007ce90 .functor NOT 1, L_000001d39007cd40, C4<0>, C4<0>, C4<0>;
L_000001d39007cf00 .functor AND 1, L_000001d39007d3d0, L_000001d39007ce90, C4<1>, C4<1>;
L_000001d39007cf70 .functor OR 1, L_000001d39007dfa0, L_000001d39007cf00, C4<0>, C4<0>;
L_000001d39007d360 .functor NOT 1, v000001d390110bb0_0, C4<0>, C4<0>, C4<0>;
L_000001d39007d440 .functor AND 1, L_000001d39007cf70, L_000001d39007d360, C4<1>, C4<1>;
L_000001d39007d520 .functor OR 1, L_000001d39007dfa0, L_000001d39007cd40, C4<0>, C4<0>;
L_000001d39007d590 .functor NOT 1, v000001d390110bb0_0, C4<0>, C4<0>, C4<0>;
L_000001d39007e4e0 .functor AND 1, L_000001d39007d520, L_000001d39007d590, C4<1>, C4<1>;
v000001d390096d80_0 .net "EX1_is_oper2_immed", 0 0, v000001d390110bb0_0;  alias, 1 drivers
v000001d390097f00_0 .net *"_ivl_11", 0 0, L_000001d39007d440;  1 drivers
v000001d390097a00_0 .net *"_ivl_16", 0 0, L_000001d39007d520;  1 drivers
v000001d390096e20_0 .net *"_ivl_17", 0 0, L_000001d39007d590;  1 drivers
v000001d390096ec0_0 .net *"_ivl_2", 0 0, L_000001d39007ce90;  1 drivers
v000001d390097aa0_0 .net *"_ivl_20", 0 0, L_000001d39007e4e0;  1 drivers
v000001d390097fa0_0 .net *"_ivl_5", 0 0, L_000001d39007cf00;  1 drivers
v000001d390097c80_0 .net *"_ivl_7", 0 0, L_000001d39007cf70;  1 drivers
v000001d390097d20_0 .net *"_ivl_8", 0 0, L_000001d39007d360;  1 drivers
v000001d390098360_0 .net "alu_selB", 1 0, L_000001d390140f60;  alias, 1 drivers
v000001d390097dc0_0 .net "exhaz", 0 0, L_000001d39007cd40;  alias, 1 drivers
v000001d390096f60_0 .net "idhaz", 0 0, L_000001d39007dfa0;  alias, 1 drivers
v000001d3900982c0_0 .net "memhaz", 0 0, L_000001d39007d3d0;  alias, 1 drivers
L_000001d390140f60 .concat8 [ 1 1 0 0], L_000001d39007d440, L_000001d39007e4e0;
S_000001d38fe56b50 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000001d38fe5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000001d39007e550 .functor NOT 1, L_000001d39007cd40, C4<0>, C4<0>, C4<0>;
L_000001d39007e6a0 .functor AND 1, L_000001d39007d3d0, L_000001d39007e550, C4<1>, C4<1>;
L_000001d39007e630 .functor OR 1, L_000001d39007dfa0, L_000001d39007e6a0, C4<0>, C4<0>;
L_000001d39007e400 .functor OR 1, L_000001d39007dfa0, L_000001d39007cd40, C4<0>, C4<0>;
v000001d390097000_0 .net *"_ivl_12", 0 0, L_000001d39007e400;  1 drivers
v000001d390098040_0 .net *"_ivl_2", 0 0, L_000001d39007e550;  1 drivers
v000001d3900971e0_0 .net *"_ivl_5", 0 0, L_000001d39007e6a0;  1 drivers
v000001d3900969c0_0 .net *"_ivl_7", 0 0, L_000001d39007e630;  1 drivers
v000001d390096a60_0 .net "exhaz", 0 0, L_000001d39007cd40;  alias, 1 drivers
v000001d390096b00_0 .net "idhaz", 0 0, L_000001d39007dfa0;  alias, 1 drivers
v000001d3900239d0_0 .net "memhaz", 0 0, L_000001d39007d3d0;  alias, 1 drivers
v000001d390022990_0 .net "store_rs2_forward", 1 0, L_000001d390140b00;  alias, 1 drivers
L_000001d390140b00 .concat8 [ 1 1 0 0], L_000001d39007e630, L_000001d39007e400;
S_000001d38fec9aa0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_000001d38fe5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000001d390022f30_0 .net "EX_ALU_OUT", 31 0, L_000001d39013d680;  alias, 1 drivers
v000001d390023570_0 .net "EX_memread", 0 0, v000001d39010fad0_0;  alias, 1 drivers
v000001d38fffd5b0_0 .net "EX_memwrite", 0 0, v000001d39010fb70_0;  alias, 1 drivers
v000001d38fffd650_0 .net "EX_opcode", 11 0, v000001d39010fe90_0;  alias, 1 drivers
v000001d3900ffed0_0 .net "EX_rd_ind", 4 0, v000001d39010dcd0_0;  alias, 1 drivers
v000001d3900fe670_0 .net "EX_rd_indzero", 0 0, L_000001d3901b4db0;  1 drivers
v000001d3900fead0_0 .net "EX_regwrite", 0 0, v000001d390110070_0;  alias, 1 drivers
v000001d3900fdf90_0 .net "EX_rs2_out", 31 0, v000001d39010daf0_0;  alias, 1 drivers
v000001d3900ff890_0 .var "MEM_ALU_OUT", 31 0;
v000001d3900ff7f0_0 .var "MEM_memread", 0 0;
v000001d3900fef30_0 .var "MEM_memwrite", 0 0;
v000001d3900fea30_0 .var "MEM_opcode", 11 0;
v000001d3900ff390_0 .var "MEM_rd_ind", 4 0;
v000001d3900fe030_0 .var "MEM_rd_indzero", 0 0;
v000001d3900fe0d0_0 .var "MEM_regwrite", 0 0;
v000001d3900fed50_0 .var "MEM_rs2", 31 0;
v000001d3900fdef0_0 .net "clk", 0 0, L_000001d39015d110;  1 drivers
v000001d3900ff430_0 .net "rst", 0 0, v000001d390140240_0;  alias, 1 drivers
E_000001d39009a930 .event posedge, v000001d3900ff430_0, v000001d3900fdef0_0;
S_000001d38fec9c30 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000001d38fe5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000001d38feb1490 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d38feb14c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d38feb1500 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d38feb1538 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d38feb1570 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d38feb15a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d38feb15e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d38feb1618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d38feb1650 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d38feb1688 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d38feb16c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d38feb16f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d38feb1730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d38feb1768 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d38feb17a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d38feb17d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d38feb1810 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d38feb1848 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d38feb1880 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d38feb18b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d38feb18f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d38feb1928 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d38feb1960 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d38feb1998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d38feb19d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001d39015b510 .functor XOR 1, L_000001d39015b430, v000001d39010ff30_0, C4<0>, C4<0>;
L_000001d39015d180 .functor NOT 1, L_000001d39015b510, C4<0>, C4<0>, C4<0>;
L_000001d39015d030 .functor OR 1, v000001d390140240_0, L_000001d39015d180, C4<0>, C4<0>;
L_000001d39015d0a0 .functor NOT 1, L_000001d39015d030, C4<0>, C4<0>, C4<0>;
v000001d390102a40_0 .net "ALU_OP", 3 0, v000001d3901027c0_0;  1 drivers
v000001d390105740_0 .net "BranchDecision", 0 0, L_000001d39015b430;  1 drivers
v000001d390105420_0 .net "CF", 0 0, v000001d390103260_0;  1 drivers
v000001d390104ac0_0 .net "EX_opcode", 11 0, v000001d39010fe90_0;  alias, 1 drivers
v000001d390105380_0 .net "Wrong_prediction", 0 0, L_000001d39015d0a0;  alias, 1 drivers
v000001d390104a20_0 .net "ZF", 0 0, L_000001d39015c5b0;  1 drivers
L_000001d390160ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001d3901056a0_0 .net/2u *"_ivl_0", 31 0, L_000001d390160ce8;  1 drivers
v000001d390104de0_0 .net *"_ivl_11", 0 0, L_000001d39015d030;  1 drivers
v000001d3901054c0_0 .net *"_ivl_2", 31 0, L_000001d39013b920;  1 drivers
v000001d3901051a0_0 .net *"_ivl_6", 0 0, L_000001d39015b510;  1 drivers
v000001d390104b60_0 .net *"_ivl_8", 0 0, L_000001d39015d180;  1 drivers
v000001d390104c00_0 .net "alu_out", 31 0, L_000001d39013d680;  alias, 1 drivers
v000001d3901057e0_0 .net "alu_outw", 31 0, v000001d390102720_0;  1 drivers
v000001d390104ca0_0 .net "is_beq", 0 0, v000001d39010fcb0_0;  alias, 1 drivers
v000001d390104980_0 .net "is_bne", 0 0, v000001d39010f710_0;  alias, 1 drivers
v000001d390105880_0 .net "is_jal", 0 0, v000001d39010f7b0_0;  alias, 1 drivers
v000001d390105920_0 .net "oper1", 31 0, v000001d39010f490_0;  alias, 1 drivers
v000001d390104d40_0 .net "oper2", 31 0, v000001d39010f030_0;  alias, 1 drivers
v000001d3901048e0_0 .net "pc", 31 0, v000001d39010f0d0_0;  alias, 1 drivers
v000001d390104e80_0 .net "predicted", 0 0, v000001d39010ff30_0;  alias, 1 drivers
v000001d3901059c0_0 .net "rst", 0 0, v000001d390140240_0;  alias, 1 drivers
L_000001d39013b920 .arith/sum 32, v000001d39010f0d0_0, L_000001d390160ce8;
L_000001d39013d680 .functor MUXZ 32, v000001d390102720_0, L_000001d39013b920, v000001d39010f7b0_0, C4<>;
S_000001d38ff10140 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000001d38fec9c30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000001d39015ce00 .functor AND 1, v000001d39010fcb0_0, L_000001d39015b580, C4<1>, C4<1>;
L_000001d39015ce70 .functor NOT 1, L_000001d39015b580, C4<0>, C4<0>, C4<0>;
L_000001d39015b350 .functor AND 1, v000001d39010f710_0, L_000001d39015ce70, C4<1>, C4<1>;
L_000001d39015b430 .functor OR 1, L_000001d39015ce00, L_000001d39015b350, C4<0>, C4<0>;
v000001d390102e00_0 .net "BranchDecision", 0 0, L_000001d39015b430;  alias, 1 drivers
v000001d390101be0_0 .net *"_ivl_2", 0 0, L_000001d39015ce70;  1 drivers
v000001d390103bc0_0 .net "is_beq", 0 0, v000001d39010fcb0_0;  alias, 1 drivers
v000001d390102cc0_0 .net "is_beq_taken", 0 0, L_000001d39015ce00;  1 drivers
v000001d390102f40_0 .net "is_bne", 0 0, v000001d39010f710_0;  alias, 1 drivers
v000001d390103d00_0 .net "is_bne_taken", 0 0, L_000001d39015b350;  1 drivers
v000001d3901029a0_0 .net "is_eq", 0 0, L_000001d39015b580;  1 drivers
v000001d390103c60_0 .net "oper1", 31 0, v000001d39010f490_0;  alias, 1 drivers
v000001d390103080_0 .net "oper2", 31 0, v000001d39010f030_0;  alias, 1 drivers
S_000001d38ff102d0 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000001d38ff10140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000001d39015c620 .functor XOR 1, L_000001d39013cfa0, L_000001d39013c1e0, C4<0>, C4<0>;
L_000001d39015c070 .functor XOR 1, L_000001d39013c780, L_000001d39013c5a0, C4<0>, C4<0>;
L_000001d39015c7e0 .functor XOR 1, L_000001d39013d180, L_000001d39013d540, C4<0>, C4<0>;
L_000001d39015b740 .functor XOR 1, L_000001d39013ba60, L_000001d39013c640, C4<0>, C4<0>;
L_000001d39015beb0 .functor XOR 1, L_000001d39013bba0, L_000001d39013d360, C4<0>, C4<0>;
L_000001d39015bb30 .functor XOR 1, L_000001d39013d400, L_000001d39013bc40, C4<0>, C4<0>;
L_000001d39015b5f0 .functor XOR 1, L_000001d3901b25b0, L_000001d3901b02b0, C4<0>, C4<0>;
L_000001d39015c850 .functor XOR 1, L_000001d3901b1930, L_000001d3901b1570, C4<0>, C4<0>;
L_000001d39015c8c0 .functor XOR 1, L_000001d3901b2650, L_000001d3901b1b10, C4<0>, C4<0>;
L_000001d39015c690 .functor XOR 1, L_000001d3901b19d0, L_000001d3901b14d0, C4<0>, C4<0>;
L_000001d39015bba0 .functor XOR 1, L_000001d3901b16b0, L_000001d3901b0f30, C4<0>, C4<0>;
L_000001d39015c930 .functor XOR 1, L_000001d3901b1a70, L_000001d3901b0a30, C4<0>, C4<0>;
L_000001d39015bc10 .functor XOR 1, L_000001d3901b1610, L_000001d3901b05d0, C4<0>, C4<0>;
L_000001d39015bc80 .functor XOR 1, L_000001d3901b1750, L_000001d3901b21f0, C4<0>, C4<0>;
L_000001d39015b660 .functor XOR 1, L_000001d3901b1e30, L_000001d3901b17f0, C4<0>, C4<0>;
L_000001d39015c9a0 .functor XOR 1, L_000001d3901b0e90, L_000001d3901b0c10, C4<0>, C4<0>;
L_000001d39015ca10 .functor XOR 1, L_000001d3901b0990, L_000001d3901b1f70, C4<0>, C4<0>;
L_000001d39015b820 .functor XOR 1, L_000001d3901b1110, L_000001d3901b1890, C4<0>, C4<0>;
L_000001d39015b890 .functor XOR 1, L_000001d3901b0670, L_000001d3901b0490, C4<0>, C4<0>;
L_000001d39015bdd0 .functor XOR 1, L_000001d3901b1bb0, L_000001d3901b26f0, C4<0>, C4<0>;
L_000001d39015b900 .functor XOR 1, L_000001d3901b1c50, L_000001d3901b0df0, C4<0>, C4<0>;
L_000001d39015ca80 .functor XOR 1, L_000001d3901b0fd0, L_000001d3901b0350, C4<0>, C4<0>;
L_000001d39015caf0 .functor XOR 1, L_000001d3901b0ad0, L_000001d3901b0530, C4<0>, C4<0>;
L_000001d39015be40 .functor XOR 1, L_000001d3901b1cf0, L_000001d3901b2330, C4<0>, C4<0>;
L_000001d39015c0e0 .functor XOR 1, L_000001d3901b1d90, L_000001d3901b1ed0, C4<0>, C4<0>;
L_000001d39015c150 .functor XOR 1, L_000001d3901b0710, L_000001d3901b03f0, C4<0>, C4<0>;
L_000001d39015cee0 .functor XOR 1, L_000001d3901b2010, L_000001d3901b20b0, C4<0>, C4<0>;
L_000001d39015cbd0 .functor XOR 1, L_000001d3901b08f0, L_000001d3901b07b0, C4<0>, C4<0>;
L_000001d39015c230 .functor XOR 1, L_000001d3901b1070, L_000001d3901b0030, C4<0>, C4<0>;
L_000001d39015cd20 .functor XOR 1, L_000001d3901b2150, L_000001d3901b2290, C4<0>, C4<0>;
L_000001d39015c1c0 .functor XOR 1, L_000001d3901b0850, L_000001d3901b0b70, C4<0>, C4<0>;
L_000001d39015cd90 .functor XOR 1, L_000001d3901b23d0, L_000001d3901b2470, C4<0>, C4<0>;
L_000001d39015b580/0/0 .functor OR 1, L_000001d3901b0d50, L_000001d3901b2510, L_000001d3901b11b0, L_000001d3901aff90;
L_000001d39015b580/0/4 .functor OR 1, L_000001d3901b00d0, L_000001d3901b0170, L_000001d3901b1250, L_000001d3901b12f0;
L_000001d39015b580/0/8 .functor OR 1, L_000001d3901b0210, L_000001d3901b1390, L_000001d3901b1430, L_000001d3901b3050;
L_000001d39015b580/0/12 .functor OR 1, L_000001d3901b3730, L_000001d3901b4b30, L_000001d3901b3cd0, L_000001d3901b2dd0;
L_000001d39015b580/0/16 .functor OR 1, L_000001d3901b30f0, L_000001d3901b41d0, L_000001d3901b3550, L_000001d3901b3e10;
L_000001d39015b580/0/20 .functor OR 1, L_000001d3901b49f0, L_000001d3901b2bf0, L_000001d3901b4270, L_000001d3901b4310;
L_000001d39015b580/0/24 .functor OR 1, L_000001d3901b4630, L_000001d3901b3f50, L_000001d3901b3ff0, L_000001d3901b39b0;
L_000001d39015b580/0/28 .functor OR 1, L_000001d3901b4090, L_000001d3901b2d30, L_000001d3901b43b0, L_000001d3901b2970;
L_000001d39015b580/1/0 .functor OR 1, L_000001d39015b580/0/0, L_000001d39015b580/0/4, L_000001d39015b580/0/8, L_000001d39015b580/0/12;
L_000001d39015b580/1/4 .functor OR 1, L_000001d39015b580/0/16, L_000001d39015b580/0/20, L_000001d39015b580/0/24, L_000001d39015b580/0/28;
L_000001d39015b580 .functor NOR 1, L_000001d39015b580/1/0, L_000001d39015b580/1/4, C4<0>, C4<0>;
v000001d3900ff4d0_0 .net *"_ivl_0", 0 0, L_000001d39015c620;  1 drivers
v000001d3900ffe30_0 .net *"_ivl_101", 0 0, L_000001d3901b1f70;  1 drivers
v000001d3900ff070_0 .net *"_ivl_102", 0 0, L_000001d39015b820;  1 drivers
v000001d3900ff570_0 .net *"_ivl_105", 0 0, L_000001d3901b1110;  1 drivers
v000001d3900ff9d0_0 .net *"_ivl_107", 0 0, L_000001d3901b1890;  1 drivers
v000001d3900ff610_0 .net *"_ivl_108", 0 0, L_000001d39015b890;  1 drivers
v000001d3900fff70_0 .net *"_ivl_11", 0 0, L_000001d39013c5a0;  1 drivers
v000001d3900feb70_0 .net *"_ivl_111", 0 0, L_000001d3901b0670;  1 drivers
v000001d3900fe7b0_0 .net *"_ivl_113", 0 0, L_000001d3901b0490;  1 drivers
v000001d3900fec10_0 .net *"_ivl_114", 0 0, L_000001d39015bdd0;  1 drivers
v000001d3900fe170_0 .net *"_ivl_117", 0 0, L_000001d3901b1bb0;  1 drivers
v000001d3900fe210_0 .net *"_ivl_119", 0 0, L_000001d3901b26f0;  1 drivers
v000001d3900ffc50_0 .net *"_ivl_12", 0 0, L_000001d39015c7e0;  1 drivers
v000001d3900ff6b0_0 .net *"_ivl_120", 0 0, L_000001d39015b900;  1 drivers
v000001d3900fe990_0 .net *"_ivl_123", 0 0, L_000001d3901b1c50;  1 drivers
v000001d3900ff110_0 .net *"_ivl_125", 0 0, L_000001d3901b0df0;  1 drivers
v000001d3900fe530_0 .net *"_ivl_126", 0 0, L_000001d39015ca80;  1 drivers
v000001d3900fe710_0 .net *"_ivl_129", 0 0, L_000001d3901b0fd0;  1 drivers
v000001d3900fe2b0_0 .net *"_ivl_131", 0 0, L_000001d3901b0350;  1 drivers
v000001d3900fe350_0 .net *"_ivl_132", 0 0, L_000001d39015caf0;  1 drivers
v000001d3900ff750_0 .net *"_ivl_135", 0 0, L_000001d3901b0ad0;  1 drivers
v000001d3900fdc70_0 .net *"_ivl_137", 0 0, L_000001d3901b0530;  1 drivers
v000001d3900fde50_0 .net *"_ivl_138", 0 0, L_000001d39015be40;  1 drivers
v000001d3900ffd90_0 .net *"_ivl_141", 0 0, L_000001d3901b1cf0;  1 drivers
v000001d390100010_0 .net *"_ivl_143", 0 0, L_000001d3901b2330;  1 drivers
v000001d3900ff1b0_0 .net *"_ivl_144", 0 0, L_000001d39015c0e0;  1 drivers
v000001d3901000b0_0 .net *"_ivl_147", 0 0, L_000001d3901b1d90;  1 drivers
v000001d3900fe3f0_0 .net *"_ivl_149", 0 0, L_000001d3901b1ed0;  1 drivers
v000001d3900fecb0_0 .net *"_ivl_15", 0 0, L_000001d39013d180;  1 drivers
v000001d3900ff930_0 .net *"_ivl_150", 0 0, L_000001d39015c150;  1 drivers
v000001d3900ffcf0_0 .net *"_ivl_153", 0 0, L_000001d3901b0710;  1 drivers
v000001d3900fdb30_0 .net *"_ivl_155", 0 0, L_000001d3901b03f0;  1 drivers
v000001d390100150_0 .net *"_ivl_156", 0 0, L_000001d39015cee0;  1 drivers
v000001d3900fedf0_0 .net *"_ivl_159", 0 0, L_000001d3901b2010;  1 drivers
v000001d3900fe490_0 .net *"_ivl_161", 0 0, L_000001d3901b20b0;  1 drivers
v000001d3900ffa70_0 .net *"_ivl_162", 0 0, L_000001d39015cbd0;  1 drivers
v000001d3900fe850_0 .net *"_ivl_165", 0 0, L_000001d3901b08f0;  1 drivers
v000001d3900ffb10_0 .net *"_ivl_167", 0 0, L_000001d3901b07b0;  1 drivers
v000001d3900fe5d0_0 .net *"_ivl_168", 0 0, L_000001d39015c230;  1 drivers
v000001d3900ffbb0_0 .net *"_ivl_17", 0 0, L_000001d39013d540;  1 drivers
v000001d3900fe8f0_0 .net *"_ivl_171", 0 0, L_000001d3901b1070;  1 drivers
v000001d3900ff250_0 .net *"_ivl_173", 0 0, L_000001d3901b0030;  1 drivers
v000001d3901001f0_0 .net *"_ivl_174", 0 0, L_000001d39015cd20;  1 drivers
v000001d390100290_0 .net *"_ivl_177", 0 0, L_000001d3901b2150;  1 drivers
v000001d3900fdbd0_0 .net *"_ivl_179", 0 0, L_000001d3901b2290;  1 drivers
v000001d3900fdd10_0 .net *"_ivl_18", 0 0, L_000001d39015b740;  1 drivers
v000001d3900fee90_0 .net *"_ivl_180", 0 0, L_000001d39015c1c0;  1 drivers
v000001d3900fddb0_0 .net *"_ivl_183", 0 0, L_000001d3901b0850;  1 drivers
v000001d3900ff2f0_0 .net *"_ivl_185", 0 0, L_000001d3901b0b70;  1 drivers
v000001d390100650_0 .net *"_ivl_186", 0 0, L_000001d39015cd90;  1 drivers
v000001d3901006f0_0 .net *"_ivl_190", 0 0, L_000001d3901b23d0;  1 drivers
v000001d390100790_0 .net *"_ivl_192", 0 0, L_000001d3901b2470;  1 drivers
v000001d390100970_0 .net *"_ivl_194", 0 0, L_000001d3901b0d50;  1 drivers
v000001d3901010f0_0 .net *"_ivl_196", 0 0, L_000001d3901b2510;  1 drivers
v000001d390100830_0 .net *"_ivl_198", 0 0, L_000001d3901b11b0;  1 drivers
v000001d390100ab0_0 .net *"_ivl_200", 0 0, L_000001d3901aff90;  1 drivers
v000001d3901008d0_0 .net *"_ivl_202", 0 0, L_000001d3901b00d0;  1 drivers
v000001d390100bf0_0 .net *"_ivl_204", 0 0, L_000001d3901b0170;  1 drivers
v000001d390100a10_0 .net *"_ivl_206", 0 0, L_000001d3901b1250;  1 drivers
v000001d390100f10_0 .net *"_ivl_208", 0 0, L_000001d3901b12f0;  1 drivers
v000001d390101910_0 .net *"_ivl_21", 0 0, L_000001d39013ba60;  1 drivers
v000001d390100b50_0 .net *"_ivl_210", 0 0, L_000001d3901b0210;  1 drivers
v000001d390101190_0 .net *"_ivl_212", 0 0, L_000001d3901b1390;  1 drivers
v000001d3901014b0_0 .net *"_ivl_214", 0 0, L_000001d3901b1430;  1 drivers
v000001d390100c90_0 .net *"_ivl_216", 0 0, L_000001d3901b3050;  1 drivers
v000001d3901005b0_0 .net *"_ivl_218", 0 0, L_000001d3901b3730;  1 drivers
v000001d3901012d0_0 .net *"_ivl_220", 0 0, L_000001d3901b4b30;  1 drivers
v000001d390100d30_0 .net *"_ivl_222", 0 0, L_000001d3901b3cd0;  1 drivers
v000001d390100510_0 .net *"_ivl_224", 0 0, L_000001d3901b2dd0;  1 drivers
v000001d390100dd0_0 .net *"_ivl_226", 0 0, L_000001d3901b30f0;  1 drivers
v000001d3901015f0_0 .net *"_ivl_228", 0 0, L_000001d3901b41d0;  1 drivers
v000001d390101230_0 .net *"_ivl_23", 0 0, L_000001d39013c640;  1 drivers
v000001d390100e70_0 .net *"_ivl_230", 0 0, L_000001d3901b3550;  1 drivers
v000001d3901017d0_0 .net *"_ivl_232", 0 0, L_000001d3901b3e10;  1 drivers
v000001d390100fb0_0 .net *"_ivl_234", 0 0, L_000001d3901b49f0;  1 drivers
v000001d390101690_0 .net *"_ivl_236", 0 0, L_000001d3901b2bf0;  1 drivers
v000001d390101370_0 .net *"_ivl_238", 0 0, L_000001d3901b4270;  1 drivers
v000001d390101050_0 .net *"_ivl_24", 0 0, L_000001d39015beb0;  1 drivers
v000001d390101730_0 .net *"_ivl_240", 0 0, L_000001d3901b4310;  1 drivers
v000001d390101410_0 .net *"_ivl_242", 0 0, L_000001d3901b4630;  1 drivers
v000001d390101550_0 .net *"_ivl_244", 0 0, L_000001d3901b3f50;  1 drivers
v000001d3901003d0_0 .net *"_ivl_246", 0 0, L_000001d3901b3ff0;  1 drivers
v000001d390101870_0 .net *"_ivl_248", 0 0, L_000001d3901b39b0;  1 drivers
v000001d3901019b0_0 .net *"_ivl_250", 0 0, L_000001d3901b4090;  1 drivers
v000001d390100330_0 .net *"_ivl_252", 0 0, L_000001d3901b2d30;  1 drivers
v000001d390100470_0 .net *"_ivl_254", 0 0, L_000001d3901b43b0;  1 drivers
v000001d390022df0_0 .net *"_ivl_256", 0 0, L_000001d3901b2970;  1 drivers
v000001d3901042a0_0 .net *"_ivl_27", 0 0, L_000001d39013bba0;  1 drivers
v000001d390103ee0_0 .net *"_ivl_29", 0 0, L_000001d39013d360;  1 drivers
v000001d390104200_0 .net *"_ivl_3", 0 0, L_000001d39013cfa0;  1 drivers
v000001d390103800_0 .net *"_ivl_30", 0 0, L_000001d39015bb30;  1 drivers
v000001d390102ea0_0 .net *"_ivl_33", 0 0, L_000001d39013d400;  1 drivers
v000001d390103300_0 .net *"_ivl_35", 0 0, L_000001d39013bc40;  1 drivers
v000001d3901020e0_0 .net *"_ivl_36", 0 0, L_000001d39015b5f0;  1 drivers
v000001d390103f80_0 .net *"_ivl_39", 0 0, L_000001d3901b25b0;  1 drivers
v000001d390103580_0 .net *"_ivl_41", 0 0, L_000001d3901b02b0;  1 drivers
v000001d390102ae0_0 .net *"_ivl_42", 0 0, L_000001d39015c850;  1 drivers
v000001d390104020_0 .net *"_ivl_45", 0 0, L_000001d3901b1930;  1 drivers
v000001d390103e40_0 .net *"_ivl_47", 0 0, L_000001d3901b1570;  1 drivers
v000001d390102180_0 .net *"_ivl_48", 0 0, L_000001d39015c8c0;  1 drivers
v000001d3901034e0_0 .net *"_ivl_5", 0 0, L_000001d39013c1e0;  1 drivers
v000001d3901040c0_0 .net *"_ivl_51", 0 0, L_000001d3901b2650;  1 drivers
v000001d3901038a0_0 .net *"_ivl_53", 0 0, L_000001d3901b1b10;  1 drivers
v000001d390101d20_0 .net *"_ivl_54", 0 0, L_000001d39015c690;  1 drivers
v000001d390102fe0_0 .net *"_ivl_57", 0 0, L_000001d3901b19d0;  1 drivers
v000001d390102220_0 .net *"_ivl_59", 0 0, L_000001d3901b14d0;  1 drivers
v000001d390103120_0 .net *"_ivl_6", 0 0, L_000001d39015c070;  1 drivers
v000001d390103620_0 .net *"_ivl_60", 0 0, L_000001d39015bba0;  1 drivers
v000001d390102400_0 .net *"_ivl_63", 0 0, L_000001d3901b16b0;  1 drivers
v000001d390101fa0_0 .net *"_ivl_65", 0 0, L_000001d3901b0f30;  1 drivers
v000001d3901036c0_0 .net *"_ivl_66", 0 0, L_000001d39015c930;  1 drivers
v000001d390102680_0 .net *"_ivl_69", 0 0, L_000001d3901b1a70;  1 drivers
v000001d390103da0_0 .net *"_ivl_71", 0 0, L_000001d3901b0a30;  1 drivers
v000001d390102c20_0 .net *"_ivl_72", 0 0, L_000001d39015bc10;  1 drivers
v000001d390101b40_0 .net *"_ivl_75", 0 0, L_000001d3901b1610;  1 drivers
v000001d3901033a0_0 .net *"_ivl_77", 0 0, L_000001d3901b05d0;  1 drivers
v000001d3901031c0_0 .net *"_ivl_78", 0 0, L_000001d39015bc80;  1 drivers
v000001d390103a80_0 .net *"_ivl_81", 0 0, L_000001d3901b1750;  1 drivers
v000001d390103760_0 .net *"_ivl_83", 0 0, L_000001d3901b21f0;  1 drivers
v000001d390104160_0 .net *"_ivl_84", 0 0, L_000001d39015b660;  1 drivers
v000001d390102040_0 .net *"_ivl_87", 0 0, L_000001d3901b1e30;  1 drivers
v000001d3901022c0_0 .net *"_ivl_89", 0 0, L_000001d3901b17f0;  1 drivers
v000001d390102360_0 .net *"_ivl_9", 0 0, L_000001d39013c780;  1 drivers
v000001d390103440_0 .net *"_ivl_90", 0 0, L_000001d39015c9a0;  1 drivers
v000001d390102900_0 .net *"_ivl_93", 0 0, L_000001d3901b0e90;  1 drivers
v000001d390101dc0_0 .net *"_ivl_95", 0 0, L_000001d3901b0c10;  1 drivers
v000001d390103940_0 .net *"_ivl_96", 0 0, L_000001d39015ca10;  1 drivers
v000001d3901039e0_0 .net *"_ivl_99", 0 0, L_000001d3901b0990;  1 drivers
v000001d390103b20_0 .net "a", 31 0, v000001d39010f490_0;  alias, 1 drivers
v000001d390101c80_0 .net "b", 31 0, v000001d39010f030_0;  alias, 1 drivers
v000001d390102d60_0 .net "out", 0 0, L_000001d39015b580;  alias, 1 drivers
v000001d390102540_0 .net "temp", 31 0, L_000001d3901b0cb0;  1 drivers
L_000001d39013cfa0 .part v000001d39010f490_0, 0, 1;
L_000001d39013c1e0 .part v000001d39010f030_0, 0, 1;
L_000001d39013c780 .part v000001d39010f490_0, 1, 1;
L_000001d39013c5a0 .part v000001d39010f030_0, 1, 1;
L_000001d39013d180 .part v000001d39010f490_0, 2, 1;
L_000001d39013d540 .part v000001d39010f030_0, 2, 1;
L_000001d39013ba60 .part v000001d39010f490_0, 3, 1;
L_000001d39013c640 .part v000001d39010f030_0, 3, 1;
L_000001d39013bba0 .part v000001d39010f490_0, 4, 1;
L_000001d39013d360 .part v000001d39010f030_0, 4, 1;
L_000001d39013d400 .part v000001d39010f490_0, 5, 1;
L_000001d39013bc40 .part v000001d39010f030_0, 5, 1;
L_000001d3901b25b0 .part v000001d39010f490_0, 6, 1;
L_000001d3901b02b0 .part v000001d39010f030_0, 6, 1;
L_000001d3901b1930 .part v000001d39010f490_0, 7, 1;
L_000001d3901b1570 .part v000001d39010f030_0, 7, 1;
L_000001d3901b2650 .part v000001d39010f490_0, 8, 1;
L_000001d3901b1b10 .part v000001d39010f030_0, 8, 1;
L_000001d3901b19d0 .part v000001d39010f490_0, 9, 1;
L_000001d3901b14d0 .part v000001d39010f030_0, 9, 1;
L_000001d3901b16b0 .part v000001d39010f490_0, 10, 1;
L_000001d3901b0f30 .part v000001d39010f030_0, 10, 1;
L_000001d3901b1a70 .part v000001d39010f490_0, 11, 1;
L_000001d3901b0a30 .part v000001d39010f030_0, 11, 1;
L_000001d3901b1610 .part v000001d39010f490_0, 12, 1;
L_000001d3901b05d0 .part v000001d39010f030_0, 12, 1;
L_000001d3901b1750 .part v000001d39010f490_0, 13, 1;
L_000001d3901b21f0 .part v000001d39010f030_0, 13, 1;
L_000001d3901b1e30 .part v000001d39010f490_0, 14, 1;
L_000001d3901b17f0 .part v000001d39010f030_0, 14, 1;
L_000001d3901b0e90 .part v000001d39010f490_0, 15, 1;
L_000001d3901b0c10 .part v000001d39010f030_0, 15, 1;
L_000001d3901b0990 .part v000001d39010f490_0, 16, 1;
L_000001d3901b1f70 .part v000001d39010f030_0, 16, 1;
L_000001d3901b1110 .part v000001d39010f490_0, 17, 1;
L_000001d3901b1890 .part v000001d39010f030_0, 17, 1;
L_000001d3901b0670 .part v000001d39010f490_0, 18, 1;
L_000001d3901b0490 .part v000001d39010f030_0, 18, 1;
L_000001d3901b1bb0 .part v000001d39010f490_0, 19, 1;
L_000001d3901b26f0 .part v000001d39010f030_0, 19, 1;
L_000001d3901b1c50 .part v000001d39010f490_0, 20, 1;
L_000001d3901b0df0 .part v000001d39010f030_0, 20, 1;
L_000001d3901b0fd0 .part v000001d39010f490_0, 21, 1;
L_000001d3901b0350 .part v000001d39010f030_0, 21, 1;
L_000001d3901b0ad0 .part v000001d39010f490_0, 22, 1;
L_000001d3901b0530 .part v000001d39010f030_0, 22, 1;
L_000001d3901b1cf0 .part v000001d39010f490_0, 23, 1;
L_000001d3901b2330 .part v000001d39010f030_0, 23, 1;
L_000001d3901b1d90 .part v000001d39010f490_0, 24, 1;
L_000001d3901b1ed0 .part v000001d39010f030_0, 24, 1;
L_000001d3901b0710 .part v000001d39010f490_0, 25, 1;
L_000001d3901b03f0 .part v000001d39010f030_0, 25, 1;
L_000001d3901b2010 .part v000001d39010f490_0, 26, 1;
L_000001d3901b20b0 .part v000001d39010f030_0, 26, 1;
L_000001d3901b08f0 .part v000001d39010f490_0, 27, 1;
L_000001d3901b07b0 .part v000001d39010f030_0, 27, 1;
L_000001d3901b1070 .part v000001d39010f490_0, 28, 1;
L_000001d3901b0030 .part v000001d39010f030_0, 28, 1;
L_000001d3901b2150 .part v000001d39010f490_0, 29, 1;
L_000001d3901b2290 .part v000001d39010f030_0, 29, 1;
L_000001d3901b0850 .part v000001d39010f490_0, 30, 1;
L_000001d3901b0b70 .part v000001d39010f030_0, 30, 1;
LS_000001d3901b0cb0_0_0 .concat8 [ 1 1 1 1], L_000001d39015c620, L_000001d39015c070, L_000001d39015c7e0, L_000001d39015b740;
LS_000001d3901b0cb0_0_4 .concat8 [ 1 1 1 1], L_000001d39015beb0, L_000001d39015bb30, L_000001d39015b5f0, L_000001d39015c850;
LS_000001d3901b0cb0_0_8 .concat8 [ 1 1 1 1], L_000001d39015c8c0, L_000001d39015c690, L_000001d39015bba0, L_000001d39015c930;
LS_000001d3901b0cb0_0_12 .concat8 [ 1 1 1 1], L_000001d39015bc10, L_000001d39015bc80, L_000001d39015b660, L_000001d39015c9a0;
LS_000001d3901b0cb0_0_16 .concat8 [ 1 1 1 1], L_000001d39015ca10, L_000001d39015b820, L_000001d39015b890, L_000001d39015bdd0;
LS_000001d3901b0cb0_0_20 .concat8 [ 1 1 1 1], L_000001d39015b900, L_000001d39015ca80, L_000001d39015caf0, L_000001d39015be40;
LS_000001d3901b0cb0_0_24 .concat8 [ 1 1 1 1], L_000001d39015c0e0, L_000001d39015c150, L_000001d39015cee0, L_000001d39015cbd0;
LS_000001d3901b0cb0_0_28 .concat8 [ 1 1 1 1], L_000001d39015c230, L_000001d39015cd20, L_000001d39015c1c0, L_000001d39015cd90;
LS_000001d3901b0cb0_1_0 .concat8 [ 4 4 4 4], LS_000001d3901b0cb0_0_0, LS_000001d3901b0cb0_0_4, LS_000001d3901b0cb0_0_8, LS_000001d3901b0cb0_0_12;
LS_000001d3901b0cb0_1_4 .concat8 [ 4 4 4 4], LS_000001d3901b0cb0_0_16, LS_000001d3901b0cb0_0_20, LS_000001d3901b0cb0_0_24, LS_000001d3901b0cb0_0_28;
L_000001d3901b0cb0 .concat8 [ 16 16 0 0], LS_000001d3901b0cb0_1_0, LS_000001d3901b0cb0_1_4;
L_000001d3901b23d0 .part v000001d39010f490_0, 31, 1;
L_000001d3901b2470 .part v000001d39010f030_0, 31, 1;
L_000001d3901b0d50 .part L_000001d3901b0cb0, 0, 1;
L_000001d3901b2510 .part L_000001d3901b0cb0, 1, 1;
L_000001d3901b11b0 .part L_000001d3901b0cb0, 2, 1;
L_000001d3901aff90 .part L_000001d3901b0cb0, 3, 1;
L_000001d3901b00d0 .part L_000001d3901b0cb0, 4, 1;
L_000001d3901b0170 .part L_000001d3901b0cb0, 5, 1;
L_000001d3901b1250 .part L_000001d3901b0cb0, 6, 1;
L_000001d3901b12f0 .part L_000001d3901b0cb0, 7, 1;
L_000001d3901b0210 .part L_000001d3901b0cb0, 8, 1;
L_000001d3901b1390 .part L_000001d3901b0cb0, 9, 1;
L_000001d3901b1430 .part L_000001d3901b0cb0, 10, 1;
L_000001d3901b3050 .part L_000001d3901b0cb0, 11, 1;
L_000001d3901b3730 .part L_000001d3901b0cb0, 12, 1;
L_000001d3901b4b30 .part L_000001d3901b0cb0, 13, 1;
L_000001d3901b3cd0 .part L_000001d3901b0cb0, 14, 1;
L_000001d3901b2dd0 .part L_000001d3901b0cb0, 15, 1;
L_000001d3901b30f0 .part L_000001d3901b0cb0, 16, 1;
L_000001d3901b41d0 .part L_000001d3901b0cb0, 17, 1;
L_000001d3901b3550 .part L_000001d3901b0cb0, 18, 1;
L_000001d3901b3e10 .part L_000001d3901b0cb0, 19, 1;
L_000001d3901b49f0 .part L_000001d3901b0cb0, 20, 1;
L_000001d3901b2bf0 .part L_000001d3901b0cb0, 21, 1;
L_000001d3901b4270 .part L_000001d3901b0cb0, 22, 1;
L_000001d3901b4310 .part L_000001d3901b0cb0, 23, 1;
L_000001d3901b4630 .part L_000001d3901b0cb0, 24, 1;
L_000001d3901b3f50 .part L_000001d3901b0cb0, 25, 1;
L_000001d3901b3ff0 .part L_000001d3901b0cb0, 26, 1;
L_000001d3901b39b0 .part L_000001d3901b0cb0, 27, 1;
L_000001d3901b4090 .part L_000001d3901b0cb0, 28, 1;
L_000001d3901b2d30 .part L_000001d3901b0cb0, 29, 1;
L_000001d3901b43b0 .part L_000001d3901b0cb0, 30, 1;
L_000001d3901b2970 .part L_000001d3901b0cb0, 31, 1;
S_000001d38fec8200 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000001d38fec9c30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001d39009af30 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000001d39015c5b0 .functor NOT 1, L_000001d39013b880, C4<0>, C4<0>, C4<0>;
v000001d390101e60_0 .net "A", 31 0, v000001d39010f490_0;  alias, 1 drivers
v000001d3901024a0_0 .net "ALUOP", 3 0, v000001d3901027c0_0;  alias, 1 drivers
v000001d390102b80_0 .net "B", 31 0, v000001d39010f030_0;  alias, 1 drivers
v000001d390103260_0 .var "CF", 0 0;
v000001d390101f00_0 .net "ZF", 0 0, L_000001d39015c5b0;  alias, 1 drivers
v000001d3901025e0_0 .net *"_ivl_1", 0 0, L_000001d39013b880;  1 drivers
v000001d390102720_0 .var "res", 31 0;
E_000001d39009b5b0 .event anyedge, v000001d3901024a0_0, v000001d390103b20_0, v000001d390101c80_0, v000001d390103260_0;
L_000001d39013b880 .reduce/or v000001d390102720_0;
S_000001d38fec8390 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000001d38fec9c30;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001d390106300 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d390106338 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d390106370 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d3901063a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d3901063e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d390106418 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d390106450 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d390106488 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d3901064c0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d3901064f8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d390106530 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d390106568 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d3901065a0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d3901065d8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d390106610 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d390106648 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d390106680 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d3901066b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d3901066f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d390106728 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d390106760 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d390106798 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d3901067d0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d390106808 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d390106840 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d3901027c0_0 .var "ALU_OP", 3 0;
v000001d390102860_0 .net "opcode", 11 0, v000001d39010fe90_0;  alias, 1 drivers
E_000001d39009a970 .event anyedge, v000001d38fffd650_0;
S_000001d38ff0d8a0 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000001d38fe5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000001d390110250_0 .net "EX1_forward_to_B", 31 0, v000001d3901109d0_0;  alias, 1 drivers
v000001d3901111f0_0 .net "EX_PFC", 31 0, v000001d390111290_0;  alias, 1 drivers
v000001d390111330_0 .net "EX_PFC_to_IF", 31 0, L_000001d39013b9c0;  alias, 1 drivers
v000001d3901110b0_0 .net "alu_selA", 1 0, L_000001d39013e440;  alias, 1 drivers
v000001d390110610_0 .net "alu_selB", 1 0, L_000001d390140f60;  alias, 1 drivers
v000001d390110750_0 .net "ex_haz", 31 0, v000001d3900ff890_0;  alias, 1 drivers
v000001d390110f70_0 .net "id_haz", 31 0, L_000001d39013d680;  alias, 1 drivers
v000001d3901107f0_0 .net "is_jr", 0 0, v000001d390111470_0;  alias, 1 drivers
v000001d390111150_0 .net "mem_haz", 31 0, L_000001d3901c09b0;  alias, 1 drivers
v000001d3901106b0_0 .net "oper1", 31 0, L_000001d390146d00;  alias, 1 drivers
v000001d3901116f0_0 .net "oper2", 31 0, L_000001d39015b970;  alias, 1 drivers
v000001d390110890_0 .net "pc", 31 0, v000001d390110d90_0;  alias, 1 drivers
v000001d390110430_0 .net "rs1", 31 0, v000001d390110110_0;  alias, 1 drivers
v000001d3901104d0_0 .net "rs2_in", 31 0, v000001d3901102f0_0;  alias, 1 drivers
v000001d390110570_0 .net "rs2_out", 31 0, L_000001d39015c000;  alias, 1 drivers
v000001d390110930_0 .net "store_rs2_forward", 1 0, L_000001d390140b00;  alias, 1 drivers
L_000001d39013b9c0 .functor MUXZ 32, v000001d390111290_0, L_000001d390146d00, v000001d390111470_0, C4<>;
S_000001d38ff0da30 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001d38ff0d8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001d39009ab30 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001d390146750 .functor NOT 1, L_000001d39013cbe0, C4<0>, C4<0>, C4<0>;
L_000001d390146980 .functor NOT 1, L_000001d39013c820, C4<0>, C4<0>, C4<0>;
L_000001d390145640 .functor NOT 1, L_000001d39013bd80, C4<0>, C4<0>, C4<0>;
L_000001d390145170 .functor NOT 1, L_000001d39013ca00, C4<0>, C4<0>, C4<0>;
L_000001d390146a60 .functor AND 32, L_000001d390145090, v000001d390110110_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d390145100 .functor AND 32, L_000001d390146830, L_000001d3901c09b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d3901452c0 .functor OR 32, L_000001d390146a60, L_000001d390145100, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d3901453a0 .functor AND 32, L_000001d3901469f0, v000001d3900ff890_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d390146d70 .functor OR 32, L_000001d3901452c0, L_000001d3901453a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d390146fa0 .functor AND 32, L_000001d390146b40, L_000001d39013d680, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d390146d00 .functor OR 32, L_000001d390146d70, L_000001d390146fa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d3901043e0_0 .net *"_ivl_1", 0 0, L_000001d39013cbe0;  1 drivers
v000001d390104480_0 .net *"_ivl_13", 0 0, L_000001d39013bd80;  1 drivers
v000001d390104700_0 .net *"_ivl_14", 0 0, L_000001d390145640;  1 drivers
v000001d390104840_0 .net *"_ivl_19", 0 0, L_000001d39013db80;  1 drivers
v000001d390104520_0 .net *"_ivl_2", 0 0, L_000001d390146750;  1 drivers
v000001d390109d30_0 .net *"_ivl_23", 0 0, L_000001d39013bb00;  1 drivers
v000001d3901090b0_0 .net *"_ivl_27", 0 0, L_000001d39013ca00;  1 drivers
v000001d390108c50_0 .net *"_ivl_28", 0 0, L_000001d390145170;  1 drivers
v000001d390109970_0 .net *"_ivl_33", 0 0, L_000001d39013d860;  1 drivers
v000001d3901096f0_0 .net *"_ivl_37", 0 0, L_000001d39013bce0;  1 drivers
v000001d3901081b0_0 .net *"_ivl_40", 31 0, L_000001d390146a60;  1 drivers
v000001d3901086b0_0 .net *"_ivl_42", 31 0, L_000001d390145100;  1 drivers
v000001d390108930_0 .net *"_ivl_44", 31 0, L_000001d3901452c0;  1 drivers
v000001d390109b50_0 .net *"_ivl_46", 31 0, L_000001d3901453a0;  1 drivers
v000001d390108250_0 .net *"_ivl_48", 31 0, L_000001d390146d70;  1 drivers
v000001d390108ed0_0 .net *"_ivl_50", 31 0, L_000001d390146fa0;  1 drivers
v000001d3901089d0_0 .net *"_ivl_7", 0 0, L_000001d39013c820;  1 drivers
v000001d390108b10_0 .net *"_ivl_8", 0 0, L_000001d390146980;  1 drivers
v000001d390109dd0_0 .net "ina", 31 0, v000001d390110110_0;  alias, 1 drivers
v000001d390107cb0_0 .net "inb", 31 0, L_000001d3901c09b0;  alias, 1 drivers
v000001d390109e70_0 .net "inc", 31 0, v000001d3900ff890_0;  alias, 1 drivers
v000001d390109650_0 .net "ind", 31 0, L_000001d39013d680;  alias, 1 drivers
v000001d390108430_0 .net "out", 31 0, L_000001d390146d00;  alias, 1 drivers
v000001d390108610_0 .net "s0", 31 0, L_000001d390145090;  1 drivers
v000001d3901093d0_0 .net "s1", 31 0, L_000001d390146830;  1 drivers
v000001d390107e90_0 .net "s2", 31 0, L_000001d3901469f0;  1 drivers
v000001d390108bb0_0 .net "s3", 31 0, L_000001d390146b40;  1 drivers
v000001d390107a30_0 .net "sel", 1 0, L_000001d39013e440;  alias, 1 drivers
L_000001d39013cbe0 .part L_000001d39013e440, 1, 1;
LS_000001d39013cb40_0_0 .concat [ 1 1 1 1], L_000001d390146750, L_000001d390146750, L_000001d390146750, L_000001d390146750;
LS_000001d39013cb40_0_4 .concat [ 1 1 1 1], L_000001d390146750, L_000001d390146750, L_000001d390146750, L_000001d390146750;
LS_000001d39013cb40_0_8 .concat [ 1 1 1 1], L_000001d390146750, L_000001d390146750, L_000001d390146750, L_000001d390146750;
LS_000001d39013cb40_0_12 .concat [ 1 1 1 1], L_000001d390146750, L_000001d390146750, L_000001d390146750, L_000001d390146750;
LS_000001d39013cb40_0_16 .concat [ 1 1 1 1], L_000001d390146750, L_000001d390146750, L_000001d390146750, L_000001d390146750;
LS_000001d39013cb40_0_20 .concat [ 1 1 1 1], L_000001d390146750, L_000001d390146750, L_000001d390146750, L_000001d390146750;
LS_000001d39013cb40_0_24 .concat [ 1 1 1 1], L_000001d390146750, L_000001d390146750, L_000001d390146750, L_000001d390146750;
LS_000001d39013cb40_0_28 .concat [ 1 1 1 1], L_000001d390146750, L_000001d390146750, L_000001d390146750, L_000001d390146750;
LS_000001d39013cb40_1_0 .concat [ 4 4 4 4], LS_000001d39013cb40_0_0, LS_000001d39013cb40_0_4, LS_000001d39013cb40_0_8, LS_000001d39013cb40_0_12;
LS_000001d39013cb40_1_4 .concat [ 4 4 4 4], LS_000001d39013cb40_0_16, LS_000001d39013cb40_0_20, LS_000001d39013cb40_0_24, LS_000001d39013cb40_0_28;
L_000001d39013cb40 .concat [ 16 16 0 0], LS_000001d39013cb40_1_0, LS_000001d39013cb40_1_4;
L_000001d39013c820 .part L_000001d39013e440, 0, 1;
LS_000001d39013d7c0_0_0 .concat [ 1 1 1 1], L_000001d390146980, L_000001d390146980, L_000001d390146980, L_000001d390146980;
LS_000001d39013d7c0_0_4 .concat [ 1 1 1 1], L_000001d390146980, L_000001d390146980, L_000001d390146980, L_000001d390146980;
LS_000001d39013d7c0_0_8 .concat [ 1 1 1 1], L_000001d390146980, L_000001d390146980, L_000001d390146980, L_000001d390146980;
LS_000001d39013d7c0_0_12 .concat [ 1 1 1 1], L_000001d390146980, L_000001d390146980, L_000001d390146980, L_000001d390146980;
LS_000001d39013d7c0_0_16 .concat [ 1 1 1 1], L_000001d390146980, L_000001d390146980, L_000001d390146980, L_000001d390146980;
LS_000001d39013d7c0_0_20 .concat [ 1 1 1 1], L_000001d390146980, L_000001d390146980, L_000001d390146980, L_000001d390146980;
LS_000001d39013d7c0_0_24 .concat [ 1 1 1 1], L_000001d390146980, L_000001d390146980, L_000001d390146980, L_000001d390146980;
LS_000001d39013d7c0_0_28 .concat [ 1 1 1 1], L_000001d390146980, L_000001d390146980, L_000001d390146980, L_000001d390146980;
LS_000001d39013d7c0_1_0 .concat [ 4 4 4 4], LS_000001d39013d7c0_0_0, LS_000001d39013d7c0_0_4, LS_000001d39013d7c0_0_8, LS_000001d39013d7c0_0_12;
LS_000001d39013d7c0_1_4 .concat [ 4 4 4 4], LS_000001d39013d7c0_0_16, LS_000001d39013d7c0_0_20, LS_000001d39013d7c0_0_24, LS_000001d39013d7c0_0_28;
L_000001d39013d7c0 .concat [ 16 16 0 0], LS_000001d39013d7c0_1_0, LS_000001d39013d7c0_1_4;
L_000001d39013bd80 .part L_000001d39013e440, 1, 1;
LS_000001d39013d040_0_0 .concat [ 1 1 1 1], L_000001d390145640, L_000001d390145640, L_000001d390145640, L_000001d390145640;
LS_000001d39013d040_0_4 .concat [ 1 1 1 1], L_000001d390145640, L_000001d390145640, L_000001d390145640, L_000001d390145640;
LS_000001d39013d040_0_8 .concat [ 1 1 1 1], L_000001d390145640, L_000001d390145640, L_000001d390145640, L_000001d390145640;
LS_000001d39013d040_0_12 .concat [ 1 1 1 1], L_000001d390145640, L_000001d390145640, L_000001d390145640, L_000001d390145640;
LS_000001d39013d040_0_16 .concat [ 1 1 1 1], L_000001d390145640, L_000001d390145640, L_000001d390145640, L_000001d390145640;
LS_000001d39013d040_0_20 .concat [ 1 1 1 1], L_000001d390145640, L_000001d390145640, L_000001d390145640, L_000001d390145640;
LS_000001d39013d040_0_24 .concat [ 1 1 1 1], L_000001d390145640, L_000001d390145640, L_000001d390145640, L_000001d390145640;
LS_000001d39013d040_0_28 .concat [ 1 1 1 1], L_000001d390145640, L_000001d390145640, L_000001d390145640, L_000001d390145640;
LS_000001d39013d040_1_0 .concat [ 4 4 4 4], LS_000001d39013d040_0_0, LS_000001d39013d040_0_4, LS_000001d39013d040_0_8, LS_000001d39013d040_0_12;
LS_000001d39013d040_1_4 .concat [ 4 4 4 4], LS_000001d39013d040_0_16, LS_000001d39013d040_0_20, LS_000001d39013d040_0_24, LS_000001d39013d040_0_28;
L_000001d39013d040 .concat [ 16 16 0 0], LS_000001d39013d040_1_0, LS_000001d39013d040_1_4;
L_000001d39013db80 .part L_000001d39013e440, 0, 1;
LS_000001d39013ce60_0_0 .concat [ 1 1 1 1], L_000001d39013db80, L_000001d39013db80, L_000001d39013db80, L_000001d39013db80;
LS_000001d39013ce60_0_4 .concat [ 1 1 1 1], L_000001d39013db80, L_000001d39013db80, L_000001d39013db80, L_000001d39013db80;
LS_000001d39013ce60_0_8 .concat [ 1 1 1 1], L_000001d39013db80, L_000001d39013db80, L_000001d39013db80, L_000001d39013db80;
LS_000001d39013ce60_0_12 .concat [ 1 1 1 1], L_000001d39013db80, L_000001d39013db80, L_000001d39013db80, L_000001d39013db80;
LS_000001d39013ce60_0_16 .concat [ 1 1 1 1], L_000001d39013db80, L_000001d39013db80, L_000001d39013db80, L_000001d39013db80;
LS_000001d39013ce60_0_20 .concat [ 1 1 1 1], L_000001d39013db80, L_000001d39013db80, L_000001d39013db80, L_000001d39013db80;
LS_000001d39013ce60_0_24 .concat [ 1 1 1 1], L_000001d39013db80, L_000001d39013db80, L_000001d39013db80, L_000001d39013db80;
LS_000001d39013ce60_0_28 .concat [ 1 1 1 1], L_000001d39013db80, L_000001d39013db80, L_000001d39013db80, L_000001d39013db80;
LS_000001d39013ce60_1_0 .concat [ 4 4 4 4], LS_000001d39013ce60_0_0, LS_000001d39013ce60_0_4, LS_000001d39013ce60_0_8, LS_000001d39013ce60_0_12;
LS_000001d39013ce60_1_4 .concat [ 4 4 4 4], LS_000001d39013ce60_0_16, LS_000001d39013ce60_0_20, LS_000001d39013ce60_0_24, LS_000001d39013ce60_0_28;
L_000001d39013ce60 .concat [ 16 16 0 0], LS_000001d39013ce60_1_0, LS_000001d39013ce60_1_4;
L_000001d39013bb00 .part L_000001d39013e440, 1, 1;
LS_000001d39013c8c0_0_0 .concat [ 1 1 1 1], L_000001d39013bb00, L_000001d39013bb00, L_000001d39013bb00, L_000001d39013bb00;
LS_000001d39013c8c0_0_4 .concat [ 1 1 1 1], L_000001d39013bb00, L_000001d39013bb00, L_000001d39013bb00, L_000001d39013bb00;
LS_000001d39013c8c0_0_8 .concat [ 1 1 1 1], L_000001d39013bb00, L_000001d39013bb00, L_000001d39013bb00, L_000001d39013bb00;
LS_000001d39013c8c0_0_12 .concat [ 1 1 1 1], L_000001d39013bb00, L_000001d39013bb00, L_000001d39013bb00, L_000001d39013bb00;
LS_000001d39013c8c0_0_16 .concat [ 1 1 1 1], L_000001d39013bb00, L_000001d39013bb00, L_000001d39013bb00, L_000001d39013bb00;
LS_000001d39013c8c0_0_20 .concat [ 1 1 1 1], L_000001d39013bb00, L_000001d39013bb00, L_000001d39013bb00, L_000001d39013bb00;
LS_000001d39013c8c0_0_24 .concat [ 1 1 1 1], L_000001d39013bb00, L_000001d39013bb00, L_000001d39013bb00, L_000001d39013bb00;
LS_000001d39013c8c0_0_28 .concat [ 1 1 1 1], L_000001d39013bb00, L_000001d39013bb00, L_000001d39013bb00, L_000001d39013bb00;
LS_000001d39013c8c0_1_0 .concat [ 4 4 4 4], LS_000001d39013c8c0_0_0, LS_000001d39013c8c0_0_4, LS_000001d39013c8c0_0_8, LS_000001d39013c8c0_0_12;
LS_000001d39013c8c0_1_4 .concat [ 4 4 4 4], LS_000001d39013c8c0_0_16, LS_000001d39013c8c0_0_20, LS_000001d39013c8c0_0_24, LS_000001d39013c8c0_0_28;
L_000001d39013c8c0 .concat [ 16 16 0 0], LS_000001d39013c8c0_1_0, LS_000001d39013c8c0_1_4;
L_000001d39013ca00 .part L_000001d39013e440, 0, 1;
LS_000001d39013c320_0_0 .concat [ 1 1 1 1], L_000001d390145170, L_000001d390145170, L_000001d390145170, L_000001d390145170;
LS_000001d39013c320_0_4 .concat [ 1 1 1 1], L_000001d390145170, L_000001d390145170, L_000001d390145170, L_000001d390145170;
LS_000001d39013c320_0_8 .concat [ 1 1 1 1], L_000001d390145170, L_000001d390145170, L_000001d390145170, L_000001d390145170;
LS_000001d39013c320_0_12 .concat [ 1 1 1 1], L_000001d390145170, L_000001d390145170, L_000001d390145170, L_000001d390145170;
LS_000001d39013c320_0_16 .concat [ 1 1 1 1], L_000001d390145170, L_000001d390145170, L_000001d390145170, L_000001d390145170;
LS_000001d39013c320_0_20 .concat [ 1 1 1 1], L_000001d390145170, L_000001d390145170, L_000001d390145170, L_000001d390145170;
LS_000001d39013c320_0_24 .concat [ 1 1 1 1], L_000001d390145170, L_000001d390145170, L_000001d390145170, L_000001d390145170;
LS_000001d39013c320_0_28 .concat [ 1 1 1 1], L_000001d390145170, L_000001d390145170, L_000001d390145170, L_000001d390145170;
LS_000001d39013c320_1_0 .concat [ 4 4 4 4], LS_000001d39013c320_0_0, LS_000001d39013c320_0_4, LS_000001d39013c320_0_8, LS_000001d39013c320_0_12;
LS_000001d39013c320_1_4 .concat [ 4 4 4 4], LS_000001d39013c320_0_16, LS_000001d39013c320_0_20, LS_000001d39013c320_0_24, LS_000001d39013c320_0_28;
L_000001d39013c320 .concat [ 16 16 0 0], LS_000001d39013c320_1_0, LS_000001d39013c320_1_4;
L_000001d39013d860 .part L_000001d39013e440, 1, 1;
LS_000001d39013d4a0_0_0 .concat [ 1 1 1 1], L_000001d39013d860, L_000001d39013d860, L_000001d39013d860, L_000001d39013d860;
LS_000001d39013d4a0_0_4 .concat [ 1 1 1 1], L_000001d39013d860, L_000001d39013d860, L_000001d39013d860, L_000001d39013d860;
LS_000001d39013d4a0_0_8 .concat [ 1 1 1 1], L_000001d39013d860, L_000001d39013d860, L_000001d39013d860, L_000001d39013d860;
LS_000001d39013d4a0_0_12 .concat [ 1 1 1 1], L_000001d39013d860, L_000001d39013d860, L_000001d39013d860, L_000001d39013d860;
LS_000001d39013d4a0_0_16 .concat [ 1 1 1 1], L_000001d39013d860, L_000001d39013d860, L_000001d39013d860, L_000001d39013d860;
LS_000001d39013d4a0_0_20 .concat [ 1 1 1 1], L_000001d39013d860, L_000001d39013d860, L_000001d39013d860, L_000001d39013d860;
LS_000001d39013d4a0_0_24 .concat [ 1 1 1 1], L_000001d39013d860, L_000001d39013d860, L_000001d39013d860, L_000001d39013d860;
LS_000001d39013d4a0_0_28 .concat [ 1 1 1 1], L_000001d39013d860, L_000001d39013d860, L_000001d39013d860, L_000001d39013d860;
LS_000001d39013d4a0_1_0 .concat [ 4 4 4 4], LS_000001d39013d4a0_0_0, LS_000001d39013d4a0_0_4, LS_000001d39013d4a0_0_8, LS_000001d39013d4a0_0_12;
LS_000001d39013d4a0_1_4 .concat [ 4 4 4 4], LS_000001d39013d4a0_0_16, LS_000001d39013d4a0_0_20, LS_000001d39013d4a0_0_24, LS_000001d39013d4a0_0_28;
L_000001d39013d4a0 .concat [ 16 16 0 0], LS_000001d39013d4a0_1_0, LS_000001d39013d4a0_1_4;
L_000001d39013bce0 .part L_000001d39013e440, 0, 1;
LS_000001d39013d220_0_0 .concat [ 1 1 1 1], L_000001d39013bce0, L_000001d39013bce0, L_000001d39013bce0, L_000001d39013bce0;
LS_000001d39013d220_0_4 .concat [ 1 1 1 1], L_000001d39013bce0, L_000001d39013bce0, L_000001d39013bce0, L_000001d39013bce0;
LS_000001d39013d220_0_8 .concat [ 1 1 1 1], L_000001d39013bce0, L_000001d39013bce0, L_000001d39013bce0, L_000001d39013bce0;
LS_000001d39013d220_0_12 .concat [ 1 1 1 1], L_000001d39013bce0, L_000001d39013bce0, L_000001d39013bce0, L_000001d39013bce0;
LS_000001d39013d220_0_16 .concat [ 1 1 1 1], L_000001d39013bce0, L_000001d39013bce0, L_000001d39013bce0, L_000001d39013bce0;
LS_000001d39013d220_0_20 .concat [ 1 1 1 1], L_000001d39013bce0, L_000001d39013bce0, L_000001d39013bce0, L_000001d39013bce0;
LS_000001d39013d220_0_24 .concat [ 1 1 1 1], L_000001d39013bce0, L_000001d39013bce0, L_000001d39013bce0, L_000001d39013bce0;
LS_000001d39013d220_0_28 .concat [ 1 1 1 1], L_000001d39013bce0, L_000001d39013bce0, L_000001d39013bce0, L_000001d39013bce0;
LS_000001d39013d220_1_0 .concat [ 4 4 4 4], LS_000001d39013d220_0_0, LS_000001d39013d220_0_4, LS_000001d39013d220_0_8, LS_000001d39013d220_0_12;
LS_000001d39013d220_1_4 .concat [ 4 4 4 4], LS_000001d39013d220_0_16, LS_000001d39013d220_0_20, LS_000001d39013d220_0_24, LS_000001d39013d220_0_28;
L_000001d39013d220 .concat [ 16 16 0 0], LS_000001d39013d220_1_0, LS_000001d39013d220_1_4;
S_000001d38ff00940 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001d38ff0da30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d390145090 .functor AND 32, L_000001d39013cb40, L_000001d39013d7c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d390104f20_0 .net "in1", 31 0, L_000001d39013cb40;  1 drivers
v000001d390104fc0_0 .net "in2", 31 0, L_000001d39013d7c0;  1 drivers
v000001d3901045c0_0 .net "out", 31 0, L_000001d390145090;  alias, 1 drivers
S_000001d38ff00ad0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001d38ff0da30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d390146830 .functor AND 32, L_000001d39013d040, L_000001d39013ce60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d390105060_0 .net "in1", 31 0, L_000001d39013d040;  1 drivers
v000001d390105100_0 .net "in2", 31 0, L_000001d39013ce60;  1 drivers
v000001d390104660_0 .net "out", 31 0, L_000001d390146830;  alias, 1 drivers
S_000001d38feac4a0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001d38ff0da30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d3901469f0 .functor AND 32, L_000001d39013c8c0, L_000001d39013c320, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d390105240_0 .net "in1", 31 0, L_000001d39013c8c0;  1 drivers
v000001d3901047a0_0 .net "in2", 31 0, L_000001d39013c320;  1 drivers
v000001d3901052e0_0 .net "out", 31 0, L_000001d3901469f0;  alias, 1 drivers
S_000001d3901076e0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001d38ff0da30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d390146b40 .functor AND 32, L_000001d39013d4a0, L_000001d39013d220, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d390105560_0 .net "in1", 31 0, L_000001d39013d4a0;  1 drivers
v000001d390105600_0 .net "in2", 31 0, L_000001d39013d220;  1 drivers
v000001d390104340_0 .net "out", 31 0, L_000001d390146b40;  alias, 1 drivers
S_000001d390106d80 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001d38ff0d8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001d39009b070 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001d390146c90 .functor NOT 1, L_000001d39013be20, C4<0>, C4<0>, C4<0>;
L_000001d390146f30 .functor NOT 1, L_000001d39013bf60, C4<0>, C4<0>, C4<0>;
L_000001d390146e50 .functor NOT 1, L_000001d39013da40, C4<0>, C4<0>, C4<0>;
L_000001d39015c540 .functor NOT 1, L_000001d39013dd60, C4<0>, C4<0>, C4<0>;
L_000001d39015c2a0 .functor AND 32, L_000001d390146de0, v000001d3901109d0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d39015b4a0 .functor AND 32, L_000001d390146ec0, L_000001d3901c09b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d39015bac0 .functor OR 32, L_000001d39015c2a0, L_000001d39015b4a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d39015cc40 .functor AND 32, L_000001d39007d600, v000001d3900ff890_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d39015b7b0 .functor OR 32, L_000001d39015bac0, L_000001d39015cc40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d39015bcf0 .functor AND 32, L_000001d39015c700, L_000001d39013d680, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d39015b970 .functor OR 32, L_000001d39015b7b0, L_000001d39015bcf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d390109330_0 .net *"_ivl_1", 0 0, L_000001d39013be20;  1 drivers
v000001d390108d90_0 .net *"_ivl_13", 0 0, L_000001d39013da40;  1 drivers
v000001d390108750_0 .net *"_ivl_14", 0 0, L_000001d390146e50;  1 drivers
v000001d390109fb0_0 .net *"_ivl_19", 0 0, L_000001d39013c3c0;  1 drivers
v000001d390108e30_0 .net *"_ivl_2", 0 0, L_000001d390146c90;  1 drivers
v000001d390109830_0 .net *"_ivl_23", 0 0, L_000001d39013bec0;  1 drivers
v000001d390108f70_0 .net *"_ivl_27", 0 0, L_000001d39013dd60;  1 drivers
v000001d3901082f0_0 .net *"_ivl_28", 0 0, L_000001d39015c540;  1 drivers
v000001d390109010_0 .net *"_ivl_33", 0 0, L_000001d39013d900;  1 drivers
v000001d390107b70_0 .net *"_ivl_37", 0 0, L_000001d39013c280;  1 drivers
v000001d390108890_0 .net *"_ivl_40", 31 0, L_000001d39015c2a0;  1 drivers
v000001d3901078f0_0 .net *"_ivl_42", 31 0, L_000001d39015b4a0;  1 drivers
v000001d390109150_0 .net *"_ivl_44", 31 0, L_000001d39015bac0;  1 drivers
v000001d390108390_0 .net *"_ivl_46", 31 0, L_000001d39015cc40;  1 drivers
v000001d3901091f0_0 .net *"_ivl_48", 31 0, L_000001d39015b7b0;  1 drivers
v000001d390109290_0 .net *"_ivl_50", 31 0, L_000001d39015bcf0;  1 drivers
v000001d3901098d0_0 .net *"_ivl_7", 0 0, L_000001d39013bf60;  1 drivers
v000001d390109a10_0 .net *"_ivl_8", 0 0, L_000001d390146f30;  1 drivers
v000001d390107d50_0 .net "ina", 31 0, v000001d3901109d0_0;  alias, 1 drivers
v000001d390109470_0 .net "inb", 31 0, L_000001d3901c09b0;  alias, 1 drivers
v000001d390109bf0_0 .net "inc", 31 0, v000001d3900ff890_0;  alias, 1 drivers
v000001d390107990_0 .net "ind", 31 0, L_000001d39013d680;  alias, 1 drivers
v000001d390109510_0 .net "out", 31 0, L_000001d39015b970;  alias, 1 drivers
v000001d390107ad0_0 .net "s0", 31 0, L_000001d390146de0;  1 drivers
v000001d3901084d0_0 .net "s1", 31 0, L_000001d390146ec0;  1 drivers
v000001d390107c10_0 .net "s2", 31 0, L_000001d39007d600;  1 drivers
v000001d390108070_0 .net "s3", 31 0, L_000001d39015c700;  1 drivers
v000001d390108110_0 .net "sel", 1 0, L_000001d390140f60;  alias, 1 drivers
L_000001d39013be20 .part L_000001d390140f60, 1, 1;
LS_000001d39013d0e0_0_0 .concat [ 1 1 1 1], L_000001d390146c90, L_000001d390146c90, L_000001d390146c90, L_000001d390146c90;
LS_000001d39013d0e0_0_4 .concat [ 1 1 1 1], L_000001d390146c90, L_000001d390146c90, L_000001d390146c90, L_000001d390146c90;
LS_000001d39013d0e0_0_8 .concat [ 1 1 1 1], L_000001d390146c90, L_000001d390146c90, L_000001d390146c90, L_000001d390146c90;
LS_000001d39013d0e0_0_12 .concat [ 1 1 1 1], L_000001d390146c90, L_000001d390146c90, L_000001d390146c90, L_000001d390146c90;
LS_000001d39013d0e0_0_16 .concat [ 1 1 1 1], L_000001d390146c90, L_000001d390146c90, L_000001d390146c90, L_000001d390146c90;
LS_000001d39013d0e0_0_20 .concat [ 1 1 1 1], L_000001d390146c90, L_000001d390146c90, L_000001d390146c90, L_000001d390146c90;
LS_000001d39013d0e0_0_24 .concat [ 1 1 1 1], L_000001d390146c90, L_000001d390146c90, L_000001d390146c90, L_000001d390146c90;
LS_000001d39013d0e0_0_28 .concat [ 1 1 1 1], L_000001d390146c90, L_000001d390146c90, L_000001d390146c90, L_000001d390146c90;
LS_000001d39013d0e0_1_0 .concat [ 4 4 4 4], LS_000001d39013d0e0_0_0, LS_000001d39013d0e0_0_4, LS_000001d39013d0e0_0_8, LS_000001d39013d0e0_0_12;
LS_000001d39013d0e0_1_4 .concat [ 4 4 4 4], LS_000001d39013d0e0_0_16, LS_000001d39013d0e0_0_20, LS_000001d39013d0e0_0_24, LS_000001d39013d0e0_0_28;
L_000001d39013d0e0 .concat [ 16 16 0 0], LS_000001d39013d0e0_1_0, LS_000001d39013d0e0_1_4;
L_000001d39013bf60 .part L_000001d390140f60, 0, 1;
LS_000001d39013c960_0_0 .concat [ 1 1 1 1], L_000001d390146f30, L_000001d390146f30, L_000001d390146f30, L_000001d390146f30;
LS_000001d39013c960_0_4 .concat [ 1 1 1 1], L_000001d390146f30, L_000001d390146f30, L_000001d390146f30, L_000001d390146f30;
LS_000001d39013c960_0_8 .concat [ 1 1 1 1], L_000001d390146f30, L_000001d390146f30, L_000001d390146f30, L_000001d390146f30;
LS_000001d39013c960_0_12 .concat [ 1 1 1 1], L_000001d390146f30, L_000001d390146f30, L_000001d390146f30, L_000001d390146f30;
LS_000001d39013c960_0_16 .concat [ 1 1 1 1], L_000001d390146f30, L_000001d390146f30, L_000001d390146f30, L_000001d390146f30;
LS_000001d39013c960_0_20 .concat [ 1 1 1 1], L_000001d390146f30, L_000001d390146f30, L_000001d390146f30, L_000001d390146f30;
LS_000001d39013c960_0_24 .concat [ 1 1 1 1], L_000001d390146f30, L_000001d390146f30, L_000001d390146f30, L_000001d390146f30;
LS_000001d39013c960_0_28 .concat [ 1 1 1 1], L_000001d390146f30, L_000001d390146f30, L_000001d390146f30, L_000001d390146f30;
LS_000001d39013c960_1_0 .concat [ 4 4 4 4], LS_000001d39013c960_0_0, LS_000001d39013c960_0_4, LS_000001d39013c960_0_8, LS_000001d39013c960_0_12;
LS_000001d39013c960_1_4 .concat [ 4 4 4 4], LS_000001d39013c960_0_16, LS_000001d39013c960_0_20, LS_000001d39013c960_0_24, LS_000001d39013c960_0_28;
L_000001d39013c960 .concat [ 16 16 0 0], LS_000001d39013c960_1_0, LS_000001d39013c960_1_4;
L_000001d39013da40 .part L_000001d390140f60, 1, 1;
LS_000001d39013cc80_0_0 .concat [ 1 1 1 1], L_000001d390146e50, L_000001d390146e50, L_000001d390146e50, L_000001d390146e50;
LS_000001d39013cc80_0_4 .concat [ 1 1 1 1], L_000001d390146e50, L_000001d390146e50, L_000001d390146e50, L_000001d390146e50;
LS_000001d39013cc80_0_8 .concat [ 1 1 1 1], L_000001d390146e50, L_000001d390146e50, L_000001d390146e50, L_000001d390146e50;
LS_000001d39013cc80_0_12 .concat [ 1 1 1 1], L_000001d390146e50, L_000001d390146e50, L_000001d390146e50, L_000001d390146e50;
LS_000001d39013cc80_0_16 .concat [ 1 1 1 1], L_000001d390146e50, L_000001d390146e50, L_000001d390146e50, L_000001d390146e50;
LS_000001d39013cc80_0_20 .concat [ 1 1 1 1], L_000001d390146e50, L_000001d390146e50, L_000001d390146e50, L_000001d390146e50;
LS_000001d39013cc80_0_24 .concat [ 1 1 1 1], L_000001d390146e50, L_000001d390146e50, L_000001d390146e50, L_000001d390146e50;
LS_000001d39013cc80_0_28 .concat [ 1 1 1 1], L_000001d390146e50, L_000001d390146e50, L_000001d390146e50, L_000001d390146e50;
LS_000001d39013cc80_1_0 .concat [ 4 4 4 4], LS_000001d39013cc80_0_0, LS_000001d39013cc80_0_4, LS_000001d39013cc80_0_8, LS_000001d39013cc80_0_12;
LS_000001d39013cc80_1_4 .concat [ 4 4 4 4], LS_000001d39013cc80_0_16, LS_000001d39013cc80_0_20, LS_000001d39013cc80_0_24, LS_000001d39013cc80_0_28;
L_000001d39013cc80 .concat [ 16 16 0 0], LS_000001d39013cc80_1_0, LS_000001d39013cc80_1_4;
L_000001d39013c3c0 .part L_000001d390140f60, 0, 1;
LS_000001d39013c6e0_0_0 .concat [ 1 1 1 1], L_000001d39013c3c0, L_000001d39013c3c0, L_000001d39013c3c0, L_000001d39013c3c0;
LS_000001d39013c6e0_0_4 .concat [ 1 1 1 1], L_000001d39013c3c0, L_000001d39013c3c0, L_000001d39013c3c0, L_000001d39013c3c0;
LS_000001d39013c6e0_0_8 .concat [ 1 1 1 1], L_000001d39013c3c0, L_000001d39013c3c0, L_000001d39013c3c0, L_000001d39013c3c0;
LS_000001d39013c6e0_0_12 .concat [ 1 1 1 1], L_000001d39013c3c0, L_000001d39013c3c0, L_000001d39013c3c0, L_000001d39013c3c0;
LS_000001d39013c6e0_0_16 .concat [ 1 1 1 1], L_000001d39013c3c0, L_000001d39013c3c0, L_000001d39013c3c0, L_000001d39013c3c0;
LS_000001d39013c6e0_0_20 .concat [ 1 1 1 1], L_000001d39013c3c0, L_000001d39013c3c0, L_000001d39013c3c0, L_000001d39013c3c0;
LS_000001d39013c6e0_0_24 .concat [ 1 1 1 1], L_000001d39013c3c0, L_000001d39013c3c0, L_000001d39013c3c0, L_000001d39013c3c0;
LS_000001d39013c6e0_0_28 .concat [ 1 1 1 1], L_000001d39013c3c0, L_000001d39013c3c0, L_000001d39013c3c0, L_000001d39013c3c0;
LS_000001d39013c6e0_1_0 .concat [ 4 4 4 4], LS_000001d39013c6e0_0_0, LS_000001d39013c6e0_0_4, LS_000001d39013c6e0_0_8, LS_000001d39013c6e0_0_12;
LS_000001d39013c6e0_1_4 .concat [ 4 4 4 4], LS_000001d39013c6e0_0_16, LS_000001d39013c6e0_0_20, LS_000001d39013c6e0_0_24, LS_000001d39013c6e0_0_28;
L_000001d39013c6e0 .concat [ 16 16 0 0], LS_000001d39013c6e0_1_0, LS_000001d39013c6e0_1_4;
L_000001d39013bec0 .part L_000001d390140f60, 1, 1;
LS_000001d39013dea0_0_0 .concat [ 1 1 1 1], L_000001d39013bec0, L_000001d39013bec0, L_000001d39013bec0, L_000001d39013bec0;
LS_000001d39013dea0_0_4 .concat [ 1 1 1 1], L_000001d39013bec0, L_000001d39013bec0, L_000001d39013bec0, L_000001d39013bec0;
LS_000001d39013dea0_0_8 .concat [ 1 1 1 1], L_000001d39013bec0, L_000001d39013bec0, L_000001d39013bec0, L_000001d39013bec0;
LS_000001d39013dea0_0_12 .concat [ 1 1 1 1], L_000001d39013bec0, L_000001d39013bec0, L_000001d39013bec0, L_000001d39013bec0;
LS_000001d39013dea0_0_16 .concat [ 1 1 1 1], L_000001d39013bec0, L_000001d39013bec0, L_000001d39013bec0, L_000001d39013bec0;
LS_000001d39013dea0_0_20 .concat [ 1 1 1 1], L_000001d39013bec0, L_000001d39013bec0, L_000001d39013bec0, L_000001d39013bec0;
LS_000001d39013dea0_0_24 .concat [ 1 1 1 1], L_000001d39013bec0, L_000001d39013bec0, L_000001d39013bec0, L_000001d39013bec0;
LS_000001d39013dea0_0_28 .concat [ 1 1 1 1], L_000001d39013bec0, L_000001d39013bec0, L_000001d39013bec0, L_000001d39013bec0;
LS_000001d39013dea0_1_0 .concat [ 4 4 4 4], LS_000001d39013dea0_0_0, LS_000001d39013dea0_0_4, LS_000001d39013dea0_0_8, LS_000001d39013dea0_0_12;
LS_000001d39013dea0_1_4 .concat [ 4 4 4 4], LS_000001d39013dea0_0_16, LS_000001d39013dea0_0_20, LS_000001d39013dea0_0_24, LS_000001d39013dea0_0_28;
L_000001d39013dea0 .concat [ 16 16 0 0], LS_000001d39013dea0_1_0, LS_000001d39013dea0_1_4;
L_000001d39013dd60 .part L_000001d390140f60, 0, 1;
LS_000001d39013cd20_0_0 .concat [ 1 1 1 1], L_000001d39015c540, L_000001d39015c540, L_000001d39015c540, L_000001d39015c540;
LS_000001d39013cd20_0_4 .concat [ 1 1 1 1], L_000001d39015c540, L_000001d39015c540, L_000001d39015c540, L_000001d39015c540;
LS_000001d39013cd20_0_8 .concat [ 1 1 1 1], L_000001d39015c540, L_000001d39015c540, L_000001d39015c540, L_000001d39015c540;
LS_000001d39013cd20_0_12 .concat [ 1 1 1 1], L_000001d39015c540, L_000001d39015c540, L_000001d39015c540, L_000001d39015c540;
LS_000001d39013cd20_0_16 .concat [ 1 1 1 1], L_000001d39015c540, L_000001d39015c540, L_000001d39015c540, L_000001d39015c540;
LS_000001d39013cd20_0_20 .concat [ 1 1 1 1], L_000001d39015c540, L_000001d39015c540, L_000001d39015c540, L_000001d39015c540;
LS_000001d39013cd20_0_24 .concat [ 1 1 1 1], L_000001d39015c540, L_000001d39015c540, L_000001d39015c540, L_000001d39015c540;
LS_000001d39013cd20_0_28 .concat [ 1 1 1 1], L_000001d39015c540, L_000001d39015c540, L_000001d39015c540, L_000001d39015c540;
LS_000001d39013cd20_1_0 .concat [ 4 4 4 4], LS_000001d39013cd20_0_0, LS_000001d39013cd20_0_4, LS_000001d39013cd20_0_8, LS_000001d39013cd20_0_12;
LS_000001d39013cd20_1_4 .concat [ 4 4 4 4], LS_000001d39013cd20_0_16, LS_000001d39013cd20_0_20, LS_000001d39013cd20_0_24, LS_000001d39013cd20_0_28;
L_000001d39013cd20 .concat [ 16 16 0 0], LS_000001d39013cd20_1_0, LS_000001d39013cd20_1_4;
L_000001d39013d900 .part L_000001d390140f60, 1, 1;
LS_000001d39013df40_0_0 .concat [ 1 1 1 1], L_000001d39013d900, L_000001d39013d900, L_000001d39013d900, L_000001d39013d900;
LS_000001d39013df40_0_4 .concat [ 1 1 1 1], L_000001d39013d900, L_000001d39013d900, L_000001d39013d900, L_000001d39013d900;
LS_000001d39013df40_0_8 .concat [ 1 1 1 1], L_000001d39013d900, L_000001d39013d900, L_000001d39013d900, L_000001d39013d900;
LS_000001d39013df40_0_12 .concat [ 1 1 1 1], L_000001d39013d900, L_000001d39013d900, L_000001d39013d900, L_000001d39013d900;
LS_000001d39013df40_0_16 .concat [ 1 1 1 1], L_000001d39013d900, L_000001d39013d900, L_000001d39013d900, L_000001d39013d900;
LS_000001d39013df40_0_20 .concat [ 1 1 1 1], L_000001d39013d900, L_000001d39013d900, L_000001d39013d900, L_000001d39013d900;
LS_000001d39013df40_0_24 .concat [ 1 1 1 1], L_000001d39013d900, L_000001d39013d900, L_000001d39013d900, L_000001d39013d900;
LS_000001d39013df40_0_28 .concat [ 1 1 1 1], L_000001d39013d900, L_000001d39013d900, L_000001d39013d900, L_000001d39013d900;
LS_000001d39013df40_1_0 .concat [ 4 4 4 4], LS_000001d39013df40_0_0, LS_000001d39013df40_0_4, LS_000001d39013df40_0_8, LS_000001d39013df40_0_12;
LS_000001d39013df40_1_4 .concat [ 4 4 4 4], LS_000001d39013df40_0_16, LS_000001d39013df40_0_20, LS_000001d39013df40_0_24, LS_000001d39013df40_0_28;
L_000001d39013df40 .concat [ 16 16 0 0], LS_000001d39013df40_1_0, LS_000001d39013df40_1_4;
L_000001d39013c280 .part L_000001d390140f60, 0, 1;
LS_000001d39013de00_0_0 .concat [ 1 1 1 1], L_000001d39013c280, L_000001d39013c280, L_000001d39013c280, L_000001d39013c280;
LS_000001d39013de00_0_4 .concat [ 1 1 1 1], L_000001d39013c280, L_000001d39013c280, L_000001d39013c280, L_000001d39013c280;
LS_000001d39013de00_0_8 .concat [ 1 1 1 1], L_000001d39013c280, L_000001d39013c280, L_000001d39013c280, L_000001d39013c280;
LS_000001d39013de00_0_12 .concat [ 1 1 1 1], L_000001d39013c280, L_000001d39013c280, L_000001d39013c280, L_000001d39013c280;
LS_000001d39013de00_0_16 .concat [ 1 1 1 1], L_000001d39013c280, L_000001d39013c280, L_000001d39013c280, L_000001d39013c280;
LS_000001d39013de00_0_20 .concat [ 1 1 1 1], L_000001d39013c280, L_000001d39013c280, L_000001d39013c280, L_000001d39013c280;
LS_000001d39013de00_0_24 .concat [ 1 1 1 1], L_000001d39013c280, L_000001d39013c280, L_000001d39013c280, L_000001d39013c280;
LS_000001d39013de00_0_28 .concat [ 1 1 1 1], L_000001d39013c280, L_000001d39013c280, L_000001d39013c280, L_000001d39013c280;
LS_000001d39013de00_1_0 .concat [ 4 4 4 4], LS_000001d39013de00_0_0, LS_000001d39013de00_0_4, LS_000001d39013de00_0_8, LS_000001d39013de00_0_12;
LS_000001d39013de00_1_4 .concat [ 4 4 4 4], LS_000001d39013de00_0_16, LS_000001d39013de00_0_20, LS_000001d39013de00_0_24, LS_000001d39013de00_0_28;
L_000001d39013de00 .concat [ 16 16 0 0], LS_000001d39013de00_1_0, LS_000001d39013de00_1_4;
S_000001d390106f10 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001d390106d80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d390146de0 .functor AND 32, L_000001d39013d0e0, L_000001d39013c960, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d390108a70_0 .net "in1", 31 0, L_000001d39013d0e0;  1 drivers
v000001d390109c90_0 .net "in2", 31 0, L_000001d39013c960;  1 drivers
v000001d390107df0_0 .net "out", 31 0, L_000001d390146de0;  alias, 1 drivers
S_000001d3901070a0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001d390106d80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d390146ec0 .functor AND 32, L_000001d39013cc80, L_000001d39013c6e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d39010a050_0 .net "in1", 31 0, L_000001d39013cc80;  1 drivers
v000001d390109f10_0 .net "in2", 31 0, L_000001d39013c6e0;  1 drivers
v000001d3901095b0_0 .net "out", 31 0, L_000001d390146ec0;  alias, 1 drivers
S_000001d390107230 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001d390106d80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d39007d600 .functor AND 32, L_000001d39013dea0, L_000001d39013cd20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d390107f30_0 .net "in1", 31 0, L_000001d39013dea0;  1 drivers
v000001d390109ab0_0 .net "in2", 31 0, L_000001d39013cd20;  1 drivers
v000001d3901087f0_0 .net "out", 31 0, L_000001d39007d600;  alias, 1 drivers
S_000001d390106a60 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001d390106d80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d39015c700 .functor AND 32, L_000001d39013df40, L_000001d39013de00, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d390108cf0_0 .net "in1", 31 0, L_000001d39013df40;  1 drivers
v000001d390109790_0 .net "in2", 31 0, L_000001d39013de00;  1 drivers
v000001d390107fd0_0 .net "out", 31 0, L_000001d39015c700;  alias, 1 drivers
S_000001d390106bf0 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001d38ff0d8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001d39009c230 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001d39015ba50 .functor NOT 1, L_000001d39013d720, C4<0>, C4<0>, C4<0>;
L_000001d39015bf20 .functor NOT 1, L_000001d39013d9a0, C4<0>, C4<0>, C4<0>;
L_000001d39015bf90 .functor NOT 1, L_000001d39013dfe0, C4<0>, C4<0>, C4<0>;
L_000001d39015c3f0 .functor NOT 1, L_000001d39013cdc0, C4<0>, C4<0>, C4<0>;
L_000001d39015c460 .functor AND 32, L_000001d39015bd60, v000001d3901102f0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d39015c380 .functor AND 32, L_000001d39015c310, L_000001d3901c09b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d39015cb60 .functor OR 32, L_000001d39015c460, L_000001d39015c380, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d39015c4d0 .functor AND 32, L_000001d39015ccb0, v000001d3900ff890_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d39015b9e0 .functor OR 32, L_000001d39015cb60, L_000001d39015c4d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d39015b6d0 .functor AND 32, L_000001d39015b3c0, L_000001d39013d680, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d39015c000 .functor OR 32, L_000001d39015b9e0, L_000001d39015b6d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d39010b6d0_0 .net *"_ivl_1", 0 0, L_000001d39013d720;  1 drivers
v000001d39010a9b0_0 .net *"_ivl_13", 0 0, L_000001d39013dfe0;  1 drivers
v000001d39010aa50_0 .net *"_ivl_14", 0 0, L_000001d39015bf90;  1 drivers
v000001d39010a4b0_0 .net *"_ivl_19", 0 0, L_000001d39013c000;  1 drivers
v000001d39010b630_0 .net *"_ivl_2", 0 0, L_000001d39015ba50;  1 drivers
v000001d39010a730_0 .net *"_ivl_23", 0 0, L_000001d39013dcc0;  1 drivers
v000001d39010a0f0_0 .net *"_ivl_27", 0 0, L_000001d39013cdc0;  1 drivers
v000001d39010ad70_0 .net *"_ivl_28", 0 0, L_000001d39015c3f0;  1 drivers
v000001d39010a550_0 .net *"_ivl_33", 0 0, L_000001d39013c0a0;  1 drivers
v000001d39010ae10_0 .net *"_ivl_37", 0 0, L_000001d39013c460;  1 drivers
v000001d39010a7d0_0 .net *"_ivl_40", 31 0, L_000001d39015c460;  1 drivers
v000001d39010a5f0_0 .net *"_ivl_42", 31 0, L_000001d39015c380;  1 drivers
v000001d39010b4f0_0 .net *"_ivl_44", 31 0, L_000001d39015cb60;  1 drivers
v000001d39010ac30_0 .net *"_ivl_46", 31 0, L_000001d39015c4d0;  1 drivers
v000001d39010a690_0 .net *"_ivl_48", 31 0, L_000001d39015b9e0;  1 drivers
v000001d39010aff0_0 .net *"_ivl_50", 31 0, L_000001d39015b6d0;  1 drivers
v000001d39010af50_0 .net *"_ivl_7", 0 0, L_000001d39013d9a0;  1 drivers
v000001d39010b770_0 .net *"_ivl_8", 0 0, L_000001d39015bf20;  1 drivers
v000001d39010a190_0 .net "ina", 31 0, v000001d3901102f0_0;  alias, 1 drivers
v000001d39010b090_0 .net "inb", 31 0, L_000001d3901c09b0;  alias, 1 drivers
v000001d39010a230_0 .net "inc", 31 0, v000001d3900ff890_0;  alias, 1 drivers
v000001d39010b1d0_0 .net "ind", 31 0, L_000001d39013d680;  alias, 1 drivers
v000001d39010b270_0 .net "out", 31 0, L_000001d39015c000;  alias, 1 drivers
v000001d39010b310_0 .net "s0", 31 0, L_000001d39015bd60;  1 drivers
v000001d39010b3b0_0 .net "s1", 31 0, L_000001d39015c310;  1 drivers
v000001d39010b450_0 .net "s2", 31 0, L_000001d39015ccb0;  1 drivers
v000001d390110ed0_0 .net "s3", 31 0, L_000001d39015b3c0;  1 drivers
v000001d390111010_0 .net "sel", 1 0, L_000001d390140b00;  alias, 1 drivers
L_000001d39013d720 .part L_000001d390140b00, 1, 1;
LS_000001d39013c500_0_0 .concat [ 1 1 1 1], L_000001d39015ba50, L_000001d39015ba50, L_000001d39015ba50, L_000001d39015ba50;
LS_000001d39013c500_0_4 .concat [ 1 1 1 1], L_000001d39015ba50, L_000001d39015ba50, L_000001d39015ba50, L_000001d39015ba50;
LS_000001d39013c500_0_8 .concat [ 1 1 1 1], L_000001d39015ba50, L_000001d39015ba50, L_000001d39015ba50, L_000001d39015ba50;
LS_000001d39013c500_0_12 .concat [ 1 1 1 1], L_000001d39015ba50, L_000001d39015ba50, L_000001d39015ba50, L_000001d39015ba50;
LS_000001d39013c500_0_16 .concat [ 1 1 1 1], L_000001d39015ba50, L_000001d39015ba50, L_000001d39015ba50, L_000001d39015ba50;
LS_000001d39013c500_0_20 .concat [ 1 1 1 1], L_000001d39015ba50, L_000001d39015ba50, L_000001d39015ba50, L_000001d39015ba50;
LS_000001d39013c500_0_24 .concat [ 1 1 1 1], L_000001d39015ba50, L_000001d39015ba50, L_000001d39015ba50, L_000001d39015ba50;
LS_000001d39013c500_0_28 .concat [ 1 1 1 1], L_000001d39015ba50, L_000001d39015ba50, L_000001d39015ba50, L_000001d39015ba50;
LS_000001d39013c500_1_0 .concat [ 4 4 4 4], LS_000001d39013c500_0_0, LS_000001d39013c500_0_4, LS_000001d39013c500_0_8, LS_000001d39013c500_0_12;
LS_000001d39013c500_1_4 .concat [ 4 4 4 4], LS_000001d39013c500_0_16, LS_000001d39013c500_0_20, LS_000001d39013c500_0_24, LS_000001d39013c500_0_28;
L_000001d39013c500 .concat [ 16 16 0 0], LS_000001d39013c500_1_0, LS_000001d39013c500_1_4;
L_000001d39013d9a0 .part L_000001d390140b00, 0, 1;
LS_000001d39013dae0_0_0 .concat [ 1 1 1 1], L_000001d39015bf20, L_000001d39015bf20, L_000001d39015bf20, L_000001d39015bf20;
LS_000001d39013dae0_0_4 .concat [ 1 1 1 1], L_000001d39015bf20, L_000001d39015bf20, L_000001d39015bf20, L_000001d39015bf20;
LS_000001d39013dae0_0_8 .concat [ 1 1 1 1], L_000001d39015bf20, L_000001d39015bf20, L_000001d39015bf20, L_000001d39015bf20;
LS_000001d39013dae0_0_12 .concat [ 1 1 1 1], L_000001d39015bf20, L_000001d39015bf20, L_000001d39015bf20, L_000001d39015bf20;
LS_000001d39013dae0_0_16 .concat [ 1 1 1 1], L_000001d39015bf20, L_000001d39015bf20, L_000001d39015bf20, L_000001d39015bf20;
LS_000001d39013dae0_0_20 .concat [ 1 1 1 1], L_000001d39015bf20, L_000001d39015bf20, L_000001d39015bf20, L_000001d39015bf20;
LS_000001d39013dae0_0_24 .concat [ 1 1 1 1], L_000001d39015bf20, L_000001d39015bf20, L_000001d39015bf20, L_000001d39015bf20;
LS_000001d39013dae0_0_28 .concat [ 1 1 1 1], L_000001d39015bf20, L_000001d39015bf20, L_000001d39015bf20, L_000001d39015bf20;
LS_000001d39013dae0_1_0 .concat [ 4 4 4 4], LS_000001d39013dae0_0_0, LS_000001d39013dae0_0_4, LS_000001d39013dae0_0_8, LS_000001d39013dae0_0_12;
LS_000001d39013dae0_1_4 .concat [ 4 4 4 4], LS_000001d39013dae0_0_16, LS_000001d39013dae0_0_20, LS_000001d39013dae0_0_24, LS_000001d39013dae0_0_28;
L_000001d39013dae0 .concat [ 16 16 0 0], LS_000001d39013dae0_1_0, LS_000001d39013dae0_1_4;
L_000001d39013dfe0 .part L_000001d390140b00, 1, 1;
LS_000001d39013caa0_0_0 .concat [ 1 1 1 1], L_000001d39015bf90, L_000001d39015bf90, L_000001d39015bf90, L_000001d39015bf90;
LS_000001d39013caa0_0_4 .concat [ 1 1 1 1], L_000001d39015bf90, L_000001d39015bf90, L_000001d39015bf90, L_000001d39015bf90;
LS_000001d39013caa0_0_8 .concat [ 1 1 1 1], L_000001d39015bf90, L_000001d39015bf90, L_000001d39015bf90, L_000001d39015bf90;
LS_000001d39013caa0_0_12 .concat [ 1 1 1 1], L_000001d39015bf90, L_000001d39015bf90, L_000001d39015bf90, L_000001d39015bf90;
LS_000001d39013caa0_0_16 .concat [ 1 1 1 1], L_000001d39015bf90, L_000001d39015bf90, L_000001d39015bf90, L_000001d39015bf90;
LS_000001d39013caa0_0_20 .concat [ 1 1 1 1], L_000001d39015bf90, L_000001d39015bf90, L_000001d39015bf90, L_000001d39015bf90;
LS_000001d39013caa0_0_24 .concat [ 1 1 1 1], L_000001d39015bf90, L_000001d39015bf90, L_000001d39015bf90, L_000001d39015bf90;
LS_000001d39013caa0_0_28 .concat [ 1 1 1 1], L_000001d39015bf90, L_000001d39015bf90, L_000001d39015bf90, L_000001d39015bf90;
LS_000001d39013caa0_1_0 .concat [ 4 4 4 4], LS_000001d39013caa0_0_0, LS_000001d39013caa0_0_4, LS_000001d39013caa0_0_8, LS_000001d39013caa0_0_12;
LS_000001d39013caa0_1_4 .concat [ 4 4 4 4], LS_000001d39013caa0_0_16, LS_000001d39013caa0_0_20, LS_000001d39013caa0_0_24, LS_000001d39013caa0_0_28;
L_000001d39013caa0 .concat [ 16 16 0 0], LS_000001d39013caa0_1_0, LS_000001d39013caa0_1_4;
L_000001d39013c000 .part L_000001d390140b00, 0, 1;
LS_000001d39013d2c0_0_0 .concat [ 1 1 1 1], L_000001d39013c000, L_000001d39013c000, L_000001d39013c000, L_000001d39013c000;
LS_000001d39013d2c0_0_4 .concat [ 1 1 1 1], L_000001d39013c000, L_000001d39013c000, L_000001d39013c000, L_000001d39013c000;
LS_000001d39013d2c0_0_8 .concat [ 1 1 1 1], L_000001d39013c000, L_000001d39013c000, L_000001d39013c000, L_000001d39013c000;
LS_000001d39013d2c0_0_12 .concat [ 1 1 1 1], L_000001d39013c000, L_000001d39013c000, L_000001d39013c000, L_000001d39013c000;
LS_000001d39013d2c0_0_16 .concat [ 1 1 1 1], L_000001d39013c000, L_000001d39013c000, L_000001d39013c000, L_000001d39013c000;
LS_000001d39013d2c0_0_20 .concat [ 1 1 1 1], L_000001d39013c000, L_000001d39013c000, L_000001d39013c000, L_000001d39013c000;
LS_000001d39013d2c0_0_24 .concat [ 1 1 1 1], L_000001d39013c000, L_000001d39013c000, L_000001d39013c000, L_000001d39013c000;
LS_000001d39013d2c0_0_28 .concat [ 1 1 1 1], L_000001d39013c000, L_000001d39013c000, L_000001d39013c000, L_000001d39013c000;
LS_000001d39013d2c0_1_0 .concat [ 4 4 4 4], LS_000001d39013d2c0_0_0, LS_000001d39013d2c0_0_4, LS_000001d39013d2c0_0_8, LS_000001d39013d2c0_0_12;
LS_000001d39013d2c0_1_4 .concat [ 4 4 4 4], LS_000001d39013d2c0_0_16, LS_000001d39013d2c0_0_20, LS_000001d39013d2c0_0_24, LS_000001d39013d2c0_0_28;
L_000001d39013d2c0 .concat [ 16 16 0 0], LS_000001d39013d2c0_1_0, LS_000001d39013d2c0_1_4;
L_000001d39013dcc0 .part L_000001d390140b00, 1, 1;
LS_000001d39013d5e0_0_0 .concat [ 1 1 1 1], L_000001d39013dcc0, L_000001d39013dcc0, L_000001d39013dcc0, L_000001d39013dcc0;
LS_000001d39013d5e0_0_4 .concat [ 1 1 1 1], L_000001d39013dcc0, L_000001d39013dcc0, L_000001d39013dcc0, L_000001d39013dcc0;
LS_000001d39013d5e0_0_8 .concat [ 1 1 1 1], L_000001d39013dcc0, L_000001d39013dcc0, L_000001d39013dcc0, L_000001d39013dcc0;
LS_000001d39013d5e0_0_12 .concat [ 1 1 1 1], L_000001d39013dcc0, L_000001d39013dcc0, L_000001d39013dcc0, L_000001d39013dcc0;
LS_000001d39013d5e0_0_16 .concat [ 1 1 1 1], L_000001d39013dcc0, L_000001d39013dcc0, L_000001d39013dcc0, L_000001d39013dcc0;
LS_000001d39013d5e0_0_20 .concat [ 1 1 1 1], L_000001d39013dcc0, L_000001d39013dcc0, L_000001d39013dcc0, L_000001d39013dcc0;
LS_000001d39013d5e0_0_24 .concat [ 1 1 1 1], L_000001d39013dcc0, L_000001d39013dcc0, L_000001d39013dcc0, L_000001d39013dcc0;
LS_000001d39013d5e0_0_28 .concat [ 1 1 1 1], L_000001d39013dcc0, L_000001d39013dcc0, L_000001d39013dcc0, L_000001d39013dcc0;
LS_000001d39013d5e0_1_0 .concat [ 4 4 4 4], LS_000001d39013d5e0_0_0, LS_000001d39013d5e0_0_4, LS_000001d39013d5e0_0_8, LS_000001d39013d5e0_0_12;
LS_000001d39013d5e0_1_4 .concat [ 4 4 4 4], LS_000001d39013d5e0_0_16, LS_000001d39013d5e0_0_20, LS_000001d39013d5e0_0_24, LS_000001d39013d5e0_0_28;
L_000001d39013d5e0 .concat [ 16 16 0 0], LS_000001d39013d5e0_1_0, LS_000001d39013d5e0_1_4;
L_000001d39013cdc0 .part L_000001d390140b00, 0, 1;
LS_000001d39013cf00_0_0 .concat [ 1 1 1 1], L_000001d39015c3f0, L_000001d39015c3f0, L_000001d39015c3f0, L_000001d39015c3f0;
LS_000001d39013cf00_0_4 .concat [ 1 1 1 1], L_000001d39015c3f0, L_000001d39015c3f0, L_000001d39015c3f0, L_000001d39015c3f0;
LS_000001d39013cf00_0_8 .concat [ 1 1 1 1], L_000001d39015c3f0, L_000001d39015c3f0, L_000001d39015c3f0, L_000001d39015c3f0;
LS_000001d39013cf00_0_12 .concat [ 1 1 1 1], L_000001d39015c3f0, L_000001d39015c3f0, L_000001d39015c3f0, L_000001d39015c3f0;
LS_000001d39013cf00_0_16 .concat [ 1 1 1 1], L_000001d39015c3f0, L_000001d39015c3f0, L_000001d39015c3f0, L_000001d39015c3f0;
LS_000001d39013cf00_0_20 .concat [ 1 1 1 1], L_000001d39015c3f0, L_000001d39015c3f0, L_000001d39015c3f0, L_000001d39015c3f0;
LS_000001d39013cf00_0_24 .concat [ 1 1 1 1], L_000001d39015c3f0, L_000001d39015c3f0, L_000001d39015c3f0, L_000001d39015c3f0;
LS_000001d39013cf00_0_28 .concat [ 1 1 1 1], L_000001d39015c3f0, L_000001d39015c3f0, L_000001d39015c3f0, L_000001d39015c3f0;
LS_000001d39013cf00_1_0 .concat [ 4 4 4 4], LS_000001d39013cf00_0_0, LS_000001d39013cf00_0_4, LS_000001d39013cf00_0_8, LS_000001d39013cf00_0_12;
LS_000001d39013cf00_1_4 .concat [ 4 4 4 4], LS_000001d39013cf00_0_16, LS_000001d39013cf00_0_20, LS_000001d39013cf00_0_24, LS_000001d39013cf00_0_28;
L_000001d39013cf00 .concat [ 16 16 0 0], LS_000001d39013cf00_1_0, LS_000001d39013cf00_1_4;
L_000001d39013c0a0 .part L_000001d390140b00, 1, 1;
LS_000001d39013dc20_0_0 .concat [ 1 1 1 1], L_000001d39013c0a0, L_000001d39013c0a0, L_000001d39013c0a0, L_000001d39013c0a0;
LS_000001d39013dc20_0_4 .concat [ 1 1 1 1], L_000001d39013c0a0, L_000001d39013c0a0, L_000001d39013c0a0, L_000001d39013c0a0;
LS_000001d39013dc20_0_8 .concat [ 1 1 1 1], L_000001d39013c0a0, L_000001d39013c0a0, L_000001d39013c0a0, L_000001d39013c0a0;
LS_000001d39013dc20_0_12 .concat [ 1 1 1 1], L_000001d39013c0a0, L_000001d39013c0a0, L_000001d39013c0a0, L_000001d39013c0a0;
LS_000001d39013dc20_0_16 .concat [ 1 1 1 1], L_000001d39013c0a0, L_000001d39013c0a0, L_000001d39013c0a0, L_000001d39013c0a0;
LS_000001d39013dc20_0_20 .concat [ 1 1 1 1], L_000001d39013c0a0, L_000001d39013c0a0, L_000001d39013c0a0, L_000001d39013c0a0;
LS_000001d39013dc20_0_24 .concat [ 1 1 1 1], L_000001d39013c0a0, L_000001d39013c0a0, L_000001d39013c0a0, L_000001d39013c0a0;
LS_000001d39013dc20_0_28 .concat [ 1 1 1 1], L_000001d39013c0a0, L_000001d39013c0a0, L_000001d39013c0a0, L_000001d39013c0a0;
LS_000001d39013dc20_1_0 .concat [ 4 4 4 4], LS_000001d39013dc20_0_0, LS_000001d39013dc20_0_4, LS_000001d39013dc20_0_8, LS_000001d39013dc20_0_12;
LS_000001d39013dc20_1_4 .concat [ 4 4 4 4], LS_000001d39013dc20_0_16, LS_000001d39013dc20_0_20, LS_000001d39013dc20_0_24, LS_000001d39013dc20_0_28;
L_000001d39013dc20 .concat [ 16 16 0 0], LS_000001d39013dc20_1_0, LS_000001d39013dc20_1_4;
L_000001d39013c460 .part L_000001d390140b00, 0, 1;
LS_000001d39013c140_0_0 .concat [ 1 1 1 1], L_000001d39013c460, L_000001d39013c460, L_000001d39013c460, L_000001d39013c460;
LS_000001d39013c140_0_4 .concat [ 1 1 1 1], L_000001d39013c460, L_000001d39013c460, L_000001d39013c460, L_000001d39013c460;
LS_000001d39013c140_0_8 .concat [ 1 1 1 1], L_000001d39013c460, L_000001d39013c460, L_000001d39013c460, L_000001d39013c460;
LS_000001d39013c140_0_12 .concat [ 1 1 1 1], L_000001d39013c460, L_000001d39013c460, L_000001d39013c460, L_000001d39013c460;
LS_000001d39013c140_0_16 .concat [ 1 1 1 1], L_000001d39013c460, L_000001d39013c460, L_000001d39013c460, L_000001d39013c460;
LS_000001d39013c140_0_20 .concat [ 1 1 1 1], L_000001d39013c460, L_000001d39013c460, L_000001d39013c460, L_000001d39013c460;
LS_000001d39013c140_0_24 .concat [ 1 1 1 1], L_000001d39013c460, L_000001d39013c460, L_000001d39013c460, L_000001d39013c460;
LS_000001d39013c140_0_28 .concat [ 1 1 1 1], L_000001d39013c460, L_000001d39013c460, L_000001d39013c460, L_000001d39013c460;
LS_000001d39013c140_1_0 .concat [ 4 4 4 4], LS_000001d39013c140_0_0, LS_000001d39013c140_0_4, LS_000001d39013c140_0_8, LS_000001d39013c140_0_12;
LS_000001d39013c140_1_4 .concat [ 4 4 4 4], LS_000001d39013c140_0_16, LS_000001d39013c140_0_20, LS_000001d39013c140_0_24, LS_000001d39013c140_0_28;
L_000001d39013c140 .concat [ 16 16 0 0], LS_000001d39013c140_1_0, LS_000001d39013c140_1_4;
S_000001d3901073c0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001d390106bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d39015bd60 .functor AND 32, L_000001d39013c500, L_000001d39013dae0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d390108570_0 .net "in1", 31 0, L_000001d39013c500;  1 drivers
v000001d39010a410_0 .net "in2", 31 0, L_000001d39013dae0;  1 drivers
v000001d39010b130_0 .net "out", 31 0, L_000001d39015bd60;  alias, 1 drivers
S_000001d390107550 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001d390106bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d39015c310 .functor AND 32, L_000001d39013caa0, L_000001d39013d2c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d39010b590_0 .net "in1", 31 0, L_000001d39013caa0;  1 drivers
v000001d39010a370_0 .net "in2", 31 0, L_000001d39013d2c0;  1 drivers
v000001d39010ab90_0 .net "out", 31 0, L_000001d39015c310;  alias, 1 drivers
S_000001d3901068d0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001d390106bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d39015ccb0 .functor AND 32, L_000001d39013d5e0, L_000001d39013cf00, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d39010a910_0 .net "in1", 31 0, L_000001d39013d5e0;  1 drivers
v000001d39010a870_0 .net "in2", 31 0, L_000001d39013cf00;  1 drivers
v000001d39010acd0_0 .net "out", 31 0, L_000001d39015ccb0;  alias, 1 drivers
S_000001d39010cbb0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001d390106bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d39015b3c0 .functor AND 32, L_000001d39013dc20, L_000001d39013c140, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d39010aeb0_0 .net "in1", 31 0, L_000001d39013dc20;  1 drivers
v000001d39010aaf0_0 .net "in2", 31 0, L_000001d39013c140;  1 drivers
v000001d39010a2d0_0 .net "out", 31 0, L_000001d39015b3c0;  alias, 1 drivers
S_000001d39010d6a0 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000001d38fe5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000001d3901118c0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d3901118f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d390111930 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d390111968 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d3901119a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d3901119d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d390111a10 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d390111a48 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d390111a80 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d390111ab8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d390111af0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d390111b28 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d390111b60 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d390111b98 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d390111bd0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d390111c08 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d390111c40 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d390111c78 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d390111cb0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d390111ce8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d390111d20 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d390111d58 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d390111d90 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d390111dc8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d390111e00 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d390110d90_0 .var "EX1_PC", 31 0;
v000001d390111290_0 .var "EX1_PFC", 31 0;
v000001d3901109d0_0 .var "EX1_forward_to_B", 31 0;
v000001d390110a70_0 .var "EX1_is_beq", 0 0;
v000001d3901113d0_0 .var "EX1_is_bne", 0 0;
v000001d390110b10_0 .var "EX1_is_jal", 0 0;
v000001d390111470_0 .var "EX1_is_jr", 0 0;
v000001d390110bb0_0 .var "EX1_is_oper2_immed", 0 0;
v000001d390111510_0 .var "EX1_memread", 0 0;
v000001d390110c50_0 .var "EX1_memwrite", 0 0;
v000001d3901115b0_0 .var "EX1_opcode", 11 0;
v000001d390110cf0_0 .var "EX1_predicted", 0 0;
v000001d390111650_0 .var "EX1_rd_ind", 4 0;
v000001d390110e30_0 .var "EX1_rd_indzero", 0 0;
v000001d390111790_0 .var "EX1_regwrite", 0 0;
v000001d390110110_0 .var "EX1_rs1", 31 0;
v000001d3901101b0_0 .var "EX1_rs1_ind", 4 0;
v000001d3901102f0_0 .var "EX1_rs2", 31 0;
v000001d390110390_0 .var "EX1_rs2_ind", 4 0;
v000001d39010dd70_0 .net "FLUSH", 0 0, v000001d390114ae0_0;  alias, 1 drivers
v000001d39010e270_0 .net "ID_PC", 31 0, v000001d390119f40_0;  alias, 1 drivers
v000001d39010e630_0 .net "ID_PFC_to_EX", 31 0, L_000001d39013ac00;  alias, 1 drivers
v000001d39010e1d0_0 .net "ID_forward_to_B", 31 0, L_000001d39013a5c0;  alias, 1 drivers
v000001d39010e8b0_0 .net "ID_is_beq", 0 0, L_000001d390139bc0;  alias, 1 drivers
v000001d39010fc10_0 .net "ID_is_bne", 0 0, L_000001d390139d00;  alias, 1 drivers
v000001d39010dc30_0 .net "ID_is_jal", 0 0, L_000001d39013a480;  alias, 1 drivers
v000001d39010e310_0 .net "ID_is_jr", 0 0, L_000001d39013a3e0;  alias, 1 drivers
v000001d39010e3b0_0 .net "ID_is_oper2_immed", 0 0, L_000001d390145a30;  alias, 1 drivers
v000001d39010db90_0 .net "ID_memread", 0 0, L_000001d390139ee0;  alias, 1 drivers
v000001d39010e770_0 .net "ID_memwrite", 0 0, L_000001d39013a200;  alias, 1 drivers
v000001d39010e4f0_0 .net "ID_opcode", 11 0, v000001d39012ca70_0;  alias, 1 drivers
v000001d39010f170_0 .net "ID_predicted", 0 0, v000001d390114220_0;  alias, 1 drivers
v000001d39010eb30_0 .net "ID_rd_ind", 4 0, v000001d39012d3d0_0;  alias, 1 drivers
v000001d39010dff0_0 .net "ID_rd_indzero", 0 0, L_000001d39013a7a0;  1 drivers
v000001d39010de10_0 .net "ID_regwrite", 0 0, L_000001d39013a520;  alias, 1 drivers
v000001d39010e590_0 .net "ID_rs1", 31 0, v000001d390118be0_0;  alias, 1 drivers
v000001d39010e6d0_0 .net "ID_rs1_ind", 4 0, v000001d39012c110_0;  alias, 1 drivers
v000001d39010df50_0 .net "ID_rs2", 31 0, v000001d390118640_0;  alias, 1 drivers
v000001d39010f8f0_0 .net "ID_rs2_ind", 4 0, v000001d39012d510_0;  alias, 1 drivers
v000001d39010e9f0_0 .net "clk", 0 0, L_000001d390146600;  1 drivers
v000001d39010ebd0_0 .net "rst", 0 0, v000001d390140240_0;  alias, 1 drivers
E_000001d39009bd70 .event posedge, v000001d3900ff430_0, v000001d39010e9f0_0;
S_000001d39010c700 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000001d38fe5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000001d390111e40 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d390111e78 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d390111eb0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d390111ee8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d390111f20 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d390111f58 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d390111f90 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d390111fc8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d390112000 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d390112038 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d390112070 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d3901120a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d3901120e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d390112118 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d390112150 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d390112188 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d3901121c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d3901121f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d390112230 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d390112268 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d3901122a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d3901122d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d390112310 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d390112348 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d390112380 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d39010fdf0_0 .net "EX1_ALU_OPER1", 31 0, L_000001d390146d00;  alias, 1 drivers
v000001d39010deb0_0 .net "EX1_ALU_OPER2", 31 0, L_000001d39015b970;  alias, 1 drivers
v000001d39010f5d0_0 .net "EX1_PC", 31 0, v000001d390110d90_0;  alias, 1 drivers
v000001d39010f350_0 .net "EX1_PFC_to_IF", 31 0, L_000001d39013b9c0;  alias, 1 drivers
v000001d39010e810_0 .net "EX1_forward_to_B", 31 0, v000001d3901109d0_0;  alias, 1 drivers
v000001d39010f210_0 .net "EX1_is_beq", 0 0, v000001d390110a70_0;  alias, 1 drivers
v000001d39010ec70_0 .net "EX1_is_bne", 0 0, v000001d3901113d0_0;  alias, 1 drivers
v000001d39010e450_0 .net "EX1_is_jal", 0 0, v000001d390110b10_0;  alias, 1 drivers
v000001d39010e950_0 .net "EX1_is_jr", 0 0, v000001d390111470_0;  alias, 1 drivers
v000001d39010ea90_0 .net "EX1_is_oper2_immed", 0 0, v000001d390110bb0_0;  alias, 1 drivers
v000001d39010ed10_0 .net "EX1_memread", 0 0, v000001d390111510_0;  alias, 1 drivers
v000001d39010edb0_0 .net "EX1_memwrite", 0 0, v000001d390110c50_0;  alias, 1 drivers
v000001d39010e090_0 .net "EX1_opcode", 11 0, v000001d3901115b0_0;  alias, 1 drivers
v000001d39010f990_0 .net "EX1_predicted", 0 0, v000001d390110cf0_0;  alias, 1 drivers
v000001d39010e130_0 .net "EX1_rd_ind", 4 0, v000001d390111650_0;  alias, 1 drivers
v000001d39010ee50_0 .net "EX1_rd_indzero", 0 0, v000001d390110e30_0;  alias, 1 drivers
v000001d39010f3f0_0 .net "EX1_regwrite", 0 0, v000001d390111790_0;  alias, 1 drivers
v000001d39010fd50_0 .net "EX1_rs1", 31 0, v000001d390110110_0;  alias, 1 drivers
v000001d39010eef0_0 .net "EX1_rs1_ind", 4 0, v000001d3901101b0_0;  alias, 1 drivers
v000001d39010f2b0_0 .net "EX1_rs2_ind", 4 0, v000001d390110390_0;  alias, 1 drivers
v000001d39010ef90_0 .net "EX1_rs2_out", 31 0, L_000001d39015c000;  alias, 1 drivers
v000001d39010f490_0 .var "EX2_ALU_OPER1", 31 0;
v000001d39010f030_0 .var "EX2_ALU_OPER2", 31 0;
v000001d39010f0d0_0 .var "EX2_PC", 31 0;
v000001d39010f530_0 .var "EX2_PFC_to_IF", 31 0;
v000001d39010f670_0 .var "EX2_forward_to_B", 31 0;
v000001d39010fcb0_0 .var "EX2_is_beq", 0 0;
v000001d39010f710_0 .var "EX2_is_bne", 0 0;
v000001d39010f7b0_0 .var "EX2_is_jal", 0 0;
v000001d39010f850_0 .var "EX2_is_jr", 0 0;
v000001d39010fa30_0 .var "EX2_is_oper2_immed", 0 0;
v000001d39010fad0_0 .var "EX2_memread", 0 0;
v000001d39010fb70_0 .var "EX2_memwrite", 0 0;
v000001d39010fe90_0 .var "EX2_opcode", 11 0;
v000001d39010ff30_0 .var "EX2_predicted", 0 0;
v000001d39010dcd0_0 .var "EX2_rd_ind", 4 0;
v000001d39010ffd0_0 .var "EX2_rd_indzero", 0 0;
v000001d390110070_0 .var "EX2_regwrite", 0 0;
v000001d39010d910_0 .var "EX2_rs1", 31 0;
v000001d39010d9b0_0 .var "EX2_rs1_ind", 4 0;
v000001d39010da50_0 .var "EX2_rs2_ind", 4 0;
v000001d39010daf0_0 .var "EX2_rs2_out", 31 0;
v000001d3901144a0_0 .net "FLUSH", 0 0, v000001d390114b80_0;  alias, 1 drivers
v000001d3901136e0_0 .net "clk", 0 0, L_000001d39015c770;  1 drivers
v000001d3901149a0_0 .net "rst", 0 0, v000001d390140240_0;  alias, 1 drivers
E_000001d39009c0f0 .event posedge, v000001d3900ff430_0, v000001d3901136e0_0;
S_000001d39010c250 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000001d38fe5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001d39011a3d0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d39011a408 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d39011a440 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d39011a478 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d39011a4b0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d39011a4e8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d39011a520 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d39011a558 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d39011a590 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d39011a5c8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d39011a600 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d39011a638 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d39011a670 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d39011a6a8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d39011a6e0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d39011a718 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d39011a750 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d39011a788 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d39011a7c0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d39011a7f8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d39011a830 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d39011a868 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d39011a8a0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d39011a8d8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d39011a910 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001d390145bf0 .functor OR 1, L_000001d390139bc0, L_000001d390139d00, C4<0>, C4<0>;
L_000001d390146910 .functor AND 1, L_000001d390145bf0, L_000001d3901466e0, C4<1>, C4<1>;
L_000001d390145e90 .functor OR 1, L_000001d390139bc0, L_000001d390139d00, C4<0>, C4<0>;
L_000001d3901464b0 .functor AND 1, L_000001d390145e90, L_000001d3901466e0, C4<1>, C4<1>;
L_000001d390145aa0 .functor OR 1, L_000001d390139bc0, L_000001d390139d00, C4<0>, C4<0>;
L_000001d390145f00 .functor AND 1, L_000001d390145aa0, v000001d390114220_0, C4<1>, C4<1>;
v000001d390119220_0 .net "EX1_memread", 0 0, v000001d390111510_0;  alias, 1 drivers
v000001d3901183c0_0 .net "EX1_opcode", 11 0, v000001d3901115b0_0;  alias, 1 drivers
v000001d3901195e0_0 .net "EX1_rd_ind", 4 0, v000001d390111650_0;  alias, 1 drivers
v000001d3901179c0_0 .net "EX1_rd_indzero", 0 0, v000001d390110e30_0;  alias, 1 drivers
v000001d390118460_0 .net "EX2_memread", 0 0, v000001d39010fad0_0;  alias, 1 drivers
v000001d390118960_0 .net "EX2_opcode", 11 0, v000001d39010fe90_0;  alias, 1 drivers
v000001d3901197c0_0 .net "EX2_rd_ind", 4 0, v000001d39010dcd0_0;  alias, 1 drivers
v000001d390117d80_0 .net "EX2_rd_indzero", 0 0, v000001d39010ffd0_0;  alias, 1 drivers
v000001d3901185a0_0 .net "ID_EX1_flush", 0 0, v000001d390114ae0_0;  alias, 1 drivers
v000001d390118dc0_0 .net "ID_EX2_flush", 0 0, v000001d390114b80_0;  alias, 1 drivers
v000001d3901192c0_0 .net "ID_is_beq", 0 0, L_000001d390139bc0;  alias, 1 drivers
v000001d390117920_0 .net "ID_is_bne", 0 0, L_000001d390139d00;  alias, 1 drivers
v000001d390118f00_0 .net "ID_is_j", 0 0, L_000001d39013a2a0;  alias, 1 drivers
v000001d390119900_0 .net "ID_is_jal", 0 0, L_000001d39013a480;  alias, 1 drivers
v000001d390119b80_0 .net "ID_is_jr", 0 0, L_000001d39013a3e0;  alias, 1 drivers
v000001d390119680_0 .net "ID_opcode", 11 0, v000001d39012ca70_0;  alias, 1 drivers
v000001d3901199a0_0 .net "ID_rs1_ind", 4 0, v000001d39012c110_0;  alias, 1 drivers
v000001d390119180_0 .net "ID_rs2_ind", 4 0, v000001d39012d510_0;  alias, 1 drivers
v000001d390119ae0_0 .net "IF_ID_flush", 0 0, v000001d3901165c0_0;  alias, 1 drivers
v000001d390119040_0 .net "IF_ID_write", 0 0, v000001d390114e00_0;  alias, 1 drivers
v000001d390118140_0 .net "PC_src", 2 0, L_000001d39013b100;  alias, 1 drivers
v000001d3901190e0_0 .net "PFC_to_EX", 31 0, L_000001d39013ac00;  alias, 1 drivers
v000001d390118a00_0 .net "PFC_to_IF", 31 0, L_000001d39013b740;  alias, 1 drivers
v000001d390117a60_0 .net "WB_rd_ind", 4 0, v000001d390128c90_0;  alias, 1 drivers
v000001d390119a40_0 .net "Wrong_prediction", 0 0, L_000001d39015d0a0;  alias, 1 drivers
v000001d390119360_0 .net *"_ivl_11", 0 0, L_000001d3901464b0;  1 drivers
v000001d3901186e0_0 .net *"_ivl_13", 9 0, L_000001d390139760;  1 drivers
v000001d390117880_0 .net *"_ivl_15", 9 0, L_000001d39013ad40;  1 drivers
v000001d390119400_0 .net *"_ivl_16", 9 0, L_000001d39013a840;  1 drivers
v000001d3901194a0_0 .net *"_ivl_19", 9 0, L_000001d39013b420;  1 drivers
v000001d390118820_0 .net *"_ivl_20", 9 0, L_000001d39013b380;  1 drivers
v000001d390117e20_0 .net *"_ivl_25", 0 0, L_000001d390145aa0;  1 drivers
v000001d390118c80_0 .net *"_ivl_27", 0 0, L_000001d390145f00;  1 drivers
v000001d3901180a0_0 .net *"_ivl_29", 9 0, L_000001d39013b6a0;  1 drivers
v000001d390117b00_0 .net *"_ivl_3", 0 0, L_000001d390145bf0;  1 drivers
L_000001d3901601f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000001d390118780_0 .net/2u *"_ivl_30", 9 0, L_000001d3901601f0;  1 drivers
v000001d390117ba0_0 .net *"_ivl_32", 9 0, L_000001d3901394e0;  1 drivers
v000001d390118aa0_0 .net *"_ivl_35", 9 0, L_000001d39013a660;  1 drivers
v000001d390117420_0 .net *"_ivl_37", 9 0, L_000001d390139260;  1 drivers
v000001d390119720_0 .net *"_ivl_38", 9 0, L_000001d39013b560;  1 drivers
v000001d3901174c0_0 .net *"_ivl_40", 9 0, L_000001d390139300;  1 drivers
L_000001d390160238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d3901181e0_0 .net/2s *"_ivl_45", 21 0, L_000001d390160238;  1 drivers
L_000001d390160280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d390117560_0 .net/2s *"_ivl_50", 21 0, L_000001d390160280;  1 drivers
v000001d390117600_0 .net *"_ivl_9", 0 0, L_000001d390145e90;  1 drivers
v000001d3901188c0_0 .net "clk", 0 0, L_000001d39007dc90;  alias, 1 drivers
v000001d390118b40_0 .net "forward_to_B", 31 0, L_000001d39013a5c0;  alias, 1 drivers
v000001d390118d20_0 .net "imm", 31 0, v000001d390115580_0;  1 drivers
v000001d3901176a0_0 .net "inst", 31 0, v000001d390119ea0_0;  alias, 1 drivers
v000001d390117c40_0 .net "is_branch_and_taken", 0 0, L_000001d390146910;  alias, 1 drivers
v000001d390117ce0_0 .net "is_oper2_immed", 0 0, L_000001d390145a30;  alias, 1 drivers
v000001d390117ec0_0 .net "mem_read", 0 0, L_000001d390139ee0;  alias, 1 drivers
v000001d390117f60_0 .net "mem_write", 0 0, L_000001d39013a200;  alias, 1 drivers
v000001d390119c20_0 .net "pc", 31 0, v000001d390119f40_0;  alias, 1 drivers
v000001d390119cc0_0 .net "pc_write", 0 0, v000001d3901156c0_0;  alias, 1 drivers
v000001d39011a1c0_0 .net "predicted", 0 0, L_000001d3901466e0;  1 drivers
v000001d39011a120_0 .net "predicted_to_EX", 0 0, v000001d390114220_0;  alias, 1 drivers
v000001d390119fe0_0 .net "reg_write", 0 0, L_000001d39013a520;  alias, 1 drivers
v000001d39011a260_0 .net "reg_write_from_wb", 0 0, v000001d390128010_0;  alias, 1 drivers
v000001d39011a300_0 .net "rs1", 31 0, v000001d390118be0_0;  alias, 1 drivers
v000001d390119e00_0 .net "rs2", 31 0, v000001d390118640_0;  alias, 1 drivers
v000001d390119d60_0 .net "rst", 0 0, v000001d390140240_0;  alias, 1 drivers
v000001d39011a080_0 .net "wr_reg_data", 31 0, L_000001d3901c09b0;  alias, 1 drivers
L_000001d39013a5c0 .functor MUXZ 32, v000001d390118640_0, v000001d390115580_0, L_000001d390145a30, C4<>;
L_000001d390139760 .part v000001d390119f40_0, 0, 10;
L_000001d39013ad40 .part v000001d390119ea0_0, 0, 10;
L_000001d39013a840 .arith/sum 10, L_000001d390139760, L_000001d39013ad40;
L_000001d39013b420 .part v000001d390119ea0_0, 0, 10;
L_000001d39013b380 .functor MUXZ 10, L_000001d39013b420, L_000001d39013a840, L_000001d3901464b0, C4<>;
L_000001d39013b6a0 .part v000001d390119f40_0, 0, 10;
L_000001d3901394e0 .arith/sum 10, L_000001d39013b6a0, L_000001d3901601f0;
L_000001d39013a660 .part v000001d390119f40_0, 0, 10;
L_000001d390139260 .part v000001d390119ea0_0, 0, 10;
L_000001d39013b560 .arith/sum 10, L_000001d39013a660, L_000001d390139260;
L_000001d390139300 .functor MUXZ 10, L_000001d39013b560, L_000001d3901394e0, L_000001d390145f00, C4<>;
L_000001d39013b740 .concat8 [ 10 22 0 0], L_000001d39013b380, L_000001d390160238;
L_000001d39013ac00 .concat8 [ 10 22 0 0], L_000001d390139300, L_000001d390160280;
S_000001d39010b8f0 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000001d39010c250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001d39011a950 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d39011a988 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d39011a9c0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d39011a9f8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d39011aa30 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d39011aa68 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d39011aaa0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d39011aad8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d39011ab10 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d39011ab48 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d39011ab80 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d39011abb8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d39011abf0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d39011ac28 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d39011ac60 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d39011ac98 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d39011acd0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d39011ad08 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d39011ad40 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d39011ad78 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d39011adb0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d39011ade8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d39011ae20 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d39011ae58 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d39011ae90 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001d390146360 .functor OR 1, L_000001d3901466e0, L_000001d39013afc0, C4<0>, C4<0>;
L_000001d3901458e0 .functor OR 1, L_000001d390146360, L_000001d39013b4c0, C4<0>, C4<0>;
v000001d390112880_0 .net "EX1_opcode", 11 0, v000001d3901115b0_0;  alias, 1 drivers
v000001d390113e60_0 .net "EX2_opcode", 11 0, v000001d39010fe90_0;  alias, 1 drivers
v000001d390113aa0_0 .net "ID_opcode", 11 0, v000001d39012ca70_0;  alias, 1 drivers
v000001d390112e20_0 .net "PC_src", 2 0, L_000001d39013b100;  alias, 1 drivers
v000001d390114a40_0 .net "Wrong_prediction", 0 0, L_000001d39015d0a0;  alias, 1 drivers
L_000001d3901603e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001d390112f60_0 .net/2u *"_ivl_0", 2 0, L_000001d3901603e8;  1 drivers
v000001d390112a60_0 .net *"_ivl_10", 0 0, L_000001d39013af20;  1 drivers
L_000001d390160508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001d390114040_0 .net/2u *"_ivl_12", 2 0, L_000001d390160508;  1 drivers
L_000001d390160550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001d3901126a0_0 .net/2u *"_ivl_14", 11 0, L_000001d390160550;  1 drivers
v000001d390113000_0 .net *"_ivl_16", 0 0, L_000001d39013afc0;  1 drivers
v000001d390112c40_0 .net *"_ivl_19", 0 0, L_000001d390146360;  1 drivers
L_000001d390160430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001d390112b00_0 .net/2u *"_ivl_2", 11 0, L_000001d390160430;  1 drivers
L_000001d390160598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001d390112ce0_0 .net/2u *"_ivl_20", 11 0, L_000001d390160598;  1 drivers
v000001d390112d80_0 .net *"_ivl_22", 0 0, L_000001d39013b4c0;  1 drivers
v000001d3901130a0_0 .net *"_ivl_25", 0 0, L_000001d3901458e0;  1 drivers
L_000001d3901605e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001d390113f00_0 .net/2u *"_ivl_26", 2 0, L_000001d3901605e0;  1 drivers
L_000001d390160628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001d390114720_0 .net/2u *"_ivl_28", 2 0, L_000001d390160628;  1 drivers
v000001d390113320_0 .net *"_ivl_30", 2 0, L_000001d3901398a0;  1 drivers
v000001d390114860_0 .net *"_ivl_32", 2 0, L_000001d390139800;  1 drivers
v000001d390114360_0 .net *"_ivl_34", 2 0, L_000001d39013b600;  1 drivers
v000001d390114400_0 .net *"_ivl_4", 0 0, L_000001d39013aca0;  1 drivers
L_000001d390160478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001d390113460_0 .net/2u *"_ivl_6", 2 0, L_000001d390160478;  1 drivers
L_000001d3901604c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001d390113500_0 .net/2u *"_ivl_8", 11 0, L_000001d3901604c0;  1 drivers
v000001d390113fa0_0 .net "clk", 0 0, L_000001d39007dc90;  alias, 1 drivers
v000001d390113be0_0 .net "predicted", 0 0, L_000001d3901466e0;  alias, 1 drivers
v000001d3901135a0_0 .net "predicted_to_EX", 0 0, v000001d390114220_0;  alias, 1 drivers
v000001d390113640_0 .net "rst", 0 0, v000001d390140240_0;  alias, 1 drivers
v000001d390113780_0 .net "state", 1 0, v000001d3901129c0_0;  1 drivers
L_000001d39013aca0 .cmp/eq 12, v000001d39012ca70_0, L_000001d390160430;
L_000001d39013af20 .cmp/eq 12, v000001d3901115b0_0, L_000001d3901604c0;
L_000001d39013afc0 .cmp/eq 12, v000001d39012ca70_0, L_000001d390160550;
L_000001d39013b4c0 .cmp/eq 12, v000001d39012ca70_0, L_000001d390160598;
L_000001d3901398a0 .functor MUXZ 3, L_000001d390160628, L_000001d3901605e0, L_000001d3901458e0, C4<>;
L_000001d390139800 .functor MUXZ 3, L_000001d3901398a0, L_000001d390160508, L_000001d39013af20, C4<>;
L_000001d39013b600 .functor MUXZ 3, L_000001d390139800, L_000001d390160478, L_000001d39013aca0, C4<>;
L_000001d39013b100 .functor MUXZ 3, L_000001d39013b600, L_000001d3901603e8, L_000001d39015d0a0, C4<>;
S_000001d39010d380 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001d39010b8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001d39011aed0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d39011af08 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d39011af40 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d39011af78 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d39011afb0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d39011afe8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d39011b020 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d39011b058 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d39011b090 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d39011b0c8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d39011b100 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d39011b138 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d39011b170 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d39011b1a8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d39011b1e0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d39011b218 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d39011b250 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d39011b288 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d39011b2c0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d39011b2f8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d39011b330 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d39011b368 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d39011b3a0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d39011b3d8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d39011b410 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001d390145c60 .functor OR 1, L_000001d39013aac0, L_000001d39013ab60, C4<0>, C4<0>;
L_000001d3901461a0 .functor OR 1, L_000001d39013ae80, L_000001d39013b060, C4<0>, C4<0>;
L_000001d390145f70 .functor AND 1, L_000001d390145c60, L_000001d3901461a0, C4<1>, C4<1>;
L_000001d390145cd0 .functor NOT 1, L_000001d390145f70, C4<0>, C4<0>, C4<0>;
L_000001d390146520 .functor OR 1, v000001d390140240_0, L_000001d390145cd0, C4<0>, C4<0>;
L_000001d3901466e0 .functor NOT 1, L_000001d390146520, C4<0>, C4<0>, C4<0>;
v000001d390113280_0 .net "EX_opcode", 11 0, v000001d39010fe90_0;  alias, 1 drivers
v000001d390113140_0 .net "ID_opcode", 11 0, v000001d39012ca70_0;  alias, 1 drivers
v000001d390114680_0 .net "Wrong_prediction", 0 0, L_000001d39015d0a0;  alias, 1 drivers
L_000001d3901602c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001d3901147c0_0 .net/2u *"_ivl_0", 11 0, L_000001d3901602c8;  1 drivers
L_000001d390160358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001d390113960_0 .net/2u *"_ivl_10", 1 0, L_000001d390160358;  1 drivers
v000001d390114180_0 .net *"_ivl_12", 0 0, L_000001d39013ae80;  1 drivers
L_000001d3901603a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001d390112920_0 .net/2u *"_ivl_14", 1 0, L_000001d3901603a0;  1 drivers
v000001d3901133c0_0 .net *"_ivl_16", 0 0, L_000001d39013b060;  1 drivers
v000001d3901138c0_0 .net *"_ivl_19", 0 0, L_000001d3901461a0;  1 drivers
v000001d3901145e0_0 .net *"_ivl_2", 0 0, L_000001d39013aac0;  1 drivers
v000001d390113dc0_0 .net *"_ivl_21", 0 0, L_000001d390145f70;  1 drivers
v000001d390112420_0 .net *"_ivl_22", 0 0, L_000001d390145cd0;  1 drivers
v000001d390113a00_0 .net *"_ivl_25", 0 0, L_000001d390146520;  1 drivers
L_000001d390160310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001d390112560_0 .net/2u *"_ivl_4", 11 0, L_000001d390160310;  1 drivers
v000001d390112ba0_0 .net *"_ivl_6", 0 0, L_000001d39013ab60;  1 drivers
v000001d390112ec0_0 .net *"_ivl_9", 0 0, L_000001d390145c60;  1 drivers
v000001d3901140e0_0 .net "clk", 0 0, L_000001d39007dc90;  alias, 1 drivers
v000001d390112600_0 .net "predicted", 0 0, L_000001d3901466e0;  alias, 1 drivers
v000001d390114220_0 .var "predicted_to_EX", 0 0;
v000001d3901142c0_0 .net "rst", 0 0, v000001d390140240_0;  alias, 1 drivers
v000001d3901129c0_0 .var "state", 1 0;
E_000001d39009c3f0 .event posedge, v000001d3901140e0_0, v000001d3900ff430_0;
L_000001d39013aac0 .cmp/eq 12, v000001d39012ca70_0, L_000001d3901602c8;
L_000001d39013ab60 .cmp/eq 12, v000001d39012ca70_0, L_000001d390160310;
L_000001d39013ae80 .cmp/eq 2, v000001d3901129c0_0, L_000001d390160358;
L_000001d39013b060 .cmp/eq 2, v000001d3901129c0_0, L_000001d3901603a0;
S_000001d39010d510 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000001d39010c250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000001d39011d460 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d39011d498 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d39011d4d0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d39011d508 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d39011d540 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d39011d578 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d39011d5b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d39011d5e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d39011d620 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d39011d658 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d39011d690 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d39011d6c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d39011d700 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d39011d738 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d39011d770 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d39011d7a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d39011d7e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d39011d818 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d39011d850 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d39011d888 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d39011d8c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d39011d8f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d39011d930 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d39011d968 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d39011d9a0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d390114540_0 .net "EX1_memread", 0 0, v000001d390111510_0;  alias, 1 drivers
v000001d390113820_0 .net "EX1_rd_ind", 4 0, v000001d390111650_0;  alias, 1 drivers
v000001d390113b40_0 .net "EX1_rd_indzero", 0 0, v000001d390110e30_0;  alias, 1 drivers
v000001d390114900_0 .net "EX2_memread", 0 0, v000001d39010fad0_0;  alias, 1 drivers
v000001d390113c80_0 .net "EX2_rd_ind", 4 0, v000001d39010dcd0_0;  alias, 1 drivers
v000001d390113d20_0 .net "EX2_rd_indzero", 0 0, v000001d39010ffd0_0;  alias, 1 drivers
v000001d390114ae0_0 .var "ID_EX1_flush", 0 0;
v000001d390114b80_0 .var "ID_EX2_flush", 0 0;
v000001d3901124c0_0 .net "ID_opcode", 11 0, v000001d39012ca70_0;  alias, 1 drivers
v000001d390112740_0 .net "ID_rs1_ind", 4 0, v000001d39012c110_0;  alias, 1 drivers
v000001d3901127e0_0 .net "ID_rs2_ind", 4 0, v000001d39012d510_0;  alias, 1 drivers
v000001d390114e00_0 .var "IF_ID_Write", 0 0;
v000001d3901165c0_0 .var "IF_ID_flush", 0 0;
v000001d3901156c0_0 .var "PC_Write", 0 0;
v000001d390115440_0 .net "Wrong_prediction", 0 0, L_000001d39015d0a0;  alias, 1 drivers
E_000001d39009c1f0/0 .event anyedge, v000001d390105380_0, v000001d390111510_0, v000001d390110e30_0, v000001d39010e6d0_0;
E_000001d39009c1f0/1 .event anyedge, v000001d390111650_0, v000001d39010f8f0_0, v000001d390023570_0, v000001d39010ffd0_0;
E_000001d39009c1f0/2 .event anyedge, v000001d3900ffed0_0, v000001d39010e4f0_0;
E_000001d39009c1f0 .event/or E_000001d39009c1f0/0, E_000001d39009c1f0/1, E_000001d39009c1f0/2;
S_000001d39010bc10 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000001d39010c250;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000001d39011d9e0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d39011da18 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d39011da50 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d39011da88 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d39011dac0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d39011daf8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d39011db30 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d39011db68 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d39011dba0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d39011dbd8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d39011dc10 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d39011dc48 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d39011dc80 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d39011dcb8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d39011dcf0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d39011dd28 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d39011dd60 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d39011dd98 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d39011ddd0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d39011de08 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d39011de40 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d39011de78 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d39011deb0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d39011dee8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d39011df20 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001d390146440 .functor OR 1, L_000001d39013b1a0, L_000001d390139080, C4<0>, C4<0>;
L_000001d390146280 .functor OR 1, L_000001d390146440, L_000001d3901399e0, C4<0>, C4<0>;
L_000001d390146c20 .functor OR 1, L_000001d390146280, L_000001d390139a80, C4<0>, C4<0>;
L_000001d390145560 .functor OR 1, L_000001d390146c20, L_000001d39013b240, C4<0>, C4<0>;
L_000001d390145fe0 .functor OR 1, L_000001d390145560, L_000001d39013a020, C4<0>, C4<0>;
L_000001d390146050 .functor OR 1, L_000001d390145fe0, L_000001d39013a0c0, C4<0>, C4<0>;
L_000001d3901463d0 .functor OR 1, L_000001d390146050, L_000001d390139120, C4<0>, C4<0>;
L_000001d390145a30 .functor OR 1, L_000001d3901463d0, L_000001d390139b20, C4<0>, C4<0>;
L_000001d390145b10 .functor OR 1, L_000001d3901391c0, L_000001d390139da0, C4<0>, C4<0>;
L_000001d3901455d0 .functor OR 1, L_000001d390145b10, L_000001d3901393a0, C4<0>, C4<0>;
L_000001d3901460c0 .functor OR 1, L_000001d3901455d0, L_000001d390139e40, C4<0>, C4<0>;
L_000001d390145410 .functor OR 1, L_000001d3901460c0, L_000001d390139f80, C4<0>, C4<0>;
v000001d390114cc0_0 .net "ID_opcode", 11 0, v000001d39012ca70_0;  alias, 1 drivers
L_000001d390160670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001d390116980_0 .net/2u *"_ivl_0", 11 0, L_000001d390160670;  1 drivers
L_000001d390160700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001d3901168e0_0 .net/2u *"_ivl_10", 11 0, L_000001d390160700;  1 drivers
L_000001d390160bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001d390115b20_0 .net/2u *"_ivl_102", 11 0, L_000001d390160bc8;  1 drivers
L_000001d390160c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001d390116480_0 .net/2u *"_ivl_106", 11 0, L_000001d390160c10;  1 drivers
v000001d390116de0_0 .net *"_ivl_12", 0 0, L_000001d3901399e0;  1 drivers
v000001d390116ac0_0 .net *"_ivl_15", 0 0, L_000001d390146280;  1 drivers
L_000001d390160748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001d390115120_0 .net/2u *"_ivl_16", 11 0, L_000001d390160748;  1 drivers
v000001d390116660_0 .net *"_ivl_18", 0 0, L_000001d390139a80;  1 drivers
v000001d390114d60_0 .net *"_ivl_2", 0 0, L_000001d39013b1a0;  1 drivers
v000001d390115940_0 .net *"_ivl_21", 0 0, L_000001d390146c20;  1 drivers
L_000001d390160790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001d390116e80_0 .net/2u *"_ivl_22", 11 0, L_000001d390160790;  1 drivers
v000001d390116f20_0 .net *"_ivl_24", 0 0, L_000001d39013b240;  1 drivers
v000001d390116200_0 .net *"_ivl_27", 0 0, L_000001d390145560;  1 drivers
L_000001d3901607d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001d390116160_0 .net/2u *"_ivl_28", 11 0, L_000001d3901607d8;  1 drivers
v000001d390117100_0 .net *"_ivl_30", 0 0, L_000001d39013a020;  1 drivers
v000001d390116fc0_0 .net *"_ivl_33", 0 0, L_000001d390145fe0;  1 drivers
L_000001d390160820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001d390115da0_0 .net/2u *"_ivl_34", 11 0, L_000001d390160820;  1 drivers
v000001d3901160c0_0 .net *"_ivl_36", 0 0, L_000001d39013a0c0;  1 drivers
v000001d390115f80_0 .net *"_ivl_39", 0 0, L_000001d390146050;  1 drivers
L_000001d3901606b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001d390117060_0 .net/2u *"_ivl_4", 11 0, L_000001d3901606b8;  1 drivers
L_000001d390160868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001d390114c20_0 .net/2u *"_ivl_40", 11 0, L_000001d390160868;  1 drivers
v000001d390115e40_0 .net *"_ivl_42", 0 0, L_000001d390139120;  1 drivers
v000001d3901171a0_0 .net *"_ivl_45", 0 0, L_000001d3901463d0;  1 drivers
L_000001d3901608b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001d390114ea0_0 .net/2u *"_ivl_46", 11 0, L_000001d3901608b0;  1 drivers
v000001d390117240_0 .net *"_ivl_48", 0 0, L_000001d390139b20;  1 drivers
L_000001d3901608f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001d390116520_0 .net/2u *"_ivl_52", 11 0, L_000001d3901608f8;  1 drivers
L_000001d390160940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001d3901159e0_0 .net/2u *"_ivl_56", 11 0, L_000001d390160940;  1 drivers
v000001d390116a20_0 .net *"_ivl_6", 0 0, L_000001d390139080;  1 drivers
L_000001d390160988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001d390116b60_0 .net/2u *"_ivl_60", 11 0, L_000001d390160988;  1 drivers
L_000001d3901609d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001d3901172e0_0 .net/2u *"_ivl_64", 11 0, L_000001d3901609d0;  1 drivers
L_000001d390160a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001d390115760_0 .net/2u *"_ivl_68", 11 0, L_000001d390160a18;  1 drivers
L_000001d390160a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001d390115800_0 .net/2u *"_ivl_72", 11 0, L_000001d390160a60;  1 drivers
v000001d390115bc0_0 .net *"_ivl_74", 0 0, L_000001d3901391c0;  1 drivers
L_000001d390160aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001d390115080_0 .net/2u *"_ivl_76", 11 0, L_000001d390160aa8;  1 drivers
v000001d390116700_0 .net *"_ivl_78", 0 0, L_000001d390139da0;  1 drivers
v000001d390117380_0 .net *"_ivl_81", 0 0, L_000001d390145b10;  1 drivers
L_000001d390160af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001d3901162a0_0 .net/2u *"_ivl_82", 11 0, L_000001d390160af0;  1 drivers
v000001d390115620_0 .net *"_ivl_84", 0 0, L_000001d3901393a0;  1 drivers
v000001d390115d00_0 .net *"_ivl_87", 0 0, L_000001d3901455d0;  1 drivers
L_000001d390160b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001d390114f40_0 .net/2u *"_ivl_88", 11 0, L_000001d390160b38;  1 drivers
v000001d3901158a0_0 .net *"_ivl_9", 0 0, L_000001d390146440;  1 drivers
v000001d390115c60_0 .net *"_ivl_90", 0 0, L_000001d390139e40;  1 drivers
v000001d390116340_0 .net *"_ivl_93", 0 0, L_000001d3901460c0;  1 drivers
L_000001d390160b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001d3901153a0_0 .net/2u *"_ivl_94", 11 0, L_000001d390160b80;  1 drivers
v000001d3901151c0_0 .net *"_ivl_96", 0 0, L_000001d390139f80;  1 drivers
v000001d390114fe0_0 .net *"_ivl_99", 0 0, L_000001d390145410;  1 drivers
v000001d390115260_0 .net "is_beq", 0 0, L_000001d390139bc0;  alias, 1 drivers
v000001d3901167a0_0 .net "is_bne", 0 0, L_000001d390139d00;  alias, 1 drivers
v000001d390116020_0 .net "is_j", 0 0, L_000001d39013a2a0;  alias, 1 drivers
v000001d3901154e0_0 .net "is_jal", 0 0, L_000001d39013a480;  alias, 1 drivers
v000001d390115a80_0 .net "is_jr", 0 0, L_000001d39013a3e0;  alias, 1 drivers
v000001d390115ee0_0 .net "is_oper2_immed", 0 0, L_000001d390145a30;  alias, 1 drivers
v000001d390116840_0 .net "memread", 0 0, L_000001d390139ee0;  alias, 1 drivers
v000001d3901163e0_0 .net "memwrite", 0 0, L_000001d39013a200;  alias, 1 drivers
v000001d390115300_0 .net "regwrite", 0 0, L_000001d39013a520;  alias, 1 drivers
L_000001d39013b1a0 .cmp/eq 12, v000001d39012ca70_0, L_000001d390160670;
L_000001d390139080 .cmp/eq 12, v000001d39012ca70_0, L_000001d3901606b8;
L_000001d3901399e0 .cmp/eq 12, v000001d39012ca70_0, L_000001d390160700;
L_000001d390139a80 .cmp/eq 12, v000001d39012ca70_0, L_000001d390160748;
L_000001d39013b240 .cmp/eq 12, v000001d39012ca70_0, L_000001d390160790;
L_000001d39013a020 .cmp/eq 12, v000001d39012ca70_0, L_000001d3901607d8;
L_000001d39013a0c0 .cmp/eq 12, v000001d39012ca70_0, L_000001d390160820;
L_000001d390139120 .cmp/eq 12, v000001d39012ca70_0, L_000001d390160868;
L_000001d390139b20 .cmp/eq 12, v000001d39012ca70_0, L_000001d3901608b0;
L_000001d390139bc0 .cmp/eq 12, v000001d39012ca70_0, L_000001d3901608f8;
L_000001d390139d00 .cmp/eq 12, v000001d39012ca70_0, L_000001d390160940;
L_000001d39013a3e0 .cmp/eq 12, v000001d39012ca70_0, L_000001d390160988;
L_000001d39013a480 .cmp/eq 12, v000001d39012ca70_0, L_000001d3901609d0;
L_000001d39013a2a0 .cmp/eq 12, v000001d39012ca70_0, L_000001d390160a18;
L_000001d3901391c0 .cmp/eq 12, v000001d39012ca70_0, L_000001d390160a60;
L_000001d390139da0 .cmp/eq 12, v000001d39012ca70_0, L_000001d390160aa8;
L_000001d3901393a0 .cmp/eq 12, v000001d39012ca70_0, L_000001d390160af0;
L_000001d390139e40 .cmp/eq 12, v000001d39012ca70_0, L_000001d390160b38;
L_000001d390139f80 .cmp/eq 12, v000001d39012ca70_0, L_000001d390160b80;
L_000001d39013a520 .reduce/nor L_000001d390145410;
L_000001d390139ee0 .cmp/eq 12, v000001d39012ca70_0, L_000001d390160bc8;
L_000001d39013a200 .cmp/eq 12, v000001d39012ca70_0, L_000001d390160c10;
S_000001d39010cd40 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000001d39010c250;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001d390125f70 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d390125fa8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d390125fe0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d390126018 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d390126050 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d390126088 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d3901260c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d3901260f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d390126130 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d390126168 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d3901261a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d3901261d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d390126210 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d390126248 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d390126280 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d3901262b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d3901262f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d390126328 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d390126360 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d390126398 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d3901263d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d390126408 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d390126440 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d390126478 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d3901264b0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d390115580_0 .var "Immed", 31 0;
v000001d390116c00_0 .net "Inst", 31 0, v000001d390119ea0_0;  alias, 1 drivers
v000001d390116ca0_0 .net "opcode", 11 0, v000001d39012ca70_0;  alias, 1 drivers
E_000001d39009c6b0 .event anyedge, v000001d39010e4f0_0, v000001d390116c00_0;
S_000001d39010ca20 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000001d39010c250;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001d390118be0_0 .var "Read_data1", 31 0;
v000001d390118640_0 .var "Read_data2", 31 0;
v000001d390118320_0 .net "Read_reg1", 4 0, v000001d39012c110_0;  alias, 1 drivers
v000001d390118fa0_0 .net "Read_reg2", 4 0, v000001d39012d510_0;  alias, 1 drivers
v000001d390118500_0 .net "Write_data", 31 0, L_000001d3901c09b0;  alias, 1 drivers
v000001d390117740_0 .net "Write_en", 0 0, v000001d390128010_0;  alias, 1 drivers
v000001d3901177e0_0 .net "Write_reg", 4 0, v000001d390128c90_0;  alias, 1 drivers
v000001d390119540_0 .net "clk", 0 0, L_000001d39007dc90;  alias, 1 drivers
v000001d390118000_0 .var/i "i", 31 0;
v000001d390119860 .array "reg_file", 0 31, 31 0;
v000001d390118280_0 .net "rst", 0 0, v000001d390140240_0;  alias, 1 drivers
E_000001d39009be70 .event posedge, v000001d3901140e0_0;
S_000001d39010c3e0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001d39010ca20;
 .timescale 0 0;
v000001d390118e60_0 .var/i "i", 31 0;
S_000001d39010c0c0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000001d38fe5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001d3901264f0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d390126528 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d390126560 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d390126598 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d3901265d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d390126608 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d390126640 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d390126678 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d3901266b0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d3901266e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d390126720 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d390126758 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d390126790 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d3901267c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d390126800 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d390126838 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d390126870 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d3901268a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d3901268e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d390126918 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d390126950 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d390126988 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d3901269c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d3901269f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d390126a30 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d390119ea0_0 .var "ID_INST", 31 0;
v000001d390119f40_0 .var "ID_PC", 31 0;
v000001d39012ca70_0 .var "ID_opcode", 11 0;
v000001d39012d3d0_0 .var "ID_rd_ind", 4 0;
v000001d39012c110_0 .var "ID_rs1_ind", 4 0;
v000001d39012d510_0 .var "ID_rs2_ind", 4 0;
v000001d39012ddd0_0 .net "IF_FLUSH", 0 0, v000001d3901165c0_0;  alias, 1 drivers
v000001d39012bdf0_0 .net "IF_INST", 31 0, L_000001d390145e20;  alias, 1 drivers
v000001d39012d790_0 .net "IF_PC", 31 0, v000001d39012df10_0;  alias, 1 drivers
v000001d39012d5b0_0 .net "clk", 0 0, L_000001d390145800;  1 drivers
v000001d39012d970_0 .net "if_id_Write", 0 0, v000001d390114e00_0;  alias, 1 drivers
v000001d39012d290_0 .net "rst", 0 0, v000001d390140240_0;  alias, 1 drivers
E_000001d39009c2b0 .event posedge, v000001d3900ff430_0, v000001d39012d5b0_0;
S_000001d39010c890 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000001d38fe5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001d390127b10_0 .net "EX1_PFC", 31 0, L_000001d39013b9c0;  alias, 1 drivers
v000001d390128d30_0 .net "EX2_PFC", 31 0, v000001d39010f530_0;  alias, 1 drivers
v000001d390127250_0 .net "ID_PFC", 31 0, L_000001d39013b740;  alias, 1 drivers
v000001d390128470_0 .net "PC_src", 2 0, L_000001d39013b100;  alias, 1 drivers
v000001d390128970_0 .net "PC_write", 0 0, v000001d3901156c0_0;  alias, 1 drivers
L_000001d390160088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001d390126fd0_0 .net/2u *"_ivl_0", 31 0, L_000001d390160088;  1 drivers
v000001d390127c50_0 .net "clk", 0 0, L_000001d39007dc90;  alias, 1 drivers
v000001d390128f10_0 .net "inst", 31 0, L_000001d390145e20;  alias, 1 drivers
v000001d390126e90_0 .net "inst_mem_in", 31 0, v000001d39012df10_0;  alias, 1 drivers
v000001d390128830_0 .net "pc_reg_in", 31 0, L_000001d3901468a0;  1 drivers
v000001d390128790_0 .net "rst", 0 0, v000001d390140240_0;  alias, 1 drivers
L_000001d39013aa20 .arith/sum 32, v000001d39012df10_0, L_000001d390160088;
S_000001d39010bda0 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001d39010c890;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000001d390145e20 .functor BUFZ 32, L_000001d390139620, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d39012dbf0_0 .net "Data_Out", 31 0, L_000001d390145e20;  alias, 1 drivers
v000001d39012bc10 .array "InstMem", 0 1023, 31 0;
v000001d39012d830_0 .net *"_ivl_0", 31 0, L_000001d390139620;  1 drivers
v000001d39012d470_0 .net *"_ivl_3", 9 0, L_000001d39013b7e0;  1 drivers
v000001d39012c9d0_0 .net *"_ivl_4", 11 0, L_000001d39013ade0;  1 drivers
L_000001d3901601a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d39012d650_0 .net *"_ivl_7", 1 0, L_000001d3901601a8;  1 drivers
v000001d39012c930_0 .net "addr", 31 0, v000001d39012df10_0;  alias, 1 drivers
v000001d39012dc90_0 .net "clk", 0 0, L_000001d39007dc90;  alias, 1 drivers
v000001d39012c6b0_0 .var/i "i", 31 0;
L_000001d390139620 .array/port v000001d39012bc10, L_000001d39013ade0;
L_000001d39013b7e0 .part v000001d39012df10_0, 0, 10;
L_000001d39013ade0 .concat [ 10 2 0 0], L_000001d39013b7e0, L_000001d3901601a8;
S_000001d39010c570 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001d39010c890;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001d39009c530 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001d39012bfd0_0 .net "DataIn", 31 0, L_000001d3901468a0;  alias, 1 drivers
v000001d39012df10_0 .var "DataOut", 31 0;
v000001d39012dd30_0 .net "PC_Write", 0 0, v000001d3901156c0_0;  alias, 1 drivers
v000001d39012d8d0_0 .net "clk", 0 0, L_000001d39007dc90;  alias, 1 drivers
v000001d39012de70_0 .net "rst", 0 0, v000001d390140240_0;  alias, 1 drivers
S_000001d39010ba80 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001d39010c890;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001d39009beb0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000001d39007e390 .functor NOT 1, L_000001d390140ba0, C4<0>, C4<0>, C4<0>;
L_000001d39007e470 .functor NOT 1, L_000001d390140c40, C4<0>, C4<0>, C4<0>;
L_000001d39007e5c0 .functor AND 1, L_000001d39007e390, L_000001d39007e470, C4<1>, C4<1>;
L_000001d39001cae0 .functor NOT 1, L_000001d390140ce0, C4<0>, C4<0>, C4<0>;
L_000001d39001cf40 .functor AND 1, L_000001d39007e5c0, L_000001d39001cae0, C4<1>, C4<1>;
L_000001d39001cfb0 .functor AND 32, L_000001d390140920, L_000001d39013aa20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d39001cbc0 .functor NOT 1, L_000001d390140d80, C4<0>, C4<0>, C4<0>;
L_000001d390145d40 .functor NOT 1, L_000001d3901409c0, C4<0>, C4<0>, C4<0>;
L_000001d3901467c0 .functor AND 1, L_000001d39001cbc0, L_000001d390145d40, C4<1>, C4<1>;
L_000001d390146ad0 .functor AND 1, L_000001d3901467c0, L_000001d390140880, C4<1>, C4<1>;
L_000001d390146130 .functor AND 32, L_000001d390140e20, L_000001d39013b740, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d390146670 .functor OR 32, L_000001d39001cfb0, L_000001d390146130, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d390145b80 .functor NOT 1, L_000001d390140a60, C4<0>, C4<0>, C4<0>;
L_000001d3901456b0 .functor AND 1, L_000001d390145b80, L_000001d390140ec0, C4<1>, C4<1>;
L_000001d390145720 .functor NOT 1, L_000001d390139580, C4<0>, C4<0>, C4<0>;
L_000001d3901462f0 .functor AND 1, L_000001d3901456b0, L_000001d390145720, C4<1>, C4<1>;
L_000001d390145480 .functor AND 32, L_000001d39013a8e0, v000001d39012df10_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d3901451e0 .functor OR 32, L_000001d390146670, L_000001d390145480, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d390145950 .functor NOT 1, L_000001d390139940, C4<0>, C4<0>, C4<0>;
L_000001d390146210 .functor AND 1, L_000001d390145950, L_000001d3901396c0, C4<1>, C4<1>;
L_000001d390145250 .functor AND 1, L_000001d390146210, L_000001d39013b2e0, C4<1>, C4<1>;
L_000001d390145790 .functor AND 32, L_000001d390139c60, L_000001d39013b9c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d3901459c0 .functor OR 32, L_000001d3901451e0, L_000001d390145790, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d390145330 .functor NOT 1, L_000001d390139440, C4<0>, C4<0>, C4<0>;
L_000001d390145db0 .functor AND 1, L_000001d39013a160, L_000001d390145330, C4<1>, C4<1>;
L_000001d390145870 .functor NOT 1, L_000001d39013a340, C4<0>, C4<0>, C4<0>;
L_000001d3901454f0 .functor AND 1, L_000001d390145db0, L_000001d390145870, C4<1>, C4<1>;
L_000001d390146bb0 .functor AND 32, L_000001d39013a980, v000001d39010f530_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d3901468a0 .functor OR 32, L_000001d3901459c0, L_000001d390146bb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d39012cd90_0 .net *"_ivl_1", 0 0, L_000001d390140ba0;  1 drivers
v000001d39012d6f0_0 .net *"_ivl_11", 0 0, L_000001d390140ce0;  1 drivers
v000001d39012bb70_0 .net *"_ivl_12", 0 0, L_000001d39001cae0;  1 drivers
v000001d39012da10_0 .net *"_ivl_14", 0 0, L_000001d39001cf40;  1 drivers
v000001d39012dab0_0 .net *"_ivl_16", 31 0, L_000001d390140920;  1 drivers
v000001d39012c7f0_0 .net *"_ivl_18", 31 0, L_000001d39001cfb0;  1 drivers
v000001d39012db50_0 .net *"_ivl_2", 0 0, L_000001d39007e390;  1 drivers
v000001d39012c750_0 .net *"_ivl_21", 0 0, L_000001d390140d80;  1 drivers
v000001d39012c070_0 .net *"_ivl_22", 0 0, L_000001d39001cbc0;  1 drivers
v000001d39012dfb0_0 .net *"_ivl_25", 0 0, L_000001d3901409c0;  1 drivers
v000001d39012c890_0 .net *"_ivl_26", 0 0, L_000001d390145d40;  1 drivers
v000001d39012e050_0 .net *"_ivl_28", 0 0, L_000001d3901467c0;  1 drivers
v000001d39012e0f0_0 .net *"_ivl_31", 0 0, L_000001d390140880;  1 drivers
v000001d39012e230_0 .net *"_ivl_32", 0 0, L_000001d390146ad0;  1 drivers
v000001d39012d0b0_0 .net *"_ivl_34", 31 0, L_000001d390140e20;  1 drivers
v000001d39012c610_0 .net *"_ivl_36", 31 0, L_000001d390146130;  1 drivers
v000001d39012e190_0 .net *"_ivl_38", 31 0, L_000001d390146670;  1 drivers
v000001d39012c2f0_0 .net *"_ivl_41", 0 0, L_000001d390140a60;  1 drivers
v000001d39012cb10_0 .net *"_ivl_42", 0 0, L_000001d390145b80;  1 drivers
v000001d39012bad0_0 .net *"_ivl_45", 0 0, L_000001d390140ec0;  1 drivers
v000001d39012c1b0_0 .net *"_ivl_46", 0 0, L_000001d3901456b0;  1 drivers
v000001d39012bcb0_0 .net *"_ivl_49", 0 0, L_000001d390139580;  1 drivers
v000001d39012bf30_0 .net *"_ivl_5", 0 0, L_000001d390140c40;  1 drivers
v000001d39012d150_0 .net *"_ivl_50", 0 0, L_000001d390145720;  1 drivers
v000001d39012bd50_0 .net *"_ivl_52", 0 0, L_000001d3901462f0;  1 drivers
v000001d39012c250_0 .net *"_ivl_54", 31 0, L_000001d39013a8e0;  1 drivers
v000001d39012c390_0 .net *"_ivl_56", 31 0, L_000001d390145480;  1 drivers
v000001d39012c430_0 .net *"_ivl_58", 31 0, L_000001d3901451e0;  1 drivers
v000001d39012c4d0_0 .net *"_ivl_6", 0 0, L_000001d39007e470;  1 drivers
v000001d39012c570_0 .net *"_ivl_61", 0 0, L_000001d390139940;  1 drivers
v000001d39012cbb0_0 .net *"_ivl_62", 0 0, L_000001d390145950;  1 drivers
v000001d39012cc50_0 .net *"_ivl_65", 0 0, L_000001d3901396c0;  1 drivers
v000001d39012ccf0_0 .net *"_ivl_66", 0 0, L_000001d390146210;  1 drivers
v000001d39012ce30_0 .net *"_ivl_69", 0 0, L_000001d39013b2e0;  1 drivers
v000001d39012ced0_0 .net *"_ivl_70", 0 0, L_000001d390145250;  1 drivers
v000001d39012cf70_0 .net *"_ivl_72", 31 0, L_000001d390139c60;  1 drivers
v000001d39012d010_0 .net *"_ivl_74", 31 0, L_000001d390145790;  1 drivers
v000001d39012d1f0_0 .net *"_ivl_76", 31 0, L_000001d3901459c0;  1 drivers
v000001d39012d330_0 .net *"_ivl_79", 0 0, L_000001d39013a160;  1 drivers
v000001d39012e550_0 .net *"_ivl_8", 0 0, L_000001d39007e5c0;  1 drivers
v000001d39012e370_0 .net *"_ivl_81", 0 0, L_000001d390139440;  1 drivers
v000001d39012e410_0 .net *"_ivl_82", 0 0, L_000001d390145330;  1 drivers
v000001d39012e5f0_0 .net *"_ivl_84", 0 0, L_000001d390145db0;  1 drivers
v000001d39012e690_0 .net *"_ivl_87", 0 0, L_000001d39013a340;  1 drivers
v000001d39012e730_0 .net *"_ivl_88", 0 0, L_000001d390145870;  1 drivers
v000001d39012e870_0 .net *"_ivl_90", 0 0, L_000001d3901454f0;  1 drivers
v000001d39012e4b0_0 .net *"_ivl_92", 31 0, L_000001d39013a980;  1 drivers
v000001d39012e7d0_0 .net *"_ivl_94", 31 0, L_000001d390146bb0;  1 drivers
v000001d39012e910_0 .net "ina", 31 0, L_000001d39013aa20;  1 drivers
v000001d39012e9b0_0 .net "inb", 31 0, L_000001d39013b740;  alias, 1 drivers
v000001d39012e2d0_0 .net "inc", 31 0, v000001d39012df10_0;  alias, 1 drivers
v000001d390128ab0_0 .net "ind", 31 0, L_000001d39013b9c0;  alias, 1 drivers
v000001d390127bb0_0 .net "ine", 31 0, v000001d39010f530_0;  alias, 1 drivers
L_000001d3901600d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d3901276b0_0 .net "inf", 31 0, L_000001d3901600d0;  1 drivers
L_000001d390160118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d390127890_0 .net "ing", 31 0, L_000001d390160118;  1 drivers
L_000001d390160160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d390127930_0 .net "inh", 31 0, L_000001d390160160;  1 drivers
v000001d3901283d0_0 .net "out", 31 0, L_000001d3901468a0;  alias, 1 drivers
v000001d3901279d0_0 .net "sel", 2 0, L_000001d39013b100;  alias, 1 drivers
L_000001d390140ba0 .part L_000001d39013b100, 2, 1;
L_000001d390140c40 .part L_000001d39013b100, 1, 1;
L_000001d390140ce0 .part L_000001d39013b100, 0, 1;
LS_000001d390140920_0_0 .concat [ 1 1 1 1], L_000001d39001cf40, L_000001d39001cf40, L_000001d39001cf40, L_000001d39001cf40;
LS_000001d390140920_0_4 .concat [ 1 1 1 1], L_000001d39001cf40, L_000001d39001cf40, L_000001d39001cf40, L_000001d39001cf40;
LS_000001d390140920_0_8 .concat [ 1 1 1 1], L_000001d39001cf40, L_000001d39001cf40, L_000001d39001cf40, L_000001d39001cf40;
LS_000001d390140920_0_12 .concat [ 1 1 1 1], L_000001d39001cf40, L_000001d39001cf40, L_000001d39001cf40, L_000001d39001cf40;
LS_000001d390140920_0_16 .concat [ 1 1 1 1], L_000001d39001cf40, L_000001d39001cf40, L_000001d39001cf40, L_000001d39001cf40;
LS_000001d390140920_0_20 .concat [ 1 1 1 1], L_000001d39001cf40, L_000001d39001cf40, L_000001d39001cf40, L_000001d39001cf40;
LS_000001d390140920_0_24 .concat [ 1 1 1 1], L_000001d39001cf40, L_000001d39001cf40, L_000001d39001cf40, L_000001d39001cf40;
LS_000001d390140920_0_28 .concat [ 1 1 1 1], L_000001d39001cf40, L_000001d39001cf40, L_000001d39001cf40, L_000001d39001cf40;
LS_000001d390140920_1_0 .concat [ 4 4 4 4], LS_000001d390140920_0_0, LS_000001d390140920_0_4, LS_000001d390140920_0_8, LS_000001d390140920_0_12;
LS_000001d390140920_1_4 .concat [ 4 4 4 4], LS_000001d390140920_0_16, LS_000001d390140920_0_20, LS_000001d390140920_0_24, LS_000001d390140920_0_28;
L_000001d390140920 .concat [ 16 16 0 0], LS_000001d390140920_1_0, LS_000001d390140920_1_4;
L_000001d390140d80 .part L_000001d39013b100, 2, 1;
L_000001d3901409c0 .part L_000001d39013b100, 1, 1;
L_000001d390140880 .part L_000001d39013b100, 0, 1;
LS_000001d390140e20_0_0 .concat [ 1 1 1 1], L_000001d390146ad0, L_000001d390146ad0, L_000001d390146ad0, L_000001d390146ad0;
LS_000001d390140e20_0_4 .concat [ 1 1 1 1], L_000001d390146ad0, L_000001d390146ad0, L_000001d390146ad0, L_000001d390146ad0;
LS_000001d390140e20_0_8 .concat [ 1 1 1 1], L_000001d390146ad0, L_000001d390146ad0, L_000001d390146ad0, L_000001d390146ad0;
LS_000001d390140e20_0_12 .concat [ 1 1 1 1], L_000001d390146ad0, L_000001d390146ad0, L_000001d390146ad0, L_000001d390146ad0;
LS_000001d390140e20_0_16 .concat [ 1 1 1 1], L_000001d390146ad0, L_000001d390146ad0, L_000001d390146ad0, L_000001d390146ad0;
LS_000001d390140e20_0_20 .concat [ 1 1 1 1], L_000001d390146ad0, L_000001d390146ad0, L_000001d390146ad0, L_000001d390146ad0;
LS_000001d390140e20_0_24 .concat [ 1 1 1 1], L_000001d390146ad0, L_000001d390146ad0, L_000001d390146ad0, L_000001d390146ad0;
LS_000001d390140e20_0_28 .concat [ 1 1 1 1], L_000001d390146ad0, L_000001d390146ad0, L_000001d390146ad0, L_000001d390146ad0;
LS_000001d390140e20_1_0 .concat [ 4 4 4 4], LS_000001d390140e20_0_0, LS_000001d390140e20_0_4, LS_000001d390140e20_0_8, LS_000001d390140e20_0_12;
LS_000001d390140e20_1_4 .concat [ 4 4 4 4], LS_000001d390140e20_0_16, LS_000001d390140e20_0_20, LS_000001d390140e20_0_24, LS_000001d390140e20_0_28;
L_000001d390140e20 .concat [ 16 16 0 0], LS_000001d390140e20_1_0, LS_000001d390140e20_1_4;
L_000001d390140a60 .part L_000001d39013b100, 2, 1;
L_000001d390140ec0 .part L_000001d39013b100, 1, 1;
L_000001d390139580 .part L_000001d39013b100, 0, 1;
LS_000001d39013a8e0_0_0 .concat [ 1 1 1 1], L_000001d3901462f0, L_000001d3901462f0, L_000001d3901462f0, L_000001d3901462f0;
LS_000001d39013a8e0_0_4 .concat [ 1 1 1 1], L_000001d3901462f0, L_000001d3901462f0, L_000001d3901462f0, L_000001d3901462f0;
LS_000001d39013a8e0_0_8 .concat [ 1 1 1 1], L_000001d3901462f0, L_000001d3901462f0, L_000001d3901462f0, L_000001d3901462f0;
LS_000001d39013a8e0_0_12 .concat [ 1 1 1 1], L_000001d3901462f0, L_000001d3901462f0, L_000001d3901462f0, L_000001d3901462f0;
LS_000001d39013a8e0_0_16 .concat [ 1 1 1 1], L_000001d3901462f0, L_000001d3901462f0, L_000001d3901462f0, L_000001d3901462f0;
LS_000001d39013a8e0_0_20 .concat [ 1 1 1 1], L_000001d3901462f0, L_000001d3901462f0, L_000001d3901462f0, L_000001d3901462f0;
LS_000001d39013a8e0_0_24 .concat [ 1 1 1 1], L_000001d3901462f0, L_000001d3901462f0, L_000001d3901462f0, L_000001d3901462f0;
LS_000001d39013a8e0_0_28 .concat [ 1 1 1 1], L_000001d3901462f0, L_000001d3901462f0, L_000001d3901462f0, L_000001d3901462f0;
LS_000001d39013a8e0_1_0 .concat [ 4 4 4 4], LS_000001d39013a8e0_0_0, LS_000001d39013a8e0_0_4, LS_000001d39013a8e0_0_8, LS_000001d39013a8e0_0_12;
LS_000001d39013a8e0_1_4 .concat [ 4 4 4 4], LS_000001d39013a8e0_0_16, LS_000001d39013a8e0_0_20, LS_000001d39013a8e0_0_24, LS_000001d39013a8e0_0_28;
L_000001d39013a8e0 .concat [ 16 16 0 0], LS_000001d39013a8e0_1_0, LS_000001d39013a8e0_1_4;
L_000001d390139940 .part L_000001d39013b100, 2, 1;
L_000001d3901396c0 .part L_000001d39013b100, 1, 1;
L_000001d39013b2e0 .part L_000001d39013b100, 0, 1;
LS_000001d390139c60_0_0 .concat [ 1 1 1 1], L_000001d390145250, L_000001d390145250, L_000001d390145250, L_000001d390145250;
LS_000001d390139c60_0_4 .concat [ 1 1 1 1], L_000001d390145250, L_000001d390145250, L_000001d390145250, L_000001d390145250;
LS_000001d390139c60_0_8 .concat [ 1 1 1 1], L_000001d390145250, L_000001d390145250, L_000001d390145250, L_000001d390145250;
LS_000001d390139c60_0_12 .concat [ 1 1 1 1], L_000001d390145250, L_000001d390145250, L_000001d390145250, L_000001d390145250;
LS_000001d390139c60_0_16 .concat [ 1 1 1 1], L_000001d390145250, L_000001d390145250, L_000001d390145250, L_000001d390145250;
LS_000001d390139c60_0_20 .concat [ 1 1 1 1], L_000001d390145250, L_000001d390145250, L_000001d390145250, L_000001d390145250;
LS_000001d390139c60_0_24 .concat [ 1 1 1 1], L_000001d390145250, L_000001d390145250, L_000001d390145250, L_000001d390145250;
LS_000001d390139c60_0_28 .concat [ 1 1 1 1], L_000001d390145250, L_000001d390145250, L_000001d390145250, L_000001d390145250;
LS_000001d390139c60_1_0 .concat [ 4 4 4 4], LS_000001d390139c60_0_0, LS_000001d390139c60_0_4, LS_000001d390139c60_0_8, LS_000001d390139c60_0_12;
LS_000001d390139c60_1_4 .concat [ 4 4 4 4], LS_000001d390139c60_0_16, LS_000001d390139c60_0_20, LS_000001d390139c60_0_24, LS_000001d390139c60_0_28;
L_000001d390139c60 .concat [ 16 16 0 0], LS_000001d390139c60_1_0, LS_000001d390139c60_1_4;
L_000001d39013a160 .part L_000001d39013b100, 2, 1;
L_000001d390139440 .part L_000001d39013b100, 1, 1;
L_000001d39013a340 .part L_000001d39013b100, 0, 1;
LS_000001d39013a980_0_0 .concat [ 1 1 1 1], L_000001d3901454f0, L_000001d3901454f0, L_000001d3901454f0, L_000001d3901454f0;
LS_000001d39013a980_0_4 .concat [ 1 1 1 1], L_000001d3901454f0, L_000001d3901454f0, L_000001d3901454f0, L_000001d3901454f0;
LS_000001d39013a980_0_8 .concat [ 1 1 1 1], L_000001d3901454f0, L_000001d3901454f0, L_000001d3901454f0, L_000001d3901454f0;
LS_000001d39013a980_0_12 .concat [ 1 1 1 1], L_000001d3901454f0, L_000001d3901454f0, L_000001d3901454f0, L_000001d3901454f0;
LS_000001d39013a980_0_16 .concat [ 1 1 1 1], L_000001d3901454f0, L_000001d3901454f0, L_000001d3901454f0, L_000001d3901454f0;
LS_000001d39013a980_0_20 .concat [ 1 1 1 1], L_000001d3901454f0, L_000001d3901454f0, L_000001d3901454f0, L_000001d3901454f0;
LS_000001d39013a980_0_24 .concat [ 1 1 1 1], L_000001d3901454f0, L_000001d3901454f0, L_000001d3901454f0, L_000001d3901454f0;
LS_000001d39013a980_0_28 .concat [ 1 1 1 1], L_000001d3901454f0, L_000001d3901454f0, L_000001d3901454f0, L_000001d3901454f0;
LS_000001d39013a980_1_0 .concat [ 4 4 4 4], LS_000001d39013a980_0_0, LS_000001d39013a980_0_4, LS_000001d39013a980_0_8, LS_000001d39013a980_0_12;
LS_000001d39013a980_1_4 .concat [ 4 4 4 4], LS_000001d39013a980_0_16, LS_000001d39013a980_0_20, LS_000001d39013a980_0_24, LS_000001d39013a980_0_28;
L_000001d39013a980 .concat [ 16 16 0 0], LS_000001d39013a980_1_0, LS_000001d39013a980_1_4;
S_000001d39010d060 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_000001d38fe5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001d390127070_0 .net "Write_Data", 31 0, v000001d3900fed50_0;  alias, 1 drivers
v000001d390127a70_0 .net "addr", 31 0, v000001d3900ff890_0;  alias, 1 drivers
v000001d390128fb0_0 .net "clk", 0 0, L_000001d39007dc90;  alias, 1 drivers
v000001d390128e70_0 .net "mem_out", 31 0, v000001d3901288d0_0;  alias, 1 drivers
v000001d390128dd0_0 .net "mem_read", 0 0, v000001d3900ff7f0_0;  alias, 1 drivers
v000001d3901277f0_0 .net "mem_write", 0 0, v000001d3900fef30_0;  alias, 1 drivers
S_000001d39010ced0 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001d39010d060;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001d390127610 .array "DataMem", 1023 0, 31 0;
v000001d390126b70_0 .net "Data_In", 31 0, v000001d3900fed50_0;  alias, 1 drivers
v000001d3901288d0_0 .var "Data_Out", 31 0;
v000001d390128a10_0 .net "Write_en", 0 0, v000001d3900fef30_0;  alias, 1 drivers
v000001d390127ed0_0 .net "addr", 31 0, v000001d3900ff890_0;  alias, 1 drivers
v000001d3901274d0_0 .net "clk", 0 0, L_000001d39007dc90;  alias, 1 drivers
v000001d390128b50_0 .var/i "i", 31 0;
S_000001d39010d1f0 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_000001d38fe5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001d390130a90 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d390130ac8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d390130b00 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d390130b38 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d390130b70 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d390130ba8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d390130be0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d390130c18 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d390130c50 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d390130c88 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d390130cc0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d390130cf8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d390130d30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d390130d68 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d390130da0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d390130dd8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d390130e10 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d390130e48 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d390130e80 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d390130eb8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d390130ef0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d390130f28 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d390130f60 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d390130f98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d390130fd0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d390127e30_0 .net "MEM_ALU_OUT", 31 0, v000001d3900ff890_0;  alias, 1 drivers
v000001d390129050_0 .net "MEM_Data_mem_out", 31 0, v000001d3901288d0_0;  alias, 1 drivers
v000001d390127110_0 .net "MEM_memread", 0 0, v000001d3900ff7f0_0;  alias, 1 drivers
v000001d390128510_0 .net "MEM_opcode", 11 0, v000001d3900fea30_0;  alias, 1 drivers
v000001d390127cf0_0 .net "MEM_rd_ind", 4 0, v000001d3900ff390_0;  alias, 1 drivers
v000001d390129230_0 .net "MEM_rd_indzero", 0 0, v000001d3900fe030_0;  alias, 1 drivers
v000001d390128bf0_0 .net "MEM_regwrite", 0 0, v000001d3900fe0d0_0;  alias, 1 drivers
v000001d390127d90_0 .var "WB_ALU_OUT", 31 0;
v000001d390127f70_0 .var "WB_Data_mem_out", 31 0;
v000001d390126c10_0 .var "WB_memread", 0 0;
v000001d390128c90_0 .var "WB_rd_ind", 4 0;
v000001d390127570_0 .var "WB_rd_indzero", 0 0;
v000001d390128010_0 .var "WB_regwrite", 0 0;
v000001d390127750_0 .net "clk", 0 0, L_000001d39015d1f0;  1 drivers
v000001d390128650_0 .var "hlt", 0 0;
v000001d3901280b0_0 .net "rst", 0 0, v000001d390140240_0;  alias, 1 drivers
E_000001d39009be30 .event posedge, v000001d3900ff430_0, v000001d390127750_0;
S_000001d39010bf30 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_000001d38fe5d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000001d39015d260 .functor AND 32, v000001d390127f70_0, L_000001d3901b3910, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d39015cf50 .functor NOT 1, v000001d390126c10_0, C4<0>, C4<0>, C4<0>;
L_000001d39015cfc0 .functor AND 32, v000001d390127d90_0, L_000001d3901b3230, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d3901c09b0 .functor OR 32, L_000001d39015d260, L_000001d39015cfc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d390128150_0 .net "Write_Data_RegFile", 31 0, L_000001d3901c09b0;  alias, 1 drivers
v000001d3901290f0_0 .net *"_ivl_0", 31 0, L_000001d3901b3910;  1 drivers
v000001d390129190_0 .net *"_ivl_2", 31 0, L_000001d39015d260;  1 drivers
v000001d3901281f0_0 .net *"_ivl_4", 0 0, L_000001d39015cf50;  1 drivers
v000001d390128290_0 .net *"_ivl_6", 31 0, L_000001d3901b3230;  1 drivers
v000001d390128330_0 .net *"_ivl_8", 31 0, L_000001d39015cfc0;  1 drivers
v000001d390126cb0_0 .net "alu_out", 31 0, v000001d390127d90_0;  alias, 1 drivers
v000001d3901285b0_0 .net "mem_out", 31 0, v000001d390127f70_0;  alias, 1 drivers
v000001d3901286f0_0 .net "mem_read", 0 0, v000001d390126c10_0;  alias, 1 drivers
LS_000001d3901b3910_0_0 .concat [ 1 1 1 1], v000001d390126c10_0, v000001d390126c10_0, v000001d390126c10_0, v000001d390126c10_0;
LS_000001d3901b3910_0_4 .concat [ 1 1 1 1], v000001d390126c10_0, v000001d390126c10_0, v000001d390126c10_0, v000001d390126c10_0;
LS_000001d3901b3910_0_8 .concat [ 1 1 1 1], v000001d390126c10_0, v000001d390126c10_0, v000001d390126c10_0, v000001d390126c10_0;
LS_000001d3901b3910_0_12 .concat [ 1 1 1 1], v000001d390126c10_0, v000001d390126c10_0, v000001d390126c10_0, v000001d390126c10_0;
LS_000001d3901b3910_0_16 .concat [ 1 1 1 1], v000001d390126c10_0, v000001d390126c10_0, v000001d390126c10_0, v000001d390126c10_0;
LS_000001d3901b3910_0_20 .concat [ 1 1 1 1], v000001d390126c10_0, v000001d390126c10_0, v000001d390126c10_0, v000001d390126c10_0;
LS_000001d3901b3910_0_24 .concat [ 1 1 1 1], v000001d390126c10_0, v000001d390126c10_0, v000001d390126c10_0, v000001d390126c10_0;
LS_000001d3901b3910_0_28 .concat [ 1 1 1 1], v000001d390126c10_0, v000001d390126c10_0, v000001d390126c10_0, v000001d390126c10_0;
LS_000001d3901b3910_1_0 .concat [ 4 4 4 4], LS_000001d3901b3910_0_0, LS_000001d3901b3910_0_4, LS_000001d3901b3910_0_8, LS_000001d3901b3910_0_12;
LS_000001d3901b3910_1_4 .concat [ 4 4 4 4], LS_000001d3901b3910_0_16, LS_000001d3901b3910_0_20, LS_000001d3901b3910_0_24, LS_000001d3901b3910_0_28;
L_000001d3901b3910 .concat [ 16 16 0 0], LS_000001d3901b3910_1_0, LS_000001d3901b3910_1_4;
LS_000001d3901b3230_0_0 .concat [ 1 1 1 1], L_000001d39015cf50, L_000001d39015cf50, L_000001d39015cf50, L_000001d39015cf50;
LS_000001d3901b3230_0_4 .concat [ 1 1 1 1], L_000001d39015cf50, L_000001d39015cf50, L_000001d39015cf50, L_000001d39015cf50;
LS_000001d3901b3230_0_8 .concat [ 1 1 1 1], L_000001d39015cf50, L_000001d39015cf50, L_000001d39015cf50, L_000001d39015cf50;
LS_000001d3901b3230_0_12 .concat [ 1 1 1 1], L_000001d39015cf50, L_000001d39015cf50, L_000001d39015cf50, L_000001d39015cf50;
LS_000001d3901b3230_0_16 .concat [ 1 1 1 1], L_000001d39015cf50, L_000001d39015cf50, L_000001d39015cf50, L_000001d39015cf50;
LS_000001d3901b3230_0_20 .concat [ 1 1 1 1], L_000001d39015cf50, L_000001d39015cf50, L_000001d39015cf50, L_000001d39015cf50;
LS_000001d3901b3230_0_24 .concat [ 1 1 1 1], L_000001d39015cf50, L_000001d39015cf50, L_000001d39015cf50, L_000001d39015cf50;
LS_000001d3901b3230_0_28 .concat [ 1 1 1 1], L_000001d39015cf50, L_000001d39015cf50, L_000001d39015cf50, L_000001d39015cf50;
LS_000001d3901b3230_1_0 .concat [ 4 4 4 4], LS_000001d3901b3230_0_0, LS_000001d3901b3230_0_4, LS_000001d3901b3230_0_8, LS_000001d3901b3230_0_12;
LS_000001d3901b3230_1_4 .concat [ 4 4 4 4], LS_000001d3901b3230_0_16, LS_000001d3901b3230_0_20, LS_000001d3901b3230_0_24, LS_000001d3901b3230_0_28;
L_000001d3901b3230 .concat [ 16 16 0 0], LS_000001d3901b3230_1_0, LS_000001d3901b3230_1_4;
    .scope S_000001d39010c570;
T_0 ;
    %wait E_000001d39009c3f0;
    %load/vec4 v000001d39012de70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001d39012df10_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d39012dd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001d39012bfd0_0;
    %assign/vec4 v000001d39012df10_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001d39010bda0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d39012c6b0_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001d39012c6b0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d39012c6b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d39012bc10, 0, 4;
    %load/vec4 v000001d39012c6b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d39012c6b0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 872546305, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d39012bc10, 0, 4;
    %pushi/vec4 872611840, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d39012bc10, 0, 4;
    %pushi/vec4 872677386, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d39012bc10, 0, 4;
    %pushi/vec4 6428704, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d39012bc10, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d39012bc10, 0, 4;
    %pushi/vec4 8529962, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d39012bc10, 0, 4;
    %pushi/vec4 278986749, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d39012bc10, 0, 4;
    %pushi/vec4 2885877760, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d39012bc10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d39012bc10, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d39012bc10, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d39012bc10, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d39012bc10, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d39012bc10, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001d39010c0c0;
T_2 ;
    %wait E_000001d39009c2b0;
    %load/vec4 v000001d39012d290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001d390119f40_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d390119ea0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d39012d3d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d39012d510_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d39012c110_0, 0;
    %assign/vec4 v000001d39012ca70_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001d39012d970_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001d39012ddd0_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001d390119f40_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d390119ea0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d39012d3d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d39012d510_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d39012c110_0, 0;
    %assign/vec4 v000001d39012ca70_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001d39012d970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001d39012bdf0_0;
    %assign/vec4 v000001d390119ea0_0, 0;
    %load/vec4 v000001d39012d790_0;
    %assign/vec4 v000001d390119f40_0, 0;
    %load/vec4 v000001d39012bdf0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001d39012d510_0, 0;
    %load/vec4 v000001d39012bdf0_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001d39012ca70_0, 4, 5;
    %load/vec4 v000001d39012bdf0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001d39012bdf0_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001d39012ca70_0, 4, 5;
    %load/vec4 v000001d39012bdf0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001d39012bdf0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d39012bdf0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001d39012bdf0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001d39012bdf0_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001d39012bdf0_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001d39012c110_0, 0;
    %load/vec4 v000001d39012bdf0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001d39012bdf0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001d39012d3d0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001d39012bdf0_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001d39012d3d0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001d39012bdf0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001d39012d3d0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001d39010ca20;
T_3 ;
    %wait E_000001d39009c3f0;
    %load/vec4 v000001d390118280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d390118000_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001d390118000_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d390118000_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d390119860, 0, 4;
    %load/vec4 v000001d390118000_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d390118000_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001d3901177e0_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001d390117740_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001d390118500_0;
    %load/vec4 v000001d3901177e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d390119860, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d390119860, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001d39010ca20;
T_4 ;
    %wait E_000001d39009be70;
    %load/vec4 v000001d3901177e0_0;
    %load/vec4 v000001d390118320_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001d3901177e0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001d390117740_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001d390118500_0;
    %assign/vec4 v000001d390118be0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001d390118320_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001d390119860, 4;
    %assign/vec4 v000001d390118be0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001d39010ca20;
T_5 ;
    %wait E_000001d39009be70;
    %load/vec4 v000001d3901177e0_0;
    %load/vec4 v000001d390118fa0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001d3901177e0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001d390117740_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001d390118500_0;
    %assign/vec4 v000001d390118640_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001d390118fa0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001d390119860, 4;
    %assign/vec4 v000001d390118640_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001d39010ca20;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001d39010c3e0;
    %jmp t_0;
    .scope S_000001d39010c3e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d390118e60_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001d390118e60_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001d390118e60_0;
    %ix/getv/s 4, v000001d390118e60_0;
    %load/vec4a v000001d390119860, 4;
    %ix/getv/s 4, v000001d390118e60_0;
    %load/vec4a v000001d390119860, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001d390118e60_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d390118e60_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001d39010ca20;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001d39010cd40;
T_7 ;
    %wait E_000001d39009c6b0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d390115580_0, 0, 32;
    %load/vec4 v000001d390116ca0_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d390116ca0_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001d390116c00_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001d390115580_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001d390116ca0_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d390116ca0_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d390116ca0_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001d390116c00_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001d390115580_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001d390116ca0_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d390116ca0_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d390116ca0_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d390116ca0_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d390116ca0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d390116ca0_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v000001d390116c00_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001d390116c00_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001d390115580_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001d39010d380;
T_8 ;
    %wait E_000001d39009c3f0;
    %load/vec4 v000001d3901142c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d3901129c0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001d390113280_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d390113280_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001d3901129c0_0;
    %load/vec4 v000001d390114680_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001d3901129c0_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d3901129c0_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001d3901129c0_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001d3901129c0_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001d3901129c0_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001d3901129c0_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001d39010d380;
T_9 ;
    %wait E_000001d39009c3f0;
    %load/vec4 v000001d3901142c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d390114220_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001d390112600_0;
    %assign/vec4 v000001d390114220_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001d39010d510;
T_10 ;
    %wait E_000001d39009c1f0;
    %load/vec4 v000001d390115440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d3901156c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d390114e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d3901165c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d390114ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d390114b80_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001d390114540_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001d390113b40_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001d390112740_0;
    %load/vec4 v000001d390113820_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001d3901127e0_0;
    %load/vec4 v000001d390113820_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001d390114900_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001d390113d20_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001d390112740_0;
    %load/vec4 v000001d390113c80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001d3901127e0_0;
    %load/vec4 v000001d390113c80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d3901156c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d390114e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d3901165c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d390114ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d390114b80_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001d3901124c0_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d3901156c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d390114e00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d3901165c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d390114ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d390114b80_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d3901156c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d390114e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d3901165c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d390114ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d390114b80_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001d39010d6a0;
T_11 ;
    %wait E_000001d39009bd70;
    %load/vec4 v000001d39010ebd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001d390110e30_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d3901109d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d390110b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d390111470_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d3901113d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d390110a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d390110bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d390110cf0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d390111290_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d390110c50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d390111510_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d390111790_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d3901102f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d390110110_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d390110d90_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d390111650_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d390110390_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d3901101b0_0, 0;
    %assign/vec4 v000001d3901115b0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001d39010dd70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001d39010e4f0_0;
    %assign/vec4 v000001d3901115b0_0, 0;
    %load/vec4 v000001d39010e6d0_0;
    %assign/vec4 v000001d3901101b0_0, 0;
    %load/vec4 v000001d39010f8f0_0;
    %assign/vec4 v000001d390110390_0, 0;
    %load/vec4 v000001d39010eb30_0;
    %assign/vec4 v000001d390111650_0, 0;
    %load/vec4 v000001d39010e270_0;
    %assign/vec4 v000001d390110d90_0, 0;
    %load/vec4 v000001d39010e590_0;
    %assign/vec4 v000001d390110110_0, 0;
    %load/vec4 v000001d39010df50_0;
    %assign/vec4 v000001d3901102f0_0, 0;
    %load/vec4 v000001d39010de10_0;
    %assign/vec4 v000001d390111790_0, 0;
    %load/vec4 v000001d39010db90_0;
    %assign/vec4 v000001d390111510_0, 0;
    %load/vec4 v000001d39010e770_0;
    %assign/vec4 v000001d390110c50_0, 0;
    %load/vec4 v000001d39010e630_0;
    %assign/vec4 v000001d390111290_0, 0;
    %load/vec4 v000001d39010f170_0;
    %assign/vec4 v000001d390110cf0_0, 0;
    %load/vec4 v000001d39010e3b0_0;
    %assign/vec4 v000001d390110bb0_0, 0;
    %load/vec4 v000001d39010e8b0_0;
    %assign/vec4 v000001d390110a70_0, 0;
    %load/vec4 v000001d39010fc10_0;
    %assign/vec4 v000001d3901113d0_0, 0;
    %load/vec4 v000001d39010e310_0;
    %assign/vec4 v000001d390111470_0, 0;
    %load/vec4 v000001d39010dc30_0;
    %assign/vec4 v000001d390110b10_0, 0;
    %load/vec4 v000001d39010e1d0_0;
    %assign/vec4 v000001d3901109d0_0, 0;
    %load/vec4 v000001d39010dff0_0;
    %assign/vec4 v000001d390110e30_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001d390110e30_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d3901109d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d390110b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d390111470_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d3901113d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d390110a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d390110bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d390110cf0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d390111290_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d390110c50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d390111510_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d390111790_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d3901102f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d390110110_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d390110d90_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d390111650_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d390110390_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d3901101b0_0, 0;
    %assign/vec4 v000001d3901115b0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001d39010c700;
T_12 ;
    %wait E_000001d39009c0f0;
    %load/vec4 v000001d3901149a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001d39010ffd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d39010f530_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d39010f670_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d39010f7b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d39010f850_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d39010f710_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d39010fcb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d39010fa30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d39010ff30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d39010fb70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d39010fad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d390110070_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d39010daf0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d39010d910_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d39010f0d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d39010dcd0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d39010da50_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d39010d9b0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001d39010fe90_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d39010f030_0, 0;
    %assign/vec4 v000001d39010f490_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001d3901144a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001d39010fdf0_0;
    %assign/vec4 v000001d39010f490_0, 0;
    %load/vec4 v000001d39010deb0_0;
    %assign/vec4 v000001d39010f030_0, 0;
    %load/vec4 v000001d39010e090_0;
    %assign/vec4 v000001d39010fe90_0, 0;
    %load/vec4 v000001d39010eef0_0;
    %assign/vec4 v000001d39010d9b0_0, 0;
    %load/vec4 v000001d39010f2b0_0;
    %assign/vec4 v000001d39010da50_0, 0;
    %load/vec4 v000001d39010e130_0;
    %assign/vec4 v000001d39010dcd0_0, 0;
    %load/vec4 v000001d39010f5d0_0;
    %assign/vec4 v000001d39010f0d0_0, 0;
    %load/vec4 v000001d39010fd50_0;
    %assign/vec4 v000001d39010d910_0, 0;
    %load/vec4 v000001d39010ef90_0;
    %assign/vec4 v000001d39010daf0_0, 0;
    %load/vec4 v000001d39010f3f0_0;
    %assign/vec4 v000001d390110070_0, 0;
    %load/vec4 v000001d39010ed10_0;
    %assign/vec4 v000001d39010fad0_0, 0;
    %load/vec4 v000001d39010edb0_0;
    %assign/vec4 v000001d39010fb70_0, 0;
    %load/vec4 v000001d39010f990_0;
    %assign/vec4 v000001d39010ff30_0, 0;
    %load/vec4 v000001d39010ea90_0;
    %assign/vec4 v000001d39010fa30_0, 0;
    %load/vec4 v000001d39010f210_0;
    %assign/vec4 v000001d39010fcb0_0, 0;
    %load/vec4 v000001d39010ec70_0;
    %assign/vec4 v000001d39010f710_0, 0;
    %load/vec4 v000001d39010e950_0;
    %assign/vec4 v000001d39010f850_0, 0;
    %load/vec4 v000001d39010e450_0;
    %assign/vec4 v000001d39010f7b0_0, 0;
    %load/vec4 v000001d39010e810_0;
    %assign/vec4 v000001d39010f670_0, 0;
    %load/vec4 v000001d39010f350_0;
    %assign/vec4 v000001d39010f530_0, 0;
    %load/vec4 v000001d39010ee50_0;
    %assign/vec4 v000001d39010ffd0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001d39010ffd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d39010f530_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d39010f670_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d39010f7b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d39010f850_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d39010f710_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d39010fcb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d39010fa30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d39010ff30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d39010fb70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d39010fad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d390110070_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d39010daf0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d39010d910_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d39010f0d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d39010dcd0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d39010da50_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d39010d9b0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001d39010fe90_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d39010f030_0, 0;
    %assign/vec4 v000001d39010f490_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001d38fec8390;
T_13 ;
    %wait E_000001d39009a970;
    %load/vec4 v000001d390102860_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d3901027c0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d3901027c0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d3901027c0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d3901027c0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d3901027c0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d3901027c0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d3901027c0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d3901027c0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d3901027c0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d3901027c0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001d3901027c0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001d3901027c0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001d3901027c0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001d3901027c0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001d3901027c0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001d3901027c0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001d3901027c0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001d3901027c0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001d3901027c0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001d3901027c0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001d3901027c0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001d3901027c0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001d38fec8200;
T_14 ;
    %wait E_000001d39009b5b0;
    %load/vec4 v000001d3901024a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000001d390101e60_0;
    %pad/u 33;
    %load/vec4 v000001d390102b80_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000001d390102720_0, 0;
    %assign/vec4 v000001d390103260_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000001d390101e60_0;
    %pad/u 33;
    %load/vec4 v000001d390102b80_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000001d390102720_0, 0;
    %assign/vec4 v000001d390103260_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000001d390101e60_0;
    %pad/u 33;
    %load/vec4 v000001d390102b80_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000001d390102720_0, 0;
    %assign/vec4 v000001d390103260_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000001d390101e60_0;
    %pad/u 33;
    %load/vec4 v000001d390102b80_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000001d390102720_0, 0;
    %assign/vec4 v000001d390103260_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000001d390101e60_0;
    %pad/u 33;
    %load/vec4 v000001d390102b80_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000001d390102720_0, 0;
    %assign/vec4 v000001d390103260_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000001d390101e60_0;
    %pad/u 33;
    %load/vec4 v000001d390102b80_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000001d390102720_0, 0;
    %assign/vec4 v000001d390103260_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000001d390102b80_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000001d390103260_0;
    %load/vec4 v000001d390102b80_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001d390101e60_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001d390102b80_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001d390102b80_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000001d390103260_0, 0;
    %load/vec4 v000001d390101e60_0;
    %ix/getv 4, v000001d390102b80_0;
    %shiftl 4;
    %assign/vec4 v000001d390102720_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000001d390102b80_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000001d390103260_0;
    %load/vec4 v000001d390102b80_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001d390101e60_0;
    %load/vec4 v000001d390102b80_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001d390102b80_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000001d390103260_0, 0;
    %load/vec4 v000001d390101e60_0;
    %ix/getv 4, v000001d390102b80_0;
    %shiftr 4;
    %assign/vec4 v000001d390102720_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d390103260_0, 0;
    %load/vec4 v000001d390101e60_0;
    %load/vec4 v000001d390102b80_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000001d390102720_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d390103260_0, 0;
    %load/vec4 v000001d390102b80_0;
    %load/vec4 v000001d390101e60_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000001d390102720_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001d38fec9aa0;
T_15 ;
    %wait E_000001d39009a930;
    %load/vec4 v000001d3900ff430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000001d3900fe030_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d3900fe0d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d3900fef30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d3900ff7f0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001d3900fea30_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d3900ff390_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d3900fed50_0, 0;
    %assign/vec4 v000001d3900ff890_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001d390022f30_0;
    %assign/vec4 v000001d3900ff890_0, 0;
    %load/vec4 v000001d3900fdf90_0;
    %assign/vec4 v000001d3900fed50_0, 0;
    %load/vec4 v000001d3900ffed0_0;
    %assign/vec4 v000001d3900ff390_0, 0;
    %load/vec4 v000001d38fffd650_0;
    %assign/vec4 v000001d3900fea30_0, 0;
    %load/vec4 v000001d390023570_0;
    %assign/vec4 v000001d3900ff7f0_0, 0;
    %load/vec4 v000001d38fffd5b0_0;
    %assign/vec4 v000001d3900fef30_0, 0;
    %load/vec4 v000001d3900fead0_0;
    %assign/vec4 v000001d3900fe0d0_0, 0;
    %load/vec4 v000001d3900fe670_0;
    %assign/vec4 v000001d3900fe030_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001d39010ced0;
T_16 ;
    %wait E_000001d39009be70;
    %load/vec4 v000001d390128a10_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001d390126b70_0;
    %load/vec4 v000001d390127ed0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d390127610, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001d39010ced0;
T_17 ;
    %wait E_000001d39009be70;
    %load/vec4 v000001d390127ed0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001d390127610, 4;
    %assign/vec4 v000001d3901288d0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001d39010ced0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d390128b50_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001d390128b50_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d390128b50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d390127610, 0, 4;
    %load/vec4 v000001d390128b50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d390128b50_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_000001d39010ced0;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d390128b50_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001d390128b50_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001d390128b50_0;
    %load/vec4a v000001d390127610, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001d390128b50_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001d390128b50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d390128b50_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001d39010d1f0;
T_20 ;
    %wait E_000001d39009be30;
    %load/vec4 v000001d3901280b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001d390127570_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d390128650_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d390128010_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d390126c10_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d390128c90_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d390127f70_0, 0;
    %assign/vec4 v000001d390127d90_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001d390127e30_0;
    %assign/vec4 v000001d390127d90_0, 0;
    %load/vec4 v000001d390129050_0;
    %assign/vec4 v000001d390127f70_0, 0;
    %load/vec4 v000001d390127110_0;
    %assign/vec4 v000001d390126c10_0, 0;
    %load/vec4 v000001d390127cf0_0;
    %assign/vec4 v000001d390128c90_0, 0;
    %load/vec4 v000001d390128bf0_0;
    %assign/vec4 v000001d390128010_0, 0;
    %load/vec4 v000001d390129230_0;
    %assign/vec4 v000001d390127570_0, 0;
    %load/vec4 v000001d390128510_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001d390128650_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001d38fe5d800;
T_21 ;
    %wait E_000001d39009b4f0;
    %load/vec4 v000001d39013ea80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d39013e760_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001d39013e760_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001d39013e760_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001d38fed9f50;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d39013ffc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d390140240_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001d38fed9f50;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001d39013ffc0_0;
    %inv;
    %assign/vec4 v000001d39013ffc0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001d38fed9f50;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./SumOfNumbers/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d390140240_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d390140240_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000001d39013f2a0_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
