<stg><name>conv</name>


<trans_list>

<trans id="786" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1017" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1018" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1019" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1020" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1021" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1022" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1023" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1024" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1025" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1026" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1027" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1028" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1029" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1030" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1031" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1032" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1033" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1034" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1035" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1036" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1037" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1038" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1039" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1040" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1041" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1042" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1043" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1044" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1045" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1046" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1047" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1048" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1049" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1050" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1051" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1052" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1053" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1054" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1055" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1056" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1057" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1058" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1059" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1060" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1061" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1062" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1063" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1064" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1065" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1066" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1067" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1068" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1069" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1070" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1071" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1072" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1073" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1074" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1075" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1076" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1077" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1078" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1079" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1080" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1081" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1082" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1083" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1084" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1085" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1086" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1087" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1088" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1089" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1090" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1163" from="77" to="150">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1164" from="77" to="78">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1091" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1092" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1093" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1094" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1095" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1096" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1097" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1098" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1099" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1100" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1101" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1102" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1103" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1104" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1105" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1106" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1107" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1108" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1109" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1110" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1111" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1112" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1113" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1114" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1115" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1116" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1117" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1118" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1119" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1120" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1121" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1122" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1123" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1124" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1125" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1126" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1127" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1128" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1129" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1130" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1131" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1132" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1133" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1134" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1135" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1136" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1137" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1138" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1139" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1140" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1141" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1142" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1143" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1144" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1145" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1146" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1147" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1148" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1149" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1150" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1151" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1152" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1153" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1154" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1155" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1156" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1157" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1158" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1159" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1160" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1161" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1162" from="149" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1010" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1011" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1012" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1013" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1014" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1015" from="155" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([1014 x float]* %input_r) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([1936 x float]* %conv_out) nounwind, !map !14

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @conv_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten21 = phi i11 [ 0, %0 ], [ %add_ln8, %Filter2_Loop_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten21"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:1  %r_0 = phi i4 [ 0, %0 ], [ %select_ln35_1, %Filter2_Loop_end ]

]]></Node>
<StgValue><ssdm name="r_0"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:2  %indvar_flatten = phi i9 [ 0, %0 ], [ %select_ln11, %Filter2_Loop_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:3  %c_0 = phi i4 [ 0, %0 ], [ %select_ln35_5, %Filter2_Loop_end ]

]]></Node>
<StgValue><ssdm name="c_0"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:4  %f_0 = phi i5 [ 0, %0 ], [ %f, %Filter2_Loop_end ]

]]></Node>
<StgValue><ssdm name="f_0"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %c = add i4 %c_0, 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6  %add_ln26_2 = add i4 %c_0, 2

]]></Node>
<StgValue><ssdm name="add_ln26_2"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %icmp_ln8 = icmp eq i11 %indvar_flatten21, -112

]]></Node>
<StgValue><ssdm name="icmp_ln8"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %add_ln8 = add i11 %indvar_flatten21, 1

]]></Node>
<StgValue><ssdm name="add_ln8"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln8, label %3, label %Filter2_Loop_begin

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
Filter2_Loop_begin:0  %r = add i4 %r_0, 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Filter2_Loop_begin:1  call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @Row_Loop_Col_Loop_Fi)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
Filter2_Loop_begin:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1936, i64 1936, i64 1936) nounwind

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
Filter2_Loop_begin:3  %icmp_ln11 = icmp eq i9 %indvar_flatten, 176

]]></Node>
<StgValue><ssdm name="icmp_ln11"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
Filter2_Loop_begin:4  %select_ln35 = select i1 %icmp_ln11, i4 0, i4 %c_0

]]></Node>
<StgValue><ssdm name="select_ln35"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
Filter2_Loop_begin:5  %select_ln35_1 = select i1 %icmp_ln11, i4 %r, i4 %r_0

]]></Node>
<StgValue><ssdm name="select_ln35_1"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="4">
<![CDATA[
Filter2_Loop_begin:6  %zext_ln35 = zext i4 %select_ln35_1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln35"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter2_Loop_begin:7  %mul_ln35 = mul i8 %zext_ln35, 11

]]></Node>
<StgValue><ssdm name="mul_ln35"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
Filter2_Loop_begin:8  %select_ln35_2 = select i1 %icmp_ln11, i4 1, i4 %c

]]></Node>
<StgValue><ssdm name="select_ln35_2"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
Filter2_Loop_begin:9  %select_ln35_3 = select i1 %icmp_ln11, i4 2, i4 %add_ln26_2

]]></Node>
<StgValue><ssdm name="select_ln35_3"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter2_Loop_begin:10  %xor_ln35 = xor i1 %icmp_ln11, true

]]></Node>
<StgValue><ssdm name="xor_ln35"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter2_Loop_begin:11  %icmp_ln14 = icmp eq i5 %f_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter2_Loop_begin:12  %and_ln35 = and i1 %icmp_ln14, %xor_ln35

]]></Node>
<StgValue><ssdm name="and_ln35"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
Filter2_Loop_begin:13  %add_ln26_4 = add i4 %select_ln35, 1

]]></Node>
<StgValue><ssdm name="add_ln26_4"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Filter2_Loop_begin:14  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @Col_Loop_Filter2_Loo)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter2_Loop_begin:15  %or_ln35 = or i1 %and_ln35, %icmp_ln11

]]></Node>
<StgValue><ssdm name="or_ln35"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
Filter2_Loop_begin:16  %select_ln35_4 = select i1 %or_ln35, i5 0, i5 %f_0

]]></Node>
<StgValue><ssdm name="select_ln35_4"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
Filter2_Loop_begin:17  %select_ln35_5 = select i1 %and_ln35, i4 %add_ln26_4, i4 %select_ln35

]]></Node>
<StgValue><ssdm name="select_ln35_5"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="4">
<![CDATA[
Filter2_Loop_begin:18  %zext_ln35_1 = zext i4 %select_ln35_5 to i8

]]></Node>
<StgValue><ssdm name="zext_ln35_1"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter2_Loop_begin:19  %add_ln35 = add i8 %zext_ln35_1, %mul_ln35

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
Filter2_Loop_begin:20  %tmp_2_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln35, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_2_cast"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
Filter2_Loop_begin:21  %add_ln26_5 = add i4 %select_ln35, 2

]]></Node>
<StgValue><ssdm name="add_ln26_5"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
Filter2_Loop_begin:22  %select_ln35_6 = select i1 %and_ln35, i4 %add_ln26_5, i4 %select_ln35_2

]]></Node>
<StgValue><ssdm name="select_ln35_6"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="4">
<![CDATA[
Filter2_Loop_begin:23  %zext_ln35_2 = zext i4 %select_ln35_6 to i8

]]></Node>
<StgValue><ssdm name="zext_ln35_2"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
Filter2_Loop_begin:24  %add_ln26_6 = add i4 %select_ln35, 3

]]></Node>
<StgValue><ssdm name="add_ln26_6"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
Filter2_Loop_begin:25  %select_ln35_7 = select i1 %and_ln35, i4 %add_ln26_6, i4 %select_ln35_3

]]></Node>
<StgValue><ssdm name="select_ln35_7"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="4">
<![CDATA[
Filter2_Loop_begin:26  %zext_ln35_3 = zext i4 %select_ln35_7 to i8

]]></Node>
<StgValue><ssdm name="zext_ln35_3"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Filter2_Loop_begin:27  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln15"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Filter2_Loop_begin:28  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="5">
<![CDATA[
Filter2_Loop_begin:29  %zext_ln26 = zext i5 %select_ln35_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="5">
<![CDATA[
Filter2_Loop_begin:30  %zext_ln35_4 = zext i5 %select_ln35_4 to i7

]]></Node>
<StgValue><ssdm name="zext_ln35_4"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="5">
<![CDATA[
Filter2_Loop_begin:31  %zext_ln35_5 = zext i5 %select_ln35_4 to i12

]]></Node>
<StgValue><ssdm name="zext_ln35_5"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
Filter2_Loop_begin:32  %add_ln35_1 = add i12 %zext_ln35_5, %tmp_2_cast

]]></Node>
<StgValue><ssdm name="add_ln35_1"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="12">
<![CDATA[
Filter2_Loop_begin:33  %zext_ln35_6 = zext i12 %add_ln35_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln35_6"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter2_Loop_begin:34  %conv_out_addr = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln35_6

]]></Node>
<StgValue><ssdm name="conv_out_addr"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
Filter2_Loop_begin:35  br label %W_Row_Loop

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln41"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
W_Row_Loop:0  %wr_0_0 = phi i2 [ 0, %Filter2_Loop_begin ], [ %xor_ln18, %2 ]

]]></Node>
<StgValue><ssdm name="wr_0_0"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="2">
<![CDATA[
W_Row_Loop:2  %zext_ln19 = zext i2 %wr_0_0 to i4

]]></Node>
<StgValue><ssdm name="zext_ln19"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
W_Row_Loop:6  %tmp_6 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %wr_0_0, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="6">
<![CDATA[
W_Row_Loop:7  %zext_ln26_1 = zext i6 %tmp_6 to i7

]]></Node>
<StgValue><ssdm name="zext_ln26_1"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
W_Row_Loop:8  %add_ln26_7 = add i7 %zext_ln26_1, %zext_ln35_4

]]></Node>
<StgValue><ssdm name="add_ln26_7"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="7">
<![CDATA[
W_Row_Loop:9  %zext_ln26_2 = zext i7 %add_ln26_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_2"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:10  %conv_weights_0_0_add = getelementptr [48 x float]* @conv_weights_0_0, i64 0, i64 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="conv_weights_0_0_add"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:11  %conv_weights_0_1_add = getelementptr [48 x float]* @conv_weights_0_1, i64 0, i64 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="conv_weights_0_1_add"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:12  %conv_weights_0_2_add = getelementptr [48 x float]* @conv_weights_0_2, i64 0, i64 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="conv_weights_0_2_add"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:13  %conv_weights_0_3_add = getelementptr [48 x float]* @conv_weights_0_3, i64 0, i64 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="conv_weights_0_3_add"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:14  %conv_weights_0_4_add = getelementptr [48 x float]* @conv_weights_0_4, i64 0, i64 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="conv_weights_0_4_add"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:15  %conv_weights_0_5_add = getelementptr [48 x float]* @conv_weights_0_5, i64 0, i64 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="conv_weights_0_5_add"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:16  %conv_weights_1_0_add = getelementptr [48 x float]* @conv_weights_1_0, i64 0, i64 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="conv_weights_1_0_add"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:17  %conv_weights_1_1_add = getelementptr [48 x float]* @conv_weights_1_1, i64 0, i64 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="conv_weights_1_1_add"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:18  %conv_weights_1_2_add = getelementptr [48 x float]* @conv_weights_1_2, i64 0, i64 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="conv_weights_1_2_add"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:19  %conv_weights_1_3_add = getelementptr [48 x float]* @conv_weights_1_3, i64 0, i64 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="conv_weights_1_3_add"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:20  %conv_weights_1_4_add = getelementptr [48 x float]* @conv_weights_1_4, i64 0, i64 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="conv_weights_1_4_add"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:21  %conv_weights_1_5_add = getelementptr [48 x float]* @conv_weights_1_5, i64 0, i64 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="conv_weights_1_5_add"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:22  %conv_weights_2_0_add = getelementptr [48 x float]* @conv_weights_2_0, i64 0, i64 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="conv_weights_2_0_add"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:23  %conv_weights_2_1_add = getelementptr [48 x float]* @conv_weights_2_1, i64 0, i64 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="conv_weights_2_1_add"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:24  %conv_weights_2_2_add = getelementptr [48 x float]* @conv_weights_2_2, i64 0, i64 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="conv_weights_2_2_add"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:25  %conv_weights_2_3_add = getelementptr [48 x float]* @conv_weights_2_3, i64 0, i64 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="conv_weights_2_3_add"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:26  %conv_weights_2_4_add = getelementptr [48 x float]* @conv_weights_2_4, i64 0, i64 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="conv_weights_2_4_add"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:27  %conv_weights_2_5_add = getelementptr [48 x float]* @conv_weights_2_5, i64 0, i64 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="conv_weights_2_5_add"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
W_Row_Loop:28  %add_ln26 = add i4 %zext_ln19, %select_ln35_1

]]></Node>
<StgValue><ssdm name="add_ln26"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="4">
<![CDATA[
W_Row_Loop:29  %zext_ln26_3 = zext i4 %add_ln26 to i8

]]></Node>
<StgValue><ssdm name="zext_ln26_3"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
W_Row_Loop:30  %mul_ln26 = mul i8 %zext_ln26_3, 13

]]></Node>
<StgValue><ssdm name="mul_ln26"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
W_Row_Loop:31  %add_ln26_8 = add i8 %mul_ln26, %zext_ln35_1

]]></Node>
<StgValue><ssdm name="add_ln26_8"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
W_Row_Loop:32  %p_shl4_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_8, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
W_Row_Loop:33  %tmp_1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_8, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="11" op_0_bw="9">
<![CDATA[
W_Row_Loop:34  %zext_ln26_4 = zext i9 %tmp_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln26_4"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
W_Row_Loop:35  %sub_ln26 = sub i11 %p_shl4_cast, %zext_ln26_4

]]></Node>
<StgValue><ssdm name="sub_ln26"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="11">
<![CDATA[
W_Row_Loop:36  %zext_ln26_5 = zext i11 %sub_ln26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_5"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:37  %input_addr = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_5

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
W_Row_Loop:38  %or_ln26 = or i11 %sub_ln26, 1

]]></Node>
<StgValue><ssdm name="or_ln26"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="11">
<![CDATA[
W_Row_Loop:39  %zext_ln26_6 = zext i11 %or_ln26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_6"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:40  %input_addr_1 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_6

]]></Node>
<StgValue><ssdm name="input_addr_1"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:97  %conv_weights_0_0_loa = load float* %conv_weights_0_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_0_0_loa"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:98  %input_load = load float* %input_addr, align 4

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:101  %conv_weights_0_1_loa = load float* %conv_weights_0_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_0_1_loa"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:102  %input_load_1 = load float* %input_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_load_1"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:105  %conv_weights_0_2_loa = load float* %conv_weights_0_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_0_2_loa"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:109  %conv_weights_0_3_loa = load float* %conv_weights_0_3_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_0_3_loa"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:113  %conv_weights_0_4_loa = load float* %conv_weights_0_4_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_0_4_loa"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:117  %conv_weights_0_5_loa = load float* %conv_weights_0_5_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_0_5_loa"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:121  %conv_weights_1_0_loa = load float* %conv_weights_1_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_1_0_loa"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:125  %conv_weights_1_1_loa = load float* %conv_weights_1_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_1_1_loa"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:129  %conv_weights_1_2_loa = load float* %conv_weights_1_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_1_2_loa"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:133  %conv_weights_1_3_loa = load float* %conv_weights_1_3_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_1_3_loa"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:137  %conv_weights_1_4_loa = load float* %conv_weights_1_4_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_1_4_loa"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:141  %conv_weights_1_5_loa = load float* %conv_weights_1_5_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_1_5_loa"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:145  %conv_weights_2_0_loa = load float* %conv_weights_2_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_2_0_loa"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:149  %conv_weights_2_1_loa = load float* %conv_weights_2_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_2_1_loa"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:153  %conv_weights_2_2_loa = load float* %conv_weights_2_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_2_2_loa"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:157  %conv_weights_2_3_loa = load float* %conv_weights_2_3_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_2_3_loa"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:161  %conv_weights_2_4_loa = load float* %conv_weights_2_4_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_2_4_loa"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:165  %conv_weights_2_5_loa = load float* %conv_weights_2_5_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_2_5_loa"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="264" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
W_Row_Loop:41  %add_ln26_9 = add i11 %sub_ln26, 2

]]></Node>
<StgValue><ssdm name="add_ln26_9"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="11">
<![CDATA[
W_Row_Loop:42  %zext_ln26_7 = zext i11 %add_ln26_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_7"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:43  %input_addr_2 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_7

]]></Node>
<StgValue><ssdm name="input_addr_2"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
W_Row_Loop:44  %add_ln26_10 = add i11 %sub_ln26, 3

]]></Node>
<StgValue><ssdm name="add_ln26_10"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="11">
<![CDATA[
W_Row_Loop:45  %zext_ln26_8 = zext i11 %add_ln26_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_8"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:46  %input_addr_3 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_8

]]></Node>
<StgValue><ssdm name="input_addr_3"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:97  %conv_weights_0_0_loa = load float* %conv_weights_0_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_0_0_loa"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:98  %input_load = load float* %input_addr, align 4

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:99  %tmp_s = fmul float %conv_weights_0_0_loa, %input_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:101  %conv_weights_0_1_loa = load float* %conv_weights_0_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_0_1_loa"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:102  %input_load_1 = load float* %input_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_load_1"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:105  %conv_weights_0_2_loa = load float* %conv_weights_0_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_0_2_loa"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:106  %input_load_2 = load float* %input_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_load_2"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:109  %conv_weights_0_3_loa = load float* %conv_weights_0_3_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_0_3_loa"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:110  %input_load_3 = load float* %input_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_load_3"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:113  %conv_weights_0_4_loa = load float* %conv_weights_0_4_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_0_4_loa"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:117  %conv_weights_0_5_loa = load float* %conv_weights_0_5_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_0_5_loa"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:121  %conv_weights_1_0_loa = load float* %conv_weights_1_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_1_0_loa"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:125  %conv_weights_1_1_loa = load float* %conv_weights_1_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_1_1_loa"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:129  %conv_weights_1_2_loa = load float* %conv_weights_1_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_1_2_loa"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:133  %conv_weights_1_3_loa = load float* %conv_weights_1_3_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_1_3_loa"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:137  %conv_weights_1_4_loa = load float* %conv_weights_1_4_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_1_4_loa"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:141  %conv_weights_1_5_loa = load float* %conv_weights_1_5_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_1_5_loa"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:145  %conv_weights_2_0_loa = load float* %conv_weights_2_0_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_2_0_loa"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:149  %conv_weights_2_1_loa = load float* %conv_weights_2_1_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_2_1_loa"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:153  %conv_weights_2_2_loa = load float* %conv_weights_2_2_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_2_2_loa"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:157  %conv_weights_2_3_loa = load float* %conv_weights_2_3_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_2_3_loa"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:161  %conv_weights_2_4_loa = load float* %conv_weights_2_4_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_2_4_loa"/></StgValue>
</operation>

<operation id="292" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="6">
<![CDATA[
W_Row_Loop:165  %conv_weights_2_5_loa = load float* %conv_weights_2_5_add, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_2_5_loa"/></StgValue>
</operation>

<operation id="293" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
W_Row_Loop:170  %or_ln18 = or i2 %wr_0_0, 1

]]></Node>
<StgValue><ssdm name="or_ln18"/></StgValue>
</operation>

<operation id="294" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
W_Row_Loop:171  %icmp_ln18 = icmp eq i2 %or_ln18, -1

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="295" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="4" op_0_bw="2">
<![CDATA[
:0  %zext_ln18 = zext i2 %or_ln18 to i4

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="296" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
:1  %tmp_8 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %or_ln18, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="297" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="7" op_0_bw="6">
<![CDATA[
:2  %zext_ln26_25 = zext i6 %tmp_8 to i7

]]></Node>
<StgValue><ssdm name="zext_ln26_25"/></StgValue>
</operation>

<operation id="298" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %add_ln26_23 = add i7 %zext_ln26_25, %zext_ln35_4

]]></Node>
<StgValue><ssdm name="add_ln26_23"/></StgValue>
</operation>

<operation id="299" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="7">
<![CDATA[
:4  %zext_ln26_26 = zext i7 %add_ln26_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_26"/></StgValue>
</operation>

<operation id="300" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %conv_weights_0_0_add_1 = getelementptr [48 x float]* @conv_weights_0_0, i64 0, i64 %zext_ln26_26

]]></Node>
<StgValue><ssdm name="conv_weights_0_0_add_1"/></StgValue>
</operation>

<operation id="301" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %conv_weights_0_1_add_1 = getelementptr [48 x float]* @conv_weights_0_1, i64 0, i64 %zext_ln26_26

]]></Node>
<StgValue><ssdm name="conv_weights_0_1_add_1"/></StgValue>
</operation>

<operation id="302" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %conv_weights_0_2_add_1 = getelementptr [48 x float]* @conv_weights_0_2, i64 0, i64 %zext_ln26_26

]]></Node>
<StgValue><ssdm name="conv_weights_0_2_add_1"/></StgValue>
</operation>

<operation id="303" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %conv_weights_0_3_add_1 = getelementptr [48 x float]* @conv_weights_0_3, i64 0, i64 %zext_ln26_26

]]></Node>
<StgValue><ssdm name="conv_weights_0_3_add_1"/></StgValue>
</operation>

<operation id="304" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %conv_weights_0_4_add_1 = getelementptr [48 x float]* @conv_weights_0_4, i64 0, i64 %zext_ln26_26

]]></Node>
<StgValue><ssdm name="conv_weights_0_4_add_1"/></StgValue>
</operation>

<operation id="305" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %conv_weights_0_5_add_1 = getelementptr [48 x float]* @conv_weights_0_5, i64 0, i64 %zext_ln26_26

]]></Node>
<StgValue><ssdm name="conv_weights_0_5_add_1"/></StgValue>
</operation>

<operation id="306" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %conv_weights_1_0_add_1 = getelementptr [48 x float]* @conv_weights_1_0, i64 0, i64 %zext_ln26_26

]]></Node>
<StgValue><ssdm name="conv_weights_1_0_add_1"/></StgValue>
</operation>

<operation id="307" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %conv_weights_1_1_add_1 = getelementptr [48 x float]* @conv_weights_1_1, i64 0, i64 %zext_ln26_26

]]></Node>
<StgValue><ssdm name="conv_weights_1_1_add_1"/></StgValue>
</operation>

<operation id="308" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %conv_weights_1_2_add_1 = getelementptr [48 x float]* @conv_weights_1_2, i64 0, i64 %zext_ln26_26

]]></Node>
<StgValue><ssdm name="conv_weights_1_2_add_1"/></StgValue>
</operation>

<operation id="309" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %conv_weights_1_3_add_1 = getelementptr [48 x float]* @conv_weights_1_3, i64 0, i64 %zext_ln26_26

]]></Node>
<StgValue><ssdm name="conv_weights_1_3_add_1"/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %conv_weights_1_4_add_1 = getelementptr [48 x float]* @conv_weights_1_4, i64 0, i64 %zext_ln26_26

]]></Node>
<StgValue><ssdm name="conv_weights_1_4_add_1"/></StgValue>
</operation>

<operation id="311" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %conv_weights_1_5_add_1 = getelementptr [48 x float]* @conv_weights_1_5, i64 0, i64 %zext_ln26_26

]]></Node>
<StgValue><ssdm name="conv_weights_1_5_add_1"/></StgValue>
</operation>

<operation id="312" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %conv_weights_2_0_add_1 = getelementptr [48 x float]* @conv_weights_2_0, i64 0, i64 %zext_ln26_26

]]></Node>
<StgValue><ssdm name="conv_weights_2_0_add_1"/></StgValue>
</operation>

<operation id="313" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %conv_weights_2_1_add_1 = getelementptr [48 x float]* @conv_weights_2_1, i64 0, i64 %zext_ln26_26

]]></Node>
<StgValue><ssdm name="conv_weights_2_1_add_1"/></StgValue>
</operation>

<operation id="314" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %conv_weights_2_2_add_1 = getelementptr [48 x float]* @conv_weights_2_2, i64 0, i64 %zext_ln26_26

]]></Node>
<StgValue><ssdm name="conv_weights_2_2_add_1"/></StgValue>
</operation>

<operation id="315" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %conv_weights_2_3_add_1 = getelementptr [48 x float]* @conv_weights_2_3, i64 0, i64 %zext_ln26_26

]]></Node>
<StgValue><ssdm name="conv_weights_2_3_add_1"/></StgValue>
</operation>

<operation id="316" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %conv_weights_2_4_add_1 = getelementptr [48 x float]* @conv_weights_2_4, i64 0, i64 %zext_ln26_26

]]></Node>
<StgValue><ssdm name="conv_weights_2_4_add_1"/></StgValue>
</operation>

<operation id="317" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %conv_weights_2_5_add_1 = getelementptr [48 x float]* @conv_weights_2_5, i64 0, i64 %zext_ln26_26

]]></Node>
<StgValue><ssdm name="conv_weights_2_5_add_1"/></StgValue>
</operation>

<operation id="318" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:23  %add_ln26_3 = add i4 %zext_ln18, %select_ln35_1

]]></Node>
<StgValue><ssdm name="add_ln26_3"/></StgValue>
</operation>

<operation id="319" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="4">
<![CDATA[
:24  %zext_ln26_27 = zext i4 %add_ln26_3 to i8

]]></Node>
<StgValue><ssdm name="zext_ln26_27"/></StgValue>
</operation>

<operation id="320" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:25  %mul_ln26_1 = mul i8 %zext_ln26_27, 13

]]></Node>
<StgValue><ssdm name="mul_ln26_1"/></StgValue>
</operation>

<operation id="321" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="6">
<![CDATA[
:92  %conv_weights_0_0_loa_1 = load float* %conv_weights_0_0_add_1, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_0_0_loa_1"/></StgValue>
</operation>

<operation id="322" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="6">
<![CDATA[
:96  %conv_weights_0_1_loa_1 = load float* %conv_weights_0_1_add_1, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_0_1_loa_1"/></StgValue>
</operation>

<operation id="323" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="6">
<![CDATA[
:100  %conv_weights_0_2_loa_1 = load float* %conv_weights_0_2_add_1, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_0_2_loa_1"/></StgValue>
</operation>

<operation id="324" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="6">
<![CDATA[
:104  %conv_weights_0_3_loa_1 = load float* %conv_weights_0_3_add_1, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_0_3_loa_1"/></StgValue>
</operation>

<operation id="325" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="6">
<![CDATA[
:108  %conv_weights_0_4_loa_1 = load float* %conv_weights_0_4_add_1, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_0_4_loa_1"/></StgValue>
</operation>

<operation id="326" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="6">
<![CDATA[
:112  %conv_weights_0_5_loa_1 = load float* %conv_weights_0_5_add_1, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_0_5_loa_1"/></StgValue>
</operation>

<operation id="327" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="6">
<![CDATA[
:116  %conv_weights_1_0_loa_1 = load float* %conv_weights_1_0_add_1, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_1_0_loa_1"/></StgValue>
</operation>

<operation id="328" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="6">
<![CDATA[
:120  %conv_weights_1_1_loa_1 = load float* %conv_weights_1_1_add_1, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_1_1_loa_1"/></StgValue>
</operation>

<operation id="329" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="6">
<![CDATA[
:124  %conv_weights_1_2_loa_1 = load float* %conv_weights_1_2_add_1, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_1_2_loa_1"/></StgValue>
</operation>

<operation id="330" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="6">
<![CDATA[
:128  %conv_weights_1_3_loa_1 = load float* %conv_weights_1_3_add_1, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_1_3_loa_1"/></StgValue>
</operation>

<operation id="331" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="6">
<![CDATA[
:132  %conv_weights_1_4_loa_1 = load float* %conv_weights_1_4_add_1, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_1_4_loa_1"/></StgValue>
</operation>

<operation id="332" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="6">
<![CDATA[
:136  %conv_weights_1_5_loa_1 = load float* %conv_weights_1_5_add_1, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_1_5_loa_1"/></StgValue>
</operation>

<operation id="333" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="6">
<![CDATA[
:140  %conv_weights_2_0_loa_1 = load float* %conv_weights_2_0_add_1, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_2_0_loa_1"/></StgValue>
</operation>

<operation id="334" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="6">
<![CDATA[
:144  %conv_weights_2_1_loa_1 = load float* %conv_weights_2_1_add_1, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_2_1_loa_1"/></StgValue>
</operation>

<operation id="335" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="6">
<![CDATA[
:148  %conv_weights_2_2_loa_1 = load float* %conv_weights_2_2_add_1, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_2_2_loa_1"/></StgValue>
</operation>

<operation id="336" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="6">
<![CDATA[
:152  %conv_weights_2_3_loa_1 = load float* %conv_weights_2_3_add_1, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_2_3_loa_1"/></StgValue>
</operation>

<operation id="337" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="6">
<![CDATA[
:156  %conv_weights_2_4_loa_1 = load float* %conv_weights_2_4_add_1, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_2_4_loa_1"/></StgValue>
</operation>

<operation id="338" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="6">
<![CDATA[
:160  %conv_weights_2_5_loa_1 = load float* %conv_weights_2_5_add_1, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_2_5_loa_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="339" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
W_Row_Loop:47  %add_ln26_11 = add i11 %sub_ln26, 4

]]></Node>
<StgValue><ssdm name="add_ln26_11"/></StgValue>
</operation>

<operation id="340" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="11">
<![CDATA[
W_Row_Loop:48  %zext_ln26_9 = zext i11 %add_ln26_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_9"/></StgValue>
</operation>

<operation id="341" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:49  %input_addr_4 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_9

]]></Node>
<StgValue><ssdm name="input_addr_4"/></StgValue>
</operation>

<operation id="342" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
W_Row_Loop:50  %add_ln26_12 = add i11 %sub_ln26, 5

]]></Node>
<StgValue><ssdm name="add_ln26_12"/></StgValue>
</operation>

<operation id="343" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="11">
<![CDATA[
W_Row_Loop:51  %zext_ln26_10 = zext i11 %add_ln26_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_10"/></StgValue>
</operation>

<operation id="344" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:52  %input_addr_5 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_10

]]></Node>
<StgValue><ssdm name="input_addr_5"/></StgValue>
</operation>

<operation id="345" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:99  %tmp_s = fmul float %conv_weights_0_0_loa, %input_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="346" st_id="5" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:103  %tmp_1_0_0_1 = fmul float %conv_weights_0_1_loa, %input_load_1

]]></Node>
<StgValue><ssdm name="tmp_1_0_0_1"/></StgValue>
</operation>

<operation id="347" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:106  %input_load_2 = load float* %input_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_load_2"/></StgValue>
</operation>

<operation id="348" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:110  %input_load_3 = load float* %input_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_load_3"/></StgValue>
</operation>

<operation id="349" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:114  %input_load_4 = load float* %input_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_load_4"/></StgValue>
</operation>

<operation id="350" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:118  %input_load_5 = load float* %input_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_load_5"/></StgValue>
</operation>

<operation id="351" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="6">
<![CDATA[
:92  %conv_weights_0_0_loa_1 = load float* %conv_weights_0_0_add_1, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_0_0_loa_1"/></StgValue>
</operation>

<operation id="352" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="6">
<![CDATA[
:96  %conv_weights_0_1_loa_1 = load float* %conv_weights_0_1_add_1, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_0_1_loa_1"/></StgValue>
</operation>

<operation id="353" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="6">
<![CDATA[
:100  %conv_weights_0_2_loa_1 = load float* %conv_weights_0_2_add_1, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_0_2_loa_1"/></StgValue>
</operation>

<operation id="354" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="6">
<![CDATA[
:104  %conv_weights_0_3_loa_1 = load float* %conv_weights_0_3_add_1, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_0_3_loa_1"/></StgValue>
</operation>

<operation id="355" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="6">
<![CDATA[
:108  %conv_weights_0_4_loa_1 = load float* %conv_weights_0_4_add_1, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_0_4_loa_1"/></StgValue>
</operation>

<operation id="356" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="6">
<![CDATA[
:112  %conv_weights_0_5_loa_1 = load float* %conv_weights_0_5_add_1, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_0_5_loa_1"/></StgValue>
</operation>

<operation id="357" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="6">
<![CDATA[
:116  %conv_weights_1_0_loa_1 = load float* %conv_weights_1_0_add_1, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_1_0_loa_1"/></StgValue>
</operation>

<operation id="358" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="6">
<![CDATA[
:120  %conv_weights_1_1_loa_1 = load float* %conv_weights_1_1_add_1, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_1_1_loa_1"/></StgValue>
</operation>

<operation id="359" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="6">
<![CDATA[
:124  %conv_weights_1_2_loa_1 = load float* %conv_weights_1_2_add_1, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_1_2_loa_1"/></StgValue>
</operation>

<operation id="360" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="6">
<![CDATA[
:128  %conv_weights_1_3_loa_1 = load float* %conv_weights_1_3_add_1, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_1_3_loa_1"/></StgValue>
</operation>

<operation id="361" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="6">
<![CDATA[
:132  %conv_weights_1_4_loa_1 = load float* %conv_weights_1_4_add_1, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_1_4_loa_1"/></StgValue>
</operation>

<operation id="362" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="6">
<![CDATA[
:136  %conv_weights_1_5_loa_1 = load float* %conv_weights_1_5_add_1, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_1_5_loa_1"/></StgValue>
</operation>

<operation id="363" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="6">
<![CDATA[
:140  %conv_weights_2_0_loa_1 = load float* %conv_weights_2_0_add_1, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_2_0_loa_1"/></StgValue>
</operation>

<operation id="364" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="6">
<![CDATA[
:144  %conv_weights_2_1_loa_1 = load float* %conv_weights_2_1_add_1, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_2_1_loa_1"/></StgValue>
</operation>

<operation id="365" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="6">
<![CDATA[
:148  %conv_weights_2_2_loa_1 = load float* %conv_weights_2_2_add_1, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_2_2_loa_1"/></StgValue>
</operation>

<operation id="366" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="6">
<![CDATA[
:152  %conv_weights_2_3_loa_1 = load float* %conv_weights_2_3_add_1, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_2_3_loa_1"/></StgValue>
</operation>

<operation id="367" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="6">
<![CDATA[
:156  %conv_weights_2_4_loa_1 = load float* %conv_weights_2_4_add_1, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_2_4_loa_1"/></StgValue>
</operation>

<operation id="368" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="6">
<![CDATA[
:160  %conv_weights_2_5_loa_1 = load float* %conv_weights_2_5_add_1, align 4

]]></Node>
<StgValue><ssdm name="conv_weights_2_5_loa_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="369" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
W_Row_Loop:1  %w_sum_0_0 = phi float [ 0.000000e+00, %Filter2_Loop_begin ], [ %w_sum_3_1_2_5, %2 ]

]]></Node>
<StgValue><ssdm name="w_sum_0_0"/></StgValue>
</operation>

<operation id="370" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
W_Row_Loop:53  %add_ln26_13 = add i8 %mul_ln26, %zext_ln35_2

]]></Node>
<StgValue><ssdm name="add_ln26_13"/></StgValue>
</operation>

<operation id="371" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
W_Row_Loop:54  %p_shl2_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_13, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="372" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
W_Row_Loop:55  %tmp_2 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_13, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="373" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="11" op_0_bw="9">
<![CDATA[
W_Row_Loop:56  %zext_ln26_11 = zext i9 %tmp_2 to i11

]]></Node>
<StgValue><ssdm name="zext_ln26_11"/></StgValue>
</operation>

<operation id="374" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
W_Row_Loop:57  %sub_ln26_1 = sub i11 %p_shl2_cast, %zext_ln26_11

]]></Node>
<StgValue><ssdm name="sub_ln26_1"/></StgValue>
</operation>

<operation id="375" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="11">
<![CDATA[
W_Row_Loop:58  %zext_ln26_12 = zext i11 %sub_ln26_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_12"/></StgValue>
</operation>

<operation id="376" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:59  %input_addr_6 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_12

]]></Node>
<StgValue><ssdm name="input_addr_6"/></StgValue>
</operation>

<operation id="377" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
W_Row_Loop:60  %or_ln26_1 = or i11 %sub_ln26_1, 1

]]></Node>
<StgValue><ssdm name="or_ln26_1"/></StgValue>
</operation>

<operation id="378" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="11">
<![CDATA[
W_Row_Loop:61  %zext_ln26_13 = zext i11 %or_ln26_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_13"/></StgValue>
</operation>

<operation id="379" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:62  %input_addr_7 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_13

]]></Node>
<StgValue><ssdm name="input_addr_7"/></StgValue>
</operation>

<operation id="380" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
W_Row_Loop:75  %add_ln26_18 = add i8 %mul_ln26, %zext_ln35_3

]]></Node>
<StgValue><ssdm name="add_ln26_18"/></StgValue>
</operation>

<operation id="381" st_id="6" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:100  %w_sum_3 = fadd float %w_sum_0_0, %tmp_s

]]></Node>
<StgValue><ssdm name="w_sum_3"/></StgValue>
</operation>

<operation id="382" st_id="6" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:103  %tmp_1_0_0_1 = fmul float %conv_weights_0_1_loa, %input_load_1

]]></Node>
<StgValue><ssdm name="tmp_1_0_0_1"/></StgValue>
</operation>

<operation id="383" st_id="6" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:107  %tmp_1_0_0_2 = fmul float %conv_weights_0_2_loa, %input_load_2

]]></Node>
<StgValue><ssdm name="tmp_1_0_0_2"/></StgValue>
</operation>

<operation id="384" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:114  %input_load_4 = load float* %input_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_load_4"/></StgValue>
</operation>

<operation id="385" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:118  %input_load_5 = load float* %input_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_load_5"/></StgValue>
</operation>

<operation id="386" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:122  %input_load_6 = load float* %input_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_load_6"/></StgValue>
</operation>

<operation id="387" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:126  %input_load_7 = load float* %input_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_load_7"/></StgValue>
</operation>

<operation id="388" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:26  %add_ln26_24 = add i8 %mul_ln26_1, %zext_ln35_1

]]></Node>
<StgValue><ssdm name="add_ln26_24"/></StgValue>
</operation>

<operation id="389" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:48  %add_ln26_29 = add i8 %mul_ln26_1, %zext_ln35_2

]]></Node>
<StgValue><ssdm name="add_ln26_29"/></StgValue>
</operation>

<operation id="390" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:70  %add_ln26_34 = add i8 %mul_ln26_1, %zext_ln35_3

]]></Node>
<StgValue><ssdm name="add_ln26_34"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="391" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
W_Row_Loop:63  %add_ln26_14 = add i11 %sub_ln26_1, 2

]]></Node>
<StgValue><ssdm name="add_ln26_14"/></StgValue>
</operation>

<operation id="392" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="11">
<![CDATA[
W_Row_Loop:64  %zext_ln26_14 = zext i11 %add_ln26_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_14"/></StgValue>
</operation>

<operation id="393" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:65  %input_addr_8 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_14

]]></Node>
<StgValue><ssdm name="input_addr_8"/></StgValue>
</operation>

<operation id="394" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
W_Row_Loop:66  %add_ln26_15 = add i11 %sub_ln26_1, 3

]]></Node>
<StgValue><ssdm name="add_ln26_15"/></StgValue>
</operation>

<operation id="395" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="11">
<![CDATA[
W_Row_Loop:67  %zext_ln26_15 = zext i11 %add_ln26_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_15"/></StgValue>
</operation>

<operation id="396" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:68  %input_addr_9 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_15

]]></Node>
<StgValue><ssdm name="input_addr_9"/></StgValue>
</operation>

<operation id="397" st_id="7" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:100  %w_sum_3 = fadd float %w_sum_0_0, %tmp_s

]]></Node>
<StgValue><ssdm name="w_sum_3"/></StgValue>
</operation>

<operation id="398" st_id="7" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:107  %tmp_1_0_0_2 = fmul float %conv_weights_0_2_loa, %input_load_2

]]></Node>
<StgValue><ssdm name="tmp_1_0_0_2"/></StgValue>
</operation>

<operation id="399" st_id="7" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:111  %tmp_1_0_0_3 = fmul float %conv_weights_0_3_loa, %input_load_3

]]></Node>
<StgValue><ssdm name="tmp_1_0_0_3"/></StgValue>
</operation>

<operation id="400" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:122  %input_load_6 = load float* %input_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_load_6"/></StgValue>
</operation>

<operation id="401" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:126  %input_load_7 = load float* %input_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_load_7"/></StgValue>
</operation>

<operation id="402" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:130  %input_load_8 = load float* %input_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_load_8"/></StgValue>
</operation>

<operation id="403" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:134  %input_load_9 = load float* %input_addr_9, align 4

]]></Node>
<StgValue><ssdm name="input_load_9"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="404" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
W_Row_Loop:69  %add_ln26_16 = add i11 %sub_ln26_1, 4

]]></Node>
<StgValue><ssdm name="add_ln26_16"/></StgValue>
</operation>

<operation id="405" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="11">
<![CDATA[
W_Row_Loop:70  %zext_ln26_16 = zext i11 %add_ln26_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_16"/></StgValue>
</operation>

<operation id="406" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:71  %input_addr_10 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_16

]]></Node>
<StgValue><ssdm name="input_addr_10"/></StgValue>
</operation>

<operation id="407" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
W_Row_Loop:72  %add_ln26_17 = add i11 %sub_ln26_1, 5

]]></Node>
<StgValue><ssdm name="add_ln26_17"/></StgValue>
</operation>

<operation id="408" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="11">
<![CDATA[
W_Row_Loop:73  %zext_ln26_17 = zext i11 %add_ln26_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_17"/></StgValue>
</operation>

<operation id="409" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:74  %input_addr_11 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_17

]]></Node>
<StgValue><ssdm name="input_addr_11"/></StgValue>
</operation>

<operation id="410" st_id="8" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:100  %w_sum_3 = fadd float %w_sum_0_0, %tmp_s

]]></Node>
<StgValue><ssdm name="w_sum_3"/></StgValue>
</operation>

<operation id="411" st_id="8" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:111  %tmp_1_0_0_3 = fmul float %conv_weights_0_3_loa, %input_load_3

]]></Node>
<StgValue><ssdm name="tmp_1_0_0_3"/></StgValue>
</operation>

<operation id="412" st_id="8" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:115  %tmp_1_0_0_4 = fmul float %conv_weights_0_4_loa, %input_load_4

]]></Node>
<StgValue><ssdm name="tmp_1_0_0_4"/></StgValue>
</operation>

<operation id="413" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:130  %input_load_8 = load float* %input_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_load_8"/></StgValue>
</operation>

<operation id="414" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:134  %input_load_9 = load float* %input_addr_9, align 4

]]></Node>
<StgValue><ssdm name="input_load_9"/></StgValue>
</operation>

<operation id="415" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:138  %input_load_10 = load float* %input_addr_10, align 4

]]></Node>
<StgValue><ssdm name="input_load_10"/></StgValue>
</operation>

<operation id="416" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:142  %input_load_11 = load float* %input_addr_11, align 4

]]></Node>
<StgValue><ssdm name="input_load_11"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="417" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
W_Row_Loop:76  %p_shl_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_18, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="418" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
W_Row_Loop:77  %tmp_7 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_18, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="419" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="11" op_0_bw="9">
<![CDATA[
W_Row_Loop:78  %zext_ln26_18 = zext i9 %tmp_7 to i11

]]></Node>
<StgValue><ssdm name="zext_ln26_18"/></StgValue>
</operation>

<operation id="420" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
W_Row_Loop:79  %sub_ln26_2 = sub i11 %p_shl_cast, %zext_ln26_18

]]></Node>
<StgValue><ssdm name="sub_ln26_2"/></StgValue>
</operation>

<operation id="421" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="11">
<![CDATA[
W_Row_Loop:80  %zext_ln26_19 = zext i11 %sub_ln26_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_19"/></StgValue>
</operation>

<operation id="422" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:81  %input_addr_12 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_19

]]></Node>
<StgValue><ssdm name="input_addr_12"/></StgValue>
</operation>

<operation id="423" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
W_Row_Loop:82  %or_ln26_2 = or i11 %sub_ln26_2, 1

]]></Node>
<StgValue><ssdm name="or_ln26_2"/></StgValue>
</operation>

<operation id="424" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="11">
<![CDATA[
W_Row_Loop:83  %zext_ln26_20 = zext i11 %or_ln26_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_20"/></StgValue>
</operation>

<operation id="425" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:84  %input_addr_13 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_20

]]></Node>
<StgValue><ssdm name="input_addr_13"/></StgValue>
</operation>

<operation id="426" st_id="9" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:100  %w_sum_3 = fadd float %w_sum_0_0, %tmp_s

]]></Node>
<StgValue><ssdm name="w_sum_3"/></StgValue>
</operation>

<operation id="427" st_id="9" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:115  %tmp_1_0_0_4 = fmul float %conv_weights_0_4_loa, %input_load_4

]]></Node>
<StgValue><ssdm name="tmp_1_0_0_4"/></StgValue>
</operation>

<operation id="428" st_id="9" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:119  %tmp_1_0_0_5 = fmul float %conv_weights_0_5_loa, %input_load_5

]]></Node>
<StgValue><ssdm name="tmp_1_0_0_5"/></StgValue>
</operation>

<operation id="429" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:138  %input_load_10 = load float* %input_addr_10, align 4

]]></Node>
<StgValue><ssdm name="input_load_10"/></StgValue>
</operation>

<operation id="430" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:142  %input_load_11 = load float* %input_addr_11, align 4

]]></Node>
<StgValue><ssdm name="input_load_11"/></StgValue>
</operation>

<operation id="431" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:146  %input_load_12 = load float* %input_addr_12, align 4

]]></Node>
<StgValue><ssdm name="input_load_12"/></StgValue>
</operation>

<operation id="432" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:150  %input_load_13 = load float* %input_addr_13, align 4

]]></Node>
<StgValue><ssdm name="input_load_13"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="433" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
W_Row_Loop:85  %add_ln26_19 = add i11 %sub_ln26_2, 2

]]></Node>
<StgValue><ssdm name="add_ln26_19"/></StgValue>
</operation>

<operation id="434" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="11">
<![CDATA[
W_Row_Loop:86  %zext_ln26_21 = zext i11 %add_ln26_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_21"/></StgValue>
</operation>

<operation id="435" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:87  %input_addr_14 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_21

]]></Node>
<StgValue><ssdm name="input_addr_14"/></StgValue>
</operation>

<operation id="436" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
W_Row_Loop:88  %add_ln26_20 = add i11 %sub_ln26_2, 3

]]></Node>
<StgValue><ssdm name="add_ln26_20"/></StgValue>
</operation>

<operation id="437" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="11">
<![CDATA[
W_Row_Loop:89  %zext_ln26_22 = zext i11 %add_ln26_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_22"/></StgValue>
</operation>

<operation id="438" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:90  %input_addr_15 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_22

]]></Node>
<StgValue><ssdm name="input_addr_15"/></StgValue>
</operation>

<operation id="439" st_id="10" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:104  %w_sum_3_0_0_1 = fadd float %w_sum_3, %tmp_1_0_0_1

]]></Node>
<StgValue><ssdm name="w_sum_3_0_0_1"/></StgValue>
</operation>

<operation id="440" st_id="10" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:119  %tmp_1_0_0_5 = fmul float %conv_weights_0_5_loa, %input_load_5

]]></Node>
<StgValue><ssdm name="tmp_1_0_0_5"/></StgValue>
</operation>

<operation id="441" st_id="10" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:123  %tmp_1_0_1 = fmul float %conv_weights_1_0_loa, %input_load_6

]]></Node>
<StgValue><ssdm name="tmp_1_0_1"/></StgValue>
</operation>

<operation id="442" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:146  %input_load_12 = load float* %input_addr_12, align 4

]]></Node>
<StgValue><ssdm name="input_load_12"/></StgValue>
</operation>

<operation id="443" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:150  %input_load_13 = load float* %input_addr_13, align 4

]]></Node>
<StgValue><ssdm name="input_load_13"/></StgValue>
</operation>

<operation id="444" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:154  %input_load_14 = load float* %input_addr_14, align 4

]]></Node>
<StgValue><ssdm name="input_load_14"/></StgValue>
</operation>

<operation id="445" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:158  %input_load_15 = load float* %input_addr_15, align 4

]]></Node>
<StgValue><ssdm name="input_load_15"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="446" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
W_Row_Loop:91  %add_ln26_21 = add i11 %sub_ln26_2, 4

]]></Node>
<StgValue><ssdm name="add_ln26_21"/></StgValue>
</operation>

<operation id="447" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="11">
<![CDATA[
W_Row_Loop:92  %zext_ln26_23 = zext i11 %add_ln26_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_23"/></StgValue>
</operation>

<operation id="448" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:93  %input_addr_16 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_23

]]></Node>
<StgValue><ssdm name="input_addr_16"/></StgValue>
</operation>

<operation id="449" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
W_Row_Loop:94  %add_ln26_22 = add i11 %sub_ln26_2, 5

]]></Node>
<StgValue><ssdm name="add_ln26_22"/></StgValue>
</operation>

<operation id="450" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="11">
<![CDATA[
W_Row_Loop:95  %zext_ln26_24 = zext i11 %add_ln26_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_24"/></StgValue>
</operation>

<operation id="451" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
W_Row_Loop:96  %input_addr_17 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_24

]]></Node>
<StgValue><ssdm name="input_addr_17"/></StgValue>
</operation>

<operation id="452" st_id="11" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:104  %w_sum_3_0_0_1 = fadd float %w_sum_3, %tmp_1_0_0_1

]]></Node>
<StgValue><ssdm name="w_sum_3_0_0_1"/></StgValue>
</operation>

<operation id="453" st_id="11" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:123  %tmp_1_0_1 = fmul float %conv_weights_1_0_loa, %input_load_6

]]></Node>
<StgValue><ssdm name="tmp_1_0_1"/></StgValue>
</operation>

<operation id="454" st_id="11" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:127  %tmp_1_0_1_1 = fmul float %conv_weights_1_1_loa, %input_load_7

]]></Node>
<StgValue><ssdm name="tmp_1_0_1_1"/></StgValue>
</operation>

<operation id="455" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:154  %input_load_14 = load float* %input_addr_14, align 4

]]></Node>
<StgValue><ssdm name="input_load_14"/></StgValue>
</operation>

<operation id="456" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:158  %input_load_15 = load float* %input_addr_15, align 4

]]></Node>
<StgValue><ssdm name="input_load_15"/></StgValue>
</operation>

<operation id="457" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:162  %input_load_16 = load float* %input_addr_16, align 4

]]></Node>
<StgValue><ssdm name="input_load_16"/></StgValue>
</operation>

<operation id="458" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:166  %input_load_17 = load float* %input_addr_17, align 4

]]></Node>
<StgValue><ssdm name="input_load_17"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="459" st_id="12" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:104  %w_sum_3_0_0_1 = fadd float %w_sum_3, %tmp_1_0_0_1

]]></Node>
<StgValue><ssdm name="w_sum_3_0_0_1"/></StgValue>
</operation>

<operation id="460" st_id="12" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:127  %tmp_1_0_1_1 = fmul float %conv_weights_1_1_loa, %input_load_7

]]></Node>
<StgValue><ssdm name="tmp_1_0_1_1"/></StgValue>
</operation>

<operation id="461" st_id="12" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:131  %tmp_1_0_1_2 = fmul float %conv_weights_1_2_loa, %input_load_8

]]></Node>
<StgValue><ssdm name="tmp_1_0_1_2"/></StgValue>
</operation>

<operation id="462" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:162  %input_load_16 = load float* %input_addr_16, align 4

]]></Node>
<StgValue><ssdm name="input_load_16"/></StgValue>
</operation>

<operation id="463" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="10">
<![CDATA[
W_Row_Loop:166  %input_load_17 = load float* %input_addr_17, align 4

]]></Node>
<StgValue><ssdm name="input_load_17"/></StgValue>
</operation>

<operation id="464" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
:27  %p_shl10_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_24, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl10_cast"/></StgValue>
</operation>

<operation id="465" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
:28  %tmp_9 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_24, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="466" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="11" op_0_bw="9">
<![CDATA[
:29  %zext_ln26_28 = zext i9 %tmp_9 to i11

]]></Node>
<StgValue><ssdm name="zext_ln26_28"/></StgValue>
</operation>

<operation id="467" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:30  %sub_ln26_3 = sub i11 %p_shl10_cast, %zext_ln26_28

]]></Node>
<StgValue><ssdm name="sub_ln26_3"/></StgValue>
</operation>

<operation id="468" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="11">
<![CDATA[
:31  %zext_ln26_29 = zext i11 %sub_ln26_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_29"/></StgValue>
</operation>

<operation id="469" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %input_addr_18 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_29

]]></Node>
<StgValue><ssdm name="input_addr_18"/></StgValue>
</operation>

<operation id="470" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:33  %or_ln26_3 = or i11 %sub_ln26_3, 1

]]></Node>
<StgValue><ssdm name="or_ln26_3"/></StgValue>
</operation>

<operation id="471" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="11">
<![CDATA[
:34  %zext_ln26_30 = zext i11 %or_ln26_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_30"/></StgValue>
</operation>

<operation id="472" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %input_addr_19 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_30

]]></Node>
<StgValue><ssdm name="input_addr_19"/></StgValue>
</operation>

<operation id="473" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="10">
<![CDATA[
:93  %input_load_18 = load float* %input_addr_18, align 4

]]></Node>
<StgValue><ssdm name="input_load_18"/></StgValue>
</operation>

<operation id="474" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="10">
<![CDATA[
:97  %input_load_19 = load float* %input_addr_19, align 4

]]></Node>
<StgValue><ssdm name="input_load_19"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="475" st_id="13" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:104  %w_sum_3_0_0_1 = fadd float %w_sum_3, %tmp_1_0_0_1

]]></Node>
<StgValue><ssdm name="w_sum_3_0_0_1"/></StgValue>
</operation>

<operation id="476" st_id="13" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:131  %tmp_1_0_1_2 = fmul float %conv_weights_1_2_loa, %input_load_8

]]></Node>
<StgValue><ssdm name="tmp_1_0_1_2"/></StgValue>
</operation>

<operation id="477" st_id="13" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:135  %tmp_1_0_1_3 = fmul float %conv_weights_1_3_loa, %input_load_9

]]></Node>
<StgValue><ssdm name="tmp_1_0_1_3"/></StgValue>
</operation>

<operation id="478" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:36  %add_ln26_25 = add i11 %sub_ln26_3, 2

]]></Node>
<StgValue><ssdm name="add_ln26_25"/></StgValue>
</operation>

<operation id="479" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="11">
<![CDATA[
:37  %zext_ln26_31 = zext i11 %add_ln26_25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_31"/></StgValue>
</operation>

<operation id="480" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %input_addr_20 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_31

]]></Node>
<StgValue><ssdm name="input_addr_20"/></StgValue>
</operation>

<operation id="481" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:39  %add_ln26_26 = add i11 %sub_ln26_3, 3

]]></Node>
<StgValue><ssdm name="add_ln26_26"/></StgValue>
</operation>

<operation id="482" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="11">
<![CDATA[
:40  %zext_ln26_32 = zext i11 %add_ln26_26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_32"/></StgValue>
</operation>

<operation id="483" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %input_addr_21 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_32

]]></Node>
<StgValue><ssdm name="input_addr_21"/></StgValue>
</operation>

<operation id="484" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="10">
<![CDATA[
:93  %input_load_18 = load float* %input_addr_18, align 4

]]></Node>
<StgValue><ssdm name="input_load_18"/></StgValue>
</operation>

<operation id="485" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="10">
<![CDATA[
:97  %input_load_19 = load float* %input_addr_19, align 4

]]></Node>
<StgValue><ssdm name="input_load_19"/></StgValue>
</operation>

<operation id="486" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="10">
<![CDATA[
:101  %input_load_20 = load float* %input_addr_20, align 4

]]></Node>
<StgValue><ssdm name="input_load_20"/></StgValue>
</operation>

<operation id="487" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="10">
<![CDATA[
:105  %input_load_21 = load float* %input_addr_21, align 4

]]></Node>
<StgValue><ssdm name="input_load_21"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="488" st_id="14" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:108  %w_sum_3_0_0_2 = fadd float %w_sum_3_0_0_1, %tmp_1_0_0_2

]]></Node>
<StgValue><ssdm name="w_sum_3_0_0_2"/></StgValue>
</operation>

<operation id="489" st_id="14" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:135  %tmp_1_0_1_3 = fmul float %conv_weights_1_3_loa, %input_load_9

]]></Node>
<StgValue><ssdm name="tmp_1_0_1_3"/></StgValue>
</operation>

<operation id="490" st_id="14" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:139  %tmp_1_0_1_4 = fmul float %conv_weights_1_4_loa, %input_load_10

]]></Node>
<StgValue><ssdm name="tmp_1_0_1_4"/></StgValue>
</operation>

<operation id="491" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:42  %add_ln26_27 = add i11 %sub_ln26_3, 4

]]></Node>
<StgValue><ssdm name="add_ln26_27"/></StgValue>
</operation>

<operation id="492" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="11">
<![CDATA[
:43  %zext_ln26_33 = zext i11 %add_ln26_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_33"/></StgValue>
</operation>

<operation id="493" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %input_addr_22 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_33

]]></Node>
<StgValue><ssdm name="input_addr_22"/></StgValue>
</operation>

<operation id="494" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:45  %add_ln26_28 = add i11 %sub_ln26_3, 5

]]></Node>
<StgValue><ssdm name="add_ln26_28"/></StgValue>
</operation>

<operation id="495" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="11">
<![CDATA[
:46  %zext_ln26_34 = zext i11 %add_ln26_28 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_34"/></StgValue>
</operation>

<operation id="496" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %input_addr_23 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_34

]]></Node>
<StgValue><ssdm name="input_addr_23"/></StgValue>
</operation>

<operation id="497" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="10">
<![CDATA[
:101  %input_load_20 = load float* %input_addr_20, align 4

]]></Node>
<StgValue><ssdm name="input_load_20"/></StgValue>
</operation>

<operation id="498" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="10">
<![CDATA[
:105  %input_load_21 = load float* %input_addr_21, align 4

]]></Node>
<StgValue><ssdm name="input_load_21"/></StgValue>
</operation>

<operation id="499" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="10">
<![CDATA[
:109  %input_load_22 = load float* %input_addr_22, align 4

]]></Node>
<StgValue><ssdm name="input_load_22"/></StgValue>
</operation>

<operation id="500" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="10">
<![CDATA[
:113  %input_load_23 = load float* %input_addr_23, align 4

]]></Node>
<StgValue><ssdm name="input_load_23"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="501" st_id="15" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:108  %w_sum_3_0_0_2 = fadd float %w_sum_3_0_0_1, %tmp_1_0_0_2

]]></Node>
<StgValue><ssdm name="w_sum_3_0_0_2"/></StgValue>
</operation>

<operation id="502" st_id="15" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:139  %tmp_1_0_1_4 = fmul float %conv_weights_1_4_loa, %input_load_10

]]></Node>
<StgValue><ssdm name="tmp_1_0_1_4"/></StgValue>
</operation>

<operation id="503" st_id="15" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:143  %tmp_1_0_1_5 = fmul float %conv_weights_1_5_loa, %input_load_11

]]></Node>
<StgValue><ssdm name="tmp_1_0_1_5"/></StgValue>
</operation>

<operation id="504" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
:49  %p_shl8_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_29, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="505" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
:50  %tmp_10 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_29, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="506" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="11" op_0_bw="9">
<![CDATA[
:51  %zext_ln26_35 = zext i9 %tmp_10 to i11

]]></Node>
<StgValue><ssdm name="zext_ln26_35"/></StgValue>
</operation>

<operation id="507" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:52  %sub_ln26_4 = sub i11 %p_shl8_cast, %zext_ln26_35

]]></Node>
<StgValue><ssdm name="sub_ln26_4"/></StgValue>
</operation>

<operation id="508" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="11">
<![CDATA[
:53  %zext_ln26_36 = zext i11 %sub_ln26_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_36"/></StgValue>
</operation>

<operation id="509" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54  %input_addr_24 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_36

]]></Node>
<StgValue><ssdm name="input_addr_24"/></StgValue>
</operation>

<operation id="510" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:55  %or_ln26_4 = or i11 %sub_ln26_4, 1

]]></Node>
<StgValue><ssdm name="or_ln26_4"/></StgValue>
</operation>

<operation id="511" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="11">
<![CDATA[
:56  %zext_ln26_37 = zext i11 %or_ln26_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_37"/></StgValue>
</operation>

<operation id="512" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57  %input_addr_25 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_37

]]></Node>
<StgValue><ssdm name="input_addr_25"/></StgValue>
</operation>

<operation id="513" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="10">
<![CDATA[
:109  %input_load_22 = load float* %input_addr_22, align 4

]]></Node>
<StgValue><ssdm name="input_load_22"/></StgValue>
</operation>

<operation id="514" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="10">
<![CDATA[
:113  %input_load_23 = load float* %input_addr_23, align 4

]]></Node>
<StgValue><ssdm name="input_load_23"/></StgValue>
</operation>

<operation id="515" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="10">
<![CDATA[
:117  %input_load_24 = load float* %input_addr_24, align 4

]]></Node>
<StgValue><ssdm name="input_load_24"/></StgValue>
</operation>

<operation id="516" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="10">
<![CDATA[
:121  %input_load_25 = load float* %input_addr_25, align 4

]]></Node>
<StgValue><ssdm name="input_load_25"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="517" st_id="16" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:108  %w_sum_3_0_0_2 = fadd float %w_sum_3_0_0_1, %tmp_1_0_0_2

]]></Node>
<StgValue><ssdm name="w_sum_3_0_0_2"/></StgValue>
</operation>

<operation id="518" st_id="16" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:143  %tmp_1_0_1_5 = fmul float %conv_weights_1_5_loa, %input_load_11

]]></Node>
<StgValue><ssdm name="tmp_1_0_1_5"/></StgValue>
</operation>

<operation id="519" st_id="16" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:147  %tmp_1_0_2 = fmul float %conv_weights_2_0_loa, %input_load_12

]]></Node>
<StgValue><ssdm name="tmp_1_0_2"/></StgValue>
</operation>

<operation id="520" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:58  %add_ln26_30 = add i11 %sub_ln26_4, 2

]]></Node>
<StgValue><ssdm name="add_ln26_30"/></StgValue>
</operation>

<operation id="521" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="11">
<![CDATA[
:59  %zext_ln26_38 = zext i11 %add_ln26_30 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_38"/></StgValue>
</operation>

<operation id="522" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60  %input_addr_26 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_38

]]></Node>
<StgValue><ssdm name="input_addr_26"/></StgValue>
</operation>

<operation id="523" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:61  %add_ln26_31 = add i11 %sub_ln26_4, 3

]]></Node>
<StgValue><ssdm name="add_ln26_31"/></StgValue>
</operation>

<operation id="524" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="11">
<![CDATA[
:62  %zext_ln26_39 = zext i11 %add_ln26_31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_39"/></StgValue>
</operation>

<operation id="525" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63  %input_addr_27 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_39

]]></Node>
<StgValue><ssdm name="input_addr_27"/></StgValue>
</operation>

<operation id="526" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="10">
<![CDATA[
:117  %input_load_24 = load float* %input_addr_24, align 4

]]></Node>
<StgValue><ssdm name="input_load_24"/></StgValue>
</operation>

<operation id="527" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="10">
<![CDATA[
:121  %input_load_25 = load float* %input_addr_25, align 4

]]></Node>
<StgValue><ssdm name="input_load_25"/></StgValue>
</operation>

<operation id="528" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="10">
<![CDATA[
:125  %input_load_26 = load float* %input_addr_26, align 4

]]></Node>
<StgValue><ssdm name="input_load_26"/></StgValue>
</operation>

<operation id="529" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="10">
<![CDATA[
:129  %input_load_27 = load float* %input_addr_27, align 4

]]></Node>
<StgValue><ssdm name="input_load_27"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="530" st_id="17" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:108  %w_sum_3_0_0_2 = fadd float %w_sum_3_0_0_1, %tmp_1_0_0_2

]]></Node>
<StgValue><ssdm name="w_sum_3_0_0_2"/></StgValue>
</operation>

<operation id="531" st_id="17" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:147  %tmp_1_0_2 = fmul float %conv_weights_2_0_loa, %input_load_12

]]></Node>
<StgValue><ssdm name="tmp_1_0_2"/></StgValue>
</operation>

<operation id="532" st_id="17" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:151  %tmp_1_0_2_1 = fmul float %conv_weights_2_1_loa, %input_load_13

]]></Node>
<StgValue><ssdm name="tmp_1_0_2_1"/></StgValue>
</operation>

<operation id="533" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:64  %add_ln26_32 = add i11 %sub_ln26_4, 4

]]></Node>
<StgValue><ssdm name="add_ln26_32"/></StgValue>
</operation>

<operation id="534" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="11">
<![CDATA[
:65  %zext_ln26_40 = zext i11 %add_ln26_32 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_40"/></StgValue>
</operation>

<operation id="535" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66  %input_addr_28 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_40

]]></Node>
<StgValue><ssdm name="input_addr_28"/></StgValue>
</operation>

<operation id="536" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:67  %add_ln26_33 = add i11 %sub_ln26_4, 5

]]></Node>
<StgValue><ssdm name="add_ln26_33"/></StgValue>
</operation>

<operation id="537" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="11">
<![CDATA[
:68  %zext_ln26_41 = zext i11 %add_ln26_33 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_41"/></StgValue>
</operation>

<operation id="538" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:69  %input_addr_29 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_41

]]></Node>
<StgValue><ssdm name="input_addr_29"/></StgValue>
</operation>

<operation id="539" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="10">
<![CDATA[
:125  %input_load_26 = load float* %input_addr_26, align 4

]]></Node>
<StgValue><ssdm name="input_load_26"/></StgValue>
</operation>

<operation id="540" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="10">
<![CDATA[
:129  %input_load_27 = load float* %input_addr_27, align 4

]]></Node>
<StgValue><ssdm name="input_load_27"/></StgValue>
</operation>

<operation id="541" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="10">
<![CDATA[
:133  %input_load_28 = load float* %input_addr_28, align 4

]]></Node>
<StgValue><ssdm name="input_load_28"/></StgValue>
</operation>

<operation id="542" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="10">
<![CDATA[
:137  %input_load_29 = load float* %input_addr_29, align 4

]]></Node>
<StgValue><ssdm name="input_load_29"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="543" st_id="18" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:112  %w_sum_3_0_0_3 = fadd float %w_sum_3_0_0_2, %tmp_1_0_0_3

]]></Node>
<StgValue><ssdm name="w_sum_3_0_0_3"/></StgValue>
</operation>

<operation id="544" st_id="18" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:151  %tmp_1_0_2_1 = fmul float %conv_weights_2_1_loa, %input_load_13

]]></Node>
<StgValue><ssdm name="tmp_1_0_2_1"/></StgValue>
</operation>

<operation id="545" st_id="18" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:155  %tmp_1_0_2_2 = fmul float %conv_weights_2_2_loa, %input_load_14

]]></Node>
<StgValue><ssdm name="tmp_1_0_2_2"/></StgValue>
</operation>

<operation id="546" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
:71  %p_shl6_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_34, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="547" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
:72  %tmp_11 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_34, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="548" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="11" op_0_bw="9">
<![CDATA[
:73  %zext_ln26_42 = zext i9 %tmp_11 to i11

]]></Node>
<StgValue><ssdm name="zext_ln26_42"/></StgValue>
</operation>

<operation id="549" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:74  %sub_ln26_5 = sub i11 %p_shl6_cast, %zext_ln26_42

]]></Node>
<StgValue><ssdm name="sub_ln26_5"/></StgValue>
</operation>

<operation id="550" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="11">
<![CDATA[
:75  %zext_ln26_43 = zext i11 %sub_ln26_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_43"/></StgValue>
</operation>

<operation id="551" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76  %input_addr_30 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_43

]]></Node>
<StgValue><ssdm name="input_addr_30"/></StgValue>
</operation>

<operation id="552" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:77  %or_ln26_5 = or i11 %sub_ln26_5, 1

]]></Node>
<StgValue><ssdm name="or_ln26_5"/></StgValue>
</operation>

<operation id="553" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="11">
<![CDATA[
:78  %zext_ln26_44 = zext i11 %or_ln26_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_44"/></StgValue>
</operation>

<operation id="554" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:79  %input_addr_31 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_44

]]></Node>
<StgValue><ssdm name="input_addr_31"/></StgValue>
</operation>

<operation id="555" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="10">
<![CDATA[
:133  %input_load_28 = load float* %input_addr_28, align 4

]]></Node>
<StgValue><ssdm name="input_load_28"/></StgValue>
</operation>

<operation id="556" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="10">
<![CDATA[
:137  %input_load_29 = load float* %input_addr_29, align 4

]]></Node>
<StgValue><ssdm name="input_load_29"/></StgValue>
</operation>

<operation id="557" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="10">
<![CDATA[
:141  %input_load_30 = load float* %input_addr_30, align 4

]]></Node>
<StgValue><ssdm name="input_load_30"/></StgValue>
</operation>

<operation id="558" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="10">
<![CDATA[
:145  %input_load_31 = load float* %input_addr_31, align 4

]]></Node>
<StgValue><ssdm name="input_load_31"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="559" st_id="19" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:112  %w_sum_3_0_0_3 = fadd float %w_sum_3_0_0_2, %tmp_1_0_0_3

]]></Node>
<StgValue><ssdm name="w_sum_3_0_0_3"/></StgValue>
</operation>

<operation id="560" st_id="19" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:155  %tmp_1_0_2_2 = fmul float %conv_weights_2_2_loa, %input_load_14

]]></Node>
<StgValue><ssdm name="tmp_1_0_2_2"/></StgValue>
</operation>

<operation id="561" st_id="19" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:159  %tmp_1_0_2_3 = fmul float %conv_weights_2_3_loa, %input_load_15

]]></Node>
<StgValue><ssdm name="tmp_1_0_2_3"/></StgValue>
</operation>

<operation id="562" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:80  %add_ln26_35 = add i11 %sub_ln26_5, 2

]]></Node>
<StgValue><ssdm name="add_ln26_35"/></StgValue>
</operation>

<operation id="563" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="11">
<![CDATA[
:81  %zext_ln26_45 = zext i11 %add_ln26_35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_45"/></StgValue>
</operation>

<operation id="564" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:82  %input_addr_32 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_45

]]></Node>
<StgValue><ssdm name="input_addr_32"/></StgValue>
</operation>

<operation id="565" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:83  %add_ln26_36 = add i11 %sub_ln26_5, 3

]]></Node>
<StgValue><ssdm name="add_ln26_36"/></StgValue>
</operation>

<operation id="566" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="11">
<![CDATA[
:84  %zext_ln26_46 = zext i11 %add_ln26_36 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_46"/></StgValue>
</operation>

<operation id="567" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:85  %input_addr_33 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_46

]]></Node>
<StgValue><ssdm name="input_addr_33"/></StgValue>
</operation>

<operation id="568" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="10">
<![CDATA[
:141  %input_load_30 = load float* %input_addr_30, align 4

]]></Node>
<StgValue><ssdm name="input_load_30"/></StgValue>
</operation>

<operation id="569" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="10">
<![CDATA[
:145  %input_load_31 = load float* %input_addr_31, align 4

]]></Node>
<StgValue><ssdm name="input_load_31"/></StgValue>
</operation>

<operation id="570" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="10">
<![CDATA[
:149  %input_load_32 = load float* %input_addr_32, align 4

]]></Node>
<StgValue><ssdm name="input_load_32"/></StgValue>
</operation>

<operation id="571" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="10">
<![CDATA[
:153  %input_load_33 = load float* %input_addr_33, align 4

]]></Node>
<StgValue><ssdm name="input_load_33"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="572" st_id="20" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:112  %w_sum_3_0_0_3 = fadd float %w_sum_3_0_0_2, %tmp_1_0_0_3

]]></Node>
<StgValue><ssdm name="w_sum_3_0_0_3"/></StgValue>
</operation>

<operation id="573" st_id="20" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:159  %tmp_1_0_2_3 = fmul float %conv_weights_2_3_loa, %input_load_15

]]></Node>
<StgValue><ssdm name="tmp_1_0_2_3"/></StgValue>
</operation>

<operation id="574" st_id="20" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:163  %tmp_1_0_2_4 = fmul float %conv_weights_2_4_loa, %input_load_16

]]></Node>
<StgValue><ssdm name="tmp_1_0_2_4"/></StgValue>
</operation>

<operation id="575" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:86  %add_ln26_37 = add i11 %sub_ln26_5, 4

]]></Node>
<StgValue><ssdm name="add_ln26_37"/></StgValue>
</operation>

<operation id="576" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="11">
<![CDATA[
:87  %zext_ln26_47 = zext i11 %add_ln26_37 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_47"/></StgValue>
</operation>

<operation id="577" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:88  %input_addr_34 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_47

]]></Node>
<StgValue><ssdm name="input_addr_34"/></StgValue>
</operation>

<operation id="578" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:89  %add_ln26_38 = add i11 %sub_ln26_5, 5

]]></Node>
<StgValue><ssdm name="add_ln26_38"/></StgValue>
</operation>

<operation id="579" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="11">
<![CDATA[
:90  %zext_ln26_48 = zext i11 %add_ln26_38 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_48"/></StgValue>
</operation>

<operation id="580" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:91  %input_addr_35 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_48

]]></Node>
<StgValue><ssdm name="input_addr_35"/></StgValue>
</operation>

<operation id="581" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="10">
<![CDATA[
:149  %input_load_32 = load float* %input_addr_32, align 4

]]></Node>
<StgValue><ssdm name="input_load_32"/></StgValue>
</operation>

<operation id="582" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="10">
<![CDATA[
:153  %input_load_33 = load float* %input_addr_33, align 4

]]></Node>
<StgValue><ssdm name="input_load_33"/></StgValue>
</operation>

<operation id="583" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="10">
<![CDATA[
:157  %input_load_34 = load float* %input_addr_34, align 4

]]></Node>
<StgValue><ssdm name="input_load_34"/></StgValue>
</operation>

<operation id="584" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="10">
<![CDATA[
:161  %input_load_35 = load float* %input_addr_35, align 4

]]></Node>
<StgValue><ssdm name="input_load_35"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="585" st_id="21" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:112  %w_sum_3_0_0_3 = fadd float %w_sum_3_0_0_2, %tmp_1_0_0_3

]]></Node>
<StgValue><ssdm name="w_sum_3_0_0_3"/></StgValue>
</operation>

<operation id="586" st_id="21" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:163  %tmp_1_0_2_4 = fmul float %conv_weights_2_4_loa, %input_load_16

]]></Node>
<StgValue><ssdm name="tmp_1_0_2_4"/></StgValue>
</operation>

<operation id="587" st_id="21" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:167  %tmp_1_0_2_5 = fmul float %conv_weights_2_5_loa, %input_load_17

]]></Node>
<StgValue><ssdm name="tmp_1_0_2_5"/></StgValue>
</operation>

<operation id="588" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="10">
<![CDATA[
:157  %input_load_34 = load float* %input_addr_34, align 4

]]></Node>
<StgValue><ssdm name="input_load_34"/></StgValue>
</operation>

<operation id="589" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="10">
<![CDATA[
:161  %input_load_35 = load float* %input_addr_35, align 4

]]></Node>
<StgValue><ssdm name="input_load_35"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="590" st_id="22" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:116  %w_sum_3_0_0_4 = fadd float %w_sum_3_0_0_3, %tmp_1_0_0_4

]]></Node>
<StgValue><ssdm name="w_sum_3_0_0_4"/></StgValue>
</operation>

<operation id="591" st_id="22" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:167  %tmp_1_0_2_5 = fmul float %conv_weights_2_5_loa, %input_load_17

]]></Node>
<StgValue><ssdm name="tmp_1_0_2_5"/></StgValue>
</operation>

<operation id="592" st_id="22" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:94  %tmp_1_1 = fmul float %conv_weights_0_0_loa_1, %input_load_18

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="593" st_id="23" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:116  %w_sum_3_0_0_4 = fadd float %w_sum_3_0_0_3, %tmp_1_0_0_4

]]></Node>
<StgValue><ssdm name="w_sum_3_0_0_4"/></StgValue>
</operation>

<operation id="594" st_id="23" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:94  %tmp_1_1 = fmul float %conv_weights_0_0_loa_1, %input_load_18

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="595" st_id="23" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:98  %tmp_1_1_0_1 = fmul float %conv_weights_0_1_loa_1, %input_load_19

]]></Node>
<StgValue><ssdm name="tmp_1_1_0_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="596" st_id="24" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:116  %w_sum_3_0_0_4 = fadd float %w_sum_3_0_0_3, %tmp_1_0_0_4

]]></Node>
<StgValue><ssdm name="w_sum_3_0_0_4"/></StgValue>
</operation>

<operation id="597" st_id="24" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:98  %tmp_1_1_0_1 = fmul float %conv_weights_0_1_loa_1, %input_load_19

]]></Node>
<StgValue><ssdm name="tmp_1_1_0_1"/></StgValue>
</operation>

<operation id="598" st_id="24" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:102  %tmp_1_1_0_2 = fmul float %conv_weights_0_2_loa_1, %input_load_20

]]></Node>
<StgValue><ssdm name="tmp_1_1_0_2"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="599" st_id="25" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:116  %w_sum_3_0_0_4 = fadd float %w_sum_3_0_0_3, %tmp_1_0_0_4

]]></Node>
<StgValue><ssdm name="w_sum_3_0_0_4"/></StgValue>
</operation>

<operation id="600" st_id="25" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:102  %tmp_1_1_0_2 = fmul float %conv_weights_0_2_loa_1, %input_load_20

]]></Node>
<StgValue><ssdm name="tmp_1_1_0_2"/></StgValue>
</operation>

<operation id="601" st_id="25" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:106  %tmp_1_1_0_3 = fmul float %conv_weights_0_3_loa_1, %input_load_21

]]></Node>
<StgValue><ssdm name="tmp_1_1_0_3"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="602" st_id="26" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:120  %w_sum_3_0_0_5 = fadd float %w_sum_3_0_0_4, %tmp_1_0_0_5

]]></Node>
<StgValue><ssdm name="w_sum_3_0_0_5"/></StgValue>
</operation>

<operation id="603" st_id="26" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:106  %tmp_1_1_0_3 = fmul float %conv_weights_0_3_loa_1, %input_load_21

]]></Node>
<StgValue><ssdm name="tmp_1_1_0_3"/></StgValue>
</operation>

<operation id="604" st_id="26" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:110  %tmp_1_1_0_4 = fmul float %conv_weights_0_4_loa_1, %input_load_22

]]></Node>
<StgValue><ssdm name="tmp_1_1_0_4"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="605" st_id="27" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:120  %w_sum_3_0_0_5 = fadd float %w_sum_3_0_0_4, %tmp_1_0_0_5

]]></Node>
<StgValue><ssdm name="w_sum_3_0_0_5"/></StgValue>
</operation>

<operation id="606" st_id="27" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:110  %tmp_1_1_0_4 = fmul float %conv_weights_0_4_loa_1, %input_load_22

]]></Node>
<StgValue><ssdm name="tmp_1_1_0_4"/></StgValue>
</operation>

<operation id="607" st_id="27" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:114  %tmp_1_1_0_5 = fmul float %conv_weights_0_5_loa_1, %input_load_23

]]></Node>
<StgValue><ssdm name="tmp_1_1_0_5"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="608" st_id="28" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:120  %w_sum_3_0_0_5 = fadd float %w_sum_3_0_0_4, %tmp_1_0_0_5

]]></Node>
<StgValue><ssdm name="w_sum_3_0_0_5"/></StgValue>
</operation>

<operation id="609" st_id="28" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:114  %tmp_1_1_0_5 = fmul float %conv_weights_0_5_loa_1, %input_load_23

]]></Node>
<StgValue><ssdm name="tmp_1_1_0_5"/></StgValue>
</operation>

<operation id="610" st_id="28" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:118  %tmp_1_1_1 = fmul float %conv_weights_1_0_loa_1, %input_load_24

]]></Node>
<StgValue><ssdm name="tmp_1_1_1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="611" st_id="29" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:120  %w_sum_3_0_0_5 = fadd float %w_sum_3_0_0_4, %tmp_1_0_0_5

]]></Node>
<StgValue><ssdm name="w_sum_3_0_0_5"/></StgValue>
</operation>

<operation id="612" st_id="29" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:118  %tmp_1_1_1 = fmul float %conv_weights_1_0_loa_1, %input_load_24

]]></Node>
<StgValue><ssdm name="tmp_1_1_1"/></StgValue>
</operation>

<operation id="613" st_id="29" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:122  %tmp_1_1_1_1 = fmul float %conv_weights_1_1_loa_1, %input_load_25

]]></Node>
<StgValue><ssdm name="tmp_1_1_1_1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="614" st_id="30" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:124  %w_sum_3_0_1 = fadd float %w_sum_3_0_0_5, %tmp_1_0_1

]]></Node>
<StgValue><ssdm name="w_sum_3_0_1"/></StgValue>
</operation>

<operation id="615" st_id="30" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:122  %tmp_1_1_1_1 = fmul float %conv_weights_1_1_loa_1, %input_load_25

]]></Node>
<StgValue><ssdm name="tmp_1_1_1_1"/></StgValue>
</operation>

<operation id="616" st_id="30" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:126  %tmp_1_1_1_2 = fmul float %conv_weights_1_2_loa_1, %input_load_26

]]></Node>
<StgValue><ssdm name="tmp_1_1_1_2"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="617" st_id="31" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:124  %w_sum_3_0_1 = fadd float %w_sum_3_0_0_5, %tmp_1_0_1

]]></Node>
<StgValue><ssdm name="w_sum_3_0_1"/></StgValue>
</operation>

<operation id="618" st_id="31" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:126  %tmp_1_1_1_2 = fmul float %conv_weights_1_2_loa_1, %input_load_26

]]></Node>
<StgValue><ssdm name="tmp_1_1_1_2"/></StgValue>
</operation>

<operation id="619" st_id="31" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:130  %tmp_1_1_1_3 = fmul float %conv_weights_1_3_loa_1, %input_load_27

]]></Node>
<StgValue><ssdm name="tmp_1_1_1_3"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="620" st_id="32" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:124  %w_sum_3_0_1 = fadd float %w_sum_3_0_0_5, %tmp_1_0_1

]]></Node>
<StgValue><ssdm name="w_sum_3_0_1"/></StgValue>
</operation>

<operation id="621" st_id="32" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:130  %tmp_1_1_1_3 = fmul float %conv_weights_1_3_loa_1, %input_load_27

]]></Node>
<StgValue><ssdm name="tmp_1_1_1_3"/></StgValue>
</operation>

<operation id="622" st_id="32" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:134  %tmp_1_1_1_4 = fmul float %conv_weights_1_4_loa_1, %input_load_28

]]></Node>
<StgValue><ssdm name="tmp_1_1_1_4"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="623" st_id="33" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:124  %w_sum_3_0_1 = fadd float %w_sum_3_0_0_5, %tmp_1_0_1

]]></Node>
<StgValue><ssdm name="w_sum_3_0_1"/></StgValue>
</operation>

<operation id="624" st_id="33" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:134  %tmp_1_1_1_4 = fmul float %conv_weights_1_4_loa_1, %input_load_28

]]></Node>
<StgValue><ssdm name="tmp_1_1_1_4"/></StgValue>
</operation>

<operation id="625" st_id="33" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:138  %tmp_1_1_1_5 = fmul float %conv_weights_1_5_loa_1, %input_load_29

]]></Node>
<StgValue><ssdm name="tmp_1_1_1_5"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="626" st_id="34" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:128  %w_sum_3_0_1_1 = fadd float %w_sum_3_0_1, %tmp_1_0_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_0_1_1"/></StgValue>
</operation>

<operation id="627" st_id="34" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:138  %tmp_1_1_1_5 = fmul float %conv_weights_1_5_loa_1, %input_load_29

]]></Node>
<StgValue><ssdm name="tmp_1_1_1_5"/></StgValue>
</operation>

<operation id="628" st_id="34" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:142  %tmp_1_1_2 = fmul float %conv_weights_2_0_loa_1, %input_load_30

]]></Node>
<StgValue><ssdm name="tmp_1_1_2"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="629" st_id="35" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:128  %w_sum_3_0_1_1 = fadd float %w_sum_3_0_1, %tmp_1_0_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_0_1_1"/></StgValue>
</operation>

<operation id="630" st_id="35" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:142  %tmp_1_1_2 = fmul float %conv_weights_2_0_loa_1, %input_load_30

]]></Node>
<StgValue><ssdm name="tmp_1_1_2"/></StgValue>
</operation>

<operation id="631" st_id="35" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:146  %tmp_1_1_2_1 = fmul float %conv_weights_2_1_loa_1, %input_load_31

]]></Node>
<StgValue><ssdm name="tmp_1_1_2_1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="632" st_id="36" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:128  %w_sum_3_0_1_1 = fadd float %w_sum_3_0_1, %tmp_1_0_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_0_1_1"/></StgValue>
</operation>

<operation id="633" st_id="36" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:146  %tmp_1_1_2_1 = fmul float %conv_weights_2_1_loa_1, %input_load_31

]]></Node>
<StgValue><ssdm name="tmp_1_1_2_1"/></StgValue>
</operation>

<operation id="634" st_id="36" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:150  %tmp_1_1_2_2 = fmul float %conv_weights_2_2_loa_1, %input_load_32

]]></Node>
<StgValue><ssdm name="tmp_1_1_2_2"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="635" st_id="37" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:128  %w_sum_3_0_1_1 = fadd float %w_sum_3_0_1, %tmp_1_0_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_0_1_1"/></StgValue>
</operation>

<operation id="636" st_id="37" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:150  %tmp_1_1_2_2 = fmul float %conv_weights_2_2_loa_1, %input_load_32

]]></Node>
<StgValue><ssdm name="tmp_1_1_2_2"/></StgValue>
</operation>

<operation id="637" st_id="37" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:154  %tmp_1_1_2_3 = fmul float %conv_weights_2_3_loa_1, %input_load_33

]]></Node>
<StgValue><ssdm name="tmp_1_1_2_3"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="638" st_id="38" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:132  %w_sum_3_0_1_2 = fadd float %w_sum_3_0_1_1, %tmp_1_0_1_2

]]></Node>
<StgValue><ssdm name="w_sum_3_0_1_2"/></StgValue>
</operation>

<operation id="639" st_id="38" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:154  %tmp_1_1_2_3 = fmul float %conv_weights_2_3_loa_1, %input_load_33

]]></Node>
<StgValue><ssdm name="tmp_1_1_2_3"/></StgValue>
</operation>

<operation id="640" st_id="38" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:158  %tmp_1_1_2_4 = fmul float %conv_weights_2_4_loa_1, %input_load_34

]]></Node>
<StgValue><ssdm name="tmp_1_1_2_4"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="641" st_id="39" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:132  %w_sum_3_0_1_2 = fadd float %w_sum_3_0_1_1, %tmp_1_0_1_2

]]></Node>
<StgValue><ssdm name="w_sum_3_0_1_2"/></StgValue>
</operation>

<operation id="642" st_id="39" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:158  %tmp_1_1_2_4 = fmul float %conv_weights_2_4_loa_1, %input_load_34

]]></Node>
<StgValue><ssdm name="tmp_1_1_2_4"/></StgValue>
</operation>

<operation id="643" st_id="39" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:162  %tmp_1_1_2_5 = fmul float %conv_weights_2_5_loa_1, %input_load_35

]]></Node>
<StgValue><ssdm name="tmp_1_1_2_5"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="644" st_id="40" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:132  %w_sum_3_0_1_2 = fadd float %w_sum_3_0_1_1, %tmp_1_0_1_2

]]></Node>
<StgValue><ssdm name="w_sum_3_0_1_2"/></StgValue>
</operation>

<operation id="645" st_id="40" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:162  %tmp_1_1_2_5 = fmul float %conv_weights_2_5_loa_1, %input_load_35

]]></Node>
<StgValue><ssdm name="tmp_1_1_2_5"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="646" st_id="41" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:132  %w_sum_3_0_1_2 = fadd float %w_sum_3_0_1_1, %tmp_1_0_1_2

]]></Node>
<StgValue><ssdm name="w_sum_3_0_1_2"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="647" st_id="42" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:136  %w_sum_3_0_1_3 = fadd float %w_sum_3_0_1_2, %tmp_1_0_1_3

]]></Node>
<StgValue><ssdm name="w_sum_3_0_1_3"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="648" st_id="43" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:136  %w_sum_3_0_1_3 = fadd float %w_sum_3_0_1_2, %tmp_1_0_1_3

]]></Node>
<StgValue><ssdm name="w_sum_3_0_1_3"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="649" st_id="44" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:136  %w_sum_3_0_1_3 = fadd float %w_sum_3_0_1_2, %tmp_1_0_1_3

]]></Node>
<StgValue><ssdm name="w_sum_3_0_1_3"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="650" st_id="45" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:136  %w_sum_3_0_1_3 = fadd float %w_sum_3_0_1_2, %tmp_1_0_1_3

]]></Node>
<StgValue><ssdm name="w_sum_3_0_1_3"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="651" st_id="46" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:140  %w_sum_3_0_1_4 = fadd float %w_sum_3_0_1_3, %tmp_1_0_1_4

]]></Node>
<StgValue><ssdm name="w_sum_3_0_1_4"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="652" st_id="47" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:140  %w_sum_3_0_1_4 = fadd float %w_sum_3_0_1_3, %tmp_1_0_1_4

]]></Node>
<StgValue><ssdm name="w_sum_3_0_1_4"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="653" st_id="48" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:140  %w_sum_3_0_1_4 = fadd float %w_sum_3_0_1_3, %tmp_1_0_1_4

]]></Node>
<StgValue><ssdm name="w_sum_3_0_1_4"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="654" st_id="49" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:140  %w_sum_3_0_1_4 = fadd float %w_sum_3_0_1_3, %tmp_1_0_1_4

]]></Node>
<StgValue><ssdm name="w_sum_3_0_1_4"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="655" st_id="50" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:144  %w_sum_3_0_1_5 = fadd float %w_sum_3_0_1_4, %tmp_1_0_1_5

]]></Node>
<StgValue><ssdm name="w_sum_3_0_1_5"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="656" st_id="51" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:144  %w_sum_3_0_1_5 = fadd float %w_sum_3_0_1_4, %tmp_1_0_1_5

]]></Node>
<StgValue><ssdm name="w_sum_3_0_1_5"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="657" st_id="52" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:144  %w_sum_3_0_1_5 = fadd float %w_sum_3_0_1_4, %tmp_1_0_1_5

]]></Node>
<StgValue><ssdm name="w_sum_3_0_1_5"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="658" st_id="53" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:144  %w_sum_3_0_1_5 = fadd float %w_sum_3_0_1_4, %tmp_1_0_1_5

]]></Node>
<StgValue><ssdm name="w_sum_3_0_1_5"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="659" st_id="54" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:148  %w_sum_3_0_2 = fadd float %w_sum_3_0_1_5, %tmp_1_0_2

]]></Node>
<StgValue><ssdm name="w_sum_3_0_2"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="660" st_id="55" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:148  %w_sum_3_0_2 = fadd float %w_sum_3_0_1_5, %tmp_1_0_2

]]></Node>
<StgValue><ssdm name="w_sum_3_0_2"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="661" st_id="56" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:148  %w_sum_3_0_2 = fadd float %w_sum_3_0_1_5, %tmp_1_0_2

]]></Node>
<StgValue><ssdm name="w_sum_3_0_2"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="662" st_id="57" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:148  %w_sum_3_0_2 = fadd float %w_sum_3_0_1_5, %tmp_1_0_2

]]></Node>
<StgValue><ssdm name="w_sum_3_0_2"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="663" st_id="58" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:152  %w_sum_3_0_2_1 = fadd float %w_sum_3_0_2, %tmp_1_0_2_1

]]></Node>
<StgValue><ssdm name="w_sum_3_0_2_1"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="664" st_id="59" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:152  %w_sum_3_0_2_1 = fadd float %w_sum_3_0_2, %tmp_1_0_2_1

]]></Node>
<StgValue><ssdm name="w_sum_3_0_2_1"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="665" st_id="60" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:152  %w_sum_3_0_2_1 = fadd float %w_sum_3_0_2, %tmp_1_0_2_1

]]></Node>
<StgValue><ssdm name="w_sum_3_0_2_1"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="666" st_id="61" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:152  %w_sum_3_0_2_1 = fadd float %w_sum_3_0_2, %tmp_1_0_2_1

]]></Node>
<StgValue><ssdm name="w_sum_3_0_2_1"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="667" st_id="62" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:156  %w_sum_3_0_2_2 = fadd float %w_sum_3_0_2_1, %tmp_1_0_2_2

]]></Node>
<StgValue><ssdm name="w_sum_3_0_2_2"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="668" st_id="63" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:156  %w_sum_3_0_2_2 = fadd float %w_sum_3_0_2_1, %tmp_1_0_2_2

]]></Node>
<StgValue><ssdm name="w_sum_3_0_2_2"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="669" st_id="64" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:156  %w_sum_3_0_2_2 = fadd float %w_sum_3_0_2_1, %tmp_1_0_2_2

]]></Node>
<StgValue><ssdm name="w_sum_3_0_2_2"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="670" st_id="65" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:156  %w_sum_3_0_2_2 = fadd float %w_sum_3_0_2_1, %tmp_1_0_2_2

]]></Node>
<StgValue><ssdm name="w_sum_3_0_2_2"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="671" st_id="66" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:160  %w_sum_3_0_2_3 = fadd float %w_sum_3_0_2_2, %tmp_1_0_2_3

]]></Node>
<StgValue><ssdm name="w_sum_3_0_2_3"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="672" st_id="67" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:160  %w_sum_3_0_2_3 = fadd float %w_sum_3_0_2_2, %tmp_1_0_2_3

]]></Node>
<StgValue><ssdm name="w_sum_3_0_2_3"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="673" st_id="68" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:160  %w_sum_3_0_2_3 = fadd float %w_sum_3_0_2_2, %tmp_1_0_2_3

]]></Node>
<StgValue><ssdm name="w_sum_3_0_2_3"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="674" st_id="69" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:160  %w_sum_3_0_2_3 = fadd float %w_sum_3_0_2_2, %tmp_1_0_2_3

]]></Node>
<StgValue><ssdm name="w_sum_3_0_2_3"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="675" st_id="70" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:164  %w_sum_3_0_2_4 = fadd float %w_sum_3_0_2_3, %tmp_1_0_2_4

]]></Node>
<StgValue><ssdm name="w_sum_3_0_2_4"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="676" st_id="71" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:164  %w_sum_3_0_2_4 = fadd float %w_sum_3_0_2_3, %tmp_1_0_2_4

]]></Node>
<StgValue><ssdm name="w_sum_3_0_2_4"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="677" st_id="72" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:164  %w_sum_3_0_2_4 = fadd float %w_sum_3_0_2_3, %tmp_1_0_2_4

]]></Node>
<StgValue><ssdm name="w_sum_3_0_2_4"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="678" st_id="73" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:164  %w_sum_3_0_2_4 = fadd float %w_sum_3_0_2_3, %tmp_1_0_2_4

]]></Node>
<StgValue><ssdm name="w_sum_3_0_2_4"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="679" st_id="74" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:168  %w_sum_3_0_2_5 = fadd float %w_sum_3_0_2_4, %tmp_1_0_2_5

]]></Node>
<StgValue><ssdm name="w_sum_3_0_2_5"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="680" st_id="75" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:168  %w_sum_3_0_2_5 = fadd float %w_sum_3_0_2_4, %tmp_1_0_2_5

]]></Node>
<StgValue><ssdm name="w_sum_3_0_2_5"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="681" st_id="76" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:168  %w_sum_3_0_2_5 = fadd float %w_sum_3_0_2_4, %tmp_1_0_2_5

]]></Node>
<StgValue><ssdm name="w_sum_3_0_2_5"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="682" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
W_Row_Loop:3  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="683" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
W_Row_Loop:4  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="684" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
W_Row_Loop:5  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln20"/></StgValue>
</operation>

<operation id="685" st_id="77" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
W_Row_Loop:168  %w_sum_3_0_2_5 = fadd float %w_sum_3_0_2_4, %tmp_1_0_2_5

]]></Node>
<StgValue><ssdm name="w_sum_3_0_2_5"/></StgValue>
</operation>

<operation id="686" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
W_Row_Loop:169  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str3, i32 %tmp_4) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="687" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
W_Row_Loop:172  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1) nounwind

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="688" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
W_Row_Loop:173  br i1 %icmp_ln18, label %Filter2_Loop_end, label %2

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="689" st_id="78" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:95  %w_sum_3_1 = fadd float %w_sum_3_0_2_5, %tmp_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="690" st_id="79" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:95  %w_sum_3_1 = fadd float %w_sum_3_0_2_5, %tmp_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="691" st_id="80" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:95  %w_sum_3_1 = fadd float %w_sum_3_0_2_5, %tmp_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="692" st_id="81" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:95  %w_sum_3_1 = fadd float %w_sum_3_0_2_5, %tmp_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="693" st_id="82" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:99  %w_sum_3_1_0_1 = fadd float %w_sum_3_1, %tmp_1_1_0_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1_0_1"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="694" st_id="83" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:99  %w_sum_3_1_0_1 = fadd float %w_sum_3_1, %tmp_1_1_0_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1_0_1"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="695" st_id="84" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:99  %w_sum_3_1_0_1 = fadd float %w_sum_3_1, %tmp_1_1_0_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1_0_1"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="696" st_id="85" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:99  %w_sum_3_1_0_1 = fadd float %w_sum_3_1, %tmp_1_1_0_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1_0_1"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="697" st_id="86" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:103  %w_sum_3_1_0_2 = fadd float %w_sum_3_1_0_1, %tmp_1_1_0_2

]]></Node>
<StgValue><ssdm name="w_sum_3_1_0_2"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="698" st_id="87" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:103  %w_sum_3_1_0_2 = fadd float %w_sum_3_1_0_1, %tmp_1_1_0_2

]]></Node>
<StgValue><ssdm name="w_sum_3_1_0_2"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="699" st_id="88" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:103  %w_sum_3_1_0_2 = fadd float %w_sum_3_1_0_1, %tmp_1_1_0_2

]]></Node>
<StgValue><ssdm name="w_sum_3_1_0_2"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="700" st_id="89" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:103  %w_sum_3_1_0_2 = fadd float %w_sum_3_1_0_1, %tmp_1_1_0_2

]]></Node>
<StgValue><ssdm name="w_sum_3_1_0_2"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="701" st_id="90" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:107  %w_sum_3_1_0_3 = fadd float %w_sum_3_1_0_2, %tmp_1_1_0_3

]]></Node>
<StgValue><ssdm name="w_sum_3_1_0_3"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="702" st_id="91" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:107  %w_sum_3_1_0_3 = fadd float %w_sum_3_1_0_2, %tmp_1_1_0_3

]]></Node>
<StgValue><ssdm name="w_sum_3_1_0_3"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="703" st_id="92" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:107  %w_sum_3_1_0_3 = fadd float %w_sum_3_1_0_2, %tmp_1_1_0_3

]]></Node>
<StgValue><ssdm name="w_sum_3_1_0_3"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="704" st_id="93" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:107  %w_sum_3_1_0_3 = fadd float %w_sum_3_1_0_2, %tmp_1_1_0_3

]]></Node>
<StgValue><ssdm name="w_sum_3_1_0_3"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="705" st_id="94" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:111  %w_sum_3_1_0_4 = fadd float %w_sum_3_1_0_3, %tmp_1_1_0_4

]]></Node>
<StgValue><ssdm name="w_sum_3_1_0_4"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="706" st_id="95" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:111  %w_sum_3_1_0_4 = fadd float %w_sum_3_1_0_3, %tmp_1_1_0_4

]]></Node>
<StgValue><ssdm name="w_sum_3_1_0_4"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="707" st_id="96" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:111  %w_sum_3_1_0_4 = fadd float %w_sum_3_1_0_3, %tmp_1_1_0_4

]]></Node>
<StgValue><ssdm name="w_sum_3_1_0_4"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="708" st_id="97" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:111  %w_sum_3_1_0_4 = fadd float %w_sum_3_1_0_3, %tmp_1_1_0_4

]]></Node>
<StgValue><ssdm name="w_sum_3_1_0_4"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="709" st_id="98" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:115  %w_sum_3_1_0_5 = fadd float %w_sum_3_1_0_4, %tmp_1_1_0_5

]]></Node>
<StgValue><ssdm name="w_sum_3_1_0_5"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="710" st_id="99" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:115  %w_sum_3_1_0_5 = fadd float %w_sum_3_1_0_4, %tmp_1_1_0_5

]]></Node>
<StgValue><ssdm name="w_sum_3_1_0_5"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="711" st_id="100" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:115  %w_sum_3_1_0_5 = fadd float %w_sum_3_1_0_4, %tmp_1_1_0_5

]]></Node>
<StgValue><ssdm name="w_sum_3_1_0_5"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="712" st_id="101" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:115  %w_sum_3_1_0_5 = fadd float %w_sum_3_1_0_4, %tmp_1_1_0_5

]]></Node>
<StgValue><ssdm name="w_sum_3_1_0_5"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="713" st_id="102" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:119  %w_sum_3_1_1 = fadd float %w_sum_3_1_0_5, %tmp_1_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1_1"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="714" st_id="103" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:119  %w_sum_3_1_1 = fadd float %w_sum_3_1_0_5, %tmp_1_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1_1"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="715" st_id="104" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:119  %w_sum_3_1_1 = fadd float %w_sum_3_1_0_5, %tmp_1_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1_1"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="716" st_id="105" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:119  %w_sum_3_1_1 = fadd float %w_sum_3_1_0_5, %tmp_1_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1_1"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="717" st_id="106" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:123  %w_sum_3_1_1_1 = fadd float %w_sum_3_1_1, %tmp_1_1_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1_1_1"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="718" st_id="107" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:123  %w_sum_3_1_1_1 = fadd float %w_sum_3_1_1, %tmp_1_1_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1_1_1"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="719" st_id="108" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:123  %w_sum_3_1_1_1 = fadd float %w_sum_3_1_1, %tmp_1_1_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1_1_1"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="720" st_id="109" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:123  %w_sum_3_1_1_1 = fadd float %w_sum_3_1_1, %tmp_1_1_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1_1_1"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="721" st_id="110" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:127  %w_sum_3_1_1_2 = fadd float %w_sum_3_1_1_1, %tmp_1_1_1_2

]]></Node>
<StgValue><ssdm name="w_sum_3_1_1_2"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="722" st_id="111" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:127  %w_sum_3_1_1_2 = fadd float %w_sum_3_1_1_1, %tmp_1_1_1_2

]]></Node>
<StgValue><ssdm name="w_sum_3_1_1_2"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="723" st_id="112" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:127  %w_sum_3_1_1_2 = fadd float %w_sum_3_1_1_1, %tmp_1_1_1_2

]]></Node>
<StgValue><ssdm name="w_sum_3_1_1_2"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="724" st_id="113" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:127  %w_sum_3_1_1_2 = fadd float %w_sum_3_1_1_1, %tmp_1_1_1_2

]]></Node>
<StgValue><ssdm name="w_sum_3_1_1_2"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="725" st_id="114" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:131  %w_sum_3_1_1_3 = fadd float %w_sum_3_1_1_2, %tmp_1_1_1_3

]]></Node>
<StgValue><ssdm name="w_sum_3_1_1_3"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="726" st_id="115" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:131  %w_sum_3_1_1_3 = fadd float %w_sum_3_1_1_2, %tmp_1_1_1_3

]]></Node>
<StgValue><ssdm name="w_sum_3_1_1_3"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="727" st_id="116" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:131  %w_sum_3_1_1_3 = fadd float %w_sum_3_1_1_2, %tmp_1_1_1_3

]]></Node>
<StgValue><ssdm name="w_sum_3_1_1_3"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="728" st_id="117" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:131  %w_sum_3_1_1_3 = fadd float %w_sum_3_1_1_2, %tmp_1_1_1_3

]]></Node>
<StgValue><ssdm name="w_sum_3_1_1_3"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="729" st_id="118" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:135  %w_sum_3_1_1_4 = fadd float %w_sum_3_1_1_3, %tmp_1_1_1_4

]]></Node>
<StgValue><ssdm name="w_sum_3_1_1_4"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="730" st_id="119" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:135  %w_sum_3_1_1_4 = fadd float %w_sum_3_1_1_3, %tmp_1_1_1_4

]]></Node>
<StgValue><ssdm name="w_sum_3_1_1_4"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="731" st_id="120" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:135  %w_sum_3_1_1_4 = fadd float %w_sum_3_1_1_3, %tmp_1_1_1_4

]]></Node>
<StgValue><ssdm name="w_sum_3_1_1_4"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="732" st_id="121" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:135  %w_sum_3_1_1_4 = fadd float %w_sum_3_1_1_3, %tmp_1_1_1_4

]]></Node>
<StgValue><ssdm name="w_sum_3_1_1_4"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="733" st_id="122" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:139  %w_sum_3_1_1_5 = fadd float %w_sum_3_1_1_4, %tmp_1_1_1_5

]]></Node>
<StgValue><ssdm name="w_sum_3_1_1_5"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="734" st_id="123" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:139  %w_sum_3_1_1_5 = fadd float %w_sum_3_1_1_4, %tmp_1_1_1_5

]]></Node>
<StgValue><ssdm name="w_sum_3_1_1_5"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="735" st_id="124" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:139  %w_sum_3_1_1_5 = fadd float %w_sum_3_1_1_4, %tmp_1_1_1_5

]]></Node>
<StgValue><ssdm name="w_sum_3_1_1_5"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="736" st_id="125" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:139  %w_sum_3_1_1_5 = fadd float %w_sum_3_1_1_4, %tmp_1_1_1_5

]]></Node>
<StgValue><ssdm name="w_sum_3_1_1_5"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="737" st_id="126" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:143  %w_sum_3_1_2 = fadd float %w_sum_3_1_1_5, %tmp_1_1_2

]]></Node>
<StgValue><ssdm name="w_sum_3_1_2"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="738" st_id="127" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:143  %w_sum_3_1_2 = fadd float %w_sum_3_1_1_5, %tmp_1_1_2

]]></Node>
<StgValue><ssdm name="w_sum_3_1_2"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="739" st_id="128" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:143  %w_sum_3_1_2 = fadd float %w_sum_3_1_1_5, %tmp_1_1_2

]]></Node>
<StgValue><ssdm name="w_sum_3_1_2"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="740" st_id="129" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:143  %w_sum_3_1_2 = fadd float %w_sum_3_1_1_5, %tmp_1_1_2

]]></Node>
<StgValue><ssdm name="w_sum_3_1_2"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="741" st_id="130" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:147  %w_sum_3_1_2_1 = fadd float %w_sum_3_1_2, %tmp_1_1_2_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1_2_1"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="742" st_id="131" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:147  %w_sum_3_1_2_1 = fadd float %w_sum_3_1_2, %tmp_1_1_2_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1_2_1"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="743" st_id="132" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:147  %w_sum_3_1_2_1 = fadd float %w_sum_3_1_2, %tmp_1_1_2_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1_2_1"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="744" st_id="133" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:147  %w_sum_3_1_2_1 = fadd float %w_sum_3_1_2, %tmp_1_1_2_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1_2_1"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="745" st_id="134" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:151  %w_sum_3_1_2_2 = fadd float %w_sum_3_1_2_1, %tmp_1_1_2_2

]]></Node>
<StgValue><ssdm name="w_sum_3_1_2_2"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="746" st_id="135" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:151  %w_sum_3_1_2_2 = fadd float %w_sum_3_1_2_1, %tmp_1_1_2_2

]]></Node>
<StgValue><ssdm name="w_sum_3_1_2_2"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="747" st_id="136" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:151  %w_sum_3_1_2_2 = fadd float %w_sum_3_1_2_1, %tmp_1_1_2_2

]]></Node>
<StgValue><ssdm name="w_sum_3_1_2_2"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="748" st_id="137" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:151  %w_sum_3_1_2_2 = fadd float %w_sum_3_1_2_1, %tmp_1_1_2_2

]]></Node>
<StgValue><ssdm name="w_sum_3_1_2_2"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="749" st_id="138" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:155  %w_sum_3_1_2_3 = fadd float %w_sum_3_1_2_2, %tmp_1_1_2_3

]]></Node>
<StgValue><ssdm name="w_sum_3_1_2_3"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="750" st_id="139" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:155  %w_sum_3_1_2_3 = fadd float %w_sum_3_1_2_2, %tmp_1_1_2_3

]]></Node>
<StgValue><ssdm name="w_sum_3_1_2_3"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="751" st_id="140" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:155  %w_sum_3_1_2_3 = fadd float %w_sum_3_1_2_2, %tmp_1_1_2_3

]]></Node>
<StgValue><ssdm name="w_sum_3_1_2_3"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="752" st_id="141" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:155  %w_sum_3_1_2_3 = fadd float %w_sum_3_1_2_2, %tmp_1_1_2_3

]]></Node>
<StgValue><ssdm name="w_sum_3_1_2_3"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="753" st_id="142" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:159  %w_sum_3_1_2_4 = fadd float %w_sum_3_1_2_3, %tmp_1_1_2_4

]]></Node>
<StgValue><ssdm name="w_sum_3_1_2_4"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="754" st_id="143" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:159  %w_sum_3_1_2_4 = fadd float %w_sum_3_1_2_3, %tmp_1_1_2_4

]]></Node>
<StgValue><ssdm name="w_sum_3_1_2_4"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="755" st_id="144" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:159  %w_sum_3_1_2_4 = fadd float %w_sum_3_1_2_3, %tmp_1_1_2_4

]]></Node>
<StgValue><ssdm name="w_sum_3_1_2_4"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="756" st_id="145" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:159  %w_sum_3_1_2_4 = fadd float %w_sum_3_1_2_3, %tmp_1_1_2_4

]]></Node>
<StgValue><ssdm name="w_sum_3_1_2_4"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="757" st_id="146" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:163  %w_sum_3_1_2_5 = fadd float %w_sum_3_1_2_4, %tmp_1_1_2_5

]]></Node>
<StgValue><ssdm name="w_sum_3_1_2_5"/></StgValue>
</operation>

<operation id="758" st_id="146" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:164  %xor_ln18 = xor i2 %wr_0_0, -2

]]></Node>
<StgValue><ssdm name="xor_ln18"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="759" st_id="147" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:163  %w_sum_3_1_2_5 = fadd float %w_sum_3_1_2_4, %tmp_1_1_2_5

]]></Node>
<StgValue><ssdm name="w_sum_3_1_2_5"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="760" st_id="148" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:163  %w_sum_3_1_2_5 = fadd float %w_sum_3_1_2_4, %tmp_1_1_2_5

]]></Node>
<StgValue><ssdm name="w_sum_3_1_2_5"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="761" st_id="149" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:163  %w_sum_3_1_2_5 = fadd float %w_sum_3_1_2_4, %tmp_1_1_2_5

]]></Node>
<StgValue><ssdm name="w_sum_3_1_2_5"/></StgValue>
</operation>

<operation id="762" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0">
<![CDATA[
:165  br label %W_Row_Loop

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="763" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Filter2_Loop_end:0  %conv_bias_addr = getelementptr inbounds [16 x float]* @conv_bias, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="conv_bias_addr"/></StgValue>
</operation>

<operation id="764" st_id="150" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="4">
<![CDATA[
Filter2_Loop_end:1  %conv_bias_load = load float* %conv_bias_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_bias_load"/></StgValue>
</operation>

<operation id="765" st_id="150" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
Filter2_Loop_end:14  %f = add i5 1, %select_ln35_4

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="766" st_id="150" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Filter2_Loop_end:15  %add_ln11 = add i9 1, %indvar_flatten

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>

<operation id="767" st_id="150" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
Filter2_Loop_end:16  %select_ln11 = select i1 %icmp_ln11, i9 1, i9 %add_ln11

]]></Node>
<StgValue><ssdm name="select_ln11"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="768" st_id="151" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="4">
<![CDATA[
Filter2_Loop_end:1  %conv_bias_load = load float* %conv_bias_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_bias_load"/></StgValue>
</operation>

<operation id="769" st_id="151" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end:2  %w_sum = fadd float %w_sum_3_0_2_5, %conv_bias_load

]]></Node>
<StgValue><ssdm name="w_sum"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="770" st_id="152" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end:2  %w_sum = fadd float %w_sum_3_0_2_5, %conv_bias_load

]]></Node>
<StgValue><ssdm name="w_sum"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="771" st_id="153" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end:2  %w_sum = fadd float %w_sum_3_0_2_5, %conv_bias_load

]]></Node>
<StgValue><ssdm name="w_sum"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="772" st_id="154" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end:2  %w_sum = fadd float %w_sum_3_0_2_5, %conv_bias_load

]]></Node>
<StgValue><ssdm name="w_sum"/></StgValue>
</operation>

<operation id="773" st_id="154" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end:9  %tmp_5 = fcmp ogt float %w_sum, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="774" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32">
<![CDATA[
Filter2_Loop_end:3  %bitcast_ln34 = bitcast float %w_sum to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln34"/></StgValue>
</operation>

<operation id="775" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
Filter2_Loop_end:4  %tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="776" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="23" op_0_bw="32">
<![CDATA[
Filter2_Loop_end:5  %trunc_ln34 = trunc i32 %bitcast_ln34 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln34"/></StgValue>
</operation>

<operation id="777" st_id="155" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Filter2_Loop_end:6  %icmp_ln34 = icmp ne i8 %tmp, -1

]]></Node>
<StgValue><ssdm name="icmp_ln34"/></StgValue>
</operation>

<operation id="778" st_id="155" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
Filter2_Loop_end:7  %icmp_ln34_1 = icmp eq i23 %trunc_ln34, 0

]]></Node>
<StgValue><ssdm name="icmp_ln34_1"/></StgValue>
</operation>

<operation id="779" st_id="155" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter2_Loop_end:8  %or_ln34 = or i1 %icmp_ln34_1, %icmp_ln34

]]></Node>
<StgValue><ssdm name="or_ln34"/></StgValue>
</operation>

<operation id="780" st_id="155" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
Filter2_Loop_end:9  %tmp_5 = fcmp ogt float %w_sum, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="781" st_id="155" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Filter2_Loop_end:10  %and_ln34 = and i1 %or_ln34, %tmp_5

]]></Node>
<StgValue><ssdm name="and_ln34"/></StgValue>
</operation>

<operation id="782" st_id="155" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
Filter2_Loop_end:11  %w_sum_1 = select i1 %and_ln34, float %w_sum, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="w_sum_1"/></StgValue>
</operation>

<operation id="783" st_id="155" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
Filter2_Loop_end:12  store float %w_sum_1, float* %conv_out_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="784" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Filter2_Loop_end:13  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_3) nounwind

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="785" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0">
<![CDATA[
Filter2_Loop_end:17  br label %1

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
