TimeQuest Timing Analyzer report for top
Wed Aug 23 12:06:27 2017
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clk_fast'
 14. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 15. Slow 1200mV 85C Model Setup: 'clk_slow_odd'
 16. Slow 1200mV 85C Model Setup: 'clk_slow_even'
 17. Slow 1200mV 85C Model Hold: 'clk_fast'
 18. Slow 1200mV 85C Model Hold: 'clk_slow_odd'
 19. Slow 1200mV 85C Model Hold: 'clk_slow_even'
 20. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 21. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 22. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 23. Slow 1200mV 85C Model Metastability Summary
 24. Slow 1200mV 0C Model Fmax Summary
 25. Slow 1200mV 0C Model Setup Summary
 26. Slow 1200mV 0C Model Hold Summary
 27. Slow 1200mV 0C Model Recovery Summary
 28. Slow 1200mV 0C Model Removal Summary
 29. Slow 1200mV 0C Model Minimum Pulse Width Summary
 30. Slow 1200mV 0C Model Setup: 'clk_fast'
 31. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 32. Slow 1200mV 0C Model Setup: 'clk_slow_odd'
 33. Slow 1200mV 0C Model Setup: 'clk_slow_even'
 34. Slow 1200mV 0C Model Hold: 'clk_slow_odd'
 35. Slow 1200mV 0C Model Hold: 'clk_slow_even'
 36. Slow 1200mV 0C Model Hold: 'clk_fast'
 37. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 38. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 39. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 40. Slow 1200mV 0C Model Metastability Summary
 41. Fast 1200mV 0C Model Setup Summary
 42. Fast 1200mV 0C Model Hold Summary
 43. Fast 1200mV 0C Model Recovery Summary
 44. Fast 1200mV 0C Model Removal Summary
 45. Fast 1200mV 0C Model Minimum Pulse Width Summary
 46. Fast 1200mV 0C Model Setup: 'clk_fast'
 47. Fast 1200mV 0C Model Setup: 'clk_slow_even'
 48. Fast 1200mV 0C Model Setup: 'clk_slow_odd'
 49. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 50. Fast 1200mV 0C Model Hold: 'clk_fast'
 51. Fast 1200mV 0C Model Hold: 'clk_slow_even'
 52. Fast 1200mV 0C Model Hold: 'clk_slow_odd'
 53. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 54. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 55. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 56. Fast 1200mV 0C Model Metastability Summary
 57. Multicorner Timing Analysis Summary
 58. Board Trace Model Assignments
 59. Input Transition Times
 60. Signal Integrity Metrics (Slow 1200mv 0c Model)
 61. Signal Integrity Metrics (Slow 1200mv 85c Model)
 62. Signal Integrity Metrics (Fast 1200mv 0c Model)
 63. Setup Transfers
 64. Hold Transfers
 65. Recovery Transfers
 66. Removal Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths Summary
 70. Clock Status Summary
 71. Unconstrained Input Ports
 72. Unconstrained Output Ports
 73. Unconstrained Input Ports
 74. Unconstrained Output Ports
 75. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                               ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                               ;
; Revision Name         ; top                                                     ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; top.sdc       ; OK     ; Wed Aug 23 12:06:25 2017 ;
+---------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                        ;
+---------------+-----------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------+-----------------------------------------------------------+
; Clock Name    ; Type      ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source   ; Targets                                                   ;
+---------------+-----------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------+-----------------------------------------------------------+
; clk_fast      ; Generated ; 1.666  ; 600.24 MHz ; 0.000 ; 0.833 ;            ; 40        ; 480         ;       ;        ;           ;            ; false    ; CLOCK_50 ; CLOCK_50 ; { pll1|pll1|altpll_component|auto_generated|pll1|clk[0] } ;
; clk_slow_even ; Generated ; 3.333  ; 300.03 MHz ; 0.000 ; 1.666 ;            ; 80        ; 480         ;       ;        ;           ;            ; false    ; CLOCK_50 ; CLOCK_50 ; { pll1|pll1|altpll_component|auto_generated|pll1|clk[1] } ;
; clk_slow_odd  ; Generated ; 3.333  ; 300.03 MHz ; 1.666 ; 3.332 ;            ; 80        ; 480         ; 180.0 ;        ;           ;            ; false    ; CLOCK_50 ; CLOCK_50 ; { pll1|pll1|altpll_component|auto_generated|pll1|clk[2] } ;
; CLOCK_50      ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 5.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;          ; { CLOCK_50 }                                              ;
+---------------+-----------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                            ;
+------------+-----------------+---------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name    ; Note                                           ;
+------------+-----------------+---------------+------------------------------------------------+
; 52.19 MHz  ; 52.19 MHz       ; CLOCK_50      ;                                                ;
; 314.07 MHz ; 270.78 MHz      ; clk_fast      ; limit due to minimum period restriction (tmin) ;
; 382.56 MHz ; 382.56 MHz      ; clk_slow_odd  ;                                                ;
; 476.87 MHz ; 437.64 MHz      ; clk_slow_even ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------+
; Slow 1200mV 85C Model Setup Summary    ;
+---------------+--------+---------------+
; Clock         ; Slack  ; End Point TNS ;
+---------------+--------+---------------+
; clk_fast      ; -1.518 ; -48.764       ;
; CLOCK_50      ; -0.314 ; -3.456        ;
; clk_slow_odd  ; 0.496  ; 0.000         ;
; clk_slow_even ; 0.498  ; 0.000         ;
+---------------+--------+---------------+


+---------------------------------------+
; Slow 1200mV 85C Model Hold Summary    ;
+---------------+-------+---------------+
; Clock         ; Slack ; End Point TNS ;
+---------------+-------+---------------+
; clk_fast      ; 0.336 ; 0.000         ;
; clk_slow_odd  ; 0.336 ; 0.000         ;
; clk_slow_even ; 0.337 ; 0.000         ;
; CLOCK_50      ; 0.403 ; 0.000         ;
+---------------+-------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CLOCK_50 ; 15.298 ; 0.000              ;
+----------+--------+--------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+----------+-------+--------------------+
; Clock    ; Slack ; End Point TNS      ;
+----------+-------+--------------------+
; CLOCK_50 ; 2.875 ; 0.000              ;
+----------+-------+--------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------+--------+--------------------------+
; Clock         ; Slack  ; End Point TNS            ;
+---------------+--------+--------------------------+
; clk_fast      ; -2.027 ; -96.616                  ;
; clk_slow_even ; 1.048  ; 0.000                    ;
; clk_slow_odd  ; 1.048  ; 0.000                    ;
; CLOCK_50      ; 4.071  ; 0.000                    ;
+---------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_fast'                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                            ; To Node                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.518 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[7]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.077     ; 3.049      ;
; -1.518 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[6]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.077     ; 3.049      ;
; -1.518 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[5]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.077     ; 3.049      ;
; -1.518 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[4]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.077     ; 3.049      ;
; -1.518 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[3]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.077     ; 3.049      ;
; -1.518 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[2]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.077     ; 3.049      ;
; -1.518 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[1]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.077     ; 3.049      ;
; -1.518 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[0]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.077     ; 3.049      ;
; -1.518 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[7]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.077     ; 3.049      ;
; -1.518 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[6]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.077     ; 3.049      ;
; -1.518 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[5]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.077     ; 3.049      ;
; -1.518 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[4]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.077     ; 3.049      ;
; -1.518 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[3]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.077     ; 3.049      ;
; -1.518 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[2]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.077     ; 3.049      ;
; -1.518 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[1]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.077     ; 3.049      ;
; -1.518 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[0]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.077     ; 3.049      ;
; -1.518 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[7]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.077     ; 3.049      ;
; -1.518 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[6]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.077     ; 3.049      ;
; -1.518 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[5]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.077     ; 3.049      ;
; -1.518 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[4]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.077     ; 3.049      ;
; -1.518 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[3]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.077     ; 3.049      ;
; -1.518 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[2]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.077     ; 3.049      ;
; -1.518 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[1]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.077     ; 3.049      ;
; -1.518 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[0]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.077     ; 3.049      ;
; -1.518 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[7]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.077     ; 3.049      ;
; -1.518 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[6]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.077     ; 3.049      ;
; -1.518 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[5]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.077     ; 3.049      ;
; -1.518 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[4]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.077     ; 3.049      ;
; -1.518 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[3]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.077     ; 3.049      ;
; -1.518 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[2]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.077     ; 3.049      ;
; -1.518 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[1]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.077     ; 3.049      ;
; -1.518 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[0]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.077     ; 3.049      ;
; -0.166 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[4]                    ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                                                                                                         ; clk_fast     ; clk_fast    ; 1.666        ; -0.392     ; 1.458      ;
; -0.022 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[4]                    ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                                                                                                         ; clk_fast     ; clk_fast    ; 1.666        ; -0.391     ; 1.315      ;
; 0.007  ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[3]                    ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                                                                                                         ; clk_fast     ; clk_fast    ; 1.666        ; -0.389     ; 1.288      ;
; 0.262  ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[3]                    ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                                                                                                         ; clk_fast     ; clk_fast    ; 1.666        ; -0.405     ; 1.017      ;
; 0.275  ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[3]                    ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                                                                                                         ; clk_fast     ; clk_fast    ; 1.666        ; -0.392     ; 1.017      ;
; 0.276  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[3]                    ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                                                                                                         ; clk_fast     ; clk_fast    ; 1.666        ; -0.393     ; 1.015      ;
; 0.297  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[4]                    ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                                                                                                         ; clk_fast     ; clk_fast    ; 1.666        ; -0.393     ; 0.994      ;
; 0.301  ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[4]                    ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                                                                                                         ; clk_fast     ; clk_fast    ; 1.666        ; -0.392     ; 0.991      ;
; 0.841  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|address[9]                                                                                                           ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|address[9]                                                                                                                 ; clk_fast     ; clk_fast    ; 1.666        ; -0.078     ; 0.765      ;
; 0.842  ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|address[9]                                                                                                           ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|address[9]                                                                                                                 ; clk_fast     ; clk_fast    ; 1.666        ; -0.077     ; 0.765      ;
; 0.842  ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[9]                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[9]                                                                                                                 ; clk_fast     ; clk_fast    ; 1.666        ; -0.077     ; 0.765      ;
; 0.842  ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|address[9]                                                                                                           ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|address[9]                                                                                                                 ; clk_fast     ; clk_fast    ; 1.666        ; -0.077     ; 0.765      ;
; 0.896  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|address[9]                                                                                                           ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_fast     ; clk_fast    ; 1.666        ; 0.281      ; 1.109      ;
; 0.906  ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[9]                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_fast     ; clk_fast    ; 1.666        ; 0.282      ; 1.100      ;
; 0.921  ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|address[9]                                                                                                           ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_fast     ; clk_fast    ; 1.666        ; 0.281      ; 1.084      ;
; 0.943  ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|address[9]                                                                                                           ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_fast     ; clk_fast    ; 1.666        ; 0.294      ; 1.075      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                            ; To Node                                                                                                      ; Launch Clock  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------+-------------+--------------+------------+------------+
; -0.314 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top1|fail_freq[0]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.609      ; 6.276      ;
; -0.314 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top1|fail_freq[6]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.609      ; 6.276      ;
; -0.314 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top1|fail_freq[4]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.609      ; 6.276      ;
; -0.314 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top1|fail_freq[3]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.609      ; 6.276      ;
; -0.314 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top1|fail_freq[2]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.609      ; 6.276      ;
; -0.314 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top1|fail_freq[1]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.609      ; 6.276      ;
; -0.314 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top1|fail_freq[8]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.609      ; 6.276      ;
; -0.314 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top1|fail_freq[7]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.609      ; 6.276      ;
; -0.314 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top1|fail_freq[5]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.609      ; 6.276      ;
; -0.070 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top3|fail_freq[2]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.575      ; 5.998      ;
; -0.070 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top3|fail_freq[8]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.575      ; 5.998      ;
; -0.070 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top3|fail_freq[1]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.575      ; 5.998      ;
; -0.070 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top3|fail_freq[4]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.575      ; 5.998      ;
; -0.070 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top3|fail_freq[3]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.575      ; 5.998      ;
; -0.070 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top3|fail_freq[6]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.575      ; 5.998      ;
; -0.070 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top3|fail_freq[7]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.575      ; 5.998      ;
; -0.070 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top3|fail_freq[0]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.575      ; 5.998      ;
; -0.070 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top3|fail_freq[5]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.575      ; 5.998      ;
; -0.031 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top1|fail_freq[0]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.609      ; 5.993      ;
; -0.031 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top1|fail_freq[6]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.609      ; 5.993      ;
; -0.031 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top1|fail_freq[4]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.609      ; 5.993      ;
; -0.031 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top1|fail_freq[3]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.609      ; 5.993      ;
; -0.031 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top1|fail_freq[2]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.609      ; 5.993      ;
; -0.031 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top1|fail_freq[1]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.609      ; 5.993      ;
; -0.031 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top1|fail_freq[8]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.609      ; 5.993      ;
; -0.031 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top1|fail_freq[7]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.609      ; 5.993      ;
; -0.031 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top1|fail_freq[5]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.609      ; 5.993      ;
; 0.024  ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top4|fail_freq[0]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.649      ; 5.978      ;
; 0.024  ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top4|fail_freq[1]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.649      ; 5.978      ;
; 0.024  ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top4|fail_freq[4]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.649      ; 5.978      ;
; 0.024  ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top4|fail_freq[2]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.649      ; 5.978      ;
; 0.024  ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top4|fail_freq[3]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.649      ; 5.978      ;
; 0.024  ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top4|fail_freq[7]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.649      ; 5.978      ;
; 0.024  ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top4|fail_freq[8]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.649      ; 5.978      ;
; 0.024  ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top4|fail_freq[6]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.649      ; 5.978      ;
; 0.024  ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top4|fail_freq[5]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.649      ; 5.978      ;
; 0.061  ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top3|fail_freq[2]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.575      ; 5.867      ;
; 0.061  ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top3|fail_freq[8]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.575      ; 5.867      ;
; 0.061  ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top3|fail_freq[1]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.575      ; 5.867      ;
; 0.061  ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top3|fail_freq[4]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.575      ; 5.867      ;
; 0.061  ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top3|fail_freq[3]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.575      ; 5.867      ;
; 0.061  ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top3|fail_freq[6]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.575      ; 5.867      ;
; 0.061  ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top3|fail_freq[7]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.575      ; 5.867      ;
; 0.061  ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top3|fail_freq[0]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.575      ; 5.867      ;
; 0.061  ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top3|fail_freq[5]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.575      ; 5.867      ;
; 0.075  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top2|fail_freq[3]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.572      ; 5.850      ;
; 0.075  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top2|fail_freq[0]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.572      ; 5.850      ;
; 0.075  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top2|fail_freq[7]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.572      ; 5.850      ;
; 0.075  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top2|fail_freq[4]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.572      ; 5.850      ;
; 0.075  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top2|fail_freq[1]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.572      ; 5.850      ;
; 0.075  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top2|fail_freq[2]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.572      ; 5.850      ;
; 0.075  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top2|fail_freq[8]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.572      ; 5.850      ;
; 0.075  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top2|fail_freq[6]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.572      ; 5.850      ;
; 0.075  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top2|fail_freq[5]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.572      ; 5.850      ;
; 0.076  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top2|fail_freq[3]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.572      ; 5.849      ;
; 0.076  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top2|fail_freq[0]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.572      ; 5.849      ;
; 0.076  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top2|fail_freq[7]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.572      ; 5.849      ;
; 0.076  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top2|fail_freq[4]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.572      ; 5.849      ;
; 0.076  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top2|fail_freq[1]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.572      ; 5.849      ;
; 0.076  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top2|fail_freq[2]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.572      ; 5.849      ;
; 0.076  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top2|fail_freq[8]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.572      ; 5.849      ;
; 0.076  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top2|fail_freq[6]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.572      ; 5.849      ;
; 0.076  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top2|fail_freq[5]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.572      ; 5.849      ;
; 0.153  ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top4|fail_freq[0]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.649      ; 5.849      ;
; 0.153  ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top4|fail_freq[1]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.649      ; 5.849      ;
; 0.153  ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top4|fail_freq[4]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.649      ; 5.849      ;
; 0.153  ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top4|fail_freq[2]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.649      ; 5.849      ;
; 0.153  ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top4|fail_freq[3]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.649      ; 5.849      ;
; 0.153  ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top4|fail_freq[7]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.649      ; 5.849      ;
; 0.153  ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top4|fail_freq[8]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.649      ; 5.849      ;
; 0.153  ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top4|fail_freq[6]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.649      ; 5.849      ;
; 0.153  ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top4|fail_freq[5]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.649      ; 5.849      ;
; 0.210  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|altsyncram:altsyncram4|altsyncram_5lv:auto_generated|ram_block1a0~porta_we_reg ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF ; CLOCK_50      ; CLOCK_50    ; 5.000        ; -0.532     ; 6.470      ;
; 0.428  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error                                                                                              ; ram_top:ram_top2|fail_freq[3]                                                                                ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 2.616      ; 3.875      ;
; 0.428  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error                                                                                              ; ram_top:ram_top2|fail_freq[0]                                                                                ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 2.616      ; 3.875      ;
; 0.428  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error                                                                                              ; ram_top:ram_top2|fail_freq[7]                                                                                ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 2.616      ; 3.875      ;
; 0.428  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error                                                                                              ; ram_top:ram_top2|fail_freq[4]                                                                                ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 2.616      ; 3.875      ;
; 0.428  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error                                                                                              ; ram_top:ram_top2|fail_freq[1]                                                                                ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 2.616      ; 3.875      ;
; 0.428  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error                                                                                              ; ram_top:ram_top2|fail_freq[2]                                                                                ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 2.616      ; 3.875      ;
; 0.428  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error                                                                                              ; ram_top:ram_top2|fail_freq[8]                                                                                ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 2.616      ; 3.875      ;
; 0.428  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error                                                                                              ; ram_top:ram_top2|fail_freq[6]                                                                                ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 2.616      ; 3.875      ;
; 0.428  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error                                                                                              ; ram_top:ram_top2|fail_freq[5]                                                                                ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 2.616      ; 3.875      ;
; 0.610  ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error                                                                                              ; ram_top:ram_top4|fail_freq[0]                                                                                ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 2.625      ; 3.702      ;
; 0.610  ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error                                                                                              ; ram_top:ram_top4|fail_freq[1]                                                                                ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 2.625      ; 3.702      ;
; 0.610  ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error                                                                                              ; ram_top:ram_top4|fail_freq[4]                                                                                ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 2.625      ; 3.702      ;
; 0.610  ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error                                                                                              ; ram_top:ram_top4|fail_freq[2]                                                                                ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 2.625      ; 3.702      ;
; 0.610  ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error                                                                                              ; ram_top:ram_top4|fail_freq[3]                                                                                ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 2.625      ; 3.702      ;
; 0.610  ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error                                                                                              ; ram_top:ram_top4|fail_freq[7]                                                                                ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 2.625      ; 3.702      ;
; 0.610  ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error                                                                                              ; ram_top:ram_top4|fail_freq[8]                                                                                ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 2.625      ; 3.702      ;
; 0.610  ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error                                                                                              ; ram_top:ram_top4|fail_freq[6]                                                                                ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 2.625      ; 3.702      ;
; 0.610  ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error                                                                                              ; ram_top:ram_top4|fail_freq[5]                                                                                ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 2.625      ; 3.702      ;
; 0.664  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error                                                                                              ; ram_top:ram_top2|fail_freq[3]                                                                                ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 2.616      ; 3.639      ;
; 0.664  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error                                                                                              ; ram_top:ram_top2|fail_freq[0]                                                                                ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 2.616      ; 3.639      ;
; 0.664  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error                                                                                              ; ram_top:ram_top2|fail_freq[7]                                                                                ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 2.616      ; 3.639      ;
; 0.664  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error                                                                                              ; ram_top:ram_top2|fail_freq[4]                                                                                ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 2.616      ; 3.639      ;
; 0.664  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error                                                                                              ; ram_top:ram_top2|fail_freq[1]                                                                                ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 2.616      ; 3.639      ;
; 0.664  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error                                                                                              ; ram_top:ram_top2|fail_freq[2]                                                                                ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 2.616      ; 3.639      ;
; 0.664  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error                                                                                              ; ram_top:ram_top2|fail_freq[8]                                                                                ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 2.616      ; 3.639      ;
; 0.664  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error                                                                                              ; ram_top:ram_top2|fail_freq[6]                                                                                ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 2.616      ; 3.639      ;
; 0.664  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error                                                                                              ; ram_top:ram_top2|fail_freq[5]                                                                                ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 2.616      ; 3.639      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_slow_odd'                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.496 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                        ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[3]                         ; clk_fast     ; clk_slow_odd ; 1.666        ; -0.195     ; 0.993      ;
; 0.497 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                        ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[4]                         ; clk_fast     ; clk_slow_odd ; 1.666        ; -0.194     ; 0.993      ;
; 0.499 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                        ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[4]                         ; clk_fast     ; clk_slow_odd ; 1.666        ; -0.194     ; 0.991      ;
; 0.514 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                        ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[3]                         ; clk_fast     ; clk_slow_odd ; 1.666        ; -0.194     ; 0.976      ;
; 0.518 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                        ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[4]                         ; clk_fast     ; clk_slow_odd ; 1.666        ; -0.193     ; 0.973      ;
; 0.675 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                        ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[3]                         ; clk_fast     ; clk_slow_odd ; 1.666        ; -0.194     ; 0.815      ;
; 0.677 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                        ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[3]                         ; clk_fast     ; clk_slow_odd ; 1.666        ; -0.194     ; 0.813      ;
; 0.678 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                        ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[4]                         ; clk_fast     ; clk_slow_odd ; 1.666        ; -0.195     ; 0.811      ;
; 0.719 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error   ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.087     ; 2.545      ;
; 0.861 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error   ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.087     ; 2.403      ;
; 0.879 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error   ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.087     ; 2.385      ;
; 0.977 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error   ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.087     ; 2.287      ;
; 1.015 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[1] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.081     ; 2.255      ;
; 1.196 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[1] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.072     ; 2.083      ;
; 1.272 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error   ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.090     ; 1.989      ;
; 1.278 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[4]                         ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[2] ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.084     ; 1.989      ;
; 1.309 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[3]                         ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[1] ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.082     ; 1.960      ;
; 1.386 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error   ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.090     ; 1.875      ;
; 1.425 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[2] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.070     ; 1.856      ;
; 1.434 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[2] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.095     ; 1.822      ;
; 1.449 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error   ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.090     ; 1.812      ;
; 1.607 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error   ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.090     ; 1.654      ;
; 1.918 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[1] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.077     ; 1.356      ;
; 1.949 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[2] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.077     ; 1.325      ;
; 2.128 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error   ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.078     ; 1.145      ;
; 2.180 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error   ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.078     ; 1.093      ;
; 2.310 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error   ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.078     ; 0.963      ;
; 2.315 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[4]                         ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[2] ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.076     ; 0.960      ;
; 2.346 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error   ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.078     ; 0.927      ;
; 2.358 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[3]                         ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[1] ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.078     ; 0.915      ;
; 2.463 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error   ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.078     ; 0.810      ;
; 2.464 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error   ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.078     ; 0.809      ;
; 2.473 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error   ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.078     ; 0.800      ;
; 2.474 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error   ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.078     ; 0.799      ;
; 2.475 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[1] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.078     ; 0.798      ;
; 2.476 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[2] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.078     ; 0.797      ;
; 2.476 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[4]                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[2] ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.077     ; 0.798      ;
; 2.477 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[4]                         ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[2] ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.078     ; 0.796      ;
; 2.477 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[3]                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[1] ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.077     ; 0.797      ;
; 2.479 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[3]                         ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[1] ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.077     ; 0.795      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_slow_even'                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                    ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+
; 0.498 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                         ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[3]                         ; clk_fast      ; clk_slow_even ; 1.667        ; -0.195     ; 0.992      ;
; 0.502 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[4]                         ; clk_fast      ; clk_slow_even ; 1.667        ; -0.194     ; 0.989      ;
; 0.523 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                         ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[3]                         ; clk_fast      ; clk_slow_even ; 1.667        ; -0.197     ; 0.965      ;
; 0.525 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[3]                         ; clk_fast      ; clk_slow_even ; 1.667        ; -0.194     ; 0.966      ;
; 0.527 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                         ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[4]                         ; clk_fast      ; clk_slow_even ; 1.667        ; -0.195     ; 0.963      ;
; 0.538 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                         ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[3]                         ; clk_fast      ; clk_slow_even ; 1.667        ; -0.195     ; 0.952      ;
; 0.540 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                         ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[4]                         ; clk_fast      ; clk_slow_even ; 1.667        ; -0.194     ; 0.951      ;
; 0.678 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                         ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[4]                         ; clk_fast      ; clk_slow_even ; 1.667        ; -0.195     ; 0.812      ;
; 1.236 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[1] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.071     ; 2.044      ;
; 1.242 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[2] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.046     ; 2.063      ;
; 1.275 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[3]                         ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[1] ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.047     ; 2.029      ;
; 1.323 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[2] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.071     ; 1.957      ;
; 1.365 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error   ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.077     ; 1.909      ;
; 1.377 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[4]                         ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[2] ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.076     ; 1.898      ;
; 1.383 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[4]                         ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[2] ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.060     ; 1.908      ;
; 1.389 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[1] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.080     ; 1.882      ;
; 1.480 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error   ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.077     ; 1.794      ;
; 1.490 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[3]                         ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[1] ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.044     ; 1.817      ;
; 1.605 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error   ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.077     ; 1.669      ;
; 1.756 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[2] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.101     ; 1.494      ;
; 1.768 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error   ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.077     ; 1.506      ;
; 1.801 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[4]                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[2] ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.068     ; 1.482      ;
; 1.910 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[4]                         ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[2] ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.072     ; 1.369      ;
; 1.978 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[1] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.072     ; 1.301      ;
; 2.013 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[3]                         ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[1] ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.098     ; 1.240      ;
; 2.041 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[3]                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[1] ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.068     ; 1.242      ;
; 2.309 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error   ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.080     ; 0.962      ;
; 2.310 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error   ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.078     ; 0.963      ;
; 2.311 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error   ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.079     ; 0.961      ;
; 2.345 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error   ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.079     ; 0.927      ;
; 2.346 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error   ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.080     ; 0.925      ;
; 2.347 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error   ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.078     ; 0.926      ;
; 2.462 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error   ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.080     ; 0.809      ;
; 2.464 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error   ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.079     ; 0.808      ;
; 2.464 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error   ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.078     ; 0.809      ;
; 2.470 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error   ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.080     ; 0.801      ;
; 2.471 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error   ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.079     ; 0.801      ;
; 2.472 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error   ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.078     ; 0.801      ;
; 2.475 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[1] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.079     ; 0.797      ;
; 2.477 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[2] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.079     ; 0.795      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_fast'                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                            ; To Node                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.336 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|address[9]                                                                                                           ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_fast     ; clk_fast    ; 0.000        ; 0.445      ; 1.003      ;
; 0.348 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|address[9]                                                                                                           ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_fast     ; clk_fast    ; 0.000        ; 0.431      ; 1.001      ;
; 0.376 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[9]                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_fast     ; clk_fast    ; 0.000        ; 0.432      ; 1.030      ;
; 0.383 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|address[9]                                                                                                           ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_fast     ; clk_fast    ; 0.000        ; 0.433      ; 1.038      ;
; 0.410 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|address[9]                                                                                                           ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|address[9]                                                                                                                 ; clk_fast     ; clk_fast    ; 0.000        ; 0.078      ; 0.674      ;
; 0.411 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|address[9]                                                                                                           ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|address[9]                                                                                                                 ; clk_fast     ; clk_fast    ; 0.000        ; 0.077      ; 0.674      ;
; 0.411 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|address[9]                                                                                                           ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|address[9]                                                                                                                 ; clk_fast     ; clk_fast    ; 0.000        ; 0.077      ; 0.674      ;
; 0.411 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[9]                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[9]                                                                                                                 ; clk_fast     ; clk_fast    ; 0.000        ; 0.077      ; 0.674      ;
; 0.991 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[4]                    ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                                                                                                         ; clk_fast     ; clk_fast    ; 0.000        ; -0.244     ; 0.933      ;
; 0.994 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[4]                    ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                                                                                                         ; clk_fast     ; clk_fast    ; 0.000        ; -0.243     ; 0.937      ;
; 1.011 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[3]                    ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                                                                                                         ; clk_fast     ; clk_fast    ; 0.000        ; -0.243     ; 0.954      ;
; 1.015 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[3]                    ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                                                                                                         ; clk_fast     ; clk_fast    ; 0.000        ; -0.244     ; 0.957      ;
; 1.027 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[3]                    ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                                                                                                         ; clk_fast     ; clk_fast    ; 0.000        ; -0.256     ; 0.957      ;
; 1.260 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[3]                    ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                                                                                                         ; clk_fast     ; clk_fast    ; 0.000        ; -0.241     ; 1.205      ;
; 1.289 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[4]                    ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                                                                                                         ; clk_fast     ; clk_fast    ; 0.000        ; -0.243     ; 1.232      ;
; 1.454 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[4]                    ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                                                                                                         ; clk_fast     ; clk_fast    ; 0.000        ; -0.243     ; 1.397      ;
; 2.749 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[7]                          ; clk_fast     ; clk_fast    ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[6]                          ; clk_fast     ; clk_fast    ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[5]                          ; clk_fast     ; clk_fast    ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[4]                          ; clk_fast     ; clk_fast    ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[3]                          ; clk_fast     ; clk_fast    ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[2]                          ; clk_fast     ; clk_fast    ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[1]                          ; clk_fast     ; clk_fast    ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[0]                          ; clk_fast     ; clk_fast    ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[7]                          ; clk_fast     ; clk_fast    ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[6]                          ; clk_fast     ; clk_fast    ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[5]                          ; clk_fast     ; clk_fast    ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[4]                          ; clk_fast     ; clk_fast    ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[3]                          ; clk_fast     ; clk_fast    ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[2]                          ; clk_fast     ; clk_fast    ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[1]                          ; clk_fast     ; clk_fast    ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[0]                          ; clk_fast     ; clk_fast    ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[7]                          ; clk_fast     ; clk_fast    ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[6]                          ; clk_fast     ; clk_fast    ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[5]                          ; clk_fast     ; clk_fast    ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[4]                          ; clk_fast     ; clk_fast    ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[3]                          ; clk_fast     ; clk_fast    ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[2]                          ; clk_fast     ; clk_fast    ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[1]                          ; clk_fast     ; clk_fast    ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[0]                          ; clk_fast     ; clk_fast    ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[7]                          ; clk_fast     ; clk_fast    ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[6]                          ; clk_fast     ; clk_fast    ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[5]                          ; clk_fast     ; clk_fast    ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[4]                          ; clk_fast     ; clk_fast    ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[3]                          ; clk_fast     ; clk_fast    ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[2]                          ; clk_fast     ; clk_fast    ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[1]                          ; clk_fast     ; clk_fast    ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[0]                          ; clk_fast     ; clk_fast    ; 0.000        ; -0.001     ; 2.934      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_slow_odd'                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.336 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                        ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[4]                         ; clk_fast     ; clk_slow_odd ; 0.000        ; 0.195      ; 0.717      ;
; 0.338 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                        ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[3]                         ; clk_fast     ; clk_slow_odd ; 0.000        ; 0.194      ; 0.718      ;
; 0.340 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                        ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[3]                         ; clk_fast     ; clk_slow_odd ; 0.000        ; 0.194      ; 0.720      ;
; 0.422 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[4]                         ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[2] ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.078      ; 0.686      ;
; 0.423 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[2] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.078      ; 0.687      ;
; 0.423 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[1] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.078      ; 0.687      ;
; 0.423 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[3]                         ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[1] ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.077      ; 0.686      ;
; 0.424 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[3]                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[1] ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.077      ; 0.687      ;
; 0.425 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[4]                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[2] ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.077      ; 0.688      ;
; 0.431 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error   ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.078      ; 0.695      ;
; 0.432 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error   ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.078      ; 0.696      ;
; 0.438 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error   ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.078      ; 0.702      ;
; 0.439 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error   ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.078      ; 0.703      ;
; 0.462 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                        ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[3]                         ; clk_fast     ; clk_slow_odd ; 0.000        ; 0.194      ; 0.842      ;
; 0.508 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                        ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[4]                         ; clk_fast     ; clk_slow_odd ; 0.000        ; 0.194      ; 0.888      ;
; 0.509 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                        ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[3]                         ; clk_fast     ; clk_slow_odd ; 0.000        ; 0.195      ; 0.890      ;
; 0.509 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                        ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[4]                         ; clk_fast     ; clk_slow_odd ; 0.000        ; 0.194      ; 0.889      ;
; 0.519 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                        ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[4]                         ; clk_fast     ; clk_slow_odd ; 0.000        ; 0.195      ; 0.900      ;
; 0.545 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[3]                         ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[1] ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.078      ; 0.809      ;
; 0.557 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error   ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.078      ; 0.821      ;
; 0.565 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error   ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.078      ; 0.829      ;
; 0.605 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[4]                         ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[2] ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.078      ; 0.869      ;
; 0.676 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error   ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.078      ; 0.940      ;
; 0.694 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error   ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.078      ; 0.958      ;
; 0.907 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[2] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.078      ; 1.171      ;
; 0.935 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[1] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.078      ; 1.199      ;
; 1.293 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error   ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.065      ; 1.544      ;
; 1.415 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error   ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.065      ; 1.666      ;
; 1.419 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[2] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.059      ; 1.664      ;
; 1.443 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[2] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.086      ; 1.715      ;
; 1.484 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error   ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.065      ; 1.735      ;
; 1.531 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[4]                         ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[2] ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.121      ; 1.838      ;
; 1.550 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[3]                         ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[1] ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.072      ; 1.808      ;
; 1.607 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error   ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.065      ; 1.858      ;
; 1.654 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[1] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.133      ; 1.973      ;
; 1.786 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error   ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.117      ; 2.089      ;
; 1.851 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[1] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.073      ; 2.110      ;
; 1.911 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error   ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.117      ; 2.214      ;
; 1.943 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error   ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.117      ; 2.246      ;
; 2.066 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error   ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.117      ; 2.369      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_slow_even'                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                    ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+
; 0.337 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                         ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[4]                         ; clk_fast      ; clk_slow_even ; 0.001        ; 0.193      ; 0.717      ;
; 0.421 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[2] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.079      ; 0.686      ;
; 0.422 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[1] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.079      ; 0.687      ;
; 0.429 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error   ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error   ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.079      ; 0.694      ;
; 0.431 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error   ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.078      ; 0.695      ;
; 0.438 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error   ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.080      ; 0.704      ;
; 0.440 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error   ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.078      ; 0.704      ;
; 0.440 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error   ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.079      ; 0.705      ;
; 0.501 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                         ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[4]                         ; clk_fast      ; clk_slow_even ; 0.001        ; 0.194      ; 0.882      ;
; 0.502 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                         ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[4]                         ; clk_fast      ; clk_slow_even ; 0.001        ; 0.194      ; 0.883      ;
; 0.502 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                         ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[3]                         ; clk_fast      ; clk_slow_even ; 0.001        ; 0.194      ; 0.883      ;
; 0.506 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[3]                         ; clk_fast      ; clk_slow_even ; 0.001        ; 0.194      ; 0.887      ;
; 0.509 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                         ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[3]                         ; clk_fast      ; clk_slow_even ; 0.001        ; 0.191      ; 0.887      ;
; 0.530 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                         ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[3]                         ; clk_fast      ; clk_slow_even ; 0.001        ; 0.194      ; 0.911      ;
; 0.530 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[4]                         ; clk_fast      ; clk_slow_even ; 0.001        ; 0.194      ; 0.911      ;
; 0.553 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error   ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.080      ; 0.819      ;
; 0.556 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error   ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.078      ; 0.820      ;
; 0.557 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error   ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.079      ; 0.822      ;
; 0.562 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error   ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.079      ; 0.827      ;
; 0.563 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error   ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.080      ; 0.829      ;
; 0.565 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error   ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.078      ; 0.829      ;
; 0.878 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[3]                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[1] ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.089      ; 1.153      ;
; 0.912 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[3]                         ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[1] ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.058      ; 1.156      ;
; 0.920 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[1] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.089      ; 1.195      ;
; 1.028 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[4]                         ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[2] ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.085      ; 1.299      ;
; 1.115 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[4]                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[2] ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.089      ; 1.390      ;
; 1.151 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error   ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.084      ; 1.421      ;
; 1.169 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[2] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.056      ; 1.411      ;
; 1.277 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error   ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.084      ; 1.547      ;
; 1.357 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error   ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.084      ; 1.627      ;
; 1.394 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[3]                         ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[1] ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.113      ; 1.693      ;
; 1.439 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[1] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.125      ; 1.750      ;
; 1.451 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[4]                         ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[2] ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.131      ; 1.768      ;
; 1.470 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[2] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.138      ; 1.794      ;
; 1.481 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error   ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.084      ; 1.751      ;
; 1.501 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[4]                         ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[2] ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.097      ; 1.784      ;
; 1.549 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[1] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.138      ; 1.873      ;
; 1.585 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[2] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.114      ; 1.885      ;
; 1.636 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[3]                         ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[1] ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.111      ; 1.933      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                           ; To Node                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.403 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state                                       ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                           ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; pll:pll1|state[4]                                                                                                                                                   ; pll:pll1|state[4]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ram_top:ram_top3|state[1]                                                                                                                                           ; ram_top:ram_top3|state[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ram_top:ram_top3|counter_reset                                                                                                                                      ; ram_top:ram_top3|counter_reset                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ram_top:ram_top2|state[1]                                                                                                                                           ; ram_top:ram_top2|state[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ram_top:ram_top2|counter_reset                                                                                                                                      ; ram_top:ram_top2|counter_reset                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                           ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C4_data_state                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C4_data_state                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C1_data_state                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C1_data_state                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C3_data_state                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C3_data_state                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C2_data_state                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C2_data_state                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C0_data_state                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C0_data_state                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; pll:pll1|M[4]                                                                                                                                                       ; pll:pll1|M[4]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; pll:pll1|M[2]                                                                                                                                                       ; pll:pll1|M[2]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; pll:pll1|M[0]                                                                                                                                                       ; pll:pll1|M[0]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; pll:pll1|state[5]                                                                                                                                                   ; pll:pll1|state[5]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state                                              ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state                                           ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ram_top:ram_top3|state[0]                                                                                                                                           ; ram_top:ram_top3|state[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ram_top:ram_top4|state[0]                                                                                                                                           ; ram_top:ram_top4|state[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ram_top:ram_top2|state[0]                                                                                                                                           ; ram_top:ram_top2|state[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; ram_top:ram_top1|state[0]                                                                                                                                           ; ram_top:ram_top1|state[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; ram_top:ram_top1|counter_reset                                                                                                                                      ; ram_top:ram_top1|counter_reset                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; ram_top:ram_top1|state[1]                                                                                                                                           ; ram_top:ram_top1|state[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; ram_top:ram_top4|counter_reset                                                                                                                                      ; ram_top:ram_top4|counter_reset                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; ram_top:ram_top4|state[1]                                                                                                                                           ; ram_top:ram_top4|state[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.428 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[4] ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr13|cntr_3kj:auto_generated|counter_reg_bit[5] ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr13|cntr_3kj:auto_generated|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.693      ;
; 0.428 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr3|cntr_2kj:auto_generated|counter_reg_bit[4]  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr3|cntr_2kj:auto_generated|counter_reg_bit[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.694      ;
; 0.430 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg3[0]                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg4[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.695      ;
; 0.431 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg12[0]                                                ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg13[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.696      ;
; 0.432 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg0[0]                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg1[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.697      ;
; 0.436 ; ram_top:ram_top1|counter_2[5]                                                                                                                                       ; ram_top:ram_top1|counter_2[5]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.700      ;
; 0.436 ; ram_top:ram_top3|counter_2[5]                                                                                                                                       ; ram_top:ram_top3|counter_2[5]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.701      ;
; 0.438 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|configupdate_state                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|configupdate2_state                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.703      ;
; 0.438 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C2_data_state                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C1_ena_state                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.703      ;
; 0.443 ; ram_top:ram_top3|counter[19]                                                                                                                                        ; ram_top:ram_top3|counter[19]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.709      ;
; 0.443 ; ram_top:ram_top2|counter_2[5]                                                                                                                                       ; ram_top:ram_top2|counter_2[5]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.708      ;
; 0.443 ; ram_top:ram_top2|counter[19]                                                                                                                                        ; ram_top:ram_top2|counter[19]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.709      ;
; 0.444 ; ram_top:ram_top1|counter[19]                                                                                                                                        ; ram_top:ram_top1|counter[19]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.709      ;
; 0.445 ; ram_top:ram_top4|counter_2[5]                                                                                                                                       ; ram_top:ram_top4|counter_2[5]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.709      ;
; 0.445 ; ram_top:ram_top4|counter[19]                                                                                                                                        ; ram_top:ram_top4|counter[19]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.709      ;
; 0.452 ; ram_top:ram_top4|state[1]                                                                                                                                           ; ram_top:ram_top4|counter_reset                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.716      ;
; 0.453 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state                                        ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|tmp_seq_ena_state                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.718      ;
; 0.454 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C2_ena_state                                                  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C2_data_state                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.719      ;
; 0.458 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state                                       ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.724      ;
; 0.460 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C4_data_state                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C3_ena_state                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.725      ;
; 0.461 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C4_data_state                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.726      ;
; 0.461 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C4_ena_state                                                  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C4_data_state                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.726      ;
; 0.461 ; ram_top:ram_top3|state[0]                                                                                                                                           ; ram_top:ram_top3|capture_errors                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.726      ;
; 0.469 ; ram_top:ram_top3|state[0]                                                                                                                                           ; ram_top:ram_top3|pause_counter                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.734      ;
; 0.469 ; ram_top:ram_top3|state[0]                                                                                                                                           ; ram_top:ram_top3|next_frequency~reg0                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.734      ;
; 0.483 ; ram_top:ram_top2|state[0]                                                                                                                                           ; ram_top:ram_top2|capture_errors                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.748      ;
; 0.489 ; ram_top:ram_top2|state[0]                                                                                                                                           ; ram_top:ram_top2|pause_counter                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.754      ;
; 0.492 ; ram_top:ram_top2|state[0]                                                                                                                                           ; ram_top:ram_top2|next_frequency~reg0                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.757      ;
; 0.509 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state                                           ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg16[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.774      ;
; 0.510 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state                                           ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg14[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.775      ;
; 0.512 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state                                           ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg12[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.777      ;
; 0.512 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state                                           ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg11[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.777      ;
; 0.514 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state                                           ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg9[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.779      ;
; 0.516 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state                                           ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg10[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.781      ;
; 0.517 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state                                           ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg17[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.782      ;
; 0.554 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data14[0]                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg3[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.819      ;
; 0.554 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data17[0]                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg0[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.819      ;
; 0.554 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg8[0]                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg9[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.819      ;
; 0.555 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data11[0]                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg6[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.820      ;
; 0.555 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data15[0]                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg2[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.820      ;
; 0.556 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg14[0]                                                ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg15[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.821      ;
; 0.556 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg13[0]                                                ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg14[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.821      ;
; 0.557 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data12[0]                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg5[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.822      ;
; 0.560 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C0_data_state                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|tmp_seq_ena_state                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.825      ;
; 0.565 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C1_data_state                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C0_ena_state                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.830      ;
; 0.581 ; ram_top:ram_top1|state[0]                                                                                                                                           ; ram_top:ram_top1|capture_errors                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.845      ;
; 0.586 ; ram_top:ram_top4|state[0]                                                                                                                                           ; ram_top:ram_top4|pause_counter                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.851      ;
; 0.587 ; ram_top:ram_top4|state[0]                                                                                                                                           ; ram_top:ram_top4|next_frequency~reg0                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.852      ;
; 0.594 ; ram_top:ram_top1|state[0]                                                                                                                                           ; ram_top:ram_top1|next_frequency~reg0                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.858      ;
; 0.603 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|tmp_seq_ena_state                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.868      ;
; 0.609 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C0_ena_state                                                  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C0_data_state                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.874      ;
; 0.614 ; ram_top:ram_top4|state[0]                                                                                                                                           ; ram_top:ram_top4|capture_errors                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.879      ;
; 0.615 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state                                              ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg13[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.880      ;
; 0.617 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state                                              ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg10[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.882      ;
; 0.618 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state                                              ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg16[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.883      ;
; 0.619 ; pll:pll1|M[6]                                                                                                                                                       ; pll:pll1|data_in_sig[6]                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.883      ;
; 0.633 ; pll:pll1|M[8]                                                                                                                                                       ; pll:pll1|frequency[8]                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.897      ;
; 0.636 ; ram_top:ram_top3|counter_2[1]                                                                                                                                       ; ram_top:ram_top3|counter_2[1]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.901      ;
; 0.637 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data10[0]                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg7[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.903      ;
; 0.637 ; ram_top:ram_top4|counter_2[3]                                                                                                                                       ; ram_top:ram_top4|counter_2[3]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.901      ;
; 0.638 ; ram_top:ram_top3|counter_2[2]                                                                                                                                       ; ram_top:ram_top3|counter_2[2]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.903      ;
; 0.638 ; ram_top:ram_top4|counter_2[1]                                                                                                                                       ; ram_top:ram_top4|counter_2[1]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.902      ;
; 0.638 ; ram_top:ram_top2|counter_2[1]                                                                                                                                       ; ram_top:ram_top2|counter_2[1]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.903      ;
; 0.638 ; ram_top:ram_top2|counter_2[2]                                                                                                                                       ; ram_top:ram_top2|counter_2[2]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.903      ;
; 0.638 ; ram_top:ram_top2|counter_2[3]                                                                                                                                       ; ram_top:ram_top2|counter_2[3]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.903      ;
; 0.638 ; ram_top:ram_top2|counter_2[4]                                                                                                                                       ; ram_top:ram_top2|counter_2[4]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.903      ;
; 0.639 ; ram_top:ram_top1|counter_2[1]                                                                                                                                       ; ram_top:ram_top1|counter_2[1]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.903      ;
; 0.639 ; ram_top:ram_top1|counter_2[2]                                                                                                                                       ; ram_top:ram_top1|counter_2[2]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.903      ;
; 0.639 ; ram_top:ram_top1|counter_2[3]                                                                                                                                       ; ram_top:ram_top1|counter_2[3]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.903      ;
; 0.639 ; ram_top:ram_top1|counter_2[4]                                                                                                                                       ; ram_top:ram_top1|counter_2[4]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.903      ;
; 0.639 ; ram_top:ram_top3|counter_2[3]                                                                                                                                       ; ram_top:ram_top3|counter_2[3]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.904      ;
; 0.640 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg5[0]                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg6[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.905      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                    ;
+--------+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.298 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data7[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.648      ;
; 15.298 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.648      ;
; 15.298 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.648      ;
; 15.298 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.648      ;
; 15.298 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.648      ;
; 15.298 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.648      ;
; 15.298 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.648      ;
; 15.298 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.648      ;
; 15.312 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg7[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.635      ;
; 15.312 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data10[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.635      ;
; 15.312 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.635      ;
; 15.312 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.635      ;
; 15.312 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reset_state                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.635      ;
; 15.312 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.635      ;
; 15.312 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_init_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.635      ;
; 15.312 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.635      ;
; 15.341 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data7[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.604      ;
; 15.341 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.604      ;
; 15.341 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.604      ;
; 15.341 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.604      ;
; 15.341 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.604      ;
; 15.341 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.604      ;
; 15.341 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.604      ;
; 15.341 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.604      ;
; 15.349 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 4.575      ;
; 15.349 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 4.575      ;
; 15.355 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg7[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.591      ;
; 15.355 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data10[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.591      ;
; 15.355 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.591      ;
; 15.355 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.591      ;
; 15.355 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reset_state                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.591      ;
; 15.355 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.591      ;
; 15.355 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_init_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.591      ;
; 15.355 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.591      ;
; 15.373 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg17[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.574      ;
; 15.373 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg16[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.574      ;
; 15.373 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg15[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.574      ;
; 15.373 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg14[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.574      ;
; 15.373 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg13[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.574      ;
; 15.373 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg12[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.574      ;
; 15.373 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg11[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.574      ;
; 15.373 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg10[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.574      ;
; 15.373 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg9[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.574      ;
; 15.373 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg8[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.574      ;
; 15.373 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data16[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.574      ;
; 15.373 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data9[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.574      ;
; 15.373 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data8[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.574      ;
; 15.373 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.574      ;
; 15.373 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.574      ;
; 15.392 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 4.531      ;
; 15.392 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 4.531      ;
; 15.416 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg17[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.530      ;
; 15.416 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg16[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.530      ;
; 15.416 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg15[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.530      ;
; 15.416 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg14[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.530      ;
; 15.416 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg13[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.530      ;
; 15.416 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg12[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.530      ;
; 15.416 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg11[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.530      ;
; 15.416 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg10[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.530      ;
; 15.416 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg9[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.530      ;
; 15.416 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg8[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.530      ;
; 15.416 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data16[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.530      ;
; 15.416 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data9[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.530      ;
; 15.416 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data8[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.530      ;
; 15.416 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.530      ;
; 15.416 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 4.530      ;
; 15.641 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_state           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.313      ;
; 15.641 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.313      ;
; 15.641 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.313      ;
; 15.641 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.313      ;
; 15.641 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.313      ;
; 15.641 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.313      ;
; 15.641 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.313      ;
; 15.684 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_state           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.269      ;
; 15.684 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.269      ;
; 15.684 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.269      ;
; 15.684 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.269      ;
; 15.684 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.269      ;
; 15.684 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.269      ;
; 15.684 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 4.269      ;
; 15.702 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data7[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.237      ;
; 15.702 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.237      ;
; 15.702 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.237      ;
; 15.702 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.237      ;
; 15.702 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.237      ;
; 15.702 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.237      ;
; 15.702 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.237      ;
; 15.702 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 4.237      ;
; 15.724 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg7[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.216      ;
; 15.724 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data10[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.216      ;
; 15.724 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.216      ;
; 15.724 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.216      ;
; 15.724 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reset_state                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.216      ;
; 15.724 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.216      ;
; 15.724 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_init_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.216      ;
; 15.724 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.216      ;
; 15.761 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 4.156      ;
; 15.761 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 4.156      ;
; 15.785 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg17[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.155      ;
; 15.785 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg16[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.155      ;
+--------+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                    ;
+-------+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.875 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg6[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.147      ;
; 2.875 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg5[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.147      ;
; 2.875 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg4[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.147      ;
; 2.875 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg3[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.147      ;
; 2.875 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg2[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.147      ;
; 2.875 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg1[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.147      ;
; 2.875 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg0[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.147      ;
; 2.875 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data17[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.147      ;
; 2.875 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data15[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.147      ;
; 2.875 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data14[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.147      ;
; 2.875 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data12[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.147      ;
; 2.875 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data13[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.147      ;
; 2.875 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data11[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.147      ;
; 3.169 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_state           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 3.447      ;
; 3.169 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 3.447      ;
; 3.169 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 3.447      ;
; 3.169 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 3.447      ;
; 3.169 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 3.447      ;
; 3.169 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 3.447      ;
; 3.169 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 3.447      ;
; 3.172 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg6[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 3.439      ;
; 3.172 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg5[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 3.439      ;
; 3.172 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg4[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 3.439      ;
; 3.172 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg3[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 3.439      ;
; 3.172 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg2[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 3.439      ;
; 3.172 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg1[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 3.439      ;
; 3.172 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg0[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 3.439      ;
; 3.172 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data17[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 3.439      ;
; 3.172 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data15[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 3.439      ;
; 3.172 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data14[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 3.439      ;
; 3.172 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data12[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 3.439      ;
; 3.172 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data13[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 3.439      ;
; 3.172 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data11[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 3.439      ;
; 3.403 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 3.699      ;
; 3.403 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 3.699      ;
; 3.427 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg17[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.698      ;
; 3.427 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg16[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.698      ;
; 3.427 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg15[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.698      ;
; 3.427 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg14[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.698      ;
; 3.427 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg13[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.698      ;
; 3.427 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg12[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.698      ;
; 3.427 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg11[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.698      ;
; 3.427 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg10[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.698      ;
; 3.427 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg9[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.698      ;
; 3.427 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg8[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.698      ;
; 3.427 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data16[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.698      ;
; 3.427 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data9[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.698      ;
; 3.427 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data8[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.698      ;
; 3.427 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.698      ;
; 3.427 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.698      ;
; 3.456 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg6[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.729      ;
; 3.456 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg5[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.729      ;
; 3.456 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg4[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.729      ;
; 3.456 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg3[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.729      ;
; 3.456 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg2[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.729      ;
; 3.456 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg1[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.729      ;
; 3.456 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg0[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.729      ;
; 3.456 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data17[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.729      ;
; 3.456 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data15[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.729      ;
; 3.456 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data14[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.729      ;
; 3.456 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data12[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.729      ;
; 3.456 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data13[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.729      ;
; 3.456 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data11[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.729      ;
; 3.466 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_state           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.739      ;
; 3.466 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.739      ;
; 3.466 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.739      ;
; 3.466 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.739      ;
; 3.466 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.739      ;
; 3.466 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.739      ;
; 3.466 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.739      ;
; 3.484 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg7[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.756      ;
; 3.484 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data10[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.756      ;
; 3.484 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.756      ;
; 3.484 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.756      ;
; 3.484 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reset_state                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.756      ;
; 3.484 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.756      ;
; 3.484 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_init_state        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.756      ;
; 3.484 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.756      ;
; 3.499 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data7[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 3.769      ;
; 3.499 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 3.769      ;
; 3.499 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 3.769      ;
; 3.499 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 3.769      ;
; 3.499 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 3.769      ;
; 3.499 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 3.769      ;
; 3.499 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 3.769      ;
; 3.499 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 3.769      ;
; 3.536 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg6[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 3.810      ;
; 3.536 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg5[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 3.810      ;
; 3.536 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg4[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 3.810      ;
; 3.536 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg3[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 3.810      ;
; 3.536 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg2[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 3.810      ;
; 3.536 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg1[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 3.810      ;
; 3.536 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg0[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 3.810      ;
; 3.536 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data17[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 3.810      ;
; 3.536 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data15[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 3.810      ;
; 3.536 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data14[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 3.810      ;
; 3.536 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data12[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 3.810      ;
; 3.536 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data13[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 3.810      ;
; 3.536 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data11[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 3.810      ;
; 3.698 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 3.989      ;
+-------+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 16
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 4.213 ns




+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                             ;
+------------+-----------------+---------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name    ; Note                                           ;
+------------+-----------------+---------------+------------------------------------------------+
; 57.25 MHz  ; 57.25 MHz       ; CLOCK_50      ;                                                ;
; 346.38 MHz ; 274.05 MHz      ; clk_fast      ; limit due to minimum period restriction (tmin) ;
; 424.27 MHz ; 424.27 MHz      ; clk_slow_odd  ;                                                ;
; 520.02 MHz ; 437.64 MHz      ; clk_slow_even ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------+
; Slow 1200mV 0C Model Setup Summary     ;
+---------------+--------+---------------+
; Clock         ; Slack  ; End Point TNS ;
+---------------+--------+---------------+
; clk_fast      ; -1.221 ; -39.083       ;
; CLOCK_50      ; -0.033 ; -0.351        ;
; clk_slow_odd  ; 0.607  ; 0.000         ;
; clk_slow_even ; 0.626  ; 0.000         ;
+---------------+--------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Hold Summary     ;
+---------------+-------+---------------+
; Clock         ; Slack ; End Point TNS ;
+---------------+-------+---------------+
; clk_slow_odd  ; 0.316 ; 0.000         ;
; clk_slow_even ; 0.317 ; 0.000         ;
; clk_fast      ; 0.335 ; 0.000         ;
; CLOCK_50      ; 0.354 ; 0.000         ;
+---------------+-------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; CLOCK_50 ; 15.612 ; 0.000             ;
+----------+--------+-------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLOCK_50 ; 2.646 ; 0.000             ;
+----------+-------+-------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------+--------+-------------------------+
; Clock         ; Slack  ; End Point TNS           ;
+---------------+--------+-------------------------+
; clk_fast      ; -1.983 ; -94.680                 ;
; clk_slow_even ; 1.048  ; 0.000                   ;
; clk_slow_odd  ; 1.048  ; 0.000                   ;
; CLOCK_50      ; 4.054  ; 0.000                   ;
+---------------+--------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_fast'                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                            ; To Node                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.221 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[7]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.075     ; 2.763      ;
; -1.221 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[6]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.075     ; 2.763      ;
; -1.221 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[5]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.075     ; 2.763      ;
; -1.221 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[4]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.075     ; 2.763      ;
; -1.221 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[3]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.075     ; 2.763      ;
; -1.221 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[2]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.075     ; 2.763      ;
; -1.221 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[1]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.075     ; 2.763      ;
; -1.221 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[0]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.075     ; 2.763      ;
; -1.221 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[7]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.075     ; 2.763      ;
; -1.221 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[6]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.075     ; 2.763      ;
; -1.221 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[5]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.075     ; 2.763      ;
; -1.221 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[4]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.075     ; 2.763      ;
; -1.221 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[3]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.075     ; 2.763      ;
; -1.221 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[2]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.075     ; 2.763      ;
; -1.221 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[1]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.075     ; 2.763      ;
; -1.221 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[0]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.075     ; 2.763      ;
; -1.221 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[7]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.075     ; 2.763      ;
; -1.221 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[6]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.075     ; 2.763      ;
; -1.221 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[5]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.075     ; 2.763      ;
; -1.221 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[4]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.075     ; 2.763      ;
; -1.221 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[3]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.075     ; 2.763      ;
; -1.221 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[2]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.075     ; 2.763      ;
; -1.221 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[1]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.075     ; 2.763      ;
; -1.221 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[0]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.075     ; 2.763      ;
; -1.221 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[7]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.075     ; 2.763      ;
; -1.221 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[6]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.075     ; 2.763      ;
; -1.221 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[5]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.075     ; 2.763      ;
; -1.221 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[4]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.075     ; 2.763      ;
; -1.221 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[3]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.075     ; 2.763      ;
; -1.221 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[2]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.075     ; 2.763      ;
; -1.221 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[1]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.075     ; 2.763      ;
; -1.221 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[0]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.075     ; 2.763      ;
; -0.011 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[4]                    ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                                                                                                         ; clk_fast     ; clk_fast    ; 1.666        ; -0.353     ; 1.343      ;
; 0.112  ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[4]                    ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                                                                                                         ; clk_fast     ; clk_fast    ; 1.666        ; -0.353     ; 1.220      ;
; 0.141  ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[3]                    ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                                                                                                         ; clk_fast     ; clk_fast    ; 1.666        ; -0.350     ; 1.194      ;
; 0.377  ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[3]                    ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                                                                                                         ; clk_fast     ; clk_fast    ; 1.666        ; -0.366     ; 0.942      ;
; 0.390  ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[3]                    ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                                                                                                         ; clk_fast     ; clk_fast    ; 1.666        ; -0.353     ; 0.942      ;
; 0.391  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[3]                    ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                                                                                                         ; clk_fast     ; clk_fast    ; 1.666        ; -0.354     ; 0.940      ;
; 0.410  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[4]                    ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                                                                                                         ; clk_fast     ; clk_fast    ; 1.666        ; -0.354     ; 0.921      ;
; 0.415  ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[4]                    ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                                                                                                         ; clk_fast     ; clk_fast    ; 1.666        ; -0.353     ; 0.917      ;
; 0.930  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|address[9]                                                                                                           ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|address[9]                                                                                                                 ; clk_fast     ; clk_fast    ; 1.666        ; -0.072     ; 0.683      ;
; 0.930  ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|address[9]                                                                                                           ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|address[9]                                                                                                                 ; clk_fast     ; clk_fast    ; 1.666        ; -0.072     ; 0.683      ;
; 0.930  ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[9]                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[9]                                                                                                                 ; clk_fast     ; clk_fast    ; 1.666        ; -0.072     ; 0.683      ;
; 0.931  ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|address[9]                                                                                                           ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|address[9]                                                                                                                 ; clk_fast     ; clk_fast    ; 1.666        ; -0.071     ; 0.683      ;
; 0.949  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|address[9]                                                                                                           ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_fast     ; clk_fast    ; 1.666        ; 0.242      ; 1.009      ;
; 0.956  ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[9]                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_fast     ; clk_fast    ; 1.666        ; 0.242      ; 1.002      ;
; 0.976  ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|address[9]                                                                                                           ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_fast     ; clk_fast    ; 1.666        ; 0.242      ; 0.982      ;
; 0.992  ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|address[9]                                                                                                           ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_fast     ; clk_fast    ; 1.666        ; 0.256      ; 0.980      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                            ; To Node                                                                                                      ; Launch Clock  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------+-------------+--------------+------------+------------+
; -0.033 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top1|fail_freq[0]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.269      ; 5.656      ;
; -0.033 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top1|fail_freq[6]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.269      ; 5.656      ;
; -0.033 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top1|fail_freq[4]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.269      ; 5.656      ;
; -0.033 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top1|fail_freq[3]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.269      ; 5.656      ;
; -0.033 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top1|fail_freq[2]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.269      ; 5.656      ;
; -0.033 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top1|fail_freq[1]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.269      ; 5.656      ;
; -0.033 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top1|fail_freq[8]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.269      ; 5.656      ;
; -0.033 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top1|fail_freq[7]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.269      ; 5.656      ;
; -0.033 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top1|fail_freq[5]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.269      ; 5.656      ;
; -0.006 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top3|fail_freq[2]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.234      ; 5.594      ;
; -0.006 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top3|fail_freq[8]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.234      ; 5.594      ;
; -0.006 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top3|fail_freq[1]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.234      ; 5.594      ;
; -0.006 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top3|fail_freq[4]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.234      ; 5.594      ;
; -0.006 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top3|fail_freq[3]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.234      ; 5.594      ;
; -0.006 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top3|fail_freq[6]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.234      ; 5.594      ;
; -0.006 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top3|fail_freq[7]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.234      ; 5.594      ;
; -0.006 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top3|fail_freq[0]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.234      ; 5.594      ;
; -0.006 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top3|fail_freq[5]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.234      ; 5.594      ;
; 0.093  ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top4|fail_freq[0]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.310      ; 5.571      ;
; 0.093  ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top4|fail_freq[1]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.310      ; 5.571      ;
; 0.093  ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top4|fail_freq[4]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.310      ; 5.571      ;
; 0.093  ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top4|fail_freq[2]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.310      ; 5.571      ;
; 0.093  ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top4|fail_freq[3]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.310      ; 5.571      ;
; 0.093  ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top4|fail_freq[7]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.310      ; 5.571      ;
; 0.093  ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top4|fail_freq[8]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.310      ; 5.571      ;
; 0.093  ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top4|fail_freq[6]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.310      ; 5.571      ;
; 0.093  ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top4|fail_freq[5]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.310      ; 5.571      ;
; 0.110  ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top3|fail_freq[2]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.234      ; 5.478      ;
; 0.110  ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top3|fail_freq[8]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.234      ; 5.478      ;
; 0.110  ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top3|fail_freq[1]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.234      ; 5.478      ;
; 0.110  ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top3|fail_freq[4]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.234      ; 5.478      ;
; 0.110  ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top3|fail_freq[3]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.234      ; 5.478      ;
; 0.110  ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top3|fail_freq[6]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.234      ; 5.478      ;
; 0.110  ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top3|fail_freq[7]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.234      ; 5.478      ;
; 0.110  ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top3|fail_freq[0]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.234      ; 5.478      ;
; 0.110  ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top3|fail_freq[5]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.234      ; 5.478      ;
; 0.133  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top2|fail_freq[3]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.230      ; 5.451      ;
; 0.133  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top2|fail_freq[0]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.230      ; 5.451      ;
; 0.133  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top2|fail_freq[7]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.230      ; 5.451      ;
; 0.133  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top2|fail_freq[4]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.230      ; 5.451      ;
; 0.133  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top2|fail_freq[1]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.230      ; 5.451      ;
; 0.133  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top2|fail_freq[2]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.230      ; 5.451      ;
; 0.133  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top2|fail_freq[8]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.230      ; 5.451      ;
; 0.133  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top2|fail_freq[6]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.230      ; 5.451      ;
; 0.133  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top2|fail_freq[5]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.230      ; 5.451      ;
; 0.143  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top2|fail_freq[3]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.230      ; 5.441      ;
; 0.143  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top2|fail_freq[0]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.230      ; 5.441      ;
; 0.143  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top2|fail_freq[7]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.230      ; 5.441      ;
; 0.143  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top2|fail_freq[4]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.230      ; 5.441      ;
; 0.143  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top2|fail_freq[1]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.230      ; 5.441      ;
; 0.143  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top2|fail_freq[2]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.230      ; 5.441      ;
; 0.143  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top2|fail_freq[8]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.230      ; 5.441      ;
; 0.143  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top2|fail_freq[6]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.230      ; 5.441      ;
; 0.143  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top2|fail_freq[5]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.230      ; 5.441      ;
; 0.200  ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top1|fail_freq[0]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.269      ; 5.423      ;
; 0.200  ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top1|fail_freq[6]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.269      ; 5.423      ;
; 0.200  ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top1|fail_freq[4]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.269      ; 5.423      ;
; 0.200  ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top1|fail_freq[3]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.269      ; 5.423      ;
; 0.200  ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top1|fail_freq[2]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.269      ; 5.423      ;
; 0.200  ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top1|fail_freq[1]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.269      ; 5.423      ;
; 0.200  ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top1|fail_freq[8]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.269      ; 5.423      ;
; 0.200  ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top1|fail_freq[7]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.269      ; 5.423      ;
; 0.200  ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error                                                                                             ; ram_top:ram_top1|fail_freq[5]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.269      ; 5.423      ;
; 0.211  ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top4|fail_freq[0]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.310      ; 5.453      ;
; 0.211  ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top4|fail_freq[1]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.310      ; 5.453      ;
; 0.211  ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top4|fail_freq[4]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.310      ; 5.453      ;
; 0.211  ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top4|fail_freq[2]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.310      ; 5.453      ;
; 0.211  ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top4|fail_freq[3]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.310      ; 5.453      ;
; 0.211  ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top4|fail_freq[7]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.310      ; 5.453      ;
; 0.211  ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top4|fail_freq[8]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.310      ; 5.453      ;
; 0.211  ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top4|fail_freq[6]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.310      ; 5.453      ;
; 0.211  ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error                                                                                             ; ram_top:ram_top4|fail_freq[5]                                                                                ; clk_slow_even ; CLOCK_50    ; 3.335        ; 2.310      ; 5.453      ;
; 0.342  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error                                                                                              ; ram_top:ram_top2|fail_freq[3]                                                                                ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 2.274      ; 3.620      ;
; 0.342  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error                                                                                              ; ram_top:ram_top2|fail_freq[0]                                                                                ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 2.274      ; 3.620      ;
; 0.342  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error                                                                                              ; ram_top:ram_top2|fail_freq[7]                                                                                ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 2.274      ; 3.620      ;
; 0.342  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error                                                                                              ; ram_top:ram_top2|fail_freq[4]                                                                                ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 2.274      ; 3.620      ;
; 0.342  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error                                                                                              ; ram_top:ram_top2|fail_freq[1]                                                                                ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 2.274      ; 3.620      ;
; 0.342  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error                                                                                              ; ram_top:ram_top2|fail_freq[2]                                                                                ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 2.274      ; 3.620      ;
; 0.342  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error                                                                                              ; ram_top:ram_top2|fail_freq[8]                                                                                ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 2.274      ; 3.620      ;
; 0.342  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error                                                                                              ; ram_top:ram_top2|fail_freq[6]                                                                                ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 2.274      ; 3.620      ;
; 0.342  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error                                                                                              ; ram_top:ram_top2|fail_freq[5]                                                                                ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 2.274      ; 3.620      ;
; 0.528  ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error                                                                                              ; ram_top:ram_top4|fail_freq[0]                                                                                ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 2.286      ; 3.446      ;
; 0.528  ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error                                                                                              ; ram_top:ram_top4|fail_freq[1]                                                                                ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 2.286      ; 3.446      ;
; 0.528  ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error                                                                                              ; ram_top:ram_top4|fail_freq[4]                                                                                ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 2.286      ; 3.446      ;
; 0.528  ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error                                                                                              ; ram_top:ram_top4|fail_freq[2]                                                                                ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 2.286      ; 3.446      ;
; 0.528  ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error                                                                                              ; ram_top:ram_top4|fail_freq[3]                                                                                ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 2.286      ; 3.446      ;
; 0.528  ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error                                                                                              ; ram_top:ram_top4|fail_freq[7]                                                                                ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 2.286      ; 3.446      ;
; 0.528  ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error                                                                                              ; ram_top:ram_top4|fail_freq[8]                                                                                ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 2.286      ; 3.446      ;
; 0.528  ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error                                                                                              ; ram_top:ram_top4|fail_freq[6]                                                                                ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 2.286      ; 3.446      ;
; 0.528  ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error                                                                                              ; ram_top:ram_top4|fail_freq[5]                                                                                ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 2.286      ; 3.446      ;
; 0.558  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error                                                                                              ; ram_top:ram_top2|fail_freq[3]                                                                                ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 2.274      ; 3.404      ;
; 0.558  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error                                                                                              ; ram_top:ram_top2|fail_freq[0]                                                                                ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 2.274      ; 3.404      ;
; 0.558  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error                                                                                              ; ram_top:ram_top2|fail_freq[7]                                                                                ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 2.274      ; 3.404      ;
; 0.558  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error                                                                                              ; ram_top:ram_top2|fail_freq[4]                                                                                ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 2.274      ; 3.404      ;
; 0.558  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error                                                                                              ; ram_top:ram_top2|fail_freq[1]                                                                                ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 2.274      ; 3.404      ;
; 0.558  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error                                                                                              ; ram_top:ram_top2|fail_freq[2]                                                                                ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 2.274      ; 3.404      ;
; 0.558  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error                                                                                              ; ram_top:ram_top2|fail_freq[8]                                                                                ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 2.274      ; 3.404      ;
; 0.558  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error                                                                                              ; ram_top:ram_top2|fail_freq[6]                                                                                ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 2.274      ; 3.404      ;
; 0.558  ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error                                                                                              ; ram_top:ram_top2|fail_freq[5]                                                                                ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 2.274      ; 3.404      ;
; 0.633  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|altsyncram:altsyncram4|altsyncram_5lv:auto_generated|ram_block1a0~porta_we_reg ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF ; CLOCK_50      ; CLOCK_50    ; 5.000        ; -0.489     ; 5.925      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_slow_odd'                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.607 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                        ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[3]                         ; clk_fast     ; clk_slow_odd ; 1.666        ; -0.171     ; 0.907      ;
; 0.608 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                        ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[4]                         ; clk_fast     ; clk_slow_odd ; 1.666        ; -0.171     ; 0.906      ;
; 0.609 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                        ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[4]                         ; clk_fast     ; clk_slow_odd ; 1.666        ; -0.171     ; 0.905      ;
; 0.634 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                        ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[3]                         ; clk_fast     ; clk_slow_odd ; 1.666        ; -0.171     ; 0.880      ;
; 0.639 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                        ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[4]                         ; clk_fast     ; clk_slow_odd ; 1.666        ; -0.169     ; 0.877      ;
; 0.781 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                        ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[3]                         ; clk_fast     ; clk_slow_odd ; 1.666        ; -0.170     ; 0.734      ;
; 0.782 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                        ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[3]                         ; clk_fast     ; clk_slow_odd ; 1.666        ; -0.171     ; 0.732      ;
; 0.784 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                        ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[4]                         ; clk_fast     ; clk_slow_odd ; 1.666        ; -0.171     ; 0.730      ;
; 0.976 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error   ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.077     ; 2.299      ;
; 1.045 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error   ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.077     ; 2.230      ;
; 1.109 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error   ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.077     ; 2.166      ;
; 1.155 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error   ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.077     ; 2.120      ;
; 1.207 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[1] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.076     ; 2.069      ;
; 1.361 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[1] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.062     ; 1.929      ;
; 1.436 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error   ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.084     ; 1.832      ;
; 1.489 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[4]                         ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[2] ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.072     ; 1.791      ;
; 1.511 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[3]                         ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[1] ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.076     ; 1.765      ;
; 1.544 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error   ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.084     ; 1.724      ;
; 1.586 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[2] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.092     ; 1.674      ;
; 1.604 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[2] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.065     ; 1.683      ;
; 1.641 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error   ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.084     ; 1.627      ;
; 1.765 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error   ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.084     ; 1.503      ;
; 2.028 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[1] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.071     ; 1.253      ;
; 2.056 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[2] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.071     ; 1.225      ;
; 2.252 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error   ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.073     ; 1.027      ;
; 2.296 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error   ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.073     ; 0.983      ;
; 2.412 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error   ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.072     ; 0.868      ;
; 2.417 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[4]                         ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[2] ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.070     ; 0.865      ;
; 2.435 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error   ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.072     ; 0.845      ;
; 2.445 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[3]                         ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[1] ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.072     ; 0.835      ;
; 2.544 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error   ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.073     ; 0.735      ;
; 2.546 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error   ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.072     ; 0.734      ;
; 2.555 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[1] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.072     ; 0.725      ;
; 2.555 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[4]                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[2] ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.072     ; 0.725      ;
; 2.555 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[3]                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[1] ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.072     ; 0.725      ;
; 2.556 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[2] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.072     ; 0.724      ;
; 2.556 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[4]                         ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[2] ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.072     ; 0.724      ;
; 2.558 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[3]                         ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[1] ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.071     ; 0.723      ;
; 2.560 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error   ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.072     ; 0.720      ;
; 2.561 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error   ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.073     ; 0.718      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_slow_even'                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                    ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+
; 0.626 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                         ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[3]                         ; clk_fast      ; clk_slow_even ; 1.667        ; -0.171     ; 0.889      ;
; 0.626 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[4]                         ; clk_fast      ; clk_slow_even ; 1.667        ; -0.171     ; 0.889      ;
; 0.648 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                         ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[3]                         ; clk_fast      ; clk_slow_even ; 1.667        ; -0.173     ; 0.865      ;
; 0.650 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[3]                         ; clk_fast      ; clk_slow_even ; 1.667        ; -0.171     ; 0.865      ;
; 0.652 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                         ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[3]                         ; clk_fast      ; clk_slow_even ; 1.667        ; -0.171     ; 0.863      ;
; 0.653 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                         ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[4]                         ; clk_fast      ; clk_slow_even ; 1.667        ; -0.171     ; 0.862      ;
; 0.654 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                         ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[4]                         ; clk_fast      ; clk_slow_even ; 1.667        ; -0.170     ; 0.862      ;
; 0.784 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                         ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[4]                         ; clk_fast      ; clk_slow_even ; 1.667        ; -0.172     ; 0.730      ;
; 1.410 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[3]                         ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[1] ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.042     ; 1.900      ;
; 1.438 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[1] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.060     ; 1.854      ;
; 1.455 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[2] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.041     ; 1.856      ;
; 1.511 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error   ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.070     ; 1.771      ;
; 1.516 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[2] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.060     ; 1.776      ;
; 1.561 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[4]                         ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[2] ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.063     ; 1.728      ;
; 1.565 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[1] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.070     ; 1.717      ;
; 1.566 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[4]                         ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[2] ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.054     ; 1.732      ;
; 1.619 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error   ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.070     ; 1.663      ;
; 1.653 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[3]                         ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[1] ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.036     ; 1.663      ;
; 1.772 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error   ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.070     ; 1.510      ;
; 1.882 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[2] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.095     ; 1.375      ;
; 1.891 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error   ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.070     ; 1.391      ;
; 1.953 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[4]                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[2] ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.059     ; 1.340      ;
; 2.001 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[4]                         ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[2] ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.066     ; 1.285      ;
; 2.116 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[1] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.066     ; 1.170      ;
; 2.134 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[3]                         ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[1] ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.090     ; 1.128      ;
; 2.166 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[3]                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[1] ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.059     ; 1.127      ;
; 2.411 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error   ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.074     ; 0.867      ;
; 2.412 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error   ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.072     ; 0.868      ;
; 2.414 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error   ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.072     ; 0.866      ;
; 2.435 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error   ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.074     ; 0.843      ;
; 2.435 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error   ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.072     ; 0.845      ;
; 2.436 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error   ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.072     ; 0.844      ;
; 2.544 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error   ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.074     ; 0.734      ;
; 2.546 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error   ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.072     ; 0.734      ;
; 2.547 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error   ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.072     ; 0.733      ;
; 2.555 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[1] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.072     ; 0.725      ;
; 2.557 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[2] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.072     ; 0.723      ;
; 2.558 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error   ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.074     ; 0.720      ;
; 2.559 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error   ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.072     ; 0.721      ;
; 2.559 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error   ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.072     ; 0.721      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_slow_odd'                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.316 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                        ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[4]                         ; clk_fast     ; clk_slow_odd ; 0.000        ; 0.171      ; 0.658      ;
; 0.318 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                        ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[3]                         ; clk_fast     ; clk_slow_odd ; 0.000        ; 0.171      ; 0.660      ;
; 0.320 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                        ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[3]                         ; clk_fast     ; clk_slow_odd ; 0.000        ; 0.170      ; 0.661      ;
; 0.380 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[2] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.072      ; 0.623      ;
; 0.380 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[4]                         ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[2] ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.072      ; 0.623      ;
; 0.380 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[3]                         ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[1] ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.071      ; 0.622      ;
; 0.381 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[1] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.072      ; 0.624      ;
; 0.381 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[4]                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[2] ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.072      ; 0.624      ;
; 0.381 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[3]                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[1] ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.072      ; 0.624      ;
; 0.387 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error   ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.072      ; 0.630      ;
; 0.387 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error   ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.073      ; 0.631      ;
; 0.401 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error   ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.073      ; 0.645      ;
; 0.403 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error   ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.072      ; 0.646      ;
; 0.428 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                        ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[3]                         ; clk_fast     ; clk_slow_odd ; 0.000        ; 0.171      ; 0.770      ;
; 0.469 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                        ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[4]                         ; clk_fast     ; clk_slow_odd ; 0.000        ; 0.171      ; 0.811      ;
; 0.470 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                        ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[4]                         ; clk_fast     ; clk_slow_odd ; 0.000        ; 0.171      ; 0.812      ;
; 0.471 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                        ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[3]                         ; clk_fast     ; clk_slow_odd ; 0.000        ; 0.171      ; 0.813      ;
; 0.480 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                        ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[4]                         ; clk_fast     ; clk_slow_odd ; 0.000        ; 0.172      ; 0.823      ;
; 0.492 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[3]                         ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[1] ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.072      ; 0.735      ;
; 0.502 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error   ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.072      ; 0.745      ;
; 0.516 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error   ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.072      ; 0.759      ;
; 0.555 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[4]                         ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[2] ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.074      ; 0.800      ;
; 0.614 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error   ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.073      ; 0.858      ;
; 0.630 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error   ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.073      ; 0.874      ;
; 0.809 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[2] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.072      ; 1.052      ;
; 0.833 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[1] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.072      ; 1.076      ;
; 1.180 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error   ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.058      ; 1.409      ;
; 1.290 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[2] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.051      ; 1.512      ;
; 1.318 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error   ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.058      ; 1.547      ;
; 1.339 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[2] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.080      ; 1.590      ;
; 1.345 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error   ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.058      ; 1.574      ;
; 1.424 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[4]                         ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[2] ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.111      ; 1.706      ;
; 1.436 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[3]                         ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[1] ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.067      ; 1.674      ;
; 1.457 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error   ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.058      ; 1.686      ;
; 1.491 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[1] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.122      ; 1.784      ;
; 1.602 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error   ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.106      ; 1.879      ;
; 1.689 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[1] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.066      ; 1.926      ;
; 1.715 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error   ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.106      ; 1.992      ;
; 1.798 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error   ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.106      ; 2.075      ;
; 1.922 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error   ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.106      ; 2.199      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_slow_even'                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                    ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+
; 0.317 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                         ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[4]                         ; clk_fast      ; clk_slow_even ; 0.001        ; 0.170      ; 0.659      ;
; 0.379 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[2] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.072      ; 0.622      ;
; 0.381 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[1] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.072      ; 0.624      ;
; 0.385 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error   ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.074      ; 0.630      ;
; 0.387 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error   ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.072      ; 0.630      ;
; 0.387 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error   ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.072      ; 0.630      ;
; 0.401 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error   ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.074      ; 0.646      ;
; 0.404 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error   ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error   ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.072      ; 0.647      ;
; 0.461 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                         ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[4]                         ; clk_fast      ; clk_slow_even ; 0.001        ; 0.172      ; 0.805      ;
; 0.464 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                         ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[3]                         ; clk_fast      ; clk_slow_even ; 0.001        ; 0.170      ; 0.806      ;
; 0.470 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                         ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[4]                         ; clk_fast      ; clk_slow_even ; 0.001        ; 0.171      ; 0.813      ;
; 0.473 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[3]                         ; clk_fast      ; clk_slow_even ; 0.001        ; 0.170      ; 0.815      ;
; 0.476 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                         ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[3]                         ; clk_fast      ; clk_slow_even ; 0.001        ; 0.167      ; 0.815      ;
; 0.492 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[4]                         ; clk_fast      ; clk_slow_even ; 0.001        ; 0.170      ; 0.834      ;
; 0.494 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                         ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[3]                         ; clk_fast      ; clk_slow_even ; 0.001        ; 0.171      ; 0.837      ;
; 0.498 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error   ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.074      ; 0.743      ;
; 0.501 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error   ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.072      ; 0.744      ;
; 0.502 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error   ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.072      ; 0.745      ;
; 0.514 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error   ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.074      ; 0.759      ;
; 0.514 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error   ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.072      ; 0.757      ;
; 0.516 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error   ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.072      ; 0.759      ;
; 0.800 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[3]                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[1] ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.084      ; 1.055      ;
; 0.832 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[3]                         ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[1] ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.052      ; 1.055      ;
; 0.857 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[1] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.082      ; 1.110      ;
; 0.909 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[4]                         ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[2] ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.079      ; 1.159      ;
; 1.029 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error   ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.078      ; 1.278      ;
; 1.034 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[4]                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[2] ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.084      ; 1.289      ;
; 1.066 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[2] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.049      ; 1.286      ;
; 1.172 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error   ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.078      ; 1.421      ;
; 1.223 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error   ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.078      ; 1.472      ;
; 1.270 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[3]                         ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[1] ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.107      ; 1.548      ;
; 1.317 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[4]                         ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[2] ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.121      ; 1.609      ;
; 1.332 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[1] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.113      ; 1.616      ;
; 1.335 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error   ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.078      ; 1.584      ;
; 1.363 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[2] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.126      ; 1.660      ;
; 1.363 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[4]                         ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[2] ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.090      ; 1.624      ;
; 1.434 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[1] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.126      ; 1.731      ;
; 1.456 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[3]                         ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[1] ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.104      ; 1.731      ;
; 1.473 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[2] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.106      ; 1.750      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_fast'                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                            ; To Node                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.335 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|address[9]                                                                                                           ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_fast     ; clk_fast    ; 0.000        ; 0.401      ; 0.937      ;
; 0.351 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|address[9]                                                                                                           ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_fast     ; clk_fast    ; 0.000        ; 0.388      ; 0.940      ;
; 0.365 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|address[9]                                                                                                           ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|address[9]                                                                                                                 ; clk_fast     ; clk_fast    ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[9]                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[9]                                                                                                                 ; clk_fast     ; clk_fast    ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|address[9]                                                                                                           ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|address[9]                                                                                                                 ; clk_fast     ; clk_fast    ; 0.000        ; 0.072      ; 0.608      ;
; 0.366 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|address[9]                                                                                                           ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|address[9]                                                                                                                 ; clk_fast     ; clk_fast    ; 0.000        ; 0.071      ; 0.608      ;
; 0.375 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[9]                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_fast     ; clk_fast    ; 0.000        ; 0.388      ; 0.964      ;
; 0.378 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|address[9]                                                                                                           ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_fast     ; clk_fast    ; 0.000        ; 0.389      ; 0.968      ;
; 0.867 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[4]                    ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                                                                                                         ; clk_fast     ; clk_fast    ; 0.000        ; -0.208     ; 0.830      ;
; 0.871 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[4]                    ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                                                                                                         ; clk_fast     ; clk_fast    ; 0.000        ; -0.208     ; 0.834      ;
; 0.885 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[3]                    ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                                                                                                         ; clk_fast     ; clk_fast    ; 0.000        ; -0.208     ; 0.848      ;
; 0.888 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[3]                    ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                                                                                                         ; clk_fast     ; clk_fast    ; 0.000        ; -0.208     ; 0.851      ;
; 0.902 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[3]                    ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                                                                                                         ; clk_fast     ; clk_fast    ; 0.000        ; -0.222     ; 0.851      ;
; 1.112 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[3]                    ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                                                                                                         ; clk_fast     ; clk_fast    ; 0.000        ; -0.205     ; 1.078      ;
; 1.139 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[4]                    ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                                                                                                         ; clk_fast     ; clk_fast    ; 0.000        ; -0.208     ; 1.102      ;
; 1.302 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[4]                    ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                                                                                                         ; clk_fast     ; clk_fast    ; 0.000        ; -0.208     ; 1.265      ;
; 2.483 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[7]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[6]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[5]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[4]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[3]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[2]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[1]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[0]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[7]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[6]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[5]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[4]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[3]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[2]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[1]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[0]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[7]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[6]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[5]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[4]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[3]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[2]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[1]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[0]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[7]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[6]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[5]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[4]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[3]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[2]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[1]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[0]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.006      ; 2.657      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                           ; To Node                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.354 ; ram_top:ram_top2|state[1]                                                                                                                                           ; ram_top:ram_top2|state[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ram_top:ram_top2|counter_reset                                                                                                                                      ; ram_top:ram_top2|counter_reset                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C4_data_state                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C4_data_state                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C1_data_state                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C1_data_state                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C3_data_state                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C3_data_state                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C2_data_state                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C2_data_state                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C0_data_state                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C0_data_state                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; pll:pll1|M[4]                                                                                                                                                       ; pll:pll1|M[4]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; pll:pll1|M[2]                                                                                                                                                       ; pll:pll1|M[2]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state                                       ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                           ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; pll:pll1|state[4]                                                                                                                                                   ; pll:pll1|state[4]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ram_top:ram_top3|state[1]                                                                                                                                           ; ram_top:ram_top3|state[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ram_top:ram_top3|counter_reset                                                                                                                                      ; ram_top:ram_top3|counter_reset                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                           ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; pll:pll1|M[0]                                                                                                                                                       ; pll:pll1|M[0]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; pll:pll1|state[5]                                                                                                                                                   ; pll:pll1|state[5]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state                                              ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state                                           ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ram_top:ram_top1|state[0]                                                                                                                                           ; ram_top:ram_top1|state[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ram_top:ram_top1|counter_reset                                                                                                                                      ; ram_top:ram_top1|counter_reset                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ram_top:ram_top1|state[1]                                                                                                                                           ; ram_top:ram_top1|state[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ram_top:ram_top3|state[0]                                                                                                                                           ; ram_top:ram_top3|state[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ram_top:ram_top4|state[0]                                                                                                                                           ; ram_top:ram_top4|state[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ram_top:ram_top2|state[0]                                                                                                                                           ; ram_top:ram_top2|state[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.357 ; ram_top:ram_top4|counter_reset                                                                                                                                      ; ram_top:ram_top4|counter_reset                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; ram_top:ram_top4|state[1]                                                                                                                                           ; ram_top:ram_top4|state[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.597      ;
; 0.388 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr13|cntr_3kj:auto_generated|counter_reg_bit[5] ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr13|cntr_3kj:auto_generated|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.629      ;
; 0.388 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr3|cntr_2kj:auto_generated|counter_reg_bit[4]  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr3|cntr_2kj:auto_generated|counter_reg_bit[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.630      ;
; 0.389 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[4] ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.630      ;
; 0.393 ; ram_top:ram_top1|counter_2[5]                                                                                                                                       ; ram_top:ram_top1|counter_2[5]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.634      ;
; 0.395 ; ram_top:ram_top3|counter_2[5]                                                                                                                                       ; ram_top:ram_top3|counter_2[5]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.636      ;
; 0.397 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg3[0]                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg4[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.639      ;
; 0.399 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg12[0]                                                ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg13[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg0[0]                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg1[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.641      ;
; 0.401 ; ram_top:ram_top1|counter[19]                                                                                                                                        ; ram_top:ram_top1|counter[19]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.643      ;
; 0.401 ; ram_top:ram_top3|counter[19]                                                                                                                                        ; ram_top:ram_top3|counter[19]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.643      ;
; 0.401 ; ram_top:ram_top2|counter_2[5]                                                                                                                                       ; ram_top:ram_top2|counter_2[5]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.642      ;
; 0.401 ; ram_top:ram_top2|counter[19]                                                                                                                                        ; ram_top:ram_top2|counter[19]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.643      ;
; 0.403 ; ram_top:ram_top4|counter_2[5]                                                                                                                                       ; ram_top:ram_top4|counter_2[5]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.643      ;
; 0.403 ; ram_top:ram_top4|counter[19]                                                                                                                                        ; ram_top:ram_top4|counter[19]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.643      ;
; 0.404 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C2_data_state                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C1_ena_state                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.646      ;
; 0.405 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|configupdate_state                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|configupdate2_state                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.646      ;
; 0.410 ; ram_top:ram_top4|state[1]                                                                                                                                           ; ram_top:ram_top4|counter_reset                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.650      ;
; 0.417 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state                                        ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|tmp_seq_ena_state                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.659      ;
; 0.418 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C2_ena_state                                                  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C2_data_state                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; ram_top:ram_top3|state[0]                                                                                                                                           ; ram_top:ram_top3|capture_errors                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.659      ;
; 0.423 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C4_data_state                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C3_ena_state                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.665      ;
; 0.423 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state                                       ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.665      ;
; 0.424 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C4_data_state                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.666      ;
; 0.425 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C4_ena_state                                                  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C4_data_state                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.667      ;
; 0.433 ; ram_top:ram_top3|state[0]                                                                                                                                           ; ram_top:ram_top3|pause_counter                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.674      ;
; 0.433 ; ram_top:ram_top3|state[0]                                                                                                                                           ; ram_top:ram_top3|next_frequency~reg0                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.674      ;
; 0.437 ; ram_top:ram_top2|state[0]                                                                                                                                           ; ram_top:ram_top2|capture_errors                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.678      ;
; 0.450 ; ram_top:ram_top2|state[0]                                                                                                                                           ; ram_top:ram_top2|pause_counter                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.691      ;
; 0.454 ; ram_top:ram_top2|state[0]                                                                                                                                           ; ram_top:ram_top2|next_frequency~reg0                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.695      ;
; 0.468 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state                                           ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg16[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.709      ;
; 0.469 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state                                           ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg14[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.710      ;
; 0.471 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state                                           ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg12[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.712      ;
; 0.471 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state                                           ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg11[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.712      ;
; 0.473 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state                                           ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg9[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.714      ;
; 0.476 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state                                           ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg17[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.717      ;
; 0.476 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state                                           ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg10[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.717      ;
; 0.508 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data14[0]                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg3[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.750      ;
; 0.508 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data17[0]                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg0[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.750      ;
; 0.509 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data11[0]                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg6[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.751      ;
; 0.509 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data15[0]                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg2[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.751      ;
; 0.509 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg8[0]                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg9[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.750      ;
; 0.511 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg14[0]                                                ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg15[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.752      ;
; 0.511 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data12[0]                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg5[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.753      ;
; 0.511 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg13[0]                                                ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg14[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.752      ;
; 0.513 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C0_data_state                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|tmp_seq_ena_state                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.755      ;
; 0.518 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C1_data_state                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C0_ena_state                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.760      ;
; 0.525 ; ram_top:ram_top1|state[0]                                                                                                                                           ; ram_top:ram_top1|capture_errors                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.766      ;
; 0.538 ; ram_top:ram_top4|state[0]                                                                                                                                           ; ram_top:ram_top4|pause_counter                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.779      ;
; 0.538 ; ram_top:ram_top4|state[0]                                                                                                                                           ; ram_top:ram_top4|next_frequency~reg0                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.779      ;
; 0.544 ; ram_top:ram_top1|state[0]                                                                                                                                           ; ram_top:ram_top1|next_frequency~reg0                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.785      ;
; 0.551 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|tmp_seq_ena_state                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.793      ;
; 0.563 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state                                              ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg13[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.804      ;
; 0.565 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state                                              ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg10[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.806      ;
; 0.566 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state                                              ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg16[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.807      ;
; 0.567 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C0_ena_state                                                  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C0_data_state                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.809      ;
; 0.569 ; ram_top:ram_top4|state[0]                                                                                                                                           ; ram_top:ram_top4|capture_errors                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.810      ;
; 0.576 ; pll:pll1|M[6]                                                                                                                                                       ; pll:pll1|data_in_sig[6]                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.816      ;
; 0.582 ; ram_top:ram_top3|counter_2[1]                                                                                                                                       ; ram_top:ram_top3|counter_2[1]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.823      ;
; 0.583 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data10[0]                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg7[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.825      ;
; 0.583 ; ram_top:ram_top1|counter_2[2]                                                                                                                                       ; ram_top:ram_top1|counter_2[2]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.824      ;
; 0.583 ; ram_top:ram_top1|counter_2[4]                                                                                                                                       ; ram_top:ram_top1|counter_2[4]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.824      ;
; 0.583 ; ram_top:ram_top3|counter_2[2]                                                                                                                                       ; ram_top:ram_top3|counter_2[2]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.824      ;
; 0.583 ; ram_top:ram_top4|counter_2[3]                                                                                                                                       ; ram_top:ram_top4|counter_2[3]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.823      ;
; 0.583 ; ram_top:ram_top2|counter_2[2]                                                                                                                                       ; ram_top:ram_top2|counter_2[2]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.824      ;
; 0.583 ; ram_top:ram_top2|counter_2[4]                                                                                                                                       ; ram_top:ram_top2|counter_2[4]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.824      ;
; 0.585 ; ram_top:ram_top1|counter_2[3]                                                                                                                                       ; ram_top:ram_top1|counter_2[3]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.826      ;
; 0.585 ; ram_top:ram_top4|counter_2[1]                                                                                                                                       ; ram_top:ram_top4|counter_2[1]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.825      ;
; 0.585 ; ram_top:ram_top2|counter_2[3]                                                                                                                                       ; ram_top:ram_top2|counter_2[3]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.826      ;
; 0.586 ; pll:pll1|M[8]                                                                                                                                                       ; pll:pll1|frequency[8]                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.826      ;
; 0.586 ; ram_top:ram_top1|counter_2[1]                                                                                                                                       ; ram_top:ram_top1|counter_2[1]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.827      ;
; 0.586 ; ram_top:ram_top3|counter_2[3]                                                                                                                                       ; ram_top:ram_top3|counter_2[3]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.827      ;
; 0.586 ; ram_top:ram_top2|counter_2[1]                                                                                                                                       ; ram_top:ram_top2|counter_2[1]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.827      ;
; 0.586 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg5[0]                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg6[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.828      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                     ;
+--------+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.612 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data7[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.343      ;
; 15.612 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.343      ;
; 15.612 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.343      ;
; 15.612 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.343      ;
; 15.612 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.343      ;
; 15.612 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.343      ;
; 15.612 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.343      ;
; 15.612 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.343      ;
; 15.630 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg7[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.326      ;
; 15.630 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data10[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.326      ;
; 15.630 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.326      ;
; 15.630 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.326      ;
; 15.630 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reset_state                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.326      ;
; 15.630 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.326      ;
; 15.630 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_init_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.326      ;
; 15.630 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.326      ;
; 15.652 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.284      ;
; 15.652 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.284      ;
; 15.689 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg17[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.267      ;
; 15.689 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg16[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.267      ;
; 15.689 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg15[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.267      ;
; 15.689 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg14[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.267      ;
; 15.689 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg13[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.267      ;
; 15.689 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg12[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.267      ;
; 15.689 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg11[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.267      ;
; 15.689 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg10[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.267      ;
; 15.689 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg9[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.267      ;
; 15.689 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg8[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.267      ;
; 15.689 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data16[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.267      ;
; 15.689 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data9[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.267      ;
; 15.689 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data8[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.267      ;
; 15.689 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.267      ;
; 15.689 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.267      ;
; 15.701 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data7[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.254      ;
; 15.701 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.254      ;
; 15.701 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.254      ;
; 15.701 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.254      ;
; 15.701 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.254      ;
; 15.701 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.254      ;
; 15.701 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.254      ;
; 15.701 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.254      ;
; 15.719 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg7[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.237      ;
; 15.719 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data10[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.237      ;
; 15.719 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.237      ;
; 15.719 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.237      ;
; 15.719 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reset_state                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.237      ;
; 15.719 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.237      ;
; 15.719 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_init_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.237      ;
; 15.719 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.237      ;
; 15.741 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.195      ;
; 15.741 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.195      ;
; 15.778 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg17[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.178      ;
; 15.778 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg16[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.178      ;
; 15.778 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg15[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.178      ;
; 15.778 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg14[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.178      ;
; 15.778 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg13[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.178      ;
; 15.778 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg12[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.178      ;
; 15.778 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg11[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.178      ;
; 15.778 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg10[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.178      ;
; 15.778 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg9[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.178      ;
; 15.778 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg8[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.178      ;
; 15.778 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data16[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.178      ;
; 15.778 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data9[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.178      ;
; 15.778 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data8[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.178      ;
; 15.778 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.178      ;
; 15.778 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.178      ;
; 15.932 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_state           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.031      ;
; 15.932 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.031      ;
; 15.932 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.031      ;
; 15.932 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.031      ;
; 15.932 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.031      ;
; 15.932 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.031      ;
; 15.932 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.031      ;
; 16.004 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data7[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.944      ;
; 16.004 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.944      ;
; 16.004 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.944      ;
; 16.004 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.944      ;
; 16.004 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.944      ;
; 16.004 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.944      ;
; 16.004 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.944      ;
; 16.004 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.944      ;
; 16.021 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_state           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.942      ;
; 16.021 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.942      ;
; 16.021 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.942      ;
; 16.021 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.942      ;
; 16.021 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.942      ;
; 16.021 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.942      ;
; 16.021 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.942      ;
; 16.022 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg7[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.927      ;
; 16.022 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data10[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.927      ;
; 16.022 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.927      ;
; 16.022 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.927      ;
; 16.022 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reset_state                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.927      ;
; 16.022 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.927      ;
; 16.022 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_init_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.927      ;
; 16.022 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.927      ;
; 16.044 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.885      ;
; 16.044 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 3.885      ;
; 16.081 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg17[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.868      ;
; 16.081 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg16[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 3.868      ;
+--------+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                     ;
+-------+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.646 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg6[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.894      ;
; 2.646 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg5[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.894      ;
; 2.646 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg4[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.894      ;
; 2.646 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg3[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.894      ;
; 2.646 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg2[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.894      ;
; 2.646 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg1[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.894      ;
; 2.646 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg0[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.894      ;
; 2.646 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data17[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.894      ;
; 2.646 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data15[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.894      ;
; 2.646 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data14[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.894      ;
; 2.646 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data12[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.894      ;
; 2.646 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data13[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.894      ;
; 2.646 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data11[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.894      ;
; 2.851 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg6[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.094      ;
; 2.851 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg5[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.094      ;
; 2.851 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg4[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.094      ;
; 2.851 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg3[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.094      ;
; 2.851 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg2[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.094      ;
; 2.851 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg1[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.094      ;
; 2.851 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg0[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.094      ;
; 2.851 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data17[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.094      ;
; 2.851 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data15[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.094      ;
; 2.851 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data14[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.094      ;
; 2.851 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data12[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.094      ;
; 2.851 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data13[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.094      ;
; 2.851 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data11[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 3.094      ;
; 2.915 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_state           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.169      ;
; 2.915 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.169      ;
; 2.915 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.169      ;
; 2.915 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.169      ;
; 2.915 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.169      ;
; 2.915 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.169      ;
; 2.915 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.169      ;
; 3.107 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.376      ;
; 3.107 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.376      ;
; 3.120 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_state           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.369      ;
; 3.120 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.369      ;
; 3.120 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.369      ;
; 3.120 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.369      ;
; 3.120 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.369      ;
; 3.120 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.369      ;
; 3.120 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.369      ;
; 3.121 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg6[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.371      ;
; 3.121 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg5[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.371      ;
; 3.121 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg4[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.371      ;
; 3.121 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg3[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.371      ;
; 3.121 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg2[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.371      ;
; 3.121 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg1[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.371      ;
; 3.121 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg0[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.371      ;
; 3.121 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data17[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.371      ;
; 3.121 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data15[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.371      ;
; 3.121 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data14[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.371      ;
; 3.121 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data12[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.371      ;
; 3.121 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data13[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.371      ;
; 3.121 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data11[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.371      ;
; 3.130 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg17[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.376      ;
; 3.130 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg16[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.376      ;
; 3.130 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg15[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.376      ;
; 3.130 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg14[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.376      ;
; 3.130 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg13[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.376      ;
; 3.130 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg12[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.376      ;
; 3.130 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg11[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.376      ;
; 3.130 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg10[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.376      ;
; 3.130 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg9[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.376      ;
; 3.130 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg8[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.376      ;
; 3.130 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data16[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.376      ;
; 3.130 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data9[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.376      ;
; 3.130 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data8[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.376      ;
; 3.130 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.376      ;
; 3.130 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 3.376      ;
; 3.155 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg6[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 3.406      ;
; 3.155 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg5[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 3.406      ;
; 3.155 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg4[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 3.406      ;
; 3.155 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg3[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 3.406      ;
; 3.155 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg2[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 3.406      ;
; 3.155 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg1[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 3.406      ;
; 3.155 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg0[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 3.406      ;
; 3.155 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data17[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 3.406      ;
; 3.155 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data15[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 3.406      ;
; 3.155 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data14[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 3.406      ;
; 3.155 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data12[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 3.406      ;
; 3.155 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data13[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 3.406      ;
; 3.155 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data11[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 3.406      ;
; 3.183 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg7[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 3.430      ;
; 3.183 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data10[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 3.430      ;
; 3.183 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 3.430      ;
; 3.183 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 3.430      ;
; 3.183 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reset_state                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 3.430      ;
; 3.183 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 3.430      ;
; 3.183 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_init_state        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 3.430      ;
; 3.183 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 3.430      ;
; 3.203 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data7[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.448      ;
; 3.203 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.448      ;
; 3.203 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.448      ;
; 3.203 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.448      ;
; 3.203 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.448      ;
; 3.203 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.448      ;
; 3.203 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.448      ;
; 3.203 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.448      ;
; 3.312 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 3.576      ;
+-------+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 16
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 4.741 ns




+---------------------------------------+
; Fast 1200mV 0C Model Setup Summary    ;
+---------------+-------+---------------+
; Clock         ; Slack ; End Point TNS ;
+---------------+-------+---------------+
; clk_fast      ; 0.362 ; 0.000         ;
; clk_slow_even ; 1.090 ; 0.000         ;
; clk_slow_odd  ; 1.100 ; 0.000         ;
; CLOCK_50      ; 1.153 ; 0.000         ;
+---------------+-------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Hold Summary     ;
+---------------+-------+---------------+
; Clock         ; Slack ; End Point TNS ;
+---------------+-------+---------------+
; clk_fast      ; 0.135 ; 0.000         ;
; clk_slow_even ; 0.137 ; 0.000         ;
; clk_slow_odd  ; 0.137 ; 0.000         ;
; CLOCK_50      ; 0.182 ; 0.000         ;
+---------------+-------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; CLOCK_50 ; 17.544 ; 0.000             ;
+----------+--------+-------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLOCK_50 ; 1.362 ; 0.000             ;
+----------+-------+-------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------+--------+-------------------------+
; Clock         ; Slack  ; End Point TNS           ;
+---------------+--------+-------------------------+
; clk_fast      ; -0.334 ; -18.704                 ;
; clk_slow_even ; 1.333  ; 0.000                   ;
; clk_slow_odd  ; 1.333  ; 0.000                   ;
; CLOCK_50      ; 4.391  ; 0.000                   ;
+---------------+--------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_fast'                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                            ; To Node                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.362 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[7]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.047     ; 1.232      ;
; 0.362 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[6]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.047     ; 1.232      ;
; 0.362 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[5]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.047     ; 1.232      ;
; 0.362 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[4]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.047     ; 1.232      ;
; 0.362 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[3]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.047     ; 1.232      ;
; 0.362 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[2]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.047     ; 1.232      ;
; 0.362 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[1]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.047     ; 1.232      ;
; 0.362 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[0]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.047     ; 1.232      ;
; 0.362 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[7]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.047     ; 1.232      ;
; 0.362 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[6]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.047     ; 1.232      ;
; 0.362 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[5]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.047     ; 1.232      ;
; 0.362 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[4]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.047     ; 1.232      ;
; 0.362 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[3]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.047     ; 1.232      ;
; 0.362 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[2]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.047     ; 1.232      ;
; 0.362 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[1]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.047     ; 1.232      ;
; 0.362 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[0]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.047     ; 1.232      ;
; 0.362 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[7]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.047     ; 1.232      ;
; 0.362 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[6]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.047     ; 1.232      ;
; 0.362 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[5]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.047     ; 1.232      ;
; 0.362 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[4]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.047     ; 1.232      ;
; 0.362 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[3]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.047     ; 1.232      ;
; 0.362 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[2]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.047     ; 1.232      ;
; 0.362 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[1]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.047     ; 1.232      ;
; 0.362 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[0]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.047     ; 1.232      ;
; 0.362 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[7]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.047     ; 1.232      ;
; 0.362 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[6]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.047     ; 1.232      ;
; 0.362 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[5]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.047     ; 1.232      ;
; 0.362 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[4]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.047     ; 1.232      ;
; 0.362 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[3]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.047     ; 1.232      ;
; 0.362 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[2]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.047     ; 1.232      ;
; 0.362 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[1]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.047     ; 1.232      ;
; 0.362 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[0]                          ; clk_fast     ; clk_fast    ; 1.666        ; -0.047     ; 1.232      ;
; 0.746 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[4]                    ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                                                                                                         ; clk_fast     ; clk_fast    ; 1.666        ; -0.203     ; 0.724      ;
; 0.795 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[4]                    ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                                                                                                         ; clk_fast     ; clk_fast    ; 1.666        ; -0.203     ; 0.675      ;
; 0.811 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[3]                    ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                                                                                                         ; clk_fast     ; clk_fast    ; 1.666        ; -0.201     ; 0.661      ;
; 0.946 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[3]                    ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                                                                                                         ; clk_fast     ; clk_fast    ; 1.666        ; -0.216     ; 0.511      ;
; 0.958 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[3]                    ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                                                                                                         ; clk_fast     ; clk_fast    ; 1.666        ; -0.204     ; 0.511      ;
; 0.961 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[3]                    ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                                                                                                         ; clk_fast     ; clk_fast    ; 1.666        ; -0.204     ; 0.508      ;
; 0.966 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[4]                    ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                                                                                                         ; clk_fast     ; clk_fast    ; 1.666        ; -0.204     ; 0.503      ;
; 0.970 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[4]                    ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                                                                                                         ; clk_fast     ; clk_fast    ; 1.666        ; -0.204     ; 0.499      ;
; 1.256 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|address[9]                                                                                                           ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_fast     ; clk_fast    ; 1.666        ; 0.134      ; 0.573      ;
; 1.260 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[9]                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_fast     ; clk_fast    ; 1.666        ; 0.133      ; 0.568      ;
; 1.265 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|address[9]                                                                                                           ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_fast     ; clk_fast    ; 1.666        ; 0.133      ; 0.563      ;
; 1.274 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[9]                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[9]                                                                                                                 ; clk_fast     ; clk_fast    ; 1.666        ; -0.040     ; 0.359      ;
; 1.274 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|address[9]                                                                                                           ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|address[9]                                                                                                                 ; clk_fast     ; clk_fast    ; 1.666        ; -0.040     ; 0.359      ;
; 1.274 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|address[9]                                                                                                           ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|address[9]                                                                                                                 ; clk_fast     ; clk_fast    ; 1.666        ; -0.040     ; 0.359      ;
; 1.274 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|address[9]                                                                                                           ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|address[9]                                                                                                                 ; clk_fast     ; clk_fast    ; 1.666        ; -0.040     ; 0.359      ;
; 1.284 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|address[9]                                                                                                           ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_fast     ; clk_fast    ; 1.666        ; 0.146      ; 0.557      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_slow_even'                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                    ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+
; 1.090 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                         ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[3]                         ; clk_fast      ; clk_slow_even ; 1.667        ; -0.104     ; 0.480      ;
; 1.092 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[4]                         ; clk_fast      ; clk_slow_even ; 1.667        ; -0.104     ; 0.478      ;
; 1.100 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                         ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[3]                         ; clk_fast      ; clk_slow_even ; 1.667        ; -0.107     ; 0.467      ;
; 1.104 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[3]                         ; clk_fast      ; clk_slow_even ; 1.667        ; -0.104     ; 0.466      ;
; 1.106 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                         ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[4]                         ; clk_fast      ; clk_slow_even ; 1.667        ; -0.104     ; 0.464      ;
; 1.110 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                         ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[3]                         ; clk_fast      ; clk_slow_even ; 1.667        ; -0.104     ; 0.460      ;
; 1.111 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                         ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[4]                         ; clk_fast      ; clk_slow_even ; 1.667        ; -0.104     ; 0.459      ;
; 1.185 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                         ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[4]                         ; clk_fast      ; clk_slow_even ; 1.667        ; -0.105     ; 0.384      ;
; 2.181 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[1] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.028     ; 1.131      ;
; 2.236 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[2] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.012     ; 1.092      ;
; 2.240 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[2] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.028     ; 1.072      ;
; 2.261 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[3]                         ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[1] ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.006     ; 1.073      ;
; 2.314 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[4]                         ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[2] ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.023     ; 1.003      ;
; 2.328 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[1] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.037     ; 0.975      ;
; 2.329 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[4]                         ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[2] ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.032     ; 0.979      ;
; 2.380 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[3]                         ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[1] ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.007     ; 0.953      ;
; 2.437 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error   ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.041     ; 0.862      ;
; 2.481 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error   ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.041     ; 0.818      ;
; 2.494 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error   ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.041     ; 0.805      ;
; 2.519 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[2] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.061     ; 0.760      ;
; 2.557 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error   ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.041     ; 0.742      ;
; 2.585 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[4]                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[2] ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.028     ; 0.727      ;
; 2.619 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[4]                         ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[2] ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.030     ; 0.691      ;
; 2.651 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[1] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.037     ; 0.652      ;
; 2.651 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[3]                         ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[1] ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.059     ; 0.630      ;
; 2.682 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[3]                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[1] ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.028     ; 0.630      ;
; 2.846 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error   ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.042     ; 0.452      ;
; 2.847 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error   ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.040     ; 0.453      ;
; 2.848 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error   ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.041     ; 0.451      ;
; 2.871 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error   ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.041     ; 0.428      ;
; 2.873 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error   ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.042     ; 0.425      ;
; 2.875 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error   ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.040     ; 0.425      ;
; 2.919 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error   ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.041     ; 0.380      ;
; 2.920 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error   ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.042     ; 0.378      ;
; 2.920 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error   ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.040     ; 0.380      ;
; 2.923 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error   ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.042     ; 0.375      ;
; 2.925 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error   ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.040     ; 0.375      ;
; 2.926 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error   ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.041     ; 0.373      ;
; 2.930 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[1] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.041     ; 0.369      ;
; 2.931 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[2] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; clk_slow_even ; clk_slow_even ; 3.333        ; -0.041     ; 0.368      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_slow_odd'                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 1.100 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                        ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[4]                         ; clk_fast     ; clk_slow_odd ; 1.666        ; -0.103     ; 0.470      ;
; 1.112 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                        ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[3]                         ; clk_fast     ; clk_slow_odd ; 1.666        ; -0.104     ; 0.457      ;
; 1.117 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                        ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[3]                         ; clk_fast     ; clk_slow_odd ; 1.666        ; -0.104     ; 0.452      ;
; 1.118 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                        ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[4]                         ; clk_fast     ; clk_slow_odd ; 1.666        ; -0.104     ; 0.451      ;
; 1.119 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                        ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[4]                         ; clk_fast     ; clk_slow_odd ; 1.666        ; -0.104     ; 0.450      ;
; 1.182 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                        ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[3]                         ; clk_fast     ; clk_slow_odd ; 1.666        ; -0.104     ; 0.387      ;
; 1.183 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                        ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[3]                         ; clk_fast     ; clk_slow_odd ; 1.666        ; -0.104     ; 0.386      ;
; 1.185 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                        ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[4]                         ; clk_fast     ; clk_slow_odd ; 1.666        ; -0.104     ; 0.384      ;
; 2.019 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error   ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.040     ; 1.281      ;
; 2.091 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error   ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.040     ; 1.209      ;
; 2.104 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error   ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.040     ; 1.196      ;
; 2.163 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error   ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.040     ; 1.137      ;
; 2.205 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[1] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.044     ; 1.091      ;
; 2.227 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[1] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.027     ; 1.086      ;
; 2.261 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[4]                         ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[2] ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.039     ; 1.040      ;
; 2.264 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[3]                         ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[1] ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.044     ; 1.032      ;
; 2.349 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error   ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.052     ; 0.939      ;
; 2.351 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[2] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.032     ; 0.957      ;
; 2.379 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error   ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.052     ; 0.909      ;
; 2.407 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error   ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.052     ; 0.881      ;
; 2.426 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[2] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.058     ; 0.856      ;
; 2.450 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error   ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.052     ; 0.838      ;
; 2.690 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[1] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.039     ; 0.611      ;
; 2.703 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[2] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.039     ; 0.598      ;
; 2.752 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error   ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.041     ; 0.547      ;
; 2.778 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error   ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.041     ; 0.521      ;
; 2.845 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error   ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.040     ; 0.455      ;
; 2.845 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[4]                         ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[2] ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.039     ; 0.456      ;
; 2.871 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error   ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.040     ; 0.429      ;
; 2.881 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[3]                         ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[1] ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.040     ; 0.419      ;
; 2.921 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error   ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.041     ; 0.378      ;
; 2.922 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error   ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.040     ; 0.378      ;
; 2.922 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error   ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.041     ; 0.377      ;
; 2.925 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error   ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.040     ; 0.375      ;
; 2.930 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[4]                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[2] ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.040     ; 0.370      ;
; 2.931 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[2] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.040     ; 0.369      ;
; 2.931 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[1] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.040     ; 0.369      ;
; 2.931 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[3]                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[1] ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.040     ; 0.369      ;
; 2.932 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[4]                         ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[2] ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.040     ; 0.368      ;
; 2.932 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[3]                         ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[1] ; clk_slow_odd ; clk_slow_odd ; 3.333        ; -0.040     ; 0.368      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------+-------------------------------+---------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                       ; Launch Clock  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+-------------------------------+---------------+-------------+--------------+------------+------------+
; 1.153 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error  ; ram_top:ram_top2|fail_freq[3] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.440      ; 1.963      ;
; 1.153 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error  ; ram_top:ram_top2|fail_freq[0] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.440      ; 1.963      ;
; 1.153 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error  ; ram_top:ram_top2|fail_freq[7] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.440      ; 1.963      ;
; 1.153 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error  ; ram_top:ram_top2|fail_freq[4] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.440      ; 1.963      ;
; 1.153 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error  ; ram_top:ram_top2|fail_freq[1] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.440      ; 1.963      ;
; 1.153 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error  ; ram_top:ram_top2|fail_freq[2] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.440      ; 1.963      ;
; 1.153 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error  ; ram_top:ram_top2|fail_freq[8] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.440      ; 1.963      ;
; 1.153 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error  ; ram_top:ram_top2|fail_freq[6] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.440      ; 1.963      ;
; 1.153 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error  ; ram_top:ram_top2|fail_freq[5] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.440      ; 1.963      ;
; 1.258 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error  ; ram_top:ram_top4|fail_freq[0] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.453      ; 1.871      ;
; 1.258 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error  ; ram_top:ram_top4|fail_freq[1] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.453      ; 1.871      ;
; 1.258 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error  ; ram_top:ram_top4|fail_freq[4] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.453      ; 1.871      ;
; 1.258 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error  ; ram_top:ram_top4|fail_freq[2] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.453      ; 1.871      ;
; 1.258 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error  ; ram_top:ram_top4|fail_freq[3] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.453      ; 1.871      ;
; 1.258 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error  ; ram_top:ram_top4|fail_freq[7] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.453      ; 1.871      ;
; 1.258 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error  ; ram_top:ram_top4|fail_freq[8] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.453      ; 1.871      ;
; 1.258 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error  ; ram_top:ram_top4|fail_freq[6] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.453      ; 1.871      ;
; 1.258 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error  ; ram_top:ram_top4|fail_freq[5] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.453      ; 1.871      ;
; 1.288 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error  ; ram_top:ram_top2|fail_freq[3] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.440      ; 1.828      ;
; 1.288 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error  ; ram_top:ram_top2|fail_freq[0] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.440      ; 1.828      ;
; 1.288 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error  ; ram_top:ram_top2|fail_freq[7] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.440      ; 1.828      ;
; 1.288 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error  ; ram_top:ram_top2|fail_freq[4] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.440      ; 1.828      ;
; 1.288 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error  ; ram_top:ram_top2|fail_freq[1] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.440      ; 1.828      ;
; 1.288 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error  ; ram_top:ram_top2|fail_freq[2] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.440      ; 1.828      ;
; 1.288 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error  ; ram_top:ram_top2|fail_freq[8] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.440      ; 1.828      ;
; 1.288 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error  ; ram_top:ram_top2|fail_freq[6] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.440      ; 1.828      ;
; 1.288 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error  ; ram_top:ram_top2|fail_freq[5] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.440      ; 1.828      ;
; 1.394 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error  ; ram_top:ram_top4|fail_freq[0] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.453      ; 1.735      ;
; 1.394 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error  ; ram_top:ram_top4|fail_freq[1] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.453      ; 1.735      ;
; 1.394 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error  ; ram_top:ram_top4|fail_freq[4] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.453      ; 1.735      ;
; 1.394 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error  ; ram_top:ram_top4|fail_freq[2] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.453      ; 1.735      ;
; 1.394 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error  ; ram_top:ram_top4|fail_freq[3] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.453      ; 1.735      ;
; 1.394 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error  ; ram_top:ram_top4|fail_freq[7] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.453      ; 1.735      ;
; 1.394 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error  ; ram_top:ram_top4|fail_freq[8] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.453      ; 1.735      ;
; 1.394 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error  ; ram_top:ram_top4|fail_freq[6] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.453      ; 1.735      ;
; 1.394 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error  ; ram_top:ram_top4|fail_freq[5] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.453      ; 1.735      ;
; 1.411 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error  ; ram_top:ram_top1|fail_freq[0] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.457      ; 1.722      ;
; 1.411 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error  ; ram_top:ram_top1|fail_freq[6] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.457      ; 1.722      ;
; 1.411 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error  ; ram_top:ram_top1|fail_freq[4] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.457      ; 1.722      ;
; 1.411 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error  ; ram_top:ram_top1|fail_freq[3] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.457      ; 1.722      ;
; 1.411 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error  ; ram_top:ram_top1|fail_freq[2] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.457      ; 1.722      ;
; 1.411 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error  ; ram_top:ram_top1|fail_freq[1] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.457      ; 1.722      ;
; 1.411 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error  ; ram_top:ram_top1|fail_freq[8] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.457      ; 1.722      ;
; 1.411 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error  ; ram_top:ram_top1|fail_freq[7] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.457      ; 1.722      ;
; 1.411 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error  ; ram_top:ram_top1|fail_freq[5] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.457      ; 1.722      ;
; 1.424 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error  ; ram_top:ram_top3|fail_freq[2] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.454      ; 1.706      ;
; 1.424 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error  ; ram_top:ram_top3|fail_freq[8] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.454      ; 1.706      ;
; 1.424 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error  ; ram_top:ram_top3|fail_freq[1] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.454      ; 1.706      ;
; 1.424 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error  ; ram_top:ram_top3|fail_freq[4] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.454      ; 1.706      ;
; 1.424 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error  ; ram_top:ram_top3|fail_freq[3] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.454      ; 1.706      ;
; 1.424 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error  ; ram_top:ram_top3|fail_freq[6] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.454      ; 1.706      ;
; 1.424 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error  ; ram_top:ram_top3|fail_freq[7] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.454      ; 1.706      ;
; 1.424 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error  ; ram_top:ram_top3|fail_freq[0] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.454      ; 1.706      ;
; 1.424 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error  ; ram_top:ram_top3|fail_freq[5] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.454      ; 1.706      ;
; 1.434 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error ; ram_top:ram_top1|fail_freq[0] ; clk_slow_even ; CLOCK_50    ; 3.335        ; 1.433      ; 3.341      ;
; 1.434 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error ; ram_top:ram_top1|fail_freq[6] ; clk_slow_even ; CLOCK_50    ; 3.335        ; 1.433      ; 3.341      ;
; 1.434 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error ; ram_top:ram_top1|fail_freq[4] ; clk_slow_even ; CLOCK_50    ; 3.335        ; 1.433      ; 3.341      ;
; 1.434 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error ; ram_top:ram_top1|fail_freq[3] ; clk_slow_even ; CLOCK_50    ; 3.335        ; 1.433      ; 3.341      ;
; 1.434 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error ; ram_top:ram_top1|fail_freq[2] ; clk_slow_even ; CLOCK_50    ; 3.335        ; 1.433      ; 3.341      ;
; 1.434 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error ; ram_top:ram_top1|fail_freq[1] ; clk_slow_even ; CLOCK_50    ; 3.335        ; 1.433      ; 3.341      ;
; 1.434 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error ; ram_top:ram_top1|fail_freq[8] ; clk_slow_even ; CLOCK_50    ; 3.335        ; 1.433      ; 3.341      ;
; 1.434 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error ; ram_top:ram_top1|fail_freq[7] ; clk_slow_even ; CLOCK_50    ; 3.335        ; 1.433      ; 3.341      ;
; 1.434 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error ; ram_top:ram_top1|fail_freq[5] ; clk_slow_even ; CLOCK_50    ; 3.335        ; 1.433      ; 3.341      ;
; 1.435 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error  ; ram_top:ram_top1|fail_freq[0] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.457      ; 1.698      ;
; 1.435 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error  ; ram_top:ram_top1|fail_freq[6] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.457      ; 1.698      ;
; 1.435 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error  ; ram_top:ram_top1|fail_freq[4] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.457      ; 1.698      ;
; 1.435 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error  ; ram_top:ram_top1|fail_freq[3] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.457      ; 1.698      ;
; 1.435 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error  ; ram_top:ram_top1|fail_freq[2] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.457      ; 1.698      ;
; 1.435 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error  ; ram_top:ram_top1|fail_freq[1] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.457      ; 1.698      ;
; 1.435 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error  ; ram_top:ram_top1|fail_freq[8] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.457      ; 1.698      ;
; 1.435 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error  ; ram_top:ram_top1|fail_freq[7] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.457      ; 1.698      ;
; 1.435 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error  ; ram_top:ram_top1|fail_freq[5] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.457      ; 1.698      ;
; 1.446 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error  ; ram_top:ram_top3|fail_freq[2] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.454      ; 1.684      ;
; 1.446 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error  ; ram_top:ram_top3|fail_freq[8] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.454      ; 1.684      ;
; 1.446 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error  ; ram_top:ram_top3|fail_freq[1] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.454      ; 1.684      ;
; 1.446 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error  ; ram_top:ram_top3|fail_freq[4] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.454      ; 1.684      ;
; 1.446 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error  ; ram_top:ram_top3|fail_freq[3] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.454      ; 1.684      ;
; 1.446 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error  ; ram_top:ram_top3|fail_freq[6] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.454      ; 1.684      ;
; 1.446 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error  ; ram_top:ram_top3|fail_freq[7] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.454      ; 1.684      ;
; 1.446 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error  ; ram_top:ram_top3|fail_freq[0] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.454      ; 1.684      ;
; 1.446 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error  ; ram_top:ram_top3|fail_freq[5] ; clk_slow_odd  ; CLOCK_50    ; 1.669        ; 1.454      ; 1.684      ;
; 1.573 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error ; ram_top:ram_top3|fail_freq[2] ; clk_slow_even ; CLOCK_50    ; 3.335        ; 1.405      ; 3.174      ;
; 1.573 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error ; ram_top:ram_top3|fail_freq[8] ; clk_slow_even ; CLOCK_50    ; 3.335        ; 1.405      ; 3.174      ;
; 1.573 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error ; ram_top:ram_top3|fail_freq[1] ; clk_slow_even ; CLOCK_50    ; 3.335        ; 1.405      ; 3.174      ;
; 1.573 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error ; ram_top:ram_top3|fail_freq[4] ; clk_slow_even ; CLOCK_50    ; 3.335        ; 1.405      ; 3.174      ;
; 1.573 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error ; ram_top:ram_top3|fail_freq[3] ; clk_slow_even ; CLOCK_50    ; 3.335        ; 1.405      ; 3.174      ;
; 1.573 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error ; ram_top:ram_top3|fail_freq[6] ; clk_slow_even ; CLOCK_50    ; 3.335        ; 1.405      ; 3.174      ;
; 1.573 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error ; ram_top:ram_top3|fail_freq[7] ; clk_slow_even ; CLOCK_50    ; 3.335        ; 1.405      ; 3.174      ;
; 1.573 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error ; ram_top:ram_top3|fail_freq[0] ; clk_slow_even ; CLOCK_50    ; 3.335        ; 1.405      ; 3.174      ;
; 1.573 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error ; ram_top:ram_top3|fail_freq[5] ; clk_slow_even ; CLOCK_50    ; 3.335        ; 1.405      ; 3.174      ;
; 1.575 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error ; ram_top:ram_top1|fail_freq[0] ; clk_slow_even ; CLOCK_50    ; 3.335        ; 1.433      ; 3.200      ;
; 1.575 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error ; ram_top:ram_top1|fail_freq[6] ; clk_slow_even ; CLOCK_50    ; 3.335        ; 1.433      ; 3.200      ;
; 1.575 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error ; ram_top:ram_top1|fail_freq[4] ; clk_slow_even ; CLOCK_50    ; 3.335        ; 1.433      ; 3.200      ;
; 1.575 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error ; ram_top:ram_top1|fail_freq[3] ; clk_slow_even ; CLOCK_50    ; 3.335        ; 1.433      ; 3.200      ;
; 1.575 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error ; ram_top:ram_top1|fail_freq[2] ; clk_slow_even ; CLOCK_50    ; 3.335        ; 1.433      ; 3.200      ;
; 1.575 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error ; ram_top:ram_top1|fail_freq[1] ; clk_slow_even ; CLOCK_50    ; 3.335        ; 1.433      ; 3.200      ;
; 1.575 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error ; ram_top:ram_top1|fail_freq[8] ; clk_slow_even ; CLOCK_50    ; 3.335        ; 1.433      ; 3.200      ;
; 1.575 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error ; ram_top:ram_top1|fail_freq[7] ; clk_slow_even ; CLOCK_50    ; 3.335        ; 1.433      ; 3.200      ;
; 1.575 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error ; ram_top:ram_top1|fail_freq[5] ; clk_slow_even ; CLOCK_50    ; 3.335        ; 1.433      ; 3.200      ;
; 1.647 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error ; ram_top:ram_top3|fail_freq[2] ; clk_slow_even ; CLOCK_50    ; 3.335        ; 1.405      ; 3.100      ;
+-------+------------------------------------------------------------------------------------------+-------------------------------+---------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_fast'                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                            ; To Node                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.135 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|address[9]                                                                                                           ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_fast     ; clk_fast    ; 0.000        ; 0.234      ; 0.473      ;
; 0.147 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|address[9]                                                                                                           ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_fast     ; clk_fast    ; 0.000        ; 0.221      ; 0.472      ;
; 0.154 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[9]                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_fast     ; clk_fast    ; 0.000        ; 0.222      ; 0.480      ;
; 0.159 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|address[9]                                                                                                           ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_fast     ; clk_fast    ; 0.000        ; 0.222      ; 0.485      ;
; 0.190 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|address[9]                                                                                                           ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|address[9]                                                                                                                 ; clk_fast     ; clk_fast    ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|address[9]                                                                                                           ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|address[9]                                                                                                                 ; clk_fast     ; clk_fast    ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[9]                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[9]                                                                                                                 ; clk_fast     ; clk_fast    ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|address[9]                                                                                                           ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|address[9]                                                                                                                 ; clk_fast     ; clk_fast    ; 0.000        ; 0.040      ; 0.314      ;
; 0.470 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[4]                    ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                                                                                                         ; clk_fast     ; clk_fast    ; 0.000        ; -0.116     ; 0.438      ;
; 0.475 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[4]                    ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                                                                                                         ; clk_fast     ; clk_fast    ; 0.000        ; -0.117     ; 0.442      ;
; 0.479 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[3]                    ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                                                                                                         ; clk_fast     ; clk_fast    ; 0.000        ; -0.117     ; 0.446      ;
; 0.480 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[3]                    ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                                                                                                         ; clk_fast     ; clk_fast    ; 0.000        ; -0.116     ; 0.448      ;
; 0.493 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[3]                    ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                                                                                                         ; clk_fast     ; clk_fast    ; 0.000        ; -0.129     ; 0.448      ;
; 0.615 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[3]                    ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                                                                                                         ; clk_fast     ; clk_fast    ; 0.000        ; -0.114     ; 0.585      ;
; 0.626 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[4]                    ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                                                                                                         ; clk_fast     ; clk_fast    ; 0.000        ; -0.116     ; 0.594      ;
; 0.692 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[4]                    ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                                                                                                         ; clk_fast     ; clk_fast    ; 0.000        ; -0.116     ; 0.660      ;
; 1.049 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[7]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[6]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[5]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[4]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[3]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[2]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[1]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[0]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[7]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[6]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[5]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[4]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[3]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[2]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[1]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[0]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[7]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[6]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[5]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[4]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[3]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[2]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[1]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[0]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[7]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[6]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[5]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[4]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[3]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[2]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[1]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|ram_block1a0~porta_we_reg ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated|q_a[0]                          ; clk_fast     ; clk_fast    ; 0.000        ; 0.012      ; 1.151      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_slow_even'                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                    ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+
; 0.137 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                         ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[4]                         ; clk_fast      ; clk_slow_even ; 0.001        ; 0.103      ; 0.325      ;
; 0.192 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error   ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[2] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.041      ; 0.317      ;
; 0.193 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[1] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.041      ; 0.318      ;
; 0.194 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error   ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.041      ; 0.319      ;
; 0.195 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error   ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.040      ; 0.319      ;
; 0.196 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error   ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.042      ; 0.322      ;
; 0.196 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error   ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.041      ; 0.321      ;
; 0.198 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error   ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.040      ; 0.322      ;
; 0.203 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                         ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[3]                         ; clk_fast      ; clk_slow_even ; 0.001        ; 0.105      ; 0.393      ;
; 0.204 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                         ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[4]                         ; clk_fast      ; clk_slow_even ; 0.001        ; 0.104      ; 0.393      ;
; 0.204 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                         ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[4]                         ; clk_fast      ; clk_slow_even ; 0.001        ; 0.104      ; 0.393      ;
; 0.206 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[3]                         ; clk_fast      ; clk_slow_even ; 0.001        ; 0.104      ; 0.395      ;
; 0.210 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                         ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[3]                         ; clk_fast      ; clk_slow_even ; 0.001        ; 0.101      ; 0.396      ;
; 0.215 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[4]                         ; clk_fast      ; clk_slow_even ; 0.001        ; 0.104      ; 0.404      ;
; 0.216 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                         ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[3]                         ; clk_fast      ; clk_slow_even ; 0.001        ; 0.104      ; 0.405      ;
; 0.251 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error   ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.042      ; 0.377      ;
; 0.251 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error   ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.041      ; 0.376      ;
; 0.252 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error   ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.042      ; 0.378      ;
; 0.253 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error   ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.040      ; 0.377      ;
; 0.254 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error   ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.040      ; 0.378      ;
; 0.254 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error   ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.041      ; 0.379      ;
; 0.394 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[3]                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[1] ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.053      ; 0.531      ;
; 0.422 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[1] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.047      ; 0.553      ;
; 0.426 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[3]                         ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[1] ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.022      ; 0.532      ;
; 0.454 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[4]                         ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[2] ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.051      ; 0.589      ;
; 0.489 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[4]                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[2] ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.053      ; 0.626      ;
; 0.509 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error   ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.043      ; 0.636      ;
; 0.549 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[2] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.020      ; 0.653      ;
; 0.570 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error   ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.043      ; 0.697      ;
; 0.640 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[3]                         ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[1] ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.074      ; 0.798      ;
; 0.649 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error   ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.043      ; 0.776      ;
; 0.651 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[4]                         ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[2] ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.079      ; 0.814      ;
; 0.662 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[1] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.073      ; 0.819      ;
; 0.685 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[4]                         ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[2] ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.058      ; 0.827      ;
; 0.697 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|total_error   ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.043      ; 0.824      ;
; 0.724 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[2] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.085      ; 0.893      ;
; 0.749 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[3]                         ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[1] ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.076      ; 0.909      ;
; 0.756 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[2] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1] ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.071      ; 0.911      ;
; 0.773 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[1] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0] ; clk_slow_even ; clk_slow_even ; 0.000        ; 0.085      ; 0.942      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_slow_odd'                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.137 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                        ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[4]                         ; clk_fast     ; clk_slow_odd ; 0.000        ; 0.104      ; 0.325      ;
; 0.138 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                        ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[3]                         ; clk_fast     ; clk_slow_odd ; 0.000        ; 0.104      ; 0.326      ;
; 0.139 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                        ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[3]                         ; clk_fast     ; clk_slow_odd ; 0.000        ; 0.104      ; 0.327      ;
; 0.192 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error   ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.041      ; 0.317      ;
; 0.193 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[3]                         ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[1] ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.040      ; 0.317      ;
; 0.194 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error   ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.040      ; 0.318      ;
; 0.194 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[2] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.040      ; 0.318      ;
; 0.194 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[4]                         ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[2] ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.040      ; 0.318      ;
; 0.194 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[1] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.040      ; 0.318      ;
; 0.194 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[3]                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[1] ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.040      ; 0.318      ;
; 0.195 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[4]                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[2] ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.040      ; 0.319      ;
; 0.196 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                        ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[3]                         ; clk_fast     ; clk_slow_odd ; 0.000        ; 0.104      ; 0.384      ;
; 0.198 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error   ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.040      ; 0.322      ;
; 0.199 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error   ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.041      ; 0.324      ;
; 0.210 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                        ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[4]                         ; clk_fast     ; clk_slow_odd ; 0.000        ; 0.105      ; 0.399      ;
; 0.211 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                        ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[4]                         ; clk_fast     ; clk_slow_odd ; 0.000        ; 0.104      ; 0.399      ;
; 0.211 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                        ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[4]                         ; clk_fast     ; clk_slow_odd ; 0.000        ; 0.104      ; 0.399      ;
; 0.212 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                        ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[3]                         ; clk_fast     ; clk_slow_odd ; 0.000        ; 0.104      ; 0.400      ;
; 0.248 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[3]                         ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[1] ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.040      ; 0.372      ;
; 0.255 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error   ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.040      ; 0.379      ;
; 0.256 ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error   ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.040      ; 0.380      ;
; 0.267 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[4]                         ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[2] ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.041      ; 0.392      ;
; 0.308 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error   ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.041      ; 0.433      ;
; 0.316 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error   ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.041      ; 0.441      ;
; 0.435 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[2] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.041      ; 0.560      ;
; 0.451 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[1] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.041      ; 0.576      ;
; 0.601 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error   ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.028      ; 0.713      ;
; 0.657 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error   ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.028      ; 0.769      ;
; 0.680 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[2] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.050      ; 0.814      ;
; 0.709 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[2] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.022      ; 0.815      ;
; 0.721 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[4]                         ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[2] ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.072      ; 0.877      ;
; 0.722 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error   ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.028      ; 0.834      ;
; 0.746 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[3]                         ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[1] ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.036      ; 0.866      ;
; 0.760 ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[1] ; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.084      ; 0.928      ;
; 0.771 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error   ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.028      ; 0.883      ;
; 0.873 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error   ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.070      ; 1.027      ;
; 0.886 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error   ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.070      ; 1.040      ;
; 0.921 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[1] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.036      ; 1.041      ;
; 0.922 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|total_error   ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.070      ; 1.076      ;
; 0.944 ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0] ; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error   ; clk_slow_odd ; clk_slow_odd ; 0.000        ; 0.070      ; 1.098      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                           ; To Node                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.182 ; pll:pll1|state[4]                                                                                                                                                   ; pll:pll1|state[4]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C4_data_state                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C4_data_state                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C1_data_state                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C1_data_state                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C3_data_state                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C3_data_state                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C2_data_state                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C2_data_state                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C0_data_state                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C0_data_state                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; pll:pll1|M[4]                                                                                                                                                       ; pll:pll1|M[4]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; pll:pll1|M[2]                                                                                                                                                       ; pll:pll1|M[2]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; pll:pll1|M[0]                                                                                                                                                       ; pll:pll1|M[0]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state                                       ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                           ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state                                              ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state                                           ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ram_top:ram_top3|state[0]                                                                                                                                           ; ram_top:ram_top3|state[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ram_top:ram_top3|state[1]                                                                                                                                           ; ram_top:ram_top3|state[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ram_top:ram_top3|counter_reset                                                                                                                                      ; ram_top:ram_top3|counter_reset                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ram_top:ram_top2|state[1]                                                                                                                                           ; ram_top:ram_top2|state[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ram_top:ram_top2|counter_reset                                                                                                                                      ; ram_top:ram_top2|counter_reset                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                           ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; pll:pll1|state[5]                                                                                                                                                   ; pll:pll1|state[5]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; ram_top:ram_top1|state[0]                                                                                                                                           ; ram_top:ram_top1|state[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; ram_top:ram_top1|counter_reset                                                                                                                                      ; ram_top:ram_top1|counter_reset                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; ram_top:ram_top1|state[1]                                                                                                                                           ; ram_top:ram_top1|state[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; ram_top:ram_top4|state[0]                                                                                                                                           ; ram_top:ram_top4|state[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; ram_top:ram_top4|counter_reset                                                                                                                                      ; ram_top:ram_top4|counter_reset                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; ram_top:ram_top4|state[1]                                                                                                                                           ; ram_top:ram_top4|state[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; ram_top:ram_top2|state[0]                                                                                                                                           ; ram_top:ram_top2|state[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.190 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg12[0]                                                ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg13[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg3[0]                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg4[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.314      ;
; 0.192 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg0[0]                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg1[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.316      ;
; 0.193 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr13|cntr_3kj:auto_generated|counter_reg_bit[5] ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr13|cntr_3kj:auto_generated|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.317      ;
; 0.194 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|configupdate_state                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|configupdate2_state                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.318      ;
; 0.194 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[4] ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.318      ;
; 0.194 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C2_data_state                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C1_ena_state                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.318      ;
; 0.194 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr3|cntr_2kj:auto_generated|counter_reg_bit[4]  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr3|cntr_2kj:auto_generated|counter_reg_bit[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.318      ;
; 0.198 ; ram_top:ram_top1|counter_2[5]                                                                                                                                       ; ram_top:ram_top1|counter_2[5]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.320      ;
; 0.198 ; ram_top:ram_top3|counter_2[5]                                                                                                                                       ; ram_top:ram_top3|counter_2[5]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.322      ;
; 0.201 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state                                        ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|tmp_seq_ena_state                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; ram_top:ram_top1|counter[19]                                                                                                                                        ; ram_top:ram_top1|counter[19]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; ram_top:ram_top3|counter[19]                                                                                                                                        ; ram_top:ram_top3|counter[19]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; ram_top:ram_top2|counter_2[5]                                                                                                                                       ; ram_top:ram_top2|counter_2[5]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.324      ;
; 0.201 ; ram_top:ram_top2|counter[19]                                                                                                                                        ; ram_top:ram_top2|counter[19]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.325      ;
; 0.202 ; ram_top:ram_top4|counter[19]                                                                                                                                        ; ram_top:ram_top4|counter[19]                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.325      ;
; 0.203 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C2_ena_state                                                  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C2_data_state                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.327      ;
; 0.203 ; ram_top:ram_top4|counter_2[5]                                                                                                                                       ; ram_top:ram_top4|counter_2[5]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.325      ;
; 0.205 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C4_data_state                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C3_ena_state                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.329      ;
; 0.205 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C4_data_state                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.329      ;
; 0.205 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state                                       ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.329      ;
; 0.206 ; ram_top:ram_top4|state[1]                                                                                                                                           ; ram_top:ram_top4|counter_reset                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.329      ;
; 0.208 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C4_ena_state                                                  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C4_data_state                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.332      ;
; 0.210 ; ram_top:ram_top3|state[0]                                                                                                                                           ; ram_top:ram_top3|pause_counter                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.334      ;
; 0.210 ; ram_top:ram_top3|state[0]                                                                                                                                           ; ram_top:ram_top3|next_frequency~reg0                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.334      ;
; 0.215 ; ram_top:ram_top3|state[0]                                                                                                                                           ; ram_top:ram_top3|capture_errors                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.339      ;
; 0.221 ; ram_top:ram_top2|state[0]                                                                                                                                           ; ram_top:ram_top2|pause_counter                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.344      ;
; 0.224 ; ram_top:ram_top2|state[0]                                                                                                                                           ; ram_top:ram_top2|next_frequency~reg0                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.347      ;
; 0.227 ; ram_top:ram_top2|state[0]                                                                                                                                           ; ram_top:ram_top2|capture_errors                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.350      ;
; 0.231 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state                                           ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg16[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.355      ;
; 0.231 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state                                           ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg14[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.355      ;
; 0.233 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state                                           ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg12[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.357      ;
; 0.234 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state                                           ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg11[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.358      ;
; 0.235 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state                                           ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg9[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.359      ;
; 0.238 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state                                           ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg17[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.362      ;
; 0.238 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state                                           ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg10[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.362      ;
; 0.249 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg14[0]                                                ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg15[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.373      ;
; 0.249 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data14[0]                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg3[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.373      ;
; 0.249 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data15[0]                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg2[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.373      ;
; 0.249 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data17[0]                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg0[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.373      ;
; 0.249 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg8[0]                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg9[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.373      ;
; 0.250 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data11[0]                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg6[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.374      ;
; 0.251 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg13[0]                                                ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg14[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.375      ;
; 0.252 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data12[0]                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg5[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.376      ;
; 0.253 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C0_data_state                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|tmp_seq_ena_state                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.377      ;
; 0.255 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C1_data_state                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C0_ena_state                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.379      ;
; 0.265 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|tmp_seq_ena_state                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.389      ;
; 0.268 ; ram_top:ram_top1|state[0]                                                                                                                                           ; ram_top:ram_top1|capture_errors                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.391      ;
; 0.268 ; ram_top:ram_top4|state[0]                                                                                                                                           ; ram_top:ram_top4|pause_counter                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.391      ;
; 0.269 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C0_ena_state                                                  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C0_data_state                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.393      ;
; 0.269 ; ram_top:ram_top4|state[0]                                                                                                                                           ; ram_top:ram_top4|next_frequency~reg0                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.392      ;
; 0.272 ; ram_top:ram_top1|state[0]                                                                                                                                           ; ram_top:ram_top1|next_frequency~reg0                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.395      ;
; 0.274 ; pll:pll1|M[6]                                                                                                                                                       ; pll:pll1|data_in_sig[6]                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.397      ;
; 0.278 ; ram_top:ram_top4|state[0]                                                                                                                                           ; ram_top:ram_top4|capture_errors                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.401      ;
; 0.280 ; pll:pll1|M[8]                                                                                                                                                       ; pll:pll1|data_in_sig[8]                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.403      ;
; 0.281 ; pll:pll1|M[8]                                                                                                                                                       ; pll:pll1|frequency[8]                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.404      ;
; 0.281 ; pll:pll1|M[5]                                                                                                                                                       ; pll:pll1|data_in_sig[5]                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.404      ;
; 0.282 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state                                              ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg13[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.406      ;
; 0.282 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state                                              ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg10[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.406      ;
; 0.284 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state                                              ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg16[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.408      ;
; 0.290 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data10[0]                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg7[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.414      ;
; 0.290 ; ram_top:ram_top3|counter_2[1]                                                                                                                                       ; ram_top:ram_top3|counter_2[1]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.414      ;
; 0.291 ; ram_top:ram_top3|counter_2[2]                                                                                                                                       ; ram_top:ram_top3|counter_2[2]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.415      ;
; 0.291 ; ram_top:ram_top3|counter_2[3]                                                                                                                                       ; ram_top:ram_top3|counter_2[3]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.415      ;
; 0.291 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg11[0]                                                ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg12[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.415      ;
; 0.292 ; ram_top:ram_top3|counter_2[4]                                                                                                                                       ; ram_top:ram_top3|counter_2[4]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.416      ;
; 0.292 ; ram_top:ram_top4|counter_2[1]                                                                                                                                       ; ram_top:ram_top4|counter_2[1]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.414      ;
; 0.292 ; ram_top:ram_top4|counter_2[3]                                                                                                                                       ; ram_top:ram_top4|counter_2[3]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.414      ;
; 0.292 ; ram_top:ram_top2|counter_2[1]                                                                                                                                       ; ram_top:ram_top2|counter_2[1]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.415      ;
; 0.292 ; ram_top:ram_top2|counter_2[2]                                                                                                                                       ; ram_top:ram_top2|counter_2[2]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.415      ;
; 0.292 ; ram_top:ram_top2|counter_2[3]                                                                                                                                       ; ram_top:ram_top2|counter_2[3]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.415      ;
; 0.292 ; ram_top:ram_top2|counter_2[4]                                                                                                                                       ; ram_top:ram_top2|counter_2[4]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.415      ;
; 0.292 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg2[0]                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg3[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.416      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                     ;
+--------+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.544 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data7[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.431      ;
; 17.544 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.431      ;
; 17.544 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.431      ;
; 17.544 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.431      ;
; 17.544 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.431      ;
; 17.544 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.431      ;
; 17.544 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.431      ;
; 17.544 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.431      ;
; 17.554 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg7[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.421      ;
; 17.554 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data10[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.421      ;
; 17.554 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.421      ;
; 17.554 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.421      ;
; 17.554 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reset_state                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.421      ;
; 17.554 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.421      ;
; 17.554 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_init_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.421      ;
; 17.554 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.421      ;
; 17.579 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.384      ;
; 17.579 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 2.384      ;
; 17.585 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data7[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.389      ;
; 17.585 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.389      ;
; 17.585 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.389      ;
; 17.585 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.389      ;
; 17.585 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.389      ;
; 17.585 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.389      ;
; 17.585 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.389      ;
; 17.585 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.389      ;
; 17.587 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg17[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.388      ;
; 17.587 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg16[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.388      ;
; 17.587 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg15[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.388      ;
; 17.587 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg14[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.388      ;
; 17.587 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg13[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.388      ;
; 17.587 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg12[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.388      ;
; 17.587 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg11[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.388      ;
; 17.587 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg10[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.388      ;
; 17.587 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg9[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.388      ;
; 17.587 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg8[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.388      ;
; 17.587 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data16[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.388      ;
; 17.587 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data9[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.388      ;
; 17.587 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data8[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.388      ;
; 17.587 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.388      ;
; 17.587 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.388      ;
; 17.595 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg7[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.379      ;
; 17.595 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data10[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.379      ;
; 17.595 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.379      ;
; 17.595 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.379      ;
; 17.595 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reset_state                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.379      ;
; 17.595 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.379      ;
; 17.595 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_init_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.379      ;
; 17.595 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.379      ;
; 17.620 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.342      ;
; 17.620 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 2.342      ;
; 17.628 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg17[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.346      ;
; 17.628 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg16[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.346      ;
; 17.628 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg15[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.346      ;
; 17.628 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg14[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.346      ;
; 17.628 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg13[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.346      ;
; 17.628 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg12[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.346      ;
; 17.628 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg11[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.346      ;
; 17.628 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg10[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.346      ;
; 17.628 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg9[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.346      ;
; 17.628 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg8[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.346      ;
; 17.628 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data16[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.346      ;
; 17.628 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data9[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.346      ;
; 17.628 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data8[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.346      ;
; 17.628 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.346      ;
; 17.628 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.346      ;
; 17.730 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_state           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 2.253      ;
; 17.730 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 2.253      ;
; 17.730 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 2.253      ;
; 17.730 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 2.253      ;
; 17.730 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 2.253      ;
; 17.730 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 2.253      ;
; 17.730 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 2.253      ;
; 17.733 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data7[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.233      ;
; 17.733 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.233      ;
; 17.733 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.233      ;
; 17.733 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.233      ;
; 17.733 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.233      ;
; 17.733 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.233      ;
; 17.733 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.233      ;
; 17.733 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.233      ;
; 17.743 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg7[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.223      ;
; 17.743 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data10[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.223      ;
; 17.743 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.223      ;
; 17.743 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.223      ;
; 17.743 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reset_state                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.223      ;
; 17.743 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.223      ;
; 17.743 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_init_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.223      ;
; 17.743 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.223      ;
; 17.768 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.186      ;
; 17.768 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.186      ;
; 17.771 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_state           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 2.211      ;
; 17.771 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 2.211      ;
; 17.771 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 2.211      ;
; 17.771 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 2.211      ;
; 17.771 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 2.211      ;
; 17.771 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 2.211      ;
; 17.771 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 2.211      ;
; 17.776 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg17[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.190      ;
; 17.776 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg16[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 2.190      ;
+--------+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                     ;
+-------+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.362 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg6[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.495      ;
; 1.362 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg5[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.495      ;
; 1.362 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg4[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.495      ;
; 1.362 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg3[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.495      ;
; 1.362 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg2[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.495      ;
; 1.362 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg1[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.495      ;
; 1.362 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg0[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.495      ;
; 1.362 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data17[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.495      ;
; 1.362 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data15[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.495      ;
; 1.362 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data14[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.495      ;
; 1.362 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data12[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.495      ;
; 1.362 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data13[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.495      ;
; 1.362 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data11[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.495      ;
; 1.489 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg6[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.617      ;
; 1.489 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg5[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.617      ;
; 1.489 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg4[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.617      ;
; 1.489 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg3[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.617      ;
; 1.489 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg2[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.617      ;
; 1.489 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg1[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.617      ;
; 1.489 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg0[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.617      ;
; 1.489 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data17[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.617      ;
; 1.489 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data15[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.617      ;
; 1.489 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data14[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.617      ;
; 1.489 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data12[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.617      ;
; 1.489 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data13[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.617      ;
; 1.489 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data11[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.617      ;
; 1.515 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_state           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.651      ;
; 1.515 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.651      ;
; 1.515 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.651      ;
; 1.515 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.651      ;
; 1.515 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.651      ;
; 1.515 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.651      ;
; 1.515 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.651      ;
; 1.608 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg6[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.743      ;
; 1.608 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg5[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.743      ;
; 1.608 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg4[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.743      ;
; 1.608 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg3[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.743      ;
; 1.608 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg2[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.743      ;
; 1.608 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg1[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.743      ;
; 1.608 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg0[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.743      ;
; 1.608 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data17[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.743      ;
; 1.608 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data15[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.743      ;
; 1.608 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data14[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.743      ;
; 1.608 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data12[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.743      ;
; 1.608 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data13[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.743      ;
; 1.608 ; ram_top:ram_top2|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data11[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.743      ;
; 1.617 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.763      ;
; 1.617 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.763      ;
; 1.642 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_state           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.773      ;
; 1.642 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.773      ;
; 1.642 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.773      ;
; 1.642 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.773      ;
; 1.642 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.773      ;
; 1.642 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.773      ;
; 1.642 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.773      ;
; 1.646 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg17[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.774      ;
; 1.646 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg16[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.774      ;
; 1.646 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg15[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.774      ;
; 1.646 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg14[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.774      ;
; 1.646 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg13[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.774      ;
; 1.646 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg12[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.774      ;
; 1.646 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg11[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.774      ;
; 1.646 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg10[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.774      ;
; 1.646 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg9[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.774      ;
; 1.646 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg8[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.774      ;
; 1.646 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data16[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.774      ;
; 1.646 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data9[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.774      ;
; 1.646 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data8[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.774      ;
; 1.646 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.774      ;
; 1.646 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.774      ;
; 1.647 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg6[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.783      ;
; 1.647 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg5[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.783      ;
; 1.647 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg4[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.783      ;
; 1.647 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg3[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.783      ;
; 1.647 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg2[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.783      ;
; 1.647 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg1[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.783      ;
; 1.647 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg0[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.783      ;
; 1.647 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data17[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.783      ;
; 1.647 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data15[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.783      ;
; 1.647 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data14[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.783      ;
; 1.647 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data12[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.783      ;
; 1.647 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data13[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.783      ;
; 1.647 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data11[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.783      ;
; 1.668 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg7[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.796      ;
; 1.668 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data10[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.796      ;
; 1.668 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.796      ;
; 1.668 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.796      ;
; 1.668 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reset_state                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.796      ;
; 1.668 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.796      ;
; 1.668 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_init_state        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.796      ;
; 1.668 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.796      ;
; 1.673 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data7[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.801      ;
; 1.673 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.801      ;
; 1.673 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.801      ;
; 1.673 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.801      ;
; 1.673 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.801      ;
; 1.673 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.801      ;
; 1.673 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.801      ;
; 1.673 ; ram_top:ram_top3|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.801      ;
; 1.744 ; ram_top:ram_top4|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.885      ;
+-------+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 16
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 7.156 ns




+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -1.518  ; 0.135 ; 15.298   ; 1.362   ; -2.027              ;
;  CLOCK_50        ; -0.314  ; 0.182 ; 15.298   ; 1.362   ; 4.054               ;
;  clk_fast        ; -1.518  ; 0.135 ; N/A      ; N/A     ; -2.027              ;
;  clk_slow_even   ; 0.498   ; 0.137 ; N/A      ; N/A     ; 1.048               ;
;  clk_slow_odd    ; 0.496   ; 0.137 ; N/A      ; N/A     ; 1.048               ;
; Design-wide TNS  ; -52.22  ; 0.0   ; 0.0      ; 0.0     ; -96.616             ;
;  CLOCK_50        ; -3.456  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  clk_fast        ; -48.764 ; 0.000 ; N/A      ; N/A     ; -96.616             ;
;  clk_slow_even   ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk_slow_odd    ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[4]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX5[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------+
; Setup Transfers                                                           ;
+---------------+---------------+----------+----------+----------+----------+
; From Clock    ; To Clock      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------+---------------+----------+----------+----------+----------+
; clk_fast      ; clk_fast      ; 48       ; 0        ; 0        ; 0        ;
; clk_fast      ; clk_slow_even ; 8        ; 0        ; 0        ; 0        ;
; clk_slow_even ; clk_slow_even ; 32       ; 0        ; 0        ; 0        ;
; clk_fast      ; clk_slow_odd  ; 8        ; 0        ; 0        ; 0        ;
; clk_slow_odd  ; clk_slow_odd  ; 32       ; 0        ; 0        ; 0        ;
; clk_slow_even ; CLOCK_50      ; 72       ; 0        ; 0        ; 0        ;
; clk_slow_odd  ; CLOCK_50      ; 72       ; 0        ; 0        ; 0        ;
; CLOCK_50      ; CLOCK_50      ; 4576     ; 4        ; 20       ; 1        ;
+---------------+---------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------+
; Hold Transfers                                                            ;
+---------------+---------------+----------+----------+----------+----------+
; From Clock    ; To Clock      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------+---------------+----------+----------+----------+----------+
; clk_fast      ; clk_fast      ; 48       ; 0        ; 0        ; 0        ;
; clk_fast      ; clk_slow_even ; 8        ; 0        ; 0        ; 0        ;
; clk_slow_even ; clk_slow_even ; 32       ; 0        ; 0        ; 0        ;
; clk_fast      ; clk_slow_odd  ; 8        ; 0        ; 0        ; 0        ;
; clk_slow_odd  ; clk_slow_odd  ; 32       ; 0        ; 0        ; 0        ;
; clk_slow_even ; CLOCK_50      ; 72       ; 0        ; 0        ; 0        ;
; clk_slow_odd  ; CLOCK_50      ; 72       ; 0        ; 0        ; 0        ;
; CLOCK_50      ; CLOCK_50      ; 4576     ; 4        ; 20       ; 1        ;
+---------------+---------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 212      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 212      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 4     ; 4    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 410   ; 410  ;
; Unconstrained Output Ports      ; 66    ; 66   ;
; Unconstrained Output Port Paths ; 408   ; 408  ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                 ;
+------------------------------------------------------------------------------------------+---------------+-----------+---------------+
; Target                                                                                   ; Clock         ; Type      ; Status        ;
+------------------------------------------------------------------------------------------+---------------+-----------+---------------+
; CLOCK_50                                                                                 ; CLOCK_50      ; Base      ; Constrained   ;
; pll1|pll1|altpll_component|auto_generated|pll1|clk[0]                                    ; clk_fast      ; Generated ; Constrained   ;
; pll1|pll1|altpll_component|auto_generated|pll1|clk[1]                                    ; clk_slow_even ; Generated ; Constrained   ;
; pll1|pll1|altpll_component|auto_generated|pll1|clk[2]                                    ; clk_slow_odd  ; Generated ; Constrained   ;
; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error ;               ; Base      ; Unconstrained ;
; ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error ;               ; Base      ; Unconstrained ;
; ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error ;               ; Base      ; Unconstrained ;
; ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error ;               ; Base      ; Unconstrained ;
+------------------------------------------------------------------------------------------+---------------+-----------+---------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[16]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[17]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                                       ;
+------------------------------------------+---------------------------------------------------------------------------------------+
; Output Port                              ; Comment                                                                               ;
+------------------------------------------+---------------------------------------------------------------------------------------+
; HEX0[0]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[1]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[2]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[3]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[4]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[5]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[6]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[0]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[1]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[2]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[3]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[4]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[5]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[6]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[0]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[1]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[2]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[3]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[4]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[5]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[6]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[0]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[1]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[2]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[3]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[4]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[5]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[6]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[0]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[1]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[2]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[3]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[4]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[5]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[6]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[0]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[1]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[2]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[3]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[4]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[5]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[6]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top1|q[0]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top1|q[1]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top1|q[2]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top1|q[5]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top1|q[6]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top1|q[7]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top2|q[0]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top2|q[1]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top2|q[2]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top2|q[5]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top2|q[6]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top2|q[7]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top3|q[0]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top3|q[1]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top3|q[2]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top3|q[5]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top3|q[6]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top3|q[7]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top4|q[0]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top4|q[1]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top4|q[2]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top4|q[5]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top4|q[6]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top4|q[7]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------------------------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[16]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[17]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                                       ;
+------------------------------------------+---------------------------------------------------------------------------------------+
; Output Port                              ; Comment                                                                               ;
+------------------------------------------+---------------------------------------------------------------------------------------+
; HEX0[0]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[1]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[2]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[3]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[4]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[5]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[6]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[0]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[1]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[2]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[3]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[4]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[5]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[6]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[0]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[1]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[2]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[3]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[4]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[5]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[6]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[0]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[1]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[2]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[3]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[4]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[5]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[6]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[0]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[1]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[2]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[3]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[4]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[5]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[6]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[0]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[1]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[2]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[3]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[4]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[5]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[6]                                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top1|q[0]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top1|q[1]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top1|q[2]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top1|q[5]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top1|q[6]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top1|q[7]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top2|q[0]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top2|q[1]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top2|q[2]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top2|q[5]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top2|q[6]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top2|q[7]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top3|q[0]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top3|q[1]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top3|q[2]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top3|q[5]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top3|q[6]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top3|q[7]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top4|q[0]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top4|q[1]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top4|q[2]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top4|q[5]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top4|q[6]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ram_top:ram_top4|q[7]_QIC_DANGLING_PORT0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------------------------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Wed Aug 23 12:06:25 2017
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'top.sdc'
Warning (332060): Node: ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ram_top:ram_top1|fail_count[1] is being clocked by ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ram_top:ram_top2|fail_count[1] is being clocked by ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ram_top:ram_top3|fail_count[1] is being clocked by ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ram_top:ram_top4|fail_count[1] is being clocked by ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: clk_fast was found on node: pll1|pll1|altpll_component|auto_generated|pll1|clk[0] with settings that do not match the following PLL specifications:
        Warning (332056): -multiply_by (expected: 101, found: 480), -divide_by (expected: 50, found: 40)
    Warning (332056): Clock: clk_slow_even was found on node: pll1|pll1|altpll_component|auto_generated|pll1|clk[1] with settings that do not match the following PLL specifications:
        Warning (332056): -multiply_by (expected: 101, found: 480), -divide_by (expected: 100, found: 80)
    Warning (332056): Clock: clk_slow_odd was found on node: pll1|pll1|altpll_component|auto_generated|pll1|clk[2] with settings that do not match the following PLL specifications:
        Warning (332056): -multiply_by (expected: 101, found: 480), -divide_by (expected: 100, found: 80)
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Fall) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From clk_slow_even (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From clk_slow_odd (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Fall) to CLOCK_50 (Fall) (setup and hold)
    Critical Warning (332169): From clk_fast (Rise) to clk_fast (Rise) (setup and hold)
    Critical Warning (332169): From clk_fast (Rise) to clk_slow_even (Rise) (setup and hold)
    Critical Warning (332169): From clk_slow_even (Rise) to clk_slow_even (Rise) (setup and hold)
    Critical Warning (332169): From clk_fast (Rise) to clk_slow_odd (Rise) (setup and hold)
    Critical Warning (332169): From clk_slow_odd (Rise) to clk_slow_odd (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.518
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.518             -48.764 clk_fast 
    Info (332119):    -0.314              -3.456 CLOCK_50 
    Info (332119):     0.496               0.000 clk_slow_odd 
    Info (332119):     0.498               0.000 clk_slow_even 
Info (332146): Worst-case hold slack is 0.336
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.336               0.000 clk_fast 
    Info (332119):     0.336               0.000 clk_slow_odd 
    Info (332119):     0.337               0.000 clk_slow_even 
    Info (332119):     0.403               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 15.298
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.298               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 2.875
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.875               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -2.027
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.027             -96.616 clk_fast 
    Info (332119):     1.048               0.000 clk_slow_even 
    Info (332119):     1.048               0.000 clk_slow_odd 
    Info (332119):     4.071               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 16 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 16
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 4.213 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ram_top:ram_top1|fail_count[1] is being clocked by ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ram_top:ram_top2|fail_count[1] is being clocked by ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ram_top:ram_top3|fail_count[1] is being clocked by ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ram_top:ram_top4|fail_count[1] is being clocked by ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: clk_fast was found on node: pll1|pll1|altpll_component|auto_generated|pll1|clk[0] with settings that do not match the following PLL specifications:
        Warning (332056): -multiply_by (expected: 101, found: 480), -divide_by (expected: 50, found: 40)
    Warning (332056): Clock: clk_slow_even was found on node: pll1|pll1|altpll_component|auto_generated|pll1|clk[1] with settings that do not match the following PLL specifications:
        Warning (332056): -multiply_by (expected: 101, found: 480), -divide_by (expected: 100, found: 80)
    Warning (332056): Clock: clk_slow_odd was found on node: pll1|pll1|altpll_component|auto_generated|pll1|clk[2] with settings that do not match the following PLL specifications:
        Warning (332056): -multiply_by (expected: 101, found: 480), -divide_by (expected: 100, found: 80)
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Fall) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From clk_slow_even (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From clk_slow_odd (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Fall) to CLOCK_50 (Fall) (setup and hold)
    Critical Warning (332169): From clk_fast (Rise) to clk_fast (Rise) (setup and hold)
    Critical Warning (332169): From clk_fast (Rise) to clk_slow_even (Rise) (setup and hold)
    Critical Warning (332169): From clk_slow_even (Rise) to clk_slow_even (Rise) (setup and hold)
    Critical Warning (332169): From clk_fast (Rise) to clk_slow_odd (Rise) (setup and hold)
    Critical Warning (332169): From clk_slow_odd (Rise) to clk_slow_odd (Rise) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.221
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.221             -39.083 clk_fast 
    Info (332119):    -0.033              -0.351 CLOCK_50 
    Info (332119):     0.607               0.000 clk_slow_odd 
    Info (332119):     0.626               0.000 clk_slow_even 
Info (332146): Worst-case hold slack is 0.316
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.316               0.000 clk_slow_odd 
    Info (332119):     0.317               0.000 clk_slow_even 
    Info (332119):     0.335               0.000 clk_fast 
    Info (332119):     0.354               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 15.612
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.612               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 2.646
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.646               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -1.983
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.983             -94.680 clk_fast 
    Info (332119):     1.048               0.000 clk_slow_even 
    Info (332119):     1.048               0.000 clk_slow_odd 
    Info (332119):     4.054               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 16 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 16
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 4.741 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ram_top:ram_top1|fail_count[1] is being clocked by ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ram_top:ram_top2|fail_count[1] is being clocked by ram_top:ram_top2|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ram_top:ram_top3|fail_count[1] is being clocked by ram_top:ram_top3|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ram_top:ram_top4|fail_count[1] is being clocked by ram_top:ram_top4|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: clk_fast was found on node: pll1|pll1|altpll_component|auto_generated|pll1|clk[0] with settings that do not match the following PLL specifications:
        Warning (332056): -multiply_by (expected: 101, found: 480), -divide_by (expected: 50, found: 40)
    Warning (332056): Clock: clk_slow_even was found on node: pll1|pll1|altpll_component|auto_generated|pll1|clk[1] with settings that do not match the following PLL specifications:
        Warning (332056): -multiply_by (expected: 101, found: 480), -divide_by (expected: 100, found: 80)
    Warning (332056): Clock: clk_slow_odd was found on node: pll1|pll1|altpll_component|auto_generated|pll1|clk[2] with settings that do not match the following PLL specifications:
        Warning (332056): -multiply_by (expected: 101, found: 480), -divide_by (expected: 100, found: 80)
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Fall) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From clk_slow_even (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From clk_slow_odd (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Fall) to CLOCK_50 (Fall) (setup and hold)
    Critical Warning (332169): From clk_fast (Rise) to clk_fast (Rise) (setup and hold)
    Critical Warning (332169): From clk_fast (Rise) to clk_slow_even (Rise) (setup and hold)
    Critical Warning (332169): From clk_slow_even (Rise) to clk_slow_even (Rise) (setup and hold)
    Critical Warning (332169): From clk_fast (Rise) to clk_slow_odd (Rise) (setup and hold)
    Critical Warning (332169): From clk_slow_odd (Rise) to clk_slow_odd (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 0.362
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.362               0.000 clk_fast 
    Info (332119):     1.090               0.000 clk_slow_even 
    Info (332119):     1.100               0.000 clk_slow_odd 
    Info (332119):     1.153               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.135
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.135               0.000 clk_fast 
    Info (332119):     0.137               0.000 clk_slow_even 
    Info (332119):     0.137               0.000 clk_slow_odd 
    Info (332119):     0.182               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 17.544
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.544               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 1.362
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.362               0.000 CLOCK_50 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case minimum pulse width slack is -0.334
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.334             -18.704 clk_fast 
    Info (332119):     1.333               0.000 clk_slow_even 
    Info (332119):     1.333               0.000 clk_slow_odd 
    Info (332119):     4.391               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 16 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 16
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 7.156 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 72 warnings
    Info: Peak virtual memory: 1162 megabytes
    Info: Processing ended: Wed Aug 23 12:06:27 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


