<!DOCTYPE html>
<html>
<head>
    <meta name="google-site-verification" content="2PzuEDo5WBPRt9_wr8rZZvBelpfGOQD9nLpfyUOpOr0" />
    <link href='https://fonts.googleapis.com/css?family=Open+Sans' rel='stylesheet' type='text/css'>
    <link rel="stylesheet" href="res/style.css" type="text/css">
    <title>Tianji Liu</title>
</head>

<body>

<div id="header">
<div id="info">
<h1 id="name">Tianji Liu</h1>
<p>Ph.D. Candidate</p>
<p>
    <a href="https://www.cse.cuhk.edu.hk/" target="_blank">Department of Computer Science and Engineering</a>
    <br>
    <a href="https://www.cuhk.edu.hk/english/" target="_blank">The Chinese University of Hong Kong</a>
</p>
<p>
    tjliu [at] cse.cuhk.edu.hk
</p>
<p class="icons">
    <a href="https://www.linkedin.com/in/tianji-liu-60b388219" target="_blank"><img src="res/icon-linkedin.png"></a>
    <a href="https://github.com/tefantasy" target="_blank"><img src="res/icon-github.png"></a>
    <a href="https://scholar.google.com/citations?user=dhAmTS8AAAAJ" target="_blank"><img src="res/icon-google-scholar.png"></a>
</p>
</div>

<div id="photo">
<img src="res/photo.jpg">
</div>
</div>

<p>
    Tianji Liu is currently a Ph.D. candidate at 
    <a href="https://www.cuhk.edu.hk/english/" target="_blank">The Chinese University of Hong Kong</a>
    supervised by
    <a href="https://www.cse.cuhk.edu.hk/~fyyoung/" target="_blank">Prof. Evangeline F.Y. Young</a>. 
    He graduated with M.Sc. from 
    <a href="https://www.ucl.ac.uk/" target="_blank">University College London</a>
    in 2020 and B.Eng. from
    <a href="https://www.tsinghua.edu.cn/en/" target="_blank">Tsinghua University</a>
    in 2019. His research interests are parallel and efficient algorithms for logic synthesis
    and verification. 
</p>

<h2>Publications</h2>
<ul id="pubs">
<li>
<b>Tianji Liu</b>, Evangeline F.Y. Young, "Simulation-based Parallel Sweeping: A New Perspective on Combinational Equivalence Checking", 62nd ACM/IEEE Design Automation Conference (<b>DAC</b>), 2025. [<a href="docs/dac25_gpu_cec.pdf" target="_blank">paper</a>] [<a href="docs/dac25_gpu_cec_slides.pdf" target="_blank">slides</a>] 
</li>
<li>
<b>Tianji Liu</b>, Yang Sun, Lei Chen, Xing Li, Mingxuan Yuan, Evangeline F.Y. Young, "A Unified Parallel Framework for LUT Mapping and Logic Optimization", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (<b>TCAD</b>), 2024. [<a href="https://github.com/cuhk-eda/CULS?tab=readme-ov-file#executable-of-lut-mapping-and-mapping-based-optimization" target="_blank">executable</a>] 
</li>
<li>
Yang Sun*, <b>Tianji Liu</b>*, Martin D.F. Wong, Evangeline F.Y. Young, "Massively Parallel AIG Resubstitution", 61st ACM/IEEE Design Automation Conference (<b>DAC</b>), 2024. [<a href="https://github.com/cuhk-eda/CULS" target="_blank">code</a>] [<a href="docs/dac24_gpu_resub.pdf" target="_blank">paper</a>] [<a href="docs/dac24_gpu_resub_slides.pdf" target="_blank">slides</a>] 
</li>
<li>
<b>Tianji Liu</b>, Qijing Wang, Lixin Liu, Fangzhou Wang, Evangeline F.Y. Young, "On Advanced Methodologies for Microarchitecture Design Space Exploration", Great Lakes Symposium on VLSI (<b>GLSVLSI</b>), 2024. [<a href="docs/glsvlsi24_dse.pdf" target="_blank">paper</a>] 
</li>
<li>
Lixin Liu, <b>Tianji Liu</b>, Bentian Jiang, Evangeline F.Y. Young, "Parmesan: Efficient Partitioning and Mapping Flow for DNN Training on General Device Topology", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (<b>TCAD</b>), 2024. 
</li>
<li>
<b>Tianji Liu</b>, Lei Chen, Xing Li, Mingxuan Yuan, Evangeline F.Y. Young, "FineMap: A Fine-grained GPU-parallel LUT Mapping Engine", 29th Asia and South Pacific Design Automation Conference (<b>ASP-DAC</b>), 2024. (<b>Best Paper Award</b>) [<a href="docs/aspdac24_gpu_lutmap.pdf" target="_blank">paper</a>] [<a href="docs/aspdac24_gpu_lutmap_updated_results.pdf" target="_blank">updated results</a>] [<a href="docs/aspdac24_gpu_lutmap_slides.pdf" target="_blank">slides</a>] [<a href="https://github.com/cuhk-eda/CULS?tab=readme-ov-file#executable-of-lut-mapping-and-mapping-based-optimization" target="_blank">executable</a>] 
</li>
<li>
<b>Tianji Liu</b>, Evangeline F.Y. Young, "Rethinking AIG Resynthesis in Parallel", 60th ACM/IEEE Design Automation Conference (<b>DAC</b>), 2023. (<b>Best Paper Award Nomination</b>) [<a href="https://github.com/cuhk-eda/CULS" target="_blank">code</a>] [<a href="docs/dac23_gpu_logic_resyn.pdf" target="_blank">paper</a>] [<a href="docs/dac23_gpu_logic_resyn_updated_results.pdf" target="_blank">updated results</a>] [<a href="docs/dac23_gpu_logic_resyn_slides.pdf" target="_blank">slides</a>] 
</li>
<li>
Shiju Lin, Jinwei Liu, <b>Tianji Liu</b>, Martin D.F. Wong, Evangeline F.Y. Young, "NovelRewrite: Node-Level Parallel AIG Rewriting", 59th ACM/IEEE Design Automation Conference (<b>DAC</b>), 2022. [<a href="https://github.com/cuhk-eda/CULS" target="_blank">code</a>] 
</li>

</ul>

<h2>Selected Awards and Honors</h2>
<ul id="awards">
<li>
Best Paper Award, 29th Asia and South Pacific Design Automation Conference, 2024. 
</li>
<li>
Best Paper Award Nomination, 60th ACM/IEEE Design Automation Conference, 2023. 
</li>
<li>
DAC Young Fellow, 2023 & 2024. 
</li>
<li>
Outstanding Tutor Award & Best TA Award, Faculty of Engineering & Department of CSE, CUHK, 2022. 
</li>
<li>
Second Place in CAD Contest at ICCAD on "Logic Gate Sizing Using ML Techniques and GPU Acceleration", 2024. 
</li>
<li>
Second Place in CAD Contest at ICCAD on "Microarchitecture Design Space Exploration", 2022. 
</li>
<li>
First Place in CAD Contest at ICCAD on "GPU-Accelerated Logic Rewriting", 2021. 
</li>

</ul>

<h2></h2>
<p>
Updated on Jun 11, 2025.
</p>

</body>
</html>
