







.version 5.0
.target sm_61
.address_size 64


.global .align 8 .b8 _ZTVSt9basic_iosIcSt11char_traitsIcEE[32];
.global .align 8 .b8 _ZTTSo[8];
.global .align 8 .b8 _ZTVSt15basic_streambufIcSt11char_traitsIcEE[128];
.global .align 8 .b8 _ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE[128];
.global .align 8 .b8 _ZTTNSt7__cxx1119basic_ostringstreamIcSt11char_traitsIcESaIcEEE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv117__class_type_infoE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv120__si_class_type_infoE[8];
.global .align 1 .b8 _ZN74_INTERNAL_52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a592906thrust6system6detail10sequential3seqE[1];
.shared .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE[24];
.global .align 1 .b8 _ZN74_INTERNAL_52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a592906thrust6system4cuda6detail5bulk_4rootE[1];
.global .align 1 .b8 _ZN74_INTERNAL_52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a592906thrust6system4cuda3parE[1];
.global .align 1 .b8 _ZN74_INTERNAL_52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a592906thrust12placeholders2_1E[1];
.global .align 1 .b8 _ZN74_INTERNAL_52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a592906thrust12placeholders2_2E[1];
.global .align 1 .b8 _ZN74_INTERNAL_52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a592906thrust12placeholders2_3E[1];
.global .align 1 .b8 _ZN74_INTERNAL_52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a592906thrust12placeholders2_4E[1];
.global .align 1 .b8 _ZN74_INTERNAL_52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a592906thrust12placeholders2_5E[1];
.global .align 1 .b8 _ZN74_INTERNAL_52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a592906thrust12placeholders2_6E[1];
.global .align 1 .b8 _ZN74_INTERNAL_52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a592906thrust12placeholders2_7E[1];
.global .align 1 .b8 _ZN74_INTERNAL_52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a592906thrust12placeholders2_8E[1];
.global .align 1 .b8 _ZN74_INTERNAL_52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a592906thrust12placeholders2_9E[1];
.global .align 1 .b8 _ZN74_INTERNAL_52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a592906thrust12placeholders3_10E[1];
.global .align 1 .b8 _ZN74_INTERNAL_52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a592906thrust3seqE[1];
.global .align 8 .b8 _ZTVN3c105ErrorE[40];
.global .align 1 .b8 __T21[38] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 117, 110, 115, 105, 103, 110, 101, 100, 32, 99, 104, 97, 114, 93, 0};
.global .align 1 .b8 __T22[36] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 115, 105, 103, 110, 101, 100, 32, 99, 104, 97, 114, 93, 0};
.global .align 1 .b8 __T23[30] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 115, 104, 111, 114, 116, 93, 0};
.global .align 1 .b8 __T24[28] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 105, 110, 116, 93, 0};
.global .align 1 .b8 __T25[29] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 108, 111, 110, 103, 93, 0};
































































































.extern .shared .align 8 .b8 _ZN6thrust6system4cuda6detail4smemE[];
.extern .shared .align 4 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE[];

.visible .entry _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot0[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<238>;
.reg .b16 %rs<224>;
.reg .b32 %r<1415>;
.reg .b64 %rd<1716>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[16384];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[16384];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[2048];

mov.u64 %rd1715, __local_depot0;
cvta.local.u64 %SP, %rd1715;
ld.param.u32 %r134, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r135, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r136, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r137, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd3, _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd160, %SP, 0;
cvta.to.local.u64 %rd2, %rd160;
mov.u32 %r1363, 0;
mov.pred %p4, 0;
@%p4 bra BB0_2;

BB0_1:
mul.wide.s32 %rd161, %r1363, 8;
add.s64 %rd162, %rd3, %rd161;
ld.param.u64 %rd163, [%rd162];
add.s64 %rd164, %rd2, %rd161;
st.local.u64 [%rd164], %rd163;
add.s32 %r1363, %r1363, 1;
setp.lt.u32	%p5, %r1363, 27;
@%p5 bra BB0_1;

BB0_2:
mov.u32 %r139, %nctaid.y;
mov.u32 %r140, %ctaid.z;
mov.u32 %r141, %ctaid.y;
mad.lo.s32 %r142, %r139, %r140, %r141;
mov.u32 %r143, %nctaid.x;
mov.u32 %r144, %ctaid.x;
mad.lo.s32 %r1365, %r142, %r143, %r144;
setp.ge.u32	%p6, %r1365, %r134;
@%p6 bra BB0_299;

ld.param.u32 %r146, [%rd1+108];
mul.lo.s32 %r4, %r1365, %r146;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r1364, %r5, -1;
mov.u32 %r1366, 0;
setp.lt.s32	%p7, %r1364, 1;
@%p7 bra BB0_6;

mul.wide.s32 %rd165, %r5, 4;
add.s64 %rd1707, %rd2, %rd165;
mov.u32 %r1366, 0;

BB0_5:
ld.local.u32 %r148, [%rd1707+4];
rem.u32 %r149, %r1365, %r148;
ld.local.u32 %r150, [%rd1707+104];
mad.lo.s32 %r1366, %r150, %r149, %r1366;
div.u32 %r1365, %r1365, %r148;
add.s64 %rd1707, %rd1707, -4;
add.s32 %r1364, %r1364, -1;
setp.gt.s32	%p8, %r1364, 0;
@%p8 bra BB0_5;

BB0_6:
ld.param.u64 %rd8, [%rd1];
ld.local.u32 %r151, [%rd2+108];
mad.lo.s32 %r15, %r151, %r1365, %r1366;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 1024;
setp.lt.u32	%p1, %r16, %r135;
mov.u64 %rd166, 0;
setp.ge.u32	%p9, %r16, %r135;
mov.u64 %rd1714, %rd166;
@%p9 bra BB0_8;

cvta.to.global.u64 %rd167, %rd8;
mad.lo.s32 %r152, %r16, %r136, %r4;
mul.wide.u32 %rd168, %r152, 8;
add.s64 %rd169, %rd167, %rd168;
ld.global.u64 %rd9, [%rd169];
mov.u64 %rd1714, %rd9;

BB0_8:
mov.u64 %rd10, %rd1714;
mov.u64 %rd1713, %rd166;
@%p9 bra BB0_10;

ld.local.u64 %rd171, [%rd2];
cvta.to.global.u64 %rd172, %rd171;
mad.lo.s32 %r153, %r16, %r137, %r15;
mul.wide.u32 %rd173, %r153, 8;
add.s64 %rd174, %rd172, %rd173;
ld.global.u64 %rd1713, [%rd174];

BB0_10:
selp.u16	%rs12, 1, 0, %p1;
cvt.s64.s32	%rd176, %r16;
mul.wide.s32 %rd177, %r16, 8;
mov.u64 %rd178, _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd13, %rd178, %rd177;
st.shared.u64 [%rd13], %rd10;
mov.u64 %rd179, _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd14, %rd179, %rd177;
st.shared.u64 [%rd14], %rd1713;
mov.u64 %rd180, _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd15, %rd180, %rd176;
st.shared.u8 [%rd15], %rs12;
setp.lt.u32	%p2, %r17, %r135;
setp.ge.u32	%p11, %r17, %r135;
mov.u64 %rd1712, %rd166;
@%p11 bra BB0_12;

cvta.to.global.u64 %rd181, %rd8;
mad.lo.s32 %r154, %r17, %r136, %r4;
mul.wide.u32 %rd182, %r154, 8;
add.s64 %rd183, %rd181, %rd182;
ld.global.u64 %rd1712, [%rd183];

BB0_12:
mov.u64 %rd1711, %rd166;
@%p11 bra BB0_14;

ld.local.u64 %rd185, [%rd2];
cvta.to.global.u64 %rd186, %rd185;
mad.lo.s32 %r155, %r17, %r137, %r15;
mul.wide.u32 %rd187, %r155, 8;
add.s64 %rd188, %rd186, %rd187;
ld.global.u64 %rd1711, [%rd188];

BB0_14:
selp.u16	%rs13, 1, 0, %p2;
st.shared.u64 [%rd13+8192], %rd1712;
st.shared.u64 [%rd14+8192], %rd1711;
st.shared.u8 [%rd15+1024], %rs13;
bar.sync 0;
shl.b32 %r156, %r16, 1;
mul.wide.u32 %rd189, %r156, 8;
add.s64 %rd191, %rd178, %rd189;
ld.shared.u64 %rd20, [%rd191+8];
ld.shared.u64 %rd21, [%rd191];
setp.le.s64	%p13, %rd21, %rd20;
@%p13 bra BB0_16;

cvt.u64.u32	%rd192, %r156;
add.s64 %rd194, %rd180, %rd192;
ld.shared.u8 %rs14, [%rd194];
mov.u32 %r1367, 1;
setp.ne.s16	%p14, %rs14, 0;
@%p14 bra BB0_17;

BB0_16:
cvt.u64.u32	%rd195, %r156;
add.s64 %rd197, %rd180, %rd195;
ld.shared.u8 %rs15, [%rd197+1];
setp.eq.s16	%p15, %rs15, 0;
selp.u32	%r1367, 1, 0, %p15;

BB0_17:
and.b32 %r162, %r16, 1;
setp.ne.s32	%p16, %r1367, %r162;
@%p16 bra BB0_19;

add.s64 %rd200, %rd179, %rd189;
cvt.u64.u32	%rd201, %r156;
st.shared.u64 [%rd191], %rd20;
st.shared.u64 [%rd191+8], %rd21;
ld.shared.u64 %rd205, [%rd200];
ld.shared.u64 %rd206, [%rd200+8];
st.shared.u64 [%rd200], %rd206;
st.shared.u64 [%rd200+8], %rd205;
add.s64 %rd208, %rd180, %rd201;
ld.shared.u8 %rs16, [%rd208];
ld.shared.u8 %rs17, [%rd208+1];
st.shared.u8 [%rd208], %rs17;
st.shared.u8 [%rd208+1], %rs16;

BB0_19:
bar.sync 0;
sub.s32 %r22, %r156, %r162;
add.s32 %r168, %r22, 2;
mul.wide.u32 %rd209, %r168, 8;
add.s64 %rd211, %rd178, %rd209;
mul.wide.u32 %rd212, %r22, 8;
add.s64 %rd213, %rd178, %rd212;
ld.shared.u64 %rd22, [%rd211];
ld.shared.u64 %rd23, [%rd213];
setp.le.s64	%p17, %rd23, %rd22;
@%p17 bra BB0_21;

cvt.u64.u32	%rd214, %r22;
add.s64 %rd216, %rd180, %rd214;
ld.shared.u8 %rs18, [%rd216];
mov.u32 %r1368, 1;
setp.ne.s16	%p18, %rs18, 0;
@%p18 bra BB0_22;

BB0_21:
cvt.u64.u32	%rd217, %r168;
add.s64 %rd219, %rd180, %rd217;
ld.shared.u8 %rs19, [%rd219];
setp.eq.s16	%p19, %rs19, 0;
selp.u32	%r1368, 1, 0, %p19;

BB0_22:
bfe.u32 %r180, %r16, 1, 1;
setp.ne.s32	%p20, %r1368, %r180;
@%p20 bra BB0_24;

add.s64 %rd222, %rd179, %rd212;
add.s64 %rd224, %rd179, %rd209;
cvt.u64.u32	%rd225, %r22;
st.shared.u64 [%rd213], %rd22;
cvt.u64.u32	%rd229, %r168;
st.shared.u64 [%rd211], %rd23;
ld.shared.u64 %rd232, [%rd222];
ld.shared.u64 %rd233, [%rd224];
st.shared.u64 [%rd222], %rd233;
st.shared.u64 [%rd224], %rd232;
add.s64 %rd235, %rd180, %rd225;
ld.shared.u8 %rs20, [%rd235];
add.s64 %rd236, %rd180, %rd229;
ld.shared.u8 %rs21, [%rd236];
st.shared.u8 [%rd235], %rs21;
st.shared.u8 [%rd236], %rs20;

BB0_24:
bar.sync 0;
ld.shared.u64 %rd24, [%rd191+8];
ld.shared.u64 %rd25, [%rd191];
setp.le.s64	%p21, %rd25, %rd24;
@%p21 bra BB0_26;

cvt.u64.u32	%rd240, %r156;
add.s64 %rd242, %rd180, %rd240;
ld.shared.u8 %rs22, [%rd242];
mov.u32 %r1369, 1;
setp.ne.s16	%p22, %rs22, 0;
@%p22 bra BB0_27;

BB0_26:
cvt.u64.u32	%rd243, %r156;
add.s64 %rd245, %rd180, %rd243;
ld.shared.u8 %rs23, [%rd245+1];
setp.eq.s16	%p23, %rs23, 0;
selp.u32	%r1369, 1, 0, %p23;

BB0_27:
bfe.u32 %r195, %r16, 1, 1;
setp.ne.s32	%p24, %r1369, %r195;
@%p24 bra BB0_29;

cvt.u64.u32	%rd246, %r156;
st.shared.u64 [%rd191], %rd24;
st.shared.u64 [%rd191+8], %rd25;
add.s64 %rd251, %rd179, %rd189;
ld.shared.u64 %rd252, [%rd251];
ld.shared.u64 %rd253, [%rd251+8];
st.shared.u64 [%rd251], %rd253;
st.shared.u64 [%rd251+8], %rd252;
add.s64 %rd255, %rd180, %rd246;
ld.shared.u8 %rs24, [%rd255];
ld.shared.u8 %rs25, [%rd255+1];
st.shared.u8 [%rd255], %rs25;
st.shared.u8 [%rd255+1], %rs24;

BB0_29:
bar.sync 0;
and.b32 %r198, %r16, 3;
sub.s32 %r28, %r156, %r198;
add.s32 %r200, %r28, 4;
mul.wide.u32 %rd256, %r200, 8;
add.s64 %rd258, %rd178, %rd256;
mul.wide.u32 %rd259, %r28, 8;
add.s64 %rd260, %rd178, %rd259;
ld.shared.u64 %rd26, [%rd258];
ld.shared.u64 %rd27, [%rd260];
setp.le.s64	%p25, %rd27, %rd26;
@%p25 bra BB0_31;

cvt.u64.u32	%rd261, %r28;
add.s64 %rd263, %rd180, %rd261;
ld.shared.u8 %rs26, [%rd263];
mov.u32 %r1370, 1;
setp.ne.s16	%p26, %rs26, 0;
@%p26 bra BB0_32;

BB0_31:
cvt.u64.u32	%rd264, %r200;
add.s64 %rd266, %rd180, %rd264;
ld.shared.u8 %rs27, [%rd266];
setp.eq.s16	%p27, %rs27, 0;
selp.u32	%r1370, 1, 0, %p27;

BB0_32:
bfe.u32 %r212, %r16, 2, 1;
setp.ne.s32	%p28, %r1370, %r212;
@%p28 bra BB0_34;

add.s64 %rd269, %rd179, %rd259;
add.s64 %rd271, %rd179, %rd256;
cvt.u64.u32	%rd272, %r28;
st.shared.u64 [%rd260], %rd26;
cvt.u64.u32	%rd276, %r200;
st.shared.u64 [%rd258], %rd27;
ld.shared.u64 %rd279, [%rd269];
ld.shared.u64 %rd280, [%rd271];
st.shared.u64 [%rd269], %rd280;
st.shared.u64 [%rd271], %rd279;
add.s64 %rd282, %rd180, %rd272;
ld.shared.u8 %rs28, [%rd282];
add.s64 %rd283, %rd180, %rd276;
ld.shared.u8 %rs29, [%rd283];
st.shared.u8 [%rd282], %rs29;
st.shared.u8 [%rd283], %rs28;

BB0_34:
bar.sync 0;
ld.shared.u64 %rd28, [%rd211];
ld.shared.u64 %rd29, [%rd213];
setp.le.s64	%p29, %rd29, %rd28;
@%p29 bra BB0_36;

cvt.u64.u32	%rd289, %r22;
add.s64 %rd291, %rd180, %rd289;
ld.shared.u8 %rs30, [%rd291];
mov.u32 %r1371, 1;
setp.ne.s16	%p30, %rs30, 0;
@%p30 bra BB0_37;

BB0_36:
cvt.u64.u32	%rd292, %r168;
add.s64 %rd294, %rd180, %rd292;
ld.shared.u8 %rs31, [%rd294];
setp.eq.s16	%p31, %rs31, 0;
selp.u32	%r1371, 1, 0, %p31;

BB0_37:
bfe.u32 %r235, %r16, 2, 1;
setp.ne.s32	%p32, %r1371, %r235;
@%p32 bra BB0_39;

cvt.u64.u32	%rd295, %r22;
st.shared.u64 [%rd213], %rd28;
cvt.u64.u32	%rd299, %r168;
st.shared.u64 [%rd211], %rd29;
add.s64 %rd303, %rd179, %rd212;
ld.shared.u64 %rd304, [%rd303];
add.s64 %rd305, %rd179, %rd209;
ld.shared.u64 %rd306, [%rd305];
st.shared.u64 [%rd303], %rd306;
st.shared.u64 [%rd305], %rd304;
add.s64 %rd308, %rd180, %rd295;
ld.shared.u8 %rs32, [%rd308];
add.s64 %rd309, %rd180, %rd299;
ld.shared.u8 %rs33, [%rd309];
st.shared.u8 [%rd308], %rs33;
st.shared.u8 [%rd309], %rs32;

BB0_39:
bar.sync 0;
ld.shared.u64 %rd30, [%rd191+8];
ld.shared.u64 %rd31, [%rd191];
setp.le.s64	%p33, %rd31, %rd30;
@%p33 bra BB0_41;

cvt.u64.u32	%rd313, %r156;
add.s64 %rd315, %rd180, %rd313;
ld.shared.u8 %rs34, [%rd315];
mov.u32 %r1372, 1;
setp.ne.s16	%p34, %rs34, 0;
@%p34 bra BB0_42;

BB0_41:
cvt.u64.u32	%rd316, %r156;
add.s64 %rd318, %rd180, %rd316;
ld.shared.u8 %rs35, [%rd318+1];
setp.eq.s16	%p35, %rs35, 0;
selp.u32	%r1372, 1, 0, %p35;

BB0_42:
bfe.u32 %r249, %r16, 2, 1;
setp.ne.s32	%p36, %r1372, %r249;
@%p36 bra BB0_44;

cvt.u64.u32	%rd319, %r156;
st.shared.u64 [%rd191], %rd30;
st.shared.u64 [%rd191+8], %rd31;
add.s64 %rd324, %rd179, %rd189;
ld.shared.u64 %rd325, [%rd324];
ld.shared.u64 %rd326, [%rd324+8];
st.shared.u64 [%rd324], %rd326;
st.shared.u64 [%rd324+8], %rd325;
add.s64 %rd328, %rd180, %rd319;
ld.shared.u8 %rs36, [%rd328];
ld.shared.u8 %rs37, [%rd328+1];
st.shared.u8 [%rd328], %rs37;
st.shared.u8 [%rd328+1], %rs36;

BB0_44:
bar.sync 0;
and.b32 %r252, %r16, 7;
sub.s32 %r36, %r156, %r252;
add.s32 %r254, %r36, 8;
mul.wide.u32 %rd329, %r254, 8;
add.s64 %rd331, %rd178, %rd329;
mul.wide.u32 %rd332, %r36, 8;
add.s64 %rd333, %rd178, %rd332;
ld.shared.u64 %rd32, [%rd331];
ld.shared.u64 %rd33, [%rd333];
setp.le.s64	%p37, %rd33, %rd32;
@%p37 bra BB0_46;

cvt.u64.u32	%rd334, %r36;
add.s64 %rd336, %rd180, %rd334;
ld.shared.u8 %rs38, [%rd336];
mov.u32 %r1373, 1;
setp.ne.s16	%p38, %rs38, 0;
@%p38 bra BB0_47;

BB0_46:
cvt.u64.u32	%rd337, %r254;
add.s64 %rd339, %rd180, %rd337;
ld.shared.u8 %rs39, [%rd339];
setp.eq.s16	%p39, %rs39, 0;
selp.u32	%r1373, 1, 0, %p39;

BB0_47:
bfe.u32 %r266, %r16, 3, 1;
setp.ne.s32	%p40, %r1373, %r266;
@%p40 bra BB0_49;

add.s64 %rd342, %rd179, %rd332;
add.s64 %rd344, %rd179, %rd329;
cvt.u64.u32	%rd345, %r36;
st.shared.u64 [%rd333], %rd32;
cvt.u64.u32	%rd349, %r254;
st.shared.u64 [%rd331], %rd33;
ld.shared.u64 %rd352, [%rd342];
ld.shared.u64 %rd353, [%rd344];
st.shared.u64 [%rd342], %rd353;
st.shared.u64 [%rd344], %rd352;
add.s64 %rd355, %rd180, %rd345;
ld.shared.u8 %rs40, [%rd355];
add.s64 %rd356, %rd180, %rd349;
ld.shared.u8 %rs41, [%rd356];
st.shared.u8 [%rd355], %rs41;
st.shared.u8 [%rd356], %rs40;

BB0_49:
bar.sync 0;
ld.shared.u64 %rd34, [%rd258];
ld.shared.u64 %rd35, [%rd260];
setp.le.s64	%p41, %rd35, %rd34;
@%p41 bra BB0_51;

cvt.u64.u32	%rd362, %r28;
add.s64 %rd364, %rd180, %rd362;
ld.shared.u8 %rs42, [%rd364];
mov.u32 %r1374, 1;
setp.ne.s16	%p42, %rs42, 0;
@%p42 bra BB0_52;

BB0_51:
cvt.u64.u32	%rd365, %r200;
add.s64 %rd367, %rd180, %rd365;
ld.shared.u8 %rs43, [%rd367];
setp.eq.s16	%p43, %rs43, 0;
selp.u32	%r1374, 1, 0, %p43;

BB0_52:
bfe.u32 %r289, %r16, 3, 1;
setp.ne.s32	%p44, %r1374, %r289;
@%p44 bra BB0_54;

cvt.u64.u32	%rd368, %r28;
st.shared.u64 [%rd260], %rd34;
cvt.u64.u32	%rd372, %r200;
st.shared.u64 [%rd258], %rd35;
add.s64 %rd376, %rd179, %rd259;
ld.shared.u64 %rd377, [%rd376];
add.s64 %rd378, %rd179, %rd256;
ld.shared.u64 %rd379, [%rd378];
st.shared.u64 [%rd376], %rd379;
st.shared.u64 [%rd378], %rd377;
add.s64 %rd381, %rd180, %rd368;
ld.shared.u8 %rs44, [%rd381];
add.s64 %rd382, %rd180, %rd372;
ld.shared.u8 %rs45, [%rd382];
st.shared.u8 [%rd381], %rs45;
st.shared.u8 [%rd382], %rs44;

BB0_54:
bar.sync 0;
ld.shared.u64 %rd36, [%rd211];
ld.shared.u64 %rd37, [%rd213];
setp.le.s64	%p45, %rd37, %rd36;
@%p45 bra BB0_56;

cvt.u64.u32	%rd388, %r22;
add.s64 %rd390, %rd180, %rd388;
ld.shared.u8 %rs46, [%rd390];
mov.u32 %r1375, 1;
setp.ne.s16	%p46, %rs46, 0;
@%p46 bra BB0_57;

BB0_56:
cvt.u64.u32	%rd391, %r168;
add.s64 %rd393, %rd180, %rd391;
ld.shared.u8 %rs47, [%rd393];
setp.eq.s16	%p47, %rs47, 0;
selp.u32	%r1375, 1, 0, %p47;

BB0_57:
bfe.u32 %r311, %r16, 3, 1;
setp.ne.s32	%p48, %r1375, %r311;
@%p48 bra BB0_59;

mul.wide.u32 %rd1705, %r22, 8;
cvt.u64.u32	%rd394, %r22;
st.shared.u64 [%rd213], %rd36;
cvt.u64.u32	%rd398, %r168;
st.shared.u64 [%rd211], %rd37;
add.s64 %rd402, %rd179, %rd1705;
ld.shared.u64 %rd403, [%rd402];
add.s64 %rd404, %rd179, %rd209;
ld.shared.u64 %rd405, [%rd404];
st.shared.u64 [%rd402], %rd405;
st.shared.u64 [%rd404], %rd403;
add.s64 %rd407, %rd180, %rd394;
ld.shared.u8 %rs48, [%rd407];
add.s64 %rd408, %rd180, %rd398;
ld.shared.u8 %rs49, [%rd408];
st.shared.u8 [%rd407], %rs49;
st.shared.u8 [%rd408], %rs48;

BB0_59:
bar.sync 0;
ld.shared.u64 %rd38, [%rd191+8];
ld.shared.u64 %rd39, [%rd191];
setp.le.s64	%p49, %rd39, %rd38;
@%p49 bra BB0_61;

cvt.u64.u32	%rd412, %r156;
add.s64 %rd414, %rd180, %rd412;
ld.shared.u8 %rs50, [%rd414];
mov.u32 %r1376, 1;
setp.ne.s16	%p50, %rs50, 0;
@%p50 bra BB0_62;

BB0_61:
cvt.u64.u32	%rd415, %r156;
add.s64 %rd417, %rd180, %rd415;
ld.shared.u8 %rs51, [%rd417+1];
setp.eq.s16	%p51, %rs51, 0;
selp.u32	%r1376, 1, 0, %p51;

BB0_62:
bfe.u32 %r325, %r16, 3, 1;
setp.ne.s32	%p52, %r1376, %r325;
@%p52 bra BB0_64;

mul.wide.u32 %rd1704, %r156, 8;
cvt.u64.u32	%rd418, %r156;
st.shared.u64 [%rd191], %rd38;
st.shared.u64 [%rd191+8], %rd39;
add.s64 %rd423, %rd179, %rd1704;
ld.shared.u64 %rd424, [%rd423];
ld.shared.u64 %rd425, [%rd423+8];
st.shared.u64 [%rd423], %rd425;
st.shared.u64 [%rd423+8], %rd424;
add.s64 %rd427, %rd180, %rd418;
ld.shared.u8 %rs52, [%rd427];
ld.shared.u8 %rs53, [%rd427+1];
st.shared.u8 [%rd427], %rs53;
st.shared.u8 [%rd427+1], %rs52;

BB0_64:
bar.sync 0;
and.b32 %r328, %r16, 15;
sub.s32 %r46, %r156, %r328;
add.s32 %r330, %r46, 16;
mul.wide.u32 %rd428, %r330, 8;
add.s64 %rd430, %rd178, %rd428;
mul.wide.u32 %rd431, %r46, 8;
add.s64 %rd432, %rd178, %rd431;
ld.shared.u64 %rd40, [%rd430];
ld.shared.u64 %rd41, [%rd432];
setp.le.s64	%p53, %rd41, %rd40;
@%p53 bra BB0_66;

cvt.u64.u32	%rd433, %r46;
add.s64 %rd435, %rd180, %rd433;
ld.shared.u8 %rs54, [%rd435];
mov.u32 %r1377, 1;
setp.ne.s16	%p54, %rs54, 0;
@%p54 bra BB0_67;

BB0_66:
cvt.u64.u32	%rd436, %r330;
add.s64 %rd438, %rd180, %rd436;
ld.shared.u8 %rs55, [%rd438];
setp.eq.s16	%p55, %rs55, 0;
selp.u32	%r1377, 1, 0, %p55;

BB0_67:
bfe.u32 %r342, %r16, 4, 1;
setp.ne.s32	%p56, %r1377, %r342;
@%p56 bra BB0_69;

add.s64 %rd441, %rd179, %rd431;
add.s64 %rd443, %rd179, %rd428;
cvt.u64.u32	%rd444, %r46;
st.shared.u64 [%rd432], %rd40;
cvt.u64.u32	%rd448, %r330;
st.shared.u64 [%rd430], %rd41;
ld.shared.u64 %rd451, [%rd441];
ld.shared.u64 %rd452, [%rd443];
st.shared.u64 [%rd441], %rd452;
st.shared.u64 [%rd443], %rd451;
add.s64 %rd454, %rd180, %rd444;
ld.shared.u8 %rs56, [%rd454];
add.s64 %rd455, %rd180, %rd448;
ld.shared.u8 %rs57, [%rd455];
st.shared.u8 [%rd454], %rs57;
st.shared.u8 [%rd455], %rs56;

BB0_69:
bar.sync 0;
ld.shared.u64 %rd42, [%rd331];
ld.shared.u64 %rd43, [%rd333];
setp.le.s64	%p57, %rd43, %rd42;
@%p57 bra BB0_71;

cvt.u64.u32	%rd461, %r36;
add.s64 %rd463, %rd180, %rd461;
ld.shared.u8 %rs58, [%rd463];
mov.u32 %r1378, 1;
setp.ne.s16	%p58, %rs58, 0;
@%p58 bra BB0_72;

BB0_71:
cvt.u64.u32	%rd464, %r254;
add.s64 %rd466, %rd180, %rd464;
ld.shared.u8 %rs59, [%rd466];
setp.eq.s16	%p59, %rs59, 0;
selp.u32	%r1378, 1, 0, %p59;

BB0_72:
bfe.u32 %r365, %r16, 4, 1;
setp.ne.s32	%p60, %r1378, %r365;
@%p60 bra BB0_74;

mul.wide.u32 %rd1695, %r254, 8;
mul.wide.u32 %rd1694, %r36, 8;
cvt.u64.u32	%rd467, %r36;
st.shared.u64 [%rd333], %rd42;
cvt.u64.u32	%rd471, %r254;
st.shared.u64 [%rd331], %rd43;
add.s64 %rd475, %rd179, %rd1694;
ld.shared.u64 %rd476, [%rd475];
add.s64 %rd477, %rd179, %rd1695;
ld.shared.u64 %rd478, [%rd477];
st.shared.u64 [%rd475], %rd478;
st.shared.u64 [%rd477], %rd476;
add.s64 %rd480, %rd180, %rd467;
ld.shared.u8 %rs60, [%rd480];
add.s64 %rd481, %rd180, %rd471;
ld.shared.u8 %rs61, [%rd481];
st.shared.u8 [%rd480], %rs61;
st.shared.u8 [%rd481], %rs60;

BB0_74:
bar.sync 0;
ld.shared.u64 %rd44, [%rd258];
ld.shared.u64 %rd45, [%rd260];
setp.le.s64	%p61, %rd45, %rd44;
@%p61 bra BB0_76;

cvt.u64.u32	%rd487, %r28;
add.s64 %rd489, %rd180, %rd487;
ld.shared.u8 %rs62, [%rd489];
mov.u32 %r1379, 1;
setp.ne.s16	%p62, %rs62, 0;
@%p62 bra BB0_77;

BB0_76:
cvt.u64.u32	%rd490, %r200;
add.s64 %rd492, %rd180, %rd490;
ld.shared.u8 %rs63, [%rd492];
setp.eq.s16	%p63, %rs63, 0;
selp.u32	%r1379, 1, 0, %p63;

BB0_77:
bfe.u32 %r387, %r16, 4, 1;
setp.ne.s32	%p64, %r1379, %r387;
@%p64 bra BB0_79;

mul.wide.u32 %rd1693, %r200, 8;
mul.wide.u32 %rd1692, %r28, 8;
cvt.u64.u32	%rd493, %r28;
st.shared.u64 [%rd260], %rd44;
cvt.u64.u32	%rd497, %r200;
st.shared.u64 [%rd258], %rd45;
add.s64 %rd501, %rd179, %rd1692;
ld.shared.u64 %rd502, [%rd501];
add.s64 %rd503, %rd179, %rd1693;
ld.shared.u64 %rd504, [%rd503];
st.shared.u64 [%rd501], %rd504;
st.shared.u64 [%rd503], %rd502;
add.s64 %rd506, %rd180, %rd493;
ld.shared.u8 %rs64, [%rd506];
add.s64 %rd507, %rd180, %rd497;
ld.shared.u8 %rs65, [%rd507];
st.shared.u8 [%rd506], %rs65;
st.shared.u8 [%rd507], %rs64;

BB0_79:
bar.sync 0;
ld.shared.u64 %rd46, [%rd211];
ld.shared.u64 %rd47, [%rd213];
setp.le.s64	%p65, %rd47, %rd46;
@%p65 bra BB0_81;

cvt.u64.u32	%rd513, %r22;
add.s64 %rd515, %rd180, %rd513;
ld.shared.u8 %rs66, [%rd515];
mov.u32 %r1380, 1;
setp.ne.s16	%p66, %rs66, 0;
@%p66 bra BB0_82;

BB0_81:
cvt.u64.u32	%rd516, %r168;
add.s64 %rd518, %rd180, %rd516;
ld.shared.u8 %rs67, [%rd518];
setp.eq.s16	%p67, %rs67, 0;
selp.u32	%r1380, 1, 0, %p67;

BB0_82:
bfe.u32 %r409, %r16, 4, 1;
setp.ne.s32	%p68, %r1380, %r409;
@%p68 bra BB0_84;

mul.wide.u32 %rd1691, %r168, 8;
mul.wide.u32 %rd1690, %r22, 8;
cvt.u64.u32	%rd519, %r22;
st.shared.u64 [%rd213], %rd46;
cvt.u64.u32	%rd523, %r168;
st.shared.u64 [%rd211], %rd47;
add.s64 %rd527, %rd179, %rd1690;
ld.shared.u64 %rd528, [%rd527];
add.s64 %rd529, %rd179, %rd1691;
ld.shared.u64 %rd530, [%rd529];
st.shared.u64 [%rd527], %rd530;
st.shared.u64 [%rd529], %rd528;
add.s64 %rd532, %rd180, %rd519;
ld.shared.u8 %rs68, [%rd532];
add.s64 %rd533, %rd180, %rd523;
ld.shared.u8 %rs69, [%rd533];
st.shared.u8 [%rd532], %rs69;
st.shared.u8 [%rd533], %rs68;

BB0_84:
bar.sync 0;
ld.shared.u64 %rd48, [%rd191+8];
ld.shared.u64 %rd49, [%rd191];
setp.le.s64	%p69, %rd49, %rd48;
@%p69 bra BB0_86;

cvt.u64.u32	%rd537, %r156;
add.s64 %rd539, %rd180, %rd537;
ld.shared.u8 %rs70, [%rd539];
mov.u32 %r1381, 1;
setp.ne.s16	%p70, %rs70, 0;
@%p70 bra BB0_87;

BB0_86:
cvt.u64.u32	%rd540, %r156;
add.s64 %rd542, %rd180, %rd540;
ld.shared.u8 %rs71, [%rd542+1];
setp.eq.s16	%p71, %rs71, 0;
selp.u32	%r1381, 1, 0, %p71;

BB0_87:
bfe.u32 %r423, %r16, 4, 1;
setp.ne.s32	%p72, %r1381, %r423;
@%p72 bra BB0_89;

mul.wide.u32 %rd1689, %r156, 8;
cvt.u64.u32	%rd543, %r156;
st.shared.u64 [%rd191], %rd48;
st.shared.u64 [%rd191+8], %rd49;
add.s64 %rd548, %rd179, %rd1689;
ld.shared.u64 %rd549, [%rd548];
ld.shared.u64 %rd550, [%rd548+8];
st.shared.u64 [%rd548], %rd550;
st.shared.u64 [%rd548+8], %rd549;
add.s64 %rd552, %rd180, %rd543;
ld.shared.u8 %rs72, [%rd552];
ld.shared.u8 %rs73, [%rd552+1];
st.shared.u8 [%rd552], %rs73;
st.shared.u8 [%rd552+1], %rs72;

BB0_89:
bar.sync 0;
and.b32 %r426, %r16, 31;
sub.s32 %r58, %r156, %r426;
add.s32 %r428, %r58, 32;
mul.wide.u32 %rd553, %r428, 8;
add.s64 %rd555, %rd178, %rd553;
mul.wide.u32 %rd556, %r58, 8;
add.s64 %rd557, %rd178, %rd556;
ld.shared.u64 %rd50, [%rd555];
ld.shared.u64 %rd51, [%rd557];
setp.le.s64	%p73, %rd51, %rd50;
@%p73 bra BB0_91;

cvt.u64.u32	%rd558, %r58;
add.s64 %rd560, %rd180, %rd558;
ld.shared.u8 %rs74, [%rd560];
mov.u32 %r1382, 1;
setp.ne.s16	%p74, %rs74, 0;
@%p74 bra BB0_92;

BB0_91:
add.s32 %r1361, %r58, 32;
cvt.u64.u32	%rd561, %r1361;
add.s64 %rd563, %rd180, %rd561;
ld.shared.u8 %rs75, [%rd563];
setp.eq.s16	%p75, %rs75, 0;
selp.u32	%r1382, 1, 0, %p75;

BB0_92:
bfe.u32 %r440, %r16, 5, 1;
setp.ne.s32	%p76, %r1382, %r440;
@%p76 bra BB0_94;

add.s64 %rd1706, %rd178, %rd553;
add.s32 %r1362, %r58, 32;
mul.wide.u32 %rd1697, %r58, 8;
add.s64 %rd566, %rd179, %rd1697;
add.s64 %rd568, %rd179, %rd553;
cvt.u64.u32	%rd569, %r58;
st.shared.u64 [%rd557], %rd50;
cvt.u64.u32	%rd573, %r1362;
st.shared.u64 [%rd1706], %rd51;
ld.shared.u64 %rd576, [%rd566];
ld.shared.u64 %rd577, [%rd568];
st.shared.u64 [%rd566], %rd577;
st.shared.u64 [%rd568], %rd576;
add.s64 %rd579, %rd180, %rd569;
ld.shared.u8 %rs76, [%rd579];
add.s64 %rd580, %rd180, %rd573;
ld.shared.u8 %rs77, [%rd580];
st.shared.u8 [%rd579], %rs77;
st.shared.u8 [%rd580], %rs76;

BB0_94:
bar.sync 0;
ld.shared.u64 %rd52, [%rd430];
ld.shared.u64 %rd53, [%rd432];
setp.le.s64	%p77, %rd53, %rd52;
@%p77 bra BB0_96;

cvt.u64.u32	%rd586, %r46;
add.s64 %rd588, %rd180, %rd586;
ld.shared.u8 %rs78, [%rd588];
mov.u32 %r1383, 1;
setp.ne.s16	%p78, %rs78, 0;
@%p78 bra BB0_97;

BB0_96:
cvt.u64.u32	%rd589, %r330;
add.s64 %rd591, %rd180, %rd589;
ld.shared.u8 %rs79, [%rd591];
setp.eq.s16	%p79, %rs79, 0;
selp.u32	%r1383, 1, 0, %p79;

BB0_97:
bfe.u32 %r463, %r16, 5, 1;
setp.ne.s32	%p80, %r1383, %r463;
@%p80 bra BB0_99;

mul.wide.u32 %rd1696, %r330, 8;
mul.wide.u32 %rd1688, %r46, 8;
cvt.u64.u32	%rd592, %r46;
st.shared.u64 [%rd432], %rd52;
cvt.u64.u32	%rd596, %r330;
st.shared.u64 [%rd430], %rd53;
add.s64 %rd600, %rd179, %rd1688;
ld.shared.u64 %rd601, [%rd600];
add.s64 %rd602, %rd179, %rd1696;
ld.shared.u64 %rd603, [%rd602];
st.shared.u64 [%rd600], %rd603;
st.shared.u64 [%rd602], %rd601;
add.s64 %rd605, %rd180, %rd592;
ld.shared.u8 %rs80, [%rd605];
add.s64 %rd606, %rd180, %rd596;
ld.shared.u8 %rs81, [%rd606];
st.shared.u8 [%rd605], %rs81;
st.shared.u8 [%rd606], %rs80;

BB0_99:
bar.sync 0;
ld.shared.u64 %rd54, [%rd331];
ld.shared.u64 %rd55, [%rd333];
setp.le.s64	%p81, %rd55, %rd54;
@%p81 bra BB0_101;

cvt.u64.u32	%rd612, %r36;
add.s64 %rd614, %rd180, %rd612;
ld.shared.u8 %rs82, [%rd614];
mov.u32 %r1384, 1;
setp.ne.s16	%p82, %rs82, 0;
@%p82 bra BB0_102;

BB0_101:
cvt.u64.u32	%rd615, %r254;
add.s64 %rd617, %rd180, %rd615;
ld.shared.u8 %rs83, [%rd617];
setp.eq.s16	%p83, %rs83, 0;
selp.u32	%r1384, 1, 0, %p83;

BB0_102:
bfe.u32 %r485, %r16, 5, 1;
setp.ne.s32	%p84, %r1384, %r485;
@%p84 bra BB0_104;

mul.wide.u32 %rd1687, %r254, 8;
mul.wide.u32 %rd1686, %r36, 8;
cvt.u64.u32	%rd618, %r36;
st.shared.u64 [%rd333], %rd54;
cvt.u64.u32	%rd622, %r254;
st.shared.u64 [%rd331], %rd55;
add.s64 %rd626, %rd179, %rd1686;
ld.shared.u64 %rd627, [%rd626];
add.s64 %rd628, %rd179, %rd1687;
ld.shared.u64 %rd629, [%rd628];
st.shared.u64 [%rd626], %rd629;
st.shared.u64 [%rd628], %rd627;
add.s64 %rd631, %rd180, %rd618;
ld.shared.u8 %rs84, [%rd631];
add.s64 %rd632, %rd180, %rd622;
ld.shared.u8 %rs85, [%rd632];
st.shared.u8 [%rd631], %rs85;
st.shared.u8 [%rd632], %rs84;

BB0_104:
bar.sync 0;
ld.shared.u64 %rd56, [%rd258];
ld.shared.u64 %rd57, [%rd260];
setp.le.s64	%p85, %rd57, %rd56;
@%p85 bra BB0_106;

cvt.u64.u32	%rd638, %r28;
add.s64 %rd640, %rd180, %rd638;
ld.shared.u8 %rs86, [%rd640];
mov.u32 %r1385, 1;
setp.ne.s16	%p86, %rs86, 0;
@%p86 bra BB0_107;

BB0_106:
cvt.u64.u32	%rd641, %r200;
add.s64 %rd643, %rd180, %rd641;
ld.shared.u8 %rs87, [%rd643];
setp.eq.s16	%p87, %rs87, 0;
selp.u32	%r1385, 1, 0, %p87;

BB0_107:
bfe.u32 %r507, %r16, 5, 1;
setp.ne.s32	%p88, %r1385, %r507;
@%p88 bra BB0_109;

mul.wide.u32 %rd1685, %r200, 8;
mul.wide.u32 %rd1684, %r28, 8;
cvt.u64.u32	%rd644, %r28;
st.shared.u64 [%rd260], %rd56;
cvt.u64.u32	%rd648, %r200;
st.shared.u64 [%rd258], %rd57;
add.s64 %rd652, %rd179, %rd1684;
ld.shared.u64 %rd653, [%rd652];
add.s64 %rd654, %rd179, %rd1685;
ld.shared.u64 %rd655, [%rd654];
st.shared.u64 [%rd652], %rd655;
st.shared.u64 [%rd654], %rd653;
add.s64 %rd657, %rd180, %rd644;
ld.shared.u8 %rs88, [%rd657];
add.s64 %rd658, %rd180, %rd648;
ld.shared.u8 %rs89, [%rd658];
st.shared.u8 [%rd657], %rs89;
st.shared.u8 [%rd658], %rs88;

BB0_109:
bar.sync 0;
ld.shared.u64 %rd58, [%rd211];
ld.shared.u64 %rd59, [%rd213];
setp.le.s64	%p89, %rd59, %rd58;
@%p89 bra BB0_111;

cvt.u64.u32	%rd664, %r22;
add.s64 %rd666, %rd180, %rd664;
ld.shared.u8 %rs90, [%rd666];
mov.u32 %r1386, 1;
setp.ne.s16	%p90, %rs90, 0;
@%p90 bra BB0_112;

BB0_111:
cvt.u64.u32	%rd667, %r168;
add.s64 %rd669, %rd180, %rd667;
ld.shared.u8 %rs91, [%rd669];
setp.eq.s16	%p91, %rs91, 0;
selp.u32	%r1386, 1, 0, %p91;

BB0_112:
bfe.u32 %r529, %r16, 5, 1;
setp.ne.s32	%p92, %r1386, %r529;
@%p92 bra BB0_114;

mul.wide.u32 %rd1683, %r168, 8;
mul.wide.u32 %rd1682, %r22, 8;
cvt.u64.u32	%rd670, %r22;
st.shared.u64 [%rd213], %rd58;
cvt.u64.u32	%rd674, %r168;
st.shared.u64 [%rd211], %rd59;
add.s64 %rd678, %rd179, %rd1682;
ld.shared.u64 %rd679, [%rd678];
add.s64 %rd680, %rd179, %rd1683;
ld.shared.u64 %rd681, [%rd680];
st.shared.u64 [%rd678], %rd681;
st.shared.u64 [%rd680], %rd679;
add.s64 %rd683, %rd180, %rd670;
ld.shared.u8 %rs92, [%rd683];
add.s64 %rd684, %rd180, %rd674;
ld.shared.u8 %rs93, [%rd684];
st.shared.u8 [%rd683], %rs93;
st.shared.u8 [%rd684], %rs92;

BB0_114:
bar.sync 0;
ld.shared.u64 %rd60, [%rd191+8];
ld.shared.u64 %rd61, [%rd191];
setp.le.s64	%p93, %rd61, %rd60;
@%p93 bra BB0_116;

cvt.u64.u32	%rd688, %r156;
add.s64 %rd690, %rd180, %rd688;
ld.shared.u8 %rs94, [%rd690];
mov.u32 %r1387, 1;
setp.ne.s16	%p94, %rs94, 0;
@%p94 bra BB0_117;

BB0_116:
cvt.u64.u32	%rd691, %r156;
add.s64 %rd693, %rd180, %rd691;
ld.shared.u8 %rs95, [%rd693+1];
setp.eq.s16	%p95, %rs95, 0;
selp.u32	%r1387, 1, 0, %p95;

BB0_117:
bfe.u32 %r543, %r16, 5, 1;
setp.ne.s32	%p96, %r1387, %r543;
@%p96 bra BB0_119;

mul.wide.u32 %rd1681, %r156, 8;
cvt.u64.u32	%rd694, %r156;
st.shared.u64 [%rd191], %rd60;
st.shared.u64 [%rd191+8], %rd61;
add.s64 %rd699, %rd179, %rd1681;
ld.shared.u64 %rd700, [%rd699];
ld.shared.u64 %rd701, [%rd699+8];
st.shared.u64 [%rd699], %rd701;
st.shared.u64 [%rd699+8], %rd700;
add.s64 %rd703, %rd180, %rd694;
ld.shared.u8 %rs96, [%rd703];
ld.shared.u8 %rs97, [%rd703+1];
st.shared.u8 [%rd703], %rs97;
st.shared.u8 [%rd703+1], %rs96;

BB0_119:
bar.sync 0;
and.b32 %r546, %r16, 63;
sub.s32 %r72, %r156, %r546;
add.s32 %r548, %r72, 64;
mul.wide.u32 %rd704, %r548, 8;
add.s64 %rd706, %rd178, %rd704;
mul.wide.u32 %rd707, %r72, 8;
add.s64 %rd708, %rd178, %rd707;
ld.shared.u64 %rd62, [%rd706];
ld.shared.u64 %rd63, [%rd708];
setp.le.s64	%p97, %rd63, %rd62;
@%p97 bra BB0_121;

cvt.u64.u32	%rd709, %r72;
add.s64 %rd711, %rd180, %rd709;
ld.shared.u8 %rs98, [%rd711];
mov.u32 %r1388, 1;
setp.ne.s16	%p98, %rs98, 0;
@%p98 bra BB0_122;

BB0_121:
add.s32 %r1339, %r72, 64;
cvt.u64.u32	%rd712, %r1339;
add.s64 %rd714, %rd180, %rd712;
ld.shared.u8 %rs99, [%rd714];
setp.eq.s16	%p99, %rs99, 0;
selp.u32	%r1388, 1, 0, %p99;

BB0_122:
bfe.u32 %r560, %r16, 6, 1;
setp.ne.s32	%p100, %r1388, %r560;
@%p100 bra BB0_124;

add.s64 %rd1703, %rd178, %rd704;
mul.wide.u32 %rd1702, %r72, 8;
add.s32 %r1340, %r72, 64;
add.s64 %rd717, %rd179, %rd1702;
add.s64 %rd719, %rd179, %rd704;
cvt.u64.u32	%rd720, %r72;
st.shared.u64 [%rd708], %rd62;
cvt.u64.u32	%rd724, %r1340;
st.shared.u64 [%rd1703], %rd63;
ld.shared.u64 %rd727, [%rd717];
ld.shared.u64 %rd728, [%rd719];
st.shared.u64 [%rd717], %rd728;
st.shared.u64 [%rd719], %rd727;
add.s64 %rd730, %rd180, %rd720;
ld.shared.u8 %rs100, [%rd730];
add.s64 %rd731, %rd180, %rd724;
ld.shared.u8 %rs101, [%rd731];
st.shared.u8 [%rd730], %rs101;
st.shared.u8 [%rd731], %rs100;

BB0_124:
bar.sync 0;
add.s64 %rd1698, %rd178, %rd553;
ld.shared.u64 %rd64, [%rd1698];
ld.shared.u64 %rd65, [%rd557];
setp.le.s64	%p101, %rd65, %rd64;
@%p101 bra BB0_126;

cvt.u64.u32	%rd737, %r58;
add.s64 %rd739, %rd180, %rd737;
ld.shared.u8 %rs102, [%rd739];
mov.u32 %r1389, 1;
setp.ne.s16	%p102, %rs102, 0;
@%p102 bra BB0_127;

BB0_126:
add.s32 %r1337, %r58, 32;
cvt.u64.u32	%rd740, %r1337;
add.s64 %rd742, %rd180, %rd740;
ld.shared.u8 %rs103, [%rd742];
setp.eq.s16	%p103, %rs103, 0;
selp.u32	%r1389, 1, 0, %p103;

BB0_127:
bfe.u32 %r583, %r16, 6, 1;
setp.ne.s32	%p104, %r1389, %r583;
@%p104 bra BB0_129;

add.s64 %rd1700, %rd178, %rd553;
add.s32 %r1338, %r58, 32;
mul.wide.u32 %rd1674, %r58, 8;
cvt.u64.u32	%rd743, %r58;
st.shared.u64 [%rd557], %rd64;
cvt.u64.u32	%rd747, %r1338;
st.shared.u64 [%rd1700], %rd65;
add.s64 %rd751, %rd179, %rd1674;
ld.shared.u64 %rd752, [%rd751];
add.s64 %rd753, %rd179, %rd553;
ld.shared.u64 %rd754, [%rd753];
st.shared.u64 [%rd751], %rd754;
st.shared.u64 [%rd753], %rd752;
add.s64 %rd756, %rd180, %rd743;
ld.shared.u8 %rs104, [%rd756];
add.s64 %rd757, %rd180, %rd747;
ld.shared.u8 %rs105, [%rd757];
st.shared.u8 [%rd756], %rs105;
st.shared.u8 [%rd757], %rs104;

BB0_129:
bar.sync 0;
ld.shared.u64 %rd66, [%rd430];
ld.shared.u64 %rd67, [%rd432];
setp.le.s64	%p105, %rd67, %rd66;
@%p105 bra BB0_131;

cvt.u64.u32	%rd763, %r46;
add.s64 %rd765, %rd180, %rd763;
ld.shared.u8 %rs106, [%rd765];
mov.u32 %r1390, 1;
setp.ne.s16	%p106, %rs106, 0;
@%p106 bra BB0_132;

BB0_131:
cvt.u64.u32	%rd766, %r330;
add.s64 %rd768, %rd180, %rd766;
ld.shared.u8 %rs107, [%rd768];
setp.eq.s16	%p107, %rs107, 0;
selp.u32	%r1390, 1, 0, %p107;

BB0_132:
bfe.u32 %r605, %r16, 6, 1;
setp.ne.s32	%p108, %r1390, %r605;
@%p108 bra BB0_134;

mul.wide.u32 %rd1673, %r330, 8;
mul.wide.u32 %rd1672, %r46, 8;
cvt.u64.u32	%rd769, %r46;
st.shared.u64 [%rd432], %rd66;
cvt.u64.u32	%rd773, %r330;
st.shared.u64 [%rd430], %rd67;
add.s64 %rd777, %rd179, %rd1672;
ld.shared.u64 %rd778, [%rd777];
add.s64 %rd779, %rd179, %rd1673;
ld.shared.u64 %rd780, [%rd779];
st.shared.u64 [%rd777], %rd780;
st.shared.u64 [%rd779], %rd778;
add.s64 %rd782, %rd180, %rd769;
ld.shared.u8 %rs108, [%rd782];
add.s64 %rd783, %rd180, %rd773;
ld.shared.u8 %rs109, [%rd783];
st.shared.u8 [%rd782], %rs109;
st.shared.u8 [%rd783], %rs108;

BB0_134:
bar.sync 0;
ld.shared.u64 %rd68, [%rd331];
ld.shared.u64 %rd69, [%rd333];
setp.le.s64	%p109, %rd69, %rd68;
@%p109 bra BB0_136;

cvt.u64.u32	%rd789, %r36;
add.s64 %rd791, %rd180, %rd789;
ld.shared.u8 %rs110, [%rd791];
mov.u32 %r1391, 1;
setp.ne.s16	%p110, %rs110, 0;
@%p110 bra BB0_137;

BB0_136:
cvt.u64.u32	%rd792, %r254;
add.s64 %rd794, %rd180, %rd792;
ld.shared.u8 %rs111, [%rd794];
setp.eq.s16	%p111, %rs111, 0;
selp.u32	%r1391, 1, 0, %p111;

BB0_137:
bfe.u32 %r627, %r16, 6, 1;
setp.ne.s32	%p112, %r1391, %r627;
@%p112 bra BB0_139;

mul.wide.u32 %rd1671, %r254, 8;
mul.wide.u32 %rd1670, %r36, 8;
cvt.u64.u32	%rd795, %r36;
st.shared.u64 [%rd333], %rd68;
cvt.u64.u32	%rd799, %r254;
st.shared.u64 [%rd331], %rd69;
add.s64 %rd803, %rd179, %rd1670;
ld.shared.u64 %rd804, [%rd803];
add.s64 %rd805, %rd179, %rd1671;
ld.shared.u64 %rd806, [%rd805];
st.shared.u64 [%rd803], %rd806;
st.shared.u64 [%rd805], %rd804;
add.s64 %rd808, %rd180, %rd795;
ld.shared.u8 %rs112, [%rd808];
add.s64 %rd809, %rd180, %rd799;
ld.shared.u8 %rs113, [%rd809];
st.shared.u8 [%rd808], %rs113;
st.shared.u8 [%rd809], %rs112;

BB0_139:
bar.sync 0;
ld.shared.u64 %rd70, [%rd258];
ld.shared.u64 %rd71, [%rd260];
setp.le.s64	%p113, %rd71, %rd70;
@%p113 bra BB0_141;

cvt.u64.u32	%rd815, %r28;
add.s64 %rd817, %rd180, %rd815;
ld.shared.u8 %rs114, [%rd817];
mov.u32 %r1392, 1;
setp.ne.s16	%p114, %rs114, 0;
@%p114 bra BB0_142;

BB0_141:
cvt.u64.u32	%rd818, %r200;
add.s64 %rd820, %rd180, %rd818;
ld.shared.u8 %rs115, [%rd820];
setp.eq.s16	%p115, %rs115, 0;
selp.u32	%r1392, 1, 0, %p115;

BB0_142:
bfe.u32 %r649, %r16, 6, 1;
setp.ne.s32	%p116, %r1392, %r649;
@%p116 bra BB0_144;

mul.wide.u32 %rd1669, %r200, 8;
mul.wide.u32 %rd1668, %r28, 8;
cvt.u64.u32	%rd821, %r28;
st.shared.u64 [%rd260], %rd70;
cvt.u64.u32	%rd825, %r200;
st.shared.u64 [%rd258], %rd71;
add.s64 %rd829, %rd179, %rd1668;
ld.shared.u64 %rd830, [%rd829];
add.s64 %rd831, %rd179, %rd1669;
ld.shared.u64 %rd832, [%rd831];
st.shared.u64 [%rd829], %rd832;
st.shared.u64 [%rd831], %rd830;
add.s64 %rd834, %rd180, %rd821;
ld.shared.u8 %rs116, [%rd834];
add.s64 %rd835, %rd180, %rd825;
ld.shared.u8 %rs117, [%rd835];
st.shared.u8 [%rd834], %rs117;
st.shared.u8 [%rd835], %rs116;

BB0_144:
bar.sync 0;
ld.shared.u64 %rd72, [%rd211];
ld.shared.u64 %rd73, [%rd213];
setp.le.s64	%p117, %rd73, %rd72;
@%p117 bra BB0_146;

cvt.u64.u32	%rd841, %r22;
add.s64 %rd843, %rd180, %rd841;
ld.shared.u8 %rs118, [%rd843];
mov.u32 %r1393, 1;
setp.ne.s16	%p118, %rs118, 0;
@%p118 bra BB0_147;

BB0_146:
cvt.u64.u32	%rd844, %r168;
add.s64 %rd846, %rd180, %rd844;
ld.shared.u8 %rs119, [%rd846];
setp.eq.s16	%p119, %rs119, 0;
selp.u32	%r1393, 1, 0, %p119;

BB0_147:
bfe.u32 %r671, %r16, 6, 1;
setp.ne.s32	%p120, %r1393, %r671;
@%p120 bra BB0_149;

mul.wide.u32 %rd1667, %r168, 8;
mul.wide.u32 %rd1666, %r22, 8;
cvt.u64.u32	%rd847, %r22;
st.shared.u64 [%rd213], %rd72;
cvt.u64.u32	%rd851, %r168;
st.shared.u64 [%rd211], %rd73;
add.s64 %rd855, %rd179, %rd1666;
ld.shared.u64 %rd856, [%rd855];
add.s64 %rd857, %rd179, %rd1667;
ld.shared.u64 %rd858, [%rd857];
st.shared.u64 [%rd855], %rd858;
st.shared.u64 [%rd857], %rd856;
add.s64 %rd860, %rd180, %rd847;
ld.shared.u8 %rs120, [%rd860];
add.s64 %rd861, %rd180, %rd851;
ld.shared.u8 %rs121, [%rd861];
st.shared.u8 [%rd860], %rs121;
st.shared.u8 [%rd861], %rs120;

BB0_149:
bar.sync 0;
ld.shared.u64 %rd74, [%rd191+8];
ld.shared.u64 %rd75, [%rd191];
setp.le.s64	%p121, %rd75, %rd74;
@%p121 bra BB0_151;

cvt.u64.u32	%rd865, %r156;
add.s64 %rd867, %rd180, %rd865;
ld.shared.u8 %rs122, [%rd867];
mov.u32 %r1394, 1;
setp.ne.s16	%p122, %rs122, 0;
@%p122 bra BB0_152;

BB0_151:
cvt.u64.u32	%rd868, %r156;
add.s64 %rd870, %rd180, %rd868;
ld.shared.u8 %rs123, [%rd870+1];
setp.eq.s16	%p123, %rs123, 0;
selp.u32	%r1394, 1, 0, %p123;

BB0_152:
bfe.u32 %r685, %r16, 6, 1;
setp.ne.s32	%p124, %r1394, %r685;
@%p124 bra BB0_154;

mul.wide.u32 %rd1665, %r156, 8;
cvt.u64.u32	%rd871, %r156;
st.shared.u64 [%rd191], %rd74;
st.shared.u64 [%rd191+8], %rd75;
add.s64 %rd876, %rd179, %rd1665;
ld.shared.u64 %rd877, [%rd876];
ld.shared.u64 %rd878, [%rd876+8];
st.shared.u64 [%rd876], %rd878;
st.shared.u64 [%rd876+8], %rd877;
add.s64 %rd880, %rd180, %rd871;
ld.shared.u8 %rs124, [%rd880];
ld.shared.u8 %rs125, [%rd880+1];
st.shared.u8 [%rd880], %rs125;
st.shared.u8 [%rd880+1], %rs124;

BB0_154:
bar.sync 0;
and.b32 %r688, %r16, 127;
sub.s32 %r88, %r156, %r688;
add.s32 %r690, %r88, 128;
mul.wide.u32 %rd881, %r690, 8;
add.s64 %rd883, %rd178, %rd881;
mul.wide.u32 %rd884, %r88, 8;
add.s64 %rd885, %rd178, %rd884;
ld.shared.u64 %rd76, [%rd883];
ld.shared.u64 %rd77, [%rd885];
setp.le.s64	%p125, %rd77, %rd76;
@%p125 bra BB0_156;

cvt.u64.u32	%rd886, %r88;
add.s64 %rd888, %rd180, %rd886;
ld.shared.u8 %rs126, [%rd888];
mov.u32 %r1395, 1;
setp.ne.s16	%p126, %rs126, 0;
@%p126 bra BB0_157;

BB0_156:
add.s32 %r1299, %r88, 128;
cvt.u64.u32	%rd889, %r1299;
add.s64 %rd891, %rd180, %rd889;
ld.shared.u8 %rs127, [%rd891];
setp.eq.s16	%p127, %rs127, 0;
selp.u32	%r1395, 1, 0, %p127;

BB0_157:
bfe.u32 %r702, %r16, 7, 1;
setp.ne.s32	%p128, %r1395, %r702;
@%p128 bra BB0_159;

add.s64 %rd1664, %rd178, %rd881;
mul.wide.u32 %rd1663, %r88, 8;
add.s32 %r1316, %r88, 128;
add.s64 %rd894, %rd179, %rd1663;
add.s64 %rd896, %rd179, %rd881;
cvt.u64.u32	%rd897, %r88;
st.shared.u64 [%rd885], %rd76;
cvt.u64.u32	%rd901, %r1316;
st.shared.u64 [%rd1664], %rd77;
ld.shared.u64 %rd904, [%rd894];
ld.shared.u64 %rd905, [%rd896];
st.shared.u64 [%rd894], %rd905;
st.shared.u64 [%rd896], %rd904;
add.s64 %rd907, %rd180, %rd897;
ld.shared.u8 %rs128, [%rd907];
add.s64 %rd908, %rd180, %rd901;
ld.shared.u8 %rs129, [%rd908];
st.shared.u8 [%rd907], %rs129;
st.shared.u8 [%rd908], %rs128;

BB0_159:
bar.sync 0;
add.s64 %rd1701, %rd178, %rd704;
ld.shared.u64 %rd78, [%rd1701];
ld.shared.u64 %rd79, [%rd708];
setp.le.s64	%p129, %rd79, %rd78;
@%p129 bra BB0_161;

cvt.u64.u32	%rd914, %r72;
add.s64 %rd916, %rd180, %rd914;
ld.shared.u8 %rs130, [%rd916];
mov.u32 %r1396, 1;
setp.ne.s16	%p130, %rs130, 0;
@%p130 bra BB0_162;

BB0_161:
add.s32 %r1300, %r72, 64;
cvt.u64.u32	%rd917, %r1300;
add.s64 %rd919, %rd180, %rd917;
ld.shared.u8 %rs131, [%rd919];
setp.eq.s16	%p131, %rs131, 0;
selp.u32	%r1396, 1, 0, %p131;

BB0_162:
bfe.u32 %r725, %r16, 7, 1;
setp.ne.s32	%p132, %r1396, %r725;
@%p132 bra BB0_164;

add.s64 %rd1677, %rd178, %rd704;
mul.wide.u32 %rd1662, %r72, 8;
add.s32 %r1315, %r72, 64;
cvt.u64.u32	%rd920, %r72;
st.shared.u64 [%rd708], %rd78;
cvt.u64.u32	%rd924, %r1315;
st.shared.u64 [%rd1677], %rd79;
add.s64 %rd928, %rd179, %rd1662;
ld.shared.u64 %rd929, [%rd928];
add.s64 %rd930, %rd179, %rd704;
ld.shared.u64 %rd931, [%rd930];
st.shared.u64 [%rd928], %rd931;
st.shared.u64 [%rd930], %rd929;
add.s64 %rd933, %rd180, %rd920;
ld.shared.u8 %rs132, [%rd933];
add.s64 %rd934, %rd180, %rd924;
ld.shared.u8 %rs133, [%rd934];
st.shared.u8 [%rd933], %rs133;
st.shared.u8 [%rd934], %rs132;

BB0_164:
bar.sync 0;
add.s64 %rd1699, %rd178, %rd553;
ld.shared.u64 %rd80, [%rd1699];
ld.shared.u64 %rd81, [%rd557];
setp.le.s64	%p133, %rd81, %rd80;
@%p133 bra BB0_166;

cvt.u64.u32	%rd940, %r58;
add.s64 %rd942, %rd180, %rd940;
ld.shared.u8 %rs134, [%rd942];
mov.u32 %r1397, 1;
setp.ne.s16	%p134, %rs134, 0;
@%p134 bra BB0_167;

BB0_166:
add.s32 %r1301, %r58, 32;
cvt.u64.u32	%rd943, %r1301;
add.s64 %rd945, %rd180, %rd943;
ld.shared.u8 %rs135, [%rd945];
setp.eq.s16	%p135, %rs135, 0;
selp.u32	%r1397, 1, 0, %p135;

BB0_167:
bfe.u32 %r747, %r16, 7, 1;
setp.ne.s32	%p136, %r1397, %r747;
@%p136 bra BB0_169;

add.s64 %rd1680, %rd178, %rd553;
mul.wide.u32 %rd1661, %r58, 8;
add.s32 %r1314, %r58, 32;
cvt.u64.u32	%rd946, %r58;
st.shared.u64 [%rd557], %rd80;
cvt.u64.u32	%rd950, %r1314;
st.shared.u64 [%rd1680], %rd81;
add.s64 %rd954, %rd179, %rd1661;
ld.shared.u64 %rd955, [%rd954];
add.s64 %rd956, %rd179, %rd553;
ld.shared.u64 %rd957, [%rd956];
st.shared.u64 [%rd954], %rd957;
st.shared.u64 [%rd956], %rd955;
add.s64 %rd959, %rd180, %rd946;
ld.shared.u8 %rs136, [%rd959];
add.s64 %rd960, %rd180, %rd950;
ld.shared.u8 %rs137, [%rd960];
st.shared.u8 [%rd959], %rs137;
st.shared.u8 [%rd960], %rs136;

BB0_169:
bar.sync 0;
ld.shared.u64 %rd82, [%rd430];
ld.shared.u64 %rd83, [%rd432];
setp.le.s64	%p137, %rd83, %rd82;
@%p137 bra BB0_171;

and.b32 %r1360, %r16, 15;
sub.s32 %r1359, %r156, %r1360;
cvt.u64.u32	%rd966, %r1359;
add.s64 %rd968, %rd180, %rd966;
ld.shared.u8 %rs138, [%rd968];
mov.u32 %r1398, 1;
setp.ne.s16	%p138, %rs138, 0;
@%p138 bra BB0_172;

BB0_171:
and.b32 %r1343, %r16, 15;
sub.s32 %r1342, %r156, %r1343;
add.s32 %r1341, %r1342, 16;
cvt.u64.u32	%rd969, %r1341;
add.s64 %rd971, %rd180, %rd969;
ld.shared.u8 %rs139, [%rd971];
setp.eq.s16	%p139, %rs139, 0;
selp.u32	%r1398, 1, 0, %p139;

BB0_172:
bfe.u32 %r769, %r16, 7, 1;
setp.ne.s32	%p140, %r1398, %r769;
@%p140 bra BB0_174;

and.b32 %r1313, %r16, 15;
sub.s32 %r1312, %r156, %r1313;
add.s32 %r1311, %r1312, 16;
mul.wide.u32 %rd1660, %r1311, 8;
mul.wide.u32 %rd1659, %r1312, 8;
cvt.u64.u32	%rd972, %r1312;
st.shared.u64 [%rd432], %rd82;
cvt.u64.u32	%rd976, %r1311;
st.shared.u64 [%rd430], %rd83;
add.s64 %rd980, %rd179, %rd1659;
ld.shared.u64 %rd981, [%rd980];
add.s64 %rd982, %rd179, %rd1660;
ld.shared.u64 %rd983, [%rd982];
st.shared.u64 [%rd980], %rd983;
st.shared.u64 [%rd982], %rd981;
add.s64 %rd985, %rd180, %rd972;
ld.shared.u8 %rs140, [%rd985];
add.s64 %rd986, %rd180, %rd976;
ld.shared.u8 %rs141, [%rd986];
st.shared.u8 [%rd985], %rs141;
st.shared.u8 [%rd986], %rs140;

BB0_174:
bar.sync 0;
ld.shared.u64 %rd84, [%rd331];
ld.shared.u64 %rd85, [%rd333];
setp.le.s64	%p141, %rd85, %rd84;
@%p141 bra BB0_176;

and.b32 %r1358, %r16, 7;
sub.s32 %r1357, %r156, %r1358;
cvt.u64.u32	%rd992, %r1357;
add.s64 %rd994, %rd180, %rd992;
ld.shared.u8 %rs142, [%rd994];
mov.u32 %r1399, 1;
setp.ne.s16	%p142, %rs142, 0;
@%p142 bra BB0_177;

BB0_176:
and.b32 %r1346, %r16, 7;
sub.s32 %r1345, %r156, %r1346;
add.s32 %r1344, %r1345, 8;
cvt.u64.u32	%rd995, %r1344;
add.s64 %rd997, %rd180, %rd995;
ld.shared.u8 %rs143, [%rd997];
setp.eq.s16	%p143, %rs143, 0;
selp.u32	%r1399, 1, 0, %p143;

BB0_177:
bfe.u32 %r791, %r16, 7, 1;
setp.ne.s32	%p144, %r1399, %r791;
@%p144 bra BB0_179;

and.b32 %r1310, %r16, 7;
sub.s32 %r1309, %r156, %r1310;
add.s32 %r1308, %r1309, 8;
mul.wide.u32 %rd1658, %r1308, 8;
mul.wide.u32 %rd1657, %r1309, 8;
cvt.u64.u32	%rd998, %r1309;
st.shared.u64 [%rd333], %rd84;
cvt.u64.u32	%rd1002, %r1308;
st.shared.u64 [%rd331], %rd85;
add.s64 %rd1006, %rd179, %rd1657;
ld.shared.u64 %rd1007, [%rd1006];
add.s64 %rd1008, %rd179, %rd1658;
ld.shared.u64 %rd1009, [%rd1008];
st.shared.u64 [%rd1006], %rd1009;
st.shared.u64 [%rd1008], %rd1007;
add.s64 %rd1011, %rd180, %rd998;
ld.shared.u8 %rs144, [%rd1011];
add.s64 %rd1012, %rd180, %rd1002;
ld.shared.u8 %rs145, [%rd1012];
st.shared.u8 [%rd1011], %rs145;
st.shared.u8 [%rd1012], %rs144;

BB0_179:
bar.sync 0;
ld.shared.u64 %rd86, [%rd258];
ld.shared.u64 %rd87, [%rd260];
setp.le.s64	%p145, %rd87, %rd86;
@%p145 bra BB0_181;

and.b32 %r1356, %r16, 3;
sub.s32 %r1355, %r156, %r1356;
cvt.u64.u32	%rd1018, %r1355;
add.s64 %rd1020, %rd180, %rd1018;
ld.shared.u8 %rs146, [%rd1020];
mov.u32 %r1400, 1;
setp.ne.s16	%p146, %rs146, 0;
@%p146 bra BB0_182;

BB0_181:
and.b32 %r1349, %r16, 3;
sub.s32 %r1348, %r156, %r1349;
add.s32 %r1347, %r1348, 4;
cvt.u64.u32	%rd1021, %r1347;
add.s64 %rd1023, %rd180, %rd1021;
ld.shared.u8 %rs147, [%rd1023];
setp.eq.s16	%p147, %rs147, 0;
selp.u32	%r1400, 1, 0, %p147;

BB0_182:
bfe.u32 %r813, %r16, 7, 1;
setp.ne.s32	%p148, %r1400, %r813;
@%p148 bra BB0_184;

and.b32 %r1307, %r16, 3;
sub.s32 %r1306, %r156, %r1307;
add.s32 %r1305, %r1306, 4;
mul.wide.u32 %rd1656, %r1305, 8;
mul.wide.u32 %rd1655, %r1306, 8;
cvt.u64.u32	%rd1024, %r1306;
st.shared.u64 [%rd260], %rd86;
cvt.u64.u32	%rd1028, %r1305;
st.shared.u64 [%rd258], %rd87;
add.s64 %rd1032, %rd179, %rd1655;
ld.shared.u64 %rd1033, [%rd1032];
add.s64 %rd1034, %rd179, %rd1656;
ld.shared.u64 %rd1035, [%rd1034];
st.shared.u64 [%rd1032], %rd1035;
st.shared.u64 [%rd1034], %rd1033;
add.s64 %rd1037, %rd180, %rd1024;
ld.shared.u8 %rs148, [%rd1037];
add.s64 %rd1038, %rd180, %rd1028;
ld.shared.u8 %rs149, [%rd1038];
st.shared.u8 [%rd1037], %rs149;
st.shared.u8 [%rd1038], %rs148;

BB0_184:
bar.sync 0;
ld.shared.u64 %rd88, [%rd211];
ld.shared.u64 %rd89, [%rd213];
setp.le.s64	%p149, %rd89, %rd88;
@%p149 bra BB0_186;

and.b32 %r1354, %r16, 1;
sub.s32 %r1353, %r156, %r1354;
cvt.u64.u32	%rd1044, %r1353;
add.s64 %rd1046, %rd180, %rd1044;
ld.shared.u8 %rs150, [%rd1046];
mov.u32 %r1401, 1;
setp.ne.s16	%p150, %rs150, 0;
@%p150 bra BB0_187;

BB0_186:
and.b32 %r1352, %r16, 1;
sub.s32 %r1351, %r156, %r1352;
add.s32 %r1350, %r1351, 2;
cvt.u64.u32	%rd1047, %r1350;
add.s64 %rd1049, %rd180, %rd1047;
ld.shared.u8 %rs151, [%rd1049];
setp.eq.s16	%p151, %rs151, 0;
selp.u32	%r1401, 1, 0, %p151;

BB0_187:
bfe.u32 %r835, %r16, 7, 1;
setp.ne.s32	%p152, %r1401, %r835;
@%p152 bra BB0_189;

and.b32 %r1304, %r16, 1;
sub.s32 %r1303, %r156, %r1304;
add.s32 %r1302, %r1303, 2;
mul.wide.u32 %rd1654, %r1302, 8;
mul.wide.u32 %rd1653, %r1303, 8;
cvt.u64.u32	%rd1050, %r1303;
st.shared.u64 [%rd213], %rd88;
cvt.u64.u32	%rd1054, %r1302;
st.shared.u64 [%rd211], %rd89;
add.s64 %rd1058, %rd179, %rd1653;
ld.shared.u64 %rd1059, [%rd1058];
add.s64 %rd1060, %rd179, %rd1654;
ld.shared.u64 %rd1061, [%rd1060];
st.shared.u64 [%rd1058], %rd1061;
st.shared.u64 [%rd1060], %rd1059;
add.s64 %rd1063, %rd180, %rd1050;
ld.shared.u8 %rs152, [%rd1063];
add.s64 %rd1064, %rd180, %rd1054;
ld.shared.u8 %rs153, [%rd1064];
st.shared.u8 [%rd1063], %rs153;
st.shared.u8 [%rd1064], %rs152;

BB0_189:
bar.sync 0;
ld.shared.u64 %rd90, [%rd191+8];
ld.shared.u64 %rd91, [%rd191];
setp.le.s64	%p153, %rd91, %rd90;
@%p153 bra BB0_191;

cvt.u64.u32	%rd1068, %r156;
add.s64 %rd1070, %rd180, %rd1068;
ld.shared.u8 %rs154, [%rd1070];
mov.u32 %r1402, 1;
setp.ne.s16	%p154, %rs154, 0;
@%p154 bra BB0_192;

BB0_191:
cvt.u64.u32	%rd1071, %r156;
add.s64 %rd1073, %rd180, %rd1071;
ld.shared.u8 %rs155, [%rd1073+1];
setp.eq.s16	%p155, %rs155, 0;
selp.u32	%r1402, 1, 0, %p155;

BB0_192:
bfe.u32 %r849, %r16, 7, 1;
setp.ne.s32	%p156, %r1402, %r849;
@%p156 bra BB0_194;

mul.wide.u32 %rd1652, %r156, 8;
cvt.u64.u32	%rd1074, %r156;
st.shared.u64 [%rd191], %rd90;
st.shared.u64 [%rd191+8], %rd91;
add.s64 %rd1079, %rd179, %rd1652;
ld.shared.u64 %rd1080, [%rd1079];
ld.shared.u64 %rd1081, [%rd1079+8];
st.shared.u64 [%rd1079], %rd1081;
st.shared.u64 [%rd1079+8], %rd1080;
add.s64 %rd1083, %rd180, %rd1074;
ld.shared.u8 %rs156, [%rd1083];
ld.shared.u8 %rs157, [%rd1083+1];
st.shared.u8 [%rd1083], %rs157;
st.shared.u8 [%rd1083+1], %rs156;

BB0_194:
bar.sync 0;
and.b32 %r852, %r16, 255;
sub.s32 %r106, %r156, %r852;
add.s32 %r854, %r106, 256;
mul.wide.u32 %rd1084, %r854, 8;
add.s64 %rd1086, %rd178, %rd1084;
mul.wide.u32 %rd1087, %r106, 8;
add.s64 %rd1088, %rd178, %rd1087;
ld.shared.u64 %rd92, [%rd1086];
ld.shared.u64 %rd93, [%rd1088];
setp.le.s64	%p157, %rd93, %rd92;
@%p157 bra BB0_196;

cvt.u64.u32	%rd1089, %r106;
add.s64 %rd1091, %rd180, %rd1089;
ld.shared.u8 %rs158, [%rd1091];
mov.u32 %r1403, 1;
setp.ne.s16	%p158, %rs158, 0;
@%p158 bra BB0_197;

BB0_196:
add.s32 %r1275, %r106, 256;
cvt.u64.u32	%rd1092, %r1275;
add.s64 %rd1094, %rd180, %rd1092;
ld.shared.u8 %rs159, [%rd1094];
setp.eq.s16	%p159, %rs159, 0;
selp.u32	%r1403, 1, 0, %p159;

BB0_197:
bfe.u32 %r866, %r16, 8, 1;
setp.ne.s32	%p160, %r1403, %r866;
@%p160 bra BB0_199;

add.s32 %r1298, %r106, 256;
mul.wide.u32 %rd1649, %r1298, 8;
add.s64 %rd1648, %rd178, %rd1649;
mul.wide.u32 %rd1647, %r106, 8;
add.s64 %rd1097, %rd179, %rd1647;
add.s64 %rd1099, %rd179, %rd1649;
cvt.u64.u32	%rd1100, %r106;
st.shared.u64 [%rd1088], %rd92;
cvt.u64.u32	%rd1104, %r1298;
st.shared.u64 [%rd1648], %rd93;
ld.shared.u64 %rd1107, [%rd1097];
ld.shared.u64 %rd1108, [%rd1099];
st.shared.u64 [%rd1097], %rd1108;
st.shared.u64 [%rd1099], %rd1107;
add.s64 %rd1110, %rd180, %rd1100;
ld.shared.u8 %rs160, [%rd1110];
add.s64 %rd1111, %rd180, %rd1104;
ld.shared.u8 %rs161, [%rd1111];
st.shared.u8 [%rd1110], %rs161;
st.shared.u8 [%rd1111], %rs160;

BB0_199:
bar.sync 0;
add.s64 %rd1650, %rd178, %rd881;
ld.shared.u64 %rd94, [%rd1650];
ld.shared.u64 %rd95, [%rd885];
setp.le.s64	%p161, %rd95, %rd94;
@%p161 bra BB0_201;

cvt.u64.u32	%rd1117, %r88;
add.s64 %rd1119, %rd180, %rd1117;
ld.shared.u8 %rs162, [%rd1119];
mov.u32 %r1404, 1;
setp.ne.s16	%p162, %rs162, 0;
@%p162 bra BB0_202;

BB0_201:
add.s32 %r1276, %r88, 128;
cvt.u64.u32	%rd1120, %r1276;
add.s64 %rd1122, %rd180, %rd1120;
ld.shared.u8 %rs163, [%rd1122];
setp.eq.s16	%p163, %rs163, 0;
selp.u32	%r1404, 1, 0, %p163;

BB0_202:
bfe.u32 %r889, %r16, 8, 1;
setp.ne.s32	%p164, %r1404, %r889;
@%p164 bra BB0_204;

add.s64 %rd1651, %rd178, %rd881;
mul.wide.u32 %rd1646, %r88, 8;
add.s32 %r1297, %r88, 128;
cvt.u64.u32	%rd1123, %r88;
st.shared.u64 [%rd885], %rd94;
cvt.u64.u32	%rd1127, %r1297;
st.shared.u64 [%rd1651], %rd95;
add.s64 %rd1131, %rd179, %rd1646;
ld.shared.u64 %rd1132, [%rd1131];
add.s64 %rd1133, %rd179, %rd881;
ld.shared.u64 %rd1134, [%rd1133];
st.shared.u64 [%rd1131], %rd1134;
st.shared.u64 [%rd1133], %rd1132;
add.s64 %rd1136, %rd180, %rd1123;
ld.shared.u8 %rs164, [%rd1136];
add.s64 %rd1137, %rd180, %rd1127;
ld.shared.u8 %rs165, [%rd1137];
st.shared.u8 [%rd1136], %rs165;
st.shared.u8 [%rd1137], %rs164;

BB0_204:
bar.sync 0;
add.s64 %rd1675, %rd178, %rd704;
ld.shared.u64 %rd96, [%rd1675];
ld.shared.u64 %rd97, [%rd708];
setp.le.s64	%p165, %rd97, %rd96;
@%p165 bra BB0_206;

cvt.u64.u32	%rd1143, %r72;
add.s64 %rd1145, %rd180, %rd1143;
ld.shared.u8 %rs166, [%rd1145];
mov.u32 %r1405, 1;
setp.ne.s16	%p166, %rs166, 0;
@%p166 bra BB0_207;

BB0_206:
add.s32 %r1277, %r72, 64;
cvt.u64.u32	%rd1146, %r1277;
add.s64 %rd1148, %rd180, %rd1146;
ld.shared.u8 %rs167, [%rd1148];
setp.eq.s16	%p167, %rs167, 0;
selp.u32	%r1405, 1, 0, %p167;

BB0_207:
bfe.u32 %r911, %r16, 8, 1;
setp.ne.s32	%p168, %r1405, %r911;
@%p168 bra BB0_209;

add.s64 %rd1676, %rd178, %rd704;
mul.wide.u32 %rd1645, %r72, 8;
add.s32 %r1296, %r72, 64;
cvt.u64.u32	%rd1149, %r72;
st.shared.u64 [%rd708], %rd96;
cvt.u64.u32	%rd1153, %r1296;
st.shared.u64 [%rd1676], %rd97;
add.s64 %rd1157, %rd179, %rd1645;
ld.shared.u64 %rd1158, [%rd1157];
add.s64 %rd1159, %rd179, %rd704;
ld.shared.u64 %rd1160, [%rd1159];
st.shared.u64 [%rd1157], %rd1160;
st.shared.u64 [%rd1159], %rd1158;
add.s64 %rd1162, %rd180, %rd1149;
ld.shared.u8 %rs168, [%rd1162];
add.s64 %rd1163, %rd180, %rd1153;
ld.shared.u8 %rs169, [%rd1163];
st.shared.u8 [%rd1162], %rs169;
st.shared.u8 [%rd1163], %rs168;

BB0_209:
bar.sync 0;
add.s64 %rd1678, %rd178, %rd553;
ld.shared.u64 %rd98, [%rd1678];
ld.shared.u64 %rd99, [%rd557];
setp.le.s64	%p169, %rd99, %rd98;
@%p169 bra BB0_211;

cvt.u64.u32	%rd1169, %r58;
add.s64 %rd1171, %rd180, %rd1169;
ld.shared.u8 %rs170, [%rd1171];
mov.u32 %r1406, 1;
setp.ne.s16	%p170, %rs170, 0;
@%p170 bra BB0_212;

BB0_211:
add.s32 %r1278, %r58, 32;
cvt.u64.u32	%rd1172, %r1278;
add.s64 %rd1174, %rd180, %rd1172;
ld.shared.u8 %rs171, [%rd1174];
setp.eq.s16	%p171, %rs171, 0;
selp.u32	%r1406, 1, 0, %p171;

BB0_212:
bfe.u32 %r933, %r16, 8, 1;
setp.ne.s32	%p172, %r1406, %r933;
@%p172 bra BB0_214;

add.s64 %rd1679, %rd178, %rd553;
mul.wide.u32 %rd1644, %r58, 8;
add.s32 %r1295, %r58, 32;
cvt.u64.u32	%rd1175, %r58;
st.shared.u64 [%rd557], %rd98;
cvt.u64.u32	%rd1179, %r1295;
st.shared.u64 [%rd1679], %rd99;
add.s64 %rd1183, %rd179, %rd1644;
ld.shared.u64 %rd1184, [%rd1183];
add.s64 %rd1185, %rd179, %rd553;
ld.shared.u64 %rd1186, [%rd1185];
st.shared.u64 [%rd1183], %rd1186;
st.shared.u64 [%rd1185], %rd1184;
add.s64 %rd1188, %rd180, %rd1175;
ld.shared.u8 %rs172, [%rd1188];
add.s64 %rd1189, %rd180, %rd1179;
ld.shared.u8 %rs173, [%rd1189];
st.shared.u8 [%rd1188], %rs173;
st.shared.u8 [%rd1189], %rs172;

BB0_214:
bar.sync 0;
ld.shared.u64 %rd100, [%rd430];
ld.shared.u64 %rd101, [%rd432];
setp.le.s64	%p173, %rd101, %rd100;
@%p173 bra BB0_216;

and.b32 %r1318, %r16, 15;
sub.s32 %r1317, %r156, %r1318;
cvt.u64.u32	%rd1195, %r1317;
add.s64 %rd1197, %rd180, %rd1195;
ld.shared.u8 %rs174, [%rd1197];
mov.u32 %r1407, 1;
setp.ne.s16	%p174, %rs174, 0;
@%p174 bra BB0_217;

BB0_216:
and.b32 %r1321, %r16, 15;
sub.s32 %r1320, %r156, %r1321;
add.s32 %r1319, %r1320, 16;
cvt.u64.u32	%rd1198, %r1319;
add.s64 %rd1200, %rd180, %rd1198;
ld.shared.u8 %rs175, [%rd1200];
setp.eq.s16	%p175, %rs175, 0;
selp.u32	%r1407, 1, 0, %p175;

BB0_217:
bfe.u32 %r955, %r16, 8, 1;
setp.ne.s32	%p176, %r1407, %r955;
@%p176 bra BB0_219;

and.b32 %r1294, %r16, 15;
sub.s32 %r1293, %r156, %r1294;
add.s32 %r1292, %r1293, 16;
mul.wide.u32 %rd1643, %r1292, 8;
mul.wide.u32 %rd1642, %r1293, 8;
cvt.u64.u32	%rd1201, %r1293;
st.shared.u64 [%rd432], %rd100;
cvt.u64.u32	%rd1205, %r1292;
st.shared.u64 [%rd430], %rd101;
add.s64 %rd1209, %rd179, %rd1642;
ld.shared.u64 %rd1210, [%rd1209];
add.s64 %rd1211, %rd179, %rd1643;
ld.shared.u64 %rd1212, [%rd1211];
st.shared.u64 [%rd1209], %rd1212;
st.shared.u64 [%rd1211], %rd1210;
add.s64 %rd1214, %rd180, %rd1201;
ld.shared.u8 %rs176, [%rd1214];
add.s64 %rd1215, %rd180, %rd1205;
ld.shared.u8 %rs177, [%rd1215];
st.shared.u8 [%rd1214], %rs177;
st.shared.u8 [%rd1215], %rs176;

BB0_219:
bar.sync 0;
ld.shared.u64 %rd102, [%rd331];
ld.shared.u64 %rd103, [%rd333];
setp.le.s64	%p177, %rd103, %rd102;
@%p177 bra BB0_221;

and.b32 %r1323, %r16, 7;
sub.s32 %r1322, %r156, %r1323;
cvt.u64.u32	%rd1221, %r1322;
add.s64 %rd1223, %rd180, %rd1221;
ld.shared.u8 %rs178, [%rd1223];
mov.u32 %r1408, 1;
setp.ne.s16	%p178, %rs178, 0;
@%p178 bra BB0_222;

BB0_221:
and.b32 %r1326, %r16, 7;
sub.s32 %r1325, %r156, %r1326;
add.s32 %r1324, %r1325, 8;
cvt.u64.u32	%rd1224, %r1324;
add.s64 %rd1226, %rd180, %rd1224;
ld.shared.u8 %rs179, [%rd1226];
setp.eq.s16	%p179, %rs179, 0;
selp.u32	%r1408, 1, 0, %p179;

BB0_222:
bfe.u32 %r977, %r16, 8, 1;
setp.ne.s32	%p180, %r1408, %r977;
@%p180 bra BB0_224;

and.b32 %r1291, %r16, 7;
sub.s32 %r1290, %r156, %r1291;
add.s32 %r1289, %r1290, 8;
mul.wide.u32 %rd1641, %r1289, 8;
mul.wide.u32 %rd1640, %r1290, 8;
cvt.u64.u32	%rd1227, %r1290;
st.shared.u64 [%rd333], %rd102;
cvt.u64.u32	%rd1231, %r1289;
st.shared.u64 [%rd331], %rd103;
add.s64 %rd1235, %rd179, %rd1640;
ld.shared.u64 %rd1236, [%rd1235];
add.s64 %rd1237, %rd179, %rd1641;
ld.shared.u64 %rd1238, [%rd1237];
st.shared.u64 [%rd1235], %rd1238;
st.shared.u64 [%rd1237], %rd1236;
add.s64 %rd1240, %rd180, %rd1227;
ld.shared.u8 %rs180, [%rd1240];
add.s64 %rd1241, %rd180, %rd1231;
ld.shared.u8 %rs181, [%rd1241];
st.shared.u8 [%rd1240], %rs181;
st.shared.u8 [%rd1241], %rs180;

BB0_224:
bar.sync 0;
ld.shared.u64 %rd104, [%rd258];
ld.shared.u64 %rd105, [%rd260];
setp.le.s64	%p181, %rd105, %rd104;
@%p181 bra BB0_226;

and.b32 %r1328, %r16, 3;
sub.s32 %r1327, %r156, %r1328;
cvt.u64.u32	%rd1247, %r1327;
add.s64 %rd1249, %rd180, %rd1247;
ld.shared.u8 %rs182, [%rd1249];
mov.u32 %r1409, 1;
setp.ne.s16	%p182, %rs182, 0;
@%p182 bra BB0_227;

BB0_226:
and.b32 %r1331, %r16, 3;
sub.s32 %r1330, %r156, %r1331;
add.s32 %r1329, %r1330, 4;
cvt.u64.u32	%rd1250, %r1329;
add.s64 %rd1252, %rd180, %rd1250;
ld.shared.u8 %rs183, [%rd1252];
setp.eq.s16	%p183, %rs183, 0;
selp.u32	%r1409, 1, 0, %p183;

BB0_227:
bfe.u32 %r999, %r16, 8, 1;
setp.ne.s32	%p184, %r1409, %r999;
@%p184 bra BB0_229;

and.b32 %r1288, %r16, 3;
sub.s32 %r1287, %r156, %r1288;
add.s32 %r1286, %r1287, 4;
mul.wide.u32 %rd1639, %r1286, 8;
mul.wide.u32 %rd1638, %r1287, 8;
cvt.u64.u32	%rd1253, %r1287;
st.shared.u64 [%rd260], %rd104;
cvt.u64.u32	%rd1257, %r1286;
st.shared.u64 [%rd258], %rd105;
add.s64 %rd1261, %rd179, %rd1638;
ld.shared.u64 %rd1262, [%rd1261];
add.s64 %rd1263, %rd179, %rd1639;
ld.shared.u64 %rd1264, [%rd1263];
st.shared.u64 [%rd1261], %rd1264;
st.shared.u64 [%rd1263], %rd1262;
add.s64 %rd1266, %rd180, %rd1253;
ld.shared.u8 %rs184, [%rd1266];
add.s64 %rd1267, %rd180, %rd1257;
ld.shared.u8 %rs185, [%rd1267];
st.shared.u8 [%rd1266], %rs185;
st.shared.u8 [%rd1267], %rs184;

BB0_229:
bar.sync 0;
ld.shared.u64 %rd106, [%rd211];
ld.shared.u64 %rd107, [%rd213];
setp.le.s64	%p185, %rd107, %rd106;
@%p185 bra BB0_231;

and.b32 %r1333, %r16, 1;
sub.s32 %r1332, %r156, %r1333;
cvt.u64.u32	%rd1273, %r1332;
add.s64 %rd1275, %rd180, %rd1273;
ld.shared.u8 %rs186, [%rd1275];
mov.u32 %r1410, 1;
setp.ne.s16	%p186, %rs186, 0;
@%p186 bra BB0_232;

BB0_231:
and.b32 %r1336, %r16, 1;
sub.s32 %r1335, %r156, %r1336;
add.s32 %r1334, %r1335, 2;
cvt.u64.u32	%rd1276, %r1334;
add.s64 %rd1278, %rd180, %rd1276;
ld.shared.u8 %rs187, [%rd1278];
setp.eq.s16	%p187, %rs187, 0;
selp.u32	%r1410, 1, 0, %p187;

BB0_232:
bfe.u32 %r1021, %r16, 8, 1;
setp.ne.s32	%p188, %r1410, %r1021;
@%p188 bra BB0_234;

and.b32 %r1285, %r16, 1;
sub.s32 %r1284, %r156, %r1285;
add.s32 %r1283, %r1284, 2;
mul.wide.u32 %rd1637, %r1283, 8;
mul.wide.u32 %rd1636, %r1284, 8;
cvt.u64.u32	%rd1279, %r1284;
st.shared.u64 [%rd213], %rd106;
cvt.u64.u32	%rd1283, %r1283;
st.shared.u64 [%rd211], %rd107;
add.s64 %rd1287, %rd179, %rd1636;
ld.shared.u64 %rd1288, [%rd1287];
add.s64 %rd1289, %rd179, %rd1637;
ld.shared.u64 %rd1290, [%rd1289];
st.shared.u64 [%rd1287], %rd1290;
st.shared.u64 [%rd1289], %rd1288;
add.s64 %rd1292, %rd180, %rd1279;
ld.shared.u8 %rs188, [%rd1292];
add.s64 %rd1293, %rd180, %rd1283;
ld.shared.u8 %rs189, [%rd1293];
st.shared.u8 [%rd1292], %rs189;
st.shared.u8 [%rd1293], %rs188;

BB0_234:
bar.sync 0;
ld.shared.u64 %rd108, [%rd191+8];
ld.shared.u64 %rd109, [%rd191];
setp.le.s64	%p189, %rd109, %rd108;
@%p189 bra BB0_236;

cvt.u64.u32	%rd1297, %r156;
add.s64 %rd1299, %rd180, %rd1297;
ld.shared.u8 %rs190, [%rd1299];
mov.u32 %r1411, 1;
setp.ne.s16	%p190, %rs190, 0;
@%p190 bra BB0_237;

BB0_236:
cvt.u64.u32	%rd1300, %r156;
add.s64 %rd1302, %rd180, %rd1300;
ld.shared.u8 %rs191, [%rd1302+1];
setp.eq.s16	%p191, %rs191, 0;
selp.u32	%r1411, 1, 0, %p191;

BB0_237:
bfe.u32 %r1035, %r16, 8, 1;
setp.ne.s32	%p192, %r1411, %r1035;
@%p192 bra BB0_239;

mul.wide.u32 %rd1635, %r156, 8;
cvt.u64.u32	%rd1303, %r156;
st.shared.u64 [%rd191], %rd108;
st.shared.u64 [%rd191+8], %rd109;
add.s64 %rd1308, %rd179, %rd1635;
ld.shared.u64 %rd1309, [%rd1308];
ld.shared.u64 %rd1310, [%rd1308+8];
st.shared.u64 [%rd1308], %rd1310;
st.shared.u64 [%rd1308+8], %rd1309;
add.s64 %rd1312, %rd180, %rd1303;
ld.shared.u8 %rs192, [%rd1312];
ld.shared.u8 %rs193, [%rd1312+1];
st.shared.u8 [%rd1312], %rs193;
st.shared.u8 [%rd1312+1], %rs192;

BB0_239:
mov.u32 %r1412, 512;

BB0_240:
bar.sync 0;
add.s32 %r1040, %r1412, -1;
and.b32 %r1041, %r1040, %r16;
sub.s32 %r1043, %r156, %r1041;
add.s32 %r1044, %r1043, %r1412;
cvt.u64.u32	%rd110, %r1044;
mul.wide.u32 %rd1313, %r1044, 8;
add.s64 %rd111, %rd178, %rd1313;
add.s64 %rd112, %rd180, %rd110;
cvt.u64.u32	%rd113, %r1043;
mul.wide.u32 %rd1316, %r1043, 8;
add.s64 %rd114, %rd178, %rd1316;
ld.shared.u64 %rd115, [%rd111];
ld.shared.u64 %rd116, [%rd114];
add.s64 %rd117, %rd180, %rd113;
setp.le.s64	%p193, %rd116, %rd115;
@%p193 bra BB0_242;

ld.shared.u8 %rs194, [%rd117];
mov.u32 %r1413, 1;
setp.ne.s16	%p194, %rs194, 0;
@%p194 bra BB0_243;

BB0_242:
ld.shared.u8 %rs195, [%rd112];
setp.eq.s16	%p195, %rs195, 0;
selp.u32	%r1413, 1, 0, %p195;

BB0_243:
bfe.u32 %r1047, %r16, 9, 1;
setp.ne.s32	%p196, %r1413, %r1047;
@%p196 bra BB0_245;

shl.b64 %rd1317, %rd110, 3;
add.s64 %rd1319, %rd179, %rd1317;
st.shared.u64 [%rd114], %rd115;
st.shared.u64 [%rd111], %rd116;
shl.b64 %rd1320, %rd113, 3;
add.s64 %rd1321, %rd179, %rd1320;
ld.shared.u64 %rd1322, [%rd1321];
ld.shared.u64 %rd1323, [%rd1319];
st.shared.u64 [%rd1321], %rd1323;
st.shared.u64 [%rd1319], %rd1322;
ld.shared.u8 %rs196, [%rd117];
ld.shared.u8 %rs197, [%rd112];
st.shared.u8 [%rd117], %rs197;
st.shared.u8 [%rd112], %rs196;

BB0_245:
shr.u32 %r128, %r1412, 1;
bar.sync 0;
add.s32 %r1048, %r128, -1;
and.b32 %r1050, %r1048, %r16;
sub.s32 %r1052, %r156, %r1050;
add.s32 %r1053, %r1052, %r128;
cvt.u64.u32	%rd118, %r1053;
mul.wide.u32 %rd1324, %r1053, 8;
add.s64 %rd119, %rd178, %rd1324;
add.s64 %rd120, %rd180, %rd118;
cvt.u64.u32	%rd121, %r1052;
mul.wide.u32 %rd1327, %r1052, 8;
add.s64 %rd122, %rd178, %rd1327;
ld.shared.u64 %rd123, [%rd119];
ld.shared.u64 %rd124, [%rd122];
add.s64 %rd125, %rd180, %rd121;
setp.le.s64	%p197, %rd124, %rd123;
@%p197 bra BB0_247;

ld.shared.u8 %rs198, [%rd125];
mov.u32 %r1414, 1;
setp.ne.s16	%p198, %rs198, 0;
@%p198 bra BB0_248;

BB0_247:
ld.shared.u8 %rs199, [%rd120];
setp.eq.s16	%p199, %rs199, 0;
selp.u32	%r1414, 1, 0, %p199;

BB0_248:
bfe.u32 %r1056, %r16, 9, 1;
setp.ne.s32	%p200, %r1414, %r1056;
@%p200 bra BB0_250;

shl.b64 %rd1328, %rd118, 3;
add.s64 %rd1330, %rd179, %rd1328;
st.shared.u64 [%rd122], %rd123;
st.shared.u64 [%rd119], %rd124;
shl.b64 %rd1331, %rd121, 3;
add.s64 %rd1332, %rd179, %rd1331;
ld.shared.u64 %rd1333, [%rd1332];
ld.shared.u64 %rd1334, [%rd1330];
st.shared.u64 [%rd1332], %rd1334;
st.shared.u64 [%rd1330], %rd1333;
ld.shared.u8 %rs200, [%rd125];
ld.shared.u8 %rs201, [%rd120];
st.shared.u8 [%rd125], %rs201;
st.shared.u8 [%rd120], %rs200;

BB0_250:
shr.u32 %r1412, %r1412, 2;
setp.ne.s32	%p201, %r1412, 0;
@%p201 bra BB0_240;

bar.sync 0;
and.b32 %r1057, %r16, 1023;
sub.s32 %r1058, %r156, %r1057;
add.s32 %r1059, %r1058, 1024;
cvt.u64.u32	%rd126, %r1059;
mul.wide.u32 %rd1335, %r1059, 8;
add.s64 %rd127, %rd178, %rd1335;
cvt.u64.u32	%rd128, %r1058;
mul.wide.u32 %rd1337, %r1058, 8;
add.s64 %rd129, %rd178, %rd1337;
ld.shared.u64 %rd130, [%rd127];
ld.shared.u64 %rd131, [%rd129];
add.s64 %rd132, %rd180, %rd128;
setp.le.s64	%p202, %rd131, %rd130;
@%p202 bra BB0_253;

ld.shared.u8 %rs202, [%rd132];
setp.ne.s16	%p203, %rs202, 0;
@%p203 bra BB0_255;

BB0_253:
add.s64 %rd133, %rd180, %rd126;
ld.shared.u8 %rs1, [%rd133];
setp.eq.s16	%p204, %rs1, 0;
@%p204 bra BB0_255;

shl.b64 %rd1340, %rd126, 3;
add.s64 %rd1342, %rd179, %rd1340;
st.shared.u64 [%rd129], %rd130;
st.shared.u64 [%rd127], %rd131;
shl.b64 %rd1343, %rd128, 3;
add.s64 %rd1344, %rd179, %rd1343;
ld.shared.u64 %rd1345, [%rd1344];
ld.shared.u64 %rd1346, [%rd1342];
st.shared.u64 [%rd1344], %rd1346;
st.shared.u64 [%rd1342], %rd1345;
ld.shared.u8 %rs203, [%rd132];
st.shared.u8 [%rd132], %rs1;
st.shared.u8 [%rd133], %rs203;

BB0_255:
bar.sync 0;
and.b32 %r1061, %r16, 511;
sub.s32 %r1063, %r156, %r1061;
add.s32 %r1064, %r1063, 512;
cvt.u64.u32	%rd134, %r1064;
mul.wide.u32 %rd1347, %r1064, 8;
add.s64 %rd135, %rd178, %rd1347;
cvt.u64.u32	%rd136, %r1063;
mul.wide.u32 %rd1349, %r1063, 8;
add.s64 %rd137, %rd178, %rd1349;
ld.shared.u64 %rd138, [%rd135];
ld.shared.u64 %rd139, [%rd137];
add.s64 %rd140, %rd180, %rd136;
setp.le.s64	%p205, %rd139, %rd138;
@%p205 bra BB0_257;

ld.shared.u8 %rs204, [%rd140];
setp.ne.s16	%p206, %rs204, 0;
@%p206 bra BB0_259;

BB0_257:
add.s64 %rd141, %rd180, %rd134;
ld.shared.u8 %rs2, [%rd141];
setp.eq.s16	%p207, %rs2, 0;
@%p207 bra BB0_259;

shl.b64 %rd1352, %rd134, 3;
add.s64 %rd1354, %rd179, %rd1352;
st.shared.u64 [%rd137], %rd138;
st.shared.u64 [%rd135], %rd139;
shl.b64 %rd1355, %rd136, 3;
add.s64 %rd1356, %rd179, %rd1355;
ld.shared.u64 %rd1357, [%rd1356];
ld.shared.u64 %rd1358, [%rd1354];
st.shared.u64 [%rd1356], %rd1358;
st.shared.u64 [%rd1354], %rd1357;
ld.shared.u8 %rs205, [%rd140];
st.shared.u8 [%rd140], %rs2;
st.shared.u8 [%rd141], %rs205;

BB0_259:
bar.sync 0;
add.s64 %rd1614, %rd178, %rd1084;
ld.shared.u64 %rd142, [%rd1614];
ld.shared.u64 %rd143, [%rd1088];
setp.le.s64	%p208, %rd143, %rd142;
@%p208 bra BB0_261;

cvt.u64.u32	%rd1364, %r106;
add.s64 %rd1366, %rd180, %rd1364;
ld.shared.u8 %rs206, [%rd1366];
setp.ne.s16	%p209, %rs206, 0;
@%p209 bra BB0_263;

BB0_261:
add.s32 %r1279, %r106, 256;
cvt.u64.u32	%rd1367, %r1279;
add.s64 %rd1369, %rd180, %rd1367;
ld.shared.u8 %rs3, [%rd1369];
setp.eq.s16	%p210, %rs3, 0;
@%p210 bra BB0_263;

mul.wide.u32 %rd1631, %r106, 8;
add.s64 %rd1615, %rd178, %rd1084;
cvt.u64.u32	%rd1370, %r106;
st.shared.u64 [%rd1088], %rd142;
st.shared.u64 [%rd1615], %rd143;
add.s64 %rd1378, %rd179, %rd1631;
ld.shared.u64 %rd1379, [%rd1378];
add.s64 %rd1380, %rd179, %rd1084;
ld.shared.u64 %rd1381, [%rd1380];
st.shared.u64 [%rd1378], %rd1381;
st.shared.u64 [%rd1380], %rd1379;
add.s64 %rd1383, %rd180, %rd1370;
ld.shared.u8 %rs207, [%rd1383];
st.shared.u8 [%rd1383], %rs3;
st.shared.u8 [%rd1369], %rs207;

BB0_263:
bar.sync 0;
add.s64 %rd1616, %rd178, %rd881;
ld.shared.u64 %rd144, [%rd1616];
ld.shared.u64 %rd145, [%rd885];
setp.le.s64	%p211, %rd145, %rd144;
@%p211 bra BB0_265;

cvt.u64.u32	%rd1390, %r88;
add.s64 %rd1392, %rd180, %rd1390;
ld.shared.u8 %rs208, [%rd1392];
setp.ne.s16	%p212, %rs208, 0;
@%p212 bra BB0_267;

BB0_265:
add.s32 %r1280, %r88, 128;
cvt.u64.u32	%rd1393, %r1280;
add.s64 %rd1395, %rd180, %rd1393;
ld.shared.u8 %rs4, [%rd1395];
setp.eq.s16	%p213, %rs4, 0;
@%p213 bra BB0_267;

mul.wide.u32 %rd1632, %r88, 8;
add.s64 %rd1617, %rd178, %rd881;
cvt.u64.u32	%rd1396, %r88;
st.shared.u64 [%rd885], %rd144;
st.shared.u64 [%rd1617], %rd145;
add.s64 %rd1404, %rd179, %rd1632;
ld.shared.u64 %rd1405, [%rd1404];
add.s64 %rd1406, %rd179, %rd881;
ld.shared.u64 %rd1407, [%rd1406];
st.shared.u64 [%rd1404], %rd1407;
st.shared.u64 [%rd1406], %rd1405;
add.s64 %rd1409, %rd180, %rd1396;
ld.shared.u8 %rs209, [%rd1409];
st.shared.u8 [%rd1409], %rs4;
st.shared.u8 [%rd1395], %rs209;

BB0_267:
bar.sync 0;
add.s64 %rd1618, %rd178, %rd704;
ld.shared.u64 %rd146, [%rd1618];
ld.shared.u64 %rd147, [%rd708];
setp.le.s64	%p214, %rd147, %rd146;
@%p214 bra BB0_269;

cvt.u64.u32	%rd1416, %r72;
add.s64 %rd1418, %rd180, %rd1416;
ld.shared.u8 %rs210, [%rd1418];
setp.ne.s16	%p215, %rs210, 0;
@%p215 bra BB0_271;

BB0_269:
add.s32 %r1281, %r72, 64;
cvt.u64.u32	%rd1419, %r1281;
add.s64 %rd1421, %rd180, %rd1419;
ld.shared.u8 %rs5, [%rd1421];
setp.eq.s16	%p216, %rs5, 0;
@%p216 bra BB0_271;

mul.wide.u32 %rd1633, %r72, 8;
add.s64 %rd1619, %rd178, %rd704;
cvt.u64.u32	%rd1422, %r72;
st.shared.u64 [%rd708], %rd146;
st.shared.u64 [%rd1619], %rd147;
add.s64 %rd1430, %rd179, %rd1633;
ld.shared.u64 %rd1431, [%rd1430];
add.s64 %rd1432, %rd179, %rd704;
ld.shared.u64 %rd1433, [%rd1432];
st.shared.u64 [%rd1430], %rd1433;
st.shared.u64 [%rd1432], %rd1431;
add.s64 %rd1435, %rd180, %rd1422;
ld.shared.u8 %rs211, [%rd1435];
st.shared.u8 [%rd1435], %rs5;
st.shared.u8 [%rd1421], %rs211;

BB0_271:
bar.sync 0;
add.s64 %rd1620, %rd178, %rd553;
ld.shared.u64 %rd148, [%rd1620];
ld.shared.u64 %rd149, [%rd557];
setp.le.s64	%p217, %rd149, %rd148;
@%p217 bra BB0_273;

cvt.u64.u32	%rd1442, %r58;
add.s64 %rd1444, %rd180, %rd1442;
ld.shared.u8 %rs212, [%rd1444];
setp.ne.s16	%p218, %rs212, 0;
@%p218 bra BB0_275;

BB0_273:
add.s32 %r1282, %r58, 32;
cvt.u64.u32	%rd1445, %r1282;
add.s64 %rd1447, %rd180, %rd1445;
ld.shared.u8 %rs6, [%rd1447];
setp.eq.s16	%p219, %rs6, 0;
@%p219 bra BB0_275;

mul.wide.u32 %rd1634, %r58, 8;
add.s64 %rd1621, %rd178, %rd553;
cvt.u64.u32	%rd1448, %r58;
st.shared.u64 [%rd557], %rd148;
st.shared.u64 [%rd1621], %rd149;
add.s64 %rd1456, %rd179, %rd1634;
ld.shared.u64 %rd1457, [%rd1456];
add.s64 %rd1458, %rd179, %rd553;
ld.shared.u64 %rd1459, [%rd1458];
st.shared.u64 [%rd1456], %rd1459;
st.shared.u64 [%rd1458], %rd1457;
add.s64 %rd1461, %rd180, %rd1448;
ld.shared.u8 %rs213, [%rd1461];
st.shared.u8 [%rd1461], %rs6;
st.shared.u8 [%rd1447], %rs213;

BB0_275:
bar.sync 0;
ld.shared.u64 %rd150, [%rd430];
ld.shared.u64 %rd151, [%rd432];
setp.le.s64	%p220, %rd151, %rd150;
@%p220 bra BB0_277;

and.b32 %r1274, %r16, 15;
sub.s32 %r1273, %r156, %r1274;
cvt.u64.u32	%rd1468, %r1273;
add.s64 %rd1470, %rd180, %rd1468;
ld.shared.u8 %rs214, [%rd1470];
setp.ne.s16	%p221, %rs214, 0;
@%p221 bra BB0_279;

BB0_277:
and.b32 %r1237, %r16, 15;
sub.s32 %r1236, %r156, %r1237;
add.s32 %r1235, %r1236, 16;
cvt.u64.u32	%rd1471, %r1235;
add.s64 %rd1473, %rd180, %rd1471;
ld.shared.u8 %rs7, [%rd1473];
setp.eq.s16	%p222, %rs7, 0;
@%p222 bra BB0_279;

and.b32 %r1240, %r16, 15;
sub.s32 %r1239, %r156, %r1240;
add.s32 %r1238, %r1239, 16;
mul.wide.u32 %rd1623, %r1238, 8;
mul.wide.u32 %rd1622, %r1239, 8;
cvt.u64.u32	%rd1474, %r1239;
st.shared.u64 [%rd432], %rd150;
st.shared.u64 [%rd430], %rd151;
add.s64 %rd1482, %rd179, %rd1622;
ld.shared.u64 %rd1483, [%rd1482];
add.s64 %rd1484, %rd179, %rd1623;
ld.shared.u64 %rd1485, [%rd1484];
st.shared.u64 [%rd1482], %rd1485;
st.shared.u64 [%rd1484], %rd1483;
add.s64 %rd1487, %rd180, %rd1474;
ld.shared.u8 %rs215, [%rd1487];
st.shared.u8 [%rd1487], %rs7;
st.shared.u8 [%rd1473], %rs215;

BB0_279:
bar.sync 0;
ld.shared.u64 %rd152, [%rd331];
ld.shared.u64 %rd153, [%rd333];
setp.le.s64	%p223, %rd153, %rd152;
@%p223 bra BB0_281;

and.b32 %r1272, %r16, 7;
sub.s32 %r1271, %r156, %r1272;
cvt.u64.u32	%rd1494, %r1271;
add.s64 %rd1496, %rd180, %rd1494;
ld.shared.u8 %rs216, [%rd1496];
setp.ne.s16	%p224, %rs216, 0;
@%p224 bra BB0_283;

BB0_281:
and.b32 %r1243, %r16, 7;
sub.s32 %r1242, %r156, %r1243;
add.s32 %r1241, %r1242, 8;
cvt.u64.u32	%rd1497, %r1241;
add.s64 %rd1499, %rd180, %rd1497;
ld.shared.u8 %rs8, [%rd1499];
setp.eq.s16	%p225, %rs8, 0;
@%p225 bra BB0_283;

and.b32 %r1246, %r16, 7;
sub.s32 %r1245, %r156, %r1246;
add.s32 %r1244, %r1245, 8;
mul.wide.u32 %rd1625, %r1244, 8;
mul.wide.u32 %rd1624, %r1245, 8;
cvt.u64.u32	%rd1500, %r1245;
st.shared.u64 [%rd333], %rd152;
st.shared.u64 [%rd331], %rd153;
add.s64 %rd1508, %rd179, %rd1624;
ld.shared.u64 %rd1509, [%rd1508];
add.s64 %rd1510, %rd179, %rd1625;
ld.shared.u64 %rd1511, [%rd1510];
st.shared.u64 [%rd1508], %rd1511;
st.shared.u64 [%rd1510], %rd1509;
add.s64 %rd1513, %rd180, %rd1500;
ld.shared.u8 %rs217, [%rd1513];
st.shared.u8 [%rd1513], %rs8;
st.shared.u8 [%rd1499], %rs217;

BB0_283:
bar.sync 0;
ld.shared.u64 %rd154, [%rd258];
ld.shared.u64 %rd155, [%rd260];
setp.le.s64	%p226, %rd155, %rd154;
@%p226 bra BB0_285;

and.b32 %r1270, %r16, 3;
sub.s32 %r1269, %r156, %r1270;
cvt.u64.u32	%rd1520, %r1269;
add.s64 %rd1522, %rd180, %rd1520;
ld.shared.u8 %rs218, [%rd1522];
setp.ne.s16	%p227, %rs218, 0;
@%p227 bra BB0_287;

BB0_285:
and.b32 %r1249, %r16, 3;
sub.s32 %r1248, %r156, %r1249;
add.s32 %r1247, %r1248, 4;
cvt.u64.u32	%rd1523, %r1247;
add.s64 %rd1525, %rd180, %rd1523;
ld.shared.u8 %rs9, [%rd1525];
setp.eq.s16	%p228, %rs9, 0;
@%p228 bra BB0_287;

and.b32 %r1252, %r16, 3;
sub.s32 %r1251, %r156, %r1252;
add.s32 %r1250, %r1251, 4;
mul.wide.u32 %rd1627, %r1250, 8;
mul.wide.u32 %rd1626, %r1251, 8;
cvt.u64.u32	%rd1526, %r1251;
st.shared.u64 [%rd260], %rd154;
st.shared.u64 [%rd258], %rd155;
add.s64 %rd1534, %rd179, %rd1626;
ld.shared.u64 %rd1535, [%rd1534];
add.s64 %rd1536, %rd179, %rd1627;
ld.shared.u64 %rd1537, [%rd1536];
st.shared.u64 [%rd1534], %rd1537;
st.shared.u64 [%rd1536], %rd1535;
add.s64 %rd1539, %rd180, %rd1526;
ld.shared.u8 %rs219, [%rd1539];
st.shared.u8 [%rd1539], %rs9;
st.shared.u8 [%rd1525], %rs219;

BB0_287:
bar.sync 0;
ld.shared.u64 %rd156, [%rd211];
ld.shared.u64 %rd157, [%rd213];
setp.le.s64	%p229, %rd157, %rd156;
@%p229 bra BB0_289;

and.b32 %r1268, %r16, 1;
sub.s32 %r1267, %r156, %r1268;
cvt.u64.u32	%rd1546, %r1267;
add.s64 %rd1548, %rd180, %rd1546;
ld.shared.u8 %rs220, [%rd1548];
setp.ne.s16	%p230, %rs220, 0;
@%p230 bra BB0_291;

BB0_289:
and.b32 %r1255, %r16, 1;
sub.s32 %r1254, %r156, %r1255;
add.s32 %r1253, %r1254, 2;
cvt.u64.u32	%rd1549, %r1253;
add.s64 %rd1551, %rd180, %rd1549;
ld.shared.u8 %rs10, [%rd1551];
setp.eq.s16	%p231, %rs10, 0;
@%p231 bra BB0_291;

and.b32 %r1258, %r16, 1;
sub.s32 %r1257, %r156, %r1258;
add.s32 %r1256, %r1257, 2;
mul.wide.u32 %rd1629, %r1256, 8;
mul.wide.u32 %rd1628, %r1257, 8;
cvt.u64.u32	%rd1552, %r1257;
st.shared.u64 [%rd213], %rd156;
st.shared.u64 [%rd211], %rd157;
add.s64 %rd1560, %rd179, %rd1628;
ld.shared.u64 %rd1561, [%rd1560];
add.s64 %rd1562, %rd179, %rd1629;
ld.shared.u64 %rd1563, [%rd1562];
st.shared.u64 [%rd1560], %rd1563;
st.shared.u64 [%rd1562], %rd1561;
add.s64 %rd1565, %rd180, %rd1552;
ld.shared.u8 %rs221, [%rd1565];
st.shared.u8 [%rd1565], %rs10;
st.shared.u8 [%rd1551], %rs221;

BB0_291:
bar.sync 0;
ld.shared.u64 %rd158, [%rd191+8];
ld.shared.u64 %rd159, [%rd191];
setp.le.s64	%p232, %rd159, %rd158;
@%p232 bra BB0_293;

cvt.u64.u32	%rd1570, %r156;
add.s64 %rd1572, %rd180, %rd1570;
ld.shared.u8 %rs222, [%rd1572];
setp.ne.s16	%p233, %rs222, 0;
@%p233 bra BB0_295;

BB0_293:
cvt.u64.u32	%rd1573, %r156;
add.s64 %rd1575, %rd180, %rd1573;
ld.shared.u8 %rs11, [%rd1575+1];
setp.eq.s16	%p234, %rs11, 0;
@%p234 bra BB0_295;

mul.wide.u32 %rd1630, %r156, 8;
st.shared.u64 [%rd191], %rd158;
st.shared.u64 [%rd191+8], %rd159;
add.s64 %rd1581, %rd179, %rd1630;
ld.shared.u64 %rd1582, [%rd1581];
ld.shared.u64 %rd1583, [%rd1581+8];
st.shared.u64 [%rd1581], %rd1583;
st.shared.u64 [%rd1581+8], %rd1582;
ld.shared.u8 %rs223, [%rd1575];
st.shared.u8 [%rd1575], %rs11;
st.shared.u8 [%rd1575+1], %rs223;

BB0_295:
ld.param.u32 %r1259, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
setp.lt.u32	%p236, %r16, %r1259;
bar.sync 0;
@!%p236 bra BB0_297;
bra.uni BB0_296;

BB0_296:
ld.param.u32 %r1266, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1265, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u64 %rd1589, [%rd13];
mad.lo.s32 %r1227, %r16, %r1265, %r4;
cvta.to.global.u64 %rd1590, %rd8;
mul.wide.u32 %rd1591, %r1227, 8;
add.s64 %rd1592, %rd1590, %rd1591;
st.global.u64 [%rd1592], %rd1589;
ld.shared.u64 %rd1595, [%rd14];
ld.local.u64 %rd1596, [%rd2];
cvta.to.global.u64 %rd1597, %rd1596;
mad.lo.s32 %r1228, %r16, %r1266, %r15;
mul.wide.u32 %rd1598, %r1228, 8;
add.s64 %rd1599, %rd1597, %rd1598;
st.global.u64 [%rd1599], %rd1595;

BB0_297:
ld.param.u32 %r1261, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
add.s32 %r1260, %r16, 1024;
setp.ge.u32	%p237, %r1260, %r1261;
@%p237 bra BB0_299;

add.s32 %r1264, %r16, 1024;
ld.param.u32 %r1263, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1262, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u64 %rd1603, [%rd13+8192];
mad.lo.s32 %r1233, %r1264, %r1262, %r4;
cvta.to.global.u64 %rd1604, %rd8;
mul.wide.u32 %rd1605, %r1233, 8;
add.s64 %rd1606, %rd1604, %rd1605;
st.global.u64 [%rd1606], %rd1603;
ld.shared.u64 %rd1609, [%rd14+8192];
ld.local.u64 %rd1610, [%rd2];
cvta.to.global.u64 %rd1611, %rd1610;
mad.lo.s32 %r1234, %r1264, %r1263, %r15;
mul.wide.u32 %rd1612, %r1234, 8;
add.s64 %rd1613, %rd1611, %rd1612;
st.global.u64 [%rd1613], %rd1609;

BB0_299:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot1[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<238>;
.reg .b16 %rs<224>;
.reg .b32 %r<1415>;
.reg .b64 %rd<1716>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[16384];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[16384];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[2048];

mov.u64 %rd1715, __local_depot1;
cvta.local.u64 %SP, %rd1715;
ld.param.u32 %r134, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r135, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r136, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r137, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd3, _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd160, %SP, 0;
cvta.to.local.u64 %rd2, %rd160;
mov.u32 %r1363, 0;
mov.pred %p4, 0;
@%p4 bra BB1_2;

BB1_1:
mul.wide.s32 %rd161, %r1363, 8;
add.s64 %rd162, %rd3, %rd161;
ld.param.u64 %rd163, [%rd162];
add.s64 %rd164, %rd2, %rd161;
st.local.u64 [%rd164], %rd163;
add.s32 %r1363, %r1363, 1;
setp.lt.u32	%p5, %r1363, 27;
@%p5 bra BB1_1;

BB1_2:
mov.u32 %r139, %nctaid.y;
mov.u32 %r140, %ctaid.z;
mov.u32 %r141, %ctaid.y;
mad.lo.s32 %r142, %r139, %r140, %r141;
mov.u32 %r143, %nctaid.x;
mov.u32 %r144, %ctaid.x;
mad.lo.s32 %r1365, %r142, %r143, %r144;
setp.ge.u32	%p6, %r1365, %r134;
@%p6 bra BB1_299;

ld.param.u32 %r146, [%rd1+108];
mul.lo.s32 %r4, %r1365, %r146;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r1364, %r5, -1;
mov.u32 %r1366, 0;
setp.lt.s32	%p7, %r1364, 1;
@%p7 bra BB1_6;

mul.wide.s32 %rd165, %r5, 4;
add.s64 %rd1707, %rd2, %rd165;
mov.u32 %r1366, 0;

BB1_5:
ld.local.u32 %r148, [%rd1707+4];
rem.u32 %r149, %r1365, %r148;
ld.local.u32 %r150, [%rd1707+104];
mad.lo.s32 %r1366, %r150, %r149, %r1366;
div.u32 %r1365, %r1365, %r148;
add.s64 %rd1707, %rd1707, -4;
add.s32 %r1364, %r1364, -1;
setp.gt.s32	%p8, %r1364, 0;
@%p8 bra BB1_5;

BB1_6:
ld.param.u64 %rd8, [%rd1];
ld.local.u32 %r151, [%rd2+108];
mad.lo.s32 %r15, %r151, %r1365, %r1366;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 1024;
setp.lt.u32	%p1, %r16, %r135;
mov.u64 %rd166, 0;
setp.ge.u32	%p9, %r16, %r135;
mov.u64 %rd1714, %rd166;
@%p9 bra BB1_8;

cvta.to.global.u64 %rd167, %rd8;
mad.lo.s32 %r152, %r16, %r136, %r4;
mul.wide.u32 %rd168, %r152, 8;
add.s64 %rd169, %rd167, %rd168;
ld.global.u64 %rd9, [%rd169];
mov.u64 %rd1714, %rd9;

BB1_8:
mov.u64 %rd10, %rd1714;
mov.u64 %rd1713, %rd166;
@%p9 bra BB1_10;

ld.local.u64 %rd171, [%rd2];
cvta.to.global.u64 %rd172, %rd171;
mad.lo.s32 %r153, %r16, %r137, %r15;
mul.wide.u32 %rd173, %r153, 8;
add.s64 %rd174, %rd172, %rd173;
ld.global.u64 %rd1713, [%rd174];

BB1_10:
selp.u16	%rs12, 1, 0, %p1;
cvt.s64.s32	%rd176, %r16;
mul.wide.s32 %rd177, %r16, 8;
mov.u64 %rd178, _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd13, %rd178, %rd177;
st.shared.u64 [%rd13], %rd10;
mov.u64 %rd179, _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd14, %rd179, %rd177;
st.shared.u64 [%rd14], %rd1713;
mov.u64 %rd180, _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd15, %rd180, %rd176;
st.shared.u8 [%rd15], %rs12;
setp.lt.u32	%p2, %r17, %r135;
setp.ge.u32	%p11, %r17, %r135;
mov.u64 %rd1712, %rd166;
@%p11 bra BB1_12;

cvta.to.global.u64 %rd181, %rd8;
mad.lo.s32 %r154, %r17, %r136, %r4;
mul.wide.u32 %rd182, %r154, 8;
add.s64 %rd183, %rd181, %rd182;
ld.global.u64 %rd1712, [%rd183];

BB1_12:
mov.u64 %rd1711, %rd166;
@%p11 bra BB1_14;

ld.local.u64 %rd185, [%rd2];
cvta.to.global.u64 %rd186, %rd185;
mad.lo.s32 %r155, %r17, %r137, %r15;
mul.wide.u32 %rd187, %r155, 8;
add.s64 %rd188, %rd186, %rd187;
ld.global.u64 %rd1711, [%rd188];

BB1_14:
selp.u16	%rs13, 1, 0, %p2;
st.shared.u64 [%rd13+8192], %rd1712;
st.shared.u64 [%rd14+8192], %rd1711;
st.shared.u8 [%rd15+1024], %rs13;
bar.sync 0;
shl.b32 %r156, %r16, 1;
mul.wide.u32 %rd189, %r156, 8;
add.s64 %rd191, %rd178, %rd189;
ld.shared.u64 %rd20, [%rd191+8];
ld.shared.u64 %rd21, [%rd191];
setp.ge.s64	%p13, %rd21, %rd20;
@%p13 bra BB1_16;

cvt.u64.u32	%rd192, %r156;
add.s64 %rd194, %rd180, %rd192;
ld.shared.u8 %rs14, [%rd194];
mov.u32 %r1367, 1;
setp.ne.s16	%p14, %rs14, 0;
@%p14 bra BB1_17;

BB1_16:
cvt.u64.u32	%rd195, %r156;
add.s64 %rd197, %rd180, %rd195;
ld.shared.u8 %rs15, [%rd197+1];
setp.eq.s16	%p15, %rs15, 0;
selp.u32	%r1367, 1, 0, %p15;

BB1_17:
and.b32 %r162, %r16, 1;
setp.ne.s32	%p16, %r1367, %r162;
@%p16 bra BB1_19;

add.s64 %rd200, %rd179, %rd189;
cvt.u64.u32	%rd201, %r156;
st.shared.u64 [%rd191], %rd20;
st.shared.u64 [%rd191+8], %rd21;
ld.shared.u64 %rd205, [%rd200];
ld.shared.u64 %rd206, [%rd200+8];
st.shared.u64 [%rd200], %rd206;
st.shared.u64 [%rd200+8], %rd205;
add.s64 %rd208, %rd180, %rd201;
ld.shared.u8 %rs16, [%rd208];
ld.shared.u8 %rs17, [%rd208+1];
st.shared.u8 [%rd208], %rs17;
st.shared.u8 [%rd208+1], %rs16;

BB1_19:
bar.sync 0;
sub.s32 %r22, %r156, %r162;
add.s32 %r168, %r22, 2;
mul.wide.u32 %rd209, %r168, 8;
add.s64 %rd211, %rd178, %rd209;
mul.wide.u32 %rd212, %r22, 8;
add.s64 %rd213, %rd178, %rd212;
ld.shared.u64 %rd22, [%rd211];
ld.shared.u64 %rd23, [%rd213];
setp.ge.s64	%p17, %rd23, %rd22;
@%p17 bra BB1_21;

cvt.u64.u32	%rd214, %r22;
add.s64 %rd216, %rd180, %rd214;
ld.shared.u8 %rs18, [%rd216];
mov.u32 %r1368, 1;
setp.ne.s16	%p18, %rs18, 0;
@%p18 bra BB1_22;

BB1_21:
cvt.u64.u32	%rd217, %r168;
add.s64 %rd219, %rd180, %rd217;
ld.shared.u8 %rs19, [%rd219];
setp.eq.s16	%p19, %rs19, 0;
selp.u32	%r1368, 1, 0, %p19;

BB1_22:
bfe.u32 %r180, %r16, 1, 1;
setp.ne.s32	%p20, %r1368, %r180;
@%p20 bra BB1_24;

add.s64 %rd222, %rd179, %rd212;
add.s64 %rd224, %rd179, %rd209;
cvt.u64.u32	%rd225, %r22;
st.shared.u64 [%rd213], %rd22;
cvt.u64.u32	%rd229, %r168;
st.shared.u64 [%rd211], %rd23;
ld.shared.u64 %rd232, [%rd222];
ld.shared.u64 %rd233, [%rd224];
st.shared.u64 [%rd222], %rd233;
st.shared.u64 [%rd224], %rd232;
add.s64 %rd235, %rd180, %rd225;
ld.shared.u8 %rs20, [%rd235];
add.s64 %rd236, %rd180, %rd229;
ld.shared.u8 %rs21, [%rd236];
st.shared.u8 [%rd235], %rs21;
st.shared.u8 [%rd236], %rs20;

BB1_24:
bar.sync 0;
ld.shared.u64 %rd24, [%rd191+8];
ld.shared.u64 %rd25, [%rd191];
setp.ge.s64	%p21, %rd25, %rd24;
@%p21 bra BB1_26;

cvt.u64.u32	%rd240, %r156;
add.s64 %rd242, %rd180, %rd240;
ld.shared.u8 %rs22, [%rd242];
mov.u32 %r1369, 1;
setp.ne.s16	%p22, %rs22, 0;
@%p22 bra BB1_27;

BB1_26:
cvt.u64.u32	%rd243, %r156;
add.s64 %rd245, %rd180, %rd243;
ld.shared.u8 %rs23, [%rd245+1];
setp.eq.s16	%p23, %rs23, 0;
selp.u32	%r1369, 1, 0, %p23;

BB1_27:
bfe.u32 %r195, %r16, 1, 1;
setp.ne.s32	%p24, %r1369, %r195;
@%p24 bra BB1_29;

cvt.u64.u32	%rd246, %r156;
st.shared.u64 [%rd191], %rd24;
st.shared.u64 [%rd191+8], %rd25;
add.s64 %rd251, %rd179, %rd189;
ld.shared.u64 %rd252, [%rd251];
ld.shared.u64 %rd253, [%rd251+8];
st.shared.u64 [%rd251], %rd253;
st.shared.u64 [%rd251+8], %rd252;
add.s64 %rd255, %rd180, %rd246;
ld.shared.u8 %rs24, [%rd255];
ld.shared.u8 %rs25, [%rd255+1];
st.shared.u8 [%rd255], %rs25;
st.shared.u8 [%rd255+1], %rs24;

BB1_29:
bar.sync 0;
and.b32 %r198, %r16, 3;
sub.s32 %r28, %r156, %r198;
add.s32 %r200, %r28, 4;
mul.wide.u32 %rd256, %r200, 8;
add.s64 %rd258, %rd178, %rd256;
mul.wide.u32 %rd259, %r28, 8;
add.s64 %rd260, %rd178, %rd259;
ld.shared.u64 %rd26, [%rd258];
ld.shared.u64 %rd27, [%rd260];
setp.ge.s64	%p25, %rd27, %rd26;
@%p25 bra BB1_31;

cvt.u64.u32	%rd261, %r28;
add.s64 %rd263, %rd180, %rd261;
ld.shared.u8 %rs26, [%rd263];
mov.u32 %r1370, 1;
setp.ne.s16	%p26, %rs26, 0;
@%p26 bra BB1_32;

BB1_31:
cvt.u64.u32	%rd264, %r200;
add.s64 %rd266, %rd180, %rd264;
ld.shared.u8 %rs27, [%rd266];
setp.eq.s16	%p27, %rs27, 0;
selp.u32	%r1370, 1, 0, %p27;

BB1_32:
bfe.u32 %r212, %r16, 2, 1;
setp.ne.s32	%p28, %r1370, %r212;
@%p28 bra BB1_34;

add.s64 %rd269, %rd179, %rd259;
add.s64 %rd271, %rd179, %rd256;
cvt.u64.u32	%rd272, %r28;
st.shared.u64 [%rd260], %rd26;
cvt.u64.u32	%rd276, %r200;
st.shared.u64 [%rd258], %rd27;
ld.shared.u64 %rd279, [%rd269];
ld.shared.u64 %rd280, [%rd271];
st.shared.u64 [%rd269], %rd280;
st.shared.u64 [%rd271], %rd279;
add.s64 %rd282, %rd180, %rd272;
ld.shared.u8 %rs28, [%rd282];
add.s64 %rd283, %rd180, %rd276;
ld.shared.u8 %rs29, [%rd283];
st.shared.u8 [%rd282], %rs29;
st.shared.u8 [%rd283], %rs28;

BB1_34:
bar.sync 0;
ld.shared.u64 %rd28, [%rd211];
ld.shared.u64 %rd29, [%rd213];
setp.ge.s64	%p29, %rd29, %rd28;
@%p29 bra BB1_36;

cvt.u64.u32	%rd289, %r22;
add.s64 %rd291, %rd180, %rd289;
ld.shared.u8 %rs30, [%rd291];
mov.u32 %r1371, 1;
setp.ne.s16	%p30, %rs30, 0;
@%p30 bra BB1_37;

BB1_36:
cvt.u64.u32	%rd292, %r168;
add.s64 %rd294, %rd180, %rd292;
ld.shared.u8 %rs31, [%rd294];
setp.eq.s16	%p31, %rs31, 0;
selp.u32	%r1371, 1, 0, %p31;

BB1_37:
bfe.u32 %r235, %r16, 2, 1;
setp.ne.s32	%p32, %r1371, %r235;
@%p32 bra BB1_39;

cvt.u64.u32	%rd295, %r22;
st.shared.u64 [%rd213], %rd28;
cvt.u64.u32	%rd299, %r168;
st.shared.u64 [%rd211], %rd29;
add.s64 %rd303, %rd179, %rd212;
ld.shared.u64 %rd304, [%rd303];
add.s64 %rd305, %rd179, %rd209;
ld.shared.u64 %rd306, [%rd305];
st.shared.u64 [%rd303], %rd306;
st.shared.u64 [%rd305], %rd304;
add.s64 %rd308, %rd180, %rd295;
ld.shared.u8 %rs32, [%rd308];
add.s64 %rd309, %rd180, %rd299;
ld.shared.u8 %rs33, [%rd309];
st.shared.u8 [%rd308], %rs33;
st.shared.u8 [%rd309], %rs32;

BB1_39:
bar.sync 0;
ld.shared.u64 %rd30, [%rd191+8];
ld.shared.u64 %rd31, [%rd191];
setp.ge.s64	%p33, %rd31, %rd30;
@%p33 bra BB1_41;

cvt.u64.u32	%rd313, %r156;
add.s64 %rd315, %rd180, %rd313;
ld.shared.u8 %rs34, [%rd315];
mov.u32 %r1372, 1;
setp.ne.s16	%p34, %rs34, 0;
@%p34 bra BB1_42;

BB1_41:
cvt.u64.u32	%rd316, %r156;
add.s64 %rd318, %rd180, %rd316;
ld.shared.u8 %rs35, [%rd318+1];
setp.eq.s16	%p35, %rs35, 0;
selp.u32	%r1372, 1, 0, %p35;

BB1_42:
bfe.u32 %r249, %r16, 2, 1;
setp.ne.s32	%p36, %r1372, %r249;
@%p36 bra BB1_44;

cvt.u64.u32	%rd319, %r156;
st.shared.u64 [%rd191], %rd30;
st.shared.u64 [%rd191+8], %rd31;
add.s64 %rd324, %rd179, %rd189;
ld.shared.u64 %rd325, [%rd324];
ld.shared.u64 %rd326, [%rd324+8];
st.shared.u64 [%rd324], %rd326;
st.shared.u64 [%rd324+8], %rd325;
add.s64 %rd328, %rd180, %rd319;
ld.shared.u8 %rs36, [%rd328];
ld.shared.u8 %rs37, [%rd328+1];
st.shared.u8 [%rd328], %rs37;
st.shared.u8 [%rd328+1], %rs36;

BB1_44:
bar.sync 0;
and.b32 %r252, %r16, 7;
sub.s32 %r36, %r156, %r252;
add.s32 %r254, %r36, 8;
mul.wide.u32 %rd329, %r254, 8;
add.s64 %rd331, %rd178, %rd329;
mul.wide.u32 %rd332, %r36, 8;
add.s64 %rd333, %rd178, %rd332;
ld.shared.u64 %rd32, [%rd331];
ld.shared.u64 %rd33, [%rd333];
setp.ge.s64	%p37, %rd33, %rd32;
@%p37 bra BB1_46;

cvt.u64.u32	%rd334, %r36;
add.s64 %rd336, %rd180, %rd334;
ld.shared.u8 %rs38, [%rd336];
mov.u32 %r1373, 1;
setp.ne.s16	%p38, %rs38, 0;
@%p38 bra BB1_47;

BB1_46:
cvt.u64.u32	%rd337, %r254;
add.s64 %rd339, %rd180, %rd337;
ld.shared.u8 %rs39, [%rd339];
setp.eq.s16	%p39, %rs39, 0;
selp.u32	%r1373, 1, 0, %p39;

BB1_47:
bfe.u32 %r266, %r16, 3, 1;
setp.ne.s32	%p40, %r1373, %r266;
@%p40 bra BB1_49;

add.s64 %rd342, %rd179, %rd332;
add.s64 %rd344, %rd179, %rd329;
cvt.u64.u32	%rd345, %r36;
st.shared.u64 [%rd333], %rd32;
cvt.u64.u32	%rd349, %r254;
st.shared.u64 [%rd331], %rd33;
ld.shared.u64 %rd352, [%rd342];
ld.shared.u64 %rd353, [%rd344];
st.shared.u64 [%rd342], %rd353;
st.shared.u64 [%rd344], %rd352;
add.s64 %rd355, %rd180, %rd345;
ld.shared.u8 %rs40, [%rd355];
add.s64 %rd356, %rd180, %rd349;
ld.shared.u8 %rs41, [%rd356];
st.shared.u8 [%rd355], %rs41;
st.shared.u8 [%rd356], %rs40;

BB1_49:
bar.sync 0;
ld.shared.u64 %rd34, [%rd258];
ld.shared.u64 %rd35, [%rd260];
setp.ge.s64	%p41, %rd35, %rd34;
@%p41 bra BB1_51;

cvt.u64.u32	%rd362, %r28;
add.s64 %rd364, %rd180, %rd362;
ld.shared.u8 %rs42, [%rd364];
mov.u32 %r1374, 1;
setp.ne.s16	%p42, %rs42, 0;
@%p42 bra BB1_52;

BB1_51:
cvt.u64.u32	%rd365, %r200;
add.s64 %rd367, %rd180, %rd365;
ld.shared.u8 %rs43, [%rd367];
setp.eq.s16	%p43, %rs43, 0;
selp.u32	%r1374, 1, 0, %p43;

BB1_52:
bfe.u32 %r289, %r16, 3, 1;
setp.ne.s32	%p44, %r1374, %r289;
@%p44 bra BB1_54;

cvt.u64.u32	%rd368, %r28;
st.shared.u64 [%rd260], %rd34;
cvt.u64.u32	%rd372, %r200;
st.shared.u64 [%rd258], %rd35;
add.s64 %rd376, %rd179, %rd259;
ld.shared.u64 %rd377, [%rd376];
add.s64 %rd378, %rd179, %rd256;
ld.shared.u64 %rd379, [%rd378];
st.shared.u64 [%rd376], %rd379;
st.shared.u64 [%rd378], %rd377;
add.s64 %rd381, %rd180, %rd368;
ld.shared.u8 %rs44, [%rd381];
add.s64 %rd382, %rd180, %rd372;
ld.shared.u8 %rs45, [%rd382];
st.shared.u8 [%rd381], %rs45;
st.shared.u8 [%rd382], %rs44;

BB1_54:
bar.sync 0;
ld.shared.u64 %rd36, [%rd211];
ld.shared.u64 %rd37, [%rd213];
setp.ge.s64	%p45, %rd37, %rd36;
@%p45 bra BB1_56;

cvt.u64.u32	%rd388, %r22;
add.s64 %rd390, %rd180, %rd388;
ld.shared.u8 %rs46, [%rd390];
mov.u32 %r1375, 1;
setp.ne.s16	%p46, %rs46, 0;
@%p46 bra BB1_57;

BB1_56:
cvt.u64.u32	%rd391, %r168;
add.s64 %rd393, %rd180, %rd391;
ld.shared.u8 %rs47, [%rd393];
setp.eq.s16	%p47, %rs47, 0;
selp.u32	%r1375, 1, 0, %p47;

BB1_57:
bfe.u32 %r311, %r16, 3, 1;
setp.ne.s32	%p48, %r1375, %r311;
@%p48 bra BB1_59;

mul.wide.u32 %rd1705, %r22, 8;
cvt.u64.u32	%rd394, %r22;
st.shared.u64 [%rd213], %rd36;
cvt.u64.u32	%rd398, %r168;
st.shared.u64 [%rd211], %rd37;
add.s64 %rd402, %rd179, %rd1705;
ld.shared.u64 %rd403, [%rd402];
add.s64 %rd404, %rd179, %rd209;
ld.shared.u64 %rd405, [%rd404];
st.shared.u64 [%rd402], %rd405;
st.shared.u64 [%rd404], %rd403;
add.s64 %rd407, %rd180, %rd394;
ld.shared.u8 %rs48, [%rd407];
add.s64 %rd408, %rd180, %rd398;
ld.shared.u8 %rs49, [%rd408];
st.shared.u8 [%rd407], %rs49;
st.shared.u8 [%rd408], %rs48;

BB1_59:
bar.sync 0;
ld.shared.u64 %rd38, [%rd191+8];
ld.shared.u64 %rd39, [%rd191];
setp.ge.s64	%p49, %rd39, %rd38;
@%p49 bra BB1_61;

cvt.u64.u32	%rd412, %r156;
add.s64 %rd414, %rd180, %rd412;
ld.shared.u8 %rs50, [%rd414];
mov.u32 %r1376, 1;
setp.ne.s16	%p50, %rs50, 0;
@%p50 bra BB1_62;

BB1_61:
cvt.u64.u32	%rd415, %r156;
add.s64 %rd417, %rd180, %rd415;
ld.shared.u8 %rs51, [%rd417+1];
setp.eq.s16	%p51, %rs51, 0;
selp.u32	%r1376, 1, 0, %p51;

BB1_62:
bfe.u32 %r325, %r16, 3, 1;
setp.ne.s32	%p52, %r1376, %r325;
@%p52 bra BB1_64;

mul.wide.u32 %rd1704, %r156, 8;
cvt.u64.u32	%rd418, %r156;
st.shared.u64 [%rd191], %rd38;
st.shared.u64 [%rd191+8], %rd39;
add.s64 %rd423, %rd179, %rd1704;
ld.shared.u64 %rd424, [%rd423];
ld.shared.u64 %rd425, [%rd423+8];
st.shared.u64 [%rd423], %rd425;
st.shared.u64 [%rd423+8], %rd424;
add.s64 %rd427, %rd180, %rd418;
ld.shared.u8 %rs52, [%rd427];
ld.shared.u8 %rs53, [%rd427+1];
st.shared.u8 [%rd427], %rs53;
st.shared.u8 [%rd427+1], %rs52;

BB1_64:
bar.sync 0;
and.b32 %r328, %r16, 15;
sub.s32 %r46, %r156, %r328;
add.s32 %r330, %r46, 16;
mul.wide.u32 %rd428, %r330, 8;
add.s64 %rd430, %rd178, %rd428;
mul.wide.u32 %rd431, %r46, 8;
add.s64 %rd432, %rd178, %rd431;
ld.shared.u64 %rd40, [%rd430];
ld.shared.u64 %rd41, [%rd432];
setp.ge.s64	%p53, %rd41, %rd40;
@%p53 bra BB1_66;

cvt.u64.u32	%rd433, %r46;
add.s64 %rd435, %rd180, %rd433;
ld.shared.u8 %rs54, [%rd435];
mov.u32 %r1377, 1;
setp.ne.s16	%p54, %rs54, 0;
@%p54 bra BB1_67;

BB1_66:
cvt.u64.u32	%rd436, %r330;
add.s64 %rd438, %rd180, %rd436;
ld.shared.u8 %rs55, [%rd438];
setp.eq.s16	%p55, %rs55, 0;
selp.u32	%r1377, 1, 0, %p55;

BB1_67:
bfe.u32 %r342, %r16, 4, 1;
setp.ne.s32	%p56, %r1377, %r342;
@%p56 bra BB1_69;

add.s64 %rd441, %rd179, %rd431;
add.s64 %rd443, %rd179, %rd428;
cvt.u64.u32	%rd444, %r46;
st.shared.u64 [%rd432], %rd40;
cvt.u64.u32	%rd448, %r330;
st.shared.u64 [%rd430], %rd41;
ld.shared.u64 %rd451, [%rd441];
ld.shared.u64 %rd452, [%rd443];
st.shared.u64 [%rd441], %rd452;
st.shared.u64 [%rd443], %rd451;
add.s64 %rd454, %rd180, %rd444;
ld.shared.u8 %rs56, [%rd454];
add.s64 %rd455, %rd180, %rd448;
ld.shared.u8 %rs57, [%rd455];
st.shared.u8 [%rd454], %rs57;
st.shared.u8 [%rd455], %rs56;

BB1_69:
bar.sync 0;
ld.shared.u64 %rd42, [%rd331];
ld.shared.u64 %rd43, [%rd333];
setp.ge.s64	%p57, %rd43, %rd42;
@%p57 bra BB1_71;

cvt.u64.u32	%rd461, %r36;
add.s64 %rd463, %rd180, %rd461;
ld.shared.u8 %rs58, [%rd463];
mov.u32 %r1378, 1;
setp.ne.s16	%p58, %rs58, 0;
@%p58 bra BB1_72;

BB1_71:
cvt.u64.u32	%rd464, %r254;
add.s64 %rd466, %rd180, %rd464;
ld.shared.u8 %rs59, [%rd466];
setp.eq.s16	%p59, %rs59, 0;
selp.u32	%r1378, 1, 0, %p59;

BB1_72:
bfe.u32 %r365, %r16, 4, 1;
setp.ne.s32	%p60, %r1378, %r365;
@%p60 bra BB1_74;

mul.wide.u32 %rd1695, %r254, 8;
mul.wide.u32 %rd1694, %r36, 8;
cvt.u64.u32	%rd467, %r36;
st.shared.u64 [%rd333], %rd42;
cvt.u64.u32	%rd471, %r254;
st.shared.u64 [%rd331], %rd43;
add.s64 %rd475, %rd179, %rd1694;
ld.shared.u64 %rd476, [%rd475];
add.s64 %rd477, %rd179, %rd1695;
ld.shared.u64 %rd478, [%rd477];
st.shared.u64 [%rd475], %rd478;
st.shared.u64 [%rd477], %rd476;
add.s64 %rd480, %rd180, %rd467;
ld.shared.u8 %rs60, [%rd480];
add.s64 %rd481, %rd180, %rd471;
ld.shared.u8 %rs61, [%rd481];
st.shared.u8 [%rd480], %rs61;
st.shared.u8 [%rd481], %rs60;

BB1_74:
bar.sync 0;
ld.shared.u64 %rd44, [%rd258];
ld.shared.u64 %rd45, [%rd260];
setp.ge.s64	%p61, %rd45, %rd44;
@%p61 bra BB1_76;

cvt.u64.u32	%rd487, %r28;
add.s64 %rd489, %rd180, %rd487;
ld.shared.u8 %rs62, [%rd489];
mov.u32 %r1379, 1;
setp.ne.s16	%p62, %rs62, 0;
@%p62 bra BB1_77;

BB1_76:
cvt.u64.u32	%rd490, %r200;
add.s64 %rd492, %rd180, %rd490;
ld.shared.u8 %rs63, [%rd492];
setp.eq.s16	%p63, %rs63, 0;
selp.u32	%r1379, 1, 0, %p63;

BB1_77:
bfe.u32 %r387, %r16, 4, 1;
setp.ne.s32	%p64, %r1379, %r387;
@%p64 bra BB1_79;

mul.wide.u32 %rd1693, %r200, 8;
mul.wide.u32 %rd1692, %r28, 8;
cvt.u64.u32	%rd493, %r28;
st.shared.u64 [%rd260], %rd44;
cvt.u64.u32	%rd497, %r200;
st.shared.u64 [%rd258], %rd45;
add.s64 %rd501, %rd179, %rd1692;
ld.shared.u64 %rd502, [%rd501];
add.s64 %rd503, %rd179, %rd1693;
ld.shared.u64 %rd504, [%rd503];
st.shared.u64 [%rd501], %rd504;
st.shared.u64 [%rd503], %rd502;
add.s64 %rd506, %rd180, %rd493;
ld.shared.u8 %rs64, [%rd506];
add.s64 %rd507, %rd180, %rd497;
ld.shared.u8 %rs65, [%rd507];
st.shared.u8 [%rd506], %rs65;
st.shared.u8 [%rd507], %rs64;

BB1_79:
bar.sync 0;
ld.shared.u64 %rd46, [%rd211];
ld.shared.u64 %rd47, [%rd213];
setp.ge.s64	%p65, %rd47, %rd46;
@%p65 bra BB1_81;

cvt.u64.u32	%rd513, %r22;
add.s64 %rd515, %rd180, %rd513;
ld.shared.u8 %rs66, [%rd515];
mov.u32 %r1380, 1;
setp.ne.s16	%p66, %rs66, 0;
@%p66 bra BB1_82;

BB1_81:
cvt.u64.u32	%rd516, %r168;
add.s64 %rd518, %rd180, %rd516;
ld.shared.u8 %rs67, [%rd518];
setp.eq.s16	%p67, %rs67, 0;
selp.u32	%r1380, 1, 0, %p67;

BB1_82:
bfe.u32 %r409, %r16, 4, 1;
setp.ne.s32	%p68, %r1380, %r409;
@%p68 bra BB1_84;

mul.wide.u32 %rd1691, %r168, 8;
mul.wide.u32 %rd1690, %r22, 8;
cvt.u64.u32	%rd519, %r22;
st.shared.u64 [%rd213], %rd46;
cvt.u64.u32	%rd523, %r168;
st.shared.u64 [%rd211], %rd47;
add.s64 %rd527, %rd179, %rd1690;
ld.shared.u64 %rd528, [%rd527];
add.s64 %rd529, %rd179, %rd1691;
ld.shared.u64 %rd530, [%rd529];
st.shared.u64 [%rd527], %rd530;
st.shared.u64 [%rd529], %rd528;
add.s64 %rd532, %rd180, %rd519;
ld.shared.u8 %rs68, [%rd532];
add.s64 %rd533, %rd180, %rd523;
ld.shared.u8 %rs69, [%rd533];
st.shared.u8 [%rd532], %rs69;
st.shared.u8 [%rd533], %rs68;

BB1_84:
bar.sync 0;
ld.shared.u64 %rd48, [%rd191+8];
ld.shared.u64 %rd49, [%rd191];
setp.ge.s64	%p69, %rd49, %rd48;
@%p69 bra BB1_86;

cvt.u64.u32	%rd537, %r156;
add.s64 %rd539, %rd180, %rd537;
ld.shared.u8 %rs70, [%rd539];
mov.u32 %r1381, 1;
setp.ne.s16	%p70, %rs70, 0;
@%p70 bra BB1_87;

BB1_86:
cvt.u64.u32	%rd540, %r156;
add.s64 %rd542, %rd180, %rd540;
ld.shared.u8 %rs71, [%rd542+1];
setp.eq.s16	%p71, %rs71, 0;
selp.u32	%r1381, 1, 0, %p71;

BB1_87:
bfe.u32 %r423, %r16, 4, 1;
setp.ne.s32	%p72, %r1381, %r423;
@%p72 bra BB1_89;

mul.wide.u32 %rd1689, %r156, 8;
cvt.u64.u32	%rd543, %r156;
st.shared.u64 [%rd191], %rd48;
st.shared.u64 [%rd191+8], %rd49;
add.s64 %rd548, %rd179, %rd1689;
ld.shared.u64 %rd549, [%rd548];
ld.shared.u64 %rd550, [%rd548+8];
st.shared.u64 [%rd548], %rd550;
st.shared.u64 [%rd548+8], %rd549;
add.s64 %rd552, %rd180, %rd543;
ld.shared.u8 %rs72, [%rd552];
ld.shared.u8 %rs73, [%rd552+1];
st.shared.u8 [%rd552], %rs73;
st.shared.u8 [%rd552+1], %rs72;

BB1_89:
bar.sync 0;
and.b32 %r426, %r16, 31;
sub.s32 %r58, %r156, %r426;
add.s32 %r428, %r58, 32;
mul.wide.u32 %rd553, %r428, 8;
add.s64 %rd555, %rd178, %rd553;
mul.wide.u32 %rd556, %r58, 8;
add.s64 %rd557, %rd178, %rd556;
ld.shared.u64 %rd50, [%rd555];
ld.shared.u64 %rd51, [%rd557];
setp.ge.s64	%p73, %rd51, %rd50;
@%p73 bra BB1_91;

cvt.u64.u32	%rd558, %r58;
add.s64 %rd560, %rd180, %rd558;
ld.shared.u8 %rs74, [%rd560];
mov.u32 %r1382, 1;
setp.ne.s16	%p74, %rs74, 0;
@%p74 bra BB1_92;

BB1_91:
add.s32 %r1361, %r58, 32;
cvt.u64.u32	%rd561, %r1361;
add.s64 %rd563, %rd180, %rd561;
ld.shared.u8 %rs75, [%rd563];
setp.eq.s16	%p75, %rs75, 0;
selp.u32	%r1382, 1, 0, %p75;

BB1_92:
bfe.u32 %r440, %r16, 5, 1;
setp.ne.s32	%p76, %r1382, %r440;
@%p76 bra BB1_94;

add.s64 %rd1706, %rd178, %rd553;
add.s32 %r1362, %r58, 32;
mul.wide.u32 %rd1697, %r58, 8;
add.s64 %rd566, %rd179, %rd1697;
add.s64 %rd568, %rd179, %rd553;
cvt.u64.u32	%rd569, %r58;
st.shared.u64 [%rd557], %rd50;
cvt.u64.u32	%rd573, %r1362;
st.shared.u64 [%rd1706], %rd51;
ld.shared.u64 %rd576, [%rd566];
ld.shared.u64 %rd577, [%rd568];
st.shared.u64 [%rd566], %rd577;
st.shared.u64 [%rd568], %rd576;
add.s64 %rd579, %rd180, %rd569;
ld.shared.u8 %rs76, [%rd579];
add.s64 %rd580, %rd180, %rd573;
ld.shared.u8 %rs77, [%rd580];
st.shared.u8 [%rd579], %rs77;
st.shared.u8 [%rd580], %rs76;

BB1_94:
bar.sync 0;
ld.shared.u64 %rd52, [%rd430];
ld.shared.u64 %rd53, [%rd432];
setp.ge.s64	%p77, %rd53, %rd52;
@%p77 bra BB1_96;

cvt.u64.u32	%rd586, %r46;
add.s64 %rd588, %rd180, %rd586;
ld.shared.u8 %rs78, [%rd588];
mov.u32 %r1383, 1;
setp.ne.s16	%p78, %rs78, 0;
@%p78 bra BB1_97;

BB1_96:
cvt.u64.u32	%rd589, %r330;
add.s64 %rd591, %rd180, %rd589;
ld.shared.u8 %rs79, [%rd591];
setp.eq.s16	%p79, %rs79, 0;
selp.u32	%r1383, 1, 0, %p79;

BB1_97:
bfe.u32 %r463, %r16, 5, 1;
setp.ne.s32	%p80, %r1383, %r463;
@%p80 bra BB1_99;

mul.wide.u32 %rd1696, %r330, 8;
mul.wide.u32 %rd1688, %r46, 8;
cvt.u64.u32	%rd592, %r46;
st.shared.u64 [%rd432], %rd52;
cvt.u64.u32	%rd596, %r330;
st.shared.u64 [%rd430], %rd53;
add.s64 %rd600, %rd179, %rd1688;
ld.shared.u64 %rd601, [%rd600];
add.s64 %rd602, %rd179, %rd1696;
ld.shared.u64 %rd603, [%rd602];
st.shared.u64 [%rd600], %rd603;
st.shared.u64 [%rd602], %rd601;
add.s64 %rd605, %rd180, %rd592;
ld.shared.u8 %rs80, [%rd605];
add.s64 %rd606, %rd180, %rd596;
ld.shared.u8 %rs81, [%rd606];
st.shared.u8 [%rd605], %rs81;
st.shared.u8 [%rd606], %rs80;

BB1_99:
bar.sync 0;
ld.shared.u64 %rd54, [%rd331];
ld.shared.u64 %rd55, [%rd333];
setp.ge.s64	%p81, %rd55, %rd54;
@%p81 bra BB1_101;

cvt.u64.u32	%rd612, %r36;
add.s64 %rd614, %rd180, %rd612;
ld.shared.u8 %rs82, [%rd614];
mov.u32 %r1384, 1;
setp.ne.s16	%p82, %rs82, 0;
@%p82 bra BB1_102;

BB1_101:
cvt.u64.u32	%rd615, %r254;
add.s64 %rd617, %rd180, %rd615;
ld.shared.u8 %rs83, [%rd617];
setp.eq.s16	%p83, %rs83, 0;
selp.u32	%r1384, 1, 0, %p83;

BB1_102:
bfe.u32 %r485, %r16, 5, 1;
setp.ne.s32	%p84, %r1384, %r485;
@%p84 bra BB1_104;

mul.wide.u32 %rd1687, %r254, 8;
mul.wide.u32 %rd1686, %r36, 8;
cvt.u64.u32	%rd618, %r36;
st.shared.u64 [%rd333], %rd54;
cvt.u64.u32	%rd622, %r254;
st.shared.u64 [%rd331], %rd55;
add.s64 %rd626, %rd179, %rd1686;
ld.shared.u64 %rd627, [%rd626];
add.s64 %rd628, %rd179, %rd1687;
ld.shared.u64 %rd629, [%rd628];
st.shared.u64 [%rd626], %rd629;
st.shared.u64 [%rd628], %rd627;
add.s64 %rd631, %rd180, %rd618;
ld.shared.u8 %rs84, [%rd631];
add.s64 %rd632, %rd180, %rd622;
ld.shared.u8 %rs85, [%rd632];
st.shared.u8 [%rd631], %rs85;
st.shared.u8 [%rd632], %rs84;

BB1_104:
bar.sync 0;
ld.shared.u64 %rd56, [%rd258];
ld.shared.u64 %rd57, [%rd260];
setp.ge.s64	%p85, %rd57, %rd56;
@%p85 bra BB1_106;

cvt.u64.u32	%rd638, %r28;
add.s64 %rd640, %rd180, %rd638;
ld.shared.u8 %rs86, [%rd640];
mov.u32 %r1385, 1;
setp.ne.s16	%p86, %rs86, 0;
@%p86 bra BB1_107;

BB1_106:
cvt.u64.u32	%rd641, %r200;
add.s64 %rd643, %rd180, %rd641;
ld.shared.u8 %rs87, [%rd643];
setp.eq.s16	%p87, %rs87, 0;
selp.u32	%r1385, 1, 0, %p87;

BB1_107:
bfe.u32 %r507, %r16, 5, 1;
setp.ne.s32	%p88, %r1385, %r507;
@%p88 bra BB1_109;

mul.wide.u32 %rd1685, %r200, 8;
mul.wide.u32 %rd1684, %r28, 8;
cvt.u64.u32	%rd644, %r28;
st.shared.u64 [%rd260], %rd56;
cvt.u64.u32	%rd648, %r200;
st.shared.u64 [%rd258], %rd57;
add.s64 %rd652, %rd179, %rd1684;
ld.shared.u64 %rd653, [%rd652];
add.s64 %rd654, %rd179, %rd1685;
ld.shared.u64 %rd655, [%rd654];
st.shared.u64 [%rd652], %rd655;
st.shared.u64 [%rd654], %rd653;
add.s64 %rd657, %rd180, %rd644;
ld.shared.u8 %rs88, [%rd657];
add.s64 %rd658, %rd180, %rd648;
ld.shared.u8 %rs89, [%rd658];
st.shared.u8 [%rd657], %rs89;
st.shared.u8 [%rd658], %rs88;

BB1_109:
bar.sync 0;
ld.shared.u64 %rd58, [%rd211];
ld.shared.u64 %rd59, [%rd213];
setp.ge.s64	%p89, %rd59, %rd58;
@%p89 bra BB1_111;

cvt.u64.u32	%rd664, %r22;
add.s64 %rd666, %rd180, %rd664;
ld.shared.u8 %rs90, [%rd666];
mov.u32 %r1386, 1;
setp.ne.s16	%p90, %rs90, 0;
@%p90 bra BB1_112;

BB1_111:
cvt.u64.u32	%rd667, %r168;
add.s64 %rd669, %rd180, %rd667;
ld.shared.u8 %rs91, [%rd669];
setp.eq.s16	%p91, %rs91, 0;
selp.u32	%r1386, 1, 0, %p91;

BB1_112:
bfe.u32 %r529, %r16, 5, 1;
setp.ne.s32	%p92, %r1386, %r529;
@%p92 bra BB1_114;

mul.wide.u32 %rd1683, %r168, 8;
mul.wide.u32 %rd1682, %r22, 8;
cvt.u64.u32	%rd670, %r22;
st.shared.u64 [%rd213], %rd58;
cvt.u64.u32	%rd674, %r168;
st.shared.u64 [%rd211], %rd59;
add.s64 %rd678, %rd179, %rd1682;
ld.shared.u64 %rd679, [%rd678];
add.s64 %rd680, %rd179, %rd1683;
ld.shared.u64 %rd681, [%rd680];
st.shared.u64 [%rd678], %rd681;
st.shared.u64 [%rd680], %rd679;
add.s64 %rd683, %rd180, %rd670;
ld.shared.u8 %rs92, [%rd683];
add.s64 %rd684, %rd180, %rd674;
ld.shared.u8 %rs93, [%rd684];
st.shared.u8 [%rd683], %rs93;
st.shared.u8 [%rd684], %rs92;

BB1_114:
bar.sync 0;
ld.shared.u64 %rd60, [%rd191+8];
ld.shared.u64 %rd61, [%rd191];
setp.ge.s64	%p93, %rd61, %rd60;
@%p93 bra BB1_116;

cvt.u64.u32	%rd688, %r156;
add.s64 %rd690, %rd180, %rd688;
ld.shared.u8 %rs94, [%rd690];
mov.u32 %r1387, 1;
setp.ne.s16	%p94, %rs94, 0;
@%p94 bra BB1_117;

BB1_116:
cvt.u64.u32	%rd691, %r156;
add.s64 %rd693, %rd180, %rd691;
ld.shared.u8 %rs95, [%rd693+1];
setp.eq.s16	%p95, %rs95, 0;
selp.u32	%r1387, 1, 0, %p95;

BB1_117:
bfe.u32 %r543, %r16, 5, 1;
setp.ne.s32	%p96, %r1387, %r543;
@%p96 bra BB1_119;

mul.wide.u32 %rd1681, %r156, 8;
cvt.u64.u32	%rd694, %r156;
st.shared.u64 [%rd191], %rd60;
st.shared.u64 [%rd191+8], %rd61;
add.s64 %rd699, %rd179, %rd1681;
ld.shared.u64 %rd700, [%rd699];
ld.shared.u64 %rd701, [%rd699+8];
st.shared.u64 [%rd699], %rd701;
st.shared.u64 [%rd699+8], %rd700;
add.s64 %rd703, %rd180, %rd694;
ld.shared.u8 %rs96, [%rd703];
ld.shared.u8 %rs97, [%rd703+1];
st.shared.u8 [%rd703], %rs97;
st.shared.u8 [%rd703+1], %rs96;

BB1_119:
bar.sync 0;
and.b32 %r546, %r16, 63;
sub.s32 %r72, %r156, %r546;
add.s32 %r548, %r72, 64;
mul.wide.u32 %rd704, %r548, 8;
add.s64 %rd706, %rd178, %rd704;
mul.wide.u32 %rd707, %r72, 8;
add.s64 %rd708, %rd178, %rd707;
ld.shared.u64 %rd62, [%rd706];
ld.shared.u64 %rd63, [%rd708];
setp.ge.s64	%p97, %rd63, %rd62;
@%p97 bra BB1_121;

cvt.u64.u32	%rd709, %r72;
add.s64 %rd711, %rd180, %rd709;
ld.shared.u8 %rs98, [%rd711];
mov.u32 %r1388, 1;
setp.ne.s16	%p98, %rs98, 0;
@%p98 bra BB1_122;

BB1_121:
add.s32 %r1339, %r72, 64;
cvt.u64.u32	%rd712, %r1339;
add.s64 %rd714, %rd180, %rd712;
ld.shared.u8 %rs99, [%rd714];
setp.eq.s16	%p99, %rs99, 0;
selp.u32	%r1388, 1, 0, %p99;

BB1_122:
bfe.u32 %r560, %r16, 6, 1;
setp.ne.s32	%p100, %r1388, %r560;
@%p100 bra BB1_124;

add.s64 %rd1703, %rd178, %rd704;
mul.wide.u32 %rd1702, %r72, 8;
add.s32 %r1340, %r72, 64;
add.s64 %rd717, %rd179, %rd1702;
add.s64 %rd719, %rd179, %rd704;
cvt.u64.u32	%rd720, %r72;
st.shared.u64 [%rd708], %rd62;
cvt.u64.u32	%rd724, %r1340;
st.shared.u64 [%rd1703], %rd63;
ld.shared.u64 %rd727, [%rd717];
ld.shared.u64 %rd728, [%rd719];
st.shared.u64 [%rd717], %rd728;
st.shared.u64 [%rd719], %rd727;
add.s64 %rd730, %rd180, %rd720;
ld.shared.u8 %rs100, [%rd730];
add.s64 %rd731, %rd180, %rd724;
ld.shared.u8 %rs101, [%rd731];
st.shared.u8 [%rd730], %rs101;
st.shared.u8 [%rd731], %rs100;

BB1_124:
bar.sync 0;
add.s64 %rd1698, %rd178, %rd553;
ld.shared.u64 %rd64, [%rd1698];
ld.shared.u64 %rd65, [%rd557];
setp.ge.s64	%p101, %rd65, %rd64;
@%p101 bra BB1_126;

cvt.u64.u32	%rd737, %r58;
add.s64 %rd739, %rd180, %rd737;
ld.shared.u8 %rs102, [%rd739];
mov.u32 %r1389, 1;
setp.ne.s16	%p102, %rs102, 0;
@%p102 bra BB1_127;

BB1_126:
add.s32 %r1337, %r58, 32;
cvt.u64.u32	%rd740, %r1337;
add.s64 %rd742, %rd180, %rd740;
ld.shared.u8 %rs103, [%rd742];
setp.eq.s16	%p103, %rs103, 0;
selp.u32	%r1389, 1, 0, %p103;

BB1_127:
bfe.u32 %r583, %r16, 6, 1;
setp.ne.s32	%p104, %r1389, %r583;
@%p104 bra BB1_129;

add.s64 %rd1700, %rd178, %rd553;
add.s32 %r1338, %r58, 32;
mul.wide.u32 %rd1674, %r58, 8;
cvt.u64.u32	%rd743, %r58;
st.shared.u64 [%rd557], %rd64;
cvt.u64.u32	%rd747, %r1338;
st.shared.u64 [%rd1700], %rd65;
add.s64 %rd751, %rd179, %rd1674;
ld.shared.u64 %rd752, [%rd751];
add.s64 %rd753, %rd179, %rd553;
ld.shared.u64 %rd754, [%rd753];
st.shared.u64 [%rd751], %rd754;
st.shared.u64 [%rd753], %rd752;
add.s64 %rd756, %rd180, %rd743;
ld.shared.u8 %rs104, [%rd756];
add.s64 %rd757, %rd180, %rd747;
ld.shared.u8 %rs105, [%rd757];
st.shared.u8 [%rd756], %rs105;
st.shared.u8 [%rd757], %rs104;

BB1_129:
bar.sync 0;
ld.shared.u64 %rd66, [%rd430];
ld.shared.u64 %rd67, [%rd432];
setp.ge.s64	%p105, %rd67, %rd66;
@%p105 bra BB1_131;

cvt.u64.u32	%rd763, %r46;
add.s64 %rd765, %rd180, %rd763;
ld.shared.u8 %rs106, [%rd765];
mov.u32 %r1390, 1;
setp.ne.s16	%p106, %rs106, 0;
@%p106 bra BB1_132;

BB1_131:
cvt.u64.u32	%rd766, %r330;
add.s64 %rd768, %rd180, %rd766;
ld.shared.u8 %rs107, [%rd768];
setp.eq.s16	%p107, %rs107, 0;
selp.u32	%r1390, 1, 0, %p107;

BB1_132:
bfe.u32 %r605, %r16, 6, 1;
setp.ne.s32	%p108, %r1390, %r605;
@%p108 bra BB1_134;

mul.wide.u32 %rd1673, %r330, 8;
mul.wide.u32 %rd1672, %r46, 8;
cvt.u64.u32	%rd769, %r46;
st.shared.u64 [%rd432], %rd66;
cvt.u64.u32	%rd773, %r330;
st.shared.u64 [%rd430], %rd67;
add.s64 %rd777, %rd179, %rd1672;
ld.shared.u64 %rd778, [%rd777];
add.s64 %rd779, %rd179, %rd1673;
ld.shared.u64 %rd780, [%rd779];
st.shared.u64 [%rd777], %rd780;
st.shared.u64 [%rd779], %rd778;
add.s64 %rd782, %rd180, %rd769;
ld.shared.u8 %rs108, [%rd782];
add.s64 %rd783, %rd180, %rd773;
ld.shared.u8 %rs109, [%rd783];
st.shared.u8 [%rd782], %rs109;
st.shared.u8 [%rd783], %rs108;

BB1_134:
bar.sync 0;
ld.shared.u64 %rd68, [%rd331];
ld.shared.u64 %rd69, [%rd333];
setp.ge.s64	%p109, %rd69, %rd68;
@%p109 bra BB1_136;

cvt.u64.u32	%rd789, %r36;
add.s64 %rd791, %rd180, %rd789;
ld.shared.u8 %rs110, [%rd791];
mov.u32 %r1391, 1;
setp.ne.s16	%p110, %rs110, 0;
@%p110 bra BB1_137;

BB1_136:
cvt.u64.u32	%rd792, %r254;
add.s64 %rd794, %rd180, %rd792;
ld.shared.u8 %rs111, [%rd794];
setp.eq.s16	%p111, %rs111, 0;
selp.u32	%r1391, 1, 0, %p111;

BB1_137:
bfe.u32 %r627, %r16, 6, 1;
setp.ne.s32	%p112, %r1391, %r627;
@%p112 bra BB1_139;

mul.wide.u32 %rd1671, %r254, 8;
mul.wide.u32 %rd1670, %r36, 8;
cvt.u64.u32	%rd795, %r36;
st.shared.u64 [%rd333], %rd68;
cvt.u64.u32	%rd799, %r254;
st.shared.u64 [%rd331], %rd69;
add.s64 %rd803, %rd179, %rd1670;
ld.shared.u64 %rd804, [%rd803];
add.s64 %rd805, %rd179, %rd1671;
ld.shared.u64 %rd806, [%rd805];
st.shared.u64 [%rd803], %rd806;
st.shared.u64 [%rd805], %rd804;
add.s64 %rd808, %rd180, %rd795;
ld.shared.u8 %rs112, [%rd808];
add.s64 %rd809, %rd180, %rd799;
ld.shared.u8 %rs113, [%rd809];
st.shared.u8 [%rd808], %rs113;
st.shared.u8 [%rd809], %rs112;

BB1_139:
bar.sync 0;
ld.shared.u64 %rd70, [%rd258];
ld.shared.u64 %rd71, [%rd260];
setp.ge.s64	%p113, %rd71, %rd70;
@%p113 bra BB1_141;

cvt.u64.u32	%rd815, %r28;
add.s64 %rd817, %rd180, %rd815;
ld.shared.u8 %rs114, [%rd817];
mov.u32 %r1392, 1;
setp.ne.s16	%p114, %rs114, 0;
@%p114 bra BB1_142;

BB1_141:
cvt.u64.u32	%rd818, %r200;
add.s64 %rd820, %rd180, %rd818;
ld.shared.u8 %rs115, [%rd820];
setp.eq.s16	%p115, %rs115, 0;
selp.u32	%r1392, 1, 0, %p115;

BB1_142:
bfe.u32 %r649, %r16, 6, 1;
setp.ne.s32	%p116, %r1392, %r649;
@%p116 bra BB1_144;

mul.wide.u32 %rd1669, %r200, 8;
mul.wide.u32 %rd1668, %r28, 8;
cvt.u64.u32	%rd821, %r28;
st.shared.u64 [%rd260], %rd70;
cvt.u64.u32	%rd825, %r200;
st.shared.u64 [%rd258], %rd71;
add.s64 %rd829, %rd179, %rd1668;
ld.shared.u64 %rd830, [%rd829];
add.s64 %rd831, %rd179, %rd1669;
ld.shared.u64 %rd832, [%rd831];
st.shared.u64 [%rd829], %rd832;
st.shared.u64 [%rd831], %rd830;
add.s64 %rd834, %rd180, %rd821;
ld.shared.u8 %rs116, [%rd834];
add.s64 %rd835, %rd180, %rd825;
ld.shared.u8 %rs117, [%rd835];
st.shared.u8 [%rd834], %rs117;
st.shared.u8 [%rd835], %rs116;

BB1_144:
bar.sync 0;
ld.shared.u64 %rd72, [%rd211];
ld.shared.u64 %rd73, [%rd213];
setp.ge.s64	%p117, %rd73, %rd72;
@%p117 bra BB1_146;

cvt.u64.u32	%rd841, %r22;
add.s64 %rd843, %rd180, %rd841;
ld.shared.u8 %rs118, [%rd843];
mov.u32 %r1393, 1;
setp.ne.s16	%p118, %rs118, 0;
@%p118 bra BB1_147;

BB1_146:
cvt.u64.u32	%rd844, %r168;
add.s64 %rd846, %rd180, %rd844;
ld.shared.u8 %rs119, [%rd846];
setp.eq.s16	%p119, %rs119, 0;
selp.u32	%r1393, 1, 0, %p119;

BB1_147:
bfe.u32 %r671, %r16, 6, 1;
setp.ne.s32	%p120, %r1393, %r671;
@%p120 bra BB1_149;

mul.wide.u32 %rd1667, %r168, 8;
mul.wide.u32 %rd1666, %r22, 8;
cvt.u64.u32	%rd847, %r22;
st.shared.u64 [%rd213], %rd72;
cvt.u64.u32	%rd851, %r168;
st.shared.u64 [%rd211], %rd73;
add.s64 %rd855, %rd179, %rd1666;
ld.shared.u64 %rd856, [%rd855];
add.s64 %rd857, %rd179, %rd1667;
ld.shared.u64 %rd858, [%rd857];
st.shared.u64 [%rd855], %rd858;
st.shared.u64 [%rd857], %rd856;
add.s64 %rd860, %rd180, %rd847;
ld.shared.u8 %rs120, [%rd860];
add.s64 %rd861, %rd180, %rd851;
ld.shared.u8 %rs121, [%rd861];
st.shared.u8 [%rd860], %rs121;
st.shared.u8 [%rd861], %rs120;

BB1_149:
bar.sync 0;
ld.shared.u64 %rd74, [%rd191+8];
ld.shared.u64 %rd75, [%rd191];
setp.ge.s64	%p121, %rd75, %rd74;
@%p121 bra BB1_151;

cvt.u64.u32	%rd865, %r156;
add.s64 %rd867, %rd180, %rd865;
ld.shared.u8 %rs122, [%rd867];
mov.u32 %r1394, 1;
setp.ne.s16	%p122, %rs122, 0;
@%p122 bra BB1_152;

BB1_151:
cvt.u64.u32	%rd868, %r156;
add.s64 %rd870, %rd180, %rd868;
ld.shared.u8 %rs123, [%rd870+1];
setp.eq.s16	%p123, %rs123, 0;
selp.u32	%r1394, 1, 0, %p123;

BB1_152:
bfe.u32 %r685, %r16, 6, 1;
setp.ne.s32	%p124, %r1394, %r685;
@%p124 bra BB1_154;

mul.wide.u32 %rd1665, %r156, 8;
cvt.u64.u32	%rd871, %r156;
st.shared.u64 [%rd191], %rd74;
st.shared.u64 [%rd191+8], %rd75;
add.s64 %rd876, %rd179, %rd1665;
ld.shared.u64 %rd877, [%rd876];
ld.shared.u64 %rd878, [%rd876+8];
st.shared.u64 [%rd876], %rd878;
st.shared.u64 [%rd876+8], %rd877;
add.s64 %rd880, %rd180, %rd871;
ld.shared.u8 %rs124, [%rd880];
ld.shared.u8 %rs125, [%rd880+1];
st.shared.u8 [%rd880], %rs125;
st.shared.u8 [%rd880+1], %rs124;

BB1_154:
bar.sync 0;
and.b32 %r688, %r16, 127;
sub.s32 %r88, %r156, %r688;
add.s32 %r690, %r88, 128;
mul.wide.u32 %rd881, %r690, 8;
add.s64 %rd883, %rd178, %rd881;
mul.wide.u32 %rd884, %r88, 8;
add.s64 %rd885, %rd178, %rd884;
ld.shared.u64 %rd76, [%rd883];
ld.shared.u64 %rd77, [%rd885];
setp.ge.s64	%p125, %rd77, %rd76;
@%p125 bra BB1_156;

cvt.u64.u32	%rd886, %r88;
add.s64 %rd888, %rd180, %rd886;
ld.shared.u8 %rs126, [%rd888];
mov.u32 %r1395, 1;
setp.ne.s16	%p126, %rs126, 0;
@%p126 bra BB1_157;

BB1_156:
add.s32 %r1299, %r88, 128;
cvt.u64.u32	%rd889, %r1299;
add.s64 %rd891, %rd180, %rd889;
ld.shared.u8 %rs127, [%rd891];
setp.eq.s16	%p127, %rs127, 0;
selp.u32	%r1395, 1, 0, %p127;

BB1_157:
bfe.u32 %r702, %r16, 7, 1;
setp.ne.s32	%p128, %r1395, %r702;
@%p128 bra BB1_159;

add.s64 %rd1664, %rd178, %rd881;
mul.wide.u32 %rd1663, %r88, 8;
add.s32 %r1316, %r88, 128;
add.s64 %rd894, %rd179, %rd1663;
add.s64 %rd896, %rd179, %rd881;
cvt.u64.u32	%rd897, %r88;
st.shared.u64 [%rd885], %rd76;
cvt.u64.u32	%rd901, %r1316;
st.shared.u64 [%rd1664], %rd77;
ld.shared.u64 %rd904, [%rd894];
ld.shared.u64 %rd905, [%rd896];
st.shared.u64 [%rd894], %rd905;
st.shared.u64 [%rd896], %rd904;
add.s64 %rd907, %rd180, %rd897;
ld.shared.u8 %rs128, [%rd907];
add.s64 %rd908, %rd180, %rd901;
ld.shared.u8 %rs129, [%rd908];
st.shared.u8 [%rd907], %rs129;
st.shared.u8 [%rd908], %rs128;

BB1_159:
bar.sync 0;
add.s64 %rd1701, %rd178, %rd704;
ld.shared.u64 %rd78, [%rd1701];
ld.shared.u64 %rd79, [%rd708];
setp.ge.s64	%p129, %rd79, %rd78;
@%p129 bra BB1_161;

cvt.u64.u32	%rd914, %r72;
add.s64 %rd916, %rd180, %rd914;
ld.shared.u8 %rs130, [%rd916];
mov.u32 %r1396, 1;
setp.ne.s16	%p130, %rs130, 0;
@%p130 bra BB1_162;

BB1_161:
add.s32 %r1300, %r72, 64;
cvt.u64.u32	%rd917, %r1300;
add.s64 %rd919, %rd180, %rd917;
ld.shared.u8 %rs131, [%rd919];
setp.eq.s16	%p131, %rs131, 0;
selp.u32	%r1396, 1, 0, %p131;

BB1_162:
bfe.u32 %r725, %r16, 7, 1;
setp.ne.s32	%p132, %r1396, %r725;
@%p132 bra BB1_164;

add.s64 %rd1677, %rd178, %rd704;
mul.wide.u32 %rd1662, %r72, 8;
add.s32 %r1315, %r72, 64;
cvt.u64.u32	%rd920, %r72;
st.shared.u64 [%rd708], %rd78;
cvt.u64.u32	%rd924, %r1315;
st.shared.u64 [%rd1677], %rd79;
add.s64 %rd928, %rd179, %rd1662;
ld.shared.u64 %rd929, [%rd928];
add.s64 %rd930, %rd179, %rd704;
ld.shared.u64 %rd931, [%rd930];
st.shared.u64 [%rd928], %rd931;
st.shared.u64 [%rd930], %rd929;
add.s64 %rd933, %rd180, %rd920;
ld.shared.u8 %rs132, [%rd933];
add.s64 %rd934, %rd180, %rd924;
ld.shared.u8 %rs133, [%rd934];
st.shared.u8 [%rd933], %rs133;
st.shared.u8 [%rd934], %rs132;

BB1_164:
bar.sync 0;
add.s64 %rd1699, %rd178, %rd553;
ld.shared.u64 %rd80, [%rd1699];
ld.shared.u64 %rd81, [%rd557];
setp.ge.s64	%p133, %rd81, %rd80;
@%p133 bra BB1_166;

cvt.u64.u32	%rd940, %r58;
add.s64 %rd942, %rd180, %rd940;
ld.shared.u8 %rs134, [%rd942];
mov.u32 %r1397, 1;
setp.ne.s16	%p134, %rs134, 0;
@%p134 bra BB1_167;

BB1_166:
add.s32 %r1301, %r58, 32;
cvt.u64.u32	%rd943, %r1301;
add.s64 %rd945, %rd180, %rd943;
ld.shared.u8 %rs135, [%rd945];
setp.eq.s16	%p135, %rs135, 0;
selp.u32	%r1397, 1, 0, %p135;

BB1_167:
bfe.u32 %r747, %r16, 7, 1;
setp.ne.s32	%p136, %r1397, %r747;
@%p136 bra BB1_169;

add.s64 %rd1680, %rd178, %rd553;
mul.wide.u32 %rd1661, %r58, 8;
add.s32 %r1314, %r58, 32;
cvt.u64.u32	%rd946, %r58;
st.shared.u64 [%rd557], %rd80;
cvt.u64.u32	%rd950, %r1314;
st.shared.u64 [%rd1680], %rd81;
add.s64 %rd954, %rd179, %rd1661;
ld.shared.u64 %rd955, [%rd954];
add.s64 %rd956, %rd179, %rd553;
ld.shared.u64 %rd957, [%rd956];
st.shared.u64 [%rd954], %rd957;
st.shared.u64 [%rd956], %rd955;
add.s64 %rd959, %rd180, %rd946;
ld.shared.u8 %rs136, [%rd959];
add.s64 %rd960, %rd180, %rd950;
ld.shared.u8 %rs137, [%rd960];
st.shared.u8 [%rd959], %rs137;
st.shared.u8 [%rd960], %rs136;

BB1_169:
bar.sync 0;
ld.shared.u64 %rd82, [%rd430];
ld.shared.u64 %rd83, [%rd432];
setp.ge.s64	%p137, %rd83, %rd82;
@%p137 bra BB1_171;

and.b32 %r1360, %r16, 15;
sub.s32 %r1359, %r156, %r1360;
cvt.u64.u32	%rd966, %r1359;
add.s64 %rd968, %rd180, %rd966;
ld.shared.u8 %rs138, [%rd968];
mov.u32 %r1398, 1;
setp.ne.s16	%p138, %rs138, 0;
@%p138 bra BB1_172;

BB1_171:
and.b32 %r1343, %r16, 15;
sub.s32 %r1342, %r156, %r1343;
add.s32 %r1341, %r1342, 16;
cvt.u64.u32	%rd969, %r1341;
add.s64 %rd971, %rd180, %rd969;
ld.shared.u8 %rs139, [%rd971];
setp.eq.s16	%p139, %rs139, 0;
selp.u32	%r1398, 1, 0, %p139;

BB1_172:
bfe.u32 %r769, %r16, 7, 1;
setp.ne.s32	%p140, %r1398, %r769;
@%p140 bra BB1_174;

and.b32 %r1313, %r16, 15;
sub.s32 %r1312, %r156, %r1313;
add.s32 %r1311, %r1312, 16;
mul.wide.u32 %rd1660, %r1311, 8;
mul.wide.u32 %rd1659, %r1312, 8;
cvt.u64.u32	%rd972, %r1312;
st.shared.u64 [%rd432], %rd82;
cvt.u64.u32	%rd976, %r1311;
st.shared.u64 [%rd430], %rd83;
add.s64 %rd980, %rd179, %rd1659;
ld.shared.u64 %rd981, [%rd980];
add.s64 %rd982, %rd179, %rd1660;
ld.shared.u64 %rd983, [%rd982];
st.shared.u64 [%rd980], %rd983;
st.shared.u64 [%rd982], %rd981;
add.s64 %rd985, %rd180, %rd972;
ld.shared.u8 %rs140, [%rd985];
add.s64 %rd986, %rd180, %rd976;
ld.shared.u8 %rs141, [%rd986];
st.shared.u8 [%rd985], %rs141;
st.shared.u8 [%rd986], %rs140;

BB1_174:
bar.sync 0;
ld.shared.u64 %rd84, [%rd331];
ld.shared.u64 %rd85, [%rd333];
setp.ge.s64	%p141, %rd85, %rd84;
@%p141 bra BB1_176;

and.b32 %r1358, %r16, 7;
sub.s32 %r1357, %r156, %r1358;
cvt.u64.u32	%rd992, %r1357;
add.s64 %rd994, %rd180, %rd992;
ld.shared.u8 %rs142, [%rd994];
mov.u32 %r1399, 1;
setp.ne.s16	%p142, %rs142, 0;
@%p142 bra BB1_177;

BB1_176:
and.b32 %r1346, %r16, 7;
sub.s32 %r1345, %r156, %r1346;
add.s32 %r1344, %r1345, 8;
cvt.u64.u32	%rd995, %r1344;
add.s64 %rd997, %rd180, %rd995;
ld.shared.u8 %rs143, [%rd997];
setp.eq.s16	%p143, %rs143, 0;
selp.u32	%r1399, 1, 0, %p143;

BB1_177:
bfe.u32 %r791, %r16, 7, 1;
setp.ne.s32	%p144, %r1399, %r791;
@%p144 bra BB1_179;

and.b32 %r1310, %r16, 7;
sub.s32 %r1309, %r156, %r1310;
add.s32 %r1308, %r1309, 8;
mul.wide.u32 %rd1658, %r1308, 8;
mul.wide.u32 %rd1657, %r1309, 8;
cvt.u64.u32	%rd998, %r1309;
st.shared.u64 [%rd333], %rd84;
cvt.u64.u32	%rd1002, %r1308;
st.shared.u64 [%rd331], %rd85;
add.s64 %rd1006, %rd179, %rd1657;
ld.shared.u64 %rd1007, [%rd1006];
add.s64 %rd1008, %rd179, %rd1658;
ld.shared.u64 %rd1009, [%rd1008];
st.shared.u64 [%rd1006], %rd1009;
st.shared.u64 [%rd1008], %rd1007;
add.s64 %rd1011, %rd180, %rd998;
ld.shared.u8 %rs144, [%rd1011];
add.s64 %rd1012, %rd180, %rd1002;
ld.shared.u8 %rs145, [%rd1012];
st.shared.u8 [%rd1011], %rs145;
st.shared.u8 [%rd1012], %rs144;

BB1_179:
bar.sync 0;
ld.shared.u64 %rd86, [%rd258];
ld.shared.u64 %rd87, [%rd260];
setp.ge.s64	%p145, %rd87, %rd86;
@%p145 bra BB1_181;

and.b32 %r1356, %r16, 3;
sub.s32 %r1355, %r156, %r1356;
cvt.u64.u32	%rd1018, %r1355;
add.s64 %rd1020, %rd180, %rd1018;
ld.shared.u8 %rs146, [%rd1020];
mov.u32 %r1400, 1;
setp.ne.s16	%p146, %rs146, 0;
@%p146 bra BB1_182;

BB1_181:
and.b32 %r1349, %r16, 3;
sub.s32 %r1348, %r156, %r1349;
add.s32 %r1347, %r1348, 4;
cvt.u64.u32	%rd1021, %r1347;
add.s64 %rd1023, %rd180, %rd1021;
ld.shared.u8 %rs147, [%rd1023];
setp.eq.s16	%p147, %rs147, 0;
selp.u32	%r1400, 1, 0, %p147;

BB1_182:
bfe.u32 %r813, %r16, 7, 1;
setp.ne.s32	%p148, %r1400, %r813;
@%p148 bra BB1_184;

and.b32 %r1307, %r16, 3;
sub.s32 %r1306, %r156, %r1307;
add.s32 %r1305, %r1306, 4;
mul.wide.u32 %rd1656, %r1305, 8;
mul.wide.u32 %rd1655, %r1306, 8;
cvt.u64.u32	%rd1024, %r1306;
st.shared.u64 [%rd260], %rd86;
cvt.u64.u32	%rd1028, %r1305;
st.shared.u64 [%rd258], %rd87;
add.s64 %rd1032, %rd179, %rd1655;
ld.shared.u64 %rd1033, [%rd1032];
add.s64 %rd1034, %rd179, %rd1656;
ld.shared.u64 %rd1035, [%rd1034];
st.shared.u64 [%rd1032], %rd1035;
st.shared.u64 [%rd1034], %rd1033;
add.s64 %rd1037, %rd180, %rd1024;
ld.shared.u8 %rs148, [%rd1037];
add.s64 %rd1038, %rd180, %rd1028;
ld.shared.u8 %rs149, [%rd1038];
st.shared.u8 [%rd1037], %rs149;
st.shared.u8 [%rd1038], %rs148;

BB1_184:
bar.sync 0;
ld.shared.u64 %rd88, [%rd211];
ld.shared.u64 %rd89, [%rd213];
setp.ge.s64	%p149, %rd89, %rd88;
@%p149 bra BB1_186;

and.b32 %r1354, %r16, 1;
sub.s32 %r1353, %r156, %r1354;
cvt.u64.u32	%rd1044, %r1353;
add.s64 %rd1046, %rd180, %rd1044;
ld.shared.u8 %rs150, [%rd1046];
mov.u32 %r1401, 1;
setp.ne.s16	%p150, %rs150, 0;
@%p150 bra BB1_187;

BB1_186:
and.b32 %r1352, %r16, 1;
sub.s32 %r1351, %r156, %r1352;
add.s32 %r1350, %r1351, 2;
cvt.u64.u32	%rd1047, %r1350;
add.s64 %rd1049, %rd180, %rd1047;
ld.shared.u8 %rs151, [%rd1049];
setp.eq.s16	%p151, %rs151, 0;
selp.u32	%r1401, 1, 0, %p151;

BB1_187:
bfe.u32 %r835, %r16, 7, 1;
setp.ne.s32	%p152, %r1401, %r835;
@%p152 bra BB1_189;

and.b32 %r1304, %r16, 1;
sub.s32 %r1303, %r156, %r1304;
add.s32 %r1302, %r1303, 2;
mul.wide.u32 %rd1654, %r1302, 8;
mul.wide.u32 %rd1653, %r1303, 8;
cvt.u64.u32	%rd1050, %r1303;
st.shared.u64 [%rd213], %rd88;
cvt.u64.u32	%rd1054, %r1302;
st.shared.u64 [%rd211], %rd89;
add.s64 %rd1058, %rd179, %rd1653;
ld.shared.u64 %rd1059, [%rd1058];
add.s64 %rd1060, %rd179, %rd1654;
ld.shared.u64 %rd1061, [%rd1060];
st.shared.u64 [%rd1058], %rd1061;
st.shared.u64 [%rd1060], %rd1059;
add.s64 %rd1063, %rd180, %rd1050;
ld.shared.u8 %rs152, [%rd1063];
add.s64 %rd1064, %rd180, %rd1054;
ld.shared.u8 %rs153, [%rd1064];
st.shared.u8 [%rd1063], %rs153;
st.shared.u8 [%rd1064], %rs152;

BB1_189:
bar.sync 0;
ld.shared.u64 %rd90, [%rd191+8];
ld.shared.u64 %rd91, [%rd191];
setp.ge.s64	%p153, %rd91, %rd90;
@%p153 bra BB1_191;

cvt.u64.u32	%rd1068, %r156;
add.s64 %rd1070, %rd180, %rd1068;
ld.shared.u8 %rs154, [%rd1070];
mov.u32 %r1402, 1;
setp.ne.s16	%p154, %rs154, 0;
@%p154 bra BB1_192;

BB1_191:
cvt.u64.u32	%rd1071, %r156;
add.s64 %rd1073, %rd180, %rd1071;
ld.shared.u8 %rs155, [%rd1073+1];
setp.eq.s16	%p155, %rs155, 0;
selp.u32	%r1402, 1, 0, %p155;

BB1_192:
bfe.u32 %r849, %r16, 7, 1;
setp.ne.s32	%p156, %r1402, %r849;
@%p156 bra BB1_194;

mul.wide.u32 %rd1652, %r156, 8;
cvt.u64.u32	%rd1074, %r156;
st.shared.u64 [%rd191], %rd90;
st.shared.u64 [%rd191+8], %rd91;
add.s64 %rd1079, %rd179, %rd1652;
ld.shared.u64 %rd1080, [%rd1079];
ld.shared.u64 %rd1081, [%rd1079+8];
st.shared.u64 [%rd1079], %rd1081;
st.shared.u64 [%rd1079+8], %rd1080;
add.s64 %rd1083, %rd180, %rd1074;
ld.shared.u8 %rs156, [%rd1083];
ld.shared.u8 %rs157, [%rd1083+1];
st.shared.u8 [%rd1083], %rs157;
st.shared.u8 [%rd1083+1], %rs156;

BB1_194:
bar.sync 0;
and.b32 %r852, %r16, 255;
sub.s32 %r106, %r156, %r852;
add.s32 %r854, %r106, 256;
mul.wide.u32 %rd1084, %r854, 8;
add.s64 %rd1086, %rd178, %rd1084;
mul.wide.u32 %rd1087, %r106, 8;
add.s64 %rd1088, %rd178, %rd1087;
ld.shared.u64 %rd92, [%rd1086];
ld.shared.u64 %rd93, [%rd1088];
setp.ge.s64	%p157, %rd93, %rd92;
@%p157 bra BB1_196;

cvt.u64.u32	%rd1089, %r106;
add.s64 %rd1091, %rd180, %rd1089;
ld.shared.u8 %rs158, [%rd1091];
mov.u32 %r1403, 1;
setp.ne.s16	%p158, %rs158, 0;
@%p158 bra BB1_197;

BB1_196:
add.s32 %r1275, %r106, 256;
cvt.u64.u32	%rd1092, %r1275;
add.s64 %rd1094, %rd180, %rd1092;
ld.shared.u8 %rs159, [%rd1094];
setp.eq.s16	%p159, %rs159, 0;
selp.u32	%r1403, 1, 0, %p159;

BB1_197:
bfe.u32 %r866, %r16, 8, 1;
setp.ne.s32	%p160, %r1403, %r866;
@%p160 bra BB1_199;

add.s32 %r1298, %r106, 256;
mul.wide.u32 %rd1649, %r1298, 8;
add.s64 %rd1648, %rd178, %rd1649;
mul.wide.u32 %rd1647, %r106, 8;
add.s64 %rd1097, %rd179, %rd1647;
add.s64 %rd1099, %rd179, %rd1649;
cvt.u64.u32	%rd1100, %r106;
st.shared.u64 [%rd1088], %rd92;
cvt.u64.u32	%rd1104, %r1298;
st.shared.u64 [%rd1648], %rd93;
ld.shared.u64 %rd1107, [%rd1097];
ld.shared.u64 %rd1108, [%rd1099];
st.shared.u64 [%rd1097], %rd1108;
st.shared.u64 [%rd1099], %rd1107;
add.s64 %rd1110, %rd180, %rd1100;
ld.shared.u8 %rs160, [%rd1110];
add.s64 %rd1111, %rd180, %rd1104;
ld.shared.u8 %rs161, [%rd1111];
st.shared.u8 [%rd1110], %rs161;
st.shared.u8 [%rd1111], %rs160;

BB1_199:
bar.sync 0;
add.s64 %rd1650, %rd178, %rd881;
ld.shared.u64 %rd94, [%rd1650];
ld.shared.u64 %rd95, [%rd885];
setp.ge.s64	%p161, %rd95, %rd94;
@%p161 bra BB1_201;

cvt.u64.u32	%rd1117, %r88;
add.s64 %rd1119, %rd180, %rd1117;
ld.shared.u8 %rs162, [%rd1119];
mov.u32 %r1404, 1;
setp.ne.s16	%p162, %rs162, 0;
@%p162 bra BB1_202;

BB1_201:
add.s32 %r1276, %r88, 128;
cvt.u64.u32	%rd1120, %r1276;
add.s64 %rd1122, %rd180, %rd1120;
ld.shared.u8 %rs163, [%rd1122];
setp.eq.s16	%p163, %rs163, 0;
selp.u32	%r1404, 1, 0, %p163;

BB1_202:
bfe.u32 %r889, %r16, 8, 1;
setp.ne.s32	%p164, %r1404, %r889;
@%p164 bra BB1_204;

add.s64 %rd1651, %rd178, %rd881;
mul.wide.u32 %rd1646, %r88, 8;
add.s32 %r1297, %r88, 128;
cvt.u64.u32	%rd1123, %r88;
st.shared.u64 [%rd885], %rd94;
cvt.u64.u32	%rd1127, %r1297;
st.shared.u64 [%rd1651], %rd95;
add.s64 %rd1131, %rd179, %rd1646;
ld.shared.u64 %rd1132, [%rd1131];
add.s64 %rd1133, %rd179, %rd881;
ld.shared.u64 %rd1134, [%rd1133];
st.shared.u64 [%rd1131], %rd1134;
st.shared.u64 [%rd1133], %rd1132;
add.s64 %rd1136, %rd180, %rd1123;
ld.shared.u8 %rs164, [%rd1136];
add.s64 %rd1137, %rd180, %rd1127;
ld.shared.u8 %rs165, [%rd1137];
st.shared.u8 [%rd1136], %rs165;
st.shared.u8 [%rd1137], %rs164;

BB1_204:
bar.sync 0;
add.s64 %rd1675, %rd178, %rd704;
ld.shared.u64 %rd96, [%rd1675];
ld.shared.u64 %rd97, [%rd708];
setp.ge.s64	%p165, %rd97, %rd96;
@%p165 bra BB1_206;

cvt.u64.u32	%rd1143, %r72;
add.s64 %rd1145, %rd180, %rd1143;
ld.shared.u8 %rs166, [%rd1145];
mov.u32 %r1405, 1;
setp.ne.s16	%p166, %rs166, 0;
@%p166 bra BB1_207;

BB1_206:
add.s32 %r1277, %r72, 64;
cvt.u64.u32	%rd1146, %r1277;
add.s64 %rd1148, %rd180, %rd1146;
ld.shared.u8 %rs167, [%rd1148];
setp.eq.s16	%p167, %rs167, 0;
selp.u32	%r1405, 1, 0, %p167;

BB1_207:
bfe.u32 %r911, %r16, 8, 1;
setp.ne.s32	%p168, %r1405, %r911;
@%p168 bra BB1_209;

add.s64 %rd1676, %rd178, %rd704;
mul.wide.u32 %rd1645, %r72, 8;
add.s32 %r1296, %r72, 64;
cvt.u64.u32	%rd1149, %r72;
st.shared.u64 [%rd708], %rd96;
cvt.u64.u32	%rd1153, %r1296;
st.shared.u64 [%rd1676], %rd97;
add.s64 %rd1157, %rd179, %rd1645;
ld.shared.u64 %rd1158, [%rd1157];
add.s64 %rd1159, %rd179, %rd704;
ld.shared.u64 %rd1160, [%rd1159];
st.shared.u64 [%rd1157], %rd1160;
st.shared.u64 [%rd1159], %rd1158;
add.s64 %rd1162, %rd180, %rd1149;
ld.shared.u8 %rs168, [%rd1162];
add.s64 %rd1163, %rd180, %rd1153;
ld.shared.u8 %rs169, [%rd1163];
st.shared.u8 [%rd1162], %rs169;
st.shared.u8 [%rd1163], %rs168;

BB1_209:
bar.sync 0;
add.s64 %rd1678, %rd178, %rd553;
ld.shared.u64 %rd98, [%rd1678];
ld.shared.u64 %rd99, [%rd557];
setp.ge.s64	%p169, %rd99, %rd98;
@%p169 bra BB1_211;

cvt.u64.u32	%rd1169, %r58;
add.s64 %rd1171, %rd180, %rd1169;
ld.shared.u8 %rs170, [%rd1171];
mov.u32 %r1406, 1;
setp.ne.s16	%p170, %rs170, 0;
@%p170 bra BB1_212;

BB1_211:
add.s32 %r1278, %r58, 32;
cvt.u64.u32	%rd1172, %r1278;
add.s64 %rd1174, %rd180, %rd1172;
ld.shared.u8 %rs171, [%rd1174];
setp.eq.s16	%p171, %rs171, 0;
selp.u32	%r1406, 1, 0, %p171;

BB1_212:
bfe.u32 %r933, %r16, 8, 1;
setp.ne.s32	%p172, %r1406, %r933;
@%p172 bra BB1_214;

add.s64 %rd1679, %rd178, %rd553;
mul.wide.u32 %rd1644, %r58, 8;
add.s32 %r1295, %r58, 32;
cvt.u64.u32	%rd1175, %r58;
st.shared.u64 [%rd557], %rd98;
cvt.u64.u32	%rd1179, %r1295;
st.shared.u64 [%rd1679], %rd99;
add.s64 %rd1183, %rd179, %rd1644;
ld.shared.u64 %rd1184, [%rd1183];
add.s64 %rd1185, %rd179, %rd553;
ld.shared.u64 %rd1186, [%rd1185];
st.shared.u64 [%rd1183], %rd1186;
st.shared.u64 [%rd1185], %rd1184;
add.s64 %rd1188, %rd180, %rd1175;
ld.shared.u8 %rs172, [%rd1188];
add.s64 %rd1189, %rd180, %rd1179;
ld.shared.u8 %rs173, [%rd1189];
st.shared.u8 [%rd1188], %rs173;
st.shared.u8 [%rd1189], %rs172;

BB1_214:
bar.sync 0;
ld.shared.u64 %rd100, [%rd430];
ld.shared.u64 %rd101, [%rd432];
setp.ge.s64	%p173, %rd101, %rd100;
@%p173 bra BB1_216;

and.b32 %r1318, %r16, 15;
sub.s32 %r1317, %r156, %r1318;
cvt.u64.u32	%rd1195, %r1317;
add.s64 %rd1197, %rd180, %rd1195;
ld.shared.u8 %rs174, [%rd1197];
mov.u32 %r1407, 1;
setp.ne.s16	%p174, %rs174, 0;
@%p174 bra BB1_217;

BB1_216:
and.b32 %r1321, %r16, 15;
sub.s32 %r1320, %r156, %r1321;
add.s32 %r1319, %r1320, 16;
cvt.u64.u32	%rd1198, %r1319;
add.s64 %rd1200, %rd180, %rd1198;
ld.shared.u8 %rs175, [%rd1200];
setp.eq.s16	%p175, %rs175, 0;
selp.u32	%r1407, 1, 0, %p175;

BB1_217:
bfe.u32 %r955, %r16, 8, 1;
setp.ne.s32	%p176, %r1407, %r955;
@%p176 bra BB1_219;

and.b32 %r1294, %r16, 15;
sub.s32 %r1293, %r156, %r1294;
add.s32 %r1292, %r1293, 16;
mul.wide.u32 %rd1643, %r1292, 8;
mul.wide.u32 %rd1642, %r1293, 8;
cvt.u64.u32	%rd1201, %r1293;
st.shared.u64 [%rd432], %rd100;
cvt.u64.u32	%rd1205, %r1292;
st.shared.u64 [%rd430], %rd101;
add.s64 %rd1209, %rd179, %rd1642;
ld.shared.u64 %rd1210, [%rd1209];
add.s64 %rd1211, %rd179, %rd1643;
ld.shared.u64 %rd1212, [%rd1211];
st.shared.u64 [%rd1209], %rd1212;
st.shared.u64 [%rd1211], %rd1210;
add.s64 %rd1214, %rd180, %rd1201;
ld.shared.u8 %rs176, [%rd1214];
add.s64 %rd1215, %rd180, %rd1205;
ld.shared.u8 %rs177, [%rd1215];
st.shared.u8 [%rd1214], %rs177;
st.shared.u8 [%rd1215], %rs176;

BB1_219:
bar.sync 0;
ld.shared.u64 %rd102, [%rd331];
ld.shared.u64 %rd103, [%rd333];
setp.ge.s64	%p177, %rd103, %rd102;
@%p177 bra BB1_221;

and.b32 %r1323, %r16, 7;
sub.s32 %r1322, %r156, %r1323;
cvt.u64.u32	%rd1221, %r1322;
add.s64 %rd1223, %rd180, %rd1221;
ld.shared.u8 %rs178, [%rd1223];
mov.u32 %r1408, 1;
setp.ne.s16	%p178, %rs178, 0;
@%p178 bra BB1_222;

BB1_221:
and.b32 %r1326, %r16, 7;
sub.s32 %r1325, %r156, %r1326;
add.s32 %r1324, %r1325, 8;
cvt.u64.u32	%rd1224, %r1324;
add.s64 %rd1226, %rd180, %rd1224;
ld.shared.u8 %rs179, [%rd1226];
setp.eq.s16	%p179, %rs179, 0;
selp.u32	%r1408, 1, 0, %p179;

BB1_222:
bfe.u32 %r977, %r16, 8, 1;
setp.ne.s32	%p180, %r1408, %r977;
@%p180 bra BB1_224;

and.b32 %r1291, %r16, 7;
sub.s32 %r1290, %r156, %r1291;
add.s32 %r1289, %r1290, 8;
mul.wide.u32 %rd1641, %r1289, 8;
mul.wide.u32 %rd1640, %r1290, 8;
cvt.u64.u32	%rd1227, %r1290;
st.shared.u64 [%rd333], %rd102;
cvt.u64.u32	%rd1231, %r1289;
st.shared.u64 [%rd331], %rd103;
add.s64 %rd1235, %rd179, %rd1640;
ld.shared.u64 %rd1236, [%rd1235];
add.s64 %rd1237, %rd179, %rd1641;
ld.shared.u64 %rd1238, [%rd1237];
st.shared.u64 [%rd1235], %rd1238;
st.shared.u64 [%rd1237], %rd1236;
add.s64 %rd1240, %rd180, %rd1227;
ld.shared.u8 %rs180, [%rd1240];
add.s64 %rd1241, %rd180, %rd1231;
ld.shared.u8 %rs181, [%rd1241];
st.shared.u8 [%rd1240], %rs181;
st.shared.u8 [%rd1241], %rs180;

BB1_224:
bar.sync 0;
ld.shared.u64 %rd104, [%rd258];
ld.shared.u64 %rd105, [%rd260];
setp.ge.s64	%p181, %rd105, %rd104;
@%p181 bra BB1_226;

and.b32 %r1328, %r16, 3;
sub.s32 %r1327, %r156, %r1328;
cvt.u64.u32	%rd1247, %r1327;
add.s64 %rd1249, %rd180, %rd1247;
ld.shared.u8 %rs182, [%rd1249];
mov.u32 %r1409, 1;
setp.ne.s16	%p182, %rs182, 0;
@%p182 bra BB1_227;

BB1_226:
and.b32 %r1331, %r16, 3;
sub.s32 %r1330, %r156, %r1331;
add.s32 %r1329, %r1330, 4;
cvt.u64.u32	%rd1250, %r1329;
add.s64 %rd1252, %rd180, %rd1250;
ld.shared.u8 %rs183, [%rd1252];
setp.eq.s16	%p183, %rs183, 0;
selp.u32	%r1409, 1, 0, %p183;

BB1_227:
bfe.u32 %r999, %r16, 8, 1;
setp.ne.s32	%p184, %r1409, %r999;
@%p184 bra BB1_229;

and.b32 %r1288, %r16, 3;
sub.s32 %r1287, %r156, %r1288;
add.s32 %r1286, %r1287, 4;
mul.wide.u32 %rd1639, %r1286, 8;
mul.wide.u32 %rd1638, %r1287, 8;
cvt.u64.u32	%rd1253, %r1287;
st.shared.u64 [%rd260], %rd104;
cvt.u64.u32	%rd1257, %r1286;
st.shared.u64 [%rd258], %rd105;
add.s64 %rd1261, %rd179, %rd1638;
ld.shared.u64 %rd1262, [%rd1261];
add.s64 %rd1263, %rd179, %rd1639;
ld.shared.u64 %rd1264, [%rd1263];
st.shared.u64 [%rd1261], %rd1264;
st.shared.u64 [%rd1263], %rd1262;
add.s64 %rd1266, %rd180, %rd1253;
ld.shared.u8 %rs184, [%rd1266];
add.s64 %rd1267, %rd180, %rd1257;
ld.shared.u8 %rs185, [%rd1267];
st.shared.u8 [%rd1266], %rs185;
st.shared.u8 [%rd1267], %rs184;

BB1_229:
bar.sync 0;
ld.shared.u64 %rd106, [%rd211];
ld.shared.u64 %rd107, [%rd213];
setp.ge.s64	%p185, %rd107, %rd106;
@%p185 bra BB1_231;

and.b32 %r1333, %r16, 1;
sub.s32 %r1332, %r156, %r1333;
cvt.u64.u32	%rd1273, %r1332;
add.s64 %rd1275, %rd180, %rd1273;
ld.shared.u8 %rs186, [%rd1275];
mov.u32 %r1410, 1;
setp.ne.s16	%p186, %rs186, 0;
@%p186 bra BB1_232;

BB1_231:
and.b32 %r1336, %r16, 1;
sub.s32 %r1335, %r156, %r1336;
add.s32 %r1334, %r1335, 2;
cvt.u64.u32	%rd1276, %r1334;
add.s64 %rd1278, %rd180, %rd1276;
ld.shared.u8 %rs187, [%rd1278];
setp.eq.s16	%p187, %rs187, 0;
selp.u32	%r1410, 1, 0, %p187;

BB1_232:
bfe.u32 %r1021, %r16, 8, 1;
setp.ne.s32	%p188, %r1410, %r1021;
@%p188 bra BB1_234;

and.b32 %r1285, %r16, 1;
sub.s32 %r1284, %r156, %r1285;
add.s32 %r1283, %r1284, 2;
mul.wide.u32 %rd1637, %r1283, 8;
mul.wide.u32 %rd1636, %r1284, 8;
cvt.u64.u32	%rd1279, %r1284;
st.shared.u64 [%rd213], %rd106;
cvt.u64.u32	%rd1283, %r1283;
st.shared.u64 [%rd211], %rd107;
add.s64 %rd1287, %rd179, %rd1636;
ld.shared.u64 %rd1288, [%rd1287];
add.s64 %rd1289, %rd179, %rd1637;
ld.shared.u64 %rd1290, [%rd1289];
st.shared.u64 [%rd1287], %rd1290;
st.shared.u64 [%rd1289], %rd1288;
add.s64 %rd1292, %rd180, %rd1279;
ld.shared.u8 %rs188, [%rd1292];
add.s64 %rd1293, %rd180, %rd1283;
ld.shared.u8 %rs189, [%rd1293];
st.shared.u8 [%rd1292], %rs189;
st.shared.u8 [%rd1293], %rs188;

BB1_234:
bar.sync 0;
ld.shared.u64 %rd108, [%rd191+8];
ld.shared.u64 %rd109, [%rd191];
setp.ge.s64	%p189, %rd109, %rd108;
@%p189 bra BB1_236;

cvt.u64.u32	%rd1297, %r156;
add.s64 %rd1299, %rd180, %rd1297;
ld.shared.u8 %rs190, [%rd1299];
mov.u32 %r1411, 1;
setp.ne.s16	%p190, %rs190, 0;
@%p190 bra BB1_237;

BB1_236:
cvt.u64.u32	%rd1300, %r156;
add.s64 %rd1302, %rd180, %rd1300;
ld.shared.u8 %rs191, [%rd1302+1];
setp.eq.s16	%p191, %rs191, 0;
selp.u32	%r1411, 1, 0, %p191;

BB1_237:
bfe.u32 %r1035, %r16, 8, 1;
setp.ne.s32	%p192, %r1411, %r1035;
@%p192 bra BB1_239;

mul.wide.u32 %rd1635, %r156, 8;
cvt.u64.u32	%rd1303, %r156;
st.shared.u64 [%rd191], %rd108;
st.shared.u64 [%rd191+8], %rd109;
add.s64 %rd1308, %rd179, %rd1635;
ld.shared.u64 %rd1309, [%rd1308];
ld.shared.u64 %rd1310, [%rd1308+8];
st.shared.u64 [%rd1308], %rd1310;
st.shared.u64 [%rd1308+8], %rd1309;
add.s64 %rd1312, %rd180, %rd1303;
ld.shared.u8 %rs192, [%rd1312];
ld.shared.u8 %rs193, [%rd1312+1];
st.shared.u8 [%rd1312], %rs193;
st.shared.u8 [%rd1312+1], %rs192;

BB1_239:
mov.u32 %r1412, 512;

BB1_240:
bar.sync 0;
add.s32 %r1040, %r1412, -1;
and.b32 %r1041, %r1040, %r16;
sub.s32 %r1043, %r156, %r1041;
add.s32 %r1044, %r1043, %r1412;
cvt.u64.u32	%rd110, %r1044;
mul.wide.u32 %rd1313, %r1044, 8;
add.s64 %rd111, %rd178, %rd1313;
add.s64 %rd112, %rd180, %rd110;
cvt.u64.u32	%rd113, %r1043;
mul.wide.u32 %rd1316, %r1043, 8;
add.s64 %rd114, %rd178, %rd1316;
ld.shared.u64 %rd115, [%rd111];
ld.shared.u64 %rd116, [%rd114];
add.s64 %rd117, %rd180, %rd113;
setp.ge.s64	%p193, %rd116, %rd115;
@%p193 bra BB1_242;

ld.shared.u8 %rs194, [%rd117];
mov.u32 %r1413, 1;
setp.ne.s16	%p194, %rs194, 0;
@%p194 bra BB1_243;

BB1_242:
ld.shared.u8 %rs195, [%rd112];
setp.eq.s16	%p195, %rs195, 0;
selp.u32	%r1413, 1, 0, %p195;

BB1_243:
bfe.u32 %r1047, %r16, 9, 1;
setp.ne.s32	%p196, %r1413, %r1047;
@%p196 bra BB1_245;

shl.b64 %rd1317, %rd110, 3;
add.s64 %rd1319, %rd179, %rd1317;
st.shared.u64 [%rd114], %rd115;
st.shared.u64 [%rd111], %rd116;
shl.b64 %rd1320, %rd113, 3;
add.s64 %rd1321, %rd179, %rd1320;
ld.shared.u64 %rd1322, [%rd1321];
ld.shared.u64 %rd1323, [%rd1319];
st.shared.u64 [%rd1321], %rd1323;
st.shared.u64 [%rd1319], %rd1322;
ld.shared.u8 %rs196, [%rd117];
ld.shared.u8 %rs197, [%rd112];
st.shared.u8 [%rd117], %rs197;
st.shared.u8 [%rd112], %rs196;

BB1_245:
shr.u32 %r128, %r1412, 1;
bar.sync 0;
add.s32 %r1048, %r128, -1;
and.b32 %r1050, %r1048, %r16;
sub.s32 %r1052, %r156, %r1050;
add.s32 %r1053, %r1052, %r128;
cvt.u64.u32	%rd118, %r1053;
mul.wide.u32 %rd1324, %r1053, 8;
add.s64 %rd119, %rd178, %rd1324;
add.s64 %rd120, %rd180, %rd118;
cvt.u64.u32	%rd121, %r1052;
mul.wide.u32 %rd1327, %r1052, 8;
add.s64 %rd122, %rd178, %rd1327;
ld.shared.u64 %rd123, [%rd119];
ld.shared.u64 %rd124, [%rd122];
add.s64 %rd125, %rd180, %rd121;
setp.ge.s64	%p197, %rd124, %rd123;
@%p197 bra BB1_247;

ld.shared.u8 %rs198, [%rd125];
mov.u32 %r1414, 1;
setp.ne.s16	%p198, %rs198, 0;
@%p198 bra BB1_248;

BB1_247:
ld.shared.u8 %rs199, [%rd120];
setp.eq.s16	%p199, %rs199, 0;
selp.u32	%r1414, 1, 0, %p199;

BB1_248:
bfe.u32 %r1056, %r16, 9, 1;
setp.ne.s32	%p200, %r1414, %r1056;
@%p200 bra BB1_250;

shl.b64 %rd1328, %rd118, 3;
add.s64 %rd1330, %rd179, %rd1328;
st.shared.u64 [%rd122], %rd123;
st.shared.u64 [%rd119], %rd124;
shl.b64 %rd1331, %rd121, 3;
add.s64 %rd1332, %rd179, %rd1331;
ld.shared.u64 %rd1333, [%rd1332];
ld.shared.u64 %rd1334, [%rd1330];
st.shared.u64 [%rd1332], %rd1334;
st.shared.u64 [%rd1330], %rd1333;
ld.shared.u8 %rs200, [%rd125];
ld.shared.u8 %rs201, [%rd120];
st.shared.u8 [%rd125], %rs201;
st.shared.u8 [%rd120], %rs200;

BB1_250:
shr.u32 %r1412, %r1412, 2;
setp.ne.s32	%p201, %r1412, 0;
@%p201 bra BB1_240;

bar.sync 0;
and.b32 %r1057, %r16, 1023;
sub.s32 %r1058, %r156, %r1057;
add.s32 %r1059, %r1058, 1024;
cvt.u64.u32	%rd126, %r1059;
mul.wide.u32 %rd1335, %r1059, 8;
add.s64 %rd127, %rd178, %rd1335;
cvt.u64.u32	%rd128, %r1058;
mul.wide.u32 %rd1337, %r1058, 8;
add.s64 %rd129, %rd178, %rd1337;
ld.shared.u64 %rd130, [%rd127];
ld.shared.u64 %rd131, [%rd129];
add.s64 %rd132, %rd180, %rd128;
setp.ge.s64	%p202, %rd131, %rd130;
@%p202 bra BB1_253;

ld.shared.u8 %rs202, [%rd132];
setp.ne.s16	%p203, %rs202, 0;
@%p203 bra BB1_255;

BB1_253:
add.s64 %rd133, %rd180, %rd126;
ld.shared.u8 %rs1, [%rd133];
setp.eq.s16	%p204, %rs1, 0;
@%p204 bra BB1_255;

shl.b64 %rd1340, %rd126, 3;
add.s64 %rd1342, %rd179, %rd1340;
st.shared.u64 [%rd129], %rd130;
st.shared.u64 [%rd127], %rd131;
shl.b64 %rd1343, %rd128, 3;
add.s64 %rd1344, %rd179, %rd1343;
ld.shared.u64 %rd1345, [%rd1344];
ld.shared.u64 %rd1346, [%rd1342];
st.shared.u64 [%rd1344], %rd1346;
st.shared.u64 [%rd1342], %rd1345;
ld.shared.u8 %rs203, [%rd132];
st.shared.u8 [%rd132], %rs1;
st.shared.u8 [%rd133], %rs203;

BB1_255:
bar.sync 0;
and.b32 %r1061, %r16, 511;
sub.s32 %r1063, %r156, %r1061;
add.s32 %r1064, %r1063, 512;
cvt.u64.u32	%rd134, %r1064;
mul.wide.u32 %rd1347, %r1064, 8;
add.s64 %rd135, %rd178, %rd1347;
cvt.u64.u32	%rd136, %r1063;
mul.wide.u32 %rd1349, %r1063, 8;
add.s64 %rd137, %rd178, %rd1349;
ld.shared.u64 %rd138, [%rd135];
ld.shared.u64 %rd139, [%rd137];
add.s64 %rd140, %rd180, %rd136;
setp.ge.s64	%p205, %rd139, %rd138;
@%p205 bra BB1_257;

ld.shared.u8 %rs204, [%rd140];
setp.ne.s16	%p206, %rs204, 0;
@%p206 bra BB1_259;

BB1_257:
add.s64 %rd141, %rd180, %rd134;
ld.shared.u8 %rs2, [%rd141];
setp.eq.s16	%p207, %rs2, 0;
@%p207 bra BB1_259;

shl.b64 %rd1352, %rd134, 3;
add.s64 %rd1354, %rd179, %rd1352;
st.shared.u64 [%rd137], %rd138;
st.shared.u64 [%rd135], %rd139;
shl.b64 %rd1355, %rd136, 3;
add.s64 %rd1356, %rd179, %rd1355;
ld.shared.u64 %rd1357, [%rd1356];
ld.shared.u64 %rd1358, [%rd1354];
st.shared.u64 [%rd1356], %rd1358;
st.shared.u64 [%rd1354], %rd1357;
ld.shared.u8 %rs205, [%rd140];
st.shared.u8 [%rd140], %rs2;
st.shared.u8 [%rd141], %rs205;

BB1_259:
bar.sync 0;
add.s64 %rd1614, %rd178, %rd1084;
ld.shared.u64 %rd142, [%rd1614];
ld.shared.u64 %rd143, [%rd1088];
setp.ge.s64	%p208, %rd143, %rd142;
@%p208 bra BB1_261;

cvt.u64.u32	%rd1364, %r106;
add.s64 %rd1366, %rd180, %rd1364;
ld.shared.u8 %rs206, [%rd1366];
setp.ne.s16	%p209, %rs206, 0;
@%p209 bra BB1_263;

BB1_261:
add.s32 %r1279, %r106, 256;
cvt.u64.u32	%rd1367, %r1279;
add.s64 %rd1369, %rd180, %rd1367;
ld.shared.u8 %rs3, [%rd1369];
setp.eq.s16	%p210, %rs3, 0;
@%p210 bra BB1_263;

mul.wide.u32 %rd1631, %r106, 8;
add.s64 %rd1615, %rd178, %rd1084;
cvt.u64.u32	%rd1370, %r106;
st.shared.u64 [%rd1088], %rd142;
st.shared.u64 [%rd1615], %rd143;
add.s64 %rd1378, %rd179, %rd1631;
ld.shared.u64 %rd1379, [%rd1378];
add.s64 %rd1380, %rd179, %rd1084;
ld.shared.u64 %rd1381, [%rd1380];
st.shared.u64 [%rd1378], %rd1381;
st.shared.u64 [%rd1380], %rd1379;
add.s64 %rd1383, %rd180, %rd1370;
ld.shared.u8 %rs207, [%rd1383];
st.shared.u8 [%rd1383], %rs3;
st.shared.u8 [%rd1369], %rs207;

BB1_263:
bar.sync 0;
add.s64 %rd1616, %rd178, %rd881;
ld.shared.u64 %rd144, [%rd1616];
ld.shared.u64 %rd145, [%rd885];
setp.ge.s64	%p211, %rd145, %rd144;
@%p211 bra BB1_265;

cvt.u64.u32	%rd1390, %r88;
add.s64 %rd1392, %rd180, %rd1390;
ld.shared.u8 %rs208, [%rd1392];
setp.ne.s16	%p212, %rs208, 0;
@%p212 bra BB1_267;

BB1_265:
add.s32 %r1280, %r88, 128;
cvt.u64.u32	%rd1393, %r1280;
add.s64 %rd1395, %rd180, %rd1393;
ld.shared.u8 %rs4, [%rd1395];
setp.eq.s16	%p213, %rs4, 0;
@%p213 bra BB1_267;

mul.wide.u32 %rd1632, %r88, 8;
add.s64 %rd1617, %rd178, %rd881;
cvt.u64.u32	%rd1396, %r88;
st.shared.u64 [%rd885], %rd144;
st.shared.u64 [%rd1617], %rd145;
add.s64 %rd1404, %rd179, %rd1632;
ld.shared.u64 %rd1405, [%rd1404];
add.s64 %rd1406, %rd179, %rd881;
ld.shared.u64 %rd1407, [%rd1406];
st.shared.u64 [%rd1404], %rd1407;
st.shared.u64 [%rd1406], %rd1405;
add.s64 %rd1409, %rd180, %rd1396;
ld.shared.u8 %rs209, [%rd1409];
st.shared.u8 [%rd1409], %rs4;
st.shared.u8 [%rd1395], %rs209;

BB1_267:
bar.sync 0;
add.s64 %rd1618, %rd178, %rd704;
ld.shared.u64 %rd146, [%rd1618];
ld.shared.u64 %rd147, [%rd708];
setp.ge.s64	%p214, %rd147, %rd146;
@%p214 bra BB1_269;

cvt.u64.u32	%rd1416, %r72;
add.s64 %rd1418, %rd180, %rd1416;
ld.shared.u8 %rs210, [%rd1418];
setp.ne.s16	%p215, %rs210, 0;
@%p215 bra BB1_271;

BB1_269:
add.s32 %r1281, %r72, 64;
cvt.u64.u32	%rd1419, %r1281;
add.s64 %rd1421, %rd180, %rd1419;
ld.shared.u8 %rs5, [%rd1421];
setp.eq.s16	%p216, %rs5, 0;
@%p216 bra BB1_271;

mul.wide.u32 %rd1633, %r72, 8;
add.s64 %rd1619, %rd178, %rd704;
cvt.u64.u32	%rd1422, %r72;
st.shared.u64 [%rd708], %rd146;
st.shared.u64 [%rd1619], %rd147;
add.s64 %rd1430, %rd179, %rd1633;
ld.shared.u64 %rd1431, [%rd1430];
add.s64 %rd1432, %rd179, %rd704;
ld.shared.u64 %rd1433, [%rd1432];
st.shared.u64 [%rd1430], %rd1433;
st.shared.u64 [%rd1432], %rd1431;
add.s64 %rd1435, %rd180, %rd1422;
ld.shared.u8 %rs211, [%rd1435];
st.shared.u8 [%rd1435], %rs5;
st.shared.u8 [%rd1421], %rs211;

BB1_271:
bar.sync 0;
add.s64 %rd1620, %rd178, %rd553;
ld.shared.u64 %rd148, [%rd1620];
ld.shared.u64 %rd149, [%rd557];
setp.ge.s64	%p217, %rd149, %rd148;
@%p217 bra BB1_273;

cvt.u64.u32	%rd1442, %r58;
add.s64 %rd1444, %rd180, %rd1442;
ld.shared.u8 %rs212, [%rd1444];
setp.ne.s16	%p218, %rs212, 0;
@%p218 bra BB1_275;

BB1_273:
add.s32 %r1282, %r58, 32;
cvt.u64.u32	%rd1445, %r1282;
add.s64 %rd1447, %rd180, %rd1445;
ld.shared.u8 %rs6, [%rd1447];
setp.eq.s16	%p219, %rs6, 0;
@%p219 bra BB1_275;

mul.wide.u32 %rd1634, %r58, 8;
add.s64 %rd1621, %rd178, %rd553;
cvt.u64.u32	%rd1448, %r58;
st.shared.u64 [%rd557], %rd148;
st.shared.u64 [%rd1621], %rd149;
add.s64 %rd1456, %rd179, %rd1634;
ld.shared.u64 %rd1457, [%rd1456];
add.s64 %rd1458, %rd179, %rd553;
ld.shared.u64 %rd1459, [%rd1458];
st.shared.u64 [%rd1456], %rd1459;
st.shared.u64 [%rd1458], %rd1457;
add.s64 %rd1461, %rd180, %rd1448;
ld.shared.u8 %rs213, [%rd1461];
st.shared.u8 [%rd1461], %rs6;
st.shared.u8 [%rd1447], %rs213;

BB1_275:
bar.sync 0;
ld.shared.u64 %rd150, [%rd430];
ld.shared.u64 %rd151, [%rd432];
setp.ge.s64	%p220, %rd151, %rd150;
@%p220 bra BB1_277;

and.b32 %r1274, %r16, 15;
sub.s32 %r1273, %r156, %r1274;
cvt.u64.u32	%rd1468, %r1273;
add.s64 %rd1470, %rd180, %rd1468;
ld.shared.u8 %rs214, [%rd1470];
setp.ne.s16	%p221, %rs214, 0;
@%p221 bra BB1_279;

BB1_277:
and.b32 %r1237, %r16, 15;
sub.s32 %r1236, %r156, %r1237;
add.s32 %r1235, %r1236, 16;
cvt.u64.u32	%rd1471, %r1235;
add.s64 %rd1473, %rd180, %rd1471;
ld.shared.u8 %rs7, [%rd1473];
setp.eq.s16	%p222, %rs7, 0;
@%p222 bra BB1_279;

and.b32 %r1240, %r16, 15;
sub.s32 %r1239, %r156, %r1240;
add.s32 %r1238, %r1239, 16;
mul.wide.u32 %rd1623, %r1238, 8;
mul.wide.u32 %rd1622, %r1239, 8;
cvt.u64.u32	%rd1474, %r1239;
st.shared.u64 [%rd432], %rd150;
st.shared.u64 [%rd430], %rd151;
add.s64 %rd1482, %rd179, %rd1622;
ld.shared.u64 %rd1483, [%rd1482];
add.s64 %rd1484, %rd179, %rd1623;
ld.shared.u64 %rd1485, [%rd1484];
st.shared.u64 [%rd1482], %rd1485;
st.shared.u64 [%rd1484], %rd1483;
add.s64 %rd1487, %rd180, %rd1474;
ld.shared.u8 %rs215, [%rd1487];
st.shared.u8 [%rd1487], %rs7;
st.shared.u8 [%rd1473], %rs215;

BB1_279:
bar.sync 0;
ld.shared.u64 %rd152, [%rd331];
ld.shared.u64 %rd153, [%rd333];
setp.ge.s64	%p223, %rd153, %rd152;
@%p223 bra BB1_281;

and.b32 %r1272, %r16, 7;
sub.s32 %r1271, %r156, %r1272;
cvt.u64.u32	%rd1494, %r1271;
add.s64 %rd1496, %rd180, %rd1494;
ld.shared.u8 %rs216, [%rd1496];
setp.ne.s16	%p224, %rs216, 0;
@%p224 bra BB1_283;

BB1_281:
and.b32 %r1243, %r16, 7;
sub.s32 %r1242, %r156, %r1243;
add.s32 %r1241, %r1242, 8;
cvt.u64.u32	%rd1497, %r1241;
add.s64 %rd1499, %rd180, %rd1497;
ld.shared.u8 %rs8, [%rd1499];
setp.eq.s16	%p225, %rs8, 0;
@%p225 bra BB1_283;

and.b32 %r1246, %r16, 7;
sub.s32 %r1245, %r156, %r1246;
add.s32 %r1244, %r1245, 8;
mul.wide.u32 %rd1625, %r1244, 8;
mul.wide.u32 %rd1624, %r1245, 8;
cvt.u64.u32	%rd1500, %r1245;
st.shared.u64 [%rd333], %rd152;
st.shared.u64 [%rd331], %rd153;
add.s64 %rd1508, %rd179, %rd1624;
ld.shared.u64 %rd1509, [%rd1508];
add.s64 %rd1510, %rd179, %rd1625;
ld.shared.u64 %rd1511, [%rd1510];
st.shared.u64 [%rd1508], %rd1511;
st.shared.u64 [%rd1510], %rd1509;
add.s64 %rd1513, %rd180, %rd1500;
ld.shared.u8 %rs217, [%rd1513];
st.shared.u8 [%rd1513], %rs8;
st.shared.u8 [%rd1499], %rs217;

BB1_283:
bar.sync 0;
ld.shared.u64 %rd154, [%rd258];
ld.shared.u64 %rd155, [%rd260];
setp.ge.s64	%p226, %rd155, %rd154;
@%p226 bra BB1_285;

and.b32 %r1270, %r16, 3;
sub.s32 %r1269, %r156, %r1270;
cvt.u64.u32	%rd1520, %r1269;
add.s64 %rd1522, %rd180, %rd1520;
ld.shared.u8 %rs218, [%rd1522];
setp.ne.s16	%p227, %rs218, 0;
@%p227 bra BB1_287;

BB1_285:
and.b32 %r1249, %r16, 3;
sub.s32 %r1248, %r156, %r1249;
add.s32 %r1247, %r1248, 4;
cvt.u64.u32	%rd1523, %r1247;
add.s64 %rd1525, %rd180, %rd1523;
ld.shared.u8 %rs9, [%rd1525];
setp.eq.s16	%p228, %rs9, 0;
@%p228 bra BB1_287;

and.b32 %r1252, %r16, 3;
sub.s32 %r1251, %r156, %r1252;
add.s32 %r1250, %r1251, 4;
mul.wide.u32 %rd1627, %r1250, 8;
mul.wide.u32 %rd1626, %r1251, 8;
cvt.u64.u32	%rd1526, %r1251;
st.shared.u64 [%rd260], %rd154;
st.shared.u64 [%rd258], %rd155;
add.s64 %rd1534, %rd179, %rd1626;
ld.shared.u64 %rd1535, [%rd1534];
add.s64 %rd1536, %rd179, %rd1627;
ld.shared.u64 %rd1537, [%rd1536];
st.shared.u64 [%rd1534], %rd1537;
st.shared.u64 [%rd1536], %rd1535;
add.s64 %rd1539, %rd180, %rd1526;
ld.shared.u8 %rs219, [%rd1539];
st.shared.u8 [%rd1539], %rs9;
st.shared.u8 [%rd1525], %rs219;

BB1_287:
bar.sync 0;
ld.shared.u64 %rd156, [%rd211];
ld.shared.u64 %rd157, [%rd213];
setp.ge.s64	%p229, %rd157, %rd156;
@%p229 bra BB1_289;

and.b32 %r1268, %r16, 1;
sub.s32 %r1267, %r156, %r1268;
cvt.u64.u32	%rd1546, %r1267;
add.s64 %rd1548, %rd180, %rd1546;
ld.shared.u8 %rs220, [%rd1548];
setp.ne.s16	%p230, %rs220, 0;
@%p230 bra BB1_291;

BB1_289:
and.b32 %r1255, %r16, 1;
sub.s32 %r1254, %r156, %r1255;
add.s32 %r1253, %r1254, 2;
cvt.u64.u32	%rd1549, %r1253;
add.s64 %rd1551, %rd180, %rd1549;
ld.shared.u8 %rs10, [%rd1551];
setp.eq.s16	%p231, %rs10, 0;
@%p231 bra BB1_291;

and.b32 %r1258, %r16, 1;
sub.s32 %r1257, %r156, %r1258;
add.s32 %r1256, %r1257, 2;
mul.wide.u32 %rd1629, %r1256, 8;
mul.wide.u32 %rd1628, %r1257, 8;
cvt.u64.u32	%rd1552, %r1257;
st.shared.u64 [%rd213], %rd156;
st.shared.u64 [%rd211], %rd157;
add.s64 %rd1560, %rd179, %rd1628;
ld.shared.u64 %rd1561, [%rd1560];
add.s64 %rd1562, %rd179, %rd1629;
ld.shared.u64 %rd1563, [%rd1562];
st.shared.u64 [%rd1560], %rd1563;
st.shared.u64 [%rd1562], %rd1561;
add.s64 %rd1565, %rd180, %rd1552;
ld.shared.u8 %rs221, [%rd1565];
st.shared.u8 [%rd1565], %rs10;
st.shared.u8 [%rd1551], %rs221;

BB1_291:
bar.sync 0;
ld.shared.u64 %rd158, [%rd191+8];
ld.shared.u64 %rd159, [%rd191];
setp.ge.s64	%p232, %rd159, %rd158;
@%p232 bra BB1_293;

cvt.u64.u32	%rd1570, %r156;
add.s64 %rd1572, %rd180, %rd1570;
ld.shared.u8 %rs222, [%rd1572];
setp.ne.s16	%p233, %rs222, 0;
@%p233 bra BB1_295;

BB1_293:
cvt.u64.u32	%rd1573, %r156;
add.s64 %rd1575, %rd180, %rd1573;
ld.shared.u8 %rs11, [%rd1575+1];
setp.eq.s16	%p234, %rs11, 0;
@%p234 bra BB1_295;

mul.wide.u32 %rd1630, %r156, 8;
st.shared.u64 [%rd191], %rd158;
st.shared.u64 [%rd191+8], %rd159;
add.s64 %rd1581, %rd179, %rd1630;
ld.shared.u64 %rd1582, [%rd1581];
ld.shared.u64 %rd1583, [%rd1581+8];
st.shared.u64 [%rd1581], %rd1583;
st.shared.u64 [%rd1581+8], %rd1582;
ld.shared.u8 %rs223, [%rd1575];
st.shared.u8 [%rd1575], %rs11;
st.shared.u8 [%rd1575+1], %rs223;

BB1_295:
ld.param.u32 %r1259, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
setp.lt.u32	%p236, %r16, %r1259;
bar.sync 0;
@!%p236 bra BB1_297;
bra.uni BB1_296;

BB1_296:
ld.param.u32 %r1266, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1265, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u64 %rd1589, [%rd13];
mad.lo.s32 %r1227, %r16, %r1265, %r4;
cvta.to.global.u64 %rd1590, %rd8;
mul.wide.u32 %rd1591, %r1227, 8;
add.s64 %rd1592, %rd1590, %rd1591;
st.global.u64 [%rd1592], %rd1589;
ld.shared.u64 %rd1595, [%rd14];
ld.local.u64 %rd1596, [%rd2];
cvta.to.global.u64 %rd1597, %rd1596;
mad.lo.s32 %r1228, %r16, %r1266, %r15;
mul.wide.u32 %rd1598, %r1228, 8;
add.s64 %rd1599, %rd1597, %rd1598;
st.global.u64 [%rd1599], %rd1595;

BB1_297:
ld.param.u32 %r1261, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
add.s32 %r1260, %r16, 1024;
setp.ge.u32	%p237, %r1260, %r1261;
@%p237 bra BB1_299;

add.s32 %r1264, %r16, 1024;
ld.param.u32 %r1263, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1262, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u64 %rd1603, [%rd13+8192];
mad.lo.s32 %r1233, %r1264, %r1262, %r4;
cvta.to.global.u64 %rd1604, %rd8;
mul.wide.u32 %rd1605, %r1233, 8;
add.s64 %rd1606, %rd1604, %rd1605;
st.global.u64 [%rd1606], %rd1603;
ld.shared.u64 %rd1609, [%rd14+8192];
ld.local.u64 %rd1610, [%rd2];
cvta.to.global.u64 %rd1611, %rd1610;
mad.lo.s32 %r1234, %r1264, %r1263, %r15;
mul.wide.u32 %rd1612, %r1234, 8;
add.s64 %rd1613, %rd1611, %rd1612;
st.global.u64 [%rd1613], %rd1609;

BB1_299:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot2[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<226>;
.reg .b16 %rs<213>;
.reg .b32 %r<1363>;
.reg .b64 %rd<1674>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[8192];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[8192];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[1024];

mov.u64 %rd1673, __local_depot2;
cvta.local.u64 %SP, %rd1673;
ld.param.u32 %r128, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r129, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r130, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r131, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd3, _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd130, %SP, 0;
cvta.to.local.u64 %rd2, %rd130;
mov.u32 %r1314, 0;
mov.pred %p4, 0;
@%p4 bra BB2_2;

BB2_1:
mul.wide.s32 %rd131, %r1314, 8;
add.s64 %rd132, %rd3, %rd131;
ld.param.u64 %rd133, [%rd132];
add.s64 %rd134, %rd2, %rd131;
st.local.u64 [%rd134], %rd133;
add.s32 %r1314, %r1314, 1;
setp.lt.u32	%p5, %r1314, 27;
@%p5 bra BB2_1;

BB2_2:
mov.u32 %r133, %nctaid.y;
mov.u32 %r134, %ctaid.z;
mov.u32 %r135, %ctaid.y;
mad.lo.s32 %r136, %r133, %r134, %r135;
mov.u32 %r137, %nctaid.x;
mov.u32 %r138, %ctaid.x;
mad.lo.s32 %r1316, %r136, %r137, %r138;
setp.ge.u32	%p6, %r1316, %r128;
@%p6 bra BB2_283;

ld.param.u32 %r140, [%rd1+108];
mul.lo.s32 %r4, %r1316, %r140;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r1315, %r5, -1;
mov.u32 %r1317, 0;
setp.lt.s32	%p7, %r1315, 1;
@%p7 bra BB2_6;

mul.wide.s32 %rd135, %r5, 4;
add.s64 %rd1665, %rd2, %rd135;
mov.u32 %r1317, 0;

BB2_5:
ld.local.u32 %r142, [%rd1665+4];
rem.u32 %r143, %r1316, %r142;
ld.local.u32 %r144, [%rd1665+104];
mad.lo.s32 %r1317, %r144, %r143, %r1317;
div.u32 %r1316, %r1316, %r142;
add.s64 %rd1665, %rd1665, -4;
add.s32 %r1315, %r1315, -1;
setp.gt.s32	%p8, %r1315, 0;
@%p8 bra BB2_5;

BB2_6:
ld.param.u64 %rd8, [%rd1];
ld.local.u32 %r145, [%rd2+108];
mad.lo.s32 %r15, %r145, %r1316, %r1317;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 512;
setp.lt.u32	%p1, %r16, %r129;
mov.u64 %rd136, 0;
setp.ge.u32	%p9, %r16, %r129;
mov.u64 %rd1672, %rd136;
@%p9 bra BB2_8;

cvta.to.global.u64 %rd137, %rd8;
mad.lo.s32 %r146, %r16, %r130, %r4;
mul.wide.u32 %rd138, %r146, 8;
add.s64 %rd139, %rd137, %rd138;
ld.global.u64 %rd9, [%rd139];
mov.u64 %rd1672, %rd9;

BB2_8:
mov.u64 %rd10, %rd1672;
mov.u64 %rd1671, %rd136;
@%p9 bra BB2_10;

ld.local.u64 %rd141, [%rd2];
cvta.to.global.u64 %rd142, %rd141;
mad.lo.s32 %r147, %r16, %r131, %r15;
mul.wide.u32 %rd143, %r147, 8;
add.s64 %rd144, %rd142, %rd143;
ld.global.u64 %rd1671, [%rd144];

BB2_10:
selp.u16	%rs11, 1, 0, %p1;
cvt.s64.s32	%rd146, %r16;
mul.wide.s32 %rd147, %r16, 8;
mov.u64 %rd148, _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd13, %rd148, %rd147;
st.shared.u64 [%rd13], %rd10;
mov.u64 %rd149, _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd14, %rd149, %rd147;
st.shared.u64 [%rd14], %rd1671;
mov.u64 %rd150, _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd15, %rd150, %rd146;
st.shared.u8 [%rd15], %rs11;
setp.lt.u32	%p2, %r17, %r129;
setp.ge.u32	%p11, %r17, %r129;
mov.u64 %rd1670, %rd136;
@%p11 bra BB2_12;

cvta.to.global.u64 %rd151, %rd8;
mad.lo.s32 %r148, %r17, %r130, %r4;
mul.wide.u32 %rd152, %r148, 8;
add.s64 %rd153, %rd151, %rd152;
ld.global.u64 %rd1670, [%rd153];

BB2_12:
mov.u64 %rd1669, %rd136;
@%p11 bra BB2_14;

ld.local.u64 %rd155, [%rd2];
cvta.to.global.u64 %rd156, %rd155;
mad.lo.s32 %r149, %r17, %r131, %r15;
mul.wide.u32 %rd157, %r149, 8;
add.s64 %rd158, %rd156, %rd157;
ld.global.u64 %rd1669, [%rd158];

BB2_14:
selp.u16	%rs12, 1, 0, %p2;
st.shared.u64 [%rd13+4096], %rd1670;
st.shared.u64 [%rd14+4096], %rd1669;
st.shared.u8 [%rd15+512], %rs12;
shl.b32 %r18, %r16, 1;
bar.sync 0;
mul.wide.u32 %rd159, %r18, 8;
add.s64 %rd161, %rd148, %rd159;
ld.shared.u64 %rd20, [%rd161+8];
ld.shared.u64 %rd21, [%rd161];
setp.le.s64	%p13, %rd21, %rd20;
@%p13 bra BB2_16;

cvt.u64.u32	%rd162, %r18;
add.s64 %rd164, %rd150, %rd162;
ld.shared.u8 %rs13, [%rd164];
mov.u32 %r1318, 1;
setp.ne.s16	%p14, %rs13, 0;
@%p14 bra BB2_17;

BB2_16:
cvt.u64.u32	%rd165, %r18;
add.s64 %rd167, %rd150, %rd165;
ld.shared.u8 %rs14, [%rd167+1];
setp.eq.s16	%p15, %rs14, 0;
selp.u32	%r1318, 1, 0, %p15;

BB2_17:
and.b32 %r156, %r16, 1;
setp.ne.s32	%p16, %r1318, %r156;
@%p16 bra BB2_19;

add.s64 %rd170, %rd149, %rd159;
cvt.u64.u32	%rd171, %r18;
st.shared.u64 [%rd161], %rd20;
st.shared.u64 [%rd161+8], %rd21;
ld.shared.u64 %rd175, [%rd170];
ld.shared.u64 %rd176, [%rd170+8];
st.shared.u64 [%rd170], %rd176;
st.shared.u64 [%rd170+8], %rd175;
add.s64 %rd178, %rd150, %rd171;
ld.shared.u8 %rs15, [%rd178];
ld.shared.u8 %rs16, [%rd178+1];
st.shared.u8 [%rd178], %rs16;
st.shared.u8 [%rd178+1], %rs15;

BB2_19:
bar.sync 0;
sub.s32 %r23, %r18, %r156;
add.s32 %r162, %r23, 2;
mul.wide.u32 %rd179, %r162, 8;
add.s64 %rd181, %rd148, %rd179;
mul.wide.u32 %rd182, %r23, 8;
add.s64 %rd183, %rd148, %rd182;
ld.shared.u64 %rd22, [%rd181];
ld.shared.u64 %rd23, [%rd183];
setp.le.s64	%p17, %rd23, %rd22;
@%p17 bra BB2_21;

cvt.u64.u32	%rd184, %r23;
add.s64 %rd186, %rd150, %rd184;
ld.shared.u8 %rs17, [%rd186];
mov.u32 %r1319, 1;
setp.ne.s16	%p18, %rs17, 0;
@%p18 bra BB2_22;

BB2_21:
cvt.u64.u32	%rd187, %r162;
add.s64 %rd189, %rd150, %rd187;
ld.shared.u8 %rs18, [%rd189];
setp.eq.s16	%p19, %rs18, 0;
selp.u32	%r1319, 1, 0, %p19;

BB2_22:
bfe.u32 %r174, %r16, 1, 1;
setp.ne.s32	%p20, %r1319, %r174;
@%p20 bra BB2_24;

add.s64 %rd192, %rd149, %rd182;
add.s64 %rd194, %rd149, %rd179;
cvt.u64.u32	%rd195, %r23;
st.shared.u64 [%rd183], %rd22;
cvt.u64.u32	%rd199, %r162;
st.shared.u64 [%rd181], %rd23;
ld.shared.u64 %rd202, [%rd192];
ld.shared.u64 %rd203, [%rd194];
st.shared.u64 [%rd192], %rd203;
st.shared.u64 [%rd194], %rd202;
add.s64 %rd205, %rd150, %rd195;
ld.shared.u8 %rs19, [%rd205];
add.s64 %rd206, %rd150, %rd199;
ld.shared.u8 %rs20, [%rd206];
st.shared.u8 [%rd205], %rs20;
st.shared.u8 [%rd206], %rs19;

BB2_24:
bar.sync 0;
ld.shared.u64 %rd24, [%rd161+8];
ld.shared.u64 %rd25, [%rd161];
setp.le.s64	%p21, %rd25, %rd24;
@%p21 bra BB2_26;

cvt.u64.u32	%rd210, %r18;
add.s64 %rd212, %rd150, %rd210;
ld.shared.u8 %rs21, [%rd212];
mov.u32 %r1320, 1;
setp.ne.s16	%p22, %rs21, 0;
@%p22 bra BB2_27;

BB2_26:
cvt.u64.u32	%rd213, %r18;
add.s64 %rd215, %rd150, %rd213;
ld.shared.u8 %rs22, [%rd215+1];
setp.eq.s16	%p23, %rs22, 0;
selp.u32	%r1320, 1, 0, %p23;

BB2_27:
bfe.u32 %r189, %r16, 1, 1;
setp.ne.s32	%p24, %r1320, %r189;
@%p24 bra BB2_29;

cvt.u64.u32	%rd216, %r18;
st.shared.u64 [%rd161], %rd24;
st.shared.u64 [%rd161+8], %rd25;
add.s64 %rd221, %rd149, %rd159;
ld.shared.u64 %rd222, [%rd221];
ld.shared.u64 %rd223, [%rd221+8];
st.shared.u64 [%rd221], %rd223;
st.shared.u64 [%rd221+8], %rd222;
add.s64 %rd225, %rd150, %rd216;
ld.shared.u8 %rs23, [%rd225];
ld.shared.u8 %rs24, [%rd225+1];
st.shared.u8 [%rd225], %rs24;
st.shared.u8 [%rd225+1], %rs23;

BB2_29:
bar.sync 0;
and.b32 %r192, %r16, 3;
sub.s32 %r29, %r18, %r192;
add.s32 %r194, %r29, 4;
mul.wide.u32 %rd226, %r194, 8;
add.s64 %rd228, %rd148, %rd226;
mul.wide.u32 %rd229, %r29, 8;
add.s64 %rd230, %rd148, %rd229;
ld.shared.u64 %rd26, [%rd228];
ld.shared.u64 %rd27, [%rd230];
setp.le.s64	%p25, %rd27, %rd26;
@%p25 bra BB2_31;

cvt.u64.u32	%rd231, %r29;
add.s64 %rd233, %rd150, %rd231;
ld.shared.u8 %rs25, [%rd233];
mov.u32 %r1321, 1;
setp.ne.s16	%p26, %rs25, 0;
@%p26 bra BB2_32;

BB2_31:
cvt.u64.u32	%rd234, %r194;
add.s64 %rd236, %rd150, %rd234;
ld.shared.u8 %rs26, [%rd236];
setp.eq.s16	%p27, %rs26, 0;
selp.u32	%r1321, 1, 0, %p27;

BB2_32:
bfe.u32 %r206, %r16, 2, 1;
setp.ne.s32	%p28, %r1321, %r206;
@%p28 bra BB2_34;

add.s64 %rd239, %rd149, %rd229;
add.s64 %rd241, %rd149, %rd226;
cvt.u64.u32	%rd242, %r29;
st.shared.u64 [%rd230], %rd26;
cvt.u64.u32	%rd246, %r194;
st.shared.u64 [%rd228], %rd27;
ld.shared.u64 %rd249, [%rd239];
ld.shared.u64 %rd250, [%rd241];
st.shared.u64 [%rd239], %rd250;
st.shared.u64 [%rd241], %rd249;
add.s64 %rd252, %rd150, %rd242;
ld.shared.u8 %rs27, [%rd252];
add.s64 %rd253, %rd150, %rd246;
ld.shared.u8 %rs28, [%rd253];
st.shared.u8 [%rd252], %rs28;
st.shared.u8 [%rd253], %rs27;

BB2_34:
bar.sync 0;
ld.shared.u64 %rd28, [%rd181];
ld.shared.u64 %rd29, [%rd183];
setp.le.s64	%p29, %rd29, %rd28;
@%p29 bra BB2_36;

cvt.u64.u32	%rd259, %r23;
add.s64 %rd261, %rd150, %rd259;
ld.shared.u8 %rs29, [%rd261];
mov.u32 %r1322, 1;
setp.ne.s16	%p30, %rs29, 0;
@%p30 bra BB2_37;

BB2_36:
cvt.u64.u32	%rd262, %r162;
add.s64 %rd264, %rd150, %rd262;
ld.shared.u8 %rs30, [%rd264];
setp.eq.s16	%p31, %rs30, 0;
selp.u32	%r1322, 1, 0, %p31;

BB2_37:
bfe.u32 %r229, %r16, 2, 1;
setp.ne.s32	%p32, %r1322, %r229;
@%p32 bra BB2_39;

cvt.u64.u32	%rd265, %r23;
st.shared.u64 [%rd183], %rd28;
cvt.u64.u32	%rd269, %r162;
st.shared.u64 [%rd181], %rd29;
add.s64 %rd273, %rd149, %rd182;
ld.shared.u64 %rd274, [%rd273];
add.s64 %rd275, %rd149, %rd179;
ld.shared.u64 %rd276, [%rd275];
st.shared.u64 [%rd273], %rd276;
st.shared.u64 [%rd275], %rd274;
add.s64 %rd278, %rd150, %rd265;
ld.shared.u8 %rs31, [%rd278];
add.s64 %rd279, %rd150, %rd269;
ld.shared.u8 %rs32, [%rd279];
st.shared.u8 [%rd278], %rs32;
st.shared.u8 [%rd279], %rs31;

BB2_39:
bar.sync 0;
ld.shared.u64 %rd30, [%rd161+8];
ld.shared.u64 %rd31, [%rd161];
setp.le.s64	%p33, %rd31, %rd30;
@%p33 bra BB2_41;

cvt.u64.u32	%rd283, %r18;
add.s64 %rd285, %rd150, %rd283;
ld.shared.u8 %rs33, [%rd285];
mov.u32 %r1323, 1;
setp.ne.s16	%p34, %rs33, 0;
@%p34 bra BB2_42;

BB2_41:
cvt.u64.u32	%rd286, %r18;
add.s64 %rd288, %rd150, %rd286;
ld.shared.u8 %rs34, [%rd288+1];
setp.eq.s16	%p35, %rs34, 0;
selp.u32	%r1323, 1, 0, %p35;

BB2_42:
bfe.u32 %r243, %r16, 2, 1;
setp.ne.s32	%p36, %r1323, %r243;
@%p36 bra BB2_44;

cvt.u64.u32	%rd289, %r18;
st.shared.u64 [%rd161], %rd30;
st.shared.u64 [%rd161+8], %rd31;
add.s64 %rd294, %rd149, %rd159;
ld.shared.u64 %rd295, [%rd294];
ld.shared.u64 %rd296, [%rd294+8];
st.shared.u64 [%rd294], %rd296;
st.shared.u64 [%rd294+8], %rd295;
add.s64 %rd298, %rd150, %rd289;
ld.shared.u8 %rs35, [%rd298];
ld.shared.u8 %rs36, [%rd298+1];
st.shared.u8 [%rd298], %rs36;
st.shared.u8 [%rd298+1], %rs35;

BB2_44:
bar.sync 0;
and.b32 %r246, %r16, 7;
sub.s32 %r37, %r18, %r246;
add.s32 %r248, %r37, 8;
mul.wide.u32 %rd299, %r248, 8;
add.s64 %rd301, %rd148, %rd299;
mul.wide.u32 %rd302, %r37, 8;
add.s64 %rd303, %rd148, %rd302;
ld.shared.u64 %rd32, [%rd301];
ld.shared.u64 %rd33, [%rd303];
setp.le.s64	%p37, %rd33, %rd32;
@%p37 bra BB2_46;

cvt.u64.u32	%rd304, %r37;
add.s64 %rd306, %rd150, %rd304;
ld.shared.u8 %rs37, [%rd306];
mov.u32 %r1324, 1;
setp.ne.s16	%p38, %rs37, 0;
@%p38 bra BB2_47;

BB2_46:
cvt.u64.u32	%rd307, %r248;
add.s64 %rd309, %rd150, %rd307;
ld.shared.u8 %rs38, [%rd309];
setp.eq.s16	%p39, %rs38, 0;
selp.u32	%r1324, 1, 0, %p39;

BB2_47:
bfe.u32 %r260, %r16, 3, 1;
setp.ne.s32	%p40, %r1324, %r260;
@%p40 bra BB2_49;

add.s64 %rd312, %rd149, %rd302;
add.s64 %rd314, %rd149, %rd299;
cvt.u64.u32	%rd315, %r37;
st.shared.u64 [%rd303], %rd32;
cvt.u64.u32	%rd319, %r248;
st.shared.u64 [%rd301], %rd33;
ld.shared.u64 %rd322, [%rd312];
ld.shared.u64 %rd323, [%rd314];
st.shared.u64 [%rd312], %rd323;
st.shared.u64 [%rd314], %rd322;
add.s64 %rd325, %rd150, %rd315;
ld.shared.u8 %rs39, [%rd325];
add.s64 %rd326, %rd150, %rd319;
ld.shared.u8 %rs40, [%rd326];
st.shared.u8 [%rd325], %rs40;
st.shared.u8 [%rd326], %rs39;

BB2_49:
bar.sync 0;
ld.shared.u64 %rd34, [%rd228];
ld.shared.u64 %rd35, [%rd230];
setp.le.s64	%p41, %rd35, %rd34;
@%p41 bra BB2_51;

cvt.u64.u32	%rd332, %r29;
add.s64 %rd334, %rd150, %rd332;
ld.shared.u8 %rs41, [%rd334];
mov.u32 %r1325, 1;
setp.ne.s16	%p42, %rs41, 0;
@%p42 bra BB2_52;

BB2_51:
cvt.u64.u32	%rd335, %r194;
add.s64 %rd337, %rd150, %rd335;
ld.shared.u8 %rs42, [%rd337];
setp.eq.s16	%p43, %rs42, 0;
selp.u32	%r1325, 1, 0, %p43;

BB2_52:
bfe.u32 %r283, %r16, 3, 1;
setp.ne.s32	%p44, %r1325, %r283;
@%p44 bra BB2_54;

cvt.u64.u32	%rd338, %r29;
st.shared.u64 [%rd230], %rd34;
cvt.u64.u32	%rd342, %r194;
st.shared.u64 [%rd228], %rd35;
add.s64 %rd346, %rd149, %rd229;
ld.shared.u64 %rd347, [%rd346];
add.s64 %rd348, %rd149, %rd226;
ld.shared.u64 %rd349, [%rd348];
st.shared.u64 [%rd346], %rd349;
st.shared.u64 [%rd348], %rd347;
add.s64 %rd351, %rd150, %rd338;
ld.shared.u8 %rs43, [%rd351];
add.s64 %rd352, %rd150, %rd342;
ld.shared.u8 %rs44, [%rd352];
st.shared.u8 [%rd351], %rs44;
st.shared.u8 [%rd352], %rs43;

BB2_54:
bar.sync 0;
ld.shared.u64 %rd36, [%rd181];
ld.shared.u64 %rd37, [%rd183];
setp.le.s64	%p45, %rd37, %rd36;
@%p45 bra BB2_56;

cvt.u64.u32	%rd358, %r23;
add.s64 %rd360, %rd150, %rd358;
ld.shared.u8 %rs45, [%rd360];
mov.u32 %r1326, 1;
setp.ne.s16	%p46, %rs45, 0;
@%p46 bra BB2_57;

BB2_56:
cvt.u64.u32	%rd361, %r162;
add.s64 %rd363, %rd150, %rd361;
ld.shared.u8 %rs46, [%rd363];
setp.eq.s16	%p47, %rs46, 0;
selp.u32	%r1326, 1, 0, %p47;

BB2_57:
bfe.u32 %r305, %r16, 3, 1;
setp.ne.s32	%p48, %r1326, %r305;
@%p48 bra BB2_59;

mul.wide.u32 %rd1651, %r23, 8;
cvt.u64.u32	%rd364, %r23;
st.shared.u64 [%rd183], %rd36;
cvt.u64.u32	%rd368, %r162;
st.shared.u64 [%rd181], %rd37;
add.s64 %rd372, %rd149, %rd1651;
ld.shared.u64 %rd373, [%rd372];
add.s64 %rd374, %rd149, %rd179;
ld.shared.u64 %rd375, [%rd374];
st.shared.u64 [%rd372], %rd375;
st.shared.u64 [%rd374], %rd373;
add.s64 %rd377, %rd150, %rd364;
ld.shared.u8 %rs47, [%rd377];
add.s64 %rd378, %rd150, %rd368;
ld.shared.u8 %rs48, [%rd378];
st.shared.u8 [%rd377], %rs48;
st.shared.u8 [%rd378], %rs47;

BB2_59:
bar.sync 0;
ld.shared.u64 %rd38, [%rd161+8];
ld.shared.u64 %rd39, [%rd161];
setp.le.s64	%p49, %rd39, %rd38;
@%p49 bra BB2_61;

cvt.u64.u32	%rd382, %r18;
add.s64 %rd384, %rd150, %rd382;
ld.shared.u8 %rs49, [%rd384];
mov.u32 %r1327, 1;
setp.ne.s16	%p50, %rs49, 0;
@%p50 bra BB2_62;

BB2_61:
cvt.u64.u32	%rd385, %r18;
add.s64 %rd387, %rd150, %rd385;
ld.shared.u8 %rs50, [%rd387+1];
setp.eq.s16	%p51, %rs50, 0;
selp.u32	%r1327, 1, 0, %p51;

BB2_62:
bfe.u32 %r319, %r16, 3, 1;
setp.ne.s32	%p52, %r1327, %r319;
@%p52 bra BB2_64;

mul.wide.u32 %rd1650, %r18, 8;
cvt.u64.u32	%rd388, %r18;
st.shared.u64 [%rd161], %rd38;
st.shared.u64 [%rd161+8], %rd39;
add.s64 %rd393, %rd149, %rd1650;
ld.shared.u64 %rd394, [%rd393];
ld.shared.u64 %rd395, [%rd393+8];
st.shared.u64 [%rd393], %rd395;
st.shared.u64 [%rd393+8], %rd394;
add.s64 %rd397, %rd150, %rd388;
ld.shared.u8 %rs51, [%rd397];
ld.shared.u8 %rs52, [%rd397+1];
st.shared.u8 [%rd397], %rs52;
st.shared.u8 [%rd397+1], %rs51;

BB2_64:
bar.sync 0;
and.b32 %r322, %r16, 15;
sub.s32 %r47, %r18, %r322;
add.s32 %r324, %r47, 16;
mul.wide.u32 %rd398, %r324, 8;
add.s64 %rd400, %rd148, %rd398;
mul.wide.u32 %rd401, %r47, 8;
add.s64 %rd402, %rd148, %rd401;
ld.shared.u64 %rd40, [%rd400];
ld.shared.u64 %rd41, [%rd402];
setp.le.s64	%p53, %rd41, %rd40;
@%p53 bra BB2_66;

cvt.u64.u32	%rd403, %r47;
add.s64 %rd405, %rd150, %rd403;
ld.shared.u8 %rs53, [%rd405];
mov.u32 %r1328, 1;
setp.ne.s16	%p54, %rs53, 0;
@%p54 bra BB2_67;

BB2_66:
cvt.u64.u32	%rd406, %r324;
add.s64 %rd408, %rd150, %rd406;
ld.shared.u8 %rs54, [%rd408];
setp.eq.s16	%p55, %rs54, 0;
selp.u32	%r1328, 1, 0, %p55;

BB2_67:
bfe.u32 %r336, %r16, 4, 1;
setp.ne.s32	%p56, %r1328, %r336;
@%p56 bra BB2_69;

mul.wide.u32 %rd1646, %r47, 8;
add.s64 %rd411, %rd149, %rd1646;
add.s64 %rd413, %rd149, %rd398;
cvt.u64.u32	%rd414, %r47;
st.shared.u64 [%rd402], %rd40;
cvt.u64.u32	%rd418, %r324;
st.shared.u64 [%rd400], %rd41;
ld.shared.u64 %rd421, [%rd411];
ld.shared.u64 %rd422, [%rd413];
st.shared.u64 [%rd411], %rd422;
st.shared.u64 [%rd413], %rd421;
add.s64 %rd424, %rd150, %rd414;
ld.shared.u8 %rs55, [%rd424];
add.s64 %rd425, %rd150, %rd418;
ld.shared.u8 %rs56, [%rd425];
st.shared.u8 [%rd424], %rs56;
st.shared.u8 [%rd425], %rs55;

BB2_69:
bar.sync 0;
ld.shared.u64 %rd42, [%rd301];
ld.shared.u64 %rd43, [%rd303];
setp.le.s64	%p57, %rd43, %rd42;
@%p57 bra BB2_71;

cvt.u64.u32	%rd431, %r37;
add.s64 %rd433, %rd150, %rd431;
ld.shared.u8 %rs57, [%rd433];
mov.u32 %r1329, 1;
setp.ne.s16	%p58, %rs57, 0;
@%p58 bra BB2_72;

BB2_71:
cvt.u64.u32	%rd434, %r248;
add.s64 %rd436, %rd150, %rd434;
ld.shared.u8 %rs58, [%rd436];
setp.eq.s16	%p59, %rs58, 0;
selp.u32	%r1329, 1, 0, %p59;

BB2_72:
bfe.u32 %r359, %r16, 4, 1;
setp.ne.s32	%p60, %r1329, %r359;
@%p60 bra BB2_74;

mul.wide.u32 %rd1645, %r248, 8;
mul.wide.u32 %rd1644, %r37, 8;
cvt.u64.u32	%rd437, %r37;
st.shared.u64 [%rd303], %rd42;
cvt.u64.u32	%rd441, %r248;
st.shared.u64 [%rd301], %rd43;
add.s64 %rd445, %rd149, %rd1644;
ld.shared.u64 %rd446, [%rd445];
add.s64 %rd447, %rd149, %rd1645;
ld.shared.u64 %rd448, [%rd447];
st.shared.u64 [%rd445], %rd448;
st.shared.u64 [%rd447], %rd446;
add.s64 %rd450, %rd150, %rd437;
ld.shared.u8 %rs59, [%rd450];
add.s64 %rd451, %rd150, %rd441;
ld.shared.u8 %rs60, [%rd451];
st.shared.u8 [%rd450], %rs60;
st.shared.u8 [%rd451], %rs59;

BB2_74:
bar.sync 0;
ld.shared.u64 %rd44, [%rd228];
ld.shared.u64 %rd45, [%rd230];
setp.le.s64	%p61, %rd45, %rd44;
@%p61 bra BB2_76;

cvt.u64.u32	%rd457, %r29;
add.s64 %rd459, %rd150, %rd457;
ld.shared.u8 %rs61, [%rd459];
mov.u32 %r1330, 1;
setp.ne.s16	%p62, %rs61, 0;
@%p62 bra BB2_77;

BB2_76:
cvt.u64.u32	%rd460, %r194;
add.s64 %rd462, %rd150, %rd460;
ld.shared.u8 %rs62, [%rd462];
setp.eq.s16	%p63, %rs62, 0;
selp.u32	%r1330, 1, 0, %p63;

BB2_77:
bfe.u32 %r381, %r16, 4, 1;
setp.ne.s32	%p64, %r1330, %r381;
@%p64 bra BB2_79;

mul.wide.u32 %rd1643, %r29, 8;
cvt.u64.u32	%rd463, %r29;
st.shared.u64 [%rd230], %rd44;
cvt.u64.u32	%rd467, %r194;
st.shared.u64 [%rd228], %rd45;
add.s64 %rd471, %rd149, %rd1643;
ld.shared.u64 %rd472, [%rd471];
add.s64 %rd473, %rd149, %rd226;
ld.shared.u64 %rd474, [%rd473];
st.shared.u64 [%rd471], %rd474;
st.shared.u64 [%rd473], %rd472;
add.s64 %rd476, %rd150, %rd463;
ld.shared.u8 %rs63, [%rd476];
add.s64 %rd477, %rd150, %rd467;
ld.shared.u8 %rs64, [%rd477];
st.shared.u8 [%rd476], %rs64;
st.shared.u8 [%rd477], %rs63;

BB2_79:
bar.sync 0;
ld.shared.u64 %rd46, [%rd181];
ld.shared.u64 %rd47, [%rd183];
setp.le.s64	%p65, %rd47, %rd46;
@%p65 bra BB2_81;

cvt.u64.u32	%rd483, %r23;
add.s64 %rd485, %rd150, %rd483;
ld.shared.u8 %rs65, [%rd485];
mov.u32 %r1331, 1;
setp.ne.s16	%p66, %rs65, 0;
@%p66 bra BB2_82;

BB2_81:
cvt.u64.u32	%rd486, %r162;
add.s64 %rd488, %rd150, %rd486;
ld.shared.u8 %rs66, [%rd488];
setp.eq.s16	%p67, %rs66, 0;
selp.u32	%r1331, 1, 0, %p67;

BB2_82:
bfe.u32 %r403, %r16, 4, 1;
setp.ne.s32	%p68, %r1331, %r403;
@%p68 bra BB2_84;

mul.wide.u32 %rd1642, %r162, 8;
mul.wide.u32 %rd1641, %r23, 8;
cvt.u64.u32	%rd489, %r23;
st.shared.u64 [%rd183], %rd46;
cvt.u64.u32	%rd493, %r162;
st.shared.u64 [%rd181], %rd47;
add.s64 %rd497, %rd149, %rd1641;
ld.shared.u64 %rd498, [%rd497];
add.s64 %rd499, %rd149, %rd1642;
ld.shared.u64 %rd500, [%rd499];
st.shared.u64 [%rd497], %rd500;
st.shared.u64 [%rd499], %rd498;
add.s64 %rd502, %rd150, %rd489;
ld.shared.u8 %rs67, [%rd502];
add.s64 %rd503, %rd150, %rd493;
ld.shared.u8 %rs68, [%rd503];
st.shared.u8 [%rd502], %rs68;
st.shared.u8 [%rd503], %rs67;

BB2_84:
bar.sync 0;
ld.shared.u64 %rd48, [%rd161+8];
ld.shared.u64 %rd49, [%rd161];
setp.le.s64	%p69, %rd49, %rd48;
@%p69 bra BB2_86;

cvt.u64.u32	%rd507, %r18;
add.s64 %rd509, %rd150, %rd507;
ld.shared.u8 %rs69, [%rd509];
mov.u32 %r1332, 1;
setp.ne.s16	%p70, %rs69, 0;
@%p70 bra BB2_87;

BB2_86:
cvt.u64.u32	%rd510, %r18;
add.s64 %rd512, %rd150, %rd510;
ld.shared.u8 %rs70, [%rd512+1];
setp.eq.s16	%p71, %rs70, 0;
selp.u32	%r1332, 1, 0, %p71;

BB2_87:
bfe.u32 %r417, %r16, 4, 1;
setp.ne.s32	%p72, %r1332, %r417;
@%p72 bra BB2_89;

mul.wide.u32 %rd1640, %r18, 8;
cvt.u64.u32	%rd513, %r18;
st.shared.u64 [%rd161], %rd48;
st.shared.u64 [%rd161+8], %rd49;
add.s64 %rd518, %rd149, %rd1640;
ld.shared.u64 %rd519, [%rd518];
ld.shared.u64 %rd520, [%rd518+8];
st.shared.u64 [%rd518], %rd520;
st.shared.u64 [%rd518+8], %rd519;
add.s64 %rd522, %rd150, %rd513;
ld.shared.u8 %rs71, [%rd522];
ld.shared.u8 %rs72, [%rd522+1];
st.shared.u8 [%rd522], %rs72;
st.shared.u8 [%rd522+1], %rs71;

BB2_89:
bar.sync 0;
and.b32 %r420, %r16, 31;
sub.s32 %r59, %r18, %r420;
add.s32 %r422, %r59, 32;
mul.wide.u32 %rd523, %r422, 8;
add.s64 %rd525, %rd148, %rd523;
mul.wide.u32 %rd526, %r59, 8;
add.s64 %rd527, %rd148, %rd526;
ld.shared.u64 %rd50, [%rd525];
ld.shared.u64 %rd51, [%rd527];
setp.le.s64	%p73, %rd51, %rd50;
@%p73 bra BB2_91;

cvt.u64.u32	%rd528, %r59;
add.s64 %rd530, %rd150, %rd528;
ld.shared.u8 %rs73, [%rd530];
mov.u32 %r1333, 1;
setp.ne.s16	%p74, %rs73, 0;
@%p74 bra BB2_92;

BB2_91:
add.s32 %r1288, %r59, 32;
cvt.u64.u32	%rd531, %r1288;
add.s64 %rd533, %rd150, %rd531;
ld.shared.u8 %rs74, [%rd533];
setp.eq.s16	%p75, %rs74, 0;
selp.u32	%r1333, 1, 0, %p75;

BB2_92:
bfe.u32 %r434, %r16, 5, 1;
setp.ne.s32	%p76, %r1333, %r434;
@%p76 bra BB2_94;

mul.wide.u32 %rd1639, %r59, 8;
add.s32 %r1295, %r59, 32;
add.s64 %rd536, %rd149, %rd1639;
add.s64 %rd538, %rd149, %rd523;
cvt.u64.u32	%rd539, %r59;
st.shared.u64 [%rd527], %rd50;
cvt.u64.u32	%rd543, %r1295;
st.shared.u64 [%rd525], %rd51;
ld.shared.u64 %rd546, [%rd536];
ld.shared.u64 %rd547, [%rd538];
st.shared.u64 [%rd536], %rd547;
st.shared.u64 [%rd538], %rd546;
add.s64 %rd549, %rd150, %rd539;
ld.shared.u8 %rs75, [%rd549];
add.s64 %rd550, %rd150, %rd543;
ld.shared.u8 %rs76, [%rd550];
st.shared.u8 [%rd549], %rs76;
st.shared.u8 [%rd550], %rs75;

BB2_94:
bar.sync 0;
ld.shared.u64 %rd52, [%rd400];
ld.shared.u64 %rd53, [%rd402];
setp.le.s64	%p77, %rd53, %rd52;
@%p77 bra BB2_96;

cvt.u64.u32	%rd556, %r47;
add.s64 %rd558, %rd150, %rd556;
ld.shared.u8 %rs77, [%rd558];
mov.u32 %r1334, 1;
setp.ne.s16	%p78, %rs77, 0;
@%p78 bra BB2_97;

BB2_96:
add.s32 %r1289, %r47, 16;
cvt.u64.u32	%rd559, %r1289;
add.s64 %rd561, %rd150, %rd559;
ld.shared.u8 %rs78, [%rd561];
setp.eq.s16	%p79, %rs78, 0;
selp.u32	%r1334, 1, 0, %p79;

BB2_97:
bfe.u32 %r457, %r16, 5, 1;
setp.ne.s32	%p80, %r1334, %r457;
@%p80 bra BB2_99;

add.s32 %r1294, %r47, 16;
mul.wide.u32 %rd1638, %r1294, 8;
mul.wide.u32 %rd1637, %r47, 8;
cvt.u64.u32	%rd562, %r47;
st.shared.u64 [%rd402], %rd52;
cvt.u64.u32	%rd566, %r1294;
st.shared.u64 [%rd400], %rd53;
add.s64 %rd570, %rd149, %rd1637;
ld.shared.u64 %rd571, [%rd570];
add.s64 %rd572, %rd149, %rd1638;
ld.shared.u64 %rd573, [%rd572];
st.shared.u64 [%rd570], %rd573;
st.shared.u64 [%rd572], %rd571;
add.s64 %rd575, %rd150, %rd562;
ld.shared.u8 %rs79, [%rd575];
add.s64 %rd576, %rd150, %rd566;
ld.shared.u8 %rs80, [%rd576];
st.shared.u8 [%rd575], %rs80;
st.shared.u8 [%rd576], %rs79;

BB2_99:
bar.sync 0;
ld.shared.u64 %rd54, [%rd301];
ld.shared.u64 %rd55, [%rd303];
setp.le.s64	%p81, %rd55, %rd54;
@%p81 bra BB2_101;

cvt.u64.u32	%rd582, %r37;
add.s64 %rd584, %rd150, %rd582;
ld.shared.u8 %rs81, [%rd584];
mov.u32 %r1335, 1;
setp.ne.s16	%p82, %rs81, 0;
@%p82 bra BB2_102;

BB2_101:
add.s32 %r1298, %r37, 8;
cvt.u64.u32	%rd585, %r1298;
add.s64 %rd587, %rd150, %rd585;
ld.shared.u8 %rs82, [%rd587];
setp.eq.s16	%p83, %rs82, 0;
selp.u32	%r1335, 1, 0, %p83;

BB2_102:
bfe.u32 %r479, %r16, 5, 1;
setp.ne.s32	%p84, %r1335, %r479;
@%p84 bra BB2_104;

add.s32 %r1293, %r37, 8;
mul.wide.u32 %rd1636, %r1293, 8;
mul.wide.u32 %rd1635, %r37, 8;
cvt.u64.u32	%rd588, %r37;
st.shared.u64 [%rd303], %rd54;
cvt.u64.u32	%rd592, %r1293;
st.shared.u64 [%rd301], %rd55;
add.s64 %rd596, %rd149, %rd1635;
ld.shared.u64 %rd597, [%rd596];
add.s64 %rd598, %rd149, %rd1636;
ld.shared.u64 %rd599, [%rd598];
st.shared.u64 [%rd596], %rd599;
st.shared.u64 [%rd598], %rd597;
add.s64 %rd601, %rd150, %rd588;
ld.shared.u8 %rs83, [%rd601];
add.s64 %rd602, %rd150, %rd592;
ld.shared.u8 %rs84, [%rd602];
st.shared.u8 [%rd601], %rs84;
st.shared.u8 [%rd602], %rs83;

BB2_104:
bar.sync 0;
ld.shared.u64 %rd56, [%rd228];
ld.shared.u64 %rd57, [%rd230];
setp.le.s64	%p85, %rd57, %rd56;
@%p85 bra BB2_106;

cvt.u64.u32	%rd608, %r29;
add.s64 %rd610, %rd150, %rd608;
ld.shared.u8 %rs85, [%rd610];
mov.u32 %r1336, 1;
setp.ne.s16	%p86, %rs85, 0;
@%p86 bra BB2_107;

BB2_106:
add.s32 %r1290, %r29, 4;
cvt.u64.u32	%rd611, %r1290;
add.s64 %rd613, %rd150, %rd611;
ld.shared.u8 %rs86, [%rd613];
setp.eq.s16	%p87, %rs86, 0;
selp.u32	%r1336, 1, 0, %p87;

BB2_107:
bfe.u32 %r501, %r16, 5, 1;
setp.ne.s32	%p88, %r1336, %r501;
@%p88 bra BB2_109;

mul.wide.u32 %rd1634, %r29, 8;
add.s32 %r1292, %r29, 4;
cvt.u64.u32	%rd614, %r29;
st.shared.u64 [%rd230], %rd56;
cvt.u64.u32	%rd618, %r1292;
st.shared.u64 [%rd228], %rd57;
add.s64 %rd622, %rd149, %rd1634;
ld.shared.u64 %rd623, [%rd622];
add.s64 %rd624, %rd149, %rd226;
ld.shared.u64 %rd625, [%rd624];
st.shared.u64 [%rd622], %rd625;
st.shared.u64 [%rd624], %rd623;
add.s64 %rd627, %rd150, %rd614;
ld.shared.u8 %rs87, [%rd627];
add.s64 %rd628, %rd150, %rd618;
ld.shared.u8 %rs88, [%rd628];
st.shared.u8 [%rd627], %rs88;
st.shared.u8 [%rd628], %rs87;

BB2_109:
bar.sync 0;
ld.shared.u64 %rd58, [%rd181];
ld.shared.u64 %rd59, [%rd183];
setp.le.s64	%p89, %rd59, %rd58;
@%p89 bra BB2_111;

cvt.u64.u32	%rd634, %r23;
add.s64 %rd636, %rd150, %rd634;
ld.shared.u8 %rs89, [%rd636];
mov.u32 %r1337, 1;
setp.ne.s16	%p90, %rs89, 0;
@%p90 bra BB2_112;

BB2_111:
add.s32 %r1296, %r23, 2;
cvt.u64.u32	%rd637, %r1296;
add.s64 %rd639, %rd150, %rd637;
ld.shared.u8 %rs90, [%rd639];
setp.eq.s16	%p91, %rs90, 0;
selp.u32	%r1337, 1, 0, %p91;

BB2_112:
bfe.u32 %r523, %r16, 5, 1;
setp.ne.s32	%p92, %r1337, %r523;
@%p92 bra BB2_114;

add.s32 %r1291, %r23, 2;
mul.wide.u32 %rd1633, %r1291, 8;
mul.wide.u32 %rd1632, %r23, 8;
cvt.u64.u32	%rd640, %r23;
st.shared.u64 [%rd183], %rd58;
cvt.u64.u32	%rd644, %r1291;
st.shared.u64 [%rd181], %rd59;
add.s64 %rd648, %rd149, %rd1632;
ld.shared.u64 %rd649, [%rd648];
add.s64 %rd650, %rd149, %rd1633;
ld.shared.u64 %rd651, [%rd650];
st.shared.u64 [%rd648], %rd651;
st.shared.u64 [%rd650], %rd649;
add.s64 %rd653, %rd150, %rd640;
ld.shared.u8 %rs91, [%rd653];
add.s64 %rd654, %rd150, %rd644;
ld.shared.u8 %rs92, [%rd654];
st.shared.u8 [%rd653], %rs92;
st.shared.u8 [%rd654], %rs91;

BB2_114:
bar.sync 0;
ld.shared.u64 %rd60, [%rd161+8];
ld.shared.u64 %rd61, [%rd161];
setp.le.s64	%p93, %rd61, %rd60;
@%p93 bra BB2_116;

cvt.u64.u32	%rd658, %r18;
add.s64 %rd660, %rd150, %rd658;
ld.shared.u8 %rs93, [%rd660];
mov.u32 %r1338, 1;
setp.ne.s16	%p94, %rs93, 0;
@%p94 bra BB2_117;

BB2_116:
cvt.u64.u32	%rd661, %r18;
add.s64 %rd663, %rd150, %rd661;
ld.shared.u8 %rs94, [%rd663+1];
setp.eq.s16	%p95, %rs94, 0;
selp.u32	%r1338, 1, 0, %p95;

BB2_117:
bfe.u32 %r537, %r16, 5, 1;
setp.ne.s32	%p96, %r1338, %r537;
@%p96 bra BB2_119;

mul.wide.u32 %rd1631, %r18, 8;
cvt.u64.u32	%rd664, %r18;
st.shared.u64 [%rd161], %rd60;
st.shared.u64 [%rd161+8], %rd61;
add.s64 %rd669, %rd149, %rd1631;
ld.shared.u64 %rd670, [%rd669];
ld.shared.u64 %rd671, [%rd669+8];
st.shared.u64 [%rd669], %rd671;
st.shared.u64 [%rd669+8], %rd670;
add.s64 %rd673, %rd150, %rd664;
ld.shared.u8 %rs95, [%rd673];
ld.shared.u8 %rs96, [%rd673+1];
st.shared.u8 [%rd673], %rs96;
st.shared.u8 [%rd673+1], %rs95;

BB2_119:
bar.sync 0;
mov.u64 %rd1630, _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r540, %r16, 63;
sub.s32 %r73, %r18, %r540;
add.s32 %r542, %r73, 64;
mul.wide.u32 %rd674, %r542, 8;
add.s64 %rd676, %rd1630, %rd674;
mul.wide.u32 %rd677, %r73, 8;
add.s64 %rd678, %rd1630, %rd677;
ld.shared.u64 %rd62, [%rd676];
ld.shared.u64 %rd63, [%rd678];
setp.le.s64	%p97, %rd63, %rd62;
@%p97 bra BB2_121;

cvt.u64.u32	%rd679, %r73;
add.s64 %rd681, %rd150, %rd679;
ld.shared.u8 %rs97, [%rd681];
mov.u32 %r1339, 1;
setp.ne.s16	%p98, %rs97, 0;
@%p98 bra BB2_122;

BB2_121:
add.s32 %r1304, %r73, 64;
cvt.u64.u32	%rd682, %r1304;
add.s64 %rd684, %rd150, %rd682;
ld.shared.u8 %rs98, [%rd684];
setp.eq.s16	%p99, %rs98, 0;
selp.u32	%r1339, 1, 0, %p99;

BB2_122:
bfe.u32 %r554, %r16, 6, 1;
setp.ne.s32	%p100, %r1339, %r554;
@%p100 bra BB2_124;

add.s32 %r1305, %r73, 64;
mul.wide.u32 %rd1652, %r1305, 8;
mul.wide.u32 %rd1626, %r73, 8;
add.s64 %rd687, %rd149, %rd1626;
add.s64 %rd689, %rd149, %rd1652;
cvt.u64.u32	%rd690, %r73;
st.shared.u64 [%rd678], %rd62;
cvt.u64.u32	%rd694, %r1305;
st.shared.u64 [%rd676], %rd63;
ld.shared.u64 %rd697, [%rd687];
ld.shared.u64 %rd698, [%rd689];
st.shared.u64 [%rd687], %rd698;
st.shared.u64 [%rd689], %rd697;
add.s64 %rd700, %rd150, %rd690;
ld.shared.u8 %rs99, [%rd700];
add.s64 %rd701, %rd150, %rd694;
ld.shared.u8 %rs100, [%rd701];
st.shared.u8 [%rd700], %rs100;
st.shared.u8 [%rd701], %rs99;

BB2_124:
bar.sync 0;
ld.shared.u64 %rd64, [%rd525];
ld.shared.u64 %rd65, [%rd527];
setp.le.s64	%p101, %rd65, %rd64;
@%p101 bra BB2_126;

cvt.u64.u32	%rd707, %r59;
add.s64 %rd709, %rd150, %rd707;
ld.shared.u8 %rs101, [%rd709];
mov.u32 %r1340, 1;
setp.ne.s16	%p102, %rs101, 0;
@%p102 bra BB2_127;

BB2_126:
add.s32 %r1274, %r59, 32;
cvt.u64.u32	%rd710, %r1274;
add.s64 %rd712, %rd150, %rd710;
ld.shared.u8 %rs102, [%rd712];
setp.eq.s16	%p103, %rs102, 0;
selp.u32	%r1340, 1, 0, %p103;

BB2_127:
bfe.u32 %r577, %r16, 6, 1;
setp.ne.s32	%p104, %r1340, %r577;
@%p104 bra BB2_129;

add.s32 %r1300, %r59, 32;
mul.wide.u32 %rd1647, %r1300, 8;
mul.wide.u32 %rd1625, %r59, 8;
add.s32 %r1281, %r59, 32;
cvt.u64.u32	%rd713, %r59;
st.shared.u64 [%rd527], %rd64;
cvt.u64.u32	%rd717, %r1281;
st.shared.u64 [%rd525], %rd65;
add.s64 %rd721, %rd149, %rd1625;
ld.shared.u64 %rd722, [%rd721];
add.s64 %rd723, %rd149, %rd1647;
ld.shared.u64 %rd724, [%rd723];
st.shared.u64 [%rd721], %rd724;
st.shared.u64 [%rd723], %rd722;
add.s64 %rd726, %rd150, %rd713;
ld.shared.u8 %rs103, [%rd726];
add.s64 %rd727, %rd150, %rd717;
ld.shared.u8 %rs104, [%rd727];
st.shared.u8 [%rd726], %rs104;
st.shared.u8 [%rd727], %rs103;

BB2_129:
bar.sync 0;
ld.shared.u64 %rd66, [%rd400];
ld.shared.u64 %rd67, [%rd402];
setp.le.s64	%p105, %rd67, %rd66;
@%p105 bra BB2_131;

cvt.u64.u32	%rd733, %r47;
add.s64 %rd735, %rd150, %rd733;
ld.shared.u8 %rs105, [%rd735];
mov.u32 %r1341, 1;
setp.ne.s16	%p106, %rs105, 0;
@%p106 bra BB2_132;

BB2_131:
add.s32 %r1275, %r47, 16;
cvt.u64.u32	%rd736, %r1275;
add.s64 %rd738, %rd150, %rd736;
ld.shared.u8 %rs106, [%rd738];
setp.eq.s16	%p107, %rs106, 0;
selp.u32	%r1341, 1, 0, %p107;

BB2_132:
bfe.u32 %r599, %r16, 6, 1;
setp.ne.s32	%p108, %r1341, %r599;
@%p108 bra BB2_134;

add.s32 %r1280, %r47, 16;
mul.wide.u32 %rd1624, %r1280, 8;
mul.wide.u32 %rd1623, %r47, 8;
cvt.u64.u32	%rd739, %r47;
st.shared.u64 [%rd402], %rd66;
cvt.u64.u32	%rd743, %r1280;
st.shared.u64 [%rd400], %rd67;
add.s64 %rd747, %rd149, %rd1623;
ld.shared.u64 %rd748, [%rd747];
add.s64 %rd749, %rd149, %rd1624;
ld.shared.u64 %rd750, [%rd749];
st.shared.u64 [%rd747], %rd750;
st.shared.u64 [%rd749], %rd748;
add.s64 %rd752, %rd150, %rd739;
ld.shared.u8 %rs107, [%rd752];
add.s64 %rd753, %rd150, %rd743;
ld.shared.u8 %rs108, [%rd753];
st.shared.u8 [%rd752], %rs108;
st.shared.u8 [%rd753], %rs107;

BB2_134:
bar.sync 0;
ld.shared.u64 %rd68, [%rd301];
ld.shared.u64 %rd69, [%rd303];
setp.le.s64	%p109, %rd69, %rd68;
@%p109 bra BB2_136;

cvt.u64.u32	%rd759, %r37;
add.s64 %rd761, %rd150, %rd759;
ld.shared.u8 %rs109, [%rd761];
mov.u32 %r1342, 1;
setp.ne.s16	%p110, %rs109, 0;
@%p110 bra BB2_137;

BB2_136:
add.s32 %r1299, %r37, 8;
cvt.u64.u32	%rd762, %r1299;
add.s64 %rd764, %rd150, %rd762;
ld.shared.u8 %rs110, [%rd764];
setp.eq.s16	%p111, %rs110, 0;
selp.u32	%r1342, 1, 0, %p111;

BB2_137:
bfe.u32 %r621, %r16, 6, 1;
setp.ne.s32	%p112, %r1342, %r621;
@%p112 bra BB2_139;

add.s32 %r1279, %r37, 8;
mul.wide.u32 %rd1622, %r1279, 8;
mul.wide.u32 %rd1621, %r37, 8;
cvt.u64.u32	%rd765, %r37;
st.shared.u64 [%rd303], %rd68;
cvt.u64.u32	%rd769, %r1279;
st.shared.u64 [%rd301], %rd69;
add.s64 %rd773, %rd149, %rd1621;
ld.shared.u64 %rd774, [%rd773];
add.s64 %rd775, %rd149, %rd1622;
ld.shared.u64 %rd776, [%rd775];
st.shared.u64 [%rd773], %rd776;
st.shared.u64 [%rd775], %rd774;
add.s64 %rd778, %rd150, %rd765;
ld.shared.u8 %rs111, [%rd778];
add.s64 %rd779, %rd150, %rd769;
ld.shared.u8 %rs112, [%rd779];
st.shared.u8 [%rd778], %rs112;
st.shared.u8 [%rd779], %rs111;

BB2_139:
bar.sync 0;
ld.shared.u64 %rd70, [%rd228];
ld.shared.u64 %rd71, [%rd230];
setp.le.s64	%p113, %rd71, %rd70;
@%p113 bra BB2_141;

cvt.u64.u32	%rd785, %r29;
add.s64 %rd787, %rd150, %rd785;
ld.shared.u8 %rs113, [%rd787];
mov.u32 %r1343, 1;
setp.ne.s16	%p114, %rs113, 0;
@%p114 bra BB2_142;

BB2_141:
add.s32 %r1276, %r29, 4;
cvt.u64.u32	%rd788, %r1276;
add.s64 %rd790, %rd150, %rd788;
ld.shared.u8 %rs114, [%rd790];
setp.eq.s16	%p115, %rs114, 0;
selp.u32	%r1343, 1, 0, %p115;

BB2_142:
bfe.u32 %r643, %r16, 6, 1;
setp.ne.s32	%p116, %r1343, %r643;
@%p116 bra BB2_144;

add.s32 %r1301, %r29, 4;
mul.wide.u32 %rd1648, %r1301, 8;
mul.wide.u32 %rd1620, %r29, 8;
add.s32 %r1278, %r29, 4;
cvt.u64.u32	%rd791, %r29;
st.shared.u64 [%rd230], %rd70;
cvt.u64.u32	%rd795, %r1278;
st.shared.u64 [%rd228], %rd71;
add.s64 %rd799, %rd149, %rd1620;
ld.shared.u64 %rd800, [%rd799];
add.s64 %rd801, %rd149, %rd1648;
ld.shared.u64 %rd802, [%rd801];
st.shared.u64 [%rd799], %rd802;
st.shared.u64 [%rd801], %rd800;
add.s64 %rd804, %rd150, %rd791;
ld.shared.u8 %rs115, [%rd804];
add.s64 %rd805, %rd150, %rd795;
ld.shared.u8 %rs116, [%rd805];
st.shared.u8 [%rd804], %rs116;
st.shared.u8 [%rd805], %rs115;

BB2_144:
bar.sync 0;
ld.shared.u64 %rd72, [%rd181];
ld.shared.u64 %rd73, [%rd183];
setp.le.s64	%p117, %rd73, %rd72;
@%p117 bra BB2_146;

cvt.u64.u32	%rd811, %r23;
add.s64 %rd813, %rd150, %rd811;
ld.shared.u8 %rs117, [%rd813];
mov.u32 %r1344, 1;
setp.ne.s16	%p118, %rs117, 0;
@%p118 bra BB2_147;

BB2_146:
add.s32 %r1297, %r23, 2;
cvt.u64.u32	%rd814, %r1297;
add.s64 %rd816, %rd150, %rd814;
ld.shared.u8 %rs118, [%rd816];
setp.eq.s16	%p119, %rs118, 0;
selp.u32	%r1344, 1, 0, %p119;

BB2_147:
bfe.u32 %r665, %r16, 6, 1;
setp.ne.s32	%p120, %r1344, %r665;
@%p120 bra BB2_149;

add.s32 %r1277, %r23, 2;
mul.wide.u32 %rd1619, %r1277, 8;
mul.wide.u32 %rd1618, %r23, 8;
cvt.u64.u32	%rd817, %r23;
st.shared.u64 [%rd183], %rd72;
cvt.u64.u32	%rd821, %r1277;
st.shared.u64 [%rd181], %rd73;
add.s64 %rd825, %rd149, %rd1618;
ld.shared.u64 %rd826, [%rd825];
add.s64 %rd827, %rd149, %rd1619;
ld.shared.u64 %rd828, [%rd827];
st.shared.u64 [%rd825], %rd828;
st.shared.u64 [%rd827], %rd826;
add.s64 %rd830, %rd150, %rd817;
ld.shared.u8 %rs119, [%rd830];
add.s64 %rd831, %rd150, %rd821;
ld.shared.u8 %rs120, [%rd831];
st.shared.u8 [%rd830], %rs120;
st.shared.u8 [%rd831], %rs119;

BB2_149:
bar.sync 0;
ld.shared.u64 %rd74, [%rd161+8];
ld.shared.u64 %rd75, [%rd161];
setp.le.s64	%p121, %rd75, %rd74;
@%p121 bra BB2_151;

cvt.u64.u32	%rd835, %r18;
add.s64 %rd837, %rd150, %rd835;
ld.shared.u8 %rs121, [%rd837];
mov.u32 %r1345, 1;
setp.ne.s16	%p122, %rs121, 0;
@%p122 bra BB2_152;

BB2_151:
cvt.u64.u32	%rd838, %r18;
add.s64 %rd840, %rd150, %rd838;
ld.shared.u8 %rs122, [%rd840+1];
setp.eq.s16	%p123, %rs122, 0;
selp.u32	%r1345, 1, 0, %p123;

BB2_152:
bfe.u32 %r679, %r16, 6, 1;
setp.ne.s32	%p124, %r1345, %r679;
@%p124 bra BB2_154;

mul.wide.u32 %rd1617, %r18, 8;
cvt.u64.u32	%rd841, %r18;
st.shared.u64 [%rd161], %rd74;
st.shared.u64 [%rd161+8], %rd75;
add.s64 %rd846, %rd149, %rd1617;
ld.shared.u64 %rd847, [%rd846];
ld.shared.u64 %rd848, [%rd846+8];
st.shared.u64 [%rd846], %rd848;
st.shared.u64 [%rd846+8], %rd847;
add.s64 %rd850, %rd150, %rd841;
ld.shared.u8 %rs123, [%rd850];
ld.shared.u8 %rs124, [%rd850+1];
st.shared.u8 [%rd850], %rs124;
st.shared.u8 [%rd850+1], %rs123;

BB2_154:
bar.sync 0;
mov.u64 %rd1616, _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r682, %r16, 127;
sub.s32 %r89, %r18, %r682;
add.s32 %r684, %r89, 128;
mul.wide.u32 %rd851, %r684, 8;
add.s64 %rd853, %rd1616, %rd851;
mul.wide.u32 %rd854, %r89, 8;
add.s64 %rd855, %rd1616, %rd854;
ld.shared.u64 %rd76, [%rd853];
ld.shared.u64 %rd77, [%rd855];
setp.le.s64	%p125, %rd77, %rd76;
@%p125 bra BB2_156;

cvt.u64.u32	%rd856, %r89;
add.s64 %rd858, %rd150, %rd856;
ld.shared.u8 %rs125, [%rd858];
mov.u32 %r1346, 1;
setp.ne.s16	%p126, %rs125, 0;
@%p126 bra BB2_157;

BB2_156:
add.s32 %r1287, %r89, 128;
cvt.u64.u32	%rd859, %r1287;
add.s64 %rd861, %rd150, %rd859;
ld.shared.u8 %rs126, [%rd861];
setp.eq.s16	%p127, %rs126, 0;
selp.u32	%r1346, 1, 0, %p127;

BB2_157:
bfe.u32 %r696, %r16, 7, 1;
setp.ne.s32	%p128, %r1346, %r696;
@%p128 bra BB2_159;

add.s32 %r1286, %r89, 128;
mul.wide.u32 %rd1629, %r1286, 8;
mul.wide.u32 %rd1615, %r89, 8;
add.s64 %rd864, %rd149, %rd1615;
add.s64 %rd866, %rd149, %rd1629;
cvt.u64.u32	%rd867, %r89;
st.shared.u64 [%rd855], %rd76;
cvt.u64.u32	%rd871, %r1286;
st.shared.u64 [%rd853], %rd77;
ld.shared.u64 %rd874, [%rd864];
ld.shared.u64 %rd875, [%rd866];
st.shared.u64 [%rd864], %rd875;
st.shared.u64 [%rd866], %rd874;
add.s64 %rd877, %rd150, %rd867;
ld.shared.u8 %rs127, [%rd877];
add.s64 %rd878, %rd150, %rd871;
ld.shared.u8 %rs128, [%rd878];
st.shared.u8 [%rd877], %rs128;
st.shared.u8 [%rd878], %rs127;

BB2_159:
bar.sync 0;
ld.shared.u64 %rd78, [%rd676];
ld.shared.u64 %rd79, [%rd678];
setp.le.s64	%p129, %rd79, %rd78;
@%p129 bra BB2_161;

cvt.u64.u32	%rd884, %r73;
add.s64 %rd886, %rd150, %rd884;
ld.shared.u8 %rs129, [%rd886];
mov.u32 %r1347, 1;
setp.ne.s16	%p130, %rs129, 0;
@%p130 bra BB2_162;

BB2_161:
add.s32 %r1282, %r73, 64;
cvt.u64.u32	%rd887, %r1282;
add.s64 %rd889, %rd150, %rd887;
ld.shared.u8 %rs130, [%rd889];
setp.eq.s16	%p131, %rs130, 0;
selp.u32	%r1347, 1, 0, %p131;

BB2_162:
bfe.u32 %r719, %r16, 7, 1;
setp.ne.s32	%p132, %r1347, %r719;
@%p132 bra BB2_164;

add.s32 %r1285, %r73, 64;
mul.wide.u32 %rd1628, %r1285, 8;
mul.wide.u32 %rd1614, %r73, 8;
cvt.u64.u32	%rd890, %r73;
st.shared.u64 [%rd678], %rd78;
cvt.u64.u32	%rd894, %r1285;
st.shared.u64 [%rd676], %rd79;
add.s64 %rd898, %rd149, %rd1614;
ld.shared.u64 %rd899, [%rd898];
add.s64 %rd900, %rd149, %rd1628;
ld.shared.u64 %rd901, [%rd900];
st.shared.u64 [%rd898], %rd901;
st.shared.u64 [%rd900], %rd899;
add.s64 %rd903, %rd150, %rd890;
ld.shared.u8 %rs131, [%rd903];
add.s64 %rd904, %rd150, %rd894;
ld.shared.u8 %rs132, [%rd904];
st.shared.u8 [%rd903], %rs132;
st.shared.u8 [%rd904], %rs131;

BB2_164:
bar.sync 0;
ld.shared.u64 %rd80, [%rd525];
ld.shared.u64 %rd81, [%rd527];
setp.le.s64	%p133, %rd81, %rd80;
@%p133 bra BB2_166;

cvt.u64.u32	%rd910, %r59;
add.s64 %rd912, %rd150, %rd910;
ld.shared.u8 %rs133, [%rd912];
mov.u32 %r1348, 1;
setp.ne.s16	%p134, %rs133, 0;
@%p134 bra BB2_167;

BB2_166:
add.s32 %r1265, %r59, 32;
cvt.u64.u32	%rd913, %r1265;
add.s64 %rd915, %rd150, %rd913;
ld.shared.u8 %rs134, [%rd915];
setp.eq.s16	%p135, %rs134, 0;
selp.u32	%r1348, 1, 0, %p135;

BB2_167:
bfe.u32 %r741, %r16, 7, 1;
setp.ne.s32	%p136, %r1348, %r741;
@%p136 bra BB2_169;

add.s32 %r1273, %r59, 32;
mul.wide.u32 %rd1613, %r1273, 8;
mul.wide.u32 %rd1612, %r59, 8;
cvt.u64.u32	%rd916, %r59;
st.shared.u64 [%rd527], %rd80;
cvt.u64.u32	%rd920, %r1273;
st.shared.u64 [%rd525], %rd81;
add.s64 %rd924, %rd149, %rd1612;
ld.shared.u64 %rd925, [%rd924];
add.s64 %rd926, %rd149, %rd1613;
ld.shared.u64 %rd927, [%rd926];
st.shared.u64 [%rd924], %rd927;
st.shared.u64 [%rd926], %rd925;
add.s64 %rd929, %rd150, %rd916;
ld.shared.u8 %rs135, [%rd929];
add.s64 %rd930, %rd150, %rd920;
ld.shared.u8 %rs136, [%rd930];
st.shared.u8 [%rd929], %rs136;
st.shared.u8 [%rd930], %rs135;

BB2_169:
bar.sync 0;
ld.shared.u64 %rd82, [%rd400];
ld.shared.u64 %rd83, [%rd402];
setp.le.s64	%p137, %rd83, %rd82;
@%p137 bra BB2_171;

cvt.u64.u32	%rd936, %r47;
add.s64 %rd938, %rd150, %rd936;
ld.shared.u8 %rs137, [%rd938];
mov.u32 %r1349, 1;
setp.ne.s16	%p138, %rs137, 0;
@%p138 bra BB2_172;

BB2_171:
add.s32 %r1266, %r47, 16;
cvt.u64.u32	%rd939, %r1266;
add.s64 %rd941, %rd150, %rd939;
ld.shared.u8 %rs138, [%rd941];
setp.eq.s16	%p139, %rs138, 0;
selp.u32	%r1349, 1, 0, %p139;

BB2_172:
bfe.u32 %r763, %r16, 7, 1;
setp.ne.s32	%p140, %r1349, %r763;
@%p140 bra BB2_174;

add.s32 %r1272, %r47, 16;
mul.wide.u32 %rd1611, %r1272, 8;
mul.wide.u32 %rd1610, %r47, 8;
cvt.u64.u32	%rd942, %r47;
st.shared.u64 [%rd402], %rd82;
cvt.u64.u32	%rd946, %r1272;
st.shared.u64 [%rd400], %rd83;
add.s64 %rd950, %rd149, %rd1610;
ld.shared.u64 %rd951, [%rd950];
add.s64 %rd952, %rd149, %rd1611;
ld.shared.u64 %rd953, [%rd952];
st.shared.u64 [%rd950], %rd953;
st.shared.u64 [%rd952], %rd951;
add.s64 %rd955, %rd150, %rd942;
ld.shared.u8 %rs139, [%rd955];
add.s64 %rd956, %rd150, %rd946;
ld.shared.u8 %rs140, [%rd956];
st.shared.u8 [%rd955], %rs140;
st.shared.u8 [%rd956], %rs139;

BB2_174:
bar.sync 0;
ld.shared.u64 %rd84, [%rd301];
ld.shared.u64 %rd85, [%rd303];
setp.le.s64	%p141, %rd85, %rd84;
@%p141 bra BB2_176;

cvt.u64.u32	%rd962, %r37;
add.s64 %rd964, %rd150, %rd962;
ld.shared.u8 %rs141, [%rd964];
mov.u32 %r1350, 1;
setp.ne.s16	%p142, %rs141, 0;
@%p142 bra BB2_177;

BB2_176:
add.s32 %r1267, %r37, 8;
cvt.u64.u32	%rd965, %r1267;
add.s64 %rd967, %rd150, %rd965;
ld.shared.u8 %rs142, [%rd967];
setp.eq.s16	%p143, %rs142, 0;
selp.u32	%r1350, 1, 0, %p143;

BB2_177:
bfe.u32 %r785, %r16, 7, 1;
setp.ne.s32	%p144, %r1350, %r785;
@%p144 bra BB2_179;

add.s32 %r1271, %r37, 8;
mul.wide.u32 %rd1609, %r1271, 8;
mul.wide.u32 %rd1608, %r37, 8;
cvt.u64.u32	%rd968, %r37;
st.shared.u64 [%rd303], %rd84;
cvt.u64.u32	%rd972, %r1271;
st.shared.u64 [%rd301], %rd85;
add.s64 %rd976, %rd149, %rd1608;
ld.shared.u64 %rd977, [%rd976];
add.s64 %rd978, %rd149, %rd1609;
ld.shared.u64 %rd979, [%rd978];
st.shared.u64 [%rd976], %rd979;
st.shared.u64 [%rd978], %rd977;
add.s64 %rd981, %rd150, %rd968;
ld.shared.u8 %rs143, [%rd981];
add.s64 %rd982, %rd150, %rd972;
ld.shared.u8 %rs144, [%rd982];
st.shared.u8 [%rd981], %rs144;
st.shared.u8 [%rd982], %rs143;

BB2_179:
bar.sync 0;
ld.shared.u64 %rd86, [%rd228];
ld.shared.u64 %rd87, [%rd230];
setp.le.s64	%p145, %rd87, %rd86;
@%p145 bra BB2_181;

cvt.u64.u32	%rd988, %r29;
add.s64 %rd990, %rd150, %rd988;
ld.shared.u8 %rs145, [%rd990];
mov.u32 %r1351, 1;
setp.ne.s16	%p146, %rs145, 0;
@%p146 bra BB2_182;

BB2_181:
add.s32 %r1268, %r29, 4;
cvt.u64.u32	%rd991, %r1268;
add.s64 %rd993, %rd150, %rd991;
ld.shared.u8 %rs146, [%rd993];
setp.eq.s16	%p147, %rs146, 0;
selp.u32	%r1351, 1, 0, %p147;

BB2_182:
bfe.u32 %r807, %r16, 7, 1;
setp.ne.s32	%p148, %r1351, %r807;
@%p148 bra BB2_184;

add.s32 %r1284, %r29, 4;
mul.wide.u32 %rd1627, %r1284, 8;
mul.wide.u32 %rd1607, %r29, 8;
add.s32 %r1270, %r29, 4;
cvt.u64.u32	%rd994, %r29;
st.shared.u64 [%rd230], %rd86;
cvt.u64.u32	%rd998, %r1270;
st.shared.u64 [%rd228], %rd87;
add.s64 %rd1002, %rd149, %rd1607;
ld.shared.u64 %rd1003, [%rd1002];
add.s64 %rd1004, %rd149, %rd1627;
ld.shared.u64 %rd1005, [%rd1004];
st.shared.u64 [%rd1002], %rd1005;
st.shared.u64 [%rd1004], %rd1003;
add.s64 %rd1007, %rd150, %rd994;
ld.shared.u8 %rs147, [%rd1007];
add.s64 %rd1008, %rd150, %rd998;
ld.shared.u8 %rs148, [%rd1008];
st.shared.u8 [%rd1007], %rs148;
st.shared.u8 [%rd1008], %rs147;

BB2_184:
bar.sync 0;
ld.shared.u64 %rd88, [%rd181];
ld.shared.u64 %rd89, [%rd183];
setp.le.s64	%p149, %rd89, %rd88;
@%p149 bra BB2_186;

cvt.u64.u32	%rd1014, %r23;
add.s64 %rd1016, %rd150, %rd1014;
ld.shared.u8 %rs149, [%rd1016];
mov.u32 %r1352, 1;
setp.ne.s16	%p150, %rs149, 0;
@%p150 bra BB2_187;

BB2_186:
add.s32 %r1283, %r23, 2;
cvt.u64.u32	%rd1017, %r1283;
add.s64 %rd1019, %rd150, %rd1017;
ld.shared.u8 %rs150, [%rd1019];
setp.eq.s16	%p151, %rs150, 0;
selp.u32	%r1352, 1, 0, %p151;

BB2_187:
bfe.u32 %r829, %r16, 7, 1;
setp.ne.s32	%p152, %r1352, %r829;
@%p152 bra BB2_189;

add.s32 %r1269, %r23, 2;
mul.wide.u32 %rd1606, %r1269, 8;
mul.wide.u32 %rd1605, %r23, 8;
cvt.u64.u32	%rd1020, %r23;
st.shared.u64 [%rd183], %rd88;
cvt.u64.u32	%rd1024, %r1269;
st.shared.u64 [%rd181], %rd89;
add.s64 %rd1028, %rd149, %rd1605;
ld.shared.u64 %rd1029, [%rd1028];
add.s64 %rd1030, %rd149, %rd1606;
ld.shared.u64 %rd1031, [%rd1030];
st.shared.u64 [%rd1028], %rd1031;
st.shared.u64 [%rd1030], %rd1029;
add.s64 %rd1033, %rd150, %rd1020;
ld.shared.u8 %rs151, [%rd1033];
add.s64 %rd1034, %rd150, %rd1024;
ld.shared.u8 %rs152, [%rd1034];
st.shared.u8 [%rd1033], %rs152;
st.shared.u8 [%rd1034], %rs151;

BB2_189:
bar.sync 0;
ld.shared.u64 %rd90, [%rd161+8];
ld.shared.u64 %rd91, [%rd161];
setp.le.s64	%p153, %rd91, %rd90;
@%p153 bra BB2_191;

cvt.u64.u32	%rd1038, %r18;
add.s64 %rd1040, %rd150, %rd1038;
ld.shared.u8 %rs153, [%rd1040];
mov.u32 %r1353, 1;
setp.ne.s16	%p154, %rs153, 0;
@%p154 bra BB2_192;

BB2_191:
cvt.u64.u32	%rd1041, %r18;
add.s64 %rd1043, %rd150, %rd1041;
ld.shared.u8 %rs154, [%rd1043+1];
setp.eq.s16	%p155, %rs154, 0;
selp.u32	%r1353, 1, 0, %p155;

BB2_192:
bfe.u32 %r843, %r16, 7, 1;
setp.ne.s32	%p156, %r1353, %r843;
@%p156 bra BB2_194;

mul.wide.u32 %rd1604, %r18, 8;
cvt.u64.u32	%rd1044, %r18;
st.shared.u64 [%rd161], %rd90;
st.shared.u64 [%rd161+8], %rd91;
add.s64 %rd1049, %rd149, %rd1604;
ld.shared.u64 %rd1050, [%rd1049];
ld.shared.u64 %rd1051, [%rd1049+8];
st.shared.u64 [%rd1049], %rd1051;
st.shared.u64 [%rd1049+8], %rd1050;
add.s64 %rd1053, %rd150, %rd1044;
ld.shared.u8 %rs155, [%rd1053];
ld.shared.u8 %rs156, [%rd1053+1];
st.shared.u8 [%rd1053], %rs156;
st.shared.u8 [%rd1053+1], %rs155;

BB2_194:
bar.sync 0;
mov.u64 %rd1603, _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r846, %r16, 255;
sub.s32 %r107, %r18, %r846;
add.s32 %r848, %r107, 256;
mul.wide.u32 %rd1054, %r848, 8;
add.s64 %rd1056, %rd1603, %rd1054;
mul.wide.u32 %rd1057, %r107, 8;
add.s64 %rd1058, %rd1603, %rd1057;
ld.shared.u64 %rd92, [%rd1056];
ld.shared.u64 %rd93, [%rd1058];
setp.le.s64	%p157, %rd93, %rd92;
@%p157 bra BB2_196;

cvt.u64.u32	%rd1059, %r107;
add.s64 %rd1061, %rd150, %rd1059;
ld.shared.u8 %rs157, [%rd1061];
mov.u32 %r1354, 1;
setp.ne.s16	%p158, %rs157, 0;
@%p158 bra BB2_197;

BB2_196:
add.s32 %r1302, %r107, 256;
cvt.u64.u32	%rd1062, %r1302;
add.s64 %rd1064, %rd150, %rd1062;
ld.shared.u8 %rs158, [%rd1064];
setp.eq.s16	%p159, %rs158, 0;
selp.u32	%r1354, 1, 0, %p159;

BB2_197:
mov.u32 %r1312, %tid.x;
bfe.u32 %r860, %r1312, 8, 1;
setp.ne.s32	%p160, %r1354, %r860;
@%p160 bra BB2_199;

mul.wide.u32 %rd1664, %r107, 8;
mov.u64 %rd1663, _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1662, %rd1663, %rd1664;
add.s32 %r1303, %r107, 256;
mul.wide.u32 %rd1649, %r1303, 8;
mul.wide.u32 %rd1594, %r107, 8;
add.s64 %rd1067, %rd149, %rd1594;
add.s64 %rd1069, %rd149, %rd1649;
cvt.u64.u32	%rd1070, %r107;
st.shared.u64 [%rd1662], %rd92;
cvt.u64.u32	%rd1074, %r1303;
st.shared.u64 [%rd1056], %rd93;
ld.shared.u64 %rd1077, [%rd1067];
ld.shared.u64 %rd1078, [%rd1069];
st.shared.u64 [%rd1067], %rd1078;
st.shared.u64 [%rd1069], %rd1077;
add.s64 %rd1080, %rd150, %rd1070;
ld.shared.u8 %rs159, [%rd1080];
add.s64 %rd1081, %rd150, %rd1074;
ld.shared.u8 %rs160, [%rd1081];
st.shared.u8 [%rd1080], %rs160;
st.shared.u8 [%rd1081], %rs159;

BB2_199:
bar.sync 0;
ld.shared.u64 %rd94, [%rd853];
ld.shared.u64 %rd95, [%rd855];
setp.le.s64	%p161, %rd95, %rd94;
@%p161 bra BB2_201;

cvt.u64.u32	%rd1087, %r89;
add.s64 %rd1089, %rd150, %rd1087;
ld.shared.u8 %rs161, [%rd1089];
mov.u32 %r1355, 1;
setp.ne.s16	%p162, %rs161, 0;
@%p162 bra BB2_202;

BB2_201:
add.s32 %r1257, %r89, 128;
cvt.u64.u32	%rd1090, %r1257;
add.s64 %rd1092, %rd150, %rd1090;
ld.shared.u8 %rs162, [%rd1092];
setp.eq.s16	%p163, %rs162, 0;
selp.u32	%r1355, 1, 0, %p163;

BB2_202:
mov.u32 %r1313, %tid.x;
bfe.u32 %r883, %r1313, 8, 1;
setp.ne.s32	%p164, %r1355, %r883;
@%p164 bra BB2_204;

add.s32 %r1259, %r89, 128;
mul.wide.u32 %rd1598, %r1259, 8;
mul.wide.u32 %rd1593, %r89, 8;
cvt.u64.u32	%rd1093, %r89;
st.shared.u64 [%rd855], %rd94;
cvt.u64.u32	%rd1097, %r1259;
st.shared.u64 [%rd853], %rd95;
add.s64 %rd1101, %rd149, %rd1593;
ld.shared.u64 %rd1102, [%rd1101];
add.s64 %rd1103, %rd149, %rd1598;
ld.shared.u64 %rd1104, [%rd1103];
st.shared.u64 [%rd1101], %rd1104;
st.shared.u64 [%rd1103], %rd1102;
add.s64 %rd1106, %rd150, %rd1093;
ld.shared.u8 %rs163, [%rd1106];
add.s64 %rd1107, %rd150, %rd1097;
ld.shared.u8 %rs164, [%rd1107];
st.shared.u8 [%rd1106], %rs164;
st.shared.u8 [%rd1107], %rs163;

BB2_204:
bar.sync 0;
ld.shared.u64 %rd96, [%rd676];
ld.shared.u64 %rd97, [%rd678];
setp.le.s64	%p165, %rd97, %rd96;
@%p165 bra BB2_206;

cvt.u64.u32	%rd1113, %r73;
add.s64 %rd1115, %rd150, %rd1113;
ld.shared.u8 %rs165, [%rd1115];
mov.u32 %r1356, 1;
setp.ne.s16	%p166, %rs165, 0;
@%p166 bra BB2_207;

BB2_206:
add.s32 %r1245, %r73, 64;
cvt.u64.u32	%rd1116, %r1245;
add.s64 %rd1118, %rd150, %rd1116;
ld.shared.u8 %rs166, [%rd1118];
setp.eq.s16	%p167, %rs166, 0;
selp.u32	%r1356, 1, 0, %p167;

BB2_207:
mov.u32 %r1309, %tid.x;
bfe.u32 %r905, %r1309, 8, 1;
setp.ne.s32	%p168, %r1356, %r905;
@%p168 bra BB2_209;

add.s32 %r1256, %r73, 64;
mul.wide.u32 %rd1592, %r1256, 8;
mul.wide.u32 %rd1591, %r73, 8;
cvt.u64.u32	%rd1119, %r73;
st.shared.u64 [%rd678], %rd96;
cvt.u64.u32	%rd1123, %r1256;
st.shared.u64 [%rd676], %rd97;
add.s64 %rd1127, %rd149, %rd1591;
ld.shared.u64 %rd1128, [%rd1127];
add.s64 %rd1129, %rd149, %rd1592;
ld.shared.u64 %rd1130, [%rd1129];
st.shared.u64 [%rd1127], %rd1130;
st.shared.u64 [%rd1129], %rd1128;
add.s64 %rd1132, %rd150, %rd1119;
ld.shared.u8 %rs167, [%rd1132];
add.s64 %rd1133, %rd150, %rd1123;
ld.shared.u8 %rs168, [%rd1133];
st.shared.u8 [%rd1132], %rs168;
st.shared.u8 [%rd1133], %rs167;

BB2_209:
bar.sync 0;
ld.shared.u64 %rd98, [%rd525];
ld.shared.u64 %rd99, [%rd527];
setp.le.s64	%p169, %rd99, %rd98;
@%p169 bra BB2_211;

cvt.u64.u32	%rd1139, %r59;
add.s64 %rd1141, %rd150, %rd1139;
ld.shared.u8 %rs169, [%rd1141];
mov.u32 %r1357, 1;
setp.ne.s16	%p170, %rs169, 0;
@%p170 bra BB2_212;

BB2_211:
add.s32 %r1246, %r59, 32;
cvt.u64.u32	%rd1142, %r1246;
add.s64 %rd1144, %rd150, %rd1142;
ld.shared.u8 %rs170, [%rd1144];
setp.eq.s16	%p171, %rs170, 0;
selp.u32	%r1357, 1, 0, %p171;

BB2_212:
mov.u32 %r1310, %tid.x;
bfe.u32 %r927, %r1310, 8, 1;
setp.ne.s32	%p172, %r1357, %r927;
@%p172 bra BB2_214;

add.s32 %r1255, %r59, 32;
mul.wide.u32 %rd1590, %r1255, 8;
mul.wide.u32 %rd1589, %r59, 8;
cvt.u64.u32	%rd1145, %r59;
st.shared.u64 [%rd527], %rd98;
cvt.u64.u32	%rd1149, %r1255;
st.shared.u64 [%rd525], %rd99;
add.s64 %rd1153, %rd149, %rd1589;
ld.shared.u64 %rd1154, [%rd1153];
add.s64 %rd1155, %rd149, %rd1590;
ld.shared.u64 %rd1156, [%rd1155];
st.shared.u64 [%rd1153], %rd1156;
st.shared.u64 [%rd1155], %rd1154;
add.s64 %rd1158, %rd150, %rd1145;
ld.shared.u8 %rs171, [%rd1158];
add.s64 %rd1159, %rd150, %rd1149;
ld.shared.u8 %rs172, [%rd1159];
st.shared.u8 [%rd1158], %rs172;
st.shared.u8 [%rd1159], %rs171;

BB2_214:
bar.sync 0;
ld.shared.u64 %rd100, [%rd400];
ld.shared.u64 %rd101, [%rd402];
setp.le.s64	%p173, %rd101, %rd100;
@%p173 bra BB2_216;

cvt.u64.u32	%rd1165, %r47;
add.s64 %rd1167, %rd150, %rd1165;
ld.shared.u8 %rs173, [%rd1167];
mov.u32 %r1358, 1;
setp.ne.s16	%p174, %rs173, 0;
@%p174 bra BB2_217;

BB2_216:
add.s32 %r1247, %r47, 16;
cvt.u64.u32	%rd1168, %r1247;
add.s64 %rd1170, %rd150, %rd1168;
ld.shared.u8 %rs174, [%rd1170];
setp.eq.s16	%p175, %rs174, 0;
selp.u32	%r1358, 1, 0, %p175;

BB2_217:
mov.u32 %r1311, %tid.x;
bfe.u32 %r949, %r1311, 8, 1;
setp.ne.s32	%p176, %r1358, %r949;
@%p176 bra BB2_219;

add.s32 %r1254, %r47, 16;
mul.wide.u32 %rd1588, %r1254, 8;
mul.wide.u32 %rd1587, %r47, 8;
cvt.u64.u32	%rd1171, %r47;
st.shared.u64 [%rd402], %rd100;
cvt.u64.u32	%rd1175, %r1254;
st.shared.u64 [%rd400], %rd101;
add.s64 %rd1179, %rd149, %rd1587;
ld.shared.u64 %rd1180, [%rd1179];
add.s64 %rd1181, %rd149, %rd1588;
ld.shared.u64 %rd1182, [%rd1181];
st.shared.u64 [%rd1179], %rd1182;
st.shared.u64 [%rd1181], %rd1180;
add.s64 %rd1184, %rd150, %rd1171;
ld.shared.u8 %rs175, [%rd1184];
add.s64 %rd1185, %rd150, %rd1175;
ld.shared.u8 %rs176, [%rd1185];
st.shared.u8 [%rd1184], %rs176;
st.shared.u8 [%rd1185], %rs175;

BB2_219:
bar.sync 0;
ld.shared.u64 %rd102, [%rd301];
ld.shared.u64 %rd103, [%rd303];
setp.le.s64	%p177, %rd103, %rd102;
@%p177 bra BB2_221;

cvt.u64.u32	%rd1191, %r37;
add.s64 %rd1193, %rd150, %rd1191;
ld.shared.u8 %rs177, [%rd1193];
mov.u32 %r1359, 1;
setp.ne.s16	%p178, %rs177, 0;
@%p178 bra BB2_222;

BB2_221:
add.s32 %r1248, %r37, 8;
cvt.u64.u32	%rd1194, %r1248;
add.s64 %rd1196, %rd150, %rd1194;
ld.shared.u8 %rs178, [%rd1196];
setp.eq.s16	%p179, %rs178, 0;
selp.u32	%r1359, 1, 0, %p179;

BB2_222:
mov.u32 %r1306, %tid.x;
bfe.u32 %r971, %r1306, 8, 1;
setp.ne.s32	%p180, %r1359, %r971;
@%p180 bra BB2_224;

add.s32 %r1253, %r37, 8;
mul.wide.u32 %rd1586, %r1253, 8;
mul.wide.u32 %rd1585, %r37, 8;
cvt.u64.u32	%rd1197, %r37;
st.shared.u64 [%rd303], %rd102;
cvt.u64.u32	%rd1201, %r1253;
st.shared.u64 [%rd301], %rd103;
add.s64 %rd1205, %rd149, %rd1585;
ld.shared.u64 %rd1206, [%rd1205];
add.s64 %rd1207, %rd149, %rd1586;
ld.shared.u64 %rd1208, [%rd1207];
st.shared.u64 [%rd1205], %rd1208;
st.shared.u64 [%rd1207], %rd1206;
add.s64 %rd1210, %rd150, %rd1197;
ld.shared.u8 %rs179, [%rd1210];
add.s64 %rd1211, %rd150, %rd1201;
ld.shared.u8 %rs180, [%rd1211];
st.shared.u8 [%rd1210], %rs180;
st.shared.u8 [%rd1211], %rs179;

BB2_224:
bar.sync 0;
ld.shared.u64 %rd104, [%rd228];
ld.shared.u64 %rd105, [%rd230];
setp.le.s64	%p181, %rd105, %rd104;
@%p181 bra BB2_226;

cvt.u64.u32	%rd1217, %r29;
add.s64 %rd1219, %rd150, %rd1217;
ld.shared.u8 %rs181, [%rd1219];
mov.u32 %r1360, 1;
setp.ne.s16	%p182, %rs181, 0;
@%p182 bra BB2_227;

BB2_226:
add.s32 %r1249, %r29, 4;
cvt.u64.u32	%rd1220, %r1249;
add.s64 %rd1222, %rd150, %rd1220;
ld.shared.u8 %rs182, [%rd1222];
setp.eq.s16	%p183, %rs182, 0;
selp.u32	%r1360, 1, 0, %p183;

BB2_227:
mov.u32 %r1307, %tid.x;
bfe.u32 %r993, %r1307, 8, 1;
setp.ne.s32	%p184, %r1360, %r993;
@%p184 bra BB2_229;

add.s32 %r1258, %r29, 4;
mul.wide.u32 %rd1597, %r1258, 8;
mul.wide.u32 %rd1584, %r29, 8;
add.s32 %r1252, %r29, 4;
cvt.u64.u32	%rd1223, %r29;
st.shared.u64 [%rd230], %rd104;
cvt.u64.u32	%rd1227, %r1252;
st.shared.u64 [%rd228], %rd105;
add.s64 %rd1231, %rd149, %rd1584;
ld.shared.u64 %rd1232, [%rd1231];
add.s64 %rd1233, %rd149, %rd1597;
ld.shared.u64 %rd1234, [%rd1233];
st.shared.u64 [%rd1231], %rd1234;
st.shared.u64 [%rd1233], %rd1232;
add.s64 %rd1236, %rd150, %rd1223;
ld.shared.u8 %rs183, [%rd1236];
add.s64 %rd1237, %rd150, %rd1227;
ld.shared.u8 %rs184, [%rd1237];
st.shared.u8 [%rd1236], %rs184;
st.shared.u8 [%rd1237], %rs183;

BB2_229:
bar.sync 0;
ld.shared.u64 %rd106, [%rd181];
ld.shared.u64 %rd107, [%rd183];
setp.le.s64	%p185, %rd107, %rd106;
@%p185 bra BB2_231;

cvt.u64.u32	%rd1243, %r23;
add.s64 %rd1245, %rd150, %rd1243;
ld.shared.u8 %rs185, [%rd1245];
mov.u32 %r1361, 1;
setp.ne.s16	%p186, %rs185, 0;
@%p186 bra BB2_232;

BB2_231:
add.s32 %r1250, %r23, 2;
cvt.u64.u32	%rd1246, %r1250;
add.s64 %rd1248, %rd150, %rd1246;
ld.shared.u8 %rs186, [%rd1248];
setp.eq.s16	%p187, %rs186, 0;
selp.u32	%r1361, 1, 0, %p187;

BB2_232:
mov.u32 %r1308, %tid.x;
bfe.u32 %r1015, %r1308, 8, 1;
setp.ne.s32	%p188, %r1361, %r1015;
@%p188 bra BB2_234;

add.s32 %r1251, %r23, 2;
mul.wide.u32 %rd1583, %r1251, 8;
mul.wide.u32 %rd1582, %r23, 8;
cvt.u64.u32	%rd1249, %r23;
st.shared.u64 [%rd183], %rd106;
cvt.u64.u32	%rd1253, %r1251;
st.shared.u64 [%rd181], %rd107;
add.s64 %rd1257, %rd149, %rd1582;
ld.shared.u64 %rd1258, [%rd1257];
add.s64 %rd1259, %rd149, %rd1583;
ld.shared.u64 %rd1260, [%rd1259];
st.shared.u64 [%rd1257], %rd1260;
st.shared.u64 [%rd1259], %rd1258;
add.s64 %rd1262, %rd150, %rd1249;
ld.shared.u8 %rs187, [%rd1262];
add.s64 %rd1263, %rd150, %rd1253;
ld.shared.u8 %rs188, [%rd1263];
st.shared.u8 [%rd1262], %rs188;
st.shared.u8 [%rd1263], %rs187;

BB2_234:
bar.sync 0;
ld.shared.u64 %rd108, [%rd161+8];
ld.shared.u64 %rd109, [%rd161];
setp.le.s64	%p189, %rd109, %rd108;
@%p189 bra BB2_236;

cvt.u64.u32	%rd1267, %r18;
add.s64 %rd1269, %rd150, %rd1267;
ld.shared.u8 %rs189, [%rd1269];
mov.u32 %r1362, 1;
setp.ne.s16	%p190, %rs189, 0;
@%p190 bra BB2_237;

BB2_236:
cvt.u64.u32	%rd1270, %r18;
add.s64 %rd1272, %rd150, %rd1270;
ld.shared.u8 %rs190, [%rd1272+1];
setp.eq.s16	%p191, %rs190, 0;
selp.u32	%r1362, 1, 0, %p191;

BB2_237:
mov.u32 %r1260, %tid.x;
bfe.u32 %r1029, %r1260, 8, 1;
setp.ne.s32	%p192, %r1362, %r1029;
@%p192 bra BB2_239;

mul.wide.u32 %rd1596, %r18, 8;
cvt.u64.u32	%rd1273, %r18;
st.shared.u64 [%rd161], %rd108;
st.shared.u64 [%rd161+8], %rd109;
add.s64 %rd1278, %rd149, %rd1596;
ld.shared.u64 %rd1279, [%rd1278];
ld.shared.u64 %rd1280, [%rd1278+8];
st.shared.u64 [%rd1278], %rd1280;
st.shared.u64 [%rd1278+8], %rd1279;
add.s64 %rd1282, %rd150, %rd1273;
ld.shared.u8 %rs191, [%rd1282];
ld.shared.u8 %rs192, [%rd1282+1];
st.shared.u8 [%rd1282], %rs192;
st.shared.u8 [%rd1282+1], %rs191;

BB2_239:
bar.sync 0;
mov.u32 %r1261, %tid.x;
mov.u64 %rd1581, _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r1032, %r1261, 511;
sub.s32 %r1033, %r18, %r1032;
add.s32 %r1034, %r1033, 512;
mul.wide.u32 %rd1283, %r1034, 8;
add.s64 %rd1285, %rd1581, %rd1283;
mul.wide.u32 %rd1286, %r1033, 8;
add.s64 %rd1287, %rd1581, %rd1286;
ld.shared.u64 %rd110, [%rd1285];
ld.shared.u64 %rd111, [%rd1287];
setp.le.s64	%p193, %rd111, %rd110;
@%p193 bra BB2_241;

cvt.u64.u32	%rd1288, %r1033;
add.s64 %rd1290, %rd150, %rd1288;
ld.shared.u8 %rs193, [%rd1290];
setp.ne.s16	%p194, %rs193, 0;
@%p194 bra BB2_243;

BB2_241:
add.s32 %r1263, %r1033, 512;
cvt.u64.u32	%rd1291, %r1263;
add.s64 %rd1293, %rd150, %rd1291;
ld.shared.u8 %rs1, [%rd1293];
setp.eq.s16	%p195, %rs1, 0;
@%p195 bra BB2_243;

mul.wide.u32 %rd1655, %r1034, 8;
mov.u64 %rd1654, _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1653, %rd1654, %rd1655;
mul.wide.u32 %rd1602, %r1033, 8;
mov.u64 %rd1601, _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1600, %rd1601, %rd1602;
add.s32 %r1264, %r1033, 512;
mul.wide.u32 %rd1565, %r1264, 8;
mul.wide.u32 %rd1564, %r1033, 8;
cvt.u64.u32	%rd1294, %r1033;
st.shared.u64 [%rd1600], %rd110;
st.shared.u64 [%rd1653], %rd111;
add.s64 %rd1302, %rd149, %rd1564;
ld.shared.u64 %rd1303, [%rd1302];
add.s64 %rd1304, %rd149, %rd1565;
ld.shared.u64 %rd1305, [%rd1304];
st.shared.u64 [%rd1302], %rd1305;
st.shared.u64 [%rd1304], %rd1303;
add.s64 %rd1307, %rd150, %rd1294;
ld.shared.u8 %rs194, [%rd1307];
st.shared.u8 [%rd1307], %rs1;
st.shared.u8 [%rd1293], %rs194;

BB2_243:
bar.sync 0;
mul.wide.u32 %rd1661, %r107, 8;
mov.u64 %rd1660, _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1659, %rd1660, %rd1661;
ld.shared.u64 %rd112, [%rd1056];
ld.shared.u64 %rd113, [%rd1659];
setp.le.s64	%p196, %rd113, %rd112;
@%p196 bra BB2_245;

cvt.u64.u32	%rd1314, %r107;
add.s64 %rd1316, %rd150, %rd1314;
ld.shared.u8 %rs195, [%rd1316];
setp.ne.s16	%p197, %rs195, 0;
@%p197 bra BB2_247;

BB2_245:
add.s32 %r1219, %r107, 256;
cvt.u64.u32	%rd1317, %r1219;
add.s64 %rd1319, %rd150, %rd1317;
ld.shared.u8 %rs2, [%rd1319];
setp.eq.s16	%p198, %rs2, 0;
@%p198 bra BB2_247;

mul.wide.u32 %rd1658, %r107, 8;
mov.u64 %rd1657, _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1656, %rd1657, %rd1658;
mul.wide.u32 %rd1599, %r848, 8;
mul.wide.u32 %rd1566, %r107, 8;
cvt.u64.u32	%rd1320, %r107;
st.shared.u64 [%rd1656], %rd112;
st.shared.u64 [%rd1056], %rd113;
add.s64 %rd1328, %rd149, %rd1566;
ld.shared.u64 %rd1329, [%rd1328];
add.s64 %rd1330, %rd149, %rd1599;
ld.shared.u64 %rd1331, [%rd1330];
st.shared.u64 [%rd1328], %rd1331;
st.shared.u64 [%rd1330], %rd1329;
add.s64 %rd1333, %rd150, %rd1320;
ld.shared.u8 %rs196, [%rd1333];
st.shared.u8 [%rd1333], %rs2;
st.shared.u8 [%rd1319], %rs196;

BB2_247:
bar.sync 0;
ld.shared.u64 %rd114, [%rd853];
ld.shared.u64 %rd115, [%rd855];
setp.le.s64	%p199, %rd115, %rd114;
@%p199 bra BB2_249;

cvt.u64.u32	%rd1340, %r89;
add.s64 %rd1342, %rd150, %rd1340;
ld.shared.u8 %rs197, [%rd1342];
setp.ne.s16	%p200, %rs197, 0;
@%p200 bra BB2_251;

BB2_249:
add.s32 %r1220, %r89, 128;
cvt.u64.u32	%rd1343, %r1220;
add.s64 %rd1345, %rd150, %rd1343;
ld.shared.u8 %rs3, [%rd1345];
setp.eq.s16	%p201, %rs3, 0;
@%p201 bra BB2_251;

add.s32 %r1221, %r89, 128;
mul.wide.u32 %rd1568, %r1221, 8;
mul.wide.u32 %rd1567, %r89, 8;
cvt.u64.u32	%rd1346, %r89;
st.shared.u64 [%rd855], %rd114;
st.shared.u64 [%rd853], %rd115;
add.s64 %rd1354, %rd149, %rd1567;
ld.shared.u64 %rd1355, [%rd1354];
add.s64 %rd1356, %rd149, %rd1568;
ld.shared.u64 %rd1357, [%rd1356];
st.shared.u64 [%rd1354], %rd1357;
st.shared.u64 [%rd1356], %rd1355;
add.s64 %rd1359, %rd150, %rd1346;
ld.shared.u8 %rs198, [%rd1359];
st.shared.u8 [%rd1359], %rs3;
st.shared.u8 [%rd1345], %rs198;

BB2_251:
bar.sync 0;
ld.shared.u64 %rd116, [%rd676];
ld.shared.u64 %rd117, [%rd678];
setp.le.s64	%p202, %rd117, %rd116;
@%p202 bra BB2_253;

cvt.u64.u32	%rd1366, %r73;
add.s64 %rd1368, %rd150, %rd1366;
ld.shared.u8 %rs199, [%rd1368];
setp.ne.s16	%p203, %rs199, 0;
@%p203 bra BB2_255;

BB2_253:
add.s32 %r1222, %r73, 64;
cvt.u64.u32	%rd1369, %r1222;
add.s64 %rd1371, %rd150, %rd1369;
ld.shared.u8 %rs4, [%rd1371];
setp.eq.s16	%p204, %rs4, 0;
@%p204 bra BB2_255;

add.s32 %r1223, %r73, 64;
mul.wide.u32 %rd1570, %r1223, 8;
mul.wide.u32 %rd1569, %r73, 8;
cvt.u64.u32	%rd1372, %r73;
st.shared.u64 [%rd678], %rd116;
st.shared.u64 [%rd676], %rd117;
add.s64 %rd1380, %rd149, %rd1569;
ld.shared.u64 %rd1381, [%rd1380];
add.s64 %rd1382, %rd149, %rd1570;
ld.shared.u64 %rd1383, [%rd1382];
st.shared.u64 [%rd1380], %rd1383;
st.shared.u64 [%rd1382], %rd1381;
add.s64 %rd1385, %rd150, %rd1372;
ld.shared.u8 %rs200, [%rd1385];
st.shared.u8 [%rd1385], %rs4;
st.shared.u8 [%rd1371], %rs200;

BB2_255:
bar.sync 0;
ld.shared.u64 %rd118, [%rd525];
ld.shared.u64 %rd119, [%rd527];
setp.le.s64	%p205, %rd119, %rd118;
@%p205 bra BB2_257;

cvt.u64.u32	%rd1392, %r59;
add.s64 %rd1394, %rd150, %rd1392;
ld.shared.u8 %rs201, [%rd1394];
setp.ne.s16	%p206, %rs201, 0;
@%p206 bra BB2_259;

BB2_257:
add.s32 %r1224, %r59, 32;
cvt.u64.u32	%rd1395, %r1224;
add.s64 %rd1397, %rd150, %rd1395;
ld.shared.u8 %rs5, [%rd1397];
setp.eq.s16	%p207, %rs5, 0;
@%p207 bra BB2_259;

add.s32 %r1225, %r59, 32;
mul.wide.u32 %rd1572, %r1225, 8;
mul.wide.u32 %rd1571, %r59, 8;
cvt.u64.u32	%rd1398, %r59;
st.shared.u64 [%rd527], %rd118;
st.shared.u64 [%rd525], %rd119;
add.s64 %rd1406, %rd149, %rd1571;
ld.shared.u64 %rd1407, [%rd1406];
add.s64 %rd1408, %rd149, %rd1572;
ld.shared.u64 %rd1409, [%rd1408];
st.shared.u64 [%rd1406], %rd1409;
st.shared.u64 [%rd1408], %rd1407;
add.s64 %rd1411, %rd150, %rd1398;
ld.shared.u8 %rs202, [%rd1411];
st.shared.u8 [%rd1411], %rs5;
st.shared.u8 [%rd1397], %rs202;

BB2_259:
bar.sync 0;
ld.shared.u64 %rd120, [%rd400];
ld.shared.u64 %rd121, [%rd402];
setp.le.s64	%p208, %rd121, %rd120;
@%p208 bra BB2_261;

cvt.u64.u32	%rd1418, %r47;
add.s64 %rd1420, %rd150, %rd1418;
ld.shared.u8 %rs203, [%rd1420];
setp.ne.s16	%p209, %rs203, 0;
@%p209 bra BB2_263;

BB2_261:
add.s32 %r1226, %r47, 16;
cvt.u64.u32	%rd1421, %r1226;
add.s64 %rd1423, %rd150, %rd1421;
ld.shared.u8 %rs6, [%rd1423];
setp.eq.s16	%p210, %rs6, 0;
@%p210 bra BB2_263;

add.s32 %r1227, %r47, 16;
mul.wide.u32 %rd1574, %r1227, 8;
mul.wide.u32 %rd1573, %r47, 8;
cvt.u64.u32	%rd1424, %r47;
st.shared.u64 [%rd402], %rd120;
st.shared.u64 [%rd400], %rd121;
add.s64 %rd1432, %rd149, %rd1573;
ld.shared.u64 %rd1433, [%rd1432];
add.s64 %rd1434, %rd149, %rd1574;
ld.shared.u64 %rd1435, [%rd1434];
st.shared.u64 [%rd1432], %rd1435;
st.shared.u64 [%rd1434], %rd1433;
add.s64 %rd1437, %rd150, %rd1424;
ld.shared.u8 %rs204, [%rd1437];
st.shared.u8 [%rd1437], %rs6;
st.shared.u8 [%rd1423], %rs204;

BB2_263:
bar.sync 0;
ld.shared.u64 %rd122, [%rd301];
ld.shared.u64 %rd123, [%rd303];
setp.le.s64	%p211, %rd123, %rd122;
@%p211 bra BB2_265;

cvt.u64.u32	%rd1444, %r37;
add.s64 %rd1446, %rd150, %rd1444;
ld.shared.u8 %rs205, [%rd1446];
setp.ne.s16	%p212, %rs205, 0;
@%p212 bra BB2_267;

BB2_265:
add.s32 %r1228, %r37, 8;
cvt.u64.u32	%rd1447, %r1228;
add.s64 %rd1449, %rd150, %rd1447;
ld.shared.u8 %rs7, [%rd1449];
setp.eq.s16	%p213, %rs7, 0;
@%p213 bra BB2_267;

add.s32 %r1229, %r37, 8;
mul.wide.u32 %rd1576, %r1229, 8;
mul.wide.u32 %rd1575, %r37, 8;
cvt.u64.u32	%rd1450, %r37;
st.shared.u64 [%rd303], %rd122;
st.shared.u64 [%rd301], %rd123;
add.s64 %rd1458, %rd149, %rd1575;
ld.shared.u64 %rd1459, [%rd1458];
add.s64 %rd1460, %rd149, %rd1576;
ld.shared.u64 %rd1461, [%rd1460];
st.shared.u64 [%rd1458], %rd1461;
st.shared.u64 [%rd1460], %rd1459;
add.s64 %rd1463, %rd150, %rd1450;
ld.shared.u8 %rs206, [%rd1463];
st.shared.u8 [%rd1463], %rs7;
st.shared.u8 [%rd1449], %rs206;

BB2_267:
bar.sync 0;
ld.shared.u64 %rd124, [%rd228];
ld.shared.u64 %rd125, [%rd230];
setp.le.s64	%p214, %rd125, %rd124;
@%p214 bra BB2_269;

cvt.u64.u32	%rd1470, %r29;
add.s64 %rd1472, %rd150, %rd1470;
ld.shared.u8 %rs207, [%rd1472];
setp.ne.s16	%p215, %rs207, 0;
@%p215 bra BB2_271;

BB2_269:
add.s32 %r1230, %r29, 4;
cvt.u64.u32	%rd1473, %r1230;
add.s64 %rd1475, %rd150, %rd1473;
ld.shared.u8 %rs8, [%rd1475];
setp.eq.s16	%p216, %rs8, 0;
@%p216 bra BB2_271;

add.s32 %r1231, %r29, 4;
mul.wide.u32 %rd1578, %r1231, 8;
mul.wide.u32 %rd1577, %r29, 8;
cvt.u64.u32	%rd1476, %r29;
st.shared.u64 [%rd230], %rd124;
st.shared.u64 [%rd228], %rd125;
add.s64 %rd1484, %rd149, %rd1577;
ld.shared.u64 %rd1485, [%rd1484];
add.s64 %rd1486, %rd149, %rd1578;
ld.shared.u64 %rd1487, [%rd1486];
st.shared.u64 [%rd1484], %rd1487;
st.shared.u64 [%rd1486], %rd1485;
add.s64 %rd1489, %rd150, %rd1476;
ld.shared.u8 %rs208, [%rd1489];
st.shared.u8 [%rd1489], %rs8;
st.shared.u8 [%rd1475], %rs208;

BB2_271:
bar.sync 0;
ld.shared.u64 %rd126, [%rd181];
ld.shared.u64 %rd127, [%rd183];
setp.le.s64	%p217, %rd127, %rd126;
@%p217 bra BB2_273;

cvt.u64.u32	%rd1496, %r23;
add.s64 %rd1498, %rd150, %rd1496;
ld.shared.u8 %rs209, [%rd1498];
setp.ne.s16	%p218, %rs209, 0;
@%p218 bra BB2_275;

BB2_273:
add.s32 %r1232, %r23, 2;
cvt.u64.u32	%rd1499, %r1232;
add.s64 %rd1501, %rd150, %rd1499;
ld.shared.u8 %rs9, [%rd1501];
setp.eq.s16	%p219, %rs9, 0;
@%p219 bra BB2_275;

add.s32 %r1233, %r23, 2;
mul.wide.u32 %rd1580, %r1233, 8;
mul.wide.u32 %rd1579, %r23, 8;
cvt.u64.u32	%rd1502, %r23;
st.shared.u64 [%rd183], %rd126;
st.shared.u64 [%rd181], %rd127;
add.s64 %rd1510, %rd149, %rd1579;
ld.shared.u64 %rd1511, [%rd1510];
add.s64 %rd1512, %rd149, %rd1580;
ld.shared.u64 %rd1513, [%rd1512];
st.shared.u64 [%rd1510], %rd1513;
st.shared.u64 [%rd1512], %rd1511;
add.s64 %rd1515, %rd150, %rd1502;
ld.shared.u8 %rs210, [%rd1515];
st.shared.u8 [%rd1515], %rs9;
st.shared.u8 [%rd1501], %rs210;

BB2_275:
bar.sync 0;
ld.shared.u64 %rd128, [%rd161+8];
ld.shared.u64 %rd129, [%rd161];
setp.le.s64	%p220, %rd129, %rd128;
@%p220 bra BB2_277;

cvt.u64.u32	%rd1520, %r18;
add.s64 %rd1522, %rd150, %rd1520;
ld.shared.u8 %rs211, [%rd1522];
setp.ne.s16	%p221, %rs211, 0;
@%p221 bra BB2_279;

BB2_277:
cvt.u64.u32	%rd1523, %r18;
add.s64 %rd1525, %rd150, %rd1523;
ld.shared.u8 %rs10, [%rd1525+1];
setp.eq.s16	%p222, %rs10, 0;
@%p222 bra BB2_279;

mul.wide.u32 %rd1595, %r18, 8;
st.shared.u64 [%rd161], %rd128;
st.shared.u64 [%rd161+8], %rd129;
add.s64 %rd1531, %rd149, %rd1595;
ld.shared.u64 %rd1532, [%rd1531];
ld.shared.u64 %rd1533, [%rd1531+8];
st.shared.u64 [%rd1531], %rd1533;
st.shared.u64 [%rd1531+8], %rd1532;
ld.shared.u8 %rs212, [%rd1525];
st.shared.u8 [%rd1525], %rs10;
st.shared.u8 [%rd1525+1], %rs212;

BB2_279:
ld.param.u32 %r1235, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
mov.u32 %r1234, %tid.x;
setp.lt.u32	%p224, %r1234, %r1235;
bar.sync 0;
@!%p224 bra BB2_281;
bra.uni BB2_280;

BB2_280:
mov.u32 %r1262, %tid.x;
ld.param.u32 %r1244, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1243, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u64 %rd1539, [%rd13];
mad.lo.s32 %r1211, %r1262, %r1243, %r4;
cvta.to.global.u64 %rd1540, %rd8;
mul.wide.u32 %rd1541, %r1211, 8;
add.s64 %rd1542, %rd1540, %rd1541;
st.global.u64 [%rd1542], %rd1539;
ld.shared.u64 %rd1545, [%rd14];
ld.local.u64 %rd1546, [%rd2];
cvta.to.global.u64 %rd1547, %rd1546;
mad.lo.s32 %r1212, %r1262, %r1244, %r15;
mul.wide.u32 %rd1548, %r1212, 8;
add.s64 %rd1549, %rd1547, %rd1548;
st.global.u64 [%rd1549], %rd1545;

BB2_281:
mov.u32 %r1238, %tid.x;
ld.param.u32 %r1237, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
add.s32 %r1236, %r1238, 512;
setp.ge.u32	%p225, %r1236, %r1237;
@%p225 bra BB2_283;

mov.u32 %r1242, %tid.x;
add.s32 %r1241, %r1242, 512;
ld.param.u32 %r1240, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1239, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u64 %rd1553, [%rd13+4096];
mad.lo.s32 %r1217, %r1241, %r1239, %r4;
cvta.to.global.u64 %rd1554, %rd8;
mul.wide.u32 %rd1555, %r1217, 8;
add.s64 %rd1556, %rd1554, %rd1555;
st.global.u64 [%rd1556], %rd1553;
ld.shared.u64 %rd1559, [%rd14+4096];
ld.local.u64 %rd1560, [%rd2];
cvta.to.global.u64 %rd1561, %rd1560;
mad.lo.s32 %r1218, %r1241, %r1240, %r15;
mul.wide.u32 %rd1562, %r1218, 8;
add.s64 %rd1563, %rd1561, %rd1562;
st.global.u64 [%rd1563], %rd1559;

BB2_283:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot3[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<226>;
.reg .b16 %rs<213>;
.reg .b32 %r<1363>;
.reg .b64 %rd<1674>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[8192];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[8192];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[1024];

mov.u64 %rd1673, __local_depot3;
cvta.local.u64 %SP, %rd1673;
ld.param.u32 %r128, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r129, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r130, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r131, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd3, _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd130, %SP, 0;
cvta.to.local.u64 %rd2, %rd130;
mov.u32 %r1314, 0;
mov.pred %p4, 0;
@%p4 bra BB3_2;

BB3_1:
mul.wide.s32 %rd131, %r1314, 8;
add.s64 %rd132, %rd3, %rd131;
ld.param.u64 %rd133, [%rd132];
add.s64 %rd134, %rd2, %rd131;
st.local.u64 [%rd134], %rd133;
add.s32 %r1314, %r1314, 1;
setp.lt.u32	%p5, %r1314, 27;
@%p5 bra BB3_1;

BB3_2:
mov.u32 %r133, %nctaid.y;
mov.u32 %r134, %ctaid.z;
mov.u32 %r135, %ctaid.y;
mad.lo.s32 %r136, %r133, %r134, %r135;
mov.u32 %r137, %nctaid.x;
mov.u32 %r138, %ctaid.x;
mad.lo.s32 %r1316, %r136, %r137, %r138;
setp.ge.u32	%p6, %r1316, %r128;
@%p6 bra BB3_283;

ld.param.u32 %r140, [%rd1+108];
mul.lo.s32 %r4, %r1316, %r140;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r1315, %r5, -1;
mov.u32 %r1317, 0;
setp.lt.s32	%p7, %r1315, 1;
@%p7 bra BB3_6;

mul.wide.s32 %rd135, %r5, 4;
add.s64 %rd1665, %rd2, %rd135;
mov.u32 %r1317, 0;

BB3_5:
ld.local.u32 %r142, [%rd1665+4];
rem.u32 %r143, %r1316, %r142;
ld.local.u32 %r144, [%rd1665+104];
mad.lo.s32 %r1317, %r144, %r143, %r1317;
div.u32 %r1316, %r1316, %r142;
add.s64 %rd1665, %rd1665, -4;
add.s32 %r1315, %r1315, -1;
setp.gt.s32	%p8, %r1315, 0;
@%p8 bra BB3_5;

BB3_6:
ld.param.u64 %rd8, [%rd1];
ld.local.u32 %r145, [%rd2+108];
mad.lo.s32 %r15, %r145, %r1316, %r1317;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 512;
setp.lt.u32	%p1, %r16, %r129;
mov.u64 %rd136, 0;
setp.ge.u32	%p9, %r16, %r129;
mov.u64 %rd1672, %rd136;
@%p9 bra BB3_8;

cvta.to.global.u64 %rd137, %rd8;
mad.lo.s32 %r146, %r16, %r130, %r4;
mul.wide.u32 %rd138, %r146, 8;
add.s64 %rd139, %rd137, %rd138;
ld.global.u64 %rd9, [%rd139];
mov.u64 %rd1672, %rd9;

BB3_8:
mov.u64 %rd10, %rd1672;
mov.u64 %rd1671, %rd136;
@%p9 bra BB3_10;

ld.local.u64 %rd141, [%rd2];
cvta.to.global.u64 %rd142, %rd141;
mad.lo.s32 %r147, %r16, %r131, %r15;
mul.wide.u32 %rd143, %r147, 8;
add.s64 %rd144, %rd142, %rd143;
ld.global.u64 %rd1671, [%rd144];

BB3_10:
selp.u16	%rs11, 1, 0, %p1;
cvt.s64.s32	%rd146, %r16;
mul.wide.s32 %rd147, %r16, 8;
mov.u64 %rd148, _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd13, %rd148, %rd147;
st.shared.u64 [%rd13], %rd10;
mov.u64 %rd149, _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd14, %rd149, %rd147;
st.shared.u64 [%rd14], %rd1671;
mov.u64 %rd150, _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd15, %rd150, %rd146;
st.shared.u8 [%rd15], %rs11;
setp.lt.u32	%p2, %r17, %r129;
setp.ge.u32	%p11, %r17, %r129;
mov.u64 %rd1670, %rd136;
@%p11 bra BB3_12;

cvta.to.global.u64 %rd151, %rd8;
mad.lo.s32 %r148, %r17, %r130, %r4;
mul.wide.u32 %rd152, %r148, 8;
add.s64 %rd153, %rd151, %rd152;
ld.global.u64 %rd1670, [%rd153];

BB3_12:
mov.u64 %rd1669, %rd136;
@%p11 bra BB3_14;

ld.local.u64 %rd155, [%rd2];
cvta.to.global.u64 %rd156, %rd155;
mad.lo.s32 %r149, %r17, %r131, %r15;
mul.wide.u32 %rd157, %r149, 8;
add.s64 %rd158, %rd156, %rd157;
ld.global.u64 %rd1669, [%rd158];

BB3_14:
selp.u16	%rs12, 1, 0, %p2;
st.shared.u64 [%rd13+4096], %rd1670;
st.shared.u64 [%rd14+4096], %rd1669;
st.shared.u8 [%rd15+512], %rs12;
shl.b32 %r18, %r16, 1;
bar.sync 0;
mul.wide.u32 %rd159, %r18, 8;
add.s64 %rd161, %rd148, %rd159;
ld.shared.u64 %rd20, [%rd161+8];
ld.shared.u64 %rd21, [%rd161];
setp.ge.s64	%p13, %rd21, %rd20;
@%p13 bra BB3_16;

cvt.u64.u32	%rd162, %r18;
add.s64 %rd164, %rd150, %rd162;
ld.shared.u8 %rs13, [%rd164];
mov.u32 %r1318, 1;
setp.ne.s16	%p14, %rs13, 0;
@%p14 bra BB3_17;

BB3_16:
cvt.u64.u32	%rd165, %r18;
add.s64 %rd167, %rd150, %rd165;
ld.shared.u8 %rs14, [%rd167+1];
setp.eq.s16	%p15, %rs14, 0;
selp.u32	%r1318, 1, 0, %p15;

BB3_17:
and.b32 %r156, %r16, 1;
setp.ne.s32	%p16, %r1318, %r156;
@%p16 bra BB3_19;

add.s64 %rd170, %rd149, %rd159;
cvt.u64.u32	%rd171, %r18;
st.shared.u64 [%rd161], %rd20;
st.shared.u64 [%rd161+8], %rd21;
ld.shared.u64 %rd175, [%rd170];
ld.shared.u64 %rd176, [%rd170+8];
st.shared.u64 [%rd170], %rd176;
st.shared.u64 [%rd170+8], %rd175;
add.s64 %rd178, %rd150, %rd171;
ld.shared.u8 %rs15, [%rd178];
ld.shared.u8 %rs16, [%rd178+1];
st.shared.u8 [%rd178], %rs16;
st.shared.u8 [%rd178+1], %rs15;

BB3_19:
bar.sync 0;
sub.s32 %r23, %r18, %r156;
add.s32 %r162, %r23, 2;
mul.wide.u32 %rd179, %r162, 8;
add.s64 %rd181, %rd148, %rd179;
mul.wide.u32 %rd182, %r23, 8;
add.s64 %rd183, %rd148, %rd182;
ld.shared.u64 %rd22, [%rd181];
ld.shared.u64 %rd23, [%rd183];
setp.ge.s64	%p17, %rd23, %rd22;
@%p17 bra BB3_21;

cvt.u64.u32	%rd184, %r23;
add.s64 %rd186, %rd150, %rd184;
ld.shared.u8 %rs17, [%rd186];
mov.u32 %r1319, 1;
setp.ne.s16	%p18, %rs17, 0;
@%p18 bra BB3_22;

BB3_21:
cvt.u64.u32	%rd187, %r162;
add.s64 %rd189, %rd150, %rd187;
ld.shared.u8 %rs18, [%rd189];
setp.eq.s16	%p19, %rs18, 0;
selp.u32	%r1319, 1, 0, %p19;

BB3_22:
bfe.u32 %r174, %r16, 1, 1;
setp.ne.s32	%p20, %r1319, %r174;
@%p20 bra BB3_24;

add.s64 %rd192, %rd149, %rd182;
add.s64 %rd194, %rd149, %rd179;
cvt.u64.u32	%rd195, %r23;
st.shared.u64 [%rd183], %rd22;
cvt.u64.u32	%rd199, %r162;
st.shared.u64 [%rd181], %rd23;
ld.shared.u64 %rd202, [%rd192];
ld.shared.u64 %rd203, [%rd194];
st.shared.u64 [%rd192], %rd203;
st.shared.u64 [%rd194], %rd202;
add.s64 %rd205, %rd150, %rd195;
ld.shared.u8 %rs19, [%rd205];
add.s64 %rd206, %rd150, %rd199;
ld.shared.u8 %rs20, [%rd206];
st.shared.u8 [%rd205], %rs20;
st.shared.u8 [%rd206], %rs19;

BB3_24:
bar.sync 0;
ld.shared.u64 %rd24, [%rd161+8];
ld.shared.u64 %rd25, [%rd161];
setp.ge.s64	%p21, %rd25, %rd24;
@%p21 bra BB3_26;

cvt.u64.u32	%rd210, %r18;
add.s64 %rd212, %rd150, %rd210;
ld.shared.u8 %rs21, [%rd212];
mov.u32 %r1320, 1;
setp.ne.s16	%p22, %rs21, 0;
@%p22 bra BB3_27;

BB3_26:
cvt.u64.u32	%rd213, %r18;
add.s64 %rd215, %rd150, %rd213;
ld.shared.u8 %rs22, [%rd215+1];
setp.eq.s16	%p23, %rs22, 0;
selp.u32	%r1320, 1, 0, %p23;

BB3_27:
bfe.u32 %r189, %r16, 1, 1;
setp.ne.s32	%p24, %r1320, %r189;
@%p24 bra BB3_29;

cvt.u64.u32	%rd216, %r18;
st.shared.u64 [%rd161], %rd24;
st.shared.u64 [%rd161+8], %rd25;
add.s64 %rd221, %rd149, %rd159;
ld.shared.u64 %rd222, [%rd221];
ld.shared.u64 %rd223, [%rd221+8];
st.shared.u64 [%rd221], %rd223;
st.shared.u64 [%rd221+8], %rd222;
add.s64 %rd225, %rd150, %rd216;
ld.shared.u8 %rs23, [%rd225];
ld.shared.u8 %rs24, [%rd225+1];
st.shared.u8 [%rd225], %rs24;
st.shared.u8 [%rd225+1], %rs23;

BB3_29:
bar.sync 0;
and.b32 %r192, %r16, 3;
sub.s32 %r29, %r18, %r192;
add.s32 %r194, %r29, 4;
mul.wide.u32 %rd226, %r194, 8;
add.s64 %rd228, %rd148, %rd226;
mul.wide.u32 %rd229, %r29, 8;
add.s64 %rd230, %rd148, %rd229;
ld.shared.u64 %rd26, [%rd228];
ld.shared.u64 %rd27, [%rd230];
setp.ge.s64	%p25, %rd27, %rd26;
@%p25 bra BB3_31;

cvt.u64.u32	%rd231, %r29;
add.s64 %rd233, %rd150, %rd231;
ld.shared.u8 %rs25, [%rd233];
mov.u32 %r1321, 1;
setp.ne.s16	%p26, %rs25, 0;
@%p26 bra BB3_32;

BB3_31:
cvt.u64.u32	%rd234, %r194;
add.s64 %rd236, %rd150, %rd234;
ld.shared.u8 %rs26, [%rd236];
setp.eq.s16	%p27, %rs26, 0;
selp.u32	%r1321, 1, 0, %p27;

BB3_32:
bfe.u32 %r206, %r16, 2, 1;
setp.ne.s32	%p28, %r1321, %r206;
@%p28 bra BB3_34;

add.s64 %rd239, %rd149, %rd229;
add.s64 %rd241, %rd149, %rd226;
cvt.u64.u32	%rd242, %r29;
st.shared.u64 [%rd230], %rd26;
cvt.u64.u32	%rd246, %r194;
st.shared.u64 [%rd228], %rd27;
ld.shared.u64 %rd249, [%rd239];
ld.shared.u64 %rd250, [%rd241];
st.shared.u64 [%rd239], %rd250;
st.shared.u64 [%rd241], %rd249;
add.s64 %rd252, %rd150, %rd242;
ld.shared.u8 %rs27, [%rd252];
add.s64 %rd253, %rd150, %rd246;
ld.shared.u8 %rs28, [%rd253];
st.shared.u8 [%rd252], %rs28;
st.shared.u8 [%rd253], %rs27;

BB3_34:
bar.sync 0;
ld.shared.u64 %rd28, [%rd181];
ld.shared.u64 %rd29, [%rd183];
setp.ge.s64	%p29, %rd29, %rd28;
@%p29 bra BB3_36;

cvt.u64.u32	%rd259, %r23;
add.s64 %rd261, %rd150, %rd259;
ld.shared.u8 %rs29, [%rd261];
mov.u32 %r1322, 1;
setp.ne.s16	%p30, %rs29, 0;
@%p30 bra BB3_37;

BB3_36:
cvt.u64.u32	%rd262, %r162;
add.s64 %rd264, %rd150, %rd262;
ld.shared.u8 %rs30, [%rd264];
setp.eq.s16	%p31, %rs30, 0;
selp.u32	%r1322, 1, 0, %p31;

BB3_37:
bfe.u32 %r229, %r16, 2, 1;
setp.ne.s32	%p32, %r1322, %r229;
@%p32 bra BB3_39;

cvt.u64.u32	%rd265, %r23;
st.shared.u64 [%rd183], %rd28;
cvt.u64.u32	%rd269, %r162;
st.shared.u64 [%rd181], %rd29;
add.s64 %rd273, %rd149, %rd182;
ld.shared.u64 %rd274, [%rd273];
add.s64 %rd275, %rd149, %rd179;
ld.shared.u64 %rd276, [%rd275];
st.shared.u64 [%rd273], %rd276;
st.shared.u64 [%rd275], %rd274;
add.s64 %rd278, %rd150, %rd265;
ld.shared.u8 %rs31, [%rd278];
add.s64 %rd279, %rd150, %rd269;
ld.shared.u8 %rs32, [%rd279];
st.shared.u8 [%rd278], %rs32;
st.shared.u8 [%rd279], %rs31;

BB3_39:
bar.sync 0;
ld.shared.u64 %rd30, [%rd161+8];
ld.shared.u64 %rd31, [%rd161];
setp.ge.s64	%p33, %rd31, %rd30;
@%p33 bra BB3_41;

cvt.u64.u32	%rd283, %r18;
add.s64 %rd285, %rd150, %rd283;
ld.shared.u8 %rs33, [%rd285];
mov.u32 %r1323, 1;
setp.ne.s16	%p34, %rs33, 0;
@%p34 bra BB3_42;

BB3_41:
cvt.u64.u32	%rd286, %r18;
add.s64 %rd288, %rd150, %rd286;
ld.shared.u8 %rs34, [%rd288+1];
setp.eq.s16	%p35, %rs34, 0;
selp.u32	%r1323, 1, 0, %p35;

BB3_42:
bfe.u32 %r243, %r16, 2, 1;
setp.ne.s32	%p36, %r1323, %r243;
@%p36 bra BB3_44;

cvt.u64.u32	%rd289, %r18;
st.shared.u64 [%rd161], %rd30;
st.shared.u64 [%rd161+8], %rd31;
add.s64 %rd294, %rd149, %rd159;
ld.shared.u64 %rd295, [%rd294];
ld.shared.u64 %rd296, [%rd294+8];
st.shared.u64 [%rd294], %rd296;
st.shared.u64 [%rd294+8], %rd295;
add.s64 %rd298, %rd150, %rd289;
ld.shared.u8 %rs35, [%rd298];
ld.shared.u8 %rs36, [%rd298+1];
st.shared.u8 [%rd298], %rs36;
st.shared.u8 [%rd298+1], %rs35;

BB3_44:
bar.sync 0;
and.b32 %r246, %r16, 7;
sub.s32 %r37, %r18, %r246;
add.s32 %r248, %r37, 8;
mul.wide.u32 %rd299, %r248, 8;
add.s64 %rd301, %rd148, %rd299;
mul.wide.u32 %rd302, %r37, 8;
add.s64 %rd303, %rd148, %rd302;
ld.shared.u64 %rd32, [%rd301];
ld.shared.u64 %rd33, [%rd303];
setp.ge.s64	%p37, %rd33, %rd32;
@%p37 bra BB3_46;

cvt.u64.u32	%rd304, %r37;
add.s64 %rd306, %rd150, %rd304;
ld.shared.u8 %rs37, [%rd306];
mov.u32 %r1324, 1;
setp.ne.s16	%p38, %rs37, 0;
@%p38 bra BB3_47;

BB3_46:
cvt.u64.u32	%rd307, %r248;
add.s64 %rd309, %rd150, %rd307;
ld.shared.u8 %rs38, [%rd309];
setp.eq.s16	%p39, %rs38, 0;
selp.u32	%r1324, 1, 0, %p39;

BB3_47:
bfe.u32 %r260, %r16, 3, 1;
setp.ne.s32	%p40, %r1324, %r260;
@%p40 bra BB3_49;

add.s64 %rd312, %rd149, %rd302;
add.s64 %rd314, %rd149, %rd299;
cvt.u64.u32	%rd315, %r37;
st.shared.u64 [%rd303], %rd32;
cvt.u64.u32	%rd319, %r248;
st.shared.u64 [%rd301], %rd33;
ld.shared.u64 %rd322, [%rd312];
ld.shared.u64 %rd323, [%rd314];
st.shared.u64 [%rd312], %rd323;
st.shared.u64 [%rd314], %rd322;
add.s64 %rd325, %rd150, %rd315;
ld.shared.u8 %rs39, [%rd325];
add.s64 %rd326, %rd150, %rd319;
ld.shared.u8 %rs40, [%rd326];
st.shared.u8 [%rd325], %rs40;
st.shared.u8 [%rd326], %rs39;

BB3_49:
bar.sync 0;
ld.shared.u64 %rd34, [%rd228];
ld.shared.u64 %rd35, [%rd230];
setp.ge.s64	%p41, %rd35, %rd34;
@%p41 bra BB3_51;

cvt.u64.u32	%rd332, %r29;
add.s64 %rd334, %rd150, %rd332;
ld.shared.u8 %rs41, [%rd334];
mov.u32 %r1325, 1;
setp.ne.s16	%p42, %rs41, 0;
@%p42 bra BB3_52;

BB3_51:
cvt.u64.u32	%rd335, %r194;
add.s64 %rd337, %rd150, %rd335;
ld.shared.u8 %rs42, [%rd337];
setp.eq.s16	%p43, %rs42, 0;
selp.u32	%r1325, 1, 0, %p43;

BB3_52:
bfe.u32 %r283, %r16, 3, 1;
setp.ne.s32	%p44, %r1325, %r283;
@%p44 bra BB3_54;

cvt.u64.u32	%rd338, %r29;
st.shared.u64 [%rd230], %rd34;
cvt.u64.u32	%rd342, %r194;
st.shared.u64 [%rd228], %rd35;
add.s64 %rd346, %rd149, %rd229;
ld.shared.u64 %rd347, [%rd346];
add.s64 %rd348, %rd149, %rd226;
ld.shared.u64 %rd349, [%rd348];
st.shared.u64 [%rd346], %rd349;
st.shared.u64 [%rd348], %rd347;
add.s64 %rd351, %rd150, %rd338;
ld.shared.u8 %rs43, [%rd351];
add.s64 %rd352, %rd150, %rd342;
ld.shared.u8 %rs44, [%rd352];
st.shared.u8 [%rd351], %rs44;
st.shared.u8 [%rd352], %rs43;

BB3_54:
bar.sync 0;
ld.shared.u64 %rd36, [%rd181];
ld.shared.u64 %rd37, [%rd183];
setp.ge.s64	%p45, %rd37, %rd36;
@%p45 bra BB3_56;

cvt.u64.u32	%rd358, %r23;
add.s64 %rd360, %rd150, %rd358;
ld.shared.u8 %rs45, [%rd360];
mov.u32 %r1326, 1;
setp.ne.s16	%p46, %rs45, 0;
@%p46 bra BB3_57;

BB3_56:
cvt.u64.u32	%rd361, %r162;
add.s64 %rd363, %rd150, %rd361;
ld.shared.u8 %rs46, [%rd363];
setp.eq.s16	%p47, %rs46, 0;
selp.u32	%r1326, 1, 0, %p47;

BB3_57:
bfe.u32 %r305, %r16, 3, 1;
setp.ne.s32	%p48, %r1326, %r305;
@%p48 bra BB3_59;

mul.wide.u32 %rd1651, %r23, 8;
cvt.u64.u32	%rd364, %r23;
st.shared.u64 [%rd183], %rd36;
cvt.u64.u32	%rd368, %r162;
st.shared.u64 [%rd181], %rd37;
add.s64 %rd372, %rd149, %rd1651;
ld.shared.u64 %rd373, [%rd372];
add.s64 %rd374, %rd149, %rd179;
ld.shared.u64 %rd375, [%rd374];
st.shared.u64 [%rd372], %rd375;
st.shared.u64 [%rd374], %rd373;
add.s64 %rd377, %rd150, %rd364;
ld.shared.u8 %rs47, [%rd377];
add.s64 %rd378, %rd150, %rd368;
ld.shared.u8 %rs48, [%rd378];
st.shared.u8 [%rd377], %rs48;
st.shared.u8 [%rd378], %rs47;

BB3_59:
bar.sync 0;
ld.shared.u64 %rd38, [%rd161+8];
ld.shared.u64 %rd39, [%rd161];
setp.ge.s64	%p49, %rd39, %rd38;
@%p49 bra BB3_61;

cvt.u64.u32	%rd382, %r18;
add.s64 %rd384, %rd150, %rd382;
ld.shared.u8 %rs49, [%rd384];
mov.u32 %r1327, 1;
setp.ne.s16	%p50, %rs49, 0;
@%p50 bra BB3_62;

BB3_61:
cvt.u64.u32	%rd385, %r18;
add.s64 %rd387, %rd150, %rd385;
ld.shared.u8 %rs50, [%rd387+1];
setp.eq.s16	%p51, %rs50, 0;
selp.u32	%r1327, 1, 0, %p51;

BB3_62:
bfe.u32 %r319, %r16, 3, 1;
setp.ne.s32	%p52, %r1327, %r319;
@%p52 bra BB3_64;

mul.wide.u32 %rd1650, %r18, 8;
cvt.u64.u32	%rd388, %r18;
st.shared.u64 [%rd161], %rd38;
st.shared.u64 [%rd161+8], %rd39;
add.s64 %rd393, %rd149, %rd1650;
ld.shared.u64 %rd394, [%rd393];
ld.shared.u64 %rd395, [%rd393+8];
st.shared.u64 [%rd393], %rd395;
st.shared.u64 [%rd393+8], %rd394;
add.s64 %rd397, %rd150, %rd388;
ld.shared.u8 %rs51, [%rd397];
ld.shared.u8 %rs52, [%rd397+1];
st.shared.u8 [%rd397], %rs52;
st.shared.u8 [%rd397+1], %rs51;

BB3_64:
bar.sync 0;
and.b32 %r322, %r16, 15;
sub.s32 %r47, %r18, %r322;
add.s32 %r324, %r47, 16;
mul.wide.u32 %rd398, %r324, 8;
add.s64 %rd400, %rd148, %rd398;
mul.wide.u32 %rd401, %r47, 8;
add.s64 %rd402, %rd148, %rd401;
ld.shared.u64 %rd40, [%rd400];
ld.shared.u64 %rd41, [%rd402];
setp.ge.s64	%p53, %rd41, %rd40;
@%p53 bra BB3_66;

cvt.u64.u32	%rd403, %r47;
add.s64 %rd405, %rd150, %rd403;
ld.shared.u8 %rs53, [%rd405];
mov.u32 %r1328, 1;
setp.ne.s16	%p54, %rs53, 0;
@%p54 bra BB3_67;

BB3_66:
cvt.u64.u32	%rd406, %r324;
add.s64 %rd408, %rd150, %rd406;
ld.shared.u8 %rs54, [%rd408];
setp.eq.s16	%p55, %rs54, 0;
selp.u32	%r1328, 1, 0, %p55;

BB3_67:
bfe.u32 %r336, %r16, 4, 1;
setp.ne.s32	%p56, %r1328, %r336;
@%p56 bra BB3_69;

mul.wide.u32 %rd1646, %r47, 8;
add.s64 %rd411, %rd149, %rd1646;
add.s64 %rd413, %rd149, %rd398;
cvt.u64.u32	%rd414, %r47;
st.shared.u64 [%rd402], %rd40;
cvt.u64.u32	%rd418, %r324;
st.shared.u64 [%rd400], %rd41;
ld.shared.u64 %rd421, [%rd411];
ld.shared.u64 %rd422, [%rd413];
st.shared.u64 [%rd411], %rd422;
st.shared.u64 [%rd413], %rd421;
add.s64 %rd424, %rd150, %rd414;
ld.shared.u8 %rs55, [%rd424];
add.s64 %rd425, %rd150, %rd418;
ld.shared.u8 %rs56, [%rd425];
st.shared.u8 [%rd424], %rs56;
st.shared.u8 [%rd425], %rs55;

BB3_69:
bar.sync 0;
ld.shared.u64 %rd42, [%rd301];
ld.shared.u64 %rd43, [%rd303];
setp.ge.s64	%p57, %rd43, %rd42;
@%p57 bra BB3_71;

cvt.u64.u32	%rd431, %r37;
add.s64 %rd433, %rd150, %rd431;
ld.shared.u8 %rs57, [%rd433];
mov.u32 %r1329, 1;
setp.ne.s16	%p58, %rs57, 0;
@%p58 bra BB3_72;

BB3_71:
cvt.u64.u32	%rd434, %r248;
add.s64 %rd436, %rd150, %rd434;
ld.shared.u8 %rs58, [%rd436];
setp.eq.s16	%p59, %rs58, 0;
selp.u32	%r1329, 1, 0, %p59;

BB3_72:
bfe.u32 %r359, %r16, 4, 1;
setp.ne.s32	%p60, %r1329, %r359;
@%p60 bra BB3_74;

mul.wide.u32 %rd1645, %r248, 8;
mul.wide.u32 %rd1644, %r37, 8;
cvt.u64.u32	%rd437, %r37;
st.shared.u64 [%rd303], %rd42;
cvt.u64.u32	%rd441, %r248;
st.shared.u64 [%rd301], %rd43;
add.s64 %rd445, %rd149, %rd1644;
ld.shared.u64 %rd446, [%rd445];
add.s64 %rd447, %rd149, %rd1645;
ld.shared.u64 %rd448, [%rd447];
st.shared.u64 [%rd445], %rd448;
st.shared.u64 [%rd447], %rd446;
add.s64 %rd450, %rd150, %rd437;
ld.shared.u8 %rs59, [%rd450];
add.s64 %rd451, %rd150, %rd441;
ld.shared.u8 %rs60, [%rd451];
st.shared.u8 [%rd450], %rs60;
st.shared.u8 [%rd451], %rs59;

BB3_74:
bar.sync 0;
ld.shared.u64 %rd44, [%rd228];
ld.shared.u64 %rd45, [%rd230];
setp.ge.s64	%p61, %rd45, %rd44;
@%p61 bra BB3_76;

cvt.u64.u32	%rd457, %r29;
add.s64 %rd459, %rd150, %rd457;
ld.shared.u8 %rs61, [%rd459];
mov.u32 %r1330, 1;
setp.ne.s16	%p62, %rs61, 0;
@%p62 bra BB3_77;

BB3_76:
cvt.u64.u32	%rd460, %r194;
add.s64 %rd462, %rd150, %rd460;
ld.shared.u8 %rs62, [%rd462];
setp.eq.s16	%p63, %rs62, 0;
selp.u32	%r1330, 1, 0, %p63;

BB3_77:
bfe.u32 %r381, %r16, 4, 1;
setp.ne.s32	%p64, %r1330, %r381;
@%p64 bra BB3_79;

mul.wide.u32 %rd1643, %r29, 8;
cvt.u64.u32	%rd463, %r29;
st.shared.u64 [%rd230], %rd44;
cvt.u64.u32	%rd467, %r194;
st.shared.u64 [%rd228], %rd45;
add.s64 %rd471, %rd149, %rd1643;
ld.shared.u64 %rd472, [%rd471];
add.s64 %rd473, %rd149, %rd226;
ld.shared.u64 %rd474, [%rd473];
st.shared.u64 [%rd471], %rd474;
st.shared.u64 [%rd473], %rd472;
add.s64 %rd476, %rd150, %rd463;
ld.shared.u8 %rs63, [%rd476];
add.s64 %rd477, %rd150, %rd467;
ld.shared.u8 %rs64, [%rd477];
st.shared.u8 [%rd476], %rs64;
st.shared.u8 [%rd477], %rs63;

BB3_79:
bar.sync 0;
ld.shared.u64 %rd46, [%rd181];
ld.shared.u64 %rd47, [%rd183];
setp.ge.s64	%p65, %rd47, %rd46;
@%p65 bra BB3_81;

cvt.u64.u32	%rd483, %r23;
add.s64 %rd485, %rd150, %rd483;
ld.shared.u8 %rs65, [%rd485];
mov.u32 %r1331, 1;
setp.ne.s16	%p66, %rs65, 0;
@%p66 bra BB3_82;

BB3_81:
cvt.u64.u32	%rd486, %r162;
add.s64 %rd488, %rd150, %rd486;
ld.shared.u8 %rs66, [%rd488];
setp.eq.s16	%p67, %rs66, 0;
selp.u32	%r1331, 1, 0, %p67;

BB3_82:
bfe.u32 %r403, %r16, 4, 1;
setp.ne.s32	%p68, %r1331, %r403;
@%p68 bra BB3_84;

mul.wide.u32 %rd1642, %r162, 8;
mul.wide.u32 %rd1641, %r23, 8;
cvt.u64.u32	%rd489, %r23;
st.shared.u64 [%rd183], %rd46;
cvt.u64.u32	%rd493, %r162;
st.shared.u64 [%rd181], %rd47;
add.s64 %rd497, %rd149, %rd1641;
ld.shared.u64 %rd498, [%rd497];
add.s64 %rd499, %rd149, %rd1642;
ld.shared.u64 %rd500, [%rd499];
st.shared.u64 [%rd497], %rd500;
st.shared.u64 [%rd499], %rd498;
add.s64 %rd502, %rd150, %rd489;
ld.shared.u8 %rs67, [%rd502];
add.s64 %rd503, %rd150, %rd493;
ld.shared.u8 %rs68, [%rd503];
st.shared.u8 [%rd502], %rs68;
st.shared.u8 [%rd503], %rs67;

BB3_84:
bar.sync 0;
ld.shared.u64 %rd48, [%rd161+8];
ld.shared.u64 %rd49, [%rd161];
setp.ge.s64	%p69, %rd49, %rd48;
@%p69 bra BB3_86;

cvt.u64.u32	%rd507, %r18;
add.s64 %rd509, %rd150, %rd507;
ld.shared.u8 %rs69, [%rd509];
mov.u32 %r1332, 1;
setp.ne.s16	%p70, %rs69, 0;
@%p70 bra BB3_87;

BB3_86:
cvt.u64.u32	%rd510, %r18;
add.s64 %rd512, %rd150, %rd510;
ld.shared.u8 %rs70, [%rd512+1];
setp.eq.s16	%p71, %rs70, 0;
selp.u32	%r1332, 1, 0, %p71;

BB3_87:
bfe.u32 %r417, %r16, 4, 1;
setp.ne.s32	%p72, %r1332, %r417;
@%p72 bra BB3_89;

mul.wide.u32 %rd1640, %r18, 8;
cvt.u64.u32	%rd513, %r18;
st.shared.u64 [%rd161], %rd48;
st.shared.u64 [%rd161+8], %rd49;
add.s64 %rd518, %rd149, %rd1640;
ld.shared.u64 %rd519, [%rd518];
ld.shared.u64 %rd520, [%rd518+8];
st.shared.u64 [%rd518], %rd520;
st.shared.u64 [%rd518+8], %rd519;
add.s64 %rd522, %rd150, %rd513;
ld.shared.u8 %rs71, [%rd522];
ld.shared.u8 %rs72, [%rd522+1];
st.shared.u8 [%rd522], %rs72;
st.shared.u8 [%rd522+1], %rs71;

BB3_89:
bar.sync 0;
and.b32 %r420, %r16, 31;
sub.s32 %r59, %r18, %r420;
add.s32 %r422, %r59, 32;
mul.wide.u32 %rd523, %r422, 8;
add.s64 %rd525, %rd148, %rd523;
mul.wide.u32 %rd526, %r59, 8;
add.s64 %rd527, %rd148, %rd526;
ld.shared.u64 %rd50, [%rd525];
ld.shared.u64 %rd51, [%rd527];
setp.ge.s64	%p73, %rd51, %rd50;
@%p73 bra BB3_91;

cvt.u64.u32	%rd528, %r59;
add.s64 %rd530, %rd150, %rd528;
ld.shared.u8 %rs73, [%rd530];
mov.u32 %r1333, 1;
setp.ne.s16	%p74, %rs73, 0;
@%p74 bra BB3_92;

BB3_91:
add.s32 %r1288, %r59, 32;
cvt.u64.u32	%rd531, %r1288;
add.s64 %rd533, %rd150, %rd531;
ld.shared.u8 %rs74, [%rd533];
setp.eq.s16	%p75, %rs74, 0;
selp.u32	%r1333, 1, 0, %p75;

BB3_92:
bfe.u32 %r434, %r16, 5, 1;
setp.ne.s32	%p76, %r1333, %r434;
@%p76 bra BB3_94;

mul.wide.u32 %rd1639, %r59, 8;
add.s32 %r1295, %r59, 32;
add.s64 %rd536, %rd149, %rd1639;
add.s64 %rd538, %rd149, %rd523;
cvt.u64.u32	%rd539, %r59;
st.shared.u64 [%rd527], %rd50;
cvt.u64.u32	%rd543, %r1295;
st.shared.u64 [%rd525], %rd51;
ld.shared.u64 %rd546, [%rd536];
ld.shared.u64 %rd547, [%rd538];
st.shared.u64 [%rd536], %rd547;
st.shared.u64 [%rd538], %rd546;
add.s64 %rd549, %rd150, %rd539;
ld.shared.u8 %rs75, [%rd549];
add.s64 %rd550, %rd150, %rd543;
ld.shared.u8 %rs76, [%rd550];
st.shared.u8 [%rd549], %rs76;
st.shared.u8 [%rd550], %rs75;

BB3_94:
bar.sync 0;
ld.shared.u64 %rd52, [%rd400];
ld.shared.u64 %rd53, [%rd402];
setp.ge.s64	%p77, %rd53, %rd52;
@%p77 bra BB3_96;

cvt.u64.u32	%rd556, %r47;
add.s64 %rd558, %rd150, %rd556;
ld.shared.u8 %rs77, [%rd558];
mov.u32 %r1334, 1;
setp.ne.s16	%p78, %rs77, 0;
@%p78 bra BB3_97;

BB3_96:
add.s32 %r1289, %r47, 16;
cvt.u64.u32	%rd559, %r1289;
add.s64 %rd561, %rd150, %rd559;
ld.shared.u8 %rs78, [%rd561];
setp.eq.s16	%p79, %rs78, 0;
selp.u32	%r1334, 1, 0, %p79;

BB3_97:
bfe.u32 %r457, %r16, 5, 1;
setp.ne.s32	%p80, %r1334, %r457;
@%p80 bra BB3_99;

add.s32 %r1294, %r47, 16;
mul.wide.u32 %rd1638, %r1294, 8;
mul.wide.u32 %rd1637, %r47, 8;
cvt.u64.u32	%rd562, %r47;
st.shared.u64 [%rd402], %rd52;
cvt.u64.u32	%rd566, %r1294;
st.shared.u64 [%rd400], %rd53;
add.s64 %rd570, %rd149, %rd1637;
ld.shared.u64 %rd571, [%rd570];
add.s64 %rd572, %rd149, %rd1638;
ld.shared.u64 %rd573, [%rd572];
st.shared.u64 [%rd570], %rd573;
st.shared.u64 [%rd572], %rd571;
add.s64 %rd575, %rd150, %rd562;
ld.shared.u8 %rs79, [%rd575];
add.s64 %rd576, %rd150, %rd566;
ld.shared.u8 %rs80, [%rd576];
st.shared.u8 [%rd575], %rs80;
st.shared.u8 [%rd576], %rs79;

BB3_99:
bar.sync 0;
ld.shared.u64 %rd54, [%rd301];
ld.shared.u64 %rd55, [%rd303];
setp.ge.s64	%p81, %rd55, %rd54;
@%p81 bra BB3_101;

cvt.u64.u32	%rd582, %r37;
add.s64 %rd584, %rd150, %rd582;
ld.shared.u8 %rs81, [%rd584];
mov.u32 %r1335, 1;
setp.ne.s16	%p82, %rs81, 0;
@%p82 bra BB3_102;

BB3_101:
add.s32 %r1298, %r37, 8;
cvt.u64.u32	%rd585, %r1298;
add.s64 %rd587, %rd150, %rd585;
ld.shared.u8 %rs82, [%rd587];
setp.eq.s16	%p83, %rs82, 0;
selp.u32	%r1335, 1, 0, %p83;

BB3_102:
bfe.u32 %r479, %r16, 5, 1;
setp.ne.s32	%p84, %r1335, %r479;
@%p84 bra BB3_104;

add.s32 %r1293, %r37, 8;
mul.wide.u32 %rd1636, %r1293, 8;
mul.wide.u32 %rd1635, %r37, 8;
cvt.u64.u32	%rd588, %r37;
st.shared.u64 [%rd303], %rd54;
cvt.u64.u32	%rd592, %r1293;
st.shared.u64 [%rd301], %rd55;
add.s64 %rd596, %rd149, %rd1635;
ld.shared.u64 %rd597, [%rd596];
add.s64 %rd598, %rd149, %rd1636;
ld.shared.u64 %rd599, [%rd598];
st.shared.u64 [%rd596], %rd599;
st.shared.u64 [%rd598], %rd597;
add.s64 %rd601, %rd150, %rd588;
ld.shared.u8 %rs83, [%rd601];
add.s64 %rd602, %rd150, %rd592;
ld.shared.u8 %rs84, [%rd602];
st.shared.u8 [%rd601], %rs84;
st.shared.u8 [%rd602], %rs83;

BB3_104:
bar.sync 0;
ld.shared.u64 %rd56, [%rd228];
ld.shared.u64 %rd57, [%rd230];
setp.ge.s64	%p85, %rd57, %rd56;
@%p85 bra BB3_106;

cvt.u64.u32	%rd608, %r29;
add.s64 %rd610, %rd150, %rd608;
ld.shared.u8 %rs85, [%rd610];
mov.u32 %r1336, 1;
setp.ne.s16	%p86, %rs85, 0;
@%p86 bra BB3_107;

BB3_106:
add.s32 %r1290, %r29, 4;
cvt.u64.u32	%rd611, %r1290;
add.s64 %rd613, %rd150, %rd611;
ld.shared.u8 %rs86, [%rd613];
setp.eq.s16	%p87, %rs86, 0;
selp.u32	%r1336, 1, 0, %p87;

BB3_107:
bfe.u32 %r501, %r16, 5, 1;
setp.ne.s32	%p88, %r1336, %r501;
@%p88 bra BB3_109;

mul.wide.u32 %rd1634, %r29, 8;
add.s32 %r1292, %r29, 4;
cvt.u64.u32	%rd614, %r29;
st.shared.u64 [%rd230], %rd56;
cvt.u64.u32	%rd618, %r1292;
st.shared.u64 [%rd228], %rd57;
add.s64 %rd622, %rd149, %rd1634;
ld.shared.u64 %rd623, [%rd622];
add.s64 %rd624, %rd149, %rd226;
ld.shared.u64 %rd625, [%rd624];
st.shared.u64 [%rd622], %rd625;
st.shared.u64 [%rd624], %rd623;
add.s64 %rd627, %rd150, %rd614;
ld.shared.u8 %rs87, [%rd627];
add.s64 %rd628, %rd150, %rd618;
ld.shared.u8 %rs88, [%rd628];
st.shared.u8 [%rd627], %rs88;
st.shared.u8 [%rd628], %rs87;

BB3_109:
bar.sync 0;
ld.shared.u64 %rd58, [%rd181];
ld.shared.u64 %rd59, [%rd183];
setp.ge.s64	%p89, %rd59, %rd58;
@%p89 bra BB3_111;

cvt.u64.u32	%rd634, %r23;
add.s64 %rd636, %rd150, %rd634;
ld.shared.u8 %rs89, [%rd636];
mov.u32 %r1337, 1;
setp.ne.s16	%p90, %rs89, 0;
@%p90 bra BB3_112;

BB3_111:
add.s32 %r1296, %r23, 2;
cvt.u64.u32	%rd637, %r1296;
add.s64 %rd639, %rd150, %rd637;
ld.shared.u8 %rs90, [%rd639];
setp.eq.s16	%p91, %rs90, 0;
selp.u32	%r1337, 1, 0, %p91;

BB3_112:
bfe.u32 %r523, %r16, 5, 1;
setp.ne.s32	%p92, %r1337, %r523;
@%p92 bra BB3_114;

add.s32 %r1291, %r23, 2;
mul.wide.u32 %rd1633, %r1291, 8;
mul.wide.u32 %rd1632, %r23, 8;
cvt.u64.u32	%rd640, %r23;
st.shared.u64 [%rd183], %rd58;
cvt.u64.u32	%rd644, %r1291;
st.shared.u64 [%rd181], %rd59;
add.s64 %rd648, %rd149, %rd1632;
ld.shared.u64 %rd649, [%rd648];
add.s64 %rd650, %rd149, %rd1633;
ld.shared.u64 %rd651, [%rd650];
st.shared.u64 [%rd648], %rd651;
st.shared.u64 [%rd650], %rd649;
add.s64 %rd653, %rd150, %rd640;
ld.shared.u8 %rs91, [%rd653];
add.s64 %rd654, %rd150, %rd644;
ld.shared.u8 %rs92, [%rd654];
st.shared.u8 [%rd653], %rs92;
st.shared.u8 [%rd654], %rs91;

BB3_114:
bar.sync 0;
ld.shared.u64 %rd60, [%rd161+8];
ld.shared.u64 %rd61, [%rd161];
setp.ge.s64	%p93, %rd61, %rd60;
@%p93 bra BB3_116;

cvt.u64.u32	%rd658, %r18;
add.s64 %rd660, %rd150, %rd658;
ld.shared.u8 %rs93, [%rd660];
mov.u32 %r1338, 1;
setp.ne.s16	%p94, %rs93, 0;
@%p94 bra BB3_117;

BB3_116:
cvt.u64.u32	%rd661, %r18;
add.s64 %rd663, %rd150, %rd661;
ld.shared.u8 %rs94, [%rd663+1];
setp.eq.s16	%p95, %rs94, 0;
selp.u32	%r1338, 1, 0, %p95;

BB3_117:
bfe.u32 %r537, %r16, 5, 1;
setp.ne.s32	%p96, %r1338, %r537;
@%p96 bra BB3_119;

mul.wide.u32 %rd1631, %r18, 8;
cvt.u64.u32	%rd664, %r18;
st.shared.u64 [%rd161], %rd60;
st.shared.u64 [%rd161+8], %rd61;
add.s64 %rd669, %rd149, %rd1631;
ld.shared.u64 %rd670, [%rd669];
ld.shared.u64 %rd671, [%rd669+8];
st.shared.u64 [%rd669], %rd671;
st.shared.u64 [%rd669+8], %rd670;
add.s64 %rd673, %rd150, %rd664;
ld.shared.u8 %rs95, [%rd673];
ld.shared.u8 %rs96, [%rd673+1];
st.shared.u8 [%rd673], %rs96;
st.shared.u8 [%rd673+1], %rs95;

BB3_119:
bar.sync 0;
mov.u64 %rd1630, _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r540, %r16, 63;
sub.s32 %r73, %r18, %r540;
add.s32 %r542, %r73, 64;
mul.wide.u32 %rd674, %r542, 8;
add.s64 %rd676, %rd1630, %rd674;
mul.wide.u32 %rd677, %r73, 8;
add.s64 %rd678, %rd1630, %rd677;
ld.shared.u64 %rd62, [%rd676];
ld.shared.u64 %rd63, [%rd678];
setp.ge.s64	%p97, %rd63, %rd62;
@%p97 bra BB3_121;

cvt.u64.u32	%rd679, %r73;
add.s64 %rd681, %rd150, %rd679;
ld.shared.u8 %rs97, [%rd681];
mov.u32 %r1339, 1;
setp.ne.s16	%p98, %rs97, 0;
@%p98 bra BB3_122;

BB3_121:
add.s32 %r1304, %r73, 64;
cvt.u64.u32	%rd682, %r1304;
add.s64 %rd684, %rd150, %rd682;
ld.shared.u8 %rs98, [%rd684];
setp.eq.s16	%p99, %rs98, 0;
selp.u32	%r1339, 1, 0, %p99;

BB3_122:
bfe.u32 %r554, %r16, 6, 1;
setp.ne.s32	%p100, %r1339, %r554;
@%p100 bra BB3_124;

add.s32 %r1305, %r73, 64;
mul.wide.u32 %rd1652, %r1305, 8;
mul.wide.u32 %rd1626, %r73, 8;
add.s64 %rd687, %rd149, %rd1626;
add.s64 %rd689, %rd149, %rd1652;
cvt.u64.u32	%rd690, %r73;
st.shared.u64 [%rd678], %rd62;
cvt.u64.u32	%rd694, %r1305;
st.shared.u64 [%rd676], %rd63;
ld.shared.u64 %rd697, [%rd687];
ld.shared.u64 %rd698, [%rd689];
st.shared.u64 [%rd687], %rd698;
st.shared.u64 [%rd689], %rd697;
add.s64 %rd700, %rd150, %rd690;
ld.shared.u8 %rs99, [%rd700];
add.s64 %rd701, %rd150, %rd694;
ld.shared.u8 %rs100, [%rd701];
st.shared.u8 [%rd700], %rs100;
st.shared.u8 [%rd701], %rs99;

BB3_124:
bar.sync 0;
ld.shared.u64 %rd64, [%rd525];
ld.shared.u64 %rd65, [%rd527];
setp.ge.s64	%p101, %rd65, %rd64;
@%p101 bra BB3_126;

cvt.u64.u32	%rd707, %r59;
add.s64 %rd709, %rd150, %rd707;
ld.shared.u8 %rs101, [%rd709];
mov.u32 %r1340, 1;
setp.ne.s16	%p102, %rs101, 0;
@%p102 bra BB3_127;

BB3_126:
add.s32 %r1274, %r59, 32;
cvt.u64.u32	%rd710, %r1274;
add.s64 %rd712, %rd150, %rd710;
ld.shared.u8 %rs102, [%rd712];
setp.eq.s16	%p103, %rs102, 0;
selp.u32	%r1340, 1, 0, %p103;

BB3_127:
bfe.u32 %r577, %r16, 6, 1;
setp.ne.s32	%p104, %r1340, %r577;
@%p104 bra BB3_129;

add.s32 %r1300, %r59, 32;
mul.wide.u32 %rd1647, %r1300, 8;
mul.wide.u32 %rd1625, %r59, 8;
add.s32 %r1281, %r59, 32;
cvt.u64.u32	%rd713, %r59;
st.shared.u64 [%rd527], %rd64;
cvt.u64.u32	%rd717, %r1281;
st.shared.u64 [%rd525], %rd65;
add.s64 %rd721, %rd149, %rd1625;
ld.shared.u64 %rd722, [%rd721];
add.s64 %rd723, %rd149, %rd1647;
ld.shared.u64 %rd724, [%rd723];
st.shared.u64 [%rd721], %rd724;
st.shared.u64 [%rd723], %rd722;
add.s64 %rd726, %rd150, %rd713;
ld.shared.u8 %rs103, [%rd726];
add.s64 %rd727, %rd150, %rd717;
ld.shared.u8 %rs104, [%rd727];
st.shared.u8 [%rd726], %rs104;
st.shared.u8 [%rd727], %rs103;

BB3_129:
bar.sync 0;
ld.shared.u64 %rd66, [%rd400];
ld.shared.u64 %rd67, [%rd402];
setp.ge.s64	%p105, %rd67, %rd66;
@%p105 bra BB3_131;

cvt.u64.u32	%rd733, %r47;
add.s64 %rd735, %rd150, %rd733;
ld.shared.u8 %rs105, [%rd735];
mov.u32 %r1341, 1;
setp.ne.s16	%p106, %rs105, 0;
@%p106 bra BB3_132;

BB3_131:
add.s32 %r1275, %r47, 16;
cvt.u64.u32	%rd736, %r1275;
add.s64 %rd738, %rd150, %rd736;
ld.shared.u8 %rs106, [%rd738];
setp.eq.s16	%p107, %rs106, 0;
selp.u32	%r1341, 1, 0, %p107;

BB3_132:
bfe.u32 %r599, %r16, 6, 1;
setp.ne.s32	%p108, %r1341, %r599;
@%p108 bra BB3_134;

add.s32 %r1280, %r47, 16;
mul.wide.u32 %rd1624, %r1280, 8;
mul.wide.u32 %rd1623, %r47, 8;
cvt.u64.u32	%rd739, %r47;
st.shared.u64 [%rd402], %rd66;
cvt.u64.u32	%rd743, %r1280;
st.shared.u64 [%rd400], %rd67;
add.s64 %rd747, %rd149, %rd1623;
ld.shared.u64 %rd748, [%rd747];
add.s64 %rd749, %rd149, %rd1624;
ld.shared.u64 %rd750, [%rd749];
st.shared.u64 [%rd747], %rd750;
st.shared.u64 [%rd749], %rd748;
add.s64 %rd752, %rd150, %rd739;
ld.shared.u8 %rs107, [%rd752];
add.s64 %rd753, %rd150, %rd743;
ld.shared.u8 %rs108, [%rd753];
st.shared.u8 [%rd752], %rs108;
st.shared.u8 [%rd753], %rs107;

BB3_134:
bar.sync 0;
ld.shared.u64 %rd68, [%rd301];
ld.shared.u64 %rd69, [%rd303];
setp.ge.s64	%p109, %rd69, %rd68;
@%p109 bra BB3_136;

cvt.u64.u32	%rd759, %r37;
add.s64 %rd761, %rd150, %rd759;
ld.shared.u8 %rs109, [%rd761];
mov.u32 %r1342, 1;
setp.ne.s16	%p110, %rs109, 0;
@%p110 bra BB3_137;

BB3_136:
add.s32 %r1299, %r37, 8;
cvt.u64.u32	%rd762, %r1299;
add.s64 %rd764, %rd150, %rd762;
ld.shared.u8 %rs110, [%rd764];
setp.eq.s16	%p111, %rs110, 0;
selp.u32	%r1342, 1, 0, %p111;

BB3_137:
bfe.u32 %r621, %r16, 6, 1;
setp.ne.s32	%p112, %r1342, %r621;
@%p112 bra BB3_139;

add.s32 %r1279, %r37, 8;
mul.wide.u32 %rd1622, %r1279, 8;
mul.wide.u32 %rd1621, %r37, 8;
cvt.u64.u32	%rd765, %r37;
st.shared.u64 [%rd303], %rd68;
cvt.u64.u32	%rd769, %r1279;
st.shared.u64 [%rd301], %rd69;
add.s64 %rd773, %rd149, %rd1621;
ld.shared.u64 %rd774, [%rd773];
add.s64 %rd775, %rd149, %rd1622;
ld.shared.u64 %rd776, [%rd775];
st.shared.u64 [%rd773], %rd776;
st.shared.u64 [%rd775], %rd774;
add.s64 %rd778, %rd150, %rd765;
ld.shared.u8 %rs111, [%rd778];
add.s64 %rd779, %rd150, %rd769;
ld.shared.u8 %rs112, [%rd779];
st.shared.u8 [%rd778], %rs112;
st.shared.u8 [%rd779], %rs111;

BB3_139:
bar.sync 0;
ld.shared.u64 %rd70, [%rd228];
ld.shared.u64 %rd71, [%rd230];
setp.ge.s64	%p113, %rd71, %rd70;
@%p113 bra BB3_141;

cvt.u64.u32	%rd785, %r29;
add.s64 %rd787, %rd150, %rd785;
ld.shared.u8 %rs113, [%rd787];
mov.u32 %r1343, 1;
setp.ne.s16	%p114, %rs113, 0;
@%p114 bra BB3_142;

BB3_141:
add.s32 %r1276, %r29, 4;
cvt.u64.u32	%rd788, %r1276;
add.s64 %rd790, %rd150, %rd788;
ld.shared.u8 %rs114, [%rd790];
setp.eq.s16	%p115, %rs114, 0;
selp.u32	%r1343, 1, 0, %p115;

BB3_142:
bfe.u32 %r643, %r16, 6, 1;
setp.ne.s32	%p116, %r1343, %r643;
@%p116 bra BB3_144;

add.s32 %r1301, %r29, 4;
mul.wide.u32 %rd1648, %r1301, 8;
mul.wide.u32 %rd1620, %r29, 8;
add.s32 %r1278, %r29, 4;
cvt.u64.u32	%rd791, %r29;
st.shared.u64 [%rd230], %rd70;
cvt.u64.u32	%rd795, %r1278;
st.shared.u64 [%rd228], %rd71;
add.s64 %rd799, %rd149, %rd1620;
ld.shared.u64 %rd800, [%rd799];
add.s64 %rd801, %rd149, %rd1648;
ld.shared.u64 %rd802, [%rd801];
st.shared.u64 [%rd799], %rd802;
st.shared.u64 [%rd801], %rd800;
add.s64 %rd804, %rd150, %rd791;
ld.shared.u8 %rs115, [%rd804];
add.s64 %rd805, %rd150, %rd795;
ld.shared.u8 %rs116, [%rd805];
st.shared.u8 [%rd804], %rs116;
st.shared.u8 [%rd805], %rs115;

BB3_144:
bar.sync 0;
ld.shared.u64 %rd72, [%rd181];
ld.shared.u64 %rd73, [%rd183];
setp.ge.s64	%p117, %rd73, %rd72;
@%p117 bra BB3_146;

cvt.u64.u32	%rd811, %r23;
add.s64 %rd813, %rd150, %rd811;
ld.shared.u8 %rs117, [%rd813];
mov.u32 %r1344, 1;
setp.ne.s16	%p118, %rs117, 0;
@%p118 bra BB3_147;

BB3_146:
add.s32 %r1297, %r23, 2;
cvt.u64.u32	%rd814, %r1297;
add.s64 %rd816, %rd150, %rd814;
ld.shared.u8 %rs118, [%rd816];
setp.eq.s16	%p119, %rs118, 0;
selp.u32	%r1344, 1, 0, %p119;

BB3_147:
bfe.u32 %r665, %r16, 6, 1;
setp.ne.s32	%p120, %r1344, %r665;
@%p120 bra BB3_149;

add.s32 %r1277, %r23, 2;
mul.wide.u32 %rd1619, %r1277, 8;
mul.wide.u32 %rd1618, %r23, 8;
cvt.u64.u32	%rd817, %r23;
st.shared.u64 [%rd183], %rd72;
cvt.u64.u32	%rd821, %r1277;
st.shared.u64 [%rd181], %rd73;
add.s64 %rd825, %rd149, %rd1618;
ld.shared.u64 %rd826, [%rd825];
add.s64 %rd827, %rd149, %rd1619;
ld.shared.u64 %rd828, [%rd827];
st.shared.u64 [%rd825], %rd828;
st.shared.u64 [%rd827], %rd826;
add.s64 %rd830, %rd150, %rd817;
ld.shared.u8 %rs119, [%rd830];
add.s64 %rd831, %rd150, %rd821;
ld.shared.u8 %rs120, [%rd831];
st.shared.u8 [%rd830], %rs120;
st.shared.u8 [%rd831], %rs119;

BB3_149:
bar.sync 0;
ld.shared.u64 %rd74, [%rd161+8];
ld.shared.u64 %rd75, [%rd161];
setp.ge.s64	%p121, %rd75, %rd74;
@%p121 bra BB3_151;

cvt.u64.u32	%rd835, %r18;
add.s64 %rd837, %rd150, %rd835;
ld.shared.u8 %rs121, [%rd837];
mov.u32 %r1345, 1;
setp.ne.s16	%p122, %rs121, 0;
@%p122 bra BB3_152;

BB3_151:
cvt.u64.u32	%rd838, %r18;
add.s64 %rd840, %rd150, %rd838;
ld.shared.u8 %rs122, [%rd840+1];
setp.eq.s16	%p123, %rs122, 0;
selp.u32	%r1345, 1, 0, %p123;

BB3_152:
bfe.u32 %r679, %r16, 6, 1;
setp.ne.s32	%p124, %r1345, %r679;
@%p124 bra BB3_154;

mul.wide.u32 %rd1617, %r18, 8;
cvt.u64.u32	%rd841, %r18;
st.shared.u64 [%rd161], %rd74;
st.shared.u64 [%rd161+8], %rd75;
add.s64 %rd846, %rd149, %rd1617;
ld.shared.u64 %rd847, [%rd846];
ld.shared.u64 %rd848, [%rd846+8];
st.shared.u64 [%rd846], %rd848;
st.shared.u64 [%rd846+8], %rd847;
add.s64 %rd850, %rd150, %rd841;
ld.shared.u8 %rs123, [%rd850];
ld.shared.u8 %rs124, [%rd850+1];
st.shared.u8 [%rd850], %rs124;
st.shared.u8 [%rd850+1], %rs123;

BB3_154:
bar.sync 0;
mov.u64 %rd1616, _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r682, %r16, 127;
sub.s32 %r89, %r18, %r682;
add.s32 %r684, %r89, 128;
mul.wide.u32 %rd851, %r684, 8;
add.s64 %rd853, %rd1616, %rd851;
mul.wide.u32 %rd854, %r89, 8;
add.s64 %rd855, %rd1616, %rd854;
ld.shared.u64 %rd76, [%rd853];
ld.shared.u64 %rd77, [%rd855];
setp.ge.s64	%p125, %rd77, %rd76;
@%p125 bra BB3_156;

cvt.u64.u32	%rd856, %r89;
add.s64 %rd858, %rd150, %rd856;
ld.shared.u8 %rs125, [%rd858];
mov.u32 %r1346, 1;
setp.ne.s16	%p126, %rs125, 0;
@%p126 bra BB3_157;

BB3_156:
add.s32 %r1287, %r89, 128;
cvt.u64.u32	%rd859, %r1287;
add.s64 %rd861, %rd150, %rd859;
ld.shared.u8 %rs126, [%rd861];
setp.eq.s16	%p127, %rs126, 0;
selp.u32	%r1346, 1, 0, %p127;

BB3_157:
bfe.u32 %r696, %r16, 7, 1;
setp.ne.s32	%p128, %r1346, %r696;
@%p128 bra BB3_159;

add.s32 %r1286, %r89, 128;
mul.wide.u32 %rd1629, %r1286, 8;
mul.wide.u32 %rd1615, %r89, 8;
add.s64 %rd864, %rd149, %rd1615;
add.s64 %rd866, %rd149, %rd1629;
cvt.u64.u32	%rd867, %r89;
st.shared.u64 [%rd855], %rd76;
cvt.u64.u32	%rd871, %r1286;
st.shared.u64 [%rd853], %rd77;
ld.shared.u64 %rd874, [%rd864];
ld.shared.u64 %rd875, [%rd866];
st.shared.u64 [%rd864], %rd875;
st.shared.u64 [%rd866], %rd874;
add.s64 %rd877, %rd150, %rd867;
ld.shared.u8 %rs127, [%rd877];
add.s64 %rd878, %rd150, %rd871;
ld.shared.u8 %rs128, [%rd878];
st.shared.u8 [%rd877], %rs128;
st.shared.u8 [%rd878], %rs127;

BB3_159:
bar.sync 0;
ld.shared.u64 %rd78, [%rd676];
ld.shared.u64 %rd79, [%rd678];
setp.ge.s64	%p129, %rd79, %rd78;
@%p129 bra BB3_161;

cvt.u64.u32	%rd884, %r73;
add.s64 %rd886, %rd150, %rd884;
ld.shared.u8 %rs129, [%rd886];
mov.u32 %r1347, 1;
setp.ne.s16	%p130, %rs129, 0;
@%p130 bra BB3_162;

BB3_161:
add.s32 %r1282, %r73, 64;
cvt.u64.u32	%rd887, %r1282;
add.s64 %rd889, %rd150, %rd887;
ld.shared.u8 %rs130, [%rd889];
setp.eq.s16	%p131, %rs130, 0;
selp.u32	%r1347, 1, 0, %p131;

BB3_162:
bfe.u32 %r719, %r16, 7, 1;
setp.ne.s32	%p132, %r1347, %r719;
@%p132 bra BB3_164;

add.s32 %r1285, %r73, 64;
mul.wide.u32 %rd1628, %r1285, 8;
mul.wide.u32 %rd1614, %r73, 8;
cvt.u64.u32	%rd890, %r73;
st.shared.u64 [%rd678], %rd78;
cvt.u64.u32	%rd894, %r1285;
st.shared.u64 [%rd676], %rd79;
add.s64 %rd898, %rd149, %rd1614;
ld.shared.u64 %rd899, [%rd898];
add.s64 %rd900, %rd149, %rd1628;
ld.shared.u64 %rd901, [%rd900];
st.shared.u64 [%rd898], %rd901;
st.shared.u64 [%rd900], %rd899;
add.s64 %rd903, %rd150, %rd890;
ld.shared.u8 %rs131, [%rd903];
add.s64 %rd904, %rd150, %rd894;
ld.shared.u8 %rs132, [%rd904];
st.shared.u8 [%rd903], %rs132;
st.shared.u8 [%rd904], %rs131;

BB3_164:
bar.sync 0;
ld.shared.u64 %rd80, [%rd525];
ld.shared.u64 %rd81, [%rd527];
setp.ge.s64	%p133, %rd81, %rd80;
@%p133 bra BB3_166;

cvt.u64.u32	%rd910, %r59;
add.s64 %rd912, %rd150, %rd910;
ld.shared.u8 %rs133, [%rd912];
mov.u32 %r1348, 1;
setp.ne.s16	%p134, %rs133, 0;
@%p134 bra BB3_167;

BB3_166:
add.s32 %r1265, %r59, 32;
cvt.u64.u32	%rd913, %r1265;
add.s64 %rd915, %rd150, %rd913;
ld.shared.u8 %rs134, [%rd915];
setp.eq.s16	%p135, %rs134, 0;
selp.u32	%r1348, 1, 0, %p135;

BB3_167:
bfe.u32 %r741, %r16, 7, 1;
setp.ne.s32	%p136, %r1348, %r741;
@%p136 bra BB3_169;

add.s32 %r1273, %r59, 32;
mul.wide.u32 %rd1613, %r1273, 8;
mul.wide.u32 %rd1612, %r59, 8;
cvt.u64.u32	%rd916, %r59;
st.shared.u64 [%rd527], %rd80;
cvt.u64.u32	%rd920, %r1273;
st.shared.u64 [%rd525], %rd81;
add.s64 %rd924, %rd149, %rd1612;
ld.shared.u64 %rd925, [%rd924];
add.s64 %rd926, %rd149, %rd1613;
ld.shared.u64 %rd927, [%rd926];
st.shared.u64 [%rd924], %rd927;
st.shared.u64 [%rd926], %rd925;
add.s64 %rd929, %rd150, %rd916;
ld.shared.u8 %rs135, [%rd929];
add.s64 %rd930, %rd150, %rd920;
ld.shared.u8 %rs136, [%rd930];
st.shared.u8 [%rd929], %rs136;
st.shared.u8 [%rd930], %rs135;

BB3_169:
bar.sync 0;
ld.shared.u64 %rd82, [%rd400];
ld.shared.u64 %rd83, [%rd402];
setp.ge.s64	%p137, %rd83, %rd82;
@%p137 bra BB3_171;

cvt.u64.u32	%rd936, %r47;
add.s64 %rd938, %rd150, %rd936;
ld.shared.u8 %rs137, [%rd938];
mov.u32 %r1349, 1;
setp.ne.s16	%p138, %rs137, 0;
@%p138 bra BB3_172;

BB3_171:
add.s32 %r1266, %r47, 16;
cvt.u64.u32	%rd939, %r1266;
add.s64 %rd941, %rd150, %rd939;
ld.shared.u8 %rs138, [%rd941];
setp.eq.s16	%p139, %rs138, 0;
selp.u32	%r1349, 1, 0, %p139;

BB3_172:
bfe.u32 %r763, %r16, 7, 1;
setp.ne.s32	%p140, %r1349, %r763;
@%p140 bra BB3_174;

add.s32 %r1272, %r47, 16;
mul.wide.u32 %rd1611, %r1272, 8;
mul.wide.u32 %rd1610, %r47, 8;
cvt.u64.u32	%rd942, %r47;
st.shared.u64 [%rd402], %rd82;
cvt.u64.u32	%rd946, %r1272;
st.shared.u64 [%rd400], %rd83;
add.s64 %rd950, %rd149, %rd1610;
ld.shared.u64 %rd951, [%rd950];
add.s64 %rd952, %rd149, %rd1611;
ld.shared.u64 %rd953, [%rd952];
st.shared.u64 [%rd950], %rd953;
st.shared.u64 [%rd952], %rd951;
add.s64 %rd955, %rd150, %rd942;
ld.shared.u8 %rs139, [%rd955];
add.s64 %rd956, %rd150, %rd946;
ld.shared.u8 %rs140, [%rd956];
st.shared.u8 [%rd955], %rs140;
st.shared.u8 [%rd956], %rs139;

BB3_174:
bar.sync 0;
ld.shared.u64 %rd84, [%rd301];
ld.shared.u64 %rd85, [%rd303];
setp.ge.s64	%p141, %rd85, %rd84;
@%p141 bra BB3_176;

cvt.u64.u32	%rd962, %r37;
add.s64 %rd964, %rd150, %rd962;
ld.shared.u8 %rs141, [%rd964];
mov.u32 %r1350, 1;
setp.ne.s16	%p142, %rs141, 0;
@%p142 bra BB3_177;

BB3_176:
add.s32 %r1267, %r37, 8;
cvt.u64.u32	%rd965, %r1267;
add.s64 %rd967, %rd150, %rd965;
ld.shared.u8 %rs142, [%rd967];
setp.eq.s16	%p143, %rs142, 0;
selp.u32	%r1350, 1, 0, %p143;

BB3_177:
bfe.u32 %r785, %r16, 7, 1;
setp.ne.s32	%p144, %r1350, %r785;
@%p144 bra BB3_179;

add.s32 %r1271, %r37, 8;
mul.wide.u32 %rd1609, %r1271, 8;
mul.wide.u32 %rd1608, %r37, 8;
cvt.u64.u32	%rd968, %r37;
st.shared.u64 [%rd303], %rd84;
cvt.u64.u32	%rd972, %r1271;
st.shared.u64 [%rd301], %rd85;
add.s64 %rd976, %rd149, %rd1608;
ld.shared.u64 %rd977, [%rd976];
add.s64 %rd978, %rd149, %rd1609;
ld.shared.u64 %rd979, [%rd978];
st.shared.u64 [%rd976], %rd979;
st.shared.u64 [%rd978], %rd977;
add.s64 %rd981, %rd150, %rd968;
ld.shared.u8 %rs143, [%rd981];
add.s64 %rd982, %rd150, %rd972;
ld.shared.u8 %rs144, [%rd982];
st.shared.u8 [%rd981], %rs144;
st.shared.u8 [%rd982], %rs143;

BB3_179:
bar.sync 0;
ld.shared.u64 %rd86, [%rd228];
ld.shared.u64 %rd87, [%rd230];
setp.ge.s64	%p145, %rd87, %rd86;
@%p145 bra BB3_181;

cvt.u64.u32	%rd988, %r29;
add.s64 %rd990, %rd150, %rd988;
ld.shared.u8 %rs145, [%rd990];
mov.u32 %r1351, 1;
setp.ne.s16	%p146, %rs145, 0;
@%p146 bra BB3_182;

BB3_181:
add.s32 %r1268, %r29, 4;
cvt.u64.u32	%rd991, %r1268;
add.s64 %rd993, %rd150, %rd991;
ld.shared.u8 %rs146, [%rd993];
setp.eq.s16	%p147, %rs146, 0;
selp.u32	%r1351, 1, 0, %p147;

BB3_182:
bfe.u32 %r807, %r16, 7, 1;
setp.ne.s32	%p148, %r1351, %r807;
@%p148 bra BB3_184;

add.s32 %r1284, %r29, 4;
mul.wide.u32 %rd1627, %r1284, 8;
mul.wide.u32 %rd1607, %r29, 8;
add.s32 %r1270, %r29, 4;
cvt.u64.u32	%rd994, %r29;
st.shared.u64 [%rd230], %rd86;
cvt.u64.u32	%rd998, %r1270;
st.shared.u64 [%rd228], %rd87;
add.s64 %rd1002, %rd149, %rd1607;
ld.shared.u64 %rd1003, [%rd1002];
add.s64 %rd1004, %rd149, %rd1627;
ld.shared.u64 %rd1005, [%rd1004];
st.shared.u64 [%rd1002], %rd1005;
st.shared.u64 [%rd1004], %rd1003;
add.s64 %rd1007, %rd150, %rd994;
ld.shared.u8 %rs147, [%rd1007];
add.s64 %rd1008, %rd150, %rd998;
ld.shared.u8 %rs148, [%rd1008];
st.shared.u8 [%rd1007], %rs148;
st.shared.u8 [%rd1008], %rs147;

BB3_184:
bar.sync 0;
ld.shared.u64 %rd88, [%rd181];
ld.shared.u64 %rd89, [%rd183];
setp.ge.s64	%p149, %rd89, %rd88;
@%p149 bra BB3_186;

cvt.u64.u32	%rd1014, %r23;
add.s64 %rd1016, %rd150, %rd1014;
ld.shared.u8 %rs149, [%rd1016];
mov.u32 %r1352, 1;
setp.ne.s16	%p150, %rs149, 0;
@%p150 bra BB3_187;

BB3_186:
add.s32 %r1283, %r23, 2;
cvt.u64.u32	%rd1017, %r1283;
add.s64 %rd1019, %rd150, %rd1017;
ld.shared.u8 %rs150, [%rd1019];
setp.eq.s16	%p151, %rs150, 0;
selp.u32	%r1352, 1, 0, %p151;

BB3_187:
bfe.u32 %r829, %r16, 7, 1;
setp.ne.s32	%p152, %r1352, %r829;
@%p152 bra BB3_189;

add.s32 %r1269, %r23, 2;
mul.wide.u32 %rd1606, %r1269, 8;
mul.wide.u32 %rd1605, %r23, 8;
cvt.u64.u32	%rd1020, %r23;
st.shared.u64 [%rd183], %rd88;
cvt.u64.u32	%rd1024, %r1269;
st.shared.u64 [%rd181], %rd89;
add.s64 %rd1028, %rd149, %rd1605;
ld.shared.u64 %rd1029, [%rd1028];
add.s64 %rd1030, %rd149, %rd1606;
ld.shared.u64 %rd1031, [%rd1030];
st.shared.u64 [%rd1028], %rd1031;
st.shared.u64 [%rd1030], %rd1029;
add.s64 %rd1033, %rd150, %rd1020;
ld.shared.u8 %rs151, [%rd1033];
add.s64 %rd1034, %rd150, %rd1024;
ld.shared.u8 %rs152, [%rd1034];
st.shared.u8 [%rd1033], %rs152;
st.shared.u8 [%rd1034], %rs151;

BB3_189:
bar.sync 0;
ld.shared.u64 %rd90, [%rd161+8];
ld.shared.u64 %rd91, [%rd161];
setp.ge.s64	%p153, %rd91, %rd90;
@%p153 bra BB3_191;

cvt.u64.u32	%rd1038, %r18;
add.s64 %rd1040, %rd150, %rd1038;
ld.shared.u8 %rs153, [%rd1040];
mov.u32 %r1353, 1;
setp.ne.s16	%p154, %rs153, 0;
@%p154 bra BB3_192;

BB3_191:
cvt.u64.u32	%rd1041, %r18;
add.s64 %rd1043, %rd150, %rd1041;
ld.shared.u8 %rs154, [%rd1043+1];
setp.eq.s16	%p155, %rs154, 0;
selp.u32	%r1353, 1, 0, %p155;

BB3_192:
bfe.u32 %r843, %r16, 7, 1;
setp.ne.s32	%p156, %r1353, %r843;
@%p156 bra BB3_194;

mul.wide.u32 %rd1604, %r18, 8;
cvt.u64.u32	%rd1044, %r18;
st.shared.u64 [%rd161], %rd90;
st.shared.u64 [%rd161+8], %rd91;
add.s64 %rd1049, %rd149, %rd1604;
ld.shared.u64 %rd1050, [%rd1049];
ld.shared.u64 %rd1051, [%rd1049+8];
st.shared.u64 [%rd1049], %rd1051;
st.shared.u64 [%rd1049+8], %rd1050;
add.s64 %rd1053, %rd150, %rd1044;
ld.shared.u8 %rs155, [%rd1053];
ld.shared.u8 %rs156, [%rd1053+1];
st.shared.u8 [%rd1053], %rs156;
st.shared.u8 [%rd1053+1], %rs155;

BB3_194:
bar.sync 0;
mov.u64 %rd1603, _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r846, %r16, 255;
sub.s32 %r107, %r18, %r846;
add.s32 %r848, %r107, 256;
mul.wide.u32 %rd1054, %r848, 8;
add.s64 %rd1056, %rd1603, %rd1054;
mul.wide.u32 %rd1057, %r107, 8;
add.s64 %rd1058, %rd1603, %rd1057;
ld.shared.u64 %rd92, [%rd1056];
ld.shared.u64 %rd93, [%rd1058];
setp.ge.s64	%p157, %rd93, %rd92;
@%p157 bra BB3_196;

cvt.u64.u32	%rd1059, %r107;
add.s64 %rd1061, %rd150, %rd1059;
ld.shared.u8 %rs157, [%rd1061];
mov.u32 %r1354, 1;
setp.ne.s16	%p158, %rs157, 0;
@%p158 bra BB3_197;

BB3_196:
add.s32 %r1302, %r107, 256;
cvt.u64.u32	%rd1062, %r1302;
add.s64 %rd1064, %rd150, %rd1062;
ld.shared.u8 %rs158, [%rd1064];
setp.eq.s16	%p159, %rs158, 0;
selp.u32	%r1354, 1, 0, %p159;

BB3_197:
mov.u32 %r1312, %tid.x;
bfe.u32 %r860, %r1312, 8, 1;
setp.ne.s32	%p160, %r1354, %r860;
@%p160 bra BB3_199;

mul.wide.u32 %rd1664, %r107, 8;
mov.u64 %rd1663, _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1662, %rd1663, %rd1664;
add.s32 %r1303, %r107, 256;
mul.wide.u32 %rd1649, %r1303, 8;
mul.wide.u32 %rd1594, %r107, 8;
add.s64 %rd1067, %rd149, %rd1594;
add.s64 %rd1069, %rd149, %rd1649;
cvt.u64.u32	%rd1070, %r107;
st.shared.u64 [%rd1662], %rd92;
cvt.u64.u32	%rd1074, %r1303;
st.shared.u64 [%rd1056], %rd93;
ld.shared.u64 %rd1077, [%rd1067];
ld.shared.u64 %rd1078, [%rd1069];
st.shared.u64 [%rd1067], %rd1078;
st.shared.u64 [%rd1069], %rd1077;
add.s64 %rd1080, %rd150, %rd1070;
ld.shared.u8 %rs159, [%rd1080];
add.s64 %rd1081, %rd150, %rd1074;
ld.shared.u8 %rs160, [%rd1081];
st.shared.u8 [%rd1080], %rs160;
st.shared.u8 [%rd1081], %rs159;

BB3_199:
bar.sync 0;
ld.shared.u64 %rd94, [%rd853];
ld.shared.u64 %rd95, [%rd855];
setp.ge.s64	%p161, %rd95, %rd94;
@%p161 bra BB3_201;

cvt.u64.u32	%rd1087, %r89;
add.s64 %rd1089, %rd150, %rd1087;
ld.shared.u8 %rs161, [%rd1089];
mov.u32 %r1355, 1;
setp.ne.s16	%p162, %rs161, 0;
@%p162 bra BB3_202;

BB3_201:
add.s32 %r1257, %r89, 128;
cvt.u64.u32	%rd1090, %r1257;
add.s64 %rd1092, %rd150, %rd1090;
ld.shared.u8 %rs162, [%rd1092];
setp.eq.s16	%p163, %rs162, 0;
selp.u32	%r1355, 1, 0, %p163;

BB3_202:
mov.u32 %r1313, %tid.x;
bfe.u32 %r883, %r1313, 8, 1;
setp.ne.s32	%p164, %r1355, %r883;
@%p164 bra BB3_204;

add.s32 %r1259, %r89, 128;
mul.wide.u32 %rd1598, %r1259, 8;
mul.wide.u32 %rd1593, %r89, 8;
cvt.u64.u32	%rd1093, %r89;
st.shared.u64 [%rd855], %rd94;
cvt.u64.u32	%rd1097, %r1259;
st.shared.u64 [%rd853], %rd95;
add.s64 %rd1101, %rd149, %rd1593;
ld.shared.u64 %rd1102, [%rd1101];
add.s64 %rd1103, %rd149, %rd1598;
ld.shared.u64 %rd1104, [%rd1103];
st.shared.u64 [%rd1101], %rd1104;
st.shared.u64 [%rd1103], %rd1102;
add.s64 %rd1106, %rd150, %rd1093;
ld.shared.u8 %rs163, [%rd1106];
add.s64 %rd1107, %rd150, %rd1097;
ld.shared.u8 %rs164, [%rd1107];
st.shared.u8 [%rd1106], %rs164;
st.shared.u8 [%rd1107], %rs163;

BB3_204:
bar.sync 0;
ld.shared.u64 %rd96, [%rd676];
ld.shared.u64 %rd97, [%rd678];
setp.ge.s64	%p165, %rd97, %rd96;
@%p165 bra BB3_206;

cvt.u64.u32	%rd1113, %r73;
add.s64 %rd1115, %rd150, %rd1113;
ld.shared.u8 %rs165, [%rd1115];
mov.u32 %r1356, 1;
setp.ne.s16	%p166, %rs165, 0;
@%p166 bra BB3_207;

BB3_206:
add.s32 %r1245, %r73, 64;
cvt.u64.u32	%rd1116, %r1245;
add.s64 %rd1118, %rd150, %rd1116;
ld.shared.u8 %rs166, [%rd1118];
setp.eq.s16	%p167, %rs166, 0;
selp.u32	%r1356, 1, 0, %p167;

BB3_207:
mov.u32 %r1309, %tid.x;
bfe.u32 %r905, %r1309, 8, 1;
setp.ne.s32	%p168, %r1356, %r905;
@%p168 bra BB3_209;

add.s32 %r1256, %r73, 64;
mul.wide.u32 %rd1592, %r1256, 8;
mul.wide.u32 %rd1591, %r73, 8;
cvt.u64.u32	%rd1119, %r73;
st.shared.u64 [%rd678], %rd96;
cvt.u64.u32	%rd1123, %r1256;
st.shared.u64 [%rd676], %rd97;
add.s64 %rd1127, %rd149, %rd1591;
ld.shared.u64 %rd1128, [%rd1127];
add.s64 %rd1129, %rd149, %rd1592;
ld.shared.u64 %rd1130, [%rd1129];
st.shared.u64 [%rd1127], %rd1130;
st.shared.u64 [%rd1129], %rd1128;
add.s64 %rd1132, %rd150, %rd1119;
ld.shared.u8 %rs167, [%rd1132];
add.s64 %rd1133, %rd150, %rd1123;
ld.shared.u8 %rs168, [%rd1133];
st.shared.u8 [%rd1132], %rs168;
st.shared.u8 [%rd1133], %rs167;

BB3_209:
bar.sync 0;
ld.shared.u64 %rd98, [%rd525];
ld.shared.u64 %rd99, [%rd527];
setp.ge.s64	%p169, %rd99, %rd98;
@%p169 bra BB3_211;

cvt.u64.u32	%rd1139, %r59;
add.s64 %rd1141, %rd150, %rd1139;
ld.shared.u8 %rs169, [%rd1141];
mov.u32 %r1357, 1;
setp.ne.s16	%p170, %rs169, 0;
@%p170 bra BB3_212;

BB3_211:
add.s32 %r1246, %r59, 32;
cvt.u64.u32	%rd1142, %r1246;
add.s64 %rd1144, %rd150, %rd1142;
ld.shared.u8 %rs170, [%rd1144];
setp.eq.s16	%p171, %rs170, 0;
selp.u32	%r1357, 1, 0, %p171;

BB3_212:
mov.u32 %r1310, %tid.x;
bfe.u32 %r927, %r1310, 8, 1;
setp.ne.s32	%p172, %r1357, %r927;
@%p172 bra BB3_214;

add.s32 %r1255, %r59, 32;
mul.wide.u32 %rd1590, %r1255, 8;
mul.wide.u32 %rd1589, %r59, 8;
cvt.u64.u32	%rd1145, %r59;
st.shared.u64 [%rd527], %rd98;
cvt.u64.u32	%rd1149, %r1255;
st.shared.u64 [%rd525], %rd99;
add.s64 %rd1153, %rd149, %rd1589;
ld.shared.u64 %rd1154, [%rd1153];
add.s64 %rd1155, %rd149, %rd1590;
ld.shared.u64 %rd1156, [%rd1155];
st.shared.u64 [%rd1153], %rd1156;
st.shared.u64 [%rd1155], %rd1154;
add.s64 %rd1158, %rd150, %rd1145;
ld.shared.u8 %rs171, [%rd1158];
add.s64 %rd1159, %rd150, %rd1149;
ld.shared.u8 %rs172, [%rd1159];
st.shared.u8 [%rd1158], %rs172;
st.shared.u8 [%rd1159], %rs171;

BB3_214:
bar.sync 0;
ld.shared.u64 %rd100, [%rd400];
ld.shared.u64 %rd101, [%rd402];
setp.ge.s64	%p173, %rd101, %rd100;
@%p173 bra BB3_216;

cvt.u64.u32	%rd1165, %r47;
add.s64 %rd1167, %rd150, %rd1165;
ld.shared.u8 %rs173, [%rd1167];
mov.u32 %r1358, 1;
setp.ne.s16	%p174, %rs173, 0;
@%p174 bra BB3_217;

BB3_216:
add.s32 %r1247, %r47, 16;
cvt.u64.u32	%rd1168, %r1247;
add.s64 %rd1170, %rd150, %rd1168;
ld.shared.u8 %rs174, [%rd1170];
setp.eq.s16	%p175, %rs174, 0;
selp.u32	%r1358, 1, 0, %p175;

BB3_217:
mov.u32 %r1311, %tid.x;
bfe.u32 %r949, %r1311, 8, 1;
setp.ne.s32	%p176, %r1358, %r949;
@%p176 bra BB3_219;

add.s32 %r1254, %r47, 16;
mul.wide.u32 %rd1588, %r1254, 8;
mul.wide.u32 %rd1587, %r47, 8;
cvt.u64.u32	%rd1171, %r47;
st.shared.u64 [%rd402], %rd100;
cvt.u64.u32	%rd1175, %r1254;
st.shared.u64 [%rd400], %rd101;
add.s64 %rd1179, %rd149, %rd1587;
ld.shared.u64 %rd1180, [%rd1179];
add.s64 %rd1181, %rd149, %rd1588;
ld.shared.u64 %rd1182, [%rd1181];
st.shared.u64 [%rd1179], %rd1182;
st.shared.u64 [%rd1181], %rd1180;
add.s64 %rd1184, %rd150, %rd1171;
ld.shared.u8 %rs175, [%rd1184];
add.s64 %rd1185, %rd150, %rd1175;
ld.shared.u8 %rs176, [%rd1185];
st.shared.u8 [%rd1184], %rs176;
st.shared.u8 [%rd1185], %rs175;

BB3_219:
bar.sync 0;
ld.shared.u64 %rd102, [%rd301];
ld.shared.u64 %rd103, [%rd303];
setp.ge.s64	%p177, %rd103, %rd102;
@%p177 bra BB3_221;

cvt.u64.u32	%rd1191, %r37;
add.s64 %rd1193, %rd150, %rd1191;
ld.shared.u8 %rs177, [%rd1193];
mov.u32 %r1359, 1;
setp.ne.s16	%p178, %rs177, 0;
@%p178 bra BB3_222;

BB3_221:
add.s32 %r1248, %r37, 8;
cvt.u64.u32	%rd1194, %r1248;
add.s64 %rd1196, %rd150, %rd1194;
ld.shared.u8 %rs178, [%rd1196];
setp.eq.s16	%p179, %rs178, 0;
selp.u32	%r1359, 1, 0, %p179;

BB3_222:
mov.u32 %r1306, %tid.x;
bfe.u32 %r971, %r1306, 8, 1;
setp.ne.s32	%p180, %r1359, %r971;
@%p180 bra BB3_224;

add.s32 %r1253, %r37, 8;
mul.wide.u32 %rd1586, %r1253, 8;
mul.wide.u32 %rd1585, %r37, 8;
cvt.u64.u32	%rd1197, %r37;
st.shared.u64 [%rd303], %rd102;
cvt.u64.u32	%rd1201, %r1253;
st.shared.u64 [%rd301], %rd103;
add.s64 %rd1205, %rd149, %rd1585;
ld.shared.u64 %rd1206, [%rd1205];
add.s64 %rd1207, %rd149, %rd1586;
ld.shared.u64 %rd1208, [%rd1207];
st.shared.u64 [%rd1205], %rd1208;
st.shared.u64 [%rd1207], %rd1206;
add.s64 %rd1210, %rd150, %rd1197;
ld.shared.u8 %rs179, [%rd1210];
add.s64 %rd1211, %rd150, %rd1201;
ld.shared.u8 %rs180, [%rd1211];
st.shared.u8 [%rd1210], %rs180;
st.shared.u8 [%rd1211], %rs179;

BB3_224:
bar.sync 0;
ld.shared.u64 %rd104, [%rd228];
ld.shared.u64 %rd105, [%rd230];
setp.ge.s64	%p181, %rd105, %rd104;
@%p181 bra BB3_226;

cvt.u64.u32	%rd1217, %r29;
add.s64 %rd1219, %rd150, %rd1217;
ld.shared.u8 %rs181, [%rd1219];
mov.u32 %r1360, 1;
setp.ne.s16	%p182, %rs181, 0;
@%p182 bra BB3_227;

BB3_226:
add.s32 %r1249, %r29, 4;
cvt.u64.u32	%rd1220, %r1249;
add.s64 %rd1222, %rd150, %rd1220;
ld.shared.u8 %rs182, [%rd1222];
setp.eq.s16	%p183, %rs182, 0;
selp.u32	%r1360, 1, 0, %p183;

BB3_227:
mov.u32 %r1307, %tid.x;
bfe.u32 %r993, %r1307, 8, 1;
setp.ne.s32	%p184, %r1360, %r993;
@%p184 bra BB3_229;

add.s32 %r1258, %r29, 4;
mul.wide.u32 %rd1597, %r1258, 8;
mul.wide.u32 %rd1584, %r29, 8;
add.s32 %r1252, %r29, 4;
cvt.u64.u32	%rd1223, %r29;
st.shared.u64 [%rd230], %rd104;
cvt.u64.u32	%rd1227, %r1252;
st.shared.u64 [%rd228], %rd105;
add.s64 %rd1231, %rd149, %rd1584;
ld.shared.u64 %rd1232, [%rd1231];
add.s64 %rd1233, %rd149, %rd1597;
ld.shared.u64 %rd1234, [%rd1233];
st.shared.u64 [%rd1231], %rd1234;
st.shared.u64 [%rd1233], %rd1232;
add.s64 %rd1236, %rd150, %rd1223;
ld.shared.u8 %rs183, [%rd1236];
add.s64 %rd1237, %rd150, %rd1227;
ld.shared.u8 %rs184, [%rd1237];
st.shared.u8 [%rd1236], %rs184;
st.shared.u8 [%rd1237], %rs183;

BB3_229:
bar.sync 0;
ld.shared.u64 %rd106, [%rd181];
ld.shared.u64 %rd107, [%rd183];
setp.ge.s64	%p185, %rd107, %rd106;
@%p185 bra BB3_231;

cvt.u64.u32	%rd1243, %r23;
add.s64 %rd1245, %rd150, %rd1243;
ld.shared.u8 %rs185, [%rd1245];
mov.u32 %r1361, 1;
setp.ne.s16	%p186, %rs185, 0;
@%p186 bra BB3_232;

BB3_231:
add.s32 %r1250, %r23, 2;
cvt.u64.u32	%rd1246, %r1250;
add.s64 %rd1248, %rd150, %rd1246;
ld.shared.u8 %rs186, [%rd1248];
setp.eq.s16	%p187, %rs186, 0;
selp.u32	%r1361, 1, 0, %p187;

BB3_232:
mov.u32 %r1308, %tid.x;
bfe.u32 %r1015, %r1308, 8, 1;
setp.ne.s32	%p188, %r1361, %r1015;
@%p188 bra BB3_234;

add.s32 %r1251, %r23, 2;
mul.wide.u32 %rd1583, %r1251, 8;
mul.wide.u32 %rd1582, %r23, 8;
cvt.u64.u32	%rd1249, %r23;
st.shared.u64 [%rd183], %rd106;
cvt.u64.u32	%rd1253, %r1251;
st.shared.u64 [%rd181], %rd107;
add.s64 %rd1257, %rd149, %rd1582;
ld.shared.u64 %rd1258, [%rd1257];
add.s64 %rd1259, %rd149, %rd1583;
ld.shared.u64 %rd1260, [%rd1259];
st.shared.u64 [%rd1257], %rd1260;
st.shared.u64 [%rd1259], %rd1258;
add.s64 %rd1262, %rd150, %rd1249;
ld.shared.u8 %rs187, [%rd1262];
add.s64 %rd1263, %rd150, %rd1253;
ld.shared.u8 %rs188, [%rd1263];
st.shared.u8 [%rd1262], %rs188;
st.shared.u8 [%rd1263], %rs187;

BB3_234:
bar.sync 0;
ld.shared.u64 %rd108, [%rd161+8];
ld.shared.u64 %rd109, [%rd161];
setp.ge.s64	%p189, %rd109, %rd108;
@%p189 bra BB3_236;

cvt.u64.u32	%rd1267, %r18;
add.s64 %rd1269, %rd150, %rd1267;
ld.shared.u8 %rs189, [%rd1269];
mov.u32 %r1362, 1;
setp.ne.s16	%p190, %rs189, 0;
@%p190 bra BB3_237;

BB3_236:
cvt.u64.u32	%rd1270, %r18;
add.s64 %rd1272, %rd150, %rd1270;
ld.shared.u8 %rs190, [%rd1272+1];
setp.eq.s16	%p191, %rs190, 0;
selp.u32	%r1362, 1, 0, %p191;

BB3_237:
mov.u32 %r1260, %tid.x;
bfe.u32 %r1029, %r1260, 8, 1;
setp.ne.s32	%p192, %r1362, %r1029;
@%p192 bra BB3_239;

mul.wide.u32 %rd1596, %r18, 8;
cvt.u64.u32	%rd1273, %r18;
st.shared.u64 [%rd161], %rd108;
st.shared.u64 [%rd161+8], %rd109;
add.s64 %rd1278, %rd149, %rd1596;
ld.shared.u64 %rd1279, [%rd1278];
ld.shared.u64 %rd1280, [%rd1278+8];
st.shared.u64 [%rd1278], %rd1280;
st.shared.u64 [%rd1278+8], %rd1279;
add.s64 %rd1282, %rd150, %rd1273;
ld.shared.u8 %rs191, [%rd1282];
ld.shared.u8 %rs192, [%rd1282+1];
st.shared.u8 [%rd1282], %rs192;
st.shared.u8 [%rd1282+1], %rs191;

BB3_239:
bar.sync 0;
mov.u32 %r1261, %tid.x;
mov.u64 %rd1581, _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r1032, %r1261, 511;
sub.s32 %r1033, %r18, %r1032;
add.s32 %r1034, %r1033, 512;
mul.wide.u32 %rd1283, %r1034, 8;
add.s64 %rd1285, %rd1581, %rd1283;
mul.wide.u32 %rd1286, %r1033, 8;
add.s64 %rd1287, %rd1581, %rd1286;
ld.shared.u64 %rd110, [%rd1285];
ld.shared.u64 %rd111, [%rd1287];
setp.ge.s64	%p193, %rd111, %rd110;
@%p193 bra BB3_241;

cvt.u64.u32	%rd1288, %r1033;
add.s64 %rd1290, %rd150, %rd1288;
ld.shared.u8 %rs193, [%rd1290];
setp.ne.s16	%p194, %rs193, 0;
@%p194 bra BB3_243;

BB3_241:
add.s32 %r1263, %r1033, 512;
cvt.u64.u32	%rd1291, %r1263;
add.s64 %rd1293, %rd150, %rd1291;
ld.shared.u8 %rs1, [%rd1293];
setp.eq.s16	%p195, %rs1, 0;
@%p195 bra BB3_243;

mul.wide.u32 %rd1655, %r1034, 8;
mov.u64 %rd1654, _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1653, %rd1654, %rd1655;
mul.wide.u32 %rd1602, %r1033, 8;
mov.u64 %rd1601, _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1600, %rd1601, %rd1602;
add.s32 %r1264, %r1033, 512;
mul.wide.u32 %rd1565, %r1264, 8;
mul.wide.u32 %rd1564, %r1033, 8;
cvt.u64.u32	%rd1294, %r1033;
st.shared.u64 [%rd1600], %rd110;
st.shared.u64 [%rd1653], %rd111;
add.s64 %rd1302, %rd149, %rd1564;
ld.shared.u64 %rd1303, [%rd1302];
add.s64 %rd1304, %rd149, %rd1565;
ld.shared.u64 %rd1305, [%rd1304];
st.shared.u64 [%rd1302], %rd1305;
st.shared.u64 [%rd1304], %rd1303;
add.s64 %rd1307, %rd150, %rd1294;
ld.shared.u8 %rs194, [%rd1307];
st.shared.u8 [%rd1307], %rs1;
st.shared.u8 [%rd1293], %rs194;

BB3_243:
bar.sync 0;
mul.wide.u32 %rd1661, %r107, 8;
mov.u64 %rd1660, _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1659, %rd1660, %rd1661;
ld.shared.u64 %rd112, [%rd1056];
ld.shared.u64 %rd113, [%rd1659];
setp.ge.s64	%p196, %rd113, %rd112;
@%p196 bra BB3_245;

cvt.u64.u32	%rd1314, %r107;
add.s64 %rd1316, %rd150, %rd1314;
ld.shared.u8 %rs195, [%rd1316];
setp.ne.s16	%p197, %rs195, 0;
@%p197 bra BB3_247;

BB3_245:
add.s32 %r1219, %r107, 256;
cvt.u64.u32	%rd1317, %r1219;
add.s64 %rd1319, %rd150, %rd1317;
ld.shared.u8 %rs2, [%rd1319];
setp.eq.s16	%p198, %rs2, 0;
@%p198 bra BB3_247;

mul.wide.u32 %rd1658, %r107, 8;
mov.u64 %rd1657, _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1656, %rd1657, %rd1658;
mul.wide.u32 %rd1599, %r848, 8;
mul.wide.u32 %rd1566, %r107, 8;
cvt.u64.u32	%rd1320, %r107;
st.shared.u64 [%rd1656], %rd112;
st.shared.u64 [%rd1056], %rd113;
add.s64 %rd1328, %rd149, %rd1566;
ld.shared.u64 %rd1329, [%rd1328];
add.s64 %rd1330, %rd149, %rd1599;
ld.shared.u64 %rd1331, [%rd1330];
st.shared.u64 [%rd1328], %rd1331;
st.shared.u64 [%rd1330], %rd1329;
add.s64 %rd1333, %rd150, %rd1320;
ld.shared.u8 %rs196, [%rd1333];
st.shared.u8 [%rd1333], %rs2;
st.shared.u8 [%rd1319], %rs196;

BB3_247:
bar.sync 0;
ld.shared.u64 %rd114, [%rd853];
ld.shared.u64 %rd115, [%rd855];
setp.ge.s64	%p199, %rd115, %rd114;
@%p199 bra BB3_249;

cvt.u64.u32	%rd1340, %r89;
add.s64 %rd1342, %rd150, %rd1340;
ld.shared.u8 %rs197, [%rd1342];
setp.ne.s16	%p200, %rs197, 0;
@%p200 bra BB3_251;

BB3_249:
add.s32 %r1220, %r89, 128;
cvt.u64.u32	%rd1343, %r1220;
add.s64 %rd1345, %rd150, %rd1343;
ld.shared.u8 %rs3, [%rd1345];
setp.eq.s16	%p201, %rs3, 0;
@%p201 bra BB3_251;

add.s32 %r1221, %r89, 128;
mul.wide.u32 %rd1568, %r1221, 8;
mul.wide.u32 %rd1567, %r89, 8;
cvt.u64.u32	%rd1346, %r89;
st.shared.u64 [%rd855], %rd114;
st.shared.u64 [%rd853], %rd115;
add.s64 %rd1354, %rd149, %rd1567;
ld.shared.u64 %rd1355, [%rd1354];
add.s64 %rd1356, %rd149, %rd1568;
ld.shared.u64 %rd1357, [%rd1356];
st.shared.u64 [%rd1354], %rd1357;
st.shared.u64 [%rd1356], %rd1355;
add.s64 %rd1359, %rd150, %rd1346;
ld.shared.u8 %rs198, [%rd1359];
st.shared.u8 [%rd1359], %rs3;
st.shared.u8 [%rd1345], %rs198;

BB3_251:
bar.sync 0;
ld.shared.u64 %rd116, [%rd676];
ld.shared.u64 %rd117, [%rd678];
setp.ge.s64	%p202, %rd117, %rd116;
@%p202 bra BB3_253;

cvt.u64.u32	%rd1366, %r73;
add.s64 %rd1368, %rd150, %rd1366;
ld.shared.u8 %rs199, [%rd1368];
setp.ne.s16	%p203, %rs199, 0;
@%p203 bra BB3_255;

BB3_253:
add.s32 %r1222, %r73, 64;
cvt.u64.u32	%rd1369, %r1222;
add.s64 %rd1371, %rd150, %rd1369;
ld.shared.u8 %rs4, [%rd1371];
setp.eq.s16	%p204, %rs4, 0;
@%p204 bra BB3_255;

add.s32 %r1223, %r73, 64;
mul.wide.u32 %rd1570, %r1223, 8;
mul.wide.u32 %rd1569, %r73, 8;
cvt.u64.u32	%rd1372, %r73;
st.shared.u64 [%rd678], %rd116;
st.shared.u64 [%rd676], %rd117;
add.s64 %rd1380, %rd149, %rd1569;
ld.shared.u64 %rd1381, [%rd1380];
add.s64 %rd1382, %rd149, %rd1570;
ld.shared.u64 %rd1383, [%rd1382];
st.shared.u64 [%rd1380], %rd1383;
st.shared.u64 [%rd1382], %rd1381;
add.s64 %rd1385, %rd150, %rd1372;
ld.shared.u8 %rs200, [%rd1385];
st.shared.u8 [%rd1385], %rs4;
st.shared.u8 [%rd1371], %rs200;

BB3_255:
bar.sync 0;
ld.shared.u64 %rd118, [%rd525];
ld.shared.u64 %rd119, [%rd527];
setp.ge.s64	%p205, %rd119, %rd118;
@%p205 bra BB3_257;

cvt.u64.u32	%rd1392, %r59;
add.s64 %rd1394, %rd150, %rd1392;
ld.shared.u8 %rs201, [%rd1394];
setp.ne.s16	%p206, %rs201, 0;
@%p206 bra BB3_259;

BB3_257:
add.s32 %r1224, %r59, 32;
cvt.u64.u32	%rd1395, %r1224;
add.s64 %rd1397, %rd150, %rd1395;
ld.shared.u8 %rs5, [%rd1397];
setp.eq.s16	%p207, %rs5, 0;
@%p207 bra BB3_259;

add.s32 %r1225, %r59, 32;
mul.wide.u32 %rd1572, %r1225, 8;
mul.wide.u32 %rd1571, %r59, 8;
cvt.u64.u32	%rd1398, %r59;
st.shared.u64 [%rd527], %rd118;
st.shared.u64 [%rd525], %rd119;
add.s64 %rd1406, %rd149, %rd1571;
ld.shared.u64 %rd1407, [%rd1406];
add.s64 %rd1408, %rd149, %rd1572;
ld.shared.u64 %rd1409, [%rd1408];
st.shared.u64 [%rd1406], %rd1409;
st.shared.u64 [%rd1408], %rd1407;
add.s64 %rd1411, %rd150, %rd1398;
ld.shared.u8 %rs202, [%rd1411];
st.shared.u8 [%rd1411], %rs5;
st.shared.u8 [%rd1397], %rs202;

BB3_259:
bar.sync 0;
ld.shared.u64 %rd120, [%rd400];
ld.shared.u64 %rd121, [%rd402];
setp.ge.s64	%p208, %rd121, %rd120;
@%p208 bra BB3_261;

cvt.u64.u32	%rd1418, %r47;
add.s64 %rd1420, %rd150, %rd1418;
ld.shared.u8 %rs203, [%rd1420];
setp.ne.s16	%p209, %rs203, 0;
@%p209 bra BB3_263;

BB3_261:
add.s32 %r1226, %r47, 16;
cvt.u64.u32	%rd1421, %r1226;
add.s64 %rd1423, %rd150, %rd1421;
ld.shared.u8 %rs6, [%rd1423];
setp.eq.s16	%p210, %rs6, 0;
@%p210 bra BB3_263;

add.s32 %r1227, %r47, 16;
mul.wide.u32 %rd1574, %r1227, 8;
mul.wide.u32 %rd1573, %r47, 8;
cvt.u64.u32	%rd1424, %r47;
st.shared.u64 [%rd402], %rd120;
st.shared.u64 [%rd400], %rd121;
add.s64 %rd1432, %rd149, %rd1573;
ld.shared.u64 %rd1433, [%rd1432];
add.s64 %rd1434, %rd149, %rd1574;
ld.shared.u64 %rd1435, [%rd1434];
st.shared.u64 [%rd1432], %rd1435;
st.shared.u64 [%rd1434], %rd1433;
add.s64 %rd1437, %rd150, %rd1424;
ld.shared.u8 %rs204, [%rd1437];
st.shared.u8 [%rd1437], %rs6;
st.shared.u8 [%rd1423], %rs204;

BB3_263:
bar.sync 0;
ld.shared.u64 %rd122, [%rd301];
ld.shared.u64 %rd123, [%rd303];
setp.ge.s64	%p211, %rd123, %rd122;
@%p211 bra BB3_265;

cvt.u64.u32	%rd1444, %r37;
add.s64 %rd1446, %rd150, %rd1444;
ld.shared.u8 %rs205, [%rd1446];
setp.ne.s16	%p212, %rs205, 0;
@%p212 bra BB3_267;

BB3_265:
add.s32 %r1228, %r37, 8;
cvt.u64.u32	%rd1447, %r1228;
add.s64 %rd1449, %rd150, %rd1447;
ld.shared.u8 %rs7, [%rd1449];
setp.eq.s16	%p213, %rs7, 0;
@%p213 bra BB3_267;

add.s32 %r1229, %r37, 8;
mul.wide.u32 %rd1576, %r1229, 8;
mul.wide.u32 %rd1575, %r37, 8;
cvt.u64.u32	%rd1450, %r37;
st.shared.u64 [%rd303], %rd122;
st.shared.u64 [%rd301], %rd123;
add.s64 %rd1458, %rd149, %rd1575;
ld.shared.u64 %rd1459, [%rd1458];
add.s64 %rd1460, %rd149, %rd1576;
ld.shared.u64 %rd1461, [%rd1460];
st.shared.u64 [%rd1458], %rd1461;
st.shared.u64 [%rd1460], %rd1459;
add.s64 %rd1463, %rd150, %rd1450;
ld.shared.u8 %rs206, [%rd1463];
st.shared.u8 [%rd1463], %rs7;
st.shared.u8 [%rd1449], %rs206;

BB3_267:
bar.sync 0;
ld.shared.u64 %rd124, [%rd228];
ld.shared.u64 %rd125, [%rd230];
setp.ge.s64	%p214, %rd125, %rd124;
@%p214 bra BB3_269;

cvt.u64.u32	%rd1470, %r29;
add.s64 %rd1472, %rd150, %rd1470;
ld.shared.u8 %rs207, [%rd1472];
setp.ne.s16	%p215, %rs207, 0;
@%p215 bra BB3_271;

BB3_269:
add.s32 %r1230, %r29, 4;
cvt.u64.u32	%rd1473, %r1230;
add.s64 %rd1475, %rd150, %rd1473;
ld.shared.u8 %rs8, [%rd1475];
setp.eq.s16	%p216, %rs8, 0;
@%p216 bra BB3_271;

add.s32 %r1231, %r29, 4;
mul.wide.u32 %rd1578, %r1231, 8;
mul.wide.u32 %rd1577, %r29, 8;
cvt.u64.u32	%rd1476, %r29;
st.shared.u64 [%rd230], %rd124;
st.shared.u64 [%rd228], %rd125;
add.s64 %rd1484, %rd149, %rd1577;
ld.shared.u64 %rd1485, [%rd1484];
add.s64 %rd1486, %rd149, %rd1578;
ld.shared.u64 %rd1487, [%rd1486];
st.shared.u64 [%rd1484], %rd1487;
st.shared.u64 [%rd1486], %rd1485;
add.s64 %rd1489, %rd150, %rd1476;
ld.shared.u8 %rs208, [%rd1489];
st.shared.u8 [%rd1489], %rs8;
st.shared.u8 [%rd1475], %rs208;

BB3_271:
bar.sync 0;
ld.shared.u64 %rd126, [%rd181];
ld.shared.u64 %rd127, [%rd183];
setp.ge.s64	%p217, %rd127, %rd126;
@%p217 bra BB3_273;

cvt.u64.u32	%rd1496, %r23;
add.s64 %rd1498, %rd150, %rd1496;
ld.shared.u8 %rs209, [%rd1498];
setp.ne.s16	%p218, %rs209, 0;
@%p218 bra BB3_275;

BB3_273:
add.s32 %r1232, %r23, 2;
cvt.u64.u32	%rd1499, %r1232;
add.s64 %rd1501, %rd150, %rd1499;
ld.shared.u8 %rs9, [%rd1501];
setp.eq.s16	%p219, %rs9, 0;
@%p219 bra BB3_275;

add.s32 %r1233, %r23, 2;
mul.wide.u32 %rd1580, %r1233, 8;
mul.wide.u32 %rd1579, %r23, 8;
cvt.u64.u32	%rd1502, %r23;
st.shared.u64 [%rd183], %rd126;
st.shared.u64 [%rd181], %rd127;
add.s64 %rd1510, %rd149, %rd1579;
ld.shared.u64 %rd1511, [%rd1510];
add.s64 %rd1512, %rd149, %rd1580;
ld.shared.u64 %rd1513, [%rd1512];
st.shared.u64 [%rd1510], %rd1513;
st.shared.u64 [%rd1512], %rd1511;
add.s64 %rd1515, %rd150, %rd1502;
ld.shared.u8 %rs210, [%rd1515];
st.shared.u8 [%rd1515], %rs9;
st.shared.u8 [%rd1501], %rs210;

BB3_275:
bar.sync 0;
ld.shared.u64 %rd128, [%rd161+8];
ld.shared.u64 %rd129, [%rd161];
setp.ge.s64	%p220, %rd129, %rd128;
@%p220 bra BB3_277;

cvt.u64.u32	%rd1520, %r18;
add.s64 %rd1522, %rd150, %rd1520;
ld.shared.u8 %rs211, [%rd1522];
setp.ne.s16	%p221, %rs211, 0;
@%p221 bra BB3_279;

BB3_277:
cvt.u64.u32	%rd1523, %r18;
add.s64 %rd1525, %rd150, %rd1523;
ld.shared.u8 %rs10, [%rd1525+1];
setp.eq.s16	%p222, %rs10, 0;
@%p222 bra BB3_279;

mul.wide.u32 %rd1595, %r18, 8;
st.shared.u64 [%rd161], %rd128;
st.shared.u64 [%rd161+8], %rd129;
add.s64 %rd1531, %rd149, %rd1595;
ld.shared.u64 %rd1532, [%rd1531];
ld.shared.u64 %rd1533, [%rd1531+8];
st.shared.u64 [%rd1531], %rd1533;
st.shared.u64 [%rd1531+8], %rd1532;
ld.shared.u8 %rs212, [%rd1525];
st.shared.u8 [%rd1525], %rs10;
st.shared.u8 [%rd1525+1], %rs212;

BB3_279:
ld.param.u32 %r1235, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
mov.u32 %r1234, %tid.x;
setp.lt.u32	%p224, %r1234, %r1235;
bar.sync 0;
@!%p224 bra BB3_281;
bra.uni BB3_280;

BB3_280:
mov.u32 %r1262, %tid.x;
ld.param.u32 %r1244, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1243, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u64 %rd1539, [%rd13];
mad.lo.s32 %r1211, %r1262, %r1243, %r4;
cvta.to.global.u64 %rd1540, %rd8;
mul.wide.u32 %rd1541, %r1211, 8;
add.s64 %rd1542, %rd1540, %rd1541;
st.global.u64 [%rd1542], %rd1539;
ld.shared.u64 %rd1545, [%rd14];
ld.local.u64 %rd1546, [%rd2];
cvta.to.global.u64 %rd1547, %rd1546;
mad.lo.s32 %r1212, %r1262, %r1244, %r15;
mul.wide.u32 %rd1548, %r1212, 8;
add.s64 %rd1549, %rd1547, %rd1548;
st.global.u64 [%rd1549], %rd1545;

BB3_281:
mov.u32 %r1238, %tid.x;
ld.param.u32 %r1237, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
add.s32 %r1236, %r1238, 512;
setp.ge.u32	%p225, %r1236, %r1237;
@%p225 bra BB3_283;

mov.u32 %r1242, %tid.x;
add.s32 %r1241, %r1242, 512;
ld.param.u32 %r1240, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1239, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u64 %rd1553, [%rd13+4096];
mad.lo.s32 %r1217, %r1241, %r1239, %r4;
cvta.to.global.u64 %rd1554, %rd8;
mul.wide.u32 %rd1555, %r1217, 8;
add.s64 %rd1556, %rd1554, %rd1555;
st.global.u64 [%rd1556], %rd1553;
ld.shared.u64 %rd1559, [%rd14+4096];
ld.local.u64 %rd1560, [%rd2];
cvta.to.global.u64 %rd1561, %rd1560;
mad.lo.s32 %r1218, %r1241, %r1240, %r15;
mul.wide.u32 %rd1562, %r1218, 8;
add.s64 %rd1563, %rd1561, %rd1562;
st.global.u64 [%rd1563], %rd1559;

BB3_283:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot4[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<121>;
.reg .b16 %rs<108>;
.reg .b32 %r<678>;
.reg .b64 %rd<867>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[1024];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[1024];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[128];

mov.u64 %rd866, __local_depot4;
cvta.local.u64 %SP, %rd866;
ld.param.u32 %r74, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r75, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r76, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r77, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd3, _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd76, %SP, 0;
cvta.to.local.u64 %rd2, %rd76;
mov.u32 %r653, 0;
mov.pred %p4, 0;
@%p4 bra BB4_2;

BB4_1:
mul.wide.s32 %rd77, %r653, 8;
add.s64 %rd78, %rd3, %rd77;
ld.param.u64 %rd79, [%rd78];
add.s64 %rd80, %rd2, %rd77;
st.local.u64 [%rd80], %rd79;
add.s32 %r653, %r653, 1;
setp.lt.u32	%p5, %r653, 27;
@%p5 bra BB4_1;

BB4_2:
mov.u32 %r79, %nctaid.y;
mov.u32 %r80, %ctaid.z;
mov.u32 %r81, %ctaid.y;
mad.lo.s32 %r82, %r79, %r80, %r81;
mov.u32 %r83, %nctaid.x;
mov.u32 %r84, %ctaid.x;
mad.lo.s32 %r655, %r82, %r83, %r84;
setp.ge.u32	%p6, %r655, %r74;
@%p6 bra BB4_151;

ld.param.u32 %r86, [%rd1+108];
mul.lo.s32 %r4, %r655, %r86;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r654, %r5, -1;
mov.u32 %r656, 0;
setp.lt.s32	%p7, %r654, 1;
@%p7 bra BB4_6;

mul.wide.s32 %rd81, %r5, 4;
add.s64 %rd858, %rd2, %rd81;
mov.u32 %r656, 0;

BB4_5:
ld.local.u32 %r88, [%rd858+4];
rem.u32 %r89, %r655, %r88;
ld.local.u32 %r90, [%rd858+104];
mad.lo.s32 %r656, %r90, %r89, %r656;
div.u32 %r655, %r655, %r88;
add.s64 %rd858, %rd858, -4;
add.s32 %r654, %r654, -1;
setp.gt.s32	%p8, %r654, 0;
@%p8 bra BB4_5;

BB4_6:
ld.param.u64 %rd8, [%rd1];
ld.local.u32 %r91, [%rd2+108];
mad.lo.s32 %r15, %r91, %r655, %r656;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 64;
setp.lt.u32	%p1, %r16, %r75;
mov.u64 %rd82, 0;
setp.ge.u32	%p9, %r16, %r75;
mov.u64 %rd865, %rd82;
@%p9 bra BB4_8;

cvta.to.global.u64 %rd83, %rd8;
mad.lo.s32 %r92, %r16, %r76, %r4;
mul.wide.u32 %rd84, %r92, 8;
add.s64 %rd85, %rd83, %rd84;
ld.global.u64 %rd9, [%rd85];
mov.u64 %rd865, %rd9;

BB4_8:
mov.u64 %rd10, %rd865;
mov.u64 %rd864, %rd82;
@%p9 bra BB4_10;

ld.local.u64 %rd87, [%rd2];
cvta.to.global.u64 %rd88, %rd87;
mad.lo.s32 %r93, %r16, %r77, %r15;
mul.wide.u32 %rd89, %r93, 8;
add.s64 %rd90, %rd88, %rd89;
ld.global.u64 %rd864, [%rd90];

BB4_10:
selp.u16	%rs8, 1, 0, %p1;
cvt.s64.s32	%rd92, %r16;
mul.wide.s32 %rd93, %r16, 8;
mov.u64 %rd94, _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd13, %rd94, %rd93;
st.shared.u64 [%rd13], %rd10;
mov.u64 %rd95, _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd14, %rd95, %rd93;
st.shared.u64 [%rd14], %rd864;
mov.u64 %rd96, _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd15, %rd96, %rd92;
st.shared.u8 [%rd15], %rs8;
setp.lt.u32	%p2, %r17, %r75;
setp.ge.u32	%p11, %r17, %r75;
mov.u64 %rd863, %rd82;
@%p11 bra BB4_12;

cvta.to.global.u64 %rd97, %rd8;
mad.lo.s32 %r94, %r17, %r76, %r4;
mul.wide.u32 %rd98, %r94, 8;
add.s64 %rd99, %rd97, %rd98;
ld.global.u64 %rd863, [%rd99];

BB4_12:
mov.u64 %rd862, %rd82;
@%p11 bra BB4_14;

ld.local.u64 %rd101, [%rd2];
cvta.to.global.u64 %rd102, %rd101;
mad.lo.s32 %r95, %r17, %r77, %r15;
mul.wide.u32 %rd103, %r95, 8;
add.s64 %rd104, %rd102, %rd103;
ld.global.u64 %rd862, [%rd104];

BB4_14:
selp.u16	%rs9, 1, 0, %p2;
st.shared.u64 [%rd13+512], %rd863;
st.shared.u64 [%rd14+512], %rd862;
st.shared.u8 [%rd15+64], %rs9;
shl.b32 %r18, %r16, 1;
bar.sync 0;
mul.wide.u32 %rd105, %r18, 8;
add.s64 %rd107, %rd94, %rd105;
ld.shared.u64 %rd20, [%rd107+8];
ld.shared.u64 %rd21, [%rd107];
setp.le.s64	%p13, %rd21, %rd20;
@%p13 bra BB4_16;

cvt.u64.u32	%rd108, %r18;
add.s64 %rd110, %rd96, %rd108;
ld.shared.u8 %rs10, [%rd110];
mov.u32 %r657, 1;
setp.ne.s16	%p14, %rs10, 0;
@%p14 bra BB4_17;

BB4_16:
cvt.u64.u32	%rd111, %r18;
add.s64 %rd113, %rd96, %rd111;
ld.shared.u8 %rs11, [%rd113+1];
setp.eq.s16	%p15, %rs11, 0;
selp.u32	%r657, 1, 0, %p15;

BB4_17:
and.b32 %r102, %r16, 1;
setp.ne.s32	%p16, %r657, %r102;
@%p16 bra BB4_19;

add.s64 %rd116, %rd95, %rd105;
cvt.u64.u32	%rd117, %r18;
st.shared.u64 [%rd107], %rd20;
st.shared.u64 [%rd107+8], %rd21;
ld.shared.u64 %rd121, [%rd116];
ld.shared.u64 %rd122, [%rd116+8];
st.shared.u64 [%rd116], %rd122;
st.shared.u64 [%rd116+8], %rd121;
add.s64 %rd124, %rd96, %rd117;
ld.shared.u8 %rs12, [%rd124];
ld.shared.u8 %rs13, [%rd124+1];
st.shared.u8 [%rd124], %rs13;
st.shared.u8 [%rd124+1], %rs12;

BB4_19:
bar.sync 0;
sub.s32 %r23, %r18, %r102;
add.s32 %r108, %r23, 2;
mul.wide.u32 %rd125, %r108, 8;
add.s64 %rd127, %rd94, %rd125;
mul.wide.u32 %rd128, %r23, 8;
add.s64 %rd129, %rd94, %rd128;
ld.shared.u64 %rd22, [%rd127];
ld.shared.u64 %rd23, [%rd129];
setp.le.s64	%p17, %rd23, %rd22;
@%p17 bra BB4_21;

cvt.u64.u32	%rd130, %r23;
add.s64 %rd132, %rd96, %rd130;
ld.shared.u8 %rs14, [%rd132];
mov.u32 %r658, 1;
setp.ne.s16	%p18, %rs14, 0;
@%p18 bra BB4_22;

BB4_21:
cvt.u64.u32	%rd133, %r108;
add.s64 %rd135, %rd96, %rd133;
ld.shared.u8 %rs15, [%rd135];
setp.eq.s16	%p19, %rs15, 0;
selp.u32	%r658, 1, 0, %p19;

BB4_22:
bfe.u32 %r120, %r16, 1, 1;
setp.ne.s32	%p20, %r658, %r120;
@%p20 bra BB4_24;

add.s64 %rd138, %rd95, %rd128;
add.s64 %rd140, %rd95, %rd125;
cvt.u64.u32	%rd141, %r23;
st.shared.u64 [%rd129], %rd22;
cvt.u64.u32	%rd145, %r108;
st.shared.u64 [%rd127], %rd23;
ld.shared.u64 %rd148, [%rd138];
ld.shared.u64 %rd149, [%rd140];
st.shared.u64 [%rd138], %rd149;
st.shared.u64 [%rd140], %rd148;
add.s64 %rd151, %rd96, %rd141;
ld.shared.u8 %rs16, [%rd151];
add.s64 %rd152, %rd96, %rd145;
ld.shared.u8 %rs17, [%rd152];
st.shared.u8 [%rd151], %rs17;
st.shared.u8 [%rd152], %rs16;

BB4_24:
bar.sync 0;
ld.shared.u64 %rd24, [%rd107+8];
ld.shared.u64 %rd25, [%rd107];
setp.le.s64	%p21, %rd25, %rd24;
@%p21 bra BB4_26;

cvt.u64.u32	%rd156, %r18;
add.s64 %rd158, %rd96, %rd156;
ld.shared.u8 %rs18, [%rd158];
mov.u32 %r659, 1;
setp.ne.s16	%p22, %rs18, 0;
@%p22 bra BB4_27;

BB4_26:
cvt.u64.u32	%rd159, %r18;
add.s64 %rd161, %rd96, %rd159;
ld.shared.u8 %rs19, [%rd161+1];
setp.eq.s16	%p23, %rs19, 0;
selp.u32	%r659, 1, 0, %p23;

BB4_27:
bfe.u32 %r135, %r16, 1, 1;
setp.ne.s32	%p24, %r659, %r135;
@%p24 bra BB4_29;

cvt.u64.u32	%rd162, %r18;
st.shared.u64 [%rd107], %rd24;
st.shared.u64 [%rd107+8], %rd25;
add.s64 %rd167, %rd95, %rd105;
ld.shared.u64 %rd168, [%rd167];
ld.shared.u64 %rd169, [%rd167+8];
st.shared.u64 [%rd167], %rd169;
st.shared.u64 [%rd167+8], %rd168;
add.s64 %rd171, %rd96, %rd162;
ld.shared.u8 %rs20, [%rd171];
ld.shared.u8 %rs21, [%rd171+1];
st.shared.u8 [%rd171], %rs21;
st.shared.u8 [%rd171+1], %rs20;

BB4_29:
bar.sync 0;
and.b32 %r138, %r16, 3;
sub.s32 %r29, %r18, %r138;
add.s32 %r140, %r29, 4;
mul.wide.u32 %rd172, %r140, 8;
add.s64 %rd174, %rd94, %rd172;
mul.wide.u32 %rd175, %r29, 8;
add.s64 %rd176, %rd94, %rd175;
ld.shared.u64 %rd26, [%rd174];
ld.shared.u64 %rd27, [%rd176];
setp.le.s64	%p25, %rd27, %rd26;
@%p25 bra BB4_31;

cvt.u64.u32	%rd177, %r29;
add.s64 %rd179, %rd96, %rd177;
ld.shared.u8 %rs22, [%rd179];
mov.u32 %r660, 1;
setp.ne.s16	%p26, %rs22, 0;
@%p26 bra BB4_32;

BB4_31:
cvt.u64.u32	%rd180, %r140;
add.s64 %rd182, %rd96, %rd180;
ld.shared.u8 %rs23, [%rd182];
setp.eq.s16	%p27, %rs23, 0;
selp.u32	%r660, 1, 0, %p27;

BB4_32:
bfe.u32 %r152, %r16, 2, 1;
setp.ne.s32	%p28, %r660, %r152;
@%p28 bra BB4_34;

add.s64 %rd185, %rd95, %rd175;
add.s64 %rd187, %rd95, %rd172;
cvt.u64.u32	%rd188, %r29;
st.shared.u64 [%rd176], %rd26;
cvt.u64.u32	%rd192, %r140;
st.shared.u64 [%rd174], %rd27;
ld.shared.u64 %rd195, [%rd185];
ld.shared.u64 %rd196, [%rd187];
st.shared.u64 [%rd185], %rd196;
st.shared.u64 [%rd187], %rd195;
add.s64 %rd198, %rd96, %rd188;
ld.shared.u8 %rs24, [%rd198];
add.s64 %rd199, %rd96, %rd192;
ld.shared.u8 %rs25, [%rd199];
st.shared.u8 [%rd198], %rs25;
st.shared.u8 [%rd199], %rs24;

BB4_34:
bar.sync 0;
ld.shared.u64 %rd28, [%rd127];
ld.shared.u64 %rd29, [%rd129];
setp.le.s64	%p29, %rd29, %rd28;
@%p29 bra BB4_36;

cvt.u64.u32	%rd205, %r23;
add.s64 %rd207, %rd96, %rd205;
ld.shared.u8 %rs26, [%rd207];
mov.u32 %r661, 1;
setp.ne.s16	%p30, %rs26, 0;
@%p30 bra BB4_37;

BB4_36:
cvt.u64.u32	%rd208, %r108;
add.s64 %rd210, %rd96, %rd208;
ld.shared.u8 %rs27, [%rd210];
setp.eq.s16	%p31, %rs27, 0;
selp.u32	%r661, 1, 0, %p31;

BB4_37:
bfe.u32 %r175, %r16, 2, 1;
setp.ne.s32	%p32, %r661, %r175;
@%p32 bra BB4_39;

cvt.u64.u32	%rd211, %r23;
st.shared.u64 [%rd129], %rd28;
cvt.u64.u32	%rd215, %r108;
st.shared.u64 [%rd127], %rd29;
add.s64 %rd219, %rd95, %rd128;
ld.shared.u64 %rd220, [%rd219];
add.s64 %rd221, %rd95, %rd125;
ld.shared.u64 %rd222, [%rd221];
st.shared.u64 [%rd219], %rd222;
st.shared.u64 [%rd221], %rd220;
add.s64 %rd224, %rd96, %rd211;
ld.shared.u8 %rs28, [%rd224];
add.s64 %rd225, %rd96, %rd215;
ld.shared.u8 %rs29, [%rd225];
st.shared.u8 [%rd224], %rs29;
st.shared.u8 [%rd225], %rs28;

BB4_39:
bar.sync 0;
ld.shared.u64 %rd30, [%rd107+8];
ld.shared.u64 %rd31, [%rd107];
setp.le.s64	%p33, %rd31, %rd30;
@%p33 bra BB4_41;

cvt.u64.u32	%rd229, %r18;
add.s64 %rd231, %rd96, %rd229;
ld.shared.u8 %rs30, [%rd231];
mov.u32 %r662, 1;
setp.ne.s16	%p34, %rs30, 0;
@%p34 bra BB4_42;

BB4_41:
cvt.u64.u32	%rd232, %r18;
add.s64 %rd234, %rd96, %rd232;
ld.shared.u8 %rs31, [%rd234+1];
setp.eq.s16	%p35, %rs31, 0;
selp.u32	%r662, 1, 0, %p35;

BB4_42:
bfe.u32 %r189, %r16, 2, 1;
setp.ne.s32	%p36, %r662, %r189;
@%p36 bra BB4_44;

cvt.u64.u32	%rd235, %r18;
st.shared.u64 [%rd107], %rd30;
st.shared.u64 [%rd107+8], %rd31;
add.s64 %rd240, %rd95, %rd105;
ld.shared.u64 %rd241, [%rd240];
ld.shared.u64 %rd242, [%rd240+8];
st.shared.u64 [%rd240], %rd242;
st.shared.u64 [%rd240+8], %rd241;
add.s64 %rd244, %rd96, %rd235;
ld.shared.u8 %rs32, [%rd244];
ld.shared.u8 %rs33, [%rd244+1];
st.shared.u8 [%rd244], %rs33;
st.shared.u8 [%rd244+1], %rs32;

BB4_44:
bar.sync 0;
and.b32 %r192, %r16, 7;
sub.s32 %r37, %r18, %r192;
add.s32 %r194, %r37, 8;
mul.wide.u32 %rd245, %r194, 8;
add.s64 %rd247, %rd94, %rd245;
mul.wide.u32 %rd248, %r37, 8;
add.s64 %rd249, %rd94, %rd248;
ld.shared.u64 %rd32, [%rd247];
ld.shared.u64 %rd33, [%rd249];
setp.le.s64	%p37, %rd33, %rd32;
@%p37 bra BB4_46;

cvt.u64.u32	%rd250, %r37;
add.s64 %rd252, %rd96, %rd250;
ld.shared.u8 %rs34, [%rd252];
mov.u32 %r663, 1;
setp.ne.s16	%p38, %rs34, 0;
@%p38 bra BB4_47;

BB4_46:
cvt.u64.u32	%rd253, %r194;
add.s64 %rd255, %rd96, %rd253;
ld.shared.u8 %rs35, [%rd255];
setp.eq.s16	%p39, %rs35, 0;
selp.u32	%r663, 1, 0, %p39;

BB4_47:
bfe.u32 %r206, %r16, 3, 1;
setp.ne.s32	%p40, %r663, %r206;
@%p40 bra BB4_49;

add.s64 %rd258, %rd95, %rd248;
add.s64 %rd260, %rd95, %rd245;
cvt.u64.u32	%rd261, %r37;
st.shared.u64 [%rd249], %rd32;
cvt.u64.u32	%rd265, %r194;
st.shared.u64 [%rd247], %rd33;
ld.shared.u64 %rd268, [%rd258];
ld.shared.u64 %rd269, [%rd260];
st.shared.u64 [%rd258], %rd269;
st.shared.u64 [%rd260], %rd268;
add.s64 %rd271, %rd96, %rd261;
ld.shared.u8 %rs36, [%rd271];
add.s64 %rd272, %rd96, %rd265;
ld.shared.u8 %rs37, [%rd272];
st.shared.u8 [%rd271], %rs37;
st.shared.u8 [%rd272], %rs36;

BB4_49:
bar.sync 0;
ld.shared.u64 %rd34, [%rd174];
ld.shared.u64 %rd35, [%rd176];
setp.le.s64	%p41, %rd35, %rd34;
@%p41 bra BB4_51;

cvt.u64.u32	%rd278, %r29;
add.s64 %rd280, %rd96, %rd278;
ld.shared.u8 %rs38, [%rd280];
mov.u32 %r664, 1;
setp.ne.s16	%p42, %rs38, 0;
@%p42 bra BB4_52;

BB4_51:
cvt.u64.u32	%rd281, %r140;
add.s64 %rd283, %rd96, %rd281;
ld.shared.u8 %rs39, [%rd283];
setp.eq.s16	%p43, %rs39, 0;
selp.u32	%r664, 1, 0, %p43;

BB4_52:
bfe.u32 %r229, %r16, 3, 1;
setp.ne.s32	%p44, %r664, %r229;
@%p44 bra BB4_54;

cvt.u64.u32	%rd284, %r29;
st.shared.u64 [%rd176], %rd34;
cvt.u64.u32	%rd288, %r140;
st.shared.u64 [%rd174], %rd35;
add.s64 %rd292, %rd95, %rd175;
ld.shared.u64 %rd293, [%rd292];
add.s64 %rd294, %rd95, %rd172;
ld.shared.u64 %rd295, [%rd294];
st.shared.u64 [%rd292], %rd295;
st.shared.u64 [%rd294], %rd293;
add.s64 %rd297, %rd96, %rd284;
ld.shared.u8 %rs40, [%rd297];
add.s64 %rd298, %rd96, %rd288;
ld.shared.u8 %rs41, [%rd298];
st.shared.u8 [%rd297], %rs41;
st.shared.u8 [%rd298], %rs40;

BB4_54:
bar.sync 0;
ld.shared.u64 %rd36, [%rd127];
ld.shared.u64 %rd37, [%rd129];
setp.le.s64	%p45, %rd37, %rd36;
@%p45 bra BB4_56;

cvt.u64.u32	%rd304, %r23;
add.s64 %rd306, %rd96, %rd304;
ld.shared.u8 %rs42, [%rd306];
mov.u32 %r665, 1;
setp.ne.s16	%p46, %rs42, 0;
@%p46 bra BB4_57;

BB4_56:
cvt.u64.u32	%rd307, %r108;
add.s64 %rd309, %rd96, %rd307;
ld.shared.u8 %rs43, [%rd309];
setp.eq.s16	%p47, %rs43, 0;
selp.u32	%r665, 1, 0, %p47;

BB4_57:
bfe.u32 %r251, %r16, 3, 1;
setp.ne.s32	%p48, %r665, %r251;
@%p48 bra BB4_59;

mul.wide.u32 %rd857, %r23, 8;
cvt.u64.u32	%rd310, %r23;
st.shared.u64 [%rd129], %rd36;
cvt.u64.u32	%rd314, %r108;
st.shared.u64 [%rd127], %rd37;
add.s64 %rd318, %rd95, %rd857;
ld.shared.u64 %rd319, [%rd318];
add.s64 %rd320, %rd95, %rd125;
ld.shared.u64 %rd321, [%rd320];
st.shared.u64 [%rd318], %rd321;
st.shared.u64 [%rd320], %rd319;
add.s64 %rd323, %rd96, %rd310;
ld.shared.u8 %rs44, [%rd323];
add.s64 %rd324, %rd96, %rd314;
ld.shared.u8 %rs45, [%rd324];
st.shared.u8 [%rd323], %rs45;
st.shared.u8 [%rd324], %rs44;

BB4_59:
bar.sync 0;
ld.shared.u64 %rd38, [%rd107+8];
ld.shared.u64 %rd39, [%rd107];
setp.le.s64	%p49, %rd39, %rd38;
@%p49 bra BB4_61;

cvt.u64.u32	%rd328, %r18;
add.s64 %rd330, %rd96, %rd328;
ld.shared.u8 %rs46, [%rd330];
mov.u32 %r666, 1;
setp.ne.s16	%p50, %rs46, 0;
@%p50 bra BB4_62;

BB4_61:
cvt.u64.u32	%rd331, %r18;
add.s64 %rd333, %rd96, %rd331;
ld.shared.u8 %rs47, [%rd333+1];
setp.eq.s16	%p51, %rs47, 0;
selp.u32	%r666, 1, 0, %p51;

BB4_62:
bfe.u32 %r265, %r16, 3, 1;
setp.ne.s32	%p52, %r666, %r265;
@%p52 bra BB4_64;

mul.wide.u32 %rd856, %r18, 8;
cvt.u64.u32	%rd334, %r18;
st.shared.u64 [%rd107], %rd38;
st.shared.u64 [%rd107+8], %rd39;
add.s64 %rd339, %rd95, %rd856;
ld.shared.u64 %rd340, [%rd339];
ld.shared.u64 %rd341, [%rd339+8];
st.shared.u64 [%rd339], %rd341;
st.shared.u64 [%rd339+8], %rd340;
add.s64 %rd343, %rd96, %rd334;
ld.shared.u8 %rs48, [%rd343];
ld.shared.u8 %rs49, [%rd343+1];
st.shared.u8 [%rd343], %rs49;
st.shared.u8 [%rd343+1], %rs48;

BB4_64:
bar.sync 0;
and.b32 %r268, %r16, 15;
sub.s32 %r47, %r18, %r268;
add.s32 %r270, %r47, 16;
mul.wide.u32 %rd344, %r270, 8;
add.s64 %rd346, %rd94, %rd344;
mul.wide.u32 %rd347, %r47, 8;
add.s64 %rd348, %rd94, %rd347;
ld.shared.u64 %rd40, [%rd346];
ld.shared.u64 %rd41, [%rd348];
setp.le.s64	%p53, %rd41, %rd40;
@%p53 bra BB4_66;

cvt.u64.u32	%rd349, %r47;
add.s64 %rd351, %rd96, %rd349;
ld.shared.u8 %rs50, [%rd351];
mov.u32 %r667, 1;
setp.ne.s16	%p54, %rs50, 0;
@%p54 bra BB4_67;

BB4_66:
cvt.u64.u32	%rd352, %r270;
add.s64 %rd354, %rd96, %rd352;
ld.shared.u8 %rs51, [%rd354];
setp.eq.s16	%p55, %rs51, 0;
selp.u32	%r667, 1, 0, %p55;

BB4_67:
bfe.u32 %r282, %r16, 4, 1;
setp.ne.s32	%p56, %r667, %r282;
@%p56 bra BB4_69;

mul.wide.u32 %rd855, %r47, 8;
add.s64 %rd357, %rd95, %rd855;
add.s64 %rd359, %rd95, %rd344;
cvt.u64.u32	%rd360, %r47;
st.shared.u64 [%rd348], %rd40;
cvt.u64.u32	%rd364, %r270;
st.shared.u64 [%rd346], %rd41;
ld.shared.u64 %rd367, [%rd357];
ld.shared.u64 %rd368, [%rd359];
st.shared.u64 [%rd357], %rd368;
st.shared.u64 [%rd359], %rd367;
add.s64 %rd370, %rd96, %rd360;
ld.shared.u8 %rs52, [%rd370];
add.s64 %rd371, %rd96, %rd364;
ld.shared.u8 %rs53, [%rd371];
st.shared.u8 [%rd370], %rs53;
st.shared.u8 [%rd371], %rs52;

BB4_69:
bar.sync 0;
ld.shared.u64 %rd42, [%rd247];
ld.shared.u64 %rd43, [%rd249];
setp.le.s64	%p57, %rd43, %rd42;
@%p57 bra BB4_71;

cvt.u64.u32	%rd377, %r37;
add.s64 %rd379, %rd96, %rd377;
ld.shared.u8 %rs54, [%rd379];
mov.u32 %r668, 1;
setp.ne.s16	%p58, %rs54, 0;
@%p58 bra BB4_72;

BB4_71:
cvt.u64.u32	%rd380, %r194;
add.s64 %rd382, %rd96, %rd380;
ld.shared.u8 %rs55, [%rd382];
setp.eq.s16	%p59, %rs55, 0;
selp.u32	%r668, 1, 0, %p59;

BB4_72:
bfe.u32 %r305, %r16, 4, 1;
setp.ne.s32	%p60, %r668, %r305;
@%p60 bra BB4_74;

mul.wide.u32 %rd854, %r37, 8;
cvt.u64.u32	%rd383, %r37;
st.shared.u64 [%rd249], %rd42;
cvt.u64.u32	%rd387, %r194;
st.shared.u64 [%rd247], %rd43;
add.s64 %rd391, %rd95, %rd854;
ld.shared.u64 %rd392, [%rd391];
add.s64 %rd393, %rd95, %rd245;
ld.shared.u64 %rd394, [%rd393];
st.shared.u64 [%rd391], %rd394;
st.shared.u64 [%rd393], %rd392;
add.s64 %rd396, %rd96, %rd383;
ld.shared.u8 %rs56, [%rd396];
add.s64 %rd397, %rd96, %rd387;
ld.shared.u8 %rs57, [%rd397];
st.shared.u8 [%rd396], %rs57;
st.shared.u8 [%rd397], %rs56;

BB4_74:
bar.sync 0;
ld.shared.u64 %rd44, [%rd174];
ld.shared.u64 %rd45, [%rd176];
setp.le.s64	%p61, %rd45, %rd44;
@%p61 bra BB4_76;

cvt.u64.u32	%rd403, %r29;
add.s64 %rd405, %rd96, %rd403;
ld.shared.u8 %rs58, [%rd405];
mov.u32 %r669, 1;
setp.ne.s16	%p62, %rs58, 0;
@%p62 bra BB4_77;

BB4_76:
add.s32 %r649, %r29, 4;
cvt.u64.u32	%rd406, %r649;
add.s64 %rd408, %rd96, %rd406;
ld.shared.u8 %rs59, [%rd408];
setp.eq.s16	%p63, %rs59, 0;
selp.u32	%r669, 1, 0, %p63;

BB4_77:
bfe.u32 %r327, %r16, 4, 1;
setp.ne.s32	%p64, %r669, %r327;
@%p64 bra BB4_79;

add.s32 %r652, %r29, 4;
mul.wide.u32 %rd853, %r652, 8;
mul.wide.u32 %rd852, %r29, 8;
cvt.u64.u32	%rd409, %r29;
st.shared.u64 [%rd176], %rd44;
cvt.u64.u32	%rd413, %r652;
st.shared.u64 [%rd174], %rd45;
add.s64 %rd417, %rd95, %rd852;
ld.shared.u64 %rd418, [%rd417];
add.s64 %rd419, %rd95, %rd853;
ld.shared.u64 %rd420, [%rd419];
st.shared.u64 [%rd417], %rd420;
st.shared.u64 [%rd419], %rd418;
add.s64 %rd422, %rd96, %rd409;
ld.shared.u8 %rs60, [%rd422];
add.s64 %rd423, %rd96, %rd413;
ld.shared.u8 %rs61, [%rd423];
st.shared.u8 [%rd422], %rs61;
st.shared.u8 [%rd423], %rs60;

BB4_79:
bar.sync 0;
ld.shared.u64 %rd46, [%rd127];
ld.shared.u64 %rd47, [%rd129];
setp.le.s64	%p65, %rd47, %rd46;
@%p65 bra BB4_81;

cvt.u64.u32	%rd429, %r23;
add.s64 %rd431, %rd96, %rd429;
ld.shared.u8 %rs62, [%rd431];
mov.u32 %r670, 1;
setp.ne.s16	%p66, %rs62, 0;
@%p66 bra BB4_82;

BB4_81:
add.s32 %r650, %r23, 2;
cvt.u64.u32	%rd432, %r650;
add.s64 %rd434, %rd96, %rd432;
ld.shared.u8 %rs63, [%rd434];
setp.eq.s16	%p67, %rs63, 0;
selp.u32	%r670, 1, 0, %p67;

BB4_82:
bfe.u32 %r349, %r16, 4, 1;
setp.ne.s32	%p68, %r670, %r349;
@%p68 bra BB4_84;

mul.wide.u32 %rd851, %r23, 8;
add.s32 %r651, %r23, 2;
cvt.u64.u32	%rd435, %r23;
st.shared.u64 [%rd129], %rd46;
cvt.u64.u32	%rd439, %r651;
st.shared.u64 [%rd127], %rd47;
add.s64 %rd443, %rd95, %rd851;
ld.shared.u64 %rd444, [%rd443];
add.s64 %rd445, %rd95, %rd125;
ld.shared.u64 %rd446, [%rd445];
st.shared.u64 [%rd443], %rd446;
st.shared.u64 [%rd445], %rd444;
add.s64 %rd448, %rd96, %rd435;
ld.shared.u8 %rs64, [%rd448];
add.s64 %rd449, %rd96, %rd439;
ld.shared.u8 %rs65, [%rd449];
st.shared.u8 [%rd448], %rs65;
st.shared.u8 [%rd449], %rs64;

BB4_84:
bar.sync 0;
ld.shared.u64 %rd48, [%rd107+8];
ld.shared.u64 %rd49, [%rd107];
setp.le.s64	%p69, %rd49, %rd48;
@%p69 bra BB4_86;

cvt.u64.u32	%rd453, %r18;
add.s64 %rd455, %rd96, %rd453;
ld.shared.u8 %rs66, [%rd455];
mov.u32 %r671, 1;
setp.ne.s16	%p70, %rs66, 0;
@%p70 bra BB4_87;

BB4_86:
cvt.u64.u32	%rd456, %r18;
add.s64 %rd458, %rd96, %rd456;
ld.shared.u8 %rs67, [%rd458+1];
setp.eq.s16	%p71, %rs67, 0;
selp.u32	%r671, 1, 0, %p71;

BB4_87:
bfe.u32 %r363, %r16, 4, 1;
setp.ne.s32	%p72, %r671, %r363;
@%p72 bra BB4_89;

mul.wide.u32 %rd850, %r18, 8;
cvt.u64.u32	%rd459, %r18;
st.shared.u64 [%rd107], %rd48;
st.shared.u64 [%rd107+8], %rd49;
add.s64 %rd464, %rd95, %rd850;
ld.shared.u64 %rd465, [%rd464];
ld.shared.u64 %rd466, [%rd464+8];
st.shared.u64 [%rd464], %rd466;
st.shared.u64 [%rd464+8], %rd465;
add.s64 %rd468, %rd96, %rd459;
ld.shared.u8 %rs68, [%rd468];
ld.shared.u8 %rs69, [%rd468+1];
st.shared.u8 [%rd468], %rs69;
st.shared.u8 [%rd468+1], %rs68;

BB4_89:
bar.sync 0;
and.b32 %r366, %r16, 31;
sub.s32 %r59, %r18, %r366;
add.s32 %r368, %r59, 32;
mul.wide.u32 %rd469, %r368, 8;
add.s64 %rd471, %rd94, %rd469;
mul.wide.u32 %rd472, %r59, 8;
add.s64 %rd473, %rd94, %rd472;
ld.shared.u64 %rd50, [%rd471];
ld.shared.u64 %rd51, [%rd473];
setp.le.s64	%p73, %rd51, %rd50;
@%p73 bra BB4_91;

cvt.u64.u32	%rd474, %r59;
add.s64 %rd476, %rd96, %rd474;
ld.shared.u8 %rs70, [%rd476];
mov.u32 %r672, 1;
setp.ne.s16	%p74, %rs70, 0;
@%p74 bra BB4_92;

BB4_91:
cvt.u64.u32	%rd477, %r368;
add.s64 %rd479, %rd96, %rd477;
ld.shared.u8 %rs71, [%rd479];
setp.eq.s16	%p75, %rs71, 0;
selp.u32	%r672, 1, 0, %p75;

BB4_92:
bfe.u32 %r380, %r16, 5, 1;
setp.ne.s32	%p76, %r672, %r380;
@%p76 bra BB4_94;

mul.wide.u32 %rd845, %r59, 8;
add.s64 %rd482, %rd95, %rd845;
add.s64 %rd484, %rd95, %rd469;
cvt.u64.u32	%rd485, %r59;
st.shared.u64 [%rd473], %rd50;
cvt.u64.u32	%rd489, %r368;
st.shared.u64 [%rd471], %rd51;
ld.shared.u64 %rd492, [%rd482];
ld.shared.u64 %rd493, [%rd484];
st.shared.u64 [%rd482], %rd493;
st.shared.u64 [%rd484], %rd492;
add.s64 %rd495, %rd96, %rd485;
ld.shared.u8 %rs72, [%rd495];
add.s64 %rd496, %rd96, %rd489;
ld.shared.u8 %rs73, [%rd496];
st.shared.u8 [%rd495], %rs73;
st.shared.u8 [%rd496], %rs72;

BB4_94:
bar.sync 0;
ld.shared.u64 %rd52, [%rd346];
ld.shared.u64 %rd53, [%rd348];
setp.le.s64	%p77, %rd53, %rd52;
@%p77 bra BB4_96;

cvt.u64.u32	%rd502, %r47;
add.s64 %rd504, %rd96, %rd502;
ld.shared.u8 %rs74, [%rd504];
mov.u32 %r673, 1;
setp.ne.s16	%p78, %rs74, 0;
@%p78 bra BB4_97;

BB4_96:
add.s32 %r636, %r47, 16;
cvt.u64.u32	%rd505, %r636;
add.s64 %rd507, %rd96, %rd505;
ld.shared.u8 %rs75, [%rd507];
setp.eq.s16	%p79, %rs75, 0;
selp.u32	%r673, 1, 0, %p79;

BB4_97:
bfe.u32 %r403, %r16, 5, 1;
setp.ne.s32	%p80, %r673, %r403;
@%p80 bra BB4_99;

add.s32 %r647, %r47, 16;
mul.wide.u32 %rd846, %r647, 8;
mul.wide.u32 %rd844, %r47, 8;
add.s32 %r644, %r47, 16;
cvt.u64.u32	%rd508, %r47;
st.shared.u64 [%rd348], %rd52;
cvt.u64.u32	%rd512, %r644;
st.shared.u64 [%rd346], %rd53;
add.s64 %rd516, %rd95, %rd844;
ld.shared.u64 %rd517, [%rd516];
add.s64 %rd518, %rd95, %rd846;
ld.shared.u64 %rd519, [%rd518];
st.shared.u64 [%rd516], %rd519;
st.shared.u64 [%rd518], %rd517;
add.s64 %rd521, %rd96, %rd508;
ld.shared.u8 %rs76, [%rd521];
add.s64 %rd522, %rd96, %rd512;
ld.shared.u8 %rs77, [%rd522];
st.shared.u8 [%rd521], %rs77;
st.shared.u8 [%rd522], %rs76;

BB4_99:
bar.sync 0;
ld.shared.u64 %rd54, [%rd247];
ld.shared.u64 %rd55, [%rd249];
setp.le.s64	%p81, %rd55, %rd54;
@%p81 bra BB4_101;

cvt.u64.u32	%rd528, %r37;
add.s64 %rd530, %rd96, %rd528;
ld.shared.u8 %rs78, [%rd530];
mov.u32 %r674, 1;
setp.ne.s16	%p82, %rs78, 0;
@%p82 bra BB4_102;

BB4_101:
add.s32 %r637, %r37, 8;
cvt.u64.u32	%rd531, %r637;
add.s64 %rd533, %rd96, %rd531;
ld.shared.u8 %rs79, [%rd533];
setp.eq.s16	%p83, %rs79, 0;
selp.u32	%r674, 1, 0, %p83;

BB4_102:
bfe.u32 %r425, %r16, 5, 1;
setp.ne.s32	%p84, %r674, %r425;
@%p84 bra BB4_104;

add.s32 %r643, %r37, 8;
mul.wide.u32 %rd843, %r643, 8;
mul.wide.u32 %rd842, %r37, 8;
cvt.u64.u32	%rd534, %r37;
st.shared.u64 [%rd249], %rd54;
cvt.u64.u32	%rd538, %r643;
st.shared.u64 [%rd247], %rd55;
add.s64 %rd542, %rd95, %rd842;
ld.shared.u64 %rd543, [%rd542];
add.s64 %rd544, %rd95, %rd843;
ld.shared.u64 %rd545, [%rd544];
st.shared.u64 [%rd542], %rd545;
st.shared.u64 [%rd544], %rd543;
add.s64 %rd547, %rd96, %rd534;
ld.shared.u8 %rs80, [%rd547];
add.s64 %rd548, %rd96, %rd538;
ld.shared.u8 %rs81, [%rd548];
st.shared.u8 [%rd547], %rs81;
st.shared.u8 [%rd548], %rs80;

BB4_104:
bar.sync 0;
ld.shared.u64 %rd56, [%rd174];
ld.shared.u64 %rd57, [%rd176];
setp.le.s64	%p85, %rd57, %rd56;
@%p85 bra BB4_106;

cvt.u64.u32	%rd554, %r29;
add.s64 %rd556, %rd96, %rd554;
ld.shared.u8 %rs82, [%rd556];
mov.u32 %r675, 1;
setp.ne.s16	%p86, %rs82, 0;
@%p86 bra BB4_107;

BB4_106:
add.s32 %r638, %r29, 4;
cvt.u64.u32	%rd557, %r638;
add.s64 %rd559, %rd96, %rd557;
ld.shared.u8 %rs83, [%rd559];
setp.eq.s16	%p87, %rs83, 0;
selp.u32	%r675, 1, 0, %p87;

BB4_107:
bfe.u32 %r447, %r16, 5, 1;
setp.ne.s32	%p88, %r675, %r447;
@%p88 bra BB4_109;

add.s32 %r642, %r29, 4;
mul.wide.u32 %rd841, %r642, 8;
mul.wide.u32 %rd840, %r29, 8;
cvt.u64.u32	%rd560, %r29;
st.shared.u64 [%rd176], %rd56;
cvt.u64.u32	%rd564, %r642;
st.shared.u64 [%rd174], %rd57;
add.s64 %rd568, %rd95, %rd840;
ld.shared.u64 %rd569, [%rd568];
add.s64 %rd570, %rd95, %rd841;
ld.shared.u64 %rd571, [%rd570];
st.shared.u64 [%rd568], %rd571;
st.shared.u64 [%rd570], %rd569;
add.s64 %rd573, %rd96, %rd560;
ld.shared.u8 %rs84, [%rd573];
add.s64 %rd574, %rd96, %rd564;
ld.shared.u8 %rs85, [%rd574];
st.shared.u8 [%rd573], %rs85;
st.shared.u8 [%rd574], %rs84;

BB4_109:
bar.sync 0;
ld.shared.u64 %rd58, [%rd127];
ld.shared.u64 %rd59, [%rd129];
setp.le.s64	%p89, %rd59, %rd58;
@%p89 bra BB4_111;

cvt.u64.u32	%rd580, %r23;
add.s64 %rd582, %rd96, %rd580;
ld.shared.u8 %rs86, [%rd582];
mov.u32 %r676, 1;
setp.ne.s16	%p90, %rs86, 0;
@%p90 bra BB4_112;

BB4_111:
add.s32 %r639, %r23, 2;
cvt.u64.u32	%rd583, %r639;
add.s64 %rd585, %rd96, %rd583;
ld.shared.u8 %rs87, [%rd585];
setp.eq.s16	%p91, %rs87, 0;
selp.u32	%r676, 1, 0, %p91;

BB4_112:
bfe.u32 %r469, %r16, 5, 1;
setp.ne.s32	%p92, %r676, %r469;
@%p92 bra BB4_114;

add.s32 %r641, %r23, 2;
mul.wide.u32 %rd839, %r641, 8;
mul.wide.u32 %rd838, %r23, 8;
cvt.u64.u32	%rd586, %r23;
st.shared.u64 [%rd129], %rd58;
cvt.u64.u32	%rd590, %r641;
st.shared.u64 [%rd127], %rd59;
add.s64 %rd594, %rd95, %rd838;
ld.shared.u64 %rd595, [%rd594];
add.s64 %rd596, %rd95, %rd839;
ld.shared.u64 %rd597, [%rd596];
st.shared.u64 [%rd594], %rd597;
st.shared.u64 [%rd596], %rd595;
add.s64 %rd599, %rd96, %rd586;
ld.shared.u8 %rs88, [%rd599];
add.s64 %rd600, %rd96, %rd590;
ld.shared.u8 %rs89, [%rd600];
st.shared.u8 [%rd599], %rs89;
st.shared.u8 [%rd600], %rs88;

BB4_114:
bar.sync 0;
ld.shared.u64 %rd60, [%rd107+8];
ld.shared.u64 %rd61, [%rd107];
setp.le.s64	%p93, %rd61, %rd60;
@%p93 bra BB4_116;

cvt.u64.u32	%rd604, %r18;
add.s64 %rd606, %rd96, %rd604;
ld.shared.u8 %rs90, [%rd606];
mov.u32 %r677, 1;
setp.ne.s16	%p94, %rs90, 0;
@%p94 bra BB4_117;

BB4_116:
cvt.u64.u32	%rd607, %r18;
add.s64 %rd609, %rd96, %rd607;
ld.shared.u8 %rs91, [%rd609+1];
setp.eq.s16	%p95, %rs91, 0;
selp.u32	%r677, 1, 0, %p95;

BB4_117:
bfe.u32 %r483, %r16, 5, 1;
setp.ne.s32	%p96, %r677, %r483;
@%p96 bra BB4_119;

mul.wide.u32 %rd837, %r18, 8;
cvt.u64.u32	%rd610, %r18;
st.shared.u64 [%rd107], %rd60;
st.shared.u64 [%rd107+8], %rd61;
add.s64 %rd615, %rd95, %rd837;
ld.shared.u64 %rd616, [%rd615];
ld.shared.u64 %rd617, [%rd615+8];
st.shared.u64 [%rd615], %rd617;
st.shared.u64 [%rd615+8], %rd616;
add.s64 %rd619, %rd96, %rd610;
ld.shared.u8 %rs92, [%rd619];
ld.shared.u8 %rs93, [%rd619+1];
st.shared.u8 [%rd619], %rs93;
st.shared.u8 [%rd619+1], %rs92;

BB4_119:
bar.sync 0;
mov.u64 %rd836, _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r486, %r16, 63;
sub.s32 %r487, %r18, %r486;
add.s32 %r488, %r487, 64;
mul.wide.u32 %rd620, %r488, 8;
add.s64 %rd622, %rd836, %rd620;
mul.wide.u32 %rd623, %r487, 8;
add.s64 %rd624, %rd836, %rd623;
ld.shared.u64 %rd62, [%rd622];
ld.shared.u64 %rd63, [%rd624];
setp.le.s64	%p97, %rd63, %rd62;
@%p97 bra BB4_121;

cvt.u64.u32	%rd625, %r487;
add.s64 %rd627, %rd96, %rd625;
ld.shared.u8 %rs94, [%rd627];
setp.ne.s16	%p98, %rs94, 0;
@%p98 bra BB4_123;

BB4_121:
add.s32 %r648, %r487, 64;
cvt.u64.u32	%rd628, %r648;
add.s64 %rd630, %rd96, %rd628;
ld.shared.u8 %rs1, [%rd630];
setp.eq.s16	%p99, %rs1, 0;
@%p99 bra BB4_123;

mul.wide.u32 %rd849, %r487, 8;
mov.u64 %rd848, _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd847, %rd848, %rd849;
mul.wide.u32 %rd824, %r488, 8;
mul.wide.u32 %rd823, %r487, 8;
cvt.u64.u32	%rd631, %r487;
st.shared.u64 [%rd847], %rd62;
st.shared.u64 [%rd622], %rd63;
add.s64 %rd639, %rd95, %rd823;
ld.shared.u64 %rd640, [%rd639];
add.s64 %rd641, %rd95, %rd824;
ld.shared.u64 %rd642, [%rd641];
st.shared.u64 [%rd639], %rd642;
st.shared.u64 [%rd641], %rd640;
add.s64 %rd644, %rd96, %rd631;
ld.shared.u8 %rs95, [%rd644];
st.shared.u8 [%rd644], %rs1;
st.shared.u8 [%rd630], %rs95;

BB4_123:
bar.sync 0;
ld.shared.u64 %rd64, [%rd471];
ld.shared.u64 %rd65, [%rd473];
setp.le.s64	%p100, %rd65, %rd64;
@%p100 bra BB4_125;

cvt.u64.u32	%rd651, %r59;
add.s64 %rd653, %rd96, %rd651;
ld.shared.u8 %rs96, [%rd653];
setp.ne.s16	%p101, %rs96, 0;
@%p101 bra BB4_127;

BB4_125:
add.s32 %r616, %r59, 32;
cvt.u64.u32	%rd654, %r616;
add.s64 %rd656, %rd96, %rd654;
ld.shared.u8 %rs2, [%rd656];
setp.eq.s16	%p102, %rs2, 0;
@%p102 bra BB4_127;

add.s32 %r617, %r59, 32;
mul.wide.u32 %rd826, %r617, 8;
mul.wide.u32 %rd825, %r59, 8;
cvt.u64.u32	%rd657, %r59;
st.shared.u64 [%rd473], %rd64;
st.shared.u64 [%rd471], %rd65;
add.s64 %rd665, %rd95, %rd825;
ld.shared.u64 %rd666, [%rd665];
add.s64 %rd667, %rd95, %rd826;
ld.shared.u64 %rd668, [%rd667];
st.shared.u64 [%rd665], %rd668;
st.shared.u64 [%rd667], %rd666;
add.s64 %rd670, %rd96, %rd657;
ld.shared.u8 %rs97, [%rd670];
st.shared.u8 [%rd670], %rs2;
st.shared.u8 [%rd656], %rs97;

BB4_127:
bar.sync 0;
ld.shared.u64 %rd66, [%rd346];
ld.shared.u64 %rd67, [%rd348];
setp.le.s64	%p103, %rd67, %rd66;
@%p103 bra BB4_129;

cvt.u64.u32	%rd677, %r47;
add.s64 %rd679, %rd96, %rd677;
ld.shared.u8 %rs98, [%rd679];
setp.ne.s16	%p104, %rs98, 0;
@%p104 bra BB4_131;

BB4_129:
add.s32 %r618, %r47, 16;
cvt.u64.u32	%rd680, %r618;
add.s64 %rd682, %rd96, %rd680;
ld.shared.u8 %rs3, [%rd682];
setp.eq.s16	%p105, %rs3, 0;
@%p105 bra BB4_131;

add.s32 %r619, %r47, 16;
mul.wide.u32 %rd828, %r619, 8;
mul.wide.u32 %rd827, %r47, 8;
cvt.u64.u32	%rd683, %r47;
st.shared.u64 [%rd348], %rd66;
st.shared.u64 [%rd346], %rd67;
add.s64 %rd691, %rd95, %rd827;
ld.shared.u64 %rd692, [%rd691];
add.s64 %rd693, %rd95, %rd828;
ld.shared.u64 %rd694, [%rd693];
st.shared.u64 [%rd691], %rd694;
st.shared.u64 [%rd693], %rd692;
add.s64 %rd696, %rd96, %rd683;
ld.shared.u8 %rs99, [%rd696];
st.shared.u8 [%rd696], %rs3;
st.shared.u8 [%rd682], %rs99;

BB4_131:
bar.sync 0;
ld.shared.u64 %rd68, [%rd247];
ld.shared.u64 %rd69, [%rd249];
setp.le.s64	%p106, %rd69, %rd68;
@%p106 bra BB4_133;

cvt.u64.u32	%rd703, %r37;
add.s64 %rd705, %rd96, %rd703;
ld.shared.u8 %rs100, [%rd705];
setp.ne.s16	%p107, %rs100, 0;
@%p107 bra BB4_135;

BB4_133:
add.s32 %r620, %r37, 8;
cvt.u64.u32	%rd706, %r620;
add.s64 %rd708, %rd96, %rd706;
ld.shared.u8 %rs4, [%rd708];
setp.eq.s16	%p108, %rs4, 0;
@%p108 bra BB4_135;

add.s32 %r621, %r37, 8;
mul.wide.u32 %rd830, %r621, 8;
mul.wide.u32 %rd829, %r37, 8;
cvt.u64.u32	%rd709, %r37;
st.shared.u64 [%rd249], %rd68;
st.shared.u64 [%rd247], %rd69;
add.s64 %rd717, %rd95, %rd829;
ld.shared.u64 %rd718, [%rd717];
add.s64 %rd719, %rd95, %rd830;
ld.shared.u64 %rd720, [%rd719];
st.shared.u64 [%rd717], %rd720;
st.shared.u64 [%rd719], %rd718;
add.s64 %rd722, %rd96, %rd709;
ld.shared.u8 %rs101, [%rd722];
st.shared.u8 [%rd722], %rs4;
st.shared.u8 [%rd708], %rs101;

BB4_135:
bar.sync 0;
ld.shared.u64 %rd70, [%rd174];
ld.shared.u64 %rd71, [%rd176];
setp.le.s64	%p109, %rd71, %rd70;
@%p109 bra BB4_137;

cvt.u64.u32	%rd729, %r29;
add.s64 %rd731, %rd96, %rd729;
ld.shared.u8 %rs102, [%rd731];
setp.ne.s16	%p110, %rs102, 0;
@%p110 bra BB4_139;

BB4_137:
add.s32 %r622, %r29, 4;
cvt.u64.u32	%rd732, %r622;
add.s64 %rd734, %rd96, %rd732;
ld.shared.u8 %rs5, [%rd734];
setp.eq.s16	%p111, %rs5, 0;
@%p111 bra BB4_139;

add.s32 %r623, %r29, 4;
mul.wide.u32 %rd832, %r623, 8;
mul.wide.u32 %rd831, %r29, 8;
cvt.u64.u32	%rd735, %r29;
st.shared.u64 [%rd176], %rd70;
st.shared.u64 [%rd174], %rd71;
add.s64 %rd743, %rd95, %rd831;
ld.shared.u64 %rd744, [%rd743];
add.s64 %rd745, %rd95, %rd832;
ld.shared.u64 %rd746, [%rd745];
st.shared.u64 [%rd743], %rd746;
st.shared.u64 [%rd745], %rd744;
add.s64 %rd748, %rd96, %rd735;
ld.shared.u8 %rs103, [%rd748];
st.shared.u8 [%rd748], %rs5;
st.shared.u8 [%rd734], %rs103;

BB4_139:
bar.sync 0;
ld.shared.u64 %rd72, [%rd127];
ld.shared.u64 %rd73, [%rd129];
setp.le.s64	%p112, %rd73, %rd72;
@%p112 bra BB4_141;

cvt.u64.u32	%rd755, %r23;
add.s64 %rd757, %rd96, %rd755;
ld.shared.u8 %rs104, [%rd757];
setp.ne.s16	%p113, %rs104, 0;
@%p113 bra BB4_143;

BB4_141:
add.s32 %r624, %r23, 2;
cvt.u64.u32	%rd758, %r624;
add.s64 %rd760, %rd96, %rd758;
ld.shared.u8 %rs6, [%rd760];
setp.eq.s16	%p114, %rs6, 0;
@%p114 bra BB4_143;

add.s32 %r625, %r23, 2;
mul.wide.u32 %rd834, %r625, 8;
mul.wide.u32 %rd833, %r23, 8;
cvt.u64.u32	%rd761, %r23;
st.shared.u64 [%rd129], %rd72;
st.shared.u64 [%rd127], %rd73;
add.s64 %rd769, %rd95, %rd833;
ld.shared.u64 %rd770, [%rd769];
add.s64 %rd771, %rd95, %rd834;
ld.shared.u64 %rd772, [%rd771];
st.shared.u64 [%rd769], %rd772;
st.shared.u64 [%rd771], %rd770;
add.s64 %rd774, %rd96, %rd761;
ld.shared.u8 %rs105, [%rd774];
st.shared.u8 [%rd774], %rs6;
st.shared.u8 [%rd760], %rs105;

BB4_143:
bar.sync 0;
ld.shared.u64 %rd74, [%rd107+8];
ld.shared.u64 %rd75, [%rd107];
setp.le.s64	%p115, %rd75, %rd74;
@%p115 bra BB4_145;

cvt.u64.u32	%rd779, %r18;
add.s64 %rd781, %rd96, %rd779;
ld.shared.u8 %rs106, [%rd781];
setp.ne.s16	%p116, %rs106, 0;
@%p116 bra BB4_147;

BB4_145:
cvt.u64.u32	%rd782, %r18;
add.s64 %rd784, %rd96, %rd782;
ld.shared.u8 %rs7, [%rd784+1];
setp.eq.s16	%p117, %rs7, 0;
@%p117 bra BB4_147;

mov.u32 %r627, %tid.x;
shl.b32 %r626, %r627, 1;
mul.wide.u32 %rd835, %r626, 8;
st.shared.u64 [%rd107], %rd74;
st.shared.u64 [%rd107+8], %rd75;
add.s64 %rd790, %rd95, %rd835;
ld.shared.u64 %rd791, [%rd790];
ld.shared.u64 %rd792, [%rd790+8];
st.shared.u64 [%rd790], %rd792;
st.shared.u64 [%rd790+8], %rd791;
ld.shared.u8 %rs107, [%rd784];
st.shared.u8 [%rd784], %rs7;
st.shared.u8 [%rd784+1], %rs107;

BB4_147:
ld.param.u32 %r640, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
setp.lt.u32	%p120, %r16, %r640;
bar.sync 0;
@!%p120 bra BB4_149;
bra.uni BB4_148;

BB4_148:
ld.param.u32 %r646, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r635, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
mov.u32 %r634, %tid.x;
ld.shared.u64 %rd798, [%rd13];
mad.lo.s32 %r608, %r634, %r635, %r4;
cvta.to.global.u64 %rd799, %rd8;
mul.wide.u32 %rd800, %r608, 8;
add.s64 %rd801, %rd799, %rd800;
st.global.u64 [%rd801], %rd798;
ld.shared.u64 %rd804, [%rd14];
ld.local.u64 %rd805, [%rd2];
cvta.to.global.u64 %rd806, %rd805;
mad.lo.s32 %r609, %r634, %r646, %r15;
mul.wide.u32 %rd807, %r609, 8;
add.s64 %rd808, %rd806, %rd807;
st.global.u64 [%rd808], %rd804;

BB4_149:
mov.u32 %r630, %tid.x;
ld.param.u32 %r629, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
add.s32 %r628, %r630, 64;
setp.ge.u32	%p119, %r628, %r629;
@%p119 bra BB4_151;

ld.param.u32 %r645, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u32 %r633, %tid.x;
add.s32 %r632, %r633, 64;
ld.param.u32 %r631, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u64 %rd812, [%rd13+512];
mad.lo.s32 %r614, %r632, %r631, %r4;
cvta.to.global.u64 %rd813, %rd8;
mul.wide.u32 %rd814, %r614, 8;
add.s64 %rd815, %rd813, %rd814;
st.global.u64 [%rd815], %rd812;
ld.shared.u64 %rd818, [%rd14+512];
ld.local.u64 %rd819, [%rd2];
cvta.to.global.u64 %rd820, %rd819;
mad.lo.s32 %r615, %r632, %r645, %r15;
mul.wide.u32 %rd821, %r615, 8;
add.s64 %rd822, %rd820, %rd821;
st.global.u64 [%rd822], %rd818;

BB4_151:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot5[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<121>;
.reg .b16 %rs<108>;
.reg .b32 %r<678>;
.reg .b64 %rd<867>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[1024];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[1024];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[128];

mov.u64 %rd866, __local_depot5;
cvta.local.u64 %SP, %rd866;
ld.param.u32 %r74, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r75, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r76, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r77, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd3, _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd76, %SP, 0;
cvta.to.local.u64 %rd2, %rd76;
mov.u32 %r653, 0;
mov.pred %p4, 0;
@%p4 bra BB5_2;

BB5_1:
mul.wide.s32 %rd77, %r653, 8;
add.s64 %rd78, %rd3, %rd77;
ld.param.u64 %rd79, [%rd78];
add.s64 %rd80, %rd2, %rd77;
st.local.u64 [%rd80], %rd79;
add.s32 %r653, %r653, 1;
setp.lt.u32	%p5, %r653, 27;
@%p5 bra BB5_1;

BB5_2:
mov.u32 %r79, %nctaid.y;
mov.u32 %r80, %ctaid.z;
mov.u32 %r81, %ctaid.y;
mad.lo.s32 %r82, %r79, %r80, %r81;
mov.u32 %r83, %nctaid.x;
mov.u32 %r84, %ctaid.x;
mad.lo.s32 %r655, %r82, %r83, %r84;
setp.ge.u32	%p6, %r655, %r74;
@%p6 bra BB5_151;

ld.param.u32 %r86, [%rd1+108];
mul.lo.s32 %r4, %r655, %r86;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r654, %r5, -1;
mov.u32 %r656, 0;
setp.lt.s32	%p7, %r654, 1;
@%p7 bra BB5_6;

mul.wide.s32 %rd81, %r5, 4;
add.s64 %rd858, %rd2, %rd81;
mov.u32 %r656, 0;

BB5_5:
ld.local.u32 %r88, [%rd858+4];
rem.u32 %r89, %r655, %r88;
ld.local.u32 %r90, [%rd858+104];
mad.lo.s32 %r656, %r90, %r89, %r656;
div.u32 %r655, %r655, %r88;
add.s64 %rd858, %rd858, -4;
add.s32 %r654, %r654, -1;
setp.gt.s32	%p8, %r654, 0;
@%p8 bra BB5_5;

BB5_6:
ld.param.u64 %rd8, [%rd1];
ld.local.u32 %r91, [%rd2+108];
mad.lo.s32 %r15, %r91, %r655, %r656;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 64;
setp.lt.u32	%p1, %r16, %r75;
mov.u64 %rd82, 0;
setp.ge.u32	%p9, %r16, %r75;
mov.u64 %rd865, %rd82;
@%p9 bra BB5_8;

cvta.to.global.u64 %rd83, %rd8;
mad.lo.s32 %r92, %r16, %r76, %r4;
mul.wide.u32 %rd84, %r92, 8;
add.s64 %rd85, %rd83, %rd84;
ld.global.u64 %rd9, [%rd85];
mov.u64 %rd865, %rd9;

BB5_8:
mov.u64 %rd10, %rd865;
mov.u64 %rd864, %rd82;
@%p9 bra BB5_10;

ld.local.u64 %rd87, [%rd2];
cvta.to.global.u64 %rd88, %rd87;
mad.lo.s32 %r93, %r16, %r77, %r15;
mul.wide.u32 %rd89, %r93, 8;
add.s64 %rd90, %rd88, %rd89;
ld.global.u64 %rd864, [%rd90];

BB5_10:
selp.u16	%rs8, 1, 0, %p1;
cvt.s64.s32	%rd92, %r16;
mul.wide.s32 %rd93, %r16, 8;
mov.u64 %rd94, _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd13, %rd94, %rd93;
st.shared.u64 [%rd13], %rd10;
mov.u64 %rd95, _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd14, %rd95, %rd93;
st.shared.u64 [%rd14], %rd864;
mov.u64 %rd96, _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd15, %rd96, %rd92;
st.shared.u8 [%rd15], %rs8;
setp.lt.u32	%p2, %r17, %r75;
setp.ge.u32	%p11, %r17, %r75;
mov.u64 %rd863, %rd82;
@%p11 bra BB5_12;

cvta.to.global.u64 %rd97, %rd8;
mad.lo.s32 %r94, %r17, %r76, %r4;
mul.wide.u32 %rd98, %r94, 8;
add.s64 %rd99, %rd97, %rd98;
ld.global.u64 %rd863, [%rd99];

BB5_12:
mov.u64 %rd862, %rd82;
@%p11 bra BB5_14;

ld.local.u64 %rd101, [%rd2];
cvta.to.global.u64 %rd102, %rd101;
mad.lo.s32 %r95, %r17, %r77, %r15;
mul.wide.u32 %rd103, %r95, 8;
add.s64 %rd104, %rd102, %rd103;
ld.global.u64 %rd862, [%rd104];

BB5_14:
selp.u16	%rs9, 1, 0, %p2;
st.shared.u64 [%rd13+512], %rd863;
st.shared.u64 [%rd14+512], %rd862;
st.shared.u8 [%rd15+64], %rs9;
shl.b32 %r18, %r16, 1;
bar.sync 0;
mul.wide.u32 %rd105, %r18, 8;
add.s64 %rd107, %rd94, %rd105;
ld.shared.u64 %rd20, [%rd107+8];
ld.shared.u64 %rd21, [%rd107];
setp.ge.s64	%p13, %rd21, %rd20;
@%p13 bra BB5_16;

cvt.u64.u32	%rd108, %r18;
add.s64 %rd110, %rd96, %rd108;
ld.shared.u8 %rs10, [%rd110];
mov.u32 %r657, 1;
setp.ne.s16	%p14, %rs10, 0;
@%p14 bra BB5_17;

BB5_16:
cvt.u64.u32	%rd111, %r18;
add.s64 %rd113, %rd96, %rd111;
ld.shared.u8 %rs11, [%rd113+1];
setp.eq.s16	%p15, %rs11, 0;
selp.u32	%r657, 1, 0, %p15;

BB5_17:
and.b32 %r102, %r16, 1;
setp.ne.s32	%p16, %r657, %r102;
@%p16 bra BB5_19;

add.s64 %rd116, %rd95, %rd105;
cvt.u64.u32	%rd117, %r18;
st.shared.u64 [%rd107], %rd20;
st.shared.u64 [%rd107+8], %rd21;
ld.shared.u64 %rd121, [%rd116];
ld.shared.u64 %rd122, [%rd116+8];
st.shared.u64 [%rd116], %rd122;
st.shared.u64 [%rd116+8], %rd121;
add.s64 %rd124, %rd96, %rd117;
ld.shared.u8 %rs12, [%rd124];
ld.shared.u8 %rs13, [%rd124+1];
st.shared.u8 [%rd124], %rs13;
st.shared.u8 [%rd124+1], %rs12;

BB5_19:
bar.sync 0;
sub.s32 %r23, %r18, %r102;
add.s32 %r108, %r23, 2;
mul.wide.u32 %rd125, %r108, 8;
add.s64 %rd127, %rd94, %rd125;
mul.wide.u32 %rd128, %r23, 8;
add.s64 %rd129, %rd94, %rd128;
ld.shared.u64 %rd22, [%rd127];
ld.shared.u64 %rd23, [%rd129];
setp.ge.s64	%p17, %rd23, %rd22;
@%p17 bra BB5_21;

cvt.u64.u32	%rd130, %r23;
add.s64 %rd132, %rd96, %rd130;
ld.shared.u8 %rs14, [%rd132];
mov.u32 %r658, 1;
setp.ne.s16	%p18, %rs14, 0;
@%p18 bra BB5_22;

BB5_21:
cvt.u64.u32	%rd133, %r108;
add.s64 %rd135, %rd96, %rd133;
ld.shared.u8 %rs15, [%rd135];
setp.eq.s16	%p19, %rs15, 0;
selp.u32	%r658, 1, 0, %p19;

BB5_22:
bfe.u32 %r120, %r16, 1, 1;
setp.ne.s32	%p20, %r658, %r120;
@%p20 bra BB5_24;

add.s64 %rd138, %rd95, %rd128;
add.s64 %rd140, %rd95, %rd125;
cvt.u64.u32	%rd141, %r23;
st.shared.u64 [%rd129], %rd22;
cvt.u64.u32	%rd145, %r108;
st.shared.u64 [%rd127], %rd23;
ld.shared.u64 %rd148, [%rd138];
ld.shared.u64 %rd149, [%rd140];
st.shared.u64 [%rd138], %rd149;
st.shared.u64 [%rd140], %rd148;
add.s64 %rd151, %rd96, %rd141;
ld.shared.u8 %rs16, [%rd151];
add.s64 %rd152, %rd96, %rd145;
ld.shared.u8 %rs17, [%rd152];
st.shared.u8 [%rd151], %rs17;
st.shared.u8 [%rd152], %rs16;

BB5_24:
bar.sync 0;
ld.shared.u64 %rd24, [%rd107+8];
ld.shared.u64 %rd25, [%rd107];
setp.ge.s64	%p21, %rd25, %rd24;
@%p21 bra BB5_26;

cvt.u64.u32	%rd156, %r18;
add.s64 %rd158, %rd96, %rd156;
ld.shared.u8 %rs18, [%rd158];
mov.u32 %r659, 1;
setp.ne.s16	%p22, %rs18, 0;
@%p22 bra BB5_27;

BB5_26:
cvt.u64.u32	%rd159, %r18;
add.s64 %rd161, %rd96, %rd159;
ld.shared.u8 %rs19, [%rd161+1];
setp.eq.s16	%p23, %rs19, 0;
selp.u32	%r659, 1, 0, %p23;

BB5_27:
bfe.u32 %r135, %r16, 1, 1;
setp.ne.s32	%p24, %r659, %r135;
@%p24 bra BB5_29;

cvt.u64.u32	%rd162, %r18;
st.shared.u64 [%rd107], %rd24;
st.shared.u64 [%rd107+8], %rd25;
add.s64 %rd167, %rd95, %rd105;
ld.shared.u64 %rd168, [%rd167];
ld.shared.u64 %rd169, [%rd167+8];
st.shared.u64 [%rd167], %rd169;
st.shared.u64 [%rd167+8], %rd168;
add.s64 %rd171, %rd96, %rd162;
ld.shared.u8 %rs20, [%rd171];
ld.shared.u8 %rs21, [%rd171+1];
st.shared.u8 [%rd171], %rs21;
st.shared.u8 [%rd171+1], %rs20;

BB5_29:
bar.sync 0;
and.b32 %r138, %r16, 3;
sub.s32 %r29, %r18, %r138;
add.s32 %r140, %r29, 4;
mul.wide.u32 %rd172, %r140, 8;
add.s64 %rd174, %rd94, %rd172;
mul.wide.u32 %rd175, %r29, 8;
add.s64 %rd176, %rd94, %rd175;
ld.shared.u64 %rd26, [%rd174];
ld.shared.u64 %rd27, [%rd176];
setp.ge.s64	%p25, %rd27, %rd26;
@%p25 bra BB5_31;

cvt.u64.u32	%rd177, %r29;
add.s64 %rd179, %rd96, %rd177;
ld.shared.u8 %rs22, [%rd179];
mov.u32 %r660, 1;
setp.ne.s16	%p26, %rs22, 0;
@%p26 bra BB5_32;

BB5_31:
cvt.u64.u32	%rd180, %r140;
add.s64 %rd182, %rd96, %rd180;
ld.shared.u8 %rs23, [%rd182];
setp.eq.s16	%p27, %rs23, 0;
selp.u32	%r660, 1, 0, %p27;

BB5_32:
bfe.u32 %r152, %r16, 2, 1;
setp.ne.s32	%p28, %r660, %r152;
@%p28 bra BB5_34;

add.s64 %rd185, %rd95, %rd175;
add.s64 %rd187, %rd95, %rd172;
cvt.u64.u32	%rd188, %r29;
st.shared.u64 [%rd176], %rd26;
cvt.u64.u32	%rd192, %r140;
st.shared.u64 [%rd174], %rd27;
ld.shared.u64 %rd195, [%rd185];
ld.shared.u64 %rd196, [%rd187];
st.shared.u64 [%rd185], %rd196;
st.shared.u64 [%rd187], %rd195;
add.s64 %rd198, %rd96, %rd188;
ld.shared.u8 %rs24, [%rd198];
add.s64 %rd199, %rd96, %rd192;
ld.shared.u8 %rs25, [%rd199];
st.shared.u8 [%rd198], %rs25;
st.shared.u8 [%rd199], %rs24;

BB5_34:
bar.sync 0;
ld.shared.u64 %rd28, [%rd127];
ld.shared.u64 %rd29, [%rd129];
setp.ge.s64	%p29, %rd29, %rd28;
@%p29 bra BB5_36;

cvt.u64.u32	%rd205, %r23;
add.s64 %rd207, %rd96, %rd205;
ld.shared.u8 %rs26, [%rd207];
mov.u32 %r661, 1;
setp.ne.s16	%p30, %rs26, 0;
@%p30 bra BB5_37;

BB5_36:
cvt.u64.u32	%rd208, %r108;
add.s64 %rd210, %rd96, %rd208;
ld.shared.u8 %rs27, [%rd210];
setp.eq.s16	%p31, %rs27, 0;
selp.u32	%r661, 1, 0, %p31;

BB5_37:
bfe.u32 %r175, %r16, 2, 1;
setp.ne.s32	%p32, %r661, %r175;
@%p32 bra BB5_39;

cvt.u64.u32	%rd211, %r23;
st.shared.u64 [%rd129], %rd28;
cvt.u64.u32	%rd215, %r108;
st.shared.u64 [%rd127], %rd29;
add.s64 %rd219, %rd95, %rd128;
ld.shared.u64 %rd220, [%rd219];
add.s64 %rd221, %rd95, %rd125;
ld.shared.u64 %rd222, [%rd221];
st.shared.u64 [%rd219], %rd222;
st.shared.u64 [%rd221], %rd220;
add.s64 %rd224, %rd96, %rd211;
ld.shared.u8 %rs28, [%rd224];
add.s64 %rd225, %rd96, %rd215;
ld.shared.u8 %rs29, [%rd225];
st.shared.u8 [%rd224], %rs29;
st.shared.u8 [%rd225], %rs28;

BB5_39:
bar.sync 0;
ld.shared.u64 %rd30, [%rd107+8];
ld.shared.u64 %rd31, [%rd107];
setp.ge.s64	%p33, %rd31, %rd30;
@%p33 bra BB5_41;

cvt.u64.u32	%rd229, %r18;
add.s64 %rd231, %rd96, %rd229;
ld.shared.u8 %rs30, [%rd231];
mov.u32 %r662, 1;
setp.ne.s16	%p34, %rs30, 0;
@%p34 bra BB5_42;

BB5_41:
cvt.u64.u32	%rd232, %r18;
add.s64 %rd234, %rd96, %rd232;
ld.shared.u8 %rs31, [%rd234+1];
setp.eq.s16	%p35, %rs31, 0;
selp.u32	%r662, 1, 0, %p35;

BB5_42:
bfe.u32 %r189, %r16, 2, 1;
setp.ne.s32	%p36, %r662, %r189;
@%p36 bra BB5_44;

cvt.u64.u32	%rd235, %r18;
st.shared.u64 [%rd107], %rd30;
st.shared.u64 [%rd107+8], %rd31;
add.s64 %rd240, %rd95, %rd105;
ld.shared.u64 %rd241, [%rd240];
ld.shared.u64 %rd242, [%rd240+8];
st.shared.u64 [%rd240], %rd242;
st.shared.u64 [%rd240+8], %rd241;
add.s64 %rd244, %rd96, %rd235;
ld.shared.u8 %rs32, [%rd244];
ld.shared.u8 %rs33, [%rd244+1];
st.shared.u8 [%rd244], %rs33;
st.shared.u8 [%rd244+1], %rs32;

BB5_44:
bar.sync 0;
and.b32 %r192, %r16, 7;
sub.s32 %r37, %r18, %r192;
add.s32 %r194, %r37, 8;
mul.wide.u32 %rd245, %r194, 8;
add.s64 %rd247, %rd94, %rd245;
mul.wide.u32 %rd248, %r37, 8;
add.s64 %rd249, %rd94, %rd248;
ld.shared.u64 %rd32, [%rd247];
ld.shared.u64 %rd33, [%rd249];
setp.ge.s64	%p37, %rd33, %rd32;
@%p37 bra BB5_46;

cvt.u64.u32	%rd250, %r37;
add.s64 %rd252, %rd96, %rd250;
ld.shared.u8 %rs34, [%rd252];
mov.u32 %r663, 1;
setp.ne.s16	%p38, %rs34, 0;
@%p38 bra BB5_47;

BB5_46:
cvt.u64.u32	%rd253, %r194;
add.s64 %rd255, %rd96, %rd253;
ld.shared.u8 %rs35, [%rd255];
setp.eq.s16	%p39, %rs35, 0;
selp.u32	%r663, 1, 0, %p39;

BB5_47:
bfe.u32 %r206, %r16, 3, 1;
setp.ne.s32	%p40, %r663, %r206;
@%p40 bra BB5_49;

add.s64 %rd258, %rd95, %rd248;
add.s64 %rd260, %rd95, %rd245;
cvt.u64.u32	%rd261, %r37;
st.shared.u64 [%rd249], %rd32;
cvt.u64.u32	%rd265, %r194;
st.shared.u64 [%rd247], %rd33;
ld.shared.u64 %rd268, [%rd258];
ld.shared.u64 %rd269, [%rd260];
st.shared.u64 [%rd258], %rd269;
st.shared.u64 [%rd260], %rd268;
add.s64 %rd271, %rd96, %rd261;
ld.shared.u8 %rs36, [%rd271];
add.s64 %rd272, %rd96, %rd265;
ld.shared.u8 %rs37, [%rd272];
st.shared.u8 [%rd271], %rs37;
st.shared.u8 [%rd272], %rs36;

BB5_49:
bar.sync 0;
ld.shared.u64 %rd34, [%rd174];
ld.shared.u64 %rd35, [%rd176];
setp.ge.s64	%p41, %rd35, %rd34;
@%p41 bra BB5_51;

cvt.u64.u32	%rd278, %r29;
add.s64 %rd280, %rd96, %rd278;
ld.shared.u8 %rs38, [%rd280];
mov.u32 %r664, 1;
setp.ne.s16	%p42, %rs38, 0;
@%p42 bra BB5_52;

BB5_51:
cvt.u64.u32	%rd281, %r140;
add.s64 %rd283, %rd96, %rd281;
ld.shared.u8 %rs39, [%rd283];
setp.eq.s16	%p43, %rs39, 0;
selp.u32	%r664, 1, 0, %p43;

BB5_52:
bfe.u32 %r229, %r16, 3, 1;
setp.ne.s32	%p44, %r664, %r229;
@%p44 bra BB5_54;

cvt.u64.u32	%rd284, %r29;
st.shared.u64 [%rd176], %rd34;
cvt.u64.u32	%rd288, %r140;
st.shared.u64 [%rd174], %rd35;
add.s64 %rd292, %rd95, %rd175;
ld.shared.u64 %rd293, [%rd292];
add.s64 %rd294, %rd95, %rd172;
ld.shared.u64 %rd295, [%rd294];
st.shared.u64 [%rd292], %rd295;
st.shared.u64 [%rd294], %rd293;
add.s64 %rd297, %rd96, %rd284;
ld.shared.u8 %rs40, [%rd297];
add.s64 %rd298, %rd96, %rd288;
ld.shared.u8 %rs41, [%rd298];
st.shared.u8 [%rd297], %rs41;
st.shared.u8 [%rd298], %rs40;

BB5_54:
bar.sync 0;
ld.shared.u64 %rd36, [%rd127];
ld.shared.u64 %rd37, [%rd129];
setp.ge.s64	%p45, %rd37, %rd36;
@%p45 bra BB5_56;

cvt.u64.u32	%rd304, %r23;
add.s64 %rd306, %rd96, %rd304;
ld.shared.u8 %rs42, [%rd306];
mov.u32 %r665, 1;
setp.ne.s16	%p46, %rs42, 0;
@%p46 bra BB5_57;

BB5_56:
cvt.u64.u32	%rd307, %r108;
add.s64 %rd309, %rd96, %rd307;
ld.shared.u8 %rs43, [%rd309];
setp.eq.s16	%p47, %rs43, 0;
selp.u32	%r665, 1, 0, %p47;

BB5_57:
bfe.u32 %r251, %r16, 3, 1;
setp.ne.s32	%p48, %r665, %r251;
@%p48 bra BB5_59;

mul.wide.u32 %rd857, %r23, 8;
cvt.u64.u32	%rd310, %r23;
st.shared.u64 [%rd129], %rd36;
cvt.u64.u32	%rd314, %r108;
st.shared.u64 [%rd127], %rd37;
add.s64 %rd318, %rd95, %rd857;
ld.shared.u64 %rd319, [%rd318];
add.s64 %rd320, %rd95, %rd125;
ld.shared.u64 %rd321, [%rd320];
st.shared.u64 [%rd318], %rd321;
st.shared.u64 [%rd320], %rd319;
add.s64 %rd323, %rd96, %rd310;
ld.shared.u8 %rs44, [%rd323];
add.s64 %rd324, %rd96, %rd314;
ld.shared.u8 %rs45, [%rd324];
st.shared.u8 [%rd323], %rs45;
st.shared.u8 [%rd324], %rs44;

BB5_59:
bar.sync 0;
ld.shared.u64 %rd38, [%rd107+8];
ld.shared.u64 %rd39, [%rd107];
setp.ge.s64	%p49, %rd39, %rd38;
@%p49 bra BB5_61;

cvt.u64.u32	%rd328, %r18;
add.s64 %rd330, %rd96, %rd328;
ld.shared.u8 %rs46, [%rd330];
mov.u32 %r666, 1;
setp.ne.s16	%p50, %rs46, 0;
@%p50 bra BB5_62;

BB5_61:
cvt.u64.u32	%rd331, %r18;
add.s64 %rd333, %rd96, %rd331;
ld.shared.u8 %rs47, [%rd333+1];
setp.eq.s16	%p51, %rs47, 0;
selp.u32	%r666, 1, 0, %p51;

BB5_62:
bfe.u32 %r265, %r16, 3, 1;
setp.ne.s32	%p52, %r666, %r265;
@%p52 bra BB5_64;

mul.wide.u32 %rd856, %r18, 8;
cvt.u64.u32	%rd334, %r18;
st.shared.u64 [%rd107], %rd38;
st.shared.u64 [%rd107+8], %rd39;
add.s64 %rd339, %rd95, %rd856;
ld.shared.u64 %rd340, [%rd339];
ld.shared.u64 %rd341, [%rd339+8];
st.shared.u64 [%rd339], %rd341;
st.shared.u64 [%rd339+8], %rd340;
add.s64 %rd343, %rd96, %rd334;
ld.shared.u8 %rs48, [%rd343];
ld.shared.u8 %rs49, [%rd343+1];
st.shared.u8 [%rd343], %rs49;
st.shared.u8 [%rd343+1], %rs48;

BB5_64:
bar.sync 0;
and.b32 %r268, %r16, 15;
sub.s32 %r47, %r18, %r268;
add.s32 %r270, %r47, 16;
mul.wide.u32 %rd344, %r270, 8;
add.s64 %rd346, %rd94, %rd344;
mul.wide.u32 %rd347, %r47, 8;
add.s64 %rd348, %rd94, %rd347;
ld.shared.u64 %rd40, [%rd346];
ld.shared.u64 %rd41, [%rd348];
setp.ge.s64	%p53, %rd41, %rd40;
@%p53 bra BB5_66;

cvt.u64.u32	%rd349, %r47;
add.s64 %rd351, %rd96, %rd349;
ld.shared.u8 %rs50, [%rd351];
mov.u32 %r667, 1;
setp.ne.s16	%p54, %rs50, 0;
@%p54 bra BB5_67;

BB5_66:
cvt.u64.u32	%rd352, %r270;
add.s64 %rd354, %rd96, %rd352;
ld.shared.u8 %rs51, [%rd354];
setp.eq.s16	%p55, %rs51, 0;
selp.u32	%r667, 1, 0, %p55;

BB5_67:
bfe.u32 %r282, %r16, 4, 1;
setp.ne.s32	%p56, %r667, %r282;
@%p56 bra BB5_69;

mul.wide.u32 %rd855, %r47, 8;
add.s64 %rd357, %rd95, %rd855;
add.s64 %rd359, %rd95, %rd344;
cvt.u64.u32	%rd360, %r47;
st.shared.u64 [%rd348], %rd40;
cvt.u64.u32	%rd364, %r270;
st.shared.u64 [%rd346], %rd41;
ld.shared.u64 %rd367, [%rd357];
ld.shared.u64 %rd368, [%rd359];
st.shared.u64 [%rd357], %rd368;
st.shared.u64 [%rd359], %rd367;
add.s64 %rd370, %rd96, %rd360;
ld.shared.u8 %rs52, [%rd370];
add.s64 %rd371, %rd96, %rd364;
ld.shared.u8 %rs53, [%rd371];
st.shared.u8 [%rd370], %rs53;
st.shared.u8 [%rd371], %rs52;

BB5_69:
bar.sync 0;
ld.shared.u64 %rd42, [%rd247];
ld.shared.u64 %rd43, [%rd249];
setp.ge.s64	%p57, %rd43, %rd42;
@%p57 bra BB5_71;

cvt.u64.u32	%rd377, %r37;
add.s64 %rd379, %rd96, %rd377;
ld.shared.u8 %rs54, [%rd379];
mov.u32 %r668, 1;
setp.ne.s16	%p58, %rs54, 0;
@%p58 bra BB5_72;

BB5_71:
cvt.u64.u32	%rd380, %r194;
add.s64 %rd382, %rd96, %rd380;
ld.shared.u8 %rs55, [%rd382];
setp.eq.s16	%p59, %rs55, 0;
selp.u32	%r668, 1, 0, %p59;

BB5_72:
bfe.u32 %r305, %r16, 4, 1;
setp.ne.s32	%p60, %r668, %r305;
@%p60 bra BB5_74;

mul.wide.u32 %rd854, %r37, 8;
cvt.u64.u32	%rd383, %r37;
st.shared.u64 [%rd249], %rd42;
cvt.u64.u32	%rd387, %r194;
st.shared.u64 [%rd247], %rd43;
add.s64 %rd391, %rd95, %rd854;
ld.shared.u64 %rd392, [%rd391];
add.s64 %rd393, %rd95, %rd245;
ld.shared.u64 %rd394, [%rd393];
st.shared.u64 [%rd391], %rd394;
st.shared.u64 [%rd393], %rd392;
add.s64 %rd396, %rd96, %rd383;
ld.shared.u8 %rs56, [%rd396];
add.s64 %rd397, %rd96, %rd387;
ld.shared.u8 %rs57, [%rd397];
st.shared.u8 [%rd396], %rs57;
st.shared.u8 [%rd397], %rs56;

BB5_74:
bar.sync 0;
ld.shared.u64 %rd44, [%rd174];
ld.shared.u64 %rd45, [%rd176];
setp.ge.s64	%p61, %rd45, %rd44;
@%p61 bra BB5_76;

cvt.u64.u32	%rd403, %r29;
add.s64 %rd405, %rd96, %rd403;
ld.shared.u8 %rs58, [%rd405];
mov.u32 %r669, 1;
setp.ne.s16	%p62, %rs58, 0;
@%p62 bra BB5_77;

BB5_76:
add.s32 %r649, %r29, 4;
cvt.u64.u32	%rd406, %r649;
add.s64 %rd408, %rd96, %rd406;
ld.shared.u8 %rs59, [%rd408];
setp.eq.s16	%p63, %rs59, 0;
selp.u32	%r669, 1, 0, %p63;

BB5_77:
bfe.u32 %r327, %r16, 4, 1;
setp.ne.s32	%p64, %r669, %r327;
@%p64 bra BB5_79;

add.s32 %r652, %r29, 4;
mul.wide.u32 %rd853, %r652, 8;
mul.wide.u32 %rd852, %r29, 8;
cvt.u64.u32	%rd409, %r29;
st.shared.u64 [%rd176], %rd44;
cvt.u64.u32	%rd413, %r652;
st.shared.u64 [%rd174], %rd45;
add.s64 %rd417, %rd95, %rd852;
ld.shared.u64 %rd418, [%rd417];
add.s64 %rd419, %rd95, %rd853;
ld.shared.u64 %rd420, [%rd419];
st.shared.u64 [%rd417], %rd420;
st.shared.u64 [%rd419], %rd418;
add.s64 %rd422, %rd96, %rd409;
ld.shared.u8 %rs60, [%rd422];
add.s64 %rd423, %rd96, %rd413;
ld.shared.u8 %rs61, [%rd423];
st.shared.u8 [%rd422], %rs61;
st.shared.u8 [%rd423], %rs60;

BB5_79:
bar.sync 0;
ld.shared.u64 %rd46, [%rd127];
ld.shared.u64 %rd47, [%rd129];
setp.ge.s64	%p65, %rd47, %rd46;
@%p65 bra BB5_81;

cvt.u64.u32	%rd429, %r23;
add.s64 %rd431, %rd96, %rd429;
ld.shared.u8 %rs62, [%rd431];
mov.u32 %r670, 1;
setp.ne.s16	%p66, %rs62, 0;
@%p66 bra BB5_82;

BB5_81:
add.s32 %r650, %r23, 2;
cvt.u64.u32	%rd432, %r650;
add.s64 %rd434, %rd96, %rd432;
ld.shared.u8 %rs63, [%rd434];
setp.eq.s16	%p67, %rs63, 0;
selp.u32	%r670, 1, 0, %p67;

BB5_82:
bfe.u32 %r349, %r16, 4, 1;
setp.ne.s32	%p68, %r670, %r349;
@%p68 bra BB5_84;

mul.wide.u32 %rd851, %r23, 8;
add.s32 %r651, %r23, 2;
cvt.u64.u32	%rd435, %r23;
st.shared.u64 [%rd129], %rd46;
cvt.u64.u32	%rd439, %r651;
st.shared.u64 [%rd127], %rd47;
add.s64 %rd443, %rd95, %rd851;
ld.shared.u64 %rd444, [%rd443];
add.s64 %rd445, %rd95, %rd125;
ld.shared.u64 %rd446, [%rd445];
st.shared.u64 [%rd443], %rd446;
st.shared.u64 [%rd445], %rd444;
add.s64 %rd448, %rd96, %rd435;
ld.shared.u8 %rs64, [%rd448];
add.s64 %rd449, %rd96, %rd439;
ld.shared.u8 %rs65, [%rd449];
st.shared.u8 [%rd448], %rs65;
st.shared.u8 [%rd449], %rs64;

BB5_84:
bar.sync 0;
ld.shared.u64 %rd48, [%rd107+8];
ld.shared.u64 %rd49, [%rd107];
setp.ge.s64	%p69, %rd49, %rd48;
@%p69 bra BB5_86;

cvt.u64.u32	%rd453, %r18;
add.s64 %rd455, %rd96, %rd453;
ld.shared.u8 %rs66, [%rd455];
mov.u32 %r671, 1;
setp.ne.s16	%p70, %rs66, 0;
@%p70 bra BB5_87;

BB5_86:
cvt.u64.u32	%rd456, %r18;
add.s64 %rd458, %rd96, %rd456;
ld.shared.u8 %rs67, [%rd458+1];
setp.eq.s16	%p71, %rs67, 0;
selp.u32	%r671, 1, 0, %p71;

BB5_87:
bfe.u32 %r363, %r16, 4, 1;
setp.ne.s32	%p72, %r671, %r363;
@%p72 bra BB5_89;

mul.wide.u32 %rd850, %r18, 8;
cvt.u64.u32	%rd459, %r18;
st.shared.u64 [%rd107], %rd48;
st.shared.u64 [%rd107+8], %rd49;
add.s64 %rd464, %rd95, %rd850;
ld.shared.u64 %rd465, [%rd464];
ld.shared.u64 %rd466, [%rd464+8];
st.shared.u64 [%rd464], %rd466;
st.shared.u64 [%rd464+8], %rd465;
add.s64 %rd468, %rd96, %rd459;
ld.shared.u8 %rs68, [%rd468];
ld.shared.u8 %rs69, [%rd468+1];
st.shared.u8 [%rd468], %rs69;
st.shared.u8 [%rd468+1], %rs68;

BB5_89:
bar.sync 0;
and.b32 %r366, %r16, 31;
sub.s32 %r59, %r18, %r366;
add.s32 %r368, %r59, 32;
mul.wide.u32 %rd469, %r368, 8;
add.s64 %rd471, %rd94, %rd469;
mul.wide.u32 %rd472, %r59, 8;
add.s64 %rd473, %rd94, %rd472;
ld.shared.u64 %rd50, [%rd471];
ld.shared.u64 %rd51, [%rd473];
setp.ge.s64	%p73, %rd51, %rd50;
@%p73 bra BB5_91;

cvt.u64.u32	%rd474, %r59;
add.s64 %rd476, %rd96, %rd474;
ld.shared.u8 %rs70, [%rd476];
mov.u32 %r672, 1;
setp.ne.s16	%p74, %rs70, 0;
@%p74 bra BB5_92;

BB5_91:
cvt.u64.u32	%rd477, %r368;
add.s64 %rd479, %rd96, %rd477;
ld.shared.u8 %rs71, [%rd479];
setp.eq.s16	%p75, %rs71, 0;
selp.u32	%r672, 1, 0, %p75;

BB5_92:
bfe.u32 %r380, %r16, 5, 1;
setp.ne.s32	%p76, %r672, %r380;
@%p76 bra BB5_94;

mul.wide.u32 %rd845, %r59, 8;
add.s64 %rd482, %rd95, %rd845;
add.s64 %rd484, %rd95, %rd469;
cvt.u64.u32	%rd485, %r59;
st.shared.u64 [%rd473], %rd50;
cvt.u64.u32	%rd489, %r368;
st.shared.u64 [%rd471], %rd51;
ld.shared.u64 %rd492, [%rd482];
ld.shared.u64 %rd493, [%rd484];
st.shared.u64 [%rd482], %rd493;
st.shared.u64 [%rd484], %rd492;
add.s64 %rd495, %rd96, %rd485;
ld.shared.u8 %rs72, [%rd495];
add.s64 %rd496, %rd96, %rd489;
ld.shared.u8 %rs73, [%rd496];
st.shared.u8 [%rd495], %rs73;
st.shared.u8 [%rd496], %rs72;

BB5_94:
bar.sync 0;
ld.shared.u64 %rd52, [%rd346];
ld.shared.u64 %rd53, [%rd348];
setp.ge.s64	%p77, %rd53, %rd52;
@%p77 bra BB5_96;

cvt.u64.u32	%rd502, %r47;
add.s64 %rd504, %rd96, %rd502;
ld.shared.u8 %rs74, [%rd504];
mov.u32 %r673, 1;
setp.ne.s16	%p78, %rs74, 0;
@%p78 bra BB5_97;

BB5_96:
add.s32 %r636, %r47, 16;
cvt.u64.u32	%rd505, %r636;
add.s64 %rd507, %rd96, %rd505;
ld.shared.u8 %rs75, [%rd507];
setp.eq.s16	%p79, %rs75, 0;
selp.u32	%r673, 1, 0, %p79;

BB5_97:
bfe.u32 %r403, %r16, 5, 1;
setp.ne.s32	%p80, %r673, %r403;
@%p80 bra BB5_99;

add.s32 %r647, %r47, 16;
mul.wide.u32 %rd846, %r647, 8;
mul.wide.u32 %rd844, %r47, 8;
add.s32 %r644, %r47, 16;
cvt.u64.u32	%rd508, %r47;
st.shared.u64 [%rd348], %rd52;
cvt.u64.u32	%rd512, %r644;
st.shared.u64 [%rd346], %rd53;
add.s64 %rd516, %rd95, %rd844;
ld.shared.u64 %rd517, [%rd516];
add.s64 %rd518, %rd95, %rd846;
ld.shared.u64 %rd519, [%rd518];
st.shared.u64 [%rd516], %rd519;
st.shared.u64 [%rd518], %rd517;
add.s64 %rd521, %rd96, %rd508;
ld.shared.u8 %rs76, [%rd521];
add.s64 %rd522, %rd96, %rd512;
ld.shared.u8 %rs77, [%rd522];
st.shared.u8 [%rd521], %rs77;
st.shared.u8 [%rd522], %rs76;

BB5_99:
bar.sync 0;
ld.shared.u64 %rd54, [%rd247];
ld.shared.u64 %rd55, [%rd249];
setp.ge.s64	%p81, %rd55, %rd54;
@%p81 bra BB5_101;

cvt.u64.u32	%rd528, %r37;
add.s64 %rd530, %rd96, %rd528;
ld.shared.u8 %rs78, [%rd530];
mov.u32 %r674, 1;
setp.ne.s16	%p82, %rs78, 0;
@%p82 bra BB5_102;

BB5_101:
add.s32 %r637, %r37, 8;
cvt.u64.u32	%rd531, %r637;
add.s64 %rd533, %rd96, %rd531;
ld.shared.u8 %rs79, [%rd533];
setp.eq.s16	%p83, %rs79, 0;
selp.u32	%r674, 1, 0, %p83;

BB5_102:
bfe.u32 %r425, %r16, 5, 1;
setp.ne.s32	%p84, %r674, %r425;
@%p84 bra BB5_104;

add.s32 %r643, %r37, 8;
mul.wide.u32 %rd843, %r643, 8;
mul.wide.u32 %rd842, %r37, 8;
cvt.u64.u32	%rd534, %r37;
st.shared.u64 [%rd249], %rd54;
cvt.u64.u32	%rd538, %r643;
st.shared.u64 [%rd247], %rd55;
add.s64 %rd542, %rd95, %rd842;
ld.shared.u64 %rd543, [%rd542];
add.s64 %rd544, %rd95, %rd843;
ld.shared.u64 %rd545, [%rd544];
st.shared.u64 [%rd542], %rd545;
st.shared.u64 [%rd544], %rd543;
add.s64 %rd547, %rd96, %rd534;
ld.shared.u8 %rs80, [%rd547];
add.s64 %rd548, %rd96, %rd538;
ld.shared.u8 %rs81, [%rd548];
st.shared.u8 [%rd547], %rs81;
st.shared.u8 [%rd548], %rs80;

BB5_104:
bar.sync 0;
ld.shared.u64 %rd56, [%rd174];
ld.shared.u64 %rd57, [%rd176];
setp.ge.s64	%p85, %rd57, %rd56;
@%p85 bra BB5_106;

cvt.u64.u32	%rd554, %r29;
add.s64 %rd556, %rd96, %rd554;
ld.shared.u8 %rs82, [%rd556];
mov.u32 %r675, 1;
setp.ne.s16	%p86, %rs82, 0;
@%p86 bra BB5_107;

BB5_106:
add.s32 %r638, %r29, 4;
cvt.u64.u32	%rd557, %r638;
add.s64 %rd559, %rd96, %rd557;
ld.shared.u8 %rs83, [%rd559];
setp.eq.s16	%p87, %rs83, 0;
selp.u32	%r675, 1, 0, %p87;

BB5_107:
bfe.u32 %r447, %r16, 5, 1;
setp.ne.s32	%p88, %r675, %r447;
@%p88 bra BB5_109;

add.s32 %r642, %r29, 4;
mul.wide.u32 %rd841, %r642, 8;
mul.wide.u32 %rd840, %r29, 8;
cvt.u64.u32	%rd560, %r29;
st.shared.u64 [%rd176], %rd56;
cvt.u64.u32	%rd564, %r642;
st.shared.u64 [%rd174], %rd57;
add.s64 %rd568, %rd95, %rd840;
ld.shared.u64 %rd569, [%rd568];
add.s64 %rd570, %rd95, %rd841;
ld.shared.u64 %rd571, [%rd570];
st.shared.u64 [%rd568], %rd571;
st.shared.u64 [%rd570], %rd569;
add.s64 %rd573, %rd96, %rd560;
ld.shared.u8 %rs84, [%rd573];
add.s64 %rd574, %rd96, %rd564;
ld.shared.u8 %rs85, [%rd574];
st.shared.u8 [%rd573], %rs85;
st.shared.u8 [%rd574], %rs84;

BB5_109:
bar.sync 0;
ld.shared.u64 %rd58, [%rd127];
ld.shared.u64 %rd59, [%rd129];
setp.ge.s64	%p89, %rd59, %rd58;
@%p89 bra BB5_111;

cvt.u64.u32	%rd580, %r23;
add.s64 %rd582, %rd96, %rd580;
ld.shared.u8 %rs86, [%rd582];
mov.u32 %r676, 1;
setp.ne.s16	%p90, %rs86, 0;
@%p90 bra BB5_112;

BB5_111:
add.s32 %r639, %r23, 2;
cvt.u64.u32	%rd583, %r639;
add.s64 %rd585, %rd96, %rd583;
ld.shared.u8 %rs87, [%rd585];
setp.eq.s16	%p91, %rs87, 0;
selp.u32	%r676, 1, 0, %p91;

BB5_112:
bfe.u32 %r469, %r16, 5, 1;
setp.ne.s32	%p92, %r676, %r469;
@%p92 bra BB5_114;

add.s32 %r641, %r23, 2;
mul.wide.u32 %rd839, %r641, 8;
mul.wide.u32 %rd838, %r23, 8;
cvt.u64.u32	%rd586, %r23;
st.shared.u64 [%rd129], %rd58;
cvt.u64.u32	%rd590, %r641;
st.shared.u64 [%rd127], %rd59;
add.s64 %rd594, %rd95, %rd838;
ld.shared.u64 %rd595, [%rd594];
add.s64 %rd596, %rd95, %rd839;
ld.shared.u64 %rd597, [%rd596];
st.shared.u64 [%rd594], %rd597;
st.shared.u64 [%rd596], %rd595;
add.s64 %rd599, %rd96, %rd586;
ld.shared.u8 %rs88, [%rd599];
add.s64 %rd600, %rd96, %rd590;
ld.shared.u8 %rs89, [%rd600];
st.shared.u8 [%rd599], %rs89;
st.shared.u8 [%rd600], %rs88;

BB5_114:
bar.sync 0;
ld.shared.u64 %rd60, [%rd107+8];
ld.shared.u64 %rd61, [%rd107];
setp.ge.s64	%p93, %rd61, %rd60;
@%p93 bra BB5_116;

cvt.u64.u32	%rd604, %r18;
add.s64 %rd606, %rd96, %rd604;
ld.shared.u8 %rs90, [%rd606];
mov.u32 %r677, 1;
setp.ne.s16	%p94, %rs90, 0;
@%p94 bra BB5_117;

BB5_116:
cvt.u64.u32	%rd607, %r18;
add.s64 %rd609, %rd96, %rd607;
ld.shared.u8 %rs91, [%rd609+1];
setp.eq.s16	%p95, %rs91, 0;
selp.u32	%r677, 1, 0, %p95;

BB5_117:
bfe.u32 %r483, %r16, 5, 1;
setp.ne.s32	%p96, %r677, %r483;
@%p96 bra BB5_119;

mul.wide.u32 %rd837, %r18, 8;
cvt.u64.u32	%rd610, %r18;
st.shared.u64 [%rd107], %rd60;
st.shared.u64 [%rd107+8], %rd61;
add.s64 %rd615, %rd95, %rd837;
ld.shared.u64 %rd616, [%rd615];
ld.shared.u64 %rd617, [%rd615+8];
st.shared.u64 [%rd615], %rd617;
st.shared.u64 [%rd615+8], %rd616;
add.s64 %rd619, %rd96, %rd610;
ld.shared.u8 %rs92, [%rd619];
ld.shared.u8 %rs93, [%rd619+1];
st.shared.u8 [%rd619], %rs93;
st.shared.u8 [%rd619+1], %rs92;

BB5_119:
bar.sync 0;
mov.u64 %rd836, _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r486, %r16, 63;
sub.s32 %r487, %r18, %r486;
add.s32 %r488, %r487, 64;
mul.wide.u32 %rd620, %r488, 8;
add.s64 %rd622, %rd836, %rd620;
mul.wide.u32 %rd623, %r487, 8;
add.s64 %rd624, %rd836, %rd623;
ld.shared.u64 %rd62, [%rd622];
ld.shared.u64 %rd63, [%rd624];
setp.ge.s64	%p97, %rd63, %rd62;
@%p97 bra BB5_121;

cvt.u64.u32	%rd625, %r487;
add.s64 %rd627, %rd96, %rd625;
ld.shared.u8 %rs94, [%rd627];
setp.ne.s16	%p98, %rs94, 0;
@%p98 bra BB5_123;

BB5_121:
add.s32 %r648, %r487, 64;
cvt.u64.u32	%rd628, %r648;
add.s64 %rd630, %rd96, %rd628;
ld.shared.u8 %rs1, [%rd630];
setp.eq.s16	%p99, %rs1, 0;
@%p99 bra BB5_123;

mul.wide.u32 %rd849, %r487, 8;
mov.u64 %rd848, _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd847, %rd848, %rd849;
mul.wide.u32 %rd824, %r488, 8;
mul.wide.u32 %rd823, %r487, 8;
cvt.u64.u32	%rd631, %r487;
st.shared.u64 [%rd847], %rd62;
st.shared.u64 [%rd622], %rd63;
add.s64 %rd639, %rd95, %rd823;
ld.shared.u64 %rd640, [%rd639];
add.s64 %rd641, %rd95, %rd824;
ld.shared.u64 %rd642, [%rd641];
st.shared.u64 [%rd639], %rd642;
st.shared.u64 [%rd641], %rd640;
add.s64 %rd644, %rd96, %rd631;
ld.shared.u8 %rs95, [%rd644];
st.shared.u8 [%rd644], %rs1;
st.shared.u8 [%rd630], %rs95;

BB5_123:
bar.sync 0;
ld.shared.u64 %rd64, [%rd471];
ld.shared.u64 %rd65, [%rd473];
setp.ge.s64	%p100, %rd65, %rd64;
@%p100 bra BB5_125;

cvt.u64.u32	%rd651, %r59;
add.s64 %rd653, %rd96, %rd651;
ld.shared.u8 %rs96, [%rd653];
setp.ne.s16	%p101, %rs96, 0;
@%p101 bra BB5_127;

BB5_125:
add.s32 %r616, %r59, 32;
cvt.u64.u32	%rd654, %r616;
add.s64 %rd656, %rd96, %rd654;
ld.shared.u8 %rs2, [%rd656];
setp.eq.s16	%p102, %rs2, 0;
@%p102 bra BB5_127;

add.s32 %r617, %r59, 32;
mul.wide.u32 %rd826, %r617, 8;
mul.wide.u32 %rd825, %r59, 8;
cvt.u64.u32	%rd657, %r59;
st.shared.u64 [%rd473], %rd64;
st.shared.u64 [%rd471], %rd65;
add.s64 %rd665, %rd95, %rd825;
ld.shared.u64 %rd666, [%rd665];
add.s64 %rd667, %rd95, %rd826;
ld.shared.u64 %rd668, [%rd667];
st.shared.u64 [%rd665], %rd668;
st.shared.u64 [%rd667], %rd666;
add.s64 %rd670, %rd96, %rd657;
ld.shared.u8 %rs97, [%rd670];
st.shared.u8 [%rd670], %rs2;
st.shared.u8 [%rd656], %rs97;

BB5_127:
bar.sync 0;
ld.shared.u64 %rd66, [%rd346];
ld.shared.u64 %rd67, [%rd348];
setp.ge.s64	%p103, %rd67, %rd66;
@%p103 bra BB5_129;

cvt.u64.u32	%rd677, %r47;
add.s64 %rd679, %rd96, %rd677;
ld.shared.u8 %rs98, [%rd679];
setp.ne.s16	%p104, %rs98, 0;
@%p104 bra BB5_131;

BB5_129:
add.s32 %r618, %r47, 16;
cvt.u64.u32	%rd680, %r618;
add.s64 %rd682, %rd96, %rd680;
ld.shared.u8 %rs3, [%rd682];
setp.eq.s16	%p105, %rs3, 0;
@%p105 bra BB5_131;

add.s32 %r619, %r47, 16;
mul.wide.u32 %rd828, %r619, 8;
mul.wide.u32 %rd827, %r47, 8;
cvt.u64.u32	%rd683, %r47;
st.shared.u64 [%rd348], %rd66;
st.shared.u64 [%rd346], %rd67;
add.s64 %rd691, %rd95, %rd827;
ld.shared.u64 %rd692, [%rd691];
add.s64 %rd693, %rd95, %rd828;
ld.shared.u64 %rd694, [%rd693];
st.shared.u64 [%rd691], %rd694;
st.shared.u64 [%rd693], %rd692;
add.s64 %rd696, %rd96, %rd683;
ld.shared.u8 %rs99, [%rd696];
st.shared.u8 [%rd696], %rs3;
st.shared.u8 [%rd682], %rs99;

BB5_131:
bar.sync 0;
ld.shared.u64 %rd68, [%rd247];
ld.shared.u64 %rd69, [%rd249];
setp.ge.s64	%p106, %rd69, %rd68;
@%p106 bra BB5_133;

cvt.u64.u32	%rd703, %r37;
add.s64 %rd705, %rd96, %rd703;
ld.shared.u8 %rs100, [%rd705];
setp.ne.s16	%p107, %rs100, 0;
@%p107 bra BB5_135;

BB5_133:
add.s32 %r620, %r37, 8;
cvt.u64.u32	%rd706, %r620;
add.s64 %rd708, %rd96, %rd706;
ld.shared.u8 %rs4, [%rd708];
setp.eq.s16	%p108, %rs4, 0;
@%p108 bra BB5_135;

add.s32 %r621, %r37, 8;
mul.wide.u32 %rd830, %r621, 8;
mul.wide.u32 %rd829, %r37, 8;
cvt.u64.u32	%rd709, %r37;
st.shared.u64 [%rd249], %rd68;
st.shared.u64 [%rd247], %rd69;
add.s64 %rd717, %rd95, %rd829;
ld.shared.u64 %rd718, [%rd717];
add.s64 %rd719, %rd95, %rd830;
ld.shared.u64 %rd720, [%rd719];
st.shared.u64 [%rd717], %rd720;
st.shared.u64 [%rd719], %rd718;
add.s64 %rd722, %rd96, %rd709;
ld.shared.u8 %rs101, [%rd722];
st.shared.u8 [%rd722], %rs4;
st.shared.u8 [%rd708], %rs101;

BB5_135:
bar.sync 0;
ld.shared.u64 %rd70, [%rd174];
ld.shared.u64 %rd71, [%rd176];
setp.ge.s64	%p109, %rd71, %rd70;
@%p109 bra BB5_137;

cvt.u64.u32	%rd729, %r29;
add.s64 %rd731, %rd96, %rd729;
ld.shared.u8 %rs102, [%rd731];
setp.ne.s16	%p110, %rs102, 0;
@%p110 bra BB5_139;

BB5_137:
add.s32 %r622, %r29, 4;
cvt.u64.u32	%rd732, %r622;
add.s64 %rd734, %rd96, %rd732;
ld.shared.u8 %rs5, [%rd734];
setp.eq.s16	%p111, %rs5, 0;
@%p111 bra BB5_139;

add.s32 %r623, %r29, 4;
mul.wide.u32 %rd832, %r623, 8;
mul.wide.u32 %rd831, %r29, 8;
cvt.u64.u32	%rd735, %r29;
st.shared.u64 [%rd176], %rd70;
st.shared.u64 [%rd174], %rd71;
add.s64 %rd743, %rd95, %rd831;
ld.shared.u64 %rd744, [%rd743];
add.s64 %rd745, %rd95, %rd832;
ld.shared.u64 %rd746, [%rd745];
st.shared.u64 [%rd743], %rd746;
st.shared.u64 [%rd745], %rd744;
add.s64 %rd748, %rd96, %rd735;
ld.shared.u8 %rs103, [%rd748];
st.shared.u8 [%rd748], %rs5;
st.shared.u8 [%rd734], %rs103;

BB5_139:
bar.sync 0;
ld.shared.u64 %rd72, [%rd127];
ld.shared.u64 %rd73, [%rd129];
setp.ge.s64	%p112, %rd73, %rd72;
@%p112 bra BB5_141;

cvt.u64.u32	%rd755, %r23;
add.s64 %rd757, %rd96, %rd755;
ld.shared.u8 %rs104, [%rd757];
setp.ne.s16	%p113, %rs104, 0;
@%p113 bra BB5_143;

BB5_141:
add.s32 %r624, %r23, 2;
cvt.u64.u32	%rd758, %r624;
add.s64 %rd760, %rd96, %rd758;
ld.shared.u8 %rs6, [%rd760];
setp.eq.s16	%p114, %rs6, 0;
@%p114 bra BB5_143;

add.s32 %r625, %r23, 2;
mul.wide.u32 %rd834, %r625, 8;
mul.wide.u32 %rd833, %r23, 8;
cvt.u64.u32	%rd761, %r23;
st.shared.u64 [%rd129], %rd72;
st.shared.u64 [%rd127], %rd73;
add.s64 %rd769, %rd95, %rd833;
ld.shared.u64 %rd770, [%rd769];
add.s64 %rd771, %rd95, %rd834;
ld.shared.u64 %rd772, [%rd771];
st.shared.u64 [%rd769], %rd772;
st.shared.u64 [%rd771], %rd770;
add.s64 %rd774, %rd96, %rd761;
ld.shared.u8 %rs105, [%rd774];
st.shared.u8 [%rd774], %rs6;
st.shared.u8 [%rd760], %rs105;

BB5_143:
bar.sync 0;
ld.shared.u64 %rd74, [%rd107+8];
ld.shared.u64 %rd75, [%rd107];
setp.ge.s64	%p115, %rd75, %rd74;
@%p115 bra BB5_145;

cvt.u64.u32	%rd779, %r18;
add.s64 %rd781, %rd96, %rd779;
ld.shared.u8 %rs106, [%rd781];
setp.ne.s16	%p116, %rs106, 0;
@%p116 bra BB5_147;

BB5_145:
cvt.u64.u32	%rd782, %r18;
add.s64 %rd784, %rd96, %rd782;
ld.shared.u8 %rs7, [%rd784+1];
setp.eq.s16	%p117, %rs7, 0;
@%p117 bra BB5_147;

mov.u32 %r627, %tid.x;
shl.b32 %r626, %r627, 1;
mul.wide.u32 %rd835, %r626, 8;
st.shared.u64 [%rd107], %rd74;
st.shared.u64 [%rd107+8], %rd75;
add.s64 %rd790, %rd95, %rd835;
ld.shared.u64 %rd791, [%rd790];
ld.shared.u64 %rd792, [%rd790+8];
st.shared.u64 [%rd790], %rd792;
st.shared.u64 [%rd790+8], %rd791;
ld.shared.u8 %rs107, [%rd784];
st.shared.u8 [%rd784], %rs7;
st.shared.u8 [%rd784+1], %rs107;

BB5_147:
ld.param.u32 %r640, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
setp.lt.u32	%p120, %r16, %r640;
bar.sync 0;
@!%p120 bra BB5_149;
bra.uni BB5_148;

BB5_148:
ld.param.u32 %r646, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r635, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
mov.u32 %r634, %tid.x;
ld.shared.u64 %rd798, [%rd13];
mad.lo.s32 %r608, %r634, %r635, %r4;
cvta.to.global.u64 %rd799, %rd8;
mul.wide.u32 %rd800, %r608, 8;
add.s64 %rd801, %rd799, %rd800;
st.global.u64 [%rd801], %rd798;
ld.shared.u64 %rd804, [%rd14];
ld.local.u64 %rd805, [%rd2];
cvta.to.global.u64 %rd806, %rd805;
mad.lo.s32 %r609, %r634, %r646, %r15;
mul.wide.u32 %rd807, %r609, 8;
add.s64 %rd808, %rd806, %rd807;
st.global.u64 [%rd808], %rd804;

BB5_149:
mov.u32 %r630, %tid.x;
ld.param.u32 %r629, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
add.s32 %r628, %r630, 64;
setp.ge.u32	%p119, %r628, %r629;
@%p119 bra BB5_151;

ld.param.u32 %r645, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u32 %r633, %tid.x;
add.s32 %r632, %r633, 64;
ld.param.u32 %r631, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u64 %rd812, [%rd13+512];
mad.lo.s32 %r614, %r632, %r631, %r4;
cvta.to.global.u64 %rd813, %rd8;
mul.wide.u32 %rd814, %r614, 8;
add.s64 %rd815, %rd813, %rd814;
st.global.u64 [%rd815], %rd812;
ld.shared.u64 %rd818, [%rd14+512];
ld.local.u64 %rd819, [%rd2];
cvta.to.global.u64 %rd820, %rd819;
mad.lo.s32 %r615, %r632, %r645, %r15;
mul.wide.u32 %rd821, %r615, 8;
add.s64 %rd822, %rd820, %rd821;
st.global.u64 [%rd822], %rd818;

BB5_151:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot6[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<69>;
.reg .b16 %rs<58>;
.reg .b32 %r<355>;
.reg .b64 %rd<487>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[256];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[256];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[32];

mov.u64 %rd486, __local_depot6;
cvta.local.u64 %SP, %rd486;
ld.param.u32 %r48, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r49, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r50, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r51, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd3, _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd50, %SP, 0;
cvta.to.local.u64 %rd2, %rd50;
mov.u32 %r341, 0;
mov.pred %p4, 0;
@%p4 bra BB6_2;

BB6_1:
mul.wide.s32 %rd51, %r341, 8;
add.s64 %rd52, %rd3, %rd51;
ld.param.u64 %rd53, [%rd52];
add.s64 %rd54, %rd2, %rd51;
st.local.u64 [%rd54], %rd53;
add.s32 %r341, %r341, 1;
setp.lt.u32	%p5, %r341, 27;
@%p5 bra BB6_1;

BB6_2:
mov.u32 %r53, %nctaid.y;
mov.u32 %r54, %ctaid.z;
mov.u32 %r55, %ctaid.y;
mad.lo.s32 %r56, %r53, %r54, %r55;
mov.u32 %r57, %nctaid.x;
mov.u32 %r58, %ctaid.x;
mad.lo.s32 %r343, %r56, %r57, %r58;
setp.ge.u32	%p6, %r343, %r48;
@%p6 bra BB6_88;

ld.param.u32 %r60, [%rd1+108];
mul.lo.s32 %r4, %r343, %r60;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r342, %r5, -1;
mov.u32 %r344, 0;
setp.lt.s32	%p7, %r342, 1;
@%p7 bra BB6_6;

mul.wide.s32 %rd55, %r5, 4;
add.s64 %rd478, %rd2, %rd55;
mov.u32 %r344, 0;

BB6_5:
ld.local.u32 %r62, [%rd478+4];
rem.u32 %r63, %r343, %r62;
ld.local.u32 %r64, [%rd478+104];
mad.lo.s32 %r344, %r64, %r63, %r344;
div.u32 %r343, %r343, %r62;
add.s64 %rd478, %rd478, -4;
add.s32 %r342, %r342, -1;
setp.gt.s32	%p8, %r342, 0;
@%p8 bra BB6_5;

BB6_6:
ld.param.u64 %rd8, [%rd1];
ld.local.u32 %r65, [%rd2+108];
mad.lo.s32 %r15, %r65, %r343, %r344;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 16;
setp.lt.u32	%p1, %r16, %r49;
mov.u64 %rd56, 0;
setp.ge.u32	%p9, %r16, %r49;
mov.u64 %rd485, %rd56;
@%p9 bra BB6_8;

cvta.to.global.u64 %rd57, %rd8;
mad.lo.s32 %r66, %r16, %r50, %r4;
mul.wide.u32 %rd58, %r66, 8;
add.s64 %rd59, %rd57, %rd58;
ld.global.u64 %rd9, [%rd59];
mov.u64 %rd485, %rd9;

BB6_8:
mov.u64 %rd10, %rd485;
mov.u64 %rd484, %rd56;
@%p9 bra BB6_10;

ld.local.u64 %rd61, [%rd2];
cvta.to.global.u64 %rd62, %rd61;
mad.lo.s32 %r67, %r16, %r51, %r15;
mul.wide.u32 %rd63, %r67, 8;
add.s64 %rd64, %rd62, %rd63;
ld.global.u64 %rd484, [%rd64];

BB6_10:
selp.u16	%rs6, 1, 0, %p1;
cvt.s64.s32	%rd66, %r16;
mul.wide.s32 %rd67, %r16, 8;
mov.u64 %rd68, _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd13, %rd68, %rd67;
st.shared.u64 [%rd13], %rd10;
mov.u64 %rd69, _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd14, %rd69, %rd67;
st.shared.u64 [%rd14], %rd484;
mov.u64 %rd70, _Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd15, %rd70, %rd66;
st.shared.u8 [%rd15], %rs6;
setp.lt.u32	%p2, %r17, %r49;
setp.ge.u32	%p11, %r17, %r49;
mov.u64 %rd483, %rd56;
@%p11 bra BB6_12;

cvta.to.global.u64 %rd71, %rd8;
mad.lo.s32 %r68, %r17, %r50, %r4;
mul.wide.u32 %rd72, %r68, 8;
add.s64 %rd73, %rd71, %rd72;
ld.global.u64 %rd483, [%rd73];

BB6_12:
mov.u64 %rd482, %rd56;
@%p11 bra BB6_14;

ld.local.u64 %rd75, [%rd2];
cvta.to.global.u64 %rd76, %rd75;
mad.lo.s32 %r69, %r17, %r51, %r15;
mul.wide.u32 %rd77, %r69, 8;
add.s64 %rd78, %rd76, %rd77;
ld.global.u64 %rd482, [%rd78];

BB6_14:
selp.u16	%rs7, 1, 0, %p2;
st.shared.u64 [%rd13+128], %rd483;
st.shared.u64 [%rd14+128], %rd482;
st.shared.u8 [%rd15+16], %rs7;
shl.b32 %r18, %r16, 1;
bar.sync 0;
mul.wide.u32 %rd79, %r18, 8;
add.s64 %rd81, %rd68, %rd79;
ld.shared.u64 %rd20, [%rd81+8];
ld.shared.u64 %rd21, [%rd81];
setp.le.s64	%p13, %rd21, %rd20;
@%p13 bra BB6_16;

cvt.u64.u32	%rd82, %r18;
add.s64 %rd84, %rd70, %rd82;
ld.shared.u8 %rs8, [%rd84];
mov.u32 %r345, 1;
setp.ne.s16	%p14, %rs8, 0;
@%p14 bra BB6_17;

BB6_16:
cvt.u64.u32	%rd85, %r18;
add.s64 %rd87, %rd70, %rd85;
ld.shared.u8 %rs9, [%rd87+1];
setp.eq.s16	%p15, %rs9, 0;
selp.u32	%r345, 1, 0, %p15;

BB6_17:
and.b32 %r76, %r16, 1;
setp.ne.s32	%p16, %r345, %r76;
@%p16 bra BB6_19;

add.s64 %rd90, %rd69, %rd79;
cvt.u64.u32	%rd91, %r18;
st.shared.u64 [%rd81], %rd20;
st.shared.u64 [%rd81+8], %rd21;
ld.shared.u64 %rd95, [%rd90];
ld.shared.u64 %rd96, [%rd90+8];
st.shared.u64 [%rd90], %rd96;
st.shared.u64 [%rd90+8], %rd95;
add.s64 %rd98, %rd70, %rd91;
ld.shared.u8 %rs10, [%rd98];
ld.shared.u8 %rs11, [%rd98+1];
st.shared.u8 [%rd98], %rs11;
st.shared.u8 [%rd98+1], %rs10;

BB6_19:
bar.sync 0;
sub.s32 %r23, %r18, %r76;
add.s32 %r82, %r23, 2;
mul.wide.u32 %rd99, %r82, 8;
add.s64 %rd101, %rd68, %rd99;
mul.wide.u32 %rd102, %r23, 8;
add.s64 %rd103, %rd68, %rd102;
ld.shared.u64 %rd22, [%rd101];
ld.shared.u64 %rd23, [%rd103];
setp.le.s64	%p17, %rd23, %rd22;
@%p17 bra BB6_21;

cvt.u64.u32	%rd104, %r23;
add.s64 %rd106, %rd70, %rd104;
ld.shared.u8 %rs12, [%rd106];
mov.u32 %r346, 1;
setp.ne.s16	%p18, %rs12, 0;
@%p18 bra BB6_22;

BB6_21:
cvt.u64.u32	%rd107, %r82;
add.s64 %rd109, %rd70, %rd107;
ld.shared.u8 %rs13, [%rd109];
setp.eq.s16	%p19, %rs13, 0;
selp.u32	%r346, 1, 0, %p19;

BB6_22:
bfe.u32 %r94, %r16, 1, 1;
setp.ne.s32	%p20, %r346, %r94;
@%p20 bra BB6_24;

add.s64 %rd112, %rd69, %rd102;
add.s64 %rd114, %rd69, %rd99;
cvt.u64.u32	%rd115, %r23;
st.shared.u64 [%rd103], %rd22;
cvt.u64.u32	%rd119, %r82;
st.shared.u64 [%rd101], %rd23;
ld.shared.u64 %rd122, [%rd112];
ld.shared.u64 %rd123, [%rd114];
st.shared.u64 [%rd112], %rd123;
st.shared.u64 [%rd114], %rd122;
add.s64 %rd125, %rd70, %rd115;
ld.shared.u8 %rs14, [%rd125];
add.s64 %rd126, %rd70, %rd119;
ld.shared.u8 %rs15, [%rd126];
st.shared.u8 [%rd125], %rs15;
st.shared.u8 [%rd126], %rs14;

BB6_24:
bar.sync 0;
ld.shared.u64 %rd24, [%rd81+8];
ld.shared.u64 %rd25, [%rd81];
setp.le.s64	%p21, %rd25, %rd24;
@%p21 bra BB6_26;

cvt.u64.u32	%rd130, %r18;
add.s64 %rd132, %rd70, %rd130;
ld.shared.u8 %rs16, [%rd132];
mov.u32 %r347, 1;
setp.ne.s16	%p22, %rs16, 0;
@%p22 bra BB6_27;

BB6_26:
cvt.u64.u32	%rd133, %r18;
add.s64 %rd135, %rd70, %rd133;
ld.shared.u8 %rs17, [%rd135+1];
setp.eq.s16	%p23, %rs17, 0;
selp.u32	%r347, 1, 0, %p23;

BB6_27:
bfe.u32 %r109, %r16, 1, 1;
setp.ne.s32	%p24, %r347, %r109;
@%p24 bra BB6_29;

cvt.u64.u32	%rd136, %r18;
st.shared.u64 [%rd81], %rd24;
st.shared.u64 [%rd81+8], %rd25;
add.s64 %rd141, %rd69, %rd79;
ld.shared.u64 %rd142, [%rd141];
ld.shared.u64 %rd143, [%rd141+8];
st.shared.u64 [%rd141], %rd143;
st.shared.u64 [%rd141+8], %rd142;
add.s64 %rd145, %rd70, %rd136;
ld.shared.u8 %rs18, [%rd145];
ld.shared.u8 %rs19, [%rd145+1];
st.shared.u8 [%rd145], %rs19;
st.shared.u8 [%rd145+1], %rs18;

BB6_29:
bar.sync 0;
and.b32 %r112, %r16, 3;
sub.s32 %r29, %r18, %r112;
add.s32 %r114, %r29, 4;
mul.wide.u32 %rd146, %r114, 8;
add.s64 %rd148, %rd68, %rd146;
mul.wide.u32 %rd149, %r29, 8;
add.s64 %rd150, %rd68, %rd149;
ld.shared.u64 %rd26, [%rd148];
ld.shared.u64 %rd27, [%rd150];
setp.le.s64	%p25, %rd27, %rd26;
@%p25 bra BB6_31;

cvt.u64.u32	%rd151, %r29;
add.s64 %rd153, %rd70, %rd151;
ld.shared.u8 %rs20, [%rd153];
mov.u32 %r348, 1;
setp.ne.s16	%p26, %rs20, 0;
@%p26 bra BB6_32;

BB6_31:
cvt.u64.u32	%rd154, %r114;
add.s64 %rd156, %rd70, %rd154;
ld.shared.u8 %rs21, [%rd156];
setp.eq.s16	%p27, %rs21, 0;
selp.u32	%r348, 1, 0, %p27;

BB6_32:
bfe.u32 %r126, %r16, 2, 1;
setp.ne.s32	%p28, %r348, %r126;
@%p28 bra BB6_34;

add.s64 %rd159, %rd69, %rd149;
add.s64 %rd161, %rd69, %rd146;
cvt.u64.u32	%rd162, %r29;
st.shared.u64 [%rd150], %rd26;
cvt.u64.u32	%rd166, %r114;
st.shared.u64 [%rd148], %rd27;
ld.shared.u64 %rd169, [%rd159];
ld.shared.u64 %rd170, [%rd161];
st.shared.u64 [%rd159], %rd170;
st.shared.u64 [%rd161], %rd169;
add.s64 %rd172, %rd70, %rd162;
ld.shared.u8 %rs22, [%rd172];
add.s64 %rd173, %rd70, %rd166;
ld.shared.u8 %rs23, [%rd173];
st.shared.u8 [%rd172], %rs23;
st.shared.u8 [%rd173], %rs22;

BB6_34:
bar.sync 0;
ld.shared.u64 %rd28, [%rd101];
ld.shared.u64 %rd29, [%rd103];
setp.le.s64	%p29, %rd29, %rd28;
@%p29 bra BB6_36;

cvt.u64.u32	%rd179, %r23;
add.s64 %rd181, %rd70, %rd179;
ld.shared.u8 %rs24, [%rd181];
mov.u32 %r349, 1;
setp.ne.s16	%p30, %rs24, 0;
@%p30 bra BB6_37;

BB6_36:
cvt.u64.u32	%rd182, %r82;
add.s64 %rd184, %rd70, %rd182;
ld.shared.u8 %rs25, [%rd184];
setp.eq.s16	%p31, %rs25, 0;
selp.u32	%r349, 1, 0, %p31;

BB6_37:
bfe.u32 %r149, %r16, 2, 1;
setp.ne.s32	%p32, %r349, %r149;
@%p32 bra BB6_39;

cvt.u64.u32	%rd185, %r23;
st.shared.u64 [%rd103], %rd28;
cvt.u64.u32	%rd189, %r82;
st.shared.u64 [%rd101], %rd29;
add.s64 %rd193, %rd69, %rd102;
ld.shared.u64 %rd194, [%rd193];
add.s64 %rd195, %rd69, %rd99;
ld.shared.u64 %rd196, [%rd195];
st.shared.u64 [%rd193], %rd196;
st.shared.u64 [%rd195], %rd194;
add.s64 %rd198, %rd70, %rd185;
ld.shared.u8 %rs26, [%rd198];
add.s64 %rd199, %rd70, %rd189;
ld.shared.u8 %rs27, [%rd199];
st.shared.u8 [%rd198], %rs27;
st.shared.u8 [%rd199], %rs26;

BB6_39:
bar.sync 0;
ld.shared.u64 %rd30, [%rd81+8];
ld.shared.u64 %rd31, [%rd81];
setp.le.s64	%p33, %rd31, %rd30;
@%p33 bra BB6_41;

cvt.u64.u32	%rd203, %r18;
add.s64 %rd205, %rd70, %rd203;
ld.shared.u8 %rs28, [%rd205];
mov.u32 %r350, 1;
setp.ne.s16	%p34, %rs28, 0;
@%p34 bra BB6_42;

BB6_41:
cvt.u64.u32	%rd206, %r18;
add.s64 %rd208, %rd70, %rd206;
ld.shared.u8 %rs29, [%rd208+1];
setp.eq.s16	%p35, %rs29, 0;
selp.u32	%r350, 1, 0, %p35;

BB6_42:
bfe.u32 %r163, %r16, 2, 1;
setp.ne.s32	%p36, %r350, %r163;
@%p36 bra BB6_44;

cvt.u64.u32	%rd209, %r18;
st.shared.u64 [%rd81], %rd30;
st.shared.u64 [%rd81+8], %rd31;
add.s64 %rd214, %rd69, %rd79;
ld.shared.u64 %rd215, [%rd214];
ld.shared.u64 %rd216, [%rd214+8];
st.shared.u64 [%rd214], %rd216;
st.shared.u64 [%rd214+8], %rd215;
add.s64 %rd218, %rd70, %rd209;
ld.shared.u8 %rs30, [%rd218];
ld.shared.u8 %rs31, [%rd218+1];
st.shared.u8 [%rd218], %rs31;
st.shared.u8 [%rd218+1], %rs30;

BB6_44:
bar.sync 0;
and.b32 %r166, %r16, 7;
sub.s32 %r37, %r18, %r166;
add.s32 %r168, %r37, 8;
mul.wide.u32 %rd219, %r168, 8;
add.s64 %rd221, %rd68, %rd219;
mul.wide.u32 %rd222, %r37, 8;
add.s64 %rd223, %rd68, %rd222;
ld.shared.u64 %rd32, [%rd221];
ld.shared.u64 %rd33, [%rd223];
setp.le.s64	%p37, %rd33, %rd32;
@%p37 bra BB6_46;

cvt.u64.u32	%rd224, %r37;
add.s64 %rd226, %rd70, %rd224;
ld.shared.u8 %rs32, [%rd226];
mov.u32 %r351, 1;
setp.ne.s16	%p38, %rs32, 0;
@%p38 bra BB6_47;

BB6_46:
cvt.u64.u32	%rd227, %r168;
add.s64 %rd229, %rd70, %rd227;
ld.shared.u8 %rs33, [%rd229];
setp.eq.s16	%p39, %rs33, 0;
selp.u32	%r351, 1, 0, %p39;

BB6_47:
bfe.u32 %r180, %r16, 3, 1;
setp.ne.s32	%p40, %r351, %r180;
@%p40 bra BB6_49;

mul.wide.u32 %rd477, %r37, 8;
add.s64 %rd232, %rd69, %rd477;
add.s64 %rd234, %rd69, %rd219;
cvt.u64.u32	%rd235, %r37;
st.shared.u64 [%rd223], %rd32;
cvt.u64.u32	%rd239, %r168;
st.shared.u64 [%rd221], %rd33;
ld.shared.u64 %rd242, [%rd232];
ld.shared.u64 %rd243, [%rd234];
st.shared.u64 [%rd232], %rd243;
st.shared.u64 [%rd234], %rd242;
add.s64 %rd245, %rd70, %rd235;
ld.shared.u8 %rs34, [%rd245];
add.s64 %rd246, %rd70, %rd239;
ld.shared.u8 %rs35, [%rd246];
st.shared.u8 [%rd245], %rs35;
st.shared.u8 [%rd246], %rs34;

BB6_49:
bar.sync 0;
ld.shared.u64 %rd34, [%rd148];
ld.shared.u64 %rd35, [%rd150];
setp.le.s64	%p41, %rd35, %rd34;
@%p41 bra BB6_51;

cvt.u64.u32	%rd252, %r29;
add.s64 %rd254, %rd70, %rd252;
ld.shared.u8 %rs36, [%rd254];
mov.u32 %r352, 1;
setp.ne.s16	%p42, %rs36, 0;
@%p42 bra BB6_52;

BB6_51:
cvt.u64.u32	%rd255, %r114;
add.s64 %rd257, %rd70, %rd255;
ld.shared.u8 %rs37, [%rd257];
setp.eq.s16	%p43, %rs37, 0;
selp.u32	%r352, 1, 0, %p43;

BB6_52:
bfe.u32 %r203, %r16, 3, 1;
setp.ne.s32	%p44, %r352, %r203;
@%p44 bra BB6_54;

mul.wide.u32 %rd476, %r29, 8;
cvt.u64.u32	%rd258, %r29;
st.shared.u64 [%rd150], %rd34;
cvt.u64.u32	%rd262, %r114;
st.shared.u64 [%rd148], %rd35;
add.s64 %rd266, %rd69, %rd476;
ld.shared.u64 %rd267, [%rd266];
add.s64 %rd268, %rd69, %rd146;
ld.shared.u64 %rd269, [%rd268];
st.shared.u64 [%rd266], %rd269;
st.shared.u64 [%rd268], %rd267;
add.s64 %rd271, %rd70, %rd258;
ld.shared.u8 %rs38, [%rd271];
add.s64 %rd272, %rd70, %rd262;
ld.shared.u8 %rs39, [%rd272];
st.shared.u8 [%rd271], %rs39;
st.shared.u8 [%rd272], %rs38;

BB6_54:
bar.sync 0;
ld.shared.u64 %rd36, [%rd101];
ld.shared.u64 %rd37, [%rd103];
setp.le.s64	%p45, %rd37, %rd36;
@%p45 bra BB6_56;

cvt.u64.u32	%rd278, %r23;
add.s64 %rd280, %rd70, %rd278;
ld.shared.u8 %rs40, [%rd280];
mov.u32 %r353, 1;
setp.ne.s16	%p46, %rs40, 0;
@%p46 bra BB6_57;

BB6_56:
cvt.u64.u32	%rd281, %r82;
add.s64 %rd283, %rd70, %rd281;
ld.shared.u8 %rs41, [%rd283];
setp.eq.s16	%p47, %rs41, 0;
selp.u32	%r353, 1, 0, %p47;

BB6_57:
bfe.u32 %r225, %r16, 3, 1;
setp.ne.s32	%p48, %r353, %r225;
@%p48 bra BB6_59;

mul.wide.u32 %rd475, %r23, 8;
cvt.u64.u32	%rd284, %r23;
st.shared.u64 [%rd103], %rd36;
cvt.u64.u32	%rd288, %r82;
st.shared.u64 [%rd101], %rd37;
add.s64 %rd292, %rd69, %rd475;
ld.shared.u64 %rd293, [%rd292];
add.s64 %rd294, %rd69, %rd99;
ld.shared.u64 %rd295, [%rd294];
st.shared.u64 [%rd292], %rd295;
st.shared.u64 [%rd294], %rd293;
add.s64 %rd297, %rd70, %rd284;
ld.shared.u8 %rs42, [%rd297];
add.s64 %rd298, %rd70, %rd288;
ld.shared.u8 %rs43, [%rd298];
st.shared.u8 [%rd297], %rs43;
st.shared.u8 [%rd298], %rs42;

BB6_59:
bar.sync 0;
ld.shared.u64 %rd38, [%rd81+8];
ld.shared.u64 %rd39, [%rd81];
setp.le.s64	%p49, %rd39, %rd38;
@%p49 bra BB6_61;

cvt.u64.u32	%rd302, %r18;
add.s64 %rd304, %rd70, %rd302;
ld.shared.u8 %rs44, [%rd304];
mov.u32 %r354, 1;
setp.ne.s16	%p50, %rs44, 0;
@%p50 bra BB6_62;

BB6_61:
cvt.u64.u32	%rd305, %r18;
add.s64 %rd307, %rd70, %rd305;
ld.shared.u8 %rs45, [%rd307+1];
setp.eq.s16	%p51, %rs45, 0;
selp.u32	%r354, 1, 0, %p51;

BB6_62:
bfe.u32 %r239, %r16, 3, 1;
setp.ne.s32	%p52, %r354, %r239;
@%p52 bra BB6_64;

cvt.u64.u32	%rd308, %r18;
st.shared.u64 [%rd81], %rd38;
st.shared.u64 [%rd81+8], %rd39;
add.s64 %rd313, %rd69, %rd79;
ld.shared.u64 %rd314, [%rd313];
ld.shared.u64 %rd315, [%rd313+8];
st.shared.u64 [%rd313], %rd315;
st.shared.u64 [%rd313+8], %rd314;
add.s64 %rd317, %rd70, %rd308;
ld.shared.u8 %rs46, [%rd317];
ld.shared.u8 %rs47, [%rd317+1];
st.shared.u8 [%rd317], %rs47;
st.shared.u8 [%rd317+1], %rs46;

BB6_64:
bar.sync 0;
and.b32 %r242, %r16, 15;
sub.s32 %r243, %r18, %r242;
add.s32 %r244, %r243, 16;
mul.wide.u32 %rd318, %r244, 8;
add.s64 %rd320, %rd68, %rd318;
mul.wide.u32 %rd321, %r243, 8;
add.s64 %rd322, %rd68, %rd321;
ld.shared.u64 %rd40, [%rd320];
ld.shared.u64 %rd41, [%rd322];
setp.le.s64	%p53, %rd41, %rd40;
@%p53 bra BB6_66;

cvt.u64.u32	%rd323, %r243;
add.s64 %rd325, %rd70, %rd323;
ld.shared.u8 %rs48, [%rd325];
setp.ne.s16	%p54, %rs48, 0;
@%p54 bra BB6_68;

BB6_66:
cvt.u64.u32	%rd326, %r244;
add.s64 %rd328, %rd70, %rd326;
ld.shared.u8 %rs1, [%rd328];
setp.eq.s16	%p55, %rs1, 0;
@%p55 bra BB6_68;

mul.wide.u32 %rd470, %r244, 8;
mul.wide.u32 %rd469, %r243, 8;
cvt.u64.u32	%rd329, %r243;
st.shared.u64 [%rd322], %rd40;
st.shared.u64 [%rd320], %rd41;
add.s64 %rd337, %rd69, %rd469;
ld.shared.u64 %rd338, [%rd337];
add.s64 %rd339, %rd69, %rd470;
ld.shared.u64 %rd340, [%rd339];
st.shared.u64 [%rd337], %rd340;
st.shared.u64 [%rd339], %rd338;
add.s64 %rd342, %rd70, %rd329;
ld.shared.u8 %rs49, [%rd342];
st.shared.u8 [%rd342], %rs1;
st.shared.u8 [%rd328], %rs49;

BB6_68:
bar.sync 0;
ld.shared.u64 %rd42, [%rd221];
ld.shared.u64 %rd43, [%rd223];
setp.le.s64	%p56, %rd43, %rd42;
@%p56 bra BB6_70;

cvt.u64.u32	%rd349, %r37;
add.s64 %rd351, %rd70, %rd349;
ld.shared.u8 %rs50, [%rd351];
setp.ne.s16	%p57, %rs50, 0;
@%p57 bra BB6_72;

BB6_70:
add.s32 %r334, %r37, 8;
cvt.u64.u32	%rd352, %r334;
add.s64 %rd354, %rd70, %rd352;
ld.shared.u8 %rs2, [%rd354];
setp.eq.s16	%p58, %rs2, 0;
@%p58 bra BB6_72;

mul.wide.u32 %rd471, %r37, 8;
cvt.u64.u32	%rd355, %r37;
st.shared.u64 [%rd223], %rd42;
st.shared.u64 [%rd221], %rd43;
add.s64 %rd363, %rd69, %rd471;
ld.shared.u64 %rd364, [%rd363];
add.s64 %rd365, %rd69, %rd219;
ld.shared.u64 %rd366, [%rd365];
st.shared.u64 [%rd363], %rd366;
st.shared.u64 [%rd365], %rd364;
add.s64 %rd368, %rd70, %rd355;
ld.shared.u8 %rs51, [%rd368];
st.shared.u8 [%rd368], %rs2;
st.shared.u8 [%rd354], %rs51;

BB6_72:
bar.sync 0;
ld.shared.u64 %rd44, [%rd148];
ld.shared.u64 %rd45, [%rd150];
setp.le.s64	%p59, %rd45, %rd44;
@%p59 bra BB6_74;

cvt.u64.u32	%rd375, %r29;
add.s64 %rd377, %rd70, %rd375;
ld.shared.u8 %rs52, [%rd377];
setp.ne.s16	%p60, %rs52, 0;
@%p60 bra BB6_76;

BB6_74:
add.s32 %r335, %r29, 4;
cvt.u64.u32	%rd378, %r335;
add.s64 %rd380, %rd70, %rd378;
ld.shared.u8 %rs3, [%rd380];
setp.eq.s16	%p61, %rs3, 0;
@%p61 bra BB6_76;

mul.wide.u32 %rd472, %r29, 8;
cvt.u64.u32	%rd381, %r29;
st.shared.u64 [%rd150], %rd44;
st.shared.u64 [%rd148], %rd45;
add.s64 %rd389, %rd69, %rd472;
ld.shared.u64 %rd390, [%rd389];
add.s64 %rd391, %rd69, %rd146;
ld.shared.u64 %rd392, [%rd391];
st.shared.u64 [%rd389], %rd392;
st.shared.u64 [%rd391], %rd390;
add.s64 %rd394, %rd70, %rd381;
ld.shared.u8 %rs53, [%rd394];
st.shared.u8 [%rd394], %rs3;
st.shared.u8 [%rd380], %rs53;

BB6_76:
bar.sync 0;
ld.shared.u64 %rd46, [%rd101];
ld.shared.u64 %rd47, [%rd103];
setp.le.s64	%p62, %rd47, %rd46;
@%p62 bra BB6_78;

cvt.u64.u32	%rd401, %r23;
add.s64 %rd403, %rd70, %rd401;
ld.shared.u8 %rs54, [%rd403];
setp.ne.s16	%p63, %rs54, 0;
@%p63 bra BB6_80;

BB6_78:
add.s32 %r336, %r23, 2;
cvt.u64.u32	%rd404, %r336;
add.s64 %rd406, %rd70, %rd404;
ld.shared.u8 %rs4, [%rd406];
setp.eq.s16	%p64, %rs4, 0;
@%p64 bra BB6_80;

add.s32 %r337, %r23, 2;
mul.wide.u32 %rd474, %r337, 8;
mul.wide.u32 %rd473, %r23, 8;
cvt.u64.u32	%rd407, %r23;
st.shared.u64 [%rd103], %rd46;
st.shared.u64 [%rd101], %rd47;
add.s64 %rd415, %rd69, %rd473;
ld.shared.u64 %rd416, [%rd415];
add.s64 %rd417, %rd69, %rd474;
ld.shared.u64 %rd418, [%rd417];
st.shared.u64 [%rd415], %rd418;
st.shared.u64 [%rd417], %rd416;
add.s64 %rd420, %rd70, %rd407;
ld.shared.u8 %rs55, [%rd420];
st.shared.u8 [%rd420], %rs4;
st.shared.u8 [%rd406], %rs55;

BB6_80:
bar.sync 0;
ld.shared.u64 %rd48, [%rd81+8];
ld.shared.u64 %rd49, [%rd81];
setp.le.s64	%p65, %rd49, %rd48;
@%p65 bra BB6_82;

cvt.u64.u32	%rd425, %r18;
add.s64 %rd427, %rd70, %rd425;
ld.shared.u8 %rs56, [%rd427];
setp.ne.s16	%p66, %rs56, 0;
@%p66 bra BB6_84;

BB6_82:
cvt.u64.u32	%rd428, %r18;
add.s64 %rd430, %rd70, %rd428;
ld.shared.u8 %rs5, [%rd430+1];
setp.eq.s16	%p67, %rs5, 0;
@%p67 bra BB6_84;

st.shared.u64 [%rd81], %rd48;
st.shared.u64 [%rd81+8], %rd49;
add.s64 %rd436, %rd69, %rd79;
ld.shared.u64 %rd437, [%rd436];
ld.shared.u64 %rd438, [%rd436+8];
st.shared.u64 [%rd436], %rd438;
st.shared.u64 [%rd436+8], %rd437;
ld.shared.u8 %rs57, [%rd430];
st.shared.u8 [%rd430], %rs5;
st.shared.u8 [%rd430+1], %rs57;

BB6_84:
bar.sync 0;
@!%p1 bra BB6_86;
bra.uni BB6_85;

BB6_85:
ld.param.u32 %r339, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u64 %rd444, [%rd13];
mad.lo.s32 %r326, %r16, %r339, %r4;
cvta.to.global.u64 %rd445, %rd8;
mul.wide.u32 %rd446, %r326, 8;
add.s64 %rd447, %rd445, %rd446;
st.global.u64 [%rd447], %rd444;
ld.shared.u64 %rd450, [%rd14];
ld.local.u64 %rd451, [%rd2];
cvta.to.global.u64 %rd452, %rd451;
mad.lo.s32 %r327, %r16, %r51, %r15;
mul.wide.u32 %rd453, %r327, 8;
add.s64 %rd454, %rd452, %rd453;
st.global.u64 [%rd454], %rd450;

BB6_86:
@%p11 bra BB6_88;

add.s32 %r340, %r16, 16;
ld.param.u32 %r338, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u64 %rd458, [%rd13+128];
mad.lo.s32 %r332, %r340, %r338, %r4;
cvta.to.global.u64 %rd459, %rd8;
mul.wide.u32 %rd460, %r332, 8;
add.s64 %rd461, %rd459, %rd460;
st.global.u64 [%rd461], %rd458;
ld.shared.u64 %rd464, [%rd14+128];
ld.local.u64 %rd465, [%rd2];
cvta.to.global.u64 %rd466, %rd465;
mad.lo.s32 %r333, %r340, %r51, %r15;
mul.wide.u32 %rd467, %r333, 8;
add.s64 %rd468, %rd466, %rd467;
st.global.u64 [%rd468], %rd464;

BB6_88:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot7[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<69>;
.reg .b16 %rs<58>;
.reg .b32 %r<355>;
.reg .b64 %rd<487>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[256];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[256];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[32];

mov.u64 %rd486, __local_depot7;
cvta.local.u64 %SP, %rd486;
ld.param.u32 %r48, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r49, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r50, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r51, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd3, _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd50, %SP, 0;
cvta.to.local.u64 %rd2, %rd50;
mov.u32 %r341, 0;
mov.pred %p4, 0;
@%p4 bra BB7_2;

BB7_1:
mul.wide.s32 %rd51, %r341, 8;
add.s64 %rd52, %rd3, %rd51;
ld.param.u64 %rd53, [%rd52];
add.s64 %rd54, %rd2, %rd51;
st.local.u64 [%rd54], %rd53;
add.s32 %r341, %r341, 1;
setp.lt.u32	%p5, %r341, 27;
@%p5 bra BB7_1;

BB7_2:
mov.u32 %r53, %nctaid.y;
mov.u32 %r54, %ctaid.z;
mov.u32 %r55, %ctaid.y;
mad.lo.s32 %r56, %r53, %r54, %r55;
mov.u32 %r57, %nctaid.x;
mov.u32 %r58, %ctaid.x;
mad.lo.s32 %r343, %r56, %r57, %r58;
setp.ge.u32	%p6, %r343, %r48;
@%p6 bra BB7_88;

ld.param.u32 %r60, [%rd1+108];
mul.lo.s32 %r4, %r343, %r60;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r342, %r5, -1;
mov.u32 %r344, 0;
setp.lt.s32	%p7, %r342, 1;
@%p7 bra BB7_6;

mul.wide.s32 %rd55, %r5, 4;
add.s64 %rd478, %rd2, %rd55;
mov.u32 %r344, 0;

BB7_5:
ld.local.u32 %r62, [%rd478+4];
rem.u32 %r63, %r343, %r62;
ld.local.u32 %r64, [%rd478+104];
mad.lo.s32 %r344, %r64, %r63, %r344;
div.u32 %r343, %r343, %r62;
add.s64 %rd478, %rd478, -4;
add.s32 %r342, %r342, -1;
setp.gt.s32	%p8, %r342, 0;
@%p8 bra BB7_5;

BB7_6:
ld.param.u64 %rd8, [%rd1];
ld.local.u32 %r65, [%rd2+108];
mad.lo.s32 %r15, %r65, %r343, %r344;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 16;
setp.lt.u32	%p1, %r16, %r49;
mov.u64 %rd56, 0;
setp.ge.u32	%p9, %r16, %r49;
mov.u64 %rd485, %rd56;
@%p9 bra BB7_8;

cvta.to.global.u64 %rd57, %rd8;
mad.lo.s32 %r66, %r16, %r50, %r4;
mul.wide.u32 %rd58, %r66, 8;
add.s64 %rd59, %rd57, %rd58;
ld.global.u64 %rd9, [%rd59];
mov.u64 %rd485, %rd9;

BB7_8:
mov.u64 %rd10, %rd485;
mov.u64 %rd484, %rd56;
@%p9 bra BB7_10;

ld.local.u64 %rd61, [%rd2];
cvta.to.global.u64 %rd62, %rd61;
mad.lo.s32 %r67, %r16, %r51, %r15;
mul.wide.u32 %rd63, %r67, 8;
add.s64 %rd64, %rd62, %rd63;
ld.global.u64 %rd484, [%rd64];

BB7_10:
selp.u16	%rs6, 1, 0, %p1;
cvt.s64.s32	%rd66, %r16;
mul.wide.s32 %rd67, %r16, 8;
mov.u64 %rd68, _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd13, %rd68, %rd67;
st.shared.u64 [%rd13], %rd10;
mov.u64 %rd69, _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd14, %rd69, %rd67;
st.shared.u64 [%rd14], %rd484;
mov.u64 %rd70, _Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd15, %rd70, %rd66;
st.shared.u8 [%rd15], %rs6;
setp.lt.u32	%p2, %r17, %r49;
setp.ge.u32	%p11, %r17, %r49;
mov.u64 %rd483, %rd56;
@%p11 bra BB7_12;

cvta.to.global.u64 %rd71, %rd8;
mad.lo.s32 %r68, %r17, %r50, %r4;
mul.wide.u32 %rd72, %r68, 8;
add.s64 %rd73, %rd71, %rd72;
ld.global.u64 %rd483, [%rd73];

BB7_12:
mov.u64 %rd482, %rd56;
@%p11 bra BB7_14;

ld.local.u64 %rd75, [%rd2];
cvta.to.global.u64 %rd76, %rd75;
mad.lo.s32 %r69, %r17, %r51, %r15;
mul.wide.u32 %rd77, %r69, 8;
add.s64 %rd78, %rd76, %rd77;
ld.global.u64 %rd482, [%rd78];

BB7_14:
selp.u16	%rs7, 1, 0, %p2;
st.shared.u64 [%rd13+128], %rd483;
st.shared.u64 [%rd14+128], %rd482;
st.shared.u8 [%rd15+16], %rs7;
shl.b32 %r18, %r16, 1;
bar.sync 0;
mul.wide.u32 %rd79, %r18, 8;
add.s64 %rd81, %rd68, %rd79;
ld.shared.u64 %rd20, [%rd81+8];
ld.shared.u64 %rd21, [%rd81];
setp.ge.s64	%p13, %rd21, %rd20;
@%p13 bra BB7_16;

cvt.u64.u32	%rd82, %r18;
add.s64 %rd84, %rd70, %rd82;
ld.shared.u8 %rs8, [%rd84];
mov.u32 %r345, 1;
setp.ne.s16	%p14, %rs8, 0;
@%p14 bra BB7_17;

BB7_16:
cvt.u64.u32	%rd85, %r18;
add.s64 %rd87, %rd70, %rd85;
ld.shared.u8 %rs9, [%rd87+1];
setp.eq.s16	%p15, %rs9, 0;
selp.u32	%r345, 1, 0, %p15;

BB7_17:
and.b32 %r76, %r16, 1;
setp.ne.s32	%p16, %r345, %r76;
@%p16 bra BB7_19;

add.s64 %rd90, %rd69, %rd79;
cvt.u64.u32	%rd91, %r18;
st.shared.u64 [%rd81], %rd20;
st.shared.u64 [%rd81+8], %rd21;
ld.shared.u64 %rd95, [%rd90];
ld.shared.u64 %rd96, [%rd90+8];
st.shared.u64 [%rd90], %rd96;
st.shared.u64 [%rd90+8], %rd95;
add.s64 %rd98, %rd70, %rd91;
ld.shared.u8 %rs10, [%rd98];
ld.shared.u8 %rs11, [%rd98+1];
st.shared.u8 [%rd98], %rs11;
st.shared.u8 [%rd98+1], %rs10;

BB7_19:
bar.sync 0;
sub.s32 %r23, %r18, %r76;
add.s32 %r82, %r23, 2;
mul.wide.u32 %rd99, %r82, 8;
add.s64 %rd101, %rd68, %rd99;
mul.wide.u32 %rd102, %r23, 8;
add.s64 %rd103, %rd68, %rd102;
ld.shared.u64 %rd22, [%rd101];
ld.shared.u64 %rd23, [%rd103];
setp.ge.s64	%p17, %rd23, %rd22;
@%p17 bra BB7_21;

cvt.u64.u32	%rd104, %r23;
add.s64 %rd106, %rd70, %rd104;
ld.shared.u8 %rs12, [%rd106];
mov.u32 %r346, 1;
setp.ne.s16	%p18, %rs12, 0;
@%p18 bra BB7_22;

BB7_21:
cvt.u64.u32	%rd107, %r82;
add.s64 %rd109, %rd70, %rd107;
ld.shared.u8 %rs13, [%rd109];
setp.eq.s16	%p19, %rs13, 0;
selp.u32	%r346, 1, 0, %p19;

BB7_22:
bfe.u32 %r94, %r16, 1, 1;
setp.ne.s32	%p20, %r346, %r94;
@%p20 bra BB7_24;

add.s64 %rd112, %rd69, %rd102;
add.s64 %rd114, %rd69, %rd99;
cvt.u64.u32	%rd115, %r23;
st.shared.u64 [%rd103], %rd22;
cvt.u64.u32	%rd119, %r82;
st.shared.u64 [%rd101], %rd23;
ld.shared.u64 %rd122, [%rd112];
ld.shared.u64 %rd123, [%rd114];
st.shared.u64 [%rd112], %rd123;
st.shared.u64 [%rd114], %rd122;
add.s64 %rd125, %rd70, %rd115;
ld.shared.u8 %rs14, [%rd125];
add.s64 %rd126, %rd70, %rd119;
ld.shared.u8 %rs15, [%rd126];
st.shared.u8 [%rd125], %rs15;
st.shared.u8 [%rd126], %rs14;

BB7_24:
bar.sync 0;
ld.shared.u64 %rd24, [%rd81+8];
ld.shared.u64 %rd25, [%rd81];
setp.ge.s64	%p21, %rd25, %rd24;
@%p21 bra BB7_26;

cvt.u64.u32	%rd130, %r18;
add.s64 %rd132, %rd70, %rd130;
ld.shared.u8 %rs16, [%rd132];
mov.u32 %r347, 1;
setp.ne.s16	%p22, %rs16, 0;
@%p22 bra BB7_27;

BB7_26:
cvt.u64.u32	%rd133, %r18;
add.s64 %rd135, %rd70, %rd133;
ld.shared.u8 %rs17, [%rd135+1];
setp.eq.s16	%p23, %rs17, 0;
selp.u32	%r347, 1, 0, %p23;

BB7_27:
bfe.u32 %r109, %r16, 1, 1;
setp.ne.s32	%p24, %r347, %r109;
@%p24 bra BB7_29;

cvt.u64.u32	%rd136, %r18;
st.shared.u64 [%rd81], %rd24;
st.shared.u64 [%rd81+8], %rd25;
add.s64 %rd141, %rd69, %rd79;
ld.shared.u64 %rd142, [%rd141];
ld.shared.u64 %rd143, [%rd141+8];
st.shared.u64 [%rd141], %rd143;
st.shared.u64 [%rd141+8], %rd142;
add.s64 %rd145, %rd70, %rd136;
ld.shared.u8 %rs18, [%rd145];
ld.shared.u8 %rs19, [%rd145+1];
st.shared.u8 [%rd145], %rs19;
st.shared.u8 [%rd145+1], %rs18;

BB7_29:
bar.sync 0;
and.b32 %r112, %r16, 3;
sub.s32 %r29, %r18, %r112;
add.s32 %r114, %r29, 4;
mul.wide.u32 %rd146, %r114, 8;
add.s64 %rd148, %rd68, %rd146;
mul.wide.u32 %rd149, %r29, 8;
add.s64 %rd150, %rd68, %rd149;
ld.shared.u64 %rd26, [%rd148];
ld.shared.u64 %rd27, [%rd150];
setp.ge.s64	%p25, %rd27, %rd26;
@%p25 bra BB7_31;

cvt.u64.u32	%rd151, %r29;
add.s64 %rd153, %rd70, %rd151;
ld.shared.u8 %rs20, [%rd153];
mov.u32 %r348, 1;
setp.ne.s16	%p26, %rs20, 0;
@%p26 bra BB7_32;

BB7_31:
cvt.u64.u32	%rd154, %r114;
add.s64 %rd156, %rd70, %rd154;
ld.shared.u8 %rs21, [%rd156];
setp.eq.s16	%p27, %rs21, 0;
selp.u32	%r348, 1, 0, %p27;

BB7_32:
bfe.u32 %r126, %r16, 2, 1;
setp.ne.s32	%p28, %r348, %r126;
@%p28 bra BB7_34;

add.s64 %rd159, %rd69, %rd149;
add.s64 %rd161, %rd69, %rd146;
cvt.u64.u32	%rd162, %r29;
st.shared.u64 [%rd150], %rd26;
cvt.u64.u32	%rd166, %r114;
st.shared.u64 [%rd148], %rd27;
ld.shared.u64 %rd169, [%rd159];
ld.shared.u64 %rd170, [%rd161];
st.shared.u64 [%rd159], %rd170;
st.shared.u64 [%rd161], %rd169;
add.s64 %rd172, %rd70, %rd162;
ld.shared.u8 %rs22, [%rd172];
add.s64 %rd173, %rd70, %rd166;
ld.shared.u8 %rs23, [%rd173];
st.shared.u8 [%rd172], %rs23;
st.shared.u8 [%rd173], %rs22;

BB7_34:
bar.sync 0;
ld.shared.u64 %rd28, [%rd101];
ld.shared.u64 %rd29, [%rd103];
setp.ge.s64	%p29, %rd29, %rd28;
@%p29 bra BB7_36;

cvt.u64.u32	%rd179, %r23;
add.s64 %rd181, %rd70, %rd179;
ld.shared.u8 %rs24, [%rd181];
mov.u32 %r349, 1;
setp.ne.s16	%p30, %rs24, 0;
@%p30 bra BB7_37;

BB7_36:
cvt.u64.u32	%rd182, %r82;
add.s64 %rd184, %rd70, %rd182;
ld.shared.u8 %rs25, [%rd184];
setp.eq.s16	%p31, %rs25, 0;
selp.u32	%r349, 1, 0, %p31;

BB7_37:
bfe.u32 %r149, %r16, 2, 1;
setp.ne.s32	%p32, %r349, %r149;
@%p32 bra BB7_39;

cvt.u64.u32	%rd185, %r23;
st.shared.u64 [%rd103], %rd28;
cvt.u64.u32	%rd189, %r82;
st.shared.u64 [%rd101], %rd29;
add.s64 %rd193, %rd69, %rd102;
ld.shared.u64 %rd194, [%rd193];
add.s64 %rd195, %rd69, %rd99;
ld.shared.u64 %rd196, [%rd195];
st.shared.u64 [%rd193], %rd196;
st.shared.u64 [%rd195], %rd194;
add.s64 %rd198, %rd70, %rd185;
ld.shared.u8 %rs26, [%rd198];
add.s64 %rd199, %rd70, %rd189;
ld.shared.u8 %rs27, [%rd199];
st.shared.u8 [%rd198], %rs27;
st.shared.u8 [%rd199], %rs26;

BB7_39:
bar.sync 0;
ld.shared.u64 %rd30, [%rd81+8];
ld.shared.u64 %rd31, [%rd81];
setp.ge.s64	%p33, %rd31, %rd30;
@%p33 bra BB7_41;

cvt.u64.u32	%rd203, %r18;
add.s64 %rd205, %rd70, %rd203;
ld.shared.u8 %rs28, [%rd205];
mov.u32 %r350, 1;
setp.ne.s16	%p34, %rs28, 0;
@%p34 bra BB7_42;

BB7_41:
cvt.u64.u32	%rd206, %r18;
add.s64 %rd208, %rd70, %rd206;
ld.shared.u8 %rs29, [%rd208+1];
setp.eq.s16	%p35, %rs29, 0;
selp.u32	%r350, 1, 0, %p35;

BB7_42:
bfe.u32 %r163, %r16, 2, 1;
setp.ne.s32	%p36, %r350, %r163;
@%p36 bra BB7_44;

cvt.u64.u32	%rd209, %r18;
st.shared.u64 [%rd81], %rd30;
st.shared.u64 [%rd81+8], %rd31;
add.s64 %rd214, %rd69, %rd79;
ld.shared.u64 %rd215, [%rd214];
ld.shared.u64 %rd216, [%rd214+8];
st.shared.u64 [%rd214], %rd216;
st.shared.u64 [%rd214+8], %rd215;
add.s64 %rd218, %rd70, %rd209;
ld.shared.u8 %rs30, [%rd218];
ld.shared.u8 %rs31, [%rd218+1];
st.shared.u8 [%rd218], %rs31;
st.shared.u8 [%rd218+1], %rs30;

BB7_44:
bar.sync 0;
and.b32 %r166, %r16, 7;
sub.s32 %r37, %r18, %r166;
add.s32 %r168, %r37, 8;
mul.wide.u32 %rd219, %r168, 8;
add.s64 %rd221, %rd68, %rd219;
mul.wide.u32 %rd222, %r37, 8;
add.s64 %rd223, %rd68, %rd222;
ld.shared.u64 %rd32, [%rd221];
ld.shared.u64 %rd33, [%rd223];
setp.ge.s64	%p37, %rd33, %rd32;
@%p37 bra BB7_46;

cvt.u64.u32	%rd224, %r37;
add.s64 %rd226, %rd70, %rd224;
ld.shared.u8 %rs32, [%rd226];
mov.u32 %r351, 1;
setp.ne.s16	%p38, %rs32, 0;
@%p38 bra BB7_47;

BB7_46:
cvt.u64.u32	%rd227, %r168;
add.s64 %rd229, %rd70, %rd227;
ld.shared.u8 %rs33, [%rd229];
setp.eq.s16	%p39, %rs33, 0;
selp.u32	%r351, 1, 0, %p39;

BB7_47:
bfe.u32 %r180, %r16, 3, 1;
setp.ne.s32	%p40, %r351, %r180;
@%p40 bra BB7_49;

mul.wide.u32 %rd477, %r37, 8;
add.s64 %rd232, %rd69, %rd477;
add.s64 %rd234, %rd69, %rd219;
cvt.u64.u32	%rd235, %r37;
st.shared.u64 [%rd223], %rd32;
cvt.u64.u32	%rd239, %r168;
st.shared.u64 [%rd221], %rd33;
ld.shared.u64 %rd242, [%rd232];
ld.shared.u64 %rd243, [%rd234];
st.shared.u64 [%rd232], %rd243;
st.shared.u64 [%rd234], %rd242;
add.s64 %rd245, %rd70, %rd235;
ld.shared.u8 %rs34, [%rd245];
add.s64 %rd246, %rd70, %rd239;
ld.shared.u8 %rs35, [%rd246];
st.shared.u8 [%rd245], %rs35;
st.shared.u8 [%rd246], %rs34;

BB7_49:
bar.sync 0;
ld.shared.u64 %rd34, [%rd148];
ld.shared.u64 %rd35, [%rd150];
setp.ge.s64	%p41, %rd35, %rd34;
@%p41 bra BB7_51;

cvt.u64.u32	%rd252, %r29;
add.s64 %rd254, %rd70, %rd252;
ld.shared.u8 %rs36, [%rd254];
mov.u32 %r352, 1;
setp.ne.s16	%p42, %rs36, 0;
@%p42 bra BB7_52;

BB7_51:
cvt.u64.u32	%rd255, %r114;
add.s64 %rd257, %rd70, %rd255;
ld.shared.u8 %rs37, [%rd257];
setp.eq.s16	%p43, %rs37, 0;
selp.u32	%r352, 1, 0, %p43;

BB7_52:
bfe.u32 %r203, %r16, 3, 1;
setp.ne.s32	%p44, %r352, %r203;
@%p44 bra BB7_54;

mul.wide.u32 %rd476, %r29, 8;
cvt.u64.u32	%rd258, %r29;
st.shared.u64 [%rd150], %rd34;
cvt.u64.u32	%rd262, %r114;
st.shared.u64 [%rd148], %rd35;
add.s64 %rd266, %rd69, %rd476;
ld.shared.u64 %rd267, [%rd266];
add.s64 %rd268, %rd69, %rd146;
ld.shared.u64 %rd269, [%rd268];
st.shared.u64 [%rd266], %rd269;
st.shared.u64 [%rd268], %rd267;
add.s64 %rd271, %rd70, %rd258;
ld.shared.u8 %rs38, [%rd271];
add.s64 %rd272, %rd70, %rd262;
ld.shared.u8 %rs39, [%rd272];
st.shared.u8 [%rd271], %rs39;
st.shared.u8 [%rd272], %rs38;

BB7_54:
bar.sync 0;
ld.shared.u64 %rd36, [%rd101];
ld.shared.u64 %rd37, [%rd103];
setp.ge.s64	%p45, %rd37, %rd36;
@%p45 bra BB7_56;

cvt.u64.u32	%rd278, %r23;
add.s64 %rd280, %rd70, %rd278;
ld.shared.u8 %rs40, [%rd280];
mov.u32 %r353, 1;
setp.ne.s16	%p46, %rs40, 0;
@%p46 bra BB7_57;

BB7_56:
cvt.u64.u32	%rd281, %r82;
add.s64 %rd283, %rd70, %rd281;
ld.shared.u8 %rs41, [%rd283];
setp.eq.s16	%p47, %rs41, 0;
selp.u32	%r353, 1, 0, %p47;

BB7_57:
bfe.u32 %r225, %r16, 3, 1;
setp.ne.s32	%p48, %r353, %r225;
@%p48 bra BB7_59;

mul.wide.u32 %rd475, %r23, 8;
cvt.u64.u32	%rd284, %r23;
st.shared.u64 [%rd103], %rd36;
cvt.u64.u32	%rd288, %r82;
st.shared.u64 [%rd101], %rd37;
add.s64 %rd292, %rd69, %rd475;
ld.shared.u64 %rd293, [%rd292];
add.s64 %rd294, %rd69, %rd99;
ld.shared.u64 %rd295, [%rd294];
st.shared.u64 [%rd292], %rd295;
st.shared.u64 [%rd294], %rd293;
add.s64 %rd297, %rd70, %rd284;
ld.shared.u8 %rs42, [%rd297];
add.s64 %rd298, %rd70, %rd288;
ld.shared.u8 %rs43, [%rd298];
st.shared.u8 [%rd297], %rs43;
st.shared.u8 [%rd298], %rs42;

BB7_59:
bar.sync 0;
ld.shared.u64 %rd38, [%rd81+8];
ld.shared.u64 %rd39, [%rd81];
setp.ge.s64	%p49, %rd39, %rd38;
@%p49 bra BB7_61;

cvt.u64.u32	%rd302, %r18;
add.s64 %rd304, %rd70, %rd302;
ld.shared.u8 %rs44, [%rd304];
mov.u32 %r354, 1;
setp.ne.s16	%p50, %rs44, 0;
@%p50 bra BB7_62;

BB7_61:
cvt.u64.u32	%rd305, %r18;
add.s64 %rd307, %rd70, %rd305;
ld.shared.u8 %rs45, [%rd307+1];
setp.eq.s16	%p51, %rs45, 0;
selp.u32	%r354, 1, 0, %p51;

BB7_62:
bfe.u32 %r239, %r16, 3, 1;
setp.ne.s32	%p52, %r354, %r239;
@%p52 bra BB7_64;

cvt.u64.u32	%rd308, %r18;
st.shared.u64 [%rd81], %rd38;
st.shared.u64 [%rd81+8], %rd39;
add.s64 %rd313, %rd69, %rd79;
ld.shared.u64 %rd314, [%rd313];
ld.shared.u64 %rd315, [%rd313+8];
st.shared.u64 [%rd313], %rd315;
st.shared.u64 [%rd313+8], %rd314;
add.s64 %rd317, %rd70, %rd308;
ld.shared.u8 %rs46, [%rd317];
ld.shared.u8 %rs47, [%rd317+1];
st.shared.u8 [%rd317], %rs47;
st.shared.u8 [%rd317+1], %rs46;

BB7_64:
bar.sync 0;
and.b32 %r242, %r16, 15;
sub.s32 %r243, %r18, %r242;
add.s32 %r244, %r243, 16;
mul.wide.u32 %rd318, %r244, 8;
add.s64 %rd320, %rd68, %rd318;
mul.wide.u32 %rd321, %r243, 8;
add.s64 %rd322, %rd68, %rd321;
ld.shared.u64 %rd40, [%rd320];
ld.shared.u64 %rd41, [%rd322];
setp.ge.s64	%p53, %rd41, %rd40;
@%p53 bra BB7_66;

cvt.u64.u32	%rd323, %r243;
add.s64 %rd325, %rd70, %rd323;
ld.shared.u8 %rs48, [%rd325];
setp.ne.s16	%p54, %rs48, 0;
@%p54 bra BB7_68;

BB7_66:
cvt.u64.u32	%rd326, %r244;
add.s64 %rd328, %rd70, %rd326;
ld.shared.u8 %rs1, [%rd328];
setp.eq.s16	%p55, %rs1, 0;
@%p55 bra BB7_68;

mul.wide.u32 %rd470, %r244, 8;
mul.wide.u32 %rd469, %r243, 8;
cvt.u64.u32	%rd329, %r243;
st.shared.u64 [%rd322], %rd40;
st.shared.u64 [%rd320], %rd41;
add.s64 %rd337, %rd69, %rd469;
ld.shared.u64 %rd338, [%rd337];
add.s64 %rd339, %rd69, %rd470;
ld.shared.u64 %rd340, [%rd339];
st.shared.u64 [%rd337], %rd340;
st.shared.u64 [%rd339], %rd338;
add.s64 %rd342, %rd70, %rd329;
ld.shared.u8 %rs49, [%rd342];
st.shared.u8 [%rd342], %rs1;
st.shared.u8 [%rd328], %rs49;

BB7_68:
bar.sync 0;
ld.shared.u64 %rd42, [%rd221];
ld.shared.u64 %rd43, [%rd223];
setp.ge.s64	%p56, %rd43, %rd42;
@%p56 bra BB7_70;

cvt.u64.u32	%rd349, %r37;
add.s64 %rd351, %rd70, %rd349;
ld.shared.u8 %rs50, [%rd351];
setp.ne.s16	%p57, %rs50, 0;
@%p57 bra BB7_72;

BB7_70:
add.s32 %r334, %r37, 8;
cvt.u64.u32	%rd352, %r334;
add.s64 %rd354, %rd70, %rd352;
ld.shared.u8 %rs2, [%rd354];
setp.eq.s16	%p58, %rs2, 0;
@%p58 bra BB7_72;

mul.wide.u32 %rd471, %r37, 8;
cvt.u64.u32	%rd355, %r37;
st.shared.u64 [%rd223], %rd42;
st.shared.u64 [%rd221], %rd43;
add.s64 %rd363, %rd69, %rd471;
ld.shared.u64 %rd364, [%rd363];
add.s64 %rd365, %rd69, %rd219;
ld.shared.u64 %rd366, [%rd365];
st.shared.u64 [%rd363], %rd366;
st.shared.u64 [%rd365], %rd364;
add.s64 %rd368, %rd70, %rd355;
ld.shared.u8 %rs51, [%rd368];
st.shared.u8 [%rd368], %rs2;
st.shared.u8 [%rd354], %rs51;

BB7_72:
bar.sync 0;
ld.shared.u64 %rd44, [%rd148];
ld.shared.u64 %rd45, [%rd150];
setp.ge.s64	%p59, %rd45, %rd44;
@%p59 bra BB7_74;

cvt.u64.u32	%rd375, %r29;
add.s64 %rd377, %rd70, %rd375;
ld.shared.u8 %rs52, [%rd377];
setp.ne.s16	%p60, %rs52, 0;
@%p60 bra BB7_76;

BB7_74:
add.s32 %r335, %r29, 4;
cvt.u64.u32	%rd378, %r335;
add.s64 %rd380, %rd70, %rd378;
ld.shared.u8 %rs3, [%rd380];
setp.eq.s16	%p61, %rs3, 0;
@%p61 bra BB7_76;

mul.wide.u32 %rd472, %r29, 8;
cvt.u64.u32	%rd381, %r29;
st.shared.u64 [%rd150], %rd44;
st.shared.u64 [%rd148], %rd45;
add.s64 %rd389, %rd69, %rd472;
ld.shared.u64 %rd390, [%rd389];
add.s64 %rd391, %rd69, %rd146;
ld.shared.u64 %rd392, [%rd391];
st.shared.u64 [%rd389], %rd392;
st.shared.u64 [%rd391], %rd390;
add.s64 %rd394, %rd70, %rd381;
ld.shared.u8 %rs53, [%rd394];
st.shared.u8 [%rd394], %rs3;
st.shared.u8 [%rd380], %rs53;

BB7_76:
bar.sync 0;
ld.shared.u64 %rd46, [%rd101];
ld.shared.u64 %rd47, [%rd103];
setp.ge.s64	%p62, %rd47, %rd46;
@%p62 bra BB7_78;

cvt.u64.u32	%rd401, %r23;
add.s64 %rd403, %rd70, %rd401;
ld.shared.u8 %rs54, [%rd403];
setp.ne.s16	%p63, %rs54, 0;
@%p63 bra BB7_80;

BB7_78:
add.s32 %r336, %r23, 2;
cvt.u64.u32	%rd404, %r336;
add.s64 %rd406, %rd70, %rd404;
ld.shared.u8 %rs4, [%rd406];
setp.eq.s16	%p64, %rs4, 0;
@%p64 bra BB7_80;

add.s32 %r337, %r23, 2;
mul.wide.u32 %rd474, %r337, 8;
mul.wide.u32 %rd473, %r23, 8;
cvt.u64.u32	%rd407, %r23;
st.shared.u64 [%rd103], %rd46;
st.shared.u64 [%rd101], %rd47;
add.s64 %rd415, %rd69, %rd473;
ld.shared.u64 %rd416, [%rd415];
add.s64 %rd417, %rd69, %rd474;
ld.shared.u64 %rd418, [%rd417];
st.shared.u64 [%rd415], %rd418;
st.shared.u64 [%rd417], %rd416;
add.s64 %rd420, %rd70, %rd407;
ld.shared.u8 %rs55, [%rd420];
st.shared.u8 [%rd420], %rs4;
st.shared.u8 [%rd406], %rs55;

BB7_80:
bar.sync 0;
ld.shared.u64 %rd48, [%rd81+8];
ld.shared.u64 %rd49, [%rd81];
setp.ge.s64	%p65, %rd49, %rd48;
@%p65 bra BB7_82;

cvt.u64.u32	%rd425, %r18;
add.s64 %rd427, %rd70, %rd425;
ld.shared.u8 %rs56, [%rd427];
setp.ne.s16	%p66, %rs56, 0;
@%p66 bra BB7_84;

BB7_82:
cvt.u64.u32	%rd428, %r18;
add.s64 %rd430, %rd70, %rd428;
ld.shared.u8 %rs5, [%rd430+1];
setp.eq.s16	%p67, %rs5, 0;
@%p67 bra BB7_84;

st.shared.u64 [%rd81], %rd48;
st.shared.u64 [%rd81+8], %rd49;
add.s64 %rd436, %rd69, %rd79;
ld.shared.u64 %rd437, [%rd436];
ld.shared.u64 %rd438, [%rd436+8];
st.shared.u64 [%rd436], %rd438;
st.shared.u64 [%rd436+8], %rd437;
ld.shared.u8 %rs57, [%rd430];
st.shared.u8 [%rd430], %rs5;
st.shared.u8 [%rd430+1], %rs57;

BB7_84:
bar.sync 0;
@!%p1 bra BB7_86;
bra.uni BB7_85;

BB7_85:
ld.param.u32 %r339, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u64 %rd444, [%rd13];
mad.lo.s32 %r326, %r16, %r339, %r4;
cvta.to.global.u64 %rd445, %rd8;
mul.wide.u32 %rd446, %r326, 8;
add.s64 %rd447, %rd445, %rd446;
st.global.u64 [%rd447], %rd444;
ld.shared.u64 %rd450, [%rd14];
ld.local.u64 %rd451, [%rd2];
cvta.to.global.u64 %rd452, %rd451;
mad.lo.s32 %r327, %r16, %r51, %r15;
mul.wide.u32 %rd453, %r327, 8;
add.s64 %rd454, %rd452, %rd453;
st.global.u64 [%rd454], %rd450;

BB7_86:
@%p11 bra BB7_88;

add.s32 %r340, %r16, 16;
ld.param.u32 %r338, [_Z20bitonicSortKVInPlaceIllLin2ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u64 %rd458, [%rd13+128];
mad.lo.s32 %r332, %r340, %r338, %r4;
cvta.to.global.u64 %rd459, %rd8;
mul.wide.u32 %rd460, %r332, 8;
add.s64 %rd461, %rd459, %rd460;
st.global.u64 [%rd461], %rd458;
ld.shared.u64 %rd464, [%rd14+128];
ld.local.u64 %rd465, [%rd2];
cvta.to.global.u64 %rd466, %rd465;
mad.lo.s32 %r333, %r340, %r51, %r15;
mul.wide.u32 %rd467, %r333, 8;
add.s64 %rd468, %rd466, %rd467;
st.global.u64 [%rd468], %rd464;

BB7_88:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot8[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<238>;
.reg .b16 %rs<224>;
.reg .b32 %r<1420>;
.reg .b64 %rd<1716>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[16384];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[16384];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[2048];

mov.u64 %rd1715, __local_depot8;
cvta.local.u64 %SP, %rd1715;
ld.param.u32 %r134, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r135, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r136, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r137, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd3, _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd160, %SP, 0;
cvta.to.local.u64 %rd2, %rd160;
mov.u32 %r1368, 0;
mov.pred %p4, 0;
@%p4 bra BB8_2;

BB8_1:
mul.wide.s32 %rd161, %r1368, 8;
add.s64 %rd162, %rd3, %rd161;
ld.param.u64 %rd163, [%rd162];
add.s64 %rd164, %rd2, %rd161;
st.local.u64 [%rd164], %rd163;
add.s32 %r1368, %r1368, 1;
setp.lt.u32	%p5, %r1368, 27;
@%p5 bra BB8_1;

BB8_2:
mov.u32 %r139, %nctaid.y;
mov.u32 %r140, %ctaid.z;
mov.u32 %r141, %ctaid.y;
mad.lo.s32 %r142, %r139, %r140, %r141;
mov.u32 %r143, %nctaid.x;
mov.u32 %r144, %ctaid.x;
mad.lo.s32 %r1370, %r142, %r143, %r144;
setp.ge.u32	%p6, %r1370, %r134;
@%p6 bra BB8_299;

ld.param.u32 %r146, [%rd1+12];
ld.param.u32 %r147, [%rd1+112];
rem.u32 %r148, %r1370, %r146;
mul.lo.s32 %r149, %r147, %r148;
div.u32 %r150, %r1370, %r146;
ld.param.u32 %r151, [%rd1+108];
mad.lo.s32 %r4, %r151, %r150, %r149;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r1369, %r5, -1;
mov.u32 %r1371, 0;
setp.lt.s32	%p7, %r1369, 1;
@%p7 bra BB8_6;

mul.wide.s32 %rd165, %r5, 4;
add.s64 %rd1707, %rd2, %rd165;
mov.u32 %r1371, 0;

BB8_5:
ld.local.u32 %r153, [%rd1707+4];
rem.u32 %r154, %r1370, %r153;
ld.local.u32 %r155, [%rd1707+104];
mad.lo.s32 %r1371, %r155, %r154, %r1371;
div.u32 %r1370, %r1370, %r153;
add.s64 %rd1707, %rd1707, -4;
add.s32 %r1369, %r1369, -1;
setp.gt.s32	%p8, %r1369, 0;
@%p8 bra BB8_5;

BB8_6:
ld.param.u64 %rd8, [%rd1];
ld.local.u32 %r156, [%rd2+108];
mad.lo.s32 %r15, %r156, %r1370, %r1371;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 1024;
setp.lt.u32	%p1, %r16, %r135;
mov.u64 %rd166, 0;
setp.ge.u32	%p9, %r16, %r135;
mov.u64 %rd1714, %rd166;
@%p9 bra BB8_8;

cvta.to.global.u64 %rd167, %rd8;
mad.lo.s32 %r157, %r16, %r136, %r4;
mul.wide.u32 %rd168, %r157, 8;
add.s64 %rd169, %rd167, %rd168;
ld.global.u64 %rd9, [%rd169];
mov.u64 %rd1714, %rd9;

BB8_8:
mov.u64 %rd10, %rd1714;
mov.u64 %rd1713, %rd166;
@%p9 bra BB8_10;

ld.local.u64 %rd171, [%rd2];
cvta.to.global.u64 %rd172, %rd171;
mad.lo.s32 %r158, %r16, %r137, %r15;
mul.wide.u32 %rd173, %r158, 8;
add.s64 %rd174, %rd172, %rd173;
ld.global.u64 %rd1713, [%rd174];

BB8_10:
selp.u16	%rs12, 1, 0, %p1;
cvt.s64.s32	%rd176, %r16;
mul.wide.s32 %rd177, %r16, 8;
mov.u64 %rd178, _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd13, %rd178, %rd177;
st.shared.u64 [%rd13], %rd10;
mov.u64 %rd179, _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd14, %rd179, %rd177;
st.shared.u64 [%rd14], %rd1713;
mov.u64 %rd180, _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd15, %rd180, %rd176;
st.shared.u8 [%rd15], %rs12;
setp.lt.u32	%p2, %r17, %r135;
setp.ge.u32	%p11, %r17, %r135;
mov.u64 %rd1712, %rd166;
@%p11 bra BB8_12;

cvta.to.global.u64 %rd181, %rd8;
mad.lo.s32 %r159, %r17, %r136, %r4;
mul.wide.u32 %rd182, %r159, 8;
add.s64 %rd183, %rd181, %rd182;
ld.global.u64 %rd1712, [%rd183];

BB8_12:
mov.u64 %rd1711, %rd166;
@%p11 bra BB8_14;

ld.local.u64 %rd185, [%rd2];
cvta.to.global.u64 %rd186, %rd185;
mad.lo.s32 %r160, %r17, %r137, %r15;
mul.wide.u32 %rd187, %r160, 8;
add.s64 %rd188, %rd186, %rd187;
ld.global.u64 %rd1711, [%rd188];

BB8_14:
selp.u16	%rs13, 1, 0, %p2;
st.shared.u64 [%rd13+8192], %rd1712;
st.shared.u64 [%rd14+8192], %rd1711;
st.shared.u8 [%rd15+1024], %rs13;
bar.sync 0;
shl.b32 %r161, %r16, 1;
mul.wide.u32 %rd189, %r161, 8;
add.s64 %rd191, %rd178, %rd189;
ld.shared.u64 %rd20, [%rd191+8];
ld.shared.u64 %rd21, [%rd191];
setp.le.s64	%p13, %rd21, %rd20;
@%p13 bra BB8_16;

cvt.u64.u32	%rd192, %r161;
add.s64 %rd194, %rd180, %rd192;
ld.shared.u8 %rs14, [%rd194];
mov.u32 %r1372, 1;
setp.ne.s16	%p14, %rs14, 0;
@%p14 bra BB8_17;

BB8_16:
cvt.u64.u32	%rd195, %r161;
add.s64 %rd197, %rd180, %rd195;
ld.shared.u8 %rs15, [%rd197+1];
setp.eq.s16	%p15, %rs15, 0;
selp.u32	%r1372, 1, 0, %p15;

BB8_17:
and.b32 %r167, %r16, 1;
setp.ne.s32	%p16, %r1372, %r167;
@%p16 bra BB8_19;

add.s64 %rd200, %rd179, %rd189;
cvt.u64.u32	%rd201, %r161;
st.shared.u64 [%rd191], %rd20;
st.shared.u64 [%rd191+8], %rd21;
ld.shared.u64 %rd205, [%rd200];
ld.shared.u64 %rd206, [%rd200+8];
st.shared.u64 [%rd200], %rd206;
st.shared.u64 [%rd200+8], %rd205;
add.s64 %rd208, %rd180, %rd201;
ld.shared.u8 %rs16, [%rd208];
ld.shared.u8 %rs17, [%rd208+1];
st.shared.u8 [%rd208], %rs17;
st.shared.u8 [%rd208+1], %rs16;

BB8_19:
bar.sync 0;
sub.s32 %r22, %r161, %r167;
add.s32 %r173, %r22, 2;
mul.wide.u32 %rd209, %r173, 8;
add.s64 %rd211, %rd178, %rd209;
mul.wide.u32 %rd212, %r22, 8;
add.s64 %rd213, %rd178, %rd212;
ld.shared.u64 %rd22, [%rd211];
ld.shared.u64 %rd23, [%rd213];
setp.le.s64	%p17, %rd23, %rd22;
@%p17 bra BB8_21;

cvt.u64.u32	%rd214, %r22;
add.s64 %rd216, %rd180, %rd214;
ld.shared.u8 %rs18, [%rd216];
mov.u32 %r1373, 1;
setp.ne.s16	%p18, %rs18, 0;
@%p18 bra BB8_22;

BB8_21:
cvt.u64.u32	%rd217, %r173;
add.s64 %rd219, %rd180, %rd217;
ld.shared.u8 %rs19, [%rd219];
setp.eq.s16	%p19, %rs19, 0;
selp.u32	%r1373, 1, 0, %p19;

BB8_22:
bfe.u32 %r185, %r16, 1, 1;
setp.ne.s32	%p20, %r1373, %r185;
@%p20 bra BB8_24;

add.s64 %rd222, %rd179, %rd212;
add.s64 %rd224, %rd179, %rd209;
cvt.u64.u32	%rd225, %r22;
st.shared.u64 [%rd213], %rd22;
cvt.u64.u32	%rd229, %r173;
st.shared.u64 [%rd211], %rd23;
ld.shared.u64 %rd232, [%rd222];
ld.shared.u64 %rd233, [%rd224];
st.shared.u64 [%rd222], %rd233;
st.shared.u64 [%rd224], %rd232;
add.s64 %rd235, %rd180, %rd225;
ld.shared.u8 %rs20, [%rd235];
add.s64 %rd236, %rd180, %rd229;
ld.shared.u8 %rs21, [%rd236];
st.shared.u8 [%rd235], %rs21;
st.shared.u8 [%rd236], %rs20;

BB8_24:
bar.sync 0;
ld.shared.u64 %rd24, [%rd191+8];
ld.shared.u64 %rd25, [%rd191];
setp.le.s64	%p21, %rd25, %rd24;
@%p21 bra BB8_26;

cvt.u64.u32	%rd240, %r161;
add.s64 %rd242, %rd180, %rd240;
ld.shared.u8 %rs22, [%rd242];
mov.u32 %r1374, 1;
setp.ne.s16	%p22, %rs22, 0;
@%p22 bra BB8_27;

BB8_26:
cvt.u64.u32	%rd243, %r161;
add.s64 %rd245, %rd180, %rd243;
ld.shared.u8 %rs23, [%rd245+1];
setp.eq.s16	%p23, %rs23, 0;
selp.u32	%r1374, 1, 0, %p23;

BB8_27:
bfe.u32 %r200, %r16, 1, 1;
setp.ne.s32	%p24, %r1374, %r200;
@%p24 bra BB8_29;

cvt.u64.u32	%rd246, %r161;
st.shared.u64 [%rd191], %rd24;
st.shared.u64 [%rd191+8], %rd25;
add.s64 %rd251, %rd179, %rd189;
ld.shared.u64 %rd252, [%rd251];
ld.shared.u64 %rd253, [%rd251+8];
st.shared.u64 [%rd251], %rd253;
st.shared.u64 [%rd251+8], %rd252;
add.s64 %rd255, %rd180, %rd246;
ld.shared.u8 %rs24, [%rd255];
ld.shared.u8 %rs25, [%rd255+1];
st.shared.u8 [%rd255], %rs25;
st.shared.u8 [%rd255+1], %rs24;

BB8_29:
bar.sync 0;
and.b32 %r203, %r16, 3;
sub.s32 %r28, %r161, %r203;
add.s32 %r205, %r28, 4;
mul.wide.u32 %rd256, %r205, 8;
add.s64 %rd258, %rd178, %rd256;
mul.wide.u32 %rd259, %r28, 8;
add.s64 %rd260, %rd178, %rd259;
ld.shared.u64 %rd26, [%rd258];
ld.shared.u64 %rd27, [%rd260];
setp.le.s64	%p25, %rd27, %rd26;
@%p25 bra BB8_31;

cvt.u64.u32	%rd261, %r28;
add.s64 %rd263, %rd180, %rd261;
ld.shared.u8 %rs26, [%rd263];
mov.u32 %r1375, 1;
setp.ne.s16	%p26, %rs26, 0;
@%p26 bra BB8_32;

BB8_31:
cvt.u64.u32	%rd264, %r205;
add.s64 %rd266, %rd180, %rd264;
ld.shared.u8 %rs27, [%rd266];
setp.eq.s16	%p27, %rs27, 0;
selp.u32	%r1375, 1, 0, %p27;

BB8_32:
bfe.u32 %r217, %r16, 2, 1;
setp.ne.s32	%p28, %r1375, %r217;
@%p28 bra BB8_34;

add.s64 %rd269, %rd179, %rd259;
add.s64 %rd271, %rd179, %rd256;
cvt.u64.u32	%rd272, %r28;
st.shared.u64 [%rd260], %rd26;
cvt.u64.u32	%rd276, %r205;
st.shared.u64 [%rd258], %rd27;
ld.shared.u64 %rd279, [%rd269];
ld.shared.u64 %rd280, [%rd271];
st.shared.u64 [%rd269], %rd280;
st.shared.u64 [%rd271], %rd279;
add.s64 %rd282, %rd180, %rd272;
ld.shared.u8 %rs28, [%rd282];
add.s64 %rd283, %rd180, %rd276;
ld.shared.u8 %rs29, [%rd283];
st.shared.u8 [%rd282], %rs29;
st.shared.u8 [%rd283], %rs28;

BB8_34:
bar.sync 0;
ld.shared.u64 %rd28, [%rd211];
ld.shared.u64 %rd29, [%rd213];
setp.le.s64	%p29, %rd29, %rd28;
@%p29 bra BB8_36;

cvt.u64.u32	%rd289, %r22;
add.s64 %rd291, %rd180, %rd289;
ld.shared.u8 %rs30, [%rd291];
mov.u32 %r1376, 1;
setp.ne.s16	%p30, %rs30, 0;
@%p30 bra BB8_37;

BB8_36:
cvt.u64.u32	%rd292, %r173;
add.s64 %rd294, %rd180, %rd292;
ld.shared.u8 %rs31, [%rd294];
setp.eq.s16	%p31, %rs31, 0;
selp.u32	%r1376, 1, 0, %p31;

BB8_37:
bfe.u32 %r240, %r16, 2, 1;
setp.ne.s32	%p32, %r1376, %r240;
@%p32 bra BB8_39;

cvt.u64.u32	%rd295, %r22;
st.shared.u64 [%rd213], %rd28;
cvt.u64.u32	%rd299, %r173;
st.shared.u64 [%rd211], %rd29;
add.s64 %rd303, %rd179, %rd212;
ld.shared.u64 %rd304, [%rd303];
add.s64 %rd305, %rd179, %rd209;
ld.shared.u64 %rd306, [%rd305];
st.shared.u64 [%rd303], %rd306;
st.shared.u64 [%rd305], %rd304;
add.s64 %rd308, %rd180, %rd295;
ld.shared.u8 %rs32, [%rd308];
add.s64 %rd309, %rd180, %rd299;
ld.shared.u8 %rs33, [%rd309];
st.shared.u8 [%rd308], %rs33;
st.shared.u8 [%rd309], %rs32;

BB8_39:
bar.sync 0;
ld.shared.u64 %rd30, [%rd191+8];
ld.shared.u64 %rd31, [%rd191];
setp.le.s64	%p33, %rd31, %rd30;
@%p33 bra BB8_41;

cvt.u64.u32	%rd313, %r161;
add.s64 %rd315, %rd180, %rd313;
ld.shared.u8 %rs34, [%rd315];
mov.u32 %r1377, 1;
setp.ne.s16	%p34, %rs34, 0;
@%p34 bra BB8_42;

BB8_41:
cvt.u64.u32	%rd316, %r161;
add.s64 %rd318, %rd180, %rd316;
ld.shared.u8 %rs35, [%rd318+1];
setp.eq.s16	%p35, %rs35, 0;
selp.u32	%r1377, 1, 0, %p35;

BB8_42:
bfe.u32 %r254, %r16, 2, 1;
setp.ne.s32	%p36, %r1377, %r254;
@%p36 bra BB8_44;

cvt.u64.u32	%rd319, %r161;
st.shared.u64 [%rd191], %rd30;
st.shared.u64 [%rd191+8], %rd31;
add.s64 %rd324, %rd179, %rd189;
ld.shared.u64 %rd325, [%rd324];
ld.shared.u64 %rd326, [%rd324+8];
st.shared.u64 [%rd324], %rd326;
st.shared.u64 [%rd324+8], %rd325;
add.s64 %rd328, %rd180, %rd319;
ld.shared.u8 %rs36, [%rd328];
ld.shared.u8 %rs37, [%rd328+1];
st.shared.u8 [%rd328], %rs37;
st.shared.u8 [%rd328+1], %rs36;

BB8_44:
bar.sync 0;
and.b32 %r257, %r16, 7;
sub.s32 %r36, %r161, %r257;
add.s32 %r259, %r36, 8;
mul.wide.u32 %rd329, %r259, 8;
add.s64 %rd331, %rd178, %rd329;
mul.wide.u32 %rd332, %r36, 8;
add.s64 %rd333, %rd178, %rd332;
ld.shared.u64 %rd32, [%rd331];
ld.shared.u64 %rd33, [%rd333];
setp.le.s64	%p37, %rd33, %rd32;
@%p37 bra BB8_46;

cvt.u64.u32	%rd334, %r36;
add.s64 %rd336, %rd180, %rd334;
ld.shared.u8 %rs38, [%rd336];
mov.u32 %r1378, 1;
setp.ne.s16	%p38, %rs38, 0;
@%p38 bra BB8_47;

BB8_46:
cvt.u64.u32	%rd337, %r259;
add.s64 %rd339, %rd180, %rd337;
ld.shared.u8 %rs39, [%rd339];
setp.eq.s16	%p39, %rs39, 0;
selp.u32	%r1378, 1, 0, %p39;

BB8_47:
bfe.u32 %r271, %r16, 3, 1;
setp.ne.s32	%p40, %r1378, %r271;
@%p40 bra BB8_49;

add.s64 %rd342, %rd179, %rd332;
add.s64 %rd344, %rd179, %rd329;
cvt.u64.u32	%rd345, %r36;
st.shared.u64 [%rd333], %rd32;
cvt.u64.u32	%rd349, %r259;
st.shared.u64 [%rd331], %rd33;
ld.shared.u64 %rd352, [%rd342];
ld.shared.u64 %rd353, [%rd344];
st.shared.u64 [%rd342], %rd353;
st.shared.u64 [%rd344], %rd352;
add.s64 %rd355, %rd180, %rd345;
ld.shared.u8 %rs40, [%rd355];
add.s64 %rd356, %rd180, %rd349;
ld.shared.u8 %rs41, [%rd356];
st.shared.u8 [%rd355], %rs41;
st.shared.u8 [%rd356], %rs40;

BB8_49:
bar.sync 0;
ld.shared.u64 %rd34, [%rd258];
ld.shared.u64 %rd35, [%rd260];
setp.le.s64	%p41, %rd35, %rd34;
@%p41 bra BB8_51;

cvt.u64.u32	%rd362, %r28;
add.s64 %rd364, %rd180, %rd362;
ld.shared.u8 %rs42, [%rd364];
mov.u32 %r1379, 1;
setp.ne.s16	%p42, %rs42, 0;
@%p42 bra BB8_52;

BB8_51:
cvt.u64.u32	%rd365, %r205;
add.s64 %rd367, %rd180, %rd365;
ld.shared.u8 %rs43, [%rd367];
setp.eq.s16	%p43, %rs43, 0;
selp.u32	%r1379, 1, 0, %p43;

BB8_52:
bfe.u32 %r294, %r16, 3, 1;
setp.ne.s32	%p44, %r1379, %r294;
@%p44 bra BB8_54;

cvt.u64.u32	%rd368, %r28;
st.shared.u64 [%rd260], %rd34;
cvt.u64.u32	%rd372, %r205;
st.shared.u64 [%rd258], %rd35;
add.s64 %rd376, %rd179, %rd259;
ld.shared.u64 %rd377, [%rd376];
add.s64 %rd378, %rd179, %rd256;
ld.shared.u64 %rd379, [%rd378];
st.shared.u64 [%rd376], %rd379;
st.shared.u64 [%rd378], %rd377;
add.s64 %rd381, %rd180, %rd368;
ld.shared.u8 %rs44, [%rd381];
add.s64 %rd382, %rd180, %rd372;
ld.shared.u8 %rs45, [%rd382];
st.shared.u8 [%rd381], %rs45;
st.shared.u8 [%rd382], %rs44;

BB8_54:
bar.sync 0;
ld.shared.u64 %rd36, [%rd211];
ld.shared.u64 %rd37, [%rd213];
setp.le.s64	%p45, %rd37, %rd36;
@%p45 bra BB8_56;

cvt.u64.u32	%rd388, %r22;
add.s64 %rd390, %rd180, %rd388;
ld.shared.u8 %rs46, [%rd390];
mov.u32 %r1380, 1;
setp.ne.s16	%p46, %rs46, 0;
@%p46 bra BB8_57;

BB8_56:
cvt.u64.u32	%rd391, %r173;
add.s64 %rd393, %rd180, %rd391;
ld.shared.u8 %rs47, [%rd393];
setp.eq.s16	%p47, %rs47, 0;
selp.u32	%r1380, 1, 0, %p47;

BB8_57:
bfe.u32 %r316, %r16, 3, 1;
setp.ne.s32	%p48, %r1380, %r316;
@%p48 bra BB8_59;

mul.wide.u32 %rd1705, %r22, 8;
cvt.u64.u32	%rd394, %r22;
st.shared.u64 [%rd213], %rd36;
cvt.u64.u32	%rd398, %r173;
st.shared.u64 [%rd211], %rd37;
add.s64 %rd402, %rd179, %rd1705;
ld.shared.u64 %rd403, [%rd402];
add.s64 %rd404, %rd179, %rd209;
ld.shared.u64 %rd405, [%rd404];
st.shared.u64 [%rd402], %rd405;
st.shared.u64 [%rd404], %rd403;
add.s64 %rd407, %rd180, %rd394;
ld.shared.u8 %rs48, [%rd407];
add.s64 %rd408, %rd180, %rd398;
ld.shared.u8 %rs49, [%rd408];
st.shared.u8 [%rd407], %rs49;
st.shared.u8 [%rd408], %rs48;

BB8_59:
bar.sync 0;
ld.shared.u64 %rd38, [%rd191+8];
ld.shared.u64 %rd39, [%rd191];
setp.le.s64	%p49, %rd39, %rd38;
@%p49 bra BB8_61;

cvt.u64.u32	%rd412, %r161;
add.s64 %rd414, %rd180, %rd412;
ld.shared.u8 %rs50, [%rd414];
mov.u32 %r1381, 1;
setp.ne.s16	%p50, %rs50, 0;
@%p50 bra BB8_62;

BB8_61:
cvt.u64.u32	%rd415, %r161;
add.s64 %rd417, %rd180, %rd415;
ld.shared.u8 %rs51, [%rd417+1];
setp.eq.s16	%p51, %rs51, 0;
selp.u32	%r1381, 1, 0, %p51;

BB8_62:
bfe.u32 %r330, %r16, 3, 1;
setp.ne.s32	%p52, %r1381, %r330;
@%p52 bra BB8_64;

mul.wide.u32 %rd1704, %r161, 8;
cvt.u64.u32	%rd418, %r161;
st.shared.u64 [%rd191], %rd38;
st.shared.u64 [%rd191+8], %rd39;
add.s64 %rd423, %rd179, %rd1704;
ld.shared.u64 %rd424, [%rd423];
ld.shared.u64 %rd425, [%rd423+8];
st.shared.u64 [%rd423], %rd425;
st.shared.u64 [%rd423+8], %rd424;
add.s64 %rd427, %rd180, %rd418;
ld.shared.u8 %rs52, [%rd427];
ld.shared.u8 %rs53, [%rd427+1];
st.shared.u8 [%rd427], %rs53;
st.shared.u8 [%rd427+1], %rs52;

BB8_64:
bar.sync 0;
and.b32 %r333, %r16, 15;
sub.s32 %r46, %r161, %r333;
add.s32 %r335, %r46, 16;
mul.wide.u32 %rd428, %r335, 8;
add.s64 %rd430, %rd178, %rd428;
mul.wide.u32 %rd431, %r46, 8;
add.s64 %rd432, %rd178, %rd431;
ld.shared.u64 %rd40, [%rd430];
ld.shared.u64 %rd41, [%rd432];
setp.le.s64	%p53, %rd41, %rd40;
@%p53 bra BB8_66;

cvt.u64.u32	%rd433, %r46;
add.s64 %rd435, %rd180, %rd433;
ld.shared.u8 %rs54, [%rd435];
mov.u32 %r1382, 1;
setp.ne.s16	%p54, %rs54, 0;
@%p54 bra BB8_67;

BB8_66:
cvt.u64.u32	%rd436, %r335;
add.s64 %rd438, %rd180, %rd436;
ld.shared.u8 %rs55, [%rd438];
setp.eq.s16	%p55, %rs55, 0;
selp.u32	%r1382, 1, 0, %p55;

BB8_67:
bfe.u32 %r347, %r16, 4, 1;
setp.ne.s32	%p56, %r1382, %r347;
@%p56 bra BB8_69;

add.s64 %rd441, %rd179, %rd431;
add.s64 %rd443, %rd179, %rd428;
cvt.u64.u32	%rd444, %r46;
st.shared.u64 [%rd432], %rd40;
cvt.u64.u32	%rd448, %r335;
st.shared.u64 [%rd430], %rd41;
ld.shared.u64 %rd451, [%rd441];
ld.shared.u64 %rd452, [%rd443];
st.shared.u64 [%rd441], %rd452;
st.shared.u64 [%rd443], %rd451;
add.s64 %rd454, %rd180, %rd444;
ld.shared.u8 %rs56, [%rd454];
add.s64 %rd455, %rd180, %rd448;
ld.shared.u8 %rs57, [%rd455];
st.shared.u8 [%rd454], %rs57;
st.shared.u8 [%rd455], %rs56;

BB8_69:
bar.sync 0;
ld.shared.u64 %rd42, [%rd331];
ld.shared.u64 %rd43, [%rd333];
setp.le.s64	%p57, %rd43, %rd42;
@%p57 bra BB8_71;

cvt.u64.u32	%rd461, %r36;
add.s64 %rd463, %rd180, %rd461;
ld.shared.u8 %rs58, [%rd463];
mov.u32 %r1383, 1;
setp.ne.s16	%p58, %rs58, 0;
@%p58 bra BB8_72;

BB8_71:
cvt.u64.u32	%rd464, %r259;
add.s64 %rd466, %rd180, %rd464;
ld.shared.u8 %rs59, [%rd466];
setp.eq.s16	%p59, %rs59, 0;
selp.u32	%r1383, 1, 0, %p59;

BB8_72:
bfe.u32 %r370, %r16, 4, 1;
setp.ne.s32	%p60, %r1383, %r370;
@%p60 bra BB8_74;

mul.wide.u32 %rd1695, %r259, 8;
mul.wide.u32 %rd1694, %r36, 8;
cvt.u64.u32	%rd467, %r36;
st.shared.u64 [%rd333], %rd42;
cvt.u64.u32	%rd471, %r259;
st.shared.u64 [%rd331], %rd43;
add.s64 %rd475, %rd179, %rd1694;
ld.shared.u64 %rd476, [%rd475];
add.s64 %rd477, %rd179, %rd1695;
ld.shared.u64 %rd478, [%rd477];
st.shared.u64 [%rd475], %rd478;
st.shared.u64 [%rd477], %rd476;
add.s64 %rd480, %rd180, %rd467;
ld.shared.u8 %rs60, [%rd480];
add.s64 %rd481, %rd180, %rd471;
ld.shared.u8 %rs61, [%rd481];
st.shared.u8 [%rd480], %rs61;
st.shared.u8 [%rd481], %rs60;

BB8_74:
bar.sync 0;
ld.shared.u64 %rd44, [%rd258];
ld.shared.u64 %rd45, [%rd260];
setp.le.s64	%p61, %rd45, %rd44;
@%p61 bra BB8_76;

cvt.u64.u32	%rd487, %r28;
add.s64 %rd489, %rd180, %rd487;
ld.shared.u8 %rs62, [%rd489];
mov.u32 %r1384, 1;
setp.ne.s16	%p62, %rs62, 0;
@%p62 bra BB8_77;

BB8_76:
cvt.u64.u32	%rd490, %r205;
add.s64 %rd492, %rd180, %rd490;
ld.shared.u8 %rs63, [%rd492];
setp.eq.s16	%p63, %rs63, 0;
selp.u32	%r1384, 1, 0, %p63;

BB8_77:
bfe.u32 %r392, %r16, 4, 1;
setp.ne.s32	%p64, %r1384, %r392;
@%p64 bra BB8_79;

mul.wide.u32 %rd1693, %r205, 8;
mul.wide.u32 %rd1692, %r28, 8;
cvt.u64.u32	%rd493, %r28;
st.shared.u64 [%rd260], %rd44;
cvt.u64.u32	%rd497, %r205;
st.shared.u64 [%rd258], %rd45;
add.s64 %rd501, %rd179, %rd1692;
ld.shared.u64 %rd502, [%rd501];
add.s64 %rd503, %rd179, %rd1693;
ld.shared.u64 %rd504, [%rd503];
st.shared.u64 [%rd501], %rd504;
st.shared.u64 [%rd503], %rd502;
add.s64 %rd506, %rd180, %rd493;
ld.shared.u8 %rs64, [%rd506];
add.s64 %rd507, %rd180, %rd497;
ld.shared.u8 %rs65, [%rd507];
st.shared.u8 [%rd506], %rs65;
st.shared.u8 [%rd507], %rs64;

BB8_79:
bar.sync 0;
ld.shared.u64 %rd46, [%rd211];
ld.shared.u64 %rd47, [%rd213];
setp.le.s64	%p65, %rd47, %rd46;
@%p65 bra BB8_81;

cvt.u64.u32	%rd513, %r22;
add.s64 %rd515, %rd180, %rd513;
ld.shared.u8 %rs66, [%rd515];
mov.u32 %r1385, 1;
setp.ne.s16	%p66, %rs66, 0;
@%p66 bra BB8_82;

BB8_81:
cvt.u64.u32	%rd516, %r173;
add.s64 %rd518, %rd180, %rd516;
ld.shared.u8 %rs67, [%rd518];
setp.eq.s16	%p67, %rs67, 0;
selp.u32	%r1385, 1, 0, %p67;

BB8_82:
bfe.u32 %r414, %r16, 4, 1;
setp.ne.s32	%p68, %r1385, %r414;
@%p68 bra BB8_84;

mul.wide.u32 %rd1691, %r173, 8;
mul.wide.u32 %rd1690, %r22, 8;
cvt.u64.u32	%rd519, %r22;
st.shared.u64 [%rd213], %rd46;
cvt.u64.u32	%rd523, %r173;
st.shared.u64 [%rd211], %rd47;
add.s64 %rd527, %rd179, %rd1690;
ld.shared.u64 %rd528, [%rd527];
add.s64 %rd529, %rd179, %rd1691;
ld.shared.u64 %rd530, [%rd529];
st.shared.u64 [%rd527], %rd530;
st.shared.u64 [%rd529], %rd528;
add.s64 %rd532, %rd180, %rd519;
ld.shared.u8 %rs68, [%rd532];
add.s64 %rd533, %rd180, %rd523;
ld.shared.u8 %rs69, [%rd533];
st.shared.u8 [%rd532], %rs69;
st.shared.u8 [%rd533], %rs68;

BB8_84:
bar.sync 0;
ld.shared.u64 %rd48, [%rd191+8];
ld.shared.u64 %rd49, [%rd191];
setp.le.s64	%p69, %rd49, %rd48;
@%p69 bra BB8_86;

cvt.u64.u32	%rd537, %r161;
add.s64 %rd539, %rd180, %rd537;
ld.shared.u8 %rs70, [%rd539];
mov.u32 %r1386, 1;
setp.ne.s16	%p70, %rs70, 0;
@%p70 bra BB8_87;

BB8_86:
cvt.u64.u32	%rd540, %r161;
add.s64 %rd542, %rd180, %rd540;
ld.shared.u8 %rs71, [%rd542+1];
setp.eq.s16	%p71, %rs71, 0;
selp.u32	%r1386, 1, 0, %p71;

BB8_87:
bfe.u32 %r428, %r16, 4, 1;
setp.ne.s32	%p72, %r1386, %r428;
@%p72 bra BB8_89;

mul.wide.u32 %rd1689, %r161, 8;
cvt.u64.u32	%rd543, %r161;
st.shared.u64 [%rd191], %rd48;
st.shared.u64 [%rd191+8], %rd49;
add.s64 %rd548, %rd179, %rd1689;
ld.shared.u64 %rd549, [%rd548];
ld.shared.u64 %rd550, [%rd548+8];
st.shared.u64 [%rd548], %rd550;
st.shared.u64 [%rd548+8], %rd549;
add.s64 %rd552, %rd180, %rd543;
ld.shared.u8 %rs72, [%rd552];
ld.shared.u8 %rs73, [%rd552+1];
st.shared.u8 [%rd552], %rs73;
st.shared.u8 [%rd552+1], %rs72;

BB8_89:
bar.sync 0;
and.b32 %r431, %r16, 31;
sub.s32 %r58, %r161, %r431;
add.s32 %r433, %r58, 32;
mul.wide.u32 %rd553, %r433, 8;
add.s64 %rd555, %rd178, %rd553;
mul.wide.u32 %rd556, %r58, 8;
add.s64 %rd557, %rd178, %rd556;
ld.shared.u64 %rd50, [%rd555];
ld.shared.u64 %rd51, [%rd557];
setp.le.s64	%p73, %rd51, %rd50;
@%p73 bra BB8_91;

cvt.u64.u32	%rd558, %r58;
add.s64 %rd560, %rd180, %rd558;
ld.shared.u8 %rs74, [%rd560];
mov.u32 %r1387, 1;
setp.ne.s16	%p74, %rs74, 0;
@%p74 bra BB8_92;

BB8_91:
add.s32 %r1366, %r58, 32;
cvt.u64.u32	%rd561, %r1366;
add.s64 %rd563, %rd180, %rd561;
ld.shared.u8 %rs75, [%rd563];
setp.eq.s16	%p75, %rs75, 0;
selp.u32	%r1387, 1, 0, %p75;

BB8_92:
bfe.u32 %r445, %r16, 5, 1;
setp.ne.s32	%p76, %r1387, %r445;
@%p76 bra BB8_94;

add.s64 %rd1706, %rd178, %rd553;
add.s32 %r1367, %r58, 32;
mul.wide.u32 %rd1697, %r58, 8;
add.s64 %rd566, %rd179, %rd1697;
add.s64 %rd568, %rd179, %rd553;
cvt.u64.u32	%rd569, %r58;
st.shared.u64 [%rd557], %rd50;
cvt.u64.u32	%rd573, %r1367;
st.shared.u64 [%rd1706], %rd51;
ld.shared.u64 %rd576, [%rd566];
ld.shared.u64 %rd577, [%rd568];
st.shared.u64 [%rd566], %rd577;
st.shared.u64 [%rd568], %rd576;
add.s64 %rd579, %rd180, %rd569;
ld.shared.u8 %rs76, [%rd579];
add.s64 %rd580, %rd180, %rd573;
ld.shared.u8 %rs77, [%rd580];
st.shared.u8 [%rd579], %rs77;
st.shared.u8 [%rd580], %rs76;

BB8_94:
bar.sync 0;
ld.shared.u64 %rd52, [%rd430];
ld.shared.u64 %rd53, [%rd432];
setp.le.s64	%p77, %rd53, %rd52;
@%p77 bra BB8_96;

cvt.u64.u32	%rd586, %r46;
add.s64 %rd588, %rd180, %rd586;
ld.shared.u8 %rs78, [%rd588];
mov.u32 %r1388, 1;
setp.ne.s16	%p78, %rs78, 0;
@%p78 bra BB8_97;

BB8_96:
cvt.u64.u32	%rd589, %r335;
add.s64 %rd591, %rd180, %rd589;
ld.shared.u8 %rs79, [%rd591];
setp.eq.s16	%p79, %rs79, 0;
selp.u32	%r1388, 1, 0, %p79;

BB8_97:
bfe.u32 %r468, %r16, 5, 1;
setp.ne.s32	%p80, %r1388, %r468;
@%p80 bra BB8_99;

mul.wide.u32 %rd1696, %r335, 8;
mul.wide.u32 %rd1688, %r46, 8;
cvt.u64.u32	%rd592, %r46;
st.shared.u64 [%rd432], %rd52;
cvt.u64.u32	%rd596, %r335;
st.shared.u64 [%rd430], %rd53;
add.s64 %rd600, %rd179, %rd1688;
ld.shared.u64 %rd601, [%rd600];
add.s64 %rd602, %rd179, %rd1696;
ld.shared.u64 %rd603, [%rd602];
st.shared.u64 [%rd600], %rd603;
st.shared.u64 [%rd602], %rd601;
add.s64 %rd605, %rd180, %rd592;
ld.shared.u8 %rs80, [%rd605];
add.s64 %rd606, %rd180, %rd596;
ld.shared.u8 %rs81, [%rd606];
st.shared.u8 [%rd605], %rs81;
st.shared.u8 [%rd606], %rs80;

BB8_99:
bar.sync 0;
ld.shared.u64 %rd54, [%rd331];
ld.shared.u64 %rd55, [%rd333];
setp.le.s64	%p81, %rd55, %rd54;
@%p81 bra BB8_101;

cvt.u64.u32	%rd612, %r36;
add.s64 %rd614, %rd180, %rd612;
ld.shared.u8 %rs82, [%rd614];
mov.u32 %r1389, 1;
setp.ne.s16	%p82, %rs82, 0;
@%p82 bra BB8_102;

BB8_101:
cvt.u64.u32	%rd615, %r259;
add.s64 %rd617, %rd180, %rd615;
ld.shared.u8 %rs83, [%rd617];
setp.eq.s16	%p83, %rs83, 0;
selp.u32	%r1389, 1, 0, %p83;

BB8_102:
bfe.u32 %r490, %r16, 5, 1;
setp.ne.s32	%p84, %r1389, %r490;
@%p84 bra BB8_104;

mul.wide.u32 %rd1687, %r259, 8;
mul.wide.u32 %rd1686, %r36, 8;
cvt.u64.u32	%rd618, %r36;
st.shared.u64 [%rd333], %rd54;
cvt.u64.u32	%rd622, %r259;
st.shared.u64 [%rd331], %rd55;
add.s64 %rd626, %rd179, %rd1686;
ld.shared.u64 %rd627, [%rd626];
add.s64 %rd628, %rd179, %rd1687;
ld.shared.u64 %rd629, [%rd628];
st.shared.u64 [%rd626], %rd629;
st.shared.u64 [%rd628], %rd627;
add.s64 %rd631, %rd180, %rd618;
ld.shared.u8 %rs84, [%rd631];
add.s64 %rd632, %rd180, %rd622;
ld.shared.u8 %rs85, [%rd632];
st.shared.u8 [%rd631], %rs85;
st.shared.u8 [%rd632], %rs84;

BB8_104:
bar.sync 0;
ld.shared.u64 %rd56, [%rd258];
ld.shared.u64 %rd57, [%rd260];
setp.le.s64	%p85, %rd57, %rd56;
@%p85 bra BB8_106;

cvt.u64.u32	%rd638, %r28;
add.s64 %rd640, %rd180, %rd638;
ld.shared.u8 %rs86, [%rd640];
mov.u32 %r1390, 1;
setp.ne.s16	%p86, %rs86, 0;
@%p86 bra BB8_107;

BB8_106:
cvt.u64.u32	%rd641, %r205;
add.s64 %rd643, %rd180, %rd641;
ld.shared.u8 %rs87, [%rd643];
setp.eq.s16	%p87, %rs87, 0;
selp.u32	%r1390, 1, 0, %p87;

BB8_107:
bfe.u32 %r512, %r16, 5, 1;
setp.ne.s32	%p88, %r1390, %r512;
@%p88 bra BB8_109;

mul.wide.u32 %rd1685, %r205, 8;
mul.wide.u32 %rd1684, %r28, 8;
cvt.u64.u32	%rd644, %r28;
st.shared.u64 [%rd260], %rd56;
cvt.u64.u32	%rd648, %r205;
st.shared.u64 [%rd258], %rd57;
add.s64 %rd652, %rd179, %rd1684;
ld.shared.u64 %rd653, [%rd652];
add.s64 %rd654, %rd179, %rd1685;
ld.shared.u64 %rd655, [%rd654];
st.shared.u64 [%rd652], %rd655;
st.shared.u64 [%rd654], %rd653;
add.s64 %rd657, %rd180, %rd644;
ld.shared.u8 %rs88, [%rd657];
add.s64 %rd658, %rd180, %rd648;
ld.shared.u8 %rs89, [%rd658];
st.shared.u8 [%rd657], %rs89;
st.shared.u8 [%rd658], %rs88;

BB8_109:
bar.sync 0;
ld.shared.u64 %rd58, [%rd211];
ld.shared.u64 %rd59, [%rd213];
setp.le.s64	%p89, %rd59, %rd58;
@%p89 bra BB8_111;

cvt.u64.u32	%rd664, %r22;
add.s64 %rd666, %rd180, %rd664;
ld.shared.u8 %rs90, [%rd666];
mov.u32 %r1391, 1;
setp.ne.s16	%p90, %rs90, 0;
@%p90 bra BB8_112;

BB8_111:
cvt.u64.u32	%rd667, %r173;
add.s64 %rd669, %rd180, %rd667;
ld.shared.u8 %rs91, [%rd669];
setp.eq.s16	%p91, %rs91, 0;
selp.u32	%r1391, 1, 0, %p91;

BB8_112:
bfe.u32 %r534, %r16, 5, 1;
setp.ne.s32	%p92, %r1391, %r534;
@%p92 bra BB8_114;

mul.wide.u32 %rd1683, %r173, 8;
mul.wide.u32 %rd1682, %r22, 8;
cvt.u64.u32	%rd670, %r22;
st.shared.u64 [%rd213], %rd58;
cvt.u64.u32	%rd674, %r173;
st.shared.u64 [%rd211], %rd59;
add.s64 %rd678, %rd179, %rd1682;
ld.shared.u64 %rd679, [%rd678];
add.s64 %rd680, %rd179, %rd1683;
ld.shared.u64 %rd681, [%rd680];
st.shared.u64 [%rd678], %rd681;
st.shared.u64 [%rd680], %rd679;
add.s64 %rd683, %rd180, %rd670;
ld.shared.u8 %rs92, [%rd683];
add.s64 %rd684, %rd180, %rd674;
ld.shared.u8 %rs93, [%rd684];
st.shared.u8 [%rd683], %rs93;
st.shared.u8 [%rd684], %rs92;

BB8_114:
bar.sync 0;
ld.shared.u64 %rd60, [%rd191+8];
ld.shared.u64 %rd61, [%rd191];
setp.le.s64	%p93, %rd61, %rd60;
@%p93 bra BB8_116;

cvt.u64.u32	%rd688, %r161;
add.s64 %rd690, %rd180, %rd688;
ld.shared.u8 %rs94, [%rd690];
mov.u32 %r1392, 1;
setp.ne.s16	%p94, %rs94, 0;
@%p94 bra BB8_117;

BB8_116:
cvt.u64.u32	%rd691, %r161;
add.s64 %rd693, %rd180, %rd691;
ld.shared.u8 %rs95, [%rd693+1];
setp.eq.s16	%p95, %rs95, 0;
selp.u32	%r1392, 1, 0, %p95;

BB8_117:
bfe.u32 %r548, %r16, 5, 1;
setp.ne.s32	%p96, %r1392, %r548;
@%p96 bra BB8_119;

mul.wide.u32 %rd1681, %r161, 8;
cvt.u64.u32	%rd694, %r161;
st.shared.u64 [%rd191], %rd60;
st.shared.u64 [%rd191+8], %rd61;
add.s64 %rd699, %rd179, %rd1681;
ld.shared.u64 %rd700, [%rd699];
ld.shared.u64 %rd701, [%rd699+8];
st.shared.u64 [%rd699], %rd701;
st.shared.u64 [%rd699+8], %rd700;
add.s64 %rd703, %rd180, %rd694;
ld.shared.u8 %rs96, [%rd703];
ld.shared.u8 %rs97, [%rd703+1];
st.shared.u8 [%rd703], %rs97;
st.shared.u8 [%rd703+1], %rs96;

BB8_119:
bar.sync 0;
and.b32 %r551, %r16, 63;
sub.s32 %r72, %r161, %r551;
add.s32 %r553, %r72, 64;
mul.wide.u32 %rd704, %r553, 8;
add.s64 %rd706, %rd178, %rd704;
mul.wide.u32 %rd707, %r72, 8;
add.s64 %rd708, %rd178, %rd707;
ld.shared.u64 %rd62, [%rd706];
ld.shared.u64 %rd63, [%rd708];
setp.le.s64	%p97, %rd63, %rd62;
@%p97 bra BB8_121;

cvt.u64.u32	%rd709, %r72;
add.s64 %rd711, %rd180, %rd709;
ld.shared.u8 %rs98, [%rd711];
mov.u32 %r1393, 1;
setp.ne.s16	%p98, %rs98, 0;
@%p98 bra BB8_122;

BB8_121:
add.s32 %r1344, %r72, 64;
cvt.u64.u32	%rd712, %r1344;
add.s64 %rd714, %rd180, %rd712;
ld.shared.u8 %rs99, [%rd714];
setp.eq.s16	%p99, %rs99, 0;
selp.u32	%r1393, 1, 0, %p99;

BB8_122:
bfe.u32 %r565, %r16, 6, 1;
setp.ne.s32	%p100, %r1393, %r565;
@%p100 bra BB8_124;

add.s64 %rd1703, %rd178, %rd704;
mul.wide.u32 %rd1702, %r72, 8;
add.s32 %r1345, %r72, 64;
add.s64 %rd717, %rd179, %rd1702;
add.s64 %rd719, %rd179, %rd704;
cvt.u64.u32	%rd720, %r72;
st.shared.u64 [%rd708], %rd62;
cvt.u64.u32	%rd724, %r1345;
st.shared.u64 [%rd1703], %rd63;
ld.shared.u64 %rd727, [%rd717];
ld.shared.u64 %rd728, [%rd719];
st.shared.u64 [%rd717], %rd728;
st.shared.u64 [%rd719], %rd727;
add.s64 %rd730, %rd180, %rd720;
ld.shared.u8 %rs100, [%rd730];
add.s64 %rd731, %rd180, %rd724;
ld.shared.u8 %rs101, [%rd731];
st.shared.u8 [%rd730], %rs101;
st.shared.u8 [%rd731], %rs100;

BB8_124:
bar.sync 0;
add.s64 %rd1698, %rd178, %rd553;
ld.shared.u64 %rd64, [%rd1698];
ld.shared.u64 %rd65, [%rd557];
setp.le.s64	%p101, %rd65, %rd64;
@%p101 bra BB8_126;

cvt.u64.u32	%rd737, %r58;
add.s64 %rd739, %rd180, %rd737;
ld.shared.u8 %rs102, [%rd739];
mov.u32 %r1394, 1;
setp.ne.s16	%p102, %rs102, 0;
@%p102 bra BB8_127;

BB8_126:
add.s32 %r1342, %r58, 32;
cvt.u64.u32	%rd740, %r1342;
add.s64 %rd742, %rd180, %rd740;
ld.shared.u8 %rs103, [%rd742];
setp.eq.s16	%p103, %rs103, 0;
selp.u32	%r1394, 1, 0, %p103;

BB8_127:
bfe.u32 %r588, %r16, 6, 1;
setp.ne.s32	%p104, %r1394, %r588;
@%p104 bra BB8_129;

add.s64 %rd1700, %rd178, %rd553;
add.s32 %r1343, %r58, 32;
mul.wide.u32 %rd1674, %r58, 8;
cvt.u64.u32	%rd743, %r58;
st.shared.u64 [%rd557], %rd64;
cvt.u64.u32	%rd747, %r1343;
st.shared.u64 [%rd1700], %rd65;
add.s64 %rd751, %rd179, %rd1674;
ld.shared.u64 %rd752, [%rd751];
add.s64 %rd753, %rd179, %rd553;
ld.shared.u64 %rd754, [%rd753];
st.shared.u64 [%rd751], %rd754;
st.shared.u64 [%rd753], %rd752;
add.s64 %rd756, %rd180, %rd743;
ld.shared.u8 %rs104, [%rd756];
add.s64 %rd757, %rd180, %rd747;
ld.shared.u8 %rs105, [%rd757];
st.shared.u8 [%rd756], %rs105;
st.shared.u8 [%rd757], %rs104;

BB8_129:
bar.sync 0;
ld.shared.u64 %rd66, [%rd430];
ld.shared.u64 %rd67, [%rd432];
setp.le.s64	%p105, %rd67, %rd66;
@%p105 bra BB8_131;

cvt.u64.u32	%rd763, %r46;
add.s64 %rd765, %rd180, %rd763;
ld.shared.u8 %rs106, [%rd765];
mov.u32 %r1395, 1;
setp.ne.s16	%p106, %rs106, 0;
@%p106 bra BB8_132;

BB8_131:
cvt.u64.u32	%rd766, %r335;
add.s64 %rd768, %rd180, %rd766;
ld.shared.u8 %rs107, [%rd768];
setp.eq.s16	%p107, %rs107, 0;
selp.u32	%r1395, 1, 0, %p107;

BB8_132:
bfe.u32 %r610, %r16, 6, 1;
setp.ne.s32	%p108, %r1395, %r610;
@%p108 bra BB8_134;

mul.wide.u32 %rd1673, %r335, 8;
mul.wide.u32 %rd1672, %r46, 8;
cvt.u64.u32	%rd769, %r46;
st.shared.u64 [%rd432], %rd66;
cvt.u64.u32	%rd773, %r335;
st.shared.u64 [%rd430], %rd67;
add.s64 %rd777, %rd179, %rd1672;
ld.shared.u64 %rd778, [%rd777];
add.s64 %rd779, %rd179, %rd1673;
ld.shared.u64 %rd780, [%rd779];
st.shared.u64 [%rd777], %rd780;
st.shared.u64 [%rd779], %rd778;
add.s64 %rd782, %rd180, %rd769;
ld.shared.u8 %rs108, [%rd782];
add.s64 %rd783, %rd180, %rd773;
ld.shared.u8 %rs109, [%rd783];
st.shared.u8 [%rd782], %rs109;
st.shared.u8 [%rd783], %rs108;

BB8_134:
bar.sync 0;
ld.shared.u64 %rd68, [%rd331];
ld.shared.u64 %rd69, [%rd333];
setp.le.s64	%p109, %rd69, %rd68;
@%p109 bra BB8_136;

cvt.u64.u32	%rd789, %r36;
add.s64 %rd791, %rd180, %rd789;
ld.shared.u8 %rs110, [%rd791];
mov.u32 %r1396, 1;
setp.ne.s16	%p110, %rs110, 0;
@%p110 bra BB8_137;

BB8_136:
cvt.u64.u32	%rd792, %r259;
add.s64 %rd794, %rd180, %rd792;
ld.shared.u8 %rs111, [%rd794];
setp.eq.s16	%p111, %rs111, 0;
selp.u32	%r1396, 1, 0, %p111;

BB8_137:
bfe.u32 %r632, %r16, 6, 1;
setp.ne.s32	%p112, %r1396, %r632;
@%p112 bra BB8_139;

mul.wide.u32 %rd1671, %r259, 8;
mul.wide.u32 %rd1670, %r36, 8;
cvt.u64.u32	%rd795, %r36;
st.shared.u64 [%rd333], %rd68;
cvt.u64.u32	%rd799, %r259;
st.shared.u64 [%rd331], %rd69;
add.s64 %rd803, %rd179, %rd1670;
ld.shared.u64 %rd804, [%rd803];
add.s64 %rd805, %rd179, %rd1671;
ld.shared.u64 %rd806, [%rd805];
st.shared.u64 [%rd803], %rd806;
st.shared.u64 [%rd805], %rd804;
add.s64 %rd808, %rd180, %rd795;
ld.shared.u8 %rs112, [%rd808];
add.s64 %rd809, %rd180, %rd799;
ld.shared.u8 %rs113, [%rd809];
st.shared.u8 [%rd808], %rs113;
st.shared.u8 [%rd809], %rs112;

BB8_139:
bar.sync 0;
ld.shared.u64 %rd70, [%rd258];
ld.shared.u64 %rd71, [%rd260];
setp.le.s64	%p113, %rd71, %rd70;
@%p113 bra BB8_141;

cvt.u64.u32	%rd815, %r28;
add.s64 %rd817, %rd180, %rd815;
ld.shared.u8 %rs114, [%rd817];
mov.u32 %r1397, 1;
setp.ne.s16	%p114, %rs114, 0;
@%p114 bra BB8_142;

BB8_141:
cvt.u64.u32	%rd818, %r205;
add.s64 %rd820, %rd180, %rd818;
ld.shared.u8 %rs115, [%rd820];
setp.eq.s16	%p115, %rs115, 0;
selp.u32	%r1397, 1, 0, %p115;

BB8_142:
bfe.u32 %r654, %r16, 6, 1;
setp.ne.s32	%p116, %r1397, %r654;
@%p116 bra BB8_144;

mul.wide.u32 %rd1669, %r205, 8;
mul.wide.u32 %rd1668, %r28, 8;
cvt.u64.u32	%rd821, %r28;
st.shared.u64 [%rd260], %rd70;
cvt.u64.u32	%rd825, %r205;
st.shared.u64 [%rd258], %rd71;
add.s64 %rd829, %rd179, %rd1668;
ld.shared.u64 %rd830, [%rd829];
add.s64 %rd831, %rd179, %rd1669;
ld.shared.u64 %rd832, [%rd831];
st.shared.u64 [%rd829], %rd832;
st.shared.u64 [%rd831], %rd830;
add.s64 %rd834, %rd180, %rd821;
ld.shared.u8 %rs116, [%rd834];
add.s64 %rd835, %rd180, %rd825;
ld.shared.u8 %rs117, [%rd835];
st.shared.u8 [%rd834], %rs117;
st.shared.u8 [%rd835], %rs116;

BB8_144:
bar.sync 0;
ld.shared.u64 %rd72, [%rd211];
ld.shared.u64 %rd73, [%rd213];
setp.le.s64	%p117, %rd73, %rd72;
@%p117 bra BB8_146;

cvt.u64.u32	%rd841, %r22;
add.s64 %rd843, %rd180, %rd841;
ld.shared.u8 %rs118, [%rd843];
mov.u32 %r1398, 1;
setp.ne.s16	%p118, %rs118, 0;
@%p118 bra BB8_147;

BB8_146:
cvt.u64.u32	%rd844, %r173;
add.s64 %rd846, %rd180, %rd844;
ld.shared.u8 %rs119, [%rd846];
setp.eq.s16	%p119, %rs119, 0;
selp.u32	%r1398, 1, 0, %p119;

BB8_147:
bfe.u32 %r676, %r16, 6, 1;
setp.ne.s32	%p120, %r1398, %r676;
@%p120 bra BB8_149;

mul.wide.u32 %rd1667, %r173, 8;
mul.wide.u32 %rd1666, %r22, 8;
cvt.u64.u32	%rd847, %r22;
st.shared.u64 [%rd213], %rd72;
cvt.u64.u32	%rd851, %r173;
st.shared.u64 [%rd211], %rd73;
add.s64 %rd855, %rd179, %rd1666;
ld.shared.u64 %rd856, [%rd855];
add.s64 %rd857, %rd179, %rd1667;
ld.shared.u64 %rd858, [%rd857];
st.shared.u64 [%rd855], %rd858;
st.shared.u64 [%rd857], %rd856;
add.s64 %rd860, %rd180, %rd847;
ld.shared.u8 %rs120, [%rd860];
add.s64 %rd861, %rd180, %rd851;
ld.shared.u8 %rs121, [%rd861];
st.shared.u8 [%rd860], %rs121;
st.shared.u8 [%rd861], %rs120;

BB8_149:
bar.sync 0;
ld.shared.u64 %rd74, [%rd191+8];
ld.shared.u64 %rd75, [%rd191];
setp.le.s64	%p121, %rd75, %rd74;
@%p121 bra BB8_151;

cvt.u64.u32	%rd865, %r161;
add.s64 %rd867, %rd180, %rd865;
ld.shared.u8 %rs122, [%rd867];
mov.u32 %r1399, 1;
setp.ne.s16	%p122, %rs122, 0;
@%p122 bra BB8_152;

BB8_151:
cvt.u64.u32	%rd868, %r161;
add.s64 %rd870, %rd180, %rd868;
ld.shared.u8 %rs123, [%rd870+1];
setp.eq.s16	%p123, %rs123, 0;
selp.u32	%r1399, 1, 0, %p123;

BB8_152:
bfe.u32 %r690, %r16, 6, 1;
setp.ne.s32	%p124, %r1399, %r690;
@%p124 bra BB8_154;

mul.wide.u32 %rd1665, %r161, 8;
cvt.u64.u32	%rd871, %r161;
st.shared.u64 [%rd191], %rd74;
st.shared.u64 [%rd191+8], %rd75;
add.s64 %rd876, %rd179, %rd1665;
ld.shared.u64 %rd877, [%rd876];
ld.shared.u64 %rd878, [%rd876+8];
st.shared.u64 [%rd876], %rd878;
st.shared.u64 [%rd876+8], %rd877;
add.s64 %rd880, %rd180, %rd871;
ld.shared.u8 %rs124, [%rd880];
ld.shared.u8 %rs125, [%rd880+1];
st.shared.u8 [%rd880], %rs125;
st.shared.u8 [%rd880+1], %rs124;

BB8_154:
bar.sync 0;
and.b32 %r693, %r16, 127;
sub.s32 %r88, %r161, %r693;
add.s32 %r695, %r88, 128;
mul.wide.u32 %rd881, %r695, 8;
add.s64 %rd883, %rd178, %rd881;
mul.wide.u32 %rd884, %r88, 8;
add.s64 %rd885, %rd178, %rd884;
ld.shared.u64 %rd76, [%rd883];
ld.shared.u64 %rd77, [%rd885];
setp.le.s64	%p125, %rd77, %rd76;
@%p125 bra BB8_156;

cvt.u64.u32	%rd886, %r88;
add.s64 %rd888, %rd180, %rd886;
ld.shared.u8 %rs126, [%rd888];
mov.u32 %r1400, 1;
setp.ne.s16	%p126, %rs126, 0;
@%p126 bra BB8_157;

BB8_156:
add.s32 %r1304, %r88, 128;
cvt.u64.u32	%rd889, %r1304;
add.s64 %rd891, %rd180, %rd889;
ld.shared.u8 %rs127, [%rd891];
setp.eq.s16	%p127, %rs127, 0;
selp.u32	%r1400, 1, 0, %p127;

BB8_157:
bfe.u32 %r707, %r16, 7, 1;
setp.ne.s32	%p128, %r1400, %r707;
@%p128 bra BB8_159;

add.s64 %rd1664, %rd178, %rd881;
mul.wide.u32 %rd1663, %r88, 8;
add.s32 %r1321, %r88, 128;
add.s64 %rd894, %rd179, %rd1663;
add.s64 %rd896, %rd179, %rd881;
cvt.u64.u32	%rd897, %r88;
st.shared.u64 [%rd885], %rd76;
cvt.u64.u32	%rd901, %r1321;
st.shared.u64 [%rd1664], %rd77;
ld.shared.u64 %rd904, [%rd894];
ld.shared.u64 %rd905, [%rd896];
st.shared.u64 [%rd894], %rd905;
st.shared.u64 [%rd896], %rd904;
add.s64 %rd907, %rd180, %rd897;
ld.shared.u8 %rs128, [%rd907];
add.s64 %rd908, %rd180, %rd901;
ld.shared.u8 %rs129, [%rd908];
st.shared.u8 [%rd907], %rs129;
st.shared.u8 [%rd908], %rs128;

BB8_159:
bar.sync 0;
add.s64 %rd1701, %rd178, %rd704;
ld.shared.u64 %rd78, [%rd1701];
ld.shared.u64 %rd79, [%rd708];
setp.le.s64	%p129, %rd79, %rd78;
@%p129 bra BB8_161;

cvt.u64.u32	%rd914, %r72;
add.s64 %rd916, %rd180, %rd914;
ld.shared.u8 %rs130, [%rd916];
mov.u32 %r1401, 1;
setp.ne.s16	%p130, %rs130, 0;
@%p130 bra BB8_162;

BB8_161:
add.s32 %r1305, %r72, 64;
cvt.u64.u32	%rd917, %r1305;
add.s64 %rd919, %rd180, %rd917;
ld.shared.u8 %rs131, [%rd919];
setp.eq.s16	%p131, %rs131, 0;
selp.u32	%r1401, 1, 0, %p131;

BB8_162:
bfe.u32 %r730, %r16, 7, 1;
setp.ne.s32	%p132, %r1401, %r730;
@%p132 bra BB8_164;

add.s64 %rd1677, %rd178, %rd704;
mul.wide.u32 %rd1662, %r72, 8;
add.s32 %r1320, %r72, 64;
cvt.u64.u32	%rd920, %r72;
st.shared.u64 [%rd708], %rd78;
cvt.u64.u32	%rd924, %r1320;
st.shared.u64 [%rd1677], %rd79;
add.s64 %rd928, %rd179, %rd1662;
ld.shared.u64 %rd929, [%rd928];
add.s64 %rd930, %rd179, %rd704;
ld.shared.u64 %rd931, [%rd930];
st.shared.u64 [%rd928], %rd931;
st.shared.u64 [%rd930], %rd929;
add.s64 %rd933, %rd180, %rd920;
ld.shared.u8 %rs132, [%rd933];
add.s64 %rd934, %rd180, %rd924;
ld.shared.u8 %rs133, [%rd934];
st.shared.u8 [%rd933], %rs133;
st.shared.u8 [%rd934], %rs132;

BB8_164:
bar.sync 0;
add.s64 %rd1699, %rd178, %rd553;
ld.shared.u64 %rd80, [%rd1699];
ld.shared.u64 %rd81, [%rd557];
setp.le.s64	%p133, %rd81, %rd80;
@%p133 bra BB8_166;

cvt.u64.u32	%rd940, %r58;
add.s64 %rd942, %rd180, %rd940;
ld.shared.u8 %rs134, [%rd942];
mov.u32 %r1402, 1;
setp.ne.s16	%p134, %rs134, 0;
@%p134 bra BB8_167;

BB8_166:
add.s32 %r1306, %r58, 32;
cvt.u64.u32	%rd943, %r1306;
add.s64 %rd945, %rd180, %rd943;
ld.shared.u8 %rs135, [%rd945];
setp.eq.s16	%p135, %rs135, 0;
selp.u32	%r1402, 1, 0, %p135;

BB8_167:
bfe.u32 %r752, %r16, 7, 1;
setp.ne.s32	%p136, %r1402, %r752;
@%p136 bra BB8_169;

add.s64 %rd1680, %rd178, %rd553;
mul.wide.u32 %rd1661, %r58, 8;
add.s32 %r1319, %r58, 32;
cvt.u64.u32	%rd946, %r58;
st.shared.u64 [%rd557], %rd80;
cvt.u64.u32	%rd950, %r1319;
st.shared.u64 [%rd1680], %rd81;
add.s64 %rd954, %rd179, %rd1661;
ld.shared.u64 %rd955, [%rd954];
add.s64 %rd956, %rd179, %rd553;
ld.shared.u64 %rd957, [%rd956];
st.shared.u64 [%rd954], %rd957;
st.shared.u64 [%rd956], %rd955;
add.s64 %rd959, %rd180, %rd946;
ld.shared.u8 %rs136, [%rd959];
add.s64 %rd960, %rd180, %rd950;
ld.shared.u8 %rs137, [%rd960];
st.shared.u8 [%rd959], %rs137;
st.shared.u8 [%rd960], %rs136;

BB8_169:
bar.sync 0;
ld.shared.u64 %rd82, [%rd430];
ld.shared.u64 %rd83, [%rd432];
setp.le.s64	%p137, %rd83, %rd82;
@%p137 bra BB8_171;

and.b32 %r1365, %r16, 15;
sub.s32 %r1364, %r161, %r1365;
cvt.u64.u32	%rd966, %r1364;
add.s64 %rd968, %rd180, %rd966;
ld.shared.u8 %rs138, [%rd968];
mov.u32 %r1403, 1;
setp.ne.s16	%p138, %rs138, 0;
@%p138 bra BB8_172;

BB8_171:
and.b32 %r1348, %r16, 15;
sub.s32 %r1347, %r161, %r1348;
add.s32 %r1346, %r1347, 16;
cvt.u64.u32	%rd969, %r1346;
add.s64 %rd971, %rd180, %rd969;
ld.shared.u8 %rs139, [%rd971];
setp.eq.s16	%p139, %rs139, 0;
selp.u32	%r1403, 1, 0, %p139;

BB8_172:
bfe.u32 %r774, %r16, 7, 1;
setp.ne.s32	%p140, %r1403, %r774;
@%p140 bra BB8_174;

and.b32 %r1318, %r16, 15;
sub.s32 %r1317, %r161, %r1318;
add.s32 %r1316, %r1317, 16;
mul.wide.u32 %rd1660, %r1316, 8;
mul.wide.u32 %rd1659, %r1317, 8;
cvt.u64.u32	%rd972, %r1317;
st.shared.u64 [%rd432], %rd82;
cvt.u64.u32	%rd976, %r1316;
st.shared.u64 [%rd430], %rd83;
add.s64 %rd980, %rd179, %rd1659;
ld.shared.u64 %rd981, [%rd980];
add.s64 %rd982, %rd179, %rd1660;
ld.shared.u64 %rd983, [%rd982];
st.shared.u64 [%rd980], %rd983;
st.shared.u64 [%rd982], %rd981;
add.s64 %rd985, %rd180, %rd972;
ld.shared.u8 %rs140, [%rd985];
add.s64 %rd986, %rd180, %rd976;
ld.shared.u8 %rs141, [%rd986];
st.shared.u8 [%rd985], %rs141;
st.shared.u8 [%rd986], %rs140;

BB8_174:
bar.sync 0;
ld.shared.u64 %rd84, [%rd331];
ld.shared.u64 %rd85, [%rd333];
setp.le.s64	%p141, %rd85, %rd84;
@%p141 bra BB8_176;

and.b32 %r1363, %r16, 7;
sub.s32 %r1362, %r161, %r1363;
cvt.u64.u32	%rd992, %r1362;
add.s64 %rd994, %rd180, %rd992;
ld.shared.u8 %rs142, [%rd994];
mov.u32 %r1404, 1;
setp.ne.s16	%p142, %rs142, 0;
@%p142 bra BB8_177;

BB8_176:
and.b32 %r1351, %r16, 7;
sub.s32 %r1350, %r161, %r1351;
add.s32 %r1349, %r1350, 8;
cvt.u64.u32	%rd995, %r1349;
add.s64 %rd997, %rd180, %rd995;
ld.shared.u8 %rs143, [%rd997];
setp.eq.s16	%p143, %rs143, 0;
selp.u32	%r1404, 1, 0, %p143;

BB8_177:
bfe.u32 %r796, %r16, 7, 1;
setp.ne.s32	%p144, %r1404, %r796;
@%p144 bra BB8_179;

and.b32 %r1315, %r16, 7;
sub.s32 %r1314, %r161, %r1315;
add.s32 %r1313, %r1314, 8;
mul.wide.u32 %rd1658, %r1313, 8;
mul.wide.u32 %rd1657, %r1314, 8;
cvt.u64.u32	%rd998, %r1314;
st.shared.u64 [%rd333], %rd84;
cvt.u64.u32	%rd1002, %r1313;
st.shared.u64 [%rd331], %rd85;
add.s64 %rd1006, %rd179, %rd1657;
ld.shared.u64 %rd1007, [%rd1006];
add.s64 %rd1008, %rd179, %rd1658;
ld.shared.u64 %rd1009, [%rd1008];
st.shared.u64 [%rd1006], %rd1009;
st.shared.u64 [%rd1008], %rd1007;
add.s64 %rd1011, %rd180, %rd998;
ld.shared.u8 %rs144, [%rd1011];
add.s64 %rd1012, %rd180, %rd1002;
ld.shared.u8 %rs145, [%rd1012];
st.shared.u8 [%rd1011], %rs145;
st.shared.u8 [%rd1012], %rs144;

BB8_179:
bar.sync 0;
ld.shared.u64 %rd86, [%rd258];
ld.shared.u64 %rd87, [%rd260];
setp.le.s64	%p145, %rd87, %rd86;
@%p145 bra BB8_181;

and.b32 %r1361, %r16, 3;
sub.s32 %r1360, %r161, %r1361;
cvt.u64.u32	%rd1018, %r1360;
add.s64 %rd1020, %rd180, %rd1018;
ld.shared.u8 %rs146, [%rd1020];
mov.u32 %r1405, 1;
setp.ne.s16	%p146, %rs146, 0;
@%p146 bra BB8_182;

BB8_181:
and.b32 %r1354, %r16, 3;
sub.s32 %r1353, %r161, %r1354;
add.s32 %r1352, %r1353, 4;
cvt.u64.u32	%rd1021, %r1352;
add.s64 %rd1023, %rd180, %rd1021;
ld.shared.u8 %rs147, [%rd1023];
setp.eq.s16	%p147, %rs147, 0;
selp.u32	%r1405, 1, 0, %p147;

BB8_182:
bfe.u32 %r818, %r16, 7, 1;
setp.ne.s32	%p148, %r1405, %r818;
@%p148 bra BB8_184;

and.b32 %r1312, %r16, 3;
sub.s32 %r1311, %r161, %r1312;
add.s32 %r1310, %r1311, 4;
mul.wide.u32 %rd1656, %r1310, 8;
mul.wide.u32 %rd1655, %r1311, 8;
cvt.u64.u32	%rd1024, %r1311;
st.shared.u64 [%rd260], %rd86;
cvt.u64.u32	%rd1028, %r1310;
st.shared.u64 [%rd258], %rd87;
add.s64 %rd1032, %rd179, %rd1655;
ld.shared.u64 %rd1033, [%rd1032];
add.s64 %rd1034, %rd179, %rd1656;
ld.shared.u64 %rd1035, [%rd1034];
st.shared.u64 [%rd1032], %rd1035;
st.shared.u64 [%rd1034], %rd1033;
add.s64 %rd1037, %rd180, %rd1024;
ld.shared.u8 %rs148, [%rd1037];
add.s64 %rd1038, %rd180, %rd1028;
ld.shared.u8 %rs149, [%rd1038];
st.shared.u8 [%rd1037], %rs149;
st.shared.u8 [%rd1038], %rs148;

BB8_184:
bar.sync 0;
ld.shared.u64 %rd88, [%rd211];
ld.shared.u64 %rd89, [%rd213];
setp.le.s64	%p149, %rd89, %rd88;
@%p149 bra BB8_186;

and.b32 %r1359, %r16, 1;
sub.s32 %r1358, %r161, %r1359;
cvt.u64.u32	%rd1044, %r1358;
add.s64 %rd1046, %rd180, %rd1044;
ld.shared.u8 %rs150, [%rd1046];
mov.u32 %r1406, 1;
setp.ne.s16	%p150, %rs150, 0;
@%p150 bra BB8_187;

BB8_186:
and.b32 %r1357, %r16, 1;
sub.s32 %r1356, %r161, %r1357;
add.s32 %r1355, %r1356, 2;
cvt.u64.u32	%rd1047, %r1355;
add.s64 %rd1049, %rd180, %rd1047;
ld.shared.u8 %rs151, [%rd1049];
setp.eq.s16	%p151, %rs151, 0;
selp.u32	%r1406, 1, 0, %p151;

BB8_187:
bfe.u32 %r840, %r16, 7, 1;
setp.ne.s32	%p152, %r1406, %r840;
@%p152 bra BB8_189;

and.b32 %r1309, %r16, 1;
sub.s32 %r1308, %r161, %r1309;
add.s32 %r1307, %r1308, 2;
mul.wide.u32 %rd1654, %r1307, 8;
mul.wide.u32 %rd1653, %r1308, 8;
cvt.u64.u32	%rd1050, %r1308;
st.shared.u64 [%rd213], %rd88;
cvt.u64.u32	%rd1054, %r1307;
st.shared.u64 [%rd211], %rd89;
add.s64 %rd1058, %rd179, %rd1653;
ld.shared.u64 %rd1059, [%rd1058];
add.s64 %rd1060, %rd179, %rd1654;
ld.shared.u64 %rd1061, [%rd1060];
st.shared.u64 [%rd1058], %rd1061;
st.shared.u64 [%rd1060], %rd1059;
add.s64 %rd1063, %rd180, %rd1050;
ld.shared.u8 %rs152, [%rd1063];
add.s64 %rd1064, %rd180, %rd1054;
ld.shared.u8 %rs153, [%rd1064];
st.shared.u8 [%rd1063], %rs153;
st.shared.u8 [%rd1064], %rs152;

BB8_189:
bar.sync 0;
ld.shared.u64 %rd90, [%rd191+8];
ld.shared.u64 %rd91, [%rd191];
setp.le.s64	%p153, %rd91, %rd90;
@%p153 bra BB8_191;

cvt.u64.u32	%rd1068, %r161;
add.s64 %rd1070, %rd180, %rd1068;
ld.shared.u8 %rs154, [%rd1070];
mov.u32 %r1407, 1;
setp.ne.s16	%p154, %rs154, 0;
@%p154 bra BB8_192;

BB8_191:
cvt.u64.u32	%rd1071, %r161;
add.s64 %rd1073, %rd180, %rd1071;
ld.shared.u8 %rs155, [%rd1073+1];
setp.eq.s16	%p155, %rs155, 0;
selp.u32	%r1407, 1, 0, %p155;

BB8_192:
bfe.u32 %r854, %r16, 7, 1;
setp.ne.s32	%p156, %r1407, %r854;
@%p156 bra BB8_194;

mul.wide.u32 %rd1652, %r161, 8;
cvt.u64.u32	%rd1074, %r161;
st.shared.u64 [%rd191], %rd90;
st.shared.u64 [%rd191+8], %rd91;
add.s64 %rd1079, %rd179, %rd1652;
ld.shared.u64 %rd1080, [%rd1079];
ld.shared.u64 %rd1081, [%rd1079+8];
st.shared.u64 [%rd1079], %rd1081;
st.shared.u64 [%rd1079+8], %rd1080;
add.s64 %rd1083, %rd180, %rd1074;
ld.shared.u8 %rs156, [%rd1083];
ld.shared.u8 %rs157, [%rd1083+1];
st.shared.u8 [%rd1083], %rs157;
st.shared.u8 [%rd1083+1], %rs156;

BB8_194:
bar.sync 0;
and.b32 %r857, %r16, 255;
sub.s32 %r106, %r161, %r857;
add.s32 %r859, %r106, 256;
mul.wide.u32 %rd1084, %r859, 8;
add.s64 %rd1086, %rd178, %rd1084;
mul.wide.u32 %rd1087, %r106, 8;
add.s64 %rd1088, %rd178, %rd1087;
ld.shared.u64 %rd92, [%rd1086];
ld.shared.u64 %rd93, [%rd1088];
setp.le.s64	%p157, %rd93, %rd92;
@%p157 bra BB8_196;

cvt.u64.u32	%rd1089, %r106;
add.s64 %rd1091, %rd180, %rd1089;
ld.shared.u8 %rs158, [%rd1091];
mov.u32 %r1408, 1;
setp.ne.s16	%p158, %rs158, 0;
@%p158 bra BB8_197;

BB8_196:
add.s32 %r1280, %r106, 256;
cvt.u64.u32	%rd1092, %r1280;
add.s64 %rd1094, %rd180, %rd1092;
ld.shared.u8 %rs159, [%rd1094];
setp.eq.s16	%p159, %rs159, 0;
selp.u32	%r1408, 1, 0, %p159;

BB8_197:
bfe.u32 %r871, %r16, 8, 1;
setp.ne.s32	%p160, %r1408, %r871;
@%p160 bra BB8_199;

add.s32 %r1303, %r106, 256;
mul.wide.u32 %rd1649, %r1303, 8;
add.s64 %rd1648, %rd178, %rd1649;
mul.wide.u32 %rd1647, %r106, 8;
add.s64 %rd1097, %rd179, %rd1647;
add.s64 %rd1099, %rd179, %rd1649;
cvt.u64.u32	%rd1100, %r106;
st.shared.u64 [%rd1088], %rd92;
cvt.u64.u32	%rd1104, %r1303;
st.shared.u64 [%rd1648], %rd93;
ld.shared.u64 %rd1107, [%rd1097];
ld.shared.u64 %rd1108, [%rd1099];
st.shared.u64 [%rd1097], %rd1108;
st.shared.u64 [%rd1099], %rd1107;
add.s64 %rd1110, %rd180, %rd1100;
ld.shared.u8 %rs160, [%rd1110];
add.s64 %rd1111, %rd180, %rd1104;
ld.shared.u8 %rs161, [%rd1111];
st.shared.u8 [%rd1110], %rs161;
st.shared.u8 [%rd1111], %rs160;

BB8_199:
bar.sync 0;
add.s64 %rd1650, %rd178, %rd881;
ld.shared.u64 %rd94, [%rd1650];
ld.shared.u64 %rd95, [%rd885];
setp.le.s64	%p161, %rd95, %rd94;
@%p161 bra BB8_201;

cvt.u64.u32	%rd1117, %r88;
add.s64 %rd1119, %rd180, %rd1117;
ld.shared.u8 %rs162, [%rd1119];
mov.u32 %r1409, 1;
setp.ne.s16	%p162, %rs162, 0;
@%p162 bra BB8_202;

BB8_201:
add.s32 %r1281, %r88, 128;
cvt.u64.u32	%rd1120, %r1281;
add.s64 %rd1122, %rd180, %rd1120;
ld.shared.u8 %rs163, [%rd1122];
setp.eq.s16	%p163, %rs163, 0;
selp.u32	%r1409, 1, 0, %p163;

BB8_202:
bfe.u32 %r894, %r16, 8, 1;
setp.ne.s32	%p164, %r1409, %r894;
@%p164 bra BB8_204;

add.s64 %rd1651, %rd178, %rd881;
mul.wide.u32 %rd1646, %r88, 8;
add.s32 %r1302, %r88, 128;
cvt.u64.u32	%rd1123, %r88;
st.shared.u64 [%rd885], %rd94;
cvt.u64.u32	%rd1127, %r1302;
st.shared.u64 [%rd1651], %rd95;
add.s64 %rd1131, %rd179, %rd1646;
ld.shared.u64 %rd1132, [%rd1131];
add.s64 %rd1133, %rd179, %rd881;
ld.shared.u64 %rd1134, [%rd1133];
st.shared.u64 [%rd1131], %rd1134;
st.shared.u64 [%rd1133], %rd1132;
add.s64 %rd1136, %rd180, %rd1123;
ld.shared.u8 %rs164, [%rd1136];
add.s64 %rd1137, %rd180, %rd1127;
ld.shared.u8 %rs165, [%rd1137];
st.shared.u8 [%rd1136], %rs165;
st.shared.u8 [%rd1137], %rs164;

BB8_204:
bar.sync 0;
add.s64 %rd1675, %rd178, %rd704;
ld.shared.u64 %rd96, [%rd1675];
ld.shared.u64 %rd97, [%rd708];
setp.le.s64	%p165, %rd97, %rd96;
@%p165 bra BB8_206;

cvt.u64.u32	%rd1143, %r72;
add.s64 %rd1145, %rd180, %rd1143;
ld.shared.u8 %rs166, [%rd1145];
mov.u32 %r1410, 1;
setp.ne.s16	%p166, %rs166, 0;
@%p166 bra BB8_207;

BB8_206:
add.s32 %r1282, %r72, 64;
cvt.u64.u32	%rd1146, %r1282;
add.s64 %rd1148, %rd180, %rd1146;
ld.shared.u8 %rs167, [%rd1148];
setp.eq.s16	%p167, %rs167, 0;
selp.u32	%r1410, 1, 0, %p167;

BB8_207:
bfe.u32 %r916, %r16, 8, 1;
setp.ne.s32	%p168, %r1410, %r916;
@%p168 bra BB8_209;

add.s64 %rd1676, %rd178, %rd704;
mul.wide.u32 %rd1645, %r72, 8;
add.s32 %r1301, %r72, 64;
cvt.u64.u32	%rd1149, %r72;
st.shared.u64 [%rd708], %rd96;
cvt.u64.u32	%rd1153, %r1301;
st.shared.u64 [%rd1676], %rd97;
add.s64 %rd1157, %rd179, %rd1645;
ld.shared.u64 %rd1158, [%rd1157];
add.s64 %rd1159, %rd179, %rd704;
ld.shared.u64 %rd1160, [%rd1159];
st.shared.u64 [%rd1157], %rd1160;
st.shared.u64 [%rd1159], %rd1158;
add.s64 %rd1162, %rd180, %rd1149;
ld.shared.u8 %rs168, [%rd1162];
add.s64 %rd1163, %rd180, %rd1153;
ld.shared.u8 %rs169, [%rd1163];
st.shared.u8 [%rd1162], %rs169;
st.shared.u8 [%rd1163], %rs168;

BB8_209:
bar.sync 0;
add.s64 %rd1678, %rd178, %rd553;
ld.shared.u64 %rd98, [%rd1678];
ld.shared.u64 %rd99, [%rd557];
setp.le.s64	%p169, %rd99, %rd98;
@%p169 bra BB8_211;

cvt.u64.u32	%rd1169, %r58;
add.s64 %rd1171, %rd180, %rd1169;
ld.shared.u8 %rs170, [%rd1171];
mov.u32 %r1411, 1;
setp.ne.s16	%p170, %rs170, 0;
@%p170 bra BB8_212;

BB8_211:
add.s32 %r1283, %r58, 32;
cvt.u64.u32	%rd1172, %r1283;
add.s64 %rd1174, %rd180, %rd1172;
ld.shared.u8 %rs171, [%rd1174];
setp.eq.s16	%p171, %rs171, 0;
selp.u32	%r1411, 1, 0, %p171;

BB8_212:
bfe.u32 %r938, %r16, 8, 1;
setp.ne.s32	%p172, %r1411, %r938;
@%p172 bra BB8_214;

add.s64 %rd1679, %rd178, %rd553;
mul.wide.u32 %rd1644, %r58, 8;
add.s32 %r1300, %r58, 32;
cvt.u64.u32	%rd1175, %r58;
st.shared.u64 [%rd557], %rd98;
cvt.u64.u32	%rd1179, %r1300;
st.shared.u64 [%rd1679], %rd99;
add.s64 %rd1183, %rd179, %rd1644;
ld.shared.u64 %rd1184, [%rd1183];
add.s64 %rd1185, %rd179, %rd553;
ld.shared.u64 %rd1186, [%rd1185];
st.shared.u64 [%rd1183], %rd1186;
st.shared.u64 [%rd1185], %rd1184;
add.s64 %rd1188, %rd180, %rd1175;
ld.shared.u8 %rs172, [%rd1188];
add.s64 %rd1189, %rd180, %rd1179;
ld.shared.u8 %rs173, [%rd1189];
st.shared.u8 [%rd1188], %rs173;
st.shared.u8 [%rd1189], %rs172;

BB8_214:
bar.sync 0;
ld.shared.u64 %rd100, [%rd430];
ld.shared.u64 %rd101, [%rd432];
setp.le.s64	%p173, %rd101, %rd100;
@%p173 bra BB8_216;

and.b32 %r1323, %r16, 15;
sub.s32 %r1322, %r161, %r1323;
cvt.u64.u32	%rd1195, %r1322;
add.s64 %rd1197, %rd180, %rd1195;
ld.shared.u8 %rs174, [%rd1197];
mov.u32 %r1412, 1;
setp.ne.s16	%p174, %rs174, 0;
@%p174 bra BB8_217;

BB8_216:
and.b32 %r1326, %r16, 15;
sub.s32 %r1325, %r161, %r1326;
add.s32 %r1324, %r1325, 16;
cvt.u64.u32	%rd1198, %r1324;
add.s64 %rd1200, %rd180, %rd1198;
ld.shared.u8 %rs175, [%rd1200];
setp.eq.s16	%p175, %rs175, 0;
selp.u32	%r1412, 1, 0, %p175;

BB8_217:
bfe.u32 %r960, %r16, 8, 1;
setp.ne.s32	%p176, %r1412, %r960;
@%p176 bra BB8_219;

and.b32 %r1299, %r16, 15;
sub.s32 %r1298, %r161, %r1299;
add.s32 %r1297, %r1298, 16;
mul.wide.u32 %rd1643, %r1297, 8;
mul.wide.u32 %rd1642, %r1298, 8;
cvt.u64.u32	%rd1201, %r1298;
st.shared.u64 [%rd432], %rd100;
cvt.u64.u32	%rd1205, %r1297;
st.shared.u64 [%rd430], %rd101;
add.s64 %rd1209, %rd179, %rd1642;
ld.shared.u64 %rd1210, [%rd1209];
add.s64 %rd1211, %rd179, %rd1643;
ld.shared.u64 %rd1212, [%rd1211];
st.shared.u64 [%rd1209], %rd1212;
st.shared.u64 [%rd1211], %rd1210;
add.s64 %rd1214, %rd180, %rd1201;
ld.shared.u8 %rs176, [%rd1214];
add.s64 %rd1215, %rd180, %rd1205;
ld.shared.u8 %rs177, [%rd1215];
st.shared.u8 [%rd1214], %rs177;
st.shared.u8 [%rd1215], %rs176;

BB8_219:
bar.sync 0;
ld.shared.u64 %rd102, [%rd331];
ld.shared.u64 %rd103, [%rd333];
setp.le.s64	%p177, %rd103, %rd102;
@%p177 bra BB8_221;

and.b32 %r1328, %r16, 7;
sub.s32 %r1327, %r161, %r1328;
cvt.u64.u32	%rd1221, %r1327;
add.s64 %rd1223, %rd180, %rd1221;
ld.shared.u8 %rs178, [%rd1223];
mov.u32 %r1413, 1;
setp.ne.s16	%p178, %rs178, 0;
@%p178 bra BB8_222;

BB8_221:
and.b32 %r1331, %r16, 7;
sub.s32 %r1330, %r161, %r1331;
add.s32 %r1329, %r1330, 8;
cvt.u64.u32	%rd1224, %r1329;
add.s64 %rd1226, %rd180, %rd1224;
ld.shared.u8 %rs179, [%rd1226];
setp.eq.s16	%p179, %rs179, 0;
selp.u32	%r1413, 1, 0, %p179;

BB8_222:
bfe.u32 %r982, %r16, 8, 1;
setp.ne.s32	%p180, %r1413, %r982;
@%p180 bra BB8_224;

and.b32 %r1296, %r16, 7;
sub.s32 %r1295, %r161, %r1296;
add.s32 %r1294, %r1295, 8;
mul.wide.u32 %rd1641, %r1294, 8;
mul.wide.u32 %rd1640, %r1295, 8;
cvt.u64.u32	%rd1227, %r1295;
st.shared.u64 [%rd333], %rd102;
cvt.u64.u32	%rd1231, %r1294;
st.shared.u64 [%rd331], %rd103;
add.s64 %rd1235, %rd179, %rd1640;
ld.shared.u64 %rd1236, [%rd1235];
add.s64 %rd1237, %rd179, %rd1641;
ld.shared.u64 %rd1238, [%rd1237];
st.shared.u64 [%rd1235], %rd1238;
st.shared.u64 [%rd1237], %rd1236;
add.s64 %rd1240, %rd180, %rd1227;
ld.shared.u8 %rs180, [%rd1240];
add.s64 %rd1241, %rd180, %rd1231;
ld.shared.u8 %rs181, [%rd1241];
st.shared.u8 [%rd1240], %rs181;
st.shared.u8 [%rd1241], %rs180;

BB8_224:
bar.sync 0;
ld.shared.u64 %rd104, [%rd258];
ld.shared.u64 %rd105, [%rd260];
setp.le.s64	%p181, %rd105, %rd104;
@%p181 bra BB8_226;

and.b32 %r1333, %r16, 3;
sub.s32 %r1332, %r161, %r1333;
cvt.u64.u32	%rd1247, %r1332;
add.s64 %rd1249, %rd180, %rd1247;
ld.shared.u8 %rs182, [%rd1249];
mov.u32 %r1414, 1;
setp.ne.s16	%p182, %rs182, 0;
@%p182 bra BB8_227;

BB8_226:
and.b32 %r1336, %r16, 3;
sub.s32 %r1335, %r161, %r1336;
add.s32 %r1334, %r1335, 4;
cvt.u64.u32	%rd1250, %r1334;
add.s64 %rd1252, %rd180, %rd1250;
ld.shared.u8 %rs183, [%rd1252];
setp.eq.s16	%p183, %rs183, 0;
selp.u32	%r1414, 1, 0, %p183;

BB8_227:
bfe.u32 %r1004, %r16, 8, 1;
setp.ne.s32	%p184, %r1414, %r1004;
@%p184 bra BB8_229;

and.b32 %r1293, %r16, 3;
sub.s32 %r1292, %r161, %r1293;
add.s32 %r1291, %r1292, 4;
mul.wide.u32 %rd1639, %r1291, 8;
mul.wide.u32 %rd1638, %r1292, 8;
cvt.u64.u32	%rd1253, %r1292;
st.shared.u64 [%rd260], %rd104;
cvt.u64.u32	%rd1257, %r1291;
st.shared.u64 [%rd258], %rd105;
add.s64 %rd1261, %rd179, %rd1638;
ld.shared.u64 %rd1262, [%rd1261];
add.s64 %rd1263, %rd179, %rd1639;
ld.shared.u64 %rd1264, [%rd1263];
st.shared.u64 [%rd1261], %rd1264;
st.shared.u64 [%rd1263], %rd1262;
add.s64 %rd1266, %rd180, %rd1253;
ld.shared.u8 %rs184, [%rd1266];
add.s64 %rd1267, %rd180, %rd1257;
ld.shared.u8 %rs185, [%rd1267];
st.shared.u8 [%rd1266], %rs185;
st.shared.u8 [%rd1267], %rs184;

BB8_229:
bar.sync 0;
ld.shared.u64 %rd106, [%rd211];
ld.shared.u64 %rd107, [%rd213];
setp.le.s64	%p185, %rd107, %rd106;
@%p185 bra BB8_231;

and.b32 %r1338, %r16, 1;
sub.s32 %r1337, %r161, %r1338;
cvt.u64.u32	%rd1273, %r1337;
add.s64 %rd1275, %rd180, %rd1273;
ld.shared.u8 %rs186, [%rd1275];
mov.u32 %r1415, 1;
setp.ne.s16	%p186, %rs186, 0;
@%p186 bra BB8_232;

BB8_231:
and.b32 %r1341, %r16, 1;
sub.s32 %r1340, %r161, %r1341;
add.s32 %r1339, %r1340, 2;
cvt.u64.u32	%rd1276, %r1339;
add.s64 %rd1278, %rd180, %rd1276;
ld.shared.u8 %rs187, [%rd1278];
setp.eq.s16	%p187, %rs187, 0;
selp.u32	%r1415, 1, 0, %p187;

BB8_232:
bfe.u32 %r1026, %r16, 8, 1;
setp.ne.s32	%p188, %r1415, %r1026;
@%p188 bra BB8_234;

and.b32 %r1290, %r16, 1;
sub.s32 %r1289, %r161, %r1290;
add.s32 %r1288, %r1289, 2;
mul.wide.u32 %rd1637, %r1288, 8;
mul.wide.u32 %rd1636, %r1289, 8;
cvt.u64.u32	%rd1279, %r1289;
st.shared.u64 [%rd213], %rd106;
cvt.u64.u32	%rd1283, %r1288;
st.shared.u64 [%rd211], %rd107;
add.s64 %rd1287, %rd179, %rd1636;
ld.shared.u64 %rd1288, [%rd1287];
add.s64 %rd1289, %rd179, %rd1637;
ld.shared.u64 %rd1290, [%rd1289];
st.shared.u64 [%rd1287], %rd1290;
st.shared.u64 [%rd1289], %rd1288;
add.s64 %rd1292, %rd180, %rd1279;
ld.shared.u8 %rs188, [%rd1292];
add.s64 %rd1293, %rd180, %rd1283;
ld.shared.u8 %rs189, [%rd1293];
st.shared.u8 [%rd1292], %rs189;
st.shared.u8 [%rd1293], %rs188;

BB8_234:
bar.sync 0;
ld.shared.u64 %rd108, [%rd191+8];
ld.shared.u64 %rd109, [%rd191];
setp.le.s64	%p189, %rd109, %rd108;
@%p189 bra BB8_236;

cvt.u64.u32	%rd1297, %r161;
add.s64 %rd1299, %rd180, %rd1297;
ld.shared.u8 %rs190, [%rd1299];
mov.u32 %r1416, 1;
setp.ne.s16	%p190, %rs190, 0;
@%p190 bra BB8_237;

BB8_236:
cvt.u64.u32	%rd1300, %r161;
add.s64 %rd1302, %rd180, %rd1300;
ld.shared.u8 %rs191, [%rd1302+1];
setp.eq.s16	%p191, %rs191, 0;
selp.u32	%r1416, 1, 0, %p191;

BB8_237:
bfe.u32 %r1040, %r16, 8, 1;
setp.ne.s32	%p192, %r1416, %r1040;
@%p192 bra BB8_239;

mul.wide.u32 %rd1635, %r161, 8;
cvt.u64.u32	%rd1303, %r161;
st.shared.u64 [%rd191], %rd108;
st.shared.u64 [%rd191+8], %rd109;
add.s64 %rd1308, %rd179, %rd1635;
ld.shared.u64 %rd1309, [%rd1308];
ld.shared.u64 %rd1310, [%rd1308+8];
st.shared.u64 [%rd1308], %rd1310;
st.shared.u64 [%rd1308+8], %rd1309;
add.s64 %rd1312, %rd180, %rd1303;
ld.shared.u8 %rs192, [%rd1312];
ld.shared.u8 %rs193, [%rd1312+1];
st.shared.u8 [%rd1312], %rs193;
st.shared.u8 [%rd1312+1], %rs192;

BB8_239:
mov.u32 %r1417, 512;

BB8_240:
bar.sync 0;
add.s32 %r1045, %r1417, -1;
and.b32 %r1046, %r1045, %r16;
sub.s32 %r1048, %r161, %r1046;
add.s32 %r1049, %r1048, %r1417;
cvt.u64.u32	%rd110, %r1049;
mul.wide.u32 %rd1313, %r1049, 8;
add.s64 %rd111, %rd178, %rd1313;
add.s64 %rd112, %rd180, %rd110;
cvt.u64.u32	%rd113, %r1048;
mul.wide.u32 %rd1316, %r1048, 8;
add.s64 %rd114, %rd178, %rd1316;
ld.shared.u64 %rd115, [%rd111];
ld.shared.u64 %rd116, [%rd114];
add.s64 %rd117, %rd180, %rd113;
setp.le.s64	%p193, %rd116, %rd115;
@%p193 bra BB8_242;

ld.shared.u8 %rs194, [%rd117];
mov.u32 %r1418, 1;
setp.ne.s16	%p194, %rs194, 0;
@%p194 bra BB8_243;

BB8_242:
ld.shared.u8 %rs195, [%rd112];
setp.eq.s16	%p195, %rs195, 0;
selp.u32	%r1418, 1, 0, %p195;

BB8_243:
bfe.u32 %r1052, %r16, 9, 1;
setp.ne.s32	%p196, %r1418, %r1052;
@%p196 bra BB8_245;

shl.b64 %rd1317, %rd110, 3;
add.s64 %rd1319, %rd179, %rd1317;
st.shared.u64 [%rd114], %rd115;
st.shared.u64 [%rd111], %rd116;
shl.b64 %rd1320, %rd113, 3;
add.s64 %rd1321, %rd179, %rd1320;
ld.shared.u64 %rd1322, [%rd1321];
ld.shared.u64 %rd1323, [%rd1319];
st.shared.u64 [%rd1321], %rd1323;
st.shared.u64 [%rd1319], %rd1322;
ld.shared.u8 %rs196, [%rd117];
ld.shared.u8 %rs197, [%rd112];
st.shared.u8 [%rd117], %rs197;
st.shared.u8 [%rd112], %rs196;

BB8_245:
shr.u32 %r128, %r1417, 1;
bar.sync 0;
add.s32 %r1053, %r128, -1;
and.b32 %r1055, %r1053, %r16;
sub.s32 %r1057, %r161, %r1055;
add.s32 %r1058, %r1057, %r128;
cvt.u64.u32	%rd118, %r1058;
mul.wide.u32 %rd1324, %r1058, 8;
add.s64 %rd119, %rd178, %rd1324;
add.s64 %rd120, %rd180, %rd118;
cvt.u64.u32	%rd121, %r1057;
mul.wide.u32 %rd1327, %r1057, 8;
add.s64 %rd122, %rd178, %rd1327;
ld.shared.u64 %rd123, [%rd119];
ld.shared.u64 %rd124, [%rd122];
add.s64 %rd125, %rd180, %rd121;
setp.le.s64	%p197, %rd124, %rd123;
@%p197 bra BB8_247;

ld.shared.u8 %rs198, [%rd125];
mov.u32 %r1419, 1;
setp.ne.s16	%p198, %rs198, 0;
@%p198 bra BB8_248;

BB8_247:
ld.shared.u8 %rs199, [%rd120];
setp.eq.s16	%p199, %rs199, 0;
selp.u32	%r1419, 1, 0, %p199;

BB8_248:
bfe.u32 %r1061, %r16, 9, 1;
setp.ne.s32	%p200, %r1419, %r1061;
@%p200 bra BB8_250;

shl.b64 %rd1328, %rd118, 3;
add.s64 %rd1330, %rd179, %rd1328;
st.shared.u64 [%rd122], %rd123;
st.shared.u64 [%rd119], %rd124;
shl.b64 %rd1331, %rd121, 3;
add.s64 %rd1332, %rd179, %rd1331;
ld.shared.u64 %rd1333, [%rd1332];
ld.shared.u64 %rd1334, [%rd1330];
st.shared.u64 [%rd1332], %rd1334;
st.shared.u64 [%rd1330], %rd1333;
ld.shared.u8 %rs200, [%rd125];
ld.shared.u8 %rs201, [%rd120];
st.shared.u8 [%rd125], %rs201;
st.shared.u8 [%rd120], %rs200;

BB8_250:
shr.u32 %r1417, %r1417, 2;
setp.ne.s32	%p201, %r1417, 0;
@%p201 bra BB8_240;

bar.sync 0;
and.b32 %r1062, %r16, 1023;
sub.s32 %r1063, %r161, %r1062;
add.s32 %r1064, %r1063, 1024;
cvt.u64.u32	%rd126, %r1064;
mul.wide.u32 %rd1335, %r1064, 8;
add.s64 %rd127, %rd178, %rd1335;
cvt.u64.u32	%rd128, %r1063;
mul.wide.u32 %rd1337, %r1063, 8;
add.s64 %rd129, %rd178, %rd1337;
ld.shared.u64 %rd130, [%rd127];
ld.shared.u64 %rd131, [%rd129];
add.s64 %rd132, %rd180, %rd128;
setp.le.s64	%p202, %rd131, %rd130;
@%p202 bra BB8_253;

ld.shared.u8 %rs202, [%rd132];
setp.ne.s16	%p203, %rs202, 0;
@%p203 bra BB8_255;

BB8_253:
add.s64 %rd133, %rd180, %rd126;
ld.shared.u8 %rs1, [%rd133];
setp.eq.s16	%p204, %rs1, 0;
@%p204 bra BB8_255;

shl.b64 %rd1340, %rd126, 3;
add.s64 %rd1342, %rd179, %rd1340;
st.shared.u64 [%rd129], %rd130;
st.shared.u64 [%rd127], %rd131;
shl.b64 %rd1343, %rd128, 3;
add.s64 %rd1344, %rd179, %rd1343;
ld.shared.u64 %rd1345, [%rd1344];
ld.shared.u64 %rd1346, [%rd1342];
st.shared.u64 [%rd1344], %rd1346;
st.shared.u64 [%rd1342], %rd1345;
ld.shared.u8 %rs203, [%rd132];
st.shared.u8 [%rd132], %rs1;
st.shared.u8 [%rd133], %rs203;

BB8_255:
bar.sync 0;
and.b32 %r1066, %r16, 511;
sub.s32 %r1068, %r161, %r1066;
add.s32 %r1069, %r1068, 512;
cvt.u64.u32	%rd134, %r1069;
mul.wide.u32 %rd1347, %r1069, 8;
add.s64 %rd135, %rd178, %rd1347;
cvt.u64.u32	%rd136, %r1068;
mul.wide.u32 %rd1349, %r1068, 8;
add.s64 %rd137, %rd178, %rd1349;
ld.shared.u64 %rd138, [%rd135];
ld.shared.u64 %rd139, [%rd137];
add.s64 %rd140, %rd180, %rd136;
setp.le.s64	%p205, %rd139, %rd138;
@%p205 bra BB8_257;

ld.shared.u8 %rs204, [%rd140];
setp.ne.s16	%p206, %rs204, 0;
@%p206 bra BB8_259;

BB8_257:
add.s64 %rd141, %rd180, %rd134;
ld.shared.u8 %rs2, [%rd141];
setp.eq.s16	%p207, %rs2, 0;
@%p207 bra BB8_259;

shl.b64 %rd1352, %rd134, 3;
add.s64 %rd1354, %rd179, %rd1352;
st.shared.u64 [%rd137], %rd138;
st.shared.u64 [%rd135], %rd139;
shl.b64 %rd1355, %rd136, 3;
add.s64 %rd1356, %rd179, %rd1355;
ld.shared.u64 %rd1357, [%rd1356];
ld.shared.u64 %rd1358, [%rd1354];
st.shared.u64 [%rd1356], %rd1358;
st.shared.u64 [%rd1354], %rd1357;
ld.shared.u8 %rs205, [%rd140];
st.shared.u8 [%rd140], %rs2;
st.shared.u8 [%rd141], %rs205;

BB8_259:
bar.sync 0;
add.s64 %rd1614, %rd178, %rd1084;
ld.shared.u64 %rd142, [%rd1614];
ld.shared.u64 %rd143, [%rd1088];
setp.le.s64	%p208, %rd143, %rd142;
@%p208 bra BB8_261;

cvt.u64.u32	%rd1364, %r106;
add.s64 %rd1366, %rd180, %rd1364;
ld.shared.u8 %rs206, [%rd1366];
setp.ne.s16	%p209, %rs206, 0;
@%p209 bra BB8_263;

BB8_261:
add.s32 %r1284, %r106, 256;
cvt.u64.u32	%rd1367, %r1284;
add.s64 %rd1369, %rd180, %rd1367;
ld.shared.u8 %rs3, [%rd1369];
setp.eq.s16	%p210, %rs3, 0;
@%p210 bra BB8_263;

mul.wide.u32 %rd1631, %r106, 8;
add.s64 %rd1615, %rd178, %rd1084;
cvt.u64.u32	%rd1370, %r106;
st.shared.u64 [%rd1088], %rd142;
st.shared.u64 [%rd1615], %rd143;
add.s64 %rd1378, %rd179, %rd1631;
ld.shared.u64 %rd1379, [%rd1378];
add.s64 %rd1380, %rd179, %rd1084;
ld.shared.u64 %rd1381, [%rd1380];
st.shared.u64 [%rd1378], %rd1381;
st.shared.u64 [%rd1380], %rd1379;
add.s64 %rd1383, %rd180, %rd1370;
ld.shared.u8 %rs207, [%rd1383];
st.shared.u8 [%rd1383], %rs3;
st.shared.u8 [%rd1369], %rs207;

BB8_263:
bar.sync 0;
add.s64 %rd1616, %rd178, %rd881;
ld.shared.u64 %rd144, [%rd1616];
ld.shared.u64 %rd145, [%rd885];
setp.le.s64	%p211, %rd145, %rd144;
@%p211 bra BB8_265;

cvt.u64.u32	%rd1390, %r88;
add.s64 %rd1392, %rd180, %rd1390;
ld.shared.u8 %rs208, [%rd1392];
setp.ne.s16	%p212, %rs208, 0;
@%p212 bra BB8_267;

BB8_265:
add.s32 %r1285, %r88, 128;
cvt.u64.u32	%rd1393, %r1285;
add.s64 %rd1395, %rd180, %rd1393;
ld.shared.u8 %rs4, [%rd1395];
setp.eq.s16	%p213, %rs4, 0;
@%p213 bra BB8_267;

mul.wide.u32 %rd1632, %r88, 8;
add.s64 %rd1617, %rd178, %rd881;
cvt.u64.u32	%rd1396, %r88;
st.shared.u64 [%rd885], %rd144;
st.shared.u64 [%rd1617], %rd145;
add.s64 %rd1404, %rd179, %rd1632;
ld.shared.u64 %rd1405, [%rd1404];
add.s64 %rd1406, %rd179, %rd881;
ld.shared.u64 %rd1407, [%rd1406];
st.shared.u64 [%rd1404], %rd1407;
st.shared.u64 [%rd1406], %rd1405;
add.s64 %rd1409, %rd180, %rd1396;
ld.shared.u8 %rs209, [%rd1409];
st.shared.u8 [%rd1409], %rs4;
st.shared.u8 [%rd1395], %rs209;

BB8_267:
bar.sync 0;
add.s64 %rd1618, %rd178, %rd704;
ld.shared.u64 %rd146, [%rd1618];
ld.shared.u64 %rd147, [%rd708];
setp.le.s64	%p214, %rd147, %rd146;
@%p214 bra BB8_269;

cvt.u64.u32	%rd1416, %r72;
add.s64 %rd1418, %rd180, %rd1416;
ld.shared.u8 %rs210, [%rd1418];
setp.ne.s16	%p215, %rs210, 0;
@%p215 bra BB8_271;

BB8_269:
add.s32 %r1286, %r72, 64;
cvt.u64.u32	%rd1419, %r1286;
add.s64 %rd1421, %rd180, %rd1419;
ld.shared.u8 %rs5, [%rd1421];
setp.eq.s16	%p216, %rs5, 0;
@%p216 bra BB8_271;

mul.wide.u32 %rd1633, %r72, 8;
add.s64 %rd1619, %rd178, %rd704;
cvt.u64.u32	%rd1422, %r72;
st.shared.u64 [%rd708], %rd146;
st.shared.u64 [%rd1619], %rd147;
add.s64 %rd1430, %rd179, %rd1633;
ld.shared.u64 %rd1431, [%rd1430];
add.s64 %rd1432, %rd179, %rd704;
ld.shared.u64 %rd1433, [%rd1432];
st.shared.u64 [%rd1430], %rd1433;
st.shared.u64 [%rd1432], %rd1431;
add.s64 %rd1435, %rd180, %rd1422;
ld.shared.u8 %rs211, [%rd1435];
st.shared.u8 [%rd1435], %rs5;
st.shared.u8 [%rd1421], %rs211;

BB8_271:
bar.sync 0;
add.s64 %rd1620, %rd178, %rd553;
ld.shared.u64 %rd148, [%rd1620];
ld.shared.u64 %rd149, [%rd557];
setp.le.s64	%p217, %rd149, %rd148;
@%p217 bra BB8_273;

cvt.u64.u32	%rd1442, %r58;
add.s64 %rd1444, %rd180, %rd1442;
ld.shared.u8 %rs212, [%rd1444];
setp.ne.s16	%p218, %rs212, 0;
@%p218 bra BB8_275;

BB8_273:
add.s32 %r1287, %r58, 32;
cvt.u64.u32	%rd1445, %r1287;
add.s64 %rd1447, %rd180, %rd1445;
ld.shared.u8 %rs6, [%rd1447];
setp.eq.s16	%p219, %rs6, 0;
@%p219 bra BB8_275;

mul.wide.u32 %rd1634, %r58, 8;
add.s64 %rd1621, %rd178, %rd553;
cvt.u64.u32	%rd1448, %r58;
st.shared.u64 [%rd557], %rd148;
st.shared.u64 [%rd1621], %rd149;
add.s64 %rd1456, %rd179, %rd1634;
ld.shared.u64 %rd1457, [%rd1456];
add.s64 %rd1458, %rd179, %rd553;
ld.shared.u64 %rd1459, [%rd1458];
st.shared.u64 [%rd1456], %rd1459;
st.shared.u64 [%rd1458], %rd1457;
add.s64 %rd1461, %rd180, %rd1448;
ld.shared.u8 %rs213, [%rd1461];
st.shared.u8 [%rd1461], %rs6;
st.shared.u8 [%rd1447], %rs213;

BB8_275:
bar.sync 0;
ld.shared.u64 %rd150, [%rd430];
ld.shared.u64 %rd151, [%rd432];
setp.le.s64	%p220, %rd151, %rd150;
@%p220 bra BB8_277;

and.b32 %r1279, %r16, 15;
sub.s32 %r1278, %r161, %r1279;
cvt.u64.u32	%rd1468, %r1278;
add.s64 %rd1470, %rd180, %rd1468;
ld.shared.u8 %rs214, [%rd1470];
setp.ne.s16	%p221, %rs214, 0;
@%p221 bra BB8_279;

BB8_277:
and.b32 %r1242, %r16, 15;
sub.s32 %r1241, %r161, %r1242;
add.s32 %r1240, %r1241, 16;
cvt.u64.u32	%rd1471, %r1240;
add.s64 %rd1473, %rd180, %rd1471;
ld.shared.u8 %rs7, [%rd1473];
setp.eq.s16	%p222, %rs7, 0;
@%p222 bra BB8_279;

and.b32 %r1245, %r16, 15;
sub.s32 %r1244, %r161, %r1245;
add.s32 %r1243, %r1244, 16;
mul.wide.u32 %rd1623, %r1243, 8;
mul.wide.u32 %rd1622, %r1244, 8;
cvt.u64.u32	%rd1474, %r1244;
st.shared.u64 [%rd432], %rd150;
st.shared.u64 [%rd430], %rd151;
add.s64 %rd1482, %rd179, %rd1622;
ld.shared.u64 %rd1483, [%rd1482];
add.s64 %rd1484, %rd179, %rd1623;
ld.shared.u64 %rd1485, [%rd1484];
st.shared.u64 [%rd1482], %rd1485;
st.shared.u64 [%rd1484], %rd1483;
add.s64 %rd1487, %rd180, %rd1474;
ld.shared.u8 %rs215, [%rd1487];
st.shared.u8 [%rd1487], %rs7;
st.shared.u8 [%rd1473], %rs215;

BB8_279:
bar.sync 0;
ld.shared.u64 %rd152, [%rd331];
ld.shared.u64 %rd153, [%rd333];
setp.le.s64	%p223, %rd153, %rd152;
@%p223 bra BB8_281;

and.b32 %r1277, %r16, 7;
sub.s32 %r1276, %r161, %r1277;
cvt.u64.u32	%rd1494, %r1276;
add.s64 %rd1496, %rd180, %rd1494;
ld.shared.u8 %rs216, [%rd1496];
setp.ne.s16	%p224, %rs216, 0;
@%p224 bra BB8_283;

BB8_281:
and.b32 %r1248, %r16, 7;
sub.s32 %r1247, %r161, %r1248;
add.s32 %r1246, %r1247, 8;
cvt.u64.u32	%rd1497, %r1246;
add.s64 %rd1499, %rd180, %rd1497;
ld.shared.u8 %rs8, [%rd1499];
setp.eq.s16	%p225, %rs8, 0;
@%p225 bra BB8_283;

and.b32 %r1251, %r16, 7;
sub.s32 %r1250, %r161, %r1251;
add.s32 %r1249, %r1250, 8;
mul.wide.u32 %rd1625, %r1249, 8;
mul.wide.u32 %rd1624, %r1250, 8;
cvt.u64.u32	%rd1500, %r1250;
st.shared.u64 [%rd333], %rd152;
st.shared.u64 [%rd331], %rd153;
add.s64 %rd1508, %rd179, %rd1624;
ld.shared.u64 %rd1509, [%rd1508];
add.s64 %rd1510, %rd179, %rd1625;
ld.shared.u64 %rd1511, [%rd1510];
st.shared.u64 [%rd1508], %rd1511;
st.shared.u64 [%rd1510], %rd1509;
add.s64 %rd1513, %rd180, %rd1500;
ld.shared.u8 %rs217, [%rd1513];
st.shared.u8 [%rd1513], %rs8;
st.shared.u8 [%rd1499], %rs217;

BB8_283:
bar.sync 0;
ld.shared.u64 %rd154, [%rd258];
ld.shared.u64 %rd155, [%rd260];
setp.le.s64	%p226, %rd155, %rd154;
@%p226 bra BB8_285;

and.b32 %r1275, %r16, 3;
sub.s32 %r1274, %r161, %r1275;
cvt.u64.u32	%rd1520, %r1274;
add.s64 %rd1522, %rd180, %rd1520;
ld.shared.u8 %rs218, [%rd1522];
setp.ne.s16	%p227, %rs218, 0;
@%p227 bra BB8_287;

BB8_285:
and.b32 %r1254, %r16, 3;
sub.s32 %r1253, %r161, %r1254;
add.s32 %r1252, %r1253, 4;
cvt.u64.u32	%rd1523, %r1252;
add.s64 %rd1525, %rd180, %rd1523;
ld.shared.u8 %rs9, [%rd1525];
setp.eq.s16	%p228, %rs9, 0;
@%p228 bra BB8_287;

and.b32 %r1257, %r16, 3;
sub.s32 %r1256, %r161, %r1257;
add.s32 %r1255, %r1256, 4;
mul.wide.u32 %rd1627, %r1255, 8;
mul.wide.u32 %rd1626, %r1256, 8;
cvt.u64.u32	%rd1526, %r1256;
st.shared.u64 [%rd260], %rd154;
st.shared.u64 [%rd258], %rd155;
add.s64 %rd1534, %rd179, %rd1626;
ld.shared.u64 %rd1535, [%rd1534];
add.s64 %rd1536, %rd179, %rd1627;
ld.shared.u64 %rd1537, [%rd1536];
st.shared.u64 [%rd1534], %rd1537;
st.shared.u64 [%rd1536], %rd1535;
add.s64 %rd1539, %rd180, %rd1526;
ld.shared.u8 %rs219, [%rd1539];
st.shared.u8 [%rd1539], %rs9;
st.shared.u8 [%rd1525], %rs219;

BB8_287:
bar.sync 0;
ld.shared.u64 %rd156, [%rd211];
ld.shared.u64 %rd157, [%rd213];
setp.le.s64	%p229, %rd157, %rd156;
@%p229 bra BB8_289;

and.b32 %r1273, %r16, 1;
sub.s32 %r1272, %r161, %r1273;
cvt.u64.u32	%rd1546, %r1272;
add.s64 %rd1548, %rd180, %rd1546;
ld.shared.u8 %rs220, [%rd1548];
setp.ne.s16	%p230, %rs220, 0;
@%p230 bra BB8_291;

BB8_289:
and.b32 %r1260, %r16, 1;
sub.s32 %r1259, %r161, %r1260;
add.s32 %r1258, %r1259, 2;
cvt.u64.u32	%rd1549, %r1258;
add.s64 %rd1551, %rd180, %rd1549;
ld.shared.u8 %rs10, [%rd1551];
setp.eq.s16	%p231, %rs10, 0;
@%p231 bra BB8_291;

and.b32 %r1263, %r16, 1;
sub.s32 %r1262, %r161, %r1263;
add.s32 %r1261, %r1262, 2;
mul.wide.u32 %rd1629, %r1261, 8;
mul.wide.u32 %rd1628, %r1262, 8;
cvt.u64.u32	%rd1552, %r1262;
st.shared.u64 [%rd213], %rd156;
st.shared.u64 [%rd211], %rd157;
add.s64 %rd1560, %rd179, %rd1628;
ld.shared.u64 %rd1561, [%rd1560];
add.s64 %rd1562, %rd179, %rd1629;
ld.shared.u64 %rd1563, [%rd1562];
st.shared.u64 [%rd1560], %rd1563;
st.shared.u64 [%rd1562], %rd1561;
add.s64 %rd1565, %rd180, %rd1552;
ld.shared.u8 %rs221, [%rd1565];
st.shared.u8 [%rd1565], %rs10;
st.shared.u8 [%rd1551], %rs221;

BB8_291:
bar.sync 0;
ld.shared.u64 %rd158, [%rd191+8];
ld.shared.u64 %rd159, [%rd191];
setp.le.s64	%p232, %rd159, %rd158;
@%p232 bra BB8_293;

cvt.u64.u32	%rd1570, %r161;
add.s64 %rd1572, %rd180, %rd1570;
ld.shared.u8 %rs222, [%rd1572];
setp.ne.s16	%p233, %rs222, 0;
@%p233 bra BB8_295;

BB8_293:
cvt.u64.u32	%rd1573, %r161;
add.s64 %rd1575, %rd180, %rd1573;
ld.shared.u8 %rs11, [%rd1575+1];
setp.eq.s16	%p234, %rs11, 0;
@%p234 bra BB8_295;

mul.wide.u32 %rd1630, %r161, 8;
st.shared.u64 [%rd191], %rd158;
st.shared.u64 [%rd191+8], %rd159;
add.s64 %rd1581, %rd179, %rd1630;
ld.shared.u64 %rd1582, [%rd1581];
ld.shared.u64 %rd1583, [%rd1581+8];
st.shared.u64 [%rd1581], %rd1583;
st.shared.u64 [%rd1581+8], %rd1582;
ld.shared.u8 %rs223, [%rd1575];
st.shared.u8 [%rd1575], %rs11;
st.shared.u8 [%rd1575+1], %rs223;

BB8_295:
ld.param.u32 %r1264, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
setp.lt.u32	%p236, %r16, %r1264;
bar.sync 0;
@!%p236 bra BB8_297;
bra.uni BB8_296;

BB8_296:
ld.param.u32 %r1271, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1270, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u64 %rd1589, [%rd13];
mad.lo.s32 %r1232, %r16, %r1270, %r4;
cvta.to.global.u64 %rd1590, %rd8;
mul.wide.u32 %rd1591, %r1232, 8;
add.s64 %rd1592, %rd1590, %rd1591;
st.global.u64 [%rd1592], %rd1589;
ld.shared.u64 %rd1595, [%rd14];
ld.local.u64 %rd1596, [%rd2];
cvta.to.global.u64 %rd1597, %rd1596;
mad.lo.s32 %r1233, %r16, %r1271, %r15;
mul.wide.u32 %rd1598, %r1233, 8;
add.s64 %rd1599, %rd1597, %rd1598;
st.global.u64 [%rd1599], %rd1595;

BB8_297:
ld.param.u32 %r1266, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
add.s32 %r1265, %r16, 1024;
setp.ge.u32	%p237, %r1265, %r1266;
@%p237 bra BB8_299;

add.s32 %r1269, %r16, 1024;
ld.param.u32 %r1268, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1267, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u64 %rd1603, [%rd13+8192];
mad.lo.s32 %r1238, %r1269, %r1267, %r4;
cvta.to.global.u64 %rd1604, %rd8;
mul.wide.u32 %rd1605, %r1238, 8;
add.s64 %rd1606, %rd1604, %rd1605;
st.global.u64 [%rd1606], %rd1603;
ld.shared.u64 %rd1609, [%rd14+8192];
ld.local.u64 %rd1610, [%rd2];
cvta.to.global.u64 %rd1611, %rd1610;
mad.lo.s32 %r1239, %r1269, %r1268, %r15;
mul.wide.u32 %rd1612, %r1239, 8;
add.s64 %rd1613, %rd1611, %rd1612;
st.global.u64 [%rd1613], %rd1609;

BB8_299:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot9[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<238>;
.reg .b16 %rs<224>;
.reg .b32 %r<1420>;
.reg .b64 %rd<1716>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[16384];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[16384];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[2048];

mov.u64 %rd1715, __local_depot9;
cvta.local.u64 %SP, %rd1715;
ld.param.u32 %r134, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r135, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r136, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r137, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd3, _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd160, %SP, 0;
cvta.to.local.u64 %rd2, %rd160;
mov.u32 %r1368, 0;
mov.pred %p4, 0;
@%p4 bra BB9_2;

BB9_1:
mul.wide.s32 %rd161, %r1368, 8;
add.s64 %rd162, %rd3, %rd161;
ld.param.u64 %rd163, [%rd162];
add.s64 %rd164, %rd2, %rd161;
st.local.u64 [%rd164], %rd163;
add.s32 %r1368, %r1368, 1;
setp.lt.u32	%p5, %r1368, 27;
@%p5 bra BB9_1;

BB9_2:
mov.u32 %r139, %nctaid.y;
mov.u32 %r140, %ctaid.z;
mov.u32 %r141, %ctaid.y;
mad.lo.s32 %r142, %r139, %r140, %r141;
mov.u32 %r143, %nctaid.x;
mov.u32 %r144, %ctaid.x;
mad.lo.s32 %r1370, %r142, %r143, %r144;
setp.ge.u32	%p6, %r1370, %r134;
@%p6 bra BB9_299;

ld.param.u32 %r146, [%rd1+12];
ld.param.u32 %r147, [%rd1+112];
rem.u32 %r148, %r1370, %r146;
mul.lo.s32 %r149, %r147, %r148;
div.u32 %r150, %r1370, %r146;
ld.param.u32 %r151, [%rd1+108];
mad.lo.s32 %r4, %r151, %r150, %r149;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r1369, %r5, -1;
mov.u32 %r1371, 0;
setp.lt.s32	%p7, %r1369, 1;
@%p7 bra BB9_6;

mul.wide.s32 %rd165, %r5, 4;
add.s64 %rd1707, %rd2, %rd165;
mov.u32 %r1371, 0;

BB9_5:
ld.local.u32 %r153, [%rd1707+4];
rem.u32 %r154, %r1370, %r153;
ld.local.u32 %r155, [%rd1707+104];
mad.lo.s32 %r1371, %r155, %r154, %r1371;
div.u32 %r1370, %r1370, %r153;
add.s64 %rd1707, %rd1707, -4;
add.s32 %r1369, %r1369, -1;
setp.gt.s32	%p8, %r1369, 0;
@%p8 bra BB9_5;

BB9_6:
ld.param.u64 %rd8, [%rd1];
ld.local.u32 %r156, [%rd2+108];
mad.lo.s32 %r15, %r156, %r1370, %r1371;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 1024;
setp.lt.u32	%p1, %r16, %r135;
mov.u64 %rd166, 0;
setp.ge.u32	%p9, %r16, %r135;
mov.u64 %rd1714, %rd166;
@%p9 bra BB9_8;

cvta.to.global.u64 %rd167, %rd8;
mad.lo.s32 %r157, %r16, %r136, %r4;
mul.wide.u32 %rd168, %r157, 8;
add.s64 %rd169, %rd167, %rd168;
ld.global.u64 %rd9, [%rd169];
mov.u64 %rd1714, %rd9;

BB9_8:
mov.u64 %rd10, %rd1714;
mov.u64 %rd1713, %rd166;
@%p9 bra BB9_10;

ld.local.u64 %rd171, [%rd2];
cvta.to.global.u64 %rd172, %rd171;
mad.lo.s32 %r158, %r16, %r137, %r15;
mul.wide.u32 %rd173, %r158, 8;
add.s64 %rd174, %rd172, %rd173;
ld.global.u64 %rd1713, [%rd174];

BB9_10:
selp.u16	%rs12, 1, 0, %p1;
cvt.s64.s32	%rd176, %r16;
mul.wide.s32 %rd177, %r16, 8;
mov.u64 %rd178, _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd13, %rd178, %rd177;
st.shared.u64 [%rd13], %rd10;
mov.u64 %rd179, _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd14, %rd179, %rd177;
st.shared.u64 [%rd14], %rd1713;
mov.u64 %rd180, _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd15, %rd180, %rd176;
st.shared.u8 [%rd15], %rs12;
setp.lt.u32	%p2, %r17, %r135;
setp.ge.u32	%p11, %r17, %r135;
mov.u64 %rd1712, %rd166;
@%p11 bra BB9_12;

cvta.to.global.u64 %rd181, %rd8;
mad.lo.s32 %r159, %r17, %r136, %r4;
mul.wide.u32 %rd182, %r159, 8;
add.s64 %rd183, %rd181, %rd182;
ld.global.u64 %rd1712, [%rd183];

BB9_12:
mov.u64 %rd1711, %rd166;
@%p11 bra BB9_14;

ld.local.u64 %rd185, [%rd2];
cvta.to.global.u64 %rd186, %rd185;
mad.lo.s32 %r160, %r17, %r137, %r15;
mul.wide.u32 %rd187, %r160, 8;
add.s64 %rd188, %rd186, %rd187;
ld.global.u64 %rd1711, [%rd188];

BB9_14:
selp.u16	%rs13, 1, 0, %p2;
st.shared.u64 [%rd13+8192], %rd1712;
st.shared.u64 [%rd14+8192], %rd1711;
st.shared.u8 [%rd15+1024], %rs13;
bar.sync 0;
shl.b32 %r161, %r16, 1;
mul.wide.u32 %rd189, %r161, 8;
add.s64 %rd191, %rd178, %rd189;
ld.shared.u64 %rd20, [%rd191+8];
ld.shared.u64 %rd21, [%rd191];
setp.ge.s64	%p13, %rd21, %rd20;
@%p13 bra BB9_16;

cvt.u64.u32	%rd192, %r161;
add.s64 %rd194, %rd180, %rd192;
ld.shared.u8 %rs14, [%rd194];
mov.u32 %r1372, 1;
setp.ne.s16	%p14, %rs14, 0;
@%p14 bra BB9_17;

BB9_16:
cvt.u64.u32	%rd195, %r161;
add.s64 %rd197, %rd180, %rd195;
ld.shared.u8 %rs15, [%rd197+1];
setp.eq.s16	%p15, %rs15, 0;
selp.u32	%r1372, 1, 0, %p15;

BB9_17:
and.b32 %r167, %r16, 1;
setp.ne.s32	%p16, %r1372, %r167;
@%p16 bra BB9_19;

add.s64 %rd200, %rd179, %rd189;
cvt.u64.u32	%rd201, %r161;
st.shared.u64 [%rd191], %rd20;
st.shared.u64 [%rd191+8], %rd21;
ld.shared.u64 %rd205, [%rd200];
ld.shared.u64 %rd206, [%rd200+8];
st.shared.u64 [%rd200], %rd206;
st.shared.u64 [%rd200+8], %rd205;
add.s64 %rd208, %rd180, %rd201;
ld.shared.u8 %rs16, [%rd208];
ld.shared.u8 %rs17, [%rd208+1];
st.shared.u8 [%rd208], %rs17;
st.shared.u8 [%rd208+1], %rs16;

BB9_19:
bar.sync 0;
sub.s32 %r22, %r161, %r167;
add.s32 %r173, %r22, 2;
mul.wide.u32 %rd209, %r173, 8;
add.s64 %rd211, %rd178, %rd209;
mul.wide.u32 %rd212, %r22, 8;
add.s64 %rd213, %rd178, %rd212;
ld.shared.u64 %rd22, [%rd211];
ld.shared.u64 %rd23, [%rd213];
setp.ge.s64	%p17, %rd23, %rd22;
@%p17 bra BB9_21;

cvt.u64.u32	%rd214, %r22;
add.s64 %rd216, %rd180, %rd214;
ld.shared.u8 %rs18, [%rd216];
mov.u32 %r1373, 1;
setp.ne.s16	%p18, %rs18, 0;
@%p18 bra BB9_22;

BB9_21:
cvt.u64.u32	%rd217, %r173;
add.s64 %rd219, %rd180, %rd217;
ld.shared.u8 %rs19, [%rd219];
setp.eq.s16	%p19, %rs19, 0;
selp.u32	%r1373, 1, 0, %p19;

BB9_22:
bfe.u32 %r185, %r16, 1, 1;
setp.ne.s32	%p20, %r1373, %r185;
@%p20 bra BB9_24;

add.s64 %rd222, %rd179, %rd212;
add.s64 %rd224, %rd179, %rd209;
cvt.u64.u32	%rd225, %r22;
st.shared.u64 [%rd213], %rd22;
cvt.u64.u32	%rd229, %r173;
st.shared.u64 [%rd211], %rd23;
ld.shared.u64 %rd232, [%rd222];
ld.shared.u64 %rd233, [%rd224];
st.shared.u64 [%rd222], %rd233;
st.shared.u64 [%rd224], %rd232;
add.s64 %rd235, %rd180, %rd225;
ld.shared.u8 %rs20, [%rd235];
add.s64 %rd236, %rd180, %rd229;
ld.shared.u8 %rs21, [%rd236];
st.shared.u8 [%rd235], %rs21;
st.shared.u8 [%rd236], %rs20;

BB9_24:
bar.sync 0;
ld.shared.u64 %rd24, [%rd191+8];
ld.shared.u64 %rd25, [%rd191];
setp.ge.s64	%p21, %rd25, %rd24;
@%p21 bra BB9_26;

cvt.u64.u32	%rd240, %r161;
add.s64 %rd242, %rd180, %rd240;
ld.shared.u8 %rs22, [%rd242];
mov.u32 %r1374, 1;
setp.ne.s16	%p22, %rs22, 0;
@%p22 bra BB9_27;

BB9_26:
cvt.u64.u32	%rd243, %r161;
add.s64 %rd245, %rd180, %rd243;
ld.shared.u8 %rs23, [%rd245+1];
setp.eq.s16	%p23, %rs23, 0;
selp.u32	%r1374, 1, 0, %p23;

BB9_27:
bfe.u32 %r200, %r16, 1, 1;
setp.ne.s32	%p24, %r1374, %r200;
@%p24 bra BB9_29;

cvt.u64.u32	%rd246, %r161;
st.shared.u64 [%rd191], %rd24;
st.shared.u64 [%rd191+8], %rd25;
add.s64 %rd251, %rd179, %rd189;
ld.shared.u64 %rd252, [%rd251];
ld.shared.u64 %rd253, [%rd251+8];
st.shared.u64 [%rd251], %rd253;
st.shared.u64 [%rd251+8], %rd252;
add.s64 %rd255, %rd180, %rd246;
ld.shared.u8 %rs24, [%rd255];
ld.shared.u8 %rs25, [%rd255+1];
st.shared.u8 [%rd255], %rs25;
st.shared.u8 [%rd255+1], %rs24;

BB9_29:
bar.sync 0;
and.b32 %r203, %r16, 3;
sub.s32 %r28, %r161, %r203;
add.s32 %r205, %r28, 4;
mul.wide.u32 %rd256, %r205, 8;
add.s64 %rd258, %rd178, %rd256;
mul.wide.u32 %rd259, %r28, 8;
add.s64 %rd260, %rd178, %rd259;
ld.shared.u64 %rd26, [%rd258];
ld.shared.u64 %rd27, [%rd260];
setp.ge.s64	%p25, %rd27, %rd26;
@%p25 bra BB9_31;

cvt.u64.u32	%rd261, %r28;
add.s64 %rd263, %rd180, %rd261;
ld.shared.u8 %rs26, [%rd263];
mov.u32 %r1375, 1;
setp.ne.s16	%p26, %rs26, 0;
@%p26 bra BB9_32;

BB9_31:
cvt.u64.u32	%rd264, %r205;
add.s64 %rd266, %rd180, %rd264;
ld.shared.u8 %rs27, [%rd266];
setp.eq.s16	%p27, %rs27, 0;
selp.u32	%r1375, 1, 0, %p27;

BB9_32:
bfe.u32 %r217, %r16, 2, 1;
setp.ne.s32	%p28, %r1375, %r217;
@%p28 bra BB9_34;

add.s64 %rd269, %rd179, %rd259;
add.s64 %rd271, %rd179, %rd256;
cvt.u64.u32	%rd272, %r28;
st.shared.u64 [%rd260], %rd26;
cvt.u64.u32	%rd276, %r205;
st.shared.u64 [%rd258], %rd27;
ld.shared.u64 %rd279, [%rd269];
ld.shared.u64 %rd280, [%rd271];
st.shared.u64 [%rd269], %rd280;
st.shared.u64 [%rd271], %rd279;
add.s64 %rd282, %rd180, %rd272;
ld.shared.u8 %rs28, [%rd282];
add.s64 %rd283, %rd180, %rd276;
ld.shared.u8 %rs29, [%rd283];
st.shared.u8 [%rd282], %rs29;
st.shared.u8 [%rd283], %rs28;

BB9_34:
bar.sync 0;
ld.shared.u64 %rd28, [%rd211];
ld.shared.u64 %rd29, [%rd213];
setp.ge.s64	%p29, %rd29, %rd28;
@%p29 bra BB9_36;

cvt.u64.u32	%rd289, %r22;
add.s64 %rd291, %rd180, %rd289;
ld.shared.u8 %rs30, [%rd291];
mov.u32 %r1376, 1;
setp.ne.s16	%p30, %rs30, 0;
@%p30 bra BB9_37;

BB9_36:
cvt.u64.u32	%rd292, %r173;
add.s64 %rd294, %rd180, %rd292;
ld.shared.u8 %rs31, [%rd294];
setp.eq.s16	%p31, %rs31, 0;
selp.u32	%r1376, 1, 0, %p31;

BB9_37:
bfe.u32 %r240, %r16, 2, 1;
setp.ne.s32	%p32, %r1376, %r240;
@%p32 bra BB9_39;

cvt.u64.u32	%rd295, %r22;
st.shared.u64 [%rd213], %rd28;
cvt.u64.u32	%rd299, %r173;
st.shared.u64 [%rd211], %rd29;
add.s64 %rd303, %rd179, %rd212;
ld.shared.u64 %rd304, [%rd303];
add.s64 %rd305, %rd179, %rd209;
ld.shared.u64 %rd306, [%rd305];
st.shared.u64 [%rd303], %rd306;
st.shared.u64 [%rd305], %rd304;
add.s64 %rd308, %rd180, %rd295;
ld.shared.u8 %rs32, [%rd308];
add.s64 %rd309, %rd180, %rd299;
ld.shared.u8 %rs33, [%rd309];
st.shared.u8 [%rd308], %rs33;
st.shared.u8 [%rd309], %rs32;

BB9_39:
bar.sync 0;
ld.shared.u64 %rd30, [%rd191+8];
ld.shared.u64 %rd31, [%rd191];
setp.ge.s64	%p33, %rd31, %rd30;
@%p33 bra BB9_41;

cvt.u64.u32	%rd313, %r161;
add.s64 %rd315, %rd180, %rd313;
ld.shared.u8 %rs34, [%rd315];
mov.u32 %r1377, 1;
setp.ne.s16	%p34, %rs34, 0;
@%p34 bra BB9_42;

BB9_41:
cvt.u64.u32	%rd316, %r161;
add.s64 %rd318, %rd180, %rd316;
ld.shared.u8 %rs35, [%rd318+1];
setp.eq.s16	%p35, %rs35, 0;
selp.u32	%r1377, 1, 0, %p35;

BB9_42:
bfe.u32 %r254, %r16, 2, 1;
setp.ne.s32	%p36, %r1377, %r254;
@%p36 bra BB9_44;

cvt.u64.u32	%rd319, %r161;
st.shared.u64 [%rd191], %rd30;
st.shared.u64 [%rd191+8], %rd31;
add.s64 %rd324, %rd179, %rd189;
ld.shared.u64 %rd325, [%rd324];
ld.shared.u64 %rd326, [%rd324+8];
st.shared.u64 [%rd324], %rd326;
st.shared.u64 [%rd324+8], %rd325;
add.s64 %rd328, %rd180, %rd319;
ld.shared.u8 %rs36, [%rd328];
ld.shared.u8 %rs37, [%rd328+1];
st.shared.u8 [%rd328], %rs37;
st.shared.u8 [%rd328+1], %rs36;

BB9_44:
bar.sync 0;
and.b32 %r257, %r16, 7;
sub.s32 %r36, %r161, %r257;
add.s32 %r259, %r36, 8;
mul.wide.u32 %rd329, %r259, 8;
add.s64 %rd331, %rd178, %rd329;
mul.wide.u32 %rd332, %r36, 8;
add.s64 %rd333, %rd178, %rd332;
ld.shared.u64 %rd32, [%rd331];
ld.shared.u64 %rd33, [%rd333];
setp.ge.s64	%p37, %rd33, %rd32;
@%p37 bra BB9_46;

cvt.u64.u32	%rd334, %r36;
add.s64 %rd336, %rd180, %rd334;
ld.shared.u8 %rs38, [%rd336];
mov.u32 %r1378, 1;
setp.ne.s16	%p38, %rs38, 0;
@%p38 bra BB9_47;

BB9_46:
cvt.u64.u32	%rd337, %r259;
add.s64 %rd339, %rd180, %rd337;
ld.shared.u8 %rs39, [%rd339];
setp.eq.s16	%p39, %rs39, 0;
selp.u32	%r1378, 1, 0, %p39;

BB9_47:
bfe.u32 %r271, %r16, 3, 1;
setp.ne.s32	%p40, %r1378, %r271;
@%p40 bra BB9_49;

add.s64 %rd342, %rd179, %rd332;
add.s64 %rd344, %rd179, %rd329;
cvt.u64.u32	%rd345, %r36;
st.shared.u64 [%rd333], %rd32;
cvt.u64.u32	%rd349, %r259;
st.shared.u64 [%rd331], %rd33;
ld.shared.u64 %rd352, [%rd342];
ld.shared.u64 %rd353, [%rd344];
st.shared.u64 [%rd342], %rd353;
st.shared.u64 [%rd344], %rd352;
add.s64 %rd355, %rd180, %rd345;
ld.shared.u8 %rs40, [%rd355];
add.s64 %rd356, %rd180, %rd349;
ld.shared.u8 %rs41, [%rd356];
st.shared.u8 [%rd355], %rs41;
st.shared.u8 [%rd356], %rs40;

BB9_49:
bar.sync 0;
ld.shared.u64 %rd34, [%rd258];
ld.shared.u64 %rd35, [%rd260];
setp.ge.s64	%p41, %rd35, %rd34;
@%p41 bra BB9_51;

cvt.u64.u32	%rd362, %r28;
add.s64 %rd364, %rd180, %rd362;
ld.shared.u8 %rs42, [%rd364];
mov.u32 %r1379, 1;
setp.ne.s16	%p42, %rs42, 0;
@%p42 bra BB9_52;

BB9_51:
cvt.u64.u32	%rd365, %r205;
add.s64 %rd367, %rd180, %rd365;
ld.shared.u8 %rs43, [%rd367];
setp.eq.s16	%p43, %rs43, 0;
selp.u32	%r1379, 1, 0, %p43;

BB9_52:
bfe.u32 %r294, %r16, 3, 1;
setp.ne.s32	%p44, %r1379, %r294;
@%p44 bra BB9_54;

cvt.u64.u32	%rd368, %r28;
st.shared.u64 [%rd260], %rd34;
cvt.u64.u32	%rd372, %r205;
st.shared.u64 [%rd258], %rd35;
add.s64 %rd376, %rd179, %rd259;
ld.shared.u64 %rd377, [%rd376];
add.s64 %rd378, %rd179, %rd256;
ld.shared.u64 %rd379, [%rd378];
st.shared.u64 [%rd376], %rd379;
st.shared.u64 [%rd378], %rd377;
add.s64 %rd381, %rd180, %rd368;
ld.shared.u8 %rs44, [%rd381];
add.s64 %rd382, %rd180, %rd372;
ld.shared.u8 %rs45, [%rd382];
st.shared.u8 [%rd381], %rs45;
st.shared.u8 [%rd382], %rs44;

BB9_54:
bar.sync 0;
ld.shared.u64 %rd36, [%rd211];
ld.shared.u64 %rd37, [%rd213];
setp.ge.s64	%p45, %rd37, %rd36;
@%p45 bra BB9_56;

cvt.u64.u32	%rd388, %r22;
add.s64 %rd390, %rd180, %rd388;
ld.shared.u8 %rs46, [%rd390];
mov.u32 %r1380, 1;
setp.ne.s16	%p46, %rs46, 0;
@%p46 bra BB9_57;

BB9_56:
cvt.u64.u32	%rd391, %r173;
add.s64 %rd393, %rd180, %rd391;
ld.shared.u8 %rs47, [%rd393];
setp.eq.s16	%p47, %rs47, 0;
selp.u32	%r1380, 1, 0, %p47;

BB9_57:
bfe.u32 %r316, %r16, 3, 1;
setp.ne.s32	%p48, %r1380, %r316;
@%p48 bra BB9_59;

mul.wide.u32 %rd1705, %r22, 8;
cvt.u64.u32	%rd394, %r22;
st.shared.u64 [%rd213], %rd36;
cvt.u64.u32	%rd398, %r173;
st.shared.u64 [%rd211], %rd37;
add.s64 %rd402, %rd179, %rd1705;
ld.shared.u64 %rd403, [%rd402];
add.s64 %rd404, %rd179, %rd209;
ld.shared.u64 %rd405, [%rd404];
st.shared.u64 [%rd402], %rd405;
st.shared.u64 [%rd404], %rd403;
add.s64 %rd407, %rd180, %rd394;
ld.shared.u8 %rs48, [%rd407];
add.s64 %rd408, %rd180, %rd398;
ld.shared.u8 %rs49, [%rd408];
st.shared.u8 [%rd407], %rs49;
st.shared.u8 [%rd408], %rs48;

BB9_59:
bar.sync 0;
ld.shared.u64 %rd38, [%rd191+8];
ld.shared.u64 %rd39, [%rd191];
setp.ge.s64	%p49, %rd39, %rd38;
@%p49 bra BB9_61;

cvt.u64.u32	%rd412, %r161;
add.s64 %rd414, %rd180, %rd412;
ld.shared.u8 %rs50, [%rd414];
mov.u32 %r1381, 1;
setp.ne.s16	%p50, %rs50, 0;
@%p50 bra BB9_62;

BB9_61:
cvt.u64.u32	%rd415, %r161;
add.s64 %rd417, %rd180, %rd415;
ld.shared.u8 %rs51, [%rd417+1];
setp.eq.s16	%p51, %rs51, 0;
selp.u32	%r1381, 1, 0, %p51;

BB9_62:
bfe.u32 %r330, %r16, 3, 1;
setp.ne.s32	%p52, %r1381, %r330;
@%p52 bra BB9_64;

mul.wide.u32 %rd1704, %r161, 8;
cvt.u64.u32	%rd418, %r161;
st.shared.u64 [%rd191], %rd38;
st.shared.u64 [%rd191+8], %rd39;
add.s64 %rd423, %rd179, %rd1704;
ld.shared.u64 %rd424, [%rd423];
ld.shared.u64 %rd425, [%rd423+8];
st.shared.u64 [%rd423], %rd425;
st.shared.u64 [%rd423+8], %rd424;
add.s64 %rd427, %rd180, %rd418;
ld.shared.u8 %rs52, [%rd427];
ld.shared.u8 %rs53, [%rd427+1];
st.shared.u8 [%rd427], %rs53;
st.shared.u8 [%rd427+1], %rs52;

BB9_64:
bar.sync 0;
and.b32 %r333, %r16, 15;
sub.s32 %r46, %r161, %r333;
add.s32 %r335, %r46, 16;
mul.wide.u32 %rd428, %r335, 8;
add.s64 %rd430, %rd178, %rd428;
mul.wide.u32 %rd431, %r46, 8;
add.s64 %rd432, %rd178, %rd431;
ld.shared.u64 %rd40, [%rd430];
ld.shared.u64 %rd41, [%rd432];
setp.ge.s64	%p53, %rd41, %rd40;
@%p53 bra BB9_66;

cvt.u64.u32	%rd433, %r46;
add.s64 %rd435, %rd180, %rd433;
ld.shared.u8 %rs54, [%rd435];
mov.u32 %r1382, 1;
setp.ne.s16	%p54, %rs54, 0;
@%p54 bra BB9_67;

BB9_66:
cvt.u64.u32	%rd436, %r335;
add.s64 %rd438, %rd180, %rd436;
ld.shared.u8 %rs55, [%rd438];
setp.eq.s16	%p55, %rs55, 0;
selp.u32	%r1382, 1, 0, %p55;

BB9_67:
bfe.u32 %r347, %r16, 4, 1;
setp.ne.s32	%p56, %r1382, %r347;
@%p56 bra BB9_69;

add.s64 %rd441, %rd179, %rd431;
add.s64 %rd443, %rd179, %rd428;
cvt.u64.u32	%rd444, %r46;
st.shared.u64 [%rd432], %rd40;
cvt.u64.u32	%rd448, %r335;
st.shared.u64 [%rd430], %rd41;
ld.shared.u64 %rd451, [%rd441];
ld.shared.u64 %rd452, [%rd443];
st.shared.u64 [%rd441], %rd452;
st.shared.u64 [%rd443], %rd451;
add.s64 %rd454, %rd180, %rd444;
ld.shared.u8 %rs56, [%rd454];
add.s64 %rd455, %rd180, %rd448;
ld.shared.u8 %rs57, [%rd455];
st.shared.u8 [%rd454], %rs57;
st.shared.u8 [%rd455], %rs56;

BB9_69:
bar.sync 0;
ld.shared.u64 %rd42, [%rd331];
ld.shared.u64 %rd43, [%rd333];
setp.ge.s64	%p57, %rd43, %rd42;
@%p57 bra BB9_71;

cvt.u64.u32	%rd461, %r36;
add.s64 %rd463, %rd180, %rd461;
ld.shared.u8 %rs58, [%rd463];
mov.u32 %r1383, 1;
setp.ne.s16	%p58, %rs58, 0;
@%p58 bra BB9_72;

BB9_71:
cvt.u64.u32	%rd464, %r259;
add.s64 %rd466, %rd180, %rd464;
ld.shared.u8 %rs59, [%rd466];
setp.eq.s16	%p59, %rs59, 0;
selp.u32	%r1383, 1, 0, %p59;

BB9_72:
bfe.u32 %r370, %r16, 4, 1;
setp.ne.s32	%p60, %r1383, %r370;
@%p60 bra BB9_74;

mul.wide.u32 %rd1695, %r259, 8;
mul.wide.u32 %rd1694, %r36, 8;
cvt.u64.u32	%rd467, %r36;
st.shared.u64 [%rd333], %rd42;
cvt.u64.u32	%rd471, %r259;
st.shared.u64 [%rd331], %rd43;
add.s64 %rd475, %rd179, %rd1694;
ld.shared.u64 %rd476, [%rd475];
add.s64 %rd477, %rd179, %rd1695;
ld.shared.u64 %rd478, [%rd477];
st.shared.u64 [%rd475], %rd478;
st.shared.u64 [%rd477], %rd476;
add.s64 %rd480, %rd180, %rd467;
ld.shared.u8 %rs60, [%rd480];
add.s64 %rd481, %rd180, %rd471;
ld.shared.u8 %rs61, [%rd481];
st.shared.u8 [%rd480], %rs61;
st.shared.u8 [%rd481], %rs60;

BB9_74:
bar.sync 0;
ld.shared.u64 %rd44, [%rd258];
ld.shared.u64 %rd45, [%rd260];
setp.ge.s64	%p61, %rd45, %rd44;
@%p61 bra BB9_76;

cvt.u64.u32	%rd487, %r28;
add.s64 %rd489, %rd180, %rd487;
ld.shared.u8 %rs62, [%rd489];
mov.u32 %r1384, 1;
setp.ne.s16	%p62, %rs62, 0;
@%p62 bra BB9_77;

BB9_76:
cvt.u64.u32	%rd490, %r205;
add.s64 %rd492, %rd180, %rd490;
ld.shared.u8 %rs63, [%rd492];
setp.eq.s16	%p63, %rs63, 0;
selp.u32	%r1384, 1, 0, %p63;

BB9_77:
bfe.u32 %r392, %r16, 4, 1;
setp.ne.s32	%p64, %r1384, %r392;
@%p64 bra BB9_79;

mul.wide.u32 %rd1693, %r205, 8;
mul.wide.u32 %rd1692, %r28, 8;
cvt.u64.u32	%rd493, %r28;
st.shared.u64 [%rd260], %rd44;
cvt.u64.u32	%rd497, %r205;
st.shared.u64 [%rd258], %rd45;
add.s64 %rd501, %rd179, %rd1692;
ld.shared.u64 %rd502, [%rd501];
add.s64 %rd503, %rd179, %rd1693;
ld.shared.u64 %rd504, [%rd503];
st.shared.u64 [%rd501], %rd504;
st.shared.u64 [%rd503], %rd502;
add.s64 %rd506, %rd180, %rd493;
ld.shared.u8 %rs64, [%rd506];
add.s64 %rd507, %rd180, %rd497;
ld.shared.u8 %rs65, [%rd507];
st.shared.u8 [%rd506], %rs65;
st.shared.u8 [%rd507], %rs64;

BB9_79:
bar.sync 0;
ld.shared.u64 %rd46, [%rd211];
ld.shared.u64 %rd47, [%rd213];
setp.ge.s64	%p65, %rd47, %rd46;
@%p65 bra BB9_81;

cvt.u64.u32	%rd513, %r22;
add.s64 %rd515, %rd180, %rd513;
ld.shared.u8 %rs66, [%rd515];
mov.u32 %r1385, 1;
setp.ne.s16	%p66, %rs66, 0;
@%p66 bra BB9_82;

BB9_81:
cvt.u64.u32	%rd516, %r173;
add.s64 %rd518, %rd180, %rd516;
ld.shared.u8 %rs67, [%rd518];
setp.eq.s16	%p67, %rs67, 0;
selp.u32	%r1385, 1, 0, %p67;

BB9_82:
bfe.u32 %r414, %r16, 4, 1;
setp.ne.s32	%p68, %r1385, %r414;
@%p68 bra BB9_84;

mul.wide.u32 %rd1691, %r173, 8;
mul.wide.u32 %rd1690, %r22, 8;
cvt.u64.u32	%rd519, %r22;
st.shared.u64 [%rd213], %rd46;
cvt.u64.u32	%rd523, %r173;
st.shared.u64 [%rd211], %rd47;
add.s64 %rd527, %rd179, %rd1690;
ld.shared.u64 %rd528, [%rd527];
add.s64 %rd529, %rd179, %rd1691;
ld.shared.u64 %rd530, [%rd529];
st.shared.u64 [%rd527], %rd530;
st.shared.u64 [%rd529], %rd528;
add.s64 %rd532, %rd180, %rd519;
ld.shared.u8 %rs68, [%rd532];
add.s64 %rd533, %rd180, %rd523;
ld.shared.u8 %rs69, [%rd533];
st.shared.u8 [%rd532], %rs69;
st.shared.u8 [%rd533], %rs68;

BB9_84:
bar.sync 0;
ld.shared.u64 %rd48, [%rd191+8];
ld.shared.u64 %rd49, [%rd191];
setp.ge.s64	%p69, %rd49, %rd48;
@%p69 bra BB9_86;

cvt.u64.u32	%rd537, %r161;
add.s64 %rd539, %rd180, %rd537;
ld.shared.u8 %rs70, [%rd539];
mov.u32 %r1386, 1;
setp.ne.s16	%p70, %rs70, 0;
@%p70 bra BB9_87;

BB9_86:
cvt.u64.u32	%rd540, %r161;
add.s64 %rd542, %rd180, %rd540;
ld.shared.u8 %rs71, [%rd542+1];
setp.eq.s16	%p71, %rs71, 0;
selp.u32	%r1386, 1, 0, %p71;

BB9_87:
bfe.u32 %r428, %r16, 4, 1;
setp.ne.s32	%p72, %r1386, %r428;
@%p72 bra BB9_89;

mul.wide.u32 %rd1689, %r161, 8;
cvt.u64.u32	%rd543, %r161;
st.shared.u64 [%rd191], %rd48;
st.shared.u64 [%rd191+8], %rd49;
add.s64 %rd548, %rd179, %rd1689;
ld.shared.u64 %rd549, [%rd548];
ld.shared.u64 %rd550, [%rd548+8];
st.shared.u64 [%rd548], %rd550;
st.shared.u64 [%rd548+8], %rd549;
add.s64 %rd552, %rd180, %rd543;
ld.shared.u8 %rs72, [%rd552];
ld.shared.u8 %rs73, [%rd552+1];
st.shared.u8 [%rd552], %rs73;
st.shared.u8 [%rd552+1], %rs72;

BB9_89:
bar.sync 0;
and.b32 %r431, %r16, 31;
sub.s32 %r58, %r161, %r431;
add.s32 %r433, %r58, 32;
mul.wide.u32 %rd553, %r433, 8;
add.s64 %rd555, %rd178, %rd553;
mul.wide.u32 %rd556, %r58, 8;
add.s64 %rd557, %rd178, %rd556;
ld.shared.u64 %rd50, [%rd555];
ld.shared.u64 %rd51, [%rd557];
setp.ge.s64	%p73, %rd51, %rd50;
@%p73 bra BB9_91;

cvt.u64.u32	%rd558, %r58;
add.s64 %rd560, %rd180, %rd558;
ld.shared.u8 %rs74, [%rd560];
mov.u32 %r1387, 1;
setp.ne.s16	%p74, %rs74, 0;
@%p74 bra BB9_92;

BB9_91:
add.s32 %r1366, %r58, 32;
cvt.u64.u32	%rd561, %r1366;
add.s64 %rd563, %rd180, %rd561;
ld.shared.u8 %rs75, [%rd563];
setp.eq.s16	%p75, %rs75, 0;
selp.u32	%r1387, 1, 0, %p75;

BB9_92:
bfe.u32 %r445, %r16, 5, 1;
setp.ne.s32	%p76, %r1387, %r445;
@%p76 bra BB9_94;

add.s64 %rd1706, %rd178, %rd553;
add.s32 %r1367, %r58, 32;
mul.wide.u32 %rd1697, %r58, 8;
add.s64 %rd566, %rd179, %rd1697;
add.s64 %rd568, %rd179, %rd553;
cvt.u64.u32	%rd569, %r58;
st.shared.u64 [%rd557], %rd50;
cvt.u64.u32	%rd573, %r1367;
st.shared.u64 [%rd1706], %rd51;
ld.shared.u64 %rd576, [%rd566];
ld.shared.u64 %rd577, [%rd568];
st.shared.u64 [%rd566], %rd577;
st.shared.u64 [%rd568], %rd576;
add.s64 %rd579, %rd180, %rd569;
ld.shared.u8 %rs76, [%rd579];
add.s64 %rd580, %rd180, %rd573;
ld.shared.u8 %rs77, [%rd580];
st.shared.u8 [%rd579], %rs77;
st.shared.u8 [%rd580], %rs76;

BB9_94:
bar.sync 0;
ld.shared.u64 %rd52, [%rd430];
ld.shared.u64 %rd53, [%rd432];
setp.ge.s64	%p77, %rd53, %rd52;
@%p77 bra BB9_96;

cvt.u64.u32	%rd586, %r46;
add.s64 %rd588, %rd180, %rd586;
ld.shared.u8 %rs78, [%rd588];
mov.u32 %r1388, 1;
setp.ne.s16	%p78, %rs78, 0;
@%p78 bra BB9_97;

BB9_96:
cvt.u64.u32	%rd589, %r335;
add.s64 %rd591, %rd180, %rd589;
ld.shared.u8 %rs79, [%rd591];
setp.eq.s16	%p79, %rs79, 0;
selp.u32	%r1388, 1, 0, %p79;

BB9_97:
bfe.u32 %r468, %r16, 5, 1;
setp.ne.s32	%p80, %r1388, %r468;
@%p80 bra BB9_99;

mul.wide.u32 %rd1696, %r335, 8;
mul.wide.u32 %rd1688, %r46, 8;
cvt.u64.u32	%rd592, %r46;
st.shared.u64 [%rd432], %rd52;
cvt.u64.u32	%rd596, %r335;
st.shared.u64 [%rd430], %rd53;
add.s64 %rd600, %rd179, %rd1688;
ld.shared.u64 %rd601, [%rd600];
add.s64 %rd602, %rd179, %rd1696;
ld.shared.u64 %rd603, [%rd602];
st.shared.u64 [%rd600], %rd603;
st.shared.u64 [%rd602], %rd601;
add.s64 %rd605, %rd180, %rd592;
ld.shared.u8 %rs80, [%rd605];
add.s64 %rd606, %rd180, %rd596;
ld.shared.u8 %rs81, [%rd606];
st.shared.u8 [%rd605], %rs81;
st.shared.u8 [%rd606], %rs80;

BB9_99:
bar.sync 0;
ld.shared.u64 %rd54, [%rd331];
ld.shared.u64 %rd55, [%rd333];
setp.ge.s64	%p81, %rd55, %rd54;
@%p81 bra BB9_101;

cvt.u64.u32	%rd612, %r36;
add.s64 %rd614, %rd180, %rd612;
ld.shared.u8 %rs82, [%rd614];
mov.u32 %r1389, 1;
setp.ne.s16	%p82, %rs82, 0;
@%p82 bra BB9_102;

BB9_101:
cvt.u64.u32	%rd615, %r259;
add.s64 %rd617, %rd180, %rd615;
ld.shared.u8 %rs83, [%rd617];
setp.eq.s16	%p83, %rs83, 0;
selp.u32	%r1389, 1, 0, %p83;

BB9_102:
bfe.u32 %r490, %r16, 5, 1;
setp.ne.s32	%p84, %r1389, %r490;
@%p84 bra BB9_104;

mul.wide.u32 %rd1687, %r259, 8;
mul.wide.u32 %rd1686, %r36, 8;
cvt.u64.u32	%rd618, %r36;
st.shared.u64 [%rd333], %rd54;
cvt.u64.u32	%rd622, %r259;
st.shared.u64 [%rd331], %rd55;
add.s64 %rd626, %rd179, %rd1686;
ld.shared.u64 %rd627, [%rd626];
add.s64 %rd628, %rd179, %rd1687;
ld.shared.u64 %rd629, [%rd628];
st.shared.u64 [%rd626], %rd629;
st.shared.u64 [%rd628], %rd627;
add.s64 %rd631, %rd180, %rd618;
ld.shared.u8 %rs84, [%rd631];
add.s64 %rd632, %rd180, %rd622;
ld.shared.u8 %rs85, [%rd632];
st.shared.u8 [%rd631], %rs85;
st.shared.u8 [%rd632], %rs84;

BB9_104:
bar.sync 0;
ld.shared.u64 %rd56, [%rd258];
ld.shared.u64 %rd57, [%rd260];
setp.ge.s64	%p85, %rd57, %rd56;
@%p85 bra BB9_106;

cvt.u64.u32	%rd638, %r28;
add.s64 %rd640, %rd180, %rd638;
ld.shared.u8 %rs86, [%rd640];
mov.u32 %r1390, 1;
setp.ne.s16	%p86, %rs86, 0;
@%p86 bra BB9_107;

BB9_106:
cvt.u64.u32	%rd641, %r205;
add.s64 %rd643, %rd180, %rd641;
ld.shared.u8 %rs87, [%rd643];
setp.eq.s16	%p87, %rs87, 0;
selp.u32	%r1390, 1, 0, %p87;

BB9_107:
bfe.u32 %r512, %r16, 5, 1;
setp.ne.s32	%p88, %r1390, %r512;
@%p88 bra BB9_109;

mul.wide.u32 %rd1685, %r205, 8;
mul.wide.u32 %rd1684, %r28, 8;
cvt.u64.u32	%rd644, %r28;
st.shared.u64 [%rd260], %rd56;
cvt.u64.u32	%rd648, %r205;
st.shared.u64 [%rd258], %rd57;
add.s64 %rd652, %rd179, %rd1684;
ld.shared.u64 %rd653, [%rd652];
add.s64 %rd654, %rd179, %rd1685;
ld.shared.u64 %rd655, [%rd654];
st.shared.u64 [%rd652], %rd655;
st.shared.u64 [%rd654], %rd653;
add.s64 %rd657, %rd180, %rd644;
ld.shared.u8 %rs88, [%rd657];
add.s64 %rd658, %rd180, %rd648;
ld.shared.u8 %rs89, [%rd658];
st.shared.u8 [%rd657], %rs89;
st.shared.u8 [%rd658], %rs88;

BB9_109:
bar.sync 0;
ld.shared.u64 %rd58, [%rd211];
ld.shared.u64 %rd59, [%rd213];
setp.ge.s64	%p89, %rd59, %rd58;
@%p89 bra BB9_111;

cvt.u64.u32	%rd664, %r22;
add.s64 %rd666, %rd180, %rd664;
ld.shared.u8 %rs90, [%rd666];
mov.u32 %r1391, 1;
setp.ne.s16	%p90, %rs90, 0;
@%p90 bra BB9_112;

BB9_111:
cvt.u64.u32	%rd667, %r173;
add.s64 %rd669, %rd180, %rd667;
ld.shared.u8 %rs91, [%rd669];
setp.eq.s16	%p91, %rs91, 0;
selp.u32	%r1391, 1, 0, %p91;

BB9_112:
bfe.u32 %r534, %r16, 5, 1;
setp.ne.s32	%p92, %r1391, %r534;
@%p92 bra BB9_114;

mul.wide.u32 %rd1683, %r173, 8;
mul.wide.u32 %rd1682, %r22, 8;
cvt.u64.u32	%rd670, %r22;
st.shared.u64 [%rd213], %rd58;
cvt.u64.u32	%rd674, %r173;
st.shared.u64 [%rd211], %rd59;
add.s64 %rd678, %rd179, %rd1682;
ld.shared.u64 %rd679, [%rd678];
add.s64 %rd680, %rd179, %rd1683;
ld.shared.u64 %rd681, [%rd680];
st.shared.u64 [%rd678], %rd681;
st.shared.u64 [%rd680], %rd679;
add.s64 %rd683, %rd180, %rd670;
ld.shared.u8 %rs92, [%rd683];
add.s64 %rd684, %rd180, %rd674;
ld.shared.u8 %rs93, [%rd684];
st.shared.u8 [%rd683], %rs93;
st.shared.u8 [%rd684], %rs92;

BB9_114:
bar.sync 0;
ld.shared.u64 %rd60, [%rd191+8];
ld.shared.u64 %rd61, [%rd191];
setp.ge.s64	%p93, %rd61, %rd60;
@%p93 bra BB9_116;

cvt.u64.u32	%rd688, %r161;
add.s64 %rd690, %rd180, %rd688;
ld.shared.u8 %rs94, [%rd690];
mov.u32 %r1392, 1;
setp.ne.s16	%p94, %rs94, 0;
@%p94 bra BB9_117;

BB9_116:
cvt.u64.u32	%rd691, %r161;
add.s64 %rd693, %rd180, %rd691;
ld.shared.u8 %rs95, [%rd693+1];
setp.eq.s16	%p95, %rs95, 0;
selp.u32	%r1392, 1, 0, %p95;

BB9_117:
bfe.u32 %r548, %r16, 5, 1;
setp.ne.s32	%p96, %r1392, %r548;
@%p96 bra BB9_119;

mul.wide.u32 %rd1681, %r161, 8;
cvt.u64.u32	%rd694, %r161;
st.shared.u64 [%rd191], %rd60;
st.shared.u64 [%rd191+8], %rd61;
add.s64 %rd699, %rd179, %rd1681;
ld.shared.u64 %rd700, [%rd699];
ld.shared.u64 %rd701, [%rd699+8];
st.shared.u64 [%rd699], %rd701;
st.shared.u64 [%rd699+8], %rd700;
add.s64 %rd703, %rd180, %rd694;
ld.shared.u8 %rs96, [%rd703];
ld.shared.u8 %rs97, [%rd703+1];
st.shared.u8 [%rd703], %rs97;
st.shared.u8 [%rd703+1], %rs96;

BB9_119:
bar.sync 0;
and.b32 %r551, %r16, 63;
sub.s32 %r72, %r161, %r551;
add.s32 %r553, %r72, 64;
mul.wide.u32 %rd704, %r553, 8;
add.s64 %rd706, %rd178, %rd704;
mul.wide.u32 %rd707, %r72, 8;
add.s64 %rd708, %rd178, %rd707;
ld.shared.u64 %rd62, [%rd706];
ld.shared.u64 %rd63, [%rd708];
setp.ge.s64	%p97, %rd63, %rd62;
@%p97 bra BB9_121;

cvt.u64.u32	%rd709, %r72;
add.s64 %rd711, %rd180, %rd709;
ld.shared.u8 %rs98, [%rd711];
mov.u32 %r1393, 1;
setp.ne.s16	%p98, %rs98, 0;
@%p98 bra BB9_122;

BB9_121:
add.s32 %r1344, %r72, 64;
cvt.u64.u32	%rd712, %r1344;
add.s64 %rd714, %rd180, %rd712;
ld.shared.u8 %rs99, [%rd714];
setp.eq.s16	%p99, %rs99, 0;
selp.u32	%r1393, 1, 0, %p99;

BB9_122:
bfe.u32 %r565, %r16, 6, 1;
setp.ne.s32	%p100, %r1393, %r565;
@%p100 bra BB9_124;

add.s64 %rd1703, %rd178, %rd704;
mul.wide.u32 %rd1702, %r72, 8;
add.s32 %r1345, %r72, 64;
add.s64 %rd717, %rd179, %rd1702;
add.s64 %rd719, %rd179, %rd704;
cvt.u64.u32	%rd720, %r72;
st.shared.u64 [%rd708], %rd62;
cvt.u64.u32	%rd724, %r1345;
st.shared.u64 [%rd1703], %rd63;
ld.shared.u64 %rd727, [%rd717];
ld.shared.u64 %rd728, [%rd719];
st.shared.u64 [%rd717], %rd728;
st.shared.u64 [%rd719], %rd727;
add.s64 %rd730, %rd180, %rd720;
ld.shared.u8 %rs100, [%rd730];
add.s64 %rd731, %rd180, %rd724;
ld.shared.u8 %rs101, [%rd731];
st.shared.u8 [%rd730], %rs101;
st.shared.u8 [%rd731], %rs100;

BB9_124:
bar.sync 0;
add.s64 %rd1698, %rd178, %rd553;
ld.shared.u64 %rd64, [%rd1698];
ld.shared.u64 %rd65, [%rd557];
setp.ge.s64	%p101, %rd65, %rd64;
@%p101 bra BB9_126;

cvt.u64.u32	%rd737, %r58;
add.s64 %rd739, %rd180, %rd737;
ld.shared.u8 %rs102, [%rd739];
mov.u32 %r1394, 1;
setp.ne.s16	%p102, %rs102, 0;
@%p102 bra BB9_127;

BB9_126:
add.s32 %r1342, %r58, 32;
cvt.u64.u32	%rd740, %r1342;
add.s64 %rd742, %rd180, %rd740;
ld.shared.u8 %rs103, [%rd742];
setp.eq.s16	%p103, %rs103, 0;
selp.u32	%r1394, 1, 0, %p103;

BB9_127:
bfe.u32 %r588, %r16, 6, 1;
setp.ne.s32	%p104, %r1394, %r588;
@%p104 bra BB9_129;

add.s64 %rd1700, %rd178, %rd553;
add.s32 %r1343, %r58, 32;
mul.wide.u32 %rd1674, %r58, 8;
cvt.u64.u32	%rd743, %r58;
st.shared.u64 [%rd557], %rd64;
cvt.u64.u32	%rd747, %r1343;
st.shared.u64 [%rd1700], %rd65;
add.s64 %rd751, %rd179, %rd1674;
ld.shared.u64 %rd752, [%rd751];
add.s64 %rd753, %rd179, %rd553;
ld.shared.u64 %rd754, [%rd753];
st.shared.u64 [%rd751], %rd754;
st.shared.u64 [%rd753], %rd752;
add.s64 %rd756, %rd180, %rd743;
ld.shared.u8 %rs104, [%rd756];
add.s64 %rd757, %rd180, %rd747;
ld.shared.u8 %rs105, [%rd757];
st.shared.u8 [%rd756], %rs105;
st.shared.u8 [%rd757], %rs104;

BB9_129:
bar.sync 0;
ld.shared.u64 %rd66, [%rd430];
ld.shared.u64 %rd67, [%rd432];
setp.ge.s64	%p105, %rd67, %rd66;
@%p105 bra BB9_131;

cvt.u64.u32	%rd763, %r46;
add.s64 %rd765, %rd180, %rd763;
ld.shared.u8 %rs106, [%rd765];
mov.u32 %r1395, 1;
setp.ne.s16	%p106, %rs106, 0;
@%p106 bra BB9_132;

BB9_131:
cvt.u64.u32	%rd766, %r335;
add.s64 %rd768, %rd180, %rd766;
ld.shared.u8 %rs107, [%rd768];
setp.eq.s16	%p107, %rs107, 0;
selp.u32	%r1395, 1, 0, %p107;

BB9_132:
bfe.u32 %r610, %r16, 6, 1;
setp.ne.s32	%p108, %r1395, %r610;
@%p108 bra BB9_134;

mul.wide.u32 %rd1673, %r335, 8;
mul.wide.u32 %rd1672, %r46, 8;
cvt.u64.u32	%rd769, %r46;
st.shared.u64 [%rd432], %rd66;
cvt.u64.u32	%rd773, %r335;
st.shared.u64 [%rd430], %rd67;
add.s64 %rd777, %rd179, %rd1672;
ld.shared.u64 %rd778, [%rd777];
add.s64 %rd779, %rd179, %rd1673;
ld.shared.u64 %rd780, [%rd779];
st.shared.u64 [%rd777], %rd780;
st.shared.u64 [%rd779], %rd778;
add.s64 %rd782, %rd180, %rd769;
ld.shared.u8 %rs108, [%rd782];
add.s64 %rd783, %rd180, %rd773;
ld.shared.u8 %rs109, [%rd783];
st.shared.u8 [%rd782], %rs109;
st.shared.u8 [%rd783], %rs108;

BB9_134:
bar.sync 0;
ld.shared.u64 %rd68, [%rd331];
ld.shared.u64 %rd69, [%rd333];
setp.ge.s64	%p109, %rd69, %rd68;
@%p109 bra BB9_136;

cvt.u64.u32	%rd789, %r36;
add.s64 %rd791, %rd180, %rd789;
ld.shared.u8 %rs110, [%rd791];
mov.u32 %r1396, 1;
setp.ne.s16	%p110, %rs110, 0;
@%p110 bra BB9_137;

BB9_136:
cvt.u64.u32	%rd792, %r259;
add.s64 %rd794, %rd180, %rd792;
ld.shared.u8 %rs111, [%rd794];
setp.eq.s16	%p111, %rs111, 0;
selp.u32	%r1396, 1, 0, %p111;

BB9_137:
bfe.u32 %r632, %r16, 6, 1;
setp.ne.s32	%p112, %r1396, %r632;
@%p112 bra BB9_139;

mul.wide.u32 %rd1671, %r259, 8;
mul.wide.u32 %rd1670, %r36, 8;
cvt.u64.u32	%rd795, %r36;
st.shared.u64 [%rd333], %rd68;
cvt.u64.u32	%rd799, %r259;
st.shared.u64 [%rd331], %rd69;
add.s64 %rd803, %rd179, %rd1670;
ld.shared.u64 %rd804, [%rd803];
add.s64 %rd805, %rd179, %rd1671;
ld.shared.u64 %rd806, [%rd805];
st.shared.u64 [%rd803], %rd806;
st.shared.u64 [%rd805], %rd804;
add.s64 %rd808, %rd180, %rd795;
ld.shared.u8 %rs112, [%rd808];
add.s64 %rd809, %rd180, %rd799;
ld.shared.u8 %rs113, [%rd809];
st.shared.u8 [%rd808], %rs113;
st.shared.u8 [%rd809], %rs112;

BB9_139:
bar.sync 0;
ld.shared.u64 %rd70, [%rd258];
ld.shared.u64 %rd71, [%rd260];
setp.ge.s64	%p113, %rd71, %rd70;
@%p113 bra BB9_141;

cvt.u64.u32	%rd815, %r28;
add.s64 %rd817, %rd180, %rd815;
ld.shared.u8 %rs114, [%rd817];
mov.u32 %r1397, 1;
setp.ne.s16	%p114, %rs114, 0;
@%p114 bra BB9_142;

BB9_141:
cvt.u64.u32	%rd818, %r205;
add.s64 %rd820, %rd180, %rd818;
ld.shared.u8 %rs115, [%rd820];
setp.eq.s16	%p115, %rs115, 0;
selp.u32	%r1397, 1, 0, %p115;

BB9_142:
bfe.u32 %r654, %r16, 6, 1;
setp.ne.s32	%p116, %r1397, %r654;
@%p116 bra BB9_144;

mul.wide.u32 %rd1669, %r205, 8;
mul.wide.u32 %rd1668, %r28, 8;
cvt.u64.u32	%rd821, %r28;
st.shared.u64 [%rd260], %rd70;
cvt.u64.u32	%rd825, %r205;
st.shared.u64 [%rd258], %rd71;
add.s64 %rd829, %rd179, %rd1668;
ld.shared.u64 %rd830, [%rd829];
add.s64 %rd831, %rd179, %rd1669;
ld.shared.u64 %rd832, [%rd831];
st.shared.u64 [%rd829], %rd832;
st.shared.u64 [%rd831], %rd830;
add.s64 %rd834, %rd180, %rd821;
ld.shared.u8 %rs116, [%rd834];
add.s64 %rd835, %rd180, %rd825;
ld.shared.u8 %rs117, [%rd835];
st.shared.u8 [%rd834], %rs117;
st.shared.u8 [%rd835], %rs116;

BB9_144:
bar.sync 0;
ld.shared.u64 %rd72, [%rd211];
ld.shared.u64 %rd73, [%rd213];
setp.ge.s64	%p117, %rd73, %rd72;
@%p117 bra BB9_146;

cvt.u64.u32	%rd841, %r22;
add.s64 %rd843, %rd180, %rd841;
ld.shared.u8 %rs118, [%rd843];
mov.u32 %r1398, 1;
setp.ne.s16	%p118, %rs118, 0;
@%p118 bra BB9_147;

BB9_146:
cvt.u64.u32	%rd844, %r173;
add.s64 %rd846, %rd180, %rd844;
ld.shared.u8 %rs119, [%rd846];
setp.eq.s16	%p119, %rs119, 0;
selp.u32	%r1398, 1, 0, %p119;

BB9_147:
bfe.u32 %r676, %r16, 6, 1;
setp.ne.s32	%p120, %r1398, %r676;
@%p120 bra BB9_149;

mul.wide.u32 %rd1667, %r173, 8;
mul.wide.u32 %rd1666, %r22, 8;
cvt.u64.u32	%rd847, %r22;
st.shared.u64 [%rd213], %rd72;
cvt.u64.u32	%rd851, %r173;
st.shared.u64 [%rd211], %rd73;
add.s64 %rd855, %rd179, %rd1666;
ld.shared.u64 %rd856, [%rd855];
add.s64 %rd857, %rd179, %rd1667;
ld.shared.u64 %rd858, [%rd857];
st.shared.u64 [%rd855], %rd858;
st.shared.u64 [%rd857], %rd856;
add.s64 %rd860, %rd180, %rd847;
ld.shared.u8 %rs120, [%rd860];
add.s64 %rd861, %rd180, %rd851;
ld.shared.u8 %rs121, [%rd861];
st.shared.u8 [%rd860], %rs121;
st.shared.u8 [%rd861], %rs120;

BB9_149:
bar.sync 0;
ld.shared.u64 %rd74, [%rd191+8];
ld.shared.u64 %rd75, [%rd191];
setp.ge.s64	%p121, %rd75, %rd74;
@%p121 bra BB9_151;

cvt.u64.u32	%rd865, %r161;
add.s64 %rd867, %rd180, %rd865;
ld.shared.u8 %rs122, [%rd867];
mov.u32 %r1399, 1;
setp.ne.s16	%p122, %rs122, 0;
@%p122 bra BB9_152;

BB9_151:
cvt.u64.u32	%rd868, %r161;
add.s64 %rd870, %rd180, %rd868;
ld.shared.u8 %rs123, [%rd870+1];
setp.eq.s16	%p123, %rs123, 0;
selp.u32	%r1399, 1, 0, %p123;

BB9_152:
bfe.u32 %r690, %r16, 6, 1;
setp.ne.s32	%p124, %r1399, %r690;
@%p124 bra BB9_154;

mul.wide.u32 %rd1665, %r161, 8;
cvt.u64.u32	%rd871, %r161;
st.shared.u64 [%rd191], %rd74;
st.shared.u64 [%rd191+8], %rd75;
add.s64 %rd876, %rd179, %rd1665;
ld.shared.u64 %rd877, [%rd876];
ld.shared.u64 %rd878, [%rd876+8];
st.shared.u64 [%rd876], %rd878;
st.shared.u64 [%rd876+8], %rd877;
add.s64 %rd880, %rd180, %rd871;
ld.shared.u8 %rs124, [%rd880];
ld.shared.u8 %rs125, [%rd880+1];
st.shared.u8 [%rd880], %rs125;
st.shared.u8 [%rd880+1], %rs124;

BB9_154:
bar.sync 0;
and.b32 %r693, %r16, 127;
sub.s32 %r88, %r161, %r693;
add.s32 %r695, %r88, 128;
mul.wide.u32 %rd881, %r695, 8;
add.s64 %rd883, %rd178, %rd881;
mul.wide.u32 %rd884, %r88, 8;
add.s64 %rd885, %rd178, %rd884;
ld.shared.u64 %rd76, [%rd883];
ld.shared.u64 %rd77, [%rd885];
setp.ge.s64	%p125, %rd77, %rd76;
@%p125 bra BB9_156;

cvt.u64.u32	%rd886, %r88;
add.s64 %rd888, %rd180, %rd886;
ld.shared.u8 %rs126, [%rd888];
mov.u32 %r1400, 1;
setp.ne.s16	%p126, %rs126, 0;
@%p126 bra BB9_157;

BB9_156:
add.s32 %r1304, %r88, 128;
cvt.u64.u32	%rd889, %r1304;
add.s64 %rd891, %rd180, %rd889;
ld.shared.u8 %rs127, [%rd891];
setp.eq.s16	%p127, %rs127, 0;
selp.u32	%r1400, 1, 0, %p127;

BB9_157:
bfe.u32 %r707, %r16, 7, 1;
setp.ne.s32	%p128, %r1400, %r707;
@%p128 bra BB9_159;

add.s64 %rd1664, %rd178, %rd881;
mul.wide.u32 %rd1663, %r88, 8;
add.s32 %r1321, %r88, 128;
add.s64 %rd894, %rd179, %rd1663;
add.s64 %rd896, %rd179, %rd881;
cvt.u64.u32	%rd897, %r88;
st.shared.u64 [%rd885], %rd76;
cvt.u64.u32	%rd901, %r1321;
st.shared.u64 [%rd1664], %rd77;
ld.shared.u64 %rd904, [%rd894];
ld.shared.u64 %rd905, [%rd896];
st.shared.u64 [%rd894], %rd905;
st.shared.u64 [%rd896], %rd904;
add.s64 %rd907, %rd180, %rd897;
ld.shared.u8 %rs128, [%rd907];
add.s64 %rd908, %rd180, %rd901;
ld.shared.u8 %rs129, [%rd908];
st.shared.u8 [%rd907], %rs129;
st.shared.u8 [%rd908], %rs128;

BB9_159:
bar.sync 0;
add.s64 %rd1701, %rd178, %rd704;
ld.shared.u64 %rd78, [%rd1701];
ld.shared.u64 %rd79, [%rd708];
setp.ge.s64	%p129, %rd79, %rd78;
@%p129 bra BB9_161;

cvt.u64.u32	%rd914, %r72;
add.s64 %rd916, %rd180, %rd914;
ld.shared.u8 %rs130, [%rd916];
mov.u32 %r1401, 1;
setp.ne.s16	%p130, %rs130, 0;
@%p130 bra BB9_162;

BB9_161:
add.s32 %r1305, %r72, 64;
cvt.u64.u32	%rd917, %r1305;
add.s64 %rd919, %rd180, %rd917;
ld.shared.u8 %rs131, [%rd919];
setp.eq.s16	%p131, %rs131, 0;
selp.u32	%r1401, 1, 0, %p131;

BB9_162:
bfe.u32 %r730, %r16, 7, 1;
setp.ne.s32	%p132, %r1401, %r730;
@%p132 bra BB9_164;

add.s64 %rd1677, %rd178, %rd704;
mul.wide.u32 %rd1662, %r72, 8;
add.s32 %r1320, %r72, 64;
cvt.u64.u32	%rd920, %r72;
st.shared.u64 [%rd708], %rd78;
cvt.u64.u32	%rd924, %r1320;
st.shared.u64 [%rd1677], %rd79;
add.s64 %rd928, %rd179, %rd1662;
ld.shared.u64 %rd929, [%rd928];
add.s64 %rd930, %rd179, %rd704;
ld.shared.u64 %rd931, [%rd930];
st.shared.u64 [%rd928], %rd931;
st.shared.u64 [%rd930], %rd929;
add.s64 %rd933, %rd180, %rd920;
ld.shared.u8 %rs132, [%rd933];
add.s64 %rd934, %rd180, %rd924;
ld.shared.u8 %rs133, [%rd934];
st.shared.u8 [%rd933], %rs133;
st.shared.u8 [%rd934], %rs132;

BB9_164:
bar.sync 0;
add.s64 %rd1699, %rd178, %rd553;
ld.shared.u64 %rd80, [%rd1699];
ld.shared.u64 %rd81, [%rd557];
setp.ge.s64	%p133, %rd81, %rd80;
@%p133 bra BB9_166;

cvt.u64.u32	%rd940, %r58;
add.s64 %rd942, %rd180, %rd940;
ld.shared.u8 %rs134, [%rd942];
mov.u32 %r1402, 1;
setp.ne.s16	%p134, %rs134, 0;
@%p134 bra BB9_167;

BB9_166:
add.s32 %r1306, %r58, 32;
cvt.u64.u32	%rd943, %r1306;
add.s64 %rd945, %rd180, %rd943;
ld.shared.u8 %rs135, [%rd945];
setp.eq.s16	%p135, %rs135, 0;
selp.u32	%r1402, 1, 0, %p135;

BB9_167:
bfe.u32 %r752, %r16, 7, 1;
setp.ne.s32	%p136, %r1402, %r752;
@%p136 bra BB9_169;

add.s64 %rd1680, %rd178, %rd553;
mul.wide.u32 %rd1661, %r58, 8;
add.s32 %r1319, %r58, 32;
cvt.u64.u32	%rd946, %r58;
st.shared.u64 [%rd557], %rd80;
cvt.u64.u32	%rd950, %r1319;
st.shared.u64 [%rd1680], %rd81;
add.s64 %rd954, %rd179, %rd1661;
ld.shared.u64 %rd955, [%rd954];
add.s64 %rd956, %rd179, %rd553;
ld.shared.u64 %rd957, [%rd956];
st.shared.u64 [%rd954], %rd957;
st.shared.u64 [%rd956], %rd955;
add.s64 %rd959, %rd180, %rd946;
ld.shared.u8 %rs136, [%rd959];
add.s64 %rd960, %rd180, %rd950;
ld.shared.u8 %rs137, [%rd960];
st.shared.u8 [%rd959], %rs137;
st.shared.u8 [%rd960], %rs136;

BB9_169:
bar.sync 0;
ld.shared.u64 %rd82, [%rd430];
ld.shared.u64 %rd83, [%rd432];
setp.ge.s64	%p137, %rd83, %rd82;
@%p137 bra BB9_171;

and.b32 %r1365, %r16, 15;
sub.s32 %r1364, %r161, %r1365;
cvt.u64.u32	%rd966, %r1364;
add.s64 %rd968, %rd180, %rd966;
ld.shared.u8 %rs138, [%rd968];
mov.u32 %r1403, 1;
setp.ne.s16	%p138, %rs138, 0;
@%p138 bra BB9_172;

BB9_171:
and.b32 %r1348, %r16, 15;
sub.s32 %r1347, %r161, %r1348;
add.s32 %r1346, %r1347, 16;
cvt.u64.u32	%rd969, %r1346;
add.s64 %rd971, %rd180, %rd969;
ld.shared.u8 %rs139, [%rd971];
setp.eq.s16	%p139, %rs139, 0;
selp.u32	%r1403, 1, 0, %p139;

BB9_172:
bfe.u32 %r774, %r16, 7, 1;
setp.ne.s32	%p140, %r1403, %r774;
@%p140 bra BB9_174;

and.b32 %r1318, %r16, 15;
sub.s32 %r1317, %r161, %r1318;
add.s32 %r1316, %r1317, 16;
mul.wide.u32 %rd1660, %r1316, 8;
mul.wide.u32 %rd1659, %r1317, 8;
cvt.u64.u32	%rd972, %r1317;
st.shared.u64 [%rd432], %rd82;
cvt.u64.u32	%rd976, %r1316;
st.shared.u64 [%rd430], %rd83;
add.s64 %rd980, %rd179, %rd1659;
ld.shared.u64 %rd981, [%rd980];
add.s64 %rd982, %rd179, %rd1660;
ld.shared.u64 %rd983, [%rd982];
st.shared.u64 [%rd980], %rd983;
st.shared.u64 [%rd982], %rd981;
add.s64 %rd985, %rd180, %rd972;
ld.shared.u8 %rs140, [%rd985];
add.s64 %rd986, %rd180, %rd976;
ld.shared.u8 %rs141, [%rd986];
st.shared.u8 [%rd985], %rs141;
st.shared.u8 [%rd986], %rs140;

BB9_174:
bar.sync 0;
ld.shared.u64 %rd84, [%rd331];
ld.shared.u64 %rd85, [%rd333];
setp.ge.s64	%p141, %rd85, %rd84;
@%p141 bra BB9_176;

and.b32 %r1363, %r16, 7;
sub.s32 %r1362, %r161, %r1363;
cvt.u64.u32	%rd992, %r1362;
add.s64 %rd994, %rd180, %rd992;
ld.shared.u8 %rs142, [%rd994];
mov.u32 %r1404, 1;
setp.ne.s16	%p142, %rs142, 0;
@%p142 bra BB9_177;

BB9_176:
and.b32 %r1351, %r16, 7;
sub.s32 %r1350, %r161, %r1351;
add.s32 %r1349, %r1350, 8;
cvt.u64.u32	%rd995, %r1349;
add.s64 %rd997, %rd180, %rd995;
ld.shared.u8 %rs143, [%rd997];
setp.eq.s16	%p143, %rs143, 0;
selp.u32	%r1404, 1, 0, %p143;

BB9_177:
bfe.u32 %r796, %r16, 7, 1;
setp.ne.s32	%p144, %r1404, %r796;
@%p144 bra BB9_179;

and.b32 %r1315, %r16, 7;
sub.s32 %r1314, %r161, %r1315;
add.s32 %r1313, %r1314, 8;
mul.wide.u32 %rd1658, %r1313, 8;
mul.wide.u32 %rd1657, %r1314, 8;
cvt.u64.u32	%rd998, %r1314;
st.shared.u64 [%rd333], %rd84;
cvt.u64.u32	%rd1002, %r1313;
st.shared.u64 [%rd331], %rd85;
add.s64 %rd1006, %rd179, %rd1657;
ld.shared.u64 %rd1007, [%rd1006];
add.s64 %rd1008, %rd179, %rd1658;
ld.shared.u64 %rd1009, [%rd1008];
st.shared.u64 [%rd1006], %rd1009;
st.shared.u64 [%rd1008], %rd1007;
add.s64 %rd1011, %rd180, %rd998;
ld.shared.u8 %rs144, [%rd1011];
add.s64 %rd1012, %rd180, %rd1002;
ld.shared.u8 %rs145, [%rd1012];
st.shared.u8 [%rd1011], %rs145;
st.shared.u8 [%rd1012], %rs144;

BB9_179:
bar.sync 0;
ld.shared.u64 %rd86, [%rd258];
ld.shared.u64 %rd87, [%rd260];
setp.ge.s64	%p145, %rd87, %rd86;
@%p145 bra BB9_181;

and.b32 %r1361, %r16, 3;
sub.s32 %r1360, %r161, %r1361;
cvt.u64.u32	%rd1018, %r1360;
add.s64 %rd1020, %rd180, %rd1018;
ld.shared.u8 %rs146, [%rd1020];
mov.u32 %r1405, 1;
setp.ne.s16	%p146, %rs146, 0;
@%p146 bra BB9_182;

BB9_181:
and.b32 %r1354, %r16, 3;
sub.s32 %r1353, %r161, %r1354;
add.s32 %r1352, %r1353, 4;
cvt.u64.u32	%rd1021, %r1352;
add.s64 %rd1023, %rd180, %rd1021;
ld.shared.u8 %rs147, [%rd1023];
setp.eq.s16	%p147, %rs147, 0;
selp.u32	%r1405, 1, 0, %p147;

BB9_182:
bfe.u32 %r818, %r16, 7, 1;
setp.ne.s32	%p148, %r1405, %r818;
@%p148 bra BB9_184;

and.b32 %r1312, %r16, 3;
sub.s32 %r1311, %r161, %r1312;
add.s32 %r1310, %r1311, 4;
mul.wide.u32 %rd1656, %r1310, 8;
mul.wide.u32 %rd1655, %r1311, 8;
cvt.u64.u32	%rd1024, %r1311;
st.shared.u64 [%rd260], %rd86;
cvt.u64.u32	%rd1028, %r1310;
st.shared.u64 [%rd258], %rd87;
add.s64 %rd1032, %rd179, %rd1655;
ld.shared.u64 %rd1033, [%rd1032];
add.s64 %rd1034, %rd179, %rd1656;
ld.shared.u64 %rd1035, [%rd1034];
st.shared.u64 [%rd1032], %rd1035;
st.shared.u64 [%rd1034], %rd1033;
add.s64 %rd1037, %rd180, %rd1024;
ld.shared.u8 %rs148, [%rd1037];
add.s64 %rd1038, %rd180, %rd1028;
ld.shared.u8 %rs149, [%rd1038];
st.shared.u8 [%rd1037], %rs149;
st.shared.u8 [%rd1038], %rs148;

BB9_184:
bar.sync 0;
ld.shared.u64 %rd88, [%rd211];
ld.shared.u64 %rd89, [%rd213];
setp.ge.s64	%p149, %rd89, %rd88;
@%p149 bra BB9_186;

and.b32 %r1359, %r16, 1;
sub.s32 %r1358, %r161, %r1359;
cvt.u64.u32	%rd1044, %r1358;
add.s64 %rd1046, %rd180, %rd1044;
ld.shared.u8 %rs150, [%rd1046];
mov.u32 %r1406, 1;
setp.ne.s16	%p150, %rs150, 0;
@%p150 bra BB9_187;

BB9_186:
and.b32 %r1357, %r16, 1;
sub.s32 %r1356, %r161, %r1357;
add.s32 %r1355, %r1356, 2;
cvt.u64.u32	%rd1047, %r1355;
add.s64 %rd1049, %rd180, %rd1047;
ld.shared.u8 %rs151, [%rd1049];
setp.eq.s16	%p151, %rs151, 0;
selp.u32	%r1406, 1, 0, %p151;

BB9_187:
bfe.u32 %r840, %r16, 7, 1;
setp.ne.s32	%p152, %r1406, %r840;
@%p152 bra BB9_189;

and.b32 %r1309, %r16, 1;
sub.s32 %r1308, %r161, %r1309;
add.s32 %r1307, %r1308, 2;
mul.wide.u32 %rd1654, %r1307, 8;
mul.wide.u32 %rd1653, %r1308, 8;
cvt.u64.u32	%rd1050, %r1308;
st.shared.u64 [%rd213], %rd88;
cvt.u64.u32	%rd1054, %r1307;
st.shared.u64 [%rd211], %rd89;
add.s64 %rd1058, %rd179, %rd1653;
ld.shared.u64 %rd1059, [%rd1058];
add.s64 %rd1060, %rd179, %rd1654;
ld.shared.u64 %rd1061, [%rd1060];
st.shared.u64 [%rd1058], %rd1061;
st.shared.u64 [%rd1060], %rd1059;
add.s64 %rd1063, %rd180, %rd1050;
ld.shared.u8 %rs152, [%rd1063];
add.s64 %rd1064, %rd180, %rd1054;
ld.shared.u8 %rs153, [%rd1064];
st.shared.u8 [%rd1063], %rs153;
st.shared.u8 [%rd1064], %rs152;

BB9_189:
bar.sync 0;
ld.shared.u64 %rd90, [%rd191+8];
ld.shared.u64 %rd91, [%rd191];
setp.ge.s64	%p153, %rd91, %rd90;
@%p153 bra BB9_191;

cvt.u64.u32	%rd1068, %r161;
add.s64 %rd1070, %rd180, %rd1068;
ld.shared.u8 %rs154, [%rd1070];
mov.u32 %r1407, 1;
setp.ne.s16	%p154, %rs154, 0;
@%p154 bra BB9_192;

BB9_191:
cvt.u64.u32	%rd1071, %r161;
add.s64 %rd1073, %rd180, %rd1071;
ld.shared.u8 %rs155, [%rd1073+1];
setp.eq.s16	%p155, %rs155, 0;
selp.u32	%r1407, 1, 0, %p155;

BB9_192:
bfe.u32 %r854, %r16, 7, 1;
setp.ne.s32	%p156, %r1407, %r854;
@%p156 bra BB9_194;

mul.wide.u32 %rd1652, %r161, 8;
cvt.u64.u32	%rd1074, %r161;
st.shared.u64 [%rd191], %rd90;
st.shared.u64 [%rd191+8], %rd91;
add.s64 %rd1079, %rd179, %rd1652;
ld.shared.u64 %rd1080, [%rd1079];
ld.shared.u64 %rd1081, [%rd1079+8];
st.shared.u64 [%rd1079], %rd1081;
st.shared.u64 [%rd1079+8], %rd1080;
add.s64 %rd1083, %rd180, %rd1074;
ld.shared.u8 %rs156, [%rd1083];
ld.shared.u8 %rs157, [%rd1083+1];
st.shared.u8 [%rd1083], %rs157;
st.shared.u8 [%rd1083+1], %rs156;

BB9_194:
bar.sync 0;
and.b32 %r857, %r16, 255;
sub.s32 %r106, %r161, %r857;
add.s32 %r859, %r106, 256;
mul.wide.u32 %rd1084, %r859, 8;
add.s64 %rd1086, %rd178, %rd1084;
mul.wide.u32 %rd1087, %r106, 8;
add.s64 %rd1088, %rd178, %rd1087;
ld.shared.u64 %rd92, [%rd1086];
ld.shared.u64 %rd93, [%rd1088];
setp.ge.s64	%p157, %rd93, %rd92;
@%p157 bra BB9_196;

cvt.u64.u32	%rd1089, %r106;
add.s64 %rd1091, %rd180, %rd1089;
ld.shared.u8 %rs158, [%rd1091];
mov.u32 %r1408, 1;
setp.ne.s16	%p158, %rs158, 0;
@%p158 bra BB9_197;

BB9_196:
add.s32 %r1280, %r106, 256;
cvt.u64.u32	%rd1092, %r1280;
add.s64 %rd1094, %rd180, %rd1092;
ld.shared.u8 %rs159, [%rd1094];
setp.eq.s16	%p159, %rs159, 0;
selp.u32	%r1408, 1, 0, %p159;

BB9_197:
bfe.u32 %r871, %r16, 8, 1;
setp.ne.s32	%p160, %r1408, %r871;
@%p160 bra BB9_199;

add.s32 %r1303, %r106, 256;
mul.wide.u32 %rd1649, %r1303, 8;
add.s64 %rd1648, %rd178, %rd1649;
mul.wide.u32 %rd1647, %r106, 8;
add.s64 %rd1097, %rd179, %rd1647;
add.s64 %rd1099, %rd179, %rd1649;
cvt.u64.u32	%rd1100, %r106;
st.shared.u64 [%rd1088], %rd92;
cvt.u64.u32	%rd1104, %r1303;
st.shared.u64 [%rd1648], %rd93;
ld.shared.u64 %rd1107, [%rd1097];
ld.shared.u64 %rd1108, [%rd1099];
st.shared.u64 [%rd1097], %rd1108;
st.shared.u64 [%rd1099], %rd1107;
add.s64 %rd1110, %rd180, %rd1100;
ld.shared.u8 %rs160, [%rd1110];
add.s64 %rd1111, %rd180, %rd1104;
ld.shared.u8 %rs161, [%rd1111];
st.shared.u8 [%rd1110], %rs161;
st.shared.u8 [%rd1111], %rs160;

BB9_199:
bar.sync 0;
add.s64 %rd1650, %rd178, %rd881;
ld.shared.u64 %rd94, [%rd1650];
ld.shared.u64 %rd95, [%rd885];
setp.ge.s64	%p161, %rd95, %rd94;
@%p161 bra BB9_201;

cvt.u64.u32	%rd1117, %r88;
add.s64 %rd1119, %rd180, %rd1117;
ld.shared.u8 %rs162, [%rd1119];
mov.u32 %r1409, 1;
setp.ne.s16	%p162, %rs162, 0;
@%p162 bra BB9_202;

BB9_201:
add.s32 %r1281, %r88, 128;
cvt.u64.u32	%rd1120, %r1281;
add.s64 %rd1122, %rd180, %rd1120;
ld.shared.u8 %rs163, [%rd1122];
setp.eq.s16	%p163, %rs163, 0;
selp.u32	%r1409, 1, 0, %p163;

BB9_202:
bfe.u32 %r894, %r16, 8, 1;
setp.ne.s32	%p164, %r1409, %r894;
@%p164 bra BB9_204;

add.s64 %rd1651, %rd178, %rd881;
mul.wide.u32 %rd1646, %r88, 8;
add.s32 %r1302, %r88, 128;
cvt.u64.u32	%rd1123, %r88;
st.shared.u64 [%rd885], %rd94;
cvt.u64.u32	%rd1127, %r1302;
st.shared.u64 [%rd1651], %rd95;
add.s64 %rd1131, %rd179, %rd1646;
ld.shared.u64 %rd1132, [%rd1131];
add.s64 %rd1133, %rd179, %rd881;
ld.shared.u64 %rd1134, [%rd1133];
st.shared.u64 [%rd1131], %rd1134;
st.shared.u64 [%rd1133], %rd1132;
add.s64 %rd1136, %rd180, %rd1123;
ld.shared.u8 %rs164, [%rd1136];
add.s64 %rd1137, %rd180, %rd1127;
ld.shared.u8 %rs165, [%rd1137];
st.shared.u8 [%rd1136], %rs165;
st.shared.u8 [%rd1137], %rs164;

BB9_204:
bar.sync 0;
add.s64 %rd1675, %rd178, %rd704;
ld.shared.u64 %rd96, [%rd1675];
ld.shared.u64 %rd97, [%rd708];
setp.ge.s64	%p165, %rd97, %rd96;
@%p165 bra BB9_206;

cvt.u64.u32	%rd1143, %r72;
add.s64 %rd1145, %rd180, %rd1143;
ld.shared.u8 %rs166, [%rd1145];
mov.u32 %r1410, 1;
setp.ne.s16	%p166, %rs166, 0;
@%p166 bra BB9_207;

BB9_206:
add.s32 %r1282, %r72, 64;
cvt.u64.u32	%rd1146, %r1282;
add.s64 %rd1148, %rd180, %rd1146;
ld.shared.u8 %rs167, [%rd1148];
setp.eq.s16	%p167, %rs167, 0;
selp.u32	%r1410, 1, 0, %p167;

BB9_207:
bfe.u32 %r916, %r16, 8, 1;
setp.ne.s32	%p168, %r1410, %r916;
@%p168 bra BB9_209;

add.s64 %rd1676, %rd178, %rd704;
mul.wide.u32 %rd1645, %r72, 8;
add.s32 %r1301, %r72, 64;
cvt.u64.u32	%rd1149, %r72;
st.shared.u64 [%rd708], %rd96;
cvt.u64.u32	%rd1153, %r1301;
st.shared.u64 [%rd1676], %rd97;
add.s64 %rd1157, %rd179, %rd1645;
ld.shared.u64 %rd1158, [%rd1157];
add.s64 %rd1159, %rd179, %rd704;
ld.shared.u64 %rd1160, [%rd1159];
st.shared.u64 [%rd1157], %rd1160;
st.shared.u64 [%rd1159], %rd1158;
add.s64 %rd1162, %rd180, %rd1149;
ld.shared.u8 %rs168, [%rd1162];
add.s64 %rd1163, %rd180, %rd1153;
ld.shared.u8 %rs169, [%rd1163];
st.shared.u8 [%rd1162], %rs169;
st.shared.u8 [%rd1163], %rs168;

BB9_209:
bar.sync 0;
add.s64 %rd1678, %rd178, %rd553;
ld.shared.u64 %rd98, [%rd1678];
ld.shared.u64 %rd99, [%rd557];
setp.ge.s64	%p169, %rd99, %rd98;
@%p169 bra BB9_211;

cvt.u64.u32	%rd1169, %r58;
add.s64 %rd1171, %rd180, %rd1169;
ld.shared.u8 %rs170, [%rd1171];
mov.u32 %r1411, 1;
setp.ne.s16	%p170, %rs170, 0;
@%p170 bra BB9_212;

BB9_211:
add.s32 %r1283, %r58, 32;
cvt.u64.u32	%rd1172, %r1283;
add.s64 %rd1174, %rd180, %rd1172;
ld.shared.u8 %rs171, [%rd1174];
setp.eq.s16	%p171, %rs171, 0;
selp.u32	%r1411, 1, 0, %p171;

BB9_212:
bfe.u32 %r938, %r16, 8, 1;
setp.ne.s32	%p172, %r1411, %r938;
@%p172 bra BB9_214;

add.s64 %rd1679, %rd178, %rd553;
mul.wide.u32 %rd1644, %r58, 8;
add.s32 %r1300, %r58, 32;
cvt.u64.u32	%rd1175, %r58;
st.shared.u64 [%rd557], %rd98;
cvt.u64.u32	%rd1179, %r1300;
st.shared.u64 [%rd1679], %rd99;
add.s64 %rd1183, %rd179, %rd1644;
ld.shared.u64 %rd1184, [%rd1183];
add.s64 %rd1185, %rd179, %rd553;
ld.shared.u64 %rd1186, [%rd1185];
st.shared.u64 [%rd1183], %rd1186;
st.shared.u64 [%rd1185], %rd1184;
add.s64 %rd1188, %rd180, %rd1175;
ld.shared.u8 %rs172, [%rd1188];
add.s64 %rd1189, %rd180, %rd1179;
ld.shared.u8 %rs173, [%rd1189];
st.shared.u8 [%rd1188], %rs173;
st.shared.u8 [%rd1189], %rs172;

BB9_214:
bar.sync 0;
ld.shared.u64 %rd100, [%rd430];
ld.shared.u64 %rd101, [%rd432];
setp.ge.s64	%p173, %rd101, %rd100;
@%p173 bra BB9_216;

and.b32 %r1323, %r16, 15;
sub.s32 %r1322, %r161, %r1323;
cvt.u64.u32	%rd1195, %r1322;
add.s64 %rd1197, %rd180, %rd1195;
ld.shared.u8 %rs174, [%rd1197];
mov.u32 %r1412, 1;
setp.ne.s16	%p174, %rs174, 0;
@%p174 bra BB9_217;

BB9_216:
and.b32 %r1326, %r16, 15;
sub.s32 %r1325, %r161, %r1326;
add.s32 %r1324, %r1325, 16;
cvt.u64.u32	%rd1198, %r1324;
add.s64 %rd1200, %rd180, %rd1198;
ld.shared.u8 %rs175, [%rd1200];
setp.eq.s16	%p175, %rs175, 0;
selp.u32	%r1412, 1, 0, %p175;

BB9_217:
bfe.u32 %r960, %r16, 8, 1;
setp.ne.s32	%p176, %r1412, %r960;
@%p176 bra BB9_219;

and.b32 %r1299, %r16, 15;
sub.s32 %r1298, %r161, %r1299;
add.s32 %r1297, %r1298, 16;
mul.wide.u32 %rd1643, %r1297, 8;
mul.wide.u32 %rd1642, %r1298, 8;
cvt.u64.u32	%rd1201, %r1298;
st.shared.u64 [%rd432], %rd100;
cvt.u64.u32	%rd1205, %r1297;
st.shared.u64 [%rd430], %rd101;
add.s64 %rd1209, %rd179, %rd1642;
ld.shared.u64 %rd1210, [%rd1209];
add.s64 %rd1211, %rd179, %rd1643;
ld.shared.u64 %rd1212, [%rd1211];
st.shared.u64 [%rd1209], %rd1212;
st.shared.u64 [%rd1211], %rd1210;
add.s64 %rd1214, %rd180, %rd1201;
ld.shared.u8 %rs176, [%rd1214];
add.s64 %rd1215, %rd180, %rd1205;
ld.shared.u8 %rs177, [%rd1215];
st.shared.u8 [%rd1214], %rs177;
st.shared.u8 [%rd1215], %rs176;

BB9_219:
bar.sync 0;
ld.shared.u64 %rd102, [%rd331];
ld.shared.u64 %rd103, [%rd333];
setp.ge.s64	%p177, %rd103, %rd102;
@%p177 bra BB9_221;

and.b32 %r1328, %r16, 7;
sub.s32 %r1327, %r161, %r1328;
cvt.u64.u32	%rd1221, %r1327;
add.s64 %rd1223, %rd180, %rd1221;
ld.shared.u8 %rs178, [%rd1223];
mov.u32 %r1413, 1;
setp.ne.s16	%p178, %rs178, 0;
@%p178 bra BB9_222;

BB9_221:
and.b32 %r1331, %r16, 7;
sub.s32 %r1330, %r161, %r1331;
add.s32 %r1329, %r1330, 8;
cvt.u64.u32	%rd1224, %r1329;
add.s64 %rd1226, %rd180, %rd1224;
ld.shared.u8 %rs179, [%rd1226];
setp.eq.s16	%p179, %rs179, 0;
selp.u32	%r1413, 1, 0, %p179;

BB9_222:
bfe.u32 %r982, %r16, 8, 1;
setp.ne.s32	%p180, %r1413, %r982;
@%p180 bra BB9_224;

and.b32 %r1296, %r16, 7;
sub.s32 %r1295, %r161, %r1296;
add.s32 %r1294, %r1295, 8;
mul.wide.u32 %rd1641, %r1294, 8;
mul.wide.u32 %rd1640, %r1295, 8;
cvt.u64.u32	%rd1227, %r1295;
st.shared.u64 [%rd333], %rd102;
cvt.u64.u32	%rd1231, %r1294;
st.shared.u64 [%rd331], %rd103;
add.s64 %rd1235, %rd179, %rd1640;
ld.shared.u64 %rd1236, [%rd1235];
add.s64 %rd1237, %rd179, %rd1641;
ld.shared.u64 %rd1238, [%rd1237];
st.shared.u64 [%rd1235], %rd1238;
st.shared.u64 [%rd1237], %rd1236;
add.s64 %rd1240, %rd180, %rd1227;
ld.shared.u8 %rs180, [%rd1240];
add.s64 %rd1241, %rd180, %rd1231;
ld.shared.u8 %rs181, [%rd1241];
st.shared.u8 [%rd1240], %rs181;
st.shared.u8 [%rd1241], %rs180;

BB9_224:
bar.sync 0;
ld.shared.u64 %rd104, [%rd258];
ld.shared.u64 %rd105, [%rd260];
setp.ge.s64	%p181, %rd105, %rd104;
@%p181 bra BB9_226;

and.b32 %r1333, %r16, 3;
sub.s32 %r1332, %r161, %r1333;
cvt.u64.u32	%rd1247, %r1332;
add.s64 %rd1249, %rd180, %rd1247;
ld.shared.u8 %rs182, [%rd1249];
mov.u32 %r1414, 1;
setp.ne.s16	%p182, %rs182, 0;
@%p182 bra BB9_227;

BB9_226:
and.b32 %r1336, %r16, 3;
sub.s32 %r1335, %r161, %r1336;
add.s32 %r1334, %r1335, 4;
cvt.u64.u32	%rd1250, %r1334;
add.s64 %rd1252, %rd180, %rd1250;
ld.shared.u8 %rs183, [%rd1252];
setp.eq.s16	%p183, %rs183, 0;
selp.u32	%r1414, 1, 0, %p183;

BB9_227:
bfe.u32 %r1004, %r16, 8, 1;
setp.ne.s32	%p184, %r1414, %r1004;
@%p184 bra BB9_229;

and.b32 %r1293, %r16, 3;
sub.s32 %r1292, %r161, %r1293;
add.s32 %r1291, %r1292, 4;
mul.wide.u32 %rd1639, %r1291, 8;
mul.wide.u32 %rd1638, %r1292, 8;
cvt.u64.u32	%rd1253, %r1292;
st.shared.u64 [%rd260], %rd104;
cvt.u64.u32	%rd1257, %r1291;
st.shared.u64 [%rd258], %rd105;
add.s64 %rd1261, %rd179, %rd1638;
ld.shared.u64 %rd1262, [%rd1261];
add.s64 %rd1263, %rd179, %rd1639;
ld.shared.u64 %rd1264, [%rd1263];
st.shared.u64 [%rd1261], %rd1264;
st.shared.u64 [%rd1263], %rd1262;
add.s64 %rd1266, %rd180, %rd1253;
ld.shared.u8 %rs184, [%rd1266];
add.s64 %rd1267, %rd180, %rd1257;
ld.shared.u8 %rs185, [%rd1267];
st.shared.u8 [%rd1266], %rs185;
st.shared.u8 [%rd1267], %rs184;

BB9_229:
bar.sync 0;
ld.shared.u64 %rd106, [%rd211];
ld.shared.u64 %rd107, [%rd213];
setp.ge.s64	%p185, %rd107, %rd106;
@%p185 bra BB9_231;

and.b32 %r1338, %r16, 1;
sub.s32 %r1337, %r161, %r1338;
cvt.u64.u32	%rd1273, %r1337;
add.s64 %rd1275, %rd180, %rd1273;
ld.shared.u8 %rs186, [%rd1275];
mov.u32 %r1415, 1;
setp.ne.s16	%p186, %rs186, 0;
@%p186 bra BB9_232;

BB9_231:
and.b32 %r1341, %r16, 1;
sub.s32 %r1340, %r161, %r1341;
add.s32 %r1339, %r1340, 2;
cvt.u64.u32	%rd1276, %r1339;
add.s64 %rd1278, %rd180, %rd1276;
ld.shared.u8 %rs187, [%rd1278];
setp.eq.s16	%p187, %rs187, 0;
selp.u32	%r1415, 1, 0, %p187;

BB9_232:
bfe.u32 %r1026, %r16, 8, 1;
setp.ne.s32	%p188, %r1415, %r1026;
@%p188 bra BB9_234;

and.b32 %r1290, %r16, 1;
sub.s32 %r1289, %r161, %r1290;
add.s32 %r1288, %r1289, 2;
mul.wide.u32 %rd1637, %r1288, 8;
mul.wide.u32 %rd1636, %r1289, 8;
cvt.u64.u32	%rd1279, %r1289;
st.shared.u64 [%rd213], %rd106;
cvt.u64.u32	%rd1283, %r1288;
st.shared.u64 [%rd211], %rd107;
add.s64 %rd1287, %rd179, %rd1636;
ld.shared.u64 %rd1288, [%rd1287];
add.s64 %rd1289, %rd179, %rd1637;
ld.shared.u64 %rd1290, [%rd1289];
st.shared.u64 [%rd1287], %rd1290;
st.shared.u64 [%rd1289], %rd1288;
add.s64 %rd1292, %rd180, %rd1279;
ld.shared.u8 %rs188, [%rd1292];
add.s64 %rd1293, %rd180, %rd1283;
ld.shared.u8 %rs189, [%rd1293];
st.shared.u8 [%rd1292], %rs189;
st.shared.u8 [%rd1293], %rs188;

BB9_234:
bar.sync 0;
ld.shared.u64 %rd108, [%rd191+8];
ld.shared.u64 %rd109, [%rd191];
setp.ge.s64	%p189, %rd109, %rd108;
@%p189 bra BB9_236;

cvt.u64.u32	%rd1297, %r161;
add.s64 %rd1299, %rd180, %rd1297;
ld.shared.u8 %rs190, [%rd1299];
mov.u32 %r1416, 1;
setp.ne.s16	%p190, %rs190, 0;
@%p190 bra BB9_237;

BB9_236:
cvt.u64.u32	%rd1300, %r161;
add.s64 %rd1302, %rd180, %rd1300;
ld.shared.u8 %rs191, [%rd1302+1];
setp.eq.s16	%p191, %rs191, 0;
selp.u32	%r1416, 1, 0, %p191;

BB9_237:
bfe.u32 %r1040, %r16, 8, 1;
setp.ne.s32	%p192, %r1416, %r1040;
@%p192 bra BB9_239;

mul.wide.u32 %rd1635, %r161, 8;
cvt.u64.u32	%rd1303, %r161;
st.shared.u64 [%rd191], %rd108;
st.shared.u64 [%rd191+8], %rd109;
add.s64 %rd1308, %rd179, %rd1635;
ld.shared.u64 %rd1309, [%rd1308];
ld.shared.u64 %rd1310, [%rd1308+8];
st.shared.u64 [%rd1308], %rd1310;
st.shared.u64 [%rd1308+8], %rd1309;
add.s64 %rd1312, %rd180, %rd1303;
ld.shared.u8 %rs192, [%rd1312];
ld.shared.u8 %rs193, [%rd1312+1];
st.shared.u8 [%rd1312], %rs193;
st.shared.u8 [%rd1312+1], %rs192;

BB9_239:
mov.u32 %r1417, 512;

BB9_240:
bar.sync 0;
add.s32 %r1045, %r1417, -1;
and.b32 %r1046, %r1045, %r16;
sub.s32 %r1048, %r161, %r1046;
add.s32 %r1049, %r1048, %r1417;
cvt.u64.u32	%rd110, %r1049;
mul.wide.u32 %rd1313, %r1049, 8;
add.s64 %rd111, %rd178, %rd1313;
add.s64 %rd112, %rd180, %rd110;
cvt.u64.u32	%rd113, %r1048;
mul.wide.u32 %rd1316, %r1048, 8;
add.s64 %rd114, %rd178, %rd1316;
ld.shared.u64 %rd115, [%rd111];
ld.shared.u64 %rd116, [%rd114];
add.s64 %rd117, %rd180, %rd113;
setp.ge.s64	%p193, %rd116, %rd115;
@%p193 bra BB9_242;

ld.shared.u8 %rs194, [%rd117];
mov.u32 %r1418, 1;
setp.ne.s16	%p194, %rs194, 0;
@%p194 bra BB9_243;

BB9_242:
ld.shared.u8 %rs195, [%rd112];
setp.eq.s16	%p195, %rs195, 0;
selp.u32	%r1418, 1, 0, %p195;

BB9_243:
bfe.u32 %r1052, %r16, 9, 1;
setp.ne.s32	%p196, %r1418, %r1052;
@%p196 bra BB9_245;

shl.b64 %rd1317, %rd110, 3;
add.s64 %rd1319, %rd179, %rd1317;
st.shared.u64 [%rd114], %rd115;
st.shared.u64 [%rd111], %rd116;
shl.b64 %rd1320, %rd113, 3;
add.s64 %rd1321, %rd179, %rd1320;
ld.shared.u64 %rd1322, [%rd1321];
ld.shared.u64 %rd1323, [%rd1319];
st.shared.u64 [%rd1321], %rd1323;
st.shared.u64 [%rd1319], %rd1322;
ld.shared.u8 %rs196, [%rd117];
ld.shared.u8 %rs197, [%rd112];
st.shared.u8 [%rd117], %rs197;
st.shared.u8 [%rd112], %rs196;

BB9_245:
shr.u32 %r128, %r1417, 1;
bar.sync 0;
add.s32 %r1053, %r128, -1;
and.b32 %r1055, %r1053, %r16;
sub.s32 %r1057, %r161, %r1055;
add.s32 %r1058, %r1057, %r128;
cvt.u64.u32	%rd118, %r1058;
mul.wide.u32 %rd1324, %r1058, 8;
add.s64 %rd119, %rd178, %rd1324;
add.s64 %rd120, %rd180, %rd118;
cvt.u64.u32	%rd121, %r1057;
mul.wide.u32 %rd1327, %r1057, 8;
add.s64 %rd122, %rd178, %rd1327;
ld.shared.u64 %rd123, [%rd119];
ld.shared.u64 %rd124, [%rd122];
add.s64 %rd125, %rd180, %rd121;
setp.ge.s64	%p197, %rd124, %rd123;
@%p197 bra BB9_247;

ld.shared.u8 %rs198, [%rd125];
mov.u32 %r1419, 1;
setp.ne.s16	%p198, %rs198, 0;
@%p198 bra BB9_248;

BB9_247:
ld.shared.u8 %rs199, [%rd120];
setp.eq.s16	%p199, %rs199, 0;
selp.u32	%r1419, 1, 0, %p199;

BB9_248:
bfe.u32 %r1061, %r16, 9, 1;
setp.ne.s32	%p200, %r1419, %r1061;
@%p200 bra BB9_250;

shl.b64 %rd1328, %rd118, 3;
add.s64 %rd1330, %rd179, %rd1328;
st.shared.u64 [%rd122], %rd123;
st.shared.u64 [%rd119], %rd124;
shl.b64 %rd1331, %rd121, 3;
add.s64 %rd1332, %rd179, %rd1331;
ld.shared.u64 %rd1333, [%rd1332];
ld.shared.u64 %rd1334, [%rd1330];
st.shared.u64 [%rd1332], %rd1334;
st.shared.u64 [%rd1330], %rd1333;
ld.shared.u8 %rs200, [%rd125];
ld.shared.u8 %rs201, [%rd120];
st.shared.u8 [%rd125], %rs201;
st.shared.u8 [%rd120], %rs200;

BB9_250:
shr.u32 %r1417, %r1417, 2;
setp.ne.s32	%p201, %r1417, 0;
@%p201 bra BB9_240;

bar.sync 0;
and.b32 %r1062, %r16, 1023;
sub.s32 %r1063, %r161, %r1062;
add.s32 %r1064, %r1063, 1024;
cvt.u64.u32	%rd126, %r1064;
mul.wide.u32 %rd1335, %r1064, 8;
add.s64 %rd127, %rd178, %rd1335;
cvt.u64.u32	%rd128, %r1063;
mul.wide.u32 %rd1337, %r1063, 8;
add.s64 %rd129, %rd178, %rd1337;
ld.shared.u64 %rd130, [%rd127];
ld.shared.u64 %rd131, [%rd129];
add.s64 %rd132, %rd180, %rd128;
setp.ge.s64	%p202, %rd131, %rd130;
@%p202 bra BB9_253;

ld.shared.u8 %rs202, [%rd132];
setp.ne.s16	%p203, %rs202, 0;
@%p203 bra BB9_255;

BB9_253:
add.s64 %rd133, %rd180, %rd126;
ld.shared.u8 %rs1, [%rd133];
setp.eq.s16	%p204, %rs1, 0;
@%p204 bra BB9_255;

shl.b64 %rd1340, %rd126, 3;
add.s64 %rd1342, %rd179, %rd1340;
st.shared.u64 [%rd129], %rd130;
st.shared.u64 [%rd127], %rd131;
shl.b64 %rd1343, %rd128, 3;
add.s64 %rd1344, %rd179, %rd1343;
ld.shared.u64 %rd1345, [%rd1344];
ld.shared.u64 %rd1346, [%rd1342];
st.shared.u64 [%rd1344], %rd1346;
st.shared.u64 [%rd1342], %rd1345;
ld.shared.u8 %rs203, [%rd132];
st.shared.u8 [%rd132], %rs1;
st.shared.u8 [%rd133], %rs203;

BB9_255:
bar.sync 0;
and.b32 %r1066, %r16, 511;
sub.s32 %r1068, %r161, %r1066;
add.s32 %r1069, %r1068, 512;
cvt.u64.u32	%rd134, %r1069;
mul.wide.u32 %rd1347, %r1069, 8;
add.s64 %rd135, %rd178, %rd1347;
cvt.u64.u32	%rd136, %r1068;
mul.wide.u32 %rd1349, %r1068, 8;
add.s64 %rd137, %rd178, %rd1349;
ld.shared.u64 %rd138, [%rd135];
ld.shared.u64 %rd139, [%rd137];
add.s64 %rd140, %rd180, %rd136;
setp.ge.s64	%p205, %rd139, %rd138;
@%p205 bra BB9_257;

ld.shared.u8 %rs204, [%rd140];
setp.ne.s16	%p206, %rs204, 0;
@%p206 bra BB9_259;

BB9_257:
add.s64 %rd141, %rd180, %rd134;
ld.shared.u8 %rs2, [%rd141];
setp.eq.s16	%p207, %rs2, 0;
@%p207 bra BB9_259;

shl.b64 %rd1352, %rd134, 3;
add.s64 %rd1354, %rd179, %rd1352;
st.shared.u64 [%rd137], %rd138;
st.shared.u64 [%rd135], %rd139;
shl.b64 %rd1355, %rd136, 3;
add.s64 %rd1356, %rd179, %rd1355;
ld.shared.u64 %rd1357, [%rd1356];
ld.shared.u64 %rd1358, [%rd1354];
st.shared.u64 [%rd1356], %rd1358;
st.shared.u64 [%rd1354], %rd1357;
ld.shared.u8 %rs205, [%rd140];
st.shared.u8 [%rd140], %rs2;
st.shared.u8 [%rd141], %rs205;

BB9_259:
bar.sync 0;
add.s64 %rd1614, %rd178, %rd1084;
ld.shared.u64 %rd142, [%rd1614];
ld.shared.u64 %rd143, [%rd1088];
setp.ge.s64	%p208, %rd143, %rd142;
@%p208 bra BB9_261;

cvt.u64.u32	%rd1364, %r106;
add.s64 %rd1366, %rd180, %rd1364;
ld.shared.u8 %rs206, [%rd1366];
setp.ne.s16	%p209, %rs206, 0;
@%p209 bra BB9_263;

BB9_261:
add.s32 %r1284, %r106, 256;
cvt.u64.u32	%rd1367, %r1284;
add.s64 %rd1369, %rd180, %rd1367;
ld.shared.u8 %rs3, [%rd1369];
setp.eq.s16	%p210, %rs3, 0;
@%p210 bra BB9_263;

mul.wide.u32 %rd1631, %r106, 8;
add.s64 %rd1615, %rd178, %rd1084;
cvt.u64.u32	%rd1370, %r106;
st.shared.u64 [%rd1088], %rd142;
st.shared.u64 [%rd1615], %rd143;
add.s64 %rd1378, %rd179, %rd1631;
ld.shared.u64 %rd1379, [%rd1378];
add.s64 %rd1380, %rd179, %rd1084;
ld.shared.u64 %rd1381, [%rd1380];
st.shared.u64 [%rd1378], %rd1381;
st.shared.u64 [%rd1380], %rd1379;
add.s64 %rd1383, %rd180, %rd1370;
ld.shared.u8 %rs207, [%rd1383];
st.shared.u8 [%rd1383], %rs3;
st.shared.u8 [%rd1369], %rs207;

BB9_263:
bar.sync 0;
add.s64 %rd1616, %rd178, %rd881;
ld.shared.u64 %rd144, [%rd1616];
ld.shared.u64 %rd145, [%rd885];
setp.ge.s64	%p211, %rd145, %rd144;
@%p211 bra BB9_265;

cvt.u64.u32	%rd1390, %r88;
add.s64 %rd1392, %rd180, %rd1390;
ld.shared.u8 %rs208, [%rd1392];
setp.ne.s16	%p212, %rs208, 0;
@%p212 bra BB9_267;

BB9_265:
add.s32 %r1285, %r88, 128;
cvt.u64.u32	%rd1393, %r1285;
add.s64 %rd1395, %rd180, %rd1393;
ld.shared.u8 %rs4, [%rd1395];
setp.eq.s16	%p213, %rs4, 0;
@%p213 bra BB9_267;

mul.wide.u32 %rd1632, %r88, 8;
add.s64 %rd1617, %rd178, %rd881;
cvt.u64.u32	%rd1396, %r88;
st.shared.u64 [%rd885], %rd144;
st.shared.u64 [%rd1617], %rd145;
add.s64 %rd1404, %rd179, %rd1632;
ld.shared.u64 %rd1405, [%rd1404];
add.s64 %rd1406, %rd179, %rd881;
ld.shared.u64 %rd1407, [%rd1406];
st.shared.u64 [%rd1404], %rd1407;
st.shared.u64 [%rd1406], %rd1405;
add.s64 %rd1409, %rd180, %rd1396;
ld.shared.u8 %rs209, [%rd1409];
st.shared.u8 [%rd1409], %rs4;
st.shared.u8 [%rd1395], %rs209;

BB9_267:
bar.sync 0;
add.s64 %rd1618, %rd178, %rd704;
ld.shared.u64 %rd146, [%rd1618];
ld.shared.u64 %rd147, [%rd708];
setp.ge.s64	%p214, %rd147, %rd146;
@%p214 bra BB9_269;

cvt.u64.u32	%rd1416, %r72;
add.s64 %rd1418, %rd180, %rd1416;
ld.shared.u8 %rs210, [%rd1418];
setp.ne.s16	%p215, %rs210, 0;
@%p215 bra BB9_271;

BB9_269:
add.s32 %r1286, %r72, 64;
cvt.u64.u32	%rd1419, %r1286;
add.s64 %rd1421, %rd180, %rd1419;
ld.shared.u8 %rs5, [%rd1421];
setp.eq.s16	%p216, %rs5, 0;
@%p216 bra BB9_271;

mul.wide.u32 %rd1633, %r72, 8;
add.s64 %rd1619, %rd178, %rd704;
cvt.u64.u32	%rd1422, %r72;
st.shared.u64 [%rd708], %rd146;
st.shared.u64 [%rd1619], %rd147;
add.s64 %rd1430, %rd179, %rd1633;
ld.shared.u64 %rd1431, [%rd1430];
add.s64 %rd1432, %rd179, %rd704;
ld.shared.u64 %rd1433, [%rd1432];
st.shared.u64 [%rd1430], %rd1433;
st.shared.u64 [%rd1432], %rd1431;
add.s64 %rd1435, %rd180, %rd1422;
ld.shared.u8 %rs211, [%rd1435];
st.shared.u8 [%rd1435], %rs5;
st.shared.u8 [%rd1421], %rs211;

BB9_271:
bar.sync 0;
add.s64 %rd1620, %rd178, %rd553;
ld.shared.u64 %rd148, [%rd1620];
ld.shared.u64 %rd149, [%rd557];
setp.ge.s64	%p217, %rd149, %rd148;
@%p217 bra BB9_273;

cvt.u64.u32	%rd1442, %r58;
add.s64 %rd1444, %rd180, %rd1442;
ld.shared.u8 %rs212, [%rd1444];
setp.ne.s16	%p218, %rs212, 0;
@%p218 bra BB9_275;

BB9_273:
add.s32 %r1287, %r58, 32;
cvt.u64.u32	%rd1445, %r1287;
add.s64 %rd1447, %rd180, %rd1445;
ld.shared.u8 %rs6, [%rd1447];
setp.eq.s16	%p219, %rs6, 0;
@%p219 bra BB9_275;

mul.wide.u32 %rd1634, %r58, 8;
add.s64 %rd1621, %rd178, %rd553;
cvt.u64.u32	%rd1448, %r58;
st.shared.u64 [%rd557], %rd148;
st.shared.u64 [%rd1621], %rd149;
add.s64 %rd1456, %rd179, %rd1634;
ld.shared.u64 %rd1457, [%rd1456];
add.s64 %rd1458, %rd179, %rd553;
ld.shared.u64 %rd1459, [%rd1458];
st.shared.u64 [%rd1456], %rd1459;
st.shared.u64 [%rd1458], %rd1457;
add.s64 %rd1461, %rd180, %rd1448;
ld.shared.u8 %rs213, [%rd1461];
st.shared.u8 [%rd1461], %rs6;
st.shared.u8 [%rd1447], %rs213;

BB9_275:
bar.sync 0;
ld.shared.u64 %rd150, [%rd430];
ld.shared.u64 %rd151, [%rd432];
setp.ge.s64	%p220, %rd151, %rd150;
@%p220 bra BB9_277;

and.b32 %r1279, %r16, 15;
sub.s32 %r1278, %r161, %r1279;
cvt.u64.u32	%rd1468, %r1278;
add.s64 %rd1470, %rd180, %rd1468;
ld.shared.u8 %rs214, [%rd1470];
setp.ne.s16	%p221, %rs214, 0;
@%p221 bra BB9_279;

BB9_277:
and.b32 %r1242, %r16, 15;
sub.s32 %r1241, %r161, %r1242;
add.s32 %r1240, %r1241, 16;
cvt.u64.u32	%rd1471, %r1240;
add.s64 %rd1473, %rd180, %rd1471;
ld.shared.u8 %rs7, [%rd1473];
setp.eq.s16	%p222, %rs7, 0;
@%p222 bra BB9_279;

and.b32 %r1245, %r16, 15;
sub.s32 %r1244, %r161, %r1245;
add.s32 %r1243, %r1244, 16;
mul.wide.u32 %rd1623, %r1243, 8;
mul.wide.u32 %rd1622, %r1244, 8;
cvt.u64.u32	%rd1474, %r1244;
st.shared.u64 [%rd432], %rd150;
st.shared.u64 [%rd430], %rd151;
add.s64 %rd1482, %rd179, %rd1622;
ld.shared.u64 %rd1483, [%rd1482];
add.s64 %rd1484, %rd179, %rd1623;
ld.shared.u64 %rd1485, [%rd1484];
st.shared.u64 [%rd1482], %rd1485;
st.shared.u64 [%rd1484], %rd1483;
add.s64 %rd1487, %rd180, %rd1474;
ld.shared.u8 %rs215, [%rd1487];
st.shared.u8 [%rd1487], %rs7;
st.shared.u8 [%rd1473], %rs215;

BB9_279:
bar.sync 0;
ld.shared.u64 %rd152, [%rd331];
ld.shared.u64 %rd153, [%rd333];
setp.ge.s64	%p223, %rd153, %rd152;
@%p223 bra BB9_281;

and.b32 %r1277, %r16, 7;
sub.s32 %r1276, %r161, %r1277;
cvt.u64.u32	%rd1494, %r1276;
add.s64 %rd1496, %rd180, %rd1494;
ld.shared.u8 %rs216, [%rd1496];
setp.ne.s16	%p224, %rs216, 0;
@%p224 bra BB9_283;

BB9_281:
and.b32 %r1248, %r16, 7;
sub.s32 %r1247, %r161, %r1248;
add.s32 %r1246, %r1247, 8;
cvt.u64.u32	%rd1497, %r1246;
add.s64 %rd1499, %rd180, %rd1497;
ld.shared.u8 %rs8, [%rd1499];
setp.eq.s16	%p225, %rs8, 0;
@%p225 bra BB9_283;

and.b32 %r1251, %r16, 7;
sub.s32 %r1250, %r161, %r1251;
add.s32 %r1249, %r1250, 8;
mul.wide.u32 %rd1625, %r1249, 8;
mul.wide.u32 %rd1624, %r1250, 8;
cvt.u64.u32	%rd1500, %r1250;
st.shared.u64 [%rd333], %rd152;
st.shared.u64 [%rd331], %rd153;
add.s64 %rd1508, %rd179, %rd1624;
ld.shared.u64 %rd1509, [%rd1508];
add.s64 %rd1510, %rd179, %rd1625;
ld.shared.u64 %rd1511, [%rd1510];
st.shared.u64 [%rd1508], %rd1511;
st.shared.u64 [%rd1510], %rd1509;
add.s64 %rd1513, %rd180, %rd1500;
ld.shared.u8 %rs217, [%rd1513];
st.shared.u8 [%rd1513], %rs8;
st.shared.u8 [%rd1499], %rs217;

BB9_283:
bar.sync 0;
ld.shared.u64 %rd154, [%rd258];
ld.shared.u64 %rd155, [%rd260];
setp.ge.s64	%p226, %rd155, %rd154;
@%p226 bra BB9_285;

and.b32 %r1275, %r16, 3;
sub.s32 %r1274, %r161, %r1275;
cvt.u64.u32	%rd1520, %r1274;
add.s64 %rd1522, %rd180, %rd1520;
ld.shared.u8 %rs218, [%rd1522];
setp.ne.s16	%p227, %rs218, 0;
@%p227 bra BB9_287;

BB9_285:
and.b32 %r1254, %r16, 3;
sub.s32 %r1253, %r161, %r1254;
add.s32 %r1252, %r1253, 4;
cvt.u64.u32	%rd1523, %r1252;
add.s64 %rd1525, %rd180, %rd1523;
ld.shared.u8 %rs9, [%rd1525];
setp.eq.s16	%p228, %rs9, 0;
@%p228 bra BB9_287;

and.b32 %r1257, %r16, 3;
sub.s32 %r1256, %r161, %r1257;
add.s32 %r1255, %r1256, 4;
mul.wide.u32 %rd1627, %r1255, 8;
mul.wide.u32 %rd1626, %r1256, 8;
cvt.u64.u32	%rd1526, %r1256;
st.shared.u64 [%rd260], %rd154;
st.shared.u64 [%rd258], %rd155;
add.s64 %rd1534, %rd179, %rd1626;
ld.shared.u64 %rd1535, [%rd1534];
add.s64 %rd1536, %rd179, %rd1627;
ld.shared.u64 %rd1537, [%rd1536];
st.shared.u64 [%rd1534], %rd1537;
st.shared.u64 [%rd1536], %rd1535;
add.s64 %rd1539, %rd180, %rd1526;
ld.shared.u8 %rs219, [%rd1539];
st.shared.u8 [%rd1539], %rs9;
st.shared.u8 [%rd1525], %rs219;

BB9_287:
bar.sync 0;
ld.shared.u64 %rd156, [%rd211];
ld.shared.u64 %rd157, [%rd213];
setp.ge.s64	%p229, %rd157, %rd156;
@%p229 bra BB9_289;

and.b32 %r1273, %r16, 1;
sub.s32 %r1272, %r161, %r1273;
cvt.u64.u32	%rd1546, %r1272;
add.s64 %rd1548, %rd180, %rd1546;
ld.shared.u8 %rs220, [%rd1548];
setp.ne.s16	%p230, %rs220, 0;
@%p230 bra BB9_291;

BB9_289:
and.b32 %r1260, %r16, 1;
sub.s32 %r1259, %r161, %r1260;
add.s32 %r1258, %r1259, 2;
cvt.u64.u32	%rd1549, %r1258;
add.s64 %rd1551, %rd180, %rd1549;
ld.shared.u8 %rs10, [%rd1551];
setp.eq.s16	%p231, %rs10, 0;
@%p231 bra BB9_291;

and.b32 %r1263, %r16, 1;
sub.s32 %r1262, %r161, %r1263;
add.s32 %r1261, %r1262, 2;
mul.wide.u32 %rd1629, %r1261, 8;
mul.wide.u32 %rd1628, %r1262, 8;
cvt.u64.u32	%rd1552, %r1262;
st.shared.u64 [%rd213], %rd156;
st.shared.u64 [%rd211], %rd157;
add.s64 %rd1560, %rd179, %rd1628;
ld.shared.u64 %rd1561, [%rd1560];
add.s64 %rd1562, %rd179, %rd1629;
ld.shared.u64 %rd1563, [%rd1562];
st.shared.u64 [%rd1560], %rd1563;
st.shared.u64 [%rd1562], %rd1561;
add.s64 %rd1565, %rd180, %rd1552;
ld.shared.u8 %rs221, [%rd1565];
st.shared.u8 [%rd1565], %rs10;
st.shared.u8 [%rd1551], %rs221;

BB9_291:
bar.sync 0;
ld.shared.u64 %rd158, [%rd191+8];
ld.shared.u64 %rd159, [%rd191];
setp.ge.s64	%p232, %rd159, %rd158;
@%p232 bra BB9_293;

cvt.u64.u32	%rd1570, %r161;
add.s64 %rd1572, %rd180, %rd1570;
ld.shared.u8 %rs222, [%rd1572];
setp.ne.s16	%p233, %rs222, 0;
@%p233 bra BB9_295;

BB9_293:
cvt.u64.u32	%rd1573, %r161;
add.s64 %rd1575, %rd180, %rd1573;
ld.shared.u8 %rs11, [%rd1575+1];
setp.eq.s16	%p234, %rs11, 0;
@%p234 bra BB9_295;

mul.wide.u32 %rd1630, %r161, 8;
st.shared.u64 [%rd191], %rd158;
st.shared.u64 [%rd191+8], %rd159;
add.s64 %rd1581, %rd179, %rd1630;
ld.shared.u64 %rd1582, [%rd1581];
ld.shared.u64 %rd1583, [%rd1581+8];
st.shared.u64 [%rd1581], %rd1583;
st.shared.u64 [%rd1581+8], %rd1582;
ld.shared.u8 %rs223, [%rd1575];
st.shared.u8 [%rd1575], %rs11;
st.shared.u8 [%rd1575+1], %rs223;

BB9_295:
ld.param.u32 %r1264, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
setp.lt.u32	%p236, %r16, %r1264;
bar.sync 0;
@!%p236 bra BB9_297;
bra.uni BB9_296;

BB9_296:
ld.param.u32 %r1271, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1270, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u64 %rd1589, [%rd13];
mad.lo.s32 %r1232, %r16, %r1270, %r4;
cvta.to.global.u64 %rd1590, %rd8;
mul.wide.u32 %rd1591, %r1232, 8;
add.s64 %rd1592, %rd1590, %rd1591;
st.global.u64 [%rd1592], %rd1589;
ld.shared.u64 %rd1595, [%rd14];
ld.local.u64 %rd1596, [%rd2];
cvta.to.global.u64 %rd1597, %rd1596;
mad.lo.s32 %r1233, %r16, %r1271, %r15;
mul.wide.u32 %rd1598, %r1233, 8;
add.s64 %rd1599, %rd1597, %rd1598;
st.global.u64 [%rd1599], %rd1595;

BB9_297:
ld.param.u32 %r1266, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
add.s32 %r1265, %r16, 1024;
setp.ge.u32	%p237, %r1265, %r1266;
@%p237 bra BB9_299;

add.s32 %r1269, %r16, 1024;
ld.param.u32 %r1268, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1267, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u64 %rd1603, [%rd13+8192];
mad.lo.s32 %r1238, %r1269, %r1267, %r4;
cvta.to.global.u64 %rd1604, %rd8;
mul.wide.u32 %rd1605, %r1238, 8;
add.s64 %rd1606, %rd1604, %rd1605;
st.global.u64 [%rd1606], %rd1603;
ld.shared.u64 %rd1609, [%rd14+8192];
ld.local.u64 %rd1610, [%rd2];
cvta.to.global.u64 %rd1611, %rd1610;
mad.lo.s32 %r1239, %r1269, %r1268, %r15;
mul.wide.u32 %rd1612, %r1239, 8;
add.s64 %rd1613, %rd1611, %rd1612;
st.global.u64 [%rd1613], %rd1609;

BB9_299:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot10[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<226>;
.reg .b16 %rs<213>;
.reg .b32 %r<1368>;
.reg .b64 %rd<1674>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[8192];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[8192];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[1024];

mov.u64 %rd1673, __local_depot10;
cvta.local.u64 %SP, %rd1673;
ld.param.u32 %r128, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r129, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r130, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r131, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd3, _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd130, %SP, 0;
cvta.to.local.u64 %rd2, %rd130;
mov.u32 %r1319, 0;
mov.pred %p4, 0;
@%p4 bra BB10_2;

BB10_1:
mul.wide.s32 %rd131, %r1319, 8;
add.s64 %rd132, %rd3, %rd131;
ld.param.u64 %rd133, [%rd132];
add.s64 %rd134, %rd2, %rd131;
st.local.u64 [%rd134], %rd133;
add.s32 %r1319, %r1319, 1;
setp.lt.u32	%p5, %r1319, 27;
@%p5 bra BB10_1;

BB10_2:
mov.u32 %r133, %nctaid.y;
mov.u32 %r134, %ctaid.z;
mov.u32 %r135, %ctaid.y;
mad.lo.s32 %r136, %r133, %r134, %r135;
mov.u32 %r137, %nctaid.x;
mov.u32 %r138, %ctaid.x;
mad.lo.s32 %r1321, %r136, %r137, %r138;
setp.ge.u32	%p6, %r1321, %r128;
@%p6 bra BB10_283;

ld.param.u32 %r140, [%rd1+12];
ld.param.u32 %r141, [%rd1+112];
rem.u32 %r142, %r1321, %r140;
mul.lo.s32 %r143, %r141, %r142;
div.u32 %r144, %r1321, %r140;
ld.param.u32 %r145, [%rd1+108];
mad.lo.s32 %r4, %r145, %r144, %r143;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r1320, %r5, -1;
mov.u32 %r1322, 0;
setp.lt.s32	%p7, %r1320, 1;
@%p7 bra BB10_6;

mul.wide.s32 %rd135, %r5, 4;
add.s64 %rd1665, %rd2, %rd135;
mov.u32 %r1322, 0;

BB10_5:
ld.local.u32 %r147, [%rd1665+4];
rem.u32 %r148, %r1321, %r147;
ld.local.u32 %r149, [%rd1665+104];
mad.lo.s32 %r1322, %r149, %r148, %r1322;
div.u32 %r1321, %r1321, %r147;
add.s64 %rd1665, %rd1665, -4;
add.s32 %r1320, %r1320, -1;
setp.gt.s32	%p8, %r1320, 0;
@%p8 bra BB10_5;

BB10_6:
ld.param.u64 %rd8, [%rd1];
ld.local.u32 %r150, [%rd2+108];
mad.lo.s32 %r15, %r150, %r1321, %r1322;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 512;
setp.lt.u32	%p1, %r16, %r129;
mov.u64 %rd136, 0;
setp.ge.u32	%p9, %r16, %r129;
mov.u64 %rd1672, %rd136;
@%p9 bra BB10_8;

cvta.to.global.u64 %rd137, %rd8;
mad.lo.s32 %r151, %r16, %r130, %r4;
mul.wide.u32 %rd138, %r151, 8;
add.s64 %rd139, %rd137, %rd138;
ld.global.u64 %rd9, [%rd139];
mov.u64 %rd1672, %rd9;

BB10_8:
mov.u64 %rd10, %rd1672;
mov.u64 %rd1671, %rd136;
@%p9 bra BB10_10;

ld.local.u64 %rd141, [%rd2];
cvta.to.global.u64 %rd142, %rd141;
mad.lo.s32 %r152, %r16, %r131, %r15;
mul.wide.u32 %rd143, %r152, 8;
add.s64 %rd144, %rd142, %rd143;
ld.global.u64 %rd1671, [%rd144];

BB10_10:
selp.u16	%rs11, 1, 0, %p1;
cvt.s64.s32	%rd146, %r16;
mul.wide.s32 %rd147, %r16, 8;
mov.u64 %rd148, _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd13, %rd148, %rd147;
st.shared.u64 [%rd13], %rd10;
mov.u64 %rd149, _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd14, %rd149, %rd147;
st.shared.u64 [%rd14], %rd1671;
mov.u64 %rd150, _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd15, %rd150, %rd146;
st.shared.u8 [%rd15], %rs11;
setp.lt.u32	%p2, %r17, %r129;
setp.ge.u32	%p11, %r17, %r129;
mov.u64 %rd1670, %rd136;
@%p11 bra BB10_12;

cvta.to.global.u64 %rd151, %rd8;
mad.lo.s32 %r153, %r17, %r130, %r4;
mul.wide.u32 %rd152, %r153, 8;
add.s64 %rd153, %rd151, %rd152;
ld.global.u64 %rd1670, [%rd153];

BB10_12:
mov.u64 %rd1669, %rd136;
@%p11 bra BB10_14;

ld.local.u64 %rd155, [%rd2];
cvta.to.global.u64 %rd156, %rd155;
mad.lo.s32 %r154, %r17, %r131, %r15;
mul.wide.u32 %rd157, %r154, 8;
add.s64 %rd158, %rd156, %rd157;
ld.global.u64 %rd1669, [%rd158];

BB10_14:
selp.u16	%rs12, 1, 0, %p2;
st.shared.u64 [%rd13+4096], %rd1670;
st.shared.u64 [%rd14+4096], %rd1669;
st.shared.u8 [%rd15+512], %rs12;
shl.b32 %r18, %r16, 1;
bar.sync 0;
mul.wide.u32 %rd159, %r18, 8;
add.s64 %rd161, %rd148, %rd159;
ld.shared.u64 %rd20, [%rd161+8];
ld.shared.u64 %rd21, [%rd161];
setp.le.s64	%p13, %rd21, %rd20;
@%p13 bra BB10_16;

cvt.u64.u32	%rd162, %r18;
add.s64 %rd164, %rd150, %rd162;
ld.shared.u8 %rs13, [%rd164];
mov.u32 %r1323, 1;
setp.ne.s16	%p14, %rs13, 0;
@%p14 bra BB10_17;

BB10_16:
cvt.u64.u32	%rd165, %r18;
add.s64 %rd167, %rd150, %rd165;
ld.shared.u8 %rs14, [%rd167+1];
setp.eq.s16	%p15, %rs14, 0;
selp.u32	%r1323, 1, 0, %p15;

BB10_17:
and.b32 %r161, %r16, 1;
setp.ne.s32	%p16, %r1323, %r161;
@%p16 bra BB10_19;

add.s64 %rd170, %rd149, %rd159;
cvt.u64.u32	%rd171, %r18;
st.shared.u64 [%rd161], %rd20;
st.shared.u64 [%rd161+8], %rd21;
ld.shared.u64 %rd175, [%rd170];
ld.shared.u64 %rd176, [%rd170+8];
st.shared.u64 [%rd170], %rd176;
st.shared.u64 [%rd170+8], %rd175;
add.s64 %rd178, %rd150, %rd171;
ld.shared.u8 %rs15, [%rd178];
ld.shared.u8 %rs16, [%rd178+1];
st.shared.u8 [%rd178], %rs16;
st.shared.u8 [%rd178+1], %rs15;

BB10_19:
bar.sync 0;
sub.s32 %r23, %r18, %r161;
add.s32 %r167, %r23, 2;
mul.wide.u32 %rd179, %r167, 8;
add.s64 %rd181, %rd148, %rd179;
mul.wide.u32 %rd182, %r23, 8;
add.s64 %rd183, %rd148, %rd182;
ld.shared.u64 %rd22, [%rd181];
ld.shared.u64 %rd23, [%rd183];
setp.le.s64	%p17, %rd23, %rd22;
@%p17 bra BB10_21;

cvt.u64.u32	%rd184, %r23;
add.s64 %rd186, %rd150, %rd184;
ld.shared.u8 %rs17, [%rd186];
mov.u32 %r1324, 1;
setp.ne.s16	%p18, %rs17, 0;
@%p18 bra BB10_22;

BB10_21:
cvt.u64.u32	%rd187, %r167;
add.s64 %rd189, %rd150, %rd187;
ld.shared.u8 %rs18, [%rd189];
setp.eq.s16	%p19, %rs18, 0;
selp.u32	%r1324, 1, 0, %p19;

BB10_22:
bfe.u32 %r179, %r16, 1, 1;
setp.ne.s32	%p20, %r1324, %r179;
@%p20 bra BB10_24;

add.s64 %rd192, %rd149, %rd182;
add.s64 %rd194, %rd149, %rd179;
cvt.u64.u32	%rd195, %r23;
st.shared.u64 [%rd183], %rd22;
cvt.u64.u32	%rd199, %r167;
st.shared.u64 [%rd181], %rd23;
ld.shared.u64 %rd202, [%rd192];
ld.shared.u64 %rd203, [%rd194];
st.shared.u64 [%rd192], %rd203;
st.shared.u64 [%rd194], %rd202;
add.s64 %rd205, %rd150, %rd195;
ld.shared.u8 %rs19, [%rd205];
add.s64 %rd206, %rd150, %rd199;
ld.shared.u8 %rs20, [%rd206];
st.shared.u8 [%rd205], %rs20;
st.shared.u8 [%rd206], %rs19;

BB10_24:
bar.sync 0;
ld.shared.u64 %rd24, [%rd161+8];
ld.shared.u64 %rd25, [%rd161];
setp.le.s64	%p21, %rd25, %rd24;
@%p21 bra BB10_26;

cvt.u64.u32	%rd210, %r18;
add.s64 %rd212, %rd150, %rd210;
ld.shared.u8 %rs21, [%rd212];
mov.u32 %r1325, 1;
setp.ne.s16	%p22, %rs21, 0;
@%p22 bra BB10_27;

BB10_26:
cvt.u64.u32	%rd213, %r18;
add.s64 %rd215, %rd150, %rd213;
ld.shared.u8 %rs22, [%rd215+1];
setp.eq.s16	%p23, %rs22, 0;
selp.u32	%r1325, 1, 0, %p23;

BB10_27:
bfe.u32 %r194, %r16, 1, 1;
setp.ne.s32	%p24, %r1325, %r194;
@%p24 bra BB10_29;

cvt.u64.u32	%rd216, %r18;
st.shared.u64 [%rd161], %rd24;
st.shared.u64 [%rd161+8], %rd25;
add.s64 %rd221, %rd149, %rd159;
ld.shared.u64 %rd222, [%rd221];
ld.shared.u64 %rd223, [%rd221+8];
st.shared.u64 [%rd221], %rd223;
st.shared.u64 [%rd221+8], %rd222;
add.s64 %rd225, %rd150, %rd216;
ld.shared.u8 %rs23, [%rd225];
ld.shared.u8 %rs24, [%rd225+1];
st.shared.u8 [%rd225], %rs24;
st.shared.u8 [%rd225+1], %rs23;

BB10_29:
bar.sync 0;
and.b32 %r197, %r16, 3;
sub.s32 %r29, %r18, %r197;
add.s32 %r199, %r29, 4;
mul.wide.u32 %rd226, %r199, 8;
add.s64 %rd228, %rd148, %rd226;
mul.wide.u32 %rd229, %r29, 8;
add.s64 %rd230, %rd148, %rd229;
ld.shared.u64 %rd26, [%rd228];
ld.shared.u64 %rd27, [%rd230];
setp.le.s64	%p25, %rd27, %rd26;
@%p25 bra BB10_31;

cvt.u64.u32	%rd231, %r29;
add.s64 %rd233, %rd150, %rd231;
ld.shared.u8 %rs25, [%rd233];
mov.u32 %r1326, 1;
setp.ne.s16	%p26, %rs25, 0;
@%p26 bra BB10_32;

BB10_31:
cvt.u64.u32	%rd234, %r199;
add.s64 %rd236, %rd150, %rd234;
ld.shared.u8 %rs26, [%rd236];
setp.eq.s16	%p27, %rs26, 0;
selp.u32	%r1326, 1, 0, %p27;

BB10_32:
bfe.u32 %r211, %r16, 2, 1;
setp.ne.s32	%p28, %r1326, %r211;
@%p28 bra BB10_34;

add.s64 %rd239, %rd149, %rd229;
add.s64 %rd241, %rd149, %rd226;
cvt.u64.u32	%rd242, %r29;
st.shared.u64 [%rd230], %rd26;
cvt.u64.u32	%rd246, %r199;
st.shared.u64 [%rd228], %rd27;
ld.shared.u64 %rd249, [%rd239];
ld.shared.u64 %rd250, [%rd241];
st.shared.u64 [%rd239], %rd250;
st.shared.u64 [%rd241], %rd249;
add.s64 %rd252, %rd150, %rd242;
ld.shared.u8 %rs27, [%rd252];
add.s64 %rd253, %rd150, %rd246;
ld.shared.u8 %rs28, [%rd253];
st.shared.u8 [%rd252], %rs28;
st.shared.u8 [%rd253], %rs27;

BB10_34:
bar.sync 0;
ld.shared.u64 %rd28, [%rd181];
ld.shared.u64 %rd29, [%rd183];
setp.le.s64	%p29, %rd29, %rd28;
@%p29 bra BB10_36;

cvt.u64.u32	%rd259, %r23;
add.s64 %rd261, %rd150, %rd259;
ld.shared.u8 %rs29, [%rd261];
mov.u32 %r1327, 1;
setp.ne.s16	%p30, %rs29, 0;
@%p30 bra BB10_37;

BB10_36:
cvt.u64.u32	%rd262, %r167;
add.s64 %rd264, %rd150, %rd262;
ld.shared.u8 %rs30, [%rd264];
setp.eq.s16	%p31, %rs30, 0;
selp.u32	%r1327, 1, 0, %p31;

BB10_37:
bfe.u32 %r234, %r16, 2, 1;
setp.ne.s32	%p32, %r1327, %r234;
@%p32 bra BB10_39;

cvt.u64.u32	%rd265, %r23;
st.shared.u64 [%rd183], %rd28;
cvt.u64.u32	%rd269, %r167;
st.shared.u64 [%rd181], %rd29;
add.s64 %rd273, %rd149, %rd182;
ld.shared.u64 %rd274, [%rd273];
add.s64 %rd275, %rd149, %rd179;
ld.shared.u64 %rd276, [%rd275];
st.shared.u64 [%rd273], %rd276;
st.shared.u64 [%rd275], %rd274;
add.s64 %rd278, %rd150, %rd265;
ld.shared.u8 %rs31, [%rd278];
add.s64 %rd279, %rd150, %rd269;
ld.shared.u8 %rs32, [%rd279];
st.shared.u8 [%rd278], %rs32;
st.shared.u8 [%rd279], %rs31;

BB10_39:
bar.sync 0;
ld.shared.u64 %rd30, [%rd161+8];
ld.shared.u64 %rd31, [%rd161];
setp.le.s64	%p33, %rd31, %rd30;
@%p33 bra BB10_41;

cvt.u64.u32	%rd283, %r18;
add.s64 %rd285, %rd150, %rd283;
ld.shared.u8 %rs33, [%rd285];
mov.u32 %r1328, 1;
setp.ne.s16	%p34, %rs33, 0;
@%p34 bra BB10_42;

BB10_41:
cvt.u64.u32	%rd286, %r18;
add.s64 %rd288, %rd150, %rd286;
ld.shared.u8 %rs34, [%rd288+1];
setp.eq.s16	%p35, %rs34, 0;
selp.u32	%r1328, 1, 0, %p35;

BB10_42:
bfe.u32 %r248, %r16, 2, 1;
setp.ne.s32	%p36, %r1328, %r248;
@%p36 bra BB10_44;

cvt.u64.u32	%rd289, %r18;
st.shared.u64 [%rd161], %rd30;
st.shared.u64 [%rd161+8], %rd31;
add.s64 %rd294, %rd149, %rd159;
ld.shared.u64 %rd295, [%rd294];
ld.shared.u64 %rd296, [%rd294+8];
st.shared.u64 [%rd294], %rd296;
st.shared.u64 [%rd294+8], %rd295;
add.s64 %rd298, %rd150, %rd289;
ld.shared.u8 %rs35, [%rd298];
ld.shared.u8 %rs36, [%rd298+1];
st.shared.u8 [%rd298], %rs36;
st.shared.u8 [%rd298+1], %rs35;

BB10_44:
bar.sync 0;
and.b32 %r251, %r16, 7;
sub.s32 %r37, %r18, %r251;
add.s32 %r253, %r37, 8;
mul.wide.u32 %rd299, %r253, 8;
add.s64 %rd301, %rd148, %rd299;
mul.wide.u32 %rd302, %r37, 8;
add.s64 %rd303, %rd148, %rd302;
ld.shared.u64 %rd32, [%rd301];
ld.shared.u64 %rd33, [%rd303];
setp.le.s64	%p37, %rd33, %rd32;
@%p37 bra BB10_46;

cvt.u64.u32	%rd304, %r37;
add.s64 %rd306, %rd150, %rd304;
ld.shared.u8 %rs37, [%rd306];
mov.u32 %r1329, 1;
setp.ne.s16	%p38, %rs37, 0;
@%p38 bra BB10_47;

BB10_46:
cvt.u64.u32	%rd307, %r253;
add.s64 %rd309, %rd150, %rd307;
ld.shared.u8 %rs38, [%rd309];
setp.eq.s16	%p39, %rs38, 0;
selp.u32	%r1329, 1, 0, %p39;

BB10_47:
bfe.u32 %r265, %r16, 3, 1;
setp.ne.s32	%p40, %r1329, %r265;
@%p40 bra BB10_49;

add.s64 %rd312, %rd149, %rd302;
add.s64 %rd314, %rd149, %rd299;
cvt.u64.u32	%rd315, %r37;
st.shared.u64 [%rd303], %rd32;
cvt.u64.u32	%rd319, %r253;
st.shared.u64 [%rd301], %rd33;
ld.shared.u64 %rd322, [%rd312];
ld.shared.u64 %rd323, [%rd314];
st.shared.u64 [%rd312], %rd323;
st.shared.u64 [%rd314], %rd322;
add.s64 %rd325, %rd150, %rd315;
ld.shared.u8 %rs39, [%rd325];
add.s64 %rd326, %rd150, %rd319;
ld.shared.u8 %rs40, [%rd326];
st.shared.u8 [%rd325], %rs40;
st.shared.u8 [%rd326], %rs39;

BB10_49:
bar.sync 0;
ld.shared.u64 %rd34, [%rd228];
ld.shared.u64 %rd35, [%rd230];
setp.le.s64	%p41, %rd35, %rd34;
@%p41 bra BB10_51;

cvt.u64.u32	%rd332, %r29;
add.s64 %rd334, %rd150, %rd332;
ld.shared.u8 %rs41, [%rd334];
mov.u32 %r1330, 1;
setp.ne.s16	%p42, %rs41, 0;
@%p42 bra BB10_52;

BB10_51:
cvt.u64.u32	%rd335, %r199;
add.s64 %rd337, %rd150, %rd335;
ld.shared.u8 %rs42, [%rd337];
setp.eq.s16	%p43, %rs42, 0;
selp.u32	%r1330, 1, 0, %p43;

BB10_52:
bfe.u32 %r288, %r16, 3, 1;
setp.ne.s32	%p44, %r1330, %r288;
@%p44 bra BB10_54;

cvt.u64.u32	%rd338, %r29;
st.shared.u64 [%rd230], %rd34;
cvt.u64.u32	%rd342, %r199;
st.shared.u64 [%rd228], %rd35;
add.s64 %rd346, %rd149, %rd229;
ld.shared.u64 %rd347, [%rd346];
add.s64 %rd348, %rd149, %rd226;
ld.shared.u64 %rd349, [%rd348];
st.shared.u64 [%rd346], %rd349;
st.shared.u64 [%rd348], %rd347;
add.s64 %rd351, %rd150, %rd338;
ld.shared.u8 %rs43, [%rd351];
add.s64 %rd352, %rd150, %rd342;
ld.shared.u8 %rs44, [%rd352];
st.shared.u8 [%rd351], %rs44;
st.shared.u8 [%rd352], %rs43;

BB10_54:
bar.sync 0;
ld.shared.u64 %rd36, [%rd181];
ld.shared.u64 %rd37, [%rd183];
setp.le.s64	%p45, %rd37, %rd36;
@%p45 bra BB10_56;

cvt.u64.u32	%rd358, %r23;
add.s64 %rd360, %rd150, %rd358;
ld.shared.u8 %rs45, [%rd360];
mov.u32 %r1331, 1;
setp.ne.s16	%p46, %rs45, 0;
@%p46 bra BB10_57;

BB10_56:
cvt.u64.u32	%rd361, %r167;
add.s64 %rd363, %rd150, %rd361;
ld.shared.u8 %rs46, [%rd363];
setp.eq.s16	%p47, %rs46, 0;
selp.u32	%r1331, 1, 0, %p47;

BB10_57:
bfe.u32 %r310, %r16, 3, 1;
setp.ne.s32	%p48, %r1331, %r310;
@%p48 bra BB10_59;

mul.wide.u32 %rd1651, %r23, 8;
cvt.u64.u32	%rd364, %r23;
st.shared.u64 [%rd183], %rd36;
cvt.u64.u32	%rd368, %r167;
st.shared.u64 [%rd181], %rd37;
add.s64 %rd372, %rd149, %rd1651;
ld.shared.u64 %rd373, [%rd372];
add.s64 %rd374, %rd149, %rd179;
ld.shared.u64 %rd375, [%rd374];
st.shared.u64 [%rd372], %rd375;
st.shared.u64 [%rd374], %rd373;
add.s64 %rd377, %rd150, %rd364;
ld.shared.u8 %rs47, [%rd377];
add.s64 %rd378, %rd150, %rd368;
ld.shared.u8 %rs48, [%rd378];
st.shared.u8 [%rd377], %rs48;
st.shared.u8 [%rd378], %rs47;

BB10_59:
bar.sync 0;
ld.shared.u64 %rd38, [%rd161+8];
ld.shared.u64 %rd39, [%rd161];
setp.le.s64	%p49, %rd39, %rd38;
@%p49 bra BB10_61;

cvt.u64.u32	%rd382, %r18;
add.s64 %rd384, %rd150, %rd382;
ld.shared.u8 %rs49, [%rd384];
mov.u32 %r1332, 1;
setp.ne.s16	%p50, %rs49, 0;
@%p50 bra BB10_62;

BB10_61:
cvt.u64.u32	%rd385, %r18;
add.s64 %rd387, %rd150, %rd385;
ld.shared.u8 %rs50, [%rd387+1];
setp.eq.s16	%p51, %rs50, 0;
selp.u32	%r1332, 1, 0, %p51;

BB10_62:
bfe.u32 %r324, %r16, 3, 1;
setp.ne.s32	%p52, %r1332, %r324;
@%p52 bra BB10_64;

mul.wide.u32 %rd1650, %r18, 8;
cvt.u64.u32	%rd388, %r18;
st.shared.u64 [%rd161], %rd38;
st.shared.u64 [%rd161+8], %rd39;
add.s64 %rd393, %rd149, %rd1650;
ld.shared.u64 %rd394, [%rd393];
ld.shared.u64 %rd395, [%rd393+8];
st.shared.u64 [%rd393], %rd395;
st.shared.u64 [%rd393+8], %rd394;
add.s64 %rd397, %rd150, %rd388;
ld.shared.u8 %rs51, [%rd397];
ld.shared.u8 %rs52, [%rd397+1];
st.shared.u8 [%rd397], %rs52;
st.shared.u8 [%rd397+1], %rs51;

BB10_64:
bar.sync 0;
and.b32 %r327, %r16, 15;
sub.s32 %r47, %r18, %r327;
add.s32 %r329, %r47, 16;
mul.wide.u32 %rd398, %r329, 8;
add.s64 %rd400, %rd148, %rd398;
mul.wide.u32 %rd401, %r47, 8;
add.s64 %rd402, %rd148, %rd401;
ld.shared.u64 %rd40, [%rd400];
ld.shared.u64 %rd41, [%rd402];
setp.le.s64	%p53, %rd41, %rd40;
@%p53 bra BB10_66;

cvt.u64.u32	%rd403, %r47;
add.s64 %rd405, %rd150, %rd403;
ld.shared.u8 %rs53, [%rd405];
mov.u32 %r1333, 1;
setp.ne.s16	%p54, %rs53, 0;
@%p54 bra BB10_67;

BB10_66:
cvt.u64.u32	%rd406, %r329;
add.s64 %rd408, %rd150, %rd406;
ld.shared.u8 %rs54, [%rd408];
setp.eq.s16	%p55, %rs54, 0;
selp.u32	%r1333, 1, 0, %p55;

BB10_67:
bfe.u32 %r341, %r16, 4, 1;
setp.ne.s32	%p56, %r1333, %r341;
@%p56 bra BB10_69;

mul.wide.u32 %rd1646, %r47, 8;
add.s64 %rd411, %rd149, %rd1646;
add.s64 %rd413, %rd149, %rd398;
cvt.u64.u32	%rd414, %r47;
st.shared.u64 [%rd402], %rd40;
cvt.u64.u32	%rd418, %r329;
st.shared.u64 [%rd400], %rd41;
ld.shared.u64 %rd421, [%rd411];
ld.shared.u64 %rd422, [%rd413];
st.shared.u64 [%rd411], %rd422;
st.shared.u64 [%rd413], %rd421;
add.s64 %rd424, %rd150, %rd414;
ld.shared.u8 %rs55, [%rd424];
add.s64 %rd425, %rd150, %rd418;
ld.shared.u8 %rs56, [%rd425];
st.shared.u8 [%rd424], %rs56;
st.shared.u8 [%rd425], %rs55;

BB10_69:
bar.sync 0;
ld.shared.u64 %rd42, [%rd301];
ld.shared.u64 %rd43, [%rd303];
setp.le.s64	%p57, %rd43, %rd42;
@%p57 bra BB10_71;

cvt.u64.u32	%rd431, %r37;
add.s64 %rd433, %rd150, %rd431;
ld.shared.u8 %rs57, [%rd433];
mov.u32 %r1334, 1;
setp.ne.s16	%p58, %rs57, 0;
@%p58 bra BB10_72;

BB10_71:
cvt.u64.u32	%rd434, %r253;
add.s64 %rd436, %rd150, %rd434;
ld.shared.u8 %rs58, [%rd436];
setp.eq.s16	%p59, %rs58, 0;
selp.u32	%r1334, 1, 0, %p59;

BB10_72:
bfe.u32 %r364, %r16, 4, 1;
setp.ne.s32	%p60, %r1334, %r364;
@%p60 bra BB10_74;

mul.wide.u32 %rd1645, %r253, 8;
mul.wide.u32 %rd1644, %r37, 8;
cvt.u64.u32	%rd437, %r37;
st.shared.u64 [%rd303], %rd42;
cvt.u64.u32	%rd441, %r253;
st.shared.u64 [%rd301], %rd43;
add.s64 %rd445, %rd149, %rd1644;
ld.shared.u64 %rd446, [%rd445];
add.s64 %rd447, %rd149, %rd1645;
ld.shared.u64 %rd448, [%rd447];
st.shared.u64 [%rd445], %rd448;
st.shared.u64 [%rd447], %rd446;
add.s64 %rd450, %rd150, %rd437;
ld.shared.u8 %rs59, [%rd450];
add.s64 %rd451, %rd150, %rd441;
ld.shared.u8 %rs60, [%rd451];
st.shared.u8 [%rd450], %rs60;
st.shared.u8 [%rd451], %rs59;

BB10_74:
bar.sync 0;
ld.shared.u64 %rd44, [%rd228];
ld.shared.u64 %rd45, [%rd230];
setp.le.s64	%p61, %rd45, %rd44;
@%p61 bra BB10_76;

cvt.u64.u32	%rd457, %r29;
add.s64 %rd459, %rd150, %rd457;
ld.shared.u8 %rs61, [%rd459];
mov.u32 %r1335, 1;
setp.ne.s16	%p62, %rs61, 0;
@%p62 bra BB10_77;

BB10_76:
cvt.u64.u32	%rd460, %r199;
add.s64 %rd462, %rd150, %rd460;
ld.shared.u8 %rs62, [%rd462];
setp.eq.s16	%p63, %rs62, 0;
selp.u32	%r1335, 1, 0, %p63;

BB10_77:
bfe.u32 %r386, %r16, 4, 1;
setp.ne.s32	%p64, %r1335, %r386;
@%p64 bra BB10_79;

mul.wide.u32 %rd1643, %r29, 8;
cvt.u64.u32	%rd463, %r29;
st.shared.u64 [%rd230], %rd44;
cvt.u64.u32	%rd467, %r199;
st.shared.u64 [%rd228], %rd45;
add.s64 %rd471, %rd149, %rd1643;
ld.shared.u64 %rd472, [%rd471];
add.s64 %rd473, %rd149, %rd226;
ld.shared.u64 %rd474, [%rd473];
st.shared.u64 [%rd471], %rd474;
st.shared.u64 [%rd473], %rd472;
add.s64 %rd476, %rd150, %rd463;
ld.shared.u8 %rs63, [%rd476];
add.s64 %rd477, %rd150, %rd467;
ld.shared.u8 %rs64, [%rd477];
st.shared.u8 [%rd476], %rs64;
st.shared.u8 [%rd477], %rs63;

BB10_79:
bar.sync 0;
ld.shared.u64 %rd46, [%rd181];
ld.shared.u64 %rd47, [%rd183];
setp.le.s64	%p65, %rd47, %rd46;
@%p65 bra BB10_81;

cvt.u64.u32	%rd483, %r23;
add.s64 %rd485, %rd150, %rd483;
ld.shared.u8 %rs65, [%rd485];
mov.u32 %r1336, 1;
setp.ne.s16	%p66, %rs65, 0;
@%p66 bra BB10_82;

BB10_81:
cvt.u64.u32	%rd486, %r167;
add.s64 %rd488, %rd150, %rd486;
ld.shared.u8 %rs66, [%rd488];
setp.eq.s16	%p67, %rs66, 0;
selp.u32	%r1336, 1, 0, %p67;

BB10_82:
bfe.u32 %r408, %r16, 4, 1;
setp.ne.s32	%p68, %r1336, %r408;
@%p68 bra BB10_84;

mul.wide.u32 %rd1642, %r167, 8;
mul.wide.u32 %rd1641, %r23, 8;
cvt.u64.u32	%rd489, %r23;
st.shared.u64 [%rd183], %rd46;
cvt.u64.u32	%rd493, %r167;
st.shared.u64 [%rd181], %rd47;
add.s64 %rd497, %rd149, %rd1641;
ld.shared.u64 %rd498, [%rd497];
add.s64 %rd499, %rd149, %rd1642;
ld.shared.u64 %rd500, [%rd499];
st.shared.u64 [%rd497], %rd500;
st.shared.u64 [%rd499], %rd498;
add.s64 %rd502, %rd150, %rd489;
ld.shared.u8 %rs67, [%rd502];
add.s64 %rd503, %rd150, %rd493;
ld.shared.u8 %rs68, [%rd503];
st.shared.u8 [%rd502], %rs68;
st.shared.u8 [%rd503], %rs67;

BB10_84:
bar.sync 0;
ld.shared.u64 %rd48, [%rd161+8];
ld.shared.u64 %rd49, [%rd161];
setp.le.s64	%p69, %rd49, %rd48;
@%p69 bra BB10_86;

cvt.u64.u32	%rd507, %r18;
add.s64 %rd509, %rd150, %rd507;
ld.shared.u8 %rs69, [%rd509];
mov.u32 %r1337, 1;
setp.ne.s16	%p70, %rs69, 0;
@%p70 bra BB10_87;

BB10_86:
cvt.u64.u32	%rd510, %r18;
add.s64 %rd512, %rd150, %rd510;
ld.shared.u8 %rs70, [%rd512+1];
setp.eq.s16	%p71, %rs70, 0;
selp.u32	%r1337, 1, 0, %p71;

BB10_87:
bfe.u32 %r422, %r16, 4, 1;
setp.ne.s32	%p72, %r1337, %r422;
@%p72 bra BB10_89;

mul.wide.u32 %rd1640, %r18, 8;
cvt.u64.u32	%rd513, %r18;
st.shared.u64 [%rd161], %rd48;
st.shared.u64 [%rd161+8], %rd49;
add.s64 %rd518, %rd149, %rd1640;
ld.shared.u64 %rd519, [%rd518];
ld.shared.u64 %rd520, [%rd518+8];
st.shared.u64 [%rd518], %rd520;
st.shared.u64 [%rd518+8], %rd519;
add.s64 %rd522, %rd150, %rd513;
ld.shared.u8 %rs71, [%rd522];
ld.shared.u8 %rs72, [%rd522+1];
st.shared.u8 [%rd522], %rs72;
st.shared.u8 [%rd522+1], %rs71;

BB10_89:
bar.sync 0;
and.b32 %r425, %r16, 31;
sub.s32 %r59, %r18, %r425;
add.s32 %r427, %r59, 32;
mul.wide.u32 %rd523, %r427, 8;
add.s64 %rd525, %rd148, %rd523;
mul.wide.u32 %rd526, %r59, 8;
add.s64 %rd527, %rd148, %rd526;
ld.shared.u64 %rd50, [%rd525];
ld.shared.u64 %rd51, [%rd527];
setp.le.s64	%p73, %rd51, %rd50;
@%p73 bra BB10_91;

cvt.u64.u32	%rd528, %r59;
add.s64 %rd530, %rd150, %rd528;
ld.shared.u8 %rs73, [%rd530];
mov.u32 %r1338, 1;
setp.ne.s16	%p74, %rs73, 0;
@%p74 bra BB10_92;

BB10_91:
add.s32 %r1293, %r59, 32;
cvt.u64.u32	%rd531, %r1293;
add.s64 %rd533, %rd150, %rd531;
ld.shared.u8 %rs74, [%rd533];
setp.eq.s16	%p75, %rs74, 0;
selp.u32	%r1338, 1, 0, %p75;

BB10_92:
bfe.u32 %r439, %r16, 5, 1;
setp.ne.s32	%p76, %r1338, %r439;
@%p76 bra BB10_94;

mul.wide.u32 %rd1639, %r59, 8;
add.s32 %r1300, %r59, 32;
add.s64 %rd536, %rd149, %rd1639;
add.s64 %rd538, %rd149, %rd523;
cvt.u64.u32	%rd539, %r59;
st.shared.u64 [%rd527], %rd50;
cvt.u64.u32	%rd543, %r1300;
st.shared.u64 [%rd525], %rd51;
ld.shared.u64 %rd546, [%rd536];
ld.shared.u64 %rd547, [%rd538];
st.shared.u64 [%rd536], %rd547;
st.shared.u64 [%rd538], %rd546;
add.s64 %rd549, %rd150, %rd539;
ld.shared.u8 %rs75, [%rd549];
add.s64 %rd550, %rd150, %rd543;
ld.shared.u8 %rs76, [%rd550];
st.shared.u8 [%rd549], %rs76;
st.shared.u8 [%rd550], %rs75;

BB10_94:
bar.sync 0;
ld.shared.u64 %rd52, [%rd400];
ld.shared.u64 %rd53, [%rd402];
setp.le.s64	%p77, %rd53, %rd52;
@%p77 bra BB10_96;

cvt.u64.u32	%rd556, %r47;
add.s64 %rd558, %rd150, %rd556;
ld.shared.u8 %rs77, [%rd558];
mov.u32 %r1339, 1;
setp.ne.s16	%p78, %rs77, 0;
@%p78 bra BB10_97;

BB10_96:
add.s32 %r1294, %r47, 16;
cvt.u64.u32	%rd559, %r1294;
add.s64 %rd561, %rd150, %rd559;
ld.shared.u8 %rs78, [%rd561];
setp.eq.s16	%p79, %rs78, 0;
selp.u32	%r1339, 1, 0, %p79;

BB10_97:
bfe.u32 %r462, %r16, 5, 1;
setp.ne.s32	%p80, %r1339, %r462;
@%p80 bra BB10_99;

add.s32 %r1299, %r47, 16;
mul.wide.u32 %rd1638, %r1299, 8;
mul.wide.u32 %rd1637, %r47, 8;
cvt.u64.u32	%rd562, %r47;
st.shared.u64 [%rd402], %rd52;
cvt.u64.u32	%rd566, %r1299;
st.shared.u64 [%rd400], %rd53;
add.s64 %rd570, %rd149, %rd1637;
ld.shared.u64 %rd571, [%rd570];
add.s64 %rd572, %rd149, %rd1638;
ld.shared.u64 %rd573, [%rd572];
st.shared.u64 [%rd570], %rd573;
st.shared.u64 [%rd572], %rd571;
add.s64 %rd575, %rd150, %rd562;
ld.shared.u8 %rs79, [%rd575];
add.s64 %rd576, %rd150, %rd566;
ld.shared.u8 %rs80, [%rd576];
st.shared.u8 [%rd575], %rs80;
st.shared.u8 [%rd576], %rs79;

BB10_99:
bar.sync 0;
ld.shared.u64 %rd54, [%rd301];
ld.shared.u64 %rd55, [%rd303];
setp.le.s64	%p81, %rd55, %rd54;
@%p81 bra BB10_101;

cvt.u64.u32	%rd582, %r37;
add.s64 %rd584, %rd150, %rd582;
ld.shared.u8 %rs81, [%rd584];
mov.u32 %r1340, 1;
setp.ne.s16	%p82, %rs81, 0;
@%p82 bra BB10_102;

BB10_101:
add.s32 %r1303, %r37, 8;
cvt.u64.u32	%rd585, %r1303;
add.s64 %rd587, %rd150, %rd585;
ld.shared.u8 %rs82, [%rd587];
setp.eq.s16	%p83, %rs82, 0;
selp.u32	%r1340, 1, 0, %p83;

BB10_102:
bfe.u32 %r484, %r16, 5, 1;
setp.ne.s32	%p84, %r1340, %r484;
@%p84 bra BB10_104;

add.s32 %r1298, %r37, 8;
mul.wide.u32 %rd1636, %r1298, 8;
mul.wide.u32 %rd1635, %r37, 8;
cvt.u64.u32	%rd588, %r37;
st.shared.u64 [%rd303], %rd54;
cvt.u64.u32	%rd592, %r1298;
st.shared.u64 [%rd301], %rd55;
add.s64 %rd596, %rd149, %rd1635;
ld.shared.u64 %rd597, [%rd596];
add.s64 %rd598, %rd149, %rd1636;
ld.shared.u64 %rd599, [%rd598];
st.shared.u64 [%rd596], %rd599;
st.shared.u64 [%rd598], %rd597;
add.s64 %rd601, %rd150, %rd588;
ld.shared.u8 %rs83, [%rd601];
add.s64 %rd602, %rd150, %rd592;
ld.shared.u8 %rs84, [%rd602];
st.shared.u8 [%rd601], %rs84;
st.shared.u8 [%rd602], %rs83;

BB10_104:
bar.sync 0;
ld.shared.u64 %rd56, [%rd228];
ld.shared.u64 %rd57, [%rd230];
setp.le.s64	%p85, %rd57, %rd56;
@%p85 bra BB10_106;

cvt.u64.u32	%rd608, %r29;
add.s64 %rd610, %rd150, %rd608;
ld.shared.u8 %rs85, [%rd610];
mov.u32 %r1341, 1;
setp.ne.s16	%p86, %rs85, 0;
@%p86 bra BB10_107;

BB10_106:
add.s32 %r1295, %r29, 4;
cvt.u64.u32	%rd611, %r1295;
add.s64 %rd613, %rd150, %rd611;
ld.shared.u8 %rs86, [%rd613];
setp.eq.s16	%p87, %rs86, 0;
selp.u32	%r1341, 1, 0, %p87;

BB10_107:
bfe.u32 %r506, %r16, 5, 1;
setp.ne.s32	%p88, %r1341, %r506;
@%p88 bra BB10_109;

mul.wide.u32 %rd1634, %r29, 8;
add.s32 %r1297, %r29, 4;
cvt.u64.u32	%rd614, %r29;
st.shared.u64 [%rd230], %rd56;
cvt.u64.u32	%rd618, %r1297;
st.shared.u64 [%rd228], %rd57;
add.s64 %rd622, %rd149, %rd1634;
ld.shared.u64 %rd623, [%rd622];
add.s64 %rd624, %rd149, %rd226;
ld.shared.u64 %rd625, [%rd624];
st.shared.u64 [%rd622], %rd625;
st.shared.u64 [%rd624], %rd623;
add.s64 %rd627, %rd150, %rd614;
ld.shared.u8 %rs87, [%rd627];
add.s64 %rd628, %rd150, %rd618;
ld.shared.u8 %rs88, [%rd628];
st.shared.u8 [%rd627], %rs88;
st.shared.u8 [%rd628], %rs87;

BB10_109:
bar.sync 0;
ld.shared.u64 %rd58, [%rd181];
ld.shared.u64 %rd59, [%rd183];
setp.le.s64	%p89, %rd59, %rd58;
@%p89 bra BB10_111;

cvt.u64.u32	%rd634, %r23;
add.s64 %rd636, %rd150, %rd634;
ld.shared.u8 %rs89, [%rd636];
mov.u32 %r1342, 1;
setp.ne.s16	%p90, %rs89, 0;
@%p90 bra BB10_112;

BB10_111:
add.s32 %r1301, %r23, 2;
cvt.u64.u32	%rd637, %r1301;
add.s64 %rd639, %rd150, %rd637;
ld.shared.u8 %rs90, [%rd639];
setp.eq.s16	%p91, %rs90, 0;
selp.u32	%r1342, 1, 0, %p91;

BB10_112:
bfe.u32 %r528, %r16, 5, 1;
setp.ne.s32	%p92, %r1342, %r528;
@%p92 bra BB10_114;

add.s32 %r1296, %r23, 2;
mul.wide.u32 %rd1633, %r1296, 8;
mul.wide.u32 %rd1632, %r23, 8;
cvt.u64.u32	%rd640, %r23;
st.shared.u64 [%rd183], %rd58;
cvt.u64.u32	%rd644, %r1296;
st.shared.u64 [%rd181], %rd59;
add.s64 %rd648, %rd149, %rd1632;
ld.shared.u64 %rd649, [%rd648];
add.s64 %rd650, %rd149, %rd1633;
ld.shared.u64 %rd651, [%rd650];
st.shared.u64 [%rd648], %rd651;
st.shared.u64 [%rd650], %rd649;
add.s64 %rd653, %rd150, %rd640;
ld.shared.u8 %rs91, [%rd653];
add.s64 %rd654, %rd150, %rd644;
ld.shared.u8 %rs92, [%rd654];
st.shared.u8 [%rd653], %rs92;
st.shared.u8 [%rd654], %rs91;

BB10_114:
bar.sync 0;
ld.shared.u64 %rd60, [%rd161+8];
ld.shared.u64 %rd61, [%rd161];
setp.le.s64	%p93, %rd61, %rd60;
@%p93 bra BB10_116;

cvt.u64.u32	%rd658, %r18;
add.s64 %rd660, %rd150, %rd658;
ld.shared.u8 %rs93, [%rd660];
mov.u32 %r1343, 1;
setp.ne.s16	%p94, %rs93, 0;
@%p94 bra BB10_117;

BB10_116:
cvt.u64.u32	%rd661, %r18;
add.s64 %rd663, %rd150, %rd661;
ld.shared.u8 %rs94, [%rd663+1];
setp.eq.s16	%p95, %rs94, 0;
selp.u32	%r1343, 1, 0, %p95;

BB10_117:
bfe.u32 %r542, %r16, 5, 1;
setp.ne.s32	%p96, %r1343, %r542;
@%p96 bra BB10_119;

mul.wide.u32 %rd1631, %r18, 8;
cvt.u64.u32	%rd664, %r18;
st.shared.u64 [%rd161], %rd60;
st.shared.u64 [%rd161+8], %rd61;
add.s64 %rd669, %rd149, %rd1631;
ld.shared.u64 %rd670, [%rd669];
ld.shared.u64 %rd671, [%rd669+8];
st.shared.u64 [%rd669], %rd671;
st.shared.u64 [%rd669+8], %rd670;
add.s64 %rd673, %rd150, %rd664;
ld.shared.u8 %rs95, [%rd673];
ld.shared.u8 %rs96, [%rd673+1];
st.shared.u8 [%rd673], %rs96;
st.shared.u8 [%rd673+1], %rs95;

BB10_119:
bar.sync 0;
mov.u64 %rd1630, _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r545, %r16, 63;
sub.s32 %r73, %r18, %r545;
add.s32 %r547, %r73, 64;
mul.wide.u32 %rd674, %r547, 8;
add.s64 %rd676, %rd1630, %rd674;
mul.wide.u32 %rd677, %r73, 8;
add.s64 %rd678, %rd1630, %rd677;
ld.shared.u64 %rd62, [%rd676];
ld.shared.u64 %rd63, [%rd678];
setp.le.s64	%p97, %rd63, %rd62;
@%p97 bra BB10_121;

cvt.u64.u32	%rd679, %r73;
add.s64 %rd681, %rd150, %rd679;
ld.shared.u8 %rs97, [%rd681];
mov.u32 %r1344, 1;
setp.ne.s16	%p98, %rs97, 0;
@%p98 bra BB10_122;

BB10_121:
add.s32 %r1309, %r73, 64;
cvt.u64.u32	%rd682, %r1309;
add.s64 %rd684, %rd150, %rd682;
ld.shared.u8 %rs98, [%rd684];
setp.eq.s16	%p99, %rs98, 0;
selp.u32	%r1344, 1, 0, %p99;

BB10_122:
bfe.u32 %r559, %r16, 6, 1;
setp.ne.s32	%p100, %r1344, %r559;
@%p100 bra BB10_124;

add.s32 %r1310, %r73, 64;
mul.wide.u32 %rd1652, %r1310, 8;
mul.wide.u32 %rd1626, %r73, 8;
add.s64 %rd687, %rd149, %rd1626;
add.s64 %rd689, %rd149, %rd1652;
cvt.u64.u32	%rd690, %r73;
st.shared.u64 [%rd678], %rd62;
cvt.u64.u32	%rd694, %r1310;
st.shared.u64 [%rd676], %rd63;
ld.shared.u64 %rd697, [%rd687];
ld.shared.u64 %rd698, [%rd689];
st.shared.u64 [%rd687], %rd698;
st.shared.u64 [%rd689], %rd697;
add.s64 %rd700, %rd150, %rd690;
ld.shared.u8 %rs99, [%rd700];
add.s64 %rd701, %rd150, %rd694;
ld.shared.u8 %rs100, [%rd701];
st.shared.u8 [%rd700], %rs100;
st.shared.u8 [%rd701], %rs99;

BB10_124:
bar.sync 0;
ld.shared.u64 %rd64, [%rd525];
ld.shared.u64 %rd65, [%rd527];
setp.le.s64	%p101, %rd65, %rd64;
@%p101 bra BB10_126;

cvt.u64.u32	%rd707, %r59;
add.s64 %rd709, %rd150, %rd707;
ld.shared.u8 %rs101, [%rd709];
mov.u32 %r1345, 1;
setp.ne.s16	%p102, %rs101, 0;
@%p102 bra BB10_127;

BB10_126:
add.s32 %r1279, %r59, 32;
cvt.u64.u32	%rd710, %r1279;
add.s64 %rd712, %rd150, %rd710;
ld.shared.u8 %rs102, [%rd712];
setp.eq.s16	%p103, %rs102, 0;
selp.u32	%r1345, 1, 0, %p103;

BB10_127:
bfe.u32 %r582, %r16, 6, 1;
setp.ne.s32	%p104, %r1345, %r582;
@%p104 bra BB10_129;

add.s32 %r1305, %r59, 32;
mul.wide.u32 %rd1647, %r1305, 8;
mul.wide.u32 %rd1625, %r59, 8;
add.s32 %r1286, %r59, 32;
cvt.u64.u32	%rd713, %r59;
st.shared.u64 [%rd527], %rd64;
cvt.u64.u32	%rd717, %r1286;
st.shared.u64 [%rd525], %rd65;
add.s64 %rd721, %rd149, %rd1625;
ld.shared.u64 %rd722, [%rd721];
add.s64 %rd723, %rd149, %rd1647;
ld.shared.u64 %rd724, [%rd723];
st.shared.u64 [%rd721], %rd724;
st.shared.u64 [%rd723], %rd722;
add.s64 %rd726, %rd150, %rd713;
ld.shared.u8 %rs103, [%rd726];
add.s64 %rd727, %rd150, %rd717;
ld.shared.u8 %rs104, [%rd727];
st.shared.u8 [%rd726], %rs104;
st.shared.u8 [%rd727], %rs103;

BB10_129:
bar.sync 0;
ld.shared.u64 %rd66, [%rd400];
ld.shared.u64 %rd67, [%rd402];
setp.le.s64	%p105, %rd67, %rd66;
@%p105 bra BB10_131;

cvt.u64.u32	%rd733, %r47;
add.s64 %rd735, %rd150, %rd733;
ld.shared.u8 %rs105, [%rd735];
mov.u32 %r1346, 1;
setp.ne.s16	%p106, %rs105, 0;
@%p106 bra BB10_132;

BB10_131:
add.s32 %r1280, %r47, 16;
cvt.u64.u32	%rd736, %r1280;
add.s64 %rd738, %rd150, %rd736;
ld.shared.u8 %rs106, [%rd738];
setp.eq.s16	%p107, %rs106, 0;
selp.u32	%r1346, 1, 0, %p107;

BB10_132:
bfe.u32 %r604, %r16, 6, 1;
setp.ne.s32	%p108, %r1346, %r604;
@%p108 bra BB10_134;

add.s32 %r1285, %r47, 16;
mul.wide.u32 %rd1624, %r1285, 8;
mul.wide.u32 %rd1623, %r47, 8;
cvt.u64.u32	%rd739, %r47;
st.shared.u64 [%rd402], %rd66;
cvt.u64.u32	%rd743, %r1285;
st.shared.u64 [%rd400], %rd67;
add.s64 %rd747, %rd149, %rd1623;
ld.shared.u64 %rd748, [%rd747];
add.s64 %rd749, %rd149, %rd1624;
ld.shared.u64 %rd750, [%rd749];
st.shared.u64 [%rd747], %rd750;
st.shared.u64 [%rd749], %rd748;
add.s64 %rd752, %rd150, %rd739;
ld.shared.u8 %rs107, [%rd752];
add.s64 %rd753, %rd150, %rd743;
ld.shared.u8 %rs108, [%rd753];
st.shared.u8 [%rd752], %rs108;
st.shared.u8 [%rd753], %rs107;

BB10_134:
bar.sync 0;
ld.shared.u64 %rd68, [%rd301];
ld.shared.u64 %rd69, [%rd303];
setp.le.s64	%p109, %rd69, %rd68;
@%p109 bra BB10_136;

cvt.u64.u32	%rd759, %r37;
add.s64 %rd761, %rd150, %rd759;
ld.shared.u8 %rs109, [%rd761];
mov.u32 %r1347, 1;
setp.ne.s16	%p110, %rs109, 0;
@%p110 bra BB10_137;

BB10_136:
add.s32 %r1304, %r37, 8;
cvt.u64.u32	%rd762, %r1304;
add.s64 %rd764, %rd150, %rd762;
ld.shared.u8 %rs110, [%rd764];
setp.eq.s16	%p111, %rs110, 0;
selp.u32	%r1347, 1, 0, %p111;

BB10_137:
bfe.u32 %r626, %r16, 6, 1;
setp.ne.s32	%p112, %r1347, %r626;
@%p112 bra BB10_139;

add.s32 %r1284, %r37, 8;
mul.wide.u32 %rd1622, %r1284, 8;
mul.wide.u32 %rd1621, %r37, 8;
cvt.u64.u32	%rd765, %r37;
st.shared.u64 [%rd303], %rd68;
cvt.u64.u32	%rd769, %r1284;
st.shared.u64 [%rd301], %rd69;
add.s64 %rd773, %rd149, %rd1621;
ld.shared.u64 %rd774, [%rd773];
add.s64 %rd775, %rd149, %rd1622;
ld.shared.u64 %rd776, [%rd775];
st.shared.u64 [%rd773], %rd776;
st.shared.u64 [%rd775], %rd774;
add.s64 %rd778, %rd150, %rd765;
ld.shared.u8 %rs111, [%rd778];
add.s64 %rd779, %rd150, %rd769;
ld.shared.u8 %rs112, [%rd779];
st.shared.u8 [%rd778], %rs112;
st.shared.u8 [%rd779], %rs111;

BB10_139:
bar.sync 0;
ld.shared.u64 %rd70, [%rd228];
ld.shared.u64 %rd71, [%rd230];
setp.le.s64	%p113, %rd71, %rd70;
@%p113 bra BB10_141;

cvt.u64.u32	%rd785, %r29;
add.s64 %rd787, %rd150, %rd785;
ld.shared.u8 %rs113, [%rd787];
mov.u32 %r1348, 1;
setp.ne.s16	%p114, %rs113, 0;
@%p114 bra BB10_142;

BB10_141:
add.s32 %r1281, %r29, 4;
cvt.u64.u32	%rd788, %r1281;
add.s64 %rd790, %rd150, %rd788;
ld.shared.u8 %rs114, [%rd790];
setp.eq.s16	%p115, %rs114, 0;
selp.u32	%r1348, 1, 0, %p115;

BB10_142:
bfe.u32 %r648, %r16, 6, 1;
setp.ne.s32	%p116, %r1348, %r648;
@%p116 bra BB10_144;

add.s32 %r1306, %r29, 4;
mul.wide.u32 %rd1648, %r1306, 8;
mul.wide.u32 %rd1620, %r29, 8;
add.s32 %r1283, %r29, 4;
cvt.u64.u32	%rd791, %r29;
st.shared.u64 [%rd230], %rd70;
cvt.u64.u32	%rd795, %r1283;
st.shared.u64 [%rd228], %rd71;
add.s64 %rd799, %rd149, %rd1620;
ld.shared.u64 %rd800, [%rd799];
add.s64 %rd801, %rd149, %rd1648;
ld.shared.u64 %rd802, [%rd801];
st.shared.u64 [%rd799], %rd802;
st.shared.u64 [%rd801], %rd800;
add.s64 %rd804, %rd150, %rd791;
ld.shared.u8 %rs115, [%rd804];
add.s64 %rd805, %rd150, %rd795;
ld.shared.u8 %rs116, [%rd805];
st.shared.u8 [%rd804], %rs116;
st.shared.u8 [%rd805], %rs115;

BB10_144:
bar.sync 0;
ld.shared.u64 %rd72, [%rd181];
ld.shared.u64 %rd73, [%rd183];
setp.le.s64	%p117, %rd73, %rd72;
@%p117 bra BB10_146;

cvt.u64.u32	%rd811, %r23;
add.s64 %rd813, %rd150, %rd811;
ld.shared.u8 %rs117, [%rd813];
mov.u32 %r1349, 1;
setp.ne.s16	%p118, %rs117, 0;
@%p118 bra BB10_147;

BB10_146:
add.s32 %r1302, %r23, 2;
cvt.u64.u32	%rd814, %r1302;
add.s64 %rd816, %rd150, %rd814;
ld.shared.u8 %rs118, [%rd816];
setp.eq.s16	%p119, %rs118, 0;
selp.u32	%r1349, 1, 0, %p119;

BB10_147:
bfe.u32 %r670, %r16, 6, 1;
setp.ne.s32	%p120, %r1349, %r670;
@%p120 bra BB10_149;

add.s32 %r1282, %r23, 2;
mul.wide.u32 %rd1619, %r1282, 8;
mul.wide.u32 %rd1618, %r23, 8;
cvt.u64.u32	%rd817, %r23;
st.shared.u64 [%rd183], %rd72;
cvt.u64.u32	%rd821, %r1282;
st.shared.u64 [%rd181], %rd73;
add.s64 %rd825, %rd149, %rd1618;
ld.shared.u64 %rd826, [%rd825];
add.s64 %rd827, %rd149, %rd1619;
ld.shared.u64 %rd828, [%rd827];
st.shared.u64 [%rd825], %rd828;
st.shared.u64 [%rd827], %rd826;
add.s64 %rd830, %rd150, %rd817;
ld.shared.u8 %rs119, [%rd830];
add.s64 %rd831, %rd150, %rd821;
ld.shared.u8 %rs120, [%rd831];
st.shared.u8 [%rd830], %rs120;
st.shared.u8 [%rd831], %rs119;

BB10_149:
bar.sync 0;
ld.shared.u64 %rd74, [%rd161+8];
ld.shared.u64 %rd75, [%rd161];
setp.le.s64	%p121, %rd75, %rd74;
@%p121 bra BB10_151;

cvt.u64.u32	%rd835, %r18;
add.s64 %rd837, %rd150, %rd835;
ld.shared.u8 %rs121, [%rd837];
mov.u32 %r1350, 1;
setp.ne.s16	%p122, %rs121, 0;
@%p122 bra BB10_152;

BB10_151:
cvt.u64.u32	%rd838, %r18;
add.s64 %rd840, %rd150, %rd838;
ld.shared.u8 %rs122, [%rd840+1];
setp.eq.s16	%p123, %rs122, 0;
selp.u32	%r1350, 1, 0, %p123;

BB10_152:
bfe.u32 %r684, %r16, 6, 1;
setp.ne.s32	%p124, %r1350, %r684;
@%p124 bra BB10_154;

mul.wide.u32 %rd1617, %r18, 8;
cvt.u64.u32	%rd841, %r18;
st.shared.u64 [%rd161], %rd74;
st.shared.u64 [%rd161+8], %rd75;
add.s64 %rd846, %rd149, %rd1617;
ld.shared.u64 %rd847, [%rd846];
ld.shared.u64 %rd848, [%rd846+8];
st.shared.u64 [%rd846], %rd848;
st.shared.u64 [%rd846+8], %rd847;
add.s64 %rd850, %rd150, %rd841;
ld.shared.u8 %rs123, [%rd850];
ld.shared.u8 %rs124, [%rd850+1];
st.shared.u8 [%rd850], %rs124;
st.shared.u8 [%rd850+1], %rs123;

BB10_154:
bar.sync 0;
mov.u64 %rd1616, _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r687, %r16, 127;
sub.s32 %r89, %r18, %r687;
add.s32 %r689, %r89, 128;
mul.wide.u32 %rd851, %r689, 8;
add.s64 %rd853, %rd1616, %rd851;
mul.wide.u32 %rd854, %r89, 8;
add.s64 %rd855, %rd1616, %rd854;
ld.shared.u64 %rd76, [%rd853];
ld.shared.u64 %rd77, [%rd855];
setp.le.s64	%p125, %rd77, %rd76;
@%p125 bra BB10_156;

cvt.u64.u32	%rd856, %r89;
add.s64 %rd858, %rd150, %rd856;
ld.shared.u8 %rs125, [%rd858];
mov.u32 %r1351, 1;
setp.ne.s16	%p126, %rs125, 0;
@%p126 bra BB10_157;

BB10_156:
add.s32 %r1292, %r89, 128;
cvt.u64.u32	%rd859, %r1292;
add.s64 %rd861, %rd150, %rd859;
ld.shared.u8 %rs126, [%rd861];
setp.eq.s16	%p127, %rs126, 0;
selp.u32	%r1351, 1, 0, %p127;

BB10_157:
bfe.u32 %r701, %r16, 7, 1;
setp.ne.s32	%p128, %r1351, %r701;
@%p128 bra BB10_159;

add.s32 %r1291, %r89, 128;
mul.wide.u32 %rd1629, %r1291, 8;
mul.wide.u32 %rd1615, %r89, 8;
add.s64 %rd864, %rd149, %rd1615;
add.s64 %rd866, %rd149, %rd1629;
cvt.u64.u32	%rd867, %r89;
st.shared.u64 [%rd855], %rd76;
cvt.u64.u32	%rd871, %r1291;
st.shared.u64 [%rd853], %rd77;
ld.shared.u64 %rd874, [%rd864];
ld.shared.u64 %rd875, [%rd866];
st.shared.u64 [%rd864], %rd875;
st.shared.u64 [%rd866], %rd874;
add.s64 %rd877, %rd150, %rd867;
ld.shared.u8 %rs127, [%rd877];
add.s64 %rd878, %rd150, %rd871;
ld.shared.u8 %rs128, [%rd878];
st.shared.u8 [%rd877], %rs128;
st.shared.u8 [%rd878], %rs127;

BB10_159:
bar.sync 0;
ld.shared.u64 %rd78, [%rd676];
ld.shared.u64 %rd79, [%rd678];
setp.le.s64	%p129, %rd79, %rd78;
@%p129 bra BB10_161;

cvt.u64.u32	%rd884, %r73;
add.s64 %rd886, %rd150, %rd884;
ld.shared.u8 %rs129, [%rd886];
mov.u32 %r1352, 1;
setp.ne.s16	%p130, %rs129, 0;
@%p130 bra BB10_162;

BB10_161:
add.s32 %r1287, %r73, 64;
cvt.u64.u32	%rd887, %r1287;
add.s64 %rd889, %rd150, %rd887;
ld.shared.u8 %rs130, [%rd889];
setp.eq.s16	%p131, %rs130, 0;
selp.u32	%r1352, 1, 0, %p131;

BB10_162:
bfe.u32 %r724, %r16, 7, 1;
setp.ne.s32	%p132, %r1352, %r724;
@%p132 bra BB10_164;

add.s32 %r1290, %r73, 64;
mul.wide.u32 %rd1628, %r1290, 8;
mul.wide.u32 %rd1614, %r73, 8;
cvt.u64.u32	%rd890, %r73;
st.shared.u64 [%rd678], %rd78;
cvt.u64.u32	%rd894, %r1290;
st.shared.u64 [%rd676], %rd79;
add.s64 %rd898, %rd149, %rd1614;
ld.shared.u64 %rd899, [%rd898];
add.s64 %rd900, %rd149, %rd1628;
ld.shared.u64 %rd901, [%rd900];
st.shared.u64 [%rd898], %rd901;
st.shared.u64 [%rd900], %rd899;
add.s64 %rd903, %rd150, %rd890;
ld.shared.u8 %rs131, [%rd903];
add.s64 %rd904, %rd150, %rd894;
ld.shared.u8 %rs132, [%rd904];
st.shared.u8 [%rd903], %rs132;
st.shared.u8 [%rd904], %rs131;

BB10_164:
bar.sync 0;
ld.shared.u64 %rd80, [%rd525];
ld.shared.u64 %rd81, [%rd527];
setp.le.s64	%p133, %rd81, %rd80;
@%p133 bra BB10_166;

cvt.u64.u32	%rd910, %r59;
add.s64 %rd912, %rd150, %rd910;
ld.shared.u8 %rs133, [%rd912];
mov.u32 %r1353, 1;
setp.ne.s16	%p134, %rs133, 0;
@%p134 bra BB10_167;

BB10_166:
add.s32 %r1270, %r59, 32;
cvt.u64.u32	%rd913, %r1270;
add.s64 %rd915, %rd150, %rd913;
ld.shared.u8 %rs134, [%rd915];
setp.eq.s16	%p135, %rs134, 0;
selp.u32	%r1353, 1, 0, %p135;

BB10_167:
bfe.u32 %r746, %r16, 7, 1;
setp.ne.s32	%p136, %r1353, %r746;
@%p136 bra BB10_169;

add.s32 %r1278, %r59, 32;
mul.wide.u32 %rd1613, %r1278, 8;
mul.wide.u32 %rd1612, %r59, 8;
cvt.u64.u32	%rd916, %r59;
st.shared.u64 [%rd527], %rd80;
cvt.u64.u32	%rd920, %r1278;
st.shared.u64 [%rd525], %rd81;
add.s64 %rd924, %rd149, %rd1612;
ld.shared.u64 %rd925, [%rd924];
add.s64 %rd926, %rd149, %rd1613;
ld.shared.u64 %rd927, [%rd926];
st.shared.u64 [%rd924], %rd927;
st.shared.u64 [%rd926], %rd925;
add.s64 %rd929, %rd150, %rd916;
ld.shared.u8 %rs135, [%rd929];
add.s64 %rd930, %rd150, %rd920;
ld.shared.u8 %rs136, [%rd930];
st.shared.u8 [%rd929], %rs136;
st.shared.u8 [%rd930], %rs135;

BB10_169:
bar.sync 0;
ld.shared.u64 %rd82, [%rd400];
ld.shared.u64 %rd83, [%rd402];
setp.le.s64	%p137, %rd83, %rd82;
@%p137 bra BB10_171;

cvt.u64.u32	%rd936, %r47;
add.s64 %rd938, %rd150, %rd936;
ld.shared.u8 %rs137, [%rd938];
mov.u32 %r1354, 1;
setp.ne.s16	%p138, %rs137, 0;
@%p138 bra BB10_172;

BB10_171:
add.s32 %r1271, %r47, 16;
cvt.u64.u32	%rd939, %r1271;
add.s64 %rd941, %rd150, %rd939;
ld.shared.u8 %rs138, [%rd941];
setp.eq.s16	%p139, %rs138, 0;
selp.u32	%r1354, 1, 0, %p139;

BB10_172:
bfe.u32 %r768, %r16, 7, 1;
setp.ne.s32	%p140, %r1354, %r768;
@%p140 bra BB10_174;

add.s32 %r1277, %r47, 16;
mul.wide.u32 %rd1611, %r1277, 8;
mul.wide.u32 %rd1610, %r47, 8;
cvt.u64.u32	%rd942, %r47;
st.shared.u64 [%rd402], %rd82;
cvt.u64.u32	%rd946, %r1277;
st.shared.u64 [%rd400], %rd83;
add.s64 %rd950, %rd149, %rd1610;
ld.shared.u64 %rd951, [%rd950];
add.s64 %rd952, %rd149, %rd1611;
ld.shared.u64 %rd953, [%rd952];
st.shared.u64 [%rd950], %rd953;
st.shared.u64 [%rd952], %rd951;
add.s64 %rd955, %rd150, %rd942;
ld.shared.u8 %rs139, [%rd955];
add.s64 %rd956, %rd150, %rd946;
ld.shared.u8 %rs140, [%rd956];
st.shared.u8 [%rd955], %rs140;
st.shared.u8 [%rd956], %rs139;

BB10_174:
bar.sync 0;
ld.shared.u64 %rd84, [%rd301];
ld.shared.u64 %rd85, [%rd303];
setp.le.s64	%p141, %rd85, %rd84;
@%p141 bra BB10_176;

cvt.u64.u32	%rd962, %r37;
add.s64 %rd964, %rd150, %rd962;
ld.shared.u8 %rs141, [%rd964];
mov.u32 %r1355, 1;
setp.ne.s16	%p142, %rs141, 0;
@%p142 bra BB10_177;

BB10_176:
add.s32 %r1272, %r37, 8;
cvt.u64.u32	%rd965, %r1272;
add.s64 %rd967, %rd150, %rd965;
ld.shared.u8 %rs142, [%rd967];
setp.eq.s16	%p143, %rs142, 0;
selp.u32	%r1355, 1, 0, %p143;

BB10_177:
bfe.u32 %r790, %r16, 7, 1;
setp.ne.s32	%p144, %r1355, %r790;
@%p144 bra BB10_179;

add.s32 %r1276, %r37, 8;
mul.wide.u32 %rd1609, %r1276, 8;
mul.wide.u32 %rd1608, %r37, 8;
cvt.u64.u32	%rd968, %r37;
st.shared.u64 [%rd303], %rd84;
cvt.u64.u32	%rd972, %r1276;
st.shared.u64 [%rd301], %rd85;
add.s64 %rd976, %rd149, %rd1608;
ld.shared.u64 %rd977, [%rd976];
add.s64 %rd978, %rd149, %rd1609;
ld.shared.u64 %rd979, [%rd978];
st.shared.u64 [%rd976], %rd979;
st.shared.u64 [%rd978], %rd977;
add.s64 %rd981, %rd150, %rd968;
ld.shared.u8 %rs143, [%rd981];
add.s64 %rd982, %rd150, %rd972;
ld.shared.u8 %rs144, [%rd982];
st.shared.u8 [%rd981], %rs144;
st.shared.u8 [%rd982], %rs143;

BB10_179:
bar.sync 0;
ld.shared.u64 %rd86, [%rd228];
ld.shared.u64 %rd87, [%rd230];
setp.le.s64	%p145, %rd87, %rd86;
@%p145 bra BB10_181;

cvt.u64.u32	%rd988, %r29;
add.s64 %rd990, %rd150, %rd988;
ld.shared.u8 %rs145, [%rd990];
mov.u32 %r1356, 1;
setp.ne.s16	%p146, %rs145, 0;
@%p146 bra BB10_182;

BB10_181:
add.s32 %r1273, %r29, 4;
cvt.u64.u32	%rd991, %r1273;
add.s64 %rd993, %rd150, %rd991;
ld.shared.u8 %rs146, [%rd993];
setp.eq.s16	%p147, %rs146, 0;
selp.u32	%r1356, 1, 0, %p147;

BB10_182:
bfe.u32 %r812, %r16, 7, 1;
setp.ne.s32	%p148, %r1356, %r812;
@%p148 bra BB10_184;

add.s32 %r1289, %r29, 4;
mul.wide.u32 %rd1627, %r1289, 8;
mul.wide.u32 %rd1607, %r29, 8;
add.s32 %r1275, %r29, 4;
cvt.u64.u32	%rd994, %r29;
st.shared.u64 [%rd230], %rd86;
cvt.u64.u32	%rd998, %r1275;
st.shared.u64 [%rd228], %rd87;
add.s64 %rd1002, %rd149, %rd1607;
ld.shared.u64 %rd1003, [%rd1002];
add.s64 %rd1004, %rd149, %rd1627;
ld.shared.u64 %rd1005, [%rd1004];
st.shared.u64 [%rd1002], %rd1005;
st.shared.u64 [%rd1004], %rd1003;
add.s64 %rd1007, %rd150, %rd994;
ld.shared.u8 %rs147, [%rd1007];
add.s64 %rd1008, %rd150, %rd998;
ld.shared.u8 %rs148, [%rd1008];
st.shared.u8 [%rd1007], %rs148;
st.shared.u8 [%rd1008], %rs147;

BB10_184:
bar.sync 0;
ld.shared.u64 %rd88, [%rd181];
ld.shared.u64 %rd89, [%rd183];
setp.le.s64	%p149, %rd89, %rd88;
@%p149 bra BB10_186;

cvt.u64.u32	%rd1014, %r23;
add.s64 %rd1016, %rd150, %rd1014;
ld.shared.u8 %rs149, [%rd1016];
mov.u32 %r1357, 1;
setp.ne.s16	%p150, %rs149, 0;
@%p150 bra BB10_187;

BB10_186:
add.s32 %r1288, %r23, 2;
cvt.u64.u32	%rd1017, %r1288;
add.s64 %rd1019, %rd150, %rd1017;
ld.shared.u8 %rs150, [%rd1019];
setp.eq.s16	%p151, %rs150, 0;
selp.u32	%r1357, 1, 0, %p151;

BB10_187:
bfe.u32 %r834, %r16, 7, 1;
setp.ne.s32	%p152, %r1357, %r834;
@%p152 bra BB10_189;

add.s32 %r1274, %r23, 2;
mul.wide.u32 %rd1606, %r1274, 8;
mul.wide.u32 %rd1605, %r23, 8;
cvt.u64.u32	%rd1020, %r23;
st.shared.u64 [%rd183], %rd88;
cvt.u64.u32	%rd1024, %r1274;
st.shared.u64 [%rd181], %rd89;
add.s64 %rd1028, %rd149, %rd1605;
ld.shared.u64 %rd1029, [%rd1028];
add.s64 %rd1030, %rd149, %rd1606;
ld.shared.u64 %rd1031, [%rd1030];
st.shared.u64 [%rd1028], %rd1031;
st.shared.u64 [%rd1030], %rd1029;
add.s64 %rd1033, %rd150, %rd1020;
ld.shared.u8 %rs151, [%rd1033];
add.s64 %rd1034, %rd150, %rd1024;
ld.shared.u8 %rs152, [%rd1034];
st.shared.u8 [%rd1033], %rs152;
st.shared.u8 [%rd1034], %rs151;

BB10_189:
bar.sync 0;
ld.shared.u64 %rd90, [%rd161+8];
ld.shared.u64 %rd91, [%rd161];
setp.le.s64	%p153, %rd91, %rd90;
@%p153 bra BB10_191;

cvt.u64.u32	%rd1038, %r18;
add.s64 %rd1040, %rd150, %rd1038;
ld.shared.u8 %rs153, [%rd1040];
mov.u32 %r1358, 1;
setp.ne.s16	%p154, %rs153, 0;
@%p154 bra BB10_192;

BB10_191:
cvt.u64.u32	%rd1041, %r18;
add.s64 %rd1043, %rd150, %rd1041;
ld.shared.u8 %rs154, [%rd1043+1];
setp.eq.s16	%p155, %rs154, 0;
selp.u32	%r1358, 1, 0, %p155;

BB10_192:
bfe.u32 %r848, %r16, 7, 1;
setp.ne.s32	%p156, %r1358, %r848;
@%p156 bra BB10_194;

mul.wide.u32 %rd1604, %r18, 8;
cvt.u64.u32	%rd1044, %r18;
st.shared.u64 [%rd161], %rd90;
st.shared.u64 [%rd161+8], %rd91;
add.s64 %rd1049, %rd149, %rd1604;
ld.shared.u64 %rd1050, [%rd1049];
ld.shared.u64 %rd1051, [%rd1049+8];
st.shared.u64 [%rd1049], %rd1051;
st.shared.u64 [%rd1049+8], %rd1050;
add.s64 %rd1053, %rd150, %rd1044;
ld.shared.u8 %rs155, [%rd1053];
ld.shared.u8 %rs156, [%rd1053+1];
st.shared.u8 [%rd1053], %rs156;
st.shared.u8 [%rd1053+1], %rs155;

BB10_194:
bar.sync 0;
mov.u64 %rd1603, _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r851, %r16, 255;
sub.s32 %r107, %r18, %r851;
add.s32 %r853, %r107, 256;
mul.wide.u32 %rd1054, %r853, 8;
add.s64 %rd1056, %rd1603, %rd1054;
mul.wide.u32 %rd1057, %r107, 8;
add.s64 %rd1058, %rd1603, %rd1057;
ld.shared.u64 %rd92, [%rd1056];
ld.shared.u64 %rd93, [%rd1058];
setp.le.s64	%p157, %rd93, %rd92;
@%p157 bra BB10_196;

cvt.u64.u32	%rd1059, %r107;
add.s64 %rd1061, %rd150, %rd1059;
ld.shared.u8 %rs157, [%rd1061];
mov.u32 %r1359, 1;
setp.ne.s16	%p158, %rs157, 0;
@%p158 bra BB10_197;

BB10_196:
add.s32 %r1307, %r107, 256;
cvt.u64.u32	%rd1062, %r1307;
add.s64 %rd1064, %rd150, %rd1062;
ld.shared.u8 %rs158, [%rd1064];
setp.eq.s16	%p159, %rs158, 0;
selp.u32	%r1359, 1, 0, %p159;

BB10_197:
mov.u32 %r1317, %tid.x;
bfe.u32 %r865, %r1317, 8, 1;
setp.ne.s32	%p160, %r1359, %r865;
@%p160 bra BB10_199;

mul.wide.u32 %rd1664, %r107, 8;
mov.u64 %rd1663, _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1662, %rd1663, %rd1664;
add.s32 %r1308, %r107, 256;
mul.wide.u32 %rd1649, %r1308, 8;
mul.wide.u32 %rd1594, %r107, 8;
add.s64 %rd1067, %rd149, %rd1594;
add.s64 %rd1069, %rd149, %rd1649;
cvt.u64.u32	%rd1070, %r107;
st.shared.u64 [%rd1662], %rd92;
cvt.u64.u32	%rd1074, %r1308;
st.shared.u64 [%rd1056], %rd93;
ld.shared.u64 %rd1077, [%rd1067];
ld.shared.u64 %rd1078, [%rd1069];
st.shared.u64 [%rd1067], %rd1078;
st.shared.u64 [%rd1069], %rd1077;
add.s64 %rd1080, %rd150, %rd1070;
ld.shared.u8 %rs159, [%rd1080];
add.s64 %rd1081, %rd150, %rd1074;
ld.shared.u8 %rs160, [%rd1081];
st.shared.u8 [%rd1080], %rs160;
st.shared.u8 [%rd1081], %rs159;

BB10_199:
bar.sync 0;
ld.shared.u64 %rd94, [%rd853];
ld.shared.u64 %rd95, [%rd855];
setp.le.s64	%p161, %rd95, %rd94;
@%p161 bra BB10_201;

cvt.u64.u32	%rd1087, %r89;
add.s64 %rd1089, %rd150, %rd1087;
ld.shared.u8 %rs161, [%rd1089];
mov.u32 %r1360, 1;
setp.ne.s16	%p162, %rs161, 0;
@%p162 bra BB10_202;

BB10_201:
add.s32 %r1262, %r89, 128;
cvt.u64.u32	%rd1090, %r1262;
add.s64 %rd1092, %rd150, %rd1090;
ld.shared.u8 %rs162, [%rd1092];
setp.eq.s16	%p163, %rs162, 0;
selp.u32	%r1360, 1, 0, %p163;

BB10_202:
mov.u32 %r1318, %tid.x;
bfe.u32 %r888, %r1318, 8, 1;
setp.ne.s32	%p164, %r1360, %r888;
@%p164 bra BB10_204;

add.s32 %r1264, %r89, 128;
mul.wide.u32 %rd1598, %r1264, 8;
mul.wide.u32 %rd1593, %r89, 8;
cvt.u64.u32	%rd1093, %r89;
st.shared.u64 [%rd855], %rd94;
cvt.u64.u32	%rd1097, %r1264;
st.shared.u64 [%rd853], %rd95;
add.s64 %rd1101, %rd149, %rd1593;
ld.shared.u64 %rd1102, [%rd1101];
add.s64 %rd1103, %rd149, %rd1598;
ld.shared.u64 %rd1104, [%rd1103];
st.shared.u64 [%rd1101], %rd1104;
st.shared.u64 [%rd1103], %rd1102;
add.s64 %rd1106, %rd150, %rd1093;
ld.shared.u8 %rs163, [%rd1106];
add.s64 %rd1107, %rd150, %rd1097;
ld.shared.u8 %rs164, [%rd1107];
st.shared.u8 [%rd1106], %rs164;
st.shared.u8 [%rd1107], %rs163;

BB10_204:
bar.sync 0;
ld.shared.u64 %rd96, [%rd676];
ld.shared.u64 %rd97, [%rd678];
setp.le.s64	%p165, %rd97, %rd96;
@%p165 bra BB10_206;

cvt.u64.u32	%rd1113, %r73;
add.s64 %rd1115, %rd150, %rd1113;
ld.shared.u8 %rs165, [%rd1115];
mov.u32 %r1361, 1;
setp.ne.s16	%p166, %rs165, 0;
@%p166 bra BB10_207;

BB10_206:
add.s32 %r1250, %r73, 64;
cvt.u64.u32	%rd1116, %r1250;
add.s64 %rd1118, %rd150, %rd1116;
ld.shared.u8 %rs166, [%rd1118];
setp.eq.s16	%p167, %rs166, 0;
selp.u32	%r1361, 1, 0, %p167;

BB10_207:
mov.u32 %r1314, %tid.x;
bfe.u32 %r910, %r1314, 8, 1;
setp.ne.s32	%p168, %r1361, %r910;
@%p168 bra BB10_209;

add.s32 %r1261, %r73, 64;
mul.wide.u32 %rd1592, %r1261, 8;
mul.wide.u32 %rd1591, %r73, 8;
cvt.u64.u32	%rd1119, %r73;
st.shared.u64 [%rd678], %rd96;
cvt.u64.u32	%rd1123, %r1261;
st.shared.u64 [%rd676], %rd97;
add.s64 %rd1127, %rd149, %rd1591;
ld.shared.u64 %rd1128, [%rd1127];
add.s64 %rd1129, %rd149, %rd1592;
ld.shared.u64 %rd1130, [%rd1129];
st.shared.u64 [%rd1127], %rd1130;
st.shared.u64 [%rd1129], %rd1128;
add.s64 %rd1132, %rd150, %rd1119;
ld.shared.u8 %rs167, [%rd1132];
add.s64 %rd1133, %rd150, %rd1123;
ld.shared.u8 %rs168, [%rd1133];
st.shared.u8 [%rd1132], %rs168;
st.shared.u8 [%rd1133], %rs167;

BB10_209:
bar.sync 0;
ld.shared.u64 %rd98, [%rd525];
ld.shared.u64 %rd99, [%rd527];
setp.le.s64	%p169, %rd99, %rd98;
@%p169 bra BB10_211;

cvt.u64.u32	%rd1139, %r59;
add.s64 %rd1141, %rd150, %rd1139;
ld.shared.u8 %rs169, [%rd1141];
mov.u32 %r1362, 1;
setp.ne.s16	%p170, %rs169, 0;
@%p170 bra BB10_212;

BB10_211:
add.s32 %r1251, %r59, 32;
cvt.u64.u32	%rd1142, %r1251;
add.s64 %rd1144, %rd150, %rd1142;
ld.shared.u8 %rs170, [%rd1144];
setp.eq.s16	%p171, %rs170, 0;
selp.u32	%r1362, 1, 0, %p171;

BB10_212:
mov.u32 %r1315, %tid.x;
bfe.u32 %r932, %r1315, 8, 1;
setp.ne.s32	%p172, %r1362, %r932;
@%p172 bra BB10_214;

add.s32 %r1260, %r59, 32;
mul.wide.u32 %rd1590, %r1260, 8;
mul.wide.u32 %rd1589, %r59, 8;
cvt.u64.u32	%rd1145, %r59;
st.shared.u64 [%rd527], %rd98;
cvt.u64.u32	%rd1149, %r1260;
st.shared.u64 [%rd525], %rd99;
add.s64 %rd1153, %rd149, %rd1589;
ld.shared.u64 %rd1154, [%rd1153];
add.s64 %rd1155, %rd149, %rd1590;
ld.shared.u64 %rd1156, [%rd1155];
st.shared.u64 [%rd1153], %rd1156;
st.shared.u64 [%rd1155], %rd1154;
add.s64 %rd1158, %rd150, %rd1145;
ld.shared.u8 %rs171, [%rd1158];
add.s64 %rd1159, %rd150, %rd1149;
ld.shared.u8 %rs172, [%rd1159];
st.shared.u8 [%rd1158], %rs172;
st.shared.u8 [%rd1159], %rs171;

BB10_214:
bar.sync 0;
ld.shared.u64 %rd100, [%rd400];
ld.shared.u64 %rd101, [%rd402];
setp.le.s64	%p173, %rd101, %rd100;
@%p173 bra BB10_216;

cvt.u64.u32	%rd1165, %r47;
add.s64 %rd1167, %rd150, %rd1165;
ld.shared.u8 %rs173, [%rd1167];
mov.u32 %r1363, 1;
setp.ne.s16	%p174, %rs173, 0;
@%p174 bra BB10_217;

BB10_216:
add.s32 %r1252, %r47, 16;
cvt.u64.u32	%rd1168, %r1252;
add.s64 %rd1170, %rd150, %rd1168;
ld.shared.u8 %rs174, [%rd1170];
setp.eq.s16	%p175, %rs174, 0;
selp.u32	%r1363, 1, 0, %p175;

BB10_217:
mov.u32 %r1316, %tid.x;
bfe.u32 %r954, %r1316, 8, 1;
setp.ne.s32	%p176, %r1363, %r954;
@%p176 bra BB10_219;

add.s32 %r1259, %r47, 16;
mul.wide.u32 %rd1588, %r1259, 8;
mul.wide.u32 %rd1587, %r47, 8;
cvt.u64.u32	%rd1171, %r47;
st.shared.u64 [%rd402], %rd100;
cvt.u64.u32	%rd1175, %r1259;
st.shared.u64 [%rd400], %rd101;
add.s64 %rd1179, %rd149, %rd1587;
ld.shared.u64 %rd1180, [%rd1179];
add.s64 %rd1181, %rd149, %rd1588;
ld.shared.u64 %rd1182, [%rd1181];
st.shared.u64 [%rd1179], %rd1182;
st.shared.u64 [%rd1181], %rd1180;
add.s64 %rd1184, %rd150, %rd1171;
ld.shared.u8 %rs175, [%rd1184];
add.s64 %rd1185, %rd150, %rd1175;
ld.shared.u8 %rs176, [%rd1185];
st.shared.u8 [%rd1184], %rs176;
st.shared.u8 [%rd1185], %rs175;

BB10_219:
bar.sync 0;
ld.shared.u64 %rd102, [%rd301];
ld.shared.u64 %rd103, [%rd303];
setp.le.s64	%p177, %rd103, %rd102;
@%p177 bra BB10_221;

cvt.u64.u32	%rd1191, %r37;
add.s64 %rd1193, %rd150, %rd1191;
ld.shared.u8 %rs177, [%rd1193];
mov.u32 %r1364, 1;
setp.ne.s16	%p178, %rs177, 0;
@%p178 bra BB10_222;

BB10_221:
add.s32 %r1253, %r37, 8;
cvt.u64.u32	%rd1194, %r1253;
add.s64 %rd1196, %rd150, %rd1194;
ld.shared.u8 %rs178, [%rd1196];
setp.eq.s16	%p179, %rs178, 0;
selp.u32	%r1364, 1, 0, %p179;

BB10_222:
mov.u32 %r1311, %tid.x;
bfe.u32 %r976, %r1311, 8, 1;
setp.ne.s32	%p180, %r1364, %r976;
@%p180 bra BB10_224;

add.s32 %r1258, %r37, 8;
mul.wide.u32 %rd1586, %r1258, 8;
mul.wide.u32 %rd1585, %r37, 8;
cvt.u64.u32	%rd1197, %r37;
st.shared.u64 [%rd303], %rd102;
cvt.u64.u32	%rd1201, %r1258;
st.shared.u64 [%rd301], %rd103;
add.s64 %rd1205, %rd149, %rd1585;
ld.shared.u64 %rd1206, [%rd1205];
add.s64 %rd1207, %rd149, %rd1586;
ld.shared.u64 %rd1208, [%rd1207];
st.shared.u64 [%rd1205], %rd1208;
st.shared.u64 [%rd1207], %rd1206;
add.s64 %rd1210, %rd150, %rd1197;
ld.shared.u8 %rs179, [%rd1210];
add.s64 %rd1211, %rd150, %rd1201;
ld.shared.u8 %rs180, [%rd1211];
st.shared.u8 [%rd1210], %rs180;
st.shared.u8 [%rd1211], %rs179;

BB10_224:
bar.sync 0;
ld.shared.u64 %rd104, [%rd228];
ld.shared.u64 %rd105, [%rd230];
setp.le.s64	%p181, %rd105, %rd104;
@%p181 bra BB10_226;

cvt.u64.u32	%rd1217, %r29;
add.s64 %rd1219, %rd150, %rd1217;
ld.shared.u8 %rs181, [%rd1219];
mov.u32 %r1365, 1;
setp.ne.s16	%p182, %rs181, 0;
@%p182 bra BB10_227;

BB10_226:
add.s32 %r1254, %r29, 4;
cvt.u64.u32	%rd1220, %r1254;
add.s64 %rd1222, %rd150, %rd1220;
ld.shared.u8 %rs182, [%rd1222];
setp.eq.s16	%p183, %rs182, 0;
selp.u32	%r1365, 1, 0, %p183;

BB10_227:
mov.u32 %r1312, %tid.x;
bfe.u32 %r998, %r1312, 8, 1;
setp.ne.s32	%p184, %r1365, %r998;
@%p184 bra BB10_229;

add.s32 %r1263, %r29, 4;
mul.wide.u32 %rd1597, %r1263, 8;
mul.wide.u32 %rd1584, %r29, 8;
add.s32 %r1257, %r29, 4;
cvt.u64.u32	%rd1223, %r29;
st.shared.u64 [%rd230], %rd104;
cvt.u64.u32	%rd1227, %r1257;
st.shared.u64 [%rd228], %rd105;
add.s64 %rd1231, %rd149, %rd1584;
ld.shared.u64 %rd1232, [%rd1231];
add.s64 %rd1233, %rd149, %rd1597;
ld.shared.u64 %rd1234, [%rd1233];
st.shared.u64 [%rd1231], %rd1234;
st.shared.u64 [%rd1233], %rd1232;
add.s64 %rd1236, %rd150, %rd1223;
ld.shared.u8 %rs183, [%rd1236];
add.s64 %rd1237, %rd150, %rd1227;
ld.shared.u8 %rs184, [%rd1237];
st.shared.u8 [%rd1236], %rs184;
st.shared.u8 [%rd1237], %rs183;

BB10_229:
bar.sync 0;
ld.shared.u64 %rd106, [%rd181];
ld.shared.u64 %rd107, [%rd183];
setp.le.s64	%p185, %rd107, %rd106;
@%p185 bra BB10_231;

cvt.u64.u32	%rd1243, %r23;
add.s64 %rd1245, %rd150, %rd1243;
ld.shared.u8 %rs185, [%rd1245];
mov.u32 %r1366, 1;
setp.ne.s16	%p186, %rs185, 0;
@%p186 bra BB10_232;

BB10_231:
add.s32 %r1255, %r23, 2;
cvt.u64.u32	%rd1246, %r1255;
add.s64 %rd1248, %rd150, %rd1246;
ld.shared.u8 %rs186, [%rd1248];
setp.eq.s16	%p187, %rs186, 0;
selp.u32	%r1366, 1, 0, %p187;

BB10_232:
mov.u32 %r1313, %tid.x;
bfe.u32 %r1020, %r1313, 8, 1;
setp.ne.s32	%p188, %r1366, %r1020;
@%p188 bra BB10_234;

add.s32 %r1256, %r23, 2;
mul.wide.u32 %rd1583, %r1256, 8;
mul.wide.u32 %rd1582, %r23, 8;
cvt.u64.u32	%rd1249, %r23;
st.shared.u64 [%rd183], %rd106;
cvt.u64.u32	%rd1253, %r1256;
st.shared.u64 [%rd181], %rd107;
add.s64 %rd1257, %rd149, %rd1582;
ld.shared.u64 %rd1258, [%rd1257];
add.s64 %rd1259, %rd149, %rd1583;
ld.shared.u64 %rd1260, [%rd1259];
st.shared.u64 [%rd1257], %rd1260;
st.shared.u64 [%rd1259], %rd1258;
add.s64 %rd1262, %rd150, %rd1249;
ld.shared.u8 %rs187, [%rd1262];
add.s64 %rd1263, %rd150, %rd1253;
ld.shared.u8 %rs188, [%rd1263];
st.shared.u8 [%rd1262], %rs188;
st.shared.u8 [%rd1263], %rs187;

BB10_234:
bar.sync 0;
ld.shared.u64 %rd108, [%rd161+8];
ld.shared.u64 %rd109, [%rd161];
setp.le.s64	%p189, %rd109, %rd108;
@%p189 bra BB10_236;

cvt.u64.u32	%rd1267, %r18;
add.s64 %rd1269, %rd150, %rd1267;
ld.shared.u8 %rs189, [%rd1269];
mov.u32 %r1367, 1;
setp.ne.s16	%p190, %rs189, 0;
@%p190 bra BB10_237;

BB10_236:
cvt.u64.u32	%rd1270, %r18;
add.s64 %rd1272, %rd150, %rd1270;
ld.shared.u8 %rs190, [%rd1272+1];
setp.eq.s16	%p191, %rs190, 0;
selp.u32	%r1367, 1, 0, %p191;

BB10_237:
mov.u32 %r1265, %tid.x;
bfe.u32 %r1034, %r1265, 8, 1;
setp.ne.s32	%p192, %r1367, %r1034;
@%p192 bra BB10_239;

mul.wide.u32 %rd1596, %r18, 8;
cvt.u64.u32	%rd1273, %r18;
st.shared.u64 [%rd161], %rd108;
st.shared.u64 [%rd161+8], %rd109;
add.s64 %rd1278, %rd149, %rd1596;
ld.shared.u64 %rd1279, [%rd1278];
ld.shared.u64 %rd1280, [%rd1278+8];
st.shared.u64 [%rd1278], %rd1280;
st.shared.u64 [%rd1278+8], %rd1279;
add.s64 %rd1282, %rd150, %rd1273;
ld.shared.u8 %rs191, [%rd1282];
ld.shared.u8 %rs192, [%rd1282+1];
st.shared.u8 [%rd1282], %rs192;
st.shared.u8 [%rd1282+1], %rs191;

BB10_239:
bar.sync 0;
mov.u32 %r1266, %tid.x;
mov.u64 %rd1581, _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r1037, %r1266, 511;
sub.s32 %r1038, %r18, %r1037;
add.s32 %r1039, %r1038, 512;
mul.wide.u32 %rd1283, %r1039, 8;
add.s64 %rd1285, %rd1581, %rd1283;
mul.wide.u32 %rd1286, %r1038, 8;
add.s64 %rd1287, %rd1581, %rd1286;
ld.shared.u64 %rd110, [%rd1285];
ld.shared.u64 %rd111, [%rd1287];
setp.le.s64	%p193, %rd111, %rd110;
@%p193 bra BB10_241;

cvt.u64.u32	%rd1288, %r1038;
add.s64 %rd1290, %rd150, %rd1288;
ld.shared.u8 %rs193, [%rd1290];
setp.ne.s16	%p194, %rs193, 0;
@%p194 bra BB10_243;

BB10_241:
add.s32 %r1268, %r1038, 512;
cvt.u64.u32	%rd1291, %r1268;
add.s64 %rd1293, %rd150, %rd1291;
ld.shared.u8 %rs1, [%rd1293];
setp.eq.s16	%p195, %rs1, 0;
@%p195 bra BB10_243;

mul.wide.u32 %rd1655, %r1039, 8;
mov.u64 %rd1654, _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1653, %rd1654, %rd1655;
mul.wide.u32 %rd1602, %r1038, 8;
mov.u64 %rd1601, _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1600, %rd1601, %rd1602;
add.s32 %r1269, %r1038, 512;
mul.wide.u32 %rd1565, %r1269, 8;
mul.wide.u32 %rd1564, %r1038, 8;
cvt.u64.u32	%rd1294, %r1038;
st.shared.u64 [%rd1600], %rd110;
st.shared.u64 [%rd1653], %rd111;
add.s64 %rd1302, %rd149, %rd1564;
ld.shared.u64 %rd1303, [%rd1302];
add.s64 %rd1304, %rd149, %rd1565;
ld.shared.u64 %rd1305, [%rd1304];
st.shared.u64 [%rd1302], %rd1305;
st.shared.u64 [%rd1304], %rd1303;
add.s64 %rd1307, %rd150, %rd1294;
ld.shared.u8 %rs194, [%rd1307];
st.shared.u8 [%rd1307], %rs1;
st.shared.u8 [%rd1293], %rs194;

BB10_243:
bar.sync 0;
mul.wide.u32 %rd1661, %r107, 8;
mov.u64 %rd1660, _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1659, %rd1660, %rd1661;
ld.shared.u64 %rd112, [%rd1056];
ld.shared.u64 %rd113, [%rd1659];
setp.le.s64	%p196, %rd113, %rd112;
@%p196 bra BB10_245;

cvt.u64.u32	%rd1314, %r107;
add.s64 %rd1316, %rd150, %rd1314;
ld.shared.u8 %rs195, [%rd1316];
setp.ne.s16	%p197, %rs195, 0;
@%p197 bra BB10_247;

BB10_245:
add.s32 %r1224, %r107, 256;
cvt.u64.u32	%rd1317, %r1224;
add.s64 %rd1319, %rd150, %rd1317;
ld.shared.u8 %rs2, [%rd1319];
setp.eq.s16	%p198, %rs2, 0;
@%p198 bra BB10_247;

mul.wide.u32 %rd1658, %r107, 8;
mov.u64 %rd1657, _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1656, %rd1657, %rd1658;
mul.wide.u32 %rd1599, %r853, 8;
mul.wide.u32 %rd1566, %r107, 8;
cvt.u64.u32	%rd1320, %r107;
st.shared.u64 [%rd1656], %rd112;
st.shared.u64 [%rd1056], %rd113;
add.s64 %rd1328, %rd149, %rd1566;
ld.shared.u64 %rd1329, [%rd1328];
add.s64 %rd1330, %rd149, %rd1599;
ld.shared.u64 %rd1331, [%rd1330];
st.shared.u64 [%rd1328], %rd1331;
st.shared.u64 [%rd1330], %rd1329;
add.s64 %rd1333, %rd150, %rd1320;
ld.shared.u8 %rs196, [%rd1333];
st.shared.u8 [%rd1333], %rs2;
st.shared.u8 [%rd1319], %rs196;

BB10_247:
bar.sync 0;
ld.shared.u64 %rd114, [%rd853];
ld.shared.u64 %rd115, [%rd855];
setp.le.s64	%p199, %rd115, %rd114;
@%p199 bra BB10_249;

cvt.u64.u32	%rd1340, %r89;
add.s64 %rd1342, %rd150, %rd1340;
ld.shared.u8 %rs197, [%rd1342];
setp.ne.s16	%p200, %rs197, 0;
@%p200 bra BB10_251;

BB10_249:
add.s32 %r1225, %r89, 128;
cvt.u64.u32	%rd1343, %r1225;
add.s64 %rd1345, %rd150, %rd1343;
ld.shared.u8 %rs3, [%rd1345];
setp.eq.s16	%p201, %rs3, 0;
@%p201 bra BB10_251;

add.s32 %r1226, %r89, 128;
mul.wide.u32 %rd1568, %r1226, 8;
mul.wide.u32 %rd1567, %r89, 8;
cvt.u64.u32	%rd1346, %r89;
st.shared.u64 [%rd855], %rd114;
st.shared.u64 [%rd853], %rd115;
add.s64 %rd1354, %rd149, %rd1567;
ld.shared.u64 %rd1355, [%rd1354];
add.s64 %rd1356, %rd149, %rd1568;
ld.shared.u64 %rd1357, [%rd1356];
st.shared.u64 [%rd1354], %rd1357;
st.shared.u64 [%rd1356], %rd1355;
add.s64 %rd1359, %rd150, %rd1346;
ld.shared.u8 %rs198, [%rd1359];
st.shared.u8 [%rd1359], %rs3;
st.shared.u8 [%rd1345], %rs198;

BB10_251:
bar.sync 0;
ld.shared.u64 %rd116, [%rd676];
ld.shared.u64 %rd117, [%rd678];
setp.le.s64	%p202, %rd117, %rd116;
@%p202 bra BB10_253;

cvt.u64.u32	%rd1366, %r73;
add.s64 %rd1368, %rd150, %rd1366;
ld.shared.u8 %rs199, [%rd1368];
setp.ne.s16	%p203, %rs199, 0;
@%p203 bra BB10_255;

BB10_253:
add.s32 %r1227, %r73, 64;
cvt.u64.u32	%rd1369, %r1227;
add.s64 %rd1371, %rd150, %rd1369;
ld.shared.u8 %rs4, [%rd1371];
setp.eq.s16	%p204, %rs4, 0;
@%p204 bra BB10_255;

add.s32 %r1228, %r73, 64;
mul.wide.u32 %rd1570, %r1228, 8;
mul.wide.u32 %rd1569, %r73, 8;
cvt.u64.u32	%rd1372, %r73;
st.shared.u64 [%rd678], %rd116;
st.shared.u64 [%rd676], %rd117;
add.s64 %rd1380, %rd149, %rd1569;
ld.shared.u64 %rd1381, [%rd1380];
add.s64 %rd1382, %rd149, %rd1570;
ld.shared.u64 %rd1383, [%rd1382];
st.shared.u64 [%rd1380], %rd1383;
st.shared.u64 [%rd1382], %rd1381;
add.s64 %rd1385, %rd150, %rd1372;
ld.shared.u8 %rs200, [%rd1385];
st.shared.u8 [%rd1385], %rs4;
st.shared.u8 [%rd1371], %rs200;

BB10_255:
bar.sync 0;
ld.shared.u64 %rd118, [%rd525];
ld.shared.u64 %rd119, [%rd527];
setp.le.s64	%p205, %rd119, %rd118;
@%p205 bra BB10_257;

cvt.u64.u32	%rd1392, %r59;
add.s64 %rd1394, %rd150, %rd1392;
ld.shared.u8 %rs201, [%rd1394];
setp.ne.s16	%p206, %rs201, 0;
@%p206 bra BB10_259;

BB10_257:
add.s32 %r1229, %r59, 32;
cvt.u64.u32	%rd1395, %r1229;
add.s64 %rd1397, %rd150, %rd1395;
ld.shared.u8 %rs5, [%rd1397];
setp.eq.s16	%p207, %rs5, 0;
@%p207 bra BB10_259;

add.s32 %r1230, %r59, 32;
mul.wide.u32 %rd1572, %r1230, 8;
mul.wide.u32 %rd1571, %r59, 8;
cvt.u64.u32	%rd1398, %r59;
st.shared.u64 [%rd527], %rd118;
st.shared.u64 [%rd525], %rd119;
add.s64 %rd1406, %rd149, %rd1571;
ld.shared.u64 %rd1407, [%rd1406];
add.s64 %rd1408, %rd149, %rd1572;
ld.shared.u64 %rd1409, [%rd1408];
st.shared.u64 [%rd1406], %rd1409;
st.shared.u64 [%rd1408], %rd1407;
add.s64 %rd1411, %rd150, %rd1398;
ld.shared.u8 %rs202, [%rd1411];
st.shared.u8 [%rd1411], %rs5;
st.shared.u8 [%rd1397], %rs202;

BB10_259:
bar.sync 0;
ld.shared.u64 %rd120, [%rd400];
ld.shared.u64 %rd121, [%rd402];
setp.le.s64	%p208, %rd121, %rd120;
@%p208 bra BB10_261;

cvt.u64.u32	%rd1418, %r47;
add.s64 %rd1420, %rd150, %rd1418;
ld.shared.u8 %rs203, [%rd1420];
setp.ne.s16	%p209, %rs203, 0;
@%p209 bra BB10_263;

BB10_261:
add.s32 %r1231, %r47, 16;
cvt.u64.u32	%rd1421, %r1231;
add.s64 %rd1423, %rd150, %rd1421;
ld.shared.u8 %rs6, [%rd1423];
setp.eq.s16	%p210, %rs6, 0;
@%p210 bra BB10_263;

add.s32 %r1232, %r47, 16;
mul.wide.u32 %rd1574, %r1232, 8;
mul.wide.u32 %rd1573, %r47, 8;
cvt.u64.u32	%rd1424, %r47;
st.shared.u64 [%rd402], %rd120;
st.shared.u64 [%rd400], %rd121;
add.s64 %rd1432, %rd149, %rd1573;
ld.shared.u64 %rd1433, [%rd1432];
add.s64 %rd1434, %rd149, %rd1574;
ld.shared.u64 %rd1435, [%rd1434];
st.shared.u64 [%rd1432], %rd1435;
st.shared.u64 [%rd1434], %rd1433;
add.s64 %rd1437, %rd150, %rd1424;
ld.shared.u8 %rs204, [%rd1437];
st.shared.u8 [%rd1437], %rs6;
st.shared.u8 [%rd1423], %rs204;

BB10_263:
bar.sync 0;
ld.shared.u64 %rd122, [%rd301];
ld.shared.u64 %rd123, [%rd303];
setp.le.s64	%p211, %rd123, %rd122;
@%p211 bra BB10_265;

cvt.u64.u32	%rd1444, %r37;
add.s64 %rd1446, %rd150, %rd1444;
ld.shared.u8 %rs205, [%rd1446];
setp.ne.s16	%p212, %rs205, 0;
@%p212 bra BB10_267;

BB10_265:
add.s32 %r1233, %r37, 8;
cvt.u64.u32	%rd1447, %r1233;
add.s64 %rd1449, %rd150, %rd1447;
ld.shared.u8 %rs7, [%rd1449];
setp.eq.s16	%p213, %rs7, 0;
@%p213 bra BB10_267;

add.s32 %r1234, %r37, 8;
mul.wide.u32 %rd1576, %r1234, 8;
mul.wide.u32 %rd1575, %r37, 8;
cvt.u64.u32	%rd1450, %r37;
st.shared.u64 [%rd303], %rd122;
st.shared.u64 [%rd301], %rd123;
add.s64 %rd1458, %rd149, %rd1575;
ld.shared.u64 %rd1459, [%rd1458];
add.s64 %rd1460, %rd149, %rd1576;
ld.shared.u64 %rd1461, [%rd1460];
st.shared.u64 [%rd1458], %rd1461;
st.shared.u64 [%rd1460], %rd1459;
add.s64 %rd1463, %rd150, %rd1450;
ld.shared.u8 %rs206, [%rd1463];
st.shared.u8 [%rd1463], %rs7;
st.shared.u8 [%rd1449], %rs206;

BB10_267:
bar.sync 0;
ld.shared.u64 %rd124, [%rd228];
ld.shared.u64 %rd125, [%rd230];
setp.le.s64	%p214, %rd125, %rd124;
@%p214 bra BB10_269;

cvt.u64.u32	%rd1470, %r29;
add.s64 %rd1472, %rd150, %rd1470;
ld.shared.u8 %rs207, [%rd1472];
setp.ne.s16	%p215, %rs207, 0;
@%p215 bra BB10_271;

BB10_269:
add.s32 %r1235, %r29, 4;
cvt.u64.u32	%rd1473, %r1235;
add.s64 %rd1475, %rd150, %rd1473;
ld.shared.u8 %rs8, [%rd1475];
setp.eq.s16	%p216, %rs8, 0;
@%p216 bra BB10_271;

add.s32 %r1236, %r29, 4;
mul.wide.u32 %rd1578, %r1236, 8;
mul.wide.u32 %rd1577, %r29, 8;
cvt.u64.u32	%rd1476, %r29;
st.shared.u64 [%rd230], %rd124;
st.shared.u64 [%rd228], %rd125;
add.s64 %rd1484, %rd149, %rd1577;
ld.shared.u64 %rd1485, [%rd1484];
add.s64 %rd1486, %rd149, %rd1578;
ld.shared.u64 %rd1487, [%rd1486];
st.shared.u64 [%rd1484], %rd1487;
st.shared.u64 [%rd1486], %rd1485;
add.s64 %rd1489, %rd150, %rd1476;
ld.shared.u8 %rs208, [%rd1489];
st.shared.u8 [%rd1489], %rs8;
st.shared.u8 [%rd1475], %rs208;

BB10_271:
bar.sync 0;
ld.shared.u64 %rd126, [%rd181];
ld.shared.u64 %rd127, [%rd183];
setp.le.s64	%p217, %rd127, %rd126;
@%p217 bra BB10_273;

cvt.u64.u32	%rd1496, %r23;
add.s64 %rd1498, %rd150, %rd1496;
ld.shared.u8 %rs209, [%rd1498];
setp.ne.s16	%p218, %rs209, 0;
@%p218 bra BB10_275;

BB10_273:
add.s32 %r1237, %r23, 2;
cvt.u64.u32	%rd1499, %r1237;
add.s64 %rd1501, %rd150, %rd1499;
ld.shared.u8 %rs9, [%rd1501];
setp.eq.s16	%p219, %rs9, 0;
@%p219 bra BB10_275;

add.s32 %r1238, %r23, 2;
mul.wide.u32 %rd1580, %r1238, 8;
mul.wide.u32 %rd1579, %r23, 8;
cvt.u64.u32	%rd1502, %r23;
st.shared.u64 [%rd183], %rd126;
st.shared.u64 [%rd181], %rd127;
add.s64 %rd1510, %rd149, %rd1579;
ld.shared.u64 %rd1511, [%rd1510];
add.s64 %rd1512, %rd149, %rd1580;
ld.shared.u64 %rd1513, [%rd1512];
st.shared.u64 [%rd1510], %rd1513;
st.shared.u64 [%rd1512], %rd1511;
add.s64 %rd1515, %rd150, %rd1502;
ld.shared.u8 %rs210, [%rd1515];
st.shared.u8 [%rd1515], %rs9;
st.shared.u8 [%rd1501], %rs210;

BB10_275:
bar.sync 0;
ld.shared.u64 %rd128, [%rd161+8];
ld.shared.u64 %rd129, [%rd161];
setp.le.s64	%p220, %rd129, %rd128;
@%p220 bra BB10_277;

cvt.u64.u32	%rd1520, %r18;
add.s64 %rd1522, %rd150, %rd1520;
ld.shared.u8 %rs211, [%rd1522];
setp.ne.s16	%p221, %rs211, 0;
@%p221 bra BB10_279;

BB10_277:
cvt.u64.u32	%rd1523, %r18;
add.s64 %rd1525, %rd150, %rd1523;
ld.shared.u8 %rs10, [%rd1525+1];
setp.eq.s16	%p222, %rs10, 0;
@%p222 bra BB10_279;

mul.wide.u32 %rd1595, %r18, 8;
st.shared.u64 [%rd161], %rd128;
st.shared.u64 [%rd161+8], %rd129;
add.s64 %rd1531, %rd149, %rd1595;
ld.shared.u64 %rd1532, [%rd1531];
ld.shared.u64 %rd1533, [%rd1531+8];
st.shared.u64 [%rd1531], %rd1533;
st.shared.u64 [%rd1531+8], %rd1532;
ld.shared.u8 %rs212, [%rd1525];
st.shared.u8 [%rd1525], %rs10;
st.shared.u8 [%rd1525+1], %rs212;

BB10_279:
ld.param.u32 %r1240, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
mov.u32 %r1239, %tid.x;
setp.lt.u32	%p224, %r1239, %r1240;
bar.sync 0;
@!%p224 bra BB10_281;
bra.uni BB10_280;

BB10_280:
mov.u32 %r1267, %tid.x;
ld.param.u32 %r1249, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1248, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u64 %rd1539, [%rd13];
mad.lo.s32 %r1216, %r1267, %r1248, %r4;
cvta.to.global.u64 %rd1540, %rd8;
mul.wide.u32 %rd1541, %r1216, 8;
add.s64 %rd1542, %rd1540, %rd1541;
st.global.u64 [%rd1542], %rd1539;
ld.shared.u64 %rd1545, [%rd14];
ld.local.u64 %rd1546, [%rd2];
cvta.to.global.u64 %rd1547, %rd1546;
mad.lo.s32 %r1217, %r1267, %r1249, %r15;
mul.wide.u32 %rd1548, %r1217, 8;
add.s64 %rd1549, %rd1547, %rd1548;
st.global.u64 [%rd1549], %rd1545;

BB10_281:
mov.u32 %r1243, %tid.x;
ld.param.u32 %r1242, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
add.s32 %r1241, %r1243, 512;
setp.ge.u32	%p225, %r1241, %r1242;
@%p225 bra BB10_283;

mov.u32 %r1247, %tid.x;
add.s32 %r1246, %r1247, 512;
ld.param.u32 %r1245, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1244, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u64 %rd1553, [%rd13+4096];
mad.lo.s32 %r1222, %r1246, %r1244, %r4;
cvta.to.global.u64 %rd1554, %rd8;
mul.wide.u32 %rd1555, %r1222, 8;
add.s64 %rd1556, %rd1554, %rd1555;
st.global.u64 [%rd1556], %rd1553;
ld.shared.u64 %rd1559, [%rd14+4096];
ld.local.u64 %rd1560, [%rd2];
cvta.to.global.u64 %rd1561, %rd1560;
mad.lo.s32 %r1223, %r1246, %r1245, %r15;
mul.wide.u32 %rd1562, %r1223, 8;
add.s64 %rd1563, %rd1561, %rd1562;
st.global.u64 [%rd1563], %rd1559;

BB10_283:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot11[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<226>;
.reg .b16 %rs<213>;
.reg .b32 %r<1368>;
.reg .b64 %rd<1674>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[8192];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[8192];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[1024];

mov.u64 %rd1673, __local_depot11;
cvta.local.u64 %SP, %rd1673;
ld.param.u32 %r128, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r129, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r130, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r131, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd3, _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd130, %SP, 0;
cvta.to.local.u64 %rd2, %rd130;
mov.u32 %r1319, 0;
mov.pred %p4, 0;
@%p4 bra BB11_2;

BB11_1:
mul.wide.s32 %rd131, %r1319, 8;
add.s64 %rd132, %rd3, %rd131;
ld.param.u64 %rd133, [%rd132];
add.s64 %rd134, %rd2, %rd131;
st.local.u64 [%rd134], %rd133;
add.s32 %r1319, %r1319, 1;
setp.lt.u32	%p5, %r1319, 27;
@%p5 bra BB11_1;

BB11_2:
mov.u32 %r133, %nctaid.y;
mov.u32 %r134, %ctaid.z;
mov.u32 %r135, %ctaid.y;
mad.lo.s32 %r136, %r133, %r134, %r135;
mov.u32 %r137, %nctaid.x;
mov.u32 %r138, %ctaid.x;
mad.lo.s32 %r1321, %r136, %r137, %r138;
setp.ge.u32	%p6, %r1321, %r128;
@%p6 bra BB11_283;

ld.param.u32 %r140, [%rd1+12];
ld.param.u32 %r141, [%rd1+112];
rem.u32 %r142, %r1321, %r140;
mul.lo.s32 %r143, %r141, %r142;
div.u32 %r144, %r1321, %r140;
ld.param.u32 %r145, [%rd1+108];
mad.lo.s32 %r4, %r145, %r144, %r143;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r1320, %r5, -1;
mov.u32 %r1322, 0;
setp.lt.s32	%p7, %r1320, 1;
@%p7 bra BB11_6;

mul.wide.s32 %rd135, %r5, 4;
add.s64 %rd1665, %rd2, %rd135;
mov.u32 %r1322, 0;

BB11_5:
ld.local.u32 %r147, [%rd1665+4];
rem.u32 %r148, %r1321, %r147;
ld.local.u32 %r149, [%rd1665+104];
mad.lo.s32 %r1322, %r149, %r148, %r1322;
div.u32 %r1321, %r1321, %r147;
add.s64 %rd1665, %rd1665, -4;
add.s32 %r1320, %r1320, -1;
setp.gt.s32	%p8, %r1320, 0;
@%p8 bra BB11_5;

BB11_6:
ld.param.u64 %rd8, [%rd1];
ld.local.u32 %r150, [%rd2+108];
mad.lo.s32 %r15, %r150, %r1321, %r1322;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 512;
setp.lt.u32	%p1, %r16, %r129;
mov.u64 %rd136, 0;
setp.ge.u32	%p9, %r16, %r129;
mov.u64 %rd1672, %rd136;
@%p9 bra BB11_8;

cvta.to.global.u64 %rd137, %rd8;
mad.lo.s32 %r151, %r16, %r130, %r4;
mul.wide.u32 %rd138, %r151, 8;
add.s64 %rd139, %rd137, %rd138;
ld.global.u64 %rd9, [%rd139];
mov.u64 %rd1672, %rd9;

BB11_8:
mov.u64 %rd10, %rd1672;
mov.u64 %rd1671, %rd136;
@%p9 bra BB11_10;

ld.local.u64 %rd141, [%rd2];
cvta.to.global.u64 %rd142, %rd141;
mad.lo.s32 %r152, %r16, %r131, %r15;
mul.wide.u32 %rd143, %r152, 8;
add.s64 %rd144, %rd142, %rd143;
ld.global.u64 %rd1671, [%rd144];

BB11_10:
selp.u16	%rs11, 1, 0, %p1;
cvt.s64.s32	%rd146, %r16;
mul.wide.s32 %rd147, %r16, 8;
mov.u64 %rd148, _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd13, %rd148, %rd147;
st.shared.u64 [%rd13], %rd10;
mov.u64 %rd149, _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd14, %rd149, %rd147;
st.shared.u64 [%rd14], %rd1671;
mov.u64 %rd150, _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd15, %rd150, %rd146;
st.shared.u8 [%rd15], %rs11;
setp.lt.u32	%p2, %r17, %r129;
setp.ge.u32	%p11, %r17, %r129;
mov.u64 %rd1670, %rd136;
@%p11 bra BB11_12;

cvta.to.global.u64 %rd151, %rd8;
mad.lo.s32 %r153, %r17, %r130, %r4;
mul.wide.u32 %rd152, %r153, 8;
add.s64 %rd153, %rd151, %rd152;
ld.global.u64 %rd1670, [%rd153];

BB11_12:
mov.u64 %rd1669, %rd136;
@%p11 bra BB11_14;

ld.local.u64 %rd155, [%rd2];
cvta.to.global.u64 %rd156, %rd155;
mad.lo.s32 %r154, %r17, %r131, %r15;
mul.wide.u32 %rd157, %r154, 8;
add.s64 %rd158, %rd156, %rd157;
ld.global.u64 %rd1669, [%rd158];

BB11_14:
selp.u16	%rs12, 1, 0, %p2;
st.shared.u64 [%rd13+4096], %rd1670;
st.shared.u64 [%rd14+4096], %rd1669;
st.shared.u8 [%rd15+512], %rs12;
shl.b32 %r18, %r16, 1;
bar.sync 0;
mul.wide.u32 %rd159, %r18, 8;
add.s64 %rd161, %rd148, %rd159;
ld.shared.u64 %rd20, [%rd161+8];
ld.shared.u64 %rd21, [%rd161];
setp.ge.s64	%p13, %rd21, %rd20;
@%p13 bra BB11_16;

cvt.u64.u32	%rd162, %r18;
add.s64 %rd164, %rd150, %rd162;
ld.shared.u8 %rs13, [%rd164];
mov.u32 %r1323, 1;
setp.ne.s16	%p14, %rs13, 0;
@%p14 bra BB11_17;

BB11_16:
cvt.u64.u32	%rd165, %r18;
add.s64 %rd167, %rd150, %rd165;
ld.shared.u8 %rs14, [%rd167+1];
setp.eq.s16	%p15, %rs14, 0;
selp.u32	%r1323, 1, 0, %p15;

BB11_17:
and.b32 %r161, %r16, 1;
setp.ne.s32	%p16, %r1323, %r161;
@%p16 bra BB11_19;

add.s64 %rd170, %rd149, %rd159;
cvt.u64.u32	%rd171, %r18;
st.shared.u64 [%rd161], %rd20;
st.shared.u64 [%rd161+8], %rd21;
ld.shared.u64 %rd175, [%rd170];
ld.shared.u64 %rd176, [%rd170+8];
st.shared.u64 [%rd170], %rd176;
st.shared.u64 [%rd170+8], %rd175;
add.s64 %rd178, %rd150, %rd171;
ld.shared.u8 %rs15, [%rd178];
ld.shared.u8 %rs16, [%rd178+1];
st.shared.u8 [%rd178], %rs16;
st.shared.u8 [%rd178+1], %rs15;

BB11_19:
bar.sync 0;
sub.s32 %r23, %r18, %r161;
add.s32 %r167, %r23, 2;
mul.wide.u32 %rd179, %r167, 8;
add.s64 %rd181, %rd148, %rd179;
mul.wide.u32 %rd182, %r23, 8;
add.s64 %rd183, %rd148, %rd182;
ld.shared.u64 %rd22, [%rd181];
ld.shared.u64 %rd23, [%rd183];
setp.ge.s64	%p17, %rd23, %rd22;
@%p17 bra BB11_21;

cvt.u64.u32	%rd184, %r23;
add.s64 %rd186, %rd150, %rd184;
ld.shared.u8 %rs17, [%rd186];
mov.u32 %r1324, 1;
setp.ne.s16	%p18, %rs17, 0;
@%p18 bra BB11_22;

BB11_21:
cvt.u64.u32	%rd187, %r167;
add.s64 %rd189, %rd150, %rd187;
ld.shared.u8 %rs18, [%rd189];
setp.eq.s16	%p19, %rs18, 0;
selp.u32	%r1324, 1, 0, %p19;

BB11_22:
bfe.u32 %r179, %r16, 1, 1;
setp.ne.s32	%p20, %r1324, %r179;
@%p20 bra BB11_24;

add.s64 %rd192, %rd149, %rd182;
add.s64 %rd194, %rd149, %rd179;
cvt.u64.u32	%rd195, %r23;
st.shared.u64 [%rd183], %rd22;
cvt.u64.u32	%rd199, %r167;
st.shared.u64 [%rd181], %rd23;
ld.shared.u64 %rd202, [%rd192];
ld.shared.u64 %rd203, [%rd194];
st.shared.u64 [%rd192], %rd203;
st.shared.u64 [%rd194], %rd202;
add.s64 %rd205, %rd150, %rd195;
ld.shared.u8 %rs19, [%rd205];
add.s64 %rd206, %rd150, %rd199;
ld.shared.u8 %rs20, [%rd206];
st.shared.u8 [%rd205], %rs20;
st.shared.u8 [%rd206], %rs19;

BB11_24:
bar.sync 0;
ld.shared.u64 %rd24, [%rd161+8];
ld.shared.u64 %rd25, [%rd161];
setp.ge.s64	%p21, %rd25, %rd24;
@%p21 bra BB11_26;

cvt.u64.u32	%rd210, %r18;
add.s64 %rd212, %rd150, %rd210;
ld.shared.u8 %rs21, [%rd212];
mov.u32 %r1325, 1;
setp.ne.s16	%p22, %rs21, 0;
@%p22 bra BB11_27;

BB11_26:
cvt.u64.u32	%rd213, %r18;
add.s64 %rd215, %rd150, %rd213;
ld.shared.u8 %rs22, [%rd215+1];
setp.eq.s16	%p23, %rs22, 0;
selp.u32	%r1325, 1, 0, %p23;

BB11_27:
bfe.u32 %r194, %r16, 1, 1;
setp.ne.s32	%p24, %r1325, %r194;
@%p24 bra BB11_29;

cvt.u64.u32	%rd216, %r18;
st.shared.u64 [%rd161], %rd24;
st.shared.u64 [%rd161+8], %rd25;
add.s64 %rd221, %rd149, %rd159;
ld.shared.u64 %rd222, [%rd221];
ld.shared.u64 %rd223, [%rd221+8];
st.shared.u64 [%rd221], %rd223;
st.shared.u64 [%rd221+8], %rd222;
add.s64 %rd225, %rd150, %rd216;
ld.shared.u8 %rs23, [%rd225];
ld.shared.u8 %rs24, [%rd225+1];
st.shared.u8 [%rd225], %rs24;
st.shared.u8 [%rd225+1], %rs23;

BB11_29:
bar.sync 0;
and.b32 %r197, %r16, 3;
sub.s32 %r29, %r18, %r197;
add.s32 %r199, %r29, 4;
mul.wide.u32 %rd226, %r199, 8;
add.s64 %rd228, %rd148, %rd226;
mul.wide.u32 %rd229, %r29, 8;
add.s64 %rd230, %rd148, %rd229;
ld.shared.u64 %rd26, [%rd228];
ld.shared.u64 %rd27, [%rd230];
setp.ge.s64	%p25, %rd27, %rd26;
@%p25 bra BB11_31;

cvt.u64.u32	%rd231, %r29;
add.s64 %rd233, %rd150, %rd231;
ld.shared.u8 %rs25, [%rd233];
mov.u32 %r1326, 1;
setp.ne.s16	%p26, %rs25, 0;
@%p26 bra BB11_32;

BB11_31:
cvt.u64.u32	%rd234, %r199;
add.s64 %rd236, %rd150, %rd234;
ld.shared.u8 %rs26, [%rd236];
setp.eq.s16	%p27, %rs26, 0;
selp.u32	%r1326, 1, 0, %p27;

BB11_32:
bfe.u32 %r211, %r16, 2, 1;
setp.ne.s32	%p28, %r1326, %r211;
@%p28 bra BB11_34;

add.s64 %rd239, %rd149, %rd229;
add.s64 %rd241, %rd149, %rd226;
cvt.u64.u32	%rd242, %r29;
st.shared.u64 [%rd230], %rd26;
cvt.u64.u32	%rd246, %r199;
st.shared.u64 [%rd228], %rd27;
ld.shared.u64 %rd249, [%rd239];
ld.shared.u64 %rd250, [%rd241];
st.shared.u64 [%rd239], %rd250;
st.shared.u64 [%rd241], %rd249;
add.s64 %rd252, %rd150, %rd242;
ld.shared.u8 %rs27, [%rd252];
add.s64 %rd253, %rd150, %rd246;
ld.shared.u8 %rs28, [%rd253];
st.shared.u8 [%rd252], %rs28;
st.shared.u8 [%rd253], %rs27;

BB11_34:
bar.sync 0;
ld.shared.u64 %rd28, [%rd181];
ld.shared.u64 %rd29, [%rd183];
setp.ge.s64	%p29, %rd29, %rd28;
@%p29 bra BB11_36;

cvt.u64.u32	%rd259, %r23;
add.s64 %rd261, %rd150, %rd259;
ld.shared.u8 %rs29, [%rd261];
mov.u32 %r1327, 1;
setp.ne.s16	%p30, %rs29, 0;
@%p30 bra BB11_37;

BB11_36:
cvt.u64.u32	%rd262, %r167;
add.s64 %rd264, %rd150, %rd262;
ld.shared.u8 %rs30, [%rd264];
setp.eq.s16	%p31, %rs30, 0;
selp.u32	%r1327, 1, 0, %p31;

BB11_37:
bfe.u32 %r234, %r16, 2, 1;
setp.ne.s32	%p32, %r1327, %r234;
@%p32 bra BB11_39;

cvt.u64.u32	%rd265, %r23;
st.shared.u64 [%rd183], %rd28;
cvt.u64.u32	%rd269, %r167;
st.shared.u64 [%rd181], %rd29;
add.s64 %rd273, %rd149, %rd182;
ld.shared.u64 %rd274, [%rd273];
add.s64 %rd275, %rd149, %rd179;
ld.shared.u64 %rd276, [%rd275];
st.shared.u64 [%rd273], %rd276;
st.shared.u64 [%rd275], %rd274;
add.s64 %rd278, %rd150, %rd265;
ld.shared.u8 %rs31, [%rd278];
add.s64 %rd279, %rd150, %rd269;
ld.shared.u8 %rs32, [%rd279];
st.shared.u8 [%rd278], %rs32;
st.shared.u8 [%rd279], %rs31;

BB11_39:
bar.sync 0;
ld.shared.u64 %rd30, [%rd161+8];
ld.shared.u64 %rd31, [%rd161];
setp.ge.s64	%p33, %rd31, %rd30;
@%p33 bra BB11_41;

cvt.u64.u32	%rd283, %r18;
add.s64 %rd285, %rd150, %rd283;
ld.shared.u8 %rs33, [%rd285];
mov.u32 %r1328, 1;
setp.ne.s16	%p34, %rs33, 0;
@%p34 bra BB11_42;

BB11_41:
cvt.u64.u32	%rd286, %r18;
add.s64 %rd288, %rd150, %rd286;
ld.shared.u8 %rs34, [%rd288+1];
setp.eq.s16	%p35, %rs34, 0;
selp.u32	%r1328, 1, 0, %p35;

BB11_42:
bfe.u32 %r248, %r16, 2, 1;
setp.ne.s32	%p36, %r1328, %r248;
@%p36 bra BB11_44;

cvt.u64.u32	%rd289, %r18;
st.shared.u64 [%rd161], %rd30;
st.shared.u64 [%rd161+8], %rd31;
add.s64 %rd294, %rd149, %rd159;
ld.shared.u64 %rd295, [%rd294];
ld.shared.u64 %rd296, [%rd294+8];
st.shared.u64 [%rd294], %rd296;
st.shared.u64 [%rd294+8], %rd295;
add.s64 %rd298, %rd150, %rd289;
ld.shared.u8 %rs35, [%rd298];
ld.shared.u8 %rs36, [%rd298+1];
st.shared.u8 [%rd298], %rs36;
st.shared.u8 [%rd298+1], %rs35;

BB11_44:
bar.sync 0;
and.b32 %r251, %r16, 7;
sub.s32 %r37, %r18, %r251;
add.s32 %r253, %r37, 8;
mul.wide.u32 %rd299, %r253, 8;
add.s64 %rd301, %rd148, %rd299;
mul.wide.u32 %rd302, %r37, 8;
add.s64 %rd303, %rd148, %rd302;
ld.shared.u64 %rd32, [%rd301];
ld.shared.u64 %rd33, [%rd303];
setp.ge.s64	%p37, %rd33, %rd32;
@%p37 bra BB11_46;

cvt.u64.u32	%rd304, %r37;
add.s64 %rd306, %rd150, %rd304;
ld.shared.u8 %rs37, [%rd306];
mov.u32 %r1329, 1;
setp.ne.s16	%p38, %rs37, 0;
@%p38 bra BB11_47;

BB11_46:
cvt.u64.u32	%rd307, %r253;
add.s64 %rd309, %rd150, %rd307;
ld.shared.u8 %rs38, [%rd309];
setp.eq.s16	%p39, %rs38, 0;
selp.u32	%r1329, 1, 0, %p39;

BB11_47:
bfe.u32 %r265, %r16, 3, 1;
setp.ne.s32	%p40, %r1329, %r265;
@%p40 bra BB11_49;

add.s64 %rd312, %rd149, %rd302;
add.s64 %rd314, %rd149, %rd299;
cvt.u64.u32	%rd315, %r37;
st.shared.u64 [%rd303], %rd32;
cvt.u64.u32	%rd319, %r253;
st.shared.u64 [%rd301], %rd33;
ld.shared.u64 %rd322, [%rd312];
ld.shared.u64 %rd323, [%rd314];
st.shared.u64 [%rd312], %rd323;
st.shared.u64 [%rd314], %rd322;
add.s64 %rd325, %rd150, %rd315;
ld.shared.u8 %rs39, [%rd325];
add.s64 %rd326, %rd150, %rd319;
ld.shared.u8 %rs40, [%rd326];
st.shared.u8 [%rd325], %rs40;
st.shared.u8 [%rd326], %rs39;

BB11_49:
bar.sync 0;
ld.shared.u64 %rd34, [%rd228];
ld.shared.u64 %rd35, [%rd230];
setp.ge.s64	%p41, %rd35, %rd34;
@%p41 bra BB11_51;

cvt.u64.u32	%rd332, %r29;
add.s64 %rd334, %rd150, %rd332;
ld.shared.u8 %rs41, [%rd334];
mov.u32 %r1330, 1;
setp.ne.s16	%p42, %rs41, 0;
@%p42 bra BB11_52;

BB11_51:
cvt.u64.u32	%rd335, %r199;
add.s64 %rd337, %rd150, %rd335;
ld.shared.u8 %rs42, [%rd337];
setp.eq.s16	%p43, %rs42, 0;
selp.u32	%r1330, 1, 0, %p43;

BB11_52:
bfe.u32 %r288, %r16, 3, 1;
setp.ne.s32	%p44, %r1330, %r288;
@%p44 bra BB11_54;

cvt.u64.u32	%rd338, %r29;
st.shared.u64 [%rd230], %rd34;
cvt.u64.u32	%rd342, %r199;
st.shared.u64 [%rd228], %rd35;
add.s64 %rd346, %rd149, %rd229;
ld.shared.u64 %rd347, [%rd346];
add.s64 %rd348, %rd149, %rd226;
ld.shared.u64 %rd349, [%rd348];
st.shared.u64 [%rd346], %rd349;
st.shared.u64 [%rd348], %rd347;
add.s64 %rd351, %rd150, %rd338;
ld.shared.u8 %rs43, [%rd351];
add.s64 %rd352, %rd150, %rd342;
ld.shared.u8 %rs44, [%rd352];
st.shared.u8 [%rd351], %rs44;
st.shared.u8 [%rd352], %rs43;

BB11_54:
bar.sync 0;
ld.shared.u64 %rd36, [%rd181];
ld.shared.u64 %rd37, [%rd183];
setp.ge.s64	%p45, %rd37, %rd36;
@%p45 bra BB11_56;

cvt.u64.u32	%rd358, %r23;
add.s64 %rd360, %rd150, %rd358;
ld.shared.u8 %rs45, [%rd360];
mov.u32 %r1331, 1;
setp.ne.s16	%p46, %rs45, 0;
@%p46 bra BB11_57;

BB11_56:
cvt.u64.u32	%rd361, %r167;
add.s64 %rd363, %rd150, %rd361;
ld.shared.u8 %rs46, [%rd363];
setp.eq.s16	%p47, %rs46, 0;
selp.u32	%r1331, 1, 0, %p47;

BB11_57:
bfe.u32 %r310, %r16, 3, 1;
setp.ne.s32	%p48, %r1331, %r310;
@%p48 bra BB11_59;

mul.wide.u32 %rd1651, %r23, 8;
cvt.u64.u32	%rd364, %r23;
st.shared.u64 [%rd183], %rd36;
cvt.u64.u32	%rd368, %r167;
st.shared.u64 [%rd181], %rd37;
add.s64 %rd372, %rd149, %rd1651;
ld.shared.u64 %rd373, [%rd372];
add.s64 %rd374, %rd149, %rd179;
ld.shared.u64 %rd375, [%rd374];
st.shared.u64 [%rd372], %rd375;
st.shared.u64 [%rd374], %rd373;
add.s64 %rd377, %rd150, %rd364;
ld.shared.u8 %rs47, [%rd377];
add.s64 %rd378, %rd150, %rd368;
ld.shared.u8 %rs48, [%rd378];
st.shared.u8 [%rd377], %rs48;
st.shared.u8 [%rd378], %rs47;

BB11_59:
bar.sync 0;
ld.shared.u64 %rd38, [%rd161+8];
ld.shared.u64 %rd39, [%rd161];
setp.ge.s64	%p49, %rd39, %rd38;
@%p49 bra BB11_61;

cvt.u64.u32	%rd382, %r18;
add.s64 %rd384, %rd150, %rd382;
ld.shared.u8 %rs49, [%rd384];
mov.u32 %r1332, 1;
setp.ne.s16	%p50, %rs49, 0;
@%p50 bra BB11_62;

BB11_61:
cvt.u64.u32	%rd385, %r18;
add.s64 %rd387, %rd150, %rd385;
ld.shared.u8 %rs50, [%rd387+1];
setp.eq.s16	%p51, %rs50, 0;
selp.u32	%r1332, 1, 0, %p51;

BB11_62:
bfe.u32 %r324, %r16, 3, 1;
setp.ne.s32	%p52, %r1332, %r324;
@%p52 bra BB11_64;

mul.wide.u32 %rd1650, %r18, 8;
cvt.u64.u32	%rd388, %r18;
st.shared.u64 [%rd161], %rd38;
st.shared.u64 [%rd161+8], %rd39;
add.s64 %rd393, %rd149, %rd1650;
ld.shared.u64 %rd394, [%rd393];
ld.shared.u64 %rd395, [%rd393+8];
st.shared.u64 [%rd393], %rd395;
st.shared.u64 [%rd393+8], %rd394;
add.s64 %rd397, %rd150, %rd388;
ld.shared.u8 %rs51, [%rd397];
ld.shared.u8 %rs52, [%rd397+1];
st.shared.u8 [%rd397], %rs52;
st.shared.u8 [%rd397+1], %rs51;

BB11_64:
bar.sync 0;
and.b32 %r327, %r16, 15;
sub.s32 %r47, %r18, %r327;
add.s32 %r329, %r47, 16;
mul.wide.u32 %rd398, %r329, 8;
add.s64 %rd400, %rd148, %rd398;
mul.wide.u32 %rd401, %r47, 8;
add.s64 %rd402, %rd148, %rd401;
ld.shared.u64 %rd40, [%rd400];
ld.shared.u64 %rd41, [%rd402];
setp.ge.s64	%p53, %rd41, %rd40;
@%p53 bra BB11_66;

cvt.u64.u32	%rd403, %r47;
add.s64 %rd405, %rd150, %rd403;
ld.shared.u8 %rs53, [%rd405];
mov.u32 %r1333, 1;
setp.ne.s16	%p54, %rs53, 0;
@%p54 bra BB11_67;

BB11_66:
cvt.u64.u32	%rd406, %r329;
add.s64 %rd408, %rd150, %rd406;
ld.shared.u8 %rs54, [%rd408];
setp.eq.s16	%p55, %rs54, 0;
selp.u32	%r1333, 1, 0, %p55;

BB11_67:
bfe.u32 %r341, %r16, 4, 1;
setp.ne.s32	%p56, %r1333, %r341;
@%p56 bra BB11_69;

mul.wide.u32 %rd1646, %r47, 8;
add.s64 %rd411, %rd149, %rd1646;
add.s64 %rd413, %rd149, %rd398;
cvt.u64.u32	%rd414, %r47;
st.shared.u64 [%rd402], %rd40;
cvt.u64.u32	%rd418, %r329;
st.shared.u64 [%rd400], %rd41;
ld.shared.u64 %rd421, [%rd411];
ld.shared.u64 %rd422, [%rd413];
st.shared.u64 [%rd411], %rd422;
st.shared.u64 [%rd413], %rd421;
add.s64 %rd424, %rd150, %rd414;
ld.shared.u8 %rs55, [%rd424];
add.s64 %rd425, %rd150, %rd418;
ld.shared.u8 %rs56, [%rd425];
st.shared.u8 [%rd424], %rs56;
st.shared.u8 [%rd425], %rs55;

BB11_69:
bar.sync 0;
ld.shared.u64 %rd42, [%rd301];
ld.shared.u64 %rd43, [%rd303];
setp.ge.s64	%p57, %rd43, %rd42;
@%p57 bra BB11_71;

cvt.u64.u32	%rd431, %r37;
add.s64 %rd433, %rd150, %rd431;
ld.shared.u8 %rs57, [%rd433];
mov.u32 %r1334, 1;
setp.ne.s16	%p58, %rs57, 0;
@%p58 bra BB11_72;

BB11_71:
cvt.u64.u32	%rd434, %r253;
add.s64 %rd436, %rd150, %rd434;
ld.shared.u8 %rs58, [%rd436];
setp.eq.s16	%p59, %rs58, 0;
selp.u32	%r1334, 1, 0, %p59;

BB11_72:
bfe.u32 %r364, %r16, 4, 1;
setp.ne.s32	%p60, %r1334, %r364;
@%p60 bra BB11_74;

mul.wide.u32 %rd1645, %r253, 8;
mul.wide.u32 %rd1644, %r37, 8;
cvt.u64.u32	%rd437, %r37;
st.shared.u64 [%rd303], %rd42;
cvt.u64.u32	%rd441, %r253;
st.shared.u64 [%rd301], %rd43;
add.s64 %rd445, %rd149, %rd1644;
ld.shared.u64 %rd446, [%rd445];
add.s64 %rd447, %rd149, %rd1645;
ld.shared.u64 %rd448, [%rd447];
st.shared.u64 [%rd445], %rd448;
st.shared.u64 [%rd447], %rd446;
add.s64 %rd450, %rd150, %rd437;
ld.shared.u8 %rs59, [%rd450];
add.s64 %rd451, %rd150, %rd441;
ld.shared.u8 %rs60, [%rd451];
st.shared.u8 [%rd450], %rs60;
st.shared.u8 [%rd451], %rs59;

BB11_74:
bar.sync 0;
ld.shared.u64 %rd44, [%rd228];
ld.shared.u64 %rd45, [%rd230];
setp.ge.s64	%p61, %rd45, %rd44;
@%p61 bra BB11_76;

cvt.u64.u32	%rd457, %r29;
add.s64 %rd459, %rd150, %rd457;
ld.shared.u8 %rs61, [%rd459];
mov.u32 %r1335, 1;
setp.ne.s16	%p62, %rs61, 0;
@%p62 bra BB11_77;

BB11_76:
cvt.u64.u32	%rd460, %r199;
add.s64 %rd462, %rd150, %rd460;
ld.shared.u8 %rs62, [%rd462];
setp.eq.s16	%p63, %rs62, 0;
selp.u32	%r1335, 1, 0, %p63;

BB11_77:
bfe.u32 %r386, %r16, 4, 1;
setp.ne.s32	%p64, %r1335, %r386;
@%p64 bra BB11_79;

mul.wide.u32 %rd1643, %r29, 8;
cvt.u64.u32	%rd463, %r29;
st.shared.u64 [%rd230], %rd44;
cvt.u64.u32	%rd467, %r199;
st.shared.u64 [%rd228], %rd45;
add.s64 %rd471, %rd149, %rd1643;
ld.shared.u64 %rd472, [%rd471];
add.s64 %rd473, %rd149, %rd226;
ld.shared.u64 %rd474, [%rd473];
st.shared.u64 [%rd471], %rd474;
st.shared.u64 [%rd473], %rd472;
add.s64 %rd476, %rd150, %rd463;
ld.shared.u8 %rs63, [%rd476];
add.s64 %rd477, %rd150, %rd467;
ld.shared.u8 %rs64, [%rd477];
st.shared.u8 [%rd476], %rs64;
st.shared.u8 [%rd477], %rs63;

BB11_79:
bar.sync 0;
ld.shared.u64 %rd46, [%rd181];
ld.shared.u64 %rd47, [%rd183];
setp.ge.s64	%p65, %rd47, %rd46;
@%p65 bra BB11_81;

cvt.u64.u32	%rd483, %r23;
add.s64 %rd485, %rd150, %rd483;
ld.shared.u8 %rs65, [%rd485];
mov.u32 %r1336, 1;
setp.ne.s16	%p66, %rs65, 0;
@%p66 bra BB11_82;

BB11_81:
cvt.u64.u32	%rd486, %r167;
add.s64 %rd488, %rd150, %rd486;
ld.shared.u8 %rs66, [%rd488];
setp.eq.s16	%p67, %rs66, 0;
selp.u32	%r1336, 1, 0, %p67;

BB11_82:
bfe.u32 %r408, %r16, 4, 1;
setp.ne.s32	%p68, %r1336, %r408;
@%p68 bra BB11_84;

mul.wide.u32 %rd1642, %r167, 8;
mul.wide.u32 %rd1641, %r23, 8;
cvt.u64.u32	%rd489, %r23;
st.shared.u64 [%rd183], %rd46;
cvt.u64.u32	%rd493, %r167;
st.shared.u64 [%rd181], %rd47;
add.s64 %rd497, %rd149, %rd1641;
ld.shared.u64 %rd498, [%rd497];
add.s64 %rd499, %rd149, %rd1642;
ld.shared.u64 %rd500, [%rd499];
st.shared.u64 [%rd497], %rd500;
st.shared.u64 [%rd499], %rd498;
add.s64 %rd502, %rd150, %rd489;
ld.shared.u8 %rs67, [%rd502];
add.s64 %rd503, %rd150, %rd493;
ld.shared.u8 %rs68, [%rd503];
st.shared.u8 [%rd502], %rs68;
st.shared.u8 [%rd503], %rs67;

BB11_84:
bar.sync 0;
ld.shared.u64 %rd48, [%rd161+8];
ld.shared.u64 %rd49, [%rd161];
setp.ge.s64	%p69, %rd49, %rd48;
@%p69 bra BB11_86;

cvt.u64.u32	%rd507, %r18;
add.s64 %rd509, %rd150, %rd507;
ld.shared.u8 %rs69, [%rd509];
mov.u32 %r1337, 1;
setp.ne.s16	%p70, %rs69, 0;
@%p70 bra BB11_87;

BB11_86:
cvt.u64.u32	%rd510, %r18;
add.s64 %rd512, %rd150, %rd510;
ld.shared.u8 %rs70, [%rd512+1];
setp.eq.s16	%p71, %rs70, 0;
selp.u32	%r1337, 1, 0, %p71;

BB11_87:
bfe.u32 %r422, %r16, 4, 1;
setp.ne.s32	%p72, %r1337, %r422;
@%p72 bra BB11_89;

mul.wide.u32 %rd1640, %r18, 8;
cvt.u64.u32	%rd513, %r18;
st.shared.u64 [%rd161], %rd48;
st.shared.u64 [%rd161+8], %rd49;
add.s64 %rd518, %rd149, %rd1640;
ld.shared.u64 %rd519, [%rd518];
ld.shared.u64 %rd520, [%rd518+8];
st.shared.u64 [%rd518], %rd520;
st.shared.u64 [%rd518+8], %rd519;
add.s64 %rd522, %rd150, %rd513;
ld.shared.u8 %rs71, [%rd522];
ld.shared.u8 %rs72, [%rd522+1];
st.shared.u8 [%rd522], %rs72;
st.shared.u8 [%rd522+1], %rs71;

BB11_89:
bar.sync 0;
and.b32 %r425, %r16, 31;
sub.s32 %r59, %r18, %r425;
add.s32 %r427, %r59, 32;
mul.wide.u32 %rd523, %r427, 8;
add.s64 %rd525, %rd148, %rd523;
mul.wide.u32 %rd526, %r59, 8;
add.s64 %rd527, %rd148, %rd526;
ld.shared.u64 %rd50, [%rd525];
ld.shared.u64 %rd51, [%rd527];
setp.ge.s64	%p73, %rd51, %rd50;
@%p73 bra BB11_91;

cvt.u64.u32	%rd528, %r59;
add.s64 %rd530, %rd150, %rd528;
ld.shared.u8 %rs73, [%rd530];
mov.u32 %r1338, 1;
setp.ne.s16	%p74, %rs73, 0;
@%p74 bra BB11_92;

BB11_91:
add.s32 %r1293, %r59, 32;
cvt.u64.u32	%rd531, %r1293;
add.s64 %rd533, %rd150, %rd531;
ld.shared.u8 %rs74, [%rd533];
setp.eq.s16	%p75, %rs74, 0;
selp.u32	%r1338, 1, 0, %p75;

BB11_92:
bfe.u32 %r439, %r16, 5, 1;
setp.ne.s32	%p76, %r1338, %r439;
@%p76 bra BB11_94;

mul.wide.u32 %rd1639, %r59, 8;
add.s32 %r1300, %r59, 32;
add.s64 %rd536, %rd149, %rd1639;
add.s64 %rd538, %rd149, %rd523;
cvt.u64.u32	%rd539, %r59;
st.shared.u64 [%rd527], %rd50;
cvt.u64.u32	%rd543, %r1300;
st.shared.u64 [%rd525], %rd51;
ld.shared.u64 %rd546, [%rd536];
ld.shared.u64 %rd547, [%rd538];
st.shared.u64 [%rd536], %rd547;
st.shared.u64 [%rd538], %rd546;
add.s64 %rd549, %rd150, %rd539;
ld.shared.u8 %rs75, [%rd549];
add.s64 %rd550, %rd150, %rd543;
ld.shared.u8 %rs76, [%rd550];
st.shared.u8 [%rd549], %rs76;
st.shared.u8 [%rd550], %rs75;

BB11_94:
bar.sync 0;
ld.shared.u64 %rd52, [%rd400];
ld.shared.u64 %rd53, [%rd402];
setp.ge.s64	%p77, %rd53, %rd52;
@%p77 bra BB11_96;

cvt.u64.u32	%rd556, %r47;
add.s64 %rd558, %rd150, %rd556;
ld.shared.u8 %rs77, [%rd558];
mov.u32 %r1339, 1;
setp.ne.s16	%p78, %rs77, 0;
@%p78 bra BB11_97;

BB11_96:
add.s32 %r1294, %r47, 16;
cvt.u64.u32	%rd559, %r1294;
add.s64 %rd561, %rd150, %rd559;
ld.shared.u8 %rs78, [%rd561];
setp.eq.s16	%p79, %rs78, 0;
selp.u32	%r1339, 1, 0, %p79;

BB11_97:
bfe.u32 %r462, %r16, 5, 1;
setp.ne.s32	%p80, %r1339, %r462;
@%p80 bra BB11_99;

add.s32 %r1299, %r47, 16;
mul.wide.u32 %rd1638, %r1299, 8;
mul.wide.u32 %rd1637, %r47, 8;
cvt.u64.u32	%rd562, %r47;
st.shared.u64 [%rd402], %rd52;
cvt.u64.u32	%rd566, %r1299;
st.shared.u64 [%rd400], %rd53;
add.s64 %rd570, %rd149, %rd1637;
ld.shared.u64 %rd571, [%rd570];
add.s64 %rd572, %rd149, %rd1638;
ld.shared.u64 %rd573, [%rd572];
st.shared.u64 [%rd570], %rd573;
st.shared.u64 [%rd572], %rd571;
add.s64 %rd575, %rd150, %rd562;
ld.shared.u8 %rs79, [%rd575];
add.s64 %rd576, %rd150, %rd566;
ld.shared.u8 %rs80, [%rd576];
st.shared.u8 [%rd575], %rs80;
st.shared.u8 [%rd576], %rs79;

BB11_99:
bar.sync 0;
ld.shared.u64 %rd54, [%rd301];
ld.shared.u64 %rd55, [%rd303];
setp.ge.s64	%p81, %rd55, %rd54;
@%p81 bra BB11_101;

cvt.u64.u32	%rd582, %r37;
add.s64 %rd584, %rd150, %rd582;
ld.shared.u8 %rs81, [%rd584];
mov.u32 %r1340, 1;
setp.ne.s16	%p82, %rs81, 0;
@%p82 bra BB11_102;

BB11_101:
add.s32 %r1303, %r37, 8;
cvt.u64.u32	%rd585, %r1303;
add.s64 %rd587, %rd150, %rd585;
ld.shared.u8 %rs82, [%rd587];
setp.eq.s16	%p83, %rs82, 0;
selp.u32	%r1340, 1, 0, %p83;

BB11_102:
bfe.u32 %r484, %r16, 5, 1;
setp.ne.s32	%p84, %r1340, %r484;
@%p84 bra BB11_104;

add.s32 %r1298, %r37, 8;
mul.wide.u32 %rd1636, %r1298, 8;
mul.wide.u32 %rd1635, %r37, 8;
cvt.u64.u32	%rd588, %r37;
st.shared.u64 [%rd303], %rd54;
cvt.u64.u32	%rd592, %r1298;
st.shared.u64 [%rd301], %rd55;
add.s64 %rd596, %rd149, %rd1635;
ld.shared.u64 %rd597, [%rd596];
add.s64 %rd598, %rd149, %rd1636;
ld.shared.u64 %rd599, [%rd598];
st.shared.u64 [%rd596], %rd599;
st.shared.u64 [%rd598], %rd597;
add.s64 %rd601, %rd150, %rd588;
ld.shared.u8 %rs83, [%rd601];
add.s64 %rd602, %rd150, %rd592;
ld.shared.u8 %rs84, [%rd602];
st.shared.u8 [%rd601], %rs84;
st.shared.u8 [%rd602], %rs83;

BB11_104:
bar.sync 0;
ld.shared.u64 %rd56, [%rd228];
ld.shared.u64 %rd57, [%rd230];
setp.ge.s64	%p85, %rd57, %rd56;
@%p85 bra BB11_106;

cvt.u64.u32	%rd608, %r29;
add.s64 %rd610, %rd150, %rd608;
ld.shared.u8 %rs85, [%rd610];
mov.u32 %r1341, 1;
setp.ne.s16	%p86, %rs85, 0;
@%p86 bra BB11_107;

BB11_106:
add.s32 %r1295, %r29, 4;
cvt.u64.u32	%rd611, %r1295;
add.s64 %rd613, %rd150, %rd611;
ld.shared.u8 %rs86, [%rd613];
setp.eq.s16	%p87, %rs86, 0;
selp.u32	%r1341, 1, 0, %p87;

BB11_107:
bfe.u32 %r506, %r16, 5, 1;
setp.ne.s32	%p88, %r1341, %r506;
@%p88 bra BB11_109;

mul.wide.u32 %rd1634, %r29, 8;
add.s32 %r1297, %r29, 4;
cvt.u64.u32	%rd614, %r29;
st.shared.u64 [%rd230], %rd56;
cvt.u64.u32	%rd618, %r1297;
st.shared.u64 [%rd228], %rd57;
add.s64 %rd622, %rd149, %rd1634;
ld.shared.u64 %rd623, [%rd622];
add.s64 %rd624, %rd149, %rd226;
ld.shared.u64 %rd625, [%rd624];
st.shared.u64 [%rd622], %rd625;
st.shared.u64 [%rd624], %rd623;
add.s64 %rd627, %rd150, %rd614;
ld.shared.u8 %rs87, [%rd627];
add.s64 %rd628, %rd150, %rd618;
ld.shared.u8 %rs88, [%rd628];
st.shared.u8 [%rd627], %rs88;
st.shared.u8 [%rd628], %rs87;

BB11_109:
bar.sync 0;
ld.shared.u64 %rd58, [%rd181];
ld.shared.u64 %rd59, [%rd183];
setp.ge.s64	%p89, %rd59, %rd58;
@%p89 bra BB11_111;

cvt.u64.u32	%rd634, %r23;
add.s64 %rd636, %rd150, %rd634;
ld.shared.u8 %rs89, [%rd636];
mov.u32 %r1342, 1;
setp.ne.s16	%p90, %rs89, 0;
@%p90 bra BB11_112;

BB11_111:
add.s32 %r1301, %r23, 2;
cvt.u64.u32	%rd637, %r1301;
add.s64 %rd639, %rd150, %rd637;
ld.shared.u8 %rs90, [%rd639];
setp.eq.s16	%p91, %rs90, 0;
selp.u32	%r1342, 1, 0, %p91;

BB11_112:
bfe.u32 %r528, %r16, 5, 1;
setp.ne.s32	%p92, %r1342, %r528;
@%p92 bra BB11_114;

add.s32 %r1296, %r23, 2;
mul.wide.u32 %rd1633, %r1296, 8;
mul.wide.u32 %rd1632, %r23, 8;
cvt.u64.u32	%rd640, %r23;
st.shared.u64 [%rd183], %rd58;
cvt.u64.u32	%rd644, %r1296;
st.shared.u64 [%rd181], %rd59;
add.s64 %rd648, %rd149, %rd1632;
ld.shared.u64 %rd649, [%rd648];
add.s64 %rd650, %rd149, %rd1633;
ld.shared.u64 %rd651, [%rd650];
st.shared.u64 [%rd648], %rd651;
st.shared.u64 [%rd650], %rd649;
add.s64 %rd653, %rd150, %rd640;
ld.shared.u8 %rs91, [%rd653];
add.s64 %rd654, %rd150, %rd644;
ld.shared.u8 %rs92, [%rd654];
st.shared.u8 [%rd653], %rs92;
st.shared.u8 [%rd654], %rs91;

BB11_114:
bar.sync 0;
ld.shared.u64 %rd60, [%rd161+8];
ld.shared.u64 %rd61, [%rd161];
setp.ge.s64	%p93, %rd61, %rd60;
@%p93 bra BB11_116;

cvt.u64.u32	%rd658, %r18;
add.s64 %rd660, %rd150, %rd658;
ld.shared.u8 %rs93, [%rd660];
mov.u32 %r1343, 1;
setp.ne.s16	%p94, %rs93, 0;
@%p94 bra BB11_117;

BB11_116:
cvt.u64.u32	%rd661, %r18;
add.s64 %rd663, %rd150, %rd661;
ld.shared.u8 %rs94, [%rd663+1];
setp.eq.s16	%p95, %rs94, 0;
selp.u32	%r1343, 1, 0, %p95;

BB11_117:
bfe.u32 %r542, %r16, 5, 1;
setp.ne.s32	%p96, %r1343, %r542;
@%p96 bra BB11_119;

mul.wide.u32 %rd1631, %r18, 8;
cvt.u64.u32	%rd664, %r18;
st.shared.u64 [%rd161], %rd60;
st.shared.u64 [%rd161+8], %rd61;
add.s64 %rd669, %rd149, %rd1631;
ld.shared.u64 %rd670, [%rd669];
ld.shared.u64 %rd671, [%rd669+8];
st.shared.u64 [%rd669], %rd671;
st.shared.u64 [%rd669+8], %rd670;
add.s64 %rd673, %rd150, %rd664;
ld.shared.u8 %rs95, [%rd673];
ld.shared.u8 %rs96, [%rd673+1];
st.shared.u8 [%rd673], %rs96;
st.shared.u8 [%rd673+1], %rs95;

BB11_119:
bar.sync 0;
mov.u64 %rd1630, _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r545, %r16, 63;
sub.s32 %r73, %r18, %r545;
add.s32 %r547, %r73, 64;
mul.wide.u32 %rd674, %r547, 8;
add.s64 %rd676, %rd1630, %rd674;
mul.wide.u32 %rd677, %r73, 8;
add.s64 %rd678, %rd1630, %rd677;
ld.shared.u64 %rd62, [%rd676];
ld.shared.u64 %rd63, [%rd678];
setp.ge.s64	%p97, %rd63, %rd62;
@%p97 bra BB11_121;

cvt.u64.u32	%rd679, %r73;
add.s64 %rd681, %rd150, %rd679;
ld.shared.u8 %rs97, [%rd681];
mov.u32 %r1344, 1;
setp.ne.s16	%p98, %rs97, 0;
@%p98 bra BB11_122;

BB11_121:
add.s32 %r1309, %r73, 64;
cvt.u64.u32	%rd682, %r1309;
add.s64 %rd684, %rd150, %rd682;
ld.shared.u8 %rs98, [%rd684];
setp.eq.s16	%p99, %rs98, 0;
selp.u32	%r1344, 1, 0, %p99;

BB11_122:
bfe.u32 %r559, %r16, 6, 1;
setp.ne.s32	%p100, %r1344, %r559;
@%p100 bra BB11_124;

add.s32 %r1310, %r73, 64;
mul.wide.u32 %rd1652, %r1310, 8;
mul.wide.u32 %rd1626, %r73, 8;
add.s64 %rd687, %rd149, %rd1626;
add.s64 %rd689, %rd149, %rd1652;
cvt.u64.u32	%rd690, %r73;
st.shared.u64 [%rd678], %rd62;
cvt.u64.u32	%rd694, %r1310;
st.shared.u64 [%rd676], %rd63;
ld.shared.u64 %rd697, [%rd687];
ld.shared.u64 %rd698, [%rd689];
st.shared.u64 [%rd687], %rd698;
st.shared.u64 [%rd689], %rd697;
add.s64 %rd700, %rd150, %rd690;
ld.shared.u8 %rs99, [%rd700];
add.s64 %rd701, %rd150, %rd694;
ld.shared.u8 %rs100, [%rd701];
st.shared.u8 [%rd700], %rs100;
st.shared.u8 [%rd701], %rs99;

BB11_124:
bar.sync 0;
ld.shared.u64 %rd64, [%rd525];
ld.shared.u64 %rd65, [%rd527];
setp.ge.s64	%p101, %rd65, %rd64;
@%p101 bra BB11_126;

cvt.u64.u32	%rd707, %r59;
add.s64 %rd709, %rd150, %rd707;
ld.shared.u8 %rs101, [%rd709];
mov.u32 %r1345, 1;
setp.ne.s16	%p102, %rs101, 0;
@%p102 bra BB11_127;

BB11_126:
add.s32 %r1279, %r59, 32;
cvt.u64.u32	%rd710, %r1279;
add.s64 %rd712, %rd150, %rd710;
ld.shared.u8 %rs102, [%rd712];
setp.eq.s16	%p103, %rs102, 0;
selp.u32	%r1345, 1, 0, %p103;

BB11_127:
bfe.u32 %r582, %r16, 6, 1;
setp.ne.s32	%p104, %r1345, %r582;
@%p104 bra BB11_129;

add.s32 %r1305, %r59, 32;
mul.wide.u32 %rd1647, %r1305, 8;
mul.wide.u32 %rd1625, %r59, 8;
add.s32 %r1286, %r59, 32;
cvt.u64.u32	%rd713, %r59;
st.shared.u64 [%rd527], %rd64;
cvt.u64.u32	%rd717, %r1286;
st.shared.u64 [%rd525], %rd65;
add.s64 %rd721, %rd149, %rd1625;
ld.shared.u64 %rd722, [%rd721];
add.s64 %rd723, %rd149, %rd1647;
ld.shared.u64 %rd724, [%rd723];
st.shared.u64 [%rd721], %rd724;
st.shared.u64 [%rd723], %rd722;
add.s64 %rd726, %rd150, %rd713;
ld.shared.u8 %rs103, [%rd726];
add.s64 %rd727, %rd150, %rd717;
ld.shared.u8 %rs104, [%rd727];
st.shared.u8 [%rd726], %rs104;
st.shared.u8 [%rd727], %rs103;

BB11_129:
bar.sync 0;
ld.shared.u64 %rd66, [%rd400];
ld.shared.u64 %rd67, [%rd402];
setp.ge.s64	%p105, %rd67, %rd66;
@%p105 bra BB11_131;

cvt.u64.u32	%rd733, %r47;
add.s64 %rd735, %rd150, %rd733;
ld.shared.u8 %rs105, [%rd735];
mov.u32 %r1346, 1;
setp.ne.s16	%p106, %rs105, 0;
@%p106 bra BB11_132;

BB11_131:
add.s32 %r1280, %r47, 16;
cvt.u64.u32	%rd736, %r1280;
add.s64 %rd738, %rd150, %rd736;
ld.shared.u8 %rs106, [%rd738];
setp.eq.s16	%p107, %rs106, 0;
selp.u32	%r1346, 1, 0, %p107;

BB11_132:
bfe.u32 %r604, %r16, 6, 1;
setp.ne.s32	%p108, %r1346, %r604;
@%p108 bra BB11_134;

add.s32 %r1285, %r47, 16;
mul.wide.u32 %rd1624, %r1285, 8;
mul.wide.u32 %rd1623, %r47, 8;
cvt.u64.u32	%rd739, %r47;
st.shared.u64 [%rd402], %rd66;
cvt.u64.u32	%rd743, %r1285;
st.shared.u64 [%rd400], %rd67;
add.s64 %rd747, %rd149, %rd1623;
ld.shared.u64 %rd748, [%rd747];
add.s64 %rd749, %rd149, %rd1624;
ld.shared.u64 %rd750, [%rd749];
st.shared.u64 [%rd747], %rd750;
st.shared.u64 [%rd749], %rd748;
add.s64 %rd752, %rd150, %rd739;
ld.shared.u8 %rs107, [%rd752];
add.s64 %rd753, %rd150, %rd743;
ld.shared.u8 %rs108, [%rd753];
st.shared.u8 [%rd752], %rs108;
st.shared.u8 [%rd753], %rs107;

BB11_134:
bar.sync 0;
ld.shared.u64 %rd68, [%rd301];
ld.shared.u64 %rd69, [%rd303];
setp.ge.s64	%p109, %rd69, %rd68;
@%p109 bra BB11_136;

cvt.u64.u32	%rd759, %r37;
add.s64 %rd761, %rd150, %rd759;
ld.shared.u8 %rs109, [%rd761];
mov.u32 %r1347, 1;
setp.ne.s16	%p110, %rs109, 0;
@%p110 bra BB11_137;

BB11_136:
add.s32 %r1304, %r37, 8;
cvt.u64.u32	%rd762, %r1304;
add.s64 %rd764, %rd150, %rd762;
ld.shared.u8 %rs110, [%rd764];
setp.eq.s16	%p111, %rs110, 0;
selp.u32	%r1347, 1, 0, %p111;

BB11_137:
bfe.u32 %r626, %r16, 6, 1;
setp.ne.s32	%p112, %r1347, %r626;
@%p112 bra BB11_139;

add.s32 %r1284, %r37, 8;
mul.wide.u32 %rd1622, %r1284, 8;
mul.wide.u32 %rd1621, %r37, 8;
cvt.u64.u32	%rd765, %r37;
st.shared.u64 [%rd303], %rd68;
cvt.u64.u32	%rd769, %r1284;
st.shared.u64 [%rd301], %rd69;
add.s64 %rd773, %rd149, %rd1621;
ld.shared.u64 %rd774, [%rd773];
add.s64 %rd775, %rd149, %rd1622;
ld.shared.u64 %rd776, [%rd775];
st.shared.u64 [%rd773], %rd776;
st.shared.u64 [%rd775], %rd774;
add.s64 %rd778, %rd150, %rd765;
ld.shared.u8 %rs111, [%rd778];
add.s64 %rd779, %rd150, %rd769;
ld.shared.u8 %rs112, [%rd779];
st.shared.u8 [%rd778], %rs112;
st.shared.u8 [%rd779], %rs111;

BB11_139:
bar.sync 0;
ld.shared.u64 %rd70, [%rd228];
ld.shared.u64 %rd71, [%rd230];
setp.ge.s64	%p113, %rd71, %rd70;
@%p113 bra BB11_141;

cvt.u64.u32	%rd785, %r29;
add.s64 %rd787, %rd150, %rd785;
ld.shared.u8 %rs113, [%rd787];
mov.u32 %r1348, 1;
setp.ne.s16	%p114, %rs113, 0;
@%p114 bra BB11_142;

BB11_141:
add.s32 %r1281, %r29, 4;
cvt.u64.u32	%rd788, %r1281;
add.s64 %rd790, %rd150, %rd788;
ld.shared.u8 %rs114, [%rd790];
setp.eq.s16	%p115, %rs114, 0;
selp.u32	%r1348, 1, 0, %p115;

BB11_142:
bfe.u32 %r648, %r16, 6, 1;
setp.ne.s32	%p116, %r1348, %r648;
@%p116 bra BB11_144;

add.s32 %r1306, %r29, 4;
mul.wide.u32 %rd1648, %r1306, 8;
mul.wide.u32 %rd1620, %r29, 8;
add.s32 %r1283, %r29, 4;
cvt.u64.u32	%rd791, %r29;
st.shared.u64 [%rd230], %rd70;
cvt.u64.u32	%rd795, %r1283;
st.shared.u64 [%rd228], %rd71;
add.s64 %rd799, %rd149, %rd1620;
ld.shared.u64 %rd800, [%rd799];
add.s64 %rd801, %rd149, %rd1648;
ld.shared.u64 %rd802, [%rd801];
st.shared.u64 [%rd799], %rd802;
st.shared.u64 [%rd801], %rd800;
add.s64 %rd804, %rd150, %rd791;
ld.shared.u8 %rs115, [%rd804];
add.s64 %rd805, %rd150, %rd795;
ld.shared.u8 %rs116, [%rd805];
st.shared.u8 [%rd804], %rs116;
st.shared.u8 [%rd805], %rs115;

BB11_144:
bar.sync 0;
ld.shared.u64 %rd72, [%rd181];
ld.shared.u64 %rd73, [%rd183];
setp.ge.s64	%p117, %rd73, %rd72;
@%p117 bra BB11_146;

cvt.u64.u32	%rd811, %r23;
add.s64 %rd813, %rd150, %rd811;
ld.shared.u8 %rs117, [%rd813];
mov.u32 %r1349, 1;
setp.ne.s16	%p118, %rs117, 0;
@%p118 bra BB11_147;

BB11_146:
add.s32 %r1302, %r23, 2;
cvt.u64.u32	%rd814, %r1302;
add.s64 %rd816, %rd150, %rd814;
ld.shared.u8 %rs118, [%rd816];
setp.eq.s16	%p119, %rs118, 0;
selp.u32	%r1349, 1, 0, %p119;

BB11_147:
bfe.u32 %r670, %r16, 6, 1;
setp.ne.s32	%p120, %r1349, %r670;
@%p120 bra BB11_149;

add.s32 %r1282, %r23, 2;
mul.wide.u32 %rd1619, %r1282, 8;
mul.wide.u32 %rd1618, %r23, 8;
cvt.u64.u32	%rd817, %r23;
st.shared.u64 [%rd183], %rd72;
cvt.u64.u32	%rd821, %r1282;
st.shared.u64 [%rd181], %rd73;
add.s64 %rd825, %rd149, %rd1618;
ld.shared.u64 %rd826, [%rd825];
add.s64 %rd827, %rd149, %rd1619;
ld.shared.u64 %rd828, [%rd827];
st.shared.u64 [%rd825], %rd828;
st.shared.u64 [%rd827], %rd826;
add.s64 %rd830, %rd150, %rd817;
ld.shared.u8 %rs119, [%rd830];
add.s64 %rd831, %rd150, %rd821;
ld.shared.u8 %rs120, [%rd831];
st.shared.u8 [%rd830], %rs120;
st.shared.u8 [%rd831], %rs119;

BB11_149:
bar.sync 0;
ld.shared.u64 %rd74, [%rd161+8];
ld.shared.u64 %rd75, [%rd161];
setp.ge.s64	%p121, %rd75, %rd74;
@%p121 bra BB11_151;

cvt.u64.u32	%rd835, %r18;
add.s64 %rd837, %rd150, %rd835;
ld.shared.u8 %rs121, [%rd837];
mov.u32 %r1350, 1;
setp.ne.s16	%p122, %rs121, 0;
@%p122 bra BB11_152;

BB11_151:
cvt.u64.u32	%rd838, %r18;
add.s64 %rd840, %rd150, %rd838;
ld.shared.u8 %rs122, [%rd840+1];
setp.eq.s16	%p123, %rs122, 0;
selp.u32	%r1350, 1, 0, %p123;

BB11_152:
bfe.u32 %r684, %r16, 6, 1;
setp.ne.s32	%p124, %r1350, %r684;
@%p124 bra BB11_154;

mul.wide.u32 %rd1617, %r18, 8;
cvt.u64.u32	%rd841, %r18;
st.shared.u64 [%rd161], %rd74;
st.shared.u64 [%rd161+8], %rd75;
add.s64 %rd846, %rd149, %rd1617;
ld.shared.u64 %rd847, [%rd846];
ld.shared.u64 %rd848, [%rd846+8];
st.shared.u64 [%rd846], %rd848;
st.shared.u64 [%rd846+8], %rd847;
add.s64 %rd850, %rd150, %rd841;
ld.shared.u8 %rs123, [%rd850];
ld.shared.u8 %rs124, [%rd850+1];
st.shared.u8 [%rd850], %rs124;
st.shared.u8 [%rd850+1], %rs123;

BB11_154:
bar.sync 0;
mov.u64 %rd1616, _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r687, %r16, 127;
sub.s32 %r89, %r18, %r687;
add.s32 %r689, %r89, 128;
mul.wide.u32 %rd851, %r689, 8;
add.s64 %rd853, %rd1616, %rd851;
mul.wide.u32 %rd854, %r89, 8;
add.s64 %rd855, %rd1616, %rd854;
ld.shared.u64 %rd76, [%rd853];
ld.shared.u64 %rd77, [%rd855];
setp.ge.s64	%p125, %rd77, %rd76;
@%p125 bra BB11_156;

cvt.u64.u32	%rd856, %r89;
add.s64 %rd858, %rd150, %rd856;
ld.shared.u8 %rs125, [%rd858];
mov.u32 %r1351, 1;
setp.ne.s16	%p126, %rs125, 0;
@%p126 bra BB11_157;

BB11_156:
add.s32 %r1292, %r89, 128;
cvt.u64.u32	%rd859, %r1292;
add.s64 %rd861, %rd150, %rd859;
ld.shared.u8 %rs126, [%rd861];
setp.eq.s16	%p127, %rs126, 0;
selp.u32	%r1351, 1, 0, %p127;

BB11_157:
bfe.u32 %r701, %r16, 7, 1;
setp.ne.s32	%p128, %r1351, %r701;
@%p128 bra BB11_159;

add.s32 %r1291, %r89, 128;
mul.wide.u32 %rd1629, %r1291, 8;
mul.wide.u32 %rd1615, %r89, 8;
add.s64 %rd864, %rd149, %rd1615;
add.s64 %rd866, %rd149, %rd1629;
cvt.u64.u32	%rd867, %r89;
st.shared.u64 [%rd855], %rd76;
cvt.u64.u32	%rd871, %r1291;
st.shared.u64 [%rd853], %rd77;
ld.shared.u64 %rd874, [%rd864];
ld.shared.u64 %rd875, [%rd866];
st.shared.u64 [%rd864], %rd875;
st.shared.u64 [%rd866], %rd874;
add.s64 %rd877, %rd150, %rd867;
ld.shared.u8 %rs127, [%rd877];
add.s64 %rd878, %rd150, %rd871;
ld.shared.u8 %rs128, [%rd878];
st.shared.u8 [%rd877], %rs128;
st.shared.u8 [%rd878], %rs127;

BB11_159:
bar.sync 0;
ld.shared.u64 %rd78, [%rd676];
ld.shared.u64 %rd79, [%rd678];
setp.ge.s64	%p129, %rd79, %rd78;
@%p129 bra BB11_161;

cvt.u64.u32	%rd884, %r73;
add.s64 %rd886, %rd150, %rd884;
ld.shared.u8 %rs129, [%rd886];
mov.u32 %r1352, 1;
setp.ne.s16	%p130, %rs129, 0;
@%p130 bra BB11_162;

BB11_161:
add.s32 %r1287, %r73, 64;
cvt.u64.u32	%rd887, %r1287;
add.s64 %rd889, %rd150, %rd887;
ld.shared.u8 %rs130, [%rd889];
setp.eq.s16	%p131, %rs130, 0;
selp.u32	%r1352, 1, 0, %p131;

BB11_162:
bfe.u32 %r724, %r16, 7, 1;
setp.ne.s32	%p132, %r1352, %r724;
@%p132 bra BB11_164;

add.s32 %r1290, %r73, 64;
mul.wide.u32 %rd1628, %r1290, 8;
mul.wide.u32 %rd1614, %r73, 8;
cvt.u64.u32	%rd890, %r73;
st.shared.u64 [%rd678], %rd78;
cvt.u64.u32	%rd894, %r1290;
st.shared.u64 [%rd676], %rd79;
add.s64 %rd898, %rd149, %rd1614;
ld.shared.u64 %rd899, [%rd898];
add.s64 %rd900, %rd149, %rd1628;
ld.shared.u64 %rd901, [%rd900];
st.shared.u64 [%rd898], %rd901;
st.shared.u64 [%rd900], %rd899;
add.s64 %rd903, %rd150, %rd890;
ld.shared.u8 %rs131, [%rd903];
add.s64 %rd904, %rd150, %rd894;
ld.shared.u8 %rs132, [%rd904];
st.shared.u8 [%rd903], %rs132;
st.shared.u8 [%rd904], %rs131;

BB11_164:
bar.sync 0;
ld.shared.u64 %rd80, [%rd525];
ld.shared.u64 %rd81, [%rd527];
setp.ge.s64	%p133, %rd81, %rd80;
@%p133 bra BB11_166;

cvt.u64.u32	%rd910, %r59;
add.s64 %rd912, %rd150, %rd910;
ld.shared.u8 %rs133, [%rd912];
mov.u32 %r1353, 1;
setp.ne.s16	%p134, %rs133, 0;
@%p134 bra BB11_167;

BB11_166:
add.s32 %r1270, %r59, 32;
cvt.u64.u32	%rd913, %r1270;
add.s64 %rd915, %rd150, %rd913;
ld.shared.u8 %rs134, [%rd915];
setp.eq.s16	%p135, %rs134, 0;
selp.u32	%r1353, 1, 0, %p135;

BB11_167:
bfe.u32 %r746, %r16, 7, 1;
setp.ne.s32	%p136, %r1353, %r746;
@%p136 bra BB11_169;

add.s32 %r1278, %r59, 32;
mul.wide.u32 %rd1613, %r1278, 8;
mul.wide.u32 %rd1612, %r59, 8;
cvt.u64.u32	%rd916, %r59;
st.shared.u64 [%rd527], %rd80;
cvt.u64.u32	%rd920, %r1278;
st.shared.u64 [%rd525], %rd81;
add.s64 %rd924, %rd149, %rd1612;
ld.shared.u64 %rd925, [%rd924];
add.s64 %rd926, %rd149, %rd1613;
ld.shared.u64 %rd927, [%rd926];
st.shared.u64 [%rd924], %rd927;
st.shared.u64 [%rd926], %rd925;
add.s64 %rd929, %rd150, %rd916;
ld.shared.u8 %rs135, [%rd929];
add.s64 %rd930, %rd150, %rd920;
ld.shared.u8 %rs136, [%rd930];
st.shared.u8 [%rd929], %rs136;
st.shared.u8 [%rd930], %rs135;

BB11_169:
bar.sync 0;
ld.shared.u64 %rd82, [%rd400];
ld.shared.u64 %rd83, [%rd402];
setp.ge.s64	%p137, %rd83, %rd82;
@%p137 bra BB11_171;

cvt.u64.u32	%rd936, %r47;
add.s64 %rd938, %rd150, %rd936;
ld.shared.u8 %rs137, [%rd938];
mov.u32 %r1354, 1;
setp.ne.s16	%p138, %rs137, 0;
@%p138 bra BB11_172;

BB11_171:
add.s32 %r1271, %r47, 16;
cvt.u64.u32	%rd939, %r1271;
add.s64 %rd941, %rd150, %rd939;
ld.shared.u8 %rs138, [%rd941];
setp.eq.s16	%p139, %rs138, 0;
selp.u32	%r1354, 1, 0, %p139;

BB11_172:
bfe.u32 %r768, %r16, 7, 1;
setp.ne.s32	%p140, %r1354, %r768;
@%p140 bra BB11_174;

add.s32 %r1277, %r47, 16;
mul.wide.u32 %rd1611, %r1277, 8;
mul.wide.u32 %rd1610, %r47, 8;
cvt.u64.u32	%rd942, %r47;
st.shared.u64 [%rd402], %rd82;
cvt.u64.u32	%rd946, %r1277;
st.shared.u64 [%rd400], %rd83;
add.s64 %rd950, %rd149, %rd1610;
ld.shared.u64 %rd951, [%rd950];
add.s64 %rd952, %rd149, %rd1611;
ld.shared.u64 %rd953, [%rd952];
st.shared.u64 [%rd950], %rd953;
st.shared.u64 [%rd952], %rd951;
add.s64 %rd955, %rd150, %rd942;
ld.shared.u8 %rs139, [%rd955];
add.s64 %rd956, %rd150, %rd946;
ld.shared.u8 %rs140, [%rd956];
st.shared.u8 [%rd955], %rs140;
st.shared.u8 [%rd956], %rs139;

BB11_174:
bar.sync 0;
ld.shared.u64 %rd84, [%rd301];
ld.shared.u64 %rd85, [%rd303];
setp.ge.s64	%p141, %rd85, %rd84;
@%p141 bra BB11_176;

cvt.u64.u32	%rd962, %r37;
add.s64 %rd964, %rd150, %rd962;
ld.shared.u8 %rs141, [%rd964];
mov.u32 %r1355, 1;
setp.ne.s16	%p142, %rs141, 0;
@%p142 bra BB11_177;

BB11_176:
add.s32 %r1272, %r37, 8;
cvt.u64.u32	%rd965, %r1272;
add.s64 %rd967, %rd150, %rd965;
ld.shared.u8 %rs142, [%rd967];
setp.eq.s16	%p143, %rs142, 0;
selp.u32	%r1355, 1, 0, %p143;

BB11_177:
bfe.u32 %r790, %r16, 7, 1;
setp.ne.s32	%p144, %r1355, %r790;
@%p144 bra BB11_179;

add.s32 %r1276, %r37, 8;
mul.wide.u32 %rd1609, %r1276, 8;
mul.wide.u32 %rd1608, %r37, 8;
cvt.u64.u32	%rd968, %r37;
st.shared.u64 [%rd303], %rd84;
cvt.u64.u32	%rd972, %r1276;
st.shared.u64 [%rd301], %rd85;
add.s64 %rd976, %rd149, %rd1608;
ld.shared.u64 %rd977, [%rd976];
add.s64 %rd978, %rd149, %rd1609;
ld.shared.u64 %rd979, [%rd978];
st.shared.u64 [%rd976], %rd979;
st.shared.u64 [%rd978], %rd977;
add.s64 %rd981, %rd150, %rd968;
ld.shared.u8 %rs143, [%rd981];
add.s64 %rd982, %rd150, %rd972;
ld.shared.u8 %rs144, [%rd982];
st.shared.u8 [%rd981], %rs144;
st.shared.u8 [%rd982], %rs143;

BB11_179:
bar.sync 0;
ld.shared.u64 %rd86, [%rd228];
ld.shared.u64 %rd87, [%rd230];
setp.ge.s64	%p145, %rd87, %rd86;
@%p145 bra BB11_181;

cvt.u64.u32	%rd988, %r29;
add.s64 %rd990, %rd150, %rd988;
ld.shared.u8 %rs145, [%rd990];
mov.u32 %r1356, 1;
setp.ne.s16	%p146, %rs145, 0;
@%p146 bra BB11_182;

BB11_181:
add.s32 %r1273, %r29, 4;
cvt.u64.u32	%rd991, %r1273;
add.s64 %rd993, %rd150, %rd991;
ld.shared.u8 %rs146, [%rd993];
setp.eq.s16	%p147, %rs146, 0;
selp.u32	%r1356, 1, 0, %p147;

BB11_182:
bfe.u32 %r812, %r16, 7, 1;
setp.ne.s32	%p148, %r1356, %r812;
@%p148 bra BB11_184;

add.s32 %r1289, %r29, 4;
mul.wide.u32 %rd1627, %r1289, 8;
mul.wide.u32 %rd1607, %r29, 8;
add.s32 %r1275, %r29, 4;
cvt.u64.u32	%rd994, %r29;
st.shared.u64 [%rd230], %rd86;
cvt.u64.u32	%rd998, %r1275;
st.shared.u64 [%rd228], %rd87;
add.s64 %rd1002, %rd149, %rd1607;
ld.shared.u64 %rd1003, [%rd1002];
add.s64 %rd1004, %rd149, %rd1627;
ld.shared.u64 %rd1005, [%rd1004];
st.shared.u64 [%rd1002], %rd1005;
st.shared.u64 [%rd1004], %rd1003;
add.s64 %rd1007, %rd150, %rd994;
ld.shared.u8 %rs147, [%rd1007];
add.s64 %rd1008, %rd150, %rd998;
ld.shared.u8 %rs148, [%rd1008];
st.shared.u8 [%rd1007], %rs148;
st.shared.u8 [%rd1008], %rs147;

BB11_184:
bar.sync 0;
ld.shared.u64 %rd88, [%rd181];
ld.shared.u64 %rd89, [%rd183];
setp.ge.s64	%p149, %rd89, %rd88;
@%p149 bra BB11_186;

cvt.u64.u32	%rd1014, %r23;
add.s64 %rd1016, %rd150, %rd1014;
ld.shared.u8 %rs149, [%rd1016];
mov.u32 %r1357, 1;
setp.ne.s16	%p150, %rs149, 0;
@%p150 bra BB11_187;

BB11_186:
add.s32 %r1288, %r23, 2;
cvt.u64.u32	%rd1017, %r1288;
add.s64 %rd1019, %rd150, %rd1017;
ld.shared.u8 %rs150, [%rd1019];
setp.eq.s16	%p151, %rs150, 0;
selp.u32	%r1357, 1, 0, %p151;

BB11_187:
bfe.u32 %r834, %r16, 7, 1;
setp.ne.s32	%p152, %r1357, %r834;
@%p152 bra BB11_189;

add.s32 %r1274, %r23, 2;
mul.wide.u32 %rd1606, %r1274, 8;
mul.wide.u32 %rd1605, %r23, 8;
cvt.u64.u32	%rd1020, %r23;
st.shared.u64 [%rd183], %rd88;
cvt.u64.u32	%rd1024, %r1274;
st.shared.u64 [%rd181], %rd89;
add.s64 %rd1028, %rd149, %rd1605;
ld.shared.u64 %rd1029, [%rd1028];
add.s64 %rd1030, %rd149, %rd1606;
ld.shared.u64 %rd1031, [%rd1030];
st.shared.u64 [%rd1028], %rd1031;
st.shared.u64 [%rd1030], %rd1029;
add.s64 %rd1033, %rd150, %rd1020;
ld.shared.u8 %rs151, [%rd1033];
add.s64 %rd1034, %rd150, %rd1024;
ld.shared.u8 %rs152, [%rd1034];
st.shared.u8 [%rd1033], %rs152;
st.shared.u8 [%rd1034], %rs151;

BB11_189:
bar.sync 0;
ld.shared.u64 %rd90, [%rd161+8];
ld.shared.u64 %rd91, [%rd161];
setp.ge.s64	%p153, %rd91, %rd90;
@%p153 bra BB11_191;

cvt.u64.u32	%rd1038, %r18;
add.s64 %rd1040, %rd150, %rd1038;
ld.shared.u8 %rs153, [%rd1040];
mov.u32 %r1358, 1;
setp.ne.s16	%p154, %rs153, 0;
@%p154 bra BB11_192;

BB11_191:
cvt.u64.u32	%rd1041, %r18;
add.s64 %rd1043, %rd150, %rd1041;
ld.shared.u8 %rs154, [%rd1043+1];
setp.eq.s16	%p155, %rs154, 0;
selp.u32	%r1358, 1, 0, %p155;

BB11_192:
bfe.u32 %r848, %r16, 7, 1;
setp.ne.s32	%p156, %r1358, %r848;
@%p156 bra BB11_194;

mul.wide.u32 %rd1604, %r18, 8;
cvt.u64.u32	%rd1044, %r18;
st.shared.u64 [%rd161], %rd90;
st.shared.u64 [%rd161+8], %rd91;
add.s64 %rd1049, %rd149, %rd1604;
ld.shared.u64 %rd1050, [%rd1049];
ld.shared.u64 %rd1051, [%rd1049+8];
st.shared.u64 [%rd1049], %rd1051;
st.shared.u64 [%rd1049+8], %rd1050;
add.s64 %rd1053, %rd150, %rd1044;
ld.shared.u8 %rs155, [%rd1053];
ld.shared.u8 %rs156, [%rd1053+1];
st.shared.u8 [%rd1053], %rs156;
st.shared.u8 [%rd1053+1], %rs155;

BB11_194:
bar.sync 0;
mov.u64 %rd1603, _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r851, %r16, 255;
sub.s32 %r107, %r18, %r851;
add.s32 %r853, %r107, 256;
mul.wide.u32 %rd1054, %r853, 8;
add.s64 %rd1056, %rd1603, %rd1054;
mul.wide.u32 %rd1057, %r107, 8;
add.s64 %rd1058, %rd1603, %rd1057;
ld.shared.u64 %rd92, [%rd1056];
ld.shared.u64 %rd93, [%rd1058];
setp.ge.s64	%p157, %rd93, %rd92;
@%p157 bra BB11_196;

cvt.u64.u32	%rd1059, %r107;
add.s64 %rd1061, %rd150, %rd1059;
ld.shared.u8 %rs157, [%rd1061];
mov.u32 %r1359, 1;
setp.ne.s16	%p158, %rs157, 0;
@%p158 bra BB11_197;

BB11_196:
add.s32 %r1307, %r107, 256;
cvt.u64.u32	%rd1062, %r1307;
add.s64 %rd1064, %rd150, %rd1062;
ld.shared.u8 %rs158, [%rd1064];
setp.eq.s16	%p159, %rs158, 0;
selp.u32	%r1359, 1, 0, %p159;

BB11_197:
mov.u32 %r1317, %tid.x;
bfe.u32 %r865, %r1317, 8, 1;
setp.ne.s32	%p160, %r1359, %r865;
@%p160 bra BB11_199;

mul.wide.u32 %rd1664, %r107, 8;
mov.u64 %rd1663, _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1662, %rd1663, %rd1664;
add.s32 %r1308, %r107, 256;
mul.wide.u32 %rd1649, %r1308, 8;
mul.wide.u32 %rd1594, %r107, 8;
add.s64 %rd1067, %rd149, %rd1594;
add.s64 %rd1069, %rd149, %rd1649;
cvt.u64.u32	%rd1070, %r107;
st.shared.u64 [%rd1662], %rd92;
cvt.u64.u32	%rd1074, %r1308;
st.shared.u64 [%rd1056], %rd93;
ld.shared.u64 %rd1077, [%rd1067];
ld.shared.u64 %rd1078, [%rd1069];
st.shared.u64 [%rd1067], %rd1078;
st.shared.u64 [%rd1069], %rd1077;
add.s64 %rd1080, %rd150, %rd1070;
ld.shared.u8 %rs159, [%rd1080];
add.s64 %rd1081, %rd150, %rd1074;
ld.shared.u8 %rs160, [%rd1081];
st.shared.u8 [%rd1080], %rs160;
st.shared.u8 [%rd1081], %rs159;

BB11_199:
bar.sync 0;
ld.shared.u64 %rd94, [%rd853];
ld.shared.u64 %rd95, [%rd855];
setp.ge.s64	%p161, %rd95, %rd94;
@%p161 bra BB11_201;

cvt.u64.u32	%rd1087, %r89;
add.s64 %rd1089, %rd150, %rd1087;
ld.shared.u8 %rs161, [%rd1089];
mov.u32 %r1360, 1;
setp.ne.s16	%p162, %rs161, 0;
@%p162 bra BB11_202;

BB11_201:
add.s32 %r1262, %r89, 128;
cvt.u64.u32	%rd1090, %r1262;
add.s64 %rd1092, %rd150, %rd1090;
ld.shared.u8 %rs162, [%rd1092];
setp.eq.s16	%p163, %rs162, 0;
selp.u32	%r1360, 1, 0, %p163;

BB11_202:
mov.u32 %r1318, %tid.x;
bfe.u32 %r888, %r1318, 8, 1;
setp.ne.s32	%p164, %r1360, %r888;
@%p164 bra BB11_204;

add.s32 %r1264, %r89, 128;
mul.wide.u32 %rd1598, %r1264, 8;
mul.wide.u32 %rd1593, %r89, 8;
cvt.u64.u32	%rd1093, %r89;
st.shared.u64 [%rd855], %rd94;
cvt.u64.u32	%rd1097, %r1264;
st.shared.u64 [%rd853], %rd95;
add.s64 %rd1101, %rd149, %rd1593;
ld.shared.u64 %rd1102, [%rd1101];
add.s64 %rd1103, %rd149, %rd1598;
ld.shared.u64 %rd1104, [%rd1103];
st.shared.u64 [%rd1101], %rd1104;
st.shared.u64 [%rd1103], %rd1102;
add.s64 %rd1106, %rd150, %rd1093;
ld.shared.u8 %rs163, [%rd1106];
add.s64 %rd1107, %rd150, %rd1097;
ld.shared.u8 %rs164, [%rd1107];
st.shared.u8 [%rd1106], %rs164;
st.shared.u8 [%rd1107], %rs163;

BB11_204:
bar.sync 0;
ld.shared.u64 %rd96, [%rd676];
ld.shared.u64 %rd97, [%rd678];
setp.ge.s64	%p165, %rd97, %rd96;
@%p165 bra BB11_206;

cvt.u64.u32	%rd1113, %r73;
add.s64 %rd1115, %rd150, %rd1113;
ld.shared.u8 %rs165, [%rd1115];
mov.u32 %r1361, 1;
setp.ne.s16	%p166, %rs165, 0;
@%p166 bra BB11_207;

BB11_206:
add.s32 %r1250, %r73, 64;
cvt.u64.u32	%rd1116, %r1250;
add.s64 %rd1118, %rd150, %rd1116;
ld.shared.u8 %rs166, [%rd1118];
setp.eq.s16	%p167, %rs166, 0;
selp.u32	%r1361, 1, 0, %p167;

BB11_207:
mov.u32 %r1314, %tid.x;
bfe.u32 %r910, %r1314, 8, 1;
setp.ne.s32	%p168, %r1361, %r910;
@%p168 bra BB11_209;

add.s32 %r1261, %r73, 64;
mul.wide.u32 %rd1592, %r1261, 8;
mul.wide.u32 %rd1591, %r73, 8;
cvt.u64.u32	%rd1119, %r73;
st.shared.u64 [%rd678], %rd96;
cvt.u64.u32	%rd1123, %r1261;
st.shared.u64 [%rd676], %rd97;
add.s64 %rd1127, %rd149, %rd1591;
ld.shared.u64 %rd1128, [%rd1127];
add.s64 %rd1129, %rd149, %rd1592;
ld.shared.u64 %rd1130, [%rd1129];
st.shared.u64 [%rd1127], %rd1130;
st.shared.u64 [%rd1129], %rd1128;
add.s64 %rd1132, %rd150, %rd1119;
ld.shared.u8 %rs167, [%rd1132];
add.s64 %rd1133, %rd150, %rd1123;
ld.shared.u8 %rs168, [%rd1133];
st.shared.u8 [%rd1132], %rs168;
st.shared.u8 [%rd1133], %rs167;

BB11_209:
bar.sync 0;
ld.shared.u64 %rd98, [%rd525];
ld.shared.u64 %rd99, [%rd527];
setp.ge.s64	%p169, %rd99, %rd98;
@%p169 bra BB11_211;

cvt.u64.u32	%rd1139, %r59;
add.s64 %rd1141, %rd150, %rd1139;
ld.shared.u8 %rs169, [%rd1141];
mov.u32 %r1362, 1;
setp.ne.s16	%p170, %rs169, 0;
@%p170 bra BB11_212;

BB11_211:
add.s32 %r1251, %r59, 32;
cvt.u64.u32	%rd1142, %r1251;
add.s64 %rd1144, %rd150, %rd1142;
ld.shared.u8 %rs170, [%rd1144];
setp.eq.s16	%p171, %rs170, 0;
selp.u32	%r1362, 1, 0, %p171;

BB11_212:
mov.u32 %r1315, %tid.x;
bfe.u32 %r932, %r1315, 8, 1;
setp.ne.s32	%p172, %r1362, %r932;
@%p172 bra BB11_214;

add.s32 %r1260, %r59, 32;
mul.wide.u32 %rd1590, %r1260, 8;
mul.wide.u32 %rd1589, %r59, 8;
cvt.u64.u32	%rd1145, %r59;
st.shared.u64 [%rd527], %rd98;
cvt.u64.u32	%rd1149, %r1260;
st.shared.u64 [%rd525], %rd99;
add.s64 %rd1153, %rd149, %rd1589;
ld.shared.u64 %rd1154, [%rd1153];
add.s64 %rd1155, %rd149, %rd1590;
ld.shared.u64 %rd1156, [%rd1155];
st.shared.u64 [%rd1153], %rd1156;
st.shared.u64 [%rd1155], %rd1154;
add.s64 %rd1158, %rd150, %rd1145;
ld.shared.u8 %rs171, [%rd1158];
add.s64 %rd1159, %rd150, %rd1149;
ld.shared.u8 %rs172, [%rd1159];
st.shared.u8 [%rd1158], %rs172;
st.shared.u8 [%rd1159], %rs171;

BB11_214:
bar.sync 0;
ld.shared.u64 %rd100, [%rd400];
ld.shared.u64 %rd101, [%rd402];
setp.ge.s64	%p173, %rd101, %rd100;
@%p173 bra BB11_216;

cvt.u64.u32	%rd1165, %r47;
add.s64 %rd1167, %rd150, %rd1165;
ld.shared.u8 %rs173, [%rd1167];
mov.u32 %r1363, 1;
setp.ne.s16	%p174, %rs173, 0;
@%p174 bra BB11_217;

BB11_216:
add.s32 %r1252, %r47, 16;
cvt.u64.u32	%rd1168, %r1252;
add.s64 %rd1170, %rd150, %rd1168;
ld.shared.u8 %rs174, [%rd1170];
setp.eq.s16	%p175, %rs174, 0;
selp.u32	%r1363, 1, 0, %p175;

BB11_217:
mov.u32 %r1316, %tid.x;
bfe.u32 %r954, %r1316, 8, 1;
setp.ne.s32	%p176, %r1363, %r954;
@%p176 bra BB11_219;

add.s32 %r1259, %r47, 16;
mul.wide.u32 %rd1588, %r1259, 8;
mul.wide.u32 %rd1587, %r47, 8;
cvt.u64.u32	%rd1171, %r47;
st.shared.u64 [%rd402], %rd100;
cvt.u64.u32	%rd1175, %r1259;
st.shared.u64 [%rd400], %rd101;
add.s64 %rd1179, %rd149, %rd1587;
ld.shared.u64 %rd1180, [%rd1179];
add.s64 %rd1181, %rd149, %rd1588;
ld.shared.u64 %rd1182, [%rd1181];
st.shared.u64 [%rd1179], %rd1182;
st.shared.u64 [%rd1181], %rd1180;
add.s64 %rd1184, %rd150, %rd1171;
ld.shared.u8 %rs175, [%rd1184];
add.s64 %rd1185, %rd150, %rd1175;
ld.shared.u8 %rs176, [%rd1185];
st.shared.u8 [%rd1184], %rs176;
st.shared.u8 [%rd1185], %rs175;

BB11_219:
bar.sync 0;
ld.shared.u64 %rd102, [%rd301];
ld.shared.u64 %rd103, [%rd303];
setp.ge.s64	%p177, %rd103, %rd102;
@%p177 bra BB11_221;

cvt.u64.u32	%rd1191, %r37;
add.s64 %rd1193, %rd150, %rd1191;
ld.shared.u8 %rs177, [%rd1193];
mov.u32 %r1364, 1;
setp.ne.s16	%p178, %rs177, 0;
@%p178 bra BB11_222;

BB11_221:
add.s32 %r1253, %r37, 8;
cvt.u64.u32	%rd1194, %r1253;
add.s64 %rd1196, %rd150, %rd1194;
ld.shared.u8 %rs178, [%rd1196];
setp.eq.s16	%p179, %rs178, 0;
selp.u32	%r1364, 1, 0, %p179;

BB11_222:
mov.u32 %r1311, %tid.x;
bfe.u32 %r976, %r1311, 8, 1;
setp.ne.s32	%p180, %r1364, %r976;
@%p180 bra BB11_224;

add.s32 %r1258, %r37, 8;
mul.wide.u32 %rd1586, %r1258, 8;
mul.wide.u32 %rd1585, %r37, 8;
cvt.u64.u32	%rd1197, %r37;
st.shared.u64 [%rd303], %rd102;
cvt.u64.u32	%rd1201, %r1258;
st.shared.u64 [%rd301], %rd103;
add.s64 %rd1205, %rd149, %rd1585;
ld.shared.u64 %rd1206, [%rd1205];
add.s64 %rd1207, %rd149, %rd1586;
ld.shared.u64 %rd1208, [%rd1207];
st.shared.u64 [%rd1205], %rd1208;
st.shared.u64 [%rd1207], %rd1206;
add.s64 %rd1210, %rd150, %rd1197;
ld.shared.u8 %rs179, [%rd1210];
add.s64 %rd1211, %rd150, %rd1201;
ld.shared.u8 %rs180, [%rd1211];
st.shared.u8 [%rd1210], %rs180;
st.shared.u8 [%rd1211], %rs179;

BB11_224:
bar.sync 0;
ld.shared.u64 %rd104, [%rd228];
ld.shared.u64 %rd105, [%rd230];
setp.ge.s64	%p181, %rd105, %rd104;
@%p181 bra BB11_226;

cvt.u64.u32	%rd1217, %r29;
add.s64 %rd1219, %rd150, %rd1217;
ld.shared.u8 %rs181, [%rd1219];
mov.u32 %r1365, 1;
setp.ne.s16	%p182, %rs181, 0;
@%p182 bra BB11_227;

BB11_226:
add.s32 %r1254, %r29, 4;
cvt.u64.u32	%rd1220, %r1254;
add.s64 %rd1222, %rd150, %rd1220;
ld.shared.u8 %rs182, [%rd1222];
setp.eq.s16	%p183, %rs182, 0;
selp.u32	%r1365, 1, 0, %p183;

BB11_227:
mov.u32 %r1312, %tid.x;
bfe.u32 %r998, %r1312, 8, 1;
setp.ne.s32	%p184, %r1365, %r998;
@%p184 bra BB11_229;

add.s32 %r1263, %r29, 4;
mul.wide.u32 %rd1597, %r1263, 8;
mul.wide.u32 %rd1584, %r29, 8;
add.s32 %r1257, %r29, 4;
cvt.u64.u32	%rd1223, %r29;
st.shared.u64 [%rd230], %rd104;
cvt.u64.u32	%rd1227, %r1257;
st.shared.u64 [%rd228], %rd105;
add.s64 %rd1231, %rd149, %rd1584;
ld.shared.u64 %rd1232, [%rd1231];
add.s64 %rd1233, %rd149, %rd1597;
ld.shared.u64 %rd1234, [%rd1233];
st.shared.u64 [%rd1231], %rd1234;
st.shared.u64 [%rd1233], %rd1232;
add.s64 %rd1236, %rd150, %rd1223;
ld.shared.u8 %rs183, [%rd1236];
add.s64 %rd1237, %rd150, %rd1227;
ld.shared.u8 %rs184, [%rd1237];
st.shared.u8 [%rd1236], %rs184;
st.shared.u8 [%rd1237], %rs183;

BB11_229:
bar.sync 0;
ld.shared.u64 %rd106, [%rd181];
ld.shared.u64 %rd107, [%rd183];
setp.ge.s64	%p185, %rd107, %rd106;
@%p185 bra BB11_231;

cvt.u64.u32	%rd1243, %r23;
add.s64 %rd1245, %rd150, %rd1243;
ld.shared.u8 %rs185, [%rd1245];
mov.u32 %r1366, 1;
setp.ne.s16	%p186, %rs185, 0;
@%p186 bra BB11_232;

BB11_231:
add.s32 %r1255, %r23, 2;
cvt.u64.u32	%rd1246, %r1255;
add.s64 %rd1248, %rd150, %rd1246;
ld.shared.u8 %rs186, [%rd1248];
setp.eq.s16	%p187, %rs186, 0;
selp.u32	%r1366, 1, 0, %p187;

BB11_232:
mov.u32 %r1313, %tid.x;
bfe.u32 %r1020, %r1313, 8, 1;
setp.ne.s32	%p188, %r1366, %r1020;
@%p188 bra BB11_234;

add.s32 %r1256, %r23, 2;
mul.wide.u32 %rd1583, %r1256, 8;
mul.wide.u32 %rd1582, %r23, 8;
cvt.u64.u32	%rd1249, %r23;
st.shared.u64 [%rd183], %rd106;
cvt.u64.u32	%rd1253, %r1256;
st.shared.u64 [%rd181], %rd107;
add.s64 %rd1257, %rd149, %rd1582;
ld.shared.u64 %rd1258, [%rd1257];
add.s64 %rd1259, %rd149, %rd1583;
ld.shared.u64 %rd1260, [%rd1259];
st.shared.u64 [%rd1257], %rd1260;
st.shared.u64 [%rd1259], %rd1258;
add.s64 %rd1262, %rd150, %rd1249;
ld.shared.u8 %rs187, [%rd1262];
add.s64 %rd1263, %rd150, %rd1253;
ld.shared.u8 %rs188, [%rd1263];
st.shared.u8 [%rd1262], %rs188;
st.shared.u8 [%rd1263], %rs187;

BB11_234:
bar.sync 0;
ld.shared.u64 %rd108, [%rd161+8];
ld.shared.u64 %rd109, [%rd161];
setp.ge.s64	%p189, %rd109, %rd108;
@%p189 bra BB11_236;

cvt.u64.u32	%rd1267, %r18;
add.s64 %rd1269, %rd150, %rd1267;
ld.shared.u8 %rs189, [%rd1269];
mov.u32 %r1367, 1;
setp.ne.s16	%p190, %rs189, 0;
@%p190 bra BB11_237;

BB11_236:
cvt.u64.u32	%rd1270, %r18;
add.s64 %rd1272, %rd150, %rd1270;
ld.shared.u8 %rs190, [%rd1272+1];
setp.eq.s16	%p191, %rs190, 0;
selp.u32	%r1367, 1, 0, %p191;

BB11_237:
mov.u32 %r1265, %tid.x;
bfe.u32 %r1034, %r1265, 8, 1;
setp.ne.s32	%p192, %r1367, %r1034;
@%p192 bra BB11_239;

mul.wide.u32 %rd1596, %r18, 8;
cvt.u64.u32	%rd1273, %r18;
st.shared.u64 [%rd161], %rd108;
st.shared.u64 [%rd161+8], %rd109;
add.s64 %rd1278, %rd149, %rd1596;
ld.shared.u64 %rd1279, [%rd1278];
ld.shared.u64 %rd1280, [%rd1278+8];
st.shared.u64 [%rd1278], %rd1280;
st.shared.u64 [%rd1278+8], %rd1279;
add.s64 %rd1282, %rd150, %rd1273;
ld.shared.u8 %rs191, [%rd1282];
ld.shared.u8 %rs192, [%rd1282+1];
st.shared.u8 [%rd1282], %rs192;
st.shared.u8 [%rd1282+1], %rs191;

BB11_239:
bar.sync 0;
mov.u32 %r1266, %tid.x;
mov.u64 %rd1581, _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r1037, %r1266, 511;
sub.s32 %r1038, %r18, %r1037;
add.s32 %r1039, %r1038, 512;
mul.wide.u32 %rd1283, %r1039, 8;
add.s64 %rd1285, %rd1581, %rd1283;
mul.wide.u32 %rd1286, %r1038, 8;
add.s64 %rd1287, %rd1581, %rd1286;
ld.shared.u64 %rd110, [%rd1285];
ld.shared.u64 %rd111, [%rd1287];
setp.ge.s64	%p193, %rd111, %rd110;
@%p193 bra BB11_241;

cvt.u64.u32	%rd1288, %r1038;
add.s64 %rd1290, %rd150, %rd1288;
ld.shared.u8 %rs193, [%rd1290];
setp.ne.s16	%p194, %rs193, 0;
@%p194 bra BB11_243;

BB11_241:
add.s32 %r1268, %r1038, 512;
cvt.u64.u32	%rd1291, %r1268;
add.s64 %rd1293, %rd150, %rd1291;
ld.shared.u8 %rs1, [%rd1293];
setp.eq.s16	%p195, %rs1, 0;
@%p195 bra BB11_243;

mul.wide.u32 %rd1655, %r1039, 8;
mov.u64 %rd1654, _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1653, %rd1654, %rd1655;
mul.wide.u32 %rd1602, %r1038, 8;
mov.u64 %rd1601, _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1600, %rd1601, %rd1602;
add.s32 %r1269, %r1038, 512;
mul.wide.u32 %rd1565, %r1269, 8;
mul.wide.u32 %rd1564, %r1038, 8;
cvt.u64.u32	%rd1294, %r1038;
st.shared.u64 [%rd1600], %rd110;
st.shared.u64 [%rd1653], %rd111;
add.s64 %rd1302, %rd149, %rd1564;
ld.shared.u64 %rd1303, [%rd1302];
add.s64 %rd1304, %rd149, %rd1565;
ld.shared.u64 %rd1305, [%rd1304];
st.shared.u64 [%rd1302], %rd1305;
st.shared.u64 [%rd1304], %rd1303;
add.s64 %rd1307, %rd150, %rd1294;
ld.shared.u8 %rs194, [%rd1307];
st.shared.u8 [%rd1307], %rs1;
st.shared.u8 [%rd1293], %rs194;

BB11_243:
bar.sync 0;
mul.wide.u32 %rd1661, %r107, 8;
mov.u64 %rd1660, _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1659, %rd1660, %rd1661;
ld.shared.u64 %rd112, [%rd1056];
ld.shared.u64 %rd113, [%rd1659];
setp.ge.s64	%p196, %rd113, %rd112;
@%p196 bra BB11_245;

cvt.u64.u32	%rd1314, %r107;
add.s64 %rd1316, %rd150, %rd1314;
ld.shared.u8 %rs195, [%rd1316];
setp.ne.s16	%p197, %rs195, 0;
@%p197 bra BB11_247;

BB11_245:
add.s32 %r1224, %r107, 256;
cvt.u64.u32	%rd1317, %r1224;
add.s64 %rd1319, %rd150, %rd1317;
ld.shared.u8 %rs2, [%rd1319];
setp.eq.s16	%p198, %rs2, 0;
@%p198 bra BB11_247;

mul.wide.u32 %rd1658, %r107, 8;
mov.u64 %rd1657, _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1656, %rd1657, %rd1658;
mul.wide.u32 %rd1599, %r853, 8;
mul.wide.u32 %rd1566, %r107, 8;
cvt.u64.u32	%rd1320, %r107;
st.shared.u64 [%rd1656], %rd112;
st.shared.u64 [%rd1056], %rd113;
add.s64 %rd1328, %rd149, %rd1566;
ld.shared.u64 %rd1329, [%rd1328];
add.s64 %rd1330, %rd149, %rd1599;
ld.shared.u64 %rd1331, [%rd1330];
st.shared.u64 [%rd1328], %rd1331;
st.shared.u64 [%rd1330], %rd1329;
add.s64 %rd1333, %rd150, %rd1320;
ld.shared.u8 %rs196, [%rd1333];
st.shared.u8 [%rd1333], %rs2;
st.shared.u8 [%rd1319], %rs196;

BB11_247:
bar.sync 0;
ld.shared.u64 %rd114, [%rd853];
ld.shared.u64 %rd115, [%rd855];
setp.ge.s64	%p199, %rd115, %rd114;
@%p199 bra BB11_249;

cvt.u64.u32	%rd1340, %r89;
add.s64 %rd1342, %rd150, %rd1340;
ld.shared.u8 %rs197, [%rd1342];
setp.ne.s16	%p200, %rs197, 0;
@%p200 bra BB11_251;

BB11_249:
add.s32 %r1225, %r89, 128;
cvt.u64.u32	%rd1343, %r1225;
add.s64 %rd1345, %rd150, %rd1343;
ld.shared.u8 %rs3, [%rd1345];
setp.eq.s16	%p201, %rs3, 0;
@%p201 bra BB11_251;

add.s32 %r1226, %r89, 128;
mul.wide.u32 %rd1568, %r1226, 8;
mul.wide.u32 %rd1567, %r89, 8;
cvt.u64.u32	%rd1346, %r89;
st.shared.u64 [%rd855], %rd114;
st.shared.u64 [%rd853], %rd115;
add.s64 %rd1354, %rd149, %rd1567;
ld.shared.u64 %rd1355, [%rd1354];
add.s64 %rd1356, %rd149, %rd1568;
ld.shared.u64 %rd1357, [%rd1356];
st.shared.u64 [%rd1354], %rd1357;
st.shared.u64 [%rd1356], %rd1355;
add.s64 %rd1359, %rd150, %rd1346;
ld.shared.u8 %rs198, [%rd1359];
st.shared.u8 [%rd1359], %rs3;
st.shared.u8 [%rd1345], %rs198;

BB11_251:
bar.sync 0;
ld.shared.u64 %rd116, [%rd676];
ld.shared.u64 %rd117, [%rd678];
setp.ge.s64	%p202, %rd117, %rd116;
@%p202 bra BB11_253;

cvt.u64.u32	%rd1366, %r73;
add.s64 %rd1368, %rd150, %rd1366;
ld.shared.u8 %rs199, [%rd1368];
setp.ne.s16	%p203, %rs199, 0;
@%p203 bra BB11_255;

BB11_253:
add.s32 %r1227, %r73, 64;
cvt.u64.u32	%rd1369, %r1227;
add.s64 %rd1371, %rd150, %rd1369;
ld.shared.u8 %rs4, [%rd1371];
setp.eq.s16	%p204, %rs4, 0;
@%p204 bra BB11_255;

add.s32 %r1228, %r73, 64;
mul.wide.u32 %rd1570, %r1228, 8;
mul.wide.u32 %rd1569, %r73, 8;
cvt.u64.u32	%rd1372, %r73;
st.shared.u64 [%rd678], %rd116;
st.shared.u64 [%rd676], %rd117;
add.s64 %rd1380, %rd149, %rd1569;
ld.shared.u64 %rd1381, [%rd1380];
add.s64 %rd1382, %rd149, %rd1570;
ld.shared.u64 %rd1383, [%rd1382];
st.shared.u64 [%rd1380], %rd1383;
st.shared.u64 [%rd1382], %rd1381;
add.s64 %rd1385, %rd150, %rd1372;
ld.shared.u8 %rs200, [%rd1385];
st.shared.u8 [%rd1385], %rs4;
st.shared.u8 [%rd1371], %rs200;

BB11_255:
bar.sync 0;
ld.shared.u64 %rd118, [%rd525];
ld.shared.u64 %rd119, [%rd527];
setp.ge.s64	%p205, %rd119, %rd118;
@%p205 bra BB11_257;

cvt.u64.u32	%rd1392, %r59;
add.s64 %rd1394, %rd150, %rd1392;
ld.shared.u8 %rs201, [%rd1394];
setp.ne.s16	%p206, %rs201, 0;
@%p206 bra BB11_259;

BB11_257:
add.s32 %r1229, %r59, 32;
cvt.u64.u32	%rd1395, %r1229;
add.s64 %rd1397, %rd150, %rd1395;
ld.shared.u8 %rs5, [%rd1397];
setp.eq.s16	%p207, %rs5, 0;
@%p207 bra BB11_259;

add.s32 %r1230, %r59, 32;
mul.wide.u32 %rd1572, %r1230, 8;
mul.wide.u32 %rd1571, %r59, 8;
cvt.u64.u32	%rd1398, %r59;
st.shared.u64 [%rd527], %rd118;
st.shared.u64 [%rd525], %rd119;
add.s64 %rd1406, %rd149, %rd1571;
ld.shared.u64 %rd1407, [%rd1406];
add.s64 %rd1408, %rd149, %rd1572;
ld.shared.u64 %rd1409, [%rd1408];
st.shared.u64 [%rd1406], %rd1409;
st.shared.u64 [%rd1408], %rd1407;
add.s64 %rd1411, %rd150, %rd1398;
ld.shared.u8 %rs202, [%rd1411];
st.shared.u8 [%rd1411], %rs5;
st.shared.u8 [%rd1397], %rs202;

BB11_259:
bar.sync 0;
ld.shared.u64 %rd120, [%rd400];
ld.shared.u64 %rd121, [%rd402];
setp.ge.s64	%p208, %rd121, %rd120;
@%p208 bra BB11_261;

cvt.u64.u32	%rd1418, %r47;
add.s64 %rd1420, %rd150, %rd1418;
ld.shared.u8 %rs203, [%rd1420];
setp.ne.s16	%p209, %rs203, 0;
@%p209 bra BB11_263;

BB11_261:
add.s32 %r1231, %r47, 16;
cvt.u64.u32	%rd1421, %r1231;
add.s64 %rd1423, %rd150, %rd1421;
ld.shared.u8 %rs6, [%rd1423];
setp.eq.s16	%p210, %rs6, 0;
@%p210 bra BB11_263;

add.s32 %r1232, %r47, 16;
mul.wide.u32 %rd1574, %r1232, 8;
mul.wide.u32 %rd1573, %r47, 8;
cvt.u64.u32	%rd1424, %r47;
st.shared.u64 [%rd402], %rd120;
st.shared.u64 [%rd400], %rd121;
add.s64 %rd1432, %rd149, %rd1573;
ld.shared.u64 %rd1433, [%rd1432];
add.s64 %rd1434, %rd149, %rd1574;
ld.shared.u64 %rd1435, [%rd1434];
st.shared.u64 [%rd1432], %rd1435;
st.shared.u64 [%rd1434], %rd1433;
add.s64 %rd1437, %rd150, %rd1424;
ld.shared.u8 %rs204, [%rd1437];
st.shared.u8 [%rd1437], %rs6;
st.shared.u8 [%rd1423], %rs204;

BB11_263:
bar.sync 0;
ld.shared.u64 %rd122, [%rd301];
ld.shared.u64 %rd123, [%rd303];
setp.ge.s64	%p211, %rd123, %rd122;
@%p211 bra BB11_265;

cvt.u64.u32	%rd1444, %r37;
add.s64 %rd1446, %rd150, %rd1444;
ld.shared.u8 %rs205, [%rd1446];
setp.ne.s16	%p212, %rs205, 0;
@%p212 bra BB11_267;

BB11_265:
add.s32 %r1233, %r37, 8;
cvt.u64.u32	%rd1447, %r1233;
add.s64 %rd1449, %rd150, %rd1447;
ld.shared.u8 %rs7, [%rd1449];
setp.eq.s16	%p213, %rs7, 0;
@%p213 bra BB11_267;

add.s32 %r1234, %r37, 8;
mul.wide.u32 %rd1576, %r1234, 8;
mul.wide.u32 %rd1575, %r37, 8;
cvt.u64.u32	%rd1450, %r37;
st.shared.u64 [%rd303], %rd122;
st.shared.u64 [%rd301], %rd123;
add.s64 %rd1458, %rd149, %rd1575;
ld.shared.u64 %rd1459, [%rd1458];
add.s64 %rd1460, %rd149, %rd1576;
ld.shared.u64 %rd1461, [%rd1460];
st.shared.u64 [%rd1458], %rd1461;
st.shared.u64 [%rd1460], %rd1459;
add.s64 %rd1463, %rd150, %rd1450;
ld.shared.u8 %rs206, [%rd1463];
st.shared.u8 [%rd1463], %rs7;
st.shared.u8 [%rd1449], %rs206;

BB11_267:
bar.sync 0;
ld.shared.u64 %rd124, [%rd228];
ld.shared.u64 %rd125, [%rd230];
setp.ge.s64	%p214, %rd125, %rd124;
@%p214 bra BB11_269;

cvt.u64.u32	%rd1470, %r29;
add.s64 %rd1472, %rd150, %rd1470;
ld.shared.u8 %rs207, [%rd1472];
setp.ne.s16	%p215, %rs207, 0;
@%p215 bra BB11_271;

BB11_269:
add.s32 %r1235, %r29, 4;
cvt.u64.u32	%rd1473, %r1235;
add.s64 %rd1475, %rd150, %rd1473;
ld.shared.u8 %rs8, [%rd1475];
setp.eq.s16	%p216, %rs8, 0;
@%p216 bra BB11_271;

add.s32 %r1236, %r29, 4;
mul.wide.u32 %rd1578, %r1236, 8;
mul.wide.u32 %rd1577, %r29, 8;
cvt.u64.u32	%rd1476, %r29;
st.shared.u64 [%rd230], %rd124;
st.shared.u64 [%rd228], %rd125;
add.s64 %rd1484, %rd149, %rd1577;
ld.shared.u64 %rd1485, [%rd1484];
add.s64 %rd1486, %rd149, %rd1578;
ld.shared.u64 %rd1487, [%rd1486];
st.shared.u64 [%rd1484], %rd1487;
st.shared.u64 [%rd1486], %rd1485;
add.s64 %rd1489, %rd150, %rd1476;
ld.shared.u8 %rs208, [%rd1489];
st.shared.u8 [%rd1489], %rs8;
st.shared.u8 [%rd1475], %rs208;

BB11_271:
bar.sync 0;
ld.shared.u64 %rd126, [%rd181];
ld.shared.u64 %rd127, [%rd183];
setp.ge.s64	%p217, %rd127, %rd126;
@%p217 bra BB11_273;

cvt.u64.u32	%rd1496, %r23;
add.s64 %rd1498, %rd150, %rd1496;
ld.shared.u8 %rs209, [%rd1498];
setp.ne.s16	%p218, %rs209, 0;
@%p218 bra BB11_275;

BB11_273:
add.s32 %r1237, %r23, 2;
cvt.u64.u32	%rd1499, %r1237;
add.s64 %rd1501, %rd150, %rd1499;
ld.shared.u8 %rs9, [%rd1501];
setp.eq.s16	%p219, %rs9, 0;
@%p219 bra BB11_275;

add.s32 %r1238, %r23, 2;
mul.wide.u32 %rd1580, %r1238, 8;
mul.wide.u32 %rd1579, %r23, 8;
cvt.u64.u32	%rd1502, %r23;
st.shared.u64 [%rd183], %rd126;
st.shared.u64 [%rd181], %rd127;
add.s64 %rd1510, %rd149, %rd1579;
ld.shared.u64 %rd1511, [%rd1510];
add.s64 %rd1512, %rd149, %rd1580;
ld.shared.u64 %rd1513, [%rd1512];
st.shared.u64 [%rd1510], %rd1513;
st.shared.u64 [%rd1512], %rd1511;
add.s64 %rd1515, %rd150, %rd1502;
ld.shared.u8 %rs210, [%rd1515];
st.shared.u8 [%rd1515], %rs9;
st.shared.u8 [%rd1501], %rs210;

BB11_275:
bar.sync 0;
ld.shared.u64 %rd128, [%rd161+8];
ld.shared.u64 %rd129, [%rd161];
setp.ge.s64	%p220, %rd129, %rd128;
@%p220 bra BB11_277;

cvt.u64.u32	%rd1520, %r18;
add.s64 %rd1522, %rd150, %rd1520;
ld.shared.u8 %rs211, [%rd1522];
setp.ne.s16	%p221, %rs211, 0;
@%p221 bra BB11_279;

BB11_277:
cvt.u64.u32	%rd1523, %r18;
add.s64 %rd1525, %rd150, %rd1523;
ld.shared.u8 %rs10, [%rd1525+1];
setp.eq.s16	%p222, %rs10, 0;
@%p222 bra BB11_279;

mul.wide.u32 %rd1595, %r18, 8;
st.shared.u64 [%rd161], %rd128;
st.shared.u64 [%rd161+8], %rd129;
add.s64 %rd1531, %rd149, %rd1595;
ld.shared.u64 %rd1532, [%rd1531];
ld.shared.u64 %rd1533, [%rd1531+8];
st.shared.u64 [%rd1531], %rd1533;
st.shared.u64 [%rd1531+8], %rd1532;
ld.shared.u8 %rs212, [%rd1525];
st.shared.u8 [%rd1525], %rs10;
st.shared.u8 [%rd1525+1], %rs212;

BB11_279:
ld.param.u32 %r1240, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
mov.u32 %r1239, %tid.x;
setp.lt.u32	%p224, %r1239, %r1240;
bar.sync 0;
@!%p224 bra BB11_281;
bra.uni BB11_280;

BB11_280:
mov.u32 %r1267, %tid.x;
ld.param.u32 %r1249, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1248, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u64 %rd1539, [%rd13];
mad.lo.s32 %r1216, %r1267, %r1248, %r4;
cvta.to.global.u64 %rd1540, %rd8;
mul.wide.u32 %rd1541, %r1216, 8;
add.s64 %rd1542, %rd1540, %rd1541;
st.global.u64 [%rd1542], %rd1539;
ld.shared.u64 %rd1545, [%rd14];
ld.local.u64 %rd1546, [%rd2];
cvta.to.global.u64 %rd1547, %rd1546;
mad.lo.s32 %r1217, %r1267, %r1249, %r15;
mul.wide.u32 %rd1548, %r1217, 8;
add.s64 %rd1549, %rd1547, %rd1548;
st.global.u64 [%rd1549], %rd1545;

BB11_281:
mov.u32 %r1243, %tid.x;
ld.param.u32 %r1242, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
add.s32 %r1241, %r1243, 512;
setp.ge.u32	%p225, %r1241, %r1242;
@%p225 bra BB11_283;

mov.u32 %r1247, %tid.x;
add.s32 %r1246, %r1247, 512;
ld.param.u32 %r1245, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1244, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u64 %rd1553, [%rd13+4096];
mad.lo.s32 %r1222, %r1246, %r1244, %r4;
cvta.to.global.u64 %rd1554, %rd8;
mul.wide.u32 %rd1555, %r1222, 8;
add.s64 %rd1556, %rd1554, %rd1555;
st.global.u64 [%rd1556], %rd1553;
ld.shared.u64 %rd1559, [%rd14+4096];
ld.local.u64 %rd1560, [%rd2];
cvta.to.global.u64 %rd1561, %rd1560;
mad.lo.s32 %r1223, %r1246, %r1245, %r15;
mul.wide.u32 %rd1562, %r1223, 8;
add.s64 %rd1563, %rd1561, %rd1562;
st.global.u64 [%rd1563], %rd1559;

BB11_283:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot12[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<121>;
.reg .b16 %rs<108>;
.reg .b32 %r<683>;
.reg .b64 %rd<867>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[1024];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[1024];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[128];

mov.u64 %rd866, __local_depot12;
cvta.local.u64 %SP, %rd866;
ld.param.u32 %r74, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r75, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r76, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r77, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd3, _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd76, %SP, 0;
cvta.to.local.u64 %rd2, %rd76;
mov.u32 %r658, 0;
mov.pred %p4, 0;
@%p4 bra BB12_2;

BB12_1:
mul.wide.s32 %rd77, %r658, 8;
add.s64 %rd78, %rd3, %rd77;
ld.param.u64 %rd79, [%rd78];
add.s64 %rd80, %rd2, %rd77;
st.local.u64 [%rd80], %rd79;
add.s32 %r658, %r658, 1;
setp.lt.u32	%p5, %r658, 27;
@%p5 bra BB12_1;

BB12_2:
mov.u32 %r79, %nctaid.y;
mov.u32 %r80, %ctaid.z;
mov.u32 %r81, %ctaid.y;
mad.lo.s32 %r82, %r79, %r80, %r81;
mov.u32 %r83, %nctaid.x;
mov.u32 %r84, %ctaid.x;
mad.lo.s32 %r660, %r82, %r83, %r84;
setp.ge.u32	%p6, %r660, %r74;
@%p6 bra BB12_151;

ld.param.u32 %r86, [%rd1+12];
ld.param.u32 %r87, [%rd1+112];
rem.u32 %r88, %r660, %r86;
mul.lo.s32 %r89, %r87, %r88;
div.u32 %r90, %r660, %r86;
ld.param.u32 %r91, [%rd1+108];
mad.lo.s32 %r4, %r91, %r90, %r89;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r659, %r5, -1;
mov.u32 %r661, 0;
setp.lt.s32	%p7, %r659, 1;
@%p7 bra BB12_6;

mul.wide.s32 %rd81, %r5, 4;
add.s64 %rd858, %rd2, %rd81;
mov.u32 %r661, 0;

BB12_5:
ld.local.u32 %r93, [%rd858+4];
rem.u32 %r94, %r660, %r93;
ld.local.u32 %r95, [%rd858+104];
mad.lo.s32 %r661, %r95, %r94, %r661;
div.u32 %r660, %r660, %r93;
add.s64 %rd858, %rd858, -4;
add.s32 %r659, %r659, -1;
setp.gt.s32	%p8, %r659, 0;
@%p8 bra BB12_5;

BB12_6:
ld.param.u64 %rd8, [%rd1];
ld.local.u32 %r96, [%rd2+108];
mad.lo.s32 %r15, %r96, %r660, %r661;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 64;
setp.lt.u32	%p1, %r16, %r75;
mov.u64 %rd82, 0;
setp.ge.u32	%p9, %r16, %r75;
mov.u64 %rd865, %rd82;
@%p9 bra BB12_8;

cvta.to.global.u64 %rd83, %rd8;
mad.lo.s32 %r97, %r16, %r76, %r4;
mul.wide.u32 %rd84, %r97, 8;
add.s64 %rd85, %rd83, %rd84;
ld.global.u64 %rd9, [%rd85];
mov.u64 %rd865, %rd9;

BB12_8:
mov.u64 %rd10, %rd865;
mov.u64 %rd864, %rd82;
@%p9 bra BB12_10;

ld.local.u64 %rd87, [%rd2];
cvta.to.global.u64 %rd88, %rd87;
mad.lo.s32 %r98, %r16, %r77, %r15;
mul.wide.u32 %rd89, %r98, 8;
add.s64 %rd90, %rd88, %rd89;
ld.global.u64 %rd864, [%rd90];

BB12_10:
selp.u16	%rs8, 1, 0, %p1;
cvt.s64.s32	%rd92, %r16;
mul.wide.s32 %rd93, %r16, 8;
mov.u64 %rd94, _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd13, %rd94, %rd93;
st.shared.u64 [%rd13], %rd10;
mov.u64 %rd95, _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd14, %rd95, %rd93;
st.shared.u64 [%rd14], %rd864;
mov.u64 %rd96, _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd15, %rd96, %rd92;
st.shared.u8 [%rd15], %rs8;
setp.lt.u32	%p2, %r17, %r75;
setp.ge.u32	%p11, %r17, %r75;
mov.u64 %rd863, %rd82;
@%p11 bra BB12_12;

cvta.to.global.u64 %rd97, %rd8;
mad.lo.s32 %r99, %r17, %r76, %r4;
mul.wide.u32 %rd98, %r99, 8;
add.s64 %rd99, %rd97, %rd98;
ld.global.u64 %rd863, [%rd99];

BB12_12:
mov.u64 %rd862, %rd82;
@%p11 bra BB12_14;

ld.local.u64 %rd101, [%rd2];
cvta.to.global.u64 %rd102, %rd101;
mad.lo.s32 %r100, %r17, %r77, %r15;
mul.wide.u32 %rd103, %r100, 8;
add.s64 %rd104, %rd102, %rd103;
ld.global.u64 %rd862, [%rd104];

BB12_14:
selp.u16	%rs9, 1, 0, %p2;
st.shared.u64 [%rd13+512], %rd863;
st.shared.u64 [%rd14+512], %rd862;
st.shared.u8 [%rd15+64], %rs9;
shl.b32 %r18, %r16, 1;
bar.sync 0;
mul.wide.u32 %rd105, %r18, 8;
add.s64 %rd107, %rd94, %rd105;
ld.shared.u64 %rd20, [%rd107+8];
ld.shared.u64 %rd21, [%rd107];
setp.le.s64	%p13, %rd21, %rd20;
@%p13 bra BB12_16;

cvt.u64.u32	%rd108, %r18;
add.s64 %rd110, %rd96, %rd108;
ld.shared.u8 %rs10, [%rd110];
mov.u32 %r662, 1;
setp.ne.s16	%p14, %rs10, 0;
@%p14 bra BB12_17;

BB12_16:
cvt.u64.u32	%rd111, %r18;
add.s64 %rd113, %rd96, %rd111;
ld.shared.u8 %rs11, [%rd113+1];
setp.eq.s16	%p15, %rs11, 0;
selp.u32	%r662, 1, 0, %p15;

BB12_17:
and.b32 %r107, %r16, 1;
setp.ne.s32	%p16, %r662, %r107;
@%p16 bra BB12_19;

add.s64 %rd116, %rd95, %rd105;
cvt.u64.u32	%rd117, %r18;
st.shared.u64 [%rd107], %rd20;
st.shared.u64 [%rd107+8], %rd21;
ld.shared.u64 %rd121, [%rd116];
ld.shared.u64 %rd122, [%rd116+8];
st.shared.u64 [%rd116], %rd122;
st.shared.u64 [%rd116+8], %rd121;
add.s64 %rd124, %rd96, %rd117;
ld.shared.u8 %rs12, [%rd124];
ld.shared.u8 %rs13, [%rd124+1];
st.shared.u8 [%rd124], %rs13;
st.shared.u8 [%rd124+1], %rs12;

BB12_19:
bar.sync 0;
sub.s32 %r23, %r18, %r107;
add.s32 %r113, %r23, 2;
mul.wide.u32 %rd125, %r113, 8;
add.s64 %rd127, %rd94, %rd125;
mul.wide.u32 %rd128, %r23, 8;
add.s64 %rd129, %rd94, %rd128;
ld.shared.u64 %rd22, [%rd127];
ld.shared.u64 %rd23, [%rd129];
setp.le.s64	%p17, %rd23, %rd22;
@%p17 bra BB12_21;

cvt.u64.u32	%rd130, %r23;
add.s64 %rd132, %rd96, %rd130;
ld.shared.u8 %rs14, [%rd132];
mov.u32 %r663, 1;
setp.ne.s16	%p18, %rs14, 0;
@%p18 bra BB12_22;

BB12_21:
cvt.u64.u32	%rd133, %r113;
add.s64 %rd135, %rd96, %rd133;
ld.shared.u8 %rs15, [%rd135];
setp.eq.s16	%p19, %rs15, 0;
selp.u32	%r663, 1, 0, %p19;

BB12_22:
bfe.u32 %r125, %r16, 1, 1;
setp.ne.s32	%p20, %r663, %r125;
@%p20 bra BB12_24;

add.s64 %rd138, %rd95, %rd128;
add.s64 %rd140, %rd95, %rd125;
cvt.u64.u32	%rd141, %r23;
st.shared.u64 [%rd129], %rd22;
cvt.u64.u32	%rd145, %r113;
st.shared.u64 [%rd127], %rd23;
ld.shared.u64 %rd148, [%rd138];
ld.shared.u64 %rd149, [%rd140];
st.shared.u64 [%rd138], %rd149;
st.shared.u64 [%rd140], %rd148;
add.s64 %rd151, %rd96, %rd141;
ld.shared.u8 %rs16, [%rd151];
add.s64 %rd152, %rd96, %rd145;
ld.shared.u8 %rs17, [%rd152];
st.shared.u8 [%rd151], %rs17;
st.shared.u8 [%rd152], %rs16;

BB12_24:
bar.sync 0;
ld.shared.u64 %rd24, [%rd107+8];
ld.shared.u64 %rd25, [%rd107];
setp.le.s64	%p21, %rd25, %rd24;
@%p21 bra BB12_26;

cvt.u64.u32	%rd156, %r18;
add.s64 %rd158, %rd96, %rd156;
ld.shared.u8 %rs18, [%rd158];
mov.u32 %r664, 1;
setp.ne.s16	%p22, %rs18, 0;
@%p22 bra BB12_27;

BB12_26:
cvt.u64.u32	%rd159, %r18;
add.s64 %rd161, %rd96, %rd159;
ld.shared.u8 %rs19, [%rd161+1];
setp.eq.s16	%p23, %rs19, 0;
selp.u32	%r664, 1, 0, %p23;

BB12_27:
bfe.u32 %r140, %r16, 1, 1;
setp.ne.s32	%p24, %r664, %r140;
@%p24 bra BB12_29;

cvt.u64.u32	%rd162, %r18;
st.shared.u64 [%rd107], %rd24;
st.shared.u64 [%rd107+8], %rd25;
add.s64 %rd167, %rd95, %rd105;
ld.shared.u64 %rd168, [%rd167];
ld.shared.u64 %rd169, [%rd167+8];
st.shared.u64 [%rd167], %rd169;
st.shared.u64 [%rd167+8], %rd168;
add.s64 %rd171, %rd96, %rd162;
ld.shared.u8 %rs20, [%rd171];
ld.shared.u8 %rs21, [%rd171+1];
st.shared.u8 [%rd171], %rs21;
st.shared.u8 [%rd171+1], %rs20;

BB12_29:
bar.sync 0;
and.b32 %r143, %r16, 3;
sub.s32 %r29, %r18, %r143;
add.s32 %r145, %r29, 4;
mul.wide.u32 %rd172, %r145, 8;
add.s64 %rd174, %rd94, %rd172;
mul.wide.u32 %rd175, %r29, 8;
add.s64 %rd176, %rd94, %rd175;
ld.shared.u64 %rd26, [%rd174];
ld.shared.u64 %rd27, [%rd176];
setp.le.s64	%p25, %rd27, %rd26;
@%p25 bra BB12_31;

cvt.u64.u32	%rd177, %r29;
add.s64 %rd179, %rd96, %rd177;
ld.shared.u8 %rs22, [%rd179];
mov.u32 %r665, 1;
setp.ne.s16	%p26, %rs22, 0;
@%p26 bra BB12_32;

BB12_31:
cvt.u64.u32	%rd180, %r145;
add.s64 %rd182, %rd96, %rd180;
ld.shared.u8 %rs23, [%rd182];
setp.eq.s16	%p27, %rs23, 0;
selp.u32	%r665, 1, 0, %p27;

BB12_32:
bfe.u32 %r157, %r16, 2, 1;
setp.ne.s32	%p28, %r665, %r157;
@%p28 bra BB12_34;

add.s64 %rd185, %rd95, %rd175;
add.s64 %rd187, %rd95, %rd172;
cvt.u64.u32	%rd188, %r29;
st.shared.u64 [%rd176], %rd26;
cvt.u64.u32	%rd192, %r145;
st.shared.u64 [%rd174], %rd27;
ld.shared.u64 %rd195, [%rd185];
ld.shared.u64 %rd196, [%rd187];
st.shared.u64 [%rd185], %rd196;
st.shared.u64 [%rd187], %rd195;
add.s64 %rd198, %rd96, %rd188;
ld.shared.u8 %rs24, [%rd198];
add.s64 %rd199, %rd96, %rd192;
ld.shared.u8 %rs25, [%rd199];
st.shared.u8 [%rd198], %rs25;
st.shared.u8 [%rd199], %rs24;

BB12_34:
bar.sync 0;
ld.shared.u64 %rd28, [%rd127];
ld.shared.u64 %rd29, [%rd129];
setp.le.s64	%p29, %rd29, %rd28;
@%p29 bra BB12_36;

cvt.u64.u32	%rd205, %r23;
add.s64 %rd207, %rd96, %rd205;
ld.shared.u8 %rs26, [%rd207];
mov.u32 %r666, 1;
setp.ne.s16	%p30, %rs26, 0;
@%p30 bra BB12_37;

BB12_36:
cvt.u64.u32	%rd208, %r113;
add.s64 %rd210, %rd96, %rd208;
ld.shared.u8 %rs27, [%rd210];
setp.eq.s16	%p31, %rs27, 0;
selp.u32	%r666, 1, 0, %p31;

BB12_37:
bfe.u32 %r180, %r16, 2, 1;
setp.ne.s32	%p32, %r666, %r180;
@%p32 bra BB12_39;

cvt.u64.u32	%rd211, %r23;
st.shared.u64 [%rd129], %rd28;
cvt.u64.u32	%rd215, %r113;
st.shared.u64 [%rd127], %rd29;
add.s64 %rd219, %rd95, %rd128;
ld.shared.u64 %rd220, [%rd219];
add.s64 %rd221, %rd95, %rd125;
ld.shared.u64 %rd222, [%rd221];
st.shared.u64 [%rd219], %rd222;
st.shared.u64 [%rd221], %rd220;
add.s64 %rd224, %rd96, %rd211;
ld.shared.u8 %rs28, [%rd224];
add.s64 %rd225, %rd96, %rd215;
ld.shared.u8 %rs29, [%rd225];
st.shared.u8 [%rd224], %rs29;
st.shared.u8 [%rd225], %rs28;

BB12_39:
bar.sync 0;
ld.shared.u64 %rd30, [%rd107+8];
ld.shared.u64 %rd31, [%rd107];
setp.le.s64	%p33, %rd31, %rd30;
@%p33 bra BB12_41;

cvt.u64.u32	%rd229, %r18;
add.s64 %rd231, %rd96, %rd229;
ld.shared.u8 %rs30, [%rd231];
mov.u32 %r667, 1;
setp.ne.s16	%p34, %rs30, 0;
@%p34 bra BB12_42;

BB12_41:
cvt.u64.u32	%rd232, %r18;
add.s64 %rd234, %rd96, %rd232;
ld.shared.u8 %rs31, [%rd234+1];
setp.eq.s16	%p35, %rs31, 0;
selp.u32	%r667, 1, 0, %p35;

BB12_42:
bfe.u32 %r194, %r16, 2, 1;
setp.ne.s32	%p36, %r667, %r194;
@%p36 bra BB12_44;

cvt.u64.u32	%rd235, %r18;
st.shared.u64 [%rd107], %rd30;
st.shared.u64 [%rd107+8], %rd31;
add.s64 %rd240, %rd95, %rd105;
ld.shared.u64 %rd241, [%rd240];
ld.shared.u64 %rd242, [%rd240+8];
st.shared.u64 [%rd240], %rd242;
st.shared.u64 [%rd240+8], %rd241;
add.s64 %rd244, %rd96, %rd235;
ld.shared.u8 %rs32, [%rd244];
ld.shared.u8 %rs33, [%rd244+1];
st.shared.u8 [%rd244], %rs33;
st.shared.u8 [%rd244+1], %rs32;

BB12_44:
bar.sync 0;
and.b32 %r197, %r16, 7;
sub.s32 %r37, %r18, %r197;
add.s32 %r199, %r37, 8;
mul.wide.u32 %rd245, %r199, 8;
add.s64 %rd247, %rd94, %rd245;
mul.wide.u32 %rd248, %r37, 8;
add.s64 %rd249, %rd94, %rd248;
ld.shared.u64 %rd32, [%rd247];
ld.shared.u64 %rd33, [%rd249];
setp.le.s64	%p37, %rd33, %rd32;
@%p37 bra BB12_46;

cvt.u64.u32	%rd250, %r37;
add.s64 %rd252, %rd96, %rd250;
ld.shared.u8 %rs34, [%rd252];
mov.u32 %r668, 1;
setp.ne.s16	%p38, %rs34, 0;
@%p38 bra BB12_47;

BB12_46:
cvt.u64.u32	%rd253, %r199;
add.s64 %rd255, %rd96, %rd253;
ld.shared.u8 %rs35, [%rd255];
setp.eq.s16	%p39, %rs35, 0;
selp.u32	%r668, 1, 0, %p39;

BB12_47:
bfe.u32 %r211, %r16, 3, 1;
setp.ne.s32	%p40, %r668, %r211;
@%p40 bra BB12_49;

add.s64 %rd258, %rd95, %rd248;
add.s64 %rd260, %rd95, %rd245;
cvt.u64.u32	%rd261, %r37;
st.shared.u64 [%rd249], %rd32;
cvt.u64.u32	%rd265, %r199;
st.shared.u64 [%rd247], %rd33;
ld.shared.u64 %rd268, [%rd258];
ld.shared.u64 %rd269, [%rd260];
st.shared.u64 [%rd258], %rd269;
st.shared.u64 [%rd260], %rd268;
add.s64 %rd271, %rd96, %rd261;
ld.shared.u8 %rs36, [%rd271];
add.s64 %rd272, %rd96, %rd265;
ld.shared.u8 %rs37, [%rd272];
st.shared.u8 [%rd271], %rs37;
st.shared.u8 [%rd272], %rs36;

BB12_49:
bar.sync 0;
ld.shared.u64 %rd34, [%rd174];
ld.shared.u64 %rd35, [%rd176];
setp.le.s64	%p41, %rd35, %rd34;
@%p41 bra BB12_51;

cvt.u64.u32	%rd278, %r29;
add.s64 %rd280, %rd96, %rd278;
ld.shared.u8 %rs38, [%rd280];
mov.u32 %r669, 1;
setp.ne.s16	%p42, %rs38, 0;
@%p42 bra BB12_52;

BB12_51:
cvt.u64.u32	%rd281, %r145;
add.s64 %rd283, %rd96, %rd281;
ld.shared.u8 %rs39, [%rd283];
setp.eq.s16	%p43, %rs39, 0;
selp.u32	%r669, 1, 0, %p43;

BB12_52:
bfe.u32 %r234, %r16, 3, 1;
setp.ne.s32	%p44, %r669, %r234;
@%p44 bra BB12_54;

cvt.u64.u32	%rd284, %r29;
st.shared.u64 [%rd176], %rd34;
cvt.u64.u32	%rd288, %r145;
st.shared.u64 [%rd174], %rd35;
add.s64 %rd292, %rd95, %rd175;
ld.shared.u64 %rd293, [%rd292];
add.s64 %rd294, %rd95, %rd172;
ld.shared.u64 %rd295, [%rd294];
st.shared.u64 [%rd292], %rd295;
st.shared.u64 [%rd294], %rd293;
add.s64 %rd297, %rd96, %rd284;
ld.shared.u8 %rs40, [%rd297];
add.s64 %rd298, %rd96, %rd288;
ld.shared.u8 %rs41, [%rd298];
st.shared.u8 [%rd297], %rs41;
st.shared.u8 [%rd298], %rs40;

BB12_54:
bar.sync 0;
ld.shared.u64 %rd36, [%rd127];
ld.shared.u64 %rd37, [%rd129];
setp.le.s64	%p45, %rd37, %rd36;
@%p45 bra BB12_56;

cvt.u64.u32	%rd304, %r23;
add.s64 %rd306, %rd96, %rd304;
ld.shared.u8 %rs42, [%rd306];
mov.u32 %r670, 1;
setp.ne.s16	%p46, %rs42, 0;
@%p46 bra BB12_57;

BB12_56:
cvt.u64.u32	%rd307, %r113;
add.s64 %rd309, %rd96, %rd307;
ld.shared.u8 %rs43, [%rd309];
setp.eq.s16	%p47, %rs43, 0;
selp.u32	%r670, 1, 0, %p47;

BB12_57:
bfe.u32 %r256, %r16, 3, 1;
setp.ne.s32	%p48, %r670, %r256;
@%p48 bra BB12_59;

mul.wide.u32 %rd857, %r23, 8;
cvt.u64.u32	%rd310, %r23;
st.shared.u64 [%rd129], %rd36;
cvt.u64.u32	%rd314, %r113;
st.shared.u64 [%rd127], %rd37;
add.s64 %rd318, %rd95, %rd857;
ld.shared.u64 %rd319, [%rd318];
add.s64 %rd320, %rd95, %rd125;
ld.shared.u64 %rd321, [%rd320];
st.shared.u64 [%rd318], %rd321;
st.shared.u64 [%rd320], %rd319;
add.s64 %rd323, %rd96, %rd310;
ld.shared.u8 %rs44, [%rd323];
add.s64 %rd324, %rd96, %rd314;
ld.shared.u8 %rs45, [%rd324];
st.shared.u8 [%rd323], %rs45;
st.shared.u8 [%rd324], %rs44;

BB12_59:
bar.sync 0;
ld.shared.u64 %rd38, [%rd107+8];
ld.shared.u64 %rd39, [%rd107];
setp.le.s64	%p49, %rd39, %rd38;
@%p49 bra BB12_61;

cvt.u64.u32	%rd328, %r18;
add.s64 %rd330, %rd96, %rd328;
ld.shared.u8 %rs46, [%rd330];
mov.u32 %r671, 1;
setp.ne.s16	%p50, %rs46, 0;
@%p50 bra BB12_62;

BB12_61:
cvt.u64.u32	%rd331, %r18;
add.s64 %rd333, %rd96, %rd331;
ld.shared.u8 %rs47, [%rd333+1];
setp.eq.s16	%p51, %rs47, 0;
selp.u32	%r671, 1, 0, %p51;

BB12_62:
bfe.u32 %r270, %r16, 3, 1;
setp.ne.s32	%p52, %r671, %r270;
@%p52 bra BB12_64;

mul.wide.u32 %rd856, %r18, 8;
cvt.u64.u32	%rd334, %r18;
st.shared.u64 [%rd107], %rd38;
st.shared.u64 [%rd107+8], %rd39;
add.s64 %rd339, %rd95, %rd856;
ld.shared.u64 %rd340, [%rd339];
ld.shared.u64 %rd341, [%rd339+8];
st.shared.u64 [%rd339], %rd341;
st.shared.u64 [%rd339+8], %rd340;
add.s64 %rd343, %rd96, %rd334;
ld.shared.u8 %rs48, [%rd343];
ld.shared.u8 %rs49, [%rd343+1];
st.shared.u8 [%rd343], %rs49;
st.shared.u8 [%rd343+1], %rs48;

BB12_64:
bar.sync 0;
and.b32 %r273, %r16, 15;
sub.s32 %r47, %r18, %r273;
add.s32 %r275, %r47, 16;
mul.wide.u32 %rd344, %r275, 8;
add.s64 %rd346, %rd94, %rd344;
mul.wide.u32 %rd347, %r47, 8;
add.s64 %rd348, %rd94, %rd347;
ld.shared.u64 %rd40, [%rd346];
ld.shared.u64 %rd41, [%rd348];
setp.le.s64	%p53, %rd41, %rd40;
@%p53 bra BB12_66;

cvt.u64.u32	%rd349, %r47;
add.s64 %rd351, %rd96, %rd349;
ld.shared.u8 %rs50, [%rd351];
mov.u32 %r672, 1;
setp.ne.s16	%p54, %rs50, 0;
@%p54 bra BB12_67;

BB12_66:
cvt.u64.u32	%rd352, %r275;
add.s64 %rd354, %rd96, %rd352;
ld.shared.u8 %rs51, [%rd354];
setp.eq.s16	%p55, %rs51, 0;
selp.u32	%r672, 1, 0, %p55;

BB12_67:
bfe.u32 %r287, %r16, 4, 1;
setp.ne.s32	%p56, %r672, %r287;
@%p56 bra BB12_69;

mul.wide.u32 %rd855, %r47, 8;
add.s64 %rd357, %rd95, %rd855;
add.s64 %rd359, %rd95, %rd344;
cvt.u64.u32	%rd360, %r47;
st.shared.u64 [%rd348], %rd40;
cvt.u64.u32	%rd364, %r275;
st.shared.u64 [%rd346], %rd41;
ld.shared.u64 %rd367, [%rd357];
ld.shared.u64 %rd368, [%rd359];
st.shared.u64 [%rd357], %rd368;
st.shared.u64 [%rd359], %rd367;
add.s64 %rd370, %rd96, %rd360;
ld.shared.u8 %rs52, [%rd370];
add.s64 %rd371, %rd96, %rd364;
ld.shared.u8 %rs53, [%rd371];
st.shared.u8 [%rd370], %rs53;
st.shared.u8 [%rd371], %rs52;

BB12_69:
bar.sync 0;
ld.shared.u64 %rd42, [%rd247];
ld.shared.u64 %rd43, [%rd249];
setp.le.s64	%p57, %rd43, %rd42;
@%p57 bra BB12_71;

cvt.u64.u32	%rd377, %r37;
add.s64 %rd379, %rd96, %rd377;
ld.shared.u8 %rs54, [%rd379];
mov.u32 %r673, 1;
setp.ne.s16	%p58, %rs54, 0;
@%p58 bra BB12_72;

BB12_71:
cvt.u64.u32	%rd380, %r199;
add.s64 %rd382, %rd96, %rd380;
ld.shared.u8 %rs55, [%rd382];
setp.eq.s16	%p59, %rs55, 0;
selp.u32	%r673, 1, 0, %p59;

BB12_72:
bfe.u32 %r310, %r16, 4, 1;
setp.ne.s32	%p60, %r673, %r310;
@%p60 bra BB12_74;

mul.wide.u32 %rd854, %r37, 8;
cvt.u64.u32	%rd383, %r37;
st.shared.u64 [%rd249], %rd42;
cvt.u64.u32	%rd387, %r199;
st.shared.u64 [%rd247], %rd43;
add.s64 %rd391, %rd95, %rd854;
ld.shared.u64 %rd392, [%rd391];
add.s64 %rd393, %rd95, %rd245;
ld.shared.u64 %rd394, [%rd393];
st.shared.u64 [%rd391], %rd394;
st.shared.u64 [%rd393], %rd392;
add.s64 %rd396, %rd96, %rd383;
ld.shared.u8 %rs56, [%rd396];
add.s64 %rd397, %rd96, %rd387;
ld.shared.u8 %rs57, [%rd397];
st.shared.u8 [%rd396], %rs57;
st.shared.u8 [%rd397], %rs56;

BB12_74:
bar.sync 0;
ld.shared.u64 %rd44, [%rd174];
ld.shared.u64 %rd45, [%rd176];
setp.le.s64	%p61, %rd45, %rd44;
@%p61 bra BB12_76;

cvt.u64.u32	%rd403, %r29;
add.s64 %rd405, %rd96, %rd403;
ld.shared.u8 %rs58, [%rd405];
mov.u32 %r674, 1;
setp.ne.s16	%p62, %rs58, 0;
@%p62 bra BB12_77;

BB12_76:
add.s32 %r654, %r29, 4;
cvt.u64.u32	%rd406, %r654;
add.s64 %rd408, %rd96, %rd406;
ld.shared.u8 %rs59, [%rd408];
setp.eq.s16	%p63, %rs59, 0;
selp.u32	%r674, 1, 0, %p63;

BB12_77:
bfe.u32 %r332, %r16, 4, 1;
setp.ne.s32	%p64, %r674, %r332;
@%p64 bra BB12_79;

add.s32 %r657, %r29, 4;
mul.wide.u32 %rd853, %r657, 8;
mul.wide.u32 %rd852, %r29, 8;
cvt.u64.u32	%rd409, %r29;
st.shared.u64 [%rd176], %rd44;
cvt.u64.u32	%rd413, %r657;
st.shared.u64 [%rd174], %rd45;
add.s64 %rd417, %rd95, %rd852;
ld.shared.u64 %rd418, [%rd417];
add.s64 %rd419, %rd95, %rd853;
ld.shared.u64 %rd420, [%rd419];
st.shared.u64 [%rd417], %rd420;
st.shared.u64 [%rd419], %rd418;
add.s64 %rd422, %rd96, %rd409;
ld.shared.u8 %rs60, [%rd422];
add.s64 %rd423, %rd96, %rd413;
ld.shared.u8 %rs61, [%rd423];
st.shared.u8 [%rd422], %rs61;
st.shared.u8 [%rd423], %rs60;

BB12_79:
bar.sync 0;
ld.shared.u64 %rd46, [%rd127];
ld.shared.u64 %rd47, [%rd129];
setp.le.s64	%p65, %rd47, %rd46;
@%p65 bra BB12_81;

cvt.u64.u32	%rd429, %r23;
add.s64 %rd431, %rd96, %rd429;
ld.shared.u8 %rs62, [%rd431];
mov.u32 %r675, 1;
setp.ne.s16	%p66, %rs62, 0;
@%p66 bra BB12_82;

BB12_81:
add.s32 %r655, %r23, 2;
cvt.u64.u32	%rd432, %r655;
add.s64 %rd434, %rd96, %rd432;
ld.shared.u8 %rs63, [%rd434];
setp.eq.s16	%p67, %rs63, 0;
selp.u32	%r675, 1, 0, %p67;

BB12_82:
bfe.u32 %r354, %r16, 4, 1;
setp.ne.s32	%p68, %r675, %r354;
@%p68 bra BB12_84;

mul.wide.u32 %rd851, %r23, 8;
add.s32 %r656, %r23, 2;
cvt.u64.u32	%rd435, %r23;
st.shared.u64 [%rd129], %rd46;
cvt.u64.u32	%rd439, %r656;
st.shared.u64 [%rd127], %rd47;
add.s64 %rd443, %rd95, %rd851;
ld.shared.u64 %rd444, [%rd443];
add.s64 %rd445, %rd95, %rd125;
ld.shared.u64 %rd446, [%rd445];
st.shared.u64 [%rd443], %rd446;
st.shared.u64 [%rd445], %rd444;
add.s64 %rd448, %rd96, %rd435;
ld.shared.u8 %rs64, [%rd448];
add.s64 %rd449, %rd96, %rd439;
ld.shared.u8 %rs65, [%rd449];
st.shared.u8 [%rd448], %rs65;
st.shared.u8 [%rd449], %rs64;

BB12_84:
bar.sync 0;
ld.shared.u64 %rd48, [%rd107+8];
ld.shared.u64 %rd49, [%rd107];
setp.le.s64	%p69, %rd49, %rd48;
@%p69 bra BB12_86;

cvt.u64.u32	%rd453, %r18;
add.s64 %rd455, %rd96, %rd453;
ld.shared.u8 %rs66, [%rd455];
mov.u32 %r676, 1;
setp.ne.s16	%p70, %rs66, 0;
@%p70 bra BB12_87;

BB12_86:
cvt.u64.u32	%rd456, %r18;
add.s64 %rd458, %rd96, %rd456;
ld.shared.u8 %rs67, [%rd458+1];
setp.eq.s16	%p71, %rs67, 0;
selp.u32	%r676, 1, 0, %p71;

BB12_87:
bfe.u32 %r368, %r16, 4, 1;
setp.ne.s32	%p72, %r676, %r368;
@%p72 bra BB12_89;

mul.wide.u32 %rd850, %r18, 8;
cvt.u64.u32	%rd459, %r18;
st.shared.u64 [%rd107], %rd48;
st.shared.u64 [%rd107+8], %rd49;
add.s64 %rd464, %rd95, %rd850;
ld.shared.u64 %rd465, [%rd464];
ld.shared.u64 %rd466, [%rd464+8];
st.shared.u64 [%rd464], %rd466;
st.shared.u64 [%rd464+8], %rd465;
add.s64 %rd468, %rd96, %rd459;
ld.shared.u8 %rs68, [%rd468];
ld.shared.u8 %rs69, [%rd468+1];
st.shared.u8 [%rd468], %rs69;
st.shared.u8 [%rd468+1], %rs68;

BB12_89:
bar.sync 0;
and.b32 %r371, %r16, 31;
sub.s32 %r59, %r18, %r371;
add.s32 %r373, %r59, 32;
mul.wide.u32 %rd469, %r373, 8;
add.s64 %rd471, %rd94, %rd469;
mul.wide.u32 %rd472, %r59, 8;
add.s64 %rd473, %rd94, %rd472;
ld.shared.u64 %rd50, [%rd471];
ld.shared.u64 %rd51, [%rd473];
setp.le.s64	%p73, %rd51, %rd50;
@%p73 bra BB12_91;

cvt.u64.u32	%rd474, %r59;
add.s64 %rd476, %rd96, %rd474;
ld.shared.u8 %rs70, [%rd476];
mov.u32 %r677, 1;
setp.ne.s16	%p74, %rs70, 0;
@%p74 bra BB12_92;

BB12_91:
cvt.u64.u32	%rd477, %r373;
add.s64 %rd479, %rd96, %rd477;
ld.shared.u8 %rs71, [%rd479];
setp.eq.s16	%p75, %rs71, 0;
selp.u32	%r677, 1, 0, %p75;

BB12_92:
bfe.u32 %r385, %r16, 5, 1;
setp.ne.s32	%p76, %r677, %r385;
@%p76 bra BB12_94;

mul.wide.u32 %rd845, %r59, 8;
add.s64 %rd482, %rd95, %rd845;
add.s64 %rd484, %rd95, %rd469;
cvt.u64.u32	%rd485, %r59;
st.shared.u64 [%rd473], %rd50;
cvt.u64.u32	%rd489, %r373;
st.shared.u64 [%rd471], %rd51;
ld.shared.u64 %rd492, [%rd482];
ld.shared.u64 %rd493, [%rd484];
st.shared.u64 [%rd482], %rd493;
st.shared.u64 [%rd484], %rd492;
add.s64 %rd495, %rd96, %rd485;
ld.shared.u8 %rs72, [%rd495];
add.s64 %rd496, %rd96, %rd489;
ld.shared.u8 %rs73, [%rd496];
st.shared.u8 [%rd495], %rs73;
st.shared.u8 [%rd496], %rs72;

BB12_94:
bar.sync 0;
ld.shared.u64 %rd52, [%rd346];
ld.shared.u64 %rd53, [%rd348];
setp.le.s64	%p77, %rd53, %rd52;
@%p77 bra BB12_96;

cvt.u64.u32	%rd502, %r47;
add.s64 %rd504, %rd96, %rd502;
ld.shared.u8 %rs74, [%rd504];
mov.u32 %r678, 1;
setp.ne.s16	%p78, %rs74, 0;
@%p78 bra BB12_97;

BB12_96:
add.s32 %r641, %r47, 16;
cvt.u64.u32	%rd505, %r641;
add.s64 %rd507, %rd96, %rd505;
ld.shared.u8 %rs75, [%rd507];
setp.eq.s16	%p79, %rs75, 0;
selp.u32	%r678, 1, 0, %p79;

BB12_97:
bfe.u32 %r408, %r16, 5, 1;
setp.ne.s32	%p80, %r678, %r408;
@%p80 bra BB12_99;

add.s32 %r652, %r47, 16;
mul.wide.u32 %rd846, %r652, 8;
mul.wide.u32 %rd844, %r47, 8;
add.s32 %r649, %r47, 16;
cvt.u64.u32	%rd508, %r47;
st.shared.u64 [%rd348], %rd52;
cvt.u64.u32	%rd512, %r649;
st.shared.u64 [%rd346], %rd53;
add.s64 %rd516, %rd95, %rd844;
ld.shared.u64 %rd517, [%rd516];
add.s64 %rd518, %rd95, %rd846;
ld.shared.u64 %rd519, [%rd518];
st.shared.u64 [%rd516], %rd519;
st.shared.u64 [%rd518], %rd517;
add.s64 %rd521, %rd96, %rd508;
ld.shared.u8 %rs76, [%rd521];
add.s64 %rd522, %rd96, %rd512;
ld.shared.u8 %rs77, [%rd522];
st.shared.u8 [%rd521], %rs77;
st.shared.u8 [%rd522], %rs76;

BB12_99:
bar.sync 0;
ld.shared.u64 %rd54, [%rd247];
ld.shared.u64 %rd55, [%rd249];
setp.le.s64	%p81, %rd55, %rd54;
@%p81 bra BB12_101;

cvt.u64.u32	%rd528, %r37;
add.s64 %rd530, %rd96, %rd528;
ld.shared.u8 %rs78, [%rd530];
mov.u32 %r679, 1;
setp.ne.s16	%p82, %rs78, 0;
@%p82 bra BB12_102;

BB12_101:
add.s32 %r642, %r37, 8;
cvt.u64.u32	%rd531, %r642;
add.s64 %rd533, %rd96, %rd531;
ld.shared.u8 %rs79, [%rd533];
setp.eq.s16	%p83, %rs79, 0;
selp.u32	%r679, 1, 0, %p83;

BB12_102:
bfe.u32 %r430, %r16, 5, 1;
setp.ne.s32	%p84, %r679, %r430;
@%p84 bra BB12_104;

add.s32 %r648, %r37, 8;
mul.wide.u32 %rd843, %r648, 8;
mul.wide.u32 %rd842, %r37, 8;
cvt.u64.u32	%rd534, %r37;
st.shared.u64 [%rd249], %rd54;
cvt.u64.u32	%rd538, %r648;
st.shared.u64 [%rd247], %rd55;
add.s64 %rd542, %rd95, %rd842;
ld.shared.u64 %rd543, [%rd542];
add.s64 %rd544, %rd95, %rd843;
ld.shared.u64 %rd545, [%rd544];
st.shared.u64 [%rd542], %rd545;
st.shared.u64 [%rd544], %rd543;
add.s64 %rd547, %rd96, %rd534;
ld.shared.u8 %rs80, [%rd547];
add.s64 %rd548, %rd96, %rd538;
ld.shared.u8 %rs81, [%rd548];
st.shared.u8 [%rd547], %rs81;
st.shared.u8 [%rd548], %rs80;

BB12_104:
bar.sync 0;
ld.shared.u64 %rd56, [%rd174];
ld.shared.u64 %rd57, [%rd176];
setp.le.s64	%p85, %rd57, %rd56;
@%p85 bra BB12_106;

cvt.u64.u32	%rd554, %r29;
add.s64 %rd556, %rd96, %rd554;
ld.shared.u8 %rs82, [%rd556];
mov.u32 %r680, 1;
setp.ne.s16	%p86, %rs82, 0;
@%p86 bra BB12_107;

BB12_106:
add.s32 %r643, %r29, 4;
cvt.u64.u32	%rd557, %r643;
add.s64 %rd559, %rd96, %rd557;
ld.shared.u8 %rs83, [%rd559];
setp.eq.s16	%p87, %rs83, 0;
selp.u32	%r680, 1, 0, %p87;

BB12_107:
bfe.u32 %r452, %r16, 5, 1;
setp.ne.s32	%p88, %r680, %r452;
@%p88 bra BB12_109;

add.s32 %r647, %r29, 4;
mul.wide.u32 %rd841, %r647, 8;
mul.wide.u32 %rd840, %r29, 8;
cvt.u64.u32	%rd560, %r29;
st.shared.u64 [%rd176], %rd56;
cvt.u64.u32	%rd564, %r647;
st.shared.u64 [%rd174], %rd57;
add.s64 %rd568, %rd95, %rd840;
ld.shared.u64 %rd569, [%rd568];
add.s64 %rd570, %rd95, %rd841;
ld.shared.u64 %rd571, [%rd570];
st.shared.u64 [%rd568], %rd571;
st.shared.u64 [%rd570], %rd569;
add.s64 %rd573, %rd96, %rd560;
ld.shared.u8 %rs84, [%rd573];
add.s64 %rd574, %rd96, %rd564;
ld.shared.u8 %rs85, [%rd574];
st.shared.u8 [%rd573], %rs85;
st.shared.u8 [%rd574], %rs84;

BB12_109:
bar.sync 0;
ld.shared.u64 %rd58, [%rd127];
ld.shared.u64 %rd59, [%rd129];
setp.le.s64	%p89, %rd59, %rd58;
@%p89 bra BB12_111;

cvt.u64.u32	%rd580, %r23;
add.s64 %rd582, %rd96, %rd580;
ld.shared.u8 %rs86, [%rd582];
mov.u32 %r681, 1;
setp.ne.s16	%p90, %rs86, 0;
@%p90 bra BB12_112;

BB12_111:
add.s32 %r644, %r23, 2;
cvt.u64.u32	%rd583, %r644;
add.s64 %rd585, %rd96, %rd583;
ld.shared.u8 %rs87, [%rd585];
setp.eq.s16	%p91, %rs87, 0;
selp.u32	%r681, 1, 0, %p91;

BB12_112:
bfe.u32 %r474, %r16, 5, 1;
setp.ne.s32	%p92, %r681, %r474;
@%p92 bra BB12_114;

add.s32 %r646, %r23, 2;
mul.wide.u32 %rd839, %r646, 8;
mul.wide.u32 %rd838, %r23, 8;
cvt.u64.u32	%rd586, %r23;
st.shared.u64 [%rd129], %rd58;
cvt.u64.u32	%rd590, %r646;
st.shared.u64 [%rd127], %rd59;
add.s64 %rd594, %rd95, %rd838;
ld.shared.u64 %rd595, [%rd594];
add.s64 %rd596, %rd95, %rd839;
ld.shared.u64 %rd597, [%rd596];
st.shared.u64 [%rd594], %rd597;
st.shared.u64 [%rd596], %rd595;
add.s64 %rd599, %rd96, %rd586;
ld.shared.u8 %rs88, [%rd599];
add.s64 %rd600, %rd96, %rd590;
ld.shared.u8 %rs89, [%rd600];
st.shared.u8 [%rd599], %rs89;
st.shared.u8 [%rd600], %rs88;

BB12_114:
bar.sync 0;
ld.shared.u64 %rd60, [%rd107+8];
ld.shared.u64 %rd61, [%rd107];
setp.le.s64	%p93, %rd61, %rd60;
@%p93 bra BB12_116;

cvt.u64.u32	%rd604, %r18;
add.s64 %rd606, %rd96, %rd604;
ld.shared.u8 %rs90, [%rd606];
mov.u32 %r682, 1;
setp.ne.s16	%p94, %rs90, 0;
@%p94 bra BB12_117;

BB12_116:
cvt.u64.u32	%rd607, %r18;
add.s64 %rd609, %rd96, %rd607;
ld.shared.u8 %rs91, [%rd609+1];
setp.eq.s16	%p95, %rs91, 0;
selp.u32	%r682, 1, 0, %p95;

BB12_117:
bfe.u32 %r488, %r16, 5, 1;
setp.ne.s32	%p96, %r682, %r488;
@%p96 bra BB12_119;

mul.wide.u32 %rd837, %r18, 8;
cvt.u64.u32	%rd610, %r18;
st.shared.u64 [%rd107], %rd60;
st.shared.u64 [%rd107+8], %rd61;
add.s64 %rd615, %rd95, %rd837;
ld.shared.u64 %rd616, [%rd615];
ld.shared.u64 %rd617, [%rd615+8];
st.shared.u64 [%rd615], %rd617;
st.shared.u64 [%rd615+8], %rd616;
add.s64 %rd619, %rd96, %rd610;
ld.shared.u8 %rs92, [%rd619];
ld.shared.u8 %rs93, [%rd619+1];
st.shared.u8 [%rd619], %rs93;
st.shared.u8 [%rd619+1], %rs92;

BB12_119:
bar.sync 0;
mov.u64 %rd836, _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r491, %r16, 63;
sub.s32 %r492, %r18, %r491;
add.s32 %r493, %r492, 64;
mul.wide.u32 %rd620, %r493, 8;
add.s64 %rd622, %rd836, %rd620;
mul.wide.u32 %rd623, %r492, 8;
add.s64 %rd624, %rd836, %rd623;
ld.shared.u64 %rd62, [%rd622];
ld.shared.u64 %rd63, [%rd624];
setp.le.s64	%p97, %rd63, %rd62;
@%p97 bra BB12_121;

cvt.u64.u32	%rd625, %r492;
add.s64 %rd627, %rd96, %rd625;
ld.shared.u8 %rs94, [%rd627];
setp.ne.s16	%p98, %rs94, 0;
@%p98 bra BB12_123;

BB12_121:
add.s32 %r653, %r492, 64;
cvt.u64.u32	%rd628, %r653;
add.s64 %rd630, %rd96, %rd628;
ld.shared.u8 %rs1, [%rd630];
setp.eq.s16	%p99, %rs1, 0;
@%p99 bra BB12_123;

mul.wide.u32 %rd849, %r492, 8;
mov.u64 %rd848, _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd847, %rd848, %rd849;
mul.wide.u32 %rd824, %r493, 8;
mul.wide.u32 %rd823, %r492, 8;
cvt.u64.u32	%rd631, %r492;
st.shared.u64 [%rd847], %rd62;
st.shared.u64 [%rd622], %rd63;
add.s64 %rd639, %rd95, %rd823;
ld.shared.u64 %rd640, [%rd639];
add.s64 %rd641, %rd95, %rd824;
ld.shared.u64 %rd642, [%rd641];
st.shared.u64 [%rd639], %rd642;
st.shared.u64 [%rd641], %rd640;
add.s64 %rd644, %rd96, %rd631;
ld.shared.u8 %rs95, [%rd644];
st.shared.u8 [%rd644], %rs1;
st.shared.u8 [%rd630], %rs95;

BB12_123:
bar.sync 0;
ld.shared.u64 %rd64, [%rd471];
ld.shared.u64 %rd65, [%rd473];
setp.le.s64	%p100, %rd65, %rd64;
@%p100 bra BB12_125;

cvt.u64.u32	%rd651, %r59;
add.s64 %rd653, %rd96, %rd651;
ld.shared.u8 %rs96, [%rd653];
setp.ne.s16	%p101, %rs96, 0;
@%p101 bra BB12_127;

BB12_125:
add.s32 %r621, %r59, 32;
cvt.u64.u32	%rd654, %r621;
add.s64 %rd656, %rd96, %rd654;
ld.shared.u8 %rs2, [%rd656];
setp.eq.s16	%p102, %rs2, 0;
@%p102 bra BB12_127;

add.s32 %r622, %r59, 32;
mul.wide.u32 %rd826, %r622, 8;
mul.wide.u32 %rd825, %r59, 8;
cvt.u64.u32	%rd657, %r59;
st.shared.u64 [%rd473], %rd64;
st.shared.u64 [%rd471], %rd65;
add.s64 %rd665, %rd95, %rd825;
ld.shared.u64 %rd666, [%rd665];
add.s64 %rd667, %rd95, %rd826;
ld.shared.u64 %rd668, [%rd667];
st.shared.u64 [%rd665], %rd668;
st.shared.u64 [%rd667], %rd666;
add.s64 %rd670, %rd96, %rd657;
ld.shared.u8 %rs97, [%rd670];
st.shared.u8 [%rd670], %rs2;
st.shared.u8 [%rd656], %rs97;

BB12_127:
bar.sync 0;
ld.shared.u64 %rd66, [%rd346];
ld.shared.u64 %rd67, [%rd348];
setp.le.s64	%p103, %rd67, %rd66;
@%p103 bra BB12_129;

cvt.u64.u32	%rd677, %r47;
add.s64 %rd679, %rd96, %rd677;
ld.shared.u8 %rs98, [%rd679];
setp.ne.s16	%p104, %rs98, 0;
@%p104 bra BB12_131;

BB12_129:
add.s32 %r623, %r47, 16;
cvt.u64.u32	%rd680, %r623;
add.s64 %rd682, %rd96, %rd680;
ld.shared.u8 %rs3, [%rd682];
setp.eq.s16	%p105, %rs3, 0;
@%p105 bra BB12_131;

add.s32 %r624, %r47, 16;
mul.wide.u32 %rd828, %r624, 8;
mul.wide.u32 %rd827, %r47, 8;
cvt.u64.u32	%rd683, %r47;
st.shared.u64 [%rd348], %rd66;
st.shared.u64 [%rd346], %rd67;
add.s64 %rd691, %rd95, %rd827;
ld.shared.u64 %rd692, [%rd691];
add.s64 %rd693, %rd95, %rd828;
ld.shared.u64 %rd694, [%rd693];
st.shared.u64 [%rd691], %rd694;
st.shared.u64 [%rd693], %rd692;
add.s64 %rd696, %rd96, %rd683;
ld.shared.u8 %rs99, [%rd696];
st.shared.u8 [%rd696], %rs3;
st.shared.u8 [%rd682], %rs99;

BB12_131:
bar.sync 0;
ld.shared.u64 %rd68, [%rd247];
ld.shared.u64 %rd69, [%rd249];
setp.le.s64	%p106, %rd69, %rd68;
@%p106 bra BB12_133;

cvt.u64.u32	%rd703, %r37;
add.s64 %rd705, %rd96, %rd703;
ld.shared.u8 %rs100, [%rd705];
setp.ne.s16	%p107, %rs100, 0;
@%p107 bra BB12_135;

BB12_133:
add.s32 %r625, %r37, 8;
cvt.u64.u32	%rd706, %r625;
add.s64 %rd708, %rd96, %rd706;
ld.shared.u8 %rs4, [%rd708];
setp.eq.s16	%p108, %rs4, 0;
@%p108 bra BB12_135;

add.s32 %r626, %r37, 8;
mul.wide.u32 %rd830, %r626, 8;
mul.wide.u32 %rd829, %r37, 8;
cvt.u64.u32	%rd709, %r37;
st.shared.u64 [%rd249], %rd68;
st.shared.u64 [%rd247], %rd69;
add.s64 %rd717, %rd95, %rd829;
ld.shared.u64 %rd718, [%rd717];
add.s64 %rd719, %rd95, %rd830;
ld.shared.u64 %rd720, [%rd719];
st.shared.u64 [%rd717], %rd720;
st.shared.u64 [%rd719], %rd718;
add.s64 %rd722, %rd96, %rd709;
ld.shared.u8 %rs101, [%rd722];
st.shared.u8 [%rd722], %rs4;
st.shared.u8 [%rd708], %rs101;

BB12_135:
bar.sync 0;
ld.shared.u64 %rd70, [%rd174];
ld.shared.u64 %rd71, [%rd176];
setp.le.s64	%p109, %rd71, %rd70;
@%p109 bra BB12_137;

cvt.u64.u32	%rd729, %r29;
add.s64 %rd731, %rd96, %rd729;
ld.shared.u8 %rs102, [%rd731];
setp.ne.s16	%p110, %rs102, 0;
@%p110 bra BB12_139;

BB12_137:
add.s32 %r627, %r29, 4;
cvt.u64.u32	%rd732, %r627;
add.s64 %rd734, %rd96, %rd732;
ld.shared.u8 %rs5, [%rd734];
setp.eq.s16	%p111, %rs5, 0;
@%p111 bra BB12_139;

add.s32 %r628, %r29, 4;
mul.wide.u32 %rd832, %r628, 8;
mul.wide.u32 %rd831, %r29, 8;
cvt.u64.u32	%rd735, %r29;
st.shared.u64 [%rd176], %rd70;
st.shared.u64 [%rd174], %rd71;
add.s64 %rd743, %rd95, %rd831;
ld.shared.u64 %rd744, [%rd743];
add.s64 %rd745, %rd95, %rd832;
ld.shared.u64 %rd746, [%rd745];
st.shared.u64 [%rd743], %rd746;
st.shared.u64 [%rd745], %rd744;
add.s64 %rd748, %rd96, %rd735;
ld.shared.u8 %rs103, [%rd748];
st.shared.u8 [%rd748], %rs5;
st.shared.u8 [%rd734], %rs103;

BB12_139:
bar.sync 0;
ld.shared.u64 %rd72, [%rd127];
ld.shared.u64 %rd73, [%rd129];
setp.le.s64	%p112, %rd73, %rd72;
@%p112 bra BB12_141;

cvt.u64.u32	%rd755, %r23;
add.s64 %rd757, %rd96, %rd755;
ld.shared.u8 %rs104, [%rd757];
setp.ne.s16	%p113, %rs104, 0;
@%p113 bra BB12_143;

BB12_141:
add.s32 %r629, %r23, 2;
cvt.u64.u32	%rd758, %r629;
add.s64 %rd760, %rd96, %rd758;
ld.shared.u8 %rs6, [%rd760];
setp.eq.s16	%p114, %rs6, 0;
@%p114 bra BB12_143;

add.s32 %r630, %r23, 2;
mul.wide.u32 %rd834, %r630, 8;
mul.wide.u32 %rd833, %r23, 8;
cvt.u64.u32	%rd761, %r23;
st.shared.u64 [%rd129], %rd72;
st.shared.u64 [%rd127], %rd73;
add.s64 %rd769, %rd95, %rd833;
ld.shared.u64 %rd770, [%rd769];
add.s64 %rd771, %rd95, %rd834;
ld.shared.u64 %rd772, [%rd771];
st.shared.u64 [%rd769], %rd772;
st.shared.u64 [%rd771], %rd770;
add.s64 %rd774, %rd96, %rd761;
ld.shared.u8 %rs105, [%rd774];
st.shared.u8 [%rd774], %rs6;
st.shared.u8 [%rd760], %rs105;

BB12_143:
bar.sync 0;
ld.shared.u64 %rd74, [%rd107+8];
ld.shared.u64 %rd75, [%rd107];
setp.le.s64	%p115, %rd75, %rd74;
@%p115 bra BB12_145;

cvt.u64.u32	%rd779, %r18;
add.s64 %rd781, %rd96, %rd779;
ld.shared.u8 %rs106, [%rd781];
setp.ne.s16	%p116, %rs106, 0;
@%p116 bra BB12_147;

BB12_145:
cvt.u64.u32	%rd782, %r18;
add.s64 %rd784, %rd96, %rd782;
ld.shared.u8 %rs7, [%rd784+1];
setp.eq.s16	%p117, %rs7, 0;
@%p117 bra BB12_147;

mov.u32 %r632, %tid.x;
shl.b32 %r631, %r632, 1;
mul.wide.u32 %rd835, %r631, 8;
st.shared.u64 [%rd107], %rd74;
st.shared.u64 [%rd107+8], %rd75;
add.s64 %rd790, %rd95, %rd835;
ld.shared.u64 %rd791, [%rd790];
ld.shared.u64 %rd792, [%rd790+8];
st.shared.u64 [%rd790], %rd792;
st.shared.u64 [%rd790+8], %rd791;
ld.shared.u8 %rs107, [%rd784];
st.shared.u8 [%rd784], %rs7;
st.shared.u8 [%rd784+1], %rs107;

BB12_147:
ld.param.u32 %r645, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
setp.lt.u32	%p120, %r16, %r645;
bar.sync 0;
@!%p120 bra BB12_149;
bra.uni BB12_148;

BB12_148:
ld.param.u32 %r651, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r640, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
mov.u32 %r639, %tid.x;
ld.shared.u64 %rd798, [%rd13];
mad.lo.s32 %r613, %r639, %r640, %r4;
cvta.to.global.u64 %rd799, %rd8;
mul.wide.u32 %rd800, %r613, 8;
add.s64 %rd801, %rd799, %rd800;
st.global.u64 [%rd801], %rd798;
ld.shared.u64 %rd804, [%rd14];
ld.local.u64 %rd805, [%rd2];
cvta.to.global.u64 %rd806, %rd805;
mad.lo.s32 %r614, %r639, %r651, %r15;
mul.wide.u32 %rd807, %r614, 8;
add.s64 %rd808, %rd806, %rd807;
st.global.u64 [%rd808], %rd804;

BB12_149:
mov.u32 %r635, %tid.x;
ld.param.u32 %r634, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
add.s32 %r633, %r635, 64;
setp.ge.u32	%p119, %r633, %r634;
@%p119 bra BB12_151;

ld.param.u32 %r650, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u32 %r638, %tid.x;
add.s32 %r637, %r638, 64;
ld.param.u32 %r636, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u64 %rd812, [%rd13+512];
mad.lo.s32 %r619, %r637, %r636, %r4;
cvta.to.global.u64 %rd813, %rd8;
mul.wide.u32 %rd814, %r619, 8;
add.s64 %rd815, %rd813, %rd814;
st.global.u64 [%rd815], %rd812;
ld.shared.u64 %rd818, [%rd14+512];
ld.local.u64 %rd819, [%rd2];
cvta.to.global.u64 %rd820, %rd819;
mad.lo.s32 %r620, %r637, %r650, %r15;
mul.wide.u32 %rd821, %r620, 8;
add.s64 %rd822, %rd820, %rd821;
st.global.u64 [%rd822], %rd818;

BB12_151:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot13[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<121>;
.reg .b16 %rs<108>;
.reg .b32 %r<683>;
.reg .b64 %rd<867>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[1024];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[1024];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[128];

mov.u64 %rd866, __local_depot13;
cvta.local.u64 %SP, %rd866;
ld.param.u32 %r74, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r75, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r76, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r77, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd3, _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd76, %SP, 0;
cvta.to.local.u64 %rd2, %rd76;
mov.u32 %r658, 0;
mov.pred %p4, 0;
@%p4 bra BB13_2;

BB13_1:
mul.wide.s32 %rd77, %r658, 8;
add.s64 %rd78, %rd3, %rd77;
ld.param.u64 %rd79, [%rd78];
add.s64 %rd80, %rd2, %rd77;
st.local.u64 [%rd80], %rd79;
add.s32 %r658, %r658, 1;
setp.lt.u32	%p5, %r658, 27;
@%p5 bra BB13_1;

BB13_2:
mov.u32 %r79, %nctaid.y;
mov.u32 %r80, %ctaid.z;
mov.u32 %r81, %ctaid.y;
mad.lo.s32 %r82, %r79, %r80, %r81;
mov.u32 %r83, %nctaid.x;
mov.u32 %r84, %ctaid.x;
mad.lo.s32 %r660, %r82, %r83, %r84;
setp.ge.u32	%p6, %r660, %r74;
@%p6 bra BB13_151;

ld.param.u32 %r86, [%rd1+12];
ld.param.u32 %r87, [%rd1+112];
rem.u32 %r88, %r660, %r86;
mul.lo.s32 %r89, %r87, %r88;
div.u32 %r90, %r660, %r86;
ld.param.u32 %r91, [%rd1+108];
mad.lo.s32 %r4, %r91, %r90, %r89;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r659, %r5, -1;
mov.u32 %r661, 0;
setp.lt.s32	%p7, %r659, 1;
@%p7 bra BB13_6;

mul.wide.s32 %rd81, %r5, 4;
add.s64 %rd858, %rd2, %rd81;
mov.u32 %r661, 0;

BB13_5:
ld.local.u32 %r93, [%rd858+4];
rem.u32 %r94, %r660, %r93;
ld.local.u32 %r95, [%rd858+104];
mad.lo.s32 %r661, %r95, %r94, %r661;
div.u32 %r660, %r660, %r93;
add.s64 %rd858, %rd858, -4;
add.s32 %r659, %r659, -1;
setp.gt.s32	%p8, %r659, 0;
@%p8 bra BB13_5;

BB13_6:
ld.param.u64 %rd8, [%rd1];
ld.local.u32 %r96, [%rd2+108];
mad.lo.s32 %r15, %r96, %r660, %r661;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 64;
setp.lt.u32	%p1, %r16, %r75;
mov.u64 %rd82, 0;
setp.ge.u32	%p9, %r16, %r75;
mov.u64 %rd865, %rd82;
@%p9 bra BB13_8;

cvta.to.global.u64 %rd83, %rd8;
mad.lo.s32 %r97, %r16, %r76, %r4;
mul.wide.u32 %rd84, %r97, 8;
add.s64 %rd85, %rd83, %rd84;
ld.global.u64 %rd9, [%rd85];
mov.u64 %rd865, %rd9;

BB13_8:
mov.u64 %rd10, %rd865;
mov.u64 %rd864, %rd82;
@%p9 bra BB13_10;

ld.local.u64 %rd87, [%rd2];
cvta.to.global.u64 %rd88, %rd87;
mad.lo.s32 %r98, %r16, %r77, %r15;
mul.wide.u32 %rd89, %r98, 8;
add.s64 %rd90, %rd88, %rd89;
ld.global.u64 %rd864, [%rd90];

BB13_10:
selp.u16	%rs8, 1, 0, %p1;
cvt.s64.s32	%rd92, %r16;
mul.wide.s32 %rd93, %r16, 8;
mov.u64 %rd94, _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd13, %rd94, %rd93;
st.shared.u64 [%rd13], %rd10;
mov.u64 %rd95, _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd14, %rd95, %rd93;
st.shared.u64 [%rd14], %rd864;
mov.u64 %rd96, _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd15, %rd96, %rd92;
st.shared.u8 [%rd15], %rs8;
setp.lt.u32	%p2, %r17, %r75;
setp.ge.u32	%p11, %r17, %r75;
mov.u64 %rd863, %rd82;
@%p11 bra BB13_12;

cvta.to.global.u64 %rd97, %rd8;
mad.lo.s32 %r99, %r17, %r76, %r4;
mul.wide.u32 %rd98, %r99, 8;
add.s64 %rd99, %rd97, %rd98;
ld.global.u64 %rd863, [%rd99];

BB13_12:
mov.u64 %rd862, %rd82;
@%p11 bra BB13_14;

ld.local.u64 %rd101, [%rd2];
cvta.to.global.u64 %rd102, %rd101;
mad.lo.s32 %r100, %r17, %r77, %r15;
mul.wide.u32 %rd103, %r100, 8;
add.s64 %rd104, %rd102, %rd103;
ld.global.u64 %rd862, [%rd104];

BB13_14:
selp.u16	%rs9, 1, 0, %p2;
st.shared.u64 [%rd13+512], %rd863;
st.shared.u64 [%rd14+512], %rd862;
st.shared.u8 [%rd15+64], %rs9;
shl.b32 %r18, %r16, 1;
bar.sync 0;
mul.wide.u32 %rd105, %r18, 8;
add.s64 %rd107, %rd94, %rd105;
ld.shared.u64 %rd20, [%rd107+8];
ld.shared.u64 %rd21, [%rd107];
setp.ge.s64	%p13, %rd21, %rd20;
@%p13 bra BB13_16;

cvt.u64.u32	%rd108, %r18;
add.s64 %rd110, %rd96, %rd108;
ld.shared.u8 %rs10, [%rd110];
mov.u32 %r662, 1;
setp.ne.s16	%p14, %rs10, 0;
@%p14 bra BB13_17;

BB13_16:
cvt.u64.u32	%rd111, %r18;
add.s64 %rd113, %rd96, %rd111;
ld.shared.u8 %rs11, [%rd113+1];
setp.eq.s16	%p15, %rs11, 0;
selp.u32	%r662, 1, 0, %p15;

BB13_17:
and.b32 %r107, %r16, 1;
setp.ne.s32	%p16, %r662, %r107;
@%p16 bra BB13_19;

add.s64 %rd116, %rd95, %rd105;
cvt.u64.u32	%rd117, %r18;
st.shared.u64 [%rd107], %rd20;
st.shared.u64 [%rd107+8], %rd21;
ld.shared.u64 %rd121, [%rd116];
ld.shared.u64 %rd122, [%rd116+8];
st.shared.u64 [%rd116], %rd122;
st.shared.u64 [%rd116+8], %rd121;
add.s64 %rd124, %rd96, %rd117;
ld.shared.u8 %rs12, [%rd124];
ld.shared.u8 %rs13, [%rd124+1];
st.shared.u8 [%rd124], %rs13;
st.shared.u8 [%rd124+1], %rs12;

BB13_19:
bar.sync 0;
sub.s32 %r23, %r18, %r107;
add.s32 %r113, %r23, 2;
mul.wide.u32 %rd125, %r113, 8;
add.s64 %rd127, %rd94, %rd125;
mul.wide.u32 %rd128, %r23, 8;
add.s64 %rd129, %rd94, %rd128;
ld.shared.u64 %rd22, [%rd127];
ld.shared.u64 %rd23, [%rd129];
setp.ge.s64	%p17, %rd23, %rd22;
@%p17 bra BB13_21;

cvt.u64.u32	%rd130, %r23;
add.s64 %rd132, %rd96, %rd130;
ld.shared.u8 %rs14, [%rd132];
mov.u32 %r663, 1;
setp.ne.s16	%p18, %rs14, 0;
@%p18 bra BB13_22;

BB13_21:
cvt.u64.u32	%rd133, %r113;
add.s64 %rd135, %rd96, %rd133;
ld.shared.u8 %rs15, [%rd135];
setp.eq.s16	%p19, %rs15, 0;
selp.u32	%r663, 1, 0, %p19;

BB13_22:
bfe.u32 %r125, %r16, 1, 1;
setp.ne.s32	%p20, %r663, %r125;
@%p20 bra BB13_24;

add.s64 %rd138, %rd95, %rd128;
add.s64 %rd140, %rd95, %rd125;
cvt.u64.u32	%rd141, %r23;
st.shared.u64 [%rd129], %rd22;
cvt.u64.u32	%rd145, %r113;
st.shared.u64 [%rd127], %rd23;
ld.shared.u64 %rd148, [%rd138];
ld.shared.u64 %rd149, [%rd140];
st.shared.u64 [%rd138], %rd149;
st.shared.u64 [%rd140], %rd148;
add.s64 %rd151, %rd96, %rd141;
ld.shared.u8 %rs16, [%rd151];
add.s64 %rd152, %rd96, %rd145;
ld.shared.u8 %rs17, [%rd152];
st.shared.u8 [%rd151], %rs17;
st.shared.u8 [%rd152], %rs16;

BB13_24:
bar.sync 0;
ld.shared.u64 %rd24, [%rd107+8];
ld.shared.u64 %rd25, [%rd107];
setp.ge.s64	%p21, %rd25, %rd24;
@%p21 bra BB13_26;

cvt.u64.u32	%rd156, %r18;
add.s64 %rd158, %rd96, %rd156;
ld.shared.u8 %rs18, [%rd158];
mov.u32 %r664, 1;
setp.ne.s16	%p22, %rs18, 0;
@%p22 bra BB13_27;

BB13_26:
cvt.u64.u32	%rd159, %r18;
add.s64 %rd161, %rd96, %rd159;
ld.shared.u8 %rs19, [%rd161+1];
setp.eq.s16	%p23, %rs19, 0;
selp.u32	%r664, 1, 0, %p23;

BB13_27:
bfe.u32 %r140, %r16, 1, 1;
setp.ne.s32	%p24, %r664, %r140;
@%p24 bra BB13_29;

cvt.u64.u32	%rd162, %r18;
st.shared.u64 [%rd107], %rd24;
st.shared.u64 [%rd107+8], %rd25;
add.s64 %rd167, %rd95, %rd105;
ld.shared.u64 %rd168, [%rd167];
ld.shared.u64 %rd169, [%rd167+8];
st.shared.u64 [%rd167], %rd169;
st.shared.u64 [%rd167+8], %rd168;
add.s64 %rd171, %rd96, %rd162;
ld.shared.u8 %rs20, [%rd171];
ld.shared.u8 %rs21, [%rd171+1];
st.shared.u8 [%rd171], %rs21;
st.shared.u8 [%rd171+1], %rs20;

BB13_29:
bar.sync 0;
and.b32 %r143, %r16, 3;
sub.s32 %r29, %r18, %r143;
add.s32 %r145, %r29, 4;
mul.wide.u32 %rd172, %r145, 8;
add.s64 %rd174, %rd94, %rd172;
mul.wide.u32 %rd175, %r29, 8;
add.s64 %rd176, %rd94, %rd175;
ld.shared.u64 %rd26, [%rd174];
ld.shared.u64 %rd27, [%rd176];
setp.ge.s64	%p25, %rd27, %rd26;
@%p25 bra BB13_31;

cvt.u64.u32	%rd177, %r29;
add.s64 %rd179, %rd96, %rd177;
ld.shared.u8 %rs22, [%rd179];
mov.u32 %r665, 1;
setp.ne.s16	%p26, %rs22, 0;
@%p26 bra BB13_32;

BB13_31:
cvt.u64.u32	%rd180, %r145;
add.s64 %rd182, %rd96, %rd180;
ld.shared.u8 %rs23, [%rd182];
setp.eq.s16	%p27, %rs23, 0;
selp.u32	%r665, 1, 0, %p27;

BB13_32:
bfe.u32 %r157, %r16, 2, 1;
setp.ne.s32	%p28, %r665, %r157;
@%p28 bra BB13_34;

add.s64 %rd185, %rd95, %rd175;
add.s64 %rd187, %rd95, %rd172;
cvt.u64.u32	%rd188, %r29;
st.shared.u64 [%rd176], %rd26;
cvt.u64.u32	%rd192, %r145;
st.shared.u64 [%rd174], %rd27;
ld.shared.u64 %rd195, [%rd185];
ld.shared.u64 %rd196, [%rd187];
st.shared.u64 [%rd185], %rd196;
st.shared.u64 [%rd187], %rd195;
add.s64 %rd198, %rd96, %rd188;
ld.shared.u8 %rs24, [%rd198];
add.s64 %rd199, %rd96, %rd192;
ld.shared.u8 %rs25, [%rd199];
st.shared.u8 [%rd198], %rs25;
st.shared.u8 [%rd199], %rs24;

BB13_34:
bar.sync 0;
ld.shared.u64 %rd28, [%rd127];
ld.shared.u64 %rd29, [%rd129];
setp.ge.s64	%p29, %rd29, %rd28;
@%p29 bra BB13_36;

cvt.u64.u32	%rd205, %r23;
add.s64 %rd207, %rd96, %rd205;
ld.shared.u8 %rs26, [%rd207];
mov.u32 %r666, 1;
setp.ne.s16	%p30, %rs26, 0;
@%p30 bra BB13_37;

BB13_36:
cvt.u64.u32	%rd208, %r113;
add.s64 %rd210, %rd96, %rd208;
ld.shared.u8 %rs27, [%rd210];
setp.eq.s16	%p31, %rs27, 0;
selp.u32	%r666, 1, 0, %p31;

BB13_37:
bfe.u32 %r180, %r16, 2, 1;
setp.ne.s32	%p32, %r666, %r180;
@%p32 bra BB13_39;

cvt.u64.u32	%rd211, %r23;
st.shared.u64 [%rd129], %rd28;
cvt.u64.u32	%rd215, %r113;
st.shared.u64 [%rd127], %rd29;
add.s64 %rd219, %rd95, %rd128;
ld.shared.u64 %rd220, [%rd219];
add.s64 %rd221, %rd95, %rd125;
ld.shared.u64 %rd222, [%rd221];
st.shared.u64 [%rd219], %rd222;
st.shared.u64 [%rd221], %rd220;
add.s64 %rd224, %rd96, %rd211;
ld.shared.u8 %rs28, [%rd224];
add.s64 %rd225, %rd96, %rd215;
ld.shared.u8 %rs29, [%rd225];
st.shared.u8 [%rd224], %rs29;
st.shared.u8 [%rd225], %rs28;

BB13_39:
bar.sync 0;
ld.shared.u64 %rd30, [%rd107+8];
ld.shared.u64 %rd31, [%rd107];
setp.ge.s64	%p33, %rd31, %rd30;
@%p33 bra BB13_41;

cvt.u64.u32	%rd229, %r18;
add.s64 %rd231, %rd96, %rd229;
ld.shared.u8 %rs30, [%rd231];
mov.u32 %r667, 1;
setp.ne.s16	%p34, %rs30, 0;
@%p34 bra BB13_42;

BB13_41:
cvt.u64.u32	%rd232, %r18;
add.s64 %rd234, %rd96, %rd232;
ld.shared.u8 %rs31, [%rd234+1];
setp.eq.s16	%p35, %rs31, 0;
selp.u32	%r667, 1, 0, %p35;

BB13_42:
bfe.u32 %r194, %r16, 2, 1;
setp.ne.s32	%p36, %r667, %r194;
@%p36 bra BB13_44;

cvt.u64.u32	%rd235, %r18;
st.shared.u64 [%rd107], %rd30;
st.shared.u64 [%rd107+8], %rd31;
add.s64 %rd240, %rd95, %rd105;
ld.shared.u64 %rd241, [%rd240];
ld.shared.u64 %rd242, [%rd240+8];
st.shared.u64 [%rd240], %rd242;
st.shared.u64 [%rd240+8], %rd241;
add.s64 %rd244, %rd96, %rd235;
ld.shared.u8 %rs32, [%rd244];
ld.shared.u8 %rs33, [%rd244+1];
st.shared.u8 [%rd244], %rs33;
st.shared.u8 [%rd244+1], %rs32;

BB13_44:
bar.sync 0;
and.b32 %r197, %r16, 7;
sub.s32 %r37, %r18, %r197;
add.s32 %r199, %r37, 8;
mul.wide.u32 %rd245, %r199, 8;
add.s64 %rd247, %rd94, %rd245;
mul.wide.u32 %rd248, %r37, 8;
add.s64 %rd249, %rd94, %rd248;
ld.shared.u64 %rd32, [%rd247];
ld.shared.u64 %rd33, [%rd249];
setp.ge.s64	%p37, %rd33, %rd32;
@%p37 bra BB13_46;

cvt.u64.u32	%rd250, %r37;
add.s64 %rd252, %rd96, %rd250;
ld.shared.u8 %rs34, [%rd252];
mov.u32 %r668, 1;
setp.ne.s16	%p38, %rs34, 0;
@%p38 bra BB13_47;

BB13_46:
cvt.u64.u32	%rd253, %r199;
add.s64 %rd255, %rd96, %rd253;
ld.shared.u8 %rs35, [%rd255];
setp.eq.s16	%p39, %rs35, 0;
selp.u32	%r668, 1, 0, %p39;

BB13_47:
bfe.u32 %r211, %r16, 3, 1;
setp.ne.s32	%p40, %r668, %r211;
@%p40 bra BB13_49;

add.s64 %rd258, %rd95, %rd248;
add.s64 %rd260, %rd95, %rd245;
cvt.u64.u32	%rd261, %r37;
st.shared.u64 [%rd249], %rd32;
cvt.u64.u32	%rd265, %r199;
st.shared.u64 [%rd247], %rd33;
ld.shared.u64 %rd268, [%rd258];
ld.shared.u64 %rd269, [%rd260];
st.shared.u64 [%rd258], %rd269;
st.shared.u64 [%rd260], %rd268;
add.s64 %rd271, %rd96, %rd261;
ld.shared.u8 %rs36, [%rd271];
add.s64 %rd272, %rd96, %rd265;
ld.shared.u8 %rs37, [%rd272];
st.shared.u8 [%rd271], %rs37;
st.shared.u8 [%rd272], %rs36;

BB13_49:
bar.sync 0;
ld.shared.u64 %rd34, [%rd174];
ld.shared.u64 %rd35, [%rd176];
setp.ge.s64	%p41, %rd35, %rd34;
@%p41 bra BB13_51;

cvt.u64.u32	%rd278, %r29;
add.s64 %rd280, %rd96, %rd278;
ld.shared.u8 %rs38, [%rd280];
mov.u32 %r669, 1;
setp.ne.s16	%p42, %rs38, 0;
@%p42 bra BB13_52;

BB13_51:
cvt.u64.u32	%rd281, %r145;
add.s64 %rd283, %rd96, %rd281;
ld.shared.u8 %rs39, [%rd283];
setp.eq.s16	%p43, %rs39, 0;
selp.u32	%r669, 1, 0, %p43;

BB13_52:
bfe.u32 %r234, %r16, 3, 1;
setp.ne.s32	%p44, %r669, %r234;
@%p44 bra BB13_54;

cvt.u64.u32	%rd284, %r29;
st.shared.u64 [%rd176], %rd34;
cvt.u64.u32	%rd288, %r145;
st.shared.u64 [%rd174], %rd35;
add.s64 %rd292, %rd95, %rd175;
ld.shared.u64 %rd293, [%rd292];
add.s64 %rd294, %rd95, %rd172;
ld.shared.u64 %rd295, [%rd294];
st.shared.u64 [%rd292], %rd295;
st.shared.u64 [%rd294], %rd293;
add.s64 %rd297, %rd96, %rd284;
ld.shared.u8 %rs40, [%rd297];
add.s64 %rd298, %rd96, %rd288;
ld.shared.u8 %rs41, [%rd298];
st.shared.u8 [%rd297], %rs41;
st.shared.u8 [%rd298], %rs40;

BB13_54:
bar.sync 0;
ld.shared.u64 %rd36, [%rd127];
ld.shared.u64 %rd37, [%rd129];
setp.ge.s64	%p45, %rd37, %rd36;
@%p45 bra BB13_56;

cvt.u64.u32	%rd304, %r23;
add.s64 %rd306, %rd96, %rd304;
ld.shared.u8 %rs42, [%rd306];
mov.u32 %r670, 1;
setp.ne.s16	%p46, %rs42, 0;
@%p46 bra BB13_57;

BB13_56:
cvt.u64.u32	%rd307, %r113;
add.s64 %rd309, %rd96, %rd307;
ld.shared.u8 %rs43, [%rd309];
setp.eq.s16	%p47, %rs43, 0;
selp.u32	%r670, 1, 0, %p47;

BB13_57:
bfe.u32 %r256, %r16, 3, 1;
setp.ne.s32	%p48, %r670, %r256;
@%p48 bra BB13_59;

mul.wide.u32 %rd857, %r23, 8;
cvt.u64.u32	%rd310, %r23;
st.shared.u64 [%rd129], %rd36;
cvt.u64.u32	%rd314, %r113;
st.shared.u64 [%rd127], %rd37;
add.s64 %rd318, %rd95, %rd857;
ld.shared.u64 %rd319, [%rd318];
add.s64 %rd320, %rd95, %rd125;
ld.shared.u64 %rd321, [%rd320];
st.shared.u64 [%rd318], %rd321;
st.shared.u64 [%rd320], %rd319;
add.s64 %rd323, %rd96, %rd310;
ld.shared.u8 %rs44, [%rd323];
add.s64 %rd324, %rd96, %rd314;
ld.shared.u8 %rs45, [%rd324];
st.shared.u8 [%rd323], %rs45;
st.shared.u8 [%rd324], %rs44;

BB13_59:
bar.sync 0;
ld.shared.u64 %rd38, [%rd107+8];
ld.shared.u64 %rd39, [%rd107];
setp.ge.s64	%p49, %rd39, %rd38;
@%p49 bra BB13_61;

cvt.u64.u32	%rd328, %r18;
add.s64 %rd330, %rd96, %rd328;
ld.shared.u8 %rs46, [%rd330];
mov.u32 %r671, 1;
setp.ne.s16	%p50, %rs46, 0;
@%p50 bra BB13_62;

BB13_61:
cvt.u64.u32	%rd331, %r18;
add.s64 %rd333, %rd96, %rd331;
ld.shared.u8 %rs47, [%rd333+1];
setp.eq.s16	%p51, %rs47, 0;
selp.u32	%r671, 1, 0, %p51;

BB13_62:
bfe.u32 %r270, %r16, 3, 1;
setp.ne.s32	%p52, %r671, %r270;
@%p52 bra BB13_64;

mul.wide.u32 %rd856, %r18, 8;
cvt.u64.u32	%rd334, %r18;
st.shared.u64 [%rd107], %rd38;
st.shared.u64 [%rd107+8], %rd39;
add.s64 %rd339, %rd95, %rd856;
ld.shared.u64 %rd340, [%rd339];
ld.shared.u64 %rd341, [%rd339+8];
st.shared.u64 [%rd339], %rd341;
st.shared.u64 [%rd339+8], %rd340;
add.s64 %rd343, %rd96, %rd334;
ld.shared.u8 %rs48, [%rd343];
ld.shared.u8 %rs49, [%rd343+1];
st.shared.u8 [%rd343], %rs49;
st.shared.u8 [%rd343+1], %rs48;

BB13_64:
bar.sync 0;
and.b32 %r273, %r16, 15;
sub.s32 %r47, %r18, %r273;
add.s32 %r275, %r47, 16;
mul.wide.u32 %rd344, %r275, 8;
add.s64 %rd346, %rd94, %rd344;
mul.wide.u32 %rd347, %r47, 8;
add.s64 %rd348, %rd94, %rd347;
ld.shared.u64 %rd40, [%rd346];
ld.shared.u64 %rd41, [%rd348];
setp.ge.s64	%p53, %rd41, %rd40;
@%p53 bra BB13_66;

cvt.u64.u32	%rd349, %r47;
add.s64 %rd351, %rd96, %rd349;
ld.shared.u8 %rs50, [%rd351];
mov.u32 %r672, 1;
setp.ne.s16	%p54, %rs50, 0;
@%p54 bra BB13_67;

BB13_66:
cvt.u64.u32	%rd352, %r275;
add.s64 %rd354, %rd96, %rd352;
ld.shared.u8 %rs51, [%rd354];
setp.eq.s16	%p55, %rs51, 0;
selp.u32	%r672, 1, 0, %p55;

BB13_67:
bfe.u32 %r287, %r16, 4, 1;
setp.ne.s32	%p56, %r672, %r287;
@%p56 bra BB13_69;

mul.wide.u32 %rd855, %r47, 8;
add.s64 %rd357, %rd95, %rd855;
add.s64 %rd359, %rd95, %rd344;
cvt.u64.u32	%rd360, %r47;
st.shared.u64 [%rd348], %rd40;
cvt.u64.u32	%rd364, %r275;
st.shared.u64 [%rd346], %rd41;
ld.shared.u64 %rd367, [%rd357];
ld.shared.u64 %rd368, [%rd359];
st.shared.u64 [%rd357], %rd368;
st.shared.u64 [%rd359], %rd367;
add.s64 %rd370, %rd96, %rd360;
ld.shared.u8 %rs52, [%rd370];
add.s64 %rd371, %rd96, %rd364;
ld.shared.u8 %rs53, [%rd371];
st.shared.u8 [%rd370], %rs53;
st.shared.u8 [%rd371], %rs52;

BB13_69:
bar.sync 0;
ld.shared.u64 %rd42, [%rd247];
ld.shared.u64 %rd43, [%rd249];
setp.ge.s64	%p57, %rd43, %rd42;
@%p57 bra BB13_71;

cvt.u64.u32	%rd377, %r37;
add.s64 %rd379, %rd96, %rd377;
ld.shared.u8 %rs54, [%rd379];
mov.u32 %r673, 1;
setp.ne.s16	%p58, %rs54, 0;
@%p58 bra BB13_72;

BB13_71:
cvt.u64.u32	%rd380, %r199;
add.s64 %rd382, %rd96, %rd380;
ld.shared.u8 %rs55, [%rd382];
setp.eq.s16	%p59, %rs55, 0;
selp.u32	%r673, 1, 0, %p59;

BB13_72:
bfe.u32 %r310, %r16, 4, 1;
setp.ne.s32	%p60, %r673, %r310;
@%p60 bra BB13_74;

mul.wide.u32 %rd854, %r37, 8;
cvt.u64.u32	%rd383, %r37;
st.shared.u64 [%rd249], %rd42;
cvt.u64.u32	%rd387, %r199;
st.shared.u64 [%rd247], %rd43;
add.s64 %rd391, %rd95, %rd854;
ld.shared.u64 %rd392, [%rd391];
add.s64 %rd393, %rd95, %rd245;
ld.shared.u64 %rd394, [%rd393];
st.shared.u64 [%rd391], %rd394;
st.shared.u64 [%rd393], %rd392;
add.s64 %rd396, %rd96, %rd383;
ld.shared.u8 %rs56, [%rd396];
add.s64 %rd397, %rd96, %rd387;
ld.shared.u8 %rs57, [%rd397];
st.shared.u8 [%rd396], %rs57;
st.shared.u8 [%rd397], %rs56;

BB13_74:
bar.sync 0;
ld.shared.u64 %rd44, [%rd174];
ld.shared.u64 %rd45, [%rd176];
setp.ge.s64	%p61, %rd45, %rd44;
@%p61 bra BB13_76;

cvt.u64.u32	%rd403, %r29;
add.s64 %rd405, %rd96, %rd403;
ld.shared.u8 %rs58, [%rd405];
mov.u32 %r674, 1;
setp.ne.s16	%p62, %rs58, 0;
@%p62 bra BB13_77;

BB13_76:
add.s32 %r654, %r29, 4;
cvt.u64.u32	%rd406, %r654;
add.s64 %rd408, %rd96, %rd406;
ld.shared.u8 %rs59, [%rd408];
setp.eq.s16	%p63, %rs59, 0;
selp.u32	%r674, 1, 0, %p63;

BB13_77:
bfe.u32 %r332, %r16, 4, 1;
setp.ne.s32	%p64, %r674, %r332;
@%p64 bra BB13_79;

add.s32 %r657, %r29, 4;
mul.wide.u32 %rd853, %r657, 8;
mul.wide.u32 %rd852, %r29, 8;
cvt.u64.u32	%rd409, %r29;
st.shared.u64 [%rd176], %rd44;
cvt.u64.u32	%rd413, %r657;
st.shared.u64 [%rd174], %rd45;
add.s64 %rd417, %rd95, %rd852;
ld.shared.u64 %rd418, [%rd417];
add.s64 %rd419, %rd95, %rd853;
ld.shared.u64 %rd420, [%rd419];
st.shared.u64 [%rd417], %rd420;
st.shared.u64 [%rd419], %rd418;
add.s64 %rd422, %rd96, %rd409;
ld.shared.u8 %rs60, [%rd422];
add.s64 %rd423, %rd96, %rd413;
ld.shared.u8 %rs61, [%rd423];
st.shared.u8 [%rd422], %rs61;
st.shared.u8 [%rd423], %rs60;

BB13_79:
bar.sync 0;
ld.shared.u64 %rd46, [%rd127];
ld.shared.u64 %rd47, [%rd129];
setp.ge.s64	%p65, %rd47, %rd46;
@%p65 bra BB13_81;

cvt.u64.u32	%rd429, %r23;
add.s64 %rd431, %rd96, %rd429;
ld.shared.u8 %rs62, [%rd431];
mov.u32 %r675, 1;
setp.ne.s16	%p66, %rs62, 0;
@%p66 bra BB13_82;

BB13_81:
add.s32 %r655, %r23, 2;
cvt.u64.u32	%rd432, %r655;
add.s64 %rd434, %rd96, %rd432;
ld.shared.u8 %rs63, [%rd434];
setp.eq.s16	%p67, %rs63, 0;
selp.u32	%r675, 1, 0, %p67;

BB13_82:
bfe.u32 %r354, %r16, 4, 1;
setp.ne.s32	%p68, %r675, %r354;
@%p68 bra BB13_84;

mul.wide.u32 %rd851, %r23, 8;
add.s32 %r656, %r23, 2;
cvt.u64.u32	%rd435, %r23;
st.shared.u64 [%rd129], %rd46;
cvt.u64.u32	%rd439, %r656;
st.shared.u64 [%rd127], %rd47;
add.s64 %rd443, %rd95, %rd851;
ld.shared.u64 %rd444, [%rd443];
add.s64 %rd445, %rd95, %rd125;
ld.shared.u64 %rd446, [%rd445];
st.shared.u64 [%rd443], %rd446;
st.shared.u64 [%rd445], %rd444;
add.s64 %rd448, %rd96, %rd435;
ld.shared.u8 %rs64, [%rd448];
add.s64 %rd449, %rd96, %rd439;
ld.shared.u8 %rs65, [%rd449];
st.shared.u8 [%rd448], %rs65;
st.shared.u8 [%rd449], %rs64;

BB13_84:
bar.sync 0;
ld.shared.u64 %rd48, [%rd107+8];
ld.shared.u64 %rd49, [%rd107];
setp.ge.s64	%p69, %rd49, %rd48;
@%p69 bra BB13_86;

cvt.u64.u32	%rd453, %r18;
add.s64 %rd455, %rd96, %rd453;
ld.shared.u8 %rs66, [%rd455];
mov.u32 %r676, 1;
setp.ne.s16	%p70, %rs66, 0;
@%p70 bra BB13_87;

BB13_86:
cvt.u64.u32	%rd456, %r18;
add.s64 %rd458, %rd96, %rd456;
ld.shared.u8 %rs67, [%rd458+1];
setp.eq.s16	%p71, %rs67, 0;
selp.u32	%r676, 1, 0, %p71;

BB13_87:
bfe.u32 %r368, %r16, 4, 1;
setp.ne.s32	%p72, %r676, %r368;
@%p72 bra BB13_89;

mul.wide.u32 %rd850, %r18, 8;
cvt.u64.u32	%rd459, %r18;
st.shared.u64 [%rd107], %rd48;
st.shared.u64 [%rd107+8], %rd49;
add.s64 %rd464, %rd95, %rd850;
ld.shared.u64 %rd465, [%rd464];
ld.shared.u64 %rd466, [%rd464+8];
st.shared.u64 [%rd464], %rd466;
st.shared.u64 [%rd464+8], %rd465;
add.s64 %rd468, %rd96, %rd459;
ld.shared.u8 %rs68, [%rd468];
ld.shared.u8 %rs69, [%rd468+1];
st.shared.u8 [%rd468], %rs69;
st.shared.u8 [%rd468+1], %rs68;

BB13_89:
bar.sync 0;
and.b32 %r371, %r16, 31;
sub.s32 %r59, %r18, %r371;
add.s32 %r373, %r59, 32;
mul.wide.u32 %rd469, %r373, 8;
add.s64 %rd471, %rd94, %rd469;
mul.wide.u32 %rd472, %r59, 8;
add.s64 %rd473, %rd94, %rd472;
ld.shared.u64 %rd50, [%rd471];
ld.shared.u64 %rd51, [%rd473];
setp.ge.s64	%p73, %rd51, %rd50;
@%p73 bra BB13_91;

cvt.u64.u32	%rd474, %r59;
add.s64 %rd476, %rd96, %rd474;
ld.shared.u8 %rs70, [%rd476];
mov.u32 %r677, 1;
setp.ne.s16	%p74, %rs70, 0;
@%p74 bra BB13_92;

BB13_91:
cvt.u64.u32	%rd477, %r373;
add.s64 %rd479, %rd96, %rd477;
ld.shared.u8 %rs71, [%rd479];
setp.eq.s16	%p75, %rs71, 0;
selp.u32	%r677, 1, 0, %p75;

BB13_92:
bfe.u32 %r385, %r16, 5, 1;
setp.ne.s32	%p76, %r677, %r385;
@%p76 bra BB13_94;

mul.wide.u32 %rd845, %r59, 8;
add.s64 %rd482, %rd95, %rd845;
add.s64 %rd484, %rd95, %rd469;
cvt.u64.u32	%rd485, %r59;
st.shared.u64 [%rd473], %rd50;
cvt.u64.u32	%rd489, %r373;
st.shared.u64 [%rd471], %rd51;
ld.shared.u64 %rd492, [%rd482];
ld.shared.u64 %rd493, [%rd484];
st.shared.u64 [%rd482], %rd493;
st.shared.u64 [%rd484], %rd492;
add.s64 %rd495, %rd96, %rd485;
ld.shared.u8 %rs72, [%rd495];
add.s64 %rd496, %rd96, %rd489;
ld.shared.u8 %rs73, [%rd496];
st.shared.u8 [%rd495], %rs73;
st.shared.u8 [%rd496], %rs72;

BB13_94:
bar.sync 0;
ld.shared.u64 %rd52, [%rd346];
ld.shared.u64 %rd53, [%rd348];
setp.ge.s64	%p77, %rd53, %rd52;
@%p77 bra BB13_96;

cvt.u64.u32	%rd502, %r47;
add.s64 %rd504, %rd96, %rd502;
ld.shared.u8 %rs74, [%rd504];
mov.u32 %r678, 1;
setp.ne.s16	%p78, %rs74, 0;
@%p78 bra BB13_97;

BB13_96:
add.s32 %r641, %r47, 16;
cvt.u64.u32	%rd505, %r641;
add.s64 %rd507, %rd96, %rd505;
ld.shared.u8 %rs75, [%rd507];
setp.eq.s16	%p79, %rs75, 0;
selp.u32	%r678, 1, 0, %p79;

BB13_97:
bfe.u32 %r408, %r16, 5, 1;
setp.ne.s32	%p80, %r678, %r408;
@%p80 bra BB13_99;

add.s32 %r652, %r47, 16;
mul.wide.u32 %rd846, %r652, 8;
mul.wide.u32 %rd844, %r47, 8;
add.s32 %r649, %r47, 16;
cvt.u64.u32	%rd508, %r47;
st.shared.u64 [%rd348], %rd52;
cvt.u64.u32	%rd512, %r649;
st.shared.u64 [%rd346], %rd53;
add.s64 %rd516, %rd95, %rd844;
ld.shared.u64 %rd517, [%rd516];
add.s64 %rd518, %rd95, %rd846;
ld.shared.u64 %rd519, [%rd518];
st.shared.u64 [%rd516], %rd519;
st.shared.u64 [%rd518], %rd517;
add.s64 %rd521, %rd96, %rd508;
ld.shared.u8 %rs76, [%rd521];
add.s64 %rd522, %rd96, %rd512;
ld.shared.u8 %rs77, [%rd522];
st.shared.u8 [%rd521], %rs77;
st.shared.u8 [%rd522], %rs76;

BB13_99:
bar.sync 0;
ld.shared.u64 %rd54, [%rd247];
ld.shared.u64 %rd55, [%rd249];
setp.ge.s64	%p81, %rd55, %rd54;
@%p81 bra BB13_101;

cvt.u64.u32	%rd528, %r37;
add.s64 %rd530, %rd96, %rd528;
ld.shared.u8 %rs78, [%rd530];
mov.u32 %r679, 1;
setp.ne.s16	%p82, %rs78, 0;
@%p82 bra BB13_102;

BB13_101:
add.s32 %r642, %r37, 8;
cvt.u64.u32	%rd531, %r642;
add.s64 %rd533, %rd96, %rd531;
ld.shared.u8 %rs79, [%rd533];
setp.eq.s16	%p83, %rs79, 0;
selp.u32	%r679, 1, 0, %p83;

BB13_102:
bfe.u32 %r430, %r16, 5, 1;
setp.ne.s32	%p84, %r679, %r430;
@%p84 bra BB13_104;

add.s32 %r648, %r37, 8;
mul.wide.u32 %rd843, %r648, 8;
mul.wide.u32 %rd842, %r37, 8;
cvt.u64.u32	%rd534, %r37;
st.shared.u64 [%rd249], %rd54;
cvt.u64.u32	%rd538, %r648;
st.shared.u64 [%rd247], %rd55;
add.s64 %rd542, %rd95, %rd842;
ld.shared.u64 %rd543, [%rd542];
add.s64 %rd544, %rd95, %rd843;
ld.shared.u64 %rd545, [%rd544];
st.shared.u64 [%rd542], %rd545;
st.shared.u64 [%rd544], %rd543;
add.s64 %rd547, %rd96, %rd534;
ld.shared.u8 %rs80, [%rd547];
add.s64 %rd548, %rd96, %rd538;
ld.shared.u8 %rs81, [%rd548];
st.shared.u8 [%rd547], %rs81;
st.shared.u8 [%rd548], %rs80;

BB13_104:
bar.sync 0;
ld.shared.u64 %rd56, [%rd174];
ld.shared.u64 %rd57, [%rd176];
setp.ge.s64	%p85, %rd57, %rd56;
@%p85 bra BB13_106;

cvt.u64.u32	%rd554, %r29;
add.s64 %rd556, %rd96, %rd554;
ld.shared.u8 %rs82, [%rd556];
mov.u32 %r680, 1;
setp.ne.s16	%p86, %rs82, 0;
@%p86 bra BB13_107;

BB13_106:
add.s32 %r643, %r29, 4;
cvt.u64.u32	%rd557, %r643;
add.s64 %rd559, %rd96, %rd557;
ld.shared.u8 %rs83, [%rd559];
setp.eq.s16	%p87, %rs83, 0;
selp.u32	%r680, 1, 0, %p87;

BB13_107:
bfe.u32 %r452, %r16, 5, 1;
setp.ne.s32	%p88, %r680, %r452;
@%p88 bra BB13_109;

add.s32 %r647, %r29, 4;
mul.wide.u32 %rd841, %r647, 8;
mul.wide.u32 %rd840, %r29, 8;
cvt.u64.u32	%rd560, %r29;
st.shared.u64 [%rd176], %rd56;
cvt.u64.u32	%rd564, %r647;
st.shared.u64 [%rd174], %rd57;
add.s64 %rd568, %rd95, %rd840;
ld.shared.u64 %rd569, [%rd568];
add.s64 %rd570, %rd95, %rd841;
ld.shared.u64 %rd571, [%rd570];
st.shared.u64 [%rd568], %rd571;
st.shared.u64 [%rd570], %rd569;
add.s64 %rd573, %rd96, %rd560;
ld.shared.u8 %rs84, [%rd573];
add.s64 %rd574, %rd96, %rd564;
ld.shared.u8 %rs85, [%rd574];
st.shared.u8 [%rd573], %rs85;
st.shared.u8 [%rd574], %rs84;

BB13_109:
bar.sync 0;
ld.shared.u64 %rd58, [%rd127];
ld.shared.u64 %rd59, [%rd129];
setp.ge.s64	%p89, %rd59, %rd58;
@%p89 bra BB13_111;

cvt.u64.u32	%rd580, %r23;
add.s64 %rd582, %rd96, %rd580;
ld.shared.u8 %rs86, [%rd582];
mov.u32 %r681, 1;
setp.ne.s16	%p90, %rs86, 0;
@%p90 bra BB13_112;

BB13_111:
add.s32 %r644, %r23, 2;
cvt.u64.u32	%rd583, %r644;
add.s64 %rd585, %rd96, %rd583;
ld.shared.u8 %rs87, [%rd585];
setp.eq.s16	%p91, %rs87, 0;
selp.u32	%r681, 1, 0, %p91;

BB13_112:
bfe.u32 %r474, %r16, 5, 1;
setp.ne.s32	%p92, %r681, %r474;
@%p92 bra BB13_114;

add.s32 %r646, %r23, 2;
mul.wide.u32 %rd839, %r646, 8;
mul.wide.u32 %rd838, %r23, 8;
cvt.u64.u32	%rd586, %r23;
st.shared.u64 [%rd129], %rd58;
cvt.u64.u32	%rd590, %r646;
st.shared.u64 [%rd127], %rd59;
add.s64 %rd594, %rd95, %rd838;
ld.shared.u64 %rd595, [%rd594];
add.s64 %rd596, %rd95, %rd839;
ld.shared.u64 %rd597, [%rd596];
st.shared.u64 [%rd594], %rd597;
st.shared.u64 [%rd596], %rd595;
add.s64 %rd599, %rd96, %rd586;
ld.shared.u8 %rs88, [%rd599];
add.s64 %rd600, %rd96, %rd590;
ld.shared.u8 %rs89, [%rd600];
st.shared.u8 [%rd599], %rs89;
st.shared.u8 [%rd600], %rs88;

BB13_114:
bar.sync 0;
ld.shared.u64 %rd60, [%rd107+8];
ld.shared.u64 %rd61, [%rd107];
setp.ge.s64	%p93, %rd61, %rd60;
@%p93 bra BB13_116;

cvt.u64.u32	%rd604, %r18;
add.s64 %rd606, %rd96, %rd604;
ld.shared.u8 %rs90, [%rd606];
mov.u32 %r682, 1;
setp.ne.s16	%p94, %rs90, 0;
@%p94 bra BB13_117;

BB13_116:
cvt.u64.u32	%rd607, %r18;
add.s64 %rd609, %rd96, %rd607;
ld.shared.u8 %rs91, [%rd609+1];
setp.eq.s16	%p95, %rs91, 0;
selp.u32	%r682, 1, 0, %p95;

BB13_117:
bfe.u32 %r488, %r16, 5, 1;
setp.ne.s32	%p96, %r682, %r488;
@%p96 bra BB13_119;

mul.wide.u32 %rd837, %r18, 8;
cvt.u64.u32	%rd610, %r18;
st.shared.u64 [%rd107], %rd60;
st.shared.u64 [%rd107+8], %rd61;
add.s64 %rd615, %rd95, %rd837;
ld.shared.u64 %rd616, [%rd615];
ld.shared.u64 %rd617, [%rd615+8];
st.shared.u64 [%rd615], %rd617;
st.shared.u64 [%rd615+8], %rd616;
add.s64 %rd619, %rd96, %rd610;
ld.shared.u8 %rs92, [%rd619];
ld.shared.u8 %rs93, [%rd619+1];
st.shared.u8 [%rd619], %rs93;
st.shared.u8 [%rd619+1], %rs92;

BB13_119:
bar.sync 0;
mov.u64 %rd836, _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r491, %r16, 63;
sub.s32 %r492, %r18, %r491;
add.s32 %r493, %r492, 64;
mul.wide.u32 %rd620, %r493, 8;
add.s64 %rd622, %rd836, %rd620;
mul.wide.u32 %rd623, %r492, 8;
add.s64 %rd624, %rd836, %rd623;
ld.shared.u64 %rd62, [%rd622];
ld.shared.u64 %rd63, [%rd624];
setp.ge.s64	%p97, %rd63, %rd62;
@%p97 bra BB13_121;

cvt.u64.u32	%rd625, %r492;
add.s64 %rd627, %rd96, %rd625;
ld.shared.u8 %rs94, [%rd627];
setp.ne.s16	%p98, %rs94, 0;
@%p98 bra BB13_123;

BB13_121:
add.s32 %r653, %r492, 64;
cvt.u64.u32	%rd628, %r653;
add.s64 %rd630, %rd96, %rd628;
ld.shared.u8 %rs1, [%rd630];
setp.eq.s16	%p99, %rs1, 0;
@%p99 bra BB13_123;

mul.wide.u32 %rd849, %r492, 8;
mov.u64 %rd848, _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd847, %rd848, %rd849;
mul.wide.u32 %rd824, %r493, 8;
mul.wide.u32 %rd823, %r492, 8;
cvt.u64.u32	%rd631, %r492;
st.shared.u64 [%rd847], %rd62;
st.shared.u64 [%rd622], %rd63;
add.s64 %rd639, %rd95, %rd823;
ld.shared.u64 %rd640, [%rd639];
add.s64 %rd641, %rd95, %rd824;
ld.shared.u64 %rd642, [%rd641];
st.shared.u64 [%rd639], %rd642;
st.shared.u64 [%rd641], %rd640;
add.s64 %rd644, %rd96, %rd631;
ld.shared.u8 %rs95, [%rd644];
st.shared.u8 [%rd644], %rs1;
st.shared.u8 [%rd630], %rs95;

BB13_123:
bar.sync 0;
ld.shared.u64 %rd64, [%rd471];
ld.shared.u64 %rd65, [%rd473];
setp.ge.s64	%p100, %rd65, %rd64;
@%p100 bra BB13_125;

cvt.u64.u32	%rd651, %r59;
add.s64 %rd653, %rd96, %rd651;
ld.shared.u8 %rs96, [%rd653];
setp.ne.s16	%p101, %rs96, 0;
@%p101 bra BB13_127;

BB13_125:
add.s32 %r621, %r59, 32;
cvt.u64.u32	%rd654, %r621;
add.s64 %rd656, %rd96, %rd654;
ld.shared.u8 %rs2, [%rd656];
setp.eq.s16	%p102, %rs2, 0;
@%p102 bra BB13_127;

add.s32 %r622, %r59, 32;
mul.wide.u32 %rd826, %r622, 8;
mul.wide.u32 %rd825, %r59, 8;
cvt.u64.u32	%rd657, %r59;
st.shared.u64 [%rd473], %rd64;
st.shared.u64 [%rd471], %rd65;
add.s64 %rd665, %rd95, %rd825;
ld.shared.u64 %rd666, [%rd665];
add.s64 %rd667, %rd95, %rd826;
ld.shared.u64 %rd668, [%rd667];
st.shared.u64 [%rd665], %rd668;
st.shared.u64 [%rd667], %rd666;
add.s64 %rd670, %rd96, %rd657;
ld.shared.u8 %rs97, [%rd670];
st.shared.u8 [%rd670], %rs2;
st.shared.u8 [%rd656], %rs97;

BB13_127:
bar.sync 0;
ld.shared.u64 %rd66, [%rd346];
ld.shared.u64 %rd67, [%rd348];
setp.ge.s64	%p103, %rd67, %rd66;
@%p103 bra BB13_129;

cvt.u64.u32	%rd677, %r47;
add.s64 %rd679, %rd96, %rd677;
ld.shared.u8 %rs98, [%rd679];
setp.ne.s16	%p104, %rs98, 0;
@%p104 bra BB13_131;

BB13_129:
add.s32 %r623, %r47, 16;
cvt.u64.u32	%rd680, %r623;
add.s64 %rd682, %rd96, %rd680;
ld.shared.u8 %rs3, [%rd682];
setp.eq.s16	%p105, %rs3, 0;
@%p105 bra BB13_131;

add.s32 %r624, %r47, 16;
mul.wide.u32 %rd828, %r624, 8;
mul.wide.u32 %rd827, %r47, 8;
cvt.u64.u32	%rd683, %r47;
st.shared.u64 [%rd348], %rd66;
st.shared.u64 [%rd346], %rd67;
add.s64 %rd691, %rd95, %rd827;
ld.shared.u64 %rd692, [%rd691];
add.s64 %rd693, %rd95, %rd828;
ld.shared.u64 %rd694, [%rd693];
st.shared.u64 [%rd691], %rd694;
st.shared.u64 [%rd693], %rd692;
add.s64 %rd696, %rd96, %rd683;
ld.shared.u8 %rs99, [%rd696];
st.shared.u8 [%rd696], %rs3;
st.shared.u8 [%rd682], %rs99;

BB13_131:
bar.sync 0;
ld.shared.u64 %rd68, [%rd247];
ld.shared.u64 %rd69, [%rd249];
setp.ge.s64	%p106, %rd69, %rd68;
@%p106 bra BB13_133;

cvt.u64.u32	%rd703, %r37;
add.s64 %rd705, %rd96, %rd703;
ld.shared.u8 %rs100, [%rd705];
setp.ne.s16	%p107, %rs100, 0;
@%p107 bra BB13_135;

BB13_133:
add.s32 %r625, %r37, 8;
cvt.u64.u32	%rd706, %r625;
add.s64 %rd708, %rd96, %rd706;
ld.shared.u8 %rs4, [%rd708];
setp.eq.s16	%p108, %rs4, 0;
@%p108 bra BB13_135;

add.s32 %r626, %r37, 8;
mul.wide.u32 %rd830, %r626, 8;
mul.wide.u32 %rd829, %r37, 8;
cvt.u64.u32	%rd709, %r37;
st.shared.u64 [%rd249], %rd68;
st.shared.u64 [%rd247], %rd69;
add.s64 %rd717, %rd95, %rd829;
ld.shared.u64 %rd718, [%rd717];
add.s64 %rd719, %rd95, %rd830;
ld.shared.u64 %rd720, [%rd719];
st.shared.u64 [%rd717], %rd720;
st.shared.u64 [%rd719], %rd718;
add.s64 %rd722, %rd96, %rd709;
ld.shared.u8 %rs101, [%rd722];
st.shared.u8 [%rd722], %rs4;
st.shared.u8 [%rd708], %rs101;

BB13_135:
bar.sync 0;
ld.shared.u64 %rd70, [%rd174];
ld.shared.u64 %rd71, [%rd176];
setp.ge.s64	%p109, %rd71, %rd70;
@%p109 bra BB13_137;

cvt.u64.u32	%rd729, %r29;
add.s64 %rd731, %rd96, %rd729;
ld.shared.u8 %rs102, [%rd731];
setp.ne.s16	%p110, %rs102, 0;
@%p110 bra BB13_139;

BB13_137:
add.s32 %r627, %r29, 4;
cvt.u64.u32	%rd732, %r627;
add.s64 %rd734, %rd96, %rd732;
ld.shared.u8 %rs5, [%rd734];
setp.eq.s16	%p111, %rs5, 0;
@%p111 bra BB13_139;

add.s32 %r628, %r29, 4;
mul.wide.u32 %rd832, %r628, 8;
mul.wide.u32 %rd831, %r29, 8;
cvt.u64.u32	%rd735, %r29;
st.shared.u64 [%rd176], %rd70;
st.shared.u64 [%rd174], %rd71;
add.s64 %rd743, %rd95, %rd831;
ld.shared.u64 %rd744, [%rd743];
add.s64 %rd745, %rd95, %rd832;
ld.shared.u64 %rd746, [%rd745];
st.shared.u64 [%rd743], %rd746;
st.shared.u64 [%rd745], %rd744;
add.s64 %rd748, %rd96, %rd735;
ld.shared.u8 %rs103, [%rd748];
st.shared.u8 [%rd748], %rs5;
st.shared.u8 [%rd734], %rs103;

BB13_139:
bar.sync 0;
ld.shared.u64 %rd72, [%rd127];
ld.shared.u64 %rd73, [%rd129];
setp.ge.s64	%p112, %rd73, %rd72;
@%p112 bra BB13_141;

cvt.u64.u32	%rd755, %r23;
add.s64 %rd757, %rd96, %rd755;
ld.shared.u8 %rs104, [%rd757];
setp.ne.s16	%p113, %rs104, 0;
@%p113 bra BB13_143;

BB13_141:
add.s32 %r629, %r23, 2;
cvt.u64.u32	%rd758, %r629;
add.s64 %rd760, %rd96, %rd758;
ld.shared.u8 %rs6, [%rd760];
setp.eq.s16	%p114, %rs6, 0;
@%p114 bra BB13_143;

add.s32 %r630, %r23, 2;
mul.wide.u32 %rd834, %r630, 8;
mul.wide.u32 %rd833, %r23, 8;
cvt.u64.u32	%rd761, %r23;
st.shared.u64 [%rd129], %rd72;
st.shared.u64 [%rd127], %rd73;
add.s64 %rd769, %rd95, %rd833;
ld.shared.u64 %rd770, [%rd769];
add.s64 %rd771, %rd95, %rd834;
ld.shared.u64 %rd772, [%rd771];
st.shared.u64 [%rd769], %rd772;
st.shared.u64 [%rd771], %rd770;
add.s64 %rd774, %rd96, %rd761;
ld.shared.u8 %rs105, [%rd774];
st.shared.u8 [%rd774], %rs6;
st.shared.u8 [%rd760], %rs105;

BB13_143:
bar.sync 0;
ld.shared.u64 %rd74, [%rd107+8];
ld.shared.u64 %rd75, [%rd107];
setp.ge.s64	%p115, %rd75, %rd74;
@%p115 bra BB13_145;

cvt.u64.u32	%rd779, %r18;
add.s64 %rd781, %rd96, %rd779;
ld.shared.u8 %rs106, [%rd781];
setp.ne.s16	%p116, %rs106, 0;
@%p116 bra BB13_147;

BB13_145:
cvt.u64.u32	%rd782, %r18;
add.s64 %rd784, %rd96, %rd782;
ld.shared.u8 %rs7, [%rd784+1];
setp.eq.s16	%p117, %rs7, 0;
@%p117 bra BB13_147;

mov.u32 %r632, %tid.x;
shl.b32 %r631, %r632, 1;
mul.wide.u32 %rd835, %r631, 8;
st.shared.u64 [%rd107], %rd74;
st.shared.u64 [%rd107+8], %rd75;
add.s64 %rd790, %rd95, %rd835;
ld.shared.u64 %rd791, [%rd790];
ld.shared.u64 %rd792, [%rd790+8];
st.shared.u64 [%rd790], %rd792;
st.shared.u64 [%rd790+8], %rd791;
ld.shared.u8 %rs107, [%rd784];
st.shared.u8 [%rd784], %rs7;
st.shared.u8 [%rd784+1], %rs107;

BB13_147:
ld.param.u32 %r645, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
setp.lt.u32	%p120, %r16, %r645;
bar.sync 0;
@!%p120 bra BB13_149;
bra.uni BB13_148;

BB13_148:
ld.param.u32 %r651, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r640, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
mov.u32 %r639, %tid.x;
ld.shared.u64 %rd798, [%rd13];
mad.lo.s32 %r613, %r639, %r640, %r4;
cvta.to.global.u64 %rd799, %rd8;
mul.wide.u32 %rd800, %r613, 8;
add.s64 %rd801, %rd799, %rd800;
st.global.u64 [%rd801], %rd798;
ld.shared.u64 %rd804, [%rd14];
ld.local.u64 %rd805, [%rd2];
cvta.to.global.u64 %rd806, %rd805;
mad.lo.s32 %r614, %r639, %r651, %r15;
mul.wide.u32 %rd807, %r614, 8;
add.s64 %rd808, %rd806, %rd807;
st.global.u64 [%rd808], %rd804;

BB13_149:
mov.u32 %r635, %tid.x;
ld.param.u32 %r634, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
add.s32 %r633, %r635, 64;
setp.ge.u32	%p119, %r633, %r634;
@%p119 bra BB13_151;

ld.param.u32 %r650, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u32 %r638, %tid.x;
add.s32 %r637, %r638, 64;
ld.param.u32 %r636, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u64 %rd812, [%rd13+512];
mad.lo.s32 %r619, %r637, %r636, %r4;
cvta.to.global.u64 %rd813, %rd8;
mul.wide.u32 %rd814, %r619, 8;
add.s64 %rd815, %rd813, %rd814;
st.global.u64 [%rd815], %rd812;
ld.shared.u64 %rd818, [%rd14+512];
ld.local.u64 %rd819, [%rd2];
cvta.to.global.u64 %rd820, %rd819;
mad.lo.s32 %r620, %r637, %r650, %r15;
mul.wide.u32 %rd821, %r620, 8;
add.s64 %rd822, %rd820, %rd821;
st.global.u64 [%rd822], %rd818;

BB13_151:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot14[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<69>;
.reg .b16 %rs<58>;
.reg .b32 %r<360>;
.reg .b64 %rd<487>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[256];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[256];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[32];

mov.u64 %rd486, __local_depot14;
cvta.local.u64 %SP, %rd486;
ld.param.u32 %r48, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r49, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r50, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r51, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd3, _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd50, %SP, 0;
cvta.to.local.u64 %rd2, %rd50;
mov.u32 %r346, 0;
mov.pred %p4, 0;
@%p4 bra BB14_2;

BB14_1:
mul.wide.s32 %rd51, %r346, 8;
add.s64 %rd52, %rd3, %rd51;
ld.param.u64 %rd53, [%rd52];
add.s64 %rd54, %rd2, %rd51;
st.local.u64 [%rd54], %rd53;
add.s32 %r346, %r346, 1;
setp.lt.u32	%p5, %r346, 27;
@%p5 bra BB14_1;

BB14_2:
mov.u32 %r53, %nctaid.y;
mov.u32 %r54, %ctaid.z;
mov.u32 %r55, %ctaid.y;
mad.lo.s32 %r56, %r53, %r54, %r55;
mov.u32 %r57, %nctaid.x;
mov.u32 %r58, %ctaid.x;
mad.lo.s32 %r348, %r56, %r57, %r58;
setp.ge.u32	%p6, %r348, %r48;
@%p6 bra BB14_88;

ld.param.u32 %r60, [%rd1+12];
ld.param.u32 %r61, [%rd1+112];
rem.u32 %r62, %r348, %r60;
mul.lo.s32 %r63, %r61, %r62;
div.u32 %r64, %r348, %r60;
ld.param.u32 %r65, [%rd1+108];
mad.lo.s32 %r4, %r65, %r64, %r63;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r347, %r5, -1;
mov.u32 %r349, 0;
setp.lt.s32	%p7, %r347, 1;
@%p7 bra BB14_6;

mul.wide.s32 %rd55, %r5, 4;
add.s64 %rd478, %rd2, %rd55;
mov.u32 %r349, 0;

BB14_5:
ld.local.u32 %r67, [%rd478+4];
rem.u32 %r68, %r348, %r67;
ld.local.u32 %r69, [%rd478+104];
mad.lo.s32 %r349, %r69, %r68, %r349;
div.u32 %r348, %r348, %r67;
add.s64 %rd478, %rd478, -4;
add.s32 %r347, %r347, -1;
setp.gt.s32	%p8, %r347, 0;
@%p8 bra BB14_5;

BB14_6:
ld.param.u64 %rd8, [%rd1];
ld.local.u32 %r70, [%rd2+108];
mad.lo.s32 %r15, %r70, %r348, %r349;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 16;
setp.lt.u32	%p1, %r16, %r49;
mov.u64 %rd56, 0;
setp.ge.u32	%p9, %r16, %r49;
mov.u64 %rd485, %rd56;
@%p9 bra BB14_8;

cvta.to.global.u64 %rd57, %rd8;
mad.lo.s32 %r71, %r16, %r50, %r4;
mul.wide.u32 %rd58, %r71, 8;
add.s64 %rd59, %rd57, %rd58;
ld.global.u64 %rd9, [%rd59];
mov.u64 %rd485, %rd9;

BB14_8:
mov.u64 %rd10, %rd485;
mov.u64 %rd484, %rd56;
@%p9 bra BB14_10;

ld.local.u64 %rd61, [%rd2];
cvta.to.global.u64 %rd62, %rd61;
mad.lo.s32 %r72, %r16, %r51, %r15;
mul.wide.u32 %rd63, %r72, 8;
add.s64 %rd64, %rd62, %rd63;
ld.global.u64 %rd484, [%rd64];

BB14_10:
selp.u16	%rs6, 1, 0, %p1;
cvt.s64.s32	%rd66, %r16;
mul.wide.s32 %rd67, %r16, 8;
mov.u64 %rd68, _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd13, %rd68, %rd67;
st.shared.u64 [%rd13], %rd10;
mov.u64 %rd69, _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd14, %rd69, %rd67;
st.shared.u64 [%rd14], %rd484;
mov.u64 %rd70, _Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd15, %rd70, %rd66;
st.shared.u8 [%rd15], %rs6;
setp.lt.u32	%p2, %r17, %r49;
setp.ge.u32	%p11, %r17, %r49;
mov.u64 %rd483, %rd56;
@%p11 bra BB14_12;

cvta.to.global.u64 %rd71, %rd8;
mad.lo.s32 %r73, %r17, %r50, %r4;
mul.wide.u32 %rd72, %r73, 8;
add.s64 %rd73, %rd71, %rd72;
ld.global.u64 %rd483, [%rd73];

BB14_12:
mov.u64 %rd482, %rd56;
@%p11 bra BB14_14;

ld.local.u64 %rd75, [%rd2];
cvta.to.global.u64 %rd76, %rd75;
mad.lo.s32 %r74, %r17, %r51, %r15;
mul.wide.u32 %rd77, %r74, 8;
add.s64 %rd78, %rd76, %rd77;
ld.global.u64 %rd482, [%rd78];

BB14_14:
selp.u16	%rs7, 1, 0, %p2;
st.shared.u64 [%rd13+128], %rd483;
st.shared.u64 [%rd14+128], %rd482;
st.shared.u8 [%rd15+16], %rs7;
shl.b32 %r18, %r16, 1;
bar.sync 0;
mul.wide.u32 %rd79, %r18, 8;
add.s64 %rd81, %rd68, %rd79;
ld.shared.u64 %rd20, [%rd81+8];
ld.shared.u64 %rd21, [%rd81];
setp.le.s64	%p13, %rd21, %rd20;
@%p13 bra BB14_16;

cvt.u64.u32	%rd82, %r18;
add.s64 %rd84, %rd70, %rd82;
ld.shared.u8 %rs8, [%rd84];
mov.u32 %r350, 1;
setp.ne.s16	%p14, %rs8, 0;
@%p14 bra BB14_17;

BB14_16:
cvt.u64.u32	%rd85, %r18;
add.s64 %rd87, %rd70, %rd85;
ld.shared.u8 %rs9, [%rd87+1];
setp.eq.s16	%p15, %rs9, 0;
selp.u32	%r350, 1, 0, %p15;

BB14_17:
and.b32 %r81, %r16, 1;
setp.ne.s32	%p16, %r350, %r81;
@%p16 bra BB14_19;

add.s64 %rd90, %rd69, %rd79;
cvt.u64.u32	%rd91, %r18;
st.shared.u64 [%rd81], %rd20;
st.shared.u64 [%rd81+8], %rd21;
ld.shared.u64 %rd95, [%rd90];
ld.shared.u64 %rd96, [%rd90+8];
st.shared.u64 [%rd90], %rd96;
st.shared.u64 [%rd90+8], %rd95;
add.s64 %rd98, %rd70, %rd91;
ld.shared.u8 %rs10, [%rd98];
ld.shared.u8 %rs11, [%rd98+1];
st.shared.u8 [%rd98], %rs11;
st.shared.u8 [%rd98+1], %rs10;

BB14_19:
bar.sync 0;
sub.s32 %r23, %r18, %r81;
add.s32 %r87, %r23, 2;
mul.wide.u32 %rd99, %r87, 8;
add.s64 %rd101, %rd68, %rd99;
mul.wide.u32 %rd102, %r23, 8;
add.s64 %rd103, %rd68, %rd102;
ld.shared.u64 %rd22, [%rd101];
ld.shared.u64 %rd23, [%rd103];
setp.le.s64	%p17, %rd23, %rd22;
@%p17 bra BB14_21;

cvt.u64.u32	%rd104, %r23;
add.s64 %rd106, %rd70, %rd104;
ld.shared.u8 %rs12, [%rd106];
mov.u32 %r351, 1;
setp.ne.s16	%p18, %rs12, 0;
@%p18 bra BB14_22;

BB14_21:
cvt.u64.u32	%rd107, %r87;
add.s64 %rd109, %rd70, %rd107;
ld.shared.u8 %rs13, [%rd109];
setp.eq.s16	%p19, %rs13, 0;
selp.u32	%r351, 1, 0, %p19;

BB14_22:
bfe.u32 %r99, %r16, 1, 1;
setp.ne.s32	%p20, %r351, %r99;
@%p20 bra BB14_24;

add.s64 %rd112, %rd69, %rd102;
add.s64 %rd114, %rd69, %rd99;
cvt.u64.u32	%rd115, %r23;
st.shared.u64 [%rd103], %rd22;
cvt.u64.u32	%rd119, %r87;
st.shared.u64 [%rd101], %rd23;
ld.shared.u64 %rd122, [%rd112];
ld.shared.u64 %rd123, [%rd114];
st.shared.u64 [%rd112], %rd123;
st.shared.u64 [%rd114], %rd122;
add.s64 %rd125, %rd70, %rd115;
ld.shared.u8 %rs14, [%rd125];
add.s64 %rd126, %rd70, %rd119;
ld.shared.u8 %rs15, [%rd126];
st.shared.u8 [%rd125], %rs15;
st.shared.u8 [%rd126], %rs14;

BB14_24:
bar.sync 0;
ld.shared.u64 %rd24, [%rd81+8];
ld.shared.u64 %rd25, [%rd81];
setp.le.s64	%p21, %rd25, %rd24;
@%p21 bra BB14_26;

cvt.u64.u32	%rd130, %r18;
add.s64 %rd132, %rd70, %rd130;
ld.shared.u8 %rs16, [%rd132];
mov.u32 %r352, 1;
setp.ne.s16	%p22, %rs16, 0;
@%p22 bra BB14_27;

BB14_26:
cvt.u64.u32	%rd133, %r18;
add.s64 %rd135, %rd70, %rd133;
ld.shared.u8 %rs17, [%rd135+1];
setp.eq.s16	%p23, %rs17, 0;
selp.u32	%r352, 1, 0, %p23;

BB14_27:
bfe.u32 %r114, %r16, 1, 1;
setp.ne.s32	%p24, %r352, %r114;
@%p24 bra BB14_29;

cvt.u64.u32	%rd136, %r18;
st.shared.u64 [%rd81], %rd24;
st.shared.u64 [%rd81+8], %rd25;
add.s64 %rd141, %rd69, %rd79;
ld.shared.u64 %rd142, [%rd141];
ld.shared.u64 %rd143, [%rd141+8];
st.shared.u64 [%rd141], %rd143;
st.shared.u64 [%rd141+8], %rd142;
add.s64 %rd145, %rd70, %rd136;
ld.shared.u8 %rs18, [%rd145];
ld.shared.u8 %rs19, [%rd145+1];
st.shared.u8 [%rd145], %rs19;
st.shared.u8 [%rd145+1], %rs18;

BB14_29:
bar.sync 0;
and.b32 %r117, %r16, 3;
sub.s32 %r29, %r18, %r117;
add.s32 %r119, %r29, 4;
mul.wide.u32 %rd146, %r119, 8;
add.s64 %rd148, %rd68, %rd146;
mul.wide.u32 %rd149, %r29, 8;
add.s64 %rd150, %rd68, %rd149;
ld.shared.u64 %rd26, [%rd148];
ld.shared.u64 %rd27, [%rd150];
setp.le.s64	%p25, %rd27, %rd26;
@%p25 bra BB14_31;

cvt.u64.u32	%rd151, %r29;
add.s64 %rd153, %rd70, %rd151;
ld.shared.u8 %rs20, [%rd153];
mov.u32 %r353, 1;
setp.ne.s16	%p26, %rs20, 0;
@%p26 bra BB14_32;

BB14_31:
cvt.u64.u32	%rd154, %r119;
add.s64 %rd156, %rd70, %rd154;
ld.shared.u8 %rs21, [%rd156];
setp.eq.s16	%p27, %rs21, 0;
selp.u32	%r353, 1, 0, %p27;

BB14_32:
bfe.u32 %r131, %r16, 2, 1;
setp.ne.s32	%p28, %r353, %r131;
@%p28 bra BB14_34;

add.s64 %rd159, %rd69, %rd149;
add.s64 %rd161, %rd69, %rd146;
cvt.u64.u32	%rd162, %r29;
st.shared.u64 [%rd150], %rd26;
cvt.u64.u32	%rd166, %r119;
st.shared.u64 [%rd148], %rd27;
ld.shared.u64 %rd169, [%rd159];
ld.shared.u64 %rd170, [%rd161];
st.shared.u64 [%rd159], %rd170;
st.shared.u64 [%rd161], %rd169;
add.s64 %rd172, %rd70, %rd162;
ld.shared.u8 %rs22, [%rd172];
add.s64 %rd173, %rd70, %rd166;
ld.shared.u8 %rs23, [%rd173];
st.shared.u8 [%rd172], %rs23;
st.shared.u8 [%rd173], %rs22;

BB14_34:
bar.sync 0;
ld.shared.u64 %rd28, [%rd101];
ld.shared.u64 %rd29, [%rd103];
setp.le.s64	%p29, %rd29, %rd28;
@%p29 bra BB14_36;

cvt.u64.u32	%rd179, %r23;
add.s64 %rd181, %rd70, %rd179;
ld.shared.u8 %rs24, [%rd181];
mov.u32 %r354, 1;
setp.ne.s16	%p30, %rs24, 0;
@%p30 bra BB14_37;

BB14_36:
cvt.u64.u32	%rd182, %r87;
add.s64 %rd184, %rd70, %rd182;
ld.shared.u8 %rs25, [%rd184];
setp.eq.s16	%p31, %rs25, 0;
selp.u32	%r354, 1, 0, %p31;

BB14_37:
bfe.u32 %r154, %r16, 2, 1;
setp.ne.s32	%p32, %r354, %r154;
@%p32 bra BB14_39;

cvt.u64.u32	%rd185, %r23;
st.shared.u64 [%rd103], %rd28;
cvt.u64.u32	%rd189, %r87;
st.shared.u64 [%rd101], %rd29;
add.s64 %rd193, %rd69, %rd102;
ld.shared.u64 %rd194, [%rd193];
add.s64 %rd195, %rd69, %rd99;
ld.shared.u64 %rd196, [%rd195];
st.shared.u64 [%rd193], %rd196;
st.shared.u64 [%rd195], %rd194;
add.s64 %rd198, %rd70, %rd185;
ld.shared.u8 %rs26, [%rd198];
add.s64 %rd199, %rd70, %rd189;
ld.shared.u8 %rs27, [%rd199];
st.shared.u8 [%rd198], %rs27;
st.shared.u8 [%rd199], %rs26;

BB14_39:
bar.sync 0;
ld.shared.u64 %rd30, [%rd81+8];
ld.shared.u64 %rd31, [%rd81];
setp.le.s64	%p33, %rd31, %rd30;
@%p33 bra BB14_41;

cvt.u64.u32	%rd203, %r18;
add.s64 %rd205, %rd70, %rd203;
ld.shared.u8 %rs28, [%rd205];
mov.u32 %r355, 1;
setp.ne.s16	%p34, %rs28, 0;
@%p34 bra BB14_42;

BB14_41:
cvt.u64.u32	%rd206, %r18;
add.s64 %rd208, %rd70, %rd206;
ld.shared.u8 %rs29, [%rd208+1];
setp.eq.s16	%p35, %rs29, 0;
selp.u32	%r355, 1, 0, %p35;

BB14_42:
bfe.u32 %r168, %r16, 2, 1;
setp.ne.s32	%p36, %r355, %r168;
@%p36 bra BB14_44;

cvt.u64.u32	%rd209, %r18;
st.shared.u64 [%rd81], %rd30;
st.shared.u64 [%rd81+8], %rd31;
add.s64 %rd214, %rd69, %rd79;
ld.shared.u64 %rd215, [%rd214];
ld.shared.u64 %rd216, [%rd214+8];
st.shared.u64 [%rd214], %rd216;
st.shared.u64 [%rd214+8], %rd215;
add.s64 %rd218, %rd70, %rd209;
ld.shared.u8 %rs30, [%rd218];
ld.shared.u8 %rs31, [%rd218+1];
st.shared.u8 [%rd218], %rs31;
st.shared.u8 [%rd218+1], %rs30;

BB14_44:
bar.sync 0;
and.b32 %r171, %r16, 7;
sub.s32 %r37, %r18, %r171;
add.s32 %r173, %r37, 8;
mul.wide.u32 %rd219, %r173, 8;
add.s64 %rd221, %rd68, %rd219;
mul.wide.u32 %rd222, %r37, 8;
add.s64 %rd223, %rd68, %rd222;
ld.shared.u64 %rd32, [%rd221];
ld.shared.u64 %rd33, [%rd223];
setp.le.s64	%p37, %rd33, %rd32;
@%p37 bra BB14_46;

cvt.u64.u32	%rd224, %r37;
add.s64 %rd226, %rd70, %rd224;
ld.shared.u8 %rs32, [%rd226];
mov.u32 %r356, 1;
setp.ne.s16	%p38, %rs32, 0;
@%p38 bra BB14_47;

BB14_46:
cvt.u64.u32	%rd227, %r173;
add.s64 %rd229, %rd70, %rd227;
ld.shared.u8 %rs33, [%rd229];
setp.eq.s16	%p39, %rs33, 0;
selp.u32	%r356, 1, 0, %p39;

BB14_47:
bfe.u32 %r185, %r16, 3, 1;
setp.ne.s32	%p40, %r356, %r185;
@%p40 bra BB14_49;

mul.wide.u32 %rd477, %r37, 8;
add.s64 %rd232, %rd69, %rd477;
add.s64 %rd234, %rd69, %rd219;
cvt.u64.u32	%rd235, %r37;
st.shared.u64 [%rd223], %rd32;
cvt.u64.u32	%rd239, %r173;
st.shared.u64 [%rd221], %rd33;
ld.shared.u64 %rd242, [%rd232];
ld.shared.u64 %rd243, [%rd234];
st.shared.u64 [%rd232], %rd243;
st.shared.u64 [%rd234], %rd242;
add.s64 %rd245, %rd70, %rd235;
ld.shared.u8 %rs34, [%rd245];
add.s64 %rd246, %rd70, %rd239;
ld.shared.u8 %rs35, [%rd246];
st.shared.u8 [%rd245], %rs35;
st.shared.u8 [%rd246], %rs34;

BB14_49:
bar.sync 0;
ld.shared.u64 %rd34, [%rd148];
ld.shared.u64 %rd35, [%rd150];
setp.le.s64	%p41, %rd35, %rd34;
@%p41 bra BB14_51;

cvt.u64.u32	%rd252, %r29;
add.s64 %rd254, %rd70, %rd252;
ld.shared.u8 %rs36, [%rd254];
mov.u32 %r357, 1;
setp.ne.s16	%p42, %rs36, 0;
@%p42 bra BB14_52;

BB14_51:
cvt.u64.u32	%rd255, %r119;
add.s64 %rd257, %rd70, %rd255;
ld.shared.u8 %rs37, [%rd257];
setp.eq.s16	%p43, %rs37, 0;
selp.u32	%r357, 1, 0, %p43;

BB14_52:
bfe.u32 %r208, %r16, 3, 1;
setp.ne.s32	%p44, %r357, %r208;
@%p44 bra BB14_54;

mul.wide.u32 %rd476, %r29, 8;
cvt.u64.u32	%rd258, %r29;
st.shared.u64 [%rd150], %rd34;
cvt.u64.u32	%rd262, %r119;
st.shared.u64 [%rd148], %rd35;
add.s64 %rd266, %rd69, %rd476;
ld.shared.u64 %rd267, [%rd266];
add.s64 %rd268, %rd69, %rd146;
ld.shared.u64 %rd269, [%rd268];
st.shared.u64 [%rd266], %rd269;
st.shared.u64 [%rd268], %rd267;
add.s64 %rd271, %rd70, %rd258;
ld.shared.u8 %rs38, [%rd271];
add.s64 %rd272, %rd70, %rd262;
ld.shared.u8 %rs39, [%rd272];
st.shared.u8 [%rd271], %rs39;
st.shared.u8 [%rd272], %rs38;

BB14_54:
bar.sync 0;
ld.shared.u64 %rd36, [%rd101];
ld.shared.u64 %rd37, [%rd103];
setp.le.s64	%p45, %rd37, %rd36;
@%p45 bra BB14_56;

cvt.u64.u32	%rd278, %r23;
add.s64 %rd280, %rd70, %rd278;
ld.shared.u8 %rs40, [%rd280];
mov.u32 %r358, 1;
setp.ne.s16	%p46, %rs40, 0;
@%p46 bra BB14_57;

BB14_56:
cvt.u64.u32	%rd281, %r87;
add.s64 %rd283, %rd70, %rd281;
ld.shared.u8 %rs41, [%rd283];
setp.eq.s16	%p47, %rs41, 0;
selp.u32	%r358, 1, 0, %p47;

BB14_57:
bfe.u32 %r230, %r16, 3, 1;
setp.ne.s32	%p48, %r358, %r230;
@%p48 bra BB14_59;

mul.wide.u32 %rd475, %r23, 8;
cvt.u64.u32	%rd284, %r23;
st.shared.u64 [%rd103], %rd36;
cvt.u64.u32	%rd288, %r87;
st.shared.u64 [%rd101], %rd37;
add.s64 %rd292, %rd69, %rd475;
ld.shared.u64 %rd293, [%rd292];
add.s64 %rd294, %rd69, %rd99;
ld.shared.u64 %rd295, [%rd294];
st.shared.u64 [%rd292], %rd295;
st.shared.u64 [%rd294], %rd293;
add.s64 %rd297, %rd70, %rd284;
ld.shared.u8 %rs42, [%rd297];
add.s64 %rd298, %rd70, %rd288;
ld.shared.u8 %rs43, [%rd298];
st.shared.u8 [%rd297], %rs43;
st.shared.u8 [%rd298], %rs42;

BB14_59:
bar.sync 0;
ld.shared.u64 %rd38, [%rd81+8];
ld.shared.u64 %rd39, [%rd81];
setp.le.s64	%p49, %rd39, %rd38;
@%p49 bra BB14_61;

cvt.u64.u32	%rd302, %r18;
add.s64 %rd304, %rd70, %rd302;
ld.shared.u8 %rs44, [%rd304];
mov.u32 %r359, 1;
setp.ne.s16	%p50, %rs44, 0;
@%p50 bra BB14_62;

BB14_61:
cvt.u64.u32	%rd305, %r18;
add.s64 %rd307, %rd70, %rd305;
ld.shared.u8 %rs45, [%rd307+1];
setp.eq.s16	%p51, %rs45, 0;
selp.u32	%r359, 1, 0, %p51;

BB14_62:
bfe.u32 %r244, %r16, 3, 1;
setp.ne.s32	%p52, %r359, %r244;
@%p52 bra BB14_64;

cvt.u64.u32	%rd308, %r18;
st.shared.u64 [%rd81], %rd38;
st.shared.u64 [%rd81+8], %rd39;
add.s64 %rd313, %rd69, %rd79;
ld.shared.u64 %rd314, [%rd313];
ld.shared.u64 %rd315, [%rd313+8];
st.shared.u64 [%rd313], %rd315;
st.shared.u64 [%rd313+8], %rd314;
add.s64 %rd317, %rd70, %rd308;
ld.shared.u8 %rs46, [%rd317];
ld.shared.u8 %rs47, [%rd317+1];
st.shared.u8 [%rd317], %rs47;
st.shared.u8 [%rd317+1], %rs46;

BB14_64:
bar.sync 0;
and.b32 %r247, %r16, 15;
sub.s32 %r248, %r18, %r247;
add.s32 %r249, %r248, 16;
mul.wide.u32 %rd318, %r249, 8;
add.s64 %rd320, %rd68, %rd318;
mul.wide.u32 %rd321, %r248, 8;
add.s64 %rd322, %rd68, %rd321;
ld.shared.u64 %rd40, [%rd320];
ld.shared.u64 %rd41, [%rd322];
setp.le.s64	%p53, %rd41, %rd40;
@%p53 bra BB14_66;

cvt.u64.u32	%rd323, %r248;
add.s64 %rd325, %rd70, %rd323;
ld.shared.u8 %rs48, [%rd325];
setp.ne.s16	%p54, %rs48, 0;
@%p54 bra BB14_68;

BB14_66:
cvt.u64.u32	%rd326, %r249;
add.s64 %rd328, %rd70, %rd326;
ld.shared.u8 %rs1, [%rd328];
setp.eq.s16	%p55, %rs1, 0;
@%p55 bra BB14_68;

mul.wide.u32 %rd470, %r249, 8;
mul.wide.u32 %rd469, %r248, 8;
cvt.u64.u32	%rd329, %r248;
st.shared.u64 [%rd322], %rd40;
st.shared.u64 [%rd320], %rd41;
add.s64 %rd337, %rd69, %rd469;
ld.shared.u64 %rd338, [%rd337];
add.s64 %rd339, %rd69, %rd470;
ld.shared.u64 %rd340, [%rd339];
st.shared.u64 [%rd337], %rd340;
st.shared.u64 [%rd339], %rd338;
add.s64 %rd342, %rd70, %rd329;
ld.shared.u8 %rs49, [%rd342];
st.shared.u8 [%rd342], %rs1;
st.shared.u8 [%rd328], %rs49;

BB14_68:
bar.sync 0;
ld.shared.u64 %rd42, [%rd221];
ld.shared.u64 %rd43, [%rd223];
setp.le.s64	%p56, %rd43, %rd42;
@%p56 bra BB14_70;

cvt.u64.u32	%rd349, %r37;
add.s64 %rd351, %rd70, %rd349;
ld.shared.u8 %rs50, [%rd351];
setp.ne.s16	%p57, %rs50, 0;
@%p57 bra BB14_72;

BB14_70:
add.s32 %r339, %r37, 8;
cvt.u64.u32	%rd352, %r339;
add.s64 %rd354, %rd70, %rd352;
ld.shared.u8 %rs2, [%rd354];
setp.eq.s16	%p58, %rs2, 0;
@%p58 bra BB14_72;

mul.wide.u32 %rd471, %r37, 8;
cvt.u64.u32	%rd355, %r37;
st.shared.u64 [%rd223], %rd42;
st.shared.u64 [%rd221], %rd43;
add.s64 %rd363, %rd69, %rd471;
ld.shared.u64 %rd364, [%rd363];
add.s64 %rd365, %rd69, %rd219;
ld.shared.u64 %rd366, [%rd365];
st.shared.u64 [%rd363], %rd366;
st.shared.u64 [%rd365], %rd364;
add.s64 %rd368, %rd70, %rd355;
ld.shared.u8 %rs51, [%rd368];
st.shared.u8 [%rd368], %rs2;
st.shared.u8 [%rd354], %rs51;

BB14_72:
bar.sync 0;
ld.shared.u64 %rd44, [%rd148];
ld.shared.u64 %rd45, [%rd150];
setp.le.s64	%p59, %rd45, %rd44;
@%p59 bra BB14_74;

cvt.u64.u32	%rd375, %r29;
add.s64 %rd377, %rd70, %rd375;
ld.shared.u8 %rs52, [%rd377];
setp.ne.s16	%p60, %rs52, 0;
@%p60 bra BB14_76;

BB14_74:
add.s32 %r340, %r29, 4;
cvt.u64.u32	%rd378, %r340;
add.s64 %rd380, %rd70, %rd378;
ld.shared.u8 %rs3, [%rd380];
setp.eq.s16	%p61, %rs3, 0;
@%p61 bra BB14_76;

mul.wide.u32 %rd472, %r29, 8;
cvt.u64.u32	%rd381, %r29;
st.shared.u64 [%rd150], %rd44;
st.shared.u64 [%rd148], %rd45;
add.s64 %rd389, %rd69, %rd472;
ld.shared.u64 %rd390, [%rd389];
add.s64 %rd391, %rd69, %rd146;
ld.shared.u64 %rd392, [%rd391];
st.shared.u64 [%rd389], %rd392;
st.shared.u64 [%rd391], %rd390;
add.s64 %rd394, %rd70, %rd381;
ld.shared.u8 %rs53, [%rd394];
st.shared.u8 [%rd394], %rs3;
st.shared.u8 [%rd380], %rs53;

BB14_76:
bar.sync 0;
ld.shared.u64 %rd46, [%rd101];
ld.shared.u64 %rd47, [%rd103];
setp.le.s64	%p62, %rd47, %rd46;
@%p62 bra BB14_78;

cvt.u64.u32	%rd401, %r23;
add.s64 %rd403, %rd70, %rd401;
ld.shared.u8 %rs54, [%rd403];
setp.ne.s16	%p63, %rs54, 0;
@%p63 bra BB14_80;

BB14_78:
add.s32 %r341, %r23, 2;
cvt.u64.u32	%rd404, %r341;
add.s64 %rd406, %rd70, %rd404;
ld.shared.u8 %rs4, [%rd406];
setp.eq.s16	%p64, %rs4, 0;
@%p64 bra BB14_80;

add.s32 %r342, %r23, 2;
mul.wide.u32 %rd474, %r342, 8;
mul.wide.u32 %rd473, %r23, 8;
cvt.u64.u32	%rd407, %r23;
st.shared.u64 [%rd103], %rd46;
st.shared.u64 [%rd101], %rd47;
add.s64 %rd415, %rd69, %rd473;
ld.shared.u64 %rd416, [%rd415];
add.s64 %rd417, %rd69, %rd474;
ld.shared.u64 %rd418, [%rd417];
st.shared.u64 [%rd415], %rd418;
st.shared.u64 [%rd417], %rd416;
add.s64 %rd420, %rd70, %rd407;
ld.shared.u8 %rs55, [%rd420];
st.shared.u8 [%rd420], %rs4;
st.shared.u8 [%rd406], %rs55;

BB14_80:
bar.sync 0;
ld.shared.u64 %rd48, [%rd81+8];
ld.shared.u64 %rd49, [%rd81];
setp.le.s64	%p65, %rd49, %rd48;
@%p65 bra BB14_82;

cvt.u64.u32	%rd425, %r18;
add.s64 %rd427, %rd70, %rd425;
ld.shared.u8 %rs56, [%rd427];
setp.ne.s16	%p66, %rs56, 0;
@%p66 bra BB14_84;

BB14_82:
cvt.u64.u32	%rd428, %r18;
add.s64 %rd430, %rd70, %rd428;
ld.shared.u8 %rs5, [%rd430+1];
setp.eq.s16	%p67, %rs5, 0;
@%p67 bra BB14_84;

st.shared.u64 [%rd81], %rd48;
st.shared.u64 [%rd81+8], %rd49;
add.s64 %rd436, %rd69, %rd79;
ld.shared.u64 %rd437, [%rd436];
ld.shared.u64 %rd438, [%rd436+8];
st.shared.u64 [%rd436], %rd438;
st.shared.u64 [%rd436+8], %rd437;
ld.shared.u8 %rs57, [%rd430];
st.shared.u8 [%rd430], %rs5;
st.shared.u8 [%rd430+1], %rs57;

BB14_84:
bar.sync 0;
@!%p1 bra BB14_86;
bra.uni BB14_85;

BB14_85:
ld.param.u32 %r344, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u64 %rd444, [%rd13];
mad.lo.s32 %r331, %r16, %r344, %r4;
cvta.to.global.u64 %rd445, %rd8;
mul.wide.u32 %rd446, %r331, 8;
add.s64 %rd447, %rd445, %rd446;
st.global.u64 [%rd447], %rd444;
ld.shared.u64 %rd450, [%rd14];
ld.local.u64 %rd451, [%rd2];
cvta.to.global.u64 %rd452, %rd451;
mad.lo.s32 %r332, %r16, %r51, %r15;
mul.wide.u32 %rd453, %r332, 8;
add.s64 %rd454, %rd452, %rd453;
st.global.u64 [%rd454], %rd450;

BB14_86:
@%p11 bra BB14_88;

add.s32 %r345, %r16, 16;
ld.param.u32 %r343, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u64 %rd458, [%rd13+128];
mad.lo.s32 %r337, %r345, %r343, %r4;
cvta.to.global.u64 %rd459, %rd8;
mul.wide.u32 %rd460, %r337, 8;
add.s64 %rd461, %rd459, %rd460;
st.global.u64 [%rd461], %rd458;
ld.shared.u64 %rd464, [%rd14+128];
ld.local.u64 %rd465, [%rd2];
cvta.to.global.u64 %rd466, %rd465;
mad.lo.s32 %r338, %r345, %r51, %r15;
mul.wide.u32 %rd467, %r338, 8;
add.s64 %rd468, %rd466, %rd467;
st.global.u64 [%rd468], %rd464;

BB14_88:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot15[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<69>;
.reg .b16 %rs<58>;
.reg .b32 %r<360>;
.reg .b64 %rd<487>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[256];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[256];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[32];

mov.u64 %rd486, __local_depot15;
cvta.local.u64 %SP, %rd486;
ld.param.u32 %r48, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r49, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r50, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r51, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd3, _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd50, %SP, 0;
cvta.to.local.u64 %rd2, %rd50;
mov.u32 %r346, 0;
mov.pred %p4, 0;
@%p4 bra BB15_2;

BB15_1:
mul.wide.s32 %rd51, %r346, 8;
add.s64 %rd52, %rd3, %rd51;
ld.param.u64 %rd53, [%rd52];
add.s64 %rd54, %rd2, %rd51;
st.local.u64 [%rd54], %rd53;
add.s32 %r346, %r346, 1;
setp.lt.u32	%p5, %r346, 27;
@%p5 bra BB15_1;

BB15_2:
mov.u32 %r53, %nctaid.y;
mov.u32 %r54, %ctaid.z;
mov.u32 %r55, %ctaid.y;
mad.lo.s32 %r56, %r53, %r54, %r55;
mov.u32 %r57, %nctaid.x;
mov.u32 %r58, %ctaid.x;
mad.lo.s32 %r348, %r56, %r57, %r58;
setp.ge.u32	%p6, %r348, %r48;
@%p6 bra BB15_88;

ld.param.u32 %r60, [%rd1+12];
ld.param.u32 %r61, [%rd1+112];
rem.u32 %r62, %r348, %r60;
mul.lo.s32 %r63, %r61, %r62;
div.u32 %r64, %r348, %r60;
ld.param.u32 %r65, [%rd1+108];
mad.lo.s32 %r4, %r65, %r64, %r63;
ld.local.u32 %r5, [%rd2+208];
add.s32 %r347, %r5, -1;
mov.u32 %r349, 0;
setp.lt.s32	%p7, %r347, 1;
@%p7 bra BB15_6;

mul.wide.s32 %rd55, %r5, 4;
add.s64 %rd478, %rd2, %rd55;
mov.u32 %r349, 0;

BB15_5:
ld.local.u32 %r67, [%rd478+4];
rem.u32 %r68, %r348, %r67;
ld.local.u32 %r69, [%rd478+104];
mad.lo.s32 %r349, %r69, %r68, %r349;
div.u32 %r348, %r348, %r67;
add.s64 %rd478, %rd478, -4;
add.s32 %r347, %r347, -1;
setp.gt.s32	%p8, %r347, 0;
@%p8 bra BB15_5;

BB15_6:
ld.param.u64 %rd8, [%rd1];
ld.local.u32 %r70, [%rd2+108];
mad.lo.s32 %r15, %r70, %r348, %r349;
mov.u32 %r16, %tid.x;
add.s32 %r17, %r16, 16;
setp.lt.u32	%p1, %r16, %r49;
mov.u64 %rd56, 0;
setp.ge.u32	%p9, %r16, %r49;
mov.u64 %rd485, %rd56;
@%p9 bra BB15_8;

cvta.to.global.u64 %rd57, %rd8;
mad.lo.s32 %r71, %r16, %r50, %r4;
mul.wide.u32 %rd58, %r71, 8;
add.s64 %rd59, %rd57, %rd58;
ld.global.u64 %rd9, [%rd59];
mov.u64 %rd485, %rd9;

BB15_8:
mov.u64 %rd10, %rd485;
mov.u64 %rd484, %rd56;
@%p9 bra BB15_10;

ld.local.u64 %rd61, [%rd2];
cvta.to.global.u64 %rd62, %rd61;
mad.lo.s32 %r72, %r16, %r51, %r15;
mul.wide.u32 %rd63, %r72, 8;
add.s64 %rd64, %rd62, %rd63;
ld.global.u64 %rd484, [%rd64];

BB15_10:
selp.u16	%rs6, 1, 0, %p1;
cvt.s64.s32	%rd66, %r16;
mul.wide.s32 %rd67, %r16, 8;
mov.u64 %rd68, _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd13, %rd68, %rd67;
st.shared.u64 [%rd13], %rd10;
mov.u64 %rd69, _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd14, %rd69, %rd67;
st.shared.u64 [%rd14], %rd484;
mov.u64 %rd70, _Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd15, %rd70, %rd66;
st.shared.u8 [%rd15], %rs6;
setp.lt.u32	%p2, %r17, %r49;
setp.ge.u32	%p11, %r17, %r49;
mov.u64 %rd483, %rd56;
@%p11 bra BB15_12;

cvta.to.global.u64 %rd71, %rd8;
mad.lo.s32 %r73, %r17, %r50, %r4;
mul.wide.u32 %rd72, %r73, 8;
add.s64 %rd73, %rd71, %rd72;
ld.global.u64 %rd483, [%rd73];

BB15_12:
mov.u64 %rd482, %rd56;
@%p11 bra BB15_14;

ld.local.u64 %rd75, [%rd2];
cvta.to.global.u64 %rd76, %rd75;
mad.lo.s32 %r74, %r17, %r51, %r15;
mul.wide.u32 %rd77, %r74, 8;
add.s64 %rd78, %rd76, %rd77;
ld.global.u64 %rd482, [%rd78];

BB15_14:
selp.u16	%rs7, 1, 0, %p2;
st.shared.u64 [%rd13+128], %rd483;
st.shared.u64 [%rd14+128], %rd482;
st.shared.u8 [%rd15+16], %rs7;
shl.b32 %r18, %r16, 1;
bar.sync 0;
mul.wide.u32 %rd79, %r18, 8;
add.s64 %rd81, %rd68, %rd79;
ld.shared.u64 %rd20, [%rd81+8];
ld.shared.u64 %rd21, [%rd81];
setp.ge.s64	%p13, %rd21, %rd20;
@%p13 bra BB15_16;

cvt.u64.u32	%rd82, %r18;
add.s64 %rd84, %rd70, %rd82;
ld.shared.u8 %rs8, [%rd84];
mov.u32 %r350, 1;
setp.ne.s16	%p14, %rs8, 0;
@%p14 bra BB15_17;

BB15_16:
cvt.u64.u32	%rd85, %r18;
add.s64 %rd87, %rd70, %rd85;
ld.shared.u8 %rs9, [%rd87+1];
setp.eq.s16	%p15, %rs9, 0;
selp.u32	%r350, 1, 0, %p15;

BB15_17:
and.b32 %r81, %r16, 1;
setp.ne.s32	%p16, %r350, %r81;
@%p16 bra BB15_19;

add.s64 %rd90, %rd69, %rd79;
cvt.u64.u32	%rd91, %r18;
st.shared.u64 [%rd81], %rd20;
st.shared.u64 [%rd81+8], %rd21;
ld.shared.u64 %rd95, [%rd90];
ld.shared.u64 %rd96, [%rd90+8];
st.shared.u64 [%rd90], %rd96;
st.shared.u64 [%rd90+8], %rd95;
add.s64 %rd98, %rd70, %rd91;
ld.shared.u8 %rs10, [%rd98];
ld.shared.u8 %rs11, [%rd98+1];
st.shared.u8 [%rd98], %rs11;
st.shared.u8 [%rd98+1], %rs10;

BB15_19:
bar.sync 0;
sub.s32 %r23, %r18, %r81;
add.s32 %r87, %r23, 2;
mul.wide.u32 %rd99, %r87, 8;
add.s64 %rd101, %rd68, %rd99;
mul.wide.u32 %rd102, %r23, 8;
add.s64 %rd103, %rd68, %rd102;
ld.shared.u64 %rd22, [%rd101];
ld.shared.u64 %rd23, [%rd103];
setp.ge.s64	%p17, %rd23, %rd22;
@%p17 bra BB15_21;

cvt.u64.u32	%rd104, %r23;
add.s64 %rd106, %rd70, %rd104;
ld.shared.u8 %rs12, [%rd106];
mov.u32 %r351, 1;
setp.ne.s16	%p18, %rs12, 0;
@%p18 bra BB15_22;

BB15_21:
cvt.u64.u32	%rd107, %r87;
add.s64 %rd109, %rd70, %rd107;
ld.shared.u8 %rs13, [%rd109];
setp.eq.s16	%p19, %rs13, 0;
selp.u32	%r351, 1, 0, %p19;

BB15_22:
bfe.u32 %r99, %r16, 1, 1;
setp.ne.s32	%p20, %r351, %r99;
@%p20 bra BB15_24;

add.s64 %rd112, %rd69, %rd102;
add.s64 %rd114, %rd69, %rd99;
cvt.u64.u32	%rd115, %r23;
st.shared.u64 [%rd103], %rd22;
cvt.u64.u32	%rd119, %r87;
st.shared.u64 [%rd101], %rd23;
ld.shared.u64 %rd122, [%rd112];
ld.shared.u64 %rd123, [%rd114];
st.shared.u64 [%rd112], %rd123;
st.shared.u64 [%rd114], %rd122;
add.s64 %rd125, %rd70, %rd115;
ld.shared.u8 %rs14, [%rd125];
add.s64 %rd126, %rd70, %rd119;
ld.shared.u8 %rs15, [%rd126];
st.shared.u8 [%rd125], %rs15;
st.shared.u8 [%rd126], %rs14;

BB15_24:
bar.sync 0;
ld.shared.u64 %rd24, [%rd81+8];
ld.shared.u64 %rd25, [%rd81];
setp.ge.s64	%p21, %rd25, %rd24;
@%p21 bra BB15_26;

cvt.u64.u32	%rd130, %r18;
add.s64 %rd132, %rd70, %rd130;
ld.shared.u8 %rs16, [%rd132];
mov.u32 %r352, 1;
setp.ne.s16	%p22, %rs16, 0;
@%p22 bra BB15_27;

BB15_26:
cvt.u64.u32	%rd133, %r18;
add.s64 %rd135, %rd70, %rd133;
ld.shared.u8 %rs17, [%rd135+1];
setp.eq.s16	%p23, %rs17, 0;
selp.u32	%r352, 1, 0, %p23;

BB15_27:
bfe.u32 %r114, %r16, 1, 1;
setp.ne.s32	%p24, %r352, %r114;
@%p24 bra BB15_29;

cvt.u64.u32	%rd136, %r18;
st.shared.u64 [%rd81], %rd24;
st.shared.u64 [%rd81+8], %rd25;
add.s64 %rd141, %rd69, %rd79;
ld.shared.u64 %rd142, [%rd141];
ld.shared.u64 %rd143, [%rd141+8];
st.shared.u64 [%rd141], %rd143;
st.shared.u64 [%rd141+8], %rd142;
add.s64 %rd145, %rd70, %rd136;
ld.shared.u8 %rs18, [%rd145];
ld.shared.u8 %rs19, [%rd145+1];
st.shared.u8 [%rd145], %rs19;
st.shared.u8 [%rd145+1], %rs18;

BB15_29:
bar.sync 0;
and.b32 %r117, %r16, 3;
sub.s32 %r29, %r18, %r117;
add.s32 %r119, %r29, 4;
mul.wide.u32 %rd146, %r119, 8;
add.s64 %rd148, %rd68, %rd146;
mul.wide.u32 %rd149, %r29, 8;
add.s64 %rd150, %rd68, %rd149;
ld.shared.u64 %rd26, [%rd148];
ld.shared.u64 %rd27, [%rd150];
setp.ge.s64	%p25, %rd27, %rd26;
@%p25 bra BB15_31;

cvt.u64.u32	%rd151, %r29;
add.s64 %rd153, %rd70, %rd151;
ld.shared.u8 %rs20, [%rd153];
mov.u32 %r353, 1;
setp.ne.s16	%p26, %rs20, 0;
@%p26 bra BB15_32;

BB15_31:
cvt.u64.u32	%rd154, %r119;
add.s64 %rd156, %rd70, %rd154;
ld.shared.u8 %rs21, [%rd156];
setp.eq.s16	%p27, %rs21, 0;
selp.u32	%r353, 1, 0, %p27;

BB15_32:
bfe.u32 %r131, %r16, 2, 1;
setp.ne.s32	%p28, %r353, %r131;
@%p28 bra BB15_34;

add.s64 %rd159, %rd69, %rd149;
add.s64 %rd161, %rd69, %rd146;
cvt.u64.u32	%rd162, %r29;
st.shared.u64 [%rd150], %rd26;
cvt.u64.u32	%rd166, %r119;
st.shared.u64 [%rd148], %rd27;
ld.shared.u64 %rd169, [%rd159];
ld.shared.u64 %rd170, [%rd161];
st.shared.u64 [%rd159], %rd170;
st.shared.u64 [%rd161], %rd169;
add.s64 %rd172, %rd70, %rd162;
ld.shared.u8 %rs22, [%rd172];
add.s64 %rd173, %rd70, %rd166;
ld.shared.u8 %rs23, [%rd173];
st.shared.u8 [%rd172], %rs23;
st.shared.u8 [%rd173], %rs22;

BB15_34:
bar.sync 0;
ld.shared.u64 %rd28, [%rd101];
ld.shared.u64 %rd29, [%rd103];
setp.ge.s64	%p29, %rd29, %rd28;
@%p29 bra BB15_36;

cvt.u64.u32	%rd179, %r23;
add.s64 %rd181, %rd70, %rd179;
ld.shared.u8 %rs24, [%rd181];
mov.u32 %r354, 1;
setp.ne.s16	%p30, %rs24, 0;
@%p30 bra BB15_37;

BB15_36:
cvt.u64.u32	%rd182, %r87;
add.s64 %rd184, %rd70, %rd182;
ld.shared.u8 %rs25, [%rd184];
setp.eq.s16	%p31, %rs25, 0;
selp.u32	%r354, 1, 0, %p31;

BB15_37:
bfe.u32 %r154, %r16, 2, 1;
setp.ne.s32	%p32, %r354, %r154;
@%p32 bra BB15_39;

cvt.u64.u32	%rd185, %r23;
st.shared.u64 [%rd103], %rd28;
cvt.u64.u32	%rd189, %r87;
st.shared.u64 [%rd101], %rd29;
add.s64 %rd193, %rd69, %rd102;
ld.shared.u64 %rd194, [%rd193];
add.s64 %rd195, %rd69, %rd99;
ld.shared.u64 %rd196, [%rd195];
st.shared.u64 [%rd193], %rd196;
st.shared.u64 [%rd195], %rd194;
add.s64 %rd198, %rd70, %rd185;
ld.shared.u8 %rs26, [%rd198];
add.s64 %rd199, %rd70, %rd189;
ld.shared.u8 %rs27, [%rd199];
st.shared.u8 [%rd198], %rs27;
st.shared.u8 [%rd199], %rs26;

BB15_39:
bar.sync 0;
ld.shared.u64 %rd30, [%rd81+8];
ld.shared.u64 %rd31, [%rd81];
setp.ge.s64	%p33, %rd31, %rd30;
@%p33 bra BB15_41;

cvt.u64.u32	%rd203, %r18;
add.s64 %rd205, %rd70, %rd203;
ld.shared.u8 %rs28, [%rd205];
mov.u32 %r355, 1;
setp.ne.s16	%p34, %rs28, 0;
@%p34 bra BB15_42;

BB15_41:
cvt.u64.u32	%rd206, %r18;
add.s64 %rd208, %rd70, %rd206;
ld.shared.u8 %rs29, [%rd208+1];
setp.eq.s16	%p35, %rs29, 0;
selp.u32	%r355, 1, 0, %p35;

BB15_42:
bfe.u32 %r168, %r16, 2, 1;
setp.ne.s32	%p36, %r355, %r168;
@%p36 bra BB15_44;

cvt.u64.u32	%rd209, %r18;
st.shared.u64 [%rd81], %rd30;
st.shared.u64 [%rd81+8], %rd31;
add.s64 %rd214, %rd69, %rd79;
ld.shared.u64 %rd215, [%rd214];
ld.shared.u64 %rd216, [%rd214+8];
st.shared.u64 [%rd214], %rd216;
st.shared.u64 [%rd214+8], %rd215;
add.s64 %rd218, %rd70, %rd209;
ld.shared.u8 %rs30, [%rd218];
ld.shared.u8 %rs31, [%rd218+1];
st.shared.u8 [%rd218], %rs31;
st.shared.u8 [%rd218+1], %rs30;

BB15_44:
bar.sync 0;
and.b32 %r171, %r16, 7;
sub.s32 %r37, %r18, %r171;
add.s32 %r173, %r37, 8;
mul.wide.u32 %rd219, %r173, 8;
add.s64 %rd221, %rd68, %rd219;
mul.wide.u32 %rd222, %r37, 8;
add.s64 %rd223, %rd68, %rd222;
ld.shared.u64 %rd32, [%rd221];
ld.shared.u64 %rd33, [%rd223];
setp.ge.s64	%p37, %rd33, %rd32;
@%p37 bra BB15_46;

cvt.u64.u32	%rd224, %r37;
add.s64 %rd226, %rd70, %rd224;
ld.shared.u8 %rs32, [%rd226];
mov.u32 %r356, 1;
setp.ne.s16	%p38, %rs32, 0;
@%p38 bra BB15_47;

BB15_46:
cvt.u64.u32	%rd227, %r173;
add.s64 %rd229, %rd70, %rd227;
ld.shared.u8 %rs33, [%rd229];
setp.eq.s16	%p39, %rs33, 0;
selp.u32	%r356, 1, 0, %p39;

BB15_47:
bfe.u32 %r185, %r16, 3, 1;
setp.ne.s32	%p40, %r356, %r185;
@%p40 bra BB15_49;

mul.wide.u32 %rd477, %r37, 8;
add.s64 %rd232, %rd69, %rd477;
add.s64 %rd234, %rd69, %rd219;
cvt.u64.u32	%rd235, %r37;
st.shared.u64 [%rd223], %rd32;
cvt.u64.u32	%rd239, %r173;
st.shared.u64 [%rd221], %rd33;
ld.shared.u64 %rd242, [%rd232];
ld.shared.u64 %rd243, [%rd234];
st.shared.u64 [%rd232], %rd243;
st.shared.u64 [%rd234], %rd242;
add.s64 %rd245, %rd70, %rd235;
ld.shared.u8 %rs34, [%rd245];
add.s64 %rd246, %rd70, %rd239;
ld.shared.u8 %rs35, [%rd246];
st.shared.u8 [%rd245], %rs35;
st.shared.u8 [%rd246], %rs34;

BB15_49:
bar.sync 0;
ld.shared.u64 %rd34, [%rd148];
ld.shared.u64 %rd35, [%rd150];
setp.ge.s64	%p41, %rd35, %rd34;
@%p41 bra BB15_51;

cvt.u64.u32	%rd252, %r29;
add.s64 %rd254, %rd70, %rd252;
ld.shared.u8 %rs36, [%rd254];
mov.u32 %r357, 1;
setp.ne.s16	%p42, %rs36, 0;
@%p42 bra BB15_52;

BB15_51:
cvt.u64.u32	%rd255, %r119;
add.s64 %rd257, %rd70, %rd255;
ld.shared.u8 %rs37, [%rd257];
setp.eq.s16	%p43, %rs37, 0;
selp.u32	%r357, 1, 0, %p43;

BB15_52:
bfe.u32 %r208, %r16, 3, 1;
setp.ne.s32	%p44, %r357, %r208;
@%p44 bra BB15_54;

mul.wide.u32 %rd476, %r29, 8;
cvt.u64.u32	%rd258, %r29;
st.shared.u64 [%rd150], %rd34;
cvt.u64.u32	%rd262, %r119;
st.shared.u64 [%rd148], %rd35;
add.s64 %rd266, %rd69, %rd476;
ld.shared.u64 %rd267, [%rd266];
add.s64 %rd268, %rd69, %rd146;
ld.shared.u64 %rd269, [%rd268];
st.shared.u64 [%rd266], %rd269;
st.shared.u64 [%rd268], %rd267;
add.s64 %rd271, %rd70, %rd258;
ld.shared.u8 %rs38, [%rd271];
add.s64 %rd272, %rd70, %rd262;
ld.shared.u8 %rs39, [%rd272];
st.shared.u8 [%rd271], %rs39;
st.shared.u8 [%rd272], %rs38;

BB15_54:
bar.sync 0;
ld.shared.u64 %rd36, [%rd101];
ld.shared.u64 %rd37, [%rd103];
setp.ge.s64	%p45, %rd37, %rd36;
@%p45 bra BB15_56;

cvt.u64.u32	%rd278, %r23;
add.s64 %rd280, %rd70, %rd278;
ld.shared.u8 %rs40, [%rd280];
mov.u32 %r358, 1;
setp.ne.s16	%p46, %rs40, 0;
@%p46 bra BB15_57;

BB15_56:
cvt.u64.u32	%rd281, %r87;
add.s64 %rd283, %rd70, %rd281;
ld.shared.u8 %rs41, [%rd283];
setp.eq.s16	%p47, %rs41, 0;
selp.u32	%r358, 1, 0, %p47;

BB15_57:
bfe.u32 %r230, %r16, 3, 1;
setp.ne.s32	%p48, %r358, %r230;
@%p48 bra BB15_59;

mul.wide.u32 %rd475, %r23, 8;
cvt.u64.u32	%rd284, %r23;
st.shared.u64 [%rd103], %rd36;
cvt.u64.u32	%rd288, %r87;
st.shared.u64 [%rd101], %rd37;
add.s64 %rd292, %rd69, %rd475;
ld.shared.u64 %rd293, [%rd292];
add.s64 %rd294, %rd69, %rd99;
ld.shared.u64 %rd295, [%rd294];
st.shared.u64 [%rd292], %rd295;
st.shared.u64 [%rd294], %rd293;
add.s64 %rd297, %rd70, %rd284;
ld.shared.u8 %rs42, [%rd297];
add.s64 %rd298, %rd70, %rd288;
ld.shared.u8 %rs43, [%rd298];
st.shared.u8 [%rd297], %rs43;
st.shared.u8 [%rd298], %rs42;

BB15_59:
bar.sync 0;
ld.shared.u64 %rd38, [%rd81+8];
ld.shared.u64 %rd39, [%rd81];
setp.ge.s64	%p49, %rd39, %rd38;
@%p49 bra BB15_61;

cvt.u64.u32	%rd302, %r18;
add.s64 %rd304, %rd70, %rd302;
ld.shared.u8 %rs44, [%rd304];
mov.u32 %r359, 1;
setp.ne.s16	%p50, %rs44, 0;
@%p50 bra BB15_62;

BB15_61:
cvt.u64.u32	%rd305, %r18;
add.s64 %rd307, %rd70, %rd305;
ld.shared.u8 %rs45, [%rd307+1];
setp.eq.s16	%p51, %rs45, 0;
selp.u32	%r359, 1, 0, %p51;

BB15_62:
bfe.u32 %r244, %r16, 3, 1;
setp.ne.s32	%p52, %r359, %r244;
@%p52 bra BB15_64;

cvt.u64.u32	%rd308, %r18;
st.shared.u64 [%rd81], %rd38;
st.shared.u64 [%rd81+8], %rd39;
add.s64 %rd313, %rd69, %rd79;
ld.shared.u64 %rd314, [%rd313];
ld.shared.u64 %rd315, [%rd313+8];
st.shared.u64 [%rd313], %rd315;
st.shared.u64 [%rd313+8], %rd314;
add.s64 %rd317, %rd70, %rd308;
ld.shared.u8 %rs46, [%rd317];
ld.shared.u8 %rs47, [%rd317+1];
st.shared.u8 [%rd317], %rs47;
st.shared.u8 [%rd317+1], %rs46;

BB15_64:
bar.sync 0;
and.b32 %r247, %r16, 15;
sub.s32 %r248, %r18, %r247;
add.s32 %r249, %r248, 16;
mul.wide.u32 %rd318, %r249, 8;
add.s64 %rd320, %rd68, %rd318;
mul.wide.u32 %rd321, %r248, 8;
add.s64 %rd322, %rd68, %rd321;
ld.shared.u64 %rd40, [%rd320];
ld.shared.u64 %rd41, [%rd322];
setp.ge.s64	%p53, %rd41, %rd40;
@%p53 bra BB15_66;

cvt.u64.u32	%rd323, %r248;
add.s64 %rd325, %rd70, %rd323;
ld.shared.u8 %rs48, [%rd325];
setp.ne.s16	%p54, %rs48, 0;
@%p54 bra BB15_68;

BB15_66:
cvt.u64.u32	%rd326, %r249;
add.s64 %rd328, %rd70, %rd326;
ld.shared.u8 %rs1, [%rd328];
setp.eq.s16	%p55, %rs1, 0;
@%p55 bra BB15_68;

mul.wide.u32 %rd470, %r249, 8;
mul.wide.u32 %rd469, %r248, 8;
cvt.u64.u32	%rd329, %r248;
st.shared.u64 [%rd322], %rd40;
st.shared.u64 [%rd320], %rd41;
add.s64 %rd337, %rd69, %rd469;
ld.shared.u64 %rd338, [%rd337];
add.s64 %rd339, %rd69, %rd470;
ld.shared.u64 %rd340, [%rd339];
st.shared.u64 [%rd337], %rd340;
st.shared.u64 [%rd339], %rd338;
add.s64 %rd342, %rd70, %rd329;
ld.shared.u8 %rs49, [%rd342];
st.shared.u8 [%rd342], %rs1;
st.shared.u8 [%rd328], %rs49;

BB15_68:
bar.sync 0;
ld.shared.u64 %rd42, [%rd221];
ld.shared.u64 %rd43, [%rd223];
setp.ge.s64	%p56, %rd43, %rd42;
@%p56 bra BB15_70;

cvt.u64.u32	%rd349, %r37;
add.s64 %rd351, %rd70, %rd349;
ld.shared.u8 %rs50, [%rd351];
setp.ne.s16	%p57, %rs50, 0;
@%p57 bra BB15_72;

BB15_70:
add.s32 %r339, %r37, 8;
cvt.u64.u32	%rd352, %r339;
add.s64 %rd354, %rd70, %rd352;
ld.shared.u8 %rs2, [%rd354];
setp.eq.s16	%p58, %rs2, 0;
@%p58 bra BB15_72;

mul.wide.u32 %rd471, %r37, 8;
cvt.u64.u32	%rd355, %r37;
st.shared.u64 [%rd223], %rd42;
st.shared.u64 [%rd221], %rd43;
add.s64 %rd363, %rd69, %rd471;
ld.shared.u64 %rd364, [%rd363];
add.s64 %rd365, %rd69, %rd219;
ld.shared.u64 %rd366, [%rd365];
st.shared.u64 [%rd363], %rd366;
st.shared.u64 [%rd365], %rd364;
add.s64 %rd368, %rd70, %rd355;
ld.shared.u8 %rs51, [%rd368];
st.shared.u8 [%rd368], %rs2;
st.shared.u8 [%rd354], %rs51;

BB15_72:
bar.sync 0;
ld.shared.u64 %rd44, [%rd148];
ld.shared.u64 %rd45, [%rd150];
setp.ge.s64	%p59, %rd45, %rd44;
@%p59 bra BB15_74;

cvt.u64.u32	%rd375, %r29;
add.s64 %rd377, %rd70, %rd375;
ld.shared.u8 %rs52, [%rd377];
setp.ne.s16	%p60, %rs52, 0;
@%p60 bra BB15_76;

BB15_74:
add.s32 %r340, %r29, 4;
cvt.u64.u32	%rd378, %r340;
add.s64 %rd380, %rd70, %rd378;
ld.shared.u8 %rs3, [%rd380];
setp.eq.s16	%p61, %rs3, 0;
@%p61 bra BB15_76;

mul.wide.u32 %rd472, %r29, 8;
cvt.u64.u32	%rd381, %r29;
st.shared.u64 [%rd150], %rd44;
st.shared.u64 [%rd148], %rd45;
add.s64 %rd389, %rd69, %rd472;
ld.shared.u64 %rd390, [%rd389];
add.s64 %rd391, %rd69, %rd146;
ld.shared.u64 %rd392, [%rd391];
st.shared.u64 [%rd389], %rd392;
st.shared.u64 [%rd391], %rd390;
add.s64 %rd394, %rd70, %rd381;
ld.shared.u8 %rs53, [%rd394];
st.shared.u8 [%rd394], %rs3;
st.shared.u8 [%rd380], %rs53;

BB15_76:
bar.sync 0;
ld.shared.u64 %rd46, [%rd101];
ld.shared.u64 %rd47, [%rd103];
setp.ge.s64	%p62, %rd47, %rd46;
@%p62 bra BB15_78;

cvt.u64.u32	%rd401, %r23;
add.s64 %rd403, %rd70, %rd401;
ld.shared.u8 %rs54, [%rd403];
setp.ne.s16	%p63, %rs54, 0;
@%p63 bra BB15_80;

BB15_78:
add.s32 %r341, %r23, 2;
cvt.u64.u32	%rd404, %r341;
add.s64 %rd406, %rd70, %rd404;
ld.shared.u8 %rs4, [%rd406];
setp.eq.s16	%p64, %rs4, 0;
@%p64 bra BB15_80;

add.s32 %r342, %r23, 2;
mul.wide.u32 %rd474, %r342, 8;
mul.wide.u32 %rd473, %r23, 8;
cvt.u64.u32	%rd407, %r23;
st.shared.u64 [%rd103], %rd46;
st.shared.u64 [%rd101], %rd47;
add.s64 %rd415, %rd69, %rd473;
ld.shared.u64 %rd416, [%rd415];
add.s64 %rd417, %rd69, %rd474;
ld.shared.u64 %rd418, [%rd417];
st.shared.u64 [%rd415], %rd418;
st.shared.u64 [%rd417], %rd416;
add.s64 %rd420, %rd70, %rd407;
ld.shared.u8 %rs55, [%rd420];
st.shared.u8 [%rd420], %rs4;
st.shared.u8 [%rd406], %rs55;

BB15_80:
bar.sync 0;
ld.shared.u64 %rd48, [%rd81+8];
ld.shared.u64 %rd49, [%rd81];
setp.ge.s64	%p65, %rd49, %rd48;
@%p65 bra BB15_82;

cvt.u64.u32	%rd425, %r18;
add.s64 %rd427, %rd70, %rd425;
ld.shared.u8 %rs56, [%rd427];
setp.ne.s16	%p66, %rs56, 0;
@%p66 bra BB15_84;

BB15_82:
cvt.u64.u32	%rd428, %r18;
add.s64 %rd430, %rd70, %rd428;
ld.shared.u8 %rs5, [%rd430+1];
setp.eq.s16	%p67, %rs5, 0;
@%p67 bra BB15_84;

st.shared.u64 [%rd81], %rd48;
st.shared.u64 [%rd81+8], %rd49;
add.s64 %rd436, %rd69, %rd79;
ld.shared.u64 %rd437, [%rd436];
ld.shared.u64 %rd438, [%rd436+8];
st.shared.u64 [%rd436], %rd438;
st.shared.u64 [%rd436+8], %rd437;
ld.shared.u8 %rs57, [%rd430];
st.shared.u8 [%rd430], %rs5;
st.shared.u8 [%rd430+1], %rs57;

BB15_84:
bar.sync 0;
@!%p1 bra BB15_86;
bra.uni BB15_85;

BB15_85:
ld.param.u32 %r344, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u64 %rd444, [%rd13];
mad.lo.s32 %r331, %r16, %r344, %r4;
cvta.to.global.u64 %rd445, %rd8;
mul.wide.u32 %rd446, %r331, 8;
add.s64 %rd447, %rd445, %rd446;
st.global.u64 [%rd447], %rd444;
ld.shared.u64 %rd450, [%rd14];
ld.local.u64 %rd451, [%rd2];
cvta.to.global.u64 %rd452, %rd451;
mad.lo.s32 %r332, %r16, %r51, %r15;
mul.wide.u32 %rd453, %r332, 8;
add.s64 %rd454, %rd452, %rd453;
st.global.u64 [%rd454], %rd450;

BB15_86:
@%p11 bra BB15_88;

add.s32 %r345, %r16, 16;
ld.param.u32 %r343, [_Z20bitonicSortKVInPlaceIllLi2ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u64 %rd458, [%rd13+128];
mad.lo.s32 %r337, %r345, %r343, %r4;
cvta.to.global.u64 %rd459, %rd8;
mul.wide.u32 %rd460, %r337, 8;
add.s64 %rd461, %rd459, %rd460;
st.global.u64 [%rd461], %rd458;
ld.shared.u64 %rd464, [%rd14+128];
ld.local.u64 %rd465, [%rd2];
cvta.to.global.u64 %rd466, %rd465;
mad.lo.s32 %r338, %r345, %r51, %r15;
mul.wide.u32 %rd467, %r338, 8;
add.s64 %rd468, %rd466, %rd467;
st.global.u64 [%rd468], %rd464;

BB15_88:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot16[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<242>;
.reg .b16 %rs<224>;
.reg .b32 %r<1433>;
.reg .b64 %rd<1737>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[16384];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[16384];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[2048];

mov.u64 %rd1736, __local_depot16;
cvta.local.u64 %SP, %rd1736;
ld.param.u32 %r146, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r147, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r148, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r149, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd165, %SP, 0;
cvta.to.local.u64 %rd2, %rd165;
add.u64 %rd166, %SP, 216;
cvta.to.local.u64 %rd3, %rd166;
mov.u32 %r1365, 0;
mov.pred %p4, 0;
@%p4 bra BB16_2;

BB16_1:
mul.wide.s32 %rd167, %r1365, 8;
add.s64 %rd168, %rd4, %rd167;
ld.param.u64 %rd169, [%rd168];
add.s64 %rd170, %rd2, %rd167;
st.local.u64 [%rd170], %rd169;
add.s32 %r1365, %r1365, 1;
setp.lt.u32	%p5, %r1365, 27;
@%p5 bra BB16_1;

BB16_2:
mov.u32 %r1366, 0;
@%p4 bra BB16_4;

BB16_3:
mul.wide.s32 %rd171, %r1366, 8;
add.s64 %rd172, %rd1, %rd171;
ld.param.u64 %rd173, [%rd172];
add.s64 %rd174, %rd3, %rd171;
st.local.u64 [%rd174], %rd173;
add.s32 %r1366, %r1366, 1;
setp.lt.u32	%p7, %r1366, 27;
@%p7 bra BB16_3;

BB16_4:
mov.u32 %r152, %nctaid.y;
mov.u32 %r153, %ctaid.z;
mov.u32 %r154, %ctaid.y;
mad.lo.s32 %r155, %r152, %r153, %r154;
mov.u32 %r156, %nctaid.x;
mov.u32 %r157, %ctaid.x;
mad.lo.s32 %r5, %r155, %r156, %r157;
setp.ge.u32	%p8, %r5, %r146;
@%p8 bra BB16_304;

ld.local.u32 %r6, [%rd2+208];
add.s32 %r1367, %r6, -1;
mov.u32 %r158, 0;
setp.lt.s32	%p9, %r1367, 1;
mov.u32 %r1376, %r5;
mov.u32 %r1383, %r158;
@%p9 bra BB16_8;

mul.wide.s32 %rd175, %r6, 4;
add.s64 %rd1727, %rd2, %rd175;
mov.u32 %r1384, 0;
mov.u32 %r1377, %r5;

BB16_7:
ld.local.u32 %r160, [%rd1727+4];
rem.u32 %r161, %r1377, %r160;
ld.local.u32 %r162, [%rd1727+104];
mad.lo.s32 %r1384, %r162, %r161, %r1384;
div.u32 %r1377, %r1377, %r160;
add.s64 %rd1727, %rd1727, -4;
add.s32 %r1367, %r1367, -1;
setp.gt.s32	%p10, %r1367, 0;
mov.u32 %r1372, %r1377;
mov.u32 %r1376, %r1372;
mov.u32 %r1378, %r1384;
mov.u32 %r1383, %r1378;
@%p10 bra BB16_7;

BB16_8:
mov.u32 %r15, %r1383;
mov.u32 %r14, %r1376;
ld.local.u32 %r164, [%rd2+108];
mad.lo.s32 %r16, %r164, %r14, %r15;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r1368, %r17, -1;
setp.lt.s32	%p11, %r1368, 1;
mov.u32 %r1374, %r5;
mov.u32 %r1381, %r158;
@%p11 bra BB16_11;

mul.wide.s32 %rd176, %r17, 4;
add.s64 %rd1728, %rd3, %rd176;
mov.u32 %r1382, 0;
mov.u32 %r1375, %r5;

BB16_10:
ld.local.u32 %r166, [%rd1728+4];
rem.u32 %r167, %r1375, %r166;
ld.local.u32 %r168, [%rd1728+104];
mad.lo.s32 %r1382, %r168, %r167, %r1382;
div.u32 %r1375, %r1375, %r166;
add.s64 %rd1728, %rd1728, -4;
add.s32 %r1368, %r1368, -1;
setp.gt.s32	%p12, %r1368, 0;
mov.u32 %r1374, %r1375;
mov.u32 %r1381, %r1382;
@%p12 bra BB16_10;

BB16_11:
ld.local.u32 %r169, [%rd3+108];
mad.lo.s32 %r27, %r169, %r1374, %r1381;
mov.u32 %r28, %tid.x;
add.s32 %r29, %r28, 1024;
setp.lt.u32	%p1, %r28, %r147;
mov.u64 %rd177, 0;
setp.ge.u32	%p13, %r28, %r147;
mov.u64 %rd1735, %rd177;
@%p13 bra BB16_13;

ld.local.u64 %rd178, [%rd2];
cvta.to.global.u64 %rd179, %rd178;
mad.lo.s32 %r170, %r28, %r148, %r16;
mul.wide.u32 %rd180, %r170, 8;
add.s64 %rd181, %rd179, %rd180;
ld.global.u64 %rd14, [%rd181];
mov.u64 %rd1735, %rd14;

BB16_13:
mov.u64 %rd15, %rd1735;
mov.u64 %rd1734, %rd177;
@%p13 bra BB16_15;

ld.local.u64 %rd183, [%rd3];
cvta.to.global.u64 %rd184, %rd183;
mad.lo.s32 %r171, %r28, %r149, %r27;
mul.wide.u32 %rd185, %r171, 8;
add.s64 %rd186, %rd184, %rd185;
ld.global.u64 %rd1734, [%rd186];

BB16_15:
selp.u16	%rs12, 1, 0, %p1;
cvt.s64.s32	%rd188, %r28;
mul.wide.s32 %rd189, %r28, 8;
mov.u64 %rd190, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd18, %rd190, %rd189;
st.shared.u64 [%rd18], %rd15;
mov.u64 %rd191, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd19, %rd191, %rd189;
st.shared.u64 [%rd19], %rd1734;
mov.u64 %rd192, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd20, %rd192, %rd188;
st.shared.u8 [%rd20], %rs12;
setp.lt.u32	%p2, %r29, %r147;
setp.ge.u32	%p15, %r29, %r147;
mov.u64 %rd1733, %rd177;
@%p15 bra BB16_17;

ld.local.u64 %rd193, [%rd2];
cvta.to.global.u64 %rd194, %rd193;
mad.lo.s32 %r172, %r29, %r148, %r16;
mul.wide.u32 %rd195, %r172, 8;
add.s64 %rd196, %rd194, %rd195;
ld.global.u64 %rd1733, [%rd196];

BB16_17:
mov.u64 %rd1732, %rd177;
@%p15 bra BB16_19;

ld.local.u64 %rd198, [%rd3];
cvta.to.global.u64 %rd199, %rd198;
mad.lo.s32 %r173, %r29, %r149, %r27;
mul.wide.u32 %rd200, %r173, 8;
add.s64 %rd201, %rd199, %rd200;
ld.global.u64 %rd1732, [%rd201];

BB16_19:
selp.u16	%rs13, 1, 0, %p2;
st.shared.u64 [%rd18+8192], %rd1733;
st.shared.u64 [%rd19+8192], %rd1732;
st.shared.u8 [%rd20+1024], %rs13;
bar.sync 0;
shl.b32 %r174, %r28, 1;
mul.wide.u32 %rd202, %r174, 8;
add.s64 %rd204, %rd190, %rd202;
ld.shared.u64 %rd25, [%rd204+8];
ld.shared.u64 %rd26, [%rd204];
setp.le.s64	%p17, %rd26, %rd25;
@%p17 bra BB16_21;

cvt.u64.u32	%rd205, %r174;
add.s64 %rd207, %rd192, %rd205;
ld.shared.u8 %rs14, [%rd207];
mov.u32 %r1385, 1;
setp.ne.s16	%p18, %rs14, 0;
@%p18 bra BB16_22;

BB16_21:
cvt.u64.u32	%rd208, %r174;
add.s64 %rd210, %rd192, %rd208;
ld.shared.u8 %rs15, [%rd210+1];
setp.eq.s16	%p19, %rs15, 0;
selp.u32	%r1385, 1, 0, %p19;

BB16_22:
and.b32 %r180, %r28, 1;
setp.ne.s32	%p20, %r1385, %r180;
@%p20 bra BB16_24;

add.s64 %rd213, %rd191, %rd202;
cvt.u64.u32	%rd214, %r174;
st.shared.u64 [%rd204], %rd25;
st.shared.u64 [%rd204+8], %rd26;
ld.shared.u64 %rd218, [%rd213];
ld.shared.u64 %rd219, [%rd213+8];
st.shared.u64 [%rd213], %rd219;
st.shared.u64 [%rd213+8], %rd218;
add.s64 %rd221, %rd192, %rd214;
ld.shared.u8 %rs16, [%rd221];
ld.shared.u8 %rs17, [%rd221+1];
st.shared.u8 [%rd221], %rs17;
st.shared.u8 [%rd221+1], %rs16;

BB16_24:
bar.sync 0;
sub.s32 %r34, %r174, %r180;
add.s32 %r186, %r34, 2;
mul.wide.u32 %rd222, %r186, 8;
add.s64 %rd224, %rd190, %rd222;
mul.wide.u32 %rd225, %r34, 8;
add.s64 %rd226, %rd190, %rd225;
ld.shared.u64 %rd27, [%rd224];
ld.shared.u64 %rd28, [%rd226];
setp.le.s64	%p21, %rd28, %rd27;
@%p21 bra BB16_26;

cvt.u64.u32	%rd227, %r34;
add.s64 %rd229, %rd192, %rd227;
ld.shared.u8 %rs18, [%rd229];
mov.u32 %r1386, 1;
setp.ne.s16	%p22, %rs18, 0;
@%p22 bra BB16_27;

BB16_26:
cvt.u64.u32	%rd230, %r186;
add.s64 %rd232, %rd192, %rd230;
ld.shared.u8 %rs19, [%rd232];
setp.eq.s16	%p23, %rs19, 0;
selp.u32	%r1386, 1, 0, %p23;

BB16_27:
bfe.u32 %r198, %r28, 1, 1;
setp.ne.s32	%p24, %r1386, %r198;
@%p24 bra BB16_29;

add.s64 %rd235, %rd191, %rd225;
add.s64 %rd237, %rd191, %rd222;
cvt.u64.u32	%rd238, %r34;
st.shared.u64 [%rd226], %rd27;
cvt.u64.u32	%rd242, %r186;
st.shared.u64 [%rd224], %rd28;
ld.shared.u64 %rd245, [%rd235];
ld.shared.u64 %rd246, [%rd237];
st.shared.u64 [%rd235], %rd246;
st.shared.u64 [%rd237], %rd245;
add.s64 %rd248, %rd192, %rd238;
ld.shared.u8 %rs20, [%rd248];
add.s64 %rd249, %rd192, %rd242;
ld.shared.u8 %rs21, [%rd249];
st.shared.u8 [%rd248], %rs21;
st.shared.u8 [%rd249], %rs20;

BB16_29:
bar.sync 0;
ld.shared.u64 %rd29, [%rd204+8];
ld.shared.u64 %rd30, [%rd204];
setp.le.s64	%p25, %rd30, %rd29;
@%p25 bra BB16_31;

cvt.u64.u32	%rd253, %r174;
add.s64 %rd255, %rd192, %rd253;
ld.shared.u8 %rs22, [%rd255];
mov.u32 %r1387, 1;
setp.ne.s16	%p26, %rs22, 0;
@%p26 bra BB16_32;

BB16_31:
cvt.u64.u32	%rd256, %r174;
add.s64 %rd258, %rd192, %rd256;
ld.shared.u8 %rs23, [%rd258+1];
setp.eq.s16	%p27, %rs23, 0;
selp.u32	%r1387, 1, 0, %p27;

BB16_32:
bfe.u32 %r213, %r28, 1, 1;
setp.ne.s32	%p28, %r1387, %r213;
@%p28 bra BB16_34;

cvt.u64.u32	%rd259, %r174;
st.shared.u64 [%rd204], %rd29;
st.shared.u64 [%rd204+8], %rd30;
add.s64 %rd264, %rd191, %rd202;
ld.shared.u64 %rd265, [%rd264];
ld.shared.u64 %rd266, [%rd264+8];
st.shared.u64 [%rd264], %rd266;
st.shared.u64 [%rd264+8], %rd265;
add.s64 %rd268, %rd192, %rd259;
ld.shared.u8 %rs24, [%rd268];
ld.shared.u8 %rs25, [%rd268+1];
st.shared.u8 [%rd268], %rs25;
st.shared.u8 [%rd268+1], %rs24;

BB16_34:
bar.sync 0;
and.b32 %r216, %r28, 3;
sub.s32 %r40, %r174, %r216;
add.s32 %r218, %r40, 4;
mul.wide.u32 %rd269, %r218, 8;
add.s64 %rd271, %rd190, %rd269;
mul.wide.u32 %rd272, %r40, 8;
add.s64 %rd273, %rd190, %rd272;
ld.shared.u64 %rd31, [%rd271];
ld.shared.u64 %rd32, [%rd273];
setp.le.s64	%p29, %rd32, %rd31;
@%p29 bra BB16_36;

cvt.u64.u32	%rd274, %r40;
add.s64 %rd276, %rd192, %rd274;
ld.shared.u8 %rs26, [%rd276];
mov.u32 %r1388, 1;
setp.ne.s16	%p30, %rs26, 0;
@%p30 bra BB16_37;

BB16_36:
cvt.u64.u32	%rd277, %r218;
add.s64 %rd279, %rd192, %rd277;
ld.shared.u8 %rs27, [%rd279];
setp.eq.s16	%p31, %rs27, 0;
selp.u32	%r1388, 1, 0, %p31;

BB16_37:
bfe.u32 %r230, %r28, 2, 1;
setp.ne.s32	%p32, %r1388, %r230;
@%p32 bra BB16_39;

add.s64 %rd282, %rd191, %rd272;
add.s64 %rd284, %rd191, %rd269;
cvt.u64.u32	%rd285, %r40;
st.shared.u64 [%rd273], %rd31;
cvt.u64.u32	%rd289, %r218;
st.shared.u64 [%rd271], %rd32;
ld.shared.u64 %rd292, [%rd282];
ld.shared.u64 %rd293, [%rd284];
st.shared.u64 [%rd282], %rd293;
st.shared.u64 [%rd284], %rd292;
add.s64 %rd295, %rd192, %rd285;
ld.shared.u8 %rs28, [%rd295];
add.s64 %rd296, %rd192, %rd289;
ld.shared.u8 %rs29, [%rd296];
st.shared.u8 [%rd295], %rs29;
st.shared.u8 [%rd296], %rs28;

BB16_39:
bar.sync 0;
ld.shared.u64 %rd33, [%rd224];
ld.shared.u64 %rd34, [%rd226];
setp.le.s64	%p33, %rd34, %rd33;
@%p33 bra BB16_41;

cvt.u64.u32	%rd302, %r34;
add.s64 %rd304, %rd192, %rd302;
ld.shared.u8 %rs30, [%rd304];
mov.u32 %r1389, 1;
setp.ne.s16	%p34, %rs30, 0;
@%p34 bra BB16_42;

BB16_41:
cvt.u64.u32	%rd305, %r186;
add.s64 %rd307, %rd192, %rd305;
ld.shared.u8 %rs31, [%rd307];
setp.eq.s16	%p35, %rs31, 0;
selp.u32	%r1389, 1, 0, %p35;

BB16_42:
bfe.u32 %r253, %r28, 2, 1;
setp.ne.s32	%p36, %r1389, %r253;
@%p36 bra BB16_44;

cvt.u64.u32	%rd308, %r34;
st.shared.u64 [%rd226], %rd33;
cvt.u64.u32	%rd312, %r186;
st.shared.u64 [%rd224], %rd34;
add.s64 %rd316, %rd191, %rd225;
ld.shared.u64 %rd317, [%rd316];
add.s64 %rd318, %rd191, %rd222;
ld.shared.u64 %rd319, [%rd318];
st.shared.u64 [%rd316], %rd319;
st.shared.u64 [%rd318], %rd317;
add.s64 %rd321, %rd192, %rd308;
ld.shared.u8 %rs32, [%rd321];
add.s64 %rd322, %rd192, %rd312;
ld.shared.u8 %rs33, [%rd322];
st.shared.u8 [%rd321], %rs33;
st.shared.u8 [%rd322], %rs32;

BB16_44:
bar.sync 0;
ld.shared.u64 %rd35, [%rd204+8];
ld.shared.u64 %rd36, [%rd204];
setp.le.s64	%p37, %rd36, %rd35;
@%p37 bra BB16_46;

cvt.u64.u32	%rd326, %r174;
add.s64 %rd328, %rd192, %rd326;
ld.shared.u8 %rs34, [%rd328];
mov.u32 %r1390, 1;
setp.ne.s16	%p38, %rs34, 0;
@%p38 bra BB16_47;

BB16_46:
cvt.u64.u32	%rd329, %r174;
add.s64 %rd331, %rd192, %rd329;
ld.shared.u8 %rs35, [%rd331+1];
setp.eq.s16	%p39, %rs35, 0;
selp.u32	%r1390, 1, 0, %p39;

BB16_47:
bfe.u32 %r267, %r28, 2, 1;
setp.ne.s32	%p40, %r1390, %r267;
@%p40 bra BB16_49;

cvt.u64.u32	%rd332, %r174;
st.shared.u64 [%rd204], %rd35;
st.shared.u64 [%rd204+8], %rd36;
add.s64 %rd337, %rd191, %rd202;
ld.shared.u64 %rd338, [%rd337];
ld.shared.u64 %rd339, [%rd337+8];
st.shared.u64 [%rd337], %rd339;
st.shared.u64 [%rd337+8], %rd338;
add.s64 %rd341, %rd192, %rd332;
ld.shared.u8 %rs36, [%rd341];
ld.shared.u8 %rs37, [%rd341+1];
st.shared.u8 [%rd341], %rs37;
st.shared.u8 [%rd341+1], %rs36;

BB16_49:
bar.sync 0;
and.b32 %r270, %r28, 7;
sub.s32 %r48, %r174, %r270;
add.s32 %r272, %r48, 8;
mul.wide.u32 %rd342, %r272, 8;
add.s64 %rd344, %rd190, %rd342;
mul.wide.u32 %rd345, %r48, 8;
add.s64 %rd346, %rd190, %rd345;
ld.shared.u64 %rd37, [%rd344];
ld.shared.u64 %rd38, [%rd346];
setp.le.s64	%p41, %rd38, %rd37;
@%p41 bra BB16_51;

cvt.u64.u32	%rd347, %r48;
add.s64 %rd349, %rd192, %rd347;
ld.shared.u8 %rs38, [%rd349];
mov.u32 %r1391, 1;
setp.ne.s16	%p42, %rs38, 0;
@%p42 bra BB16_52;

BB16_51:
cvt.u64.u32	%rd350, %r272;
add.s64 %rd352, %rd192, %rd350;
ld.shared.u8 %rs39, [%rd352];
setp.eq.s16	%p43, %rs39, 0;
selp.u32	%r1391, 1, 0, %p43;

BB16_52:
bfe.u32 %r284, %r28, 3, 1;
setp.ne.s32	%p44, %r1391, %r284;
@%p44 bra BB16_54;

add.s64 %rd355, %rd191, %rd345;
add.s64 %rd357, %rd191, %rd342;
cvt.u64.u32	%rd358, %r48;
st.shared.u64 [%rd346], %rd37;
cvt.u64.u32	%rd362, %r272;
st.shared.u64 [%rd344], %rd38;
ld.shared.u64 %rd365, [%rd355];
ld.shared.u64 %rd366, [%rd357];
st.shared.u64 [%rd355], %rd366;
st.shared.u64 [%rd357], %rd365;
add.s64 %rd368, %rd192, %rd358;
ld.shared.u8 %rs40, [%rd368];
add.s64 %rd369, %rd192, %rd362;
ld.shared.u8 %rs41, [%rd369];
st.shared.u8 [%rd368], %rs41;
st.shared.u8 [%rd369], %rs40;

BB16_54:
bar.sync 0;
ld.shared.u64 %rd39, [%rd271];
ld.shared.u64 %rd40, [%rd273];
setp.le.s64	%p45, %rd40, %rd39;
@%p45 bra BB16_56;

cvt.u64.u32	%rd375, %r40;
add.s64 %rd377, %rd192, %rd375;
ld.shared.u8 %rs42, [%rd377];
mov.u32 %r1392, 1;
setp.ne.s16	%p46, %rs42, 0;
@%p46 bra BB16_57;

BB16_56:
cvt.u64.u32	%rd378, %r218;
add.s64 %rd380, %rd192, %rd378;
ld.shared.u8 %rs43, [%rd380];
setp.eq.s16	%p47, %rs43, 0;
selp.u32	%r1392, 1, 0, %p47;

BB16_57:
bfe.u32 %r307, %r28, 3, 1;
setp.ne.s32	%p48, %r1392, %r307;
@%p48 bra BB16_59;

cvt.u64.u32	%rd381, %r40;
st.shared.u64 [%rd273], %rd39;
cvt.u64.u32	%rd385, %r218;
st.shared.u64 [%rd271], %rd40;
add.s64 %rd389, %rd191, %rd272;
ld.shared.u64 %rd390, [%rd389];
add.s64 %rd391, %rd191, %rd269;
ld.shared.u64 %rd392, [%rd391];
st.shared.u64 [%rd389], %rd392;
st.shared.u64 [%rd391], %rd390;
add.s64 %rd394, %rd192, %rd381;
ld.shared.u8 %rs44, [%rd394];
add.s64 %rd395, %rd192, %rd385;
ld.shared.u8 %rs45, [%rd395];
st.shared.u8 [%rd394], %rs45;
st.shared.u8 [%rd395], %rs44;

BB16_59:
bar.sync 0;
ld.shared.u64 %rd41, [%rd224];
ld.shared.u64 %rd42, [%rd226];
setp.le.s64	%p49, %rd42, %rd41;
@%p49 bra BB16_61;

cvt.u64.u32	%rd401, %r34;
add.s64 %rd403, %rd192, %rd401;
ld.shared.u8 %rs46, [%rd403];
mov.u32 %r1393, 1;
setp.ne.s16	%p50, %rs46, 0;
@%p50 bra BB16_62;

BB16_61:
cvt.u64.u32	%rd404, %r186;
add.s64 %rd406, %rd192, %rd404;
ld.shared.u8 %rs47, [%rd406];
setp.eq.s16	%p51, %rs47, 0;
selp.u32	%r1393, 1, 0, %p51;

BB16_62:
bfe.u32 %r329, %r28, 3, 1;
setp.ne.s32	%p52, %r1393, %r329;
@%p52 bra BB16_64;

mul.wide.u32 %rd1723, %r34, 8;
cvt.u64.u32	%rd407, %r34;
st.shared.u64 [%rd226], %rd41;
cvt.u64.u32	%rd411, %r186;
st.shared.u64 [%rd224], %rd42;
add.s64 %rd415, %rd191, %rd1723;
ld.shared.u64 %rd416, [%rd415];
add.s64 %rd417, %rd191, %rd222;
ld.shared.u64 %rd418, [%rd417];
st.shared.u64 [%rd415], %rd418;
st.shared.u64 [%rd417], %rd416;
add.s64 %rd420, %rd192, %rd407;
ld.shared.u8 %rs48, [%rd420];
add.s64 %rd421, %rd192, %rd411;
ld.shared.u8 %rs49, [%rd421];
st.shared.u8 [%rd420], %rs49;
st.shared.u8 [%rd421], %rs48;

BB16_64:
bar.sync 0;
ld.shared.u64 %rd43, [%rd204+8];
ld.shared.u64 %rd44, [%rd204];
setp.le.s64	%p53, %rd44, %rd43;
@%p53 bra BB16_66;

cvt.u64.u32	%rd425, %r174;
add.s64 %rd427, %rd192, %rd425;
ld.shared.u8 %rs50, [%rd427];
mov.u32 %r1394, 1;
setp.ne.s16	%p54, %rs50, 0;
@%p54 bra BB16_67;

BB16_66:
cvt.u64.u32	%rd428, %r174;
add.s64 %rd430, %rd192, %rd428;
ld.shared.u8 %rs51, [%rd430+1];
setp.eq.s16	%p55, %rs51, 0;
selp.u32	%r1394, 1, 0, %p55;

BB16_67:
bfe.u32 %r343, %r28, 3, 1;
setp.ne.s32	%p56, %r1394, %r343;
@%p56 bra BB16_69;

mul.wide.u32 %rd1722, %r174, 8;
cvt.u64.u32	%rd431, %r174;
st.shared.u64 [%rd204], %rd43;
st.shared.u64 [%rd204+8], %rd44;
add.s64 %rd436, %rd191, %rd1722;
ld.shared.u64 %rd437, [%rd436];
ld.shared.u64 %rd438, [%rd436+8];
st.shared.u64 [%rd436], %rd438;
st.shared.u64 [%rd436+8], %rd437;
add.s64 %rd440, %rd192, %rd431;
ld.shared.u8 %rs52, [%rd440];
ld.shared.u8 %rs53, [%rd440+1];
st.shared.u8 [%rd440], %rs53;
st.shared.u8 [%rd440+1], %rs52;

BB16_69:
bar.sync 0;
and.b32 %r346, %r28, 15;
sub.s32 %r58, %r174, %r346;
add.s32 %r348, %r58, 16;
mul.wide.u32 %rd441, %r348, 8;
add.s64 %rd443, %rd190, %rd441;
mul.wide.u32 %rd444, %r58, 8;
add.s64 %rd445, %rd190, %rd444;
ld.shared.u64 %rd45, [%rd443];
ld.shared.u64 %rd46, [%rd445];
setp.le.s64	%p57, %rd46, %rd45;
@%p57 bra BB16_71;

cvt.u64.u32	%rd446, %r58;
add.s64 %rd448, %rd192, %rd446;
ld.shared.u8 %rs54, [%rd448];
mov.u32 %r1395, 1;
setp.ne.s16	%p58, %rs54, 0;
@%p58 bra BB16_72;

BB16_71:
cvt.u64.u32	%rd449, %r348;
add.s64 %rd451, %rd192, %rd449;
ld.shared.u8 %rs55, [%rd451];
setp.eq.s16	%p59, %rs55, 0;
selp.u32	%r1395, 1, 0, %p59;

BB16_72:
bfe.u32 %r360, %r28, 4, 1;
setp.ne.s32	%p60, %r1395, %r360;
@%p60 bra BB16_74;

add.s64 %rd454, %rd191, %rd444;
add.s64 %rd456, %rd191, %rd441;
cvt.u64.u32	%rd457, %r58;
st.shared.u64 [%rd445], %rd45;
cvt.u64.u32	%rd461, %r348;
st.shared.u64 [%rd443], %rd46;
ld.shared.u64 %rd464, [%rd454];
ld.shared.u64 %rd465, [%rd456];
st.shared.u64 [%rd454], %rd465;
st.shared.u64 [%rd456], %rd464;
add.s64 %rd467, %rd192, %rd457;
ld.shared.u8 %rs56, [%rd467];
add.s64 %rd468, %rd192, %rd461;
ld.shared.u8 %rs57, [%rd468];
st.shared.u8 [%rd467], %rs57;
st.shared.u8 [%rd468], %rs56;

BB16_74:
bar.sync 0;
ld.shared.u64 %rd47, [%rd344];
ld.shared.u64 %rd48, [%rd346];
setp.le.s64	%p61, %rd48, %rd47;
@%p61 bra BB16_76;

cvt.u64.u32	%rd474, %r48;
add.s64 %rd476, %rd192, %rd474;
ld.shared.u8 %rs58, [%rd476];
mov.u32 %r1396, 1;
setp.ne.s16	%p62, %rs58, 0;
@%p62 bra BB16_77;

BB16_76:
cvt.u64.u32	%rd477, %r272;
add.s64 %rd479, %rd192, %rd477;
ld.shared.u8 %rs59, [%rd479];
setp.eq.s16	%p63, %rs59, 0;
selp.u32	%r1396, 1, 0, %p63;

BB16_77:
bfe.u32 %r383, %r28, 4, 1;
setp.ne.s32	%p64, %r1396, %r383;
@%p64 bra BB16_79;

mul.wide.u32 %rd1712, %r272, 8;
mul.wide.u32 %rd1711, %r48, 8;
cvt.u64.u32	%rd480, %r48;
st.shared.u64 [%rd346], %rd47;
cvt.u64.u32	%rd484, %r272;
st.shared.u64 [%rd344], %rd48;
add.s64 %rd488, %rd191, %rd1711;
ld.shared.u64 %rd489, [%rd488];
add.s64 %rd490, %rd191, %rd1712;
ld.shared.u64 %rd491, [%rd490];
st.shared.u64 [%rd488], %rd491;
st.shared.u64 [%rd490], %rd489;
add.s64 %rd493, %rd192, %rd480;
ld.shared.u8 %rs60, [%rd493];
add.s64 %rd494, %rd192, %rd484;
ld.shared.u8 %rs61, [%rd494];
st.shared.u8 [%rd493], %rs61;
st.shared.u8 [%rd494], %rs60;

BB16_79:
bar.sync 0;
ld.shared.u64 %rd49, [%rd271];
ld.shared.u64 %rd50, [%rd273];
setp.le.s64	%p65, %rd50, %rd49;
@%p65 bra BB16_81;

cvt.u64.u32	%rd500, %r40;
add.s64 %rd502, %rd192, %rd500;
ld.shared.u8 %rs62, [%rd502];
mov.u32 %r1397, 1;
setp.ne.s16	%p66, %rs62, 0;
@%p66 bra BB16_82;

BB16_81:
cvt.u64.u32	%rd503, %r218;
add.s64 %rd505, %rd192, %rd503;
ld.shared.u8 %rs63, [%rd505];
setp.eq.s16	%p67, %rs63, 0;
selp.u32	%r1397, 1, 0, %p67;

BB16_82:
bfe.u32 %r405, %r28, 4, 1;
setp.ne.s32	%p68, %r1397, %r405;
@%p68 bra BB16_84;

mul.wide.u32 %rd1710, %r218, 8;
mul.wide.u32 %rd1709, %r40, 8;
cvt.u64.u32	%rd506, %r40;
st.shared.u64 [%rd273], %rd49;
cvt.u64.u32	%rd510, %r218;
st.shared.u64 [%rd271], %rd50;
add.s64 %rd514, %rd191, %rd1709;
ld.shared.u64 %rd515, [%rd514];
add.s64 %rd516, %rd191, %rd1710;
ld.shared.u64 %rd517, [%rd516];
st.shared.u64 [%rd514], %rd517;
st.shared.u64 [%rd516], %rd515;
add.s64 %rd519, %rd192, %rd506;
ld.shared.u8 %rs64, [%rd519];
add.s64 %rd520, %rd192, %rd510;
ld.shared.u8 %rs65, [%rd520];
st.shared.u8 [%rd519], %rs65;
st.shared.u8 [%rd520], %rs64;

BB16_84:
bar.sync 0;
ld.shared.u64 %rd51, [%rd224];
ld.shared.u64 %rd52, [%rd226];
setp.le.s64	%p69, %rd52, %rd51;
@%p69 bra BB16_86;

cvt.u64.u32	%rd526, %r34;
add.s64 %rd528, %rd192, %rd526;
ld.shared.u8 %rs66, [%rd528];
mov.u32 %r1398, 1;
setp.ne.s16	%p70, %rs66, 0;
@%p70 bra BB16_87;

BB16_86:
cvt.u64.u32	%rd529, %r186;
add.s64 %rd531, %rd192, %rd529;
ld.shared.u8 %rs67, [%rd531];
setp.eq.s16	%p71, %rs67, 0;
selp.u32	%r1398, 1, 0, %p71;

BB16_87:
bfe.u32 %r427, %r28, 4, 1;
setp.ne.s32	%p72, %r1398, %r427;
@%p72 bra BB16_89;

mul.wide.u32 %rd1708, %r186, 8;
mul.wide.u32 %rd1707, %r34, 8;
cvt.u64.u32	%rd532, %r34;
st.shared.u64 [%rd226], %rd51;
cvt.u64.u32	%rd536, %r186;
st.shared.u64 [%rd224], %rd52;
add.s64 %rd540, %rd191, %rd1707;
ld.shared.u64 %rd541, [%rd540];
add.s64 %rd542, %rd191, %rd1708;
ld.shared.u64 %rd543, [%rd542];
st.shared.u64 [%rd540], %rd543;
st.shared.u64 [%rd542], %rd541;
add.s64 %rd545, %rd192, %rd532;
ld.shared.u8 %rs68, [%rd545];
add.s64 %rd546, %rd192, %rd536;
ld.shared.u8 %rs69, [%rd546];
st.shared.u8 [%rd545], %rs69;
st.shared.u8 [%rd546], %rs68;

BB16_89:
bar.sync 0;
ld.shared.u64 %rd53, [%rd204+8];
ld.shared.u64 %rd54, [%rd204];
setp.le.s64	%p73, %rd54, %rd53;
@%p73 bra BB16_91;

cvt.u64.u32	%rd550, %r174;
add.s64 %rd552, %rd192, %rd550;
ld.shared.u8 %rs70, [%rd552];
mov.u32 %r1399, 1;
setp.ne.s16	%p74, %rs70, 0;
@%p74 bra BB16_92;

BB16_91:
cvt.u64.u32	%rd553, %r174;
add.s64 %rd555, %rd192, %rd553;
ld.shared.u8 %rs71, [%rd555+1];
setp.eq.s16	%p75, %rs71, 0;
selp.u32	%r1399, 1, 0, %p75;

BB16_92:
bfe.u32 %r441, %r28, 4, 1;
setp.ne.s32	%p76, %r1399, %r441;
@%p76 bra BB16_94;

mul.wide.u32 %rd1706, %r174, 8;
cvt.u64.u32	%rd556, %r174;
st.shared.u64 [%rd204], %rd53;
st.shared.u64 [%rd204+8], %rd54;
add.s64 %rd561, %rd191, %rd1706;
ld.shared.u64 %rd562, [%rd561];
ld.shared.u64 %rd563, [%rd561+8];
st.shared.u64 [%rd561], %rd563;
st.shared.u64 [%rd561+8], %rd562;
add.s64 %rd565, %rd192, %rd556;
ld.shared.u8 %rs72, [%rd565];
ld.shared.u8 %rs73, [%rd565+1];
st.shared.u8 [%rd565], %rs73;
st.shared.u8 [%rd565+1], %rs72;

BB16_94:
bar.sync 0;
and.b32 %r444, %r28, 31;
sub.s32 %r70, %r174, %r444;
add.s32 %r446, %r70, 32;
mul.wide.u32 %rd566, %r446, 8;
add.s64 %rd568, %rd190, %rd566;
mul.wide.u32 %rd569, %r70, 8;
add.s64 %rd570, %rd190, %rd569;
ld.shared.u64 %rd55, [%rd568];
ld.shared.u64 %rd56, [%rd570];
setp.le.s64	%p77, %rd56, %rd55;
@%p77 bra BB16_96;

cvt.u64.u32	%rd571, %r70;
add.s64 %rd573, %rd192, %rd571;
ld.shared.u8 %rs74, [%rd573];
mov.u32 %r1400, 1;
setp.ne.s16	%p78, %rs74, 0;
@%p78 bra BB16_97;

BB16_96:
cvt.u64.u32	%rd574, %r446;
add.s64 %rd576, %rd192, %rd574;
ld.shared.u8 %rs75, [%rd576];
setp.eq.s16	%p79, %rs75, 0;
selp.u32	%r1400, 1, 0, %p79;

BB16_97:
bfe.u32 %r458, %r28, 5, 1;
setp.ne.s32	%p80, %r1400, %r458;
@%p80 bra BB16_99;

add.s64 %rd1726, %rd190, %rd566;
add.s32 %r1343, %r70, 32;
mul.wide.u32 %rd1713, %r70, 8;
add.s64 %rd579, %rd191, %rd1713;
add.s64 %rd581, %rd191, %rd566;
cvt.u64.u32	%rd582, %r70;
st.shared.u64 [%rd570], %rd55;
cvt.u64.u32	%rd586, %r1343;
st.shared.u64 [%rd1726], %rd56;
ld.shared.u64 %rd589, [%rd579];
ld.shared.u64 %rd590, [%rd581];
st.shared.u64 [%rd579], %rd590;
st.shared.u64 [%rd581], %rd589;
add.s64 %rd592, %rd192, %rd582;
ld.shared.u8 %rs76, [%rd592];
add.s64 %rd593, %rd192, %rd586;
ld.shared.u8 %rs77, [%rd593];
st.shared.u8 [%rd592], %rs77;
st.shared.u8 [%rd593], %rs76;

BB16_99:
bar.sync 0;
add.s64 %rd1724, %rd190, %rd441;
ld.shared.u64 %rd57, [%rd1724];
ld.shared.u64 %rd58, [%rd445];
setp.le.s64	%p81, %rd58, %rd57;
@%p81 bra BB16_101;

cvt.u64.u32	%rd599, %r58;
add.s64 %rd601, %rd192, %rd599;
ld.shared.u8 %rs78, [%rd601];
mov.u32 %r1401, 1;
setp.ne.s16	%p82, %rs78, 0;
@%p82 bra BB16_102;

BB16_101:
add.s32 %r1363, %r58, 16;
cvt.u64.u32	%rd602, %r1363;
add.s64 %rd604, %rd192, %rd602;
ld.shared.u8 %rs79, [%rd604];
setp.eq.s16	%p83, %rs79, 0;
selp.u32	%r1401, 1, 0, %p83;

BB16_102:
bfe.u32 %r481, %r28, 5, 1;
setp.ne.s32	%p84, %r1401, %r481;
@%p84 bra BB16_104;

add.s64 %rd1725, %rd190, %rd441;
add.s32 %r1364, %r58, 16;
mul.wide.u32 %rd1705, %r58, 8;
cvt.u64.u32	%rd605, %r58;
st.shared.u64 [%rd445], %rd57;
cvt.u64.u32	%rd609, %r1364;
st.shared.u64 [%rd1725], %rd58;
add.s64 %rd613, %rd191, %rd1705;
ld.shared.u64 %rd614, [%rd613];
add.s64 %rd615, %rd191, %rd441;
ld.shared.u64 %rd616, [%rd615];
st.shared.u64 [%rd613], %rd616;
st.shared.u64 [%rd615], %rd614;
add.s64 %rd618, %rd192, %rd605;
ld.shared.u8 %rs80, [%rd618];
add.s64 %rd619, %rd192, %rd609;
ld.shared.u8 %rs81, [%rd619];
st.shared.u8 [%rd618], %rs81;
st.shared.u8 [%rd619], %rs80;

BB16_104:
bar.sync 0;
ld.shared.u64 %rd59, [%rd344];
ld.shared.u64 %rd60, [%rd346];
setp.le.s64	%p85, %rd60, %rd59;
@%p85 bra BB16_106;

cvt.u64.u32	%rd625, %r48;
add.s64 %rd627, %rd192, %rd625;
ld.shared.u8 %rs82, [%rd627];
mov.u32 %r1402, 1;
setp.ne.s16	%p86, %rs82, 0;
@%p86 bra BB16_107;

BB16_106:
cvt.u64.u32	%rd628, %r272;
add.s64 %rd630, %rd192, %rd628;
ld.shared.u8 %rs83, [%rd630];
setp.eq.s16	%p87, %rs83, 0;
selp.u32	%r1402, 1, 0, %p87;

BB16_107:
bfe.u32 %r503, %r28, 5, 1;
setp.ne.s32	%p88, %r1402, %r503;
@%p88 bra BB16_109;

mul.wide.u32 %rd1704, %r272, 8;
mul.wide.u32 %rd1703, %r48, 8;
cvt.u64.u32	%rd631, %r48;
st.shared.u64 [%rd346], %rd59;
cvt.u64.u32	%rd635, %r272;
st.shared.u64 [%rd344], %rd60;
add.s64 %rd639, %rd191, %rd1703;
ld.shared.u64 %rd640, [%rd639];
add.s64 %rd641, %rd191, %rd1704;
ld.shared.u64 %rd642, [%rd641];
st.shared.u64 [%rd639], %rd642;
st.shared.u64 [%rd641], %rd640;
add.s64 %rd644, %rd192, %rd631;
ld.shared.u8 %rs84, [%rd644];
add.s64 %rd645, %rd192, %rd635;
ld.shared.u8 %rs85, [%rd645];
st.shared.u8 [%rd644], %rs85;
st.shared.u8 [%rd645], %rs84;

BB16_109:
bar.sync 0;
ld.shared.u64 %rd61, [%rd271];
ld.shared.u64 %rd62, [%rd273];
setp.le.s64	%p89, %rd62, %rd61;
@%p89 bra BB16_111;

cvt.u64.u32	%rd651, %r40;
add.s64 %rd653, %rd192, %rd651;
ld.shared.u8 %rs86, [%rd653];
mov.u32 %r1403, 1;
setp.ne.s16	%p90, %rs86, 0;
@%p90 bra BB16_112;

BB16_111:
cvt.u64.u32	%rd654, %r218;
add.s64 %rd656, %rd192, %rd654;
ld.shared.u8 %rs87, [%rd656];
setp.eq.s16	%p91, %rs87, 0;
selp.u32	%r1403, 1, 0, %p91;

BB16_112:
bfe.u32 %r525, %r28, 5, 1;
setp.ne.s32	%p92, %r1403, %r525;
@%p92 bra BB16_114;

mul.wide.u32 %rd1702, %r218, 8;
mul.wide.u32 %rd1701, %r40, 8;
cvt.u64.u32	%rd657, %r40;
st.shared.u64 [%rd273], %rd61;
cvt.u64.u32	%rd661, %r218;
st.shared.u64 [%rd271], %rd62;
add.s64 %rd665, %rd191, %rd1701;
ld.shared.u64 %rd666, [%rd665];
add.s64 %rd667, %rd191, %rd1702;
ld.shared.u64 %rd668, [%rd667];
st.shared.u64 [%rd665], %rd668;
st.shared.u64 [%rd667], %rd666;
add.s64 %rd670, %rd192, %rd657;
ld.shared.u8 %rs88, [%rd670];
add.s64 %rd671, %rd192, %rd661;
ld.shared.u8 %rs89, [%rd671];
st.shared.u8 [%rd670], %rs89;
st.shared.u8 [%rd671], %rs88;

BB16_114:
bar.sync 0;
ld.shared.u64 %rd63, [%rd224];
ld.shared.u64 %rd64, [%rd226];
setp.le.s64	%p93, %rd64, %rd63;
@%p93 bra BB16_116;

cvt.u64.u32	%rd677, %r34;
add.s64 %rd679, %rd192, %rd677;
ld.shared.u8 %rs90, [%rd679];
mov.u32 %r1404, 1;
setp.ne.s16	%p94, %rs90, 0;
@%p94 bra BB16_117;

BB16_116:
cvt.u64.u32	%rd680, %r186;
add.s64 %rd682, %rd192, %rd680;
ld.shared.u8 %rs91, [%rd682];
setp.eq.s16	%p95, %rs91, 0;
selp.u32	%r1404, 1, 0, %p95;

BB16_117:
bfe.u32 %r547, %r28, 5, 1;
setp.ne.s32	%p96, %r1404, %r547;
@%p96 bra BB16_119;

mul.wide.u32 %rd1700, %r186, 8;
mul.wide.u32 %rd1699, %r34, 8;
cvt.u64.u32	%rd683, %r34;
st.shared.u64 [%rd226], %rd63;
cvt.u64.u32	%rd687, %r186;
st.shared.u64 [%rd224], %rd64;
add.s64 %rd691, %rd191, %rd1699;
ld.shared.u64 %rd692, [%rd691];
add.s64 %rd693, %rd191, %rd1700;
ld.shared.u64 %rd694, [%rd693];
st.shared.u64 [%rd691], %rd694;
st.shared.u64 [%rd693], %rd692;
add.s64 %rd696, %rd192, %rd683;
ld.shared.u8 %rs92, [%rd696];
add.s64 %rd697, %rd192, %rd687;
ld.shared.u8 %rs93, [%rd697];
st.shared.u8 [%rd696], %rs93;
st.shared.u8 [%rd697], %rs92;

BB16_119:
bar.sync 0;
ld.shared.u64 %rd65, [%rd204+8];
ld.shared.u64 %rd66, [%rd204];
setp.le.s64	%p97, %rd66, %rd65;
@%p97 bra BB16_121;

cvt.u64.u32	%rd701, %r174;
add.s64 %rd703, %rd192, %rd701;
ld.shared.u8 %rs94, [%rd703];
mov.u32 %r1405, 1;
setp.ne.s16	%p98, %rs94, 0;
@%p98 bra BB16_122;

BB16_121:
cvt.u64.u32	%rd704, %r174;
add.s64 %rd706, %rd192, %rd704;
ld.shared.u8 %rs95, [%rd706+1];
setp.eq.s16	%p99, %rs95, 0;
selp.u32	%r1405, 1, 0, %p99;

BB16_122:
bfe.u32 %r561, %r28, 5, 1;
setp.ne.s32	%p100, %r1405, %r561;
@%p100 bra BB16_124;

mul.wide.u32 %rd1698, %r174, 8;
cvt.u64.u32	%rd707, %r174;
st.shared.u64 [%rd204], %rd65;
st.shared.u64 [%rd204+8], %rd66;
add.s64 %rd712, %rd191, %rd1698;
ld.shared.u64 %rd713, [%rd712];
ld.shared.u64 %rd714, [%rd712+8];
st.shared.u64 [%rd712], %rd714;
st.shared.u64 [%rd712+8], %rd713;
add.s64 %rd716, %rd192, %rd707;
ld.shared.u8 %rs96, [%rd716];
ld.shared.u8 %rs97, [%rd716+1];
st.shared.u8 [%rd716], %rs97;
st.shared.u8 [%rd716+1], %rs96;

BB16_124:
bar.sync 0;
and.b32 %r564, %r28, 63;
sub.s32 %r84, %r174, %r564;
add.s32 %r566, %r84, 64;
mul.wide.u32 %rd717, %r566, 8;
add.s64 %rd719, %rd190, %rd717;
mul.wide.u32 %rd720, %r84, 8;
add.s64 %rd721, %rd190, %rd720;
ld.shared.u64 %rd67, [%rd719];
ld.shared.u64 %rd68, [%rd721];
setp.le.s64	%p101, %rd68, %rd67;
@%p101 bra BB16_126;

cvt.u64.u32	%rd722, %r84;
add.s64 %rd724, %rd192, %rd722;
ld.shared.u8 %rs98, [%rd724];
mov.u32 %r1406, 1;
setp.ne.s16	%p102, %rs98, 0;
@%p102 bra BB16_127;

BB16_126:
add.s32 %r1346, %r84, 64;
cvt.u64.u32	%rd725, %r1346;
add.s64 %rd727, %rd192, %rd725;
ld.shared.u8 %rs99, [%rd727];
setp.eq.s16	%p103, %rs99, 0;
selp.u32	%r1406, 1, 0, %p103;

BB16_127:
bfe.u32 %r578, %r28, 6, 1;
setp.ne.s32	%p104, %r1406, %r578;
@%p104 bra BB16_129;

add.s64 %rd1721, %rd190, %rd717;
add.s32 %r1347, %r84, 64;
mul.wide.u32 %rd1688, %r84, 8;
add.s64 %rd730, %rd191, %rd1688;
add.s64 %rd732, %rd191, %rd717;
cvt.u64.u32	%rd733, %r84;
st.shared.u64 [%rd721], %rd67;
cvt.u64.u32	%rd737, %r1347;
st.shared.u64 [%rd1721], %rd68;
ld.shared.u64 %rd740, [%rd730];
ld.shared.u64 %rd741, [%rd732];
st.shared.u64 [%rd730], %rd741;
st.shared.u64 [%rd732], %rd740;
add.s64 %rd743, %rd192, %rd733;
ld.shared.u8 %rs100, [%rd743];
add.s64 %rd744, %rd192, %rd737;
ld.shared.u8 %rs101, [%rd744];
st.shared.u8 [%rd743], %rs101;
st.shared.u8 [%rd744], %rs100;

BB16_129:
bar.sync 0;
add.s64 %rd1714, %rd190, %rd566;
ld.shared.u64 %rd69, [%rd1714];
ld.shared.u64 %rd70, [%rd570];
setp.le.s64	%p105, %rd70, %rd69;
@%p105 bra BB16_131;

cvt.u64.u32	%rd750, %r70;
add.s64 %rd752, %rd192, %rd750;
ld.shared.u8 %rs102, [%rd752];
mov.u32 %r1407, 1;
setp.ne.s16	%p106, %rs102, 0;
@%p106 bra BB16_132;

BB16_131:
add.s32 %r1341, %r70, 32;
cvt.u64.u32	%rd753, %r1341;
add.s64 %rd755, %rd192, %rd753;
ld.shared.u8 %rs103, [%rd755];
setp.eq.s16	%p107, %rs103, 0;
selp.u32	%r1407, 1, 0, %p107;

BB16_132:
bfe.u32 %r601, %r28, 6, 1;
setp.ne.s32	%p108, %r1407, %r601;
@%p108 bra BB16_134;

add.s64 %rd1716, %rd190, %rd566;
add.s32 %r1342, %r70, 32;
mul.wide.u32 %rd1687, %r70, 8;
cvt.u64.u32	%rd756, %r70;
st.shared.u64 [%rd570], %rd69;
cvt.u64.u32	%rd760, %r1342;
st.shared.u64 [%rd1716], %rd70;
add.s64 %rd764, %rd191, %rd1687;
ld.shared.u64 %rd765, [%rd764];
add.s64 %rd766, %rd191, %rd566;
ld.shared.u64 %rd767, [%rd766];
st.shared.u64 [%rd764], %rd767;
st.shared.u64 [%rd766], %rd765;
add.s64 %rd769, %rd192, %rd756;
ld.shared.u8 %rs104, [%rd769];
add.s64 %rd770, %rd192, %rd760;
ld.shared.u8 %rs105, [%rd770];
st.shared.u8 [%rd769], %rs105;
st.shared.u8 [%rd770], %rs104;

BB16_134:
bar.sync 0;
add.s64 %rd1717, %rd190, %rd441;
ld.shared.u64 %rd71, [%rd1717];
ld.shared.u64 %rd72, [%rd445];
setp.le.s64	%p109, %rd72, %rd71;
@%p109 bra BB16_136;

cvt.u64.u32	%rd776, %r58;
add.s64 %rd778, %rd192, %rd776;
ld.shared.u8 %rs106, [%rd778];
mov.u32 %r1408, 1;
setp.ne.s16	%p110, %rs106, 0;
@%p110 bra BB16_137;

BB16_136:
add.s32 %r1344, %r58, 16;
cvt.u64.u32	%rd779, %r1344;
add.s64 %rd781, %rd192, %rd779;
ld.shared.u8 %rs107, [%rd781];
setp.eq.s16	%p111, %rs107, 0;
selp.u32	%r1408, 1, 0, %p111;

BB16_137:
bfe.u32 %r623, %r28, 6, 1;
setp.ne.s32	%p112, %r1408, %r623;
@%p112 bra BB16_139;

add.s64 %rd1719, %rd190, %rd441;
add.s32 %r1345, %r58, 16;
mul.wide.u32 %rd1686, %r58, 8;
cvt.u64.u32	%rd782, %r58;
st.shared.u64 [%rd445], %rd71;
cvt.u64.u32	%rd786, %r1345;
st.shared.u64 [%rd1719], %rd72;
add.s64 %rd790, %rd191, %rd1686;
ld.shared.u64 %rd791, [%rd790];
add.s64 %rd792, %rd191, %rd441;
ld.shared.u64 %rd793, [%rd792];
st.shared.u64 [%rd790], %rd793;
st.shared.u64 [%rd792], %rd791;
add.s64 %rd795, %rd192, %rd782;
ld.shared.u8 %rs108, [%rd795];
add.s64 %rd796, %rd192, %rd786;
ld.shared.u8 %rs109, [%rd796];
st.shared.u8 [%rd795], %rs109;
st.shared.u8 [%rd796], %rs108;

BB16_139:
bar.sync 0;
ld.shared.u64 %rd73, [%rd344];
ld.shared.u64 %rd74, [%rd346];
setp.le.s64	%p113, %rd74, %rd73;
@%p113 bra BB16_141;

cvt.u64.u32	%rd802, %r48;
add.s64 %rd804, %rd192, %rd802;
ld.shared.u8 %rs110, [%rd804];
mov.u32 %r1409, 1;
setp.ne.s16	%p114, %rs110, 0;
@%p114 bra BB16_142;

BB16_141:
cvt.u64.u32	%rd805, %r272;
add.s64 %rd807, %rd192, %rd805;
ld.shared.u8 %rs111, [%rd807];
setp.eq.s16	%p115, %rs111, 0;
selp.u32	%r1409, 1, 0, %p115;

BB16_142:
bfe.u32 %r645, %r28, 6, 1;
setp.ne.s32	%p116, %r1409, %r645;
@%p116 bra BB16_144;

mul.wide.u32 %rd1685, %r272, 8;
mul.wide.u32 %rd1684, %r48, 8;
cvt.u64.u32	%rd808, %r48;
st.shared.u64 [%rd346], %rd73;
cvt.u64.u32	%rd812, %r272;
st.shared.u64 [%rd344], %rd74;
add.s64 %rd816, %rd191, %rd1684;
ld.shared.u64 %rd817, [%rd816];
add.s64 %rd818, %rd191, %rd1685;
ld.shared.u64 %rd819, [%rd818];
st.shared.u64 [%rd816], %rd819;
st.shared.u64 [%rd818], %rd817;
add.s64 %rd821, %rd192, %rd808;
ld.shared.u8 %rs112, [%rd821];
add.s64 %rd822, %rd192, %rd812;
ld.shared.u8 %rs113, [%rd822];
st.shared.u8 [%rd821], %rs113;
st.shared.u8 [%rd822], %rs112;

BB16_144:
bar.sync 0;
ld.shared.u64 %rd75, [%rd271];
ld.shared.u64 %rd76, [%rd273];
setp.le.s64	%p117, %rd76, %rd75;
@%p117 bra BB16_146;

cvt.u64.u32	%rd828, %r40;
add.s64 %rd830, %rd192, %rd828;
ld.shared.u8 %rs114, [%rd830];
mov.u32 %r1410, 1;
setp.ne.s16	%p118, %rs114, 0;
@%p118 bra BB16_147;

BB16_146:
cvt.u64.u32	%rd831, %r218;
add.s64 %rd833, %rd192, %rd831;
ld.shared.u8 %rs115, [%rd833];
setp.eq.s16	%p119, %rs115, 0;
selp.u32	%r1410, 1, 0, %p119;

BB16_147:
bfe.u32 %r667, %r28, 6, 1;
setp.ne.s32	%p120, %r1410, %r667;
@%p120 bra BB16_149;

mul.wide.u32 %rd1683, %r218, 8;
mul.wide.u32 %rd1682, %r40, 8;
cvt.u64.u32	%rd834, %r40;
st.shared.u64 [%rd273], %rd75;
cvt.u64.u32	%rd838, %r218;
st.shared.u64 [%rd271], %rd76;
add.s64 %rd842, %rd191, %rd1682;
ld.shared.u64 %rd843, [%rd842];
add.s64 %rd844, %rd191, %rd1683;
ld.shared.u64 %rd845, [%rd844];
st.shared.u64 [%rd842], %rd845;
st.shared.u64 [%rd844], %rd843;
add.s64 %rd847, %rd192, %rd834;
ld.shared.u8 %rs116, [%rd847];
add.s64 %rd848, %rd192, %rd838;
ld.shared.u8 %rs117, [%rd848];
st.shared.u8 [%rd847], %rs117;
st.shared.u8 [%rd848], %rs116;

BB16_149:
bar.sync 0;
ld.shared.u64 %rd77, [%rd224];
ld.shared.u64 %rd78, [%rd226];
setp.le.s64	%p121, %rd78, %rd77;
@%p121 bra BB16_151;

cvt.u64.u32	%rd854, %r34;
add.s64 %rd856, %rd192, %rd854;
ld.shared.u8 %rs118, [%rd856];
mov.u32 %r1411, 1;
setp.ne.s16	%p122, %rs118, 0;
@%p122 bra BB16_152;

BB16_151:
cvt.u64.u32	%rd857, %r186;
add.s64 %rd859, %rd192, %rd857;
ld.shared.u8 %rs119, [%rd859];
setp.eq.s16	%p123, %rs119, 0;
selp.u32	%r1411, 1, 0, %p123;

BB16_152:
bfe.u32 %r689, %r28, 6, 1;
setp.ne.s32	%p124, %r1411, %r689;
@%p124 bra BB16_154;

mul.wide.u32 %rd1681, %r186, 8;
mul.wide.u32 %rd1680, %r34, 8;
cvt.u64.u32	%rd860, %r34;
st.shared.u64 [%rd226], %rd77;
cvt.u64.u32	%rd864, %r186;
st.shared.u64 [%rd224], %rd78;
add.s64 %rd868, %rd191, %rd1680;
ld.shared.u64 %rd869, [%rd868];
add.s64 %rd870, %rd191, %rd1681;
ld.shared.u64 %rd871, [%rd870];
st.shared.u64 [%rd868], %rd871;
st.shared.u64 [%rd870], %rd869;
add.s64 %rd873, %rd192, %rd860;
ld.shared.u8 %rs120, [%rd873];
add.s64 %rd874, %rd192, %rd864;
ld.shared.u8 %rs121, [%rd874];
st.shared.u8 [%rd873], %rs121;
st.shared.u8 [%rd874], %rs120;

BB16_154:
bar.sync 0;
ld.shared.u64 %rd79, [%rd204+8];
ld.shared.u64 %rd80, [%rd204];
setp.le.s64	%p125, %rd80, %rd79;
@%p125 bra BB16_156;

cvt.u64.u32	%rd878, %r174;
add.s64 %rd880, %rd192, %rd878;
ld.shared.u8 %rs122, [%rd880];
mov.u32 %r1412, 1;
setp.ne.s16	%p126, %rs122, 0;
@%p126 bra BB16_157;

BB16_156:
cvt.u64.u32	%rd881, %r174;
add.s64 %rd883, %rd192, %rd881;
ld.shared.u8 %rs123, [%rd883+1];
setp.eq.s16	%p127, %rs123, 0;
selp.u32	%r1412, 1, 0, %p127;

BB16_157:
bfe.u32 %r703, %r28, 6, 1;
setp.ne.s32	%p128, %r1412, %r703;
@%p128 bra BB16_159;

mul.wide.u32 %rd1679, %r174, 8;
cvt.u64.u32	%rd884, %r174;
st.shared.u64 [%rd204], %rd79;
st.shared.u64 [%rd204+8], %rd80;
add.s64 %rd889, %rd191, %rd1679;
ld.shared.u64 %rd890, [%rd889];
ld.shared.u64 %rd891, [%rd889+8];
st.shared.u64 [%rd889], %rd891;
st.shared.u64 [%rd889+8], %rd890;
add.s64 %rd893, %rd192, %rd884;
ld.shared.u8 %rs124, [%rd893];
ld.shared.u8 %rs125, [%rd893+1];
st.shared.u8 [%rd893], %rs125;
st.shared.u8 [%rd893+1], %rs124;

BB16_159:
bar.sync 0;
and.b32 %r706, %r28, 127;
sub.s32 %r100, %r174, %r706;
add.s32 %r708, %r100, 128;
mul.wide.u32 %rd894, %r708, 8;
add.s64 %rd896, %rd190, %rd894;
mul.wide.u32 %rd897, %r100, 8;
add.s64 %rd898, %rd190, %rd897;
ld.shared.u64 %rd81, [%rd896];
ld.shared.u64 %rd82, [%rd898];
setp.le.s64	%p129, %rd82, %rd81;
@%p129 bra BB16_161;

cvt.u64.u32	%rd899, %r100;
add.s64 %rd901, %rd192, %rd899;
ld.shared.u8 %rs126, [%rd901];
mov.u32 %r1413, 1;
setp.ne.s16	%p130, %rs126, 0;
@%p130 bra BB16_162;

BB16_161:
add.s32 %r1309, %r100, 128;
cvt.u64.u32	%rd902, %r1309;
add.s64 %rd904, %rd192, %rd902;
ld.shared.u8 %rs127, [%rd904];
setp.eq.s16	%p131, %rs127, 0;
selp.u32	%r1413, 1, 0, %p131;

BB16_162:
bfe.u32 %r720, %r28, 7, 1;
setp.ne.s32	%p132, %r1413, %r720;
@%p132 bra BB16_164;

add.s64 %rd1678, %rd190, %rd894;
mul.wide.u32 %rd1677, %r100, 8;
add.s32 %r1325, %r100, 128;
add.s64 %rd907, %rd191, %rd1677;
add.s64 %rd909, %rd191, %rd894;
cvt.u64.u32	%rd910, %r100;
st.shared.u64 [%rd898], %rd81;
cvt.u64.u32	%rd914, %r1325;
st.shared.u64 [%rd1678], %rd82;
ld.shared.u64 %rd917, [%rd907];
ld.shared.u64 %rd918, [%rd909];
st.shared.u64 [%rd907], %rd918;
st.shared.u64 [%rd909], %rd917;
add.s64 %rd920, %rd192, %rd910;
ld.shared.u8 %rs128, [%rd920];
add.s64 %rd921, %rd192, %rd914;
ld.shared.u8 %rs129, [%rd921];
st.shared.u8 [%rd920], %rs129;
st.shared.u8 [%rd921], %rs128;

BB16_164:
bar.sync 0;
add.s64 %rd1720, %rd190, %rd717;
ld.shared.u64 %rd83, [%rd1720];
ld.shared.u64 %rd84, [%rd721];
setp.le.s64	%p133, %rd84, %rd83;
@%p133 bra BB16_166;

cvt.u64.u32	%rd927, %r84;
add.s64 %rd929, %rd192, %rd927;
ld.shared.u8 %rs130, [%rd929];
mov.u32 %r1414, 1;
setp.ne.s16	%p134, %rs130, 0;
@%p134 bra BB16_167;

BB16_166:
add.s32 %r1310, %r84, 64;
cvt.u64.u32	%rd930, %r1310;
add.s64 %rd932, %rd192, %rd930;
ld.shared.u8 %rs131, [%rd932];
setp.eq.s16	%p135, %rs131, 0;
selp.u32	%r1414, 1, 0, %p135;

BB16_167:
bfe.u32 %r743, %r28, 7, 1;
setp.ne.s32	%p136, %r1414, %r743;
@%p136 bra BB16_169;

add.s64 %rd1691, %rd190, %rd717;
mul.wide.u32 %rd1676, %r84, 8;
add.s32 %r1324, %r84, 64;
cvt.u64.u32	%rd933, %r84;
st.shared.u64 [%rd721], %rd83;
cvt.u64.u32	%rd937, %r1324;
st.shared.u64 [%rd1691], %rd84;
add.s64 %rd941, %rd191, %rd1676;
ld.shared.u64 %rd942, [%rd941];
add.s64 %rd943, %rd191, %rd717;
ld.shared.u64 %rd944, [%rd943];
st.shared.u64 [%rd941], %rd944;
st.shared.u64 [%rd943], %rd942;
add.s64 %rd946, %rd192, %rd933;
ld.shared.u8 %rs132, [%rd946];
add.s64 %rd947, %rd192, %rd937;
ld.shared.u8 %rs133, [%rd947];
st.shared.u8 [%rd946], %rs133;
st.shared.u8 [%rd947], %rs132;

BB16_169:
bar.sync 0;
add.s64 %rd1715, %rd190, %rd566;
ld.shared.u64 %rd85, [%rd1715];
ld.shared.u64 %rd86, [%rd570];
setp.le.s64	%p137, %rd86, %rd85;
@%p137 bra BB16_171;

cvt.u64.u32	%rd953, %r70;
add.s64 %rd955, %rd192, %rd953;
ld.shared.u8 %rs134, [%rd955];
mov.u32 %r1415, 1;
setp.ne.s16	%p138, %rs134, 0;
@%p138 bra BB16_172;

BB16_171:
add.s32 %r1311, %r70, 32;
cvt.u64.u32	%rd956, %r1311;
add.s64 %rd958, %rd192, %rd956;
ld.shared.u8 %rs135, [%rd958];
setp.eq.s16	%p139, %rs135, 0;
selp.u32	%r1415, 1, 0, %p139;

BB16_172:
bfe.u32 %r765, %r28, 7, 1;
setp.ne.s32	%p140, %r1415, %r765;
@%p140 bra BB16_174;

add.s64 %rd1694, %rd190, %rd566;
mul.wide.u32 %rd1675, %r70, 8;
add.s32 %r1323, %r70, 32;
cvt.u64.u32	%rd959, %r70;
st.shared.u64 [%rd570], %rd85;
cvt.u64.u32	%rd963, %r1323;
st.shared.u64 [%rd1694], %rd86;
add.s64 %rd967, %rd191, %rd1675;
ld.shared.u64 %rd968, [%rd967];
add.s64 %rd969, %rd191, %rd566;
ld.shared.u64 %rd970, [%rd969];
st.shared.u64 [%rd967], %rd970;
st.shared.u64 [%rd969], %rd968;
add.s64 %rd972, %rd192, %rd959;
ld.shared.u8 %rs136, [%rd972];
add.s64 %rd973, %rd192, %rd963;
ld.shared.u8 %rs137, [%rd973];
st.shared.u8 [%rd972], %rs137;
st.shared.u8 [%rd973], %rs136;

BB16_174:
bar.sync 0;
add.s64 %rd1718, %rd190, %rd441;
ld.shared.u64 %rd87, [%rd1718];
ld.shared.u64 %rd88, [%rd445];
setp.le.s64	%p141, %rd88, %rd87;
@%p141 bra BB16_176;

cvt.u64.u32	%rd979, %r58;
add.s64 %rd981, %rd192, %rd979;
ld.shared.u8 %rs138, [%rd981];
mov.u32 %r1416, 1;
setp.ne.s16	%p142, %rs138, 0;
@%p142 bra BB16_177;

BB16_176:
add.s32 %r1312, %r58, 16;
cvt.u64.u32	%rd982, %r1312;
add.s64 %rd984, %rd192, %rd982;
ld.shared.u8 %rs139, [%rd984];
setp.eq.s16	%p143, %rs139, 0;
selp.u32	%r1416, 1, 0, %p143;

BB16_177:
bfe.u32 %r787, %r28, 7, 1;
setp.ne.s32	%p144, %r1416, %r787;
@%p144 bra BB16_179;

add.s64 %rd1697, %rd190, %rd441;
mul.wide.u32 %rd1674, %r58, 8;
add.s32 %r1322, %r58, 16;
cvt.u64.u32	%rd985, %r58;
st.shared.u64 [%rd445], %rd87;
cvt.u64.u32	%rd989, %r1322;
st.shared.u64 [%rd1697], %rd88;
add.s64 %rd993, %rd191, %rd1674;
ld.shared.u64 %rd994, [%rd993];
add.s64 %rd995, %rd191, %rd441;
ld.shared.u64 %rd996, [%rd995];
st.shared.u64 [%rd993], %rd996;
st.shared.u64 [%rd995], %rd994;
add.s64 %rd998, %rd192, %rd985;
ld.shared.u8 %rs140, [%rd998];
add.s64 %rd999, %rd192, %rd989;
ld.shared.u8 %rs141, [%rd999];
st.shared.u8 [%rd998], %rs141;
st.shared.u8 [%rd999], %rs140;

BB16_179:
bar.sync 0;
ld.shared.u64 %rd89, [%rd344];
ld.shared.u64 %rd90, [%rd346];
setp.le.s64	%p145, %rd90, %rd89;
@%p145 bra BB16_181;

and.b32 %r1362, %r28, 7;
sub.s32 %r1361, %r174, %r1362;
cvt.u64.u32	%rd1005, %r1361;
add.s64 %rd1007, %rd192, %rd1005;
ld.shared.u8 %rs142, [%rd1007];
mov.u32 %r1417, 1;
setp.ne.s16	%p146, %rs142, 0;
@%p146 bra BB16_182;

BB16_181:
and.b32 %r1350, %r28, 7;
sub.s32 %r1349, %r174, %r1350;
add.s32 %r1348, %r1349, 8;
cvt.u64.u32	%rd1008, %r1348;
add.s64 %rd1010, %rd192, %rd1008;
ld.shared.u8 %rs143, [%rd1010];
setp.eq.s16	%p147, %rs143, 0;
selp.u32	%r1417, 1, 0, %p147;

BB16_182:
bfe.u32 %r809, %r28, 7, 1;
setp.ne.s32	%p148, %r1417, %r809;
@%p148 bra BB16_184;

and.b32 %r1321, %r28, 7;
sub.s32 %r1320, %r174, %r1321;
add.s32 %r1319, %r1320, 8;
mul.wide.u32 %rd1673, %r1319, 8;
mul.wide.u32 %rd1672, %r1320, 8;
cvt.u64.u32	%rd1011, %r1320;
st.shared.u64 [%rd346], %rd89;
cvt.u64.u32	%rd1015, %r1319;
st.shared.u64 [%rd344], %rd90;
add.s64 %rd1019, %rd191, %rd1672;
ld.shared.u64 %rd1020, [%rd1019];
add.s64 %rd1021, %rd191, %rd1673;
ld.shared.u64 %rd1022, [%rd1021];
st.shared.u64 [%rd1019], %rd1022;
st.shared.u64 [%rd1021], %rd1020;
add.s64 %rd1024, %rd192, %rd1011;
ld.shared.u8 %rs144, [%rd1024];
add.s64 %rd1025, %rd192, %rd1015;
ld.shared.u8 %rs145, [%rd1025];
st.shared.u8 [%rd1024], %rs145;
st.shared.u8 [%rd1025], %rs144;

BB16_184:
bar.sync 0;
ld.shared.u64 %rd91, [%rd271];
ld.shared.u64 %rd92, [%rd273];
setp.le.s64	%p149, %rd92, %rd91;
@%p149 bra BB16_186;

and.b32 %r1360, %r28, 3;
sub.s32 %r1359, %r174, %r1360;
cvt.u64.u32	%rd1031, %r1359;
add.s64 %rd1033, %rd192, %rd1031;
ld.shared.u8 %rs146, [%rd1033];
mov.u32 %r1418, 1;
setp.ne.s16	%p150, %rs146, 0;
@%p150 bra BB16_187;

BB16_186:
and.b32 %r1353, %r28, 3;
sub.s32 %r1352, %r174, %r1353;
add.s32 %r1351, %r1352, 4;
cvt.u64.u32	%rd1034, %r1351;
add.s64 %rd1036, %rd192, %rd1034;
ld.shared.u8 %rs147, [%rd1036];
setp.eq.s16	%p151, %rs147, 0;
selp.u32	%r1418, 1, 0, %p151;

BB16_187:
bfe.u32 %r831, %r28, 7, 1;
setp.ne.s32	%p152, %r1418, %r831;
@%p152 bra BB16_189;

and.b32 %r1318, %r28, 3;
sub.s32 %r1317, %r174, %r1318;
add.s32 %r1316, %r1317, 4;
mul.wide.u32 %rd1671, %r1316, 8;
mul.wide.u32 %rd1670, %r1317, 8;
cvt.u64.u32	%rd1037, %r1317;
st.shared.u64 [%rd273], %rd91;
cvt.u64.u32	%rd1041, %r1316;
st.shared.u64 [%rd271], %rd92;
add.s64 %rd1045, %rd191, %rd1670;
ld.shared.u64 %rd1046, [%rd1045];
add.s64 %rd1047, %rd191, %rd1671;
ld.shared.u64 %rd1048, [%rd1047];
st.shared.u64 [%rd1045], %rd1048;
st.shared.u64 [%rd1047], %rd1046;
add.s64 %rd1050, %rd192, %rd1037;
ld.shared.u8 %rs148, [%rd1050];
add.s64 %rd1051, %rd192, %rd1041;
ld.shared.u8 %rs149, [%rd1051];
st.shared.u8 [%rd1050], %rs149;
st.shared.u8 [%rd1051], %rs148;

BB16_189:
bar.sync 0;
ld.shared.u64 %rd93, [%rd224];
ld.shared.u64 %rd94, [%rd226];
setp.le.s64	%p153, %rd94, %rd93;
@%p153 bra BB16_191;

and.b32 %r1358, %r28, 1;
sub.s32 %r1357, %r174, %r1358;
cvt.u64.u32	%rd1057, %r1357;
add.s64 %rd1059, %rd192, %rd1057;
ld.shared.u8 %rs150, [%rd1059];
mov.u32 %r1419, 1;
setp.ne.s16	%p154, %rs150, 0;
@%p154 bra BB16_192;

BB16_191:
and.b32 %r1356, %r28, 1;
sub.s32 %r1355, %r174, %r1356;
add.s32 %r1354, %r1355, 2;
cvt.u64.u32	%rd1060, %r1354;
add.s64 %rd1062, %rd192, %rd1060;
ld.shared.u8 %rs151, [%rd1062];
setp.eq.s16	%p155, %rs151, 0;
selp.u32	%r1419, 1, 0, %p155;

BB16_192:
bfe.u32 %r853, %r28, 7, 1;
setp.ne.s32	%p156, %r1419, %r853;
@%p156 bra BB16_194;

and.b32 %r1315, %r28, 1;
sub.s32 %r1314, %r174, %r1315;
add.s32 %r1313, %r1314, 2;
mul.wide.u32 %rd1669, %r1313, 8;
mul.wide.u32 %rd1668, %r1314, 8;
cvt.u64.u32	%rd1063, %r1314;
st.shared.u64 [%rd226], %rd93;
cvt.u64.u32	%rd1067, %r1313;
st.shared.u64 [%rd224], %rd94;
add.s64 %rd1071, %rd191, %rd1668;
ld.shared.u64 %rd1072, [%rd1071];
add.s64 %rd1073, %rd191, %rd1669;
ld.shared.u64 %rd1074, [%rd1073];
st.shared.u64 [%rd1071], %rd1074;
st.shared.u64 [%rd1073], %rd1072;
add.s64 %rd1076, %rd192, %rd1063;
ld.shared.u8 %rs152, [%rd1076];
add.s64 %rd1077, %rd192, %rd1067;
ld.shared.u8 %rs153, [%rd1077];
st.shared.u8 [%rd1076], %rs153;
st.shared.u8 [%rd1077], %rs152;

BB16_194:
bar.sync 0;
ld.shared.u64 %rd95, [%rd204+8];
ld.shared.u64 %rd96, [%rd204];
setp.le.s64	%p157, %rd96, %rd95;
@%p157 bra BB16_196;

cvt.u64.u32	%rd1081, %r174;
add.s64 %rd1083, %rd192, %rd1081;
ld.shared.u8 %rs154, [%rd1083];
mov.u32 %r1420, 1;
setp.ne.s16	%p158, %rs154, 0;
@%p158 bra BB16_197;

BB16_196:
cvt.u64.u32	%rd1084, %r174;
add.s64 %rd1086, %rd192, %rd1084;
ld.shared.u8 %rs155, [%rd1086+1];
setp.eq.s16	%p159, %rs155, 0;
selp.u32	%r1420, 1, 0, %p159;

BB16_197:
bfe.u32 %r867, %r28, 7, 1;
setp.ne.s32	%p160, %r1420, %r867;
@%p160 bra BB16_199;

mul.wide.u32 %rd1667, %r174, 8;
cvt.u64.u32	%rd1087, %r174;
st.shared.u64 [%rd204], %rd95;
st.shared.u64 [%rd204+8], %rd96;
add.s64 %rd1092, %rd191, %rd1667;
ld.shared.u64 %rd1093, [%rd1092];
ld.shared.u64 %rd1094, [%rd1092+8];
st.shared.u64 [%rd1092], %rd1094;
st.shared.u64 [%rd1092+8], %rd1093;
add.s64 %rd1096, %rd192, %rd1087;
ld.shared.u8 %rs156, [%rd1096];
ld.shared.u8 %rs157, [%rd1096+1];
st.shared.u8 [%rd1096], %rs157;
st.shared.u8 [%rd1096+1], %rs156;

BB16_199:
bar.sync 0;
and.b32 %r870, %r28, 255;
sub.s32 %r118, %r174, %r870;
add.s32 %r872, %r118, 256;
mul.wide.u32 %rd1097, %r872, 8;
add.s64 %rd1099, %rd190, %rd1097;
mul.wide.u32 %rd1100, %r118, 8;
add.s64 %rd1101, %rd190, %rd1100;
ld.shared.u64 %rd97, [%rd1099];
ld.shared.u64 %rd98, [%rd1101];
setp.le.s64	%p161, %rd98, %rd97;
@%p161 bra BB16_201;

cvt.u64.u32	%rd1102, %r118;
add.s64 %rd1104, %rd192, %rd1102;
ld.shared.u8 %rs158, [%rd1104];
mov.u32 %r1421, 1;
setp.ne.s16	%p162, %rs158, 0;
@%p162 bra BB16_202;

BB16_201:
add.s32 %r1285, %r118, 256;
cvt.u64.u32	%rd1105, %r1285;
add.s64 %rd1107, %rd192, %rd1105;
ld.shared.u8 %rs159, [%rd1107];
setp.eq.s16	%p163, %rs159, 0;
selp.u32	%r1421, 1, 0, %p163;

BB16_202:
bfe.u32 %r884, %r28, 8, 1;
setp.ne.s32	%p164, %r1421, %r884;
@%p164 bra BB16_204;

add.s32 %r1308, %r118, 256;
mul.wide.u32 %rd1664, %r1308, 8;
add.s64 %rd1663, %rd190, %rd1664;
mul.wide.u32 %rd1662, %r118, 8;
add.s64 %rd1110, %rd191, %rd1662;
add.s64 %rd1112, %rd191, %rd1664;
cvt.u64.u32	%rd1113, %r118;
st.shared.u64 [%rd1101], %rd97;
cvt.u64.u32	%rd1117, %r1308;
st.shared.u64 [%rd1663], %rd98;
ld.shared.u64 %rd1120, [%rd1110];
ld.shared.u64 %rd1121, [%rd1112];
st.shared.u64 [%rd1110], %rd1121;
st.shared.u64 [%rd1112], %rd1120;
add.s64 %rd1123, %rd192, %rd1113;
ld.shared.u8 %rs160, [%rd1123];
add.s64 %rd1124, %rd192, %rd1117;
ld.shared.u8 %rs161, [%rd1124];
st.shared.u8 [%rd1123], %rs161;
st.shared.u8 [%rd1124], %rs160;

BB16_204:
bar.sync 0;
add.s64 %rd1665, %rd190, %rd894;
ld.shared.u64 %rd99, [%rd1665];
ld.shared.u64 %rd100, [%rd898];
setp.le.s64	%p165, %rd100, %rd99;
@%p165 bra BB16_206;

cvt.u64.u32	%rd1130, %r100;
add.s64 %rd1132, %rd192, %rd1130;
ld.shared.u8 %rs162, [%rd1132];
mov.u32 %r1422, 1;
setp.ne.s16	%p166, %rs162, 0;
@%p166 bra BB16_207;

BB16_206:
add.s32 %r1286, %r100, 128;
cvt.u64.u32	%rd1133, %r1286;
add.s64 %rd1135, %rd192, %rd1133;
ld.shared.u8 %rs163, [%rd1135];
setp.eq.s16	%p167, %rs163, 0;
selp.u32	%r1422, 1, 0, %p167;

BB16_207:
bfe.u32 %r907, %r28, 8, 1;
setp.ne.s32	%p168, %r1422, %r907;
@%p168 bra BB16_209;

add.s64 %rd1666, %rd190, %rd894;
mul.wide.u32 %rd1661, %r100, 8;
add.s32 %r1307, %r100, 128;
cvt.u64.u32	%rd1136, %r100;
st.shared.u64 [%rd898], %rd99;
cvt.u64.u32	%rd1140, %r1307;
st.shared.u64 [%rd1666], %rd100;
add.s64 %rd1144, %rd191, %rd1661;
ld.shared.u64 %rd1145, [%rd1144];
add.s64 %rd1146, %rd191, %rd894;
ld.shared.u64 %rd1147, [%rd1146];
st.shared.u64 [%rd1144], %rd1147;
st.shared.u64 [%rd1146], %rd1145;
add.s64 %rd1149, %rd192, %rd1136;
ld.shared.u8 %rs164, [%rd1149];
add.s64 %rd1150, %rd192, %rd1140;
ld.shared.u8 %rs165, [%rd1150];
st.shared.u8 [%rd1149], %rs165;
st.shared.u8 [%rd1150], %rs164;

BB16_209:
bar.sync 0;
add.s64 %rd1689, %rd190, %rd717;
ld.shared.u64 %rd101, [%rd1689];
ld.shared.u64 %rd102, [%rd721];
setp.le.s64	%p169, %rd102, %rd101;
@%p169 bra BB16_211;

cvt.u64.u32	%rd1156, %r84;
add.s64 %rd1158, %rd192, %rd1156;
ld.shared.u8 %rs166, [%rd1158];
mov.u32 %r1423, 1;
setp.ne.s16	%p170, %rs166, 0;
@%p170 bra BB16_212;

BB16_211:
add.s32 %r1287, %r84, 64;
cvt.u64.u32	%rd1159, %r1287;
add.s64 %rd1161, %rd192, %rd1159;
ld.shared.u8 %rs167, [%rd1161];
setp.eq.s16	%p171, %rs167, 0;
selp.u32	%r1423, 1, 0, %p171;

BB16_212:
bfe.u32 %r929, %r28, 8, 1;
setp.ne.s32	%p172, %r1423, %r929;
@%p172 bra BB16_214;

add.s64 %rd1690, %rd190, %rd717;
mul.wide.u32 %rd1660, %r84, 8;
add.s32 %r1306, %r84, 64;
cvt.u64.u32	%rd1162, %r84;
st.shared.u64 [%rd721], %rd101;
cvt.u64.u32	%rd1166, %r1306;
st.shared.u64 [%rd1690], %rd102;
add.s64 %rd1170, %rd191, %rd1660;
ld.shared.u64 %rd1171, [%rd1170];
add.s64 %rd1172, %rd191, %rd717;
ld.shared.u64 %rd1173, [%rd1172];
st.shared.u64 [%rd1170], %rd1173;
st.shared.u64 [%rd1172], %rd1171;
add.s64 %rd1175, %rd192, %rd1162;
ld.shared.u8 %rs168, [%rd1175];
add.s64 %rd1176, %rd192, %rd1166;
ld.shared.u8 %rs169, [%rd1176];
st.shared.u8 [%rd1175], %rs169;
st.shared.u8 [%rd1176], %rs168;

BB16_214:
bar.sync 0;
add.s64 %rd1692, %rd190, %rd566;
ld.shared.u64 %rd103, [%rd1692];
ld.shared.u64 %rd104, [%rd570];
setp.le.s64	%p173, %rd104, %rd103;
@%p173 bra BB16_216;

cvt.u64.u32	%rd1182, %r70;
add.s64 %rd1184, %rd192, %rd1182;
ld.shared.u8 %rs170, [%rd1184];
mov.u32 %r1424, 1;
setp.ne.s16	%p174, %rs170, 0;
@%p174 bra BB16_217;

BB16_216:
add.s32 %r1288, %r70, 32;
cvt.u64.u32	%rd1185, %r1288;
add.s64 %rd1187, %rd192, %rd1185;
ld.shared.u8 %rs171, [%rd1187];
setp.eq.s16	%p175, %rs171, 0;
selp.u32	%r1424, 1, 0, %p175;

BB16_217:
bfe.u32 %r951, %r28, 8, 1;
setp.ne.s32	%p176, %r1424, %r951;
@%p176 bra BB16_219;

add.s64 %rd1693, %rd190, %rd566;
mul.wide.u32 %rd1659, %r70, 8;
add.s32 %r1305, %r70, 32;
cvt.u64.u32	%rd1188, %r70;
st.shared.u64 [%rd570], %rd103;
cvt.u64.u32	%rd1192, %r1305;
st.shared.u64 [%rd1693], %rd104;
add.s64 %rd1196, %rd191, %rd1659;
ld.shared.u64 %rd1197, [%rd1196];
add.s64 %rd1198, %rd191, %rd566;
ld.shared.u64 %rd1199, [%rd1198];
st.shared.u64 [%rd1196], %rd1199;
st.shared.u64 [%rd1198], %rd1197;
add.s64 %rd1201, %rd192, %rd1188;
ld.shared.u8 %rs172, [%rd1201];
add.s64 %rd1202, %rd192, %rd1192;
ld.shared.u8 %rs173, [%rd1202];
st.shared.u8 [%rd1201], %rs173;
st.shared.u8 [%rd1202], %rs172;

BB16_219:
bar.sync 0;
add.s64 %rd1695, %rd190, %rd441;
ld.shared.u64 %rd105, [%rd1695];
ld.shared.u64 %rd106, [%rd445];
setp.le.s64	%p177, %rd106, %rd105;
@%p177 bra BB16_221;

cvt.u64.u32	%rd1208, %r58;
add.s64 %rd1210, %rd192, %rd1208;
ld.shared.u8 %rs174, [%rd1210];
mov.u32 %r1425, 1;
setp.ne.s16	%p178, %rs174, 0;
@%p178 bra BB16_222;

BB16_221:
add.s32 %r1289, %r58, 16;
cvt.u64.u32	%rd1211, %r1289;
add.s64 %rd1213, %rd192, %rd1211;
ld.shared.u8 %rs175, [%rd1213];
setp.eq.s16	%p179, %rs175, 0;
selp.u32	%r1425, 1, 0, %p179;

BB16_222:
bfe.u32 %r973, %r28, 8, 1;
setp.ne.s32	%p180, %r1425, %r973;
@%p180 bra BB16_224;

add.s64 %rd1696, %rd190, %rd441;
mul.wide.u32 %rd1658, %r58, 8;
add.s32 %r1304, %r58, 16;
cvt.u64.u32	%rd1214, %r58;
st.shared.u64 [%rd445], %rd105;
cvt.u64.u32	%rd1218, %r1304;
st.shared.u64 [%rd1696], %rd106;
add.s64 %rd1222, %rd191, %rd1658;
ld.shared.u64 %rd1223, [%rd1222];
add.s64 %rd1224, %rd191, %rd441;
ld.shared.u64 %rd1225, [%rd1224];
st.shared.u64 [%rd1222], %rd1225;
st.shared.u64 [%rd1224], %rd1223;
add.s64 %rd1227, %rd192, %rd1214;
ld.shared.u8 %rs176, [%rd1227];
add.s64 %rd1228, %rd192, %rd1218;
ld.shared.u8 %rs177, [%rd1228];
st.shared.u8 [%rd1227], %rs177;
st.shared.u8 [%rd1228], %rs176;

BB16_224:
bar.sync 0;
ld.shared.u64 %rd107, [%rd344];
ld.shared.u64 %rd108, [%rd346];
setp.le.s64	%p181, %rd108, %rd107;
@%p181 bra BB16_226;

and.b32 %r1327, %r28, 7;
sub.s32 %r1326, %r174, %r1327;
cvt.u64.u32	%rd1234, %r1326;
add.s64 %rd1236, %rd192, %rd1234;
ld.shared.u8 %rs178, [%rd1236];
mov.u32 %r1426, 1;
setp.ne.s16	%p182, %rs178, 0;
@%p182 bra BB16_227;

BB16_226:
and.b32 %r1330, %r28, 7;
sub.s32 %r1329, %r174, %r1330;
add.s32 %r1328, %r1329, 8;
cvt.u64.u32	%rd1237, %r1328;
add.s64 %rd1239, %rd192, %rd1237;
ld.shared.u8 %rs179, [%rd1239];
setp.eq.s16	%p183, %rs179, 0;
selp.u32	%r1426, 1, 0, %p183;

BB16_227:
bfe.u32 %r995, %r28, 8, 1;
setp.ne.s32	%p184, %r1426, %r995;
@%p184 bra BB16_229;

and.b32 %r1303, %r28, 7;
sub.s32 %r1302, %r174, %r1303;
add.s32 %r1301, %r1302, 8;
mul.wide.u32 %rd1657, %r1301, 8;
mul.wide.u32 %rd1656, %r1302, 8;
cvt.u64.u32	%rd1240, %r1302;
st.shared.u64 [%rd346], %rd107;
cvt.u64.u32	%rd1244, %r1301;
st.shared.u64 [%rd344], %rd108;
add.s64 %rd1248, %rd191, %rd1656;
ld.shared.u64 %rd1249, [%rd1248];
add.s64 %rd1250, %rd191, %rd1657;
ld.shared.u64 %rd1251, [%rd1250];
st.shared.u64 [%rd1248], %rd1251;
st.shared.u64 [%rd1250], %rd1249;
add.s64 %rd1253, %rd192, %rd1240;
ld.shared.u8 %rs180, [%rd1253];
add.s64 %rd1254, %rd192, %rd1244;
ld.shared.u8 %rs181, [%rd1254];
st.shared.u8 [%rd1253], %rs181;
st.shared.u8 [%rd1254], %rs180;

BB16_229:
bar.sync 0;
ld.shared.u64 %rd109, [%rd271];
ld.shared.u64 %rd110, [%rd273];
setp.le.s64	%p185, %rd110, %rd109;
@%p185 bra BB16_231;

and.b32 %r1332, %r28, 3;
sub.s32 %r1331, %r174, %r1332;
cvt.u64.u32	%rd1260, %r1331;
add.s64 %rd1262, %rd192, %rd1260;
ld.shared.u8 %rs182, [%rd1262];
mov.u32 %r1427, 1;
setp.ne.s16	%p186, %rs182, 0;
@%p186 bra BB16_232;

BB16_231:
and.b32 %r1335, %r28, 3;
sub.s32 %r1334, %r174, %r1335;
add.s32 %r1333, %r1334, 4;
cvt.u64.u32	%rd1263, %r1333;
add.s64 %rd1265, %rd192, %rd1263;
ld.shared.u8 %rs183, [%rd1265];
setp.eq.s16	%p187, %rs183, 0;
selp.u32	%r1427, 1, 0, %p187;

BB16_232:
bfe.u32 %r1017, %r28, 8, 1;
setp.ne.s32	%p188, %r1427, %r1017;
@%p188 bra BB16_234;

and.b32 %r1300, %r28, 3;
sub.s32 %r1299, %r174, %r1300;
add.s32 %r1298, %r1299, 4;
mul.wide.u32 %rd1655, %r1298, 8;
mul.wide.u32 %rd1654, %r1299, 8;
cvt.u64.u32	%rd1266, %r1299;
st.shared.u64 [%rd273], %rd109;
cvt.u64.u32	%rd1270, %r1298;
st.shared.u64 [%rd271], %rd110;
add.s64 %rd1274, %rd191, %rd1654;
ld.shared.u64 %rd1275, [%rd1274];
add.s64 %rd1276, %rd191, %rd1655;
ld.shared.u64 %rd1277, [%rd1276];
st.shared.u64 [%rd1274], %rd1277;
st.shared.u64 [%rd1276], %rd1275;
add.s64 %rd1279, %rd192, %rd1266;
ld.shared.u8 %rs184, [%rd1279];
add.s64 %rd1280, %rd192, %rd1270;
ld.shared.u8 %rs185, [%rd1280];
st.shared.u8 [%rd1279], %rs185;
st.shared.u8 [%rd1280], %rs184;

BB16_234:
bar.sync 0;
ld.shared.u64 %rd111, [%rd224];
ld.shared.u64 %rd112, [%rd226];
setp.le.s64	%p189, %rd112, %rd111;
@%p189 bra BB16_236;

and.b32 %r1337, %r28, 1;
sub.s32 %r1336, %r174, %r1337;
cvt.u64.u32	%rd1286, %r1336;
add.s64 %rd1288, %rd192, %rd1286;
ld.shared.u8 %rs186, [%rd1288];
mov.u32 %r1428, 1;
setp.ne.s16	%p190, %rs186, 0;
@%p190 bra BB16_237;

BB16_236:
and.b32 %r1340, %r28, 1;
sub.s32 %r1339, %r174, %r1340;
add.s32 %r1338, %r1339, 2;
cvt.u64.u32	%rd1289, %r1338;
add.s64 %rd1291, %rd192, %rd1289;
ld.shared.u8 %rs187, [%rd1291];
setp.eq.s16	%p191, %rs187, 0;
selp.u32	%r1428, 1, 0, %p191;

BB16_237:
bfe.u32 %r1039, %r28, 8, 1;
setp.ne.s32	%p192, %r1428, %r1039;
@%p192 bra BB16_239;

and.b32 %r1297, %r28, 1;
sub.s32 %r1296, %r174, %r1297;
add.s32 %r1295, %r1296, 2;
mul.wide.u32 %rd1653, %r1295, 8;
mul.wide.u32 %rd1652, %r1296, 8;
cvt.u64.u32	%rd1292, %r1296;
st.shared.u64 [%rd226], %rd111;
cvt.u64.u32	%rd1296, %r1295;
st.shared.u64 [%rd224], %rd112;
add.s64 %rd1300, %rd191, %rd1652;
ld.shared.u64 %rd1301, [%rd1300];
add.s64 %rd1302, %rd191, %rd1653;
ld.shared.u64 %rd1303, [%rd1302];
st.shared.u64 [%rd1300], %rd1303;
st.shared.u64 [%rd1302], %rd1301;
add.s64 %rd1305, %rd192, %rd1292;
ld.shared.u8 %rs188, [%rd1305];
add.s64 %rd1306, %rd192, %rd1296;
ld.shared.u8 %rs189, [%rd1306];
st.shared.u8 [%rd1305], %rs189;
st.shared.u8 [%rd1306], %rs188;

BB16_239:
bar.sync 0;
ld.shared.u64 %rd113, [%rd204+8];
ld.shared.u64 %rd114, [%rd204];
setp.le.s64	%p193, %rd114, %rd113;
@%p193 bra BB16_241;

cvt.u64.u32	%rd1310, %r174;
add.s64 %rd1312, %rd192, %rd1310;
ld.shared.u8 %rs190, [%rd1312];
mov.u32 %r1429, 1;
setp.ne.s16	%p194, %rs190, 0;
@%p194 bra BB16_242;

BB16_241:
cvt.u64.u32	%rd1313, %r174;
add.s64 %rd1315, %rd192, %rd1313;
ld.shared.u8 %rs191, [%rd1315+1];
setp.eq.s16	%p195, %rs191, 0;
selp.u32	%r1429, 1, 0, %p195;

BB16_242:
bfe.u32 %r1053, %r28, 8, 1;
setp.ne.s32	%p196, %r1429, %r1053;
@%p196 bra BB16_244;

mul.wide.u32 %rd1651, %r174, 8;
cvt.u64.u32	%rd1316, %r174;
st.shared.u64 [%rd204], %rd113;
st.shared.u64 [%rd204+8], %rd114;
add.s64 %rd1321, %rd191, %rd1651;
ld.shared.u64 %rd1322, [%rd1321];
ld.shared.u64 %rd1323, [%rd1321+8];
st.shared.u64 [%rd1321], %rd1323;
st.shared.u64 [%rd1321+8], %rd1322;
add.s64 %rd1325, %rd192, %rd1316;
ld.shared.u8 %rs192, [%rd1325];
ld.shared.u8 %rs193, [%rd1325+1];
st.shared.u8 [%rd1325], %rs193;
st.shared.u8 [%rd1325+1], %rs192;

BB16_244:
mov.u32 %r1430, 512;

BB16_245:
bar.sync 0;
add.s32 %r1058, %r1430, -1;
and.b32 %r1059, %r1058, %r28;
sub.s32 %r1061, %r174, %r1059;
add.s32 %r1062, %r1061, %r1430;
cvt.u64.u32	%rd115, %r1062;
mul.wide.u32 %rd1326, %r1062, 8;
add.s64 %rd116, %rd190, %rd1326;
add.s64 %rd117, %rd192, %rd115;
cvt.u64.u32	%rd118, %r1061;
mul.wide.u32 %rd1329, %r1061, 8;
add.s64 %rd119, %rd190, %rd1329;
ld.shared.u64 %rd120, [%rd116];
ld.shared.u64 %rd121, [%rd119];
add.s64 %rd122, %rd192, %rd118;
setp.le.s64	%p197, %rd121, %rd120;
@%p197 bra BB16_247;

ld.shared.u8 %rs194, [%rd122];
mov.u32 %r1431, 1;
setp.ne.s16	%p198, %rs194, 0;
@%p198 bra BB16_248;

BB16_247:
ld.shared.u8 %rs195, [%rd117];
setp.eq.s16	%p199, %rs195, 0;
selp.u32	%r1431, 1, 0, %p199;

BB16_248:
bfe.u32 %r1065, %r28, 9, 1;
setp.ne.s32	%p200, %r1431, %r1065;
@%p200 bra BB16_250;

shl.b64 %rd1330, %rd115, 3;
add.s64 %rd1332, %rd191, %rd1330;
st.shared.u64 [%rd119], %rd120;
st.shared.u64 [%rd116], %rd121;
shl.b64 %rd1333, %rd118, 3;
add.s64 %rd1334, %rd191, %rd1333;
ld.shared.u64 %rd1335, [%rd1334];
ld.shared.u64 %rd1336, [%rd1332];
st.shared.u64 [%rd1334], %rd1336;
st.shared.u64 [%rd1332], %rd1335;
ld.shared.u8 %rs196, [%rd122];
ld.shared.u8 %rs197, [%rd117];
st.shared.u8 [%rd122], %rs197;
st.shared.u8 [%rd117], %rs196;

BB16_250:
shr.u32 %r140, %r1430, 1;
bar.sync 0;
add.s32 %r1066, %r140, -1;
and.b32 %r1068, %r1066, %r28;
sub.s32 %r1070, %r174, %r1068;
add.s32 %r1071, %r1070, %r140;
cvt.u64.u32	%rd123, %r1071;
mul.wide.u32 %rd1337, %r1071, 8;
add.s64 %rd124, %rd190, %rd1337;
add.s64 %rd125, %rd192, %rd123;
cvt.u64.u32	%rd126, %r1070;
mul.wide.u32 %rd1340, %r1070, 8;
add.s64 %rd127, %rd190, %rd1340;
ld.shared.u64 %rd128, [%rd124];
ld.shared.u64 %rd129, [%rd127];
add.s64 %rd130, %rd192, %rd126;
setp.le.s64	%p201, %rd129, %rd128;
@%p201 bra BB16_252;

ld.shared.u8 %rs198, [%rd130];
mov.u32 %r1432, 1;
setp.ne.s16	%p202, %rs198, 0;
@%p202 bra BB16_253;

BB16_252:
ld.shared.u8 %rs199, [%rd125];
setp.eq.s16	%p203, %rs199, 0;
selp.u32	%r1432, 1, 0, %p203;

BB16_253:
bfe.u32 %r1074, %r28, 9, 1;
setp.ne.s32	%p204, %r1432, %r1074;
@%p204 bra BB16_255;

shl.b64 %rd1341, %rd123, 3;
add.s64 %rd1343, %rd191, %rd1341;
st.shared.u64 [%rd127], %rd128;
st.shared.u64 [%rd124], %rd129;
shl.b64 %rd1344, %rd126, 3;
add.s64 %rd1345, %rd191, %rd1344;
ld.shared.u64 %rd1346, [%rd1345];
ld.shared.u64 %rd1347, [%rd1343];
st.shared.u64 [%rd1345], %rd1347;
st.shared.u64 [%rd1343], %rd1346;
ld.shared.u8 %rs200, [%rd130];
ld.shared.u8 %rs201, [%rd125];
st.shared.u8 [%rd130], %rs201;
st.shared.u8 [%rd125], %rs200;

BB16_255:
shr.u32 %r1430, %r1430, 2;
setp.ne.s32	%p205, %r1430, 0;
@%p205 bra BB16_245;

bar.sync 0;
and.b32 %r1075, %r28, 1023;
sub.s32 %r1076, %r174, %r1075;
add.s32 %r1077, %r1076, 1024;
cvt.u64.u32	%rd131, %r1077;
mul.wide.u32 %rd1348, %r1077, 8;
add.s64 %rd132, %rd190, %rd1348;
cvt.u64.u32	%rd133, %r1076;
mul.wide.u32 %rd1350, %r1076, 8;
add.s64 %rd134, %rd190, %rd1350;
ld.shared.u64 %rd135, [%rd132];
ld.shared.u64 %rd136, [%rd134];
add.s64 %rd137, %rd192, %rd133;
setp.le.s64	%p206, %rd136, %rd135;
@%p206 bra BB16_258;

ld.shared.u8 %rs202, [%rd137];
setp.ne.s16	%p207, %rs202, 0;
@%p207 bra BB16_260;

BB16_258:
add.s64 %rd138, %rd192, %rd131;
ld.shared.u8 %rs1, [%rd138];
setp.eq.s16	%p208, %rs1, 0;
@%p208 bra BB16_260;

shl.b64 %rd1353, %rd131, 3;
add.s64 %rd1355, %rd191, %rd1353;
st.shared.u64 [%rd134], %rd135;
st.shared.u64 [%rd132], %rd136;
shl.b64 %rd1356, %rd133, 3;
add.s64 %rd1357, %rd191, %rd1356;
ld.shared.u64 %rd1358, [%rd1357];
ld.shared.u64 %rd1359, [%rd1355];
st.shared.u64 [%rd1357], %rd1359;
st.shared.u64 [%rd1355], %rd1358;
ld.shared.u8 %rs203, [%rd137];
st.shared.u8 [%rd137], %rs1;
st.shared.u8 [%rd138], %rs203;

BB16_260:
bar.sync 0;
and.b32 %r1079, %r28, 511;
sub.s32 %r1081, %r174, %r1079;
add.s32 %r1082, %r1081, 512;
cvt.u64.u32	%rd139, %r1082;
mul.wide.u32 %rd1360, %r1082, 8;
add.s64 %rd140, %rd190, %rd1360;
cvt.u64.u32	%rd141, %r1081;
mul.wide.u32 %rd1362, %r1081, 8;
add.s64 %rd142, %rd190, %rd1362;
ld.shared.u64 %rd143, [%rd140];
ld.shared.u64 %rd144, [%rd142];
add.s64 %rd145, %rd192, %rd141;
setp.le.s64	%p209, %rd144, %rd143;
@%p209 bra BB16_262;

ld.shared.u8 %rs204, [%rd145];
setp.ne.s16	%p210, %rs204, 0;
@%p210 bra BB16_264;

BB16_262:
add.s64 %rd146, %rd192, %rd139;
ld.shared.u8 %rs2, [%rd146];
setp.eq.s16	%p211, %rs2, 0;
@%p211 bra BB16_264;

shl.b64 %rd1365, %rd139, 3;
add.s64 %rd1367, %rd191, %rd1365;
st.shared.u64 [%rd142], %rd143;
st.shared.u64 [%rd140], %rd144;
shl.b64 %rd1368, %rd141, 3;
add.s64 %rd1369, %rd191, %rd1368;
ld.shared.u64 %rd1370, [%rd1369];
ld.shared.u64 %rd1371, [%rd1367];
st.shared.u64 [%rd1369], %rd1371;
st.shared.u64 [%rd1367], %rd1370;
ld.shared.u8 %rs205, [%rd145];
st.shared.u8 [%rd145], %rs2;
st.shared.u8 [%rd146], %rs205;

BB16_264:
bar.sync 0;
add.s64 %rd1629, %rd190, %rd1097;
ld.shared.u64 %rd147, [%rd1629];
ld.shared.u64 %rd148, [%rd1101];
setp.le.s64	%p212, %rd148, %rd147;
@%p212 bra BB16_266;

cvt.u64.u32	%rd1377, %r118;
add.s64 %rd1379, %rd192, %rd1377;
ld.shared.u8 %rs206, [%rd1379];
setp.ne.s16	%p213, %rs206, 0;
@%p213 bra BB16_268;

BB16_266:
add.s32 %r1290, %r118, 256;
cvt.u64.u32	%rd1380, %r1290;
add.s64 %rd1382, %rd192, %rd1380;
ld.shared.u8 %rs3, [%rd1382];
setp.eq.s16	%p214, %rs3, 0;
@%p214 bra BB16_268;

mul.wide.u32 %rd1646, %r118, 8;
add.s64 %rd1630, %rd190, %rd1097;
cvt.u64.u32	%rd1383, %r118;
st.shared.u64 [%rd1101], %rd147;
st.shared.u64 [%rd1630], %rd148;
add.s64 %rd1391, %rd191, %rd1646;
ld.shared.u64 %rd1392, [%rd1391];
add.s64 %rd1393, %rd191, %rd1097;
ld.shared.u64 %rd1394, [%rd1393];
st.shared.u64 [%rd1391], %rd1394;
st.shared.u64 [%rd1393], %rd1392;
add.s64 %rd1396, %rd192, %rd1383;
ld.shared.u8 %rs207, [%rd1396];
st.shared.u8 [%rd1396], %rs3;
st.shared.u8 [%rd1382], %rs207;

BB16_268:
bar.sync 0;
add.s64 %rd1631, %rd190, %rd894;
ld.shared.u64 %rd149, [%rd1631];
ld.shared.u64 %rd150, [%rd898];
setp.le.s64	%p215, %rd150, %rd149;
@%p215 bra BB16_270;

cvt.u64.u32	%rd1403, %r100;
add.s64 %rd1405, %rd192, %rd1403;
ld.shared.u8 %rs208, [%rd1405];
setp.ne.s16	%p216, %rs208, 0;
@%p216 bra BB16_272;

BB16_270:
add.s32 %r1291, %r100, 128;
cvt.u64.u32	%rd1406, %r1291;
add.s64 %rd1408, %rd192, %rd1406;
ld.shared.u8 %rs4, [%rd1408];
setp.eq.s16	%p217, %rs4, 0;
@%p217 bra BB16_272;

mul.wide.u32 %rd1647, %r100, 8;
add.s64 %rd1632, %rd190, %rd894;
cvt.u64.u32	%rd1409, %r100;
st.shared.u64 [%rd898], %rd149;
st.shared.u64 [%rd1632], %rd150;
add.s64 %rd1417, %rd191, %rd1647;
ld.shared.u64 %rd1418, [%rd1417];
add.s64 %rd1419, %rd191, %rd894;
ld.shared.u64 %rd1420, [%rd1419];
st.shared.u64 [%rd1417], %rd1420;
st.shared.u64 [%rd1419], %rd1418;
add.s64 %rd1422, %rd192, %rd1409;
ld.shared.u8 %rs209, [%rd1422];
st.shared.u8 [%rd1422], %rs4;
st.shared.u8 [%rd1408], %rs209;

BB16_272:
bar.sync 0;
add.s64 %rd1633, %rd190, %rd717;
ld.shared.u64 %rd151, [%rd1633];
ld.shared.u64 %rd152, [%rd721];
setp.le.s64	%p218, %rd152, %rd151;
@%p218 bra BB16_274;

cvt.u64.u32	%rd1429, %r84;
add.s64 %rd1431, %rd192, %rd1429;
ld.shared.u8 %rs210, [%rd1431];
setp.ne.s16	%p219, %rs210, 0;
@%p219 bra BB16_276;

BB16_274:
add.s32 %r1292, %r84, 64;
cvt.u64.u32	%rd1432, %r1292;
add.s64 %rd1434, %rd192, %rd1432;
ld.shared.u8 %rs5, [%rd1434];
setp.eq.s16	%p220, %rs5, 0;
@%p220 bra BB16_276;

mul.wide.u32 %rd1648, %r84, 8;
add.s64 %rd1634, %rd190, %rd717;
cvt.u64.u32	%rd1435, %r84;
st.shared.u64 [%rd721], %rd151;
st.shared.u64 [%rd1634], %rd152;
add.s64 %rd1443, %rd191, %rd1648;
ld.shared.u64 %rd1444, [%rd1443];
add.s64 %rd1445, %rd191, %rd717;
ld.shared.u64 %rd1446, [%rd1445];
st.shared.u64 [%rd1443], %rd1446;
st.shared.u64 [%rd1445], %rd1444;
add.s64 %rd1448, %rd192, %rd1435;
ld.shared.u8 %rs211, [%rd1448];
st.shared.u8 [%rd1448], %rs5;
st.shared.u8 [%rd1434], %rs211;

BB16_276:
bar.sync 0;
add.s64 %rd1635, %rd190, %rd566;
ld.shared.u64 %rd153, [%rd1635];
ld.shared.u64 %rd154, [%rd570];
setp.le.s64	%p221, %rd154, %rd153;
@%p221 bra BB16_278;

cvt.u64.u32	%rd1455, %r70;
add.s64 %rd1457, %rd192, %rd1455;
ld.shared.u8 %rs212, [%rd1457];
setp.ne.s16	%p222, %rs212, 0;
@%p222 bra BB16_280;

BB16_278:
add.s32 %r1293, %r70, 32;
cvt.u64.u32	%rd1458, %r1293;
add.s64 %rd1460, %rd192, %rd1458;
ld.shared.u8 %rs6, [%rd1460];
setp.eq.s16	%p223, %rs6, 0;
@%p223 bra BB16_280;

mul.wide.u32 %rd1649, %r70, 8;
add.s64 %rd1636, %rd190, %rd566;
cvt.u64.u32	%rd1461, %r70;
st.shared.u64 [%rd570], %rd153;
st.shared.u64 [%rd1636], %rd154;
add.s64 %rd1469, %rd191, %rd1649;
ld.shared.u64 %rd1470, [%rd1469];
add.s64 %rd1471, %rd191, %rd566;
ld.shared.u64 %rd1472, [%rd1471];
st.shared.u64 [%rd1469], %rd1472;
st.shared.u64 [%rd1471], %rd1470;
add.s64 %rd1474, %rd192, %rd1461;
ld.shared.u8 %rs213, [%rd1474];
st.shared.u8 [%rd1474], %rs6;
st.shared.u8 [%rd1460], %rs213;

BB16_280:
bar.sync 0;
add.s64 %rd1637, %rd190, %rd441;
ld.shared.u64 %rd155, [%rd1637];
ld.shared.u64 %rd156, [%rd445];
setp.le.s64	%p224, %rd156, %rd155;
@%p224 bra BB16_282;

cvt.u64.u32	%rd1481, %r58;
add.s64 %rd1483, %rd192, %rd1481;
ld.shared.u8 %rs214, [%rd1483];
setp.ne.s16	%p225, %rs214, 0;
@%p225 bra BB16_284;

BB16_282:
add.s32 %r1294, %r58, 16;
cvt.u64.u32	%rd1484, %r1294;
add.s64 %rd1486, %rd192, %rd1484;
ld.shared.u8 %rs7, [%rd1486];
setp.eq.s16	%p226, %rs7, 0;
@%p226 bra BB16_284;

mul.wide.u32 %rd1650, %r58, 8;
add.s64 %rd1638, %rd190, %rd441;
cvt.u64.u32	%rd1487, %r58;
st.shared.u64 [%rd445], %rd155;
st.shared.u64 [%rd1638], %rd156;
add.s64 %rd1495, %rd191, %rd1650;
ld.shared.u64 %rd1496, [%rd1495];
add.s64 %rd1497, %rd191, %rd441;
ld.shared.u64 %rd1498, [%rd1497];
st.shared.u64 [%rd1495], %rd1498;
st.shared.u64 [%rd1497], %rd1496;
add.s64 %rd1500, %rd192, %rd1487;
ld.shared.u8 %rs215, [%rd1500];
st.shared.u8 [%rd1500], %rs7;
st.shared.u8 [%rd1486], %rs215;

BB16_284:
bar.sync 0;
ld.shared.u64 %rd157, [%rd344];
ld.shared.u64 %rd158, [%rd346];
setp.le.s64	%p227, %rd158, %rd157;
@%p227 bra BB16_286;

and.b32 %r1284, %r28, 7;
sub.s32 %r1283, %r174, %r1284;
cvt.u64.u32	%rd1507, %r1283;
add.s64 %rd1509, %rd192, %rd1507;
ld.shared.u8 %rs216, [%rd1509];
setp.ne.s16	%p228, %rs216, 0;
@%p228 bra BB16_288;

BB16_286:
and.b32 %r1255, %r28, 7;
sub.s32 %r1254, %r174, %r1255;
add.s32 %r1253, %r1254, 8;
cvt.u64.u32	%rd1510, %r1253;
add.s64 %rd1512, %rd192, %rd1510;
ld.shared.u8 %rs8, [%rd1512];
setp.eq.s16	%p229, %rs8, 0;
@%p229 bra BB16_288;

and.b32 %r1258, %r28, 7;
sub.s32 %r1257, %r174, %r1258;
add.s32 %r1256, %r1257, 8;
mul.wide.u32 %rd1640, %r1256, 8;
mul.wide.u32 %rd1639, %r1257, 8;
cvt.u64.u32	%rd1513, %r1257;
st.shared.u64 [%rd346], %rd157;
st.shared.u64 [%rd344], %rd158;
add.s64 %rd1521, %rd191, %rd1639;
ld.shared.u64 %rd1522, [%rd1521];
add.s64 %rd1523, %rd191, %rd1640;
ld.shared.u64 %rd1524, [%rd1523];
st.shared.u64 [%rd1521], %rd1524;
st.shared.u64 [%rd1523], %rd1522;
add.s64 %rd1526, %rd192, %rd1513;
ld.shared.u8 %rs217, [%rd1526];
st.shared.u8 [%rd1526], %rs8;
st.shared.u8 [%rd1512], %rs217;

BB16_288:
bar.sync 0;
ld.shared.u64 %rd159, [%rd271];
ld.shared.u64 %rd160, [%rd273];
setp.le.s64	%p230, %rd160, %rd159;
@%p230 bra BB16_290;

and.b32 %r1282, %r28, 3;
sub.s32 %r1281, %r174, %r1282;
cvt.u64.u32	%rd1533, %r1281;
add.s64 %rd1535, %rd192, %rd1533;
ld.shared.u8 %rs218, [%rd1535];
setp.ne.s16	%p231, %rs218, 0;
@%p231 bra BB16_292;

BB16_290:
and.b32 %r1261, %r28, 3;
sub.s32 %r1260, %r174, %r1261;
add.s32 %r1259, %r1260, 4;
cvt.u64.u32	%rd1536, %r1259;
add.s64 %rd1538, %rd192, %rd1536;
ld.shared.u8 %rs9, [%rd1538];
setp.eq.s16	%p232, %rs9, 0;
@%p232 bra BB16_292;

and.b32 %r1264, %r28, 3;
sub.s32 %r1263, %r174, %r1264;
add.s32 %r1262, %r1263, 4;
mul.wide.u32 %rd1642, %r1262, 8;
mul.wide.u32 %rd1641, %r1263, 8;
cvt.u64.u32	%rd1539, %r1263;
st.shared.u64 [%rd273], %rd159;
st.shared.u64 [%rd271], %rd160;
add.s64 %rd1547, %rd191, %rd1641;
ld.shared.u64 %rd1548, [%rd1547];
add.s64 %rd1549, %rd191, %rd1642;
ld.shared.u64 %rd1550, [%rd1549];
st.shared.u64 [%rd1547], %rd1550;
st.shared.u64 [%rd1549], %rd1548;
add.s64 %rd1552, %rd192, %rd1539;
ld.shared.u8 %rs219, [%rd1552];
st.shared.u8 [%rd1552], %rs9;
st.shared.u8 [%rd1538], %rs219;

BB16_292:
bar.sync 0;
ld.shared.u64 %rd161, [%rd224];
ld.shared.u64 %rd162, [%rd226];
setp.le.s64	%p233, %rd162, %rd161;
@%p233 bra BB16_294;

and.b32 %r1280, %r28, 1;
sub.s32 %r1279, %r174, %r1280;
cvt.u64.u32	%rd1559, %r1279;
add.s64 %rd1561, %rd192, %rd1559;
ld.shared.u8 %rs220, [%rd1561];
setp.ne.s16	%p234, %rs220, 0;
@%p234 bra BB16_296;

BB16_294:
and.b32 %r1267, %r28, 1;
sub.s32 %r1266, %r174, %r1267;
add.s32 %r1265, %r1266, 2;
cvt.u64.u32	%rd1562, %r1265;
add.s64 %rd1564, %rd192, %rd1562;
ld.shared.u8 %rs10, [%rd1564];
setp.eq.s16	%p235, %rs10, 0;
@%p235 bra BB16_296;

and.b32 %r1270, %r28, 1;
sub.s32 %r1269, %r174, %r1270;
add.s32 %r1268, %r1269, 2;
mul.wide.u32 %rd1644, %r1268, 8;
mul.wide.u32 %rd1643, %r1269, 8;
cvt.u64.u32	%rd1565, %r1269;
st.shared.u64 [%rd226], %rd161;
st.shared.u64 [%rd224], %rd162;
add.s64 %rd1573, %rd191, %rd1643;
ld.shared.u64 %rd1574, [%rd1573];
add.s64 %rd1575, %rd191, %rd1644;
ld.shared.u64 %rd1576, [%rd1575];
st.shared.u64 [%rd1573], %rd1576;
st.shared.u64 [%rd1575], %rd1574;
add.s64 %rd1578, %rd192, %rd1565;
ld.shared.u8 %rs221, [%rd1578];
st.shared.u8 [%rd1578], %rs10;
st.shared.u8 [%rd1564], %rs221;

BB16_296:
bar.sync 0;
ld.shared.u64 %rd163, [%rd204+8];
ld.shared.u64 %rd164, [%rd204];
setp.le.s64	%p236, %rd164, %rd163;
@%p236 bra BB16_298;

cvt.u64.u32	%rd1583, %r174;
add.s64 %rd1585, %rd192, %rd1583;
ld.shared.u8 %rs222, [%rd1585];
setp.ne.s16	%p237, %rs222, 0;
@%p237 bra BB16_300;

BB16_298:
cvt.u64.u32	%rd1586, %r174;
add.s64 %rd1588, %rd192, %rd1586;
ld.shared.u8 %rs11, [%rd1588+1];
setp.eq.s16	%p238, %rs11, 0;
@%p238 bra BB16_300;

mul.wide.u32 %rd1645, %r174, 8;
st.shared.u64 [%rd204], %rd163;
st.shared.u64 [%rd204+8], %rd164;
add.s64 %rd1594, %rd191, %rd1645;
ld.shared.u64 %rd1595, [%rd1594];
ld.shared.u64 %rd1596, [%rd1594+8];
st.shared.u64 [%rd1594], %rd1596;
st.shared.u64 [%rd1594+8], %rd1595;
ld.shared.u8 %rs223, [%rd1588];
st.shared.u8 [%rd1588], %rs11;
st.shared.u8 [%rd1588+1], %rs223;

BB16_300:
ld.param.u32 %r1271, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
setp.lt.u32	%p240, %r28, %r1271;
bar.sync 0;
@!%p240 bra BB16_302;
bra.uni BB16_301;

BB16_301:
ld.param.u32 %r1278, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1277, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u64 %rd1602, [%rd18];
ld.local.u64 %rd1603, [%rd2];
cvta.to.global.u64 %rd1604, %rd1603;
mad.lo.s32 %r1245, %r28, %r1277, %r16;
mul.wide.u32 %rd1605, %r1245, 8;
add.s64 %rd1606, %rd1604, %rd1605;
st.global.u64 [%rd1606], %rd1602;
ld.shared.u64 %rd1609, [%rd19];
ld.local.u64 %rd1610, [%rd3];
cvta.to.global.u64 %rd1611, %rd1610;
mad.lo.s32 %r1246, %r28, %r1278, %r27;
mul.wide.u32 %rd1612, %r1246, 8;
add.s64 %rd1613, %rd1611, %rd1612;
st.global.u64 [%rd1613], %rd1609;

BB16_302:
ld.param.u32 %r1273, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
add.s32 %r1272, %r28, 1024;
setp.ge.u32	%p241, %r1272, %r1273;
@%p241 bra BB16_304;

add.s32 %r1276, %r28, 1024;
ld.param.u32 %r1275, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1274, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u64 %rd1617, [%rd18+8192];
ld.local.u64 %rd1618, [%rd2];
cvta.to.global.u64 %rd1619, %rd1618;
mad.lo.s32 %r1251, %r1276, %r1274, %r16;
mul.wide.u32 %rd1620, %r1251, 8;
add.s64 %rd1621, %rd1619, %rd1620;
st.global.u64 [%rd1621], %rd1617;
ld.shared.u64 %rd1624, [%rd19+8192];
ld.local.u64 %rd1625, [%rd3];
cvta.to.global.u64 %rd1626, %rd1625;
mad.lo.s32 %r1252, %r1276, %r1275, %r27;
mul.wide.u32 %rd1627, %r1252, 8;
add.s64 %rd1628, %rd1626, %rd1627;
st.global.u64 [%rd1628], %rd1624;

BB16_304:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot17[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<242>;
.reg .b16 %rs<224>;
.reg .b32 %r<1433>;
.reg .b64 %rd<1737>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[16384];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[16384];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[2048];

mov.u64 %rd1736, __local_depot17;
cvta.local.u64 %SP, %rd1736;
ld.param.u32 %r146, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r147, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r148, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r149, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd165, %SP, 0;
cvta.to.local.u64 %rd2, %rd165;
add.u64 %rd166, %SP, 216;
cvta.to.local.u64 %rd3, %rd166;
mov.u32 %r1365, 0;
mov.pred %p4, 0;
@%p4 bra BB17_2;

BB17_1:
mul.wide.s32 %rd167, %r1365, 8;
add.s64 %rd168, %rd4, %rd167;
ld.param.u64 %rd169, [%rd168];
add.s64 %rd170, %rd2, %rd167;
st.local.u64 [%rd170], %rd169;
add.s32 %r1365, %r1365, 1;
setp.lt.u32	%p5, %r1365, 27;
@%p5 bra BB17_1;

BB17_2:
mov.u32 %r1366, 0;
@%p4 bra BB17_4;

BB17_3:
mul.wide.s32 %rd171, %r1366, 8;
add.s64 %rd172, %rd1, %rd171;
ld.param.u64 %rd173, [%rd172];
add.s64 %rd174, %rd3, %rd171;
st.local.u64 [%rd174], %rd173;
add.s32 %r1366, %r1366, 1;
setp.lt.u32	%p7, %r1366, 27;
@%p7 bra BB17_3;

BB17_4:
mov.u32 %r152, %nctaid.y;
mov.u32 %r153, %ctaid.z;
mov.u32 %r154, %ctaid.y;
mad.lo.s32 %r155, %r152, %r153, %r154;
mov.u32 %r156, %nctaid.x;
mov.u32 %r157, %ctaid.x;
mad.lo.s32 %r5, %r155, %r156, %r157;
setp.ge.u32	%p8, %r5, %r146;
@%p8 bra BB17_304;

ld.local.u32 %r6, [%rd2+208];
add.s32 %r1367, %r6, -1;
mov.u32 %r158, 0;
setp.lt.s32	%p9, %r1367, 1;
mov.u32 %r1376, %r5;
mov.u32 %r1383, %r158;
@%p9 bra BB17_8;

mul.wide.s32 %rd175, %r6, 4;
add.s64 %rd1727, %rd2, %rd175;
mov.u32 %r1384, 0;
mov.u32 %r1377, %r5;

BB17_7:
ld.local.u32 %r160, [%rd1727+4];
rem.u32 %r161, %r1377, %r160;
ld.local.u32 %r162, [%rd1727+104];
mad.lo.s32 %r1384, %r162, %r161, %r1384;
div.u32 %r1377, %r1377, %r160;
add.s64 %rd1727, %rd1727, -4;
add.s32 %r1367, %r1367, -1;
setp.gt.s32	%p10, %r1367, 0;
mov.u32 %r1372, %r1377;
mov.u32 %r1376, %r1372;
mov.u32 %r1378, %r1384;
mov.u32 %r1383, %r1378;
@%p10 bra BB17_7;

BB17_8:
mov.u32 %r15, %r1383;
mov.u32 %r14, %r1376;
ld.local.u32 %r164, [%rd2+108];
mad.lo.s32 %r16, %r164, %r14, %r15;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r1368, %r17, -1;
setp.lt.s32	%p11, %r1368, 1;
mov.u32 %r1374, %r5;
mov.u32 %r1381, %r158;
@%p11 bra BB17_11;

mul.wide.s32 %rd176, %r17, 4;
add.s64 %rd1728, %rd3, %rd176;
mov.u32 %r1382, 0;
mov.u32 %r1375, %r5;

BB17_10:
ld.local.u32 %r166, [%rd1728+4];
rem.u32 %r167, %r1375, %r166;
ld.local.u32 %r168, [%rd1728+104];
mad.lo.s32 %r1382, %r168, %r167, %r1382;
div.u32 %r1375, %r1375, %r166;
add.s64 %rd1728, %rd1728, -4;
add.s32 %r1368, %r1368, -1;
setp.gt.s32	%p12, %r1368, 0;
mov.u32 %r1374, %r1375;
mov.u32 %r1381, %r1382;
@%p12 bra BB17_10;

BB17_11:
ld.local.u32 %r169, [%rd3+108];
mad.lo.s32 %r27, %r169, %r1374, %r1381;
mov.u32 %r28, %tid.x;
add.s32 %r29, %r28, 1024;
setp.lt.u32	%p1, %r28, %r147;
mov.u64 %rd177, 0;
setp.ge.u32	%p13, %r28, %r147;
mov.u64 %rd1735, %rd177;
@%p13 bra BB17_13;

ld.local.u64 %rd178, [%rd2];
cvta.to.global.u64 %rd179, %rd178;
mad.lo.s32 %r170, %r28, %r148, %r16;
mul.wide.u32 %rd180, %r170, 8;
add.s64 %rd181, %rd179, %rd180;
ld.global.u64 %rd14, [%rd181];
mov.u64 %rd1735, %rd14;

BB17_13:
mov.u64 %rd15, %rd1735;
mov.u64 %rd1734, %rd177;
@%p13 bra BB17_15;

ld.local.u64 %rd183, [%rd3];
cvta.to.global.u64 %rd184, %rd183;
mad.lo.s32 %r171, %r28, %r149, %r27;
mul.wide.u32 %rd185, %r171, 8;
add.s64 %rd186, %rd184, %rd185;
ld.global.u64 %rd1734, [%rd186];

BB17_15:
selp.u16	%rs12, 1, 0, %p1;
cvt.s64.s32	%rd188, %r28;
mul.wide.s32 %rd189, %r28, 8;
mov.u64 %rd190, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd18, %rd190, %rd189;
st.shared.u64 [%rd18], %rd15;
mov.u64 %rd191, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd19, %rd191, %rd189;
st.shared.u64 [%rd19], %rd1734;
mov.u64 %rd192, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd20, %rd192, %rd188;
st.shared.u8 [%rd20], %rs12;
setp.lt.u32	%p2, %r29, %r147;
setp.ge.u32	%p15, %r29, %r147;
mov.u64 %rd1733, %rd177;
@%p15 bra BB17_17;

ld.local.u64 %rd193, [%rd2];
cvta.to.global.u64 %rd194, %rd193;
mad.lo.s32 %r172, %r29, %r148, %r16;
mul.wide.u32 %rd195, %r172, 8;
add.s64 %rd196, %rd194, %rd195;
ld.global.u64 %rd1733, [%rd196];

BB17_17:
mov.u64 %rd1732, %rd177;
@%p15 bra BB17_19;

ld.local.u64 %rd198, [%rd3];
cvta.to.global.u64 %rd199, %rd198;
mad.lo.s32 %r173, %r29, %r149, %r27;
mul.wide.u32 %rd200, %r173, 8;
add.s64 %rd201, %rd199, %rd200;
ld.global.u64 %rd1732, [%rd201];

BB17_19:
selp.u16	%rs13, 1, 0, %p2;
st.shared.u64 [%rd18+8192], %rd1733;
st.shared.u64 [%rd19+8192], %rd1732;
st.shared.u8 [%rd20+1024], %rs13;
bar.sync 0;
shl.b32 %r174, %r28, 1;
mul.wide.u32 %rd202, %r174, 8;
add.s64 %rd204, %rd190, %rd202;
ld.shared.u64 %rd25, [%rd204+8];
ld.shared.u64 %rd26, [%rd204];
setp.ge.s64	%p17, %rd26, %rd25;
@%p17 bra BB17_21;

cvt.u64.u32	%rd205, %r174;
add.s64 %rd207, %rd192, %rd205;
ld.shared.u8 %rs14, [%rd207];
mov.u32 %r1385, 1;
setp.ne.s16	%p18, %rs14, 0;
@%p18 bra BB17_22;

BB17_21:
cvt.u64.u32	%rd208, %r174;
add.s64 %rd210, %rd192, %rd208;
ld.shared.u8 %rs15, [%rd210+1];
setp.eq.s16	%p19, %rs15, 0;
selp.u32	%r1385, 1, 0, %p19;

BB17_22:
and.b32 %r180, %r28, 1;
setp.ne.s32	%p20, %r1385, %r180;
@%p20 bra BB17_24;

add.s64 %rd213, %rd191, %rd202;
cvt.u64.u32	%rd214, %r174;
st.shared.u64 [%rd204], %rd25;
st.shared.u64 [%rd204+8], %rd26;
ld.shared.u64 %rd218, [%rd213];
ld.shared.u64 %rd219, [%rd213+8];
st.shared.u64 [%rd213], %rd219;
st.shared.u64 [%rd213+8], %rd218;
add.s64 %rd221, %rd192, %rd214;
ld.shared.u8 %rs16, [%rd221];
ld.shared.u8 %rs17, [%rd221+1];
st.shared.u8 [%rd221], %rs17;
st.shared.u8 [%rd221+1], %rs16;

BB17_24:
bar.sync 0;
sub.s32 %r34, %r174, %r180;
add.s32 %r186, %r34, 2;
mul.wide.u32 %rd222, %r186, 8;
add.s64 %rd224, %rd190, %rd222;
mul.wide.u32 %rd225, %r34, 8;
add.s64 %rd226, %rd190, %rd225;
ld.shared.u64 %rd27, [%rd224];
ld.shared.u64 %rd28, [%rd226];
setp.ge.s64	%p21, %rd28, %rd27;
@%p21 bra BB17_26;

cvt.u64.u32	%rd227, %r34;
add.s64 %rd229, %rd192, %rd227;
ld.shared.u8 %rs18, [%rd229];
mov.u32 %r1386, 1;
setp.ne.s16	%p22, %rs18, 0;
@%p22 bra BB17_27;

BB17_26:
cvt.u64.u32	%rd230, %r186;
add.s64 %rd232, %rd192, %rd230;
ld.shared.u8 %rs19, [%rd232];
setp.eq.s16	%p23, %rs19, 0;
selp.u32	%r1386, 1, 0, %p23;

BB17_27:
bfe.u32 %r198, %r28, 1, 1;
setp.ne.s32	%p24, %r1386, %r198;
@%p24 bra BB17_29;

add.s64 %rd235, %rd191, %rd225;
add.s64 %rd237, %rd191, %rd222;
cvt.u64.u32	%rd238, %r34;
st.shared.u64 [%rd226], %rd27;
cvt.u64.u32	%rd242, %r186;
st.shared.u64 [%rd224], %rd28;
ld.shared.u64 %rd245, [%rd235];
ld.shared.u64 %rd246, [%rd237];
st.shared.u64 [%rd235], %rd246;
st.shared.u64 [%rd237], %rd245;
add.s64 %rd248, %rd192, %rd238;
ld.shared.u8 %rs20, [%rd248];
add.s64 %rd249, %rd192, %rd242;
ld.shared.u8 %rs21, [%rd249];
st.shared.u8 [%rd248], %rs21;
st.shared.u8 [%rd249], %rs20;

BB17_29:
bar.sync 0;
ld.shared.u64 %rd29, [%rd204+8];
ld.shared.u64 %rd30, [%rd204];
setp.ge.s64	%p25, %rd30, %rd29;
@%p25 bra BB17_31;

cvt.u64.u32	%rd253, %r174;
add.s64 %rd255, %rd192, %rd253;
ld.shared.u8 %rs22, [%rd255];
mov.u32 %r1387, 1;
setp.ne.s16	%p26, %rs22, 0;
@%p26 bra BB17_32;

BB17_31:
cvt.u64.u32	%rd256, %r174;
add.s64 %rd258, %rd192, %rd256;
ld.shared.u8 %rs23, [%rd258+1];
setp.eq.s16	%p27, %rs23, 0;
selp.u32	%r1387, 1, 0, %p27;

BB17_32:
bfe.u32 %r213, %r28, 1, 1;
setp.ne.s32	%p28, %r1387, %r213;
@%p28 bra BB17_34;

cvt.u64.u32	%rd259, %r174;
st.shared.u64 [%rd204], %rd29;
st.shared.u64 [%rd204+8], %rd30;
add.s64 %rd264, %rd191, %rd202;
ld.shared.u64 %rd265, [%rd264];
ld.shared.u64 %rd266, [%rd264+8];
st.shared.u64 [%rd264], %rd266;
st.shared.u64 [%rd264+8], %rd265;
add.s64 %rd268, %rd192, %rd259;
ld.shared.u8 %rs24, [%rd268];
ld.shared.u8 %rs25, [%rd268+1];
st.shared.u8 [%rd268], %rs25;
st.shared.u8 [%rd268+1], %rs24;

BB17_34:
bar.sync 0;
and.b32 %r216, %r28, 3;
sub.s32 %r40, %r174, %r216;
add.s32 %r218, %r40, 4;
mul.wide.u32 %rd269, %r218, 8;
add.s64 %rd271, %rd190, %rd269;
mul.wide.u32 %rd272, %r40, 8;
add.s64 %rd273, %rd190, %rd272;
ld.shared.u64 %rd31, [%rd271];
ld.shared.u64 %rd32, [%rd273];
setp.ge.s64	%p29, %rd32, %rd31;
@%p29 bra BB17_36;

cvt.u64.u32	%rd274, %r40;
add.s64 %rd276, %rd192, %rd274;
ld.shared.u8 %rs26, [%rd276];
mov.u32 %r1388, 1;
setp.ne.s16	%p30, %rs26, 0;
@%p30 bra BB17_37;

BB17_36:
cvt.u64.u32	%rd277, %r218;
add.s64 %rd279, %rd192, %rd277;
ld.shared.u8 %rs27, [%rd279];
setp.eq.s16	%p31, %rs27, 0;
selp.u32	%r1388, 1, 0, %p31;

BB17_37:
bfe.u32 %r230, %r28, 2, 1;
setp.ne.s32	%p32, %r1388, %r230;
@%p32 bra BB17_39;

add.s64 %rd282, %rd191, %rd272;
add.s64 %rd284, %rd191, %rd269;
cvt.u64.u32	%rd285, %r40;
st.shared.u64 [%rd273], %rd31;
cvt.u64.u32	%rd289, %r218;
st.shared.u64 [%rd271], %rd32;
ld.shared.u64 %rd292, [%rd282];
ld.shared.u64 %rd293, [%rd284];
st.shared.u64 [%rd282], %rd293;
st.shared.u64 [%rd284], %rd292;
add.s64 %rd295, %rd192, %rd285;
ld.shared.u8 %rs28, [%rd295];
add.s64 %rd296, %rd192, %rd289;
ld.shared.u8 %rs29, [%rd296];
st.shared.u8 [%rd295], %rs29;
st.shared.u8 [%rd296], %rs28;

BB17_39:
bar.sync 0;
ld.shared.u64 %rd33, [%rd224];
ld.shared.u64 %rd34, [%rd226];
setp.ge.s64	%p33, %rd34, %rd33;
@%p33 bra BB17_41;

cvt.u64.u32	%rd302, %r34;
add.s64 %rd304, %rd192, %rd302;
ld.shared.u8 %rs30, [%rd304];
mov.u32 %r1389, 1;
setp.ne.s16	%p34, %rs30, 0;
@%p34 bra BB17_42;

BB17_41:
cvt.u64.u32	%rd305, %r186;
add.s64 %rd307, %rd192, %rd305;
ld.shared.u8 %rs31, [%rd307];
setp.eq.s16	%p35, %rs31, 0;
selp.u32	%r1389, 1, 0, %p35;

BB17_42:
bfe.u32 %r253, %r28, 2, 1;
setp.ne.s32	%p36, %r1389, %r253;
@%p36 bra BB17_44;

cvt.u64.u32	%rd308, %r34;
st.shared.u64 [%rd226], %rd33;
cvt.u64.u32	%rd312, %r186;
st.shared.u64 [%rd224], %rd34;
add.s64 %rd316, %rd191, %rd225;
ld.shared.u64 %rd317, [%rd316];
add.s64 %rd318, %rd191, %rd222;
ld.shared.u64 %rd319, [%rd318];
st.shared.u64 [%rd316], %rd319;
st.shared.u64 [%rd318], %rd317;
add.s64 %rd321, %rd192, %rd308;
ld.shared.u8 %rs32, [%rd321];
add.s64 %rd322, %rd192, %rd312;
ld.shared.u8 %rs33, [%rd322];
st.shared.u8 [%rd321], %rs33;
st.shared.u8 [%rd322], %rs32;

BB17_44:
bar.sync 0;
ld.shared.u64 %rd35, [%rd204+8];
ld.shared.u64 %rd36, [%rd204];
setp.ge.s64	%p37, %rd36, %rd35;
@%p37 bra BB17_46;

cvt.u64.u32	%rd326, %r174;
add.s64 %rd328, %rd192, %rd326;
ld.shared.u8 %rs34, [%rd328];
mov.u32 %r1390, 1;
setp.ne.s16	%p38, %rs34, 0;
@%p38 bra BB17_47;

BB17_46:
cvt.u64.u32	%rd329, %r174;
add.s64 %rd331, %rd192, %rd329;
ld.shared.u8 %rs35, [%rd331+1];
setp.eq.s16	%p39, %rs35, 0;
selp.u32	%r1390, 1, 0, %p39;

BB17_47:
bfe.u32 %r267, %r28, 2, 1;
setp.ne.s32	%p40, %r1390, %r267;
@%p40 bra BB17_49;

cvt.u64.u32	%rd332, %r174;
st.shared.u64 [%rd204], %rd35;
st.shared.u64 [%rd204+8], %rd36;
add.s64 %rd337, %rd191, %rd202;
ld.shared.u64 %rd338, [%rd337];
ld.shared.u64 %rd339, [%rd337+8];
st.shared.u64 [%rd337], %rd339;
st.shared.u64 [%rd337+8], %rd338;
add.s64 %rd341, %rd192, %rd332;
ld.shared.u8 %rs36, [%rd341];
ld.shared.u8 %rs37, [%rd341+1];
st.shared.u8 [%rd341], %rs37;
st.shared.u8 [%rd341+1], %rs36;

BB17_49:
bar.sync 0;
and.b32 %r270, %r28, 7;
sub.s32 %r48, %r174, %r270;
add.s32 %r272, %r48, 8;
mul.wide.u32 %rd342, %r272, 8;
add.s64 %rd344, %rd190, %rd342;
mul.wide.u32 %rd345, %r48, 8;
add.s64 %rd346, %rd190, %rd345;
ld.shared.u64 %rd37, [%rd344];
ld.shared.u64 %rd38, [%rd346];
setp.ge.s64	%p41, %rd38, %rd37;
@%p41 bra BB17_51;

cvt.u64.u32	%rd347, %r48;
add.s64 %rd349, %rd192, %rd347;
ld.shared.u8 %rs38, [%rd349];
mov.u32 %r1391, 1;
setp.ne.s16	%p42, %rs38, 0;
@%p42 bra BB17_52;

BB17_51:
cvt.u64.u32	%rd350, %r272;
add.s64 %rd352, %rd192, %rd350;
ld.shared.u8 %rs39, [%rd352];
setp.eq.s16	%p43, %rs39, 0;
selp.u32	%r1391, 1, 0, %p43;

BB17_52:
bfe.u32 %r284, %r28, 3, 1;
setp.ne.s32	%p44, %r1391, %r284;
@%p44 bra BB17_54;

add.s64 %rd355, %rd191, %rd345;
add.s64 %rd357, %rd191, %rd342;
cvt.u64.u32	%rd358, %r48;
st.shared.u64 [%rd346], %rd37;
cvt.u64.u32	%rd362, %r272;
st.shared.u64 [%rd344], %rd38;
ld.shared.u64 %rd365, [%rd355];
ld.shared.u64 %rd366, [%rd357];
st.shared.u64 [%rd355], %rd366;
st.shared.u64 [%rd357], %rd365;
add.s64 %rd368, %rd192, %rd358;
ld.shared.u8 %rs40, [%rd368];
add.s64 %rd369, %rd192, %rd362;
ld.shared.u8 %rs41, [%rd369];
st.shared.u8 [%rd368], %rs41;
st.shared.u8 [%rd369], %rs40;

BB17_54:
bar.sync 0;
ld.shared.u64 %rd39, [%rd271];
ld.shared.u64 %rd40, [%rd273];
setp.ge.s64	%p45, %rd40, %rd39;
@%p45 bra BB17_56;

cvt.u64.u32	%rd375, %r40;
add.s64 %rd377, %rd192, %rd375;
ld.shared.u8 %rs42, [%rd377];
mov.u32 %r1392, 1;
setp.ne.s16	%p46, %rs42, 0;
@%p46 bra BB17_57;

BB17_56:
cvt.u64.u32	%rd378, %r218;
add.s64 %rd380, %rd192, %rd378;
ld.shared.u8 %rs43, [%rd380];
setp.eq.s16	%p47, %rs43, 0;
selp.u32	%r1392, 1, 0, %p47;

BB17_57:
bfe.u32 %r307, %r28, 3, 1;
setp.ne.s32	%p48, %r1392, %r307;
@%p48 bra BB17_59;

cvt.u64.u32	%rd381, %r40;
st.shared.u64 [%rd273], %rd39;
cvt.u64.u32	%rd385, %r218;
st.shared.u64 [%rd271], %rd40;
add.s64 %rd389, %rd191, %rd272;
ld.shared.u64 %rd390, [%rd389];
add.s64 %rd391, %rd191, %rd269;
ld.shared.u64 %rd392, [%rd391];
st.shared.u64 [%rd389], %rd392;
st.shared.u64 [%rd391], %rd390;
add.s64 %rd394, %rd192, %rd381;
ld.shared.u8 %rs44, [%rd394];
add.s64 %rd395, %rd192, %rd385;
ld.shared.u8 %rs45, [%rd395];
st.shared.u8 [%rd394], %rs45;
st.shared.u8 [%rd395], %rs44;

BB17_59:
bar.sync 0;
ld.shared.u64 %rd41, [%rd224];
ld.shared.u64 %rd42, [%rd226];
setp.ge.s64	%p49, %rd42, %rd41;
@%p49 bra BB17_61;

cvt.u64.u32	%rd401, %r34;
add.s64 %rd403, %rd192, %rd401;
ld.shared.u8 %rs46, [%rd403];
mov.u32 %r1393, 1;
setp.ne.s16	%p50, %rs46, 0;
@%p50 bra BB17_62;

BB17_61:
cvt.u64.u32	%rd404, %r186;
add.s64 %rd406, %rd192, %rd404;
ld.shared.u8 %rs47, [%rd406];
setp.eq.s16	%p51, %rs47, 0;
selp.u32	%r1393, 1, 0, %p51;

BB17_62:
bfe.u32 %r329, %r28, 3, 1;
setp.ne.s32	%p52, %r1393, %r329;
@%p52 bra BB17_64;

mul.wide.u32 %rd1723, %r34, 8;
cvt.u64.u32	%rd407, %r34;
st.shared.u64 [%rd226], %rd41;
cvt.u64.u32	%rd411, %r186;
st.shared.u64 [%rd224], %rd42;
add.s64 %rd415, %rd191, %rd1723;
ld.shared.u64 %rd416, [%rd415];
add.s64 %rd417, %rd191, %rd222;
ld.shared.u64 %rd418, [%rd417];
st.shared.u64 [%rd415], %rd418;
st.shared.u64 [%rd417], %rd416;
add.s64 %rd420, %rd192, %rd407;
ld.shared.u8 %rs48, [%rd420];
add.s64 %rd421, %rd192, %rd411;
ld.shared.u8 %rs49, [%rd421];
st.shared.u8 [%rd420], %rs49;
st.shared.u8 [%rd421], %rs48;

BB17_64:
bar.sync 0;
ld.shared.u64 %rd43, [%rd204+8];
ld.shared.u64 %rd44, [%rd204];
setp.ge.s64	%p53, %rd44, %rd43;
@%p53 bra BB17_66;

cvt.u64.u32	%rd425, %r174;
add.s64 %rd427, %rd192, %rd425;
ld.shared.u8 %rs50, [%rd427];
mov.u32 %r1394, 1;
setp.ne.s16	%p54, %rs50, 0;
@%p54 bra BB17_67;

BB17_66:
cvt.u64.u32	%rd428, %r174;
add.s64 %rd430, %rd192, %rd428;
ld.shared.u8 %rs51, [%rd430+1];
setp.eq.s16	%p55, %rs51, 0;
selp.u32	%r1394, 1, 0, %p55;

BB17_67:
bfe.u32 %r343, %r28, 3, 1;
setp.ne.s32	%p56, %r1394, %r343;
@%p56 bra BB17_69;

mul.wide.u32 %rd1722, %r174, 8;
cvt.u64.u32	%rd431, %r174;
st.shared.u64 [%rd204], %rd43;
st.shared.u64 [%rd204+8], %rd44;
add.s64 %rd436, %rd191, %rd1722;
ld.shared.u64 %rd437, [%rd436];
ld.shared.u64 %rd438, [%rd436+8];
st.shared.u64 [%rd436], %rd438;
st.shared.u64 [%rd436+8], %rd437;
add.s64 %rd440, %rd192, %rd431;
ld.shared.u8 %rs52, [%rd440];
ld.shared.u8 %rs53, [%rd440+1];
st.shared.u8 [%rd440], %rs53;
st.shared.u8 [%rd440+1], %rs52;

BB17_69:
bar.sync 0;
and.b32 %r346, %r28, 15;
sub.s32 %r58, %r174, %r346;
add.s32 %r348, %r58, 16;
mul.wide.u32 %rd441, %r348, 8;
add.s64 %rd443, %rd190, %rd441;
mul.wide.u32 %rd444, %r58, 8;
add.s64 %rd445, %rd190, %rd444;
ld.shared.u64 %rd45, [%rd443];
ld.shared.u64 %rd46, [%rd445];
setp.ge.s64	%p57, %rd46, %rd45;
@%p57 bra BB17_71;

cvt.u64.u32	%rd446, %r58;
add.s64 %rd448, %rd192, %rd446;
ld.shared.u8 %rs54, [%rd448];
mov.u32 %r1395, 1;
setp.ne.s16	%p58, %rs54, 0;
@%p58 bra BB17_72;

BB17_71:
cvt.u64.u32	%rd449, %r348;
add.s64 %rd451, %rd192, %rd449;
ld.shared.u8 %rs55, [%rd451];
setp.eq.s16	%p59, %rs55, 0;
selp.u32	%r1395, 1, 0, %p59;

BB17_72:
bfe.u32 %r360, %r28, 4, 1;
setp.ne.s32	%p60, %r1395, %r360;
@%p60 bra BB17_74;

add.s64 %rd454, %rd191, %rd444;
add.s64 %rd456, %rd191, %rd441;
cvt.u64.u32	%rd457, %r58;
st.shared.u64 [%rd445], %rd45;
cvt.u64.u32	%rd461, %r348;
st.shared.u64 [%rd443], %rd46;
ld.shared.u64 %rd464, [%rd454];
ld.shared.u64 %rd465, [%rd456];
st.shared.u64 [%rd454], %rd465;
st.shared.u64 [%rd456], %rd464;
add.s64 %rd467, %rd192, %rd457;
ld.shared.u8 %rs56, [%rd467];
add.s64 %rd468, %rd192, %rd461;
ld.shared.u8 %rs57, [%rd468];
st.shared.u8 [%rd467], %rs57;
st.shared.u8 [%rd468], %rs56;

BB17_74:
bar.sync 0;
ld.shared.u64 %rd47, [%rd344];
ld.shared.u64 %rd48, [%rd346];
setp.ge.s64	%p61, %rd48, %rd47;
@%p61 bra BB17_76;

cvt.u64.u32	%rd474, %r48;
add.s64 %rd476, %rd192, %rd474;
ld.shared.u8 %rs58, [%rd476];
mov.u32 %r1396, 1;
setp.ne.s16	%p62, %rs58, 0;
@%p62 bra BB17_77;

BB17_76:
cvt.u64.u32	%rd477, %r272;
add.s64 %rd479, %rd192, %rd477;
ld.shared.u8 %rs59, [%rd479];
setp.eq.s16	%p63, %rs59, 0;
selp.u32	%r1396, 1, 0, %p63;

BB17_77:
bfe.u32 %r383, %r28, 4, 1;
setp.ne.s32	%p64, %r1396, %r383;
@%p64 bra BB17_79;

mul.wide.u32 %rd1712, %r272, 8;
mul.wide.u32 %rd1711, %r48, 8;
cvt.u64.u32	%rd480, %r48;
st.shared.u64 [%rd346], %rd47;
cvt.u64.u32	%rd484, %r272;
st.shared.u64 [%rd344], %rd48;
add.s64 %rd488, %rd191, %rd1711;
ld.shared.u64 %rd489, [%rd488];
add.s64 %rd490, %rd191, %rd1712;
ld.shared.u64 %rd491, [%rd490];
st.shared.u64 [%rd488], %rd491;
st.shared.u64 [%rd490], %rd489;
add.s64 %rd493, %rd192, %rd480;
ld.shared.u8 %rs60, [%rd493];
add.s64 %rd494, %rd192, %rd484;
ld.shared.u8 %rs61, [%rd494];
st.shared.u8 [%rd493], %rs61;
st.shared.u8 [%rd494], %rs60;

BB17_79:
bar.sync 0;
ld.shared.u64 %rd49, [%rd271];
ld.shared.u64 %rd50, [%rd273];
setp.ge.s64	%p65, %rd50, %rd49;
@%p65 bra BB17_81;

cvt.u64.u32	%rd500, %r40;
add.s64 %rd502, %rd192, %rd500;
ld.shared.u8 %rs62, [%rd502];
mov.u32 %r1397, 1;
setp.ne.s16	%p66, %rs62, 0;
@%p66 bra BB17_82;

BB17_81:
cvt.u64.u32	%rd503, %r218;
add.s64 %rd505, %rd192, %rd503;
ld.shared.u8 %rs63, [%rd505];
setp.eq.s16	%p67, %rs63, 0;
selp.u32	%r1397, 1, 0, %p67;

BB17_82:
bfe.u32 %r405, %r28, 4, 1;
setp.ne.s32	%p68, %r1397, %r405;
@%p68 bra BB17_84;

mul.wide.u32 %rd1710, %r218, 8;
mul.wide.u32 %rd1709, %r40, 8;
cvt.u64.u32	%rd506, %r40;
st.shared.u64 [%rd273], %rd49;
cvt.u64.u32	%rd510, %r218;
st.shared.u64 [%rd271], %rd50;
add.s64 %rd514, %rd191, %rd1709;
ld.shared.u64 %rd515, [%rd514];
add.s64 %rd516, %rd191, %rd1710;
ld.shared.u64 %rd517, [%rd516];
st.shared.u64 [%rd514], %rd517;
st.shared.u64 [%rd516], %rd515;
add.s64 %rd519, %rd192, %rd506;
ld.shared.u8 %rs64, [%rd519];
add.s64 %rd520, %rd192, %rd510;
ld.shared.u8 %rs65, [%rd520];
st.shared.u8 [%rd519], %rs65;
st.shared.u8 [%rd520], %rs64;

BB17_84:
bar.sync 0;
ld.shared.u64 %rd51, [%rd224];
ld.shared.u64 %rd52, [%rd226];
setp.ge.s64	%p69, %rd52, %rd51;
@%p69 bra BB17_86;

cvt.u64.u32	%rd526, %r34;
add.s64 %rd528, %rd192, %rd526;
ld.shared.u8 %rs66, [%rd528];
mov.u32 %r1398, 1;
setp.ne.s16	%p70, %rs66, 0;
@%p70 bra BB17_87;

BB17_86:
cvt.u64.u32	%rd529, %r186;
add.s64 %rd531, %rd192, %rd529;
ld.shared.u8 %rs67, [%rd531];
setp.eq.s16	%p71, %rs67, 0;
selp.u32	%r1398, 1, 0, %p71;

BB17_87:
bfe.u32 %r427, %r28, 4, 1;
setp.ne.s32	%p72, %r1398, %r427;
@%p72 bra BB17_89;

mul.wide.u32 %rd1708, %r186, 8;
mul.wide.u32 %rd1707, %r34, 8;
cvt.u64.u32	%rd532, %r34;
st.shared.u64 [%rd226], %rd51;
cvt.u64.u32	%rd536, %r186;
st.shared.u64 [%rd224], %rd52;
add.s64 %rd540, %rd191, %rd1707;
ld.shared.u64 %rd541, [%rd540];
add.s64 %rd542, %rd191, %rd1708;
ld.shared.u64 %rd543, [%rd542];
st.shared.u64 [%rd540], %rd543;
st.shared.u64 [%rd542], %rd541;
add.s64 %rd545, %rd192, %rd532;
ld.shared.u8 %rs68, [%rd545];
add.s64 %rd546, %rd192, %rd536;
ld.shared.u8 %rs69, [%rd546];
st.shared.u8 [%rd545], %rs69;
st.shared.u8 [%rd546], %rs68;

BB17_89:
bar.sync 0;
ld.shared.u64 %rd53, [%rd204+8];
ld.shared.u64 %rd54, [%rd204];
setp.ge.s64	%p73, %rd54, %rd53;
@%p73 bra BB17_91;

cvt.u64.u32	%rd550, %r174;
add.s64 %rd552, %rd192, %rd550;
ld.shared.u8 %rs70, [%rd552];
mov.u32 %r1399, 1;
setp.ne.s16	%p74, %rs70, 0;
@%p74 bra BB17_92;

BB17_91:
cvt.u64.u32	%rd553, %r174;
add.s64 %rd555, %rd192, %rd553;
ld.shared.u8 %rs71, [%rd555+1];
setp.eq.s16	%p75, %rs71, 0;
selp.u32	%r1399, 1, 0, %p75;

BB17_92:
bfe.u32 %r441, %r28, 4, 1;
setp.ne.s32	%p76, %r1399, %r441;
@%p76 bra BB17_94;

mul.wide.u32 %rd1706, %r174, 8;
cvt.u64.u32	%rd556, %r174;
st.shared.u64 [%rd204], %rd53;
st.shared.u64 [%rd204+8], %rd54;
add.s64 %rd561, %rd191, %rd1706;
ld.shared.u64 %rd562, [%rd561];
ld.shared.u64 %rd563, [%rd561+8];
st.shared.u64 [%rd561], %rd563;
st.shared.u64 [%rd561+8], %rd562;
add.s64 %rd565, %rd192, %rd556;
ld.shared.u8 %rs72, [%rd565];
ld.shared.u8 %rs73, [%rd565+1];
st.shared.u8 [%rd565], %rs73;
st.shared.u8 [%rd565+1], %rs72;

BB17_94:
bar.sync 0;
and.b32 %r444, %r28, 31;
sub.s32 %r70, %r174, %r444;
add.s32 %r446, %r70, 32;
mul.wide.u32 %rd566, %r446, 8;
add.s64 %rd568, %rd190, %rd566;
mul.wide.u32 %rd569, %r70, 8;
add.s64 %rd570, %rd190, %rd569;
ld.shared.u64 %rd55, [%rd568];
ld.shared.u64 %rd56, [%rd570];
setp.ge.s64	%p77, %rd56, %rd55;
@%p77 bra BB17_96;

cvt.u64.u32	%rd571, %r70;
add.s64 %rd573, %rd192, %rd571;
ld.shared.u8 %rs74, [%rd573];
mov.u32 %r1400, 1;
setp.ne.s16	%p78, %rs74, 0;
@%p78 bra BB17_97;

BB17_96:
cvt.u64.u32	%rd574, %r446;
add.s64 %rd576, %rd192, %rd574;
ld.shared.u8 %rs75, [%rd576];
setp.eq.s16	%p79, %rs75, 0;
selp.u32	%r1400, 1, 0, %p79;

BB17_97:
bfe.u32 %r458, %r28, 5, 1;
setp.ne.s32	%p80, %r1400, %r458;
@%p80 bra BB17_99;

add.s64 %rd1726, %rd190, %rd566;
add.s32 %r1343, %r70, 32;
mul.wide.u32 %rd1713, %r70, 8;
add.s64 %rd579, %rd191, %rd1713;
add.s64 %rd581, %rd191, %rd566;
cvt.u64.u32	%rd582, %r70;
st.shared.u64 [%rd570], %rd55;
cvt.u64.u32	%rd586, %r1343;
st.shared.u64 [%rd1726], %rd56;
ld.shared.u64 %rd589, [%rd579];
ld.shared.u64 %rd590, [%rd581];
st.shared.u64 [%rd579], %rd590;
st.shared.u64 [%rd581], %rd589;
add.s64 %rd592, %rd192, %rd582;
ld.shared.u8 %rs76, [%rd592];
add.s64 %rd593, %rd192, %rd586;
ld.shared.u8 %rs77, [%rd593];
st.shared.u8 [%rd592], %rs77;
st.shared.u8 [%rd593], %rs76;

BB17_99:
bar.sync 0;
add.s64 %rd1724, %rd190, %rd441;
ld.shared.u64 %rd57, [%rd1724];
ld.shared.u64 %rd58, [%rd445];
setp.ge.s64	%p81, %rd58, %rd57;
@%p81 bra BB17_101;

cvt.u64.u32	%rd599, %r58;
add.s64 %rd601, %rd192, %rd599;
ld.shared.u8 %rs78, [%rd601];
mov.u32 %r1401, 1;
setp.ne.s16	%p82, %rs78, 0;
@%p82 bra BB17_102;

BB17_101:
add.s32 %r1363, %r58, 16;
cvt.u64.u32	%rd602, %r1363;
add.s64 %rd604, %rd192, %rd602;
ld.shared.u8 %rs79, [%rd604];
setp.eq.s16	%p83, %rs79, 0;
selp.u32	%r1401, 1, 0, %p83;

BB17_102:
bfe.u32 %r481, %r28, 5, 1;
setp.ne.s32	%p84, %r1401, %r481;
@%p84 bra BB17_104;

add.s64 %rd1725, %rd190, %rd441;
add.s32 %r1364, %r58, 16;
mul.wide.u32 %rd1705, %r58, 8;
cvt.u64.u32	%rd605, %r58;
st.shared.u64 [%rd445], %rd57;
cvt.u64.u32	%rd609, %r1364;
st.shared.u64 [%rd1725], %rd58;
add.s64 %rd613, %rd191, %rd1705;
ld.shared.u64 %rd614, [%rd613];
add.s64 %rd615, %rd191, %rd441;
ld.shared.u64 %rd616, [%rd615];
st.shared.u64 [%rd613], %rd616;
st.shared.u64 [%rd615], %rd614;
add.s64 %rd618, %rd192, %rd605;
ld.shared.u8 %rs80, [%rd618];
add.s64 %rd619, %rd192, %rd609;
ld.shared.u8 %rs81, [%rd619];
st.shared.u8 [%rd618], %rs81;
st.shared.u8 [%rd619], %rs80;

BB17_104:
bar.sync 0;
ld.shared.u64 %rd59, [%rd344];
ld.shared.u64 %rd60, [%rd346];
setp.ge.s64	%p85, %rd60, %rd59;
@%p85 bra BB17_106;

cvt.u64.u32	%rd625, %r48;
add.s64 %rd627, %rd192, %rd625;
ld.shared.u8 %rs82, [%rd627];
mov.u32 %r1402, 1;
setp.ne.s16	%p86, %rs82, 0;
@%p86 bra BB17_107;

BB17_106:
cvt.u64.u32	%rd628, %r272;
add.s64 %rd630, %rd192, %rd628;
ld.shared.u8 %rs83, [%rd630];
setp.eq.s16	%p87, %rs83, 0;
selp.u32	%r1402, 1, 0, %p87;

BB17_107:
bfe.u32 %r503, %r28, 5, 1;
setp.ne.s32	%p88, %r1402, %r503;
@%p88 bra BB17_109;

mul.wide.u32 %rd1704, %r272, 8;
mul.wide.u32 %rd1703, %r48, 8;
cvt.u64.u32	%rd631, %r48;
st.shared.u64 [%rd346], %rd59;
cvt.u64.u32	%rd635, %r272;
st.shared.u64 [%rd344], %rd60;
add.s64 %rd639, %rd191, %rd1703;
ld.shared.u64 %rd640, [%rd639];
add.s64 %rd641, %rd191, %rd1704;
ld.shared.u64 %rd642, [%rd641];
st.shared.u64 [%rd639], %rd642;
st.shared.u64 [%rd641], %rd640;
add.s64 %rd644, %rd192, %rd631;
ld.shared.u8 %rs84, [%rd644];
add.s64 %rd645, %rd192, %rd635;
ld.shared.u8 %rs85, [%rd645];
st.shared.u8 [%rd644], %rs85;
st.shared.u8 [%rd645], %rs84;

BB17_109:
bar.sync 0;
ld.shared.u64 %rd61, [%rd271];
ld.shared.u64 %rd62, [%rd273];
setp.ge.s64	%p89, %rd62, %rd61;
@%p89 bra BB17_111;

cvt.u64.u32	%rd651, %r40;
add.s64 %rd653, %rd192, %rd651;
ld.shared.u8 %rs86, [%rd653];
mov.u32 %r1403, 1;
setp.ne.s16	%p90, %rs86, 0;
@%p90 bra BB17_112;

BB17_111:
cvt.u64.u32	%rd654, %r218;
add.s64 %rd656, %rd192, %rd654;
ld.shared.u8 %rs87, [%rd656];
setp.eq.s16	%p91, %rs87, 0;
selp.u32	%r1403, 1, 0, %p91;

BB17_112:
bfe.u32 %r525, %r28, 5, 1;
setp.ne.s32	%p92, %r1403, %r525;
@%p92 bra BB17_114;

mul.wide.u32 %rd1702, %r218, 8;
mul.wide.u32 %rd1701, %r40, 8;
cvt.u64.u32	%rd657, %r40;
st.shared.u64 [%rd273], %rd61;
cvt.u64.u32	%rd661, %r218;
st.shared.u64 [%rd271], %rd62;
add.s64 %rd665, %rd191, %rd1701;
ld.shared.u64 %rd666, [%rd665];
add.s64 %rd667, %rd191, %rd1702;
ld.shared.u64 %rd668, [%rd667];
st.shared.u64 [%rd665], %rd668;
st.shared.u64 [%rd667], %rd666;
add.s64 %rd670, %rd192, %rd657;
ld.shared.u8 %rs88, [%rd670];
add.s64 %rd671, %rd192, %rd661;
ld.shared.u8 %rs89, [%rd671];
st.shared.u8 [%rd670], %rs89;
st.shared.u8 [%rd671], %rs88;

BB17_114:
bar.sync 0;
ld.shared.u64 %rd63, [%rd224];
ld.shared.u64 %rd64, [%rd226];
setp.ge.s64	%p93, %rd64, %rd63;
@%p93 bra BB17_116;

cvt.u64.u32	%rd677, %r34;
add.s64 %rd679, %rd192, %rd677;
ld.shared.u8 %rs90, [%rd679];
mov.u32 %r1404, 1;
setp.ne.s16	%p94, %rs90, 0;
@%p94 bra BB17_117;

BB17_116:
cvt.u64.u32	%rd680, %r186;
add.s64 %rd682, %rd192, %rd680;
ld.shared.u8 %rs91, [%rd682];
setp.eq.s16	%p95, %rs91, 0;
selp.u32	%r1404, 1, 0, %p95;

BB17_117:
bfe.u32 %r547, %r28, 5, 1;
setp.ne.s32	%p96, %r1404, %r547;
@%p96 bra BB17_119;

mul.wide.u32 %rd1700, %r186, 8;
mul.wide.u32 %rd1699, %r34, 8;
cvt.u64.u32	%rd683, %r34;
st.shared.u64 [%rd226], %rd63;
cvt.u64.u32	%rd687, %r186;
st.shared.u64 [%rd224], %rd64;
add.s64 %rd691, %rd191, %rd1699;
ld.shared.u64 %rd692, [%rd691];
add.s64 %rd693, %rd191, %rd1700;
ld.shared.u64 %rd694, [%rd693];
st.shared.u64 [%rd691], %rd694;
st.shared.u64 [%rd693], %rd692;
add.s64 %rd696, %rd192, %rd683;
ld.shared.u8 %rs92, [%rd696];
add.s64 %rd697, %rd192, %rd687;
ld.shared.u8 %rs93, [%rd697];
st.shared.u8 [%rd696], %rs93;
st.shared.u8 [%rd697], %rs92;

BB17_119:
bar.sync 0;
ld.shared.u64 %rd65, [%rd204+8];
ld.shared.u64 %rd66, [%rd204];
setp.ge.s64	%p97, %rd66, %rd65;
@%p97 bra BB17_121;

cvt.u64.u32	%rd701, %r174;
add.s64 %rd703, %rd192, %rd701;
ld.shared.u8 %rs94, [%rd703];
mov.u32 %r1405, 1;
setp.ne.s16	%p98, %rs94, 0;
@%p98 bra BB17_122;

BB17_121:
cvt.u64.u32	%rd704, %r174;
add.s64 %rd706, %rd192, %rd704;
ld.shared.u8 %rs95, [%rd706+1];
setp.eq.s16	%p99, %rs95, 0;
selp.u32	%r1405, 1, 0, %p99;

BB17_122:
bfe.u32 %r561, %r28, 5, 1;
setp.ne.s32	%p100, %r1405, %r561;
@%p100 bra BB17_124;

mul.wide.u32 %rd1698, %r174, 8;
cvt.u64.u32	%rd707, %r174;
st.shared.u64 [%rd204], %rd65;
st.shared.u64 [%rd204+8], %rd66;
add.s64 %rd712, %rd191, %rd1698;
ld.shared.u64 %rd713, [%rd712];
ld.shared.u64 %rd714, [%rd712+8];
st.shared.u64 [%rd712], %rd714;
st.shared.u64 [%rd712+8], %rd713;
add.s64 %rd716, %rd192, %rd707;
ld.shared.u8 %rs96, [%rd716];
ld.shared.u8 %rs97, [%rd716+1];
st.shared.u8 [%rd716], %rs97;
st.shared.u8 [%rd716+1], %rs96;

BB17_124:
bar.sync 0;
and.b32 %r564, %r28, 63;
sub.s32 %r84, %r174, %r564;
add.s32 %r566, %r84, 64;
mul.wide.u32 %rd717, %r566, 8;
add.s64 %rd719, %rd190, %rd717;
mul.wide.u32 %rd720, %r84, 8;
add.s64 %rd721, %rd190, %rd720;
ld.shared.u64 %rd67, [%rd719];
ld.shared.u64 %rd68, [%rd721];
setp.ge.s64	%p101, %rd68, %rd67;
@%p101 bra BB17_126;

cvt.u64.u32	%rd722, %r84;
add.s64 %rd724, %rd192, %rd722;
ld.shared.u8 %rs98, [%rd724];
mov.u32 %r1406, 1;
setp.ne.s16	%p102, %rs98, 0;
@%p102 bra BB17_127;

BB17_126:
add.s32 %r1346, %r84, 64;
cvt.u64.u32	%rd725, %r1346;
add.s64 %rd727, %rd192, %rd725;
ld.shared.u8 %rs99, [%rd727];
setp.eq.s16	%p103, %rs99, 0;
selp.u32	%r1406, 1, 0, %p103;

BB17_127:
bfe.u32 %r578, %r28, 6, 1;
setp.ne.s32	%p104, %r1406, %r578;
@%p104 bra BB17_129;

add.s64 %rd1721, %rd190, %rd717;
add.s32 %r1347, %r84, 64;
mul.wide.u32 %rd1688, %r84, 8;
add.s64 %rd730, %rd191, %rd1688;
add.s64 %rd732, %rd191, %rd717;
cvt.u64.u32	%rd733, %r84;
st.shared.u64 [%rd721], %rd67;
cvt.u64.u32	%rd737, %r1347;
st.shared.u64 [%rd1721], %rd68;
ld.shared.u64 %rd740, [%rd730];
ld.shared.u64 %rd741, [%rd732];
st.shared.u64 [%rd730], %rd741;
st.shared.u64 [%rd732], %rd740;
add.s64 %rd743, %rd192, %rd733;
ld.shared.u8 %rs100, [%rd743];
add.s64 %rd744, %rd192, %rd737;
ld.shared.u8 %rs101, [%rd744];
st.shared.u8 [%rd743], %rs101;
st.shared.u8 [%rd744], %rs100;

BB17_129:
bar.sync 0;
add.s64 %rd1714, %rd190, %rd566;
ld.shared.u64 %rd69, [%rd1714];
ld.shared.u64 %rd70, [%rd570];
setp.ge.s64	%p105, %rd70, %rd69;
@%p105 bra BB17_131;

cvt.u64.u32	%rd750, %r70;
add.s64 %rd752, %rd192, %rd750;
ld.shared.u8 %rs102, [%rd752];
mov.u32 %r1407, 1;
setp.ne.s16	%p106, %rs102, 0;
@%p106 bra BB17_132;

BB17_131:
add.s32 %r1341, %r70, 32;
cvt.u64.u32	%rd753, %r1341;
add.s64 %rd755, %rd192, %rd753;
ld.shared.u8 %rs103, [%rd755];
setp.eq.s16	%p107, %rs103, 0;
selp.u32	%r1407, 1, 0, %p107;

BB17_132:
bfe.u32 %r601, %r28, 6, 1;
setp.ne.s32	%p108, %r1407, %r601;
@%p108 bra BB17_134;

add.s64 %rd1716, %rd190, %rd566;
add.s32 %r1342, %r70, 32;
mul.wide.u32 %rd1687, %r70, 8;
cvt.u64.u32	%rd756, %r70;
st.shared.u64 [%rd570], %rd69;
cvt.u64.u32	%rd760, %r1342;
st.shared.u64 [%rd1716], %rd70;
add.s64 %rd764, %rd191, %rd1687;
ld.shared.u64 %rd765, [%rd764];
add.s64 %rd766, %rd191, %rd566;
ld.shared.u64 %rd767, [%rd766];
st.shared.u64 [%rd764], %rd767;
st.shared.u64 [%rd766], %rd765;
add.s64 %rd769, %rd192, %rd756;
ld.shared.u8 %rs104, [%rd769];
add.s64 %rd770, %rd192, %rd760;
ld.shared.u8 %rs105, [%rd770];
st.shared.u8 [%rd769], %rs105;
st.shared.u8 [%rd770], %rs104;

BB17_134:
bar.sync 0;
add.s64 %rd1717, %rd190, %rd441;
ld.shared.u64 %rd71, [%rd1717];
ld.shared.u64 %rd72, [%rd445];
setp.ge.s64	%p109, %rd72, %rd71;
@%p109 bra BB17_136;

cvt.u64.u32	%rd776, %r58;
add.s64 %rd778, %rd192, %rd776;
ld.shared.u8 %rs106, [%rd778];
mov.u32 %r1408, 1;
setp.ne.s16	%p110, %rs106, 0;
@%p110 bra BB17_137;

BB17_136:
add.s32 %r1344, %r58, 16;
cvt.u64.u32	%rd779, %r1344;
add.s64 %rd781, %rd192, %rd779;
ld.shared.u8 %rs107, [%rd781];
setp.eq.s16	%p111, %rs107, 0;
selp.u32	%r1408, 1, 0, %p111;

BB17_137:
bfe.u32 %r623, %r28, 6, 1;
setp.ne.s32	%p112, %r1408, %r623;
@%p112 bra BB17_139;

add.s64 %rd1719, %rd190, %rd441;
add.s32 %r1345, %r58, 16;
mul.wide.u32 %rd1686, %r58, 8;
cvt.u64.u32	%rd782, %r58;
st.shared.u64 [%rd445], %rd71;
cvt.u64.u32	%rd786, %r1345;
st.shared.u64 [%rd1719], %rd72;
add.s64 %rd790, %rd191, %rd1686;
ld.shared.u64 %rd791, [%rd790];
add.s64 %rd792, %rd191, %rd441;
ld.shared.u64 %rd793, [%rd792];
st.shared.u64 [%rd790], %rd793;
st.shared.u64 [%rd792], %rd791;
add.s64 %rd795, %rd192, %rd782;
ld.shared.u8 %rs108, [%rd795];
add.s64 %rd796, %rd192, %rd786;
ld.shared.u8 %rs109, [%rd796];
st.shared.u8 [%rd795], %rs109;
st.shared.u8 [%rd796], %rs108;

BB17_139:
bar.sync 0;
ld.shared.u64 %rd73, [%rd344];
ld.shared.u64 %rd74, [%rd346];
setp.ge.s64	%p113, %rd74, %rd73;
@%p113 bra BB17_141;

cvt.u64.u32	%rd802, %r48;
add.s64 %rd804, %rd192, %rd802;
ld.shared.u8 %rs110, [%rd804];
mov.u32 %r1409, 1;
setp.ne.s16	%p114, %rs110, 0;
@%p114 bra BB17_142;

BB17_141:
cvt.u64.u32	%rd805, %r272;
add.s64 %rd807, %rd192, %rd805;
ld.shared.u8 %rs111, [%rd807];
setp.eq.s16	%p115, %rs111, 0;
selp.u32	%r1409, 1, 0, %p115;

BB17_142:
bfe.u32 %r645, %r28, 6, 1;
setp.ne.s32	%p116, %r1409, %r645;
@%p116 bra BB17_144;

mul.wide.u32 %rd1685, %r272, 8;
mul.wide.u32 %rd1684, %r48, 8;
cvt.u64.u32	%rd808, %r48;
st.shared.u64 [%rd346], %rd73;
cvt.u64.u32	%rd812, %r272;
st.shared.u64 [%rd344], %rd74;
add.s64 %rd816, %rd191, %rd1684;
ld.shared.u64 %rd817, [%rd816];
add.s64 %rd818, %rd191, %rd1685;
ld.shared.u64 %rd819, [%rd818];
st.shared.u64 [%rd816], %rd819;
st.shared.u64 [%rd818], %rd817;
add.s64 %rd821, %rd192, %rd808;
ld.shared.u8 %rs112, [%rd821];
add.s64 %rd822, %rd192, %rd812;
ld.shared.u8 %rs113, [%rd822];
st.shared.u8 [%rd821], %rs113;
st.shared.u8 [%rd822], %rs112;

BB17_144:
bar.sync 0;
ld.shared.u64 %rd75, [%rd271];
ld.shared.u64 %rd76, [%rd273];
setp.ge.s64	%p117, %rd76, %rd75;
@%p117 bra BB17_146;

cvt.u64.u32	%rd828, %r40;
add.s64 %rd830, %rd192, %rd828;
ld.shared.u8 %rs114, [%rd830];
mov.u32 %r1410, 1;
setp.ne.s16	%p118, %rs114, 0;
@%p118 bra BB17_147;

BB17_146:
cvt.u64.u32	%rd831, %r218;
add.s64 %rd833, %rd192, %rd831;
ld.shared.u8 %rs115, [%rd833];
setp.eq.s16	%p119, %rs115, 0;
selp.u32	%r1410, 1, 0, %p119;

BB17_147:
bfe.u32 %r667, %r28, 6, 1;
setp.ne.s32	%p120, %r1410, %r667;
@%p120 bra BB17_149;

mul.wide.u32 %rd1683, %r218, 8;
mul.wide.u32 %rd1682, %r40, 8;
cvt.u64.u32	%rd834, %r40;
st.shared.u64 [%rd273], %rd75;
cvt.u64.u32	%rd838, %r218;
st.shared.u64 [%rd271], %rd76;
add.s64 %rd842, %rd191, %rd1682;
ld.shared.u64 %rd843, [%rd842];
add.s64 %rd844, %rd191, %rd1683;
ld.shared.u64 %rd845, [%rd844];
st.shared.u64 [%rd842], %rd845;
st.shared.u64 [%rd844], %rd843;
add.s64 %rd847, %rd192, %rd834;
ld.shared.u8 %rs116, [%rd847];
add.s64 %rd848, %rd192, %rd838;
ld.shared.u8 %rs117, [%rd848];
st.shared.u8 [%rd847], %rs117;
st.shared.u8 [%rd848], %rs116;

BB17_149:
bar.sync 0;
ld.shared.u64 %rd77, [%rd224];
ld.shared.u64 %rd78, [%rd226];
setp.ge.s64	%p121, %rd78, %rd77;
@%p121 bra BB17_151;

cvt.u64.u32	%rd854, %r34;
add.s64 %rd856, %rd192, %rd854;
ld.shared.u8 %rs118, [%rd856];
mov.u32 %r1411, 1;
setp.ne.s16	%p122, %rs118, 0;
@%p122 bra BB17_152;

BB17_151:
cvt.u64.u32	%rd857, %r186;
add.s64 %rd859, %rd192, %rd857;
ld.shared.u8 %rs119, [%rd859];
setp.eq.s16	%p123, %rs119, 0;
selp.u32	%r1411, 1, 0, %p123;

BB17_152:
bfe.u32 %r689, %r28, 6, 1;
setp.ne.s32	%p124, %r1411, %r689;
@%p124 bra BB17_154;

mul.wide.u32 %rd1681, %r186, 8;
mul.wide.u32 %rd1680, %r34, 8;
cvt.u64.u32	%rd860, %r34;
st.shared.u64 [%rd226], %rd77;
cvt.u64.u32	%rd864, %r186;
st.shared.u64 [%rd224], %rd78;
add.s64 %rd868, %rd191, %rd1680;
ld.shared.u64 %rd869, [%rd868];
add.s64 %rd870, %rd191, %rd1681;
ld.shared.u64 %rd871, [%rd870];
st.shared.u64 [%rd868], %rd871;
st.shared.u64 [%rd870], %rd869;
add.s64 %rd873, %rd192, %rd860;
ld.shared.u8 %rs120, [%rd873];
add.s64 %rd874, %rd192, %rd864;
ld.shared.u8 %rs121, [%rd874];
st.shared.u8 [%rd873], %rs121;
st.shared.u8 [%rd874], %rs120;

BB17_154:
bar.sync 0;
ld.shared.u64 %rd79, [%rd204+8];
ld.shared.u64 %rd80, [%rd204];
setp.ge.s64	%p125, %rd80, %rd79;
@%p125 bra BB17_156;

cvt.u64.u32	%rd878, %r174;
add.s64 %rd880, %rd192, %rd878;
ld.shared.u8 %rs122, [%rd880];
mov.u32 %r1412, 1;
setp.ne.s16	%p126, %rs122, 0;
@%p126 bra BB17_157;

BB17_156:
cvt.u64.u32	%rd881, %r174;
add.s64 %rd883, %rd192, %rd881;
ld.shared.u8 %rs123, [%rd883+1];
setp.eq.s16	%p127, %rs123, 0;
selp.u32	%r1412, 1, 0, %p127;

BB17_157:
bfe.u32 %r703, %r28, 6, 1;
setp.ne.s32	%p128, %r1412, %r703;
@%p128 bra BB17_159;

mul.wide.u32 %rd1679, %r174, 8;
cvt.u64.u32	%rd884, %r174;
st.shared.u64 [%rd204], %rd79;
st.shared.u64 [%rd204+8], %rd80;
add.s64 %rd889, %rd191, %rd1679;
ld.shared.u64 %rd890, [%rd889];
ld.shared.u64 %rd891, [%rd889+8];
st.shared.u64 [%rd889], %rd891;
st.shared.u64 [%rd889+8], %rd890;
add.s64 %rd893, %rd192, %rd884;
ld.shared.u8 %rs124, [%rd893];
ld.shared.u8 %rs125, [%rd893+1];
st.shared.u8 [%rd893], %rs125;
st.shared.u8 [%rd893+1], %rs124;

BB17_159:
bar.sync 0;
and.b32 %r706, %r28, 127;
sub.s32 %r100, %r174, %r706;
add.s32 %r708, %r100, 128;
mul.wide.u32 %rd894, %r708, 8;
add.s64 %rd896, %rd190, %rd894;
mul.wide.u32 %rd897, %r100, 8;
add.s64 %rd898, %rd190, %rd897;
ld.shared.u64 %rd81, [%rd896];
ld.shared.u64 %rd82, [%rd898];
setp.ge.s64	%p129, %rd82, %rd81;
@%p129 bra BB17_161;

cvt.u64.u32	%rd899, %r100;
add.s64 %rd901, %rd192, %rd899;
ld.shared.u8 %rs126, [%rd901];
mov.u32 %r1413, 1;
setp.ne.s16	%p130, %rs126, 0;
@%p130 bra BB17_162;

BB17_161:
add.s32 %r1309, %r100, 128;
cvt.u64.u32	%rd902, %r1309;
add.s64 %rd904, %rd192, %rd902;
ld.shared.u8 %rs127, [%rd904];
setp.eq.s16	%p131, %rs127, 0;
selp.u32	%r1413, 1, 0, %p131;

BB17_162:
bfe.u32 %r720, %r28, 7, 1;
setp.ne.s32	%p132, %r1413, %r720;
@%p132 bra BB17_164;

add.s64 %rd1678, %rd190, %rd894;
mul.wide.u32 %rd1677, %r100, 8;
add.s32 %r1325, %r100, 128;
add.s64 %rd907, %rd191, %rd1677;
add.s64 %rd909, %rd191, %rd894;
cvt.u64.u32	%rd910, %r100;
st.shared.u64 [%rd898], %rd81;
cvt.u64.u32	%rd914, %r1325;
st.shared.u64 [%rd1678], %rd82;
ld.shared.u64 %rd917, [%rd907];
ld.shared.u64 %rd918, [%rd909];
st.shared.u64 [%rd907], %rd918;
st.shared.u64 [%rd909], %rd917;
add.s64 %rd920, %rd192, %rd910;
ld.shared.u8 %rs128, [%rd920];
add.s64 %rd921, %rd192, %rd914;
ld.shared.u8 %rs129, [%rd921];
st.shared.u8 [%rd920], %rs129;
st.shared.u8 [%rd921], %rs128;

BB17_164:
bar.sync 0;
add.s64 %rd1720, %rd190, %rd717;
ld.shared.u64 %rd83, [%rd1720];
ld.shared.u64 %rd84, [%rd721];
setp.ge.s64	%p133, %rd84, %rd83;
@%p133 bra BB17_166;

cvt.u64.u32	%rd927, %r84;
add.s64 %rd929, %rd192, %rd927;
ld.shared.u8 %rs130, [%rd929];
mov.u32 %r1414, 1;
setp.ne.s16	%p134, %rs130, 0;
@%p134 bra BB17_167;

BB17_166:
add.s32 %r1310, %r84, 64;
cvt.u64.u32	%rd930, %r1310;
add.s64 %rd932, %rd192, %rd930;
ld.shared.u8 %rs131, [%rd932];
setp.eq.s16	%p135, %rs131, 0;
selp.u32	%r1414, 1, 0, %p135;

BB17_167:
bfe.u32 %r743, %r28, 7, 1;
setp.ne.s32	%p136, %r1414, %r743;
@%p136 bra BB17_169;

add.s64 %rd1691, %rd190, %rd717;
mul.wide.u32 %rd1676, %r84, 8;
add.s32 %r1324, %r84, 64;
cvt.u64.u32	%rd933, %r84;
st.shared.u64 [%rd721], %rd83;
cvt.u64.u32	%rd937, %r1324;
st.shared.u64 [%rd1691], %rd84;
add.s64 %rd941, %rd191, %rd1676;
ld.shared.u64 %rd942, [%rd941];
add.s64 %rd943, %rd191, %rd717;
ld.shared.u64 %rd944, [%rd943];
st.shared.u64 [%rd941], %rd944;
st.shared.u64 [%rd943], %rd942;
add.s64 %rd946, %rd192, %rd933;
ld.shared.u8 %rs132, [%rd946];
add.s64 %rd947, %rd192, %rd937;
ld.shared.u8 %rs133, [%rd947];
st.shared.u8 [%rd946], %rs133;
st.shared.u8 [%rd947], %rs132;

BB17_169:
bar.sync 0;
add.s64 %rd1715, %rd190, %rd566;
ld.shared.u64 %rd85, [%rd1715];
ld.shared.u64 %rd86, [%rd570];
setp.ge.s64	%p137, %rd86, %rd85;
@%p137 bra BB17_171;

cvt.u64.u32	%rd953, %r70;
add.s64 %rd955, %rd192, %rd953;
ld.shared.u8 %rs134, [%rd955];
mov.u32 %r1415, 1;
setp.ne.s16	%p138, %rs134, 0;
@%p138 bra BB17_172;

BB17_171:
add.s32 %r1311, %r70, 32;
cvt.u64.u32	%rd956, %r1311;
add.s64 %rd958, %rd192, %rd956;
ld.shared.u8 %rs135, [%rd958];
setp.eq.s16	%p139, %rs135, 0;
selp.u32	%r1415, 1, 0, %p139;

BB17_172:
bfe.u32 %r765, %r28, 7, 1;
setp.ne.s32	%p140, %r1415, %r765;
@%p140 bra BB17_174;

add.s64 %rd1694, %rd190, %rd566;
mul.wide.u32 %rd1675, %r70, 8;
add.s32 %r1323, %r70, 32;
cvt.u64.u32	%rd959, %r70;
st.shared.u64 [%rd570], %rd85;
cvt.u64.u32	%rd963, %r1323;
st.shared.u64 [%rd1694], %rd86;
add.s64 %rd967, %rd191, %rd1675;
ld.shared.u64 %rd968, [%rd967];
add.s64 %rd969, %rd191, %rd566;
ld.shared.u64 %rd970, [%rd969];
st.shared.u64 [%rd967], %rd970;
st.shared.u64 [%rd969], %rd968;
add.s64 %rd972, %rd192, %rd959;
ld.shared.u8 %rs136, [%rd972];
add.s64 %rd973, %rd192, %rd963;
ld.shared.u8 %rs137, [%rd973];
st.shared.u8 [%rd972], %rs137;
st.shared.u8 [%rd973], %rs136;

BB17_174:
bar.sync 0;
add.s64 %rd1718, %rd190, %rd441;
ld.shared.u64 %rd87, [%rd1718];
ld.shared.u64 %rd88, [%rd445];
setp.ge.s64	%p141, %rd88, %rd87;
@%p141 bra BB17_176;

cvt.u64.u32	%rd979, %r58;
add.s64 %rd981, %rd192, %rd979;
ld.shared.u8 %rs138, [%rd981];
mov.u32 %r1416, 1;
setp.ne.s16	%p142, %rs138, 0;
@%p142 bra BB17_177;

BB17_176:
add.s32 %r1312, %r58, 16;
cvt.u64.u32	%rd982, %r1312;
add.s64 %rd984, %rd192, %rd982;
ld.shared.u8 %rs139, [%rd984];
setp.eq.s16	%p143, %rs139, 0;
selp.u32	%r1416, 1, 0, %p143;

BB17_177:
bfe.u32 %r787, %r28, 7, 1;
setp.ne.s32	%p144, %r1416, %r787;
@%p144 bra BB17_179;

add.s64 %rd1697, %rd190, %rd441;
mul.wide.u32 %rd1674, %r58, 8;
add.s32 %r1322, %r58, 16;
cvt.u64.u32	%rd985, %r58;
st.shared.u64 [%rd445], %rd87;
cvt.u64.u32	%rd989, %r1322;
st.shared.u64 [%rd1697], %rd88;
add.s64 %rd993, %rd191, %rd1674;
ld.shared.u64 %rd994, [%rd993];
add.s64 %rd995, %rd191, %rd441;
ld.shared.u64 %rd996, [%rd995];
st.shared.u64 [%rd993], %rd996;
st.shared.u64 [%rd995], %rd994;
add.s64 %rd998, %rd192, %rd985;
ld.shared.u8 %rs140, [%rd998];
add.s64 %rd999, %rd192, %rd989;
ld.shared.u8 %rs141, [%rd999];
st.shared.u8 [%rd998], %rs141;
st.shared.u8 [%rd999], %rs140;

BB17_179:
bar.sync 0;
ld.shared.u64 %rd89, [%rd344];
ld.shared.u64 %rd90, [%rd346];
setp.ge.s64	%p145, %rd90, %rd89;
@%p145 bra BB17_181;

and.b32 %r1362, %r28, 7;
sub.s32 %r1361, %r174, %r1362;
cvt.u64.u32	%rd1005, %r1361;
add.s64 %rd1007, %rd192, %rd1005;
ld.shared.u8 %rs142, [%rd1007];
mov.u32 %r1417, 1;
setp.ne.s16	%p146, %rs142, 0;
@%p146 bra BB17_182;

BB17_181:
and.b32 %r1350, %r28, 7;
sub.s32 %r1349, %r174, %r1350;
add.s32 %r1348, %r1349, 8;
cvt.u64.u32	%rd1008, %r1348;
add.s64 %rd1010, %rd192, %rd1008;
ld.shared.u8 %rs143, [%rd1010];
setp.eq.s16	%p147, %rs143, 0;
selp.u32	%r1417, 1, 0, %p147;

BB17_182:
bfe.u32 %r809, %r28, 7, 1;
setp.ne.s32	%p148, %r1417, %r809;
@%p148 bra BB17_184;

and.b32 %r1321, %r28, 7;
sub.s32 %r1320, %r174, %r1321;
add.s32 %r1319, %r1320, 8;
mul.wide.u32 %rd1673, %r1319, 8;
mul.wide.u32 %rd1672, %r1320, 8;
cvt.u64.u32	%rd1011, %r1320;
st.shared.u64 [%rd346], %rd89;
cvt.u64.u32	%rd1015, %r1319;
st.shared.u64 [%rd344], %rd90;
add.s64 %rd1019, %rd191, %rd1672;
ld.shared.u64 %rd1020, [%rd1019];
add.s64 %rd1021, %rd191, %rd1673;
ld.shared.u64 %rd1022, [%rd1021];
st.shared.u64 [%rd1019], %rd1022;
st.shared.u64 [%rd1021], %rd1020;
add.s64 %rd1024, %rd192, %rd1011;
ld.shared.u8 %rs144, [%rd1024];
add.s64 %rd1025, %rd192, %rd1015;
ld.shared.u8 %rs145, [%rd1025];
st.shared.u8 [%rd1024], %rs145;
st.shared.u8 [%rd1025], %rs144;

BB17_184:
bar.sync 0;
ld.shared.u64 %rd91, [%rd271];
ld.shared.u64 %rd92, [%rd273];
setp.ge.s64	%p149, %rd92, %rd91;
@%p149 bra BB17_186;

and.b32 %r1360, %r28, 3;
sub.s32 %r1359, %r174, %r1360;
cvt.u64.u32	%rd1031, %r1359;
add.s64 %rd1033, %rd192, %rd1031;
ld.shared.u8 %rs146, [%rd1033];
mov.u32 %r1418, 1;
setp.ne.s16	%p150, %rs146, 0;
@%p150 bra BB17_187;

BB17_186:
and.b32 %r1353, %r28, 3;
sub.s32 %r1352, %r174, %r1353;
add.s32 %r1351, %r1352, 4;
cvt.u64.u32	%rd1034, %r1351;
add.s64 %rd1036, %rd192, %rd1034;
ld.shared.u8 %rs147, [%rd1036];
setp.eq.s16	%p151, %rs147, 0;
selp.u32	%r1418, 1, 0, %p151;

BB17_187:
bfe.u32 %r831, %r28, 7, 1;
setp.ne.s32	%p152, %r1418, %r831;
@%p152 bra BB17_189;

and.b32 %r1318, %r28, 3;
sub.s32 %r1317, %r174, %r1318;
add.s32 %r1316, %r1317, 4;
mul.wide.u32 %rd1671, %r1316, 8;
mul.wide.u32 %rd1670, %r1317, 8;
cvt.u64.u32	%rd1037, %r1317;
st.shared.u64 [%rd273], %rd91;
cvt.u64.u32	%rd1041, %r1316;
st.shared.u64 [%rd271], %rd92;
add.s64 %rd1045, %rd191, %rd1670;
ld.shared.u64 %rd1046, [%rd1045];
add.s64 %rd1047, %rd191, %rd1671;
ld.shared.u64 %rd1048, [%rd1047];
st.shared.u64 [%rd1045], %rd1048;
st.shared.u64 [%rd1047], %rd1046;
add.s64 %rd1050, %rd192, %rd1037;
ld.shared.u8 %rs148, [%rd1050];
add.s64 %rd1051, %rd192, %rd1041;
ld.shared.u8 %rs149, [%rd1051];
st.shared.u8 [%rd1050], %rs149;
st.shared.u8 [%rd1051], %rs148;

BB17_189:
bar.sync 0;
ld.shared.u64 %rd93, [%rd224];
ld.shared.u64 %rd94, [%rd226];
setp.ge.s64	%p153, %rd94, %rd93;
@%p153 bra BB17_191;

and.b32 %r1358, %r28, 1;
sub.s32 %r1357, %r174, %r1358;
cvt.u64.u32	%rd1057, %r1357;
add.s64 %rd1059, %rd192, %rd1057;
ld.shared.u8 %rs150, [%rd1059];
mov.u32 %r1419, 1;
setp.ne.s16	%p154, %rs150, 0;
@%p154 bra BB17_192;

BB17_191:
and.b32 %r1356, %r28, 1;
sub.s32 %r1355, %r174, %r1356;
add.s32 %r1354, %r1355, 2;
cvt.u64.u32	%rd1060, %r1354;
add.s64 %rd1062, %rd192, %rd1060;
ld.shared.u8 %rs151, [%rd1062];
setp.eq.s16	%p155, %rs151, 0;
selp.u32	%r1419, 1, 0, %p155;

BB17_192:
bfe.u32 %r853, %r28, 7, 1;
setp.ne.s32	%p156, %r1419, %r853;
@%p156 bra BB17_194;

and.b32 %r1315, %r28, 1;
sub.s32 %r1314, %r174, %r1315;
add.s32 %r1313, %r1314, 2;
mul.wide.u32 %rd1669, %r1313, 8;
mul.wide.u32 %rd1668, %r1314, 8;
cvt.u64.u32	%rd1063, %r1314;
st.shared.u64 [%rd226], %rd93;
cvt.u64.u32	%rd1067, %r1313;
st.shared.u64 [%rd224], %rd94;
add.s64 %rd1071, %rd191, %rd1668;
ld.shared.u64 %rd1072, [%rd1071];
add.s64 %rd1073, %rd191, %rd1669;
ld.shared.u64 %rd1074, [%rd1073];
st.shared.u64 [%rd1071], %rd1074;
st.shared.u64 [%rd1073], %rd1072;
add.s64 %rd1076, %rd192, %rd1063;
ld.shared.u8 %rs152, [%rd1076];
add.s64 %rd1077, %rd192, %rd1067;
ld.shared.u8 %rs153, [%rd1077];
st.shared.u8 [%rd1076], %rs153;
st.shared.u8 [%rd1077], %rs152;

BB17_194:
bar.sync 0;
ld.shared.u64 %rd95, [%rd204+8];
ld.shared.u64 %rd96, [%rd204];
setp.ge.s64	%p157, %rd96, %rd95;
@%p157 bra BB17_196;

cvt.u64.u32	%rd1081, %r174;
add.s64 %rd1083, %rd192, %rd1081;
ld.shared.u8 %rs154, [%rd1083];
mov.u32 %r1420, 1;
setp.ne.s16	%p158, %rs154, 0;
@%p158 bra BB17_197;

BB17_196:
cvt.u64.u32	%rd1084, %r174;
add.s64 %rd1086, %rd192, %rd1084;
ld.shared.u8 %rs155, [%rd1086+1];
setp.eq.s16	%p159, %rs155, 0;
selp.u32	%r1420, 1, 0, %p159;

BB17_197:
bfe.u32 %r867, %r28, 7, 1;
setp.ne.s32	%p160, %r1420, %r867;
@%p160 bra BB17_199;

mul.wide.u32 %rd1667, %r174, 8;
cvt.u64.u32	%rd1087, %r174;
st.shared.u64 [%rd204], %rd95;
st.shared.u64 [%rd204+8], %rd96;
add.s64 %rd1092, %rd191, %rd1667;
ld.shared.u64 %rd1093, [%rd1092];
ld.shared.u64 %rd1094, [%rd1092+8];
st.shared.u64 [%rd1092], %rd1094;
st.shared.u64 [%rd1092+8], %rd1093;
add.s64 %rd1096, %rd192, %rd1087;
ld.shared.u8 %rs156, [%rd1096];
ld.shared.u8 %rs157, [%rd1096+1];
st.shared.u8 [%rd1096], %rs157;
st.shared.u8 [%rd1096+1], %rs156;

BB17_199:
bar.sync 0;
and.b32 %r870, %r28, 255;
sub.s32 %r118, %r174, %r870;
add.s32 %r872, %r118, 256;
mul.wide.u32 %rd1097, %r872, 8;
add.s64 %rd1099, %rd190, %rd1097;
mul.wide.u32 %rd1100, %r118, 8;
add.s64 %rd1101, %rd190, %rd1100;
ld.shared.u64 %rd97, [%rd1099];
ld.shared.u64 %rd98, [%rd1101];
setp.ge.s64	%p161, %rd98, %rd97;
@%p161 bra BB17_201;

cvt.u64.u32	%rd1102, %r118;
add.s64 %rd1104, %rd192, %rd1102;
ld.shared.u8 %rs158, [%rd1104];
mov.u32 %r1421, 1;
setp.ne.s16	%p162, %rs158, 0;
@%p162 bra BB17_202;

BB17_201:
add.s32 %r1285, %r118, 256;
cvt.u64.u32	%rd1105, %r1285;
add.s64 %rd1107, %rd192, %rd1105;
ld.shared.u8 %rs159, [%rd1107];
setp.eq.s16	%p163, %rs159, 0;
selp.u32	%r1421, 1, 0, %p163;

BB17_202:
bfe.u32 %r884, %r28, 8, 1;
setp.ne.s32	%p164, %r1421, %r884;
@%p164 bra BB17_204;

add.s32 %r1308, %r118, 256;
mul.wide.u32 %rd1664, %r1308, 8;
add.s64 %rd1663, %rd190, %rd1664;
mul.wide.u32 %rd1662, %r118, 8;
add.s64 %rd1110, %rd191, %rd1662;
add.s64 %rd1112, %rd191, %rd1664;
cvt.u64.u32	%rd1113, %r118;
st.shared.u64 [%rd1101], %rd97;
cvt.u64.u32	%rd1117, %r1308;
st.shared.u64 [%rd1663], %rd98;
ld.shared.u64 %rd1120, [%rd1110];
ld.shared.u64 %rd1121, [%rd1112];
st.shared.u64 [%rd1110], %rd1121;
st.shared.u64 [%rd1112], %rd1120;
add.s64 %rd1123, %rd192, %rd1113;
ld.shared.u8 %rs160, [%rd1123];
add.s64 %rd1124, %rd192, %rd1117;
ld.shared.u8 %rs161, [%rd1124];
st.shared.u8 [%rd1123], %rs161;
st.shared.u8 [%rd1124], %rs160;

BB17_204:
bar.sync 0;
add.s64 %rd1665, %rd190, %rd894;
ld.shared.u64 %rd99, [%rd1665];
ld.shared.u64 %rd100, [%rd898];
setp.ge.s64	%p165, %rd100, %rd99;
@%p165 bra BB17_206;

cvt.u64.u32	%rd1130, %r100;
add.s64 %rd1132, %rd192, %rd1130;
ld.shared.u8 %rs162, [%rd1132];
mov.u32 %r1422, 1;
setp.ne.s16	%p166, %rs162, 0;
@%p166 bra BB17_207;

BB17_206:
add.s32 %r1286, %r100, 128;
cvt.u64.u32	%rd1133, %r1286;
add.s64 %rd1135, %rd192, %rd1133;
ld.shared.u8 %rs163, [%rd1135];
setp.eq.s16	%p167, %rs163, 0;
selp.u32	%r1422, 1, 0, %p167;

BB17_207:
bfe.u32 %r907, %r28, 8, 1;
setp.ne.s32	%p168, %r1422, %r907;
@%p168 bra BB17_209;

add.s64 %rd1666, %rd190, %rd894;
mul.wide.u32 %rd1661, %r100, 8;
add.s32 %r1307, %r100, 128;
cvt.u64.u32	%rd1136, %r100;
st.shared.u64 [%rd898], %rd99;
cvt.u64.u32	%rd1140, %r1307;
st.shared.u64 [%rd1666], %rd100;
add.s64 %rd1144, %rd191, %rd1661;
ld.shared.u64 %rd1145, [%rd1144];
add.s64 %rd1146, %rd191, %rd894;
ld.shared.u64 %rd1147, [%rd1146];
st.shared.u64 [%rd1144], %rd1147;
st.shared.u64 [%rd1146], %rd1145;
add.s64 %rd1149, %rd192, %rd1136;
ld.shared.u8 %rs164, [%rd1149];
add.s64 %rd1150, %rd192, %rd1140;
ld.shared.u8 %rs165, [%rd1150];
st.shared.u8 [%rd1149], %rs165;
st.shared.u8 [%rd1150], %rs164;

BB17_209:
bar.sync 0;
add.s64 %rd1689, %rd190, %rd717;
ld.shared.u64 %rd101, [%rd1689];
ld.shared.u64 %rd102, [%rd721];
setp.ge.s64	%p169, %rd102, %rd101;
@%p169 bra BB17_211;

cvt.u64.u32	%rd1156, %r84;
add.s64 %rd1158, %rd192, %rd1156;
ld.shared.u8 %rs166, [%rd1158];
mov.u32 %r1423, 1;
setp.ne.s16	%p170, %rs166, 0;
@%p170 bra BB17_212;

BB17_211:
add.s32 %r1287, %r84, 64;
cvt.u64.u32	%rd1159, %r1287;
add.s64 %rd1161, %rd192, %rd1159;
ld.shared.u8 %rs167, [%rd1161];
setp.eq.s16	%p171, %rs167, 0;
selp.u32	%r1423, 1, 0, %p171;

BB17_212:
bfe.u32 %r929, %r28, 8, 1;
setp.ne.s32	%p172, %r1423, %r929;
@%p172 bra BB17_214;

add.s64 %rd1690, %rd190, %rd717;
mul.wide.u32 %rd1660, %r84, 8;
add.s32 %r1306, %r84, 64;
cvt.u64.u32	%rd1162, %r84;
st.shared.u64 [%rd721], %rd101;
cvt.u64.u32	%rd1166, %r1306;
st.shared.u64 [%rd1690], %rd102;
add.s64 %rd1170, %rd191, %rd1660;
ld.shared.u64 %rd1171, [%rd1170];
add.s64 %rd1172, %rd191, %rd717;
ld.shared.u64 %rd1173, [%rd1172];
st.shared.u64 [%rd1170], %rd1173;
st.shared.u64 [%rd1172], %rd1171;
add.s64 %rd1175, %rd192, %rd1162;
ld.shared.u8 %rs168, [%rd1175];
add.s64 %rd1176, %rd192, %rd1166;
ld.shared.u8 %rs169, [%rd1176];
st.shared.u8 [%rd1175], %rs169;
st.shared.u8 [%rd1176], %rs168;

BB17_214:
bar.sync 0;
add.s64 %rd1692, %rd190, %rd566;
ld.shared.u64 %rd103, [%rd1692];
ld.shared.u64 %rd104, [%rd570];
setp.ge.s64	%p173, %rd104, %rd103;
@%p173 bra BB17_216;

cvt.u64.u32	%rd1182, %r70;
add.s64 %rd1184, %rd192, %rd1182;
ld.shared.u8 %rs170, [%rd1184];
mov.u32 %r1424, 1;
setp.ne.s16	%p174, %rs170, 0;
@%p174 bra BB17_217;

BB17_216:
add.s32 %r1288, %r70, 32;
cvt.u64.u32	%rd1185, %r1288;
add.s64 %rd1187, %rd192, %rd1185;
ld.shared.u8 %rs171, [%rd1187];
setp.eq.s16	%p175, %rs171, 0;
selp.u32	%r1424, 1, 0, %p175;

BB17_217:
bfe.u32 %r951, %r28, 8, 1;
setp.ne.s32	%p176, %r1424, %r951;
@%p176 bra BB17_219;

add.s64 %rd1693, %rd190, %rd566;
mul.wide.u32 %rd1659, %r70, 8;
add.s32 %r1305, %r70, 32;
cvt.u64.u32	%rd1188, %r70;
st.shared.u64 [%rd570], %rd103;
cvt.u64.u32	%rd1192, %r1305;
st.shared.u64 [%rd1693], %rd104;
add.s64 %rd1196, %rd191, %rd1659;
ld.shared.u64 %rd1197, [%rd1196];
add.s64 %rd1198, %rd191, %rd566;
ld.shared.u64 %rd1199, [%rd1198];
st.shared.u64 [%rd1196], %rd1199;
st.shared.u64 [%rd1198], %rd1197;
add.s64 %rd1201, %rd192, %rd1188;
ld.shared.u8 %rs172, [%rd1201];
add.s64 %rd1202, %rd192, %rd1192;
ld.shared.u8 %rs173, [%rd1202];
st.shared.u8 [%rd1201], %rs173;
st.shared.u8 [%rd1202], %rs172;

BB17_219:
bar.sync 0;
add.s64 %rd1695, %rd190, %rd441;
ld.shared.u64 %rd105, [%rd1695];
ld.shared.u64 %rd106, [%rd445];
setp.ge.s64	%p177, %rd106, %rd105;
@%p177 bra BB17_221;

cvt.u64.u32	%rd1208, %r58;
add.s64 %rd1210, %rd192, %rd1208;
ld.shared.u8 %rs174, [%rd1210];
mov.u32 %r1425, 1;
setp.ne.s16	%p178, %rs174, 0;
@%p178 bra BB17_222;

BB17_221:
add.s32 %r1289, %r58, 16;
cvt.u64.u32	%rd1211, %r1289;
add.s64 %rd1213, %rd192, %rd1211;
ld.shared.u8 %rs175, [%rd1213];
setp.eq.s16	%p179, %rs175, 0;
selp.u32	%r1425, 1, 0, %p179;

BB17_222:
bfe.u32 %r973, %r28, 8, 1;
setp.ne.s32	%p180, %r1425, %r973;
@%p180 bra BB17_224;

add.s64 %rd1696, %rd190, %rd441;
mul.wide.u32 %rd1658, %r58, 8;
add.s32 %r1304, %r58, 16;
cvt.u64.u32	%rd1214, %r58;
st.shared.u64 [%rd445], %rd105;
cvt.u64.u32	%rd1218, %r1304;
st.shared.u64 [%rd1696], %rd106;
add.s64 %rd1222, %rd191, %rd1658;
ld.shared.u64 %rd1223, [%rd1222];
add.s64 %rd1224, %rd191, %rd441;
ld.shared.u64 %rd1225, [%rd1224];
st.shared.u64 [%rd1222], %rd1225;
st.shared.u64 [%rd1224], %rd1223;
add.s64 %rd1227, %rd192, %rd1214;
ld.shared.u8 %rs176, [%rd1227];
add.s64 %rd1228, %rd192, %rd1218;
ld.shared.u8 %rs177, [%rd1228];
st.shared.u8 [%rd1227], %rs177;
st.shared.u8 [%rd1228], %rs176;

BB17_224:
bar.sync 0;
ld.shared.u64 %rd107, [%rd344];
ld.shared.u64 %rd108, [%rd346];
setp.ge.s64	%p181, %rd108, %rd107;
@%p181 bra BB17_226;

and.b32 %r1327, %r28, 7;
sub.s32 %r1326, %r174, %r1327;
cvt.u64.u32	%rd1234, %r1326;
add.s64 %rd1236, %rd192, %rd1234;
ld.shared.u8 %rs178, [%rd1236];
mov.u32 %r1426, 1;
setp.ne.s16	%p182, %rs178, 0;
@%p182 bra BB17_227;

BB17_226:
and.b32 %r1330, %r28, 7;
sub.s32 %r1329, %r174, %r1330;
add.s32 %r1328, %r1329, 8;
cvt.u64.u32	%rd1237, %r1328;
add.s64 %rd1239, %rd192, %rd1237;
ld.shared.u8 %rs179, [%rd1239];
setp.eq.s16	%p183, %rs179, 0;
selp.u32	%r1426, 1, 0, %p183;

BB17_227:
bfe.u32 %r995, %r28, 8, 1;
setp.ne.s32	%p184, %r1426, %r995;
@%p184 bra BB17_229;

and.b32 %r1303, %r28, 7;
sub.s32 %r1302, %r174, %r1303;
add.s32 %r1301, %r1302, 8;
mul.wide.u32 %rd1657, %r1301, 8;
mul.wide.u32 %rd1656, %r1302, 8;
cvt.u64.u32	%rd1240, %r1302;
st.shared.u64 [%rd346], %rd107;
cvt.u64.u32	%rd1244, %r1301;
st.shared.u64 [%rd344], %rd108;
add.s64 %rd1248, %rd191, %rd1656;
ld.shared.u64 %rd1249, [%rd1248];
add.s64 %rd1250, %rd191, %rd1657;
ld.shared.u64 %rd1251, [%rd1250];
st.shared.u64 [%rd1248], %rd1251;
st.shared.u64 [%rd1250], %rd1249;
add.s64 %rd1253, %rd192, %rd1240;
ld.shared.u8 %rs180, [%rd1253];
add.s64 %rd1254, %rd192, %rd1244;
ld.shared.u8 %rs181, [%rd1254];
st.shared.u8 [%rd1253], %rs181;
st.shared.u8 [%rd1254], %rs180;

BB17_229:
bar.sync 0;
ld.shared.u64 %rd109, [%rd271];
ld.shared.u64 %rd110, [%rd273];
setp.ge.s64	%p185, %rd110, %rd109;
@%p185 bra BB17_231;

and.b32 %r1332, %r28, 3;
sub.s32 %r1331, %r174, %r1332;
cvt.u64.u32	%rd1260, %r1331;
add.s64 %rd1262, %rd192, %rd1260;
ld.shared.u8 %rs182, [%rd1262];
mov.u32 %r1427, 1;
setp.ne.s16	%p186, %rs182, 0;
@%p186 bra BB17_232;

BB17_231:
and.b32 %r1335, %r28, 3;
sub.s32 %r1334, %r174, %r1335;
add.s32 %r1333, %r1334, 4;
cvt.u64.u32	%rd1263, %r1333;
add.s64 %rd1265, %rd192, %rd1263;
ld.shared.u8 %rs183, [%rd1265];
setp.eq.s16	%p187, %rs183, 0;
selp.u32	%r1427, 1, 0, %p187;

BB17_232:
bfe.u32 %r1017, %r28, 8, 1;
setp.ne.s32	%p188, %r1427, %r1017;
@%p188 bra BB17_234;

and.b32 %r1300, %r28, 3;
sub.s32 %r1299, %r174, %r1300;
add.s32 %r1298, %r1299, 4;
mul.wide.u32 %rd1655, %r1298, 8;
mul.wide.u32 %rd1654, %r1299, 8;
cvt.u64.u32	%rd1266, %r1299;
st.shared.u64 [%rd273], %rd109;
cvt.u64.u32	%rd1270, %r1298;
st.shared.u64 [%rd271], %rd110;
add.s64 %rd1274, %rd191, %rd1654;
ld.shared.u64 %rd1275, [%rd1274];
add.s64 %rd1276, %rd191, %rd1655;
ld.shared.u64 %rd1277, [%rd1276];
st.shared.u64 [%rd1274], %rd1277;
st.shared.u64 [%rd1276], %rd1275;
add.s64 %rd1279, %rd192, %rd1266;
ld.shared.u8 %rs184, [%rd1279];
add.s64 %rd1280, %rd192, %rd1270;
ld.shared.u8 %rs185, [%rd1280];
st.shared.u8 [%rd1279], %rs185;
st.shared.u8 [%rd1280], %rs184;

BB17_234:
bar.sync 0;
ld.shared.u64 %rd111, [%rd224];
ld.shared.u64 %rd112, [%rd226];
setp.ge.s64	%p189, %rd112, %rd111;
@%p189 bra BB17_236;

and.b32 %r1337, %r28, 1;
sub.s32 %r1336, %r174, %r1337;
cvt.u64.u32	%rd1286, %r1336;
add.s64 %rd1288, %rd192, %rd1286;
ld.shared.u8 %rs186, [%rd1288];
mov.u32 %r1428, 1;
setp.ne.s16	%p190, %rs186, 0;
@%p190 bra BB17_237;

BB17_236:
and.b32 %r1340, %r28, 1;
sub.s32 %r1339, %r174, %r1340;
add.s32 %r1338, %r1339, 2;
cvt.u64.u32	%rd1289, %r1338;
add.s64 %rd1291, %rd192, %rd1289;
ld.shared.u8 %rs187, [%rd1291];
setp.eq.s16	%p191, %rs187, 0;
selp.u32	%r1428, 1, 0, %p191;

BB17_237:
bfe.u32 %r1039, %r28, 8, 1;
setp.ne.s32	%p192, %r1428, %r1039;
@%p192 bra BB17_239;

and.b32 %r1297, %r28, 1;
sub.s32 %r1296, %r174, %r1297;
add.s32 %r1295, %r1296, 2;
mul.wide.u32 %rd1653, %r1295, 8;
mul.wide.u32 %rd1652, %r1296, 8;
cvt.u64.u32	%rd1292, %r1296;
st.shared.u64 [%rd226], %rd111;
cvt.u64.u32	%rd1296, %r1295;
st.shared.u64 [%rd224], %rd112;
add.s64 %rd1300, %rd191, %rd1652;
ld.shared.u64 %rd1301, [%rd1300];
add.s64 %rd1302, %rd191, %rd1653;
ld.shared.u64 %rd1303, [%rd1302];
st.shared.u64 [%rd1300], %rd1303;
st.shared.u64 [%rd1302], %rd1301;
add.s64 %rd1305, %rd192, %rd1292;
ld.shared.u8 %rs188, [%rd1305];
add.s64 %rd1306, %rd192, %rd1296;
ld.shared.u8 %rs189, [%rd1306];
st.shared.u8 [%rd1305], %rs189;
st.shared.u8 [%rd1306], %rs188;

BB17_239:
bar.sync 0;
ld.shared.u64 %rd113, [%rd204+8];
ld.shared.u64 %rd114, [%rd204];
setp.ge.s64	%p193, %rd114, %rd113;
@%p193 bra BB17_241;

cvt.u64.u32	%rd1310, %r174;
add.s64 %rd1312, %rd192, %rd1310;
ld.shared.u8 %rs190, [%rd1312];
mov.u32 %r1429, 1;
setp.ne.s16	%p194, %rs190, 0;
@%p194 bra BB17_242;

BB17_241:
cvt.u64.u32	%rd1313, %r174;
add.s64 %rd1315, %rd192, %rd1313;
ld.shared.u8 %rs191, [%rd1315+1];
setp.eq.s16	%p195, %rs191, 0;
selp.u32	%r1429, 1, 0, %p195;

BB17_242:
bfe.u32 %r1053, %r28, 8, 1;
setp.ne.s32	%p196, %r1429, %r1053;
@%p196 bra BB17_244;

mul.wide.u32 %rd1651, %r174, 8;
cvt.u64.u32	%rd1316, %r174;
st.shared.u64 [%rd204], %rd113;
st.shared.u64 [%rd204+8], %rd114;
add.s64 %rd1321, %rd191, %rd1651;
ld.shared.u64 %rd1322, [%rd1321];
ld.shared.u64 %rd1323, [%rd1321+8];
st.shared.u64 [%rd1321], %rd1323;
st.shared.u64 [%rd1321+8], %rd1322;
add.s64 %rd1325, %rd192, %rd1316;
ld.shared.u8 %rs192, [%rd1325];
ld.shared.u8 %rs193, [%rd1325+1];
st.shared.u8 [%rd1325], %rs193;
st.shared.u8 [%rd1325+1], %rs192;

BB17_244:
mov.u32 %r1430, 512;

BB17_245:
bar.sync 0;
add.s32 %r1058, %r1430, -1;
and.b32 %r1059, %r1058, %r28;
sub.s32 %r1061, %r174, %r1059;
add.s32 %r1062, %r1061, %r1430;
cvt.u64.u32	%rd115, %r1062;
mul.wide.u32 %rd1326, %r1062, 8;
add.s64 %rd116, %rd190, %rd1326;
add.s64 %rd117, %rd192, %rd115;
cvt.u64.u32	%rd118, %r1061;
mul.wide.u32 %rd1329, %r1061, 8;
add.s64 %rd119, %rd190, %rd1329;
ld.shared.u64 %rd120, [%rd116];
ld.shared.u64 %rd121, [%rd119];
add.s64 %rd122, %rd192, %rd118;
setp.ge.s64	%p197, %rd121, %rd120;
@%p197 bra BB17_247;

ld.shared.u8 %rs194, [%rd122];
mov.u32 %r1431, 1;
setp.ne.s16	%p198, %rs194, 0;
@%p198 bra BB17_248;

BB17_247:
ld.shared.u8 %rs195, [%rd117];
setp.eq.s16	%p199, %rs195, 0;
selp.u32	%r1431, 1, 0, %p199;

BB17_248:
bfe.u32 %r1065, %r28, 9, 1;
setp.ne.s32	%p200, %r1431, %r1065;
@%p200 bra BB17_250;

shl.b64 %rd1330, %rd115, 3;
add.s64 %rd1332, %rd191, %rd1330;
st.shared.u64 [%rd119], %rd120;
st.shared.u64 [%rd116], %rd121;
shl.b64 %rd1333, %rd118, 3;
add.s64 %rd1334, %rd191, %rd1333;
ld.shared.u64 %rd1335, [%rd1334];
ld.shared.u64 %rd1336, [%rd1332];
st.shared.u64 [%rd1334], %rd1336;
st.shared.u64 [%rd1332], %rd1335;
ld.shared.u8 %rs196, [%rd122];
ld.shared.u8 %rs197, [%rd117];
st.shared.u8 [%rd122], %rs197;
st.shared.u8 [%rd117], %rs196;

BB17_250:
shr.u32 %r140, %r1430, 1;
bar.sync 0;
add.s32 %r1066, %r140, -1;
and.b32 %r1068, %r1066, %r28;
sub.s32 %r1070, %r174, %r1068;
add.s32 %r1071, %r1070, %r140;
cvt.u64.u32	%rd123, %r1071;
mul.wide.u32 %rd1337, %r1071, 8;
add.s64 %rd124, %rd190, %rd1337;
add.s64 %rd125, %rd192, %rd123;
cvt.u64.u32	%rd126, %r1070;
mul.wide.u32 %rd1340, %r1070, 8;
add.s64 %rd127, %rd190, %rd1340;
ld.shared.u64 %rd128, [%rd124];
ld.shared.u64 %rd129, [%rd127];
add.s64 %rd130, %rd192, %rd126;
setp.ge.s64	%p201, %rd129, %rd128;
@%p201 bra BB17_252;

ld.shared.u8 %rs198, [%rd130];
mov.u32 %r1432, 1;
setp.ne.s16	%p202, %rs198, 0;
@%p202 bra BB17_253;

BB17_252:
ld.shared.u8 %rs199, [%rd125];
setp.eq.s16	%p203, %rs199, 0;
selp.u32	%r1432, 1, 0, %p203;

BB17_253:
bfe.u32 %r1074, %r28, 9, 1;
setp.ne.s32	%p204, %r1432, %r1074;
@%p204 bra BB17_255;

shl.b64 %rd1341, %rd123, 3;
add.s64 %rd1343, %rd191, %rd1341;
st.shared.u64 [%rd127], %rd128;
st.shared.u64 [%rd124], %rd129;
shl.b64 %rd1344, %rd126, 3;
add.s64 %rd1345, %rd191, %rd1344;
ld.shared.u64 %rd1346, [%rd1345];
ld.shared.u64 %rd1347, [%rd1343];
st.shared.u64 [%rd1345], %rd1347;
st.shared.u64 [%rd1343], %rd1346;
ld.shared.u8 %rs200, [%rd130];
ld.shared.u8 %rs201, [%rd125];
st.shared.u8 [%rd130], %rs201;
st.shared.u8 [%rd125], %rs200;

BB17_255:
shr.u32 %r1430, %r1430, 2;
setp.ne.s32	%p205, %r1430, 0;
@%p205 bra BB17_245;

bar.sync 0;
and.b32 %r1075, %r28, 1023;
sub.s32 %r1076, %r174, %r1075;
add.s32 %r1077, %r1076, 1024;
cvt.u64.u32	%rd131, %r1077;
mul.wide.u32 %rd1348, %r1077, 8;
add.s64 %rd132, %rd190, %rd1348;
cvt.u64.u32	%rd133, %r1076;
mul.wide.u32 %rd1350, %r1076, 8;
add.s64 %rd134, %rd190, %rd1350;
ld.shared.u64 %rd135, [%rd132];
ld.shared.u64 %rd136, [%rd134];
add.s64 %rd137, %rd192, %rd133;
setp.ge.s64	%p206, %rd136, %rd135;
@%p206 bra BB17_258;

ld.shared.u8 %rs202, [%rd137];
setp.ne.s16	%p207, %rs202, 0;
@%p207 bra BB17_260;

BB17_258:
add.s64 %rd138, %rd192, %rd131;
ld.shared.u8 %rs1, [%rd138];
setp.eq.s16	%p208, %rs1, 0;
@%p208 bra BB17_260;

shl.b64 %rd1353, %rd131, 3;
add.s64 %rd1355, %rd191, %rd1353;
st.shared.u64 [%rd134], %rd135;
st.shared.u64 [%rd132], %rd136;
shl.b64 %rd1356, %rd133, 3;
add.s64 %rd1357, %rd191, %rd1356;
ld.shared.u64 %rd1358, [%rd1357];
ld.shared.u64 %rd1359, [%rd1355];
st.shared.u64 [%rd1357], %rd1359;
st.shared.u64 [%rd1355], %rd1358;
ld.shared.u8 %rs203, [%rd137];
st.shared.u8 [%rd137], %rs1;
st.shared.u8 [%rd138], %rs203;

BB17_260:
bar.sync 0;
and.b32 %r1079, %r28, 511;
sub.s32 %r1081, %r174, %r1079;
add.s32 %r1082, %r1081, 512;
cvt.u64.u32	%rd139, %r1082;
mul.wide.u32 %rd1360, %r1082, 8;
add.s64 %rd140, %rd190, %rd1360;
cvt.u64.u32	%rd141, %r1081;
mul.wide.u32 %rd1362, %r1081, 8;
add.s64 %rd142, %rd190, %rd1362;
ld.shared.u64 %rd143, [%rd140];
ld.shared.u64 %rd144, [%rd142];
add.s64 %rd145, %rd192, %rd141;
setp.ge.s64	%p209, %rd144, %rd143;
@%p209 bra BB17_262;

ld.shared.u8 %rs204, [%rd145];
setp.ne.s16	%p210, %rs204, 0;
@%p210 bra BB17_264;

BB17_262:
add.s64 %rd146, %rd192, %rd139;
ld.shared.u8 %rs2, [%rd146];
setp.eq.s16	%p211, %rs2, 0;
@%p211 bra BB17_264;

shl.b64 %rd1365, %rd139, 3;
add.s64 %rd1367, %rd191, %rd1365;
st.shared.u64 [%rd142], %rd143;
st.shared.u64 [%rd140], %rd144;
shl.b64 %rd1368, %rd141, 3;
add.s64 %rd1369, %rd191, %rd1368;
ld.shared.u64 %rd1370, [%rd1369];
ld.shared.u64 %rd1371, [%rd1367];
st.shared.u64 [%rd1369], %rd1371;
st.shared.u64 [%rd1367], %rd1370;
ld.shared.u8 %rs205, [%rd145];
st.shared.u8 [%rd145], %rs2;
st.shared.u8 [%rd146], %rs205;

BB17_264:
bar.sync 0;
add.s64 %rd1629, %rd190, %rd1097;
ld.shared.u64 %rd147, [%rd1629];
ld.shared.u64 %rd148, [%rd1101];
setp.ge.s64	%p212, %rd148, %rd147;
@%p212 bra BB17_266;

cvt.u64.u32	%rd1377, %r118;
add.s64 %rd1379, %rd192, %rd1377;
ld.shared.u8 %rs206, [%rd1379];
setp.ne.s16	%p213, %rs206, 0;
@%p213 bra BB17_268;

BB17_266:
add.s32 %r1290, %r118, 256;
cvt.u64.u32	%rd1380, %r1290;
add.s64 %rd1382, %rd192, %rd1380;
ld.shared.u8 %rs3, [%rd1382];
setp.eq.s16	%p214, %rs3, 0;
@%p214 bra BB17_268;

mul.wide.u32 %rd1646, %r118, 8;
add.s64 %rd1630, %rd190, %rd1097;
cvt.u64.u32	%rd1383, %r118;
st.shared.u64 [%rd1101], %rd147;
st.shared.u64 [%rd1630], %rd148;
add.s64 %rd1391, %rd191, %rd1646;
ld.shared.u64 %rd1392, [%rd1391];
add.s64 %rd1393, %rd191, %rd1097;
ld.shared.u64 %rd1394, [%rd1393];
st.shared.u64 [%rd1391], %rd1394;
st.shared.u64 [%rd1393], %rd1392;
add.s64 %rd1396, %rd192, %rd1383;
ld.shared.u8 %rs207, [%rd1396];
st.shared.u8 [%rd1396], %rs3;
st.shared.u8 [%rd1382], %rs207;

BB17_268:
bar.sync 0;
add.s64 %rd1631, %rd190, %rd894;
ld.shared.u64 %rd149, [%rd1631];
ld.shared.u64 %rd150, [%rd898];
setp.ge.s64	%p215, %rd150, %rd149;
@%p215 bra BB17_270;

cvt.u64.u32	%rd1403, %r100;
add.s64 %rd1405, %rd192, %rd1403;
ld.shared.u8 %rs208, [%rd1405];
setp.ne.s16	%p216, %rs208, 0;
@%p216 bra BB17_272;

BB17_270:
add.s32 %r1291, %r100, 128;
cvt.u64.u32	%rd1406, %r1291;
add.s64 %rd1408, %rd192, %rd1406;
ld.shared.u8 %rs4, [%rd1408];
setp.eq.s16	%p217, %rs4, 0;
@%p217 bra BB17_272;

mul.wide.u32 %rd1647, %r100, 8;
add.s64 %rd1632, %rd190, %rd894;
cvt.u64.u32	%rd1409, %r100;
st.shared.u64 [%rd898], %rd149;
st.shared.u64 [%rd1632], %rd150;
add.s64 %rd1417, %rd191, %rd1647;
ld.shared.u64 %rd1418, [%rd1417];
add.s64 %rd1419, %rd191, %rd894;
ld.shared.u64 %rd1420, [%rd1419];
st.shared.u64 [%rd1417], %rd1420;
st.shared.u64 [%rd1419], %rd1418;
add.s64 %rd1422, %rd192, %rd1409;
ld.shared.u8 %rs209, [%rd1422];
st.shared.u8 [%rd1422], %rs4;
st.shared.u8 [%rd1408], %rs209;

BB17_272:
bar.sync 0;
add.s64 %rd1633, %rd190, %rd717;
ld.shared.u64 %rd151, [%rd1633];
ld.shared.u64 %rd152, [%rd721];
setp.ge.s64	%p218, %rd152, %rd151;
@%p218 bra BB17_274;

cvt.u64.u32	%rd1429, %r84;
add.s64 %rd1431, %rd192, %rd1429;
ld.shared.u8 %rs210, [%rd1431];
setp.ne.s16	%p219, %rs210, 0;
@%p219 bra BB17_276;

BB17_274:
add.s32 %r1292, %r84, 64;
cvt.u64.u32	%rd1432, %r1292;
add.s64 %rd1434, %rd192, %rd1432;
ld.shared.u8 %rs5, [%rd1434];
setp.eq.s16	%p220, %rs5, 0;
@%p220 bra BB17_276;

mul.wide.u32 %rd1648, %r84, 8;
add.s64 %rd1634, %rd190, %rd717;
cvt.u64.u32	%rd1435, %r84;
st.shared.u64 [%rd721], %rd151;
st.shared.u64 [%rd1634], %rd152;
add.s64 %rd1443, %rd191, %rd1648;
ld.shared.u64 %rd1444, [%rd1443];
add.s64 %rd1445, %rd191, %rd717;
ld.shared.u64 %rd1446, [%rd1445];
st.shared.u64 [%rd1443], %rd1446;
st.shared.u64 [%rd1445], %rd1444;
add.s64 %rd1448, %rd192, %rd1435;
ld.shared.u8 %rs211, [%rd1448];
st.shared.u8 [%rd1448], %rs5;
st.shared.u8 [%rd1434], %rs211;

BB17_276:
bar.sync 0;
add.s64 %rd1635, %rd190, %rd566;
ld.shared.u64 %rd153, [%rd1635];
ld.shared.u64 %rd154, [%rd570];
setp.ge.s64	%p221, %rd154, %rd153;
@%p221 bra BB17_278;

cvt.u64.u32	%rd1455, %r70;
add.s64 %rd1457, %rd192, %rd1455;
ld.shared.u8 %rs212, [%rd1457];
setp.ne.s16	%p222, %rs212, 0;
@%p222 bra BB17_280;

BB17_278:
add.s32 %r1293, %r70, 32;
cvt.u64.u32	%rd1458, %r1293;
add.s64 %rd1460, %rd192, %rd1458;
ld.shared.u8 %rs6, [%rd1460];
setp.eq.s16	%p223, %rs6, 0;
@%p223 bra BB17_280;

mul.wide.u32 %rd1649, %r70, 8;
add.s64 %rd1636, %rd190, %rd566;
cvt.u64.u32	%rd1461, %r70;
st.shared.u64 [%rd570], %rd153;
st.shared.u64 [%rd1636], %rd154;
add.s64 %rd1469, %rd191, %rd1649;
ld.shared.u64 %rd1470, [%rd1469];
add.s64 %rd1471, %rd191, %rd566;
ld.shared.u64 %rd1472, [%rd1471];
st.shared.u64 [%rd1469], %rd1472;
st.shared.u64 [%rd1471], %rd1470;
add.s64 %rd1474, %rd192, %rd1461;
ld.shared.u8 %rs213, [%rd1474];
st.shared.u8 [%rd1474], %rs6;
st.shared.u8 [%rd1460], %rs213;

BB17_280:
bar.sync 0;
add.s64 %rd1637, %rd190, %rd441;
ld.shared.u64 %rd155, [%rd1637];
ld.shared.u64 %rd156, [%rd445];
setp.ge.s64	%p224, %rd156, %rd155;
@%p224 bra BB17_282;

cvt.u64.u32	%rd1481, %r58;
add.s64 %rd1483, %rd192, %rd1481;
ld.shared.u8 %rs214, [%rd1483];
setp.ne.s16	%p225, %rs214, 0;
@%p225 bra BB17_284;

BB17_282:
add.s32 %r1294, %r58, 16;
cvt.u64.u32	%rd1484, %r1294;
add.s64 %rd1486, %rd192, %rd1484;
ld.shared.u8 %rs7, [%rd1486];
setp.eq.s16	%p226, %rs7, 0;
@%p226 bra BB17_284;

mul.wide.u32 %rd1650, %r58, 8;
add.s64 %rd1638, %rd190, %rd441;
cvt.u64.u32	%rd1487, %r58;
st.shared.u64 [%rd445], %rd155;
st.shared.u64 [%rd1638], %rd156;
add.s64 %rd1495, %rd191, %rd1650;
ld.shared.u64 %rd1496, [%rd1495];
add.s64 %rd1497, %rd191, %rd441;
ld.shared.u64 %rd1498, [%rd1497];
st.shared.u64 [%rd1495], %rd1498;
st.shared.u64 [%rd1497], %rd1496;
add.s64 %rd1500, %rd192, %rd1487;
ld.shared.u8 %rs215, [%rd1500];
st.shared.u8 [%rd1500], %rs7;
st.shared.u8 [%rd1486], %rs215;

BB17_284:
bar.sync 0;
ld.shared.u64 %rd157, [%rd344];
ld.shared.u64 %rd158, [%rd346];
setp.ge.s64	%p227, %rd158, %rd157;
@%p227 bra BB17_286;

and.b32 %r1284, %r28, 7;
sub.s32 %r1283, %r174, %r1284;
cvt.u64.u32	%rd1507, %r1283;
add.s64 %rd1509, %rd192, %rd1507;
ld.shared.u8 %rs216, [%rd1509];
setp.ne.s16	%p228, %rs216, 0;
@%p228 bra BB17_288;

BB17_286:
and.b32 %r1255, %r28, 7;
sub.s32 %r1254, %r174, %r1255;
add.s32 %r1253, %r1254, 8;
cvt.u64.u32	%rd1510, %r1253;
add.s64 %rd1512, %rd192, %rd1510;
ld.shared.u8 %rs8, [%rd1512];
setp.eq.s16	%p229, %rs8, 0;
@%p229 bra BB17_288;

and.b32 %r1258, %r28, 7;
sub.s32 %r1257, %r174, %r1258;
add.s32 %r1256, %r1257, 8;
mul.wide.u32 %rd1640, %r1256, 8;
mul.wide.u32 %rd1639, %r1257, 8;
cvt.u64.u32	%rd1513, %r1257;
st.shared.u64 [%rd346], %rd157;
st.shared.u64 [%rd344], %rd158;
add.s64 %rd1521, %rd191, %rd1639;
ld.shared.u64 %rd1522, [%rd1521];
add.s64 %rd1523, %rd191, %rd1640;
ld.shared.u64 %rd1524, [%rd1523];
st.shared.u64 [%rd1521], %rd1524;
st.shared.u64 [%rd1523], %rd1522;
add.s64 %rd1526, %rd192, %rd1513;
ld.shared.u8 %rs217, [%rd1526];
st.shared.u8 [%rd1526], %rs8;
st.shared.u8 [%rd1512], %rs217;

BB17_288:
bar.sync 0;
ld.shared.u64 %rd159, [%rd271];
ld.shared.u64 %rd160, [%rd273];
setp.ge.s64	%p230, %rd160, %rd159;
@%p230 bra BB17_290;

and.b32 %r1282, %r28, 3;
sub.s32 %r1281, %r174, %r1282;
cvt.u64.u32	%rd1533, %r1281;
add.s64 %rd1535, %rd192, %rd1533;
ld.shared.u8 %rs218, [%rd1535];
setp.ne.s16	%p231, %rs218, 0;
@%p231 bra BB17_292;

BB17_290:
and.b32 %r1261, %r28, 3;
sub.s32 %r1260, %r174, %r1261;
add.s32 %r1259, %r1260, 4;
cvt.u64.u32	%rd1536, %r1259;
add.s64 %rd1538, %rd192, %rd1536;
ld.shared.u8 %rs9, [%rd1538];
setp.eq.s16	%p232, %rs9, 0;
@%p232 bra BB17_292;

and.b32 %r1264, %r28, 3;
sub.s32 %r1263, %r174, %r1264;
add.s32 %r1262, %r1263, 4;
mul.wide.u32 %rd1642, %r1262, 8;
mul.wide.u32 %rd1641, %r1263, 8;
cvt.u64.u32	%rd1539, %r1263;
st.shared.u64 [%rd273], %rd159;
st.shared.u64 [%rd271], %rd160;
add.s64 %rd1547, %rd191, %rd1641;
ld.shared.u64 %rd1548, [%rd1547];
add.s64 %rd1549, %rd191, %rd1642;
ld.shared.u64 %rd1550, [%rd1549];
st.shared.u64 [%rd1547], %rd1550;
st.shared.u64 [%rd1549], %rd1548;
add.s64 %rd1552, %rd192, %rd1539;
ld.shared.u8 %rs219, [%rd1552];
st.shared.u8 [%rd1552], %rs9;
st.shared.u8 [%rd1538], %rs219;

BB17_292:
bar.sync 0;
ld.shared.u64 %rd161, [%rd224];
ld.shared.u64 %rd162, [%rd226];
setp.ge.s64	%p233, %rd162, %rd161;
@%p233 bra BB17_294;

and.b32 %r1280, %r28, 1;
sub.s32 %r1279, %r174, %r1280;
cvt.u64.u32	%rd1559, %r1279;
add.s64 %rd1561, %rd192, %rd1559;
ld.shared.u8 %rs220, [%rd1561];
setp.ne.s16	%p234, %rs220, 0;
@%p234 bra BB17_296;

BB17_294:
and.b32 %r1267, %r28, 1;
sub.s32 %r1266, %r174, %r1267;
add.s32 %r1265, %r1266, 2;
cvt.u64.u32	%rd1562, %r1265;
add.s64 %rd1564, %rd192, %rd1562;
ld.shared.u8 %rs10, [%rd1564];
setp.eq.s16	%p235, %rs10, 0;
@%p235 bra BB17_296;

and.b32 %r1270, %r28, 1;
sub.s32 %r1269, %r174, %r1270;
add.s32 %r1268, %r1269, 2;
mul.wide.u32 %rd1644, %r1268, 8;
mul.wide.u32 %rd1643, %r1269, 8;
cvt.u64.u32	%rd1565, %r1269;
st.shared.u64 [%rd226], %rd161;
st.shared.u64 [%rd224], %rd162;
add.s64 %rd1573, %rd191, %rd1643;
ld.shared.u64 %rd1574, [%rd1573];
add.s64 %rd1575, %rd191, %rd1644;
ld.shared.u64 %rd1576, [%rd1575];
st.shared.u64 [%rd1573], %rd1576;
st.shared.u64 [%rd1575], %rd1574;
add.s64 %rd1578, %rd192, %rd1565;
ld.shared.u8 %rs221, [%rd1578];
st.shared.u8 [%rd1578], %rs10;
st.shared.u8 [%rd1564], %rs221;

BB17_296:
bar.sync 0;
ld.shared.u64 %rd163, [%rd204+8];
ld.shared.u64 %rd164, [%rd204];
setp.ge.s64	%p236, %rd164, %rd163;
@%p236 bra BB17_298;

cvt.u64.u32	%rd1583, %r174;
add.s64 %rd1585, %rd192, %rd1583;
ld.shared.u8 %rs222, [%rd1585];
setp.ne.s16	%p237, %rs222, 0;
@%p237 bra BB17_300;

BB17_298:
cvt.u64.u32	%rd1586, %r174;
add.s64 %rd1588, %rd192, %rd1586;
ld.shared.u8 %rs11, [%rd1588+1];
setp.eq.s16	%p238, %rs11, 0;
@%p238 bra BB17_300;

mul.wide.u32 %rd1645, %r174, 8;
st.shared.u64 [%rd204], %rd163;
st.shared.u64 [%rd204+8], %rd164;
add.s64 %rd1594, %rd191, %rd1645;
ld.shared.u64 %rd1595, [%rd1594];
ld.shared.u64 %rd1596, [%rd1594+8];
st.shared.u64 [%rd1594], %rd1596;
st.shared.u64 [%rd1594+8], %rd1595;
ld.shared.u8 %rs223, [%rd1588];
st.shared.u8 [%rd1588], %rs11;
st.shared.u8 [%rd1588+1], %rs223;

BB17_300:
ld.param.u32 %r1271, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
setp.lt.u32	%p240, %r28, %r1271;
bar.sync 0;
@!%p240 bra BB17_302;
bra.uni BB17_301;

BB17_301:
ld.param.u32 %r1278, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1277, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u64 %rd1602, [%rd18];
ld.local.u64 %rd1603, [%rd2];
cvta.to.global.u64 %rd1604, %rd1603;
mad.lo.s32 %r1245, %r28, %r1277, %r16;
mul.wide.u32 %rd1605, %r1245, 8;
add.s64 %rd1606, %rd1604, %rd1605;
st.global.u64 [%rd1606], %rd1602;
ld.shared.u64 %rd1609, [%rd19];
ld.local.u64 %rd1610, [%rd3];
cvta.to.global.u64 %rd1611, %rd1610;
mad.lo.s32 %r1246, %r28, %r1278, %r27;
mul.wide.u32 %rd1612, %r1246, 8;
add.s64 %rd1613, %rd1611, %rd1612;
st.global.u64 [%rd1613], %rd1609;

BB17_302:
ld.param.u32 %r1273, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
add.s32 %r1272, %r28, 1024;
setp.ge.u32	%p241, %r1272, %r1273;
@%p241 bra BB17_304;

add.s32 %r1276, %r28, 1024;
ld.param.u32 %r1275, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1274, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u64 %rd1617, [%rd18+8192];
ld.local.u64 %rd1618, [%rd2];
cvta.to.global.u64 %rd1619, %rd1618;
mad.lo.s32 %r1251, %r1276, %r1274, %r16;
mul.wide.u32 %rd1620, %r1251, 8;
add.s64 %rd1621, %rd1619, %rd1620;
st.global.u64 [%rd1621], %rd1617;
ld.shared.u64 %rd1624, [%rd19+8192];
ld.local.u64 %rd1625, [%rd3];
cvta.to.global.u64 %rd1626, %rd1625;
mad.lo.s32 %r1252, %r1276, %r1275, %r27;
mul.wide.u32 %rd1627, %r1252, 8;
add.s64 %rd1628, %rd1626, %rd1627;
st.global.u64 [%rd1628], %rd1624;

BB17_304:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot18[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<230>;
.reg .b16 %rs<213>;
.reg .b32 %r<1397>;
.reg .b64 %rd<1690>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[8192];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[8192];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[1024];

mov.u64 %rd1689, __local_depot18;
cvta.local.u64 %SP, %rd1689;
ld.param.u32 %r140, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r141, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r142, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r143, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd135, %SP, 0;
cvta.to.local.u64 %rd2, %rd135;
add.u64 %rd136, %SP, 216;
cvta.to.local.u64 %rd3, %rd136;
mov.u32 %r1332, 0;
mov.pred %p4, 0;
@%p4 bra BB18_2;

BB18_1:
mul.wide.s32 %rd137, %r1332, 8;
add.s64 %rd138, %rd4, %rd137;
ld.param.u64 %rd139, [%rd138];
add.s64 %rd140, %rd2, %rd137;
st.local.u64 [%rd140], %rd139;
add.s32 %r1332, %r1332, 1;
setp.lt.u32	%p5, %r1332, 27;
@%p5 bra BB18_1;

BB18_2:
mov.u32 %r1333, 0;
@%p4 bra BB18_4;

BB18_3:
mul.wide.s32 %rd141, %r1333, 8;
add.s64 %rd142, %rd1, %rd141;
ld.param.u64 %rd143, [%rd142];
add.s64 %rd144, %rd3, %rd141;
st.local.u64 [%rd144], %rd143;
add.s32 %r1333, %r1333, 1;
setp.lt.u32	%p7, %r1333, 27;
@%p7 bra BB18_3;

BB18_4:
mov.u32 %r146, %nctaid.y;
mov.u32 %r147, %ctaid.z;
mov.u32 %r148, %ctaid.y;
mad.lo.s32 %r149, %r146, %r147, %r148;
mov.u32 %r150, %nctaid.x;
mov.u32 %r151, %ctaid.x;
mad.lo.s32 %r5, %r149, %r150, %r151;
setp.ge.u32	%p8, %r5, %r140;
@%p8 bra BB18_288;

ld.local.u32 %r6, [%rd2+208];
add.s32 %r1334, %r6, -1;
mov.u32 %r152, 0;
setp.lt.s32	%p9, %r1334, 1;
mov.u32 %r1343, %r5;
mov.u32 %r1350, %r152;
@%p9 bra BB18_8;

mul.wide.s32 %rd145, %r6, 4;
add.s64 %rd1680, %rd2, %rd145;
mov.u32 %r1351, 0;
mov.u32 %r1344, %r5;

BB18_7:
ld.local.u32 %r154, [%rd1680+4];
rem.u32 %r155, %r1344, %r154;
ld.local.u32 %r156, [%rd1680+104];
mad.lo.s32 %r1351, %r156, %r155, %r1351;
div.u32 %r1344, %r1344, %r154;
add.s64 %rd1680, %rd1680, -4;
add.s32 %r1334, %r1334, -1;
setp.gt.s32	%p10, %r1334, 0;
mov.u32 %r1339, %r1344;
mov.u32 %r1343, %r1339;
mov.u32 %r1345, %r1351;
mov.u32 %r1350, %r1345;
@%p10 bra BB18_7;

BB18_8:
mov.u32 %r15, %r1350;
mov.u32 %r14, %r1343;
ld.local.u32 %r158, [%rd2+108];
mad.lo.s32 %r16, %r158, %r14, %r15;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r1335, %r17, -1;
setp.lt.s32	%p11, %r1335, 1;
mov.u32 %r1341, %r5;
mov.u32 %r1348, %r152;
@%p11 bra BB18_11;

mul.wide.s32 %rd146, %r17, 4;
add.s64 %rd1681, %rd3, %rd146;
mov.u32 %r1349, 0;
mov.u32 %r1342, %r5;

BB18_10:
ld.local.u32 %r160, [%rd1681+4];
rem.u32 %r161, %r1342, %r160;
ld.local.u32 %r162, [%rd1681+104];
mad.lo.s32 %r1349, %r162, %r161, %r1349;
div.u32 %r1342, %r1342, %r160;
add.s64 %rd1681, %rd1681, -4;
add.s32 %r1335, %r1335, -1;
setp.gt.s32	%p12, %r1335, 0;
mov.u32 %r1341, %r1342;
mov.u32 %r1348, %r1349;
@%p12 bra BB18_10;

BB18_11:
ld.local.u32 %r163, [%rd3+108];
mad.lo.s32 %r27, %r163, %r1341, %r1348;
mov.u32 %r28, %tid.x;
add.s32 %r29, %r28, 512;
setp.lt.u32	%p1, %r28, %r141;
mov.u64 %rd147, 0;
setp.ge.u32	%p13, %r28, %r141;
mov.u64 %rd1688, %rd147;
@%p13 bra BB18_13;

ld.local.u64 %rd148, [%rd2];
cvta.to.global.u64 %rd149, %rd148;
mad.lo.s32 %r164, %r28, %r142, %r16;
mul.wide.u32 %rd150, %r164, 8;
add.s64 %rd151, %rd149, %rd150;
ld.global.u64 %rd14, [%rd151];
mov.u64 %rd1688, %rd14;

BB18_13:
mov.u64 %rd15, %rd1688;
mov.u64 %rd1687, %rd147;
@%p13 bra BB18_15;

ld.local.u64 %rd153, [%rd3];
cvta.to.global.u64 %rd154, %rd153;
mad.lo.s32 %r165, %r28, %r143, %r27;
mul.wide.u32 %rd155, %r165, 8;
add.s64 %rd156, %rd154, %rd155;
ld.global.u64 %rd1687, [%rd156];

BB18_15:
selp.u16	%rs11, 1, 0, %p1;
cvt.s64.s32	%rd158, %r28;
mul.wide.s32 %rd159, %r28, 8;
mov.u64 %rd160, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd18, %rd160, %rd159;
st.shared.u64 [%rd18], %rd15;
mov.u64 %rd161, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd19, %rd161, %rd159;
st.shared.u64 [%rd19], %rd1687;
mov.u64 %rd162, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd20, %rd162, %rd158;
st.shared.u8 [%rd20], %rs11;
setp.lt.u32	%p2, %r29, %r141;
setp.ge.u32	%p15, %r29, %r141;
mov.u64 %rd1686, %rd147;
@%p15 bra BB18_17;

ld.local.u64 %rd163, [%rd2];
cvta.to.global.u64 %rd164, %rd163;
mad.lo.s32 %r166, %r29, %r142, %r16;
mul.wide.u32 %rd165, %r166, 8;
add.s64 %rd166, %rd164, %rd165;
ld.global.u64 %rd1686, [%rd166];

BB18_17:
mov.u64 %rd1685, %rd147;
@%p15 bra BB18_19;

ld.local.u64 %rd168, [%rd3];
cvta.to.global.u64 %rd169, %rd168;
mad.lo.s32 %r167, %r29, %r143, %r27;
mul.wide.u32 %rd170, %r167, 8;
add.s64 %rd171, %rd169, %rd170;
ld.global.u64 %rd1685, [%rd171];

BB18_19:
selp.u16	%rs12, 1, 0, %p2;
st.shared.u64 [%rd18+4096], %rd1686;
st.shared.u64 [%rd19+4096], %rd1685;
st.shared.u8 [%rd20+512], %rs12;
shl.b32 %r30, %r28, 1;
bar.sync 0;
mul.wide.u32 %rd172, %r30, 8;
add.s64 %rd174, %rd160, %rd172;
ld.shared.u64 %rd25, [%rd174+8];
ld.shared.u64 %rd26, [%rd174];
setp.le.s64	%p17, %rd26, %rd25;
@%p17 bra BB18_21;

cvt.u64.u32	%rd175, %r30;
add.s64 %rd177, %rd162, %rd175;
ld.shared.u8 %rs13, [%rd177];
mov.u32 %r1352, 1;
setp.ne.s16	%p18, %rs13, 0;
@%p18 bra BB18_22;

BB18_21:
cvt.u64.u32	%rd178, %r30;
add.s64 %rd180, %rd162, %rd178;
ld.shared.u8 %rs14, [%rd180+1];
setp.eq.s16	%p19, %rs14, 0;
selp.u32	%r1352, 1, 0, %p19;

BB18_22:
and.b32 %r174, %r28, 1;
setp.ne.s32	%p20, %r1352, %r174;
@%p20 bra BB18_24;

add.s64 %rd183, %rd161, %rd172;
cvt.u64.u32	%rd184, %r30;
st.shared.u64 [%rd174], %rd25;
st.shared.u64 [%rd174+8], %rd26;
ld.shared.u64 %rd188, [%rd183];
ld.shared.u64 %rd189, [%rd183+8];
st.shared.u64 [%rd183], %rd189;
st.shared.u64 [%rd183+8], %rd188;
add.s64 %rd191, %rd162, %rd184;
ld.shared.u8 %rs15, [%rd191];
ld.shared.u8 %rs16, [%rd191+1];
st.shared.u8 [%rd191], %rs16;
st.shared.u8 [%rd191+1], %rs15;

BB18_24:
bar.sync 0;
sub.s32 %r35, %r30, %r174;
add.s32 %r180, %r35, 2;
mul.wide.u32 %rd192, %r180, 8;
add.s64 %rd194, %rd160, %rd192;
mul.wide.u32 %rd195, %r35, 8;
add.s64 %rd196, %rd160, %rd195;
ld.shared.u64 %rd27, [%rd194];
ld.shared.u64 %rd28, [%rd196];
setp.le.s64	%p21, %rd28, %rd27;
@%p21 bra BB18_26;

cvt.u64.u32	%rd197, %r35;
add.s64 %rd199, %rd162, %rd197;
ld.shared.u8 %rs17, [%rd199];
mov.u32 %r1353, 1;
setp.ne.s16	%p22, %rs17, 0;
@%p22 bra BB18_27;

BB18_26:
cvt.u64.u32	%rd200, %r180;
add.s64 %rd202, %rd162, %rd200;
ld.shared.u8 %rs18, [%rd202];
setp.eq.s16	%p23, %rs18, 0;
selp.u32	%r1353, 1, 0, %p23;

BB18_27:
bfe.u32 %r192, %r28, 1, 1;
setp.ne.s32	%p24, %r1353, %r192;
@%p24 bra BB18_29;

add.s64 %rd205, %rd161, %rd195;
add.s64 %rd207, %rd161, %rd192;
cvt.u64.u32	%rd208, %r35;
st.shared.u64 [%rd196], %rd27;
cvt.u64.u32	%rd212, %r180;
st.shared.u64 [%rd194], %rd28;
ld.shared.u64 %rd215, [%rd205];
ld.shared.u64 %rd216, [%rd207];
st.shared.u64 [%rd205], %rd216;
st.shared.u64 [%rd207], %rd215;
add.s64 %rd218, %rd162, %rd208;
ld.shared.u8 %rs19, [%rd218];
add.s64 %rd219, %rd162, %rd212;
ld.shared.u8 %rs20, [%rd219];
st.shared.u8 [%rd218], %rs20;
st.shared.u8 [%rd219], %rs19;

BB18_29:
bar.sync 0;
ld.shared.u64 %rd29, [%rd174+8];
ld.shared.u64 %rd30, [%rd174];
setp.le.s64	%p25, %rd30, %rd29;
@%p25 bra BB18_31;

cvt.u64.u32	%rd223, %r30;
add.s64 %rd225, %rd162, %rd223;
ld.shared.u8 %rs21, [%rd225];
mov.u32 %r1354, 1;
setp.ne.s16	%p26, %rs21, 0;
@%p26 bra BB18_32;

BB18_31:
cvt.u64.u32	%rd226, %r30;
add.s64 %rd228, %rd162, %rd226;
ld.shared.u8 %rs22, [%rd228+1];
setp.eq.s16	%p27, %rs22, 0;
selp.u32	%r1354, 1, 0, %p27;

BB18_32:
bfe.u32 %r207, %r28, 1, 1;
setp.ne.s32	%p28, %r1354, %r207;
@%p28 bra BB18_34;

cvt.u64.u32	%rd229, %r30;
st.shared.u64 [%rd174], %rd29;
st.shared.u64 [%rd174+8], %rd30;
add.s64 %rd234, %rd161, %rd172;
ld.shared.u64 %rd235, [%rd234];
ld.shared.u64 %rd236, [%rd234+8];
st.shared.u64 [%rd234], %rd236;
st.shared.u64 [%rd234+8], %rd235;
add.s64 %rd238, %rd162, %rd229;
ld.shared.u8 %rs23, [%rd238];
ld.shared.u8 %rs24, [%rd238+1];
st.shared.u8 [%rd238], %rs24;
st.shared.u8 [%rd238+1], %rs23;

BB18_34:
bar.sync 0;
and.b32 %r210, %r28, 3;
sub.s32 %r41, %r30, %r210;
add.s32 %r212, %r41, 4;
mul.wide.u32 %rd239, %r212, 8;
add.s64 %rd241, %rd160, %rd239;
mul.wide.u32 %rd242, %r41, 8;
add.s64 %rd243, %rd160, %rd242;
ld.shared.u64 %rd31, [%rd241];
ld.shared.u64 %rd32, [%rd243];
setp.le.s64	%p29, %rd32, %rd31;
@%p29 bra BB18_36;

cvt.u64.u32	%rd244, %r41;
add.s64 %rd246, %rd162, %rd244;
ld.shared.u8 %rs25, [%rd246];
mov.u32 %r1355, 1;
setp.ne.s16	%p30, %rs25, 0;
@%p30 bra BB18_37;

BB18_36:
cvt.u64.u32	%rd247, %r212;
add.s64 %rd249, %rd162, %rd247;
ld.shared.u8 %rs26, [%rd249];
setp.eq.s16	%p31, %rs26, 0;
selp.u32	%r1355, 1, 0, %p31;

BB18_37:
bfe.u32 %r224, %r28, 2, 1;
setp.ne.s32	%p32, %r1355, %r224;
@%p32 bra BB18_39;

add.s64 %rd252, %rd161, %rd242;
add.s64 %rd254, %rd161, %rd239;
cvt.u64.u32	%rd255, %r41;
st.shared.u64 [%rd243], %rd31;
cvt.u64.u32	%rd259, %r212;
st.shared.u64 [%rd241], %rd32;
ld.shared.u64 %rd262, [%rd252];
ld.shared.u64 %rd263, [%rd254];
st.shared.u64 [%rd252], %rd263;
st.shared.u64 [%rd254], %rd262;
add.s64 %rd265, %rd162, %rd255;
ld.shared.u8 %rs27, [%rd265];
add.s64 %rd266, %rd162, %rd259;
ld.shared.u8 %rs28, [%rd266];
st.shared.u8 [%rd265], %rs28;
st.shared.u8 [%rd266], %rs27;

BB18_39:
bar.sync 0;
ld.shared.u64 %rd33, [%rd194];
ld.shared.u64 %rd34, [%rd196];
setp.le.s64	%p33, %rd34, %rd33;
@%p33 bra BB18_41;

cvt.u64.u32	%rd272, %r35;
add.s64 %rd274, %rd162, %rd272;
ld.shared.u8 %rs29, [%rd274];
mov.u32 %r1356, 1;
setp.ne.s16	%p34, %rs29, 0;
@%p34 bra BB18_42;

BB18_41:
cvt.u64.u32	%rd275, %r180;
add.s64 %rd277, %rd162, %rd275;
ld.shared.u8 %rs30, [%rd277];
setp.eq.s16	%p35, %rs30, 0;
selp.u32	%r1356, 1, 0, %p35;

BB18_42:
bfe.u32 %r247, %r28, 2, 1;
setp.ne.s32	%p36, %r1356, %r247;
@%p36 bra BB18_44;

cvt.u64.u32	%rd278, %r35;
st.shared.u64 [%rd196], %rd33;
cvt.u64.u32	%rd282, %r180;
st.shared.u64 [%rd194], %rd34;
add.s64 %rd286, %rd161, %rd195;
ld.shared.u64 %rd287, [%rd286];
add.s64 %rd288, %rd161, %rd192;
ld.shared.u64 %rd289, [%rd288];
st.shared.u64 [%rd286], %rd289;
st.shared.u64 [%rd288], %rd287;
add.s64 %rd291, %rd162, %rd278;
ld.shared.u8 %rs31, [%rd291];
add.s64 %rd292, %rd162, %rd282;
ld.shared.u8 %rs32, [%rd292];
st.shared.u8 [%rd291], %rs32;
st.shared.u8 [%rd292], %rs31;

BB18_44:
bar.sync 0;
ld.shared.u64 %rd35, [%rd174+8];
ld.shared.u64 %rd36, [%rd174];
setp.le.s64	%p37, %rd36, %rd35;
@%p37 bra BB18_46;

cvt.u64.u32	%rd296, %r30;
add.s64 %rd298, %rd162, %rd296;
ld.shared.u8 %rs33, [%rd298];
mov.u32 %r1357, 1;
setp.ne.s16	%p38, %rs33, 0;
@%p38 bra BB18_47;

BB18_46:
cvt.u64.u32	%rd299, %r30;
add.s64 %rd301, %rd162, %rd299;
ld.shared.u8 %rs34, [%rd301+1];
setp.eq.s16	%p39, %rs34, 0;
selp.u32	%r1357, 1, 0, %p39;

BB18_47:
bfe.u32 %r261, %r28, 2, 1;
setp.ne.s32	%p40, %r1357, %r261;
@%p40 bra BB18_49;

cvt.u64.u32	%rd302, %r30;
st.shared.u64 [%rd174], %rd35;
st.shared.u64 [%rd174+8], %rd36;
add.s64 %rd307, %rd161, %rd172;
ld.shared.u64 %rd308, [%rd307];
ld.shared.u64 %rd309, [%rd307+8];
st.shared.u64 [%rd307], %rd309;
st.shared.u64 [%rd307+8], %rd308;
add.s64 %rd311, %rd162, %rd302;
ld.shared.u8 %rs35, [%rd311];
ld.shared.u8 %rs36, [%rd311+1];
st.shared.u8 [%rd311], %rs36;
st.shared.u8 [%rd311+1], %rs35;

BB18_49:
bar.sync 0;
and.b32 %r264, %r28, 7;
sub.s32 %r49, %r30, %r264;
add.s32 %r266, %r49, 8;
mul.wide.u32 %rd312, %r266, 8;
add.s64 %rd314, %rd160, %rd312;
mul.wide.u32 %rd315, %r49, 8;
add.s64 %rd316, %rd160, %rd315;
ld.shared.u64 %rd37, [%rd314];
ld.shared.u64 %rd38, [%rd316];
setp.le.s64	%p41, %rd38, %rd37;
@%p41 bra BB18_51;

cvt.u64.u32	%rd317, %r49;
add.s64 %rd319, %rd162, %rd317;
ld.shared.u8 %rs37, [%rd319];
mov.u32 %r1358, 1;
setp.ne.s16	%p42, %rs37, 0;
@%p42 bra BB18_52;

BB18_51:
cvt.u64.u32	%rd320, %r266;
add.s64 %rd322, %rd162, %rd320;
ld.shared.u8 %rs38, [%rd322];
setp.eq.s16	%p43, %rs38, 0;
selp.u32	%r1358, 1, 0, %p43;

BB18_52:
bfe.u32 %r278, %r28, 3, 1;
setp.ne.s32	%p44, %r1358, %r278;
@%p44 bra BB18_54;

add.s64 %rd325, %rd161, %rd315;
add.s64 %rd327, %rd161, %rd312;
cvt.u64.u32	%rd328, %r49;
st.shared.u64 [%rd316], %rd37;
cvt.u64.u32	%rd332, %r266;
st.shared.u64 [%rd314], %rd38;
ld.shared.u64 %rd335, [%rd325];
ld.shared.u64 %rd336, [%rd327];
st.shared.u64 [%rd325], %rd336;
st.shared.u64 [%rd327], %rd335;
add.s64 %rd338, %rd162, %rd328;
ld.shared.u8 %rs39, [%rd338];
add.s64 %rd339, %rd162, %rd332;
ld.shared.u8 %rs40, [%rd339];
st.shared.u8 [%rd338], %rs40;
st.shared.u8 [%rd339], %rs39;

BB18_54:
bar.sync 0;
ld.shared.u64 %rd39, [%rd241];
ld.shared.u64 %rd40, [%rd243];
setp.le.s64	%p45, %rd40, %rd39;
@%p45 bra BB18_56;

cvt.u64.u32	%rd345, %r41;
add.s64 %rd347, %rd162, %rd345;
ld.shared.u8 %rs41, [%rd347];
mov.u32 %r1359, 1;
setp.ne.s16	%p46, %rs41, 0;
@%p46 bra BB18_57;

BB18_56:
cvt.u64.u32	%rd348, %r212;
add.s64 %rd350, %rd162, %rd348;
ld.shared.u8 %rs42, [%rd350];
setp.eq.s16	%p47, %rs42, 0;
selp.u32	%r1359, 1, 0, %p47;

BB18_57:
bfe.u32 %r301, %r28, 3, 1;
setp.ne.s32	%p48, %r1359, %r301;
@%p48 bra BB18_59;

cvt.u64.u32	%rd351, %r41;
st.shared.u64 [%rd243], %rd39;
cvt.u64.u32	%rd355, %r212;
st.shared.u64 [%rd241], %rd40;
add.s64 %rd359, %rd161, %rd242;
ld.shared.u64 %rd360, [%rd359];
add.s64 %rd361, %rd161, %rd239;
ld.shared.u64 %rd362, [%rd361];
st.shared.u64 [%rd359], %rd362;
st.shared.u64 [%rd361], %rd360;
add.s64 %rd364, %rd162, %rd351;
ld.shared.u8 %rs43, [%rd364];
add.s64 %rd365, %rd162, %rd355;
ld.shared.u8 %rs44, [%rd365];
st.shared.u8 [%rd364], %rs44;
st.shared.u8 [%rd365], %rs43;

BB18_59:
bar.sync 0;
ld.shared.u64 %rd41, [%rd194];
ld.shared.u64 %rd42, [%rd196];
setp.le.s64	%p49, %rd42, %rd41;
@%p49 bra BB18_61;

cvt.u64.u32	%rd371, %r35;
add.s64 %rd373, %rd162, %rd371;
ld.shared.u8 %rs45, [%rd373];
mov.u32 %r1360, 1;
setp.ne.s16	%p50, %rs45, 0;
@%p50 bra BB18_62;

BB18_61:
cvt.u64.u32	%rd374, %r180;
add.s64 %rd376, %rd162, %rd374;
ld.shared.u8 %rs46, [%rd376];
setp.eq.s16	%p51, %rs46, 0;
selp.u32	%r1360, 1, 0, %p51;

BB18_62:
bfe.u32 %r323, %r28, 3, 1;
setp.ne.s32	%p52, %r1360, %r323;
@%p52 bra BB18_64;

mul.wide.u32 %rd1666, %r35, 8;
cvt.u64.u32	%rd377, %r35;
st.shared.u64 [%rd196], %rd41;
cvt.u64.u32	%rd381, %r180;
st.shared.u64 [%rd194], %rd42;
add.s64 %rd385, %rd161, %rd1666;
ld.shared.u64 %rd386, [%rd385];
add.s64 %rd387, %rd161, %rd192;
ld.shared.u64 %rd388, [%rd387];
st.shared.u64 [%rd385], %rd388;
st.shared.u64 [%rd387], %rd386;
add.s64 %rd390, %rd162, %rd377;
ld.shared.u8 %rs47, [%rd390];
add.s64 %rd391, %rd162, %rd381;
ld.shared.u8 %rs48, [%rd391];
st.shared.u8 [%rd390], %rs48;
st.shared.u8 [%rd391], %rs47;

BB18_64:
bar.sync 0;
ld.shared.u64 %rd43, [%rd174+8];
ld.shared.u64 %rd44, [%rd174];
setp.le.s64	%p53, %rd44, %rd43;
@%p53 bra BB18_66;

cvt.u64.u32	%rd395, %r30;
add.s64 %rd397, %rd162, %rd395;
ld.shared.u8 %rs49, [%rd397];
mov.u32 %r1361, 1;
setp.ne.s16	%p54, %rs49, 0;
@%p54 bra BB18_67;

BB18_66:
cvt.u64.u32	%rd398, %r30;
add.s64 %rd400, %rd162, %rd398;
ld.shared.u8 %rs50, [%rd400+1];
setp.eq.s16	%p55, %rs50, 0;
selp.u32	%r1361, 1, 0, %p55;

BB18_67:
bfe.u32 %r337, %r28, 3, 1;
setp.ne.s32	%p56, %r1361, %r337;
@%p56 bra BB18_69;

mul.wide.u32 %rd1665, %r30, 8;
cvt.u64.u32	%rd401, %r30;
st.shared.u64 [%rd174], %rd43;
st.shared.u64 [%rd174+8], %rd44;
add.s64 %rd406, %rd161, %rd1665;
ld.shared.u64 %rd407, [%rd406];
ld.shared.u64 %rd408, [%rd406+8];
st.shared.u64 [%rd406], %rd408;
st.shared.u64 [%rd406+8], %rd407;
add.s64 %rd410, %rd162, %rd401;
ld.shared.u8 %rs51, [%rd410];
ld.shared.u8 %rs52, [%rd410+1];
st.shared.u8 [%rd410], %rs52;
st.shared.u8 [%rd410+1], %rs51;

BB18_69:
bar.sync 0;
and.b32 %r340, %r28, 15;
sub.s32 %r59, %r30, %r340;
add.s32 %r342, %r59, 16;
mul.wide.u32 %rd411, %r342, 8;
add.s64 %rd413, %rd160, %rd411;
mul.wide.u32 %rd414, %r59, 8;
add.s64 %rd415, %rd160, %rd414;
ld.shared.u64 %rd45, [%rd413];
ld.shared.u64 %rd46, [%rd415];
setp.le.s64	%p57, %rd46, %rd45;
@%p57 bra BB18_71;

cvt.u64.u32	%rd416, %r59;
add.s64 %rd418, %rd162, %rd416;
ld.shared.u8 %rs53, [%rd418];
mov.u32 %r1362, 1;
setp.ne.s16	%p58, %rs53, 0;
@%p58 bra BB18_72;

BB18_71:
cvt.u64.u32	%rd419, %r342;
add.s64 %rd421, %rd162, %rd419;
ld.shared.u8 %rs54, [%rd421];
setp.eq.s16	%p59, %rs54, 0;
selp.u32	%r1362, 1, 0, %p59;

BB18_72:
bfe.u32 %r354, %r28, 4, 1;
setp.ne.s32	%p60, %r1362, %r354;
@%p60 bra BB18_74;

mul.wide.u32 %rd1661, %r59, 8;
add.s64 %rd424, %rd161, %rd1661;
add.s64 %rd426, %rd161, %rd411;
cvt.u64.u32	%rd427, %r59;
st.shared.u64 [%rd415], %rd45;
cvt.u64.u32	%rd431, %r342;
st.shared.u64 [%rd413], %rd46;
ld.shared.u64 %rd434, [%rd424];
ld.shared.u64 %rd435, [%rd426];
st.shared.u64 [%rd424], %rd435;
st.shared.u64 [%rd426], %rd434;
add.s64 %rd437, %rd162, %rd427;
ld.shared.u8 %rs55, [%rd437];
add.s64 %rd438, %rd162, %rd431;
ld.shared.u8 %rs56, [%rd438];
st.shared.u8 [%rd437], %rs56;
st.shared.u8 [%rd438], %rs55;

BB18_74:
bar.sync 0;
ld.shared.u64 %rd47, [%rd314];
ld.shared.u64 %rd48, [%rd316];
setp.le.s64	%p61, %rd48, %rd47;
@%p61 bra BB18_76;

cvt.u64.u32	%rd444, %r49;
add.s64 %rd446, %rd162, %rd444;
ld.shared.u8 %rs57, [%rd446];
mov.u32 %r1363, 1;
setp.ne.s16	%p62, %rs57, 0;
@%p62 bra BB18_77;

BB18_76:
cvt.u64.u32	%rd447, %r266;
add.s64 %rd449, %rd162, %rd447;
ld.shared.u8 %rs58, [%rd449];
setp.eq.s16	%p63, %rs58, 0;
selp.u32	%r1363, 1, 0, %p63;

BB18_77:
bfe.u32 %r377, %r28, 4, 1;
setp.ne.s32	%p64, %r1363, %r377;
@%p64 bra BB18_79;

mul.wide.u32 %rd1660, %r266, 8;
mul.wide.u32 %rd1659, %r49, 8;
cvt.u64.u32	%rd450, %r49;
st.shared.u64 [%rd316], %rd47;
cvt.u64.u32	%rd454, %r266;
st.shared.u64 [%rd314], %rd48;
add.s64 %rd458, %rd161, %rd1659;
ld.shared.u64 %rd459, [%rd458];
add.s64 %rd460, %rd161, %rd1660;
ld.shared.u64 %rd461, [%rd460];
st.shared.u64 [%rd458], %rd461;
st.shared.u64 [%rd460], %rd459;
add.s64 %rd463, %rd162, %rd450;
ld.shared.u8 %rs59, [%rd463];
add.s64 %rd464, %rd162, %rd454;
ld.shared.u8 %rs60, [%rd464];
st.shared.u8 [%rd463], %rs60;
st.shared.u8 [%rd464], %rs59;

BB18_79:
bar.sync 0;
ld.shared.u64 %rd49, [%rd241];
ld.shared.u64 %rd50, [%rd243];
setp.le.s64	%p65, %rd50, %rd49;
@%p65 bra BB18_81;

cvt.u64.u32	%rd470, %r41;
add.s64 %rd472, %rd162, %rd470;
ld.shared.u8 %rs61, [%rd472];
mov.u32 %r1364, 1;
setp.ne.s16	%p66, %rs61, 0;
@%p66 bra BB18_82;

BB18_81:
cvt.u64.u32	%rd473, %r212;
add.s64 %rd475, %rd162, %rd473;
ld.shared.u8 %rs62, [%rd475];
setp.eq.s16	%p67, %rs62, 0;
selp.u32	%r1364, 1, 0, %p67;

BB18_82:
bfe.u32 %r399, %r28, 4, 1;
setp.ne.s32	%p68, %r1364, %r399;
@%p68 bra BB18_84;

mul.wide.u32 %rd1658, %r41, 8;
cvt.u64.u32	%rd476, %r41;
st.shared.u64 [%rd243], %rd49;
cvt.u64.u32	%rd480, %r212;
st.shared.u64 [%rd241], %rd50;
add.s64 %rd484, %rd161, %rd1658;
ld.shared.u64 %rd485, [%rd484];
add.s64 %rd486, %rd161, %rd239;
ld.shared.u64 %rd487, [%rd486];
st.shared.u64 [%rd484], %rd487;
st.shared.u64 [%rd486], %rd485;
add.s64 %rd489, %rd162, %rd476;
ld.shared.u8 %rs63, [%rd489];
add.s64 %rd490, %rd162, %rd480;
ld.shared.u8 %rs64, [%rd490];
st.shared.u8 [%rd489], %rs64;
st.shared.u8 [%rd490], %rs63;

BB18_84:
bar.sync 0;
ld.shared.u64 %rd51, [%rd194];
ld.shared.u64 %rd52, [%rd196];
setp.le.s64	%p69, %rd52, %rd51;
@%p69 bra BB18_86;

cvt.u64.u32	%rd496, %r35;
add.s64 %rd498, %rd162, %rd496;
ld.shared.u8 %rs65, [%rd498];
mov.u32 %r1365, 1;
setp.ne.s16	%p70, %rs65, 0;
@%p70 bra BB18_87;

BB18_86:
cvt.u64.u32	%rd499, %r180;
add.s64 %rd501, %rd162, %rd499;
ld.shared.u8 %rs66, [%rd501];
setp.eq.s16	%p71, %rs66, 0;
selp.u32	%r1365, 1, 0, %p71;

BB18_87:
bfe.u32 %r421, %r28, 4, 1;
setp.ne.s32	%p72, %r1365, %r421;
@%p72 bra BB18_89;

mul.wide.u32 %rd1657, %r180, 8;
mul.wide.u32 %rd1656, %r35, 8;
cvt.u64.u32	%rd502, %r35;
st.shared.u64 [%rd196], %rd51;
cvt.u64.u32	%rd506, %r180;
st.shared.u64 [%rd194], %rd52;
add.s64 %rd510, %rd161, %rd1656;
ld.shared.u64 %rd511, [%rd510];
add.s64 %rd512, %rd161, %rd1657;
ld.shared.u64 %rd513, [%rd512];
st.shared.u64 [%rd510], %rd513;
st.shared.u64 [%rd512], %rd511;
add.s64 %rd515, %rd162, %rd502;
ld.shared.u8 %rs67, [%rd515];
add.s64 %rd516, %rd162, %rd506;
ld.shared.u8 %rs68, [%rd516];
st.shared.u8 [%rd515], %rs68;
st.shared.u8 [%rd516], %rs67;

BB18_89:
bar.sync 0;
ld.shared.u64 %rd53, [%rd174+8];
ld.shared.u64 %rd54, [%rd174];
setp.le.s64	%p73, %rd54, %rd53;
@%p73 bra BB18_91;

cvt.u64.u32	%rd520, %r30;
add.s64 %rd522, %rd162, %rd520;
ld.shared.u8 %rs69, [%rd522];
mov.u32 %r1366, 1;
setp.ne.s16	%p74, %rs69, 0;
@%p74 bra BB18_92;

BB18_91:
cvt.u64.u32	%rd523, %r30;
add.s64 %rd525, %rd162, %rd523;
ld.shared.u8 %rs70, [%rd525+1];
setp.eq.s16	%p75, %rs70, 0;
selp.u32	%r1366, 1, 0, %p75;

BB18_92:
bfe.u32 %r435, %r28, 4, 1;
setp.ne.s32	%p76, %r1366, %r435;
@%p76 bra BB18_94;

mul.wide.u32 %rd1655, %r30, 8;
cvt.u64.u32	%rd526, %r30;
st.shared.u64 [%rd174], %rd53;
st.shared.u64 [%rd174+8], %rd54;
add.s64 %rd531, %rd161, %rd1655;
ld.shared.u64 %rd532, [%rd531];
ld.shared.u64 %rd533, [%rd531+8];
st.shared.u64 [%rd531], %rd533;
st.shared.u64 [%rd531+8], %rd532;
add.s64 %rd535, %rd162, %rd526;
ld.shared.u8 %rs71, [%rd535];
ld.shared.u8 %rs72, [%rd535+1];
st.shared.u8 [%rd535], %rs72;
st.shared.u8 [%rd535+1], %rs71;

BB18_94:
bar.sync 0;
and.b32 %r438, %r28, 31;
sub.s32 %r71, %r30, %r438;
add.s32 %r440, %r71, 32;
mul.wide.u32 %rd536, %r440, 8;
add.s64 %rd538, %rd160, %rd536;
mul.wide.u32 %rd539, %r71, 8;
add.s64 %rd540, %rd160, %rd539;
ld.shared.u64 %rd55, [%rd538];
ld.shared.u64 %rd56, [%rd540];
setp.le.s64	%p77, %rd56, %rd55;
@%p77 bra BB18_96;

cvt.u64.u32	%rd541, %r71;
add.s64 %rd543, %rd162, %rd541;
ld.shared.u8 %rs73, [%rd543];
mov.u32 %r1367, 1;
setp.ne.s16	%p78, %rs73, 0;
@%p78 bra BB18_97;

BB18_96:
add.s32 %r1306, %r71, 32;
cvt.u64.u32	%rd544, %r1306;
add.s64 %rd546, %rd162, %rd544;
ld.shared.u8 %rs74, [%rd546];
setp.eq.s16	%p79, %rs74, 0;
selp.u32	%r1367, 1, 0, %p79;

BB18_97:
bfe.u32 %r452, %r28, 5, 1;
setp.ne.s32	%p80, %r1367, %r452;
@%p80 bra BB18_99;

mul.wide.u32 %rd1654, %r71, 8;
add.s32 %r1313, %r71, 32;
add.s64 %rd549, %rd161, %rd1654;
add.s64 %rd551, %rd161, %rd536;
cvt.u64.u32	%rd552, %r71;
st.shared.u64 [%rd540], %rd55;
cvt.u64.u32	%rd556, %r1313;
st.shared.u64 [%rd538], %rd56;
ld.shared.u64 %rd559, [%rd549];
ld.shared.u64 %rd560, [%rd551];
st.shared.u64 [%rd549], %rd560;
st.shared.u64 [%rd551], %rd559;
add.s64 %rd562, %rd162, %rd552;
ld.shared.u8 %rs75, [%rd562];
add.s64 %rd563, %rd162, %rd556;
ld.shared.u8 %rs76, [%rd563];
st.shared.u8 [%rd562], %rs76;
st.shared.u8 [%rd563], %rs75;

BB18_99:
bar.sync 0;
ld.shared.u64 %rd57, [%rd413];
ld.shared.u64 %rd58, [%rd415];
setp.le.s64	%p81, %rd58, %rd57;
@%p81 bra BB18_101;

cvt.u64.u32	%rd569, %r59;
add.s64 %rd571, %rd162, %rd569;
ld.shared.u8 %rs77, [%rd571];
mov.u32 %r1368, 1;
setp.ne.s16	%p82, %rs77, 0;
@%p82 bra BB18_102;

BB18_101:
add.s32 %r1307, %r59, 16;
cvt.u64.u32	%rd572, %r1307;
add.s64 %rd574, %rd162, %rd572;
ld.shared.u8 %rs78, [%rd574];
setp.eq.s16	%p83, %rs78, 0;
selp.u32	%r1368, 1, 0, %p83;

BB18_102:
bfe.u32 %r475, %r28, 5, 1;
setp.ne.s32	%p84, %r1368, %r475;
@%p84 bra BB18_104;

add.s32 %r1312, %r59, 16;
mul.wide.u32 %rd1653, %r1312, 8;
mul.wide.u32 %rd1652, %r59, 8;
cvt.u64.u32	%rd575, %r59;
st.shared.u64 [%rd415], %rd57;
cvt.u64.u32	%rd579, %r1312;
st.shared.u64 [%rd413], %rd58;
add.s64 %rd583, %rd161, %rd1652;
ld.shared.u64 %rd584, [%rd583];
add.s64 %rd585, %rd161, %rd1653;
ld.shared.u64 %rd586, [%rd585];
st.shared.u64 [%rd583], %rd586;
st.shared.u64 [%rd585], %rd584;
add.s64 %rd588, %rd162, %rd575;
ld.shared.u8 %rs79, [%rd588];
add.s64 %rd589, %rd162, %rd579;
ld.shared.u8 %rs80, [%rd589];
st.shared.u8 [%rd588], %rs80;
st.shared.u8 [%rd589], %rs79;

BB18_104:
bar.sync 0;
ld.shared.u64 %rd59, [%rd314];
ld.shared.u64 %rd60, [%rd316];
setp.le.s64	%p85, %rd60, %rd59;
@%p85 bra BB18_106;

cvt.u64.u32	%rd595, %r49;
add.s64 %rd597, %rd162, %rd595;
ld.shared.u8 %rs81, [%rd597];
mov.u32 %r1369, 1;
setp.ne.s16	%p86, %rs81, 0;
@%p86 bra BB18_107;

BB18_106:
add.s32 %r1316, %r49, 8;
cvt.u64.u32	%rd598, %r1316;
add.s64 %rd600, %rd162, %rd598;
ld.shared.u8 %rs82, [%rd600];
setp.eq.s16	%p87, %rs82, 0;
selp.u32	%r1369, 1, 0, %p87;

BB18_107:
bfe.u32 %r497, %r28, 5, 1;
setp.ne.s32	%p88, %r1369, %r497;
@%p88 bra BB18_109;

add.s32 %r1311, %r49, 8;
mul.wide.u32 %rd1651, %r1311, 8;
mul.wide.u32 %rd1650, %r49, 8;
cvt.u64.u32	%rd601, %r49;
st.shared.u64 [%rd316], %rd59;
cvt.u64.u32	%rd605, %r1311;
st.shared.u64 [%rd314], %rd60;
add.s64 %rd609, %rd161, %rd1650;
ld.shared.u64 %rd610, [%rd609];
add.s64 %rd611, %rd161, %rd1651;
ld.shared.u64 %rd612, [%rd611];
st.shared.u64 [%rd609], %rd612;
st.shared.u64 [%rd611], %rd610;
add.s64 %rd614, %rd162, %rd601;
ld.shared.u8 %rs83, [%rd614];
add.s64 %rd615, %rd162, %rd605;
ld.shared.u8 %rs84, [%rd615];
st.shared.u8 [%rd614], %rs84;
st.shared.u8 [%rd615], %rs83;

BB18_109:
bar.sync 0;
ld.shared.u64 %rd61, [%rd241];
ld.shared.u64 %rd62, [%rd243];
setp.le.s64	%p89, %rd62, %rd61;
@%p89 bra BB18_111;

cvt.u64.u32	%rd621, %r41;
add.s64 %rd623, %rd162, %rd621;
ld.shared.u8 %rs85, [%rd623];
mov.u32 %r1370, 1;
setp.ne.s16	%p90, %rs85, 0;
@%p90 bra BB18_112;

BB18_111:
add.s32 %r1308, %r41, 4;
cvt.u64.u32	%rd624, %r1308;
add.s64 %rd626, %rd162, %rd624;
ld.shared.u8 %rs86, [%rd626];
setp.eq.s16	%p91, %rs86, 0;
selp.u32	%r1370, 1, 0, %p91;

BB18_112:
bfe.u32 %r519, %r28, 5, 1;
setp.ne.s32	%p92, %r1370, %r519;
@%p92 bra BB18_114;

mul.wide.u32 %rd1649, %r41, 8;
add.s32 %r1310, %r41, 4;
cvt.u64.u32	%rd627, %r41;
st.shared.u64 [%rd243], %rd61;
cvt.u64.u32	%rd631, %r1310;
st.shared.u64 [%rd241], %rd62;
add.s64 %rd635, %rd161, %rd1649;
ld.shared.u64 %rd636, [%rd635];
add.s64 %rd637, %rd161, %rd239;
ld.shared.u64 %rd638, [%rd637];
st.shared.u64 [%rd635], %rd638;
st.shared.u64 [%rd637], %rd636;
add.s64 %rd640, %rd162, %rd627;
ld.shared.u8 %rs87, [%rd640];
add.s64 %rd641, %rd162, %rd631;
ld.shared.u8 %rs88, [%rd641];
st.shared.u8 [%rd640], %rs88;
st.shared.u8 [%rd641], %rs87;

BB18_114:
bar.sync 0;
ld.shared.u64 %rd63, [%rd194];
ld.shared.u64 %rd64, [%rd196];
setp.le.s64	%p93, %rd64, %rd63;
@%p93 bra BB18_116;

cvt.u64.u32	%rd647, %r35;
add.s64 %rd649, %rd162, %rd647;
ld.shared.u8 %rs89, [%rd649];
mov.u32 %r1371, 1;
setp.ne.s16	%p94, %rs89, 0;
@%p94 bra BB18_117;

BB18_116:
add.s32 %r1314, %r35, 2;
cvt.u64.u32	%rd650, %r1314;
add.s64 %rd652, %rd162, %rd650;
ld.shared.u8 %rs90, [%rd652];
setp.eq.s16	%p95, %rs90, 0;
selp.u32	%r1371, 1, 0, %p95;

BB18_117:
bfe.u32 %r541, %r28, 5, 1;
setp.ne.s32	%p96, %r1371, %r541;
@%p96 bra BB18_119;

add.s32 %r1309, %r35, 2;
mul.wide.u32 %rd1648, %r1309, 8;
mul.wide.u32 %rd1647, %r35, 8;
cvt.u64.u32	%rd653, %r35;
st.shared.u64 [%rd196], %rd63;
cvt.u64.u32	%rd657, %r1309;
st.shared.u64 [%rd194], %rd64;
add.s64 %rd661, %rd161, %rd1647;
ld.shared.u64 %rd662, [%rd661];
add.s64 %rd663, %rd161, %rd1648;
ld.shared.u64 %rd664, [%rd663];
st.shared.u64 [%rd661], %rd664;
st.shared.u64 [%rd663], %rd662;
add.s64 %rd666, %rd162, %rd653;
ld.shared.u8 %rs91, [%rd666];
add.s64 %rd667, %rd162, %rd657;
ld.shared.u8 %rs92, [%rd667];
st.shared.u8 [%rd666], %rs92;
st.shared.u8 [%rd667], %rs91;

BB18_119:
bar.sync 0;
ld.shared.u64 %rd65, [%rd174+8];
ld.shared.u64 %rd66, [%rd174];
setp.le.s64	%p97, %rd66, %rd65;
@%p97 bra BB18_121;

cvt.u64.u32	%rd671, %r30;
add.s64 %rd673, %rd162, %rd671;
ld.shared.u8 %rs93, [%rd673];
mov.u32 %r1372, 1;
setp.ne.s16	%p98, %rs93, 0;
@%p98 bra BB18_122;

BB18_121:
cvt.u64.u32	%rd674, %r30;
add.s64 %rd676, %rd162, %rd674;
ld.shared.u8 %rs94, [%rd676+1];
setp.eq.s16	%p99, %rs94, 0;
selp.u32	%r1372, 1, 0, %p99;

BB18_122:
bfe.u32 %r555, %r28, 5, 1;
setp.ne.s32	%p100, %r1372, %r555;
@%p100 bra BB18_124;

mul.wide.u32 %rd1646, %r30, 8;
cvt.u64.u32	%rd677, %r30;
st.shared.u64 [%rd174], %rd65;
st.shared.u64 [%rd174+8], %rd66;
add.s64 %rd682, %rd161, %rd1646;
ld.shared.u64 %rd683, [%rd682];
ld.shared.u64 %rd684, [%rd682+8];
st.shared.u64 [%rd682], %rd684;
st.shared.u64 [%rd682+8], %rd683;
add.s64 %rd686, %rd162, %rd677;
ld.shared.u8 %rs95, [%rd686];
ld.shared.u8 %rs96, [%rd686+1];
st.shared.u8 [%rd686], %rs96;
st.shared.u8 [%rd686+1], %rs95;

BB18_124:
bar.sync 0;
mov.u64 %rd1645, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r558, %r28, 63;
sub.s32 %r85, %r30, %r558;
add.s32 %r560, %r85, 64;
mul.wide.u32 %rd687, %r560, 8;
add.s64 %rd689, %rd1645, %rd687;
mul.wide.u32 %rd690, %r85, 8;
add.s64 %rd691, %rd1645, %rd690;
ld.shared.u64 %rd67, [%rd689];
ld.shared.u64 %rd68, [%rd691];
setp.le.s64	%p101, %rd68, %rd67;
@%p101 bra BB18_126;

cvt.u64.u32	%rd692, %r85;
add.s64 %rd694, %rd162, %rd692;
ld.shared.u8 %rs97, [%rd694];
mov.u32 %r1373, 1;
setp.ne.s16	%p102, %rs97, 0;
@%p102 bra BB18_127;

BB18_126:
add.s32 %r1322, %r85, 64;
cvt.u64.u32	%rd695, %r1322;
add.s64 %rd697, %rd162, %rd695;
ld.shared.u8 %rs98, [%rd697];
setp.eq.s16	%p103, %rs98, 0;
selp.u32	%r1373, 1, 0, %p103;

BB18_127:
bfe.u32 %r572, %r28, 6, 1;
setp.ne.s32	%p104, %r1373, %r572;
@%p104 bra BB18_129;

add.s32 %r1323, %r85, 64;
mul.wide.u32 %rd1667, %r1323, 8;
mul.wide.u32 %rd1641, %r85, 8;
add.s64 %rd700, %rd161, %rd1641;
add.s64 %rd702, %rd161, %rd1667;
cvt.u64.u32	%rd703, %r85;
st.shared.u64 [%rd691], %rd67;
cvt.u64.u32	%rd707, %r1323;
st.shared.u64 [%rd689], %rd68;
ld.shared.u64 %rd710, [%rd700];
ld.shared.u64 %rd711, [%rd702];
st.shared.u64 [%rd700], %rd711;
st.shared.u64 [%rd702], %rd710;
add.s64 %rd713, %rd162, %rd703;
ld.shared.u8 %rs99, [%rd713];
add.s64 %rd714, %rd162, %rd707;
ld.shared.u8 %rs100, [%rd714];
st.shared.u8 [%rd713], %rs100;
st.shared.u8 [%rd714], %rs99;

BB18_129:
bar.sync 0;
ld.shared.u64 %rd69, [%rd538];
ld.shared.u64 %rd70, [%rd540];
setp.le.s64	%p105, %rd70, %rd69;
@%p105 bra BB18_131;

cvt.u64.u32	%rd720, %r71;
add.s64 %rd722, %rd162, %rd720;
ld.shared.u8 %rs101, [%rd722];
mov.u32 %r1374, 1;
setp.ne.s16	%p106, %rs101, 0;
@%p106 bra BB18_132;

BB18_131:
add.s32 %r1292, %r71, 32;
cvt.u64.u32	%rd723, %r1292;
add.s64 %rd725, %rd162, %rd723;
ld.shared.u8 %rs102, [%rd725];
setp.eq.s16	%p107, %rs102, 0;
selp.u32	%r1374, 1, 0, %p107;

BB18_132:
bfe.u32 %r595, %r28, 6, 1;
setp.ne.s32	%p108, %r1374, %r595;
@%p108 bra BB18_134;

add.s32 %r1318, %r71, 32;
mul.wide.u32 %rd1662, %r1318, 8;
mul.wide.u32 %rd1640, %r71, 8;
add.s32 %r1299, %r71, 32;
cvt.u64.u32	%rd726, %r71;
st.shared.u64 [%rd540], %rd69;
cvt.u64.u32	%rd730, %r1299;
st.shared.u64 [%rd538], %rd70;
add.s64 %rd734, %rd161, %rd1640;
ld.shared.u64 %rd735, [%rd734];
add.s64 %rd736, %rd161, %rd1662;
ld.shared.u64 %rd737, [%rd736];
st.shared.u64 [%rd734], %rd737;
st.shared.u64 [%rd736], %rd735;
add.s64 %rd739, %rd162, %rd726;
ld.shared.u8 %rs103, [%rd739];
add.s64 %rd740, %rd162, %rd730;
ld.shared.u8 %rs104, [%rd740];
st.shared.u8 [%rd739], %rs104;
st.shared.u8 [%rd740], %rs103;

BB18_134:
bar.sync 0;
ld.shared.u64 %rd71, [%rd413];
ld.shared.u64 %rd72, [%rd415];
setp.le.s64	%p109, %rd72, %rd71;
@%p109 bra BB18_136;

cvt.u64.u32	%rd746, %r59;
add.s64 %rd748, %rd162, %rd746;
ld.shared.u8 %rs105, [%rd748];
mov.u32 %r1375, 1;
setp.ne.s16	%p110, %rs105, 0;
@%p110 bra BB18_137;

BB18_136:
add.s32 %r1293, %r59, 16;
cvt.u64.u32	%rd749, %r1293;
add.s64 %rd751, %rd162, %rd749;
ld.shared.u8 %rs106, [%rd751];
setp.eq.s16	%p111, %rs106, 0;
selp.u32	%r1375, 1, 0, %p111;

BB18_137:
bfe.u32 %r617, %r28, 6, 1;
setp.ne.s32	%p112, %r1375, %r617;
@%p112 bra BB18_139;

add.s32 %r1298, %r59, 16;
mul.wide.u32 %rd1639, %r1298, 8;
mul.wide.u32 %rd1638, %r59, 8;
cvt.u64.u32	%rd752, %r59;
st.shared.u64 [%rd415], %rd71;
cvt.u64.u32	%rd756, %r1298;
st.shared.u64 [%rd413], %rd72;
add.s64 %rd760, %rd161, %rd1638;
ld.shared.u64 %rd761, [%rd760];
add.s64 %rd762, %rd161, %rd1639;
ld.shared.u64 %rd763, [%rd762];
st.shared.u64 [%rd760], %rd763;
st.shared.u64 [%rd762], %rd761;
add.s64 %rd765, %rd162, %rd752;
ld.shared.u8 %rs107, [%rd765];
add.s64 %rd766, %rd162, %rd756;
ld.shared.u8 %rs108, [%rd766];
st.shared.u8 [%rd765], %rs108;
st.shared.u8 [%rd766], %rs107;

BB18_139:
bar.sync 0;
ld.shared.u64 %rd73, [%rd314];
ld.shared.u64 %rd74, [%rd316];
setp.le.s64	%p113, %rd74, %rd73;
@%p113 bra BB18_141;

cvt.u64.u32	%rd772, %r49;
add.s64 %rd774, %rd162, %rd772;
ld.shared.u8 %rs109, [%rd774];
mov.u32 %r1376, 1;
setp.ne.s16	%p114, %rs109, 0;
@%p114 bra BB18_142;

BB18_141:
add.s32 %r1317, %r49, 8;
cvt.u64.u32	%rd775, %r1317;
add.s64 %rd777, %rd162, %rd775;
ld.shared.u8 %rs110, [%rd777];
setp.eq.s16	%p115, %rs110, 0;
selp.u32	%r1376, 1, 0, %p115;

BB18_142:
bfe.u32 %r639, %r28, 6, 1;
setp.ne.s32	%p116, %r1376, %r639;
@%p116 bra BB18_144;

add.s32 %r1297, %r49, 8;
mul.wide.u32 %rd1637, %r1297, 8;
mul.wide.u32 %rd1636, %r49, 8;
cvt.u64.u32	%rd778, %r49;
st.shared.u64 [%rd316], %rd73;
cvt.u64.u32	%rd782, %r1297;
st.shared.u64 [%rd314], %rd74;
add.s64 %rd786, %rd161, %rd1636;
ld.shared.u64 %rd787, [%rd786];
add.s64 %rd788, %rd161, %rd1637;
ld.shared.u64 %rd789, [%rd788];
st.shared.u64 [%rd786], %rd789;
st.shared.u64 [%rd788], %rd787;
add.s64 %rd791, %rd162, %rd778;
ld.shared.u8 %rs111, [%rd791];
add.s64 %rd792, %rd162, %rd782;
ld.shared.u8 %rs112, [%rd792];
st.shared.u8 [%rd791], %rs112;
st.shared.u8 [%rd792], %rs111;

BB18_144:
bar.sync 0;
ld.shared.u64 %rd75, [%rd241];
ld.shared.u64 %rd76, [%rd243];
setp.le.s64	%p117, %rd76, %rd75;
@%p117 bra BB18_146;

cvt.u64.u32	%rd798, %r41;
add.s64 %rd800, %rd162, %rd798;
ld.shared.u8 %rs113, [%rd800];
mov.u32 %r1377, 1;
setp.ne.s16	%p118, %rs113, 0;
@%p118 bra BB18_147;

BB18_146:
add.s32 %r1294, %r41, 4;
cvt.u64.u32	%rd801, %r1294;
add.s64 %rd803, %rd162, %rd801;
ld.shared.u8 %rs114, [%rd803];
setp.eq.s16	%p119, %rs114, 0;
selp.u32	%r1377, 1, 0, %p119;

BB18_147:
bfe.u32 %r661, %r28, 6, 1;
setp.ne.s32	%p120, %r1377, %r661;
@%p120 bra BB18_149;

add.s32 %r1319, %r41, 4;
mul.wide.u32 %rd1663, %r1319, 8;
mul.wide.u32 %rd1635, %r41, 8;
add.s32 %r1296, %r41, 4;
cvt.u64.u32	%rd804, %r41;
st.shared.u64 [%rd243], %rd75;
cvt.u64.u32	%rd808, %r1296;
st.shared.u64 [%rd241], %rd76;
add.s64 %rd812, %rd161, %rd1635;
ld.shared.u64 %rd813, [%rd812];
add.s64 %rd814, %rd161, %rd1663;
ld.shared.u64 %rd815, [%rd814];
st.shared.u64 [%rd812], %rd815;
st.shared.u64 [%rd814], %rd813;
add.s64 %rd817, %rd162, %rd804;
ld.shared.u8 %rs115, [%rd817];
add.s64 %rd818, %rd162, %rd808;
ld.shared.u8 %rs116, [%rd818];
st.shared.u8 [%rd817], %rs116;
st.shared.u8 [%rd818], %rs115;

BB18_149:
bar.sync 0;
ld.shared.u64 %rd77, [%rd194];
ld.shared.u64 %rd78, [%rd196];
setp.le.s64	%p121, %rd78, %rd77;
@%p121 bra BB18_151;

cvt.u64.u32	%rd824, %r35;
add.s64 %rd826, %rd162, %rd824;
ld.shared.u8 %rs117, [%rd826];
mov.u32 %r1378, 1;
setp.ne.s16	%p122, %rs117, 0;
@%p122 bra BB18_152;

BB18_151:
add.s32 %r1315, %r35, 2;
cvt.u64.u32	%rd827, %r1315;
add.s64 %rd829, %rd162, %rd827;
ld.shared.u8 %rs118, [%rd829];
setp.eq.s16	%p123, %rs118, 0;
selp.u32	%r1378, 1, 0, %p123;

BB18_152:
bfe.u32 %r683, %r28, 6, 1;
setp.ne.s32	%p124, %r1378, %r683;
@%p124 bra BB18_154;

add.s32 %r1295, %r35, 2;
mul.wide.u32 %rd1634, %r1295, 8;
mul.wide.u32 %rd1633, %r35, 8;
cvt.u64.u32	%rd830, %r35;
st.shared.u64 [%rd196], %rd77;
cvt.u64.u32	%rd834, %r1295;
st.shared.u64 [%rd194], %rd78;
add.s64 %rd838, %rd161, %rd1633;
ld.shared.u64 %rd839, [%rd838];
add.s64 %rd840, %rd161, %rd1634;
ld.shared.u64 %rd841, [%rd840];
st.shared.u64 [%rd838], %rd841;
st.shared.u64 [%rd840], %rd839;
add.s64 %rd843, %rd162, %rd830;
ld.shared.u8 %rs119, [%rd843];
add.s64 %rd844, %rd162, %rd834;
ld.shared.u8 %rs120, [%rd844];
st.shared.u8 [%rd843], %rs120;
st.shared.u8 [%rd844], %rs119;

BB18_154:
bar.sync 0;
ld.shared.u64 %rd79, [%rd174+8];
ld.shared.u64 %rd80, [%rd174];
setp.le.s64	%p125, %rd80, %rd79;
@%p125 bra BB18_156;

cvt.u64.u32	%rd848, %r30;
add.s64 %rd850, %rd162, %rd848;
ld.shared.u8 %rs121, [%rd850];
mov.u32 %r1379, 1;
setp.ne.s16	%p126, %rs121, 0;
@%p126 bra BB18_157;

BB18_156:
cvt.u64.u32	%rd851, %r30;
add.s64 %rd853, %rd162, %rd851;
ld.shared.u8 %rs122, [%rd853+1];
setp.eq.s16	%p127, %rs122, 0;
selp.u32	%r1379, 1, 0, %p127;

BB18_157:
bfe.u32 %r697, %r28, 6, 1;
setp.ne.s32	%p128, %r1379, %r697;
@%p128 bra BB18_159;

mul.wide.u32 %rd1632, %r30, 8;
cvt.u64.u32	%rd854, %r30;
st.shared.u64 [%rd174], %rd79;
st.shared.u64 [%rd174+8], %rd80;
add.s64 %rd859, %rd161, %rd1632;
ld.shared.u64 %rd860, [%rd859];
ld.shared.u64 %rd861, [%rd859+8];
st.shared.u64 [%rd859], %rd861;
st.shared.u64 [%rd859+8], %rd860;
add.s64 %rd863, %rd162, %rd854;
ld.shared.u8 %rs123, [%rd863];
ld.shared.u8 %rs124, [%rd863+1];
st.shared.u8 [%rd863], %rs124;
st.shared.u8 [%rd863+1], %rs123;

BB18_159:
bar.sync 0;
mov.u64 %rd1631, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r700, %r28, 127;
sub.s32 %r101, %r30, %r700;
add.s32 %r702, %r101, 128;
mul.wide.u32 %rd864, %r702, 8;
add.s64 %rd866, %rd1631, %rd864;
mul.wide.u32 %rd867, %r101, 8;
add.s64 %rd868, %rd1631, %rd867;
ld.shared.u64 %rd81, [%rd866];
ld.shared.u64 %rd82, [%rd868];
setp.le.s64	%p129, %rd82, %rd81;
@%p129 bra BB18_161;

cvt.u64.u32	%rd869, %r101;
add.s64 %rd871, %rd162, %rd869;
ld.shared.u8 %rs125, [%rd871];
mov.u32 %r1380, 1;
setp.ne.s16	%p130, %rs125, 0;
@%p130 bra BB18_162;

BB18_161:
add.s32 %r1305, %r101, 128;
cvt.u64.u32	%rd872, %r1305;
add.s64 %rd874, %rd162, %rd872;
ld.shared.u8 %rs126, [%rd874];
setp.eq.s16	%p131, %rs126, 0;
selp.u32	%r1380, 1, 0, %p131;

BB18_162:
bfe.u32 %r714, %r28, 7, 1;
setp.ne.s32	%p132, %r1380, %r714;
@%p132 bra BB18_164;

add.s32 %r1304, %r101, 128;
mul.wide.u32 %rd1644, %r1304, 8;
mul.wide.u32 %rd1630, %r101, 8;
add.s64 %rd877, %rd161, %rd1630;
add.s64 %rd879, %rd161, %rd1644;
cvt.u64.u32	%rd880, %r101;
st.shared.u64 [%rd868], %rd81;
cvt.u64.u32	%rd884, %r1304;
st.shared.u64 [%rd866], %rd82;
ld.shared.u64 %rd887, [%rd877];
ld.shared.u64 %rd888, [%rd879];
st.shared.u64 [%rd877], %rd888;
st.shared.u64 [%rd879], %rd887;
add.s64 %rd890, %rd162, %rd880;
ld.shared.u8 %rs127, [%rd890];
add.s64 %rd891, %rd162, %rd884;
ld.shared.u8 %rs128, [%rd891];
st.shared.u8 [%rd890], %rs128;
st.shared.u8 [%rd891], %rs127;

BB18_164:
bar.sync 0;
ld.shared.u64 %rd83, [%rd689];
ld.shared.u64 %rd84, [%rd691];
setp.le.s64	%p133, %rd84, %rd83;
@%p133 bra BB18_166;

cvt.u64.u32	%rd897, %r85;
add.s64 %rd899, %rd162, %rd897;
ld.shared.u8 %rs129, [%rd899];
mov.u32 %r1381, 1;
setp.ne.s16	%p134, %rs129, 0;
@%p134 bra BB18_167;

BB18_166:
add.s32 %r1300, %r85, 64;
cvt.u64.u32	%rd900, %r1300;
add.s64 %rd902, %rd162, %rd900;
ld.shared.u8 %rs130, [%rd902];
setp.eq.s16	%p135, %rs130, 0;
selp.u32	%r1381, 1, 0, %p135;

BB18_167:
bfe.u32 %r737, %r28, 7, 1;
setp.ne.s32	%p136, %r1381, %r737;
@%p136 bra BB18_169;

add.s32 %r1303, %r85, 64;
mul.wide.u32 %rd1643, %r1303, 8;
mul.wide.u32 %rd1629, %r85, 8;
cvt.u64.u32	%rd903, %r85;
st.shared.u64 [%rd691], %rd83;
cvt.u64.u32	%rd907, %r1303;
st.shared.u64 [%rd689], %rd84;
add.s64 %rd911, %rd161, %rd1629;
ld.shared.u64 %rd912, [%rd911];
add.s64 %rd913, %rd161, %rd1643;
ld.shared.u64 %rd914, [%rd913];
st.shared.u64 [%rd911], %rd914;
st.shared.u64 [%rd913], %rd912;
add.s64 %rd916, %rd162, %rd903;
ld.shared.u8 %rs131, [%rd916];
add.s64 %rd917, %rd162, %rd907;
ld.shared.u8 %rs132, [%rd917];
st.shared.u8 [%rd916], %rs132;
st.shared.u8 [%rd917], %rs131;

BB18_169:
bar.sync 0;
ld.shared.u64 %rd85, [%rd538];
ld.shared.u64 %rd86, [%rd540];
setp.le.s64	%p137, %rd86, %rd85;
@%p137 bra BB18_171;

cvt.u64.u32	%rd923, %r71;
add.s64 %rd925, %rd162, %rd923;
ld.shared.u8 %rs133, [%rd925];
mov.u32 %r1382, 1;
setp.ne.s16	%p138, %rs133, 0;
@%p138 bra BB18_172;

BB18_171:
add.s32 %r1283, %r71, 32;
cvt.u64.u32	%rd926, %r1283;
add.s64 %rd928, %rd162, %rd926;
ld.shared.u8 %rs134, [%rd928];
setp.eq.s16	%p139, %rs134, 0;
selp.u32	%r1382, 1, 0, %p139;

BB18_172:
bfe.u32 %r759, %r28, 7, 1;
setp.ne.s32	%p140, %r1382, %r759;
@%p140 bra BB18_174;

add.s32 %r1291, %r71, 32;
mul.wide.u32 %rd1628, %r1291, 8;
mul.wide.u32 %rd1627, %r71, 8;
cvt.u64.u32	%rd929, %r71;
st.shared.u64 [%rd540], %rd85;
cvt.u64.u32	%rd933, %r1291;
st.shared.u64 [%rd538], %rd86;
add.s64 %rd937, %rd161, %rd1627;
ld.shared.u64 %rd938, [%rd937];
add.s64 %rd939, %rd161, %rd1628;
ld.shared.u64 %rd940, [%rd939];
st.shared.u64 [%rd937], %rd940;
st.shared.u64 [%rd939], %rd938;
add.s64 %rd942, %rd162, %rd929;
ld.shared.u8 %rs135, [%rd942];
add.s64 %rd943, %rd162, %rd933;
ld.shared.u8 %rs136, [%rd943];
st.shared.u8 [%rd942], %rs136;
st.shared.u8 [%rd943], %rs135;

BB18_174:
bar.sync 0;
ld.shared.u64 %rd87, [%rd413];
ld.shared.u64 %rd88, [%rd415];
setp.le.s64	%p141, %rd88, %rd87;
@%p141 bra BB18_176;

cvt.u64.u32	%rd949, %r59;
add.s64 %rd951, %rd162, %rd949;
ld.shared.u8 %rs137, [%rd951];
mov.u32 %r1383, 1;
setp.ne.s16	%p142, %rs137, 0;
@%p142 bra BB18_177;

BB18_176:
add.s32 %r1284, %r59, 16;
cvt.u64.u32	%rd952, %r1284;
add.s64 %rd954, %rd162, %rd952;
ld.shared.u8 %rs138, [%rd954];
setp.eq.s16	%p143, %rs138, 0;
selp.u32	%r1383, 1, 0, %p143;

BB18_177:
bfe.u32 %r781, %r28, 7, 1;
setp.ne.s32	%p144, %r1383, %r781;
@%p144 bra BB18_179;

add.s32 %r1290, %r59, 16;
mul.wide.u32 %rd1626, %r1290, 8;
mul.wide.u32 %rd1625, %r59, 8;
cvt.u64.u32	%rd955, %r59;
st.shared.u64 [%rd415], %rd87;
cvt.u64.u32	%rd959, %r1290;
st.shared.u64 [%rd413], %rd88;
add.s64 %rd963, %rd161, %rd1625;
ld.shared.u64 %rd964, [%rd963];
add.s64 %rd965, %rd161, %rd1626;
ld.shared.u64 %rd966, [%rd965];
st.shared.u64 [%rd963], %rd966;
st.shared.u64 [%rd965], %rd964;
add.s64 %rd968, %rd162, %rd955;
ld.shared.u8 %rs139, [%rd968];
add.s64 %rd969, %rd162, %rd959;
ld.shared.u8 %rs140, [%rd969];
st.shared.u8 [%rd968], %rs140;
st.shared.u8 [%rd969], %rs139;

BB18_179:
bar.sync 0;
ld.shared.u64 %rd89, [%rd314];
ld.shared.u64 %rd90, [%rd316];
setp.le.s64	%p145, %rd90, %rd89;
@%p145 bra BB18_181;

cvt.u64.u32	%rd975, %r49;
add.s64 %rd977, %rd162, %rd975;
ld.shared.u8 %rs141, [%rd977];
mov.u32 %r1384, 1;
setp.ne.s16	%p146, %rs141, 0;
@%p146 bra BB18_182;

BB18_181:
add.s32 %r1285, %r49, 8;
cvt.u64.u32	%rd978, %r1285;
add.s64 %rd980, %rd162, %rd978;
ld.shared.u8 %rs142, [%rd980];
setp.eq.s16	%p147, %rs142, 0;
selp.u32	%r1384, 1, 0, %p147;

BB18_182:
bfe.u32 %r803, %r28, 7, 1;
setp.ne.s32	%p148, %r1384, %r803;
@%p148 bra BB18_184;

add.s32 %r1289, %r49, 8;
mul.wide.u32 %rd1624, %r1289, 8;
mul.wide.u32 %rd1623, %r49, 8;
cvt.u64.u32	%rd981, %r49;
st.shared.u64 [%rd316], %rd89;
cvt.u64.u32	%rd985, %r1289;
st.shared.u64 [%rd314], %rd90;
add.s64 %rd989, %rd161, %rd1623;
ld.shared.u64 %rd990, [%rd989];
add.s64 %rd991, %rd161, %rd1624;
ld.shared.u64 %rd992, [%rd991];
st.shared.u64 [%rd989], %rd992;
st.shared.u64 [%rd991], %rd990;
add.s64 %rd994, %rd162, %rd981;
ld.shared.u8 %rs143, [%rd994];
add.s64 %rd995, %rd162, %rd985;
ld.shared.u8 %rs144, [%rd995];
st.shared.u8 [%rd994], %rs144;
st.shared.u8 [%rd995], %rs143;

BB18_184:
bar.sync 0;
ld.shared.u64 %rd91, [%rd241];
ld.shared.u64 %rd92, [%rd243];
setp.le.s64	%p149, %rd92, %rd91;
@%p149 bra BB18_186;

cvt.u64.u32	%rd1001, %r41;
add.s64 %rd1003, %rd162, %rd1001;
ld.shared.u8 %rs145, [%rd1003];
mov.u32 %r1385, 1;
setp.ne.s16	%p150, %rs145, 0;
@%p150 bra BB18_187;

BB18_186:
add.s32 %r1286, %r41, 4;
cvt.u64.u32	%rd1004, %r1286;
add.s64 %rd1006, %rd162, %rd1004;
ld.shared.u8 %rs146, [%rd1006];
setp.eq.s16	%p151, %rs146, 0;
selp.u32	%r1385, 1, 0, %p151;

BB18_187:
bfe.u32 %r825, %r28, 7, 1;
setp.ne.s32	%p152, %r1385, %r825;
@%p152 bra BB18_189;

add.s32 %r1302, %r41, 4;
mul.wide.u32 %rd1642, %r1302, 8;
mul.wide.u32 %rd1622, %r41, 8;
add.s32 %r1288, %r41, 4;
cvt.u64.u32	%rd1007, %r41;
st.shared.u64 [%rd243], %rd91;
cvt.u64.u32	%rd1011, %r1288;
st.shared.u64 [%rd241], %rd92;
add.s64 %rd1015, %rd161, %rd1622;
ld.shared.u64 %rd1016, [%rd1015];
add.s64 %rd1017, %rd161, %rd1642;
ld.shared.u64 %rd1018, [%rd1017];
st.shared.u64 [%rd1015], %rd1018;
st.shared.u64 [%rd1017], %rd1016;
add.s64 %rd1020, %rd162, %rd1007;
ld.shared.u8 %rs147, [%rd1020];
add.s64 %rd1021, %rd162, %rd1011;
ld.shared.u8 %rs148, [%rd1021];
st.shared.u8 [%rd1020], %rs148;
st.shared.u8 [%rd1021], %rs147;

BB18_189:
bar.sync 0;
ld.shared.u64 %rd93, [%rd194];
ld.shared.u64 %rd94, [%rd196];
setp.le.s64	%p153, %rd94, %rd93;
@%p153 bra BB18_191;

cvt.u64.u32	%rd1027, %r35;
add.s64 %rd1029, %rd162, %rd1027;
ld.shared.u8 %rs149, [%rd1029];
mov.u32 %r1386, 1;
setp.ne.s16	%p154, %rs149, 0;
@%p154 bra BB18_192;

BB18_191:
add.s32 %r1301, %r35, 2;
cvt.u64.u32	%rd1030, %r1301;
add.s64 %rd1032, %rd162, %rd1030;
ld.shared.u8 %rs150, [%rd1032];
setp.eq.s16	%p155, %rs150, 0;
selp.u32	%r1386, 1, 0, %p155;

BB18_192:
bfe.u32 %r847, %r28, 7, 1;
setp.ne.s32	%p156, %r1386, %r847;
@%p156 bra BB18_194;

add.s32 %r1287, %r35, 2;
mul.wide.u32 %rd1621, %r1287, 8;
mul.wide.u32 %rd1620, %r35, 8;
cvt.u64.u32	%rd1033, %r35;
st.shared.u64 [%rd196], %rd93;
cvt.u64.u32	%rd1037, %r1287;
st.shared.u64 [%rd194], %rd94;
add.s64 %rd1041, %rd161, %rd1620;
ld.shared.u64 %rd1042, [%rd1041];
add.s64 %rd1043, %rd161, %rd1621;
ld.shared.u64 %rd1044, [%rd1043];
st.shared.u64 [%rd1041], %rd1044;
st.shared.u64 [%rd1043], %rd1042;
add.s64 %rd1046, %rd162, %rd1033;
ld.shared.u8 %rs151, [%rd1046];
add.s64 %rd1047, %rd162, %rd1037;
ld.shared.u8 %rs152, [%rd1047];
st.shared.u8 [%rd1046], %rs152;
st.shared.u8 [%rd1047], %rs151;

BB18_194:
bar.sync 0;
ld.shared.u64 %rd95, [%rd174+8];
ld.shared.u64 %rd96, [%rd174];
setp.le.s64	%p157, %rd96, %rd95;
@%p157 bra BB18_196;

cvt.u64.u32	%rd1051, %r30;
add.s64 %rd1053, %rd162, %rd1051;
ld.shared.u8 %rs153, [%rd1053];
mov.u32 %r1387, 1;
setp.ne.s16	%p158, %rs153, 0;
@%p158 bra BB18_197;

BB18_196:
cvt.u64.u32	%rd1054, %r30;
add.s64 %rd1056, %rd162, %rd1054;
ld.shared.u8 %rs154, [%rd1056+1];
setp.eq.s16	%p159, %rs154, 0;
selp.u32	%r1387, 1, 0, %p159;

BB18_197:
bfe.u32 %r861, %r28, 7, 1;
setp.ne.s32	%p160, %r1387, %r861;
@%p160 bra BB18_199;

mul.wide.u32 %rd1619, %r30, 8;
cvt.u64.u32	%rd1057, %r30;
st.shared.u64 [%rd174], %rd95;
st.shared.u64 [%rd174+8], %rd96;
add.s64 %rd1062, %rd161, %rd1619;
ld.shared.u64 %rd1063, [%rd1062];
ld.shared.u64 %rd1064, [%rd1062+8];
st.shared.u64 [%rd1062], %rd1064;
st.shared.u64 [%rd1062+8], %rd1063;
add.s64 %rd1066, %rd162, %rd1057;
ld.shared.u8 %rs155, [%rd1066];
ld.shared.u8 %rs156, [%rd1066+1];
st.shared.u8 [%rd1066], %rs156;
st.shared.u8 [%rd1066+1], %rs155;

BB18_199:
bar.sync 0;
mov.u64 %rd1618, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r864, %r28, 255;
sub.s32 %r119, %r30, %r864;
add.s32 %r866, %r119, 256;
mul.wide.u32 %rd1067, %r866, 8;
add.s64 %rd1069, %rd1618, %rd1067;
mul.wide.u32 %rd1070, %r119, 8;
add.s64 %rd1071, %rd1618, %rd1070;
ld.shared.u64 %rd97, [%rd1069];
ld.shared.u64 %rd98, [%rd1071];
setp.le.s64	%p161, %rd98, %rd97;
@%p161 bra BB18_201;

cvt.u64.u32	%rd1072, %r119;
add.s64 %rd1074, %rd162, %rd1072;
ld.shared.u8 %rs157, [%rd1074];
mov.u32 %r1388, 1;
setp.ne.s16	%p162, %rs157, 0;
@%p162 bra BB18_202;

BB18_201:
add.s32 %r1320, %r119, 256;
cvt.u64.u32	%rd1075, %r1320;
add.s64 %rd1077, %rd162, %rd1075;
ld.shared.u8 %rs158, [%rd1077];
setp.eq.s16	%p163, %rs158, 0;
selp.u32	%r1388, 1, 0, %p163;

BB18_202:
mov.u32 %r1330, %tid.x;
bfe.u32 %r878, %r1330, 8, 1;
setp.ne.s32	%p164, %r1388, %r878;
@%p164 bra BB18_204;

mul.wide.u32 %rd1679, %r119, 8;
mov.u64 %rd1678, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1677, %rd1678, %rd1679;
add.s32 %r1321, %r119, 256;
mul.wide.u32 %rd1664, %r1321, 8;
mul.wide.u32 %rd1609, %r119, 8;
add.s64 %rd1080, %rd161, %rd1609;
add.s64 %rd1082, %rd161, %rd1664;
cvt.u64.u32	%rd1083, %r119;
st.shared.u64 [%rd1677], %rd97;
cvt.u64.u32	%rd1087, %r1321;
st.shared.u64 [%rd1069], %rd98;
ld.shared.u64 %rd1090, [%rd1080];
ld.shared.u64 %rd1091, [%rd1082];
st.shared.u64 [%rd1080], %rd1091;
st.shared.u64 [%rd1082], %rd1090;
add.s64 %rd1093, %rd162, %rd1083;
ld.shared.u8 %rs159, [%rd1093];
add.s64 %rd1094, %rd162, %rd1087;
ld.shared.u8 %rs160, [%rd1094];
st.shared.u8 [%rd1093], %rs160;
st.shared.u8 [%rd1094], %rs159;

BB18_204:
bar.sync 0;
ld.shared.u64 %rd99, [%rd866];
ld.shared.u64 %rd100, [%rd868];
setp.le.s64	%p165, %rd100, %rd99;
@%p165 bra BB18_206;

cvt.u64.u32	%rd1100, %r101;
add.s64 %rd1102, %rd162, %rd1100;
ld.shared.u8 %rs161, [%rd1102];
mov.u32 %r1389, 1;
setp.ne.s16	%p166, %rs161, 0;
@%p166 bra BB18_207;

BB18_206:
add.s32 %r1275, %r101, 128;
cvt.u64.u32	%rd1103, %r1275;
add.s64 %rd1105, %rd162, %rd1103;
ld.shared.u8 %rs162, [%rd1105];
setp.eq.s16	%p167, %rs162, 0;
selp.u32	%r1389, 1, 0, %p167;

BB18_207:
mov.u32 %r1331, %tid.x;
bfe.u32 %r901, %r1331, 8, 1;
setp.ne.s32	%p168, %r1389, %r901;
@%p168 bra BB18_209;

add.s32 %r1277, %r101, 128;
mul.wide.u32 %rd1613, %r1277, 8;
mul.wide.u32 %rd1608, %r101, 8;
cvt.u64.u32	%rd1106, %r101;
st.shared.u64 [%rd868], %rd99;
cvt.u64.u32	%rd1110, %r1277;
st.shared.u64 [%rd866], %rd100;
add.s64 %rd1114, %rd161, %rd1608;
ld.shared.u64 %rd1115, [%rd1114];
add.s64 %rd1116, %rd161, %rd1613;
ld.shared.u64 %rd1117, [%rd1116];
st.shared.u64 [%rd1114], %rd1117;
st.shared.u64 [%rd1116], %rd1115;
add.s64 %rd1119, %rd162, %rd1106;
ld.shared.u8 %rs163, [%rd1119];
add.s64 %rd1120, %rd162, %rd1110;
ld.shared.u8 %rs164, [%rd1120];
st.shared.u8 [%rd1119], %rs164;
st.shared.u8 [%rd1120], %rs163;

BB18_209:
bar.sync 0;
ld.shared.u64 %rd101, [%rd689];
ld.shared.u64 %rd102, [%rd691];
setp.le.s64	%p169, %rd102, %rd101;
@%p169 bra BB18_211;

cvt.u64.u32	%rd1126, %r85;
add.s64 %rd1128, %rd162, %rd1126;
ld.shared.u8 %rs165, [%rd1128];
mov.u32 %r1390, 1;
setp.ne.s16	%p170, %rs165, 0;
@%p170 bra BB18_212;

BB18_211:
add.s32 %r1263, %r85, 64;
cvt.u64.u32	%rd1129, %r1263;
add.s64 %rd1131, %rd162, %rd1129;
ld.shared.u8 %rs166, [%rd1131];
setp.eq.s16	%p171, %rs166, 0;
selp.u32	%r1390, 1, 0, %p171;

BB18_212:
mov.u32 %r1327, %tid.x;
bfe.u32 %r923, %r1327, 8, 1;
setp.ne.s32	%p172, %r1390, %r923;
@%p172 bra BB18_214;

add.s32 %r1274, %r85, 64;
mul.wide.u32 %rd1607, %r1274, 8;
mul.wide.u32 %rd1606, %r85, 8;
cvt.u64.u32	%rd1132, %r85;
st.shared.u64 [%rd691], %rd101;
cvt.u64.u32	%rd1136, %r1274;
st.shared.u64 [%rd689], %rd102;
add.s64 %rd1140, %rd161, %rd1606;
ld.shared.u64 %rd1141, [%rd1140];
add.s64 %rd1142, %rd161, %rd1607;
ld.shared.u64 %rd1143, [%rd1142];
st.shared.u64 [%rd1140], %rd1143;
st.shared.u64 [%rd1142], %rd1141;
add.s64 %rd1145, %rd162, %rd1132;
ld.shared.u8 %rs167, [%rd1145];
add.s64 %rd1146, %rd162, %rd1136;
ld.shared.u8 %rs168, [%rd1146];
st.shared.u8 [%rd1145], %rs168;
st.shared.u8 [%rd1146], %rs167;

BB18_214:
bar.sync 0;
ld.shared.u64 %rd103, [%rd538];
ld.shared.u64 %rd104, [%rd540];
setp.le.s64	%p173, %rd104, %rd103;
@%p173 bra BB18_216;

cvt.u64.u32	%rd1152, %r71;
add.s64 %rd1154, %rd162, %rd1152;
ld.shared.u8 %rs169, [%rd1154];
mov.u32 %r1391, 1;
setp.ne.s16	%p174, %rs169, 0;
@%p174 bra BB18_217;

BB18_216:
add.s32 %r1264, %r71, 32;
cvt.u64.u32	%rd1155, %r1264;
add.s64 %rd1157, %rd162, %rd1155;
ld.shared.u8 %rs170, [%rd1157];
setp.eq.s16	%p175, %rs170, 0;
selp.u32	%r1391, 1, 0, %p175;

BB18_217:
mov.u32 %r1328, %tid.x;
bfe.u32 %r945, %r1328, 8, 1;
setp.ne.s32	%p176, %r1391, %r945;
@%p176 bra BB18_219;

add.s32 %r1273, %r71, 32;
mul.wide.u32 %rd1605, %r1273, 8;
mul.wide.u32 %rd1604, %r71, 8;
cvt.u64.u32	%rd1158, %r71;
st.shared.u64 [%rd540], %rd103;
cvt.u64.u32	%rd1162, %r1273;
st.shared.u64 [%rd538], %rd104;
add.s64 %rd1166, %rd161, %rd1604;
ld.shared.u64 %rd1167, [%rd1166];
add.s64 %rd1168, %rd161, %rd1605;
ld.shared.u64 %rd1169, [%rd1168];
st.shared.u64 [%rd1166], %rd1169;
st.shared.u64 [%rd1168], %rd1167;
add.s64 %rd1171, %rd162, %rd1158;
ld.shared.u8 %rs171, [%rd1171];
add.s64 %rd1172, %rd162, %rd1162;
ld.shared.u8 %rs172, [%rd1172];
st.shared.u8 [%rd1171], %rs172;
st.shared.u8 [%rd1172], %rs171;

BB18_219:
bar.sync 0;
ld.shared.u64 %rd105, [%rd413];
ld.shared.u64 %rd106, [%rd415];
setp.le.s64	%p177, %rd106, %rd105;
@%p177 bra BB18_221;

cvt.u64.u32	%rd1178, %r59;
add.s64 %rd1180, %rd162, %rd1178;
ld.shared.u8 %rs173, [%rd1180];
mov.u32 %r1392, 1;
setp.ne.s16	%p178, %rs173, 0;
@%p178 bra BB18_222;

BB18_221:
add.s32 %r1265, %r59, 16;
cvt.u64.u32	%rd1181, %r1265;
add.s64 %rd1183, %rd162, %rd1181;
ld.shared.u8 %rs174, [%rd1183];
setp.eq.s16	%p179, %rs174, 0;
selp.u32	%r1392, 1, 0, %p179;

BB18_222:
mov.u32 %r1329, %tid.x;
bfe.u32 %r967, %r1329, 8, 1;
setp.ne.s32	%p180, %r1392, %r967;
@%p180 bra BB18_224;

add.s32 %r1272, %r59, 16;
mul.wide.u32 %rd1603, %r1272, 8;
mul.wide.u32 %rd1602, %r59, 8;
cvt.u64.u32	%rd1184, %r59;
st.shared.u64 [%rd415], %rd105;
cvt.u64.u32	%rd1188, %r1272;
st.shared.u64 [%rd413], %rd106;
add.s64 %rd1192, %rd161, %rd1602;
ld.shared.u64 %rd1193, [%rd1192];
add.s64 %rd1194, %rd161, %rd1603;
ld.shared.u64 %rd1195, [%rd1194];
st.shared.u64 [%rd1192], %rd1195;
st.shared.u64 [%rd1194], %rd1193;
add.s64 %rd1197, %rd162, %rd1184;
ld.shared.u8 %rs175, [%rd1197];
add.s64 %rd1198, %rd162, %rd1188;
ld.shared.u8 %rs176, [%rd1198];
st.shared.u8 [%rd1197], %rs176;
st.shared.u8 [%rd1198], %rs175;

BB18_224:
bar.sync 0;
ld.shared.u64 %rd107, [%rd314];
ld.shared.u64 %rd108, [%rd316];
setp.le.s64	%p181, %rd108, %rd107;
@%p181 bra BB18_226;

cvt.u64.u32	%rd1204, %r49;
add.s64 %rd1206, %rd162, %rd1204;
ld.shared.u8 %rs177, [%rd1206];
mov.u32 %r1393, 1;
setp.ne.s16	%p182, %rs177, 0;
@%p182 bra BB18_227;

BB18_226:
add.s32 %r1266, %r49, 8;
cvt.u64.u32	%rd1207, %r1266;
add.s64 %rd1209, %rd162, %rd1207;
ld.shared.u8 %rs178, [%rd1209];
setp.eq.s16	%p183, %rs178, 0;
selp.u32	%r1393, 1, 0, %p183;

BB18_227:
mov.u32 %r1324, %tid.x;
bfe.u32 %r989, %r1324, 8, 1;
setp.ne.s32	%p184, %r1393, %r989;
@%p184 bra BB18_229;

add.s32 %r1271, %r49, 8;
mul.wide.u32 %rd1601, %r1271, 8;
mul.wide.u32 %rd1600, %r49, 8;
cvt.u64.u32	%rd1210, %r49;
st.shared.u64 [%rd316], %rd107;
cvt.u64.u32	%rd1214, %r1271;
st.shared.u64 [%rd314], %rd108;
add.s64 %rd1218, %rd161, %rd1600;
ld.shared.u64 %rd1219, [%rd1218];
add.s64 %rd1220, %rd161, %rd1601;
ld.shared.u64 %rd1221, [%rd1220];
st.shared.u64 [%rd1218], %rd1221;
st.shared.u64 [%rd1220], %rd1219;
add.s64 %rd1223, %rd162, %rd1210;
ld.shared.u8 %rs179, [%rd1223];
add.s64 %rd1224, %rd162, %rd1214;
ld.shared.u8 %rs180, [%rd1224];
st.shared.u8 [%rd1223], %rs180;
st.shared.u8 [%rd1224], %rs179;

BB18_229:
bar.sync 0;
ld.shared.u64 %rd109, [%rd241];
ld.shared.u64 %rd110, [%rd243];
setp.le.s64	%p185, %rd110, %rd109;
@%p185 bra BB18_231;

cvt.u64.u32	%rd1230, %r41;
add.s64 %rd1232, %rd162, %rd1230;
ld.shared.u8 %rs181, [%rd1232];
mov.u32 %r1394, 1;
setp.ne.s16	%p186, %rs181, 0;
@%p186 bra BB18_232;

BB18_231:
add.s32 %r1267, %r41, 4;
cvt.u64.u32	%rd1233, %r1267;
add.s64 %rd1235, %rd162, %rd1233;
ld.shared.u8 %rs182, [%rd1235];
setp.eq.s16	%p187, %rs182, 0;
selp.u32	%r1394, 1, 0, %p187;

BB18_232:
mov.u32 %r1325, %tid.x;
bfe.u32 %r1011, %r1325, 8, 1;
setp.ne.s32	%p188, %r1394, %r1011;
@%p188 bra BB18_234;

add.s32 %r1276, %r41, 4;
mul.wide.u32 %rd1612, %r1276, 8;
mul.wide.u32 %rd1599, %r41, 8;
add.s32 %r1270, %r41, 4;
cvt.u64.u32	%rd1236, %r41;
st.shared.u64 [%rd243], %rd109;
cvt.u64.u32	%rd1240, %r1270;
st.shared.u64 [%rd241], %rd110;
add.s64 %rd1244, %rd161, %rd1599;
ld.shared.u64 %rd1245, [%rd1244];
add.s64 %rd1246, %rd161, %rd1612;
ld.shared.u64 %rd1247, [%rd1246];
st.shared.u64 [%rd1244], %rd1247;
st.shared.u64 [%rd1246], %rd1245;
add.s64 %rd1249, %rd162, %rd1236;
ld.shared.u8 %rs183, [%rd1249];
add.s64 %rd1250, %rd162, %rd1240;
ld.shared.u8 %rs184, [%rd1250];
st.shared.u8 [%rd1249], %rs184;
st.shared.u8 [%rd1250], %rs183;

BB18_234:
bar.sync 0;
ld.shared.u64 %rd111, [%rd194];
ld.shared.u64 %rd112, [%rd196];
setp.le.s64	%p189, %rd112, %rd111;
@%p189 bra BB18_236;

cvt.u64.u32	%rd1256, %r35;
add.s64 %rd1258, %rd162, %rd1256;
ld.shared.u8 %rs185, [%rd1258];
mov.u32 %r1395, 1;
setp.ne.s16	%p190, %rs185, 0;
@%p190 bra BB18_237;

BB18_236:
add.s32 %r1268, %r35, 2;
cvt.u64.u32	%rd1259, %r1268;
add.s64 %rd1261, %rd162, %rd1259;
ld.shared.u8 %rs186, [%rd1261];
setp.eq.s16	%p191, %rs186, 0;
selp.u32	%r1395, 1, 0, %p191;

BB18_237:
mov.u32 %r1326, %tid.x;
bfe.u32 %r1033, %r1326, 8, 1;
setp.ne.s32	%p192, %r1395, %r1033;
@%p192 bra BB18_239;

add.s32 %r1269, %r35, 2;
mul.wide.u32 %rd1598, %r1269, 8;
mul.wide.u32 %rd1597, %r35, 8;
cvt.u64.u32	%rd1262, %r35;
st.shared.u64 [%rd196], %rd111;
cvt.u64.u32	%rd1266, %r1269;
st.shared.u64 [%rd194], %rd112;
add.s64 %rd1270, %rd161, %rd1597;
ld.shared.u64 %rd1271, [%rd1270];
add.s64 %rd1272, %rd161, %rd1598;
ld.shared.u64 %rd1273, [%rd1272];
st.shared.u64 [%rd1270], %rd1273;
st.shared.u64 [%rd1272], %rd1271;
add.s64 %rd1275, %rd162, %rd1262;
ld.shared.u8 %rs187, [%rd1275];
add.s64 %rd1276, %rd162, %rd1266;
ld.shared.u8 %rs188, [%rd1276];
st.shared.u8 [%rd1275], %rs188;
st.shared.u8 [%rd1276], %rs187;

BB18_239:
bar.sync 0;
ld.shared.u64 %rd113, [%rd174+8];
ld.shared.u64 %rd114, [%rd174];
setp.le.s64	%p193, %rd114, %rd113;
@%p193 bra BB18_241;

cvt.u64.u32	%rd1280, %r30;
add.s64 %rd1282, %rd162, %rd1280;
ld.shared.u8 %rs189, [%rd1282];
mov.u32 %r1396, 1;
setp.ne.s16	%p194, %rs189, 0;
@%p194 bra BB18_242;

BB18_241:
cvt.u64.u32	%rd1283, %r30;
add.s64 %rd1285, %rd162, %rd1283;
ld.shared.u8 %rs190, [%rd1285+1];
setp.eq.s16	%p195, %rs190, 0;
selp.u32	%r1396, 1, 0, %p195;

BB18_242:
mov.u32 %r1278, %tid.x;
bfe.u32 %r1047, %r1278, 8, 1;
setp.ne.s32	%p196, %r1396, %r1047;
@%p196 bra BB18_244;

mul.wide.u32 %rd1611, %r30, 8;
cvt.u64.u32	%rd1286, %r30;
st.shared.u64 [%rd174], %rd113;
st.shared.u64 [%rd174+8], %rd114;
add.s64 %rd1291, %rd161, %rd1611;
ld.shared.u64 %rd1292, [%rd1291];
ld.shared.u64 %rd1293, [%rd1291+8];
st.shared.u64 [%rd1291], %rd1293;
st.shared.u64 [%rd1291+8], %rd1292;
add.s64 %rd1295, %rd162, %rd1286;
ld.shared.u8 %rs191, [%rd1295];
ld.shared.u8 %rs192, [%rd1295+1];
st.shared.u8 [%rd1295], %rs192;
st.shared.u8 [%rd1295+1], %rs191;

BB18_244:
bar.sync 0;
mov.u32 %r1279, %tid.x;
mov.u64 %rd1596, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r1050, %r1279, 511;
sub.s32 %r1051, %r30, %r1050;
add.s32 %r1052, %r1051, 512;
mul.wide.u32 %rd1296, %r1052, 8;
add.s64 %rd1298, %rd1596, %rd1296;
mul.wide.u32 %rd1299, %r1051, 8;
add.s64 %rd1300, %rd1596, %rd1299;
ld.shared.u64 %rd115, [%rd1298];
ld.shared.u64 %rd116, [%rd1300];
setp.le.s64	%p197, %rd116, %rd115;
@%p197 bra BB18_246;

cvt.u64.u32	%rd1301, %r1051;
add.s64 %rd1303, %rd162, %rd1301;
ld.shared.u8 %rs193, [%rd1303];
setp.ne.s16	%p198, %rs193, 0;
@%p198 bra BB18_248;

BB18_246:
add.s32 %r1281, %r1051, 512;
cvt.u64.u32	%rd1304, %r1281;
add.s64 %rd1306, %rd162, %rd1304;
ld.shared.u8 %rs1, [%rd1306];
setp.eq.s16	%p199, %rs1, 0;
@%p199 bra BB18_248;

mul.wide.u32 %rd1670, %r1052, 8;
mov.u64 %rd1669, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1668, %rd1669, %rd1670;
mul.wide.u32 %rd1617, %r1051, 8;
mov.u64 %rd1616, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1615, %rd1616, %rd1617;
add.s32 %r1282, %r1051, 512;
mul.wide.u32 %rd1580, %r1282, 8;
mul.wide.u32 %rd1579, %r1051, 8;
cvt.u64.u32	%rd1307, %r1051;
st.shared.u64 [%rd1615], %rd115;
st.shared.u64 [%rd1668], %rd116;
add.s64 %rd1315, %rd161, %rd1579;
ld.shared.u64 %rd1316, [%rd1315];
add.s64 %rd1317, %rd161, %rd1580;
ld.shared.u64 %rd1318, [%rd1317];
st.shared.u64 [%rd1315], %rd1318;
st.shared.u64 [%rd1317], %rd1316;
add.s64 %rd1320, %rd162, %rd1307;
ld.shared.u8 %rs194, [%rd1320];
st.shared.u8 [%rd1320], %rs1;
st.shared.u8 [%rd1306], %rs194;

BB18_248:
bar.sync 0;
mul.wide.u32 %rd1676, %r119, 8;
mov.u64 %rd1675, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1674, %rd1675, %rd1676;
ld.shared.u64 %rd117, [%rd1069];
ld.shared.u64 %rd118, [%rd1674];
setp.le.s64	%p200, %rd118, %rd117;
@%p200 bra BB18_250;

cvt.u64.u32	%rd1327, %r119;
add.s64 %rd1329, %rd162, %rd1327;
ld.shared.u8 %rs195, [%rd1329];
setp.ne.s16	%p201, %rs195, 0;
@%p201 bra BB18_252;

BB18_250:
add.s32 %r1237, %r119, 256;
cvt.u64.u32	%rd1330, %r1237;
add.s64 %rd1332, %rd162, %rd1330;
ld.shared.u8 %rs2, [%rd1332];
setp.eq.s16	%p202, %rs2, 0;
@%p202 bra BB18_252;

mul.wide.u32 %rd1673, %r119, 8;
mov.u64 %rd1672, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1671, %rd1672, %rd1673;
mul.wide.u32 %rd1614, %r866, 8;
mul.wide.u32 %rd1581, %r119, 8;
cvt.u64.u32	%rd1333, %r119;
st.shared.u64 [%rd1671], %rd117;
st.shared.u64 [%rd1069], %rd118;
add.s64 %rd1341, %rd161, %rd1581;
ld.shared.u64 %rd1342, [%rd1341];
add.s64 %rd1343, %rd161, %rd1614;
ld.shared.u64 %rd1344, [%rd1343];
st.shared.u64 [%rd1341], %rd1344;
st.shared.u64 [%rd1343], %rd1342;
add.s64 %rd1346, %rd162, %rd1333;
ld.shared.u8 %rs196, [%rd1346];
st.shared.u8 [%rd1346], %rs2;
st.shared.u8 [%rd1332], %rs196;

BB18_252:
bar.sync 0;
ld.shared.u64 %rd119, [%rd866];
ld.shared.u64 %rd120, [%rd868];
setp.le.s64	%p203, %rd120, %rd119;
@%p203 bra BB18_254;

cvt.u64.u32	%rd1353, %r101;
add.s64 %rd1355, %rd162, %rd1353;
ld.shared.u8 %rs197, [%rd1355];
setp.ne.s16	%p204, %rs197, 0;
@%p204 bra BB18_256;

BB18_254:
add.s32 %r1238, %r101, 128;
cvt.u64.u32	%rd1356, %r1238;
add.s64 %rd1358, %rd162, %rd1356;
ld.shared.u8 %rs3, [%rd1358];
setp.eq.s16	%p205, %rs3, 0;
@%p205 bra BB18_256;

add.s32 %r1239, %r101, 128;
mul.wide.u32 %rd1583, %r1239, 8;
mul.wide.u32 %rd1582, %r101, 8;
cvt.u64.u32	%rd1359, %r101;
st.shared.u64 [%rd868], %rd119;
st.shared.u64 [%rd866], %rd120;
add.s64 %rd1367, %rd161, %rd1582;
ld.shared.u64 %rd1368, [%rd1367];
add.s64 %rd1369, %rd161, %rd1583;
ld.shared.u64 %rd1370, [%rd1369];
st.shared.u64 [%rd1367], %rd1370;
st.shared.u64 [%rd1369], %rd1368;
add.s64 %rd1372, %rd162, %rd1359;
ld.shared.u8 %rs198, [%rd1372];
st.shared.u8 [%rd1372], %rs3;
st.shared.u8 [%rd1358], %rs198;

BB18_256:
bar.sync 0;
ld.shared.u64 %rd121, [%rd689];
ld.shared.u64 %rd122, [%rd691];
setp.le.s64	%p206, %rd122, %rd121;
@%p206 bra BB18_258;

cvt.u64.u32	%rd1379, %r85;
add.s64 %rd1381, %rd162, %rd1379;
ld.shared.u8 %rs199, [%rd1381];
setp.ne.s16	%p207, %rs199, 0;
@%p207 bra BB18_260;

BB18_258:
add.s32 %r1240, %r85, 64;
cvt.u64.u32	%rd1382, %r1240;
add.s64 %rd1384, %rd162, %rd1382;
ld.shared.u8 %rs4, [%rd1384];
setp.eq.s16	%p208, %rs4, 0;
@%p208 bra BB18_260;

add.s32 %r1241, %r85, 64;
mul.wide.u32 %rd1585, %r1241, 8;
mul.wide.u32 %rd1584, %r85, 8;
cvt.u64.u32	%rd1385, %r85;
st.shared.u64 [%rd691], %rd121;
st.shared.u64 [%rd689], %rd122;
add.s64 %rd1393, %rd161, %rd1584;
ld.shared.u64 %rd1394, [%rd1393];
add.s64 %rd1395, %rd161, %rd1585;
ld.shared.u64 %rd1396, [%rd1395];
st.shared.u64 [%rd1393], %rd1396;
st.shared.u64 [%rd1395], %rd1394;
add.s64 %rd1398, %rd162, %rd1385;
ld.shared.u8 %rs200, [%rd1398];
st.shared.u8 [%rd1398], %rs4;
st.shared.u8 [%rd1384], %rs200;

BB18_260:
bar.sync 0;
ld.shared.u64 %rd123, [%rd538];
ld.shared.u64 %rd124, [%rd540];
setp.le.s64	%p209, %rd124, %rd123;
@%p209 bra BB18_262;

cvt.u64.u32	%rd1405, %r71;
add.s64 %rd1407, %rd162, %rd1405;
ld.shared.u8 %rs201, [%rd1407];
setp.ne.s16	%p210, %rs201, 0;
@%p210 bra BB18_264;

BB18_262:
add.s32 %r1242, %r71, 32;
cvt.u64.u32	%rd1408, %r1242;
add.s64 %rd1410, %rd162, %rd1408;
ld.shared.u8 %rs5, [%rd1410];
setp.eq.s16	%p211, %rs5, 0;
@%p211 bra BB18_264;

add.s32 %r1243, %r71, 32;
mul.wide.u32 %rd1587, %r1243, 8;
mul.wide.u32 %rd1586, %r71, 8;
cvt.u64.u32	%rd1411, %r71;
st.shared.u64 [%rd540], %rd123;
st.shared.u64 [%rd538], %rd124;
add.s64 %rd1419, %rd161, %rd1586;
ld.shared.u64 %rd1420, [%rd1419];
add.s64 %rd1421, %rd161, %rd1587;
ld.shared.u64 %rd1422, [%rd1421];
st.shared.u64 [%rd1419], %rd1422;
st.shared.u64 [%rd1421], %rd1420;
add.s64 %rd1424, %rd162, %rd1411;
ld.shared.u8 %rs202, [%rd1424];
st.shared.u8 [%rd1424], %rs5;
st.shared.u8 [%rd1410], %rs202;

BB18_264:
bar.sync 0;
ld.shared.u64 %rd125, [%rd413];
ld.shared.u64 %rd126, [%rd415];
setp.le.s64	%p212, %rd126, %rd125;
@%p212 bra BB18_266;

cvt.u64.u32	%rd1431, %r59;
add.s64 %rd1433, %rd162, %rd1431;
ld.shared.u8 %rs203, [%rd1433];
setp.ne.s16	%p213, %rs203, 0;
@%p213 bra BB18_268;

BB18_266:
add.s32 %r1244, %r59, 16;
cvt.u64.u32	%rd1434, %r1244;
add.s64 %rd1436, %rd162, %rd1434;
ld.shared.u8 %rs6, [%rd1436];
setp.eq.s16	%p214, %rs6, 0;
@%p214 bra BB18_268;

add.s32 %r1245, %r59, 16;
mul.wide.u32 %rd1589, %r1245, 8;
mul.wide.u32 %rd1588, %r59, 8;
cvt.u64.u32	%rd1437, %r59;
st.shared.u64 [%rd415], %rd125;
st.shared.u64 [%rd413], %rd126;
add.s64 %rd1445, %rd161, %rd1588;
ld.shared.u64 %rd1446, [%rd1445];
add.s64 %rd1447, %rd161, %rd1589;
ld.shared.u64 %rd1448, [%rd1447];
st.shared.u64 [%rd1445], %rd1448;
st.shared.u64 [%rd1447], %rd1446;
add.s64 %rd1450, %rd162, %rd1437;
ld.shared.u8 %rs204, [%rd1450];
st.shared.u8 [%rd1450], %rs6;
st.shared.u8 [%rd1436], %rs204;

BB18_268:
bar.sync 0;
ld.shared.u64 %rd127, [%rd314];
ld.shared.u64 %rd128, [%rd316];
setp.le.s64	%p215, %rd128, %rd127;
@%p215 bra BB18_270;

cvt.u64.u32	%rd1457, %r49;
add.s64 %rd1459, %rd162, %rd1457;
ld.shared.u8 %rs205, [%rd1459];
setp.ne.s16	%p216, %rs205, 0;
@%p216 bra BB18_272;

BB18_270:
add.s32 %r1246, %r49, 8;
cvt.u64.u32	%rd1460, %r1246;
add.s64 %rd1462, %rd162, %rd1460;
ld.shared.u8 %rs7, [%rd1462];
setp.eq.s16	%p217, %rs7, 0;
@%p217 bra BB18_272;

add.s32 %r1247, %r49, 8;
mul.wide.u32 %rd1591, %r1247, 8;
mul.wide.u32 %rd1590, %r49, 8;
cvt.u64.u32	%rd1463, %r49;
st.shared.u64 [%rd316], %rd127;
st.shared.u64 [%rd314], %rd128;
add.s64 %rd1471, %rd161, %rd1590;
ld.shared.u64 %rd1472, [%rd1471];
add.s64 %rd1473, %rd161, %rd1591;
ld.shared.u64 %rd1474, [%rd1473];
st.shared.u64 [%rd1471], %rd1474;
st.shared.u64 [%rd1473], %rd1472;
add.s64 %rd1476, %rd162, %rd1463;
ld.shared.u8 %rs206, [%rd1476];
st.shared.u8 [%rd1476], %rs7;
st.shared.u8 [%rd1462], %rs206;

BB18_272:
bar.sync 0;
ld.shared.u64 %rd129, [%rd241];
ld.shared.u64 %rd130, [%rd243];
setp.le.s64	%p218, %rd130, %rd129;
@%p218 bra BB18_274;

cvt.u64.u32	%rd1483, %r41;
add.s64 %rd1485, %rd162, %rd1483;
ld.shared.u8 %rs207, [%rd1485];
setp.ne.s16	%p219, %rs207, 0;
@%p219 bra BB18_276;

BB18_274:
add.s32 %r1248, %r41, 4;
cvt.u64.u32	%rd1486, %r1248;
add.s64 %rd1488, %rd162, %rd1486;
ld.shared.u8 %rs8, [%rd1488];
setp.eq.s16	%p220, %rs8, 0;
@%p220 bra BB18_276;

add.s32 %r1249, %r41, 4;
mul.wide.u32 %rd1593, %r1249, 8;
mul.wide.u32 %rd1592, %r41, 8;
cvt.u64.u32	%rd1489, %r41;
st.shared.u64 [%rd243], %rd129;
st.shared.u64 [%rd241], %rd130;
add.s64 %rd1497, %rd161, %rd1592;
ld.shared.u64 %rd1498, [%rd1497];
add.s64 %rd1499, %rd161, %rd1593;
ld.shared.u64 %rd1500, [%rd1499];
st.shared.u64 [%rd1497], %rd1500;
st.shared.u64 [%rd1499], %rd1498;
add.s64 %rd1502, %rd162, %rd1489;
ld.shared.u8 %rs208, [%rd1502];
st.shared.u8 [%rd1502], %rs8;
st.shared.u8 [%rd1488], %rs208;

BB18_276:
bar.sync 0;
ld.shared.u64 %rd131, [%rd194];
ld.shared.u64 %rd132, [%rd196];
setp.le.s64	%p221, %rd132, %rd131;
@%p221 bra BB18_278;

cvt.u64.u32	%rd1509, %r35;
add.s64 %rd1511, %rd162, %rd1509;
ld.shared.u8 %rs209, [%rd1511];
setp.ne.s16	%p222, %rs209, 0;
@%p222 bra BB18_280;

BB18_278:
add.s32 %r1250, %r35, 2;
cvt.u64.u32	%rd1512, %r1250;
add.s64 %rd1514, %rd162, %rd1512;
ld.shared.u8 %rs9, [%rd1514];
setp.eq.s16	%p223, %rs9, 0;
@%p223 bra BB18_280;

add.s32 %r1251, %r35, 2;
mul.wide.u32 %rd1595, %r1251, 8;
mul.wide.u32 %rd1594, %r35, 8;
cvt.u64.u32	%rd1515, %r35;
st.shared.u64 [%rd196], %rd131;
st.shared.u64 [%rd194], %rd132;
add.s64 %rd1523, %rd161, %rd1594;
ld.shared.u64 %rd1524, [%rd1523];
add.s64 %rd1525, %rd161, %rd1595;
ld.shared.u64 %rd1526, [%rd1525];
st.shared.u64 [%rd1523], %rd1526;
st.shared.u64 [%rd1525], %rd1524;
add.s64 %rd1528, %rd162, %rd1515;
ld.shared.u8 %rs210, [%rd1528];
st.shared.u8 [%rd1528], %rs9;
st.shared.u8 [%rd1514], %rs210;

BB18_280:
bar.sync 0;
ld.shared.u64 %rd133, [%rd174+8];
ld.shared.u64 %rd134, [%rd174];
setp.le.s64	%p224, %rd134, %rd133;
@%p224 bra BB18_282;

cvt.u64.u32	%rd1533, %r30;
add.s64 %rd1535, %rd162, %rd1533;
ld.shared.u8 %rs211, [%rd1535];
setp.ne.s16	%p225, %rs211, 0;
@%p225 bra BB18_284;

BB18_282:
cvt.u64.u32	%rd1536, %r30;
add.s64 %rd1538, %rd162, %rd1536;
ld.shared.u8 %rs10, [%rd1538+1];
setp.eq.s16	%p226, %rs10, 0;
@%p226 bra BB18_284;

mul.wide.u32 %rd1610, %r30, 8;
st.shared.u64 [%rd174], %rd133;
st.shared.u64 [%rd174+8], %rd134;
add.s64 %rd1544, %rd161, %rd1610;
ld.shared.u64 %rd1545, [%rd1544];
ld.shared.u64 %rd1546, [%rd1544+8];
st.shared.u64 [%rd1544], %rd1546;
st.shared.u64 [%rd1544+8], %rd1545;
ld.shared.u8 %rs212, [%rd1538];
st.shared.u8 [%rd1538], %rs10;
st.shared.u8 [%rd1538+1], %rs212;

BB18_284:
ld.param.u32 %r1253, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
mov.u32 %r1252, %tid.x;
setp.lt.u32	%p228, %r1252, %r1253;
bar.sync 0;
@!%p228 bra BB18_286;
bra.uni BB18_285;

BB18_285:
mov.u32 %r1280, %tid.x;
ld.param.u32 %r1262, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1261, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u64 %rd1552, [%rd18];
ld.local.u64 %rd1553, [%rd2];
cvta.to.global.u64 %rd1554, %rd1553;
mad.lo.s32 %r1229, %r1280, %r1261, %r16;
mul.wide.u32 %rd1555, %r1229, 8;
add.s64 %rd1556, %rd1554, %rd1555;
st.global.u64 [%rd1556], %rd1552;
ld.shared.u64 %rd1559, [%rd19];
ld.local.u64 %rd1560, [%rd3];
cvta.to.global.u64 %rd1561, %rd1560;
mad.lo.s32 %r1230, %r1280, %r1262, %r27;
mul.wide.u32 %rd1562, %r1230, 8;
add.s64 %rd1563, %rd1561, %rd1562;
st.global.u64 [%rd1563], %rd1559;

BB18_286:
mov.u32 %r1256, %tid.x;
ld.param.u32 %r1255, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
add.s32 %r1254, %r1256, 512;
setp.ge.u32	%p229, %r1254, %r1255;
@%p229 bra BB18_288;

mov.u32 %r1260, %tid.x;
add.s32 %r1259, %r1260, 512;
ld.param.u32 %r1258, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1257, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u64 %rd1567, [%rd18+4096];
ld.local.u64 %rd1568, [%rd2];
cvta.to.global.u64 %rd1569, %rd1568;
mad.lo.s32 %r1235, %r1259, %r1257, %r16;
mul.wide.u32 %rd1570, %r1235, 8;
add.s64 %rd1571, %rd1569, %rd1570;
st.global.u64 [%rd1571], %rd1567;
ld.shared.u64 %rd1574, [%rd19+4096];
ld.local.u64 %rd1575, [%rd3];
cvta.to.global.u64 %rd1576, %rd1575;
mad.lo.s32 %r1236, %r1259, %r1258, %r27;
mul.wide.u32 %rd1577, %r1236, 8;
add.s64 %rd1578, %rd1576, %rd1577;
st.global.u64 [%rd1578], %rd1574;

BB18_288:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot19[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<230>;
.reg .b16 %rs<213>;
.reg .b32 %r<1397>;
.reg .b64 %rd<1690>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[8192];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[8192];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[1024];

mov.u64 %rd1689, __local_depot19;
cvta.local.u64 %SP, %rd1689;
ld.param.u32 %r140, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r141, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r142, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r143, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd135, %SP, 0;
cvta.to.local.u64 %rd2, %rd135;
add.u64 %rd136, %SP, 216;
cvta.to.local.u64 %rd3, %rd136;
mov.u32 %r1332, 0;
mov.pred %p4, 0;
@%p4 bra BB19_2;

BB19_1:
mul.wide.s32 %rd137, %r1332, 8;
add.s64 %rd138, %rd4, %rd137;
ld.param.u64 %rd139, [%rd138];
add.s64 %rd140, %rd2, %rd137;
st.local.u64 [%rd140], %rd139;
add.s32 %r1332, %r1332, 1;
setp.lt.u32	%p5, %r1332, 27;
@%p5 bra BB19_1;

BB19_2:
mov.u32 %r1333, 0;
@%p4 bra BB19_4;

BB19_3:
mul.wide.s32 %rd141, %r1333, 8;
add.s64 %rd142, %rd1, %rd141;
ld.param.u64 %rd143, [%rd142];
add.s64 %rd144, %rd3, %rd141;
st.local.u64 [%rd144], %rd143;
add.s32 %r1333, %r1333, 1;
setp.lt.u32	%p7, %r1333, 27;
@%p7 bra BB19_3;

BB19_4:
mov.u32 %r146, %nctaid.y;
mov.u32 %r147, %ctaid.z;
mov.u32 %r148, %ctaid.y;
mad.lo.s32 %r149, %r146, %r147, %r148;
mov.u32 %r150, %nctaid.x;
mov.u32 %r151, %ctaid.x;
mad.lo.s32 %r5, %r149, %r150, %r151;
setp.ge.u32	%p8, %r5, %r140;
@%p8 bra BB19_288;

ld.local.u32 %r6, [%rd2+208];
add.s32 %r1334, %r6, -1;
mov.u32 %r152, 0;
setp.lt.s32	%p9, %r1334, 1;
mov.u32 %r1343, %r5;
mov.u32 %r1350, %r152;
@%p9 bra BB19_8;

mul.wide.s32 %rd145, %r6, 4;
add.s64 %rd1680, %rd2, %rd145;
mov.u32 %r1351, 0;
mov.u32 %r1344, %r5;

BB19_7:
ld.local.u32 %r154, [%rd1680+4];
rem.u32 %r155, %r1344, %r154;
ld.local.u32 %r156, [%rd1680+104];
mad.lo.s32 %r1351, %r156, %r155, %r1351;
div.u32 %r1344, %r1344, %r154;
add.s64 %rd1680, %rd1680, -4;
add.s32 %r1334, %r1334, -1;
setp.gt.s32	%p10, %r1334, 0;
mov.u32 %r1339, %r1344;
mov.u32 %r1343, %r1339;
mov.u32 %r1345, %r1351;
mov.u32 %r1350, %r1345;
@%p10 bra BB19_7;

BB19_8:
mov.u32 %r15, %r1350;
mov.u32 %r14, %r1343;
ld.local.u32 %r158, [%rd2+108];
mad.lo.s32 %r16, %r158, %r14, %r15;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r1335, %r17, -1;
setp.lt.s32	%p11, %r1335, 1;
mov.u32 %r1341, %r5;
mov.u32 %r1348, %r152;
@%p11 bra BB19_11;

mul.wide.s32 %rd146, %r17, 4;
add.s64 %rd1681, %rd3, %rd146;
mov.u32 %r1349, 0;
mov.u32 %r1342, %r5;

BB19_10:
ld.local.u32 %r160, [%rd1681+4];
rem.u32 %r161, %r1342, %r160;
ld.local.u32 %r162, [%rd1681+104];
mad.lo.s32 %r1349, %r162, %r161, %r1349;
div.u32 %r1342, %r1342, %r160;
add.s64 %rd1681, %rd1681, -4;
add.s32 %r1335, %r1335, -1;
setp.gt.s32	%p12, %r1335, 0;
mov.u32 %r1341, %r1342;
mov.u32 %r1348, %r1349;
@%p12 bra BB19_10;

BB19_11:
ld.local.u32 %r163, [%rd3+108];
mad.lo.s32 %r27, %r163, %r1341, %r1348;
mov.u32 %r28, %tid.x;
add.s32 %r29, %r28, 512;
setp.lt.u32	%p1, %r28, %r141;
mov.u64 %rd147, 0;
setp.ge.u32	%p13, %r28, %r141;
mov.u64 %rd1688, %rd147;
@%p13 bra BB19_13;

ld.local.u64 %rd148, [%rd2];
cvta.to.global.u64 %rd149, %rd148;
mad.lo.s32 %r164, %r28, %r142, %r16;
mul.wide.u32 %rd150, %r164, 8;
add.s64 %rd151, %rd149, %rd150;
ld.global.u64 %rd14, [%rd151];
mov.u64 %rd1688, %rd14;

BB19_13:
mov.u64 %rd15, %rd1688;
mov.u64 %rd1687, %rd147;
@%p13 bra BB19_15;

ld.local.u64 %rd153, [%rd3];
cvta.to.global.u64 %rd154, %rd153;
mad.lo.s32 %r165, %r28, %r143, %r27;
mul.wide.u32 %rd155, %r165, 8;
add.s64 %rd156, %rd154, %rd155;
ld.global.u64 %rd1687, [%rd156];

BB19_15:
selp.u16	%rs11, 1, 0, %p1;
cvt.s64.s32	%rd158, %r28;
mul.wide.s32 %rd159, %r28, 8;
mov.u64 %rd160, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd18, %rd160, %rd159;
st.shared.u64 [%rd18], %rd15;
mov.u64 %rd161, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd19, %rd161, %rd159;
st.shared.u64 [%rd19], %rd1687;
mov.u64 %rd162, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd20, %rd162, %rd158;
st.shared.u8 [%rd20], %rs11;
setp.lt.u32	%p2, %r29, %r141;
setp.ge.u32	%p15, %r29, %r141;
mov.u64 %rd1686, %rd147;
@%p15 bra BB19_17;

ld.local.u64 %rd163, [%rd2];
cvta.to.global.u64 %rd164, %rd163;
mad.lo.s32 %r166, %r29, %r142, %r16;
mul.wide.u32 %rd165, %r166, 8;
add.s64 %rd166, %rd164, %rd165;
ld.global.u64 %rd1686, [%rd166];

BB19_17:
mov.u64 %rd1685, %rd147;
@%p15 bra BB19_19;

ld.local.u64 %rd168, [%rd3];
cvta.to.global.u64 %rd169, %rd168;
mad.lo.s32 %r167, %r29, %r143, %r27;
mul.wide.u32 %rd170, %r167, 8;
add.s64 %rd171, %rd169, %rd170;
ld.global.u64 %rd1685, [%rd171];

BB19_19:
selp.u16	%rs12, 1, 0, %p2;
st.shared.u64 [%rd18+4096], %rd1686;
st.shared.u64 [%rd19+4096], %rd1685;
st.shared.u8 [%rd20+512], %rs12;
shl.b32 %r30, %r28, 1;
bar.sync 0;
mul.wide.u32 %rd172, %r30, 8;
add.s64 %rd174, %rd160, %rd172;
ld.shared.u64 %rd25, [%rd174+8];
ld.shared.u64 %rd26, [%rd174];
setp.ge.s64	%p17, %rd26, %rd25;
@%p17 bra BB19_21;

cvt.u64.u32	%rd175, %r30;
add.s64 %rd177, %rd162, %rd175;
ld.shared.u8 %rs13, [%rd177];
mov.u32 %r1352, 1;
setp.ne.s16	%p18, %rs13, 0;
@%p18 bra BB19_22;

BB19_21:
cvt.u64.u32	%rd178, %r30;
add.s64 %rd180, %rd162, %rd178;
ld.shared.u8 %rs14, [%rd180+1];
setp.eq.s16	%p19, %rs14, 0;
selp.u32	%r1352, 1, 0, %p19;

BB19_22:
and.b32 %r174, %r28, 1;
setp.ne.s32	%p20, %r1352, %r174;
@%p20 bra BB19_24;

add.s64 %rd183, %rd161, %rd172;
cvt.u64.u32	%rd184, %r30;
st.shared.u64 [%rd174], %rd25;
st.shared.u64 [%rd174+8], %rd26;
ld.shared.u64 %rd188, [%rd183];
ld.shared.u64 %rd189, [%rd183+8];
st.shared.u64 [%rd183], %rd189;
st.shared.u64 [%rd183+8], %rd188;
add.s64 %rd191, %rd162, %rd184;
ld.shared.u8 %rs15, [%rd191];
ld.shared.u8 %rs16, [%rd191+1];
st.shared.u8 [%rd191], %rs16;
st.shared.u8 [%rd191+1], %rs15;

BB19_24:
bar.sync 0;
sub.s32 %r35, %r30, %r174;
add.s32 %r180, %r35, 2;
mul.wide.u32 %rd192, %r180, 8;
add.s64 %rd194, %rd160, %rd192;
mul.wide.u32 %rd195, %r35, 8;
add.s64 %rd196, %rd160, %rd195;
ld.shared.u64 %rd27, [%rd194];
ld.shared.u64 %rd28, [%rd196];
setp.ge.s64	%p21, %rd28, %rd27;
@%p21 bra BB19_26;

cvt.u64.u32	%rd197, %r35;
add.s64 %rd199, %rd162, %rd197;
ld.shared.u8 %rs17, [%rd199];
mov.u32 %r1353, 1;
setp.ne.s16	%p22, %rs17, 0;
@%p22 bra BB19_27;

BB19_26:
cvt.u64.u32	%rd200, %r180;
add.s64 %rd202, %rd162, %rd200;
ld.shared.u8 %rs18, [%rd202];
setp.eq.s16	%p23, %rs18, 0;
selp.u32	%r1353, 1, 0, %p23;

BB19_27:
bfe.u32 %r192, %r28, 1, 1;
setp.ne.s32	%p24, %r1353, %r192;
@%p24 bra BB19_29;

add.s64 %rd205, %rd161, %rd195;
add.s64 %rd207, %rd161, %rd192;
cvt.u64.u32	%rd208, %r35;
st.shared.u64 [%rd196], %rd27;
cvt.u64.u32	%rd212, %r180;
st.shared.u64 [%rd194], %rd28;
ld.shared.u64 %rd215, [%rd205];
ld.shared.u64 %rd216, [%rd207];
st.shared.u64 [%rd205], %rd216;
st.shared.u64 [%rd207], %rd215;
add.s64 %rd218, %rd162, %rd208;
ld.shared.u8 %rs19, [%rd218];
add.s64 %rd219, %rd162, %rd212;
ld.shared.u8 %rs20, [%rd219];
st.shared.u8 [%rd218], %rs20;
st.shared.u8 [%rd219], %rs19;

BB19_29:
bar.sync 0;
ld.shared.u64 %rd29, [%rd174+8];
ld.shared.u64 %rd30, [%rd174];
setp.ge.s64	%p25, %rd30, %rd29;
@%p25 bra BB19_31;

cvt.u64.u32	%rd223, %r30;
add.s64 %rd225, %rd162, %rd223;
ld.shared.u8 %rs21, [%rd225];
mov.u32 %r1354, 1;
setp.ne.s16	%p26, %rs21, 0;
@%p26 bra BB19_32;

BB19_31:
cvt.u64.u32	%rd226, %r30;
add.s64 %rd228, %rd162, %rd226;
ld.shared.u8 %rs22, [%rd228+1];
setp.eq.s16	%p27, %rs22, 0;
selp.u32	%r1354, 1, 0, %p27;

BB19_32:
bfe.u32 %r207, %r28, 1, 1;
setp.ne.s32	%p28, %r1354, %r207;
@%p28 bra BB19_34;

cvt.u64.u32	%rd229, %r30;
st.shared.u64 [%rd174], %rd29;
st.shared.u64 [%rd174+8], %rd30;
add.s64 %rd234, %rd161, %rd172;
ld.shared.u64 %rd235, [%rd234];
ld.shared.u64 %rd236, [%rd234+8];
st.shared.u64 [%rd234], %rd236;
st.shared.u64 [%rd234+8], %rd235;
add.s64 %rd238, %rd162, %rd229;
ld.shared.u8 %rs23, [%rd238];
ld.shared.u8 %rs24, [%rd238+1];
st.shared.u8 [%rd238], %rs24;
st.shared.u8 [%rd238+1], %rs23;

BB19_34:
bar.sync 0;
and.b32 %r210, %r28, 3;
sub.s32 %r41, %r30, %r210;
add.s32 %r212, %r41, 4;
mul.wide.u32 %rd239, %r212, 8;
add.s64 %rd241, %rd160, %rd239;
mul.wide.u32 %rd242, %r41, 8;
add.s64 %rd243, %rd160, %rd242;
ld.shared.u64 %rd31, [%rd241];
ld.shared.u64 %rd32, [%rd243];
setp.ge.s64	%p29, %rd32, %rd31;
@%p29 bra BB19_36;

cvt.u64.u32	%rd244, %r41;
add.s64 %rd246, %rd162, %rd244;
ld.shared.u8 %rs25, [%rd246];
mov.u32 %r1355, 1;
setp.ne.s16	%p30, %rs25, 0;
@%p30 bra BB19_37;

BB19_36:
cvt.u64.u32	%rd247, %r212;
add.s64 %rd249, %rd162, %rd247;
ld.shared.u8 %rs26, [%rd249];
setp.eq.s16	%p31, %rs26, 0;
selp.u32	%r1355, 1, 0, %p31;

BB19_37:
bfe.u32 %r224, %r28, 2, 1;
setp.ne.s32	%p32, %r1355, %r224;
@%p32 bra BB19_39;

add.s64 %rd252, %rd161, %rd242;
add.s64 %rd254, %rd161, %rd239;
cvt.u64.u32	%rd255, %r41;
st.shared.u64 [%rd243], %rd31;
cvt.u64.u32	%rd259, %r212;
st.shared.u64 [%rd241], %rd32;
ld.shared.u64 %rd262, [%rd252];
ld.shared.u64 %rd263, [%rd254];
st.shared.u64 [%rd252], %rd263;
st.shared.u64 [%rd254], %rd262;
add.s64 %rd265, %rd162, %rd255;
ld.shared.u8 %rs27, [%rd265];
add.s64 %rd266, %rd162, %rd259;
ld.shared.u8 %rs28, [%rd266];
st.shared.u8 [%rd265], %rs28;
st.shared.u8 [%rd266], %rs27;

BB19_39:
bar.sync 0;
ld.shared.u64 %rd33, [%rd194];
ld.shared.u64 %rd34, [%rd196];
setp.ge.s64	%p33, %rd34, %rd33;
@%p33 bra BB19_41;

cvt.u64.u32	%rd272, %r35;
add.s64 %rd274, %rd162, %rd272;
ld.shared.u8 %rs29, [%rd274];
mov.u32 %r1356, 1;
setp.ne.s16	%p34, %rs29, 0;
@%p34 bra BB19_42;

BB19_41:
cvt.u64.u32	%rd275, %r180;
add.s64 %rd277, %rd162, %rd275;
ld.shared.u8 %rs30, [%rd277];
setp.eq.s16	%p35, %rs30, 0;
selp.u32	%r1356, 1, 0, %p35;

BB19_42:
bfe.u32 %r247, %r28, 2, 1;
setp.ne.s32	%p36, %r1356, %r247;
@%p36 bra BB19_44;

cvt.u64.u32	%rd278, %r35;
st.shared.u64 [%rd196], %rd33;
cvt.u64.u32	%rd282, %r180;
st.shared.u64 [%rd194], %rd34;
add.s64 %rd286, %rd161, %rd195;
ld.shared.u64 %rd287, [%rd286];
add.s64 %rd288, %rd161, %rd192;
ld.shared.u64 %rd289, [%rd288];
st.shared.u64 [%rd286], %rd289;
st.shared.u64 [%rd288], %rd287;
add.s64 %rd291, %rd162, %rd278;
ld.shared.u8 %rs31, [%rd291];
add.s64 %rd292, %rd162, %rd282;
ld.shared.u8 %rs32, [%rd292];
st.shared.u8 [%rd291], %rs32;
st.shared.u8 [%rd292], %rs31;

BB19_44:
bar.sync 0;
ld.shared.u64 %rd35, [%rd174+8];
ld.shared.u64 %rd36, [%rd174];
setp.ge.s64	%p37, %rd36, %rd35;
@%p37 bra BB19_46;

cvt.u64.u32	%rd296, %r30;
add.s64 %rd298, %rd162, %rd296;
ld.shared.u8 %rs33, [%rd298];
mov.u32 %r1357, 1;
setp.ne.s16	%p38, %rs33, 0;
@%p38 bra BB19_47;

BB19_46:
cvt.u64.u32	%rd299, %r30;
add.s64 %rd301, %rd162, %rd299;
ld.shared.u8 %rs34, [%rd301+1];
setp.eq.s16	%p39, %rs34, 0;
selp.u32	%r1357, 1, 0, %p39;

BB19_47:
bfe.u32 %r261, %r28, 2, 1;
setp.ne.s32	%p40, %r1357, %r261;
@%p40 bra BB19_49;

cvt.u64.u32	%rd302, %r30;
st.shared.u64 [%rd174], %rd35;
st.shared.u64 [%rd174+8], %rd36;
add.s64 %rd307, %rd161, %rd172;
ld.shared.u64 %rd308, [%rd307];
ld.shared.u64 %rd309, [%rd307+8];
st.shared.u64 [%rd307], %rd309;
st.shared.u64 [%rd307+8], %rd308;
add.s64 %rd311, %rd162, %rd302;
ld.shared.u8 %rs35, [%rd311];
ld.shared.u8 %rs36, [%rd311+1];
st.shared.u8 [%rd311], %rs36;
st.shared.u8 [%rd311+1], %rs35;

BB19_49:
bar.sync 0;
and.b32 %r264, %r28, 7;
sub.s32 %r49, %r30, %r264;
add.s32 %r266, %r49, 8;
mul.wide.u32 %rd312, %r266, 8;
add.s64 %rd314, %rd160, %rd312;
mul.wide.u32 %rd315, %r49, 8;
add.s64 %rd316, %rd160, %rd315;
ld.shared.u64 %rd37, [%rd314];
ld.shared.u64 %rd38, [%rd316];
setp.ge.s64	%p41, %rd38, %rd37;
@%p41 bra BB19_51;

cvt.u64.u32	%rd317, %r49;
add.s64 %rd319, %rd162, %rd317;
ld.shared.u8 %rs37, [%rd319];
mov.u32 %r1358, 1;
setp.ne.s16	%p42, %rs37, 0;
@%p42 bra BB19_52;

BB19_51:
cvt.u64.u32	%rd320, %r266;
add.s64 %rd322, %rd162, %rd320;
ld.shared.u8 %rs38, [%rd322];
setp.eq.s16	%p43, %rs38, 0;
selp.u32	%r1358, 1, 0, %p43;

BB19_52:
bfe.u32 %r278, %r28, 3, 1;
setp.ne.s32	%p44, %r1358, %r278;
@%p44 bra BB19_54;

add.s64 %rd325, %rd161, %rd315;
add.s64 %rd327, %rd161, %rd312;
cvt.u64.u32	%rd328, %r49;
st.shared.u64 [%rd316], %rd37;
cvt.u64.u32	%rd332, %r266;
st.shared.u64 [%rd314], %rd38;
ld.shared.u64 %rd335, [%rd325];
ld.shared.u64 %rd336, [%rd327];
st.shared.u64 [%rd325], %rd336;
st.shared.u64 [%rd327], %rd335;
add.s64 %rd338, %rd162, %rd328;
ld.shared.u8 %rs39, [%rd338];
add.s64 %rd339, %rd162, %rd332;
ld.shared.u8 %rs40, [%rd339];
st.shared.u8 [%rd338], %rs40;
st.shared.u8 [%rd339], %rs39;

BB19_54:
bar.sync 0;
ld.shared.u64 %rd39, [%rd241];
ld.shared.u64 %rd40, [%rd243];
setp.ge.s64	%p45, %rd40, %rd39;
@%p45 bra BB19_56;

cvt.u64.u32	%rd345, %r41;
add.s64 %rd347, %rd162, %rd345;
ld.shared.u8 %rs41, [%rd347];
mov.u32 %r1359, 1;
setp.ne.s16	%p46, %rs41, 0;
@%p46 bra BB19_57;

BB19_56:
cvt.u64.u32	%rd348, %r212;
add.s64 %rd350, %rd162, %rd348;
ld.shared.u8 %rs42, [%rd350];
setp.eq.s16	%p47, %rs42, 0;
selp.u32	%r1359, 1, 0, %p47;

BB19_57:
bfe.u32 %r301, %r28, 3, 1;
setp.ne.s32	%p48, %r1359, %r301;
@%p48 bra BB19_59;

cvt.u64.u32	%rd351, %r41;
st.shared.u64 [%rd243], %rd39;
cvt.u64.u32	%rd355, %r212;
st.shared.u64 [%rd241], %rd40;
add.s64 %rd359, %rd161, %rd242;
ld.shared.u64 %rd360, [%rd359];
add.s64 %rd361, %rd161, %rd239;
ld.shared.u64 %rd362, [%rd361];
st.shared.u64 [%rd359], %rd362;
st.shared.u64 [%rd361], %rd360;
add.s64 %rd364, %rd162, %rd351;
ld.shared.u8 %rs43, [%rd364];
add.s64 %rd365, %rd162, %rd355;
ld.shared.u8 %rs44, [%rd365];
st.shared.u8 [%rd364], %rs44;
st.shared.u8 [%rd365], %rs43;

BB19_59:
bar.sync 0;
ld.shared.u64 %rd41, [%rd194];
ld.shared.u64 %rd42, [%rd196];
setp.ge.s64	%p49, %rd42, %rd41;
@%p49 bra BB19_61;

cvt.u64.u32	%rd371, %r35;
add.s64 %rd373, %rd162, %rd371;
ld.shared.u8 %rs45, [%rd373];
mov.u32 %r1360, 1;
setp.ne.s16	%p50, %rs45, 0;
@%p50 bra BB19_62;

BB19_61:
cvt.u64.u32	%rd374, %r180;
add.s64 %rd376, %rd162, %rd374;
ld.shared.u8 %rs46, [%rd376];
setp.eq.s16	%p51, %rs46, 0;
selp.u32	%r1360, 1, 0, %p51;

BB19_62:
bfe.u32 %r323, %r28, 3, 1;
setp.ne.s32	%p52, %r1360, %r323;
@%p52 bra BB19_64;

mul.wide.u32 %rd1666, %r35, 8;
cvt.u64.u32	%rd377, %r35;
st.shared.u64 [%rd196], %rd41;
cvt.u64.u32	%rd381, %r180;
st.shared.u64 [%rd194], %rd42;
add.s64 %rd385, %rd161, %rd1666;
ld.shared.u64 %rd386, [%rd385];
add.s64 %rd387, %rd161, %rd192;
ld.shared.u64 %rd388, [%rd387];
st.shared.u64 [%rd385], %rd388;
st.shared.u64 [%rd387], %rd386;
add.s64 %rd390, %rd162, %rd377;
ld.shared.u8 %rs47, [%rd390];
add.s64 %rd391, %rd162, %rd381;
ld.shared.u8 %rs48, [%rd391];
st.shared.u8 [%rd390], %rs48;
st.shared.u8 [%rd391], %rs47;

BB19_64:
bar.sync 0;
ld.shared.u64 %rd43, [%rd174+8];
ld.shared.u64 %rd44, [%rd174];
setp.ge.s64	%p53, %rd44, %rd43;
@%p53 bra BB19_66;

cvt.u64.u32	%rd395, %r30;
add.s64 %rd397, %rd162, %rd395;
ld.shared.u8 %rs49, [%rd397];
mov.u32 %r1361, 1;
setp.ne.s16	%p54, %rs49, 0;
@%p54 bra BB19_67;

BB19_66:
cvt.u64.u32	%rd398, %r30;
add.s64 %rd400, %rd162, %rd398;
ld.shared.u8 %rs50, [%rd400+1];
setp.eq.s16	%p55, %rs50, 0;
selp.u32	%r1361, 1, 0, %p55;

BB19_67:
bfe.u32 %r337, %r28, 3, 1;
setp.ne.s32	%p56, %r1361, %r337;
@%p56 bra BB19_69;

mul.wide.u32 %rd1665, %r30, 8;
cvt.u64.u32	%rd401, %r30;
st.shared.u64 [%rd174], %rd43;
st.shared.u64 [%rd174+8], %rd44;
add.s64 %rd406, %rd161, %rd1665;
ld.shared.u64 %rd407, [%rd406];
ld.shared.u64 %rd408, [%rd406+8];
st.shared.u64 [%rd406], %rd408;
st.shared.u64 [%rd406+8], %rd407;
add.s64 %rd410, %rd162, %rd401;
ld.shared.u8 %rs51, [%rd410];
ld.shared.u8 %rs52, [%rd410+1];
st.shared.u8 [%rd410], %rs52;
st.shared.u8 [%rd410+1], %rs51;

BB19_69:
bar.sync 0;
and.b32 %r340, %r28, 15;
sub.s32 %r59, %r30, %r340;
add.s32 %r342, %r59, 16;
mul.wide.u32 %rd411, %r342, 8;
add.s64 %rd413, %rd160, %rd411;
mul.wide.u32 %rd414, %r59, 8;
add.s64 %rd415, %rd160, %rd414;
ld.shared.u64 %rd45, [%rd413];
ld.shared.u64 %rd46, [%rd415];
setp.ge.s64	%p57, %rd46, %rd45;
@%p57 bra BB19_71;

cvt.u64.u32	%rd416, %r59;
add.s64 %rd418, %rd162, %rd416;
ld.shared.u8 %rs53, [%rd418];
mov.u32 %r1362, 1;
setp.ne.s16	%p58, %rs53, 0;
@%p58 bra BB19_72;

BB19_71:
cvt.u64.u32	%rd419, %r342;
add.s64 %rd421, %rd162, %rd419;
ld.shared.u8 %rs54, [%rd421];
setp.eq.s16	%p59, %rs54, 0;
selp.u32	%r1362, 1, 0, %p59;

BB19_72:
bfe.u32 %r354, %r28, 4, 1;
setp.ne.s32	%p60, %r1362, %r354;
@%p60 bra BB19_74;

mul.wide.u32 %rd1661, %r59, 8;
add.s64 %rd424, %rd161, %rd1661;
add.s64 %rd426, %rd161, %rd411;
cvt.u64.u32	%rd427, %r59;
st.shared.u64 [%rd415], %rd45;
cvt.u64.u32	%rd431, %r342;
st.shared.u64 [%rd413], %rd46;
ld.shared.u64 %rd434, [%rd424];
ld.shared.u64 %rd435, [%rd426];
st.shared.u64 [%rd424], %rd435;
st.shared.u64 [%rd426], %rd434;
add.s64 %rd437, %rd162, %rd427;
ld.shared.u8 %rs55, [%rd437];
add.s64 %rd438, %rd162, %rd431;
ld.shared.u8 %rs56, [%rd438];
st.shared.u8 [%rd437], %rs56;
st.shared.u8 [%rd438], %rs55;

BB19_74:
bar.sync 0;
ld.shared.u64 %rd47, [%rd314];
ld.shared.u64 %rd48, [%rd316];
setp.ge.s64	%p61, %rd48, %rd47;
@%p61 bra BB19_76;

cvt.u64.u32	%rd444, %r49;
add.s64 %rd446, %rd162, %rd444;
ld.shared.u8 %rs57, [%rd446];
mov.u32 %r1363, 1;
setp.ne.s16	%p62, %rs57, 0;
@%p62 bra BB19_77;

BB19_76:
cvt.u64.u32	%rd447, %r266;
add.s64 %rd449, %rd162, %rd447;
ld.shared.u8 %rs58, [%rd449];
setp.eq.s16	%p63, %rs58, 0;
selp.u32	%r1363, 1, 0, %p63;

BB19_77:
bfe.u32 %r377, %r28, 4, 1;
setp.ne.s32	%p64, %r1363, %r377;
@%p64 bra BB19_79;

mul.wide.u32 %rd1660, %r266, 8;
mul.wide.u32 %rd1659, %r49, 8;
cvt.u64.u32	%rd450, %r49;
st.shared.u64 [%rd316], %rd47;
cvt.u64.u32	%rd454, %r266;
st.shared.u64 [%rd314], %rd48;
add.s64 %rd458, %rd161, %rd1659;
ld.shared.u64 %rd459, [%rd458];
add.s64 %rd460, %rd161, %rd1660;
ld.shared.u64 %rd461, [%rd460];
st.shared.u64 [%rd458], %rd461;
st.shared.u64 [%rd460], %rd459;
add.s64 %rd463, %rd162, %rd450;
ld.shared.u8 %rs59, [%rd463];
add.s64 %rd464, %rd162, %rd454;
ld.shared.u8 %rs60, [%rd464];
st.shared.u8 [%rd463], %rs60;
st.shared.u8 [%rd464], %rs59;

BB19_79:
bar.sync 0;
ld.shared.u64 %rd49, [%rd241];
ld.shared.u64 %rd50, [%rd243];
setp.ge.s64	%p65, %rd50, %rd49;
@%p65 bra BB19_81;

cvt.u64.u32	%rd470, %r41;
add.s64 %rd472, %rd162, %rd470;
ld.shared.u8 %rs61, [%rd472];
mov.u32 %r1364, 1;
setp.ne.s16	%p66, %rs61, 0;
@%p66 bra BB19_82;

BB19_81:
cvt.u64.u32	%rd473, %r212;
add.s64 %rd475, %rd162, %rd473;
ld.shared.u8 %rs62, [%rd475];
setp.eq.s16	%p67, %rs62, 0;
selp.u32	%r1364, 1, 0, %p67;

BB19_82:
bfe.u32 %r399, %r28, 4, 1;
setp.ne.s32	%p68, %r1364, %r399;
@%p68 bra BB19_84;

mul.wide.u32 %rd1658, %r41, 8;
cvt.u64.u32	%rd476, %r41;
st.shared.u64 [%rd243], %rd49;
cvt.u64.u32	%rd480, %r212;
st.shared.u64 [%rd241], %rd50;
add.s64 %rd484, %rd161, %rd1658;
ld.shared.u64 %rd485, [%rd484];
add.s64 %rd486, %rd161, %rd239;
ld.shared.u64 %rd487, [%rd486];
st.shared.u64 [%rd484], %rd487;
st.shared.u64 [%rd486], %rd485;
add.s64 %rd489, %rd162, %rd476;
ld.shared.u8 %rs63, [%rd489];
add.s64 %rd490, %rd162, %rd480;
ld.shared.u8 %rs64, [%rd490];
st.shared.u8 [%rd489], %rs64;
st.shared.u8 [%rd490], %rs63;

BB19_84:
bar.sync 0;
ld.shared.u64 %rd51, [%rd194];
ld.shared.u64 %rd52, [%rd196];
setp.ge.s64	%p69, %rd52, %rd51;
@%p69 bra BB19_86;

cvt.u64.u32	%rd496, %r35;
add.s64 %rd498, %rd162, %rd496;
ld.shared.u8 %rs65, [%rd498];
mov.u32 %r1365, 1;
setp.ne.s16	%p70, %rs65, 0;
@%p70 bra BB19_87;

BB19_86:
cvt.u64.u32	%rd499, %r180;
add.s64 %rd501, %rd162, %rd499;
ld.shared.u8 %rs66, [%rd501];
setp.eq.s16	%p71, %rs66, 0;
selp.u32	%r1365, 1, 0, %p71;

BB19_87:
bfe.u32 %r421, %r28, 4, 1;
setp.ne.s32	%p72, %r1365, %r421;
@%p72 bra BB19_89;

mul.wide.u32 %rd1657, %r180, 8;
mul.wide.u32 %rd1656, %r35, 8;
cvt.u64.u32	%rd502, %r35;
st.shared.u64 [%rd196], %rd51;
cvt.u64.u32	%rd506, %r180;
st.shared.u64 [%rd194], %rd52;
add.s64 %rd510, %rd161, %rd1656;
ld.shared.u64 %rd511, [%rd510];
add.s64 %rd512, %rd161, %rd1657;
ld.shared.u64 %rd513, [%rd512];
st.shared.u64 [%rd510], %rd513;
st.shared.u64 [%rd512], %rd511;
add.s64 %rd515, %rd162, %rd502;
ld.shared.u8 %rs67, [%rd515];
add.s64 %rd516, %rd162, %rd506;
ld.shared.u8 %rs68, [%rd516];
st.shared.u8 [%rd515], %rs68;
st.shared.u8 [%rd516], %rs67;

BB19_89:
bar.sync 0;
ld.shared.u64 %rd53, [%rd174+8];
ld.shared.u64 %rd54, [%rd174];
setp.ge.s64	%p73, %rd54, %rd53;
@%p73 bra BB19_91;

cvt.u64.u32	%rd520, %r30;
add.s64 %rd522, %rd162, %rd520;
ld.shared.u8 %rs69, [%rd522];
mov.u32 %r1366, 1;
setp.ne.s16	%p74, %rs69, 0;
@%p74 bra BB19_92;

BB19_91:
cvt.u64.u32	%rd523, %r30;
add.s64 %rd525, %rd162, %rd523;
ld.shared.u8 %rs70, [%rd525+1];
setp.eq.s16	%p75, %rs70, 0;
selp.u32	%r1366, 1, 0, %p75;

BB19_92:
bfe.u32 %r435, %r28, 4, 1;
setp.ne.s32	%p76, %r1366, %r435;
@%p76 bra BB19_94;

mul.wide.u32 %rd1655, %r30, 8;
cvt.u64.u32	%rd526, %r30;
st.shared.u64 [%rd174], %rd53;
st.shared.u64 [%rd174+8], %rd54;
add.s64 %rd531, %rd161, %rd1655;
ld.shared.u64 %rd532, [%rd531];
ld.shared.u64 %rd533, [%rd531+8];
st.shared.u64 [%rd531], %rd533;
st.shared.u64 [%rd531+8], %rd532;
add.s64 %rd535, %rd162, %rd526;
ld.shared.u8 %rs71, [%rd535];
ld.shared.u8 %rs72, [%rd535+1];
st.shared.u8 [%rd535], %rs72;
st.shared.u8 [%rd535+1], %rs71;

BB19_94:
bar.sync 0;
and.b32 %r438, %r28, 31;
sub.s32 %r71, %r30, %r438;
add.s32 %r440, %r71, 32;
mul.wide.u32 %rd536, %r440, 8;
add.s64 %rd538, %rd160, %rd536;
mul.wide.u32 %rd539, %r71, 8;
add.s64 %rd540, %rd160, %rd539;
ld.shared.u64 %rd55, [%rd538];
ld.shared.u64 %rd56, [%rd540];
setp.ge.s64	%p77, %rd56, %rd55;
@%p77 bra BB19_96;

cvt.u64.u32	%rd541, %r71;
add.s64 %rd543, %rd162, %rd541;
ld.shared.u8 %rs73, [%rd543];
mov.u32 %r1367, 1;
setp.ne.s16	%p78, %rs73, 0;
@%p78 bra BB19_97;

BB19_96:
add.s32 %r1306, %r71, 32;
cvt.u64.u32	%rd544, %r1306;
add.s64 %rd546, %rd162, %rd544;
ld.shared.u8 %rs74, [%rd546];
setp.eq.s16	%p79, %rs74, 0;
selp.u32	%r1367, 1, 0, %p79;

BB19_97:
bfe.u32 %r452, %r28, 5, 1;
setp.ne.s32	%p80, %r1367, %r452;
@%p80 bra BB19_99;

mul.wide.u32 %rd1654, %r71, 8;
add.s32 %r1313, %r71, 32;
add.s64 %rd549, %rd161, %rd1654;
add.s64 %rd551, %rd161, %rd536;
cvt.u64.u32	%rd552, %r71;
st.shared.u64 [%rd540], %rd55;
cvt.u64.u32	%rd556, %r1313;
st.shared.u64 [%rd538], %rd56;
ld.shared.u64 %rd559, [%rd549];
ld.shared.u64 %rd560, [%rd551];
st.shared.u64 [%rd549], %rd560;
st.shared.u64 [%rd551], %rd559;
add.s64 %rd562, %rd162, %rd552;
ld.shared.u8 %rs75, [%rd562];
add.s64 %rd563, %rd162, %rd556;
ld.shared.u8 %rs76, [%rd563];
st.shared.u8 [%rd562], %rs76;
st.shared.u8 [%rd563], %rs75;

BB19_99:
bar.sync 0;
ld.shared.u64 %rd57, [%rd413];
ld.shared.u64 %rd58, [%rd415];
setp.ge.s64	%p81, %rd58, %rd57;
@%p81 bra BB19_101;

cvt.u64.u32	%rd569, %r59;
add.s64 %rd571, %rd162, %rd569;
ld.shared.u8 %rs77, [%rd571];
mov.u32 %r1368, 1;
setp.ne.s16	%p82, %rs77, 0;
@%p82 bra BB19_102;

BB19_101:
add.s32 %r1307, %r59, 16;
cvt.u64.u32	%rd572, %r1307;
add.s64 %rd574, %rd162, %rd572;
ld.shared.u8 %rs78, [%rd574];
setp.eq.s16	%p83, %rs78, 0;
selp.u32	%r1368, 1, 0, %p83;

BB19_102:
bfe.u32 %r475, %r28, 5, 1;
setp.ne.s32	%p84, %r1368, %r475;
@%p84 bra BB19_104;

add.s32 %r1312, %r59, 16;
mul.wide.u32 %rd1653, %r1312, 8;
mul.wide.u32 %rd1652, %r59, 8;
cvt.u64.u32	%rd575, %r59;
st.shared.u64 [%rd415], %rd57;
cvt.u64.u32	%rd579, %r1312;
st.shared.u64 [%rd413], %rd58;
add.s64 %rd583, %rd161, %rd1652;
ld.shared.u64 %rd584, [%rd583];
add.s64 %rd585, %rd161, %rd1653;
ld.shared.u64 %rd586, [%rd585];
st.shared.u64 [%rd583], %rd586;
st.shared.u64 [%rd585], %rd584;
add.s64 %rd588, %rd162, %rd575;
ld.shared.u8 %rs79, [%rd588];
add.s64 %rd589, %rd162, %rd579;
ld.shared.u8 %rs80, [%rd589];
st.shared.u8 [%rd588], %rs80;
st.shared.u8 [%rd589], %rs79;

BB19_104:
bar.sync 0;
ld.shared.u64 %rd59, [%rd314];
ld.shared.u64 %rd60, [%rd316];
setp.ge.s64	%p85, %rd60, %rd59;
@%p85 bra BB19_106;

cvt.u64.u32	%rd595, %r49;
add.s64 %rd597, %rd162, %rd595;
ld.shared.u8 %rs81, [%rd597];
mov.u32 %r1369, 1;
setp.ne.s16	%p86, %rs81, 0;
@%p86 bra BB19_107;

BB19_106:
add.s32 %r1316, %r49, 8;
cvt.u64.u32	%rd598, %r1316;
add.s64 %rd600, %rd162, %rd598;
ld.shared.u8 %rs82, [%rd600];
setp.eq.s16	%p87, %rs82, 0;
selp.u32	%r1369, 1, 0, %p87;

BB19_107:
bfe.u32 %r497, %r28, 5, 1;
setp.ne.s32	%p88, %r1369, %r497;
@%p88 bra BB19_109;

add.s32 %r1311, %r49, 8;
mul.wide.u32 %rd1651, %r1311, 8;
mul.wide.u32 %rd1650, %r49, 8;
cvt.u64.u32	%rd601, %r49;
st.shared.u64 [%rd316], %rd59;
cvt.u64.u32	%rd605, %r1311;
st.shared.u64 [%rd314], %rd60;
add.s64 %rd609, %rd161, %rd1650;
ld.shared.u64 %rd610, [%rd609];
add.s64 %rd611, %rd161, %rd1651;
ld.shared.u64 %rd612, [%rd611];
st.shared.u64 [%rd609], %rd612;
st.shared.u64 [%rd611], %rd610;
add.s64 %rd614, %rd162, %rd601;
ld.shared.u8 %rs83, [%rd614];
add.s64 %rd615, %rd162, %rd605;
ld.shared.u8 %rs84, [%rd615];
st.shared.u8 [%rd614], %rs84;
st.shared.u8 [%rd615], %rs83;

BB19_109:
bar.sync 0;
ld.shared.u64 %rd61, [%rd241];
ld.shared.u64 %rd62, [%rd243];
setp.ge.s64	%p89, %rd62, %rd61;
@%p89 bra BB19_111;

cvt.u64.u32	%rd621, %r41;
add.s64 %rd623, %rd162, %rd621;
ld.shared.u8 %rs85, [%rd623];
mov.u32 %r1370, 1;
setp.ne.s16	%p90, %rs85, 0;
@%p90 bra BB19_112;

BB19_111:
add.s32 %r1308, %r41, 4;
cvt.u64.u32	%rd624, %r1308;
add.s64 %rd626, %rd162, %rd624;
ld.shared.u8 %rs86, [%rd626];
setp.eq.s16	%p91, %rs86, 0;
selp.u32	%r1370, 1, 0, %p91;

BB19_112:
bfe.u32 %r519, %r28, 5, 1;
setp.ne.s32	%p92, %r1370, %r519;
@%p92 bra BB19_114;

mul.wide.u32 %rd1649, %r41, 8;
add.s32 %r1310, %r41, 4;
cvt.u64.u32	%rd627, %r41;
st.shared.u64 [%rd243], %rd61;
cvt.u64.u32	%rd631, %r1310;
st.shared.u64 [%rd241], %rd62;
add.s64 %rd635, %rd161, %rd1649;
ld.shared.u64 %rd636, [%rd635];
add.s64 %rd637, %rd161, %rd239;
ld.shared.u64 %rd638, [%rd637];
st.shared.u64 [%rd635], %rd638;
st.shared.u64 [%rd637], %rd636;
add.s64 %rd640, %rd162, %rd627;
ld.shared.u8 %rs87, [%rd640];
add.s64 %rd641, %rd162, %rd631;
ld.shared.u8 %rs88, [%rd641];
st.shared.u8 [%rd640], %rs88;
st.shared.u8 [%rd641], %rs87;

BB19_114:
bar.sync 0;
ld.shared.u64 %rd63, [%rd194];
ld.shared.u64 %rd64, [%rd196];
setp.ge.s64	%p93, %rd64, %rd63;
@%p93 bra BB19_116;

cvt.u64.u32	%rd647, %r35;
add.s64 %rd649, %rd162, %rd647;
ld.shared.u8 %rs89, [%rd649];
mov.u32 %r1371, 1;
setp.ne.s16	%p94, %rs89, 0;
@%p94 bra BB19_117;

BB19_116:
add.s32 %r1314, %r35, 2;
cvt.u64.u32	%rd650, %r1314;
add.s64 %rd652, %rd162, %rd650;
ld.shared.u8 %rs90, [%rd652];
setp.eq.s16	%p95, %rs90, 0;
selp.u32	%r1371, 1, 0, %p95;

BB19_117:
bfe.u32 %r541, %r28, 5, 1;
setp.ne.s32	%p96, %r1371, %r541;
@%p96 bra BB19_119;

add.s32 %r1309, %r35, 2;
mul.wide.u32 %rd1648, %r1309, 8;
mul.wide.u32 %rd1647, %r35, 8;
cvt.u64.u32	%rd653, %r35;
st.shared.u64 [%rd196], %rd63;
cvt.u64.u32	%rd657, %r1309;
st.shared.u64 [%rd194], %rd64;
add.s64 %rd661, %rd161, %rd1647;
ld.shared.u64 %rd662, [%rd661];
add.s64 %rd663, %rd161, %rd1648;
ld.shared.u64 %rd664, [%rd663];
st.shared.u64 [%rd661], %rd664;
st.shared.u64 [%rd663], %rd662;
add.s64 %rd666, %rd162, %rd653;
ld.shared.u8 %rs91, [%rd666];
add.s64 %rd667, %rd162, %rd657;
ld.shared.u8 %rs92, [%rd667];
st.shared.u8 [%rd666], %rs92;
st.shared.u8 [%rd667], %rs91;

BB19_119:
bar.sync 0;
ld.shared.u64 %rd65, [%rd174+8];
ld.shared.u64 %rd66, [%rd174];
setp.ge.s64	%p97, %rd66, %rd65;
@%p97 bra BB19_121;

cvt.u64.u32	%rd671, %r30;
add.s64 %rd673, %rd162, %rd671;
ld.shared.u8 %rs93, [%rd673];
mov.u32 %r1372, 1;
setp.ne.s16	%p98, %rs93, 0;
@%p98 bra BB19_122;

BB19_121:
cvt.u64.u32	%rd674, %r30;
add.s64 %rd676, %rd162, %rd674;
ld.shared.u8 %rs94, [%rd676+1];
setp.eq.s16	%p99, %rs94, 0;
selp.u32	%r1372, 1, 0, %p99;

BB19_122:
bfe.u32 %r555, %r28, 5, 1;
setp.ne.s32	%p100, %r1372, %r555;
@%p100 bra BB19_124;

mul.wide.u32 %rd1646, %r30, 8;
cvt.u64.u32	%rd677, %r30;
st.shared.u64 [%rd174], %rd65;
st.shared.u64 [%rd174+8], %rd66;
add.s64 %rd682, %rd161, %rd1646;
ld.shared.u64 %rd683, [%rd682];
ld.shared.u64 %rd684, [%rd682+8];
st.shared.u64 [%rd682], %rd684;
st.shared.u64 [%rd682+8], %rd683;
add.s64 %rd686, %rd162, %rd677;
ld.shared.u8 %rs95, [%rd686];
ld.shared.u8 %rs96, [%rd686+1];
st.shared.u8 [%rd686], %rs96;
st.shared.u8 [%rd686+1], %rs95;

BB19_124:
bar.sync 0;
mov.u64 %rd1645, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r558, %r28, 63;
sub.s32 %r85, %r30, %r558;
add.s32 %r560, %r85, 64;
mul.wide.u32 %rd687, %r560, 8;
add.s64 %rd689, %rd1645, %rd687;
mul.wide.u32 %rd690, %r85, 8;
add.s64 %rd691, %rd1645, %rd690;
ld.shared.u64 %rd67, [%rd689];
ld.shared.u64 %rd68, [%rd691];
setp.ge.s64	%p101, %rd68, %rd67;
@%p101 bra BB19_126;

cvt.u64.u32	%rd692, %r85;
add.s64 %rd694, %rd162, %rd692;
ld.shared.u8 %rs97, [%rd694];
mov.u32 %r1373, 1;
setp.ne.s16	%p102, %rs97, 0;
@%p102 bra BB19_127;

BB19_126:
add.s32 %r1322, %r85, 64;
cvt.u64.u32	%rd695, %r1322;
add.s64 %rd697, %rd162, %rd695;
ld.shared.u8 %rs98, [%rd697];
setp.eq.s16	%p103, %rs98, 0;
selp.u32	%r1373, 1, 0, %p103;

BB19_127:
bfe.u32 %r572, %r28, 6, 1;
setp.ne.s32	%p104, %r1373, %r572;
@%p104 bra BB19_129;

add.s32 %r1323, %r85, 64;
mul.wide.u32 %rd1667, %r1323, 8;
mul.wide.u32 %rd1641, %r85, 8;
add.s64 %rd700, %rd161, %rd1641;
add.s64 %rd702, %rd161, %rd1667;
cvt.u64.u32	%rd703, %r85;
st.shared.u64 [%rd691], %rd67;
cvt.u64.u32	%rd707, %r1323;
st.shared.u64 [%rd689], %rd68;
ld.shared.u64 %rd710, [%rd700];
ld.shared.u64 %rd711, [%rd702];
st.shared.u64 [%rd700], %rd711;
st.shared.u64 [%rd702], %rd710;
add.s64 %rd713, %rd162, %rd703;
ld.shared.u8 %rs99, [%rd713];
add.s64 %rd714, %rd162, %rd707;
ld.shared.u8 %rs100, [%rd714];
st.shared.u8 [%rd713], %rs100;
st.shared.u8 [%rd714], %rs99;

BB19_129:
bar.sync 0;
ld.shared.u64 %rd69, [%rd538];
ld.shared.u64 %rd70, [%rd540];
setp.ge.s64	%p105, %rd70, %rd69;
@%p105 bra BB19_131;

cvt.u64.u32	%rd720, %r71;
add.s64 %rd722, %rd162, %rd720;
ld.shared.u8 %rs101, [%rd722];
mov.u32 %r1374, 1;
setp.ne.s16	%p106, %rs101, 0;
@%p106 bra BB19_132;

BB19_131:
add.s32 %r1292, %r71, 32;
cvt.u64.u32	%rd723, %r1292;
add.s64 %rd725, %rd162, %rd723;
ld.shared.u8 %rs102, [%rd725];
setp.eq.s16	%p107, %rs102, 0;
selp.u32	%r1374, 1, 0, %p107;

BB19_132:
bfe.u32 %r595, %r28, 6, 1;
setp.ne.s32	%p108, %r1374, %r595;
@%p108 bra BB19_134;

add.s32 %r1318, %r71, 32;
mul.wide.u32 %rd1662, %r1318, 8;
mul.wide.u32 %rd1640, %r71, 8;
add.s32 %r1299, %r71, 32;
cvt.u64.u32	%rd726, %r71;
st.shared.u64 [%rd540], %rd69;
cvt.u64.u32	%rd730, %r1299;
st.shared.u64 [%rd538], %rd70;
add.s64 %rd734, %rd161, %rd1640;
ld.shared.u64 %rd735, [%rd734];
add.s64 %rd736, %rd161, %rd1662;
ld.shared.u64 %rd737, [%rd736];
st.shared.u64 [%rd734], %rd737;
st.shared.u64 [%rd736], %rd735;
add.s64 %rd739, %rd162, %rd726;
ld.shared.u8 %rs103, [%rd739];
add.s64 %rd740, %rd162, %rd730;
ld.shared.u8 %rs104, [%rd740];
st.shared.u8 [%rd739], %rs104;
st.shared.u8 [%rd740], %rs103;

BB19_134:
bar.sync 0;
ld.shared.u64 %rd71, [%rd413];
ld.shared.u64 %rd72, [%rd415];
setp.ge.s64	%p109, %rd72, %rd71;
@%p109 bra BB19_136;

cvt.u64.u32	%rd746, %r59;
add.s64 %rd748, %rd162, %rd746;
ld.shared.u8 %rs105, [%rd748];
mov.u32 %r1375, 1;
setp.ne.s16	%p110, %rs105, 0;
@%p110 bra BB19_137;

BB19_136:
add.s32 %r1293, %r59, 16;
cvt.u64.u32	%rd749, %r1293;
add.s64 %rd751, %rd162, %rd749;
ld.shared.u8 %rs106, [%rd751];
setp.eq.s16	%p111, %rs106, 0;
selp.u32	%r1375, 1, 0, %p111;

BB19_137:
bfe.u32 %r617, %r28, 6, 1;
setp.ne.s32	%p112, %r1375, %r617;
@%p112 bra BB19_139;

add.s32 %r1298, %r59, 16;
mul.wide.u32 %rd1639, %r1298, 8;
mul.wide.u32 %rd1638, %r59, 8;
cvt.u64.u32	%rd752, %r59;
st.shared.u64 [%rd415], %rd71;
cvt.u64.u32	%rd756, %r1298;
st.shared.u64 [%rd413], %rd72;
add.s64 %rd760, %rd161, %rd1638;
ld.shared.u64 %rd761, [%rd760];
add.s64 %rd762, %rd161, %rd1639;
ld.shared.u64 %rd763, [%rd762];
st.shared.u64 [%rd760], %rd763;
st.shared.u64 [%rd762], %rd761;
add.s64 %rd765, %rd162, %rd752;
ld.shared.u8 %rs107, [%rd765];
add.s64 %rd766, %rd162, %rd756;
ld.shared.u8 %rs108, [%rd766];
st.shared.u8 [%rd765], %rs108;
st.shared.u8 [%rd766], %rs107;

BB19_139:
bar.sync 0;
ld.shared.u64 %rd73, [%rd314];
ld.shared.u64 %rd74, [%rd316];
setp.ge.s64	%p113, %rd74, %rd73;
@%p113 bra BB19_141;

cvt.u64.u32	%rd772, %r49;
add.s64 %rd774, %rd162, %rd772;
ld.shared.u8 %rs109, [%rd774];
mov.u32 %r1376, 1;
setp.ne.s16	%p114, %rs109, 0;
@%p114 bra BB19_142;

BB19_141:
add.s32 %r1317, %r49, 8;
cvt.u64.u32	%rd775, %r1317;
add.s64 %rd777, %rd162, %rd775;
ld.shared.u8 %rs110, [%rd777];
setp.eq.s16	%p115, %rs110, 0;
selp.u32	%r1376, 1, 0, %p115;

BB19_142:
bfe.u32 %r639, %r28, 6, 1;
setp.ne.s32	%p116, %r1376, %r639;
@%p116 bra BB19_144;

add.s32 %r1297, %r49, 8;
mul.wide.u32 %rd1637, %r1297, 8;
mul.wide.u32 %rd1636, %r49, 8;
cvt.u64.u32	%rd778, %r49;
st.shared.u64 [%rd316], %rd73;
cvt.u64.u32	%rd782, %r1297;
st.shared.u64 [%rd314], %rd74;
add.s64 %rd786, %rd161, %rd1636;
ld.shared.u64 %rd787, [%rd786];
add.s64 %rd788, %rd161, %rd1637;
ld.shared.u64 %rd789, [%rd788];
st.shared.u64 [%rd786], %rd789;
st.shared.u64 [%rd788], %rd787;
add.s64 %rd791, %rd162, %rd778;
ld.shared.u8 %rs111, [%rd791];
add.s64 %rd792, %rd162, %rd782;
ld.shared.u8 %rs112, [%rd792];
st.shared.u8 [%rd791], %rs112;
st.shared.u8 [%rd792], %rs111;

BB19_144:
bar.sync 0;
ld.shared.u64 %rd75, [%rd241];
ld.shared.u64 %rd76, [%rd243];
setp.ge.s64	%p117, %rd76, %rd75;
@%p117 bra BB19_146;

cvt.u64.u32	%rd798, %r41;
add.s64 %rd800, %rd162, %rd798;
ld.shared.u8 %rs113, [%rd800];
mov.u32 %r1377, 1;
setp.ne.s16	%p118, %rs113, 0;
@%p118 bra BB19_147;

BB19_146:
add.s32 %r1294, %r41, 4;
cvt.u64.u32	%rd801, %r1294;
add.s64 %rd803, %rd162, %rd801;
ld.shared.u8 %rs114, [%rd803];
setp.eq.s16	%p119, %rs114, 0;
selp.u32	%r1377, 1, 0, %p119;

BB19_147:
bfe.u32 %r661, %r28, 6, 1;
setp.ne.s32	%p120, %r1377, %r661;
@%p120 bra BB19_149;

add.s32 %r1319, %r41, 4;
mul.wide.u32 %rd1663, %r1319, 8;
mul.wide.u32 %rd1635, %r41, 8;
add.s32 %r1296, %r41, 4;
cvt.u64.u32	%rd804, %r41;
st.shared.u64 [%rd243], %rd75;
cvt.u64.u32	%rd808, %r1296;
st.shared.u64 [%rd241], %rd76;
add.s64 %rd812, %rd161, %rd1635;
ld.shared.u64 %rd813, [%rd812];
add.s64 %rd814, %rd161, %rd1663;
ld.shared.u64 %rd815, [%rd814];
st.shared.u64 [%rd812], %rd815;
st.shared.u64 [%rd814], %rd813;
add.s64 %rd817, %rd162, %rd804;
ld.shared.u8 %rs115, [%rd817];
add.s64 %rd818, %rd162, %rd808;
ld.shared.u8 %rs116, [%rd818];
st.shared.u8 [%rd817], %rs116;
st.shared.u8 [%rd818], %rs115;

BB19_149:
bar.sync 0;
ld.shared.u64 %rd77, [%rd194];
ld.shared.u64 %rd78, [%rd196];
setp.ge.s64	%p121, %rd78, %rd77;
@%p121 bra BB19_151;

cvt.u64.u32	%rd824, %r35;
add.s64 %rd826, %rd162, %rd824;
ld.shared.u8 %rs117, [%rd826];
mov.u32 %r1378, 1;
setp.ne.s16	%p122, %rs117, 0;
@%p122 bra BB19_152;

BB19_151:
add.s32 %r1315, %r35, 2;
cvt.u64.u32	%rd827, %r1315;
add.s64 %rd829, %rd162, %rd827;
ld.shared.u8 %rs118, [%rd829];
setp.eq.s16	%p123, %rs118, 0;
selp.u32	%r1378, 1, 0, %p123;

BB19_152:
bfe.u32 %r683, %r28, 6, 1;
setp.ne.s32	%p124, %r1378, %r683;
@%p124 bra BB19_154;

add.s32 %r1295, %r35, 2;
mul.wide.u32 %rd1634, %r1295, 8;
mul.wide.u32 %rd1633, %r35, 8;
cvt.u64.u32	%rd830, %r35;
st.shared.u64 [%rd196], %rd77;
cvt.u64.u32	%rd834, %r1295;
st.shared.u64 [%rd194], %rd78;
add.s64 %rd838, %rd161, %rd1633;
ld.shared.u64 %rd839, [%rd838];
add.s64 %rd840, %rd161, %rd1634;
ld.shared.u64 %rd841, [%rd840];
st.shared.u64 [%rd838], %rd841;
st.shared.u64 [%rd840], %rd839;
add.s64 %rd843, %rd162, %rd830;
ld.shared.u8 %rs119, [%rd843];
add.s64 %rd844, %rd162, %rd834;
ld.shared.u8 %rs120, [%rd844];
st.shared.u8 [%rd843], %rs120;
st.shared.u8 [%rd844], %rs119;

BB19_154:
bar.sync 0;
ld.shared.u64 %rd79, [%rd174+8];
ld.shared.u64 %rd80, [%rd174];
setp.ge.s64	%p125, %rd80, %rd79;
@%p125 bra BB19_156;

cvt.u64.u32	%rd848, %r30;
add.s64 %rd850, %rd162, %rd848;
ld.shared.u8 %rs121, [%rd850];
mov.u32 %r1379, 1;
setp.ne.s16	%p126, %rs121, 0;
@%p126 bra BB19_157;

BB19_156:
cvt.u64.u32	%rd851, %r30;
add.s64 %rd853, %rd162, %rd851;
ld.shared.u8 %rs122, [%rd853+1];
setp.eq.s16	%p127, %rs122, 0;
selp.u32	%r1379, 1, 0, %p127;

BB19_157:
bfe.u32 %r697, %r28, 6, 1;
setp.ne.s32	%p128, %r1379, %r697;
@%p128 bra BB19_159;

mul.wide.u32 %rd1632, %r30, 8;
cvt.u64.u32	%rd854, %r30;
st.shared.u64 [%rd174], %rd79;
st.shared.u64 [%rd174+8], %rd80;
add.s64 %rd859, %rd161, %rd1632;
ld.shared.u64 %rd860, [%rd859];
ld.shared.u64 %rd861, [%rd859+8];
st.shared.u64 [%rd859], %rd861;
st.shared.u64 [%rd859+8], %rd860;
add.s64 %rd863, %rd162, %rd854;
ld.shared.u8 %rs123, [%rd863];
ld.shared.u8 %rs124, [%rd863+1];
st.shared.u8 [%rd863], %rs124;
st.shared.u8 [%rd863+1], %rs123;

BB19_159:
bar.sync 0;
mov.u64 %rd1631, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r700, %r28, 127;
sub.s32 %r101, %r30, %r700;
add.s32 %r702, %r101, 128;
mul.wide.u32 %rd864, %r702, 8;
add.s64 %rd866, %rd1631, %rd864;
mul.wide.u32 %rd867, %r101, 8;
add.s64 %rd868, %rd1631, %rd867;
ld.shared.u64 %rd81, [%rd866];
ld.shared.u64 %rd82, [%rd868];
setp.ge.s64	%p129, %rd82, %rd81;
@%p129 bra BB19_161;

cvt.u64.u32	%rd869, %r101;
add.s64 %rd871, %rd162, %rd869;
ld.shared.u8 %rs125, [%rd871];
mov.u32 %r1380, 1;
setp.ne.s16	%p130, %rs125, 0;
@%p130 bra BB19_162;

BB19_161:
add.s32 %r1305, %r101, 128;
cvt.u64.u32	%rd872, %r1305;
add.s64 %rd874, %rd162, %rd872;
ld.shared.u8 %rs126, [%rd874];
setp.eq.s16	%p131, %rs126, 0;
selp.u32	%r1380, 1, 0, %p131;

BB19_162:
bfe.u32 %r714, %r28, 7, 1;
setp.ne.s32	%p132, %r1380, %r714;
@%p132 bra BB19_164;

add.s32 %r1304, %r101, 128;
mul.wide.u32 %rd1644, %r1304, 8;
mul.wide.u32 %rd1630, %r101, 8;
add.s64 %rd877, %rd161, %rd1630;
add.s64 %rd879, %rd161, %rd1644;
cvt.u64.u32	%rd880, %r101;
st.shared.u64 [%rd868], %rd81;
cvt.u64.u32	%rd884, %r1304;
st.shared.u64 [%rd866], %rd82;
ld.shared.u64 %rd887, [%rd877];
ld.shared.u64 %rd888, [%rd879];
st.shared.u64 [%rd877], %rd888;
st.shared.u64 [%rd879], %rd887;
add.s64 %rd890, %rd162, %rd880;
ld.shared.u8 %rs127, [%rd890];
add.s64 %rd891, %rd162, %rd884;
ld.shared.u8 %rs128, [%rd891];
st.shared.u8 [%rd890], %rs128;
st.shared.u8 [%rd891], %rs127;

BB19_164:
bar.sync 0;
ld.shared.u64 %rd83, [%rd689];
ld.shared.u64 %rd84, [%rd691];
setp.ge.s64	%p133, %rd84, %rd83;
@%p133 bra BB19_166;

cvt.u64.u32	%rd897, %r85;
add.s64 %rd899, %rd162, %rd897;
ld.shared.u8 %rs129, [%rd899];
mov.u32 %r1381, 1;
setp.ne.s16	%p134, %rs129, 0;
@%p134 bra BB19_167;

BB19_166:
add.s32 %r1300, %r85, 64;
cvt.u64.u32	%rd900, %r1300;
add.s64 %rd902, %rd162, %rd900;
ld.shared.u8 %rs130, [%rd902];
setp.eq.s16	%p135, %rs130, 0;
selp.u32	%r1381, 1, 0, %p135;

BB19_167:
bfe.u32 %r737, %r28, 7, 1;
setp.ne.s32	%p136, %r1381, %r737;
@%p136 bra BB19_169;

add.s32 %r1303, %r85, 64;
mul.wide.u32 %rd1643, %r1303, 8;
mul.wide.u32 %rd1629, %r85, 8;
cvt.u64.u32	%rd903, %r85;
st.shared.u64 [%rd691], %rd83;
cvt.u64.u32	%rd907, %r1303;
st.shared.u64 [%rd689], %rd84;
add.s64 %rd911, %rd161, %rd1629;
ld.shared.u64 %rd912, [%rd911];
add.s64 %rd913, %rd161, %rd1643;
ld.shared.u64 %rd914, [%rd913];
st.shared.u64 [%rd911], %rd914;
st.shared.u64 [%rd913], %rd912;
add.s64 %rd916, %rd162, %rd903;
ld.shared.u8 %rs131, [%rd916];
add.s64 %rd917, %rd162, %rd907;
ld.shared.u8 %rs132, [%rd917];
st.shared.u8 [%rd916], %rs132;
st.shared.u8 [%rd917], %rs131;

BB19_169:
bar.sync 0;
ld.shared.u64 %rd85, [%rd538];
ld.shared.u64 %rd86, [%rd540];
setp.ge.s64	%p137, %rd86, %rd85;
@%p137 bra BB19_171;

cvt.u64.u32	%rd923, %r71;
add.s64 %rd925, %rd162, %rd923;
ld.shared.u8 %rs133, [%rd925];
mov.u32 %r1382, 1;
setp.ne.s16	%p138, %rs133, 0;
@%p138 bra BB19_172;

BB19_171:
add.s32 %r1283, %r71, 32;
cvt.u64.u32	%rd926, %r1283;
add.s64 %rd928, %rd162, %rd926;
ld.shared.u8 %rs134, [%rd928];
setp.eq.s16	%p139, %rs134, 0;
selp.u32	%r1382, 1, 0, %p139;

BB19_172:
bfe.u32 %r759, %r28, 7, 1;
setp.ne.s32	%p140, %r1382, %r759;
@%p140 bra BB19_174;

add.s32 %r1291, %r71, 32;
mul.wide.u32 %rd1628, %r1291, 8;
mul.wide.u32 %rd1627, %r71, 8;
cvt.u64.u32	%rd929, %r71;
st.shared.u64 [%rd540], %rd85;
cvt.u64.u32	%rd933, %r1291;
st.shared.u64 [%rd538], %rd86;
add.s64 %rd937, %rd161, %rd1627;
ld.shared.u64 %rd938, [%rd937];
add.s64 %rd939, %rd161, %rd1628;
ld.shared.u64 %rd940, [%rd939];
st.shared.u64 [%rd937], %rd940;
st.shared.u64 [%rd939], %rd938;
add.s64 %rd942, %rd162, %rd929;
ld.shared.u8 %rs135, [%rd942];
add.s64 %rd943, %rd162, %rd933;
ld.shared.u8 %rs136, [%rd943];
st.shared.u8 [%rd942], %rs136;
st.shared.u8 [%rd943], %rs135;

BB19_174:
bar.sync 0;
ld.shared.u64 %rd87, [%rd413];
ld.shared.u64 %rd88, [%rd415];
setp.ge.s64	%p141, %rd88, %rd87;
@%p141 bra BB19_176;

cvt.u64.u32	%rd949, %r59;
add.s64 %rd951, %rd162, %rd949;
ld.shared.u8 %rs137, [%rd951];
mov.u32 %r1383, 1;
setp.ne.s16	%p142, %rs137, 0;
@%p142 bra BB19_177;

BB19_176:
add.s32 %r1284, %r59, 16;
cvt.u64.u32	%rd952, %r1284;
add.s64 %rd954, %rd162, %rd952;
ld.shared.u8 %rs138, [%rd954];
setp.eq.s16	%p143, %rs138, 0;
selp.u32	%r1383, 1, 0, %p143;

BB19_177:
bfe.u32 %r781, %r28, 7, 1;
setp.ne.s32	%p144, %r1383, %r781;
@%p144 bra BB19_179;

add.s32 %r1290, %r59, 16;
mul.wide.u32 %rd1626, %r1290, 8;
mul.wide.u32 %rd1625, %r59, 8;
cvt.u64.u32	%rd955, %r59;
st.shared.u64 [%rd415], %rd87;
cvt.u64.u32	%rd959, %r1290;
st.shared.u64 [%rd413], %rd88;
add.s64 %rd963, %rd161, %rd1625;
ld.shared.u64 %rd964, [%rd963];
add.s64 %rd965, %rd161, %rd1626;
ld.shared.u64 %rd966, [%rd965];
st.shared.u64 [%rd963], %rd966;
st.shared.u64 [%rd965], %rd964;
add.s64 %rd968, %rd162, %rd955;
ld.shared.u8 %rs139, [%rd968];
add.s64 %rd969, %rd162, %rd959;
ld.shared.u8 %rs140, [%rd969];
st.shared.u8 [%rd968], %rs140;
st.shared.u8 [%rd969], %rs139;

BB19_179:
bar.sync 0;
ld.shared.u64 %rd89, [%rd314];
ld.shared.u64 %rd90, [%rd316];
setp.ge.s64	%p145, %rd90, %rd89;
@%p145 bra BB19_181;

cvt.u64.u32	%rd975, %r49;
add.s64 %rd977, %rd162, %rd975;
ld.shared.u8 %rs141, [%rd977];
mov.u32 %r1384, 1;
setp.ne.s16	%p146, %rs141, 0;
@%p146 bra BB19_182;

BB19_181:
add.s32 %r1285, %r49, 8;
cvt.u64.u32	%rd978, %r1285;
add.s64 %rd980, %rd162, %rd978;
ld.shared.u8 %rs142, [%rd980];
setp.eq.s16	%p147, %rs142, 0;
selp.u32	%r1384, 1, 0, %p147;

BB19_182:
bfe.u32 %r803, %r28, 7, 1;
setp.ne.s32	%p148, %r1384, %r803;
@%p148 bra BB19_184;

add.s32 %r1289, %r49, 8;
mul.wide.u32 %rd1624, %r1289, 8;
mul.wide.u32 %rd1623, %r49, 8;
cvt.u64.u32	%rd981, %r49;
st.shared.u64 [%rd316], %rd89;
cvt.u64.u32	%rd985, %r1289;
st.shared.u64 [%rd314], %rd90;
add.s64 %rd989, %rd161, %rd1623;
ld.shared.u64 %rd990, [%rd989];
add.s64 %rd991, %rd161, %rd1624;
ld.shared.u64 %rd992, [%rd991];
st.shared.u64 [%rd989], %rd992;
st.shared.u64 [%rd991], %rd990;
add.s64 %rd994, %rd162, %rd981;
ld.shared.u8 %rs143, [%rd994];
add.s64 %rd995, %rd162, %rd985;
ld.shared.u8 %rs144, [%rd995];
st.shared.u8 [%rd994], %rs144;
st.shared.u8 [%rd995], %rs143;

BB19_184:
bar.sync 0;
ld.shared.u64 %rd91, [%rd241];
ld.shared.u64 %rd92, [%rd243];
setp.ge.s64	%p149, %rd92, %rd91;
@%p149 bra BB19_186;

cvt.u64.u32	%rd1001, %r41;
add.s64 %rd1003, %rd162, %rd1001;
ld.shared.u8 %rs145, [%rd1003];
mov.u32 %r1385, 1;
setp.ne.s16	%p150, %rs145, 0;
@%p150 bra BB19_187;

BB19_186:
add.s32 %r1286, %r41, 4;
cvt.u64.u32	%rd1004, %r1286;
add.s64 %rd1006, %rd162, %rd1004;
ld.shared.u8 %rs146, [%rd1006];
setp.eq.s16	%p151, %rs146, 0;
selp.u32	%r1385, 1, 0, %p151;

BB19_187:
bfe.u32 %r825, %r28, 7, 1;
setp.ne.s32	%p152, %r1385, %r825;
@%p152 bra BB19_189;

add.s32 %r1302, %r41, 4;
mul.wide.u32 %rd1642, %r1302, 8;
mul.wide.u32 %rd1622, %r41, 8;
add.s32 %r1288, %r41, 4;
cvt.u64.u32	%rd1007, %r41;
st.shared.u64 [%rd243], %rd91;
cvt.u64.u32	%rd1011, %r1288;
st.shared.u64 [%rd241], %rd92;
add.s64 %rd1015, %rd161, %rd1622;
ld.shared.u64 %rd1016, [%rd1015];
add.s64 %rd1017, %rd161, %rd1642;
ld.shared.u64 %rd1018, [%rd1017];
st.shared.u64 [%rd1015], %rd1018;
st.shared.u64 [%rd1017], %rd1016;
add.s64 %rd1020, %rd162, %rd1007;
ld.shared.u8 %rs147, [%rd1020];
add.s64 %rd1021, %rd162, %rd1011;
ld.shared.u8 %rs148, [%rd1021];
st.shared.u8 [%rd1020], %rs148;
st.shared.u8 [%rd1021], %rs147;

BB19_189:
bar.sync 0;
ld.shared.u64 %rd93, [%rd194];
ld.shared.u64 %rd94, [%rd196];
setp.ge.s64	%p153, %rd94, %rd93;
@%p153 bra BB19_191;

cvt.u64.u32	%rd1027, %r35;
add.s64 %rd1029, %rd162, %rd1027;
ld.shared.u8 %rs149, [%rd1029];
mov.u32 %r1386, 1;
setp.ne.s16	%p154, %rs149, 0;
@%p154 bra BB19_192;

BB19_191:
add.s32 %r1301, %r35, 2;
cvt.u64.u32	%rd1030, %r1301;
add.s64 %rd1032, %rd162, %rd1030;
ld.shared.u8 %rs150, [%rd1032];
setp.eq.s16	%p155, %rs150, 0;
selp.u32	%r1386, 1, 0, %p155;

BB19_192:
bfe.u32 %r847, %r28, 7, 1;
setp.ne.s32	%p156, %r1386, %r847;
@%p156 bra BB19_194;

add.s32 %r1287, %r35, 2;
mul.wide.u32 %rd1621, %r1287, 8;
mul.wide.u32 %rd1620, %r35, 8;
cvt.u64.u32	%rd1033, %r35;
st.shared.u64 [%rd196], %rd93;
cvt.u64.u32	%rd1037, %r1287;
st.shared.u64 [%rd194], %rd94;
add.s64 %rd1041, %rd161, %rd1620;
ld.shared.u64 %rd1042, [%rd1041];
add.s64 %rd1043, %rd161, %rd1621;
ld.shared.u64 %rd1044, [%rd1043];
st.shared.u64 [%rd1041], %rd1044;
st.shared.u64 [%rd1043], %rd1042;
add.s64 %rd1046, %rd162, %rd1033;
ld.shared.u8 %rs151, [%rd1046];
add.s64 %rd1047, %rd162, %rd1037;
ld.shared.u8 %rs152, [%rd1047];
st.shared.u8 [%rd1046], %rs152;
st.shared.u8 [%rd1047], %rs151;

BB19_194:
bar.sync 0;
ld.shared.u64 %rd95, [%rd174+8];
ld.shared.u64 %rd96, [%rd174];
setp.ge.s64	%p157, %rd96, %rd95;
@%p157 bra BB19_196;

cvt.u64.u32	%rd1051, %r30;
add.s64 %rd1053, %rd162, %rd1051;
ld.shared.u8 %rs153, [%rd1053];
mov.u32 %r1387, 1;
setp.ne.s16	%p158, %rs153, 0;
@%p158 bra BB19_197;

BB19_196:
cvt.u64.u32	%rd1054, %r30;
add.s64 %rd1056, %rd162, %rd1054;
ld.shared.u8 %rs154, [%rd1056+1];
setp.eq.s16	%p159, %rs154, 0;
selp.u32	%r1387, 1, 0, %p159;

BB19_197:
bfe.u32 %r861, %r28, 7, 1;
setp.ne.s32	%p160, %r1387, %r861;
@%p160 bra BB19_199;

mul.wide.u32 %rd1619, %r30, 8;
cvt.u64.u32	%rd1057, %r30;
st.shared.u64 [%rd174], %rd95;
st.shared.u64 [%rd174+8], %rd96;
add.s64 %rd1062, %rd161, %rd1619;
ld.shared.u64 %rd1063, [%rd1062];
ld.shared.u64 %rd1064, [%rd1062+8];
st.shared.u64 [%rd1062], %rd1064;
st.shared.u64 [%rd1062+8], %rd1063;
add.s64 %rd1066, %rd162, %rd1057;
ld.shared.u8 %rs155, [%rd1066];
ld.shared.u8 %rs156, [%rd1066+1];
st.shared.u8 [%rd1066], %rs156;
st.shared.u8 [%rd1066+1], %rs155;

BB19_199:
bar.sync 0;
mov.u64 %rd1618, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r864, %r28, 255;
sub.s32 %r119, %r30, %r864;
add.s32 %r866, %r119, 256;
mul.wide.u32 %rd1067, %r866, 8;
add.s64 %rd1069, %rd1618, %rd1067;
mul.wide.u32 %rd1070, %r119, 8;
add.s64 %rd1071, %rd1618, %rd1070;
ld.shared.u64 %rd97, [%rd1069];
ld.shared.u64 %rd98, [%rd1071];
setp.ge.s64	%p161, %rd98, %rd97;
@%p161 bra BB19_201;

cvt.u64.u32	%rd1072, %r119;
add.s64 %rd1074, %rd162, %rd1072;
ld.shared.u8 %rs157, [%rd1074];
mov.u32 %r1388, 1;
setp.ne.s16	%p162, %rs157, 0;
@%p162 bra BB19_202;

BB19_201:
add.s32 %r1320, %r119, 256;
cvt.u64.u32	%rd1075, %r1320;
add.s64 %rd1077, %rd162, %rd1075;
ld.shared.u8 %rs158, [%rd1077];
setp.eq.s16	%p163, %rs158, 0;
selp.u32	%r1388, 1, 0, %p163;

BB19_202:
mov.u32 %r1330, %tid.x;
bfe.u32 %r878, %r1330, 8, 1;
setp.ne.s32	%p164, %r1388, %r878;
@%p164 bra BB19_204;

mul.wide.u32 %rd1679, %r119, 8;
mov.u64 %rd1678, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1677, %rd1678, %rd1679;
add.s32 %r1321, %r119, 256;
mul.wide.u32 %rd1664, %r1321, 8;
mul.wide.u32 %rd1609, %r119, 8;
add.s64 %rd1080, %rd161, %rd1609;
add.s64 %rd1082, %rd161, %rd1664;
cvt.u64.u32	%rd1083, %r119;
st.shared.u64 [%rd1677], %rd97;
cvt.u64.u32	%rd1087, %r1321;
st.shared.u64 [%rd1069], %rd98;
ld.shared.u64 %rd1090, [%rd1080];
ld.shared.u64 %rd1091, [%rd1082];
st.shared.u64 [%rd1080], %rd1091;
st.shared.u64 [%rd1082], %rd1090;
add.s64 %rd1093, %rd162, %rd1083;
ld.shared.u8 %rs159, [%rd1093];
add.s64 %rd1094, %rd162, %rd1087;
ld.shared.u8 %rs160, [%rd1094];
st.shared.u8 [%rd1093], %rs160;
st.shared.u8 [%rd1094], %rs159;

BB19_204:
bar.sync 0;
ld.shared.u64 %rd99, [%rd866];
ld.shared.u64 %rd100, [%rd868];
setp.ge.s64	%p165, %rd100, %rd99;
@%p165 bra BB19_206;

cvt.u64.u32	%rd1100, %r101;
add.s64 %rd1102, %rd162, %rd1100;
ld.shared.u8 %rs161, [%rd1102];
mov.u32 %r1389, 1;
setp.ne.s16	%p166, %rs161, 0;
@%p166 bra BB19_207;

BB19_206:
add.s32 %r1275, %r101, 128;
cvt.u64.u32	%rd1103, %r1275;
add.s64 %rd1105, %rd162, %rd1103;
ld.shared.u8 %rs162, [%rd1105];
setp.eq.s16	%p167, %rs162, 0;
selp.u32	%r1389, 1, 0, %p167;

BB19_207:
mov.u32 %r1331, %tid.x;
bfe.u32 %r901, %r1331, 8, 1;
setp.ne.s32	%p168, %r1389, %r901;
@%p168 bra BB19_209;

add.s32 %r1277, %r101, 128;
mul.wide.u32 %rd1613, %r1277, 8;
mul.wide.u32 %rd1608, %r101, 8;
cvt.u64.u32	%rd1106, %r101;
st.shared.u64 [%rd868], %rd99;
cvt.u64.u32	%rd1110, %r1277;
st.shared.u64 [%rd866], %rd100;
add.s64 %rd1114, %rd161, %rd1608;
ld.shared.u64 %rd1115, [%rd1114];
add.s64 %rd1116, %rd161, %rd1613;
ld.shared.u64 %rd1117, [%rd1116];
st.shared.u64 [%rd1114], %rd1117;
st.shared.u64 [%rd1116], %rd1115;
add.s64 %rd1119, %rd162, %rd1106;
ld.shared.u8 %rs163, [%rd1119];
add.s64 %rd1120, %rd162, %rd1110;
ld.shared.u8 %rs164, [%rd1120];
st.shared.u8 [%rd1119], %rs164;
st.shared.u8 [%rd1120], %rs163;

BB19_209:
bar.sync 0;
ld.shared.u64 %rd101, [%rd689];
ld.shared.u64 %rd102, [%rd691];
setp.ge.s64	%p169, %rd102, %rd101;
@%p169 bra BB19_211;

cvt.u64.u32	%rd1126, %r85;
add.s64 %rd1128, %rd162, %rd1126;
ld.shared.u8 %rs165, [%rd1128];
mov.u32 %r1390, 1;
setp.ne.s16	%p170, %rs165, 0;
@%p170 bra BB19_212;

BB19_211:
add.s32 %r1263, %r85, 64;
cvt.u64.u32	%rd1129, %r1263;
add.s64 %rd1131, %rd162, %rd1129;
ld.shared.u8 %rs166, [%rd1131];
setp.eq.s16	%p171, %rs166, 0;
selp.u32	%r1390, 1, 0, %p171;

BB19_212:
mov.u32 %r1327, %tid.x;
bfe.u32 %r923, %r1327, 8, 1;
setp.ne.s32	%p172, %r1390, %r923;
@%p172 bra BB19_214;

add.s32 %r1274, %r85, 64;
mul.wide.u32 %rd1607, %r1274, 8;
mul.wide.u32 %rd1606, %r85, 8;
cvt.u64.u32	%rd1132, %r85;
st.shared.u64 [%rd691], %rd101;
cvt.u64.u32	%rd1136, %r1274;
st.shared.u64 [%rd689], %rd102;
add.s64 %rd1140, %rd161, %rd1606;
ld.shared.u64 %rd1141, [%rd1140];
add.s64 %rd1142, %rd161, %rd1607;
ld.shared.u64 %rd1143, [%rd1142];
st.shared.u64 [%rd1140], %rd1143;
st.shared.u64 [%rd1142], %rd1141;
add.s64 %rd1145, %rd162, %rd1132;
ld.shared.u8 %rs167, [%rd1145];
add.s64 %rd1146, %rd162, %rd1136;
ld.shared.u8 %rs168, [%rd1146];
st.shared.u8 [%rd1145], %rs168;
st.shared.u8 [%rd1146], %rs167;

BB19_214:
bar.sync 0;
ld.shared.u64 %rd103, [%rd538];
ld.shared.u64 %rd104, [%rd540];
setp.ge.s64	%p173, %rd104, %rd103;
@%p173 bra BB19_216;

cvt.u64.u32	%rd1152, %r71;
add.s64 %rd1154, %rd162, %rd1152;
ld.shared.u8 %rs169, [%rd1154];
mov.u32 %r1391, 1;
setp.ne.s16	%p174, %rs169, 0;
@%p174 bra BB19_217;

BB19_216:
add.s32 %r1264, %r71, 32;
cvt.u64.u32	%rd1155, %r1264;
add.s64 %rd1157, %rd162, %rd1155;
ld.shared.u8 %rs170, [%rd1157];
setp.eq.s16	%p175, %rs170, 0;
selp.u32	%r1391, 1, 0, %p175;

BB19_217:
mov.u32 %r1328, %tid.x;
bfe.u32 %r945, %r1328, 8, 1;
setp.ne.s32	%p176, %r1391, %r945;
@%p176 bra BB19_219;

add.s32 %r1273, %r71, 32;
mul.wide.u32 %rd1605, %r1273, 8;
mul.wide.u32 %rd1604, %r71, 8;
cvt.u64.u32	%rd1158, %r71;
st.shared.u64 [%rd540], %rd103;
cvt.u64.u32	%rd1162, %r1273;
st.shared.u64 [%rd538], %rd104;
add.s64 %rd1166, %rd161, %rd1604;
ld.shared.u64 %rd1167, [%rd1166];
add.s64 %rd1168, %rd161, %rd1605;
ld.shared.u64 %rd1169, [%rd1168];
st.shared.u64 [%rd1166], %rd1169;
st.shared.u64 [%rd1168], %rd1167;
add.s64 %rd1171, %rd162, %rd1158;
ld.shared.u8 %rs171, [%rd1171];
add.s64 %rd1172, %rd162, %rd1162;
ld.shared.u8 %rs172, [%rd1172];
st.shared.u8 [%rd1171], %rs172;
st.shared.u8 [%rd1172], %rs171;

BB19_219:
bar.sync 0;
ld.shared.u64 %rd105, [%rd413];
ld.shared.u64 %rd106, [%rd415];
setp.ge.s64	%p177, %rd106, %rd105;
@%p177 bra BB19_221;

cvt.u64.u32	%rd1178, %r59;
add.s64 %rd1180, %rd162, %rd1178;
ld.shared.u8 %rs173, [%rd1180];
mov.u32 %r1392, 1;
setp.ne.s16	%p178, %rs173, 0;
@%p178 bra BB19_222;

BB19_221:
add.s32 %r1265, %r59, 16;
cvt.u64.u32	%rd1181, %r1265;
add.s64 %rd1183, %rd162, %rd1181;
ld.shared.u8 %rs174, [%rd1183];
setp.eq.s16	%p179, %rs174, 0;
selp.u32	%r1392, 1, 0, %p179;

BB19_222:
mov.u32 %r1329, %tid.x;
bfe.u32 %r967, %r1329, 8, 1;
setp.ne.s32	%p180, %r1392, %r967;
@%p180 bra BB19_224;

add.s32 %r1272, %r59, 16;
mul.wide.u32 %rd1603, %r1272, 8;
mul.wide.u32 %rd1602, %r59, 8;
cvt.u64.u32	%rd1184, %r59;
st.shared.u64 [%rd415], %rd105;
cvt.u64.u32	%rd1188, %r1272;
st.shared.u64 [%rd413], %rd106;
add.s64 %rd1192, %rd161, %rd1602;
ld.shared.u64 %rd1193, [%rd1192];
add.s64 %rd1194, %rd161, %rd1603;
ld.shared.u64 %rd1195, [%rd1194];
st.shared.u64 [%rd1192], %rd1195;
st.shared.u64 [%rd1194], %rd1193;
add.s64 %rd1197, %rd162, %rd1184;
ld.shared.u8 %rs175, [%rd1197];
add.s64 %rd1198, %rd162, %rd1188;
ld.shared.u8 %rs176, [%rd1198];
st.shared.u8 [%rd1197], %rs176;
st.shared.u8 [%rd1198], %rs175;

BB19_224:
bar.sync 0;
ld.shared.u64 %rd107, [%rd314];
ld.shared.u64 %rd108, [%rd316];
setp.ge.s64	%p181, %rd108, %rd107;
@%p181 bra BB19_226;

cvt.u64.u32	%rd1204, %r49;
add.s64 %rd1206, %rd162, %rd1204;
ld.shared.u8 %rs177, [%rd1206];
mov.u32 %r1393, 1;
setp.ne.s16	%p182, %rs177, 0;
@%p182 bra BB19_227;

BB19_226:
add.s32 %r1266, %r49, 8;
cvt.u64.u32	%rd1207, %r1266;
add.s64 %rd1209, %rd162, %rd1207;
ld.shared.u8 %rs178, [%rd1209];
setp.eq.s16	%p183, %rs178, 0;
selp.u32	%r1393, 1, 0, %p183;

BB19_227:
mov.u32 %r1324, %tid.x;
bfe.u32 %r989, %r1324, 8, 1;
setp.ne.s32	%p184, %r1393, %r989;
@%p184 bra BB19_229;

add.s32 %r1271, %r49, 8;
mul.wide.u32 %rd1601, %r1271, 8;
mul.wide.u32 %rd1600, %r49, 8;
cvt.u64.u32	%rd1210, %r49;
st.shared.u64 [%rd316], %rd107;
cvt.u64.u32	%rd1214, %r1271;
st.shared.u64 [%rd314], %rd108;
add.s64 %rd1218, %rd161, %rd1600;
ld.shared.u64 %rd1219, [%rd1218];
add.s64 %rd1220, %rd161, %rd1601;
ld.shared.u64 %rd1221, [%rd1220];
st.shared.u64 [%rd1218], %rd1221;
st.shared.u64 [%rd1220], %rd1219;
add.s64 %rd1223, %rd162, %rd1210;
ld.shared.u8 %rs179, [%rd1223];
add.s64 %rd1224, %rd162, %rd1214;
ld.shared.u8 %rs180, [%rd1224];
st.shared.u8 [%rd1223], %rs180;
st.shared.u8 [%rd1224], %rs179;

BB19_229:
bar.sync 0;
ld.shared.u64 %rd109, [%rd241];
ld.shared.u64 %rd110, [%rd243];
setp.ge.s64	%p185, %rd110, %rd109;
@%p185 bra BB19_231;

cvt.u64.u32	%rd1230, %r41;
add.s64 %rd1232, %rd162, %rd1230;
ld.shared.u8 %rs181, [%rd1232];
mov.u32 %r1394, 1;
setp.ne.s16	%p186, %rs181, 0;
@%p186 bra BB19_232;

BB19_231:
add.s32 %r1267, %r41, 4;
cvt.u64.u32	%rd1233, %r1267;
add.s64 %rd1235, %rd162, %rd1233;
ld.shared.u8 %rs182, [%rd1235];
setp.eq.s16	%p187, %rs182, 0;
selp.u32	%r1394, 1, 0, %p187;

BB19_232:
mov.u32 %r1325, %tid.x;
bfe.u32 %r1011, %r1325, 8, 1;
setp.ne.s32	%p188, %r1394, %r1011;
@%p188 bra BB19_234;

add.s32 %r1276, %r41, 4;
mul.wide.u32 %rd1612, %r1276, 8;
mul.wide.u32 %rd1599, %r41, 8;
add.s32 %r1270, %r41, 4;
cvt.u64.u32	%rd1236, %r41;
st.shared.u64 [%rd243], %rd109;
cvt.u64.u32	%rd1240, %r1270;
st.shared.u64 [%rd241], %rd110;
add.s64 %rd1244, %rd161, %rd1599;
ld.shared.u64 %rd1245, [%rd1244];
add.s64 %rd1246, %rd161, %rd1612;
ld.shared.u64 %rd1247, [%rd1246];
st.shared.u64 [%rd1244], %rd1247;
st.shared.u64 [%rd1246], %rd1245;
add.s64 %rd1249, %rd162, %rd1236;
ld.shared.u8 %rs183, [%rd1249];
add.s64 %rd1250, %rd162, %rd1240;
ld.shared.u8 %rs184, [%rd1250];
st.shared.u8 [%rd1249], %rs184;
st.shared.u8 [%rd1250], %rs183;

BB19_234:
bar.sync 0;
ld.shared.u64 %rd111, [%rd194];
ld.shared.u64 %rd112, [%rd196];
setp.ge.s64	%p189, %rd112, %rd111;
@%p189 bra BB19_236;

cvt.u64.u32	%rd1256, %r35;
add.s64 %rd1258, %rd162, %rd1256;
ld.shared.u8 %rs185, [%rd1258];
mov.u32 %r1395, 1;
setp.ne.s16	%p190, %rs185, 0;
@%p190 bra BB19_237;

BB19_236:
add.s32 %r1268, %r35, 2;
cvt.u64.u32	%rd1259, %r1268;
add.s64 %rd1261, %rd162, %rd1259;
ld.shared.u8 %rs186, [%rd1261];
setp.eq.s16	%p191, %rs186, 0;
selp.u32	%r1395, 1, 0, %p191;

BB19_237:
mov.u32 %r1326, %tid.x;
bfe.u32 %r1033, %r1326, 8, 1;
setp.ne.s32	%p192, %r1395, %r1033;
@%p192 bra BB19_239;

add.s32 %r1269, %r35, 2;
mul.wide.u32 %rd1598, %r1269, 8;
mul.wide.u32 %rd1597, %r35, 8;
cvt.u64.u32	%rd1262, %r35;
st.shared.u64 [%rd196], %rd111;
cvt.u64.u32	%rd1266, %r1269;
st.shared.u64 [%rd194], %rd112;
add.s64 %rd1270, %rd161, %rd1597;
ld.shared.u64 %rd1271, [%rd1270];
add.s64 %rd1272, %rd161, %rd1598;
ld.shared.u64 %rd1273, [%rd1272];
st.shared.u64 [%rd1270], %rd1273;
st.shared.u64 [%rd1272], %rd1271;
add.s64 %rd1275, %rd162, %rd1262;
ld.shared.u8 %rs187, [%rd1275];
add.s64 %rd1276, %rd162, %rd1266;
ld.shared.u8 %rs188, [%rd1276];
st.shared.u8 [%rd1275], %rs188;
st.shared.u8 [%rd1276], %rs187;

BB19_239:
bar.sync 0;
ld.shared.u64 %rd113, [%rd174+8];
ld.shared.u64 %rd114, [%rd174];
setp.ge.s64	%p193, %rd114, %rd113;
@%p193 bra BB19_241;

cvt.u64.u32	%rd1280, %r30;
add.s64 %rd1282, %rd162, %rd1280;
ld.shared.u8 %rs189, [%rd1282];
mov.u32 %r1396, 1;
setp.ne.s16	%p194, %rs189, 0;
@%p194 bra BB19_242;

BB19_241:
cvt.u64.u32	%rd1283, %r30;
add.s64 %rd1285, %rd162, %rd1283;
ld.shared.u8 %rs190, [%rd1285+1];
setp.eq.s16	%p195, %rs190, 0;
selp.u32	%r1396, 1, 0, %p195;

BB19_242:
mov.u32 %r1278, %tid.x;
bfe.u32 %r1047, %r1278, 8, 1;
setp.ne.s32	%p196, %r1396, %r1047;
@%p196 bra BB19_244;

mul.wide.u32 %rd1611, %r30, 8;
cvt.u64.u32	%rd1286, %r30;
st.shared.u64 [%rd174], %rd113;
st.shared.u64 [%rd174+8], %rd114;
add.s64 %rd1291, %rd161, %rd1611;
ld.shared.u64 %rd1292, [%rd1291];
ld.shared.u64 %rd1293, [%rd1291+8];
st.shared.u64 [%rd1291], %rd1293;
st.shared.u64 [%rd1291+8], %rd1292;
add.s64 %rd1295, %rd162, %rd1286;
ld.shared.u8 %rs191, [%rd1295];
ld.shared.u8 %rs192, [%rd1295+1];
st.shared.u8 [%rd1295], %rs192;
st.shared.u8 [%rd1295+1], %rs191;

BB19_244:
bar.sync 0;
mov.u32 %r1279, %tid.x;
mov.u64 %rd1596, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r1050, %r1279, 511;
sub.s32 %r1051, %r30, %r1050;
add.s32 %r1052, %r1051, 512;
mul.wide.u32 %rd1296, %r1052, 8;
add.s64 %rd1298, %rd1596, %rd1296;
mul.wide.u32 %rd1299, %r1051, 8;
add.s64 %rd1300, %rd1596, %rd1299;
ld.shared.u64 %rd115, [%rd1298];
ld.shared.u64 %rd116, [%rd1300];
setp.ge.s64	%p197, %rd116, %rd115;
@%p197 bra BB19_246;

cvt.u64.u32	%rd1301, %r1051;
add.s64 %rd1303, %rd162, %rd1301;
ld.shared.u8 %rs193, [%rd1303];
setp.ne.s16	%p198, %rs193, 0;
@%p198 bra BB19_248;

BB19_246:
add.s32 %r1281, %r1051, 512;
cvt.u64.u32	%rd1304, %r1281;
add.s64 %rd1306, %rd162, %rd1304;
ld.shared.u8 %rs1, [%rd1306];
setp.eq.s16	%p199, %rs1, 0;
@%p199 bra BB19_248;

mul.wide.u32 %rd1670, %r1052, 8;
mov.u64 %rd1669, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1668, %rd1669, %rd1670;
mul.wide.u32 %rd1617, %r1051, 8;
mov.u64 %rd1616, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1615, %rd1616, %rd1617;
add.s32 %r1282, %r1051, 512;
mul.wide.u32 %rd1580, %r1282, 8;
mul.wide.u32 %rd1579, %r1051, 8;
cvt.u64.u32	%rd1307, %r1051;
st.shared.u64 [%rd1615], %rd115;
st.shared.u64 [%rd1668], %rd116;
add.s64 %rd1315, %rd161, %rd1579;
ld.shared.u64 %rd1316, [%rd1315];
add.s64 %rd1317, %rd161, %rd1580;
ld.shared.u64 %rd1318, [%rd1317];
st.shared.u64 [%rd1315], %rd1318;
st.shared.u64 [%rd1317], %rd1316;
add.s64 %rd1320, %rd162, %rd1307;
ld.shared.u8 %rs194, [%rd1320];
st.shared.u8 [%rd1320], %rs1;
st.shared.u8 [%rd1306], %rs194;

BB19_248:
bar.sync 0;
mul.wide.u32 %rd1676, %r119, 8;
mov.u64 %rd1675, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1674, %rd1675, %rd1676;
ld.shared.u64 %rd117, [%rd1069];
ld.shared.u64 %rd118, [%rd1674];
setp.ge.s64	%p200, %rd118, %rd117;
@%p200 bra BB19_250;

cvt.u64.u32	%rd1327, %r119;
add.s64 %rd1329, %rd162, %rd1327;
ld.shared.u8 %rs195, [%rd1329];
setp.ne.s16	%p201, %rs195, 0;
@%p201 bra BB19_252;

BB19_250:
add.s32 %r1237, %r119, 256;
cvt.u64.u32	%rd1330, %r1237;
add.s64 %rd1332, %rd162, %rd1330;
ld.shared.u8 %rs2, [%rd1332];
setp.eq.s16	%p202, %rs2, 0;
@%p202 bra BB19_252;

mul.wide.u32 %rd1673, %r119, 8;
mov.u64 %rd1672, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1671, %rd1672, %rd1673;
mul.wide.u32 %rd1614, %r866, 8;
mul.wide.u32 %rd1581, %r119, 8;
cvt.u64.u32	%rd1333, %r119;
st.shared.u64 [%rd1671], %rd117;
st.shared.u64 [%rd1069], %rd118;
add.s64 %rd1341, %rd161, %rd1581;
ld.shared.u64 %rd1342, [%rd1341];
add.s64 %rd1343, %rd161, %rd1614;
ld.shared.u64 %rd1344, [%rd1343];
st.shared.u64 [%rd1341], %rd1344;
st.shared.u64 [%rd1343], %rd1342;
add.s64 %rd1346, %rd162, %rd1333;
ld.shared.u8 %rs196, [%rd1346];
st.shared.u8 [%rd1346], %rs2;
st.shared.u8 [%rd1332], %rs196;

BB19_252:
bar.sync 0;
ld.shared.u64 %rd119, [%rd866];
ld.shared.u64 %rd120, [%rd868];
setp.ge.s64	%p203, %rd120, %rd119;
@%p203 bra BB19_254;

cvt.u64.u32	%rd1353, %r101;
add.s64 %rd1355, %rd162, %rd1353;
ld.shared.u8 %rs197, [%rd1355];
setp.ne.s16	%p204, %rs197, 0;
@%p204 bra BB19_256;

BB19_254:
add.s32 %r1238, %r101, 128;
cvt.u64.u32	%rd1356, %r1238;
add.s64 %rd1358, %rd162, %rd1356;
ld.shared.u8 %rs3, [%rd1358];
setp.eq.s16	%p205, %rs3, 0;
@%p205 bra BB19_256;

add.s32 %r1239, %r101, 128;
mul.wide.u32 %rd1583, %r1239, 8;
mul.wide.u32 %rd1582, %r101, 8;
cvt.u64.u32	%rd1359, %r101;
st.shared.u64 [%rd868], %rd119;
st.shared.u64 [%rd866], %rd120;
add.s64 %rd1367, %rd161, %rd1582;
ld.shared.u64 %rd1368, [%rd1367];
add.s64 %rd1369, %rd161, %rd1583;
ld.shared.u64 %rd1370, [%rd1369];
st.shared.u64 [%rd1367], %rd1370;
st.shared.u64 [%rd1369], %rd1368;
add.s64 %rd1372, %rd162, %rd1359;
ld.shared.u8 %rs198, [%rd1372];
st.shared.u8 [%rd1372], %rs3;
st.shared.u8 [%rd1358], %rs198;

BB19_256:
bar.sync 0;
ld.shared.u64 %rd121, [%rd689];
ld.shared.u64 %rd122, [%rd691];
setp.ge.s64	%p206, %rd122, %rd121;
@%p206 bra BB19_258;

cvt.u64.u32	%rd1379, %r85;
add.s64 %rd1381, %rd162, %rd1379;
ld.shared.u8 %rs199, [%rd1381];
setp.ne.s16	%p207, %rs199, 0;
@%p207 bra BB19_260;

BB19_258:
add.s32 %r1240, %r85, 64;
cvt.u64.u32	%rd1382, %r1240;
add.s64 %rd1384, %rd162, %rd1382;
ld.shared.u8 %rs4, [%rd1384];
setp.eq.s16	%p208, %rs4, 0;
@%p208 bra BB19_260;

add.s32 %r1241, %r85, 64;
mul.wide.u32 %rd1585, %r1241, 8;
mul.wide.u32 %rd1584, %r85, 8;
cvt.u64.u32	%rd1385, %r85;
st.shared.u64 [%rd691], %rd121;
st.shared.u64 [%rd689], %rd122;
add.s64 %rd1393, %rd161, %rd1584;
ld.shared.u64 %rd1394, [%rd1393];
add.s64 %rd1395, %rd161, %rd1585;
ld.shared.u64 %rd1396, [%rd1395];
st.shared.u64 [%rd1393], %rd1396;
st.shared.u64 [%rd1395], %rd1394;
add.s64 %rd1398, %rd162, %rd1385;
ld.shared.u8 %rs200, [%rd1398];
st.shared.u8 [%rd1398], %rs4;
st.shared.u8 [%rd1384], %rs200;

BB19_260:
bar.sync 0;
ld.shared.u64 %rd123, [%rd538];
ld.shared.u64 %rd124, [%rd540];
setp.ge.s64	%p209, %rd124, %rd123;
@%p209 bra BB19_262;

cvt.u64.u32	%rd1405, %r71;
add.s64 %rd1407, %rd162, %rd1405;
ld.shared.u8 %rs201, [%rd1407];
setp.ne.s16	%p210, %rs201, 0;
@%p210 bra BB19_264;

BB19_262:
add.s32 %r1242, %r71, 32;
cvt.u64.u32	%rd1408, %r1242;
add.s64 %rd1410, %rd162, %rd1408;
ld.shared.u8 %rs5, [%rd1410];
setp.eq.s16	%p211, %rs5, 0;
@%p211 bra BB19_264;

add.s32 %r1243, %r71, 32;
mul.wide.u32 %rd1587, %r1243, 8;
mul.wide.u32 %rd1586, %r71, 8;
cvt.u64.u32	%rd1411, %r71;
st.shared.u64 [%rd540], %rd123;
st.shared.u64 [%rd538], %rd124;
add.s64 %rd1419, %rd161, %rd1586;
ld.shared.u64 %rd1420, [%rd1419];
add.s64 %rd1421, %rd161, %rd1587;
ld.shared.u64 %rd1422, [%rd1421];
st.shared.u64 [%rd1419], %rd1422;
st.shared.u64 [%rd1421], %rd1420;
add.s64 %rd1424, %rd162, %rd1411;
ld.shared.u8 %rs202, [%rd1424];
st.shared.u8 [%rd1424], %rs5;
st.shared.u8 [%rd1410], %rs202;

BB19_264:
bar.sync 0;
ld.shared.u64 %rd125, [%rd413];
ld.shared.u64 %rd126, [%rd415];
setp.ge.s64	%p212, %rd126, %rd125;
@%p212 bra BB19_266;

cvt.u64.u32	%rd1431, %r59;
add.s64 %rd1433, %rd162, %rd1431;
ld.shared.u8 %rs203, [%rd1433];
setp.ne.s16	%p213, %rs203, 0;
@%p213 bra BB19_268;

BB19_266:
add.s32 %r1244, %r59, 16;
cvt.u64.u32	%rd1434, %r1244;
add.s64 %rd1436, %rd162, %rd1434;
ld.shared.u8 %rs6, [%rd1436];
setp.eq.s16	%p214, %rs6, 0;
@%p214 bra BB19_268;

add.s32 %r1245, %r59, 16;
mul.wide.u32 %rd1589, %r1245, 8;
mul.wide.u32 %rd1588, %r59, 8;
cvt.u64.u32	%rd1437, %r59;
st.shared.u64 [%rd415], %rd125;
st.shared.u64 [%rd413], %rd126;
add.s64 %rd1445, %rd161, %rd1588;
ld.shared.u64 %rd1446, [%rd1445];
add.s64 %rd1447, %rd161, %rd1589;
ld.shared.u64 %rd1448, [%rd1447];
st.shared.u64 [%rd1445], %rd1448;
st.shared.u64 [%rd1447], %rd1446;
add.s64 %rd1450, %rd162, %rd1437;
ld.shared.u8 %rs204, [%rd1450];
st.shared.u8 [%rd1450], %rs6;
st.shared.u8 [%rd1436], %rs204;

BB19_268:
bar.sync 0;
ld.shared.u64 %rd127, [%rd314];
ld.shared.u64 %rd128, [%rd316];
setp.ge.s64	%p215, %rd128, %rd127;
@%p215 bra BB19_270;

cvt.u64.u32	%rd1457, %r49;
add.s64 %rd1459, %rd162, %rd1457;
ld.shared.u8 %rs205, [%rd1459];
setp.ne.s16	%p216, %rs205, 0;
@%p216 bra BB19_272;

BB19_270:
add.s32 %r1246, %r49, 8;
cvt.u64.u32	%rd1460, %r1246;
add.s64 %rd1462, %rd162, %rd1460;
ld.shared.u8 %rs7, [%rd1462];
setp.eq.s16	%p217, %rs7, 0;
@%p217 bra BB19_272;

add.s32 %r1247, %r49, 8;
mul.wide.u32 %rd1591, %r1247, 8;
mul.wide.u32 %rd1590, %r49, 8;
cvt.u64.u32	%rd1463, %r49;
st.shared.u64 [%rd316], %rd127;
st.shared.u64 [%rd314], %rd128;
add.s64 %rd1471, %rd161, %rd1590;
ld.shared.u64 %rd1472, [%rd1471];
add.s64 %rd1473, %rd161, %rd1591;
ld.shared.u64 %rd1474, [%rd1473];
st.shared.u64 [%rd1471], %rd1474;
st.shared.u64 [%rd1473], %rd1472;
add.s64 %rd1476, %rd162, %rd1463;
ld.shared.u8 %rs206, [%rd1476];
st.shared.u8 [%rd1476], %rs7;
st.shared.u8 [%rd1462], %rs206;

BB19_272:
bar.sync 0;
ld.shared.u64 %rd129, [%rd241];
ld.shared.u64 %rd130, [%rd243];
setp.ge.s64	%p218, %rd130, %rd129;
@%p218 bra BB19_274;

cvt.u64.u32	%rd1483, %r41;
add.s64 %rd1485, %rd162, %rd1483;
ld.shared.u8 %rs207, [%rd1485];
setp.ne.s16	%p219, %rs207, 0;
@%p219 bra BB19_276;

BB19_274:
add.s32 %r1248, %r41, 4;
cvt.u64.u32	%rd1486, %r1248;
add.s64 %rd1488, %rd162, %rd1486;
ld.shared.u8 %rs8, [%rd1488];
setp.eq.s16	%p220, %rs8, 0;
@%p220 bra BB19_276;

add.s32 %r1249, %r41, 4;
mul.wide.u32 %rd1593, %r1249, 8;
mul.wide.u32 %rd1592, %r41, 8;
cvt.u64.u32	%rd1489, %r41;
st.shared.u64 [%rd243], %rd129;
st.shared.u64 [%rd241], %rd130;
add.s64 %rd1497, %rd161, %rd1592;
ld.shared.u64 %rd1498, [%rd1497];
add.s64 %rd1499, %rd161, %rd1593;
ld.shared.u64 %rd1500, [%rd1499];
st.shared.u64 [%rd1497], %rd1500;
st.shared.u64 [%rd1499], %rd1498;
add.s64 %rd1502, %rd162, %rd1489;
ld.shared.u8 %rs208, [%rd1502];
st.shared.u8 [%rd1502], %rs8;
st.shared.u8 [%rd1488], %rs208;

BB19_276:
bar.sync 0;
ld.shared.u64 %rd131, [%rd194];
ld.shared.u64 %rd132, [%rd196];
setp.ge.s64	%p221, %rd132, %rd131;
@%p221 bra BB19_278;

cvt.u64.u32	%rd1509, %r35;
add.s64 %rd1511, %rd162, %rd1509;
ld.shared.u8 %rs209, [%rd1511];
setp.ne.s16	%p222, %rs209, 0;
@%p222 bra BB19_280;

BB19_278:
add.s32 %r1250, %r35, 2;
cvt.u64.u32	%rd1512, %r1250;
add.s64 %rd1514, %rd162, %rd1512;
ld.shared.u8 %rs9, [%rd1514];
setp.eq.s16	%p223, %rs9, 0;
@%p223 bra BB19_280;

add.s32 %r1251, %r35, 2;
mul.wide.u32 %rd1595, %r1251, 8;
mul.wide.u32 %rd1594, %r35, 8;
cvt.u64.u32	%rd1515, %r35;
st.shared.u64 [%rd196], %rd131;
st.shared.u64 [%rd194], %rd132;
add.s64 %rd1523, %rd161, %rd1594;
ld.shared.u64 %rd1524, [%rd1523];
add.s64 %rd1525, %rd161, %rd1595;
ld.shared.u64 %rd1526, [%rd1525];
st.shared.u64 [%rd1523], %rd1526;
st.shared.u64 [%rd1525], %rd1524;
add.s64 %rd1528, %rd162, %rd1515;
ld.shared.u8 %rs210, [%rd1528];
st.shared.u8 [%rd1528], %rs9;
st.shared.u8 [%rd1514], %rs210;

BB19_280:
bar.sync 0;
ld.shared.u64 %rd133, [%rd174+8];
ld.shared.u64 %rd134, [%rd174];
setp.ge.s64	%p224, %rd134, %rd133;
@%p224 bra BB19_282;

cvt.u64.u32	%rd1533, %r30;
add.s64 %rd1535, %rd162, %rd1533;
ld.shared.u8 %rs211, [%rd1535];
setp.ne.s16	%p225, %rs211, 0;
@%p225 bra BB19_284;

BB19_282:
cvt.u64.u32	%rd1536, %r30;
add.s64 %rd1538, %rd162, %rd1536;
ld.shared.u8 %rs10, [%rd1538+1];
setp.eq.s16	%p226, %rs10, 0;
@%p226 bra BB19_284;

mul.wide.u32 %rd1610, %r30, 8;
st.shared.u64 [%rd174], %rd133;
st.shared.u64 [%rd174+8], %rd134;
add.s64 %rd1544, %rd161, %rd1610;
ld.shared.u64 %rd1545, [%rd1544];
ld.shared.u64 %rd1546, [%rd1544+8];
st.shared.u64 [%rd1544], %rd1546;
st.shared.u64 [%rd1544+8], %rd1545;
ld.shared.u8 %rs212, [%rd1538];
st.shared.u8 [%rd1538], %rs10;
st.shared.u8 [%rd1538+1], %rs212;

BB19_284:
ld.param.u32 %r1253, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
mov.u32 %r1252, %tid.x;
setp.lt.u32	%p228, %r1252, %r1253;
bar.sync 0;
@!%p228 bra BB19_286;
bra.uni BB19_285;

BB19_285:
mov.u32 %r1280, %tid.x;
ld.param.u32 %r1262, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1261, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u64 %rd1552, [%rd18];
ld.local.u64 %rd1553, [%rd2];
cvta.to.global.u64 %rd1554, %rd1553;
mad.lo.s32 %r1229, %r1280, %r1261, %r16;
mul.wide.u32 %rd1555, %r1229, 8;
add.s64 %rd1556, %rd1554, %rd1555;
st.global.u64 [%rd1556], %rd1552;
ld.shared.u64 %rd1559, [%rd19];
ld.local.u64 %rd1560, [%rd3];
cvta.to.global.u64 %rd1561, %rd1560;
mad.lo.s32 %r1230, %r1280, %r1262, %r27;
mul.wide.u32 %rd1562, %r1230, 8;
add.s64 %rd1563, %rd1561, %rd1562;
st.global.u64 [%rd1563], %rd1559;

BB19_286:
mov.u32 %r1256, %tid.x;
ld.param.u32 %r1255, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
add.s32 %r1254, %r1256, 512;
setp.ge.u32	%p229, %r1254, %r1255;
@%p229 bra BB19_288;

mov.u32 %r1260, %tid.x;
add.s32 %r1259, %r1260, 512;
ld.param.u32 %r1258, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r1257, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u64 %rd1567, [%rd18+4096];
ld.local.u64 %rd1568, [%rd2];
cvta.to.global.u64 %rd1569, %rd1568;
mad.lo.s32 %r1235, %r1259, %r1257, %r16;
mul.wide.u32 %rd1570, %r1235, 8;
add.s64 %rd1571, %rd1569, %rd1570;
st.global.u64 [%rd1571], %rd1567;
ld.shared.u64 %rd1574, [%rd19+4096];
ld.local.u64 %rd1575, [%rd3];
cvta.to.global.u64 %rd1576, %rd1575;
mad.lo.s32 %r1236, %r1259, %r1258, %r27;
mul.wide.u32 %rd1577, %r1236, 8;
add.s64 %rd1578, %rd1576, %rd1577;
st.global.u64 [%rd1578], %rd1574;

BB19_288:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot20[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<125>;
.reg .b16 %rs<108>;
.reg .b32 %r<712>;
.reg .b64 %rd<883>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[1024];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[1024];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[128];

mov.u64 %rd882, __local_depot20;
cvta.local.u64 %SP, %rd882;
ld.param.u32 %r86, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r87, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r88, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r89, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd81, %SP, 0;
cvta.to.local.u64 %rd2, %rd81;
add.u64 %rd82, %SP, 216;
cvta.to.local.u64 %rd3, %rd82;
mov.u32 %r671, 0;
mov.pred %p4, 0;
@%p4 bra BB20_2;

BB20_1:
mul.wide.s32 %rd83, %r671, 8;
add.s64 %rd84, %rd4, %rd83;
ld.param.u64 %rd85, [%rd84];
add.s64 %rd86, %rd2, %rd83;
st.local.u64 [%rd86], %rd85;
add.s32 %r671, %r671, 1;
setp.lt.u32	%p5, %r671, 27;
@%p5 bra BB20_1;

BB20_2:
mov.u32 %r672, 0;
@%p4 bra BB20_4;

BB20_3:
mul.wide.s32 %rd87, %r672, 8;
add.s64 %rd88, %rd1, %rd87;
ld.param.u64 %rd89, [%rd88];
add.s64 %rd90, %rd3, %rd87;
st.local.u64 [%rd90], %rd89;
add.s32 %r672, %r672, 1;
setp.lt.u32	%p7, %r672, 27;
@%p7 bra BB20_3;

BB20_4:
mov.u32 %r92, %nctaid.y;
mov.u32 %r93, %ctaid.z;
mov.u32 %r94, %ctaid.y;
mad.lo.s32 %r95, %r92, %r93, %r94;
mov.u32 %r96, %nctaid.x;
mov.u32 %r97, %ctaid.x;
mad.lo.s32 %r5, %r95, %r96, %r97;
setp.ge.u32	%p8, %r5, %r86;
@%p8 bra BB20_156;

ld.local.u32 %r6, [%rd2+208];
add.s32 %r673, %r6, -1;
mov.u32 %r98, 0;
setp.lt.s32	%p9, %r673, 1;
mov.u32 %r682, %r5;
mov.u32 %r689, %r98;
@%p9 bra BB20_8;

mul.wide.s32 %rd91, %r6, 4;
add.s64 %rd873, %rd2, %rd91;
mov.u32 %r690, 0;
mov.u32 %r683, %r5;

BB20_7:
ld.local.u32 %r100, [%rd873+4];
rem.u32 %r101, %r683, %r100;
ld.local.u32 %r102, [%rd873+104];
mad.lo.s32 %r690, %r102, %r101, %r690;
div.u32 %r683, %r683, %r100;
add.s64 %rd873, %rd873, -4;
add.s32 %r673, %r673, -1;
setp.gt.s32	%p10, %r673, 0;
mov.u32 %r678, %r683;
mov.u32 %r682, %r678;
mov.u32 %r684, %r690;
mov.u32 %r689, %r684;
@%p10 bra BB20_7;

BB20_8:
mov.u32 %r15, %r689;
mov.u32 %r14, %r682;
ld.local.u32 %r104, [%rd2+108];
mad.lo.s32 %r16, %r104, %r14, %r15;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r674, %r17, -1;
setp.lt.s32	%p11, %r674, 1;
mov.u32 %r680, %r5;
mov.u32 %r687, %r98;
@%p11 bra BB20_11;

mul.wide.s32 %rd92, %r17, 4;
add.s64 %rd874, %rd3, %rd92;
mov.u32 %r688, 0;
mov.u32 %r681, %r5;

BB20_10:
ld.local.u32 %r106, [%rd874+4];
rem.u32 %r107, %r681, %r106;
ld.local.u32 %r108, [%rd874+104];
mad.lo.s32 %r688, %r108, %r107, %r688;
div.u32 %r681, %r681, %r106;
add.s64 %rd874, %rd874, -4;
add.s32 %r674, %r674, -1;
setp.gt.s32	%p12, %r674, 0;
mov.u32 %r680, %r681;
mov.u32 %r687, %r688;
@%p12 bra BB20_10;

BB20_11:
ld.local.u32 %r109, [%rd3+108];
mad.lo.s32 %r27, %r109, %r680, %r687;
mov.u32 %r28, %tid.x;
add.s32 %r29, %r28, 64;
setp.lt.u32	%p1, %r28, %r87;
mov.u64 %rd93, 0;
setp.ge.u32	%p13, %r28, %r87;
mov.u64 %rd881, %rd93;
@%p13 bra BB20_13;

ld.local.u64 %rd94, [%rd2];
cvta.to.global.u64 %rd95, %rd94;
mad.lo.s32 %r110, %r28, %r88, %r16;
mul.wide.u32 %rd96, %r110, 8;
add.s64 %rd97, %rd95, %rd96;
ld.global.u64 %rd14, [%rd97];
mov.u64 %rd881, %rd14;

BB20_13:
mov.u64 %rd15, %rd881;
mov.u64 %rd880, %rd93;
@%p13 bra BB20_15;

ld.local.u64 %rd99, [%rd3];
cvta.to.global.u64 %rd100, %rd99;
mad.lo.s32 %r111, %r28, %r89, %r27;
mul.wide.u32 %rd101, %r111, 8;
add.s64 %rd102, %rd100, %rd101;
ld.global.u64 %rd880, [%rd102];

BB20_15:
selp.u16	%rs8, 1, 0, %p1;
cvt.s64.s32	%rd104, %r28;
mul.wide.s32 %rd105, %r28, 8;
mov.u64 %rd106, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd18, %rd106, %rd105;
st.shared.u64 [%rd18], %rd15;
mov.u64 %rd107, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd19, %rd107, %rd105;
st.shared.u64 [%rd19], %rd880;
mov.u64 %rd108, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd20, %rd108, %rd104;
st.shared.u8 [%rd20], %rs8;
setp.lt.u32	%p2, %r29, %r87;
setp.ge.u32	%p15, %r29, %r87;
mov.u64 %rd879, %rd93;
@%p15 bra BB20_17;

ld.local.u64 %rd109, [%rd2];
cvta.to.global.u64 %rd110, %rd109;
mad.lo.s32 %r112, %r29, %r88, %r16;
mul.wide.u32 %rd111, %r112, 8;
add.s64 %rd112, %rd110, %rd111;
ld.global.u64 %rd879, [%rd112];

BB20_17:
mov.u64 %rd878, %rd93;
@%p15 bra BB20_19;

ld.local.u64 %rd114, [%rd3];
cvta.to.global.u64 %rd115, %rd114;
mad.lo.s32 %r113, %r29, %r89, %r27;
mul.wide.u32 %rd116, %r113, 8;
add.s64 %rd117, %rd115, %rd116;
ld.global.u64 %rd878, [%rd117];

BB20_19:
selp.u16	%rs9, 1, 0, %p2;
st.shared.u64 [%rd18+512], %rd879;
st.shared.u64 [%rd19+512], %rd878;
st.shared.u8 [%rd20+64], %rs9;
shl.b32 %r30, %r28, 1;
bar.sync 0;
mul.wide.u32 %rd118, %r30, 8;
add.s64 %rd120, %rd106, %rd118;
ld.shared.u64 %rd25, [%rd120+8];
ld.shared.u64 %rd26, [%rd120];
setp.le.s64	%p17, %rd26, %rd25;
@%p17 bra BB20_21;

cvt.u64.u32	%rd121, %r30;
add.s64 %rd123, %rd108, %rd121;
ld.shared.u8 %rs10, [%rd123];
mov.u32 %r691, 1;
setp.ne.s16	%p18, %rs10, 0;
@%p18 bra BB20_22;

BB20_21:
cvt.u64.u32	%rd124, %r30;
add.s64 %rd126, %rd108, %rd124;
ld.shared.u8 %rs11, [%rd126+1];
setp.eq.s16	%p19, %rs11, 0;
selp.u32	%r691, 1, 0, %p19;

BB20_22:
and.b32 %r120, %r28, 1;
setp.ne.s32	%p20, %r691, %r120;
@%p20 bra BB20_24;

add.s64 %rd129, %rd107, %rd118;
cvt.u64.u32	%rd130, %r30;
st.shared.u64 [%rd120], %rd25;
st.shared.u64 [%rd120+8], %rd26;
ld.shared.u64 %rd134, [%rd129];
ld.shared.u64 %rd135, [%rd129+8];
st.shared.u64 [%rd129], %rd135;
st.shared.u64 [%rd129+8], %rd134;
add.s64 %rd137, %rd108, %rd130;
ld.shared.u8 %rs12, [%rd137];
ld.shared.u8 %rs13, [%rd137+1];
st.shared.u8 [%rd137], %rs13;
st.shared.u8 [%rd137+1], %rs12;

BB20_24:
bar.sync 0;
sub.s32 %r35, %r30, %r120;
add.s32 %r126, %r35, 2;
mul.wide.u32 %rd138, %r126, 8;
add.s64 %rd140, %rd106, %rd138;
mul.wide.u32 %rd141, %r35, 8;
add.s64 %rd142, %rd106, %rd141;
ld.shared.u64 %rd27, [%rd140];
ld.shared.u64 %rd28, [%rd142];
setp.le.s64	%p21, %rd28, %rd27;
@%p21 bra BB20_26;

cvt.u64.u32	%rd143, %r35;
add.s64 %rd145, %rd108, %rd143;
ld.shared.u8 %rs14, [%rd145];
mov.u32 %r692, 1;
setp.ne.s16	%p22, %rs14, 0;
@%p22 bra BB20_27;

BB20_26:
cvt.u64.u32	%rd146, %r126;
add.s64 %rd148, %rd108, %rd146;
ld.shared.u8 %rs15, [%rd148];
setp.eq.s16	%p23, %rs15, 0;
selp.u32	%r692, 1, 0, %p23;

BB20_27:
bfe.u32 %r138, %r28, 1, 1;
setp.ne.s32	%p24, %r692, %r138;
@%p24 bra BB20_29;

add.s64 %rd151, %rd107, %rd141;
add.s64 %rd153, %rd107, %rd138;
cvt.u64.u32	%rd154, %r35;
st.shared.u64 [%rd142], %rd27;
cvt.u64.u32	%rd158, %r126;
st.shared.u64 [%rd140], %rd28;
ld.shared.u64 %rd161, [%rd151];
ld.shared.u64 %rd162, [%rd153];
st.shared.u64 [%rd151], %rd162;
st.shared.u64 [%rd153], %rd161;
add.s64 %rd164, %rd108, %rd154;
ld.shared.u8 %rs16, [%rd164];
add.s64 %rd165, %rd108, %rd158;
ld.shared.u8 %rs17, [%rd165];
st.shared.u8 [%rd164], %rs17;
st.shared.u8 [%rd165], %rs16;

BB20_29:
bar.sync 0;
ld.shared.u64 %rd29, [%rd120+8];
ld.shared.u64 %rd30, [%rd120];
setp.le.s64	%p25, %rd30, %rd29;
@%p25 bra BB20_31;

cvt.u64.u32	%rd169, %r30;
add.s64 %rd171, %rd108, %rd169;
ld.shared.u8 %rs18, [%rd171];
mov.u32 %r693, 1;
setp.ne.s16	%p26, %rs18, 0;
@%p26 bra BB20_32;

BB20_31:
cvt.u64.u32	%rd172, %r30;
add.s64 %rd174, %rd108, %rd172;
ld.shared.u8 %rs19, [%rd174+1];
setp.eq.s16	%p27, %rs19, 0;
selp.u32	%r693, 1, 0, %p27;

BB20_32:
bfe.u32 %r153, %r28, 1, 1;
setp.ne.s32	%p28, %r693, %r153;
@%p28 bra BB20_34;

cvt.u64.u32	%rd175, %r30;
st.shared.u64 [%rd120], %rd29;
st.shared.u64 [%rd120+8], %rd30;
add.s64 %rd180, %rd107, %rd118;
ld.shared.u64 %rd181, [%rd180];
ld.shared.u64 %rd182, [%rd180+8];
st.shared.u64 [%rd180], %rd182;
st.shared.u64 [%rd180+8], %rd181;
add.s64 %rd184, %rd108, %rd175;
ld.shared.u8 %rs20, [%rd184];
ld.shared.u8 %rs21, [%rd184+1];
st.shared.u8 [%rd184], %rs21;
st.shared.u8 [%rd184+1], %rs20;

BB20_34:
bar.sync 0;
and.b32 %r156, %r28, 3;
sub.s32 %r41, %r30, %r156;
add.s32 %r158, %r41, 4;
mul.wide.u32 %rd185, %r158, 8;
add.s64 %rd187, %rd106, %rd185;
mul.wide.u32 %rd188, %r41, 8;
add.s64 %rd189, %rd106, %rd188;
ld.shared.u64 %rd31, [%rd187];
ld.shared.u64 %rd32, [%rd189];
setp.le.s64	%p29, %rd32, %rd31;
@%p29 bra BB20_36;

cvt.u64.u32	%rd190, %r41;
add.s64 %rd192, %rd108, %rd190;
ld.shared.u8 %rs22, [%rd192];
mov.u32 %r694, 1;
setp.ne.s16	%p30, %rs22, 0;
@%p30 bra BB20_37;

BB20_36:
cvt.u64.u32	%rd193, %r158;
add.s64 %rd195, %rd108, %rd193;
ld.shared.u8 %rs23, [%rd195];
setp.eq.s16	%p31, %rs23, 0;
selp.u32	%r694, 1, 0, %p31;

BB20_37:
bfe.u32 %r170, %r28, 2, 1;
setp.ne.s32	%p32, %r694, %r170;
@%p32 bra BB20_39;

add.s64 %rd198, %rd107, %rd188;
add.s64 %rd200, %rd107, %rd185;
cvt.u64.u32	%rd201, %r41;
st.shared.u64 [%rd189], %rd31;
cvt.u64.u32	%rd205, %r158;
st.shared.u64 [%rd187], %rd32;
ld.shared.u64 %rd208, [%rd198];
ld.shared.u64 %rd209, [%rd200];
st.shared.u64 [%rd198], %rd209;
st.shared.u64 [%rd200], %rd208;
add.s64 %rd211, %rd108, %rd201;
ld.shared.u8 %rs24, [%rd211];
add.s64 %rd212, %rd108, %rd205;
ld.shared.u8 %rs25, [%rd212];
st.shared.u8 [%rd211], %rs25;
st.shared.u8 [%rd212], %rs24;

BB20_39:
bar.sync 0;
ld.shared.u64 %rd33, [%rd140];
ld.shared.u64 %rd34, [%rd142];
setp.le.s64	%p33, %rd34, %rd33;
@%p33 bra BB20_41;

cvt.u64.u32	%rd218, %r35;
add.s64 %rd220, %rd108, %rd218;
ld.shared.u8 %rs26, [%rd220];
mov.u32 %r695, 1;
setp.ne.s16	%p34, %rs26, 0;
@%p34 bra BB20_42;

BB20_41:
cvt.u64.u32	%rd221, %r126;
add.s64 %rd223, %rd108, %rd221;
ld.shared.u8 %rs27, [%rd223];
setp.eq.s16	%p35, %rs27, 0;
selp.u32	%r695, 1, 0, %p35;

BB20_42:
bfe.u32 %r193, %r28, 2, 1;
setp.ne.s32	%p36, %r695, %r193;
@%p36 bra BB20_44;

cvt.u64.u32	%rd224, %r35;
st.shared.u64 [%rd142], %rd33;
cvt.u64.u32	%rd228, %r126;
st.shared.u64 [%rd140], %rd34;
add.s64 %rd232, %rd107, %rd141;
ld.shared.u64 %rd233, [%rd232];
add.s64 %rd234, %rd107, %rd138;
ld.shared.u64 %rd235, [%rd234];
st.shared.u64 [%rd232], %rd235;
st.shared.u64 [%rd234], %rd233;
add.s64 %rd237, %rd108, %rd224;
ld.shared.u8 %rs28, [%rd237];
add.s64 %rd238, %rd108, %rd228;
ld.shared.u8 %rs29, [%rd238];
st.shared.u8 [%rd237], %rs29;
st.shared.u8 [%rd238], %rs28;

BB20_44:
bar.sync 0;
ld.shared.u64 %rd35, [%rd120+8];
ld.shared.u64 %rd36, [%rd120];
setp.le.s64	%p37, %rd36, %rd35;
@%p37 bra BB20_46;

cvt.u64.u32	%rd242, %r30;
add.s64 %rd244, %rd108, %rd242;
ld.shared.u8 %rs30, [%rd244];
mov.u32 %r696, 1;
setp.ne.s16	%p38, %rs30, 0;
@%p38 bra BB20_47;

BB20_46:
cvt.u64.u32	%rd245, %r30;
add.s64 %rd247, %rd108, %rd245;
ld.shared.u8 %rs31, [%rd247+1];
setp.eq.s16	%p39, %rs31, 0;
selp.u32	%r696, 1, 0, %p39;

BB20_47:
bfe.u32 %r207, %r28, 2, 1;
setp.ne.s32	%p40, %r696, %r207;
@%p40 bra BB20_49;

cvt.u64.u32	%rd248, %r30;
st.shared.u64 [%rd120], %rd35;
st.shared.u64 [%rd120+8], %rd36;
add.s64 %rd253, %rd107, %rd118;
ld.shared.u64 %rd254, [%rd253];
ld.shared.u64 %rd255, [%rd253+8];
st.shared.u64 [%rd253], %rd255;
st.shared.u64 [%rd253+8], %rd254;
add.s64 %rd257, %rd108, %rd248;
ld.shared.u8 %rs32, [%rd257];
ld.shared.u8 %rs33, [%rd257+1];
st.shared.u8 [%rd257], %rs33;
st.shared.u8 [%rd257+1], %rs32;

BB20_49:
bar.sync 0;
and.b32 %r210, %r28, 7;
sub.s32 %r49, %r30, %r210;
add.s32 %r212, %r49, 8;
mul.wide.u32 %rd258, %r212, 8;
add.s64 %rd260, %rd106, %rd258;
mul.wide.u32 %rd261, %r49, 8;
add.s64 %rd262, %rd106, %rd261;
ld.shared.u64 %rd37, [%rd260];
ld.shared.u64 %rd38, [%rd262];
setp.le.s64	%p41, %rd38, %rd37;
@%p41 bra BB20_51;

cvt.u64.u32	%rd263, %r49;
add.s64 %rd265, %rd108, %rd263;
ld.shared.u8 %rs34, [%rd265];
mov.u32 %r697, 1;
setp.ne.s16	%p42, %rs34, 0;
@%p42 bra BB20_52;

BB20_51:
cvt.u64.u32	%rd266, %r212;
add.s64 %rd268, %rd108, %rd266;
ld.shared.u8 %rs35, [%rd268];
setp.eq.s16	%p43, %rs35, 0;
selp.u32	%r697, 1, 0, %p43;

BB20_52:
bfe.u32 %r224, %r28, 3, 1;
setp.ne.s32	%p44, %r697, %r224;
@%p44 bra BB20_54;

add.s64 %rd271, %rd107, %rd261;
add.s64 %rd273, %rd107, %rd258;
cvt.u64.u32	%rd274, %r49;
st.shared.u64 [%rd262], %rd37;
cvt.u64.u32	%rd278, %r212;
st.shared.u64 [%rd260], %rd38;
ld.shared.u64 %rd281, [%rd271];
ld.shared.u64 %rd282, [%rd273];
st.shared.u64 [%rd271], %rd282;
st.shared.u64 [%rd273], %rd281;
add.s64 %rd284, %rd108, %rd274;
ld.shared.u8 %rs36, [%rd284];
add.s64 %rd285, %rd108, %rd278;
ld.shared.u8 %rs37, [%rd285];
st.shared.u8 [%rd284], %rs37;
st.shared.u8 [%rd285], %rs36;

BB20_54:
bar.sync 0;
ld.shared.u64 %rd39, [%rd187];
ld.shared.u64 %rd40, [%rd189];
setp.le.s64	%p45, %rd40, %rd39;
@%p45 bra BB20_56;

cvt.u64.u32	%rd291, %r41;
add.s64 %rd293, %rd108, %rd291;
ld.shared.u8 %rs38, [%rd293];
mov.u32 %r698, 1;
setp.ne.s16	%p46, %rs38, 0;
@%p46 bra BB20_57;

BB20_56:
cvt.u64.u32	%rd294, %r158;
add.s64 %rd296, %rd108, %rd294;
ld.shared.u8 %rs39, [%rd296];
setp.eq.s16	%p47, %rs39, 0;
selp.u32	%r698, 1, 0, %p47;

BB20_57:
bfe.u32 %r247, %r28, 3, 1;
setp.ne.s32	%p48, %r698, %r247;
@%p48 bra BB20_59;

cvt.u64.u32	%rd297, %r41;
st.shared.u64 [%rd189], %rd39;
cvt.u64.u32	%rd301, %r158;
st.shared.u64 [%rd187], %rd40;
add.s64 %rd305, %rd107, %rd188;
ld.shared.u64 %rd306, [%rd305];
add.s64 %rd307, %rd107, %rd185;
ld.shared.u64 %rd308, [%rd307];
st.shared.u64 [%rd305], %rd308;
st.shared.u64 [%rd307], %rd306;
add.s64 %rd310, %rd108, %rd297;
ld.shared.u8 %rs40, [%rd310];
add.s64 %rd311, %rd108, %rd301;
ld.shared.u8 %rs41, [%rd311];
st.shared.u8 [%rd310], %rs41;
st.shared.u8 [%rd311], %rs40;

BB20_59:
bar.sync 0;
ld.shared.u64 %rd41, [%rd140];
ld.shared.u64 %rd42, [%rd142];
setp.le.s64	%p49, %rd42, %rd41;
@%p49 bra BB20_61;

cvt.u64.u32	%rd317, %r35;
add.s64 %rd319, %rd108, %rd317;
ld.shared.u8 %rs42, [%rd319];
mov.u32 %r699, 1;
setp.ne.s16	%p50, %rs42, 0;
@%p50 bra BB20_62;

BB20_61:
cvt.u64.u32	%rd320, %r126;
add.s64 %rd322, %rd108, %rd320;
ld.shared.u8 %rs43, [%rd322];
setp.eq.s16	%p51, %rs43, 0;
selp.u32	%r699, 1, 0, %p51;

BB20_62:
bfe.u32 %r269, %r28, 3, 1;
setp.ne.s32	%p52, %r699, %r269;
@%p52 bra BB20_64;

mul.wide.u32 %rd872, %r35, 8;
cvt.u64.u32	%rd323, %r35;
st.shared.u64 [%rd142], %rd41;
cvt.u64.u32	%rd327, %r126;
st.shared.u64 [%rd140], %rd42;
add.s64 %rd331, %rd107, %rd872;
ld.shared.u64 %rd332, [%rd331];
add.s64 %rd333, %rd107, %rd138;
ld.shared.u64 %rd334, [%rd333];
st.shared.u64 [%rd331], %rd334;
st.shared.u64 [%rd333], %rd332;
add.s64 %rd336, %rd108, %rd323;
ld.shared.u8 %rs44, [%rd336];
add.s64 %rd337, %rd108, %rd327;
ld.shared.u8 %rs45, [%rd337];
st.shared.u8 [%rd336], %rs45;
st.shared.u8 [%rd337], %rs44;

BB20_64:
bar.sync 0;
ld.shared.u64 %rd43, [%rd120+8];
ld.shared.u64 %rd44, [%rd120];
setp.le.s64	%p53, %rd44, %rd43;
@%p53 bra BB20_66;

cvt.u64.u32	%rd341, %r30;
add.s64 %rd343, %rd108, %rd341;
ld.shared.u8 %rs46, [%rd343];
mov.u32 %r700, 1;
setp.ne.s16	%p54, %rs46, 0;
@%p54 bra BB20_67;

BB20_66:
cvt.u64.u32	%rd344, %r30;
add.s64 %rd346, %rd108, %rd344;
ld.shared.u8 %rs47, [%rd346+1];
setp.eq.s16	%p55, %rs47, 0;
selp.u32	%r700, 1, 0, %p55;

BB20_67:
bfe.u32 %r283, %r28, 3, 1;
setp.ne.s32	%p56, %r700, %r283;
@%p56 bra BB20_69;

mul.wide.u32 %rd871, %r30, 8;
cvt.u64.u32	%rd347, %r30;
st.shared.u64 [%rd120], %rd43;
st.shared.u64 [%rd120+8], %rd44;
add.s64 %rd352, %rd107, %rd871;
ld.shared.u64 %rd353, [%rd352];
ld.shared.u64 %rd354, [%rd352+8];
st.shared.u64 [%rd352], %rd354;
st.shared.u64 [%rd352+8], %rd353;
add.s64 %rd356, %rd108, %rd347;
ld.shared.u8 %rs48, [%rd356];
ld.shared.u8 %rs49, [%rd356+1];
st.shared.u8 [%rd356], %rs49;
st.shared.u8 [%rd356+1], %rs48;

BB20_69:
bar.sync 0;
and.b32 %r286, %r28, 15;
sub.s32 %r59, %r30, %r286;
add.s32 %r288, %r59, 16;
mul.wide.u32 %rd357, %r288, 8;
add.s64 %rd359, %rd106, %rd357;
mul.wide.u32 %rd360, %r59, 8;
add.s64 %rd361, %rd106, %rd360;
ld.shared.u64 %rd45, [%rd359];
ld.shared.u64 %rd46, [%rd361];
setp.le.s64	%p57, %rd46, %rd45;
@%p57 bra BB20_71;

cvt.u64.u32	%rd362, %r59;
add.s64 %rd364, %rd108, %rd362;
ld.shared.u8 %rs50, [%rd364];
mov.u32 %r701, 1;
setp.ne.s16	%p58, %rs50, 0;
@%p58 bra BB20_72;

BB20_71:
cvt.u64.u32	%rd365, %r288;
add.s64 %rd367, %rd108, %rd365;
ld.shared.u8 %rs51, [%rd367];
setp.eq.s16	%p59, %rs51, 0;
selp.u32	%r701, 1, 0, %p59;

BB20_72:
bfe.u32 %r300, %r28, 4, 1;
setp.ne.s32	%p60, %r701, %r300;
@%p60 bra BB20_74;

mul.wide.u32 %rd870, %r59, 8;
add.s64 %rd370, %rd107, %rd870;
add.s64 %rd372, %rd107, %rd357;
cvt.u64.u32	%rd373, %r59;
st.shared.u64 [%rd361], %rd45;
cvt.u64.u32	%rd377, %r288;
st.shared.u64 [%rd359], %rd46;
ld.shared.u64 %rd380, [%rd370];
ld.shared.u64 %rd381, [%rd372];
st.shared.u64 [%rd370], %rd381;
st.shared.u64 [%rd372], %rd380;
add.s64 %rd383, %rd108, %rd373;
ld.shared.u8 %rs52, [%rd383];
add.s64 %rd384, %rd108, %rd377;
ld.shared.u8 %rs53, [%rd384];
st.shared.u8 [%rd383], %rs53;
st.shared.u8 [%rd384], %rs52;

BB20_74:
bar.sync 0;
ld.shared.u64 %rd47, [%rd260];
ld.shared.u64 %rd48, [%rd262];
setp.le.s64	%p61, %rd48, %rd47;
@%p61 bra BB20_76;

cvt.u64.u32	%rd390, %r49;
add.s64 %rd392, %rd108, %rd390;
ld.shared.u8 %rs54, [%rd392];
mov.u32 %r702, 1;
setp.ne.s16	%p62, %rs54, 0;
@%p62 bra BB20_77;

BB20_76:
cvt.u64.u32	%rd393, %r212;
add.s64 %rd395, %rd108, %rd393;
ld.shared.u8 %rs55, [%rd395];
setp.eq.s16	%p63, %rs55, 0;
selp.u32	%r702, 1, 0, %p63;

BB20_77:
bfe.u32 %r323, %r28, 4, 1;
setp.ne.s32	%p64, %r702, %r323;
@%p64 bra BB20_79;

mul.wide.u32 %rd869, %r49, 8;
cvt.u64.u32	%rd396, %r49;
st.shared.u64 [%rd262], %rd47;
cvt.u64.u32	%rd400, %r212;
st.shared.u64 [%rd260], %rd48;
add.s64 %rd404, %rd107, %rd869;
ld.shared.u64 %rd405, [%rd404];
add.s64 %rd406, %rd107, %rd258;
ld.shared.u64 %rd407, [%rd406];
st.shared.u64 [%rd404], %rd407;
st.shared.u64 [%rd406], %rd405;
add.s64 %rd409, %rd108, %rd396;
ld.shared.u8 %rs56, [%rd409];
add.s64 %rd410, %rd108, %rd400;
ld.shared.u8 %rs57, [%rd410];
st.shared.u8 [%rd409], %rs57;
st.shared.u8 [%rd410], %rs56;

BB20_79:
bar.sync 0;
ld.shared.u64 %rd49, [%rd187];
ld.shared.u64 %rd50, [%rd189];
setp.le.s64	%p65, %rd50, %rd49;
@%p65 bra BB20_81;

cvt.u64.u32	%rd416, %r41;
add.s64 %rd418, %rd108, %rd416;
ld.shared.u8 %rs58, [%rd418];
mov.u32 %r703, 1;
setp.ne.s16	%p66, %rs58, 0;
@%p66 bra BB20_82;

BB20_81:
add.s32 %r667, %r41, 4;
cvt.u64.u32	%rd419, %r667;
add.s64 %rd421, %rd108, %rd419;
ld.shared.u8 %rs59, [%rd421];
setp.eq.s16	%p67, %rs59, 0;
selp.u32	%r703, 1, 0, %p67;

BB20_82:
bfe.u32 %r345, %r28, 4, 1;
setp.ne.s32	%p68, %r703, %r345;
@%p68 bra BB20_84;

add.s32 %r670, %r41, 4;
mul.wide.u32 %rd868, %r670, 8;
mul.wide.u32 %rd867, %r41, 8;
cvt.u64.u32	%rd422, %r41;
st.shared.u64 [%rd189], %rd49;
cvt.u64.u32	%rd426, %r670;
st.shared.u64 [%rd187], %rd50;
add.s64 %rd430, %rd107, %rd867;
ld.shared.u64 %rd431, [%rd430];
add.s64 %rd432, %rd107, %rd868;
ld.shared.u64 %rd433, [%rd432];
st.shared.u64 [%rd430], %rd433;
st.shared.u64 [%rd432], %rd431;
add.s64 %rd435, %rd108, %rd422;
ld.shared.u8 %rs60, [%rd435];
add.s64 %rd436, %rd108, %rd426;
ld.shared.u8 %rs61, [%rd436];
st.shared.u8 [%rd435], %rs61;
st.shared.u8 [%rd436], %rs60;

BB20_84:
bar.sync 0;
ld.shared.u64 %rd51, [%rd140];
ld.shared.u64 %rd52, [%rd142];
setp.le.s64	%p69, %rd52, %rd51;
@%p69 bra BB20_86;

cvt.u64.u32	%rd442, %r35;
add.s64 %rd444, %rd108, %rd442;
ld.shared.u8 %rs62, [%rd444];
mov.u32 %r704, 1;
setp.ne.s16	%p70, %rs62, 0;
@%p70 bra BB20_87;

BB20_86:
add.s32 %r668, %r35, 2;
cvt.u64.u32	%rd445, %r668;
add.s64 %rd447, %rd108, %rd445;
ld.shared.u8 %rs63, [%rd447];
setp.eq.s16	%p71, %rs63, 0;
selp.u32	%r704, 1, 0, %p71;

BB20_87:
bfe.u32 %r367, %r28, 4, 1;
setp.ne.s32	%p72, %r704, %r367;
@%p72 bra BB20_89;

mul.wide.u32 %rd866, %r35, 8;
add.s32 %r669, %r35, 2;
cvt.u64.u32	%rd448, %r35;
st.shared.u64 [%rd142], %rd51;
cvt.u64.u32	%rd452, %r669;
st.shared.u64 [%rd140], %rd52;
add.s64 %rd456, %rd107, %rd866;
ld.shared.u64 %rd457, [%rd456];
add.s64 %rd458, %rd107, %rd138;
ld.shared.u64 %rd459, [%rd458];
st.shared.u64 [%rd456], %rd459;
st.shared.u64 [%rd458], %rd457;
add.s64 %rd461, %rd108, %rd448;
ld.shared.u8 %rs64, [%rd461];
add.s64 %rd462, %rd108, %rd452;
ld.shared.u8 %rs65, [%rd462];
st.shared.u8 [%rd461], %rs65;
st.shared.u8 [%rd462], %rs64;

BB20_89:
bar.sync 0;
ld.shared.u64 %rd53, [%rd120+8];
ld.shared.u64 %rd54, [%rd120];
setp.le.s64	%p73, %rd54, %rd53;
@%p73 bra BB20_91;

cvt.u64.u32	%rd466, %r30;
add.s64 %rd468, %rd108, %rd466;
ld.shared.u8 %rs66, [%rd468];
mov.u32 %r705, 1;
setp.ne.s16	%p74, %rs66, 0;
@%p74 bra BB20_92;

BB20_91:
cvt.u64.u32	%rd469, %r30;
add.s64 %rd471, %rd108, %rd469;
ld.shared.u8 %rs67, [%rd471+1];
setp.eq.s16	%p75, %rs67, 0;
selp.u32	%r705, 1, 0, %p75;

BB20_92:
bfe.u32 %r381, %r28, 4, 1;
setp.ne.s32	%p76, %r705, %r381;
@%p76 bra BB20_94;

mul.wide.u32 %rd865, %r30, 8;
cvt.u64.u32	%rd472, %r30;
st.shared.u64 [%rd120], %rd53;
st.shared.u64 [%rd120+8], %rd54;
add.s64 %rd477, %rd107, %rd865;
ld.shared.u64 %rd478, [%rd477];
ld.shared.u64 %rd479, [%rd477+8];
st.shared.u64 [%rd477], %rd479;
st.shared.u64 [%rd477+8], %rd478;
add.s64 %rd481, %rd108, %rd472;
ld.shared.u8 %rs68, [%rd481];
ld.shared.u8 %rs69, [%rd481+1];
st.shared.u8 [%rd481], %rs69;
st.shared.u8 [%rd481+1], %rs68;

BB20_94:
bar.sync 0;
and.b32 %r384, %r28, 31;
sub.s32 %r71, %r30, %r384;
add.s32 %r386, %r71, 32;
mul.wide.u32 %rd482, %r386, 8;
add.s64 %rd484, %rd106, %rd482;
mul.wide.u32 %rd485, %r71, 8;
add.s64 %rd486, %rd106, %rd485;
ld.shared.u64 %rd55, [%rd484];
ld.shared.u64 %rd56, [%rd486];
setp.le.s64	%p77, %rd56, %rd55;
@%p77 bra BB20_96;

cvt.u64.u32	%rd487, %r71;
add.s64 %rd489, %rd108, %rd487;
ld.shared.u8 %rs70, [%rd489];
mov.u32 %r706, 1;
setp.ne.s16	%p78, %rs70, 0;
@%p78 bra BB20_97;

BB20_96:
cvt.u64.u32	%rd490, %r386;
add.s64 %rd492, %rd108, %rd490;
ld.shared.u8 %rs71, [%rd492];
setp.eq.s16	%p79, %rs71, 0;
selp.u32	%r706, 1, 0, %p79;

BB20_97:
bfe.u32 %r398, %r28, 5, 1;
setp.ne.s32	%p80, %r706, %r398;
@%p80 bra BB20_99;

mul.wide.u32 %rd860, %r71, 8;
add.s64 %rd495, %rd107, %rd860;
add.s64 %rd497, %rd107, %rd482;
cvt.u64.u32	%rd498, %r71;
st.shared.u64 [%rd486], %rd55;
cvt.u64.u32	%rd502, %r386;
st.shared.u64 [%rd484], %rd56;
ld.shared.u64 %rd505, [%rd495];
ld.shared.u64 %rd506, [%rd497];
st.shared.u64 [%rd495], %rd506;
st.shared.u64 [%rd497], %rd505;
add.s64 %rd508, %rd108, %rd498;
ld.shared.u8 %rs72, [%rd508];
add.s64 %rd509, %rd108, %rd502;
ld.shared.u8 %rs73, [%rd509];
st.shared.u8 [%rd508], %rs73;
st.shared.u8 [%rd509], %rs72;

BB20_99:
bar.sync 0;
ld.shared.u64 %rd57, [%rd359];
ld.shared.u64 %rd58, [%rd361];
setp.le.s64	%p81, %rd58, %rd57;
@%p81 bra BB20_101;

cvt.u64.u32	%rd515, %r59;
add.s64 %rd517, %rd108, %rd515;
ld.shared.u8 %rs74, [%rd517];
mov.u32 %r707, 1;
setp.ne.s16	%p82, %rs74, 0;
@%p82 bra BB20_102;

BB20_101:
add.s32 %r654, %r59, 16;
cvt.u64.u32	%rd518, %r654;
add.s64 %rd520, %rd108, %rd518;
ld.shared.u8 %rs75, [%rd520];
setp.eq.s16	%p83, %rs75, 0;
selp.u32	%r707, 1, 0, %p83;

BB20_102:
bfe.u32 %r421, %r28, 5, 1;
setp.ne.s32	%p84, %r707, %r421;
@%p84 bra BB20_104;

add.s32 %r665, %r59, 16;
mul.wide.u32 %rd861, %r665, 8;
mul.wide.u32 %rd859, %r59, 8;
add.s32 %r662, %r59, 16;
cvt.u64.u32	%rd521, %r59;
st.shared.u64 [%rd361], %rd57;
cvt.u64.u32	%rd525, %r662;
st.shared.u64 [%rd359], %rd58;
add.s64 %rd529, %rd107, %rd859;
ld.shared.u64 %rd530, [%rd529];
add.s64 %rd531, %rd107, %rd861;
ld.shared.u64 %rd532, [%rd531];
st.shared.u64 [%rd529], %rd532;
st.shared.u64 [%rd531], %rd530;
add.s64 %rd534, %rd108, %rd521;
ld.shared.u8 %rs76, [%rd534];
add.s64 %rd535, %rd108, %rd525;
ld.shared.u8 %rs77, [%rd535];
st.shared.u8 [%rd534], %rs77;
st.shared.u8 [%rd535], %rs76;

BB20_104:
bar.sync 0;
ld.shared.u64 %rd59, [%rd260];
ld.shared.u64 %rd60, [%rd262];
setp.le.s64	%p85, %rd60, %rd59;
@%p85 bra BB20_106;

cvt.u64.u32	%rd541, %r49;
add.s64 %rd543, %rd108, %rd541;
ld.shared.u8 %rs78, [%rd543];
mov.u32 %r708, 1;
setp.ne.s16	%p86, %rs78, 0;
@%p86 bra BB20_107;

BB20_106:
add.s32 %r655, %r49, 8;
cvt.u64.u32	%rd544, %r655;
add.s64 %rd546, %rd108, %rd544;
ld.shared.u8 %rs79, [%rd546];
setp.eq.s16	%p87, %rs79, 0;
selp.u32	%r708, 1, 0, %p87;

BB20_107:
bfe.u32 %r443, %r28, 5, 1;
setp.ne.s32	%p88, %r708, %r443;
@%p88 bra BB20_109;

add.s32 %r661, %r49, 8;
mul.wide.u32 %rd858, %r661, 8;
mul.wide.u32 %rd857, %r49, 8;
cvt.u64.u32	%rd547, %r49;
st.shared.u64 [%rd262], %rd59;
cvt.u64.u32	%rd551, %r661;
st.shared.u64 [%rd260], %rd60;
add.s64 %rd555, %rd107, %rd857;
ld.shared.u64 %rd556, [%rd555];
add.s64 %rd557, %rd107, %rd858;
ld.shared.u64 %rd558, [%rd557];
st.shared.u64 [%rd555], %rd558;
st.shared.u64 [%rd557], %rd556;
add.s64 %rd560, %rd108, %rd547;
ld.shared.u8 %rs80, [%rd560];
add.s64 %rd561, %rd108, %rd551;
ld.shared.u8 %rs81, [%rd561];
st.shared.u8 [%rd560], %rs81;
st.shared.u8 [%rd561], %rs80;

BB20_109:
bar.sync 0;
ld.shared.u64 %rd61, [%rd187];
ld.shared.u64 %rd62, [%rd189];
setp.le.s64	%p89, %rd62, %rd61;
@%p89 bra BB20_111;

cvt.u64.u32	%rd567, %r41;
add.s64 %rd569, %rd108, %rd567;
ld.shared.u8 %rs82, [%rd569];
mov.u32 %r709, 1;
setp.ne.s16	%p90, %rs82, 0;
@%p90 bra BB20_112;

BB20_111:
add.s32 %r656, %r41, 4;
cvt.u64.u32	%rd570, %r656;
add.s64 %rd572, %rd108, %rd570;
ld.shared.u8 %rs83, [%rd572];
setp.eq.s16	%p91, %rs83, 0;
selp.u32	%r709, 1, 0, %p91;

BB20_112:
bfe.u32 %r465, %r28, 5, 1;
setp.ne.s32	%p92, %r709, %r465;
@%p92 bra BB20_114;

add.s32 %r660, %r41, 4;
mul.wide.u32 %rd856, %r660, 8;
mul.wide.u32 %rd855, %r41, 8;
cvt.u64.u32	%rd573, %r41;
st.shared.u64 [%rd189], %rd61;
cvt.u64.u32	%rd577, %r660;
st.shared.u64 [%rd187], %rd62;
add.s64 %rd581, %rd107, %rd855;
ld.shared.u64 %rd582, [%rd581];
add.s64 %rd583, %rd107, %rd856;
ld.shared.u64 %rd584, [%rd583];
st.shared.u64 [%rd581], %rd584;
st.shared.u64 [%rd583], %rd582;
add.s64 %rd586, %rd108, %rd573;
ld.shared.u8 %rs84, [%rd586];
add.s64 %rd587, %rd108, %rd577;
ld.shared.u8 %rs85, [%rd587];
st.shared.u8 [%rd586], %rs85;
st.shared.u8 [%rd587], %rs84;

BB20_114:
bar.sync 0;
ld.shared.u64 %rd63, [%rd140];
ld.shared.u64 %rd64, [%rd142];
setp.le.s64	%p93, %rd64, %rd63;
@%p93 bra BB20_116;

cvt.u64.u32	%rd593, %r35;
add.s64 %rd595, %rd108, %rd593;
ld.shared.u8 %rs86, [%rd595];
mov.u32 %r710, 1;
setp.ne.s16	%p94, %rs86, 0;
@%p94 bra BB20_117;

BB20_116:
add.s32 %r657, %r35, 2;
cvt.u64.u32	%rd596, %r657;
add.s64 %rd598, %rd108, %rd596;
ld.shared.u8 %rs87, [%rd598];
setp.eq.s16	%p95, %rs87, 0;
selp.u32	%r710, 1, 0, %p95;

BB20_117:
bfe.u32 %r487, %r28, 5, 1;
setp.ne.s32	%p96, %r710, %r487;
@%p96 bra BB20_119;

add.s32 %r659, %r35, 2;
mul.wide.u32 %rd854, %r659, 8;
mul.wide.u32 %rd853, %r35, 8;
cvt.u64.u32	%rd599, %r35;
st.shared.u64 [%rd142], %rd63;
cvt.u64.u32	%rd603, %r659;
st.shared.u64 [%rd140], %rd64;
add.s64 %rd607, %rd107, %rd853;
ld.shared.u64 %rd608, [%rd607];
add.s64 %rd609, %rd107, %rd854;
ld.shared.u64 %rd610, [%rd609];
st.shared.u64 [%rd607], %rd610;
st.shared.u64 [%rd609], %rd608;
add.s64 %rd612, %rd108, %rd599;
ld.shared.u8 %rs88, [%rd612];
add.s64 %rd613, %rd108, %rd603;
ld.shared.u8 %rs89, [%rd613];
st.shared.u8 [%rd612], %rs89;
st.shared.u8 [%rd613], %rs88;

BB20_119:
bar.sync 0;
ld.shared.u64 %rd65, [%rd120+8];
ld.shared.u64 %rd66, [%rd120];
setp.le.s64	%p97, %rd66, %rd65;
@%p97 bra BB20_121;

cvt.u64.u32	%rd617, %r30;
add.s64 %rd619, %rd108, %rd617;
ld.shared.u8 %rs90, [%rd619];
mov.u32 %r711, 1;
setp.ne.s16	%p98, %rs90, 0;
@%p98 bra BB20_122;

BB20_121:
cvt.u64.u32	%rd620, %r30;
add.s64 %rd622, %rd108, %rd620;
ld.shared.u8 %rs91, [%rd622+1];
setp.eq.s16	%p99, %rs91, 0;
selp.u32	%r711, 1, 0, %p99;

BB20_122:
bfe.u32 %r501, %r28, 5, 1;
setp.ne.s32	%p100, %r711, %r501;
@%p100 bra BB20_124;

mul.wide.u32 %rd852, %r30, 8;
cvt.u64.u32	%rd623, %r30;
st.shared.u64 [%rd120], %rd65;
st.shared.u64 [%rd120+8], %rd66;
add.s64 %rd628, %rd107, %rd852;
ld.shared.u64 %rd629, [%rd628];
ld.shared.u64 %rd630, [%rd628+8];
st.shared.u64 [%rd628], %rd630;
st.shared.u64 [%rd628+8], %rd629;
add.s64 %rd632, %rd108, %rd623;
ld.shared.u8 %rs92, [%rd632];
ld.shared.u8 %rs93, [%rd632+1];
st.shared.u8 [%rd632], %rs93;
st.shared.u8 [%rd632+1], %rs92;

BB20_124:
bar.sync 0;
mov.u64 %rd851, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r504, %r28, 63;
sub.s32 %r505, %r30, %r504;
add.s32 %r506, %r505, 64;
mul.wide.u32 %rd633, %r506, 8;
add.s64 %rd635, %rd851, %rd633;
mul.wide.u32 %rd636, %r505, 8;
add.s64 %rd637, %rd851, %rd636;
ld.shared.u64 %rd67, [%rd635];
ld.shared.u64 %rd68, [%rd637];
setp.le.s64	%p101, %rd68, %rd67;
@%p101 bra BB20_126;

cvt.u64.u32	%rd638, %r505;
add.s64 %rd640, %rd108, %rd638;
ld.shared.u8 %rs94, [%rd640];
setp.ne.s16	%p102, %rs94, 0;
@%p102 bra BB20_128;

BB20_126:
add.s32 %r666, %r505, 64;
cvt.u64.u32	%rd641, %r666;
add.s64 %rd643, %rd108, %rd641;
ld.shared.u8 %rs1, [%rd643];
setp.eq.s16	%p103, %rs1, 0;
@%p103 bra BB20_128;

mul.wide.u32 %rd864, %r505, 8;
mov.u64 %rd863, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd862, %rd863, %rd864;
mul.wide.u32 %rd839, %r506, 8;
mul.wide.u32 %rd838, %r505, 8;
cvt.u64.u32	%rd644, %r505;
st.shared.u64 [%rd862], %rd67;
st.shared.u64 [%rd635], %rd68;
add.s64 %rd652, %rd107, %rd838;
ld.shared.u64 %rd653, [%rd652];
add.s64 %rd654, %rd107, %rd839;
ld.shared.u64 %rd655, [%rd654];
st.shared.u64 [%rd652], %rd655;
st.shared.u64 [%rd654], %rd653;
add.s64 %rd657, %rd108, %rd644;
ld.shared.u8 %rs95, [%rd657];
st.shared.u8 [%rd657], %rs1;
st.shared.u8 [%rd643], %rs95;

BB20_128:
bar.sync 0;
ld.shared.u64 %rd69, [%rd484];
ld.shared.u64 %rd70, [%rd486];
setp.le.s64	%p104, %rd70, %rd69;
@%p104 bra BB20_130;

cvt.u64.u32	%rd664, %r71;
add.s64 %rd666, %rd108, %rd664;
ld.shared.u8 %rs96, [%rd666];
setp.ne.s16	%p105, %rs96, 0;
@%p105 bra BB20_132;

BB20_130:
add.s32 %r634, %r71, 32;
cvt.u64.u32	%rd667, %r634;
add.s64 %rd669, %rd108, %rd667;
ld.shared.u8 %rs2, [%rd669];
setp.eq.s16	%p106, %rs2, 0;
@%p106 bra BB20_132;

add.s32 %r635, %r71, 32;
mul.wide.u32 %rd841, %r635, 8;
mul.wide.u32 %rd840, %r71, 8;
cvt.u64.u32	%rd670, %r71;
st.shared.u64 [%rd486], %rd69;
st.shared.u64 [%rd484], %rd70;
add.s64 %rd678, %rd107, %rd840;
ld.shared.u64 %rd679, [%rd678];
add.s64 %rd680, %rd107, %rd841;
ld.shared.u64 %rd681, [%rd680];
st.shared.u64 [%rd678], %rd681;
st.shared.u64 [%rd680], %rd679;
add.s64 %rd683, %rd108, %rd670;
ld.shared.u8 %rs97, [%rd683];
st.shared.u8 [%rd683], %rs2;
st.shared.u8 [%rd669], %rs97;

BB20_132:
bar.sync 0;
ld.shared.u64 %rd71, [%rd359];
ld.shared.u64 %rd72, [%rd361];
setp.le.s64	%p107, %rd72, %rd71;
@%p107 bra BB20_134;

cvt.u64.u32	%rd690, %r59;
add.s64 %rd692, %rd108, %rd690;
ld.shared.u8 %rs98, [%rd692];
setp.ne.s16	%p108, %rs98, 0;
@%p108 bra BB20_136;

BB20_134:
add.s32 %r636, %r59, 16;
cvt.u64.u32	%rd693, %r636;
add.s64 %rd695, %rd108, %rd693;
ld.shared.u8 %rs3, [%rd695];
setp.eq.s16	%p109, %rs3, 0;
@%p109 bra BB20_136;

add.s32 %r637, %r59, 16;
mul.wide.u32 %rd843, %r637, 8;
mul.wide.u32 %rd842, %r59, 8;
cvt.u64.u32	%rd696, %r59;
st.shared.u64 [%rd361], %rd71;
st.shared.u64 [%rd359], %rd72;
add.s64 %rd704, %rd107, %rd842;
ld.shared.u64 %rd705, [%rd704];
add.s64 %rd706, %rd107, %rd843;
ld.shared.u64 %rd707, [%rd706];
st.shared.u64 [%rd704], %rd707;
st.shared.u64 [%rd706], %rd705;
add.s64 %rd709, %rd108, %rd696;
ld.shared.u8 %rs99, [%rd709];
st.shared.u8 [%rd709], %rs3;
st.shared.u8 [%rd695], %rs99;

BB20_136:
bar.sync 0;
ld.shared.u64 %rd73, [%rd260];
ld.shared.u64 %rd74, [%rd262];
setp.le.s64	%p110, %rd74, %rd73;
@%p110 bra BB20_138;

cvt.u64.u32	%rd716, %r49;
add.s64 %rd718, %rd108, %rd716;
ld.shared.u8 %rs100, [%rd718];
setp.ne.s16	%p111, %rs100, 0;
@%p111 bra BB20_140;

BB20_138:
add.s32 %r638, %r49, 8;
cvt.u64.u32	%rd719, %r638;
add.s64 %rd721, %rd108, %rd719;
ld.shared.u8 %rs4, [%rd721];
setp.eq.s16	%p112, %rs4, 0;
@%p112 bra BB20_140;

add.s32 %r639, %r49, 8;
mul.wide.u32 %rd845, %r639, 8;
mul.wide.u32 %rd844, %r49, 8;
cvt.u64.u32	%rd722, %r49;
st.shared.u64 [%rd262], %rd73;
st.shared.u64 [%rd260], %rd74;
add.s64 %rd730, %rd107, %rd844;
ld.shared.u64 %rd731, [%rd730];
add.s64 %rd732, %rd107, %rd845;
ld.shared.u64 %rd733, [%rd732];
st.shared.u64 [%rd730], %rd733;
st.shared.u64 [%rd732], %rd731;
add.s64 %rd735, %rd108, %rd722;
ld.shared.u8 %rs101, [%rd735];
st.shared.u8 [%rd735], %rs4;
st.shared.u8 [%rd721], %rs101;

BB20_140:
bar.sync 0;
ld.shared.u64 %rd75, [%rd187];
ld.shared.u64 %rd76, [%rd189];
setp.le.s64	%p113, %rd76, %rd75;
@%p113 bra BB20_142;

cvt.u64.u32	%rd742, %r41;
add.s64 %rd744, %rd108, %rd742;
ld.shared.u8 %rs102, [%rd744];
setp.ne.s16	%p114, %rs102, 0;
@%p114 bra BB20_144;

BB20_142:
add.s32 %r640, %r41, 4;
cvt.u64.u32	%rd745, %r640;
add.s64 %rd747, %rd108, %rd745;
ld.shared.u8 %rs5, [%rd747];
setp.eq.s16	%p115, %rs5, 0;
@%p115 bra BB20_144;

add.s32 %r641, %r41, 4;
mul.wide.u32 %rd847, %r641, 8;
mul.wide.u32 %rd846, %r41, 8;
cvt.u64.u32	%rd748, %r41;
st.shared.u64 [%rd189], %rd75;
st.shared.u64 [%rd187], %rd76;
add.s64 %rd756, %rd107, %rd846;
ld.shared.u64 %rd757, [%rd756];
add.s64 %rd758, %rd107, %rd847;
ld.shared.u64 %rd759, [%rd758];
st.shared.u64 [%rd756], %rd759;
st.shared.u64 [%rd758], %rd757;
add.s64 %rd761, %rd108, %rd748;
ld.shared.u8 %rs103, [%rd761];
st.shared.u8 [%rd761], %rs5;
st.shared.u8 [%rd747], %rs103;

BB20_144:
bar.sync 0;
ld.shared.u64 %rd77, [%rd140];
ld.shared.u64 %rd78, [%rd142];
setp.le.s64	%p116, %rd78, %rd77;
@%p116 bra BB20_146;

cvt.u64.u32	%rd768, %r35;
add.s64 %rd770, %rd108, %rd768;
ld.shared.u8 %rs104, [%rd770];
setp.ne.s16	%p117, %rs104, 0;
@%p117 bra BB20_148;

BB20_146:
add.s32 %r642, %r35, 2;
cvt.u64.u32	%rd771, %r642;
add.s64 %rd773, %rd108, %rd771;
ld.shared.u8 %rs6, [%rd773];
setp.eq.s16	%p118, %rs6, 0;
@%p118 bra BB20_148;

add.s32 %r643, %r35, 2;
mul.wide.u32 %rd849, %r643, 8;
mul.wide.u32 %rd848, %r35, 8;
cvt.u64.u32	%rd774, %r35;
st.shared.u64 [%rd142], %rd77;
st.shared.u64 [%rd140], %rd78;
add.s64 %rd782, %rd107, %rd848;
ld.shared.u64 %rd783, [%rd782];
add.s64 %rd784, %rd107, %rd849;
ld.shared.u64 %rd785, [%rd784];
st.shared.u64 [%rd782], %rd785;
st.shared.u64 [%rd784], %rd783;
add.s64 %rd787, %rd108, %rd774;
ld.shared.u8 %rs105, [%rd787];
st.shared.u8 [%rd787], %rs6;
st.shared.u8 [%rd773], %rs105;

BB20_148:
bar.sync 0;
ld.shared.u64 %rd79, [%rd120+8];
ld.shared.u64 %rd80, [%rd120];
setp.le.s64	%p119, %rd80, %rd79;
@%p119 bra BB20_150;

cvt.u64.u32	%rd792, %r30;
add.s64 %rd794, %rd108, %rd792;
ld.shared.u8 %rs106, [%rd794];
setp.ne.s16	%p120, %rs106, 0;
@%p120 bra BB20_152;

BB20_150:
cvt.u64.u32	%rd795, %r30;
add.s64 %rd797, %rd108, %rd795;
ld.shared.u8 %rs7, [%rd797+1];
setp.eq.s16	%p121, %rs7, 0;
@%p121 bra BB20_152;

mov.u32 %r645, %tid.x;
shl.b32 %r644, %r645, 1;
mul.wide.u32 %rd850, %r644, 8;
st.shared.u64 [%rd120], %rd79;
st.shared.u64 [%rd120+8], %rd80;
add.s64 %rd803, %rd107, %rd850;
ld.shared.u64 %rd804, [%rd803];
ld.shared.u64 %rd805, [%rd803+8];
st.shared.u64 [%rd803], %rd805;
st.shared.u64 [%rd803+8], %rd804;
ld.shared.u8 %rs107, [%rd797];
st.shared.u8 [%rd797], %rs7;
st.shared.u8 [%rd797+1], %rs107;

BB20_152:
ld.param.u32 %r658, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
setp.lt.u32	%p124, %r28, %r658;
bar.sync 0;
@!%p124 bra BB20_154;
bra.uni BB20_153;

BB20_153:
ld.param.u32 %r664, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r653, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
mov.u32 %r652, %tid.x;
ld.shared.u64 %rd811, [%rd18];
ld.local.u64 %rd812, [%rd2];
cvta.to.global.u64 %rd813, %rd812;
mad.lo.s32 %r626, %r652, %r653, %r16;
mul.wide.u32 %rd814, %r626, 8;
add.s64 %rd815, %rd813, %rd814;
st.global.u64 [%rd815], %rd811;
ld.shared.u64 %rd818, [%rd19];
ld.local.u64 %rd819, [%rd3];
cvta.to.global.u64 %rd820, %rd819;
mad.lo.s32 %r627, %r652, %r664, %r27;
mul.wide.u32 %rd821, %r627, 8;
add.s64 %rd822, %rd820, %rd821;
st.global.u64 [%rd822], %rd818;

BB20_154:
mov.u32 %r648, %tid.x;
ld.param.u32 %r647, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
add.s32 %r646, %r648, 64;
setp.ge.u32	%p123, %r646, %r647;
@%p123 bra BB20_156;

ld.param.u32 %r663, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u32 %r651, %tid.x;
add.s32 %r650, %r651, 64;
ld.param.u32 %r649, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u64 %rd826, [%rd18+512];
ld.local.u64 %rd827, [%rd2];
cvta.to.global.u64 %rd828, %rd827;
mad.lo.s32 %r632, %r650, %r649, %r16;
mul.wide.u32 %rd829, %r632, 8;
add.s64 %rd830, %rd828, %rd829;
st.global.u64 [%rd830], %rd826;
ld.shared.u64 %rd833, [%rd19+512];
ld.local.u64 %rd834, [%rd3];
cvta.to.global.u64 %rd835, %rd834;
mad.lo.s32 %r633, %r650, %r663, %r27;
mul.wide.u32 %rd836, %r633, 8;
add.s64 %rd837, %rd835, %rd836;
st.global.u64 [%rd837], %rd833;

BB20_156:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot21[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<125>;
.reg .b16 %rs<108>;
.reg .b32 %r<712>;
.reg .b64 %rd<883>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[1024];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[1024];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[128];

mov.u64 %rd882, __local_depot21;
cvta.local.u64 %SP, %rd882;
ld.param.u32 %r86, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r87, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r88, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r89, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd81, %SP, 0;
cvta.to.local.u64 %rd2, %rd81;
add.u64 %rd82, %SP, 216;
cvta.to.local.u64 %rd3, %rd82;
mov.u32 %r671, 0;
mov.pred %p4, 0;
@%p4 bra BB21_2;

BB21_1:
mul.wide.s32 %rd83, %r671, 8;
add.s64 %rd84, %rd4, %rd83;
ld.param.u64 %rd85, [%rd84];
add.s64 %rd86, %rd2, %rd83;
st.local.u64 [%rd86], %rd85;
add.s32 %r671, %r671, 1;
setp.lt.u32	%p5, %r671, 27;
@%p5 bra BB21_1;

BB21_2:
mov.u32 %r672, 0;
@%p4 bra BB21_4;

BB21_3:
mul.wide.s32 %rd87, %r672, 8;
add.s64 %rd88, %rd1, %rd87;
ld.param.u64 %rd89, [%rd88];
add.s64 %rd90, %rd3, %rd87;
st.local.u64 [%rd90], %rd89;
add.s32 %r672, %r672, 1;
setp.lt.u32	%p7, %r672, 27;
@%p7 bra BB21_3;

BB21_4:
mov.u32 %r92, %nctaid.y;
mov.u32 %r93, %ctaid.z;
mov.u32 %r94, %ctaid.y;
mad.lo.s32 %r95, %r92, %r93, %r94;
mov.u32 %r96, %nctaid.x;
mov.u32 %r97, %ctaid.x;
mad.lo.s32 %r5, %r95, %r96, %r97;
setp.ge.u32	%p8, %r5, %r86;
@%p8 bra BB21_156;

ld.local.u32 %r6, [%rd2+208];
add.s32 %r673, %r6, -1;
mov.u32 %r98, 0;
setp.lt.s32	%p9, %r673, 1;
mov.u32 %r682, %r5;
mov.u32 %r689, %r98;
@%p9 bra BB21_8;

mul.wide.s32 %rd91, %r6, 4;
add.s64 %rd873, %rd2, %rd91;
mov.u32 %r690, 0;
mov.u32 %r683, %r5;

BB21_7:
ld.local.u32 %r100, [%rd873+4];
rem.u32 %r101, %r683, %r100;
ld.local.u32 %r102, [%rd873+104];
mad.lo.s32 %r690, %r102, %r101, %r690;
div.u32 %r683, %r683, %r100;
add.s64 %rd873, %rd873, -4;
add.s32 %r673, %r673, -1;
setp.gt.s32	%p10, %r673, 0;
mov.u32 %r678, %r683;
mov.u32 %r682, %r678;
mov.u32 %r684, %r690;
mov.u32 %r689, %r684;
@%p10 bra BB21_7;

BB21_8:
mov.u32 %r15, %r689;
mov.u32 %r14, %r682;
ld.local.u32 %r104, [%rd2+108];
mad.lo.s32 %r16, %r104, %r14, %r15;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r674, %r17, -1;
setp.lt.s32	%p11, %r674, 1;
mov.u32 %r680, %r5;
mov.u32 %r687, %r98;
@%p11 bra BB21_11;

mul.wide.s32 %rd92, %r17, 4;
add.s64 %rd874, %rd3, %rd92;
mov.u32 %r688, 0;
mov.u32 %r681, %r5;

BB21_10:
ld.local.u32 %r106, [%rd874+4];
rem.u32 %r107, %r681, %r106;
ld.local.u32 %r108, [%rd874+104];
mad.lo.s32 %r688, %r108, %r107, %r688;
div.u32 %r681, %r681, %r106;
add.s64 %rd874, %rd874, -4;
add.s32 %r674, %r674, -1;
setp.gt.s32	%p12, %r674, 0;
mov.u32 %r680, %r681;
mov.u32 %r687, %r688;
@%p12 bra BB21_10;

BB21_11:
ld.local.u32 %r109, [%rd3+108];
mad.lo.s32 %r27, %r109, %r680, %r687;
mov.u32 %r28, %tid.x;
add.s32 %r29, %r28, 64;
setp.lt.u32	%p1, %r28, %r87;
mov.u64 %rd93, 0;
setp.ge.u32	%p13, %r28, %r87;
mov.u64 %rd881, %rd93;
@%p13 bra BB21_13;

ld.local.u64 %rd94, [%rd2];
cvta.to.global.u64 %rd95, %rd94;
mad.lo.s32 %r110, %r28, %r88, %r16;
mul.wide.u32 %rd96, %r110, 8;
add.s64 %rd97, %rd95, %rd96;
ld.global.u64 %rd14, [%rd97];
mov.u64 %rd881, %rd14;

BB21_13:
mov.u64 %rd15, %rd881;
mov.u64 %rd880, %rd93;
@%p13 bra BB21_15;

ld.local.u64 %rd99, [%rd3];
cvta.to.global.u64 %rd100, %rd99;
mad.lo.s32 %r111, %r28, %r89, %r27;
mul.wide.u32 %rd101, %r111, 8;
add.s64 %rd102, %rd100, %rd101;
ld.global.u64 %rd880, [%rd102];

BB21_15:
selp.u16	%rs8, 1, 0, %p1;
cvt.s64.s32	%rd104, %r28;
mul.wide.s32 %rd105, %r28, 8;
mov.u64 %rd106, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd18, %rd106, %rd105;
st.shared.u64 [%rd18], %rd15;
mov.u64 %rd107, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd19, %rd107, %rd105;
st.shared.u64 [%rd19], %rd880;
mov.u64 %rd108, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd20, %rd108, %rd104;
st.shared.u8 [%rd20], %rs8;
setp.lt.u32	%p2, %r29, %r87;
setp.ge.u32	%p15, %r29, %r87;
mov.u64 %rd879, %rd93;
@%p15 bra BB21_17;

ld.local.u64 %rd109, [%rd2];
cvta.to.global.u64 %rd110, %rd109;
mad.lo.s32 %r112, %r29, %r88, %r16;
mul.wide.u32 %rd111, %r112, 8;
add.s64 %rd112, %rd110, %rd111;
ld.global.u64 %rd879, [%rd112];

BB21_17:
mov.u64 %rd878, %rd93;
@%p15 bra BB21_19;

ld.local.u64 %rd114, [%rd3];
cvta.to.global.u64 %rd115, %rd114;
mad.lo.s32 %r113, %r29, %r89, %r27;
mul.wide.u32 %rd116, %r113, 8;
add.s64 %rd117, %rd115, %rd116;
ld.global.u64 %rd878, [%rd117];

BB21_19:
selp.u16	%rs9, 1, 0, %p2;
st.shared.u64 [%rd18+512], %rd879;
st.shared.u64 [%rd19+512], %rd878;
st.shared.u8 [%rd20+64], %rs9;
shl.b32 %r30, %r28, 1;
bar.sync 0;
mul.wide.u32 %rd118, %r30, 8;
add.s64 %rd120, %rd106, %rd118;
ld.shared.u64 %rd25, [%rd120+8];
ld.shared.u64 %rd26, [%rd120];
setp.ge.s64	%p17, %rd26, %rd25;
@%p17 bra BB21_21;

cvt.u64.u32	%rd121, %r30;
add.s64 %rd123, %rd108, %rd121;
ld.shared.u8 %rs10, [%rd123];
mov.u32 %r691, 1;
setp.ne.s16	%p18, %rs10, 0;
@%p18 bra BB21_22;

BB21_21:
cvt.u64.u32	%rd124, %r30;
add.s64 %rd126, %rd108, %rd124;
ld.shared.u8 %rs11, [%rd126+1];
setp.eq.s16	%p19, %rs11, 0;
selp.u32	%r691, 1, 0, %p19;

BB21_22:
and.b32 %r120, %r28, 1;
setp.ne.s32	%p20, %r691, %r120;
@%p20 bra BB21_24;

add.s64 %rd129, %rd107, %rd118;
cvt.u64.u32	%rd130, %r30;
st.shared.u64 [%rd120], %rd25;
st.shared.u64 [%rd120+8], %rd26;
ld.shared.u64 %rd134, [%rd129];
ld.shared.u64 %rd135, [%rd129+8];
st.shared.u64 [%rd129], %rd135;
st.shared.u64 [%rd129+8], %rd134;
add.s64 %rd137, %rd108, %rd130;
ld.shared.u8 %rs12, [%rd137];
ld.shared.u8 %rs13, [%rd137+1];
st.shared.u8 [%rd137], %rs13;
st.shared.u8 [%rd137+1], %rs12;

BB21_24:
bar.sync 0;
sub.s32 %r35, %r30, %r120;
add.s32 %r126, %r35, 2;
mul.wide.u32 %rd138, %r126, 8;
add.s64 %rd140, %rd106, %rd138;
mul.wide.u32 %rd141, %r35, 8;
add.s64 %rd142, %rd106, %rd141;
ld.shared.u64 %rd27, [%rd140];
ld.shared.u64 %rd28, [%rd142];
setp.ge.s64	%p21, %rd28, %rd27;
@%p21 bra BB21_26;

cvt.u64.u32	%rd143, %r35;
add.s64 %rd145, %rd108, %rd143;
ld.shared.u8 %rs14, [%rd145];
mov.u32 %r692, 1;
setp.ne.s16	%p22, %rs14, 0;
@%p22 bra BB21_27;

BB21_26:
cvt.u64.u32	%rd146, %r126;
add.s64 %rd148, %rd108, %rd146;
ld.shared.u8 %rs15, [%rd148];
setp.eq.s16	%p23, %rs15, 0;
selp.u32	%r692, 1, 0, %p23;

BB21_27:
bfe.u32 %r138, %r28, 1, 1;
setp.ne.s32	%p24, %r692, %r138;
@%p24 bra BB21_29;

add.s64 %rd151, %rd107, %rd141;
add.s64 %rd153, %rd107, %rd138;
cvt.u64.u32	%rd154, %r35;
st.shared.u64 [%rd142], %rd27;
cvt.u64.u32	%rd158, %r126;
st.shared.u64 [%rd140], %rd28;
ld.shared.u64 %rd161, [%rd151];
ld.shared.u64 %rd162, [%rd153];
st.shared.u64 [%rd151], %rd162;
st.shared.u64 [%rd153], %rd161;
add.s64 %rd164, %rd108, %rd154;
ld.shared.u8 %rs16, [%rd164];
add.s64 %rd165, %rd108, %rd158;
ld.shared.u8 %rs17, [%rd165];
st.shared.u8 [%rd164], %rs17;
st.shared.u8 [%rd165], %rs16;

BB21_29:
bar.sync 0;
ld.shared.u64 %rd29, [%rd120+8];
ld.shared.u64 %rd30, [%rd120];
setp.ge.s64	%p25, %rd30, %rd29;
@%p25 bra BB21_31;

cvt.u64.u32	%rd169, %r30;
add.s64 %rd171, %rd108, %rd169;
ld.shared.u8 %rs18, [%rd171];
mov.u32 %r693, 1;
setp.ne.s16	%p26, %rs18, 0;
@%p26 bra BB21_32;

BB21_31:
cvt.u64.u32	%rd172, %r30;
add.s64 %rd174, %rd108, %rd172;
ld.shared.u8 %rs19, [%rd174+1];
setp.eq.s16	%p27, %rs19, 0;
selp.u32	%r693, 1, 0, %p27;

BB21_32:
bfe.u32 %r153, %r28, 1, 1;
setp.ne.s32	%p28, %r693, %r153;
@%p28 bra BB21_34;

cvt.u64.u32	%rd175, %r30;
st.shared.u64 [%rd120], %rd29;
st.shared.u64 [%rd120+8], %rd30;
add.s64 %rd180, %rd107, %rd118;
ld.shared.u64 %rd181, [%rd180];
ld.shared.u64 %rd182, [%rd180+8];
st.shared.u64 [%rd180], %rd182;
st.shared.u64 [%rd180+8], %rd181;
add.s64 %rd184, %rd108, %rd175;
ld.shared.u8 %rs20, [%rd184];
ld.shared.u8 %rs21, [%rd184+1];
st.shared.u8 [%rd184], %rs21;
st.shared.u8 [%rd184+1], %rs20;

BB21_34:
bar.sync 0;
and.b32 %r156, %r28, 3;
sub.s32 %r41, %r30, %r156;
add.s32 %r158, %r41, 4;
mul.wide.u32 %rd185, %r158, 8;
add.s64 %rd187, %rd106, %rd185;
mul.wide.u32 %rd188, %r41, 8;
add.s64 %rd189, %rd106, %rd188;
ld.shared.u64 %rd31, [%rd187];
ld.shared.u64 %rd32, [%rd189];
setp.ge.s64	%p29, %rd32, %rd31;
@%p29 bra BB21_36;

cvt.u64.u32	%rd190, %r41;
add.s64 %rd192, %rd108, %rd190;
ld.shared.u8 %rs22, [%rd192];
mov.u32 %r694, 1;
setp.ne.s16	%p30, %rs22, 0;
@%p30 bra BB21_37;

BB21_36:
cvt.u64.u32	%rd193, %r158;
add.s64 %rd195, %rd108, %rd193;
ld.shared.u8 %rs23, [%rd195];
setp.eq.s16	%p31, %rs23, 0;
selp.u32	%r694, 1, 0, %p31;

BB21_37:
bfe.u32 %r170, %r28, 2, 1;
setp.ne.s32	%p32, %r694, %r170;
@%p32 bra BB21_39;

add.s64 %rd198, %rd107, %rd188;
add.s64 %rd200, %rd107, %rd185;
cvt.u64.u32	%rd201, %r41;
st.shared.u64 [%rd189], %rd31;
cvt.u64.u32	%rd205, %r158;
st.shared.u64 [%rd187], %rd32;
ld.shared.u64 %rd208, [%rd198];
ld.shared.u64 %rd209, [%rd200];
st.shared.u64 [%rd198], %rd209;
st.shared.u64 [%rd200], %rd208;
add.s64 %rd211, %rd108, %rd201;
ld.shared.u8 %rs24, [%rd211];
add.s64 %rd212, %rd108, %rd205;
ld.shared.u8 %rs25, [%rd212];
st.shared.u8 [%rd211], %rs25;
st.shared.u8 [%rd212], %rs24;

BB21_39:
bar.sync 0;
ld.shared.u64 %rd33, [%rd140];
ld.shared.u64 %rd34, [%rd142];
setp.ge.s64	%p33, %rd34, %rd33;
@%p33 bra BB21_41;

cvt.u64.u32	%rd218, %r35;
add.s64 %rd220, %rd108, %rd218;
ld.shared.u8 %rs26, [%rd220];
mov.u32 %r695, 1;
setp.ne.s16	%p34, %rs26, 0;
@%p34 bra BB21_42;

BB21_41:
cvt.u64.u32	%rd221, %r126;
add.s64 %rd223, %rd108, %rd221;
ld.shared.u8 %rs27, [%rd223];
setp.eq.s16	%p35, %rs27, 0;
selp.u32	%r695, 1, 0, %p35;

BB21_42:
bfe.u32 %r193, %r28, 2, 1;
setp.ne.s32	%p36, %r695, %r193;
@%p36 bra BB21_44;

cvt.u64.u32	%rd224, %r35;
st.shared.u64 [%rd142], %rd33;
cvt.u64.u32	%rd228, %r126;
st.shared.u64 [%rd140], %rd34;
add.s64 %rd232, %rd107, %rd141;
ld.shared.u64 %rd233, [%rd232];
add.s64 %rd234, %rd107, %rd138;
ld.shared.u64 %rd235, [%rd234];
st.shared.u64 [%rd232], %rd235;
st.shared.u64 [%rd234], %rd233;
add.s64 %rd237, %rd108, %rd224;
ld.shared.u8 %rs28, [%rd237];
add.s64 %rd238, %rd108, %rd228;
ld.shared.u8 %rs29, [%rd238];
st.shared.u8 [%rd237], %rs29;
st.shared.u8 [%rd238], %rs28;

BB21_44:
bar.sync 0;
ld.shared.u64 %rd35, [%rd120+8];
ld.shared.u64 %rd36, [%rd120];
setp.ge.s64	%p37, %rd36, %rd35;
@%p37 bra BB21_46;

cvt.u64.u32	%rd242, %r30;
add.s64 %rd244, %rd108, %rd242;
ld.shared.u8 %rs30, [%rd244];
mov.u32 %r696, 1;
setp.ne.s16	%p38, %rs30, 0;
@%p38 bra BB21_47;

BB21_46:
cvt.u64.u32	%rd245, %r30;
add.s64 %rd247, %rd108, %rd245;
ld.shared.u8 %rs31, [%rd247+1];
setp.eq.s16	%p39, %rs31, 0;
selp.u32	%r696, 1, 0, %p39;

BB21_47:
bfe.u32 %r207, %r28, 2, 1;
setp.ne.s32	%p40, %r696, %r207;
@%p40 bra BB21_49;

cvt.u64.u32	%rd248, %r30;
st.shared.u64 [%rd120], %rd35;
st.shared.u64 [%rd120+8], %rd36;
add.s64 %rd253, %rd107, %rd118;
ld.shared.u64 %rd254, [%rd253];
ld.shared.u64 %rd255, [%rd253+8];
st.shared.u64 [%rd253], %rd255;
st.shared.u64 [%rd253+8], %rd254;
add.s64 %rd257, %rd108, %rd248;
ld.shared.u8 %rs32, [%rd257];
ld.shared.u8 %rs33, [%rd257+1];
st.shared.u8 [%rd257], %rs33;
st.shared.u8 [%rd257+1], %rs32;

BB21_49:
bar.sync 0;
and.b32 %r210, %r28, 7;
sub.s32 %r49, %r30, %r210;
add.s32 %r212, %r49, 8;
mul.wide.u32 %rd258, %r212, 8;
add.s64 %rd260, %rd106, %rd258;
mul.wide.u32 %rd261, %r49, 8;
add.s64 %rd262, %rd106, %rd261;
ld.shared.u64 %rd37, [%rd260];
ld.shared.u64 %rd38, [%rd262];
setp.ge.s64	%p41, %rd38, %rd37;
@%p41 bra BB21_51;

cvt.u64.u32	%rd263, %r49;
add.s64 %rd265, %rd108, %rd263;
ld.shared.u8 %rs34, [%rd265];
mov.u32 %r697, 1;
setp.ne.s16	%p42, %rs34, 0;
@%p42 bra BB21_52;

BB21_51:
cvt.u64.u32	%rd266, %r212;
add.s64 %rd268, %rd108, %rd266;
ld.shared.u8 %rs35, [%rd268];
setp.eq.s16	%p43, %rs35, 0;
selp.u32	%r697, 1, 0, %p43;

BB21_52:
bfe.u32 %r224, %r28, 3, 1;
setp.ne.s32	%p44, %r697, %r224;
@%p44 bra BB21_54;

add.s64 %rd271, %rd107, %rd261;
add.s64 %rd273, %rd107, %rd258;
cvt.u64.u32	%rd274, %r49;
st.shared.u64 [%rd262], %rd37;
cvt.u64.u32	%rd278, %r212;
st.shared.u64 [%rd260], %rd38;
ld.shared.u64 %rd281, [%rd271];
ld.shared.u64 %rd282, [%rd273];
st.shared.u64 [%rd271], %rd282;
st.shared.u64 [%rd273], %rd281;
add.s64 %rd284, %rd108, %rd274;
ld.shared.u8 %rs36, [%rd284];
add.s64 %rd285, %rd108, %rd278;
ld.shared.u8 %rs37, [%rd285];
st.shared.u8 [%rd284], %rs37;
st.shared.u8 [%rd285], %rs36;

BB21_54:
bar.sync 0;
ld.shared.u64 %rd39, [%rd187];
ld.shared.u64 %rd40, [%rd189];
setp.ge.s64	%p45, %rd40, %rd39;
@%p45 bra BB21_56;

cvt.u64.u32	%rd291, %r41;
add.s64 %rd293, %rd108, %rd291;
ld.shared.u8 %rs38, [%rd293];
mov.u32 %r698, 1;
setp.ne.s16	%p46, %rs38, 0;
@%p46 bra BB21_57;

BB21_56:
cvt.u64.u32	%rd294, %r158;
add.s64 %rd296, %rd108, %rd294;
ld.shared.u8 %rs39, [%rd296];
setp.eq.s16	%p47, %rs39, 0;
selp.u32	%r698, 1, 0, %p47;

BB21_57:
bfe.u32 %r247, %r28, 3, 1;
setp.ne.s32	%p48, %r698, %r247;
@%p48 bra BB21_59;

cvt.u64.u32	%rd297, %r41;
st.shared.u64 [%rd189], %rd39;
cvt.u64.u32	%rd301, %r158;
st.shared.u64 [%rd187], %rd40;
add.s64 %rd305, %rd107, %rd188;
ld.shared.u64 %rd306, [%rd305];
add.s64 %rd307, %rd107, %rd185;
ld.shared.u64 %rd308, [%rd307];
st.shared.u64 [%rd305], %rd308;
st.shared.u64 [%rd307], %rd306;
add.s64 %rd310, %rd108, %rd297;
ld.shared.u8 %rs40, [%rd310];
add.s64 %rd311, %rd108, %rd301;
ld.shared.u8 %rs41, [%rd311];
st.shared.u8 [%rd310], %rs41;
st.shared.u8 [%rd311], %rs40;

BB21_59:
bar.sync 0;
ld.shared.u64 %rd41, [%rd140];
ld.shared.u64 %rd42, [%rd142];
setp.ge.s64	%p49, %rd42, %rd41;
@%p49 bra BB21_61;

cvt.u64.u32	%rd317, %r35;
add.s64 %rd319, %rd108, %rd317;
ld.shared.u8 %rs42, [%rd319];
mov.u32 %r699, 1;
setp.ne.s16	%p50, %rs42, 0;
@%p50 bra BB21_62;

BB21_61:
cvt.u64.u32	%rd320, %r126;
add.s64 %rd322, %rd108, %rd320;
ld.shared.u8 %rs43, [%rd322];
setp.eq.s16	%p51, %rs43, 0;
selp.u32	%r699, 1, 0, %p51;

BB21_62:
bfe.u32 %r269, %r28, 3, 1;
setp.ne.s32	%p52, %r699, %r269;
@%p52 bra BB21_64;

mul.wide.u32 %rd872, %r35, 8;
cvt.u64.u32	%rd323, %r35;
st.shared.u64 [%rd142], %rd41;
cvt.u64.u32	%rd327, %r126;
st.shared.u64 [%rd140], %rd42;
add.s64 %rd331, %rd107, %rd872;
ld.shared.u64 %rd332, [%rd331];
add.s64 %rd333, %rd107, %rd138;
ld.shared.u64 %rd334, [%rd333];
st.shared.u64 [%rd331], %rd334;
st.shared.u64 [%rd333], %rd332;
add.s64 %rd336, %rd108, %rd323;
ld.shared.u8 %rs44, [%rd336];
add.s64 %rd337, %rd108, %rd327;
ld.shared.u8 %rs45, [%rd337];
st.shared.u8 [%rd336], %rs45;
st.shared.u8 [%rd337], %rs44;

BB21_64:
bar.sync 0;
ld.shared.u64 %rd43, [%rd120+8];
ld.shared.u64 %rd44, [%rd120];
setp.ge.s64	%p53, %rd44, %rd43;
@%p53 bra BB21_66;

cvt.u64.u32	%rd341, %r30;
add.s64 %rd343, %rd108, %rd341;
ld.shared.u8 %rs46, [%rd343];
mov.u32 %r700, 1;
setp.ne.s16	%p54, %rs46, 0;
@%p54 bra BB21_67;

BB21_66:
cvt.u64.u32	%rd344, %r30;
add.s64 %rd346, %rd108, %rd344;
ld.shared.u8 %rs47, [%rd346+1];
setp.eq.s16	%p55, %rs47, 0;
selp.u32	%r700, 1, 0, %p55;

BB21_67:
bfe.u32 %r283, %r28, 3, 1;
setp.ne.s32	%p56, %r700, %r283;
@%p56 bra BB21_69;

mul.wide.u32 %rd871, %r30, 8;
cvt.u64.u32	%rd347, %r30;
st.shared.u64 [%rd120], %rd43;
st.shared.u64 [%rd120+8], %rd44;
add.s64 %rd352, %rd107, %rd871;
ld.shared.u64 %rd353, [%rd352];
ld.shared.u64 %rd354, [%rd352+8];
st.shared.u64 [%rd352], %rd354;
st.shared.u64 [%rd352+8], %rd353;
add.s64 %rd356, %rd108, %rd347;
ld.shared.u8 %rs48, [%rd356];
ld.shared.u8 %rs49, [%rd356+1];
st.shared.u8 [%rd356], %rs49;
st.shared.u8 [%rd356+1], %rs48;

BB21_69:
bar.sync 0;
and.b32 %r286, %r28, 15;
sub.s32 %r59, %r30, %r286;
add.s32 %r288, %r59, 16;
mul.wide.u32 %rd357, %r288, 8;
add.s64 %rd359, %rd106, %rd357;
mul.wide.u32 %rd360, %r59, 8;
add.s64 %rd361, %rd106, %rd360;
ld.shared.u64 %rd45, [%rd359];
ld.shared.u64 %rd46, [%rd361];
setp.ge.s64	%p57, %rd46, %rd45;
@%p57 bra BB21_71;

cvt.u64.u32	%rd362, %r59;
add.s64 %rd364, %rd108, %rd362;
ld.shared.u8 %rs50, [%rd364];
mov.u32 %r701, 1;
setp.ne.s16	%p58, %rs50, 0;
@%p58 bra BB21_72;

BB21_71:
cvt.u64.u32	%rd365, %r288;
add.s64 %rd367, %rd108, %rd365;
ld.shared.u8 %rs51, [%rd367];
setp.eq.s16	%p59, %rs51, 0;
selp.u32	%r701, 1, 0, %p59;

BB21_72:
bfe.u32 %r300, %r28, 4, 1;
setp.ne.s32	%p60, %r701, %r300;
@%p60 bra BB21_74;

mul.wide.u32 %rd870, %r59, 8;
add.s64 %rd370, %rd107, %rd870;
add.s64 %rd372, %rd107, %rd357;
cvt.u64.u32	%rd373, %r59;
st.shared.u64 [%rd361], %rd45;
cvt.u64.u32	%rd377, %r288;
st.shared.u64 [%rd359], %rd46;
ld.shared.u64 %rd380, [%rd370];
ld.shared.u64 %rd381, [%rd372];
st.shared.u64 [%rd370], %rd381;
st.shared.u64 [%rd372], %rd380;
add.s64 %rd383, %rd108, %rd373;
ld.shared.u8 %rs52, [%rd383];
add.s64 %rd384, %rd108, %rd377;
ld.shared.u8 %rs53, [%rd384];
st.shared.u8 [%rd383], %rs53;
st.shared.u8 [%rd384], %rs52;

BB21_74:
bar.sync 0;
ld.shared.u64 %rd47, [%rd260];
ld.shared.u64 %rd48, [%rd262];
setp.ge.s64	%p61, %rd48, %rd47;
@%p61 bra BB21_76;

cvt.u64.u32	%rd390, %r49;
add.s64 %rd392, %rd108, %rd390;
ld.shared.u8 %rs54, [%rd392];
mov.u32 %r702, 1;
setp.ne.s16	%p62, %rs54, 0;
@%p62 bra BB21_77;

BB21_76:
cvt.u64.u32	%rd393, %r212;
add.s64 %rd395, %rd108, %rd393;
ld.shared.u8 %rs55, [%rd395];
setp.eq.s16	%p63, %rs55, 0;
selp.u32	%r702, 1, 0, %p63;

BB21_77:
bfe.u32 %r323, %r28, 4, 1;
setp.ne.s32	%p64, %r702, %r323;
@%p64 bra BB21_79;

mul.wide.u32 %rd869, %r49, 8;
cvt.u64.u32	%rd396, %r49;
st.shared.u64 [%rd262], %rd47;
cvt.u64.u32	%rd400, %r212;
st.shared.u64 [%rd260], %rd48;
add.s64 %rd404, %rd107, %rd869;
ld.shared.u64 %rd405, [%rd404];
add.s64 %rd406, %rd107, %rd258;
ld.shared.u64 %rd407, [%rd406];
st.shared.u64 [%rd404], %rd407;
st.shared.u64 [%rd406], %rd405;
add.s64 %rd409, %rd108, %rd396;
ld.shared.u8 %rs56, [%rd409];
add.s64 %rd410, %rd108, %rd400;
ld.shared.u8 %rs57, [%rd410];
st.shared.u8 [%rd409], %rs57;
st.shared.u8 [%rd410], %rs56;

BB21_79:
bar.sync 0;
ld.shared.u64 %rd49, [%rd187];
ld.shared.u64 %rd50, [%rd189];
setp.ge.s64	%p65, %rd50, %rd49;
@%p65 bra BB21_81;

cvt.u64.u32	%rd416, %r41;
add.s64 %rd418, %rd108, %rd416;
ld.shared.u8 %rs58, [%rd418];
mov.u32 %r703, 1;
setp.ne.s16	%p66, %rs58, 0;
@%p66 bra BB21_82;

BB21_81:
add.s32 %r667, %r41, 4;
cvt.u64.u32	%rd419, %r667;
add.s64 %rd421, %rd108, %rd419;
ld.shared.u8 %rs59, [%rd421];
setp.eq.s16	%p67, %rs59, 0;
selp.u32	%r703, 1, 0, %p67;

BB21_82:
bfe.u32 %r345, %r28, 4, 1;
setp.ne.s32	%p68, %r703, %r345;
@%p68 bra BB21_84;

add.s32 %r670, %r41, 4;
mul.wide.u32 %rd868, %r670, 8;
mul.wide.u32 %rd867, %r41, 8;
cvt.u64.u32	%rd422, %r41;
st.shared.u64 [%rd189], %rd49;
cvt.u64.u32	%rd426, %r670;
st.shared.u64 [%rd187], %rd50;
add.s64 %rd430, %rd107, %rd867;
ld.shared.u64 %rd431, [%rd430];
add.s64 %rd432, %rd107, %rd868;
ld.shared.u64 %rd433, [%rd432];
st.shared.u64 [%rd430], %rd433;
st.shared.u64 [%rd432], %rd431;
add.s64 %rd435, %rd108, %rd422;
ld.shared.u8 %rs60, [%rd435];
add.s64 %rd436, %rd108, %rd426;
ld.shared.u8 %rs61, [%rd436];
st.shared.u8 [%rd435], %rs61;
st.shared.u8 [%rd436], %rs60;

BB21_84:
bar.sync 0;
ld.shared.u64 %rd51, [%rd140];
ld.shared.u64 %rd52, [%rd142];
setp.ge.s64	%p69, %rd52, %rd51;
@%p69 bra BB21_86;

cvt.u64.u32	%rd442, %r35;
add.s64 %rd444, %rd108, %rd442;
ld.shared.u8 %rs62, [%rd444];
mov.u32 %r704, 1;
setp.ne.s16	%p70, %rs62, 0;
@%p70 bra BB21_87;

BB21_86:
add.s32 %r668, %r35, 2;
cvt.u64.u32	%rd445, %r668;
add.s64 %rd447, %rd108, %rd445;
ld.shared.u8 %rs63, [%rd447];
setp.eq.s16	%p71, %rs63, 0;
selp.u32	%r704, 1, 0, %p71;

BB21_87:
bfe.u32 %r367, %r28, 4, 1;
setp.ne.s32	%p72, %r704, %r367;
@%p72 bra BB21_89;

mul.wide.u32 %rd866, %r35, 8;
add.s32 %r669, %r35, 2;
cvt.u64.u32	%rd448, %r35;
st.shared.u64 [%rd142], %rd51;
cvt.u64.u32	%rd452, %r669;
st.shared.u64 [%rd140], %rd52;
add.s64 %rd456, %rd107, %rd866;
ld.shared.u64 %rd457, [%rd456];
add.s64 %rd458, %rd107, %rd138;
ld.shared.u64 %rd459, [%rd458];
st.shared.u64 [%rd456], %rd459;
st.shared.u64 [%rd458], %rd457;
add.s64 %rd461, %rd108, %rd448;
ld.shared.u8 %rs64, [%rd461];
add.s64 %rd462, %rd108, %rd452;
ld.shared.u8 %rs65, [%rd462];
st.shared.u8 [%rd461], %rs65;
st.shared.u8 [%rd462], %rs64;

BB21_89:
bar.sync 0;
ld.shared.u64 %rd53, [%rd120+8];
ld.shared.u64 %rd54, [%rd120];
setp.ge.s64	%p73, %rd54, %rd53;
@%p73 bra BB21_91;

cvt.u64.u32	%rd466, %r30;
add.s64 %rd468, %rd108, %rd466;
ld.shared.u8 %rs66, [%rd468];
mov.u32 %r705, 1;
setp.ne.s16	%p74, %rs66, 0;
@%p74 bra BB21_92;

BB21_91:
cvt.u64.u32	%rd469, %r30;
add.s64 %rd471, %rd108, %rd469;
ld.shared.u8 %rs67, [%rd471+1];
setp.eq.s16	%p75, %rs67, 0;
selp.u32	%r705, 1, 0, %p75;

BB21_92:
bfe.u32 %r381, %r28, 4, 1;
setp.ne.s32	%p76, %r705, %r381;
@%p76 bra BB21_94;

mul.wide.u32 %rd865, %r30, 8;
cvt.u64.u32	%rd472, %r30;
st.shared.u64 [%rd120], %rd53;
st.shared.u64 [%rd120+8], %rd54;
add.s64 %rd477, %rd107, %rd865;
ld.shared.u64 %rd478, [%rd477];
ld.shared.u64 %rd479, [%rd477+8];
st.shared.u64 [%rd477], %rd479;
st.shared.u64 [%rd477+8], %rd478;
add.s64 %rd481, %rd108, %rd472;
ld.shared.u8 %rs68, [%rd481];
ld.shared.u8 %rs69, [%rd481+1];
st.shared.u8 [%rd481], %rs69;
st.shared.u8 [%rd481+1], %rs68;

BB21_94:
bar.sync 0;
and.b32 %r384, %r28, 31;
sub.s32 %r71, %r30, %r384;
add.s32 %r386, %r71, 32;
mul.wide.u32 %rd482, %r386, 8;
add.s64 %rd484, %rd106, %rd482;
mul.wide.u32 %rd485, %r71, 8;
add.s64 %rd486, %rd106, %rd485;
ld.shared.u64 %rd55, [%rd484];
ld.shared.u64 %rd56, [%rd486];
setp.ge.s64	%p77, %rd56, %rd55;
@%p77 bra BB21_96;

cvt.u64.u32	%rd487, %r71;
add.s64 %rd489, %rd108, %rd487;
ld.shared.u8 %rs70, [%rd489];
mov.u32 %r706, 1;
setp.ne.s16	%p78, %rs70, 0;
@%p78 bra BB21_97;

BB21_96:
cvt.u64.u32	%rd490, %r386;
add.s64 %rd492, %rd108, %rd490;
ld.shared.u8 %rs71, [%rd492];
setp.eq.s16	%p79, %rs71, 0;
selp.u32	%r706, 1, 0, %p79;

BB21_97:
bfe.u32 %r398, %r28, 5, 1;
setp.ne.s32	%p80, %r706, %r398;
@%p80 bra BB21_99;

mul.wide.u32 %rd860, %r71, 8;
add.s64 %rd495, %rd107, %rd860;
add.s64 %rd497, %rd107, %rd482;
cvt.u64.u32	%rd498, %r71;
st.shared.u64 [%rd486], %rd55;
cvt.u64.u32	%rd502, %r386;
st.shared.u64 [%rd484], %rd56;
ld.shared.u64 %rd505, [%rd495];
ld.shared.u64 %rd506, [%rd497];
st.shared.u64 [%rd495], %rd506;
st.shared.u64 [%rd497], %rd505;
add.s64 %rd508, %rd108, %rd498;
ld.shared.u8 %rs72, [%rd508];
add.s64 %rd509, %rd108, %rd502;
ld.shared.u8 %rs73, [%rd509];
st.shared.u8 [%rd508], %rs73;
st.shared.u8 [%rd509], %rs72;

BB21_99:
bar.sync 0;
ld.shared.u64 %rd57, [%rd359];
ld.shared.u64 %rd58, [%rd361];
setp.ge.s64	%p81, %rd58, %rd57;
@%p81 bra BB21_101;

cvt.u64.u32	%rd515, %r59;
add.s64 %rd517, %rd108, %rd515;
ld.shared.u8 %rs74, [%rd517];
mov.u32 %r707, 1;
setp.ne.s16	%p82, %rs74, 0;
@%p82 bra BB21_102;

BB21_101:
add.s32 %r654, %r59, 16;
cvt.u64.u32	%rd518, %r654;
add.s64 %rd520, %rd108, %rd518;
ld.shared.u8 %rs75, [%rd520];
setp.eq.s16	%p83, %rs75, 0;
selp.u32	%r707, 1, 0, %p83;

BB21_102:
bfe.u32 %r421, %r28, 5, 1;
setp.ne.s32	%p84, %r707, %r421;
@%p84 bra BB21_104;

add.s32 %r665, %r59, 16;
mul.wide.u32 %rd861, %r665, 8;
mul.wide.u32 %rd859, %r59, 8;
add.s32 %r662, %r59, 16;
cvt.u64.u32	%rd521, %r59;
st.shared.u64 [%rd361], %rd57;
cvt.u64.u32	%rd525, %r662;
st.shared.u64 [%rd359], %rd58;
add.s64 %rd529, %rd107, %rd859;
ld.shared.u64 %rd530, [%rd529];
add.s64 %rd531, %rd107, %rd861;
ld.shared.u64 %rd532, [%rd531];
st.shared.u64 [%rd529], %rd532;
st.shared.u64 [%rd531], %rd530;
add.s64 %rd534, %rd108, %rd521;
ld.shared.u8 %rs76, [%rd534];
add.s64 %rd535, %rd108, %rd525;
ld.shared.u8 %rs77, [%rd535];
st.shared.u8 [%rd534], %rs77;
st.shared.u8 [%rd535], %rs76;

BB21_104:
bar.sync 0;
ld.shared.u64 %rd59, [%rd260];
ld.shared.u64 %rd60, [%rd262];
setp.ge.s64	%p85, %rd60, %rd59;
@%p85 bra BB21_106;

cvt.u64.u32	%rd541, %r49;
add.s64 %rd543, %rd108, %rd541;
ld.shared.u8 %rs78, [%rd543];
mov.u32 %r708, 1;
setp.ne.s16	%p86, %rs78, 0;
@%p86 bra BB21_107;

BB21_106:
add.s32 %r655, %r49, 8;
cvt.u64.u32	%rd544, %r655;
add.s64 %rd546, %rd108, %rd544;
ld.shared.u8 %rs79, [%rd546];
setp.eq.s16	%p87, %rs79, 0;
selp.u32	%r708, 1, 0, %p87;

BB21_107:
bfe.u32 %r443, %r28, 5, 1;
setp.ne.s32	%p88, %r708, %r443;
@%p88 bra BB21_109;

add.s32 %r661, %r49, 8;
mul.wide.u32 %rd858, %r661, 8;
mul.wide.u32 %rd857, %r49, 8;
cvt.u64.u32	%rd547, %r49;
st.shared.u64 [%rd262], %rd59;
cvt.u64.u32	%rd551, %r661;
st.shared.u64 [%rd260], %rd60;
add.s64 %rd555, %rd107, %rd857;
ld.shared.u64 %rd556, [%rd555];
add.s64 %rd557, %rd107, %rd858;
ld.shared.u64 %rd558, [%rd557];
st.shared.u64 [%rd555], %rd558;
st.shared.u64 [%rd557], %rd556;
add.s64 %rd560, %rd108, %rd547;
ld.shared.u8 %rs80, [%rd560];
add.s64 %rd561, %rd108, %rd551;
ld.shared.u8 %rs81, [%rd561];
st.shared.u8 [%rd560], %rs81;
st.shared.u8 [%rd561], %rs80;

BB21_109:
bar.sync 0;
ld.shared.u64 %rd61, [%rd187];
ld.shared.u64 %rd62, [%rd189];
setp.ge.s64	%p89, %rd62, %rd61;
@%p89 bra BB21_111;

cvt.u64.u32	%rd567, %r41;
add.s64 %rd569, %rd108, %rd567;
ld.shared.u8 %rs82, [%rd569];
mov.u32 %r709, 1;
setp.ne.s16	%p90, %rs82, 0;
@%p90 bra BB21_112;

BB21_111:
add.s32 %r656, %r41, 4;
cvt.u64.u32	%rd570, %r656;
add.s64 %rd572, %rd108, %rd570;
ld.shared.u8 %rs83, [%rd572];
setp.eq.s16	%p91, %rs83, 0;
selp.u32	%r709, 1, 0, %p91;

BB21_112:
bfe.u32 %r465, %r28, 5, 1;
setp.ne.s32	%p92, %r709, %r465;
@%p92 bra BB21_114;

add.s32 %r660, %r41, 4;
mul.wide.u32 %rd856, %r660, 8;
mul.wide.u32 %rd855, %r41, 8;
cvt.u64.u32	%rd573, %r41;
st.shared.u64 [%rd189], %rd61;
cvt.u64.u32	%rd577, %r660;
st.shared.u64 [%rd187], %rd62;
add.s64 %rd581, %rd107, %rd855;
ld.shared.u64 %rd582, [%rd581];
add.s64 %rd583, %rd107, %rd856;
ld.shared.u64 %rd584, [%rd583];
st.shared.u64 [%rd581], %rd584;
st.shared.u64 [%rd583], %rd582;
add.s64 %rd586, %rd108, %rd573;
ld.shared.u8 %rs84, [%rd586];
add.s64 %rd587, %rd108, %rd577;
ld.shared.u8 %rs85, [%rd587];
st.shared.u8 [%rd586], %rs85;
st.shared.u8 [%rd587], %rs84;

BB21_114:
bar.sync 0;
ld.shared.u64 %rd63, [%rd140];
ld.shared.u64 %rd64, [%rd142];
setp.ge.s64	%p93, %rd64, %rd63;
@%p93 bra BB21_116;

cvt.u64.u32	%rd593, %r35;
add.s64 %rd595, %rd108, %rd593;
ld.shared.u8 %rs86, [%rd595];
mov.u32 %r710, 1;
setp.ne.s16	%p94, %rs86, 0;
@%p94 bra BB21_117;

BB21_116:
add.s32 %r657, %r35, 2;
cvt.u64.u32	%rd596, %r657;
add.s64 %rd598, %rd108, %rd596;
ld.shared.u8 %rs87, [%rd598];
setp.eq.s16	%p95, %rs87, 0;
selp.u32	%r710, 1, 0, %p95;

BB21_117:
bfe.u32 %r487, %r28, 5, 1;
setp.ne.s32	%p96, %r710, %r487;
@%p96 bra BB21_119;

add.s32 %r659, %r35, 2;
mul.wide.u32 %rd854, %r659, 8;
mul.wide.u32 %rd853, %r35, 8;
cvt.u64.u32	%rd599, %r35;
st.shared.u64 [%rd142], %rd63;
cvt.u64.u32	%rd603, %r659;
st.shared.u64 [%rd140], %rd64;
add.s64 %rd607, %rd107, %rd853;
ld.shared.u64 %rd608, [%rd607];
add.s64 %rd609, %rd107, %rd854;
ld.shared.u64 %rd610, [%rd609];
st.shared.u64 [%rd607], %rd610;
st.shared.u64 [%rd609], %rd608;
add.s64 %rd612, %rd108, %rd599;
ld.shared.u8 %rs88, [%rd612];
add.s64 %rd613, %rd108, %rd603;
ld.shared.u8 %rs89, [%rd613];
st.shared.u8 [%rd612], %rs89;
st.shared.u8 [%rd613], %rs88;

BB21_119:
bar.sync 0;
ld.shared.u64 %rd65, [%rd120+8];
ld.shared.u64 %rd66, [%rd120];
setp.ge.s64	%p97, %rd66, %rd65;
@%p97 bra BB21_121;

cvt.u64.u32	%rd617, %r30;
add.s64 %rd619, %rd108, %rd617;
ld.shared.u8 %rs90, [%rd619];
mov.u32 %r711, 1;
setp.ne.s16	%p98, %rs90, 0;
@%p98 bra BB21_122;

BB21_121:
cvt.u64.u32	%rd620, %r30;
add.s64 %rd622, %rd108, %rd620;
ld.shared.u8 %rs91, [%rd622+1];
setp.eq.s16	%p99, %rs91, 0;
selp.u32	%r711, 1, 0, %p99;

BB21_122:
bfe.u32 %r501, %r28, 5, 1;
setp.ne.s32	%p100, %r711, %r501;
@%p100 bra BB21_124;

mul.wide.u32 %rd852, %r30, 8;
cvt.u64.u32	%rd623, %r30;
st.shared.u64 [%rd120], %rd65;
st.shared.u64 [%rd120+8], %rd66;
add.s64 %rd628, %rd107, %rd852;
ld.shared.u64 %rd629, [%rd628];
ld.shared.u64 %rd630, [%rd628+8];
st.shared.u64 [%rd628], %rd630;
st.shared.u64 [%rd628+8], %rd629;
add.s64 %rd632, %rd108, %rd623;
ld.shared.u8 %rs92, [%rd632];
ld.shared.u8 %rs93, [%rd632+1];
st.shared.u8 [%rd632], %rs93;
st.shared.u8 [%rd632+1], %rs92;

BB21_124:
bar.sync 0;
mov.u64 %rd851, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r504, %r28, 63;
sub.s32 %r505, %r30, %r504;
add.s32 %r506, %r505, 64;
mul.wide.u32 %rd633, %r506, 8;
add.s64 %rd635, %rd851, %rd633;
mul.wide.u32 %rd636, %r505, 8;
add.s64 %rd637, %rd851, %rd636;
ld.shared.u64 %rd67, [%rd635];
ld.shared.u64 %rd68, [%rd637];
setp.ge.s64	%p101, %rd68, %rd67;
@%p101 bra BB21_126;

cvt.u64.u32	%rd638, %r505;
add.s64 %rd640, %rd108, %rd638;
ld.shared.u8 %rs94, [%rd640];
setp.ne.s16	%p102, %rs94, 0;
@%p102 bra BB21_128;

BB21_126:
add.s32 %r666, %r505, 64;
cvt.u64.u32	%rd641, %r666;
add.s64 %rd643, %rd108, %rd641;
ld.shared.u8 %rs1, [%rd643];
setp.eq.s16	%p103, %rs1, 0;
@%p103 bra BB21_128;

mul.wide.u32 %rd864, %r505, 8;
mov.u64 %rd863, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd862, %rd863, %rd864;
mul.wide.u32 %rd839, %r506, 8;
mul.wide.u32 %rd838, %r505, 8;
cvt.u64.u32	%rd644, %r505;
st.shared.u64 [%rd862], %rd67;
st.shared.u64 [%rd635], %rd68;
add.s64 %rd652, %rd107, %rd838;
ld.shared.u64 %rd653, [%rd652];
add.s64 %rd654, %rd107, %rd839;
ld.shared.u64 %rd655, [%rd654];
st.shared.u64 [%rd652], %rd655;
st.shared.u64 [%rd654], %rd653;
add.s64 %rd657, %rd108, %rd644;
ld.shared.u8 %rs95, [%rd657];
st.shared.u8 [%rd657], %rs1;
st.shared.u8 [%rd643], %rs95;

BB21_128:
bar.sync 0;
ld.shared.u64 %rd69, [%rd484];
ld.shared.u64 %rd70, [%rd486];
setp.ge.s64	%p104, %rd70, %rd69;
@%p104 bra BB21_130;

cvt.u64.u32	%rd664, %r71;
add.s64 %rd666, %rd108, %rd664;
ld.shared.u8 %rs96, [%rd666];
setp.ne.s16	%p105, %rs96, 0;
@%p105 bra BB21_132;

BB21_130:
add.s32 %r634, %r71, 32;
cvt.u64.u32	%rd667, %r634;
add.s64 %rd669, %rd108, %rd667;
ld.shared.u8 %rs2, [%rd669];
setp.eq.s16	%p106, %rs2, 0;
@%p106 bra BB21_132;

add.s32 %r635, %r71, 32;
mul.wide.u32 %rd841, %r635, 8;
mul.wide.u32 %rd840, %r71, 8;
cvt.u64.u32	%rd670, %r71;
st.shared.u64 [%rd486], %rd69;
st.shared.u64 [%rd484], %rd70;
add.s64 %rd678, %rd107, %rd840;
ld.shared.u64 %rd679, [%rd678];
add.s64 %rd680, %rd107, %rd841;
ld.shared.u64 %rd681, [%rd680];
st.shared.u64 [%rd678], %rd681;
st.shared.u64 [%rd680], %rd679;
add.s64 %rd683, %rd108, %rd670;
ld.shared.u8 %rs97, [%rd683];
st.shared.u8 [%rd683], %rs2;
st.shared.u8 [%rd669], %rs97;

BB21_132:
bar.sync 0;
ld.shared.u64 %rd71, [%rd359];
ld.shared.u64 %rd72, [%rd361];
setp.ge.s64	%p107, %rd72, %rd71;
@%p107 bra BB21_134;

cvt.u64.u32	%rd690, %r59;
add.s64 %rd692, %rd108, %rd690;
ld.shared.u8 %rs98, [%rd692];
setp.ne.s16	%p108, %rs98, 0;
@%p108 bra BB21_136;

BB21_134:
add.s32 %r636, %r59, 16;
cvt.u64.u32	%rd693, %r636;
add.s64 %rd695, %rd108, %rd693;
ld.shared.u8 %rs3, [%rd695];
setp.eq.s16	%p109, %rs3, 0;
@%p109 bra BB21_136;

add.s32 %r637, %r59, 16;
mul.wide.u32 %rd843, %r637, 8;
mul.wide.u32 %rd842, %r59, 8;
cvt.u64.u32	%rd696, %r59;
st.shared.u64 [%rd361], %rd71;
st.shared.u64 [%rd359], %rd72;
add.s64 %rd704, %rd107, %rd842;
ld.shared.u64 %rd705, [%rd704];
add.s64 %rd706, %rd107, %rd843;
ld.shared.u64 %rd707, [%rd706];
st.shared.u64 [%rd704], %rd707;
st.shared.u64 [%rd706], %rd705;
add.s64 %rd709, %rd108, %rd696;
ld.shared.u8 %rs99, [%rd709];
st.shared.u8 [%rd709], %rs3;
st.shared.u8 [%rd695], %rs99;

BB21_136:
bar.sync 0;
ld.shared.u64 %rd73, [%rd260];
ld.shared.u64 %rd74, [%rd262];
setp.ge.s64	%p110, %rd74, %rd73;
@%p110 bra BB21_138;

cvt.u64.u32	%rd716, %r49;
add.s64 %rd718, %rd108, %rd716;
ld.shared.u8 %rs100, [%rd718];
setp.ne.s16	%p111, %rs100, 0;
@%p111 bra BB21_140;

BB21_138:
add.s32 %r638, %r49, 8;
cvt.u64.u32	%rd719, %r638;
add.s64 %rd721, %rd108, %rd719;
ld.shared.u8 %rs4, [%rd721];
setp.eq.s16	%p112, %rs4, 0;
@%p112 bra BB21_140;

add.s32 %r639, %r49, 8;
mul.wide.u32 %rd845, %r639, 8;
mul.wide.u32 %rd844, %r49, 8;
cvt.u64.u32	%rd722, %r49;
st.shared.u64 [%rd262], %rd73;
st.shared.u64 [%rd260], %rd74;
add.s64 %rd730, %rd107, %rd844;
ld.shared.u64 %rd731, [%rd730];
add.s64 %rd732, %rd107, %rd845;
ld.shared.u64 %rd733, [%rd732];
st.shared.u64 [%rd730], %rd733;
st.shared.u64 [%rd732], %rd731;
add.s64 %rd735, %rd108, %rd722;
ld.shared.u8 %rs101, [%rd735];
st.shared.u8 [%rd735], %rs4;
st.shared.u8 [%rd721], %rs101;

BB21_140:
bar.sync 0;
ld.shared.u64 %rd75, [%rd187];
ld.shared.u64 %rd76, [%rd189];
setp.ge.s64	%p113, %rd76, %rd75;
@%p113 bra BB21_142;

cvt.u64.u32	%rd742, %r41;
add.s64 %rd744, %rd108, %rd742;
ld.shared.u8 %rs102, [%rd744];
setp.ne.s16	%p114, %rs102, 0;
@%p114 bra BB21_144;

BB21_142:
add.s32 %r640, %r41, 4;
cvt.u64.u32	%rd745, %r640;
add.s64 %rd747, %rd108, %rd745;
ld.shared.u8 %rs5, [%rd747];
setp.eq.s16	%p115, %rs5, 0;
@%p115 bra BB21_144;

add.s32 %r641, %r41, 4;
mul.wide.u32 %rd847, %r641, 8;
mul.wide.u32 %rd846, %r41, 8;
cvt.u64.u32	%rd748, %r41;
st.shared.u64 [%rd189], %rd75;
st.shared.u64 [%rd187], %rd76;
add.s64 %rd756, %rd107, %rd846;
ld.shared.u64 %rd757, [%rd756];
add.s64 %rd758, %rd107, %rd847;
ld.shared.u64 %rd759, [%rd758];
st.shared.u64 [%rd756], %rd759;
st.shared.u64 [%rd758], %rd757;
add.s64 %rd761, %rd108, %rd748;
ld.shared.u8 %rs103, [%rd761];
st.shared.u8 [%rd761], %rs5;
st.shared.u8 [%rd747], %rs103;

BB21_144:
bar.sync 0;
ld.shared.u64 %rd77, [%rd140];
ld.shared.u64 %rd78, [%rd142];
setp.ge.s64	%p116, %rd78, %rd77;
@%p116 bra BB21_146;

cvt.u64.u32	%rd768, %r35;
add.s64 %rd770, %rd108, %rd768;
ld.shared.u8 %rs104, [%rd770];
setp.ne.s16	%p117, %rs104, 0;
@%p117 bra BB21_148;

BB21_146:
add.s32 %r642, %r35, 2;
cvt.u64.u32	%rd771, %r642;
add.s64 %rd773, %rd108, %rd771;
ld.shared.u8 %rs6, [%rd773];
setp.eq.s16	%p118, %rs6, 0;
@%p118 bra BB21_148;

add.s32 %r643, %r35, 2;
mul.wide.u32 %rd849, %r643, 8;
mul.wide.u32 %rd848, %r35, 8;
cvt.u64.u32	%rd774, %r35;
st.shared.u64 [%rd142], %rd77;
st.shared.u64 [%rd140], %rd78;
add.s64 %rd782, %rd107, %rd848;
ld.shared.u64 %rd783, [%rd782];
add.s64 %rd784, %rd107, %rd849;
ld.shared.u64 %rd785, [%rd784];
st.shared.u64 [%rd782], %rd785;
st.shared.u64 [%rd784], %rd783;
add.s64 %rd787, %rd108, %rd774;
ld.shared.u8 %rs105, [%rd787];
st.shared.u8 [%rd787], %rs6;
st.shared.u8 [%rd773], %rs105;

BB21_148:
bar.sync 0;
ld.shared.u64 %rd79, [%rd120+8];
ld.shared.u64 %rd80, [%rd120];
setp.ge.s64	%p119, %rd80, %rd79;
@%p119 bra BB21_150;

cvt.u64.u32	%rd792, %r30;
add.s64 %rd794, %rd108, %rd792;
ld.shared.u8 %rs106, [%rd794];
setp.ne.s16	%p120, %rs106, 0;
@%p120 bra BB21_152;

BB21_150:
cvt.u64.u32	%rd795, %r30;
add.s64 %rd797, %rd108, %rd795;
ld.shared.u8 %rs7, [%rd797+1];
setp.eq.s16	%p121, %rs7, 0;
@%p121 bra BB21_152;

mov.u32 %r645, %tid.x;
shl.b32 %r644, %r645, 1;
mul.wide.u32 %rd850, %r644, 8;
st.shared.u64 [%rd120], %rd79;
st.shared.u64 [%rd120+8], %rd80;
add.s64 %rd803, %rd107, %rd850;
ld.shared.u64 %rd804, [%rd803];
ld.shared.u64 %rd805, [%rd803+8];
st.shared.u64 [%rd803], %rd805;
st.shared.u64 [%rd803+8], %rd804;
ld.shared.u8 %rs107, [%rd797];
st.shared.u8 [%rd797], %rs7;
st.shared.u8 [%rd797+1], %rs107;

BB21_152:
ld.param.u32 %r658, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
setp.lt.u32	%p124, %r28, %r658;
bar.sync 0;
@!%p124 bra BB21_154;
bra.uni BB21_153;

BB21_153:
ld.param.u32 %r664, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
ld.param.u32 %r653, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
mov.u32 %r652, %tid.x;
ld.shared.u64 %rd811, [%rd18];
ld.local.u64 %rd812, [%rd2];
cvta.to.global.u64 %rd813, %rd812;
mad.lo.s32 %r626, %r652, %r653, %r16;
mul.wide.u32 %rd814, %r626, 8;
add.s64 %rd815, %rd813, %rd814;
st.global.u64 [%rd815], %rd811;
ld.shared.u64 %rd818, [%rd19];
ld.local.u64 %rd819, [%rd3];
cvta.to.global.u64 %rd820, %rd819;
mad.lo.s32 %r627, %r652, %r664, %r27;
mul.wide.u32 %rd821, %r627, 8;
add.s64 %rd822, %rd820, %rd821;
st.global.u64 [%rd822], %rd818;

BB21_154:
mov.u32 %r648, %tid.x;
ld.param.u32 %r647, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
add.s32 %r646, %r648, 64;
setp.ge.u32	%p123, %r646, %r647;
@%p123 bra BB21_156;

ld.param.u32 %r663, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u32 %r651, %tid.x;
add.s32 %r650, %r651, 64;
ld.param.u32 %r649, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u64 %rd826, [%rd18+512];
ld.local.u64 %rd827, [%rd2];
cvta.to.global.u64 %rd828, %rd827;
mad.lo.s32 %r632, %r650, %r649, %r16;
mul.wide.u32 %rd829, %r632, 8;
add.s64 %rd830, %rd828, %rd829;
st.global.u64 [%rd830], %rd826;
ld.shared.u64 %rd833, [%rd19+512];
ld.local.u64 %rd834, [%rd3];
cvta.to.global.u64 %rd835, %rd834;
mad.lo.s32 %r633, %r650, %r663, %r27;
mul.wide.u32 %rd836, %r633, 8;
add.s64 %rd837, %rd835, %rd836;
st.global.u64 [%rd837], %rd833;

BB21_156:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot22[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<73>;
.reg .b16 %rs<58>;
.reg .b32 %r<389>;
.reg .b64 %rd<503>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[256];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[256];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[32];

mov.u64 %rd502, __local_depot22;
cvta.local.u64 %SP, %rd502;
ld.param.u32 %r60, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r61, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r62, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r63, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd55, %SP, 0;
cvta.to.local.u64 %rd2, %rd55;
add.u64 %rd56, %SP, 216;
cvta.to.local.u64 %rd3, %rd56;
mov.u32 %r359, 0;
mov.pred %p4, 0;
@%p4 bra BB22_2;

BB22_1:
mul.wide.s32 %rd57, %r359, 8;
add.s64 %rd58, %rd4, %rd57;
ld.param.u64 %rd59, [%rd58];
add.s64 %rd60, %rd2, %rd57;
st.local.u64 [%rd60], %rd59;
add.s32 %r359, %r359, 1;
setp.lt.u32	%p5, %r359, 27;
@%p5 bra BB22_1;

BB22_2:
mov.u32 %r360, 0;
@%p4 bra BB22_4;

BB22_3:
mul.wide.s32 %rd61, %r360, 8;
add.s64 %rd62, %rd1, %rd61;
ld.param.u64 %rd63, [%rd62];
add.s64 %rd64, %rd3, %rd61;
st.local.u64 [%rd64], %rd63;
add.s32 %r360, %r360, 1;
setp.lt.u32	%p7, %r360, 27;
@%p7 bra BB22_3;

BB22_4:
mov.u32 %r66, %nctaid.y;
mov.u32 %r67, %ctaid.z;
mov.u32 %r68, %ctaid.y;
mad.lo.s32 %r69, %r66, %r67, %r68;
mov.u32 %r70, %nctaid.x;
mov.u32 %r71, %ctaid.x;
mad.lo.s32 %r5, %r69, %r70, %r71;
setp.ge.u32	%p8, %r5, %r60;
@%p8 bra BB22_93;

ld.local.u32 %r6, [%rd2+208];
add.s32 %r361, %r6, -1;
mov.u32 %r72, 0;
setp.lt.s32	%p9, %r361, 1;
mov.u32 %r370, %r5;
mov.u32 %r377, %r72;
@%p9 bra BB22_8;

mul.wide.s32 %rd65, %r6, 4;
add.s64 %rd493, %rd2, %rd65;
mov.u32 %r378, 0;
mov.u32 %r371, %r5;

BB22_7:
ld.local.u32 %r74, [%rd493+4];
rem.u32 %r75, %r371, %r74;
ld.local.u32 %r76, [%rd493+104];
mad.lo.s32 %r378, %r76, %r75, %r378;
div.u32 %r371, %r371, %r74;
add.s64 %rd493, %rd493, -4;
add.s32 %r361, %r361, -1;
setp.gt.s32	%p10, %r361, 0;
mov.u32 %r366, %r371;
mov.u32 %r370, %r366;
mov.u32 %r372, %r378;
mov.u32 %r377, %r372;
@%p10 bra BB22_7;

BB22_8:
mov.u32 %r15, %r377;
mov.u32 %r14, %r370;
ld.local.u32 %r78, [%rd2+108];
mad.lo.s32 %r16, %r78, %r14, %r15;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r362, %r17, -1;
setp.lt.s32	%p11, %r362, 1;
mov.u32 %r368, %r5;
mov.u32 %r375, %r72;
@%p11 bra BB22_11;

mul.wide.s32 %rd66, %r17, 4;
add.s64 %rd494, %rd3, %rd66;
mov.u32 %r376, 0;
mov.u32 %r369, %r5;

BB22_10:
ld.local.u32 %r80, [%rd494+4];
rem.u32 %r81, %r369, %r80;
ld.local.u32 %r82, [%rd494+104];
mad.lo.s32 %r376, %r82, %r81, %r376;
div.u32 %r369, %r369, %r80;
add.s64 %rd494, %rd494, -4;
add.s32 %r362, %r362, -1;
setp.gt.s32	%p12, %r362, 0;
mov.u32 %r368, %r369;
mov.u32 %r375, %r376;
@%p12 bra BB22_10;

BB22_11:
ld.local.u32 %r83, [%rd3+108];
mad.lo.s32 %r27, %r83, %r368, %r375;
mov.u32 %r28, %tid.x;
add.s32 %r29, %r28, 16;
setp.lt.u32	%p1, %r28, %r61;
mov.u64 %rd67, 0;
setp.ge.u32	%p13, %r28, %r61;
mov.u64 %rd501, %rd67;
@%p13 bra BB22_13;

ld.local.u64 %rd68, [%rd2];
cvta.to.global.u64 %rd69, %rd68;
mad.lo.s32 %r84, %r28, %r62, %r16;
mul.wide.u32 %rd70, %r84, 8;
add.s64 %rd71, %rd69, %rd70;
ld.global.u64 %rd14, [%rd71];
mov.u64 %rd501, %rd14;

BB22_13:
mov.u64 %rd15, %rd501;
mov.u64 %rd500, %rd67;
@%p13 bra BB22_15;

ld.local.u64 %rd73, [%rd3];
cvta.to.global.u64 %rd74, %rd73;
mad.lo.s32 %r85, %r28, %r63, %r27;
mul.wide.u32 %rd75, %r85, 8;
add.s64 %rd76, %rd74, %rd75;
ld.global.u64 %rd500, [%rd76];

BB22_15:
selp.u16	%rs6, 1, 0, %p1;
cvt.s64.s32	%rd78, %r28;
mul.wide.s32 %rd79, %r28, 8;
mov.u64 %rd80, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd18, %rd80, %rd79;
st.shared.u64 [%rd18], %rd15;
mov.u64 %rd81, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd19, %rd81, %rd79;
st.shared.u64 [%rd19], %rd500;
mov.u64 %rd82, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd20, %rd82, %rd78;
st.shared.u8 [%rd20], %rs6;
setp.lt.u32	%p2, %r29, %r61;
setp.ge.u32	%p15, %r29, %r61;
mov.u64 %rd499, %rd67;
@%p15 bra BB22_17;

ld.local.u64 %rd83, [%rd2];
cvta.to.global.u64 %rd84, %rd83;
mad.lo.s32 %r86, %r29, %r62, %r16;
mul.wide.u32 %rd85, %r86, 8;
add.s64 %rd86, %rd84, %rd85;
ld.global.u64 %rd499, [%rd86];

BB22_17:
mov.u64 %rd498, %rd67;
@%p15 bra BB22_19;

ld.local.u64 %rd88, [%rd3];
cvta.to.global.u64 %rd89, %rd88;
mad.lo.s32 %r87, %r29, %r63, %r27;
mul.wide.u32 %rd90, %r87, 8;
add.s64 %rd91, %rd89, %rd90;
ld.global.u64 %rd498, [%rd91];

BB22_19:
selp.u16	%rs7, 1, 0, %p2;
st.shared.u64 [%rd18+128], %rd499;
st.shared.u64 [%rd19+128], %rd498;
st.shared.u8 [%rd20+16], %rs7;
shl.b32 %r30, %r28, 1;
bar.sync 0;
mul.wide.u32 %rd92, %r30, 8;
add.s64 %rd94, %rd80, %rd92;
ld.shared.u64 %rd25, [%rd94+8];
ld.shared.u64 %rd26, [%rd94];
setp.le.s64	%p17, %rd26, %rd25;
@%p17 bra BB22_21;

cvt.u64.u32	%rd95, %r30;
add.s64 %rd97, %rd82, %rd95;
ld.shared.u8 %rs8, [%rd97];
mov.u32 %r379, 1;
setp.ne.s16	%p18, %rs8, 0;
@%p18 bra BB22_22;

BB22_21:
cvt.u64.u32	%rd98, %r30;
add.s64 %rd100, %rd82, %rd98;
ld.shared.u8 %rs9, [%rd100+1];
setp.eq.s16	%p19, %rs9, 0;
selp.u32	%r379, 1, 0, %p19;

BB22_22:
and.b32 %r94, %r28, 1;
setp.ne.s32	%p20, %r379, %r94;
@%p20 bra BB22_24;

add.s64 %rd103, %rd81, %rd92;
cvt.u64.u32	%rd104, %r30;
st.shared.u64 [%rd94], %rd25;
st.shared.u64 [%rd94+8], %rd26;
ld.shared.u64 %rd108, [%rd103];
ld.shared.u64 %rd109, [%rd103+8];
st.shared.u64 [%rd103], %rd109;
st.shared.u64 [%rd103+8], %rd108;
add.s64 %rd111, %rd82, %rd104;
ld.shared.u8 %rs10, [%rd111];
ld.shared.u8 %rs11, [%rd111+1];
st.shared.u8 [%rd111], %rs11;
st.shared.u8 [%rd111+1], %rs10;

BB22_24:
bar.sync 0;
sub.s32 %r35, %r30, %r94;
add.s32 %r100, %r35, 2;
mul.wide.u32 %rd112, %r100, 8;
add.s64 %rd114, %rd80, %rd112;
mul.wide.u32 %rd115, %r35, 8;
add.s64 %rd116, %rd80, %rd115;
ld.shared.u64 %rd27, [%rd114];
ld.shared.u64 %rd28, [%rd116];
setp.le.s64	%p21, %rd28, %rd27;
@%p21 bra BB22_26;

cvt.u64.u32	%rd117, %r35;
add.s64 %rd119, %rd82, %rd117;
ld.shared.u8 %rs12, [%rd119];
mov.u32 %r380, 1;
setp.ne.s16	%p22, %rs12, 0;
@%p22 bra BB22_27;

BB22_26:
cvt.u64.u32	%rd120, %r100;
add.s64 %rd122, %rd82, %rd120;
ld.shared.u8 %rs13, [%rd122];
setp.eq.s16	%p23, %rs13, 0;
selp.u32	%r380, 1, 0, %p23;

BB22_27:
bfe.u32 %r112, %r28, 1, 1;
setp.ne.s32	%p24, %r380, %r112;
@%p24 bra BB22_29;

add.s64 %rd125, %rd81, %rd115;
add.s64 %rd127, %rd81, %rd112;
cvt.u64.u32	%rd128, %r35;
st.shared.u64 [%rd116], %rd27;
cvt.u64.u32	%rd132, %r100;
st.shared.u64 [%rd114], %rd28;
ld.shared.u64 %rd135, [%rd125];
ld.shared.u64 %rd136, [%rd127];
st.shared.u64 [%rd125], %rd136;
st.shared.u64 [%rd127], %rd135;
add.s64 %rd138, %rd82, %rd128;
ld.shared.u8 %rs14, [%rd138];
add.s64 %rd139, %rd82, %rd132;
ld.shared.u8 %rs15, [%rd139];
st.shared.u8 [%rd138], %rs15;
st.shared.u8 [%rd139], %rs14;

BB22_29:
bar.sync 0;
ld.shared.u64 %rd29, [%rd94+8];
ld.shared.u64 %rd30, [%rd94];
setp.le.s64	%p25, %rd30, %rd29;
@%p25 bra BB22_31;

cvt.u64.u32	%rd143, %r30;
add.s64 %rd145, %rd82, %rd143;
ld.shared.u8 %rs16, [%rd145];
mov.u32 %r381, 1;
setp.ne.s16	%p26, %rs16, 0;
@%p26 bra BB22_32;

BB22_31:
cvt.u64.u32	%rd146, %r30;
add.s64 %rd148, %rd82, %rd146;
ld.shared.u8 %rs17, [%rd148+1];
setp.eq.s16	%p27, %rs17, 0;
selp.u32	%r381, 1, 0, %p27;

BB22_32:
bfe.u32 %r127, %r28, 1, 1;
setp.ne.s32	%p28, %r381, %r127;
@%p28 bra BB22_34;

cvt.u64.u32	%rd149, %r30;
st.shared.u64 [%rd94], %rd29;
st.shared.u64 [%rd94+8], %rd30;
add.s64 %rd154, %rd81, %rd92;
ld.shared.u64 %rd155, [%rd154];
ld.shared.u64 %rd156, [%rd154+8];
st.shared.u64 [%rd154], %rd156;
st.shared.u64 [%rd154+8], %rd155;
add.s64 %rd158, %rd82, %rd149;
ld.shared.u8 %rs18, [%rd158];
ld.shared.u8 %rs19, [%rd158+1];
st.shared.u8 [%rd158], %rs19;
st.shared.u8 [%rd158+1], %rs18;

BB22_34:
bar.sync 0;
and.b32 %r130, %r28, 3;
sub.s32 %r41, %r30, %r130;
add.s32 %r132, %r41, 4;
mul.wide.u32 %rd159, %r132, 8;
add.s64 %rd161, %rd80, %rd159;
mul.wide.u32 %rd162, %r41, 8;
add.s64 %rd163, %rd80, %rd162;
ld.shared.u64 %rd31, [%rd161];
ld.shared.u64 %rd32, [%rd163];
setp.le.s64	%p29, %rd32, %rd31;
@%p29 bra BB22_36;

cvt.u64.u32	%rd164, %r41;
add.s64 %rd166, %rd82, %rd164;
ld.shared.u8 %rs20, [%rd166];
mov.u32 %r382, 1;
setp.ne.s16	%p30, %rs20, 0;
@%p30 bra BB22_37;

BB22_36:
cvt.u64.u32	%rd167, %r132;
add.s64 %rd169, %rd82, %rd167;
ld.shared.u8 %rs21, [%rd169];
setp.eq.s16	%p31, %rs21, 0;
selp.u32	%r382, 1, 0, %p31;

BB22_37:
bfe.u32 %r144, %r28, 2, 1;
setp.ne.s32	%p32, %r382, %r144;
@%p32 bra BB22_39;

add.s64 %rd172, %rd81, %rd162;
add.s64 %rd174, %rd81, %rd159;
cvt.u64.u32	%rd175, %r41;
st.shared.u64 [%rd163], %rd31;
cvt.u64.u32	%rd179, %r132;
st.shared.u64 [%rd161], %rd32;
ld.shared.u64 %rd182, [%rd172];
ld.shared.u64 %rd183, [%rd174];
st.shared.u64 [%rd172], %rd183;
st.shared.u64 [%rd174], %rd182;
add.s64 %rd185, %rd82, %rd175;
ld.shared.u8 %rs22, [%rd185];
add.s64 %rd186, %rd82, %rd179;
ld.shared.u8 %rs23, [%rd186];
st.shared.u8 [%rd185], %rs23;
st.shared.u8 [%rd186], %rs22;

BB22_39:
bar.sync 0;
ld.shared.u64 %rd33, [%rd114];
ld.shared.u64 %rd34, [%rd116];
setp.le.s64	%p33, %rd34, %rd33;
@%p33 bra BB22_41;

cvt.u64.u32	%rd192, %r35;
add.s64 %rd194, %rd82, %rd192;
ld.shared.u8 %rs24, [%rd194];
mov.u32 %r383, 1;
setp.ne.s16	%p34, %rs24, 0;
@%p34 bra BB22_42;

BB22_41:
cvt.u64.u32	%rd195, %r100;
add.s64 %rd197, %rd82, %rd195;
ld.shared.u8 %rs25, [%rd197];
setp.eq.s16	%p35, %rs25, 0;
selp.u32	%r383, 1, 0, %p35;

BB22_42:
bfe.u32 %r167, %r28, 2, 1;
setp.ne.s32	%p36, %r383, %r167;
@%p36 bra BB22_44;

cvt.u64.u32	%rd198, %r35;
st.shared.u64 [%rd116], %rd33;
cvt.u64.u32	%rd202, %r100;
st.shared.u64 [%rd114], %rd34;
add.s64 %rd206, %rd81, %rd115;
ld.shared.u64 %rd207, [%rd206];
add.s64 %rd208, %rd81, %rd112;
ld.shared.u64 %rd209, [%rd208];
st.shared.u64 [%rd206], %rd209;
st.shared.u64 [%rd208], %rd207;
add.s64 %rd211, %rd82, %rd198;
ld.shared.u8 %rs26, [%rd211];
add.s64 %rd212, %rd82, %rd202;
ld.shared.u8 %rs27, [%rd212];
st.shared.u8 [%rd211], %rs27;
st.shared.u8 [%rd212], %rs26;

BB22_44:
bar.sync 0;
ld.shared.u64 %rd35, [%rd94+8];
ld.shared.u64 %rd36, [%rd94];
setp.le.s64	%p37, %rd36, %rd35;
@%p37 bra BB22_46;

cvt.u64.u32	%rd216, %r30;
add.s64 %rd218, %rd82, %rd216;
ld.shared.u8 %rs28, [%rd218];
mov.u32 %r384, 1;
setp.ne.s16	%p38, %rs28, 0;
@%p38 bra BB22_47;

BB22_46:
cvt.u64.u32	%rd219, %r30;
add.s64 %rd221, %rd82, %rd219;
ld.shared.u8 %rs29, [%rd221+1];
setp.eq.s16	%p39, %rs29, 0;
selp.u32	%r384, 1, 0, %p39;

BB22_47:
bfe.u32 %r181, %r28, 2, 1;
setp.ne.s32	%p40, %r384, %r181;
@%p40 bra BB22_49;

cvt.u64.u32	%rd222, %r30;
st.shared.u64 [%rd94], %rd35;
st.shared.u64 [%rd94+8], %rd36;
add.s64 %rd227, %rd81, %rd92;
ld.shared.u64 %rd228, [%rd227];
ld.shared.u64 %rd229, [%rd227+8];
st.shared.u64 [%rd227], %rd229;
st.shared.u64 [%rd227+8], %rd228;
add.s64 %rd231, %rd82, %rd222;
ld.shared.u8 %rs30, [%rd231];
ld.shared.u8 %rs31, [%rd231+1];
st.shared.u8 [%rd231], %rs31;
st.shared.u8 [%rd231+1], %rs30;

BB22_49:
bar.sync 0;
and.b32 %r184, %r28, 7;
sub.s32 %r49, %r30, %r184;
add.s32 %r186, %r49, 8;
mul.wide.u32 %rd232, %r186, 8;
add.s64 %rd234, %rd80, %rd232;
mul.wide.u32 %rd235, %r49, 8;
add.s64 %rd236, %rd80, %rd235;
ld.shared.u64 %rd37, [%rd234];
ld.shared.u64 %rd38, [%rd236];
setp.le.s64	%p41, %rd38, %rd37;
@%p41 bra BB22_51;

cvt.u64.u32	%rd237, %r49;
add.s64 %rd239, %rd82, %rd237;
ld.shared.u8 %rs32, [%rd239];
mov.u32 %r385, 1;
setp.ne.s16	%p42, %rs32, 0;
@%p42 bra BB22_52;

BB22_51:
cvt.u64.u32	%rd240, %r186;
add.s64 %rd242, %rd82, %rd240;
ld.shared.u8 %rs33, [%rd242];
setp.eq.s16	%p43, %rs33, 0;
selp.u32	%r385, 1, 0, %p43;

BB22_52:
bfe.u32 %r198, %r28, 3, 1;
setp.ne.s32	%p44, %r385, %r198;
@%p44 bra BB22_54;

mul.wide.u32 %rd492, %r49, 8;
add.s64 %rd245, %rd81, %rd492;
add.s64 %rd247, %rd81, %rd232;
cvt.u64.u32	%rd248, %r49;
st.shared.u64 [%rd236], %rd37;
cvt.u64.u32	%rd252, %r186;
st.shared.u64 [%rd234], %rd38;
ld.shared.u64 %rd255, [%rd245];
ld.shared.u64 %rd256, [%rd247];
st.shared.u64 [%rd245], %rd256;
st.shared.u64 [%rd247], %rd255;
add.s64 %rd258, %rd82, %rd248;
ld.shared.u8 %rs34, [%rd258];
add.s64 %rd259, %rd82, %rd252;
ld.shared.u8 %rs35, [%rd259];
st.shared.u8 [%rd258], %rs35;
st.shared.u8 [%rd259], %rs34;

BB22_54:
bar.sync 0;
ld.shared.u64 %rd39, [%rd161];
ld.shared.u64 %rd40, [%rd163];
setp.le.s64	%p45, %rd40, %rd39;
@%p45 bra BB22_56;

cvt.u64.u32	%rd265, %r41;
add.s64 %rd267, %rd82, %rd265;
ld.shared.u8 %rs36, [%rd267];
mov.u32 %r386, 1;
setp.ne.s16	%p46, %rs36, 0;
@%p46 bra BB22_57;

BB22_56:
cvt.u64.u32	%rd268, %r132;
add.s64 %rd270, %rd82, %rd268;
ld.shared.u8 %rs37, [%rd270];
setp.eq.s16	%p47, %rs37, 0;
selp.u32	%r386, 1, 0, %p47;

BB22_57:
bfe.u32 %r221, %r28, 3, 1;
setp.ne.s32	%p48, %r386, %r221;
@%p48 bra BB22_59;

mul.wide.u32 %rd491, %r41, 8;
cvt.u64.u32	%rd271, %r41;
st.shared.u64 [%rd163], %rd39;
cvt.u64.u32	%rd275, %r132;
st.shared.u64 [%rd161], %rd40;
add.s64 %rd279, %rd81, %rd491;
ld.shared.u64 %rd280, [%rd279];
add.s64 %rd281, %rd81, %rd159;
ld.shared.u64 %rd282, [%rd281];
st.shared.u64 [%rd279], %rd282;
st.shared.u64 [%rd281], %rd280;
add.s64 %rd284, %rd82, %rd271;
ld.shared.u8 %rs38, [%rd284];
add.s64 %rd285, %rd82, %rd275;
ld.shared.u8 %rs39, [%rd285];
st.shared.u8 [%rd284], %rs39;
st.shared.u8 [%rd285], %rs38;

BB22_59:
bar.sync 0;
ld.shared.u64 %rd41, [%rd114];
ld.shared.u64 %rd42, [%rd116];
setp.le.s64	%p49, %rd42, %rd41;
@%p49 bra BB22_61;

cvt.u64.u32	%rd291, %r35;
add.s64 %rd293, %rd82, %rd291;
ld.shared.u8 %rs40, [%rd293];
mov.u32 %r387, 1;
setp.ne.s16	%p50, %rs40, 0;
@%p50 bra BB22_62;

BB22_61:
cvt.u64.u32	%rd294, %r100;
add.s64 %rd296, %rd82, %rd294;
ld.shared.u8 %rs41, [%rd296];
setp.eq.s16	%p51, %rs41, 0;
selp.u32	%r387, 1, 0, %p51;

BB22_62:
bfe.u32 %r243, %r28, 3, 1;
setp.ne.s32	%p52, %r387, %r243;
@%p52 bra BB22_64;

mul.wide.u32 %rd490, %r35, 8;
cvt.u64.u32	%rd297, %r35;
st.shared.u64 [%rd116], %rd41;
cvt.u64.u32	%rd301, %r100;
st.shared.u64 [%rd114], %rd42;
add.s64 %rd305, %rd81, %rd490;
ld.shared.u64 %rd306, [%rd305];
add.s64 %rd307, %rd81, %rd112;
ld.shared.u64 %rd308, [%rd307];
st.shared.u64 [%rd305], %rd308;
st.shared.u64 [%rd307], %rd306;
add.s64 %rd310, %rd82, %rd297;
ld.shared.u8 %rs42, [%rd310];
add.s64 %rd311, %rd82, %rd301;
ld.shared.u8 %rs43, [%rd311];
st.shared.u8 [%rd310], %rs43;
st.shared.u8 [%rd311], %rs42;

BB22_64:
bar.sync 0;
ld.shared.u64 %rd43, [%rd94+8];
ld.shared.u64 %rd44, [%rd94];
setp.le.s64	%p53, %rd44, %rd43;
@%p53 bra BB22_66;

cvt.u64.u32	%rd315, %r30;
add.s64 %rd317, %rd82, %rd315;
ld.shared.u8 %rs44, [%rd317];
mov.u32 %r388, 1;
setp.ne.s16	%p54, %rs44, 0;
@%p54 bra BB22_67;

BB22_66:
cvt.u64.u32	%rd318, %r30;
add.s64 %rd320, %rd82, %rd318;
ld.shared.u8 %rs45, [%rd320+1];
setp.eq.s16	%p55, %rs45, 0;
selp.u32	%r388, 1, 0, %p55;

BB22_67:
bfe.u32 %r257, %r28, 3, 1;
setp.ne.s32	%p56, %r388, %r257;
@%p56 bra BB22_69;

cvt.u64.u32	%rd321, %r30;
st.shared.u64 [%rd94], %rd43;
st.shared.u64 [%rd94+8], %rd44;
add.s64 %rd326, %rd81, %rd92;
ld.shared.u64 %rd327, [%rd326];
ld.shared.u64 %rd328, [%rd326+8];
st.shared.u64 [%rd326], %rd328;
st.shared.u64 [%rd326+8], %rd327;
add.s64 %rd330, %rd82, %rd321;
ld.shared.u8 %rs46, [%rd330];
ld.shared.u8 %rs47, [%rd330+1];
st.shared.u8 [%rd330], %rs47;
st.shared.u8 [%rd330+1], %rs46;

BB22_69:
bar.sync 0;
and.b32 %r260, %r28, 15;
sub.s32 %r261, %r30, %r260;
add.s32 %r262, %r261, 16;
mul.wide.u32 %rd331, %r262, 8;
add.s64 %rd333, %rd80, %rd331;
mul.wide.u32 %rd334, %r261, 8;
add.s64 %rd335, %rd80, %rd334;
ld.shared.u64 %rd45, [%rd333];
ld.shared.u64 %rd46, [%rd335];
setp.le.s64	%p57, %rd46, %rd45;
@%p57 bra BB22_71;

cvt.u64.u32	%rd336, %r261;
add.s64 %rd338, %rd82, %rd336;
ld.shared.u8 %rs48, [%rd338];
setp.ne.s16	%p58, %rs48, 0;
@%p58 bra BB22_73;

BB22_71:
cvt.u64.u32	%rd339, %r262;
add.s64 %rd341, %rd82, %rd339;
ld.shared.u8 %rs1, [%rd341];
setp.eq.s16	%p59, %rs1, 0;
@%p59 bra BB22_73;

mul.wide.u32 %rd485, %r262, 8;
mul.wide.u32 %rd484, %r261, 8;
cvt.u64.u32	%rd342, %r261;
st.shared.u64 [%rd335], %rd45;
st.shared.u64 [%rd333], %rd46;
add.s64 %rd350, %rd81, %rd484;
ld.shared.u64 %rd351, [%rd350];
add.s64 %rd352, %rd81, %rd485;
ld.shared.u64 %rd353, [%rd352];
st.shared.u64 [%rd350], %rd353;
st.shared.u64 [%rd352], %rd351;
add.s64 %rd355, %rd82, %rd342;
ld.shared.u8 %rs49, [%rd355];
st.shared.u8 [%rd355], %rs1;
st.shared.u8 [%rd341], %rs49;

BB22_73:
bar.sync 0;
ld.shared.u64 %rd47, [%rd234];
ld.shared.u64 %rd48, [%rd236];
setp.le.s64	%p60, %rd48, %rd47;
@%p60 bra BB22_75;

cvt.u64.u32	%rd362, %r49;
add.s64 %rd364, %rd82, %rd362;
ld.shared.u8 %rs50, [%rd364];
setp.ne.s16	%p61, %rs50, 0;
@%p61 bra BB22_77;

BB22_75:
add.s32 %r352, %r49, 8;
cvt.u64.u32	%rd365, %r352;
add.s64 %rd367, %rd82, %rd365;
ld.shared.u8 %rs2, [%rd367];
setp.eq.s16	%p62, %rs2, 0;
@%p62 bra BB22_77;

mul.wide.u32 %rd486, %r49, 8;
cvt.u64.u32	%rd368, %r49;
st.shared.u64 [%rd236], %rd47;
st.shared.u64 [%rd234], %rd48;
add.s64 %rd376, %rd81, %rd486;
ld.shared.u64 %rd377, [%rd376];
add.s64 %rd378, %rd81, %rd232;
ld.shared.u64 %rd379, [%rd378];
st.shared.u64 [%rd376], %rd379;
st.shared.u64 [%rd378], %rd377;
add.s64 %rd381, %rd82, %rd368;
ld.shared.u8 %rs51, [%rd381];
st.shared.u8 [%rd381], %rs2;
st.shared.u8 [%rd367], %rs51;

BB22_77:
bar.sync 0;
ld.shared.u64 %rd49, [%rd161];
ld.shared.u64 %rd50, [%rd163];
setp.le.s64	%p63, %rd50, %rd49;
@%p63 bra BB22_79;

cvt.u64.u32	%rd388, %r41;
add.s64 %rd390, %rd82, %rd388;
ld.shared.u8 %rs52, [%rd390];
setp.ne.s16	%p64, %rs52, 0;
@%p64 bra BB22_81;

BB22_79:
add.s32 %r353, %r41, 4;
cvt.u64.u32	%rd391, %r353;
add.s64 %rd393, %rd82, %rd391;
ld.shared.u8 %rs3, [%rd393];
setp.eq.s16	%p65, %rs3, 0;
@%p65 bra BB22_81;

mul.wide.u32 %rd487, %r41, 8;
cvt.u64.u32	%rd394, %r41;
st.shared.u64 [%rd163], %rd49;
st.shared.u64 [%rd161], %rd50;
add.s64 %rd402, %rd81, %rd487;
ld.shared.u64 %rd403, [%rd402];
add.s64 %rd404, %rd81, %rd159;
ld.shared.u64 %rd405, [%rd404];
st.shared.u64 [%rd402], %rd405;
st.shared.u64 [%rd404], %rd403;
add.s64 %rd407, %rd82, %rd394;
ld.shared.u8 %rs53, [%rd407];
st.shared.u8 [%rd407], %rs3;
st.shared.u8 [%rd393], %rs53;

BB22_81:
bar.sync 0;
ld.shared.u64 %rd51, [%rd114];
ld.shared.u64 %rd52, [%rd116];
setp.le.s64	%p66, %rd52, %rd51;
@%p66 bra BB22_83;

cvt.u64.u32	%rd414, %r35;
add.s64 %rd416, %rd82, %rd414;
ld.shared.u8 %rs54, [%rd416];
setp.ne.s16	%p67, %rs54, 0;
@%p67 bra BB22_85;

BB22_83:
add.s32 %r354, %r35, 2;
cvt.u64.u32	%rd417, %r354;
add.s64 %rd419, %rd82, %rd417;
ld.shared.u8 %rs4, [%rd419];
setp.eq.s16	%p68, %rs4, 0;
@%p68 bra BB22_85;

add.s32 %r355, %r35, 2;
mul.wide.u32 %rd489, %r355, 8;
mul.wide.u32 %rd488, %r35, 8;
cvt.u64.u32	%rd420, %r35;
st.shared.u64 [%rd116], %rd51;
st.shared.u64 [%rd114], %rd52;
add.s64 %rd428, %rd81, %rd488;
ld.shared.u64 %rd429, [%rd428];
add.s64 %rd430, %rd81, %rd489;
ld.shared.u64 %rd431, [%rd430];
st.shared.u64 [%rd428], %rd431;
st.shared.u64 [%rd430], %rd429;
add.s64 %rd433, %rd82, %rd420;
ld.shared.u8 %rs55, [%rd433];
st.shared.u8 [%rd433], %rs4;
st.shared.u8 [%rd419], %rs55;

BB22_85:
bar.sync 0;
ld.shared.u64 %rd53, [%rd94+8];
ld.shared.u64 %rd54, [%rd94];
setp.le.s64	%p69, %rd54, %rd53;
@%p69 bra BB22_87;

cvt.u64.u32	%rd438, %r30;
add.s64 %rd440, %rd82, %rd438;
ld.shared.u8 %rs56, [%rd440];
setp.ne.s16	%p70, %rs56, 0;
@%p70 bra BB22_89;

BB22_87:
cvt.u64.u32	%rd441, %r30;
add.s64 %rd443, %rd82, %rd441;
ld.shared.u8 %rs5, [%rd443+1];
setp.eq.s16	%p71, %rs5, 0;
@%p71 bra BB22_89;

st.shared.u64 [%rd94], %rd53;
st.shared.u64 [%rd94+8], %rd54;
add.s64 %rd449, %rd81, %rd92;
ld.shared.u64 %rd450, [%rd449];
ld.shared.u64 %rd451, [%rd449+8];
st.shared.u64 [%rd449], %rd451;
st.shared.u64 [%rd449+8], %rd450;
ld.shared.u8 %rs57, [%rd443];
st.shared.u8 [%rd443], %rs5;
st.shared.u8 [%rd443+1], %rs57;

BB22_89:
bar.sync 0;
@!%p1 bra BB22_91;
bra.uni BB22_90;

BB22_90:
ld.param.u32 %r357, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u64 %rd457, [%rd18];
ld.local.u64 %rd458, [%rd2];
cvta.to.global.u64 %rd459, %rd458;
mad.lo.s32 %r344, %r28, %r357, %r16;
mul.wide.u32 %rd460, %r344, 8;
add.s64 %rd461, %rd459, %rd460;
st.global.u64 [%rd461], %rd457;
ld.shared.u64 %rd464, [%rd19];
ld.local.u64 %rd465, [%rd3];
cvta.to.global.u64 %rd466, %rd465;
mad.lo.s32 %r345, %r28, %r63, %r27;
mul.wide.u32 %rd467, %r345, 8;
add.s64 %rd468, %rd466, %rd467;
st.global.u64 [%rd468], %rd464;

BB22_91:
@%p15 bra BB22_93;

add.s32 %r358, %r28, 16;
ld.param.u32 %r356, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u64 %rd472, [%rd18+128];
ld.local.u64 %rd473, [%rd2];
cvta.to.global.u64 %rd474, %rd473;
mad.lo.s32 %r350, %r358, %r356, %r16;
mul.wide.u32 %rd475, %r350, 8;
add.s64 %rd476, %rd474, %rd475;
st.global.u64 [%rd476], %rd472;
ld.shared.u64 %rd479, [%rd19+128];
ld.local.u64 %rd480, [%rd3];
cvta.to.global.u64 %rd481, %rd480;
mad.lo.s32 %r351, %r358, %r63, %r27;
mul.wide.u32 %rd482, %r351, 8;
add.s64 %rd483, %rd481, %rd482;
st.global.u64 [%rd483], %rd479;

BB22_93:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[216],
.param .u32 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u32 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u32 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[216],
.param .u32 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot23[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<73>;
.reg .b16 %rs<58>;
.reg .b32 %r<389>;
.reg .b64 %rd<503>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[256];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[256];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[32];

mov.u64 %rd502, __local_depot23;
cvta.local.u64 %SP, %rd502;
ld.param.u32 %r60, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u32 %r61, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u32 %r62, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u32 %r63, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd55, %SP, 0;
cvta.to.local.u64 %rd2, %rd55;
add.u64 %rd56, %SP, 216;
cvta.to.local.u64 %rd3, %rd56;
mov.u32 %r359, 0;
mov.pred %p4, 0;
@%p4 bra BB23_2;

BB23_1:
mul.wide.s32 %rd57, %r359, 8;
add.s64 %rd58, %rd4, %rd57;
ld.param.u64 %rd59, [%rd58];
add.s64 %rd60, %rd2, %rd57;
st.local.u64 [%rd60], %rd59;
add.s32 %r359, %r359, 1;
setp.lt.u32	%p5, %r359, 27;
@%p5 bra BB23_1;

BB23_2:
mov.u32 %r360, 0;
@%p4 bra BB23_4;

BB23_3:
mul.wide.s32 %rd61, %r360, 8;
add.s64 %rd62, %rd1, %rd61;
ld.param.u64 %rd63, [%rd62];
add.s64 %rd64, %rd3, %rd61;
st.local.u64 [%rd64], %rd63;
add.s32 %r360, %r360, 1;
setp.lt.u32	%p7, %r360, 27;
@%p7 bra BB23_3;

BB23_4:
mov.u32 %r66, %nctaid.y;
mov.u32 %r67, %ctaid.z;
mov.u32 %r68, %ctaid.y;
mad.lo.s32 %r69, %r66, %r67, %r68;
mov.u32 %r70, %nctaid.x;
mov.u32 %r71, %ctaid.x;
mad.lo.s32 %r5, %r69, %r70, %r71;
setp.ge.u32	%p8, %r5, %r60;
@%p8 bra BB23_93;

ld.local.u32 %r6, [%rd2+208];
add.s32 %r361, %r6, -1;
mov.u32 %r72, 0;
setp.lt.s32	%p9, %r361, 1;
mov.u32 %r370, %r5;
mov.u32 %r377, %r72;
@%p9 bra BB23_8;

mul.wide.s32 %rd65, %r6, 4;
add.s64 %rd493, %rd2, %rd65;
mov.u32 %r378, 0;
mov.u32 %r371, %r5;

BB23_7:
ld.local.u32 %r74, [%rd493+4];
rem.u32 %r75, %r371, %r74;
ld.local.u32 %r76, [%rd493+104];
mad.lo.s32 %r378, %r76, %r75, %r378;
div.u32 %r371, %r371, %r74;
add.s64 %rd493, %rd493, -4;
add.s32 %r361, %r361, -1;
setp.gt.s32	%p10, %r361, 0;
mov.u32 %r366, %r371;
mov.u32 %r370, %r366;
mov.u32 %r372, %r378;
mov.u32 %r377, %r372;
@%p10 bra BB23_7;

BB23_8:
mov.u32 %r15, %r377;
mov.u32 %r14, %r370;
ld.local.u32 %r78, [%rd2+108];
mad.lo.s32 %r16, %r78, %r14, %r15;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r362, %r17, -1;
setp.lt.s32	%p11, %r362, 1;
mov.u32 %r368, %r5;
mov.u32 %r375, %r72;
@%p11 bra BB23_11;

mul.wide.s32 %rd66, %r17, 4;
add.s64 %rd494, %rd3, %rd66;
mov.u32 %r376, 0;
mov.u32 %r369, %r5;

BB23_10:
ld.local.u32 %r80, [%rd494+4];
rem.u32 %r81, %r369, %r80;
ld.local.u32 %r82, [%rd494+104];
mad.lo.s32 %r376, %r82, %r81, %r376;
div.u32 %r369, %r369, %r80;
add.s64 %rd494, %rd494, -4;
add.s32 %r362, %r362, -1;
setp.gt.s32	%p12, %r362, 0;
mov.u32 %r368, %r369;
mov.u32 %r375, %r376;
@%p12 bra BB23_10;

BB23_11:
ld.local.u32 %r83, [%rd3+108];
mad.lo.s32 %r27, %r83, %r368, %r375;
mov.u32 %r28, %tid.x;
add.s32 %r29, %r28, 16;
setp.lt.u32	%p1, %r28, %r61;
mov.u64 %rd67, 0;
setp.ge.u32	%p13, %r28, %r61;
mov.u64 %rd501, %rd67;
@%p13 bra BB23_13;

ld.local.u64 %rd68, [%rd2];
cvta.to.global.u64 %rd69, %rd68;
mad.lo.s32 %r84, %r28, %r62, %r16;
mul.wide.u32 %rd70, %r84, 8;
add.s64 %rd71, %rd69, %rd70;
ld.global.u64 %rd14, [%rd71];
mov.u64 %rd501, %rd14;

BB23_13:
mov.u64 %rd15, %rd501;
mov.u64 %rd500, %rd67;
@%p13 bra BB23_15;

ld.local.u64 %rd73, [%rd3];
cvta.to.global.u64 %rd74, %rd73;
mad.lo.s32 %r85, %r28, %r63, %r27;
mul.wide.u32 %rd75, %r85, 8;
add.s64 %rd76, %rd74, %rd75;
ld.global.u64 %rd500, [%rd76];

BB23_15:
selp.u16	%rs6, 1, 0, %p1;
cvt.s64.s32	%rd78, %r28;
mul.wide.s32 %rd79, %r28, 8;
mov.u64 %rd80, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd18, %rd80, %rd79;
st.shared.u64 [%rd18], %rd15;
mov.u64 %rd81, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd19, %rd81, %rd79;
st.shared.u64 [%rd19], %rd500;
mov.u64 %rd82, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd20, %rd82, %rd78;
st.shared.u8 [%rd20], %rs6;
setp.lt.u32	%p2, %r29, %r61;
setp.ge.u32	%p15, %r29, %r61;
mov.u64 %rd499, %rd67;
@%p15 bra BB23_17;

ld.local.u64 %rd83, [%rd2];
cvta.to.global.u64 %rd84, %rd83;
mad.lo.s32 %r86, %r29, %r62, %r16;
mul.wide.u32 %rd85, %r86, 8;
add.s64 %rd86, %rd84, %rd85;
ld.global.u64 %rd499, [%rd86];

BB23_17:
mov.u64 %rd498, %rd67;
@%p15 bra BB23_19;

ld.local.u64 %rd88, [%rd3];
cvta.to.global.u64 %rd89, %rd88;
mad.lo.s32 %r87, %r29, %r63, %r27;
mul.wide.u32 %rd90, %r87, 8;
add.s64 %rd91, %rd89, %rd90;
ld.global.u64 %rd498, [%rd91];

BB23_19:
selp.u16	%rs7, 1, 0, %p2;
st.shared.u64 [%rd18+128], %rd499;
st.shared.u64 [%rd19+128], %rd498;
st.shared.u8 [%rd20+16], %rs7;
shl.b32 %r30, %r28, 1;
bar.sync 0;
mul.wide.u32 %rd92, %r30, 8;
add.s64 %rd94, %rd80, %rd92;
ld.shared.u64 %rd25, [%rd94+8];
ld.shared.u64 %rd26, [%rd94];
setp.ge.s64	%p17, %rd26, %rd25;
@%p17 bra BB23_21;

cvt.u64.u32	%rd95, %r30;
add.s64 %rd97, %rd82, %rd95;
ld.shared.u8 %rs8, [%rd97];
mov.u32 %r379, 1;
setp.ne.s16	%p18, %rs8, 0;
@%p18 bra BB23_22;

BB23_21:
cvt.u64.u32	%rd98, %r30;
add.s64 %rd100, %rd82, %rd98;
ld.shared.u8 %rs9, [%rd100+1];
setp.eq.s16	%p19, %rs9, 0;
selp.u32	%r379, 1, 0, %p19;

BB23_22:
and.b32 %r94, %r28, 1;
setp.ne.s32	%p20, %r379, %r94;
@%p20 bra BB23_24;

add.s64 %rd103, %rd81, %rd92;
cvt.u64.u32	%rd104, %r30;
st.shared.u64 [%rd94], %rd25;
st.shared.u64 [%rd94+8], %rd26;
ld.shared.u64 %rd108, [%rd103];
ld.shared.u64 %rd109, [%rd103+8];
st.shared.u64 [%rd103], %rd109;
st.shared.u64 [%rd103+8], %rd108;
add.s64 %rd111, %rd82, %rd104;
ld.shared.u8 %rs10, [%rd111];
ld.shared.u8 %rs11, [%rd111+1];
st.shared.u8 [%rd111], %rs11;
st.shared.u8 [%rd111+1], %rs10;

BB23_24:
bar.sync 0;
sub.s32 %r35, %r30, %r94;
add.s32 %r100, %r35, 2;
mul.wide.u32 %rd112, %r100, 8;
add.s64 %rd114, %rd80, %rd112;
mul.wide.u32 %rd115, %r35, 8;
add.s64 %rd116, %rd80, %rd115;
ld.shared.u64 %rd27, [%rd114];
ld.shared.u64 %rd28, [%rd116];
setp.ge.s64	%p21, %rd28, %rd27;
@%p21 bra BB23_26;

cvt.u64.u32	%rd117, %r35;
add.s64 %rd119, %rd82, %rd117;
ld.shared.u8 %rs12, [%rd119];
mov.u32 %r380, 1;
setp.ne.s16	%p22, %rs12, 0;
@%p22 bra BB23_27;

BB23_26:
cvt.u64.u32	%rd120, %r100;
add.s64 %rd122, %rd82, %rd120;
ld.shared.u8 %rs13, [%rd122];
setp.eq.s16	%p23, %rs13, 0;
selp.u32	%r380, 1, 0, %p23;

BB23_27:
bfe.u32 %r112, %r28, 1, 1;
setp.ne.s32	%p24, %r380, %r112;
@%p24 bra BB23_29;

add.s64 %rd125, %rd81, %rd115;
add.s64 %rd127, %rd81, %rd112;
cvt.u64.u32	%rd128, %r35;
st.shared.u64 [%rd116], %rd27;
cvt.u64.u32	%rd132, %r100;
st.shared.u64 [%rd114], %rd28;
ld.shared.u64 %rd135, [%rd125];
ld.shared.u64 %rd136, [%rd127];
st.shared.u64 [%rd125], %rd136;
st.shared.u64 [%rd127], %rd135;
add.s64 %rd138, %rd82, %rd128;
ld.shared.u8 %rs14, [%rd138];
add.s64 %rd139, %rd82, %rd132;
ld.shared.u8 %rs15, [%rd139];
st.shared.u8 [%rd138], %rs15;
st.shared.u8 [%rd139], %rs14;

BB23_29:
bar.sync 0;
ld.shared.u64 %rd29, [%rd94+8];
ld.shared.u64 %rd30, [%rd94];
setp.ge.s64	%p25, %rd30, %rd29;
@%p25 bra BB23_31;

cvt.u64.u32	%rd143, %r30;
add.s64 %rd145, %rd82, %rd143;
ld.shared.u8 %rs16, [%rd145];
mov.u32 %r381, 1;
setp.ne.s16	%p26, %rs16, 0;
@%p26 bra BB23_32;

BB23_31:
cvt.u64.u32	%rd146, %r30;
add.s64 %rd148, %rd82, %rd146;
ld.shared.u8 %rs17, [%rd148+1];
setp.eq.s16	%p27, %rs17, 0;
selp.u32	%r381, 1, 0, %p27;

BB23_32:
bfe.u32 %r127, %r28, 1, 1;
setp.ne.s32	%p28, %r381, %r127;
@%p28 bra BB23_34;

cvt.u64.u32	%rd149, %r30;
st.shared.u64 [%rd94], %rd29;
st.shared.u64 [%rd94+8], %rd30;
add.s64 %rd154, %rd81, %rd92;
ld.shared.u64 %rd155, [%rd154];
ld.shared.u64 %rd156, [%rd154+8];
st.shared.u64 [%rd154], %rd156;
st.shared.u64 [%rd154+8], %rd155;
add.s64 %rd158, %rd82, %rd149;
ld.shared.u8 %rs18, [%rd158];
ld.shared.u8 %rs19, [%rd158+1];
st.shared.u8 [%rd158], %rs19;
st.shared.u8 [%rd158+1], %rs18;

BB23_34:
bar.sync 0;
and.b32 %r130, %r28, 3;
sub.s32 %r41, %r30, %r130;
add.s32 %r132, %r41, 4;
mul.wide.u32 %rd159, %r132, 8;
add.s64 %rd161, %rd80, %rd159;
mul.wide.u32 %rd162, %r41, 8;
add.s64 %rd163, %rd80, %rd162;
ld.shared.u64 %rd31, [%rd161];
ld.shared.u64 %rd32, [%rd163];
setp.ge.s64	%p29, %rd32, %rd31;
@%p29 bra BB23_36;

cvt.u64.u32	%rd164, %r41;
add.s64 %rd166, %rd82, %rd164;
ld.shared.u8 %rs20, [%rd166];
mov.u32 %r382, 1;
setp.ne.s16	%p30, %rs20, 0;
@%p30 bra BB23_37;

BB23_36:
cvt.u64.u32	%rd167, %r132;
add.s64 %rd169, %rd82, %rd167;
ld.shared.u8 %rs21, [%rd169];
setp.eq.s16	%p31, %rs21, 0;
selp.u32	%r382, 1, 0, %p31;

BB23_37:
bfe.u32 %r144, %r28, 2, 1;
setp.ne.s32	%p32, %r382, %r144;
@%p32 bra BB23_39;

add.s64 %rd172, %rd81, %rd162;
add.s64 %rd174, %rd81, %rd159;
cvt.u64.u32	%rd175, %r41;
st.shared.u64 [%rd163], %rd31;
cvt.u64.u32	%rd179, %r132;
st.shared.u64 [%rd161], %rd32;
ld.shared.u64 %rd182, [%rd172];
ld.shared.u64 %rd183, [%rd174];
st.shared.u64 [%rd172], %rd183;
st.shared.u64 [%rd174], %rd182;
add.s64 %rd185, %rd82, %rd175;
ld.shared.u8 %rs22, [%rd185];
add.s64 %rd186, %rd82, %rd179;
ld.shared.u8 %rs23, [%rd186];
st.shared.u8 [%rd185], %rs23;
st.shared.u8 [%rd186], %rs22;

BB23_39:
bar.sync 0;
ld.shared.u64 %rd33, [%rd114];
ld.shared.u64 %rd34, [%rd116];
setp.ge.s64	%p33, %rd34, %rd33;
@%p33 bra BB23_41;

cvt.u64.u32	%rd192, %r35;
add.s64 %rd194, %rd82, %rd192;
ld.shared.u8 %rs24, [%rd194];
mov.u32 %r383, 1;
setp.ne.s16	%p34, %rs24, 0;
@%p34 bra BB23_42;

BB23_41:
cvt.u64.u32	%rd195, %r100;
add.s64 %rd197, %rd82, %rd195;
ld.shared.u8 %rs25, [%rd197];
setp.eq.s16	%p35, %rs25, 0;
selp.u32	%r383, 1, 0, %p35;

BB23_42:
bfe.u32 %r167, %r28, 2, 1;
setp.ne.s32	%p36, %r383, %r167;
@%p36 bra BB23_44;

cvt.u64.u32	%rd198, %r35;
st.shared.u64 [%rd116], %rd33;
cvt.u64.u32	%rd202, %r100;
st.shared.u64 [%rd114], %rd34;
add.s64 %rd206, %rd81, %rd115;
ld.shared.u64 %rd207, [%rd206];
add.s64 %rd208, %rd81, %rd112;
ld.shared.u64 %rd209, [%rd208];
st.shared.u64 [%rd206], %rd209;
st.shared.u64 [%rd208], %rd207;
add.s64 %rd211, %rd82, %rd198;
ld.shared.u8 %rs26, [%rd211];
add.s64 %rd212, %rd82, %rd202;
ld.shared.u8 %rs27, [%rd212];
st.shared.u8 [%rd211], %rs27;
st.shared.u8 [%rd212], %rs26;

BB23_44:
bar.sync 0;
ld.shared.u64 %rd35, [%rd94+8];
ld.shared.u64 %rd36, [%rd94];
setp.ge.s64	%p37, %rd36, %rd35;
@%p37 bra BB23_46;

cvt.u64.u32	%rd216, %r30;
add.s64 %rd218, %rd82, %rd216;
ld.shared.u8 %rs28, [%rd218];
mov.u32 %r384, 1;
setp.ne.s16	%p38, %rs28, 0;
@%p38 bra BB23_47;

BB23_46:
cvt.u64.u32	%rd219, %r30;
add.s64 %rd221, %rd82, %rd219;
ld.shared.u8 %rs29, [%rd221+1];
setp.eq.s16	%p39, %rs29, 0;
selp.u32	%r384, 1, 0, %p39;

BB23_47:
bfe.u32 %r181, %r28, 2, 1;
setp.ne.s32	%p40, %r384, %r181;
@%p40 bra BB23_49;

cvt.u64.u32	%rd222, %r30;
st.shared.u64 [%rd94], %rd35;
st.shared.u64 [%rd94+8], %rd36;
add.s64 %rd227, %rd81, %rd92;
ld.shared.u64 %rd228, [%rd227];
ld.shared.u64 %rd229, [%rd227+8];
st.shared.u64 [%rd227], %rd229;
st.shared.u64 [%rd227+8], %rd228;
add.s64 %rd231, %rd82, %rd222;
ld.shared.u8 %rs30, [%rd231];
ld.shared.u8 %rs31, [%rd231+1];
st.shared.u8 [%rd231], %rs31;
st.shared.u8 [%rd231+1], %rs30;

BB23_49:
bar.sync 0;
and.b32 %r184, %r28, 7;
sub.s32 %r49, %r30, %r184;
add.s32 %r186, %r49, 8;
mul.wide.u32 %rd232, %r186, 8;
add.s64 %rd234, %rd80, %rd232;
mul.wide.u32 %rd235, %r49, 8;
add.s64 %rd236, %rd80, %rd235;
ld.shared.u64 %rd37, [%rd234];
ld.shared.u64 %rd38, [%rd236];
setp.ge.s64	%p41, %rd38, %rd37;
@%p41 bra BB23_51;

cvt.u64.u32	%rd237, %r49;
add.s64 %rd239, %rd82, %rd237;
ld.shared.u8 %rs32, [%rd239];
mov.u32 %r385, 1;
setp.ne.s16	%p42, %rs32, 0;
@%p42 bra BB23_52;

BB23_51:
cvt.u64.u32	%rd240, %r186;
add.s64 %rd242, %rd82, %rd240;
ld.shared.u8 %rs33, [%rd242];
setp.eq.s16	%p43, %rs33, 0;
selp.u32	%r385, 1, 0, %p43;

BB23_52:
bfe.u32 %r198, %r28, 3, 1;
setp.ne.s32	%p44, %r385, %r198;
@%p44 bra BB23_54;

mul.wide.u32 %rd492, %r49, 8;
add.s64 %rd245, %rd81, %rd492;
add.s64 %rd247, %rd81, %rd232;
cvt.u64.u32	%rd248, %r49;
st.shared.u64 [%rd236], %rd37;
cvt.u64.u32	%rd252, %r186;
st.shared.u64 [%rd234], %rd38;
ld.shared.u64 %rd255, [%rd245];
ld.shared.u64 %rd256, [%rd247];
st.shared.u64 [%rd245], %rd256;
st.shared.u64 [%rd247], %rd255;
add.s64 %rd258, %rd82, %rd248;
ld.shared.u8 %rs34, [%rd258];
add.s64 %rd259, %rd82, %rd252;
ld.shared.u8 %rs35, [%rd259];
st.shared.u8 [%rd258], %rs35;
st.shared.u8 [%rd259], %rs34;

BB23_54:
bar.sync 0;
ld.shared.u64 %rd39, [%rd161];
ld.shared.u64 %rd40, [%rd163];
setp.ge.s64	%p45, %rd40, %rd39;
@%p45 bra BB23_56;

cvt.u64.u32	%rd265, %r41;
add.s64 %rd267, %rd82, %rd265;
ld.shared.u8 %rs36, [%rd267];
mov.u32 %r386, 1;
setp.ne.s16	%p46, %rs36, 0;
@%p46 bra BB23_57;

BB23_56:
cvt.u64.u32	%rd268, %r132;
add.s64 %rd270, %rd82, %rd268;
ld.shared.u8 %rs37, [%rd270];
setp.eq.s16	%p47, %rs37, 0;
selp.u32	%r386, 1, 0, %p47;

BB23_57:
bfe.u32 %r221, %r28, 3, 1;
setp.ne.s32	%p48, %r386, %r221;
@%p48 bra BB23_59;

mul.wide.u32 %rd491, %r41, 8;
cvt.u64.u32	%rd271, %r41;
st.shared.u64 [%rd163], %rd39;
cvt.u64.u32	%rd275, %r132;
st.shared.u64 [%rd161], %rd40;
add.s64 %rd279, %rd81, %rd491;
ld.shared.u64 %rd280, [%rd279];
add.s64 %rd281, %rd81, %rd159;
ld.shared.u64 %rd282, [%rd281];
st.shared.u64 [%rd279], %rd282;
st.shared.u64 [%rd281], %rd280;
add.s64 %rd284, %rd82, %rd271;
ld.shared.u8 %rs38, [%rd284];
add.s64 %rd285, %rd82, %rd275;
ld.shared.u8 %rs39, [%rd285];
st.shared.u8 [%rd284], %rs39;
st.shared.u8 [%rd285], %rs38;

BB23_59:
bar.sync 0;
ld.shared.u64 %rd41, [%rd114];
ld.shared.u64 %rd42, [%rd116];
setp.ge.s64	%p49, %rd42, %rd41;
@%p49 bra BB23_61;

cvt.u64.u32	%rd291, %r35;
add.s64 %rd293, %rd82, %rd291;
ld.shared.u8 %rs40, [%rd293];
mov.u32 %r387, 1;
setp.ne.s16	%p50, %rs40, 0;
@%p50 bra BB23_62;

BB23_61:
cvt.u64.u32	%rd294, %r100;
add.s64 %rd296, %rd82, %rd294;
ld.shared.u8 %rs41, [%rd296];
setp.eq.s16	%p51, %rs41, 0;
selp.u32	%r387, 1, 0, %p51;

BB23_62:
bfe.u32 %r243, %r28, 3, 1;
setp.ne.s32	%p52, %r387, %r243;
@%p52 bra BB23_64;

mul.wide.u32 %rd490, %r35, 8;
cvt.u64.u32	%rd297, %r35;
st.shared.u64 [%rd116], %rd41;
cvt.u64.u32	%rd301, %r100;
st.shared.u64 [%rd114], %rd42;
add.s64 %rd305, %rd81, %rd490;
ld.shared.u64 %rd306, [%rd305];
add.s64 %rd307, %rd81, %rd112;
ld.shared.u64 %rd308, [%rd307];
st.shared.u64 [%rd305], %rd308;
st.shared.u64 [%rd307], %rd306;
add.s64 %rd310, %rd82, %rd297;
ld.shared.u8 %rs42, [%rd310];
add.s64 %rd311, %rd82, %rd301;
ld.shared.u8 %rs43, [%rd311];
st.shared.u8 [%rd310], %rs43;
st.shared.u8 [%rd311], %rs42;

BB23_64:
bar.sync 0;
ld.shared.u64 %rd43, [%rd94+8];
ld.shared.u64 %rd44, [%rd94];
setp.ge.s64	%p53, %rd44, %rd43;
@%p53 bra BB23_66;

cvt.u64.u32	%rd315, %r30;
add.s64 %rd317, %rd82, %rd315;
ld.shared.u8 %rs44, [%rd317];
mov.u32 %r388, 1;
setp.ne.s16	%p54, %rs44, 0;
@%p54 bra BB23_67;

BB23_66:
cvt.u64.u32	%rd318, %r30;
add.s64 %rd320, %rd82, %rd318;
ld.shared.u8 %rs45, [%rd320+1];
setp.eq.s16	%p55, %rs45, 0;
selp.u32	%r388, 1, 0, %p55;

BB23_67:
bfe.u32 %r257, %r28, 3, 1;
setp.ne.s32	%p56, %r388, %r257;
@%p56 bra BB23_69;

cvt.u64.u32	%rd321, %r30;
st.shared.u64 [%rd94], %rd43;
st.shared.u64 [%rd94+8], %rd44;
add.s64 %rd326, %rd81, %rd92;
ld.shared.u64 %rd327, [%rd326];
ld.shared.u64 %rd328, [%rd326+8];
st.shared.u64 [%rd326], %rd328;
st.shared.u64 [%rd326+8], %rd327;
add.s64 %rd330, %rd82, %rd321;
ld.shared.u8 %rs46, [%rd330];
ld.shared.u8 %rs47, [%rd330+1];
st.shared.u8 [%rd330], %rs47;
st.shared.u8 [%rd330+1], %rs46;

BB23_69:
bar.sync 0;
and.b32 %r260, %r28, 15;
sub.s32 %r261, %r30, %r260;
add.s32 %r262, %r261, 16;
mul.wide.u32 %rd331, %r262, 8;
add.s64 %rd333, %rd80, %rd331;
mul.wide.u32 %rd334, %r261, 8;
add.s64 %rd335, %rd80, %rd334;
ld.shared.u64 %rd45, [%rd333];
ld.shared.u64 %rd46, [%rd335];
setp.ge.s64	%p57, %rd46, %rd45;
@%p57 bra BB23_71;

cvt.u64.u32	%rd336, %r261;
add.s64 %rd338, %rd82, %rd336;
ld.shared.u8 %rs48, [%rd338];
setp.ne.s16	%p58, %rs48, 0;
@%p58 bra BB23_73;

BB23_71:
cvt.u64.u32	%rd339, %r262;
add.s64 %rd341, %rd82, %rd339;
ld.shared.u8 %rs1, [%rd341];
setp.eq.s16	%p59, %rs1, 0;
@%p59 bra BB23_73;

mul.wide.u32 %rd485, %r262, 8;
mul.wide.u32 %rd484, %r261, 8;
cvt.u64.u32	%rd342, %r261;
st.shared.u64 [%rd335], %rd45;
st.shared.u64 [%rd333], %rd46;
add.s64 %rd350, %rd81, %rd484;
ld.shared.u64 %rd351, [%rd350];
add.s64 %rd352, %rd81, %rd485;
ld.shared.u64 %rd353, [%rd352];
st.shared.u64 [%rd350], %rd353;
st.shared.u64 [%rd352], %rd351;
add.s64 %rd355, %rd82, %rd342;
ld.shared.u8 %rs49, [%rd355];
st.shared.u8 [%rd355], %rs1;
st.shared.u8 [%rd341], %rs49;

BB23_73:
bar.sync 0;
ld.shared.u64 %rd47, [%rd234];
ld.shared.u64 %rd48, [%rd236];
setp.ge.s64	%p60, %rd48, %rd47;
@%p60 bra BB23_75;

cvt.u64.u32	%rd362, %r49;
add.s64 %rd364, %rd82, %rd362;
ld.shared.u8 %rs50, [%rd364];
setp.ne.s16	%p61, %rs50, 0;
@%p61 bra BB23_77;

BB23_75:
add.s32 %r352, %r49, 8;
cvt.u64.u32	%rd365, %r352;
add.s64 %rd367, %rd82, %rd365;
ld.shared.u8 %rs2, [%rd367];
setp.eq.s16	%p62, %rs2, 0;
@%p62 bra BB23_77;

mul.wide.u32 %rd486, %r49, 8;
cvt.u64.u32	%rd368, %r49;
st.shared.u64 [%rd236], %rd47;
st.shared.u64 [%rd234], %rd48;
add.s64 %rd376, %rd81, %rd486;
ld.shared.u64 %rd377, [%rd376];
add.s64 %rd378, %rd81, %rd232;
ld.shared.u64 %rd379, [%rd378];
st.shared.u64 [%rd376], %rd379;
st.shared.u64 [%rd378], %rd377;
add.s64 %rd381, %rd82, %rd368;
ld.shared.u8 %rs51, [%rd381];
st.shared.u8 [%rd381], %rs2;
st.shared.u8 [%rd367], %rs51;

BB23_77:
bar.sync 0;
ld.shared.u64 %rd49, [%rd161];
ld.shared.u64 %rd50, [%rd163];
setp.ge.s64	%p63, %rd50, %rd49;
@%p63 bra BB23_79;

cvt.u64.u32	%rd388, %r41;
add.s64 %rd390, %rd82, %rd388;
ld.shared.u8 %rs52, [%rd390];
setp.ne.s16	%p64, %rs52, 0;
@%p64 bra BB23_81;

BB23_79:
add.s32 %r353, %r41, 4;
cvt.u64.u32	%rd391, %r353;
add.s64 %rd393, %rd82, %rd391;
ld.shared.u8 %rs3, [%rd393];
setp.eq.s16	%p65, %rs3, 0;
@%p65 bra BB23_81;

mul.wide.u32 %rd487, %r41, 8;
cvt.u64.u32	%rd394, %r41;
st.shared.u64 [%rd163], %rd49;
st.shared.u64 [%rd161], %rd50;
add.s64 %rd402, %rd81, %rd487;
ld.shared.u64 %rd403, [%rd402];
add.s64 %rd404, %rd81, %rd159;
ld.shared.u64 %rd405, [%rd404];
st.shared.u64 [%rd402], %rd405;
st.shared.u64 [%rd404], %rd403;
add.s64 %rd407, %rd82, %rd394;
ld.shared.u8 %rs53, [%rd407];
st.shared.u8 [%rd407], %rs3;
st.shared.u8 [%rd393], %rs53;

BB23_81:
bar.sync 0;
ld.shared.u64 %rd51, [%rd114];
ld.shared.u64 %rd52, [%rd116];
setp.ge.s64	%p66, %rd52, %rd51;
@%p66 bra BB23_83;

cvt.u64.u32	%rd414, %r35;
add.s64 %rd416, %rd82, %rd414;
ld.shared.u8 %rs54, [%rd416];
setp.ne.s16	%p67, %rs54, 0;
@%p67 bra BB23_85;

BB23_83:
add.s32 %r354, %r35, 2;
cvt.u64.u32	%rd417, %r354;
add.s64 %rd419, %rd82, %rd417;
ld.shared.u8 %rs4, [%rd419];
setp.eq.s16	%p68, %rs4, 0;
@%p68 bra BB23_85;

add.s32 %r355, %r35, 2;
mul.wide.u32 %rd489, %r355, 8;
mul.wide.u32 %rd488, %r35, 8;
cvt.u64.u32	%rd420, %r35;
st.shared.u64 [%rd116], %rd51;
st.shared.u64 [%rd114], %rd52;
add.s64 %rd428, %rd81, %rd488;
ld.shared.u64 %rd429, [%rd428];
add.s64 %rd430, %rd81, %rd489;
ld.shared.u64 %rd431, [%rd430];
st.shared.u64 [%rd428], %rd431;
st.shared.u64 [%rd430], %rd429;
add.s64 %rd433, %rd82, %rd420;
ld.shared.u8 %rs55, [%rd433];
st.shared.u8 [%rd433], %rs4;
st.shared.u8 [%rd419], %rs55;

BB23_85:
bar.sync 0;
ld.shared.u64 %rd53, [%rd94+8];
ld.shared.u64 %rd54, [%rd94];
setp.ge.s64	%p69, %rd54, %rd53;
@%p69 bra BB23_87;

cvt.u64.u32	%rd438, %r30;
add.s64 %rd440, %rd82, %rd438;
ld.shared.u8 %rs56, [%rd440];
setp.ne.s16	%p70, %rs56, 0;
@%p70 bra BB23_89;

BB23_87:
cvt.u64.u32	%rd441, %r30;
add.s64 %rd443, %rd82, %rd441;
ld.shared.u8 %rs5, [%rd443+1];
setp.eq.s16	%p71, %rs5, 0;
@%p71 bra BB23_89;

st.shared.u64 [%rd94], %rd53;
st.shared.u64 [%rd94+8], %rd54;
add.s64 %rd449, %rd81, %rd92;
ld.shared.u64 %rd450, [%rd449];
ld.shared.u64 %rd451, [%rd449+8];
st.shared.u64 [%rd449], %rd451;
st.shared.u64 [%rd449+8], %rd450;
ld.shared.u8 %rs57, [%rd443];
st.shared.u8 [%rd443], %rs5;
st.shared.u8 [%rd443+1], %rs57;

BB23_89:
bar.sync 0;
@!%p1 bra BB23_91;
bra.uni BB23_90;

BB23_90:
ld.param.u32 %r357, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u64 %rd457, [%rd18];
ld.local.u64 %rd458, [%rd2];
cvta.to.global.u64 %rd459, %rd458;
mad.lo.s32 %r344, %r28, %r357, %r16;
mul.wide.u32 %rd460, %r344, 8;
add.s64 %rd461, %rd459, %rd460;
st.global.u64 [%rd461], %rd457;
ld.shared.u64 %rd464, [%rd19];
ld.local.u64 %rd465, [%rd3];
cvta.to.global.u64 %rd466, %rd465;
mad.lo.s32 %r345, %r28, %r63, %r27;
mul.wide.u32 %rd467, %r345, 8;
add.s64 %rd468, %rd466, %rd467;
st.global.u64 [%rd468], %rd464;

BB23_91:
@%p15 bra BB23_93;

add.s32 %r358, %r28, 16;
ld.param.u32 %r356, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEjLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.shared.u64 %rd472, [%rd18+128];
ld.local.u64 %rd473, [%rd2];
cvta.to.global.u64 %rd474, %rd473;
mad.lo.s32 %r350, %r358, %r356, %r16;
mul.wide.u32 %rd475, %r350, 8;
add.s64 %rd476, %rd474, %rd475;
st.global.u64 [%rd476], %rd472;
ld.shared.u64 %rd479, [%rd19+128];
ld.local.u64 %rd480, [%rd3];
cvta.to.global.u64 %rd481, %rd480;
mad.lo.s32 %r351, %r358, %r63, %r27;
mul.wide.u32 %rd482, %r351, 8;
add.s64 %rd483, %rd481, %rd482;
st.global.u64 [%rd483], %rd479;

BB23_93:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[416],
.param .u64 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u64 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u64 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[416],
.param .u64 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot24[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<244>;
.reg .b16 %rs<224>;
.reg .b32 %r<1382>;
.reg .b64 %rd<1840>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[16384];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[16384];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[2048];

mov.u64 %rd1839, __local_depot24;
cvta.local.u64 %SP, %rd1839;
ld.param.u64 %rd196, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u64 %rd197, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u64 %rd198, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u64 %rd199, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd200, %SP, 0;
cvta.to.local.u64 %rd2, %rd200;
add.u64 %rd201, %SP, 416;
cvta.to.local.u64 %rd3, %rd201;
mov.u32 %r1330, 0;
mov.pred %p4, 0;
@%p4 bra BB24_2;

BB24_1:
mul.wide.s32 %rd202, %r1330, 8;
add.s64 %rd203, %rd4, %rd202;
ld.param.u64 %rd204, [%rd203];
add.s64 %rd205, %rd2, %rd202;
st.local.u64 [%rd205], %rd204;
add.s32 %r1330, %r1330, 1;
setp.lt.u32	%p5, %r1330, 52;
@%p5 bra BB24_1;

BB24_2:
mov.u32 %r1331, 0;
@%p4 bra BB24_4;

BB24_3:
mul.wide.s32 %rd206, %r1331, 8;
add.s64 %rd207, %rd1, %rd206;
ld.param.u64 %rd208, [%rd207];
add.s64 %rd209, %rd3, %rd206;
st.local.u64 [%rd209], %rd208;
add.s32 %r1331, %r1331, 1;
setp.lt.u32	%p7, %r1331, 52;
@%p7 bra BB24_3;

BB24_4:
mov.u32 %r132, %nctaid.y;
mov.u32 %r133, %ctaid.z;
mov.u32 %r134, %ctaid.y;
mad.lo.s32 %r135, %r132, %r133, %r134;
mov.u32 %r136, %nctaid.x;
mov.u32 %r137, %ctaid.x;
mad.lo.s32 %r138, %r135, %r136, %r137;
cvt.u64.u32	%rd8, %r138;
setp.ge.u64	%p8, %rd8, %rd196;
@%p8 bra BB24_310;

ld.local.u32 %r5, [%rd2+408];
add.s32 %r1332, %r5, -1;
mov.u64 %rd210, 0;
setp.lt.s32	%p9, %r1332, 1;
mov.u64 %rd1821, %rd8;
mov.u64 %rd1837, %rd210;
@%p9 bra BB24_11;

mul.wide.s32 %rd212, %r5, 8;
add.s64 %rd1807, %rd2, %rd212;
mov.u64 %rd1838, 0;
mov.u64 %rd1822, %rd8;

BB24_7:
ld.local.u64 %rd14, [%rd1807];
or.b64 %rd213, %rd1822, %rd14;
and.b64 %rd214, %rd213, -4294967296;
setp.eq.s64	%p10, %rd214, 0;
@%p10 bra BB24_9;
bra.uni BB24_8;

BB24_9:
cvt.u32.u64	%r139, %rd14;
cvt.u32.u64	%r140, %rd1822;
div.u32 %r141, %r140, %r139;
rem.u32 %r142, %r140, %r139;
cvt.u64.u32	%rd1823, %r141;
cvt.u64.u32	%rd1808, %r142;
bra.uni BB24_10;

BB24_8:
div.u64 %rd1823, %rd1822, %rd14;
rem.u64 %rd1808, %rd1822, %rd14;

BB24_10:
mov.u64 %rd1822, %rd1823;
ld.local.u64 %rd215, [%rd1807+200];
mul.lo.s64 %rd216, %rd215, %rd1808;
add.s64 %rd1838, %rd216, %rd1838;
add.s64 %rd1807, %rd1807, -8;
add.s32 %r1332, %r1332, -1;
setp.gt.s32	%p11, %r1332, 0;
mov.u64 %rd1815, %rd1822;
mov.u64 %rd1821, %rd1815;
mov.u64 %rd1824, %rd1838;
mov.u64 %rd1837, %rd1824;
@%p11 bra BB24_7;

BB24_11:
mov.u64 %rd24, %rd1837;
mov.u64 %rd23, %rd1821;
ld.local.u64 %rd218, [%rd2+208];
mul.lo.s64 %rd219, %rd218, %rd23;
add.s64 %rd25, %rd219, %rd24;
ld.local.u32 %r9, [%rd3+408];
add.s32 %r1333, %r9, -1;
setp.lt.s32	%p12, %r1333, 1;
mov.u64 %rd1818, %rd8;
mov.u64 %rd1835, %rd210;
@%p12 bra BB24_17;

mul.wide.s32 %rd221, %r9, 8;
add.s64 %rd1809, %rd3, %rd221;
mov.u64 %rd1836, 0;
mov.u64 %rd1819, %rd8;

BB24_13:
ld.local.u64 %rd31, [%rd1809];
or.b64 %rd222, %rd1819, %rd31;
and.b64 %rd223, %rd222, -4294967296;
setp.eq.s64	%p13, %rd223, 0;
@%p13 bra BB24_15;
bra.uni BB24_14;

BB24_15:
cvt.u32.u64	%r143, %rd31;
cvt.u32.u64	%r144, %rd1819;
div.u32 %r145, %r144, %r143;
rem.u32 %r146, %r144, %r143;
cvt.u64.u32	%rd1820, %r145;
cvt.u64.u32	%rd1810, %r146;
bra.uni BB24_16;

BB24_14:
div.u64 %rd1820, %rd1819, %rd31;
rem.u64 %rd1810, %rd1819, %rd31;

BB24_16:
mov.u64 %rd1819, %rd1820;
ld.local.u64 %rd224, [%rd1809+200];
mul.lo.s64 %rd225, %rd224, %rd1810;
add.s64 %rd1836, %rd225, %rd1836;
add.s64 %rd1809, %rd1809, -8;
add.s32 %r1333, %r1333, -1;
setp.gt.s32	%p14, %r1333, 0;
mov.u64 %rd1818, %rd1819;
mov.u64 %rd1835, %rd1836;
@%p14 bra BB24_13;

BB24_17:
ld.local.u64 %rd227, [%rd3+208];
mul.lo.s64 %rd228, %rd227, %rd1818;
add.s64 %rd42, %rd228, %rd1835;
mov.u32 %r13, %tid.x;
cvt.s64.s32	%rd43, %r13;
setp.lt.u64	%p1, %rd43, %rd197;
setp.ge.u64	%p15, %rd43, %rd197;
mov.u64 %rd1834, %rd210;
@%p15 bra BB24_19;

ld.local.u64 %rd229, [%rd2];
cvta.to.global.u64 %rd230, %rd229;
mul.lo.s64 %rd231, %rd43, %rd198;
add.s64 %rd232, %rd231, %rd25;
shl.b64 %rd233, %rd232, 3;
add.s64 %rd234, %rd230, %rd233;
ld.global.u64 %rd1834, [%rd234];

BB24_19:
mov.u64 %rd1833, %rd210;
@%p15 bra BB24_21;

ld.local.u64 %rd236, [%rd3];
cvta.to.global.u64 %rd237, %rd236;
mul.lo.s64 %rd238, %rd43, %rd199;
add.s64 %rd239, %rd238, %rd42;
shl.b64 %rd240, %rd239, 3;
add.s64 %rd241, %rd237, %rd240;
ld.global.u64 %rd1833, [%rd241];

BB24_21:
add.s32 %r147, %r13, 1024;
selp.u16	%rs12, 1, 0, %p1;
shl.b64 %rd243, %rd43, 3;
mov.u64 %rd244, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd48, %rd244, %rd243;
st.shared.u64 [%rd48], %rd1834;
mov.u64 %rd245, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd49, %rd245, %rd243;
st.shared.u64 [%rd49], %rd1833;
mov.u64 %rd246, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd50, %rd246, %rd43;
st.shared.u8 [%rd50], %rs12;
cvt.s64.s32	%rd51, %r147;
setp.lt.u64	%p2, %rd51, %rd197;
setp.ge.u64	%p17, %rd51, %rd197;
mov.u64 %rd1832, %rd210;
@%p17 bra BB24_23;

ld.local.u64 %rd247, [%rd2];
cvta.to.global.u64 %rd248, %rd247;
mul.lo.s64 %rd249, %rd51, %rd198;
add.s64 %rd250, %rd249, %rd25;
shl.b64 %rd251, %rd250, 3;
add.s64 %rd252, %rd248, %rd251;
ld.global.u64 %rd1832, [%rd252];

BB24_23:
mov.u64 %rd1831, %rd210;
@%p17 bra BB24_25;

ld.local.u64 %rd254, [%rd3];
cvta.to.global.u64 %rd255, %rd254;
mul.lo.s64 %rd256, %rd51, %rd199;
add.s64 %rd257, %rd256, %rd42;
shl.b64 %rd258, %rd257, 3;
add.s64 %rd259, %rd255, %rd258;
ld.global.u64 %rd1831, [%rd259];

BB24_25:
selp.u16	%rs13, 1, 0, %p2;
st.shared.u64 [%rd48+8192], %rd1832;
st.shared.u64 [%rd49+8192], %rd1831;
st.shared.u8 [%rd50+1024], %rs13;
bar.sync 0;
shl.b32 %r148, %r13, 1;
mul.wide.u32 %rd260, %r148, 8;
add.s64 %rd262, %rd244, %rd260;
ld.shared.u64 %rd56, [%rd262+8];
ld.shared.u64 %rd57, [%rd262];
setp.le.s64	%p19, %rd57, %rd56;
@%p19 bra BB24_27;

cvt.u64.u32	%rd263, %r148;
add.s64 %rd265, %rd246, %rd263;
ld.shared.u8 %rs14, [%rd265];
mov.u32 %r1334, 1;
setp.ne.s16	%p20, %rs14, 0;
@%p20 bra BB24_28;

BB24_27:
cvt.u64.u32	%rd266, %r148;
add.s64 %rd268, %rd246, %rd266;
ld.shared.u8 %rs15, [%rd268+1];
setp.eq.s16	%p21, %rs15, 0;
selp.u32	%r1334, 1, 0, %p21;

BB24_28:
and.b32 %r154, %r13, 1;
setp.ne.s32	%p22, %r1334, %r154;
@%p22 bra BB24_30;

add.s64 %rd271, %rd245, %rd260;
cvt.u64.u32	%rd272, %r148;
st.shared.u64 [%rd262], %rd56;
st.shared.u64 [%rd262+8], %rd57;
ld.shared.u64 %rd276, [%rd271];
ld.shared.u64 %rd277, [%rd271+8];
st.shared.u64 [%rd271], %rd277;
st.shared.u64 [%rd271+8], %rd276;
add.s64 %rd279, %rd246, %rd272;
ld.shared.u8 %rs16, [%rd279];
ld.shared.u8 %rs17, [%rd279+1];
st.shared.u8 [%rd279], %rs17;
st.shared.u8 [%rd279+1], %rs16;

BB24_30:
bar.sync 0;
sub.s32 %r18, %r148, %r154;
add.s32 %r160, %r18, 2;
mul.wide.u32 %rd280, %r160, 8;
add.s64 %rd282, %rd244, %rd280;
mul.wide.u32 %rd283, %r18, 8;
add.s64 %rd284, %rd244, %rd283;
ld.shared.u64 %rd58, [%rd282];
ld.shared.u64 %rd59, [%rd284];
setp.le.s64	%p23, %rd59, %rd58;
@%p23 bra BB24_32;

cvt.u64.u32	%rd285, %r18;
add.s64 %rd287, %rd246, %rd285;
ld.shared.u8 %rs18, [%rd287];
mov.u32 %r1335, 1;
setp.ne.s16	%p24, %rs18, 0;
@%p24 bra BB24_33;

BB24_32:
cvt.u64.u32	%rd288, %r160;
add.s64 %rd290, %rd246, %rd288;
ld.shared.u8 %rs19, [%rd290];
setp.eq.s16	%p25, %rs19, 0;
selp.u32	%r1335, 1, 0, %p25;

BB24_33:
bfe.u32 %r172, %r13, 1, 1;
setp.ne.s32	%p26, %r1335, %r172;
@%p26 bra BB24_35;

add.s64 %rd293, %rd245, %rd283;
add.s64 %rd295, %rd245, %rd280;
cvt.u64.u32	%rd296, %r18;
st.shared.u64 [%rd284], %rd58;
cvt.u64.u32	%rd300, %r160;
st.shared.u64 [%rd282], %rd59;
ld.shared.u64 %rd303, [%rd293];
ld.shared.u64 %rd304, [%rd295];
st.shared.u64 [%rd293], %rd304;
st.shared.u64 [%rd295], %rd303;
add.s64 %rd306, %rd246, %rd296;
ld.shared.u8 %rs20, [%rd306];
add.s64 %rd307, %rd246, %rd300;
ld.shared.u8 %rs21, [%rd307];
st.shared.u8 [%rd306], %rs21;
st.shared.u8 [%rd307], %rs20;

BB24_35:
bar.sync 0;
ld.shared.u64 %rd60, [%rd262+8];
ld.shared.u64 %rd61, [%rd262];
setp.le.s64	%p27, %rd61, %rd60;
@%p27 bra BB24_37;

cvt.u64.u32	%rd311, %r148;
add.s64 %rd313, %rd246, %rd311;
ld.shared.u8 %rs22, [%rd313];
mov.u32 %r1336, 1;
setp.ne.s16	%p28, %rs22, 0;
@%p28 bra BB24_38;

BB24_37:
cvt.u64.u32	%rd314, %r148;
add.s64 %rd316, %rd246, %rd314;
ld.shared.u8 %rs23, [%rd316+1];
setp.eq.s16	%p29, %rs23, 0;
selp.u32	%r1336, 1, 0, %p29;

BB24_38:
bfe.u32 %r187, %r13, 1, 1;
setp.ne.s32	%p30, %r1336, %r187;
@%p30 bra BB24_40;

cvt.u64.u32	%rd317, %r148;
st.shared.u64 [%rd262], %rd60;
st.shared.u64 [%rd262+8], %rd61;
add.s64 %rd322, %rd245, %rd260;
ld.shared.u64 %rd323, [%rd322];
ld.shared.u64 %rd324, [%rd322+8];
st.shared.u64 [%rd322], %rd324;
st.shared.u64 [%rd322+8], %rd323;
add.s64 %rd326, %rd246, %rd317;
ld.shared.u8 %rs24, [%rd326];
ld.shared.u8 %rs25, [%rd326+1];
st.shared.u8 [%rd326], %rs25;
st.shared.u8 [%rd326+1], %rs24;

BB24_40:
bar.sync 0;
and.b32 %r190, %r13, 3;
sub.s32 %r24, %r148, %r190;
add.s32 %r192, %r24, 4;
mul.wide.u32 %rd327, %r192, 8;
add.s64 %rd329, %rd244, %rd327;
mul.wide.u32 %rd330, %r24, 8;
add.s64 %rd331, %rd244, %rd330;
ld.shared.u64 %rd62, [%rd329];
ld.shared.u64 %rd63, [%rd331];
setp.le.s64	%p31, %rd63, %rd62;
@%p31 bra BB24_42;

cvt.u64.u32	%rd332, %r24;
add.s64 %rd334, %rd246, %rd332;
ld.shared.u8 %rs26, [%rd334];
mov.u32 %r1337, 1;
setp.ne.s16	%p32, %rs26, 0;
@%p32 bra BB24_43;

BB24_42:
cvt.u64.u32	%rd335, %r192;
add.s64 %rd337, %rd246, %rd335;
ld.shared.u8 %rs27, [%rd337];
setp.eq.s16	%p33, %rs27, 0;
selp.u32	%r1337, 1, 0, %p33;

BB24_43:
bfe.u32 %r204, %r13, 2, 1;
setp.ne.s32	%p34, %r1337, %r204;
@%p34 bra BB24_45;

add.s64 %rd340, %rd245, %rd330;
add.s64 %rd342, %rd245, %rd327;
cvt.u64.u32	%rd343, %r24;
st.shared.u64 [%rd331], %rd62;
cvt.u64.u32	%rd347, %r192;
st.shared.u64 [%rd329], %rd63;
ld.shared.u64 %rd350, [%rd340];
ld.shared.u64 %rd351, [%rd342];
st.shared.u64 [%rd340], %rd351;
st.shared.u64 [%rd342], %rd350;
add.s64 %rd353, %rd246, %rd343;
ld.shared.u8 %rs28, [%rd353];
add.s64 %rd354, %rd246, %rd347;
ld.shared.u8 %rs29, [%rd354];
st.shared.u8 [%rd353], %rs29;
st.shared.u8 [%rd354], %rs28;

BB24_45:
bar.sync 0;
ld.shared.u64 %rd64, [%rd282];
ld.shared.u64 %rd65, [%rd284];
setp.le.s64	%p35, %rd65, %rd64;
@%p35 bra BB24_47;

cvt.u64.u32	%rd360, %r18;
add.s64 %rd362, %rd246, %rd360;
ld.shared.u8 %rs30, [%rd362];
mov.u32 %r1338, 1;
setp.ne.s16	%p36, %rs30, 0;
@%p36 bra BB24_48;

BB24_47:
cvt.u64.u32	%rd363, %r160;
add.s64 %rd365, %rd246, %rd363;
ld.shared.u8 %rs31, [%rd365];
setp.eq.s16	%p37, %rs31, 0;
selp.u32	%r1338, 1, 0, %p37;

BB24_48:
bfe.u32 %r227, %r13, 2, 1;
setp.ne.s32	%p38, %r1338, %r227;
@%p38 bra BB24_50;

cvt.u64.u32	%rd366, %r18;
st.shared.u64 [%rd284], %rd64;
cvt.u64.u32	%rd370, %r160;
st.shared.u64 [%rd282], %rd65;
add.s64 %rd374, %rd245, %rd283;
ld.shared.u64 %rd375, [%rd374];
add.s64 %rd376, %rd245, %rd280;
ld.shared.u64 %rd377, [%rd376];
st.shared.u64 [%rd374], %rd377;
st.shared.u64 [%rd376], %rd375;
add.s64 %rd379, %rd246, %rd366;
ld.shared.u8 %rs32, [%rd379];
add.s64 %rd380, %rd246, %rd370;
ld.shared.u8 %rs33, [%rd380];
st.shared.u8 [%rd379], %rs33;
st.shared.u8 [%rd380], %rs32;

BB24_50:
bar.sync 0;
ld.shared.u64 %rd66, [%rd262+8];
ld.shared.u64 %rd67, [%rd262];
setp.le.s64	%p39, %rd67, %rd66;
@%p39 bra BB24_52;

cvt.u64.u32	%rd384, %r148;
add.s64 %rd386, %rd246, %rd384;
ld.shared.u8 %rs34, [%rd386];
mov.u32 %r1339, 1;
setp.ne.s16	%p40, %rs34, 0;
@%p40 bra BB24_53;

BB24_52:
cvt.u64.u32	%rd387, %r148;
add.s64 %rd389, %rd246, %rd387;
ld.shared.u8 %rs35, [%rd389+1];
setp.eq.s16	%p41, %rs35, 0;
selp.u32	%r1339, 1, 0, %p41;

BB24_53:
bfe.u32 %r241, %r13, 2, 1;
setp.ne.s32	%p42, %r1339, %r241;
@%p42 bra BB24_55;

cvt.u64.u32	%rd390, %r148;
st.shared.u64 [%rd262], %rd66;
st.shared.u64 [%rd262+8], %rd67;
add.s64 %rd395, %rd245, %rd260;
ld.shared.u64 %rd396, [%rd395];
ld.shared.u64 %rd397, [%rd395+8];
st.shared.u64 [%rd395], %rd397;
st.shared.u64 [%rd395+8], %rd396;
add.s64 %rd399, %rd246, %rd390;
ld.shared.u8 %rs36, [%rd399];
ld.shared.u8 %rs37, [%rd399+1];
st.shared.u8 [%rd399], %rs37;
st.shared.u8 [%rd399+1], %rs36;

BB24_55:
bar.sync 0;
and.b32 %r244, %r13, 7;
sub.s32 %r32, %r148, %r244;
add.s32 %r246, %r32, 8;
mul.wide.u32 %rd400, %r246, 8;
add.s64 %rd402, %rd244, %rd400;
mul.wide.u32 %rd403, %r32, 8;
add.s64 %rd404, %rd244, %rd403;
ld.shared.u64 %rd68, [%rd402];
ld.shared.u64 %rd69, [%rd404];
setp.le.s64	%p43, %rd69, %rd68;
@%p43 bra BB24_57;

cvt.u64.u32	%rd405, %r32;
add.s64 %rd407, %rd246, %rd405;
ld.shared.u8 %rs38, [%rd407];
mov.u32 %r1340, 1;
setp.ne.s16	%p44, %rs38, 0;
@%p44 bra BB24_58;

BB24_57:
cvt.u64.u32	%rd408, %r246;
add.s64 %rd410, %rd246, %rd408;
ld.shared.u8 %rs39, [%rd410];
setp.eq.s16	%p45, %rs39, 0;
selp.u32	%r1340, 1, 0, %p45;

BB24_58:
bfe.u32 %r258, %r13, 3, 1;
setp.ne.s32	%p46, %r1340, %r258;
@%p46 bra BB24_60;

add.s64 %rd413, %rd245, %rd403;
add.s64 %rd415, %rd245, %rd400;
cvt.u64.u32	%rd416, %r32;
st.shared.u64 [%rd404], %rd68;
cvt.u64.u32	%rd420, %r246;
st.shared.u64 [%rd402], %rd69;
ld.shared.u64 %rd423, [%rd413];
ld.shared.u64 %rd424, [%rd415];
st.shared.u64 [%rd413], %rd424;
st.shared.u64 [%rd415], %rd423;
add.s64 %rd426, %rd246, %rd416;
ld.shared.u8 %rs40, [%rd426];
add.s64 %rd427, %rd246, %rd420;
ld.shared.u8 %rs41, [%rd427];
st.shared.u8 [%rd426], %rs41;
st.shared.u8 [%rd427], %rs40;

BB24_60:
bar.sync 0;
ld.shared.u64 %rd70, [%rd329];
ld.shared.u64 %rd71, [%rd331];
setp.le.s64	%p47, %rd71, %rd70;
@%p47 bra BB24_62;

cvt.u64.u32	%rd433, %r24;
add.s64 %rd435, %rd246, %rd433;
ld.shared.u8 %rs42, [%rd435];
mov.u32 %r1341, 1;
setp.ne.s16	%p48, %rs42, 0;
@%p48 bra BB24_63;

BB24_62:
cvt.u64.u32	%rd436, %r192;
add.s64 %rd438, %rd246, %rd436;
ld.shared.u8 %rs43, [%rd438];
setp.eq.s16	%p49, %rs43, 0;
selp.u32	%r1341, 1, 0, %p49;

BB24_63:
bfe.u32 %r281, %r13, 3, 1;
setp.ne.s32	%p50, %r1341, %r281;
@%p50 bra BB24_65;

mul.wide.u32 %rd1803, %r192, 8;
mul.wide.u32 %rd1802, %r24, 8;
cvt.u64.u32	%rd439, %r24;
st.shared.u64 [%rd331], %rd70;
cvt.u64.u32	%rd443, %r192;
st.shared.u64 [%rd329], %rd71;
add.s64 %rd447, %rd245, %rd1802;
ld.shared.u64 %rd448, [%rd447];
add.s64 %rd449, %rd245, %rd1803;
ld.shared.u64 %rd450, [%rd449];
st.shared.u64 [%rd447], %rd450;
st.shared.u64 [%rd449], %rd448;
add.s64 %rd452, %rd246, %rd439;
ld.shared.u8 %rs44, [%rd452];
add.s64 %rd453, %rd246, %rd443;
ld.shared.u8 %rs45, [%rd453];
st.shared.u8 [%rd452], %rs45;
st.shared.u8 [%rd453], %rs44;

BB24_65:
bar.sync 0;
ld.shared.u64 %rd72, [%rd282];
ld.shared.u64 %rd73, [%rd284];
setp.le.s64	%p51, %rd73, %rd72;
@%p51 bra BB24_67;

cvt.u64.u32	%rd459, %r18;
add.s64 %rd461, %rd246, %rd459;
ld.shared.u8 %rs46, [%rd461];
mov.u32 %r1342, 1;
setp.ne.s16	%p52, %rs46, 0;
@%p52 bra BB24_68;

BB24_67:
cvt.u64.u32	%rd462, %r160;
add.s64 %rd464, %rd246, %rd462;
ld.shared.u8 %rs47, [%rd464];
setp.eq.s16	%p53, %rs47, 0;
selp.u32	%r1342, 1, 0, %p53;

BB24_68:
bfe.u32 %r303, %r13, 3, 1;
setp.ne.s32	%p54, %r1342, %r303;
@%p54 bra BB24_70;

mul.wide.u32 %rd1801, %r160, 8;
mul.wide.u32 %rd1800, %r18, 8;
cvt.u64.u32	%rd465, %r18;
st.shared.u64 [%rd284], %rd72;
cvt.u64.u32	%rd469, %r160;
st.shared.u64 [%rd282], %rd73;
add.s64 %rd473, %rd245, %rd1800;
ld.shared.u64 %rd474, [%rd473];
add.s64 %rd475, %rd245, %rd1801;
ld.shared.u64 %rd476, [%rd475];
st.shared.u64 [%rd473], %rd476;
st.shared.u64 [%rd475], %rd474;
add.s64 %rd478, %rd246, %rd465;
ld.shared.u8 %rs48, [%rd478];
add.s64 %rd479, %rd246, %rd469;
ld.shared.u8 %rs49, [%rd479];
st.shared.u8 [%rd478], %rs49;
st.shared.u8 [%rd479], %rs48;

BB24_70:
bar.sync 0;
ld.shared.u64 %rd74, [%rd262+8];
ld.shared.u64 %rd75, [%rd262];
setp.le.s64	%p55, %rd75, %rd74;
@%p55 bra BB24_72;

cvt.u64.u32	%rd483, %r148;
add.s64 %rd485, %rd246, %rd483;
ld.shared.u8 %rs50, [%rd485];
mov.u32 %r1343, 1;
setp.ne.s16	%p56, %rs50, 0;
@%p56 bra BB24_73;

BB24_72:
cvt.u64.u32	%rd486, %r148;
add.s64 %rd488, %rd246, %rd486;
ld.shared.u8 %rs51, [%rd488+1];
setp.eq.s16	%p57, %rs51, 0;
selp.u32	%r1343, 1, 0, %p57;

BB24_73:
bfe.u32 %r317, %r13, 3, 1;
setp.ne.s32	%p58, %r1343, %r317;
@%p58 bra BB24_75;

mul.wide.u32 %rd1799, %r148, 8;
cvt.u64.u32	%rd489, %r148;
st.shared.u64 [%rd262], %rd74;
st.shared.u64 [%rd262+8], %rd75;
add.s64 %rd494, %rd245, %rd1799;
ld.shared.u64 %rd495, [%rd494];
ld.shared.u64 %rd496, [%rd494+8];
st.shared.u64 [%rd494], %rd496;
st.shared.u64 [%rd494+8], %rd495;
add.s64 %rd498, %rd246, %rd489;
ld.shared.u8 %rs52, [%rd498];
ld.shared.u8 %rs53, [%rd498+1];
st.shared.u8 [%rd498], %rs53;
st.shared.u8 [%rd498+1], %rs52;

BB24_75:
bar.sync 0;
and.b32 %r320, %r13, 15;
sub.s32 %r42, %r148, %r320;
add.s32 %r322, %r42, 16;
mul.wide.u32 %rd499, %r322, 8;
add.s64 %rd501, %rd244, %rd499;
mul.wide.u32 %rd502, %r42, 8;
add.s64 %rd503, %rd244, %rd502;
ld.shared.u64 %rd76, [%rd501];
ld.shared.u64 %rd77, [%rd503];
setp.le.s64	%p59, %rd77, %rd76;
@%p59 bra BB24_77;

cvt.u64.u32	%rd504, %r42;
add.s64 %rd506, %rd246, %rd504;
ld.shared.u8 %rs54, [%rd506];
mov.u32 %r1344, 1;
setp.ne.s16	%p60, %rs54, 0;
@%p60 bra BB24_78;

BB24_77:
cvt.u64.u32	%rd507, %r322;
add.s64 %rd509, %rd246, %rd507;
ld.shared.u8 %rs55, [%rd509];
setp.eq.s16	%p61, %rs55, 0;
selp.u32	%r1344, 1, 0, %p61;

BB24_78:
bfe.u32 %r334, %r13, 4, 1;
setp.ne.s32	%p62, %r1344, %r334;
@%p62 bra BB24_80;

mul.wide.u32 %rd1790, %r42, 8;
add.s64 %rd512, %rd245, %rd1790;
add.s64 %rd514, %rd245, %rd499;
cvt.u64.u32	%rd515, %r42;
st.shared.u64 [%rd503], %rd76;
cvt.u64.u32	%rd519, %r322;
st.shared.u64 [%rd501], %rd77;
ld.shared.u64 %rd522, [%rd512];
ld.shared.u64 %rd523, [%rd514];
st.shared.u64 [%rd512], %rd523;
st.shared.u64 [%rd514], %rd522;
add.s64 %rd525, %rd246, %rd515;
ld.shared.u8 %rs56, [%rd525];
add.s64 %rd526, %rd246, %rd519;
ld.shared.u8 %rs57, [%rd526];
st.shared.u8 [%rd525], %rs57;
st.shared.u8 [%rd526], %rs56;

BB24_80:
bar.sync 0;
ld.shared.u64 %rd78, [%rd402];
ld.shared.u64 %rd79, [%rd404];
setp.le.s64	%p63, %rd79, %rd78;
@%p63 bra BB24_82;

cvt.u64.u32	%rd532, %r32;
add.s64 %rd534, %rd246, %rd532;
ld.shared.u8 %rs58, [%rd534];
mov.u32 %r1345, 1;
setp.ne.s16	%p64, %rs58, 0;
@%p64 bra BB24_83;

BB24_82:
cvt.u64.u32	%rd535, %r246;
add.s64 %rd537, %rd246, %rd535;
ld.shared.u8 %rs59, [%rd537];
setp.eq.s16	%p65, %rs59, 0;
selp.u32	%r1345, 1, 0, %p65;

BB24_83:
bfe.u32 %r357, %r13, 4, 1;
setp.ne.s32	%p66, %r1345, %r357;
@%p66 bra BB24_85;

mul.wide.u32 %rd1789, %r246, 8;
mul.wide.u32 %rd1788, %r32, 8;
cvt.u64.u32	%rd538, %r32;
st.shared.u64 [%rd404], %rd78;
cvt.u64.u32	%rd542, %r246;
st.shared.u64 [%rd402], %rd79;
add.s64 %rd546, %rd245, %rd1788;
ld.shared.u64 %rd547, [%rd546];
add.s64 %rd548, %rd245, %rd1789;
ld.shared.u64 %rd549, [%rd548];
st.shared.u64 [%rd546], %rd549;
st.shared.u64 [%rd548], %rd547;
add.s64 %rd551, %rd246, %rd538;
ld.shared.u8 %rs60, [%rd551];
add.s64 %rd552, %rd246, %rd542;
ld.shared.u8 %rs61, [%rd552];
st.shared.u8 [%rd551], %rs61;
st.shared.u8 [%rd552], %rs60;

BB24_85:
bar.sync 0;
ld.shared.u64 %rd80, [%rd329];
ld.shared.u64 %rd81, [%rd331];
setp.le.s64	%p67, %rd81, %rd80;
@%p67 bra BB24_87;

cvt.u64.u32	%rd558, %r24;
add.s64 %rd560, %rd246, %rd558;
ld.shared.u8 %rs62, [%rd560];
mov.u32 %r1346, 1;
setp.ne.s16	%p68, %rs62, 0;
@%p68 bra BB24_88;

BB24_87:
cvt.u64.u32	%rd561, %r192;
add.s64 %rd563, %rd246, %rd561;
ld.shared.u8 %rs63, [%rd563];
setp.eq.s16	%p69, %rs63, 0;
selp.u32	%r1346, 1, 0, %p69;

BB24_88:
bfe.u32 %r379, %r13, 4, 1;
setp.ne.s32	%p70, %r1346, %r379;
@%p70 bra BB24_90;

mul.wide.u32 %rd1787, %r192, 8;
mul.wide.u32 %rd1786, %r24, 8;
cvt.u64.u32	%rd564, %r24;
st.shared.u64 [%rd331], %rd80;
cvt.u64.u32	%rd568, %r192;
st.shared.u64 [%rd329], %rd81;
add.s64 %rd572, %rd245, %rd1786;
ld.shared.u64 %rd573, [%rd572];
add.s64 %rd574, %rd245, %rd1787;
ld.shared.u64 %rd575, [%rd574];
st.shared.u64 [%rd572], %rd575;
st.shared.u64 [%rd574], %rd573;
add.s64 %rd577, %rd246, %rd564;
ld.shared.u8 %rs64, [%rd577];
add.s64 %rd578, %rd246, %rd568;
ld.shared.u8 %rs65, [%rd578];
st.shared.u8 [%rd577], %rs65;
st.shared.u8 [%rd578], %rs64;

BB24_90:
bar.sync 0;
ld.shared.u64 %rd82, [%rd282];
ld.shared.u64 %rd83, [%rd284];
setp.le.s64	%p71, %rd83, %rd82;
@%p71 bra BB24_92;

cvt.u64.u32	%rd584, %r18;
add.s64 %rd586, %rd246, %rd584;
ld.shared.u8 %rs66, [%rd586];
mov.u32 %r1347, 1;
setp.ne.s16	%p72, %rs66, 0;
@%p72 bra BB24_93;

BB24_92:
cvt.u64.u32	%rd587, %r160;
add.s64 %rd589, %rd246, %rd587;
ld.shared.u8 %rs67, [%rd589];
setp.eq.s16	%p73, %rs67, 0;
selp.u32	%r1347, 1, 0, %p73;

BB24_93:
bfe.u32 %r401, %r13, 4, 1;
setp.ne.s32	%p74, %r1347, %r401;
@%p74 bra BB24_95;

mul.wide.u32 %rd1785, %r160, 8;
mul.wide.u32 %rd1784, %r18, 8;
cvt.u64.u32	%rd590, %r18;
st.shared.u64 [%rd284], %rd82;
cvt.u64.u32	%rd594, %r160;
st.shared.u64 [%rd282], %rd83;
add.s64 %rd598, %rd245, %rd1784;
ld.shared.u64 %rd599, [%rd598];
add.s64 %rd600, %rd245, %rd1785;
ld.shared.u64 %rd601, [%rd600];
st.shared.u64 [%rd598], %rd601;
st.shared.u64 [%rd600], %rd599;
add.s64 %rd603, %rd246, %rd590;
ld.shared.u8 %rs68, [%rd603];
add.s64 %rd604, %rd246, %rd594;
ld.shared.u8 %rs69, [%rd604];
st.shared.u8 [%rd603], %rs69;
st.shared.u8 [%rd604], %rs68;

BB24_95:
bar.sync 0;
ld.shared.u64 %rd84, [%rd262+8];
ld.shared.u64 %rd85, [%rd262];
setp.le.s64	%p75, %rd85, %rd84;
@%p75 bra BB24_97;

cvt.u64.u32	%rd608, %r148;
add.s64 %rd610, %rd246, %rd608;
ld.shared.u8 %rs70, [%rd610];
mov.u32 %r1348, 1;
setp.ne.s16	%p76, %rs70, 0;
@%p76 bra BB24_98;

BB24_97:
cvt.u64.u32	%rd611, %r148;
add.s64 %rd613, %rd246, %rd611;
ld.shared.u8 %rs71, [%rd613+1];
setp.eq.s16	%p77, %rs71, 0;
selp.u32	%r1348, 1, 0, %p77;

BB24_98:
bfe.u32 %r415, %r13, 4, 1;
setp.ne.s32	%p78, %r1348, %r415;
@%p78 bra BB24_100;

mul.wide.u32 %rd1783, %r148, 8;
cvt.u64.u32	%rd614, %r148;
st.shared.u64 [%rd262], %rd84;
st.shared.u64 [%rd262+8], %rd85;
add.s64 %rd619, %rd245, %rd1783;
ld.shared.u64 %rd620, [%rd619];
ld.shared.u64 %rd621, [%rd619+8];
st.shared.u64 [%rd619], %rd621;
st.shared.u64 [%rd619+8], %rd620;
add.s64 %rd623, %rd246, %rd614;
ld.shared.u8 %rs72, [%rd623];
ld.shared.u8 %rs73, [%rd623+1];
st.shared.u8 [%rd623], %rs73;
st.shared.u8 [%rd623+1], %rs72;

BB24_100:
bar.sync 0;
and.b32 %r418, %r13, 31;
sub.s32 %r54, %r148, %r418;
add.s32 %r420, %r54, 32;
mul.wide.u32 %rd624, %r420, 8;
add.s64 %rd626, %rd244, %rd624;
mul.wide.u32 %rd627, %r54, 8;
add.s64 %rd628, %rd244, %rd627;
ld.shared.u64 %rd86, [%rd626];
ld.shared.u64 %rd87, [%rd628];
setp.le.s64	%p79, %rd87, %rd86;
@%p79 bra BB24_102;

cvt.u64.u32	%rd629, %r54;
add.s64 %rd631, %rd246, %rd629;
ld.shared.u8 %rs74, [%rd631];
mov.u32 %r1349, 1;
setp.ne.s16	%p80, %rs74, 0;
@%p80 bra BB24_103;

BB24_102:
cvt.u64.u32	%rd632, %r420;
add.s64 %rd634, %rd246, %rd632;
ld.shared.u8 %rs75, [%rd634];
setp.eq.s16	%p81, %rs75, 0;
selp.u32	%r1349, 1, 0, %p81;

BB24_103:
bfe.u32 %r432, %r13, 5, 1;
setp.ne.s32	%p82, %r1349, %r432;
@%p82 bra BB24_105;

add.s64 %rd1806, %rd244, %rd624;
add.s32 %r1312, %r54, 32;
mul.wide.u32 %rd1782, %r54, 8;
add.s64 %rd637, %rd245, %rd1782;
add.s64 %rd639, %rd245, %rd624;
cvt.u64.u32	%rd640, %r54;
st.shared.u64 [%rd628], %rd86;
cvt.u64.u32	%rd644, %r1312;
st.shared.u64 [%rd1806], %rd87;
ld.shared.u64 %rd647, [%rd637];
ld.shared.u64 %rd648, [%rd639];
st.shared.u64 [%rd637], %rd648;
st.shared.u64 [%rd639], %rd647;
add.s64 %rd650, %rd246, %rd640;
ld.shared.u8 %rs76, [%rd650];
add.s64 %rd651, %rd246, %rd644;
ld.shared.u8 %rs77, [%rd651];
st.shared.u8 [%rd650], %rs77;
st.shared.u8 [%rd651], %rs76;

BB24_105:
bar.sync 0;
add.s64 %rd1804, %rd244, %rd499;
ld.shared.u64 %rd88, [%rd1804];
ld.shared.u64 %rd89, [%rd503];
setp.le.s64	%p83, %rd89, %rd88;
@%p83 bra BB24_107;

cvt.u64.u32	%rd657, %r42;
add.s64 %rd659, %rd246, %rd657;
ld.shared.u8 %rs78, [%rd659];
mov.u32 %r1350, 1;
setp.ne.s16	%p84, %rs78, 0;
@%p84 bra BB24_108;

BB24_107:
add.s32 %r1308, %r42, 16;
cvt.u64.u32	%rd660, %r1308;
add.s64 %rd662, %rd246, %rd660;
ld.shared.u8 %rs79, [%rd662];
setp.eq.s16	%p85, %rs79, 0;
selp.u32	%r1350, 1, 0, %p85;

BB24_108:
bfe.u32 %r455, %r13, 5, 1;
setp.ne.s32	%p86, %r1350, %r455;
@%p86 bra BB24_110;

add.s64 %rd1805, %rd244, %rd499;
add.s32 %r1309, %r42, 16;
mul.wide.u32 %rd1781, %r42, 8;
cvt.u64.u32	%rd663, %r42;
st.shared.u64 [%rd503], %rd88;
cvt.u64.u32	%rd667, %r1309;
st.shared.u64 [%rd1805], %rd89;
add.s64 %rd671, %rd245, %rd1781;
ld.shared.u64 %rd672, [%rd671];
add.s64 %rd673, %rd245, %rd499;
ld.shared.u64 %rd674, [%rd673];
st.shared.u64 [%rd671], %rd674;
st.shared.u64 [%rd673], %rd672;
add.s64 %rd676, %rd246, %rd663;
ld.shared.u8 %rs80, [%rd676];
add.s64 %rd677, %rd246, %rd667;
ld.shared.u8 %rs81, [%rd677];
st.shared.u8 [%rd676], %rs81;
st.shared.u8 [%rd677], %rs80;

BB24_110:
bar.sync 0;
ld.shared.u64 %rd90, [%rd402];
ld.shared.u64 %rd91, [%rd404];
setp.le.s64	%p87, %rd91, %rd90;
@%p87 bra BB24_112;

cvt.u64.u32	%rd683, %r32;
add.s64 %rd685, %rd246, %rd683;
ld.shared.u8 %rs82, [%rd685];
mov.u32 %r1351, 1;
setp.ne.s16	%p88, %rs82, 0;
@%p88 bra BB24_113;

BB24_112:
cvt.u64.u32	%rd686, %r246;
add.s64 %rd688, %rd246, %rd686;
ld.shared.u8 %rs83, [%rd688];
setp.eq.s16	%p89, %rs83, 0;
selp.u32	%r1351, 1, 0, %p89;

BB24_113:
bfe.u32 %r477, %r13, 5, 1;
setp.ne.s32	%p90, %r1351, %r477;
@%p90 bra BB24_115;

mul.wide.u32 %rd1780, %r246, 8;
mul.wide.u32 %rd1779, %r32, 8;
cvt.u64.u32	%rd689, %r32;
st.shared.u64 [%rd404], %rd90;
cvt.u64.u32	%rd693, %r246;
st.shared.u64 [%rd402], %rd91;
add.s64 %rd697, %rd245, %rd1779;
ld.shared.u64 %rd698, [%rd697];
add.s64 %rd699, %rd245, %rd1780;
ld.shared.u64 %rd700, [%rd699];
st.shared.u64 [%rd697], %rd700;
st.shared.u64 [%rd699], %rd698;
add.s64 %rd702, %rd246, %rd689;
ld.shared.u8 %rs84, [%rd702];
add.s64 %rd703, %rd246, %rd693;
ld.shared.u8 %rs85, [%rd703];
st.shared.u8 [%rd702], %rs85;
st.shared.u8 [%rd703], %rs84;

BB24_115:
bar.sync 0;
ld.shared.u64 %rd92, [%rd329];
ld.shared.u64 %rd93, [%rd331];
setp.le.s64	%p91, %rd93, %rd92;
@%p91 bra BB24_117;

cvt.u64.u32	%rd709, %r24;
add.s64 %rd711, %rd246, %rd709;
ld.shared.u8 %rs86, [%rd711];
mov.u32 %r1352, 1;
setp.ne.s16	%p92, %rs86, 0;
@%p92 bra BB24_118;

BB24_117:
cvt.u64.u32	%rd712, %r192;
add.s64 %rd714, %rd246, %rd712;
ld.shared.u8 %rs87, [%rd714];
setp.eq.s16	%p93, %rs87, 0;
selp.u32	%r1352, 1, 0, %p93;

BB24_118:
bfe.u32 %r499, %r13, 5, 1;
setp.ne.s32	%p94, %r1352, %r499;
@%p94 bra BB24_120;

mul.wide.u32 %rd1778, %r192, 8;
mul.wide.u32 %rd1777, %r24, 8;
cvt.u64.u32	%rd715, %r24;
st.shared.u64 [%rd331], %rd92;
cvt.u64.u32	%rd719, %r192;
st.shared.u64 [%rd329], %rd93;
add.s64 %rd723, %rd245, %rd1777;
ld.shared.u64 %rd724, [%rd723];
add.s64 %rd725, %rd245, %rd1778;
ld.shared.u64 %rd726, [%rd725];
st.shared.u64 [%rd723], %rd726;
st.shared.u64 [%rd725], %rd724;
add.s64 %rd728, %rd246, %rd715;
ld.shared.u8 %rs88, [%rd728];
add.s64 %rd729, %rd246, %rd719;
ld.shared.u8 %rs89, [%rd729];
st.shared.u8 [%rd728], %rs89;
st.shared.u8 [%rd729], %rs88;

BB24_120:
bar.sync 0;
ld.shared.u64 %rd94, [%rd282];
ld.shared.u64 %rd95, [%rd284];
setp.le.s64	%p95, %rd95, %rd94;
@%p95 bra BB24_122;

cvt.u64.u32	%rd735, %r18;
add.s64 %rd737, %rd246, %rd735;
ld.shared.u8 %rs90, [%rd737];
mov.u32 %r1353, 1;
setp.ne.s16	%p96, %rs90, 0;
@%p96 bra BB24_123;

BB24_122:
cvt.u64.u32	%rd738, %r160;
add.s64 %rd740, %rd246, %rd738;
ld.shared.u8 %rs91, [%rd740];
setp.eq.s16	%p97, %rs91, 0;
selp.u32	%r1353, 1, 0, %p97;

BB24_123:
bfe.u32 %r521, %r13, 5, 1;
setp.ne.s32	%p98, %r1353, %r521;
@%p98 bra BB24_125;

mul.wide.u32 %rd1776, %r160, 8;
mul.wide.u32 %rd1775, %r18, 8;
cvt.u64.u32	%rd741, %r18;
st.shared.u64 [%rd284], %rd94;
cvt.u64.u32	%rd745, %r160;
st.shared.u64 [%rd282], %rd95;
add.s64 %rd749, %rd245, %rd1775;
ld.shared.u64 %rd750, [%rd749];
add.s64 %rd751, %rd245, %rd1776;
ld.shared.u64 %rd752, [%rd751];
st.shared.u64 [%rd749], %rd752;
st.shared.u64 [%rd751], %rd750;
add.s64 %rd754, %rd246, %rd741;
ld.shared.u8 %rs92, [%rd754];
add.s64 %rd755, %rd246, %rd745;
ld.shared.u8 %rs93, [%rd755];
st.shared.u8 [%rd754], %rs93;
st.shared.u8 [%rd755], %rs92;

BB24_125:
bar.sync 0;
ld.shared.u64 %rd96, [%rd262+8];
ld.shared.u64 %rd97, [%rd262];
setp.le.s64	%p99, %rd97, %rd96;
@%p99 bra BB24_127;

cvt.u64.u32	%rd759, %r148;
add.s64 %rd761, %rd246, %rd759;
ld.shared.u8 %rs94, [%rd761];
mov.u32 %r1354, 1;
setp.ne.s16	%p100, %rs94, 0;
@%p100 bra BB24_128;

BB24_127:
cvt.u64.u32	%rd762, %r148;
add.s64 %rd764, %rd246, %rd762;
ld.shared.u8 %rs95, [%rd764+1];
setp.eq.s16	%p101, %rs95, 0;
selp.u32	%r1354, 1, 0, %p101;

BB24_128:
bfe.u32 %r535, %r13, 5, 1;
setp.ne.s32	%p102, %r1354, %r535;
@%p102 bra BB24_130;

mul.wide.u32 %rd1774, %r148, 8;
cvt.u64.u32	%rd765, %r148;
st.shared.u64 [%rd262], %rd96;
st.shared.u64 [%rd262+8], %rd97;
add.s64 %rd770, %rd245, %rd1774;
ld.shared.u64 %rd771, [%rd770];
ld.shared.u64 %rd772, [%rd770+8];
st.shared.u64 [%rd770], %rd772;
st.shared.u64 [%rd770+8], %rd771;
add.s64 %rd774, %rd246, %rd765;
ld.shared.u8 %rs96, [%rd774];
ld.shared.u8 %rs97, [%rd774+1];
st.shared.u8 [%rd774], %rs97;
st.shared.u8 [%rd774+1], %rs96;

BB24_130:
bar.sync 0;
and.b32 %r538, %r13, 63;
sub.s32 %r68, %r148, %r538;
add.s32 %r540, %r68, 64;
mul.wide.u32 %rd775, %r540, 8;
add.s64 %rd777, %rd244, %rd775;
mul.wide.u32 %rd778, %r68, 8;
add.s64 %rd779, %rd244, %rd778;
ld.shared.u64 %rd98, [%rd777];
ld.shared.u64 %rd99, [%rd779];
setp.le.s64	%p103, %rd99, %rd98;
@%p103 bra BB24_132;

cvt.u64.u32	%rd780, %r68;
add.s64 %rd782, %rd246, %rd780;
ld.shared.u8 %rs98, [%rd782];
mov.u32 %r1355, 1;
setp.ne.s16	%p104, %rs98, 0;
@%p104 bra BB24_133;

BB24_132:
add.s32 %r1313, %r68, 64;
cvt.u64.u32	%rd783, %r1313;
add.s64 %rd785, %rd246, %rd783;
ld.shared.u8 %rs99, [%rd785];
setp.eq.s16	%p105, %rs99, 0;
selp.u32	%r1355, 1, 0, %p105;

BB24_133:
bfe.u32 %r552, %r13, 6, 1;
setp.ne.s32	%p106, %r1355, %r552;
@%p106 bra BB24_135;

add.s64 %rd1798, %rd244, %rd775;
add.s32 %r1314, %r68, 64;
mul.wide.u32 %rd1764, %r68, 8;
add.s64 %rd788, %rd245, %rd1764;
add.s64 %rd790, %rd245, %rd775;
cvt.u64.u32	%rd791, %r68;
st.shared.u64 [%rd779], %rd98;
cvt.u64.u32	%rd795, %r1314;
st.shared.u64 [%rd1798], %rd99;
ld.shared.u64 %rd798, [%rd788];
ld.shared.u64 %rd799, [%rd790];
st.shared.u64 [%rd788], %rd799;
st.shared.u64 [%rd790], %rd798;
add.s64 %rd801, %rd246, %rd791;
ld.shared.u8 %rs100, [%rd801];
add.s64 %rd802, %rd246, %rd795;
ld.shared.u8 %rs101, [%rd802];
st.shared.u8 [%rd801], %rs101;
st.shared.u8 [%rd802], %rs100;

BB24_135:
bar.sync 0;
add.s64 %rd1791, %rd244, %rd624;
ld.shared.u64 %rd100, [%rd1791];
ld.shared.u64 %rd101, [%rd628];
setp.le.s64	%p107, %rd101, %rd100;
@%p107 bra BB24_137;

cvt.u64.u32	%rd808, %r54;
add.s64 %rd810, %rd246, %rd808;
ld.shared.u8 %rs102, [%rd810];
mov.u32 %r1356, 1;
setp.ne.s16	%p108, %rs102, 0;
@%p108 bra BB24_138;

BB24_137:
add.s32 %r1310, %r54, 32;
cvt.u64.u32	%rd811, %r1310;
add.s64 %rd813, %rd246, %rd811;
ld.shared.u8 %rs103, [%rd813];
setp.eq.s16	%p109, %rs103, 0;
selp.u32	%r1356, 1, 0, %p109;

BB24_138:
bfe.u32 %r575, %r13, 6, 1;
setp.ne.s32	%p110, %r1356, %r575;
@%p110 bra BB24_140;

add.s64 %rd1793, %rd244, %rd624;
add.s32 %r1311, %r54, 32;
mul.wide.u32 %rd1763, %r54, 8;
cvt.u64.u32	%rd814, %r54;
st.shared.u64 [%rd628], %rd100;
cvt.u64.u32	%rd818, %r1311;
st.shared.u64 [%rd1793], %rd101;
add.s64 %rd822, %rd245, %rd1763;
ld.shared.u64 %rd823, [%rd822];
add.s64 %rd824, %rd245, %rd624;
ld.shared.u64 %rd825, [%rd824];
st.shared.u64 [%rd822], %rd825;
st.shared.u64 [%rd824], %rd823;
add.s64 %rd827, %rd246, %rd814;
ld.shared.u8 %rs104, [%rd827];
add.s64 %rd828, %rd246, %rd818;
ld.shared.u8 %rs105, [%rd828];
st.shared.u8 [%rd827], %rs105;
st.shared.u8 [%rd828], %rs104;

BB24_140:
bar.sync 0;
add.s64 %rd1794, %rd244, %rd499;
ld.shared.u64 %rd102, [%rd1794];
ld.shared.u64 %rd103, [%rd503];
setp.le.s64	%p111, %rd103, %rd102;
@%p111 bra BB24_142;

cvt.u64.u32	%rd834, %r42;
add.s64 %rd836, %rd246, %rd834;
ld.shared.u8 %rs106, [%rd836];
mov.u32 %r1357, 1;
setp.ne.s16	%p112, %rs106, 0;
@%p112 bra BB24_143;

BB24_142:
add.s32 %r1291, %r42, 16;
cvt.u64.u32	%rd837, %r1291;
add.s64 %rd839, %rd246, %rd837;
ld.shared.u8 %rs107, [%rd839];
setp.eq.s16	%p113, %rs107, 0;
selp.u32	%r1357, 1, 0, %p113;

BB24_143:
bfe.u32 %r597, %r13, 6, 1;
setp.ne.s32	%p114, %r1357, %r597;
@%p114 bra BB24_145;

add.s64 %rd1796, %rd244, %rd499;
mul.wide.u32 %rd1762, %r42, 8;
add.s32 %r1292, %r42, 16;
cvt.u64.u32	%rd840, %r42;
st.shared.u64 [%rd503], %rd102;
cvt.u64.u32	%rd844, %r1292;
st.shared.u64 [%rd1796], %rd103;
add.s64 %rd848, %rd245, %rd1762;
ld.shared.u64 %rd849, [%rd848];
add.s64 %rd850, %rd245, %rd499;
ld.shared.u64 %rd851, [%rd850];
st.shared.u64 [%rd848], %rd851;
st.shared.u64 [%rd850], %rd849;
add.s64 %rd853, %rd246, %rd840;
ld.shared.u8 %rs108, [%rd853];
add.s64 %rd854, %rd246, %rd844;
ld.shared.u8 %rs109, [%rd854];
st.shared.u8 [%rd853], %rs109;
st.shared.u8 [%rd854], %rs108;

BB24_145:
bar.sync 0;
ld.shared.u64 %rd104, [%rd402];
ld.shared.u64 %rd105, [%rd404];
setp.le.s64	%p115, %rd105, %rd104;
@%p115 bra BB24_147;

cvt.u64.u32	%rd860, %r32;
add.s64 %rd862, %rd246, %rd860;
ld.shared.u8 %rs110, [%rd862];
mov.u32 %r1358, 1;
setp.ne.s16	%p116, %rs110, 0;
@%p116 bra BB24_148;

BB24_147:
cvt.u64.u32	%rd863, %r246;
add.s64 %rd865, %rd246, %rd863;
ld.shared.u8 %rs111, [%rd865];
setp.eq.s16	%p117, %rs111, 0;
selp.u32	%r1358, 1, 0, %p117;

BB24_148:
bfe.u32 %r619, %r13, 6, 1;
setp.ne.s32	%p118, %r1358, %r619;
@%p118 bra BB24_150;

mul.wide.u32 %rd1761, %r246, 8;
mul.wide.u32 %rd1760, %r32, 8;
cvt.u64.u32	%rd866, %r32;
st.shared.u64 [%rd404], %rd104;
cvt.u64.u32	%rd870, %r246;
st.shared.u64 [%rd402], %rd105;
add.s64 %rd874, %rd245, %rd1760;
ld.shared.u64 %rd875, [%rd874];
add.s64 %rd876, %rd245, %rd1761;
ld.shared.u64 %rd877, [%rd876];
st.shared.u64 [%rd874], %rd877;
st.shared.u64 [%rd876], %rd875;
add.s64 %rd879, %rd246, %rd866;
ld.shared.u8 %rs112, [%rd879];
add.s64 %rd880, %rd246, %rd870;
ld.shared.u8 %rs113, [%rd880];
st.shared.u8 [%rd879], %rs113;
st.shared.u8 [%rd880], %rs112;

BB24_150:
bar.sync 0;
ld.shared.u64 %rd106, [%rd329];
ld.shared.u64 %rd107, [%rd331];
setp.le.s64	%p119, %rd107, %rd106;
@%p119 bra BB24_152;

cvt.u64.u32	%rd886, %r24;
add.s64 %rd888, %rd246, %rd886;
ld.shared.u8 %rs114, [%rd888];
mov.u32 %r1359, 1;
setp.ne.s16	%p120, %rs114, 0;
@%p120 bra BB24_153;

BB24_152:
cvt.u64.u32	%rd889, %r192;
add.s64 %rd891, %rd246, %rd889;
ld.shared.u8 %rs115, [%rd891];
setp.eq.s16	%p121, %rs115, 0;
selp.u32	%r1359, 1, 0, %p121;

BB24_153:
bfe.u32 %r641, %r13, 6, 1;
setp.ne.s32	%p122, %r1359, %r641;
@%p122 bra BB24_155;

mul.wide.u32 %rd1759, %r192, 8;
mul.wide.u32 %rd1758, %r24, 8;
cvt.u64.u32	%rd892, %r24;
st.shared.u64 [%rd331], %rd106;
cvt.u64.u32	%rd896, %r192;
st.shared.u64 [%rd329], %rd107;
add.s64 %rd900, %rd245, %rd1758;
ld.shared.u64 %rd901, [%rd900];
add.s64 %rd902, %rd245, %rd1759;
ld.shared.u64 %rd903, [%rd902];
st.shared.u64 [%rd900], %rd903;
st.shared.u64 [%rd902], %rd901;
add.s64 %rd905, %rd246, %rd892;
ld.shared.u8 %rs116, [%rd905];
add.s64 %rd906, %rd246, %rd896;
ld.shared.u8 %rs117, [%rd906];
st.shared.u8 [%rd905], %rs117;
st.shared.u8 [%rd906], %rs116;

BB24_155:
bar.sync 0;
ld.shared.u64 %rd108, [%rd282];
ld.shared.u64 %rd109, [%rd284];
setp.le.s64	%p123, %rd109, %rd108;
@%p123 bra BB24_157;

cvt.u64.u32	%rd912, %r18;
add.s64 %rd914, %rd246, %rd912;
ld.shared.u8 %rs118, [%rd914];
mov.u32 %r1360, 1;
setp.ne.s16	%p124, %rs118, 0;
@%p124 bra BB24_158;

BB24_157:
cvt.u64.u32	%rd915, %r160;
add.s64 %rd917, %rd246, %rd915;
ld.shared.u8 %rs119, [%rd917];
setp.eq.s16	%p125, %rs119, 0;
selp.u32	%r1360, 1, 0, %p125;

BB24_158:
bfe.u32 %r663, %r13, 6, 1;
setp.ne.s32	%p126, %r1360, %r663;
@%p126 bra BB24_160;

mul.wide.u32 %rd1757, %r160, 8;
mul.wide.u32 %rd1756, %r18, 8;
cvt.u64.u32	%rd918, %r18;
st.shared.u64 [%rd284], %rd108;
cvt.u64.u32	%rd922, %r160;
st.shared.u64 [%rd282], %rd109;
add.s64 %rd926, %rd245, %rd1756;
ld.shared.u64 %rd927, [%rd926];
add.s64 %rd928, %rd245, %rd1757;
ld.shared.u64 %rd929, [%rd928];
st.shared.u64 [%rd926], %rd929;
st.shared.u64 [%rd928], %rd927;
add.s64 %rd931, %rd246, %rd918;
ld.shared.u8 %rs120, [%rd931];
add.s64 %rd932, %rd246, %rd922;
ld.shared.u8 %rs121, [%rd932];
st.shared.u8 [%rd931], %rs121;
st.shared.u8 [%rd932], %rs120;

BB24_160:
bar.sync 0;
ld.shared.u64 %rd110, [%rd262+8];
ld.shared.u64 %rd111, [%rd262];
setp.le.s64	%p127, %rd111, %rd110;
@%p127 bra BB24_162;

cvt.u64.u32	%rd936, %r148;
add.s64 %rd938, %rd246, %rd936;
ld.shared.u8 %rs122, [%rd938];
mov.u32 %r1361, 1;
setp.ne.s16	%p128, %rs122, 0;
@%p128 bra BB24_163;

BB24_162:
cvt.u64.u32	%rd939, %r148;
add.s64 %rd941, %rd246, %rd939;
ld.shared.u8 %rs123, [%rd941+1];
setp.eq.s16	%p129, %rs123, 0;
selp.u32	%r1361, 1, 0, %p129;

BB24_163:
bfe.u32 %r677, %r13, 6, 1;
setp.ne.s32	%p130, %r1361, %r677;
@%p130 bra BB24_165;

mul.wide.u32 %rd1755, %r148, 8;
cvt.u64.u32	%rd942, %r148;
st.shared.u64 [%rd262], %rd110;
st.shared.u64 [%rd262+8], %rd111;
add.s64 %rd947, %rd245, %rd1755;
ld.shared.u64 %rd948, [%rd947];
ld.shared.u64 %rd949, [%rd947+8];
st.shared.u64 [%rd947], %rd949;
st.shared.u64 [%rd947+8], %rd948;
add.s64 %rd951, %rd246, %rd942;
ld.shared.u8 %rs124, [%rd951];
ld.shared.u8 %rs125, [%rd951+1];
st.shared.u8 [%rd951], %rs125;
st.shared.u8 [%rd951+1], %rs124;

BB24_165:
bar.sync 0;
and.b32 %r680, %r13, 127;
sub.s32 %r84, %r148, %r680;
add.s32 %r682, %r84, 128;
mul.wide.u32 %rd952, %r682, 8;
add.s64 %rd954, %rd244, %rd952;
mul.wide.u32 %rd955, %r84, 8;
add.s64 %rd956, %rd244, %rd955;
ld.shared.u64 %rd112, [%rd954];
ld.shared.u64 %rd113, [%rd956];
setp.le.s64	%p131, %rd113, %rd112;
@%p131 bra BB24_167;

cvt.u64.u32	%rd957, %r84;
add.s64 %rd959, %rd246, %rd957;
ld.shared.u8 %rs126, [%rd959];
mov.u32 %r1362, 1;
setp.ne.s16	%p132, %rs126, 0;
@%p132 bra BB24_168;

BB24_167:
add.s32 %r1274, %r84, 128;
cvt.u64.u32	%rd960, %r1274;
add.s64 %rd962, %rd246, %rd960;
ld.shared.u8 %rs127, [%rd962];
setp.eq.s16	%p133, %rs127, 0;
selp.u32	%r1362, 1, 0, %p133;

BB24_168:
bfe.u32 %r694, %r13, 7, 1;
setp.ne.s32	%p134, %r1362, %r694;
@%p134 bra BB24_170;

add.s64 %rd1754, %rd244, %rd952;
mul.wide.u32 %rd1753, %r84, 8;
add.s32 %r1290, %r84, 128;
add.s64 %rd965, %rd245, %rd1753;
add.s64 %rd967, %rd245, %rd952;
cvt.u64.u32	%rd968, %r84;
st.shared.u64 [%rd956], %rd112;
cvt.u64.u32	%rd972, %r1290;
st.shared.u64 [%rd1754], %rd113;
ld.shared.u64 %rd975, [%rd965];
ld.shared.u64 %rd976, [%rd967];
st.shared.u64 [%rd965], %rd976;
st.shared.u64 [%rd967], %rd975;
add.s64 %rd978, %rd246, %rd968;
ld.shared.u8 %rs128, [%rd978];
add.s64 %rd979, %rd246, %rd972;
ld.shared.u8 %rs129, [%rd979];
st.shared.u8 [%rd978], %rs129;
st.shared.u8 [%rd979], %rs128;

BB24_170:
bar.sync 0;
add.s64 %rd1797, %rd244, %rd775;
ld.shared.u64 %rd114, [%rd1797];
ld.shared.u64 %rd115, [%rd779];
setp.le.s64	%p135, %rd115, %rd114;
@%p135 bra BB24_172;

cvt.u64.u32	%rd985, %r68;
add.s64 %rd987, %rd246, %rd985;
ld.shared.u8 %rs130, [%rd987];
mov.u32 %r1363, 1;
setp.ne.s16	%p136, %rs130, 0;
@%p136 bra BB24_173;

BB24_172:
add.s32 %r1275, %r68, 64;
cvt.u64.u32	%rd988, %r1275;
add.s64 %rd990, %rd246, %rd988;
ld.shared.u8 %rs131, [%rd990];
setp.eq.s16	%p137, %rs131, 0;
selp.u32	%r1363, 1, 0, %p137;

BB24_173:
bfe.u32 %r717, %r13, 7, 1;
setp.ne.s32	%p138, %r1363, %r717;
@%p138 bra BB24_175;

add.s64 %rd1767, %rd244, %rd775;
mul.wide.u32 %rd1752, %r68, 8;
add.s32 %r1289, %r68, 64;
cvt.u64.u32	%rd991, %r68;
st.shared.u64 [%rd779], %rd114;
cvt.u64.u32	%rd995, %r1289;
st.shared.u64 [%rd1767], %rd115;
add.s64 %rd999, %rd245, %rd1752;
ld.shared.u64 %rd1000, [%rd999];
add.s64 %rd1001, %rd245, %rd775;
ld.shared.u64 %rd1002, [%rd1001];
st.shared.u64 [%rd999], %rd1002;
st.shared.u64 [%rd1001], %rd1000;
add.s64 %rd1004, %rd246, %rd991;
ld.shared.u8 %rs132, [%rd1004];
add.s64 %rd1005, %rd246, %rd995;
ld.shared.u8 %rs133, [%rd1005];
st.shared.u8 [%rd1004], %rs133;
st.shared.u8 [%rd1005], %rs132;

BB24_175:
bar.sync 0;
add.s64 %rd1792, %rd244, %rd624;
ld.shared.u64 %rd116, [%rd1792];
ld.shared.u64 %rd117, [%rd628];
setp.le.s64	%p139, %rd117, %rd116;
@%p139 bra BB24_177;

cvt.u64.u32	%rd1011, %r54;
add.s64 %rd1013, %rd246, %rd1011;
ld.shared.u8 %rs134, [%rd1013];
mov.u32 %r1364, 1;
setp.ne.s16	%p140, %rs134, 0;
@%p140 bra BB24_178;

BB24_177:
add.s32 %r1276, %r54, 32;
cvt.u64.u32	%rd1014, %r1276;
add.s64 %rd1016, %rd246, %rd1014;
ld.shared.u8 %rs135, [%rd1016];
setp.eq.s16	%p141, %rs135, 0;
selp.u32	%r1364, 1, 0, %p141;

BB24_178:
bfe.u32 %r739, %r13, 7, 1;
setp.ne.s32	%p142, %r1364, %r739;
@%p142 bra BB24_180;

add.s64 %rd1770, %rd244, %rd624;
mul.wide.u32 %rd1751, %r54, 8;
add.s32 %r1288, %r54, 32;
cvt.u64.u32	%rd1017, %r54;
st.shared.u64 [%rd628], %rd116;
cvt.u64.u32	%rd1021, %r1288;
st.shared.u64 [%rd1770], %rd117;
add.s64 %rd1025, %rd245, %rd1751;
ld.shared.u64 %rd1026, [%rd1025];
add.s64 %rd1027, %rd245, %rd624;
ld.shared.u64 %rd1028, [%rd1027];
st.shared.u64 [%rd1025], %rd1028;
st.shared.u64 [%rd1027], %rd1026;
add.s64 %rd1030, %rd246, %rd1017;
ld.shared.u8 %rs136, [%rd1030];
add.s64 %rd1031, %rd246, %rd1021;
ld.shared.u8 %rs137, [%rd1031];
st.shared.u8 [%rd1030], %rs137;
st.shared.u8 [%rd1031], %rs136;

BB24_180:
bar.sync 0;
add.s64 %rd1795, %rd244, %rd499;
ld.shared.u64 %rd118, [%rd1795];
ld.shared.u64 %rd119, [%rd503];
setp.le.s64	%p143, %rd119, %rd118;
@%p143 bra BB24_182;

cvt.u64.u32	%rd1037, %r42;
add.s64 %rd1039, %rd246, %rd1037;
ld.shared.u8 %rs138, [%rd1039];
mov.u32 %r1365, 1;
setp.ne.s16	%p144, %rs138, 0;
@%p144 bra BB24_183;

BB24_182:
add.s32 %r1277, %r42, 16;
cvt.u64.u32	%rd1040, %r1277;
add.s64 %rd1042, %rd246, %rd1040;
ld.shared.u8 %rs139, [%rd1042];
setp.eq.s16	%p145, %rs139, 0;
selp.u32	%r1365, 1, 0, %p145;

BB24_183:
bfe.u32 %r761, %r13, 7, 1;
setp.ne.s32	%p146, %r1365, %r761;
@%p146 bra BB24_185;

add.s64 %rd1773, %rd244, %rd499;
mul.wide.u32 %rd1750, %r42, 8;
add.s32 %r1287, %r42, 16;
cvt.u64.u32	%rd1043, %r42;
st.shared.u64 [%rd503], %rd118;
cvt.u64.u32	%rd1047, %r1287;
st.shared.u64 [%rd1773], %rd119;
add.s64 %rd1051, %rd245, %rd1750;
ld.shared.u64 %rd1052, [%rd1051];
add.s64 %rd1053, %rd245, %rd499;
ld.shared.u64 %rd1054, [%rd1053];
st.shared.u64 [%rd1051], %rd1054;
st.shared.u64 [%rd1053], %rd1052;
add.s64 %rd1056, %rd246, %rd1043;
ld.shared.u8 %rs140, [%rd1056];
add.s64 %rd1057, %rd246, %rd1047;
ld.shared.u8 %rs141, [%rd1057];
st.shared.u8 [%rd1056], %rs141;
st.shared.u8 [%rd1057], %rs140;

BB24_185:
bar.sync 0;
ld.shared.u64 %rd120, [%rd402];
ld.shared.u64 %rd121, [%rd404];
setp.le.s64	%p147, %rd121, %rd120;
@%p147 bra BB24_187;

and.b32 %r1329, %r13, 7;
sub.s32 %r1328, %r148, %r1329;
cvt.u64.u32	%rd1063, %r1328;
add.s64 %rd1065, %rd246, %rd1063;
ld.shared.u8 %rs142, [%rd1065];
mov.u32 %r1366, 1;
setp.ne.s16	%p148, %rs142, 0;
@%p148 bra BB24_188;

BB24_187:
and.b32 %r1317, %r13, 7;
sub.s32 %r1316, %r148, %r1317;
add.s32 %r1315, %r1316, 8;
cvt.u64.u32	%rd1066, %r1315;
add.s64 %rd1068, %rd246, %rd1066;
ld.shared.u8 %rs143, [%rd1068];
setp.eq.s16	%p149, %rs143, 0;
selp.u32	%r1366, 1, 0, %p149;

BB24_188:
bfe.u32 %r783, %r13, 7, 1;
setp.ne.s32	%p150, %r1366, %r783;
@%p150 bra BB24_190;

and.b32 %r1286, %r13, 7;
sub.s32 %r1285, %r148, %r1286;
add.s32 %r1284, %r1285, 8;
mul.wide.u32 %rd1749, %r1284, 8;
mul.wide.u32 %rd1748, %r1285, 8;
cvt.u64.u32	%rd1069, %r1285;
st.shared.u64 [%rd404], %rd120;
cvt.u64.u32	%rd1073, %r1284;
st.shared.u64 [%rd402], %rd121;
add.s64 %rd1077, %rd245, %rd1748;
ld.shared.u64 %rd1078, [%rd1077];
add.s64 %rd1079, %rd245, %rd1749;
ld.shared.u64 %rd1080, [%rd1079];
st.shared.u64 [%rd1077], %rd1080;
st.shared.u64 [%rd1079], %rd1078;
add.s64 %rd1082, %rd246, %rd1069;
ld.shared.u8 %rs144, [%rd1082];
add.s64 %rd1083, %rd246, %rd1073;
ld.shared.u8 %rs145, [%rd1083];
st.shared.u8 [%rd1082], %rs145;
st.shared.u8 [%rd1083], %rs144;

BB24_190:
bar.sync 0;
ld.shared.u64 %rd122, [%rd329];
ld.shared.u64 %rd123, [%rd331];
setp.le.s64	%p151, %rd123, %rd122;
@%p151 bra BB24_192;

and.b32 %r1327, %r13, 3;
sub.s32 %r1326, %r148, %r1327;
cvt.u64.u32	%rd1089, %r1326;
add.s64 %rd1091, %rd246, %rd1089;
ld.shared.u8 %rs146, [%rd1091];
mov.u32 %r1367, 1;
setp.ne.s16	%p152, %rs146, 0;
@%p152 bra BB24_193;

BB24_192:
and.b32 %r1320, %r13, 3;
sub.s32 %r1319, %r148, %r1320;
add.s32 %r1318, %r1319, 4;
cvt.u64.u32	%rd1092, %r1318;
add.s64 %rd1094, %rd246, %rd1092;
ld.shared.u8 %rs147, [%rd1094];
setp.eq.s16	%p153, %rs147, 0;
selp.u32	%r1367, 1, 0, %p153;

BB24_193:
bfe.u32 %r805, %r13, 7, 1;
setp.ne.s32	%p154, %r1367, %r805;
@%p154 bra BB24_195;

and.b32 %r1283, %r13, 3;
sub.s32 %r1282, %r148, %r1283;
add.s32 %r1281, %r1282, 4;
mul.wide.u32 %rd1747, %r1281, 8;
mul.wide.u32 %rd1746, %r1282, 8;
cvt.u64.u32	%rd1095, %r1282;
st.shared.u64 [%rd331], %rd122;
cvt.u64.u32	%rd1099, %r1281;
st.shared.u64 [%rd329], %rd123;
add.s64 %rd1103, %rd245, %rd1746;
ld.shared.u64 %rd1104, [%rd1103];
add.s64 %rd1105, %rd245, %rd1747;
ld.shared.u64 %rd1106, [%rd1105];
st.shared.u64 [%rd1103], %rd1106;
st.shared.u64 [%rd1105], %rd1104;
add.s64 %rd1108, %rd246, %rd1095;
ld.shared.u8 %rs148, [%rd1108];
add.s64 %rd1109, %rd246, %rd1099;
ld.shared.u8 %rs149, [%rd1109];
st.shared.u8 [%rd1108], %rs149;
st.shared.u8 [%rd1109], %rs148;

BB24_195:
bar.sync 0;
ld.shared.u64 %rd124, [%rd282];
ld.shared.u64 %rd125, [%rd284];
setp.le.s64	%p155, %rd125, %rd124;
@%p155 bra BB24_197;

and.b32 %r1325, %r13, 1;
sub.s32 %r1324, %r148, %r1325;
cvt.u64.u32	%rd1115, %r1324;
add.s64 %rd1117, %rd246, %rd1115;
ld.shared.u8 %rs150, [%rd1117];
mov.u32 %r1368, 1;
setp.ne.s16	%p156, %rs150, 0;
@%p156 bra BB24_198;

BB24_197:
and.b32 %r1323, %r13, 1;
sub.s32 %r1322, %r148, %r1323;
add.s32 %r1321, %r1322, 2;
cvt.u64.u32	%rd1118, %r1321;
add.s64 %rd1120, %rd246, %rd1118;
ld.shared.u8 %rs151, [%rd1120];
setp.eq.s16	%p157, %rs151, 0;
selp.u32	%r1368, 1, 0, %p157;

BB24_198:
bfe.u32 %r827, %r13, 7, 1;
setp.ne.s32	%p158, %r1368, %r827;
@%p158 bra BB24_200;

and.b32 %r1280, %r13, 1;
sub.s32 %r1279, %r148, %r1280;
add.s32 %r1278, %r1279, 2;
mul.wide.u32 %rd1745, %r1278, 8;
mul.wide.u32 %rd1744, %r1279, 8;
cvt.u64.u32	%rd1121, %r1279;
st.shared.u64 [%rd284], %rd124;
cvt.u64.u32	%rd1125, %r1278;
st.shared.u64 [%rd282], %rd125;
add.s64 %rd1129, %rd245, %rd1744;
ld.shared.u64 %rd1130, [%rd1129];
add.s64 %rd1131, %rd245, %rd1745;
ld.shared.u64 %rd1132, [%rd1131];
st.shared.u64 [%rd1129], %rd1132;
st.shared.u64 [%rd1131], %rd1130;
add.s64 %rd1134, %rd246, %rd1121;
ld.shared.u8 %rs152, [%rd1134];
add.s64 %rd1135, %rd246, %rd1125;
ld.shared.u8 %rs153, [%rd1135];
st.shared.u8 [%rd1134], %rs153;
st.shared.u8 [%rd1135], %rs152;

BB24_200:
bar.sync 0;
ld.shared.u64 %rd126, [%rd262+8];
ld.shared.u64 %rd127, [%rd262];
setp.le.s64	%p159, %rd127, %rd126;
@%p159 bra BB24_202;

cvt.u64.u32	%rd1139, %r148;
add.s64 %rd1141, %rd246, %rd1139;
ld.shared.u8 %rs154, [%rd1141];
mov.u32 %r1369, 1;
setp.ne.s16	%p160, %rs154, 0;
@%p160 bra BB24_203;

BB24_202:
cvt.u64.u32	%rd1142, %r148;
add.s64 %rd1144, %rd246, %rd1142;
ld.shared.u8 %rs155, [%rd1144+1];
setp.eq.s16	%p161, %rs155, 0;
selp.u32	%r1369, 1, 0, %p161;

BB24_203:
bfe.u32 %r841, %r13, 7, 1;
setp.ne.s32	%p162, %r1369, %r841;
@%p162 bra BB24_205;

mul.wide.u32 %rd1743, %r148, 8;
cvt.u64.u32	%rd1145, %r148;
st.shared.u64 [%rd262], %rd126;
st.shared.u64 [%rd262+8], %rd127;
add.s64 %rd1150, %rd245, %rd1743;
ld.shared.u64 %rd1151, [%rd1150];
ld.shared.u64 %rd1152, [%rd1150+8];
st.shared.u64 [%rd1150], %rd1152;
st.shared.u64 [%rd1150+8], %rd1151;
add.s64 %rd1154, %rd246, %rd1145;
ld.shared.u8 %rs156, [%rd1154];
ld.shared.u8 %rs157, [%rd1154+1];
st.shared.u8 [%rd1154], %rs157;
st.shared.u8 [%rd1154+1], %rs156;

BB24_205:
bar.sync 0;
and.b32 %r844, %r13, 255;
sub.s32 %r102, %r148, %r844;
add.s32 %r846, %r102, 256;
mul.wide.u32 %rd1155, %r846, 8;
add.s64 %rd1157, %rd244, %rd1155;
mul.wide.u32 %rd1158, %r102, 8;
add.s64 %rd1159, %rd244, %rd1158;
ld.shared.u64 %rd128, [%rd1157];
ld.shared.u64 %rd129, [%rd1159];
setp.le.s64	%p163, %rd129, %rd128;
@%p163 bra BB24_207;

cvt.u64.u32	%rd1160, %r102;
add.s64 %rd1162, %rd246, %rd1160;
ld.shared.u8 %rs158, [%rd1162];
mov.u32 %r1370, 1;
setp.ne.s16	%p164, %rs158, 0;
@%p164 bra BB24_208;

BB24_207:
add.s32 %r1250, %r102, 256;
cvt.u64.u32	%rd1163, %r1250;
add.s64 %rd1165, %rd246, %rd1163;
ld.shared.u8 %rs159, [%rd1165];
setp.eq.s16	%p165, %rs159, 0;
selp.u32	%r1370, 1, 0, %p165;

BB24_208:
bfe.u32 %r858, %r13, 8, 1;
setp.ne.s32	%p166, %r1370, %r858;
@%p166 bra BB24_210;

add.s32 %r1273, %r102, 256;
mul.wide.u32 %rd1740, %r1273, 8;
add.s64 %rd1739, %rd244, %rd1740;
mul.wide.u32 %rd1738, %r102, 8;
add.s64 %rd1168, %rd245, %rd1738;
add.s64 %rd1170, %rd245, %rd1740;
cvt.u64.u32	%rd1171, %r102;
st.shared.u64 [%rd1159], %rd128;
cvt.u64.u32	%rd1175, %r1273;
st.shared.u64 [%rd1739], %rd129;
ld.shared.u64 %rd1178, [%rd1168];
ld.shared.u64 %rd1179, [%rd1170];
st.shared.u64 [%rd1168], %rd1179;
st.shared.u64 [%rd1170], %rd1178;
add.s64 %rd1181, %rd246, %rd1171;
ld.shared.u8 %rs160, [%rd1181];
add.s64 %rd1182, %rd246, %rd1175;
ld.shared.u8 %rs161, [%rd1182];
st.shared.u8 [%rd1181], %rs161;
st.shared.u8 [%rd1182], %rs160;

BB24_210:
bar.sync 0;
add.s64 %rd1741, %rd244, %rd952;
ld.shared.u64 %rd130, [%rd1741];
ld.shared.u64 %rd131, [%rd956];
setp.le.s64	%p167, %rd131, %rd130;
@%p167 bra BB24_212;

cvt.u64.u32	%rd1188, %r84;
add.s64 %rd1190, %rd246, %rd1188;
ld.shared.u8 %rs162, [%rd1190];
mov.u32 %r1371, 1;
setp.ne.s16	%p168, %rs162, 0;
@%p168 bra BB24_213;

BB24_212:
add.s32 %r1251, %r84, 128;
cvt.u64.u32	%rd1191, %r1251;
add.s64 %rd1193, %rd246, %rd1191;
ld.shared.u8 %rs163, [%rd1193];
setp.eq.s16	%p169, %rs163, 0;
selp.u32	%r1371, 1, 0, %p169;

BB24_213:
bfe.u32 %r881, %r13, 8, 1;
setp.ne.s32	%p170, %r1371, %r881;
@%p170 bra BB24_215;

add.s64 %rd1742, %rd244, %rd952;
mul.wide.u32 %rd1737, %r84, 8;
add.s32 %r1272, %r84, 128;
cvt.u64.u32	%rd1194, %r84;
st.shared.u64 [%rd956], %rd130;
cvt.u64.u32	%rd1198, %r1272;
st.shared.u64 [%rd1742], %rd131;
add.s64 %rd1202, %rd245, %rd1737;
ld.shared.u64 %rd1203, [%rd1202];
add.s64 %rd1204, %rd245, %rd952;
ld.shared.u64 %rd1205, [%rd1204];
st.shared.u64 [%rd1202], %rd1205;
st.shared.u64 [%rd1204], %rd1203;
add.s64 %rd1207, %rd246, %rd1194;
ld.shared.u8 %rs164, [%rd1207];
add.s64 %rd1208, %rd246, %rd1198;
ld.shared.u8 %rs165, [%rd1208];
st.shared.u8 [%rd1207], %rs165;
st.shared.u8 [%rd1208], %rs164;

BB24_215:
bar.sync 0;
add.s64 %rd1765, %rd244, %rd775;
ld.shared.u64 %rd132, [%rd1765];
ld.shared.u64 %rd133, [%rd779];
setp.le.s64	%p171, %rd133, %rd132;
@%p171 bra BB24_217;

cvt.u64.u32	%rd1214, %r68;
add.s64 %rd1216, %rd246, %rd1214;
ld.shared.u8 %rs166, [%rd1216];
mov.u32 %r1372, 1;
setp.ne.s16	%p172, %rs166, 0;
@%p172 bra BB24_218;

BB24_217:
add.s32 %r1252, %r68, 64;
cvt.u64.u32	%rd1217, %r1252;
add.s64 %rd1219, %rd246, %rd1217;
ld.shared.u8 %rs167, [%rd1219];
setp.eq.s16	%p173, %rs167, 0;
selp.u32	%r1372, 1, 0, %p173;

BB24_218:
bfe.u32 %r903, %r13, 8, 1;
setp.ne.s32	%p174, %r1372, %r903;
@%p174 bra BB24_220;

add.s64 %rd1766, %rd244, %rd775;
mul.wide.u32 %rd1736, %r68, 8;
add.s32 %r1271, %r68, 64;
cvt.u64.u32	%rd1220, %r68;
st.shared.u64 [%rd779], %rd132;
cvt.u64.u32	%rd1224, %r1271;
st.shared.u64 [%rd1766], %rd133;
add.s64 %rd1228, %rd245, %rd1736;
ld.shared.u64 %rd1229, [%rd1228];
add.s64 %rd1230, %rd245, %rd775;
ld.shared.u64 %rd1231, [%rd1230];
st.shared.u64 [%rd1228], %rd1231;
st.shared.u64 [%rd1230], %rd1229;
add.s64 %rd1233, %rd246, %rd1220;
ld.shared.u8 %rs168, [%rd1233];
add.s64 %rd1234, %rd246, %rd1224;
ld.shared.u8 %rs169, [%rd1234];
st.shared.u8 [%rd1233], %rs169;
st.shared.u8 [%rd1234], %rs168;

BB24_220:
bar.sync 0;
add.s64 %rd1768, %rd244, %rd624;
ld.shared.u64 %rd134, [%rd1768];
ld.shared.u64 %rd135, [%rd628];
setp.le.s64	%p175, %rd135, %rd134;
@%p175 bra BB24_222;

cvt.u64.u32	%rd1240, %r54;
add.s64 %rd1242, %rd246, %rd1240;
ld.shared.u8 %rs170, [%rd1242];
mov.u32 %r1373, 1;
setp.ne.s16	%p176, %rs170, 0;
@%p176 bra BB24_223;

BB24_222:
add.s32 %r1253, %r54, 32;
cvt.u64.u32	%rd1243, %r1253;
add.s64 %rd1245, %rd246, %rd1243;
ld.shared.u8 %rs171, [%rd1245];
setp.eq.s16	%p177, %rs171, 0;
selp.u32	%r1373, 1, 0, %p177;

BB24_223:
bfe.u32 %r925, %r13, 8, 1;
setp.ne.s32	%p178, %r1373, %r925;
@%p178 bra BB24_225;

add.s64 %rd1769, %rd244, %rd624;
mul.wide.u32 %rd1735, %r54, 8;
add.s32 %r1270, %r54, 32;
cvt.u64.u32	%rd1246, %r54;
st.shared.u64 [%rd628], %rd134;
cvt.u64.u32	%rd1250, %r1270;
st.shared.u64 [%rd1769], %rd135;
add.s64 %rd1254, %rd245, %rd1735;
ld.shared.u64 %rd1255, [%rd1254];
add.s64 %rd1256, %rd245, %rd624;
ld.shared.u64 %rd1257, [%rd1256];
st.shared.u64 [%rd1254], %rd1257;
st.shared.u64 [%rd1256], %rd1255;
add.s64 %rd1259, %rd246, %rd1246;
ld.shared.u8 %rs172, [%rd1259];
add.s64 %rd1260, %rd246, %rd1250;
ld.shared.u8 %rs173, [%rd1260];
st.shared.u8 [%rd1259], %rs173;
st.shared.u8 [%rd1260], %rs172;

BB24_225:
bar.sync 0;
add.s64 %rd1771, %rd244, %rd499;
ld.shared.u64 %rd136, [%rd1771];
ld.shared.u64 %rd137, [%rd503];
setp.le.s64	%p179, %rd137, %rd136;
@%p179 bra BB24_227;

cvt.u64.u32	%rd1266, %r42;
add.s64 %rd1268, %rd246, %rd1266;
ld.shared.u8 %rs174, [%rd1268];
mov.u32 %r1374, 1;
setp.ne.s16	%p180, %rs174, 0;
@%p180 bra BB24_228;

BB24_227:
add.s32 %r1254, %r42, 16;
cvt.u64.u32	%rd1269, %r1254;
add.s64 %rd1271, %rd246, %rd1269;
ld.shared.u8 %rs175, [%rd1271];
setp.eq.s16	%p181, %rs175, 0;
selp.u32	%r1374, 1, 0, %p181;

BB24_228:
bfe.u32 %r947, %r13, 8, 1;
setp.ne.s32	%p182, %r1374, %r947;
@%p182 bra BB24_230;

add.s64 %rd1772, %rd244, %rd499;
mul.wide.u32 %rd1734, %r42, 8;
add.s32 %r1269, %r42, 16;
cvt.u64.u32	%rd1272, %r42;
st.shared.u64 [%rd503], %rd136;
cvt.u64.u32	%rd1276, %r1269;
st.shared.u64 [%rd1772], %rd137;
add.s64 %rd1280, %rd245, %rd1734;
ld.shared.u64 %rd1281, [%rd1280];
add.s64 %rd1282, %rd245, %rd499;
ld.shared.u64 %rd1283, [%rd1282];
st.shared.u64 [%rd1280], %rd1283;
st.shared.u64 [%rd1282], %rd1281;
add.s64 %rd1285, %rd246, %rd1272;
ld.shared.u8 %rs176, [%rd1285];
add.s64 %rd1286, %rd246, %rd1276;
ld.shared.u8 %rs177, [%rd1286];
st.shared.u8 [%rd1285], %rs177;
st.shared.u8 [%rd1286], %rs176;

BB24_230:
bar.sync 0;
ld.shared.u64 %rd138, [%rd402];
ld.shared.u64 %rd139, [%rd404];
setp.le.s64	%p183, %rd139, %rd138;
@%p183 bra BB24_232;

and.b32 %r1294, %r13, 7;
sub.s32 %r1293, %r148, %r1294;
cvt.u64.u32	%rd1292, %r1293;
add.s64 %rd1294, %rd246, %rd1292;
ld.shared.u8 %rs178, [%rd1294];
mov.u32 %r1375, 1;
setp.ne.s16	%p184, %rs178, 0;
@%p184 bra BB24_233;

BB24_232:
and.b32 %r1297, %r13, 7;
sub.s32 %r1296, %r148, %r1297;
add.s32 %r1295, %r1296, 8;
cvt.u64.u32	%rd1295, %r1295;
add.s64 %rd1297, %rd246, %rd1295;
ld.shared.u8 %rs179, [%rd1297];
setp.eq.s16	%p185, %rs179, 0;
selp.u32	%r1375, 1, 0, %p185;

BB24_233:
bfe.u32 %r969, %r13, 8, 1;
setp.ne.s32	%p186, %r1375, %r969;
@%p186 bra BB24_235;

and.b32 %r1268, %r13, 7;
sub.s32 %r1267, %r148, %r1268;
add.s32 %r1266, %r1267, 8;
mul.wide.u32 %rd1733, %r1266, 8;
mul.wide.u32 %rd1732, %r1267, 8;
cvt.u64.u32	%rd1298, %r1267;
st.shared.u64 [%rd404], %rd138;
cvt.u64.u32	%rd1302, %r1266;
st.shared.u64 [%rd402], %rd139;
add.s64 %rd1306, %rd245, %rd1732;
ld.shared.u64 %rd1307, [%rd1306];
add.s64 %rd1308, %rd245, %rd1733;
ld.shared.u64 %rd1309, [%rd1308];
st.shared.u64 [%rd1306], %rd1309;
st.shared.u64 [%rd1308], %rd1307;
add.s64 %rd1311, %rd246, %rd1298;
ld.shared.u8 %rs180, [%rd1311];
add.s64 %rd1312, %rd246, %rd1302;
ld.shared.u8 %rs181, [%rd1312];
st.shared.u8 [%rd1311], %rs181;
st.shared.u8 [%rd1312], %rs180;

BB24_235:
bar.sync 0;
ld.shared.u64 %rd140, [%rd329];
ld.shared.u64 %rd141, [%rd331];
setp.le.s64	%p187, %rd141, %rd140;
@%p187 bra BB24_237;

and.b32 %r1299, %r13, 3;
sub.s32 %r1298, %r148, %r1299;
cvt.u64.u32	%rd1318, %r1298;
add.s64 %rd1320, %rd246, %rd1318;
ld.shared.u8 %rs182, [%rd1320];
mov.u32 %r1376, 1;
setp.ne.s16	%p188, %rs182, 0;
@%p188 bra BB24_238;

BB24_237:
and.b32 %r1302, %r13, 3;
sub.s32 %r1301, %r148, %r1302;
add.s32 %r1300, %r1301, 4;
cvt.u64.u32	%rd1321, %r1300;
add.s64 %rd1323, %rd246, %rd1321;
ld.shared.u8 %rs183, [%rd1323];
setp.eq.s16	%p189, %rs183, 0;
selp.u32	%r1376, 1, 0, %p189;

BB24_238:
bfe.u32 %r991, %r13, 8, 1;
setp.ne.s32	%p190, %r1376, %r991;
@%p190 bra BB24_240;

and.b32 %r1265, %r13, 3;
sub.s32 %r1264, %r148, %r1265;
add.s32 %r1263, %r1264, 4;
mul.wide.u32 %rd1731, %r1263, 8;
mul.wide.u32 %rd1730, %r1264, 8;
cvt.u64.u32	%rd1324, %r1264;
st.shared.u64 [%rd331], %rd140;
cvt.u64.u32	%rd1328, %r1263;
st.shared.u64 [%rd329], %rd141;
add.s64 %rd1332, %rd245, %rd1730;
ld.shared.u64 %rd1333, [%rd1332];
add.s64 %rd1334, %rd245, %rd1731;
ld.shared.u64 %rd1335, [%rd1334];
st.shared.u64 [%rd1332], %rd1335;
st.shared.u64 [%rd1334], %rd1333;
add.s64 %rd1337, %rd246, %rd1324;
ld.shared.u8 %rs184, [%rd1337];
add.s64 %rd1338, %rd246, %rd1328;
ld.shared.u8 %rs185, [%rd1338];
st.shared.u8 [%rd1337], %rs185;
st.shared.u8 [%rd1338], %rs184;

BB24_240:
bar.sync 0;
ld.shared.u64 %rd142, [%rd282];
ld.shared.u64 %rd143, [%rd284];
setp.le.s64	%p191, %rd143, %rd142;
@%p191 bra BB24_242;

and.b32 %r1304, %r13, 1;
sub.s32 %r1303, %r148, %r1304;
cvt.u64.u32	%rd1344, %r1303;
add.s64 %rd1346, %rd246, %rd1344;
ld.shared.u8 %rs186, [%rd1346];
mov.u32 %r1377, 1;
setp.ne.s16	%p192, %rs186, 0;
@%p192 bra BB24_243;

BB24_242:
and.b32 %r1307, %r13, 1;
sub.s32 %r1306, %r148, %r1307;
add.s32 %r1305, %r1306, 2;
cvt.u64.u32	%rd1347, %r1305;
add.s64 %rd1349, %rd246, %rd1347;
ld.shared.u8 %rs187, [%rd1349];
setp.eq.s16	%p193, %rs187, 0;
selp.u32	%r1377, 1, 0, %p193;

BB24_243:
bfe.u32 %r1013, %r13, 8, 1;
setp.ne.s32	%p194, %r1377, %r1013;
@%p194 bra BB24_245;

and.b32 %r1262, %r13, 1;
sub.s32 %r1261, %r148, %r1262;
add.s32 %r1260, %r1261, 2;
mul.wide.u32 %rd1729, %r1260, 8;
mul.wide.u32 %rd1728, %r1261, 8;
cvt.u64.u32	%rd1350, %r1261;
st.shared.u64 [%rd284], %rd142;
cvt.u64.u32	%rd1354, %r1260;
st.shared.u64 [%rd282], %rd143;
add.s64 %rd1358, %rd245, %rd1728;
ld.shared.u64 %rd1359, [%rd1358];
add.s64 %rd1360, %rd245, %rd1729;
ld.shared.u64 %rd1361, [%rd1360];
st.shared.u64 [%rd1358], %rd1361;
st.shared.u64 [%rd1360], %rd1359;
add.s64 %rd1363, %rd246, %rd1350;
ld.shared.u8 %rs188, [%rd1363];
add.s64 %rd1364, %rd246, %rd1354;
ld.shared.u8 %rs189, [%rd1364];
st.shared.u8 [%rd1363], %rs189;
st.shared.u8 [%rd1364], %rs188;

BB24_245:
bar.sync 0;
ld.shared.u64 %rd144, [%rd262+8];
ld.shared.u64 %rd145, [%rd262];
setp.le.s64	%p195, %rd145, %rd144;
@%p195 bra BB24_247;

cvt.u64.u32	%rd1368, %r148;
add.s64 %rd1370, %rd246, %rd1368;
ld.shared.u8 %rs190, [%rd1370];
mov.u32 %r1378, 1;
setp.ne.s16	%p196, %rs190, 0;
@%p196 bra BB24_248;

BB24_247:
cvt.u64.u32	%rd1371, %r148;
add.s64 %rd1373, %rd246, %rd1371;
ld.shared.u8 %rs191, [%rd1373+1];
setp.eq.s16	%p197, %rs191, 0;
selp.u32	%r1378, 1, 0, %p197;

BB24_248:
bfe.u32 %r1027, %r13, 8, 1;
setp.ne.s32	%p198, %r1378, %r1027;
@%p198 bra BB24_250;

mul.wide.u32 %rd1727, %r148, 8;
cvt.u64.u32	%rd1374, %r148;
st.shared.u64 [%rd262], %rd144;
st.shared.u64 [%rd262+8], %rd145;
add.s64 %rd1379, %rd245, %rd1727;
ld.shared.u64 %rd1380, [%rd1379];
ld.shared.u64 %rd1381, [%rd1379+8];
st.shared.u64 [%rd1379], %rd1381;
st.shared.u64 [%rd1379+8], %rd1380;
add.s64 %rd1383, %rd246, %rd1374;
ld.shared.u8 %rs192, [%rd1383];
ld.shared.u8 %rs193, [%rd1383+1];
st.shared.u8 [%rd1383], %rs193;
st.shared.u8 [%rd1383+1], %rs192;

BB24_250:
mov.u32 %r1379, 512;

BB24_251:
bar.sync 0;
add.s32 %r1032, %r1379, -1;
and.b32 %r1033, %r1032, %r13;
sub.s32 %r1035, %r148, %r1033;
add.s32 %r1036, %r1035, %r1379;
cvt.u64.u32	%rd146, %r1036;
mul.wide.u32 %rd1384, %r1036, 8;
add.s64 %rd147, %rd244, %rd1384;
add.s64 %rd148, %rd246, %rd146;
cvt.u64.u32	%rd149, %r1035;
mul.wide.u32 %rd1387, %r1035, 8;
add.s64 %rd150, %rd244, %rd1387;
ld.shared.u64 %rd151, [%rd147];
ld.shared.u64 %rd152, [%rd150];
add.s64 %rd153, %rd246, %rd149;
setp.le.s64	%p199, %rd152, %rd151;
@%p199 bra BB24_253;

ld.shared.u8 %rs194, [%rd153];
mov.u32 %r1380, 1;
setp.ne.s16	%p200, %rs194, 0;
@%p200 bra BB24_254;

BB24_253:
ld.shared.u8 %rs195, [%rd148];
setp.eq.s16	%p201, %rs195, 0;
selp.u32	%r1380, 1, 0, %p201;

BB24_254:
bfe.u32 %r1039, %r13, 9, 1;
setp.ne.s32	%p202, %r1380, %r1039;
@%p202 bra BB24_256;

shl.b64 %rd1388, %rd146, 3;
add.s64 %rd1390, %rd245, %rd1388;
st.shared.u64 [%rd150], %rd151;
st.shared.u64 [%rd147], %rd152;
shl.b64 %rd1391, %rd149, 3;
add.s64 %rd1392, %rd245, %rd1391;
ld.shared.u64 %rd1393, [%rd1392];
ld.shared.u64 %rd1394, [%rd1390];
st.shared.u64 [%rd1392], %rd1394;
st.shared.u64 [%rd1390], %rd1393;
ld.shared.u8 %rs196, [%rd153];
ld.shared.u8 %rs197, [%rd148];
st.shared.u8 [%rd153], %rs197;
st.shared.u8 [%rd148], %rs196;

BB24_256:
shr.u32 %r124, %r1379, 1;
bar.sync 0;
add.s32 %r1040, %r124, -1;
and.b32 %r1042, %r1040, %r13;
sub.s32 %r1044, %r148, %r1042;
add.s32 %r1045, %r1044, %r124;
cvt.u64.u32	%rd154, %r1045;
mul.wide.u32 %rd1395, %r1045, 8;
add.s64 %rd155, %rd244, %rd1395;
add.s64 %rd156, %rd246, %rd154;
cvt.u64.u32	%rd157, %r1044;
mul.wide.u32 %rd1398, %r1044, 8;
add.s64 %rd158, %rd244, %rd1398;
ld.shared.u64 %rd159, [%rd155];
ld.shared.u64 %rd160, [%rd158];
add.s64 %rd161, %rd246, %rd157;
setp.le.s64	%p203, %rd160, %rd159;
@%p203 bra BB24_258;

ld.shared.u8 %rs198, [%rd161];
mov.u32 %r1381, 1;
setp.ne.s16	%p204, %rs198, 0;
@%p204 bra BB24_259;

BB24_258:
ld.shared.u8 %rs199, [%rd156];
setp.eq.s16	%p205, %rs199, 0;
selp.u32	%r1381, 1, 0, %p205;

BB24_259:
bfe.u32 %r1048, %r13, 9, 1;
setp.ne.s32	%p206, %r1381, %r1048;
@%p206 bra BB24_261;

shl.b64 %rd1399, %rd154, 3;
add.s64 %rd1401, %rd245, %rd1399;
st.shared.u64 [%rd158], %rd159;
st.shared.u64 [%rd155], %rd160;
shl.b64 %rd1402, %rd157, 3;
add.s64 %rd1403, %rd245, %rd1402;
ld.shared.u64 %rd1404, [%rd1403];
ld.shared.u64 %rd1405, [%rd1401];
st.shared.u64 [%rd1403], %rd1405;
st.shared.u64 [%rd1401], %rd1404;
ld.shared.u8 %rs200, [%rd161];
ld.shared.u8 %rs201, [%rd156];
st.shared.u8 [%rd161], %rs201;
st.shared.u8 [%rd156], %rs200;

BB24_261:
shr.u32 %r1379, %r1379, 2;
setp.ne.s32	%p207, %r1379, 0;
@%p207 bra BB24_251;

bar.sync 0;
and.b32 %r1049, %r13, 1023;
sub.s32 %r1050, %r148, %r1049;
add.s32 %r1051, %r1050, 1024;
cvt.u64.u32	%rd162, %r1051;
mul.wide.u32 %rd1406, %r1051, 8;
add.s64 %rd163, %rd244, %rd1406;
cvt.u64.u32	%rd164, %r1050;
mul.wide.u32 %rd1408, %r1050, 8;
add.s64 %rd165, %rd244, %rd1408;
ld.shared.u64 %rd166, [%rd163];
ld.shared.u64 %rd167, [%rd165];
add.s64 %rd168, %rd246, %rd164;
setp.le.s64	%p208, %rd167, %rd166;
@%p208 bra BB24_264;

ld.shared.u8 %rs202, [%rd168];
setp.ne.s16	%p209, %rs202, 0;
@%p209 bra BB24_266;

BB24_264:
add.s64 %rd169, %rd246, %rd162;
ld.shared.u8 %rs1, [%rd169];
setp.eq.s16	%p210, %rs1, 0;
@%p210 bra BB24_266;

shl.b64 %rd1411, %rd162, 3;
add.s64 %rd1413, %rd245, %rd1411;
st.shared.u64 [%rd165], %rd166;
st.shared.u64 [%rd163], %rd167;
shl.b64 %rd1414, %rd164, 3;
add.s64 %rd1415, %rd245, %rd1414;
ld.shared.u64 %rd1416, [%rd1415];
ld.shared.u64 %rd1417, [%rd1413];
st.shared.u64 [%rd1415], %rd1417;
st.shared.u64 [%rd1413], %rd1416;
ld.shared.u8 %rs203, [%rd168];
st.shared.u8 [%rd168], %rs1;
st.shared.u8 [%rd169], %rs203;

BB24_266:
bar.sync 0;
and.b32 %r1053, %r13, 511;
sub.s32 %r1055, %r148, %r1053;
add.s32 %r1056, %r1055, 512;
cvt.u64.u32	%rd170, %r1056;
mul.wide.u32 %rd1418, %r1056, 8;
add.s64 %rd171, %rd244, %rd1418;
cvt.u64.u32	%rd172, %r1055;
mul.wide.u32 %rd1420, %r1055, 8;
add.s64 %rd173, %rd244, %rd1420;
ld.shared.u64 %rd174, [%rd171];
ld.shared.u64 %rd175, [%rd173];
add.s64 %rd176, %rd246, %rd172;
setp.le.s64	%p211, %rd175, %rd174;
@%p211 bra BB24_268;

ld.shared.u8 %rs204, [%rd176];
setp.ne.s16	%p212, %rs204, 0;
@%p212 bra BB24_270;

BB24_268:
add.s64 %rd177, %rd246, %rd170;
ld.shared.u8 %rs2, [%rd177];
setp.eq.s16	%p213, %rs2, 0;
@%p213 bra BB24_270;

shl.b64 %rd1423, %rd170, 3;
add.s64 %rd1425, %rd245, %rd1423;
st.shared.u64 [%rd173], %rd174;
st.shared.u64 [%rd171], %rd175;
shl.b64 %rd1426, %rd172, 3;
add.s64 %rd1427, %rd245, %rd1426;
ld.shared.u64 %rd1428, [%rd1427];
ld.shared.u64 %rd1429, [%rd1425];
st.shared.u64 [%rd1427], %rd1429;
st.shared.u64 [%rd1425], %rd1428;
ld.shared.u8 %rs205, [%rd176];
st.shared.u8 [%rd176], %rs2;
st.shared.u8 [%rd177], %rs205;

BB24_270:
bar.sync 0;
add.s64 %rd1699, %rd244, %rd1155;
ld.shared.u64 %rd178, [%rd1699];
ld.shared.u64 %rd179, [%rd1159];
setp.le.s64	%p214, %rd179, %rd178;
@%p214 bra BB24_272;

cvt.u64.u32	%rd1435, %r102;
add.s64 %rd1437, %rd246, %rd1435;
ld.shared.u8 %rs206, [%rd1437];
setp.ne.s16	%p215, %rs206, 0;
@%p215 bra BB24_274;

BB24_272:
add.s32 %r1255, %r102, 256;
cvt.u64.u32	%rd1438, %r1255;
add.s64 %rd1440, %rd246, %rd1438;
ld.shared.u8 %rs3, [%rd1440];
setp.eq.s16	%p216, %rs3, 0;
@%p216 bra BB24_274;

mul.wide.u32 %rd1722, %r102, 8;
add.s64 %rd1700, %rd244, %rd1155;
cvt.u64.u32	%rd1441, %r102;
st.shared.u64 [%rd1159], %rd178;
st.shared.u64 [%rd1700], %rd179;
add.s64 %rd1449, %rd245, %rd1722;
ld.shared.u64 %rd1450, [%rd1449];
add.s64 %rd1451, %rd245, %rd1155;
ld.shared.u64 %rd1452, [%rd1451];
st.shared.u64 [%rd1449], %rd1452;
st.shared.u64 [%rd1451], %rd1450;
add.s64 %rd1454, %rd246, %rd1441;
ld.shared.u8 %rs207, [%rd1454];
st.shared.u8 [%rd1454], %rs3;
st.shared.u8 [%rd1440], %rs207;

BB24_274:
bar.sync 0;
add.s64 %rd1701, %rd244, %rd952;
ld.shared.u64 %rd180, [%rd1701];
ld.shared.u64 %rd181, [%rd956];
setp.le.s64	%p217, %rd181, %rd180;
@%p217 bra BB24_276;

cvt.u64.u32	%rd1461, %r84;
add.s64 %rd1463, %rd246, %rd1461;
ld.shared.u8 %rs208, [%rd1463];
setp.ne.s16	%p218, %rs208, 0;
@%p218 bra BB24_278;

BB24_276:
add.s32 %r1256, %r84, 128;
cvt.u64.u32	%rd1464, %r1256;
add.s64 %rd1466, %rd246, %rd1464;
ld.shared.u8 %rs4, [%rd1466];
setp.eq.s16	%p219, %rs4, 0;
@%p219 bra BB24_278;

mul.wide.u32 %rd1723, %r84, 8;
add.s64 %rd1702, %rd244, %rd952;
cvt.u64.u32	%rd1467, %r84;
st.shared.u64 [%rd956], %rd180;
st.shared.u64 [%rd1702], %rd181;
add.s64 %rd1475, %rd245, %rd1723;
ld.shared.u64 %rd1476, [%rd1475];
add.s64 %rd1477, %rd245, %rd952;
ld.shared.u64 %rd1478, [%rd1477];
st.shared.u64 [%rd1475], %rd1478;
st.shared.u64 [%rd1477], %rd1476;
add.s64 %rd1480, %rd246, %rd1467;
ld.shared.u8 %rs209, [%rd1480];
st.shared.u8 [%rd1480], %rs4;
st.shared.u8 [%rd1466], %rs209;

BB24_278:
bar.sync 0;
add.s64 %rd1703, %rd244, %rd775;
ld.shared.u64 %rd182, [%rd1703];
ld.shared.u64 %rd183, [%rd779];
setp.le.s64	%p220, %rd183, %rd182;
@%p220 bra BB24_280;

cvt.u64.u32	%rd1487, %r68;
add.s64 %rd1489, %rd246, %rd1487;
ld.shared.u8 %rs210, [%rd1489];
setp.ne.s16	%p221, %rs210, 0;
@%p221 bra BB24_282;

BB24_280:
add.s32 %r1257, %r68, 64;
cvt.u64.u32	%rd1490, %r1257;
add.s64 %rd1492, %rd246, %rd1490;
ld.shared.u8 %rs5, [%rd1492];
setp.eq.s16	%p222, %rs5, 0;
@%p222 bra BB24_282;

mul.wide.u32 %rd1724, %r68, 8;
add.s64 %rd1704, %rd244, %rd775;
cvt.u64.u32	%rd1493, %r68;
st.shared.u64 [%rd779], %rd182;
st.shared.u64 [%rd1704], %rd183;
add.s64 %rd1501, %rd245, %rd1724;
ld.shared.u64 %rd1502, [%rd1501];
add.s64 %rd1503, %rd245, %rd775;
ld.shared.u64 %rd1504, [%rd1503];
st.shared.u64 [%rd1501], %rd1504;
st.shared.u64 [%rd1503], %rd1502;
add.s64 %rd1506, %rd246, %rd1493;
ld.shared.u8 %rs211, [%rd1506];
st.shared.u8 [%rd1506], %rs5;
st.shared.u8 [%rd1492], %rs211;

BB24_282:
bar.sync 0;
add.s64 %rd1705, %rd244, %rd624;
ld.shared.u64 %rd184, [%rd1705];
ld.shared.u64 %rd185, [%rd628];
setp.le.s64	%p223, %rd185, %rd184;
@%p223 bra BB24_284;

cvt.u64.u32	%rd1513, %r54;
add.s64 %rd1515, %rd246, %rd1513;
ld.shared.u8 %rs212, [%rd1515];
setp.ne.s16	%p224, %rs212, 0;
@%p224 bra BB24_286;

BB24_284:
add.s32 %r1258, %r54, 32;
cvt.u64.u32	%rd1516, %r1258;
add.s64 %rd1518, %rd246, %rd1516;
ld.shared.u8 %rs6, [%rd1518];
setp.eq.s16	%p225, %rs6, 0;
@%p225 bra BB24_286;

mul.wide.u32 %rd1725, %r54, 8;
add.s64 %rd1706, %rd244, %rd624;
cvt.u64.u32	%rd1519, %r54;
st.shared.u64 [%rd628], %rd184;
st.shared.u64 [%rd1706], %rd185;
add.s64 %rd1527, %rd245, %rd1725;
ld.shared.u64 %rd1528, [%rd1527];
add.s64 %rd1529, %rd245, %rd624;
ld.shared.u64 %rd1530, [%rd1529];
st.shared.u64 [%rd1527], %rd1530;
st.shared.u64 [%rd1529], %rd1528;
add.s64 %rd1532, %rd246, %rd1519;
ld.shared.u8 %rs213, [%rd1532];
st.shared.u8 [%rd1532], %rs6;
st.shared.u8 [%rd1518], %rs213;

BB24_286:
bar.sync 0;
add.s64 %rd1707, %rd244, %rd499;
ld.shared.u64 %rd186, [%rd1707];
ld.shared.u64 %rd187, [%rd503];
setp.le.s64	%p226, %rd187, %rd186;
@%p226 bra BB24_288;

cvt.u64.u32	%rd1539, %r42;
add.s64 %rd1541, %rd246, %rd1539;
ld.shared.u8 %rs214, [%rd1541];
setp.ne.s16	%p227, %rs214, 0;
@%p227 bra BB24_290;

BB24_288:
add.s32 %r1259, %r42, 16;
cvt.u64.u32	%rd1542, %r1259;
add.s64 %rd1544, %rd246, %rd1542;
ld.shared.u8 %rs7, [%rd1544];
setp.eq.s16	%p228, %rs7, 0;
@%p228 bra BB24_290;

mul.wide.u32 %rd1726, %r42, 8;
add.s64 %rd1708, %rd244, %rd499;
cvt.u64.u32	%rd1545, %r42;
st.shared.u64 [%rd503], %rd186;
st.shared.u64 [%rd1708], %rd187;
add.s64 %rd1553, %rd245, %rd1726;
ld.shared.u64 %rd1554, [%rd1553];
add.s64 %rd1555, %rd245, %rd499;
ld.shared.u64 %rd1556, [%rd1555];
st.shared.u64 [%rd1553], %rd1556;
st.shared.u64 [%rd1555], %rd1554;
add.s64 %rd1558, %rd246, %rd1545;
ld.shared.u8 %rs215, [%rd1558];
st.shared.u8 [%rd1558], %rs7;
st.shared.u8 [%rd1544], %rs215;

BB24_290:
bar.sync 0;
ld.shared.u64 %rd188, [%rd402];
ld.shared.u64 %rd189, [%rd404];
setp.le.s64	%p229, %rd189, %rd188;
@%p229 bra BB24_292;

and.b32 %r1249, %r13, 7;
sub.s32 %r1248, %r148, %r1249;
cvt.u64.u32	%rd1565, %r1248;
add.s64 %rd1567, %rd246, %rd1565;
ld.shared.u8 %rs216, [%rd1567];
setp.ne.s16	%p230, %rs216, 0;
@%p230 bra BB24_294;

BB24_292:
and.b32 %r1225, %r13, 7;
sub.s32 %r1224, %r148, %r1225;
add.s32 %r1223, %r1224, 8;
cvt.u64.u32	%rd1568, %r1223;
add.s64 %rd1570, %rd246, %rd1568;
ld.shared.u8 %rs8, [%rd1570];
setp.eq.s16	%p231, %rs8, 0;
@%p231 bra BB24_294;

and.b32 %r1228, %r13, 7;
sub.s32 %r1227, %r148, %r1228;
add.s32 %r1226, %r1227, 8;
mul.wide.u32 %rd1710, %r1226, 8;
mul.wide.u32 %rd1709, %r1227, 8;
cvt.u64.u32	%rd1571, %r1227;
st.shared.u64 [%rd404], %rd188;
st.shared.u64 [%rd402], %rd189;
add.s64 %rd1579, %rd245, %rd1709;
ld.shared.u64 %rd1580, [%rd1579];
add.s64 %rd1581, %rd245, %rd1710;
ld.shared.u64 %rd1582, [%rd1581];
st.shared.u64 [%rd1579], %rd1582;
st.shared.u64 [%rd1581], %rd1580;
add.s64 %rd1584, %rd246, %rd1571;
ld.shared.u8 %rs217, [%rd1584];
st.shared.u8 [%rd1584], %rs8;
st.shared.u8 [%rd1570], %rs217;

BB24_294:
bar.sync 0;
ld.shared.u64 %rd190, [%rd329];
ld.shared.u64 %rd191, [%rd331];
setp.le.s64	%p232, %rd191, %rd190;
@%p232 bra BB24_296;

and.b32 %r1247, %r13, 3;
sub.s32 %r1246, %r148, %r1247;
cvt.u64.u32	%rd1591, %r1246;
add.s64 %rd1593, %rd246, %rd1591;
ld.shared.u8 %rs218, [%rd1593];
setp.ne.s16	%p233, %rs218, 0;
@%p233 bra BB24_298;

BB24_296:
and.b32 %r1231, %r13, 3;
sub.s32 %r1230, %r148, %r1231;
add.s32 %r1229, %r1230, 4;
cvt.u64.u32	%rd1594, %r1229;
add.s64 %rd1596, %rd246, %rd1594;
ld.shared.u8 %rs9, [%rd1596];
setp.eq.s16	%p234, %rs9, 0;
@%p234 bra BB24_298;

and.b32 %r1234, %r13, 3;
sub.s32 %r1233, %r148, %r1234;
add.s32 %r1232, %r1233, 4;
mul.wide.u32 %rd1712, %r1232, 8;
mul.wide.u32 %rd1711, %r1233, 8;
cvt.u64.u32	%rd1597, %r1233;
st.shared.u64 [%rd331], %rd190;
st.shared.u64 [%rd329], %rd191;
add.s64 %rd1605, %rd245, %rd1711;
ld.shared.u64 %rd1606, [%rd1605];
add.s64 %rd1607, %rd245, %rd1712;
ld.shared.u64 %rd1608, [%rd1607];
st.shared.u64 [%rd1605], %rd1608;
st.shared.u64 [%rd1607], %rd1606;
add.s64 %rd1610, %rd246, %rd1597;
ld.shared.u8 %rs219, [%rd1610];
st.shared.u8 [%rd1610], %rs9;
st.shared.u8 [%rd1596], %rs219;

BB24_298:
bar.sync 0;
ld.shared.u64 %rd192, [%rd282];
ld.shared.u64 %rd193, [%rd284];
setp.le.s64	%p235, %rd193, %rd192;
@%p235 bra BB24_300;

and.b32 %r1245, %r13, 1;
sub.s32 %r1244, %r148, %r1245;
cvt.u64.u32	%rd1617, %r1244;
add.s64 %rd1619, %rd246, %rd1617;
ld.shared.u8 %rs220, [%rd1619];
setp.ne.s16	%p236, %rs220, 0;
@%p236 bra BB24_302;

BB24_300:
and.b32 %r1237, %r13, 1;
sub.s32 %r1236, %r148, %r1237;
add.s32 %r1235, %r1236, 2;
cvt.u64.u32	%rd1620, %r1235;
add.s64 %rd1622, %rd246, %rd1620;
ld.shared.u8 %rs10, [%rd1622];
setp.eq.s16	%p237, %rs10, 0;
@%p237 bra BB24_302;

and.b32 %r1240, %r13, 1;
sub.s32 %r1239, %r148, %r1240;
add.s32 %r1238, %r1239, 2;
mul.wide.u32 %rd1714, %r1238, 8;
mul.wide.u32 %rd1713, %r1239, 8;
cvt.u64.u32	%rd1623, %r1239;
st.shared.u64 [%rd284], %rd192;
st.shared.u64 [%rd282], %rd193;
add.s64 %rd1631, %rd245, %rd1713;
ld.shared.u64 %rd1632, [%rd1631];
add.s64 %rd1633, %rd245, %rd1714;
ld.shared.u64 %rd1634, [%rd1633];
st.shared.u64 [%rd1631], %rd1634;
st.shared.u64 [%rd1633], %rd1632;
add.s64 %rd1636, %rd246, %rd1623;
ld.shared.u8 %rs221, [%rd1636];
st.shared.u8 [%rd1636], %rs10;
st.shared.u8 [%rd1622], %rs221;

BB24_302:
bar.sync 0;
ld.shared.u64 %rd194, [%rd262+8];
ld.shared.u64 %rd195, [%rd262];
setp.le.s64	%p238, %rd195, %rd194;
@%p238 bra BB24_304;

cvt.u64.u32	%rd1641, %r148;
add.s64 %rd1643, %rd246, %rd1641;
ld.shared.u8 %rs222, [%rd1643];
setp.ne.s16	%p239, %rs222, 0;
@%p239 bra BB24_306;

BB24_304:
cvt.u64.u32	%rd1644, %r148;
add.s64 %rd1646, %rd246, %rd1644;
ld.shared.u8 %rs11, [%rd1646+1];
setp.eq.s16	%p240, %rs11, 0;
@%p240 bra BB24_306;

mul.wide.u32 %rd1715, %r148, 8;
st.shared.u64 [%rd262], %rd194;
st.shared.u64 [%rd262+8], %rd195;
add.s64 %rd1652, %rd245, %rd1715;
ld.shared.u64 %rd1653, [%rd1652];
ld.shared.u64 %rd1654, [%rd1652+8];
st.shared.u64 [%rd1652], %rd1654;
st.shared.u64 [%rd1652+8], %rd1653;
ld.shared.u8 %rs223, [%rd1646];
st.shared.u8 [%rd1646], %rs11;
st.shared.u8 [%rd1646+1], %rs223;

BB24_306:
ld.param.u64 %rd1717, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
cvt.s64.s32	%rd1716, %r13;
setp.lt.u64	%p242, %rd1716, %rd1717;
bar.sync 0;
@!%p242 bra BB24_308;
bra.uni BB24_307;

BB24_307:
mov.u32 %r1243, %tid.x;
cvt.s64.s32	%rd1721, %r1243;
mul.wide.s32 %rd1659, %r1243, 8;
add.s64 %rd1661, %rd244, %rd1659;
ld.shared.u64 %rd1662, [%rd1661];
ld.local.u64 %rd1663, [%rd2];
cvta.to.global.u64 %rd1664, %rd1663;
mul.lo.s64 %rd1665, %rd1721, %rd198;
add.s64 %rd1666, %rd1665, %rd25;
shl.b64 %rd1667, %rd1666, 3;
add.s64 %rd1668, %rd1664, %rd1667;
st.global.u64 [%rd1668], %rd1662;
add.s64 %rd1670, %rd245, %rd1659;
ld.shared.u64 %rd1671, [%rd1670];
ld.local.u64 %rd1672, [%rd3];
cvta.to.global.u64 %rd1673, %rd1672;
mul.lo.s64 %rd1674, %rd1721, %rd199;
add.s64 %rd1675, %rd1674, %rd42;
shl.b64 %rd1676, %rd1675, 3;
add.s64 %rd1677, %rd1673, %rd1676;
st.global.u64 [%rd1677], %rd1671;

BB24_308:
add.s32 %r1241, %r13, 1024;
ld.param.u64 %rd1719, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
cvt.s64.s32	%rd1718, %r1241;
setp.ge.u64	%p243, %rd1718, %rd1719;
@%p243 bra BB24_310;

add.s32 %r1242, %r13, 1024;
cvt.s64.s32	%rd1720, %r1242;
mul.wide.s32 %rd1679, %r13, 8;
add.s64 %rd1681, %rd244, %rd1679;
ld.shared.u64 %rd1682, [%rd1681+8192];
ld.local.u64 %rd1683, [%rd2];
cvta.to.global.u64 %rd1684, %rd1683;
mul.lo.s64 %rd1686, %rd1720, %rd198;
add.s64 %rd1687, %rd1686, %rd25;
shl.b64 %rd1688, %rd1687, 3;
add.s64 %rd1689, %rd1684, %rd1688;
st.global.u64 [%rd1689], %rd1682;
add.s64 %rd1691, %rd245, %rd1679;
ld.shared.u64 %rd1692, [%rd1691+8192];
ld.local.u64 %rd1693, [%rd3];
cvta.to.global.u64 %rd1694, %rd1693;
mul.lo.s64 %rd1695, %rd1720, %rd199;
add.s64 %rd1696, %rd1695, %rd42;
shl.b64 %rd1697, %rd1696, 3;
add.s64 %rd1698, %rd1694, %rd1697;
st.global.u64 [%rd1698], %rd1692;

BB24_310:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[416],
.param .u64 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u64 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u64 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[416],
.param .u64 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot25[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<244>;
.reg .b16 %rs<224>;
.reg .b32 %r<1382>;
.reg .b64 %rd<1840>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[16384];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[16384];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[2048];

mov.u64 %rd1839, __local_depot25;
cvta.local.u64 %SP, %rd1839;
ld.param.u64 %rd196, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u64 %rd197, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u64 %rd198, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u64 %rd199, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd200, %SP, 0;
cvta.to.local.u64 %rd2, %rd200;
add.u64 %rd201, %SP, 416;
cvta.to.local.u64 %rd3, %rd201;
mov.u32 %r1330, 0;
mov.pred %p4, 0;
@%p4 bra BB25_2;

BB25_1:
mul.wide.s32 %rd202, %r1330, 8;
add.s64 %rd203, %rd4, %rd202;
ld.param.u64 %rd204, [%rd203];
add.s64 %rd205, %rd2, %rd202;
st.local.u64 [%rd205], %rd204;
add.s32 %r1330, %r1330, 1;
setp.lt.u32	%p5, %r1330, 52;
@%p5 bra BB25_1;

BB25_2:
mov.u32 %r1331, 0;
@%p4 bra BB25_4;

BB25_3:
mul.wide.s32 %rd206, %r1331, 8;
add.s64 %rd207, %rd1, %rd206;
ld.param.u64 %rd208, [%rd207];
add.s64 %rd209, %rd3, %rd206;
st.local.u64 [%rd209], %rd208;
add.s32 %r1331, %r1331, 1;
setp.lt.u32	%p7, %r1331, 52;
@%p7 bra BB25_3;

BB25_4:
mov.u32 %r132, %nctaid.y;
mov.u32 %r133, %ctaid.z;
mov.u32 %r134, %ctaid.y;
mad.lo.s32 %r135, %r132, %r133, %r134;
mov.u32 %r136, %nctaid.x;
mov.u32 %r137, %ctaid.x;
mad.lo.s32 %r138, %r135, %r136, %r137;
cvt.u64.u32	%rd8, %r138;
setp.ge.u64	%p8, %rd8, %rd196;
@%p8 bra BB25_310;

ld.local.u32 %r5, [%rd2+408];
add.s32 %r1332, %r5, -1;
mov.u64 %rd210, 0;
setp.lt.s32	%p9, %r1332, 1;
mov.u64 %rd1821, %rd8;
mov.u64 %rd1837, %rd210;
@%p9 bra BB25_11;

mul.wide.s32 %rd212, %r5, 8;
add.s64 %rd1807, %rd2, %rd212;
mov.u64 %rd1838, 0;
mov.u64 %rd1822, %rd8;

BB25_7:
ld.local.u64 %rd14, [%rd1807];
or.b64 %rd213, %rd1822, %rd14;
and.b64 %rd214, %rd213, -4294967296;
setp.eq.s64	%p10, %rd214, 0;
@%p10 bra BB25_9;
bra.uni BB25_8;

BB25_9:
cvt.u32.u64	%r139, %rd14;
cvt.u32.u64	%r140, %rd1822;
div.u32 %r141, %r140, %r139;
rem.u32 %r142, %r140, %r139;
cvt.u64.u32	%rd1823, %r141;
cvt.u64.u32	%rd1808, %r142;
bra.uni BB25_10;

BB25_8:
div.u64 %rd1823, %rd1822, %rd14;
rem.u64 %rd1808, %rd1822, %rd14;

BB25_10:
mov.u64 %rd1822, %rd1823;
ld.local.u64 %rd215, [%rd1807+200];
mul.lo.s64 %rd216, %rd215, %rd1808;
add.s64 %rd1838, %rd216, %rd1838;
add.s64 %rd1807, %rd1807, -8;
add.s32 %r1332, %r1332, -1;
setp.gt.s32	%p11, %r1332, 0;
mov.u64 %rd1815, %rd1822;
mov.u64 %rd1821, %rd1815;
mov.u64 %rd1824, %rd1838;
mov.u64 %rd1837, %rd1824;
@%p11 bra BB25_7;

BB25_11:
mov.u64 %rd24, %rd1837;
mov.u64 %rd23, %rd1821;
ld.local.u64 %rd218, [%rd2+208];
mul.lo.s64 %rd219, %rd218, %rd23;
add.s64 %rd25, %rd219, %rd24;
ld.local.u32 %r9, [%rd3+408];
add.s32 %r1333, %r9, -1;
setp.lt.s32	%p12, %r1333, 1;
mov.u64 %rd1818, %rd8;
mov.u64 %rd1835, %rd210;
@%p12 bra BB25_17;

mul.wide.s32 %rd221, %r9, 8;
add.s64 %rd1809, %rd3, %rd221;
mov.u64 %rd1836, 0;
mov.u64 %rd1819, %rd8;

BB25_13:
ld.local.u64 %rd31, [%rd1809];
or.b64 %rd222, %rd1819, %rd31;
and.b64 %rd223, %rd222, -4294967296;
setp.eq.s64	%p13, %rd223, 0;
@%p13 bra BB25_15;
bra.uni BB25_14;

BB25_15:
cvt.u32.u64	%r143, %rd31;
cvt.u32.u64	%r144, %rd1819;
div.u32 %r145, %r144, %r143;
rem.u32 %r146, %r144, %r143;
cvt.u64.u32	%rd1820, %r145;
cvt.u64.u32	%rd1810, %r146;
bra.uni BB25_16;

BB25_14:
div.u64 %rd1820, %rd1819, %rd31;
rem.u64 %rd1810, %rd1819, %rd31;

BB25_16:
mov.u64 %rd1819, %rd1820;
ld.local.u64 %rd224, [%rd1809+200];
mul.lo.s64 %rd225, %rd224, %rd1810;
add.s64 %rd1836, %rd225, %rd1836;
add.s64 %rd1809, %rd1809, -8;
add.s32 %r1333, %r1333, -1;
setp.gt.s32	%p14, %r1333, 0;
mov.u64 %rd1818, %rd1819;
mov.u64 %rd1835, %rd1836;
@%p14 bra BB25_13;

BB25_17:
ld.local.u64 %rd227, [%rd3+208];
mul.lo.s64 %rd228, %rd227, %rd1818;
add.s64 %rd42, %rd228, %rd1835;
mov.u32 %r13, %tid.x;
cvt.s64.s32	%rd43, %r13;
setp.lt.u64	%p1, %rd43, %rd197;
setp.ge.u64	%p15, %rd43, %rd197;
mov.u64 %rd1834, %rd210;
@%p15 bra BB25_19;

ld.local.u64 %rd229, [%rd2];
cvta.to.global.u64 %rd230, %rd229;
mul.lo.s64 %rd231, %rd43, %rd198;
add.s64 %rd232, %rd231, %rd25;
shl.b64 %rd233, %rd232, 3;
add.s64 %rd234, %rd230, %rd233;
ld.global.u64 %rd1834, [%rd234];

BB25_19:
mov.u64 %rd1833, %rd210;
@%p15 bra BB25_21;

ld.local.u64 %rd236, [%rd3];
cvta.to.global.u64 %rd237, %rd236;
mul.lo.s64 %rd238, %rd43, %rd199;
add.s64 %rd239, %rd238, %rd42;
shl.b64 %rd240, %rd239, 3;
add.s64 %rd241, %rd237, %rd240;
ld.global.u64 %rd1833, [%rd241];

BB25_21:
add.s32 %r147, %r13, 1024;
selp.u16	%rs12, 1, 0, %p1;
shl.b64 %rd243, %rd43, 3;
mov.u64 %rd244, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd48, %rd244, %rd243;
st.shared.u64 [%rd48], %rd1834;
mov.u64 %rd245, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd49, %rd245, %rd243;
st.shared.u64 [%rd49], %rd1833;
mov.u64 %rd246, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd50, %rd246, %rd43;
st.shared.u8 [%rd50], %rs12;
cvt.s64.s32	%rd51, %r147;
setp.lt.u64	%p2, %rd51, %rd197;
setp.ge.u64	%p17, %rd51, %rd197;
mov.u64 %rd1832, %rd210;
@%p17 bra BB25_23;

ld.local.u64 %rd247, [%rd2];
cvta.to.global.u64 %rd248, %rd247;
mul.lo.s64 %rd249, %rd51, %rd198;
add.s64 %rd250, %rd249, %rd25;
shl.b64 %rd251, %rd250, 3;
add.s64 %rd252, %rd248, %rd251;
ld.global.u64 %rd1832, [%rd252];

BB25_23:
mov.u64 %rd1831, %rd210;
@%p17 bra BB25_25;

ld.local.u64 %rd254, [%rd3];
cvta.to.global.u64 %rd255, %rd254;
mul.lo.s64 %rd256, %rd51, %rd199;
add.s64 %rd257, %rd256, %rd42;
shl.b64 %rd258, %rd257, 3;
add.s64 %rd259, %rd255, %rd258;
ld.global.u64 %rd1831, [%rd259];

BB25_25:
selp.u16	%rs13, 1, 0, %p2;
st.shared.u64 [%rd48+8192], %rd1832;
st.shared.u64 [%rd49+8192], %rd1831;
st.shared.u8 [%rd50+1024], %rs13;
bar.sync 0;
shl.b32 %r148, %r13, 1;
mul.wide.u32 %rd260, %r148, 8;
add.s64 %rd262, %rd244, %rd260;
ld.shared.u64 %rd56, [%rd262+8];
ld.shared.u64 %rd57, [%rd262];
setp.ge.s64	%p19, %rd57, %rd56;
@%p19 bra BB25_27;

cvt.u64.u32	%rd263, %r148;
add.s64 %rd265, %rd246, %rd263;
ld.shared.u8 %rs14, [%rd265];
mov.u32 %r1334, 1;
setp.ne.s16	%p20, %rs14, 0;
@%p20 bra BB25_28;

BB25_27:
cvt.u64.u32	%rd266, %r148;
add.s64 %rd268, %rd246, %rd266;
ld.shared.u8 %rs15, [%rd268+1];
setp.eq.s16	%p21, %rs15, 0;
selp.u32	%r1334, 1, 0, %p21;

BB25_28:
and.b32 %r154, %r13, 1;
setp.ne.s32	%p22, %r1334, %r154;
@%p22 bra BB25_30;

add.s64 %rd271, %rd245, %rd260;
cvt.u64.u32	%rd272, %r148;
st.shared.u64 [%rd262], %rd56;
st.shared.u64 [%rd262+8], %rd57;
ld.shared.u64 %rd276, [%rd271];
ld.shared.u64 %rd277, [%rd271+8];
st.shared.u64 [%rd271], %rd277;
st.shared.u64 [%rd271+8], %rd276;
add.s64 %rd279, %rd246, %rd272;
ld.shared.u8 %rs16, [%rd279];
ld.shared.u8 %rs17, [%rd279+1];
st.shared.u8 [%rd279], %rs17;
st.shared.u8 [%rd279+1], %rs16;

BB25_30:
bar.sync 0;
sub.s32 %r18, %r148, %r154;
add.s32 %r160, %r18, 2;
mul.wide.u32 %rd280, %r160, 8;
add.s64 %rd282, %rd244, %rd280;
mul.wide.u32 %rd283, %r18, 8;
add.s64 %rd284, %rd244, %rd283;
ld.shared.u64 %rd58, [%rd282];
ld.shared.u64 %rd59, [%rd284];
setp.ge.s64	%p23, %rd59, %rd58;
@%p23 bra BB25_32;

cvt.u64.u32	%rd285, %r18;
add.s64 %rd287, %rd246, %rd285;
ld.shared.u8 %rs18, [%rd287];
mov.u32 %r1335, 1;
setp.ne.s16	%p24, %rs18, 0;
@%p24 bra BB25_33;

BB25_32:
cvt.u64.u32	%rd288, %r160;
add.s64 %rd290, %rd246, %rd288;
ld.shared.u8 %rs19, [%rd290];
setp.eq.s16	%p25, %rs19, 0;
selp.u32	%r1335, 1, 0, %p25;

BB25_33:
bfe.u32 %r172, %r13, 1, 1;
setp.ne.s32	%p26, %r1335, %r172;
@%p26 bra BB25_35;

add.s64 %rd293, %rd245, %rd283;
add.s64 %rd295, %rd245, %rd280;
cvt.u64.u32	%rd296, %r18;
st.shared.u64 [%rd284], %rd58;
cvt.u64.u32	%rd300, %r160;
st.shared.u64 [%rd282], %rd59;
ld.shared.u64 %rd303, [%rd293];
ld.shared.u64 %rd304, [%rd295];
st.shared.u64 [%rd293], %rd304;
st.shared.u64 [%rd295], %rd303;
add.s64 %rd306, %rd246, %rd296;
ld.shared.u8 %rs20, [%rd306];
add.s64 %rd307, %rd246, %rd300;
ld.shared.u8 %rs21, [%rd307];
st.shared.u8 [%rd306], %rs21;
st.shared.u8 [%rd307], %rs20;

BB25_35:
bar.sync 0;
ld.shared.u64 %rd60, [%rd262+8];
ld.shared.u64 %rd61, [%rd262];
setp.ge.s64	%p27, %rd61, %rd60;
@%p27 bra BB25_37;

cvt.u64.u32	%rd311, %r148;
add.s64 %rd313, %rd246, %rd311;
ld.shared.u8 %rs22, [%rd313];
mov.u32 %r1336, 1;
setp.ne.s16	%p28, %rs22, 0;
@%p28 bra BB25_38;

BB25_37:
cvt.u64.u32	%rd314, %r148;
add.s64 %rd316, %rd246, %rd314;
ld.shared.u8 %rs23, [%rd316+1];
setp.eq.s16	%p29, %rs23, 0;
selp.u32	%r1336, 1, 0, %p29;

BB25_38:
bfe.u32 %r187, %r13, 1, 1;
setp.ne.s32	%p30, %r1336, %r187;
@%p30 bra BB25_40;

cvt.u64.u32	%rd317, %r148;
st.shared.u64 [%rd262], %rd60;
st.shared.u64 [%rd262+8], %rd61;
add.s64 %rd322, %rd245, %rd260;
ld.shared.u64 %rd323, [%rd322];
ld.shared.u64 %rd324, [%rd322+8];
st.shared.u64 [%rd322], %rd324;
st.shared.u64 [%rd322+8], %rd323;
add.s64 %rd326, %rd246, %rd317;
ld.shared.u8 %rs24, [%rd326];
ld.shared.u8 %rs25, [%rd326+1];
st.shared.u8 [%rd326], %rs25;
st.shared.u8 [%rd326+1], %rs24;

BB25_40:
bar.sync 0;
and.b32 %r190, %r13, 3;
sub.s32 %r24, %r148, %r190;
add.s32 %r192, %r24, 4;
mul.wide.u32 %rd327, %r192, 8;
add.s64 %rd329, %rd244, %rd327;
mul.wide.u32 %rd330, %r24, 8;
add.s64 %rd331, %rd244, %rd330;
ld.shared.u64 %rd62, [%rd329];
ld.shared.u64 %rd63, [%rd331];
setp.ge.s64	%p31, %rd63, %rd62;
@%p31 bra BB25_42;

cvt.u64.u32	%rd332, %r24;
add.s64 %rd334, %rd246, %rd332;
ld.shared.u8 %rs26, [%rd334];
mov.u32 %r1337, 1;
setp.ne.s16	%p32, %rs26, 0;
@%p32 bra BB25_43;

BB25_42:
cvt.u64.u32	%rd335, %r192;
add.s64 %rd337, %rd246, %rd335;
ld.shared.u8 %rs27, [%rd337];
setp.eq.s16	%p33, %rs27, 0;
selp.u32	%r1337, 1, 0, %p33;

BB25_43:
bfe.u32 %r204, %r13, 2, 1;
setp.ne.s32	%p34, %r1337, %r204;
@%p34 bra BB25_45;

add.s64 %rd340, %rd245, %rd330;
add.s64 %rd342, %rd245, %rd327;
cvt.u64.u32	%rd343, %r24;
st.shared.u64 [%rd331], %rd62;
cvt.u64.u32	%rd347, %r192;
st.shared.u64 [%rd329], %rd63;
ld.shared.u64 %rd350, [%rd340];
ld.shared.u64 %rd351, [%rd342];
st.shared.u64 [%rd340], %rd351;
st.shared.u64 [%rd342], %rd350;
add.s64 %rd353, %rd246, %rd343;
ld.shared.u8 %rs28, [%rd353];
add.s64 %rd354, %rd246, %rd347;
ld.shared.u8 %rs29, [%rd354];
st.shared.u8 [%rd353], %rs29;
st.shared.u8 [%rd354], %rs28;

BB25_45:
bar.sync 0;
ld.shared.u64 %rd64, [%rd282];
ld.shared.u64 %rd65, [%rd284];
setp.ge.s64	%p35, %rd65, %rd64;
@%p35 bra BB25_47;

cvt.u64.u32	%rd360, %r18;
add.s64 %rd362, %rd246, %rd360;
ld.shared.u8 %rs30, [%rd362];
mov.u32 %r1338, 1;
setp.ne.s16	%p36, %rs30, 0;
@%p36 bra BB25_48;

BB25_47:
cvt.u64.u32	%rd363, %r160;
add.s64 %rd365, %rd246, %rd363;
ld.shared.u8 %rs31, [%rd365];
setp.eq.s16	%p37, %rs31, 0;
selp.u32	%r1338, 1, 0, %p37;

BB25_48:
bfe.u32 %r227, %r13, 2, 1;
setp.ne.s32	%p38, %r1338, %r227;
@%p38 bra BB25_50;

cvt.u64.u32	%rd366, %r18;
st.shared.u64 [%rd284], %rd64;
cvt.u64.u32	%rd370, %r160;
st.shared.u64 [%rd282], %rd65;
add.s64 %rd374, %rd245, %rd283;
ld.shared.u64 %rd375, [%rd374];
add.s64 %rd376, %rd245, %rd280;
ld.shared.u64 %rd377, [%rd376];
st.shared.u64 [%rd374], %rd377;
st.shared.u64 [%rd376], %rd375;
add.s64 %rd379, %rd246, %rd366;
ld.shared.u8 %rs32, [%rd379];
add.s64 %rd380, %rd246, %rd370;
ld.shared.u8 %rs33, [%rd380];
st.shared.u8 [%rd379], %rs33;
st.shared.u8 [%rd380], %rs32;

BB25_50:
bar.sync 0;
ld.shared.u64 %rd66, [%rd262+8];
ld.shared.u64 %rd67, [%rd262];
setp.ge.s64	%p39, %rd67, %rd66;
@%p39 bra BB25_52;

cvt.u64.u32	%rd384, %r148;
add.s64 %rd386, %rd246, %rd384;
ld.shared.u8 %rs34, [%rd386];
mov.u32 %r1339, 1;
setp.ne.s16	%p40, %rs34, 0;
@%p40 bra BB25_53;

BB25_52:
cvt.u64.u32	%rd387, %r148;
add.s64 %rd389, %rd246, %rd387;
ld.shared.u8 %rs35, [%rd389+1];
setp.eq.s16	%p41, %rs35, 0;
selp.u32	%r1339, 1, 0, %p41;

BB25_53:
bfe.u32 %r241, %r13, 2, 1;
setp.ne.s32	%p42, %r1339, %r241;
@%p42 bra BB25_55;

cvt.u64.u32	%rd390, %r148;
st.shared.u64 [%rd262], %rd66;
st.shared.u64 [%rd262+8], %rd67;
add.s64 %rd395, %rd245, %rd260;
ld.shared.u64 %rd396, [%rd395];
ld.shared.u64 %rd397, [%rd395+8];
st.shared.u64 [%rd395], %rd397;
st.shared.u64 [%rd395+8], %rd396;
add.s64 %rd399, %rd246, %rd390;
ld.shared.u8 %rs36, [%rd399];
ld.shared.u8 %rs37, [%rd399+1];
st.shared.u8 [%rd399], %rs37;
st.shared.u8 [%rd399+1], %rs36;

BB25_55:
bar.sync 0;
and.b32 %r244, %r13, 7;
sub.s32 %r32, %r148, %r244;
add.s32 %r246, %r32, 8;
mul.wide.u32 %rd400, %r246, 8;
add.s64 %rd402, %rd244, %rd400;
mul.wide.u32 %rd403, %r32, 8;
add.s64 %rd404, %rd244, %rd403;
ld.shared.u64 %rd68, [%rd402];
ld.shared.u64 %rd69, [%rd404];
setp.ge.s64	%p43, %rd69, %rd68;
@%p43 bra BB25_57;

cvt.u64.u32	%rd405, %r32;
add.s64 %rd407, %rd246, %rd405;
ld.shared.u8 %rs38, [%rd407];
mov.u32 %r1340, 1;
setp.ne.s16	%p44, %rs38, 0;
@%p44 bra BB25_58;

BB25_57:
cvt.u64.u32	%rd408, %r246;
add.s64 %rd410, %rd246, %rd408;
ld.shared.u8 %rs39, [%rd410];
setp.eq.s16	%p45, %rs39, 0;
selp.u32	%r1340, 1, 0, %p45;

BB25_58:
bfe.u32 %r258, %r13, 3, 1;
setp.ne.s32	%p46, %r1340, %r258;
@%p46 bra BB25_60;

add.s64 %rd413, %rd245, %rd403;
add.s64 %rd415, %rd245, %rd400;
cvt.u64.u32	%rd416, %r32;
st.shared.u64 [%rd404], %rd68;
cvt.u64.u32	%rd420, %r246;
st.shared.u64 [%rd402], %rd69;
ld.shared.u64 %rd423, [%rd413];
ld.shared.u64 %rd424, [%rd415];
st.shared.u64 [%rd413], %rd424;
st.shared.u64 [%rd415], %rd423;
add.s64 %rd426, %rd246, %rd416;
ld.shared.u8 %rs40, [%rd426];
add.s64 %rd427, %rd246, %rd420;
ld.shared.u8 %rs41, [%rd427];
st.shared.u8 [%rd426], %rs41;
st.shared.u8 [%rd427], %rs40;

BB25_60:
bar.sync 0;
ld.shared.u64 %rd70, [%rd329];
ld.shared.u64 %rd71, [%rd331];
setp.ge.s64	%p47, %rd71, %rd70;
@%p47 bra BB25_62;

cvt.u64.u32	%rd433, %r24;
add.s64 %rd435, %rd246, %rd433;
ld.shared.u8 %rs42, [%rd435];
mov.u32 %r1341, 1;
setp.ne.s16	%p48, %rs42, 0;
@%p48 bra BB25_63;

BB25_62:
cvt.u64.u32	%rd436, %r192;
add.s64 %rd438, %rd246, %rd436;
ld.shared.u8 %rs43, [%rd438];
setp.eq.s16	%p49, %rs43, 0;
selp.u32	%r1341, 1, 0, %p49;

BB25_63:
bfe.u32 %r281, %r13, 3, 1;
setp.ne.s32	%p50, %r1341, %r281;
@%p50 bra BB25_65;

mul.wide.u32 %rd1803, %r192, 8;
mul.wide.u32 %rd1802, %r24, 8;
cvt.u64.u32	%rd439, %r24;
st.shared.u64 [%rd331], %rd70;
cvt.u64.u32	%rd443, %r192;
st.shared.u64 [%rd329], %rd71;
add.s64 %rd447, %rd245, %rd1802;
ld.shared.u64 %rd448, [%rd447];
add.s64 %rd449, %rd245, %rd1803;
ld.shared.u64 %rd450, [%rd449];
st.shared.u64 [%rd447], %rd450;
st.shared.u64 [%rd449], %rd448;
add.s64 %rd452, %rd246, %rd439;
ld.shared.u8 %rs44, [%rd452];
add.s64 %rd453, %rd246, %rd443;
ld.shared.u8 %rs45, [%rd453];
st.shared.u8 [%rd452], %rs45;
st.shared.u8 [%rd453], %rs44;

BB25_65:
bar.sync 0;
ld.shared.u64 %rd72, [%rd282];
ld.shared.u64 %rd73, [%rd284];
setp.ge.s64	%p51, %rd73, %rd72;
@%p51 bra BB25_67;

cvt.u64.u32	%rd459, %r18;
add.s64 %rd461, %rd246, %rd459;
ld.shared.u8 %rs46, [%rd461];
mov.u32 %r1342, 1;
setp.ne.s16	%p52, %rs46, 0;
@%p52 bra BB25_68;

BB25_67:
cvt.u64.u32	%rd462, %r160;
add.s64 %rd464, %rd246, %rd462;
ld.shared.u8 %rs47, [%rd464];
setp.eq.s16	%p53, %rs47, 0;
selp.u32	%r1342, 1, 0, %p53;

BB25_68:
bfe.u32 %r303, %r13, 3, 1;
setp.ne.s32	%p54, %r1342, %r303;
@%p54 bra BB25_70;

mul.wide.u32 %rd1801, %r160, 8;
mul.wide.u32 %rd1800, %r18, 8;
cvt.u64.u32	%rd465, %r18;
st.shared.u64 [%rd284], %rd72;
cvt.u64.u32	%rd469, %r160;
st.shared.u64 [%rd282], %rd73;
add.s64 %rd473, %rd245, %rd1800;
ld.shared.u64 %rd474, [%rd473];
add.s64 %rd475, %rd245, %rd1801;
ld.shared.u64 %rd476, [%rd475];
st.shared.u64 [%rd473], %rd476;
st.shared.u64 [%rd475], %rd474;
add.s64 %rd478, %rd246, %rd465;
ld.shared.u8 %rs48, [%rd478];
add.s64 %rd479, %rd246, %rd469;
ld.shared.u8 %rs49, [%rd479];
st.shared.u8 [%rd478], %rs49;
st.shared.u8 [%rd479], %rs48;

BB25_70:
bar.sync 0;
ld.shared.u64 %rd74, [%rd262+8];
ld.shared.u64 %rd75, [%rd262];
setp.ge.s64	%p55, %rd75, %rd74;
@%p55 bra BB25_72;

cvt.u64.u32	%rd483, %r148;
add.s64 %rd485, %rd246, %rd483;
ld.shared.u8 %rs50, [%rd485];
mov.u32 %r1343, 1;
setp.ne.s16	%p56, %rs50, 0;
@%p56 bra BB25_73;

BB25_72:
cvt.u64.u32	%rd486, %r148;
add.s64 %rd488, %rd246, %rd486;
ld.shared.u8 %rs51, [%rd488+1];
setp.eq.s16	%p57, %rs51, 0;
selp.u32	%r1343, 1, 0, %p57;

BB25_73:
bfe.u32 %r317, %r13, 3, 1;
setp.ne.s32	%p58, %r1343, %r317;
@%p58 bra BB25_75;

mul.wide.u32 %rd1799, %r148, 8;
cvt.u64.u32	%rd489, %r148;
st.shared.u64 [%rd262], %rd74;
st.shared.u64 [%rd262+8], %rd75;
add.s64 %rd494, %rd245, %rd1799;
ld.shared.u64 %rd495, [%rd494];
ld.shared.u64 %rd496, [%rd494+8];
st.shared.u64 [%rd494], %rd496;
st.shared.u64 [%rd494+8], %rd495;
add.s64 %rd498, %rd246, %rd489;
ld.shared.u8 %rs52, [%rd498];
ld.shared.u8 %rs53, [%rd498+1];
st.shared.u8 [%rd498], %rs53;
st.shared.u8 [%rd498+1], %rs52;

BB25_75:
bar.sync 0;
and.b32 %r320, %r13, 15;
sub.s32 %r42, %r148, %r320;
add.s32 %r322, %r42, 16;
mul.wide.u32 %rd499, %r322, 8;
add.s64 %rd501, %rd244, %rd499;
mul.wide.u32 %rd502, %r42, 8;
add.s64 %rd503, %rd244, %rd502;
ld.shared.u64 %rd76, [%rd501];
ld.shared.u64 %rd77, [%rd503];
setp.ge.s64	%p59, %rd77, %rd76;
@%p59 bra BB25_77;

cvt.u64.u32	%rd504, %r42;
add.s64 %rd506, %rd246, %rd504;
ld.shared.u8 %rs54, [%rd506];
mov.u32 %r1344, 1;
setp.ne.s16	%p60, %rs54, 0;
@%p60 bra BB25_78;

BB25_77:
cvt.u64.u32	%rd507, %r322;
add.s64 %rd509, %rd246, %rd507;
ld.shared.u8 %rs55, [%rd509];
setp.eq.s16	%p61, %rs55, 0;
selp.u32	%r1344, 1, 0, %p61;

BB25_78:
bfe.u32 %r334, %r13, 4, 1;
setp.ne.s32	%p62, %r1344, %r334;
@%p62 bra BB25_80;

mul.wide.u32 %rd1790, %r42, 8;
add.s64 %rd512, %rd245, %rd1790;
add.s64 %rd514, %rd245, %rd499;
cvt.u64.u32	%rd515, %r42;
st.shared.u64 [%rd503], %rd76;
cvt.u64.u32	%rd519, %r322;
st.shared.u64 [%rd501], %rd77;
ld.shared.u64 %rd522, [%rd512];
ld.shared.u64 %rd523, [%rd514];
st.shared.u64 [%rd512], %rd523;
st.shared.u64 [%rd514], %rd522;
add.s64 %rd525, %rd246, %rd515;
ld.shared.u8 %rs56, [%rd525];
add.s64 %rd526, %rd246, %rd519;
ld.shared.u8 %rs57, [%rd526];
st.shared.u8 [%rd525], %rs57;
st.shared.u8 [%rd526], %rs56;

BB25_80:
bar.sync 0;
ld.shared.u64 %rd78, [%rd402];
ld.shared.u64 %rd79, [%rd404];
setp.ge.s64	%p63, %rd79, %rd78;
@%p63 bra BB25_82;

cvt.u64.u32	%rd532, %r32;
add.s64 %rd534, %rd246, %rd532;
ld.shared.u8 %rs58, [%rd534];
mov.u32 %r1345, 1;
setp.ne.s16	%p64, %rs58, 0;
@%p64 bra BB25_83;

BB25_82:
cvt.u64.u32	%rd535, %r246;
add.s64 %rd537, %rd246, %rd535;
ld.shared.u8 %rs59, [%rd537];
setp.eq.s16	%p65, %rs59, 0;
selp.u32	%r1345, 1, 0, %p65;

BB25_83:
bfe.u32 %r357, %r13, 4, 1;
setp.ne.s32	%p66, %r1345, %r357;
@%p66 bra BB25_85;

mul.wide.u32 %rd1789, %r246, 8;
mul.wide.u32 %rd1788, %r32, 8;
cvt.u64.u32	%rd538, %r32;
st.shared.u64 [%rd404], %rd78;
cvt.u64.u32	%rd542, %r246;
st.shared.u64 [%rd402], %rd79;
add.s64 %rd546, %rd245, %rd1788;
ld.shared.u64 %rd547, [%rd546];
add.s64 %rd548, %rd245, %rd1789;
ld.shared.u64 %rd549, [%rd548];
st.shared.u64 [%rd546], %rd549;
st.shared.u64 [%rd548], %rd547;
add.s64 %rd551, %rd246, %rd538;
ld.shared.u8 %rs60, [%rd551];
add.s64 %rd552, %rd246, %rd542;
ld.shared.u8 %rs61, [%rd552];
st.shared.u8 [%rd551], %rs61;
st.shared.u8 [%rd552], %rs60;

BB25_85:
bar.sync 0;
ld.shared.u64 %rd80, [%rd329];
ld.shared.u64 %rd81, [%rd331];
setp.ge.s64	%p67, %rd81, %rd80;
@%p67 bra BB25_87;

cvt.u64.u32	%rd558, %r24;
add.s64 %rd560, %rd246, %rd558;
ld.shared.u8 %rs62, [%rd560];
mov.u32 %r1346, 1;
setp.ne.s16	%p68, %rs62, 0;
@%p68 bra BB25_88;

BB25_87:
cvt.u64.u32	%rd561, %r192;
add.s64 %rd563, %rd246, %rd561;
ld.shared.u8 %rs63, [%rd563];
setp.eq.s16	%p69, %rs63, 0;
selp.u32	%r1346, 1, 0, %p69;

BB25_88:
bfe.u32 %r379, %r13, 4, 1;
setp.ne.s32	%p70, %r1346, %r379;
@%p70 bra BB25_90;

mul.wide.u32 %rd1787, %r192, 8;
mul.wide.u32 %rd1786, %r24, 8;
cvt.u64.u32	%rd564, %r24;
st.shared.u64 [%rd331], %rd80;
cvt.u64.u32	%rd568, %r192;
st.shared.u64 [%rd329], %rd81;
add.s64 %rd572, %rd245, %rd1786;
ld.shared.u64 %rd573, [%rd572];
add.s64 %rd574, %rd245, %rd1787;
ld.shared.u64 %rd575, [%rd574];
st.shared.u64 [%rd572], %rd575;
st.shared.u64 [%rd574], %rd573;
add.s64 %rd577, %rd246, %rd564;
ld.shared.u8 %rs64, [%rd577];
add.s64 %rd578, %rd246, %rd568;
ld.shared.u8 %rs65, [%rd578];
st.shared.u8 [%rd577], %rs65;
st.shared.u8 [%rd578], %rs64;

BB25_90:
bar.sync 0;
ld.shared.u64 %rd82, [%rd282];
ld.shared.u64 %rd83, [%rd284];
setp.ge.s64	%p71, %rd83, %rd82;
@%p71 bra BB25_92;

cvt.u64.u32	%rd584, %r18;
add.s64 %rd586, %rd246, %rd584;
ld.shared.u8 %rs66, [%rd586];
mov.u32 %r1347, 1;
setp.ne.s16	%p72, %rs66, 0;
@%p72 bra BB25_93;

BB25_92:
cvt.u64.u32	%rd587, %r160;
add.s64 %rd589, %rd246, %rd587;
ld.shared.u8 %rs67, [%rd589];
setp.eq.s16	%p73, %rs67, 0;
selp.u32	%r1347, 1, 0, %p73;

BB25_93:
bfe.u32 %r401, %r13, 4, 1;
setp.ne.s32	%p74, %r1347, %r401;
@%p74 bra BB25_95;

mul.wide.u32 %rd1785, %r160, 8;
mul.wide.u32 %rd1784, %r18, 8;
cvt.u64.u32	%rd590, %r18;
st.shared.u64 [%rd284], %rd82;
cvt.u64.u32	%rd594, %r160;
st.shared.u64 [%rd282], %rd83;
add.s64 %rd598, %rd245, %rd1784;
ld.shared.u64 %rd599, [%rd598];
add.s64 %rd600, %rd245, %rd1785;
ld.shared.u64 %rd601, [%rd600];
st.shared.u64 [%rd598], %rd601;
st.shared.u64 [%rd600], %rd599;
add.s64 %rd603, %rd246, %rd590;
ld.shared.u8 %rs68, [%rd603];
add.s64 %rd604, %rd246, %rd594;
ld.shared.u8 %rs69, [%rd604];
st.shared.u8 [%rd603], %rs69;
st.shared.u8 [%rd604], %rs68;

BB25_95:
bar.sync 0;
ld.shared.u64 %rd84, [%rd262+8];
ld.shared.u64 %rd85, [%rd262];
setp.ge.s64	%p75, %rd85, %rd84;
@%p75 bra BB25_97;

cvt.u64.u32	%rd608, %r148;
add.s64 %rd610, %rd246, %rd608;
ld.shared.u8 %rs70, [%rd610];
mov.u32 %r1348, 1;
setp.ne.s16	%p76, %rs70, 0;
@%p76 bra BB25_98;

BB25_97:
cvt.u64.u32	%rd611, %r148;
add.s64 %rd613, %rd246, %rd611;
ld.shared.u8 %rs71, [%rd613+1];
setp.eq.s16	%p77, %rs71, 0;
selp.u32	%r1348, 1, 0, %p77;

BB25_98:
bfe.u32 %r415, %r13, 4, 1;
setp.ne.s32	%p78, %r1348, %r415;
@%p78 bra BB25_100;

mul.wide.u32 %rd1783, %r148, 8;
cvt.u64.u32	%rd614, %r148;
st.shared.u64 [%rd262], %rd84;
st.shared.u64 [%rd262+8], %rd85;
add.s64 %rd619, %rd245, %rd1783;
ld.shared.u64 %rd620, [%rd619];
ld.shared.u64 %rd621, [%rd619+8];
st.shared.u64 [%rd619], %rd621;
st.shared.u64 [%rd619+8], %rd620;
add.s64 %rd623, %rd246, %rd614;
ld.shared.u8 %rs72, [%rd623];
ld.shared.u8 %rs73, [%rd623+1];
st.shared.u8 [%rd623], %rs73;
st.shared.u8 [%rd623+1], %rs72;

BB25_100:
bar.sync 0;
and.b32 %r418, %r13, 31;
sub.s32 %r54, %r148, %r418;
add.s32 %r420, %r54, 32;
mul.wide.u32 %rd624, %r420, 8;
add.s64 %rd626, %rd244, %rd624;
mul.wide.u32 %rd627, %r54, 8;
add.s64 %rd628, %rd244, %rd627;
ld.shared.u64 %rd86, [%rd626];
ld.shared.u64 %rd87, [%rd628];
setp.ge.s64	%p79, %rd87, %rd86;
@%p79 bra BB25_102;

cvt.u64.u32	%rd629, %r54;
add.s64 %rd631, %rd246, %rd629;
ld.shared.u8 %rs74, [%rd631];
mov.u32 %r1349, 1;
setp.ne.s16	%p80, %rs74, 0;
@%p80 bra BB25_103;

BB25_102:
cvt.u64.u32	%rd632, %r420;
add.s64 %rd634, %rd246, %rd632;
ld.shared.u8 %rs75, [%rd634];
setp.eq.s16	%p81, %rs75, 0;
selp.u32	%r1349, 1, 0, %p81;

BB25_103:
bfe.u32 %r432, %r13, 5, 1;
setp.ne.s32	%p82, %r1349, %r432;
@%p82 bra BB25_105;

add.s64 %rd1806, %rd244, %rd624;
add.s32 %r1312, %r54, 32;
mul.wide.u32 %rd1782, %r54, 8;
add.s64 %rd637, %rd245, %rd1782;
add.s64 %rd639, %rd245, %rd624;
cvt.u64.u32	%rd640, %r54;
st.shared.u64 [%rd628], %rd86;
cvt.u64.u32	%rd644, %r1312;
st.shared.u64 [%rd1806], %rd87;
ld.shared.u64 %rd647, [%rd637];
ld.shared.u64 %rd648, [%rd639];
st.shared.u64 [%rd637], %rd648;
st.shared.u64 [%rd639], %rd647;
add.s64 %rd650, %rd246, %rd640;
ld.shared.u8 %rs76, [%rd650];
add.s64 %rd651, %rd246, %rd644;
ld.shared.u8 %rs77, [%rd651];
st.shared.u8 [%rd650], %rs77;
st.shared.u8 [%rd651], %rs76;

BB25_105:
bar.sync 0;
add.s64 %rd1804, %rd244, %rd499;
ld.shared.u64 %rd88, [%rd1804];
ld.shared.u64 %rd89, [%rd503];
setp.ge.s64	%p83, %rd89, %rd88;
@%p83 bra BB25_107;

cvt.u64.u32	%rd657, %r42;
add.s64 %rd659, %rd246, %rd657;
ld.shared.u8 %rs78, [%rd659];
mov.u32 %r1350, 1;
setp.ne.s16	%p84, %rs78, 0;
@%p84 bra BB25_108;

BB25_107:
add.s32 %r1308, %r42, 16;
cvt.u64.u32	%rd660, %r1308;
add.s64 %rd662, %rd246, %rd660;
ld.shared.u8 %rs79, [%rd662];
setp.eq.s16	%p85, %rs79, 0;
selp.u32	%r1350, 1, 0, %p85;

BB25_108:
bfe.u32 %r455, %r13, 5, 1;
setp.ne.s32	%p86, %r1350, %r455;
@%p86 bra BB25_110;

add.s64 %rd1805, %rd244, %rd499;
add.s32 %r1309, %r42, 16;
mul.wide.u32 %rd1781, %r42, 8;
cvt.u64.u32	%rd663, %r42;
st.shared.u64 [%rd503], %rd88;
cvt.u64.u32	%rd667, %r1309;
st.shared.u64 [%rd1805], %rd89;
add.s64 %rd671, %rd245, %rd1781;
ld.shared.u64 %rd672, [%rd671];
add.s64 %rd673, %rd245, %rd499;
ld.shared.u64 %rd674, [%rd673];
st.shared.u64 [%rd671], %rd674;
st.shared.u64 [%rd673], %rd672;
add.s64 %rd676, %rd246, %rd663;
ld.shared.u8 %rs80, [%rd676];
add.s64 %rd677, %rd246, %rd667;
ld.shared.u8 %rs81, [%rd677];
st.shared.u8 [%rd676], %rs81;
st.shared.u8 [%rd677], %rs80;

BB25_110:
bar.sync 0;
ld.shared.u64 %rd90, [%rd402];
ld.shared.u64 %rd91, [%rd404];
setp.ge.s64	%p87, %rd91, %rd90;
@%p87 bra BB25_112;

cvt.u64.u32	%rd683, %r32;
add.s64 %rd685, %rd246, %rd683;
ld.shared.u8 %rs82, [%rd685];
mov.u32 %r1351, 1;
setp.ne.s16	%p88, %rs82, 0;
@%p88 bra BB25_113;

BB25_112:
cvt.u64.u32	%rd686, %r246;
add.s64 %rd688, %rd246, %rd686;
ld.shared.u8 %rs83, [%rd688];
setp.eq.s16	%p89, %rs83, 0;
selp.u32	%r1351, 1, 0, %p89;

BB25_113:
bfe.u32 %r477, %r13, 5, 1;
setp.ne.s32	%p90, %r1351, %r477;
@%p90 bra BB25_115;

mul.wide.u32 %rd1780, %r246, 8;
mul.wide.u32 %rd1779, %r32, 8;
cvt.u64.u32	%rd689, %r32;
st.shared.u64 [%rd404], %rd90;
cvt.u64.u32	%rd693, %r246;
st.shared.u64 [%rd402], %rd91;
add.s64 %rd697, %rd245, %rd1779;
ld.shared.u64 %rd698, [%rd697];
add.s64 %rd699, %rd245, %rd1780;
ld.shared.u64 %rd700, [%rd699];
st.shared.u64 [%rd697], %rd700;
st.shared.u64 [%rd699], %rd698;
add.s64 %rd702, %rd246, %rd689;
ld.shared.u8 %rs84, [%rd702];
add.s64 %rd703, %rd246, %rd693;
ld.shared.u8 %rs85, [%rd703];
st.shared.u8 [%rd702], %rs85;
st.shared.u8 [%rd703], %rs84;

BB25_115:
bar.sync 0;
ld.shared.u64 %rd92, [%rd329];
ld.shared.u64 %rd93, [%rd331];
setp.ge.s64	%p91, %rd93, %rd92;
@%p91 bra BB25_117;

cvt.u64.u32	%rd709, %r24;
add.s64 %rd711, %rd246, %rd709;
ld.shared.u8 %rs86, [%rd711];
mov.u32 %r1352, 1;
setp.ne.s16	%p92, %rs86, 0;
@%p92 bra BB25_118;

BB25_117:
cvt.u64.u32	%rd712, %r192;
add.s64 %rd714, %rd246, %rd712;
ld.shared.u8 %rs87, [%rd714];
setp.eq.s16	%p93, %rs87, 0;
selp.u32	%r1352, 1, 0, %p93;

BB25_118:
bfe.u32 %r499, %r13, 5, 1;
setp.ne.s32	%p94, %r1352, %r499;
@%p94 bra BB25_120;

mul.wide.u32 %rd1778, %r192, 8;
mul.wide.u32 %rd1777, %r24, 8;
cvt.u64.u32	%rd715, %r24;
st.shared.u64 [%rd331], %rd92;
cvt.u64.u32	%rd719, %r192;
st.shared.u64 [%rd329], %rd93;
add.s64 %rd723, %rd245, %rd1777;
ld.shared.u64 %rd724, [%rd723];
add.s64 %rd725, %rd245, %rd1778;
ld.shared.u64 %rd726, [%rd725];
st.shared.u64 [%rd723], %rd726;
st.shared.u64 [%rd725], %rd724;
add.s64 %rd728, %rd246, %rd715;
ld.shared.u8 %rs88, [%rd728];
add.s64 %rd729, %rd246, %rd719;
ld.shared.u8 %rs89, [%rd729];
st.shared.u8 [%rd728], %rs89;
st.shared.u8 [%rd729], %rs88;

BB25_120:
bar.sync 0;
ld.shared.u64 %rd94, [%rd282];
ld.shared.u64 %rd95, [%rd284];
setp.ge.s64	%p95, %rd95, %rd94;
@%p95 bra BB25_122;

cvt.u64.u32	%rd735, %r18;
add.s64 %rd737, %rd246, %rd735;
ld.shared.u8 %rs90, [%rd737];
mov.u32 %r1353, 1;
setp.ne.s16	%p96, %rs90, 0;
@%p96 bra BB25_123;

BB25_122:
cvt.u64.u32	%rd738, %r160;
add.s64 %rd740, %rd246, %rd738;
ld.shared.u8 %rs91, [%rd740];
setp.eq.s16	%p97, %rs91, 0;
selp.u32	%r1353, 1, 0, %p97;

BB25_123:
bfe.u32 %r521, %r13, 5, 1;
setp.ne.s32	%p98, %r1353, %r521;
@%p98 bra BB25_125;

mul.wide.u32 %rd1776, %r160, 8;
mul.wide.u32 %rd1775, %r18, 8;
cvt.u64.u32	%rd741, %r18;
st.shared.u64 [%rd284], %rd94;
cvt.u64.u32	%rd745, %r160;
st.shared.u64 [%rd282], %rd95;
add.s64 %rd749, %rd245, %rd1775;
ld.shared.u64 %rd750, [%rd749];
add.s64 %rd751, %rd245, %rd1776;
ld.shared.u64 %rd752, [%rd751];
st.shared.u64 [%rd749], %rd752;
st.shared.u64 [%rd751], %rd750;
add.s64 %rd754, %rd246, %rd741;
ld.shared.u8 %rs92, [%rd754];
add.s64 %rd755, %rd246, %rd745;
ld.shared.u8 %rs93, [%rd755];
st.shared.u8 [%rd754], %rs93;
st.shared.u8 [%rd755], %rs92;

BB25_125:
bar.sync 0;
ld.shared.u64 %rd96, [%rd262+8];
ld.shared.u64 %rd97, [%rd262];
setp.ge.s64	%p99, %rd97, %rd96;
@%p99 bra BB25_127;

cvt.u64.u32	%rd759, %r148;
add.s64 %rd761, %rd246, %rd759;
ld.shared.u8 %rs94, [%rd761];
mov.u32 %r1354, 1;
setp.ne.s16	%p100, %rs94, 0;
@%p100 bra BB25_128;

BB25_127:
cvt.u64.u32	%rd762, %r148;
add.s64 %rd764, %rd246, %rd762;
ld.shared.u8 %rs95, [%rd764+1];
setp.eq.s16	%p101, %rs95, 0;
selp.u32	%r1354, 1, 0, %p101;

BB25_128:
bfe.u32 %r535, %r13, 5, 1;
setp.ne.s32	%p102, %r1354, %r535;
@%p102 bra BB25_130;

mul.wide.u32 %rd1774, %r148, 8;
cvt.u64.u32	%rd765, %r148;
st.shared.u64 [%rd262], %rd96;
st.shared.u64 [%rd262+8], %rd97;
add.s64 %rd770, %rd245, %rd1774;
ld.shared.u64 %rd771, [%rd770];
ld.shared.u64 %rd772, [%rd770+8];
st.shared.u64 [%rd770], %rd772;
st.shared.u64 [%rd770+8], %rd771;
add.s64 %rd774, %rd246, %rd765;
ld.shared.u8 %rs96, [%rd774];
ld.shared.u8 %rs97, [%rd774+1];
st.shared.u8 [%rd774], %rs97;
st.shared.u8 [%rd774+1], %rs96;

BB25_130:
bar.sync 0;
and.b32 %r538, %r13, 63;
sub.s32 %r68, %r148, %r538;
add.s32 %r540, %r68, 64;
mul.wide.u32 %rd775, %r540, 8;
add.s64 %rd777, %rd244, %rd775;
mul.wide.u32 %rd778, %r68, 8;
add.s64 %rd779, %rd244, %rd778;
ld.shared.u64 %rd98, [%rd777];
ld.shared.u64 %rd99, [%rd779];
setp.ge.s64	%p103, %rd99, %rd98;
@%p103 bra BB25_132;

cvt.u64.u32	%rd780, %r68;
add.s64 %rd782, %rd246, %rd780;
ld.shared.u8 %rs98, [%rd782];
mov.u32 %r1355, 1;
setp.ne.s16	%p104, %rs98, 0;
@%p104 bra BB25_133;

BB25_132:
add.s32 %r1313, %r68, 64;
cvt.u64.u32	%rd783, %r1313;
add.s64 %rd785, %rd246, %rd783;
ld.shared.u8 %rs99, [%rd785];
setp.eq.s16	%p105, %rs99, 0;
selp.u32	%r1355, 1, 0, %p105;

BB25_133:
bfe.u32 %r552, %r13, 6, 1;
setp.ne.s32	%p106, %r1355, %r552;
@%p106 bra BB25_135;

add.s64 %rd1798, %rd244, %rd775;
add.s32 %r1314, %r68, 64;
mul.wide.u32 %rd1764, %r68, 8;
add.s64 %rd788, %rd245, %rd1764;
add.s64 %rd790, %rd245, %rd775;
cvt.u64.u32	%rd791, %r68;
st.shared.u64 [%rd779], %rd98;
cvt.u64.u32	%rd795, %r1314;
st.shared.u64 [%rd1798], %rd99;
ld.shared.u64 %rd798, [%rd788];
ld.shared.u64 %rd799, [%rd790];
st.shared.u64 [%rd788], %rd799;
st.shared.u64 [%rd790], %rd798;
add.s64 %rd801, %rd246, %rd791;
ld.shared.u8 %rs100, [%rd801];
add.s64 %rd802, %rd246, %rd795;
ld.shared.u8 %rs101, [%rd802];
st.shared.u8 [%rd801], %rs101;
st.shared.u8 [%rd802], %rs100;

BB25_135:
bar.sync 0;
add.s64 %rd1791, %rd244, %rd624;
ld.shared.u64 %rd100, [%rd1791];
ld.shared.u64 %rd101, [%rd628];
setp.ge.s64	%p107, %rd101, %rd100;
@%p107 bra BB25_137;

cvt.u64.u32	%rd808, %r54;
add.s64 %rd810, %rd246, %rd808;
ld.shared.u8 %rs102, [%rd810];
mov.u32 %r1356, 1;
setp.ne.s16	%p108, %rs102, 0;
@%p108 bra BB25_138;

BB25_137:
add.s32 %r1310, %r54, 32;
cvt.u64.u32	%rd811, %r1310;
add.s64 %rd813, %rd246, %rd811;
ld.shared.u8 %rs103, [%rd813];
setp.eq.s16	%p109, %rs103, 0;
selp.u32	%r1356, 1, 0, %p109;

BB25_138:
bfe.u32 %r575, %r13, 6, 1;
setp.ne.s32	%p110, %r1356, %r575;
@%p110 bra BB25_140;

add.s64 %rd1793, %rd244, %rd624;
add.s32 %r1311, %r54, 32;
mul.wide.u32 %rd1763, %r54, 8;
cvt.u64.u32	%rd814, %r54;
st.shared.u64 [%rd628], %rd100;
cvt.u64.u32	%rd818, %r1311;
st.shared.u64 [%rd1793], %rd101;
add.s64 %rd822, %rd245, %rd1763;
ld.shared.u64 %rd823, [%rd822];
add.s64 %rd824, %rd245, %rd624;
ld.shared.u64 %rd825, [%rd824];
st.shared.u64 [%rd822], %rd825;
st.shared.u64 [%rd824], %rd823;
add.s64 %rd827, %rd246, %rd814;
ld.shared.u8 %rs104, [%rd827];
add.s64 %rd828, %rd246, %rd818;
ld.shared.u8 %rs105, [%rd828];
st.shared.u8 [%rd827], %rs105;
st.shared.u8 [%rd828], %rs104;

BB25_140:
bar.sync 0;
add.s64 %rd1794, %rd244, %rd499;
ld.shared.u64 %rd102, [%rd1794];
ld.shared.u64 %rd103, [%rd503];
setp.ge.s64	%p111, %rd103, %rd102;
@%p111 bra BB25_142;

cvt.u64.u32	%rd834, %r42;
add.s64 %rd836, %rd246, %rd834;
ld.shared.u8 %rs106, [%rd836];
mov.u32 %r1357, 1;
setp.ne.s16	%p112, %rs106, 0;
@%p112 bra BB25_143;

BB25_142:
add.s32 %r1291, %r42, 16;
cvt.u64.u32	%rd837, %r1291;
add.s64 %rd839, %rd246, %rd837;
ld.shared.u8 %rs107, [%rd839];
setp.eq.s16	%p113, %rs107, 0;
selp.u32	%r1357, 1, 0, %p113;

BB25_143:
bfe.u32 %r597, %r13, 6, 1;
setp.ne.s32	%p114, %r1357, %r597;
@%p114 bra BB25_145;

add.s64 %rd1796, %rd244, %rd499;
mul.wide.u32 %rd1762, %r42, 8;
add.s32 %r1292, %r42, 16;
cvt.u64.u32	%rd840, %r42;
st.shared.u64 [%rd503], %rd102;
cvt.u64.u32	%rd844, %r1292;
st.shared.u64 [%rd1796], %rd103;
add.s64 %rd848, %rd245, %rd1762;
ld.shared.u64 %rd849, [%rd848];
add.s64 %rd850, %rd245, %rd499;
ld.shared.u64 %rd851, [%rd850];
st.shared.u64 [%rd848], %rd851;
st.shared.u64 [%rd850], %rd849;
add.s64 %rd853, %rd246, %rd840;
ld.shared.u8 %rs108, [%rd853];
add.s64 %rd854, %rd246, %rd844;
ld.shared.u8 %rs109, [%rd854];
st.shared.u8 [%rd853], %rs109;
st.shared.u8 [%rd854], %rs108;

BB25_145:
bar.sync 0;
ld.shared.u64 %rd104, [%rd402];
ld.shared.u64 %rd105, [%rd404];
setp.ge.s64	%p115, %rd105, %rd104;
@%p115 bra BB25_147;

cvt.u64.u32	%rd860, %r32;
add.s64 %rd862, %rd246, %rd860;
ld.shared.u8 %rs110, [%rd862];
mov.u32 %r1358, 1;
setp.ne.s16	%p116, %rs110, 0;
@%p116 bra BB25_148;

BB25_147:
cvt.u64.u32	%rd863, %r246;
add.s64 %rd865, %rd246, %rd863;
ld.shared.u8 %rs111, [%rd865];
setp.eq.s16	%p117, %rs111, 0;
selp.u32	%r1358, 1, 0, %p117;

BB25_148:
bfe.u32 %r619, %r13, 6, 1;
setp.ne.s32	%p118, %r1358, %r619;
@%p118 bra BB25_150;

mul.wide.u32 %rd1761, %r246, 8;
mul.wide.u32 %rd1760, %r32, 8;
cvt.u64.u32	%rd866, %r32;
st.shared.u64 [%rd404], %rd104;
cvt.u64.u32	%rd870, %r246;
st.shared.u64 [%rd402], %rd105;
add.s64 %rd874, %rd245, %rd1760;
ld.shared.u64 %rd875, [%rd874];
add.s64 %rd876, %rd245, %rd1761;
ld.shared.u64 %rd877, [%rd876];
st.shared.u64 [%rd874], %rd877;
st.shared.u64 [%rd876], %rd875;
add.s64 %rd879, %rd246, %rd866;
ld.shared.u8 %rs112, [%rd879];
add.s64 %rd880, %rd246, %rd870;
ld.shared.u8 %rs113, [%rd880];
st.shared.u8 [%rd879], %rs113;
st.shared.u8 [%rd880], %rs112;

BB25_150:
bar.sync 0;
ld.shared.u64 %rd106, [%rd329];
ld.shared.u64 %rd107, [%rd331];
setp.ge.s64	%p119, %rd107, %rd106;
@%p119 bra BB25_152;

cvt.u64.u32	%rd886, %r24;
add.s64 %rd888, %rd246, %rd886;
ld.shared.u8 %rs114, [%rd888];
mov.u32 %r1359, 1;
setp.ne.s16	%p120, %rs114, 0;
@%p120 bra BB25_153;

BB25_152:
cvt.u64.u32	%rd889, %r192;
add.s64 %rd891, %rd246, %rd889;
ld.shared.u8 %rs115, [%rd891];
setp.eq.s16	%p121, %rs115, 0;
selp.u32	%r1359, 1, 0, %p121;

BB25_153:
bfe.u32 %r641, %r13, 6, 1;
setp.ne.s32	%p122, %r1359, %r641;
@%p122 bra BB25_155;

mul.wide.u32 %rd1759, %r192, 8;
mul.wide.u32 %rd1758, %r24, 8;
cvt.u64.u32	%rd892, %r24;
st.shared.u64 [%rd331], %rd106;
cvt.u64.u32	%rd896, %r192;
st.shared.u64 [%rd329], %rd107;
add.s64 %rd900, %rd245, %rd1758;
ld.shared.u64 %rd901, [%rd900];
add.s64 %rd902, %rd245, %rd1759;
ld.shared.u64 %rd903, [%rd902];
st.shared.u64 [%rd900], %rd903;
st.shared.u64 [%rd902], %rd901;
add.s64 %rd905, %rd246, %rd892;
ld.shared.u8 %rs116, [%rd905];
add.s64 %rd906, %rd246, %rd896;
ld.shared.u8 %rs117, [%rd906];
st.shared.u8 [%rd905], %rs117;
st.shared.u8 [%rd906], %rs116;

BB25_155:
bar.sync 0;
ld.shared.u64 %rd108, [%rd282];
ld.shared.u64 %rd109, [%rd284];
setp.ge.s64	%p123, %rd109, %rd108;
@%p123 bra BB25_157;

cvt.u64.u32	%rd912, %r18;
add.s64 %rd914, %rd246, %rd912;
ld.shared.u8 %rs118, [%rd914];
mov.u32 %r1360, 1;
setp.ne.s16	%p124, %rs118, 0;
@%p124 bra BB25_158;

BB25_157:
cvt.u64.u32	%rd915, %r160;
add.s64 %rd917, %rd246, %rd915;
ld.shared.u8 %rs119, [%rd917];
setp.eq.s16	%p125, %rs119, 0;
selp.u32	%r1360, 1, 0, %p125;

BB25_158:
bfe.u32 %r663, %r13, 6, 1;
setp.ne.s32	%p126, %r1360, %r663;
@%p126 bra BB25_160;

mul.wide.u32 %rd1757, %r160, 8;
mul.wide.u32 %rd1756, %r18, 8;
cvt.u64.u32	%rd918, %r18;
st.shared.u64 [%rd284], %rd108;
cvt.u64.u32	%rd922, %r160;
st.shared.u64 [%rd282], %rd109;
add.s64 %rd926, %rd245, %rd1756;
ld.shared.u64 %rd927, [%rd926];
add.s64 %rd928, %rd245, %rd1757;
ld.shared.u64 %rd929, [%rd928];
st.shared.u64 [%rd926], %rd929;
st.shared.u64 [%rd928], %rd927;
add.s64 %rd931, %rd246, %rd918;
ld.shared.u8 %rs120, [%rd931];
add.s64 %rd932, %rd246, %rd922;
ld.shared.u8 %rs121, [%rd932];
st.shared.u8 [%rd931], %rs121;
st.shared.u8 [%rd932], %rs120;

BB25_160:
bar.sync 0;
ld.shared.u64 %rd110, [%rd262+8];
ld.shared.u64 %rd111, [%rd262];
setp.ge.s64	%p127, %rd111, %rd110;
@%p127 bra BB25_162;

cvt.u64.u32	%rd936, %r148;
add.s64 %rd938, %rd246, %rd936;
ld.shared.u8 %rs122, [%rd938];
mov.u32 %r1361, 1;
setp.ne.s16	%p128, %rs122, 0;
@%p128 bra BB25_163;

BB25_162:
cvt.u64.u32	%rd939, %r148;
add.s64 %rd941, %rd246, %rd939;
ld.shared.u8 %rs123, [%rd941+1];
setp.eq.s16	%p129, %rs123, 0;
selp.u32	%r1361, 1, 0, %p129;

BB25_163:
bfe.u32 %r677, %r13, 6, 1;
setp.ne.s32	%p130, %r1361, %r677;
@%p130 bra BB25_165;

mul.wide.u32 %rd1755, %r148, 8;
cvt.u64.u32	%rd942, %r148;
st.shared.u64 [%rd262], %rd110;
st.shared.u64 [%rd262+8], %rd111;
add.s64 %rd947, %rd245, %rd1755;
ld.shared.u64 %rd948, [%rd947];
ld.shared.u64 %rd949, [%rd947+8];
st.shared.u64 [%rd947], %rd949;
st.shared.u64 [%rd947+8], %rd948;
add.s64 %rd951, %rd246, %rd942;
ld.shared.u8 %rs124, [%rd951];
ld.shared.u8 %rs125, [%rd951+1];
st.shared.u8 [%rd951], %rs125;
st.shared.u8 [%rd951+1], %rs124;

BB25_165:
bar.sync 0;
and.b32 %r680, %r13, 127;
sub.s32 %r84, %r148, %r680;
add.s32 %r682, %r84, 128;
mul.wide.u32 %rd952, %r682, 8;
add.s64 %rd954, %rd244, %rd952;
mul.wide.u32 %rd955, %r84, 8;
add.s64 %rd956, %rd244, %rd955;
ld.shared.u64 %rd112, [%rd954];
ld.shared.u64 %rd113, [%rd956];
setp.ge.s64	%p131, %rd113, %rd112;
@%p131 bra BB25_167;

cvt.u64.u32	%rd957, %r84;
add.s64 %rd959, %rd246, %rd957;
ld.shared.u8 %rs126, [%rd959];
mov.u32 %r1362, 1;
setp.ne.s16	%p132, %rs126, 0;
@%p132 bra BB25_168;

BB25_167:
add.s32 %r1274, %r84, 128;
cvt.u64.u32	%rd960, %r1274;
add.s64 %rd962, %rd246, %rd960;
ld.shared.u8 %rs127, [%rd962];
setp.eq.s16	%p133, %rs127, 0;
selp.u32	%r1362, 1, 0, %p133;

BB25_168:
bfe.u32 %r694, %r13, 7, 1;
setp.ne.s32	%p134, %r1362, %r694;
@%p134 bra BB25_170;

add.s64 %rd1754, %rd244, %rd952;
mul.wide.u32 %rd1753, %r84, 8;
add.s32 %r1290, %r84, 128;
add.s64 %rd965, %rd245, %rd1753;
add.s64 %rd967, %rd245, %rd952;
cvt.u64.u32	%rd968, %r84;
st.shared.u64 [%rd956], %rd112;
cvt.u64.u32	%rd972, %r1290;
st.shared.u64 [%rd1754], %rd113;
ld.shared.u64 %rd975, [%rd965];
ld.shared.u64 %rd976, [%rd967];
st.shared.u64 [%rd965], %rd976;
st.shared.u64 [%rd967], %rd975;
add.s64 %rd978, %rd246, %rd968;
ld.shared.u8 %rs128, [%rd978];
add.s64 %rd979, %rd246, %rd972;
ld.shared.u8 %rs129, [%rd979];
st.shared.u8 [%rd978], %rs129;
st.shared.u8 [%rd979], %rs128;

BB25_170:
bar.sync 0;
add.s64 %rd1797, %rd244, %rd775;
ld.shared.u64 %rd114, [%rd1797];
ld.shared.u64 %rd115, [%rd779];
setp.ge.s64	%p135, %rd115, %rd114;
@%p135 bra BB25_172;

cvt.u64.u32	%rd985, %r68;
add.s64 %rd987, %rd246, %rd985;
ld.shared.u8 %rs130, [%rd987];
mov.u32 %r1363, 1;
setp.ne.s16	%p136, %rs130, 0;
@%p136 bra BB25_173;

BB25_172:
add.s32 %r1275, %r68, 64;
cvt.u64.u32	%rd988, %r1275;
add.s64 %rd990, %rd246, %rd988;
ld.shared.u8 %rs131, [%rd990];
setp.eq.s16	%p137, %rs131, 0;
selp.u32	%r1363, 1, 0, %p137;

BB25_173:
bfe.u32 %r717, %r13, 7, 1;
setp.ne.s32	%p138, %r1363, %r717;
@%p138 bra BB25_175;

add.s64 %rd1767, %rd244, %rd775;
mul.wide.u32 %rd1752, %r68, 8;
add.s32 %r1289, %r68, 64;
cvt.u64.u32	%rd991, %r68;
st.shared.u64 [%rd779], %rd114;
cvt.u64.u32	%rd995, %r1289;
st.shared.u64 [%rd1767], %rd115;
add.s64 %rd999, %rd245, %rd1752;
ld.shared.u64 %rd1000, [%rd999];
add.s64 %rd1001, %rd245, %rd775;
ld.shared.u64 %rd1002, [%rd1001];
st.shared.u64 [%rd999], %rd1002;
st.shared.u64 [%rd1001], %rd1000;
add.s64 %rd1004, %rd246, %rd991;
ld.shared.u8 %rs132, [%rd1004];
add.s64 %rd1005, %rd246, %rd995;
ld.shared.u8 %rs133, [%rd1005];
st.shared.u8 [%rd1004], %rs133;
st.shared.u8 [%rd1005], %rs132;

BB25_175:
bar.sync 0;
add.s64 %rd1792, %rd244, %rd624;
ld.shared.u64 %rd116, [%rd1792];
ld.shared.u64 %rd117, [%rd628];
setp.ge.s64	%p139, %rd117, %rd116;
@%p139 bra BB25_177;

cvt.u64.u32	%rd1011, %r54;
add.s64 %rd1013, %rd246, %rd1011;
ld.shared.u8 %rs134, [%rd1013];
mov.u32 %r1364, 1;
setp.ne.s16	%p140, %rs134, 0;
@%p140 bra BB25_178;

BB25_177:
add.s32 %r1276, %r54, 32;
cvt.u64.u32	%rd1014, %r1276;
add.s64 %rd1016, %rd246, %rd1014;
ld.shared.u8 %rs135, [%rd1016];
setp.eq.s16	%p141, %rs135, 0;
selp.u32	%r1364, 1, 0, %p141;

BB25_178:
bfe.u32 %r739, %r13, 7, 1;
setp.ne.s32	%p142, %r1364, %r739;
@%p142 bra BB25_180;

add.s64 %rd1770, %rd244, %rd624;
mul.wide.u32 %rd1751, %r54, 8;
add.s32 %r1288, %r54, 32;
cvt.u64.u32	%rd1017, %r54;
st.shared.u64 [%rd628], %rd116;
cvt.u64.u32	%rd1021, %r1288;
st.shared.u64 [%rd1770], %rd117;
add.s64 %rd1025, %rd245, %rd1751;
ld.shared.u64 %rd1026, [%rd1025];
add.s64 %rd1027, %rd245, %rd624;
ld.shared.u64 %rd1028, [%rd1027];
st.shared.u64 [%rd1025], %rd1028;
st.shared.u64 [%rd1027], %rd1026;
add.s64 %rd1030, %rd246, %rd1017;
ld.shared.u8 %rs136, [%rd1030];
add.s64 %rd1031, %rd246, %rd1021;
ld.shared.u8 %rs137, [%rd1031];
st.shared.u8 [%rd1030], %rs137;
st.shared.u8 [%rd1031], %rs136;

BB25_180:
bar.sync 0;
add.s64 %rd1795, %rd244, %rd499;
ld.shared.u64 %rd118, [%rd1795];
ld.shared.u64 %rd119, [%rd503];
setp.ge.s64	%p143, %rd119, %rd118;
@%p143 bra BB25_182;

cvt.u64.u32	%rd1037, %r42;
add.s64 %rd1039, %rd246, %rd1037;
ld.shared.u8 %rs138, [%rd1039];
mov.u32 %r1365, 1;
setp.ne.s16	%p144, %rs138, 0;
@%p144 bra BB25_183;

BB25_182:
add.s32 %r1277, %r42, 16;
cvt.u64.u32	%rd1040, %r1277;
add.s64 %rd1042, %rd246, %rd1040;
ld.shared.u8 %rs139, [%rd1042];
setp.eq.s16	%p145, %rs139, 0;
selp.u32	%r1365, 1, 0, %p145;

BB25_183:
bfe.u32 %r761, %r13, 7, 1;
setp.ne.s32	%p146, %r1365, %r761;
@%p146 bra BB25_185;

add.s64 %rd1773, %rd244, %rd499;
mul.wide.u32 %rd1750, %r42, 8;
add.s32 %r1287, %r42, 16;
cvt.u64.u32	%rd1043, %r42;
st.shared.u64 [%rd503], %rd118;
cvt.u64.u32	%rd1047, %r1287;
st.shared.u64 [%rd1773], %rd119;
add.s64 %rd1051, %rd245, %rd1750;
ld.shared.u64 %rd1052, [%rd1051];
add.s64 %rd1053, %rd245, %rd499;
ld.shared.u64 %rd1054, [%rd1053];
st.shared.u64 [%rd1051], %rd1054;
st.shared.u64 [%rd1053], %rd1052;
add.s64 %rd1056, %rd246, %rd1043;
ld.shared.u8 %rs140, [%rd1056];
add.s64 %rd1057, %rd246, %rd1047;
ld.shared.u8 %rs141, [%rd1057];
st.shared.u8 [%rd1056], %rs141;
st.shared.u8 [%rd1057], %rs140;

BB25_185:
bar.sync 0;
ld.shared.u64 %rd120, [%rd402];
ld.shared.u64 %rd121, [%rd404];
setp.ge.s64	%p147, %rd121, %rd120;
@%p147 bra BB25_187;

and.b32 %r1329, %r13, 7;
sub.s32 %r1328, %r148, %r1329;
cvt.u64.u32	%rd1063, %r1328;
add.s64 %rd1065, %rd246, %rd1063;
ld.shared.u8 %rs142, [%rd1065];
mov.u32 %r1366, 1;
setp.ne.s16	%p148, %rs142, 0;
@%p148 bra BB25_188;

BB25_187:
and.b32 %r1317, %r13, 7;
sub.s32 %r1316, %r148, %r1317;
add.s32 %r1315, %r1316, 8;
cvt.u64.u32	%rd1066, %r1315;
add.s64 %rd1068, %rd246, %rd1066;
ld.shared.u8 %rs143, [%rd1068];
setp.eq.s16	%p149, %rs143, 0;
selp.u32	%r1366, 1, 0, %p149;

BB25_188:
bfe.u32 %r783, %r13, 7, 1;
setp.ne.s32	%p150, %r1366, %r783;
@%p150 bra BB25_190;

and.b32 %r1286, %r13, 7;
sub.s32 %r1285, %r148, %r1286;
add.s32 %r1284, %r1285, 8;
mul.wide.u32 %rd1749, %r1284, 8;
mul.wide.u32 %rd1748, %r1285, 8;
cvt.u64.u32	%rd1069, %r1285;
st.shared.u64 [%rd404], %rd120;
cvt.u64.u32	%rd1073, %r1284;
st.shared.u64 [%rd402], %rd121;
add.s64 %rd1077, %rd245, %rd1748;
ld.shared.u64 %rd1078, [%rd1077];
add.s64 %rd1079, %rd245, %rd1749;
ld.shared.u64 %rd1080, [%rd1079];
st.shared.u64 [%rd1077], %rd1080;
st.shared.u64 [%rd1079], %rd1078;
add.s64 %rd1082, %rd246, %rd1069;
ld.shared.u8 %rs144, [%rd1082];
add.s64 %rd1083, %rd246, %rd1073;
ld.shared.u8 %rs145, [%rd1083];
st.shared.u8 [%rd1082], %rs145;
st.shared.u8 [%rd1083], %rs144;

BB25_190:
bar.sync 0;
ld.shared.u64 %rd122, [%rd329];
ld.shared.u64 %rd123, [%rd331];
setp.ge.s64	%p151, %rd123, %rd122;
@%p151 bra BB25_192;

and.b32 %r1327, %r13, 3;
sub.s32 %r1326, %r148, %r1327;
cvt.u64.u32	%rd1089, %r1326;
add.s64 %rd1091, %rd246, %rd1089;
ld.shared.u8 %rs146, [%rd1091];
mov.u32 %r1367, 1;
setp.ne.s16	%p152, %rs146, 0;
@%p152 bra BB25_193;

BB25_192:
and.b32 %r1320, %r13, 3;
sub.s32 %r1319, %r148, %r1320;
add.s32 %r1318, %r1319, 4;
cvt.u64.u32	%rd1092, %r1318;
add.s64 %rd1094, %rd246, %rd1092;
ld.shared.u8 %rs147, [%rd1094];
setp.eq.s16	%p153, %rs147, 0;
selp.u32	%r1367, 1, 0, %p153;

BB25_193:
bfe.u32 %r805, %r13, 7, 1;
setp.ne.s32	%p154, %r1367, %r805;
@%p154 bra BB25_195;

and.b32 %r1283, %r13, 3;
sub.s32 %r1282, %r148, %r1283;
add.s32 %r1281, %r1282, 4;
mul.wide.u32 %rd1747, %r1281, 8;
mul.wide.u32 %rd1746, %r1282, 8;
cvt.u64.u32	%rd1095, %r1282;
st.shared.u64 [%rd331], %rd122;
cvt.u64.u32	%rd1099, %r1281;
st.shared.u64 [%rd329], %rd123;
add.s64 %rd1103, %rd245, %rd1746;
ld.shared.u64 %rd1104, [%rd1103];
add.s64 %rd1105, %rd245, %rd1747;
ld.shared.u64 %rd1106, [%rd1105];
st.shared.u64 [%rd1103], %rd1106;
st.shared.u64 [%rd1105], %rd1104;
add.s64 %rd1108, %rd246, %rd1095;
ld.shared.u8 %rs148, [%rd1108];
add.s64 %rd1109, %rd246, %rd1099;
ld.shared.u8 %rs149, [%rd1109];
st.shared.u8 [%rd1108], %rs149;
st.shared.u8 [%rd1109], %rs148;

BB25_195:
bar.sync 0;
ld.shared.u64 %rd124, [%rd282];
ld.shared.u64 %rd125, [%rd284];
setp.ge.s64	%p155, %rd125, %rd124;
@%p155 bra BB25_197;

and.b32 %r1325, %r13, 1;
sub.s32 %r1324, %r148, %r1325;
cvt.u64.u32	%rd1115, %r1324;
add.s64 %rd1117, %rd246, %rd1115;
ld.shared.u8 %rs150, [%rd1117];
mov.u32 %r1368, 1;
setp.ne.s16	%p156, %rs150, 0;
@%p156 bra BB25_198;

BB25_197:
and.b32 %r1323, %r13, 1;
sub.s32 %r1322, %r148, %r1323;
add.s32 %r1321, %r1322, 2;
cvt.u64.u32	%rd1118, %r1321;
add.s64 %rd1120, %rd246, %rd1118;
ld.shared.u8 %rs151, [%rd1120];
setp.eq.s16	%p157, %rs151, 0;
selp.u32	%r1368, 1, 0, %p157;

BB25_198:
bfe.u32 %r827, %r13, 7, 1;
setp.ne.s32	%p158, %r1368, %r827;
@%p158 bra BB25_200;

and.b32 %r1280, %r13, 1;
sub.s32 %r1279, %r148, %r1280;
add.s32 %r1278, %r1279, 2;
mul.wide.u32 %rd1745, %r1278, 8;
mul.wide.u32 %rd1744, %r1279, 8;
cvt.u64.u32	%rd1121, %r1279;
st.shared.u64 [%rd284], %rd124;
cvt.u64.u32	%rd1125, %r1278;
st.shared.u64 [%rd282], %rd125;
add.s64 %rd1129, %rd245, %rd1744;
ld.shared.u64 %rd1130, [%rd1129];
add.s64 %rd1131, %rd245, %rd1745;
ld.shared.u64 %rd1132, [%rd1131];
st.shared.u64 [%rd1129], %rd1132;
st.shared.u64 [%rd1131], %rd1130;
add.s64 %rd1134, %rd246, %rd1121;
ld.shared.u8 %rs152, [%rd1134];
add.s64 %rd1135, %rd246, %rd1125;
ld.shared.u8 %rs153, [%rd1135];
st.shared.u8 [%rd1134], %rs153;
st.shared.u8 [%rd1135], %rs152;

BB25_200:
bar.sync 0;
ld.shared.u64 %rd126, [%rd262+8];
ld.shared.u64 %rd127, [%rd262];
setp.ge.s64	%p159, %rd127, %rd126;
@%p159 bra BB25_202;

cvt.u64.u32	%rd1139, %r148;
add.s64 %rd1141, %rd246, %rd1139;
ld.shared.u8 %rs154, [%rd1141];
mov.u32 %r1369, 1;
setp.ne.s16	%p160, %rs154, 0;
@%p160 bra BB25_203;

BB25_202:
cvt.u64.u32	%rd1142, %r148;
add.s64 %rd1144, %rd246, %rd1142;
ld.shared.u8 %rs155, [%rd1144+1];
setp.eq.s16	%p161, %rs155, 0;
selp.u32	%r1369, 1, 0, %p161;

BB25_203:
bfe.u32 %r841, %r13, 7, 1;
setp.ne.s32	%p162, %r1369, %r841;
@%p162 bra BB25_205;

mul.wide.u32 %rd1743, %r148, 8;
cvt.u64.u32	%rd1145, %r148;
st.shared.u64 [%rd262], %rd126;
st.shared.u64 [%rd262+8], %rd127;
add.s64 %rd1150, %rd245, %rd1743;
ld.shared.u64 %rd1151, [%rd1150];
ld.shared.u64 %rd1152, [%rd1150+8];
st.shared.u64 [%rd1150], %rd1152;
st.shared.u64 [%rd1150+8], %rd1151;
add.s64 %rd1154, %rd246, %rd1145;
ld.shared.u8 %rs156, [%rd1154];
ld.shared.u8 %rs157, [%rd1154+1];
st.shared.u8 [%rd1154], %rs157;
st.shared.u8 [%rd1154+1], %rs156;

BB25_205:
bar.sync 0;
and.b32 %r844, %r13, 255;
sub.s32 %r102, %r148, %r844;
add.s32 %r846, %r102, 256;
mul.wide.u32 %rd1155, %r846, 8;
add.s64 %rd1157, %rd244, %rd1155;
mul.wide.u32 %rd1158, %r102, 8;
add.s64 %rd1159, %rd244, %rd1158;
ld.shared.u64 %rd128, [%rd1157];
ld.shared.u64 %rd129, [%rd1159];
setp.ge.s64	%p163, %rd129, %rd128;
@%p163 bra BB25_207;

cvt.u64.u32	%rd1160, %r102;
add.s64 %rd1162, %rd246, %rd1160;
ld.shared.u8 %rs158, [%rd1162];
mov.u32 %r1370, 1;
setp.ne.s16	%p164, %rs158, 0;
@%p164 bra BB25_208;

BB25_207:
add.s32 %r1250, %r102, 256;
cvt.u64.u32	%rd1163, %r1250;
add.s64 %rd1165, %rd246, %rd1163;
ld.shared.u8 %rs159, [%rd1165];
setp.eq.s16	%p165, %rs159, 0;
selp.u32	%r1370, 1, 0, %p165;

BB25_208:
bfe.u32 %r858, %r13, 8, 1;
setp.ne.s32	%p166, %r1370, %r858;
@%p166 bra BB25_210;

add.s32 %r1273, %r102, 256;
mul.wide.u32 %rd1740, %r1273, 8;
add.s64 %rd1739, %rd244, %rd1740;
mul.wide.u32 %rd1738, %r102, 8;
add.s64 %rd1168, %rd245, %rd1738;
add.s64 %rd1170, %rd245, %rd1740;
cvt.u64.u32	%rd1171, %r102;
st.shared.u64 [%rd1159], %rd128;
cvt.u64.u32	%rd1175, %r1273;
st.shared.u64 [%rd1739], %rd129;
ld.shared.u64 %rd1178, [%rd1168];
ld.shared.u64 %rd1179, [%rd1170];
st.shared.u64 [%rd1168], %rd1179;
st.shared.u64 [%rd1170], %rd1178;
add.s64 %rd1181, %rd246, %rd1171;
ld.shared.u8 %rs160, [%rd1181];
add.s64 %rd1182, %rd246, %rd1175;
ld.shared.u8 %rs161, [%rd1182];
st.shared.u8 [%rd1181], %rs161;
st.shared.u8 [%rd1182], %rs160;

BB25_210:
bar.sync 0;
add.s64 %rd1741, %rd244, %rd952;
ld.shared.u64 %rd130, [%rd1741];
ld.shared.u64 %rd131, [%rd956];
setp.ge.s64	%p167, %rd131, %rd130;
@%p167 bra BB25_212;

cvt.u64.u32	%rd1188, %r84;
add.s64 %rd1190, %rd246, %rd1188;
ld.shared.u8 %rs162, [%rd1190];
mov.u32 %r1371, 1;
setp.ne.s16	%p168, %rs162, 0;
@%p168 bra BB25_213;

BB25_212:
add.s32 %r1251, %r84, 128;
cvt.u64.u32	%rd1191, %r1251;
add.s64 %rd1193, %rd246, %rd1191;
ld.shared.u8 %rs163, [%rd1193];
setp.eq.s16	%p169, %rs163, 0;
selp.u32	%r1371, 1, 0, %p169;

BB25_213:
bfe.u32 %r881, %r13, 8, 1;
setp.ne.s32	%p170, %r1371, %r881;
@%p170 bra BB25_215;

add.s64 %rd1742, %rd244, %rd952;
mul.wide.u32 %rd1737, %r84, 8;
add.s32 %r1272, %r84, 128;
cvt.u64.u32	%rd1194, %r84;
st.shared.u64 [%rd956], %rd130;
cvt.u64.u32	%rd1198, %r1272;
st.shared.u64 [%rd1742], %rd131;
add.s64 %rd1202, %rd245, %rd1737;
ld.shared.u64 %rd1203, [%rd1202];
add.s64 %rd1204, %rd245, %rd952;
ld.shared.u64 %rd1205, [%rd1204];
st.shared.u64 [%rd1202], %rd1205;
st.shared.u64 [%rd1204], %rd1203;
add.s64 %rd1207, %rd246, %rd1194;
ld.shared.u8 %rs164, [%rd1207];
add.s64 %rd1208, %rd246, %rd1198;
ld.shared.u8 %rs165, [%rd1208];
st.shared.u8 [%rd1207], %rs165;
st.shared.u8 [%rd1208], %rs164;

BB25_215:
bar.sync 0;
add.s64 %rd1765, %rd244, %rd775;
ld.shared.u64 %rd132, [%rd1765];
ld.shared.u64 %rd133, [%rd779];
setp.ge.s64	%p171, %rd133, %rd132;
@%p171 bra BB25_217;

cvt.u64.u32	%rd1214, %r68;
add.s64 %rd1216, %rd246, %rd1214;
ld.shared.u8 %rs166, [%rd1216];
mov.u32 %r1372, 1;
setp.ne.s16	%p172, %rs166, 0;
@%p172 bra BB25_218;

BB25_217:
add.s32 %r1252, %r68, 64;
cvt.u64.u32	%rd1217, %r1252;
add.s64 %rd1219, %rd246, %rd1217;
ld.shared.u8 %rs167, [%rd1219];
setp.eq.s16	%p173, %rs167, 0;
selp.u32	%r1372, 1, 0, %p173;

BB25_218:
bfe.u32 %r903, %r13, 8, 1;
setp.ne.s32	%p174, %r1372, %r903;
@%p174 bra BB25_220;

add.s64 %rd1766, %rd244, %rd775;
mul.wide.u32 %rd1736, %r68, 8;
add.s32 %r1271, %r68, 64;
cvt.u64.u32	%rd1220, %r68;
st.shared.u64 [%rd779], %rd132;
cvt.u64.u32	%rd1224, %r1271;
st.shared.u64 [%rd1766], %rd133;
add.s64 %rd1228, %rd245, %rd1736;
ld.shared.u64 %rd1229, [%rd1228];
add.s64 %rd1230, %rd245, %rd775;
ld.shared.u64 %rd1231, [%rd1230];
st.shared.u64 [%rd1228], %rd1231;
st.shared.u64 [%rd1230], %rd1229;
add.s64 %rd1233, %rd246, %rd1220;
ld.shared.u8 %rs168, [%rd1233];
add.s64 %rd1234, %rd246, %rd1224;
ld.shared.u8 %rs169, [%rd1234];
st.shared.u8 [%rd1233], %rs169;
st.shared.u8 [%rd1234], %rs168;

BB25_220:
bar.sync 0;
add.s64 %rd1768, %rd244, %rd624;
ld.shared.u64 %rd134, [%rd1768];
ld.shared.u64 %rd135, [%rd628];
setp.ge.s64	%p175, %rd135, %rd134;
@%p175 bra BB25_222;

cvt.u64.u32	%rd1240, %r54;
add.s64 %rd1242, %rd246, %rd1240;
ld.shared.u8 %rs170, [%rd1242];
mov.u32 %r1373, 1;
setp.ne.s16	%p176, %rs170, 0;
@%p176 bra BB25_223;

BB25_222:
add.s32 %r1253, %r54, 32;
cvt.u64.u32	%rd1243, %r1253;
add.s64 %rd1245, %rd246, %rd1243;
ld.shared.u8 %rs171, [%rd1245];
setp.eq.s16	%p177, %rs171, 0;
selp.u32	%r1373, 1, 0, %p177;

BB25_223:
bfe.u32 %r925, %r13, 8, 1;
setp.ne.s32	%p178, %r1373, %r925;
@%p178 bra BB25_225;

add.s64 %rd1769, %rd244, %rd624;
mul.wide.u32 %rd1735, %r54, 8;
add.s32 %r1270, %r54, 32;
cvt.u64.u32	%rd1246, %r54;
st.shared.u64 [%rd628], %rd134;
cvt.u64.u32	%rd1250, %r1270;
st.shared.u64 [%rd1769], %rd135;
add.s64 %rd1254, %rd245, %rd1735;
ld.shared.u64 %rd1255, [%rd1254];
add.s64 %rd1256, %rd245, %rd624;
ld.shared.u64 %rd1257, [%rd1256];
st.shared.u64 [%rd1254], %rd1257;
st.shared.u64 [%rd1256], %rd1255;
add.s64 %rd1259, %rd246, %rd1246;
ld.shared.u8 %rs172, [%rd1259];
add.s64 %rd1260, %rd246, %rd1250;
ld.shared.u8 %rs173, [%rd1260];
st.shared.u8 [%rd1259], %rs173;
st.shared.u8 [%rd1260], %rs172;

BB25_225:
bar.sync 0;
add.s64 %rd1771, %rd244, %rd499;
ld.shared.u64 %rd136, [%rd1771];
ld.shared.u64 %rd137, [%rd503];
setp.ge.s64	%p179, %rd137, %rd136;
@%p179 bra BB25_227;

cvt.u64.u32	%rd1266, %r42;
add.s64 %rd1268, %rd246, %rd1266;
ld.shared.u8 %rs174, [%rd1268];
mov.u32 %r1374, 1;
setp.ne.s16	%p180, %rs174, 0;
@%p180 bra BB25_228;

BB25_227:
add.s32 %r1254, %r42, 16;
cvt.u64.u32	%rd1269, %r1254;
add.s64 %rd1271, %rd246, %rd1269;
ld.shared.u8 %rs175, [%rd1271];
setp.eq.s16	%p181, %rs175, 0;
selp.u32	%r1374, 1, 0, %p181;

BB25_228:
bfe.u32 %r947, %r13, 8, 1;
setp.ne.s32	%p182, %r1374, %r947;
@%p182 bra BB25_230;

add.s64 %rd1772, %rd244, %rd499;
mul.wide.u32 %rd1734, %r42, 8;
add.s32 %r1269, %r42, 16;
cvt.u64.u32	%rd1272, %r42;
st.shared.u64 [%rd503], %rd136;
cvt.u64.u32	%rd1276, %r1269;
st.shared.u64 [%rd1772], %rd137;
add.s64 %rd1280, %rd245, %rd1734;
ld.shared.u64 %rd1281, [%rd1280];
add.s64 %rd1282, %rd245, %rd499;
ld.shared.u64 %rd1283, [%rd1282];
st.shared.u64 [%rd1280], %rd1283;
st.shared.u64 [%rd1282], %rd1281;
add.s64 %rd1285, %rd246, %rd1272;
ld.shared.u8 %rs176, [%rd1285];
add.s64 %rd1286, %rd246, %rd1276;
ld.shared.u8 %rs177, [%rd1286];
st.shared.u8 [%rd1285], %rs177;
st.shared.u8 [%rd1286], %rs176;

BB25_230:
bar.sync 0;
ld.shared.u64 %rd138, [%rd402];
ld.shared.u64 %rd139, [%rd404];
setp.ge.s64	%p183, %rd139, %rd138;
@%p183 bra BB25_232;

and.b32 %r1294, %r13, 7;
sub.s32 %r1293, %r148, %r1294;
cvt.u64.u32	%rd1292, %r1293;
add.s64 %rd1294, %rd246, %rd1292;
ld.shared.u8 %rs178, [%rd1294];
mov.u32 %r1375, 1;
setp.ne.s16	%p184, %rs178, 0;
@%p184 bra BB25_233;

BB25_232:
and.b32 %r1297, %r13, 7;
sub.s32 %r1296, %r148, %r1297;
add.s32 %r1295, %r1296, 8;
cvt.u64.u32	%rd1295, %r1295;
add.s64 %rd1297, %rd246, %rd1295;
ld.shared.u8 %rs179, [%rd1297];
setp.eq.s16	%p185, %rs179, 0;
selp.u32	%r1375, 1, 0, %p185;

BB25_233:
bfe.u32 %r969, %r13, 8, 1;
setp.ne.s32	%p186, %r1375, %r969;
@%p186 bra BB25_235;

and.b32 %r1268, %r13, 7;
sub.s32 %r1267, %r148, %r1268;
add.s32 %r1266, %r1267, 8;
mul.wide.u32 %rd1733, %r1266, 8;
mul.wide.u32 %rd1732, %r1267, 8;
cvt.u64.u32	%rd1298, %r1267;
st.shared.u64 [%rd404], %rd138;
cvt.u64.u32	%rd1302, %r1266;
st.shared.u64 [%rd402], %rd139;
add.s64 %rd1306, %rd245, %rd1732;
ld.shared.u64 %rd1307, [%rd1306];
add.s64 %rd1308, %rd245, %rd1733;
ld.shared.u64 %rd1309, [%rd1308];
st.shared.u64 [%rd1306], %rd1309;
st.shared.u64 [%rd1308], %rd1307;
add.s64 %rd1311, %rd246, %rd1298;
ld.shared.u8 %rs180, [%rd1311];
add.s64 %rd1312, %rd246, %rd1302;
ld.shared.u8 %rs181, [%rd1312];
st.shared.u8 [%rd1311], %rs181;
st.shared.u8 [%rd1312], %rs180;

BB25_235:
bar.sync 0;
ld.shared.u64 %rd140, [%rd329];
ld.shared.u64 %rd141, [%rd331];
setp.ge.s64	%p187, %rd141, %rd140;
@%p187 bra BB25_237;

and.b32 %r1299, %r13, 3;
sub.s32 %r1298, %r148, %r1299;
cvt.u64.u32	%rd1318, %r1298;
add.s64 %rd1320, %rd246, %rd1318;
ld.shared.u8 %rs182, [%rd1320];
mov.u32 %r1376, 1;
setp.ne.s16	%p188, %rs182, 0;
@%p188 bra BB25_238;

BB25_237:
and.b32 %r1302, %r13, 3;
sub.s32 %r1301, %r148, %r1302;
add.s32 %r1300, %r1301, 4;
cvt.u64.u32	%rd1321, %r1300;
add.s64 %rd1323, %rd246, %rd1321;
ld.shared.u8 %rs183, [%rd1323];
setp.eq.s16	%p189, %rs183, 0;
selp.u32	%r1376, 1, 0, %p189;

BB25_238:
bfe.u32 %r991, %r13, 8, 1;
setp.ne.s32	%p190, %r1376, %r991;
@%p190 bra BB25_240;

and.b32 %r1265, %r13, 3;
sub.s32 %r1264, %r148, %r1265;
add.s32 %r1263, %r1264, 4;
mul.wide.u32 %rd1731, %r1263, 8;
mul.wide.u32 %rd1730, %r1264, 8;
cvt.u64.u32	%rd1324, %r1264;
st.shared.u64 [%rd331], %rd140;
cvt.u64.u32	%rd1328, %r1263;
st.shared.u64 [%rd329], %rd141;
add.s64 %rd1332, %rd245, %rd1730;
ld.shared.u64 %rd1333, [%rd1332];
add.s64 %rd1334, %rd245, %rd1731;
ld.shared.u64 %rd1335, [%rd1334];
st.shared.u64 [%rd1332], %rd1335;
st.shared.u64 [%rd1334], %rd1333;
add.s64 %rd1337, %rd246, %rd1324;
ld.shared.u8 %rs184, [%rd1337];
add.s64 %rd1338, %rd246, %rd1328;
ld.shared.u8 %rs185, [%rd1338];
st.shared.u8 [%rd1337], %rs185;
st.shared.u8 [%rd1338], %rs184;

BB25_240:
bar.sync 0;
ld.shared.u64 %rd142, [%rd282];
ld.shared.u64 %rd143, [%rd284];
setp.ge.s64	%p191, %rd143, %rd142;
@%p191 bra BB25_242;

and.b32 %r1304, %r13, 1;
sub.s32 %r1303, %r148, %r1304;
cvt.u64.u32	%rd1344, %r1303;
add.s64 %rd1346, %rd246, %rd1344;
ld.shared.u8 %rs186, [%rd1346];
mov.u32 %r1377, 1;
setp.ne.s16	%p192, %rs186, 0;
@%p192 bra BB25_243;

BB25_242:
and.b32 %r1307, %r13, 1;
sub.s32 %r1306, %r148, %r1307;
add.s32 %r1305, %r1306, 2;
cvt.u64.u32	%rd1347, %r1305;
add.s64 %rd1349, %rd246, %rd1347;
ld.shared.u8 %rs187, [%rd1349];
setp.eq.s16	%p193, %rs187, 0;
selp.u32	%r1377, 1, 0, %p193;

BB25_243:
bfe.u32 %r1013, %r13, 8, 1;
setp.ne.s32	%p194, %r1377, %r1013;
@%p194 bra BB25_245;

and.b32 %r1262, %r13, 1;
sub.s32 %r1261, %r148, %r1262;
add.s32 %r1260, %r1261, 2;
mul.wide.u32 %rd1729, %r1260, 8;
mul.wide.u32 %rd1728, %r1261, 8;
cvt.u64.u32	%rd1350, %r1261;
st.shared.u64 [%rd284], %rd142;
cvt.u64.u32	%rd1354, %r1260;
st.shared.u64 [%rd282], %rd143;
add.s64 %rd1358, %rd245, %rd1728;
ld.shared.u64 %rd1359, [%rd1358];
add.s64 %rd1360, %rd245, %rd1729;
ld.shared.u64 %rd1361, [%rd1360];
st.shared.u64 [%rd1358], %rd1361;
st.shared.u64 [%rd1360], %rd1359;
add.s64 %rd1363, %rd246, %rd1350;
ld.shared.u8 %rs188, [%rd1363];
add.s64 %rd1364, %rd246, %rd1354;
ld.shared.u8 %rs189, [%rd1364];
st.shared.u8 [%rd1363], %rs189;
st.shared.u8 [%rd1364], %rs188;

BB25_245:
bar.sync 0;
ld.shared.u64 %rd144, [%rd262+8];
ld.shared.u64 %rd145, [%rd262];
setp.ge.s64	%p195, %rd145, %rd144;
@%p195 bra BB25_247;

cvt.u64.u32	%rd1368, %r148;
add.s64 %rd1370, %rd246, %rd1368;
ld.shared.u8 %rs190, [%rd1370];
mov.u32 %r1378, 1;
setp.ne.s16	%p196, %rs190, 0;
@%p196 bra BB25_248;

BB25_247:
cvt.u64.u32	%rd1371, %r148;
add.s64 %rd1373, %rd246, %rd1371;
ld.shared.u8 %rs191, [%rd1373+1];
setp.eq.s16	%p197, %rs191, 0;
selp.u32	%r1378, 1, 0, %p197;

BB25_248:
bfe.u32 %r1027, %r13, 8, 1;
setp.ne.s32	%p198, %r1378, %r1027;
@%p198 bra BB25_250;

mul.wide.u32 %rd1727, %r148, 8;
cvt.u64.u32	%rd1374, %r148;
st.shared.u64 [%rd262], %rd144;
st.shared.u64 [%rd262+8], %rd145;
add.s64 %rd1379, %rd245, %rd1727;
ld.shared.u64 %rd1380, [%rd1379];
ld.shared.u64 %rd1381, [%rd1379+8];
st.shared.u64 [%rd1379], %rd1381;
st.shared.u64 [%rd1379+8], %rd1380;
add.s64 %rd1383, %rd246, %rd1374;
ld.shared.u8 %rs192, [%rd1383];
ld.shared.u8 %rs193, [%rd1383+1];
st.shared.u8 [%rd1383], %rs193;
st.shared.u8 [%rd1383+1], %rs192;

BB25_250:
mov.u32 %r1379, 512;

BB25_251:
bar.sync 0;
add.s32 %r1032, %r1379, -1;
and.b32 %r1033, %r1032, %r13;
sub.s32 %r1035, %r148, %r1033;
add.s32 %r1036, %r1035, %r1379;
cvt.u64.u32	%rd146, %r1036;
mul.wide.u32 %rd1384, %r1036, 8;
add.s64 %rd147, %rd244, %rd1384;
add.s64 %rd148, %rd246, %rd146;
cvt.u64.u32	%rd149, %r1035;
mul.wide.u32 %rd1387, %r1035, 8;
add.s64 %rd150, %rd244, %rd1387;
ld.shared.u64 %rd151, [%rd147];
ld.shared.u64 %rd152, [%rd150];
add.s64 %rd153, %rd246, %rd149;
setp.ge.s64	%p199, %rd152, %rd151;
@%p199 bra BB25_253;

ld.shared.u8 %rs194, [%rd153];
mov.u32 %r1380, 1;
setp.ne.s16	%p200, %rs194, 0;
@%p200 bra BB25_254;

BB25_253:
ld.shared.u8 %rs195, [%rd148];
setp.eq.s16	%p201, %rs195, 0;
selp.u32	%r1380, 1, 0, %p201;

BB25_254:
bfe.u32 %r1039, %r13, 9, 1;
setp.ne.s32	%p202, %r1380, %r1039;
@%p202 bra BB25_256;

shl.b64 %rd1388, %rd146, 3;
add.s64 %rd1390, %rd245, %rd1388;
st.shared.u64 [%rd150], %rd151;
st.shared.u64 [%rd147], %rd152;
shl.b64 %rd1391, %rd149, 3;
add.s64 %rd1392, %rd245, %rd1391;
ld.shared.u64 %rd1393, [%rd1392];
ld.shared.u64 %rd1394, [%rd1390];
st.shared.u64 [%rd1392], %rd1394;
st.shared.u64 [%rd1390], %rd1393;
ld.shared.u8 %rs196, [%rd153];
ld.shared.u8 %rs197, [%rd148];
st.shared.u8 [%rd153], %rs197;
st.shared.u8 [%rd148], %rs196;

BB25_256:
shr.u32 %r124, %r1379, 1;
bar.sync 0;
add.s32 %r1040, %r124, -1;
and.b32 %r1042, %r1040, %r13;
sub.s32 %r1044, %r148, %r1042;
add.s32 %r1045, %r1044, %r124;
cvt.u64.u32	%rd154, %r1045;
mul.wide.u32 %rd1395, %r1045, 8;
add.s64 %rd155, %rd244, %rd1395;
add.s64 %rd156, %rd246, %rd154;
cvt.u64.u32	%rd157, %r1044;
mul.wide.u32 %rd1398, %r1044, 8;
add.s64 %rd158, %rd244, %rd1398;
ld.shared.u64 %rd159, [%rd155];
ld.shared.u64 %rd160, [%rd158];
add.s64 %rd161, %rd246, %rd157;
setp.ge.s64	%p203, %rd160, %rd159;
@%p203 bra BB25_258;

ld.shared.u8 %rs198, [%rd161];
mov.u32 %r1381, 1;
setp.ne.s16	%p204, %rs198, 0;
@%p204 bra BB25_259;

BB25_258:
ld.shared.u8 %rs199, [%rd156];
setp.eq.s16	%p205, %rs199, 0;
selp.u32	%r1381, 1, 0, %p205;

BB25_259:
bfe.u32 %r1048, %r13, 9, 1;
setp.ne.s32	%p206, %r1381, %r1048;
@%p206 bra BB25_261;

shl.b64 %rd1399, %rd154, 3;
add.s64 %rd1401, %rd245, %rd1399;
st.shared.u64 [%rd158], %rd159;
st.shared.u64 [%rd155], %rd160;
shl.b64 %rd1402, %rd157, 3;
add.s64 %rd1403, %rd245, %rd1402;
ld.shared.u64 %rd1404, [%rd1403];
ld.shared.u64 %rd1405, [%rd1401];
st.shared.u64 [%rd1403], %rd1405;
st.shared.u64 [%rd1401], %rd1404;
ld.shared.u8 %rs200, [%rd161];
ld.shared.u8 %rs201, [%rd156];
st.shared.u8 [%rd161], %rs201;
st.shared.u8 [%rd156], %rs200;

BB25_261:
shr.u32 %r1379, %r1379, 2;
setp.ne.s32	%p207, %r1379, 0;
@%p207 bra BB25_251;

bar.sync 0;
and.b32 %r1049, %r13, 1023;
sub.s32 %r1050, %r148, %r1049;
add.s32 %r1051, %r1050, 1024;
cvt.u64.u32	%rd162, %r1051;
mul.wide.u32 %rd1406, %r1051, 8;
add.s64 %rd163, %rd244, %rd1406;
cvt.u64.u32	%rd164, %r1050;
mul.wide.u32 %rd1408, %r1050, 8;
add.s64 %rd165, %rd244, %rd1408;
ld.shared.u64 %rd166, [%rd163];
ld.shared.u64 %rd167, [%rd165];
add.s64 %rd168, %rd246, %rd164;
setp.ge.s64	%p208, %rd167, %rd166;
@%p208 bra BB25_264;

ld.shared.u8 %rs202, [%rd168];
setp.ne.s16	%p209, %rs202, 0;
@%p209 bra BB25_266;

BB25_264:
add.s64 %rd169, %rd246, %rd162;
ld.shared.u8 %rs1, [%rd169];
setp.eq.s16	%p210, %rs1, 0;
@%p210 bra BB25_266;

shl.b64 %rd1411, %rd162, 3;
add.s64 %rd1413, %rd245, %rd1411;
st.shared.u64 [%rd165], %rd166;
st.shared.u64 [%rd163], %rd167;
shl.b64 %rd1414, %rd164, 3;
add.s64 %rd1415, %rd245, %rd1414;
ld.shared.u64 %rd1416, [%rd1415];
ld.shared.u64 %rd1417, [%rd1413];
st.shared.u64 [%rd1415], %rd1417;
st.shared.u64 [%rd1413], %rd1416;
ld.shared.u8 %rs203, [%rd168];
st.shared.u8 [%rd168], %rs1;
st.shared.u8 [%rd169], %rs203;

BB25_266:
bar.sync 0;
and.b32 %r1053, %r13, 511;
sub.s32 %r1055, %r148, %r1053;
add.s32 %r1056, %r1055, 512;
cvt.u64.u32	%rd170, %r1056;
mul.wide.u32 %rd1418, %r1056, 8;
add.s64 %rd171, %rd244, %rd1418;
cvt.u64.u32	%rd172, %r1055;
mul.wide.u32 %rd1420, %r1055, 8;
add.s64 %rd173, %rd244, %rd1420;
ld.shared.u64 %rd174, [%rd171];
ld.shared.u64 %rd175, [%rd173];
add.s64 %rd176, %rd246, %rd172;
setp.ge.s64	%p211, %rd175, %rd174;
@%p211 bra BB25_268;

ld.shared.u8 %rs204, [%rd176];
setp.ne.s16	%p212, %rs204, 0;
@%p212 bra BB25_270;

BB25_268:
add.s64 %rd177, %rd246, %rd170;
ld.shared.u8 %rs2, [%rd177];
setp.eq.s16	%p213, %rs2, 0;
@%p213 bra BB25_270;

shl.b64 %rd1423, %rd170, 3;
add.s64 %rd1425, %rd245, %rd1423;
st.shared.u64 [%rd173], %rd174;
st.shared.u64 [%rd171], %rd175;
shl.b64 %rd1426, %rd172, 3;
add.s64 %rd1427, %rd245, %rd1426;
ld.shared.u64 %rd1428, [%rd1427];
ld.shared.u64 %rd1429, [%rd1425];
st.shared.u64 [%rd1427], %rd1429;
st.shared.u64 [%rd1425], %rd1428;
ld.shared.u8 %rs205, [%rd176];
st.shared.u8 [%rd176], %rs2;
st.shared.u8 [%rd177], %rs205;

BB25_270:
bar.sync 0;
add.s64 %rd1699, %rd244, %rd1155;
ld.shared.u64 %rd178, [%rd1699];
ld.shared.u64 %rd179, [%rd1159];
setp.ge.s64	%p214, %rd179, %rd178;
@%p214 bra BB25_272;

cvt.u64.u32	%rd1435, %r102;
add.s64 %rd1437, %rd246, %rd1435;
ld.shared.u8 %rs206, [%rd1437];
setp.ne.s16	%p215, %rs206, 0;
@%p215 bra BB25_274;

BB25_272:
add.s32 %r1255, %r102, 256;
cvt.u64.u32	%rd1438, %r1255;
add.s64 %rd1440, %rd246, %rd1438;
ld.shared.u8 %rs3, [%rd1440];
setp.eq.s16	%p216, %rs3, 0;
@%p216 bra BB25_274;

mul.wide.u32 %rd1722, %r102, 8;
add.s64 %rd1700, %rd244, %rd1155;
cvt.u64.u32	%rd1441, %r102;
st.shared.u64 [%rd1159], %rd178;
st.shared.u64 [%rd1700], %rd179;
add.s64 %rd1449, %rd245, %rd1722;
ld.shared.u64 %rd1450, [%rd1449];
add.s64 %rd1451, %rd245, %rd1155;
ld.shared.u64 %rd1452, [%rd1451];
st.shared.u64 [%rd1449], %rd1452;
st.shared.u64 [%rd1451], %rd1450;
add.s64 %rd1454, %rd246, %rd1441;
ld.shared.u8 %rs207, [%rd1454];
st.shared.u8 [%rd1454], %rs3;
st.shared.u8 [%rd1440], %rs207;

BB25_274:
bar.sync 0;
add.s64 %rd1701, %rd244, %rd952;
ld.shared.u64 %rd180, [%rd1701];
ld.shared.u64 %rd181, [%rd956];
setp.ge.s64	%p217, %rd181, %rd180;
@%p217 bra BB25_276;

cvt.u64.u32	%rd1461, %r84;
add.s64 %rd1463, %rd246, %rd1461;
ld.shared.u8 %rs208, [%rd1463];
setp.ne.s16	%p218, %rs208, 0;
@%p218 bra BB25_278;

BB25_276:
add.s32 %r1256, %r84, 128;
cvt.u64.u32	%rd1464, %r1256;
add.s64 %rd1466, %rd246, %rd1464;
ld.shared.u8 %rs4, [%rd1466];
setp.eq.s16	%p219, %rs4, 0;
@%p219 bra BB25_278;

mul.wide.u32 %rd1723, %r84, 8;
add.s64 %rd1702, %rd244, %rd952;
cvt.u64.u32	%rd1467, %r84;
st.shared.u64 [%rd956], %rd180;
st.shared.u64 [%rd1702], %rd181;
add.s64 %rd1475, %rd245, %rd1723;
ld.shared.u64 %rd1476, [%rd1475];
add.s64 %rd1477, %rd245, %rd952;
ld.shared.u64 %rd1478, [%rd1477];
st.shared.u64 [%rd1475], %rd1478;
st.shared.u64 [%rd1477], %rd1476;
add.s64 %rd1480, %rd246, %rd1467;
ld.shared.u8 %rs209, [%rd1480];
st.shared.u8 [%rd1480], %rs4;
st.shared.u8 [%rd1466], %rs209;

BB25_278:
bar.sync 0;
add.s64 %rd1703, %rd244, %rd775;
ld.shared.u64 %rd182, [%rd1703];
ld.shared.u64 %rd183, [%rd779];
setp.ge.s64	%p220, %rd183, %rd182;
@%p220 bra BB25_280;

cvt.u64.u32	%rd1487, %r68;
add.s64 %rd1489, %rd246, %rd1487;
ld.shared.u8 %rs210, [%rd1489];
setp.ne.s16	%p221, %rs210, 0;
@%p221 bra BB25_282;

BB25_280:
add.s32 %r1257, %r68, 64;
cvt.u64.u32	%rd1490, %r1257;
add.s64 %rd1492, %rd246, %rd1490;
ld.shared.u8 %rs5, [%rd1492];
setp.eq.s16	%p222, %rs5, 0;
@%p222 bra BB25_282;

mul.wide.u32 %rd1724, %r68, 8;
add.s64 %rd1704, %rd244, %rd775;
cvt.u64.u32	%rd1493, %r68;
st.shared.u64 [%rd779], %rd182;
st.shared.u64 [%rd1704], %rd183;
add.s64 %rd1501, %rd245, %rd1724;
ld.shared.u64 %rd1502, [%rd1501];
add.s64 %rd1503, %rd245, %rd775;
ld.shared.u64 %rd1504, [%rd1503];
st.shared.u64 [%rd1501], %rd1504;
st.shared.u64 [%rd1503], %rd1502;
add.s64 %rd1506, %rd246, %rd1493;
ld.shared.u8 %rs211, [%rd1506];
st.shared.u8 [%rd1506], %rs5;
st.shared.u8 [%rd1492], %rs211;

BB25_282:
bar.sync 0;
add.s64 %rd1705, %rd244, %rd624;
ld.shared.u64 %rd184, [%rd1705];
ld.shared.u64 %rd185, [%rd628];
setp.ge.s64	%p223, %rd185, %rd184;
@%p223 bra BB25_284;

cvt.u64.u32	%rd1513, %r54;
add.s64 %rd1515, %rd246, %rd1513;
ld.shared.u8 %rs212, [%rd1515];
setp.ne.s16	%p224, %rs212, 0;
@%p224 bra BB25_286;

BB25_284:
add.s32 %r1258, %r54, 32;
cvt.u64.u32	%rd1516, %r1258;
add.s64 %rd1518, %rd246, %rd1516;
ld.shared.u8 %rs6, [%rd1518];
setp.eq.s16	%p225, %rs6, 0;
@%p225 bra BB25_286;

mul.wide.u32 %rd1725, %r54, 8;
add.s64 %rd1706, %rd244, %rd624;
cvt.u64.u32	%rd1519, %r54;
st.shared.u64 [%rd628], %rd184;
st.shared.u64 [%rd1706], %rd185;
add.s64 %rd1527, %rd245, %rd1725;
ld.shared.u64 %rd1528, [%rd1527];
add.s64 %rd1529, %rd245, %rd624;
ld.shared.u64 %rd1530, [%rd1529];
st.shared.u64 [%rd1527], %rd1530;
st.shared.u64 [%rd1529], %rd1528;
add.s64 %rd1532, %rd246, %rd1519;
ld.shared.u8 %rs213, [%rd1532];
st.shared.u8 [%rd1532], %rs6;
st.shared.u8 [%rd1518], %rs213;

BB25_286:
bar.sync 0;
add.s64 %rd1707, %rd244, %rd499;
ld.shared.u64 %rd186, [%rd1707];
ld.shared.u64 %rd187, [%rd503];
setp.ge.s64	%p226, %rd187, %rd186;
@%p226 bra BB25_288;

cvt.u64.u32	%rd1539, %r42;
add.s64 %rd1541, %rd246, %rd1539;
ld.shared.u8 %rs214, [%rd1541];
setp.ne.s16	%p227, %rs214, 0;
@%p227 bra BB25_290;

BB25_288:
add.s32 %r1259, %r42, 16;
cvt.u64.u32	%rd1542, %r1259;
add.s64 %rd1544, %rd246, %rd1542;
ld.shared.u8 %rs7, [%rd1544];
setp.eq.s16	%p228, %rs7, 0;
@%p228 bra BB25_290;

mul.wide.u32 %rd1726, %r42, 8;
add.s64 %rd1708, %rd244, %rd499;
cvt.u64.u32	%rd1545, %r42;
st.shared.u64 [%rd503], %rd186;
st.shared.u64 [%rd1708], %rd187;
add.s64 %rd1553, %rd245, %rd1726;
ld.shared.u64 %rd1554, [%rd1553];
add.s64 %rd1555, %rd245, %rd499;
ld.shared.u64 %rd1556, [%rd1555];
st.shared.u64 [%rd1553], %rd1556;
st.shared.u64 [%rd1555], %rd1554;
add.s64 %rd1558, %rd246, %rd1545;
ld.shared.u8 %rs215, [%rd1558];
st.shared.u8 [%rd1558], %rs7;
st.shared.u8 [%rd1544], %rs215;

BB25_290:
bar.sync 0;
ld.shared.u64 %rd188, [%rd402];
ld.shared.u64 %rd189, [%rd404];
setp.ge.s64	%p229, %rd189, %rd188;
@%p229 bra BB25_292;

and.b32 %r1249, %r13, 7;
sub.s32 %r1248, %r148, %r1249;
cvt.u64.u32	%rd1565, %r1248;
add.s64 %rd1567, %rd246, %rd1565;
ld.shared.u8 %rs216, [%rd1567];
setp.ne.s16	%p230, %rs216, 0;
@%p230 bra BB25_294;

BB25_292:
and.b32 %r1225, %r13, 7;
sub.s32 %r1224, %r148, %r1225;
add.s32 %r1223, %r1224, 8;
cvt.u64.u32	%rd1568, %r1223;
add.s64 %rd1570, %rd246, %rd1568;
ld.shared.u8 %rs8, [%rd1570];
setp.eq.s16	%p231, %rs8, 0;
@%p231 bra BB25_294;

and.b32 %r1228, %r13, 7;
sub.s32 %r1227, %r148, %r1228;
add.s32 %r1226, %r1227, 8;
mul.wide.u32 %rd1710, %r1226, 8;
mul.wide.u32 %rd1709, %r1227, 8;
cvt.u64.u32	%rd1571, %r1227;
st.shared.u64 [%rd404], %rd188;
st.shared.u64 [%rd402], %rd189;
add.s64 %rd1579, %rd245, %rd1709;
ld.shared.u64 %rd1580, [%rd1579];
add.s64 %rd1581, %rd245, %rd1710;
ld.shared.u64 %rd1582, [%rd1581];
st.shared.u64 [%rd1579], %rd1582;
st.shared.u64 [%rd1581], %rd1580;
add.s64 %rd1584, %rd246, %rd1571;
ld.shared.u8 %rs217, [%rd1584];
st.shared.u8 [%rd1584], %rs8;
st.shared.u8 [%rd1570], %rs217;

BB25_294:
bar.sync 0;
ld.shared.u64 %rd190, [%rd329];
ld.shared.u64 %rd191, [%rd331];
setp.ge.s64	%p232, %rd191, %rd190;
@%p232 bra BB25_296;

and.b32 %r1247, %r13, 3;
sub.s32 %r1246, %r148, %r1247;
cvt.u64.u32	%rd1591, %r1246;
add.s64 %rd1593, %rd246, %rd1591;
ld.shared.u8 %rs218, [%rd1593];
setp.ne.s16	%p233, %rs218, 0;
@%p233 bra BB25_298;

BB25_296:
and.b32 %r1231, %r13, 3;
sub.s32 %r1230, %r148, %r1231;
add.s32 %r1229, %r1230, 4;
cvt.u64.u32	%rd1594, %r1229;
add.s64 %rd1596, %rd246, %rd1594;
ld.shared.u8 %rs9, [%rd1596];
setp.eq.s16	%p234, %rs9, 0;
@%p234 bra BB25_298;

and.b32 %r1234, %r13, 3;
sub.s32 %r1233, %r148, %r1234;
add.s32 %r1232, %r1233, 4;
mul.wide.u32 %rd1712, %r1232, 8;
mul.wide.u32 %rd1711, %r1233, 8;
cvt.u64.u32	%rd1597, %r1233;
st.shared.u64 [%rd331], %rd190;
st.shared.u64 [%rd329], %rd191;
add.s64 %rd1605, %rd245, %rd1711;
ld.shared.u64 %rd1606, [%rd1605];
add.s64 %rd1607, %rd245, %rd1712;
ld.shared.u64 %rd1608, [%rd1607];
st.shared.u64 [%rd1605], %rd1608;
st.shared.u64 [%rd1607], %rd1606;
add.s64 %rd1610, %rd246, %rd1597;
ld.shared.u8 %rs219, [%rd1610];
st.shared.u8 [%rd1610], %rs9;
st.shared.u8 [%rd1596], %rs219;

BB25_298:
bar.sync 0;
ld.shared.u64 %rd192, [%rd282];
ld.shared.u64 %rd193, [%rd284];
setp.ge.s64	%p235, %rd193, %rd192;
@%p235 bra BB25_300;

and.b32 %r1245, %r13, 1;
sub.s32 %r1244, %r148, %r1245;
cvt.u64.u32	%rd1617, %r1244;
add.s64 %rd1619, %rd246, %rd1617;
ld.shared.u8 %rs220, [%rd1619];
setp.ne.s16	%p236, %rs220, 0;
@%p236 bra BB25_302;

BB25_300:
and.b32 %r1237, %r13, 1;
sub.s32 %r1236, %r148, %r1237;
add.s32 %r1235, %r1236, 2;
cvt.u64.u32	%rd1620, %r1235;
add.s64 %rd1622, %rd246, %rd1620;
ld.shared.u8 %rs10, [%rd1622];
setp.eq.s16	%p237, %rs10, 0;
@%p237 bra BB25_302;

and.b32 %r1240, %r13, 1;
sub.s32 %r1239, %r148, %r1240;
add.s32 %r1238, %r1239, 2;
mul.wide.u32 %rd1714, %r1238, 8;
mul.wide.u32 %rd1713, %r1239, 8;
cvt.u64.u32	%rd1623, %r1239;
st.shared.u64 [%rd284], %rd192;
st.shared.u64 [%rd282], %rd193;
add.s64 %rd1631, %rd245, %rd1713;
ld.shared.u64 %rd1632, [%rd1631];
add.s64 %rd1633, %rd245, %rd1714;
ld.shared.u64 %rd1634, [%rd1633];
st.shared.u64 [%rd1631], %rd1634;
st.shared.u64 [%rd1633], %rd1632;
add.s64 %rd1636, %rd246, %rd1623;
ld.shared.u8 %rs221, [%rd1636];
st.shared.u8 [%rd1636], %rs10;
st.shared.u8 [%rd1622], %rs221;

BB25_302:
bar.sync 0;
ld.shared.u64 %rd194, [%rd262+8];
ld.shared.u64 %rd195, [%rd262];
setp.ge.s64	%p238, %rd195, %rd194;
@%p238 bra BB25_304;

cvt.u64.u32	%rd1641, %r148;
add.s64 %rd1643, %rd246, %rd1641;
ld.shared.u8 %rs222, [%rd1643];
setp.ne.s16	%p239, %rs222, 0;
@%p239 bra BB25_306;

BB25_304:
cvt.u64.u32	%rd1644, %r148;
add.s64 %rd1646, %rd246, %rd1644;
ld.shared.u8 %rs11, [%rd1646+1];
setp.eq.s16	%p240, %rs11, 0;
@%p240 bra BB25_306;

mul.wide.u32 %rd1715, %r148, 8;
st.shared.u64 [%rd262], %rd194;
st.shared.u64 [%rd262+8], %rd195;
add.s64 %rd1652, %rd245, %rd1715;
ld.shared.u64 %rd1653, [%rd1652];
ld.shared.u64 %rd1654, [%rd1652+8];
st.shared.u64 [%rd1652], %rd1654;
st.shared.u64 [%rd1652+8], %rd1653;
ld.shared.u8 %rs223, [%rd1646];
st.shared.u8 [%rd1646], %rs11;
st.shared.u8 [%rd1646+1], %rs223;

BB25_306:
ld.param.u64 %rd1717, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
cvt.s64.s32	%rd1716, %r13;
setp.lt.u64	%p242, %rd1716, %rd1717;
bar.sync 0;
@!%p242 bra BB25_308;
bra.uni BB25_307;

BB25_307:
mov.u32 %r1243, %tid.x;
cvt.s64.s32	%rd1721, %r1243;
mul.wide.s32 %rd1659, %r1243, 8;
add.s64 %rd1661, %rd244, %rd1659;
ld.shared.u64 %rd1662, [%rd1661];
ld.local.u64 %rd1663, [%rd2];
cvta.to.global.u64 %rd1664, %rd1663;
mul.lo.s64 %rd1665, %rd1721, %rd198;
add.s64 %rd1666, %rd1665, %rd25;
shl.b64 %rd1667, %rd1666, 3;
add.s64 %rd1668, %rd1664, %rd1667;
st.global.u64 [%rd1668], %rd1662;
add.s64 %rd1670, %rd245, %rd1659;
ld.shared.u64 %rd1671, [%rd1670];
ld.local.u64 %rd1672, [%rd3];
cvta.to.global.u64 %rd1673, %rd1672;
mul.lo.s64 %rd1674, %rd1721, %rd199;
add.s64 %rd1675, %rd1674, %rd42;
shl.b64 %rd1676, %rd1675, 3;
add.s64 %rd1677, %rd1673, %rd1676;
st.global.u64 [%rd1677], %rd1671;

BB25_308:
add.s32 %r1241, %r13, 1024;
ld.param.u64 %rd1719, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi2048EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
cvt.s64.s32	%rd1718, %r1241;
setp.ge.u64	%p243, %rd1718, %rd1719;
@%p243 bra BB25_310;

add.s32 %r1242, %r13, 1024;
cvt.s64.s32	%rd1720, %r1242;
mul.wide.s32 %rd1679, %r13, 8;
add.s64 %rd1681, %rd244, %rd1679;
ld.shared.u64 %rd1682, [%rd1681+8192];
ld.local.u64 %rd1683, [%rd2];
cvta.to.global.u64 %rd1684, %rd1683;
mul.lo.s64 %rd1686, %rd1720, %rd198;
add.s64 %rd1687, %rd1686, %rd25;
shl.b64 %rd1688, %rd1687, 3;
add.s64 %rd1689, %rd1684, %rd1688;
st.global.u64 [%rd1689], %rd1682;
add.s64 %rd1691, %rd245, %rd1679;
ld.shared.u64 %rd1692, [%rd1691+8192];
ld.local.u64 %rd1693, [%rd3];
cvta.to.global.u64 %rd1694, %rd1693;
mul.lo.s64 %rd1695, %rd1720, %rd199;
add.s64 %rd1696, %rd1695, %rd42;
shl.b64 %rd1697, %rd1696, 3;
add.s64 %rd1698, %rd1694, %rd1697;
st.global.u64 [%rd1698], %rd1692;

BB25_310:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[416],
.param .u64 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u64 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u64 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[416],
.param .u64 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot26[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<232>;
.reg .b16 %rs<213>;
.reg .b32 %r<1365>;
.reg .b64 %rd<1794>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[8192];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[8192];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[1024];

mov.u64 %rd1793, __local_depot26;
cvta.local.u64 %SP, %rd1793;
ld.param.u64 %rd166, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u64 %rd167, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u64 %rd168, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u64 %rd169, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd170, %SP, 0;
cvta.to.local.u64 %rd2, %rd170;
add.u64 %rd171, %SP, 416;
cvta.to.local.u64 %rd3, %rd171;
mov.u32 %r1316, 0;
mov.pred %p4, 0;
@%p4 bra BB26_2;

BB26_1:
mul.wide.s32 %rd172, %r1316, 8;
add.s64 %rd173, %rd4, %rd172;
ld.param.u64 %rd174, [%rd173];
add.s64 %rd175, %rd2, %rd172;
st.local.u64 [%rd175], %rd174;
add.s32 %r1316, %r1316, 1;
setp.lt.u32	%p5, %r1316, 52;
@%p5 bra BB26_1;

BB26_2:
mov.u32 %r1317, 0;
@%p4 bra BB26_4;

BB26_3:
mul.wide.s32 %rd176, %r1317, 8;
add.s64 %rd177, %rd1, %rd176;
ld.param.u64 %rd178, [%rd177];
add.s64 %rd179, %rd3, %rd176;
st.local.u64 [%rd179], %rd178;
add.s32 %r1317, %r1317, 1;
setp.lt.u32	%p7, %r1317, 52;
@%p7 bra BB26_3;

BB26_4:
mov.u32 %r125, %nctaid.y;
mov.u32 %r126, %ctaid.z;
mov.u32 %r127, %ctaid.y;
mad.lo.s32 %r128, %r125, %r126, %r127;
mov.u32 %r129, %nctaid.x;
mov.u32 %r130, %ctaid.x;
mad.lo.s32 %r131, %r128, %r129, %r130;
cvt.u64.u32	%rd8, %r131;
setp.ge.u64	%p8, %rd8, %rd166;
@%p8 bra BB26_294;

ld.local.u32 %r5, [%rd2+408];
add.s32 %r1318, %r5, -1;
mov.u64 %rd180, 0;
setp.lt.s32	%p9, %r1318, 1;
mov.u64 %rd1775, %rd8;
mov.u64 %rd1791, %rd180;
@%p9 bra BB26_11;

mul.wide.s32 %rd182, %r5, 8;
add.s64 %rd1761, %rd2, %rd182;
mov.u64 %rd1792, 0;
mov.u64 %rd1776, %rd8;

BB26_7:
ld.local.u64 %rd14, [%rd1761];
or.b64 %rd183, %rd1776, %rd14;
and.b64 %rd184, %rd183, -4294967296;
setp.eq.s64	%p10, %rd184, 0;
@%p10 bra BB26_9;
bra.uni BB26_8;

BB26_9:
cvt.u32.u64	%r132, %rd14;
cvt.u32.u64	%r133, %rd1776;
div.u32 %r134, %r133, %r132;
rem.u32 %r135, %r133, %r132;
cvt.u64.u32	%rd1777, %r134;
cvt.u64.u32	%rd1762, %r135;
bra.uni BB26_10;

BB26_8:
div.u64 %rd1777, %rd1776, %rd14;
rem.u64 %rd1762, %rd1776, %rd14;

BB26_10:
mov.u64 %rd1776, %rd1777;
ld.local.u64 %rd185, [%rd1761+200];
mul.lo.s64 %rd186, %rd185, %rd1762;
add.s64 %rd1792, %rd186, %rd1792;
add.s64 %rd1761, %rd1761, -8;
add.s32 %r1318, %r1318, -1;
setp.gt.s32	%p11, %r1318, 0;
mov.u64 %rd1769, %rd1776;
mov.u64 %rd1775, %rd1769;
mov.u64 %rd1778, %rd1792;
mov.u64 %rd1791, %rd1778;
@%p11 bra BB26_7;

BB26_11:
mov.u64 %rd24, %rd1791;
mov.u64 %rd23, %rd1775;
ld.local.u64 %rd188, [%rd2+208];
mul.lo.s64 %rd189, %rd188, %rd23;
add.s64 %rd25, %rd189, %rd24;
ld.local.u32 %r9, [%rd3+408];
add.s32 %r1319, %r9, -1;
setp.lt.s32	%p12, %r1319, 1;
mov.u64 %rd1772, %rd8;
mov.u64 %rd1789, %rd180;
@%p12 bra BB26_17;

mul.wide.s32 %rd191, %r9, 8;
add.s64 %rd1763, %rd3, %rd191;
mov.u64 %rd1790, 0;
mov.u64 %rd1773, %rd8;

BB26_13:
ld.local.u64 %rd31, [%rd1763];
or.b64 %rd192, %rd1773, %rd31;
and.b64 %rd193, %rd192, -4294967296;
setp.eq.s64	%p13, %rd193, 0;
@%p13 bra BB26_15;
bra.uni BB26_14;

BB26_15:
cvt.u32.u64	%r136, %rd31;
cvt.u32.u64	%r137, %rd1773;
div.u32 %r138, %r137, %r136;
rem.u32 %r139, %r137, %r136;
cvt.u64.u32	%rd1774, %r138;
cvt.u64.u32	%rd1764, %r139;
bra.uni BB26_16;

BB26_14:
div.u64 %rd1774, %rd1773, %rd31;
rem.u64 %rd1764, %rd1773, %rd31;

BB26_16:
mov.u64 %rd1773, %rd1774;
ld.local.u64 %rd194, [%rd1763+200];
mul.lo.s64 %rd195, %rd194, %rd1764;
add.s64 %rd1790, %rd195, %rd1790;
add.s64 %rd1763, %rd1763, -8;
add.s32 %r1319, %r1319, -1;
setp.gt.s32	%p14, %r1319, 0;
mov.u64 %rd1772, %rd1773;
mov.u64 %rd1789, %rd1790;
@%p14 bra BB26_13;

BB26_17:
ld.local.u64 %rd197, [%rd3+208];
mul.lo.s64 %rd198, %rd197, %rd1772;
add.s64 %rd42, %rd198, %rd1789;
mov.u32 %r13, %tid.x;
cvt.s64.s32	%rd43, %r13;
setp.lt.u64	%p1, %rd43, %rd167;
setp.ge.u64	%p15, %rd43, %rd167;
mov.u64 %rd1788, %rd180;
@%p15 bra BB26_19;

ld.local.u64 %rd199, [%rd2];
cvta.to.global.u64 %rd200, %rd199;
mul.lo.s64 %rd201, %rd43, %rd168;
add.s64 %rd202, %rd201, %rd25;
shl.b64 %rd203, %rd202, 3;
add.s64 %rd204, %rd200, %rd203;
ld.global.u64 %rd1788, [%rd204];

BB26_19:
mov.u64 %rd1787, %rd180;
@%p15 bra BB26_21;

ld.local.u64 %rd206, [%rd3];
cvta.to.global.u64 %rd207, %rd206;
mul.lo.s64 %rd208, %rd43, %rd169;
add.s64 %rd209, %rd208, %rd42;
shl.b64 %rd210, %rd209, 3;
add.s64 %rd211, %rd207, %rd210;
ld.global.u64 %rd1787, [%rd211];

BB26_21:
add.s32 %r140, %r13, 512;
selp.u16	%rs11, 1, 0, %p1;
shl.b64 %rd213, %rd43, 3;
mov.u64 %rd214, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd48, %rd214, %rd213;
st.shared.u64 [%rd48], %rd1788;
mov.u64 %rd215, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd49, %rd215, %rd213;
st.shared.u64 [%rd49], %rd1787;
mov.u64 %rd216, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd50, %rd216, %rd43;
st.shared.u8 [%rd50], %rs11;
cvt.s64.s32	%rd51, %r140;
setp.lt.u64	%p2, %rd51, %rd167;
setp.ge.u64	%p17, %rd51, %rd167;
mov.u64 %rd1786, %rd180;
@%p17 bra BB26_23;

ld.local.u64 %rd217, [%rd2];
cvta.to.global.u64 %rd218, %rd217;
mul.lo.s64 %rd219, %rd51, %rd168;
add.s64 %rd220, %rd219, %rd25;
shl.b64 %rd221, %rd220, 3;
add.s64 %rd222, %rd218, %rd221;
ld.global.u64 %rd1786, [%rd222];

BB26_23:
mov.u64 %rd1785, %rd180;
@%p17 bra BB26_25;

ld.local.u64 %rd224, [%rd3];
cvta.to.global.u64 %rd225, %rd224;
mul.lo.s64 %rd226, %rd51, %rd169;
add.s64 %rd227, %rd226, %rd42;
shl.b64 %rd228, %rd227, 3;
add.s64 %rd229, %rd225, %rd228;
ld.global.u64 %rd1785, [%rd229];

BB26_25:
selp.u16	%rs12, 1, 0, %p2;
st.shared.u64 [%rd48+4096], %rd1786;
st.shared.u64 [%rd49+4096], %rd1785;
st.shared.u8 [%rd50+512], %rs12;
bar.sync 0;
shl.b32 %r141, %r13, 1;
mul.wide.u32 %rd230, %r141, 8;
add.s64 %rd232, %rd214, %rd230;
ld.shared.u64 %rd56, [%rd232+8];
ld.shared.u64 %rd57, [%rd232];
setp.le.s64	%p19, %rd57, %rd56;
@%p19 bra BB26_27;

cvt.u64.u32	%rd233, %r141;
add.s64 %rd235, %rd216, %rd233;
ld.shared.u8 %rs13, [%rd235];
mov.u32 %r1320, 1;
setp.ne.s16	%p20, %rs13, 0;
@%p20 bra BB26_28;

BB26_27:
cvt.u64.u32	%rd236, %r141;
add.s64 %rd238, %rd216, %rd236;
ld.shared.u8 %rs14, [%rd238+1];
setp.eq.s16	%p21, %rs14, 0;
selp.u32	%r1320, 1, 0, %p21;

BB26_28:
and.b32 %r147, %r13, 1;
setp.ne.s32	%p22, %r1320, %r147;
@%p22 bra BB26_30;

add.s64 %rd241, %rd215, %rd230;
cvt.u64.u32	%rd242, %r141;
st.shared.u64 [%rd232], %rd56;
st.shared.u64 [%rd232+8], %rd57;
ld.shared.u64 %rd246, [%rd241];
ld.shared.u64 %rd247, [%rd241+8];
st.shared.u64 [%rd241], %rd247;
st.shared.u64 [%rd241+8], %rd246;
add.s64 %rd249, %rd216, %rd242;
ld.shared.u8 %rs15, [%rd249];
ld.shared.u8 %rs16, [%rd249+1];
st.shared.u8 [%rd249], %rs16;
st.shared.u8 [%rd249+1], %rs15;

BB26_30:
bar.sync 0;
sub.s32 %r18, %r141, %r147;
add.s32 %r153, %r18, 2;
mul.wide.u32 %rd250, %r153, 8;
add.s64 %rd252, %rd214, %rd250;
mul.wide.u32 %rd253, %r18, 8;
add.s64 %rd254, %rd214, %rd253;
ld.shared.u64 %rd58, [%rd252];
ld.shared.u64 %rd59, [%rd254];
setp.le.s64	%p23, %rd59, %rd58;
@%p23 bra BB26_32;

cvt.u64.u32	%rd255, %r18;
add.s64 %rd257, %rd216, %rd255;
ld.shared.u8 %rs17, [%rd257];
mov.u32 %r1321, 1;
setp.ne.s16	%p24, %rs17, 0;
@%p24 bra BB26_33;

BB26_32:
cvt.u64.u32	%rd258, %r153;
add.s64 %rd260, %rd216, %rd258;
ld.shared.u8 %rs18, [%rd260];
setp.eq.s16	%p25, %rs18, 0;
selp.u32	%r1321, 1, 0, %p25;

BB26_33:
bfe.u32 %r165, %r13, 1, 1;
setp.ne.s32	%p26, %r1321, %r165;
@%p26 bra BB26_35;

add.s64 %rd263, %rd215, %rd253;
add.s64 %rd265, %rd215, %rd250;
cvt.u64.u32	%rd266, %r18;
st.shared.u64 [%rd254], %rd58;
cvt.u64.u32	%rd270, %r153;
st.shared.u64 [%rd252], %rd59;
ld.shared.u64 %rd273, [%rd263];
ld.shared.u64 %rd274, [%rd265];
st.shared.u64 [%rd263], %rd274;
st.shared.u64 [%rd265], %rd273;
add.s64 %rd276, %rd216, %rd266;
ld.shared.u8 %rs19, [%rd276];
add.s64 %rd277, %rd216, %rd270;
ld.shared.u8 %rs20, [%rd277];
st.shared.u8 [%rd276], %rs20;
st.shared.u8 [%rd277], %rs19;

BB26_35:
bar.sync 0;
ld.shared.u64 %rd60, [%rd232+8];
ld.shared.u64 %rd61, [%rd232];
setp.le.s64	%p27, %rd61, %rd60;
@%p27 bra BB26_37;

cvt.u64.u32	%rd281, %r141;
add.s64 %rd283, %rd216, %rd281;
ld.shared.u8 %rs21, [%rd283];
mov.u32 %r1322, 1;
setp.ne.s16	%p28, %rs21, 0;
@%p28 bra BB26_38;

BB26_37:
cvt.u64.u32	%rd284, %r141;
add.s64 %rd286, %rd216, %rd284;
ld.shared.u8 %rs22, [%rd286+1];
setp.eq.s16	%p29, %rs22, 0;
selp.u32	%r1322, 1, 0, %p29;

BB26_38:
bfe.u32 %r180, %r13, 1, 1;
setp.ne.s32	%p30, %r1322, %r180;
@%p30 bra BB26_40;

cvt.u64.u32	%rd287, %r141;
st.shared.u64 [%rd232], %rd60;
st.shared.u64 [%rd232+8], %rd61;
add.s64 %rd292, %rd215, %rd230;
ld.shared.u64 %rd293, [%rd292];
ld.shared.u64 %rd294, [%rd292+8];
st.shared.u64 [%rd292], %rd294;
st.shared.u64 [%rd292+8], %rd293;
add.s64 %rd296, %rd216, %rd287;
ld.shared.u8 %rs23, [%rd296];
ld.shared.u8 %rs24, [%rd296+1];
st.shared.u8 [%rd296], %rs24;
st.shared.u8 [%rd296+1], %rs23;

BB26_40:
bar.sync 0;
and.b32 %r183, %r13, 3;
sub.s32 %r24, %r141, %r183;
add.s32 %r185, %r24, 4;
mul.wide.u32 %rd297, %r185, 8;
add.s64 %rd299, %rd214, %rd297;
mul.wide.u32 %rd300, %r24, 8;
add.s64 %rd301, %rd214, %rd300;
ld.shared.u64 %rd62, [%rd299];
ld.shared.u64 %rd63, [%rd301];
setp.le.s64	%p31, %rd63, %rd62;
@%p31 bra BB26_42;

cvt.u64.u32	%rd302, %r24;
add.s64 %rd304, %rd216, %rd302;
ld.shared.u8 %rs25, [%rd304];
mov.u32 %r1323, 1;
setp.ne.s16	%p32, %rs25, 0;
@%p32 bra BB26_43;

BB26_42:
cvt.u64.u32	%rd305, %r185;
add.s64 %rd307, %rd216, %rd305;
ld.shared.u8 %rs26, [%rd307];
setp.eq.s16	%p33, %rs26, 0;
selp.u32	%r1323, 1, 0, %p33;

BB26_43:
bfe.u32 %r197, %r13, 2, 1;
setp.ne.s32	%p34, %r1323, %r197;
@%p34 bra BB26_45;

add.s64 %rd310, %rd215, %rd300;
add.s64 %rd312, %rd215, %rd297;
cvt.u64.u32	%rd313, %r24;
st.shared.u64 [%rd301], %rd62;
cvt.u64.u32	%rd317, %r185;
st.shared.u64 [%rd299], %rd63;
ld.shared.u64 %rd320, [%rd310];
ld.shared.u64 %rd321, [%rd312];
st.shared.u64 [%rd310], %rd321;
st.shared.u64 [%rd312], %rd320;
add.s64 %rd323, %rd216, %rd313;
ld.shared.u8 %rs27, [%rd323];
add.s64 %rd324, %rd216, %rd317;
ld.shared.u8 %rs28, [%rd324];
st.shared.u8 [%rd323], %rs28;
st.shared.u8 [%rd324], %rs27;

BB26_45:
bar.sync 0;
ld.shared.u64 %rd64, [%rd252];
ld.shared.u64 %rd65, [%rd254];
setp.le.s64	%p35, %rd65, %rd64;
@%p35 bra BB26_47;

cvt.u64.u32	%rd330, %r18;
add.s64 %rd332, %rd216, %rd330;
ld.shared.u8 %rs29, [%rd332];
mov.u32 %r1324, 1;
setp.ne.s16	%p36, %rs29, 0;
@%p36 bra BB26_48;

BB26_47:
cvt.u64.u32	%rd333, %r153;
add.s64 %rd335, %rd216, %rd333;
ld.shared.u8 %rs30, [%rd335];
setp.eq.s16	%p37, %rs30, 0;
selp.u32	%r1324, 1, 0, %p37;

BB26_48:
bfe.u32 %r220, %r13, 2, 1;
setp.ne.s32	%p38, %r1324, %r220;
@%p38 bra BB26_50;

cvt.u64.u32	%rd336, %r18;
st.shared.u64 [%rd254], %rd64;
cvt.u64.u32	%rd340, %r153;
st.shared.u64 [%rd252], %rd65;
add.s64 %rd344, %rd215, %rd253;
ld.shared.u64 %rd345, [%rd344];
add.s64 %rd346, %rd215, %rd250;
ld.shared.u64 %rd347, [%rd346];
st.shared.u64 [%rd344], %rd347;
st.shared.u64 [%rd346], %rd345;
add.s64 %rd349, %rd216, %rd336;
ld.shared.u8 %rs31, [%rd349];
add.s64 %rd350, %rd216, %rd340;
ld.shared.u8 %rs32, [%rd350];
st.shared.u8 [%rd349], %rs32;
st.shared.u8 [%rd350], %rs31;

BB26_50:
bar.sync 0;
ld.shared.u64 %rd66, [%rd232+8];
ld.shared.u64 %rd67, [%rd232];
setp.le.s64	%p39, %rd67, %rd66;
@%p39 bra BB26_52;

cvt.u64.u32	%rd354, %r141;
add.s64 %rd356, %rd216, %rd354;
ld.shared.u8 %rs33, [%rd356];
mov.u32 %r1325, 1;
setp.ne.s16	%p40, %rs33, 0;
@%p40 bra BB26_53;

BB26_52:
cvt.u64.u32	%rd357, %r141;
add.s64 %rd359, %rd216, %rd357;
ld.shared.u8 %rs34, [%rd359+1];
setp.eq.s16	%p41, %rs34, 0;
selp.u32	%r1325, 1, 0, %p41;

BB26_53:
bfe.u32 %r234, %r13, 2, 1;
setp.ne.s32	%p42, %r1325, %r234;
@%p42 bra BB26_55;

cvt.u64.u32	%rd360, %r141;
st.shared.u64 [%rd232], %rd66;
st.shared.u64 [%rd232+8], %rd67;
add.s64 %rd365, %rd215, %rd230;
ld.shared.u64 %rd366, [%rd365];
ld.shared.u64 %rd367, [%rd365+8];
st.shared.u64 [%rd365], %rd367;
st.shared.u64 [%rd365+8], %rd366;
add.s64 %rd369, %rd216, %rd360;
ld.shared.u8 %rs35, [%rd369];
ld.shared.u8 %rs36, [%rd369+1];
st.shared.u8 [%rd369], %rs36;
st.shared.u8 [%rd369+1], %rs35;

BB26_55:
bar.sync 0;
and.b32 %r237, %r13, 7;
sub.s32 %r32, %r141, %r237;
add.s32 %r239, %r32, 8;
mul.wide.u32 %rd370, %r239, 8;
add.s64 %rd372, %rd214, %rd370;
mul.wide.u32 %rd373, %r32, 8;
add.s64 %rd374, %rd214, %rd373;
ld.shared.u64 %rd68, [%rd372];
ld.shared.u64 %rd69, [%rd374];
setp.le.s64	%p43, %rd69, %rd68;
@%p43 bra BB26_57;

cvt.u64.u32	%rd375, %r32;
add.s64 %rd377, %rd216, %rd375;
ld.shared.u8 %rs37, [%rd377];
mov.u32 %r1326, 1;
setp.ne.s16	%p44, %rs37, 0;
@%p44 bra BB26_58;

BB26_57:
cvt.u64.u32	%rd378, %r239;
add.s64 %rd380, %rd216, %rd378;
ld.shared.u8 %rs38, [%rd380];
setp.eq.s16	%p45, %rs38, 0;
selp.u32	%r1326, 1, 0, %p45;

BB26_58:
bfe.u32 %r251, %r13, 3, 1;
setp.ne.s32	%p46, %r1326, %r251;
@%p46 bra BB26_60;

mul.wide.u32 %rd1748, %r239, 8;
mul.wide.u32 %rd1747, %r32, 8;
add.s64 %rd383, %rd215, %rd1747;
add.s64 %rd385, %rd215, %rd1748;
cvt.u64.u32	%rd386, %r32;
st.shared.u64 [%rd374], %rd68;
cvt.u64.u32	%rd390, %r239;
st.shared.u64 [%rd372], %rd69;
ld.shared.u64 %rd393, [%rd383];
ld.shared.u64 %rd394, [%rd385];
st.shared.u64 [%rd383], %rd394;
st.shared.u64 [%rd385], %rd393;
add.s64 %rd396, %rd216, %rd386;
ld.shared.u8 %rs39, [%rd396];
add.s64 %rd397, %rd216, %rd390;
ld.shared.u8 %rs40, [%rd397];
st.shared.u8 [%rd396], %rs40;
st.shared.u8 [%rd397], %rs39;

BB26_60:
bar.sync 0;
ld.shared.u64 %rd70, [%rd299];
ld.shared.u64 %rd71, [%rd301];
setp.le.s64	%p47, %rd71, %rd70;
@%p47 bra BB26_62;

cvt.u64.u32	%rd403, %r24;
add.s64 %rd405, %rd216, %rd403;
ld.shared.u8 %rs41, [%rd405];
mov.u32 %r1327, 1;
setp.ne.s16	%p48, %rs41, 0;
@%p48 bra BB26_63;

BB26_62:
cvt.u64.u32	%rd406, %r185;
add.s64 %rd408, %rd216, %rd406;
ld.shared.u8 %rs42, [%rd408];
setp.eq.s16	%p49, %rs42, 0;
selp.u32	%r1327, 1, 0, %p49;

BB26_63:
bfe.u32 %r274, %r13, 3, 1;
setp.ne.s32	%p50, %r1327, %r274;
@%p50 bra BB26_65;

mul.wide.u32 %rd1746, %r24, 8;
cvt.u64.u32	%rd409, %r24;
st.shared.u64 [%rd301], %rd70;
cvt.u64.u32	%rd413, %r185;
st.shared.u64 [%rd299], %rd71;
add.s64 %rd417, %rd215, %rd1746;
ld.shared.u64 %rd418, [%rd417];
add.s64 %rd419, %rd215, %rd297;
ld.shared.u64 %rd420, [%rd419];
st.shared.u64 [%rd417], %rd420;
st.shared.u64 [%rd419], %rd418;
add.s64 %rd422, %rd216, %rd409;
ld.shared.u8 %rs43, [%rd422];
add.s64 %rd423, %rd216, %rd413;
ld.shared.u8 %rs44, [%rd423];
st.shared.u8 [%rd422], %rs44;
st.shared.u8 [%rd423], %rs43;

BB26_65:
bar.sync 0;
ld.shared.u64 %rd72, [%rd252];
ld.shared.u64 %rd73, [%rd254];
setp.le.s64	%p51, %rd73, %rd72;
@%p51 bra BB26_67;

cvt.u64.u32	%rd429, %r18;
add.s64 %rd431, %rd216, %rd429;
ld.shared.u8 %rs45, [%rd431];
mov.u32 %r1328, 1;
setp.ne.s16	%p52, %rs45, 0;
@%p52 bra BB26_68;

BB26_67:
cvt.u64.u32	%rd432, %r153;
add.s64 %rd434, %rd216, %rd432;
ld.shared.u8 %rs46, [%rd434];
setp.eq.s16	%p53, %rs46, 0;
selp.u32	%r1328, 1, 0, %p53;

BB26_68:
bfe.u32 %r296, %r13, 3, 1;
setp.ne.s32	%p54, %r1328, %r296;
@%p54 bra BB26_70;

mul.wide.u32 %rd1745, %r18, 8;
cvt.u64.u32	%rd435, %r18;
st.shared.u64 [%rd254], %rd72;
cvt.u64.u32	%rd439, %r153;
st.shared.u64 [%rd252], %rd73;
add.s64 %rd443, %rd215, %rd1745;
ld.shared.u64 %rd444, [%rd443];
add.s64 %rd445, %rd215, %rd250;
ld.shared.u64 %rd446, [%rd445];
st.shared.u64 [%rd443], %rd446;
st.shared.u64 [%rd445], %rd444;
add.s64 %rd448, %rd216, %rd435;
ld.shared.u8 %rs47, [%rd448];
add.s64 %rd449, %rd216, %rd439;
ld.shared.u8 %rs48, [%rd449];
st.shared.u8 [%rd448], %rs48;
st.shared.u8 [%rd449], %rs47;

BB26_70:
bar.sync 0;
ld.shared.u64 %rd74, [%rd232+8];
ld.shared.u64 %rd75, [%rd232];
setp.le.s64	%p55, %rd75, %rd74;
@%p55 bra BB26_72;

cvt.u64.u32	%rd453, %r141;
add.s64 %rd455, %rd216, %rd453;
ld.shared.u8 %rs49, [%rd455];
mov.u32 %r1329, 1;
setp.ne.s16	%p56, %rs49, 0;
@%p56 bra BB26_73;

BB26_72:
cvt.u64.u32	%rd456, %r141;
add.s64 %rd458, %rd216, %rd456;
ld.shared.u8 %rs50, [%rd458+1];
setp.eq.s16	%p57, %rs50, 0;
selp.u32	%r1329, 1, 0, %p57;

BB26_73:
bfe.u32 %r310, %r13, 3, 1;
setp.ne.s32	%p58, %r1329, %r310;
@%p58 bra BB26_75;

mul.wide.u32 %rd1744, %r141, 8;
cvt.u64.u32	%rd459, %r141;
st.shared.u64 [%rd232], %rd74;
st.shared.u64 [%rd232+8], %rd75;
add.s64 %rd464, %rd215, %rd1744;
ld.shared.u64 %rd465, [%rd464];
ld.shared.u64 %rd466, [%rd464+8];
st.shared.u64 [%rd464], %rd466;
st.shared.u64 [%rd464+8], %rd465;
add.s64 %rd468, %rd216, %rd459;
ld.shared.u8 %rs51, [%rd468];
ld.shared.u8 %rs52, [%rd468+1];
st.shared.u8 [%rd468], %rs52;
st.shared.u8 [%rd468+1], %rs51;

BB26_75:
bar.sync 0;
and.b32 %r313, %r13, 15;
sub.s32 %r42, %r141, %r313;
add.s32 %r315, %r42, 16;
mul.wide.u32 %rd469, %r315, 8;
add.s64 %rd471, %rd214, %rd469;
mul.wide.u32 %rd472, %r42, 8;
add.s64 %rd473, %rd214, %rd472;
ld.shared.u64 %rd76, [%rd471];
ld.shared.u64 %rd77, [%rd473];
setp.le.s64	%p59, %rd77, %rd76;
@%p59 bra BB26_77;

cvt.u64.u32	%rd474, %r42;
add.s64 %rd476, %rd216, %rd474;
ld.shared.u8 %rs53, [%rd476];
mov.u32 %r1330, 1;
setp.ne.s16	%p60, %rs53, 0;
@%p60 bra BB26_78;

BB26_77:
add.s32 %r1280, %r42, 16;
cvt.u64.u32	%rd477, %r1280;
add.s64 %rd479, %rd216, %rd477;
ld.shared.u8 %rs54, [%rd479];
setp.eq.s16	%p61, %rs54, 0;
selp.u32	%r1330, 1, 0, %p61;

BB26_78:
bfe.u32 %r327, %r13, 4, 1;
setp.ne.s32	%p62, %r1330, %r327;
@%p62 bra BB26_80;

mul.wide.u32 %rd1738, %r42, 8;
add.s32 %r1285, %r42, 16;
add.s64 %rd482, %rd215, %rd1738;
add.s64 %rd484, %rd215, %rd469;
cvt.u64.u32	%rd485, %r42;
st.shared.u64 [%rd473], %rd76;
cvt.u64.u32	%rd489, %r1285;
st.shared.u64 [%rd471], %rd77;
ld.shared.u64 %rd492, [%rd482];
ld.shared.u64 %rd493, [%rd484];
st.shared.u64 [%rd482], %rd493;
st.shared.u64 [%rd484], %rd492;
add.s64 %rd495, %rd216, %rd485;
ld.shared.u8 %rs55, [%rd495];
add.s64 %rd496, %rd216, %rd489;
ld.shared.u8 %rs56, [%rd496];
st.shared.u8 [%rd495], %rs56;
st.shared.u8 [%rd496], %rs55;

BB26_80:
bar.sync 0;
ld.shared.u64 %rd78, [%rd372];
ld.shared.u64 %rd79, [%rd374];
setp.le.s64	%p63, %rd79, %rd78;
@%p63 bra BB26_82;

cvt.u64.u32	%rd502, %r32;
add.s64 %rd504, %rd216, %rd502;
ld.shared.u8 %rs57, [%rd504];
mov.u32 %r1331, 1;
setp.ne.s16	%p64, %rs57, 0;
@%p64 bra BB26_83;

BB26_82:
cvt.u64.u32	%rd505, %r239;
add.s64 %rd507, %rd216, %rd505;
ld.shared.u8 %rs58, [%rd507];
setp.eq.s16	%p65, %rs58, 0;
selp.u32	%r1331, 1, 0, %p65;

BB26_83:
bfe.u32 %r350, %r13, 4, 1;
setp.ne.s32	%p66, %r1331, %r350;
@%p66 bra BB26_85;

mul.wide.u32 %rd1737, %r239, 8;
mul.wide.u32 %rd1736, %r32, 8;
cvt.u64.u32	%rd508, %r32;
st.shared.u64 [%rd374], %rd78;
cvt.u64.u32	%rd512, %r239;
st.shared.u64 [%rd372], %rd79;
add.s64 %rd516, %rd215, %rd1736;
ld.shared.u64 %rd517, [%rd516];
add.s64 %rd518, %rd215, %rd1737;
ld.shared.u64 %rd519, [%rd518];
st.shared.u64 [%rd516], %rd519;
st.shared.u64 [%rd518], %rd517;
add.s64 %rd521, %rd216, %rd508;
ld.shared.u8 %rs59, [%rd521];
add.s64 %rd522, %rd216, %rd512;
ld.shared.u8 %rs60, [%rd522];
st.shared.u8 [%rd521], %rs60;
st.shared.u8 [%rd522], %rs59;

BB26_85:
bar.sync 0;
ld.shared.u64 %rd80, [%rd299];
ld.shared.u64 %rd81, [%rd301];
setp.le.s64	%p67, %rd81, %rd80;
@%p67 bra BB26_87;

cvt.u64.u32	%rd528, %r24;
add.s64 %rd530, %rd216, %rd528;
ld.shared.u8 %rs61, [%rd530];
mov.u32 %r1332, 1;
setp.ne.s16	%p68, %rs61, 0;
@%p68 bra BB26_88;

BB26_87:
add.s32 %r1281, %r24, 4;
cvt.u64.u32	%rd531, %r1281;
add.s64 %rd533, %rd216, %rd531;
ld.shared.u8 %rs62, [%rd533];
setp.eq.s16	%p69, %rs62, 0;
selp.u32	%r1332, 1, 0, %p69;

BB26_88:
bfe.u32 %r372, %r13, 4, 1;
setp.ne.s32	%p70, %r1332, %r372;
@%p70 bra BB26_90;

add.s32 %r1284, %r24, 4;
mul.wide.u32 %rd1735, %r1284, 8;
mul.wide.u32 %rd1734, %r24, 8;
cvt.u64.u32	%rd534, %r24;
st.shared.u64 [%rd301], %rd80;
cvt.u64.u32	%rd538, %r1284;
st.shared.u64 [%rd299], %rd81;
add.s64 %rd542, %rd215, %rd1734;
ld.shared.u64 %rd543, [%rd542];
add.s64 %rd544, %rd215, %rd1735;
ld.shared.u64 %rd545, [%rd544];
st.shared.u64 [%rd542], %rd545;
st.shared.u64 [%rd544], %rd543;
add.s64 %rd547, %rd216, %rd534;
ld.shared.u8 %rs63, [%rd547];
add.s64 %rd548, %rd216, %rd538;
ld.shared.u8 %rs64, [%rd548];
st.shared.u8 [%rd547], %rs64;
st.shared.u8 [%rd548], %rs63;

BB26_90:
bar.sync 0;
ld.shared.u64 %rd82, [%rd252];
ld.shared.u64 %rd83, [%rd254];
setp.le.s64	%p71, %rd83, %rd82;
@%p71 bra BB26_92;

cvt.u64.u32	%rd554, %r18;
add.s64 %rd556, %rd216, %rd554;
ld.shared.u8 %rs65, [%rd556];
mov.u32 %r1333, 1;
setp.ne.s16	%p72, %rs65, 0;
@%p72 bra BB26_93;

BB26_92:
add.s32 %r1282, %r18, 2;
cvt.u64.u32	%rd557, %r1282;
add.s64 %rd559, %rd216, %rd557;
ld.shared.u8 %rs66, [%rd559];
setp.eq.s16	%p73, %rs66, 0;
selp.u32	%r1333, 1, 0, %p73;

BB26_93:
bfe.u32 %r394, %r13, 4, 1;
setp.ne.s32	%p74, %r1333, %r394;
@%p74 bra BB26_95;

add.s32 %r1283, %r18, 2;
mul.wide.u32 %rd1733, %r1283, 8;
mul.wide.u32 %rd1732, %r18, 8;
cvt.u64.u32	%rd560, %r18;
st.shared.u64 [%rd254], %rd82;
cvt.u64.u32	%rd564, %r1283;
st.shared.u64 [%rd252], %rd83;
add.s64 %rd568, %rd215, %rd1732;
ld.shared.u64 %rd569, [%rd568];
add.s64 %rd570, %rd215, %rd1733;
ld.shared.u64 %rd571, [%rd570];
st.shared.u64 [%rd568], %rd571;
st.shared.u64 [%rd570], %rd569;
add.s64 %rd573, %rd216, %rd560;
ld.shared.u8 %rs67, [%rd573];
add.s64 %rd574, %rd216, %rd564;
ld.shared.u8 %rs68, [%rd574];
st.shared.u8 [%rd573], %rs68;
st.shared.u8 [%rd574], %rs67;

BB26_95:
bar.sync 0;
ld.shared.u64 %rd84, [%rd232+8];
ld.shared.u64 %rd85, [%rd232];
setp.le.s64	%p75, %rd85, %rd84;
@%p75 bra BB26_97;

cvt.u64.u32	%rd578, %r141;
add.s64 %rd580, %rd216, %rd578;
ld.shared.u8 %rs69, [%rd580];
mov.u32 %r1334, 1;
setp.ne.s16	%p76, %rs69, 0;
@%p76 bra BB26_98;

BB26_97:
cvt.u64.u32	%rd581, %r141;
add.s64 %rd583, %rd216, %rd581;
ld.shared.u8 %rs70, [%rd583+1];
setp.eq.s16	%p77, %rs70, 0;
selp.u32	%r1334, 1, 0, %p77;

BB26_98:
bfe.u32 %r408, %r13, 4, 1;
setp.ne.s32	%p78, %r1334, %r408;
@%p78 bra BB26_100;

mul.wide.u32 %rd1731, %r141, 8;
cvt.u64.u32	%rd584, %r141;
st.shared.u64 [%rd232], %rd84;
st.shared.u64 [%rd232+8], %rd85;
add.s64 %rd589, %rd215, %rd1731;
ld.shared.u64 %rd590, [%rd589];
ld.shared.u64 %rd591, [%rd589+8];
st.shared.u64 [%rd589], %rd591;
st.shared.u64 [%rd589+8], %rd590;
add.s64 %rd593, %rd216, %rd584;
ld.shared.u8 %rs71, [%rd593];
ld.shared.u8 %rs72, [%rd593+1];
st.shared.u8 [%rd593], %rs72;
st.shared.u8 [%rd593+1], %rs71;

BB26_100:
bar.sync 0;
and.b32 %r411, %r13, 31;
sub.s32 %r54, %r141, %r411;
add.s32 %r413, %r54, 32;
mul.wide.u32 %rd594, %r413, 8;
add.s64 %rd596, %rd214, %rd594;
mul.wide.u32 %rd597, %r54, 8;
add.s64 %rd598, %rd214, %rd597;
ld.shared.u64 %rd86, [%rd596];
ld.shared.u64 %rd87, [%rd598];
setp.le.s64	%p79, %rd87, %rd86;
@%p79 bra BB26_102;

cvt.u64.u32	%rd599, %r54;
add.s64 %rd601, %rd216, %rd599;
ld.shared.u8 %rs73, [%rd601];
mov.u32 %r1335, 1;
setp.ne.s16	%p80, %rs73, 0;
@%p80 bra BB26_103;

BB26_102:
add.s32 %r1272, %r54, 32;
cvt.u64.u32	%rd602, %r1272;
add.s64 %rd604, %rd216, %rd602;
ld.shared.u8 %rs74, [%rd604];
setp.eq.s16	%p81, %rs74, 0;
selp.u32	%r1335, 1, 0, %p81;

BB26_103:
bfe.u32 %r425, %r13, 5, 1;
setp.ne.s32	%p82, %r1335, %r425;
@%p82 bra BB26_105;

add.s32 %r1279, %r54, 32;
mul.wide.u32 %rd1730, %r1279, 8;
mul.wide.u32 %rd1729, %r54, 8;
add.s64 %rd607, %rd215, %rd1729;
add.s64 %rd609, %rd215, %rd1730;
cvt.u64.u32	%rd610, %r54;
st.shared.u64 [%rd598], %rd86;
cvt.u64.u32	%rd614, %r1279;
st.shared.u64 [%rd596], %rd87;
ld.shared.u64 %rd617, [%rd607];
ld.shared.u64 %rd618, [%rd609];
st.shared.u64 [%rd607], %rd618;
st.shared.u64 [%rd609], %rd617;
add.s64 %rd620, %rd216, %rd610;
ld.shared.u8 %rs75, [%rd620];
add.s64 %rd621, %rd216, %rd614;
ld.shared.u8 %rs76, [%rd621];
st.shared.u8 [%rd620], %rs76;
st.shared.u8 [%rd621], %rs75;

BB26_105:
bar.sync 0;
ld.shared.u64 %rd88, [%rd471];
ld.shared.u64 %rd89, [%rd473];
setp.le.s64	%p83, %rd89, %rd88;
@%p83 bra BB26_107;

cvt.u64.u32	%rd627, %r42;
add.s64 %rd629, %rd216, %rd627;
ld.shared.u8 %rs77, [%rd629];
mov.u32 %r1336, 1;
setp.ne.s16	%p84, %rs77, 0;
@%p84 bra BB26_108;

BB26_107:
add.s32 %r1273, %r42, 16;
cvt.u64.u32	%rd630, %r1273;
add.s64 %rd632, %rd216, %rd630;
ld.shared.u8 %rs78, [%rd632];
setp.eq.s16	%p85, %rs78, 0;
selp.u32	%r1336, 1, 0, %p85;

BB26_108:
bfe.u32 %r448, %r13, 5, 1;
setp.ne.s32	%p86, %r1336, %r448;
@%p86 bra BB26_110;

add.s32 %r1299, %r42, 16;
mul.wide.u32 %rd1754, %r1299, 8;
mul.wide.u32 %rd1728, %r42, 8;
add.s32 %r1278, %r42, 16;
cvt.u64.u32	%rd633, %r42;
st.shared.u64 [%rd473], %rd88;
cvt.u64.u32	%rd637, %r1278;
st.shared.u64 [%rd471], %rd89;
add.s64 %rd641, %rd215, %rd1728;
ld.shared.u64 %rd642, [%rd641];
add.s64 %rd643, %rd215, %rd1754;
ld.shared.u64 %rd644, [%rd643];
st.shared.u64 [%rd641], %rd644;
st.shared.u64 [%rd643], %rd642;
add.s64 %rd646, %rd216, %rd633;
ld.shared.u8 %rs79, [%rd646];
add.s64 %rd647, %rd216, %rd637;
ld.shared.u8 %rs80, [%rd647];
st.shared.u8 [%rd646], %rs80;
st.shared.u8 [%rd647], %rs79;

BB26_110:
bar.sync 0;
ld.shared.u64 %rd90, [%rd372];
ld.shared.u64 %rd91, [%rd374];
setp.le.s64	%p87, %rd91, %rd90;
@%p87 bra BB26_112;

cvt.u64.u32	%rd653, %r32;
add.s64 %rd655, %rd216, %rd653;
ld.shared.u8 %rs81, [%rd655];
mov.u32 %r1337, 1;
setp.ne.s16	%p88, %rs81, 0;
@%p88 bra BB26_113;

BB26_112:
add.s32 %r1293, %r32, 8;
cvt.u64.u32	%rd656, %r1293;
add.s64 %rd658, %rd216, %rd656;
ld.shared.u8 %rs82, [%rd658];
setp.eq.s16	%p89, %rs82, 0;
selp.u32	%r1337, 1, 0, %p89;

BB26_113:
bfe.u32 %r470, %r13, 5, 1;
setp.ne.s32	%p90, %r1337, %r470;
@%p90 bra BB26_115;

add.s32 %r1288, %r32, 8;
mul.wide.u32 %rd1727, %r1288, 8;
mul.wide.u32 %rd1726, %r32, 8;
cvt.u64.u32	%rd659, %r32;
st.shared.u64 [%rd374], %rd90;
cvt.u64.u32	%rd663, %r1288;
st.shared.u64 [%rd372], %rd91;
add.s64 %rd667, %rd215, %rd1726;
ld.shared.u64 %rd668, [%rd667];
add.s64 %rd669, %rd215, %rd1727;
ld.shared.u64 %rd670, [%rd669];
st.shared.u64 [%rd667], %rd670;
st.shared.u64 [%rd669], %rd668;
add.s64 %rd672, %rd216, %rd659;
ld.shared.u8 %rs83, [%rd672];
add.s64 %rd673, %rd216, %rd663;
ld.shared.u8 %rs84, [%rd673];
st.shared.u8 [%rd672], %rs84;
st.shared.u8 [%rd673], %rs83;

BB26_115:
bar.sync 0;
ld.shared.u64 %rd92, [%rd299];
ld.shared.u64 %rd93, [%rd301];
setp.le.s64	%p91, %rd93, %rd92;
@%p91 bra BB26_117;

cvt.u64.u32	%rd679, %r24;
add.s64 %rd681, %rd216, %rd679;
ld.shared.u8 %rs85, [%rd681];
mov.u32 %r1338, 1;
setp.ne.s16	%p92, %rs85, 0;
@%p92 bra BB26_118;

BB26_117:
add.s32 %r1274, %r24, 4;
cvt.u64.u32	%rd682, %r1274;
add.s64 %rd684, %rd216, %rd682;
ld.shared.u8 %rs86, [%rd684];
setp.eq.s16	%p93, %rs86, 0;
selp.u32	%r1338, 1, 0, %p93;

BB26_118:
bfe.u32 %r492, %r13, 5, 1;
setp.ne.s32	%p94, %r1338, %r492;
@%p94 bra BB26_120;

add.s32 %r1277, %r24, 4;
mul.wide.u32 %rd1725, %r1277, 8;
mul.wide.u32 %rd1724, %r24, 8;
cvt.u64.u32	%rd685, %r24;
st.shared.u64 [%rd301], %rd92;
cvt.u64.u32	%rd689, %r1277;
st.shared.u64 [%rd299], %rd93;
add.s64 %rd693, %rd215, %rd1724;
ld.shared.u64 %rd694, [%rd693];
add.s64 %rd695, %rd215, %rd1725;
ld.shared.u64 %rd696, [%rd695];
st.shared.u64 [%rd693], %rd696;
st.shared.u64 [%rd695], %rd694;
add.s64 %rd698, %rd216, %rd685;
ld.shared.u8 %rs87, [%rd698];
add.s64 %rd699, %rd216, %rd689;
ld.shared.u8 %rs88, [%rd699];
st.shared.u8 [%rd698], %rs88;
st.shared.u8 [%rd699], %rs87;

BB26_120:
bar.sync 0;
ld.shared.u64 %rd94, [%rd252];
ld.shared.u64 %rd95, [%rd254];
setp.le.s64	%p95, %rd95, %rd94;
@%p95 bra BB26_122;

cvt.u64.u32	%rd705, %r18;
add.s64 %rd707, %rd216, %rd705;
ld.shared.u8 %rs89, [%rd707];
mov.u32 %r1339, 1;
setp.ne.s16	%p96, %rs89, 0;
@%p96 bra BB26_123;

BB26_122:
add.s32 %r1275, %r18, 2;
cvt.u64.u32	%rd708, %r1275;
add.s64 %rd710, %rd216, %rd708;
ld.shared.u8 %rs90, [%rd710];
setp.eq.s16	%p97, %rs90, 0;
selp.u32	%r1339, 1, 0, %p97;

BB26_123:
bfe.u32 %r514, %r13, 5, 1;
setp.ne.s32	%p98, %r1339, %r514;
@%p98 bra BB26_125;

add.s32 %r1276, %r18, 2;
mul.wide.u32 %rd1723, %r1276, 8;
mul.wide.u32 %rd1722, %r18, 8;
cvt.u64.u32	%rd711, %r18;
st.shared.u64 [%rd254], %rd94;
cvt.u64.u32	%rd715, %r1276;
st.shared.u64 [%rd252], %rd95;
add.s64 %rd719, %rd215, %rd1722;
ld.shared.u64 %rd720, [%rd719];
add.s64 %rd721, %rd215, %rd1723;
ld.shared.u64 %rd722, [%rd721];
st.shared.u64 [%rd719], %rd722;
st.shared.u64 [%rd721], %rd720;
add.s64 %rd724, %rd216, %rd711;
ld.shared.u8 %rs91, [%rd724];
add.s64 %rd725, %rd216, %rd715;
ld.shared.u8 %rs92, [%rd725];
st.shared.u8 [%rd724], %rs92;
st.shared.u8 [%rd725], %rs91;

BB26_125:
bar.sync 0;
ld.shared.u64 %rd96, [%rd232+8];
ld.shared.u64 %rd97, [%rd232];
setp.le.s64	%p99, %rd97, %rd96;
@%p99 bra BB26_127;

cvt.u64.u32	%rd729, %r141;
add.s64 %rd731, %rd216, %rd729;
ld.shared.u8 %rs93, [%rd731];
mov.u32 %r1340, 1;
setp.ne.s16	%p100, %rs93, 0;
@%p100 bra BB26_128;

BB26_127:
cvt.u64.u32	%rd732, %r141;
add.s64 %rd734, %rd216, %rd732;
ld.shared.u8 %rs94, [%rd734+1];
setp.eq.s16	%p101, %rs94, 0;
selp.u32	%r1340, 1, 0, %p101;

BB26_128:
bfe.u32 %r528, %r13, 5, 1;
setp.ne.s32	%p102, %r1340, %r528;
@%p102 bra BB26_130;

mul.wide.u32 %rd1721, %r141, 8;
cvt.u64.u32	%rd735, %r141;
st.shared.u64 [%rd232], %rd96;
st.shared.u64 [%rd232+8], %rd97;
add.s64 %rd740, %rd215, %rd1721;
ld.shared.u64 %rd741, [%rd740];
ld.shared.u64 %rd742, [%rd740+8];
st.shared.u64 [%rd740], %rd742;
st.shared.u64 [%rd740+8], %rd741;
add.s64 %rd744, %rd216, %rd735;
ld.shared.u8 %rs95, [%rd744];
ld.shared.u8 %rs96, [%rd744+1];
st.shared.u8 [%rd744], %rs96;
st.shared.u8 [%rd744+1], %rs95;

BB26_130:
bar.sync 0;
mov.u64 %rd1739, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r531, %r13, 63;
sub.s32 %r68, %r141, %r531;
add.s32 %r533, %r68, 64;
mul.wide.u32 %rd745, %r533, 8;
add.s64 %rd747, %rd1739, %rd745;
mul.wide.u32 %rd748, %r68, 8;
add.s64 %rd749, %rd1739, %rd748;
ld.shared.u64 %rd98, [%rd747];
ld.shared.u64 %rd99, [%rd749];
setp.le.s64	%p103, %rd99, %rd98;
@%p103 bra BB26_132;

cvt.u64.u32	%rd750, %r68;
add.s64 %rd752, %rd216, %rd750;
ld.shared.u8 %rs97, [%rd752];
mov.u32 %r1341, 1;
setp.ne.s16	%p104, %rs97, 0;
@%p104 bra BB26_133;

BB26_132:
add.s32 %r1258, %r68, 64;
cvt.u64.u32	%rd753, %r1258;
add.s64 %rd755, %rd216, %rd753;
ld.shared.u8 %rs98, [%rd755];
setp.eq.s16	%p105, %rs98, 0;
selp.u32	%r1341, 1, 0, %p105;

BB26_133:
bfe.u32 %r545, %r13, 6, 1;
setp.ne.s32	%p106, %r1341, %r545;
@%p106 bra BB26_135;

add.s32 %r1295, %r68, 64;
mul.wide.u32 %rd1750, %r1295, 8;
mul.wide.u32 %rd1716, %r68, 8;
add.s32 %r1267, %r68, 64;
add.s64 %rd758, %rd215, %rd1716;
add.s64 %rd760, %rd215, %rd1750;
cvt.u64.u32	%rd761, %r68;
st.shared.u64 [%rd749], %rd98;
cvt.u64.u32	%rd765, %r1267;
st.shared.u64 [%rd747], %rd99;
ld.shared.u64 %rd768, [%rd758];
ld.shared.u64 %rd769, [%rd760];
st.shared.u64 [%rd758], %rd769;
st.shared.u64 [%rd760], %rd768;
add.s64 %rd771, %rd216, %rd761;
ld.shared.u8 %rs99, [%rd771];
add.s64 %rd772, %rd216, %rd765;
ld.shared.u8 %rs100, [%rd772];
st.shared.u8 [%rd771], %rs100;
st.shared.u8 [%rd772], %rs99;

BB26_135:
bar.sync 0;
ld.shared.u64 %rd100, [%rd596];
ld.shared.u64 %rd101, [%rd598];
setp.le.s64	%p107, %rd101, %rd100;
@%p107 bra BB26_137;

cvt.u64.u32	%rd778, %r54;
add.s64 %rd780, %rd216, %rd778;
ld.shared.u8 %rs101, [%rd780];
mov.u32 %r1342, 1;
setp.ne.s16	%p108, %rs101, 0;
@%p108 bra BB26_138;

BB26_137:
add.s32 %r1259, %r54, 32;
cvt.u64.u32	%rd781, %r1259;
add.s64 %rd783, %rd216, %rd781;
ld.shared.u8 %rs102, [%rd783];
setp.eq.s16	%p109, %rs102, 0;
selp.u32	%r1342, 1, 0, %p109;

BB26_138:
bfe.u32 %r568, %r13, 6, 1;
setp.ne.s32	%p110, %r1342, %r568;
@%p110 bra BB26_140;

add.s32 %r1266, %r54, 32;
mul.wide.u32 %rd1715, %r1266, 8;
mul.wide.u32 %rd1714, %r54, 8;
cvt.u64.u32	%rd784, %r54;
st.shared.u64 [%rd598], %rd100;
cvt.u64.u32	%rd788, %r1266;
st.shared.u64 [%rd596], %rd101;
add.s64 %rd792, %rd215, %rd1714;
ld.shared.u64 %rd793, [%rd792];
add.s64 %rd794, %rd215, %rd1715;
ld.shared.u64 %rd795, [%rd794];
st.shared.u64 [%rd792], %rd795;
st.shared.u64 [%rd794], %rd793;
add.s64 %rd797, %rd216, %rd784;
ld.shared.u8 %rs103, [%rd797];
add.s64 %rd798, %rd216, %rd788;
ld.shared.u8 %rs104, [%rd798];
st.shared.u8 [%rd797], %rs104;
st.shared.u8 [%rd798], %rs103;

BB26_140:
bar.sync 0;
ld.shared.u64 %rd102, [%rd471];
ld.shared.u64 %rd103, [%rd473];
setp.le.s64	%p111, %rd103, %rd102;
@%p111 bra BB26_142;

cvt.u64.u32	%rd804, %r42;
add.s64 %rd806, %rd216, %rd804;
ld.shared.u8 %rs105, [%rd806];
mov.u32 %r1343, 1;
setp.ne.s16	%p112, %rs105, 0;
@%p112 bra BB26_143;

BB26_142:
add.s32 %r1260, %r42, 16;
cvt.u64.u32	%rd807, %r1260;
add.s64 %rd809, %rd216, %rd807;
ld.shared.u8 %rs106, [%rd809];
setp.eq.s16	%p113, %rs106, 0;
selp.u32	%r1343, 1, 0, %p113;

BB26_143:
bfe.u32 %r590, %r13, 6, 1;
setp.ne.s32	%p114, %r1343, %r590;
@%p114 bra BB26_145;

add.s32 %r1294, %r42, 16;
mul.wide.u32 %rd1749, %r1294, 8;
mul.wide.u32 %rd1713, %r42, 8;
add.s32 %r1265, %r42, 16;
cvt.u64.u32	%rd810, %r42;
st.shared.u64 [%rd473], %rd102;
cvt.u64.u32	%rd814, %r1265;
st.shared.u64 [%rd471], %rd103;
add.s64 %rd818, %rd215, %rd1713;
ld.shared.u64 %rd819, [%rd818];
add.s64 %rd820, %rd215, %rd1749;
ld.shared.u64 %rd821, [%rd820];
st.shared.u64 [%rd818], %rd821;
st.shared.u64 [%rd820], %rd819;
add.s64 %rd823, %rd216, %rd810;
ld.shared.u8 %rs107, [%rd823];
add.s64 %rd824, %rd216, %rd814;
ld.shared.u8 %rs108, [%rd824];
st.shared.u8 [%rd823], %rs108;
st.shared.u8 [%rd824], %rs107;

BB26_145:
bar.sync 0;
ld.shared.u64 %rd104, [%rd372];
ld.shared.u64 %rd105, [%rd374];
setp.le.s64	%p115, %rd105, %rd104;
@%p115 bra BB26_147;

cvt.u64.u32	%rd830, %r32;
add.s64 %rd832, %rd216, %rd830;
ld.shared.u8 %rs109, [%rd832];
mov.u32 %r1344, 1;
setp.ne.s16	%p116, %rs109, 0;
@%p116 bra BB26_148;

BB26_147:
add.s32 %r1286, %r32, 8;
cvt.u64.u32	%rd833, %r1286;
add.s64 %rd835, %rd216, %rd833;
ld.shared.u8 %rs110, [%rd835];
setp.eq.s16	%p117, %rs110, 0;
selp.u32	%r1344, 1, 0, %p117;

BB26_148:
bfe.u32 %r612, %r13, 6, 1;
setp.ne.s32	%p118, %r1344, %r612;
@%p118 bra BB26_150;

add.s32 %r1287, %r32, 8;
mul.wide.u32 %rd1712, %r1287, 8;
mul.wide.u32 %rd1711, %r32, 8;
cvt.u64.u32	%rd836, %r32;
st.shared.u64 [%rd374], %rd104;
cvt.u64.u32	%rd840, %r1287;
st.shared.u64 [%rd372], %rd105;
add.s64 %rd844, %rd215, %rd1711;
ld.shared.u64 %rd845, [%rd844];
add.s64 %rd846, %rd215, %rd1712;
ld.shared.u64 %rd847, [%rd846];
st.shared.u64 [%rd844], %rd847;
st.shared.u64 [%rd846], %rd845;
add.s64 %rd849, %rd216, %rd836;
ld.shared.u8 %rs111, [%rd849];
add.s64 %rd850, %rd216, %rd840;
ld.shared.u8 %rs112, [%rd850];
st.shared.u8 [%rd849], %rs112;
st.shared.u8 [%rd850], %rs111;

BB26_150:
bar.sync 0;
ld.shared.u64 %rd106, [%rd299];
ld.shared.u64 %rd107, [%rd301];
setp.le.s64	%p119, %rd107, %rd106;
@%p119 bra BB26_152;

cvt.u64.u32	%rd856, %r24;
add.s64 %rd858, %rd216, %rd856;
ld.shared.u8 %rs113, [%rd858];
mov.u32 %r1345, 1;
setp.ne.s16	%p120, %rs113, 0;
@%p120 bra BB26_153;

BB26_152:
add.s32 %r1261, %r24, 4;
cvt.u64.u32	%rd859, %r1261;
add.s64 %rd861, %rd216, %rd859;
ld.shared.u8 %rs114, [%rd861];
setp.eq.s16	%p121, %rs114, 0;
selp.u32	%r1345, 1, 0, %p121;

BB26_153:
bfe.u32 %r634, %r13, 6, 1;
setp.ne.s32	%p122, %r1345, %r634;
@%p122 bra BB26_155;

add.s32 %r1264, %r24, 4;
mul.wide.u32 %rd1710, %r1264, 8;
mul.wide.u32 %rd1709, %r24, 8;
cvt.u64.u32	%rd862, %r24;
st.shared.u64 [%rd301], %rd106;
cvt.u64.u32	%rd866, %r1264;
st.shared.u64 [%rd299], %rd107;
add.s64 %rd870, %rd215, %rd1709;
ld.shared.u64 %rd871, [%rd870];
add.s64 %rd872, %rd215, %rd1710;
ld.shared.u64 %rd873, [%rd872];
st.shared.u64 [%rd870], %rd873;
st.shared.u64 [%rd872], %rd871;
add.s64 %rd875, %rd216, %rd862;
ld.shared.u8 %rs115, [%rd875];
add.s64 %rd876, %rd216, %rd866;
ld.shared.u8 %rs116, [%rd876];
st.shared.u8 [%rd875], %rs116;
st.shared.u8 [%rd876], %rs115;

BB26_155:
bar.sync 0;
ld.shared.u64 %rd108, [%rd252];
ld.shared.u64 %rd109, [%rd254];
setp.le.s64	%p123, %rd109, %rd108;
@%p123 bra BB26_157;

cvt.u64.u32	%rd882, %r18;
add.s64 %rd884, %rd216, %rd882;
ld.shared.u8 %rs117, [%rd884];
mov.u32 %r1346, 1;
setp.ne.s16	%p124, %rs117, 0;
@%p124 bra BB26_158;

BB26_157:
add.s32 %r1262, %r18, 2;
cvt.u64.u32	%rd885, %r1262;
add.s64 %rd887, %rd216, %rd885;
ld.shared.u8 %rs118, [%rd887];
setp.eq.s16	%p125, %rs118, 0;
selp.u32	%r1346, 1, 0, %p125;

BB26_158:
bfe.u32 %r656, %r13, 6, 1;
setp.ne.s32	%p126, %r1346, %r656;
@%p126 bra BB26_160;

add.s32 %r1263, %r18, 2;
mul.wide.u32 %rd1708, %r1263, 8;
mul.wide.u32 %rd1707, %r18, 8;
cvt.u64.u32	%rd888, %r18;
st.shared.u64 [%rd254], %rd108;
cvt.u64.u32	%rd892, %r1263;
st.shared.u64 [%rd252], %rd109;
add.s64 %rd896, %rd215, %rd1707;
ld.shared.u64 %rd897, [%rd896];
add.s64 %rd898, %rd215, %rd1708;
ld.shared.u64 %rd899, [%rd898];
st.shared.u64 [%rd896], %rd899;
st.shared.u64 [%rd898], %rd897;
add.s64 %rd901, %rd216, %rd888;
ld.shared.u8 %rs119, [%rd901];
add.s64 %rd902, %rd216, %rd892;
ld.shared.u8 %rs120, [%rd902];
st.shared.u8 [%rd901], %rs120;
st.shared.u8 [%rd902], %rs119;

BB26_160:
bar.sync 0;
ld.shared.u64 %rd110, [%rd232+8];
ld.shared.u64 %rd111, [%rd232];
setp.le.s64	%p127, %rd111, %rd110;
@%p127 bra BB26_162;

cvt.u64.u32	%rd906, %r141;
add.s64 %rd908, %rd216, %rd906;
ld.shared.u8 %rs121, [%rd908];
mov.u32 %r1347, 1;
setp.ne.s16	%p128, %rs121, 0;
@%p128 bra BB26_163;

BB26_162:
cvt.u64.u32	%rd909, %r141;
add.s64 %rd911, %rd216, %rd909;
ld.shared.u8 %rs122, [%rd911+1];
setp.eq.s16	%p129, %rs122, 0;
selp.u32	%r1347, 1, 0, %p129;

BB26_163:
bfe.u32 %r670, %r13, 6, 1;
setp.ne.s32	%p130, %r1347, %r670;
@%p130 bra BB26_165;

mul.wide.u32 %rd1706, %r141, 8;
cvt.u64.u32	%rd912, %r141;
st.shared.u64 [%rd232], %rd110;
st.shared.u64 [%rd232+8], %rd111;
add.s64 %rd917, %rd215, %rd1706;
ld.shared.u64 %rd918, [%rd917];
ld.shared.u64 %rd919, [%rd917+8];
st.shared.u64 [%rd917], %rd919;
st.shared.u64 [%rd917+8], %rd918;
add.s64 %rd921, %rd216, %rd912;
ld.shared.u8 %rs123, [%rd921];
ld.shared.u8 %rs124, [%rd921+1];
st.shared.u8 [%rd921], %rs124;
st.shared.u8 [%rd921+1], %rs123;

BB26_165:
bar.sync 0;
mov.u64 %rd1740, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r673, %r13, 127;
sub.s32 %r84, %r141, %r673;
add.s32 %r675, %r84, 128;
mul.wide.u32 %rd922, %r675, 8;
add.s64 %rd924, %rd1740, %rd922;
mul.wide.u32 %rd925, %r84, 8;
add.s64 %rd926, %rd1740, %rd925;
ld.shared.u64 %rd112, [%rd924];
ld.shared.u64 %rd113, [%rd926];
setp.le.s64	%p131, %rd113, %rd112;
@%p131 bra BB26_167;

cvt.u64.u32	%rd927, %r84;
add.s64 %rd929, %rd216, %rd927;
ld.shared.u8 %rs125, [%rd929];
mov.u32 %r1348, 1;
setp.ne.s16	%p132, %rs125, 0;
@%p132 bra BB26_168;

BB26_167:
add.s32 %r1245, %r84, 128;
cvt.u64.u32	%rd930, %r1245;
add.s64 %rd932, %rd216, %rd930;
ld.shared.u8 %rs126, [%rd932];
setp.eq.s16	%p133, %rs126, 0;
selp.u32	%r1348, 1, 0, %p133;

BB26_168:
mov.u32 %r1315, %tid.x;
bfe.u32 %r687, %r1315, 7, 1;
setp.ne.s32	%p134, %r1348, %r687;
@%p134 bra BB26_170;

add.s32 %r1290, %r84, 128;
mul.wide.u32 %rd1742, %r1290, 8;
mul.wide.u32 %rd1705, %r84, 8;
add.s32 %r1257, %r84, 128;
add.s64 %rd935, %rd215, %rd1705;
add.s64 %rd937, %rd215, %rd1742;
cvt.u64.u32	%rd938, %r84;
st.shared.u64 [%rd926], %rd112;
cvt.u64.u32	%rd942, %r1257;
st.shared.u64 [%rd924], %rd113;
ld.shared.u64 %rd945, [%rd935];
ld.shared.u64 %rd946, [%rd937];
st.shared.u64 [%rd935], %rd946;
st.shared.u64 [%rd937], %rd945;
add.s64 %rd948, %rd216, %rd938;
ld.shared.u8 %rs127, [%rd948];
add.s64 %rd949, %rd216, %rd942;
ld.shared.u8 %rs128, [%rd949];
st.shared.u8 [%rd948], %rs128;
st.shared.u8 [%rd949], %rs127;

BB26_170:
bar.sync 0;
ld.shared.u64 %rd114, [%rd747];
ld.shared.u64 %rd115, [%rd749];
setp.le.s64	%p135, %rd115, %rd114;
@%p135 bra BB26_172;

cvt.u64.u32	%rd955, %r68;
add.s64 %rd957, %rd216, %rd955;
ld.shared.u8 %rs129, [%rd957];
mov.u32 %r1349, 1;
setp.ne.s16	%p136, %rs129, 0;
@%p136 bra BB26_173;

BB26_172:
add.s32 %r1246, %r68, 64;
cvt.u64.u32	%rd958, %r1246;
add.s64 %rd960, %rd216, %rd958;
ld.shared.u8 %rs130, [%rd960];
setp.eq.s16	%p137, %rs130, 0;
selp.u32	%r1349, 1, 0, %p137;

BB26_173:
mov.u32 %r1312, %tid.x;
bfe.u32 %r710, %r1312, 7, 1;
setp.ne.s32	%p138, %r1349, %r710;
@%p138 bra BB26_175;

add.s32 %r1256, %r68, 64;
mul.wide.u32 %rd1704, %r1256, 8;
mul.wide.u32 %rd1703, %r68, 8;
cvt.u64.u32	%rd961, %r68;
st.shared.u64 [%rd749], %rd114;
cvt.u64.u32	%rd965, %r1256;
st.shared.u64 [%rd747], %rd115;
add.s64 %rd969, %rd215, %rd1703;
ld.shared.u64 %rd970, [%rd969];
add.s64 %rd971, %rd215, %rd1704;
ld.shared.u64 %rd972, [%rd971];
st.shared.u64 [%rd969], %rd972;
st.shared.u64 [%rd971], %rd970;
add.s64 %rd974, %rd216, %rd961;
ld.shared.u8 %rs131, [%rd974];
add.s64 %rd975, %rd216, %rd965;
ld.shared.u8 %rs132, [%rd975];
st.shared.u8 [%rd974], %rs132;
st.shared.u8 [%rd975], %rs131;

BB26_175:
bar.sync 0;
ld.shared.u64 %rd116, [%rd596];
ld.shared.u64 %rd117, [%rd598];
setp.le.s64	%p139, %rd117, %rd116;
@%p139 bra BB26_177;

cvt.u64.u32	%rd981, %r54;
add.s64 %rd983, %rd216, %rd981;
ld.shared.u8 %rs133, [%rd983];
mov.u32 %r1350, 1;
setp.ne.s16	%p140, %rs133, 0;
@%p140 bra BB26_178;

BB26_177:
add.s32 %r1247, %r54, 32;
cvt.u64.u32	%rd984, %r1247;
add.s64 %rd986, %rd216, %rd984;
ld.shared.u8 %rs134, [%rd986];
setp.eq.s16	%p141, %rs134, 0;
selp.u32	%r1350, 1, 0, %p141;

BB26_178:
mov.u32 %r1313, %tid.x;
bfe.u32 %r732, %r1313, 7, 1;
setp.ne.s32	%p142, %r1350, %r732;
@%p142 bra BB26_180;

add.s32 %r1255, %r54, 32;
mul.wide.u32 %rd1702, %r1255, 8;
mul.wide.u32 %rd1701, %r54, 8;
cvt.u64.u32	%rd987, %r54;
st.shared.u64 [%rd598], %rd116;
cvt.u64.u32	%rd991, %r1255;
st.shared.u64 [%rd596], %rd117;
add.s64 %rd995, %rd215, %rd1701;
ld.shared.u64 %rd996, [%rd995];
add.s64 %rd997, %rd215, %rd1702;
ld.shared.u64 %rd998, [%rd997];
st.shared.u64 [%rd995], %rd998;
st.shared.u64 [%rd997], %rd996;
add.s64 %rd1000, %rd216, %rd987;
ld.shared.u8 %rs135, [%rd1000];
add.s64 %rd1001, %rd216, %rd991;
ld.shared.u8 %rs136, [%rd1001];
st.shared.u8 [%rd1000], %rs136;
st.shared.u8 [%rd1001], %rs135;

BB26_180:
bar.sync 0;
ld.shared.u64 %rd118, [%rd471];
ld.shared.u64 %rd119, [%rd473];
setp.le.s64	%p143, %rd119, %rd118;
@%p143 bra BB26_182;

cvt.u64.u32	%rd1007, %r42;
add.s64 %rd1009, %rd216, %rd1007;
ld.shared.u8 %rs137, [%rd1009];
mov.u32 %r1351, 1;
setp.ne.s16	%p144, %rs137, 0;
@%p144 bra BB26_183;

BB26_182:
add.s32 %r1248, %r42, 16;
cvt.u64.u32	%rd1010, %r1248;
add.s64 %rd1012, %rd216, %rd1010;
ld.shared.u8 %rs138, [%rd1012];
setp.eq.s16	%p145, %rs138, 0;
selp.u32	%r1351, 1, 0, %p145;

BB26_183:
mov.u32 %r1314, %tid.x;
bfe.u32 %r754, %r1314, 7, 1;
setp.ne.s32	%p146, %r1351, %r754;
@%p146 bra BB26_185;

add.s32 %r1289, %r42, 16;
mul.wide.u32 %rd1741, %r1289, 8;
mul.wide.u32 %rd1700, %r42, 8;
add.s32 %r1254, %r42, 16;
cvt.u64.u32	%rd1013, %r42;
st.shared.u64 [%rd473], %rd118;
cvt.u64.u32	%rd1017, %r1254;
st.shared.u64 [%rd471], %rd119;
add.s64 %rd1021, %rd215, %rd1700;
ld.shared.u64 %rd1022, [%rd1021];
add.s64 %rd1023, %rd215, %rd1741;
ld.shared.u64 %rd1024, [%rd1023];
st.shared.u64 [%rd1021], %rd1024;
st.shared.u64 [%rd1023], %rd1022;
add.s64 %rd1026, %rd216, %rd1013;
ld.shared.u8 %rs139, [%rd1026];
add.s64 %rd1027, %rd216, %rd1017;
ld.shared.u8 %rs140, [%rd1027];
st.shared.u8 [%rd1026], %rs140;
st.shared.u8 [%rd1027], %rs139;

BB26_185:
bar.sync 0;
ld.shared.u64 %rd120, [%rd372];
ld.shared.u64 %rd121, [%rd374];
setp.le.s64	%p147, %rd121, %rd120;
@%p147 bra BB26_187;

cvt.u64.u32	%rd1033, %r32;
add.s64 %rd1035, %rd216, %rd1033;
ld.shared.u8 %rs141, [%rd1035];
mov.u32 %r1352, 1;
setp.ne.s16	%p148, %rs141, 0;
@%p148 bra BB26_188;

BB26_187:
add.s32 %r1268, %r32, 8;
cvt.u64.u32	%rd1036, %r1268;
add.s64 %rd1038, %rd216, %rd1036;
ld.shared.u8 %rs142, [%rd1038];
setp.eq.s16	%p149, %rs142, 0;
selp.u32	%r1352, 1, 0, %p149;

BB26_188:
mov.u32 %r1309, %tid.x;
bfe.u32 %r776, %r1309, 7, 1;
setp.ne.s32	%p150, %r1352, %r776;
@%p150 bra BB26_190;

add.s32 %r1253, %r32, 8;
mul.wide.u32 %rd1699, %r1253, 8;
mul.wide.u32 %rd1698, %r32, 8;
cvt.u64.u32	%rd1039, %r32;
st.shared.u64 [%rd374], %rd120;
cvt.u64.u32	%rd1043, %r1253;
st.shared.u64 [%rd372], %rd121;
add.s64 %rd1047, %rd215, %rd1698;
ld.shared.u64 %rd1048, [%rd1047];
add.s64 %rd1049, %rd215, %rd1699;
ld.shared.u64 %rd1050, [%rd1049];
st.shared.u64 [%rd1047], %rd1050;
st.shared.u64 [%rd1049], %rd1048;
add.s64 %rd1052, %rd216, %rd1039;
ld.shared.u8 %rs143, [%rd1052];
add.s64 %rd1053, %rd216, %rd1043;
ld.shared.u8 %rs144, [%rd1053];
st.shared.u8 [%rd1052], %rs144;
st.shared.u8 [%rd1053], %rs143;

BB26_190:
bar.sync 0;
ld.shared.u64 %rd122, [%rd299];
ld.shared.u64 %rd123, [%rd301];
setp.le.s64	%p151, %rd123, %rd122;
@%p151 bra BB26_192;

cvt.u64.u32	%rd1059, %r24;
add.s64 %rd1061, %rd216, %rd1059;
ld.shared.u8 %rs145, [%rd1061];
mov.u32 %r1353, 1;
setp.ne.s16	%p152, %rs145, 0;
@%p152 bra BB26_193;

BB26_192:
add.s32 %r1249, %r24, 4;
cvt.u64.u32	%rd1062, %r1249;
add.s64 %rd1064, %rd216, %rd1062;
ld.shared.u8 %rs146, [%rd1064];
setp.eq.s16	%p153, %rs146, 0;
selp.u32	%r1353, 1, 0, %p153;

BB26_193:
mov.u32 %r1310, %tid.x;
bfe.u32 %r798, %r1310, 7, 1;
setp.ne.s32	%p154, %r1353, %r798;
@%p154 bra BB26_195;

add.s32 %r1252, %r24, 4;
mul.wide.u32 %rd1697, %r1252, 8;
mul.wide.u32 %rd1696, %r24, 8;
cvt.u64.u32	%rd1065, %r24;
st.shared.u64 [%rd301], %rd122;
cvt.u64.u32	%rd1069, %r1252;
st.shared.u64 [%rd299], %rd123;
add.s64 %rd1073, %rd215, %rd1696;
ld.shared.u64 %rd1074, [%rd1073];
add.s64 %rd1075, %rd215, %rd1697;
ld.shared.u64 %rd1076, [%rd1075];
st.shared.u64 [%rd1073], %rd1076;
st.shared.u64 [%rd1075], %rd1074;
add.s64 %rd1078, %rd216, %rd1065;
ld.shared.u8 %rs147, [%rd1078];
add.s64 %rd1079, %rd216, %rd1069;
ld.shared.u8 %rs148, [%rd1079];
st.shared.u8 [%rd1078], %rs148;
st.shared.u8 [%rd1079], %rs147;

BB26_195:
bar.sync 0;
ld.shared.u64 %rd124, [%rd252];
ld.shared.u64 %rd125, [%rd254];
setp.le.s64	%p155, %rd125, %rd124;
@%p155 bra BB26_197;

cvt.u64.u32	%rd1085, %r18;
add.s64 %rd1087, %rd216, %rd1085;
ld.shared.u8 %rs149, [%rd1087];
mov.u32 %r1354, 1;
setp.ne.s16	%p156, %rs149, 0;
@%p156 bra BB26_198;

BB26_197:
add.s32 %r1250, %r18, 2;
cvt.u64.u32	%rd1088, %r1250;
add.s64 %rd1090, %rd216, %rd1088;
ld.shared.u8 %rs150, [%rd1090];
setp.eq.s16	%p157, %rs150, 0;
selp.u32	%r1354, 1, 0, %p157;

BB26_198:
mov.u32 %r1311, %tid.x;
bfe.u32 %r820, %r1311, 7, 1;
setp.ne.s32	%p158, %r1354, %r820;
@%p158 bra BB26_200;

add.s32 %r1251, %r18, 2;
mul.wide.u32 %rd1695, %r1251, 8;
mul.wide.u32 %rd1694, %r18, 8;
cvt.u64.u32	%rd1091, %r18;
st.shared.u64 [%rd254], %rd124;
cvt.u64.u32	%rd1095, %r1251;
st.shared.u64 [%rd252], %rd125;
add.s64 %rd1099, %rd215, %rd1694;
ld.shared.u64 %rd1100, [%rd1099];
add.s64 %rd1101, %rd215, %rd1695;
ld.shared.u64 %rd1102, [%rd1101];
st.shared.u64 [%rd1099], %rd1102;
st.shared.u64 [%rd1101], %rd1100;
add.s64 %rd1104, %rd216, %rd1091;
ld.shared.u8 %rs151, [%rd1104];
add.s64 %rd1105, %rd216, %rd1095;
ld.shared.u8 %rs152, [%rd1105];
st.shared.u8 [%rd1104], %rs152;
st.shared.u8 [%rd1105], %rs151;

BB26_200:
bar.sync 0;
ld.shared.u64 %rd126, [%rd232+8];
ld.shared.u64 %rd127, [%rd232];
setp.le.s64	%p159, %rd127, %rd126;
@%p159 bra BB26_202;

cvt.u64.u32	%rd1109, %r141;
add.s64 %rd1111, %rd216, %rd1109;
ld.shared.u8 %rs153, [%rd1111];
mov.u32 %r1355, 1;
setp.ne.s16	%p160, %rs153, 0;
@%p160 bra BB26_203;

BB26_202:
cvt.u64.u32	%rd1112, %r141;
add.s64 %rd1114, %rd216, %rd1112;
ld.shared.u8 %rs154, [%rd1114+1];
setp.eq.s16	%p161, %rs154, 0;
selp.u32	%r1355, 1, 0, %p161;

BB26_203:
mov.u32 %r1306, %tid.x;
bfe.u32 %r834, %r1306, 7, 1;
setp.ne.s32	%p162, %r1355, %r834;
@%p162 bra BB26_205;

mul.wide.u32 %rd1693, %r141, 8;
cvt.u64.u32	%rd1115, %r141;
st.shared.u64 [%rd232], %rd126;
st.shared.u64 [%rd232+8], %rd127;
add.s64 %rd1120, %rd215, %rd1693;
ld.shared.u64 %rd1121, [%rd1120];
ld.shared.u64 %rd1122, [%rd1120+8];
st.shared.u64 [%rd1120], %rd1122;
st.shared.u64 [%rd1120+8], %rd1121;
add.s64 %rd1124, %rd216, %rd1115;
ld.shared.u8 %rs155, [%rd1124];
ld.shared.u8 %rs156, [%rd1124+1];
st.shared.u8 [%rd1124], %rs156;
st.shared.u8 [%rd1124+1], %rs155;

BB26_205:
bar.sync 0;
mov.u32 %r1307, %tid.x;
mov.u64 %rd1717, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r837, %r1307, 255;
sub.s32 %r102, %r141, %r837;
add.s32 %r839, %r102, 256;
mul.wide.u32 %rd1125, %r839, 8;
add.s64 %rd1127, %rd1717, %rd1125;
mul.wide.u32 %rd1128, %r102, 8;
add.s64 %rd1129, %rd1717, %rd1128;
ld.shared.u64 %rd128, [%rd1127];
ld.shared.u64 %rd129, [%rd1129];
setp.le.s64	%p163, %rd129, %rd128;
@%p163 bra BB26_207;

cvt.u64.u32	%rd1130, %r102;
add.s64 %rd1132, %rd216, %rd1130;
ld.shared.u8 %rs157, [%rd1132];
mov.u32 %r1356, 1;
setp.ne.s16	%p164, %rs157, 0;
@%p164 bra BB26_208;

BB26_207:
add.s32 %r1291, %r102, 256;
cvt.u64.u32	%rd1133, %r1291;
add.s64 %rd1135, %rd216, %rd1133;
ld.shared.u8 %rs158, [%rd1135];
setp.eq.s16	%p165, %rs158, 0;
selp.u32	%r1356, 1, 0, %p165;

BB26_208:
mov.u32 %r1308, %tid.x;
bfe.u32 %r851, %r1308, 8, 1;
setp.ne.s32	%p166, %r1356, %r851;
@%p166 bra BB26_210;

mul.wide.u32 %rd1760, %r102, 8;
mov.u64 %rd1759, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1758, %rd1759, %rd1760;
add.s32 %r1292, %r102, 256;
mul.wide.u32 %rd1743, %r1292, 8;
mul.wide.u32 %rd1686, %r102, 8;
add.s64 %rd1138, %rd215, %rd1686;
add.s64 %rd1140, %rd215, %rd1743;
cvt.u64.u32	%rd1141, %r102;
st.shared.u64 [%rd1758], %rd128;
cvt.u64.u32	%rd1145, %r1292;
st.shared.u64 [%rd1127], %rd129;
ld.shared.u64 %rd1148, [%rd1138];
ld.shared.u64 %rd1149, [%rd1140];
st.shared.u64 [%rd1138], %rd1149;
st.shared.u64 [%rd1140], %rd1148;
add.s64 %rd1151, %rd216, %rd1141;
ld.shared.u8 %rs159, [%rd1151];
add.s64 %rd1152, %rd216, %rd1145;
ld.shared.u8 %rs160, [%rd1152];
st.shared.u8 [%rd1151], %rs160;
st.shared.u8 [%rd1152], %rs159;

BB26_210:
bar.sync 0;
ld.shared.u64 %rd130, [%rd924];
ld.shared.u64 %rd131, [%rd926];
setp.le.s64	%p167, %rd131, %rd130;
@%p167 bra BB26_212;

cvt.u64.u32	%rd1158, %r84;
add.s64 %rd1160, %rd216, %rd1158;
ld.shared.u8 %rs161, [%rd1160];
mov.u32 %r1357, 1;
setp.ne.s16	%p168, %rs161, 0;
@%p168 bra BB26_213;

BB26_212:
add.s32 %r1227, %r84, 128;
cvt.u64.u32	%rd1161, %r1227;
add.s64 %rd1163, %rd216, %rd1161;
ld.shared.u8 %rs162, [%rd1163];
setp.eq.s16	%p169, %rs162, 0;
selp.u32	%r1357, 1, 0, %p169;

BB26_213:
mov.u32 %r1303, %tid.x;
bfe.u32 %r874, %r1303, 8, 1;
setp.ne.s32	%p170, %r1357, %r874;
@%p170 bra BB26_215;

add.s32 %r1270, %r84, 128;
mul.wide.u32 %rd1719, %r1270, 8;
mul.wide.u32 %rd1685, %r84, 8;
add.s32 %r1240, %r84, 128;
cvt.u64.u32	%rd1164, %r84;
st.shared.u64 [%rd926], %rd130;
cvt.u64.u32	%rd1168, %r1240;
st.shared.u64 [%rd924], %rd131;
add.s64 %rd1172, %rd215, %rd1685;
ld.shared.u64 %rd1173, [%rd1172];
add.s64 %rd1174, %rd215, %rd1719;
ld.shared.u64 %rd1175, [%rd1174];
st.shared.u64 [%rd1172], %rd1175;
st.shared.u64 [%rd1174], %rd1173;
add.s64 %rd1177, %rd216, %rd1164;
ld.shared.u8 %rs163, [%rd1177];
add.s64 %rd1178, %rd216, %rd1168;
ld.shared.u8 %rs164, [%rd1178];
st.shared.u8 [%rd1177], %rs164;
st.shared.u8 [%rd1178], %rs163;

BB26_215:
bar.sync 0;
ld.shared.u64 %rd132, [%rd747];
ld.shared.u64 %rd133, [%rd749];
setp.le.s64	%p171, %rd133, %rd132;
@%p171 bra BB26_217;

cvt.u64.u32	%rd1184, %r68;
add.s64 %rd1186, %rd216, %rd1184;
ld.shared.u8 %rs165, [%rd1186];
mov.u32 %r1358, 1;
setp.ne.s16	%p172, %rs165, 0;
@%p172 bra BB26_218;

BB26_217:
add.s32 %r1228, %r68, 64;
cvt.u64.u32	%rd1187, %r1228;
add.s64 %rd1189, %rd216, %rd1187;
ld.shared.u8 %rs166, [%rd1189];
setp.eq.s16	%p173, %rs166, 0;
selp.u32	%r1358, 1, 0, %p173;

BB26_218:
mov.u32 %r1304, %tid.x;
bfe.u32 %r896, %r1304, 8, 1;
setp.ne.s32	%p174, %r1358, %r896;
@%p174 bra BB26_220;

add.s32 %r1239, %r68, 64;
mul.wide.u32 %rd1684, %r1239, 8;
mul.wide.u32 %rd1683, %r68, 8;
cvt.u64.u32	%rd1190, %r68;
st.shared.u64 [%rd749], %rd132;
cvt.u64.u32	%rd1194, %r1239;
st.shared.u64 [%rd747], %rd133;
add.s64 %rd1198, %rd215, %rd1683;
ld.shared.u64 %rd1199, [%rd1198];
add.s64 %rd1200, %rd215, %rd1684;
ld.shared.u64 %rd1201, [%rd1200];
st.shared.u64 [%rd1198], %rd1201;
st.shared.u64 [%rd1200], %rd1199;
add.s64 %rd1203, %rd216, %rd1190;
ld.shared.u8 %rs167, [%rd1203];
add.s64 %rd1204, %rd216, %rd1194;
ld.shared.u8 %rs168, [%rd1204];
st.shared.u8 [%rd1203], %rs168;
st.shared.u8 [%rd1204], %rs167;

BB26_220:
bar.sync 0;
ld.shared.u64 %rd134, [%rd596];
ld.shared.u64 %rd135, [%rd598];
setp.le.s64	%p175, %rd135, %rd134;
@%p175 bra BB26_222;

cvt.u64.u32	%rd1210, %r54;
add.s64 %rd1212, %rd216, %rd1210;
ld.shared.u8 %rs169, [%rd1212];
mov.u32 %r1359, 1;
setp.ne.s16	%p176, %rs169, 0;
@%p176 bra BB26_223;

BB26_222:
add.s32 %r1229, %r54, 32;
cvt.u64.u32	%rd1213, %r1229;
add.s64 %rd1215, %rd216, %rd1213;
ld.shared.u8 %rs170, [%rd1215];
setp.eq.s16	%p177, %rs170, 0;
selp.u32	%r1359, 1, 0, %p177;

BB26_223:
mov.u32 %r1305, %tid.x;
bfe.u32 %r918, %r1305, 8, 1;
setp.ne.s32	%p178, %r1359, %r918;
@%p178 bra BB26_225;

add.s32 %r1238, %r54, 32;
mul.wide.u32 %rd1682, %r1238, 8;
mul.wide.u32 %rd1681, %r54, 8;
cvt.u64.u32	%rd1216, %r54;
st.shared.u64 [%rd598], %rd134;
cvt.u64.u32	%rd1220, %r1238;
st.shared.u64 [%rd596], %rd135;
add.s64 %rd1224, %rd215, %rd1681;
ld.shared.u64 %rd1225, [%rd1224];
add.s64 %rd1226, %rd215, %rd1682;
ld.shared.u64 %rd1227, [%rd1226];
st.shared.u64 [%rd1224], %rd1227;
st.shared.u64 [%rd1226], %rd1225;
add.s64 %rd1229, %rd216, %rd1216;
ld.shared.u8 %rs171, [%rd1229];
add.s64 %rd1230, %rd216, %rd1220;
ld.shared.u8 %rs172, [%rd1230];
st.shared.u8 [%rd1229], %rs172;
st.shared.u8 [%rd1230], %rs171;

BB26_225:
bar.sync 0;
ld.shared.u64 %rd136, [%rd471];
ld.shared.u64 %rd137, [%rd473];
setp.le.s64	%p179, %rd137, %rd136;
@%p179 bra BB26_227;

cvt.u64.u32	%rd1236, %r42;
add.s64 %rd1238, %rd216, %rd1236;
ld.shared.u8 %rs173, [%rd1238];
mov.u32 %r1360, 1;
setp.ne.s16	%p180, %rs173, 0;
@%p180 bra BB26_228;

BB26_227:
add.s32 %r1230, %r42, 16;
cvt.u64.u32	%rd1239, %r1230;
add.s64 %rd1241, %rd216, %rd1239;
ld.shared.u8 %rs174, [%rd1241];
setp.eq.s16	%p181, %rs174, 0;
selp.u32	%r1360, 1, 0, %p181;

BB26_228:
mov.u32 %r1300, %tid.x;
bfe.u32 %r940, %r1300, 8, 1;
setp.ne.s32	%p182, %r1360, %r940;
@%p182 bra BB26_230;

add.s32 %r1271, %r42, 16;
mul.wide.u32 %rd1720, %r1271, 8;
mul.wide.u32 %rd1680, %r42, 8;
add.s32 %r1237, %r42, 16;
cvt.u64.u32	%rd1242, %r42;
st.shared.u64 [%rd473], %rd136;
cvt.u64.u32	%rd1246, %r1237;
st.shared.u64 [%rd471], %rd137;
add.s64 %rd1250, %rd215, %rd1680;
ld.shared.u64 %rd1251, [%rd1250];
add.s64 %rd1252, %rd215, %rd1720;
ld.shared.u64 %rd1253, [%rd1252];
st.shared.u64 [%rd1250], %rd1253;
st.shared.u64 [%rd1252], %rd1251;
add.s64 %rd1255, %rd216, %rd1242;
ld.shared.u8 %rs175, [%rd1255];
add.s64 %rd1256, %rd216, %rd1246;
ld.shared.u8 %rs176, [%rd1256];
st.shared.u8 [%rd1255], %rs176;
st.shared.u8 [%rd1256], %rs175;

BB26_230:
bar.sync 0;
ld.shared.u64 %rd138, [%rd372];
ld.shared.u64 %rd139, [%rd374];
setp.le.s64	%p183, %rd139, %rd138;
@%p183 bra BB26_232;

cvt.u64.u32	%rd1262, %r32;
add.s64 %rd1264, %rd216, %rd1262;
ld.shared.u8 %rs177, [%rd1264];
mov.u32 %r1361, 1;
setp.ne.s16	%p184, %rs177, 0;
@%p184 bra BB26_233;

BB26_232:
add.s32 %r1269, %r32, 8;
cvt.u64.u32	%rd1265, %r1269;
add.s64 %rd1267, %rd216, %rd1265;
ld.shared.u8 %rs178, [%rd1267];
setp.eq.s16	%p185, %rs178, 0;
selp.u32	%r1361, 1, 0, %p185;

BB26_233:
mov.u32 %r1301, %tid.x;
bfe.u32 %r962, %r1301, 8, 1;
setp.ne.s32	%p186, %r1361, %r962;
@%p186 bra BB26_235;

add.s32 %r1236, %r32, 8;
mul.wide.u32 %rd1679, %r1236, 8;
mul.wide.u32 %rd1678, %r32, 8;
cvt.u64.u32	%rd1268, %r32;
st.shared.u64 [%rd374], %rd138;
cvt.u64.u32	%rd1272, %r1236;
st.shared.u64 [%rd372], %rd139;
add.s64 %rd1276, %rd215, %rd1678;
ld.shared.u64 %rd1277, [%rd1276];
add.s64 %rd1278, %rd215, %rd1679;
ld.shared.u64 %rd1279, [%rd1278];
st.shared.u64 [%rd1276], %rd1279;
st.shared.u64 [%rd1278], %rd1277;
add.s64 %rd1281, %rd216, %rd1268;
ld.shared.u8 %rs179, [%rd1281];
add.s64 %rd1282, %rd216, %rd1272;
ld.shared.u8 %rs180, [%rd1282];
st.shared.u8 [%rd1281], %rs180;
st.shared.u8 [%rd1282], %rs179;

BB26_235:
bar.sync 0;
ld.shared.u64 %rd140, [%rd299];
ld.shared.u64 %rd141, [%rd301];
setp.le.s64	%p187, %rd141, %rd140;
@%p187 bra BB26_237;

cvt.u64.u32	%rd1288, %r24;
add.s64 %rd1290, %rd216, %rd1288;
ld.shared.u8 %rs181, [%rd1290];
mov.u32 %r1362, 1;
setp.ne.s16	%p188, %rs181, 0;
@%p188 bra BB26_238;

BB26_237:
add.s32 %r1231, %r24, 4;
cvt.u64.u32	%rd1291, %r1231;
add.s64 %rd1293, %rd216, %rd1291;
ld.shared.u8 %rs182, [%rd1293];
setp.eq.s16	%p189, %rs182, 0;
selp.u32	%r1362, 1, 0, %p189;

BB26_238:
mov.u32 %r1302, %tid.x;
bfe.u32 %r984, %r1302, 8, 1;
setp.ne.s32	%p190, %r1362, %r984;
@%p190 bra BB26_240;

add.s32 %r1235, %r24, 4;
mul.wide.u32 %rd1677, %r1235, 8;
mul.wide.u32 %rd1676, %r24, 8;
cvt.u64.u32	%rd1294, %r24;
st.shared.u64 [%rd301], %rd140;
cvt.u64.u32	%rd1298, %r1235;
st.shared.u64 [%rd299], %rd141;
add.s64 %rd1302, %rd215, %rd1676;
ld.shared.u64 %rd1303, [%rd1302];
add.s64 %rd1304, %rd215, %rd1677;
ld.shared.u64 %rd1305, [%rd1304];
st.shared.u64 [%rd1302], %rd1305;
st.shared.u64 [%rd1304], %rd1303;
add.s64 %rd1307, %rd216, %rd1294;
ld.shared.u8 %rs183, [%rd1307];
add.s64 %rd1308, %rd216, %rd1298;
ld.shared.u8 %rs184, [%rd1308];
st.shared.u8 [%rd1307], %rs184;
st.shared.u8 [%rd1308], %rs183;

BB26_240:
bar.sync 0;
ld.shared.u64 %rd142, [%rd252];
ld.shared.u64 %rd143, [%rd254];
setp.le.s64	%p191, %rd143, %rd142;
@%p191 bra BB26_242;

cvt.u64.u32	%rd1314, %r18;
add.s64 %rd1316, %rd216, %rd1314;
ld.shared.u8 %rs185, [%rd1316];
mov.u32 %r1363, 1;
setp.ne.s16	%p192, %rs185, 0;
@%p192 bra BB26_243;

BB26_242:
add.s32 %r1232, %r18, 2;
cvt.u64.u32	%rd1317, %r1232;
add.s64 %rd1319, %rd216, %rd1317;
ld.shared.u8 %rs186, [%rd1319];
setp.eq.s16	%p193, %rs186, 0;
selp.u32	%r1363, 1, 0, %p193;

BB26_243:
mov.u32 %r1296, %tid.x;
bfe.u32 %r1006, %r1296, 8, 1;
setp.ne.s32	%p194, %r1363, %r1006;
@%p194 bra BB26_245;

add.s32 %r1234, %r18, 2;
mul.wide.u32 %rd1675, %r1234, 8;
mul.wide.u32 %rd1674, %r18, 8;
cvt.u64.u32	%rd1320, %r18;
st.shared.u64 [%rd254], %rd142;
cvt.u64.u32	%rd1324, %r1234;
st.shared.u64 [%rd252], %rd143;
add.s64 %rd1328, %rd215, %rd1674;
ld.shared.u64 %rd1329, [%rd1328];
add.s64 %rd1330, %rd215, %rd1675;
ld.shared.u64 %rd1331, [%rd1330];
st.shared.u64 [%rd1328], %rd1331;
st.shared.u64 [%rd1330], %rd1329;
add.s64 %rd1333, %rd216, %rd1320;
ld.shared.u8 %rs187, [%rd1333];
add.s64 %rd1334, %rd216, %rd1324;
ld.shared.u8 %rs188, [%rd1334];
st.shared.u8 [%rd1333], %rs188;
st.shared.u8 [%rd1334], %rs187;

BB26_245:
bar.sync 0;
ld.shared.u64 %rd144, [%rd232+8];
ld.shared.u64 %rd145, [%rd232];
setp.le.s64	%p195, %rd145, %rd144;
@%p195 bra BB26_247;

cvt.u64.u32	%rd1338, %r141;
add.s64 %rd1340, %rd216, %rd1338;
ld.shared.u8 %rs189, [%rd1340];
mov.u32 %r1364, 1;
setp.ne.s16	%p196, %rs189, 0;
@%p196 bra BB26_248;

BB26_247:
cvt.u64.u32	%rd1341, %r141;
add.s64 %rd1343, %rd216, %rd1341;
ld.shared.u8 %rs190, [%rd1343+1];
setp.eq.s16	%p197, %rs190, 0;
selp.u32	%r1364, 1, 0, %p197;

BB26_248:
mov.u32 %r1297, %tid.x;
bfe.u32 %r1020, %r1297, 8, 1;
setp.ne.s32	%p198, %r1364, %r1020;
@%p198 bra BB26_250;

mul.wide.u32 %rd1673, %r141, 8;
cvt.u64.u32	%rd1344, %r141;
st.shared.u64 [%rd232], %rd144;
st.shared.u64 [%rd232+8], %rd145;
add.s64 %rd1349, %rd215, %rd1673;
ld.shared.u64 %rd1350, [%rd1349];
ld.shared.u64 %rd1351, [%rd1349+8];
st.shared.u64 [%rd1349], %rd1351;
st.shared.u64 [%rd1349+8], %rd1350;
add.s64 %rd1353, %rd216, %rd1344;
ld.shared.u8 %rs191, [%rd1353];
ld.shared.u8 %rs192, [%rd1353+1];
st.shared.u8 [%rd1353], %rs192;
st.shared.u8 [%rd1353+1], %rs191;

BB26_250:
bar.sync 0;
mov.u32 %r1298, %tid.x;
mov.u64 %rd1718, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r1023, %r1298, 511;
sub.s32 %r1024, %r141, %r1023;
add.s32 %r1025, %r1024, 512;
mul.wide.u32 %rd1354, %r1025, 8;
add.s64 %rd1356, %rd1718, %rd1354;
mul.wide.u32 %rd1357, %r1024, 8;
add.s64 %rd1358, %rd1718, %rd1357;
ld.shared.u64 %rd146, [%rd1356];
ld.shared.u64 %rd147, [%rd1358];
setp.le.s64	%p199, %rd147, %rd146;
@%p199 bra BB26_252;

cvt.u64.u32	%rd1359, %r1024;
add.s64 %rd1361, %rd216, %rd1359;
ld.shared.u8 %rs193, [%rd1361];
setp.ne.s16	%p200, %rs193, 0;
@%p200 bra BB26_254;

BB26_252:
add.s32 %r1243, %r1024, 512;
cvt.u64.u32	%rd1362, %r1243;
add.s64 %rd1364, %rd216, %rd1362;
ld.shared.u8 %rs1, [%rd1364];
setp.eq.s16	%p201, %rs1, 0;
@%p201 bra BB26_254;

mul.wide.u32 %rd1692, %r1024, 8;
mov.u64 %rd1691, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1690, %rd1691, %rd1692;
add.s32 %r1244, %r1024, 512;
mul.wide.u32 %rd1650, %r1244, 8;
mul.wide.u32 %rd1649, %r1024, 8;
cvt.u64.u32	%rd1365, %r1024;
st.shared.u64 [%rd1690], %rd146;
st.shared.u64 [%rd1356], %rd147;
add.s64 %rd1373, %rd215, %rd1649;
ld.shared.u64 %rd1374, [%rd1373];
add.s64 %rd1375, %rd215, %rd1650;
ld.shared.u64 %rd1376, [%rd1375];
st.shared.u64 [%rd1373], %rd1376;
st.shared.u64 [%rd1375], %rd1374;
add.s64 %rd1378, %rd216, %rd1365;
ld.shared.u8 %rs194, [%rd1378];
st.shared.u8 [%rd1378], %rs1;
st.shared.u8 [%rd1364], %rs194;

BB26_254:
bar.sync 0;
mul.wide.u32 %rd1757, %r102, 8;
mov.u64 %rd1756, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1755, %rd1756, %rd1757;
ld.shared.u64 %rd148, [%rd1127];
ld.shared.u64 %rd149, [%rd1755];
setp.le.s64	%p202, %rd149, %rd148;
@%p202 bra BB26_256;

cvt.u64.u32	%rd1385, %r102;
add.s64 %rd1387, %rd216, %rd1385;
ld.shared.u8 %rs195, [%rd1387];
setp.ne.s16	%p203, %rs195, 0;
@%p203 bra BB26_258;

BB26_256:
add.s32 %r1206, %r102, 256;
cvt.u64.u32	%rd1388, %r1206;
add.s64 %rd1390, %rd216, %rd1388;
ld.shared.u8 %rs2, [%rd1390];
setp.eq.s16	%p204, %rs2, 0;
@%p204 bra BB26_258;

mul.wide.u32 %rd1753, %r102, 8;
mov.u64 %rd1752, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1751, %rd1752, %rd1753;
add.s32 %r1207, %r102, 256;
mul.wide.u32 %rd1652, %r1207, 8;
mul.wide.u32 %rd1651, %r102, 8;
cvt.u64.u32	%rd1391, %r102;
st.shared.u64 [%rd1751], %rd148;
st.shared.u64 [%rd1127], %rd149;
add.s64 %rd1399, %rd215, %rd1651;
ld.shared.u64 %rd1400, [%rd1399];
add.s64 %rd1401, %rd215, %rd1652;
ld.shared.u64 %rd1402, [%rd1401];
st.shared.u64 [%rd1399], %rd1402;
st.shared.u64 [%rd1401], %rd1400;
add.s64 %rd1404, %rd216, %rd1391;
ld.shared.u8 %rs196, [%rd1404];
st.shared.u8 [%rd1404], %rs2;
st.shared.u8 [%rd1390], %rs196;

BB26_258:
bar.sync 0;
ld.shared.u64 %rd150, [%rd924];
ld.shared.u64 %rd151, [%rd926];
setp.le.s64	%p205, %rd151, %rd150;
@%p205 bra BB26_260;

cvt.u64.u32	%rd1411, %r84;
add.s64 %rd1413, %rd216, %rd1411;
ld.shared.u8 %rs197, [%rd1413];
setp.ne.s16	%p206, %rs197, 0;
@%p206 bra BB26_262;

BB26_260:
add.s32 %r1208, %r84, 128;
cvt.u64.u32	%rd1414, %r1208;
add.s64 %rd1416, %rd216, %rd1414;
ld.shared.u8 %rs3, [%rd1416];
setp.eq.s16	%p207, %rs3, 0;
@%p207 bra BB26_262;

add.s32 %r1209, %r84, 128;
mul.wide.u32 %rd1654, %r1209, 8;
mul.wide.u32 %rd1653, %r84, 8;
cvt.u64.u32	%rd1417, %r84;
st.shared.u64 [%rd926], %rd150;
st.shared.u64 [%rd924], %rd151;
add.s64 %rd1425, %rd215, %rd1653;
ld.shared.u64 %rd1426, [%rd1425];
add.s64 %rd1427, %rd215, %rd1654;
ld.shared.u64 %rd1428, [%rd1427];
st.shared.u64 [%rd1425], %rd1428;
st.shared.u64 [%rd1427], %rd1426;
add.s64 %rd1430, %rd216, %rd1417;
ld.shared.u8 %rs198, [%rd1430];
st.shared.u8 [%rd1430], %rs3;
st.shared.u8 [%rd1416], %rs198;

BB26_262:
bar.sync 0;
ld.shared.u64 %rd152, [%rd747];
ld.shared.u64 %rd153, [%rd749];
setp.le.s64	%p208, %rd153, %rd152;
@%p208 bra BB26_264;

cvt.u64.u32	%rd1437, %r68;
add.s64 %rd1439, %rd216, %rd1437;
ld.shared.u8 %rs199, [%rd1439];
setp.ne.s16	%p209, %rs199, 0;
@%p209 bra BB26_266;

BB26_264:
add.s32 %r1210, %r68, 64;
cvt.u64.u32	%rd1440, %r1210;
add.s64 %rd1442, %rd216, %rd1440;
ld.shared.u8 %rs4, [%rd1442];
setp.eq.s16	%p210, %rs4, 0;
@%p210 bra BB26_266;

add.s32 %r1211, %r68, 64;
mul.wide.u32 %rd1656, %r1211, 8;
mul.wide.u32 %rd1655, %r68, 8;
cvt.u64.u32	%rd1443, %r68;
st.shared.u64 [%rd749], %rd152;
st.shared.u64 [%rd747], %rd153;
add.s64 %rd1451, %rd215, %rd1655;
ld.shared.u64 %rd1452, [%rd1451];
add.s64 %rd1453, %rd215, %rd1656;
ld.shared.u64 %rd1454, [%rd1453];
st.shared.u64 [%rd1451], %rd1454;
st.shared.u64 [%rd1453], %rd1452;
add.s64 %rd1456, %rd216, %rd1443;
ld.shared.u8 %rs200, [%rd1456];
st.shared.u8 [%rd1456], %rs4;
st.shared.u8 [%rd1442], %rs200;

BB26_266:
bar.sync 0;
ld.shared.u64 %rd154, [%rd596];
ld.shared.u64 %rd155, [%rd598];
setp.le.s64	%p211, %rd155, %rd154;
@%p211 bra BB26_268;

cvt.u64.u32	%rd1463, %r54;
add.s64 %rd1465, %rd216, %rd1463;
ld.shared.u8 %rs201, [%rd1465];
setp.ne.s16	%p212, %rs201, 0;
@%p212 bra BB26_270;

BB26_268:
add.s32 %r1212, %r54, 32;
cvt.u64.u32	%rd1466, %r1212;
add.s64 %rd1468, %rd216, %rd1466;
ld.shared.u8 %rs5, [%rd1468];
setp.eq.s16	%p213, %rs5, 0;
@%p213 bra BB26_270;

add.s32 %r1213, %r54, 32;
mul.wide.u32 %rd1658, %r1213, 8;
mul.wide.u32 %rd1657, %r54, 8;
cvt.u64.u32	%rd1469, %r54;
st.shared.u64 [%rd598], %rd154;
st.shared.u64 [%rd596], %rd155;
add.s64 %rd1477, %rd215, %rd1657;
ld.shared.u64 %rd1478, [%rd1477];
add.s64 %rd1479, %rd215, %rd1658;
ld.shared.u64 %rd1480, [%rd1479];
st.shared.u64 [%rd1477], %rd1480;
st.shared.u64 [%rd1479], %rd1478;
add.s64 %rd1482, %rd216, %rd1469;
ld.shared.u8 %rs202, [%rd1482];
st.shared.u8 [%rd1482], %rs5;
st.shared.u8 [%rd1468], %rs202;

BB26_270:
bar.sync 0;
ld.shared.u64 %rd156, [%rd471];
ld.shared.u64 %rd157, [%rd473];
setp.le.s64	%p214, %rd157, %rd156;
@%p214 bra BB26_272;

cvt.u64.u32	%rd1489, %r42;
add.s64 %rd1491, %rd216, %rd1489;
ld.shared.u8 %rs203, [%rd1491];
setp.ne.s16	%p215, %rs203, 0;
@%p215 bra BB26_274;

BB26_272:
add.s32 %r1214, %r42, 16;
cvt.u64.u32	%rd1492, %r1214;
add.s64 %rd1494, %rd216, %rd1492;
ld.shared.u8 %rs6, [%rd1494];
setp.eq.s16	%p216, %rs6, 0;
@%p216 bra BB26_274;

add.s32 %r1241, %r42, 16;
mul.wide.u32 %rd1687, %r1241, 8;
mul.wide.u32 %rd1659, %r42, 8;
cvt.u64.u32	%rd1495, %r42;
st.shared.u64 [%rd473], %rd156;
st.shared.u64 [%rd471], %rd157;
add.s64 %rd1503, %rd215, %rd1659;
ld.shared.u64 %rd1504, [%rd1503];
add.s64 %rd1505, %rd215, %rd1687;
ld.shared.u64 %rd1506, [%rd1505];
st.shared.u64 [%rd1503], %rd1506;
st.shared.u64 [%rd1505], %rd1504;
add.s64 %rd1508, %rd216, %rd1495;
ld.shared.u8 %rs204, [%rd1508];
st.shared.u8 [%rd1508], %rs6;
st.shared.u8 [%rd1494], %rs204;

BB26_274:
bar.sync 0;
ld.shared.u64 %rd158, [%rd372];
ld.shared.u64 %rd159, [%rd374];
setp.le.s64	%p217, %rd159, %rd158;
@%p217 bra BB26_276;

cvt.u64.u32	%rd1515, %r32;
add.s64 %rd1517, %rd216, %rd1515;
ld.shared.u8 %rs205, [%rd1517];
setp.ne.s16	%p218, %rs205, 0;
@%p218 bra BB26_278;

BB26_276:
add.s32 %r1215, %r32, 8;
cvt.u64.u32	%rd1518, %r1215;
add.s64 %rd1520, %rd216, %rd1518;
ld.shared.u8 %rs7, [%rd1520];
setp.eq.s16	%p219, %rs7, 0;
@%p219 bra BB26_278;

add.s32 %r1216, %r32, 8;
mul.wide.u32 %rd1661, %r1216, 8;
mul.wide.u32 %rd1660, %r32, 8;
cvt.u64.u32	%rd1521, %r32;
st.shared.u64 [%rd374], %rd158;
st.shared.u64 [%rd372], %rd159;
add.s64 %rd1529, %rd215, %rd1660;
ld.shared.u64 %rd1530, [%rd1529];
add.s64 %rd1531, %rd215, %rd1661;
ld.shared.u64 %rd1532, [%rd1531];
st.shared.u64 [%rd1529], %rd1532;
st.shared.u64 [%rd1531], %rd1530;
add.s64 %rd1534, %rd216, %rd1521;
ld.shared.u8 %rs206, [%rd1534];
st.shared.u8 [%rd1534], %rs7;
st.shared.u8 [%rd1520], %rs206;

BB26_278:
bar.sync 0;
ld.shared.u64 %rd160, [%rd299];
ld.shared.u64 %rd161, [%rd301];
setp.le.s64	%p220, %rd161, %rd160;
@%p220 bra BB26_280;

cvt.u64.u32	%rd1541, %r24;
add.s64 %rd1543, %rd216, %rd1541;
ld.shared.u8 %rs207, [%rd1543];
setp.ne.s16	%p221, %rs207, 0;
@%p221 bra BB26_282;

BB26_280:
add.s32 %r1217, %r24, 4;
cvt.u64.u32	%rd1544, %r1217;
add.s64 %rd1546, %rd216, %rd1544;
ld.shared.u8 %rs8, [%rd1546];
setp.eq.s16	%p222, %rs8, 0;
@%p222 bra BB26_282;

add.s32 %r1218, %r24, 4;
mul.wide.u32 %rd1663, %r1218, 8;
mul.wide.u32 %rd1662, %r24, 8;
cvt.u64.u32	%rd1547, %r24;
st.shared.u64 [%rd301], %rd160;
st.shared.u64 [%rd299], %rd161;
add.s64 %rd1555, %rd215, %rd1662;
ld.shared.u64 %rd1556, [%rd1555];
add.s64 %rd1557, %rd215, %rd1663;
ld.shared.u64 %rd1558, [%rd1557];
st.shared.u64 [%rd1555], %rd1558;
st.shared.u64 [%rd1557], %rd1556;
add.s64 %rd1560, %rd216, %rd1547;
ld.shared.u8 %rs208, [%rd1560];
st.shared.u8 [%rd1560], %rs8;
st.shared.u8 [%rd1546], %rs208;

BB26_282:
bar.sync 0;
ld.shared.u64 %rd162, [%rd252];
ld.shared.u64 %rd163, [%rd254];
setp.le.s64	%p223, %rd163, %rd162;
@%p223 bra BB26_284;

cvt.u64.u32	%rd1567, %r18;
add.s64 %rd1569, %rd216, %rd1567;
ld.shared.u8 %rs209, [%rd1569];
setp.ne.s16	%p224, %rs209, 0;
@%p224 bra BB26_286;

BB26_284:
add.s32 %r1219, %r18, 2;
cvt.u64.u32	%rd1570, %r1219;
add.s64 %rd1572, %rd216, %rd1570;
ld.shared.u8 %rs9, [%rd1572];
setp.eq.s16	%p225, %rs9, 0;
@%p225 bra BB26_286;

add.s32 %r1220, %r18, 2;
mul.wide.u32 %rd1665, %r1220, 8;
mul.wide.u32 %rd1664, %r18, 8;
cvt.u64.u32	%rd1573, %r18;
st.shared.u64 [%rd254], %rd162;
st.shared.u64 [%rd252], %rd163;
add.s64 %rd1581, %rd215, %rd1664;
ld.shared.u64 %rd1582, [%rd1581];
add.s64 %rd1583, %rd215, %rd1665;
ld.shared.u64 %rd1584, [%rd1583];
st.shared.u64 [%rd1581], %rd1584;
st.shared.u64 [%rd1583], %rd1582;
add.s64 %rd1586, %rd216, %rd1573;
ld.shared.u8 %rs210, [%rd1586];
st.shared.u8 [%rd1586], %rs9;
st.shared.u8 [%rd1572], %rs210;

BB26_286:
bar.sync 0;
ld.shared.u64 %rd164, [%rd232+8];
ld.shared.u64 %rd165, [%rd232];
setp.le.s64	%p226, %rd165, %rd164;
@%p226 bra BB26_288;

cvt.u64.u32	%rd1591, %r141;
add.s64 %rd1593, %rd216, %rd1591;
ld.shared.u8 %rs211, [%rd1593];
setp.ne.s16	%p227, %rs211, 0;
@%p227 bra BB26_290;

BB26_288:
cvt.u64.u32	%rd1594, %r141;
add.s64 %rd1596, %rd216, %rd1594;
ld.shared.u8 %rs10, [%rd1596+1];
setp.eq.s16	%p228, %rs10, 0;
@%p228 bra BB26_290;

mov.u32 %r1222, %tid.x;
shl.b32 %r1221, %r1222, 1;
mul.wide.u32 %rd1666, %r1221, 8;
st.shared.u64 [%rd232], %rd164;
st.shared.u64 [%rd232+8], %rd165;
add.s64 %rd1602, %rd215, %rd1666;
ld.shared.u64 %rd1603, [%rd1602];
ld.shared.u64 %rd1604, [%rd1602+8];
st.shared.u64 [%rd1602], %rd1604;
st.shared.u64 [%rd1602+8], %rd1603;
ld.shared.u8 %rs212, [%rd1596];
st.shared.u8 [%rd1596], %rs10;
st.shared.u8 [%rd1596+1], %rs212;

BB26_290:
mov.u32 %r1223, %tid.x;
ld.param.u64 %rd1668, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
cvt.s64.s32	%rd1667, %r1223;
setp.lt.u64	%p230, %rd1667, %rd1668;
bar.sync 0;
@!%p230 bra BB26_292;
bra.uni BB26_291;

BB26_291:
mov.u64 %rd1689, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
mov.u32 %r1226, %tid.x;
cvt.s64.s32	%rd1671, %r1226;
mul.wide.s32 %rd1609, %r1226, 8;
add.s64 %rd1611, %rd1689, %rd1609;
ld.shared.u64 %rd1612, [%rd1611];
ld.local.u64 %rd1613, [%rd2];
cvta.to.global.u64 %rd1614, %rd1613;
mul.lo.s64 %rd1615, %rd1671, %rd168;
add.s64 %rd1616, %rd1615, %rd25;
shl.b64 %rd1617, %rd1616, 3;
add.s64 %rd1618, %rd1614, %rd1617;
st.global.u64 [%rd1618], %rd1612;
add.s64 %rd1620, %rd215, %rd1609;
ld.shared.u64 %rd1621, [%rd1620];
ld.local.u64 %rd1622, [%rd3];
cvta.to.global.u64 %rd1623, %rd1622;
mul.lo.s64 %rd1624, %rd1671, %rd169;
add.s64 %rd1625, %rd1624, %rd42;
shl.b64 %rd1626, %rd1625, 3;
add.s64 %rd1627, %rd1623, %rd1626;
st.global.u64 [%rd1627], %rd1621;

BB26_292:
mov.u32 %r1225, %tid.x;
add.s32 %r1224, %r1225, 512;
ld.param.u64 %rd1670, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
cvt.s64.s32	%rd1669, %r1224;
setp.ge.u64	%p231, %rd1669, %rd1670;
@%p231 bra BB26_294;

mov.u64 %rd1688, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
mov.u32 %r1242, %tid.x;
add.s32 %r1233, %r1242, 512;
cvt.s64.s32	%rd1672, %r1233;
mul.wide.s32 %rd1629, %r1242, 8;
add.s64 %rd1631, %rd1688, %rd1629;
ld.shared.u64 %rd1632, [%rd1631+4096];
ld.local.u64 %rd1633, [%rd2];
cvta.to.global.u64 %rd1634, %rd1633;
mul.lo.s64 %rd1636, %rd1672, %rd168;
add.s64 %rd1637, %rd1636, %rd25;
shl.b64 %rd1638, %rd1637, 3;
add.s64 %rd1639, %rd1634, %rd1638;
st.global.u64 [%rd1639], %rd1632;
add.s64 %rd1641, %rd215, %rd1629;
ld.shared.u64 %rd1642, [%rd1641+4096];
ld.local.u64 %rd1643, [%rd3];
cvta.to.global.u64 %rd1644, %rd1643;
mul.lo.s64 %rd1645, %rd1672, %rd169;
add.s64 %rd1646, %rd1645, %rd42;
shl.b64 %rd1647, %rd1646, 3;
add.s64 %rd1648, %rd1644, %rd1647;
st.global.u64 [%rd1648], %rd1642;

BB26_294:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[416],
.param .u64 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u64 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u64 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[416],
.param .u64 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot27[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<232>;
.reg .b16 %rs<213>;
.reg .b32 %r<1365>;
.reg .b64 %rd<1794>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[8192];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[8192];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[1024];

mov.u64 %rd1793, __local_depot27;
cvta.local.u64 %SP, %rd1793;
ld.param.u64 %rd166, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u64 %rd167, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u64 %rd168, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u64 %rd169, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd170, %SP, 0;
cvta.to.local.u64 %rd2, %rd170;
add.u64 %rd171, %SP, 416;
cvta.to.local.u64 %rd3, %rd171;
mov.u32 %r1316, 0;
mov.pred %p4, 0;
@%p4 bra BB27_2;

BB27_1:
mul.wide.s32 %rd172, %r1316, 8;
add.s64 %rd173, %rd4, %rd172;
ld.param.u64 %rd174, [%rd173];
add.s64 %rd175, %rd2, %rd172;
st.local.u64 [%rd175], %rd174;
add.s32 %r1316, %r1316, 1;
setp.lt.u32	%p5, %r1316, 52;
@%p5 bra BB27_1;

BB27_2:
mov.u32 %r1317, 0;
@%p4 bra BB27_4;

BB27_3:
mul.wide.s32 %rd176, %r1317, 8;
add.s64 %rd177, %rd1, %rd176;
ld.param.u64 %rd178, [%rd177];
add.s64 %rd179, %rd3, %rd176;
st.local.u64 [%rd179], %rd178;
add.s32 %r1317, %r1317, 1;
setp.lt.u32	%p7, %r1317, 52;
@%p7 bra BB27_3;

BB27_4:
mov.u32 %r125, %nctaid.y;
mov.u32 %r126, %ctaid.z;
mov.u32 %r127, %ctaid.y;
mad.lo.s32 %r128, %r125, %r126, %r127;
mov.u32 %r129, %nctaid.x;
mov.u32 %r130, %ctaid.x;
mad.lo.s32 %r131, %r128, %r129, %r130;
cvt.u64.u32	%rd8, %r131;
setp.ge.u64	%p8, %rd8, %rd166;
@%p8 bra BB27_294;

ld.local.u32 %r5, [%rd2+408];
add.s32 %r1318, %r5, -1;
mov.u64 %rd180, 0;
setp.lt.s32	%p9, %r1318, 1;
mov.u64 %rd1775, %rd8;
mov.u64 %rd1791, %rd180;
@%p9 bra BB27_11;

mul.wide.s32 %rd182, %r5, 8;
add.s64 %rd1761, %rd2, %rd182;
mov.u64 %rd1792, 0;
mov.u64 %rd1776, %rd8;

BB27_7:
ld.local.u64 %rd14, [%rd1761];
or.b64 %rd183, %rd1776, %rd14;
and.b64 %rd184, %rd183, -4294967296;
setp.eq.s64	%p10, %rd184, 0;
@%p10 bra BB27_9;
bra.uni BB27_8;

BB27_9:
cvt.u32.u64	%r132, %rd14;
cvt.u32.u64	%r133, %rd1776;
div.u32 %r134, %r133, %r132;
rem.u32 %r135, %r133, %r132;
cvt.u64.u32	%rd1777, %r134;
cvt.u64.u32	%rd1762, %r135;
bra.uni BB27_10;

BB27_8:
div.u64 %rd1777, %rd1776, %rd14;
rem.u64 %rd1762, %rd1776, %rd14;

BB27_10:
mov.u64 %rd1776, %rd1777;
ld.local.u64 %rd185, [%rd1761+200];
mul.lo.s64 %rd186, %rd185, %rd1762;
add.s64 %rd1792, %rd186, %rd1792;
add.s64 %rd1761, %rd1761, -8;
add.s32 %r1318, %r1318, -1;
setp.gt.s32	%p11, %r1318, 0;
mov.u64 %rd1769, %rd1776;
mov.u64 %rd1775, %rd1769;
mov.u64 %rd1778, %rd1792;
mov.u64 %rd1791, %rd1778;
@%p11 bra BB27_7;

BB27_11:
mov.u64 %rd24, %rd1791;
mov.u64 %rd23, %rd1775;
ld.local.u64 %rd188, [%rd2+208];
mul.lo.s64 %rd189, %rd188, %rd23;
add.s64 %rd25, %rd189, %rd24;
ld.local.u32 %r9, [%rd3+408];
add.s32 %r1319, %r9, -1;
setp.lt.s32	%p12, %r1319, 1;
mov.u64 %rd1772, %rd8;
mov.u64 %rd1789, %rd180;
@%p12 bra BB27_17;

mul.wide.s32 %rd191, %r9, 8;
add.s64 %rd1763, %rd3, %rd191;
mov.u64 %rd1790, 0;
mov.u64 %rd1773, %rd8;

BB27_13:
ld.local.u64 %rd31, [%rd1763];
or.b64 %rd192, %rd1773, %rd31;
and.b64 %rd193, %rd192, -4294967296;
setp.eq.s64	%p13, %rd193, 0;
@%p13 bra BB27_15;
bra.uni BB27_14;

BB27_15:
cvt.u32.u64	%r136, %rd31;
cvt.u32.u64	%r137, %rd1773;
div.u32 %r138, %r137, %r136;
rem.u32 %r139, %r137, %r136;
cvt.u64.u32	%rd1774, %r138;
cvt.u64.u32	%rd1764, %r139;
bra.uni BB27_16;

BB27_14:
div.u64 %rd1774, %rd1773, %rd31;
rem.u64 %rd1764, %rd1773, %rd31;

BB27_16:
mov.u64 %rd1773, %rd1774;
ld.local.u64 %rd194, [%rd1763+200];
mul.lo.s64 %rd195, %rd194, %rd1764;
add.s64 %rd1790, %rd195, %rd1790;
add.s64 %rd1763, %rd1763, -8;
add.s32 %r1319, %r1319, -1;
setp.gt.s32	%p14, %r1319, 0;
mov.u64 %rd1772, %rd1773;
mov.u64 %rd1789, %rd1790;
@%p14 bra BB27_13;

BB27_17:
ld.local.u64 %rd197, [%rd3+208];
mul.lo.s64 %rd198, %rd197, %rd1772;
add.s64 %rd42, %rd198, %rd1789;
mov.u32 %r13, %tid.x;
cvt.s64.s32	%rd43, %r13;
setp.lt.u64	%p1, %rd43, %rd167;
setp.ge.u64	%p15, %rd43, %rd167;
mov.u64 %rd1788, %rd180;
@%p15 bra BB27_19;

ld.local.u64 %rd199, [%rd2];
cvta.to.global.u64 %rd200, %rd199;
mul.lo.s64 %rd201, %rd43, %rd168;
add.s64 %rd202, %rd201, %rd25;
shl.b64 %rd203, %rd202, 3;
add.s64 %rd204, %rd200, %rd203;
ld.global.u64 %rd1788, [%rd204];

BB27_19:
mov.u64 %rd1787, %rd180;
@%p15 bra BB27_21;

ld.local.u64 %rd206, [%rd3];
cvta.to.global.u64 %rd207, %rd206;
mul.lo.s64 %rd208, %rd43, %rd169;
add.s64 %rd209, %rd208, %rd42;
shl.b64 %rd210, %rd209, 3;
add.s64 %rd211, %rd207, %rd210;
ld.global.u64 %rd1787, [%rd211];

BB27_21:
add.s32 %r140, %r13, 512;
selp.u16	%rs11, 1, 0, %p1;
shl.b64 %rd213, %rd43, 3;
mov.u64 %rd214, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd48, %rd214, %rd213;
st.shared.u64 [%rd48], %rd1788;
mov.u64 %rd215, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd49, %rd215, %rd213;
st.shared.u64 [%rd49], %rd1787;
mov.u64 %rd216, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd50, %rd216, %rd43;
st.shared.u8 [%rd50], %rs11;
cvt.s64.s32	%rd51, %r140;
setp.lt.u64	%p2, %rd51, %rd167;
setp.ge.u64	%p17, %rd51, %rd167;
mov.u64 %rd1786, %rd180;
@%p17 bra BB27_23;

ld.local.u64 %rd217, [%rd2];
cvta.to.global.u64 %rd218, %rd217;
mul.lo.s64 %rd219, %rd51, %rd168;
add.s64 %rd220, %rd219, %rd25;
shl.b64 %rd221, %rd220, 3;
add.s64 %rd222, %rd218, %rd221;
ld.global.u64 %rd1786, [%rd222];

BB27_23:
mov.u64 %rd1785, %rd180;
@%p17 bra BB27_25;

ld.local.u64 %rd224, [%rd3];
cvta.to.global.u64 %rd225, %rd224;
mul.lo.s64 %rd226, %rd51, %rd169;
add.s64 %rd227, %rd226, %rd42;
shl.b64 %rd228, %rd227, 3;
add.s64 %rd229, %rd225, %rd228;
ld.global.u64 %rd1785, [%rd229];

BB27_25:
selp.u16	%rs12, 1, 0, %p2;
st.shared.u64 [%rd48+4096], %rd1786;
st.shared.u64 [%rd49+4096], %rd1785;
st.shared.u8 [%rd50+512], %rs12;
bar.sync 0;
shl.b32 %r141, %r13, 1;
mul.wide.u32 %rd230, %r141, 8;
add.s64 %rd232, %rd214, %rd230;
ld.shared.u64 %rd56, [%rd232+8];
ld.shared.u64 %rd57, [%rd232];
setp.ge.s64	%p19, %rd57, %rd56;
@%p19 bra BB27_27;

cvt.u64.u32	%rd233, %r141;
add.s64 %rd235, %rd216, %rd233;
ld.shared.u8 %rs13, [%rd235];
mov.u32 %r1320, 1;
setp.ne.s16	%p20, %rs13, 0;
@%p20 bra BB27_28;

BB27_27:
cvt.u64.u32	%rd236, %r141;
add.s64 %rd238, %rd216, %rd236;
ld.shared.u8 %rs14, [%rd238+1];
setp.eq.s16	%p21, %rs14, 0;
selp.u32	%r1320, 1, 0, %p21;

BB27_28:
and.b32 %r147, %r13, 1;
setp.ne.s32	%p22, %r1320, %r147;
@%p22 bra BB27_30;

add.s64 %rd241, %rd215, %rd230;
cvt.u64.u32	%rd242, %r141;
st.shared.u64 [%rd232], %rd56;
st.shared.u64 [%rd232+8], %rd57;
ld.shared.u64 %rd246, [%rd241];
ld.shared.u64 %rd247, [%rd241+8];
st.shared.u64 [%rd241], %rd247;
st.shared.u64 [%rd241+8], %rd246;
add.s64 %rd249, %rd216, %rd242;
ld.shared.u8 %rs15, [%rd249];
ld.shared.u8 %rs16, [%rd249+1];
st.shared.u8 [%rd249], %rs16;
st.shared.u8 [%rd249+1], %rs15;

BB27_30:
bar.sync 0;
sub.s32 %r18, %r141, %r147;
add.s32 %r153, %r18, 2;
mul.wide.u32 %rd250, %r153, 8;
add.s64 %rd252, %rd214, %rd250;
mul.wide.u32 %rd253, %r18, 8;
add.s64 %rd254, %rd214, %rd253;
ld.shared.u64 %rd58, [%rd252];
ld.shared.u64 %rd59, [%rd254];
setp.ge.s64	%p23, %rd59, %rd58;
@%p23 bra BB27_32;

cvt.u64.u32	%rd255, %r18;
add.s64 %rd257, %rd216, %rd255;
ld.shared.u8 %rs17, [%rd257];
mov.u32 %r1321, 1;
setp.ne.s16	%p24, %rs17, 0;
@%p24 bra BB27_33;

BB27_32:
cvt.u64.u32	%rd258, %r153;
add.s64 %rd260, %rd216, %rd258;
ld.shared.u8 %rs18, [%rd260];
setp.eq.s16	%p25, %rs18, 0;
selp.u32	%r1321, 1, 0, %p25;

BB27_33:
bfe.u32 %r165, %r13, 1, 1;
setp.ne.s32	%p26, %r1321, %r165;
@%p26 bra BB27_35;

add.s64 %rd263, %rd215, %rd253;
add.s64 %rd265, %rd215, %rd250;
cvt.u64.u32	%rd266, %r18;
st.shared.u64 [%rd254], %rd58;
cvt.u64.u32	%rd270, %r153;
st.shared.u64 [%rd252], %rd59;
ld.shared.u64 %rd273, [%rd263];
ld.shared.u64 %rd274, [%rd265];
st.shared.u64 [%rd263], %rd274;
st.shared.u64 [%rd265], %rd273;
add.s64 %rd276, %rd216, %rd266;
ld.shared.u8 %rs19, [%rd276];
add.s64 %rd277, %rd216, %rd270;
ld.shared.u8 %rs20, [%rd277];
st.shared.u8 [%rd276], %rs20;
st.shared.u8 [%rd277], %rs19;

BB27_35:
bar.sync 0;
ld.shared.u64 %rd60, [%rd232+8];
ld.shared.u64 %rd61, [%rd232];
setp.ge.s64	%p27, %rd61, %rd60;
@%p27 bra BB27_37;

cvt.u64.u32	%rd281, %r141;
add.s64 %rd283, %rd216, %rd281;
ld.shared.u8 %rs21, [%rd283];
mov.u32 %r1322, 1;
setp.ne.s16	%p28, %rs21, 0;
@%p28 bra BB27_38;

BB27_37:
cvt.u64.u32	%rd284, %r141;
add.s64 %rd286, %rd216, %rd284;
ld.shared.u8 %rs22, [%rd286+1];
setp.eq.s16	%p29, %rs22, 0;
selp.u32	%r1322, 1, 0, %p29;

BB27_38:
bfe.u32 %r180, %r13, 1, 1;
setp.ne.s32	%p30, %r1322, %r180;
@%p30 bra BB27_40;

cvt.u64.u32	%rd287, %r141;
st.shared.u64 [%rd232], %rd60;
st.shared.u64 [%rd232+8], %rd61;
add.s64 %rd292, %rd215, %rd230;
ld.shared.u64 %rd293, [%rd292];
ld.shared.u64 %rd294, [%rd292+8];
st.shared.u64 [%rd292], %rd294;
st.shared.u64 [%rd292+8], %rd293;
add.s64 %rd296, %rd216, %rd287;
ld.shared.u8 %rs23, [%rd296];
ld.shared.u8 %rs24, [%rd296+1];
st.shared.u8 [%rd296], %rs24;
st.shared.u8 [%rd296+1], %rs23;

BB27_40:
bar.sync 0;
and.b32 %r183, %r13, 3;
sub.s32 %r24, %r141, %r183;
add.s32 %r185, %r24, 4;
mul.wide.u32 %rd297, %r185, 8;
add.s64 %rd299, %rd214, %rd297;
mul.wide.u32 %rd300, %r24, 8;
add.s64 %rd301, %rd214, %rd300;
ld.shared.u64 %rd62, [%rd299];
ld.shared.u64 %rd63, [%rd301];
setp.ge.s64	%p31, %rd63, %rd62;
@%p31 bra BB27_42;

cvt.u64.u32	%rd302, %r24;
add.s64 %rd304, %rd216, %rd302;
ld.shared.u8 %rs25, [%rd304];
mov.u32 %r1323, 1;
setp.ne.s16	%p32, %rs25, 0;
@%p32 bra BB27_43;

BB27_42:
cvt.u64.u32	%rd305, %r185;
add.s64 %rd307, %rd216, %rd305;
ld.shared.u8 %rs26, [%rd307];
setp.eq.s16	%p33, %rs26, 0;
selp.u32	%r1323, 1, 0, %p33;

BB27_43:
bfe.u32 %r197, %r13, 2, 1;
setp.ne.s32	%p34, %r1323, %r197;
@%p34 bra BB27_45;

add.s64 %rd310, %rd215, %rd300;
add.s64 %rd312, %rd215, %rd297;
cvt.u64.u32	%rd313, %r24;
st.shared.u64 [%rd301], %rd62;
cvt.u64.u32	%rd317, %r185;
st.shared.u64 [%rd299], %rd63;
ld.shared.u64 %rd320, [%rd310];
ld.shared.u64 %rd321, [%rd312];
st.shared.u64 [%rd310], %rd321;
st.shared.u64 [%rd312], %rd320;
add.s64 %rd323, %rd216, %rd313;
ld.shared.u8 %rs27, [%rd323];
add.s64 %rd324, %rd216, %rd317;
ld.shared.u8 %rs28, [%rd324];
st.shared.u8 [%rd323], %rs28;
st.shared.u8 [%rd324], %rs27;

BB27_45:
bar.sync 0;
ld.shared.u64 %rd64, [%rd252];
ld.shared.u64 %rd65, [%rd254];
setp.ge.s64	%p35, %rd65, %rd64;
@%p35 bra BB27_47;

cvt.u64.u32	%rd330, %r18;
add.s64 %rd332, %rd216, %rd330;
ld.shared.u8 %rs29, [%rd332];
mov.u32 %r1324, 1;
setp.ne.s16	%p36, %rs29, 0;
@%p36 bra BB27_48;

BB27_47:
cvt.u64.u32	%rd333, %r153;
add.s64 %rd335, %rd216, %rd333;
ld.shared.u8 %rs30, [%rd335];
setp.eq.s16	%p37, %rs30, 0;
selp.u32	%r1324, 1, 0, %p37;

BB27_48:
bfe.u32 %r220, %r13, 2, 1;
setp.ne.s32	%p38, %r1324, %r220;
@%p38 bra BB27_50;

cvt.u64.u32	%rd336, %r18;
st.shared.u64 [%rd254], %rd64;
cvt.u64.u32	%rd340, %r153;
st.shared.u64 [%rd252], %rd65;
add.s64 %rd344, %rd215, %rd253;
ld.shared.u64 %rd345, [%rd344];
add.s64 %rd346, %rd215, %rd250;
ld.shared.u64 %rd347, [%rd346];
st.shared.u64 [%rd344], %rd347;
st.shared.u64 [%rd346], %rd345;
add.s64 %rd349, %rd216, %rd336;
ld.shared.u8 %rs31, [%rd349];
add.s64 %rd350, %rd216, %rd340;
ld.shared.u8 %rs32, [%rd350];
st.shared.u8 [%rd349], %rs32;
st.shared.u8 [%rd350], %rs31;

BB27_50:
bar.sync 0;
ld.shared.u64 %rd66, [%rd232+8];
ld.shared.u64 %rd67, [%rd232];
setp.ge.s64	%p39, %rd67, %rd66;
@%p39 bra BB27_52;

cvt.u64.u32	%rd354, %r141;
add.s64 %rd356, %rd216, %rd354;
ld.shared.u8 %rs33, [%rd356];
mov.u32 %r1325, 1;
setp.ne.s16	%p40, %rs33, 0;
@%p40 bra BB27_53;

BB27_52:
cvt.u64.u32	%rd357, %r141;
add.s64 %rd359, %rd216, %rd357;
ld.shared.u8 %rs34, [%rd359+1];
setp.eq.s16	%p41, %rs34, 0;
selp.u32	%r1325, 1, 0, %p41;

BB27_53:
bfe.u32 %r234, %r13, 2, 1;
setp.ne.s32	%p42, %r1325, %r234;
@%p42 bra BB27_55;

cvt.u64.u32	%rd360, %r141;
st.shared.u64 [%rd232], %rd66;
st.shared.u64 [%rd232+8], %rd67;
add.s64 %rd365, %rd215, %rd230;
ld.shared.u64 %rd366, [%rd365];
ld.shared.u64 %rd367, [%rd365+8];
st.shared.u64 [%rd365], %rd367;
st.shared.u64 [%rd365+8], %rd366;
add.s64 %rd369, %rd216, %rd360;
ld.shared.u8 %rs35, [%rd369];
ld.shared.u8 %rs36, [%rd369+1];
st.shared.u8 [%rd369], %rs36;
st.shared.u8 [%rd369+1], %rs35;

BB27_55:
bar.sync 0;
and.b32 %r237, %r13, 7;
sub.s32 %r32, %r141, %r237;
add.s32 %r239, %r32, 8;
mul.wide.u32 %rd370, %r239, 8;
add.s64 %rd372, %rd214, %rd370;
mul.wide.u32 %rd373, %r32, 8;
add.s64 %rd374, %rd214, %rd373;
ld.shared.u64 %rd68, [%rd372];
ld.shared.u64 %rd69, [%rd374];
setp.ge.s64	%p43, %rd69, %rd68;
@%p43 bra BB27_57;

cvt.u64.u32	%rd375, %r32;
add.s64 %rd377, %rd216, %rd375;
ld.shared.u8 %rs37, [%rd377];
mov.u32 %r1326, 1;
setp.ne.s16	%p44, %rs37, 0;
@%p44 bra BB27_58;

BB27_57:
cvt.u64.u32	%rd378, %r239;
add.s64 %rd380, %rd216, %rd378;
ld.shared.u8 %rs38, [%rd380];
setp.eq.s16	%p45, %rs38, 0;
selp.u32	%r1326, 1, 0, %p45;

BB27_58:
bfe.u32 %r251, %r13, 3, 1;
setp.ne.s32	%p46, %r1326, %r251;
@%p46 bra BB27_60;

mul.wide.u32 %rd1748, %r239, 8;
mul.wide.u32 %rd1747, %r32, 8;
add.s64 %rd383, %rd215, %rd1747;
add.s64 %rd385, %rd215, %rd1748;
cvt.u64.u32	%rd386, %r32;
st.shared.u64 [%rd374], %rd68;
cvt.u64.u32	%rd390, %r239;
st.shared.u64 [%rd372], %rd69;
ld.shared.u64 %rd393, [%rd383];
ld.shared.u64 %rd394, [%rd385];
st.shared.u64 [%rd383], %rd394;
st.shared.u64 [%rd385], %rd393;
add.s64 %rd396, %rd216, %rd386;
ld.shared.u8 %rs39, [%rd396];
add.s64 %rd397, %rd216, %rd390;
ld.shared.u8 %rs40, [%rd397];
st.shared.u8 [%rd396], %rs40;
st.shared.u8 [%rd397], %rs39;

BB27_60:
bar.sync 0;
ld.shared.u64 %rd70, [%rd299];
ld.shared.u64 %rd71, [%rd301];
setp.ge.s64	%p47, %rd71, %rd70;
@%p47 bra BB27_62;

cvt.u64.u32	%rd403, %r24;
add.s64 %rd405, %rd216, %rd403;
ld.shared.u8 %rs41, [%rd405];
mov.u32 %r1327, 1;
setp.ne.s16	%p48, %rs41, 0;
@%p48 bra BB27_63;

BB27_62:
cvt.u64.u32	%rd406, %r185;
add.s64 %rd408, %rd216, %rd406;
ld.shared.u8 %rs42, [%rd408];
setp.eq.s16	%p49, %rs42, 0;
selp.u32	%r1327, 1, 0, %p49;

BB27_63:
bfe.u32 %r274, %r13, 3, 1;
setp.ne.s32	%p50, %r1327, %r274;
@%p50 bra BB27_65;

mul.wide.u32 %rd1746, %r24, 8;
cvt.u64.u32	%rd409, %r24;
st.shared.u64 [%rd301], %rd70;
cvt.u64.u32	%rd413, %r185;
st.shared.u64 [%rd299], %rd71;
add.s64 %rd417, %rd215, %rd1746;
ld.shared.u64 %rd418, [%rd417];
add.s64 %rd419, %rd215, %rd297;
ld.shared.u64 %rd420, [%rd419];
st.shared.u64 [%rd417], %rd420;
st.shared.u64 [%rd419], %rd418;
add.s64 %rd422, %rd216, %rd409;
ld.shared.u8 %rs43, [%rd422];
add.s64 %rd423, %rd216, %rd413;
ld.shared.u8 %rs44, [%rd423];
st.shared.u8 [%rd422], %rs44;
st.shared.u8 [%rd423], %rs43;

BB27_65:
bar.sync 0;
ld.shared.u64 %rd72, [%rd252];
ld.shared.u64 %rd73, [%rd254];
setp.ge.s64	%p51, %rd73, %rd72;
@%p51 bra BB27_67;

cvt.u64.u32	%rd429, %r18;
add.s64 %rd431, %rd216, %rd429;
ld.shared.u8 %rs45, [%rd431];
mov.u32 %r1328, 1;
setp.ne.s16	%p52, %rs45, 0;
@%p52 bra BB27_68;

BB27_67:
cvt.u64.u32	%rd432, %r153;
add.s64 %rd434, %rd216, %rd432;
ld.shared.u8 %rs46, [%rd434];
setp.eq.s16	%p53, %rs46, 0;
selp.u32	%r1328, 1, 0, %p53;

BB27_68:
bfe.u32 %r296, %r13, 3, 1;
setp.ne.s32	%p54, %r1328, %r296;
@%p54 bra BB27_70;

mul.wide.u32 %rd1745, %r18, 8;
cvt.u64.u32	%rd435, %r18;
st.shared.u64 [%rd254], %rd72;
cvt.u64.u32	%rd439, %r153;
st.shared.u64 [%rd252], %rd73;
add.s64 %rd443, %rd215, %rd1745;
ld.shared.u64 %rd444, [%rd443];
add.s64 %rd445, %rd215, %rd250;
ld.shared.u64 %rd446, [%rd445];
st.shared.u64 [%rd443], %rd446;
st.shared.u64 [%rd445], %rd444;
add.s64 %rd448, %rd216, %rd435;
ld.shared.u8 %rs47, [%rd448];
add.s64 %rd449, %rd216, %rd439;
ld.shared.u8 %rs48, [%rd449];
st.shared.u8 [%rd448], %rs48;
st.shared.u8 [%rd449], %rs47;

BB27_70:
bar.sync 0;
ld.shared.u64 %rd74, [%rd232+8];
ld.shared.u64 %rd75, [%rd232];
setp.ge.s64	%p55, %rd75, %rd74;
@%p55 bra BB27_72;

cvt.u64.u32	%rd453, %r141;
add.s64 %rd455, %rd216, %rd453;
ld.shared.u8 %rs49, [%rd455];
mov.u32 %r1329, 1;
setp.ne.s16	%p56, %rs49, 0;
@%p56 bra BB27_73;

BB27_72:
cvt.u64.u32	%rd456, %r141;
add.s64 %rd458, %rd216, %rd456;
ld.shared.u8 %rs50, [%rd458+1];
setp.eq.s16	%p57, %rs50, 0;
selp.u32	%r1329, 1, 0, %p57;

BB27_73:
bfe.u32 %r310, %r13, 3, 1;
setp.ne.s32	%p58, %r1329, %r310;
@%p58 bra BB27_75;

mul.wide.u32 %rd1744, %r141, 8;
cvt.u64.u32	%rd459, %r141;
st.shared.u64 [%rd232], %rd74;
st.shared.u64 [%rd232+8], %rd75;
add.s64 %rd464, %rd215, %rd1744;
ld.shared.u64 %rd465, [%rd464];
ld.shared.u64 %rd466, [%rd464+8];
st.shared.u64 [%rd464], %rd466;
st.shared.u64 [%rd464+8], %rd465;
add.s64 %rd468, %rd216, %rd459;
ld.shared.u8 %rs51, [%rd468];
ld.shared.u8 %rs52, [%rd468+1];
st.shared.u8 [%rd468], %rs52;
st.shared.u8 [%rd468+1], %rs51;

BB27_75:
bar.sync 0;
and.b32 %r313, %r13, 15;
sub.s32 %r42, %r141, %r313;
add.s32 %r315, %r42, 16;
mul.wide.u32 %rd469, %r315, 8;
add.s64 %rd471, %rd214, %rd469;
mul.wide.u32 %rd472, %r42, 8;
add.s64 %rd473, %rd214, %rd472;
ld.shared.u64 %rd76, [%rd471];
ld.shared.u64 %rd77, [%rd473];
setp.ge.s64	%p59, %rd77, %rd76;
@%p59 bra BB27_77;

cvt.u64.u32	%rd474, %r42;
add.s64 %rd476, %rd216, %rd474;
ld.shared.u8 %rs53, [%rd476];
mov.u32 %r1330, 1;
setp.ne.s16	%p60, %rs53, 0;
@%p60 bra BB27_78;

BB27_77:
add.s32 %r1280, %r42, 16;
cvt.u64.u32	%rd477, %r1280;
add.s64 %rd479, %rd216, %rd477;
ld.shared.u8 %rs54, [%rd479];
setp.eq.s16	%p61, %rs54, 0;
selp.u32	%r1330, 1, 0, %p61;

BB27_78:
bfe.u32 %r327, %r13, 4, 1;
setp.ne.s32	%p62, %r1330, %r327;
@%p62 bra BB27_80;

mul.wide.u32 %rd1738, %r42, 8;
add.s32 %r1285, %r42, 16;
add.s64 %rd482, %rd215, %rd1738;
add.s64 %rd484, %rd215, %rd469;
cvt.u64.u32	%rd485, %r42;
st.shared.u64 [%rd473], %rd76;
cvt.u64.u32	%rd489, %r1285;
st.shared.u64 [%rd471], %rd77;
ld.shared.u64 %rd492, [%rd482];
ld.shared.u64 %rd493, [%rd484];
st.shared.u64 [%rd482], %rd493;
st.shared.u64 [%rd484], %rd492;
add.s64 %rd495, %rd216, %rd485;
ld.shared.u8 %rs55, [%rd495];
add.s64 %rd496, %rd216, %rd489;
ld.shared.u8 %rs56, [%rd496];
st.shared.u8 [%rd495], %rs56;
st.shared.u8 [%rd496], %rs55;

BB27_80:
bar.sync 0;
ld.shared.u64 %rd78, [%rd372];
ld.shared.u64 %rd79, [%rd374];
setp.ge.s64	%p63, %rd79, %rd78;
@%p63 bra BB27_82;

cvt.u64.u32	%rd502, %r32;
add.s64 %rd504, %rd216, %rd502;
ld.shared.u8 %rs57, [%rd504];
mov.u32 %r1331, 1;
setp.ne.s16	%p64, %rs57, 0;
@%p64 bra BB27_83;

BB27_82:
cvt.u64.u32	%rd505, %r239;
add.s64 %rd507, %rd216, %rd505;
ld.shared.u8 %rs58, [%rd507];
setp.eq.s16	%p65, %rs58, 0;
selp.u32	%r1331, 1, 0, %p65;

BB27_83:
bfe.u32 %r350, %r13, 4, 1;
setp.ne.s32	%p66, %r1331, %r350;
@%p66 bra BB27_85;

mul.wide.u32 %rd1737, %r239, 8;
mul.wide.u32 %rd1736, %r32, 8;
cvt.u64.u32	%rd508, %r32;
st.shared.u64 [%rd374], %rd78;
cvt.u64.u32	%rd512, %r239;
st.shared.u64 [%rd372], %rd79;
add.s64 %rd516, %rd215, %rd1736;
ld.shared.u64 %rd517, [%rd516];
add.s64 %rd518, %rd215, %rd1737;
ld.shared.u64 %rd519, [%rd518];
st.shared.u64 [%rd516], %rd519;
st.shared.u64 [%rd518], %rd517;
add.s64 %rd521, %rd216, %rd508;
ld.shared.u8 %rs59, [%rd521];
add.s64 %rd522, %rd216, %rd512;
ld.shared.u8 %rs60, [%rd522];
st.shared.u8 [%rd521], %rs60;
st.shared.u8 [%rd522], %rs59;

BB27_85:
bar.sync 0;
ld.shared.u64 %rd80, [%rd299];
ld.shared.u64 %rd81, [%rd301];
setp.ge.s64	%p67, %rd81, %rd80;
@%p67 bra BB27_87;

cvt.u64.u32	%rd528, %r24;
add.s64 %rd530, %rd216, %rd528;
ld.shared.u8 %rs61, [%rd530];
mov.u32 %r1332, 1;
setp.ne.s16	%p68, %rs61, 0;
@%p68 bra BB27_88;

BB27_87:
add.s32 %r1281, %r24, 4;
cvt.u64.u32	%rd531, %r1281;
add.s64 %rd533, %rd216, %rd531;
ld.shared.u8 %rs62, [%rd533];
setp.eq.s16	%p69, %rs62, 0;
selp.u32	%r1332, 1, 0, %p69;

BB27_88:
bfe.u32 %r372, %r13, 4, 1;
setp.ne.s32	%p70, %r1332, %r372;
@%p70 bra BB27_90;

add.s32 %r1284, %r24, 4;
mul.wide.u32 %rd1735, %r1284, 8;
mul.wide.u32 %rd1734, %r24, 8;
cvt.u64.u32	%rd534, %r24;
st.shared.u64 [%rd301], %rd80;
cvt.u64.u32	%rd538, %r1284;
st.shared.u64 [%rd299], %rd81;
add.s64 %rd542, %rd215, %rd1734;
ld.shared.u64 %rd543, [%rd542];
add.s64 %rd544, %rd215, %rd1735;
ld.shared.u64 %rd545, [%rd544];
st.shared.u64 [%rd542], %rd545;
st.shared.u64 [%rd544], %rd543;
add.s64 %rd547, %rd216, %rd534;
ld.shared.u8 %rs63, [%rd547];
add.s64 %rd548, %rd216, %rd538;
ld.shared.u8 %rs64, [%rd548];
st.shared.u8 [%rd547], %rs64;
st.shared.u8 [%rd548], %rs63;

BB27_90:
bar.sync 0;
ld.shared.u64 %rd82, [%rd252];
ld.shared.u64 %rd83, [%rd254];
setp.ge.s64	%p71, %rd83, %rd82;
@%p71 bra BB27_92;

cvt.u64.u32	%rd554, %r18;
add.s64 %rd556, %rd216, %rd554;
ld.shared.u8 %rs65, [%rd556];
mov.u32 %r1333, 1;
setp.ne.s16	%p72, %rs65, 0;
@%p72 bra BB27_93;

BB27_92:
add.s32 %r1282, %r18, 2;
cvt.u64.u32	%rd557, %r1282;
add.s64 %rd559, %rd216, %rd557;
ld.shared.u8 %rs66, [%rd559];
setp.eq.s16	%p73, %rs66, 0;
selp.u32	%r1333, 1, 0, %p73;

BB27_93:
bfe.u32 %r394, %r13, 4, 1;
setp.ne.s32	%p74, %r1333, %r394;
@%p74 bra BB27_95;

add.s32 %r1283, %r18, 2;
mul.wide.u32 %rd1733, %r1283, 8;
mul.wide.u32 %rd1732, %r18, 8;
cvt.u64.u32	%rd560, %r18;
st.shared.u64 [%rd254], %rd82;
cvt.u64.u32	%rd564, %r1283;
st.shared.u64 [%rd252], %rd83;
add.s64 %rd568, %rd215, %rd1732;
ld.shared.u64 %rd569, [%rd568];
add.s64 %rd570, %rd215, %rd1733;
ld.shared.u64 %rd571, [%rd570];
st.shared.u64 [%rd568], %rd571;
st.shared.u64 [%rd570], %rd569;
add.s64 %rd573, %rd216, %rd560;
ld.shared.u8 %rs67, [%rd573];
add.s64 %rd574, %rd216, %rd564;
ld.shared.u8 %rs68, [%rd574];
st.shared.u8 [%rd573], %rs68;
st.shared.u8 [%rd574], %rs67;

BB27_95:
bar.sync 0;
ld.shared.u64 %rd84, [%rd232+8];
ld.shared.u64 %rd85, [%rd232];
setp.ge.s64	%p75, %rd85, %rd84;
@%p75 bra BB27_97;

cvt.u64.u32	%rd578, %r141;
add.s64 %rd580, %rd216, %rd578;
ld.shared.u8 %rs69, [%rd580];
mov.u32 %r1334, 1;
setp.ne.s16	%p76, %rs69, 0;
@%p76 bra BB27_98;

BB27_97:
cvt.u64.u32	%rd581, %r141;
add.s64 %rd583, %rd216, %rd581;
ld.shared.u8 %rs70, [%rd583+1];
setp.eq.s16	%p77, %rs70, 0;
selp.u32	%r1334, 1, 0, %p77;

BB27_98:
bfe.u32 %r408, %r13, 4, 1;
setp.ne.s32	%p78, %r1334, %r408;
@%p78 bra BB27_100;

mul.wide.u32 %rd1731, %r141, 8;
cvt.u64.u32	%rd584, %r141;
st.shared.u64 [%rd232], %rd84;
st.shared.u64 [%rd232+8], %rd85;
add.s64 %rd589, %rd215, %rd1731;
ld.shared.u64 %rd590, [%rd589];
ld.shared.u64 %rd591, [%rd589+8];
st.shared.u64 [%rd589], %rd591;
st.shared.u64 [%rd589+8], %rd590;
add.s64 %rd593, %rd216, %rd584;
ld.shared.u8 %rs71, [%rd593];
ld.shared.u8 %rs72, [%rd593+1];
st.shared.u8 [%rd593], %rs72;
st.shared.u8 [%rd593+1], %rs71;

BB27_100:
bar.sync 0;
and.b32 %r411, %r13, 31;
sub.s32 %r54, %r141, %r411;
add.s32 %r413, %r54, 32;
mul.wide.u32 %rd594, %r413, 8;
add.s64 %rd596, %rd214, %rd594;
mul.wide.u32 %rd597, %r54, 8;
add.s64 %rd598, %rd214, %rd597;
ld.shared.u64 %rd86, [%rd596];
ld.shared.u64 %rd87, [%rd598];
setp.ge.s64	%p79, %rd87, %rd86;
@%p79 bra BB27_102;

cvt.u64.u32	%rd599, %r54;
add.s64 %rd601, %rd216, %rd599;
ld.shared.u8 %rs73, [%rd601];
mov.u32 %r1335, 1;
setp.ne.s16	%p80, %rs73, 0;
@%p80 bra BB27_103;

BB27_102:
add.s32 %r1272, %r54, 32;
cvt.u64.u32	%rd602, %r1272;
add.s64 %rd604, %rd216, %rd602;
ld.shared.u8 %rs74, [%rd604];
setp.eq.s16	%p81, %rs74, 0;
selp.u32	%r1335, 1, 0, %p81;

BB27_103:
bfe.u32 %r425, %r13, 5, 1;
setp.ne.s32	%p82, %r1335, %r425;
@%p82 bra BB27_105;

add.s32 %r1279, %r54, 32;
mul.wide.u32 %rd1730, %r1279, 8;
mul.wide.u32 %rd1729, %r54, 8;
add.s64 %rd607, %rd215, %rd1729;
add.s64 %rd609, %rd215, %rd1730;
cvt.u64.u32	%rd610, %r54;
st.shared.u64 [%rd598], %rd86;
cvt.u64.u32	%rd614, %r1279;
st.shared.u64 [%rd596], %rd87;
ld.shared.u64 %rd617, [%rd607];
ld.shared.u64 %rd618, [%rd609];
st.shared.u64 [%rd607], %rd618;
st.shared.u64 [%rd609], %rd617;
add.s64 %rd620, %rd216, %rd610;
ld.shared.u8 %rs75, [%rd620];
add.s64 %rd621, %rd216, %rd614;
ld.shared.u8 %rs76, [%rd621];
st.shared.u8 [%rd620], %rs76;
st.shared.u8 [%rd621], %rs75;

BB27_105:
bar.sync 0;
ld.shared.u64 %rd88, [%rd471];
ld.shared.u64 %rd89, [%rd473];
setp.ge.s64	%p83, %rd89, %rd88;
@%p83 bra BB27_107;

cvt.u64.u32	%rd627, %r42;
add.s64 %rd629, %rd216, %rd627;
ld.shared.u8 %rs77, [%rd629];
mov.u32 %r1336, 1;
setp.ne.s16	%p84, %rs77, 0;
@%p84 bra BB27_108;

BB27_107:
add.s32 %r1273, %r42, 16;
cvt.u64.u32	%rd630, %r1273;
add.s64 %rd632, %rd216, %rd630;
ld.shared.u8 %rs78, [%rd632];
setp.eq.s16	%p85, %rs78, 0;
selp.u32	%r1336, 1, 0, %p85;

BB27_108:
bfe.u32 %r448, %r13, 5, 1;
setp.ne.s32	%p86, %r1336, %r448;
@%p86 bra BB27_110;

add.s32 %r1299, %r42, 16;
mul.wide.u32 %rd1754, %r1299, 8;
mul.wide.u32 %rd1728, %r42, 8;
add.s32 %r1278, %r42, 16;
cvt.u64.u32	%rd633, %r42;
st.shared.u64 [%rd473], %rd88;
cvt.u64.u32	%rd637, %r1278;
st.shared.u64 [%rd471], %rd89;
add.s64 %rd641, %rd215, %rd1728;
ld.shared.u64 %rd642, [%rd641];
add.s64 %rd643, %rd215, %rd1754;
ld.shared.u64 %rd644, [%rd643];
st.shared.u64 [%rd641], %rd644;
st.shared.u64 [%rd643], %rd642;
add.s64 %rd646, %rd216, %rd633;
ld.shared.u8 %rs79, [%rd646];
add.s64 %rd647, %rd216, %rd637;
ld.shared.u8 %rs80, [%rd647];
st.shared.u8 [%rd646], %rs80;
st.shared.u8 [%rd647], %rs79;

BB27_110:
bar.sync 0;
ld.shared.u64 %rd90, [%rd372];
ld.shared.u64 %rd91, [%rd374];
setp.ge.s64	%p87, %rd91, %rd90;
@%p87 bra BB27_112;

cvt.u64.u32	%rd653, %r32;
add.s64 %rd655, %rd216, %rd653;
ld.shared.u8 %rs81, [%rd655];
mov.u32 %r1337, 1;
setp.ne.s16	%p88, %rs81, 0;
@%p88 bra BB27_113;

BB27_112:
add.s32 %r1293, %r32, 8;
cvt.u64.u32	%rd656, %r1293;
add.s64 %rd658, %rd216, %rd656;
ld.shared.u8 %rs82, [%rd658];
setp.eq.s16	%p89, %rs82, 0;
selp.u32	%r1337, 1, 0, %p89;

BB27_113:
bfe.u32 %r470, %r13, 5, 1;
setp.ne.s32	%p90, %r1337, %r470;
@%p90 bra BB27_115;

add.s32 %r1288, %r32, 8;
mul.wide.u32 %rd1727, %r1288, 8;
mul.wide.u32 %rd1726, %r32, 8;
cvt.u64.u32	%rd659, %r32;
st.shared.u64 [%rd374], %rd90;
cvt.u64.u32	%rd663, %r1288;
st.shared.u64 [%rd372], %rd91;
add.s64 %rd667, %rd215, %rd1726;
ld.shared.u64 %rd668, [%rd667];
add.s64 %rd669, %rd215, %rd1727;
ld.shared.u64 %rd670, [%rd669];
st.shared.u64 [%rd667], %rd670;
st.shared.u64 [%rd669], %rd668;
add.s64 %rd672, %rd216, %rd659;
ld.shared.u8 %rs83, [%rd672];
add.s64 %rd673, %rd216, %rd663;
ld.shared.u8 %rs84, [%rd673];
st.shared.u8 [%rd672], %rs84;
st.shared.u8 [%rd673], %rs83;

BB27_115:
bar.sync 0;
ld.shared.u64 %rd92, [%rd299];
ld.shared.u64 %rd93, [%rd301];
setp.ge.s64	%p91, %rd93, %rd92;
@%p91 bra BB27_117;

cvt.u64.u32	%rd679, %r24;
add.s64 %rd681, %rd216, %rd679;
ld.shared.u8 %rs85, [%rd681];
mov.u32 %r1338, 1;
setp.ne.s16	%p92, %rs85, 0;
@%p92 bra BB27_118;

BB27_117:
add.s32 %r1274, %r24, 4;
cvt.u64.u32	%rd682, %r1274;
add.s64 %rd684, %rd216, %rd682;
ld.shared.u8 %rs86, [%rd684];
setp.eq.s16	%p93, %rs86, 0;
selp.u32	%r1338, 1, 0, %p93;

BB27_118:
bfe.u32 %r492, %r13, 5, 1;
setp.ne.s32	%p94, %r1338, %r492;
@%p94 bra BB27_120;

add.s32 %r1277, %r24, 4;
mul.wide.u32 %rd1725, %r1277, 8;
mul.wide.u32 %rd1724, %r24, 8;
cvt.u64.u32	%rd685, %r24;
st.shared.u64 [%rd301], %rd92;
cvt.u64.u32	%rd689, %r1277;
st.shared.u64 [%rd299], %rd93;
add.s64 %rd693, %rd215, %rd1724;
ld.shared.u64 %rd694, [%rd693];
add.s64 %rd695, %rd215, %rd1725;
ld.shared.u64 %rd696, [%rd695];
st.shared.u64 [%rd693], %rd696;
st.shared.u64 [%rd695], %rd694;
add.s64 %rd698, %rd216, %rd685;
ld.shared.u8 %rs87, [%rd698];
add.s64 %rd699, %rd216, %rd689;
ld.shared.u8 %rs88, [%rd699];
st.shared.u8 [%rd698], %rs88;
st.shared.u8 [%rd699], %rs87;

BB27_120:
bar.sync 0;
ld.shared.u64 %rd94, [%rd252];
ld.shared.u64 %rd95, [%rd254];
setp.ge.s64	%p95, %rd95, %rd94;
@%p95 bra BB27_122;

cvt.u64.u32	%rd705, %r18;
add.s64 %rd707, %rd216, %rd705;
ld.shared.u8 %rs89, [%rd707];
mov.u32 %r1339, 1;
setp.ne.s16	%p96, %rs89, 0;
@%p96 bra BB27_123;

BB27_122:
add.s32 %r1275, %r18, 2;
cvt.u64.u32	%rd708, %r1275;
add.s64 %rd710, %rd216, %rd708;
ld.shared.u8 %rs90, [%rd710];
setp.eq.s16	%p97, %rs90, 0;
selp.u32	%r1339, 1, 0, %p97;

BB27_123:
bfe.u32 %r514, %r13, 5, 1;
setp.ne.s32	%p98, %r1339, %r514;
@%p98 bra BB27_125;

add.s32 %r1276, %r18, 2;
mul.wide.u32 %rd1723, %r1276, 8;
mul.wide.u32 %rd1722, %r18, 8;
cvt.u64.u32	%rd711, %r18;
st.shared.u64 [%rd254], %rd94;
cvt.u64.u32	%rd715, %r1276;
st.shared.u64 [%rd252], %rd95;
add.s64 %rd719, %rd215, %rd1722;
ld.shared.u64 %rd720, [%rd719];
add.s64 %rd721, %rd215, %rd1723;
ld.shared.u64 %rd722, [%rd721];
st.shared.u64 [%rd719], %rd722;
st.shared.u64 [%rd721], %rd720;
add.s64 %rd724, %rd216, %rd711;
ld.shared.u8 %rs91, [%rd724];
add.s64 %rd725, %rd216, %rd715;
ld.shared.u8 %rs92, [%rd725];
st.shared.u8 [%rd724], %rs92;
st.shared.u8 [%rd725], %rs91;

BB27_125:
bar.sync 0;
ld.shared.u64 %rd96, [%rd232+8];
ld.shared.u64 %rd97, [%rd232];
setp.ge.s64	%p99, %rd97, %rd96;
@%p99 bra BB27_127;

cvt.u64.u32	%rd729, %r141;
add.s64 %rd731, %rd216, %rd729;
ld.shared.u8 %rs93, [%rd731];
mov.u32 %r1340, 1;
setp.ne.s16	%p100, %rs93, 0;
@%p100 bra BB27_128;

BB27_127:
cvt.u64.u32	%rd732, %r141;
add.s64 %rd734, %rd216, %rd732;
ld.shared.u8 %rs94, [%rd734+1];
setp.eq.s16	%p101, %rs94, 0;
selp.u32	%r1340, 1, 0, %p101;

BB27_128:
bfe.u32 %r528, %r13, 5, 1;
setp.ne.s32	%p102, %r1340, %r528;
@%p102 bra BB27_130;

mul.wide.u32 %rd1721, %r141, 8;
cvt.u64.u32	%rd735, %r141;
st.shared.u64 [%rd232], %rd96;
st.shared.u64 [%rd232+8], %rd97;
add.s64 %rd740, %rd215, %rd1721;
ld.shared.u64 %rd741, [%rd740];
ld.shared.u64 %rd742, [%rd740+8];
st.shared.u64 [%rd740], %rd742;
st.shared.u64 [%rd740+8], %rd741;
add.s64 %rd744, %rd216, %rd735;
ld.shared.u8 %rs95, [%rd744];
ld.shared.u8 %rs96, [%rd744+1];
st.shared.u8 [%rd744], %rs96;
st.shared.u8 [%rd744+1], %rs95;

BB27_130:
bar.sync 0;
mov.u64 %rd1739, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r531, %r13, 63;
sub.s32 %r68, %r141, %r531;
add.s32 %r533, %r68, 64;
mul.wide.u32 %rd745, %r533, 8;
add.s64 %rd747, %rd1739, %rd745;
mul.wide.u32 %rd748, %r68, 8;
add.s64 %rd749, %rd1739, %rd748;
ld.shared.u64 %rd98, [%rd747];
ld.shared.u64 %rd99, [%rd749];
setp.ge.s64	%p103, %rd99, %rd98;
@%p103 bra BB27_132;

cvt.u64.u32	%rd750, %r68;
add.s64 %rd752, %rd216, %rd750;
ld.shared.u8 %rs97, [%rd752];
mov.u32 %r1341, 1;
setp.ne.s16	%p104, %rs97, 0;
@%p104 bra BB27_133;

BB27_132:
add.s32 %r1258, %r68, 64;
cvt.u64.u32	%rd753, %r1258;
add.s64 %rd755, %rd216, %rd753;
ld.shared.u8 %rs98, [%rd755];
setp.eq.s16	%p105, %rs98, 0;
selp.u32	%r1341, 1, 0, %p105;

BB27_133:
bfe.u32 %r545, %r13, 6, 1;
setp.ne.s32	%p106, %r1341, %r545;
@%p106 bra BB27_135;

add.s32 %r1295, %r68, 64;
mul.wide.u32 %rd1750, %r1295, 8;
mul.wide.u32 %rd1716, %r68, 8;
add.s32 %r1267, %r68, 64;
add.s64 %rd758, %rd215, %rd1716;
add.s64 %rd760, %rd215, %rd1750;
cvt.u64.u32	%rd761, %r68;
st.shared.u64 [%rd749], %rd98;
cvt.u64.u32	%rd765, %r1267;
st.shared.u64 [%rd747], %rd99;
ld.shared.u64 %rd768, [%rd758];
ld.shared.u64 %rd769, [%rd760];
st.shared.u64 [%rd758], %rd769;
st.shared.u64 [%rd760], %rd768;
add.s64 %rd771, %rd216, %rd761;
ld.shared.u8 %rs99, [%rd771];
add.s64 %rd772, %rd216, %rd765;
ld.shared.u8 %rs100, [%rd772];
st.shared.u8 [%rd771], %rs100;
st.shared.u8 [%rd772], %rs99;

BB27_135:
bar.sync 0;
ld.shared.u64 %rd100, [%rd596];
ld.shared.u64 %rd101, [%rd598];
setp.ge.s64	%p107, %rd101, %rd100;
@%p107 bra BB27_137;

cvt.u64.u32	%rd778, %r54;
add.s64 %rd780, %rd216, %rd778;
ld.shared.u8 %rs101, [%rd780];
mov.u32 %r1342, 1;
setp.ne.s16	%p108, %rs101, 0;
@%p108 bra BB27_138;

BB27_137:
add.s32 %r1259, %r54, 32;
cvt.u64.u32	%rd781, %r1259;
add.s64 %rd783, %rd216, %rd781;
ld.shared.u8 %rs102, [%rd783];
setp.eq.s16	%p109, %rs102, 0;
selp.u32	%r1342, 1, 0, %p109;

BB27_138:
bfe.u32 %r568, %r13, 6, 1;
setp.ne.s32	%p110, %r1342, %r568;
@%p110 bra BB27_140;

add.s32 %r1266, %r54, 32;
mul.wide.u32 %rd1715, %r1266, 8;
mul.wide.u32 %rd1714, %r54, 8;
cvt.u64.u32	%rd784, %r54;
st.shared.u64 [%rd598], %rd100;
cvt.u64.u32	%rd788, %r1266;
st.shared.u64 [%rd596], %rd101;
add.s64 %rd792, %rd215, %rd1714;
ld.shared.u64 %rd793, [%rd792];
add.s64 %rd794, %rd215, %rd1715;
ld.shared.u64 %rd795, [%rd794];
st.shared.u64 [%rd792], %rd795;
st.shared.u64 [%rd794], %rd793;
add.s64 %rd797, %rd216, %rd784;
ld.shared.u8 %rs103, [%rd797];
add.s64 %rd798, %rd216, %rd788;
ld.shared.u8 %rs104, [%rd798];
st.shared.u8 [%rd797], %rs104;
st.shared.u8 [%rd798], %rs103;

BB27_140:
bar.sync 0;
ld.shared.u64 %rd102, [%rd471];
ld.shared.u64 %rd103, [%rd473];
setp.ge.s64	%p111, %rd103, %rd102;
@%p111 bra BB27_142;

cvt.u64.u32	%rd804, %r42;
add.s64 %rd806, %rd216, %rd804;
ld.shared.u8 %rs105, [%rd806];
mov.u32 %r1343, 1;
setp.ne.s16	%p112, %rs105, 0;
@%p112 bra BB27_143;

BB27_142:
add.s32 %r1260, %r42, 16;
cvt.u64.u32	%rd807, %r1260;
add.s64 %rd809, %rd216, %rd807;
ld.shared.u8 %rs106, [%rd809];
setp.eq.s16	%p113, %rs106, 0;
selp.u32	%r1343, 1, 0, %p113;

BB27_143:
bfe.u32 %r590, %r13, 6, 1;
setp.ne.s32	%p114, %r1343, %r590;
@%p114 bra BB27_145;

add.s32 %r1294, %r42, 16;
mul.wide.u32 %rd1749, %r1294, 8;
mul.wide.u32 %rd1713, %r42, 8;
add.s32 %r1265, %r42, 16;
cvt.u64.u32	%rd810, %r42;
st.shared.u64 [%rd473], %rd102;
cvt.u64.u32	%rd814, %r1265;
st.shared.u64 [%rd471], %rd103;
add.s64 %rd818, %rd215, %rd1713;
ld.shared.u64 %rd819, [%rd818];
add.s64 %rd820, %rd215, %rd1749;
ld.shared.u64 %rd821, [%rd820];
st.shared.u64 [%rd818], %rd821;
st.shared.u64 [%rd820], %rd819;
add.s64 %rd823, %rd216, %rd810;
ld.shared.u8 %rs107, [%rd823];
add.s64 %rd824, %rd216, %rd814;
ld.shared.u8 %rs108, [%rd824];
st.shared.u8 [%rd823], %rs108;
st.shared.u8 [%rd824], %rs107;

BB27_145:
bar.sync 0;
ld.shared.u64 %rd104, [%rd372];
ld.shared.u64 %rd105, [%rd374];
setp.ge.s64	%p115, %rd105, %rd104;
@%p115 bra BB27_147;

cvt.u64.u32	%rd830, %r32;
add.s64 %rd832, %rd216, %rd830;
ld.shared.u8 %rs109, [%rd832];
mov.u32 %r1344, 1;
setp.ne.s16	%p116, %rs109, 0;
@%p116 bra BB27_148;

BB27_147:
add.s32 %r1286, %r32, 8;
cvt.u64.u32	%rd833, %r1286;
add.s64 %rd835, %rd216, %rd833;
ld.shared.u8 %rs110, [%rd835];
setp.eq.s16	%p117, %rs110, 0;
selp.u32	%r1344, 1, 0, %p117;

BB27_148:
bfe.u32 %r612, %r13, 6, 1;
setp.ne.s32	%p118, %r1344, %r612;
@%p118 bra BB27_150;

add.s32 %r1287, %r32, 8;
mul.wide.u32 %rd1712, %r1287, 8;
mul.wide.u32 %rd1711, %r32, 8;
cvt.u64.u32	%rd836, %r32;
st.shared.u64 [%rd374], %rd104;
cvt.u64.u32	%rd840, %r1287;
st.shared.u64 [%rd372], %rd105;
add.s64 %rd844, %rd215, %rd1711;
ld.shared.u64 %rd845, [%rd844];
add.s64 %rd846, %rd215, %rd1712;
ld.shared.u64 %rd847, [%rd846];
st.shared.u64 [%rd844], %rd847;
st.shared.u64 [%rd846], %rd845;
add.s64 %rd849, %rd216, %rd836;
ld.shared.u8 %rs111, [%rd849];
add.s64 %rd850, %rd216, %rd840;
ld.shared.u8 %rs112, [%rd850];
st.shared.u8 [%rd849], %rs112;
st.shared.u8 [%rd850], %rs111;

BB27_150:
bar.sync 0;
ld.shared.u64 %rd106, [%rd299];
ld.shared.u64 %rd107, [%rd301];
setp.ge.s64	%p119, %rd107, %rd106;
@%p119 bra BB27_152;

cvt.u64.u32	%rd856, %r24;
add.s64 %rd858, %rd216, %rd856;
ld.shared.u8 %rs113, [%rd858];
mov.u32 %r1345, 1;
setp.ne.s16	%p120, %rs113, 0;
@%p120 bra BB27_153;

BB27_152:
add.s32 %r1261, %r24, 4;
cvt.u64.u32	%rd859, %r1261;
add.s64 %rd861, %rd216, %rd859;
ld.shared.u8 %rs114, [%rd861];
setp.eq.s16	%p121, %rs114, 0;
selp.u32	%r1345, 1, 0, %p121;

BB27_153:
bfe.u32 %r634, %r13, 6, 1;
setp.ne.s32	%p122, %r1345, %r634;
@%p122 bra BB27_155;

add.s32 %r1264, %r24, 4;
mul.wide.u32 %rd1710, %r1264, 8;
mul.wide.u32 %rd1709, %r24, 8;
cvt.u64.u32	%rd862, %r24;
st.shared.u64 [%rd301], %rd106;
cvt.u64.u32	%rd866, %r1264;
st.shared.u64 [%rd299], %rd107;
add.s64 %rd870, %rd215, %rd1709;
ld.shared.u64 %rd871, [%rd870];
add.s64 %rd872, %rd215, %rd1710;
ld.shared.u64 %rd873, [%rd872];
st.shared.u64 [%rd870], %rd873;
st.shared.u64 [%rd872], %rd871;
add.s64 %rd875, %rd216, %rd862;
ld.shared.u8 %rs115, [%rd875];
add.s64 %rd876, %rd216, %rd866;
ld.shared.u8 %rs116, [%rd876];
st.shared.u8 [%rd875], %rs116;
st.shared.u8 [%rd876], %rs115;

BB27_155:
bar.sync 0;
ld.shared.u64 %rd108, [%rd252];
ld.shared.u64 %rd109, [%rd254];
setp.ge.s64	%p123, %rd109, %rd108;
@%p123 bra BB27_157;

cvt.u64.u32	%rd882, %r18;
add.s64 %rd884, %rd216, %rd882;
ld.shared.u8 %rs117, [%rd884];
mov.u32 %r1346, 1;
setp.ne.s16	%p124, %rs117, 0;
@%p124 bra BB27_158;

BB27_157:
add.s32 %r1262, %r18, 2;
cvt.u64.u32	%rd885, %r1262;
add.s64 %rd887, %rd216, %rd885;
ld.shared.u8 %rs118, [%rd887];
setp.eq.s16	%p125, %rs118, 0;
selp.u32	%r1346, 1, 0, %p125;

BB27_158:
bfe.u32 %r656, %r13, 6, 1;
setp.ne.s32	%p126, %r1346, %r656;
@%p126 bra BB27_160;

add.s32 %r1263, %r18, 2;
mul.wide.u32 %rd1708, %r1263, 8;
mul.wide.u32 %rd1707, %r18, 8;
cvt.u64.u32	%rd888, %r18;
st.shared.u64 [%rd254], %rd108;
cvt.u64.u32	%rd892, %r1263;
st.shared.u64 [%rd252], %rd109;
add.s64 %rd896, %rd215, %rd1707;
ld.shared.u64 %rd897, [%rd896];
add.s64 %rd898, %rd215, %rd1708;
ld.shared.u64 %rd899, [%rd898];
st.shared.u64 [%rd896], %rd899;
st.shared.u64 [%rd898], %rd897;
add.s64 %rd901, %rd216, %rd888;
ld.shared.u8 %rs119, [%rd901];
add.s64 %rd902, %rd216, %rd892;
ld.shared.u8 %rs120, [%rd902];
st.shared.u8 [%rd901], %rs120;
st.shared.u8 [%rd902], %rs119;

BB27_160:
bar.sync 0;
ld.shared.u64 %rd110, [%rd232+8];
ld.shared.u64 %rd111, [%rd232];
setp.ge.s64	%p127, %rd111, %rd110;
@%p127 bra BB27_162;

cvt.u64.u32	%rd906, %r141;
add.s64 %rd908, %rd216, %rd906;
ld.shared.u8 %rs121, [%rd908];
mov.u32 %r1347, 1;
setp.ne.s16	%p128, %rs121, 0;
@%p128 bra BB27_163;

BB27_162:
cvt.u64.u32	%rd909, %r141;
add.s64 %rd911, %rd216, %rd909;
ld.shared.u8 %rs122, [%rd911+1];
setp.eq.s16	%p129, %rs122, 0;
selp.u32	%r1347, 1, 0, %p129;

BB27_163:
bfe.u32 %r670, %r13, 6, 1;
setp.ne.s32	%p130, %r1347, %r670;
@%p130 bra BB27_165;

mul.wide.u32 %rd1706, %r141, 8;
cvt.u64.u32	%rd912, %r141;
st.shared.u64 [%rd232], %rd110;
st.shared.u64 [%rd232+8], %rd111;
add.s64 %rd917, %rd215, %rd1706;
ld.shared.u64 %rd918, [%rd917];
ld.shared.u64 %rd919, [%rd917+8];
st.shared.u64 [%rd917], %rd919;
st.shared.u64 [%rd917+8], %rd918;
add.s64 %rd921, %rd216, %rd912;
ld.shared.u8 %rs123, [%rd921];
ld.shared.u8 %rs124, [%rd921+1];
st.shared.u8 [%rd921], %rs124;
st.shared.u8 [%rd921+1], %rs123;

BB27_165:
bar.sync 0;
mov.u64 %rd1740, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r673, %r13, 127;
sub.s32 %r84, %r141, %r673;
add.s32 %r675, %r84, 128;
mul.wide.u32 %rd922, %r675, 8;
add.s64 %rd924, %rd1740, %rd922;
mul.wide.u32 %rd925, %r84, 8;
add.s64 %rd926, %rd1740, %rd925;
ld.shared.u64 %rd112, [%rd924];
ld.shared.u64 %rd113, [%rd926];
setp.ge.s64	%p131, %rd113, %rd112;
@%p131 bra BB27_167;

cvt.u64.u32	%rd927, %r84;
add.s64 %rd929, %rd216, %rd927;
ld.shared.u8 %rs125, [%rd929];
mov.u32 %r1348, 1;
setp.ne.s16	%p132, %rs125, 0;
@%p132 bra BB27_168;

BB27_167:
add.s32 %r1245, %r84, 128;
cvt.u64.u32	%rd930, %r1245;
add.s64 %rd932, %rd216, %rd930;
ld.shared.u8 %rs126, [%rd932];
setp.eq.s16	%p133, %rs126, 0;
selp.u32	%r1348, 1, 0, %p133;

BB27_168:
mov.u32 %r1315, %tid.x;
bfe.u32 %r687, %r1315, 7, 1;
setp.ne.s32	%p134, %r1348, %r687;
@%p134 bra BB27_170;

add.s32 %r1290, %r84, 128;
mul.wide.u32 %rd1742, %r1290, 8;
mul.wide.u32 %rd1705, %r84, 8;
add.s32 %r1257, %r84, 128;
add.s64 %rd935, %rd215, %rd1705;
add.s64 %rd937, %rd215, %rd1742;
cvt.u64.u32	%rd938, %r84;
st.shared.u64 [%rd926], %rd112;
cvt.u64.u32	%rd942, %r1257;
st.shared.u64 [%rd924], %rd113;
ld.shared.u64 %rd945, [%rd935];
ld.shared.u64 %rd946, [%rd937];
st.shared.u64 [%rd935], %rd946;
st.shared.u64 [%rd937], %rd945;
add.s64 %rd948, %rd216, %rd938;
ld.shared.u8 %rs127, [%rd948];
add.s64 %rd949, %rd216, %rd942;
ld.shared.u8 %rs128, [%rd949];
st.shared.u8 [%rd948], %rs128;
st.shared.u8 [%rd949], %rs127;

BB27_170:
bar.sync 0;
ld.shared.u64 %rd114, [%rd747];
ld.shared.u64 %rd115, [%rd749];
setp.ge.s64	%p135, %rd115, %rd114;
@%p135 bra BB27_172;

cvt.u64.u32	%rd955, %r68;
add.s64 %rd957, %rd216, %rd955;
ld.shared.u8 %rs129, [%rd957];
mov.u32 %r1349, 1;
setp.ne.s16	%p136, %rs129, 0;
@%p136 bra BB27_173;

BB27_172:
add.s32 %r1246, %r68, 64;
cvt.u64.u32	%rd958, %r1246;
add.s64 %rd960, %rd216, %rd958;
ld.shared.u8 %rs130, [%rd960];
setp.eq.s16	%p137, %rs130, 0;
selp.u32	%r1349, 1, 0, %p137;

BB27_173:
mov.u32 %r1312, %tid.x;
bfe.u32 %r710, %r1312, 7, 1;
setp.ne.s32	%p138, %r1349, %r710;
@%p138 bra BB27_175;

add.s32 %r1256, %r68, 64;
mul.wide.u32 %rd1704, %r1256, 8;
mul.wide.u32 %rd1703, %r68, 8;
cvt.u64.u32	%rd961, %r68;
st.shared.u64 [%rd749], %rd114;
cvt.u64.u32	%rd965, %r1256;
st.shared.u64 [%rd747], %rd115;
add.s64 %rd969, %rd215, %rd1703;
ld.shared.u64 %rd970, [%rd969];
add.s64 %rd971, %rd215, %rd1704;
ld.shared.u64 %rd972, [%rd971];
st.shared.u64 [%rd969], %rd972;
st.shared.u64 [%rd971], %rd970;
add.s64 %rd974, %rd216, %rd961;
ld.shared.u8 %rs131, [%rd974];
add.s64 %rd975, %rd216, %rd965;
ld.shared.u8 %rs132, [%rd975];
st.shared.u8 [%rd974], %rs132;
st.shared.u8 [%rd975], %rs131;

BB27_175:
bar.sync 0;
ld.shared.u64 %rd116, [%rd596];
ld.shared.u64 %rd117, [%rd598];
setp.ge.s64	%p139, %rd117, %rd116;
@%p139 bra BB27_177;

cvt.u64.u32	%rd981, %r54;
add.s64 %rd983, %rd216, %rd981;
ld.shared.u8 %rs133, [%rd983];
mov.u32 %r1350, 1;
setp.ne.s16	%p140, %rs133, 0;
@%p140 bra BB27_178;

BB27_177:
add.s32 %r1247, %r54, 32;
cvt.u64.u32	%rd984, %r1247;
add.s64 %rd986, %rd216, %rd984;
ld.shared.u8 %rs134, [%rd986];
setp.eq.s16	%p141, %rs134, 0;
selp.u32	%r1350, 1, 0, %p141;

BB27_178:
mov.u32 %r1313, %tid.x;
bfe.u32 %r732, %r1313, 7, 1;
setp.ne.s32	%p142, %r1350, %r732;
@%p142 bra BB27_180;

add.s32 %r1255, %r54, 32;
mul.wide.u32 %rd1702, %r1255, 8;
mul.wide.u32 %rd1701, %r54, 8;
cvt.u64.u32	%rd987, %r54;
st.shared.u64 [%rd598], %rd116;
cvt.u64.u32	%rd991, %r1255;
st.shared.u64 [%rd596], %rd117;
add.s64 %rd995, %rd215, %rd1701;
ld.shared.u64 %rd996, [%rd995];
add.s64 %rd997, %rd215, %rd1702;
ld.shared.u64 %rd998, [%rd997];
st.shared.u64 [%rd995], %rd998;
st.shared.u64 [%rd997], %rd996;
add.s64 %rd1000, %rd216, %rd987;
ld.shared.u8 %rs135, [%rd1000];
add.s64 %rd1001, %rd216, %rd991;
ld.shared.u8 %rs136, [%rd1001];
st.shared.u8 [%rd1000], %rs136;
st.shared.u8 [%rd1001], %rs135;

BB27_180:
bar.sync 0;
ld.shared.u64 %rd118, [%rd471];
ld.shared.u64 %rd119, [%rd473];
setp.ge.s64	%p143, %rd119, %rd118;
@%p143 bra BB27_182;

cvt.u64.u32	%rd1007, %r42;
add.s64 %rd1009, %rd216, %rd1007;
ld.shared.u8 %rs137, [%rd1009];
mov.u32 %r1351, 1;
setp.ne.s16	%p144, %rs137, 0;
@%p144 bra BB27_183;

BB27_182:
add.s32 %r1248, %r42, 16;
cvt.u64.u32	%rd1010, %r1248;
add.s64 %rd1012, %rd216, %rd1010;
ld.shared.u8 %rs138, [%rd1012];
setp.eq.s16	%p145, %rs138, 0;
selp.u32	%r1351, 1, 0, %p145;

BB27_183:
mov.u32 %r1314, %tid.x;
bfe.u32 %r754, %r1314, 7, 1;
setp.ne.s32	%p146, %r1351, %r754;
@%p146 bra BB27_185;

add.s32 %r1289, %r42, 16;
mul.wide.u32 %rd1741, %r1289, 8;
mul.wide.u32 %rd1700, %r42, 8;
add.s32 %r1254, %r42, 16;
cvt.u64.u32	%rd1013, %r42;
st.shared.u64 [%rd473], %rd118;
cvt.u64.u32	%rd1017, %r1254;
st.shared.u64 [%rd471], %rd119;
add.s64 %rd1021, %rd215, %rd1700;
ld.shared.u64 %rd1022, [%rd1021];
add.s64 %rd1023, %rd215, %rd1741;
ld.shared.u64 %rd1024, [%rd1023];
st.shared.u64 [%rd1021], %rd1024;
st.shared.u64 [%rd1023], %rd1022;
add.s64 %rd1026, %rd216, %rd1013;
ld.shared.u8 %rs139, [%rd1026];
add.s64 %rd1027, %rd216, %rd1017;
ld.shared.u8 %rs140, [%rd1027];
st.shared.u8 [%rd1026], %rs140;
st.shared.u8 [%rd1027], %rs139;

BB27_185:
bar.sync 0;
ld.shared.u64 %rd120, [%rd372];
ld.shared.u64 %rd121, [%rd374];
setp.ge.s64	%p147, %rd121, %rd120;
@%p147 bra BB27_187;

cvt.u64.u32	%rd1033, %r32;
add.s64 %rd1035, %rd216, %rd1033;
ld.shared.u8 %rs141, [%rd1035];
mov.u32 %r1352, 1;
setp.ne.s16	%p148, %rs141, 0;
@%p148 bra BB27_188;

BB27_187:
add.s32 %r1268, %r32, 8;
cvt.u64.u32	%rd1036, %r1268;
add.s64 %rd1038, %rd216, %rd1036;
ld.shared.u8 %rs142, [%rd1038];
setp.eq.s16	%p149, %rs142, 0;
selp.u32	%r1352, 1, 0, %p149;

BB27_188:
mov.u32 %r1309, %tid.x;
bfe.u32 %r776, %r1309, 7, 1;
setp.ne.s32	%p150, %r1352, %r776;
@%p150 bra BB27_190;

add.s32 %r1253, %r32, 8;
mul.wide.u32 %rd1699, %r1253, 8;
mul.wide.u32 %rd1698, %r32, 8;
cvt.u64.u32	%rd1039, %r32;
st.shared.u64 [%rd374], %rd120;
cvt.u64.u32	%rd1043, %r1253;
st.shared.u64 [%rd372], %rd121;
add.s64 %rd1047, %rd215, %rd1698;
ld.shared.u64 %rd1048, [%rd1047];
add.s64 %rd1049, %rd215, %rd1699;
ld.shared.u64 %rd1050, [%rd1049];
st.shared.u64 [%rd1047], %rd1050;
st.shared.u64 [%rd1049], %rd1048;
add.s64 %rd1052, %rd216, %rd1039;
ld.shared.u8 %rs143, [%rd1052];
add.s64 %rd1053, %rd216, %rd1043;
ld.shared.u8 %rs144, [%rd1053];
st.shared.u8 [%rd1052], %rs144;
st.shared.u8 [%rd1053], %rs143;

BB27_190:
bar.sync 0;
ld.shared.u64 %rd122, [%rd299];
ld.shared.u64 %rd123, [%rd301];
setp.ge.s64	%p151, %rd123, %rd122;
@%p151 bra BB27_192;

cvt.u64.u32	%rd1059, %r24;
add.s64 %rd1061, %rd216, %rd1059;
ld.shared.u8 %rs145, [%rd1061];
mov.u32 %r1353, 1;
setp.ne.s16	%p152, %rs145, 0;
@%p152 bra BB27_193;

BB27_192:
add.s32 %r1249, %r24, 4;
cvt.u64.u32	%rd1062, %r1249;
add.s64 %rd1064, %rd216, %rd1062;
ld.shared.u8 %rs146, [%rd1064];
setp.eq.s16	%p153, %rs146, 0;
selp.u32	%r1353, 1, 0, %p153;

BB27_193:
mov.u32 %r1310, %tid.x;
bfe.u32 %r798, %r1310, 7, 1;
setp.ne.s32	%p154, %r1353, %r798;
@%p154 bra BB27_195;

add.s32 %r1252, %r24, 4;
mul.wide.u32 %rd1697, %r1252, 8;
mul.wide.u32 %rd1696, %r24, 8;
cvt.u64.u32	%rd1065, %r24;
st.shared.u64 [%rd301], %rd122;
cvt.u64.u32	%rd1069, %r1252;
st.shared.u64 [%rd299], %rd123;
add.s64 %rd1073, %rd215, %rd1696;
ld.shared.u64 %rd1074, [%rd1073];
add.s64 %rd1075, %rd215, %rd1697;
ld.shared.u64 %rd1076, [%rd1075];
st.shared.u64 [%rd1073], %rd1076;
st.shared.u64 [%rd1075], %rd1074;
add.s64 %rd1078, %rd216, %rd1065;
ld.shared.u8 %rs147, [%rd1078];
add.s64 %rd1079, %rd216, %rd1069;
ld.shared.u8 %rs148, [%rd1079];
st.shared.u8 [%rd1078], %rs148;
st.shared.u8 [%rd1079], %rs147;

BB27_195:
bar.sync 0;
ld.shared.u64 %rd124, [%rd252];
ld.shared.u64 %rd125, [%rd254];
setp.ge.s64	%p155, %rd125, %rd124;
@%p155 bra BB27_197;

cvt.u64.u32	%rd1085, %r18;
add.s64 %rd1087, %rd216, %rd1085;
ld.shared.u8 %rs149, [%rd1087];
mov.u32 %r1354, 1;
setp.ne.s16	%p156, %rs149, 0;
@%p156 bra BB27_198;

BB27_197:
add.s32 %r1250, %r18, 2;
cvt.u64.u32	%rd1088, %r1250;
add.s64 %rd1090, %rd216, %rd1088;
ld.shared.u8 %rs150, [%rd1090];
setp.eq.s16	%p157, %rs150, 0;
selp.u32	%r1354, 1, 0, %p157;

BB27_198:
mov.u32 %r1311, %tid.x;
bfe.u32 %r820, %r1311, 7, 1;
setp.ne.s32	%p158, %r1354, %r820;
@%p158 bra BB27_200;

add.s32 %r1251, %r18, 2;
mul.wide.u32 %rd1695, %r1251, 8;
mul.wide.u32 %rd1694, %r18, 8;
cvt.u64.u32	%rd1091, %r18;
st.shared.u64 [%rd254], %rd124;
cvt.u64.u32	%rd1095, %r1251;
st.shared.u64 [%rd252], %rd125;
add.s64 %rd1099, %rd215, %rd1694;
ld.shared.u64 %rd1100, [%rd1099];
add.s64 %rd1101, %rd215, %rd1695;
ld.shared.u64 %rd1102, [%rd1101];
st.shared.u64 [%rd1099], %rd1102;
st.shared.u64 [%rd1101], %rd1100;
add.s64 %rd1104, %rd216, %rd1091;
ld.shared.u8 %rs151, [%rd1104];
add.s64 %rd1105, %rd216, %rd1095;
ld.shared.u8 %rs152, [%rd1105];
st.shared.u8 [%rd1104], %rs152;
st.shared.u8 [%rd1105], %rs151;

BB27_200:
bar.sync 0;
ld.shared.u64 %rd126, [%rd232+8];
ld.shared.u64 %rd127, [%rd232];
setp.ge.s64	%p159, %rd127, %rd126;
@%p159 bra BB27_202;

cvt.u64.u32	%rd1109, %r141;
add.s64 %rd1111, %rd216, %rd1109;
ld.shared.u8 %rs153, [%rd1111];
mov.u32 %r1355, 1;
setp.ne.s16	%p160, %rs153, 0;
@%p160 bra BB27_203;

BB27_202:
cvt.u64.u32	%rd1112, %r141;
add.s64 %rd1114, %rd216, %rd1112;
ld.shared.u8 %rs154, [%rd1114+1];
setp.eq.s16	%p161, %rs154, 0;
selp.u32	%r1355, 1, 0, %p161;

BB27_203:
mov.u32 %r1306, %tid.x;
bfe.u32 %r834, %r1306, 7, 1;
setp.ne.s32	%p162, %r1355, %r834;
@%p162 bra BB27_205;

mul.wide.u32 %rd1693, %r141, 8;
cvt.u64.u32	%rd1115, %r141;
st.shared.u64 [%rd232], %rd126;
st.shared.u64 [%rd232+8], %rd127;
add.s64 %rd1120, %rd215, %rd1693;
ld.shared.u64 %rd1121, [%rd1120];
ld.shared.u64 %rd1122, [%rd1120+8];
st.shared.u64 [%rd1120], %rd1122;
st.shared.u64 [%rd1120+8], %rd1121;
add.s64 %rd1124, %rd216, %rd1115;
ld.shared.u8 %rs155, [%rd1124];
ld.shared.u8 %rs156, [%rd1124+1];
st.shared.u8 [%rd1124], %rs156;
st.shared.u8 [%rd1124+1], %rs155;

BB27_205:
bar.sync 0;
mov.u32 %r1307, %tid.x;
mov.u64 %rd1717, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r837, %r1307, 255;
sub.s32 %r102, %r141, %r837;
add.s32 %r839, %r102, 256;
mul.wide.u32 %rd1125, %r839, 8;
add.s64 %rd1127, %rd1717, %rd1125;
mul.wide.u32 %rd1128, %r102, 8;
add.s64 %rd1129, %rd1717, %rd1128;
ld.shared.u64 %rd128, [%rd1127];
ld.shared.u64 %rd129, [%rd1129];
setp.ge.s64	%p163, %rd129, %rd128;
@%p163 bra BB27_207;

cvt.u64.u32	%rd1130, %r102;
add.s64 %rd1132, %rd216, %rd1130;
ld.shared.u8 %rs157, [%rd1132];
mov.u32 %r1356, 1;
setp.ne.s16	%p164, %rs157, 0;
@%p164 bra BB27_208;

BB27_207:
add.s32 %r1291, %r102, 256;
cvt.u64.u32	%rd1133, %r1291;
add.s64 %rd1135, %rd216, %rd1133;
ld.shared.u8 %rs158, [%rd1135];
setp.eq.s16	%p165, %rs158, 0;
selp.u32	%r1356, 1, 0, %p165;

BB27_208:
mov.u32 %r1308, %tid.x;
bfe.u32 %r851, %r1308, 8, 1;
setp.ne.s32	%p166, %r1356, %r851;
@%p166 bra BB27_210;

mul.wide.u32 %rd1760, %r102, 8;
mov.u64 %rd1759, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1758, %rd1759, %rd1760;
add.s32 %r1292, %r102, 256;
mul.wide.u32 %rd1743, %r1292, 8;
mul.wide.u32 %rd1686, %r102, 8;
add.s64 %rd1138, %rd215, %rd1686;
add.s64 %rd1140, %rd215, %rd1743;
cvt.u64.u32	%rd1141, %r102;
st.shared.u64 [%rd1758], %rd128;
cvt.u64.u32	%rd1145, %r1292;
st.shared.u64 [%rd1127], %rd129;
ld.shared.u64 %rd1148, [%rd1138];
ld.shared.u64 %rd1149, [%rd1140];
st.shared.u64 [%rd1138], %rd1149;
st.shared.u64 [%rd1140], %rd1148;
add.s64 %rd1151, %rd216, %rd1141;
ld.shared.u8 %rs159, [%rd1151];
add.s64 %rd1152, %rd216, %rd1145;
ld.shared.u8 %rs160, [%rd1152];
st.shared.u8 [%rd1151], %rs160;
st.shared.u8 [%rd1152], %rs159;

BB27_210:
bar.sync 0;
ld.shared.u64 %rd130, [%rd924];
ld.shared.u64 %rd131, [%rd926];
setp.ge.s64	%p167, %rd131, %rd130;
@%p167 bra BB27_212;

cvt.u64.u32	%rd1158, %r84;
add.s64 %rd1160, %rd216, %rd1158;
ld.shared.u8 %rs161, [%rd1160];
mov.u32 %r1357, 1;
setp.ne.s16	%p168, %rs161, 0;
@%p168 bra BB27_213;

BB27_212:
add.s32 %r1227, %r84, 128;
cvt.u64.u32	%rd1161, %r1227;
add.s64 %rd1163, %rd216, %rd1161;
ld.shared.u8 %rs162, [%rd1163];
setp.eq.s16	%p169, %rs162, 0;
selp.u32	%r1357, 1, 0, %p169;

BB27_213:
mov.u32 %r1303, %tid.x;
bfe.u32 %r874, %r1303, 8, 1;
setp.ne.s32	%p170, %r1357, %r874;
@%p170 bra BB27_215;

add.s32 %r1270, %r84, 128;
mul.wide.u32 %rd1719, %r1270, 8;
mul.wide.u32 %rd1685, %r84, 8;
add.s32 %r1240, %r84, 128;
cvt.u64.u32	%rd1164, %r84;
st.shared.u64 [%rd926], %rd130;
cvt.u64.u32	%rd1168, %r1240;
st.shared.u64 [%rd924], %rd131;
add.s64 %rd1172, %rd215, %rd1685;
ld.shared.u64 %rd1173, [%rd1172];
add.s64 %rd1174, %rd215, %rd1719;
ld.shared.u64 %rd1175, [%rd1174];
st.shared.u64 [%rd1172], %rd1175;
st.shared.u64 [%rd1174], %rd1173;
add.s64 %rd1177, %rd216, %rd1164;
ld.shared.u8 %rs163, [%rd1177];
add.s64 %rd1178, %rd216, %rd1168;
ld.shared.u8 %rs164, [%rd1178];
st.shared.u8 [%rd1177], %rs164;
st.shared.u8 [%rd1178], %rs163;

BB27_215:
bar.sync 0;
ld.shared.u64 %rd132, [%rd747];
ld.shared.u64 %rd133, [%rd749];
setp.ge.s64	%p171, %rd133, %rd132;
@%p171 bra BB27_217;

cvt.u64.u32	%rd1184, %r68;
add.s64 %rd1186, %rd216, %rd1184;
ld.shared.u8 %rs165, [%rd1186];
mov.u32 %r1358, 1;
setp.ne.s16	%p172, %rs165, 0;
@%p172 bra BB27_218;

BB27_217:
add.s32 %r1228, %r68, 64;
cvt.u64.u32	%rd1187, %r1228;
add.s64 %rd1189, %rd216, %rd1187;
ld.shared.u8 %rs166, [%rd1189];
setp.eq.s16	%p173, %rs166, 0;
selp.u32	%r1358, 1, 0, %p173;

BB27_218:
mov.u32 %r1304, %tid.x;
bfe.u32 %r896, %r1304, 8, 1;
setp.ne.s32	%p174, %r1358, %r896;
@%p174 bra BB27_220;

add.s32 %r1239, %r68, 64;
mul.wide.u32 %rd1684, %r1239, 8;
mul.wide.u32 %rd1683, %r68, 8;
cvt.u64.u32	%rd1190, %r68;
st.shared.u64 [%rd749], %rd132;
cvt.u64.u32	%rd1194, %r1239;
st.shared.u64 [%rd747], %rd133;
add.s64 %rd1198, %rd215, %rd1683;
ld.shared.u64 %rd1199, [%rd1198];
add.s64 %rd1200, %rd215, %rd1684;
ld.shared.u64 %rd1201, [%rd1200];
st.shared.u64 [%rd1198], %rd1201;
st.shared.u64 [%rd1200], %rd1199;
add.s64 %rd1203, %rd216, %rd1190;
ld.shared.u8 %rs167, [%rd1203];
add.s64 %rd1204, %rd216, %rd1194;
ld.shared.u8 %rs168, [%rd1204];
st.shared.u8 [%rd1203], %rs168;
st.shared.u8 [%rd1204], %rs167;

BB27_220:
bar.sync 0;
ld.shared.u64 %rd134, [%rd596];
ld.shared.u64 %rd135, [%rd598];
setp.ge.s64	%p175, %rd135, %rd134;
@%p175 bra BB27_222;

cvt.u64.u32	%rd1210, %r54;
add.s64 %rd1212, %rd216, %rd1210;
ld.shared.u8 %rs169, [%rd1212];
mov.u32 %r1359, 1;
setp.ne.s16	%p176, %rs169, 0;
@%p176 bra BB27_223;

BB27_222:
add.s32 %r1229, %r54, 32;
cvt.u64.u32	%rd1213, %r1229;
add.s64 %rd1215, %rd216, %rd1213;
ld.shared.u8 %rs170, [%rd1215];
setp.eq.s16	%p177, %rs170, 0;
selp.u32	%r1359, 1, 0, %p177;

BB27_223:
mov.u32 %r1305, %tid.x;
bfe.u32 %r918, %r1305, 8, 1;
setp.ne.s32	%p178, %r1359, %r918;
@%p178 bra BB27_225;

add.s32 %r1238, %r54, 32;
mul.wide.u32 %rd1682, %r1238, 8;
mul.wide.u32 %rd1681, %r54, 8;
cvt.u64.u32	%rd1216, %r54;
st.shared.u64 [%rd598], %rd134;
cvt.u64.u32	%rd1220, %r1238;
st.shared.u64 [%rd596], %rd135;
add.s64 %rd1224, %rd215, %rd1681;
ld.shared.u64 %rd1225, [%rd1224];
add.s64 %rd1226, %rd215, %rd1682;
ld.shared.u64 %rd1227, [%rd1226];
st.shared.u64 [%rd1224], %rd1227;
st.shared.u64 [%rd1226], %rd1225;
add.s64 %rd1229, %rd216, %rd1216;
ld.shared.u8 %rs171, [%rd1229];
add.s64 %rd1230, %rd216, %rd1220;
ld.shared.u8 %rs172, [%rd1230];
st.shared.u8 [%rd1229], %rs172;
st.shared.u8 [%rd1230], %rs171;

BB27_225:
bar.sync 0;
ld.shared.u64 %rd136, [%rd471];
ld.shared.u64 %rd137, [%rd473];
setp.ge.s64	%p179, %rd137, %rd136;
@%p179 bra BB27_227;

cvt.u64.u32	%rd1236, %r42;
add.s64 %rd1238, %rd216, %rd1236;
ld.shared.u8 %rs173, [%rd1238];
mov.u32 %r1360, 1;
setp.ne.s16	%p180, %rs173, 0;
@%p180 bra BB27_228;

BB27_227:
add.s32 %r1230, %r42, 16;
cvt.u64.u32	%rd1239, %r1230;
add.s64 %rd1241, %rd216, %rd1239;
ld.shared.u8 %rs174, [%rd1241];
setp.eq.s16	%p181, %rs174, 0;
selp.u32	%r1360, 1, 0, %p181;

BB27_228:
mov.u32 %r1300, %tid.x;
bfe.u32 %r940, %r1300, 8, 1;
setp.ne.s32	%p182, %r1360, %r940;
@%p182 bra BB27_230;

add.s32 %r1271, %r42, 16;
mul.wide.u32 %rd1720, %r1271, 8;
mul.wide.u32 %rd1680, %r42, 8;
add.s32 %r1237, %r42, 16;
cvt.u64.u32	%rd1242, %r42;
st.shared.u64 [%rd473], %rd136;
cvt.u64.u32	%rd1246, %r1237;
st.shared.u64 [%rd471], %rd137;
add.s64 %rd1250, %rd215, %rd1680;
ld.shared.u64 %rd1251, [%rd1250];
add.s64 %rd1252, %rd215, %rd1720;
ld.shared.u64 %rd1253, [%rd1252];
st.shared.u64 [%rd1250], %rd1253;
st.shared.u64 [%rd1252], %rd1251;
add.s64 %rd1255, %rd216, %rd1242;
ld.shared.u8 %rs175, [%rd1255];
add.s64 %rd1256, %rd216, %rd1246;
ld.shared.u8 %rs176, [%rd1256];
st.shared.u8 [%rd1255], %rs176;
st.shared.u8 [%rd1256], %rs175;

BB27_230:
bar.sync 0;
ld.shared.u64 %rd138, [%rd372];
ld.shared.u64 %rd139, [%rd374];
setp.ge.s64	%p183, %rd139, %rd138;
@%p183 bra BB27_232;

cvt.u64.u32	%rd1262, %r32;
add.s64 %rd1264, %rd216, %rd1262;
ld.shared.u8 %rs177, [%rd1264];
mov.u32 %r1361, 1;
setp.ne.s16	%p184, %rs177, 0;
@%p184 bra BB27_233;

BB27_232:
add.s32 %r1269, %r32, 8;
cvt.u64.u32	%rd1265, %r1269;
add.s64 %rd1267, %rd216, %rd1265;
ld.shared.u8 %rs178, [%rd1267];
setp.eq.s16	%p185, %rs178, 0;
selp.u32	%r1361, 1, 0, %p185;

BB27_233:
mov.u32 %r1301, %tid.x;
bfe.u32 %r962, %r1301, 8, 1;
setp.ne.s32	%p186, %r1361, %r962;
@%p186 bra BB27_235;

add.s32 %r1236, %r32, 8;
mul.wide.u32 %rd1679, %r1236, 8;
mul.wide.u32 %rd1678, %r32, 8;
cvt.u64.u32	%rd1268, %r32;
st.shared.u64 [%rd374], %rd138;
cvt.u64.u32	%rd1272, %r1236;
st.shared.u64 [%rd372], %rd139;
add.s64 %rd1276, %rd215, %rd1678;
ld.shared.u64 %rd1277, [%rd1276];
add.s64 %rd1278, %rd215, %rd1679;
ld.shared.u64 %rd1279, [%rd1278];
st.shared.u64 [%rd1276], %rd1279;
st.shared.u64 [%rd1278], %rd1277;
add.s64 %rd1281, %rd216, %rd1268;
ld.shared.u8 %rs179, [%rd1281];
add.s64 %rd1282, %rd216, %rd1272;
ld.shared.u8 %rs180, [%rd1282];
st.shared.u8 [%rd1281], %rs180;
st.shared.u8 [%rd1282], %rs179;

BB27_235:
bar.sync 0;
ld.shared.u64 %rd140, [%rd299];
ld.shared.u64 %rd141, [%rd301];
setp.ge.s64	%p187, %rd141, %rd140;
@%p187 bra BB27_237;

cvt.u64.u32	%rd1288, %r24;
add.s64 %rd1290, %rd216, %rd1288;
ld.shared.u8 %rs181, [%rd1290];
mov.u32 %r1362, 1;
setp.ne.s16	%p188, %rs181, 0;
@%p188 bra BB27_238;

BB27_237:
add.s32 %r1231, %r24, 4;
cvt.u64.u32	%rd1291, %r1231;
add.s64 %rd1293, %rd216, %rd1291;
ld.shared.u8 %rs182, [%rd1293];
setp.eq.s16	%p189, %rs182, 0;
selp.u32	%r1362, 1, 0, %p189;

BB27_238:
mov.u32 %r1302, %tid.x;
bfe.u32 %r984, %r1302, 8, 1;
setp.ne.s32	%p190, %r1362, %r984;
@%p190 bra BB27_240;

add.s32 %r1235, %r24, 4;
mul.wide.u32 %rd1677, %r1235, 8;
mul.wide.u32 %rd1676, %r24, 8;
cvt.u64.u32	%rd1294, %r24;
st.shared.u64 [%rd301], %rd140;
cvt.u64.u32	%rd1298, %r1235;
st.shared.u64 [%rd299], %rd141;
add.s64 %rd1302, %rd215, %rd1676;
ld.shared.u64 %rd1303, [%rd1302];
add.s64 %rd1304, %rd215, %rd1677;
ld.shared.u64 %rd1305, [%rd1304];
st.shared.u64 [%rd1302], %rd1305;
st.shared.u64 [%rd1304], %rd1303;
add.s64 %rd1307, %rd216, %rd1294;
ld.shared.u8 %rs183, [%rd1307];
add.s64 %rd1308, %rd216, %rd1298;
ld.shared.u8 %rs184, [%rd1308];
st.shared.u8 [%rd1307], %rs184;
st.shared.u8 [%rd1308], %rs183;

BB27_240:
bar.sync 0;
ld.shared.u64 %rd142, [%rd252];
ld.shared.u64 %rd143, [%rd254];
setp.ge.s64	%p191, %rd143, %rd142;
@%p191 bra BB27_242;

cvt.u64.u32	%rd1314, %r18;
add.s64 %rd1316, %rd216, %rd1314;
ld.shared.u8 %rs185, [%rd1316];
mov.u32 %r1363, 1;
setp.ne.s16	%p192, %rs185, 0;
@%p192 bra BB27_243;

BB27_242:
add.s32 %r1232, %r18, 2;
cvt.u64.u32	%rd1317, %r1232;
add.s64 %rd1319, %rd216, %rd1317;
ld.shared.u8 %rs186, [%rd1319];
setp.eq.s16	%p193, %rs186, 0;
selp.u32	%r1363, 1, 0, %p193;

BB27_243:
mov.u32 %r1296, %tid.x;
bfe.u32 %r1006, %r1296, 8, 1;
setp.ne.s32	%p194, %r1363, %r1006;
@%p194 bra BB27_245;

add.s32 %r1234, %r18, 2;
mul.wide.u32 %rd1675, %r1234, 8;
mul.wide.u32 %rd1674, %r18, 8;
cvt.u64.u32	%rd1320, %r18;
st.shared.u64 [%rd254], %rd142;
cvt.u64.u32	%rd1324, %r1234;
st.shared.u64 [%rd252], %rd143;
add.s64 %rd1328, %rd215, %rd1674;
ld.shared.u64 %rd1329, [%rd1328];
add.s64 %rd1330, %rd215, %rd1675;
ld.shared.u64 %rd1331, [%rd1330];
st.shared.u64 [%rd1328], %rd1331;
st.shared.u64 [%rd1330], %rd1329;
add.s64 %rd1333, %rd216, %rd1320;
ld.shared.u8 %rs187, [%rd1333];
add.s64 %rd1334, %rd216, %rd1324;
ld.shared.u8 %rs188, [%rd1334];
st.shared.u8 [%rd1333], %rs188;
st.shared.u8 [%rd1334], %rs187;

BB27_245:
bar.sync 0;
ld.shared.u64 %rd144, [%rd232+8];
ld.shared.u64 %rd145, [%rd232];
setp.ge.s64	%p195, %rd145, %rd144;
@%p195 bra BB27_247;

cvt.u64.u32	%rd1338, %r141;
add.s64 %rd1340, %rd216, %rd1338;
ld.shared.u8 %rs189, [%rd1340];
mov.u32 %r1364, 1;
setp.ne.s16	%p196, %rs189, 0;
@%p196 bra BB27_248;

BB27_247:
cvt.u64.u32	%rd1341, %r141;
add.s64 %rd1343, %rd216, %rd1341;
ld.shared.u8 %rs190, [%rd1343+1];
setp.eq.s16	%p197, %rs190, 0;
selp.u32	%r1364, 1, 0, %p197;

BB27_248:
mov.u32 %r1297, %tid.x;
bfe.u32 %r1020, %r1297, 8, 1;
setp.ne.s32	%p198, %r1364, %r1020;
@%p198 bra BB27_250;

mul.wide.u32 %rd1673, %r141, 8;
cvt.u64.u32	%rd1344, %r141;
st.shared.u64 [%rd232], %rd144;
st.shared.u64 [%rd232+8], %rd145;
add.s64 %rd1349, %rd215, %rd1673;
ld.shared.u64 %rd1350, [%rd1349];
ld.shared.u64 %rd1351, [%rd1349+8];
st.shared.u64 [%rd1349], %rd1351;
st.shared.u64 [%rd1349+8], %rd1350;
add.s64 %rd1353, %rd216, %rd1344;
ld.shared.u8 %rs191, [%rd1353];
ld.shared.u8 %rs192, [%rd1353+1];
st.shared.u8 [%rd1353], %rs192;
st.shared.u8 [%rd1353+1], %rs191;

BB27_250:
bar.sync 0;
mov.u32 %r1298, %tid.x;
mov.u64 %rd1718, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r1023, %r1298, 511;
sub.s32 %r1024, %r141, %r1023;
add.s32 %r1025, %r1024, 512;
mul.wide.u32 %rd1354, %r1025, 8;
add.s64 %rd1356, %rd1718, %rd1354;
mul.wide.u32 %rd1357, %r1024, 8;
add.s64 %rd1358, %rd1718, %rd1357;
ld.shared.u64 %rd146, [%rd1356];
ld.shared.u64 %rd147, [%rd1358];
setp.ge.s64	%p199, %rd147, %rd146;
@%p199 bra BB27_252;

cvt.u64.u32	%rd1359, %r1024;
add.s64 %rd1361, %rd216, %rd1359;
ld.shared.u8 %rs193, [%rd1361];
setp.ne.s16	%p200, %rs193, 0;
@%p200 bra BB27_254;

BB27_252:
add.s32 %r1243, %r1024, 512;
cvt.u64.u32	%rd1362, %r1243;
add.s64 %rd1364, %rd216, %rd1362;
ld.shared.u8 %rs1, [%rd1364];
setp.eq.s16	%p201, %rs1, 0;
@%p201 bra BB27_254;

mul.wide.u32 %rd1692, %r1024, 8;
mov.u64 %rd1691, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1690, %rd1691, %rd1692;
add.s32 %r1244, %r1024, 512;
mul.wide.u32 %rd1650, %r1244, 8;
mul.wide.u32 %rd1649, %r1024, 8;
cvt.u64.u32	%rd1365, %r1024;
st.shared.u64 [%rd1690], %rd146;
st.shared.u64 [%rd1356], %rd147;
add.s64 %rd1373, %rd215, %rd1649;
ld.shared.u64 %rd1374, [%rd1373];
add.s64 %rd1375, %rd215, %rd1650;
ld.shared.u64 %rd1376, [%rd1375];
st.shared.u64 [%rd1373], %rd1376;
st.shared.u64 [%rd1375], %rd1374;
add.s64 %rd1378, %rd216, %rd1365;
ld.shared.u8 %rs194, [%rd1378];
st.shared.u8 [%rd1378], %rs1;
st.shared.u8 [%rd1364], %rs194;

BB27_254:
bar.sync 0;
mul.wide.u32 %rd1757, %r102, 8;
mov.u64 %rd1756, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1755, %rd1756, %rd1757;
ld.shared.u64 %rd148, [%rd1127];
ld.shared.u64 %rd149, [%rd1755];
setp.ge.s64	%p202, %rd149, %rd148;
@%p202 bra BB27_256;

cvt.u64.u32	%rd1385, %r102;
add.s64 %rd1387, %rd216, %rd1385;
ld.shared.u8 %rs195, [%rd1387];
setp.ne.s16	%p203, %rs195, 0;
@%p203 bra BB27_258;

BB27_256:
add.s32 %r1206, %r102, 256;
cvt.u64.u32	%rd1388, %r1206;
add.s64 %rd1390, %rd216, %rd1388;
ld.shared.u8 %rs2, [%rd1390];
setp.eq.s16	%p204, %rs2, 0;
@%p204 bra BB27_258;

mul.wide.u32 %rd1753, %r102, 8;
mov.u64 %rd1752, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd1751, %rd1752, %rd1753;
add.s32 %r1207, %r102, 256;
mul.wide.u32 %rd1652, %r1207, 8;
mul.wide.u32 %rd1651, %r102, 8;
cvt.u64.u32	%rd1391, %r102;
st.shared.u64 [%rd1751], %rd148;
st.shared.u64 [%rd1127], %rd149;
add.s64 %rd1399, %rd215, %rd1651;
ld.shared.u64 %rd1400, [%rd1399];
add.s64 %rd1401, %rd215, %rd1652;
ld.shared.u64 %rd1402, [%rd1401];
st.shared.u64 [%rd1399], %rd1402;
st.shared.u64 [%rd1401], %rd1400;
add.s64 %rd1404, %rd216, %rd1391;
ld.shared.u8 %rs196, [%rd1404];
st.shared.u8 [%rd1404], %rs2;
st.shared.u8 [%rd1390], %rs196;

BB27_258:
bar.sync 0;
ld.shared.u64 %rd150, [%rd924];
ld.shared.u64 %rd151, [%rd926];
setp.ge.s64	%p205, %rd151, %rd150;
@%p205 bra BB27_260;

cvt.u64.u32	%rd1411, %r84;
add.s64 %rd1413, %rd216, %rd1411;
ld.shared.u8 %rs197, [%rd1413];
setp.ne.s16	%p206, %rs197, 0;
@%p206 bra BB27_262;

BB27_260:
add.s32 %r1208, %r84, 128;
cvt.u64.u32	%rd1414, %r1208;
add.s64 %rd1416, %rd216, %rd1414;
ld.shared.u8 %rs3, [%rd1416];
setp.eq.s16	%p207, %rs3, 0;
@%p207 bra BB27_262;

add.s32 %r1209, %r84, 128;
mul.wide.u32 %rd1654, %r1209, 8;
mul.wide.u32 %rd1653, %r84, 8;
cvt.u64.u32	%rd1417, %r84;
st.shared.u64 [%rd926], %rd150;
st.shared.u64 [%rd924], %rd151;
add.s64 %rd1425, %rd215, %rd1653;
ld.shared.u64 %rd1426, [%rd1425];
add.s64 %rd1427, %rd215, %rd1654;
ld.shared.u64 %rd1428, [%rd1427];
st.shared.u64 [%rd1425], %rd1428;
st.shared.u64 [%rd1427], %rd1426;
add.s64 %rd1430, %rd216, %rd1417;
ld.shared.u8 %rs198, [%rd1430];
st.shared.u8 [%rd1430], %rs3;
st.shared.u8 [%rd1416], %rs198;

BB27_262:
bar.sync 0;
ld.shared.u64 %rd152, [%rd747];
ld.shared.u64 %rd153, [%rd749];
setp.ge.s64	%p208, %rd153, %rd152;
@%p208 bra BB27_264;

cvt.u64.u32	%rd1437, %r68;
add.s64 %rd1439, %rd216, %rd1437;
ld.shared.u8 %rs199, [%rd1439];
setp.ne.s16	%p209, %rs199, 0;
@%p209 bra BB27_266;

BB27_264:
add.s32 %r1210, %r68, 64;
cvt.u64.u32	%rd1440, %r1210;
add.s64 %rd1442, %rd216, %rd1440;
ld.shared.u8 %rs4, [%rd1442];
setp.eq.s16	%p210, %rs4, 0;
@%p210 bra BB27_266;

add.s32 %r1211, %r68, 64;
mul.wide.u32 %rd1656, %r1211, 8;
mul.wide.u32 %rd1655, %r68, 8;
cvt.u64.u32	%rd1443, %r68;
st.shared.u64 [%rd749], %rd152;
st.shared.u64 [%rd747], %rd153;
add.s64 %rd1451, %rd215, %rd1655;
ld.shared.u64 %rd1452, [%rd1451];
add.s64 %rd1453, %rd215, %rd1656;
ld.shared.u64 %rd1454, [%rd1453];
st.shared.u64 [%rd1451], %rd1454;
st.shared.u64 [%rd1453], %rd1452;
add.s64 %rd1456, %rd216, %rd1443;
ld.shared.u8 %rs200, [%rd1456];
st.shared.u8 [%rd1456], %rs4;
st.shared.u8 [%rd1442], %rs200;

BB27_266:
bar.sync 0;
ld.shared.u64 %rd154, [%rd596];
ld.shared.u64 %rd155, [%rd598];
setp.ge.s64	%p211, %rd155, %rd154;
@%p211 bra BB27_268;

cvt.u64.u32	%rd1463, %r54;
add.s64 %rd1465, %rd216, %rd1463;
ld.shared.u8 %rs201, [%rd1465];
setp.ne.s16	%p212, %rs201, 0;
@%p212 bra BB27_270;

BB27_268:
add.s32 %r1212, %r54, 32;
cvt.u64.u32	%rd1466, %r1212;
add.s64 %rd1468, %rd216, %rd1466;
ld.shared.u8 %rs5, [%rd1468];
setp.eq.s16	%p213, %rs5, 0;
@%p213 bra BB27_270;

add.s32 %r1213, %r54, 32;
mul.wide.u32 %rd1658, %r1213, 8;
mul.wide.u32 %rd1657, %r54, 8;
cvt.u64.u32	%rd1469, %r54;
st.shared.u64 [%rd598], %rd154;
st.shared.u64 [%rd596], %rd155;
add.s64 %rd1477, %rd215, %rd1657;
ld.shared.u64 %rd1478, [%rd1477];
add.s64 %rd1479, %rd215, %rd1658;
ld.shared.u64 %rd1480, [%rd1479];
st.shared.u64 [%rd1477], %rd1480;
st.shared.u64 [%rd1479], %rd1478;
add.s64 %rd1482, %rd216, %rd1469;
ld.shared.u8 %rs202, [%rd1482];
st.shared.u8 [%rd1482], %rs5;
st.shared.u8 [%rd1468], %rs202;

BB27_270:
bar.sync 0;
ld.shared.u64 %rd156, [%rd471];
ld.shared.u64 %rd157, [%rd473];
setp.ge.s64	%p214, %rd157, %rd156;
@%p214 bra BB27_272;

cvt.u64.u32	%rd1489, %r42;
add.s64 %rd1491, %rd216, %rd1489;
ld.shared.u8 %rs203, [%rd1491];
setp.ne.s16	%p215, %rs203, 0;
@%p215 bra BB27_274;

BB27_272:
add.s32 %r1214, %r42, 16;
cvt.u64.u32	%rd1492, %r1214;
add.s64 %rd1494, %rd216, %rd1492;
ld.shared.u8 %rs6, [%rd1494];
setp.eq.s16	%p216, %rs6, 0;
@%p216 bra BB27_274;

add.s32 %r1241, %r42, 16;
mul.wide.u32 %rd1687, %r1241, 8;
mul.wide.u32 %rd1659, %r42, 8;
cvt.u64.u32	%rd1495, %r42;
st.shared.u64 [%rd473], %rd156;
st.shared.u64 [%rd471], %rd157;
add.s64 %rd1503, %rd215, %rd1659;
ld.shared.u64 %rd1504, [%rd1503];
add.s64 %rd1505, %rd215, %rd1687;
ld.shared.u64 %rd1506, [%rd1505];
st.shared.u64 [%rd1503], %rd1506;
st.shared.u64 [%rd1505], %rd1504;
add.s64 %rd1508, %rd216, %rd1495;
ld.shared.u8 %rs204, [%rd1508];
st.shared.u8 [%rd1508], %rs6;
st.shared.u8 [%rd1494], %rs204;

BB27_274:
bar.sync 0;
ld.shared.u64 %rd158, [%rd372];
ld.shared.u64 %rd159, [%rd374];
setp.ge.s64	%p217, %rd159, %rd158;
@%p217 bra BB27_276;

cvt.u64.u32	%rd1515, %r32;
add.s64 %rd1517, %rd216, %rd1515;
ld.shared.u8 %rs205, [%rd1517];
setp.ne.s16	%p218, %rs205, 0;
@%p218 bra BB27_278;

BB27_276:
add.s32 %r1215, %r32, 8;
cvt.u64.u32	%rd1518, %r1215;
add.s64 %rd1520, %rd216, %rd1518;
ld.shared.u8 %rs7, [%rd1520];
setp.eq.s16	%p219, %rs7, 0;
@%p219 bra BB27_278;

add.s32 %r1216, %r32, 8;
mul.wide.u32 %rd1661, %r1216, 8;
mul.wide.u32 %rd1660, %r32, 8;
cvt.u64.u32	%rd1521, %r32;
st.shared.u64 [%rd374], %rd158;
st.shared.u64 [%rd372], %rd159;
add.s64 %rd1529, %rd215, %rd1660;
ld.shared.u64 %rd1530, [%rd1529];
add.s64 %rd1531, %rd215, %rd1661;
ld.shared.u64 %rd1532, [%rd1531];
st.shared.u64 [%rd1529], %rd1532;
st.shared.u64 [%rd1531], %rd1530;
add.s64 %rd1534, %rd216, %rd1521;
ld.shared.u8 %rs206, [%rd1534];
st.shared.u8 [%rd1534], %rs7;
st.shared.u8 [%rd1520], %rs206;

BB27_278:
bar.sync 0;
ld.shared.u64 %rd160, [%rd299];
ld.shared.u64 %rd161, [%rd301];
setp.ge.s64	%p220, %rd161, %rd160;
@%p220 bra BB27_280;

cvt.u64.u32	%rd1541, %r24;
add.s64 %rd1543, %rd216, %rd1541;
ld.shared.u8 %rs207, [%rd1543];
setp.ne.s16	%p221, %rs207, 0;
@%p221 bra BB27_282;

BB27_280:
add.s32 %r1217, %r24, 4;
cvt.u64.u32	%rd1544, %r1217;
add.s64 %rd1546, %rd216, %rd1544;
ld.shared.u8 %rs8, [%rd1546];
setp.eq.s16	%p222, %rs8, 0;
@%p222 bra BB27_282;

add.s32 %r1218, %r24, 4;
mul.wide.u32 %rd1663, %r1218, 8;
mul.wide.u32 %rd1662, %r24, 8;
cvt.u64.u32	%rd1547, %r24;
st.shared.u64 [%rd301], %rd160;
st.shared.u64 [%rd299], %rd161;
add.s64 %rd1555, %rd215, %rd1662;
ld.shared.u64 %rd1556, [%rd1555];
add.s64 %rd1557, %rd215, %rd1663;
ld.shared.u64 %rd1558, [%rd1557];
st.shared.u64 [%rd1555], %rd1558;
st.shared.u64 [%rd1557], %rd1556;
add.s64 %rd1560, %rd216, %rd1547;
ld.shared.u8 %rs208, [%rd1560];
st.shared.u8 [%rd1560], %rs8;
st.shared.u8 [%rd1546], %rs208;

BB27_282:
bar.sync 0;
ld.shared.u64 %rd162, [%rd252];
ld.shared.u64 %rd163, [%rd254];
setp.ge.s64	%p223, %rd163, %rd162;
@%p223 bra BB27_284;

cvt.u64.u32	%rd1567, %r18;
add.s64 %rd1569, %rd216, %rd1567;
ld.shared.u8 %rs209, [%rd1569];
setp.ne.s16	%p224, %rs209, 0;
@%p224 bra BB27_286;

BB27_284:
add.s32 %r1219, %r18, 2;
cvt.u64.u32	%rd1570, %r1219;
add.s64 %rd1572, %rd216, %rd1570;
ld.shared.u8 %rs9, [%rd1572];
setp.eq.s16	%p225, %rs9, 0;
@%p225 bra BB27_286;

add.s32 %r1220, %r18, 2;
mul.wide.u32 %rd1665, %r1220, 8;
mul.wide.u32 %rd1664, %r18, 8;
cvt.u64.u32	%rd1573, %r18;
st.shared.u64 [%rd254], %rd162;
st.shared.u64 [%rd252], %rd163;
add.s64 %rd1581, %rd215, %rd1664;
ld.shared.u64 %rd1582, [%rd1581];
add.s64 %rd1583, %rd215, %rd1665;
ld.shared.u64 %rd1584, [%rd1583];
st.shared.u64 [%rd1581], %rd1584;
st.shared.u64 [%rd1583], %rd1582;
add.s64 %rd1586, %rd216, %rd1573;
ld.shared.u8 %rs210, [%rd1586];
st.shared.u8 [%rd1586], %rs9;
st.shared.u8 [%rd1572], %rs210;

BB27_286:
bar.sync 0;
ld.shared.u64 %rd164, [%rd232+8];
ld.shared.u64 %rd165, [%rd232];
setp.ge.s64	%p226, %rd165, %rd164;
@%p226 bra BB27_288;

cvt.u64.u32	%rd1591, %r141;
add.s64 %rd1593, %rd216, %rd1591;
ld.shared.u8 %rs211, [%rd1593];
setp.ne.s16	%p227, %rs211, 0;
@%p227 bra BB27_290;

BB27_288:
cvt.u64.u32	%rd1594, %r141;
add.s64 %rd1596, %rd216, %rd1594;
ld.shared.u8 %rs10, [%rd1596+1];
setp.eq.s16	%p228, %rs10, 0;
@%p228 bra BB27_290;

mov.u32 %r1222, %tid.x;
shl.b32 %r1221, %r1222, 1;
mul.wide.u32 %rd1666, %r1221, 8;
st.shared.u64 [%rd232], %rd164;
st.shared.u64 [%rd232+8], %rd165;
add.s64 %rd1602, %rd215, %rd1666;
ld.shared.u64 %rd1603, [%rd1602];
ld.shared.u64 %rd1604, [%rd1602+8];
st.shared.u64 [%rd1602], %rd1604;
st.shared.u64 [%rd1602+8], %rd1603;
ld.shared.u8 %rs212, [%rd1596];
st.shared.u8 [%rd1596], %rs10;
st.shared.u8 [%rd1596+1], %rs212;

BB27_290:
mov.u32 %r1223, %tid.x;
ld.param.u64 %rd1668, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
cvt.s64.s32	%rd1667, %r1223;
setp.lt.u64	%p230, %rd1667, %rd1668;
bar.sync 0;
@!%p230 bra BB27_292;
bra.uni BB27_291;

BB27_291:
mov.u64 %rd1689, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
mov.u32 %r1226, %tid.x;
cvt.s64.s32	%rd1671, %r1226;
mul.wide.s32 %rd1609, %r1226, 8;
add.s64 %rd1611, %rd1689, %rd1609;
ld.shared.u64 %rd1612, [%rd1611];
ld.local.u64 %rd1613, [%rd2];
cvta.to.global.u64 %rd1614, %rd1613;
mul.lo.s64 %rd1615, %rd1671, %rd168;
add.s64 %rd1616, %rd1615, %rd25;
shl.b64 %rd1617, %rd1616, 3;
add.s64 %rd1618, %rd1614, %rd1617;
st.global.u64 [%rd1618], %rd1612;
add.s64 %rd1620, %rd215, %rd1609;
ld.shared.u64 %rd1621, [%rd1620];
ld.local.u64 %rd1622, [%rd3];
cvta.to.global.u64 %rd1623, %rd1622;
mul.lo.s64 %rd1624, %rd1671, %rd169;
add.s64 %rd1625, %rd1624, %rd42;
shl.b64 %rd1626, %rd1625, 3;
add.s64 %rd1627, %rd1623, %rd1626;
st.global.u64 [%rd1627], %rd1621;

BB27_292:
mov.u32 %r1225, %tid.x;
add.s32 %r1224, %r1225, 512;
ld.param.u64 %rd1670, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
cvt.s64.s32	%rd1669, %r1224;
setp.ge.u64	%p231, %rd1669, %rd1670;
@%p231 bra BB27_294;

mov.u64 %rd1688, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi1024EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
mov.u32 %r1242, %tid.x;
add.s32 %r1233, %r1242, 512;
cvt.s64.s32	%rd1672, %r1233;
mul.wide.s32 %rd1629, %r1242, 8;
add.s64 %rd1631, %rd1688, %rd1629;
ld.shared.u64 %rd1632, [%rd1631+4096];
ld.local.u64 %rd1633, [%rd2];
cvta.to.global.u64 %rd1634, %rd1633;
mul.lo.s64 %rd1636, %rd1672, %rd168;
add.s64 %rd1637, %rd1636, %rd25;
shl.b64 %rd1638, %rd1637, 3;
add.s64 %rd1639, %rd1634, %rd1638;
st.global.u64 [%rd1639], %rd1632;
add.s64 %rd1641, %rd215, %rd1629;
ld.shared.u64 %rd1642, [%rd1641+4096];
ld.local.u64 %rd1643, [%rd3];
cvta.to.global.u64 %rd1644, %rd1643;
mul.lo.s64 %rd1645, %rd1672, %rd169;
add.s64 %rd1646, %rd1645, %rd42;
shl.b64 %rd1647, %rd1646, 3;
add.s64 %rd1648, %rd1644, %rd1647;
st.global.u64 [%rd1648], %rd1642;

BB27_294:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[416],
.param .u64 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u64 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u64 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[416],
.param .u64 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot28[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<127>;
.reg .b16 %rs<108>;
.reg .b32 %r<670>;
.reg .b64 %rd<990>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[1024];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[1024];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[128];

mov.u64 %rd989, __local_depot28;
cvta.local.u64 %SP, %rd989;
ld.param.u64 %rd112, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u64 %rd113, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u64 %rd114, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u64 %rd115, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd116, %SP, 0;
cvta.to.local.u64 %rd2, %rd116;
add.u64 %rd117, %SP, 416;
cvta.to.local.u64 %rd3, %rd117;
mov.u32 %r645, 0;
mov.pred %p4, 0;
@%p4 bra BB28_2;

BB28_1:
mul.wide.s32 %rd118, %r645, 8;
add.s64 %rd119, %rd4, %rd118;
ld.param.u64 %rd120, [%rd119];
add.s64 %rd121, %rd2, %rd118;
st.local.u64 [%rd121], %rd120;
add.s32 %r645, %r645, 1;
setp.lt.u32	%p5, %r645, 52;
@%p5 bra BB28_1;

BB28_2:
mov.u32 %r646, 0;
@%p4 bra BB28_4;

BB28_3:
mul.wide.s32 %rd122, %r646, 8;
add.s64 %rd123, %rd1, %rd122;
ld.param.u64 %rd124, [%rd123];
add.s64 %rd125, %rd3, %rd122;
st.local.u64 [%rd125], %rd124;
add.s32 %r646, %r646, 1;
setp.lt.u32	%p7, %r646, 52;
@%p7 bra BB28_3;

BB28_4:
mov.u32 %r71, %nctaid.y;
mov.u32 %r72, %ctaid.z;
mov.u32 %r73, %ctaid.y;
mad.lo.s32 %r74, %r71, %r72, %r73;
mov.u32 %r75, %nctaid.x;
mov.u32 %r76, %ctaid.x;
mad.lo.s32 %r77, %r74, %r75, %r76;
cvt.u64.u32	%rd8, %r77;
setp.ge.u64	%p8, %rd8, %rd112;
@%p8 bra BB28_162;

ld.local.u32 %r5, [%rd2+408];
add.s32 %r647, %r5, -1;
mov.u64 %rd126, 0;
setp.lt.s32	%p9, %r647, 1;
mov.u64 %rd971, %rd8;
mov.u64 %rd987, %rd126;
@%p9 bra BB28_11;

mul.wide.s32 %rd128, %r5, 8;
add.s64 %rd957, %rd2, %rd128;
mov.u64 %rd988, 0;
mov.u64 %rd972, %rd8;

BB28_7:
ld.local.u64 %rd14, [%rd957];
or.b64 %rd129, %rd972, %rd14;
and.b64 %rd130, %rd129, -4294967296;
setp.eq.s64	%p10, %rd130, 0;
@%p10 bra BB28_9;
bra.uni BB28_8;

BB28_9:
cvt.u32.u64	%r78, %rd14;
cvt.u32.u64	%r79, %rd972;
div.u32 %r80, %r79, %r78;
rem.u32 %r81, %r79, %r78;
cvt.u64.u32	%rd973, %r80;
cvt.u64.u32	%rd958, %r81;
bra.uni BB28_10;

BB28_8:
div.u64 %rd973, %rd972, %rd14;
rem.u64 %rd958, %rd972, %rd14;

BB28_10:
mov.u64 %rd972, %rd973;
ld.local.u64 %rd131, [%rd957+200];
mul.lo.s64 %rd132, %rd131, %rd958;
add.s64 %rd988, %rd132, %rd988;
add.s64 %rd957, %rd957, -8;
add.s32 %r647, %r647, -1;
setp.gt.s32	%p11, %r647, 0;
mov.u64 %rd965, %rd972;
mov.u64 %rd971, %rd965;
mov.u64 %rd974, %rd988;
mov.u64 %rd987, %rd974;
@%p11 bra BB28_7;

BB28_11:
mov.u64 %rd24, %rd987;
mov.u64 %rd23, %rd971;
ld.local.u64 %rd134, [%rd2+208];
mul.lo.s64 %rd135, %rd134, %rd23;
add.s64 %rd25, %rd135, %rd24;
ld.local.u32 %r9, [%rd3+408];
add.s32 %r648, %r9, -1;
setp.lt.s32	%p12, %r648, 1;
mov.u64 %rd968, %rd8;
mov.u64 %rd985, %rd126;
@%p12 bra BB28_17;

mul.wide.s32 %rd137, %r9, 8;
add.s64 %rd959, %rd3, %rd137;
mov.u64 %rd986, 0;
mov.u64 %rd969, %rd8;

BB28_13:
ld.local.u64 %rd31, [%rd959];
or.b64 %rd138, %rd969, %rd31;
and.b64 %rd139, %rd138, -4294967296;
setp.eq.s64	%p13, %rd139, 0;
@%p13 bra BB28_15;
bra.uni BB28_14;

BB28_15:
cvt.u32.u64	%r82, %rd31;
cvt.u32.u64	%r83, %rd969;
div.u32 %r84, %r83, %r82;
rem.u32 %r85, %r83, %r82;
cvt.u64.u32	%rd970, %r84;
cvt.u64.u32	%rd960, %r85;
bra.uni BB28_16;

BB28_14:
div.u64 %rd970, %rd969, %rd31;
rem.u64 %rd960, %rd969, %rd31;

BB28_16:
mov.u64 %rd969, %rd970;
ld.local.u64 %rd140, [%rd959+200];
mul.lo.s64 %rd141, %rd140, %rd960;
add.s64 %rd986, %rd141, %rd986;
add.s64 %rd959, %rd959, -8;
add.s32 %r648, %r648, -1;
setp.gt.s32	%p14, %r648, 0;
mov.u64 %rd968, %rd969;
mov.u64 %rd985, %rd986;
@%p14 bra BB28_13;

BB28_17:
ld.local.u64 %rd143, [%rd3+208];
mul.lo.s64 %rd144, %rd143, %rd968;
add.s64 %rd42, %rd144, %rd985;
mov.u32 %r13, %tid.x;
cvt.s64.s32	%rd43, %r13;
setp.lt.u64	%p1, %rd43, %rd113;
setp.ge.u64	%p15, %rd43, %rd113;
mov.u64 %rd984, %rd126;
@%p15 bra BB28_19;

ld.local.u64 %rd145, [%rd2];
cvta.to.global.u64 %rd146, %rd145;
mul.lo.s64 %rd147, %rd43, %rd114;
add.s64 %rd148, %rd147, %rd25;
shl.b64 %rd149, %rd148, 3;
add.s64 %rd150, %rd146, %rd149;
ld.global.u64 %rd984, [%rd150];

BB28_19:
mov.u64 %rd983, %rd126;
@%p15 bra BB28_21;

ld.local.u64 %rd152, [%rd3];
cvta.to.global.u64 %rd153, %rd152;
mul.lo.s64 %rd154, %rd43, %rd115;
add.s64 %rd155, %rd154, %rd42;
shl.b64 %rd156, %rd155, 3;
add.s64 %rd157, %rd153, %rd156;
ld.global.u64 %rd983, [%rd157];

BB28_21:
add.s32 %r86, %r13, 64;
selp.u16	%rs8, 1, 0, %p1;
shl.b64 %rd159, %rd43, 3;
mov.u64 %rd160, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd48, %rd160, %rd159;
st.shared.u64 [%rd48], %rd984;
mov.u64 %rd161, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd49, %rd161, %rd159;
st.shared.u64 [%rd49], %rd983;
mov.u64 %rd162, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd50, %rd162, %rd43;
st.shared.u8 [%rd50], %rs8;
cvt.s64.s32	%rd51, %r86;
setp.lt.u64	%p2, %rd51, %rd113;
setp.ge.u64	%p17, %rd51, %rd113;
mov.u64 %rd982, %rd126;
@%p17 bra BB28_23;

ld.local.u64 %rd163, [%rd2];
cvta.to.global.u64 %rd164, %rd163;
mul.lo.s64 %rd165, %rd51, %rd114;
add.s64 %rd166, %rd165, %rd25;
shl.b64 %rd167, %rd166, 3;
add.s64 %rd168, %rd164, %rd167;
ld.global.u64 %rd982, [%rd168];

BB28_23:
mov.u64 %rd981, %rd126;
@%p17 bra BB28_25;

ld.local.u64 %rd170, [%rd3];
cvta.to.global.u64 %rd171, %rd170;
mul.lo.s64 %rd172, %rd51, %rd115;
add.s64 %rd173, %rd172, %rd42;
shl.b64 %rd174, %rd173, 3;
add.s64 %rd175, %rd171, %rd174;
ld.global.u64 %rd981, [%rd175];

BB28_25:
selp.u16	%rs9, 1, 0, %p2;
st.shared.u64 [%rd48+512], %rd982;
st.shared.u64 [%rd49+512], %rd981;
st.shared.u8 [%rd50+64], %rs9;
bar.sync 0;
shl.b32 %r87, %r13, 1;
mul.wide.u32 %rd176, %r87, 8;
add.s64 %rd178, %rd160, %rd176;
ld.shared.u64 %rd56, [%rd178+8];
ld.shared.u64 %rd57, [%rd178];
setp.le.s64	%p19, %rd57, %rd56;
@%p19 bra BB28_27;

cvt.u64.u32	%rd179, %r87;
add.s64 %rd181, %rd162, %rd179;
ld.shared.u8 %rs10, [%rd181];
mov.u32 %r649, 1;
setp.ne.s16	%p20, %rs10, 0;
@%p20 bra BB28_28;

BB28_27:
cvt.u64.u32	%rd182, %r87;
add.s64 %rd184, %rd162, %rd182;
ld.shared.u8 %rs11, [%rd184+1];
setp.eq.s16	%p21, %rs11, 0;
selp.u32	%r649, 1, 0, %p21;

BB28_28:
and.b32 %r93, %r13, 1;
setp.ne.s32	%p22, %r649, %r93;
@%p22 bra BB28_30;

add.s64 %rd187, %rd161, %rd176;
cvt.u64.u32	%rd188, %r87;
st.shared.u64 [%rd178], %rd56;
st.shared.u64 [%rd178+8], %rd57;
ld.shared.u64 %rd192, [%rd187];
ld.shared.u64 %rd193, [%rd187+8];
st.shared.u64 [%rd187], %rd193;
st.shared.u64 [%rd187+8], %rd192;
add.s64 %rd195, %rd162, %rd188;
ld.shared.u8 %rs12, [%rd195];
ld.shared.u8 %rs13, [%rd195+1];
st.shared.u8 [%rd195], %rs13;
st.shared.u8 [%rd195+1], %rs12;

BB28_30:
bar.sync 0;
sub.s32 %r18, %r87, %r93;
add.s32 %r99, %r18, 2;
mul.wide.u32 %rd196, %r99, 8;
add.s64 %rd198, %rd160, %rd196;
mul.wide.u32 %rd199, %r18, 8;
add.s64 %rd200, %rd160, %rd199;
ld.shared.u64 %rd58, [%rd198];
ld.shared.u64 %rd59, [%rd200];
setp.le.s64	%p23, %rd59, %rd58;
@%p23 bra BB28_32;

cvt.u64.u32	%rd201, %r18;
add.s64 %rd203, %rd162, %rd201;
ld.shared.u8 %rs14, [%rd203];
mov.u32 %r650, 1;
setp.ne.s16	%p24, %rs14, 0;
@%p24 bra BB28_33;

BB28_32:
cvt.u64.u32	%rd204, %r99;
add.s64 %rd206, %rd162, %rd204;
ld.shared.u8 %rs15, [%rd206];
setp.eq.s16	%p25, %rs15, 0;
selp.u32	%r650, 1, 0, %p25;

BB28_33:
bfe.u32 %r111, %r13, 1, 1;
setp.ne.s32	%p26, %r650, %r111;
@%p26 bra BB28_35;

add.s64 %rd209, %rd161, %rd199;
add.s64 %rd211, %rd161, %rd196;
cvt.u64.u32	%rd212, %r18;
st.shared.u64 [%rd200], %rd58;
cvt.u64.u32	%rd216, %r99;
st.shared.u64 [%rd198], %rd59;
ld.shared.u64 %rd219, [%rd209];
ld.shared.u64 %rd220, [%rd211];
st.shared.u64 [%rd209], %rd220;
st.shared.u64 [%rd211], %rd219;
add.s64 %rd222, %rd162, %rd212;
ld.shared.u8 %rs16, [%rd222];
add.s64 %rd223, %rd162, %rd216;
ld.shared.u8 %rs17, [%rd223];
st.shared.u8 [%rd222], %rs17;
st.shared.u8 [%rd223], %rs16;

BB28_35:
bar.sync 0;
ld.shared.u64 %rd60, [%rd178+8];
ld.shared.u64 %rd61, [%rd178];
setp.le.s64	%p27, %rd61, %rd60;
@%p27 bra BB28_37;

cvt.u64.u32	%rd227, %r87;
add.s64 %rd229, %rd162, %rd227;
ld.shared.u8 %rs18, [%rd229];
mov.u32 %r651, 1;
setp.ne.s16	%p28, %rs18, 0;
@%p28 bra BB28_38;

BB28_37:
cvt.u64.u32	%rd230, %r87;
add.s64 %rd232, %rd162, %rd230;
ld.shared.u8 %rs19, [%rd232+1];
setp.eq.s16	%p29, %rs19, 0;
selp.u32	%r651, 1, 0, %p29;

BB28_38:
bfe.u32 %r126, %r13, 1, 1;
setp.ne.s32	%p30, %r651, %r126;
@%p30 bra BB28_40;

cvt.u64.u32	%rd233, %r87;
st.shared.u64 [%rd178], %rd60;
st.shared.u64 [%rd178+8], %rd61;
add.s64 %rd238, %rd161, %rd176;
ld.shared.u64 %rd239, [%rd238];
ld.shared.u64 %rd240, [%rd238+8];
st.shared.u64 [%rd238], %rd240;
st.shared.u64 [%rd238+8], %rd239;
add.s64 %rd242, %rd162, %rd233;
ld.shared.u8 %rs20, [%rd242];
ld.shared.u8 %rs21, [%rd242+1];
st.shared.u8 [%rd242], %rs21;
st.shared.u8 [%rd242+1], %rs20;

BB28_40:
bar.sync 0;
and.b32 %r129, %r13, 3;
sub.s32 %r24, %r87, %r129;
add.s32 %r131, %r24, 4;
mul.wide.u32 %rd243, %r131, 8;
add.s64 %rd245, %rd160, %rd243;
mul.wide.u32 %rd246, %r24, 8;
add.s64 %rd247, %rd160, %rd246;
ld.shared.u64 %rd62, [%rd245];
ld.shared.u64 %rd63, [%rd247];
setp.le.s64	%p31, %rd63, %rd62;
@%p31 bra BB28_42;

cvt.u64.u32	%rd248, %r24;
add.s64 %rd250, %rd162, %rd248;
ld.shared.u8 %rs22, [%rd250];
mov.u32 %r652, 1;
setp.ne.s16	%p32, %rs22, 0;
@%p32 bra BB28_43;

BB28_42:
cvt.u64.u32	%rd251, %r131;
add.s64 %rd253, %rd162, %rd251;
ld.shared.u8 %rs23, [%rd253];
setp.eq.s16	%p33, %rs23, 0;
selp.u32	%r652, 1, 0, %p33;

BB28_43:
bfe.u32 %r143, %r13, 2, 1;
setp.ne.s32	%p34, %r652, %r143;
@%p34 bra BB28_45;

add.s64 %rd256, %rd161, %rd246;
add.s64 %rd258, %rd161, %rd243;
cvt.u64.u32	%rd259, %r24;
st.shared.u64 [%rd247], %rd62;
cvt.u64.u32	%rd263, %r131;
st.shared.u64 [%rd245], %rd63;
ld.shared.u64 %rd266, [%rd256];
ld.shared.u64 %rd267, [%rd258];
st.shared.u64 [%rd256], %rd267;
st.shared.u64 [%rd258], %rd266;
add.s64 %rd269, %rd162, %rd259;
ld.shared.u8 %rs24, [%rd269];
add.s64 %rd270, %rd162, %rd263;
ld.shared.u8 %rs25, [%rd270];
st.shared.u8 [%rd269], %rs25;
st.shared.u8 [%rd270], %rs24;

BB28_45:
bar.sync 0;
ld.shared.u64 %rd64, [%rd198];
ld.shared.u64 %rd65, [%rd200];
setp.le.s64	%p35, %rd65, %rd64;
@%p35 bra BB28_47;

cvt.u64.u32	%rd276, %r18;
add.s64 %rd278, %rd162, %rd276;
ld.shared.u8 %rs26, [%rd278];
mov.u32 %r653, 1;
setp.ne.s16	%p36, %rs26, 0;
@%p36 bra BB28_48;

BB28_47:
cvt.u64.u32	%rd279, %r99;
add.s64 %rd281, %rd162, %rd279;
ld.shared.u8 %rs27, [%rd281];
setp.eq.s16	%p37, %rs27, 0;
selp.u32	%r653, 1, 0, %p37;

BB28_48:
bfe.u32 %r166, %r13, 2, 1;
setp.ne.s32	%p38, %r653, %r166;
@%p38 bra BB28_50;

cvt.u64.u32	%rd282, %r18;
st.shared.u64 [%rd200], %rd64;
cvt.u64.u32	%rd286, %r99;
st.shared.u64 [%rd198], %rd65;
add.s64 %rd290, %rd161, %rd199;
ld.shared.u64 %rd291, [%rd290];
add.s64 %rd292, %rd161, %rd196;
ld.shared.u64 %rd293, [%rd292];
st.shared.u64 [%rd290], %rd293;
st.shared.u64 [%rd292], %rd291;
add.s64 %rd295, %rd162, %rd282;
ld.shared.u8 %rs28, [%rd295];
add.s64 %rd296, %rd162, %rd286;
ld.shared.u8 %rs29, [%rd296];
st.shared.u8 [%rd295], %rs29;
st.shared.u8 [%rd296], %rs28;

BB28_50:
bar.sync 0;
ld.shared.u64 %rd66, [%rd178+8];
ld.shared.u64 %rd67, [%rd178];
setp.le.s64	%p39, %rd67, %rd66;
@%p39 bra BB28_52;

cvt.u64.u32	%rd300, %r87;
add.s64 %rd302, %rd162, %rd300;
ld.shared.u8 %rs30, [%rd302];
mov.u32 %r654, 1;
setp.ne.s16	%p40, %rs30, 0;
@%p40 bra BB28_53;

BB28_52:
cvt.u64.u32	%rd303, %r87;
add.s64 %rd305, %rd162, %rd303;
ld.shared.u8 %rs31, [%rd305+1];
setp.eq.s16	%p41, %rs31, 0;
selp.u32	%r654, 1, 0, %p41;

BB28_53:
bfe.u32 %r180, %r13, 2, 1;
setp.ne.s32	%p42, %r654, %r180;
@%p42 bra BB28_55;

cvt.u64.u32	%rd306, %r87;
st.shared.u64 [%rd178], %rd66;
st.shared.u64 [%rd178+8], %rd67;
add.s64 %rd311, %rd161, %rd176;
ld.shared.u64 %rd312, [%rd311];
ld.shared.u64 %rd313, [%rd311+8];
st.shared.u64 [%rd311], %rd313;
st.shared.u64 [%rd311+8], %rd312;
add.s64 %rd315, %rd162, %rd306;
ld.shared.u8 %rs32, [%rd315];
ld.shared.u8 %rs33, [%rd315+1];
st.shared.u8 [%rd315], %rs33;
st.shared.u8 [%rd315+1], %rs32;

BB28_55:
bar.sync 0;
and.b32 %r183, %r13, 7;
sub.s32 %r32, %r87, %r183;
add.s32 %r185, %r32, 8;
mul.wide.u32 %rd316, %r185, 8;
add.s64 %rd318, %rd160, %rd316;
mul.wide.u32 %rd319, %r32, 8;
add.s64 %rd320, %rd160, %rd319;
ld.shared.u64 %rd68, [%rd318];
ld.shared.u64 %rd69, [%rd320];
setp.le.s64	%p43, %rd69, %rd68;
@%p43 bra BB28_57;

cvt.u64.u32	%rd321, %r32;
add.s64 %rd323, %rd162, %rd321;
ld.shared.u8 %rs34, [%rd323];
mov.u32 %r655, 1;
setp.ne.s16	%p44, %rs34, 0;
@%p44 bra BB28_58;

BB28_57:
cvt.u64.u32	%rd324, %r185;
add.s64 %rd326, %rd162, %rd324;
ld.shared.u8 %rs35, [%rd326];
setp.eq.s16	%p45, %rs35, 0;
selp.u32	%r655, 1, 0, %p45;

BB28_58:
bfe.u32 %r197, %r13, 3, 1;
setp.ne.s32	%p46, %r655, %r197;
@%p46 bra BB28_60;

mul.wide.u32 %rd954, %r32, 8;
add.s64 %rd329, %rd161, %rd954;
add.s64 %rd331, %rd161, %rd316;
cvt.u64.u32	%rd332, %r32;
st.shared.u64 [%rd320], %rd68;
cvt.u64.u32	%rd336, %r185;
st.shared.u64 [%rd318], %rd69;
ld.shared.u64 %rd339, [%rd329];
ld.shared.u64 %rd340, [%rd331];
st.shared.u64 [%rd329], %rd340;
st.shared.u64 [%rd331], %rd339;
add.s64 %rd342, %rd162, %rd332;
ld.shared.u8 %rs36, [%rd342];
add.s64 %rd343, %rd162, %rd336;
ld.shared.u8 %rs37, [%rd343];
st.shared.u8 [%rd342], %rs37;
st.shared.u8 [%rd343], %rs36;

BB28_60:
bar.sync 0;
ld.shared.u64 %rd70, [%rd245];
ld.shared.u64 %rd71, [%rd247];
setp.le.s64	%p47, %rd71, %rd70;
@%p47 bra BB28_62;

cvt.u64.u32	%rd349, %r24;
add.s64 %rd351, %rd162, %rd349;
ld.shared.u8 %rs38, [%rd351];
mov.u32 %r656, 1;
setp.ne.s16	%p48, %rs38, 0;
@%p48 bra BB28_63;

BB28_62:
add.s32 %r641, %r24, 4;
cvt.u64.u32	%rd352, %r641;
add.s64 %rd354, %rd162, %rd352;
ld.shared.u8 %rs39, [%rd354];
setp.eq.s16	%p49, %rs39, 0;
selp.u32	%r656, 1, 0, %p49;

BB28_63:
bfe.u32 %r220, %r13, 3, 1;
setp.ne.s32	%p50, %r656, %r220;
@%p50 bra BB28_65;

mul.wide.u32 %rd953, %r24, 8;
add.s32 %r644, %r24, 4;
cvt.u64.u32	%rd355, %r24;
st.shared.u64 [%rd247], %rd70;
cvt.u64.u32	%rd359, %r644;
st.shared.u64 [%rd245], %rd71;
add.s64 %rd363, %rd161, %rd953;
ld.shared.u64 %rd364, [%rd363];
add.s64 %rd365, %rd161, %rd243;
ld.shared.u64 %rd366, [%rd365];
st.shared.u64 [%rd363], %rd366;
st.shared.u64 [%rd365], %rd364;
add.s64 %rd368, %rd162, %rd355;
ld.shared.u8 %rs40, [%rd368];
add.s64 %rd369, %rd162, %rd359;
ld.shared.u8 %rs41, [%rd369];
st.shared.u8 [%rd368], %rs41;
st.shared.u8 [%rd369], %rs40;

BB28_65:
bar.sync 0;
ld.shared.u64 %rd72, [%rd198];
ld.shared.u64 %rd73, [%rd200];
setp.le.s64	%p51, %rd73, %rd72;
@%p51 bra BB28_67;

cvt.u64.u32	%rd375, %r18;
add.s64 %rd377, %rd162, %rd375;
ld.shared.u8 %rs42, [%rd377];
mov.u32 %r657, 1;
setp.ne.s16	%p52, %rs42, 0;
@%p52 bra BB28_68;

BB28_67:
add.s32 %r642, %r18, 2;
cvt.u64.u32	%rd378, %r642;
add.s64 %rd380, %rd162, %rd378;
ld.shared.u8 %rs43, [%rd380];
setp.eq.s16	%p53, %rs43, 0;
selp.u32	%r657, 1, 0, %p53;

BB28_68:
bfe.u32 %r242, %r13, 3, 1;
setp.ne.s32	%p54, %r657, %r242;
@%p54 bra BB28_70;

mul.wide.u32 %rd952, %r18, 8;
add.s32 %r643, %r18, 2;
cvt.u64.u32	%rd381, %r18;
st.shared.u64 [%rd200], %rd72;
cvt.u64.u32	%rd385, %r643;
st.shared.u64 [%rd198], %rd73;
add.s64 %rd389, %rd161, %rd952;
ld.shared.u64 %rd390, [%rd389];
add.s64 %rd391, %rd161, %rd196;
ld.shared.u64 %rd392, [%rd391];
st.shared.u64 [%rd389], %rd392;
st.shared.u64 [%rd391], %rd390;
add.s64 %rd394, %rd162, %rd381;
ld.shared.u8 %rs44, [%rd394];
add.s64 %rd395, %rd162, %rd385;
ld.shared.u8 %rs45, [%rd395];
st.shared.u8 [%rd394], %rs45;
st.shared.u8 [%rd395], %rs44;

BB28_70:
bar.sync 0;
ld.shared.u64 %rd74, [%rd178+8];
ld.shared.u64 %rd75, [%rd178];
setp.le.s64	%p55, %rd75, %rd74;
@%p55 bra BB28_72;

cvt.u64.u32	%rd399, %r87;
add.s64 %rd401, %rd162, %rd399;
ld.shared.u8 %rs46, [%rd401];
mov.u32 %r658, 1;
setp.ne.s16	%p56, %rs46, 0;
@%p56 bra BB28_73;

BB28_72:
cvt.u64.u32	%rd402, %r87;
add.s64 %rd404, %rd162, %rd402;
ld.shared.u8 %rs47, [%rd404+1];
setp.eq.s16	%p57, %rs47, 0;
selp.u32	%r658, 1, 0, %p57;

BB28_73:
bfe.u32 %r256, %r13, 3, 1;
setp.ne.s32	%p58, %r658, %r256;
@%p58 bra BB28_75;

mul.wide.u32 %rd951, %r87, 8;
cvt.u64.u32	%rd405, %r87;
st.shared.u64 [%rd178], %rd74;
st.shared.u64 [%rd178+8], %rd75;
add.s64 %rd410, %rd161, %rd951;
ld.shared.u64 %rd411, [%rd410];
ld.shared.u64 %rd412, [%rd410+8];
st.shared.u64 [%rd410], %rd412;
st.shared.u64 [%rd410+8], %rd411;
add.s64 %rd414, %rd162, %rd405;
ld.shared.u8 %rs48, [%rd414];
ld.shared.u8 %rs49, [%rd414+1];
st.shared.u8 [%rd414], %rs49;
st.shared.u8 [%rd414+1], %rs48;

BB28_75:
bar.sync 0;
and.b32 %r259, %r13, 15;
sub.s32 %r42, %r87, %r259;
add.s32 %r261, %r42, 16;
mul.wide.u32 %rd415, %r261, 8;
add.s64 %rd417, %rd160, %rd415;
mul.wide.u32 %rd418, %r42, 8;
add.s64 %rd419, %rd160, %rd418;
ld.shared.u64 %rd76, [%rd417];
ld.shared.u64 %rd77, [%rd419];
setp.le.s64	%p59, %rd77, %rd76;
@%p59 bra BB28_77;

cvt.u64.u32	%rd420, %r42;
add.s64 %rd422, %rd162, %rd420;
ld.shared.u8 %rs50, [%rd422];
mov.u32 %r659, 1;
setp.ne.s16	%p60, %rs50, 0;
@%p60 bra BB28_78;

BB28_77:
add.s32 %r633, %r42, 16;
cvt.u64.u32	%rd423, %r633;
add.s64 %rd425, %rd162, %rd423;
ld.shared.u8 %rs51, [%rd425];
setp.eq.s16	%p61, %rs51, 0;
selp.u32	%r659, 1, 0, %p61;

BB28_78:
bfe.u32 %r273, %r13, 4, 1;
setp.ne.s32	%p62, %r659, %r273;
@%p62 bra BB28_80;

mul.wide.u32 %rd950, %r42, 8;
add.s32 %r640, %r42, 16;
add.s64 %rd428, %rd161, %rd950;
add.s64 %rd430, %rd161, %rd415;
cvt.u64.u32	%rd431, %r42;
st.shared.u64 [%rd419], %rd76;
cvt.u64.u32	%rd435, %r640;
st.shared.u64 [%rd417], %rd77;
ld.shared.u64 %rd438, [%rd428];
ld.shared.u64 %rd439, [%rd430];
st.shared.u64 [%rd428], %rd439;
st.shared.u64 [%rd430], %rd438;
add.s64 %rd441, %rd162, %rd431;
ld.shared.u8 %rs52, [%rd441];
add.s64 %rd442, %rd162, %rd435;
ld.shared.u8 %rs53, [%rd442];
st.shared.u8 [%rd441], %rs53;
st.shared.u8 [%rd442], %rs52;

BB28_80:
bar.sync 0;
ld.shared.u64 %rd78, [%rd318];
ld.shared.u64 %rd79, [%rd320];
setp.le.s64	%p63, %rd79, %rd78;
@%p63 bra BB28_82;

cvt.u64.u32	%rd448, %r32;
add.s64 %rd450, %rd162, %rd448;
ld.shared.u8 %rs54, [%rd450];
mov.u32 %r660, 1;
setp.ne.s16	%p64, %rs54, 0;
@%p64 bra BB28_83;

BB28_82:
add.s32 %r634, %r32, 8;
cvt.u64.u32	%rd451, %r634;
add.s64 %rd453, %rd162, %rd451;
ld.shared.u8 %rs55, [%rd453];
setp.eq.s16	%p65, %rs55, 0;
selp.u32	%r660, 1, 0, %p65;

BB28_83:
bfe.u32 %r296, %r13, 4, 1;
setp.ne.s32	%p66, %r660, %r296;
@%p66 bra BB28_85;

add.s32 %r639, %r32, 8;
mul.wide.u32 %rd949, %r639, 8;
mul.wide.u32 %rd948, %r32, 8;
cvt.u64.u32	%rd454, %r32;
st.shared.u64 [%rd320], %rd78;
cvt.u64.u32	%rd458, %r639;
st.shared.u64 [%rd318], %rd79;
add.s64 %rd462, %rd161, %rd948;
ld.shared.u64 %rd463, [%rd462];
add.s64 %rd464, %rd161, %rd949;
ld.shared.u64 %rd465, [%rd464];
st.shared.u64 [%rd462], %rd465;
st.shared.u64 [%rd464], %rd463;
add.s64 %rd467, %rd162, %rd454;
ld.shared.u8 %rs56, [%rd467];
add.s64 %rd468, %rd162, %rd458;
ld.shared.u8 %rs57, [%rd468];
st.shared.u8 [%rd467], %rs57;
st.shared.u8 [%rd468], %rs56;

BB28_85:
bar.sync 0;
ld.shared.u64 %rd80, [%rd245];
ld.shared.u64 %rd81, [%rd247];
setp.le.s64	%p67, %rd81, %rd80;
@%p67 bra BB28_87;

cvt.u64.u32	%rd474, %r24;
add.s64 %rd476, %rd162, %rd474;
ld.shared.u8 %rs58, [%rd476];
mov.u32 %r661, 1;
setp.ne.s16	%p68, %rs58, 0;
@%p68 bra BB28_88;

BB28_87:
add.s32 %r635, %r24, 4;
cvt.u64.u32	%rd477, %r635;
add.s64 %rd479, %rd162, %rd477;
ld.shared.u8 %rs59, [%rd479];
setp.eq.s16	%p69, %rs59, 0;
selp.u32	%r661, 1, 0, %p69;

BB28_88:
bfe.u32 %r318, %r13, 4, 1;
setp.ne.s32	%p70, %r661, %r318;
@%p70 bra BB28_90;

add.s32 %r638, %r24, 4;
mul.wide.u32 %rd947, %r638, 8;
mul.wide.u32 %rd946, %r24, 8;
cvt.u64.u32	%rd480, %r24;
st.shared.u64 [%rd247], %rd80;
cvt.u64.u32	%rd484, %r638;
st.shared.u64 [%rd245], %rd81;
add.s64 %rd488, %rd161, %rd946;
ld.shared.u64 %rd489, [%rd488];
add.s64 %rd490, %rd161, %rd947;
ld.shared.u64 %rd491, [%rd490];
st.shared.u64 [%rd488], %rd491;
st.shared.u64 [%rd490], %rd489;
add.s64 %rd493, %rd162, %rd480;
ld.shared.u8 %rs60, [%rd493];
add.s64 %rd494, %rd162, %rd484;
ld.shared.u8 %rs61, [%rd494];
st.shared.u8 [%rd493], %rs61;
st.shared.u8 [%rd494], %rs60;

BB28_90:
bar.sync 0;
ld.shared.u64 %rd82, [%rd198];
ld.shared.u64 %rd83, [%rd200];
setp.le.s64	%p71, %rd83, %rd82;
@%p71 bra BB28_92;

cvt.u64.u32	%rd500, %r18;
add.s64 %rd502, %rd162, %rd500;
ld.shared.u8 %rs62, [%rd502];
mov.u32 %r662, 1;
setp.ne.s16	%p72, %rs62, 0;
@%p72 bra BB28_93;

BB28_92:
add.s32 %r636, %r18, 2;
cvt.u64.u32	%rd503, %r636;
add.s64 %rd505, %rd162, %rd503;
ld.shared.u8 %rs63, [%rd505];
setp.eq.s16	%p73, %rs63, 0;
selp.u32	%r662, 1, 0, %p73;

BB28_93:
bfe.u32 %r340, %r13, 4, 1;
setp.ne.s32	%p74, %r662, %r340;
@%p74 bra BB28_95;

add.s32 %r637, %r18, 2;
mul.wide.u32 %rd945, %r637, 8;
mul.wide.u32 %rd944, %r18, 8;
cvt.u64.u32	%rd506, %r18;
st.shared.u64 [%rd200], %rd82;
cvt.u64.u32	%rd510, %r637;
st.shared.u64 [%rd198], %rd83;
add.s64 %rd514, %rd161, %rd944;
ld.shared.u64 %rd515, [%rd514];
add.s64 %rd516, %rd161, %rd945;
ld.shared.u64 %rd517, [%rd516];
st.shared.u64 [%rd514], %rd517;
st.shared.u64 [%rd516], %rd515;
add.s64 %rd519, %rd162, %rd506;
ld.shared.u8 %rs64, [%rd519];
add.s64 %rd520, %rd162, %rd510;
ld.shared.u8 %rs65, [%rd520];
st.shared.u8 [%rd519], %rs65;
st.shared.u8 [%rd520], %rs64;

BB28_95:
bar.sync 0;
ld.shared.u64 %rd84, [%rd178+8];
ld.shared.u64 %rd85, [%rd178];
setp.le.s64	%p75, %rd85, %rd84;
@%p75 bra BB28_97;

cvt.u64.u32	%rd524, %r87;
add.s64 %rd526, %rd162, %rd524;
ld.shared.u8 %rs66, [%rd526];
mov.u32 %r663, 1;
setp.ne.s16	%p76, %rs66, 0;
@%p76 bra BB28_98;

BB28_97:
cvt.u64.u32	%rd527, %r87;
add.s64 %rd529, %rd162, %rd527;
ld.shared.u8 %rs67, [%rd529+1];
setp.eq.s16	%p77, %rs67, 0;
selp.u32	%r663, 1, 0, %p77;

BB28_98:
bfe.u32 %r354, %r13, 4, 1;
setp.ne.s32	%p78, %r663, %r354;
@%p78 bra BB28_100;

mul.wide.u32 %rd943, %r87, 8;
cvt.u64.u32	%rd530, %r87;
st.shared.u64 [%rd178], %rd84;
st.shared.u64 [%rd178+8], %rd85;
add.s64 %rd535, %rd161, %rd943;
ld.shared.u64 %rd536, [%rd535];
ld.shared.u64 %rd537, [%rd535+8];
st.shared.u64 [%rd535], %rd537;
st.shared.u64 [%rd535+8], %rd536;
add.s64 %rd539, %rd162, %rd530;
ld.shared.u8 %rs68, [%rd539];
ld.shared.u8 %rs69, [%rd539+1];
st.shared.u8 [%rd539], %rs69;
st.shared.u8 [%rd539+1], %rs68;

BB28_100:
bar.sync 0;
mov.u64 %rd955, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r357, %r13, 31;
sub.s32 %r54, %r87, %r357;
add.s32 %r359, %r54, 32;
mul.wide.u32 %rd540, %r359, 8;
add.s64 %rd542, %rd955, %rd540;
mul.wide.u32 %rd543, %r54, 8;
add.s64 %rd544, %rd955, %rd543;
ld.shared.u64 %rd86, [%rd542];
ld.shared.u64 %rd87, [%rd544];
setp.le.s64	%p79, %rd87, %rd86;
@%p79 bra BB28_102;

cvt.u64.u32	%rd545, %r54;
add.s64 %rd547, %rd162, %rd545;
ld.shared.u8 %rs70, [%rd547];
mov.u32 %r664, 1;
setp.ne.s16	%p80, %rs70, 0;
@%p80 bra BB28_103;

BB28_102:
add.s32 %r621, %r54, 32;
cvt.u64.u32	%rd548, %r621;
add.s64 %rd550, %rd162, %rd548;
ld.shared.u8 %rs71, [%rd550];
setp.eq.s16	%p81, %rs71, 0;
selp.u32	%r664, 1, 0, %p81;

BB28_103:
bfe.u32 %r371, %r13, 5, 1;
setp.ne.s32	%p82, %r664, %r371;
@%p82 bra BB28_105;

add.s32 %r630, %r54, 32;
mul.wide.u32 %rd937, %r630, 8;
mul.wide.u32 %rd936, %r54, 8;
add.s64 %rd553, %rd161, %rd936;
add.s64 %rd555, %rd161, %rd937;
cvt.u64.u32	%rd556, %r54;
st.shared.u64 [%rd544], %rd86;
cvt.u64.u32	%rd560, %r630;
st.shared.u64 [%rd542], %rd87;
ld.shared.u64 %rd563, [%rd553];
ld.shared.u64 %rd564, [%rd555];
st.shared.u64 [%rd553], %rd564;
st.shared.u64 [%rd555], %rd563;
add.s64 %rd566, %rd162, %rd556;
ld.shared.u8 %rs72, [%rd566];
add.s64 %rd567, %rd162, %rd560;
ld.shared.u8 %rs73, [%rd567];
st.shared.u8 [%rd566], %rs73;
st.shared.u8 [%rd567], %rs72;

BB28_105:
bar.sync 0;
ld.shared.u64 %rd88, [%rd417];
ld.shared.u64 %rd89, [%rd419];
setp.le.s64	%p83, %rd89, %rd88;
@%p83 bra BB28_107;

cvt.u64.u32	%rd573, %r42;
add.s64 %rd575, %rd162, %rd573;
ld.shared.u8 %rs74, [%rd575];
mov.u32 %r665, 1;
setp.ne.s16	%p84, %rs74, 0;
@%p84 bra BB28_108;

BB28_107:
add.s32 %r622, %r42, 16;
cvt.u64.u32	%rd576, %r622;
add.s64 %rd578, %rd162, %rd576;
ld.shared.u8 %rs75, [%rd578];
setp.eq.s16	%p85, %rs75, 0;
selp.u32	%r665, 1, 0, %p85;

BB28_108:
bfe.u32 %r394, %r13, 5, 1;
setp.ne.s32	%p86, %r665, %r394;
@%p86 bra BB28_110;

add.s32 %r629, %r42, 16;
mul.wide.u32 %rd935, %r629, 8;
mul.wide.u32 %rd934, %r42, 8;
cvt.u64.u32	%rd579, %r42;
st.shared.u64 [%rd419], %rd88;
cvt.u64.u32	%rd583, %r629;
st.shared.u64 [%rd417], %rd89;
add.s64 %rd587, %rd161, %rd934;
ld.shared.u64 %rd588, [%rd587];
add.s64 %rd589, %rd161, %rd935;
ld.shared.u64 %rd590, [%rd589];
st.shared.u64 [%rd587], %rd590;
st.shared.u64 [%rd589], %rd588;
add.s64 %rd592, %rd162, %rd579;
ld.shared.u8 %rs76, [%rd592];
add.s64 %rd593, %rd162, %rd583;
ld.shared.u8 %rs77, [%rd593];
st.shared.u8 [%rd592], %rs77;
st.shared.u8 [%rd593], %rs76;

BB28_110:
bar.sync 0;
ld.shared.u64 %rd90, [%rd318];
ld.shared.u64 %rd91, [%rd320];
setp.le.s64	%p87, %rd91, %rd90;
@%p87 bra BB28_112;

cvt.u64.u32	%rd599, %r32;
add.s64 %rd601, %rd162, %rd599;
ld.shared.u8 %rs78, [%rd601];
mov.u32 %r666, 1;
setp.ne.s16	%p88, %rs78, 0;
@%p88 bra BB28_113;

BB28_112:
add.s32 %r623, %r32, 8;
cvt.u64.u32	%rd602, %r623;
add.s64 %rd604, %rd162, %rd602;
ld.shared.u8 %rs79, [%rd604];
setp.eq.s16	%p89, %rs79, 0;
selp.u32	%r666, 1, 0, %p89;

BB28_113:
bfe.u32 %r416, %r13, 5, 1;
setp.ne.s32	%p90, %r666, %r416;
@%p90 bra BB28_115;

add.s32 %r628, %r32, 8;
mul.wide.u32 %rd933, %r628, 8;
mul.wide.u32 %rd932, %r32, 8;
cvt.u64.u32	%rd605, %r32;
st.shared.u64 [%rd320], %rd90;
cvt.u64.u32	%rd609, %r628;
st.shared.u64 [%rd318], %rd91;
add.s64 %rd613, %rd161, %rd932;
ld.shared.u64 %rd614, [%rd613];
add.s64 %rd615, %rd161, %rd933;
ld.shared.u64 %rd616, [%rd615];
st.shared.u64 [%rd613], %rd616;
st.shared.u64 [%rd615], %rd614;
add.s64 %rd618, %rd162, %rd605;
ld.shared.u8 %rs80, [%rd618];
add.s64 %rd619, %rd162, %rd609;
ld.shared.u8 %rs81, [%rd619];
st.shared.u8 [%rd618], %rs81;
st.shared.u8 [%rd619], %rs80;

BB28_115:
bar.sync 0;
ld.shared.u64 %rd92, [%rd245];
ld.shared.u64 %rd93, [%rd247];
setp.le.s64	%p91, %rd93, %rd92;
@%p91 bra BB28_117;

cvt.u64.u32	%rd625, %r24;
add.s64 %rd627, %rd162, %rd625;
ld.shared.u8 %rs82, [%rd627];
mov.u32 %r667, 1;
setp.ne.s16	%p92, %rs82, 0;
@%p92 bra BB28_118;

BB28_117:
add.s32 %r624, %r24, 4;
cvt.u64.u32	%rd628, %r624;
add.s64 %rd630, %rd162, %rd628;
ld.shared.u8 %rs83, [%rd630];
setp.eq.s16	%p93, %rs83, 0;
selp.u32	%r667, 1, 0, %p93;

BB28_118:
bfe.u32 %r438, %r13, 5, 1;
setp.ne.s32	%p94, %r667, %r438;
@%p94 bra BB28_120;

add.s32 %r627, %r24, 4;
mul.wide.u32 %rd931, %r627, 8;
mul.wide.u32 %rd930, %r24, 8;
cvt.u64.u32	%rd631, %r24;
st.shared.u64 [%rd247], %rd92;
cvt.u64.u32	%rd635, %r627;
st.shared.u64 [%rd245], %rd93;
add.s64 %rd639, %rd161, %rd930;
ld.shared.u64 %rd640, [%rd639];
add.s64 %rd641, %rd161, %rd931;
ld.shared.u64 %rd642, [%rd641];
st.shared.u64 [%rd639], %rd642;
st.shared.u64 [%rd641], %rd640;
add.s64 %rd644, %rd162, %rd631;
ld.shared.u8 %rs84, [%rd644];
add.s64 %rd645, %rd162, %rd635;
ld.shared.u8 %rs85, [%rd645];
st.shared.u8 [%rd644], %rs85;
st.shared.u8 [%rd645], %rs84;

BB28_120:
bar.sync 0;
ld.shared.u64 %rd94, [%rd198];
ld.shared.u64 %rd95, [%rd200];
setp.le.s64	%p95, %rd95, %rd94;
@%p95 bra BB28_122;

cvt.u64.u32	%rd651, %r18;
add.s64 %rd653, %rd162, %rd651;
ld.shared.u8 %rs86, [%rd653];
mov.u32 %r668, 1;
setp.ne.s16	%p96, %rs86, 0;
@%p96 bra BB28_123;

BB28_122:
add.s32 %r625, %r18, 2;
cvt.u64.u32	%rd654, %r625;
add.s64 %rd656, %rd162, %rd654;
ld.shared.u8 %rs87, [%rd656];
setp.eq.s16	%p97, %rs87, 0;
selp.u32	%r668, 1, 0, %p97;

BB28_123:
bfe.u32 %r460, %r13, 5, 1;
setp.ne.s32	%p98, %r668, %r460;
@%p98 bra BB28_125;

add.s32 %r626, %r18, 2;
mul.wide.u32 %rd929, %r626, 8;
mul.wide.u32 %rd928, %r18, 8;
cvt.u64.u32	%rd657, %r18;
st.shared.u64 [%rd200], %rd94;
cvt.u64.u32	%rd661, %r626;
st.shared.u64 [%rd198], %rd95;
add.s64 %rd665, %rd161, %rd928;
ld.shared.u64 %rd666, [%rd665];
add.s64 %rd667, %rd161, %rd929;
ld.shared.u64 %rd668, [%rd667];
st.shared.u64 [%rd665], %rd668;
st.shared.u64 [%rd667], %rd666;
add.s64 %rd670, %rd162, %rd657;
ld.shared.u8 %rs88, [%rd670];
add.s64 %rd671, %rd162, %rd661;
ld.shared.u8 %rs89, [%rd671];
st.shared.u8 [%rd670], %rs89;
st.shared.u8 [%rd671], %rs88;

BB28_125:
bar.sync 0;
ld.shared.u64 %rd96, [%rd178+8];
ld.shared.u64 %rd97, [%rd178];
setp.le.s64	%p99, %rd97, %rd96;
@%p99 bra BB28_127;

cvt.u64.u32	%rd675, %r87;
add.s64 %rd677, %rd162, %rd675;
ld.shared.u8 %rs90, [%rd677];
mov.u32 %r669, 1;
setp.ne.s16	%p100, %rs90, 0;
@%p100 bra BB28_128;

BB28_127:
cvt.u64.u32	%rd678, %r87;
add.s64 %rd680, %rd162, %rd678;
ld.shared.u8 %rs91, [%rd680+1];
setp.eq.s16	%p101, %rs91, 0;
selp.u32	%r669, 1, 0, %p101;

BB28_128:
bfe.u32 %r474, %r13, 5, 1;
setp.ne.s32	%p102, %r669, %r474;
@%p102 bra BB28_130;

mul.wide.u32 %rd927, %r87, 8;
cvt.u64.u32	%rd681, %r87;
st.shared.u64 [%rd178], %rd96;
st.shared.u64 [%rd178+8], %rd97;
add.s64 %rd686, %rd161, %rd927;
ld.shared.u64 %rd687, [%rd686];
ld.shared.u64 %rd688, [%rd686+8];
st.shared.u64 [%rd686], %rd688;
st.shared.u64 [%rd686+8], %rd687;
add.s64 %rd690, %rd162, %rd681;
ld.shared.u8 %rs92, [%rd690];
ld.shared.u8 %rs93, [%rd690+1];
st.shared.u8 [%rd690], %rs93;
st.shared.u8 [%rd690+1], %rs92;

BB28_130:
bar.sync 0;
mov.u64 %rd956, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r477, %r13, 63;
sub.s32 %r478, %r87, %r477;
add.s32 %r479, %r478, 64;
mul.wide.u32 %rd691, %r479, 8;
add.s64 %rd693, %rd956, %rd691;
mul.wide.u32 %rd694, %r478, 8;
add.s64 %rd695, %rd956, %rd694;
ld.shared.u64 %rd98, [%rd693];
ld.shared.u64 %rd99, [%rd695];
setp.le.s64	%p103, %rd99, %rd98;
@%p103 bra BB28_132;

cvt.u64.u32	%rd696, %r478;
add.s64 %rd698, %rd162, %rd696;
ld.shared.u8 %rs94, [%rd698];
setp.ne.s16	%p104, %rs94, 0;
@%p104 bra BB28_134;

BB28_132:
add.s32 %r631, %r478, 64;
cvt.u64.u32	%rd699, %r631;
add.s64 %rd701, %rd162, %rd699;
ld.shared.u8 %rs1, [%rd701];
setp.eq.s16	%p105, %rs1, 0;
@%p105 bra BB28_134;

mul.wide.u32 %rd942, %r478, 8;
mov.u64 %rd941, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd940, %rd941, %rd942;
add.s32 %r632, %r478, 64;
mul.wide.u32 %rd909, %r632, 8;
mul.wide.u32 %rd908, %r478, 8;
cvt.u64.u32	%rd702, %r478;
st.shared.u64 [%rd940], %rd98;
st.shared.u64 [%rd693], %rd99;
add.s64 %rd710, %rd161, %rd908;
ld.shared.u64 %rd711, [%rd710];
add.s64 %rd712, %rd161, %rd909;
ld.shared.u64 %rd713, [%rd712];
st.shared.u64 [%rd710], %rd713;
st.shared.u64 [%rd712], %rd711;
add.s64 %rd715, %rd162, %rd702;
ld.shared.u8 %rs95, [%rd715];
st.shared.u8 [%rd715], %rs1;
st.shared.u8 [%rd701], %rs95;

BB28_134:
bar.sync 0;
ld.shared.u64 %rd100, [%rd542];
ld.shared.u64 %rd101, [%rd544];
setp.le.s64	%p106, %rd101, %rd100;
@%p106 bra BB28_136;

cvt.u64.u32	%rd722, %r54;
add.s64 %rd724, %rd162, %rd722;
ld.shared.u8 %rs96, [%rd724];
setp.ne.s16	%p107, %rs96, 0;
@%p107 bra BB28_138;

BB28_136:
add.s32 %r603, %r54, 32;
cvt.u64.u32	%rd725, %r603;
add.s64 %rd727, %rd162, %rd725;
ld.shared.u8 %rs2, [%rd727];
setp.eq.s16	%p108, %rs2, 0;
@%p108 bra BB28_138;

add.s32 %r604, %r54, 32;
mul.wide.u32 %rd911, %r604, 8;
mul.wide.u32 %rd910, %r54, 8;
cvt.u64.u32	%rd728, %r54;
st.shared.u64 [%rd544], %rd100;
st.shared.u64 [%rd542], %rd101;
add.s64 %rd736, %rd161, %rd910;
ld.shared.u64 %rd737, [%rd736];
add.s64 %rd738, %rd161, %rd911;
ld.shared.u64 %rd739, [%rd738];
st.shared.u64 [%rd736], %rd739;
st.shared.u64 [%rd738], %rd737;
add.s64 %rd741, %rd162, %rd728;
ld.shared.u8 %rs97, [%rd741];
st.shared.u8 [%rd741], %rs2;
st.shared.u8 [%rd727], %rs97;

BB28_138:
bar.sync 0;
ld.shared.u64 %rd102, [%rd417];
ld.shared.u64 %rd103, [%rd419];
setp.le.s64	%p109, %rd103, %rd102;
@%p109 bra BB28_140;

cvt.u64.u32	%rd748, %r42;
add.s64 %rd750, %rd162, %rd748;
ld.shared.u8 %rs98, [%rd750];
setp.ne.s16	%p110, %rs98, 0;
@%p110 bra BB28_142;

BB28_140:
add.s32 %r605, %r42, 16;
cvt.u64.u32	%rd751, %r605;
add.s64 %rd753, %rd162, %rd751;
ld.shared.u8 %rs3, [%rd753];
setp.eq.s16	%p111, %rs3, 0;
@%p111 bra BB28_142;

add.s32 %r606, %r42, 16;
mul.wide.u32 %rd913, %r606, 8;
mul.wide.u32 %rd912, %r42, 8;
cvt.u64.u32	%rd754, %r42;
st.shared.u64 [%rd419], %rd102;
st.shared.u64 [%rd417], %rd103;
add.s64 %rd762, %rd161, %rd912;
ld.shared.u64 %rd763, [%rd762];
add.s64 %rd764, %rd161, %rd913;
ld.shared.u64 %rd765, [%rd764];
st.shared.u64 [%rd762], %rd765;
st.shared.u64 [%rd764], %rd763;
add.s64 %rd767, %rd162, %rd754;
ld.shared.u8 %rs99, [%rd767];
st.shared.u8 [%rd767], %rs3;
st.shared.u8 [%rd753], %rs99;

BB28_142:
bar.sync 0;
ld.shared.u64 %rd104, [%rd318];
ld.shared.u64 %rd105, [%rd320];
setp.le.s64	%p112, %rd105, %rd104;
@%p112 bra BB28_144;

cvt.u64.u32	%rd774, %r32;
add.s64 %rd776, %rd162, %rd774;
ld.shared.u8 %rs100, [%rd776];
setp.ne.s16	%p113, %rs100, 0;
@%p113 bra BB28_146;

BB28_144:
add.s32 %r607, %r32, 8;
cvt.u64.u32	%rd777, %r607;
add.s64 %rd779, %rd162, %rd777;
ld.shared.u8 %rs4, [%rd779];
setp.eq.s16	%p114, %rs4, 0;
@%p114 bra BB28_146;

add.s32 %r608, %r32, 8;
mul.wide.u32 %rd915, %r608, 8;
mul.wide.u32 %rd914, %r32, 8;
cvt.u64.u32	%rd780, %r32;
st.shared.u64 [%rd320], %rd104;
st.shared.u64 [%rd318], %rd105;
add.s64 %rd788, %rd161, %rd914;
ld.shared.u64 %rd789, [%rd788];
add.s64 %rd790, %rd161, %rd915;
ld.shared.u64 %rd791, [%rd790];
st.shared.u64 [%rd788], %rd791;
st.shared.u64 [%rd790], %rd789;
add.s64 %rd793, %rd162, %rd780;
ld.shared.u8 %rs101, [%rd793];
st.shared.u8 [%rd793], %rs4;
st.shared.u8 [%rd779], %rs101;

BB28_146:
bar.sync 0;
ld.shared.u64 %rd106, [%rd245];
ld.shared.u64 %rd107, [%rd247];
setp.le.s64	%p115, %rd107, %rd106;
@%p115 bra BB28_148;

cvt.u64.u32	%rd800, %r24;
add.s64 %rd802, %rd162, %rd800;
ld.shared.u8 %rs102, [%rd802];
setp.ne.s16	%p116, %rs102, 0;
@%p116 bra BB28_150;

BB28_148:
add.s32 %r609, %r24, 4;
cvt.u64.u32	%rd803, %r609;
add.s64 %rd805, %rd162, %rd803;
ld.shared.u8 %rs5, [%rd805];
setp.eq.s16	%p117, %rs5, 0;
@%p117 bra BB28_150;

add.s32 %r610, %r24, 4;
mul.wide.u32 %rd917, %r610, 8;
mul.wide.u32 %rd916, %r24, 8;
cvt.u64.u32	%rd806, %r24;
st.shared.u64 [%rd247], %rd106;
st.shared.u64 [%rd245], %rd107;
add.s64 %rd814, %rd161, %rd916;
ld.shared.u64 %rd815, [%rd814];
add.s64 %rd816, %rd161, %rd917;
ld.shared.u64 %rd817, [%rd816];
st.shared.u64 [%rd814], %rd817;
st.shared.u64 [%rd816], %rd815;
add.s64 %rd819, %rd162, %rd806;
ld.shared.u8 %rs103, [%rd819];
st.shared.u8 [%rd819], %rs5;
st.shared.u8 [%rd805], %rs103;

BB28_150:
bar.sync 0;
ld.shared.u64 %rd108, [%rd198];
ld.shared.u64 %rd109, [%rd200];
setp.le.s64	%p118, %rd109, %rd108;
@%p118 bra BB28_152;

cvt.u64.u32	%rd826, %r18;
add.s64 %rd828, %rd162, %rd826;
ld.shared.u8 %rs104, [%rd828];
setp.ne.s16	%p119, %rs104, 0;
@%p119 bra BB28_154;

BB28_152:
add.s32 %r611, %r18, 2;
cvt.u64.u32	%rd829, %r611;
add.s64 %rd831, %rd162, %rd829;
ld.shared.u8 %rs6, [%rd831];
setp.eq.s16	%p120, %rs6, 0;
@%p120 bra BB28_154;

add.s32 %r612, %r18, 2;
mul.wide.u32 %rd919, %r612, 8;
mul.wide.u32 %rd918, %r18, 8;
cvt.u64.u32	%rd832, %r18;
st.shared.u64 [%rd200], %rd108;
st.shared.u64 [%rd198], %rd109;
add.s64 %rd840, %rd161, %rd918;
ld.shared.u64 %rd841, [%rd840];
add.s64 %rd842, %rd161, %rd919;
ld.shared.u64 %rd843, [%rd842];
st.shared.u64 [%rd840], %rd843;
st.shared.u64 [%rd842], %rd841;
add.s64 %rd845, %rd162, %rd832;
ld.shared.u8 %rs105, [%rd845];
st.shared.u8 [%rd845], %rs6;
st.shared.u8 [%rd831], %rs105;

BB28_154:
bar.sync 0;
ld.shared.u64 %rd110, [%rd178+8];
ld.shared.u64 %rd111, [%rd178];
setp.le.s64	%p121, %rd111, %rd110;
@%p121 bra BB28_156;

cvt.u64.u32	%rd850, %r87;
add.s64 %rd852, %rd162, %rd850;
ld.shared.u8 %rs106, [%rd852];
setp.ne.s16	%p122, %rs106, 0;
@%p122 bra BB28_158;

BB28_156:
cvt.u64.u32	%rd853, %r87;
add.s64 %rd855, %rd162, %rd853;
ld.shared.u8 %rs7, [%rd855+1];
setp.eq.s16	%p123, %rs7, 0;
@%p123 bra BB28_158;

mov.u32 %r614, %tid.x;
shl.b32 %r613, %r614, 1;
mul.wide.u32 %rd920, %r613, 8;
st.shared.u64 [%rd178], %rd110;
st.shared.u64 [%rd178+8], %rd111;
add.s64 %rd861, %rd161, %rd920;
ld.shared.u64 %rd862, [%rd861];
ld.shared.u64 %rd863, [%rd861+8];
st.shared.u64 [%rd861], %rd863;
st.shared.u64 [%rd861+8], %rd862;
ld.shared.u8 %rs107, [%rd855];
st.shared.u8 [%rd855], %rs7;
st.shared.u8 [%rd855+1], %rs107;

BB28_158:
mov.u32 %r615, %tid.x;
ld.param.u64 %rd922, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
cvt.s64.s32	%rd921, %r615;
setp.lt.u64	%p125, %rd921, %rd922;
bar.sync 0;
@!%p125 bra BB28_160;
bra.uni BB28_159;

BB28_159:
mov.u64 %rd939, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
mov.u32 %r620, %tid.x;
cvt.s64.s32	%rd926, %r620;
mul.wide.s32 %rd868, %r620, 8;
add.s64 %rd870, %rd939, %rd868;
ld.shared.u64 %rd871, [%rd870];
ld.local.u64 %rd872, [%rd2];
cvta.to.global.u64 %rd873, %rd872;
mul.lo.s64 %rd874, %rd926, %rd114;
add.s64 %rd875, %rd874, %rd25;
shl.b64 %rd876, %rd875, 3;
add.s64 %rd877, %rd873, %rd876;
st.global.u64 [%rd877], %rd871;
add.s64 %rd879, %rd161, %rd868;
ld.shared.u64 %rd880, [%rd879];
ld.local.u64 %rd881, [%rd3];
cvta.to.global.u64 %rd882, %rd881;
mul.lo.s64 %rd883, %rd926, %rd115;
add.s64 %rd884, %rd883, %rd42;
shl.b64 %rd885, %rd884, 3;
add.s64 %rd886, %rd882, %rd885;
st.global.u64 [%rd886], %rd880;

BB28_160:
mov.u32 %r617, %tid.x;
add.s32 %r616, %r617, 64;
ld.param.u64 %rd924, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
cvt.s64.s32	%rd923, %r616;
setp.ge.u64	%p126, %rd923, %rd924;
@%p126 bra BB28_162;

mov.u64 %rd938, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
mov.u32 %r619, %tid.x;
add.s32 %r618, %r619, 64;
cvt.s64.s32	%rd925, %r618;
mul.wide.s32 %rd888, %r619, 8;
add.s64 %rd890, %rd938, %rd888;
ld.shared.u64 %rd891, [%rd890+512];
ld.local.u64 %rd892, [%rd2];
cvta.to.global.u64 %rd893, %rd892;
mul.lo.s64 %rd895, %rd925, %rd114;
add.s64 %rd896, %rd895, %rd25;
shl.b64 %rd897, %rd896, 3;
add.s64 %rd898, %rd893, %rd897;
st.global.u64 [%rd898], %rd891;
add.s64 %rd900, %rd161, %rd888;
ld.shared.u64 %rd901, [%rd900+512];
ld.local.u64 %rd902, [%rd3];
cvta.to.global.u64 %rd903, %rd902;
mul.lo.s64 %rd904, %rd925, %rd115;
add.s64 %rd905, %rd904, %rd42;
shl.b64 %rd906, %rd905, 3;
add.s64 %rd907, %rd903, %rd906;
st.global.u64 [%rd907], %rd901;

BB28_162:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[416],
.param .u64 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u64 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u64 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[416],
.param .u64 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot29[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<127>;
.reg .b16 %rs<108>;
.reg .b32 %r<670>;
.reg .b64 %rd<990>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[1024];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[1024];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[128];

mov.u64 %rd989, __local_depot29;
cvta.local.u64 %SP, %rd989;
ld.param.u64 %rd112, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u64 %rd113, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u64 %rd114, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u64 %rd115, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd116, %SP, 0;
cvta.to.local.u64 %rd2, %rd116;
add.u64 %rd117, %SP, 416;
cvta.to.local.u64 %rd3, %rd117;
mov.u32 %r645, 0;
mov.pred %p4, 0;
@%p4 bra BB29_2;

BB29_1:
mul.wide.s32 %rd118, %r645, 8;
add.s64 %rd119, %rd4, %rd118;
ld.param.u64 %rd120, [%rd119];
add.s64 %rd121, %rd2, %rd118;
st.local.u64 [%rd121], %rd120;
add.s32 %r645, %r645, 1;
setp.lt.u32	%p5, %r645, 52;
@%p5 bra BB29_1;

BB29_2:
mov.u32 %r646, 0;
@%p4 bra BB29_4;

BB29_3:
mul.wide.s32 %rd122, %r646, 8;
add.s64 %rd123, %rd1, %rd122;
ld.param.u64 %rd124, [%rd123];
add.s64 %rd125, %rd3, %rd122;
st.local.u64 [%rd125], %rd124;
add.s32 %r646, %r646, 1;
setp.lt.u32	%p7, %r646, 52;
@%p7 bra BB29_3;

BB29_4:
mov.u32 %r71, %nctaid.y;
mov.u32 %r72, %ctaid.z;
mov.u32 %r73, %ctaid.y;
mad.lo.s32 %r74, %r71, %r72, %r73;
mov.u32 %r75, %nctaid.x;
mov.u32 %r76, %ctaid.x;
mad.lo.s32 %r77, %r74, %r75, %r76;
cvt.u64.u32	%rd8, %r77;
setp.ge.u64	%p8, %rd8, %rd112;
@%p8 bra BB29_162;

ld.local.u32 %r5, [%rd2+408];
add.s32 %r647, %r5, -1;
mov.u64 %rd126, 0;
setp.lt.s32	%p9, %r647, 1;
mov.u64 %rd971, %rd8;
mov.u64 %rd987, %rd126;
@%p9 bra BB29_11;

mul.wide.s32 %rd128, %r5, 8;
add.s64 %rd957, %rd2, %rd128;
mov.u64 %rd988, 0;
mov.u64 %rd972, %rd8;

BB29_7:
ld.local.u64 %rd14, [%rd957];
or.b64 %rd129, %rd972, %rd14;
and.b64 %rd130, %rd129, -4294967296;
setp.eq.s64	%p10, %rd130, 0;
@%p10 bra BB29_9;
bra.uni BB29_8;

BB29_9:
cvt.u32.u64	%r78, %rd14;
cvt.u32.u64	%r79, %rd972;
div.u32 %r80, %r79, %r78;
rem.u32 %r81, %r79, %r78;
cvt.u64.u32	%rd973, %r80;
cvt.u64.u32	%rd958, %r81;
bra.uni BB29_10;

BB29_8:
div.u64 %rd973, %rd972, %rd14;
rem.u64 %rd958, %rd972, %rd14;

BB29_10:
mov.u64 %rd972, %rd973;
ld.local.u64 %rd131, [%rd957+200];
mul.lo.s64 %rd132, %rd131, %rd958;
add.s64 %rd988, %rd132, %rd988;
add.s64 %rd957, %rd957, -8;
add.s32 %r647, %r647, -1;
setp.gt.s32	%p11, %r647, 0;
mov.u64 %rd965, %rd972;
mov.u64 %rd971, %rd965;
mov.u64 %rd974, %rd988;
mov.u64 %rd987, %rd974;
@%p11 bra BB29_7;

BB29_11:
mov.u64 %rd24, %rd987;
mov.u64 %rd23, %rd971;
ld.local.u64 %rd134, [%rd2+208];
mul.lo.s64 %rd135, %rd134, %rd23;
add.s64 %rd25, %rd135, %rd24;
ld.local.u32 %r9, [%rd3+408];
add.s32 %r648, %r9, -1;
setp.lt.s32	%p12, %r648, 1;
mov.u64 %rd968, %rd8;
mov.u64 %rd985, %rd126;
@%p12 bra BB29_17;

mul.wide.s32 %rd137, %r9, 8;
add.s64 %rd959, %rd3, %rd137;
mov.u64 %rd986, 0;
mov.u64 %rd969, %rd8;

BB29_13:
ld.local.u64 %rd31, [%rd959];
or.b64 %rd138, %rd969, %rd31;
and.b64 %rd139, %rd138, -4294967296;
setp.eq.s64	%p13, %rd139, 0;
@%p13 bra BB29_15;
bra.uni BB29_14;

BB29_15:
cvt.u32.u64	%r82, %rd31;
cvt.u32.u64	%r83, %rd969;
div.u32 %r84, %r83, %r82;
rem.u32 %r85, %r83, %r82;
cvt.u64.u32	%rd970, %r84;
cvt.u64.u32	%rd960, %r85;
bra.uni BB29_16;

BB29_14:
div.u64 %rd970, %rd969, %rd31;
rem.u64 %rd960, %rd969, %rd31;

BB29_16:
mov.u64 %rd969, %rd970;
ld.local.u64 %rd140, [%rd959+200];
mul.lo.s64 %rd141, %rd140, %rd960;
add.s64 %rd986, %rd141, %rd986;
add.s64 %rd959, %rd959, -8;
add.s32 %r648, %r648, -1;
setp.gt.s32	%p14, %r648, 0;
mov.u64 %rd968, %rd969;
mov.u64 %rd985, %rd986;
@%p14 bra BB29_13;

BB29_17:
ld.local.u64 %rd143, [%rd3+208];
mul.lo.s64 %rd144, %rd143, %rd968;
add.s64 %rd42, %rd144, %rd985;
mov.u32 %r13, %tid.x;
cvt.s64.s32	%rd43, %r13;
setp.lt.u64	%p1, %rd43, %rd113;
setp.ge.u64	%p15, %rd43, %rd113;
mov.u64 %rd984, %rd126;
@%p15 bra BB29_19;

ld.local.u64 %rd145, [%rd2];
cvta.to.global.u64 %rd146, %rd145;
mul.lo.s64 %rd147, %rd43, %rd114;
add.s64 %rd148, %rd147, %rd25;
shl.b64 %rd149, %rd148, 3;
add.s64 %rd150, %rd146, %rd149;
ld.global.u64 %rd984, [%rd150];

BB29_19:
mov.u64 %rd983, %rd126;
@%p15 bra BB29_21;

ld.local.u64 %rd152, [%rd3];
cvta.to.global.u64 %rd153, %rd152;
mul.lo.s64 %rd154, %rd43, %rd115;
add.s64 %rd155, %rd154, %rd42;
shl.b64 %rd156, %rd155, 3;
add.s64 %rd157, %rd153, %rd156;
ld.global.u64 %rd983, [%rd157];

BB29_21:
add.s32 %r86, %r13, 64;
selp.u16	%rs8, 1, 0, %p1;
shl.b64 %rd159, %rd43, 3;
mov.u64 %rd160, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd48, %rd160, %rd159;
st.shared.u64 [%rd48], %rd984;
mov.u64 %rd161, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd49, %rd161, %rd159;
st.shared.u64 [%rd49], %rd983;
mov.u64 %rd162, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd50, %rd162, %rd43;
st.shared.u8 [%rd50], %rs8;
cvt.s64.s32	%rd51, %r86;
setp.lt.u64	%p2, %rd51, %rd113;
setp.ge.u64	%p17, %rd51, %rd113;
mov.u64 %rd982, %rd126;
@%p17 bra BB29_23;

ld.local.u64 %rd163, [%rd2];
cvta.to.global.u64 %rd164, %rd163;
mul.lo.s64 %rd165, %rd51, %rd114;
add.s64 %rd166, %rd165, %rd25;
shl.b64 %rd167, %rd166, 3;
add.s64 %rd168, %rd164, %rd167;
ld.global.u64 %rd982, [%rd168];

BB29_23:
mov.u64 %rd981, %rd126;
@%p17 bra BB29_25;

ld.local.u64 %rd170, [%rd3];
cvta.to.global.u64 %rd171, %rd170;
mul.lo.s64 %rd172, %rd51, %rd115;
add.s64 %rd173, %rd172, %rd42;
shl.b64 %rd174, %rd173, 3;
add.s64 %rd175, %rd171, %rd174;
ld.global.u64 %rd981, [%rd175];

BB29_25:
selp.u16	%rs9, 1, 0, %p2;
st.shared.u64 [%rd48+512], %rd982;
st.shared.u64 [%rd49+512], %rd981;
st.shared.u8 [%rd50+64], %rs9;
bar.sync 0;
shl.b32 %r87, %r13, 1;
mul.wide.u32 %rd176, %r87, 8;
add.s64 %rd178, %rd160, %rd176;
ld.shared.u64 %rd56, [%rd178+8];
ld.shared.u64 %rd57, [%rd178];
setp.ge.s64	%p19, %rd57, %rd56;
@%p19 bra BB29_27;

cvt.u64.u32	%rd179, %r87;
add.s64 %rd181, %rd162, %rd179;
ld.shared.u8 %rs10, [%rd181];
mov.u32 %r649, 1;
setp.ne.s16	%p20, %rs10, 0;
@%p20 bra BB29_28;

BB29_27:
cvt.u64.u32	%rd182, %r87;
add.s64 %rd184, %rd162, %rd182;
ld.shared.u8 %rs11, [%rd184+1];
setp.eq.s16	%p21, %rs11, 0;
selp.u32	%r649, 1, 0, %p21;

BB29_28:
and.b32 %r93, %r13, 1;
setp.ne.s32	%p22, %r649, %r93;
@%p22 bra BB29_30;

add.s64 %rd187, %rd161, %rd176;
cvt.u64.u32	%rd188, %r87;
st.shared.u64 [%rd178], %rd56;
st.shared.u64 [%rd178+8], %rd57;
ld.shared.u64 %rd192, [%rd187];
ld.shared.u64 %rd193, [%rd187+8];
st.shared.u64 [%rd187], %rd193;
st.shared.u64 [%rd187+8], %rd192;
add.s64 %rd195, %rd162, %rd188;
ld.shared.u8 %rs12, [%rd195];
ld.shared.u8 %rs13, [%rd195+1];
st.shared.u8 [%rd195], %rs13;
st.shared.u8 [%rd195+1], %rs12;

BB29_30:
bar.sync 0;
sub.s32 %r18, %r87, %r93;
add.s32 %r99, %r18, 2;
mul.wide.u32 %rd196, %r99, 8;
add.s64 %rd198, %rd160, %rd196;
mul.wide.u32 %rd199, %r18, 8;
add.s64 %rd200, %rd160, %rd199;
ld.shared.u64 %rd58, [%rd198];
ld.shared.u64 %rd59, [%rd200];
setp.ge.s64	%p23, %rd59, %rd58;
@%p23 bra BB29_32;

cvt.u64.u32	%rd201, %r18;
add.s64 %rd203, %rd162, %rd201;
ld.shared.u8 %rs14, [%rd203];
mov.u32 %r650, 1;
setp.ne.s16	%p24, %rs14, 0;
@%p24 bra BB29_33;

BB29_32:
cvt.u64.u32	%rd204, %r99;
add.s64 %rd206, %rd162, %rd204;
ld.shared.u8 %rs15, [%rd206];
setp.eq.s16	%p25, %rs15, 0;
selp.u32	%r650, 1, 0, %p25;

BB29_33:
bfe.u32 %r111, %r13, 1, 1;
setp.ne.s32	%p26, %r650, %r111;
@%p26 bra BB29_35;

add.s64 %rd209, %rd161, %rd199;
add.s64 %rd211, %rd161, %rd196;
cvt.u64.u32	%rd212, %r18;
st.shared.u64 [%rd200], %rd58;
cvt.u64.u32	%rd216, %r99;
st.shared.u64 [%rd198], %rd59;
ld.shared.u64 %rd219, [%rd209];
ld.shared.u64 %rd220, [%rd211];
st.shared.u64 [%rd209], %rd220;
st.shared.u64 [%rd211], %rd219;
add.s64 %rd222, %rd162, %rd212;
ld.shared.u8 %rs16, [%rd222];
add.s64 %rd223, %rd162, %rd216;
ld.shared.u8 %rs17, [%rd223];
st.shared.u8 [%rd222], %rs17;
st.shared.u8 [%rd223], %rs16;

BB29_35:
bar.sync 0;
ld.shared.u64 %rd60, [%rd178+8];
ld.shared.u64 %rd61, [%rd178];
setp.ge.s64	%p27, %rd61, %rd60;
@%p27 bra BB29_37;

cvt.u64.u32	%rd227, %r87;
add.s64 %rd229, %rd162, %rd227;
ld.shared.u8 %rs18, [%rd229];
mov.u32 %r651, 1;
setp.ne.s16	%p28, %rs18, 0;
@%p28 bra BB29_38;

BB29_37:
cvt.u64.u32	%rd230, %r87;
add.s64 %rd232, %rd162, %rd230;
ld.shared.u8 %rs19, [%rd232+1];
setp.eq.s16	%p29, %rs19, 0;
selp.u32	%r651, 1, 0, %p29;

BB29_38:
bfe.u32 %r126, %r13, 1, 1;
setp.ne.s32	%p30, %r651, %r126;
@%p30 bra BB29_40;

cvt.u64.u32	%rd233, %r87;
st.shared.u64 [%rd178], %rd60;
st.shared.u64 [%rd178+8], %rd61;
add.s64 %rd238, %rd161, %rd176;
ld.shared.u64 %rd239, [%rd238];
ld.shared.u64 %rd240, [%rd238+8];
st.shared.u64 [%rd238], %rd240;
st.shared.u64 [%rd238+8], %rd239;
add.s64 %rd242, %rd162, %rd233;
ld.shared.u8 %rs20, [%rd242];
ld.shared.u8 %rs21, [%rd242+1];
st.shared.u8 [%rd242], %rs21;
st.shared.u8 [%rd242+1], %rs20;

BB29_40:
bar.sync 0;
and.b32 %r129, %r13, 3;
sub.s32 %r24, %r87, %r129;
add.s32 %r131, %r24, 4;
mul.wide.u32 %rd243, %r131, 8;
add.s64 %rd245, %rd160, %rd243;
mul.wide.u32 %rd246, %r24, 8;
add.s64 %rd247, %rd160, %rd246;
ld.shared.u64 %rd62, [%rd245];
ld.shared.u64 %rd63, [%rd247];
setp.ge.s64	%p31, %rd63, %rd62;
@%p31 bra BB29_42;

cvt.u64.u32	%rd248, %r24;
add.s64 %rd250, %rd162, %rd248;
ld.shared.u8 %rs22, [%rd250];
mov.u32 %r652, 1;
setp.ne.s16	%p32, %rs22, 0;
@%p32 bra BB29_43;

BB29_42:
cvt.u64.u32	%rd251, %r131;
add.s64 %rd253, %rd162, %rd251;
ld.shared.u8 %rs23, [%rd253];
setp.eq.s16	%p33, %rs23, 0;
selp.u32	%r652, 1, 0, %p33;

BB29_43:
bfe.u32 %r143, %r13, 2, 1;
setp.ne.s32	%p34, %r652, %r143;
@%p34 bra BB29_45;

add.s64 %rd256, %rd161, %rd246;
add.s64 %rd258, %rd161, %rd243;
cvt.u64.u32	%rd259, %r24;
st.shared.u64 [%rd247], %rd62;
cvt.u64.u32	%rd263, %r131;
st.shared.u64 [%rd245], %rd63;
ld.shared.u64 %rd266, [%rd256];
ld.shared.u64 %rd267, [%rd258];
st.shared.u64 [%rd256], %rd267;
st.shared.u64 [%rd258], %rd266;
add.s64 %rd269, %rd162, %rd259;
ld.shared.u8 %rs24, [%rd269];
add.s64 %rd270, %rd162, %rd263;
ld.shared.u8 %rs25, [%rd270];
st.shared.u8 [%rd269], %rs25;
st.shared.u8 [%rd270], %rs24;

BB29_45:
bar.sync 0;
ld.shared.u64 %rd64, [%rd198];
ld.shared.u64 %rd65, [%rd200];
setp.ge.s64	%p35, %rd65, %rd64;
@%p35 bra BB29_47;

cvt.u64.u32	%rd276, %r18;
add.s64 %rd278, %rd162, %rd276;
ld.shared.u8 %rs26, [%rd278];
mov.u32 %r653, 1;
setp.ne.s16	%p36, %rs26, 0;
@%p36 bra BB29_48;

BB29_47:
cvt.u64.u32	%rd279, %r99;
add.s64 %rd281, %rd162, %rd279;
ld.shared.u8 %rs27, [%rd281];
setp.eq.s16	%p37, %rs27, 0;
selp.u32	%r653, 1, 0, %p37;

BB29_48:
bfe.u32 %r166, %r13, 2, 1;
setp.ne.s32	%p38, %r653, %r166;
@%p38 bra BB29_50;

cvt.u64.u32	%rd282, %r18;
st.shared.u64 [%rd200], %rd64;
cvt.u64.u32	%rd286, %r99;
st.shared.u64 [%rd198], %rd65;
add.s64 %rd290, %rd161, %rd199;
ld.shared.u64 %rd291, [%rd290];
add.s64 %rd292, %rd161, %rd196;
ld.shared.u64 %rd293, [%rd292];
st.shared.u64 [%rd290], %rd293;
st.shared.u64 [%rd292], %rd291;
add.s64 %rd295, %rd162, %rd282;
ld.shared.u8 %rs28, [%rd295];
add.s64 %rd296, %rd162, %rd286;
ld.shared.u8 %rs29, [%rd296];
st.shared.u8 [%rd295], %rs29;
st.shared.u8 [%rd296], %rs28;

BB29_50:
bar.sync 0;
ld.shared.u64 %rd66, [%rd178+8];
ld.shared.u64 %rd67, [%rd178];
setp.ge.s64	%p39, %rd67, %rd66;
@%p39 bra BB29_52;

cvt.u64.u32	%rd300, %r87;
add.s64 %rd302, %rd162, %rd300;
ld.shared.u8 %rs30, [%rd302];
mov.u32 %r654, 1;
setp.ne.s16	%p40, %rs30, 0;
@%p40 bra BB29_53;

BB29_52:
cvt.u64.u32	%rd303, %r87;
add.s64 %rd305, %rd162, %rd303;
ld.shared.u8 %rs31, [%rd305+1];
setp.eq.s16	%p41, %rs31, 0;
selp.u32	%r654, 1, 0, %p41;

BB29_53:
bfe.u32 %r180, %r13, 2, 1;
setp.ne.s32	%p42, %r654, %r180;
@%p42 bra BB29_55;

cvt.u64.u32	%rd306, %r87;
st.shared.u64 [%rd178], %rd66;
st.shared.u64 [%rd178+8], %rd67;
add.s64 %rd311, %rd161, %rd176;
ld.shared.u64 %rd312, [%rd311];
ld.shared.u64 %rd313, [%rd311+8];
st.shared.u64 [%rd311], %rd313;
st.shared.u64 [%rd311+8], %rd312;
add.s64 %rd315, %rd162, %rd306;
ld.shared.u8 %rs32, [%rd315];
ld.shared.u8 %rs33, [%rd315+1];
st.shared.u8 [%rd315], %rs33;
st.shared.u8 [%rd315+1], %rs32;

BB29_55:
bar.sync 0;
and.b32 %r183, %r13, 7;
sub.s32 %r32, %r87, %r183;
add.s32 %r185, %r32, 8;
mul.wide.u32 %rd316, %r185, 8;
add.s64 %rd318, %rd160, %rd316;
mul.wide.u32 %rd319, %r32, 8;
add.s64 %rd320, %rd160, %rd319;
ld.shared.u64 %rd68, [%rd318];
ld.shared.u64 %rd69, [%rd320];
setp.ge.s64	%p43, %rd69, %rd68;
@%p43 bra BB29_57;

cvt.u64.u32	%rd321, %r32;
add.s64 %rd323, %rd162, %rd321;
ld.shared.u8 %rs34, [%rd323];
mov.u32 %r655, 1;
setp.ne.s16	%p44, %rs34, 0;
@%p44 bra BB29_58;

BB29_57:
cvt.u64.u32	%rd324, %r185;
add.s64 %rd326, %rd162, %rd324;
ld.shared.u8 %rs35, [%rd326];
setp.eq.s16	%p45, %rs35, 0;
selp.u32	%r655, 1, 0, %p45;

BB29_58:
bfe.u32 %r197, %r13, 3, 1;
setp.ne.s32	%p46, %r655, %r197;
@%p46 bra BB29_60;

mul.wide.u32 %rd954, %r32, 8;
add.s64 %rd329, %rd161, %rd954;
add.s64 %rd331, %rd161, %rd316;
cvt.u64.u32	%rd332, %r32;
st.shared.u64 [%rd320], %rd68;
cvt.u64.u32	%rd336, %r185;
st.shared.u64 [%rd318], %rd69;
ld.shared.u64 %rd339, [%rd329];
ld.shared.u64 %rd340, [%rd331];
st.shared.u64 [%rd329], %rd340;
st.shared.u64 [%rd331], %rd339;
add.s64 %rd342, %rd162, %rd332;
ld.shared.u8 %rs36, [%rd342];
add.s64 %rd343, %rd162, %rd336;
ld.shared.u8 %rs37, [%rd343];
st.shared.u8 [%rd342], %rs37;
st.shared.u8 [%rd343], %rs36;

BB29_60:
bar.sync 0;
ld.shared.u64 %rd70, [%rd245];
ld.shared.u64 %rd71, [%rd247];
setp.ge.s64	%p47, %rd71, %rd70;
@%p47 bra BB29_62;

cvt.u64.u32	%rd349, %r24;
add.s64 %rd351, %rd162, %rd349;
ld.shared.u8 %rs38, [%rd351];
mov.u32 %r656, 1;
setp.ne.s16	%p48, %rs38, 0;
@%p48 bra BB29_63;

BB29_62:
add.s32 %r641, %r24, 4;
cvt.u64.u32	%rd352, %r641;
add.s64 %rd354, %rd162, %rd352;
ld.shared.u8 %rs39, [%rd354];
setp.eq.s16	%p49, %rs39, 0;
selp.u32	%r656, 1, 0, %p49;

BB29_63:
bfe.u32 %r220, %r13, 3, 1;
setp.ne.s32	%p50, %r656, %r220;
@%p50 bra BB29_65;

mul.wide.u32 %rd953, %r24, 8;
add.s32 %r644, %r24, 4;
cvt.u64.u32	%rd355, %r24;
st.shared.u64 [%rd247], %rd70;
cvt.u64.u32	%rd359, %r644;
st.shared.u64 [%rd245], %rd71;
add.s64 %rd363, %rd161, %rd953;
ld.shared.u64 %rd364, [%rd363];
add.s64 %rd365, %rd161, %rd243;
ld.shared.u64 %rd366, [%rd365];
st.shared.u64 [%rd363], %rd366;
st.shared.u64 [%rd365], %rd364;
add.s64 %rd368, %rd162, %rd355;
ld.shared.u8 %rs40, [%rd368];
add.s64 %rd369, %rd162, %rd359;
ld.shared.u8 %rs41, [%rd369];
st.shared.u8 [%rd368], %rs41;
st.shared.u8 [%rd369], %rs40;

BB29_65:
bar.sync 0;
ld.shared.u64 %rd72, [%rd198];
ld.shared.u64 %rd73, [%rd200];
setp.ge.s64	%p51, %rd73, %rd72;
@%p51 bra BB29_67;

cvt.u64.u32	%rd375, %r18;
add.s64 %rd377, %rd162, %rd375;
ld.shared.u8 %rs42, [%rd377];
mov.u32 %r657, 1;
setp.ne.s16	%p52, %rs42, 0;
@%p52 bra BB29_68;

BB29_67:
add.s32 %r642, %r18, 2;
cvt.u64.u32	%rd378, %r642;
add.s64 %rd380, %rd162, %rd378;
ld.shared.u8 %rs43, [%rd380];
setp.eq.s16	%p53, %rs43, 0;
selp.u32	%r657, 1, 0, %p53;

BB29_68:
bfe.u32 %r242, %r13, 3, 1;
setp.ne.s32	%p54, %r657, %r242;
@%p54 bra BB29_70;

mul.wide.u32 %rd952, %r18, 8;
add.s32 %r643, %r18, 2;
cvt.u64.u32	%rd381, %r18;
st.shared.u64 [%rd200], %rd72;
cvt.u64.u32	%rd385, %r643;
st.shared.u64 [%rd198], %rd73;
add.s64 %rd389, %rd161, %rd952;
ld.shared.u64 %rd390, [%rd389];
add.s64 %rd391, %rd161, %rd196;
ld.shared.u64 %rd392, [%rd391];
st.shared.u64 [%rd389], %rd392;
st.shared.u64 [%rd391], %rd390;
add.s64 %rd394, %rd162, %rd381;
ld.shared.u8 %rs44, [%rd394];
add.s64 %rd395, %rd162, %rd385;
ld.shared.u8 %rs45, [%rd395];
st.shared.u8 [%rd394], %rs45;
st.shared.u8 [%rd395], %rs44;

BB29_70:
bar.sync 0;
ld.shared.u64 %rd74, [%rd178+8];
ld.shared.u64 %rd75, [%rd178];
setp.ge.s64	%p55, %rd75, %rd74;
@%p55 bra BB29_72;

cvt.u64.u32	%rd399, %r87;
add.s64 %rd401, %rd162, %rd399;
ld.shared.u8 %rs46, [%rd401];
mov.u32 %r658, 1;
setp.ne.s16	%p56, %rs46, 0;
@%p56 bra BB29_73;

BB29_72:
cvt.u64.u32	%rd402, %r87;
add.s64 %rd404, %rd162, %rd402;
ld.shared.u8 %rs47, [%rd404+1];
setp.eq.s16	%p57, %rs47, 0;
selp.u32	%r658, 1, 0, %p57;

BB29_73:
bfe.u32 %r256, %r13, 3, 1;
setp.ne.s32	%p58, %r658, %r256;
@%p58 bra BB29_75;

mul.wide.u32 %rd951, %r87, 8;
cvt.u64.u32	%rd405, %r87;
st.shared.u64 [%rd178], %rd74;
st.shared.u64 [%rd178+8], %rd75;
add.s64 %rd410, %rd161, %rd951;
ld.shared.u64 %rd411, [%rd410];
ld.shared.u64 %rd412, [%rd410+8];
st.shared.u64 [%rd410], %rd412;
st.shared.u64 [%rd410+8], %rd411;
add.s64 %rd414, %rd162, %rd405;
ld.shared.u8 %rs48, [%rd414];
ld.shared.u8 %rs49, [%rd414+1];
st.shared.u8 [%rd414], %rs49;
st.shared.u8 [%rd414+1], %rs48;

BB29_75:
bar.sync 0;
and.b32 %r259, %r13, 15;
sub.s32 %r42, %r87, %r259;
add.s32 %r261, %r42, 16;
mul.wide.u32 %rd415, %r261, 8;
add.s64 %rd417, %rd160, %rd415;
mul.wide.u32 %rd418, %r42, 8;
add.s64 %rd419, %rd160, %rd418;
ld.shared.u64 %rd76, [%rd417];
ld.shared.u64 %rd77, [%rd419];
setp.ge.s64	%p59, %rd77, %rd76;
@%p59 bra BB29_77;

cvt.u64.u32	%rd420, %r42;
add.s64 %rd422, %rd162, %rd420;
ld.shared.u8 %rs50, [%rd422];
mov.u32 %r659, 1;
setp.ne.s16	%p60, %rs50, 0;
@%p60 bra BB29_78;

BB29_77:
add.s32 %r633, %r42, 16;
cvt.u64.u32	%rd423, %r633;
add.s64 %rd425, %rd162, %rd423;
ld.shared.u8 %rs51, [%rd425];
setp.eq.s16	%p61, %rs51, 0;
selp.u32	%r659, 1, 0, %p61;

BB29_78:
bfe.u32 %r273, %r13, 4, 1;
setp.ne.s32	%p62, %r659, %r273;
@%p62 bra BB29_80;

mul.wide.u32 %rd950, %r42, 8;
add.s32 %r640, %r42, 16;
add.s64 %rd428, %rd161, %rd950;
add.s64 %rd430, %rd161, %rd415;
cvt.u64.u32	%rd431, %r42;
st.shared.u64 [%rd419], %rd76;
cvt.u64.u32	%rd435, %r640;
st.shared.u64 [%rd417], %rd77;
ld.shared.u64 %rd438, [%rd428];
ld.shared.u64 %rd439, [%rd430];
st.shared.u64 [%rd428], %rd439;
st.shared.u64 [%rd430], %rd438;
add.s64 %rd441, %rd162, %rd431;
ld.shared.u8 %rs52, [%rd441];
add.s64 %rd442, %rd162, %rd435;
ld.shared.u8 %rs53, [%rd442];
st.shared.u8 [%rd441], %rs53;
st.shared.u8 [%rd442], %rs52;

BB29_80:
bar.sync 0;
ld.shared.u64 %rd78, [%rd318];
ld.shared.u64 %rd79, [%rd320];
setp.ge.s64	%p63, %rd79, %rd78;
@%p63 bra BB29_82;

cvt.u64.u32	%rd448, %r32;
add.s64 %rd450, %rd162, %rd448;
ld.shared.u8 %rs54, [%rd450];
mov.u32 %r660, 1;
setp.ne.s16	%p64, %rs54, 0;
@%p64 bra BB29_83;

BB29_82:
add.s32 %r634, %r32, 8;
cvt.u64.u32	%rd451, %r634;
add.s64 %rd453, %rd162, %rd451;
ld.shared.u8 %rs55, [%rd453];
setp.eq.s16	%p65, %rs55, 0;
selp.u32	%r660, 1, 0, %p65;

BB29_83:
bfe.u32 %r296, %r13, 4, 1;
setp.ne.s32	%p66, %r660, %r296;
@%p66 bra BB29_85;

add.s32 %r639, %r32, 8;
mul.wide.u32 %rd949, %r639, 8;
mul.wide.u32 %rd948, %r32, 8;
cvt.u64.u32	%rd454, %r32;
st.shared.u64 [%rd320], %rd78;
cvt.u64.u32	%rd458, %r639;
st.shared.u64 [%rd318], %rd79;
add.s64 %rd462, %rd161, %rd948;
ld.shared.u64 %rd463, [%rd462];
add.s64 %rd464, %rd161, %rd949;
ld.shared.u64 %rd465, [%rd464];
st.shared.u64 [%rd462], %rd465;
st.shared.u64 [%rd464], %rd463;
add.s64 %rd467, %rd162, %rd454;
ld.shared.u8 %rs56, [%rd467];
add.s64 %rd468, %rd162, %rd458;
ld.shared.u8 %rs57, [%rd468];
st.shared.u8 [%rd467], %rs57;
st.shared.u8 [%rd468], %rs56;

BB29_85:
bar.sync 0;
ld.shared.u64 %rd80, [%rd245];
ld.shared.u64 %rd81, [%rd247];
setp.ge.s64	%p67, %rd81, %rd80;
@%p67 bra BB29_87;

cvt.u64.u32	%rd474, %r24;
add.s64 %rd476, %rd162, %rd474;
ld.shared.u8 %rs58, [%rd476];
mov.u32 %r661, 1;
setp.ne.s16	%p68, %rs58, 0;
@%p68 bra BB29_88;

BB29_87:
add.s32 %r635, %r24, 4;
cvt.u64.u32	%rd477, %r635;
add.s64 %rd479, %rd162, %rd477;
ld.shared.u8 %rs59, [%rd479];
setp.eq.s16	%p69, %rs59, 0;
selp.u32	%r661, 1, 0, %p69;

BB29_88:
bfe.u32 %r318, %r13, 4, 1;
setp.ne.s32	%p70, %r661, %r318;
@%p70 bra BB29_90;

add.s32 %r638, %r24, 4;
mul.wide.u32 %rd947, %r638, 8;
mul.wide.u32 %rd946, %r24, 8;
cvt.u64.u32	%rd480, %r24;
st.shared.u64 [%rd247], %rd80;
cvt.u64.u32	%rd484, %r638;
st.shared.u64 [%rd245], %rd81;
add.s64 %rd488, %rd161, %rd946;
ld.shared.u64 %rd489, [%rd488];
add.s64 %rd490, %rd161, %rd947;
ld.shared.u64 %rd491, [%rd490];
st.shared.u64 [%rd488], %rd491;
st.shared.u64 [%rd490], %rd489;
add.s64 %rd493, %rd162, %rd480;
ld.shared.u8 %rs60, [%rd493];
add.s64 %rd494, %rd162, %rd484;
ld.shared.u8 %rs61, [%rd494];
st.shared.u8 [%rd493], %rs61;
st.shared.u8 [%rd494], %rs60;

BB29_90:
bar.sync 0;
ld.shared.u64 %rd82, [%rd198];
ld.shared.u64 %rd83, [%rd200];
setp.ge.s64	%p71, %rd83, %rd82;
@%p71 bra BB29_92;

cvt.u64.u32	%rd500, %r18;
add.s64 %rd502, %rd162, %rd500;
ld.shared.u8 %rs62, [%rd502];
mov.u32 %r662, 1;
setp.ne.s16	%p72, %rs62, 0;
@%p72 bra BB29_93;

BB29_92:
add.s32 %r636, %r18, 2;
cvt.u64.u32	%rd503, %r636;
add.s64 %rd505, %rd162, %rd503;
ld.shared.u8 %rs63, [%rd505];
setp.eq.s16	%p73, %rs63, 0;
selp.u32	%r662, 1, 0, %p73;

BB29_93:
bfe.u32 %r340, %r13, 4, 1;
setp.ne.s32	%p74, %r662, %r340;
@%p74 bra BB29_95;

add.s32 %r637, %r18, 2;
mul.wide.u32 %rd945, %r637, 8;
mul.wide.u32 %rd944, %r18, 8;
cvt.u64.u32	%rd506, %r18;
st.shared.u64 [%rd200], %rd82;
cvt.u64.u32	%rd510, %r637;
st.shared.u64 [%rd198], %rd83;
add.s64 %rd514, %rd161, %rd944;
ld.shared.u64 %rd515, [%rd514];
add.s64 %rd516, %rd161, %rd945;
ld.shared.u64 %rd517, [%rd516];
st.shared.u64 [%rd514], %rd517;
st.shared.u64 [%rd516], %rd515;
add.s64 %rd519, %rd162, %rd506;
ld.shared.u8 %rs64, [%rd519];
add.s64 %rd520, %rd162, %rd510;
ld.shared.u8 %rs65, [%rd520];
st.shared.u8 [%rd519], %rs65;
st.shared.u8 [%rd520], %rs64;

BB29_95:
bar.sync 0;
ld.shared.u64 %rd84, [%rd178+8];
ld.shared.u64 %rd85, [%rd178];
setp.ge.s64	%p75, %rd85, %rd84;
@%p75 bra BB29_97;

cvt.u64.u32	%rd524, %r87;
add.s64 %rd526, %rd162, %rd524;
ld.shared.u8 %rs66, [%rd526];
mov.u32 %r663, 1;
setp.ne.s16	%p76, %rs66, 0;
@%p76 bra BB29_98;

BB29_97:
cvt.u64.u32	%rd527, %r87;
add.s64 %rd529, %rd162, %rd527;
ld.shared.u8 %rs67, [%rd529+1];
setp.eq.s16	%p77, %rs67, 0;
selp.u32	%r663, 1, 0, %p77;

BB29_98:
bfe.u32 %r354, %r13, 4, 1;
setp.ne.s32	%p78, %r663, %r354;
@%p78 bra BB29_100;

mul.wide.u32 %rd943, %r87, 8;
cvt.u64.u32	%rd530, %r87;
st.shared.u64 [%rd178], %rd84;
st.shared.u64 [%rd178+8], %rd85;
add.s64 %rd535, %rd161, %rd943;
ld.shared.u64 %rd536, [%rd535];
ld.shared.u64 %rd537, [%rd535+8];
st.shared.u64 [%rd535], %rd537;
st.shared.u64 [%rd535+8], %rd536;
add.s64 %rd539, %rd162, %rd530;
ld.shared.u8 %rs68, [%rd539];
ld.shared.u8 %rs69, [%rd539+1];
st.shared.u8 [%rd539], %rs69;
st.shared.u8 [%rd539+1], %rs68;

BB29_100:
bar.sync 0;
mov.u64 %rd955, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r357, %r13, 31;
sub.s32 %r54, %r87, %r357;
add.s32 %r359, %r54, 32;
mul.wide.u32 %rd540, %r359, 8;
add.s64 %rd542, %rd955, %rd540;
mul.wide.u32 %rd543, %r54, 8;
add.s64 %rd544, %rd955, %rd543;
ld.shared.u64 %rd86, [%rd542];
ld.shared.u64 %rd87, [%rd544];
setp.ge.s64	%p79, %rd87, %rd86;
@%p79 bra BB29_102;

cvt.u64.u32	%rd545, %r54;
add.s64 %rd547, %rd162, %rd545;
ld.shared.u8 %rs70, [%rd547];
mov.u32 %r664, 1;
setp.ne.s16	%p80, %rs70, 0;
@%p80 bra BB29_103;

BB29_102:
add.s32 %r621, %r54, 32;
cvt.u64.u32	%rd548, %r621;
add.s64 %rd550, %rd162, %rd548;
ld.shared.u8 %rs71, [%rd550];
setp.eq.s16	%p81, %rs71, 0;
selp.u32	%r664, 1, 0, %p81;

BB29_103:
bfe.u32 %r371, %r13, 5, 1;
setp.ne.s32	%p82, %r664, %r371;
@%p82 bra BB29_105;

add.s32 %r630, %r54, 32;
mul.wide.u32 %rd937, %r630, 8;
mul.wide.u32 %rd936, %r54, 8;
add.s64 %rd553, %rd161, %rd936;
add.s64 %rd555, %rd161, %rd937;
cvt.u64.u32	%rd556, %r54;
st.shared.u64 [%rd544], %rd86;
cvt.u64.u32	%rd560, %r630;
st.shared.u64 [%rd542], %rd87;
ld.shared.u64 %rd563, [%rd553];
ld.shared.u64 %rd564, [%rd555];
st.shared.u64 [%rd553], %rd564;
st.shared.u64 [%rd555], %rd563;
add.s64 %rd566, %rd162, %rd556;
ld.shared.u8 %rs72, [%rd566];
add.s64 %rd567, %rd162, %rd560;
ld.shared.u8 %rs73, [%rd567];
st.shared.u8 [%rd566], %rs73;
st.shared.u8 [%rd567], %rs72;

BB29_105:
bar.sync 0;
ld.shared.u64 %rd88, [%rd417];
ld.shared.u64 %rd89, [%rd419];
setp.ge.s64	%p83, %rd89, %rd88;
@%p83 bra BB29_107;

cvt.u64.u32	%rd573, %r42;
add.s64 %rd575, %rd162, %rd573;
ld.shared.u8 %rs74, [%rd575];
mov.u32 %r665, 1;
setp.ne.s16	%p84, %rs74, 0;
@%p84 bra BB29_108;

BB29_107:
add.s32 %r622, %r42, 16;
cvt.u64.u32	%rd576, %r622;
add.s64 %rd578, %rd162, %rd576;
ld.shared.u8 %rs75, [%rd578];
setp.eq.s16	%p85, %rs75, 0;
selp.u32	%r665, 1, 0, %p85;

BB29_108:
bfe.u32 %r394, %r13, 5, 1;
setp.ne.s32	%p86, %r665, %r394;
@%p86 bra BB29_110;

add.s32 %r629, %r42, 16;
mul.wide.u32 %rd935, %r629, 8;
mul.wide.u32 %rd934, %r42, 8;
cvt.u64.u32	%rd579, %r42;
st.shared.u64 [%rd419], %rd88;
cvt.u64.u32	%rd583, %r629;
st.shared.u64 [%rd417], %rd89;
add.s64 %rd587, %rd161, %rd934;
ld.shared.u64 %rd588, [%rd587];
add.s64 %rd589, %rd161, %rd935;
ld.shared.u64 %rd590, [%rd589];
st.shared.u64 [%rd587], %rd590;
st.shared.u64 [%rd589], %rd588;
add.s64 %rd592, %rd162, %rd579;
ld.shared.u8 %rs76, [%rd592];
add.s64 %rd593, %rd162, %rd583;
ld.shared.u8 %rs77, [%rd593];
st.shared.u8 [%rd592], %rs77;
st.shared.u8 [%rd593], %rs76;

BB29_110:
bar.sync 0;
ld.shared.u64 %rd90, [%rd318];
ld.shared.u64 %rd91, [%rd320];
setp.ge.s64	%p87, %rd91, %rd90;
@%p87 bra BB29_112;

cvt.u64.u32	%rd599, %r32;
add.s64 %rd601, %rd162, %rd599;
ld.shared.u8 %rs78, [%rd601];
mov.u32 %r666, 1;
setp.ne.s16	%p88, %rs78, 0;
@%p88 bra BB29_113;

BB29_112:
add.s32 %r623, %r32, 8;
cvt.u64.u32	%rd602, %r623;
add.s64 %rd604, %rd162, %rd602;
ld.shared.u8 %rs79, [%rd604];
setp.eq.s16	%p89, %rs79, 0;
selp.u32	%r666, 1, 0, %p89;

BB29_113:
bfe.u32 %r416, %r13, 5, 1;
setp.ne.s32	%p90, %r666, %r416;
@%p90 bra BB29_115;

add.s32 %r628, %r32, 8;
mul.wide.u32 %rd933, %r628, 8;
mul.wide.u32 %rd932, %r32, 8;
cvt.u64.u32	%rd605, %r32;
st.shared.u64 [%rd320], %rd90;
cvt.u64.u32	%rd609, %r628;
st.shared.u64 [%rd318], %rd91;
add.s64 %rd613, %rd161, %rd932;
ld.shared.u64 %rd614, [%rd613];
add.s64 %rd615, %rd161, %rd933;
ld.shared.u64 %rd616, [%rd615];
st.shared.u64 [%rd613], %rd616;
st.shared.u64 [%rd615], %rd614;
add.s64 %rd618, %rd162, %rd605;
ld.shared.u8 %rs80, [%rd618];
add.s64 %rd619, %rd162, %rd609;
ld.shared.u8 %rs81, [%rd619];
st.shared.u8 [%rd618], %rs81;
st.shared.u8 [%rd619], %rs80;

BB29_115:
bar.sync 0;
ld.shared.u64 %rd92, [%rd245];
ld.shared.u64 %rd93, [%rd247];
setp.ge.s64	%p91, %rd93, %rd92;
@%p91 bra BB29_117;

cvt.u64.u32	%rd625, %r24;
add.s64 %rd627, %rd162, %rd625;
ld.shared.u8 %rs82, [%rd627];
mov.u32 %r667, 1;
setp.ne.s16	%p92, %rs82, 0;
@%p92 bra BB29_118;

BB29_117:
add.s32 %r624, %r24, 4;
cvt.u64.u32	%rd628, %r624;
add.s64 %rd630, %rd162, %rd628;
ld.shared.u8 %rs83, [%rd630];
setp.eq.s16	%p93, %rs83, 0;
selp.u32	%r667, 1, 0, %p93;

BB29_118:
bfe.u32 %r438, %r13, 5, 1;
setp.ne.s32	%p94, %r667, %r438;
@%p94 bra BB29_120;

add.s32 %r627, %r24, 4;
mul.wide.u32 %rd931, %r627, 8;
mul.wide.u32 %rd930, %r24, 8;
cvt.u64.u32	%rd631, %r24;
st.shared.u64 [%rd247], %rd92;
cvt.u64.u32	%rd635, %r627;
st.shared.u64 [%rd245], %rd93;
add.s64 %rd639, %rd161, %rd930;
ld.shared.u64 %rd640, [%rd639];
add.s64 %rd641, %rd161, %rd931;
ld.shared.u64 %rd642, [%rd641];
st.shared.u64 [%rd639], %rd642;
st.shared.u64 [%rd641], %rd640;
add.s64 %rd644, %rd162, %rd631;
ld.shared.u8 %rs84, [%rd644];
add.s64 %rd645, %rd162, %rd635;
ld.shared.u8 %rs85, [%rd645];
st.shared.u8 [%rd644], %rs85;
st.shared.u8 [%rd645], %rs84;

BB29_120:
bar.sync 0;
ld.shared.u64 %rd94, [%rd198];
ld.shared.u64 %rd95, [%rd200];
setp.ge.s64	%p95, %rd95, %rd94;
@%p95 bra BB29_122;

cvt.u64.u32	%rd651, %r18;
add.s64 %rd653, %rd162, %rd651;
ld.shared.u8 %rs86, [%rd653];
mov.u32 %r668, 1;
setp.ne.s16	%p96, %rs86, 0;
@%p96 bra BB29_123;

BB29_122:
add.s32 %r625, %r18, 2;
cvt.u64.u32	%rd654, %r625;
add.s64 %rd656, %rd162, %rd654;
ld.shared.u8 %rs87, [%rd656];
setp.eq.s16	%p97, %rs87, 0;
selp.u32	%r668, 1, 0, %p97;

BB29_123:
bfe.u32 %r460, %r13, 5, 1;
setp.ne.s32	%p98, %r668, %r460;
@%p98 bra BB29_125;

add.s32 %r626, %r18, 2;
mul.wide.u32 %rd929, %r626, 8;
mul.wide.u32 %rd928, %r18, 8;
cvt.u64.u32	%rd657, %r18;
st.shared.u64 [%rd200], %rd94;
cvt.u64.u32	%rd661, %r626;
st.shared.u64 [%rd198], %rd95;
add.s64 %rd665, %rd161, %rd928;
ld.shared.u64 %rd666, [%rd665];
add.s64 %rd667, %rd161, %rd929;
ld.shared.u64 %rd668, [%rd667];
st.shared.u64 [%rd665], %rd668;
st.shared.u64 [%rd667], %rd666;
add.s64 %rd670, %rd162, %rd657;
ld.shared.u8 %rs88, [%rd670];
add.s64 %rd671, %rd162, %rd661;
ld.shared.u8 %rs89, [%rd671];
st.shared.u8 [%rd670], %rs89;
st.shared.u8 [%rd671], %rs88;

BB29_125:
bar.sync 0;
ld.shared.u64 %rd96, [%rd178+8];
ld.shared.u64 %rd97, [%rd178];
setp.ge.s64	%p99, %rd97, %rd96;
@%p99 bra BB29_127;

cvt.u64.u32	%rd675, %r87;
add.s64 %rd677, %rd162, %rd675;
ld.shared.u8 %rs90, [%rd677];
mov.u32 %r669, 1;
setp.ne.s16	%p100, %rs90, 0;
@%p100 bra BB29_128;

BB29_127:
cvt.u64.u32	%rd678, %r87;
add.s64 %rd680, %rd162, %rd678;
ld.shared.u8 %rs91, [%rd680+1];
setp.eq.s16	%p101, %rs91, 0;
selp.u32	%r669, 1, 0, %p101;

BB29_128:
bfe.u32 %r474, %r13, 5, 1;
setp.ne.s32	%p102, %r669, %r474;
@%p102 bra BB29_130;

mul.wide.u32 %rd927, %r87, 8;
cvt.u64.u32	%rd681, %r87;
st.shared.u64 [%rd178], %rd96;
st.shared.u64 [%rd178+8], %rd97;
add.s64 %rd686, %rd161, %rd927;
ld.shared.u64 %rd687, [%rd686];
ld.shared.u64 %rd688, [%rd686+8];
st.shared.u64 [%rd686], %rd688;
st.shared.u64 [%rd686+8], %rd687;
add.s64 %rd690, %rd162, %rd681;
ld.shared.u8 %rs92, [%rd690];
ld.shared.u8 %rs93, [%rd690+1];
st.shared.u8 [%rd690], %rs93;
st.shared.u8 [%rd690+1], %rs92;

BB29_130:
bar.sync 0;
mov.u64 %rd956, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
and.b32 %r477, %r13, 63;
sub.s32 %r478, %r87, %r477;
add.s32 %r479, %r478, 64;
mul.wide.u32 %rd691, %r479, 8;
add.s64 %rd693, %rd956, %rd691;
mul.wide.u32 %rd694, %r478, 8;
add.s64 %rd695, %rd956, %rd694;
ld.shared.u64 %rd98, [%rd693];
ld.shared.u64 %rd99, [%rd695];
setp.ge.s64	%p103, %rd99, %rd98;
@%p103 bra BB29_132;

cvt.u64.u32	%rd696, %r478;
add.s64 %rd698, %rd162, %rd696;
ld.shared.u8 %rs94, [%rd698];
setp.ne.s16	%p104, %rs94, 0;
@%p104 bra BB29_134;

BB29_132:
add.s32 %r631, %r478, 64;
cvt.u64.u32	%rd699, %r631;
add.s64 %rd701, %rd162, %rd699;
ld.shared.u8 %rs1, [%rd701];
setp.eq.s16	%p105, %rs1, 0;
@%p105 bra BB29_134;

mul.wide.u32 %rd942, %r478, 8;
mov.u64 %rd941, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd940, %rd941, %rd942;
add.s32 %r632, %r478, 64;
mul.wide.u32 %rd909, %r632, 8;
mul.wide.u32 %rd908, %r478, 8;
cvt.u64.u32	%rd702, %r478;
st.shared.u64 [%rd940], %rd98;
st.shared.u64 [%rd693], %rd99;
add.s64 %rd710, %rd161, %rd908;
ld.shared.u64 %rd711, [%rd710];
add.s64 %rd712, %rd161, %rd909;
ld.shared.u64 %rd713, [%rd712];
st.shared.u64 [%rd710], %rd713;
st.shared.u64 [%rd712], %rd711;
add.s64 %rd715, %rd162, %rd702;
ld.shared.u8 %rs95, [%rd715];
st.shared.u8 [%rd715], %rs1;
st.shared.u8 [%rd701], %rs95;

BB29_134:
bar.sync 0;
ld.shared.u64 %rd100, [%rd542];
ld.shared.u64 %rd101, [%rd544];
setp.ge.s64	%p106, %rd101, %rd100;
@%p106 bra BB29_136;

cvt.u64.u32	%rd722, %r54;
add.s64 %rd724, %rd162, %rd722;
ld.shared.u8 %rs96, [%rd724];
setp.ne.s16	%p107, %rs96, 0;
@%p107 bra BB29_138;

BB29_136:
add.s32 %r603, %r54, 32;
cvt.u64.u32	%rd725, %r603;
add.s64 %rd727, %rd162, %rd725;
ld.shared.u8 %rs2, [%rd727];
setp.eq.s16	%p108, %rs2, 0;
@%p108 bra BB29_138;

add.s32 %r604, %r54, 32;
mul.wide.u32 %rd911, %r604, 8;
mul.wide.u32 %rd910, %r54, 8;
cvt.u64.u32	%rd728, %r54;
st.shared.u64 [%rd544], %rd100;
st.shared.u64 [%rd542], %rd101;
add.s64 %rd736, %rd161, %rd910;
ld.shared.u64 %rd737, [%rd736];
add.s64 %rd738, %rd161, %rd911;
ld.shared.u64 %rd739, [%rd738];
st.shared.u64 [%rd736], %rd739;
st.shared.u64 [%rd738], %rd737;
add.s64 %rd741, %rd162, %rd728;
ld.shared.u8 %rs97, [%rd741];
st.shared.u8 [%rd741], %rs2;
st.shared.u8 [%rd727], %rs97;

BB29_138:
bar.sync 0;
ld.shared.u64 %rd102, [%rd417];
ld.shared.u64 %rd103, [%rd419];
setp.ge.s64	%p109, %rd103, %rd102;
@%p109 bra BB29_140;

cvt.u64.u32	%rd748, %r42;
add.s64 %rd750, %rd162, %rd748;
ld.shared.u8 %rs98, [%rd750];
setp.ne.s16	%p110, %rs98, 0;
@%p110 bra BB29_142;

BB29_140:
add.s32 %r605, %r42, 16;
cvt.u64.u32	%rd751, %r605;
add.s64 %rd753, %rd162, %rd751;
ld.shared.u8 %rs3, [%rd753];
setp.eq.s16	%p111, %rs3, 0;
@%p111 bra BB29_142;

add.s32 %r606, %r42, 16;
mul.wide.u32 %rd913, %r606, 8;
mul.wide.u32 %rd912, %r42, 8;
cvt.u64.u32	%rd754, %r42;
st.shared.u64 [%rd419], %rd102;
st.shared.u64 [%rd417], %rd103;
add.s64 %rd762, %rd161, %rd912;
ld.shared.u64 %rd763, [%rd762];
add.s64 %rd764, %rd161, %rd913;
ld.shared.u64 %rd765, [%rd764];
st.shared.u64 [%rd762], %rd765;
st.shared.u64 [%rd764], %rd763;
add.s64 %rd767, %rd162, %rd754;
ld.shared.u8 %rs99, [%rd767];
st.shared.u8 [%rd767], %rs3;
st.shared.u8 [%rd753], %rs99;

BB29_142:
bar.sync 0;
ld.shared.u64 %rd104, [%rd318];
ld.shared.u64 %rd105, [%rd320];
setp.ge.s64	%p112, %rd105, %rd104;
@%p112 bra BB29_144;

cvt.u64.u32	%rd774, %r32;
add.s64 %rd776, %rd162, %rd774;
ld.shared.u8 %rs100, [%rd776];
setp.ne.s16	%p113, %rs100, 0;
@%p113 bra BB29_146;

BB29_144:
add.s32 %r607, %r32, 8;
cvt.u64.u32	%rd777, %r607;
add.s64 %rd779, %rd162, %rd777;
ld.shared.u8 %rs4, [%rd779];
setp.eq.s16	%p114, %rs4, 0;
@%p114 bra BB29_146;

add.s32 %r608, %r32, 8;
mul.wide.u32 %rd915, %r608, 8;
mul.wide.u32 %rd914, %r32, 8;
cvt.u64.u32	%rd780, %r32;
st.shared.u64 [%rd320], %rd104;
st.shared.u64 [%rd318], %rd105;
add.s64 %rd788, %rd161, %rd914;
ld.shared.u64 %rd789, [%rd788];
add.s64 %rd790, %rd161, %rd915;
ld.shared.u64 %rd791, [%rd790];
st.shared.u64 [%rd788], %rd791;
st.shared.u64 [%rd790], %rd789;
add.s64 %rd793, %rd162, %rd780;
ld.shared.u8 %rs101, [%rd793];
st.shared.u8 [%rd793], %rs4;
st.shared.u8 [%rd779], %rs101;

BB29_146:
bar.sync 0;
ld.shared.u64 %rd106, [%rd245];
ld.shared.u64 %rd107, [%rd247];
setp.ge.s64	%p115, %rd107, %rd106;
@%p115 bra BB29_148;

cvt.u64.u32	%rd800, %r24;
add.s64 %rd802, %rd162, %rd800;
ld.shared.u8 %rs102, [%rd802];
setp.ne.s16	%p116, %rs102, 0;
@%p116 bra BB29_150;

BB29_148:
add.s32 %r609, %r24, 4;
cvt.u64.u32	%rd803, %r609;
add.s64 %rd805, %rd162, %rd803;
ld.shared.u8 %rs5, [%rd805];
setp.eq.s16	%p117, %rs5, 0;
@%p117 bra BB29_150;

add.s32 %r610, %r24, 4;
mul.wide.u32 %rd917, %r610, 8;
mul.wide.u32 %rd916, %r24, 8;
cvt.u64.u32	%rd806, %r24;
st.shared.u64 [%rd247], %rd106;
st.shared.u64 [%rd245], %rd107;
add.s64 %rd814, %rd161, %rd916;
ld.shared.u64 %rd815, [%rd814];
add.s64 %rd816, %rd161, %rd917;
ld.shared.u64 %rd817, [%rd816];
st.shared.u64 [%rd814], %rd817;
st.shared.u64 [%rd816], %rd815;
add.s64 %rd819, %rd162, %rd806;
ld.shared.u8 %rs103, [%rd819];
st.shared.u8 [%rd819], %rs5;
st.shared.u8 [%rd805], %rs103;

BB29_150:
bar.sync 0;
ld.shared.u64 %rd108, [%rd198];
ld.shared.u64 %rd109, [%rd200];
setp.ge.s64	%p118, %rd109, %rd108;
@%p118 bra BB29_152;

cvt.u64.u32	%rd826, %r18;
add.s64 %rd828, %rd162, %rd826;
ld.shared.u8 %rs104, [%rd828];
setp.ne.s16	%p119, %rs104, 0;
@%p119 bra BB29_154;

BB29_152:
add.s32 %r611, %r18, 2;
cvt.u64.u32	%rd829, %r611;
add.s64 %rd831, %rd162, %rd829;
ld.shared.u8 %rs6, [%rd831];
setp.eq.s16	%p120, %rs6, 0;
@%p120 bra BB29_154;

add.s32 %r612, %r18, 2;
mul.wide.u32 %rd919, %r612, 8;
mul.wide.u32 %rd918, %r18, 8;
cvt.u64.u32	%rd832, %r18;
st.shared.u64 [%rd200], %rd108;
st.shared.u64 [%rd198], %rd109;
add.s64 %rd840, %rd161, %rd918;
ld.shared.u64 %rd841, [%rd840];
add.s64 %rd842, %rd161, %rd919;
ld.shared.u64 %rd843, [%rd842];
st.shared.u64 [%rd840], %rd843;
st.shared.u64 [%rd842], %rd841;
add.s64 %rd845, %rd162, %rd832;
ld.shared.u8 %rs105, [%rd845];
st.shared.u8 [%rd845], %rs6;
st.shared.u8 [%rd831], %rs105;

BB29_154:
bar.sync 0;
ld.shared.u64 %rd110, [%rd178+8];
ld.shared.u64 %rd111, [%rd178];
setp.ge.s64	%p121, %rd111, %rd110;
@%p121 bra BB29_156;

cvt.u64.u32	%rd850, %r87;
add.s64 %rd852, %rd162, %rd850;
ld.shared.u8 %rs106, [%rd852];
setp.ne.s16	%p122, %rs106, 0;
@%p122 bra BB29_158;

BB29_156:
cvt.u64.u32	%rd853, %r87;
add.s64 %rd855, %rd162, %rd853;
ld.shared.u8 %rs7, [%rd855+1];
setp.eq.s16	%p123, %rs7, 0;
@%p123 bra BB29_158;

mov.u32 %r614, %tid.x;
shl.b32 %r613, %r614, 1;
mul.wide.u32 %rd920, %r613, 8;
st.shared.u64 [%rd178], %rd110;
st.shared.u64 [%rd178+8], %rd111;
add.s64 %rd861, %rd161, %rd920;
ld.shared.u64 %rd862, [%rd861];
ld.shared.u64 %rd863, [%rd861+8];
st.shared.u64 [%rd861], %rd863;
st.shared.u64 [%rd861+8], %rd862;
ld.shared.u8 %rs107, [%rd855];
st.shared.u8 [%rd855], %rs7;
st.shared.u8 [%rd855+1], %rs107;

BB29_158:
mov.u32 %r615, %tid.x;
ld.param.u64 %rd922, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
cvt.s64.s32	%rd921, %r615;
setp.lt.u64	%p125, %rd921, %rd922;
bar.sync 0;
@!%p125 bra BB29_160;
bra.uni BB29_159;

BB29_159:
mov.u64 %rd939, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
mov.u32 %r620, %tid.x;
cvt.s64.s32	%rd926, %r620;
mul.wide.s32 %rd868, %r620, 8;
add.s64 %rd870, %rd939, %rd868;
ld.shared.u64 %rd871, [%rd870];
ld.local.u64 %rd872, [%rd2];
cvta.to.global.u64 %rd873, %rd872;
mul.lo.s64 %rd874, %rd926, %rd114;
add.s64 %rd875, %rd874, %rd25;
shl.b64 %rd876, %rd875, 3;
add.s64 %rd877, %rd873, %rd876;
st.global.u64 [%rd877], %rd871;
add.s64 %rd879, %rd161, %rd868;
ld.shared.u64 %rd880, [%rd879];
ld.local.u64 %rd881, [%rd3];
cvta.to.global.u64 %rd882, %rd881;
mul.lo.s64 %rd883, %rd926, %rd115;
add.s64 %rd884, %rd883, %rd42;
shl.b64 %rd885, %rd884, 3;
add.s64 %rd886, %rd882, %rd885;
st.global.u64 [%rd886], %rd880;

BB29_160:
mov.u32 %r617, %tid.x;
add.s32 %r616, %r617, 64;
ld.param.u64 %rd924, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
cvt.s64.s32	%rd923, %r616;
setp.ge.u64	%p126, %rd923, %rd924;
@%p126 bra BB29_162;

mov.u64 %rd938, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi128EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
mov.u32 %r619, %tid.x;
add.s32 %r618, %r619, 64;
cvt.s64.s32	%rd925, %r618;
mul.wide.s32 %rd888, %r619, 8;
add.s64 %rd890, %rd938, %rd888;
ld.shared.u64 %rd891, [%rd890+512];
ld.local.u64 %rd892, [%rd2];
cvta.to.global.u64 %rd893, %rd892;
mul.lo.s64 %rd895, %rd925, %rd114;
add.s64 %rd896, %rd895, %rd25;
shl.b64 %rd897, %rd896, 3;
add.s64 %rd898, %rd893, %rd897;
st.global.u64 [%rd898], %rd891;
add.s64 %rd900, %rd161, %rd888;
ld.shared.u64 %rd901, [%rd900+512];
ld.local.u64 %rd902, [%rd3];
cvta.to.global.u64 %rd903, %rd902;
mul.lo.s64 %rd904, %rd925, %rd115;
add.s64 %rd905, %rd904, %rd42;
shl.b64 %rd906, %rd905, 3;
add.s64 %rd907, %rd903, %rd906;
st.global.u64 [%rd907], %rd901;

BB29_162:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[416],
.param .u64 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u64 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u64 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[416],
.param .u64 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot30[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<77>;
.reg .b16 %rs<58>;
.reg .b32 %r<348>;
.reg .b64 %rd<604>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[256];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[256];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[32];

mov.u64 %rd603, __local_depot30;
cvta.local.u64 %SP, %rd603;
ld.param.u64 %rd86, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u64 %rd87, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u64 %rd88, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u64 %rd89, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd90, %SP, 0;
cvta.to.local.u64 %rd2, %rd90;
add.u64 %rd91, %SP, 416;
cvta.to.local.u64 %rd3, %rd91;
mov.u32 %r334, 0;
mov.pred %p4, 0;
@%p4 bra BB30_2;

BB30_1:
mul.wide.s32 %rd92, %r334, 8;
add.s64 %rd93, %rd4, %rd92;
ld.param.u64 %rd94, [%rd93];
add.s64 %rd95, %rd2, %rd92;
st.local.u64 [%rd95], %rd94;
add.s32 %r334, %r334, 1;
setp.lt.u32	%p5, %r334, 52;
@%p5 bra BB30_1;

BB30_2:
mov.u32 %r335, 0;
@%p4 bra BB30_4;

BB30_3:
mul.wide.s32 %rd96, %r335, 8;
add.s64 %rd97, %rd1, %rd96;
ld.param.u64 %rd98, [%rd97];
add.s64 %rd99, %rd3, %rd96;
st.local.u64 [%rd99], %rd98;
add.s32 %r335, %r335, 1;
setp.lt.u32	%p7, %r335, 52;
@%p7 bra BB30_3;

BB30_4:
mov.u32 %r45, %nctaid.y;
mov.u32 %r46, %ctaid.z;
mov.u32 %r47, %ctaid.y;
mad.lo.s32 %r48, %r45, %r46, %r47;
mov.u32 %r49, %nctaid.x;
mov.u32 %r50, %ctaid.x;
mad.lo.s32 %r51, %r48, %r49, %r50;
cvt.u64.u32	%rd8, %r51;
setp.ge.u64	%p8, %rd8, %rd86;
@%p8 bra BB30_99;

ld.local.u32 %r5, [%rd2+408];
add.s32 %r336, %r5, -1;
mov.u64 %rd100, 0;
setp.lt.s32	%p9, %r336, 1;
mov.u64 %rd585, %rd8;
mov.u64 %rd601, %rd100;
@%p9 bra BB30_11;

mul.wide.s32 %rd102, %r5, 8;
add.s64 %rd571, %rd2, %rd102;
mov.u64 %rd602, 0;
mov.u64 %rd586, %rd8;

BB30_7:
ld.local.u64 %rd14, [%rd571];
or.b64 %rd103, %rd586, %rd14;
and.b64 %rd104, %rd103, -4294967296;
setp.eq.s64	%p10, %rd104, 0;
@%p10 bra BB30_9;
bra.uni BB30_8;

BB30_9:
cvt.u32.u64	%r52, %rd14;
cvt.u32.u64	%r53, %rd586;
div.u32 %r54, %r53, %r52;
rem.u32 %r55, %r53, %r52;
cvt.u64.u32	%rd587, %r54;
cvt.u64.u32	%rd572, %r55;
bra.uni BB30_10;

BB30_8:
div.u64 %rd587, %rd586, %rd14;
rem.u64 %rd572, %rd586, %rd14;

BB30_10:
mov.u64 %rd586, %rd587;
ld.local.u64 %rd105, [%rd571+200];
mul.lo.s64 %rd106, %rd105, %rd572;
add.s64 %rd602, %rd106, %rd602;
add.s64 %rd571, %rd571, -8;
add.s32 %r336, %r336, -1;
setp.gt.s32	%p11, %r336, 0;
mov.u64 %rd579, %rd586;
mov.u64 %rd585, %rd579;
mov.u64 %rd588, %rd602;
mov.u64 %rd601, %rd588;
@%p11 bra BB30_7;

BB30_11:
mov.u64 %rd24, %rd601;
mov.u64 %rd23, %rd585;
ld.local.u64 %rd108, [%rd2+208];
mul.lo.s64 %rd109, %rd108, %rd23;
add.s64 %rd25, %rd109, %rd24;
ld.local.u32 %r9, [%rd3+408];
add.s32 %r337, %r9, -1;
setp.lt.s32	%p12, %r337, 1;
mov.u64 %rd582, %rd8;
mov.u64 %rd599, %rd100;
@%p12 bra BB30_17;

mul.wide.s32 %rd111, %r9, 8;
add.s64 %rd573, %rd3, %rd111;
mov.u64 %rd600, 0;
mov.u64 %rd583, %rd8;

BB30_13:
ld.local.u64 %rd31, [%rd573];
or.b64 %rd112, %rd583, %rd31;
and.b64 %rd113, %rd112, -4294967296;
setp.eq.s64	%p13, %rd113, 0;
@%p13 bra BB30_15;
bra.uni BB30_14;

BB30_15:
cvt.u32.u64	%r56, %rd31;
cvt.u32.u64	%r57, %rd583;
div.u32 %r58, %r57, %r56;
rem.u32 %r59, %r57, %r56;
cvt.u64.u32	%rd584, %r58;
cvt.u64.u32	%rd574, %r59;
bra.uni BB30_16;

BB30_14:
div.u64 %rd584, %rd583, %rd31;
rem.u64 %rd574, %rd583, %rd31;

BB30_16:
mov.u64 %rd583, %rd584;
ld.local.u64 %rd114, [%rd573+200];
mul.lo.s64 %rd115, %rd114, %rd574;
add.s64 %rd600, %rd115, %rd600;
add.s64 %rd573, %rd573, -8;
add.s32 %r337, %r337, -1;
setp.gt.s32	%p14, %r337, 0;
mov.u64 %rd582, %rd583;
mov.u64 %rd599, %rd600;
@%p14 bra BB30_13;

BB30_17:
ld.local.u64 %rd117, [%rd3+208];
mul.lo.s64 %rd118, %rd117, %rd582;
add.s64 %rd42, %rd118, %rd599;
mov.u32 %r13, %tid.x;
cvt.s64.s32	%rd43, %r13;
setp.lt.u64	%p1, %rd43, %rd87;
setp.ge.u64	%p15, %rd43, %rd87;
mov.u64 %rd598, %rd100;
@%p15 bra BB30_19;

ld.local.u64 %rd119, [%rd2];
cvta.to.global.u64 %rd120, %rd119;
mul.lo.s64 %rd121, %rd43, %rd88;
add.s64 %rd122, %rd121, %rd25;
shl.b64 %rd123, %rd122, 3;
add.s64 %rd124, %rd120, %rd123;
ld.global.u64 %rd598, [%rd124];

BB30_19:
mov.u64 %rd597, %rd100;
@%p15 bra BB30_21;

ld.local.u64 %rd126, [%rd3];
cvta.to.global.u64 %rd127, %rd126;
mul.lo.s64 %rd128, %rd43, %rd89;
add.s64 %rd129, %rd128, %rd42;
shl.b64 %rd130, %rd129, 3;
add.s64 %rd131, %rd127, %rd130;
ld.global.u64 %rd597, [%rd131];

BB30_21:
add.s32 %r60, %r13, 16;
selp.u16	%rs6, 1, 0, %p1;
shl.b64 %rd133, %rd43, 3;
mov.u64 %rd134, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd48, %rd134, %rd133;
st.shared.u64 [%rd48], %rd598;
mov.u64 %rd135, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd49, %rd135, %rd133;
st.shared.u64 [%rd49], %rd597;
mov.u64 %rd136, _Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd50, %rd136, %rd43;
st.shared.u8 [%rd50], %rs6;
cvt.s64.s32	%rd51, %r60;
setp.lt.u64	%p2, %rd51, %rd87;
setp.ge.u64	%p17, %rd51, %rd87;
mov.u64 %rd596, %rd100;
@%p17 bra BB30_23;

ld.local.u64 %rd137, [%rd2];
cvta.to.global.u64 %rd138, %rd137;
mul.lo.s64 %rd139, %rd51, %rd88;
add.s64 %rd140, %rd139, %rd25;
shl.b64 %rd141, %rd140, 3;
add.s64 %rd142, %rd138, %rd141;
ld.global.u64 %rd596, [%rd142];

BB30_23:
mov.u64 %rd595, %rd100;
@%p17 bra BB30_25;

ld.local.u64 %rd144, [%rd3];
cvta.to.global.u64 %rd145, %rd144;
mul.lo.s64 %rd146, %rd51, %rd89;
add.s64 %rd147, %rd146, %rd42;
shl.b64 %rd148, %rd147, 3;
add.s64 %rd149, %rd145, %rd148;
ld.global.u64 %rd595, [%rd149];

BB30_25:
selp.u16	%rs7, 1, 0, %p2;
st.shared.u64 [%rd48+128], %rd596;
st.shared.u64 [%rd49+128], %rd595;
st.shared.u8 [%rd50+16], %rs7;
bar.sync 0;
shl.b32 %r61, %r13, 1;
mul.wide.u32 %rd150, %r61, 8;
add.s64 %rd152, %rd134, %rd150;
ld.shared.u64 %rd56, [%rd152+8];
ld.shared.u64 %rd57, [%rd152];
setp.le.s64	%p19, %rd57, %rd56;
@%p19 bra BB30_27;

cvt.u64.u32	%rd153, %r61;
add.s64 %rd155, %rd136, %rd153;
ld.shared.u8 %rs8, [%rd155];
mov.u32 %r338, 1;
setp.ne.s16	%p20, %rs8, 0;
@%p20 bra BB30_28;

BB30_27:
cvt.u64.u32	%rd156, %r61;
add.s64 %rd158, %rd136, %rd156;
ld.shared.u8 %rs9, [%rd158+1];
setp.eq.s16	%p21, %rs9, 0;
selp.u32	%r338, 1, 0, %p21;

BB30_28:
and.b32 %r67, %r13, 1;
setp.ne.s32	%p22, %r338, %r67;
@%p22 bra BB30_30;

add.s64 %rd161, %rd135, %rd150;
cvt.u64.u32	%rd162, %r61;
st.shared.u64 [%rd152], %rd56;
st.shared.u64 [%rd152+8], %rd57;
ld.shared.u64 %rd166, [%rd161];
ld.shared.u64 %rd167, [%rd161+8];
st.shared.u64 [%rd161], %rd167;
st.shared.u64 [%rd161+8], %rd166;
add.s64 %rd169, %rd136, %rd162;
ld.shared.u8 %rs10, [%rd169];
ld.shared.u8 %rs11, [%rd169+1];
st.shared.u8 [%rd169], %rs11;
st.shared.u8 [%rd169+1], %rs10;

BB30_30:
bar.sync 0;
sub.s32 %r18, %r61, %r67;
add.s32 %r73, %r18, 2;
mul.wide.u32 %rd170, %r73, 8;
add.s64 %rd172, %rd134, %rd170;
mul.wide.u32 %rd173, %r18, 8;
add.s64 %rd174, %rd134, %rd173;
ld.shared.u64 %rd58, [%rd172];
ld.shared.u64 %rd59, [%rd174];
setp.le.s64	%p23, %rd59, %rd58;
@%p23 bra BB30_32;

cvt.u64.u32	%rd175, %r18;
add.s64 %rd177, %rd136, %rd175;
ld.shared.u8 %rs12, [%rd177];
mov.u32 %r339, 1;
setp.ne.s16	%p24, %rs12, 0;
@%p24 bra BB30_33;

BB30_32:
cvt.u64.u32	%rd178, %r73;
add.s64 %rd180, %rd136, %rd178;
ld.shared.u8 %rs13, [%rd180];
setp.eq.s16	%p25, %rs13, 0;
selp.u32	%r339, 1, 0, %p25;

BB30_33:
bfe.u32 %r85, %r13, 1, 1;
setp.ne.s32	%p26, %r339, %r85;
@%p26 bra BB30_35;

add.s64 %rd183, %rd135, %rd173;
add.s64 %rd185, %rd135, %rd170;
cvt.u64.u32	%rd186, %r18;
st.shared.u64 [%rd174], %rd58;
cvt.u64.u32	%rd190, %r73;
st.shared.u64 [%rd172], %rd59;
ld.shared.u64 %rd193, [%rd183];
ld.shared.u64 %rd194, [%rd185];
st.shared.u64 [%rd183], %rd194;
st.shared.u64 [%rd185], %rd193;
add.s64 %rd196, %rd136, %rd186;
ld.shared.u8 %rs14, [%rd196];
add.s64 %rd197, %rd136, %rd190;
ld.shared.u8 %rs15, [%rd197];
st.shared.u8 [%rd196], %rs15;
st.shared.u8 [%rd197], %rs14;

BB30_35:
bar.sync 0;
ld.shared.u64 %rd60, [%rd152+8];
ld.shared.u64 %rd61, [%rd152];
setp.le.s64	%p27, %rd61, %rd60;
@%p27 bra BB30_37;

cvt.u64.u32	%rd201, %r61;
add.s64 %rd203, %rd136, %rd201;
ld.shared.u8 %rs16, [%rd203];
mov.u32 %r340, 1;
setp.ne.s16	%p28, %rs16, 0;
@%p28 bra BB30_38;

BB30_37:
cvt.u64.u32	%rd204, %r61;
add.s64 %rd206, %rd136, %rd204;
ld.shared.u8 %rs17, [%rd206+1];
setp.eq.s16	%p29, %rs17, 0;
selp.u32	%r340, 1, 0, %p29;

BB30_38:
bfe.u32 %r100, %r13, 1, 1;
setp.ne.s32	%p30, %r340, %r100;
@%p30 bra BB30_40;

cvt.u64.u32	%rd207, %r61;
st.shared.u64 [%rd152], %rd60;
st.shared.u64 [%rd152+8], %rd61;
add.s64 %rd212, %rd135, %rd150;
ld.shared.u64 %rd213, [%rd212];
ld.shared.u64 %rd214, [%rd212+8];
st.shared.u64 [%rd212], %rd214;
st.shared.u64 [%rd212+8], %rd213;
add.s64 %rd216, %rd136, %rd207;
ld.shared.u8 %rs18, [%rd216];
ld.shared.u8 %rs19, [%rd216+1];
st.shared.u8 [%rd216], %rs19;
st.shared.u8 [%rd216+1], %rs18;

BB30_40:
bar.sync 0;
and.b32 %r103, %r13, 3;
sub.s32 %r24, %r61, %r103;
add.s32 %r105, %r24, 4;
mul.wide.u32 %rd217, %r105, 8;
add.s64 %rd219, %rd134, %rd217;
mul.wide.u32 %rd220, %r24, 8;
add.s64 %rd221, %rd134, %rd220;
ld.shared.u64 %rd62, [%rd219];
ld.shared.u64 %rd63, [%rd221];
setp.le.s64	%p31, %rd63, %rd62;
@%p31 bra BB30_42;

cvt.u64.u32	%rd222, %r24;
add.s64 %rd224, %rd136, %rd222;
ld.shared.u8 %rs20, [%rd224];
mov.u32 %r341, 1;
setp.ne.s16	%p32, %rs20, 0;
@%p32 bra BB30_43;

BB30_42:
cvt.u64.u32	%rd225, %r105;
add.s64 %rd227, %rd136, %rd225;
ld.shared.u8 %rs21, [%rd227];
setp.eq.s16	%p33, %rs21, 0;
selp.u32	%r341, 1, 0, %p33;

BB30_43:
bfe.u32 %r117, %r13, 2, 1;
setp.ne.s32	%p34, %r341, %r117;
@%p34 bra BB30_45;

add.s64 %rd230, %rd135, %rd220;
add.s64 %rd232, %rd135, %rd217;
cvt.u64.u32	%rd233, %r24;
st.shared.u64 [%rd221], %rd62;
cvt.u64.u32	%rd237, %r105;
st.shared.u64 [%rd219], %rd63;
ld.shared.u64 %rd240, [%rd230];
ld.shared.u64 %rd241, [%rd232];
st.shared.u64 [%rd230], %rd241;
st.shared.u64 [%rd232], %rd240;
add.s64 %rd243, %rd136, %rd233;
ld.shared.u8 %rs22, [%rd243];
add.s64 %rd244, %rd136, %rd237;
ld.shared.u8 %rs23, [%rd244];
st.shared.u8 [%rd243], %rs23;
st.shared.u8 [%rd244], %rs22;

BB30_45:
bar.sync 0;
ld.shared.u64 %rd64, [%rd172];
ld.shared.u64 %rd65, [%rd174];
setp.le.s64	%p35, %rd65, %rd64;
@%p35 bra BB30_47;

cvt.u64.u32	%rd250, %r18;
add.s64 %rd252, %rd136, %rd250;
ld.shared.u8 %rs24, [%rd252];
mov.u32 %r342, 1;
setp.ne.s16	%p36, %rs24, 0;
@%p36 bra BB30_48;

BB30_47:
cvt.u64.u32	%rd253, %r73;
add.s64 %rd255, %rd136, %rd253;
ld.shared.u8 %rs25, [%rd255];
setp.eq.s16	%p37, %rs25, 0;
selp.u32	%r342, 1, 0, %p37;

BB30_48:
bfe.u32 %r140, %r13, 2, 1;
setp.ne.s32	%p38, %r342, %r140;
@%p38 bra BB30_50;

cvt.u64.u32	%rd256, %r18;
st.shared.u64 [%rd174], %rd64;
cvt.u64.u32	%rd260, %r73;
st.shared.u64 [%rd172], %rd65;
add.s64 %rd264, %rd135, %rd173;
ld.shared.u64 %rd265, [%rd264];
add.s64 %rd266, %rd135, %rd170;
ld.shared.u64 %rd267, [%rd266];
st.shared.u64 [%rd264], %rd267;
st.shared.u64 [%rd266], %rd265;
add.s64 %rd269, %rd136, %rd256;
ld.shared.u8 %rs26, [%rd269];
add.s64 %rd270, %rd136, %rd260;
ld.shared.u8 %rs27, [%rd270];
st.shared.u8 [%rd269], %rs27;
st.shared.u8 [%rd270], %rs26;

BB30_50:
bar.sync 0;
ld.shared.u64 %rd66, [%rd152+8];
ld.shared.u64 %rd67, [%rd152];
setp.le.s64	%p39, %rd67, %rd66;
@%p39 bra BB30_52;

cvt.u64.u32	%rd274, %r61;
add.s64 %rd276, %rd136, %rd274;
ld.shared.u8 %rs28, [%rd276];
mov.u32 %r343, 1;
setp.ne.s16	%p40, %rs28, 0;
@%p40 bra BB30_53;

BB30_52:
cvt.u64.u32	%rd277, %r61;
add.s64 %rd279, %rd136, %rd277;
ld.shared.u8 %rs29, [%rd279+1];
setp.eq.s16	%p41, %rs29, 0;
selp.u32	%r343, 1, 0, %p41;

BB30_53:
bfe.u32 %r154, %r13, 2, 1;
setp.ne.s32	%p42, %r343, %r154;
@%p42 bra BB30_55;

cvt.u64.u32	%rd280, %r61;
st.shared.u64 [%rd152], %rd66;
st.shared.u64 [%rd152+8], %rd67;
add.s64 %rd285, %rd135, %rd150;
ld.shared.u64 %rd286, [%rd285];
ld.shared.u64 %rd287, [%rd285+8];
st.shared.u64 [%rd285], %rd287;
st.shared.u64 [%rd285+8], %rd286;
add.s64 %rd289, %rd136, %rd280;
ld.shared.u8 %rs30, [%rd289];
ld.shared.u8 %rs31, [%rd289+1];
st.shared.u8 [%rd289], %rs31;
st.shared.u8 [%rd289+1], %rs30;

BB30_55:
bar.sync 0;
and.b32 %r157, %r13, 7;
sub.s32 %r32, %r61, %r157;
add.s32 %r159, %r32, 8;
mul.wide.u32 %rd290, %r159, 8;
add.s64 %rd292, %rd134, %rd290;
mul.wide.u32 %rd293, %r32, 8;
add.s64 %rd294, %rd134, %rd293;
ld.shared.u64 %rd68, [%rd292];
ld.shared.u64 %rd69, [%rd294];
setp.le.s64	%p43, %rd69, %rd68;
@%p43 bra BB30_57;

cvt.u64.u32	%rd295, %r32;
add.s64 %rd297, %rd136, %rd295;
ld.shared.u8 %rs32, [%rd297];
mov.u32 %r344, 1;
setp.ne.s16	%p44, %rs32, 0;
@%p44 bra BB30_58;

BB30_57:
cvt.u64.u32	%rd298, %r159;
add.s64 %rd300, %rd136, %rd298;
ld.shared.u8 %rs33, [%rd300];
setp.eq.s16	%p45, %rs33, 0;
selp.u32	%r344, 1, 0, %p45;

BB30_58:
bfe.u32 %r171, %r13, 3, 1;
setp.ne.s32	%p46, %r344, %r171;
@%p46 bra BB30_60;

mul.wide.u32 %rd569, %r32, 8;
add.s64 %rd303, %rd135, %rd569;
add.s64 %rd305, %rd135, %rd290;
cvt.u64.u32	%rd306, %r32;
st.shared.u64 [%rd294], %rd68;
cvt.u64.u32	%rd310, %r159;
st.shared.u64 [%rd292], %rd69;
ld.shared.u64 %rd313, [%rd303];
ld.shared.u64 %rd314, [%rd305];
st.shared.u64 [%rd303], %rd314;
st.shared.u64 [%rd305], %rd313;
add.s64 %rd316, %rd136, %rd306;
ld.shared.u8 %rs34, [%rd316];
add.s64 %rd317, %rd136, %rd310;
ld.shared.u8 %rs35, [%rd317];
st.shared.u8 [%rd316], %rs35;
st.shared.u8 [%rd317], %rs34;

BB30_60:
bar.sync 0;
ld.shared.u64 %rd70, [%rd219];
ld.shared.u64 %rd71, [%rd221];
setp.le.s64	%p47, %rd71, %rd70;
@%p47 bra BB30_62;

cvt.u64.u32	%rd323, %r24;
add.s64 %rd325, %rd136, %rd323;
ld.shared.u8 %rs36, [%rd325];
mov.u32 %r345, 1;
setp.ne.s16	%p48, %rs36, 0;
@%p48 bra BB30_63;

BB30_62:
add.s32 %r331, %r24, 4;
cvt.u64.u32	%rd326, %r331;
add.s64 %rd328, %rd136, %rd326;
ld.shared.u8 %rs37, [%rd328];
setp.eq.s16	%p49, %rs37, 0;
selp.u32	%r345, 1, 0, %p49;

BB30_63:
bfe.u32 %r194, %r13, 3, 1;
setp.ne.s32	%p50, %r345, %r194;
@%p50 bra BB30_65;

mul.wide.u32 %rd568, %r24, 8;
add.s32 %r332, %r24, 4;
cvt.u64.u32	%rd329, %r24;
st.shared.u64 [%rd221], %rd70;
cvt.u64.u32	%rd333, %r332;
st.shared.u64 [%rd219], %rd71;
add.s64 %rd337, %rd135, %rd568;
ld.shared.u64 %rd338, [%rd337];
add.s64 %rd339, %rd135, %rd217;
ld.shared.u64 %rd340, [%rd339];
st.shared.u64 [%rd337], %rd340;
st.shared.u64 [%rd339], %rd338;
add.s64 %rd342, %rd136, %rd329;
ld.shared.u8 %rs38, [%rd342];
add.s64 %rd343, %rd136, %rd333;
ld.shared.u8 %rs39, [%rd343];
st.shared.u8 [%rd342], %rs39;
st.shared.u8 [%rd343], %rs38;

BB30_65:
bar.sync 0;
ld.shared.u64 %rd72, [%rd172];
ld.shared.u64 %rd73, [%rd174];
setp.le.s64	%p51, %rd73, %rd72;
@%p51 bra BB30_67;

cvt.u64.u32	%rd349, %r18;
add.s64 %rd351, %rd136, %rd349;
ld.shared.u8 %rs40, [%rd351];
mov.u32 %r346, 1;
setp.ne.s16	%p52, %rs40, 0;
@%p52 bra BB30_68;

BB30_67:
cvt.u64.u32	%rd352, %r73;
add.s64 %rd354, %rd136, %rd352;
ld.shared.u8 %rs41, [%rd354];
setp.eq.s16	%p53, %rs41, 0;
selp.u32	%r346, 1, 0, %p53;

BB30_68:
bfe.u32 %r216, %r13, 3, 1;
setp.ne.s32	%p54, %r346, %r216;
@%p54 bra BB30_70;

mul.wide.u32 %rd567, %r18, 8;
cvt.u64.u32	%rd355, %r18;
st.shared.u64 [%rd174], %rd72;
cvt.u64.u32	%rd359, %r73;
st.shared.u64 [%rd172], %rd73;
add.s64 %rd363, %rd135, %rd567;
ld.shared.u64 %rd364, [%rd363];
add.s64 %rd365, %rd135, %rd170;
ld.shared.u64 %rd366, [%rd365];
st.shared.u64 [%rd363], %rd366;
st.shared.u64 [%rd365], %rd364;
add.s64 %rd368, %rd136, %rd355;
ld.shared.u8 %rs42, [%rd368];
add.s64 %rd369, %rd136, %rd359;
ld.shared.u8 %rs43, [%rd369];
st.shared.u8 [%rd368], %rs43;
st.shared.u8 [%rd369], %rs42;

BB30_70:
bar.sync 0;
ld.shared.u64 %rd74, [%rd152+8];
ld.shared.u64 %rd75, [%rd152];
setp.le.s64	%p55, %rd75, %rd74;
@%p55 bra BB30_72;

cvt.u64.u32	%rd373, %r61;
add.s64 %rd375, %rd136, %rd373;
ld.shared.u8 %rs44, [%rd375];
mov.u32 %r347, 1;
setp.ne.s16	%p56, %rs44, 0;
@%p56 bra BB30_73;

BB30_72:
cvt.u64.u32	%rd376, %r61;
add.s64 %rd378, %rd136, %rd376;
ld.shared.u8 %rs45, [%rd378+1];
setp.eq.s16	%p57, %rs45, 0;
selp.u32	%r347, 1, 0, %p57;

BB30_73:
bfe.u32 %r230, %r13, 3, 1;
setp.ne.s32	%p58, %r347, %r230;
@%p58 bra BB30_75;

mul.wide.u32 %rd566, %r61, 8;
cvt.u64.u32	%rd379, %r61;
st.shared.u64 [%rd152], %rd74;
st.shared.u64 [%rd152+8], %rd75;
add.s64 %rd384, %rd135, %rd566;
ld.shared.u64 %rd385, [%rd384];
ld.shared.u64 %rd386, [%rd384+8];
st.shared.u64 [%rd384], %rd386;
st.shared.u64 [%rd384+8], %rd385;
add.s64 %rd388, %rd136, %rd379;
ld.shared.u8 %rs46, [%rd388];
ld.shared.u8 %rs47, [%rd388+1];
st.shared.u8 [%rd388], %rs47;
st.shared.u8 [%rd388+1], %rs46;

BB30_75:
bar.sync 0;
and.b32 %r233, %r13, 15;
sub.s32 %r234, %r61, %r233;
add.s32 %r235, %r234, 16;
mul.wide.u32 %rd389, %r235, 8;
add.s64 %rd391, %rd134, %rd389;
mul.wide.u32 %rd392, %r234, 8;
add.s64 %rd393, %rd134, %rd392;
ld.shared.u64 %rd76, [%rd391];
ld.shared.u64 %rd77, [%rd393];
setp.le.s64	%p59, %rd77, %rd76;
@%p59 bra BB30_77;

cvt.u64.u32	%rd394, %r234;
add.s64 %rd396, %rd136, %rd394;
ld.shared.u8 %rs48, [%rd396];
setp.ne.s16	%p60, %rs48, 0;
@%p60 bra BB30_79;

BB30_77:
cvt.u64.u32	%rd397, %r235;
add.s64 %rd399, %rd136, %rd397;
ld.shared.u8 %rs1, [%rd399];
setp.eq.s16	%p61, %rs1, 0;
@%p61 bra BB30_79;

mul.wide.u32 %rd555, %r235, 8;
mul.wide.u32 %rd554, %r234, 8;
cvt.u64.u32	%rd400, %r234;
st.shared.u64 [%rd393], %rd76;
st.shared.u64 [%rd391], %rd77;
add.s64 %rd408, %rd135, %rd554;
ld.shared.u64 %rd409, [%rd408];
add.s64 %rd410, %rd135, %rd555;
ld.shared.u64 %rd411, [%rd410];
st.shared.u64 [%rd408], %rd411;
st.shared.u64 [%rd410], %rd409;
add.s64 %rd413, %rd136, %rd400;
ld.shared.u8 %rs49, [%rd413];
st.shared.u8 [%rd413], %rs1;
st.shared.u8 [%rd399], %rs49;

BB30_79:
bar.sync 0;
ld.shared.u64 %rd78, [%rd292];
ld.shared.u64 %rd79, [%rd294];
setp.le.s64	%p62, %rd79, %rd78;
@%p62 bra BB30_81;

cvt.u64.u32	%rd420, %r32;
add.s64 %rd422, %rd136, %rd420;
ld.shared.u8 %rs50, [%rd422];
setp.ne.s16	%p63, %rs50, 0;
@%p63 bra BB30_83;

BB30_81:
add.s32 %r321, %r32, 8;
cvt.u64.u32	%rd423, %r321;
add.s64 %rd425, %rd136, %rd423;
ld.shared.u8 %rs2, [%rd425];
setp.eq.s16	%p64, %rs2, 0;
@%p64 bra BB30_83;

mul.wide.u32 %rd556, %r32, 8;
cvt.u64.u32	%rd426, %r32;
st.shared.u64 [%rd294], %rd78;
st.shared.u64 [%rd292], %rd79;
add.s64 %rd434, %rd135, %rd556;
ld.shared.u64 %rd435, [%rd434];
add.s64 %rd436, %rd135, %rd290;
ld.shared.u64 %rd437, [%rd436];
st.shared.u64 [%rd434], %rd437;
st.shared.u64 [%rd436], %rd435;
add.s64 %rd439, %rd136, %rd426;
ld.shared.u8 %rs51, [%rd439];
st.shared.u8 [%rd439], %rs2;
st.shared.u8 [%rd425], %rs51;

BB30_83:
bar.sync 0;
ld.shared.u64 %rd80, [%rd219];
ld.shared.u64 %rd81, [%rd221];
setp.le.s64	%p65, %rd81, %rd80;
@%p65 bra BB30_85;

cvt.u64.u32	%rd446, %r24;
add.s64 %rd448, %rd136, %rd446;
ld.shared.u8 %rs52, [%rd448];
setp.ne.s16	%p66, %rs52, 0;
@%p66 bra BB30_87;

BB30_85:
add.s32 %r322, %r24, 4;
cvt.u64.u32	%rd449, %r322;
add.s64 %rd451, %rd136, %rd449;
ld.shared.u8 %rs3, [%rd451];
setp.eq.s16	%p67, %rs3, 0;
@%p67 bra BB30_87;

add.s32 %r323, %r24, 4;
mul.wide.u32 %rd558, %r323, 8;
mul.wide.u32 %rd557, %r24, 8;
cvt.u64.u32	%rd452, %r24;
st.shared.u64 [%rd221], %rd80;
st.shared.u64 [%rd219], %rd81;
add.s64 %rd460, %rd135, %rd557;
ld.shared.u64 %rd461, [%rd460];
add.s64 %rd462, %rd135, %rd558;
ld.shared.u64 %rd463, [%rd462];
st.shared.u64 [%rd460], %rd463;
st.shared.u64 [%rd462], %rd461;
add.s64 %rd465, %rd136, %rd452;
ld.shared.u8 %rs53, [%rd465];
st.shared.u8 [%rd465], %rs3;
st.shared.u8 [%rd451], %rs53;

BB30_87:
bar.sync 0;
ld.shared.u64 %rd82, [%rd172];
ld.shared.u64 %rd83, [%rd174];
setp.le.s64	%p68, %rd83, %rd82;
@%p68 bra BB30_89;

cvt.u64.u32	%rd472, %r18;
add.s64 %rd474, %rd136, %rd472;
ld.shared.u8 %rs54, [%rd474];
setp.ne.s16	%p69, %rs54, 0;
@%p69 bra BB30_91;

BB30_89:
add.s32 %r324, %r18, 2;
cvt.u64.u32	%rd475, %r324;
add.s64 %rd477, %rd136, %rd475;
ld.shared.u8 %rs4, [%rd477];
setp.eq.s16	%p70, %rs4, 0;
@%p70 bra BB30_91;

mul.wide.u32 %rd559, %r18, 8;
cvt.u64.u32	%rd478, %r18;
st.shared.u64 [%rd174], %rd82;
st.shared.u64 [%rd172], %rd83;
add.s64 %rd486, %rd135, %rd559;
ld.shared.u64 %rd487, [%rd486];
add.s64 %rd488, %rd135, %rd170;
ld.shared.u64 %rd489, [%rd488];
st.shared.u64 [%rd486], %rd489;
st.shared.u64 [%rd488], %rd487;
add.s64 %rd491, %rd136, %rd478;
ld.shared.u8 %rs55, [%rd491];
st.shared.u8 [%rd491], %rs4;
st.shared.u8 [%rd477], %rs55;

BB30_91:
bar.sync 0;
ld.shared.u64 %rd84, [%rd152+8];
ld.shared.u64 %rd85, [%rd152];
setp.le.s64	%p71, %rd85, %rd84;
@%p71 bra BB30_93;

cvt.u64.u32	%rd496, %r61;
add.s64 %rd498, %rd136, %rd496;
ld.shared.u8 %rs56, [%rd498];
setp.ne.s16	%p72, %rs56, 0;
@%p72 bra BB30_95;

BB30_93:
cvt.u64.u32	%rd499, %r61;
add.s64 %rd501, %rd136, %rd499;
ld.shared.u8 %rs5, [%rd501+1];
setp.eq.s16	%p73, %rs5, 0;
@%p73 bra BB30_95;

mov.u32 %r326, %tid.x;
shl.b32 %r325, %r326, 1;
mul.wide.u32 %rd560, %r325, 8;
st.shared.u64 [%rd152], %rd84;
st.shared.u64 [%rd152+8], %rd85;
add.s64 %rd507, %rd135, %rd560;
ld.shared.u64 %rd508, [%rd507];
ld.shared.u64 %rd509, [%rd507+8];
st.shared.u64 [%rd507], %rd509;
st.shared.u64 [%rd507+8], %rd508;
ld.shared.u8 %rs57, [%rd501];
st.shared.u8 [%rd501], %rs5;
st.shared.u8 [%rd501+1], %rs57;

BB30_95:
ld.param.u64 %rd565, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
cvt.s64.s32	%rd564, %r13;
setp.lt.u64	%p76, %rd564, %rd565;
bar.sync 0;
@!%p76 bra BB30_97;
bra.uni BB30_96;

BB30_96:
mov.u32 %r333, %tid.x;
cvt.s64.s32	%rd570, %r333;
mul.wide.s32 %rd514, %r333, 8;
add.s64 %rd516, %rd134, %rd514;
ld.shared.u64 %rd517, [%rd516];
ld.local.u64 %rd518, [%rd2];
cvta.to.global.u64 %rd519, %rd518;
mul.lo.s64 %rd520, %rd570, %rd88;
add.s64 %rd521, %rd520, %rd25;
shl.b64 %rd522, %rd521, 3;
add.s64 %rd523, %rd519, %rd522;
st.global.u64 [%rd523], %rd517;
add.s64 %rd525, %rd135, %rd514;
ld.shared.u64 %rd526, [%rd525];
ld.local.u64 %rd527, [%rd3];
cvta.to.global.u64 %rd528, %rd527;
mul.lo.s64 %rd529, %rd570, %rd89;
add.s64 %rd530, %rd529, %rd42;
shl.b64 %rd531, %rd530, 3;
add.s64 %rd532, %rd528, %rd531;
st.global.u64 [%rd532], %rd526;

BB30_97:
mov.u32 %r328, %tid.x;
add.s32 %r327, %r328, 16;
ld.param.u64 %rd562, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6GTCompIlEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
cvt.s64.s32	%rd561, %r327;
setp.ge.u64	%p75, %rd561, %rd562;
@%p75 bra BB30_99;

mov.u32 %r330, %tid.x;
add.s32 %r329, %r330, 16;
cvt.s64.s32	%rd563, %r329;
mul.wide.s32 %rd534, %r330, 8;
add.s64 %rd536, %rd134, %rd534;
ld.shared.u64 %rd537, [%rd536+128];
ld.local.u64 %rd538, [%rd2];
cvta.to.global.u64 %rd539, %rd538;
mul.lo.s64 %rd541, %rd563, %rd88;
add.s64 %rd542, %rd541, %rd25;
shl.b64 %rd543, %rd542, 3;
add.s64 %rd544, %rd539, %rd543;
st.global.u64 [%rd544], %rd537;
add.s64 %rd546, %rd135, %rd534;
ld.shared.u64 %rd547, [%rd546+128];
ld.local.u64 %rd548, [%rd3];
cvta.to.global.u64 %rd549, %rd548;
mul.lo.s64 %rd550, %rd563, %rd89;
add.s64 %rd551, %rd550, %rd42;
shl.b64 %rd552, %rd551, 3;
add.s64 %rd553, %rd549, %rd552;
st.global.u64 [%rd553], %rd547;

BB30_99:
ret;
}


.visible .entry _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_(
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0[416],
.param .u64 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1,
.param .u64 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2,
.param .u64 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3,
.param .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4[416],
.param .u64 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5,
.param .align 1 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_6[1]
)
.maxntid 1024, 1, 1
{
.local .align 8 .b8 __local_depot31[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<77>;
.reg .b16 %rs<58>;
.reg .b32 %r<348>;
.reg .b64 %rd<604>;

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys[256];

	.shared .align 8 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues[256];

	.shared .align 1 .b8 _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid[32];

mov.u64 %rd603, __local_depot31;
cvta.local.u64 %SP, %rd603;
ld.param.u64 %rd86, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_1];
ld.param.u64 %rd87, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
ld.param.u64 %rd88, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_3];
ld.param.u64 %rd89, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_5];
mov.u64 %rd4, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_0;
mov.u64 %rd1, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_4;
add.u64 %rd90, %SP, 0;
cvta.to.local.u64 %rd2, %rd90;
add.u64 %rd91, %SP, 416;
cvta.to.local.u64 %rd3, %rd91;
mov.u32 %r334, 0;
mov.pred %p4, 0;
@%p4 bra BB31_2;

BB31_1:
mul.wide.s32 %rd92, %r334, 8;
add.s64 %rd93, %rd4, %rd92;
ld.param.u64 %rd94, [%rd93];
add.s64 %rd95, %rd2, %rd92;
st.local.u64 [%rd95], %rd94;
add.s32 %r334, %r334, 1;
setp.lt.u32	%p5, %r334, 52;
@%p5 bra BB31_1;

BB31_2:
mov.u32 %r335, 0;
@%p4 bra BB31_4;

BB31_3:
mul.wide.s32 %rd96, %r335, 8;
add.s64 %rd97, %rd1, %rd96;
ld.param.u64 %rd98, [%rd97];
add.s64 %rd99, %rd3, %rd96;
st.local.u64 [%rd99], %rd98;
add.s32 %r335, %r335, 1;
setp.lt.u32	%p7, %r335, 52;
@%p7 bra BB31_3;

BB31_4:
mov.u32 %r45, %nctaid.y;
mov.u32 %r46, %ctaid.z;
mov.u32 %r47, %ctaid.y;
mad.lo.s32 %r48, %r45, %r46, %r47;
mov.u32 %r49, %nctaid.x;
mov.u32 %r50, %ctaid.x;
mad.lo.s32 %r51, %r48, %r49, %r50;
cvt.u64.u32	%rd8, %r51;
setp.ge.u64	%p8, %rd8, %rd86;
@%p8 bra BB31_99;

ld.local.u32 %r5, [%rd2+408];
add.s32 %r336, %r5, -1;
mov.u64 %rd100, 0;
setp.lt.s32	%p9, %r336, 1;
mov.u64 %rd585, %rd8;
mov.u64 %rd601, %rd100;
@%p9 bra BB31_11;

mul.wide.s32 %rd102, %r5, 8;
add.s64 %rd571, %rd2, %rd102;
mov.u64 %rd602, 0;
mov.u64 %rd586, %rd8;

BB31_7:
ld.local.u64 %rd14, [%rd571];
or.b64 %rd103, %rd586, %rd14;
and.b64 %rd104, %rd103, -4294967296;
setp.eq.s64	%p10, %rd104, 0;
@%p10 bra BB31_9;
bra.uni BB31_8;

BB31_9:
cvt.u32.u64	%r52, %rd14;
cvt.u32.u64	%r53, %rd586;
div.u32 %r54, %r53, %r52;
rem.u32 %r55, %r53, %r52;
cvt.u64.u32	%rd587, %r54;
cvt.u64.u32	%rd572, %r55;
bra.uni BB31_10;

BB31_8:
div.u64 %rd587, %rd586, %rd14;
rem.u64 %rd572, %rd586, %rd14;

BB31_10:
mov.u64 %rd586, %rd587;
ld.local.u64 %rd105, [%rd571+200];
mul.lo.s64 %rd106, %rd105, %rd572;
add.s64 %rd602, %rd106, %rd602;
add.s64 %rd571, %rd571, -8;
add.s32 %r336, %r336, -1;
setp.gt.s32	%p11, %r336, 0;
mov.u64 %rd579, %rd586;
mov.u64 %rd585, %rd579;
mov.u64 %rd588, %rd602;
mov.u64 %rd601, %rd588;
@%p11 bra BB31_7;

BB31_11:
mov.u64 %rd24, %rd601;
mov.u64 %rd23, %rd585;
ld.local.u64 %rd108, [%rd2+208];
mul.lo.s64 %rd109, %rd108, %rd23;
add.s64 %rd25, %rd109, %rd24;
ld.local.u32 %r9, [%rd3+408];
add.s32 %r337, %r9, -1;
setp.lt.s32	%p12, %r337, 1;
mov.u64 %rd582, %rd8;
mov.u64 %rd599, %rd100;
@%p12 bra BB31_17;

mul.wide.s32 %rd111, %r9, 8;
add.s64 %rd573, %rd3, %rd111;
mov.u64 %rd600, 0;
mov.u64 %rd583, %rd8;

BB31_13:
ld.local.u64 %rd31, [%rd573];
or.b64 %rd112, %rd583, %rd31;
and.b64 %rd113, %rd112, -4294967296;
setp.eq.s64	%p13, %rd113, 0;
@%p13 bra BB31_15;
bra.uni BB31_14;

BB31_15:
cvt.u32.u64	%r56, %rd31;
cvt.u32.u64	%r57, %rd583;
div.u32 %r58, %r57, %r56;
rem.u32 %r59, %r57, %r56;
cvt.u64.u32	%rd584, %r58;
cvt.u64.u32	%rd574, %r59;
bra.uni BB31_16;

BB31_14:
div.u64 %rd584, %rd583, %rd31;
rem.u64 %rd574, %rd583, %rd31;

BB31_16:
mov.u64 %rd583, %rd584;
ld.local.u64 %rd114, [%rd573+200];
mul.lo.s64 %rd115, %rd114, %rd574;
add.s64 %rd600, %rd115, %rd600;
add.s64 %rd573, %rd573, -8;
add.s32 %r337, %r337, -1;
setp.gt.s32	%p14, %r337, 0;
mov.u64 %rd582, %rd583;
mov.u64 %rd599, %rd600;
@%p14 bra BB31_13;

BB31_17:
ld.local.u64 %rd117, [%rd3+208];
mul.lo.s64 %rd118, %rd117, %rd582;
add.s64 %rd42, %rd118, %rd599;
mov.u32 %r13, %tid.x;
cvt.s64.s32	%rd43, %r13;
setp.lt.u64	%p1, %rd43, %rd87;
setp.ge.u64	%p15, %rd43, %rd87;
mov.u64 %rd598, %rd100;
@%p15 bra BB31_19;

ld.local.u64 %rd119, [%rd2];
cvta.to.global.u64 %rd120, %rd119;
mul.lo.s64 %rd121, %rd43, %rd88;
add.s64 %rd122, %rd121, %rd25;
shl.b64 %rd123, %rd122, 3;
add.s64 %rd124, %rd120, %rd123;
ld.global.u64 %rd598, [%rd124];

BB31_19:
mov.u64 %rd597, %rd100;
@%p15 bra BB31_21;

ld.local.u64 %rd126, [%rd3];
cvta.to.global.u64 %rd127, %rd126;
mul.lo.s64 %rd128, %rd43, %rd89;
add.s64 %rd129, %rd128, %rd42;
shl.b64 %rd130, %rd129, 3;
add.s64 %rd131, %rd127, %rd130;
ld.global.u64 %rd597, [%rd131];

BB31_21:
add.s32 %r60, %r13, 16;
selp.u16	%rs6, 1, 0, %p1;
shl.b64 %rd133, %rd43, 3;
mov.u64 %rd134, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181271_29_non_const_sharedKeys;
add.s64 %rd48, %rd134, %rd133;
st.shared.u64 [%rd48], %rd598;
mov.u64 %rd135, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181272_29_non_const_sharedValues;
add.s64 %rd49, %rd135, %rd133;
st.shared.u64 [%rd49], %rd597;
mov.u64 %rd136, _Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3_$__cuda_local_var_181273_32_non_const_sharedValid;
add.s64 %rd50, %rd136, %rd43;
st.shared.u8 [%rd50], %rs6;
cvt.s64.s32	%rd51, %r60;
setp.lt.u64	%p2, %rd51, %rd87;
setp.ge.u64	%p17, %rd51, %rd87;
mov.u64 %rd596, %rd100;
@%p17 bra BB31_23;

ld.local.u64 %rd137, [%rd2];
cvta.to.global.u64 %rd138, %rd137;
mul.lo.s64 %rd139, %rd51, %rd88;
add.s64 %rd140, %rd139, %rd25;
shl.b64 %rd141, %rd140, 3;
add.s64 %rd142, %rd138, %rd141;
ld.global.u64 %rd596, [%rd142];

BB31_23:
mov.u64 %rd595, %rd100;
@%p17 bra BB31_25;

ld.local.u64 %rd144, [%rd3];
cvta.to.global.u64 %rd145, %rd144;
mul.lo.s64 %rd146, %rd51, %rd89;
add.s64 %rd147, %rd146, %rd42;
shl.b64 %rd148, %rd147, 3;
add.s64 %rd149, %rd145, %rd148;
ld.global.u64 %rd595, [%rd149];

BB31_25:
selp.u16	%rs7, 1, 0, %p2;
st.shared.u64 [%rd48+128], %rd596;
st.shared.u64 [%rd49+128], %rd595;
st.shared.u8 [%rd50+16], %rs7;
bar.sync 0;
shl.b32 %r61, %r13, 1;
mul.wide.u32 %rd150, %r61, 8;
add.s64 %rd152, %rd134, %rd150;
ld.shared.u64 %rd56, [%rd152+8];
ld.shared.u64 %rd57, [%rd152];
setp.ge.s64	%p19, %rd57, %rd56;
@%p19 bra BB31_27;

cvt.u64.u32	%rd153, %r61;
add.s64 %rd155, %rd136, %rd153;
ld.shared.u8 %rs8, [%rd155];
mov.u32 %r338, 1;
setp.ne.s16	%p20, %rs8, 0;
@%p20 bra BB31_28;

BB31_27:
cvt.u64.u32	%rd156, %r61;
add.s64 %rd158, %rd136, %rd156;
ld.shared.u8 %rs9, [%rd158+1];
setp.eq.s16	%p21, %rs9, 0;
selp.u32	%r338, 1, 0, %p21;

BB31_28:
and.b32 %r67, %r13, 1;
setp.ne.s32	%p22, %r338, %r67;
@%p22 bra BB31_30;

add.s64 %rd161, %rd135, %rd150;
cvt.u64.u32	%rd162, %r61;
st.shared.u64 [%rd152], %rd56;
st.shared.u64 [%rd152+8], %rd57;
ld.shared.u64 %rd166, [%rd161];
ld.shared.u64 %rd167, [%rd161+8];
st.shared.u64 [%rd161], %rd167;
st.shared.u64 [%rd161+8], %rd166;
add.s64 %rd169, %rd136, %rd162;
ld.shared.u8 %rs10, [%rd169];
ld.shared.u8 %rs11, [%rd169+1];
st.shared.u8 [%rd169], %rs11;
st.shared.u8 [%rd169+1], %rs10;

BB31_30:
bar.sync 0;
sub.s32 %r18, %r61, %r67;
add.s32 %r73, %r18, 2;
mul.wide.u32 %rd170, %r73, 8;
add.s64 %rd172, %rd134, %rd170;
mul.wide.u32 %rd173, %r18, 8;
add.s64 %rd174, %rd134, %rd173;
ld.shared.u64 %rd58, [%rd172];
ld.shared.u64 %rd59, [%rd174];
setp.ge.s64	%p23, %rd59, %rd58;
@%p23 bra BB31_32;

cvt.u64.u32	%rd175, %r18;
add.s64 %rd177, %rd136, %rd175;
ld.shared.u8 %rs12, [%rd177];
mov.u32 %r339, 1;
setp.ne.s16	%p24, %rs12, 0;
@%p24 bra BB31_33;

BB31_32:
cvt.u64.u32	%rd178, %r73;
add.s64 %rd180, %rd136, %rd178;
ld.shared.u8 %rs13, [%rd180];
setp.eq.s16	%p25, %rs13, 0;
selp.u32	%r339, 1, 0, %p25;

BB31_33:
bfe.u32 %r85, %r13, 1, 1;
setp.ne.s32	%p26, %r339, %r85;
@%p26 bra BB31_35;

add.s64 %rd183, %rd135, %rd173;
add.s64 %rd185, %rd135, %rd170;
cvt.u64.u32	%rd186, %r18;
st.shared.u64 [%rd174], %rd58;
cvt.u64.u32	%rd190, %r73;
st.shared.u64 [%rd172], %rd59;
ld.shared.u64 %rd193, [%rd183];
ld.shared.u64 %rd194, [%rd185];
st.shared.u64 [%rd183], %rd194;
st.shared.u64 [%rd185], %rd193;
add.s64 %rd196, %rd136, %rd186;
ld.shared.u8 %rs14, [%rd196];
add.s64 %rd197, %rd136, %rd190;
ld.shared.u8 %rs15, [%rd197];
st.shared.u8 [%rd196], %rs15;
st.shared.u8 [%rd197], %rs14;

BB31_35:
bar.sync 0;
ld.shared.u64 %rd60, [%rd152+8];
ld.shared.u64 %rd61, [%rd152];
setp.ge.s64	%p27, %rd61, %rd60;
@%p27 bra BB31_37;

cvt.u64.u32	%rd201, %r61;
add.s64 %rd203, %rd136, %rd201;
ld.shared.u8 %rs16, [%rd203];
mov.u32 %r340, 1;
setp.ne.s16	%p28, %rs16, 0;
@%p28 bra BB31_38;

BB31_37:
cvt.u64.u32	%rd204, %r61;
add.s64 %rd206, %rd136, %rd204;
ld.shared.u8 %rs17, [%rd206+1];
setp.eq.s16	%p29, %rs17, 0;
selp.u32	%r340, 1, 0, %p29;

BB31_38:
bfe.u32 %r100, %r13, 1, 1;
setp.ne.s32	%p30, %r340, %r100;
@%p30 bra BB31_40;

cvt.u64.u32	%rd207, %r61;
st.shared.u64 [%rd152], %rd60;
st.shared.u64 [%rd152+8], %rd61;
add.s64 %rd212, %rd135, %rd150;
ld.shared.u64 %rd213, [%rd212];
ld.shared.u64 %rd214, [%rd212+8];
st.shared.u64 [%rd212], %rd214;
st.shared.u64 [%rd212+8], %rd213;
add.s64 %rd216, %rd136, %rd207;
ld.shared.u8 %rs18, [%rd216];
ld.shared.u8 %rs19, [%rd216+1];
st.shared.u8 [%rd216], %rs19;
st.shared.u8 [%rd216+1], %rs18;

BB31_40:
bar.sync 0;
and.b32 %r103, %r13, 3;
sub.s32 %r24, %r61, %r103;
add.s32 %r105, %r24, 4;
mul.wide.u32 %rd217, %r105, 8;
add.s64 %rd219, %rd134, %rd217;
mul.wide.u32 %rd220, %r24, 8;
add.s64 %rd221, %rd134, %rd220;
ld.shared.u64 %rd62, [%rd219];
ld.shared.u64 %rd63, [%rd221];
setp.ge.s64	%p31, %rd63, %rd62;
@%p31 bra BB31_42;

cvt.u64.u32	%rd222, %r24;
add.s64 %rd224, %rd136, %rd222;
ld.shared.u8 %rs20, [%rd224];
mov.u32 %r341, 1;
setp.ne.s16	%p32, %rs20, 0;
@%p32 bra BB31_43;

BB31_42:
cvt.u64.u32	%rd225, %r105;
add.s64 %rd227, %rd136, %rd225;
ld.shared.u8 %rs21, [%rd227];
setp.eq.s16	%p33, %rs21, 0;
selp.u32	%r341, 1, 0, %p33;

BB31_43:
bfe.u32 %r117, %r13, 2, 1;
setp.ne.s32	%p34, %r341, %r117;
@%p34 bra BB31_45;

add.s64 %rd230, %rd135, %rd220;
add.s64 %rd232, %rd135, %rd217;
cvt.u64.u32	%rd233, %r24;
st.shared.u64 [%rd221], %rd62;
cvt.u64.u32	%rd237, %r105;
st.shared.u64 [%rd219], %rd63;
ld.shared.u64 %rd240, [%rd230];
ld.shared.u64 %rd241, [%rd232];
st.shared.u64 [%rd230], %rd241;
st.shared.u64 [%rd232], %rd240;
add.s64 %rd243, %rd136, %rd233;
ld.shared.u8 %rs22, [%rd243];
add.s64 %rd244, %rd136, %rd237;
ld.shared.u8 %rs23, [%rd244];
st.shared.u8 [%rd243], %rs23;
st.shared.u8 [%rd244], %rs22;

BB31_45:
bar.sync 0;
ld.shared.u64 %rd64, [%rd172];
ld.shared.u64 %rd65, [%rd174];
setp.ge.s64	%p35, %rd65, %rd64;
@%p35 bra BB31_47;

cvt.u64.u32	%rd250, %r18;
add.s64 %rd252, %rd136, %rd250;
ld.shared.u8 %rs24, [%rd252];
mov.u32 %r342, 1;
setp.ne.s16	%p36, %rs24, 0;
@%p36 bra BB31_48;

BB31_47:
cvt.u64.u32	%rd253, %r73;
add.s64 %rd255, %rd136, %rd253;
ld.shared.u8 %rs25, [%rd255];
setp.eq.s16	%p37, %rs25, 0;
selp.u32	%r342, 1, 0, %p37;

BB31_48:
bfe.u32 %r140, %r13, 2, 1;
setp.ne.s32	%p38, %r342, %r140;
@%p38 bra BB31_50;

cvt.u64.u32	%rd256, %r18;
st.shared.u64 [%rd174], %rd64;
cvt.u64.u32	%rd260, %r73;
st.shared.u64 [%rd172], %rd65;
add.s64 %rd264, %rd135, %rd173;
ld.shared.u64 %rd265, [%rd264];
add.s64 %rd266, %rd135, %rd170;
ld.shared.u64 %rd267, [%rd266];
st.shared.u64 [%rd264], %rd267;
st.shared.u64 [%rd266], %rd265;
add.s64 %rd269, %rd136, %rd256;
ld.shared.u8 %rs26, [%rd269];
add.s64 %rd270, %rd136, %rd260;
ld.shared.u8 %rs27, [%rd270];
st.shared.u8 [%rd269], %rs27;
st.shared.u8 [%rd270], %rs26;

BB31_50:
bar.sync 0;
ld.shared.u64 %rd66, [%rd152+8];
ld.shared.u64 %rd67, [%rd152];
setp.ge.s64	%p39, %rd67, %rd66;
@%p39 bra BB31_52;

cvt.u64.u32	%rd274, %r61;
add.s64 %rd276, %rd136, %rd274;
ld.shared.u8 %rs28, [%rd276];
mov.u32 %r343, 1;
setp.ne.s16	%p40, %rs28, 0;
@%p40 bra BB31_53;

BB31_52:
cvt.u64.u32	%rd277, %r61;
add.s64 %rd279, %rd136, %rd277;
ld.shared.u8 %rs29, [%rd279+1];
setp.eq.s16	%p41, %rs29, 0;
selp.u32	%r343, 1, 0, %p41;

BB31_53:
bfe.u32 %r154, %r13, 2, 1;
setp.ne.s32	%p42, %r343, %r154;
@%p42 bra BB31_55;

cvt.u64.u32	%rd280, %r61;
st.shared.u64 [%rd152], %rd66;
st.shared.u64 [%rd152+8], %rd67;
add.s64 %rd285, %rd135, %rd150;
ld.shared.u64 %rd286, [%rd285];
ld.shared.u64 %rd287, [%rd285+8];
st.shared.u64 [%rd285], %rd287;
st.shared.u64 [%rd285+8], %rd286;
add.s64 %rd289, %rd136, %rd280;
ld.shared.u8 %rs30, [%rd289];
ld.shared.u8 %rs31, [%rd289+1];
st.shared.u8 [%rd289], %rs31;
st.shared.u8 [%rd289+1], %rs30;

BB31_55:
bar.sync 0;
and.b32 %r157, %r13, 7;
sub.s32 %r32, %r61, %r157;
add.s32 %r159, %r32, 8;
mul.wide.u32 %rd290, %r159, 8;
add.s64 %rd292, %rd134, %rd290;
mul.wide.u32 %rd293, %r32, 8;
add.s64 %rd294, %rd134, %rd293;
ld.shared.u64 %rd68, [%rd292];
ld.shared.u64 %rd69, [%rd294];
setp.ge.s64	%p43, %rd69, %rd68;
@%p43 bra BB31_57;

cvt.u64.u32	%rd295, %r32;
add.s64 %rd297, %rd136, %rd295;
ld.shared.u8 %rs32, [%rd297];
mov.u32 %r344, 1;
setp.ne.s16	%p44, %rs32, 0;
@%p44 bra BB31_58;

BB31_57:
cvt.u64.u32	%rd298, %r159;
add.s64 %rd300, %rd136, %rd298;
ld.shared.u8 %rs33, [%rd300];
setp.eq.s16	%p45, %rs33, 0;
selp.u32	%r344, 1, 0, %p45;

BB31_58:
bfe.u32 %r171, %r13, 3, 1;
setp.ne.s32	%p46, %r344, %r171;
@%p46 bra BB31_60;

mul.wide.u32 %rd569, %r32, 8;
add.s64 %rd303, %rd135, %rd569;
add.s64 %rd305, %rd135, %rd290;
cvt.u64.u32	%rd306, %r32;
st.shared.u64 [%rd294], %rd68;
cvt.u64.u32	%rd310, %r159;
st.shared.u64 [%rd292], %rd69;
ld.shared.u64 %rd313, [%rd303];
ld.shared.u64 %rd314, [%rd305];
st.shared.u64 [%rd303], %rd314;
st.shared.u64 [%rd305], %rd313;
add.s64 %rd316, %rd136, %rd306;
ld.shared.u8 %rs34, [%rd316];
add.s64 %rd317, %rd136, %rd310;
ld.shared.u8 %rs35, [%rd317];
st.shared.u8 [%rd316], %rs35;
st.shared.u8 [%rd317], %rs34;

BB31_60:
bar.sync 0;
ld.shared.u64 %rd70, [%rd219];
ld.shared.u64 %rd71, [%rd221];
setp.ge.s64	%p47, %rd71, %rd70;
@%p47 bra BB31_62;

cvt.u64.u32	%rd323, %r24;
add.s64 %rd325, %rd136, %rd323;
ld.shared.u8 %rs36, [%rd325];
mov.u32 %r345, 1;
setp.ne.s16	%p48, %rs36, 0;
@%p48 bra BB31_63;

BB31_62:
add.s32 %r331, %r24, 4;
cvt.u64.u32	%rd326, %r331;
add.s64 %rd328, %rd136, %rd326;
ld.shared.u8 %rs37, [%rd328];
setp.eq.s16	%p49, %rs37, 0;
selp.u32	%r345, 1, 0, %p49;

BB31_63:
bfe.u32 %r194, %r13, 3, 1;
setp.ne.s32	%p50, %r345, %r194;
@%p50 bra BB31_65;

mul.wide.u32 %rd568, %r24, 8;
add.s32 %r332, %r24, 4;
cvt.u64.u32	%rd329, %r24;
st.shared.u64 [%rd221], %rd70;
cvt.u64.u32	%rd333, %r332;
st.shared.u64 [%rd219], %rd71;
add.s64 %rd337, %rd135, %rd568;
ld.shared.u64 %rd338, [%rd337];
add.s64 %rd339, %rd135, %rd217;
ld.shared.u64 %rd340, [%rd339];
st.shared.u64 [%rd337], %rd340;
st.shared.u64 [%rd339], %rd338;
add.s64 %rd342, %rd136, %rd329;
ld.shared.u8 %rs38, [%rd342];
add.s64 %rd343, %rd136, %rd333;
ld.shared.u8 %rs39, [%rd343];
st.shared.u8 [%rd342], %rs39;
st.shared.u8 [%rd343], %rs38;

BB31_65:
bar.sync 0;
ld.shared.u64 %rd72, [%rd172];
ld.shared.u64 %rd73, [%rd174];
setp.ge.s64	%p51, %rd73, %rd72;
@%p51 bra BB31_67;

cvt.u64.u32	%rd349, %r18;
add.s64 %rd351, %rd136, %rd349;
ld.shared.u8 %rs40, [%rd351];
mov.u32 %r346, 1;
setp.ne.s16	%p52, %rs40, 0;
@%p52 bra BB31_68;

BB31_67:
cvt.u64.u32	%rd352, %r73;
add.s64 %rd354, %rd136, %rd352;
ld.shared.u8 %rs41, [%rd354];
setp.eq.s16	%p53, %rs41, 0;
selp.u32	%r346, 1, 0, %p53;

BB31_68:
bfe.u32 %r216, %r13, 3, 1;
setp.ne.s32	%p54, %r346, %r216;
@%p54 bra BB31_70;

mul.wide.u32 %rd567, %r18, 8;
cvt.u64.u32	%rd355, %r18;
st.shared.u64 [%rd174], %rd72;
cvt.u64.u32	%rd359, %r73;
st.shared.u64 [%rd172], %rd73;
add.s64 %rd363, %rd135, %rd567;
ld.shared.u64 %rd364, [%rd363];
add.s64 %rd365, %rd135, %rd170;
ld.shared.u64 %rd366, [%rd365];
st.shared.u64 [%rd363], %rd366;
st.shared.u64 [%rd365], %rd364;
add.s64 %rd368, %rd136, %rd355;
ld.shared.u8 %rs42, [%rd368];
add.s64 %rd369, %rd136, %rd359;
ld.shared.u8 %rs43, [%rd369];
st.shared.u8 [%rd368], %rs43;
st.shared.u8 [%rd369], %rs42;

BB31_70:
bar.sync 0;
ld.shared.u64 %rd74, [%rd152+8];
ld.shared.u64 %rd75, [%rd152];
setp.ge.s64	%p55, %rd75, %rd74;
@%p55 bra BB31_72;

cvt.u64.u32	%rd373, %r61;
add.s64 %rd375, %rd136, %rd373;
ld.shared.u8 %rs44, [%rd375];
mov.u32 %r347, 1;
setp.ne.s16	%p56, %rs44, 0;
@%p56 bra BB31_73;

BB31_72:
cvt.u64.u32	%rd376, %r61;
add.s64 %rd378, %rd136, %rd376;
ld.shared.u8 %rs45, [%rd378+1];
setp.eq.s16	%p57, %rs45, 0;
selp.u32	%r347, 1, 0, %p57;

BB31_73:
bfe.u32 %r230, %r13, 3, 1;
setp.ne.s32	%p58, %r347, %r230;
@%p58 bra BB31_75;

mul.wide.u32 %rd566, %r61, 8;
cvt.u64.u32	%rd379, %r61;
st.shared.u64 [%rd152], %rd74;
st.shared.u64 [%rd152+8], %rd75;
add.s64 %rd384, %rd135, %rd566;
ld.shared.u64 %rd385, [%rd384];
ld.shared.u64 %rd386, [%rd384+8];
st.shared.u64 [%rd384], %rd386;
st.shared.u64 [%rd384+8], %rd385;
add.s64 %rd388, %rd136, %rd379;
ld.shared.u8 %rs46, [%rd388];
ld.shared.u8 %rs47, [%rd388+1];
st.shared.u8 [%rd388], %rs47;
st.shared.u8 [%rd388+1], %rs46;

BB31_75:
bar.sync 0;
and.b32 %r233, %r13, 15;
sub.s32 %r234, %r61, %r233;
add.s32 %r235, %r234, 16;
mul.wide.u32 %rd389, %r235, 8;
add.s64 %rd391, %rd134, %rd389;
mul.wide.u32 %rd392, %r234, 8;
add.s64 %rd393, %rd134, %rd392;
ld.shared.u64 %rd76, [%rd391];
ld.shared.u64 %rd77, [%rd393];
setp.ge.s64	%p59, %rd77, %rd76;
@%p59 bra BB31_77;

cvt.u64.u32	%rd394, %r234;
add.s64 %rd396, %rd136, %rd394;
ld.shared.u8 %rs48, [%rd396];
setp.ne.s16	%p60, %rs48, 0;
@%p60 bra BB31_79;

BB31_77:
cvt.u64.u32	%rd397, %r235;
add.s64 %rd399, %rd136, %rd397;
ld.shared.u8 %rs1, [%rd399];
setp.eq.s16	%p61, %rs1, 0;
@%p61 bra BB31_79;

mul.wide.u32 %rd555, %r235, 8;
mul.wide.u32 %rd554, %r234, 8;
cvt.u64.u32	%rd400, %r234;
st.shared.u64 [%rd393], %rd76;
st.shared.u64 [%rd391], %rd77;
add.s64 %rd408, %rd135, %rd554;
ld.shared.u64 %rd409, [%rd408];
add.s64 %rd410, %rd135, %rd555;
ld.shared.u64 %rd411, [%rd410];
st.shared.u64 [%rd408], %rd411;
st.shared.u64 [%rd410], %rd409;
add.s64 %rd413, %rd136, %rd400;
ld.shared.u8 %rs49, [%rd413];
st.shared.u8 [%rd413], %rs1;
st.shared.u8 [%rd399], %rs49;

BB31_79:
bar.sync 0;
ld.shared.u64 %rd78, [%rd292];
ld.shared.u64 %rd79, [%rd294];
setp.ge.s64	%p62, %rd79, %rd78;
@%p62 bra BB31_81;

cvt.u64.u32	%rd420, %r32;
add.s64 %rd422, %rd136, %rd420;
ld.shared.u8 %rs50, [%rd422];
setp.ne.s16	%p63, %rs50, 0;
@%p63 bra BB31_83;

BB31_81:
add.s32 %r321, %r32, 8;
cvt.u64.u32	%rd423, %r321;
add.s64 %rd425, %rd136, %rd423;
ld.shared.u8 %rs2, [%rd425];
setp.eq.s16	%p64, %rs2, 0;
@%p64 bra BB31_83;

mul.wide.u32 %rd556, %r32, 8;
cvt.u64.u32	%rd426, %r32;
st.shared.u64 [%rd294], %rd78;
st.shared.u64 [%rd292], %rd79;
add.s64 %rd434, %rd135, %rd556;
ld.shared.u64 %rd435, [%rd434];
add.s64 %rd436, %rd135, %rd290;
ld.shared.u64 %rd437, [%rd436];
st.shared.u64 [%rd434], %rd437;
st.shared.u64 [%rd436], %rd435;
add.s64 %rd439, %rd136, %rd426;
ld.shared.u8 %rs51, [%rd439];
st.shared.u8 [%rd439], %rs2;
st.shared.u8 [%rd425], %rs51;

BB31_83:
bar.sync 0;
ld.shared.u64 %rd80, [%rd219];
ld.shared.u64 %rd81, [%rd221];
setp.ge.s64	%p65, %rd81, %rd80;
@%p65 bra BB31_85;

cvt.u64.u32	%rd446, %r24;
add.s64 %rd448, %rd136, %rd446;
ld.shared.u8 %rs52, [%rd448];
setp.ne.s16	%p66, %rs52, 0;
@%p66 bra BB31_87;

BB31_85:
add.s32 %r322, %r24, 4;
cvt.u64.u32	%rd449, %r322;
add.s64 %rd451, %rd136, %rd449;
ld.shared.u8 %rs3, [%rd451];
setp.eq.s16	%p67, %rs3, 0;
@%p67 bra BB31_87;

add.s32 %r323, %r24, 4;
mul.wide.u32 %rd558, %r323, 8;
mul.wide.u32 %rd557, %r24, 8;
cvt.u64.u32	%rd452, %r24;
st.shared.u64 [%rd221], %rd80;
st.shared.u64 [%rd219], %rd81;
add.s64 %rd460, %rd135, %rd557;
ld.shared.u64 %rd461, [%rd460];
add.s64 %rd462, %rd135, %rd558;
ld.shared.u64 %rd463, [%rd462];
st.shared.u64 [%rd460], %rd463;
st.shared.u64 [%rd462], %rd461;
add.s64 %rd465, %rd136, %rd452;
ld.shared.u8 %rs53, [%rd465];
st.shared.u8 [%rd465], %rs3;
st.shared.u8 [%rd451], %rs53;

BB31_87:
bar.sync 0;
ld.shared.u64 %rd82, [%rd172];
ld.shared.u64 %rd83, [%rd174];
setp.ge.s64	%p68, %rd83, %rd82;
@%p68 bra BB31_89;

cvt.u64.u32	%rd472, %r18;
add.s64 %rd474, %rd136, %rd472;
ld.shared.u8 %rs54, [%rd474];
setp.ne.s16	%p69, %rs54, 0;
@%p69 bra BB31_91;

BB31_89:
add.s32 %r324, %r18, 2;
cvt.u64.u32	%rd475, %r324;
add.s64 %rd477, %rd136, %rd475;
ld.shared.u8 %rs4, [%rd477];
setp.eq.s16	%p70, %rs4, 0;
@%p70 bra BB31_91;

mul.wide.u32 %rd559, %r18, 8;
cvt.u64.u32	%rd478, %r18;
st.shared.u64 [%rd174], %rd82;
st.shared.u64 [%rd172], %rd83;
add.s64 %rd486, %rd135, %rd559;
ld.shared.u64 %rd487, [%rd486];
add.s64 %rd488, %rd135, %rd170;
ld.shared.u64 %rd489, [%rd488];
st.shared.u64 [%rd486], %rd489;
st.shared.u64 [%rd488], %rd487;
add.s64 %rd491, %rd136, %rd478;
ld.shared.u8 %rs55, [%rd491];
st.shared.u8 [%rd491], %rs4;
st.shared.u8 [%rd477], %rs55;

BB31_91:
bar.sync 0;
ld.shared.u64 %rd84, [%rd152+8];
ld.shared.u64 %rd85, [%rd152];
setp.ge.s64	%p71, %rd85, %rd84;
@%p71 bra BB31_93;

cvt.u64.u32	%rd496, %r61;
add.s64 %rd498, %rd136, %rd496;
ld.shared.u8 %rs56, [%rd498];
setp.ne.s16	%p72, %rs56, 0;
@%p72 bra BB31_95;

BB31_93:
cvt.u64.u32	%rd499, %r61;
add.s64 %rd501, %rd136, %rd499;
ld.shared.u8 %rs5, [%rd501+1];
setp.eq.s16	%p73, %rs5, 0;
@%p73 bra BB31_95;

mov.u32 %r326, %tid.x;
shl.b32 %r325, %r326, 1;
mul.wide.u32 %rd560, %r325, 8;
st.shared.u64 [%rd152], %rd84;
st.shared.u64 [%rd152+8], %rd85;
add.s64 %rd507, %rd135, %rd560;
ld.shared.u64 %rd508, [%rd507];
ld.shared.u64 %rd509, [%rd507+8];
st.shared.u64 [%rd507], %rd509;
st.shared.u64 [%rd507+8], %rd508;
ld.shared.u8 %rs57, [%rd501];
st.shared.u8 [%rd501], %rs5;
st.shared.u8 [%rd501+1], %rs57;

BB31_95:
ld.param.u64 %rd565, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
cvt.s64.s32	%rd564, %r13;
setp.lt.u64	%p76, %rd564, %rd565;
bar.sync 0;
@!%p76 bra BB31_97;
bra.uni BB31_96;

BB31_96:
mov.u32 %r333, %tid.x;
cvt.s64.s32	%rd570, %r333;
mul.wide.s32 %rd514, %r333, 8;
add.s64 %rd516, %rd134, %rd514;
ld.shared.u64 %rd517, [%rd516];
ld.local.u64 %rd518, [%rd2];
cvta.to.global.u64 %rd519, %rd518;
mul.lo.s64 %rd520, %rd570, %rd88;
add.s64 %rd521, %rd520, %rd25;
shl.b64 %rd522, %rd521, 3;
add.s64 %rd523, %rd519, %rd522;
st.global.u64 [%rd523], %rd517;
add.s64 %rd525, %rd135, %rd514;
ld.shared.u64 %rd526, [%rd525];
ld.local.u64 %rd527, [%rd3];
cvta.to.global.u64 %rd528, %rd527;
mul.lo.s64 %rd529, %rd570, %rd89;
add.s64 %rd530, %rd529, %rd42;
shl.b64 %rd531, %rd530, 3;
add.s64 %rd532, %rd528, %rd531;
st.global.u64 [%rd532], %rd526;

BB31_97:
mov.u32 %r328, %tid.x;
add.s32 %r327, %r328, 16;
ld.param.u64 %rd562, [_Z20bitonicSortKVInPlaceIllLin1ELin1E6LTCompIlEmLi32EEv10TensorInfoIT_T4_ES4_S4_S4_S2_IT0_S4_ES4_T3__param_2];
cvt.s64.s32	%rd561, %r327;
setp.ge.u64	%p75, %rd561, %rd562;
@%p75 bra BB31_99;

mov.u32 %r330, %tid.x;
add.s32 %r329, %r330, 16;
cvt.s64.s32	%rd563, %r329;
mul.wide.s32 %rd534, %r330, 8;
add.s64 %rd536, %rd134, %rd534;
ld.shared.u64 %rd537, [%rd536+128];
ld.local.u64 %rd538, [%rd2];
cvta.to.global.u64 %rd539, %rd538;
mul.lo.s64 %rd541, %rd563, %rd88;
add.s64 %rd542, %rd541, %rd25;
shl.b64 %rd543, %rd542, 3;
add.s64 %rd544, %rd539, %rd543;
st.global.u64 [%rd544], %rd537;
add.s64 %rd546, %rd135, %rd534;
ld.shared.u64 %rd547, [%rd546+128];
ld.local.u64 %rd548, [%rd3];
cvta.to.global.u64 %rd549, %rd548;
mul.lo.s64 %rd550, %rd563, %rd89;
add.s64 %rd551, %rd550, %rd42;
shl.b64 %rd552, %rd551, 3;
add.s64 %rd553, %rd549, %rd552;
st.global.u64 [%rd553], %rd547;

BB31_99:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB32_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+16], %rd12;

BB32_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB32_5;

cvta.to.global.u64 %rd15, %rd9;
cvt.u64.u32	%rd16, %r26;
add.s64 %rd20, %rd16, %rd8;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd19, %rd15, %rd17;
cvt.u64.u32	%rd3, %r6;

BB32_4:
st.global.u64 [%rd19], %rd20;
add.s64 %rd20, %rd20, %rd3;
shl.b64 %rd18, %rd3, 3;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB32_4;

BB32_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_SL_EENS_10device_ptrIlEENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB33_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+16], %rd19;

BB33_2:
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
add.s64 %rd26, %rd24, %rd14;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB33_4;

BB33_3:
st.global.u64 [%rd25], %rd26;
add.s64 %rd26, %rd26, %rd4;
shl.b64 %rd23, %rd4, 3;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB33_3;

BB33_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IllNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IllNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0[64]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .b64 %rd<7>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IllNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+48];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IllNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+40];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IllNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IllNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEEjSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+28];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd2, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE;
cvta.shared.u64 %rd3, %rd2;
setp.eq.s64	%p2, %rd3, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB34_2;

cvt.s64.s32	%rd4, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE], %r24;
mov.u64 %rd5, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd6, %rd5;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+8], %rd6;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+16], %rd4;

BB34_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;

BB34_3:
mov.u32 %r8, %r26;
add.s32 %r26, %r8, %r6;
setp.lt.u32	%p4, %r8, %r10;
@%p4 bra BB34_3;

ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IllNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IllNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .b64 %rd<14>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IllNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IllNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IllNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd7, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_7pointerINSG_IllNS_9null_typeESK_SK_SK_SK_SK_SK_SK_EENS_6detail22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESR_EENSM_16wrapped_functionINSM_23allocator_traits_detail5gozerEvEElSK_SK_SK_SK_SK_SK_EEEEEEEEvT0__param_0+32];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd8, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE;
cvta.shared.u64 %rd9, %rd8;
setp.eq.s64	%p2, %rd9, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB35_2;

cvt.s64.s32	%rd10, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE], %r18;
mov.u64 %rd11, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd12, %rd11;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+8], %rd12;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+16], %rd10;

BB35_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd2, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd13, %r21;

BB35_3:
mov.u64 %rd4, %rd13;
add.s64 %rd13, %rd4, %rd2;
setp.lt.s64	%p4, %rd4, %rd7;
@%p4 bra BB35_3;

ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[104]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<27>;
.reg .b32 %r<65>;
.reg .b64 %rd<40>;


ld.param.v2.u32 {%r33, %r34}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.v2.u32 {%r35, %r36}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.v2.u32 {%r39, %r40}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r32, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.u32 %r25, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r24, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd13, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd12, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd15, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE;
cvta.shared.u64 %rd16, %rd15;
setp.eq.s64	%p2, %rd16, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB36_2;

cvt.s64.s32	%rd17, %r36;
mov.u32 %r41, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE], %r41;
mov.u64 %rd18, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd19, %rd18;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+8], %rd19;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+16], %rd17;

BB36_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r42, %ctaid.x;
add.s32 %r4, %r42, %r32;
bar.sync 0;
mad.lo.s32 %r62, %r4, %r3, %r1;
setp.ge.u32	%p4, %r62, %r25;
@%p4 bra BB36_8;

cvta.to.global.u64 %rd20, %rd12;
cvta.to.global.u64 %rd1, %rd13;
mul.lo.s32 %r8, %r3, %r33;
cvt.u64.u32	%rd21, %r62;
add.s64 %rd39, %rd21, %rd11;
mul.wide.u32 %rd22, %r62, 4;
add.s64 %rd38, %rd20, %rd22;
neg.s32 %r43, %r24;
cvt.u64.u32	%rd4, %r43;
shr.u32 %r9, %r24, 1;

BB36_4:
cvt.u32.u64	%r44, %rd4;
cvt.u32.u64	%r45, %rd39;
and.b32 %r46, %r45, %r44;
mul.lo.s32 %r47, %r46, %r40;
add.s32 %r48, %r46, %r9;
mul.lo.s32 %r49, %r48, %r40;
min.u32 %r11, %r49, %r39;
sub.s32 %r50, %r39, %r47;
mul.lo.s32 %r51, %r9, %r40;
min.u32 %r52, %r50, %r51;
sub.s32 %r53, %r39, %r11;
min.u32 %r54, %r53, %r51;
add.s32 %r55, %r54, %r52;
cvt.u64.u32	%rd23, %r40;
mul.lo.s64 %rd24, %rd39, %rd23;
cvt.u64.u32	%rd7, %r47;
sub.s64 %rd25, %rd24, %rd7;
cvt.u32.u64	%r56, %rd25;
min.u32 %r12, %r56, %r55;
setp.lt.u32	%p5, %r12, %r54;
sub.s32 %r57, %r12, %r54;
selp.b32	%r64, 0, %r57, %p5;
min.u32 %r63, %r52, %r12;
setp.ge.u32	%p6, %r64, %r63;
@%p6 bra BB36_7;

cvt.u64.u32	%rd8, %r11;
add.s32 %r15, %r12, -1;

BB36_6:
add.s32 %r58, %r63, %r64;
shr.u32 %r59, %r58, 1;
sub.s32 %r60, %r15, %r59;
cvt.u64.u32	%rd26, %r60;
add.s64 %rd27, %rd26, %rd8;
shl.b64 %rd28, %rd27, 3;
add.s64 %rd29, %rd1, %rd28;
cvt.u64.u32	%rd30, %r59;
add.s64 %rd31, %rd30, %rd7;
shl.b64 %rd32, %rd31, 3;
add.s64 %rd33, %rd1, %rd32;
ld.global.u64 %rd34, [%rd33];
ld.global.u64 %rd35, [%rd29];
setp.gt.s64	%p7, %rd35, %rd34;
add.s32 %r61, %r59, 1;
selp.b32	%r64, %r64, %r61, %p7;
selp.b32	%r63, %r59, %r63, %p7;
setp.lt.u32	%p8, %r64, %r63;
@%p8 bra BB36_6;

BB36_7:
st.global.u32 [%rd38], %r64;
cvt.u64.u32	%rd36, %r8;
add.s64 %rd39, %rd39, %rd36;
mul.wide.u32 %rd37, %r8, 4;
add.s64 %rd38, %rd38, %rd37;
add.s32 %r62, %r62, %r8;
setp.lt.u32	%p9, %r62, %r25;
@%p9 bra BB36_4;

BB36_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[104]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<19>;
.reg .b32 %r<60>;
.reg .b64 %rd<45>;


ld.param.v2.u32 {%r27, %r28}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.v2.u32 {%r29, %r30}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.v2.u32 {%r33, %r34}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r26, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.u64 %rd20, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r19, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd18, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd21, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE;
cvta.shared.u64 %rd22, %rd21;
setp.eq.s64	%p2, %rd22, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB37_2;

cvt.s64.s32	%rd23, %r30;
mov.u32 %r35, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE], %r35;
mov.u64 %rd24, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd25, %rd24;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+8], %rd25;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+16], %rd23;

BB37_2:
mov.u32 %r2, %ntid.x;
mov.u32 %r36, %ctaid.x;
add.s32 %r3, %r36, %r26;
bar.sync 0;
mad.lo.s32 %r37, %r3, %r2, %r1;
cvt.s64.s32	%rd42, %r37;
setp.ge.s64	%p4, %rd42, %rd20;
@%p4 bra BB37_8;

cvta.to.global.u64 %rd26, %rd17;
cvta.to.global.u64 %rd3, %rd18;
mul.lo.s32 %r38, %r2, %r27;
cvt.s64.s32	%rd4, %r38;
add.s64 %rd44, %rd42, %rd16;
shl.b64 %rd27, %rd42, 2;
add.s64 %rd43, %rd26, %rd27;
neg.s32 %r39, %r19;
cvt.u64.u32	%rd7, %r39;
shr.u32 %r6, %r19, 1;

BB37_4:
cvt.u32.u64	%r40, %rd7;
cvt.u32.u64	%r41, %rd44;
and.b32 %r42, %r41, %r40;
mul.lo.s32 %r43, %r42, %r34;
add.s32 %r44, %r42, %r6;
mul.lo.s32 %r45, %r44, %r34;
min.u32 %r7, %r45, %r33;
sub.s32 %r46, %r33, %r43;
mul.lo.s32 %r47, %r6, %r34;
min.u32 %r48, %r46, %r47;
sub.s32 %r49, %r33, %r7;
min.u32 %r50, %r49, %r47;
add.s32 %r51, %r50, %r48;
cvt.u64.u32	%rd28, %r34;
mul.lo.s64 %rd29, %rd44, %rd28;
cvt.u64.u32	%rd11, %r43;
sub.s64 %rd30, %rd29, %rd11;
cvt.u32.u64	%r52, %rd30;
min.u32 %r8, %r52, %r51;
setp.lt.u32	%p5, %r8, %r50;
sub.s32 %r53, %r8, %r50;
selp.b32	%r59, 0, %r53, %p5;
min.u32 %r58, %r48, %r8;
setp.ge.u32	%p6, %r59, %r58;
@%p6 bra BB37_7;

cvt.u64.u32	%rd12, %r7;
add.s32 %r11, %r8, -1;

BB37_6:
add.s32 %r54, %r58, %r59;
shr.u32 %r55, %r54, 1;
sub.s32 %r56, %r11, %r55;
cvt.u64.u32	%rd31, %r56;
add.s64 %rd32, %rd31, %rd12;
shl.b64 %rd33, %rd32, 3;
add.s64 %rd34, %rd3, %rd33;
cvt.u64.u32	%rd35, %r55;
add.s64 %rd36, %rd35, %rd11;
shl.b64 %rd37, %rd36, 3;
add.s64 %rd38, %rd3, %rd37;
ld.global.u64 %rd39, [%rd38];
ld.global.u64 %rd40, [%rd34];
setp.gt.s64	%p7, %rd40, %rd39;
add.s32 %r57, %r55, 1;
selp.b32	%r59, %r59, %r57, %p7;
selp.b32	%r58, %r55, %r58, %p7;
setp.lt.u32	%p8, %r59, %r58;
@%p8 bra BB37_6;

BB37_7:
st.global.u32 [%rd43], %r59;
add.s64 %rd44, %rd44, %rd4;
shl.b64 %rd41, %rd4, 2;
add.s64 %rd43, %rd43, %rd41;
add.s64 %rd42, %rd42, %rd4;
setp.lt.s64	%p9, %rd42, %rd20;
@%p9 bra BB37_4;

BB37_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[96]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<27>;
.reg .b32 %r<65>;
.reg .b64 %rd<39>;


ld.param.v2.u32 {%r33, %r34}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.v2.u32 {%r35, %r36}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.v2.u32 {%r39, %r40}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+40];
ld.param.u32 %r32, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.u32 %r25, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r24, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd13, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd12, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd14, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE;
cvta.shared.u64 %rd15, %rd14;
setp.eq.s64	%p2, %rd15, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB38_2;

cvt.s64.s32	%rd16, %r36;
mov.u32 %r41, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE], %r41;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd18, %rd17;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+8], %rd18;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+16], %rd16;

BB38_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r42, %ctaid.x;
add.s32 %r4, %r42, %r32;
bar.sync 0;
mad.lo.s32 %r62, %r4, %r3, %r1;
setp.ge.u32	%p4, %r62, %r25;
@%p4 bra BB38_8;

cvta.to.global.u64 %rd19, %rd12;
cvta.to.global.u64 %rd1, %rd13;
mul.lo.s32 %r8, %r3, %r33;
cvt.u64.u32	%rd20, %r62;
add.s64 %rd38, %rd20, %rd11;
mul.wide.u32 %rd21, %r62, 4;
add.s64 %rd37, %rd19, %rd21;
neg.s32 %r43, %r24;
cvt.u64.u32	%rd4, %r43;
shr.u32 %r9, %r24, 1;

BB38_4:
cvt.u32.u64	%r44, %rd4;
cvt.u32.u64	%r45, %rd38;
and.b32 %r46, %r45, %r44;
mul.lo.s32 %r47, %r46, %r40;
add.s32 %r48, %r46, %r9;
mul.lo.s32 %r49, %r48, %r40;
min.u32 %r11, %r49, %r39;
sub.s32 %r50, %r39, %r47;
mul.lo.s32 %r51, %r9, %r40;
min.u32 %r52, %r50, %r51;
sub.s32 %r53, %r39, %r11;
min.u32 %r54, %r53, %r51;
add.s32 %r55, %r54, %r52;
cvt.u64.u32	%rd22, %r40;
mul.lo.s64 %rd23, %rd38, %rd22;
cvt.u64.u32	%rd7, %r47;
sub.s64 %rd24, %rd23, %rd7;
cvt.u32.u64	%r56, %rd24;
min.u32 %r12, %r56, %r55;
setp.lt.u32	%p5, %r12, %r54;
sub.s32 %r57, %r12, %r54;
selp.b32	%r64, 0, %r57, %p5;
min.u32 %r63, %r52, %r12;
setp.ge.u32	%p6, %r64, %r63;
@%p6 bra BB38_7;

cvt.u64.u32	%rd8, %r11;
add.s32 %r15, %r12, -1;

BB38_6:
add.s32 %r58, %r63, %r64;
shr.u32 %r59, %r58, 1;
sub.s32 %r60, %r15, %r59;
cvt.u64.u32	%rd25, %r60;
add.s64 %rd26, %rd25, %rd8;
cvt.u64.u32	%rd27, %r59;
add.s64 %rd28, %rd27, %rd7;
shl.b64 %rd29, %rd26, 4;
add.s64 %rd30, %rd1, %rd29;
shl.b64 %rd31, %rd28, 4;
add.s64 %rd32, %rd1, %rd31;
ld.global.u64 %rd33, [%rd32];
ld.global.u64 %rd34, [%rd30];
setp.gt.s64	%p7, %rd34, %rd33;
add.s32 %r61, %r59, 1;
selp.b32	%r64, %r64, %r61, %p7;
selp.b32	%r63, %r59, %r63, %p7;
setp.lt.u32	%p8, %r64, %r63;
@%p8 bra BB38_6;

BB38_7:
st.global.u32 [%rd37], %r64;
cvt.u64.u32	%rd35, %r8;
add.s64 %rd38, %rd38, %rd35;
mul.wide.u32 %rd36, %r8, 4;
add.s64 %rd37, %rd37, %rd36;
add.s32 %r62, %r62, %r8;
setp.lt.u32	%p9, %r62, %r25;
@%p9 bra BB38_4;

BB38_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[96]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<19>;
.reg .b32 %r<60>;
.reg .b64 %rd<44>;


ld.param.v2.u32 {%r27, %r28}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.v2.u32 {%r29, %r30}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.v2.u32 {%r33, %r34}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+40];
ld.param.u32 %r26, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.u64 %rd19, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r19, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd18, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE;
cvta.shared.u64 %rd21, %rd20;
setp.eq.s64	%p2, %rd21, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB39_2;

cvt.s64.s32	%rd22, %r30;
mov.u32 %r35, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE], %r35;
mov.u64 %rd23, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd24, %rd23;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+8], %rd24;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+16], %rd22;

BB39_2:
mov.u32 %r2, %ntid.x;
mov.u32 %r36, %ctaid.x;
add.s32 %r3, %r36, %r26;
bar.sync 0;
mad.lo.s32 %r37, %r3, %r2, %r1;
cvt.s64.s32	%rd41, %r37;
setp.ge.s64	%p4, %rd41, %rd19;
@%p4 bra BB39_8;

cvta.to.global.u64 %rd25, %rd17;
cvta.to.global.u64 %rd3, %rd18;
mul.lo.s32 %r38, %r2, %r27;
cvt.s64.s32	%rd4, %r38;
add.s64 %rd43, %rd41, %rd16;
shl.b64 %rd26, %rd41, 2;
add.s64 %rd42, %rd25, %rd26;
neg.s32 %r39, %r19;
cvt.u64.u32	%rd7, %r39;
shr.u32 %r6, %r19, 1;

BB39_4:
cvt.u32.u64	%r40, %rd7;
cvt.u32.u64	%r41, %rd43;
and.b32 %r42, %r41, %r40;
mul.lo.s32 %r43, %r42, %r34;
add.s32 %r44, %r42, %r6;
mul.lo.s32 %r45, %r44, %r34;
min.u32 %r7, %r45, %r33;
sub.s32 %r46, %r33, %r43;
mul.lo.s32 %r47, %r6, %r34;
min.u32 %r48, %r46, %r47;
sub.s32 %r49, %r33, %r7;
min.u32 %r50, %r49, %r47;
add.s32 %r51, %r50, %r48;
cvt.u64.u32	%rd27, %r34;
mul.lo.s64 %rd28, %rd43, %rd27;
cvt.u64.u32	%rd11, %r43;
sub.s64 %rd29, %rd28, %rd11;
cvt.u32.u64	%r52, %rd29;
min.u32 %r8, %r52, %r51;
setp.lt.u32	%p5, %r8, %r50;
sub.s32 %r53, %r8, %r50;
selp.b32	%r59, 0, %r53, %p5;
min.u32 %r58, %r48, %r8;
setp.ge.u32	%p6, %r59, %r58;
@%p6 bra BB39_7;

cvt.u64.u32	%rd12, %r7;
add.s32 %r11, %r8, -1;

BB39_6:
add.s32 %r54, %r58, %r59;
shr.u32 %r55, %r54, 1;
sub.s32 %r56, %r11, %r55;
cvt.u64.u32	%rd30, %r56;
add.s64 %rd31, %rd30, %rd12;
cvt.u64.u32	%rd32, %r55;
add.s64 %rd33, %rd32, %rd11;
shl.b64 %rd34, %rd31, 4;
add.s64 %rd35, %rd3, %rd34;
shl.b64 %rd36, %rd33, 4;
add.s64 %rd37, %rd3, %rd36;
ld.global.u64 %rd38, [%rd37];
ld.global.u64 %rd39, [%rd35];
setp.gt.s64	%p7, %rd39, %rd38;
add.s32 %r57, %r55, 1;
selp.b32	%r59, %r59, %r57, %p7;
selp.b32	%r58, %r55, %r58, %p7;
setp.lt.u32	%p8, %r59, %r58;
@%p8 bra BB39_6;

BB39_7:
st.global.u32 [%rd42], %r59;
add.s64 %rd43, %rd43, %rd4;
shl.b64 %rd40, %rd4, 2;
add.s64 %rd42, %rd42, %rd40;
add.s64 %rd41, %rd41, %rd4;
setp.lt.s64	%p9, %rd41, %rd19;
@%p9 bra BB39_4;

BB39_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[120]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<35>;
.reg .b32 %r<26>;
.reg .b64 %rd<70>;


ld.param.v2.u32 {%r17, %r18}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.v2.u32 {%r19, %r20}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.u32 %r16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+112];
ld.param.u32 %r9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.u64 %rd29, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd28, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd27, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd25, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd24, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd23, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd30, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE;
cvta.shared.u64 %rd31, %rd30;
setp.eq.s64	%p2, %rd31, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB40_2;

cvt.s64.s32	%rd32, %r20;
mov.u32 %r23, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE], %r23;
mov.u64 %rd33, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd34, %rd33;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+8], %rd34;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+16], %rd32;

BB40_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r24, %ctaid.x;
add.s32 %r4, %r24, %r16;
bar.sync 0;
mad.lo.s32 %r25, %r4, %r3, %r1;
setp.ge.u32	%p4, %r25, %r9;
@%p4 bra BB40_8;

cvta.to.global.u64 %rd35, %rd24;
cvta.to.global.u64 %rd1, %rd25;
mul.lo.s32 %r6, %r3, %r17;
cvt.u64.u32	%rd36, %r25;
add.s64 %rd67, %rd36, %rd23;
mul.wide.u32 %rd37, %r25, 8;
add.s64 %rd66, %rd35, %rd37;
neg.s64 %rd6, %rd29;
shr.u64 %rd38, %rd29, 63;
add.s64 %rd39, %rd29, %rd38;
shr.s64 %rd7, %rd39, 1;

BB40_4:
and.b64 %rd40, %rd67, %rd6;
mul.lo.s64 %rd10, %rd40, %rd28;
add.s64 %rd41, %rd7, %rd40;
mul.lo.s64 %rd42, %rd41, %rd28;
min.s64 %rd11, %rd42, %rd27;
sub.s64 %rd43, %rd27, %rd10;
mul.lo.s64 %rd44, %rd7, %rd28;
min.s64 %rd45, %rd43, %rd44;
sub.s64 %rd46, %rd27, %rd11;
min.s64 %rd47, %rd46, %rd44;
add.s64 %rd48, %rd47, %rd45;
mul.lo.s64 %rd49, %rd67, %rd28;
sub.s64 %rd50, %rd49, %rd10;
min.s64 %rd12, %rd50, %rd48;
setp.lt.s64	%p5, %rd12, %rd47;
sub.s64 %rd51, %rd12, %rd47;
selp.b64	%rd69, 0, %rd51, %p5;
min.s64 %rd68, %rd45, %rd12;
setp.ge.s64	%p6, %rd69, %rd68;
@%p6 bra BB40_7;

add.s64 %rd52, %rd11, %rd12;
add.s64 %rd15, %rd52, -1;

BB40_6:
add.s64 %rd53, %rd68, %rd69;
shr.s64 %rd54, %rd53, 1;
sub.s64 %rd55, %rd15, %rd54;
shl.b64 %rd56, %rd55, 3;
add.s64 %rd57, %rd1, %rd56;
add.s64 %rd58, %rd54, %rd10;
shl.b64 %rd59, %rd58, 3;
add.s64 %rd60, %rd1, %rd59;
ld.global.u64 %rd61, [%rd60];
ld.global.u64 %rd62, [%rd57];
setp.gt.s64	%p7, %rd62, %rd61;
add.s64 %rd63, %rd54, 1;
selp.b64	%rd69, %rd69, %rd63, %p7;
selp.b64	%rd68, %rd54, %rd68, %p7;
setp.lt.s64	%p8, %rd69, %rd68;
@%p8 bra BB40_6;

BB40_7:
st.global.u64 [%rd66], %rd69;
cvt.u64.u32	%rd64, %r6;
add.s64 %rd67, %rd67, %rd64;
mul.wide.u32 %rd65, %r6, 8;
add.s64 %rd66, %rd66, %rd65;
add.s32 %r25, %r25, %r6;
setp.lt.u32	%p9, %r25, %r9;
@%p9 bra BB40_4;

BB40_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[120]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<27>;
.reg .b32 %r<21>;
.reg .b64 %rd<75>;


ld.param.v2.u32 {%r11, %r12}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.v2.u32 {%r13, %r14}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+112];
ld.param.u64 %rd35, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.u64 %rd34, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd33, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd32, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd30, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd29, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd28, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd36, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE;
cvta.shared.u64 %rd37, %rd36;
setp.eq.s64	%p2, %rd37, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB41_2;

cvt.s64.s32	%rd38, %r14;
mov.u32 %r17, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE], %r17;
mov.u64 %rd39, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd40, %rd39;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+8], %rd40;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+16], %rd38;

BB41_2:
mov.u32 %r2, %ntid.x;
mov.u32 %r18, %ctaid.x;
add.s32 %r3, %r18, %r10;
bar.sync 0;
mad.lo.s32 %r19, %r3, %r2, %r1;
cvt.s64.s32	%rd70, %r19;
setp.ge.s64	%p4, %rd70, %rd35;
@%p4 bra BB41_8;

cvta.to.global.u64 %rd41, %rd29;
cvta.to.global.u64 %rd3, %rd30;
mul.lo.s32 %r20, %r2, %r11;
cvt.s64.s32	%rd6, %r20;
add.s64 %rd72, %rd70, %rd28;
shl.b64 %rd42, %rd70, 3;
add.s64 %rd71, %rd41, %rd42;
neg.s64 %rd9, %rd34;
shr.u64 %rd43, %rd34, 63;
add.s64 %rd44, %rd34, %rd43;
shr.s64 %rd10, %rd44, 1;

BB41_4:
and.b64 %rd45, %rd72, %rd9;
mul.lo.s64 %rd14, %rd45, %rd33;
add.s64 %rd46, %rd10, %rd45;
mul.lo.s64 %rd47, %rd46, %rd33;
min.s64 %rd15, %rd47, %rd32;
sub.s64 %rd48, %rd32, %rd14;
mul.lo.s64 %rd49, %rd10, %rd33;
min.s64 %rd50, %rd48, %rd49;
sub.s64 %rd51, %rd32, %rd15;
min.s64 %rd52, %rd51, %rd49;
add.s64 %rd53, %rd52, %rd50;
mul.lo.s64 %rd54, %rd72, %rd33;
sub.s64 %rd55, %rd54, %rd14;
min.s64 %rd16, %rd55, %rd53;
setp.lt.s64	%p5, %rd16, %rd52;
sub.s64 %rd56, %rd16, %rd52;
selp.b64	%rd74, 0, %rd56, %p5;
min.s64 %rd73, %rd50, %rd16;
setp.ge.s64	%p6, %rd74, %rd73;
@%p6 bra BB41_7;

add.s64 %rd57, %rd15, %rd16;
add.s64 %rd19, %rd57, -1;

BB41_6:
add.s64 %rd58, %rd73, %rd74;
shr.s64 %rd59, %rd58, 1;
sub.s64 %rd60, %rd19, %rd59;
shl.b64 %rd61, %rd60, 3;
add.s64 %rd62, %rd3, %rd61;
add.s64 %rd63, %rd59, %rd14;
shl.b64 %rd64, %rd63, 3;
add.s64 %rd65, %rd3, %rd64;
ld.global.u64 %rd66, [%rd65];
ld.global.u64 %rd67, [%rd62];
setp.gt.s64	%p7, %rd67, %rd66;
add.s64 %rd68, %rd59, 1;
selp.b64	%rd74, %rd74, %rd68, %p7;
selp.b64	%rd73, %rd59, %rd73, %p7;
setp.lt.s64	%p8, %rd74, %rd73;
@%p8 bra BB41_6;

BB41_7:
st.global.u64 [%rd71], %rd74;
add.s64 %rd72, %rd72, %rd6;
shl.b64 %rd69, %rd6, 3;
add.s64 %rd71, %rd71, %rd69;
add.s64 %rd70, %rd70, %rd6;
setp.lt.s64	%p9, %rd70, %rd35;
@%p9 bra BB41_4;

BB41_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[112]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<35>;
.reg .b32 %r<26>;
.reg .b64 %rd<69>;


ld.param.v2.u32 {%r17, %r18}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.v2.u32 {%r19, %r20}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.u32 %r16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.u32 %r9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd28, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd27, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd26, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd25, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd24, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd23, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd29, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE;
cvta.shared.u64 %rd30, %rd29;
setp.eq.s64	%p2, %rd30, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB42_2;

cvt.s64.s32	%rd31, %r20;
mov.u32 %r23, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE], %r23;
mov.u64 %rd32, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd33, %rd32;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+8], %rd33;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+16], %rd31;

BB42_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r24, %ctaid.x;
add.s32 %r4, %r24, %r16;
bar.sync 0;
mad.lo.s32 %r25, %r4, %r3, %r1;
setp.ge.u32	%p4, %r25, %r9;
@%p4 bra BB42_8;

cvta.to.global.u64 %rd34, %rd24;
cvta.to.global.u64 %rd1, %rd25;
mul.lo.s32 %r6, %r3, %r17;
cvt.u64.u32	%rd35, %r25;
add.s64 %rd66, %rd35, %rd23;
mul.wide.u32 %rd36, %r25, 8;
add.s64 %rd65, %rd34, %rd36;
neg.s64 %rd6, %rd28;
shr.u64 %rd37, %rd28, 63;
add.s64 %rd38, %rd28, %rd37;
shr.s64 %rd7, %rd38, 1;

BB42_4:
and.b64 %rd39, %rd66, %rd6;
mul.lo.s64 %rd10, %rd39, %rd27;
add.s64 %rd40, %rd7, %rd39;
mul.lo.s64 %rd41, %rd40, %rd27;
min.s64 %rd11, %rd41, %rd26;
sub.s64 %rd42, %rd26, %rd10;
mul.lo.s64 %rd43, %rd7, %rd27;
min.s64 %rd44, %rd42, %rd43;
sub.s64 %rd45, %rd26, %rd11;
min.s64 %rd46, %rd45, %rd43;
add.s64 %rd47, %rd46, %rd44;
mul.lo.s64 %rd48, %rd66, %rd27;
sub.s64 %rd49, %rd48, %rd10;
min.s64 %rd12, %rd49, %rd47;
setp.lt.s64	%p5, %rd12, %rd46;
sub.s64 %rd50, %rd12, %rd46;
selp.b64	%rd68, 0, %rd50, %p5;
min.s64 %rd67, %rd44, %rd12;
setp.ge.s64	%p6, %rd68, %rd67;
@%p6 bra BB42_7;

add.s64 %rd51, %rd11, %rd12;
add.s64 %rd15, %rd51, -1;

BB42_6:
add.s64 %rd52, %rd67, %rd68;
shr.s64 %rd53, %rd52, 1;
sub.s64 %rd54, %rd15, %rd53;
add.s64 %rd55, %rd53, %rd10;
shl.b64 %rd56, %rd54, 4;
add.s64 %rd57, %rd1, %rd56;
shl.b64 %rd58, %rd55, 4;
add.s64 %rd59, %rd1, %rd58;
ld.global.u64 %rd60, [%rd59];
ld.global.u64 %rd61, [%rd57];
setp.gt.s64	%p7, %rd61, %rd60;
add.s64 %rd62, %rd53, 1;
selp.b64	%rd68, %rd68, %rd62, %p7;
selp.b64	%rd67, %rd53, %rd67, %p7;
setp.lt.s64	%p8, %rd68, %rd67;
@%p8 bra BB42_6;

BB42_7:
st.global.u64 [%rd65], %rd68;
cvt.u64.u32	%rd63, %r6;
add.s64 %rd66, %rd66, %rd63;
mul.wide.u32 %rd64, %r6, 8;
add.s64 %rd65, %rd65, %rd64;
add.s32 %r25, %r25, %r6;
setp.lt.u32	%p9, %r25, %r9;
@%p9 bra BB42_4;

BB42_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[112]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<27>;
.reg .b32 %r<21>;
.reg .b64 %rd<74>;


ld.param.v2.u32 {%r11, %r12}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.v2.u32 {%r13, %r14}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.u64 %rd34, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd33, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd32, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd31, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd30, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd29, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd28, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustGTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd35, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE;
cvta.shared.u64 %rd36, %rd35;
setp.eq.s64	%p2, %rd36, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB43_2;

cvt.s64.s32	%rd37, %r14;
mov.u32 %r17, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE], %r17;
mov.u64 %rd38, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd39, %rd38;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+8], %rd39;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+16], %rd37;

BB43_2:
mov.u32 %r2, %ntid.x;
mov.u32 %r18, %ctaid.x;
add.s32 %r3, %r18, %r10;
bar.sync 0;
mad.lo.s32 %r19, %r3, %r2, %r1;
cvt.s64.s32	%rd69, %r19;
setp.ge.s64	%p4, %rd69, %rd34;
@%p4 bra BB43_8;

cvta.to.global.u64 %rd40, %rd29;
cvta.to.global.u64 %rd3, %rd30;
mul.lo.s32 %r20, %r2, %r11;
cvt.s64.s32	%rd6, %r20;
add.s64 %rd71, %rd69, %rd28;
shl.b64 %rd41, %rd69, 3;
add.s64 %rd70, %rd40, %rd41;
neg.s64 %rd9, %rd33;
shr.u64 %rd42, %rd33, 63;
add.s64 %rd43, %rd33, %rd42;
shr.s64 %rd10, %rd43, 1;

BB43_4:
and.b64 %rd44, %rd71, %rd9;
mul.lo.s64 %rd14, %rd44, %rd32;
add.s64 %rd45, %rd10, %rd44;
mul.lo.s64 %rd46, %rd45, %rd32;
min.s64 %rd15, %rd46, %rd31;
sub.s64 %rd47, %rd31, %rd14;
mul.lo.s64 %rd48, %rd10, %rd32;
min.s64 %rd49, %rd47, %rd48;
sub.s64 %rd50, %rd31, %rd15;
min.s64 %rd51, %rd50, %rd48;
add.s64 %rd52, %rd51, %rd49;
mul.lo.s64 %rd53, %rd71, %rd32;
sub.s64 %rd54, %rd53, %rd14;
min.s64 %rd16, %rd54, %rd52;
setp.lt.s64	%p5, %rd16, %rd51;
sub.s64 %rd55, %rd16, %rd51;
selp.b64	%rd73, 0, %rd55, %p5;
min.s64 %rd72, %rd49, %rd16;
setp.ge.s64	%p6, %rd73, %rd72;
@%p6 bra BB43_7;

add.s64 %rd56, %rd15, %rd16;
add.s64 %rd19, %rd56, -1;

BB43_6:
add.s64 %rd57, %rd72, %rd73;
shr.s64 %rd58, %rd57, 1;
sub.s64 %rd59, %rd19, %rd58;
add.s64 %rd60, %rd58, %rd14;
shl.b64 %rd61, %rd59, 4;
add.s64 %rd62, %rd3, %rd61;
shl.b64 %rd63, %rd60, 4;
add.s64 %rd64, %rd3, %rd63;
ld.global.u64 %rd65, [%rd64];
ld.global.u64 %rd66, [%rd62];
setp.gt.s64	%p7, %rd66, %rd65;
add.s64 %rd67, %rd58, 1;
selp.b64	%rd73, %rd73, %rd67, %p7;
selp.b64	%rd72, %rd58, %rd72, %p7;
setp.lt.s64	%p8, %rd73, %rd72;
@%p8 bra BB43_6;

BB43_7:
st.global.u64 [%rd70], %rd73;
add.s64 %rd71, %rd71, %rd6;
shl.b64 %rd68, %rd6, 3;
add.s64 %rd70, %rd70, %rd68;
add.s64 %rd69, %rd69, %rd6;
setp.lt.s64	%p9, %rd69, %rd34;
@%p9 bra BB43_4;

BB43_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .b64 %rd<22>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB44_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+16], %rd12;

BB44_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB44_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd21, %rd15, %rd17;
add.s64 %rd20, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd19, %rd3, 3;

BB44_4:
ld.global.u64 %rd18, [%rd21];
st.global.u64 [%rd20], %rd18;
add.s64 %rd21, %rd21, %rd19;
add.s64 %rd20, %rd20, %rd19;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB44_4;

BB44_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .b64 %rd<28>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEEPlNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIlEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB45_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+16], %rd19;

BB45_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd25, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd27, %rd1, %rd22;
add.s64 %rd26, %rd2, %rd22;
setp.ge.s64	%p4, %rd25, %rd16;
@%p4 bra BB45_4;

BB45_3:
ld.global.u64 %rd23, [%rd27];
st.global.u64 [%rd26], %rd23;
shl.b64 %rd24, %rd4, 3;
add.s64 %rd27, %rd27, %rd24;
add.s64 %rd26, %rd26, %rd24;
add.s64 %rd25, %rd25, %rd4;
setp.lt.s64	%p5, %rd25, %rd16;
@%p5 bra BB45_3;

BB45_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .b64 %rd<22>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB46_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+16], %rd12;

BB46_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB46_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd21, %rd15, %rd17;
add.s64 %rd20, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd19, %rd3, 3;

BB46_4:
ld.global.u64 %rd18, [%rd21];
st.global.u64 [%rd20], %rd18;
add.s64 %rd21, %rd21, %rd19;
add.s64 %rd20, %rd20, %rd19;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB46_4;

BB46_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .b64 %rd<28>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIlEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIlEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB47_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+16], %rd19;

BB47_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd25, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd27, %rd1, %rd22;
add.s64 %rd26, %rd2, %rd22;
setp.ge.s64	%p4, %rd25, %rd16;
@%p4 bra BB47_4;

BB47_3:
ld.global.u64 %rd23, [%rd27];
st.global.u64 [%rd26], %rd23;
shl.b64 %rd24, %rd4, 3;
add.s64 %rd27, %rd27, %rd24;
add.s64 %rd26, %rd26, %rd24;
add.s64 %rd25, %rd25, %rd4;
setp.lt.s64	%p5, %rd25, %rd16;
@%p5 bra BB47_3;

BB47_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .b64 %rd<22>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB48_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+16], %rd12;

BB48_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB48_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd21, %rd15, %rd17;
add.s64 %rd20, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd19, %rd3, 3;

BB48_4:
ld.global.u64 %rd18, [%rd21];
st.global.u64 [%rd20], %rd18;
add.s64 %rd21, %rd21, %rd19;
add.s64 %rd20, %rd20, %rd19;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB48_4;

BB48_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .b64 %rd<28>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_10device_ptrIlEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIlEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB49_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+16], %rd19;

BB49_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd25, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd27, %rd1, %rd22;
add.s64 %rd26, %rd2, %rd22;
setp.ge.s64	%p4, %rd25, %rd16;
@%p4 bra BB49_4;

BB49_3:
ld.global.u64 %rd23, [%rd27];
st.global.u64 [%rd26], %rd23;
shl.b64 %rd24, %rd4, 3;
add.s64 %rd27, %rd27, %rd24;
add.s64 %rd26, %rd26, %rd24;
add.s64 %rd25, %rd25, %rd4;
setp.lt.s64	%p5, %rd25, %rd16;
@%p5 bra BB49_3;

BB49_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[104]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<27>;
.reg .b32 %r<65>;
.reg .b64 %rd<40>;


ld.param.v2.u32 {%r33, %r34}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.v2.u32 {%r35, %r36}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.v2.u32 {%r39, %r40}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r32, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.u32 %r25, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r24, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd13, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd12, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd15, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE;
cvta.shared.u64 %rd16, %rd15;
setp.eq.s64	%p2, %rd16, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB50_2;

cvt.s64.s32	%rd17, %r36;
mov.u32 %r41, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE], %r41;
mov.u64 %rd18, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd19, %rd18;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+8], %rd19;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+16], %rd17;

BB50_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r42, %ctaid.x;
add.s32 %r4, %r42, %r32;
bar.sync 0;
mad.lo.s32 %r62, %r4, %r3, %r1;
setp.ge.u32	%p4, %r62, %r25;
@%p4 bra BB50_8;

cvta.to.global.u64 %rd20, %rd12;
cvta.to.global.u64 %rd1, %rd13;
mul.lo.s32 %r8, %r3, %r33;
cvt.u64.u32	%rd21, %r62;
add.s64 %rd39, %rd21, %rd11;
mul.wide.u32 %rd22, %r62, 4;
add.s64 %rd38, %rd20, %rd22;
neg.s32 %r43, %r24;
cvt.u64.u32	%rd4, %r43;
shr.u32 %r9, %r24, 1;

BB50_4:
cvt.u32.u64	%r44, %rd4;
cvt.u32.u64	%r45, %rd39;
and.b32 %r46, %r45, %r44;
mul.lo.s32 %r47, %r46, %r40;
add.s32 %r48, %r46, %r9;
mul.lo.s32 %r49, %r48, %r40;
min.u32 %r11, %r49, %r39;
sub.s32 %r50, %r39, %r47;
mul.lo.s32 %r51, %r9, %r40;
min.u32 %r52, %r50, %r51;
sub.s32 %r53, %r39, %r11;
min.u32 %r54, %r53, %r51;
add.s32 %r55, %r54, %r52;
cvt.u64.u32	%rd23, %r40;
mul.lo.s64 %rd24, %rd39, %rd23;
cvt.u64.u32	%rd7, %r47;
sub.s64 %rd25, %rd24, %rd7;
cvt.u32.u64	%r56, %rd25;
min.u32 %r12, %r56, %r55;
setp.lt.u32	%p5, %r12, %r54;
sub.s32 %r57, %r12, %r54;
selp.b32	%r64, 0, %r57, %p5;
min.u32 %r63, %r52, %r12;
setp.ge.u32	%p6, %r64, %r63;
@%p6 bra BB50_7;

cvt.u64.u32	%rd8, %r11;
add.s32 %r15, %r12, -1;

BB50_6:
add.s32 %r58, %r63, %r64;
shr.u32 %r59, %r58, 1;
sub.s32 %r60, %r15, %r59;
cvt.u64.u32	%rd26, %r60;
add.s64 %rd27, %rd26, %rd8;
shl.b64 %rd28, %rd27, 3;
add.s64 %rd29, %rd1, %rd28;
cvt.u64.u32	%rd30, %r59;
add.s64 %rd31, %rd30, %rd7;
shl.b64 %rd32, %rd31, 3;
add.s64 %rd33, %rd1, %rd32;
ld.global.u64 %rd34, [%rd33];
ld.global.u64 %rd35, [%rd29];
setp.lt.s64	%p7, %rd35, %rd34;
add.s32 %r61, %r59, 1;
selp.b32	%r64, %r64, %r61, %p7;
selp.b32	%r63, %r59, %r63, %p7;
setp.lt.u32	%p8, %r64, %r63;
@%p8 bra BB50_6;

BB50_7:
st.global.u32 [%rd38], %r64;
cvt.u64.u32	%rd36, %r8;
add.s64 %rd39, %rd39, %rd36;
mul.wide.u32 %rd37, %r8, 4;
add.s64 %rd38, %rd38, %rd37;
add.s32 %r62, %r62, %r8;
setp.lt.u32	%p9, %r62, %r25;
@%p9 bra BB50_4;

BB50_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[104]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<19>;
.reg .b32 %r<60>;
.reg .b64 %rd<45>;


ld.param.v2.u32 {%r27, %r28}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.v2.u32 {%r29, %r30}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.v2.u32 {%r33, %r34}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r26, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.u64 %rd20, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r19, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd18, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd21, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE;
cvta.shared.u64 %rd22, %rd21;
setp.eq.s64	%p2, %rd22, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB51_2;

cvt.s64.s32	%rd23, %r30;
mov.u32 %r35, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE], %r35;
mov.u64 %rd24, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd25, %rd24;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+8], %rd25;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+16], %rd23;

BB51_2:
mov.u32 %r2, %ntid.x;
mov.u32 %r36, %ctaid.x;
add.s32 %r3, %r36, %r26;
bar.sync 0;
mad.lo.s32 %r37, %r3, %r2, %r1;
cvt.s64.s32	%rd42, %r37;
setp.ge.s64	%p4, %rd42, %rd20;
@%p4 bra BB51_8;

cvta.to.global.u64 %rd26, %rd17;
cvta.to.global.u64 %rd3, %rd18;
mul.lo.s32 %r38, %r2, %r27;
cvt.s64.s32	%rd4, %r38;
add.s64 %rd44, %rd42, %rd16;
shl.b64 %rd27, %rd42, 2;
add.s64 %rd43, %rd26, %rd27;
neg.s32 %r39, %r19;
cvt.u64.u32	%rd7, %r39;
shr.u32 %r6, %r19, 1;

BB51_4:
cvt.u32.u64	%r40, %rd7;
cvt.u32.u64	%r41, %rd44;
and.b32 %r42, %r41, %r40;
mul.lo.s32 %r43, %r42, %r34;
add.s32 %r44, %r42, %r6;
mul.lo.s32 %r45, %r44, %r34;
min.u32 %r7, %r45, %r33;
sub.s32 %r46, %r33, %r43;
mul.lo.s32 %r47, %r6, %r34;
min.u32 %r48, %r46, %r47;
sub.s32 %r49, %r33, %r7;
min.u32 %r50, %r49, %r47;
add.s32 %r51, %r50, %r48;
cvt.u64.u32	%rd28, %r34;
mul.lo.s64 %rd29, %rd44, %rd28;
cvt.u64.u32	%rd11, %r43;
sub.s64 %rd30, %rd29, %rd11;
cvt.u32.u64	%r52, %rd30;
min.u32 %r8, %r52, %r51;
setp.lt.u32	%p5, %r8, %r50;
sub.s32 %r53, %r8, %r50;
selp.b32	%r59, 0, %r53, %p5;
min.u32 %r58, %r48, %r8;
setp.ge.u32	%p6, %r59, %r58;
@%p6 bra BB51_7;

cvt.u64.u32	%rd12, %r7;
add.s32 %r11, %r8, -1;

BB51_6:
add.s32 %r54, %r58, %r59;
shr.u32 %r55, %r54, 1;
sub.s32 %r56, %r11, %r55;
cvt.u64.u32	%rd31, %r56;
add.s64 %rd32, %rd31, %rd12;
shl.b64 %rd33, %rd32, 3;
add.s64 %rd34, %rd3, %rd33;
cvt.u64.u32	%rd35, %r55;
add.s64 %rd36, %rd35, %rd11;
shl.b64 %rd37, %rd36, 3;
add.s64 %rd38, %rd3, %rd37;
ld.global.u64 %rd39, [%rd38];
ld.global.u64 %rd40, [%rd34];
setp.lt.s64	%p7, %rd40, %rd39;
add.s32 %r57, %r55, 1;
selp.b32	%r59, %r59, %r57, %p7;
selp.b32	%r58, %r55, %r58, %p7;
setp.lt.u32	%p8, %r59, %r58;
@%p8 bra BB51_6;

BB51_7:
st.global.u32 [%rd43], %r59;
add.s64 %rd44, %rd44, %rd4;
shl.b64 %rd41, %rd4, 2;
add.s64 %rd43, %rd43, %rd41;
add.s64 %rd42, %rd42, %rd4;
setp.lt.s64	%p9, %rd42, %rd20;
@%p9 bra BB51_4;

BB51_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[96]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<27>;
.reg .b32 %r<65>;
.reg .b64 %rd<39>;


ld.param.v2.u32 {%r33, %r34}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.v2.u32 {%r35, %r36}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.v2.u32 {%r39, %r40}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+40];
ld.param.u32 %r32, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.u32 %r25, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r24, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd13, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd12, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd14, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE;
cvta.shared.u64 %rd15, %rd14;
setp.eq.s64	%p2, %rd15, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB52_2;

cvt.s64.s32	%rd16, %r36;
mov.u32 %r41, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE], %r41;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd18, %rd17;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+8], %rd18;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+16], %rd16;

BB52_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r42, %ctaid.x;
add.s32 %r4, %r42, %r32;
bar.sync 0;
mad.lo.s32 %r62, %r4, %r3, %r1;
setp.ge.u32	%p4, %r62, %r25;
@%p4 bra BB52_8;

cvta.to.global.u64 %rd19, %rd12;
cvta.to.global.u64 %rd1, %rd13;
mul.lo.s32 %r8, %r3, %r33;
cvt.u64.u32	%rd20, %r62;
add.s64 %rd38, %rd20, %rd11;
mul.wide.u32 %rd21, %r62, 4;
add.s64 %rd37, %rd19, %rd21;
neg.s32 %r43, %r24;
cvt.u64.u32	%rd4, %r43;
shr.u32 %r9, %r24, 1;

BB52_4:
cvt.u32.u64	%r44, %rd4;
cvt.u32.u64	%r45, %rd38;
and.b32 %r46, %r45, %r44;
mul.lo.s32 %r47, %r46, %r40;
add.s32 %r48, %r46, %r9;
mul.lo.s32 %r49, %r48, %r40;
min.u32 %r11, %r49, %r39;
sub.s32 %r50, %r39, %r47;
mul.lo.s32 %r51, %r9, %r40;
min.u32 %r52, %r50, %r51;
sub.s32 %r53, %r39, %r11;
min.u32 %r54, %r53, %r51;
add.s32 %r55, %r54, %r52;
cvt.u64.u32	%rd22, %r40;
mul.lo.s64 %rd23, %rd38, %rd22;
cvt.u64.u32	%rd7, %r47;
sub.s64 %rd24, %rd23, %rd7;
cvt.u32.u64	%r56, %rd24;
min.u32 %r12, %r56, %r55;
setp.lt.u32	%p5, %r12, %r54;
sub.s32 %r57, %r12, %r54;
selp.b32	%r64, 0, %r57, %p5;
min.u32 %r63, %r52, %r12;
setp.ge.u32	%p6, %r64, %r63;
@%p6 bra BB52_7;

cvt.u64.u32	%rd8, %r11;
add.s32 %r15, %r12, -1;

BB52_6:
add.s32 %r58, %r63, %r64;
shr.u32 %r59, %r58, 1;
sub.s32 %r60, %r15, %r59;
cvt.u64.u32	%rd25, %r60;
add.s64 %rd26, %rd25, %rd8;
cvt.u64.u32	%rd27, %r59;
add.s64 %rd28, %rd27, %rd7;
shl.b64 %rd29, %rd26, 4;
add.s64 %rd30, %rd1, %rd29;
shl.b64 %rd31, %rd28, 4;
add.s64 %rd32, %rd1, %rd31;
ld.global.u64 %rd33, [%rd32];
ld.global.u64 %rd34, [%rd30];
setp.lt.s64	%p7, %rd34, %rd33;
add.s32 %r61, %r59, 1;
selp.b32	%r64, %r64, %r61, %p7;
selp.b32	%r63, %r59, %r63, %p7;
setp.lt.u32	%p8, %r64, %r63;
@%p8 bra BB52_6;

BB52_7:
st.global.u32 [%rd37], %r64;
cvt.u64.u32	%rd35, %r8;
add.s64 %rd38, %rd38, %rd35;
mul.wide.u32 %rd36, %r8, 4;
add.s64 %rd37, %rd37, %rd36;
add.s32 %r62, %r62, %r8;
setp.lt.u32	%p9, %r62, %r25;
@%p9 bra BB52_4;

BB52_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[96]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<19>;
.reg .b32 %r<60>;
.reg .b64 %rd<44>;


ld.param.v2.u32 {%r27, %r28}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.v2.u32 {%r29, %r30}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.v2.u32 {%r33, %r34}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+40];
ld.param.u32 %r26, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.u64 %rd19, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r19, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd18, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE;
cvta.shared.u64 %rd21, %rd20;
setp.eq.s64	%p2, %rd21, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB53_2;

cvt.s64.s32	%rd22, %r30;
mov.u32 %r35, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE], %r35;
mov.u64 %rd23, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd24, %rd23;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+8], %rd24;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+16], %rd22;

BB53_2:
mov.u32 %r2, %ntid.x;
mov.u32 %r36, %ctaid.x;
add.s32 %r3, %r36, %r26;
bar.sync 0;
mad.lo.s32 %r37, %r3, %r2, %r1;
cvt.s64.s32	%rd41, %r37;
setp.ge.s64	%p4, %rd41, %rd19;
@%p4 bra BB53_8;

cvta.to.global.u64 %rd25, %rd17;
cvta.to.global.u64 %rd3, %rd18;
mul.lo.s32 %r38, %r2, %r27;
cvt.s64.s32	%rd4, %r38;
add.s64 %rd43, %rd41, %rd16;
shl.b64 %rd26, %rd41, 2;
add.s64 %rd42, %rd25, %rd26;
neg.s32 %r39, %r19;
cvt.u64.u32	%rd7, %r39;
shr.u32 %r6, %r19, 1;

BB53_4:
cvt.u32.u64	%r40, %rd7;
cvt.u32.u64	%r41, %rd43;
and.b32 %r42, %r41, %r40;
mul.lo.s32 %r43, %r42, %r34;
add.s32 %r44, %r42, %r6;
mul.lo.s32 %r45, %r44, %r34;
min.u32 %r7, %r45, %r33;
sub.s32 %r46, %r33, %r43;
mul.lo.s32 %r47, %r6, %r34;
min.u32 %r48, %r46, %r47;
sub.s32 %r49, %r33, %r7;
min.u32 %r50, %r49, %r47;
add.s32 %r51, %r50, %r48;
cvt.u64.u32	%rd27, %r34;
mul.lo.s64 %rd28, %rd43, %rd27;
cvt.u64.u32	%rd11, %r43;
sub.s64 %rd29, %rd28, %rd11;
cvt.u32.u64	%r52, %rd29;
min.u32 %r8, %r52, %r51;
setp.lt.u32	%p5, %r8, %r50;
sub.s32 %r53, %r8, %r50;
selp.b32	%r59, 0, %r53, %p5;
min.u32 %r58, %r48, %r8;
setp.ge.u32	%p6, %r59, %r58;
@%p6 bra BB53_7;

cvt.u64.u32	%rd12, %r7;
add.s32 %r11, %r8, -1;

BB53_6:
add.s32 %r54, %r58, %r59;
shr.u32 %r55, %r54, 1;
sub.s32 %r56, %r11, %r55;
cvt.u64.u32	%rd30, %r56;
add.s64 %rd31, %rd30, %rd12;
cvt.u64.u32	%rd32, %r55;
add.s64 %rd33, %rd32, %rd11;
shl.b64 %rd34, %rd31, 4;
add.s64 %rd35, %rd3, %rd34;
shl.b64 %rd36, %rd33, 4;
add.s64 %rd37, %rd3, %rd36;
ld.global.u64 %rd38, [%rd37];
ld.global.u64 %rd39, [%rd35];
setp.lt.s64	%p7, %rd39, %rd38;
add.s32 %r57, %r55, 1;
selp.b32	%r59, %r59, %r57, %p7;
selp.b32	%r58, %r55, %r58, %p7;
setp.lt.u32	%p8, %r59, %r58;
@%p8 bra BB53_6;

BB53_7:
st.global.u32 [%rd42], %r59;
add.s64 %rd43, %rd43, %rd4;
shl.b64 %rd40, %rd4, 2;
add.s64 %rd42, %rd42, %rd40;
add.s64 %rd41, %rd41, %rd4;
setp.lt.s64	%p9, %rd41, %rd19;
@%p9 bra BB53_4;

BB53_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[120]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<35>;
.reg .b32 %r<26>;
.reg .b64 %rd<70>;


ld.param.v2.u32 {%r17, %r18}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.v2.u32 {%r19, %r20}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.u32 %r16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+112];
ld.param.u32 %r9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.u64 %rd29, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd28, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd27, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd25, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd24, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd23, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd30, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE;
cvta.shared.u64 %rd31, %rd30;
setp.eq.s64	%p2, %rd31, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB54_2;

cvt.s64.s32	%rd32, %r20;
mov.u32 %r23, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE], %r23;
mov.u64 %rd33, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd34, %rd33;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+8], %rd34;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+16], %rd32;

BB54_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r24, %ctaid.x;
add.s32 %r4, %r24, %r16;
bar.sync 0;
mad.lo.s32 %r25, %r4, %r3, %r1;
setp.ge.u32	%p4, %r25, %r9;
@%p4 bra BB54_8;

cvta.to.global.u64 %rd35, %rd24;
cvta.to.global.u64 %rd1, %rd25;
mul.lo.s32 %r6, %r3, %r17;
cvt.u64.u32	%rd36, %r25;
add.s64 %rd67, %rd36, %rd23;
mul.wide.u32 %rd37, %r25, 8;
add.s64 %rd66, %rd35, %rd37;
neg.s64 %rd6, %rd29;
shr.u64 %rd38, %rd29, 63;
add.s64 %rd39, %rd29, %rd38;
shr.s64 %rd7, %rd39, 1;

BB54_4:
and.b64 %rd40, %rd67, %rd6;
mul.lo.s64 %rd10, %rd40, %rd28;
add.s64 %rd41, %rd7, %rd40;
mul.lo.s64 %rd42, %rd41, %rd28;
min.s64 %rd11, %rd42, %rd27;
sub.s64 %rd43, %rd27, %rd10;
mul.lo.s64 %rd44, %rd7, %rd28;
min.s64 %rd45, %rd43, %rd44;
sub.s64 %rd46, %rd27, %rd11;
min.s64 %rd47, %rd46, %rd44;
add.s64 %rd48, %rd47, %rd45;
mul.lo.s64 %rd49, %rd67, %rd28;
sub.s64 %rd50, %rd49, %rd10;
min.s64 %rd12, %rd50, %rd48;
setp.lt.s64	%p5, %rd12, %rd47;
sub.s64 %rd51, %rd12, %rd47;
selp.b64	%rd69, 0, %rd51, %p5;
min.s64 %rd68, %rd45, %rd12;
setp.ge.s64	%p6, %rd69, %rd68;
@%p6 bra BB54_7;

add.s64 %rd52, %rd11, %rd12;
add.s64 %rd15, %rd52, -1;

BB54_6:
add.s64 %rd53, %rd68, %rd69;
shr.s64 %rd54, %rd53, 1;
sub.s64 %rd55, %rd15, %rd54;
shl.b64 %rd56, %rd55, 3;
add.s64 %rd57, %rd1, %rd56;
add.s64 %rd58, %rd54, %rd10;
shl.b64 %rd59, %rd58, 3;
add.s64 %rd60, %rd1, %rd59;
ld.global.u64 %rd61, [%rd60];
ld.global.u64 %rd62, [%rd57];
setp.lt.s64	%p7, %rd62, %rd61;
add.s64 %rd63, %rd54, 1;
selp.b64	%rd69, %rd69, %rd63, %p7;
selp.b64	%rd68, %rd54, %rd68, %p7;
setp.lt.s64	%p8, %rd69, %rd68;
@%p8 bra BB54_6;

BB54_7:
st.global.u64 [%rd66], %rd69;
cvt.u64.u32	%rd64, %r6;
add.s64 %rd67, %rd67, %rd64;
mul.wide.u32 %rd65, %r6, 8;
add.s64 %rd66, %rd66, %rd65;
add.s32 %r25, %r25, %r6;
setp.lt.u32	%p9, %r25, %r9;
@%p9 bra BB54_4;

BB54_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[120]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<27>;
.reg .b32 %r<21>;
.reg .b64 %rd<75>;


ld.param.v2.u32 {%r11, %r12}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.v2.u32 {%r13, %r14}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+112];
ld.param.u64 %rd35, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.u64 %rd34, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd33, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd32, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd30, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd29, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd28, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd36, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE;
cvta.shared.u64 %rd37, %rd36;
setp.eq.s64	%p2, %rd37, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB55_2;

cvt.s64.s32	%rd38, %r14;
mov.u32 %r17, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE], %r17;
mov.u64 %rd39, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd40, %rd39;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+8], %rd40;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+16], %rd38;

BB55_2:
mov.u32 %r2, %ntid.x;
mov.u32 %r18, %ctaid.x;
add.s32 %r3, %r18, %r10;
bar.sync 0;
mad.lo.s32 %r19, %r3, %r2, %r1;
cvt.s64.s32	%rd70, %r19;
setp.ge.s64	%p4, %rd70, %rd35;
@%p4 bra BB55_8;

cvta.to.global.u64 %rd41, %rd29;
cvta.to.global.u64 %rd3, %rd30;
mul.lo.s32 %r20, %r2, %r11;
cvt.s64.s32	%rd6, %r20;
add.s64 %rd72, %rd70, %rd28;
shl.b64 %rd42, %rd70, 3;
add.s64 %rd71, %rd41, %rd42;
neg.s64 %rd9, %rd34;
shr.u64 %rd43, %rd34, 63;
add.s64 %rd44, %rd34, %rd43;
shr.s64 %rd10, %rd44, 1;

BB55_4:
and.b64 %rd45, %rd72, %rd9;
mul.lo.s64 %rd14, %rd45, %rd33;
add.s64 %rd46, %rd10, %rd45;
mul.lo.s64 %rd47, %rd46, %rd33;
min.s64 %rd15, %rd47, %rd32;
sub.s64 %rd48, %rd32, %rd14;
mul.lo.s64 %rd49, %rd10, %rd33;
min.s64 %rd50, %rd48, %rd49;
sub.s64 %rd51, %rd32, %rd15;
min.s64 %rd52, %rd51, %rd49;
add.s64 %rd53, %rd52, %rd50;
mul.lo.s64 %rd54, %rd72, %rd33;
sub.s64 %rd55, %rd54, %rd14;
min.s64 %rd16, %rd55, %rd53;
setp.lt.s64	%p5, %rd16, %rd52;
sub.s64 %rd56, %rd16, %rd52;
selp.b64	%rd74, 0, %rd56, %p5;
min.s64 %rd73, %rd50, %rd16;
setp.ge.s64	%p6, %rd74, %rd73;
@%p6 bra BB55_7;

add.s64 %rd57, %rd15, %rd16;
add.s64 %rd19, %rd57, -1;

BB55_6:
add.s64 %rd58, %rd73, %rd74;
shr.s64 %rd59, %rd58, 1;
sub.s64 %rd60, %rd19, %rd59;
shl.b64 %rd61, %rd60, 3;
add.s64 %rd62, %rd3, %rd61;
add.s64 %rd63, %rd59, %rd14;
shl.b64 %rd64, %rd63, 3;
add.s64 %rd65, %rd3, %rd64;
ld.global.u64 %rd66, [%rd65];
ld.global.u64 %rd67, [%rd62];
setp.lt.s64	%p7, %rd67, %rd66;
add.s64 %rd68, %rd59, 1;
selp.b64	%rd74, %rd74, %rd68, %p7;
selp.b64	%rd73, %rd59, %rd73, %p7;
setp.lt.s64	%p8, %rd74, %rd73;
@%p8 bra BB55_6;

BB55_7:
st.global.u64 [%rd71], %rd74;
add.s64 %rd72, %rd72, %rd6;
shl.b64 %rd69, %rd6, 3;
add.s64 %rd71, %rd71, %rd69;
add.s64 %rd70, %rd70, %rd6;
setp.lt.s64	%p9, %rd70, %rd35;
@%p9 bra BB55_4;

BB55_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[112]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<35>;
.reg .b32 %r<26>;
.reg .b64 %rd<69>;


ld.param.v2.u32 {%r17, %r18}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.v2.u32 {%r19, %r20}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.u32 %r16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.u32 %r9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd28, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd27, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd26, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd25, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd24, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd23, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd29, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE;
cvta.shared.u64 %rd30, %rd29;
setp.eq.s64	%p2, %rd30, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB56_2;

cvt.s64.s32	%rd31, %r20;
mov.u32 %r23, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE], %r23;
mov.u64 %rd32, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd33, %rd32;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+8], %rd33;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+16], %rd31;

BB56_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r24, %ctaid.x;
add.s32 %r4, %r24, %r16;
bar.sync 0;
mad.lo.s32 %r25, %r4, %r3, %r1;
setp.ge.u32	%p4, %r25, %r9;
@%p4 bra BB56_8;

cvta.to.global.u64 %rd34, %rd24;
cvta.to.global.u64 %rd1, %rd25;
mul.lo.s32 %r6, %r3, %r17;
cvt.u64.u32	%rd35, %r25;
add.s64 %rd66, %rd35, %rd23;
mul.wide.u32 %rd36, %r25, 8;
add.s64 %rd65, %rd34, %rd36;
neg.s64 %rd6, %rd28;
shr.u64 %rd37, %rd28, 63;
add.s64 %rd38, %rd28, %rd37;
shr.s64 %rd7, %rd38, 1;

BB56_4:
and.b64 %rd39, %rd66, %rd6;
mul.lo.s64 %rd10, %rd39, %rd27;
add.s64 %rd40, %rd7, %rd39;
mul.lo.s64 %rd41, %rd40, %rd27;
min.s64 %rd11, %rd41, %rd26;
sub.s64 %rd42, %rd26, %rd10;
mul.lo.s64 %rd43, %rd7, %rd27;
min.s64 %rd44, %rd42, %rd43;
sub.s64 %rd45, %rd26, %rd11;
min.s64 %rd46, %rd45, %rd43;
add.s64 %rd47, %rd46, %rd44;
mul.lo.s64 %rd48, %rd66, %rd27;
sub.s64 %rd49, %rd48, %rd10;
min.s64 %rd12, %rd49, %rd47;
setp.lt.s64	%p5, %rd12, %rd46;
sub.s64 %rd50, %rd12, %rd46;
selp.b64	%rd68, 0, %rd50, %p5;
min.s64 %rd67, %rd44, %rd12;
setp.ge.s64	%p6, %rd68, %rd67;
@%p6 bra BB56_7;

add.s64 %rd51, %rd11, %rd12;
add.s64 %rd15, %rd51, -1;

BB56_6:
add.s64 %rd52, %rd67, %rd68;
shr.s64 %rd53, %rd52, 1;
sub.s64 %rd54, %rd15, %rd53;
add.s64 %rd55, %rd53, %rd10;
shl.b64 %rd56, %rd54, 4;
add.s64 %rd57, %rd1, %rd56;
shl.b64 %rd58, %rd55, 4;
add.s64 %rd59, %rd1, %rd58;
ld.global.u64 %rd60, [%rd59];
ld.global.u64 %rd61, [%rd57];
setp.lt.s64	%p7, %rd61, %rd60;
add.s64 %rd62, %rd53, 1;
selp.b64	%rd68, %rd68, %rd62, %p7;
selp.b64	%rd67, %rd53, %rd67, %p7;
setp.lt.s64	%p8, %rd68, %rd67;
@%p8 bra BB56_6;

BB56_7:
st.global.u64 [%rd65], %rd68;
cvt.u64.u32	%rd63, %r6;
add.s64 %rd66, %rd66, %rd63;
mul.wide.u32 %rd64, %r6, 8;
add.s64 %rd65, %rd65, %rd64;
add.s32 %r25, %r25, %r6;
setp.lt.u32	%p9, %r25, %r9;
@%p9 bra BB56_4;

BB56_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[112]
)
{
.reg .pred %p<10>;
.reg .b16 %rs<27>;
.reg .b32 %r<21>;
.reg .b64 %rd<74>;


ld.param.v2.u32 {%r11, %r12}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.v2.u32 {%r13, %r14}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.u64 %rd34, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd33, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd32, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd31, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd30, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd29, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd28, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI10ThrustLTOpIlEEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd35, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE;
cvta.shared.u64 %rd36, %rd35;
setp.eq.s64	%p2, %rd36, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB57_2;

cvt.s64.s32	%rd37, %r14;
mov.u32 %r17, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE], %r17;
mov.u64 %rd38, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd39, %rd38;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+8], %rd39;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+16], %rd37;

BB57_2:
mov.u32 %r2, %ntid.x;
mov.u32 %r18, %ctaid.x;
add.s32 %r3, %r18, %r10;
bar.sync 0;
mad.lo.s32 %r19, %r3, %r2, %r1;
cvt.s64.s32	%rd69, %r19;
setp.ge.s64	%p4, %rd69, %rd34;
@%p4 bra BB57_8;

cvta.to.global.u64 %rd40, %rd29;
cvta.to.global.u64 %rd3, %rd30;
mul.lo.s32 %r20, %r2, %r11;
cvt.s64.s32	%rd6, %r20;
add.s64 %rd71, %rd69, %rd28;
shl.b64 %rd41, %rd69, 3;
add.s64 %rd70, %rd40, %rd41;
neg.s64 %rd9, %rd33;
shr.u64 %rd42, %rd33, 63;
add.s64 %rd43, %rd33, %rd42;
shr.s64 %rd10, %rd43, 1;

BB57_4:
and.b64 %rd44, %rd71, %rd9;
mul.lo.s64 %rd14, %rd44, %rd32;
add.s64 %rd45, %rd10, %rd44;
mul.lo.s64 %rd46, %rd45, %rd32;
min.s64 %rd15, %rd46, %rd31;
sub.s64 %rd47, %rd31, %rd14;
mul.lo.s64 %rd48, %rd10, %rd32;
min.s64 %rd49, %rd47, %rd48;
sub.s64 %rd50, %rd31, %rd15;
min.s64 %rd51, %rd50, %rd48;
add.s64 %rd52, %rd51, %rd49;
mul.lo.s64 %rd53, %rd71, %rd32;
sub.s64 %rd54, %rd53, %rd14;
min.s64 %rd16, %rd54, %rd52;
setp.lt.s64	%p5, %rd16, %rd51;
sub.s64 %rd55, %rd16, %rd51;
selp.b64	%rd73, 0, %rd55, %p5;
min.s64 %rd72, %rd49, %rd16;
setp.ge.s64	%p6, %rd73, %rd72;
@%p6 bra BB57_7;

add.s64 %rd56, %rd15, %rd16;
add.s64 %rd19, %rd56, -1;

BB57_6:
add.s64 %rd57, %rd72, %rd73;
shr.s64 %rd58, %rd57, 1;
sub.s64 %rd59, %rd19, %rd58;
add.s64 %rd60, %rd58, %rd14;
shl.b64 %rd61, %rd59, 4;
add.s64 %rd62, %rd3, %rd61;
shl.b64 %rd63, %rd60, 4;
add.s64 %rd64, %rd3, %rd63;
ld.global.u64 %rd65, [%rd64];
ld.global.u64 %rd66, [%rd62];
setp.lt.s64	%p7, %rd66, %rd65;
add.s64 %rd67, %rd58, 1;
selp.b64	%rd73, %rd73, %rd67, %p7;
selp.b64	%rd72, %rd58, %rd72, %p7;
setp.lt.s64	%p8, %rd73, %rd72;
@%p8 bra BB57_6;

BB57_7:
st.global.u64 [%rd70], %rd73;
add.s64 %rd71, %rd71, %rd6;
shl.b64 %rd68, %rd6, 3;
add.s64 %rd70, %rd70, %rd68;
add.s64 %rd69, %rd69, %rd6;
setp.lt.s64	%p9, %rd69, %rd34;
@%p9 bra BB57_4;

BB57_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[112]
)
{
.reg .pred %p<12>;
.reg .b16 %rs<19>;
.reg .b32 %r<71>;
.reg .b64 %rd<54>;


ld.param.v2.u32 {%r34, %r35}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.v2.u32 {%r36, %r37}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.v2.u32 {%r40, %r41}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r33, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.u32 %r26, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd24, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r25, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd22, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd21, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd20, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd25, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE;
cvta.shared.u64 %rd26, %rd25;
setp.eq.s64	%p2, %rd26, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB58_2;

cvt.s64.s32	%rd27, %r37;
mov.u32 %r42, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE], %r42;
mov.u64 %rd28, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd29, %rd28;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+8], %rd29;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+16], %rd27;

BB58_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r43, %ctaid.x;
add.s32 %r4, %r43, %r33;
bar.sync 0;
mad.lo.s32 %r68, %r4, %r3, %r1;
setp.ge.u32	%p4, %r68, %r26;
@%p4 bra BB58_14;

cvta.to.global.u64 %rd30, %rd21;
cvta.to.global.u64 %rd1, %rd22;
mul.lo.s32 %r8, %r3, %r34;
cvt.u64.u32	%rd31, %r68;
add.s64 %rd51, %rd31, %rd20;
mul.wide.u32 %rd32, %r68, 4;
add.s64 %rd50, %rd30, %rd32;
neg.s32 %r44, %r25;
cvt.u64.u32	%rd5, %r44;
shr.u32 %r9, %r25, 1;

BB58_4:
cvt.u32.u64	%r45, %rd5;
cvt.u32.u64	%r46, %rd51;
and.b32 %r47, %r46, %r45;
mul.lo.s32 %r48, %r47, %r41;
add.s32 %r49, %r47, %r9;
mul.lo.s32 %r50, %r49, %r41;
min.u32 %r11, %r50, %r40;
sub.s32 %r51, %r40, %r48;
mul.lo.s32 %r52, %r9, %r41;
min.u32 %r53, %r51, %r52;
sub.s32 %r54, %r40, %r11;
min.u32 %r55, %r54, %r52;
add.s32 %r56, %r55, %r53;
cvt.u64.u32	%rd33, %r41;
mul.lo.s64 %rd34, %rd51, %rd33;
cvt.u64.u32	%rd8, %r48;
sub.s64 %rd35, %rd34, %rd8;
cvt.u32.u64	%r57, %rd35;
min.u32 %r12, %r57, %r56;
setp.lt.u32	%p5, %r12, %r55;
sub.s32 %r58, %r12, %r55;
selp.b32	%r70, 0, %r58, %p5;
min.u32 %r69, %r53, %r12;
setp.ge.u32	%p6, %r70, %r69;
@%p6 bra BB58_13;

cvt.u64.u32	%rd9, %r11;
add.s32 %r15, %r12, -1;

BB58_6:
add.s32 %r59, %r69, %r70;
shr.u32 %r18, %r59, 1;
sub.s32 %r60, %r15, %r18;
cvt.u64.u32	%rd36, %r60;
add.s64 %rd37, %rd36, %rd9;
shl.b64 %rd38, %rd37, 3;
add.s64 %rd39, %rd1, %rd38;
ld.global.u64 %rd10, [%rd39];
or.b64 %rd40, %rd10, %rd24;
and.b64 %rd41, %rd40, -4294967296;
setp.eq.s64	%p7, %rd41, 0;
@%p7 bra BB58_8;
bra.uni BB58_7;

BB58_8:
cvt.u32.u64	%r61, %rd24;
cvt.u32.u64	%r62, %rd10;
div.u32 %r63, %r62, %r61;
cvt.u64.u32	%rd52, %r63;
bra.uni BB58_9;

BB58_7:
div.s64 %rd52, %rd10, %rd24;

BB58_9:
cvt.u64.u32	%rd42, %r18;
add.s64 %rd43, %rd42, %rd8;
shl.b64 %rd44, %rd43, 3;
add.s64 %rd45, %rd1, %rd44;
ld.global.u64 %rd14, [%rd45];
or.b64 %rd46, %rd14, %rd24;
and.b64 %rd47, %rd46, -4294967296;
setp.eq.s64	%p8, %rd47, 0;
@%p8 bra BB58_11;
bra.uni BB58_10;

BB58_11:
cvt.u32.u64	%r64, %rd24;
cvt.u32.u64	%r65, %rd14;
div.u32 %r66, %r65, %r64;
cvt.u64.u32	%rd53, %r66;
bra.uni BB58_12;

BB58_10:
div.s64 %rd53, %rd14, %rd24;

BB58_12:
add.s32 %r67, %r18, 1;
setp.lt.s64	%p9, %rd52, %rd53;
selp.b32	%r70, %r70, %r67, %p9;
selp.b32	%r69, %r18, %r69, %p9;
setp.lt.u32	%p10, %r70, %r69;
@%p10 bra BB58_6;

BB58_13:
st.global.u32 [%rd50], %r70;
cvt.u64.u32	%rd48, %r8;
add.s64 %rd51, %rd51, %rd48;
mul.wide.u32 %rd49, %r8, 4;
add.s64 %rd50, %rd50, %rd49;
add.s32 %r68, %r68, %r8;
setp.lt.u32	%p11, %r68, %r26;
@%p11 bra BB58_4;

BB58_14:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[112]
)
{
.reg .pred %p<12>;
.reg .b16 %rs<11>;
.reg .b32 %r<66>;
.reg .b64 %rd<59>;


ld.param.v2.u32 {%r28, %r29}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.v2.u32 {%r30, %r31}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.v2.u32 {%r34, %r35}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r27, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.u64 %rd30, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd29, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r20, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd27, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd26, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd25, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd31, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE;
cvta.shared.u64 %rd32, %rd31;
setp.eq.s64	%p2, %rd32, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB59_2;

cvt.s64.s32	%rd33, %r31;
mov.u32 %r36, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE], %r36;
mov.u64 %rd34, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd35, %rd34;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+8], %rd35;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+16], %rd33;

BB59_2:
mov.u32 %r2, %ntid.x;
mov.u32 %r37, %ctaid.x;
add.s32 %r3, %r37, %r27;
bar.sync 0;
mad.lo.s32 %r38, %r3, %r2, %r1;
cvt.s64.s32	%rd54, %r38;
setp.ge.s64	%p4, %rd54, %rd30;
@%p4 bra BB59_14;

cvta.to.global.u64 %rd36, %rd26;
cvta.to.global.u64 %rd3, %rd27;
mul.lo.s32 %r39, %r2, %r28;
cvt.s64.s32	%rd5, %r39;
add.s64 %rd56, %rd54, %rd25;
shl.b64 %rd37, %rd54, 2;
add.s64 %rd55, %rd36, %rd37;
neg.s32 %r40, %r20;
cvt.u64.u32	%rd8, %r40;
shr.u32 %r6, %r20, 1;

BB59_4:
cvt.u32.u64	%r41, %rd8;
cvt.u32.u64	%r42, %rd56;
and.b32 %r43, %r42, %r41;
mul.lo.s32 %r44, %r43, %r35;
add.s32 %r45, %r43, %r6;
mul.lo.s32 %r46, %r45, %r35;
min.u32 %r7, %r46, %r34;
sub.s32 %r47, %r34, %r44;
mul.lo.s32 %r48, %r6, %r35;
min.u32 %r49, %r47, %r48;
sub.s32 %r50, %r34, %r7;
min.u32 %r51, %r50, %r48;
add.s32 %r52, %r51, %r49;
cvt.u64.u32	%rd38, %r35;
mul.lo.s64 %rd39, %rd56, %rd38;
cvt.u64.u32	%rd12, %r44;
sub.s64 %rd40, %rd39, %rd12;
cvt.u32.u64	%r53, %rd40;
min.u32 %r8, %r53, %r52;
setp.lt.u32	%p5, %r8, %r51;
sub.s32 %r54, %r8, %r51;
selp.b32	%r65, 0, %r54, %p5;
min.u32 %r64, %r49, %r8;
setp.ge.u32	%p6, %r65, %r64;
@%p6 bra BB59_13;

cvt.u64.u32	%rd13, %r7;
add.s32 %r11, %r8, -1;

BB59_6:
add.s32 %r55, %r64, %r65;
shr.u32 %r14, %r55, 1;
sub.s32 %r56, %r11, %r14;
cvt.u64.u32	%rd41, %r56;
add.s64 %rd42, %rd41, %rd13;
shl.b64 %rd43, %rd42, 3;
add.s64 %rd44, %rd3, %rd43;
ld.global.u64 %rd14, [%rd44];
or.b64 %rd45, %rd14, %rd29;
and.b64 %rd46, %rd45, -4294967296;
setp.eq.s64	%p7, %rd46, 0;
@%p7 bra BB59_8;
bra.uni BB59_7;

BB59_8:
cvt.u32.u64	%r57, %rd29;
cvt.u32.u64	%r58, %rd14;
div.u32 %r59, %r58, %r57;
cvt.u64.u32	%rd57, %r59;
bra.uni BB59_9;

BB59_7:
div.s64 %rd57, %rd14, %rd29;

BB59_9:
cvt.u64.u32	%rd47, %r14;
add.s64 %rd48, %rd47, %rd12;
shl.b64 %rd49, %rd48, 3;
add.s64 %rd50, %rd3, %rd49;
ld.global.u64 %rd18, [%rd50];
or.b64 %rd51, %rd18, %rd29;
and.b64 %rd52, %rd51, -4294967296;
setp.eq.s64	%p8, %rd52, 0;
@%p8 bra BB59_11;
bra.uni BB59_10;

BB59_11:
cvt.u32.u64	%r60, %rd29;
cvt.u32.u64	%r61, %rd18;
div.u32 %r62, %r61, %r60;
cvt.u64.u32	%rd58, %r62;
bra.uni BB59_12;

BB59_10:
div.s64 %rd58, %rd18, %rd29;

BB59_12:
add.s32 %r63, %r14, 1;
setp.lt.s64	%p9, %rd57, %rd58;
selp.b32	%r65, %r65, %r63, %p9;
selp.b32	%r64, %r14, %r64, %p9;
setp.lt.u32	%p10, %r65, %r64;
@%p10 bra BB59_6;

BB59_13:
st.global.u32 [%rd55], %r65;
add.s64 %rd56, %rd56, %rd5;
shl.b64 %rd53, %rd5, 2;
add.s64 %rd55, %rd55, %rd53;
add.s64 %rd54, %rd54, %rd5;
setp.lt.s64	%p11, %rd54, %rd30;
@%p11 bra BB59_4;

BB59_14:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[104]
)
{
.reg .pred %p<12>;
.reg .b16 %rs<19>;
.reg .b32 %r<71>;
.reg .b64 %rd<53>;


ld.param.v2.u32 {%r34, %r35}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.v2.u32 {%r36, %r37}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.v2.u32 {%r40, %r41}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+40];
ld.param.u32 %r33, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.u32 %r26, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd23, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r25, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd22, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd21, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd20, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd24, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE;
cvta.shared.u64 %rd25, %rd24;
setp.eq.s64	%p2, %rd25, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB60_2;

cvt.s64.s32	%rd26, %r37;
mov.u32 %r42, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE], %r42;
mov.u64 %rd27, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd28, %rd27;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+8], %rd28;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+16], %rd26;

BB60_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r43, %ctaid.x;
add.s32 %r4, %r43, %r33;
bar.sync 0;
mad.lo.s32 %r68, %r4, %r3, %r1;
setp.ge.u32	%p4, %r68, %r26;
@%p4 bra BB60_14;

cvta.to.global.u64 %rd29, %rd21;
cvta.to.global.u64 %rd1, %rd22;
mul.lo.s32 %r8, %r3, %r34;
cvt.u64.u32	%rd30, %r68;
add.s64 %rd50, %rd30, %rd20;
mul.wide.u32 %rd31, %r68, 4;
add.s64 %rd49, %rd29, %rd31;
neg.s32 %r44, %r25;
cvt.u64.u32	%rd5, %r44;
shr.u32 %r9, %r25, 1;

BB60_4:
cvt.u32.u64	%r45, %rd5;
cvt.u32.u64	%r46, %rd50;
and.b32 %r47, %r46, %r45;
mul.lo.s32 %r48, %r47, %r41;
add.s32 %r49, %r47, %r9;
mul.lo.s32 %r50, %r49, %r41;
min.u32 %r11, %r50, %r40;
sub.s32 %r51, %r40, %r48;
mul.lo.s32 %r52, %r9, %r41;
min.u32 %r53, %r51, %r52;
sub.s32 %r54, %r40, %r11;
min.u32 %r55, %r54, %r52;
add.s32 %r56, %r55, %r53;
cvt.u64.u32	%rd32, %r41;
mul.lo.s64 %rd33, %rd50, %rd32;
cvt.u64.u32	%rd8, %r48;
sub.s64 %rd34, %rd33, %rd8;
cvt.u32.u64	%r57, %rd34;
min.u32 %r12, %r57, %r56;
setp.lt.u32	%p5, %r12, %r55;
sub.s32 %r58, %r12, %r55;
selp.b32	%r70, 0, %r58, %p5;
min.u32 %r69, %r53, %r12;
setp.ge.u32	%p6, %r70, %r69;
@%p6 bra BB60_13;

cvt.u64.u32	%rd9, %r11;
add.s32 %r15, %r12, -1;

BB60_6:
add.s32 %r59, %r69, %r70;
shr.u32 %r18, %r59, 1;
sub.s32 %r60, %r15, %r18;
cvt.u64.u32	%rd35, %r60;
add.s64 %rd36, %rd35, %rd9;
shl.b64 %rd37, %rd36, 4;
add.s64 %rd38, %rd1, %rd37;
ld.global.u64 %rd10, [%rd38];
or.b64 %rd39, %rd10, %rd23;
and.b64 %rd40, %rd39, -4294967296;
setp.eq.s64	%p7, %rd40, 0;
@%p7 bra BB60_8;
bra.uni BB60_7;

BB60_8:
cvt.u32.u64	%r61, %rd23;
cvt.u32.u64	%r62, %rd10;
div.u32 %r63, %r62, %r61;
cvt.u64.u32	%rd51, %r63;
bra.uni BB60_9;

BB60_7:
div.s64 %rd51, %rd10, %rd23;

BB60_9:
cvt.u64.u32	%rd41, %r18;
add.s64 %rd42, %rd41, %rd8;
shl.b64 %rd43, %rd42, 4;
add.s64 %rd44, %rd1, %rd43;
ld.global.u64 %rd14, [%rd44];
or.b64 %rd45, %rd14, %rd23;
and.b64 %rd46, %rd45, -4294967296;
setp.eq.s64	%p8, %rd46, 0;
@%p8 bra BB60_11;
bra.uni BB60_10;

BB60_11:
cvt.u32.u64	%r64, %rd23;
cvt.u32.u64	%r65, %rd14;
div.u32 %r66, %r65, %r64;
cvt.u64.u32	%rd52, %r66;
bra.uni BB60_12;

BB60_10:
div.s64 %rd52, %rd14, %rd23;

BB60_12:
add.s32 %r67, %r18, 1;
setp.lt.s64	%p9, %rd51, %rd52;
selp.b32	%r70, %r70, %r67, %p9;
selp.b32	%r69, %r18, %r69, %p9;
setp.lt.u32	%p10, %r70, %r69;
@%p10 bra BB60_6;

BB60_13:
st.global.u32 [%rd49], %r70;
cvt.u64.u32	%rd47, %r8;
add.s64 %rd50, %rd50, %rd47;
mul.wide.u32 %rd48, %r8, 4;
add.s64 %rd49, %rd49, %rd48;
add.s32 %r68, %r68, %r8;
setp.lt.u32	%p11, %r68, %r26;
@%p11 bra BB60_4;

BB60_14:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[104]
)
{
.reg .pred %p<12>;
.reg .b16 %rs<11>;
.reg .b32 %r<66>;
.reg .b64 %rd<58>;


ld.param.v2.u32 {%r28, %r29}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.v2.u32 {%r30, %r31}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.v2.u32 {%r34, %r35}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+40];
ld.param.u32 %r27, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.u64 %rd29, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd28, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r20, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd27, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd26, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd25, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIjNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEEjNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd30, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE;
cvta.shared.u64 %rd31, %rd30;
setp.eq.s64	%p2, %rd31, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB61_2;

cvt.s64.s32	%rd32, %r31;
mov.u32 %r36, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE], %r36;
mov.u64 %rd33, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd34, %rd33;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+8], %rd34;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+16], %rd32;

BB61_2:
mov.u32 %r2, %ntid.x;
mov.u32 %r37, %ctaid.x;
add.s32 %r3, %r37, %r27;
bar.sync 0;
mad.lo.s32 %r38, %r3, %r2, %r1;
cvt.s64.s32	%rd53, %r38;
setp.ge.s64	%p4, %rd53, %rd29;
@%p4 bra BB61_14;

cvta.to.global.u64 %rd35, %rd26;
cvta.to.global.u64 %rd3, %rd27;
mul.lo.s32 %r39, %r2, %r28;
cvt.s64.s32	%rd5, %r39;
add.s64 %rd55, %rd53, %rd25;
shl.b64 %rd36, %rd53, 2;
add.s64 %rd54, %rd35, %rd36;
neg.s32 %r40, %r20;
cvt.u64.u32	%rd8, %r40;
shr.u32 %r6, %r20, 1;

BB61_4:
cvt.u32.u64	%r41, %rd8;
cvt.u32.u64	%r42, %rd55;
and.b32 %r43, %r42, %r41;
mul.lo.s32 %r44, %r43, %r35;
add.s32 %r45, %r43, %r6;
mul.lo.s32 %r46, %r45, %r35;
min.u32 %r7, %r46, %r34;
sub.s32 %r47, %r34, %r44;
mul.lo.s32 %r48, %r6, %r35;
min.u32 %r49, %r47, %r48;
sub.s32 %r50, %r34, %r7;
min.u32 %r51, %r50, %r48;
add.s32 %r52, %r51, %r49;
cvt.u64.u32	%rd37, %r35;
mul.lo.s64 %rd38, %rd55, %rd37;
cvt.u64.u32	%rd12, %r44;
sub.s64 %rd39, %rd38, %rd12;
cvt.u32.u64	%r53, %rd39;
min.u32 %r8, %r53, %r52;
setp.lt.u32	%p5, %r8, %r51;
sub.s32 %r54, %r8, %r51;
selp.b32	%r65, 0, %r54, %p5;
min.u32 %r64, %r49, %r8;
setp.ge.u32	%p6, %r65, %r64;
@%p6 bra BB61_13;

cvt.u64.u32	%rd13, %r7;
add.s32 %r11, %r8, -1;

BB61_6:
add.s32 %r55, %r64, %r65;
shr.u32 %r14, %r55, 1;
sub.s32 %r56, %r11, %r14;
cvt.u64.u32	%rd40, %r56;
add.s64 %rd41, %rd40, %rd13;
shl.b64 %rd42, %rd41, 4;
add.s64 %rd43, %rd3, %rd42;
ld.global.u64 %rd14, [%rd43];
or.b64 %rd44, %rd14, %rd28;
and.b64 %rd45, %rd44, -4294967296;
setp.eq.s64	%p7, %rd45, 0;
@%p7 bra BB61_8;
bra.uni BB61_7;

BB61_8:
cvt.u32.u64	%r57, %rd28;
cvt.u32.u64	%r58, %rd14;
div.u32 %r59, %r58, %r57;
cvt.u64.u32	%rd56, %r59;
bra.uni BB61_9;

BB61_7:
div.s64 %rd56, %rd14, %rd28;

BB61_9:
cvt.u64.u32	%rd46, %r14;
add.s64 %rd47, %rd46, %rd12;
shl.b64 %rd48, %rd47, 4;
add.s64 %rd49, %rd3, %rd48;
ld.global.u64 %rd18, [%rd49];
or.b64 %rd50, %rd18, %rd28;
and.b64 %rd51, %rd50, -4294967296;
setp.eq.s64	%p8, %rd51, 0;
@%p8 bra BB61_11;
bra.uni BB61_10;

BB61_11:
cvt.u32.u64	%r60, %rd28;
cvt.u32.u64	%r61, %rd18;
div.u32 %r62, %r61, %r60;
cvt.u64.u32	%rd57, %r62;
bra.uni BB61_12;

BB61_10:
div.s64 %rd57, %rd18, %rd28;

BB61_12:
add.s32 %r63, %r14, 1;
setp.lt.s64	%p9, %rd56, %rd57;
selp.b32	%r65, %r65, %r63, %p9;
selp.b32	%r64, %r14, %r64, %p9;
setp.lt.u32	%p10, %r65, %r64;
@%p10 bra BB61_6;

BB61_13:
st.global.u32 [%rd54], %r65;
add.s64 %rd55, %rd55, %rd5;
shl.b64 %rd52, %rd5, 2;
add.s64 %rd54, %rd54, %rd52;
add.s64 %rd53, %rd53, %rd5;
setp.lt.s64	%p11, %rd53, %rd29;
@%p11 bra BB61_4;

BB61_14:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[120]
)
{
.reg .pred %p<12>;
.reg .b16 %rs<19>;
.reg .b32 %r<32>;
.reg .b64 %rd<84>;


ld.param.v2.u32 {%r17, %r18}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.v2.u32 {%r19, %r20}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.u32 %r16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+112];
ld.param.u32 %r9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.u64 %rd40, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd39, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd38, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd37, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd35, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd34, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd33, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd41, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE;
cvta.shared.u64 %rd42, %rd41;
setp.eq.s64	%p2, %rd42, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB62_2;

cvt.s64.s32	%rd43, %r20;
mov.u32 %r23, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE], %r23;
mov.u64 %rd44, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd45, %rd44;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+8], %rd45;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+16], %rd43;

BB62_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r24, %ctaid.x;
add.s32 %r4, %r24, %r16;
bar.sync 0;
mad.lo.s32 %r31, %r4, %r3, %r1;
setp.ge.u32	%p4, %r31, %r9;
@%p4 bra BB62_14;

cvta.to.global.u64 %rd46, %rd34;
cvta.to.global.u64 %rd1, %rd35;
mul.lo.s32 %r6, %r3, %r17;
cvt.u64.u32	%rd47, %r31;
add.s64 %rd79, %rd47, %rd33;
mul.wide.u32 %rd48, %r31, 8;
add.s64 %rd78, %rd46, %rd48;
neg.s64 %rd7, %rd39;
shr.u64 %rd49, %rd39, 63;
add.s64 %rd50, %rd39, %rd49;
shr.s64 %rd8, %rd50, 1;

BB62_4:
and.b64 %rd51, %rd79, %rd7;
mul.lo.s64 %rd11, %rd51, %rd38;
add.s64 %rd52, %rd8, %rd51;
mul.lo.s64 %rd53, %rd52, %rd38;
min.s64 %rd12, %rd53, %rd37;
sub.s64 %rd54, %rd37, %rd11;
mul.lo.s64 %rd55, %rd8, %rd38;
min.s64 %rd56, %rd54, %rd55;
sub.s64 %rd57, %rd37, %rd12;
min.s64 %rd58, %rd57, %rd55;
add.s64 %rd59, %rd58, %rd56;
mul.lo.s64 %rd60, %rd79, %rd38;
sub.s64 %rd61, %rd60, %rd11;
min.s64 %rd13, %rd61, %rd59;
setp.lt.s64	%p5, %rd13, %rd58;
sub.s64 %rd62, %rd13, %rd58;
selp.b64	%rd83, 0, %rd62, %p5;
min.s64 %rd80, %rd56, %rd13;
setp.ge.s64	%p6, %rd83, %rd80;
@%p6 bra BB62_13;

add.s64 %rd63, %rd12, %rd13;
add.s64 %rd16, %rd63, -1;

BB62_6:
add.s64 %rd64, %rd80, %rd83;
shr.s64 %rd19, %rd64, 1;
sub.s64 %rd65, %rd16, %rd19;
shl.b64 %rd66, %rd65, 3;
add.s64 %rd67, %rd1, %rd66;
ld.global.u64 %rd20, [%rd67];
or.b64 %rd68, %rd20, %rd40;
and.b64 %rd69, %rd68, -4294967296;
setp.eq.s64	%p7, %rd69, 0;
@%p7 bra BB62_8;
bra.uni BB62_7;

BB62_8:
cvt.u32.u64	%r25, %rd40;
cvt.u32.u64	%r26, %rd20;
div.u32 %r27, %r26, %r25;
cvt.u64.u32	%rd81, %r27;
bra.uni BB62_9;

BB62_7:
div.s64 %rd81, %rd20, %rd40;

BB62_9:
add.s64 %rd70, %rd19, %rd11;
shl.b64 %rd71, %rd70, 3;
add.s64 %rd72, %rd1, %rd71;
ld.global.u64 %rd24, [%rd72];
or.b64 %rd73, %rd24, %rd40;
and.b64 %rd74, %rd73, -4294967296;
setp.eq.s64	%p8, %rd74, 0;
@%p8 bra BB62_11;
bra.uni BB62_10;

BB62_11:
cvt.u32.u64	%r28, %rd40;
cvt.u32.u64	%r29, %rd24;
div.u32 %r30, %r29, %r28;
cvt.u64.u32	%rd82, %r30;
bra.uni BB62_12;

BB62_10:
div.s64 %rd82, %rd24, %rd40;

BB62_12:
add.s64 %rd75, %rd19, 1;
setp.lt.s64	%p9, %rd81, %rd82;
selp.b64	%rd83, %rd83, %rd75, %p9;
selp.b64	%rd80, %rd19, %rd80, %p9;
setp.lt.s64	%p10, %rd83, %rd80;
@%p10 bra BB62_6;

BB62_13:
st.global.u64 [%rd78], %rd83;
cvt.u64.u32	%rd76, %r6;
add.s64 %rd79, %rd79, %rd76;
mul.wide.u32 %rd77, %r6, 8;
add.s64 %rd78, %rd78, %rd77;
add.s32 %r31, %r31, %r6;
setp.lt.u32	%p11, %r31, %r9;
@%p11 bra BB62_4;

BB62_14:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[120]
)
{
.reg .pred %p<12>;
.reg .b16 %rs<11>;
.reg .b32 %r<27>;
.reg .b64 %rd<89>;


ld.param.v2.u32 {%r11, %r12}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.v2.u32 {%r13, %r14}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+112];
ld.param.u64 %rd46, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+80];
ld.param.u64 %rd45, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd44, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd43, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd42, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd40, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd39, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd38, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSJ_INSG_INS_10device_ptrIlEES15_SW_SW_SW_SW_SW_SW_SW_SW_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd47, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE;
cvta.shared.u64 %rd48, %rd47;
setp.eq.s64	%p2, %rd48, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB63_2;

cvt.s64.s32	%rd49, %r14;
mov.u32 %r17, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE], %r17;
mov.u64 %rd50, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd51, %rd50;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+8], %rd51;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+16], %rd49;

BB63_2:
mov.u32 %r2, %ntid.x;
mov.u32 %r18, %ctaid.x;
add.s32 %r3, %r18, %r10;
bar.sync 0;
mad.lo.s32 %r19, %r3, %r2, %r1;
cvt.s64.s32	%rd82, %r19;
setp.ge.s64	%p4, %rd82, %rd46;
@%p4 bra BB63_14;

cvta.to.global.u64 %rd52, %rd39;
cvta.to.global.u64 %rd3, %rd40;
mul.lo.s32 %r20, %r2, %r11;
cvt.s64.s32	%rd7, %r20;
add.s64 %rd84, %rd82, %rd38;
shl.b64 %rd53, %rd82, 3;
add.s64 %rd83, %rd52, %rd53;
neg.s64 %rd10, %rd44;
shr.u64 %rd54, %rd44, 63;
add.s64 %rd55, %rd44, %rd54;
shr.s64 %rd11, %rd55, 1;

BB63_4:
and.b64 %rd56, %rd84, %rd10;
mul.lo.s64 %rd15, %rd56, %rd43;
add.s64 %rd57, %rd11, %rd56;
mul.lo.s64 %rd58, %rd57, %rd43;
min.s64 %rd16, %rd58, %rd42;
sub.s64 %rd59, %rd42, %rd15;
mul.lo.s64 %rd60, %rd11, %rd43;
min.s64 %rd61, %rd59, %rd60;
sub.s64 %rd62, %rd42, %rd16;
min.s64 %rd63, %rd62, %rd60;
add.s64 %rd64, %rd63, %rd61;
mul.lo.s64 %rd65, %rd84, %rd43;
sub.s64 %rd66, %rd65, %rd15;
min.s64 %rd17, %rd66, %rd64;
setp.lt.s64	%p5, %rd17, %rd63;
sub.s64 %rd67, %rd17, %rd63;
selp.b64	%rd88, 0, %rd67, %p5;
min.s64 %rd85, %rd61, %rd17;
setp.ge.s64	%p6, %rd88, %rd85;
@%p6 bra BB63_13;

add.s64 %rd68, %rd16, %rd17;
add.s64 %rd20, %rd68, -1;

BB63_6:
add.s64 %rd69, %rd85, %rd88;
shr.s64 %rd23, %rd69, 1;
sub.s64 %rd70, %rd20, %rd23;
shl.b64 %rd71, %rd70, 3;
add.s64 %rd72, %rd3, %rd71;
ld.global.u64 %rd24, [%rd72];
or.b64 %rd73, %rd24, %rd45;
and.b64 %rd74, %rd73, -4294967296;
setp.eq.s64	%p7, %rd74, 0;
@%p7 bra BB63_8;
bra.uni BB63_7;

BB63_8:
cvt.u32.u64	%r21, %rd45;
cvt.u32.u64	%r22, %rd24;
div.u32 %r23, %r22, %r21;
cvt.u64.u32	%rd86, %r23;
bra.uni BB63_9;

BB63_7:
div.s64 %rd86, %rd24, %rd45;

BB63_9:
add.s64 %rd75, %rd23, %rd15;
shl.b64 %rd76, %rd75, 3;
add.s64 %rd77, %rd3, %rd76;
ld.global.u64 %rd28, [%rd77];
or.b64 %rd78, %rd28, %rd45;
and.b64 %rd79, %rd78, -4294967296;
setp.eq.s64	%p8, %rd79, 0;
@%p8 bra BB63_11;
bra.uni BB63_10;

BB63_11:
cvt.u32.u64	%r24, %rd45;
cvt.u32.u64	%r25, %rd28;
div.u32 %r26, %r25, %r24;
cvt.u64.u32	%rd87, %r26;
bra.uni BB63_12;

BB63_10:
div.s64 %rd87, %rd28, %rd45;

BB63_12:
add.s64 %rd80, %rd23, 1;
setp.lt.s64	%p9, %rd86, %rd87;
selp.b64	%rd88, %rd88, %rd80, %p9;
selp.b64	%rd85, %rd23, %rd85, %p9;
setp.lt.s64	%p10, %rd88, %rd85;
@%p10 bra BB63_6;

BB63_13:
st.global.u64 [%rd83], %rd88;
add.s64 %rd84, %rd84, %rd7;
shl.b64 %rd81, %rd7, 3;
add.s64 %rd83, %rd83, %rd81;
add.s64 %rd82, %rd82, %rd7;
setp.lt.s64	%p11, %rd82, %rd46;
@%p11 bra BB63_4;

BB63_14:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[112]
)
{
.reg .pred %p<12>;
.reg .b16 %rs<19>;
.reg .b32 %r<32>;
.reg .b64 %rd<83>;


ld.param.v2.u32 {%r17, %r18}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.v2.u32 {%r19, %r20}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.u32 %r16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.u32 %r9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd39, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd38, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd37, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd36, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd35, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd34, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd33, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEEjSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd40, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE;
cvta.shared.u64 %rd41, %rd40;
setp.eq.s64	%p2, %rd41, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB64_2;

cvt.s64.s32	%rd42, %r20;
mov.u32 %r23, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE], %r23;
mov.u64 %rd43, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd44, %rd43;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+8], %rd44;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+16], %rd42;

BB64_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r24, %ctaid.x;
add.s32 %r4, %r24, %r16;
bar.sync 0;
mad.lo.s32 %r31, %r4, %r3, %r1;
setp.ge.u32	%p4, %r31, %r9;
@%p4 bra BB64_14;

cvta.to.global.u64 %rd45, %rd34;
cvta.to.global.u64 %rd1, %rd35;
mul.lo.s32 %r6, %r3, %r17;
cvt.u64.u32	%rd46, %r31;
add.s64 %rd78, %rd46, %rd33;
mul.wide.u32 %rd47, %r31, 8;
add.s64 %rd77, %rd45, %rd47;
neg.s64 %rd7, %rd38;
shr.u64 %rd48, %rd38, 63;
add.s64 %rd49, %rd38, %rd48;
shr.s64 %rd8, %rd49, 1;

BB64_4:
and.b64 %rd50, %rd78, %rd7;
mul.lo.s64 %rd11, %rd50, %rd37;
add.s64 %rd51, %rd8, %rd50;
mul.lo.s64 %rd52, %rd51, %rd37;
min.s64 %rd12, %rd52, %rd36;
sub.s64 %rd53, %rd36, %rd11;
mul.lo.s64 %rd54, %rd8, %rd37;
min.s64 %rd55, %rd53, %rd54;
sub.s64 %rd56, %rd36, %rd12;
min.s64 %rd57, %rd56, %rd54;
add.s64 %rd58, %rd57, %rd55;
mul.lo.s64 %rd59, %rd78, %rd37;
sub.s64 %rd60, %rd59, %rd11;
min.s64 %rd13, %rd60, %rd58;
setp.lt.s64	%p5, %rd13, %rd57;
sub.s64 %rd61, %rd13, %rd57;
selp.b64	%rd82, 0, %rd61, %p5;
min.s64 %rd79, %rd55, %rd13;
setp.ge.s64	%p6, %rd82, %rd79;
@%p6 bra BB64_13;

add.s64 %rd62, %rd12, %rd13;
add.s64 %rd16, %rd62, -1;

BB64_6:
add.s64 %rd63, %rd79, %rd82;
shr.s64 %rd19, %rd63, 1;
sub.s64 %rd64, %rd16, %rd19;
shl.b64 %rd65, %rd64, 4;
add.s64 %rd66, %rd1, %rd65;
ld.global.u64 %rd20, [%rd66];
or.b64 %rd67, %rd20, %rd39;
and.b64 %rd68, %rd67, -4294967296;
setp.eq.s64	%p7, %rd68, 0;
@%p7 bra BB64_8;
bra.uni BB64_7;

BB64_8:
cvt.u32.u64	%r25, %rd39;
cvt.u32.u64	%r26, %rd20;
div.u32 %r27, %r26, %r25;
cvt.u64.u32	%rd80, %r27;
bra.uni BB64_9;

BB64_7:
div.s64 %rd80, %rd20, %rd39;

BB64_9:
add.s64 %rd69, %rd19, %rd11;
shl.b64 %rd70, %rd69, 4;
add.s64 %rd71, %rd1, %rd70;
ld.global.u64 %rd24, [%rd71];
or.b64 %rd72, %rd24, %rd39;
and.b64 %rd73, %rd72, -4294967296;
setp.eq.s64	%p8, %rd73, 0;
@%p8 bra BB64_11;
bra.uni BB64_10;

BB64_11:
cvt.u32.u64	%r28, %rd39;
cvt.u32.u64	%r29, %rd24;
div.u32 %r30, %r29, %r28;
cvt.u64.u32	%rd81, %r30;
bra.uni BB64_12;

BB64_10:
div.s64 %rd81, %rd24, %rd39;

BB64_12:
add.s64 %rd74, %rd19, 1;
setp.lt.s64	%p9, %rd80, %rd81;
selp.b64	%rd82, %rd82, %rd74, %p9;
selp.b64	%rd79, %rd19, %rd79, %p9;
setp.lt.s64	%p10, %rd82, %rd79;
@%p10 bra BB64_6;

BB64_13:
st.global.u64 [%rd77], %rd82;
cvt.u64.u32	%rd75, %r6;
add.s64 %rd78, %rd78, %rd75;
mul.wide.u32 %rd76, %r6, 8;
add.s64 %rd77, %rd77, %rd76;
add.s32 %r31, %r31, %r6;
setp.lt.u32	%p11, %r31, %r9;
@%p11 bra BB64_4;

BB64_14:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0[112]
)
{
.reg .pred %p<12>;
.reg .b16 %rs<11>;
.reg .b32 %r<27>;
.reg .b64 %rd<88>;


ld.param.v2.u32 {%r11, %r12}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+96];
ld.param.v2.u32 {%r13, %r14}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+88];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+104];
ld.param.u64 %rd45, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd44, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd43, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd42, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd41, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd40, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd39, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd38, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_7pointerIlNSN_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEESL_SL_EEEENS_9null_typeESW_SW_SW_SW_SW_SW_SW_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS2_6detail24stable_merge_sort_detail17locate_merge_pathINSO_INSP_INSG_IllSW_SW_SW_SW_SW_SW_SW_SW_EEST_SL_SL_EEEElNSN_13compare_firstI9SliceCompEEEEEEvEElSW_SW_SW_SW_SW_SW_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd46, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE;
cvta.shared.u64 %rd47, %rd46;
setp.eq.s64	%p2, %rd47, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB65_2;

cvt.s64.s32	%rd48, %r14;
mov.u32 %r17, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE], %r17;
mov.u64 %rd49, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd50, %rd49;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+8], %rd50;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+16], %rd48;

BB65_2:
mov.u32 %r2, %ntid.x;
mov.u32 %r18, %ctaid.x;
add.s32 %r3, %r18, %r10;
bar.sync 0;
mad.lo.s32 %r19, %r3, %r2, %r1;
cvt.s64.s32	%rd81, %r19;
setp.ge.s64	%p4, %rd81, %rd45;
@%p4 bra BB65_14;

cvta.to.global.u64 %rd51, %rd39;
cvta.to.global.u64 %rd3, %rd40;
mul.lo.s32 %r20, %r2, %r11;
cvt.s64.s32	%rd7, %r20;
add.s64 %rd83, %rd81, %rd38;
shl.b64 %rd52, %rd81, 3;
add.s64 %rd82, %rd51, %rd52;
neg.s64 %rd10, %rd43;
shr.u64 %rd53, %rd43, 63;
add.s64 %rd54, %rd43, %rd53;
shr.s64 %rd11, %rd54, 1;

BB65_4:
and.b64 %rd55, %rd83, %rd10;
mul.lo.s64 %rd15, %rd55, %rd42;
add.s64 %rd56, %rd11, %rd55;
mul.lo.s64 %rd57, %rd56, %rd42;
min.s64 %rd16, %rd57, %rd41;
sub.s64 %rd58, %rd41, %rd15;
mul.lo.s64 %rd59, %rd11, %rd42;
min.s64 %rd60, %rd58, %rd59;
sub.s64 %rd61, %rd41, %rd16;
min.s64 %rd62, %rd61, %rd59;
add.s64 %rd63, %rd62, %rd60;
mul.lo.s64 %rd64, %rd83, %rd42;
sub.s64 %rd65, %rd64, %rd15;
min.s64 %rd17, %rd65, %rd63;
setp.lt.s64	%p5, %rd17, %rd62;
sub.s64 %rd66, %rd17, %rd62;
selp.b64	%rd87, 0, %rd66, %p5;
min.s64 %rd84, %rd60, %rd17;
setp.ge.s64	%p6, %rd87, %rd84;
@%p6 bra BB65_13;

add.s64 %rd67, %rd16, %rd17;
add.s64 %rd20, %rd67, -1;

BB65_6:
add.s64 %rd68, %rd84, %rd87;
shr.s64 %rd23, %rd68, 1;
sub.s64 %rd69, %rd20, %rd23;
shl.b64 %rd70, %rd69, 4;
add.s64 %rd71, %rd3, %rd70;
ld.global.u64 %rd24, [%rd71];
or.b64 %rd72, %rd24, %rd44;
and.b64 %rd73, %rd72, -4294967296;
setp.eq.s64	%p7, %rd73, 0;
@%p7 bra BB65_8;
bra.uni BB65_7;

BB65_8:
cvt.u32.u64	%r21, %rd44;
cvt.u32.u64	%r22, %rd24;
div.u32 %r23, %r22, %r21;
cvt.u64.u32	%rd85, %r23;
bra.uni BB65_9;

BB65_7:
div.s64 %rd85, %rd24, %rd44;

BB65_9:
add.s64 %rd74, %rd23, %rd15;
shl.b64 %rd75, %rd74, 4;
add.s64 %rd76, %rd3, %rd75;
ld.global.u64 %rd28, [%rd76];
or.b64 %rd77, %rd28, %rd44;
and.b64 %rd78, %rd77, -4294967296;
setp.eq.s64	%p8, %rd78, 0;
@%p8 bra BB65_11;
bra.uni BB65_10;

BB65_11:
cvt.u32.u64	%r24, %rd44;
cvt.u32.u64	%r25, %rd28;
div.u32 %r26, %r25, %r24;
cvt.u64.u32	%rd86, %r26;
bra.uni BB65_12;

BB65_10:
div.s64 %rd86, %rd28, %rd44;

BB65_12:
add.s64 %rd79, %rd23, 1;
setp.lt.s64	%p9, %rd85, %rd86;
selp.b64	%rd87, %rd87, %rd79, %p9;
selp.b64	%rd84, %rd23, %rd84, %p9;
setp.lt.s64	%p10, %rd87, %rd84;
@%p10 bra BB65_6;

BB65_13:
st.global.u64 [%rd82], %rd87;
add.s64 %rd83, %rd83, %rd7;
shl.b64 %rd80, %rd7, 3;
add.s64 %rd82, %rd82, %rd80;
add.s64 %rd81, %rd81, %rd7;
setp.lt.s64	%p11, %rd81, %rd45;
@%p11 bra BB65_4;

BB65_14:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEEjNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEEjNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<7>;
.reg .b16 %rs<19>;
.reg .b32 %r<30>;
.reg .b64 %rd<24>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEEjNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEEjNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEEjNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEEjNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEEjNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEEjNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd12, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE;
cvta.shared.u64 %rd13, %rd12;
setp.eq.s64	%p2, %rd13, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB66_2;

cvt.s64.s32	%rd14, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE], %r24;
mov.u64 %rd15, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd16, %rd15;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+8], %rd16;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+16], %rd14;

BB66_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r29, %r5, %r4, %r1;
setp.ge.u32	%p4, %r29, %r10;
@%p4 bra BB66_8;

cvta.to.global.u64 %rd17, %rd10;
mul.wide.u32 %rd18, %r29, 8;
add.s64 %rd22, %rd17, %rd18;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd21, %rd3, 3;

BB66_4:
ld.global.u64 %rd5, [%rd22];
or.b64 %rd19, %rd5, %rd11;
and.b64 %rd20, %rd19, -4294967296;
setp.eq.s64	%p5, %rd20, 0;
@%p5 bra BB66_6;
bra.uni BB66_5;

BB66_6:
cvt.u32.u64	%r26, %rd11;
cvt.u32.u64	%r27, %rd5;
rem.u32 %r28, %r27, %r26;
cvt.u64.u32	%rd23, %r28;
bra.uni BB66_7;

BB66_5:
rem.s64 %rd23, %rd5, %rd11;

BB66_7:
st.global.u64 [%rd22], %rd23;
add.s64 %rd22, %rd22, %rd21;
add.s32 %r29, %r29, %r6;
setp.lt.u32	%p6, %r29, %r10;
@%p6 bra BB66_4;

BB66_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEElNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEElNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<7>;
.reg .b16 %rs<11>;
.reg .b32 %r<25>;
.reg .b64 %rd<30>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEElNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEElNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEElNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEElNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEElNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIlEENS_6detail16wrapped_functionI26GlobalIndexToPerSliceIndexvEElNS_9null_typeESP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd18, _ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE;
cvta.shared.u64 %rd19, %rd18;
setp.eq.s64	%p2, %rd19, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB67_2;

cvt.s64.s32	%rd20, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE], %r18;
mov.u64 %rd21, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd22, %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+8], %rd22;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail76_GLOBAL__N__52_tmpxft_00003e0d_00000000_7_THCTensorSortLong_cpp1_ii_d8a5929019s_on_chip_allocatorE+16], %rd20;

BB67_2:
cvta.to.global.u64 %rd1, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd27, %r21;
mul.wide.s32 %rd23, %r21, 8;
add.s64 %rd28, %rd1, %rd23;
setp.ge.s64	%p4, %rd27, %rd17;
@%p4 bra BB67_7;

BB67_3:
ld.global.u64 %rd9, [%rd28];
or.b64 %rd24, %rd9, %rd16;
and.b64 %rd25, %rd24, -4294967296;
setp.eq.s64	%p5, %rd25, 0;
@%p5 bra BB67_5;
bra.uni BB67_4;

BB67_5:
cvt.u32.u64	%r22, %rd16;
cvt.u32.u64	%r23, %rd9;
rem.u32 %r24, %r23, %r22;
cvt.u64.u32	%rd29, %r24;
bra.uni BB67_6;

BB67_4:
rem.s64 %rd29, %rd9, %rd16;

BB67_6:
st.global.u64 [%rd28], %rd29;
shl.b64 %rd26, %rd4, 3;
add.s64 %rd28, %rd28, %rd26;
add.s64 %rd27, %rd27, %rd4;
setp.lt.s64	%p6, %rd27, %rd17;
@%p6 bra BB67_3;

BB67_7:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI10ThrustGTOpIlEEEEEPSK_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI10ThrustGTOpIlEEEEEPSK_EEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot68[144];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<141>;
.reg .b16 %rs<4>;
.reg .b32 %r<69>;
.reg .b64 %rd<967>;


mov.u64 %rd966, __local_depot68;
cvta.local.u64 %SP, %rd966;
ld.param.u64 %rd305, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI10ThrustGTOpIlEEEEEPSK_EEEEvT__param_0+48];
ld.param.u64 %rd301, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI10ThrustGTOpIlEEEEEPSK_EEEEvT__param_0+8];
ld.param.u64 %rd300, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI10ThrustGTOpIlEEEEEPSK_EEEEvT__param_0];
ld.param.u64 %rd302, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI10ThrustGTOpIlEEEEEPSK_EEEEvT__param_0+16];
ld.param.u64 %rd304, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI10ThrustGTOpIlEEEEEPSK_EEEEvT__param_0+40];
mov.u32 %r23, %ctaid.x;
cvt.u64.u32	%rd306, %r23;
mul.lo.s64 %rd1, %rd306, %rd304;
mul.lo.s32 %r24, %r23, 1792;
cvt.u64.u32	%rd307, %r24;
sub.s64 %rd308, %rd302, %rd307;
cvt.u32.u64	%r25, %rd308;
mov.u32 %r26, 1792;
min.u32 %r1, %r25, %r26;
add.u64 %rd309, %SP, 16;
cvta.to.local.u64 %rd2, %rd309;
add.u64 %rd310, %SP, 0;
cvta.to.local.u64 %rd3, %rd310;
add.u64 %rd311, %SP, 32;
cvta.to.local.u64 %rd4, %rd311;
cvta.to.global.u64 %rd312, %rd300;
cvta.to.global.u64 %rd313, %rd301;
cvta.to.global.u64 %rd5, %rd305;
setp.gt.u32	%p16, %r1, 1791;
mov.u32 %r68, %tid.x;
cvt.u64.u32	%rd314, %r68;
add.s64 %rd315, %rd314, %rd307;
shl.b64 %rd316, %rd315, 3;
add.s64 %rd6, %rd312, %rd316;
add.s64 %rd7, %rd313, %rd316;
@%p16 bra BB68_15;
bra.uni BB68_1;

BB68_15:
ld.global.u64 %rd533, [%rd6];
ld.global.u64 %rd521, [%rd7];
ld.global.u64 %rd534, [%rd6+2048];
ld.global.u64 %rd520, [%rd7+2048];
ld.global.u64 %rd535, [%rd6+4096];
ld.global.u64 %rd519, [%rd7+4096];
ld.global.u64 %rd536, [%rd6+6144];
ld.global.u64 %rd518, [%rd7+6144];
ld.global.u64 %rd517, [%rd6+8192];
ld.global.u64 %rd516, [%rd7+8192];
ld.global.u64 %rd515, [%rd6+10240];
ld.global.u64 %rd514, [%rd7+10240];
ld.global.u64 %rd513, [%rd6+12288];
ld.global.u64 %rd512, [%rd7+12288];
bra.uni BB68_16;

BB68_1:
mov.u64 %rd318, 0;
mov.u64 %rd521, %rd318;
setp.ge.u32	%p17, %r68, %r1;
mov.u64 %rd540, %rd318;
@%p17 bra BB68_3;

ld.global.u64 %rd8, [%rd6];
ld.global.u64 %rd521, [%rd7];
mov.u64 %rd540, %rd8;

BB68_3:
mov.u64 %rd525, %rd540;
mov.u64 %rd533, %rd525;
add.s32 %r27, %r68, 256;
mov.u64 %rd520, %rd318;
setp.ge.u32	%p18, %r27, %r1;
mov.u64 %rd539, %rd318;
@%p18 bra BB68_5;

ld.global.u64 %rd539, [%rd6+2048];
ld.global.u64 %rd520, [%rd7+2048];

BB68_5:
mov.u64 %rd534, %rd539;
add.s32 %r28, %r68, 512;
mov.u64 %rd519, %rd318;
setp.ge.u32	%p19, %r28, %r1;
mov.u64 %rd538, %rd318;
@%p19 bra BB68_7;

ld.global.u64 %rd538, [%rd6+4096];
ld.global.u64 %rd519, [%rd7+4096];

BB68_7:
mov.u64 %rd535, %rd538;
add.s32 %r29, %r68, 768;
mov.u64 %rd518, %rd318;
setp.ge.u32	%p20, %r29, %r1;
mov.u64 %rd537, %rd318;
@%p20 bra BB68_9;

ld.global.u64 %rd537, [%rd6+6144];
ld.global.u64 %rd518, [%rd7+6144];

BB68_9:
mov.u64 %rd536, %rd537;
mov.u64 %rd517, 0;
add.s32 %r30, %r68, 1024;
mov.u64 %rd516, %rd517;
setp.ge.u32	%p21, %r30, %r1;
@%p21 bra BB68_11;

ld.global.u64 %rd517, [%rd6+8192];
ld.global.u64 %rd516, [%rd7+8192];

BB68_11:
mov.u64 %rd515, 0;
add.s32 %r31, %r68, 1280;
mov.u64 %rd514, %rd515;
setp.ge.u32	%p22, %r31, %r1;
@%p22 bra BB68_13;

ld.global.u64 %rd515, [%rd6+10240];
ld.global.u64 %rd514, [%rd7+10240];

BB68_13:
mov.u64 %rd513, 0;
add.s32 %r32, %r68, 1536;
mov.u64 %rd512, %rd513;
setp.ge.u32	%p23, %r32, %r1;
@%p23 bra BB68_16;

ld.global.u64 %rd513, [%rd6+12288];
ld.global.u64 %rd512, [%rd7+12288];

BB68_16:
add.s64 %rd332, %rd314, %rd1;
shl.b64 %rd333, %rd332, 4;
add.s64 %rd62, %rd5, %rd333;
@%p16 bra BB68_30;
bra.uni BB68_17;

BB68_30:
st.global.u64 [%rd62], %rd533;
st.global.u64 [%rd62+8], %rd521;
st.global.u64 [%rd62+4096], %rd534;
st.global.u64 [%rd62+4104], %rd520;
st.global.u64 [%rd62+8192], %rd535;
st.global.u64 [%rd62+8200], %rd519;
st.global.u64 [%rd62+12288], %rd536;
st.global.u64 [%rd62+12296], %rd518;
st.global.u64 [%rd62+16384], %rd517;
st.global.u64 [%rd62+16392], %rd516;
st.global.u64 [%rd62+20480], %rd515;
st.global.u64 [%rd62+20488], %rd514;
bra.uni BB68_31;

BB68_17:
setp.ge.u32	%p25, %r68, %r1;
@%p25 bra BB68_19;

st.global.u64 [%rd62], %rd533;
st.global.u64 [%rd62+8], %rd521;

BB68_19:
add.s32 %r33, %r68, 256;
setp.ge.u32	%p26, %r33, %r1;
@%p26 bra BB68_21;

st.global.u64 [%rd62+4096], %rd534;
st.global.u64 [%rd62+4104], %rd520;

BB68_21:
add.s32 %r34, %r68, 512;
setp.ge.u32	%p27, %r34, %r1;
@%p27 bra BB68_23;

st.global.u64 [%rd62+8192], %rd535;
st.global.u64 [%rd62+8200], %rd519;

BB68_23:
add.s32 %r35, %r68, 768;
setp.ge.u32	%p28, %r35, %r1;
@%p28 bra BB68_25;

st.global.u64 [%rd62+12288], %rd536;
st.global.u64 [%rd62+12296], %rd518;

BB68_25:
add.s32 %r36, %r68, 1024;
setp.ge.u32	%p29, %r36, %r1;
@%p29 bra BB68_27;

st.global.u64 [%rd62+16384], %rd517;
st.global.u64 [%rd62+16392], %rd516;

BB68_27:
add.s32 %r37, %r68, 1280;
setp.ge.u32	%p30, %r37, %r1;
@%p30 bra BB68_29;

st.global.u64 [%rd62+20480], %rd515;
st.global.u64 [%rd62+20488], %rd514;

BB68_29:
add.s32 %r38, %r68, 1536;
setp.ge.u32	%p31, %r38, %r1;
@%p31 bra BB68_32;

BB68_31:
st.global.u64 [%rd62+24576], %rd513;
st.global.u64 [%rd62+24584], %rd512;

BB68_32:
bar.sync 0;
mov.u64 %rd334, 0;
st.local.u64 [%rd4], %rd334;
st.local.u64 [%rd4+8], %rd334;
st.local.u64 [%rd4+16], %rd334;
st.local.u64 [%rd4+24], %rd334;
st.local.u64 [%rd4+32], %rd334;
st.local.u64 [%rd4+40], %rd334;
st.local.u64 [%rd4+48], %rd334;
st.local.u64 [%rd4+56], %rd334;
st.local.u64 [%rd4+64], %rd334;
st.local.u64 [%rd4+72], %rd334;
st.local.u64 [%rd4+80], %rd334;
st.local.u64 [%rd4+88], %rd334;
st.local.u64 [%rd4+96], %rd334;
st.local.u64 [%rd4+104], %rd334;
mul.lo.s32 %r5, %r68, 7;
add.s32 %r39, %r5, 7;
setp.gt.u32	%p32, %r39, %r1;
mad.lo.s32 %r6, %r68, -7, %r1;
selp.b32	%r7, %r6, 7, %p32;
cvt.u64.u32	%rd335, %r5;
add.s64 %rd336, %rd335, %rd1;
setp.eq.s32	%p33, %r7, 0;
shl.b64 %rd337, %rd336, 4;
add.s64 %rd64, %rd5, %rd337;
mov.u64 %rd894, %rd334;
@%p33 bra BB68_34;

ld.global.u64 %rd338, [%rd64];
st.local.u64 [%rd4], %rd338;
ld.global.u64 %rd65, [%rd64+8];
st.local.u64 [%rd4+8], %rd65;
mov.u64 %rd894, %rd65;

BB68_34:
mov.u64 %rd545, %rd894;
mov.u64 %rd881, %rd545;
mov.u64 %rd879, %rd334;
setp.lt.u32	%p34, %r7, 2;
mov.u64 %rd893, %rd334;
@%p34 bra BB68_36;

ld.global.u64 %rd893, [%rd64+16];
ld.global.u64 %rd879, [%rd64+24];
st.local.u64 [%rd4+16], %rd893;
st.local.u64 [%rd4+24], %rd879;

BB68_36:
mov.u64 %rd880, %rd893;
mov.u64 %rd877, %rd879;
mov.u64 %rd902, %rd334;
setp.lt.u32	%p35, %r7, 3;
mov.u64 %rd892, %rd334;
@%p35 bra BB68_38;

ld.global.u64 %rd892, [%rd64+32];
ld.global.u64 %rd902, [%rd64+40];
st.local.u64 [%rd4+32], %rd892;
st.local.u64 [%rd4+40], %rd902;

BB68_38:
mov.u64 %rd883, %rd892;
mov.u64 %rd900, %rd902;
mov.u64 %rd905, %rd334;
setp.lt.u32	%p36, %r7, 4;
mov.u64 %rd891, %rd334;
@%p36 bra BB68_40;

ld.global.u64 %rd891, [%rd64+48];
ld.global.u64 %rd905, [%rd64+56];
st.local.u64 [%rd4+48], %rd891;
st.local.u64 [%rd4+56], %rd905;

BB68_40:
mov.u64 %rd882, %rd891;
mov.u64 %rd903, %rd905;
mov.u64 %rd910, %rd334;
setp.lt.u32	%p37, %r7, 5;
mov.u64 %rd890, %rd334;
@%p37 bra BB68_42;

ld.global.u64 %rd890, [%rd64+64];
ld.global.u64 %rd910, [%rd64+72];
st.local.u64 [%rd4+64], %rd890;
st.local.u64 [%rd4+72], %rd910;

BB68_42:
mov.u64 %rd884, %rd890;
mov.u64 %rd908, %rd910;
mov.u64 %rd897, 0;
mov.u64 %rd913, %rd897;
setp.lt.u32	%p38, %r7, 6;
@%p38 bra BB68_44;

ld.global.u64 %rd897, [%rd64+80];
ld.global.u64 %rd913, [%rd64+88];
st.local.u64 [%rd4+80], %rd897;
st.local.u64 [%rd4+88], %rd913;

BB68_44:
mov.u64 %rd895, %rd897;
mov.u64 %rd911, %rd913;
mov.u64 %rd917, 0;
mov.u64 %rd915, %rd917;
setp.lt.u32	%p39, %r7, 7;
@%p39 bra BB68_46;

ld.global.u64 %rd917, [%rd64+96];
ld.global.u64 %rd915, [%rd64+104];
st.local.u64 [%rd4+96], %rd917;
st.local.u64 [%rd4+104], %rd915;

BB68_46:
mov.u64 %rd916, %rd917;
mov.u64 %rd914, %rd915;
setp.gt.u32	%p40, %r7, 6;
@%p40 bra BB68_73;

ld.local.u64 %rd351, [%rd4];
ld.local.u64 %rd352, [%rd4+8];
st.local.u64 [%rd3+8], %rd352;
st.local.u64 [%rd3], %rd351;
@%p34 bra BB68_49;

ld.local.u64 %rd357, [%rd3];
setp.gt.s64	%p42, %rd357, %rd880;
min.s64 %rd358, %rd880, %rd357;
add.s64 %rd359, %rd4, 16;
selp.b64	%rd360, %rd359, %rd3, %p42;
st.local.u64 [%rd3], %rd358;
ld.local.u64 %rd361, [%rd360+8];
st.local.u64 [%rd3+8], %rd361;

BB68_49:
@%p35 bra BB68_51;

ld.local.u64 %rd364, [%rd3];
setp.gt.s64	%p44, %rd364, %rd883;
min.s64 %rd365, %rd883, %rd364;
add.s64 %rd366, %rd4, 32;
selp.b64	%rd367, %rd366, %rd3, %p44;
st.local.u64 [%rd3], %rd365;
ld.local.u64 %rd368, [%rd367+8];
st.local.u64 [%rd3+8], %rd368;

BB68_51:
@%p36 bra BB68_53;

ld.local.u64 %rd371, [%rd3];
setp.gt.s64	%p46, %rd371, %rd882;
min.s64 %rd372, %rd882, %rd371;
add.s64 %rd373, %rd4, 48;
selp.b64	%rd374, %rd373, %rd3, %p46;
st.local.u64 [%rd3], %rd372;
ld.local.u64 %rd375, [%rd374+8];
st.local.u64 [%rd3+8], %rd375;

BB68_53:
@%p37 bra BB68_55;

ld.local.u64 %rd378, [%rd3];
setp.gt.s64	%p48, %rd378, %rd884;
min.s64 %rd379, %rd884, %rd378;
add.s64 %rd380, %rd4, 64;
selp.b64	%rd381, %rd380, %rd3, %p48;
st.local.u64 [%rd3], %rd379;
ld.local.u64 %rd382, [%rd381+8];
st.local.u64 [%rd3+8], %rd382;

BB68_55:
@%p38 bra BB68_57;

ld.local.u64 %rd385, [%rd3];
setp.gt.s64	%p50, %rd385, %rd895;
min.s64 %rd386, %rd895, %rd385;
add.s64 %rd387, %rd4, 80;
selp.b64	%rd388, %rd387, %rd3, %p50;
st.local.u64 [%rd3], %rd386;
ld.local.u64 %rd389, [%rd388+8];
st.local.u64 [%rd3+8], %rd389;

BB68_57:
@%p39 bra BB68_59;

ld.local.u64 %rd392, [%rd3];
setp.gt.s64	%p52, %rd392, %rd916;
min.s64 %rd393, %rd916, %rd392;
add.s64 %rd394, %rd4, 96;
selp.b64	%rd395, %rd394, %rd3, %p52;
st.local.u64 [%rd3], %rd393;
ld.local.u64 %rd396, [%rd395+8];
st.local.u64 [%rd3+8], %rd396;

BB68_59:
setp.ne.s32	%p53, %r7, 0;
mov.u64 %rd889, %rd881;
@%p53 bra BB68_61;

ld.local.u64 %rd399, [%rd3];
ld.local.u64 %rd889, [%rd3+8];
st.local.u64 [%rd4], %rd399;
st.local.u64 [%rd4+8], %rd889;

BB68_61:
mov.u64 %rd881, %rd889;
setp.gt.u32	%p54, %r7, 1;
mov.u64 %rd878, %rd877;
mov.u64 %rd888, %rd880;
@%p54 bra BB68_63;

ld.local.u64 %rd888, [%rd3];
ld.local.u64 %rd878, [%rd3+8];
st.local.u64 [%rd4+16], %rd888;
st.local.u64 [%rd4+24], %rd878;

BB68_63:
mov.u64 %rd880, %rd888;
mov.u64 %rd877, %rd878;
setp.gt.u32	%p55, %r7, 2;
mov.u64 %rd901, %rd900;
mov.u64 %rd887, %rd883;
@%p55 bra BB68_65;

ld.local.u64 %rd887, [%rd3];
ld.local.u64 %rd901, [%rd3+8];
st.local.u64 [%rd4+32], %rd887;
st.local.u64 [%rd4+40], %rd901;

BB68_65:
mov.u64 %rd883, %rd887;
mov.u64 %rd900, %rd901;
setp.gt.u32	%p56, %r7, 3;
mov.u64 %rd904, %rd903;
mov.u64 %rd886, %rd882;
@%p56 bra BB68_67;

ld.local.u64 %rd886, [%rd3];
ld.local.u64 %rd904, [%rd3+8];
st.local.u64 [%rd4+48], %rd886;
st.local.u64 [%rd4+56], %rd904;

BB68_67:
mov.u64 %rd882, %rd886;
mov.u64 %rd903, %rd904;
setp.gt.u32	%p57, %r7, 4;
mov.u64 %rd909, %rd908;
mov.u64 %rd885, %rd884;
@%p57 bra BB68_69;

ld.local.u64 %rd885, [%rd3];
ld.local.u64 %rd909, [%rd3+8];
st.local.u64 [%rd4+64], %rd885;
st.local.u64 [%rd4+72], %rd909;

BB68_69:
mov.u64 %rd884, %rd885;
mov.u64 %rd908, %rd909;
setp.gt.u32	%p58, %r7, 5;
mov.u64 %rd912, %rd911;
mov.u64 %rd896, %rd895;
@%p58 bra BB68_71;

ld.local.u64 %rd896, [%rd3];
ld.local.u64 %rd912, [%rd3+8];
st.local.u64 [%rd4+80], %rd896;
st.local.u64 [%rd4+88], %rd912;

BB68_71:
mov.u64 %rd895, %rd896;
mov.u64 %rd911, %rd912;
@%p40 bra BB68_73;

ld.local.u64 %rd916, [%rd3];
ld.local.u64 %rd914, [%rd3+8];
st.local.u64 [%rd4+96], %rd916;
st.local.u64 [%rd4+104], %rd914;

BB68_73:
mov.u64 %rd790, %rd880;
mov.u64 %rd789, %rd881;
mov.u64 %rd791, %rd877;
mov.u64 %rd794, %rd882;
mov.u64 %rd792, %rd883;
mov.u64 %rd793, %rd900;
mov.u64 %rd795, %rd903;
mov.u64 %rd798, %rd895;
mov.u64 %rd796, %rd884;
mov.u64 %rd797, %rd908;
mov.u64 %rd799, %rd911;
mov.u64 %rd800, %rd916;
mov.u64 %rd801, %rd914;
mul.lo.s32 %r63, %r68, 7;
setp.ge.u32	%p60, %r63, %r1;
@%p60 bra BB68_116;

ld.local.u64 %rd128, [%rd4];
setp.le.s64	%p61, %rd790, %rd128;
mov.u64 %rd874, %rd791;
mov.u64 %rd876, %rd789;
mov.u64 %rd873, %rd790;
mov.u64 %rd875, %rd128;
@%p61 bra BB68_76;

st.local.u64 [%rd4], %rd790;
st.local.u64 [%rd4+16], %rd128;
st.local.u64 [%rd4+8], %rd791;
st.local.u64 [%rd4+24], %rd789;
mov.u64 %rd876, %rd791;
mov.u64 %rd874, %rd789;
mov.u64 %rd631, %rd790;
mov.u64 %rd873, %rd128;
mov.u64 %rd875, %rd631;

BB68_76:
mov.u64 %rd865, %rd873;
mov.u64 %rd866, %rd874;
mov.u64 %rd855, %rd875;
mov.u64 %rd856, %rd876;
setp.le.s64	%p62, %rd794, %rd792;
mov.u64 %rd899, %rd795;
mov.u64 %rd898, %rd793;
mov.u64 %rd871, %rd792;
mov.u64 %rd872, %rd794;
@%p62 bra BB68_78;

st.local.u64 [%rd4+32], %rd794;
st.local.u64 [%rd4+48], %rd792;
st.local.u64 [%rd4+40], %rd795;
st.local.u64 [%rd4+56], %rd793;
mov.u64 %rd898, %rd795;
mov.u64 %rd899, %rd793;
mov.u64 %rd872, %rd792;
mov.u64 %rd871, %rd794;

BB68_78:
mov.u64 %rd136, %rd871;
mov.u64 %rd135, %rd898;
mov.u64 %rd861, %rd872;
mov.u64 %rd862, %rd899;
setp.le.s64	%p63, %rd798, %rd796;
mov.u64 %rd907, %rd799;
mov.u64 %rd906, %rd797;
mov.u64 %rd869, %rd796;
mov.u64 %rd870, %rd798;
@%p63 bra BB68_80;

st.local.u64 [%rd4+64], %rd798;
st.local.u64 [%rd4+80], %rd796;
st.local.u64 [%rd4+72], %rd799;
st.local.u64 [%rd4+88], %rd797;
mov.u64 %rd906, %rd799;
mov.u64 %rd907, %rd797;
mov.u64 %rd870, %rd796;
mov.u64 %rd869, %rd798;

BB68_80:
mov.u64 %rd140, %rd869;
mov.u64 %rd139, %rd906;
mov.u64 %rd138, %rd870;
mov.u64 %rd137, %rd907;
setp.le.s64	%p64, %rd136, %rd865;
mov.u64 %rd867, %rd136;
mov.u64 %rd868, %rd135;
@%p64 bra BB68_82;

st.local.u64 [%rd4+16], %rd136;
st.local.u64 [%rd4+32], %rd865;
st.local.u64 [%rd4+24], %rd135;
st.local.u64 [%rd4+40], %rd866;
mov.u64 %rd638, %rd866;
mov.u64 %rd640, %rd865;
mov.u64 %rd866, %rd135;
mov.u64 %rd865, %rd136;
mov.u64 %rd867, %rd640;
mov.u64 %rd868, %rd638;

BB68_82:
mov.u64 %rd144, %rd865;
mov.u64 %rd143, %rd866;
mov.u64 %rd849, %rd867;
mov.u64 %rd850, %rd868;
setp.le.s64	%p65, %rd140, %rd861;
mov.u64 %rd863, %rd140;
mov.u64 %rd864, %rd139;
@%p65 bra BB68_84;

st.local.u64 [%rd4+48], %rd140;
st.local.u64 [%rd4+64], %rd861;
st.local.u64 [%rd4+56], %rd139;
st.local.u64 [%rd4+72], %rd862;
mov.u64 %rd642, %rd862;
mov.u64 %rd644, %rd861;
mov.u64 %rd862, %rd139;
mov.u64 %rd861, %rd140;
mov.u64 %rd863, %rd644;
mov.u64 %rd864, %rd642;

BB68_84:
mov.u64 %rd148, %rd861;
mov.u64 %rd147, %rd862;
mov.u64 %rd845, %rd863;
mov.u64 %rd846, %rd864;
setp.le.s64	%p66, %rd800, %rd138;
mov.u64 %rd860, %rd801;
mov.u64 %rd859, %rd800;
mov.u64 %rd857, %rd138;
mov.u64 %rd858, %rd137;
@%p66 bra BB68_86;

st.local.u64 [%rd4+80], %rd800;
st.local.u64 [%rd4+96], %rd138;
st.local.u64 [%rd4+88], %rd801;
st.local.u64 [%rd4+104], %rd137;
mov.u64 %rd595, %rd801;
mov.u64 %rd598, %rd800;
mov.u64 %rd860, %rd137;
mov.u64 %rd859, %rd138;
mov.u64 %rd857, %rd598;
mov.u64 %rd858, %rd595;

BB68_86:
mov.u64 %rd152, %rd857;
mov.u64 %rd151, %rd858;
mov.u64 %rd835, %rd859;
mov.u64 %rd836, %rd860;
setp.le.s64	%p67, %rd144, %rd855;
mov.u64 %rd853, %rd144;
mov.u64 %rd854, %rd143;
@%p67 bra BB68_88;

st.local.u64 [%rd4], %rd144;
st.local.u64 [%rd4+16], %rd855;
st.local.u64 [%rd4+8], %rd143;
st.local.u64 [%rd4+24], %rd856;
mov.u64 %rd633, %rd856;
mov.u64 %rd636, %rd855;
mov.u64 %rd856, %rd143;
mov.u64 %rd855, %rd144;
mov.u64 %rd853, %rd636;
mov.u64 %rd854, %rd633;

BB68_88:
mov.u64 %rd841, %rd853;
mov.u64 %rd842, %rd854;
mov.u64 %rd831, %rd855;
mov.u64 %rd832, %rd856;
setp.le.s64	%p68, %rd148, %rd849;
mov.u64 %rd851, %rd148;
mov.u64 %rd852, %rd147;
@%p68 bra BB68_90;

st.local.u64 [%rd4+32], %rd148;
st.local.u64 [%rd4+48], %rd849;
st.local.u64 [%rd4+40], %rd147;
st.local.u64 [%rd4+56], %rd850;
mov.u64 %rd658, %rd850;
mov.u64 %rd660, %rd849;
mov.u64 %rd850, %rd147;
mov.u64 %rd849, %rd148;
mov.u64 %rd851, %rd660;
mov.u64 %rd852, %rd658;

BB68_90:
mov.u64 %rd160, %rd849;
mov.u64 %rd159, %rd850;
mov.u64 %rd837, %rd851;
mov.u64 %rd838, %rd852;
setp.le.s64	%p69, %rd152, %rd845;
mov.u64 %rd847, %rd152;
mov.u64 %rd848, %rd151;
@%p69 bra BB68_92;

st.local.u64 [%rd4+64], %rd152;
st.local.u64 [%rd4+80], %rd845;
st.local.u64 [%rd4+72], %rd151;
st.local.u64 [%rd4+88], %rd846;
mov.u64 %rd666, %rd846;
mov.u64 %rd668, %rd845;
mov.u64 %rd846, %rd151;
mov.u64 %rd845, %rd152;
mov.u64 %rd847, %rd668;
mov.u64 %rd848, %rd666;

BB68_92:
mov.u64 %rd164, %rd845;
mov.u64 %rd163, %rd846;
mov.u64 %rd162, %rd847;
mov.u64 %rd161, %rd848;
setp.le.s64	%p70, %rd160, %rd841;
mov.u64 %rd843, %rd160;
mov.u64 %rd844, %rd159;
@%p70 bra BB68_94;

st.local.u64 [%rd4+16], %rd160;
st.local.u64 [%rd4+32], %rd841;
st.local.u64 [%rd4+24], %rd159;
st.local.u64 [%rd4+40], %rd842;
mov.u64 %rd686, %rd842;
mov.u64 %rd688, %rd841;
mov.u64 %rd842, %rd159;
mov.u64 %rd841, %rd160;
mov.u64 %rd843, %rd688;
mov.u64 %rd844, %rd686;

BB68_94:
mov.u64 %rd168, %rd841;
mov.u64 %rd167, %rd842;
mov.u64 %rd825, %rd843;
mov.u64 %rd826, %rd844;
setp.le.s64	%p71, %rd164, %rd837;
mov.u64 %rd839, %rd164;
mov.u64 %rd840, %rd163;
@%p71 bra BB68_96;

st.local.u64 [%rd4+48], %rd164;
st.local.u64 [%rd4+64], %rd837;
st.local.u64 [%rd4+56], %rd163;
st.local.u64 [%rd4+72], %rd838;
mov.u64 %rd690, %rd838;
mov.u64 %rd692, %rd837;
mov.u64 %rd838, %rd163;
mov.u64 %rd837, %rd164;
mov.u64 %rd839, %rd692;
mov.u64 %rd840, %rd690;

BB68_96:
mov.u64 %rd172, %rd837;
mov.u64 %rd171, %rd838;
mov.u64 %rd821, %rd839;
mov.u64 %rd822, %rd840;
setp.le.s64	%p72, %rd835, %rd162;
mov.u64 %rd833, %rd162;
mov.u64 %rd834, %rd161;
@%p72 bra BB68_98;

st.local.u64 [%rd4+80], %rd835;
st.local.u64 [%rd4+96], %rd162;
st.local.u64 [%rd4+88], %rd836;
st.local.u64 [%rd4+104], %rd161;
mov.u64 %rd674, %rd836;
mov.u64 %rd676, %rd835;
mov.u64 %rd836, %rd161;
mov.u64 %rd835, %rd162;
mov.u64 %rd833, %rd676;
mov.u64 %rd834, %rd674;

BB68_98:
mov.u64 %rd176, %rd833;
mov.u64 %rd175, %rd834;
mov.u64 %rd811, %rd835;
mov.u64 %rd812, %rd836;
setp.le.s64	%p73, %rd168, %rd831;
mov.u64 %rd829, %rd168;
mov.u64 %rd830, %rd167;
@%p73 bra BB68_100;

st.local.u64 [%rd4], %rd168;
st.local.u64 [%rd4+16], %rd831;
st.local.u64 [%rd4+8], %rd167;
st.local.u64 [%rd4+24], %rd832;
mov.u64 %rd682, %rd832;
mov.u64 %rd684, %rd831;
mov.u64 %rd832, %rd167;
mov.u64 %rd831, %rd168;
mov.u64 %rd829, %rd684;
mov.u64 %rd830, %rd682;

BB68_100:
mov.u64 %rd817, %rd829;
mov.u64 %rd818, %rd830;
mov.u64 %rd178, %rd831;
mov.u64 %rd806, %rd832;
setp.le.s64	%p74, %rd172, %rd825;
mov.u64 %rd827, %rd172;
mov.u64 %rd828, %rd171;
@%p74 bra BB68_102;

st.local.u64 [%rd4+32], %rd172;
st.local.u64 [%rd4+48], %rd825;
st.local.u64 [%rd4+40], %rd171;
st.local.u64 [%rd4+56], %rd826;
mov.u64 %rd706, %rd826;
mov.u64 %rd708, %rd825;
mov.u64 %rd826, %rd171;
mov.u64 %rd825, %rd172;
mov.u64 %rd827, %rd708;
mov.u64 %rd828, %rd706;

BB68_102:
mov.u64 %rd184, %rd825;
mov.u64 %rd183, %rd826;
mov.u64 %rd813, %rd827;
mov.u64 %rd814, %rd828;
setp.le.s64	%p75, %rd176, %rd821;
mov.u64 %rd823, %rd176;
mov.u64 %rd824, %rd175;
@%p75 bra BB68_104;

st.local.u64 [%rd4+64], %rd176;
st.local.u64 [%rd4+80], %rd821;
st.local.u64 [%rd4+72], %rd175;
st.local.u64 [%rd4+88], %rd822;
mov.u64 %rd714, %rd822;
mov.u64 %rd716, %rd821;
mov.u64 %rd822, %rd175;
mov.u64 %rd821, %rd176;
mov.u64 %rd823, %rd716;
mov.u64 %rd824, %rd714;

BB68_104:
mov.u64 %rd188, %rd821;
mov.u64 %rd187, %rd822;
mov.u64 %rd186, %rd823;
mov.u64 %rd185, %rd824;
setp.le.s64	%p76, %rd184, %rd817;
mov.u64 %rd819, %rd184;
mov.u64 %rd820, %rd183;
@%p76 bra BB68_106;

st.local.u64 [%rd4+16], %rd184;
st.local.u64 [%rd4+32], %rd817;
st.local.u64 [%rd4+24], %rd183;
st.local.u64 [%rd4+40], %rd818;
mov.u64 %rd733, %rd818;
mov.u64 %rd735, %rd817;
mov.u64 %rd818, %rd183;
mov.u64 %rd817, %rd184;
mov.u64 %rd819, %rd735;
mov.u64 %rd820, %rd733;

BB68_106:
mov.u64 %rd192, %rd817;
mov.u64 %rd191, %rd818;
mov.u64 %rd802, %rd819;
mov.u64 %rd803, %rd820;
setp.le.s64	%p77, %rd188, %rd813;
mov.u64 %rd815, %rd188;
mov.u64 %rd816, %rd187;
@%p77 bra BB68_108;

st.local.u64 [%rd4+48], %rd188;
st.local.u64 [%rd4+64], %rd813;
st.local.u64 [%rd4+56], %rd187;
st.local.u64 [%rd4+72], %rd814;
mov.u64 %rd737, %rd814;
mov.u64 %rd739, %rd813;
mov.u64 %rd814, %rd187;
mov.u64 %rd813, %rd188;
mov.u64 %rd815, %rd739;
mov.u64 %rd816, %rd737;

BB68_108:
mov.u64 %rd196, %rd813;
mov.u64 %rd195, %rd814;
mov.u64 %rd796, %rd815;
mov.u64 %rd797, %rd816;
setp.le.s64	%p78, %rd811, %rd186;
mov.u64 %rd809, %rd186;
mov.u64 %rd810, %rd185;
@%p78 bra BB68_110;

st.local.u64 [%rd4+80], %rd811;
st.local.u64 [%rd4+96], %rd186;
st.local.u64 [%rd4+88], %rd812;
st.local.u64 [%rd4+104], %rd185;
mov.u64 %rd722, %rd812;
mov.u64 %rd724, %rd811;
mov.u64 %rd812, %rd185;
mov.u64 %rd811, %rd186;
mov.u64 %rd809, %rd724;
mov.u64 %rd810, %rd722;

BB68_110:
mov.u64 %rd200, %rd809;
mov.u64 %rd199, %rd810;
mov.u64 %rd800, %rd811;
mov.u64 %rd801, %rd812;
setp.le.s64	%p79, %rd192, %rd178;
mov.u64 %rd807, %rd192;
mov.u64 %rd808, %rd191;
@%p79 bra BB68_112;

st.local.u64 [%rd4], %rd192;
st.local.u64 [%rd4+16], %rd178;
st.local.u64 [%rd4+8], %rd191;
st.local.u64 [%rd4+24], %rd806;
mov.u64 %rd730, %rd806;
mov.u64 %rd806, %rd191;
mov.u64 %rd807, %rd178;
mov.u64 %rd808, %rd730;

BB68_112:
mov.u64 %rd789, %rd806;
mov.u64 %rd790, %rd807;
mov.u64 %rd791, %rd808;
setp.le.s64	%p80, %rd196, %rd802;
mov.u64 %rd804, %rd196;
mov.u64 %rd805, %rd195;
@%p80 bra BB68_114;

st.local.u64 [%rd4+32], %rd196;
st.local.u64 [%rd4+48], %rd802;
st.local.u64 [%rd4+40], %rd195;
st.local.u64 [%rd4+56], %rd803;
mov.u64 %rd753, %rd803;
mov.u64 %rd755, %rd802;
mov.u64 %rd803, %rd195;
mov.u64 %rd802, %rd196;
mov.u64 %rd804, %rd755;
mov.u64 %rd805, %rd753;

BB68_114:
mov.u64 %rd792, %rd802;
mov.u64 %rd793, %rd803;
mov.u64 %rd794, %rd804;
mov.u64 %rd795, %rd805;
setp.le.s64	%p81, %rd200, %rd796;
mov.u64 %rd798, %rd200;
mov.u64 %rd799, %rd199;
@%p81 bra BB68_116;

st.local.u64 [%rd4+64], %rd200;
st.local.u64 [%rd4+80], %rd796;
st.local.u64 [%rd4+72], %rd199;
st.local.u64 [%rd4+88], %rd797;
mov.u64 %rd760, %rd797;
mov.u64 %rd762, %rd796;
mov.u64 %rd797, %rd199;
mov.u64 %rd796, %rd200;
mov.u64 %rd798, %rd762;
mov.u64 %rd799, %rd760;

BB68_116:
@%p33 bra BB68_118;

ld.local.u64 %rd412, [%rd4];
st.global.u64 [%rd64], %rd412;
st.global.u64 [%rd64+8], %rd789;

BB68_118:
@%p34 bra BB68_120;

st.global.u64 [%rd64+16], %rd790;
st.global.u64 [%rd64+24], %rd791;

BB68_120:
@%p35 bra BB68_122;

st.global.u64 [%rd64+32], %rd792;
st.global.u64 [%rd64+40], %rd793;

BB68_122:
@%p36 bra BB68_124;

st.global.u64 [%rd64+48], %rd794;
st.global.u64 [%rd64+56], %rd795;

BB68_124:
@%p37 bra BB68_126;

st.global.u64 [%rd64+64], %rd796;
st.global.u64 [%rd64+72], %rd797;

BB68_126:
@%p38 bra BB68_128;

st.global.u64 [%rd64+80], %rd798;
st.global.u64 [%rd64+88], %rd799;

BB68_128:
@%p39 bra BB68_130;

st.global.u64 [%rd64+96], %rd800;
st.global.u64 [%rd64+104], %rd801;

BB68_130:
ld.param.u64 %rd506, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI10ThrustGTOpIlEEEEEPSK_EEEEvT__param_0+24];
cvta.to.global.u64 %rd221, %rd506;
bar.sync 0;
mad.lo.s32 %r64, %r68, -7, %r1;
mov.u32 %r41, 7;
min.u32 %r8, %r64, %r41;
mov.u32 %r65, 2;

BB68_131:
neg.s32 %r42, %r65;
and.b32 %r43, %r68, %r42;
add.s32 %r44, %r65, -1;
and.b32 %r45, %r44, %r68;
mul.lo.s32 %r46, %r45, 7;
min.u32 %r10, %r46, %r1;
mul.lo.s32 %r47, %r43, 7;
shr.u32 %r48, %r65, 1;
mul.lo.s32 %r49, %r48, 7;
min.u32 %r50, %r47, %r1;
add.s32 %r51, %r50, %r49;
min.u32 %r52, %r51, %r1;
add.s32 %r53, %r52, %r49;
min.u32 %r11, %r53, %r1;
sub.s32 %r54, %r52, %r50;
sub.s32 %r55, %r11, %r52;
cvt.u64.u32	%rd415, %r50;
add.s64 %rd224, %rd415, %rd1;
cvt.u64.u32	%rd225, %r52;
add.s64 %rd226, %rd225, %rd1;
setp.lt.u32	%p89, %r10, %r55;
sub.s32 %r56, %r10, %r55;
selp.b32	%r67, 0, %r56, %p89;
min.u32 %r66, %r54, %r10;
setp.ge.u32	%p90, %r67, %r66;
@%p90 bra BB68_134;

add.s32 %r14, %r10, -1;

BB68_133:
add.s32 %r57, %r66, %r67;
shr.u32 %r58, %r57, 1;
sub.s32 %r59, %r14, %r58;
cvt.u64.u32	%rd416, %r59;
add.s64 %rd417, %rd416, %rd226;
cvt.u64.u32	%rd418, %r58;
add.s64 %rd419, %rd224, %rd418;
shl.b64 %rd420, %rd417, 4;
add.s64 %rd421, %rd5, %rd420;
shl.b64 %rd422, %rd419, 4;
add.s64 %rd423, %rd5, %rd422;
ld.global.u64 %rd424, [%rd423];
ld.global.u64 %rd425, [%rd421];
setp.gt.s64	%p91, %rd425, %rd424;
add.s32 %r60, %r58, 1;
selp.b32	%r67, %r67, %r60, %p91;
selp.b32	%r66, %r58, %r66, %p91;
setp.lt.u32	%p92, %r67, %r66;
@%p92 bra BB68_133;

BB68_134:
cvt.u64.u32	%rd427, %r67;
add.s64 %rd227, %rd224, %rd427;
shl.b64 %rd428, %rd227, 4;
add.s64 %rd228, %rd5, %rd428;
shl.b64 %rd429, %rd226, 4;
add.s64 %rd229, %rd5, %rd429;
cvt.u64.u32	%rd430, %r10;
add.s64 %rd431, %rd430, %rd1;
add.s64 %rd432, %rd431, %rd225;
sub.s64 %rd230, %rd432, %rd427;
shl.b64 %rd433, %rd230, 4;
add.s64 %rd231, %rd5, %rd433;
cvt.u64.u32	%rd434, %r11;
add.s64 %rd435, %rd434, %rd1;
shl.b64 %rd436, %rd435, 4;
add.s64 %rd232, %rd5, %rd436;
mov.u64 %rd918, 0;
mov.pred %p93, 0;
@%p93 bra BB68_136;

BB68_135:
add.s64 %rd437, %rd2, %rd918;
mov.u16 %rs2, 0;
st.local.u8 [%rd437], %rs2;
add.s64 %rd918, %rd918, 1;
setp.lt.u64	%p94, %rd918, 16;
@%p94 bra BB68_135;

BB68_136:
ld.global.u64 %rd439, [%rd228];
ld.global.u64 %rd440, [%rd228+8];
st.local.u64 [%rd2+8], %rd440;
st.local.u64 [%rd2], %rd439;
mov.u64 %rd919, 0;
@%p93 bra BB68_138;

BB68_137:
add.s64 %rd441, %rd3, %rd919;
mov.u16 %rs3, 0;
st.local.u8 [%rd441], %rs3;
add.s64 %rd919, %rd919, 1;
setp.lt.u64	%p96, %rd919, 16;
@%p96 bra BB68_137;

BB68_138:
ld.global.u64 %rd442, [%rd231];
ld.global.u64 %rd443, [%rd231+8];
st.local.u64 [%rd3+8], %rd443;
st.local.u64 [%rd3], %rd442;
mov.pred %p134, -1;
setp.ge.u64	%p98, %rd231, %rd232;
@%p98 bra BB68_141;

mov.pred %p134, 0;
setp.ge.u64	%p100, %rd228, %rd229;
@%p100 bra BB68_141;

ld.local.u64 %rd444, [%rd2];
ld.local.u64 %rd445, [%rd3];
setp.le.s64	%p134, %rd445, %rd444;

BB68_141:
selp.b64	%rd446, %rd2, %rd3, %p134;
ld.local.u64 %rd237, [%rd446];
ld.local.u64 %rd238, [%rd446+8];
@%p134 bra BB68_143;
bra.uni BB68_142;

BB68_143:
add.s64 %rd452, %rd428, %rd5;
add.s64 %rd241, %rd452, 16;
mov.u64 %rd964, %rd241;
ld.global.u64 %rd453, [%rd228+16];
st.local.u64 [%rd2], %rd453;
ld.global.u64 %rd454, [%rd228+24];
st.local.u64 [%rd2+8], %rd454;
mov.u64 %rd941, %rd231;
mov.u64 %rd942, %rd231;
mov.u64 %rd965, %rd241;
bra.uni BB68_144;

BB68_142:
add.s64 %rd448, %rd433, %rd5;
add.s64 %rd239, %rd448, 16;
mov.u64 %rd941, %rd239;
ld.global.u64 %rd449, [%rd231+16];
st.local.u64 [%rd3], %rd449;
ld.global.u64 %rd450, [%rd231+24];
st.local.u64 [%rd3+8], %rd450;
mov.u64 %rd942, %rd239;
mov.u64 %rd964, %rd228;
mov.u64 %rd965, %rd228;

BB68_144:
mov.u64 %rd246, %rd964;
mov.u64 %rd963, %rd965;
mov.u64 %rd244, %rd941;
mov.u64 %rd940, %rd942;
mov.pred %p135, -1;
setp.ge.u64	%p102, %rd940, %rd232;
@%p102 bra BB68_147;

mov.pred %p135, 0;
setp.ge.u64	%p104, %rd963, %rd229;
@%p104 bra BB68_147;

ld.local.u64 %rd455, [%rd2];
ld.local.u64 %rd456, [%rd3];
setp.le.s64	%p135, %rd456, %rd455;

BB68_147:
selp.b64	%rd457, %rd2, %rd3, %p135;
ld.local.u64 %rd247, [%rd457];
ld.local.u64 %rd248, [%rd457+8];
@%p135 bra BB68_149;
bra.uni BB68_148;

BB68_149:
add.s64 %rd963, %rd963, 16;
add.s64 %rd252, %rd246, 16;
ld.global.u64 %rd460, [%rd246+16];
st.local.u64 [%rd2], %rd460;
ld.global.u64 %rd461, [%rd246+24];
st.local.u64 [%rd2+8], %rd461;
mov.u64 %rd939, %rd244;
mov.u64 %rd962, %rd252;
bra.uni BB68_150;

BB68_148:
add.s64 %rd940, %rd940, 16;
add.s64 %rd250, %rd244, 16;
ld.global.u64 %rd458, [%rd244+16];
st.local.u64 [%rd3], %rd458;
ld.global.u64 %rd459, [%rd244+24];
st.local.u64 [%rd3+8], %rd459;
mov.u64 %rd939, %rd250;
mov.u64 %rd962, %rd246;

BB68_150:
mov.u64 %rd256, %rd962;
mov.u64 %rd961, %rd963;
mov.u64 %rd254, %rd939;
mov.u64 %rd938, %rd940;
mov.pred %p136, -1;
setp.ge.u64	%p106, %rd938, %rd232;
@%p106 bra BB68_153;

mov.pred %p136, 0;
setp.ge.u64	%p108, %rd961, %rd229;
@%p108 bra BB68_153;

ld.local.u64 %rd462, [%rd2];
ld.local.u64 %rd463, [%rd3];
setp.le.s64	%p136, %rd463, %rd462;

BB68_153:
selp.b64	%rd464, %rd2, %rd3, %p136;
ld.local.u64 %rd257, [%rd464];
ld.local.u64 %rd258, [%rd464+8];
@%p136 bra BB68_155;
bra.uni BB68_154;

BB68_155:
add.s64 %rd961, %rd961, 16;
add.s64 %rd262, %rd256, 16;
ld.global.u64 %rd467, [%rd256+16];
st.local.u64 [%rd2], %rd467;
ld.global.u64 %rd468, [%rd256+24];
st.local.u64 [%rd2+8], %rd468;
mov.u64 %rd937, %rd254;
mov.u64 %rd960, %rd262;
bra.uni BB68_156;

BB68_154:
add.s64 %rd938, %rd938, 16;
add.s64 %rd260, %rd254, 16;
ld.global.u64 %rd465, [%rd254+16];
st.local.u64 [%rd3], %rd465;
ld.global.u64 %rd466, [%rd254+24];
st.local.u64 [%rd3+8], %rd466;
mov.u64 %rd937, %rd260;
mov.u64 %rd960, %rd256;

BB68_156:
mov.u64 %rd266, %rd960;
mov.u64 %rd959, %rd961;
mov.u64 %rd264, %rd937;
mov.u64 %rd936, %rd938;
mov.pred %p137, -1;
setp.ge.u64	%p110, %rd936, %rd232;
@%p110 bra BB68_159;

mov.pred %p137, 0;
setp.ge.u64	%p112, %rd959, %rd229;
@%p112 bra BB68_159;

ld.local.u64 %rd469, [%rd2];
ld.local.u64 %rd470, [%rd3];
setp.le.s64	%p137, %rd470, %rd469;

BB68_159:
selp.b64	%rd471, %rd2, %rd3, %p137;
ld.local.u64 %rd267, [%rd471];
ld.local.u64 %rd268, [%rd471+8];
@%p137 bra BB68_161;
bra.uni BB68_160;

BB68_161:
add.s64 %rd959, %rd959, 16;
add.s64 %rd272, %rd266, 16;
ld.global.u64 %rd474, [%rd266+16];
st.local.u64 [%rd2], %rd474;
ld.global.u64 %rd475, [%rd266+24];
st.local.u64 [%rd2+8], %rd475;
mov.u64 %rd935, %rd264;
mov.u64 %rd958, %rd272;
bra.uni BB68_162;

BB68_160:
add.s64 %rd936, %rd936, 16;
add.s64 %rd270, %rd264, 16;
ld.global.u64 %rd472, [%rd264+16];
st.local.u64 [%rd3], %rd472;
ld.global.u64 %rd473, [%rd264+24];
st.local.u64 [%rd3+8], %rd473;
mov.u64 %rd935, %rd270;
mov.u64 %rd958, %rd266;

BB68_162:
mov.u64 %rd276, %rd958;
mov.u64 %rd957, %rd959;
mov.u64 %rd274, %rd935;
mov.u64 %rd934, %rd936;
mov.pred %p138, -1;
setp.ge.u64	%p114, %rd934, %rd232;
@%p114 bra BB68_165;

mov.pred %p138, 0;
setp.ge.u64	%p116, %rd957, %rd229;
@%p116 bra BB68_165;

ld.local.u64 %rd476, [%rd2];
ld.local.u64 %rd477, [%rd3];
setp.le.s64	%p138, %rd477, %rd476;

BB68_165:
selp.b64	%rd478, %rd2, %rd3, %p138;
ld.local.u64 %rd277, [%rd478];
ld.local.u64 %rd278, [%rd478+8];
@%p138 bra BB68_167;
bra.uni BB68_166;

BB68_167:
add.s64 %rd957, %rd957, 16;
add.s64 %rd282, %rd276, 16;
ld.global.u64 %rd481, [%rd276+16];
st.local.u64 [%rd2], %rd481;
ld.global.u64 %rd482, [%rd276+24];
st.local.u64 [%rd2+8], %rd482;
mov.u64 %rd933, %rd274;
mov.u64 %rd956, %rd282;
bra.uni BB68_168;

BB68_166:
add.s64 %rd934, %rd934, 16;
add.s64 %rd280, %rd274, 16;
ld.global.u64 %rd479, [%rd274+16];
st.local.u64 [%rd3], %rd479;
ld.global.u64 %rd480, [%rd274+24];
st.local.u64 [%rd3+8], %rd480;
mov.u64 %rd933, %rd280;
mov.u64 %rd956, %rd276;

BB68_168:
mov.u64 %rd286, %rd956;
mov.u64 %rd955, %rd957;
mov.u64 %rd284, %rd933;
mov.u64 %rd932, %rd934;
mov.pred %p139, -1;
setp.ge.u64	%p118, %rd932, %rd232;
@%p118 bra BB68_171;

mov.pred %p139, 0;
setp.ge.u64	%p120, %rd955, %rd229;
@%p120 bra BB68_171;

ld.local.u64 %rd483, [%rd2];
ld.local.u64 %rd484, [%rd3];
setp.le.s64	%p139, %rd484, %rd483;

BB68_171:
selp.b64	%rd485, %rd2, %rd3, %p139;
ld.local.u64 %rd287, [%rd485];
ld.local.u64 %rd288, [%rd485+8];
@%p139 bra BB68_173;
bra.uni BB68_172;

BB68_173:
add.s64 %rd955, %rd955, 16;
add.s64 %rd292, %rd286, 16;
ld.global.u64 %rd488, [%rd286+16];
st.local.u64 [%rd2], %rd488;
ld.global.u64 %rd489, [%rd286+24];
st.local.u64 [%rd2+8], %rd489;
mov.u64 %rd931, %rd284;
mov.u64 %rd954, %rd292;
bra.uni BB68_174;

BB68_172:
add.s64 %rd932, %rd932, 16;
add.s64 %rd290, %rd284, 16;
ld.global.u64 %rd486, [%rd284+16];
st.local.u64 [%rd3], %rd486;
ld.global.u64 %rd487, [%rd284+24];
st.local.u64 [%rd3+8], %rd487;
mov.u64 %rd931, %rd290;
mov.u64 %rd954, %rd286;

BB68_174:
mov.pred %p121, -1;
setp.ge.u64	%p122, %rd932, %rd232;
mov.pred %p140, %p121;
@%p122 bra BB68_177;

setp.ge.u64	%p124, %rd955, %rd229;
mov.pred %p140, %p93;
@%p124 bra BB68_177;

ld.local.u64 %rd490, [%rd2];
ld.local.u64 %rd491, [%rd3];
setp.le.s64	%p140, %rd491, %rd490;

BB68_177:
selp.b64	%rd492, %rd2, %rd3, %p140;
ld.local.u64 %rd297, [%rd492];
ld.local.u64 %rd298, [%rd492+8];
@%p140 bra BB68_179;
bra.uni BB68_178;

BB68_179:
ld.global.u64 %rd495, [%rd954+16];
st.local.u64 [%rd2], %rd495;
ld.global.u64 %rd496, [%rd954+24];
st.local.u64 [%rd2+8], %rd496;
bra.uni BB68_180;

BB68_178:
ld.global.u64 %rd493, [%rd931+16];
st.local.u64 [%rd3], %rd493;
ld.global.u64 %rd494, [%rd931+24];
st.local.u64 [%rd3+8], %rd494;

BB68_180:
setp.eq.s32	%p15, %r8, 0;
bar.sync 0;
@%p15 bra BB68_182;

st.global.u64 [%rd64], %rd237;
st.global.u64 [%rd64+8], %rd238;

BB68_182:
setp.lt.u32	%p125, %r8, 2;
@%p125 bra BB68_184;

st.global.u64 [%rd64+16], %rd247;
st.global.u64 [%rd64+24], %rd248;

BB68_184:
setp.lt.u32	%p126, %r8, 3;
@%p126 bra BB68_186;

st.global.u64 [%rd64+32], %rd257;
st.global.u64 [%rd64+40], %rd258;

BB68_186:
setp.lt.u32	%p127, %r8, 4;
@%p127 bra BB68_188;

st.global.u64 [%rd64+48], %rd267;
st.global.u64 [%rd64+56], %rd268;

BB68_188:
setp.lt.u32	%p128, %r8, 5;
@%p128 bra BB68_190;

st.global.u64 [%rd64+64], %rd277;
st.global.u64 [%rd64+72], %rd278;

BB68_190:
setp.lt.u32	%p129, %r8, 6;
@%p129 bra BB68_192;

st.global.u64 [%rd64+80], %rd287;
st.global.u64 [%rd64+88], %rd288;

BB68_192:
setp.lt.u32	%p130, %r8, 7;
@%p130 bra BB68_194;

st.global.u64 [%rd64+96], %rd297;
st.global.u64 [%rd64+104], %rd298;

BB68_194:
bar.sync 0;
shl.b32 %r65, %r65, 1;
setp.lt.u32	%p131, %r65, 257;
@%p131 bra BB68_131;

setp.ge.u32	%p132, %r68, %r1;
@%p132 bra BB68_197;

BB68_196:
cvt.u64.u32	%rd497, %r68;
add.s64 %rd498, %rd497, %rd307;
add.s64 %rd499, %rd497, %rd1;
shl.b64 %rd500, %rd499, 4;
add.s64 %rd501, %rd5, %rd500;
ld.global.u64 %rd502, [%rd501];
shl.b64 %rd503, %rd498, 4;
add.s64 %rd504, %rd221, %rd503;
st.global.u64 [%rd504], %rd502;
ld.global.u64 %rd505, [%rd501+8];
st.global.u64 [%rd504+8], %rd505;
add.s32 %r68, %r68, 256;
setp.lt.u32	%p133, %r68, %r1;
@%p133 bra BB68_196;

BB68_197:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EENSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSG_13compare_firstI10ThrustGTOpIlEEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EENSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSG_13compare_firstI10ThrustGTOpIlEEEEEEEvT__param_0[40]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot69[144];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<137>;
.reg .b16 %rs<17>;
.reg .b32 %r<69>;
.reg .b64 %rd<952>;


mov.u64 %rd951, __local_depot69;
cvta.local.u64 %SP, %rd951;
ld.param.u64 %rd295, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EENSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSG_13compare_firstI10ThrustGTOpIlEEEEEEEvT__param_0+8];
ld.param.u64 %rd294, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EENSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSG_13compare_firstI10ThrustGTOpIlEEEEEEEvT__param_0];
ld.param.u64 %rd296, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EENSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSG_13compare_firstI10ThrustGTOpIlEEEEEEEvT__param_0+16];
mov.u32 %r22, %ctaid.x;
mul.lo.s32 %r23, %r22, 1792;
cvt.u64.u32	%rd298, %r23;
sub.s64 %rd299, %rd296, %rd298;
cvt.u32.u64	%r24, %rd299;
mov.u32 %r25, 1792;
min.u32 %r1, %r24, %r25;
add.u64 %rd300, %SP, 16;
cvta.to.local.u64 %rd1, %rd300;
add.u64 %rd301, %SP, 0;
cvta.to.local.u64 %rd2, %rd301;
add.u64 %rd302, %SP, 32;
cvta.to.local.u64 %rd3, %rd302;
cvta.to.global.u64 %rd303, %rd294;
cvta.to.global.u64 %rd304, %rd295;
setp.gt.u32	%p16, %r1, 1791;
mov.u32 %r68, %tid.x;
cvt.u64.u32	%rd305, %r68;
add.s64 %rd306, %rd305, %rd298;
shl.b64 %rd307, %rd306, 3;
add.s64 %rd4, %rd303, %rd307;
add.s64 %rd5, %rd304, %rd307;
@%p16 bra BB69_15;
bra.uni BB69_1;

BB69_15:
ld.global.u64 %rd518, [%rd4];
ld.global.u64 %rd500, [%rd5];
ld.global.u64 %rd519, [%rd4+2048];
ld.global.u64 %rd499, [%rd5+2048];
ld.global.u64 %rd520, [%rd4+4096];
ld.global.u64 %rd498, [%rd5+4096];
ld.global.u64 %rd521, [%rd4+6144];
ld.global.u64 %rd497, [%rd5+6144];
ld.global.u64 %rd522, [%rd4+8192];
ld.global.u64 %rd496, [%rd5+8192];
ld.global.u64 %rd523, [%rd4+10240];
ld.global.u64 %rd495, [%rd5+10240];
ld.global.u64 %rd494, [%rd4+12288];
ld.global.u64 %rd493, [%rd5+12288];
bra.uni BB69_16;

BB69_1:
mov.u64 %rd309, 0;
mov.u64 %rd500, %rd309;
setp.ge.u32	%p17, %r68, %r1;
mov.u64 %rd529, %rd309;
@%p17 bra BB69_3;

ld.global.u64 %rd6, [%rd4];
ld.global.u64 %rd500, [%rd5];
mov.u64 %rd529, %rd6;

BB69_3:
mov.u64 %rd506, %rd529;
mov.u64 %rd518, %rd506;
add.s32 %r26, %r68, 256;
mov.u64 %rd499, %rd309;
setp.ge.u32	%p18, %r26, %r1;
mov.u64 %rd528, %rd309;
@%p18 bra BB69_5;

ld.global.u64 %rd528, [%rd4+2048];
ld.global.u64 %rd499, [%rd5+2048];

BB69_5:
mov.u64 %rd519, %rd528;
add.s32 %r27, %r68, 512;
mov.u64 %rd498, %rd309;
setp.ge.u32	%p19, %r27, %r1;
mov.u64 %rd527, %rd309;
@%p19 bra BB69_7;

ld.global.u64 %rd527, [%rd4+4096];
ld.global.u64 %rd498, [%rd5+4096];

BB69_7:
mov.u64 %rd520, %rd527;
add.s32 %r28, %r68, 768;
mov.u64 %rd497, %rd309;
setp.ge.u32	%p20, %r28, %r1;
mov.u64 %rd526, %rd309;
@%p20 bra BB69_9;

ld.global.u64 %rd526, [%rd4+6144];
ld.global.u64 %rd497, [%rd5+6144];

BB69_9:
mov.u64 %rd521, %rd526;
add.s32 %r29, %r68, 1024;
mov.u64 %rd496, %rd309;
setp.ge.u32	%p21, %r29, %r1;
mov.u64 %rd525, %rd309;
@%p21 bra BB69_11;

ld.global.u64 %rd525, [%rd4+8192];
ld.global.u64 %rd496, [%rd5+8192];

BB69_11:
mov.u64 %rd522, %rd525;
add.s32 %r30, %r68, 1280;
mov.u64 %rd495, %rd309;
setp.ge.u32	%p22, %r30, %r1;
mov.u64 %rd524, %rd309;
@%p22 bra BB69_13;

ld.global.u64 %rd524, [%rd4+10240];
ld.global.u64 %rd495, [%rd5+10240];

BB69_13:
mov.u64 %rd523, %rd524;
mov.u64 %rd494, 0;
add.s32 %r31, %r68, 1536;
mov.u64 %rd493, %rd494;
setp.ge.u32	%p23, %r31, %r1;
@%p23 bra BB69_16;

ld.global.u64 %rd494, [%rd4+12288];
ld.global.u64 %rd493, [%rd5+12288];

BB69_16:
mul.wide.u32 %rd322, %r68, 16;
mov.u64 %rd323, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd60, %rd323, %rd322;
@%p16 bra BB69_30;
bra.uni BB69_17;

BB69_30:
st.shared.u64 [%rd60], %rd518;
st.shared.u64 [%rd60+8], %rd500;
st.shared.u64 [%rd60+4096], %rd519;
st.shared.u64 [%rd60+4104], %rd499;
st.shared.u64 [%rd60+8192], %rd520;
st.shared.u64 [%rd60+8200], %rd498;
st.shared.u64 [%rd60+12288], %rd521;
st.shared.u64 [%rd60+12296], %rd497;
st.shared.u64 [%rd60+16384], %rd522;
st.shared.u64 [%rd60+16392], %rd496;
st.shared.u64 [%rd60+20480], %rd523;
st.shared.u64 [%rd60+20488], %rd495;
bra.uni BB69_31;

BB69_17:
setp.ge.u32	%p25, %r68, %r1;
@%p25 bra BB69_19;

st.shared.u64 [%rd60], %rd518;
st.shared.u64 [%rd60+8], %rd500;

BB69_19:
add.s32 %r32, %r68, 256;
setp.ge.u32	%p26, %r32, %r1;
@%p26 bra BB69_21;

st.shared.u64 [%rd60+4096], %rd519;
st.shared.u64 [%rd60+4104], %rd499;

BB69_21:
add.s32 %r33, %r68, 512;
setp.ge.u32	%p27, %r33, %r1;
@%p27 bra BB69_23;

st.shared.u64 [%rd60+8192], %rd520;
st.shared.u64 [%rd60+8200], %rd498;

BB69_23:
add.s32 %r34, %r68, 768;
setp.ge.u32	%p28, %r34, %r1;
@%p28 bra BB69_25;

st.shared.u64 [%rd60+12288], %rd521;
st.shared.u64 [%rd60+12296], %rd497;

BB69_25:
add.s32 %r35, %r68, 1024;
setp.ge.u32	%p29, %r35, %r1;
@%p29 bra BB69_27;

st.shared.u64 [%rd60+16384], %rd522;
st.shared.u64 [%rd60+16392], %rd496;

BB69_27:
add.s32 %r36, %r68, 1280;
setp.ge.u32	%p30, %r36, %r1;
@%p30 bra BB69_29;

st.shared.u64 [%rd60+20480], %rd523;
st.shared.u64 [%rd60+20488], %rd495;

BB69_29:
add.s32 %r37, %r68, 1536;
setp.ge.u32	%p31, %r37, %r1;
@%p31 bra BB69_32;

BB69_31:
st.shared.u64 [%rd60+24576], %rd494;
st.shared.u64 [%rd60+24584], %rd493;

BB69_32:
bar.sync 0;
mov.u64 %rd324, 0;
st.local.u64 [%rd3], %rd324;
st.local.u64 [%rd3+8], %rd324;
st.local.u64 [%rd3+16], %rd324;
st.local.u64 [%rd3+24], %rd324;
st.local.u64 [%rd3+32], %rd324;
st.local.u64 [%rd3+40], %rd324;
st.local.u64 [%rd3+48], %rd324;
st.local.u64 [%rd3+56], %rd324;
st.local.u64 [%rd3+64], %rd324;
st.local.u64 [%rd3+72], %rd324;
st.local.u64 [%rd3+80], %rd324;
st.local.u64 [%rd3+88], %rd324;
st.local.u64 [%rd3+96], %rd324;
st.local.u64 [%rd3+104], %rd324;
mul.lo.s32 %r38, %r68, 7;
add.s32 %r39, %r38, 7;
setp.gt.u32	%p32, %r39, %r1;
mad.lo.s32 %r5, %r68, -7, %r1;
selp.b32	%r6, %r5, 7, %p32;
cvt.u64.u32	%rd62, %r38;
setp.eq.s32	%p33, %r6, 0;
mul.wide.u32 %rd325, %r38, 16;
add.s64 %rd63, %rd323, %rd325;
mov.u64 %rd883, %rd324;
@%p33 bra BB69_34;

ld.shared.u64 %rd327, [%rd63];
ld.shared.u64 %rd64, [%rd63+8];
st.local.u64 [%rd3], %rd327;
st.local.u64 [%rd3+8], %rd64;
mov.u64 %rd883, %rd64;

BB69_34:
mov.u64 %rd534, %rd883;
mov.u64 %rd870, %rd534;
mov.u64 %rd868, %rd324;
setp.lt.u32	%p34, %r6, 2;
mov.u64 %rd882, %rd324;
@%p34 bra BB69_36;

ld.shared.u64 %rd882, [%rd63+16];
ld.shared.u64 %rd868, [%rd63+24];
st.local.u64 [%rd3+16], %rd882;
st.local.u64 [%rd3+24], %rd868;

BB69_36:
mov.u64 %rd869, %rd882;
mov.u64 %rd866, %rd868;
mov.u64 %rd891, %rd324;
setp.lt.u32	%p35, %r6, 3;
mov.u64 %rd881, %rd324;
@%p35 bra BB69_38;

ld.shared.u64 %rd881, [%rd63+32];
ld.shared.u64 %rd891, [%rd63+40];
st.local.u64 [%rd3+32], %rd881;
st.local.u64 [%rd3+40], %rd891;

BB69_38:
mov.u64 %rd872, %rd881;
mov.u64 %rd889, %rd891;
mov.u64 %rd894, %rd324;
setp.lt.u32	%p36, %r6, 4;
mov.u64 %rd880, %rd324;
@%p36 bra BB69_40;

ld.shared.u64 %rd880, [%rd63+48];
ld.shared.u64 %rd894, [%rd63+56];
st.local.u64 [%rd3+48], %rd880;
st.local.u64 [%rd3+56], %rd894;

BB69_40:
mov.u64 %rd871, %rd880;
mov.u64 %rd892, %rd894;
mov.u64 %rd899, %rd324;
setp.lt.u32	%p37, %r6, 5;
mov.u64 %rd879, %rd324;
@%p37 bra BB69_42;

ld.shared.u64 %rd879, [%rd63+64];
ld.shared.u64 %rd899, [%rd63+72];
st.local.u64 [%rd3+64], %rd879;
st.local.u64 [%rd3+72], %rd899;

BB69_42:
mov.u64 %rd873, %rd879;
mov.u64 %rd897, %rd899;
mov.u64 %rd886, 0;
mov.u64 %rd902, %rd886;
setp.lt.u32	%p38, %r6, 6;
@%p38 bra BB69_44;

ld.shared.u64 %rd886, [%rd63+80];
ld.shared.u64 %rd902, [%rd63+88];
st.local.u64 [%rd3+80], %rd886;
st.local.u64 [%rd3+88], %rd902;

BB69_44:
mov.u64 %rd884, %rd886;
mov.u64 %rd900, %rd902;
mov.u64 %rd906, 0;
mov.u64 %rd904, %rd906;
setp.lt.u32	%p39, %r6, 7;
@%p39 bra BB69_46;

ld.shared.u64 %rd906, [%rd63+96];
ld.shared.u64 %rd904, [%rd63+104];
st.local.u64 [%rd3+96], %rd906;
st.local.u64 [%rd3+104], %rd904;

BB69_46:
mov.u64 %rd905, %rd906;
mov.u64 %rd903, %rd904;
setp.gt.u32	%p40, %r6, 6;
@%p40 bra BB69_73;

ld.local.u64 %rd340, [%rd3];
ld.local.u64 %rd341, [%rd3+8];
st.local.u64 [%rd2+8], %rd341;
st.local.u64 [%rd2], %rd340;
@%p34 bra BB69_49;

ld.local.u64 %rd346, [%rd2];
setp.gt.s64	%p42, %rd346, %rd869;
min.s64 %rd347, %rd869, %rd346;
add.s64 %rd348, %rd3, 16;
selp.b64	%rd349, %rd348, %rd2, %p42;
st.local.u64 [%rd2], %rd347;
ld.local.u64 %rd350, [%rd349+8];
st.local.u64 [%rd2+8], %rd350;

BB69_49:
@%p35 bra BB69_51;

ld.local.u64 %rd353, [%rd2];
setp.gt.s64	%p44, %rd353, %rd872;
min.s64 %rd354, %rd872, %rd353;
add.s64 %rd355, %rd3, 32;
selp.b64	%rd356, %rd355, %rd2, %p44;
st.local.u64 [%rd2], %rd354;
ld.local.u64 %rd357, [%rd356+8];
st.local.u64 [%rd2+8], %rd357;

BB69_51:
@%p36 bra BB69_53;

ld.local.u64 %rd360, [%rd2];
setp.gt.s64	%p46, %rd360, %rd871;
min.s64 %rd361, %rd871, %rd360;
add.s64 %rd362, %rd3, 48;
selp.b64	%rd363, %rd362, %rd2, %p46;
st.local.u64 [%rd2], %rd361;
ld.local.u64 %rd364, [%rd363+8];
st.local.u64 [%rd2+8], %rd364;

BB69_53:
@%p37 bra BB69_55;

ld.local.u64 %rd367, [%rd2];
setp.gt.s64	%p48, %rd367, %rd873;
min.s64 %rd368, %rd873, %rd367;
add.s64 %rd369, %rd3, 64;
selp.b64	%rd370, %rd369, %rd2, %p48;
st.local.u64 [%rd2], %rd368;
ld.local.u64 %rd371, [%rd370+8];
st.local.u64 [%rd2+8], %rd371;

BB69_55:
@%p38 bra BB69_57;

ld.local.u64 %rd374, [%rd2];
setp.gt.s64	%p50, %rd374, %rd884;
min.s64 %rd375, %rd884, %rd374;
add.s64 %rd376, %rd3, 80;
selp.b64	%rd377, %rd376, %rd2, %p50;
st.local.u64 [%rd2], %rd375;
ld.local.u64 %rd378, [%rd377+8];
st.local.u64 [%rd2+8], %rd378;

BB69_57:
@%p39 bra BB69_59;

ld.local.u64 %rd381, [%rd2];
setp.gt.s64	%p52, %rd381, %rd905;
min.s64 %rd382, %rd905, %rd381;
add.s64 %rd383, %rd3, 96;
selp.b64	%rd384, %rd383, %rd2, %p52;
st.local.u64 [%rd2], %rd382;
ld.local.u64 %rd385, [%rd384+8];
st.local.u64 [%rd2+8], %rd385;

BB69_59:
setp.ne.s32	%p53, %r6, 0;
mov.u64 %rd878, %rd870;
@%p53 bra BB69_61;

ld.local.u64 %rd388, [%rd2];
ld.local.u64 %rd878, [%rd2+8];
st.local.u64 [%rd3], %rd388;
st.local.u64 [%rd3+8], %rd878;

BB69_61:
mov.u64 %rd870, %rd878;
setp.gt.u32	%p54, %r6, 1;
mov.u64 %rd867, %rd866;
mov.u64 %rd877, %rd869;
@%p54 bra BB69_63;

ld.local.u64 %rd877, [%rd2];
ld.local.u64 %rd867, [%rd2+8];
st.local.u64 [%rd3+16], %rd877;
st.local.u64 [%rd3+24], %rd867;

BB69_63:
mov.u64 %rd869, %rd877;
mov.u64 %rd866, %rd867;
setp.gt.u32	%p55, %r6, 2;
mov.u64 %rd890, %rd889;
mov.u64 %rd876, %rd872;
@%p55 bra BB69_65;

ld.local.u64 %rd876, [%rd2];
ld.local.u64 %rd890, [%rd2+8];
st.local.u64 [%rd3+32], %rd876;
st.local.u64 [%rd3+40], %rd890;

BB69_65:
mov.u64 %rd872, %rd876;
mov.u64 %rd889, %rd890;
setp.gt.u32	%p56, %r6, 3;
mov.u64 %rd893, %rd892;
mov.u64 %rd875, %rd871;
@%p56 bra BB69_67;

ld.local.u64 %rd875, [%rd2];
ld.local.u64 %rd893, [%rd2+8];
st.local.u64 [%rd3+48], %rd875;
st.local.u64 [%rd3+56], %rd893;

BB69_67:
mov.u64 %rd871, %rd875;
mov.u64 %rd892, %rd893;
setp.gt.u32	%p57, %r6, 4;
mov.u64 %rd898, %rd897;
mov.u64 %rd874, %rd873;
@%p57 bra BB69_69;

ld.local.u64 %rd874, [%rd2];
ld.local.u64 %rd898, [%rd2+8];
st.local.u64 [%rd3+64], %rd874;
st.local.u64 [%rd3+72], %rd898;

BB69_69:
mov.u64 %rd873, %rd874;
mov.u64 %rd897, %rd898;
setp.gt.u32	%p58, %r6, 5;
mov.u64 %rd901, %rd900;
mov.u64 %rd885, %rd884;
@%p58 bra BB69_71;

ld.local.u64 %rd885, [%rd2];
ld.local.u64 %rd901, [%rd2+8];
st.local.u64 [%rd3+80], %rd885;
st.local.u64 [%rd3+88], %rd901;

BB69_71:
mov.u64 %rd884, %rd885;
mov.u64 %rd900, %rd901;
@%p40 bra BB69_73;

ld.local.u64 %rd905, [%rd2];
ld.local.u64 %rd903, [%rd2+8];
st.local.u64 [%rd3+96], %rd905;
st.local.u64 [%rd3+104], %rd903;

BB69_73:
mov.u64 %rd779, %rd869;
mov.u64 %rd778, %rd870;
mov.u64 %rd780, %rd866;
mov.u64 %rd783, %rd871;
mov.u64 %rd781, %rd872;
mov.u64 %rd782, %rd889;
mov.u64 %rd784, %rd892;
mov.u64 %rd787, %rd884;
mov.u64 %rd785, %rd873;
mov.u64 %rd786, %rd897;
mov.u64 %rd788, %rd900;
mov.u64 %rd789, %rd905;
mov.u64 %rd790, %rd903;
cvt.u32.u64	%r40, %rd62;
setp.ge.u32	%p60, %r40, %r1;
@%p60 bra BB69_116;

ld.local.u64 %rd127, [%rd3];
setp.le.s64	%p61, %rd779, %rd127;
mov.u64 %rd863, %rd780;
mov.u64 %rd865, %rd778;
mov.u64 %rd862, %rd779;
mov.u64 %rd864, %rd127;
@%p61 bra BB69_76;

st.local.u64 [%rd3], %rd779;
st.local.u64 [%rd3+16], %rd127;
st.local.u64 [%rd3+8], %rd780;
st.local.u64 [%rd3+24], %rd778;
mov.u64 %rd865, %rd780;
mov.u64 %rd863, %rd778;
mov.u64 %rd620, %rd779;
mov.u64 %rd862, %rd127;
mov.u64 %rd864, %rd620;

BB69_76:
mov.u64 %rd854, %rd862;
mov.u64 %rd855, %rd863;
mov.u64 %rd844, %rd864;
mov.u64 %rd845, %rd865;
setp.le.s64	%p62, %rd783, %rd781;
mov.u64 %rd888, %rd784;
mov.u64 %rd887, %rd782;
mov.u64 %rd860, %rd781;
mov.u64 %rd861, %rd783;
@%p62 bra BB69_78;

st.local.u64 [%rd3+32], %rd783;
st.local.u64 [%rd3+48], %rd781;
st.local.u64 [%rd3+40], %rd784;
st.local.u64 [%rd3+56], %rd782;
mov.u64 %rd887, %rd784;
mov.u64 %rd888, %rd782;
mov.u64 %rd861, %rd781;
mov.u64 %rd860, %rd783;

BB69_78:
mov.u64 %rd135, %rd860;
mov.u64 %rd134, %rd887;
mov.u64 %rd850, %rd861;
mov.u64 %rd851, %rd888;
setp.le.s64	%p63, %rd787, %rd785;
mov.u64 %rd896, %rd788;
mov.u64 %rd895, %rd786;
mov.u64 %rd858, %rd785;
mov.u64 %rd859, %rd787;
@%p63 bra BB69_80;

st.local.u64 [%rd3+64], %rd787;
st.local.u64 [%rd3+80], %rd785;
st.local.u64 [%rd3+72], %rd788;
st.local.u64 [%rd3+88], %rd786;
mov.u64 %rd895, %rd788;
mov.u64 %rd896, %rd786;
mov.u64 %rd859, %rd785;
mov.u64 %rd858, %rd787;

BB69_80:
mov.u64 %rd139, %rd858;
mov.u64 %rd138, %rd895;
mov.u64 %rd137, %rd859;
mov.u64 %rd136, %rd896;
setp.le.s64	%p64, %rd135, %rd854;
mov.u64 %rd856, %rd135;
mov.u64 %rd857, %rd134;
@%p64 bra BB69_82;

st.local.u64 [%rd3+16], %rd135;
st.local.u64 [%rd3+32], %rd854;
st.local.u64 [%rd3+24], %rd134;
st.local.u64 [%rd3+40], %rd855;
mov.u64 %rd627, %rd855;
mov.u64 %rd629, %rd854;
mov.u64 %rd855, %rd134;
mov.u64 %rd854, %rd135;
mov.u64 %rd856, %rd629;
mov.u64 %rd857, %rd627;

BB69_82:
mov.u64 %rd143, %rd854;
mov.u64 %rd142, %rd855;
mov.u64 %rd838, %rd856;
mov.u64 %rd839, %rd857;
setp.le.s64	%p65, %rd139, %rd850;
mov.u64 %rd852, %rd139;
mov.u64 %rd853, %rd138;
@%p65 bra BB69_84;

st.local.u64 [%rd3+48], %rd139;
st.local.u64 [%rd3+64], %rd850;
st.local.u64 [%rd3+56], %rd138;
st.local.u64 [%rd3+72], %rd851;
mov.u64 %rd631, %rd851;
mov.u64 %rd633, %rd850;
mov.u64 %rd851, %rd138;
mov.u64 %rd850, %rd139;
mov.u64 %rd852, %rd633;
mov.u64 %rd853, %rd631;

BB69_84:
mov.u64 %rd147, %rd850;
mov.u64 %rd146, %rd851;
mov.u64 %rd834, %rd852;
mov.u64 %rd835, %rd853;
setp.le.s64	%p66, %rd789, %rd137;
mov.u64 %rd849, %rd790;
mov.u64 %rd848, %rd789;
mov.u64 %rd846, %rd137;
mov.u64 %rd847, %rd136;
@%p66 bra BB69_86;

st.local.u64 [%rd3+80], %rd789;
st.local.u64 [%rd3+96], %rd137;
st.local.u64 [%rd3+88], %rd790;
st.local.u64 [%rd3+104], %rd136;
mov.u64 %rd584, %rd790;
mov.u64 %rd587, %rd789;
mov.u64 %rd849, %rd136;
mov.u64 %rd848, %rd137;
mov.u64 %rd846, %rd587;
mov.u64 %rd847, %rd584;

BB69_86:
mov.u64 %rd151, %rd846;
mov.u64 %rd150, %rd847;
mov.u64 %rd824, %rd848;
mov.u64 %rd825, %rd849;
setp.le.s64	%p67, %rd143, %rd844;
mov.u64 %rd842, %rd143;
mov.u64 %rd843, %rd142;
@%p67 bra BB69_88;

st.local.u64 [%rd3], %rd143;
st.local.u64 [%rd3+16], %rd844;
st.local.u64 [%rd3+8], %rd142;
st.local.u64 [%rd3+24], %rd845;
mov.u64 %rd622, %rd845;
mov.u64 %rd625, %rd844;
mov.u64 %rd845, %rd142;
mov.u64 %rd844, %rd143;
mov.u64 %rd842, %rd625;
mov.u64 %rd843, %rd622;

BB69_88:
mov.u64 %rd830, %rd842;
mov.u64 %rd831, %rd843;
mov.u64 %rd820, %rd844;
mov.u64 %rd821, %rd845;
setp.le.s64	%p68, %rd147, %rd838;
mov.u64 %rd840, %rd147;
mov.u64 %rd841, %rd146;
@%p68 bra BB69_90;

st.local.u64 [%rd3+32], %rd147;
st.local.u64 [%rd3+48], %rd838;
st.local.u64 [%rd3+40], %rd146;
st.local.u64 [%rd3+56], %rd839;
mov.u64 %rd647, %rd839;
mov.u64 %rd649, %rd838;
mov.u64 %rd839, %rd146;
mov.u64 %rd838, %rd147;
mov.u64 %rd840, %rd649;
mov.u64 %rd841, %rd647;

BB69_90:
mov.u64 %rd159, %rd838;
mov.u64 %rd158, %rd839;
mov.u64 %rd826, %rd840;
mov.u64 %rd827, %rd841;
setp.le.s64	%p69, %rd151, %rd834;
mov.u64 %rd836, %rd151;
mov.u64 %rd837, %rd150;
@%p69 bra BB69_92;

st.local.u64 [%rd3+64], %rd151;
st.local.u64 [%rd3+80], %rd834;
st.local.u64 [%rd3+72], %rd150;
st.local.u64 [%rd3+88], %rd835;
mov.u64 %rd655, %rd835;
mov.u64 %rd657, %rd834;
mov.u64 %rd835, %rd150;
mov.u64 %rd834, %rd151;
mov.u64 %rd836, %rd657;
mov.u64 %rd837, %rd655;

BB69_92:
mov.u64 %rd163, %rd834;
mov.u64 %rd162, %rd835;
mov.u64 %rd161, %rd836;
mov.u64 %rd160, %rd837;
setp.le.s64	%p70, %rd159, %rd830;
mov.u64 %rd832, %rd159;
mov.u64 %rd833, %rd158;
@%p70 bra BB69_94;

st.local.u64 [%rd3+16], %rd159;
st.local.u64 [%rd3+32], %rd830;
st.local.u64 [%rd3+24], %rd158;
st.local.u64 [%rd3+40], %rd831;
mov.u64 %rd675, %rd831;
mov.u64 %rd677, %rd830;
mov.u64 %rd831, %rd158;
mov.u64 %rd830, %rd159;
mov.u64 %rd832, %rd677;
mov.u64 %rd833, %rd675;

BB69_94:
mov.u64 %rd167, %rd830;
mov.u64 %rd166, %rd831;
mov.u64 %rd814, %rd832;
mov.u64 %rd815, %rd833;
setp.le.s64	%p71, %rd163, %rd826;
mov.u64 %rd828, %rd163;
mov.u64 %rd829, %rd162;
@%p71 bra BB69_96;

st.local.u64 [%rd3+48], %rd163;
st.local.u64 [%rd3+64], %rd826;
st.local.u64 [%rd3+56], %rd162;
st.local.u64 [%rd3+72], %rd827;
mov.u64 %rd679, %rd827;
mov.u64 %rd681, %rd826;
mov.u64 %rd827, %rd162;
mov.u64 %rd826, %rd163;
mov.u64 %rd828, %rd681;
mov.u64 %rd829, %rd679;

BB69_96:
mov.u64 %rd171, %rd826;
mov.u64 %rd170, %rd827;
mov.u64 %rd810, %rd828;
mov.u64 %rd811, %rd829;
setp.le.s64	%p72, %rd824, %rd161;
mov.u64 %rd822, %rd161;
mov.u64 %rd823, %rd160;
@%p72 bra BB69_98;

st.local.u64 [%rd3+80], %rd824;
st.local.u64 [%rd3+96], %rd161;
st.local.u64 [%rd3+88], %rd825;
st.local.u64 [%rd3+104], %rd160;
mov.u64 %rd663, %rd825;
mov.u64 %rd665, %rd824;
mov.u64 %rd825, %rd160;
mov.u64 %rd824, %rd161;
mov.u64 %rd822, %rd665;
mov.u64 %rd823, %rd663;

BB69_98:
mov.u64 %rd175, %rd822;
mov.u64 %rd174, %rd823;
mov.u64 %rd800, %rd824;
mov.u64 %rd801, %rd825;
setp.le.s64	%p73, %rd167, %rd820;
mov.u64 %rd818, %rd167;
mov.u64 %rd819, %rd166;
@%p73 bra BB69_100;

st.local.u64 [%rd3], %rd167;
st.local.u64 [%rd3+16], %rd820;
st.local.u64 [%rd3+8], %rd166;
st.local.u64 [%rd3+24], %rd821;
mov.u64 %rd671, %rd821;
mov.u64 %rd673, %rd820;
mov.u64 %rd821, %rd166;
mov.u64 %rd820, %rd167;
mov.u64 %rd818, %rd673;
mov.u64 %rd819, %rd671;

BB69_100:
mov.u64 %rd806, %rd818;
mov.u64 %rd807, %rd819;
mov.u64 %rd177, %rd820;
mov.u64 %rd795, %rd821;
setp.le.s64	%p74, %rd171, %rd814;
mov.u64 %rd816, %rd171;
mov.u64 %rd817, %rd170;
@%p74 bra BB69_102;

st.local.u64 [%rd3+32], %rd171;
st.local.u64 [%rd3+48], %rd814;
st.local.u64 [%rd3+40], %rd170;
st.local.u64 [%rd3+56], %rd815;
mov.u64 %rd695, %rd815;
mov.u64 %rd697, %rd814;
mov.u64 %rd815, %rd170;
mov.u64 %rd814, %rd171;
mov.u64 %rd816, %rd697;
mov.u64 %rd817, %rd695;

BB69_102:
mov.u64 %rd183, %rd814;
mov.u64 %rd182, %rd815;
mov.u64 %rd802, %rd816;
mov.u64 %rd803, %rd817;
setp.le.s64	%p75, %rd175, %rd810;
mov.u64 %rd812, %rd175;
mov.u64 %rd813, %rd174;
@%p75 bra BB69_104;

st.local.u64 [%rd3+64], %rd175;
st.local.u64 [%rd3+80], %rd810;
st.local.u64 [%rd3+72], %rd174;
st.local.u64 [%rd3+88], %rd811;
mov.u64 %rd703, %rd811;
mov.u64 %rd705, %rd810;
mov.u64 %rd811, %rd174;
mov.u64 %rd810, %rd175;
mov.u64 %rd812, %rd705;
mov.u64 %rd813, %rd703;

BB69_104:
mov.u64 %rd187, %rd810;
mov.u64 %rd186, %rd811;
mov.u64 %rd185, %rd812;
mov.u64 %rd184, %rd813;
setp.le.s64	%p76, %rd183, %rd806;
mov.u64 %rd808, %rd183;
mov.u64 %rd809, %rd182;
@%p76 bra BB69_106;

st.local.u64 [%rd3+16], %rd183;
st.local.u64 [%rd3+32], %rd806;
st.local.u64 [%rd3+24], %rd182;
st.local.u64 [%rd3+40], %rd807;
mov.u64 %rd722, %rd807;
mov.u64 %rd724, %rd806;
mov.u64 %rd807, %rd182;
mov.u64 %rd806, %rd183;
mov.u64 %rd808, %rd724;
mov.u64 %rd809, %rd722;

BB69_106:
mov.u64 %rd191, %rd806;
mov.u64 %rd190, %rd807;
mov.u64 %rd791, %rd808;
mov.u64 %rd792, %rd809;
setp.le.s64	%p77, %rd187, %rd802;
mov.u64 %rd804, %rd187;
mov.u64 %rd805, %rd186;
@%p77 bra BB69_108;

st.local.u64 [%rd3+48], %rd187;
st.local.u64 [%rd3+64], %rd802;
st.local.u64 [%rd3+56], %rd186;
st.local.u64 [%rd3+72], %rd803;
mov.u64 %rd726, %rd803;
mov.u64 %rd728, %rd802;
mov.u64 %rd803, %rd186;
mov.u64 %rd802, %rd187;
mov.u64 %rd804, %rd728;
mov.u64 %rd805, %rd726;

BB69_108:
mov.u64 %rd195, %rd802;
mov.u64 %rd194, %rd803;
mov.u64 %rd785, %rd804;
mov.u64 %rd786, %rd805;
setp.le.s64	%p78, %rd800, %rd185;
mov.u64 %rd798, %rd185;
mov.u64 %rd799, %rd184;
@%p78 bra BB69_110;

st.local.u64 [%rd3+80], %rd800;
st.local.u64 [%rd3+96], %rd185;
st.local.u64 [%rd3+88], %rd801;
st.local.u64 [%rd3+104], %rd184;
mov.u64 %rd711, %rd801;
mov.u64 %rd713, %rd800;
mov.u64 %rd801, %rd184;
mov.u64 %rd800, %rd185;
mov.u64 %rd798, %rd713;
mov.u64 %rd799, %rd711;

BB69_110:
mov.u64 %rd199, %rd798;
mov.u64 %rd198, %rd799;
mov.u64 %rd789, %rd800;
mov.u64 %rd790, %rd801;
setp.le.s64	%p79, %rd191, %rd177;
mov.u64 %rd796, %rd191;
mov.u64 %rd797, %rd190;
@%p79 bra BB69_112;

st.local.u64 [%rd3], %rd191;
st.local.u64 [%rd3+16], %rd177;
st.local.u64 [%rd3+8], %rd190;
st.local.u64 [%rd3+24], %rd795;
mov.u64 %rd719, %rd795;
mov.u64 %rd795, %rd190;
mov.u64 %rd796, %rd177;
mov.u64 %rd797, %rd719;

BB69_112:
mov.u64 %rd778, %rd795;
mov.u64 %rd779, %rd796;
mov.u64 %rd780, %rd797;
setp.le.s64	%p80, %rd195, %rd791;
mov.u64 %rd793, %rd195;
mov.u64 %rd794, %rd194;
@%p80 bra BB69_114;

st.local.u64 [%rd3+32], %rd195;
st.local.u64 [%rd3+48], %rd791;
st.local.u64 [%rd3+40], %rd194;
st.local.u64 [%rd3+56], %rd792;
mov.u64 %rd742, %rd792;
mov.u64 %rd744, %rd791;
mov.u64 %rd792, %rd194;
mov.u64 %rd791, %rd195;
mov.u64 %rd793, %rd744;
mov.u64 %rd794, %rd742;

BB69_114:
mov.u64 %rd781, %rd791;
mov.u64 %rd782, %rd792;
mov.u64 %rd783, %rd793;
mov.u64 %rd784, %rd794;
setp.le.s64	%p81, %rd199, %rd785;
mov.u64 %rd787, %rd199;
mov.u64 %rd788, %rd198;
@%p81 bra BB69_116;

st.local.u64 [%rd3+64], %rd199;
st.local.u64 [%rd3+80], %rd785;
st.local.u64 [%rd3+72], %rd198;
st.local.u64 [%rd3+88], %rd786;
mov.u64 %rd749, %rd786;
mov.u64 %rd751, %rd785;
mov.u64 %rd786, %rd198;
mov.u64 %rd785, %rd199;
mov.u64 %rd787, %rd751;
mov.u64 %rd788, %rd749;

BB69_116:
@%p33 bra BB69_118;

ld.local.u64 %rd401, [%rd3];
st.shared.u64 [%rd63], %rd401;
st.shared.u64 [%rd63+8], %rd778;

BB69_118:
@%p34 bra BB69_120;

st.shared.u64 [%rd63+16], %rd779;
st.shared.u64 [%rd63+24], %rd780;

BB69_120:
@%p35 bra BB69_122;

st.shared.u64 [%rd63+32], %rd781;
st.shared.u64 [%rd63+40], %rd782;

BB69_122:
@%p36 bra BB69_124;

st.shared.u64 [%rd63+48], %rd783;
st.shared.u64 [%rd63+56], %rd784;

BB69_124:
@%p37 bra BB69_126;

st.shared.u64 [%rd63+64], %rd785;
st.shared.u64 [%rd63+72], %rd786;

BB69_126:
@%p38 bra BB69_128;

st.shared.u64 [%rd63+80], %rd787;
st.shared.u64 [%rd63+88], %rd788;

BB69_128:
@%p39 bra BB69_130;

st.shared.u64 [%rd63+96], %rd789;
st.shared.u64 [%rd63+104], %rd790;

BB69_130:
ld.param.u64 %rd489, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EENSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSG_13compare_firstI10ThrustGTOpIlEEEEEEEvT__param_0+24];
cvta.to.global.u64 %rd220, %rd489;
bar.sync 0;
mad.lo.s32 %r64, %r68, -7, %r1;
mov.u32 %r42, 7;
min.u32 %r7, %r64, %r42;
mov.u32 %r65, 2;

BB69_131:
neg.s32 %r43, %r65;
and.b32 %r44, %r68, %r43;
add.s32 %r45, %r65, -1;
and.b32 %r46, %r45, %r68;
mul.lo.s32 %r47, %r46, 7;
min.u32 %r9, %r47, %r1;
mul.lo.s32 %r48, %r44, 7;
shr.u32 %r49, %r65, 1;
mul.lo.s32 %r50, %r49, 7;
min.u32 %r51, %r48, %r1;
add.s32 %r52, %r51, %r50;
min.u32 %r53, %r52, %r1;
add.s32 %r54, %r53, %r50;
min.u32 %r10, %r54, %r1;
sub.s32 %r55, %r53, %r51;
sub.s32 %r56, %r10, %r53;
cvt.u64.u32	%rd221, %r51;
cvt.u64.u32	%rd222, %r53;
setp.lt.u32	%p89, %r9, %r56;
sub.s32 %r57, %r9, %r56;
selp.b32	%r67, 0, %r57, %p89;
min.u32 %r66, %r55, %r9;
setp.ge.u32	%p90, %r67, %r66;
@%p90 bra BB69_134;

add.s32 %r13, %r9, -1;

BB69_133:
add.s32 %r58, %r66, %r67;
shr.u32 %r59, %r58, 1;
sub.s32 %r60, %r13, %r59;
cvt.u64.u32	%rd402, %r60;
add.s64 %rd403, %rd402, %rd222;
cvt.u64.u32	%rd404, %r59;
add.s64 %rd405, %rd404, %rd221;
shl.b64 %rd406, %rd403, 4;
add.s64 %rd408, %rd323, %rd406;
shl.b64 %rd409, %rd405, 4;
add.s64 %rd410, %rd323, %rd409;
ld.shared.u64 %rd411, [%rd410];
ld.shared.u64 %rd412, [%rd408];
setp.gt.s64	%p91, %rd412, %rd411;
add.s32 %r61, %r59, 1;
selp.b32	%r67, %r67, %r61, %p91;
selp.b32	%r66, %r59, %r66, %p91;
setp.lt.u32	%p92, %r67, %r66;
@%p92 bra BB69_133;

BB69_134:
cvt.u64.u32	%rd413, %r67;
add.s64 %rd223, %rd413, %rd221;
shl.b64 %rd414, %rd223, 4;
add.s64 %rd224, %rd323, %rd414;
shl.b64 %rd416, %rd222, 4;
add.s64 %rd225, %rd323, %rd416;
cvt.u64.u32	%rd417, %r9;
add.s64 %rd418, %rd222, %rd417;
sub.s64 %rd226, %rd418, %rd413;
shl.b64 %rd419, %rd226, 4;
add.s64 %rd227, %rd323, %rd419;
mul.wide.u32 %rd420, %r10, 16;
add.s64 %rd228, %rd323, %rd420;
ld.shared.u64 %rd421, [%rd224];
ld.shared.u64 %rd422, [%rd224+8];
st.local.u64 [%rd1+8], %rd422;
st.local.u64 [%rd1], %rd421;
ld.shared.u64 %rd423, [%rd227];
ld.shared.u64 %rd424, [%rd227+8];
st.local.u64 [%rd2+8], %rd424;
st.local.u64 [%rd2], %rd423;
mov.pred %p130, -1;
setp.ge.u64	%p94, %rd227, %rd228;
@%p94 bra BB69_137;

mov.pred %p130, 0;
setp.ge.u64	%p96, %rd224, %rd225;
@%p96 bra BB69_137;

ld.local.u64 %rd425, [%rd1];
ld.local.u64 %rd426, [%rd2];
setp.le.s64	%p130, %rd426, %rd425;

BB69_137:
selp.b64	%rd427, %rd1, %rd2, %p130;
ld.local.u64 %rd229, [%rd427];
ld.local.u64 %rd230, [%rd427+8];
@%p130 bra BB69_139;
bra.uni BB69_138;

BB69_139:
mov.u64 %rd928, %rd227;
add.s64 %rd435, %rd414, %rd323;
add.s64 %rd235, %rd435, 16;
mov.u64 %rd950, %rd235;
ld.shared.u64 %rd436, [%rd224+16];
ld.shared.u64 %rd437, [%rd224+24];
st.local.u64 [%rd1], %rd436;
st.local.u64 [%rd1+8], %rd437;
mov.u64 %rd917, %rd227;
mov.u64 %rd939, %rd235;
bra.uni BB69_140;

BB69_138:
mov.u64 %rd950, %rd224;
add.s64 %rd430, %rd419, %rd323;
add.s64 %rd232, %rd430, 16;
mov.u64 %rd928, %rd232;
ld.shared.u64 %rd431, [%rd227+16];
ld.shared.u64 %rd432, [%rd227+24];
st.local.u64 [%rd2], %rd431;
st.local.u64 [%rd2+8], %rd432;
mov.u64 %rd917, %rd232;
mov.u64 %rd939, %rd224;

BB69_140:
mov.u64 %rd240, %rd950;
mov.u64 %rd938, %rd939;
mov.u64 %rd238, %rd928;
mov.u64 %rd916, %rd917;
mov.pred %p131, -1;
setp.ge.u64	%p98, %rd916, %rd228;
@%p98 bra BB69_143;

mov.pred %p131, 0;
setp.ge.u64	%p100, %rd938, %rd225;
@%p100 bra BB69_143;

ld.local.u64 %rd438, [%rd1];
ld.local.u64 %rd439, [%rd2];
setp.le.s64	%p131, %rd439, %rd438;

BB69_143:
selp.b64	%rd440, %rd1, %rd2, %p131;
ld.local.u64 %rd241, [%rd440];
ld.local.u64 %rd242, [%rd440+8];
@%p131 bra BB69_145;
bra.uni BB69_144;

BB69_145:
add.s64 %rd938, %rd938, 16;
add.s64 %rd246, %rd240, 16;
ld.shared.u64 %rd443, [%rd240+16];
ld.shared.u64 %rd444, [%rd240+24];
st.local.u64 [%rd1], %rd443;
st.local.u64 [%rd1+8], %rd444;
mov.u64 %rd927, %rd238;
mov.u64 %rd949, %rd246;
bra.uni BB69_146;

BB69_144:
add.s64 %rd916, %rd916, 16;
add.s64 %rd244, %rd238, 16;
ld.shared.u64 %rd441, [%rd238+16];
ld.shared.u64 %rd442, [%rd238+24];
st.local.u64 [%rd2], %rd441;
st.local.u64 [%rd2+8], %rd442;
mov.u64 %rd927, %rd244;
mov.u64 %rd949, %rd240;

BB69_146:
mov.u64 %rd250, %rd949;
mov.u64 %rd937, %rd938;
mov.u64 %rd248, %rd927;
mov.u64 %rd915, %rd916;
mov.pred %p132, -1;
setp.ge.u64	%p102, %rd915, %rd228;
@%p102 bra BB69_149;

mov.pred %p132, 0;
setp.ge.u64	%p104, %rd937, %rd225;
@%p104 bra BB69_149;

ld.local.u64 %rd445, [%rd1];
ld.local.u64 %rd446, [%rd2];
setp.le.s64	%p132, %rd446, %rd445;

BB69_149:
selp.b64	%rd447, %rd1, %rd2, %p132;
ld.local.u64 %rd251, [%rd447];
ld.local.u64 %rd252, [%rd447+8];
@%p132 bra BB69_151;
bra.uni BB69_150;

BB69_151:
add.s64 %rd937, %rd937, 16;
add.s64 %rd256, %rd250, 16;
ld.shared.u64 %rd450, [%rd250+16];
st.local.u64 [%rd1], %rd450;
ld.shared.u64 %rd451, [%rd250+24];
st.local.u64 [%rd1+8], %rd451;
mov.u64 %rd926, %rd248;
mov.u64 %rd948, %rd256;
bra.uni BB69_152;

BB69_150:
add.s64 %rd915, %rd915, 16;
add.s64 %rd254, %rd248, 16;
ld.shared.u64 %rd448, [%rd248+16];
st.local.u64 [%rd2], %rd448;
ld.shared.u64 %rd449, [%rd248+24];
st.local.u64 [%rd2+8], %rd449;
mov.u64 %rd926, %rd254;
mov.u64 %rd948, %rd250;

BB69_152:
mov.u64 %rd260, %rd948;
mov.u64 %rd936, %rd937;
mov.u64 %rd258, %rd926;
mov.u64 %rd914, %rd915;
mov.pred %p133, -1;
setp.ge.u64	%p106, %rd914, %rd228;
@%p106 bra BB69_155;

mov.pred %p133, 0;
setp.ge.u64	%p108, %rd936, %rd225;
@%p108 bra BB69_155;

ld.local.u64 %rd452, [%rd1];
ld.local.u64 %rd453, [%rd2];
setp.le.s64	%p133, %rd453, %rd452;

BB69_155:
selp.b64	%rd454, %rd1, %rd2, %p133;
ld.local.u64 %rd261, [%rd454];
ld.local.u64 %rd262, [%rd454+8];
@%p133 bra BB69_157;
bra.uni BB69_156;

BB69_157:
add.s64 %rd936, %rd936, 16;
add.s64 %rd266, %rd260, 16;
ld.shared.u64 %rd457, [%rd260+16];
st.local.u64 [%rd1], %rd457;
ld.shared.u64 %rd458, [%rd260+24];
st.local.u64 [%rd1+8], %rd458;
mov.u64 %rd925, %rd258;
mov.u64 %rd947, %rd266;
bra.uni BB69_158;

BB69_156:
add.s64 %rd914, %rd914, 16;
add.s64 %rd264, %rd258, 16;
ld.shared.u64 %rd455, [%rd258+16];
st.local.u64 [%rd2], %rd455;
ld.shared.u64 %rd456, [%rd258+24];
st.local.u64 [%rd2+8], %rd456;
mov.u64 %rd925, %rd264;
mov.u64 %rd947, %rd260;

BB69_158:
mov.u64 %rd270, %rd947;
mov.u64 %rd935, %rd936;
mov.u64 %rd268, %rd925;
mov.u64 %rd913, %rd914;
mov.pred %p134, -1;
setp.ge.u64	%p110, %rd913, %rd228;
@%p110 bra BB69_161;

mov.pred %p134, 0;
setp.ge.u64	%p112, %rd935, %rd225;
@%p112 bra BB69_161;

ld.local.u64 %rd459, [%rd1];
ld.local.u64 %rd460, [%rd2];
setp.le.s64	%p134, %rd460, %rd459;

BB69_161:
selp.b64	%rd461, %rd1, %rd2, %p134;
ld.local.u64 %rd271, [%rd461];
ld.local.u64 %rd272, [%rd461+8];
@%p134 bra BB69_163;
bra.uni BB69_162;

BB69_163:
add.s64 %rd935, %rd935, 16;
add.s64 %rd276, %rd270, 16;
ld.shared.u64 %rd464, [%rd270+16];
st.local.u64 [%rd1], %rd464;
ld.shared.u64 %rd465, [%rd270+24];
st.local.u64 [%rd1+8], %rd465;
mov.u64 %rd924, %rd268;
mov.u64 %rd946, %rd276;
bra.uni BB69_164;

BB69_162:
add.s64 %rd913, %rd913, 16;
add.s64 %rd274, %rd268, 16;
ld.shared.u64 %rd462, [%rd268+16];
st.local.u64 [%rd2], %rd462;
ld.shared.u64 %rd463, [%rd268+24];
st.local.u64 [%rd2+8], %rd463;
mov.u64 %rd924, %rd274;
mov.u64 %rd946, %rd270;

BB69_164:
mov.u64 %rd280, %rd946;
mov.u64 %rd934, %rd935;
mov.u64 %rd278, %rd924;
mov.u64 %rd912, %rd913;
mov.pred %p135, -1;
setp.ge.u64	%p114, %rd912, %rd228;
@%p114 bra BB69_167;

mov.pred %p135, 0;
setp.ge.u64	%p116, %rd934, %rd225;
@%p116 bra BB69_167;

ld.local.u64 %rd466, [%rd1];
ld.local.u64 %rd467, [%rd2];
setp.le.s64	%p135, %rd467, %rd466;

BB69_167:
selp.b64	%rd468, %rd1, %rd2, %p135;
ld.local.u64 %rd281, [%rd468];
ld.local.u64 %rd282, [%rd468+8];
@%p135 bra BB69_169;
bra.uni BB69_168;

BB69_169:
add.s64 %rd934, %rd934, 16;
add.s64 %rd286, %rd280, 16;
ld.shared.u64 %rd471, [%rd280+16];
st.local.u64 [%rd1], %rd471;
ld.shared.u64 %rd472, [%rd280+24];
st.local.u64 [%rd1+8], %rd472;
mov.u64 %rd923, %rd278;
mov.u64 %rd945, %rd286;
bra.uni BB69_170;

BB69_168:
add.s64 %rd912, %rd912, 16;
add.s64 %rd284, %rd278, 16;
ld.shared.u64 %rd469, [%rd278+16];
st.local.u64 [%rd2], %rd469;
ld.shared.u64 %rd470, [%rd278+24];
st.local.u64 [%rd2+8], %rd470;
mov.u64 %rd923, %rd284;
mov.u64 %rd945, %rd280;

BB69_170:
mov.pred %p136, -1;
setp.ge.u64	%p118, %rd912, %rd228;
@%p118 bra BB69_173;

mov.pred %p136, 0;
setp.ge.u64	%p120, %rd934, %rd225;
@%p120 bra BB69_173;

ld.local.u64 %rd473, [%rd1];
ld.local.u64 %rd474, [%rd2];
setp.le.s64	%p136, %rd474, %rd473;

BB69_173:
selp.b64	%rd475, %rd1, %rd2, %p136;
ld.local.u64 %rd291, [%rd475];
ld.local.u64 %rd292, [%rd475+8];
@%p136 bra BB69_175;
bra.uni BB69_174;

BB69_175:
ld.shared.u64 %rd478, [%rd945+16];
st.local.u64 [%rd1], %rd478;
ld.shared.u64 %rd479, [%rd945+24];
st.local.u64 [%rd1+8], %rd479;
bra.uni BB69_176;

BB69_174:
ld.shared.u64 %rd476, [%rd923+16];
st.local.u64 [%rd2], %rd476;
ld.shared.u64 %rd477, [%rd923+24];
st.local.u64 [%rd2+8], %rd477;

BB69_176:
setp.eq.s32	%p15, %r7, 0;
bar.sync 0;
@%p15 bra BB69_178;

st.shared.u64 [%rd63], %rd229;
st.shared.u64 [%rd63+8], %rd230;

BB69_178:
setp.lt.u32	%p121, %r7, 2;
@%p121 bra BB69_180;

st.shared.u64 [%rd63+16], %rd241;
st.shared.u64 [%rd63+24], %rd242;

BB69_180:
setp.lt.u32	%p122, %r7, 3;
@%p122 bra BB69_182;

st.shared.u64 [%rd63+32], %rd251;
st.shared.u64 [%rd63+40], %rd252;

BB69_182:
setp.lt.u32	%p123, %r7, 4;
@%p123 bra BB69_184;

st.shared.u64 [%rd63+48], %rd261;
st.shared.u64 [%rd63+56], %rd262;

BB69_184:
setp.lt.u32	%p124, %r7, 5;
@%p124 bra BB69_186;

st.shared.u64 [%rd63+64], %rd271;
st.shared.u64 [%rd63+72], %rd272;

BB69_186:
setp.lt.u32	%p125, %r7, 6;
@%p125 bra BB69_188;

st.shared.u64 [%rd63+80], %rd281;
st.shared.u64 [%rd63+88], %rd282;

BB69_188:
setp.lt.u32	%p126, %r7, 7;
@%p126 bra BB69_190;

st.shared.u64 [%rd63+96], %rd291;
st.shared.u64 [%rd63+104], %rd292;

BB69_190:
bar.sync 0;
shl.b32 %r65, %r65, 1;
setp.lt.u32	%p127, %r65, 257;
@%p127 bra BB69_131;

setp.ge.u32	%p128, %r68, %r1;
@%p128 bra BB69_193;

BB69_192:
cvt.u64.u32	%rd480, %r68;
add.s64 %rd481, %rd480, %rd298;
mul.wide.u32 %rd482, %r68, 16;
add.s64 %rd484, %rd323, %rd482;
ld.shared.u64 %rd485, [%rd484];
shl.b64 %rd486, %rd481, 4;
add.s64 %rd487, %rd220, %rd486;
ld.shared.u64 %rd488, [%rd484+8];
st.global.u64 [%rd487], %rd485;
st.global.u64 [%rd487+8], %rd488;
add.s32 %r68, %r68, 256;
setp.lt.u32	%p129, %r68, %r1;
@%p129 bra BB69_192;

BB69_193:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustGTOpIlEEEEEPNSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustGTOpIlEEEEEPNSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EEEEEEvT__param_0[64]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot70[144];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<141>;
.reg .b16 %rs<4>;
.reg .b32 %r<69>;
.reg .b64 %rd<971>;


mov.u64 %rd970, __local_depot70;
cvta.local.u64 %SP, %rd970;
ld.param.u64 %rd305, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustGTOpIlEEEEEPNSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EEEEEEvT__param_0+56];
ld.param.u64 %rd300, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustGTOpIlEEEEEPNSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EEEEEEvT__param_0+8];
ld.param.u64 %rd299, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustGTOpIlEEEEEPNSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EEEEEEvT__param_0];
ld.param.u64 %rd301, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustGTOpIlEEEEEPNSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EEEEEEvT__param_0+16];
ld.param.u64 %rd304, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustGTOpIlEEEEEPNSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EEEEEEvT__param_0+48];
mov.u32 %r23, %ctaid.x;
cvt.u64.u32	%rd306, %r23;
mul.lo.s64 %rd1, %rd306, %rd304;
mul.lo.s32 %r24, %r23, 1792;
cvt.u64.u32	%rd307, %r24;
sub.s64 %rd308, %rd301, %rd307;
cvt.u32.u64	%r25, %rd308;
mov.u32 %r26, 1792;
min.u32 %r1, %r25, %r26;
add.u64 %rd309, %SP, 16;
cvta.to.local.u64 %rd2, %rd309;
add.u64 %rd310, %SP, 0;
cvta.to.local.u64 %rd3, %rd310;
add.u64 %rd311, %SP, 32;
cvta.to.local.u64 %rd4, %rd311;
cvta.to.global.u64 %rd312, %rd299;
cvta.to.global.u64 %rd313, %rd300;
cvta.to.global.u64 %rd5, %rd305;
setp.gt.u32	%p16, %r1, 1791;
mov.u32 %r68, %tid.x;
cvt.u64.u32	%rd314, %r68;
add.s64 %rd315, %rd314, %rd307;
shl.b64 %rd316, %rd315, 3;
add.s64 %rd6, %rd312, %rd316;
add.s64 %rd7, %rd313, %rd316;
@%p16 bra BB70_15;
bra.uni BB70_1;

BB70_15:
ld.global.u64 %rd535, [%rd6];
ld.global.u64 %rd523, [%rd7];
ld.global.u64 %rd536, [%rd6+2048];
ld.global.u64 %rd522, [%rd7+2048];
ld.global.u64 %rd537, [%rd6+4096];
ld.global.u64 %rd521, [%rd7+4096];
ld.global.u64 %rd538, [%rd6+6144];
ld.global.u64 %rd520, [%rd7+6144];
ld.global.u64 %rd519, [%rd6+8192];
ld.global.u64 %rd518, [%rd7+8192];
ld.global.u64 %rd517, [%rd6+10240];
ld.global.u64 %rd516, [%rd7+10240];
ld.global.u64 %rd515, [%rd6+12288];
ld.global.u64 %rd514, [%rd7+12288];
bra.uni BB70_16;

BB70_1:
mov.u64 %rd318, 0;
mov.u64 %rd523, %rd318;
setp.ge.u32	%p17, %r68, %r1;
mov.u64 %rd542, %rd318;
@%p17 bra BB70_3;

ld.global.u64 %rd8, [%rd6];
ld.global.u64 %rd523, [%rd7];
mov.u64 %rd542, %rd8;

BB70_3:
mov.u64 %rd527, %rd542;
mov.u64 %rd535, %rd527;
add.s32 %r27, %r68, 256;
mov.u64 %rd522, %rd318;
setp.ge.u32	%p18, %r27, %r1;
mov.u64 %rd541, %rd318;
@%p18 bra BB70_5;

ld.global.u64 %rd541, [%rd6+2048];
ld.global.u64 %rd522, [%rd7+2048];

BB70_5:
mov.u64 %rd536, %rd541;
add.s32 %r28, %r68, 512;
mov.u64 %rd521, %rd318;
setp.ge.u32	%p19, %r28, %r1;
mov.u64 %rd540, %rd318;
@%p19 bra BB70_7;

ld.global.u64 %rd540, [%rd6+4096];
ld.global.u64 %rd521, [%rd7+4096];

BB70_7:
mov.u64 %rd537, %rd540;
add.s32 %r29, %r68, 768;
mov.u64 %rd520, %rd318;
setp.ge.u32	%p20, %r29, %r1;
mov.u64 %rd539, %rd318;
@%p20 bra BB70_9;

ld.global.u64 %rd539, [%rd6+6144];
ld.global.u64 %rd520, [%rd7+6144];

BB70_9:
mov.u64 %rd538, %rd539;
mov.u64 %rd519, 0;
add.s32 %r30, %r68, 1024;
mov.u64 %rd518, %rd519;
setp.ge.u32	%p21, %r30, %r1;
@%p21 bra BB70_11;

ld.global.u64 %rd519, [%rd6+8192];
ld.global.u64 %rd518, [%rd7+8192];

BB70_11:
mov.u64 %rd517, 0;
add.s32 %r31, %r68, 1280;
mov.u64 %rd516, %rd517;
setp.ge.u32	%p22, %r31, %r1;
@%p22 bra BB70_13;

ld.global.u64 %rd517, [%rd6+10240];
ld.global.u64 %rd516, [%rd7+10240];

BB70_13:
mov.u64 %rd515, 0;
add.s32 %r32, %r68, 1536;
mov.u64 %rd514, %rd515;
setp.ge.u32	%p23, %r32, %r1;
@%p23 bra BB70_16;

ld.global.u64 %rd515, [%rd6+12288];
ld.global.u64 %rd514, [%rd7+12288];

BB70_16:
add.s64 %rd332, %rd314, %rd1;
shl.b64 %rd333, %rd332, 4;
add.s64 %rd62, %rd5, %rd333;
@%p16 bra BB70_30;
bra.uni BB70_17;

BB70_30:
st.global.u64 [%rd62], %rd535;
st.global.u64 [%rd62+8], %rd523;
st.global.u64 [%rd62+4096], %rd536;
st.global.u64 [%rd62+4104], %rd522;
st.global.u64 [%rd62+8192], %rd537;
st.global.u64 [%rd62+8200], %rd521;
st.global.u64 [%rd62+12288], %rd538;
st.global.u64 [%rd62+12296], %rd520;
st.global.u64 [%rd62+16384], %rd519;
st.global.u64 [%rd62+16392], %rd518;
st.global.u64 [%rd62+20480], %rd517;
st.global.u64 [%rd62+20488], %rd516;
bra.uni BB70_31;

BB70_17:
setp.ge.u32	%p25, %r68, %r1;
@%p25 bra BB70_19;

st.global.u64 [%rd62], %rd535;
st.global.u64 [%rd62+8], %rd523;

BB70_19:
add.s32 %r33, %r68, 256;
setp.ge.u32	%p26, %r33, %r1;
@%p26 bra BB70_21;

st.global.u64 [%rd62+4096], %rd536;
st.global.u64 [%rd62+4104], %rd522;

BB70_21:
add.s32 %r34, %r68, 512;
setp.ge.u32	%p27, %r34, %r1;
@%p27 bra BB70_23;

st.global.u64 [%rd62+8192], %rd537;
st.global.u64 [%rd62+8200], %rd521;

BB70_23:
add.s32 %r35, %r68, 768;
setp.ge.u32	%p28, %r35, %r1;
@%p28 bra BB70_25;

st.global.u64 [%rd62+12288], %rd538;
st.global.u64 [%rd62+12296], %rd520;

BB70_25:
add.s32 %r36, %r68, 1024;
setp.ge.u32	%p29, %r36, %r1;
@%p29 bra BB70_27;

st.global.u64 [%rd62+16384], %rd519;
st.global.u64 [%rd62+16392], %rd518;

BB70_27:
add.s32 %r37, %r68, 1280;
setp.ge.u32	%p30, %r37, %r1;
@%p30 bra BB70_29;

st.global.u64 [%rd62+20480], %rd517;
st.global.u64 [%rd62+20488], %rd516;

BB70_29:
add.s32 %r38, %r68, 1536;
setp.ge.u32	%p31, %r38, %r1;
@%p31 bra BB70_32;

BB70_31:
st.global.u64 [%rd62+24576], %rd515;
st.global.u64 [%rd62+24584], %rd514;

BB70_32:
bar.sync 0;
mov.u64 %rd334, 0;
st.local.u64 [%rd4], %rd334;
st.local.u64 [%rd4+8], %rd334;
st.local.u64 [%rd4+16], %rd334;
st.local.u64 [%rd4+24], %rd334;
st.local.u64 [%rd4+32], %rd334;
st.local.u64 [%rd4+40], %rd334;
st.local.u64 [%rd4+48], %rd334;
st.local.u64 [%rd4+56], %rd334;
st.local.u64 [%rd4+64], %rd334;
st.local.u64 [%rd4+72], %rd334;
st.local.u64 [%rd4+80], %rd334;
st.local.u64 [%rd4+88], %rd334;
st.local.u64 [%rd4+96], %rd334;
st.local.u64 [%rd4+104], %rd334;
mul.lo.s32 %r5, %r68, 7;
add.s32 %r39, %r5, 7;
setp.gt.u32	%p32, %r39, %r1;
mad.lo.s32 %r6, %r68, -7, %r1;
selp.b32	%r7, %r6, 7, %p32;
cvt.u64.u32	%rd335, %r5;
add.s64 %rd336, %rd335, %rd1;
setp.eq.s32	%p33, %r7, 0;
shl.b64 %rd337, %rd336, 4;
add.s64 %rd64, %rd5, %rd337;
mov.u64 %rd896, %rd334;
@%p33 bra BB70_34;

ld.global.u64 %rd338, [%rd64];
st.local.u64 [%rd4], %rd338;
ld.global.u64 %rd65, [%rd64+8];
st.local.u64 [%rd4+8], %rd65;
mov.u64 %rd896, %rd65;

BB70_34:
mov.u64 %rd547, %rd896;
mov.u64 %rd883, %rd547;
mov.u64 %rd881, %rd334;
setp.lt.u32	%p34, %r7, 2;
mov.u64 %rd895, %rd334;
@%p34 bra BB70_36;

ld.global.u64 %rd895, [%rd64+16];
ld.global.u64 %rd881, [%rd64+24];
st.local.u64 [%rd4+16], %rd895;
st.local.u64 [%rd4+24], %rd881;

BB70_36:
mov.u64 %rd882, %rd895;
mov.u64 %rd879, %rd881;
mov.u64 %rd904, %rd334;
setp.lt.u32	%p35, %r7, 3;
mov.u64 %rd894, %rd334;
@%p35 bra BB70_38;

ld.global.u64 %rd894, [%rd64+32];
ld.global.u64 %rd904, [%rd64+40];
st.local.u64 [%rd4+32], %rd894;
st.local.u64 [%rd4+40], %rd904;

BB70_38:
mov.u64 %rd885, %rd894;
mov.u64 %rd902, %rd904;
mov.u64 %rd907, %rd334;
setp.lt.u32	%p36, %r7, 4;
mov.u64 %rd893, %rd334;
@%p36 bra BB70_40;

ld.global.u64 %rd893, [%rd64+48];
ld.global.u64 %rd907, [%rd64+56];
st.local.u64 [%rd4+48], %rd893;
st.local.u64 [%rd4+56], %rd907;

BB70_40:
mov.u64 %rd884, %rd893;
mov.u64 %rd905, %rd907;
mov.u64 %rd912, %rd334;
setp.lt.u32	%p37, %r7, 5;
mov.u64 %rd892, %rd334;
@%p37 bra BB70_42;

ld.global.u64 %rd892, [%rd64+64];
ld.global.u64 %rd912, [%rd64+72];
st.local.u64 [%rd4+64], %rd892;
st.local.u64 [%rd4+72], %rd912;

BB70_42:
mov.u64 %rd886, %rd892;
mov.u64 %rd910, %rd912;
mov.u64 %rd899, 0;
mov.u64 %rd915, %rd899;
setp.lt.u32	%p38, %r7, 6;
@%p38 bra BB70_44;

ld.global.u64 %rd899, [%rd64+80];
ld.global.u64 %rd915, [%rd64+88];
st.local.u64 [%rd4+80], %rd899;
st.local.u64 [%rd4+88], %rd915;

BB70_44:
mov.u64 %rd897, %rd899;
mov.u64 %rd913, %rd915;
mov.u64 %rd919, 0;
mov.u64 %rd917, %rd919;
setp.lt.u32	%p39, %r7, 7;
@%p39 bra BB70_46;

ld.global.u64 %rd919, [%rd64+96];
ld.global.u64 %rd917, [%rd64+104];
st.local.u64 [%rd4+96], %rd919;
st.local.u64 [%rd4+104], %rd917;

BB70_46:
mov.u64 %rd918, %rd919;
mov.u64 %rd916, %rd917;
setp.gt.u32	%p40, %r7, 6;
@%p40 bra BB70_73;

ld.local.u64 %rd351, [%rd4];
ld.local.u64 %rd352, [%rd4+8];
st.local.u64 [%rd3+8], %rd352;
st.local.u64 [%rd3], %rd351;
@%p34 bra BB70_49;

ld.local.u64 %rd357, [%rd3];
setp.gt.s64	%p42, %rd357, %rd882;
min.s64 %rd358, %rd882, %rd357;
add.s64 %rd359, %rd4, 16;
selp.b64	%rd360, %rd359, %rd3, %p42;
st.local.u64 [%rd3], %rd358;
ld.local.u64 %rd361, [%rd360+8];
st.local.u64 [%rd3+8], %rd361;

BB70_49:
@%p35 bra BB70_51;

ld.local.u64 %rd364, [%rd3];
setp.gt.s64	%p44, %rd364, %rd885;
min.s64 %rd365, %rd885, %rd364;
add.s64 %rd366, %rd4, 32;
selp.b64	%rd367, %rd366, %rd3, %p44;
st.local.u64 [%rd3], %rd365;
ld.local.u64 %rd368, [%rd367+8];
st.local.u64 [%rd3+8], %rd368;

BB70_51:
@%p36 bra BB70_53;

ld.local.u64 %rd371, [%rd3];
setp.gt.s64	%p46, %rd371, %rd884;
min.s64 %rd372, %rd884, %rd371;
add.s64 %rd373, %rd4, 48;
selp.b64	%rd374, %rd373, %rd3, %p46;
st.local.u64 [%rd3], %rd372;
ld.local.u64 %rd375, [%rd374+8];
st.local.u64 [%rd3+8], %rd375;

BB70_53:
@%p37 bra BB70_55;

ld.local.u64 %rd378, [%rd3];
setp.gt.s64	%p48, %rd378, %rd886;
min.s64 %rd379, %rd886, %rd378;
add.s64 %rd380, %rd4, 64;
selp.b64	%rd381, %rd380, %rd3, %p48;
st.local.u64 [%rd3], %rd379;
ld.local.u64 %rd382, [%rd381+8];
st.local.u64 [%rd3+8], %rd382;

BB70_55:
@%p38 bra BB70_57;

ld.local.u64 %rd385, [%rd3];
setp.gt.s64	%p50, %rd385, %rd897;
min.s64 %rd386, %rd897, %rd385;
add.s64 %rd387, %rd4, 80;
selp.b64	%rd388, %rd387, %rd3, %p50;
st.local.u64 [%rd3], %rd386;
ld.local.u64 %rd389, [%rd388+8];
st.local.u64 [%rd3+8], %rd389;

BB70_57:
@%p39 bra BB70_59;

ld.local.u64 %rd392, [%rd3];
setp.gt.s64	%p52, %rd392, %rd918;
min.s64 %rd393, %rd918, %rd392;
add.s64 %rd394, %rd4, 96;
selp.b64	%rd395, %rd394, %rd3, %p52;
st.local.u64 [%rd3], %rd393;
ld.local.u64 %rd396, [%rd395+8];
st.local.u64 [%rd3+8], %rd396;

BB70_59:
setp.ne.s32	%p53, %r7, 0;
mov.u64 %rd891, %rd883;
@%p53 bra BB70_61;

ld.local.u64 %rd399, [%rd3];
ld.local.u64 %rd891, [%rd3+8];
st.local.u64 [%rd4], %rd399;
st.local.u64 [%rd4+8], %rd891;

BB70_61:
mov.u64 %rd883, %rd891;
setp.gt.u32	%p54, %r7, 1;
mov.u64 %rd880, %rd879;
mov.u64 %rd890, %rd882;
@%p54 bra BB70_63;

ld.local.u64 %rd890, [%rd3];
ld.local.u64 %rd880, [%rd3+8];
st.local.u64 [%rd4+16], %rd890;
st.local.u64 [%rd4+24], %rd880;

BB70_63:
mov.u64 %rd882, %rd890;
mov.u64 %rd879, %rd880;
setp.gt.u32	%p55, %r7, 2;
mov.u64 %rd903, %rd902;
mov.u64 %rd889, %rd885;
@%p55 bra BB70_65;

ld.local.u64 %rd889, [%rd3];
ld.local.u64 %rd903, [%rd3+8];
st.local.u64 [%rd4+32], %rd889;
st.local.u64 [%rd4+40], %rd903;

BB70_65:
mov.u64 %rd885, %rd889;
mov.u64 %rd902, %rd903;
setp.gt.u32	%p56, %r7, 3;
mov.u64 %rd906, %rd905;
mov.u64 %rd888, %rd884;
@%p56 bra BB70_67;

ld.local.u64 %rd888, [%rd3];
ld.local.u64 %rd906, [%rd3+8];
st.local.u64 [%rd4+48], %rd888;
st.local.u64 [%rd4+56], %rd906;

BB70_67:
mov.u64 %rd884, %rd888;
mov.u64 %rd905, %rd906;
setp.gt.u32	%p57, %r7, 4;
mov.u64 %rd911, %rd910;
mov.u64 %rd887, %rd886;
@%p57 bra BB70_69;

ld.local.u64 %rd887, [%rd3];
ld.local.u64 %rd911, [%rd3+8];
st.local.u64 [%rd4+64], %rd887;
st.local.u64 [%rd4+72], %rd911;

BB70_69:
mov.u64 %rd886, %rd887;
mov.u64 %rd910, %rd911;
setp.gt.u32	%p58, %r7, 5;
mov.u64 %rd914, %rd913;
mov.u64 %rd898, %rd897;
@%p58 bra BB70_71;

ld.local.u64 %rd898, [%rd3];
ld.local.u64 %rd914, [%rd3+8];
st.local.u64 [%rd4+80], %rd898;
st.local.u64 [%rd4+88], %rd914;

BB70_71:
mov.u64 %rd897, %rd898;
mov.u64 %rd913, %rd914;
@%p40 bra BB70_73;

ld.local.u64 %rd918, [%rd3];
ld.local.u64 %rd916, [%rd3+8];
st.local.u64 [%rd4+96], %rd918;
st.local.u64 [%rd4+104], %rd916;

BB70_73:
mov.u64 %rd792, %rd882;
mov.u64 %rd791, %rd883;
mov.u64 %rd793, %rd879;
mov.u64 %rd796, %rd884;
mov.u64 %rd794, %rd885;
mov.u64 %rd795, %rd902;
mov.u64 %rd797, %rd905;
mov.u64 %rd800, %rd897;
mov.u64 %rd798, %rd886;
mov.u64 %rd799, %rd910;
mov.u64 %rd801, %rd913;
mov.u64 %rd802, %rd918;
mov.u64 %rd803, %rd916;
mul.lo.s32 %r63, %r68, 7;
setp.ge.u32	%p60, %r63, %r1;
@%p60 bra BB70_116;

ld.local.u64 %rd128, [%rd4];
setp.le.s64	%p61, %rd792, %rd128;
mov.u64 %rd876, %rd793;
mov.u64 %rd878, %rd791;
mov.u64 %rd875, %rd792;
mov.u64 %rd877, %rd128;
@%p61 bra BB70_76;

st.local.u64 [%rd4], %rd792;
st.local.u64 [%rd4+16], %rd128;
st.local.u64 [%rd4+8], %rd793;
st.local.u64 [%rd4+24], %rd791;
mov.u64 %rd878, %rd793;
mov.u64 %rd876, %rd791;
mov.u64 %rd633, %rd792;
mov.u64 %rd875, %rd128;
mov.u64 %rd877, %rd633;

BB70_76:
mov.u64 %rd867, %rd875;
mov.u64 %rd868, %rd876;
mov.u64 %rd857, %rd877;
mov.u64 %rd858, %rd878;
setp.le.s64	%p62, %rd796, %rd794;
mov.u64 %rd901, %rd797;
mov.u64 %rd900, %rd795;
mov.u64 %rd873, %rd794;
mov.u64 %rd874, %rd796;
@%p62 bra BB70_78;

st.local.u64 [%rd4+32], %rd796;
st.local.u64 [%rd4+48], %rd794;
st.local.u64 [%rd4+40], %rd797;
st.local.u64 [%rd4+56], %rd795;
mov.u64 %rd900, %rd797;
mov.u64 %rd901, %rd795;
mov.u64 %rd874, %rd794;
mov.u64 %rd873, %rd796;

BB70_78:
mov.u64 %rd136, %rd873;
mov.u64 %rd135, %rd900;
mov.u64 %rd863, %rd874;
mov.u64 %rd864, %rd901;
setp.le.s64	%p63, %rd800, %rd798;
mov.u64 %rd909, %rd801;
mov.u64 %rd908, %rd799;
mov.u64 %rd871, %rd798;
mov.u64 %rd872, %rd800;
@%p63 bra BB70_80;

st.local.u64 [%rd4+64], %rd800;
st.local.u64 [%rd4+80], %rd798;
st.local.u64 [%rd4+72], %rd801;
st.local.u64 [%rd4+88], %rd799;
mov.u64 %rd908, %rd801;
mov.u64 %rd909, %rd799;
mov.u64 %rd872, %rd798;
mov.u64 %rd871, %rd800;

BB70_80:
mov.u64 %rd140, %rd871;
mov.u64 %rd139, %rd908;
mov.u64 %rd138, %rd872;
mov.u64 %rd137, %rd909;
setp.le.s64	%p64, %rd136, %rd867;
mov.u64 %rd869, %rd136;
mov.u64 %rd870, %rd135;
@%p64 bra BB70_82;

st.local.u64 [%rd4+16], %rd136;
st.local.u64 [%rd4+32], %rd867;
st.local.u64 [%rd4+24], %rd135;
st.local.u64 [%rd4+40], %rd868;
mov.u64 %rd640, %rd868;
mov.u64 %rd642, %rd867;
mov.u64 %rd868, %rd135;
mov.u64 %rd867, %rd136;
mov.u64 %rd869, %rd642;
mov.u64 %rd870, %rd640;

BB70_82:
mov.u64 %rd144, %rd867;
mov.u64 %rd143, %rd868;
mov.u64 %rd851, %rd869;
mov.u64 %rd852, %rd870;
setp.le.s64	%p65, %rd140, %rd863;
mov.u64 %rd865, %rd140;
mov.u64 %rd866, %rd139;
@%p65 bra BB70_84;

st.local.u64 [%rd4+48], %rd140;
st.local.u64 [%rd4+64], %rd863;
st.local.u64 [%rd4+56], %rd139;
st.local.u64 [%rd4+72], %rd864;
mov.u64 %rd644, %rd864;
mov.u64 %rd646, %rd863;
mov.u64 %rd864, %rd139;
mov.u64 %rd863, %rd140;
mov.u64 %rd865, %rd646;
mov.u64 %rd866, %rd644;

BB70_84:
mov.u64 %rd148, %rd863;
mov.u64 %rd147, %rd864;
mov.u64 %rd847, %rd865;
mov.u64 %rd848, %rd866;
setp.le.s64	%p66, %rd802, %rd138;
mov.u64 %rd862, %rd803;
mov.u64 %rd861, %rd802;
mov.u64 %rd859, %rd138;
mov.u64 %rd860, %rd137;
@%p66 bra BB70_86;

st.local.u64 [%rd4+80], %rd802;
st.local.u64 [%rd4+96], %rd138;
st.local.u64 [%rd4+88], %rd803;
st.local.u64 [%rd4+104], %rd137;
mov.u64 %rd597, %rd803;
mov.u64 %rd600, %rd802;
mov.u64 %rd862, %rd137;
mov.u64 %rd861, %rd138;
mov.u64 %rd859, %rd600;
mov.u64 %rd860, %rd597;

BB70_86:
mov.u64 %rd152, %rd859;
mov.u64 %rd151, %rd860;
mov.u64 %rd837, %rd861;
mov.u64 %rd838, %rd862;
setp.le.s64	%p67, %rd144, %rd857;
mov.u64 %rd855, %rd144;
mov.u64 %rd856, %rd143;
@%p67 bra BB70_88;

st.local.u64 [%rd4], %rd144;
st.local.u64 [%rd4+16], %rd857;
st.local.u64 [%rd4+8], %rd143;
st.local.u64 [%rd4+24], %rd858;
mov.u64 %rd635, %rd858;
mov.u64 %rd638, %rd857;
mov.u64 %rd858, %rd143;
mov.u64 %rd857, %rd144;
mov.u64 %rd855, %rd638;
mov.u64 %rd856, %rd635;

BB70_88:
mov.u64 %rd843, %rd855;
mov.u64 %rd844, %rd856;
mov.u64 %rd833, %rd857;
mov.u64 %rd834, %rd858;
setp.le.s64	%p68, %rd148, %rd851;
mov.u64 %rd853, %rd148;
mov.u64 %rd854, %rd147;
@%p68 bra BB70_90;

st.local.u64 [%rd4+32], %rd148;
st.local.u64 [%rd4+48], %rd851;
st.local.u64 [%rd4+40], %rd147;
st.local.u64 [%rd4+56], %rd852;
mov.u64 %rd660, %rd852;
mov.u64 %rd662, %rd851;
mov.u64 %rd852, %rd147;
mov.u64 %rd851, %rd148;
mov.u64 %rd853, %rd662;
mov.u64 %rd854, %rd660;

BB70_90:
mov.u64 %rd160, %rd851;
mov.u64 %rd159, %rd852;
mov.u64 %rd839, %rd853;
mov.u64 %rd840, %rd854;
setp.le.s64	%p69, %rd152, %rd847;
mov.u64 %rd849, %rd152;
mov.u64 %rd850, %rd151;
@%p69 bra BB70_92;

st.local.u64 [%rd4+64], %rd152;
st.local.u64 [%rd4+80], %rd847;
st.local.u64 [%rd4+72], %rd151;
st.local.u64 [%rd4+88], %rd848;
mov.u64 %rd668, %rd848;
mov.u64 %rd670, %rd847;
mov.u64 %rd848, %rd151;
mov.u64 %rd847, %rd152;
mov.u64 %rd849, %rd670;
mov.u64 %rd850, %rd668;

BB70_92:
mov.u64 %rd164, %rd847;
mov.u64 %rd163, %rd848;
mov.u64 %rd162, %rd849;
mov.u64 %rd161, %rd850;
setp.le.s64	%p70, %rd160, %rd843;
mov.u64 %rd845, %rd160;
mov.u64 %rd846, %rd159;
@%p70 bra BB70_94;

st.local.u64 [%rd4+16], %rd160;
st.local.u64 [%rd4+32], %rd843;
st.local.u64 [%rd4+24], %rd159;
st.local.u64 [%rd4+40], %rd844;
mov.u64 %rd688, %rd844;
mov.u64 %rd690, %rd843;
mov.u64 %rd844, %rd159;
mov.u64 %rd843, %rd160;
mov.u64 %rd845, %rd690;
mov.u64 %rd846, %rd688;

BB70_94:
mov.u64 %rd168, %rd843;
mov.u64 %rd167, %rd844;
mov.u64 %rd827, %rd845;
mov.u64 %rd828, %rd846;
setp.le.s64	%p71, %rd164, %rd839;
mov.u64 %rd841, %rd164;
mov.u64 %rd842, %rd163;
@%p71 bra BB70_96;

st.local.u64 [%rd4+48], %rd164;
st.local.u64 [%rd4+64], %rd839;
st.local.u64 [%rd4+56], %rd163;
st.local.u64 [%rd4+72], %rd840;
mov.u64 %rd692, %rd840;
mov.u64 %rd694, %rd839;
mov.u64 %rd840, %rd163;
mov.u64 %rd839, %rd164;
mov.u64 %rd841, %rd694;
mov.u64 %rd842, %rd692;

BB70_96:
mov.u64 %rd172, %rd839;
mov.u64 %rd171, %rd840;
mov.u64 %rd823, %rd841;
mov.u64 %rd824, %rd842;
setp.le.s64	%p72, %rd837, %rd162;
mov.u64 %rd835, %rd162;
mov.u64 %rd836, %rd161;
@%p72 bra BB70_98;

st.local.u64 [%rd4+80], %rd837;
st.local.u64 [%rd4+96], %rd162;
st.local.u64 [%rd4+88], %rd838;
st.local.u64 [%rd4+104], %rd161;
mov.u64 %rd676, %rd838;
mov.u64 %rd678, %rd837;
mov.u64 %rd838, %rd161;
mov.u64 %rd837, %rd162;
mov.u64 %rd835, %rd678;
mov.u64 %rd836, %rd676;

BB70_98:
mov.u64 %rd176, %rd835;
mov.u64 %rd175, %rd836;
mov.u64 %rd813, %rd837;
mov.u64 %rd814, %rd838;
setp.le.s64	%p73, %rd168, %rd833;
mov.u64 %rd831, %rd168;
mov.u64 %rd832, %rd167;
@%p73 bra BB70_100;

st.local.u64 [%rd4], %rd168;
st.local.u64 [%rd4+16], %rd833;
st.local.u64 [%rd4+8], %rd167;
st.local.u64 [%rd4+24], %rd834;
mov.u64 %rd684, %rd834;
mov.u64 %rd686, %rd833;
mov.u64 %rd834, %rd167;
mov.u64 %rd833, %rd168;
mov.u64 %rd831, %rd686;
mov.u64 %rd832, %rd684;

BB70_100:
mov.u64 %rd819, %rd831;
mov.u64 %rd820, %rd832;
mov.u64 %rd178, %rd833;
mov.u64 %rd808, %rd834;
setp.le.s64	%p74, %rd172, %rd827;
mov.u64 %rd829, %rd172;
mov.u64 %rd830, %rd171;
@%p74 bra BB70_102;

st.local.u64 [%rd4+32], %rd172;
st.local.u64 [%rd4+48], %rd827;
st.local.u64 [%rd4+40], %rd171;
st.local.u64 [%rd4+56], %rd828;
mov.u64 %rd708, %rd828;
mov.u64 %rd710, %rd827;
mov.u64 %rd828, %rd171;
mov.u64 %rd827, %rd172;
mov.u64 %rd829, %rd710;
mov.u64 %rd830, %rd708;

BB70_102:
mov.u64 %rd184, %rd827;
mov.u64 %rd183, %rd828;
mov.u64 %rd815, %rd829;
mov.u64 %rd816, %rd830;
setp.le.s64	%p75, %rd176, %rd823;
mov.u64 %rd825, %rd176;
mov.u64 %rd826, %rd175;
@%p75 bra BB70_104;

st.local.u64 [%rd4+64], %rd176;
st.local.u64 [%rd4+80], %rd823;
st.local.u64 [%rd4+72], %rd175;
st.local.u64 [%rd4+88], %rd824;
mov.u64 %rd716, %rd824;
mov.u64 %rd718, %rd823;
mov.u64 %rd824, %rd175;
mov.u64 %rd823, %rd176;
mov.u64 %rd825, %rd718;
mov.u64 %rd826, %rd716;

BB70_104:
mov.u64 %rd188, %rd823;
mov.u64 %rd187, %rd824;
mov.u64 %rd186, %rd825;
mov.u64 %rd185, %rd826;
setp.le.s64	%p76, %rd184, %rd819;
mov.u64 %rd821, %rd184;
mov.u64 %rd822, %rd183;
@%p76 bra BB70_106;

st.local.u64 [%rd4+16], %rd184;
st.local.u64 [%rd4+32], %rd819;
st.local.u64 [%rd4+24], %rd183;
st.local.u64 [%rd4+40], %rd820;
mov.u64 %rd735, %rd820;
mov.u64 %rd737, %rd819;
mov.u64 %rd820, %rd183;
mov.u64 %rd819, %rd184;
mov.u64 %rd821, %rd737;
mov.u64 %rd822, %rd735;

BB70_106:
mov.u64 %rd192, %rd819;
mov.u64 %rd191, %rd820;
mov.u64 %rd804, %rd821;
mov.u64 %rd805, %rd822;
setp.le.s64	%p77, %rd188, %rd815;
mov.u64 %rd817, %rd188;
mov.u64 %rd818, %rd187;
@%p77 bra BB70_108;

st.local.u64 [%rd4+48], %rd188;
st.local.u64 [%rd4+64], %rd815;
st.local.u64 [%rd4+56], %rd187;
st.local.u64 [%rd4+72], %rd816;
mov.u64 %rd739, %rd816;
mov.u64 %rd741, %rd815;
mov.u64 %rd816, %rd187;
mov.u64 %rd815, %rd188;
mov.u64 %rd817, %rd741;
mov.u64 %rd818, %rd739;

BB70_108:
mov.u64 %rd196, %rd815;
mov.u64 %rd195, %rd816;
mov.u64 %rd798, %rd817;
mov.u64 %rd799, %rd818;
setp.le.s64	%p78, %rd813, %rd186;
mov.u64 %rd811, %rd186;
mov.u64 %rd812, %rd185;
@%p78 bra BB70_110;

st.local.u64 [%rd4+80], %rd813;
st.local.u64 [%rd4+96], %rd186;
st.local.u64 [%rd4+88], %rd814;
st.local.u64 [%rd4+104], %rd185;
mov.u64 %rd724, %rd814;
mov.u64 %rd726, %rd813;
mov.u64 %rd814, %rd185;
mov.u64 %rd813, %rd186;
mov.u64 %rd811, %rd726;
mov.u64 %rd812, %rd724;

BB70_110:
mov.u64 %rd200, %rd811;
mov.u64 %rd199, %rd812;
mov.u64 %rd802, %rd813;
mov.u64 %rd803, %rd814;
setp.le.s64	%p79, %rd192, %rd178;
mov.u64 %rd809, %rd192;
mov.u64 %rd810, %rd191;
@%p79 bra BB70_112;

st.local.u64 [%rd4], %rd192;
st.local.u64 [%rd4+16], %rd178;
st.local.u64 [%rd4+8], %rd191;
st.local.u64 [%rd4+24], %rd808;
mov.u64 %rd732, %rd808;
mov.u64 %rd808, %rd191;
mov.u64 %rd809, %rd178;
mov.u64 %rd810, %rd732;

BB70_112:
mov.u64 %rd791, %rd808;
mov.u64 %rd792, %rd809;
mov.u64 %rd793, %rd810;
setp.le.s64	%p80, %rd196, %rd804;
mov.u64 %rd806, %rd196;
mov.u64 %rd807, %rd195;
@%p80 bra BB70_114;

st.local.u64 [%rd4+32], %rd196;
st.local.u64 [%rd4+48], %rd804;
st.local.u64 [%rd4+40], %rd195;
st.local.u64 [%rd4+56], %rd805;
mov.u64 %rd755, %rd805;
mov.u64 %rd757, %rd804;
mov.u64 %rd805, %rd195;
mov.u64 %rd804, %rd196;
mov.u64 %rd806, %rd757;
mov.u64 %rd807, %rd755;

BB70_114:
mov.u64 %rd794, %rd804;
mov.u64 %rd795, %rd805;
mov.u64 %rd796, %rd806;
mov.u64 %rd797, %rd807;
setp.le.s64	%p81, %rd200, %rd798;
mov.u64 %rd800, %rd200;
mov.u64 %rd801, %rd199;
@%p81 bra BB70_116;

st.local.u64 [%rd4+64], %rd200;
st.local.u64 [%rd4+80], %rd798;
st.local.u64 [%rd4+72], %rd199;
st.local.u64 [%rd4+88], %rd799;
mov.u64 %rd762, %rd799;
mov.u64 %rd764, %rd798;
mov.u64 %rd799, %rd199;
mov.u64 %rd798, %rd200;
mov.u64 %rd800, %rd764;
mov.u64 %rd801, %rd762;

BB70_116:
@%p33 bra BB70_118;

ld.local.u64 %rd412, [%rd4];
st.global.u64 [%rd64], %rd412;
st.global.u64 [%rd64+8], %rd791;

BB70_118:
@%p34 bra BB70_120;

st.global.u64 [%rd64+16], %rd792;
st.global.u64 [%rd64+24], %rd793;

BB70_120:
@%p35 bra BB70_122;

st.global.u64 [%rd64+32], %rd794;
st.global.u64 [%rd64+40], %rd795;

BB70_122:
@%p36 bra BB70_124;

st.global.u64 [%rd64+48], %rd796;
st.global.u64 [%rd64+56], %rd797;

BB70_124:
@%p37 bra BB70_126;

st.global.u64 [%rd64+64], %rd798;
st.global.u64 [%rd64+72], %rd799;

BB70_126:
@%p38 bra BB70_128;

st.global.u64 [%rd64+80], %rd800;
st.global.u64 [%rd64+88], %rd801;

BB70_128:
@%p39 bra BB70_130;

st.global.u64 [%rd64+96], %rd802;
st.global.u64 [%rd64+104], %rd803;

BB70_130:
ld.param.u64 %rd508, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustGTOpIlEEEEEPNSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EEEEEEvT__param_0+32];
ld.param.u64 %rd507, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustGTOpIlEEEEEPNSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EEEEEEvT__param_0+24];
cvta.to.global.u64 %rd221, %rd507;
cvta.to.global.u64 %rd222, %rd508;
bar.sync 0;
mad.lo.s32 %r64, %r68, -7, %r1;
mov.u32 %r41, 7;
min.u32 %r8, %r64, %r41;
mov.u32 %r65, 2;

BB70_131:
neg.s32 %r42, %r65;
and.b32 %r43, %r68, %r42;
add.s32 %r44, %r65, -1;
and.b32 %r45, %r44, %r68;
mul.lo.s32 %r46, %r45, 7;
min.u32 %r10, %r46, %r1;
mul.lo.s32 %r47, %r43, 7;
shr.u32 %r48, %r65, 1;
mul.lo.s32 %r49, %r48, 7;
min.u32 %r50, %r47, %r1;
add.s32 %r51, %r50, %r49;
min.u32 %r52, %r51, %r1;
add.s32 %r53, %r52, %r49;
min.u32 %r11, %r53, %r1;
sub.s32 %r54, %r52, %r50;
sub.s32 %r55, %r11, %r52;
cvt.u64.u32	%rd415, %r50;
add.s64 %rd225, %rd415, %rd1;
cvt.u64.u32	%rd226, %r52;
add.s64 %rd227, %rd226, %rd1;
setp.lt.u32	%p89, %r10, %r55;
sub.s32 %r56, %r10, %r55;
selp.b32	%r67, 0, %r56, %p89;
min.u32 %r66, %r54, %r10;
setp.ge.u32	%p90, %r67, %r66;
@%p90 bra BB70_134;

add.s32 %r14, %r10, -1;

BB70_133:
add.s32 %r57, %r66, %r67;
shr.u32 %r58, %r57, 1;
sub.s32 %r59, %r14, %r58;
cvt.u64.u32	%rd416, %r59;
add.s64 %rd417, %rd416, %rd227;
cvt.u64.u32	%rd418, %r58;
add.s64 %rd419, %rd225, %rd418;
shl.b64 %rd420, %rd417, 4;
add.s64 %rd421, %rd5, %rd420;
shl.b64 %rd422, %rd419, 4;
add.s64 %rd423, %rd5, %rd422;
ld.global.u64 %rd424, [%rd423];
ld.global.u64 %rd425, [%rd421];
setp.gt.s64	%p91, %rd425, %rd424;
add.s32 %r60, %r58, 1;
selp.b32	%r67, %r67, %r60, %p91;
selp.b32	%r66, %r58, %r66, %p91;
setp.lt.u32	%p92, %r67, %r66;
@%p92 bra BB70_133;

BB70_134:
cvt.u64.u32	%rd427, %r67;
add.s64 %rd228, %rd225, %rd427;
shl.b64 %rd428, %rd228, 4;
add.s64 %rd229, %rd5, %rd428;
shl.b64 %rd429, %rd227, 4;
add.s64 %rd230, %rd5, %rd429;
cvt.u64.u32	%rd430, %r10;
add.s64 %rd431, %rd430, %rd1;
add.s64 %rd432, %rd431, %rd226;
sub.s64 %rd231, %rd432, %rd427;
shl.b64 %rd433, %rd231, 4;
add.s64 %rd232, %rd5, %rd433;
cvt.u64.u32	%rd434, %r11;
add.s64 %rd435, %rd434, %rd1;
shl.b64 %rd436, %rd435, 4;
add.s64 %rd233, %rd5, %rd436;
mov.u64 %rd920, 0;
mov.pred %p93, 0;
@%p93 bra BB70_136;

BB70_135:
add.s64 %rd437, %rd2, %rd920;
mov.u16 %rs2, 0;
st.local.u8 [%rd437], %rs2;
add.s64 %rd920, %rd920, 1;
setp.lt.u64	%p94, %rd920, 16;
@%p94 bra BB70_135;

BB70_136:
ld.global.u64 %rd439, [%rd229];
ld.global.u64 %rd440, [%rd229+8];
st.local.u64 [%rd2+8], %rd440;
st.local.u64 [%rd2], %rd439;
mov.u64 %rd921, 0;
@%p93 bra BB70_138;

BB70_137:
add.s64 %rd441, %rd3, %rd921;
mov.u16 %rs3, 0;
st.local.u8 [%rd441], %rs3;
add.s64 %rd921, %rd921, 1;
setp.lt.u64	%p96, %rd921, 16;
@%p96 bra BB70_137;

BB70_138:
ld.global.u64 %rd442, [%rd232];
ld.global.u64 %rd443, [%rd232+8];
st.local.u64 [%rd3+8], %rd443;
st.local.u64 [%rd3], %rd442;
mov.pred %p134, -1;
setp.ge.u64	%p98, %rd232, %rd233;
@%p98 bra BB70_141;

mov.pred %p134, 0;
setp.ge.u64	%p100, %rd229, %rd230;
@%p100 bra BB70_141;

ld.local.u64 %rd444, [%rd2];
ld.local.u64 %rd445, [%rd3];
setp.le.s64	%p134, %rd445, %rd444;

BB70_141:
selp.b64	%rd446, %rd2, %rd3, %p134;
ld.local.u64 %rd238, [%rd446];
ld.local.u64 %rd239, [%rd446+8];
@%p134 bra BB70_143;
bra.uni BB70_142;

BB70_143:
add.s64 %rd452, %rd428, %rd5;
add.s64 %rd241, %rd452, 16;
ld.global.u64 %rd453, [%rd229+16];
st.local.u64 [%rd2], %rd453;
ld.global.u64 %rd454, [%rd229+24];
st.local.u64 [%rd2+8], %rd454;
mov.u64 %rd944, %rd232;
mov.u64 %rd945, %rd232;
mov.u64 %rd968, %rd241;
mov.u64 %rd969, %rd241;
bra.uni BB70_144;

BB70_142:
add.s64 %rd448, %rd433, %rd5;
add.s64 %rd240, %rd448, 16;
ld.global.u64 %rd449, [%rd232+16];
st.local.u64 [%rd3], %rd449;
ld.global.u64 %rd450, [%rd232+24];
st.local.u64 [%rd3+8], %rd450;
mov.u64 %rd944, %rd240;
mov.u64 %rd945, %rd240;
mov.u64 %rd968, %rd229;
mov.u64 %rd969, %rd229;

BB70_144:
mov.u64 %rd245, %rd968;
mov.u64 %rd967, %rd969;
mov.u64 %rd243, %rd944;
mov.u64 %rd943, %rd945;
mov.pred %p135, -1;
setp.ge.u64	%p102, %rd943, %rd233;
@%p102 bra BB70_147;

mov.pred %p135, 0;
setp.ge.u64	%p104, %rd967, %rd230;
@%p104 bra BB70_147;

ld.local.u64 %rd455, [%rd2];
ld.local.u64 %rd456, [%rd3];
setp.le.s64	%p135, %rd456, %rd455;

BB70_147:
selp.b64	%rd457, %rd2, %rd3, %p135;
ld.local.u64 %rd246, [%rd457];
ld.local.u64 %rd247, [%rd457+8];
@%p135 bra BB70_149;
bra.uni BB70_148;

BB70_149:
add.s64 %rd967, %rd967, 16;
add.s64 %rd251, %rd245, 16;
ld.global.u64 %rd460, [%rd245+16];
st.local.u64 [%rd2], %rd460;
ld.global.u64 %rd461, [%rd245+24];
st.local.u64 [%rd2+8], %rd461;
mov.u64 %rd942, %rd243;
mov.u64 %rd966, %rd251;
bra.uni BB70_150;

BB70_148:
add.s64 %rd943, %rd943, 16;
add.s64 %rd249, %rd243, 16;
ld.global.u64 %rd458, [%rd243+16];
st.local.u64 [%rd3], %rd458;
ld.global.u64 %rd459, [%rd243+24];
st.local.u64 [%rd3+8], %rd459;
mov.u64 %rd942, %rd249;
mov.u64 %rd966, %rd245;

BB70_150:
mov.u64 %rd255, %rd966;
mov.u64 %rd965, %rd967;
mov.u64 %rd253, %rd942;
mov.u64 %rd941, %rd943;
mov.pred %p136, -1;
setp.ge.u64	%p106, %rd941, %rd233;
@%p106 bra BB70_153;

mov.pred %p136, 0;
setp.ge.u64	%p108, %rd965, %rd230;
@%p108 bra BB70_153;

ld.local.u64 %rd462, [%rd2];
ld.local.u64 %rd463, [%rd3];
setp.le.s64	%p136, %rd463, %rd462;

BB70_153:
selp.b64	%rd464, %rd2, %rd3, %p136;
ld.local.u64 %rd256, [%rd464];
ld.local.u64 %rd257, [%rd464+8];
@%p136 bra BB70_155;
bra.uni BB70_154;

BB70_155:
add.s64 %rd965, %rd965, 16;
add.s64 %rd261, %rd255, 16;
ld.global.u64 %rd467, [%rd255+16];
st.local.u64 [%rd2], %rd467;
ld.global.u64 %rd468, [%rd255+24];
st.local.u64 [%rd2+8], %rd468;
mov.u64 %rd940, %rd253;
mov.u64 %rd964, %rd261;
bra.uni BB70_156;

BB70_154:
add.s64 %rd941, %rd941, 16;
add.s64 %rd259, %rd253, 16;
ld.global.u64 %rd465, [%rd253+16];
st.local.u64 [%rd3], %rd465;
ld.global.u64 %rd466, [%rd253+24];
st.local.u64 [%rd3+8], %rd466;
mov.u64 %rd940, %rd259;
mov.u64 %rd964, %rd255;

BB70_156:
mov.u64 %rd265, %rd964;
mov.u64 %rd963, %rd965;
mov.u64 %rd263, %rd940;
mov.u64 %rd939, %rd941;
mov.pred %p137, -1;
setp.ge.u64	%p110, %rd939, %rd233;
@%p110 bra BB70_159;

mov.pred %p137, 0;
setp.ge.u64	%p112, %rd963, %rd230;
@%p112 bra BB70_159;

ld.local.u64 %rd469, [%rd2];
ld.local.u64 %rd470, [%rd3];
setp.le.s64	%p137, %rd470, %rd469;

BB70_159:
selp.b64	%rd471, %rd2, %rd3, %p137;
ld.local.u64 %rd266, [%rd471];
ld.local.u64 %rd267, [%rd471+8];
@%p137 bra BB70_161;
bra.uni BB70_160;

BB70_161:
add.s64 %rd963, %rd963, 16;
add.s64 %rd271, %rd265, 16;
ld.global.u64 %rd474, [%rd265+16];
st.local.u64 [%rd2], %rd474;
ld.global.u64 %rd475, [%rd265+24];
st.local.u64 [%rd2+8], %rd475;
mov.u64 %rd938, %rd263;
mov.u64 %rd962, %rd271;
bra.uni BB70_162;

BB70_160:
add.s64 %rd939, %rd939, 16;
add.s64 %rd269, %rd263, 16;
ld.global.u64 %rd472, [%rd263+16];
st.local.u64 [%rd3], %rd472;
ld.global.u64 %rd473, [%rd263+24];
st.local.u64 [%rd3+8], %rd473;
mov.u64 %rd938, %rd269;
mov.u64 %rd962, %rd265;

BB70_162:
mov.u64 %rd275, %rd962;
mov.u64 %rd961, %rd963;
mov.u64 %rd273, %rd938;
mov.u64 %rd937, %rd939;
mov.pred %p138, -1;
setp.ge.u64	%p114, %rd937, %rd233;
@%p114 bra BB70_165;

mov.pred %p138, 0;
setp.ge.u64	%p116, %rd961, %rd230;
@%p116 bra BB70_165;

ld.local.u64 %rd476, [%rd2];
ld.local.u64 %rd477, [%rd3];
setp.le.s64	%p138, %rd477, %rd476;

BB70_165:
selp.b64	%rd478, %rd2, %rd3, %p138;
ld.local.u64 %rd276, [%rd478];
ld.local.u64 %rd277, [%rd478+8];
@%p138 bra BB70_167;
bra.uni BB70_166;

BB70_167:
add.s64 %rd961, %rd961, 16;
add.s64 %rd281, %rd275, 16;
ld.global.u64 %rd481, [%rd275+16];
st.local.u64 [%rd2], %rd481;
ld.global.u64 %rd482, [%rd275+24];
st.local.u64 [%rd2+8], %rd482;
mov.u64 %rd936, %rd273;
mov.u64 %rd960, %rd281;
bra.uni BB70_168;

BB70_166:
add.s64 %rd937, %rd937, 16;
add.s64 %rd279, %rd273, 16;
ld.global.u64 %rd479, [%rd273+16];
st.local.u64 [%rd3], %rd479;
ld.global.u64 %rd480, [%rd273+24];
st.local.u64 [%rd3+8], %rd480;
mov.u64 %rd936, %rd279;
mov.u64 %rd960, %rd275;

BB70_168:
mov.u64 %rd285, %rd960;
mov.u64 %rd959, %rd961;
mov.u64 %rd283, %rd936;
mov.u64 %rd935, %rd937;
mov.pred %p139, -1;
setp.ge.u64	%p118, %rd935, %rd233;
@%p118 bra BB70_171;

mov.pred %p139, 0;
setp.ge.u64	%p120, %rd959, %rd230;
@%p120 bra BB70_171;

ld.local.u64 %rd483, [%rd2];
ld.local.u64 %rd484, [%rd3];
setp.le.s64	%p139, %rd484, %rd483;

BB70_171:
selp.b64	%rd485, %rd2, %rd3, %p139;
ld.local.u64 %rd286, [%rd485];
ld.local.u64 %rd287, [%rd485+8];
@%p139 bra BB70_173;
bra.uni BB70_172;

BB70_173:
add.s64 %rd959, %rd959, 16;
add.s64 %rd291, %rd285, 16;
ld.global.u64 %rd488, [%rd285+16];
st.local.u64 [%rd2], %rd488;
ld.global.u64 %rd489, [%rd285+24];
st.local.u64 [%rd2+8], %rd489;
mov.u64 %rd934, %rd283;
mov.u64 %rd958, %rd291;
bra.uni BB70_174;

BB70_172:
add.s64 %rd935, %rd935, 16;
add.s64 %rd289, %rd283, 16;
ld.global.u64 %rd486, [%rd283+16];
st.local.u64 [%rd3], %rd486;
ld.global.u64 %rd487, [%rd283+24];
st.local.u64 [%rd3+8], %rd487;
mov.u64 %rd934, %rd289;
mov.u64 %rd958, %rd285;

BB70_174:
mov.pred %p121, -1;
setp.ge.u64	%p122, %rd935, %rd233;
mov.pred %p140, %p121;
@%p122 bra BB70_177;

setp.ge.u64	%p124, %rd959, %rd230;
mov.pred %p140, %p93;
@%p124 bra BB70_177;

ld.local.u64 %rd490, [%rd2];
ld.local.u64 %rd491, [%rd3];
setp.le.s64	%p140, %rd491, %rd490;

BB70_177:
selp.b64	%rd492, %rd2, %rd3, %p140;
ld.local.u64 %rd296, [%rd492];
ld.local.u64 %rd297, [%rd492+8];
@%p140 bra BB70_179;
bra.uni BB70_178;

BB70_179:
ld.global.u64 %rd495, [%rd958+16];
st.local.u64 [%rd2], %rd495;
ld.global.u64 %rd496, [%rd958+24];
st.local.u64 [%rd2+8], %rd496;
bra.uni BB70_180;

BB70_178:
ld.global.u64 %rd493, [%rd934+16];
st.local.u64 [%rd3], %rd493;
ld.global.u64 %rd494, [%rd934+24];
st.local.u64 [%rd3+8], %rd494;

BB70_180:
setp.eq.s32	%p15, %r8, 0;
bar.sync 0;
@%p15 bra BB70_182;

st.global.u64 [%rd64], %rd238;
st.global.u64 [%rd64+8], %rd239;

BB70_182:
setp.lt.u32	%p125, %r8, 2;
@%p125 bra BB70_184;

st.global.u64 [%rd64+16], %rd246;
st.global.u64 [%rd64+24], %rd247;

BB70_184:
setp.lt.u32	%p126, %r8, 3;
@%p126 bra BB70_186;

st.global.u64 [%rd64+32], %rd256;
st.global.u64 [%rd64+40], %rd257;

BB70_186:
setp.lt.u32	%p127, %r8, 4;
@%p127 bra BB70_188;

st.global.u64 [%rd64+48], %rd266;
st.global.u64 [%rd64+56], %rd267;

BB70_188:
setp.lt.u32	%p128, %r8, 5;
@%p128 bra BB70_190;

st.global.u64 [%rd64+64], %rd276;
st.global.u64 [%rd64+72], %rd277;

BB70_190:
setp.lt.u32	%p129, %r8, 6;
@%p129 bra BB70_192;

st.global.u64 [%rd64+80], %rd286;
st.global.u64 [%rd64+88], %rd287;

BB70_192:
setp.lt.u32	%p130, %r8, 7;
@%p130 bra BB70_194;

st.global.u64 [%rd64+96], %rd296;
st.global.u64 [%rd64+104], %rd297;

BB70_194:
bar.sync 0;
shl.b32 %r65, %r65, 1;
setp.lt.u32	%p131, %r65, 257;
@%p131 bra BB70_131;

setp.ge.u32	%p132, %r68, %r1;
@%p132 bra BB70_197;

BB70_196:
cvt.u64.u32	%rd497, %r68;
add.s64 %rd498, %rd497, %rd307;
shl.b64 %rd499, %rd498, 3;
add.s64 %rd500, %rd221, %rd499;
add.s64 %rd501, %rd222, %rd499;
add.s64 %rd502, %rd497, %rd1;
shl.b64 %rd503, %rd502, 4;
add.s64 %rd504, %rd5, %rd503;
ld.global.u64 %rd505, [%rd504];
st.global.u64 [%rd500], %rd505;
ld.global.u64 %rd506, [%rd504+8];
st.global.u64 [%rd501], %rd506;
add.s32 %r68, %r68, 256;
setp.lt.u32	%p133, %r68, %r1;
@%p133 bra BB70_196;

BB70_197:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElSF_NS_6detail13compare_firstI10ThrustGTOpIlEEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElSF_NS_6detail13compare_firstI10ThrustGTOpIlEEEEEEEvT__param_0[48]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot71[144];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<137>;
.reg .b16 %rs<17>;
.reg .b32 %r<69>;
.reg .b64 %rd<953>;


mov.u64 %rd952, __local_depot71;
cvta.local.u64 %SP, %rd952;
ld.param.u64 %rd296, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElSF_NS_6detail13compare_firstI10ThrustGTOpIlEEEEEEEvT__param_0+8];
ld.param.u64 %rd295, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElSF_NS_6detail13compare_firstI10ThrustGTOpIlEEEEEEEvT__param_0];
ld.param.u64 %rd297, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElSF_NS_6detail13compare_firstI10ThrustGTOpIlEEEEEEEvT__param_0+16];
mov.u32 %r22, %ctaid.x;
mul.lo.s32 %r23, %r22, 1792;
cvt.u64.u32	%rd300, %r23;
sub.s64 %rd301, %rd297, %rd300;
cvt.u32.u64	%r24, %rd301;
mov.u32 %r25, 1792;
min.u32 %r1, %r24, %r25;
add.u64 %rd302, %SP, 16;
cvta.to.local.u64 %rd1, %rd302;
add.u64 %rd303, %SP, 0;
cvta.to.local.u64 %rd2, %rd303;
add.u64 %rd304, %SP, 32;
cvta.to.local.u64 %rd3, %rd304;
cvta.to.global.u64 %rd305, %rd295;
cvta.to.global.u64 %rd306, %rd296;
setp.gt.u32	%p16, %r1, 1791;
mov.u32 %r68, %tid.x;
cvt.u64.u32	%rd307, %r68;
add.s64 %rd308, %rd307, %rd300;
shl.b64 %rd309, %rd308, 3;
add.s64 %rd4, %rd305, %rd309;
add.s64 %rd5, %rd306, %rd309;
@%p16 bra BB71_15;
bra.uni BB71_1;

BB71_15:
ld.global.u64 %rd521, [%rd4];
ld.global.u64 %rd506, [%rd5];
ld.global.u64 %rd522, [%rd4+2048];
ld.global.u64 %rd505, [%rd5+2048];
ld.global.u64 %rd523, [%rd4+4096];
ld.global.u64 %rd504, [%rd5+4096];
ld.global.u64 %rd524, [%rd4+6144];
ld.global.u64 %rd503, [%rd5+6144];
ld.global.u64 %rd525, [%rd4+8192];
ld.global.u64 %rd502, [%rd5+8192];
ld.global.u64 %rd501, [%rd4+10240];
ld.global.u64 %rd500, [%rd5+10240];
ld.global.u64 %rd499, [%rd4+12288];
ld.global.u64 %rd498, [%rd5+12288];
bra.uni BB71_16;

BB71_1:
mov.u64 %rd311, 0;
mov.u64 %rd506, %rd311;
setp.ge.u32	%p17, %r68, %r1;
mov.u64 %rd530, %rd311;
@%p17 bra BB71_3;

ld.global.u64 %rd6, [%rd4];
ld.global.u64 %rd506, [%rd5];
mov.u64 %rd530, %rd6;

BB71_3:
mov.u64 %rd511, %rd530;
mov.u64 %rd521, %rd511;
add.s32 %r26, %r68, 256;
mov.u64 %rd505, %rd311;
setp.ge.u32	%p18, %r26, %r1;
mov.u64 %rd529, %rd311;
@%p18 bra BB71_5;

ld.global.u64 %rd529, [%rd4+2048];
ld.global.u64 %rd505, [%rd5+2048];

BB71_5:
mov.u64 %rd522, %rd529;
add.s32 %r27, %r68, 512;
mov.u64 %rd504, %rd311;
setp.ge.u32	%p19, %r27, %r1;
mov.u64 %rd528, %rd311;
@%p19 bra BB71_7;

ld.global.u64 %rd528, [%rd4+4096];
ld.global.u64 %rd504, [%rd5+4096];

BB71_7:
mov.u64 %rd523, %rd528;
add.s32 %r28, %r68, 768;
mov.u64 %rd503, %rd311;
setp.ge.u32	%p20, %r28, %r1;
mov.u64 %rd527, %rd311;
@%p20 bra BB71_9;

ld.global.u64 %rd527, [%rd4+6144];
ld.global.u64 %rd503, [%rd5+6144];

BB71_9:
mov.u64 %rd524, %rd527;
add.s32 %r29, %r68, 1024;
mov.u64 %rd502, %rd311;
setp.ge.u32	%p21, %r29, %r1;
mov.u64 %rd526, %rd311;
@%p21 bra BB71_11;

ld.global.u64 %rd526, [%rd4+8192];
ld.global.u64 %rd502, [%rd5+8192];

BB71_11:
mov.u64 %rd525, %rd526;
mov.u64 %rd501, 0;
add.s32 %r30, %r68, 1280;
mov.u64 %rd500, %rd501;
setp.ge.u32	%p22, %r30, %r1;
@%p22 bra BB71_13;

ld.global.u64 %rd501, [%rd4+10240];
ld.global.u64 %rd500, [%rd5+10240];

BB71_13:
mov.u64 %rd499, 0;
add.s32 %r31, %r68, 1536;
mov.u64 %rd498, %rd499;
setp.ge.u32	%p23, %r31, %r1;
@%p23 bra BB71_16;

ld.global.u64 %rd499, [%rd4+12288];
ld.global.u64 %rd498, [%rd5+12288];

BB71_16:
mul.wide.u32 %rd324, %r68, 16;
mov.u64 %rd325, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd60, %rd325, %rd324;
@%p16 bra BB71_30;
bra.uni BB71_17;

BB71_30:
st.shared.u64 [%rd60], %rd521;
st.shared.u64 [%rd60+8], %rd506;
st.shared.u64 [%rd60+4096], %rd522;
st.shared.u64 [%rd60+4104], %rd505;
st.shared.u64 [%rd60+8192], %rd523;
st.shared.u64 [%rd60+8200], %rd504;
st.shared.u64 [%rd60+12288], %rd524;
st.shared.u64 [%rd60+12296], %rd503;
st.shared.u64 [%rd60+16384], %rd525;
st.shared.u64 [%rd60+16392], %rd502;
st.shared.u64 [%rd60+20480], %rd501;
st.shared.u64 [%rd60+20488], %rd500;
bra.uni BB71_31;

BB71_17:
setp.ge.u32	%p25, %r68, %r1;
@%p25 bra BB71_19;

st.shared.u64 [%rd60], %rd521;
st.shared.u64 [%rd60+8], %rd506;

BB71_19:
add.s32 %r32, %r68, 256;
setp.ge.u32	%p26, %r32, %r1;
@%p26 bra BB71_21;

st.shared.u64 [%rd60+4096], %rd522;
st.shared.u64 [%rd60+4104], %rd505;

BB71_21:
add.s32 %r33, %r68, 512;
setp.ge.u32	%p27, %r33, %r1;
@%p27 bra BB71_23;

st.shared.u64 [%rd60+8192], %rd523;
st.shared.u64 [%rd60+8200], %rd504;

BB71_23:
add.s32 %r34, %r68, 768;
setp.ge.u32	%p28, %r34, %r1;
@%p28 bra BB71_25;

st.shared.u64 [%rd60+12288], %rd524;
st.shared.u64 [%rd60+12296], %rd503;

BB71_25:
add.s32 %r35, %r68, 1024;
setp.ge.u32	%p29, %r35, %r1;
@%p29 bra BB71_27;

st.shared.u64 [%rd60+16384], %rd525;
st.shared.u64 [%rd60+16392], %rd502;

BB71_27:
add.s32 %r36, %r68, 1280;
setp.ge.u32	%p30, %r36, %r1;
@%p30 bra BB71_29;

st.shared.u64 [%rd60+20480], %rd501;
st.shared.u64 [%rd60+20488], %rd500;

BB71_29:
add.s32 %r37, %r68, 1536;
setp.ge.u32	%p31, %r37, %r1;
@%p31 bra BB71_32;

BB71_31:
st.shared.u64 [%rd60+24576], %rd499;
st.shared.u64 [%rd60+24584], %rd498;

BB71_32:
bar.sync 0;
mov.u64 %rd326, 0;
st.local.u64 [%rd3], %rd326;
st.local.u64 [%rd3+8], %rd326;
st.local.u64 [%rd3+16], %rd326;
st.local.u64 [%rd3+24], %rd326;
st.local.u64 [%rd3+32], %rd326;
st.local.u64 [%rd3+40], %rd326;
st.local.u64 [%rd3+48], %rd326;
st.local.u64 [%rd3+56], %rd326;
st.local.u64 [%rd3+64], %rd326;
st.local.u64 [%rd3+72], %rd326;
st.local.u64 [%rd3+80], %rd326;
st.local.u64 [%rd3+88], %rd326;
st.local.u64 [%rd3+96], %rd326;
st.local.u64 [%rd3+104], %rd326;
mul.lo.s32 %r38, %r68, 7;
add.s32 %r39, %r38, 7;
setp.gt.u32	%p32, %r39, %r1;
mad.lo.s32 %r5, %r68, -7, %r1;
selp.b32	%r6, %r5, 7, %p32;
cvt.u64.u32	%rd62, %r38;
setp.eq.s32	%p33, %r6, 0;
mul.wide.u32 %rd327, %r38, 16;
add.s64 %rd63, %rd325, %rd327;
mov.u64 %rd884, %rd326;
@%p33 bra BB71_34;

ld.shared.u64 %rd329, [%rd63];
ld.shared.u64 %rd64, [%rd63+8];
st.local.u64 [%rd3], %rd329;
st.local.u64 [%rd3+8], %rd64;
mov.u64 %rd884, %rd64;

BB71_34:
mov.u64 %rd535, %rd884;
mov.u64 %rd871, %rd535;
mov.u64 %rd869, %rd326;
setp.lt.u32	%p34, %r6, 2;
mov.u64 %rd883, %rd326;
@%p34 bra BB71_36;

ld.shared.u64 %rd883, [%rd63+16];
ld.shared.u64 %rd869, [%rd63+24];
st.local.u64 [%rd3+16], %rd883;
st.local.u64 [%rd3+24], %rd869;

BB71_36:
mov.u64 %rd870, %rd883;
mov.u64 %rd867, %rd869;
mov.u64 %rd892, %rd326;
setp.lt.u32	%p35, %r6, 3;
mov.u64 %rd882, %rd326;
@%p35 bra BB71_38;

ld.shared.u64 %rd882, [%rd63+32];
ld.shared.u64 %rd892, [%rd63+40];
st.local.u64 [%rd3+32], %rd882;
st.local.u64 [%rd3+40], %rd892;

BB71_38:
mov.u64 %rd873, %rd882;
mov.u64 %rd890, %rd892;
mov.u64 %rd895, %rd326;
setp.lt.u32	%p36, %r6, 4;
mov.u64 %rd881, %rd326;
@%p36 bra BB71_40;

ld.shared.u64 %rd881, [%rd63+48];
ld.shared.u64 %rd895, [%rd63+56];
st.local.u64 [%rd3+48], %rd881;
st.local.u64 [%rd3+56], %rd895;

BB71_40:
mov.u64 %rd872, %rd881;
mov.u64 %rd893, %rd895;
mov.u64 %rd900, %rd326;
setp.lt.u32	%p37, %r6, 5;
mov.u64 %rd880, %rd326;
@%p37 bra BB71_42;

ld.shared.u64 %rd880, [%rd63+64];
ld.shared.u64 %rd900, [%rd63+72];
st.local.u64 [%rd3+64], %rd880;
st.local.u64 [%rd3+72], %rd900;

BB71_42:
mov.u64 %rd874, %rd880;
mov.u64 %rd898, %rd900;
mov.u64 %rd887, 0;
mov.u64 %rd903, %rd887;
setp.lt.u32	%p38, %r6, 6;
@%p38 bra BB71_44;

ld.shared.u64 %rd887, [%rd63+80];
ld.shared.u64 %rd903, [%rd63+88];
st.local.u64 [%rd3+80], %rd887;
st.local.u64 [%rd3+88], %rd903;

BB71_44:
mov.u64 %rd885, %rd887;
mov.u64 %rd901, %rd903;
mov.u64 %rd907, 0;
mov.u64 %rd905, %rd907;
setp.lt.u32	%p39, %r6, 7;
@%p39 bra BB71_46;

ld.shared.u64 %rd907, [%rd63+96];
ld.shared.u64 %rd905, [%rd63+104];
st.local.u64 [%rd3+96], %rd907;
st.local.u64 [%rd3+104], %rd905;

BB71_46:
mov.u64 %rd906, %rd907;
mov.u64 %rd904, %rd905;
setp.gt.u32	%p40, %r6, 6;
@%p40 bra BB71_73;

ld.local.u64 %rd342, [%rd3];
ld.local.u64 %rd343, [%rd3+8];
st.local.u64 [%rd2+8], %rd343;
st.local.u64 [%rd2], %rd342;
@%p34 bra BB71_49;

ld.local.u64 %rd348, [%rd2];
setp.gt.s64	%p42, %rd348, %rd870;
min.s64 %rd349, %rd870, %rd348;
add.s64 %rd350, %rd3, 16;
selp.b64	%rd351, %rd350, %rd2, %p42;
st.local.u64 [%rd2], %rd349;
ld.local.u64 %rd352, [%rd351+8];
st.local.u64 [%rd2+8], %rd352;

BB71_49:
@%p35 bra BB71_51;

ld.local.u64 %rd355, [%rd2];
setp.gt.s64	%p44, %rd355, %rd873;
min.s64 %rd356, %rd873, %rd355;
add.s64 %rd357, %rd3, 32;
selp.b64	%rd358, %rd357, %rd2, %p44;
st.local.u64 [%rd2], %rd356;
ld.local.u64 %rd359, [%rd358+8];
st.local.u64 [%rd2+8], %rd359;

BB71_51:
@%p36 bra BB71_53;

ld.local.u64 %rd362, [%rd2];
setp.gt.s64	%p46, %rd362, %rd872;
min.s64 %rd363, %rd872, %rd362;
add.s64 %rd364, %rd3, 48;
selp.b64	%rd365, %rd364, %rd2, %p46;
st.local.u64 [%rd2], %rd363;
ld.local.u64 %rd366, [%rd365+8];
st.local.u64 [%rd2+8], %rd366;

BB71_53:
@%p37 bra BB71_55;

ld.local.u64 %rd369, [%rd2];
setp.gt.s64	%p48, %rd369, %rd874;
min.s64 %rd370, %rd874, %rd369;
add.s64 %rd371, %rd3, 64;
selp.b64	%rd372, %rd371, %rd2, %p48;
st.local.u64 [%rd2], %rd370;
ld.local.u64 %rd373, [%rd372+8];
st.local.u64 [%rd2+8], %rd373;

BB71_55:
@%p38 bra BB71_57;

ld.local.u64 %rd376, [%rd2];
setp.gt.s64	%p50, %rd376, %rd885;
min.s64 %rd377, %rd885, %rd376;
add.s64 %rd378, %rd3, 80;
selp.b64	%rd379, %rd378, %rd2, %p50;
st.local.u64 [%rd2], %rd377;
ld.local.u64 %rd380, [%rd379+8];
st.local.u64 [%rd2+8], %rd380;

BB71_57:
@%p39 bra BB71_59;

ld.local.u64 %rd383, [%rd2];
setp.gt.s64	%p52, %rd383, %rd906;
min.s64 %rd384, %rd906, %rd383;
add.s64 %rd385, %rd3, 96;
selp.b64	%rd386, %rd385, %rd2, %p52;
st.local.u64 [%rd2], %rd384;
ld.local.u64 %rd387, [%rd386+8];
st.local.u64 [%rd2+8], %rd387;

BB71_59:
setp.ne.s32	%p53, %r6, 0;
mov.u64 %rd879, %rd871;
@%p53 bra BB71_61;

ld.local.u64 %rd390, [%rd2];
ld.local.u64 %rd879, [%rd2+8];
st.local.u64 [%rd3], %rd390;
st.local.u64 [%rd3+8], %rd879;

BB71_61:
mov.u64 %rd871, %rd879;
setp.gt.u32	%p54, %r6, 1;
mov.u64 %rd868, %rd867;
mov.u64 %rd878, %rd870;
@%p54 bra BB71_63;

ld.local.u64 %rd878, [%rd2];
ld.local.u64 %rd868, [%rd2+8];
st.local.u64 [%rd3+16], %rd878;
st.local.u64 [%rd3+24], %rd868;

BB71_63:
mov.u64 %rd870, %rd878;
mov.u64 %rd867, %rd868;
setp.gt.u32	%p55, %r6, 2;
mov.u64 %rd891, %rd890;
mov.u64 %rd877, %rd873;
@%p55 bra BB71_65;

ld.local.u64 %rd877, [%rd2];
ld.local.u64 %rd891, [%rd2+8];
st.local.u64 [%rd3+32], %rd877;
st.local.u64 [%rd3+40], %rd891;

BB71_65:
mov.u64 %rd873, %rd877;
mov.u64 %rd890, %rd891;
setp.gt.u32	%p56, %r6, 3;
mov.u64 %rd894, %rd893;
mov.u64 %rd876, %rd872;
@%p56 bra BB71_67;

ld.local.u64 %rd876, [%rd2];
ld.local.u64 %rd894, [%rd2+8];
st.local.u64 [%rd3+48], %rd876;
st.local.u64 [%rd3+56], %rd894;

BB71_67:
mov.u64 %rd872, %rd876;
mov.u64 %rd893, %rd894;
setp.gt.u32	%p57, %r6, 4;
mov.u64 %rd899, %rd898;
mov.u64 %rd875, %rd874;
@%p57 bra BB71_69;

ld.local.u64 %rd875, [%rd2];
ld.local.u64 %rd899, [%rd2+8];
st.local.u64 [%rd3+64], %rd875;
st.local.u64 [%rd3+72], %rd899;

BB71_69:
mov.u64 %rd874, %rd875;
mov.u64 %rd898, %rd899;
setp.gt.u32	%p58, %r6, 5;
mov.u64 %rd902, %rd901;
mov.u64 %rd886, %rd885;
@%p58 bra BB71_71;

ld.local.u64 %rd886, [%rd2];
ld.local.u64 %rd902, [%rd2+8];
st.local.u64 [%rd3+80], %rd886;
st.local.u64 [%rd3+88], %rd902;

BB71_71:
mov.u64 %rd885, %rd886;
mov.u64 %rd901, %rd902;
@%p40 bra BB71_73;

ld.local.u64 %rd906, [%rd2];
ld.local.u64 %rd904, [%rd2+8];
st.local.u64 [%rd3+96], %rd906;
st.local.u64 [%rd3+104], %rd904;

BB71_73:
mov.u64 %rd780, %rd870;
mov.u64 %rd779, %rd871;
mov.u64 %rd781, %rd867;
mov.u64 %rd784, %rd872;
mov.u64 %rd782, %rd873;
mov.u64 %rd783, %rd890;
mov.u64 %rd785, %rd893;
mov.u64 %rd788, %rd885;
mov.u64 %rd786, %rd874;
mov.u64 %rd787, %rd898;
mov.u64 %rd789, %rd901;
mov.u64 %rd790, %rd906;
mov.u64 %rd791, %rd904;
cvt.u32.u64	%r40, %rd62;
setp.ge.u32	%p60, %r40, %r1;
@%p60 bra BB71_116;

ld.local.u64 %rd127, [%rd3];
setp.le.s64	%p61, %rd780, %rd127;
mov.u64 %rd864, %rd781;
mov.u64 %rd866, %rd779;
mov.u64 %rd863, %rd780;
mov.u64 %rd865, %rd127;
@%p61 bra BB71_76;

st.local.u64 [%rd3], %rd780;
st.local.u64 [%rd3+16], %rd127;
st.local.u64 [%rd3+8], %rd781;
st.local.u64 [%rd3+24], %rd779;
mov.u64 %rd866, %rd781;
mov.u64 %rd864, %rd779;
mov.u64 %rd621, %rd780;
mov.u64 %rd863, %rd127;
mov.u64 %rd865, %rd621;

BB71_76:
mov.u64 %rd855, %rd863;
mov.u64 %rd856, %rd864;
mov.u64 %rd845, %rd865;
mov.u64 %rd846, %rd866;
setp.le.s64	%p62, %rd784, %rd782;
mov.u64 %rd889, %rd785;
mov.u64 %rd888, %rd783;
mov.u64 %rd861, %rd782;
mov.u64 %rd862, %rd784;
@%p62 bra BB71_78;

st.local.u64 [%rd3+32], %rd784;
st.local.u64 [%rd3+48], %rd782;
st.local.u64 [%rd3+40], %rd785;
st.local.u64 [%rd3+56], %rd783;
mov.u64 %rd888, %rd785;
mov.u64 %rd889, %rd783;
mov.u64 %rd862, %rd782;
mov.u64 %rd861, %rd784;

BB71_78:
mov.u64 %rd135, %rd861;
mov.u64 %rd134, %rd888;
mov.u64 %rd851, %rd862;
mov.u64 %rd852, %rd889;
setp.le.s64	%p63, %rd788, %rd786;
mov.u64 %rd897, %rd789;
mov.u64 %rd896, %rd787;
mov.u64 %rd859, %rd786;
mov.u64 %rd860, %rd788;
@%p63 bra BB71_80;

st.local.u64 [%rd3+64], %rd788;
st.local.u64 [%rd3+80], %rd786;
st.local.u64 [%rd3+72], %rd789;
st.local.u64 [%rd3+88], %rd787;
mov.u64 %rd896, %rd789;
mov.u64 %rd897, %rd787;
mov.u64 %rd860, %rd786;
mov.u64 %rd859, %rd788;

BB71_80:
mov.u64 %rd139, %rd859;
mov.u64 %rd138, %rd896;
mov.u64 %rd137, %rd860;
mov.u64 %rd136, %rd897;
setp.le.s64	%p64, %rd135, %rd855;
mov.u64 %rd857, %rd135;
mov.u64 %rd858, %rd134;
@%p64 bra BB71_82;

st.local.u64 [%rd3+16], %rd135;
st.local.u64 [%rd3+32], %rd855;
st.local.u64 [%rd3+24], %rd134;
st.local.u64 [%rd3+40], %rd856;
mov.u64 %rd628, %rd856;
mov.u64 %rd630, %rd855;
mov.u64 %rd856, %rd134;
mov.u64 %rd855, %rd135;
mov.u64 %rd857, %rd630;
mov.u64 %rd858, %rd628;

BB71_82:
mov.u64 %rd143, %rd855;
mov.u64 %rd142, %rd856;
mov.u64 %rd839, %rd857;
mov.u64 %rd840, %rd858;
setp.le.s64	%p65, %rd139, %rd851;
mov.u64 %rd853, %rd139;
mov.u64 %rd854, %rd138;
@%p65 bra BB71_84;

st.local.u64 [%rd3+48], %rd139;
st.local.u64 [%rd3+64], %rd851;
st.local.u64 [%rd3+56], %rd138;
st.local.u64 [%rd3+72], %rd852;
mov.u64 %rd632, %rd852;
mov.u64 %rd634, %rd851;
mov.u64 %rd852, %rd138;
mov.u64 %rd851, %rd139;
mov.u64 %rd853, %rd634;
mov.u64 %rd854, %rd632;

BB71_84:
mov.u64 %rd147, %rd851;
mov.u64 %rd146, %rd852;
mov.u64 %rd835, %rd853;
mov.u64 %rd836, %rd854;
setp.le.s64	%p66, %rd790, %rd137;
mov.u64 %rd850, %rd791;
mov.u64 %rd849, %rd790;
mov.u64 %rd847, %rd137;
mov.u64 %rd848, %rd136;
@%p66 bra BB71_86;

st.local.u64 [%rd3+80], %rd790;
st.local.u64 [%rd3+96], %rd137;
st.local.u64 [%rd3+88], %rd791;
st.local.u64 [%rd3+104], %rd136;
mov.u64 %rd585, %rd791;
mov.u64 %rd588, %rd790;
mov.u64 %rd850, %rd136;
mov.u64 %rd849, %rd137;
mov.u64 %rd847, %rd588;
mov.u64 %rd848, %rd585;

BB71_86:
mov.u64 %rd151, %rd847;
mov.u64 %rd150, %rd848;
mov.u64 %rd825, %rd849;
mov.u64 %rd826, %rd850;
setp.le.s64	%p67, %rd143, %rd845;
mov.u64 %rd843, %rd143;
mov.u64 %rd844, %rd142;
@%p67 bra BB71_88;

st.local.u64 [%rd3], %rd143;
st.local.u64 [%rd3+16], %rd845;
st.local.u64 [%rd3+8], %rd142;
st.local.u64 [%rd3+24], %rd846;
mov.u64 %rd623, %rd846;
mov.u64 %rd626, %rd845;
mov.u64 %rd846, %rd142;
mov.u64 %rd845, %rd143;
mov.u64 %rd843, %rd626;
mov.u64 %rd844, %rd623;

BB71_88:
mov.u64 %rd831, %rd843;
mov.u64 %rd832, %rd844;
mov.u64 %rd821, %rd845;
mov.u64 %rd822, %rd846;
setp.le.s64	%p68, %rd147, %rd839;
mov.u64 %rd841, %rd147;
mov.u64 %rd842, %rd146;
@%p68 bra BB71_90;

st.local.u64 [%rd3+32], %rd147;
st.local.u64 [%rd3+48], %rd839;
st.local.u64 [%rd3+40], %rd146;
st.local.u64 [%rd3+56], %rd840;
mov.u64 %rd648, %rd840;
mov.u64 %rd650, %rd839;
mov.u64 %rd840, %rd146;
mov.u64 %rd839, %rd147;
mov.u64 %rd841, %rd650;
mov.u64 %rd842, %rd648;

BB71_90:
mov.u64 %rd159, %rd839;
mov.u64 %rd158, %rd840;
mov.u64 %rd827, %rd841;
mov.u64 %rd828, %rd842;
setp.le.s64	%p69, %rd151, %rd835;
mov.u64 %rd837, %rd151;
mov.u64 %rd838, %rd150;
@%p69 bra BB71_92;

st.local.u64 [%rd3+64], %rd151;
st.local.u64 [%rd3+80], %rd835;
st.local.u64 [%rd3+72], %rd150;
st.local.u64 [%rd3+88], %rd836;
mov.u64 %rd656, %rd836;
mov.u64 %rd658, %rd835;
mov.u64 %rd836, %rd150;
mov.u64 %rd835, %rd151;
mov.u64 %rd837, %rd658;
mov.u64 %rd838, %rd656;

BB71_92:
mov.u64 %rd163, %rd835;
mov.u64 %rd162, %rd836;
mov.u64 %rd161, %rd837;
mov.u64 %rd160, %rd838;
setp.le.s64	%p70, %rd159, %rd831;
mov.u64 %rd833, %rd159;
mov.u64 %rd834, %rd158;
@%p70 bra BB71_94;

st.local.u64 [%rd3+16], %rd159;
st.local.u64 [%rd3+32], %rd831;
st.local.u64 [%rd3+24], %rd158;
st.local.u64 [%rd3+40], %rd832;
mov.u64 %rd676, %rd832;
mov.u64 %rd678, %rd831;
mov.u64 %rd832, %rd158;
mov.u64 %rd831, %rd159;
mov.u64 %rd833, %rd678;
mov.u64 %rd834, %rd676;

BB71_94:
mov.u64 %rd167, %rd831;
mov.u64 %rd166, %rd832;
mov.u64 %rd815, %rd833;
mov.u64 %rd816, %rd834;
setp.le.s64	%p71, %rd163, %rd827;
mov.u64 %rd829, %rd163;
mov.u64 %rd830, %rd162;
@%p71 bra BB71_96;

st.local.u64 [%rd3+48], %rd163;
st.local.u64 [%rd3+64], %rd827;
st.local.u64 [%rd3+56], %rd162;
st.local.u64 [%rd3+72], %rd828;
mov.u64 %rd680, %rd828;
mov.u64 %rd682, %rd827;
mov.u64 %rd828, %rd162;
mov.u64 %rd827, %rd163;
mov.u64 %rd829, %rd682;
mov.u64 %rd830, %rd680;

BB71_96:
mov.u64 %rd171, %rd827;
mov.u64 %rd170, %rd828;
mov.u64 %rd811, %rd829;
mov.u64 %rd812, %rd830;
setp.le.s64	%p72, %rd825, %rd161;
mov.u64 %rd823, %rd161;
mov.u64 %rd824, %rd160;
@%p72 bra BB71_98;

st.local.u64 [%rd3+80], %rd825;
st.local.u64 [%rd3+96], %rd161;
st.local.u64 [%rd3+88], %rd826;
st.local.u64 [%rd3+104], %rd160;
mov.u64 %rd664, %rd826;
mov.u64 %rd666, %rd825;
mov.u64 %rd826, %rd160;
mov.u64 %rd825, %rd161;
mov.u64 %rd823, %rd666;
mov.u64 %rd824, %rd664;

BB71_98:
mov.u64 %rd175, %rd823;
mov.u64 %rd174, %rd824;
mov.u64 %rd801, %rd825;
mov.u64 %rd802, %rd826;
setp.le.s64	%p73, %rd167, %rd821;
mov.u64 %rd819, %rd167;
mov.u64 %rd820, %rd166;
@%p73 bra BB71_100;

st.local.u64 [%rd3], %rd167;
st.local.u64 [%rd3+16], %rd821;
st.local.u64 [%rd3+8], %rd166;
st.local.u64 [%rd3+24], %rd822;
mov.u64 %rd672, %rd822;
mov.u64 %rd674, %rd821;
mov.u64 %rd822, %rd166;
mov.u64 %rd821, %rd167;
mov.u64 %rd819, %rd674;
mov.u64 %rd820, %rd672;

BB71_100:
mov.u64 %rd807, %rd819;
mov.u64 %rd808, %rd820;
mov.u64 %rd177, %rd821;
mov.u64 %rd796, %rd822;
setp.le.s64	%p74, %rd171, %rd815;
mov.u64 %rd817, %rd171;
mov.u64 %rd818, %rd170;
@%p74 bra BB71_102;

st.local.u64 [%rd3+32], %rd171;
st.local.u64 [%rd3+48], %rd815;
st.local.u64 [%rd3+40], %rd170;
st.local.u64 [%rd3+56], %rd816;
mov.u64 %rd696, %rd816;
mov.u64 %rd698, %rd815;
mov.u64 %rd816, %rd170;
mov.u64 %rd815, %rd171;
mov.u64 %rd817, %rd698;
mov.u64 %rd818, %rd696;

BB71_102:
mov.u64 %rd183, %rd815;
mov.u64 %rd182, %rd816;
mov.u64 %rd803, %rd817;
mov.u64 %rd804, %rd818;
setp.le.s64	%p75, %rd175, %rd811;
mov.u64 %rd813, %rd175;
mov.u64 %rd814, %rd174;
@%p75 bra BB71_104;

st.local.u64 [%rd3+64], %rd175;
st.local.u64 [%rd3+80], %rd811;
st.local.u64 [%rd3+72], %rd174;
st.local.u64 [%rd3+88], %rd812;
mov.u64 %rd704, %rd812;
mov.u64 %rd706, %rd811;
mov.u64 %rd812, %rd174;
mov.u64 %rd811, %rd175;
mov.u64 %rd813, %rd706;
mov.u64 %rd814, %rd704;

BB71_104:
mov.u64 %rd187, %rd811;
mov.u64 %rd186, %rd812;
mov.u64 %rd185, %rd813;
mov.u64 %rd184, %rd814;
setp.le.s64	%p76, %rd183, %rd807;
mov.u64 %rd809, %rd183;
mov.u64 %rd810, %rd182;
@%p76 bra BB71_106;

st.local.u64 [%rd3+16], %rd183;
st.local.u64 [%rd3+32], %rd807;
st.local.u64 [%rd3+24], %rd182;
st.local.u64 [%rd3+40], %rd808;
mov.u64 %rd723, %rd808;
mov.u64 %rd725, %rd807;
mov.u64 %rd808, %rd182;
mov.u64 %rd807, %rd183;
mov.u64 %rd809, %rd725;
mov.u64 %rd810, %rd723;

BB71_106:
mov.u64 %rd191, %rd807;
mov.u64 %rd190, %rd808;
mov.u64 %rd792, %rd809;
mov.u64 %rd793, %rd810;
setp.le.s64	%p77, %rd187, %rd803;
mov.u64 %rd805, %rd187;
mov.u64 %rd806, %rd186;
@%p77 bra BB71_108;

st.local.u64 [%rd3+48], %rd187;
st.local.u64 [%rd3+64], %rd803;
st.local.u64 [%rd3+56], %rd186;
st.local.u64 [%rd3+72], %rd804;
mov.u64 %rd727, %rd804;
mov.u64 %rd729, %rd803;
mov.u64 %rd804, %rd186;
mov.u64 %rd803, %rd187;
mov.u64 %rd805, %rd729;
mov.u64 %rd806, %rd727;

BB71_108:
mov.u64 %rd195, %rd803;
mov.u64 %rd194, %rd804;
mov.u64 %rd786, %rd805;
mov.u64 %rd787, %rd806;
setp.le.s64	%p78, %rd801, %rd185;
mov.u64 %rd799, %rd185;
mov.u64 %rd800, %rd184;
@%p78 bra BB71_110;

st.local.u64 [%rd3+80], %rd801;
st.local.u64 [%rd3+96], %rd185;
st.local.u64 [%rd3+88], %rd802;
st.local.u64 [%rd3+104], %rd184;
mov.u64 %rd712, %rd802;
mov.u64 %rd714, %rd801;
mov.u64 %rd802, %rd184;
mov.u64 %rd801, %rd185;
mov.u64 %rd799, %rd714;
mov.u64 %rd800, %rd712;

BB71_110:
mov.u64 %rd199, %rd799;
mov.u64 %rd198, %rd800;
mov.u64 %rd790, %rd801;
mov.u64 %rd791, %rd802;
setp.le.s64	%p79, %rd191, %rd177;
mov.u64 %rd797, %rd191;
mov.u64 %rd798, %rd190;
@%p79 bra BB71_112;

st.local.u64 [%rd3], %rd191;
st.local.u64 [%rd3+16], %rd177;
st.local.u64 [%rd3+8], %rd190;
st.local.u64 [%rd3+24], %rd796;
mov.u64 %rd720, %rd796;
mov.u64 %rd796, %rd190;
mov.u64 %rd797, %rd177;
mov.u64 %rd798, %rd720;

BB71_112:
mov.u64 %rd779, %rd796;
mov.u64 %rd780, %rd797;
mov.u64 %rd781, %rd798;
setp.le.s64	%p80, %rd195, %rd792;
mov.u64 %rd794, %rd195;
mov.u64 %rd795, %rd194;
@%p80 bra BB71_114;

st.local.u64 [%rd3+32], %rd195;
st.local.u64 [%rd3+48], %rd792;
st.local.u64 [%rd3+40], %rd194;
st.local.u64 [%rd3+56], %rd793;
mov.u64 %rd743, %rd793;
mov.u64 %rd745, %rd792;
mov.u64 %rd793, %rd194;
mov.u64 %rd792, %rd195;
mov.u64 %rd794, %rd745;
mov.u64 %rd795, %rd743;

BB71_114:
mov.u64 %rd782, %rd792;
mov.u64 %rd783, %rd793;
mov.u64 %rd784, %rd794;
mov.u64 %rd785, %rd795;
setp.le.s64	%p81, %rd199, %rd786;
mov.u64 %rd788, %rd199;
mov.u64 %rd789, %rd198;
@%p81 bra BB71_116;

st.local.u64 [%rd3+64], %rd199;
st.local.u64 [%rd3+80], %rd786;
st.local.u64 [%rd3+72], %rd198;
st.local.u64 [%rd3+88], %rd787;
mov.u64 %rd750, %rd787;
mov.u64 %rd752, %rd786;
mov.u64 %rd787, %rd198;
mov.u64 %rd786, %rd199;
mov.u64 %rd788, %rd752;
mov.u64 %rd789, %rd750;

BB71_116:
@%p33 bra BB71_118;

ld.local.u64 %rd403, [%rd3];
st.shared.u64 [%rd63], %rd403;
st.shared.u64 [%rd63+8], %rd779;

BB71_118:
@%p34 bra BB71_120;

st.shared.u64 [%rd63+16], %rd780;
st.shared.u64 [%rd63+24], %rd781;

BB71_120:
@%p35 bra BB71_122;

st.shared.u64 [%rd63+32], %rd782;
st.shared.u64 [%rd63+40], %rd783;

BB71_122:
@%p36 bra BB71_124;

st.shared.u64 [%rd63+48], %rd784;
st.shared.u64 [%rd63+56], %rd785;

BB71_124:
@%p37 bra BB71_126;

st.shared.u64 [%rd63+64], %rd786;
st.shared.u64 [%rd63+72], %rd787;

BB71_126:
@%p38 bra BB71_128;

st.shared.u64 [%rd63+80], %rd788;
st.shared.u64 [%rd63+88], %rd789;

BB71_128:
@%p39 bra BB71_130;

st.shared.u64 [%rd63+96], %rd790;
st.shared.u64 [%rd63+104], %rd791;

BB71_130:
ld.param.u64 %rd493, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElSF_NS_6detail13compare_firstI10ThrustGTOpIlEEEEEEEvT__param_0+32];
ld.param.u64 %rd492, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElSF_NS_6detail13compare_firstI10ThrustGTOpIlEEEEEEEvT__param_0+24];
cvta.to.global.u64 %rd220, %rd492;
cvta.to.global.u64 %rd221, %rd493;
bar.sync 0;
mad.lo.s32 %r64, %r68, -7, %r1;
mov.u32 %r42, 7;
min.u32 %r7, %r64, %r42;
mov.u32 %r65, 2;

BB71_131:
neg.s32 %r43, %r65;
and.b32 %r44, %r68, %r43;
add.s32 %r45, %r65, -1;
and.b32 %r46, %r45, %r68;
mul.lo.s32 %r47, %r46, 7;
min.u32 %r9, %r47, %r1;
mul.lo.s32 %r48, %r44, 7;
shr.u32 %r49, %r65, 1;
mul.lo.s32 %r50, %r49, 7;
min.u32 %r51, %r48, %r1;
add.s32 %r52, %r51, %r50;
min.u32 %r53, %r52, %r1;
add.s32 %r54, %r53, %r50;
min.u32 %r10, %r54, %r1;
sub.s32 %r55, %r53, %r51;
sub.s32 %r56, %r10, %r53;
cvt.u64.u32	%rd222, %r51;
cvt.u64.u32	%rd223, %r53;
setp.lt.u32	%p89, %r9, %r56;
sub.s32 %r57, %r9, %r56;
selp.b32	%r67, 0, %r57, %p89;
min.u32 %r66, %r55, %r9;
setp.ge.u32	%p90, %r67, %r66;
@%p90 bra BB71_134;

add.s32 %r13, %r9, -1;

BB71_133:
add.s32 %r58, %r66, %r67;
shr.u32 %r59, %r58, 1;
sub.s32 %r60, %r13, %r59;
cvt.u64.u32	%rd404, %r60;
add.s64 %rd405, %rd404, %rd223;
cvt.u64.u32	%rd406, %r59;
add.s64 %rd407, %rd406, %rd222;
shl.b64 %rd408, %rd405, 4;
add.s64 %rd410, %rd325, %rd408;
shl.b64 %rd411, %rd407, 4;
add.s64 %rd412, %rd325, %rd411;
ld.shared.u64 %rd413, [%rd412];
ld.shared.u64 %rd414, [%rd410];
setp.gt.s64	%p91, %rd414, %rd413;
add.s32 %r61, %r59, 1;
selp.b32	%r67, %r67, %r61, %p91;
selp.b32	%r66, %r59, %r66, %p91;
setp.lt.u32	%p92, %r67, %r66;
@%p92 bra BB71_133;

BB71_134:
cvt.u64.u32	%rd415, %r67;
add.s64 %rd224, %rd415, %rd222;
shl.b64 %rd416, %rd224, 4;
add.s64 %rd225, %rd325, %rd416;
shl.b64 %rd418, %rd223, 4;
add.s64 %rd226, %rd325, %rd418;
cvt.u64.u32	%rd419, %r9;
add.s64 %rd420, %rd223, %rd419;
sub.s64 %rd227, %rd420, %rd415;
shl.b64 %rd421, %rd227, 4;
add.s64 %rd228, %rd325, %rd421;
mul.wide.u32 %rd422, %r10, 16;
add.s64 %rd229, %rd325, %rd422;
ld.shared.u64 %rd423, [%rd225];
ld.shared.u64 %rd424, [%rd225+8];
st.local.u64 [%rd1+8], %rd424;
st.local.u64 [%rd1], %rd423;
ld.shared.u64 %rd425, [%rd228];
ld.shared.u64 %rd426, [%rd228+8];
st.local.u64 [%rd2+8], %rd426;
st.local.u64 [%rd2], %rd425;
mov.pred %p130, -1;
setp.ge.u64	%p94, %rd228, %rd229;
@%p94 bra BB71_137;

mov.pred %p130, 0;
setp.ge.u64	%p96, %rd225, %rd226;
@%p96 bra BB71_137;

ld.local.u64 %rd427, [%rd1];
ld.local.u64 %rd428, [%rd2];
setp.le.s64	%p130, %rd428, %rd427;

BB71_137:
selp.b64	%rd429, %rd1, %rd2, %p130;
ld.local.u64 %rd230, [%rd429];
ld.local.u64 %rd231, [%rd429+8];
@%p130 bra BB71_139;
bra.uni BB71_138;

BB71_139:
mov.u64 %rd929, %rd228;
add.s64 %rd437, %rd416, %rd325;
add.s64 %rd236, %rd437, 16;
mov.u64 %rd951, %rd236;
ld.shared.u64 %rd438, [%rd225+16];
ld.shared.u64 %rd439, [%rd225+24];
st.local.u64 [%rd1], %rd438;
st.local.u64 [%rd1+8], %rd439;
mov.u64 %rd918, %rd228;
mov.u64 %rd940, %rd236;
bra.uni BB71_140;

BB71_138:
mov.u64 %rd951, %rd225;
add.s64 %rd432, %rd421, %rd325;
add.s64 %rd233, %rd432, 16;
mov.u64 %rd929, %rd233;
ld.shared.u64 %rd433, [%rd228+16];
ld.shared.u64 %rd434, [%rd228+24];
st.local.u64 [%rd2], %rd433;
st.local.u64 [%rd2+8], %rd434;
mov.u64 %rd918, %rd233;
mov.u64 %rd940, %rd225;

BB71_140:
mov.u64 %rd241, %rd951;
mov.u64 %rd939, %rd940;
mov.u64 %rd239, %rd929;
mov.u64 %rd917, %rd918;
mov.pred %p131, -1;
setp.ge.u64	%p98, %rd917, %rd229;
@%p98 bra BB71_143;

mov.pred %p131, 0;
setp.ge.u64	%p100, %rd939, %rd226;
@%p100 bra BB71_143;

ld.local.u64 %rd440, [%rd1];
ld.local.u64 %rd441, [%rd2];
setp.le.s64	%p131, %rd441, %rd440;

BB71_143:
selp.b64	%rd442, %rd1, %rd2, %p131;
ld.local.u64 %rd242, [%rd442];
ld.local.u64 %rd243, [%rd442+8];
@%p131 bra BB71_145;
bra.uni BB71_144;

BB71_145:
add.s64 %rd939, %rd939, 16;
add.s64 %rd247, %rd241, 16;
ld.shared.u64 %rd445, [%rd241+16];
ld.shared.u64 %rd446, [%rd241+24];
st.local.u64 [%rd1], %rd445;
st.local.u64 [%rd1+8], %rd446;
mov.u64 %rd928, %rd239;
mov.u64 %rd950, %rd247;
bra.uni BB71_146;

BB71_144:
add.s64 %rd917, %rd917, 16;
add.s64 %rd245, %rd239, 16;
ld.shared.u64 %rd443, [%rd239+16];
ld.shared.u64 %rd444, [%rd239+24];
st.local.u64 [%rd2], %rd443;
st.local.u64 [%rd2+8], %rd444;
mov.u64 %rd928, %rd245;
mov.u64 %rd950, %rd241;

BB71_146:
mov.u64 %rd251, %rd950;
mov.u64 %rd938, %rd939;
mov.u64 %rd249, %rd928;
mov.u64 %rd916, %rd917;
mov.pred %p132, -1;
setp.ge.u64	%p102, %rd916, %rd229;
@%p102 bra BB71_149;

mov.pred %p132, 0;
setp.ge.u64	%p104, %rd938, %rd226;
@%p104 bra BB71_149;

ld.local.u64 %rd447, [%rd1];
ld.local.u64 %rd448, [%rd2];
setp.le.s64	%p132, %rd448, %rd447;

BB71_149:
selp.b64	%rd449, %rd1, %rd2, %p132;
ld.local.u64 %rd252, [%rd449];
ld.local.u64 %rd253, [%rd449+8];
@%p132 bra BB71_151;
bra.uni BB71_150;

BB71_151:
add.s64 %rd938, %rd938, 16;
add.s64 %rd257, %rd251, 16;
ld.shared.u64 %rd452, [%rd251+16];
st.local.u64 [%rd1], %rd452;
ld.shared.u64 %rd453, [%rd251+24];
st.local.u64 [%rd1+8], %rd453;
mov.u64 %rd927, %rd249;
mov.u64 %rd949, %rd257;
bra.uni BB71_152;

BB71_150:
add.s64 %rd916, %rd916, 16;
add.s64 %rd255, %rd249, 16;
ld.shared.u64 %rd450, [%rd249+16];
st.local.u64 [%rd2], %rd450;
ld.shared.u64 %rd451, [%rd249+24];
st.local.u64 [%rd2+8], %rd451;
mov.u64 %rd927, %rd255;
mov.u64 %rd949, %rd251;

BB71_152:
mov.u64 %rd261, %rd949;
mov.u64 %rd937, %rd938;
mov.u64 %rd259, %rd927;
mov.u64 %rd915, %rd916;
mov.pred %p133, -1;
setp.ge.u64	%p106, %rd915, %rd229;
@%p106 bra BB71_155;

mov.pred %p133, 0;
setp.ge.u64	%p108, %rd937, %rd226;
@%p108 bra BB71_155;

ld.local.u64 %rd454, [%rd1];
ld.local.u64 %rd455, [%rd2];
setp.le.s64	%p133, %rd455, %rd454;

BB71_155:
selp.b64	%rd456, %rd1, %rd2, %p133;
ld.local.u64 %rd262, [%rd456];
ld.local.u64 %rd263, [%rd456+8];
@%p133 bra BB71_157;
bra.uni BB71_156;

BB71_157:
add.s64 %rd937, %rd937, 16;
add.s64 %rd267, %rd261, 16;
ld.shared.u64 %rd459, [%rd261+16];
st.local.u64 [%rd1], %rd459;
ld.shared.u64 %rd460, [%rd261+24];
st.local.u64 [%rd1+8], %rd460;
mov.u64 %rd926, %rd259;
mov.u64 %rd948, %rd267;
bra.uni BB71_158;

BB71_156:
add.s64 %rd915, %rd915, 16;
add.s64 %rd265, %rd259, 16;
ld.shared.u64 %rd457, [%rd259+16];
st.local.u64 [%rd2], %rd457;
ld.shared.u64 %rd458, [%rd259+24];
st.local.u64 [%rd2+8], %rd458;
mov.u64 %rd926, %rd265;
mov.u64 %rd948, %rd261;

BB71_158:
mov.u64 %rd271, %rd948;
mov.u64 %rd936, %rd937;
mov.u64 %rd269, %rd926;
mov.u64 %rd914, %rd915;
mov.pred %p134, -1;
setp.ge.u64	%p110, %rd914, %rd229;
@%p110 bra BB71_161;

mov.pred %p134, 0;
setp.ge.u64	%p112, %rd936, %rd226;
@%p112 bra BB71_161;

ld.local.u64 %rd461, [%rd1];
ld.local.u64 %rd462, [%rd2];
setp.le.s64	%p134, %rd462, %rd461;

BB71_161:
selp.b64	%rd463, %rd1, %rd2, %p134;
ld.local.u64 %rd272, [%rd463];
ld.local.u64 %rd273, [%rd463+8];
@%p134 bra BB71_163;
bra.uni BB71_162;

BB71_163:
add.s64 %rd936, %rd936, 16;
add.s64 %rd277, %rd271, 16;
ld.shared.u64 %rd466, [%rd271+16];
st.local.u64 [%rd1], %rd466;
ld.shared.u64 %rd467, [%rd271+24];
st.local.u64 [%rd1+8], %rd467;
mov.u64 %rd925, %rd269;
mov.u64 %rd947, %rd277;
bra.uni BB71_164;

BB71_162:
add.s64 %rd914, %rd914, 16;
add.s64 %rd275, %rd269, 16;
ld.shared.u64 %rd464, [%rd269+16];
st.local.u64 [%rd2], %rd464;
ld.shared.u64 %rd465, [%rd269+24];
st.local.u64 [%rd2+8], %rd465;
mov.u64 %rd925, %rd275;
mov.u64 %rd947, %rd271;

BB71_164:
mov.u64 %rd281, %rd947;
mov.u64 %rd935, %rd936;
mov.u64 %rd279, %rd925;
mov.u64 %rd913, %rd914;
mov.pred %p135, -1;
setp.ge.u64	%p114, %rd913, %rd229;
@%p114 bra BB71_167;

mov.pred %p135, 0;
setp.ge.u64	%p116, %rd935, %rd226;
@%p116 bra BB71_167;

ld.local.u64 %rd468, [%rd1];
ld.local.u64 %rd469, [%rd2];
setp.le.s64	%p135, %rd469, %rd468;

BB71_167:
selp.b64	%rd470, %rd1, %rd2, %p135;
ld.local.u64 %rd282, [%rd470];
ld.local.u64 %rd283, [%rd470+8];
@%p135 bra BB71_169;
bra.uni BB71_168;

BB71_169:
add.s64 %rd935, %rd935, 16;
add.s64 %rd287, %rd281, 16;
ld.shared.u64 %rd473, [%rd281+16];
st.local.u64 [%rd1], %rd473;
ld.shared.u64 %rd474, [%rd281+24];
st.local.u64 [%rd1+8], %rd474;
mov.u64 %rd924, %rd279;
mov.u64 %rd946, %rd287;
bra.uni BB71_170;

BB71_168:
add.s64 %rd913, %rd913, 16;
add.s64 %rd285, %rd279, 16;
ld.shared.u64 %rd471, [%rd279+16];
st.local.u64 [%rd2], %rd471;
ld.shared.u64 %rd472, [%rd279+24];
st.local.u64 [%rd2+8], %rd472;
mov.u64 %rd924, %rd285;
mov.u64 %rd946, %rd281;

BB71_170:
mov.pred %p136, -1;
setp.ge.u64	%p118, %rd913, %rd229;
@%p118 bra BB71_173;

mov.pred %p136, 0;
setp.ge.u64	%p120, %rd935, %rd226;
@%p120 bra BB71_173;

ld.local.u64 %rd475, [%rd1];
ld.local.u64 %rd476, [%rd2];
setp.le.s64	%p136, %rd476, %rd475;

BB71_173:
selp.b64	%rd477, %rd1, %rd2, %p136;
ld.local.u64 %rd292, [%rd477];
ld.local.u64 %rd293, [%rd477+8];
@%p136 bra BB71_175;
bra.uni BB71_174;

BB71_175:
ld.shared.u64 %rd480, [%rd946+16];
st.local.u64 [%rd1], %rd480;
ld.shared.u64 %rd481, [%rd946+24];
st.local.u64 [%rd1+8], %rd481;
bra.uni BB71_176;

BB71_174:
ld.shared.u64 %rd478, [%rd924+16];
st.local.u64 [%rd2], %rd478;
ld.shared.u64 %rd479, [%rd924+24];
st.local.u64 [%rd2+8], %rd479;

BB71_176:
setp.eq.s32	%p15, %r7, 0;
bar.sync 0;
@%p15 bra BB71_178;

st.shared.u64 [%rd63], %rd230;
st.shared.u64 [%rd63+8], %rd231;

BB71_178:
setp.lt.u32	%p121, %r7, 2;
@%p121 bra BB71_180;

st.shared.u64 [%rd63+16], %rd242;
st.shared.u64 [%rd63+24], %rd243;

BB71_180:
setp.lt.u32	%p122, %r7, 3;
@%p122 bra BB71_182;

st.shared.u64 [%rd63+32], %rd252;
st.shared.u64 [%rd63+40], %rd253;

BB71_182:
setp.lt.u32	%p123, %r7, 4;
@%p123 bra BB71_184;

st.shared.u64 [%rd63+48], %rd262;
st.shared.u64 [%rd63+56], %rd263;

BB71_184:
setp.lt.u32	%p124, %r7, 5;
@%p124 bra BB71_186;

st.shared.u64 [%rd63+64], %rd272;
st.shared.u64 [%rd63+72], %rd273;

BB71_186:
setp.lt.u32	%p125, %r7, 6;
@%p125 bra BB71_188;

st.shared.u64 [%rd63+80], %rd282;
st.shared.u64 [%rd63+88], %rd283;

BB71_188:
setp.lt.u32	%p126, %r7, 7;
@%p126 bra BB71_190;

st.shared.u64 [%rd63+96], %rd292;
st.shared.u64 [%rd63+104], %rd293;

BB71_190:
bar.sync 0;
shl.b32 %r65, %r65, 1;
setp.lt.u32	%p127, %r65, 257;
@%p127 bra BB71_131;

setp.ge.u32	%p128, %r68, %r1;
@%p128 bra BB71_193;

BB71_192:
cvt.u64.u32	%rd482, %r68;
add.s64 %rd483, %rd482, %rd300;
shl.b64 %rd484, %rd483, 3;
add.s64 %rd485, %rd220, %rd484;
add.s64 %rd486, %rd221, %rd484;
mul.wide.u32 %rd487, %r68, 16;
add.s64 %rd489, %rd325, %rd487;
ld.shared.u64 %rd490, [%rd489];
ld.shared.u64 %rd491, [%rd489+8];
st.global.u64 [%rd485], %rd490;
st.global.u64 [%rd486], %rd491;
add.s32 %r68, %r68, 256;
setp.lt.u32	%p129, %r68, %r1;
@%p129 bra BB71_192;

BB71_193:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustGTOpIlEEEEEPSR_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustGTOpIlEEEEEPSR_EEEEvT__param_0[72]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot72[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<93>;
.reg .b16 %rs<4>;
.reg .b32 %r<95>;
.reg .b64 %rd<537>;


mov.u64 %rd536, __local_depot72;
cvta.local.u64 %SP, %rd536;
ld.param.u64 %rd202, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustGTOpIlEEEEEPSR_EEEEvT__param_0+40];
ld.param.u32 %r5, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustGTOpIlEEEEEPSR_EEEEvT__param_0+24];
ld.param.u32 %r32, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustGTOpIlEEEEEPSR_EEEEvT__param_0];
ld.param.u64 %rd203, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustGTOpIlEEEEEPSR_EEEEvT__param_0+56];
ld.param.u64 %rd204, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustGTOpIlEEEEEPSR_EEEEvT__param_0+64];
ld.param.u64 %rd201, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustGTOpIlEEEEEPSR_EEEEvT__param_0+32];
ld.param.u64 %rd200, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustGTOpIlEEEEEPSR_EEEEvT__param_0+16];
ld.param.u64 %rd199, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustGTOpIlEEEEEPSR_EEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd199;
cvta.to.global.u64 %rd2, %rd200;
cvta.to.global.u64 %rd205, %rd201;
cvta.to.global.u64 %rd3, %rd204;
mov.u32 %r34, %ctaid.x;
cvt.u64.u32	%rd206, %r34;
mul.lo.s64 %rd4, %rd206, %rd203;
mul.wide.u32 %rd207, %r34, 4;
add.s64 %rd208, %rd205, %rd207;
neg.s32 %r35, %r32;
and.b32 %r1, %r34, %r35;
shr.s32 %r2, %r32, 1;
mul.lo.s32 %r3, %r1, 1792;
ld.global.u32 %r4, [%rd208];
ld.global.u32 %r36, [%rd208+4];
add.s32 %r37, %r3, %r36;
min.s32 %r91, %r37, %r5;
add.s32 %r38, %r34, %r2;
mul.lo.s32 %r39, %r38, 1792;
sub.s32 %r40, %r39, %r4;
min.s32 %r7, %r40, %r5;
add.s32 %r41, %r39, 1792;
sub.s32 %r42, %r41, %r36;
min.s32 %r90, %r42, %r5;
add.s32 %r43, %r32, -1;
and.b32 %r44, %r34, %r43;
setp.ne.s32	%p15, %r43, %r44;
@%p15 bra BB72_2;

add.s32 %r45, %r1, %r2;
mul.lo.s32 %r46, %r45, 1792;
min.s32 %r91, %r46, %r5;
mad.lo.s32 %r47, %r2, 2, %r1;
mul.lo.s32 %r48, %r47, 1792;
min.s32 %r90, %r48, %r5;

BB72_2:
add.s32 %r49, %r3, %r4;
sub.s32 %r13, %r90, %r7;
sub.s32 %r14, %r91, %r49;
setp.gt.u32	%p16, %r14, 1791;
mov.u32 %r94, %tid.x;
cvt.u64.u32	%rd209, %r94;
cvt.u64.u32	%rd210, %r49;
add.s64 %rd211, %rd209, %rd210;
shl.b64 %rd212, %rd211, 3;
add.s64 %rd5, %rd1, %rd212;
add.s64 %rd6, %rd2, %rd212;
@%p16 bra BB72_17;
bra.uni BB72_3;

BB72_17:
ld.global.u64 %rd459, [%rd5];
ld.global.u64 %rd440, [%rd6];
ld.global.u64 %rd460, [%rd5+2048];
ld.global.u64 %rd439, [%rd6+2048];
ld.global.u64 %rd461, [%rd5+4096];
ld.global.u64 %rd438, [%rd6+4096];
ld.global.u64 %rd462, [%rd5+6144];
ld.global.u64 %rd437, [%rd6+6144];
ld.global.u64 %rd463, [%rd5+8192];
ld.global.u64 %rd436, [%rd6+8192];
ld.global.u64 %rd464, [%rd5+10240];
ld.global.u64 %rd435, [%rd6+10240];
ld.global.u64 %rd465, [%rd5+12288];
ld.global.u64 %rd434, [%rd6+12288];
bra.uni BB72_18;

BB72_3:
mov.u64 %rd214, 0;
mov.u64 %rd440, %rd214;
setp.ge.u32	%p17, %r94, %r14;
mov.u64 %rd471, %rd214;
@%p17 bra BB72_5;

ld.global.u64 %rd7, [%rd5];
ld.global.u64 %rd440, [%rd6];
mov.u64 %rd471, %rd7;

BB72_5:
mov.u64 %rd447, %rd471;
mov.u64 %rd459, %rd447;
add.s32 %r50, %r94, 256;
mov.u64 %rd439, %rd214;
setp.ge.u32	%p18, %r50, %r14;
mov.u64 %rd470, %rd214;
@%p18 bra BB72_7;

ld.global.u64 %rd470, [%rd5+2048];
ld.global.u64 %rd439, [%rd6+2048];

BB72_7:
mov.u64 %rd460, %rd470;
add.s32 %r51, %r94, 512;
mov.u64 %rd438, %rd214;
setp.ge.u32	%p19, %r51, %r14;
mov.u64 %rd469, %rd214;
@%p19 bra BB72_9;

ld.global.u64 %rd469, [%rd5+4096];
ld.global.u64 %rd438, [%rd6+4096];

BB72_9:
mov.u64 %rd461, %rd469;
add.s32 %r52, %r94, 768;
mov.u64 %rd437, %rd214;
setp.ge.u32	%p20, %r52, %r14;
mov.u64 %rd468, %rd214;
@%p20 bra BB72_11;

ld.global.u64 %rd468, [%rd5+6144];
ld.global.u64 %rd437, [%rd6+6144];

BB72_11:
mov.u64 %rd462, %rd468;
add.s32 %r53, %r94, 1024;
mov.u64 %rd436, %rd214;
setp.ge.u32	%p21, %r53, %r14;
mov.u64 %rd467, %rd214;
@%p21 bra BB72_13;

ld.global.u64 %rd467, [%rd5+8192];
ld.global.u64 %rd436, [%rd6+8192];

BB72_13:
mov.u64 %rd463, %rd467;
add.s32 %r54, %r94, 1280;
mov.u64 %rd435, %rd214;
setp.ge.u32	%p22, %r54, %r14;
mov.u64 %rd466, %rd214;
@%p22 bra BB72_15;

ld.global.u64 %rd466, [%rd5+10240];
ld.global.u64 %rd435, [%rd6+10240];

BB72_15:
mov.u64 %rd464, %rd466;
add.s32 %r55, %r94, 1536;
mov.u64 %rd434, %rd214;
setp.ge.u32	%p23, %r55, %r14;
mov.u64 %rd465, %rd214;
@%p23 bra BB72_18;

ld.global.u64 %rd465, [%rd5+12288];
ld.global.u64 %rd434, [%rd6+12288];

BB72_18:
add.s64 %rd228, %rd209, %rd4;
shl.b64 %rd229, %rd228, 4;
add.s64 %rd61, %rd3, %rd229;
@%p16 bra BB72_32;
bra.uni BB72_19;

BB72_32:
st.global.u64 [%rd61], %rd459;
st.global.u64 [%rd61+8], %rd440;
st.global.u64 [%rd61+4096], %rd460;
st.global.u64 [%rd61+4104], %rd439;
st.global.u64 [%rd61+8192], %rd461;
st.global.u64 [%rd61+8200], %rd438;
st.global.u64 [%rd61+12288], %rd462;
st.global.u64 [%rd61+12296], %rd437;
st.global.u64 [%rd61+16384], %rd463;
st.global.u64 [%rd61+16392], %rd436;
st.global.u64 [%rd61+20480], %rd464;
st.global.u64 [%rd61+20488], %rd435;
bra.uni BB72_33;

BB72_19:
setp.ge.u32	%p25, %r94, %r14;
@%p25 bra BB72_21;

st.global.u64 [%rd61], %rd459;
st.global.u64 [%rd61+8], %rd440;

BB72_21:
add.s32 %r59, %r94, 256;
setp.ge.u32	%p26, %r59, %r14;
@%p26 bra BB72_23;

st.global.u64 [%rd61+4096], %rd460;
st.global.u64 [%rd61+4104], %rd439;

BB72_23:
add.s32 %r61, %r94, 512;
setp.ge.u32	%p27, %r61, %r14;
@%p27 bra BB72_25;

st.global.u64 [%rd61+8192], %rd461;
st.global.u64 [%rd61+8200], %rd438;

BB72_25:
add.s32 %r63, %r94, 768;
setp.ge.u32	%p28, %r63, %r14;
@%p28 bra BB72_27;

st.global.u64 [%rd61+12288], %rd462;
st.global.u64 [%rd61+12296], %rd437;

BB72_27:
add.s32 %r65, %r94, 1024;
setp.ge.u32	%p29, %r65, %r14;
@%p29 bra BB72_29;

st.global.u64 [%rd61+16384], %rd463;
st.global.u64 [%rd61+16392], %rd436;

BB72_29:
add.s32 %r67, %r94, 1280;
setp.ge.u32	%p30, %r67, %r14;
@%p30 bra BB72_31;

st.global.u64 [%rd61+20480], %rd464;
st.global.u64 [%rd61+20488], %rd435;

BB72_31:
add.s32 %r69, %r94, 1536;
setp.ge.u32	%p31, %r69, %r14;
@%p31 bra BB72_34;

BB72_33:
st.global.u64 [%rd61+24576], %rd465;
st.global.u64 [%rd61+24584], %rd434;

BB72_34:
cvt.u64.u32	%rd230, %r7;
cvt.u64.u32	%rd62, %r14;
add.s64 %rd63, %rd62, %rd4;
add.s64 %rd232, %rd209, %rd230;
shl.b64 %rd233, %rd232, 3;
add.s64 %rd64, %rd1, %rd233;
add.s64 %rd65, %rd2, %rd233;
setp.gt.u32	%p32, %r13, 1791;
@%p32 bra BB72_49;
bra.uni BB72_35;

BB72_49:
ld.global.u64 %rd497, [%rd64];
ld.global.u64 %rd478, [%rd65];
ld.global.u64 %rd498, [%rd64+2048];
ld.global.u64 %rd477, [%rd65+2048];
ld.global.u64 %rd499, [%rd64+4096];
ld.global.u64 %rd476, [%rd65+4096];
ld.global.u64 %rd500, [%rd64+6144];
ld.global.u64 %rd475, [%rd65+6144];
ld.global.u64 %rd501, [%rd64+8192];
ld.global.u64 %rd474, [%rd65+8192];
ld.global.u64 %rd502, [%rd64+10240];
ld.global.u64 %rd473, [%rd65+10240];
ld.global.u64 %rd503, [%rd64+12288];
ld.global.u64 %rd472, [%rd65+12288];
bra.uni BB72_50;

BB72_35:
mov.u64 %rd235, 0;
mov.u64 %rd478, %rd235;
setp.ge.u32	%p33, %r94, %r13;
mov.u64 %rd509, %rd235;
@%p33 bra BB72_37;

ld.global.u64 %rd66, [%rd64];
ld.global.u64 %rd478, [%rd65];
mov.u64 %rd509, %rd66;

BB72_37:
mov.u64 %rd485, %rd509;
mov.u64 %rd497, %rd485;
add.s32 %r70, %r94, 256;
mov.u64 %rd477, %rd235;
setp.ge.u32	%p34, %r70, %r13;
mov.u64 %rd508, %rd235;
@%p34 bra BB72_39;

ld.global.u64 %rd508, [%rd64+2048];
ld.global.u64 %rd477, [%rd65+2048];

BB72_39:
mov.u64 %rd498, %rd508;
add.s32 %r71, %r94, 512;
mov.u64 %rd476, %rd235;
setp.ge.u32	%p35, %r71, %r13;
mov.u64 %rd507, %rd235;
@%p35 bra BB72_41;

ld.global.u64 %rd507, [%rd64+4096];
ld.global.u64 %rd476, [%rd65+4096];

BB72_41:
mov.u64 %rd499, %rd507;
add.s32 %r72, %r94, 768;
mov.u64 %rd475, %rd235;
setp.ge.u32	%p36, %r72, %r13;
mov.u64 %rd506, %rd235;
@%p36 bra BB72_43;

ld.global.u64 %rd506, [%rd64+6144];
ld.global.u64 %rd475, [%rd65+6144];

BB72_43:
mov.u64 %rd500, %rd506;
add.s32 %r73, %r94, 1024;
mov.u64 %rd474, %rd235;
setp.ge.u32	%p37, %r73, %r13;
mov.u64 %rd505, %rd235;
@%p37 bra BB72_45;

ld.global.u64 %rd505, [%rd64+8192];
ld.global.u64 %rd474, [%rd65+8192];

BB72_45:
mov.u64 %rd501, %rd505;
add.s32 %r74, %r94, 1280;
mov.u64 %rd473, %rd235;
setp.ge.u32	%p38, %r74, %r13;
mov.u64 %rd504, %rd235;
@%p38 bra BB72_47;

ld.global.u64 %rd504, [%rd64+10240];
ld.global.u64 %rd473, [%rd65+10240];

BB72_47:
mov.u64 %rd502, %rd504;
add.s32 %r75, %r94, 1536;
mov.u64 %rd472, %rd235;
setp.ge.u32	%p39, %r75, %r13;
mov.u64 %rd503, %rd235;
@%p39 bra BB72_50;

ld.global.u64 %rd503, [%rd64+12288];
ld.global.u64 %rd472, [%rd65+12288];

BB72_50:
add.s64 %rd249, %rd209, %rd63;
shl.b64 %rd250, %rd249, 4;
add.s64 %rd120, %rd3, %rd250;
@%p32 bra BB72_64;
bra.uni BB72_51;

BB72_64:
st.global.u64 [%rd120], %rd497;
st.global.u64 [%rd120+8], %rd478;
st.global.u64 [%rd120+4096], %rd498;
st.global.u64 [%rd120+4104], %rd477;
st.global.u64 [%rd120+8192], %rd499;
st.global.u64 [%rd120+8200], %rd476;
st.global.u64 [%rd120+12288], %rd500;
st.global.u64 [%rd120+12296], %rd475;
st.global.u64 [%rd120+16384], %rd501;
st.global.u64 [%rd120+16392], %rd474;
st.global.u64 [%rd120+20480], %rd502;
st.global.u64 [%rd120+20488], %rd473;
bra.uni BB72_65;

BB72_51:
setp.ge.u32	%p41, %r94, %r13;
@%p41 bra BB72_53;

st.global.u64 [%rd120], %rd497;
st.global.u64 [%rd120+8], %rd478;

BB72_53:
add.s32 %r76, %r94, 256;
setp.ge.u32	%p42, %r76, %r13;
@%p42 bra BB72_55;

st.global.u64 [%rd120+4096], %rd498;
st.global.u64 [%rd120+4104], %rd477;

BB72_55:
add.s32 %r77, %r94, 512;
setp.ge.u32	%p43, %r77, %r13;
@%p43 bra BB72_57;

st.global.u64 [%rd120+8192], %rd499;
st.global.u64 [%rd120+8200], %rd476;

BB72_57:
add.s32 %r78, %r94, 768;
setp.ge.u32	%p44, %r78, %r13;
@%p44 bra BB72_59;

st.global.u64 [%rd120+12288], %rd500;
st.global.u64 [%rd120+12296], %rd475;

BB72_59:
add.s32 %r79, %r94, 1024;
setp.ge.u32	%p45, %r79, %r13;
@%p45 bra BB72_61;

st.global.u64 [%rd120+16384], %rd501;
st.global.u64 [%rd120+16392], %rd474;

BB72_61:
add.s32 %r80, %r94, 1280;
setp.ge.u32	%p46, %r80, %r13;
@%p46 bra BB72_63;

st.global.u64 [%rd120+20480], %rd502;
st.global.u64 [%rd120+20488], %rd473;

BB72_63:
add.s32 %r81, %r94, 1536;
setp.ge.u32	%p47, %r81, %r13;
@%p47 bra BB72_66;

BB72_65:
st.global.u64 [%rd120+24576], %rd503;
st.global.u64 [%rd120+24584], %rd472;

BB72_66:
bar.sync 0;
mul.lo.s32 %r19, %r94, 7;
add.s32 %r20, %r14, %r13;
min.u32 %r21, %r19, %r20;
setp.lt.u32	%p48, %r21, %r13;
sub.s32 %r82, %r21, %r13;
selp.b32	%r93, 0, %r82, %p48;
min.u32 %r92, %r14, %r21;
setp.ge.u32	%p49, %r93, %r92;
@%p49 bra BB72_69;

add.s32 %r24, %r21, -1;

BB72_68:
add.s32 %r83, %r92, %r93;
shr.u32 %r84, %r83, 1;
sub.s32 %r85, %r24, %r84;
cvt.u64.u32	%rd251, %r85;
add.s64 %rd252, %rd251, %rd63;
cvt.u64.u32	%rd253, %r84;
add.s64 %rd254, %rd253, %rd4;
shl.b64 %rd255, %rd252, 4;
add.s64 %rd256, %rd3, %rd255;
shl.b64 %rd257, %rd254, 4;
add.s64 %rd258, %rd3, %rd257;
ld.global.u64 %rd259, [%rd258];
ld.global.u64 %rd260, [%rd256];
setp.gt.s64	%p50, %rd260, %rd259;
add.s32 %r86, %r84, 1;
selp.b32	%r93, %r93, %r86, %p50;
selp.b32	%r92, %r84, %r92, %p50;
setp.lt.u32	%p51, %r93, %r92;
@%p51 bra BB72_68;

BB72_69:
cvt.u64.u32	%rd262, %r93;
add.s64 %rd121, %rd262, %rd4;
shl.b64 %rd263, %rd121, 4;
add.s64 %rd123, %rd3, %rd263;
mov.u64 %rd524, %rd123;
shl.b64 %rd264, %rd63, 4;
add.s64 %rd124, %rd3, %rd264;
sub.s32 %r87, %r21, %r93;
cvt.u64.u32	%rd265, %r87;
add.s64 %rd125, %rd63, %rd265;
shl.b64 %rd266, %rd125, 4;
add.s64 %rd127, %rd3, %rd266;
mov.u64 %rd512, %rd127;
cvt.u64.u32	%rd267, %r13;
add.s64 %rd268, %rd267, %rd4;
add.s64 %rd269, %rd268, %rd62;
shl.b64 %rd270, %rd269, 4;
add.s64 %rd128, %rd3, %rd270;
add.u64 %rd271, %SP, 0;
cvta.to.local.u64 %rd129, %rd271;
mov.u64 %rd510, 0;
mov.pred %p52, 0;
@%p52 bra BB72_71;

BB72_70:
add.s64 %rd272, %rd129, %rd510;
mov.u16 %rs2, 0;
st.local.u8 [%rd272], %rs2;
add.s64 %rd510, %rd510, 1;
setp.lt.u64	%p53, %rd510, 16;
@%p53 bra BB72_70;

BB72_71:
ld.global.u64 %rd274, [%rd123];
ld.global.u64 %rd275, [%rd123+8];
st.local.u64 [%rd129+8], %rd275;
st.local.u64 [%rd129], %rd274;
add.u64 %rd278, %SP, 16;
cvta.to.local.u64 %rd132, %rd278;
mov.u64 %rd511, 0;
@%p52 bra BB72_73;

BB72_72:
add.s64 %rd279, %rd132, %rd511;
mov.u16 %rs3, 0;
st.local.u8 [%rd279], %rs3;
add.s64 %rd511, %rd511, 1;
setp.lt.u64	%p55, %rd511, 16;
@%p55 bra BB72_72;

BB72_73:
ld.global.u64 %rd280, [%rd127];
ld.global.u64 %rd281, [%rd127+8];
st.local.u64 [%rd132+8], %rd281;
st.local.u64 [%rd132], %rd280;
mov.pred %p86, -1;
setp.ge.u64	%p57, %rd127, %rd128;
@%p57 bra BB72_76;

mov.pred %p86, 0;
setp.ge.u64	%p59, %rd123, %rd124;
@%p59 bra BB72_76;

ld.local.u64 %rd288, [%rd129];
ld.local.u64 %rd289, [%rd132];
setp.le.s64	%p86, %rd289, %rd288;

BB72_76:
selp.b64	%rd294, %rd129, %rd132, %p86;
ld.local.u64 %rd135, [%rd294];
ld.local.u64 %rd136, [%rd294+8];
@%p86 bra BB72_78;
bra.uni BB72_77;

BB72_78:
add.s64 %rd302, %rd263, %rd3;
add.s64 %rd524, %rd302, 16;
mov.u64 %rd140, %rd524;
ld.global.u64 %rd303, [%rd123+16];
st.local.u64 [%rd129], %rd303;
ld.global.u64 %rd306, [%rd123+24];
st.local.u64 [%rd129+8], %rd306;
mov.u64 %rd523, %rd127;
mov.u64 %rd535, %rd140;
bra.uni BB72_79;

BB72_77:
add.s64 %rd296, %rd266, %rd3;
add.s64 %rd512, %rd296, 16;
mov.u64 %rd138, %rd512;
ld.global.u64 %rd297, [%rd127+16];
st.local.u64 [%rd132], %rd297;
ld.global.u64 %rd300, [%rd127+24];
st.local.u64 [%rd132+8], %rd300;
mov.u64 %rd523, %rd138;
mov.u64 %rd535, %rd123;

BB72_79:
mov.u64 %rd144, %rd535;
mov.u64 %rd142, %rd523;
mov.pred %p87, -1;
setp.ge.u64	%p61, %rd512, %rd128;
@%p61 bra BB72_82;

mov.pred %p87, 0;
setp.ge.u64	%p63, %rd524, %rd124;
@%p63 bra BB72_82;

ld.local.u64 %rd311, [%rd129];
ld.local.u64 %rd312, [%rd132];
setp.le.s64	%p87, %rd312, %rd311;

BB72_82:
selp.b64	%rd317, %rd129, %rd132, %p87;
ld.local.u64 %rd145, [%rd317];
ld.local.u64 %rd146, [%rd317+8];
@%p87 bra BB72_84;
bra.uni BB72_83;

BB72_84:
add.s64 %rd524, %rd524, 16;
add.s64 %rd150, %rd144, 16;
ld.global.u64 %rd322, [%rd144+16];
st.local.u64 [%rd129], %rd322;
ld.global.u64 %rd325, [%rd144+24];
st.local.u64 [%rd129+8], %rd325;
mov.u64 %rd522, %rd142;
mov.u64 %rd534, %rd150;
bra.uni BB72_85;

BB72_83:
add.s64 %rd512, %rd512, 16;
add.s64 %rd148, %rd142, 16;
ld.global.u64 %rd318, [%rd142+16];
st.local.u64 [%rd132], %rd318;
ld.global.u64 %rd321, [%rd142+24];
st.local.u64 [%rd132+8], %rd321;
mov.u64 %rd522, %rd148;
mov.u64 %rd534, %rd144;

BB72_85:
mov.u64 %rd154, %rd534;
mov.u64 %rd152, %rd522;
mov.pred %p88, -1;
setp.ge.u64	%p65, %rd512, %rd128;
@%p65 bra BB72_88;

mov.pred %p88, 0;
setp.ge.u64	%p67, %rd524, %rd124;
@%p67 bra BB72_88;

ld.local.u64 %rd330, [%rd129];
ld.local.u64 %rd331, [%rd132];
setp.le.s64	%p88, %rd331, %rd330;

BB72_88:
selp.b64	%rd336, %rd129, %rd132, %p88;
ld.local.u64 %rd155, [%rd336];
ld.local.u64 %rd156, [%rd336+8];
@%p88 bra BB72_90;
bra.uni BB72_89;

BB72_90:
add.s64 %rd524, %rd524, 16;
add.s64 %rd160, %rd154, 16;
ld.global.u64 %rd341, [%rd154+16];
st.local.u64 [%rd129], %rd341;
ld.global.u64 %rd344, [%rd154+24];
st.local.u64 [%rd129+8], %rd344;
mov.u64 %rd521, %rd152;
mov.u64 %rd533, %rd160;
bra.uni BB72_91;

BB72_89:
add.s64 %rd512, %rd512, 16;
add.s64 %rd158, %rd152, 16;
ld.global.u64 %rd337, [%rd152+16];
st.local.u64 [%rd132], %rd337;
ld.global.u64 %rd340, [%rd152+24];
st.local.u64 [%rd132+8], %rd340;
mov.u64 %rd521, %rd158;
mov.u64 %rd533, %rd154;

BB72_91:
mov.u64 %rd164, %rd533;
mov.u64 %rd162, %rd521;
mov.pred %p89, -1;
setp.ge.u64	%p69, %rd512, %rd128;
@%p69 bra BB72_94;

mov.pred %p89, 0;
setp.ge.u64	%p71, %rd524, %rd124;
@%p71 bra BB72_94;

ld.local.u64 %rd349, [%rd129];
ld.local.u64 %rd350, [%rd132];
setp.le.s64	%p89, %rd350, %rd349;

BB72_94:
selp.b64	%rd355, %rd129, %rd132, %p89;
ld.local.u64 %rd165, [%rd355];
ld.local.u64 %rd166, [%rd355+8];
@%p89 bra BB72_96;
bra.uni BB72_95;

BB72_96:
add.s64 %rd524, %rd524, 16;
add.s64 %rd170, %rd164, 16;
ld.global.u64 %rd360, [%rd164+16];
st.local.u64 [%rd129], %rd360;
ld.global.u64 %rd363, [%rd164+24];
st.local.u64 [%rd129+8], %rd363;
mov.u64 %rd520, %rd162;
mov.u64 %rd532, %rd170;
bra.uni BB72_97;

BB72_95:
add.s64 %rd512, %rd512, 16;
add.s64 %rd168, %rd162, 16;
ld.global.u64 %rd356, [%rd162+16];
st.local.u64 [%rd132], %rd356;
ld.global.u64 %rd359, [%rd162+24];
st.local.u64 [%rd132+8], %rd359;
mov.u64 %rd520, %rd168;
mov.u64 %rd532, %rd164;

BB72_97:
mov.u64 %rd174, %rd532;
mov.u64 %rd172, %rd520;
mov.pred %p90, -1;
setp.ge.u64	%p73, %rd512, %rd128;
@%p73 bra BB72_100;

mov.pred %p90, 0;
setp.ge.u64	%p75, %rd524, %rd124;
@%p75 bra BB72_100;

ld.local.u64 %rd368, [%rd129];
ld.local.u64 %rd369, [%rd132];
setp.le.s64	%p90, %rd369, %rd368;

BB72_100:
selp.b64	%rd374, %rd129, %rd132, %p90;
ld.local.u64 %rd175, [%rd374];
ld.local.u64 %rd176, [%rd374+8];
@%p90 bra BB72_102;
bra.uni BB72_101;

BB72_102:
add.s64 %rd524, %rd524, 16;
add.s64 %rd180, %rd174, 16;
ld.global.u64 %rd379, [%rd174+16];
st.local.u64 [%rd129], %rd379;
ld.global.u64 %rd382, [%rd174+24];
st.local.u64 [%rd129+8], %rd382;
mov.u64 %rd519, %rd172;
mov.u64 %rd531, %rd180;
bra.uni BB72_103;

BB72_101:
add.s64 %rd512, %rd512, 16;
add.s64 %rd178, %rd172, 16;
ld.global.u64 %rd375, [%rd172+16];
st.local.u64 [%rd132], %rd375;
ld.global.u64 %rd378, [%rd172+24];
st.local.u64 [%rd132+8], %rd378;
mov.u64 %rd519, %rd178;
mov.u64 %rd531, %rd174;

BB72_103:
mov.u64 %rd184, %rd531;
mov.u64 %rd182, %rd519;
mov.pred %p91, -1;
setp.ge.u64	%p77, %rd512, %rd128;
@%p77 bra BB72_106;

mov.pred %p91, 0;
setp.ge.u64	%p79, %rd524, %rd124;
@%p79 bra BB72_106;

ld.local.u64 %rd387, [%rd129];
ld.local.u64 %rd388, [%rd132];
setp.le.s64	%p91, %rd388, %rd387;

BB72_106:
selp.b64	%rd393, %rd129, %rd132, %p91;
ld.local.u64 %rd185, [%rd393];
ld.local.u64 %rd186, [%rd393+8];
@%p91 bra BB72_108;
bra.uni BB72_107;

BB72_108:
add.s64 %rd524, %rd524, 16;
add.s64 %rd190, %rd184, 16;
ld.global.u64 %rd398, [%rd184+16];
st.local.u64 [%rd129], %rd398;
ld.global.u64 %rd401, [%rd184+24];
st.local.u64 [%rd129+8], %rd401;
mov.u64 %rd518, %rd182;
mov.u64 %rd530, %rd190;
bra.uni BB72_109;

BB72_107:
add.s64 %rd512, %rd512, 16;
add.s64 %rd188, %rd182, 16;
ld.global.u64 %rd394, [%rd182+16];
st.local.u64 [%rd132], %rd394;
ld.global.u64 %rd397, [%rd182+24];
st.local.u64 [%rd132+8], %rd397;
mov.u64 %rd518, %rd188;
mov.u64 %rd530, %rd184;

BB72_109:
mov.pred %p80, -1;
setp.ge.u64	%p81, %rd512, %rd128;
mov.pred %p92, %p80;
@%p81 bra BB72_112;

setp.ge.u64	%p83, %rd524, %rd124;
mov.pred %p92, %p52;
@%p83 bra BB72_112;

ld.local.u64 %rd406, [%rd129];
ld.local.u64 %rd407, [%rd132];
setp.le.s64	%p92, %rd407, %rd406;

BB72_112:
selp.b64	%rd412, %rd129, %rd132, %p92;
ld.local.u64 %rd195, [%rd412];
ld.local.u64 %rd196, [%rd412+8];
@%p92 bra BB72_114;
bra.uni BB72_113;

BB72_114:
ld.global.u64 %rd417, [%rd530+16];
st.local.u64 [%rd129], %rd417;
ld.global.u64 %rd420, [%rd530+24];
st.local.u64 [%rd129+8], %rd420;
bra.uni BB72_115;

BB72_113:
ld.global.u64 %rd413, [%rd518+16];
st.local.u64 [%rd132], %rd413;
ld.global.u64 %rd416, [%rd518+24];
st.local.u64 [%rd132+8], %rd416;

BB72_115:
cvta.to.global.u64 %rd197, %rd202;
bar.sync 0;
cvt.u64.u32	%rd421, %r19;
add.s64 %rd422, %rd421, %rd4;
shl.b64 %rd423, %rd422, 4;
add.s64 %rd424, %rd3, %rd423;
st.global.u64 [%rd424], %rd135;
st.global.u64 [%rd424+8], %rd136;
st.global.u64 [%rd424+16], %rd145;
st.global.u64 [%rd424+24], %rd146;
st.global.u64 [%rd424+32], %rd155;
st.global.u64 [%rd424+40], %rd156;
st.global.u64 [%rd424+48], %rd165;
st.global.u64 [%rd424+56], %rd166;
st.global.u64 [%rd424+64], %rd175;
st.global.u64 [%rd424+72], %rd176;
st.global.u64 [%rd424+80], %rd185;
st.global.u64 [%rd424+88], %rd186;
st.global.u64 [%rd424+96], %rd195;
st.global.u64 [%rd424+104], %rd196;
bar.sync 0;
mul.lo.s32 %r89, %r34, 1792;
cvt.u64.u32	%rd198, %r89;
setp.ge.u32	%p84, %r94, %r20;
@%p84 bra BB72_117;

BB72_116:
cvt.u64.u32	%rd425, %r94;
add.s64 %rd426, %rd425, %rd198;
add.s64 %rd427, %rd425, %rd4;
shl.b64 %rd428, %rd427, 4;
add.s64 %rd429, %rd3, %rd428;
ld.global.u64 %rd430, [%rd429];
shl.b64 %rd431, %rd426, 4;
add.s64 %rd432, %rd197, %rd431;
st.global.u64 [%rd432], %rd430;
ld.global.u64 %rd433, [%rd429+8];
st.global.u64 [%rd432+8], %rd433;
add.s32 %r94, %r94, 256;
setp.lt.u32	%p85, %r94, %r20;
@%p85 bra BB72_116;

BB72_117:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIjNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustGTOpIlEEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIjNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustGTOpIlEEEEEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot73[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<89>;
.reg .b16 %rs<17>;
.reg .b32 %r<102>;
.reg .b64 %rd<541>;


mov.u64 %rd540, __local_depot73;
cvta.local.u64 %SP, %rd540;
ld.param.u64 %rd196, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIjNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustGTOpIlEEEEEEEvT__param_0+40];
ld.param.u32 %r5, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIjNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustGTOpIlEEEEEEEvT__param_0+24];
ld.param.u32 %r32, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIjNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustGTOpIlEEEEEEEvT__param_0];
ld.param.u64 %rd195, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIjNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustGTOpIlEEEEEEEvT__param_0+32];
ld.param.u64 %rd194, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIjNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustGTOpIlEEEEEEEvT__param_0+16];
ld.param.u64 %rd193, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIjNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustGTOpIlEEEEEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd193;
cvta.to.global.u64 %rd2, %rd194;
cvta.to.global.u64 %rd197, %rd195;
mov.u32 %r34, %ctaid.x;
mul.wide.u32 %rd198, %r34, 4;
add.s64 %rd199, %rd197, %rd198;
neg.s32 %r35, %r32;
and.b32 %r1, %r34, %r35;
shr.s32 %r2, %r32, 1;
mul.lo.s32 %r3, %r1, 1792;
ld.global.u32 %r4, [%rd199];
ld.global.u32 %r36, [%rd199+4];
add.s32 %r37, %r3, %r36;
min.s32 %r98, %r37, %r5;
add.s32 %r38, %r34, %r2;
mul.lo.s32 %r39, %r38, 1792;
sub.s32 %r40, %r39, %r4;
min.s32 %r7, %r40, %r5;
add.s32 %r41, %r39, 1792;
sub.s32 %r42, %r41, %r36;
min.s32 %r97, %r42, %r5;
add.s32 %r43, %r32, -1;
and.b32 %r44, %r34, %r43;
setp.ne.s32	%p15, %r43, %r44;
@%p15 bra BB73_2;

add.s32 %r45, %r1, %r2;
mul.lo.s32 %r46, %r45, 1792;
min.s32 %r98, %r46, %r5;
mad.lo.s32 %r47, %r2, 2, %r1;
mul.lo.s32 %r48, %r47, 1792;
min.s32 %r97, %r48, %r5;

BB73_2:
add.s32 %r49, %r3, %r4;
sub.s32 %r13, %r97, %r7;
sub.s32 %r14, %r98, %r49;
setp.gt.u32	%p16, %r14, 1791;
mov.u32 %r101, %tid.x;
cvt.u64.u32	%rd200, %r101;
cvt.u64.u32	%rd201, %r49;
add.s64 %rd202, %rd200, %rd201;
shl.b64 %rd203, %rd202, 3;
add.s64 %rd3, %rd1, %rd203;
add.s64 %rd4, %rd2, %rd203;
@%p16 bra BB73_17;
bra.uni BB73_3;

BB73_17:
ld.global.u64 %rd465, [%rd3];
ld.global.u64 %rd446, [%rd4];
ld.global.u64 %rd466, [%rd3+2048];
ld.global.u64 %rd445, [%rd4+2048];
ld.global.u64 %rd467, [%rd3+4096];
ld.global.u64 %rd444, [%rd4+4096];
ld.global.u64 %rd468, [%rd3+6144];
ld.global.u64 %rd443, [%rd4+6144];
ld.global.u64 %rd469, [%rd3+8192];
ld.global.u64 %rd442, [%rd4+8192];
ld.global.u64 %rd470, [%rd3+10240];
ld.global.u64 %rd441, [%rd4+10240];
ld.global.u64 %rd471, [%rd3+12288];
ld.global.u64 %rd440, [%rd4+12288];
bra.uni BB73_18;

BB73_3:
mov.u64 %rd205, 0;
mov.u64 %rd446, %rd205;
setp.ge.u32	%p17, %r101, %r14;
mov.u64 %rd477, %rd205;
@%p17 bra BB73_5;

ld.global.u64 %rd5, [%rd3];
ld.global.u64 %rd446, [%rd4];
mov.u64 %rd477, %rd5;

BB73_5:
mov.u64 %rd453, %rd477;
mov.u64 %rd465, %rd453;
add.s32 %r50, %r101, 256;
mov.u64 %rd445, %rd205;
setp.ge.u32	%p18, %r50, %r14;
mov.u64 %rd476, %rd205;
@%p18 bra BB73_7;

ld.global.u64 %rd476, [%rd3+2048];
ld.global.u64 %rd445, [%rd4+2048];

BB73_7:
mov.u64 %rd466, %rd476;
add.s32 %r51, %r101, 512;
mov.u64 %rd444, %rd205;
setp.ge.u32	%p19, %r51, %r14;
mov.u64 %rd475, %rd205;
@%p19 bra BB73_9;

ld.global.u64 %rd475, [%rd3+4096];
ld.global.u64 %rd444, [%rd4+4096];

BB73_9:
mov.u64 %rd467, %rd475;
add.s32 %r52, %r101, 768;
mov.u64 %rd443, %rd205;
setp.ge.u32	%p20, %r52, %r14;
mov.u64 %rd474, %rd205;
@%p20 bra BB73_11;

ld.global.u64 %rd474, [%rd3+6144];
ld.global.u64 %rd443, [%rd4+6144];

BB73_11:
mov.u64 %rd468, %rd474;
add.s32 %r53, %r101, 1024;
mov.u64 %rd442, %rd205;
setp.ge.u32	%p21, %r53, %r14;
mov.u64 %rd473, %rd205;
@%p21 bra BB73_13;

ld.global.u64 %rd473, [%rd3+8192];
ld.global.u64 %rd442, [%rd4+8192];

BB73_13:
mov.u64 %rd469, %rd473;
add.s32 %r54, %r101, 1280;
mov.u64 %rd441, %rd205;
setp.ge.u32	%p22, %r54, %r14;
mov.u64 %rd472, %rd205;
@%p22 bra BB73_15;

ld.global.u64 %rd472, [%rd3+10240];
ld.global.u64 %rd441, [%rd4+10240];

BB73_15:
mov.u64 %rd470, %rd472;
add.s32 %r55, %r101, 1536;
mov.u64 %rd440, %rd205;
setp.ge.u32	%p23, %r55, %r14;
mov.u64 %rd471, %rd205;
@%p23 bra BB73_18;

ld.global.u64 %rd471, [%rd3+12288];
ld.global.u64 %rd440, [%rd4+12288];

BB73_18:
@%p16 bra BB73_33;
bra.uni BB73_19;

BB73_33:
mov.u32 %r76, %tid.x;
mul.wide.u32 %rd239, %r76, 16;
mov.u64 %rd240, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd241, %rd240, %rd239;
st.shared.u64 [%rd241], %rd465;
st.shared.u64 [%rd241+8], %rd446;
st.shared.u64 [%rd241+4096], %rd466;
st.shared.u64 [%rd241+4104], %rd445;
st.shared.u64 [%rd241+8192], %rd467;
st.shared.u64 [%rd241+8200], %rd444;
st.shared.u64 [%rd241+12288], %rd468;
st.shared.u64 [%rd241+12296], %rd443;
st.shared.u64 [%rd241+16384], %rd469;
st.shared.u64 [%rd241+16392], %rd442;
st.shared.u64 [%rd241+20480], %rd470;
st.shared.u64 [%rd241+20488], %rd441;
st.shared.u64 [%rd241+24576], %rd471;
st.shared.u64 [%rd241+24584], %rd440;
bra.uni BB73_34;

BB73_19:
setp.ge.u32	%p25, %r101, %r14;
@%p25 bra BB73_21;

mul.wide.u32 %rd218, %r101, 16;
mov.u64 %rd219, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd220, %rd219, %rd218;
st.shared.u64 [%rd220], %rd465;
st.shared.u64 [%rd220+8], %rd446;

BB73_21:
add.s32 %r59, %r101, 256;
setp.ge.u32	%p26, %r59, %r14;
@%p26 bra BB73_23;

mul.wide.u32 %rd221, %r101, 16;
mov.u64 %rd222, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd223, %rd222, %rd221;
st.shared.u64 [%rd223+4096], %rd466;
st.shared.u64 [%rd223+4104], %rd445;

BB73_23:
add.s32 %r62, %r101, 512;
setp.ge.u32	%p27, %r62, %r14;
@%p27 bra BB73_25;

mul.wide.u32 %rd224, %r101, 16;
mov.u64 %rd225, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd226, %rd225, %rd224;
st.shared.u64 [%rd226+8192], %rd467;
st.shared.u64 [%rd226+8200], %rd444;

BB73_25:
add.s32 %r65, %r101, 768;
setp.ge.u32	%p28, %r65, %r14;
@%p28 bra BB73_27;

mul.wide.u32 %rd227, %r101, 16;
mov.u64 %rd228, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd229, %rd228, %rd227;
st.shared.u64 [%rd229+12288], %rd468;
st.shared.u64 [%rd229+12296], %rd443;

BB73_27:
add.s32 %r68, %r101, 1024;
setp.ge.u32	%p29, %r68, %r14;
@%p29 bra BB73_29;

mul.wide.u32 %rd230, %r101, 16;
mov.u64 %rd231, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd232, %rd231, %rd230;
st.shared.u64 [%rd232+16384], %rd469;
st.shared.u64 [%rd232+16392], %rd442;

BB73_29:
add.s32 %r71, %r101, 1280;
setp.ge.u32	%p30, %r71, %r14;
@%p30 bra BB73_31;

mul.wide.u32 %rd233, %r101, 16;
mov.u64 %rd234, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd235, %rd234, %rd233;
st.shared.u64 [%rd235+20480], %rd470;
st.shared.u64 [%rd235+20488], %rd441;

BB73_31:
add.s32 %r74, %r101, 1536;
setp.ge.u32	%p31, %r74, %r14;
@%p31 bra BB73_34;

mul.wide.u32 %rd236, %r101, 16;
mov.u64 %rd237, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd238, %rd237, %rd236;
st.shared.u64 [%rd238+24576], %rd471;
st.shared.u64 [%rd238+24584], %rd440;

BB73_34:
cvt.u64.u32	%rd242, %r7;
cvt.u64.u32	%rd59, %r14;
add.s64 %rd244, %rd200, %rd242;
shl.b64 %rd245, %rd244, 3;
add.s64 %rd60, %rd1, %rd245;
add.s64 %rd61, %rd2, %rd245;
setp.gt.u32	%p32, %r13, 1791;
@%p32 bra BB73_49;
bra.uni BB73_35;

BB73_49:
ld.global.u64 %rd503, [%rd60];
ld.global.u64 %rd484, [%rd61];
ld.global.u64 %rd504, [%rd60+2048];
ld.global.u64 %rd483, [%rd61+2048];
ld.global.u64 %rd505, [%rd60+4096];
ld.global.u64 %rd482, [%rd61+4096];
ld.global.u64 %rd506, [%rd60+6144];
ld.global.u64 %rd481, [%rd61+6144];
ld.global.u64 %rd507, [%rd60+8192];
ld.global.u64 %rd480, [%rd61+8192];
ld.global.u64 %rd508, [%rd60+10240];
ld.global.u64 %rd479, [%rd61+10240];
ld.global.u64 %rd509, [%rd60+12288];
ld.global.u64 %rd478, [%rd61+12288];
bra.uni BB73_50;

BB73_35:
mov.u64 %rd247, 0;
mov.u64 %rd484, %rd247;
setp.ge.u32	%p33, %r101, %r13;
mov.u64 %rd515, %rd247;
@%p33 bra BB73_37;

ld.global.u64 %rd62, [%rd60];
ld.global.u64 %rd484, [%rd61];
mov.u64 %rd515, %rd62;

BB73_37:
mov.u64 %rd491, %rd515;
mov.u64 %rd503, %rd491;
add.s32 %r77, %r101, 256;
mov.u64 %rd483, %rd247;
setp.ge.u32	%p34, %r77, %r13;
mov.u64 %rd514, %rd247;
@%p34 bra BB73_39;

ld.global.u64 %rd514, [%rd60+2048];
ld.global.u64 %rd483, [%rd61+2048];

BB73_39:
mov.u64 %rd504, %rd514;
add.s32 %r78, %r101, 512;
mov.u64 %rd482, %rd247;
setp.ge.u32	%p35, %r78, %r13;
mov.u64 %rd513, %rd247;
@%p35 bra BB73_41;

ld.global.u64 %rd513, [%rd60+4096];
ld.global.u64 %rd482, [%rd61+4096];

BB73_41:
mov.u64 %rd505, %rd513;
add.s32 %r79, %r101, 768;
mov.u64 %rd481, %rd247;
setp.ge.u32	%p36, %r79, %r13;
mov.u64 %rd512, %rd247;
@%p36 bra BB73_43;

ld.global.u64 %rd512, [%rd60+6144];
ld.global.u64 %rd481, [%rd61+6144];

BB73_43:
mov.u64 %rd506, %rd512;
add.s32 %r80, %r101, 1024;
mov.u64 %rd480, %rd247;
setp.ge.u32	%p37, %r80, %r13;
mov.u64 %rd511, %rd247;
@%p37 bra BB73_45;

ld.global.u64 %rd511, [%rd60+8192];
ld.global.u64 %rd480, [%rd61+8192];

BB73_45:
mov.u64 %rd507, %rd511;
add.s32 %r81, %r101, 1280;
mov.u64 %rd479, %rd247;
setp.ge.u32	%p38, %r81, %r13;
mov.u64 %rd510, %rd247;
@%p38 bra BB73_47;

ld.global.u64 %rd510, [%rd60+10240];
ld.global.u64 %rd479, [%rd61+10240];

BB73_47:
mov.u64 %rd508, %rd510;
add.s32 %r82, %r101, 1536;
mov.u64 %rd478, %rd247;
setp.ge.u32	%p39, %r82, %r13;
mov.u64 %rd509, %rd247;
@%p39 bra BB73_50;

ld.global.u64 %rd509, [%rd60+12288];
ld.global.u64 %rd478, [%rd61+12288];

BB73_50:
add.s64 %rd261, %rd200, %rd59;
shl.b64 %rd262, %rd261, 4;
mov.u64 %rd263, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd116, %rd263, %rd262;
@%p32 bra BB73_64;
bra.uni BB73_51;

BB73_64:
st.shared.u64 [%rd116], %rd503;
st.shared.u64 [%rd116+8], %rd484;
st.shared.u64 [%rd116+4096], %rd504;
st.shared.u64 [%rd116+4104], %rd483;
st.shared.u64 [%rd116+8192], %rd505;
st.shared.u64 [%rd116+8200], %rd482;
st.shared.u64 [%rd116+12288], %rd506;
st.shared.u64 [%rd116+12296], %rd481;
st.shared.u64 [%rd116+16384], %rd507;
st.shared.u64 [%rd116+16392], %rd480;
st.shared.u64 [%rd116+20480], %rd508;
st.shared.u64 [%rd116+20488], %rd479;
bra.uni BB73_65;

BB73_51:
setp.ge.u32	%p41, %r101, %r13;
@%p41 bra BB73_53;

st.shared.u64 [%rd116], %rd503;
st.shared.u64 [%rd116+8], %rd484;

BB73_53:
add.s32 %r83, %r101, 256;
setp.ge.u32	%p42, %r83, %r13;
@%p42 bra BB73_55;

st.shared.u64 [%rd116+4096], %rd504;
st.shared.u64 [%rd116+4104], %rd483;

BB73_55:
add.s32 %r84, %r101, 512;
setp.ge.u32	%p43, %r84, %r13;
@%p43 bra BB73_57;

st.shared.u64 [%rd116+8192], %rd505;
st.shared.u64 [%rd116+8200], %rd482;

BB73_57:
add.s32 %r85, %r101, 768;
setp.ge.u32	%p44, %r85, %r13;
@%p44 bra BB73_59;

st.shared.u64 [%rd116+12288], %rd506;
st.shared.u64 [%rd116+12296], %rd481;

BB73_59:
add.s32 %r86, %r101, 1024;
setp.ge.u32	%p45, %r86, %r13;
@%p45 bra BB73_61;

st.shared.u64 [%rd116+16384], %rd507;
st.shared.u64 [%rd116+16392], %rd480;

BB73_61:
add.s32 %r87, %r101, 1280;
setp.ge.u32	%p46, %r87, %r13;
@%p46 bra BB73_63;

st.shared.u64 [%rd116+20480], %rd508;
st.shared.u64 [%rd116+20488], %rd479;

BB73_63:
add.s32 %r88, %r101, 1536;
setp.ge.u32	%p47, %r88, %r13;
@%p47 bra BB73_66;

BB73_65:
st.shared.u64 [%rd116+24576], %rd509;
st.shared.u64 [%rd116+24584], %rd478;

BB73_66:
bar.sync 0;
mul.lo.s32 %r19, %r101, 7;
add.s32 %r20, %r14, %r13;
min.u32 %r21, %r19, %r20;
setp.lt.u32	%p48, %r21, %r13;
sub.s32 %r89, %r21, %r13;
selp.b32	%r100, 0, %r89, %p48;
min.u32 %r99, %r14, %r21;
setp.ge.u32	%p49, %r100, %r99;
@%p49 bra BB73_69;

add.s32 %r24, %r21, -1;

BB73_68:
add.s32 %r90, %r99, %r100;
shr.u32 %r91, %r90, 1;
sub.s32 %r92, %r24, %r91;
cvt.u64.u32	%rd264, %r92;
add.s64 %rd265, %rd264, %rd59;
shl.b64 %rd266, %rd265, 4;
add.s64 %rd268, %rd263, %rd266;
mul.wide.u32 %rd269, %r91, 16;
add.s64 %rd270, %rd263, %rd269;
ld.shared.u64 %rd271, [%rd270];
ld.shared.u64 %rd272, [%rd268];
setp.gt.s64	%p50, %rd272, %rd271;
add.s32 %r93, %r91, 1;
selp.b32	%r100, %r100, %r93, %p50;
selp.b32	%r99, %r91, %r99, %p50;
setp.lt.u32	%p51, %r100, %r99;
@%p51 bra BB73_68;

BB73_69:
cvt.u64.u32	%rd117, %r100;
mul.wide.u32 %rd273, %r100, 16;
add.s64 %rd120, %rd263, %rd273;
mov.u64 %rd528, %rd120;
shl.b64 %rd275, %rd59, 4;
add.s64 %rd121, %rd263, %rd275;
sub.s32 %r94, %r21, %r100;
cvt.u64.u32	%rd276, %r94;
add.s64 %rd122, %rd276, %rd59;
shl.b64 %rd277, %rd122, 4;
add.s64 %rd125, %rd263, %rd277;
mov.u64 %rd516, %rd125;
cvt.u64.u32	%rd278, %r13;
add.s64 %rd279, %rd59, %rd278;
shl.b64 %rd280, %rd279, 4;
add.s64 %rd126, %rd263, %rd280;
ld.shared.u64 %rd281, [%rd120];
ld.shared.u64 %rd282, [%rd120+8];
add.u64 %rd283, %SP, 0;
cvta.to.local.u64 %rd284, %rd283;
st.local.u64 [%rd284+8], %rd282;
st.local.u64 [%rd284], %rd281;
ld.shared.u64 %rd285, [%rd125];
ld.shared.u64 %rd286, [%rd125+8];
add.u64 %rd287, %SP, 16;
cvta.to.local.u64 %rd288, %rd287;
st.local.u64 [%rd288+8], %rd286;
st.local.u64 [%rd288], %rd285;
mov.pred %p82, -1;
setp.ge.u64	%p53, %rd125, %rd126;
@%p53 bra BB73_72;

mov.pred %p82, 0;
setp.ge.u64	%p55, %rd120, %rd121;
@%p55 bra BB73_72;

ld.local.u64 %rd293, [%rd284];
ld.local.u64 %rd294, [%rd288];
setp.le.s64	%p82, %rd294, %rd293;

BB73_72:
selp.b64	%rd299, %rd284, %rd288, %p82;
ld.local.u64 %rd127, [%rd299];
ld.local.u64 %rd128, [%rd299+8];
@%p82 bra BB73_74;
bra.uni BB73_73;

BB73_74:
mov.u64 %rd527, %rd125;
shl.b64 %rd307, %rd117, 4;
add.s64 %rd309, %rd307, %rd263;
add.s64 %rd528, %rd309, 16;
mov.u64 %rd539, %rd528;
ld.shared.u64 %rd310, [%rd120+16];
ld.shared.u64 %rd313, [%rd120+24];
st.local.u64 [%rd284], %rd310;
st.local.u64 [%rd284+8], %rd313;
bra.uni BB73_75;

BB73_73:
mov.u64 %rd539, %rd120;
add.s64 %rd302, %rd277, %rd263;
add.s64 %rd516, %rd302, 16;
mov.u64 %rd527, %rd516;
ld.shared.u64 %rd303, [%rd125+16];
ld.shared.u64 %rd306, [%rd125+24];
st.local.u64 [%rd288], %rd303;
st.local.u64 [%rd288+8], %rd306;

BB73_75:
mov.u64 %rd138, %rd539;
mov.u64 %rd136, %rd527;
mov.pred %p83, -1;
setp.ge.u64	%p57, %rd516, %rd126;
@%p57 bra BB73_78;

mov.pred %p83, 0;
setp.ge.u64	%p59, %rd528, %rd121;
@%p59 bra BB73_78;

ld.local.u64 %rd318, [%rd284];
ld.local.u64 %rd319, [%rd288];
setp.le.s64	%p83, %rd319, %rd318;

BB73_78:
selp.b64	%rd324, %rd284, %rd288, %p83;
ld.local.u64 %rd139, [%rd324];
ld.local.u64 %rd140, [%rd324+8];
@%p83 bra BB73_80;
bra.uni BB73_79;

BB73_80:
add.s64 %rd528, %rd528, 16;
add.s64 %rd144, %rd138, 16;
ld.shared.u64 %rd329, [%rd138+16];
ld.shared.u64 %rd332, [%rd138+24];
st.local.u64 [%rd284], %rd329;
st.local.u64 [%rd284+8], %rd332;
mov.u64 %rd526, %rd136;
mov.u64 %rd538, %rd144;
bra.uni BB73_81;

BB73_79:
add.s64 %rd516, %rd516, 16;
add.s64 %rd142, %rd136, 16;
ld.shared.u64 %rd325, [%rd136+16];
ld.shared.u64 %rd328, [%rd136+24];
st.local.u64 [%rd288], %rd325;
st.local.u64 [%rd288+8], %rd328;
mov.u64 %rd526, %rd142;
mov.u64 %rd538, %rd138;

BB73_81:
mov.u64 %rd148, %rd538;
mov.u64 %rd146, %rd526;
mov.pred %p84, -1;
setp.ge.u64	%p61, %rd516, %rd126;
@%p61 bra BB73_84;

mov.pred %p84, 0;
setp.ge.u64	%p63, %rd528, %rd121;
@%p63 bra BB73_84;

ld.local.u64 %rd337, [%rd284];
ld.local.u64 %rd338, [%rd288];
setp.le.s64	%p84, %rd338, %rd337;

BB73_84:
selp.b64	%rd343, %rd284, %rd288, %p84;
ld.local.u64 %rd149, [%rd343];
ld.local.u64 %rd150, [%rd343+8];
@%p84 bra BB73_86;
bra.uni BB73_85;

BB73_86:
add.s64 %rd528, %rd528, 16;
add.s64 %rd154, %rd148, 16;
ld.shared.u64 %rd348, [%rd148+16];
st.local.u64 [%rd284], %rd348;
ld.shared.u64 %rd351, [%rd148+24];
st.local.u64 [%rd284+8], %rd351;
mov.u64 %rd525, %rd146;
mov.u64 %rd537, %rd154;
bra.uni BB73_87;

BB73_85:
add.s64 %rd516, %rd516, 16;
add.s64 %rd152, %rd146, 16;
ld.shared.u64 %rd344, [%rd146+16];
st.local.u64 [%rd288], %rd344;
ld.shared.u64 %rd347, [%rd146+24];
st.local.u64 [%rd288+8], %rd347;
mov.u64 %rd525, %rd152;
mov.u64 %rd537, %rd148;

BB73_87:
mov.u64 %rd158, %rd537;
mov.u64 %rd156, %rd525;
mov.pred %p85, -1;
setp.ge.u64	%p65, %rd516, %rd126;
@%p65 bra BB73_90;

mov.pred %p85, 0;
setp.ge.u64	%p67, %rd528, %rd121;
@%p67 bra BB73_90;

ld.local.u64 %rd356, [%rd284];
ld.local.u64 %rd357, [%rd288];
setp.le.s64	%p85, %rd357, %rd356;

BB73_90:
selp.b64	%rd362, %rd284, %rd288, %p85;
ld.local.u64 %rd159, [%rd362];
ld.local.u64 %rd160, [%rd362+8];
@%p85 bra BB73_92;
bra.uni BB73_91;

BB73_92:
add.s64 %rd528, %rd528, 16;
add.s64 %rd164, %rd158, 16;
ld.shared.u64 %rd367, [%rd158+16];
st.local.u64 [%rd284], %rd367;
ld.shared.u64 %rd370, [%rd158+24];
st.local.u64 [%rd284+8], %rd370;
mov.u64 %rd524, %rd156;
mov.u64 %rd536, %rd164;
bra.uni BB73_93;

BB73_91:
add.s64 %rd516, %rd516, 16;
add.s64 %rd162, %rd156, 16;
ld.shared.u64 %rd363, [%rd156+16];
st.local.u64 [%rd288], %rd363;
ld.shared.u64 %rd366, [%rd156+24];
st.local.u64 [%rd288+8], %rd366;
mov.u64 %rd524, %rd162;
mov.u64 %rd536, %rd158;

BB73_93:
mov.u64 %rd168, %rd536;
mov.u64 %rd166, %rd524;
mov.pred %p86, -1;
setp.ge.u64	%p69, %rd516, %rd126;
@%p69 bra BB73_96;

mov.pred %p86, 0;
setp.ge.u64	%p71, %rd528, %rd121;
@%p71 bra BB73_96;

ld.local.u64 %rd375, [%rd284];
ld.local.u64 %rd376, [%rd288];
setp.le.s64	%p86, %rd376, %rd375;

BB73_96:
selp.b64	%rd381, %rd284, %rd288, %p86;
ld.local.u64 %rd169, [%rd381];
ld.local.u64 %rd170, [%rd381+8];
@%p86 bra BB73_98;
bra.uni BB73_97;

BB73_98:
add.s64 %rd528, %rd528, 16;
add.s64 %rd174, %rd168, 16;
ld.shared.u64 %rd386, [%rd168+16];
st.local.u64 [%rd284], %rd386;
ld.shared.u64 %rd389, [%rd168+24];
st.local.u64 [%rd284+8], %rd389;
mov.u64 %rd523, %rd166;
mov.u64 %rd535, %rd174;
bra.uni BB73_99;

BB73_97:
add.s64 %rd516, %rd516, 16;
add.s64 %rd172, %rd166, 16;
ld.shared.u64 %rd382, [%rd166+16];
st.local.u64 [%rd288], %rd382;
ld.shared.u64 %rd385, [%rd166+24];
st.local.u64 [%rd288+8], %rd385;
mov.u64 %rd523, %rd172;
mov.u64 %rd535, %rd168;

BB73_99:
mov.u64 %rd178, %rd535;
mov.u64 %rd176, %rd523;
mov.pred %p87, -1;
setp.ge.u64	%p73, %rd516, %rd126;
@%p73 bra BB73_102;

mov.pred %p87, 0;
setp.ge.u64	%p75, %rd528, %rd121;
@%p75 bra BB73_102;

ld.local.u64 %rd394, [%rd284];
ld.local.u64 %rd395, [%rd288];
setp.le.s64	%p87, %rd395, %rd394;

BB73_102:
selp.b64	%rd400, %rd284, %rd288, %p87;
ld.local.u64 %rd179, [%rd400];
ld.local.u64 %rd180, [%rd400+8];
@%p87 bra BB73_104;
bra.uni BB73_103;

BB73_104:
add.s64 %rd528, %rd528, 16;
add.s64 %rd184, %rd178, 16;
ld.shared.u64 %rd405, [%rd178+16];
st.local.u64 [%rd284], %rd405;
ld.shared.u64 %rd408, [%rd178+24];
st.local.u64 [%rd284+8], %rd408;
mov.u64 %rd522, %rd176;
mov.u64 %rd534, %rd184;
bra.uni BB73_105;

BB73_103:
add.s64 %rd516, %rd516, 16;
add.s64 %rd182, %rd176, 16;
ld.shared.u64 %rd401, [%rd176+16];
st.local.u64 [%rd288], %rd401;
ld.shared.u64 %rd404, [%rd176+24];
st.local.u64 [%rd288+8], %rd404;
mov.u64 %rd522, %rd182;
mov.u64 %rd534, %rd178;

BB73_105:
mov.pred %p88, -1;
setp.ge.u64	%p77, %rd516, %rd126;
@%p77 bra BB73_108;

mov.pred %p88, 0;
setp.ge.u64	%p79, %rd528, %rd121;
@%p79 bra BB73_108;

ld.local.u64 %rd413, [%rd284];
ld.local.u64 %rd414, [%rd288];
setp.le.s64	%p88, %rd414, %rd413;

BB73_108:
selp.b64	%rd419, %rd284, %rd288, %p88;
ld.local.u64 %rd189, [%rd419];
ld.local.u64 %rd190, [%rd419+8];
@%p88 bra BB73_110;
bra.uni BB73_109;

BB73_110:
ld.shared.u64 %rd424, [%rd534+16];
st.local.u64 [%rd284], %rd424;
ld.shared.u64 %rd427, [%rd534+24];
st.local.u64 [%rd284+8], %rd427;
bra.uni BB73_111;

BB73_109:
ld.shared.u64 %rd420, [%rd522+16];
st.local.u64 [%rd288], %rd420;
ld.shared.u64 %rd423, [%rd522+24];
st.local.u64 [%rd288+8], %rd423;

BB73_111:
cvta.to.global.u64 %rd191, %rd196;
bar.sync 0;
mul.wide.u32 %rd428, %r19, 16;
add.s64 %rd430, %rd263, %rd428;
st.shared.u64 [%rd430], %rd127;
st.shared.u64 [%rd430+8], %rd128;
st.shared.u64 [%rd430+16], %rd139;
st.shared.u64 [%rd430+24], %rd140;
st.shared.u64 [%rd430+32], %rd149;
st.shared.u64 [%rd430+40], %rd150;
st.shared.u64 [%rd430+48], %rd159;
st.shared.u64 [%rd430+56], %rd160;
st.shared.u64 [%rd430+64], %rd169;
st.shared.u64 [%rd430+72], %rd170;
st.shared.u64 [%rd430+80], %rd179;
st.shared.u64 [%rd430+88], %rd180;
st.shared.u64 [%rd430+96], %rd189;
st.shared.u64 [%rd430+104], %rd190;
bar.sync 0;
mul.lo.s32 %r96, %r34, 1792;
cvt.u64.u32	%rd192, %r96;
setp.ge.u32	%p80, %r101, %r20;
@%p80 bra BB73_113;

BB73_112:
cvt.u64.u32	%rd431, %r101;
add.s64 %rd432, %rd431, %rd192;
mul.wide.u32 %rd433, %r101, 16;
add.s64 %rd435, %rd263, %rd433;
ld.shared.u64 %rd436, [%rd435];
shl.b64 %rd437, %rd432, 4;
add.s64 %rd438, %rd191, %rd437;
ld.shared.u64 %rd439, [%rd435+8];
st.global.u64 [%rd438], %rd436;
st.global.u64 [%rd438+8], %rd439;
add.s32 %r101, %r101, 256;
setp.lt.u32	%p81, %r101, %r20;
@%p81 bra BB73_112;

BB73_113:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustGTOpIlEEEEEPSF_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustGTOpIlEEEEEPSF_EEEEvT__param_0[72]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot74[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<93>;
.reg .b16 %rs<4>;
.reg .b32 %r<95>;
.reg .b64 %rd<556>;


mov.u64 %rd555, __local_depot74;
cvta.local.u64 %SP, %rd555;
ld.param.u64 %rd198, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustGTOpIlEEEEEPSF_EEEEvT__param_0+40];
ld.param.u64 %rd197, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustGTOpIlEEEEEPSF_EEEEvT__param_0+32];
ld.param.u32 %r5, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustGTOpIlEEEEEPSF_EEEEvT__param_0+16];
ld.param.u32 %r32, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustGTOpIlEEEEEPSF_EEEEvT__param_0];
ld.param.u64 %rd199, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustGTOpIlEEEEEPSF_EEEEvT__param_0+56];
ld.param.u64 %rd200, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustGTOpIlEEEEEPSF_EEEEvT__param_0+64];
ld.param.u64 %rd196, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustGTOpIlEEEEEPSF_EEEEvT__param_0+24];
ld.param.u64 %rd195, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustGTOpIlEEEEEPSF_EEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd195;
cvta.to.global.u64 %rd201, %rd196;
cvta.to.global.u64 %rd2, %rd200;
mov.u32 %r34, %ctaid.x;
cvt.u64.u32	%rd202, %r34;
mul.lo.s64 %rd3, %rd202, %rd199;
mul.wide.u32 %rd203, %r34, 4;
add.s64 %rd204, %rd201, %rd203;
neg.s32 %r35, %r32;
and.b32 %r1, %r34, %r35;
shr.s32 %r2, %r32, 1;
mul.lo.s32 %r3, %r1, 1792;
ld.global.u32 %r4, [%rd204];
ld.global.u32 %r36, [%rd204+4];
add.s32 %r37, %r3, %r36;
min.s32 %r91, %r37, %r5;
add.s32 %r38, %r34, %r2;
mul.lo.s32 %r39, %r38, 1792;
sub.s32 %r40, %r39, %r4;
min.s32 %r7, %r40, %r5;
add.s32 %r41, %r39, 1792;
sub.s32 %r42, %r41, %r36;
min.s32 %r90, %r42, %r5;
add.s32 %r43, %r32, -1;
and.b32 %r44, %r34, %r43;
setp.ne.s32	%p15, %r43, %r44;
@%p15 bra BB74_2;

add.s32 %r45, %r1, %r2;
mul.lo.s32 %r46, %r45, 1792;
min.s32 %r91, %r46, %r5;
mad.lo.s32 %r47, %r2, 2, %r1;
mul.lo.s32 %r48, %r47, 1792;
min.s32 %r90, %r48, %r5;

BB74_2:
add.s32 %r49, %r3, %r4;
sub.s32 %r13, %r90, %r7;
sub.s32 %r14, %r91, %r49;
setp.gt.u32	%p16, %r14, 1791;
mov.u32 %r94, %tid.x;
cvt.u64.u32	%rd205, %r94;
cvt.u64.u32	%rd206, %r49;
add.s64 %rd207, %rd205, %rd206;
shl.b64 %rd208, %rd207, 4;
add.s64 %rd4, %rd1, %rd208;
@%p16 bra BB74_17;
bra.uni BB74_3;

BB74_17:
ld.global.u64 %rd456, [%rd4];
ld.global.u64 %rd437, [%rd4+8];
ld.global.u64 %rd457, [%rd4+4096];
ld.global.u64 %rd436, [%rd4+4104];
ld.global.u64 %rd458, [%rd4+8192];
ld.global.u64 %rd435, [%rd4+8200];
ld.global.u64 %rd459, [%rd4+12288];
ld.global.u64 %rd434, [%rd4+12296];
ld.global.u64 %rd460, [%rd4+16384];
ld.global.u64 %rd433, [%rd4+16392];
ld.global.u64 %rd461, [%rd4+20480];
ld.global.u64 %rd432, [%rd4+20488];
ld.global.u64 %rd462, [%rd4+24576];
ld.global.u64 %rd431, [%rd4+24584];
bra.uni BB74_18;

BB74_3:
mov.u64 %rd210, 0;
mov.u64 %rd437, %rd210;
setp.ge.u32	%p17, %r94, %r14;
mov.u64 %rd468, %rd210;
@%p17 bra BB74_5;

ld.global.u64 %rd5, [%rd4];
ld.global.u64 %rd437, [%rd4+8];
mov.u64 %rd468, %rd5;

BB74_5:
mov.u64 %rd444, %rd468;
mov.u64 %rd456, %rd444;
add.s32 %r50, %r94, 256;
mov.u64 %rd436, %rd210;
setp.ge.u32	%p18, %r50, %r14;
mov.u64 %rd467, %rd210;
@%p18 bra BB74_7;

ld.global.u64 %rd467, [%rd4+4096];
ld.global.u64 %rd436, [%rd4+4104];

BB74_7:
mov.u64 %rd457, %rd467;
add.s32 %r51, %r94, 512;
mov.u64 %rd435, %rd210;
setp.ge.u32	%p19, %r51, %r14;
mov.u64 %rd466, %rd210;
@%p19 bra BB74_9;

ld.global.u64 %rd466, [%rd4+8192];
ld.global.u64 %rd435, [%rd4+8200];

BB74_9:
mov.u64 %rd458, %rd466;
add.s32 %r52, %r94, 768;
mov.u64 %rd434, %rd210;
setp.ge.u32	%p20, %r52, %r14;
mov.u64 %rd465, %rd210;
@%p20 bra BB74_11;

ld.global.u64 %rd465, [%rd4+12288];
ld.global.u64 %rd434, [%rd4+12296];

BB74_11:
mov.u64 %rd459, %rd465;
add.s32 %r53, %r94, 1024;
mov.u64 %rd433, %rd210;
setp.ge.u32	%p21, %r53, %r14;
mov.u64 %rd464, %rd210;
@%p21 bra BB74_13;

ld.global.u64 %rd464, [%rd4+16384];
ld.global.u64 %rd433, [%rd4+16392];

BB74_13:
mov.u64 %rd460, %rd464;
add.s32 %r54, %r94, 1280;
mov.u64 %rd432, %rd210;
setp.ge.u32	%p22, %r54, %r14;
mov.u64 %rd463, %rd210;
@%p22 bra BB74_15;

ld.global.u64 %rd463, [%rd4+20480];
ld.global.u64 %rd432, [%rd4+20488];

BB74_15:
mov.u64 %rd461, %rd463;
add.s32 %r55, %r94, 1536;
mov.u64 %rd431, %rd210;
setp.ge.u32	%p23, %r55, %r14;
mov.u64 %rd462, %rd210;
@%p23 bra BB74_18;

ld.global.u64 %rd462, [%rd4+24576];
ld.global.u64 %rd431, [%rd4+24584];

BB74_18:
add.s64 %rd224, %rd205, %rd3;
shl.b64 %rd225, %rd224, 4;
add.s64 %rd59, %rd2, %rd225;
@%p16 bra BB74_32;
bra.uni BB74_19;

BB74_32:
st.global.u64 [%rd59], %rd456;
st.global.u64 [%rd59+8], %rd437;
st.global.u64 [%rd59+4096], %rd457;
st.global.u64 [%rd59+4104], %rd436;
st.global.u64 [%rd59+8192], %rd458;
st.global.u64 [%rd59+8200], %rd435;
st.global.u64 [%rd59+12288], %rd459;
st.global.u64 [%rd59+12296], %rd434;
st.global.u64 [%rd59+16384], %rd460;
st.global.u64 [%rd59+16392], %rd433;
st.global.u64 [%rd59+20480], %rd461;
st.global.u64 [%rd59+20488], %rd432;
bra.uni BB74_33;

BB74_19:
setp.ge.u32	%p25, %r94, %r14;
@%p25 bra BB74_21;

st.global.u64 [%rd59], %rd456;
st.global.u64 [%rd59+8], %rd437;

BB74_21:
add.s32 %r59, %r94, 256;
setp.ge.u32	%p26, %r59, %r14;
@%p26 bra BB74_23;

st.global.u64 [%rd59+4096], %rd457;
st.global.u64 [%rd59+4104], %rd436;

BB74_23:
add.s32 %r61, %r94, 512;
setp.ge.u32	%p27, %r61, %r14;
@%p27 bra BB74_25;

st.global.u64 [%rd59+8192], %rd458;
st.global.u64 [%rd59+8200], %rd435;

BB74_25:
add.s32 %r63, %r94, 768;
setp.ge.u32	%p28, %r63, %r14;
@%p28 bra BB74_27;

st.global.u64 [%rd59+12288], %rd459;
st.global.u64 [%rd59+12296], %rd434;

BB74_27:
add.s32 %r65, %r94, 1024;
setp.ge.u32	%p29, %r65, %r14;
@%p29 bra BB74_29;

st.global.u64 [%rd59+16384], %rd460;
st.global.u64 [%rd59+16392], %rd433;

BB74_29:
add.s32 %r67, %r94, 1280;
setp.ge.u32	%p30, %r67, %r14;
@%p30 bra BB74_31;

st.global.u64 [%rd59+20480], %rd461;
st.global.u64 [%rd59+20488], %rd432;

BB74_31:
add.s32 %r69, %r94, 1536;
setp.ge.u32	%p31, %r69, %r14;
@%p31 bra BB74_34;

BB74_33:
st.global.u64 [%rd59+24576], %rd462;
st.global.u64 [%rd59+24584], %rd431;

BB74_34:
cvt.u64.u32	%rd226, %r7;
cvt.u64.u32	%rd60, %r14;
add.s64 %rd61, %rd60, %rd3;
add.s64 %rd228, %rd205, %rd226;
shl.b64 %rd229, %rd228, 4;
add.s64 %rd62, %rd1, %rd229;
setp.gt.u32	%p32, %r13, 1791;
@%p32 bra BB74_49;
bra.uni BB74_35;

BB74_49:
ld.global.u64 %rd494, [%rd62];
ld.global.u64 %rd475, [%rd62+8];
ld.global.u64 %rd495, [%rd62+4096];
ld.global.u64 %rd474, [%rd62+4104];
ld.global.u64 %rd496, [%rd62+8192];
ld.global.u64 %rd473, [%rd62+8200];
ld.global.u64 %rd497, [%rd62+12288];
ld.global.u64 %rd472, [%rd62+12296];
ld.global.u64 %rd498, [%rd62+16384];
ld.global.u64 %rd471, [%rd62+16392];
ld.global.u64 %rd499, [%rd62+20480];
ld.global.u64 %rd470, [%rd62+20488];
ld.global.u64 %rd500, [%rd62+24576];
ld.global.u64 %rd469, [%rd62+24584];
bra.uni BB74_50;

BB74_35:
mov.u64 %rd231, 0;
mov.u64 %rd475, %rd231;
setp.ge.u32	%p33, %r94, %r13;
mov.u64 %rd506, %rd231;
@%p33 bra BB74_37;

ld.global.u64 %rd63, [%rd62];
ld.global.u64 %rd475, [%rd62+8];
mov.u64 %rd506, %rd63;

BB74_37:
mov.u64 %rd482, %rd506;
mov.u64 %rd494, %rd482;
add.s32 %r70, %r94, 256;
mov.u64 %rd474, %rd231;
setp.ge.u32	%p34, %r70, %r13;
mov.u64 %rd505, %rd231;
@%p34 bra BB74_39;

ld.global.u64 %rd505, [%rd62+4096];
ld.global.u64 %rd474, [%rd62+4104];

BB74_39:
mov.u64 %rd495, %rd505;
add.s32 %r71, %r94, 512;
mov.u64 %rd473, %rd231;
setp.ge.u32	%p35, %r71, %r13;
mov.u64 %rd504, %rd231;
@%p35 bra BB74_41;

ld.global.u64 %rd504, [%rd62+8192];
ld.global.u64 %rd473, [%rd62+8200];

BB74_41:
mov.u64 %rd496, %rd504;
add.s32 %r72, %r94, 768;
mov.u64 %rd472, %rd231;
setp.ge.u32	%p36, %r72, %r13;
mov.u64 %rd503, %rd231;
@%p36 bra BB74_43;

ld.global.u64 %rd503, [%rd62+12288];
ld.global.u64 %rd472, [%rd62+12296];

BB74_43:
mov.u64 %rd497, %rd503;
add.s32 %r73, %r94, 1024;
mov.u64 %rd471, %rd231;
setp.ge.u32	%p37, %r73, %r13;
mov.u64 %rd502, %rd231;
@%p37 bra BB74_45;

ld.global.u64 %rd502, [%rd62+16384];
ld.global.u64 %rd471, [%rd62+16392];

BB74_45:
mov.u64 %rd498, %rd502;
add.s32 %r74, %r94, 1280;
mov.u64 %rd470, %rd231;
setp.ge.u32	%p38, %r74, %r13;
mov.u64 %rd501, %rd231;
@%p38 bra BB74_47;

ld.global.u64 %rd501, [%rd62+20480];
ld.global.u64 %rd470, [%rd62+20488];

BB74_47:
mov.u64 %rd499, %rd501;
add.s32 %r75, %r94, 1536;
mov.u64 %rd469, %rd231;
setp.ge.u32	%p39, %r75, %r13;
mov.u64 %rd500, %rd231;
@%p39 bra BB74_50;

ld.global.u64 %rd500, [%rd62+24576];
ld.global.u64 %rd469, [%rd62+24584];

BB74_50:
add.s64 %rd245, %rd205, %rd61;
shl.b64 %rd246, %rd245, 4;
add.s64 %rd117, %rd2, %rd246;
@%p32 bra BB74_64;
bra.uni BB74_51;

BB74_64:
st.global.u64 [%rd117], %rd494;
st.global.u64 [%rd117+8], %rd475;
st.global.u64 [%rd117+4096], %rd495;
st.global.u64 [%rd117+4104], %rd474;
st.global.u64 [%rd117+8192], %rd496;
st.global.u64 [%rd117+8200], %rd473;
st.global.u64 [%rd117+12288], %rd497;
st.global.u64 [%rd117+12296], %rd472;
st.global.u64 [%rd117+16384], %rd498;
st.global.u64 [%rd117+16392], %rd471;
st.global.u64 [%rd117+20480], %rd499;
st.global.u64 [%rd117+20488], %rd470;
bra.uni BB74_65;

BB74_51:
setp.ge.u32	%p41, %r94, %r13;
@%p41 bra BB74_53;

st.global.u64 [%rd117], %rd494;
st.global.u64 [%rd117+8], %rd475;

BB74_53:
add.s32 %r76, %r94, 256;
setp.ge.u32	%p42, %r76, %r13;
@%p42 bra BB74_55;

st.global.u64 [%rd117+4096], %rd495;
st.global.u64 [%rd117+4104], %rd474;

BB74_55:
add.s32 %r77, %r94, 512;
setp.ge.u32	%p43, %r77, %r13;
@%p43 bra BB74_57;

st.global.u64 [%rd117+8192], %rd496;
st.global.u64 [%rd117+8200], %rd473;

BB74_57:
add.s32 %r78, %r94, 768;
setp.ge.u32	%p44, %r78, %r13;
@%p44 bra BB74_59;

st.global.u64 [%rd117+12288], %rd497;
st.global.u64 [%rd117+12296], %rd472;

BB74_59:
add.s32 %r79, %r94, 1024;
setp.ge.u32	%p45, %r79, %r13;
@%p45 bra BB74_61;

st.global.u64 [%rd117+16384], %rd498;
st.global.u64 [%rd117+16392], %rd471;

BB74_61:
add.s32 %r80, %r94, 1280;
setp.ge.u32	%p46, %r80, %r13;
@%p46 bra BB74_63;

st.global.u64 [%rd117+20480], %rd499;
st.global.u64 [%rd117+20488], %rd470;

BB74_63:
add.s32 %r81, %r94, 1536;
setp.ge.u32	%p47, %r81, %r13;
@%p47 bra BB74_66;

BB74_65:
st.global.u64 [%rd117+24576], %rd500;
st.global.u64 [%rd117+24584], %rd469;

BB74_66:
bar.sync 0;
mul.lo.s32 %r19, %r94, 7;
add.s32 %r20, %r14, %r13;
min.u32 %r21, %r19, %r20;
setp.lt.u32	%p48, %r21, %r13;
sub.s32 %r82, %r21, %r13;
selp.b32	%r93, 0, %r82, %p48;
min.u32 %r92, %r14, %r21;
setp.ge.u32	%p49, %r93, %r92;
@%p49 bra BB74_69;

add.s32 %r24, %r21, -1;

BB74_68:
add.s32 %r83, %r92, %r93;
shr.u32 %r84, %r83, 1;
sub.s32 %r85, %r24, %r84;
cvt.u64.u32	%rd247, %r85;
add.s64 %rd248, %rd247, %rd61;
cvt.u64.u32	%rd249, %r84;
add.s64 %rd250, %rd249, %rd3;
shl.b64 %rd251, %rd248, 4;
add.s64 %rd252, %rd2, %rd251;
shl.b64 %rd253, %rd250, 4;
add.s64 %rd254, %rd2, %rd253;
ld.global.u64 %rd255, [%rd254];
ld.global.u64 %rd256, [%rd252];
setp.gt.s64	%p50, %rd256, %rd255;
add.s32 %r86, %r84, 1;
selp.b32	%r93, %r93, %r86, %p50;
selp.b32	%r92, %r84, %r92, %p50;
setp.lt.u32	%p51, %r93, %r92;
@%p51 bra BB74_68;

BB74_69:
cvt.u64.u32	%rd258, %r93;
add.s64 %rd118, %rd258, %rd3;
shl.b64 %rd259, %rd118, 4;
add.s64 %rd119, %rd2, %rd259;
shl.b64 %rd260, %rd61, 4;
add.s64 %rd120, %rd2, %rd260;
sub.s32 %r87, %r21, %r93;
cvt.u64.u32	%rd261, %r87;
add.s64 %rd121, %rd61, %rd261;
shl.b64 %rd262, %rd121, 4;
add.s64 %rd122, %rd2, %rd262;
cvt.u64.u32	%rd263, %r13;
add.s64 %rd264, %rd263, %rd3;
add.s64 %rd265, %rd264, %rd60;
shl.b64 %rd266, %rd265, 4;
add.s64 %rd123, %rd2, %rd266;
add.u64 %rd267, %SP, 0;
cvta.to.local.u64 %rd124, %rd267;
mov.u64 %rd507, 0;
mov.pred %p52, 0;
@%p52 bra BB74_71;

BB74_70:
add.s64 %rd268, %rd124, %rd507;
mov.u16 %rs2, 0;
st.local.u8 [%rd268], %rs2;
add.s64 %rd507, %rd507, 1;
setp.lt.u64	%p53, %rd507, 16;
@%p53 bra BB74_70;

BB74_71:
ld.global.u64 %rd270, [%rd119];
ld.global.u64 %rd271, [%rd119+8];
st.local.u64 [%rd124+8], %rd271;
st.local.u64 [%rd124], %rd270;
add.u64 %rd274, %SP, 16;
cvta.to.local.u64 %rd127, %rd274;
mov.u64 %rd508, 0;
@%p52 bra BB74_73;

BB74_72:
add.s64 %rd275, %rd127, %rd508;
mov.u16 %rs3, 0;
st.local.u8 [%rd275], %rs3;
add.s64 %rd508, %rd508, 1;
setp.lt.u64	%p55, %rd508, 16;
@%p55 bra BB74_72;

BB74_73:
ld.global.u64 %rd276, [%rd122];
ld.global.u64 %rd277, [%rd122+8];
st.local.u64 [%rd127+8], %rd277;
st.local.u64 [%rd127], %rd276;
mov.pred %p86, -1;
setp.ge.u64	%p57, %rd122, %rd123;
@%p57 bra BB74_76;

mov.pred %p86, 0;
setp.ge.u64	%p59, %rd119, %rd120;
@%p59 bra BB74_76;

ld.local.u64 %rd284, [%rd124];
ld.local.u64 %rd285, [%rd127];
setp.le.s64	%p86, %rd285, %rd284;

BB74_76:
selp.b64	%rd290, %rd124, %rd127, %p86;
ld.local.u64 %rd130, [%rd290];
ld.local.u64 %rd131, [%rd290+8];
@%p86 bra BB74_78;
bra.uni BB74_77;

BB74_78:
add.s64 %rd298, %rd259, %rd2;
add.s64 %rd134, %rd298, 16;
mov.u64 %rd553, %rd134;
ld.global.u64 %rd299, [%rd119+16];
st.local.u64 [%rd124], %rd299;
ld.global.u64 %rd302, [%rd119+24];
st.local.u64 [%rd124+8], %rd302;
mov.u64 %rd530, %rd122;
mov.u64 %rd531, %rd122;
mov.u64 %rd554, %rd134;
bra.uni BB74_79;

BB74_77:
add.s64 %rd292, %rd262, %rd2;
add.s64 %rd132, %rd292, 16;
mov.u64 %rd530, %rd132;
ld.global.u64 %rd293, [%rd122+16];
st.local.u64 [%rd127], %rd293;
ld.global.u64 %rd296, [%rd122+24];
st.local.u64 [%rd127+8], %rd296;
mov.u64 %rd531, %rd132;
mov.u64 %rd553, %rd119;
mov.u64 %rd554, %rd119;

BB74_79:
mov.u64 %rd139, %rd553;
mov.u64 %rd552, %rd554;
mov.u64 %rd137, %rd530;
mov.u64 %rd529, %rd531;
mov.pred %p87, -1;
setp.ge.u64	%p61, %rd529, %rd123;
@%p61 bra BB74_82;

mov.pred %p87, 0;
setp.ge.u64	%p63, %rd552, %rd120;
@%p63 bra BB74_82;

ld.local.u64 %rd307, [%rd124];
ld.local.u64 %rd308, [%rd127];
setp.le.s64	%p87, %rd308, %rd307;

BB74_82:
selp.b64	%rd313, %rd124, %rd127, %p87;
ld.local.u64 %rd140, [%rd313];
ld.local.u64 %rd141, [%rd313+8];
@%p87 bra BB74_84;
bra.uni BB74_83;

BB74_84:
add.s64 %rd552, %rd552, 16;
add.s64 %rd145, %rd139, 16;
ld.global.u64 %rd318, [%rd139+16];
st.local.u64 [%rd124], %rd318;
ld.global.u64 %rd321, [%rd139+24];
st.local.u64 [%rd124+8], %rd321;
mov.u64 %rd528, %rd137;
mov.u64 %rd551, %rd145;
bra.uni BB74_85;

BB74_83:
add.s64 %rd529, %rd529, 16;
add.s64 %rd143, %rd137, 16;
ld.global.u64 %rd314, [%rd137+16];
st.local.u64 [%rd127], %rd314;
ld.global.u64 %rd317, [%rd137+24];
st.local.u64 [%rd127+8], %rd317;
mov.u64 %rd528, %rd143;
mov.u64 %rd551, %rd139;

BB74_85:
mov.u64 %rd149, %rd551;
mov.u64 %rd550, %rd552;
mov.u64 %rd147, %rd528;
mov.u64 %rd527, %rd529;
mov.pred %p88, -1;
setp.ge.u64	%p65, %rd527, %rd123;
@%p65 bra BB74_88;

mov.pred %p88, 0;
setp.ge.u64	%p67, %rd550, %rd120;
@%p67 bra BB74_88;

ld.local.u64 %rd326, [%rd124];
ld.local.u64 %rd327, [%rd127];
setp.le.s64	%p88, %rd327, %rd326;

BB74_88:
selp.b64	%rd332, %rd124, %rd127, %p88;
ld.local.u64 %rd150, [%rd332];
ld.local.u64 %rd151, [%rd332+8];
@%p88 bra BB74_90;
bra.uni BB74_89;

BB74_90:
add.s64 %rd550, %rd550, 16;
add.s64 %rd155, %rd149, 16;
ld.global.u64 %rd337, [%rd149+16];
st.local.u64 [%rd124], %rd337;
ld.global.u64 %rd340, [%rd149+24];
st.local.u64 [%rd124+8], %rd340;
mov.u64 %rd526, %rd147;
mov.u64 %rd549, %rd155;
bra.uni BB74_91;

BB74_89:
add.s64 %rd527, %rd527, 16;
add.s64 %rd153, %rd147, 16;
ld.global.u64 %rd333, [%rd147+16];
st.local.u64 [%rd127], %rd333;
ld.global.u64 %rd336, [%rd147+24];
st.local.u64 [%rd127+8], %rd336;
mov.u64 %rd526, %rd153;
mov.u64 %rd549, %rd149;

BB74_91:
mov.u64 %rd159, %rd549;
mov.u64 %rd548, %rd550;
mov.u64 %rd157, %rd526;
mov.u64 %rd525, %rd527;
mov.pred %p89, -1;
setp.ge.u64	%p69, %rd525, %rd123;
@%p69 bra BB74_94;

mov.pred %p89, 0;
setp.ge.u64	%p71, %rd548, %rd120;
@%p71 bra BB74_94;

ld.local.u64 %rd345, [%rd124];
ld.local.u64 %rd346, [%rd127];
setp.le.s64	%p89, %rd346, %rd345;

BB74_94:
selp.b64	%rd351, %rd124, %rd127, %p89;
ld.local.u64 %rd160, [%rd351];
ld.local.u64 %rd161, [%rd351+8];
@%p89 bra BB74_96;
bra.uni BB74_95;

BB74_96:
add.s64 %rd548, %rd548, 16;
add.s64 %rd165, %rd159, 16;
ld.global.u64 %rd356, [%rd159+16];
st.local.u64 [%rd124], %rd356;
ld.global.u64 %rd359, [%rd159+24];
st.local.u64 [%rd124+8], %rd359;
mov.u64 %rd524, %rd157;
mov.u64 %rd547, %rd165;
bra.uni BB74_97;

BB74_95:
add.s64 %rd525, %rd525, 16;
add.s64 %rd163, %rd157, 16;
ld.global.u64 %rd352, [%rd157+16];
st.local.u64 [%rd127], %rd352;
ld.global.u64 %rd355, [%rd157+24];
st.local.u64 [%rd127+8], %rd355;
mov.u64 %rd524, %rd163;
mov.u64 %rd547, %rd159;

BB74_97:
mov.u64 %rd169, %rd547;
mov.u64 %rd546, %rd548;
mov.u64 %rd167, %rd524;
mov.u64 %rd523, %rd525;
mov.pred %p90, -1;
setp.ge.u64	%p73, %rd523, %rd123;
@%p73 bra BB74_100;

mov.pred %p90, 0;
setp.ge.u64	%p75, %rd546, %rd120;
@%p75 bra BB74_100;

ld.local.u64 %rd364, [%rd124];
ld.local.u64 %rd365, [%rd127];
setp.le.s64	%p90, %rd365, %rd364;

BB74_100:
selp.b64	%rd370, %rd124, %rd127, %p90;
ld.local.u64 %rd170, [%rd370];
ld.local.u64 %rd171, [%rd370+8];
@%p90 bra BB74_102;
bra.uni BB74_101;

BB74_102:
add.s64 %rd546, %rd546, 16;
add.s64 %rd175, %rd169, 16;
ld.global.u64 %rd375, [%rd169+16];
st.local.u64 [%rd124], %rd375;
ld.global.u64 %rd378, [%rd169+24];
st.local.u64 [%rd124+8], %rd378;
mov.u64 %rd522, %rd167;
mov.u64 %rd545, %rd175;
bra.uni BB74_103;

BB74_101:
add.s64 %rd523, %rd523, 16;
add.s64 %rd173, %rd167, 16;
ld.global.u64 %rd371, [%rd167+16];
st.local.u64 [%rd127], %rd371;
ld.global.u64 %rd374, [%rd167+24];
st.local.u64 [%rd127+8], %rd374;
mov.u64 %rd522, %rd173;
mov.u64 %rd545, %rd169;

BB74_103:
mov.u64 %rd179, %rd545;
mov.u64 %rd544, %rd546;
mov.u64 %rd177, %rd522;
mov.u64 %rd521, %rd523;
mov.pred %p91, -1;
setp.ge.u64	%p77, %rd521, %rd123;
@%p77 bra BB74_106;

mov.pred %p91, 0;
setp.ge.u64	%p79, %rd544, %rd120;
@%p79 bra BB74_106;

ld.local.u64 %rd383, [%rd124];
ld.local.u64 %rd384, [%rd127];
setp.le.s64	%p91, %rd384, %rd383;

BB74_106:
selp.b64	%rd389, %rd124, %rd127, %p91;
ld.local.u64 %rd180, [%rd389];
ld.local.u64 %rd181, [%rd389+8];
@%p91 bra BB74_108;
bra.uni BB74_107;

BB74_108:
add.s64 %rd544, %rd544, 16;
add.s64 %rd185, %rd179, 16;
ld.global.u64 %rd394, [%rd179+16];
st.local.u64 [%rd124], %rd394;
ld.global.u64 %rd397, [%rd179+24];
st.local.u64 [%rd124+8], %rd397;
mov.u64 %rd520, %rd177;
mov.u64 %rd543, %rd185;
bra.uni BB74_109;

BB74_107:
add.s64 %rd521, %rd521, 16;
add.s64 %rd183, %rd177, 16;
ld.global.u64 %rd390, [%rd177+16];
st.local.u64 [%rd127], %rd390;
ld.global.u64 %rd393, [%rd177+24];
st.local.u64 [%rd127+8], %rd393;
mov.u64 %rd520, %rd183;
mov.u64 %rd543, %rd179;

BB74_109:
mov.pred %p80, -1;
setp.ge.u64	%p81, %rd521, %rd123;
mov.pred %p92, %p80;
@%p81 bra BB74_112;

setp.ge.u64	%p83, %rd544, %rd120;
mov.pred %p92, %p52;
@%p83 bra BB74_112;

ld.local.u64 %rd402, [%rd124];
ld.local.u64 %rd403, [%rd127];
setp.le.s64	%p92, %rd403, %rd402;

BB74_112:
selp.b64	%rd408, %rd124, %rd127, %p92;
ld.local.u64 %rd190, [%rd408];
ld.local.u64 %rd191, [%rd408+8];
@%p92 bra BB74_114;
bra.uni BB74_113;

BB74_114:
ld.global.u64 %rd413, [%rd543+16];
st.local.u64 [%rd124], %rd413;
ld.global.u64 %rd416, [%rd543+24];
st.local.u64 [%rd124+8], %rd416;
bra.uni BB74_115;

BB74_113:
ld.global.u64 %rd409, [%rd520+16];
st.local.u64 [%rd127], %rd409;
ld.global.u64 %rd412, [%rd520+24];
st.local.u64 [%rd127+8], %rd412;

BB74_115:
cvta.to.global.u64 %rd192, %rd197;
cvta.to.global.u64 %rd193, %rd198;
bar.sync 0;
cvt.u64.u32	%rd417, %r19;
add.s64 %rd418, %rd417, %rd3;
shl.b64 %rd419, %rd418, 4;
add.s64 %rd420, %rd2, %rd419;
st.global.u64 [%rd420], %rd130;
st.global.u64 [%rd420+8], %rd131;
st.global.u64 [%rd420+16], %rd140;
st.global.u64 [%rd420+24], %rd141;
st.global.u64 [%rd420+32], %rd150;
st.global.u64 [%rd420+40], %rd151;
st.global.u64 [%rd420+48], %rd160;
st.global.u64 [%rd420+56], %rd161;
st.global.u64 [%rd420+64], %rd170;
st.global.u64 [%rd420+72], %rd171;
st.global.u64 [%rd420+80], %rd180;
st.global.u64 [%rd420+88], %rd181;
st.global.u64 [%rd420+96], %rd190;
st.global.u64 [%rd420+104], %rd191;
bar.sync 0;
mul.lo.s32 %r89, %r34, 1792;
cvt.u64.u32	%rd194, %r89;
setp.ge.u32	%p84, %r94, %r20;
@%p84 bra BB74_117;

BB74_116:
cvt.u64.u32	%rd421, %r94;
add.s64 %rd422, %rd421, %rd194;
shl.b64 %rd423, %rd422, 3;
add.s64 %rd424, %rd192, %rd423;
add.s64 %rd425, %rd193, %rd423;
add.s64 %rd426, %rd421, %rd3;
shl.b64 %rd427, %rd426, 4;
add.s64 %rd428, %rd2, %rd427;
ld.global.u64 %rd429, [%rd428];
st.global.u64 [%rd424], %rd429;
ld.global.u64 %rd430, [%rd428+8];
st.global.u64 [%rd425], %rd430;
add.s32 %r94, %r94, 256;
setp.lt.u32	%p85, %r94, %r20;
@%p85 bra BB74_116;

BB74_117:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustGTOpIlEEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustGTOpIlEEEEEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot75[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<89>;
.reg .b16 %rs<17>;
.reg .b32 %r<104>;
.reg .b64 %rd<556>;


mov.u64 %rd555, __local_depot75;
cvta.local.u64 %SP, %rd555;
ld.param.u64 %rd190, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustGTOpIlEEEEEEEvT__param_0+40];
ld.param.u64 %rd189, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustGTOpIlEEEEEEEvT__param_0+32];
ld.param.u32 %r5, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustGTOpIlEEEEEEEvT__param_0+16];
ld.param.u32 %r31, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustGTOpIlEEEEEEEvT__param_0];
ld.param.u64 %rd188, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustGTOpIlEEEEEEEvT__param_0+24];
ld.param.u64 %rd187, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustGTOpIlEEEEEEEvT__param_0+8];
ld.param.v4.u8 {%rs9, %rs10, %rs11, %rs12}, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustGTOpIlEEEEEEEvT__param_0+52];
mov.u16 %rs8, %rs12;
mov.u16 %rs7, %rs11;
mov.u16 %rs6, %rs10;
mov.u16 %rs5, %rs9;
ld.param.v4.u8 {%rs13, %rs14, %rs15, %rs16}, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustGTOpIlEEEEEEEvT__param_0+48];
mov.u16 %rs4, %rs16;
mov.u16 %rs3, %rs15;
mov.u16 %rs2, %rs14;
mov.u16 %rs1, %rs13;
cvta.to.global.u64 %rd1, %rd187;
cvta.to.global.u64 %rd191, %rd188;
mov.u32 %r33, %ctaid.x;
mul.wide.u32 %rd192, %r33, 4;
add.s64 %rd193, %rd191, %rd192;
neg.s32 %r34, %r31;
and.b32 %r1, %r33, %r34;
shr.s32 %r2, %r31, 1;
mul.lo.s32 %r3, %r1, 1792;
ld.global.u32 %r4, [%rd193];
ld.global.u32 %r35, [%rd193+4];
add.s32 %r36, %r3, %r35;
min.s32 %r100, %r36, %r5;
add.s32 %r37, %r33, %r2;
mul.lo.s32 %r38, %r37, 1792;
sub.s32 %r39, %r38, %r4;
min.s32 %r7, %r39, %r5;
add.s32 %r40, %r38, 1792;
sub.s32 %r41, %r40, %r35;
min.s32 %r99, %r41, %r5;
add.s32 %r42, %r31, -1;
and.b32 %r43, %r33, %r42;
setp.ne.s32	%p15, %r42, %r43;
@%p15 bra BB75_2;

add.s32 %r44, %r1, %r2;
mul.lo.s32 %r45, %r44, 1792;
min.s32 %r100, %r45, %r5;
mad.lo.s32 %r46, %r2, 2, %r1;
mul.lo.s32 %r47, %r46, 1792;
min.s32 %r99, %r47, %r5;

BB75_2:
add.s32 %r48, %r3, %r4;
sub.s32 %r13, %r99, %r7;
sub.s32 %r14, %r100, %r48;
setp.gt.u32	%p16, %r14, 1791;
mov.u32 %r103, %tid.x;
cvt.u64.u32	%rd194, %r103;
cvt.u64.u32	%rd195, %r48;
add.s64 %rd196, %rd194, %rd195;
shl.b64 %rd197, %rd196, 4;
add.s64 %rd2, %rd1, %rd197;
@%p16 bra BB75_17;
bra.uni BB75_3;

BB75_17:
ld.global.u64 %rd460, [%rd2];
ld.global.u64 %rd441, [%rd2+8];
ld.global.u64 %rd461, [%rd2+4096];
ld.global.u64 %rd440, [%rd2+4104];
ld.global.u64 %rd462, [%rd2+8192];
ld.global.u64 %rd439, [%rd2+8200];
ld.global.u64 %rd463, [%rd2+12288];
ld.global.u64 %rd438, [%rd2+12296];
ld.global.u64 %rd464, [%rd2+16384];
ld.global.u64 %rd437, [%rd2+16392];
ld.global.u64 %rd465, [%rd2+20480];
ld.global.u64 %rd436, [%rd2+20488];
ld.global.u64 %rd466, [%rd2+24576];
ld.global.u64 %rd435, [%rd2+24584];
bra.uni BB75_18;

BB75_3:
mov.u64 %rd199, 0;
mov.u64 %rd441, %rd199;
setp.ge.u32	%p17, %r103, %r14;
mov.u64 %rd472, %rd199;
@%p17 bra BB75_5;

ld.global.u64 %rd3, [%rd2];
ld.global.u64 %rd441, [%rd2+8];
mov.u64 %rd472, %rd3;

BB75_5:
mov.u64 %rd448, %rd472;
mov.u64 %rd460, %rd448;
add.s32 %r49, %r103, 256;
mov.u64 %rd440, %rd199;
setp.ge.u32	%p18, %r49, %r14;
mov.u64 %rd471, %rd199;
@%p18 bra BB75_7;

ld.global.u64 %rd471, [%rd2+4096];
ld.global.u64 %rd440, [%rd2+4104];

BB75_7:
mov.u64 %rd461, %rd471;
add.s32 %r50, %r103, 512;
mov.u64 %rd439, %rd199;
setp.ge.u32	%p19, %r50, %r14;
mov.u64 %rd470, %rd199;
@%p19 bra BB75_9;

ld.global.u64 %rd470, [%rd2+8192];
ld.global.u64 %rd439, [%rd2+8200];

BB75_9:
mov.u64 %rd462, %rd470;
add.s32 %r51, %r103, 768;
mov.u64 %rd438, %rd199;
setp.ge.u32	%p20, %r51, %r14;
mov.u64 %rd469, %rd199;
@%p20 bra BB75_11;

ld.global.u64 %rd469, [%rd2+12288];
ld.global.u64 %rd438, [%rd2+12296];

BB75_11:
mov.u64 %rd463, %rd469;
add.s32 %r52, %r103, 1024;
mov.u64 %rd437, %rd199;
setp.ge.u32	%p21, %r52, %r14;
mov.u64 %rd468, %rd199;
@%p21 bra BB75_13;

ld.global.u64 %rd468, [%rd2+16384];
ld.global.u64 %rd437, [%rd2+16392];

BB75_13:
mov.u64 %rd464, %rd468;
add.s32 %r53, %r103, 1280;
mov.u64 %rd436, %rd199;
setp.ge.u32	%p22, %r53, %r14;
mov.u64 %rd467, %rd199;
@%p22 bra BB75_15;

ld.global.u64 %rd467, [%rd2+20480];
ld.global.u64 %rd436, [%rd2+20488];

BB75_15:
mov.u64 %rd465, %rd467;
add.s32 %r54, %r103, 1536;
mov.u64 %rd435, %rd199;
setp.ge.u32	%p23, %r54, %r14;
mov.u64 %rd466, %rd199;
@%p23 bra BB75_18;

ld.global.u64 %rd466, [%rd2+24576];
ld.global.u64 %rd435, [%rd2+24584];

BB75_18:
@%p16 bra BB75_33;
bra.uni BB75_19;

BB75_33:
mov.u32 %r75, %tid.x;
mul.wide.u32 %rd233, %r75, 16;
mov.u64 %rd234, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd235, %rd234, %rd233;
st.shared.u64 [%rd235], %rd460;
st.shared.u64 [%rd235+8], %rd441;
st.shared.u64 [%rd235+4096], %rd461;
st.shared.u64 [%rd235+4104], %rd440;
st.shared.u64 [%rd235+8192], %rd462;
st.shared.u64 [%rd235+8200], %rd439;
st.shared.u64 [%rd235+12288], %rd463;
st.shared.u64 [%rd235+12296], %rd438;
st.shared.u64 [%rd235+16384], %rd464;
st.shared.u64 [%rd235+16392], %rd437;
st.shared.u64 [%rd235+20480], %rd465;
st.shared.u64 [%rd235+20488], %rd436;
st.shared.u64 [%rd235+24576], %rd466;
st.shared.u64 [%rd235+24584], %rd435;
bra.uni BB75_34;

BB75_19:
setp.ge.u32	%p25, %r103, %r14;
@%p25 bra BB75_21;

mul.wide.u32 %rd212, %r103, 16;
mov.u64 %rd213, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd214, %rd213, %rd212;
st.shared.u64 [%rd214], %rd460;
st.shared.u64 [%rd214+8], %rd441;

BB75_21:
add.s32 %r58, %r103, 256;
setp.ge.u32	%p26, %r58, %r14;
@%p26 bra BB75_23;

mul.wide.u32 %rd215, %r103, 16;
mov.u64 %rd216, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd217, %rd216, %rd215;
st.shared.u64 [%rd217+4096], %rd461;
st.shared.u64 [%rd217+4104], %rd440;

BB75_23:
add.s32 %r61, %r103, 512;
setp.ge.u32	%p27, %r61, %r14;
@%p27 bra BB75_25;

mul.wide.u32 %rd218, %r103, 16;
mov.u64 %rd219, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd220, %rd219, %rd218;
st.shared.u64 [%rd220+8192], %rd462;
st.shared.u64 [%rd220+8200], %rd439;

BB75_25:
add.s32 %r64, %r103, 768;
setp.ge.u32	%p28, %r64, %r14;
@%p28 bra BB75_27;

mul.wide.u32 %rd221, %r103, 16;
mov.u64 %rd222, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd223, %rd222, %rd221;
st.shared.u64 [%rd223+12288], %rd463;
st.shared.u64 [%rd223+12296], %rd438;

BB75_27:
add.s32 %r67, %r103, 1024;
setp.ge.u32	%p29, %r67, %r14;
@%p29 bra BB75_29;

mul.wide.u32 %rd224, %r103, 16;
mov.u64 %rd225, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd226, %rd225, %rd224;
st.shared.u64 [%rd226+16384], %rd464;
st.shared.u64 [%rd226+16392], %rd437;

BB75_29:
add.s32 %r70, %r103, 1280;
setp.ge.u32	%p30, %r70, %r14;
@%p30 bra BB75_31;

mul.wide.u32 %rd227, %r103, 16;
mov.u64 %rd228, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd229, %rd228, %rd227;
st.shared.u64 [%rd229+20480], %rd465;
st.shared.u64 [%rd229+20488], %rd436;

BB75_31:
add.s32 %r73, %r103, 1536;
setp.ge.u32	%p31, %r73, %r14;
@%p31 bra BB75_34;

mul.wide.u32 %rd230, %r103, 16;
mov.u64 %rd231, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd232, %rd231, %rd230;
st.shared.u64 [%rd232+24576], %rd466;
st.shared.u64 [%rd232+24584], %rd435;

BB75_34:
cvt.u64.u32	%rd236, %r7;
cvt.u64.u32	%rd57, %r14;
add.s64 %rd238, %rd194, %rd236;
shl.b64 %rd239, %rd238, 4;
add.s64 %rd58, %rd1, %rd239;
setp.gt.u32	%p32, %r13, 1791;
@%p32 bra BB75_49;
bra.uni BB75_35;

BB75_49:
ld.global.u64 %rd498, [%rd58];
ld.global.u64 %rd479, [%rd58+8];
ld.global.u64 %rd499, [%rd58+4096];
ld.global.u64 %rd478, [%rd58+4104];
ld.global.u64 %rd500, [%rd58+8192];
ld.global.u64 %rd477, [%rd58+8200];
ld.global.u64 %rd501, [%rd58+12288];
ld.global.u64 %rd476, [%rd58+12296];
ld.global.u64 %rd502, [%rd58+16384];
ld.global.u64 %rd475, [%rd58+16392];
ld.global.u64 %rd503, [%rd58+20480];
ld.global.u64 %rd474, [%rd58+20488];
ld.global.u64 %rd504, [%rd58+24576];
ld.global.u64 %rd473, [%rd58+24584];
bra.uni BB75_50;

BB75_35:
mov.u64 %rd241, 0;
mov.u64 %rd479, %rd241;
setp.ge.u32	%p33, %r103, %r13;
mov.u64 %rd510, %rd241;
@%p33 bra BB75_37;

ld.global.u64 %rd59, [%rd58];
ld.global.u64 %rd479, [%rd58+8];
mov.u64 %rd510, %rd59;

BB75_37:
mov.u64 %rd486, %rd510;
mov.u64 %rd498, %rd486;
add.s32 %r76, %r103, 256;
mov.u64 %rd478, %rd241;
setp.ge.u32	%p34, %r76, %r13;
mov.u64 %rd509, %rd241;
@%p34 bra BB75_39;

ld.global.u64 %rd509, [%rd58+4096];
ld.global.u64 %rd478, [%rd58+4104];

BB75_39:
mov.u64 %rd499, %rd509;
add.s32 %r77, %r103, 512;
mov.u64 %rd477, %rd241;
setp.ge.u32	%p35, %r77, %r13;
mov.u64 %rd508, %rd241;
@%p35 bra BB75_41;

ld.global.u64 %rd508, [%rd58+8192];
ld.global.u64 %rd477, [%rd58+8200];

BB75_41:
mov.u64 %rd500, %rd508;
add.s32 %r78, %r103, 768;
mov.u64 %rd476, %rd241;
setp.ge.u32	%p36, %r78, %r13;
mov.u64 %rd507, %rd241;
@%p36 bra BB75_43;

ld.global.u64 %rd507, [%rd58+12288];
ld.global.u64 %rd476, [%rd58+12296];

BB75_43:
mov.u64 %rd501, %rd507;
add.s32 %r79, %r103, 1024;
mov.u64 %rd475, %rd241;
setp.ge.u32	%p37, %r79, %r13;
mov.u64 %rd506, %rd241;
@%p37 bra BB75_45;

ld.global.u64 %rd506, [%rd58+16384];
ld.global.u64 %rd475, [%rd58+16392];

BB75_45:
mov.u64 %rd502, %rd506;
add.s32 %r80, %r103, 1280;
mov.u64 %rd474, %rd241;
setp.ge.u32	%p38, %r80, %r13;
mov.u64 %rd505, %rd241;
@%p38 bra BB75_47;

ld.global.u64 %rd505, [%rd58+20480];
ld.global.u64 %rd474, [%rd58+20488];

BB75_47:
mov.u64 %rd503, %rd505;
add.s32 %r81, %r103, 1536;
mov.u64 %rd473, %rd241;
setp.ge.u32	%p39, %r81, %r13;
mov.u64 %rd504, %rd241;
@%p39 bra BB75_50;

ld.global.u64 %rd504, [%rd58+24576];
ld.global.u64 %rd473, [%rd58+24584];

BB75_50:
add.s64 %rd255, %rd194, %rd57;
shl.b64 %rd256, %rd255, 4;
mov.u64 %rd257, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd113, %rd257, %rd256;
@%p32 bra BB75_64;
bra.uni BB75_51;

BB75_64:
st.shared.u64 [%rd113], %rd498;
st.shared.u64 [%rd113+8], %rd479;
st.shared.u64 [%rd113+4096], %rd499;
st.shared.u64 [%rd113+4104], %rd478;
st.shared.u64 [%rd113+8192], %rd500;
st.shared.u64 [%rd113+8200], %rd477;
st.shared.u64 [%rd113+12288], %rd501;
st.shared.u64 [%rd113+12296], %rd476;
st.shared.u64 [%rd113+16384], %rd502;
st.shared.u64 [%rd113+16392], %rd475;
st.shared.u64 [%rd113+20480], %rd503;
st.shared.u64 [%rd113+20488], %rd474;
bra.uni BB75_65;

BB75_51:
setp.ge.u32	%p41, %r103, %r13;
@%p41 bra BB75_53;

st.shared.u64 [%rd113], %rd498;
st.shared.u64 [%rd113+8], %rd479;

BB75_53:
add.s32 %r82, %r103, 256;
setp.ge.u32	%p42, %r82, %r13;
@%p42 bra BB75_55;

st.shared.u64 [%rd113+4096], %rd499;
st.shared.u64 [%rd113+4104], %rd478;

BB75_55:
add.s32 %r83, %r103, 512;
setp.ge.u32	%p43, %r83, %r13;
@%p43 bra BB75_57;

st.shared.u64 [%rd113+8192], %rd500;
st.shared.u64 [%rd113+8200], %rd477;

BB75_57:
add.s32 %r84, %r103, 768;
setp.ge.u32	%p44, %r84, %r13;
@%p44 bra BB75_59;

st.shared.u64 [%rd113+12288], %rd501;
st.shared.u64 [%rd113+12296], %rd476;

BB75_59:
add.s32 %r85, %r103, 1024;
setp.ge.u32	%p45, %r85, %r13;
@%p45 bra BB75_61;

st.shared.u64 [%rd113+16384], %rd502;
st.shared.u64 [%rd113+16392], %rd475;

BB75_61:
add.s32 %r86, %r103, 1280;
setp.ge.u32	%p46, %r86, %r13;
@%p46 bra BB75_63;

st.shared.u64 [%rd113+20480], %rd503;
st.shared.u64 [%rd113+20488], %rd474;

BB75_63:
add.s32 %r87, %r103, 1536;
setp.ge.u32	%p47, %r87, %r13;
@%p47 bra BB75_66;

BB75_65:
st.shared.u64 [%rd113+24576], %rd504;
st.shared.u64 [%rd113+24584], %rd473;

BB75_66:
bar.sync 0;
mul.lo.s32 %r89, %r103, 7;
add.s32 %r18, %r14, %r13;
min.u32 %r19, %r89, %r18;
setp.lt.u32	%p48, %r19, %r13;
sub.s32 %r90, %r19, %r13;
selp.b32	%r102, 0, %r90, %p48;
min.u32 %r101, %r14, %r19;
setp.ge.u32	%p49, %r102, %r101;
@%p49 bra BB75_69;

add.s32 %r22, %r19, -1;

BB75_68:
add.s32 %r91, %r101, %r102;
shr.u32 %r92, %r91, 1;
sub.s32 %r93, %r22, %r92;
cvt.u64.u32	%rd258, %r93;
add.s64 %rd259, %rd258, %rd57;
shl.b64 %rd260, %rd259, 4;
add.s64 %rd262, %rd257, %rd260;
mul.wide.u32 %rd263, %r92, 16;
add.s64 %rd264, %rd257, %rd263;
ld.shared.u64 %rd265, [%rd264];
ld.shared.u64 %rd266, [%rd262];
setp.gt.s64	%p50, %rd266, %rd265;
add.s32 %r94, %r92, 1;
selp.b32	%r102, %r102, %r94, %p50;
selp.b32	%r101, %r92, %r101, %p50;
setp.lt.u32	%p51, %r102, %r101;
@%p51 bra BB75_68;

BB75_69:
cvt.u64.u32	%rd114, %r102;
mul.wide.u32 %rd267, %r102, 16;
add.s64 %rd115, %rd257, %rd267;
shl.b64 %rd269, %rd57, 4;
add.s64 %rd116, %rd257, %rd269;
sub.s32 %r95, %r19, %r102;
cvt.u64.u32	%rd270, %r95;
add.s64 %rd117, %rd270, %rd57;
shl.b64 %rd271, %rd117, 4;
add.s64 %rd118, %rd257, %rd271;
cvt.u64.u32	%rd272, %r13;
add.s64 %rd273, %rd57, %rd272;
shl.b64 %rd274, %rd273, 4;
add.s64 %rd119, %rd257, %rd274;
ld.shared.u64 %rd275, [%rd115];
ld.shared.u64 %rd276, [%rd115+8];
add.u64 %rd277, %SP, 0;
cvta.to.local.u64 %rd278, %rd277;
st.local.u64 [%rd278+8], %rd276;
st.local.u64 [%rd278], %rd275;
ld.shared.u64 %rd279, [%rd118];
ld.shared.u64 %rd280, [%rd118+8];
add.u64 %rd281, %SP, 16;
cvta.to.local.u64 %rd282, %rd281;
st.local.u64 [%rd282+8], %rd280;
st.local.u64 [%rd282], %rd279;
mov.pred %p82, -1;
setp.ge.u64	%p53, %rd118, %rd119;
@%p53 bra BB75_72;

mov.pred %p82, 0;
setp.ge.u64	%p55, %rd115, %rd116;
@%p55 bra BB75_72;

ld.local.u64 %rd287, [%rd278];
ld.local.u64 %rd288, [%rd282];
setp.le.s64	%p82, %rd288, %rd287;

BB75_72:
selp.b64	%rd293, %rd278, %rd282, %p82;
ld.local.u64 %rd120, [%rd293];
ld.local.u64 %rd121, [%rd293+8];
@%p82 bra BB75_74;
bra.uni BB75_73;

BB75_74:
mov.u64 %rd532, %rd118;
shl.b64 %rd301, %rd114, 4;
add.s64 %rd303, %rd301, %rd257;
add.s64 %rd126, %rd303, 16;
mov.u64 %rd554, %rd126;
ld.shared.u64 %rd304, [%rd115+16];
ld.shared.u64 %rd307, [%rd115+24];
st.local.u64 [%rd278], %rd304;
st.local.u64 [%rd278+8], %rd307;
mov.u64 %rd521, %rd118;
mov.u64 %rd543, %rd126;
bra.uni BB75_75;

BB75_73:
mov.u64 %rd554, %rd115;
add.s64 %rd296, %rd271, %rd257;
add.s64 %rd123, %rd296, 16;
mov.u64 %rd532, %rd123;
ld.shared.u64 %rd297, [%rd118+16];
ld.shared.u64 %rd300, [%rd118+24];
st.local.u64 [%rd282], %rd297;
st.local.u64 [%rd282+8], %rd300;
mov.u64 %rd521, %rd123;
mov.u64 %rd543, %rd115;

BB75_75:
mov.u64 %rd131, %rd554;
mov.u64 %rd542, %rd543;
mov.u64 %rd129, %rd532;
mov.u64 %rd520, %rd521;
mov.pred %p83, -1;
setp.ge.u64	%p57, %rd520, %rd119;
@%p57 bra BB75_78;

mov.pred %p83, 0;
setp.ge.u64	%p59, %rd542, %rd116;
@%p59 bra BB75_78;

ld.local.u64 %rd312, [%rd278];
ld.local.u64 %rd313, [%rd282];
setp.le.s64	%p83, %rd313, %rd312;

BB75_78:
selp.b64	%rd318, %rd278, %rd282, %p83;
ld.local.u64 %rd132, [%rd318];
ld.local.u64 %rd133, [%rd318+8];
@%p83 bra BB75_80;
bra.uni BB75_79;

BB75_80:
add.s64 %rd542, %rd542, 16;
add.s64 %rd137, %rd131, 16;
ld.shared.u64 %rd323, [%rd131+16];
ld.shared.u64 %rd326, [%rd131+24];
st.local.u64 [%rd278], %rd323;
st.local.u64 [%rd278+8], %rd326;
mov.u64 %rd531, %rd129;
mov.u64 %rd553, %rd137;
bra.uni BB75_81;

BB75_79:
add.s64 %rd520, %rd520, 16;
add.s64 %rd135, %rd129, 16;
ld.shared.u64 %rd319, [%rd129+16];
ld.shared.u64 %rd322, [%rd129+24];
st.local.u64 [%rd282], %rd319;
st.local.u64 [%rd282+8], %rd322;
mov.u64 %rd531, %rd135;
mov.u64 %rd553, %rd131;

BB75_81:
mov.u64 %rd141, %rd553;
mov.u64 %rd541, %rd542;
mov.u64 %rd139, %rd531;
mov.u64 %rd519, %rd520;
mov.pred %p84, -1;
setp.ge.u64	%p61, %rd519, %rd119;
@%p61 bra BB75_84;

mov.pred %p84, 0;
setp.ge.u64	%p63, %rd541, %rd116;
@%p63 bra BB75_84;

ld.local.u64 %rd331, [%rd278];
ld.local.u64 %rd332, [%rd282];
setp.le.s64	%p84, %rd332, %rd331;

BB75_84:
selp.b64	%rd337, %rd278, %rd282, %p84;
ld.local.u64 %rd142, [%rd337];
ld.local.u64 %rd143, [%rd337+8];
@%p84 bra BB75_86;
bra.uni BB75_85;

BB75_86:
add.s64 %rd541, %rd541, 16;
add.s64 %rd147, %rd141, 16;
ld.shared.u64 %rd342, [%rd141+16];
st.local.u64 [%rd278], %rd342;
ld.shared.u64 %rd345, [%rd141+24];
st.local.u64 [%rd278+8], %rd345;
mov.u64 %rd530, %rd139;
mov.u64 %rd552, %rd147;
bra.uni BB75_87;

BB75_85:
add.s64 %rd519, %rd519, 16;
add.s64 %rd145, %rd139, 16;
ld.shared.u64 %rd338, [%rd139+16];
st.local.u64 [%rd282], %rd338;
ld.shared.u64 %rd341, [%rd139+24];
st.local.u64 [%rd282+8], %rd341;
mov.u64 %rd530, %rd145;
mov.u64 %rd552, %rd141;

BB75_87:
mov.u64 %rd151, %rd552;
mov.u64 %rd540, %rd541;
mov.u64 %rd149, %rd530;
mov.u64 %rd518, %rd519;
mov.pred %p85, -1;
setp.ge.u64	%p65, %rd518, %rd119;
@%p65 bra BB75_90;

mov.pred %p85, 0;
setp.ge.u64	%p67, %rd540, %rd116;
@%p67 bra BB75_90;

ld.local.u64 %rd350, [%rd278];
ld.local.u64 %rd351, [%rd282];
setp.le.s64	%p85, %rd351, %rd350;

BB75_90:
selp.b64	%rd356, %rd278, %rd282, %p85;
ld.local.u64 %rd152, [%rd356];
ld.local.u64 %rd153, [%rd356+8];
@%p85 bra BB75_92;
bra.uni BB75_91;

BB75_92:
add.s64 %rd540, %rd540, 16;
add.s64 %rd157, %rd151, 16;
ld.shared.u64 %rd361, [%rd151+16];
st.local.u64 [%rd278], %rd361;
ld.shared.u64 %rd364, [%rd151+24];
st.local.u64 [%rd278+8], %rd364;
mov.u64 %rd529, %rd149;
mov.u64 %rd551, %rd157;
bra.uni BB75_93;

BB75_91:
add.s64 %rd518, %rd518, 16;
add.s64 %rd155, %rd149, 16;
ld.shared.u64 %rd357, [%rd149+16];
st.local.u64 [%rd282], %rd357;
ld.shared.u64 %rd360, [%rd149+24];
st.local.u64 [%rd282+8], %rd360;
mov.u64 %rd529, %rd155;
mov.u64 %rd551, %rd151;

BB75_93:
mov.u64 %rd161, %rd551;
mov.u64 %rd539, %rd540;
mov.u64 %rd159, %rd529;
mov.u64 %rd517, %rd518;
mov.pred %p86, -1;
setp.ge.u64	%p69, %rd517, %rd119;
@%p69 bra BB75_96;

mov.pred %p86, 0;
setp.ge.u64	%p71, %rd539, %rd116;
@%p71 bra BB75_96;

ld.local.u64 %rd369, [%rd278];
ld.local.u64 %rd370, [%rd282];
setp.le.s64	%p86, %rd370, %rd369;

BB75_96:
selp.b64	%rd375, %rd278, %rd282, %p86;
ld.local.u64 %rd162, [%rd375];
ld.local.u64 %rd163, [%rd375+8];
@%p86 bra BB75_98;
bra.uni BB75_97;

BB75_98:
add.s64 %rd539, %rd539, 16;
add.s64 %rd167, %rd161, 16;
ld.shared.u64 %rd380, [%rd161+16];
st.local.u64 [%rd278], %rd380;
ld.shared.u64 %rd383, [%rd161+24];
st.local.u64 [%rd278+8], %rd383;
mov.u64 %rd528, %rd159;
mov.u64 %rd550, %rd167;
bra.uni BB75_99;

BB75_97:
add.s64 %rd517, %rd517, 16;
add.s64 %rd165, %rd159, 16;
ld.shared.u64 %rd376, [%rd159+16];
st.local.u64 [%rd282], %rd376;
ld.shared.u64 %rd379, [%rd159+24];
st.local.u64 [%rd282+8], %rd379;
mov.u64 %rd528, %rd165;
mov.u64 %rd550, %rd161;

BB75_99:
mov.u64 %rd171, %rd550;
mov.u64 %rd538, %rd539;
mov.u64 %rd169, %rd528;
mov.u64 %rd516, %rd517;
mov.pred %p87, -1;
setp.ge.u64	%p73, %rd516, %rd119;
@%p73 bra BB75_102;

mov.pred %p87, 0;
setp.ge.u64	%p75, %rd538, %rd116;
@%p75 bra BB75_102;

ld.local.u64 %rd388, [%rd278];
ld.local.u64 %rd389, [%rd282];
setp.le.s64	%p87, %rd389, %rd388;

BB75_102:
selp.b64	%rd394, %rd278, %rd282, %p87;
ld.local.u64 %rd172, [%rd394];
ld.local.u64 %rd173, [%rd394+8];
@%p87 bra BB75_104;
bra.uni BB75_103;

BB75_104:
add.s64 %rd538, %rd538, 16;
add.s64 %rd177, %rd171, 16;
ld.shared.u64 %rd399, [%rd171+16];
st.local.u64 [%rd278], %rd399;
ld.shared.u64 %rd402, [%rd171+24];
st.local.u64 [%rd278+8], %rd402;
mov.u64 %rd527, %rd169;
mov.u64 %rd549, %rd177;
bra.uni BB75_105;

BB75_103:
add.s64 %rd516, %rd516, 16;
add.s64 %rd175, %rd169, 16;
ld.shared.u64 %rd395, [%rd169+16];
st.local.u64 [%rd282], %rd395;
ld.shared.u64 %rd398, [%rd169+24];
st.local.u64 [%rd282+8], %rd398;
mov.u64 %rd527, %rd175;
mov.u64 %rd549, %rd171;

BB75_105:
mov.pred %p88, -1;
setp.ge.u64	%p77, %rd516, %rd119;
@%p77 bra BB75_108;

mov.pred %p88, 0;
setp.ge.u64	%p79, %rd538, %rd116;
@%p79 bra BB75_108;

ld.local.u64 %rd407, [%rd278];
ld.local.u64 %rd408, [%rd282];
setp.le.s64	%p88, %rd408, %rd407;

BB75_108:
selp.b64	%rd413, %rd278, %rd282, %p88;
ld.local.u64 %rd182, [%rd413];
ld.local.u64 %rd183, [%rd413+8];
@%p88 bra BB75_110;
bra.uni BB75_109;

BB75_110:
ld.shared.u64 %rd418, [%rd549+16];
st.local.u64 [%rd278], %rd418;
ld.shared.u64 %rd421, [%rd549+24];
st.local.u64 [%rd278+8], %rd421;
bra.uni BB75_111;

BB75_109:
ld.shared.u64 %rd414, [%rd527+16];
st.local.u64 [%rd282], %rd414;
ld.shared.u64 %rd417, [%rd527+24];
st.local.u64 [%rd282+8], %rd417;

BB75_111:
cvta.to.global.u64 %rd184, %rd189;
cvta.to.global.u64 %rd185, %rd190;
bar.sync 0;
mul.wide.u32 %rd422, %r89, 16;
add.s64 %rd424, %rd257, %rd422;
st.shared.u64 [%rd424], %rd120;
st.shared.u64 [%rd424+8], %rd121;
st.shared.u64 [%rd424+16], %rd132;
st.shared.u64 [%rd424+24], %rd133;
st.shared.u64 [%rd424+32], %rd142;
st.shared.u64 [%rd424+40], %rd143;
st.shared.u64 [%rd424+48], %rd152;
st.shared.u64 [%rd424+56], %rd153;
st.shared.u64 [%rd424+64], %rd162;
st.shared.u64 [%rd424+72], %rd163;
st.shared.u64 [%rd424+80], %rd172;
st.shared.u64 [%rd424+88], %rd173;
st.shared.u64 [%rd424+96], %rd182;
st.shared.u64 [%rd424+104], %rd183;
bar.sync 0;
mul.lo.s32 %r98, %r33, 1792;
cvt.u64.u32	%rd186, %r98;
setp.ge.u32	%p80, %r103, %r18;
@%p80 bra BB75_113;

BB75_112:
cvt.u64.u32	%rd425, %r103;
add.s64 %rd426, %rd425, %rd186;
shl.b64 %rd427, %rd426, 3;
add.s64 %rd428, %rd184, %rd427;
add.s64 %rd429, %rd185, %rd427;
mul.wide.u32 %rd430, %r103, 16;
add.s64 %rd432, %rd257, %rd430;
ld.shared.u64 %rd433, [%rd432];
ld.shared.u64 %rd434, [%rd432+8];
st.global.u64 [%rd428], %rd433;
st.global.u64 [%rd429], %rd434;
add.s32 %r103, %r103, 256;
setp.lt.u32	%p81, %r103, %r18;
@%p81 bra BB75_112;

BB75_113:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustGTOpIlEEEEEPSR_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustGTOpIlEEEEEPSR_EEEEvT__param_0[72]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot76[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<93>;
.reg .b16 %rs<4>;
.reg .b32 %r<92>;
.reg .b64 %rd<657>;


mov.u64 %rd656, __local_depot76;
cvta.local.u64 %SP, %rd656;
ld.param.u64 %rd225, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustGTOpIlEEEEEPSR_EEEEvT__param_0+56];
ld.param.u64 %rd224, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustGTOpIlEEEEEPSR_EEEEvT__param_0+40];
ld.param.u64 %rd219, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustGTOpIlEEEEEPSR_EEEEvT__param_0];
ld.param.u64 %rd222, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustGTOpIlEEEEEPSR_EEEEvT__param_0+24];
ld.param.u64 %rd226, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustGTOpIlEEEEEPSR_EEEEvT__param_0+64];
ld.param.u64 %rd223, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustGTOpIlEEEEEPSR_EEEEvT__param_0+32];
ld.param.u64 %rd221, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustGTOpIlEEEEEPSR_EEEEvT__param_0+16];
ld.param.u64 %rd220, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustGTOpIlEEEEEPSR_EEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd220;
cvta.to.global.u64 %rd2, %rd221;
cvta.to.global.u64 %rd227, %rd223;
cvta.to.global.u64 %rd3, %rd226;
mov.u32 %r17, %ctaid.x;
cvt.u32.u64	%r1, %rd222;
cvt.u32.u64	%r18, %rd219;
mul.wide.u32 %rd228, %r17, 8;
add.s64 %rd229, %rd227, %rd228;
ld.global.u32 %r2, [%rd229];
ld.global.u32 %r19, [%rd229+8];
neg.s32 %r20, %r18;
and.b32 %r3, %r17, %r20;
shr.s32 %r4, %r18, 1;
mul.lo.s32 %r5, %r3, 1792;
add.s32 %r21, %r19, %r5;
min.s32 %r91, %r21, %r1;
add.s32 %r22, %r17, %r4;
mul.lo.s32 %r23, %r22, 1792;
sub.s32 %r24, %r23, %r2;
min.s32 %r7, %r24, %r1;
add.s32 %r25, %r23, 1792;
sub.s32 %r26, %r25, %r19;
min.s32 %r90, %r26, %r1;
add.s32 %r27, %r18, -1;
and.b32 %r28, %r17, %r27;
setp.ne.s32	%p15, %r27, %r28;
@%p15 bra BB76_2;

add.s32 %r29, %r3, %r4;
mul.lo.s32 %r30, %r29, 1792;
min.s32 %r91, %r30, %r1;
mad.lo.s32 %r31, %r4, 2, %r3;
mul.lo.s32 %r32, %r31, 1792;
min.s32 %r90, %r32, %r1;

BB76_2:
add.s32 %r33, %r5, %r2;
cvt.s64.s32	%rd230, %r90;
cvt.s64.s32	%rd4, %r7;
sub.s64 %rd5, %rd230, %rd4;
cvt.s64.s32	%rd231, %r91;
cvt.s64.s32	%rd232, %r33;
sub.s64 %rd6, %rd231, %rd232;
setp.gt.s64	%p16, %rd6, 1791;
mov.u32 %r13, %tid.x;
cvt.u64.u32	%rd655, %r13;
add.s64 %rd233, %rd655, %rd232;
shl.b64 %rd234, %rd233, 3;
add.s64 %rd8, %rd1, %rd234;
add.s64 %rd9, %rd2, %rd234;
@%p16 bra BB76_17;
bra.uni BB76_3;

BB76_17:
ld.global.u64 %rd553, [%rd8];
ld.global.u64 %rd534, [%rd9];
ld.global.u64 %rd554, [%rd8+2048];
ld.global.u64 %rd533, [%rd9+2048];
ld.global.u64 %rd555, [%rd8+4096];
ld.global.u64 %rd532, [%rd9+4096];
ld.global.u64 %rd556, [%rd8+6144];
ld.global.u64 %rd531, [%rd9+6144];
ld.global.u64 %rd557, [%rd8+8192];
ld.global.u64 %rd530, [%rd9+8192];
ld.global.u64 %rd558, [%rd8+10240];
ld.global.u64 %rd529, [%rd9+10240];
ld.global.u64 %rd559, [%rd8+12288];
ld.global.u64 %rd528, [%rd9+12288];
bra.uni BB76_18;

BB76_3:
mov.u64 %rd236, 0;
mov.u64 %rd534, %rd236;
setp.ge.s64	%p17, %rd655, %rd6;
mov.u64 %rd565, %rd236;
@%p17 bra BB76_5;

ld.global.u64 %rd10, [%rd8];
ld.global.u64 %rd534, [%rd9];
mov.u64 %rd565, %rd10;

BB76_5:
mov.u64 %rd541, %rd565;
mov.u64 %rd553, %rd541;
cvt.u32.u64	%r34, %rd655;
add.s32 %r35, %r34, 256;
cvt.u64.u32	%rd239, %r35;
mov.u64 %rd533, %rd236;
setp.ge.s64	%p18, %rd239, %rd6;
mov.u64 %rd564, %rd236;
@%p18 bra BB76_7;

ld.global.u64 %rd564, [%rd8+2048];
ld.global.u64 %rd533, [%rd9+2048];

BB76_7:
mov.u64 %rd554, %rd564;
add.s32 %r36, %r13, 512;
cvt.u64.u32	%rd242, %r36;
mov.u64 %rd532, %rd236;
setp.ge.s64	%p19, %rd242, %rd6;
mov.u64 %rd563, %rd236;
@%p19 bra BB76_9;

ld.global.u64 %rd563, [%rd8+4096];
ld.global.u64 %rd532, [%rd9+4096];

BB76_9:
mov.u64 %rd555, %rd563;
add.s32 %r37, %r13, 768;
cvt.u64.u32	%rd245, %r37;
mov.u64 %rd531, %rd236;
setp.ge.s64	%p20, %rd245, %rd6;
mov.u64 %rd562, %rd236;
@%p20 bra BB76_11;

ld.global.u64 %rd562, [%rd8+6144];
ld.global.u64 %rd531, [%rd9+6144];

BB76_11:
mov.u64 %rd556, %rd562;
add.s32 %r38, %r13, 1024;
cvt.u64.u32	%rd248, %r38;
mov.u64 %rd530, %rd236;
setp.ge.s64	%p21, %rd248, %rd6;
mov.u64 %rd561, %rd236;
@%p21 bra BB76_13;

ld.global.u64 %rd561, [%rd8+8192];
ld.global.u64 %rd530, [%rd9+8192];

BB76_13:
mov.u64 %rd557, %rd561;
add.s32 %r39, %r13, 1280;
cvt.u64.u32	%rd251, %r39;
mov.u64 %rd529, %rd236;
setp.ge.s64	%p22, %rd251, %rd6;
mov.u64 %rd560, %rd236;
@%p22 bra BB76_15;

ld.global.u64 %rd560, [%rd8+10240];
ld.global.u64 %rd529, [%rd9+10240];

BB76_15:
mov.u64 %rd558, %rd560;
add.s32 %r40, %r13, 1536;
cvt.u64.u32	%rd254, %r40;
mov.u64 %rd528, %rd236;
setp.ge.s64	%p23, %rd254, %rd6;
mov.u64 %rd559, %rd236;
@%p23 bra BB76_18;

ld.global.u64 %rd559, [%rd8+12288];
ld.global.u64 %rd528, [%rd9+12288];

BB76_18:
@%p16 bra BB76_33;
bra.uni BB76_19;

BB76_33:
cvt.u64.u32	%rd304, %r13;
cvt.u64.u32	%rd305, %r17;
mul.lo.s64 %rd306, %rd305, %rd225;
add.s64 %rd307, %rd304, %rd306;
shl.b64 %rd308, %rd307, 4;
add.s64 %rd309, %rd3, %rd308;
st.global.u64 [%rd309], %rd553;
st.global.u64 [%rd309+8], %rd534;
st.global.u64 [%rd309+4096], %rd554;
st.global.u64 [%rd309+4104], %rd533;
st.global.u64 [%rd309+8192], %rd555;
st.global.u64 [%rd309+8200], %rd532;
st.global.u64 [%rd309+12288], %rd556;
st.global.u64 [%rd309+12296], %rd531;
st.global.u64 [%rd309+16384], %rd557;
st.global.u64 [%rd309+16392], %rd530;
st.global.u64 [%rd309+20480], %rd558;
st.global.u64 [%rd309+20488], %rd529;
st.global.u64 [%rd309+24576], %rd559;
st.global.u64 [%rd309+24584], %rd528;
bra.uni BB76_34;

BB76_19:
setp.ge.s64	%p25, %rd655, %rd6;
@%p25 bra BB76_21;

cvt.u64.u32	%rd257, %r17;
mul.lo.s64 %rd258, %rd257, %rd225;
add.s64 %rd259, %rd655, %rd258;
shl.b64 %rd260, %rd259, 4;
add.s64 %rd261, %rd3, %rd260;
st.global.u64 [%rd261], %rd553;
st.global.u64 [%rd261+8], %rd534;

BB76_21:
add.s32 %r45, %r13, 256;
cvt.u64.u32	%rd262, %r45;
setp.ge.s64	%p26, %rd262, %rd6;
@%p26 bra BB76_23;

cvt.u64.u32	%rd264, %r17;
mul.lo.s64 %rd265, %rd264, %rd225;
add.s64 %rd266, %rd655, %rd265;
shl.b64 %rd267, %rd266, 4;
add.s64 %rd268, %rd3, %rd267;
st.global.u64 [%rd268+4096], %rd554;
st.global.u64 [%rd268+4104], %rd533;

BB76_23:
add.s32 %r49, %r13, 512;
cvt.u64.u32	%rd269, %r49;
setp.ge.s64	%p27, %rd269, %rd6;
@%p27 bra BB76_25;

cvt.u64.u32	%rd271, %r17;
mul.lo.s64 %rd272, %rd271, %rd225;
add.s64 %rd273, %rd655, %rd272;
shl.b64 %rd274, %rd273, 4;
add.s64 %rd275, %rd3, %rd274;
st.global.u64 [%rd275+8192], %rd555;
st.global.u64 [%rd275+8200], %rd532;

BB76_25:
add.s32 %r53, %r13, 768;
cvt.u64.u32	%rd276, %r53;
setp.ge.s64	%p28, %rd276, %rd6;
@%p28 bra BB76_27;

cvt.u64.u32	%rd278, %r17;
mul.lo.s64 %rd279, %rd278, %rd225;
add.s64 %rd280, %rd655, %rd279;
shl.b64 %rd281, %rd280, 4;
add.s64 %rd282, %rd3, %rd281;
st.global.u64 [%rd282+12288], %rd556;
st.global.u64 [%rd282+12296], %rd531;

BB76_27:
add.s32 %r57, %r13, 1024;
cvt.u64.u32	%rd283, %r57;
setp.ge.s64	%p29, %rd283, %rd6;
@%p29 bra BB76_29;

cvt.u64.u32	%rd285, %r17;
mul.lo.s64 %rd286, %rd285, %rd225;
add.s64 %rd287, %rd655, %rd286;
shl.b64 %rd288, %rd287, 4;
add.s64 %rd289, %rd3, %rd288;
st.global.u64 [%rd289+16384], %rd557;
st.global.u64 [%rd289+16392], %rd530;

BB76_29:
add.s32 %r61, %r13, 1280;
cvt.u64.u32	%rd290, %r61;
setp.ge.s64	%p30, %rd290, %rd6;
@%p30 bra BB76_31;

cvt.u64.u32	%rd292, %r17;
mul.lo.s64 %rd293, %rd292, %rd225;
add.s64 %rd294, %rd655, %rd293;
shl.b64 %rd295, %rd294, 4;
add.s64 %rd296, %rd3, %rd295;
st.global.u64 [%rd296+20480], %rd558;
st.global.u64 [%rd296+20488], %rd529;

BB76_31:
add.s32 %r65, %r13, 1536;
cvt.u64.u32	%rd297, %r65;
setp.ge.s64	%p31, %rd297, %rd6;
@%p31 bra BB76_34;

cvt.u64.u32	%rd299, %r17;
mul.lo.s64 %rd300, %rd299, %rd225;
add.s64 %rd301, %rd655, %rd300;
shl.b64 %rd302, %rd301, 4;
add.s64 %rd303, %rd3, %rd302;
st.global.u64 [%rd303+24576], %rd559;
st.global.u64 [%rd303+24584], %rd528;

BB76_34:
cvt.u64.u32	%rd310, %r17;
mul.lo.s64 %rd65, %rd310, %rd225;
add.s64 %rd66, %rd6, %rd65;
add.s64 %rd311, %rd655, %rd4;
shl.b64 %rd312, %rd311, 3;
add.s64 %rd68, %rd1, %rd312;
add.s64 %rd69, %rd2, %rd312;
setp.gt.s64	%p32, %rd5, 1791;
@%p32 bra BB76_49;
bra.uni BB76_35;

BB76_49:
ld.global.u64 %rd591, [%rd68];
ld.global.u64 %rd572, [%rd69];
ld.global.u64 %rd592, [%rd68+2048];
ld.global.u64 %rd571, [%rd69+2048];
ld.global.u64 %rd593, [%rd68+4096];
ld.global.u64 %rd570, [%rd69+4096];
ld.global.u64 %rd594, [%rd68+6144];
ld.global.u64 %rd569, [%rd69+6144];
ld.global.u64 %rd595, [%rd68+8192];
ld.global.u64 %rd568, [%rd69+8192];
ld.global.u64 %rd596, [%rd68+10240];
ld.global.u64 %rd567, [%rd69+10240];
ld.global.u64 %rd597, [%rd68+12288];
ld.global.u64 %rd566, [%rd69+12288];
bra.uni BB76_50;

BB76_35:
mov.u64 %rd314, 0;
mov.u64 %rd572, %rd314;
setp.ge.s64	%p33, %rd655, %rd5;
mov.u64 %rd603, %rd314;
@%p33 bra BB76_37;

ld.global.u64 %rd70, [%rd68];
ld.global.u64 %rd572, [%rd69];
mov.u64 %rd603, %rd70;

BB76_37:
mov.u64 %rd579, %rd603;
mov.u64 %rd591, %rd579;
cvt.u32.u64	%r71, %rd655;
add.s32 %r72, %r71, 256;
cvt.u64.u32	%rd317, %r72;
mov.u64 %rd571, %rd314;
setp.ge.s64	%p34, %rd317, %rd5;
mov.u64 %rd602, %rd314;
@%p34 bra BB76_39;

ld.global.u64 %rd602, [%rd68+2048];
ld.global.u64 %rd571, [%rd69+2048];

BB76_39:
mov.u64 %rd592, %rd602;
add.s32 %r73, %r13, 512;
cvt.u64.u32	%rd320, %r73;
mov.u64 %rd570, %rd314;
setp.ge.s64	%p35, %rd320, %rd5;
mov.u64 %rd601, %rd314;
@%p35 bra BB76_41;

ld.global.u64 %rd601, [%rd68+4096];
ld.global.u64 %rd570, [%rd69+4096];

BB76_41:
mov.u64 %rd593, %rd601;
add.s32 %r74, %r13, 768;
cvt.u64.u32	%rd323, %r74;
mov.u64 %rd569, %rd314;
setp.ge.s64	%p36, %rd323, %rd5;
mov.u64 %rd600, %rd314;
@%p36 bra BB76_43;

ld.global.u64 %rd600, [%rd68+6144];
ld.global.u64 %rd569, [%rd69+6144];

BB76_43:
mov.u64 %rd594, %rd600;
add.s32 %r75, %r13, 1024;
cvt.u64.u32	%rd326, %r75;
mov.u64 %rd568, %rd314;
setp.ge.s64	%p37, %rd326, %rd5;
mov.u64 %rd599, %rd314;
@%p37 bra BB76_45;

ld.global.u64 %rd599, [%rd68+8192];
ld.global.u64 %rd568, [%rd69+8192];

BB76_45:
mov.u64 %rd595, %rd599;
add.s32 %r76, %r13, 1280;
cvt.u64.u32	%rd329, %r76;
mov.u64 %rd567, %rd314;
setp.ge.s64	%p38, %rd329, %rd5;
mov.u64 %rd598, %rd314;
@%p38 bra BB76_47;

ld.global.u64 %rd598, [%rd68+10240];
ld.global.u64 %rd567, [%rd69+10240];

BB76_47:
mov.u64 %rd596, %rd598;
add.s32 %r77, %r13, 1536;
cvt.u64.u32	%rd332, %r77;
mov.u64 %rd566, %rd314;
setp.ge.s64	%p39, %rd332, %rd5;
mov.u64 %rd597, %rd314;
@%p39 bra BB76_50;

ld.global.u64 %rd597, [%rd68+12288];
ld.global.u64 %rd566, [%rd69+12288];

BB76_50:
add.s64 %rd333, %rd655, %rd66;
shl.b64 %rd334, %rd333, 4;
add.s64 %rd125, %rd3, %rd334;
@%p32 bra BB76_64;
bra.uni BB76_51;

BB76_64:
st.global.u64 [%rd125], %rd591;
st.global.u64 [%rd125+8], %rd572;
st.global.u64 [%rd125+4096], %rd592;
st.global.u64 [%rd125+4104], %rd571;
st.global.u64 [%rd125+8192], %rd593;
st.global.u64 [%rd125+8200], %rd570;
st.global.u64 [%rd125+12288], %rd594;
st.global.u64 [%rd125+12296], %rd569;
st.global.u64 [%rd125+16384], %rd595;
st.global.u64 [%rd125+16392], %rd568;
st.global.u64 [%rd125+20480], %rd596;
st.global.u64 [%rd125+20488], %rd567;
bra.uni BB76_65;

BB76_51:
setp.ge.s64	%p41, %rd655, %rd5;
@%p41 bra BB76_53;

st.global.u64 [%rd125], %rd591;
st.global.u64 [%rd125+8], %rd572;

BB76_53:
cvt.u32.u64	%r78, %rd655;
add.s32 %r79, %r78, 256;
cvt.u64.u32	%rd335, %r79;
setp.ge.s64	%p42, %rd335, %rd5;
@%p42 bra BB76_55;

st.global.u64 [%rd125+4096], %rd592;
st.global.u64 [%rd125+4104], %rd571;

BB76_55:
add.s32 %r80, %r13, 512;
cvt.u64.u32	%rd336, %r80;
setp.ge.s64	%p43, %rd336, %rd5;
@%p43 bra BB76_57;

st.global.u64 [%rd125+8192], %rd593;
st.global.u64 [%rd125+8200], %rd570;

BB76_57:
add.s32 %r81, %r13, 768;
cvt.u64.u32	%rd337, %r81;
setp.ge.s64	%p44, %rd337, %rd5;
@%p44 bra BB76_59;

st.global.u64 [%rd125+12288], %rd594;
st.global.u64 [%rd125+12296], %rd569;

BB76_59:
add.s32 %r82, %r13, 1024;
cvt.u64.u32	%rd338, %r82;
setp.ge.s64	%p45, %rd338, %rd5;
@%p45 bra BB76_61;

st.global.u64 [%rd125+16384], %rd595;
st.global.u64 [%rd125+16392], %rd568;

BB76_61:
add.s32 %r83, %r13, 1280;
cvt.u64.u32	%rd339, %r83;
setp.ge.s64	%p46, %rd339, %rd5;
@%p46 bra BB76_63;

st.global.u64 [%rd125+20480], %rd596;
st.global.u64 [%rd125+20488], %rd567;

BB76_63:
add.s32 %r84, %r13, 1536;
cvt.u64.u32	%rd340, %r84;
setp.ge.s64	%p47, %rd340, %rd5;
@%p47 bra BB76_66;

BB76_65:
st.global.u64 [%rd125+24576], %rd597;
st.global.u64 [%rd125+24584], %rd566;

BB76_66:
bar.sync 0;
mul.lo.s32 %r85, %r13, 7;
cvt.u64.u32	%rd126, %r85;
add.s64 %rd127, %rd6, %rd5;
min.s64 %rd128, %rd126, %rd127;
setp.lt.s64	%p48, %rd128, %rd5;
sub.s64 %rd341, %rd128, %rd5;
selp.b64	%rd605, 0, %rd341, %p48;
min.s64 %rd604, %rd6, %rd128;
setp.ge.s64	%p49, %rd605, %rd604;
@%p49 bra BB76_69;

add.s64 %rd342, %rd66, %rd128;
add.s64 %rd131, %rd342, -1;

BB76_68:
add.s64 %rd343, %rd604, %rd605;
shr.s64 %rd344, %rd343, 1;
sub.s64 %rd345, %rd131, %rd344;
add.s64 %rd346, %rd344, %rd65;
shl.b64 %rd347, %rd345, 4;
add.s64 %rd348, %rd3, %rd347;
shl.b64 %rd349, %rd346, 4;
add.s64 %rd350, %rd3, %rd349;
ld.global.u64 %rd351, [%rd350];
ld.global.u64 %rd352, [%rd348];
setp.gt.s64	%p50, %rd352, %rd351;
add.s64 %rd353, %rd344, 1;
selp.b64	%rd605, %rd605, %rd353, %p50;
selp.b64	%rd604, %rd344, %rd604, %p50;
setp.lt.s64	%p51, %rd605, %rd604;
@%p51 bra BB76_68;

BB76_69:
add.s64 %rd137, %rd605, %rd65;
shl.b64 %rd357, %rd137, 4;
add.s64 %rd138, %rd3, %rd357;
shl.b64 %rd358, %rd66, 4;
add.s64 %rd139, %rd3, %rd358;
add.s64 %rd359, %rd66, %rd128;
sub.s64 %rd140, %rd359, %rd605;
shl.b64 %rd360, %rd140, 4;
add.s64 %rd141, %rd3, %rd360;
add.s64 %rd361, %rd127, %rd65;
shl.b64 %rd362, %rd361, 4;
add.s64 %rd142, %rd3, %rd362;
add.u64 %rd363, %SP, 0;
cvta.to.local.u64 %rd143, %rd363;
mov.u64 %rd606, 0;
mov.pred %p52, 0;
@%p52 bra BB76_71;

BB76_70:
add.s64 %rd364, %rd143, %rd606;
mov.u16 %rs2, 0;
st.local.u8 [%rd364], %rs2;
add.s64 %rd606, %rd606, 1;
setp.lt.u64	%p53, %rd606, 16;
@%p53 bra BB76_70;

BB76_71:
ld.global.u64 %rd366, [%rd138];
ld.global.u64 %rd367, [%rd138+8];
st.local.u64 [%rd143+8], %rd367;
st.local.u64 [%rd143], %rd366;
add.u64 %rd370, %SP, 16;
cvta.to.local.u64 %rd146, %rd370;
mov.u64 %rd607, 0;
@%p52 bra BB76_73;

BB76_72:
add.s64 %rd371, %rd146, %rd607;
mov.u16 %rs3, 0;
st.local.u8 [%rd371], %rs3;
add.s64 %rd607, %rd607, 1;
setp.lt.u64	%p55, %rd607, 16;
@%p55 bra BB76_72;

BB76_73:
ld.global.u64 %rd372, [%rd141];
ld.global.u64 %rd373, [%rd141+8];
st.local.u64 [%rd146+8], %rd373;
st.local.u64 [%rd146], %rd372;
mov.pred %p86, -1;
setp.ge.u64	%p57, %rd141, %rd142;
@%p57 bra BB76_76;

mov.pred %p86, 0;
setp.ge.u64	%p59, %rd138, %rd139;
@%p59 bra BB76_76;

ld.local.u64 %rd380, [%rd143];
ld.local.u64 %rd381, [%rd146];
setp.le.s64	%p86, %rd381, %rd380;

BB76_76:
selp.b64	%rd386, %rd143, %rd146, %p86;
ld.local.u64 %rd149, [%rd386];
ld.local.u64 %rd150, [%rd386+8];
@%p86 bra BB76_78;
bra.uni BB76_77;

BB76_78:
add.s64 %rd394, %rd357, %rd3;
add.s64 %rd153, %rd394, 16;
mov.u64 %rd652, %rd153;
ld.global.u64 %rd395, [%rd138+16];
st.local.u64 [%rd143], %rd395;
ld.global.u64 %rd398, [%rd138+24];
st.local.u64 [%rd143+8], %rd398;
mov.u64 %rd629, %rd141;
mov.u64 %rd630, %rd141;
mov.u64 %rd653, %rd153;
bra.uni BB76_79;

BB76_77:
add.s64 %rd388, %rd360, %rd3;
add.s64 %rd151, %rd388, 16;
mov.u64 %rd629, %rd151;
ld.global.u64 %rd389, [%rd141+16];
st.local.u64 [%rd146], %rd389;
ld.global.u64 %rd392, [%rd141+24];
st.local.u64 [%rd146+8], %rd392;
mov.u64 %rd630, %rd151;
mov.u64 %rd652, %rd138;
mov.u64 %rd653, %rd138;

BB76_79:
mov.u64 %rd158, %rd652;
mov.u64 %rd651, %rd653;
mov.u64 %rd156, %rd629;
mov.u64 %rd628, %rd630;
mov.pred %p87, -1;
setp.ge.u64	%p61, %rd628, %rd142;
@%p61 bra BB76_82;

mov.pred %p87, 0;
setp.ge.u64	%p63, %rd651, %rd139;
@%p63 bra BB76_82;

ld.local.u64 %rd403, [%rd143];
ld.local.u64 %rd404, [%rd146];
setp.le.s64	%p87, %rd404, %rd403;

BB76_82:
selp.b64	%rd409, %rd143, %rd146, %p87;
ld.local.u64 %rd159, [%rd409];
ld.local.u64 %rd160, [%rd409+8];
@%p87 bra BB76_84;
bra.uni BB76_83;

BB76_84:
add.s64 %rd651, %rd651, 16;
add.s64 %rd164, %rd158, 16;
ld.global.u64 %rd414, [%rd158+16];
st.local.u64 [%rd143], %rd414;
ld.global.u64 %rd417, [%rd158+24];
st.local.u64 [%rd143+8], %rd417;
mov.u64 %rd627, %rd156;
mov.u64 %rd650, %rd164;
bra.uni BB76_85;

BB76_83:
add.s64 %rd628, %rd628, 16;
add.s64 %rd162, %rd156, 16;
ld.global.u64 %rd410, [%rd156+16];
st.local.u64 [%rd146], %rd410;
ld.global.u64 %rd413, [%rd156+24];
st.local.u64 [%rd146+8], %rd413;
mov.u64 %rd627, %rd162;
mov.u64 %rd650, %rd158;

BB76_85:
mov.u64 %rd168, %rd650;
mov.u64 %rd649, %rd651;
mov.u64 %rd166, %rd627;
mov.u64 %rd626, %rd628;
mov.pred %p88, -1;
setp.ge.u64	%p65, %rd626, %rd142;
@%p65 bra BB76_88;

mov.pred %p88, 0;
setp.ge.u64	%p67, %rd649, %rd139;
@%p67 bra BB76_88;

ld.local.u64 %rd422, [%rd143];
ld.local.u64 %rd423, [%rd146];
setp.le.s64	%p88, %rd423, %rd422;

BB76_88:
selp.b64	%rd428, %rd143, %rd146, %p88;
ld.local.u64 %rd169, [%rd428];
ld.local.u64 %rd170, [%rd428+8];
@%p88 bra BB76_90;
bra.uni BB76_89;

BB76_90:
add.s64 %rd649, %rd649, 16;
add.s64 %rd174, %rd168, 16;
ld.global.u64 %rd433, [%rd168+16];
st.local.u64 [%rd143], %rd433;
ld.global.u64 %rd436, [%rd168+24];
st.local.u64 [%rd143+8], %rd436;
mov.u64 %rd625, %rd166;
mov.u64 %rd648, %rd174;
bra.uni BB76_91;

BB76_89:
add.s64 %rd626, %rd626, 16;
add.s64 %rd172, %rd166, 16;
ld.global.u64 %rd429, [%rd166+16];
st.local.u64 [%rd146], %rd429;
ld.global.u64 %rd432, [%rd166+24];
st.local.u64 [%rd146+8], %rd432;
mov.u64 %rd625, %rd172;
mov.u64 %rd648, %rd168;

BB76_91:
mov.u64 %rd178, %rd648;
mov.u64 %rd647, %rd649;
mov.u64 %rd176, %rd625;
mov.u64 %rd624, %rd626;
mov.pred %p89, -1;
setp.ge.u64	%p69, %rd624, %rd142;
@%p69 bra BB76_94;

mov.pred %p89, 0;
setp.ge.u64	%p71, %rd647, %rd139;
@%p71 bra BB76_94;

ld.local.u64 %rd441, [%rd143];
ld.local.u64 %rd442, [%rd146];
setp.le.s64	%p89, %rd442, %rd441;

BB76_94:
selp.b64	%rd447, %rd143, %rd146, %p89;
ld.local.u64 %rd179, [%rd447];
ld.local.u64 %rd180, [%rd447+8];
@%p89 bra BB76_96;
bra.uni BB76_95;

BB76_96:
add.s64 %rd647, %rd647, 16;
add.s64 %rd184, %rd178, 16;
ld.global.u64 %rd452, [%rd178+16];
st.local.u64 [%rd143], %rd452;
ld.global.u64 %rd455, [%rd178+24];
st.local.u64 [%rd143+8], %rd455;
mov.u64 %rd623, %rd176;
mov.u64 %rd646, %rd184;
bra.uni BB76_97;

BB76_95:
add.s64 %rd624, %rd624, 16;
add.s64 %rd182, %rd176, 16;
ld.global.u64 %rd448, [%rd176+16];
st.local.u64 [%rd146], %rd448;
ld.global.u64 %rd451, [%rd176+24];
st.local.u64 [%rd146+8], %rd451;
mov.u64 %rd623, %rd182;
mov.u64 %rd646, %rd178;

BB76_97:
mov.u64 %rd188, %rd646;
mov.u64 %rd645, %rd647;
mov.u64 %rd186, %rd623;
mov.u64 %rd622, %rd624;
mov.pred %p90, -1;
setp.ge.u64	%p73, %rd622, %rd142;
@%p73 bra BB76_100;

mov.pred %p90, 0;
setp.ge.u64	%p75, %rd645, %rd139;
@%p75 bra BB76_100;

ld.local.u64 %rd460, [%rd143];
ld.local.u64 %rd461, [%rd146];
setp.le.s64	%p90, %rd461, %rd460;

BB76_100:
selp.b64	%rd466, %rd143, %rd146, %p90;
ld.local.u64 %rd189, [%rd466];
ld.local.u64 %rd190, [%rd466+8];
@%p90 bra BB76_102;
bra.uni BB76_101;

BB76_102:
add.s64 %rd645, %rd645, 16;
add.s64 %rd194, %rd188, 16;
ld.global.u64 %rd471, [%rd188+16];
st.local.u64 [%rd143], %rd471;
ld.global.u64 %rd474, [%rd188+24];
st.local.u64 [%rd143+8], %rd474;
mov.u64 %rd621, %rd186;
mov.u64 %rd644, %rd194;
bra.uni BB76_103;

BB76_101:
add.s64 %rd622, %rd622, 16;
add.s64 %rd192, %rd186, 16;
ld.global.u64 %rd467, [%rd186+16];
st.local.u64 [%rd146], %rd467;
ld.global.u64 %rd470, [%rd186+24];
st.local.u64 [%rd146+8], %rd470;
mov.u64 %rd621, %rd192;
mov.u64 %rd644, %rd188;

BB76_103:
mov.u64 %rd198, %rd644;
mov.u64 %rd643, %rd645;
mov.u64 %rd196, %rd621;
mov.u64 %rd620, %rd622;
mov.pred %p91, -1;
setp.ge.u64	%p77, %rd620, %rd142;
@%p77 bra BB76_106;

mov.pred %p91, 0;
setp.ge.u64	%p79, %rd643, %rd139;
@%p79 bra BB76_106;

ld.local.u64 %rd479, [%rd143];
ld.local.u64 %rd480, [%rd146];
setp.le.s64	%p91, %rd480, %rd479;

BB76_106:
selp.b64	%rd485, %rd143, %rd146, %p91;
ld.local.u64 %rd199, [%rd485];
ld.local.u64 %rd200, [%rd485+8];
@%p91 bra BB76_108;
bra.uni BB76_107;

BB76_108:
add.s64 %rd643, %rd643, 16;
add.s64 %rd204, %rd198, 16;
ld.global.u64 %rd490, [%rd198+16];
st.local.u64 [%rd143], %rd490;
ld.global.u64 %rd493, [%rd198+24];
st.local.u64 [%rd143+8], %rd493;
mov.u64 %rd619, %rd196;
mov.u64 %rd642, %rd204;
bra.uni BB76_109;

BB76_107:
add.s64 %rd620, %rd620, 16;
add.s64 %rd202, %rd196, 16;
ld.global.u64 %rd486, [%rd196+16];
st.local.u64 [%rd146], %rd486;
ld.global.u64 %rd489, [%rd196+24];
st.local.u64 [%rd146+8], %rd489;
mov.u64 %rd619, %rd202;
mov.u64 %rd642, %rd198;

BB76_109:
mov.pred %p80, -1;
setp.ge.u64	%p81, %rd620, %rd142;
mov.pred %p92, %p80;
@%p81 bra BB76_112;

setp.ge.u64	%p83, %rd643, %rd139;
mov.pred %p92, %p52;
@%p83 bra BB76_112;

ld.local.u64 %rd498, [%rd143];
ld.local.u64 %rd499, [%rd146];
setp.le.s64	%p92, %rd499, %rd498;

BB76_112:
selp.b64	%rd504, %rd143, %rd146, %p92;
ld.local.u64 %rd209, [%rd504];
ld.local.u64 %rd210, [%rd504+8];
@%p92 bra BB76_114;
bra.uni BB76_113;

BB76_114:
ld.global.u64 %rd509, [%rd642+16];
st.local.u64 [%rd143], %rd509;
ld.global.u64 %rd512, [%rd642+24];
st.local.u64 [%rd143+8], %rd512;
bra.uni BB76_115;

BB76_113:
ld.global.u64 %rd505, [%rd619+16];
st.local.u64 [%rd146], %rd505;
ld.global.u64 %rd508, [%rd619+24];
st.local.u64 [%rd146+8], %rd508;

BB76_115:
bar.sync 0;
add.s64 %rd515, %rd126, %rd65;
shl.b64 %rd516, %rd515, 4;
add.s64 %rd517, %rd3, %rd516;
st.global.u64 [%rd517], %rd149;
st.global.u64 [%rd517+8], %rd150;
st.global.u64 [%rd517+16], %rd159;
st.global.u64 [%rd517+24], %rd160;
st.global.u64 [%rd517+32], %rd169;
st.global.u64 [%rd517+40], %rd170;
st.global.u64 [%rd517+48], %rd179;
st.global.u64 [%rd517+56], %rd180;
st.global.u64 [%rd517+64], %rd189;
st.global.u64 [%rd517+72], %rd190;
st.global.u64 [%rd517+80], %rd199;
st.global.u64 [%rd517+88], %rd200;
st.global.u64 [%rd517+96], %rd209;
st.global.u64 [%rd517+104], %rd210;
bar.sync 0;
setp.ge.s64	%p84, %rd655, %rd127;
@%p84 bra BB76_118;

mov.u32 %r89, %tid.x;
cvta.to.global.u64 %rd518, %rd224;
mul.wide.u32 %rd654, %r89, 16;
mul.wide.u32 %rd520, %r17, 1792;
shl.b64 %rd521, %rd520, 4;
add.s64 %rd213, %rd518, %rd521;
mul.lo.s64 %rd522, %rd225, %rd310;
shl.b64 %rd523, %rd522, 4;
add.s64 %rd214, %rd3, %rd523;

BB76_117:
add.s64 %rd524, %rd214, %rd654;
ld.global.u64 %rd525, [%rd524];
add.s64 %rd526, %rd213, %rd654;
st.global.u64 [%rd526], %rd525;
ld.global.u64 %rd527, [%rd524+8];
st.global.u64 [%rd526+8], %rd527;
add.s64 %rd654, %rd654, 4096;
add.s64 %rd655, %rd655, 256;
setp.lt.s64	%p85, %rd655, %rd127;
@%p85 bra BB76_117;

BB76_118:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIlNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustGTOpIlEEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIlNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustGTOpIlEEEEEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot77[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<89>;
.reg .b16 %rs<17>;
.reg .b32 %r<80>;
.reg .b64 %rd<595>;


mov.u64 %rd594, __local_depot77;
cvta.local.u64 %SP, %rd594;
ld.param.u64 %rd220, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIlNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustGTOpIlEEEEEEEvT__param_0+40];
ld.param.u64 %rd215, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIlNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustGTOpIlEEEEEEEvT__param_0];
ld.param.u64 %rd218, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIlNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustGTOpIlEEEEEEEvT__param_0+24];
ld.param.u64 %rd219, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIlNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustGTOpIlEEEEEEEvT__param_0+32];
ld.param.u64 %rd217, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIlNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustGTOpIlEEEEEEEvT__param_0+16];
ld.param.u64 %rd216, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIlNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustGTOpIlEEEEEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd216;
cvta.to.global.u64 %rd2, %rd217;
cvta.to.global.u64 %rd221, %rd219;
cvt.u32.u64	%r1, %rd218;
cvt.u32.u64	%r17, %rd215;
mov.u32 %r18, %ctaid.x;
mul.wide.u32 %rd222, %r18, 8;
add.s64 %rd223, %rd221, %rd222;
ld.global.u32 %r2, [%rd223];
ld.global.u32 %r19, [%rd223+8];
neg.s32 %r20, %r17;
and.b32 %r3, %r18, %r20;
shr.s32 %r4, %r17, 1;
mul.lo.s32 %r5, %r3, 1792;
add.s32 %r21, %r19, %r5;
min.s32 %r79, %r21, %r1;
add.s32 %r22, %r18, %r4;
mul.lo.s32 %r23, %r22, 1792;
sub.s32 %r24, %r23, %r2;
min.s32 %r7, %r24, %r1;
add.s32 %r25, %r23, 1792;
sub.s32 %r26, %r25, %r19;
min.s32 %r78, %r26, %r1;
add.s32 %r27, %r17, -1;
and.b32 %r28, %r18, %r27;
setp.ne.s32	%p15, %r27, %r28;
@%p15 bra BB77_2;

add.s32 %r29, %r3, %r4;
mul.lo.s32 %r30, %r29, 1792;
min.s32 %r79, %r30, %r1;
mad.lo.s32 %r31, %r4, 2, %r3;
mul.lo.s32 %r32, %r31, 1792;
min.s32 %r78, %r32, %r1;

BB77_2:
add.s32 %r33, %r5, %r2;
cvt.s64.s32	%rd224, %r78;
cvt.s64.s32	%rd3, %r7;
sub.s64 %rd4, %rd224, %rd3;
cvt.s64.s32	%rd225, %r79;
cvt.s64.s32	%rd226, %r33;
sub.s64 %rd5, %rd225, %rd226;
setp.gt.s64	%p16, %rd5, 1791;
mov.u32 %r13, %tid.x;
cvt.u64.u32	%rd593, %r13;
add.s64 %rd227, %rd593, %rd226;
shl.b64 %rd228, %rd227, 3;
add.s64 %rd7, %rd1, %rd228;
add.s64 %rd8, %rd2, %rd228;
@%p16 bra BB77_17;
bra.uni BB77_3;

BB77_17:
ld.global.u64 %rd514, [%rd7];
ld.global.u64 %rd495, [%rd8];
ld.global.u64 %rd515, [%rd7+2048];
ld.global.u64 %rd494, [%rd8+2048];
ld.global.u64 %rd516, [%rd7+4096];
ld.global.u64 %rd493, [%rd8+4096];
ld.global.u64 %rd517, [%rd7+6144];
ld.global.u64 %rd492, [%rd8+6144];
ld.global.u64 %rd518, [%rd7+8192];
ld.global.u64 %rd491, [%rd8+8192];
ld.global.u64 %rd519, [%rd7+10240];
ld.global.u64 %rd490, [%rd8+10240];
ld.global.u64 %rd520, [%rd7+12288];
ld.global.u64 %rd489, [%rd8+12288];
bra.uni BB77_18;

BB77_3:
mov.u64 %rd230, 0;
mov.u64 %rd495, %rd230;
setp.ge.s64	%p17, %rd593, %rd5;
mov.u64 %rd526, %rd230;
@%p17 bra BB77_5;

ld.global.u64 %rd9, [%rd7];
ld.global.u64 %rd495, [%rd8];
mov.u64 %rd526, %rd9;

BB77_5:
mov.u64 %rd502, %rd526;
mov.u64 %rd514, %rd502;
cvt.u32.u64	%r34, %rd593;
add.s32 %r35, %r34, 256;
cvt.u64.u32	%rd233, %r35;
mov.u64 %rd494, %rd230;
setp.ge.s64	%p18, %rd233, %rd5;
mov.u64 %rd525, %rd230;
@%p18 bra BB77_7;

ld.global.u64 %rd525, [%rd7+2048];
ld.global.u64 %rd494, [%rd8+2048];

BB77_7:
mov.u64 %rd515, %rd525;
add.s32 %r36, %r13, 512;
cvt.u64.u32	%rd236, %r36;
mov.u64 %rd493, %rd230;
setp.ge.s64	%p19, %rd236, %rd5;
mov.u64 %rd524, %rd230;
@%p19 bra BB77_9;

ld.global.u64 %rd524, [%rd7+4096];
ld.global.u64 %rd493, [%rd8+4096];

BB77_9:
mov.u64 %rd516, %rd524;
add.s32 %r37, %r13, 768;
cvt.u64.u32	%rd239, %r37;
mov.u64 %rd492, %rd230;
setp.ge.s64	%p20, %rd239, %rd5;
mov.u64 %rd523, %rd230;
@%p20 bra BB77_11;

ld.global.u64 %rd523, [%rd7+6144];
ld.global.u64 %rd492, [%rd8+6144];

BB77_11:
mov.u64 %rd517, %rd523;
add.s32 %r38, %r13, 1024;
cvt.u64.u32	%rd242, %r38;
mov.u64 %rd491, %rd230;
setp.ge.s64	%p21, %rd242, %rd5;
mov.u64 %rd522, %rd230;
@%p21 bra BB77_13;

ld.global.u64 %rd522, [%rd7+8192];
ld.global.u64 %rd491, [%rd8+8192];

BB77_13:
mov.u64 %rd518, %rd522;
add.s32 %r39, %r13, 1280;
cvt.u64.u32	%rd245, %r39;
mov.u64 %rd490, %rd230;
setp.ge.s64	%p22, %rd245, %rd5;
mov.u64 %rd521, %rd230;
@%p22 bra BB77_15;

ld.global.u64 %rd521, [%rd7+10240];
ld.global.u64 %rd490, [%rd8+10240];

BB77_15:
mov.u64 %rd519, %rd521;
add.s32 %r40, %r13, 1536;
cvt.u64.u32	%rd248, %r40;
mov.u64 %rd489, %rd230;
setp.ge.s64	%p23, %rd248, %rd5;
mov.u64 %rd520, %rd230;
@%p23 bra BB77_18;

ld.global.u64 %rd520, [%rd7+12288];
ld.global.u64 %rd489, [%rd8+12288];

BB77_18:
@%p16 bra BB77_33;
bra.uni BB77_19;

BB77_33:
mul.wide.u32 %rd277, %r13, 16;
mov.u64 %rd278, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd279, %rd278, %rd277;
st.shared.u64 [%rd279], %rd514;
st.shared.u64 [%rd279+8], %rd495;
st.shared.u64 [%rd279+4096], %rd515;
st.shared.u64 [%rd279+4104], %rd494;
st.shared.u64 [%rd279+8192], %rd516;
st.shared.u64 [%rd279+8200], %rd493;
st.shared.u64 [%rd279+12288], %rd517;
st.shared.u64 [%rd279+12296], %rd492;
st.shared.u64 [%rd279+16384], %rd518;
st.shared.u64 [%rd279+16392], %rd491;
st.shared.u64 [%rd279+20480], %rd519;
st.shared.u64 [%rd279+20488], %rd490;
st.shared.u64 [%rd279+24576], %rd520;
st.shared.u64 [%rd279+24584], %rd489;
bra.uni BB77_34;

BB77_19:
setp.ge.s64	%p25, %rd593, %rd5;
@%p25 bra BB77_21;

mul.wide.u32 %rd250, %r13, 16;
mov.u64 %rd251, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd252, %rd251, %rd250;
st.shared.u64 [%rd252], %rd514;
st.shared.u64 [%rd252+8], %rd495;

BB77_21:
add.s32 %r44, %r13, 256;
cvt.u64.u32	%rd253, %r44;
setp.ge.s64	%p26, %rd253, %rd5;
@%p26 bra BB77_23;

mul.wide.u32 %rd254, %r13, 16;
mov.u64 %rd255, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd256, %rd255, %rd254;
st.shared.u64 [%rd256+4096], %rd515;
st.shared.u64 [%rd256+4104], %rd494;

BB77_23:
add.s32 %r47, %r13, 512;
cvt.u64.u32	%rd257, %r47;
setp.ge.s64	%p27, %rd257, %rd5;
@%p27 bra BB77_25;

mul.wide.u32 %rd258, %r13, 16;
mov.u64 %rd259, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd260, %rd259, %rd258;
st.shared.u64 [%rd260+8192], %rd516;
st.shared.u64 [%rd260+8200], %rd493;

BB77_25:
add.s32 %r50, %r13, 768;
cvt.u64.u32	%rd261, %r50;
setp.ge.s64	%p28, %rd261, %rd5;
@%p28 bra BB77_27;

mul.wide.u32 %rd262, %r13, 16;
mov.u64 %rd263, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd264, %rd263, %rd262;
st.shared.u64 [%rd264+12288], %rd517;
st.shared.u64 [%rd264+12296], %rd492;

BB77_27:
add.s32 %r53, %r13, 1024;
cvt.u64.u32	%rd265, %r53;
setp.ge.s64	%p29, %rd265, %rd5;
@%p29 bra BB77_29;

mul.wide.u32 %rd266, %r13, 16;
mov.u64 %rd267, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd268, %rd267, %rd266;
st.shared.u64 [%rd268+16384], %rd518;
st.shared.u64 [%rd268+16392], %rd491;

BB77_29:
add.s32 %r56, %r13, 1280;
cvt.u64.u32	%rd269, %r56;
setp.ge.s64	%p30, %rd269, %rd5;
@%p30 bra BB77_31;

mul.wide.u32 %rd270, %r13, 16;
mov.u64 %rd271, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd272, %rd271, %rd270;
st.shared.u64 [%rd272+20480], %rd519;
st.shared.u64 [%rd272+20488], %rd490;

BB77_31:
add.s32 %r59, %r13, 1536;
cvt.u64.u32	%rd273, %r59;
setp.ge.s64	%p31, %rd273, %rd5;
@%p31 bra BB77_34;

mul.wide.u32 %rd274, %r13, 16;
mov.u64 %rd275, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd276, %rd275, %rd274;
st.shared.u64 [%rd276+24576], %rd520;
st.shared.u64 [%rd276+24584], %rd489;

BB77_34:
setp.gt.s64	%p32, %rd4, 1791;
add.s64 %rd280, %rd593, %rd3;
shl.b64 %rd281, %rd280, 3;
add.s64 %rd64, %rd1, %rd281;
add.s64 %rd65, %rd2, %rd281;
@%p32 bra BB77_49;
bra.uni BB77_35;

BB77_49:
ld.global.u64 %rd552, [%rd64];
ld.global.u64 %rd533, [%rd65];
ld.global.u64 %rd553, [%rd64+2048];
ld.global.u64 %rd532, [%rd65+2048];
ld.global.u64 %rd554, [%rd64+4096];
ld.global.u64 %rd531, [%rd65+4096];
ld.global.u64 %rd555, [%rd64+6144];
ld.global.u64 %rd530, [%rd65+6144];
ld.global.u64 %rd556, [%rd64+8192];
ld.global.u64 %rd529, [%rd65+8192];
ld.global.u64 %rd557, [%rd64+10240];
ld.global.u64 %rd528, [%rd65+10240];
ld.global.u64 %rd558, [%rd64+12288];
ld.global.u64 %rd527, [%rd65+12288];
bra.uni BB77_50;

BB77_35:
mov.u64 %rd283, 0;
mov.u64 %rd533, %rd283;
setp.ge.s64	%p33, %rd593, %rd4;
mov.u64 %rd564, %rd283;
@%p33 bra BB77_37;

ld.global.u64 %rd66, [%rd64];
ld.global.u64 %rd533, [%rd65];
mov.u64 %rd564, %rd66;

BB77_37:
mov.u64 %rd540, %rd564;
mov.u64 %rd552, %rd540;
cvt.u32.u64	%r62, %rd593;
add.s32 %r63, %r62, 256;
cvt.u64.u32	%rd286, %r63;
mov.u64 %rd532, %rd283;
setp.ge.s64	%p34, %rd286, %rd4;
mov.u64 %rd563, %rd283;
@%p34 bra BB77_39;

ld.global.u64 %rd563, [%rd64+2048];
ld.global.u64 %rd532, [%rd65+2048];

BB77_39:
mov.u64 %rd553, %rd563;
add.s32 %r64, %r13, 512;
cvt.u64.u32	%rd289, %r64;
mov.u64 %rd531, %rd283;
setp.ge.s64	%p35, %rd289, %rd4;
mov.u64 %rd562, %rd283;
@%p35 bra BB77_41;

ld.global.u64 %rd562, [%rd64+4096];
ld.global.u64 %rd531, [%rd65+4096];

BB77_41:
mov.u64 %rd554, %rd562;
add.s32 %r65, %r13, 768;
cvt.u64.u32	%rd292, %r65;
mov.u64 %rd530, %rd283;
setp.ge.s64	%p36, %rd292, %rd4;
mov.u64 %rd561, %rd283;
@%p36 bra BB77_43;

ld.global.u64 %rd561, [%rd64+6144];
ld.global.u64 %rd530, [%rd65+6144];

BB77_43:
mov.u64 %rd555, %rd561;
add.s32 %r66, %r13, 1024;
cvt.u64.u32	%rd295, %r66;
mov.u64 %rd529, %rd283;
setp.ge.s64	%p37, %rd295, %rd4;
mov.u64 %rd560, %rd283;
@%p37 bra BB77_45;

ld.global.u64 %rd560, [%rd64+8192];
ld.global.u64 %rd529, [%rd65+8192];

BB77_45:
mov.u64 %rd556, %rd560;
add.s32 %r67, %r13, 1280;
cvt.u64.u32	%rd298, %r67;
mov.u64 %rd528, %rd283;
setp.ge.s64	%p38, %rd298, %rd4;
mov.u64 %rd559, %rd283;
@%p38 bra BB77_47;

ld.global.u64 %rd559, [%rd64+10240];
ld.global.u64 %rd528, [%rd65+10240];

BB77_47:
mov.u64 %rd557, %rd559;
add.s32 %r68, %r13, 1536;
cvt.u64.u32	%rd301, %r68;
mov.u64 %rd527, %rd283;
setp.ge.s64	%p39, %rd301, %rd4;
mov.u64 %rd558, %rd283;
@%p39 bra BB77_50;

ld.global.u64 %rd558, [%rd64+12288];
ld.global.u64 %rd527, [%rd65+12288];

BB77_50:
add.s64 %rd302, %rd593, %rd5;
shl.b64 %rd303, %rd302, 4;
mov.u64 %rd304, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd121, %rd304, %rd303;
@%p32 bra BB77_64;
bra.uni BB77_51;

BB77_64:
st.shared.u64 [%rd121], %rd552;
st.shared.u64 [%rd121+8], %rd533;
st.shared.u64 [%rd121+4096], %rd553;
st.shared.u64 [%rd121+4104], %rd532;
st.shared.u64 [%rd121+8192], %rd554;
st.shared.u64 [%rd121+8200], %rd531;
st.shared.u64 [%rd121+12288], %rd555;
st.shared.u64 [%rd121+12296], %rd530;
st.shared.u64 [%rd121+16384], %rd556;
st.shared.u64 [%rd121+16392], %rd529;
st.shared.u64 [%rd121+20480], %rd557;
st.shared.u64 [%rd121+20488], %rd528;
bra.uni BB77_65;

BB77_51:
setp.ge.s64	%p41, %rd593, %rd4;
@%p41 bra BB77_53;

st.shared.u64 [%rd121], %rd552;
st.shared.u64 [%rd121+8], %rd533;

BB77_53:
cvt.u32.u64	%r69, %rd593;
add.s32 %r70, %r69, 256;
cvt.u64.u32	%rd305, %r70;
setp.ge.s64	%p42, %rd305, %rd4;
@%p42 bra BB77_55;

st.shared.u64 [%rd121+4096], %rd553;
st.shared.u64 [%rd121+4104], %rd532;

BB77_55:
add.s32 %r71, %r13, 512;
cvt.u64.u32	%rd306, %r71;
setp.ge.s64	%p43, %rd306, %rd4;
@%p43 bra BB77_57;

st.shared.u64 [%rd121+8192], %rd554;
st.shared.u64 [%rd121+8200], %rd531;

BB77_57:
add.s32 %r72, %r13, 768;
cvt.u64.u32	%rd307, %r72;
setp.ge.s64	%p44, %rd307, %rd4;
@%p44 bra BB77_59;

st.shared.u64 [%rd121+12288], %rd555;
st.shared.u64 [%rd121+12296], %rd530;

BB77_59:
add.s32 %r73, %r13, 1024;
cvt.u64.u32	%rd308, %r73;
setp.ge.s64	%p45, %rd308, %rd4;
@%p45 bra BB77_61;

st.shared.u64 [%rd121+16384], %rd556;
st.shared.u64 [%rd121+16392], %rd529;

BB77_61:
add.s32 %r74, %r13, 1280;
cvt.u64.u32	%rd309, %r74;
setp.ge.s64	%p46, %rd309, %rd4;
@%p46 bra BB77_63;

st.shared.u64 [%rd121+20480], %rd557;
st.shared.u64 [%rd121+20488], %rd528;

BB77_63:
add.s32 %r75, %r13, 1536;
cvt.u64.u32	%rd310, %r75;
setp.ge.s64	%p47, %rd310, %rd4;
@%p47 bra BB77_66;

BB77_65:
st.shared.u64 [%rd121+24576], %rd558;
st.shared.u64 [%rd121+24584], %rd527;

BB77_66:
bar.sync 0;
mul.lo.s32 %r76, %r13, 7;
cvt.u64.u32	%rd122, %r76;
add.s64 %rd123, %rd5, %rd4;
min.s64 %rd124, %rd122, %rd123;
setp.lt.s64	%p48, %rd124, %rd4;
sub.s64 %rd311, %rd124, %rd4;
selp.b64	%rd566, 0, %rd311, %p48;
min.s64 %rd565, %rd5, %rd124;
setp.ge.s64	%p49, %rd566, %rd565;
@%p49 bra BB77_69;

add.s64 %rd312, %rd5, %rd124;
add.s64 %rd127, %rd312, -1;

BB77_68:
add.s64 %rd313, %rd565, %rd566;
shr.s64 %rd314, %rd313, 1;
sub.s64 %rd315, %rd127, %rd314;
shl.b64 %rd316, %rd315, 4;
add.s64 %rd318, %rd304, %rd316;
shl.b64 %rd319, %rd314, 4;
add.s64 %rd320, %rd304, %rd319;
ld.shared.u64 %rd321, [%rd320];
ld.shared.u64 %rd322, [%rd318];
setp.gt.s64	%p50, %rd322, %rd321;
add.s64 %rd323, %rd314, 1;
selp.b64	%rd566, %rd566, %rd323, %p50;
selp.b64	%rd565, %rd314, %rd565, %p50;
setp.lt.s64	%p51, %rd566, %rd565;
@%p51 bra BB77_68;

BB77_69:
shl.b64 %rd324, %rd566, 4;
add.s64 %rd135, %rd304, %rd324;
mov.u64 %rd579, %rd135;
shl.b64 %rd326, %rd5, 4;
add.s64 %rd136, %rd304, %rd326;
add.s64 %rd327, %rd124, %rd5;
sub.s64 %rd137, %rd327, %rd566;
shl.b64 %rd328, %rd137, 4;
add.s64 %rd140, %rd304, %rd328;
mov.u64 %rd567, %rd140;
ld.shared.u64 %rd329, [%rd135];
ld.shared.u64 %rd330, [%rd135+8];
add.u64 %rd331, %SP, 0;
cvta.to.local.u64 %rd332, %rd331;
st.local.u64 [%rd332+8], %rd330;
st.local.u64 [%rd332], %rd329;
ld.shared.u64 %rd333, [%rd140];
ld.shared.u64 %rd334, [%rd140+8];
add.u64 %rd335, %SP, 16;
cvta.to.local.u64 %rd336, %rd335;
st.local.u64 [%rd336+8], %rd334;
st.local.u64 [%rd336], %rd333;
shl.b64 %rd337, %rd123, 4;
add.s64 %rd141, %rd304, %rd337;
mov.pred %p82, -1;
setp.ge.u64	%p53, %rd140, %rd141;
@%p53 bra BB77_72;

mov.pred %p82, 0;
setp.ge.u64	%p55, %rd135, %rd136;
@%p55 bra BB77_72;

ld.local.u64 %rd342, [%rd332];
ld.local.u64 %rd343, [%rd336];
setp.le.s64	%p82, %rd343, %rd342;

BB77_72:
selp.b64	%rd348, %rd332, %rd336, %p82;
ld.local.u64 %rd142, [%rd348];
ld.local.u64 %rd143, [%rd348+8];
@%p82 bra BB77_74;
bra.uni BB77_73;

BB77_74:
mov.u64 %rd578, %rd140;
add.s64 %rd358, %rd324, %rd304;
add.s64 %rd579, %rd358, 16;
mov.u64 %rd590, %rd579;
ld.shared.u64 %rd359, [%rd135+16];
ld.shared.u64 %rd362, [%rd135+24];
st.local.u64 [%rd332], %rd359;
st.local.u64 [%rd332+8], %rd362;
bra.uni BB77_75;

BB77_73:
mov.u64 %rd590, %rd135;
add.s64 %rd351, %rd328, %rd304;
add.s64 %rd567, %rd351, 16;
mov.u64 %rd578, %rd567;
ld.shared.u64 %rd352, [%rd140+16];
ld.shared.u64 %rd355, [%rd140+24];
st.local.u64 [%rd336], %rd352;
st.local.u64 [%rd336+8], %rd355;

BB77_75:
mov.u64 %rd153, %rd590;
mov.u64 %rd151, %rd578;
mov.pred %p83, -1;
setp.ge.u64	%p57, %rd567, %rd141;
@%p57 bra BB77_78;

mov.pred %p83, 0;
setp.ge.u64	%p59, %rd579, %rd136;
@%p59 bra BB77_78;

ld.local.u64 %rd367, [%rd332];
ld.local.u64 %rd368, [%rd336];
setp.le.s64	%p83, %rd368, %rd367;

BB77_78:
selp.b64	%rd373, %rd332, %rd336, %p83;
ld.local.u64 %rd154, [%rd373];
ld.local.u64 %rd155, [%rd373+8];
@%p83 bra BB77_80;
bra.uni BB77_79;

BB77_80:
add.s64 %rd579, %rd579, 16;
add.s64 %rd159, %rd153, 16;
ld.shared.u64 %rd378, [%rd153+16];
ld.shared.u64 %rd381, [%rd153+24];
st.local.u64 [%rd332], %rd378;
st.local.u64 [%rd332+8], %rd381;
mov.u64 %rd577, %rd151;
mov.u64 %rd589, %rd159;
bra.uni BB77_81;

BB77_79:
add.s64 %rd567, %rd567, 16;
add.s64 %rd157, %rd151, 16;
ld.shared.u64 %rd374, [%rd151+16];
ld.shared.u64 %rd377, [%rd151+24];
st.local.u64 [%rd336], %rd374;
st.local.u64 [%rd336+8], %rd377;
mov.u64 %rd577, %rd157;
mov.u64 %rd589, %rd153;

BB77_81:
mov.u64 %rd163, %rd589;
mov.u64 %rd161, %rd577;
mov.pred %p84, -1;
setp.ge.u64	%p61, %rd567, %rd141;
@%p61 bra BB77_84;

mov.pred %p84, 0;
setp.ge.u64	%p63, %rd579, %rd136;
@%p63 bra BB77_84;

ld.local.u64 %rd386, [%rd332];
ld.local.u64 %rd387, [%rd336];
setp.le.s64	%p84, %rd387, %rd386;

BB77_84:
selp.b64	%rd392, %rd332, %rd336, %p84;
ld.local.u64 %rd164, [%rd392];
ld.local.u64 %rd165, [%rd392+8];
@%p84 bra BB77_86;
bra.uni BB77_85;

BB77_86:
add.s64 %rd579, %rd579, 16;
add.s64 %rd169, %rd163, 16;
ld.shared.u64 %rd397, [%rd163+16];
st.local.u64 [%rd332], %rd397;
ld.shared.u64 %rd400, [%rd163+24];
st.local.u64 [%rd332+8], %rd400;
mov.u64 %rd576, %rd161;
mov.u64 %rd588, %rd169;
bra.uni BB77_87;

BB77_85:
add.s64 %rd567, %rd567, 16;
add.s64 %rd167, %rd161, 16;
ld.shared.u64 %rd393, [%rd161+16];
st.local.u64 [%rd336], %rd393;
ld.shared.u64 %rd396, [%rd161+24];
st.local.u64 [%rd336+8], %rd396;
mov.u64 %rd576, %rd167;
mov.u64 %rd588, %rd163;

BB77_87:
mov.u64 %rd173, %rd588;
mov.u64 %rd171, %rd576;
mov.pred %p85, -1;
setp.ge.u64	%p65, %rd567, %rd141;
@%p65 bra BB77_90;

mov.pred %p85, 0;
setp.ge.u64	%p67, %rd579, %rd136;
@%p67 bra BB77_90;

ld.local.u64 %rd405, [%rd332];
ld.local.u64 %rd406, [%rd336];
setp.le.s64	%p85, %rd406, %rd405;

BB77_90:
selp.b64	%rd411, %rd332, %rd336, %p85;
ld.local.u64 %rd174, [%rd411];
ld.local.u64 %rd175, [%rd411+8];
@%p85 bra BB77_92;
bra.uni BB77_91;

BB77_92:
add.s64 %rd579, %rd579, 16;
add.s64 %rd179, %rd173, 16;
ld.shared.u64 %rd416, [%rd173+16];
st.local.u64 [%rd332], %rd416;
ld.shared.u64 %rd419, [%rd173+24];
st.local.u64 [%rd332+8], %rd419;
mov.u64 %rd575, %rd171;
mov.u64 %rd587, %rd179;
bra.uni BB77_93;

BB77_91:
add.s64 %rd567, %rd567, 16;
add.s64 %rd177, %rd171, 16;
ld.shared.u64 %rd412, [%rd171+16];
st.local.u64 [%rd336], %rd412;
ld.shared.u64 %rd415, [%rd171+24];
st.local.u64 [%rd336+8], %rd415;
mov.u64 %rd575, %rd177;
mov.u64 %rd587, %rd173;

BB77_93:
mov.u64 %rd183, %rd587;
mov.u64 %rd181, %rd575;
mov.pred %p86, -1;
setp.ge.u64	%p69, %rd567, %rd141;
@%p69 bra BB77_96;

mov.pred %p86, 0;
setp.ge.u64	%p71, %rd579, %rd136;
@%p71 bra BB77_96;

ld.local.u64 %rd424, [%rd332];
ld.local.u64 %rd425, [%rd336];
setp.le.s64	%p86, %rd425, %rd424;

BB77_96:
selp.b64	%rd430, %rd332, %rd336, %p86;
ld.local.u64 %rd184, [%rd430];
ld.local.u64 %rd185, [%rd430+8];
@%p86 bra BB77_98;
bra.uni BB77_97;

BB77_98:
add.s64 %rd579, %rd579, 16;
add.s64 %rd189, %rd183, 16;
ld.shared.u64 %rd435, [%rd183+16];
st.local.u64 [%rd332], %rd435;
ld.shared.u64 %rd438, [%rd183+24];
st.local.u64 [%rd332+8], %rd438;
mov.u64 %rd574, %rd181;
mov.u64 %rd586, %rd189;
bra.uni BB77_99;

BB77_97:
add.s64 %rd567, %rd567, 16;
add.s64 %rd187, %rd181, 16;
ld.shared.u64 %rd431, [%rd181+16];
st.local.u64 [%rd336], %rd431;
ld.shared.u64 %rd434, [%rd181+24];
st.local.u64 [%rd336+8], %rd434;
mov.u64 %rd574, %rd187;
mov.u64 %rd586, %rd183;

BB77_99:
mov.u64 %rd193, %rd586;
mov.u64 %rd191, %rd574;
mov.pred %p87, -1;
setp.ge.u64	%p73, %rd567, %rd141;
@%p73 bra BB77_102;

mov.pred %p87, 0;
setp.ge.u64	%p75, %rd579, %rd136;
@%p75 bra BB77_102;

ld.local.u64 %rd443, [%rd332];
ld.local.u64 %rd444, [%rd336];
setp.le.s64	%p87, %rd444, %rd443;

BB77_102:
selp.b64	%rd449, %rd332, %rd336, %p87;
ld.local.u64 %rd194, [%rd449];
ld.local.u64 %rd195, [%rd449+8];
@%p87 bra BB77_104;
bra.uni BB77_103;

BB77_104:
add.s64 %rd579, %rd579, 16;
add.s64 %rd199, %rd193, 16;
ld.shared.u64 %rd454, [%rd193+16];
st.local.u64 [%rd332], %rd454;
ld.shared.u64 %rd457, [%rd193+24];
st.local.u64 [%rd332+8], %rd457;
mov.u64 %rd573, %rd191;
mov.u64 %rd585, %rd199;
bra.uni BB77_105;

BB77_103:
add.s64 %rd567, %rd567, 16;
add.s64 %rd197, %rd191, 16;
ld.shared.u64 %rd450, [%rd191+16];
st.local.u64 [%rd336], %rd450;
ld.shared.u64 %rd453, [%rd191+24];
st.local.u64 [%rd336+8], %rd453;
mov.u64 %rd573, %rd197;
mov.u64 %rd585, %rd193;

BB77_105:
mov.pred %p88, -1;
setp.ge.u64	%p77, %rd567, %rd141;
@%p77 bra BB77_108;

mov.pred %p88, 0;
setp.ge.u64	%p79, %rd579, %rd136;
@%p79 bra BB77_108;

ld.local.u64 %rd462, [%rd332];
ld.local.u64 %rd463, [%rd336];
setp.le.s64	%p88, %rd463, %rd462;

BB77_108:
selp.b64	%rd468, %rd332, %rd336, %p88;
ld.local.u64 %rd204, [%rd468];
ld.local.u64 %rd205, [%rd468+8];
@%p88 bra BB77_110;
bra.uni BB77_109;

BB77_110:
ld.shared.u64 %rd473, [%rd585+16];
st.local.u64 [%rd332], %rd473;
ld.shared.u64 %rd476, [%rd585+24];
st.local.u64 [%rd332+8], %rd476;
bra.uni BB77_111;

BB77_109:
ld.shared.u64 %rd469, [%rd573+16];
st.local.u64 [%rd336], %rd469;
ld.shared.u64 %rd472, [%rd573+24];
st.local.u64 [%rd336+8], %rd472;

BB77_111:
bar.sync 0;
shl.b64 %rd477, %rd122, 4;
add.s64 %rd479, %rd304, %rd477;
st.shared.u64 [%rd479], %rd142;
st.shared.u64 [%rd479+8], %rd143;
st.shared.u64 [%rd479+16], %rd154;
st.shared.u64 [%rd479+24], %rd155;
st.shared.u64 [%rd479+32], %rd164;
st.shared.u64 [%rd479+40], %rd165;
st.shared.u64 [%rd479+48], %rd174;
st.shared.u64 [%rd479+56], %rd175;
st.shared.u64 [%rd479+64], %rd184;
st.shared.u64 [%rd479+72], %rd185;
st.shared.u64 [%rd479+80], %rd194;
st.shared.u64 [%rd479+88], %rd195;
st.shared.u64 [%rd479+96], %rd204;
st.shared.u64 [%rd479+104], %rd205;
bar.sync 0;
setp.ge.s64	%p80, %rd593, %rd123;
@%p80 bra BB77_114;

cvta.to.global.u64 %rd480, %rd220;
cvt.u64.u32	%rd481, %r13;
mul.wide.u32 %rd482, %r13, 16;
add.s64 %rd592, %rd304, %rd482;
mul.wide.u32 %rd484, %r18, 1792;
add.s64 %rd485, %rd484, %rd481;
shl.b64 %rd486, %rd485, 4;
add.s64 %rd591, %rd480, %rd486;

BB77_113:
ld.shared.u64 %rd487, [%rd592];
ld.shared.u64 %rd488, [%rd592+8];
st.global.u64 [%rd591], %rd487;
st.global.u64 [%rd591+8], %rd488;
add.s64 %rd592, %rd592, 4096;
add.s64 %rd591, %rd591, 4096;
add.s64 %rd593, %rd593, 256;
setp.lt.s64	%p81, %rd593, %rd123;
@%p81 bra BB77_113;

BB77_114:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustGTOpIlEEEEEPSF_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustGTOpIlEEEEEPSF_EEEEvT__param_0[72]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot78[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<94>;
.reg .b16 %rs<4>;
.reg .b32 %r<102>;
.reg .b64 %rd<665>;


mov.u64 %rd664, __local_depot78;
cvta.local.u64 %SP, %rd664;
ld.param.u64 %rd225, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustGTOpIlEEEEEPSF_EEEEvT__param_0+56];
ld.param.u64 %rd224, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustGTOpIlEEEEEPSF_EEEEvT__param_0+40];
ld.param.u64 %rd223, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustGTOpIlEEEEEPSF_EEEEvT__param_0+32];
ld.param.u64 %rd219, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustGTOpIlEEEEEPSF_EEEEvT__param_0];
ld.param.u64 %rd221, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustGTOpIlEEEEEPSF_EEEEvT__param_0+16];
ld.param.u64 %rd226, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustGTOpIlEEEEEPSF_EEEEvT__param_0+64];
ld.param.u64 %rd222, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustGTOpIlEEEEEPSF_EEEEvT__param_0+24];
ld.param.u64 %rd220, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustGTOpIlEEEEEPSF_EEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd220;
cvta.to.global.u64 %rd227, %rd222;
cvta.to.global.u64 %rd2, %rd226;
mov.u32 %r16, %ctaid.x;
cvt.u32.u64	%r1, %rd221;
cvt.u32.u64	%r17, %rd219;
mul.wide.u32 %rd228, %r16, 8;
add.s64 %rd229, %rd227, %rd228;
ld.global.u32 %r2, [%rd229];
ld.global.u32 %r18, [%rd229+8];
neg.s32 %r19, %r17;
and.b32 %r3, %r16, %r19;
shr.s32 %r4, %r17, 1;
mul.lo.s32 %r5, %r3, 1792;
add.s32 %r20, %r18, %r5;
min.s32 %r101, %r20, %r1;
add.s32 %r21, %r16, %r4;
mul.lo.s32 %r22, %r21, 1792;
sub.s32 %r23, %r22, %r2;
min.s32 %r7, %r23, %r1;
add.s32 %r24, %r22, 1792;
sub.s32 %r25, %r24, %r18;
min.s32 %r100, %r25, %r1;
add.s32 %r26, %r17, -1;
and.b32 %r27, %r16, %r26;
setp.ne.s32	%p15, %r26, %r27;
@%p15 bra BB78_2;

add.s32 %r28, %r3, %r4;
mul.lo.s32 %r29, %r28, 1792;
min.s32 %r101, %r29, %r1;
mad.lo.s32 %r30, %r4, 2, %r3;
mul.lo.s32 %r31, %r30, 1792;
min.s32 %r100, %r31, %r1;

BB78_2:
add.s32 %r32, %r5, %r2;
cvt.s64.s32	%rd230, %r100;
cvt.s64.s32	%rd3, %r7;
sub.s64 %rd4, %rd230, %rd3;
cvt.s64.s32	%rd231, %r101;
cvt.s64.s32	%rd232, %r32;
sub.s64 %rd5, %rd231, %rd232;
setp.gt.s64	%p16, %rd5, 1791;
mov.u32 %r13, %tid.x;
cvt.u64.u32	%rd663, %r13;
add.s64 %rd233, %rd663, %rd232;
shl.b64 %rd234, %rd233, 4;
add.s64 %rd7, %rd1, %rd234;
@%p16 bra BB78_17;
bra.uni BB78_3;

BB78_17:
ld.global.u64 %rd559, [%rd7];
ld.global.u64 %rd540, [%rd7+8];
ld.global.u64 %rd560, [%rd7+4096];
ld.global.u64 %rd539, [%rd7+4104];
ld.global.u64 %rd561, [%rd7+8192];
ld.global.u64 %rd538, [%rd7+8200];
ld.global.u64 %rd562, [%rd7+12288];
ld.global.u64 %rd537, [%rd7+12296];
ld.global.u64 %rd563, [%rd7+16384];
ld.global.u64 %rd536, [%rd7+16392];
ld.global.u64 %rd564, [%rd7+20480];
ld.global.u64 %rd535, [%rd7+20488];
ld.global.u64 %rd565, [%rd7+24576];
ld.global.u64 %rd534, [%rd7+24584];
bra.uni BB78_18;

BB78_3:
mov.u64 %rd236, 0;
mov.u64 %rd540, %rd236;
setp.ge.s64	%p17, %rd663, %rd5;
mov.u64 %rd571, %rd236;
@%p17 bra BB78_5;

ld.global.u64 %rd8, [%rd7];
ld.global.u64 %rd540, [%rd7+8];
mov.u64 %rd571, %rd8;

BB78_5:
mov.u64 %rd547, %rd571;
mov.u64 %rd559, %rd547;
cvt.u32.u64	%r33, %rd663;
add.s32 %r34, %r33, 256;
cvt.u64.u32	%rd239, %r34;
mov.u64 %rd539, %rd236;
setp.ge.s64	%p18, %rd239, %rd5;
mov.u64 %rd570, %rd236;
@%p18 bra BB78_7;

ld.global.u64 %rd570, [%rd7+4096];
ld.global.u64 %rd539, [%rd7+4104];

BB78_7:
mov.u64 %rd560, %rd570;
add.s32 %r35, %r13, 512;
cvt.u64.u32	%rd242, %r35;
mov.u64 %rd538, %rd236;
setp.ge.s64	%p19, %rd242, %rd5;
mov.u64 %rd569, %rd236;
@%p19 bra BB78_9;

ld.global.u64 %rd569, [%rd7+8192];
ld.global.u64 %rd538, [%rd7+8200];

BB78_9:
mov.u64 %rd561, %rd569;
add.s32 %r36, %r13, 768;
cvt.u64.u32	%rd245, %r36;
mov.u64 %rd537, %rd236;
setp.ge.s64	%p20, %rd245, %rd5;
mov.u64 %rd568, %rd236;
@%p20 bra BB78_11;

ld.global.u64 %rd568, [%rd7+12288];
ld.global.u64 %rd537, [%rd7+12296];

BB78_11:
mov.u64 %rd562, %rd568;
add.s32 %r37, %r13, 1024;
cvt.u64.u32	%rd248, %r37;
mov.u64 %rd536, %rd236;
setp.ge.s64	%p21, %rd248, %rd5;
mov.u64 %rd567, %rd236;
@%p21 bra BB78_13;

ld.global.u64 %rd567, [%rd7+16384];
ld.global.u64 %rd536, [%rd7+16392];

BB78_13:
mov.u64 %rd563, %rd567;
add.s32 %r38, %r13, 1280;
cvt.u64.u32	%rd251, %r38;
mov.u64 %rd535, %rd236;
setp.ge.s64	%p22, %rd251, %rd5;
mov.u64 %rd566, %rd236;
@%p22 bra BB78_15;

ld.global.u64 %rd566, [%rd7+20480];
ld.global.u64 %rd535, [%rd7+20488];

BB78_15:
mov.u64 %rd564, %rd566;
add.s32 %r39, %r13, 1536;
cvt.u64.u32	%rd254, %r39;
mov.u64 %rd534, %rd236;
setp.ge.s64	%p23, %rd254, %rd5;
mov.u64 %rd565, %rd236;
@%p23 bra BB78_18;

ld.global.u64 %rd565, [%rd7+24576];
ld.global.u64 %rd534, [%rd7+24584];

BB78_18:
@%p16 bra BB78_33;
bra.uni BB78_19;

BB78_33:
cvt.u64.u32	%rd304, %r13;
cvt.u64.u32	%rd305, %r16;
mul.lo.s64 %rd306, %rd305, %rd225;
add.s64 %rd307, %rd304, %rd306;
shl.b64 %rd308, %rd307, 4;
add.s64 %rd309, %rd2, %rd308;
st.global.u64 [%rd309], %rd559;
st.global.u64 [%rd309+8], %rd540;
st.global.u64 [%rd309+4096], %rd560;
st.global.u64 [%rd309+4104], %rd539;
st.global.u64 [%rd309+8192], %rd561;
st.global.u64 [%rd309+8200], %rd538;
st.global.u64 [%rd309+12288], %rd562;
st.global.u64 [%rd309+12296], %rd537;
st.global.u64 [%rd309+16384], %rd563;
st.global.u64 [%rd309+16392], %rd536;
st.global.u64 [%rd309+20480], %rd564;
st.global.u64 [%rd309+20488], %rd535;
st.global.u64 [%rd309+24576], %rd565;
st.global.u64 [%rd309+24584], %rd534;
bra.uni BB78_34;

BB78_19:
setp.ge.s64	%p25, %rd663, %rd5;
@%p25 bra BB78_21;

cvt.u64.u32	%rd257, %r16;
mul.lo.s64 %rd258, %rd257, %rd225;
add.s64 %rd259, %rd663, %rd258;
shl.b64 %rd260, %rd259, 4;
add.s64 %rd261, %rd2, %rd260;
st.global.u64 [%rd261], %rd559;
st.global.u64 [%rd261+8], %rd540;

BB78_21:
add.s32 %r44, %r13, 256;
cvt.u64.u32	%rd262, %r44;
setp.ge.s64	%p26, %rd262, %rd5;
@%p26 bra BB78_23;

cvt.u64.u32	%rd264, %r16;
mul.lo.s64 %rd265, %rd264, %rd225;
add.s64 %rd266, %rd663, %rd265;
shl.b64 %rd267, %rd266, 4;
add.s64 %rd268, %rd2, %rd267;
st.global.u64 [%rd268+4096], %rd560;
st.global.u64 [%rd268+4104], %rd539;

BB78_23:
add.s32 %r48, %r13, 512;
cvt.u64.u32	%rd269, %r48;
setp.ge.s64	%p27, %rd269, %rd5;
@%p27 bra BB78_25;

cvt.u64.u32	%rd271, %r16;
mul.lo.s64 %rd272, %rd271, %rd225;
add.s64 %rd273, %rd663, %rd272;
shl.b64 %rd274, %rd273, 4;
add.s64 %rd275, %rd2, %rd274;
st.global.u64 [%rd275+8192], %rd561;
st.global.u64 [%rd275+8200], %rd538;

BB78_25:
add.s32 %r52, %r13, 768;
cvt.u64.u32	%rd276, %r52;
setp.ge.s64	%p28, %rd276, %rd5;
@%p28 bra BB78_27;

cvt.u64.u32	%rd278, %r16;
mul.lo.s64 %rd279, %rd278, %rd225;
add.s64 %rd280, %rd663, %rd279;
shl.b64 %rd281, %rd280, 4;
add.s64 %rd282, %rd2, %rd281;
st.global.u64 [%rd282+12288], %rd562;
st.global.u64 [%rd282+12296], %rd537;

BB78_27:
add.s32 %r56, %r13, 1024;
cvt.u64.u32	%rd283, %r56;
setp.ge.s64	%p29, %rd283, %rd5;
@%p29 bra BB78_29;

cvt.u64.u32	%rd285, %r16;
mul.lo.s64 %rd286, %rd285, %rd225;
add.s64 %rd287, %rd663, %rd286;
shl.b64 %rd288, %rd287, 4;
add.s64 %rd289, %rd2, %rd288;
st.global.u64 [%rd289+16384], %rd563;
st.global.u64 [%rd289+16392], %rd536;

BB78_29:
add.s32 %r60, %r13, 1280;
cvt.u64.u32	%rd290, %r60;
setp.ge.s64	%p30, %rd290, %rd5;
@%p30 bra BB78_31;

cvt.u64.u32	%rd292, %r16;
mul.lo.s64 %rd293, %rd292, %rd225;
add.s64 %rd294, %rd663, %rd293;
shl.b64 %rd295, %rd294, 4;
add.s64 %rd296, %rd2, %rd295;
st.global.u64 [%rd296+20480], %rd564;
st.global.u64 [%rd296+20488], %rd535;

BB78_31:
add.s32 %r64, %r13, 1536;
cvt.u64.u32	%rd297, %r64;
setp.ge.s64	%p31, %rd297, %rd5;
@%p31 bra BB78_34;

cvt.u64.u32	%rd299, %r16;
mul.lo.s64 %rd300, %rd299, %rd225;
add.s64 %rd301, %rd663, %rd300;
shl.b64 %rd302, %rd301, 4;
add.s64 %rd303, %rd2, %rd302;
st.global.u64 [%rd303+24576], %rd565;
st.global.u64 [%rd303+24584], %rd534;

BB78_34:
cvt.u64.u32	%rd63, %r16;
mul.lo.s64 %rd310, %rd63, %rd225;
add.s64 %rd64, %rd5, %rd310;
add.s64 %rd311, %rd663, %rd3;
shl.b64 %rd312, %rd311, 4;
add.s64 %rd66, %rd1, %rd312;
setp.gt.s64	%p32, %rd4, 1791;
@%p32 bra BB78_49;
bra.uni BB78_35;

BB78_49:
ld.global.u64 %rd597, [%rd66];
ld.global.u64 %rd578, [%rd66+8];
ld.global.u64 %rd598, [%rd66+4096];
ld.global.u64 %rd577, [%rd66+4104];
ld.global.u64 %rd599, [%rd66+8192];
ld.global.u64 %rd576, [%rd66+8200];
ld.global.u64 %rd600, [%rd66+12288];
ld.global.u64 %rd575, [%rd66+12296];
ld.global.u64 %rd601, [%rd66+16384];
ld.global.u64 %rd574, [%rd66+16392];
ld.global.u64 %rd602, [%rd66+20480];
ld.global.u64 %rd573, [%rd66+20488];
ld.global.u64 %rd603, [%rd66+24576];
ld.global.u64 %rd572, [%rd66+24584];
bra.uni BB78_50;

BB78_35:
mov.u64 %rd314, 0;
mov.u64 %rd578, %rd314;
setp.ge.s64	%p33, %rd663, %rd4;
mov.u64 %rd609, %rd314;
@%p33 bra BB78_37;

ld.global.u64 %rd67, [%rd66];
ld.global.u64 %rd578, [%rd66+8];
mov.u64 %rd609, %rd67;

BB78_37:
mov.u64 %rd585, %rd609;
mov.u64 %rd597, %rd585;
cvt.u32.u64	%r70, %rd663;
add.s32 %r71, %r70, 256;
cvt.u64.u32	%rd317, %r71;
mov.u64 %rd577, %rd314;
setp.ge.s64	%p34, %rd317, %rd4;
mov.u64 %rd608, %rd314;
@%p34 bra BB78_39;

ld.global.u64 %rd608, [%rd66+4096];
ld.global.u64 %rd577, [%rd66+4104];

BB78_39:
mov.u64 %rd598, %rd608;
add.s32 %r72, %r13, 512;
cvt.u64.u32	%rd320, %r72;
mov.u64 %rd576, %rd314;
setp.ge.s64	%p35, %rd320, %rd4;
mov.u64 %rd607, %rd314;
@%p35 bra BB78_41;

ld.global.u64 %rd607, [%rd66+8192];
ld.global.u64 %rd576, [%rd66+8200];

BB78_41:
mov.u64 %rd599, %rd607;
add.s32 %r73, %r13, 768;
cvt.u64.u32	%rd323, %r73;
mov.u64 %rd575, %rd314;
setp.ge.s64	%p36, %rd323, %rd4;
mov.u64 %rd606, %rd314;
@%p36 bra BB78_43;

ld.global.u64 %rd606, [%rd66+12288];
ld.global.u64 %rd575, [%rd66+12296];

BB78_43:
mov.u64 %rd600, %rd606;
add.s32 %r74, %r13, 1024;
cvt.u64.u32	%rd326, %r74;
mov.u64 %rd574, %rd314;
setp.ge.s64	%p37, %rd326, %rd4;
mov.u64 %rd605, %rd314;
@%p37 bra BB78_45;

ld.global.u64 %rd605, [%rd66+16384];
ld.global.u64 %rd574, [%rd66+16392];

BB78_45:
mov.u64 %rd601, %rd605;
add.s32 %r75, %r13, 1280;
cvt.u64.u32	%rd329, %r75;
mov.u64 %rd573, %rd314;
setp.ge.s64	%p38, %rd329, %rd4;
mov.u64 %rd604, %rd314;
@%p38 bra BB78_47;

ld.global.u64 %rd604, [%rd66+20480];
ld.global.u64 %rd573, [%rd66+20488];

BB78_47:
mov.u64 %rd602, %rd604;
add.s32 %r76, %r13, 1536;
cvt.u64.u32	%rd332, %r76;
mov.u64 %rd572, %rd314;
setp.ge.s64	%p39, %rd332, %rd4;
mov.u64 %rd603, %rd314;
@%p39 bra BB78_50;

ld.global.u64 %rd603, [%rd66+24576];
ld.global.u64 %rd572, [%rd66+24584];

BB78_50:
add.s64 %rd334, %rd663, %rd64;
shl.b64 %rd335, %rd334, 4;
add.s64 %rd121, %rd2, %rd335;
@%p32 bra BB78_64;
bra.uni BB78_51;

BB78_64:
st.global.u64 [%rd121], %rd597;
st.global.u64 [%rd121+8], %rd578;
st.global.u64 [%rd121+4096], %rd598;
st.global.u64 [%rd121+4104], %rd577;
st.global.u64 [%rd121+8192], %rd599;
st.global.u64 [%rd121+8200], %rd576;
st.global.u64 [%rd121+12288], %rd600;
st.global.u64 [%rd121+12296], %rd575;
st.global.u64 [%rd121+16384], %rd601;
st.global.u64 [%rd121+16392], %rd574;
st.global.u64 [%rd121+20480], %rd602;
st.global.u64 [%rd121+20488], %rd573;
bra.uni BB78_65;

BB78_51:
setp.ge.s64	%p41, %rd663, %rd4;
@%p41 bra BB78_53;

st.global.u64 [%rd121], %rd597;
st.global.u64 [%rd121+8], %rd578;

BB78_53:
add.s32 %r80, %r13, 256;
cvt.u64.u32	%rd337, %r80;
setp.ge.s64	%p42, %rd337, %rd4;
@%p42 bra BB78_55;

st.global.u64 [%rd121+4096], %rd598;
st.global.u64 [%rd121+4104], %rd577;

BB78_55:
add.s32 %r82, %r13, 512;
cvt.u64.u32	%rd338, %r82;
setp.ge.s64	%p43, %rd338, %rd4;
@%p43 bra BB78_57;

st.global.u64 [%rd121+8192], %rd599;
st.global.u64 [%rd121+8200], %rd576;

BB78_57:
add.s32 %r84, %r13, 768;
cvt.u64.u32	%rd339, %r84;
setp.ge.s64	%p44, %rd339, %rd4;
@%p44 bra BB78_59;

st.global.u64 [%rd121+12288], %rd600;
st.global.u64 [%rd121+12296], %rd575;

BB78_59:
add.s32 %r86, %r13, 1024;
cvt.u64.u32	%rd340, %r86;
setp.ge.s64	%p45, %rd340, %rd4;
@%p45 bra BB78_61;

st.global.u64 [%rd121+16384], %rd601;
st.global.u64 [%rd121+16392], %rd574;

BB78_61:
add.s32 %r88, %r13, 1280;
cvt.u64.u32	%rd341, %r88;
setp.ge.s64	%p46, %rd341, %rd4;
@%p46 bra BB78_63;

st.global.u64 [%rd121+20480], %rd602;
st.global.u64 [%rd121+20488], %rd573;

BB78_63:
add.s32 %r90, %r13, 1536;
cvt.u64.u32	%rd342, %r90;
setp.ge.s64	%p47, %rd342, %rd4;
@%p47 bra BB78_66;

BB78_65:
st.global.u64 [%rd121+24576], %rd603;
st.global.u64 [%rd121+24584], %rd572;

BB78_66:
bar.sync 0;
mul.lo.s32 %r92, %r13, 7;
cvt.u64.u32	%rd343, %r92;
add.s64 %rd122, %rd5, %rd4;
min.s64 %rd123, %rd343, %rd122;
setp.lt.s64	%p48, %rd123, %rd4;
sub.s64 %rd344, %rd123, %rd4;
selp.b64	%rd611, 0, %rd344, %p48;
min.s64 %rd610, %rd5, %rd123;
setp.ge.s64	%p49, %rd611, %rd610;
@%p49 bra BB78_69;

add.s64 %rd345, %rd64, %rd123;
add.s64 %rd126, %rd345, -1;

BB78_68:
add.s64 %rd346, %rd610, %rd611;
shr.s64 %rd347, %rd346, 1;
sub.s64 %rd348, %rd126, %rd347;
add.s64 %rd349, %rd347, %rd310;
shl.b64 %rd350, %rd348, 4;
add.s64 %rd351, %rd2, %rd350;
shl.b64 %rd352, %rd349, 4;
add.s64 %rd353, %rd2, %rd352;
ld.global.u64 %rd354, [%rd353];
ld.global.u64 %rd355, [%rd351];
setp.gt.s64	%p50, %rd355, %rd354;
add.s64 %rd356, %rd347, 1;
selp.b64	%rd611, %rd611, %rd356, %p50;
selp.b64	%rd610, %rd347, %rd610, %p50;
setp.lt.s64	%p51, %rd611, %rd610;
@%p51 bra BB78_68;

BB78_69:
add.s64 %rd133, %rd611, %rd310;
shl.b64 %rd360, %rd133, 4;
add.s64 %rd134, %rd2, %rd360;
shl.b64 %rd361, %rd64, 4;
add.s64 %rd135, %rd2, %rd361;
add.s64 %rd362, %rd64, %rd123;
sub.s64 %rd136, %rd362, %rd611;
shl.b64 %rd363, %rd136, 4;
add.s64 %rd137, %rd2, %rd363;
add.s64 %rd364, %rd122, %rd310;
shl.b64 %rd365, %rd364, 4;
add.s64 %rd138, %rd2, %rd365;
add.u64 %rd366, %SP, 0;
cvta.to.local.u64 %rd139, %rd366;
mov.u64 %rd612, 0;
mov.pred %p52, 0;
@%p52 bra BB78_71;

BB78_70:
add.s64 %rd367, %rd139, %rd612;
mov.u16 %rs2, 0;
st.local.u8 [%rd367], %rs2;
add.s64 %rd612, %rd612, 1;
setp.lt.u64	%p53, %rd612, 16;
@%p53 bra BB78_70;

BB78_71:
ld.global.u64 %rd369, [%rd134];
ld.global.u64 %rd370, [%rd134+8];
st.local.u64 [%rd139+8], %rd370;
st.local.u64 [%rd139], %rd369;
add.u64 %rd373, %SP, 16;
cvta.to.local.u64 %rd142, %rd373;
mov.u64 %rd613, 0;
@%p52 bra BB78_73;

BB78_72:
add.s64 %rd374, %rd142, %rd613;
mov.u16 %rs3, 0;
st.local.u8 [%rd374], %rs3;
add.s64 %rd613, %rd613, 1;
setp.lt.u64	%p55, %rd613, 16;
@%p55 bra BB78_72;

BB78_73:
ld.global.u64 %rd375, [%rd137];
ld.global.u64 %rd376, [%rd137+8];
st.local.u64 [%rd142+8], %rd376;
st.local.u64 [%rd142], %rd375;
mov.pred %p87, -1;
setp.ge.u64	%p57, %rd137, %rd138;
@%p57 bra BB78_76;

mov.pred %p87, 0;
setp.ge.u64	%p59, %rd134, %rd135;
@%p59 bra BB78_76;

ld.local.u64 %rd383, [%rd139];
ld.local.u64 %rd384, [%rd142];
setp.le.s64	%p87, %rd384, %rd383;

BB78_76:
selp.b64	%rd389, %rd139, %rd142, %p87;
ld.local.u64 %rd145, [%rd389];
ld.local.u64 %rd146, [%rd389+8];
@%p87 bra BB78_78;
bra.uni BB78_77;

BB78_78:
add.s64 %rd397, %rd360, %rd2;
add.s64 %rd149, %rd397, 16;
mov.u64 %rd658, %rd149;
ld.global.u64 %rd398, [%rd134+16];
st.local.u64 [%rd139], %rd398;
ld.global.u64 %rd401, [%rd134+24];
st.local.u64 [%rd139+8], %rd401;
mov.u64 %rd635, %rd137;
mov.u64 %rd636, %rd137;
mov.u64 %rd659, %rd149;
bra.uni BB78_79;

BB78_77:
add.s64 %rd391, %rd363, %rd2;
add.s64 %rd147, %rd391, 16;
mov.u64 %rd635, %rd147;
ld.global.u64 %rd392, [%rd137+16];
st.local.u64 [%rd142], %rd392;
ld.global.u64 %rd395, [%rd137+24];
st.local.u64 [%rd142+8], %rd395;
mov.u64 %rd636, %rd147;
mov.u64 %rd658, %rd134;
mov.u64 %rd659, %rd134;

BB78_79:
mov.u64 %rd154, %rd658;
mov.u64 %rd657, %rd659;
mov.u64 %rd152, %rd635;
mov.u64 %rd634, %rd636;
mov.pred %p88, -1;
setp.ge.u64	%p61, %rd634, %rd138;
@%p61 bra BB78_82;

mov.pred %p88, 0;
setp.ge.u64	%p63, %rd657, %rd135;
@%p63 bra BB78_82;

ld.local.u64 %rd406, [%rd139];
ld.local.u64 %rd407, [%rd142];
setp.le.s64	%p88, %rd407, %rd406;

BB78_82:
selp.b64	%rd412, %rd139, %rd142, %p88;
ld.local.u64 %rd155, [%rd412];
ld.local.u64 %rd156, [%rd412+8];
@%p88 bra BB78_84;
bra.uni BB78_83;

BB78_84:
add.s64 %rd657, %rd657, 16;
add.s64 %rd160, %rd154, 16;
ld.global.u64 %rd417, [%rd154+16];
st.local.u64 [%rd139], %rd417;
ld.global.u64 %rd420, [%rd154+24];
st.local.u64 [%rd139+8], %rd420;
mov.u64 %rd633, %rd152;
mov.u64 %rd656, %rd160;
bra.uni BB78_85;

BB78_83:
add.s64 %rd634, %rd634, 16;
add.s64 %rd158, %rd152, 16;
ld.global.u64 %rd413, [%rd152+16];
st.local.u64 [%rd142], %rd413;
ld.global.u64 %rd416, [%rd152+24];
st.local.u64 [%rd142+8], %rd416;
mov.u64 %rd633, %rd158;
mov.u64 %rd656, %rd154;

BB78_85:
mov.u64 %rd164, %rd656;
mov.u64 %rd655, %rd657;
mov.u64 %rd162, %rd633;
mov.u64 %rd632, %rd634;
mov.pred %p89, -1;
setp.ge.u64	%p65, %rd632, %rd138;
@%p65 bra BB78_88;

mov.pred %p89, 0;
setp.ge.u64	%p67, %rd655, %rd135;
@%p67 bra BB78_88;

ld.local.u64 %rd425, [%rd139];
ld.local.u64 %rd426, [%rd142];
setp.le.s64	%p89, %rd426, %rd425;

BB78_88:
selp.b64	%rd431, %rd139, %rd142, %p89;
ld.local.u64 %rd165, [%rd431];
ld.local.u64 %rd166, [%rd431+8];
@%p89 bra BB78_90;
bra.uni BB78_89;

BB78_90:
add.s64 %rd655, %rd655, 16;
add.s64 %rd170, %rd164, 16;
ld.global.u64 %rd436, [%rd164+16];
st.local.u64 [%rd139], %rd436;
ld.global.u64 %rd439, [%rd164+24];
st.local.u64 [%rd139+8], %rd439;
mov.u64 %rd631, %rd162;
mov.u64 %rd654, %rd170;
bra.uni BB78_91;

BB78_89:
add.s64 %rd632, %rd632, 16;
add.s64 %rd168, %rd162, 16;
ld.global.u64 %rd432, [%rd162+16];
st.local.u64 [%rd142], %rd432;
ld.global.u64 %rd435, [%rd162+24];
st.local.u64 [%rd142+8], %rd435;
mov.u64 %rd631, %rd168;
mov.u64 %rd654, %rd164;

BB78_91:
mov.u64 %rd174, %rd654;
mov.u64 %rd653, %rd655;
mov.u64 %rd172, %rd631;
mov.u64 %rd630, %rd632;
mov.pred %p90, -1;
setp.ge.u64	%p69, %rd630, %rd138;
@%p69 bra BB78_94;

mov.pred %p90, 0;
setp.ge.u64	%p71, %rd653, %rd135;
@%p71 bra BB78_94;

ld.local.u64 %rd444, [%rd139];
ld.local.u64 %rd445, [%rd142];
setp.le.s64	%p90, %rd445, %rd444;

BB78_94:
selp.b64	%rd450, %rd139, %rd142, %p90;
ld.local.u64 %rd175, [%rd450];
ld.local.u64 %rd176, [%rd450+8];
@%p90 bra BB78_96;
bra.uni BB78_95;

BB78_96:
add.s64 %rd653, %rd653, 16;
add.s64 %rd180, %rd174, 16;
ld.global.u64 %rd455, [%rd174+16];
st.local.u64 [%rd139], %rd455;
ld.global.u64 %rd458, [%rd174+24];
st.local.u64 [%rd139+8], %rd458;
mov.u64 %rd629, %rd172;
mov.u64 %rd652, %rd180;
bra.uni BB78_97;

BB78_95:
add.s64 %rd630, %rd630, 16;
add.s64 %rd178, %rd172, 16;
ld.global.u64 %rd451, [%rd172+16];
st.local.u64 [%rd142], %rd451;
ld.global.u64 %rd454, [%rd172+24];
st.local.u64 [%rd142+8], %rd454;
mov.u64 %rd629, %rd178;
mov.u64 %rd652, %rd174;

BB78_97:
mov.u64 %rd184, %rd652;
mov.u64 %rd651, %rd653;
mov.u64 %rd182, %rd629;
mov.u64 %rd628, %rd630;
mov.pred %p91, -1;
setp.ge.u64	%p73, %rd628, %rd138;
@%p73 bra BB78_100;

mov.pred %p91, 0;
setp.ge.u64	%p75, %rd651, %rd135;
@%p75 bra BB78_100;

ld.local.u64 %rd463, [%rd139];
ld.local.u64 %rd464, [%rd142];
setp.le.s64	%p91, %rd464, %rd463;

BB78_100:
selp.b64	%rd469, %rd139, %rd142, %p91;
ld.local.u64 %rd185, [%rd469];
ld.local.u64 %rd186, [%rd469+8];
@%p91 bra BB78_102;
bra.uni BB78_101;

BB78_102:
add.s64 %rd651, %rd651, 16;
add.s64 %rd190, %rd184, 16;
ld.global.u64 %rd474, [%rd184+16];
st.local.u64 [%rd139], %rd474;
ld.global.u64 %rd477, [%rd184+24];
st.local.u64 [%rd139+8], %rd477;
mov.u64 %rd627, %rd182;
mov.u64 %rd650, %rd190;
bra.uni BB78_103;

BB78_101:
add.s64 %rd628, %rd628, 16;
add.s64 %rd188, %rd182, 16;
ld.global.u64 %rd470, [%rd182+16];
st.local.u64 [%rd142], %rd470;
ld.global.u64 %rd473, [%rd182+24];
st.local.u64 [%rd142+8], %rd473;
mov.u64 %rd627, %rd188;
mov.u64 %rd650, %rd184;

BB78_103:
mov.u64 %rd194, %rd650;
mov.u64 %rd649, %rd651;
mov.u64 %rd192, %rd627;
mov.u64 %rd626, %rd628;
mov.pred %p92, -1;
setp.ge.u64	%p77, %rd626, %rd138;
@%p77 bra BB78_106;

mov.pred %p92, 0;
setp.ge.u64	%p79, %rd649, %rd135;
@%p79 bra BB78_106;

ld.local.u64 %rd482, [%rd139];
ld.local.u64 %rd483, [%rd142];
setp.le.s64	%p92, %rd483, %rd482;

BB78_106:
selp.b64	%rd488, %rd139, %rd142, %p92;
ld.local.u64 %rd195, [%rd488];
ld.local.u64 %rd196, [%rd488+8];
@%p92 bra BB78_108;
bra.uni BB78_107;

BB78_108:
add.s64 %rd649, %rd649, 16;
add.s64 %rd200, %rd194, 16;
ld.global.u64 %rd493, [%rd194+16];
st.local.u64 [%rd139], %rd493;
ld.global.u64 %rd496, [%rd194+24];
st.local.u64 [%rd139+8], %rd496;
mov.u64 %rd625, %rd192;
mov.u64 %rd648, %rd200;
bra.uni BB78_109;

BB78_107:
add.s64 %rd626, %rd626, 16;
add.s64 %rd198, %rd192, 16;
ld.global.u64 %rd489, [%rd192+16];
st.local.u64 [%rd142], %rd489;
ld.global.u64 %rd492, [%rd192+24];
st.local.u64 [%rd142+8], %rd492;
mov.u64 %rd625, %rd198;
mov.u64 %rd648, %rd194;

BB78_109:
mov.pred %p93, -1;
setp.ge.u64	%p81, %rd626, %rd138;
@%p81 bra BB78_112;

mov.pred %p93, 0;
setp.ge.u64	%p83, %rd649, %rd135;
@%p83 bra BB78_112;

ld.local.u64 %rd501, [%rd139];
ld.local.u64 %rd502, [%rd142];
setp.le.s64	%p93, %rd502, %rd501;

BB78_112:
selp.b64	%rd507, %rd139, %rd142, %p93;
ld.local.u64 %rd205, [%rd507];
ld.local.u64 %rd206, [%rd507+8];
@%p93 bra BB78_114;
bra.uni BB78_113;

BB78_114:
ld.global.u64 %rd512, [%rd648+16];
st.local.u64 [%rd139], %rd512;
ld.global.u64 %rd515, [%rd648+24];
st.local.u64 [%rd139+8], %rd515;
bra.uni BB78_115;

BB78_113:
ld.global.u64 %rd508, [%rd625+16];
st.local.u64 [%rd142], %rd508;
ld.global.u64 %rd511, [%rd625+24];
st.local.u64 [%rd142+8], %rd511;

BB78_115:
bar.sync 0;
add.s64 %rd519, %rd343, %rd310;
shl.b64 %rd520, %rd519, 4;
add.s64 %rd521, %rd2, %rd520;
st.global.u64 [%rd521], %rd145;
st.global.u64 [%rd521+8], %rd146;
st.global.u64 [%rd521+16], %rd155;
st.global.u64 [%rd521+24], %rd156;
st.global.u64 [%rd521+32], %rd165;
st.global.u64 [%rd521+40], %rd166;
st.global.u64 [%rd521+48], %rd175;
st.global.u64 [%rd521+56], %rd176;
st.global.u64 [%rd521+64], %rd185;
st.global.u64 [%rd521+72], %rd186;
st.global.u64 [%rd521+80], %rd195;
st.global.u64 [%rd521+88], %rd196;
st.global.u64 [%rd521+96], %rd205;
st.global.u64 [%rd521+104], %rd206;
bar.sync 0;
setp.ge.s64	%p84, %rd663, %rd122;
@%p84 bra BB78_118;

mov.u32 %r99, %ctaid.x;
mov.u32 %r98, %tid.x;
cvta.to.global.u64 %rd522, %rd223;
cvta.to.global.u64 %rd523, %rd224;
mul.wide.u32 %rd525, %r99, 1792;
cvt.u64.u32	%rd526, %r98;
add.s64 %rd527, %rd525, %rd526;
shl.b64 %rd528, %rd527, 3;
add.s64 %rd662, %rd523, %rd528;
add.s64 %rd661, %rd522, %rd528;
mul.lo.s64 %rd529, %rd225, %rd63;
add.s64 %rd530, %rd529, %rd526;
shl.b64 %rd531, %rd530, 4;
add.s64 %rd660, %rd2, %rd531;

BB78_117:
ld.global.u64 %rd532, [%rd660];
st.global.u64 [%rd661], %rd532;
ld.global.u64 %rd533, [%rd660+8];
st.global.u64 [%rd662], %rd533;
add.s64 %rd662, %rd662, 2048;
add.s64 %rd661, %rd661, 2048;
add.s64 %rd660, %rd660, 4096;
add.s64 %rd663, %rd663, 256;
setp.lt.s64	%p85, %rd663, %rd122;
@%p85 bra BB78_117;

BB78_118:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustGTOpIlEEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustGTOpIlEEEEEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot79[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<89>;
.reg .b16 %rs<17>;
.reg .b32 %r<83>;
.reg .b64 %rd<616>;


mov.u64 %rd615, __local_depot79;
cvta.local.u64 %SP, %rd615;
ld.param.u64 %rd215, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustGTOpIlEEEEEEEvT__param_0+40];
ld.param.u64 %rd214, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustGTOpIlEEEEEEEvT__param_0+32];
ld.param.u64 %rd210, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustGTOpIlEEEEEEEvT__param_0];
ld.param.u64 %rd212, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustGTOpIlEEEEEEEvT__param_0+16];
ld.param.u64 %rd213, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustGTOpIlEEEEEEEvT__param_0+24];
ld.param.u64 %rd211, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustGTOpIlEEEEEEEvT__param_0+8];
ld.param.v4.u8 {%rs9, %rs10, %rs11, %rs12}, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustGTOpIlEEEEEEEvT__param_0+52];
mov.u16 %rs8, %rs12;
mov.u16 %rs7, %rs11;
mov.u16 %rs6, %rs10;
mov.u16 %rs5, %rs9;
ld.param.v4.u8 {%rs13, %rs14, %rs15, %rs16}, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustGTOpIlEEEEEEEvT__param_0+48];
mov.u16 %rs4, %rs16;
mov.u16 %rs3, %rs15;
mov.u16 %rs2, %rs14;
mov.u16 %rs1, %rs13;
cvta.to.global.u64 %rd1, %rd211;
cvta.to.global.u64 %rd216, %rd213;
cvt.u32.u64	%r1, %rd212;
cvt.u32.u64	%r17, %rd210;
mov.u32 %r18, %ctaid.x;
mul.wide.u32 %rd217, %r18, 8;
add.s64 %rd218, %rd216, %rd217;
ld.global.u32 %r2, [%rd218];
ld.global.u32 %r19, [%rd218+8];
neg.s32 %r20, %r17;
and.b32 %r3, %r18, %r20;
shr.s32 %r4, %r17, 1;
mul.lo.s32 %r5, %r3, 1792;
add.s32 %r21, %r19, %r5;
min.s32 %r82, %r21, %r1;
add.s32 %r22, %r18, %r4;
mul.lo.s32 %r23, %r22, 1792;
sub.s32 %r24, %r23, %r2;
min.s32 %r7, %r24, %r1;
add.s32 %r25, %r23, 1792;
sub.s32 %r26, %r25, %r19;
min.s32 %r81, %r26, %r1;
add.s32 %r27, %r17, -1;
and.b32 %r28, %r18, %r27;
setp.ne.s32	%p15, %r27, %r28;
@%p15 bra BB79_2;

add.s32 %r29, %r3, %r4;
mul.lo.s32 %r30, %r29, 1792;
min.s32 %r82, %r30, %r1;
mad.lo.s32 %r31, %r4, 2, %r3;
mul.lo.s32 %r32, %r31, 1792;
min.s32 %r81, %r32, %r1;

BB79_2:
add.s32 %r33, %r5, %r2;
cvt.s64.s32	%rd219, %r81;
cvt.s64.s32	%rd2, %r7;
sub.s64 %rd3, %rd219, %rd2;
cvt.s64.s32	%rd220, %r82;
cvt.s64.s32	%rd221, %r33;
sub.s64 %rd4, %rd220, %rd221;
setp.gt.s64	%p16, %rd4, 1791;
mov.u32 %r13, %tid.x;
cvt.u64.u32	%rd614, %r13;
add.s64 %rd222, %rd614, %rd221;
shl.b64 %rd223, %rd222, 4;
add.s64 %rd6, %rd1, %rd223;
@%p16 bra BB79_17;
bra.uni BB79_3;

BB79_17:
ld.global.u64 %rd514, [%rd6];
ld.global.u64 %rd495, [%rd6+8];
ld.global.u64 %rd515, [%rd6+4096];
ld.global.u64 %rd494, [%rd6+4104];
ld.global.u64 %rd516, [%rd6+8192];
ld.global.u64 %rd493, [%rd6+8200];
ld.global.u64 %rd517, [%rd6+12288];
ld.global.u64 %rd492, [%rd6+12296];
ld.global.u64 %rd518, [%rd6+16384];
ld.global.u64 %rd491, [%rd6+16392];
ld.global.u64 %rd519, [%rd6+20480];
ld.global.u64 %rd490, [%rd6+20488];
ld.global.u64 %rd520, [%rd6+24576];
ld.global.u64 %rd489, [%rd6+24584];
bra.uni BB79_18;

BB79_3:
mov.u64 %rd225, 0;
mov.u64 %rd495, %rd225;
setp.ge.s64	%p17, %rd614, %rd4;
mov.u64 %rd526, %rd225;
@%p17 bra BB79_5;

ld.global.u64 %rd7, [%rd6];
ld.global.u64 %rd495, [%rd6+8];
mov.u64 %rd526, %rd7;

BB79_5:
mov.u64 %rd502, %rd526;
mov.u64 %rd514, %rd502;
cvt.u32.u64	%r34, %rd614;
add.s32 %r35, %r34, 256;
cvt.u64.u32	%rd228, %r35;
mov.u64 %rd494, %rd225;
setp.ge.s64	%p18, %rd228, %rd4;
mov.u64 %rd525, %rd225;
@%p18 bra BB79_7;

ld.global.u64 %rd525, [%rd6+4096];
ld.global.u64 %rd494, [%rd6+4104];

BB79_7:
mov.u64 %rd515, %rd525;
add.s32 %r36, %r13, 512;
cvt.u64.u32	%rd231, %r36;
mov.u64 %rd493, %rd225;
setp.ge.s64	%p19, %rd231, %rd4;
mov.u64 %rd524, %rd225;
@%p19 bra BB79_9;

ld.global.u64 %rd524, [%rd6+8192];
ld.global.u64 %rd493, [%rd6+8200];

BB79_9:
mov.u64 %rd516, %rd524;
add.s32 %r37, %r13, 768;
cvt.u64.u32	%rd234, %r37;
mov.u64 %rd492, %rd225;
setp.ge.s64	%p20, %rd234, %rd4;
mov.u64 %rd523, %rd225;
@%p20 bra BB79_11;

ld.global.u64 %rd523, [%rd6+12288];
ld.global.u64 %rd492, [%rd6+12296];

BB79_11:
mov.u64 %rd517, %rd523;
add.s32 %r38, %r13, 1024;
cvt.u64.u32	%rd237, %r38;
mov.u64 %rd491, %rd225;
setp.ge.s64	%p21, %rd237, %rd4;
mov.u64 %rd522, %rd225;
@%p21 bra BB79_13;

ld.global.u64 %rd522, [%rd6+16384];
ld.global.u64 %rd491, [%rd6+16392];

BB79_13:
mov.u64 %rd518, %rd522;
add.s32 %r39, %r13, 1280;
cvt.u64.u32	%rd240, %r39;
mov.u64 %rd490, %rd225;
setp.ge.s64	%p22, %rd240, %rd4;
mov.u64 %rd521, %rd225;
@%p22 bra BB79_15;

ld.global.u64 %rd521, [%rd6+20480];
ld.global.u64 %rd490, [%rd6+20488];

BB79_15:
mov.u64 %rd519, %rd521;
add.s32 %r40, %r13, 1536;
cvt.u64.u32	%rd243, %r40;
mov.u64 %rd489, %rd225;
setp.ge.s64	%p23, %rd243, %rd4;
mov.u64 %rd520, %rd225;
@%p23 bra BB79_18;

ld.global.u64 %rd520, [%rd6+24576];
ld.global.u64 %rd489, [%rd6+24584];

BB79_18:
@%p16 bra BB79_33;
bra.uni BB79_19;

BB79_33:
mul.wide.u32 %rd272, %r13, 16;
mov.u64 %rd273, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd274, %rd273, %rd272;
st.shared.u64 [%rd274], %rd514;
st.shared.u64 [%rd274+8], %rd495;
st.shared.u64 [%rd274+4096], %rd515;
st.shared.u64 [%rd274+4104], %rd494;
st.shared.u64 [%rd274+8192], %rd516;
st.shared.u64 [%rd274+8200], %rd493;
st.shared.u64 [%rd274+12288], %rd517;
st.shared.u64 [%rd274+12296], %rd492;
st.shared.u64 [%rd274+16384], %rd518;
st.shared.u64 [%rd274+16392], %rd491;
st.shared.u64 [%rd274+20480], %rd519;
st.shared.u64 [%rd274+20488], %rd490;
st.shared.u64 [%rd274+24576], %rd520;
st.shared.u64 [%rd274+24584], %rd489;
bra.uni BB79_34;

BB79_19:
setp.ge.s64	%p25, %rd614, %rd4;
@%p25 bra BB79_21;

mul.wide.u32 %rd245, %r13, 16;
mov.u64 %rd246, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd247, %rd246, %rd245;
st.shared.u64 [%rd247], %rd514;
st.shared.u64 [%rd247+8], %rd495;

BB79_21:
add.s32 %r44, %r13, 256;
cvt.u64.u32	%rd248, %r44;
setp.ge.s64	%p26, %rd248, %rd4;
@%p26 bra BB79_23;

mul.wide.u32 %rd249, %r13, 16;
mov.u64 %rd250, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd251, %rd250, %rd249;
st.shared.u64 [%rd251+4096], %rd515;
st.shared.u64 [%rd251+4104], %rd494;

BB79_23:
add.s32 %r47, %r13, 512;
cvt.u64.u32	%rd252, %r47;
setp.ge.s64	%p27, %rd252, %rd4;
@%p27 bra BB79_25;

mul.wide.u32 %rd253, %r13, 16;
mov.u64 %rd254, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd255, %rd254, %rd253;
st.shared.u64 [%rd255+8192], %rd516;
st.shared.u64 [%rd255+8200], %rd493;

BB79_25:
add.s32 %r50, %r13, 768;
cvt.u64.u32	%rd256, %r50;
setp.ge.s64	%p28, %rd256, %rd4;
@%p28 bra BB79_27;

mul.wide.u32 %rd257, %r13, 16;
mov.u64 %rd258, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd259, %rd258, %rd257;
st.shared.u64 [%rd259+12288], %rd517;
st.shared.u64 [%rd259+12296], %rd492;

BB79_27:
add.s32 %r53, %r13, 1024;
cvt.u64.u32	%rd260, %r53;
setp.ge.s64	%p29, %rd260, %rd4;
@%p29 bra BB79_29;

mul.wide.u32 %rd261, %r13, 16;
mov.u64 %rd262, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd263, %rd262, %rd261;
st.shared.u64 [%rd263+16384], %rd518;
st.shared.u64 [%rd263+16392], %rd491;

BB79_29:
add.s32 %r56, %r13, 1280;
cvt.u64.u32	%rd264, %r56;
setp.ge.s64	%p30, %rd264, %rd4;
@%p30 bra BB79_31;

mul.wide.u32 %rd265, %r13, 16;
mov.u64 %rd266, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd267, %rd266, %rd265;
st.shared.u64 [%rd267+20480], %rd519;
st.shared.u64 [%rd267+20488], %rd490;

BB79_31:
add.s32 %r59, %r13, 1536;
cvt.u64.u32	%rd268, %r59;
setp.ge.s64	%p31, %rd268, %rd4;
@%p31 bra BB79_34;

mul.wide.u32 %rd269, %r13, 16;
mov.u64 %rd270, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd271, %rd270, %rd269;
st.shared.u64 [%rd271+24576], %rd520;
st.shared.u64 [%rd271+24584], %rd489;

BB79_34:
setp.gt.s64	%p32, %rd3, 1791;
add.s64 %rd275, %rd614, %rd2;
shl.b64 %rd276, %rd275, 4;
add.s64 %rd62, %rd1, %rd276;
@%p32 bra BB79_49;
bra.uni BB79_35;

BB79_49:
ld.global.u64 %rd552, [%rd62];
ld.global.u64 %rd533, [%rd62+8];
ld.global.u64 %rd553, [%rd62+4096];
ld.global.u64 %rd532, [%rd62+4104];
ld.global.u64 %rd554, [%rd62+8192];
ld.global.u64 %rd531, [%rd62+8200];
ld.global.u64 %rd555, [%rd62+12288];
ld.global.u64 %rd530, [%rd62+12296];
ld.global.u64 %rd556, [%rd62+16384];
ld.global.u64 %rd529, [%rd62+16392];
ld.global.u64 %rd557, [%rd62+20480];
ld.global.u64 %rd528, [%rd62+20488];
ld.global.u64 %rd558, [%rd62+24576];
ld.global.u64 %rd527, [%rd62+24584];
bra.uni BB79_50;

BB79_35:
mov.u64 %rd278, 0;
mov.u64 %rd533, %rd278;
setp.ge.s64	%p33, %rd614, %rd3;
mov.u64 %rd564, %rd278;
@%p33 bra BB79_37;

ld.global.u64 %rd63, [%rd62];
ld.global.u64 %rd533, [%rd62+8];
mov.u64 %rd564, %rd63;

BB79_37:
mov.u64 %rd540, %rd564;
mov.u64 %rd552, %rd540;
cvt.u32.u64	%r62, %rd614;
add.s32 %r63, %r62, 256;
cvt.u64.u32	%rd281, %r63;
mov.u64 %rd532, %rd278;
setp.ge.s64	%p34, %rd281, %rd3;
mov.u64 %rd563, %rd278;
@%p34 bra BB79_39;

ld.global.u64 %rd563, [%rd62+4096];
ld.global.u64 %rd532, [%rd62+4104];

BB79_39:
mov.u64 %rd553, %rd563;
add.s32 %r64, %r13, 512;
cvt.u64.u32	%rd284, %r64;
mov.u64 %rd531, %rd278;
setp.ge.s64	%p35, %rd284, %rd3;
mov.u64 %rd562, %rd278;
@%p35 bra BB79_41;

ld.global.u64 %rd562, [%rd62+8192];
ld.global.u64 %rd531, [%rd62+8200];

BB79_41:
mov.u64 %rd554, %rd562;
add.s32 %r65, %r13, 768;
cvt.u64.u32	%rd287, %r65;
mov.u64 %rd530, %rd278;
setp.ge.s64	%p36, %rd287, %rd3;
mov.u64 %rd561, %rd278;
@%p36 bra BB79_43;

ld.global.u64 %rd561, [%rd62+12288];
ld.global.u64 %rd530, [%rd62+12296];

BB79_43:
mov.u64 %rd555, %rd561;
add.s32 %r66, %r13, 1024;
cvt.u64.u32	%rd290, %r66;
mov.u64 %rd529, %rd278;
setp.ge.s64	%p37, %rd290, %rd3;
mov.u64 %rd560, %rd278;
@%p37 bra BB79_45;

ld.global.u64 %rd560, [%rd62+16384];
ld.global.u64 %rd529, [%rd62+16392];

BB79_45:
mov.u64 %rd556, %rd560;
add.s32 %r67, %r13, 1280;
cvt.u64.u32	%rd293, %r67;
mov.u64 %rd528, %rd278;
setp.ge.s64	%p38, %rd293, %rd3;
mov.u64 %rd559, %rd278;
@%p38 bra BB79_47;

ld.global.u64 %rd559, [%rd62+20480];
ld.global.u64 %rd528, [%rd62+20488];

BB79_47:
mov.u64 %rd557, %rd559;
add.s32 %r68, %r13, 1536;
cvt.u64.u32	%rd296, %r68;
mov.u64 %rd527, %rd278;
setp.ge.s64	%p39, %rd296, %rd3;
mov.u64 %rd558, %rd278;
@%p39 bra BB79_50;

ld.global.u64 %rd558, [%rd62+24576];
ld.global.u64 %rd527, [%rd62+24584];

BB79_50:
add.s64 %rd297, %rd614, %rd4;
shl.b64 %rd298, %rd297, 4;
mov.u64 %rd299, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd118, %rd299, %rd298;
@%p32 bra BB79_64;
bra.uni BB79_51;

BB79_64:
st.shared.u64 [%rd118], %rd552;
st.shared.u64 [%rd118+8], %rd533;
st.shared.u64 [%rd118+4096], %rd553;
st.shared.u64 [%rd118+4104], %rd532;
st.shared.u64 [%rd118+8192], %rd554;
st.shared.u64 [%rd118+8200], %rd531;
st.shared.u64 [%rd118+12288], %rd555;
st.shared.u64 [%rd118+12296], %rd530;
st.shared.u64 [%rd118+16384], %rd556;
st.shared.u64 [%rd118+16392], %rd529;
st.shared.u64 [%rd118+20480], %rd557;
st.shared.u64 [%rd118+20488], %rd528;
bra.uni BB79_65;

BB79_51:
setp.ge.s64	%p41, %rd614, %rd3;
@%p41 bra BB79_53;

st.shared.u64 [%rd118], %rd552;
st.shared.u64 [%rd118+8], %rd533;

BB79_53:
cvt.u32.u64	%r69, %rd614;
add.s32 %r70, %r69, 256;
cvt.u64.u32	%rd300, %r70;
setp.ge.s64	%p42, %rd300, %rd3;
@%p42 bra BB79_55;

st.shared.u64 [%rd118+4096], %rd553;
st.shared.u64 [%rd118+4104], %rd532;

BB79_55:
add.s32 %r71, %r13, 512;
cvt.u64.u32	%rd301, %r71;
setp.ge.s64	%p43, %rd301, %rd3;
@%p43 bra BB79_57;

st.shared.u64 [%rd118+8192], %rd554;
st.shared.u64 [%rd118+8200], %rd531;

BB79_57:
add.s32 %r72, %r13, 768;
cvt.u64.u32	%rd302, %r72;
setp.ge.s64	%p44, %rd302, %rd3;
@%p44 bra BB79_59;

st.shared.u64 [%rd118+12288], %rd555;
st.shared.u64 [%rd118+12296], %rd530;

BB79_59:
add.s32 %r73, %r13, 1024;
cvt.u64.u32	%rd303, %r73;
setp.ge.s64	%p45, %rd303, %rd3;
@%p45 bra BB79_61;

st.shared.u64 [%rd118+16384], %rd556;
st.shared.u64 [%rd118+16392], %rd529;

BB79_61:
add.s32 %r74, %r13, 1280;
cvt.u64.u32	%rd304, %r74;
setp.ge.s64	%p46, %rd304, %rd3;
@%p46 bra BB79_63;

st.shared.u64 [%rd118+20480], %rd557;
st.shared.u64 [%rd118+20488], %rd528;

BB79_63:
add.s32 %r75, %r13, 1536;
cvt.u64.u32	%rd305, %r75;
setp.ge.s64	%p47, %rd305, %rd3;
@%p47 bra BB79_66;

BB79_65:
st.shared.u64 [%rd118+24576], %rd558;
st.shared.u64 [%rd118+24584], %rd527;

BB79_66:
bar.sync 0;
mul.lo.s32 %r77, %r13, 7;
cvt.u64.u32	%rd306, %r77;
add.s64 %rd119, %rd4, %rd3;
min.s64 %rd120, %rd306, %rd119;
setp.lt.s64	%p48, %rd120, %rd3;
sub.s64 %rd307, %rd120, %rd3;
selp.b64	%rd566, 0, %rd307, %p48;
min.s64 %rd565, %rd4, %rd120;
setp.ge.s64	%p49, %rd566, %rd565;
@%p49 bra BB79_69;

add.s64 %rd308, %rd4, %rd120;
add.s64 %rd123, %rd308, -1;

BB79_68:
add.s64 %rd309, %rd565, %rd566;
shr.s64 %rd310, %rd309, 1;
sub.s64 %rd311, %rd123, %rd310;
shl.b64 %rd312, %rd311, 4;
add.s64 %rd314, %rd299, %rd312;
shl.b64 %rd315, %rd310, 4;
add.s64 %rd316, %rd299, %rd315;
ld.shared.u64 %rd317, [%rd316];
ld.shared.u64 %rd318, [%rd314];
setp.gt.s64	%p50, %rd318, %rd317;
add.s64 %rd319, %rd310, 1;
selp.b64	%rd566, %rd566, %rd319, %p50;
selp.b64	%rd565, %rd310, %rd565, %p50;
setp.lt.s64	%p51, %rd566, %rd565;
@%p51 bra BB79_68;

BB79_69:
shl.b64 %rd320, %rd4, 4;
add.s64 %rd129, %rd299, %rd320;
add.s64 %rd322, %rd120, %rd4;
sub.s64 %rd130, %rd322, %rd566;
shl.b64 %rd323, %rd130, 4;
add.s64 %rd131, %rd299, %rd323;
shl.b64 %rd324, %rd566, 4;
add.s64 %rd132, %rd299, %rd324;
ld.shared.u64 %rd325, [%rd132];
ld.shared.u64 %rd326, [%rd132+8];
add.u64 %rd327, %SP, 0;
cvta.to.local.u64 %rd328, %rd327;
st.local.u64 [%rd328+8], %rd326;
st.local.u64 [%rd328], %rd325;
ld.shared.u64 %rd329, [%rd131];
ld.shared.u64 %rd330, [%rd131+8];
add.u64 %rd331, %SP, 16;
cvta.to.local.u64 %rd332, %rd331;
st.local.u64 [%rd332+8], %rd330;
st.local.u64 [%rd332], %rd329;
shl.b64 %rd333, %rd119, 4;
add.s64 %rd133, %rd299, %rd333;
mov.pred %p82, -1;
setp.ge.u64	%p53, %rd131, %rd133;
@%p53 bra BB79_72;

mov.pred %p82, 0;
setp.ge.u64	%p55, %rd132, %rd129;
@%p55 bra BB79_72;

ld.local.u64 %rd338, [%rd328];
ld.local.u64 %rd339, [%rd332];
setp.le.s64	%p82, %rd339, %rd338;

BB79_72:
selp.b64	%rd344, %rd328, %rd332, %p82;
ld.local.u64 %rd134, [%rd344];
ld.local.u64 %rd135, [%rd344+8];
@%p82 bra BB79_74;
bra.uni BB79_73;

BB79_74:
mov.u64 %rd588, %rd131;
add.s64 %rd354, %rd324, %rd299;
add.s64 %rd140, %rd354, 16;
mov.u64 %rd610, %rd140;
ld.shared.u64 %rd355, [%rd132+16];
ld.shared.u64 %rd358, [%rd132+24];
st.local.u64 [%rd328], %rd355;
st.local.u64 [%rd328+8], %rd358;
mov.u64 %rd577, %rd131;
mov.u64 %rd599, %rd140;
bra.uni BB79_75;

BB79_73:
mov.u64 %rd610, %rd132;
add.s64 %rd347, %rd323, %rd299;
add.s64 %rd137, %rd347, 16;
mov.u64 %rd588, %rd137;
ld.shared.u64 %rd348, [%rd131+16];
ld.shared.u64 %rd351, [%rd131+24];
st.local.u64 [%rd332], %rd348;
st.local.u64 [%rd332+8], %rd351;
mov.u64 %rd577, %rd137;
mov.u64 %rd599, %rd132;

BB79_75:
mov.u64 %rd145, %rd610;
mov.u64 %rd598, %rd599;
mov.u64 %rd143, %rd588;
mov.u64 %rd576, %rd577;
mov.pred %p83, -1;
setp.ge.u64	%p57, %rd576, %rd133;
@%p57 bra BB79_78;

mov.pred %p83, 0;
setp.ge.u64	%p59, %rd598, %rd129;
@%p59 bra BB79_78;

ld.local.u64 %rd363, [%rd328];
ld.local.u64 %rd364, [%rd332];
setp.le.s64	%p83, %rd364, %rd363;

BB79_78:
selp.b64	%rd369, %rd328, %rd332, %p83;
ld.local.u64 %rd146, [%rd369];
ld.local.u64 %rd147, [%rd369+8];
@%p83 bra BB79_80;
bra.uni BB79_79;

BB79_80:
add.s64 %rd598, %rd598, 16;
add.s64 %rd151, %rd145, 16;
ld.shared.u64 %rd374, [%rd145+16];
ld.shared.u64 %rd377, [%rd145+24];
st.local.u64 [%rd328], %rd374;
st.local.u64 [%rd328+8], %rd377;
mov.u64 %rd587, %rd143;
mov.u64 %rd609, %rd151;
bra.uni BB79_81;

BB79_79:
add.s64 %rd576, %rd576, 16;
add.s64 %rd149, %rd143, 16;
ld.shared.u64 %rd370, [%rd143+16];
ld.shared.u64 %rd373, [%rd143+24];
st.local.u64 [%rd332], %rd370;
st.local.u64 [%rd332+8], %rd373;
mov.u64 %rd587, %rd149;
mov.u64 %rd609, %rd145;

BB79_81:
mov.u64 %rd155, %rd609;
mov.u64 %rd597, %rd598;
mov.u64 %rd153, %rd587;
mov.u64 %rd575, %rd576;
mov.pred %p84, -1;
setp.ge.u64	%p61, %rd575, %rd133;
@%p61 bra BB79_84;

mov.pred %p84, 0;
setp.ge.u64	%p63, %rd597, %rd129;
@%p63 bra BB79_84;

ld.local.u64 %rd382, [%rd328];
ld.local.u64 %rd383, [%rd332];
setp.le.s64	%p84, %rd383, %rd382;

BB79_84:
selp.b64	%rd388, %rd328, %rd332, %p84;
ld.local.u64 %rd156, [%rd388];
ld.local.u64 %rd157, [%rd388+8];
@%p84 bra BB79_86;
bra.uni BB79_85;

BB79_86:
add.s64 %rd597, %rd597, 16;
add.s64 %rd161, %rd155, 16;
ld.shared.u64 %rd393, [%rd155+16];
st.local.u64 [%rd328], %rd393;
ld.shared.u64 %rd396, [%rd155+24];
st.local.u64 [%rd328+8], %rd396;
mov.u64 %rd586, %rd153;
mov.u64 %rd608, %rd161;
bra.uni BB79_87;

BB79_85:
add.s64 %rd575, %rd575, 16;
add.s64 %rd159, %rd153, 16;
ld.shared.u64 %rd389, [%rd153+16];
st.local.u64 [%rd332], %rd389;
ld.shared.u64 %rd392, [%rd153+24];
st.local.u64 [%rd332+8], %rd392;
mov.u64 %rd586, %rd159;
mov.u64 %rd608, %rd155;

BB79_87:
mov.u64 %rd165, %rd608;
mov.u64 %rd596, %rd597;
mov.u64 %rd163, %rd586;
mov.u64 %rd574, %rd575;
mov.pred %p85, -1;
setp.ge.u64	%p65, %rd574, %rd133;
@%p65 bra BB79_90;

mov.pred %p85, 0;
setp.ge.u64	%p67, %rd596, %rd129;
@%p67 bra BB79_90;

ld.local.u64 %rd401, [%rd328];
ld.local.u64 %rd402, [%rd332];
setp.le.s64	%p85, %rd402, %rd401;

BB79_90:
selp.b64	%rd407, %rd328, %rd332, %p85;
ld.local.u64 %rd166, [%rd407];
ld.local.u64 %rd167, [%rd407+8];
@%p85 bra BB79_92;
bra.uni BB79_91;

BB79_92:
add.s64 %rd596, %rd596, 16;
add.s64 %rd171, %rd165, 16;
ld.shared.u64 %rd412, [%rd165+16];
st.local.u64 [%rd328], %rd412;
ld.shared.u64 %rd415, [%rd165+24];
st.local.u64 [%rd328+8], %rd415;
mov.u64 %rd585, %rd163;
mov.u64 %rd607, %rd171;
bra.uni BB79_93;

BB79_91:
add.s64 %rd574, %rd574, 16;
add.s64 %rd169, %rd163, 16;
ld.shared.u64 %rd408, [%rd163+16];
st.local.u64 [%rd332], %rd408;
ld.shared.u64 %rd411, [%rd163+24];
st.local.u64 [%rd332+8], %rd411;
mov.u64 %rd585, %rd169;
mov.u64 %rd607, %rd165;

BB79_93:
mov.u64 %rd175, %rd607;
mov.u64 %rd595, %rd596;
mov.u64 %rd173, %rd585;
mov.u64 %rd573, %rd574;
mov.pred %p86, -1;
setp.ge.u64	%p69, %rd573, %rd133;
@%p69 bra BB79_96;

mov.pred %p86, 0;
setp.ge.u64	%p71, %rd595, %rd129;
@%p71 bra BB79_96;

ld.local.u64 %rd420, [%rd328];
ld.local.u64 %rd421, [%rd332];
setp.le.s64	%p86, %rd421, %rd420;

BB79_96:
selp.b64	%rd426, %rd328, %rd332, %p86;
ld.local.u64 %rd176, [%rd426];
ld.local.u64 %rd177, [%rd426+8];
@%p86 bra BB79_98;
bra.uni BB79_97;

BB79_98:
add.s64 %rd595, %rd595, 16;
add.s64 %rd181, %rd175, 16;
ld.shared.u64 %rd431, [%rd175+16];
st.local.u64 [%rd328], %rd431;
ld.shared.u64 %rd434, [%rd175+24];
st.local.u64 [%rd328+8], %rd434;
mov.u64 %rd584, %rd173;
mov.u64 %rd606, %rd181;
bra.uni BB79_99;

BB79_97:
add.s64 %rd573, %rd573, 16;
add.s64 %rd179, %rd173, 16;
ld.shared.u64 %rd427, [%rd173+16];
st.local.u64 [%rd332], %rd427;
ld.shared.u64 %rd430, [%rd173+24];
st.local.u64 [%rd332+8], %rd430;
mov.u64 %rd584, %rd179;
mov.u64 %rd606, %rd175;

BB79_99:
mov.u64 %rd185, %rd606;
mov.u64 %rd594, %rd595;
mov.u64 %rd183, %rd584;
mov.u64 %rd572, %rd573;
mov.pred %p87, -1;
setp.ge.u64	%p73, %rd572, %rd133;
@%p73 bra BB79_102;

mov.pred %p87, 0;
setp.ge.u64	%p75, %rd594, %rd129;
@%p75 bra BB79_102;

ld.local.u64 %rd439, [%rd328];
ld.local.u64 %rd440, [%rd332];
setp.le.s64	%p87, %rd440, %rd439;

BB79_102:
selp.b64	%rd445, %rd328, %rd332, %p87;
ld.local.u64 %rd186, [%rd445];
ld.local.u64 %rd187, [%rd445+8];
@%p87 bra BB79_104;
bra.uni BB79_103;

BB79_104:
add.s64 %rd594, %rd594, 16;
add.s64 %rd191, %rd185, 16;
ld.shared.u64 %rd450, [%rd185+16];
st.local.u64 [%rd328], %rd450;
ld.shared.u64 %rd453, [%rd185+24];
st.local.u64 [%rd328+8], %rd453;
mov.u64 %rd583, %rd183;
mov.u64 %rd605, %rd191;
bra.uni BB79_105;

BB79_103:
add.s64 %rd572, %rd572, 16;
add.s64 %rd189, %rd183, 16;
ld.shared.u64 %rd446, [%rd183+16];
st.local.u64 [%rd332], %rd446;
ld.shared.u64 %rd449, [%rd183+24];
st.local.u64 [%rd332+8], %rd449;
mov.u64 %rd583, %rd189;
mov.u64 %rd605, %rd185;

BB79_105:
mov.pred %p88, -1;
setp.ge.u64	%p77, %rd572, %rd133;
@%p77 bra BB79_108;

mov.pred %p88, 0;
setp.ge.u64	%p79, %rd594, %rd129;
@%p79 bra BB79_108;

ld.local.u64 %rd461, [%rd328];
ld.local.u64 %rd462, [%rd332];
setp.le.s64	%p88, %rd462, %rd461;

BB79_108:
selp.b64	%rd467, %rd328, %rd332, %p88;
ld.local.u64 %rd196, [%rd467];
ld.local.u64 %rd197, [%rd467+8];
@%p88 bra BB79_110;
bra.uni BB79_109;

BB79_110:
ld.shared.u64 %rd472, [%rd605+16];
st.local.u64 [%rd328], %rd472;
ld.shared.u64 %rd475, [%rd605+24];
st.local.u64 [%rd328+8], %rd475;
bra.uni BB79_111;

BB79_109:
ld.shared.u64 %rd468, [%rd583+16];
st.local.u64 [%rd332], %rd468;
ld.shared.u64 %rd471, [%rd583+24];
st.local.u64 [%rd332+8], %rd471;

BB79_111:
bar.sync 0;
mul.wide.u32 %rd476, %r77, 16;
add.s64 %rd478, %rd299, %rd476;
st.shared.u64 [%rd478], %rd134;
st.shared.u64 [%rd478+8], %rd135;
st.shared.u64 [%rd478+16], %rd146;
st.shared.u64 [%rd478+24], %rd147;
st.shared.u64 [%rd478+32], %rd156;
st.shared.u64 [%rd478+40], %rd157;
st.shared.u64 [%rd478+48], %rd166;
st.shared.u64 [%rd478+56], %rd167;
st.shared.u64 [%rd478+64], %rd176;
st.shared.u64 [%rd478+72], %rd177;
st.shared.u64 [%rd478+80], %rd186;
st.shared.u64 [%rd478+88], %rd187;
st.shared.u64 [%rd478+96], %rd196;
st.shared.u64 [%rd478+104], %rd197;
bar.sync 0;
setp.ge.s64	%p80, %rd614, %rd119;
@%p80 bra BB79_114;

cvta.to.global.u64 %rd479, %rd214;
cvta.to.global.u64 %rd480, %rd215;
cvt.u64.u32	%rd481, %r13;
mul.wide.u32 %rd482, %r13, 16;
add.s64 %rd613, %rd299, %rd482;
mul.wide.u32 %rd484, %r18, 1792;
add.s64 %rd485, %rd484, %rd481;
shl.b64 %rd486, %rd485, 3;
add.s64 %rd612, %rd480, %rd486;
add.s64 %rd611, %rd479, %rd486;

BB79_113:
ld.shared.u64 %rd487, [%rd613];
ld.shared.u64 %rd488, [%rd613+8];
st.global.u64 [%rd611], %rd487;
st.global.u64 [%rd612], %rd488;
add.s64 %rd613, %rd613, 4096;
add.s64 %rd612, %rd612, 2048;
add.s64 %rd611, %rd611, 2048;
add.s64 %rd614, %rd614, 256;
setp.lt.s64	%p81, %rd614, %rd119;
@%p81 bra BB79_113;

BB79_114:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSK_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSK_EEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot80[144];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<141>;
.reg .b16 %rs<4>;
.reg .b32 %r<69>;
.reg .b64 %rd<967>;


mov.u64 %rd966, __local_depot80;
cvta.local.u64 %SP, %rd966;
ld.param.u64 %rd305, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSK_EEEEvT__param_0+48];
ld.param.u64 %rd301, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSK_EEEEvT__param_0+8];
ld.param.u64 %rd300, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSK_EEEEvT__param_0];
ld.param.u64 %rd302, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSK_EEEEvT__param_0+16];
ld.param.u64 %rd304, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSK_EEEEvT__param_0+40];
mov.u32 %r23, %ctaid.x;
cvt.u64.u32	%rd306, %r23;
mul.lo.s64 %rd1, %rd306, %rd304;
mul.lo.s32 %r24, %r23, 1792;
cvt.u64.u32	%rd307, %r24;
sub.s64 %rd308, %rd302, %rd307;
cvt.u32.u64	%r25, %rd308;
mov.u32 %r26, 1792;
min.u32 %r1, %r25, %r26;
add.u64 %rd309, %SP, 16;
cvta.to.local.u64 %rd2, %rd309;
add.u64 %rd310, %SP, 0;
cvta.to.local.u64 %rd3, %rd310;
add.u64 %rd311, %SP, 32;
cvta.to.local.u64 %rd4, %rd311;
cvta.to.global.u64 %rd312, %rd300;
cvta.to.global.u64 %rd313, %rd301;
cvta.to.global.u64 %rd5, %rd305;
setp.gt.u32	%p16, %r1, 1791;
mov.u32 %r68, %tid.x;
cvt.u64.u32	%rd314, %r68;
add.s64 %rd315, %rd314, %rd307;
shl.b64 %rd316, %rd315, 3;
add.s64 %rd6, %rd312, %rd316;
add.s64 %rd7, %rd313, %rd316;
@%p16 bra BB80_15;
bra.uni BB80_1;

BB80_15:
ld.global.u64 %rd533, [%rd6];
ld.global.u64 %rd521, [%rd7];
ld.global.u64 %rd534, [%rd6+2048];
ld.global.u64 %rd520, [%rd7+2048];
ld.global.u64 %rd535, [%rd6+4096];
ld.global.u64 %rd519, [%rd7+4096];
ld.global.u64 %rd536, [%rd6+6144];
ld.global.u64 %rd518, [%rd7+6144];
ld.global.u64 %rd517, [%rd6+8192];
ld.global.u64 %rd516, [%rd7+8192];
ld.global.u64 %rd515, [%rd6+10240];
ld.global.u64 %rd514, [%rd7+10240];
ld.global.u64 %rd513, [%rd6+12288];
ld.global.u64 %rd512, [%rd7+12288];
bra.uni BB80_16;

BB80_1:
mov.u64 %rd318, 0;
mov.u64 %rd521, %rd318;
setp.ge.u32	%p17, %r68, %r1;
mov.u64 %rd540, %rd318;
@%p17 bra BB80_3;

ld.global.u64 %rd8, [%rd6];
ld.global.u64 %rd521, [%rd7];
mov.u64 %rd540, %rd8;

BB80_3:
mov.u64 %rd525, %rd540;
mov.u64 %rd533, %rd525;
add.s32 %r27, %r68, 256;
mov.u64 %rd520, %rd318;
setp.ge.u32	%p18, %r27, %r1;
mov.u64 %rd539, %rd318;
@%p18 bra BB80_5;

ld.global.u64 %rd539, [%rd6+2048];
ld.global.u64 %rd520, [%rd7+2048];

BB80_5:
mov.u64 %rd534, %rd539;
add.s32 %r28, %r68, 512;
mov.u64 %rd519, %rd318;
setp.ge.u32	%p19, %r28, %r1;
mov.u64 %rd538, %rd318;
@%p19 bra BB80_7;

ld.global.u64 %rd538, [%rd6+4096];
ld.global.u64 %rd519, [%rd7+4096];

BB80_7:
mov.u64 %rd535, %rd538;
add.s32 %r29, %r68, 768;
mov.u64 %rd518, %rd318;
setp.ge.u32	%p20, %r29, %r1;
mov.u64 %rd537, %rd318;
@%p20 bra BB80_9;

ld.global.u64 %rd537, [%rd6+6144];
ld.global.u64 %rd518, [%rd7+6144];

BB80_9:
mov.u64 %rd536, %rd537;
mov.u64 %rd517, 0;
add.s32 %r30, %r68, 1024;
mov.u64 %rd516, %rd517;
setp.ge.u32	%p21, %r30, %r1;
@%p21 bra BB80_11;

ld.global.u64 %rd517, [%rd6+8192];
ld.global.u64 %rd516, [%rd7+8192];

BB80_11:
mov.u64 %rd515, 0;
add.s32 %r31, %r68, 1280;
mov.u64 %rd514, %rd515;
setp.ge.u32	%p22, %r31, %r1;
@%p22 bra BB80_13;

ld.global.u64 %rd515, [%rd6+10240];
ld.global.u64 %rd514, [%rd7+10240];

BB80_13:
mov.u64 %rd513, 0;
add.s32 %r32, %r68, 1536;
mov.u64 %rd512, %rd513;
setp.ge.u32	%p23, %r32, %r1;
@%p23 bra BB80_16;

ld.global.u64 %rd513, [%rd6+12288];
ld.global.u64 %rd512, [%rd7+12288];

BB80_16:
add.s64 %rd332, %rd314, %rd1;
shl.b64 %rd333, %rd332, 4;
add.s64 %rd62, %rd5, %rd333;
@%p16 bra BB80_30;
bra.uni BB80_17;

BB80_30:
st.global.u64 [%rd62], %rd533;
st.global.u64 [%rd62+8], %rd521;
st.global.u64 [%rd62+4096], %rd534;
st.global.u64 [%rd62+4104], %rd520;
st.global.u64 [%rd62+8192], %rd535;
st.global.u64 [%rd62+8200], %rd519;
st.global.u64 [%rd62+12288], %rd536;
st.global.u64 [%rd62+12296], %rd518;
st.global.u64 [%rd62+16384], %rd517;
st.global.u64 [%rd62+16392], %rd516;
st.global.u64 [%rd62+20480], %rd515;
st.global.u64 [%rd62+20488], %rd514;
bra.uni BB80_31;

BB80_17:
setp.ge.u32	%p25, %r68, %r1;
@%p25 bra BB80_19;

st.global.u64 [%rd62], %rd533;
st.global.u64 [%rd62+8], %rd521;

BB80_19:
add.s32 %r33, %r68, 256;
setp.ge.u32	%p26, %r33, %r1;
@%p26 bra BB80_21;

st.global.u64 [%rd62+4096], %rd534;
st.global.u64 [%rd62+4104], %rd520;

BB80_21:
add.s32 %r34, %r68, 512;
setp.ge.u32	%p27, %r34, %r1;
@%p27 bra BB80_23;

st.global.u64 [%rd62+8192], %rd535;
st.global.u64 [%rd62+8200], %rd519;

BB80_23:
add.s32 %r35, %r68, 768;
setp.ge.u32	%p28, %r35, %r1;
@%p28 bra BB80_25;

st.global.u64 [%rd62+12288], %rd536;
st.global.u64 [%rd62+12296], %rd518;

BB80_25:
add.s32 %r36, %r68, 1024;
setp.ge.u32	%p29, %r36, %r1;
@%p29 bra BB80_27;

st.global.u64 [%rd62+16384], %rd517;
st.global.u64 [%rd62+16392], %rd516;

BB80_27:
add.s32 %r37, %r68, 1280;
setp.ge.u32	%p30, %r37, %r1;
@%p30 bra BB80_29;

st.global.u64 [%rd62+20480], %rd515;
st.global.u64 [%rd62+20488], %rd514;

BB80_29:
add.s32 %r38, %r68, 1536;
setp.ge.u32	%p31, %r38, %r1;
@%p31 bra BB80_32;

BB80_31:
st.global.u64 [%rd62+24576], %rd513;
st.global.u64 [%rd62+24584], %rd512;

BB80_32:
bar.sync 0;
mov.u64 %rd334, 0;
st.local.u64 [%rd4], %rd334;
st.local.u64 [%rd4+8], %rd334;
st.local.u64 [%rd4+16], %rd334;
st.local.u64 [%rd4+24], %rd334;
st.local.u64 [%rd4+32], %rd334;
st.local.u64 [%rd4+40], %rd334;
st.local.u64 [%rd4+48], %rd334;
st.local.u64 [%rd4+56], %rd334;
st.local.u64 [%rd4+64], %rd334;
st.local.u64 [%rd4+72], %rd334;
st.local.u64 [%rd4+80], %rd334;
st.local.u64 [%rd4+88], %rd334;
st.local.u64 [%rd4+96], %rd334;
st.local.u64 [%rd4+104], %rd334;
mul.lo.s32 %r5, %r68, 7;
add.s32 %r39, %r5, 7;
setp.gt.u32	%p32, %r39, %r1;
mad.lo.s32 %r6, %r68, -7, %r1;
selp.b32	%r7, %r6, 7, %p32;
cvt.u64.u32	%rd335, %r5;
add.s64 %rd336, %rd335, %rd1;
setp.eq.s32	%p33, %r7, 0;
shl.b64 %rd337, %rd336, 4;
add.s64 %rd64, %rd5, %rd337;
mov.u64 %rd894, %rd334;
@%p33 bra BB80_34;

ld.global.u64 %rd338, [%rd64];
st.local.u64 [%rd4], %rd338;
ld.global.u64 %rd65, [%rd64+8];
st.local.u64 [%rd4+8], %rd65;
mov.u64 %rd894, %rd65;

BB80_34:
mov.u64 %rd545, %rd894;
mov.u64 %rd881, %rd545;
mov.u64 %rd879, %rd334;
setp.lt.u32	%p34, %r7, 2;
mov.u64 %rd893, %rd334;
@%p34 bra BB80_36;

ld.global.u64 %rd893, [%rd64+16];
ld.global.u64 %rd879, [%rd64+24];
st.local.u64 [%rd4+16], %rd893;
st.local.u64 [%rd4+24], %rd879;

BB80_36:
mov.u64 %rd880, %rd893;
mov.u64 %rd877, %rd879;
mov.u64 %rd902, %rd334;
setp.lt.u32	%p35, %r7, 3;
mov.u64 %rd892, %rd334;
@%p35 bra BB80_38;

ld.global.u64 %rd892, [%rd64+32];
ld.global.u64 %rd902, [%rd64+40];
st.local.u64 [%rd4+32], %rd892;
st.local.u64 [%rd4+40], %rd902;

BB80_38:
mov.u64 %rd883, %rd892;
mov.u64 %rd900, %rd902;
mov.u64 %rd905, %rd334;
setp.lt.u32	%p36, %r7, 4;
mov.u64 %rd891, %rd334;
@%p36 bra BB80_40;

ld.global.u64 %rd891, [%rd64+48];
ld.global.u64 %rd905, [%rd64+56];
st.local.u64 [%rd4+48], %rd891;
st.local.u64 [%rd4+56], %rd905;

BB80_40:
mov.u64 %rd882, %rd891;
mov.u64 %rd903, %rd905;
mov.u64 %rd910, %rd334;
setp.lt.u32	%p37, %r7, 5;
mov.u64 %rd890, %rd334;
@%p37 bra BB80_42;

ld.global.u64 %rd890, [%rd64+64];
ld.global.u64 %rd910, [%rd64+72];
st.local.u64 [%rd4+64], %rd890;
st.local.u64 [%rd4+72], %rd910;

BB80_42:
mov.u64 %rd884, %rd890;
mov.u64 %rd908, %rd910;
mov.u64 %rd897, 0;
mov.u64 %rd913, %rd897;
setp.lt.u32	%p38, %r7, 6;
@%p38 bra BB80_44;

ld.global.u64 %rd897, [%rd64+80];
ld.global.u64 %rd913, [%rd64+88];
st.local.u64 [%rd4+80], %rd897;
st.local.u64 [%rd4+88], %rd913;

BB80_44:
mov.u64 %rd895, %rd897;
mov.u64 %rd911, %rd913;
mov.u64 %rd917, 0;
mov.u64 %rd915, %rd917;
setp.lt.u32	%p39, %r7, 7;
@%p39 bra BB80_46;

ld.global.u64 %rd917, [%rd64+96];
ld.global.u64 %rd915, [%rd64+104];
st.local.u64 [%rd4+96], %rd917;
st.local.u64 [%rd4+104], %rd915;

BB80_46:
mov.u64 %rd916, %rd917;
mov.u64 %rd914, %rd915;
setp.gt.u32	%p40, %r7, 6;
@%p40 bra BB80_73;

ld.local.u64 %rd351, [%rd4];
ld.local.u64 %rd352, [%rd4+8];
st.local.u64 [%rd3+8], %rd352;
st.local.u64 [%rd3], %rd351;
@%p34 bra BB80_49;

ld.local.u64 %rd357, [%rd3];
setp.lt.s64	%p42, %rd357, %rd880;
max.s64 %rd358, %rd880, %rd357;
add.s64 %rd359, %rd4, 16;
selp.b64	%rd360, %rd359, %rd3, %p42;
st.local.u64 [%rd3], %rd358;
ld.local.u64 %rd361, [%rd360+8];
st.local.u64 [%rd3+8], %rd361;

BB80_49:
@%p35 bra BB80_51;

ld.local.u64 %rd364, [%rd3];
setp.lt.s64	%p44, %rd364, %rd883;
max.s64 %rd365, %rd883, %rd364;
add.s64 %rd366, %rd4, 32;
selp.b64	%rd367, %rd366, %rd3, %p44;
st.local.u64 [%rd3], %rd365;
ld.local.u64 %rd368, [%rd367+8];
st.local.u64 [%rd3+8], %rd368;

BB80_51:
@%p36 bra BB80_53;

ld.local.u64 %rd371, [%rd3];
setp.lt.s64	%p46, %rd371, %rd882;
max.s64 %rd372, %rd882, %rd371;
add.s64 %rd373, %rd4, 48;
selp.b64	%rd374, %rd373, %rd3, %p46;
st.local.u64 [%rd3], %rd372;
ld.local.u64 %rd375, [%rd374+8];
st.local.u64 [%rd3+8], %rd375;

BB80_53:
@%p37 bra BB80_55;

ld.local.u64 %rd378, [%rd3];
setp.lt.s64	%p48, %rd378, %rd884;
max.s64 %rd379, %rd884, %rd378;
add.s64 %rd380, %rd4, 64;
selp.b64	%rd381, %rd380, %rd3, %p48;
st.local.u64 [%rd3], %rd379;
ld.local.u64 %rd382, [%rd381+8];
st.local.u64 [%rd3+8], %rd382;

BB80_55:
@%p38 bra BB80_57;

ld.local.u64 %rd385, [%rd3];
setp.lt.s64	%p50, %rd385, %rd895;
max.s64 %rd386, %rd895, %rd385;
add.s64 %rd387, %rd4, 80;
selp.b64	%rd388, %rd387, %rd3, %p50;
st.local.u64 [%rd3], %rd386;
ld.local.u64 %rd389, [%rd388+8];
st.local.u64 [%rd3+8], %rd389;

BB80_57:
@%p39 bra BB80_59;

ld.local.u64 %rd392, [%rd3];
setp.lt.s64	%p52, %rd392, %rd916;
max.s64 %rd393, %rd916, %rd392;
add.s64 %rd394, %rd4, 96;
selp.b64	%rd395, %rd394, %rd3, %p52;
st.local.u64 [%rd3], %rd393;
ld.local.u64 %rd396, [%rd395+8];
st.local.u64 [%rd3+8], %rd396;

BB80_59:
setp.ne.s32	%p53, %r7, 0;
mov.u64 %rd889, %rd881;
@%p53 bra BB80_61;

ld.local.u64 %rd399, [%rd3];
ld.local.u64 %rd889, [%rd3+8];
st.local.u64 [%rd4], %rd399;
st.local.u64 [%rd4+8], %rd889;

BB80_61:
mov.u64 %rd881, %rd889;
setp.gt.u32	%p54, %r7, 1;
mov.u64 %rd878, %rd877;
mov.u64 %rd888, %rd880;
@%p54 bra BB80_63;

ld.local.u64 %rd888, [%rd3];
ld.local.u64 %rd878, [%rd3+8];
st.local.u64 [%rd4+16], %rd888;
st.local.u64 [%rd4+24], %rd878;

BB80_63:
mov.u64 %rd880, %rd888;
mov.u64 %rd877, %rd878;
setp.gt.u32	%p55, %r7, 2;
mov.u64 %rd901, %rd900;
mov.u64 %rd887, %rd883;
@%p55 bra BB80_65;

ld.local.u64 %rd887, [%rd3];
ld.local.u64 %rd901, [%rd3+8];
st.local.u64 [%rd4+32], %rd887;
st.local.u64 [%rd4+40], %rd901;

BB80_65:
mov.u64 %rd883, %rd887;
mov.u64 %rd900, %rd901;
setp.gt.u32	%p56, %r7, 3;
mov.u64 %rd904, %rd903;
mov.u64 %rd886, %rd882;
@%p56 bra BB80_67;

ld.local.u64 %rd886, [%rd3];
ld.local.u64 %rd904, [%rd3+8];
st.local.u64 [%rd4+48], %rd886;
st.local.u64 [%rd4+56], %rd904;

BB80_67:
mov.u64 %rd882, %rd886;
mov.u64 %rd903, %rd904;
setp.gt.u32	%p57, %r7, 4;
mov.u64 %rd909, %rd908;
mov.u64 %rd885, %rd884;
@%p57 bra BB80_69;

ld.local.u64 %rd885, [%rd3];
ld.local.u64 %rd909, [%rd3+8];
st.local.u64 [%rd4+64], %rd885;
st.local.u64 [%rd4+72], %rd909;

BB80_69:
mov.u64 %rd884, %rd885;
mov.u64 %rd908, %rd909;
setp.gt.u32	%p58, %r7, 5;
mov.u64 %rd912, %rd911;
mov.u64 %rd896, %rd895;
@%p58 bra BB80_71;

ld.local.u64 %rd896, [%rd3];
ld.local.u64 %rd912, [%rd3+8];
st.local.u64 [%rd4+80], %rd896;
st.local.u64 [%rd4+88], %rd912;

BB80_71:
mov.u64 %rd895, %rd896;
mov.u64 %rd911, %rd912;
@%p40 bra BB80_73;

ld.local.u64 %rd916, [%rd3];
ld.local.u64 %rd914, [%rd3+8];
st.local.u64 [%rd4+96], %rd916;
st.local.u64 [%rd4+104], %rd914;

BB80_73:
mov.u64 %rd790, %rd880;
mov.u64 %rd789, %rd881;
mov.u64 %rd791, %rd877;
mov.u64 %rd794, %rd882;
mov.u64 %rd792, %rd883;
mov.u64 %rd793, %rd900;
mov.u64 %rd795, %rd903;
mov.u64 %rd798, %rd895;
mov.u64 %rd796, %rd884;
mov.u64 %rd797, %rd908;
mov.u64 %rd799, %rd911;
mov.u64 %rd800, %rd916;
mov.u64 %rd801, %rd914;
mul.lo.s32 %r63, %r68, 7;
setp.ge.u32	%p60, %r63, %r1;
@%p60 bra BB80_116;

ld.local.u64 %rd128, [%rd4];
setp.ge.s64	%p61, %rd790, %rd128;
mov.u64 %rd874, %rd791;
mov.u64 %rd876, %rd789;
mov.u64 %rd873, %rd790;
mov.u64 %rd875, %rd128;
@%p61 bra BB80_76;

st.local.u64 [%rd4], %rd790;
st.local.u64 [%rd4+16], %rd128;
st.local.u64 [%rd4+8], %rd791;
st.local.u64 [%rd4+24], %rd789;
mov.u64 %rd876, %rd791;
mov.u64 %rd874, %rd789;
mov.u64 %rd631, %rd790;
mov.u64 %rd873, %rd128;
mov.u64 %rd875, %rd631;

BB80_76:
mov.u64 %rd865, %rd873;
mov.u64 %rd866, %rd874;
mov.u64 %rd855, %rd875;
mov.u64 %rd856, %rd876;
setp.ge.s64	%p62, %rd794, %rd792;
mov.u64 %rd899, %rd795;
mov.u64 %rd898, %rd793;
mov.u64 %rd871, %rd792;
mov.u64 %rd872, %rd794;
@%p62 bra BB80_78;

st.local.u64 [%rd4+32], %rd794;
st.local.u64 [%rd4+48], %rd792;
st.local.u64 [%rd4+40], %rd795;
st.local.u64 [%rd4+56], %rd793;
mov.u64 %rd898, %rd795;
mov.u64 %rd899, %rd793;
mov.u64 %rd872, %rd792;
mov.u64 %rd871, %rd794;

BB80_78:
mov.u64 %rd136, %rd871;
mov.u64 %rd135, %rd898;
mov.u64 %rd861, %rd872;
mov.u64 %rd862, %rd899;
setp.ge.s64	%p63, %rd798, %rd796;
mov.u64 %rd907, %rd799;
mov.u64 %rd906, %rd797;
mov.u64 %rd869, %rd796;
mov.u64 %rd870, %rd798;
@%p63 bra BB80_80;

st.local.u64 [%rd4+64], %rd798;
st.local.u64 [%rd4+80], %rd796;
st.local.u64 [%rd4+72], %rd799;
st.local.u64 [%rd4+88], %rd797;
mov.u64 %rd906, %rd799;
mov.u64 %rd907, %rd797;
mov.u64 %rd870, %rd796;
mov.u64 %rd869, %rd798;

BB80_80:
mov.u64 %rd140, %rd869;
mov.u64 %rd139, %rd906;
mov.u64 %rd138, %rd870;
mov.u64 %rd137, %rd907;
setp.ge.s64	%p64, %rd136, %rd865;
mov.u64 %rd867, %rd136;
mov.u64 %rd868, %rd135;
@%p64 bra BB80_82;

st.local.u64 [%rd4+16], %rd136;
st.local.u64 [%rd4+32], %rd865;
st.local.u64 [%rd4+24], %rd135;
st.local.u64 [%rd4+40], %rd866;
mov.u64 %rd638, %rd866;
mov.u64 %rd640, %rd865;
mov.u64 %rd866, %rd135;
mov.u64 %rd865, %rd136;
mov.u64 %rd867, %rd640;
mov.u64 %rd868, %rd638;

BB80_82:
mov.u64 %rd144, %rd865;
mov.u64 %rd143, %rd866;
mov.u64 %rd849, %rd867;
mov.u64 %rd850, %rd868;
setp.ge.s64	%p65, %rd140, %rd861;
mov.u64 %rd863, %rd140;
mov.u64 %rd864, %rd139;
@%p65 bra BB80_84;

st.local.u64 [%rd4+48], %rd140;
st.local.u64 [%rd4+64], %rd861;
st.local.u64 [%rd4+56], %rd139;
st.local.u64 [%rd4+72], %rd862;
mov.u64 %rd642, %rd862;
mov.u64 %rd644, %rd861;
mov.u64 %rd862, %rd139;
mov.u64 %rd861, %rd140;
mov.u64 %rd863, %rd644;
mov.u64 %rd864, %rd642;

BB80_84:
mov.u64 %rd148, %rd861;
mov.u64 %rd147, %rd862;
mov.u64 %rd845, %rd863;
mov.u64 %rd846, %rd864;
setp.ge.s64	%p66, %rd800, %rd138;
mov.u64 %rd860, %rd801;
mov.u64 %rd859, %rd800;
mov.u64 %rd857, %rd138;
mov.u64 %rd858, %rd137;
@%p66 bra BB80_86;

st.local.u64 [%rd4+80], %rd800;
st.local.u64 [%rd4+96], %rd138;
st.local.u64 [%rd4+88], %rd801;
st.local.u64 [%rd4+104], %rd137;
mov.u64 %rd595, %rd801;
mov.u64 %rd598, %rd800;
mov.u64 %rd860, %rd137;
mov.u64 %rd859, %rd138;
mov.u64 %rd857, %rd598;
mov.u64 %rd858, %rd595;

BB80_86:
mov.u64 %rd152, %rd857;
mov.u64 %rd151, %rd858;
mov.u64 %rd835, %rd859;
mov.u64 %rd836, %rd860;
setp.ge.s64	%p67, %rd144, %rd855;
mov.u64 %rd853, %rd144;
mov.u64 %rd854, %rd143;
@%p67 bra BB80_88;

st.local.u64 [%rd4], %rd144;
st.local.u64 [%rd4+16], %rd855;
st.local.u64 [%rd4+8], %rd143;
st.local.u64 [%rd4+24], %rd856;
mov.u64 %rd633, %rd856;
mov.u64 %rd636, %rd855;
mov.u64 %rd856, %rd143;
mov.u64 %rd855, %rd144;
mov.u64 %rd853, %rd636;
mov.u64 %rd854, %rd633;

BB80_88:
mov.u64 %rd841, %rd853;
mov.u64 %rd842, %rd854;
mov.u64 %rd831, %rd855;
mov.u64 %rd832, %rd856;
setp.ge.s64	%p68, %rd148, %rd849;
mov.u64 %rd851, %rd148;
mov.u64 %rd852, %rd147;
@%p68 bra BB80_90;

st.local.u64 [%rd4+32], %rd148;
st.local.u64 [%rd4+48], %rd849;
st.local.u64 [%rd4+40], %rd147;
st.local.u64 [%rd4+56], %rd850;
mov.u64 %rd658, %rd850;
mov.u64 %rd660, %rd849;
mov.u64 %rd850, %rd147;
mov.u64 %rd849, %rd148;
mov.u64 %rd851, %rd660;
mov.u64 %rd852, %rd658;

BB80_90:
mov.u64 %rd160, %rd849;
mov.u64 %rd159, %rd850;
mov.u64 %rd837, %rd851;
mov.u64 %rd838, %rd852;
setp.ge.s64	%p69, %rd152, %rd845;
mov.u64 %rd847, %rd152;
mov.u64 %rd848, %rd151;
@%p69 bra BB80_92;

st.local.u64 [%rd4+64], %rd152;
st.local.u64 [%rd4+80], %rd845;
st.local.u64 [%rd4+72], %rd151;
st.local.u64 [%rd4+88], %rd846;
mov.u64 %rd666, %rd846;
mov.u64 %rd668, %rd845;
mov.u64 %rd846, %rd151;
mov.u64 %rd845, %rd152;
mov.u64 %rd847, %rd668;
mov.u64 %rd848, %rd666;

BB80_92:
mov.u64 %rd164, %rd845;
mov.u64 %rd163, %rd846;
mov.u64 %rd162, %rd847;
mov.u64 %rd161, %rd848;
setp.ge.s64	%p70, %rd160, %rd841;
mov.u64 %rd843, %rd160;
mov.u64 %rd844, %rd159;
@%p70 bra BB80_94;

st.local.u64 [%rd4+16], %rd160;
st.local.u64 [%rd4+32], %rd841;
st.local.u64 [%rd4+24], %rd159;
st.local.u64 [%rd4+40], %rd842;
mov.u64 %rd686, %rd842;
mov.u64 %rd688, %rd841;
mov.u64 %rd842, %rd159;
mov.u64 %rd841, %rd160;
mov.u64 %rd843, %rd688;
mov.u64 %rd844, %rd686;

BB80_94:
mov.u64 %rd168, %rd841;
mov.u64 %rd167, %rd842;
mov.u64 %rd825, %rd843;
mov.u64 %rd826, %rd844;
setp.ge.s64	%p71, %rd164, %rd837;
mov.u64 %rd839, %rd164;
mov.u64 %rd840, %rd163;
@%p71 bra BB80_96;

st.local.u64 [%rd4+48], %rd164;
st.local.u64 [%rd4+64], %rd837;
st.local.u64 [%rd4+56], %rd163;
st.local.u64 [%rd4+72], %rd838;
mov.u64 %rd690, %rd838;
mov.u64 %rd692, %rd837;
mov.u64 %rd838, %rd163;
mov.u64 %rd837, %rd164;
mov.u64 %rd839, %rd692;
mov.u64 %rd840, %rd690;

BB80_96:
mov.u64 %rd172, %rd837;
mov.u64 %rd171, %rd838;
mov.u64 %rd821, %rd839;
mov.u64 %rd822, %rd840;
setp.ge.s64	%p72, %rd835, %rd162;
mov.u64 %rd833, %rd162;
mov.u64 %rd834, %rd161;
@%p72 bra BB80_98;

st.local.u64 [%rd4+80], %rd835;
st.local.u64 [%rd4+96], %rd162;
st.local.u64 [%rd4+88], %rd836;
st.local.u64 [%rd4+104], %rd161;
mov.u64 %rd674, %rd836;
mov.u64 %rd676, %rd835;
mov.u64 %rd836, %rd161;
mov.u64 %rd835, %rd162;
mov.u64 %rd833, %rd676;
mov.u64 %rd834, %rd674;

BB80_98:
mov.u64 %rd176, %rd833;
mov.u64 %rd175, %rd834;
mov.u64 %rd811, %rd835;
mov.u64 %rd812, %rd836;
setp.ge.s64	%p73, %rd168, %rd831;
mov.u64 %rd829, %rd168;
mov.u64 %rd830, %rd167;
@%p73 bra BB80_100;

st.local.u64 [%rd4], %rd168;
st.local.u64 [%rd4+16], %rd831;
st.local.u64 [%rd4+8], %rd167;
st.local.u64 [%rd4+24], %rd832;
mov.u64 %rd682, %rd832;
mov.u64 %rd684, %rd831;
mov.u64 %rd832, %rd167;
mov.u64 %rd831, %rd168;
mov.u64 %rd829, %rd684;
mov.u64 %rd830, %rd682;

BB80_100:
mov.u64 %rd817, %rd829;
mov.u64 %rd818, %rd830;
mov.u64 %rd178, %rd831;
mov.u64 %rd806, %rd832;
setp.ge.s64	%p74, %rd172, %rd825;
mov.u64 %rd827, %rd172;
mov.u64 %rd828, %rd171;
@%p74 bra BB80_102;

st.local.u64 [%rd4+32], %rd172;
st.local.u64 [%rd4+48], %rd825;
st.local.u64 [%rd4+40], %rd171;
st.local.u64 [%rd4+56], %rd826;
mov.u64 %rd706, %rd826;
mov.u64 %rd708, %rd825;
mov.u64 %rd826, %rd171;
mov.u64 %rd825, %rd172;
mov.u64 %rd827, %rd708;
mov.u64 %rd828, %rd706;

BB80_102:
mov.u64 %rd184, %rd825;
mov.u64 %rd183, %rd826;
mov.u64 %rd813, %rd827;
mov.u64 %rd814, %rd828;
setp.ge.s64	%p75, %rd176, %rd821;
mov.u64 %rd823, %rd176;
mov.u64 %rd824, %rd175;
@%p75 bra BB80_104;

st.local.u64 [%rd4+64], %rd176;
st.local.u64 [%rd4+80], %rd821;
st.local.u64 [%rd4+72], %rd175;
st.local.u64 [%rd4+88], %rd822;
mov.u64 %rd714, %rd822;
mov.u64 %rd716, %rd821;
mov.u64 %rd822, %rd175;
mov.u64 %rd821, %rd176;
mov.u64 %rd823, %rd716;
mov.u64 %rd824, %rd714;

BB80_104:
mov.u64 %rd188, %rd821;
mov.u64 %rd187, %rd822;
mov.u64 %rd186, %rd823;
mov.u64 %rd185, %rd824;
setp.ge.s64	%p76, %rd184, %rd817;
mov.u64 %rd819, %rd184;
mov.u64 %rd820, %rd183;
@%p76 bra BB80_106;

st.local.u64 [%rd4+16], %rd184;
st.local.u64 [%rd4+32], %rd817;
st.local.u64 [%rd4+24], %rd183;
st.local.u64 [%rd4+40], %rd818;
mov.u64 %rd733, %rd818;
mov.u64 %rd735, %rd817;
mov.u64 %rd818, %rd183;
mov.u64 %rd817, %rd184;
mov.u64 %rd819, %rd735;
mov.u64 %rd820, %rd733;

BB80_106:
mov.u64 %rd192, %rd817;
mov.u64 %rd191, %rd818;
mov.u64 %rd802, %rd819;
mov.u64 %rd803, %rd820;
setp.ge.s64	%p77, %rd188, %rd813;
mov.u64 %rd815, %rd188;
mov.u64 %rd816, %rd187;
@%p77 bra BB80_108;

st.local.u64 [%rd4+48], %rd188;
st.local.u64 [%rd4+64], %rd813;
st.local.u64 [%rd4+56], %rd187;
st.local.u64 [%rd4+72], %rd814;
mov.u64 %rd737, %rd814;
mov.u64 %rd739, %rd813;
mov.u64 %rd814, %rd187;
mov.u64 %rd813, %rd188;
mov.u64 %rd815, %rd739;
mov.u64 %rd816, %rd737;

BB80_108:
mov.u64 %rd196, %rd813;
mov.u64 %rd195, %rd814;
mov.u64 %rd796, %rd815;
mov.u64 %rd797, %rd816;
setp.ge.s64	%p78, %rd811, %rd186;
mov.u64 %rd809, %rd186;
mov.u64 %rd810, %rd185;
@%p78 bra BB80_110;

st.local.u64 [%rd4+80], %rd811;
st.local.u64 [%rd4+96], %rd186;
st.local.u64 [%rd4+88], %rd812;
st.local.u64 [%rd4+104], %rd185;
mov.u64 %rd722, %rd812;
mov.u64 %rd724, %rd811;
mov.u64 %rd812, %rd185;
mov.u64 %rd811, %rd186;
mov.u64 %rd809, %rd724;
mov.u64 %rd810, %rd722;

BB80_110:
mov.u64 %rd200, %rd809;
mov.u64 %rd199, %rd810;
mov.u64 %rd800, %rd811;
mov.u64 %rd801, %rd812;
setp.ge.s64	%p79, %rd192, %rd178;
mov.u64 %rd807, %rd192;
mov.u64 %rd808, %rd191;
@%p79 bra BB80_112;

st.local.u64 [%rd4], %rd192;
st.local.u64 [%rd4+16], %rd178;
st.local.u64 [%rd4+8], %rd191;
st.local.u64 [%rd4+24], %rd806;
mov.u64 %rd730, %rd806;
mov.u64 %rd806, %rd191;
mov.u64 %rd807, %rd178;
mov.u64 %rd808, %rd730;

BB80_112:
mov.u64 %rd789, %rd806;
mov.u64 %rd790, %rd807;
mov.u64 %rd791, %rd808;
setp.ge.s64	%p80, %rd196, %rd802;
mov.u64 %rd804, %rd196;
mov.u64 %rd805, %rd195;
@%p80 bra BB80_114;

st.local.u64 [%rd4+32], %rd196;
st.local.u64 [%rd4+48], %rd802;
st.local.u64 [%rd4+40], %rd195;
st.local.u64 [%rd4+56], %rd803;
mov.u64 %rd753, %rd803;
mov.u64 %rd755, %rd802;
mov.u64 %rd803, %rd195;
mov.u64 %rd802, %rd196;
mov.u64 %rd804, %rd755;
mov.u64 %rd805, %rd753;

BB80_114:
mov.u64 %rd792, %rd802;
mov.u64 %rd793, %rd803;
mov.u64 %rd794, %rd804;
mov.u64 %rd795, %rd805;
setp.ge.s64	%p81, %rd200, %rd796;
mov.u64 %rd798, %rd200;
mov.u64 %rd799, %rd199;
@%p81 bra BB80_116;

st.local.u64 [%rd4+64], %rd200;
st.local.u64 [%rd4+80], %rd796;
st.local.u64 [%rd4+72], %rd199;
st.local.u64 [%rd4+88], %rd797;
mov.u64 %rd760, %rd797;
mov.u64 %rd762, %rd796;
mov.u64 %rd797, %rd199;
mov.u64 %rd796, %rd200;
mov.u64 %rd798, %rd762;
mov.u64 %rd799, %rd760;

BB80_116:
@%p33 bra BB80_118;

ld.local.u64 %rd412, [%rd4];
st.global.u64 [%rd64], %rd412;
st.global.u64 [%rd64+8], %rd789;

BB80_118:
@%p34 bra BB80_120;

st.global.u64 [%rd64+16], %rd790;
st.global.u64 [%rd64+24], %rd791;

BB80_120:
@%p35 bra BB80_122;

st.global.u64 [%rd64+32], %rd792;
st.global.u64 [%rd64+40], %rd793;

BB80_122:
@%p36 bra BB80_124;

st.global.u64 [%rd64+48], %rd794;
st.global.u64 [%rd64+56], %rd795;

BB80_124:
@%p37 bra BB80_126;

st.global.u64 [%rd64+64], %rd796;
st.global.u64 [%rd64+72], %rd797;

BB80_126:
@%p38 bra BB80_128;

st.global.u64 [%rd64+80], %rd798;
st.global.u64 [%rd64+88], %rd799;

BB80_128:
@%p39 bra BB80_130;

st.global.u64 [%rd64+96], %rd800;
st.global.u64 [%rd64+104], %rd801;

BB80_130:
ld.param.u64 %rd506, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSK_EEEEvT__param_0+24];
cvta.to.global.u64 %rd221, %rd506;
bar.sync 0;
mad.lo.s32 %r64, %r68, -7, %r1;
mov.u32 %r41, 7;
min.u32 %r8, %r64, %r41;
mov.u32 %r65, 2;

BB80_131:
neg.s32 %r42, %r65;
and.b32 %r43, %r68, %r42;
add.s32 %r44, %r65, -1;
and.b32 %r45, %r44, %r68;
mul.lo.s32 %r46, %r45, 7;
min.u32 %r10, %r46, %r1;
mul.lo.s32 %r47, %r43, 7;
shr.u32 %r48, %r65, 1;
mul.lo.s32 %r49, %r48, 7;
min.u32 %r50, %r47, %r1;
add.s32 %r51, %r50, %r49;
min.u32 %r52, %r51, %r1;
add.s32 %r53, %r52, %r49;
min.u32 %r11, %r53, %r1;
sub.s32 %r54, %r52, %r50;
sub.s32 %r55, %r11, %r52;
cvt.u64.u32	%rd415, %r50;
add.s64 %rd224, %rd415, %rd1;
cvt.u64.u32	%rd225, %r52;
add.s64 %rd226, %rd225, %rd1;
setp.lt.u32	%p89, %r10, %r55;
sub.s32 %r56, %r10, %r55;
selp.b32	%r67, 0, %r56, %p89;
min.u32 %r66, %r54, %r10;
setp.ge.u32	%p90, %r67, %r66;
@%p90 bra BB80_134;

add.s32 %r14, %r10, -1;

BB80_133:
add.s32 %r57, %r66, %r67;
shr.u32 %r58, %r57, 1;
sub.s32 %r59, %r14, %r58;
cvt.u64.u32	%rd416, %r59;
add.s64 %rd417, %rd416, %rd226;
cvt.u64.u32	%rd418, %r58;
add.s64 %rd419, %rd224, %rd418;
shl.b64 %rd420, %rd417, 4;
add.s64 %rd421, %rd5, %rd420;
shl.b64 %rd422, %rd419, 4;
add.s64 %rd423, %rd5, %rd422;
ld.global.u64 %rd424, [%rd423];
ld.global.u64 %rd425, [%rd421];
setp.lt.s64	%p91, %rd425, %rd424;
add.s32 %r60, %r58, 1;
selp.b32	%r67, %r67, %r60, %p91;
selp.b32	%r66, %r58, %r66, %p91;
setp.lt.u32	%p92, %r67, %r66;
@%p92 bra BB80_133;

BB80_134:
cvt.u64.u32	%rd427, %r67;
add.s64 %rd227, %rd224, %rd427;
shl.b64 %rd428, %rd227, 4;
add.s64 %rd228, %rd5, %rd428;
shl.b64 %rd429, %rd226, 4;
add.s64 %rd229, %rd5, %rd429;
cvt.u64.u32	%rd430, %r10;
add.s64 %rd431, %rd430, %rd1;
add.s64 %rd432, %rd431, %rd225;
sub.s64 %rd230, %rd432, %rd427;
shl.b64 %rd433, %rd230, 4;
add.s64 %rd231, %rd5, %rd433;
cvt.u64.u32	%rd434, %r11;
add.s64 %rd435, %rd434, %rd1;
shl.b64 %rd436, %rd435, 4;
add.s64 %rd232, %rd5, %rd436;
mov.u64 %rd918, 0;
mov.pred %p93, 0;
@%p93 bra BB80_136;

BB80_135:
add.s64 %rd437, %rd2, %rd918;
mov.u16 %rs2, 0;
st.local.u8 [%rd437], %rs2;
add.s64 %rd918, %rd918, 1;
setp.lt.u64	%p94, %rd918, 16;
@%p94 bra BB80_135;

BB80_136:
ld.global.u64 %rd439, [%rd228];
ld.global.u64 %rd440, [%rd228+8];
st.local.u64 [%rd2+8], %rd440;
st.local.u64 [%rd2], %rd439;
mov.u64 %rd919, 0;
@%p93 bra BB80_138;

BB80_137:
add.s64 %rd441, %rd3, %rd919;
mov.u16 %rs3, 0;
st.local.u8 [%rd441], %rs3;
add.s64 %rd919, %rd919, 1;
setp.lt.u64	%p96, %rd919, 16;
@%p96 bra BB80_137;

BB80_138:
ld.global.u64 %rd442, [%rd231];
ld.global.u64 %rd443, [%rd231+8];
st.local.u64 [%rd3+8], %rd443;
st.local.u64 [%rd3], %rd442;
mov.pred %p134, -1;
setp.ge.u64	%p98, %rd231, %rd232;
@%p98 bra BB80_141;

mov.pred %p134, 0;
setp.ge.u64	%p100, %rd228, %rd229;
@%p100 bra BB80_141;

ld.local.u64 %rd444, [%rd2];
ld.local.u64 %rd445, [%rd3];
setp.ge.s64	%p134, %rd445, %rd444;

BB80_141:
selp.b64	%rd446, %rd2, %rd3, %p134;
ld.local.u64 %rd237, [%rd446];
ld.local.u64 %rd238, [%rd446+8];
@%p134 bra BB80_143;
bra.uni BB80_142;

BB80_143:
add.s64 %rd452, %rd428, %rd5;
add.s64 %rd241, %rd452, 16;
mov.u64 %rd964, %rd241;
ld.global.u64 %rd453, [%rd228+16];
st.local.u64 [%rd2], %rd453;
ld.global.u64 %rd454, [%rd228+24];
st.local.u64 [%rd2+8], %rd454;
mov.u64 %rd941, %rd231;
mov.u64 %rd942, %rd231;
mov.u64 %rd965, %rd241;
bra.uni BB80_144;

BB80_142:
add.s64 %rd448, %rd433, %rd5;
add.s64 %rd239, %rd448, 16;
mov.u64 %rd941, %rd239;
ld.global.u64 %rd449, [%rd231+16];
st.local.u64 [%rd3], %rd449;
ld.global.u64 %rd450, [%rd231+24];
st.local.u64 [%rd3+8], %rd450;
mov.u64 %rd942, %rd239;
mov.u64 %rd964, %rd228;
mov.u64 %rd965, %rd228;

BB80_144:
mov.u64 %rd246, %rd964;
mov.u64 %rd963, %rd965;
mov.u64 %rd244, %rd941;
mov.u64 %rd940, %rd942;
mov.pred %p135, -1;
setp.ge.u64	%p102, %rd940, %rd232;
@%p102 bra BB80_147;

mov.pred %p135, 0;
setp.ge.u64	%p104, %rd963, %rd229;
@%p104 bra BB80_147;

ld.local.u64 %rd455, [%rd2];
ld.local.u64 %rd456, [%rd3];
setp.ge.s64	%p135, %rd456, %rd455;

BB80_147:
selp.b64	%rd457, %rd2, %rd3, %p135;
ld.local.u64 %rd247, [%rd457];
ld.local.u64 %rd248, [%rd457+8];
@%p135 bra BB80_149;
bra.uni BB80_148;

BB80_149:
add.s64 %rd963, %rd963, 16;
add.s64 %rd252, %rd246, 16;
ld.global.u64 %rd460, [%rd246+16];
st.local.u64 [%rd2], %rd460;
ld.global.u64 %rd461, [%rd246+24];
st.local.u64 [%rd2+8], %rd461;
mov.u64 %rd939, %rd244;
mov.u64 %rd962, %rd252;
bra.uni BB80_150;

BB80_148:
add.s64 %rd940, %rd940, 16;
add.s64 %rd250, %rd244, 16;
ld.global.u64 %rd458, [%rd244+16];
st.local.u64 [%rd3], %rd458;
ld.global.u64 %rd459, [%rd244+24];
st.local.u64 [%rd3+8], %rd459;
mov.u64 %rd939, %rd250;
mov.u64 %rd962, %rd246;

BB80_150:
mov.u64 %rd256, %rd962;
mov.u64 %rd961, %rd963;
mov.u64 %rd254, %rd939;
mov.u64 %rd938, %rd940;
mov.pred %p136, -1;
setp.ge.u64	%p106, %rd938, %rd232;
@%p106 bra BB80_153;

mov.pred %p136, 0;
setp.ge.u64	%p108, %rd961, %rd229;
@%p108 bra BB80_153;

ld.local.u64 %rd462, [%rd2];
ld.local.u64 %rd463, [%rd3];
setp.ge.s64	%p136, %rd463, %rd462;

BB80_153:
selp.b64	%rd464, %rd2, %rd3, %p136;
ld.local.u64 %rd257, [%rd464];
ld.local.u64 %rd258, [%rd464+8];
@%p136 bra BB80_155;
bra.uni BB80_154;

BB80_155:
add.s64 %rd961, %rd961, 16;
add.s64 %rd262, %rd256, 16;
ld.global.u64 %rd467, [%rd256+16];
st.local.u64 [%rd2], %rd467;
ld.global.u64 %rd468, [%rd256+24];
st.local.u64 [%rd2+8], %rd468;
mov.u64 %rd937, %rd254;
mov.u64 %rd960, %rd262;
bra.uni BB80_156;

BB80_154:
add.s64 %rd938, %rd938, 16;
add.s64 %rd260, %rd254, 16;
ld.global.u64 %rd465, [%rd254+16];
st.local.u64 [%rd3], %rd465;
ld.global.u64 %rd466, [%rd254+24];
st.local.u64 [%rd3+8], %rd466;
mov.u64 %rd937, %rd260;
mov.u64 %rd960, %rd256;

BB80_156:
mov.u64 %rd266, %rd960;
mov.u64 %rd959, %rd961;
mov.u64 %rd264, %rd937;
mov.u64 %rd936, %rd938;
mov.pred %p137, -1;
setp.ge.u64	%p110, %rd936, %rd232;
@%p110 bra BB80_159;

mov.pred %p137, 0;
setp.ge.u64	%p112, %rd959, %rd229;
@%p112 bra BB80_159;

ld.local.u64 %rd469, [%rd2];
ld.local.u64 %rd470, [%rd3];
setp.ge.s64	%p137, %rd470, %rd469;

BB80_159:
selp.b64	%rd471, %rd2, %rd3, %p137;
ld.local.u64 %rd267, [%rd471];
ld.local.u64 %rd268, [%rd471+8];
@%p137 bra BB80_161;
bra.uni BB80_160;

BB80_161:
add.s64 %rd959, %rd959, 16;
add.s64 %rd272, %rd266, 16;
ld.global.u64 %rd474, [%rd266+16];
st.local.u64 [%rd2], %rd474;
ld.global.u64 %rd475, [%rd266+24];
st.local.u64 [%rd2+8], %rd475;
mov.u64 %rd935, %rd264;
mov.u64 %rd958, %rd272;
bra.uni BB80_162;

BB80_160:
add.s64 %rd936, %rd936, 16;
add.s64 %rd270, %rd264, 16;
ld.global.u64 %rd472, [%rd264+16];
st.local.u64 [%rd3], %rd472;
ld.global.u64 %rd473, [%rd264+24];
st.local.u64 [%rd3+8], %rd473;
mov.u64 %rd935, %rd270;
mov.u64 %rd958, %rd266;

BB80_162:
mov.u64 %rd276, %rd958;
mov.u64 %rd957, %rd959;
mov.u64 %rd274, %rd935;
mov.u64 %rd934, %rd936;
mov.pred %p138, -1;
setp.ge.u64	%p114, %rd934, %rd232;
@%p114 bra BB80_165;

mov.pred %p138, 0;
setp.ge.u64	%p116, %rd957, %rd229;
@%p116 bra BB80_165;

ld.local.u64 %rd476, [%rd2];
ld.local.u64 %rd477, [%rd3];
setp.ge.s64	%p138, %rd477, %rd476;

BB80_165:
selp.b64	%rd478, %rd2, %rd3, %p138;
ld.local.u64 %rd277, [%rd478];
ld.local.u64 %rd278, [%rd478+8];
@%p138 bra BB80_167;
bra.uni BB80_166;

BB80_167:
add.s64 %rd957, %rd957, 16;
add.s64 %rd282, %rd276, 16;
ld.global.u64 %rd481, [%rd276+16];
st.local.u64 [%rd2], %rd481;
ld.global.u64 %rd482, [%rd276+24];
st.local.u64 [%rd2+8], %rd482;
mov.u64 %rd933, %rd274;
mov.u64 %rd956, %rd282;
bra.uni BB80_168;

BB80_166:
add.s64 %rd934, %rd934, 16;
add.s64 %rd280, %rd274, 16;
ld.global.u64 %rd479, [%rd274+16];
st.local.u64 [%rd3], %rd479;
ld.global.u64 %rd480, [%rd274+24];
st.local.u64 [%rd3+8], %rd480;
mov.u64 %rd933, %rd280;
mov.u64 %rd956, %rd276;

BB80_168:
mov.u64 %rd286, %rd956;
mov.u64 %rd955, %rd957;
mov.u64 %rd284, %rd933;
mov.u64 %rd932, %rd934;
mov.pred %p139, -1;
setp.ge.u64	%p118, %rd932, %rd232;
@%p118 bra BB80_171;

mov.pred %p139, 0;
setp.ge.u64	%p120, %rd955, %rd229;
@%p120 bra BB80_171;

ld.local.u64 %rd483, [%rd2];
ld.local.u64 %rd484, [%rd3];
setp.ge.s64	%p139, %rd484, %rd483;

BB80_171:
selp.b64	%rd485, %rd2, %rd3, %p139;
ld.local.u64 %rd287, [%rd485];
ld.local.u64 %rd288, [%rd485+8];
@%p139 bra BB80_173;
bra.uni BB80_172;

BB80_173:
add.s64 %rd955, %rd955, 16;
add.s64 %rd292, %rd286, 16;
ld.global.u64 %rd488, [%rd286+16];
st.local.u64 [%rd2], %rd488;
ld.global.u64 %rd489, [%rd286+24];
st.local.u64 [%rd2+8], %rd489;
mov.u64 %rd931, %rd284;
mov.u64 %rd954, %rd292;
bra.uni BB80_174;

BB80_172:
add.s64 %rd932, %rd932, 16;
add.s64 %rd290, %rd284, 16;
ld.global.u64 %rd486, [%rd284+16];
st.local.u64 [%rd3], %rd486;
ld.global.u64 %rd487, [%rd284+24];
st.local.u64 [%rd3+8], %rd487;
mov.u64 %rd931, %rd290;
mov.u64 %rd954, %rd286;

BB80_174:
mov.pred %p121, -1;
setp.ge.u64	%p122, %rd932, %rd232;
mov.pred %p140, %p121;
@%p122 bra BB80_177;

setp.ge.u64	%p124, %rd955, %rd229;
mov.pred %p140, %p93;
@%p124 bra BB80_177;

ld.local.u64 %rd490, [%rd2];
ld.local.u64 %rd491, [%rd3];
setp.ge.s64	%p140, %rd491, %rd490;

BB80_177:
selp.b64	%rd492, %rd2, %rd3, %p140;
ld.local.u64 %rd297, [%rd492];
ld.local.u64 %rd298, [%rd492+8];
@%p140 bra BB80_179;
bra.uni BB80_178;

BB80_179:
ld.global.u64 %rd495, [%rd954+16];
st.local.u64 [%rd2], %rd495;
ld.global.u64 %rd496, [%rd954+24];
st.local.u64 [%rd2+8], %rd496;
bra.uni BB80_180;

BB80_178:
ld.global.u64 %rd493, [%rd931+16];
st.local.u64 [%rd3], %rd493;
ld.global.u64 %rd494, [%rd931+24];
st.local.u64 [%rd3+8], %rd494;

BB80_180:
setp.eq.s32	%p15, %r8, 0;
bar.sync 0;
@%p15 bra BB80_182;

st.global.u64 [%rd64], %rd237;
st.global.u64 [%rd64+8], %rd238;

BB80_182:
setp.lt.u32	%p125, %r8, 2;
@%p125 bra BB80_184;

st.global.u64 [%rd64+16], %rd247;
st.global.u64 [%rd64+24], %rd248;

BB80_184:
setp.lt.u32	%p126, %r8, 3;
@%p126 bra BB80_186;

st.global.u64 [%rd64+32], %rd257;
st.global.u64 [%rd64+40], %rd258;

BB80_186:
setp.lt.u32	%p127, %r8, 4;
@%p127 bra BB80_188;

st.global.u64 [%rd64+48], %rd267;
st.global.u64 [%rd64+56], %rd268;

BB80_188:
setp.lt.u32	%p128, %r8, 5;
@%p128 bra BB80_190;

st.global.u64 [%rd64+64], %rd277;
st.global.u64 [%rd64+72], %rd278;

BB80_190:
setp.lt.u32	%p129, %r8, 6;
@%p129 bra BB80_192;

st.global.u64 [%rd64+80], %rd287;
st.global.u64 [%rd64+88], %rd288;

BB80_192:
setp.lt.u32	%p130, %r8, 7;
@%p130 bra BB80_194;

st.global.u64 [%rd64+96], %rd297;
st.global.u64 [%rd64+104], %rd298;

BB80_194:
bar.sync 0;
shl.b32 %r65, %r65, 1;
setp.lt.u32	%p131, %r65, 257;
@%p131 bra BB80_131;

setp.ge.u32	%p132, %r68, %r1;
@%p132 bra BB80_197;

BB80_196:
cvt.u64.u32	%rd497, %r68;
add.s64 %rd498, %rd497, %rd307;
add.s64 %rd499, %rd497, %rd1;
shl.b64 %rd500, %rd499, 4;
add.s64 %rd501, %rd5, %rd500;
ld.global.u64 %rd502, [%rd501];
shl.b64 %rd503, %rd498, 4;
add.s64 %rd504, %rd221, %rd503;
st.global.u64 [%rd504], %rd502;
ld.global.u64 %rd505, [%rd501+8];
st.global.u64 [%rd504+8], %rd505;
add.s32 %r68, %r68, 256;
setp.lt.u32	%p133, %r68, %r1;
@%p133 bra BB80_196;

BB80_197:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EENSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EENSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0[40]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot81[144];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<137>;
.reg .b16 %rs<17>;
.reg .b32 %r<69>;
.reg .b64 %rd<952>;


mov.u64 %rd951, __local_depot81;
cvta.local.u64 %SP, %rd951;
ld.param.u64 %rd295, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EENSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+8];
ld.param.u64 %rd294, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EENSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0];
ld.param.u64 %rd296, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EENSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+16];
mov.u32 %r22, %ctaid.x;
mul.lo.s32 %r23, %r22, 1792;
cvt.u64.u32	%rd298, %r23;
sub.s64 %rd299, %rd296, %rd298;
cvt.u32.u64	%r24, %rd299;
mov.u32 %r25, 1792;
min.u32 %r1, %r24, %r25;
add.u64 %rd300, %SP, 16;
cvta.to.local.u64 %rd1, %rd300;
add.u64 %rd301, %SP, 0;
cvta.to.local.u64 %rd2, %rd301;
add.u64 %rd302, %SP, 32;
cvta.to.local.u64 %rd3, %rd302;
cvta.to.global.u64 %rd303, %rd294;
cvta.to.global.u64 %rd304, %rd295;
setp.gt.u32	%p16, %r1, 1791;
mov.u32 %r68, %tid.x;
cvt.u64.u32	%rd305, %r68;
add.s64 %rd306, %rd305, %rd298;
shl.b64 %rd307, %rd306, 3;
add.s64 %rd4, %rd303, %rd307;
add.s64 %rd5, %rd304, %rd307;
@%p16 bra BB81_15;
bra.uni BB81_1;

BB81_15:
ld.global.u64 %rd518, [%rd4];
ld.global.u64 %rd500, [%rd5];
ld.global.u64 %rd519, [%rd4+2048];
ld.global.u64 %rd499, [%rd5+2048];
ld.global.u64 %rd520, [%rd4+4096];
ld.global.u64 %rd498, [%rd5+4096];
ld.global.u64 %rd521, [%rd4+6144];
ld.global.u64 %rd497, [%rd5+6144];
ld.global.u64 %rd522, [%rd4+8192];
ld.global.u64 %rd496, [%rd5+8192];
ld.global.u64 %rd523, [%rd4+10240];
ld.global.u64 %rd495, [%rd5+10240];
ld.global.u64 %rd494, [%rd4+12288];
ld.global.u64 %rd493, [%rd5+12288];
bra.uni BB81_16;

BB81_1:
mov.u64 %rd309, 0;
mov.u64 %rd500, %rd309;
setp.ge.u32	%p17, %r68, %r1;
mov.u64 %rd529, %rd309;
@%p17 bra BB81_3;

ld.global.u64 %rd6, [%rd4];
ld.global.u64 %rd500, [%rd5];
mov.u64 %rd529, %rd6;

BB81_3:
mov.u64 %rd506, %rd529;
mov.u64 %rd518, %rd506;
add.s32 %r26, %r68, 256;
mov.u64 %rd499, %rd309;
setp.ge.u32	%p18, %r26, %r1;
mov.u64 %rd528, %rd309;
@%p18 bra BB81_5;

ld.global.u64 %rd528, [%rd4+2048];
ld.global.u64 %rd499, [%rd5+2048];

BB81_5:
mov.u64 %rd519, %rd528;
add.s32 %r27, %r68, 512;
mov.u64 %rd498, %rd309;
setp.ge.u32	%p19, %r27, %r1;
mov.u64 %rd527, %rd309;
@%p19 bra BB81_7;

ld.global.u64 %rd527, [%rd4+4096];
ld.global.u64 %rd498, [%rd5+4096];

BB81_7:
mov.u64 %rd520, %rd527;
add.s32 %r28, %r68, 768;
mov.u64 %rd497, %rd309;
setp.ge.u32	%p20, %r28, %r1;
mov.u64 %rd526, %rd309;
@%p20 bra BB81_9;

ld.global.u64 %rd526, [%rd4+6144];
ld.global.u64 %rd497, [%rd5+6144];

BB81_9:
mov.u64 %rd521, %rd526;
add.s32 %r29, %r68, 1024;
mov.u64 %rd496, %rd309;
setp.ge.u32	%p21, %r29, %r1;
mov.u64 %rd525, %rd309;
@%p21 bra BB81_11;

ld.global.u64 %rd525, [%rd4+8192];
ld.global.u64 %rd496, [%rd5+8192];

BB81_11:
mov.u64 %rd522, %rd525;
add.s32 %r30, %r68, 1280;
mov.u64 %rd495, %rd309;
setp.ge.u32	%p22, %r30, %r1;
mov.u64 %rd524, %rd309;
@%p22 bra BB81_13;

ld.global.u64 %rd524, [%rd4+10240];
ld.global.u64 %rd495, [%rd5+10240];

BB81_13:
mov.u64 %rd523, %rd524;
mov.u64 %rd494, 0;
add.s32 %r31, %r68, 1536;
mov.u64 %rd493, %rd494;
setp.ge.u32	%p23, %r31, %r1;
@%p23 bra BB81_16;

ld.global.u64 %rd494, [%rd4+12288];
ld.global.u64 %rd493, [%rd5+12288];

BB81_16:
mul.wide.u32 %rd322, %r68, 16;
mov.u64 %rd323, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd60, %rd323, %rd322;
@%p16 bra BB81_30;
bra.uni BB81_17;

BB81_30:
st.shared.u64 [%rd60], %rd518;
st.shared.u64 [%rd60+8], %rd500;
st.shared.u64 [%rd60+4096], %rd519;
st.shared.u64 [%rd60+4104], %rd499;
st.shared.u64 [%rd60+8192], %rd520;
st.shared.u64 [%rd60+8200], %rd498;
st.shared.u64 [%rd60+12288], %rd521;
st.shared.u64 [%rd60+12296], %rd497;
st.shared.u64 [%rd60+16384], %rd522;
st.shared.u64 [%rd60+16392], %rd496;
st.shared.u64 [%rd60+20480], %rd523;
st.shared.u64 [%rd60+20488], %rd495;
bra.uni BB81_31;

BB81_17:
setp.ge.u32	%p25, %r68, %r1;
@%p25 bra BB81_19;

st.shared.u64 [%rd60], %rd518;
st.shared.u64 [%rd60+8], %rd500;

BB81_19:
add.s32 %r32, %r68, 256;
setp.ge.u32	%p26, %r32, %r1;
@%p26 bra BB81_21;

st.shared.u64 [%rd60+4096], %rd519;
st.shared.u64 [%rd60+4104], %rd499;

BB81_21:
add.s32 %r33, %r68, 512;
setp.ge.u32	%p27, %r33, %r1;
@%p27 bra BB81_23;

st.shared.u64 [%rd60+8192], %rd520;
st.shared.u64 [%rd60+8200], %rd498;

BB81_23:
add.s32 %r34, %r68, 768;
setp.ge.u32	%p28, %r34, %r1;
@%p28 bra BB81_25;

st.shared.u64 [%rd60+12288], %rd521;
st.shared.u64 [%rd60+12296], %rd497;

BB81_25:
add.s32 %r35, %r68, 1024;
setp.ge.u32	%p29, %r35, %r1;
@%p29 bra BB81_27;

st.shared.u64 [%rd60+16384], %rd522;
st.shared.u64 [%rd60+16392], %rd496;

BB81_27:
add.s32 %r36, %r68, 1280;
setp.ge.u32	%p30, %r36, %r1;
@%p30 bra BB81_29;

st.shared.u64 [%rd60+20480], %rd523;
st.shared.u64 [%rd60+20488], %rd495;

BB81_29:
add.s32 %r37, %r68, 1536;
setp.ge.u32	%p31, %r37, %r1;
@%p31 bra BB81_32;

BB81_31:
st.shared.u64 [%rd60+24576], %rd494;
st.shared.u64 [%rd60+24584], %rd493;

BB81_32:
bar.sync 0;
mov.u64 %rd324, 0;
st.local.u64 [%rd3], %rd324;
st.local.u64 [%rd3+8], %rd324;
st.local.u64 [%rd3+16], %rd324;
st.local.u64 [%rd3+24], %rd324;
st.local.u64 [%rd3+32], %rd324;
st.local.u64 [%rd3+40], %rd324;
st.local.u64 [%rd3+48], %rd324;
st.local.u64 [%rd3+56], %rd324;
st.local.u64 [%rd3+64], %rd324;
st.local.u64 [%rd3+72], %rd324;
st.local.u64 [%rd3+80], %rd324;
st.local.u64 [%rd3+88], %rd324;
st.local.u64 [%rd3+96], %rd324;
st.local.u64 [%rd3+104], %rd324;
mul.lo.s32 %r38, %r68, 7;
add.s32 %r39, %r38, 7;
setp.gt.u32	%p32, %r39, %r1;
mad.lo.s32 %r5, %r68, -7, %r1;
selp.b32	%r6, %r5, 7, %p32;
cvt.u64.u32	%rd62, %r38;
setp.eq.s32	%p33, %r6, 0;
mul.wide.u32 %rd325, %r38, 16;
add.s64 %rd63, %rd323, %rd325;
mov.u64 %rd883, %rd324;
@%p33 bra BB81_34;

ld.shared.u64 %rd327, [%rd63];
ld.shared.u64 %rd64, [%rd63+8];
st.local.u64 [%rd3], %rd327;
st.local.u64 [%rd3+8], %rd64;
mov.u64 %rd883, %rd64;

BB81_34:
mov.u64 %rd534, %rd883;
mov.u64 %rd870, %rd534;
mov.u64 %rd868, %rd324;
setp.lt.u32	%p34, %r6, 2;
mov.u64 %rd882, %rd324;
@%p34 bra BB81_36;

ld.shared.u64 %rd882, [%rd63+16];
ld.shared.u64 %rd868, [%rd63+24];
st.local.u64 [%rd3+16], %rd882;
st.local.u64 [%rd3+24], %rd868;

BB81_36:
mov.u64 %rd869, %rd882;
mov.u64 %rd866, %rd868;
mov.u64 %rd891, %rd324;
setp.lt.u32	%p35, %r6, 3;
mov.u64 %rd881, %rd324;
@%p35 bra BB81_38;

ld.shared.u64 %rd881, [%rd63+32];
ld.shared.u64 %rd891, [%rd63+40];
st.local.u64 [%rd3+32], %rd881;
st.local.u64 [%rd3+40], %rd891;

BB81_38:
mov.u64 %rd872, %rd881;
mov.u64 %rd889, %rd891;
mov.u64 %rd894, %rd324;
setp.lt.u32	%p36, %r6, 4;
mov.u64 %rd880, %rd324;
@%p36 bra BB81_40;

ld.shared.u64 %rd880, [%rd63+48];
ld.shared.u64 %rd894, [%rd63+56];
st.local.u64 [%rd3+48], %rd880;
st.local.u64 [%rd3+56], %rd894;

BB81_40:
mov.u64 %rd871, %rd880;
mov.u64 %rd892, %rd894;
mov.u64 %rd899, %rd324;
setp.lt.u32	%p37, %r6, 5;
mov.u64 %rd879, %rd324;
@%p37 bra BB81_42;

ld.shared.u64 %rd879, [%rd63+64];
ld.shared.u64 %rd899, [%rd63+72];
st.local.u64 [%rd3+64], %rd879;
st.local.u64 [%rd3+72], %rd899;

BB81_42:
mov.u64 %rd873, %rd879;
mov.u64 %rd897, %rd899;
mov.u64 %rd886, 0;
mov.u64 %rd902, %rd886;
setp.lt.u32	%p38, %r6, 6;
@%p38 bra BB81_44;

ld.shared.u64 %rd886, [%rd63+80];
ld.shared.u64 %rd902, [%rd63+88];
st.local.u64 [%rd3+80], %rd886;
st.local.u64 [%rd3+88], %rd902;

BB81_44:
mov.u64 %rd884, %rd886;
mov.u64 %rd900, %rd902;
mov.u64 %rd906, 0;
mov.u64 %rd904, %rd906;
setp.lt.u32	%p39, %r6, 7;
@%p39 bra BB81_46;

ld.shared.u64 %rd906, [%rd63+96];
ld.shared.u64 %rd904, [%rd63+104];
st.local.u64 [%rd3+96], %rd906;
st.local.u64 [%rd3+104], %rd904;

BB81_46:
mov.u64 %rd905, %rd906;
mov.u64 %rd903, %rd904;
setp.gt.u32	%p40, %r6, 6;
@%p40 bra BB81_73;

ld.local.u64 %rd340, [%rd3];
ld.local.u64 %rd341, [%rd3+8];
st.local.u64 [%rd2+8], %rd341;
st.local.u64 [%rd2], %rd340;
@%p34 bra BB81_49;

ld.local.u64 %rd346, [%rd2];
setp.lt.s64	%p42, %rd346, %rd869;
max.s64 %rd347, %rd869, %rd346;
add.s64 %rd348, %rd3, 16;
selp.b64	%rd349, %rd348, %rd2, %p42;
st.local.u64 [%rd2], %rd347;
ld.local.u64 %rd350, [%rd349+8];
st.local.u64 [%rd2+8], %rd350;

BB81_49:
@%p35 bra BB81_51;

ld.local.u64 %rd353, [%rd2];
setp.lt.s64	%p44, %rd353, %rd872;
max.s64 %rd354, %rd872, %rd353;
add.s64 %rd355, %rd3, 32;
selp.b64	%rd356, %rd355, %rd2, %p44;
st.local.u64 [%rd2], %rd354;
ld.local.u64 %rd357, [%rd356+8];
st.local.u64 [%rd2+8], %rd357;

BB81_51:
@%p36 bra BB81_53;

ld.local.u64 %rd360, [%rd2];
setp.lt.s64	%p46, %rd360, %rd871;
max.s64 %rd361, %rd871, %rd360;
add.s64 %rd362, %rd3, 48;
selp.b64	%rd363, %rd362, %rd2, %p46;
st.local.u64 [%rd2], %rd361;
ld.local.u64 %rd364, [%rd363+8];
st.local.u64 [%rd2+8], %rd364;

BB81_53:
@%p37 bra BB81_55;

ld.local.u64 %rd367, [%rd2];
setp.lt.s64	%p48, %rd367, %rd873;
max.s64 %rd368, %rd873, %rd367;
add.s64 %rd369, %rd3, 64;
selp.b64	%rd370, %rd369, %rd2, %p48;
st.local.u64 [%rd2], %rd368;
ld.local.u64 %rd371, [%rd370+8];
st.local.u64 [%rd2+8], %rd371;

BB81_55:
@%p38 bra BB81_57;

ld.local.u64 %rd374, [%rd2];
setp.lt.s64	%p50, %rd374, %rd884;
max.s64 %rd375, %rd884, %rd374;
add.s64 %rd376, %rd3, 80;
selp.b64	%rd377, %rd376, %rd2, %p50;
st.local.u64 [%rd2], %rd375;
ld.local.u64 %rd378, [%rd377+8];
st.local.u64 [%rd2+8], %rd378;

BB81_57:
@%p39 bra BB81_59;

ld.local.u64 %rd381, [%rd2];
setp.lt.s64	%p52, %rd381, %rd905;
max.s64 %rd382, %rd905, %rd381;
add.s64 %rd383, %rd3, 96;
selp.b64	%rd384, %rd383, %rd2, %p52;
st.local.u64 [%rd2], %rd382;
ld.local.u64 %rd385, [%rd384+8];
st.local.u64 [%rd2+8], %rd385;

BB81_59:
setp.ne.s32	%p53, %r6, 0;
mov.u64 %rd878, %rd870;
@%p53 bra BB81_61;

ld.local.u64 %rd388, [%rd2];
ld.local.u64 %rd878, [%rd2+8];
st.local.u64 [%rd3], %rd388;
st.local.u64 [%rd3+8], %rd878;

BB81_61:
mov.u64 %rd870, %rd878;
setp.gt.u32	%p54, %r6, 1;
mov.u64 %rd867, %rd866;
mov.u64 %rd877, %rd869;
@%p54 bra BB81_63;

ld.local.u64 %rd877, [%rd2];
ld.local.u64 %rd867, [%rd2+8];
st.local.u64 [%rd3+16], %rd877;
st.local.u64 [%rd3+24], %rd867;

BB81_63:
mov.u64 %rd869, %rd877;
mov.u64 %rd866, %rd867;
setp.gt.u32	%p55, %r6, 2;
mov.u64 %rd890, %rd889;
mov.u64 %rd876, %rd872;
@%p55 bra BB81_65;

ld.local.u64 %rd876, [%rd2];
ld.local.u64 %rd890, [%rd2+8];
st.local.u64 [%rd3+32], %rd876;
st.local.u64 [%rd3+40], %rd890;

BB81_65:
mov.u64 %rd872, %rd876;
mov.u64 %rd889, %rd890;
setp.gt.u32	%p56, %r6, 3;
mov.u64 %rd893, %rd892;
mov.u64 %rd875, %rd871;
@%p56 bra BB81_67;

ld.local.u64 %rd875, [%rd2];
ld.local.u64 %rd893, [%rd2+8];
st.local.u64 [%rd3+48], %rd875;
st.local.u64 [%rd3+56], %rd893;

BB81_67:
mov.u64 %rd871, %rd875;
mov.u64 %rd892, %rd893;
setp.gt.u32	%p57, %r6, 4;
mov.u64 %rd898, %rd897;
mov.u64 %rd874, %rd873;
@%p57 bra BB81_69;

ld.local.u64 %rd874, [%rd2];
ld.local.u64 %rd898, [%rd2+8];
st.local.u64 [%rd3+64], %rd874;
st.local.u64 [%rd3+72], %rd898;

BB81_69:
mov.u64 %rd873, %rd874;
mov.u64 %rd897, %rd898;
setp.gt.u32	%p58, %r6, 5;
mov.u64 %rd901, %rd900;
mov.u64 %rd885, %rd884;
@%p58 bra BB81_71;

ld.local.u64 %rd885, [%rd2];
ld.local.u64 %rd901, [%rd2+8];
st.local.u64 [%rd3+80], %rd885;
st.local.u64 [%rd3+88], %rd901;

BB81_71:
mov.u64 %rd884, %rd885;
mov.u64 %rd900, %rd901;
@%p40 bra BB81_73;

ld.local.u64 %rd905, [%rd2];
ld.local.u64 %rd903, [%rd2+8];
st.local.u64 [%rd3+96], %rd905;
st.local.u64 [%rd3+104], %rd903;

BB81_73:
mov.u64 %rd779, %rd869;
mov.u64 %rd778, %rd870;
mov.u64 %rd780, %rd866;
mov.u64 %rd783, %rd871;
mov.u64 %rd781, %rd872;
mov.u64 %rd782, %rd889;
mov.u64 %rd784, %rd892;
mov.u64 %rd787, %rd884;
mov.u64 %rd785, %rd873;
mov.u64 %rd786, %rd897;
mov.u64 %rd788, %rd900;
mov.u64 %rd789, %rd905;
mov.u64 %rd790, %rd903;
cvt.u32.u64	%r40, %rd62;
setp.ge.u32	%p60, %r40, %r1;
@%p60 bra BB81_116;

ld.local.u64 %rd127, [%rd3];
setp.ge.s64	%p61, %rd779, %rd127;
mov.u64 %rd863, %rd780;
mov.u64 %rd865, %rd778;
mov.u64 %rd862, %rd779;
mov.u64 %rd864, %rd127;
@%p61 bra BB81_76;

st.local.u64 [%rd3], %rd779;
st.local.u64 [%rd3+16], %rd127;
st.local.u64 [%rd3+8], %rd780;
st.local.u64 [%rd3+24], %rd778;
mov.u64 %rd865, %rd780;
mov.u64 %rd863, %rd778;
mov.u64 %rd620, %rd779;
mov.u64 %rd862, %rd127;
mov.u64 %rd864, %rd620;

BB81_76:
mov.u64 %rd854, %rd862;
mov.u64 %rd855, %rd863;
mov.u64 %rd844, %rd864;
mov.u64 %rd845, %rd865;
setp.ge.s64	%p62, %rd783, %rd781;
mov.u64 %rd888, %rd784;
mov.u64 %rd887, %rd782;
mov.u64 %rd860, %rd781;
mov.u64 %rd861, %rd783;
@%p62 bra BB81_78;

st.local.u64 [%rd3+32], %rd783;
st.local.u64 [%rd3+48], %rd781;
st.local.u64 [%rd3+40], %rd784;
st.local.u64 [%rd3+56], %rd782;
mov.u64 %rd887, %rd784;
mov.u64 %rd888, %rd782;
mov.u64 %rd861, %rd781;
mov.u64 %rd860, %rd783;

BB81_78:
mov.u64 %rd135, %rd860;
mov.u64 %rd134, %rd887;
mov.u64 %rd850, %rd861;
mov.u64 %rd851, %rd888;
setp.ge.s64	%p63, %rd787, %rd785;
mov.u64 %rd896, %rd788;
mov.u64 %rd895, %rd786;
mov.u64 %rd858, %rd785;
mov.u64 %rd859, %rd787;
@%p63 bra BB81_80;

st.local.u64 [%rd3+64], %rd787;
st.local.u64 [%rd3+80], %rd785;
st.local.u64 [%rd3+72], %rd788;
st.local.u64 [%rd3+88], %rd786;
mov.u64 %rd895, %rd788;
mov.u64 %rd896, %rd786;
mov.u64 %rd859, %rd785;
mov.u64 %rd858, %rd787;

BB81_80:
mov.u64 %rd139, %rd858;
mov.u64 %rd138, %rd895;
mov.u64 %rd137, %rd859;
mov.u64 %rd136, %rd896;
setp.ge.s64	%p64, %rd135, %rd854;
mov.u64 %rd856, %rd135;
mov.u64 %rd857, %rd134;
@%p64 bra BB81_82;

st.local.u64 [%rd3+16], %rd135;
st.local.u64 [%rd3+32], %rd854;
st.local.u64 [%rd3+24], %rd134;
st.local.u64 [%rd3+40], %rd855;
mov.u64 %rd627, %rd855;
mov.u64 %rd629, %rd854;
mov.u64 %rd855, %rd134;
mov.u64 %rd854, %rd135;
mov.u64 %rd856, %rd629;
mov.u64 %rd857, %rd627;

BB81_82:
mov.u64 %rd143, %rd854;
mov.u64 %rd142, %rd855;
mov.u64 %rd838, %rd856;
mov.u64 %rd839, %rd857;
setp.ge.s64	%p65, %rd139, %rd850;
mov.u64 %rd852, %rd139;
mov.u64 %rd853, %rd138;
@%p65 bra BB81_84;

st.local.u64 [%rd3+48], %rd139;
st.local.u64 [%rd3+64], %rd850;
st.local.u64 [%rd3+56], %rd138;
st.local.u64 [%rd3+72], %rd851;
mov.u64 %rd631, %rd851;
mov.u64 %rd633, %rd850;
mov.u64 %rd851, %rd138;
mov.u64 %rd850, %rd139;
mov.u64 %rd852, %rd633;
mov.u64 %rd853, %rd631;

BB81_84:
mov.u64 %rd147, %rd850;
mov.u64 %rd146, %rd851;
mov.u64 %rd834, %rd852;
mov.u64 %rd835, %rd853;
setp.ge.s64	%p66, %rd789, %rd137;
mov.u64 %rd849, %rd790;
mov.u64 %rd848, %rd789;
mov.u64 %rd846, %rd137;
mov.u64 %rd847, %rd136;
@%p66 bra BB81_86;

st.local.u64 [%rd3+80], %rd789;
st.local.u64 [%rd3+96], %rd137;
st.local.u64 [%rd3+88], %rd790;
st.local.u64 [%rd3+104], %rd136;
mov.u64 %rd584, %rd790;
mov.u64 %rd587, %rd789;
mov.u64 %rd849, %rd136;
mov.u64 %rd848, %rd137;
mov.u64 %rd846, %rd587;
mov.u64 %rd847, %rd584;

BB81_86:
mov.u64 %rd151, %rd846;
mov.u64 %rd150, %rd847;
mov.u64 %rd824, %rd848;
mov.u64 %rd825, %rd849;
setp.ge.s64	%p67, %rd143, %rd844;
mov.u64 %rd842, %rd143;
mov.u64 %rd843, %rd142;
@%p67 bra BB81_88;

st.local.u64 [%rd3], %rd143;
st.local.u64 [%rd3+16], %rd844;
st.local.u64 [%rd3+8], %rd142;
st.local.u64 [%rd3+24], %rd845;
mov.u64 %rd622, %rd845;
mov.u64 %rd625, %rd844;
mov.u64 %rd845, %rd142;
mov.u64 %rd844, %rd143;
mov.u64 %rd842, %rd625;
mov.u64 %rd843, %rd622;

BB81_88:
mov.u64 %rd830, %rd842;
mov.u64 %rd831, %rd843;
mov.u64 %rd820, %rd844;
mov.u64 %rd821, %rd845;
setp.ge.s64	%p68, %rd147, %rd838;
mov.u64 %rd840, %rd147;
mov.u64 %rd841, %rd146;
@%p68 bra BB81_90;

st.local.u64 [%rd3+32], %rd147;
st.local.u64 [%rd3+48], %rd838;
st.local.u64 [%rd3+40], %rd146;
st.local.u64 [%rd3+56], %rd839;
mov.u64 %rd647, %rd839;
mov.u64 %rd649, %rd838;
mov.u64 %rd839, %rd146;
mov.u64 %rd838, %rd147;
mov.u64 %rd840, %rd649;
mov.u64 %rd841, %rd647;

BB81_90:
mov.u64 %rd159, %rd838;
mov.u64 %rd158, %rd839;
mov.u64 %rd826, %rd840;
mov.u64 %rd827, %rd841;
setp.ge.s64	%p69, %rd151, %rd834;
mov.u64 %rd836, %rd151;
mov.u64 %rd837, %rd150;
@%p69 bra BB81_92;

st.local.u64 [%rd3+64], %rd151;
st.local.u64 [%rd3+80], %rd834;
st.local.u64 [%rd3+72], %rd150;
st.local.u64 [%rd3+88], %rd835;
mov.u64 %rd655, %rd835;
mov.u64 %rd657, %rd834;
mov.u64 %rd835, %rd150;
mov.u64 %rd834, %rd151;
mov.u64 %rd836, %rd657;
mov.u64 %rd837, %rd655;

BB81_92:
mov.u64 %rd163, %rd834;
mov.u64 %rd162, %rd835;
mov.u64 %rd161, %rd836;
mov.u64 %rd160, %rd837;
setp.ge.s64	%p70, %rd159, %rd830;
mov.u64 %rd832, %rd159;
mov.u64 %rd833, %rd158;
@%p70 bra BB81_94;

st.local.u64 [%rd3+16], %rd159;
st.local.u64 [%rd3+32], %rd830;
st.local.u64 [%rd3+24], %rd158;
st.local.u64 [%rd3+40], %rd831;
mov.u64 %rd675, %rd831;
mov.u64 %rd677, %rd830;
mov.u64 %rd831, %rd158;
mov.u64 %rd830, %rd159;
mov.u64 %rd832, %rd677;
mov.u64 %rd833, %rd675;

BB81_94:
mov.u64 %rd167, %rd830;
mov.u64 %rd166, %rd831;
mov.u64 %rd814, %rd832;
mov.u64 %rd815, %rd833;
setp.ge.s64	%p71, %rd163, %rd826;
mov.u64 %rd828, %rd163;
mov.u64 %rd829, %rd162;
@%p71 bra BB81_96;

st.local.u64 [%rd3+48], %rd163;
st.local.u64 [%rd3+64], %rd826;
st.local.u64 [%rd3+56], %rd162;
st.local.u64 [%rd3+72], %rd827;
mov.u64 %rd679, %rd827;
mov.u64 %rd681, %rd826;
mov.u64 %rd827, %rd162;
mov.u64 %rd826, %rd163;
mov.u64 %rd828, %rd681;
mov.u64 %rd829, %rd679;

BB81_96:
mov.u64 %rd171, %rd826;
mov.u64 %rd170, %rd827;
mov.u64 %rd810, %rd828;
mov.u64 %rd811, %rd829;
setp.ge.s64	%p72, %rd824, %rd161;
mov.u64 %rd822, %rd161;
mov.u64 %rd823, %rd160;
@%p72 bra BB81_98;

st.local.u64 [%rd3+80], %rd824;
st.local.u64 [%rd3+96], %rd161;
st.local.u64 [%rd3+88], %rd825;
st.local.u64 [%rd3+104], %rd160;
mov.u64 %rd663, %rd825;
mov.u64 %rd665, %rd824;
mov.u64 %rd825, %rd160;
mov.u64 %rd824, %rd161;
mov.u64 %rd822, %rd665;
mov.u64 %rd823, %rd663;

BB81_98:
mov.u64 %rd175, %rd822;
mov.u64 %rd174, %rd823;
mov.u64 %rd800, %rd824;
mov.u64 %rd801, %rd825;
setp.ge.s64	%p73, %rd167, %rd820;
mov.u64 %rd818, %rd167;
mov.u64 %rd819, %rd166;
@%p73 bra BB81_100;

st.local.u64 [%rd3], %rd167;
st.local.u64 [%rd3+16], %rd820;
st.local.u64 [%rd3+8], %rd166;
st.local.u64 [%rd3+24], %rd821;
mov.u64 %rd671, %rd821;
mov.u64 %rd673, %rd820;
mov.u64 %rd821, %rd166;
mov.u64 %rd820, %rd167;
mov.u64 %rd818, %rd673;
mov.u64 %rd819, %rd671;

BB81_100:
mov.u64 %rd806, %rd818;
mov.u64 %rd807, %rd819;
mov.u64 %rd177, %rd820;
mov.u64 %rd795, %rd821;
setp.ge.s64	%p74, %rd171, %rd814;
mov.u64 %rd816, %rd171;
mov.u64 %rd817, %rd170;
@%p74 bra BB81_102;

st.local.u64 [%rd3+32], %rd171;
st.local.u64 [%rd3+48], %rd814;
st.local.u64 [%rd3+40], %rd170;
st.local.u64 [%rd3+56], %rd815;
mov.u64 %rd695, %rd815;
mov.u64 %rd697, %rd814;
mov.u64 %rd815, %rd170;
mov.u64 %rd814, %rd171;
mov.u64 %rd816, %rd697;
mov.u64 %rd817, %rd695;

BB81_102:
mov.u64 %rd183, %rd814;
mov.u64 %rd182, %rd815;
mov.u64 %rd802, %rd816;
mov.u64 %rd803, %rd817;
setp.ge.s64	%p75, %rd175, %rd810;
mov.u64 %rd812, %rd175;
mov.u64 %rd813, %rd174;
@%p75 bra BB81_104;

st.local.u64 [%rd3+64], %rd175;
st.local.u64 [%rd3+80], %rd810;
st.local.u64 [%rd3+72], %rd174;
st.local.u64 [%rd3+88], %rd811;
mov.u64 %rd703, %rd811;
mov.u64 %rd705, %rd810;
mov.u64 %rd811, %rd174;
mov.u64 %rd810, %rd175;
mov.u64 %rd812, %rd705;
mov.u64 %rd813, %rd703;

BB81_104:
mov.u64 %rd187, %rd810;
mov.u64 %rd186, %rd811;
mov.u64 %rd185, %rd812;
mov.u64 %rd184, %rd813;
setp.ge.s64	%p76, %rd183, %rd806;
mov.u64 %rd808, %rd183;
mov.u64 %rd809, %rd182;
@%p76 bra BB81_106;

st.local.u64 [%rd3+16], %rd183;
st.local.u64 [%rd3+32], %rd806;
st.local.u64 [%rd3+24], %rd182;
st.local.u64 [%rd3+40], %rd807;
mov.u64 %rd722, %rd807;
mov.u64 %rd724, %rd806;
mov.u64 %rd807, %rd182;
mov.u64 %rd806, %rd183;
mov.u64 %rd808, %rd724;
mov.u64 %rd809, %rd722;

BB81_106:
mov.u64 %rd191, %rd806;
mov.u64 %rd190, %rd807;
mov.u64 %rd791, %rd808;
mov.u64 %rd792, %rd809;
setp.ge.s64	%p77, %rd187, %rd802;
mov.u64 %rd804, %rd187;
mov.u64 %rd805, %rd186;
@%p77 bra BB81_108;

st.local.u64 [%rd3+48], %rd187;
st.local.u64 [%rd3+64], %rd802;
st.local.u64 [%rd3+56], %rd186;
st.local.u64 [%rd3+72], %rd803;
mov.u64 %rd726, %rd803;
mov.u64 %rd728, %rd802;
mov.u64 %rd803, %rd186;
mov.u64 %rd802, %rd187;
mov.u64 %rd804, %rd728;
mov.u64 %rd805, %rd726;

BB81_108:
mov.u64 %rd195, %rd802;
mov.u64 %rd194, %rd803;
mov.u64 %rd785, %rd804;
mov.u64 %rd786, %rd805;
setp.ge.s64	%p78, %rd800, %rd185;
mov.u64 %rd798, %rd185;
mov.u64 %rd799, %rd184;
@%p78 bra BB81_110;

st.local.u64 [%rd3+80], %rd800;
st.local.u64 [%rd3+96], %rd185;
st.local.u64 [%rd3+88], %rd801;
st.local.u64 [%rd3+104], %rd184;
mov.u64 %rd711, %rd801;
mov.u64 %rd713, %rd800;
mov.u64 %rd801, %rd184;
mov.u64 %rd800, %rd185;
mov.u64 %rd798, %rd713;
mov.u64 %rd799, %rd711;

BB81_110:
mov.u64 %rd199, %rd798;
mov.u64 %rd198, %rd799;
mov.u64 %rd789, %rd800;
mov.u64 %rd790, %rd801;
setp.ge.s64	%p79, %rd191, %rd177;
mov.u64 %rd796, %rd191;
mov.u64 %rd797, %rd190;
@%p79 bra BB81_112;

st.local.u64 [%rd3], %rd191;
st.local.u64 [%rd3+16], %rd177;
st.local.u64 [%rd3+8], %rd190;
st.local.u64 [%rd3+24], %rd795;
mov.u64 %rd719, %rd795;
mov.u64 %rd795, %rd190;
mov.u64 %rd796, %rd177;
mov.u64 %rd797, %rd719;

BB81_112:
mov.u64 %rd778, %rd795;
mov.u64 %rd779, %rd796;
mov.u64 %rd780, %rd797;
setp.ge.s64	%p80, %rd195, %rd791;
mov.u64 %rd793, %rd195;
mov.u64 %rd794, %rd194;
@%p80 bra BB81_114;

st.local.u64 [%rd3+32], %rd195;
st.local.u64 [%rd3+48], %rd791;
st.local.u64 [%rd3+40], %rd194;
st.local.u64 [%rd3+56], %rd792;
mov.u64 %rd742, %rd792;
mov.u64 %rd744, %rd791;
mov.u64 %rd792, %rd194;
mov.u64 %rd791, %rd195;
mov.u64 %rd793, %rd744;
mov.u64 %rd794, %rd742;

BB81_114:
mov.u64 %rd781, %rd791;
mov.u64 %rd782, %rd792;
mov.u64 %rd783, %rd793;
mov.u64 %rd784, %rd794;
setp.ge.s64	%p81, %rd199, %rd785;
mov.u64 %rd787, %rd199;
mov.u64 %rd788, %rd198;
@%p81 bra BB81_116;

st.local.u64 [%rd3+64], %rd199;
st.local.u64 [%rd3+80], %rd785;
st.local.u64 [%rd3+72], %rd198;
st.local.u64 [%rd3+88], %rd786;
mov.u64 %rd749, %rd786;
mov.u64 %rd751, %rd785;
mov.u64 %rd786, %rd198;
mov.u64 %rd785, %rd199;
mov.u64 %rd787, %rd751;
mov.u64 %rd788, %rd749;

BB81_116:
@%p33 bra BB81_118;

ld.local.u64 %rd401, [%rd3];
st.shared.u64 [%rd63], %rd401;
st.shared.u64 [%rd63+8], %rd778;

BB81_118:
@%p34 bra BB81_120;

st.shared.u64 [%rd63+16], %rd779;
st.shared.u64 [%rd63+24], %rd780;

BB81_120:
@%p35 bra BB81_122;

st.shared.u64 [%rd63+32], %rd781;
st.shared.u64 [%rd63+40], %rd782;

BB81_122:
@%p36 bra BB81_124;

st.shared.u64 [%rd63+48], %rd783;
st.shared.u64 [%rd63+56], %rd784;

BB81_124:
@%p37 bra BB81_126;

st.shared.u64 [%rd63+64], %rd785;
st.shared.u64 [%rd63+72], %rd786;

BB81_126:
@%p38 bra BB81_128;

st.shared.u64 [%rd63+80], %rd787;
st.shared.u64 [%rd63+88], %rd788;

BB81_128:
@%p39 bra BB81_130;

st.shared.u64 [%rd63+96], %rd789;
st.shared.u64 [%rd63+104], %rd790;

BB81_130:
ld.param.u64 %rd489, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EENSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+24];
cvta.to.global.u64 %rd220, %rd489;
bar.sync 0;
mad.lo.s32 %r64, %r68, -7, %r1;
mov.u32 %r42, 7;
min.u32 %r7, %r64, %r42;
mov.u32 %r65, 2;

BB81_131:
neg.s32 %r43, %r65;
and.b32 %r44, %r68, %r43;
add.s32 %r45, %r65, -1;
and.b32 %r46, %r45, %r68;
mul.lo.s32 %r47, %r46, 7;
min.u32 %r9, %r47, %r1;
mul.lo.s32 %r48, %r44, 7;
shr.u32 %r49, %r65, 1;
mul.lo.s32 %r50, %r49, 7;
min.u32 %r51, %r48, %r1;
add.s32 %r52, %r51, %r50;
min.u32 %r53, %r52, %r1;
add.s32 %r54, %r53, %r50;
min.u32 %r10, %r54, %r1;
sub.s32 %r55, %r53, %r51;
sub.s32 %r56, %r10, %r53;
cvt.u64.u32	%rd221, %r51;
cvt.u64.u32	%rd222, %r53;
setp.lt.u32	%p89, %r9, %r56;
sub.s32 %r57, %r9, %r56;
selp.b32	%r67, 0, %r57, %p89;
min.u32 %r66, %r55, %r9;
setp.ge.u32	%p90, %r67, %r66;
@%p90 bra BB81_134;

add.s32 %r13, %r9, -1;

BB81_133:
add.s32 %r58, %r66, %r67;
shr.u32 %r59, %r58, 1;
sub.s32 %r60, %r13, %r59;
cvt.u64.u32	%rd402, %r60;
add.s64 %rd403, %rd402, %rd222;
cvt.u64.u32	%rd404, %r59;
add.s64 %rd405, %rd404, %rd221;
shl.b64 %rd406, %rd403, 4;
add.s64 %rd408, %rd323, %rd406;
shl.b64 %rd409, %rd405, 4;
add.s64 %rd410, %rd323, %rd409;
ld.shared.u64 %rd411, [%rd410];
ld.shared.u64 %rd412, [%rd408];
setp.lt.s64	%p91, %rd412, %rd411;
add.s32 %r61, %r59, 1;
selp.b32	%r67, %r67, %r61, %p91;
selp.b32	%r66, %r59, %r66, %p91;
setp.lt.u32	%p92, %r67, %r66;
@%p92 bra BB81_133;

BB81_134:
cvt.u64.u32	%rd413, %r67;
add.s64 %rd223, %rd413, %rd221;
shl.b64 %rd414, %rd223, 4;
add.s64 %rd224, %rd323, %rd414;
shl.b64 %rd416, %rd222, 4;
add.s64 %rd225, %rd323, %rd416;
cvt.u64.u32	%rd417, %r9;
add.s64 %rd418, %rd222, %rd417;
sub.s64 %rd226, %rd418, %rd413;
shl.b64 %rd419, %rd226, 4;
add.s64 %rd227, %rd323, %rd419;
mul.wide.u32 %rd420, %r10, 16;
add.s64 %rd228, %rd323, %rd420;
ld.shared.u64 %rd421, [%rd224];
ld.shared.u64 %rd422, [%rd224+8];
st.local.u64 [%rd1+8], %rd422;
st.local.u64 [%rd1], %rd421;
ld.shared.u64 %rd423, [%rd227];
ld.shared.u64 %rd424, [%rd227+8];
st.local.u64 [%rd2+8], %rd424;
st.local.u64 [%rd2], %rd423;
mov.pred %p130, -1;
setp.ge.u64	%p94, %rd227, %rd228;
@%p94 bra BB81_137;

mov.pred %p130, 0;
setp.ge.u64	%p96, %rd224, %rd225;
@%p96 bra BB81_137;

ld.local.u64 %rd425, [%rd1];
ld.local.u64 %rd426, [%rd2];
setp.ge.s64	%p130, %rd426, %rd425;

BB81_137:
selp.b64	%rd427, %rd1, %rd2, %p130;
ld.local.u64 %rd229, [%rd427];
ld.local.u64 %rd230, [%rd427+8];
@%p130 bra BB81_139;
bra.uni BB81_138;

BB81_139:
mov.u64 %rd928, %rd227;
add.s64 %rd435, %rd414, %rd323;
add.s64 %rd235, %rd435, 16;
mov.u64 %rd950, %rd235;
ld.shared.u64 %rd436, [%rd224+16];
ld.shared.u64 %rd437, [%rd224+24];
st.local.u64 [%rd1], %rd436;
st.local.u64 [%rd1+8], %rd437;
mov.u64 %rd917, %rd227;
mov.u64 %rd939, %rd235;
bra.uni BB81_140;

BB81_138:
mov.u64 %rd950, %rd224;
add.s64 %rd430, %rd419, %rd323;
add.s64 %rd232, %rd430, 16;
mov.u64 %rd928, %rd232;
ld.shared.u64 %rd431, [%rd227+16];
ld.shared.u64 %rd432, [%rd227+24];
st.local.u64 [%rd2], %rd431;
st.local.u64 [%rd2+8], %rd432;
mov.u64 %rd917, %rd232;
mov.u64 %rd939, %rd224;

BB81_140:
mov.u64 %rd240, %rd950;
mov.u64 %rd938, %rd939;
mov.u64 %rd238, %rd928;
mov.u64 %rd916, %rd917;
mov.pred %p131, -1;
setp.ge.u64	%p98, %rd916, %rd228;
@%p98 bra BB81_143;

mov.pred %p131, 0;
setp.ge.u64	%p100, %rd938, %rd225;
@%p100 bra BB81_143;

ld.local.u64 %rd438, [%rd1];
ld.local.u64 %rd439, [%rd2];
setp.ge.s64	%p131, %rd439, %rd438;

BB81_143:
selp.b64	%rd440, %rd1, %rd2, %p131;
ld.local.u64 %rd241, [%rd440];
ld.local.u64 %rd242, [%rd440+8];
@%p131 bra BB81_145;
bra.uni BB81_144;

BB81_145:
add.s64 %rd938, %rd938, 16;
add.s64 %rd246, %rd240, 16;
ld.shared.u64 %rd443, [%rd240+16];
ld.shared.u64 %rd444, [%rd240+24];
st.local.u64 [%rd1], %rd443;
st.local.u64 [%rd1+8], %rd444;
mov.u64 %rd927, %rd238;
mov.u64 %rd949, %rd246;
bra.uni BB81_146;

BB81_144:
add.s64 %rd916, %rd916, 16;
add.s64 %rd244, %rd238, 16;
ld.shared.u64 %rd441, [%rd238+16];
ld.shared.u64 %rd442, [%rd238+24];
st.local.u64 [%rd2], %rd441;
st.local.u64 [%rd2+8], %rd442;
mov.u64 %rd927, %rd244;
mov.u64 %rd949, %rd240;

BB81_146:
mov.u64 %rd250, %rd949;
mov.u64 %rd937, %rd938;
mov.u64 %rd248, %rd927;
mov.u64 %rd915, %rd916;
mov.pred %p132, -1;
setp.ge.u64	%p102, %rd915, %rd228;
@%p102 bra BB81_149;

mov.pred %p132, 0;
setp.ge.u64	%p104, %rd937, %rd225;
@%p104 bra BB81_149;

ld.local.u64 %rd445, [%rd1];
ld.local.u64 %rd446, [%rd2];
setp.ge.s64	%p132, %rd446, %rd445;

BB81_149:
selp.b64	%rd447, %rd1, %rd2, %p132;
ld.local.u64 %rd251, [%rd447];
ld.local.u64 %rd252, [%rd447+8];
@%p132 bra BB81_151;
bra.uni BB81_150;

BB81_151:
add.s64 %rd937, %rd937, 16;
add.s64 %rd256, %rd250, 16;
ld.shared.u64 %rd450, [%rd250+16];
st.local.u64 [%rd1], %rd450;
ld.shared.u64 %rd451, [%rd250+24];
st.local.u64 [%rd1+8], %rd451;
mov.u64 %rd926, %rd248;
mov.u64 %rd948, %rd256;
bra.uni BB81_152;

BB81_150:
add.s64 %rd915, %rd915, 16;
add.s64 %rd254, %rd248, 16;
ld.shared.u64 %rd448, [%rd248+16];
st.local.u64 [%rd2], %rd448;
ld.shared.u64 %rd449, [%rd248+24];
st.local.u64 [%rd2+8], %rd449;
mov.u64 %rd926, %rd254;
mov.u64 %rd948, %rd250;

BB81_152:
mov.u64 %rd260, %rd948;
mov.u64 %rd936, %rd937;
mov.u64 %rd258, %rd926;
mov.u64 %rd914, %rd915;
mov.pred %p133, -1;
setp.ge.u64	%p106, %rd914, %rd228;
@%p106 bra BB81_155;

mov.pred %p133, 0;
setp.ge.u64	%p108, %rd936, %rd225;
@%p108 bra BB81_155;

ld.local.u64 %rd452, [%rd1];
ld.local.u64 %rd453, [%rd2];
setp.ge.s64	%p133, %rd453, %rd452;

BB81_155:
selp.b64	%rd454, %rd1, %rd2, %p133;
ld.local.u64 %rd261, [%rd454];
ld.local.u64 %rd262, [%rd454+8];
@%p133 bra BB81_157;
bra.uni BB81_156;

BB81_157:
add.s64 %rd936, %rd936, 16;
add.s64 %rd266, %rd260, 16;
ld.shared.u64 %rd457, [%rd260+16];
st.local.u64 [%rd1], %rd457;
ld.shared.u64 %rd458, [%rd260+24];
st.local.u64 [%rd1+8], %rd458;
mov.u64 %rd925, %rd258;
mov.u64 %rd947, %rd266;
bra.uni BB81_158;

BB81_156:
add.s64 %rd914, %rd914, 16;
add.s64 %rd264, %rd258, 16;
ld.shared.u64 %rd455, [%rd258+16];
st.local.u64 [%rd2], %rd455;
ld.shared.u64 %rd456, [%rd258+24];
st.local.u64 [%rd2+8], %rd456;
mov.u64 %rd925, %rd264;
mov.u64 %rd947, %rd260;

BB81_158:
mov.u64 %rd270, %rd947;
mov.u64 %rd935, %rd936;
mov.u64 %rd268, %rd925;
mov.u64 %rd913, %rd914;
mov.pred %p134, -1;
setp.ge.u64	%p110, %rd913, %rd228;
@%p110 bra BB81_161;

mov.pred %p134, 0;
setp.ge.u64	%p112, %rd935, %rd225;
@%p112 bra BB81_161;

ld.local.u64 %rd459, [%rd1];
ld.local.u64 %rd460, [%rd2];
setp.ge.s64	%p134, %rd460, %rd459;

BB81_161:
selp.b64	%rd461, %rd1, %rd2, %p134;
ld.local.u64 %rd271, [%rd461];
ld.local.u64 %rd272, [%rd461+8];
@%p134 bra BB81_163;
bra.uni BB81_162;

BB81_163:
add.s64 %rd935, %rd935, 16;
add.s64 %rd276, %rd270, 16;
ld.shared.u64 %rd464, [%rd270+16];
st.local.u64 [%rd1], %rd464;
ld.shared.u64 %rd465, [%rd270+24];
st.local.u64 [%rd1+8], %rd465;
mov.u64 %rd924, %rd268;
mov.u64 %rd946, %rd276;
bra.uni BB81_164;

BB81_162:
add.s64 %rd913, %rd913, 16;
add.s64 %rd274, %rd268, 16;
ld.shared.u64 %rd462, [%rd268+16];
st.local.u64 [%rd2], %rd462;
ld.shared.u64 %rd463, [%rd268+24];
st.local.u64 [%rd2+8], %rd463;
mov.u64 %rd924, %rd274;
mov.u64 %rd946, %rd270;

BB81_164:
mov.u64 %rd280, %rd946;
mov.u64 %rd934, %rd935;
mov.u64 %rd278, %rd924;
mov.u64 %rd912, %rd913;
mov.pred %p135, -1;
setp.ge.u64	%p114, %rd912, %rd228;
@%p114 bra BB81_167;

mov.pred %p135, 0;
setp.ge.u64	%p116, %rd934, %rd225;
@%p116 bra BB81_167;

ld.local.u64 %rd466, [%rd1];
ld.local.u64 %rd467, [%rd2];
setp.ge.s64	%p135, %rd467, %rd466;

BB81_167:
selp.b64	%rd468, %rd1, %rd2, %p135;
ld.local.u64 %rd281, [%rd468];
ld.local.u64 %rd282, [%rd468+8];
@%p135 bra BB81_169;
bra.uni BB81_168;

BB81_169:
add.s64 %rd934, %rd934, 16;
add.s64 %rd286, %rd280, 16;
ld.shared.u64 %rd471, [%rd280+16];
st.local.u64 [%rd1], %rd471;
ld.shared.u64 %rd472, [%rd280+24];
st.local.u64 [%rd1+8], %rd472;
mov.u64 %rd923, %rd278;
mov.u64 %rd945, %rd286;
bra.uni BB81_170;

BB81_168:
add.s64 %rd912, %rd912, 16;
add.s64 %rd284, %rd278, 16;
ld.shared.u64 %rd469, [%rd278+16];
st.local.u64 [%rd2], %rd469;
ld.shared.u64 %rd470, [%rd278+24];
st.local.u64 [%rd2+8], %rd470;
mov.u64 %rd923, %rd284;
mov.u64 %rd945, %rd280;

BB81_170:
mov.pred %p136, -1;
setp.ge.u64	%p118, %rd912, %rd228;
@%p118 bra BB81_173;

mov.pred %p136, 0;
setp.ge.u64	%p120, %rd934, %rd225;
@%p120 bra BB81_173;

ld.local.u64 %rd473, [%rd1];
ld.local.u64 %rd474, [%rd2];
setp.ge.s64	%p136, %rd474, %rd473;

BB81_173:
selp.b64	%rd475, %rd1, %rd2, %p136;
ld.local.u64 %rd291, [%rd475];
ld.local.u64 %rd292, [%rd475+8];
@%p136 bra BB81_175;
bra.uni BB81_174;

BB81_175:
ld.shared.u64 %rd478, [%rd945+16];
st.local.u64 [%rd1], %rd478;
ld.shared.u64 %rd479, [%rd945+24];
st.local.u64 [%rd1+8], %rd479;
bra.uni BB81_176;

BB81_174:
ld.shared.u64 %rd476, [%rd923+16];
st.local.u64 [%rd2], %rd476;
ld.shared.u64 %rd477, [%rd923+24];
st.local.u64 [%rd2+8], %rd477;

BB81_176:
setp.eq.s32	%p15, %r7, 0;
bar.sync 0;
@%p15 bra BB81_178;

st.shared.u64 [%rd63], %rd229;
st.shared.u64 [%rd63+8], %rd230;

BB81_178:
setp.lt.u32	%p121, %r7, 2;
@%p121 bra BB81_180;

st.shared.u64 [%rd63+16], %rd241;
st.shared.u64 [%rd63+24], %rd242;

BB81_180:
setp.lt.u32	%p122, %r7, 3;
@%p122 bra BB81_182;

st.shared.u64 [%rd63+32], %rd251;
st.shared.u64 [%rd63+40], %rd252;

BB81_182:
setp.lt.u32	%p123, %r7, 4;
@%p123 bra BB81_184;

st.shared.u64 [%rd63+48], %rd261;
st.shared.u64 [%rd63+56], %rd262;

BB81_184:
setp.lt.u32	%p124, %r7, 5;
@%p124 bra BB81_186;

st.shared.u64 [%rd63+64], %rd271;
st.shared.u64 [%rd63+72], %rd272;

BB81_186:
setp.lt.u32	%p125, %r7, 6;
@%p125 bra BB81_188;

st.shared.u64 [%rd63+80], %rd281;
st.shared.u64 [%rd63+88], %rd282;

BB81_188:
setp.lt.u32	%p126, %r7, 7;
@%p126 bra BB81_190;

st.shared.u64 [%rd63+96], %rd291;
st.shared.u64 [%rd63+104], %rd292;

BB81_190:
bar.sync 0;
shl.b32 %r65, %r65, 1;
setp.lt.u32	%p127, %r65, 257;
@%p127 bra BB81_131;

setp.ge.u32	%p128, %r68, %r1;
@%p128 bra BB81_193;

BB81_192:
cvt.u64.u32	%rd480, %r68;
add.s64 %rd481, %rd480, %rd298;
mul.wide.u32 %rd482, %r68, 16;
add.s64 %rd484, %rd323, %rd482;
ld.shared.u64 %rd485, [%rd484];
shl.b64 %rd486, %rd481, 4;
add.s64 %rd487, %rd220, %rd486;
ld.shared.u64 %rd488, [%rd484+8];
st.global.u64 [%rd487], %rd485;
st.global.u64 [%rd487+8], %rd488;
add.s32 %r68, %r68, 256;
setp.lt.u32	%p129, %r68, %r1;
@%p129 bra BB81_192;

BB81_193:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustLTOpIlEEEEEPNSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustLTOpIlEEEEEPNSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EEEEEEvT__param_0[64]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot82[144];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<141>;
.reg .b16 %rs<4>;
.reg .b32 %r<69>;
.reg .b64 %rd<971>;


mov.u64 %rd970, __local_depot82;
cvta.local.u64 %SP, %rd970;
ld.param.u64 %rd305, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustLTOpIlEEEEEPNSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EEEEEEvT__param_0+56];
ld.param.u64 %rd300, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustLTOpIlEEEEEPNSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EEEEEEvT__param_0+8];
ld.param.u64 %rd299, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustLTOpIlEEEEEPNSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EEEEEEvT__param_0];
ld.param.u64 %rd301, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustLTOpIlEEEEEPNSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EEEEEEvT__param_0+16];
ld.param.u64 %rd304, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustLTOpIlEEEEEPNSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EEEEEEvT__param_0+48];
mov.u32 %r23, %ctaid.x;
cvt.u64.u32	%rd306, %r23;
mul.lo.s64 %rd1, %rd306, %rd304;
mul.lo.s32 %r24, %r23, 1792;
cvt.u64.u32	%rd307, %r24;
sub.s64 %rd308, %rd301, %rd307;
cvt.u32.u64	%r25, %rd308;
mov.u32 %r26, 1792;
min.u32 %r1, %r25, %r26;
add.u64 %rd309, %SP, 16;
cvta.to.local.u64 %rd2, %rd309;
add.u64 %rd310, %SP, 0;
cvta.to.local.u64 %rd3, %rd310;
add.u64 %rd311, %SP, 32;
cvta.to.local.u64 %rd4, %rd311;
cvta.to.global.u64 %rd312, %rd299;
cvta.to.global.u64 %rd313, %rd300;
cvta.to.global.u64 %rd5, %rd305;
setp.gt.u32	%p16, %r1, 1791;
mov.u32 %r68, %tid.x;
cvt.u64.u32	%rd314, %r68;
add.s64 %rd315, %rd314, %rd307;
shl.b64 %rd316, %rd315, 3;
add.s64 %rd6, %rd312, %rd316;
add.s64 %rd7, %rd313, %rd316;
@%p16 bra BB82_15;
bra.uni BB82_1;

BB82_15:
ld.global.u64 %rd535, [%rd6];
ld.global.u64 %rd523, [%rd7];
ld.global.u64 %rd536, [%rd6+2048];
ld.global.u64 %rd522, [%rd7+2048];
ld.global.u64 %rd537, [%rd6+4096];
ld.global.u64 %rd521, [%rd7+4096];
ld.global.u64 %rd538, [%rd6+6144];
ld.global.u64 %rd520, [%rd7+6144];
ld.global.u64 %rd519, [%rd6+8192];
ld.global.u64 %rd518, [%rd7+8192];
ld.global.u64 %rd517, [%rd6+10240];
ld.global.u64 %rd516, [%rd7+10240];
ld.global.u64 %rd515, [%rd6+12288];
ld.global.u64 %rd514, [%rd7+12288];
bra.uni BB82_16;

BB82_1:
mov.u64 %rd318, 0;
mov.u64 %rd523, %rd318;
setp.ge.u32	%p17, %r68, %r1;
mov.u64 %rd542, %rd318;
@%p17 bra BB82_3;

ld.global.u64 %rd8, [%rd6];
ld.global.u64 %rd523, [%rd7];
mov.u64 %rd542, %rd8;

BB82_3:
mov.u64 %rd527, %rd542;
mov.u64 %rd535, %rd527;
add.s32 %r27, %r68, 256;
mov.u64 %rd522, %rd318;
setp.ge.u32	%p18, %r27, %r1;
mov.u64 %rd541, %rd318;
@%p18 bra BB82_5;

ld.global.u64 %rd541, [%rd6+2048];
ld.global.u64 %rd522, [%rd7+2048];

BB82_5:
mov.u64 %rd536, %rd541;
add.s32 %r28, %r68, 512;
mov.u64 %rd521, %rd318;
setp.ge.u32	%p19, %r28, %r1;
mov.u64 %rd540, %rd318;
@%p19 bra BB82_7;

ld.global.u64 %rd540, [%rd6+4096];
ld.global.u64 %rd521, [%rd7+4096];

BB82_7:
mov.u64 %rd537, %rd540;
add.s32 %r29, %r68, 768;
mov.u64 %rd520, %rd318;
setp.ge.u32	%p20, %r29, %r1;
mov.u64 %rd539, %rd318;
@%p20 bra BB82_9;

ld.global.u64 %rd539, [%rd6+6144];
ld.global.u64 %rd520, [%rd7+6144];

BB82_9:
mov.u64 %rd538, %rd539;
mov.u64 %rd519, 0;
add.s32 %r30, %r68, 1024;
mov.u64 %rd518, %rd519;
setp.ge.u32	%p21, %r30, %r1;
@%p21 bra BB82_11;

ld.global.u64 %rd519, [%rd6+8192];
ld.global.u64 %rd518, [%rd7+8192];

BB82_11:
mov.u64 %rd517, 0;
add.s32 %r31, %r68, 1280;
mov.u64 %rd516, %rd517;
setp.ge.u32	%p22, %r31, %r1;
@%p22 bra BB82_13;

ld.global.u64 %rd517, [%rd6+10240];
ld.global.u64 %rd516, [%rd7+10240];

BB82_13:
mov.u64 %rd515, 0;
add.s32 %r32, %r68, 1536;
mov.u64 %rd514, %rd515;
setp.ge.u32	%p23, %r32, %r1;
@%p23 bra BB82_16;

ld.global.u64 %rd515, [%rd6+12288];
ld.global.u64 %rd514, [%rd7+12288];

BB82_16:
add.s64 %rd332, %rd314, %rd1;
shl.b64 %rd333, %rd332, 4;
add.s64 %rd62, %rd5, %rd333;
@%p16 bra BB82_30;
bra.uni BB82_17;

BB82_30:
st.global.u64 [%rd62], %rd535;
st.global.u64 [%rd62+8], %rd523;
st.global.u64 [%rd62+4096], %rd536;
st.global.u64 [%rd62+4104], %rd522;
st.global.u64 [%rd62+8192], %rd537;
st.global.u64 [%rd62+8200], %rd521;
st.global.u64 [%rd62+12288], %rd538;
st.global.u64 [%rd62+12296], %rd520;
st.global.u64 [%rd62+16384], %rd519;
st.global.u64 [%rd62+16392], %rd518;
st.global.u64 [%rd62+20480], %rd517;
st.global.u64 [%rd62+20488], %rd516;
bra.uni BB82_31;

BB82_17:
setp.ge.u32	%p25, %r68, %r1;
@%p25 bra BB82_19;

st.global.u64 [%rd62], %rd535;
st.global.u64 [%rd62+8], %rd523;

BB82_19:
add.s32 %r33, %r68, 256;
setp.ge.u32	%p26, %r33, %r1;
@%p26 bra BB82_21;

st.global.u64 [%rd62+4096], %rd536;
st.global.u64 [%rd62+4104], %rd522;

BB82_21:
add.s32 %r34, %r68, 512;
setp.ge.u32	%p27, %r34, %r1;
@%p27 bra BB82_23;

st.global.u64 [%rd62+8192], %rd537;
st.global.u64 [%rd62+8200], %rd521;

BB82_23:
add.s32 %r35, %r68, 768;
setp.ge.u32	%p28, %r35, %r1;
@%p28 bra BB82_25;

st.global.u64 [%rd62+12288], %rd538;
st.global.u64 [%rd62+12296], %rd520;

BB82_25:
add.s32 %r36, %r68, 1024;
setp.ge.u32	%p29, %r36, %r1;
@%p29 bra BB82_27;

st.global.u64 [%rd62+16384], %rd519;
st.global.u64 [%rd62+16392], %rd518;

BB82_27:
add.s32 %r37, %r68, 1280;
setp.ge.u32	%p30, %r37, %r1;
@%p30 bra BB82_29;

st.global.u64 [%rd62+20480], %rd517;
st.global.u64 [%rd62+20488], %rd516;

BB82_29:
add.s32 %r38, %r68, 1536;
setp.ge.u32	%p31, %r38, %r1;
@%p31 bra BB82_32;

BB82_31:
st.global.u64 [%rd62+24576], %rd515;
st.global.u64 [%rd62+24584], %rd514;

BB82_32:
bar.sync 0;
mov.u64 %rd334, 0;
st.local.u64 [%rd4], %rd334;
st.local.u64 [%rd4+8], %rd334;
st.local.u64 [%rd4+16], %rd334;
st.local.u64 [%rd4+24], %rd334;
st.local.u64 [%rd4+32], %rd334;
st.local.u64 [%rd4+40], %rd334;
st.local.u64 [%rd4+48], %rd334;
st.local.u64 [%rd4+56], %rd334;
st.local.u64 [%rd4+64], %rd334;
st.local.u64 [%rd4+72], %rd334;
st.local.u64 [%rd4+80], %rd334;
st.local.u64 [%rd4+88], %rd334;
st.local.u64 [%rd4+96], %rd334;
st.local.u64 [%rd4+104], %rd334;
mul.lo.s32 %r5, %r68, 7;
add.s32 %r39, %r5, 7;
setp.gt.u32	%p32, %r39, %r1;
mad.lo.s32 %r6, %r68, -7, %r1;
selp.b32	%r7, %r6, 7, %p32;
cvt.u64.u32	%rd335, %r5;
add.s64 %rd336, %rd335, %rd1;
setp.eq.s32	%p33, %r7, 0;
shl.b64 %rd337, %rd336, 4;
add.s64 %rd64, %rd5, %rd337;
mov.u64 %rd896, %rd334;
@%p33 bra BB82_34;

ld.global.u64 %rd338, [%rd64];
st.local.u64 [%rd4], %rd338;
ld.global.u64 %rd65, [%rd64+8];
st.local.u64 [%rd4+8], %rd65;
mov.u64 %rd896, %rd65;

BB82_34:
mov.u64 %rd547, %rd896;
mov.u64 %rd883, %rd547;
mov.u64 %rd881, %rd334;
setp.lt.u32	%p34, %r7, 2;
mov.u64 %rd895, %rd334;
@%p34 bra BB82_36;

ld.global.u64 %rd895, [%rd64+16];
ld.global.u64 %rd881, [%rd64+24];
st.local.u64 [%rd4+16], %rd895;
st.local.u64 [%rd4+24], %rd881;

BB82_36:
mov.u64 %rd882, %rd895;
mov.u64 %rd879, %rd881;
mov.u64 %rd904, %rd334;
setp.lt.u32	%p35, %r7, 3;
mov.u64 %rd894, %rd334;
@%p35 bra BB82_38;

ld.global.u64 %rd894, [%rd64+32];
ld.global.u64 %rd904, [%rd64+40];
st.local.u64 [%rd4+32], %rd894;
st.local.u64 [%rd4+40], %rd904;

BB82_38:
mov.u64 %rd885, %rd894;
mov.u64 %rd902, %rd904;
mov.u64 %rd907, %rd334;
setp.lt.u32	%p36, %r7, 4;
mov.u64 %rd893, %rd334;
@%p36 bra BB82_40;

ld.global.u64 %rd893, [%rd64+48];
ld.global.u64 %rd907, [%rd64+56];
st.local.u64 [%rd4+48], %rd893;
st.local.u64 [%rd4+56], %rd907;

BB82_40:
mov.u64 %rd884, %rd893;
mov.u64 %rd905, %rd907;
mov.u64 %rd912, %rd334;
setp.lt.u32	%p37, %r7, 5;
mov.u64 %rd892, %rd334;
@%p37 bra BB82_42;

ld.global.u64 %rd892, [%rd64+64];
ld.global.u64 %rd912, [%rd64+72];
st.local.u64 [%rd4+64], %rd892;
st.local.u64 [%rd4+72], %rd912;

BB82_42:
mov.u64 %rd886, %rd892;
mov.u64 %rd910, %rd912;
mov.u64 %rd899, 0;
mov.u64 %rd915, %rd899;
setp.lt.u32	%p38, %r7, 6;
@%p38 bra BB82_44;

ld.global.u64 %rd899, [%rd64+80];
ld.global.u64 %rd915, [%rd64+88];
st.local.u64 [%rd4+80], %rd899;
st.local.u64 [%rd4+88], %rd915;

BB82_44:
mov.u64 %rd897, %rd899;
mov.u64 %rd913, %rd915;
mov.u64 %rd919, 0;
mov.u64 %rd917, %rd919;
setp.lt.u32	%p39, %r7, 7;
@%p39 bra BB82_46;

ld.global.u64 %rd919, [%rd64+96];
ld.global.u64 %rd917, [%rd64+104];
st.local.u64 [%rd4+96], %rd919;
st.local.u64 [%rd4+104], %rd917;

BB82_46:
mov.u64 %rd918, %rd919;
mov.u64 %rd916, %rd917;
setp.gt.u32	%p40, %r7, 6;
@%p40 bra BB82_73;

ld.local.u64 %rd351, [%rd4];
ld.local.u64 %rd352, [%rd4+8];
st.local.u64 [%rd3+8], %rd352;
st.local.u64 [%rd3], %rd351;
@%p34 bra BB82_49;

ld.local.u64 %rd357, [%rd3];
setp.lt.s64	%p42, %rd357, %rd882;
max.s64 %rd358, %rd882, %rd357;
add.s64 %rd359, %rd4, 16;
selp.b64	%rd360, %rd359, %rd3, %p42;
st.local.u64 [%rd3], %rd358;
ld.local.u64 %rd361, [%rd360+8];
st.local.u64 [%rd3+8], %rd361;

BB82_49:
@%p35 bra BB82_51;

ld.local.u64 %rd364, [%rd3];
setp.lt.s64	%p44, %rd364, %rd885;
max.s64 %rd365, %rd885, %rd364;
add.s64 %rd366, %rd4, 32;
selp.b64	%rd367, %rd366, %rd3, %p44;
st.local.u64 [%rd3], %rd365;
ld.local.u64 %rd368, [%rd367+8];
st.local.u64 [%rd3+8], %rd368;

BB82_51:
@%p36 bra BB82_53;

ld.local.u64 %rd371, [%rd3];
setp.lt.s64	%p46, %rd371, %rd884;
max.s64 %rd372, %rd884, %rd371;
add.s64 %rd373, %rd4, 48;
selp.b64	%rd374, %rd373, %rd3, %p46;
st.local.u64 [%rd3], %rd372;
ld.local.u64 %rd375, [%rd374+8];
st.local.u64 [%rd3+8], %rd375;

BB82_53:
@%p37 bra BB82_55;

ld.local.u64 %rd378, [%rd3];
setp.lt.s64	%p48, %rd378, %rd886;
max.s64 %rd379, %rd886, %rd378;
add.s64 %rd380, %rd4, 64;
selp.b64	%rd381, %rd380, %rd3, %p48;
st.local.u64 [%rd3], %rd379;
ld.local.u64 %rd382, [%rd381+8];
st.local.u64 [%rd3+8], %rd382;

BB82_55:
@%p38 bra BB82_57;

ld.local.u64 %rd385, [%rd3];
setp.lt.s64	%p50, %rd385, %rd897;
max.s64 %rd386, %rd897, %rd385;
add.s64 %rd387, %rd4, 80;
selp.b64	%rd388, %rd387, %rd3, %p50;
st.local.u64 [%rd3], %rd386;
ld.local.u64 %rd389, [%rd388+8];
st.local.u64 [%rd3+8], %rd389;

BB82_57:
@%p39 bra BB82_59;

ld.local.u64 %rd392, [%rd3];
setp.lt.s64	%p52, %rd392, %rd918;
max.s64 %rd393, %rd918, %rd392;
add.s64 %rd394, %rd4, 96;
selp.b64	%rd395, %rd394, %rd3, %p52;
st.local.u64 [%rd3], %rd393;
ld.local.u64 %rd396, [%rd395+8];
st.local.u64 [%rd3+8], %rd396;

BB82_59:
setp.ne.s32	%p53, %r7, 0;
mov.u64 %rd891, %rd883;
@%p53 bra BB82_61;

ld.local.u64 %rd399, [%rd3];
ld.local.u64 %rd891, [%rd3+8];
st.local.u64 [%rd4], %rd399;
st.local.u64 [%rd4+8], %rd891;

BB82_61:
mov.u64 %rd883, %rd891;
setp.gt.u32	%p54, %r7, 1;
mov.u64 %rd880, %rd879;
mov.u64 %rd890, %rd882;
@%p54 bra BB82_63;

ld.local.u64 %rd890, [%rd3];
ld.local.u64 %rd880, [%rd3+8];
st.local.u64 [%rd4+16], %rd890;
st.local.u64 [%rd4+24], %rd880;

BB82_63:
mov.u64 %rd882, %rd890;
mov.u64 %rd879, %rd880;
setp.gt.u32	%p55, %r7, 2;
mov.u64 %rd903, %rd902;
mov.u64 %rd889, %rd885;
@%p55 bra BB82_65;

ld.local.u64 %rd889, [%rd3];
ld.local.u64 %rd903, [%rd3+8];
st.local.u64 [%rd4+32], %rd889;
st.local.u64 [%rd4+40], %rd903;

BB82_65:
mov.u64 %rd885, %rd889;
mov.u64 %rd902, %rd903;
setp.gt.u32	%p56, %r7, 3;
mov.u64 %rd906, %rd905;
mov.u64 %rd888, %rd884;
@%p56 bra BB82_67;

ld.local.u64 %rd888, [%rd3];
ld.local.u64 %rd906, [%rd3+8];
st.local.u64 [%rd4+48], %rd888;
st.local.u64 [%rd4+56], %rd906;

BB82_67:
mov.u64 %rd884, %rd888;
mov.u64 %rd905, %rd906;
setp.gt.u32	%p57, %r7, 4;
mov.u64 %rd911, %rd910;
mov.u64 %rd887, %rd886;
@%p57 bra BB82_69;

ld.local.u64 %rd887, [%rd3];
ld.local.u64 %rd911, [%rd3+8];
st.local.u64 [%rd4+64], %rd887;
st.local.u64 [%rd4+72], %rd911;

BB82_69:
mov.u64 %rd886, %rd887;
mov.u64 %rd910, %rd911;
setp.gt.u32	%p58, %r7, 5;
mov.u64 %rd914, %rd913;
mov.u64 %rd898, %rd897;
@%p58 bra BB82_71;

ld.local.u64 %rd898, [%rd3];
ld.local.u64 %rd914, [%rd3+8];
st.local.u64 [%rd4+80], %rd898;
st.local.u64 [%rd4+88], %rd914;

BB82_71:
mov.u64 %rd897, %rd898;
mov.u64 %rd913, %rd914;
@%p40 bra BB82_73;

ld.local.u64 %rd918, [%rd3];
ld.local.u64 %rd916, [%rd3+8];
st.local.u64 [%rd4+96], %rd918;
st.local.u64 [%rd4+104], %rd916;

BB82_73:
mov.u64 %rd792, %rd882;
mov.u64 %rd791, %rd883;
mov.u64 %rd793, %rd879;
mov.u64 %rd796, %rd884;
mov.u64 %rd794, %rd885;
mov.u64 %rd795, %rd902;
mov.u64 %rd797, %rd905;
mov.u64 %rd800, %rd897;
mov.u64 %rd798, %rd886;
mov.u64 %rd799, %rd910;
mov.u64 %rd801, %rd913;
mov.u64 %rd802, %rd918;
mov.u64 %rd803, %rd916;
mul.lo.s32 %r63, %r68, 7;
setp.ge.u32	%p60, %r63, %r1;
@%p60 bra BB82_116;

ld.local.u64 %rd128, [%rd4];
setp.ge.s64	%p61, %rd792, %rd128;
mov.u64 %rd876, %rd793;
mov.u64 %rd878, %rd791;
mov.u64 %rd875, %rd792;
mov.u64 %rd877, %rd128;
@%p61 bra BB82_76;

st.local.u64 [%rd4], %rd792;
st.local.u64 [%rd4+16], %rd128;
st.local.u64 [%rd4+8], %rd793;
st.local.u64 [%rd4+24], %rd791;
mov.u64 %rd878, %rd793;
mov.u64 %rd876, %rd791;
mov.u64 %rd633, %rd792;
mov.u64 %rd875, %rd128;
mov.u64 %rd877, %rd633;

BB82_76:
mov.u64 %rd867, %rd875;
mov.u64 %rd868, %rd876;
mov.u64 %rd857, %rd877;
mov.u64 %rd858, %rd878;
setp.ge.s64	%p62, %rd796, %rd794;
mov.u64 %rd901, %rd797;
mov.u64 %rd900, %rd795;
mov.u64 %rd873, %rd794;
mov.u64 %rd874, %rd796;
@%p62 bra BB82_78;

st.local.u64 [%rd4+32], %rd796;
st.local.u64 [%rd4+48], %rd794;
st.local.u64 [%rd4+40], %rd797;
st.local.u64 [%rd4+56], %rd795;
mov.u64 %rd900, %rd797;
mov.u64 %rd901, %rd795;
mov.u64 %rd874, %rd794;
mov.u64 %rd873, %rd796;

BB82_78:
mov.u64 %rd136, %rd873;
mov.u64 %rd135, %rd900;
mov.u64 %rd863, %rd874;
mov.u64 %rd864, %rd901;
setp.ge.s64	%p63, %rd800, %rd798;
mov.u64 %rd909, %rd801;
mov.u64 %rd908, %rd799;
mov.u64 %rd871, %rd798;
mov.u64 %rd872, %rd800;
@%p63 bra BB82_80;

st.local.u64 [%rd4+64], %rd800;
st.local.u64 [%rd4+80], %rd798;
st.local.u64 [%rd4+72], %rd801;
st.local.u64 [%rd4+88], %rd799;
mov.u64 %rd908, %rd801;
mov.u64 %rd909, %rd799;
mov.u64 %rd872, %rd798;
mov.u64 %rd871, %rd800;

BB82_80:
mov.u64 %rd140, %rd871;
mov.u64 %rd139, %rd908;
mov.u64 %rd138, %rd872;
mov.u64 %rd137, %rd909;
setp.ge.s64	%p64, %rd136, %rd867;
mov.u64 %rd869, %rd136;
mov.u64 %rd870, %rd135;
@%p64 bra BB82_82;

st.local.u64 [%rd4+16], %rd136;
st.local.u64 [%rd4+32], %rd867;
st.local.u64 [%rd4+24], %rd135;
st.local.u64 [%rd4+40], %rd868;
mov.u64 %rd640, %rd868;
mov.u64 %rd642, %rd867;
mov.u64 %rd868, %rd135;
mov.u64 %rd867, %rd136;
mov.u64 %rd869, %rd642;
mov.u64 %rd870, %rd640;

BB82_82:
mov.u64 %rd144, %rd867;
mov.u64 %rd143, %rd868;
mov.u64 %rd851, %rd869;
mov.u64 %rd852, %rd870;
setp.ge.s64	%p65, %rd140, %rd863;
mov.u64 %rd865, %rd140;
mov.u64 %rd866, %rd139;
@%p65 bra BB82_84;

st.local.u64 [%rd4+48], %rd140;
st.local.u64 [%rd4+64], %rd863;
st.local.u64 [%rd4+56], %rd139;
st.local.u64 [%rd4+72], %rd864;
mov.u64 %rd644, %rd864;
mov.u64 %rd646, %rd863;
mov.u64 %rd864, %rd139;
mov.u64 %rd863, %rd140;
mov.u64 %rd865, %rd646;
mov.u64 %rd866, %rd644;

BB82_84:
mov.u64 %rd148, %rd863;
mov.u64 %rd147, %rd864;
mov.u64 %rd847, %rd865;
mov.u64 %rd848, %rd866;
setp.ge.s64	%p66, %rd802, %rd138;
mov.u64 %rd862, %rd803;
mov.u64 %rd861, %rd802;
mov.u64 %rd859, %rd138;
mov.u64 %rd860, %rd137;
@%p66 bra BB82_86;

st.local.u64 [%rd4+80], %rd802;
st.local.u64 [%rd4+96], %rd138;
st.local.u64 [%rd4+88], %rd803;
st.local.u64 [%rd4+104], %rd137;
mov.u64 %rd597, %rd803;
mov.u64 %rd600, %rd802;
mov.u64 %rd862, %rd137;
mov.u64 %rd861, %rd138;
mov.u64 %rd859, %rd600;
mov.u64 %rd860, %rd597;

BB82_86:
mov.u64 %rd152, %rd859;
mov.u64 %rd151, %rd860;
mov.u64 %rd837, %rd861;
mov.u64 %rd838, %rd862;
setp.ge.s64	%p67, %rd144, %rd857;
mov.u64 %rd855, %rd144;
mov.u64 %rd856, %rd143;
@%p67 bra BB82_88;

st.local.u64 [%rd4], %rd144;
st.local.u64 [%rd4+16], %rd857;
st.local.u64 [%rd4+8], %rd143;
st.local.u64 [%rd4+24], %rd858;
mov.u64 %rd635, %rd858;
mov.u64 %rd638, %rd857;
mov.u64 %rd858, %rd143;
mov.u64 %rd857, %rd144;
mov.u64 %rd855, %rd638;
mov.u64 %rd856, %rd635;

BB82_88:
mov.u64 %rd843, %rd855;
mov.u64 %rd844, %rd856;
mov.u64 %rd833, %rd857;
mov.u64 %rd834, %rd858;
setp.ge.s64	%p68, %rd148, %rd851;
mov.u64 %rd853, %rd148;
mov.u64 %rd854, %rd147;
@%p68 bra BB82_90;

st.local.u64 [%rd4+32], %rd148;
st.local.u64 [%rd4+48], %rd851;
st.local.u64 [%rd4+40], %rd147;
st.local.u64 [%rd4+56], %rd852;
mov.u64 %rd660, %rd852;
mov.u64 %rd662, %rd851;
mov.u64 %rd852, %rd147;
mov.u64 %rd851, %rd148;
mov.u64 %rd853, %rd662;
mov.u64 %rd854, %rd660;

BB82_90:
mov.u64 %rd160, %rd851;
mov.u64 %rd159, %rd852;
mov.u64 %rd839, %rd853;
mov.u64 %rd840, %rd854;
setp.ge.s64	%p69, %rd152, %rd847;
mov.u64 %rd849, %rd152;
mov.u64 %rd850, %rd151;
@%p69 bra BB82_92;

st.local.u64 [%rd4+64], %rd152;
st.local.u64 [%rd4+80], %rd847;
st.local.u64 [%rd4+72], %rd151;
st.local.u64 [%rd4+88], %rd848;
mov.u64 %rd668, %rd848;
mov.u64 %rd670, %rd847;
mov.u64 %rd848, %rd151;
mov.u64 %rd847, %rd152;
mov.u64 %rd849, %rd670;
mov.u64 %rd850, %rd668;

BB82_92:
mov.u64 %rd164, %rd847;
mov.u64 %rd163, %rd848;
mov.u64 %rd162, %rd849;
mov.u64 %rd161, %rd850;
setp.ge.s64	%p70, %rd160, %rd843;
mov.u64 %rd845, %rd160;
mov.u64 %rd846, %rd159;
@%p70 bra BB82_94;

st.local.u64 [%rd4+16], %rd160;
st.local.u64 [%rd4+32], %rd843;
st.local.u64 [%rd4+24], %rd159;
st.local.u64 [%rd4+40], %rd844;
mov.u64 %rd688, %rd844;
mov.u64 %rd690, %rd843;
mov.u64 %rd844, %rd159;
mov.u64 %rd843, %rd160;
mov.u64 %rd845, %rd690;
mov.u64 %rd846, %rd688;

BB82_94:
mov.u64 %rd168, %rd843;
mov.u64 %rd167, %rd844;
mov.u64 %rd827, %rd845;
mov.u64 %rd828, %rd846;
setp.ge.s64	%p71, %rd164, %rd839;
mov.u64 %rd841, %rd164;
mov.u64 %rd842, %rd163;
@%p71 bra BB82_96;

st.local.u64 [%rd4+48], %rd164;
st.local.u64 [%rd4+64], %rd839;
st.local.u64 [%rd4+56], %rd163;
st.local.u64 [%rd4+72], %rd840;
mov.u64 %rd692, %rd840;
mov.u64 %rd694, %rd839;
mov.u64 %rd840, %rd163;
mov.u64 %rd839, %rd164;
mov.u64 %rd841, %rd694;
mov.u64 %rd842, %rd692;

BB82_96:
mov.u64 %rd172, %rd839;
mov.u64 %rd171, %rd840;
mov.u64 %rd823, %rd841;
mov.u64 %rd824, %rd842;
setp.ge.s64	%p72, %rd837, %rd162;
mov.u64 %rd835, %rd162;
mov.u64 %rd836, %rd161;
@%p72 bra BB82_98;

st.local.u64 [%rd4+80], %rd837;
st.local.u64 [%rd4+96], %rd162;
st.local.u64 [%rd4+88], %rd838;
st.local.u64 [%rd4+104], %rd161;
mov.u64 %rd676, %rd838;
mov.u64 %rd678, %rd837;
mov.u64 %rd838, %rd161;
mov.u64 %rd837, %rd162;
mov.u64 %rd835, %rd678;
mov.u64 %rd836, %rd676;

BB82_98:
mov.u64 %rd176, %rd835;
mov.u64 %rd175, %rd836;
mov.u64 %rd813, %rd837;
mov.u64 %rd814, %rd838;
setp.ge.s64	%p73, %rd168, %rd833;
mov.u64 %rd831, %rd168;
mov.u64 %rd832, %rd167;
@%p73 bra BB82_100;

st.local.u64 [%rd4], %rd168;
st.local.u64 [%rd4+16], %rd833;
st.local.u64 [%rd4+8], %rd167;
st.local.u64 [%rd4+24], %rd834;
mov.u64 %rd684, %rd834;
mov.u64 %rd686, %rd833;
mov.u64 %rd834, %rd167;
mov.u64 %rd833, %rd168;
mov.u64 %rd831, %rd686;
mov.u64 %rd832, %rd684;

BB82_100:
mov.u64 %rd819, %rd831;
mov.u64 %rd820, %rd832;
mov.u64 %rd178, %rd833;
mov.u64 %rd808, %rd834;
setp.ge.s64	%p74, %rd172, %rd827;
mov.u64 %rd829, %rd172;
mov.u64 %rd830, %rd171;
@%p74 bra BB82_102;

st.local.u64 [%rd4+32], %rd172;
st.local.u64 [%rd4+48], %rd827;
st.local.u64 [%rd4+40], %rd171;
st.local.u64 [%rd4+56], %rd828;
mov.u64 %rd708, %rd828;
mov.u64 %rd710, %rd827;
mov.u64 %rd828, %rd171;
mov.u64 %rd827, %rd172;
mov.u64 %rd829, %rd710;
mov.u64 %rd830, %rd708;

BB82_102:
mov.u64 %rd184, %rd827;
mov.u64 %rd183, %rd828;
mov.u64 %rd815, %rd829;
mov.u64 %rd816, %rd830;
setp.ge.s64	%p75, %rd176, %rd823;
mov.u64 %rd825, %rd176;
mov.u64 %rd826, %rd175;
@%p75 bra BB82_104;

st.local.u64 [%rd4+64], %rd176;
st.local.u64 [%rd4+80], %rd823;
st.local.u64 [%rd4+72], %rd175;
st.local.u64 [%rd4+88], %rd824;
mov.u64 %rd716, %rd824;
mov.u64 %rd718, %rd823;
mov.u64 %rd824, %rd175;
mov.u64 %rd823, %rd176;
mov.u64 %rd825, %rd718;
mov.u64 %rd826, %rd716;

BB82_104:
mov.u64 %rd188, %rd823;
mov.u64 %rd187, %rd824;
mov.u64 %rd186, %rd825;
mov.u64 %rd185, %rd826;
setp.ge.s64	%p76, %rd184, %rd819;
mov.u64 %rd821, %rd184;
mov.u64 %rd822, %rd183;
@%p76 bra BB82_106;

st.local.u64 [%rd4+16], %rd184;
st.local.u64 [%rd4+32], %rd819;
st.local.u64 [%rd4+24], %rd183;
st.local.u64 [%rd4+40], %rd820;
mov.u64 %rd735, %rd820;
mov.u64 %rd737, %rd819;
mov.u64 %rd820, %rd183;
mov.u64 %rd819, %rd184;
mov.u64 %rd821, %rd737;
mov.u64 %rd822, %rd735;

BB82_106:
mov.u64 %rd192, %rd819;
mov.u64 %rd191, %rd820;
mov.u64 %rd804, %rd821;
mov.u64 %rd805, %rd822;
setp.ge.s64	%p77, %rd188, %rd815;
mov.u64 %rd817, %rd188;
mov.u64 %rd818, %rd187;
@%p77 bra BB82_108;

st.local.u64 [%rd4+48], %rd188;
st.local.u64 [%rd4+64], %rd815;
st.local.u64 [%rd4+56], %rd187;
st.local.u64 [%rd4+72], %rd816;
mov.u64 %rd739, %rd816;
mov.u64 %rd741, %rd815;
mov.u64 %rd816, %rd187;
mov.u64 %rd815, %rd188;
mov.u64 %rd817, %rd741;
mov.u64 %rd818, %rd739;

BB82_108:
mov.u64 %rd196, %rd815;
mov.u64 %rd195, %rd816;
mov.u64 %rd798, %rd817;
mov.u64 %rd799, %rd818;
setp.ge.s64	%p78, %rd813, %rd186;
mov.u64 %rd811, %rd186;
mov.u64 %rd812, %rd185;
@%p78 bra BB82_110;

st.local.u64 [%rd4+80], %rd813;
st.local.u64 [%rd4+96], %rd186;
st.local.u64 [%rd4+88], %rd814;
st.local.u64 [%rd4+104], %rd185;
mov.u64 %rd724, %rd814;
mov.u64 %rd726, %rd813;
mov.u64 %rd814, %rd185;
mov.u64 %rd813, %rd186;
mov.u64 %rd811, %rd726;
mov.u64 %rd812, %rd724;

BB82_110:
mov.u64 %rd200, %rd811;
mov.u64 %rd199, %rd812;
mov.u64 %rd802, %rd813;
mov.u64 %rd803, %rd814;
setp.ge.s64	%p79, %rd192, %rd178;
mov.u64 %rd809, %rd192;
mov.u64 %rd810, %rd191;
@%p79 bra BB82_112;

st.local.u64 [%rd4], %rd192;
st.local.u64 [%rd4+16], %rd178;
st.local.u64 [%rd4+8], %rd191;
st.local.u64 [%rd4+24], %rd808;
mov.u64 %rd732, %rd808;
mov.u64 %rd808, %rd191;
mov.u64 %rd809, %rd178;
mov.u64 %rd810, %rd732;

BB82_112:
mov.u64 %rd791, %rd808;
mov.u64 %rd792, %rd809;
mov.u64 %rd793, %rd810;
setp.ge.s64	%p80, %rd196, %rd804;
mov.u64 %rd806, %rd196;
mov.u64 %rd807, %rd195;
@%p80 bra BB82_114;

st.local.u64 [%rd4+32], %rd196;
st.local.u64 [%rd4+48], %rd804;
st.local.u64 [%rd4+40], %rd195;
st.local.u64 [%rd4+56], %rd805;
mov.u64 %rd755, %rd805;
mov.u64 %rd757, %rd804;
mov.u64 %rd805, %rd195;
mov.u64 %rd804, %rd196;
mov.u64 %rd806, %rd757;
mov.u64 %rd807, %rd755;

BB82_114:
mov.u64 %rd794, %rd804;
mov.u64 %rd795, %rd805;
mov.u64 %rd796, %rd806;
mov.u64 %rd797, %rd807;
setp.ge.s64	%p81, %rd200, %rd798;
mov.u64 %rd800, %rd200;
mov.u64 %rd801, %rd199;
@%p81 bra BB82_116;

st.local.u64 [%rd4+64], %rd200;
st.local.u64 [%rd4+80], %rd798;
st.local.u64 [%rd4+72], %rd199;
st.local.u64 [%rd4+88], %rd799;
mov.u64 %rd762, %rd799;
mov.u64 %rd764, %rd798;
mov.u64 %rd799, %rd199;
mov.u64 %rd798, %rd200;
mov.u64 %rd800, %rd764;
mov.u64 %rd801, %rd762;

BB82_116:
@%p33 bra BB82_118;

ld.local.u64 %rd412, [%rd4];
st.global.u64 [%rd64], %rd412;
st.global.u64 [%rd64+8], %rd791;

BB82_118:
@%p34 bra BB82_120;

st.global.u64 [%rd64+16], %rd792;
st.global.u64 [%rd64+24], %rd793;

BB82_120:
@%p35 bra BB82_122;

st.global.u64 [%rd64+32], %rd794;
st.global.u64 [%rd64+40], %rd795;

BB82_122:
@%p36 bra BB82_124;

st.global.u64 [%rd64+48], %rd796;
st.global.u64 [%rd64+56], %rd797;

BB82_124:
@%p37 bra BB82_126;

st.global.u64 [%rd64+64], %rd798;
st.global.u64 [%rd64+72], %rd799;

BB82_126:
@%p38 bra BB82_128;

st.global.u64 [%rd64+80], %rd800;
st.global.u64 [%rd64+88], %rd801;

BB82_128:
@%p39 bra BB82_130;

st.global.u64 [%rd64+96], %rd802;
st.global.u64 [%rd64+104], %rd803;

BB82_130:
ld.param.u64 %rd508, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustLTOpIlEEEEEPNSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EEEEEEvT__param_0+32];
ld.param.u64 %rd507, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI10ThrustLTOpIlEEEEEPNSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EEEEEEvT__param_0+24];
cvta.to.global.u64 %rd221, %rd507;
cvta.to.global.u64 %rd222, %rd508;
bar.sync 0;
mad.lo.s32 %r64, %r68, -7, %r1;
mov.u32 %r41, 7;
min.u32 %r8, %r64, %r41;
mov.u32 %r65, 2;

BB82_131:
neg.s32 %r42, %r65;
and.b32 %r43, %r68, %r42;
add.s32 %r44, %r65, -1;
and.b32 %r45, %r44, %r68;
mul.lo.s32 %r46, %r45, 7;
min.u32 %r10, %r46, %r1;
mul.lo.s32 %r47, %r43, 7;
shr.u32 %r48, %r65, 1;
mul.lo.s32 %r49, %r48, 7;
min.u32 %r50, %r47, %r1;
add.s32 %r51, %r50, %r49;
min.u32 %r52, %r51, %r1;
add.s32 %r53, %r52, %r49;
min.u32 %r11, %r53, %r1;
sub.s32 %r54, %r52, %r50;
sub.s32 %r55, %r11, %r52;
cvt.u64.u32	%rd415, %r50;
add.s64 %rd225, %rd415, %rd1;
cvt.u64.u32	%rd226, %r52;
add.s64 %rd227, %rd226, %rd1;
setp.lt.u32	%p89, %r10, %r55;
sub.s32 %r56, %r10, %r55;
selp.b32	%r67, 0, %r56, %p89;
min.u32 %r66, %r54, %r10;
setp.ge.u32	%p90, %r67, %r66;
@%p90 bra BB82_134;

add.s32 %r14, %r10, -1;

BB82_133:
add.s32 %r57, %r66, %r67;
shr.u32 %r58, %r57, 1;
sub.s32 %r59, %r14, %r58;
cvt.u64.u32	%rd416, %r59;
add.s64 %rd417, %rd416, %rd227;
cvt.u64.u32	%rd418, %r58;
add.s64 %rd419, %rd225, %rd418;
shl.b64 %rd420, %rd417, 4;
add.s64 %rd421, %rd5, %rd420;
shl.b64 %rd422, %rd419, 4;
add.s64 %rd423, %rd5, %rd422;
ld.global.u64 %rd424, [%rd423];
ld.global.u64 %rd425, [%rd421];
setp.lt.s64	%p91, %rd425, %rd424;
add.s32 %r60, %r58, 1;
selp.b32	%r67, %r67, %r60, %p91;
selp.b32	%r66, %r58, %r66, %p91;
setp.lt.u32	%p92, %r67, %r66;
@%p92 bra BB82_133;

BB82_134:
cvt.u64.u32	%rd427, %r67;
add.s64 %rd228, %rd225, %rd427;
shl.b64 %rd428, %rd228, 4;
add.s64 %rd229, %rd5, %rd428;
shl.b64 %rd429, %rd227, 4;
add.s64 %rd230, %rd5, %rd429;
cvt.u64.u32	%rd430, %r10;
add.s64 %rd431, %rd430, %rd1;
add.s64 %rd432, %rd431, %rd226;
sub.s64 %rd231, %rd432, %rd427;
shl.b64 %rd433, %rd231, 4;
add.s64 %rd232, %rd5, %rd433;
cvt.u64.u32	%rd434, %r11;
add.s64 %rd435, %rd434, %rd1;
shl.b64 %rd436, %rd435, 4;
add.s64 %rd233, %rd5, %rd436;
mov.u64 %rd920, 0;
mov.pred %p93, 0;
@%p93 bra BB82_136;

BB82_135:
add.s64 %rd437, %rd2, %rd920;
mov.u16 %rs2, 0;
st.local.u8 [%rd437], %rs2;
add.s64 %rd920, %rd920, 1;
setp.lt.u64	%p94, %rd920, 16;
@%p94 bra BB82_135;

BB82_136:
ld.global.u64 %rd439, [%rd229];
ld.global.u64 %rd440, [%rd229+8];
st.local.u64 [%rd2+8], %rd440;
st.local.u64 [%rd2], %rd439;
mov.u64 %rd921, 0;
@%p93 bra BB82_138;

BB82_137:
add.s64 %rd441, %rd3, %rd921;
mov.u16 %rs3, 0;
st.local.u8 [%rd441], %rs3;
add.s64 %rd921, %rd921, 1;
setp.lt.u64	%p96, %rd921, 16;
@%p96 bra BB82_137;

BB82_138:
ld.global.u64 %rd442, [%rd232];
ld.global.u64 %rd443, [%rd232+8];
st.local.u64 [%rd3+8], %rd443;
st.local.u64 [%rd3], %rd442;
mov.pred %p134, -1;
setp.ge.u64	%p98, %rd232, %rd233;
@%p98 bra BB82_141;

mov.pred %p134, 0;
setp.ge.u64	%p100, %rd229, %rd230;
@%p100 bra BB82_141;

ld.local.u64 %rd444, [%rd2];
ld.local.u64 %rd445, [%rd3];
setp.ge.s64	%p134, %rd445, %rd444;

BB82_141:
selp.b64	%rd446, %rd2, %rd3, %p134;
ld.local.u64 %rd238, [%rd446];
ld.local.u64 %rd239, [%rd446+8];
@%p134 bra BB82_143;
bra.uni BB82_142;

BB82_143:
add.s64 %rd452, %rd428, %rd5;
add.s64 %rd241, %rd452, 16;
ld.global.u64 %rd453, [%rd229+16];
st.local.u64 [%rd2], %rd453;
ld.global.u64 %rd454, [%rd229+24];
st.local.u64 [%rd2+8], %rd454;
mov.u64 %rd944, %rd232;
mov.u64 %rd945, %rd232;
mov.u64 %rd968, %rd241;
mov.u64 %rd969, %rd241;
bra.uni BB82_144;

BB82_142:
add.s64 %rd448, %rd433, %rd5;
add.s64 %rd240, %rd448, 16;
ld.global.u64 %rd449, [%rd232+16];
st.local.u64 [%rd3], %rd449;
ld.global.u64 %rd450, [%rd232+24];
st.local.u64 [%rd3+8], %rd450;
mov.u64 %rd944, %rd240;
mov.u64 %rd945, %rd240;
mov.u64 %rd968, %rd229;
mov.u64 %rd969, %rd229;

BB82_144:
mov.u64 %rd245, %rd968;
mov.u64 %rd967, %rd969;
mov.u64 %rd243, %rd944;
mov.u64 %rd943, %rd945;
mov.pred %p135, -1;
setp.ge.u64	%p102, %rd943, %rd233;
@%p102 bra BB82_147;

mov.pred %p135, 0;
setp.ge.u64	%p104, %rd967, %rd230;
@%p104 bra BB82_147;

ld.local.u64 %rd455, [%rd2];
ld.local.u64 %rd456, [%rd3];
setp.ge.s64	%p135, %rd456, %rd455;

BB82_147:
selp.b64	%rd457, %rd2, %rd3, %p135;
ld.local.u64 %rd246, [%rd457];
ld.local.u64 %rd247, [%rd457+8];
@%p135 bra BB82_149;
bra.uni BB82_148;

BB82_149:
add.s64 %rd967, %rd967, 16;
add.s64 %rd251, %rd245, 16;
ld.global.u64 %rd460, [%rd245+16];
st.local.u64 [%rd2], %rd460;
ld.global.u64 %rd461, [%rd245+24];
st.local.u64 [%rd2+8], %rd461;
mov.u64 %rd942, %rd243;
mov.u64 %rd966, %rd251;
bra.uni BB82_150;

BB82_148:
add.s64 %rd943, %rd943, 16;
add.s64 %rd249, %rd243, 16;
ld.global.u64 %rd458, [%rd243+16];
st.local.u64 [%rd3], %rd458;
ld.global.u64 %rd459, [%rd243+24];
st.local.u64 [%rd3+8], %rd459;
mov.u64 %rd942, %rd249;
mov.u64 %rd966, %rd245;

BB82_150:
mov.u64 %rd255, %rd966;
mov.u64 %rd965, %rd967;
mov.u64 %rd253, %rd942;
mov.u64 %rd941, %rd943;
mov.pred %p136, -1;
setp.ge.u64	%p106, %rd941, %rd233;
@%p106 bra BB82_153;

mov.pred %p136, 0;
setp.ge.u64	%p108, %rd965, %rd230;
@%p108 bra BB82_153;

ld.local.u64 %rd462, [%rd2];
ld.local.u64 %rd463, [%rd3];
setp.ge.s64	%p136, %rd463, %rd462;

BB82_153:
selp.b64	%rd464, %rd2, %rd3, %p136;
ld.local.u64 %rd256, [%rd464];
ld.local.u64 %rd257, [%rd464+8];
@%p136 bra BB82_155;
bra.uni BB82_154;

BB82_155:
add.s64 %rd965, %rd965, 16;
add.s64 %rd261, %rd255, 16;
ld.global.u64 %rd467, [%rd255+16];
st.local.u64 [%rd2], %rd467;
ld.global.u64 %rd468, [%rd255+24];
st.local.u64 [%rd2+8], %rd468;
mov.u64 %rd940, %rd253;
mov.u64 %rd964, %rd261;
bra.uni BB82_156;

BB82_154:
add.s64 %rd941, %rd941, 16;
add.s64 %rd259, %rd253, 16;
ld.global.u64 %rd465, [%rd253+16];
st.local.u64 [%rd3], %rd465;
ld.global.u64 %rd466, [%rd253+24];
st.local.u64 [%rd3+8], %rd466;
mov.u64 %rd940, %rd259;
mov.u64 %rd964, %rd255;

BB82_156:
mov.u64 %rd265, %rd964;
mov.u64 %rd963, %rd965;
mov.u64 %rd263, %rd940;
mov.u64 %rd939, %rd941;
mov.pred %p137, -1;
setp.ge.u64	%p110, %rd939, %rd233;
@%p110 bra BB82_159;

mov.pred %p137, 0;
setp.ge.u64	%p112, %rd963, %rd230;
@%p112 bra BB82_159;

ld.local.u64 %rd469, [%rd2];
ld.local.u64 %rd470, [%rd3];
setp.ge.s64	%p137, %rd470, %rd469;

BB82_159:
selp.b64	%rd471, %rd2, %rd3, %p137;
ld.local.u64 %rd266, [%rd471];
ld.local.u64 %rd267, [%rd471+8];
@%p137 bra BB82_161;
bra.uni BB82_160;

BB82_161:
add.s64 %rd963, %rd963, 16;
add.s64 %rd271, %rd265, 16;
ld.global.u64 %rd474, [%rd265+16];
st.local.u64 [%rd2], %rd474;
ld.global.u64 %rd475, [%rd265+24];
st.local.u64 [%rd2+8], %rd475;
mov.u64 %rd938, %rd263;
mov.u64 %rd962, %rd271;
bra.uni BB82_162;

BB82_160:
add.s64 %rd939, %rd939, 16;
add.s64 %rd269, %rd263, 16;
ld.global.u64 %rd472, [%rd263+16];
st.local.u64 [%rd3], %rd472;
ld.global.u64 %rd473, [%rd263+24];
st.local.u64 [%rd3+8], %rd473;
mov.u64 %rd938, %rd269;
mov.u64 %rd962, %rd265;

BB82_162:
mov.u64 %rd275, %rd962;
mov.u64 %rd961, %rd963;
mov.u64 %rd273, %rd938;
mov.u64 %rd937, %rd939;
mov.pred %p138, -1;
setp.ge.u64	%p114, %rd937, %rd233;
@%p114 bra BB82_165;

mov.pred %p138, 0;
setp.ge.u64	%p116, %rd961, %rd230;
@%p116 bra BB82_165;

ld.local.u64 %rd476, [%rd2];
ld.local.u64 %rd477, [%rd3];
setp.ge.s64	%p138, %rd477, %rd476;

BB82_165:
selp.b64	%rd478, %rd2, %rd3, %p138;
ld.local.u64 %rd276, [%rd478];
ld.local.u64 %rd277, [%rd478+8];
@%p138 bra BB82_167;
bra.uni BB82_166;

BB82_167:
add.s64 %rd961, %rd961, 16;
add.s64 %rd281, %rd275, 16;
ld.global.u64 %rd481, [%rd275+16];
st.local.u64 [%rd2], %rd481;
ld.global.u64 %rd482, [%rd275+24];
st.local.u64 [%rd2+8], %rd482;
mov.u64 %rd936, %rd273;
mov.u64 %rd960, %rd281;
bra.uni BB82_168;

BB82_166:
add.s64 %rd937, %rd937, 16;
add.s64 %rd279, %rd273, 16;
ld.global.u64 %rd479, [%rd273+16];
st.local.u64 [%rd3], %rd479;
ld.global.u64 %rd480, [%rd273+24];
st.local.u64 [%rd3+8], %rd480;
mov.u64 %rd936, %rd279;
mov.u64 %rd960, %rd275;

BB82_168:
mov.u64 %rd285, %rd960;
mov.u64 %rd959, %rd961;
mov.u64 %rd283, %rd936;
mov.u64 %rd935, %rd937;
mov.pred %p139, -1;
setp.ge.u64	%p118, %rd935, %rd233;
@%p118 bra BB82_171;

mov.pred %p139, 0;
setp.ge.u64	%p120, %rd959, %rd230;
@%p120 bra BB82_171;

ld.local.u64 %rd483, [%rd2];
ld.local.u64 %rd484, [%rd3];
setp.ge.s64	%p139, %rd484, %rd483;

BB82_171:
selp.b64	%rd485, %rd2, %rd3, %p139;
ld.local.u64 %rd286, [%rd485];
ld.local.u64 %rd287, [%rd485+8];
@%p139 bra BB82_173;
bra.uni BB82_172;

BB82_173:
add.s64 %rd959, %rd959, 16;
add.s64 %rd291, %rd285, 16;
ld.global.u64 %rd488, [%rd285+16];
st.local.u64 [%rd2], %rd488;
ld.global.u64 %rd489, [%rd285+24];
st.local.u64 [%rd2+8], %rd489;
mov.u64 %rd934, %rd283;
mov.u64 %rd958, %rd291;
bra.uni BB82_174;

BB82_172:
add.s64 %rd935, %rd935, 16;
add.s64 %rd289, %rd283, 16;
ld.global.u64 %rd486, [%rd283+16];
st.local.u64 [%rd3], %rd486;
ld.global.u64 %rd487, [%rd283+24];
st.local.u64 [%rd3+8], %rd487;
mov.u64 %rd934, %rd289;
mov.u64 %rd958, %rd285;

BB82_174:
mov.pred %p121, -1;
setp.ge.u64	%p122, %rd935, %rd233;
mov.pred %p140, %p121;
@%p122 bra BB82_177;

setp.ge.u64	%p124, %rd959, %rd230;
mov.pred %p140, %p93;
@%p124 bra BB82_177;

ld.local.u64 %rd490, [%rd2];
ld.local.u64 %rd491, [%rd3];
setp.ge.s64	%p140, %rd491, %rd490;

BB82_177:
selp.b64	%rd492, %rd2, %rd3, %p140;
ld.local.u64 %rd296, [%rd492];
ld.local.u64 %rd297, [%rd492+8];
@%p140 bra BB82_179;
bra.uni BB82_178;

BB82_179:
ld.global.u64 %rd495, [%rd958+16];
st.local.u64 [%rd2], %rd495;
ld.global.u64 %rd496, [%rd958+24];
st.local.u64 [%rd2+8], %rd496;
bra.uni BB82_180;

BB82_178:
ld.global.u64 %rd493, [%rd934+16];
st.local.u64 [%rd3], %rd493;
ld.global.u64 %rd494, [%rd934+24];
st.local.u64 [%rd3+8], %rd494;

BB82_180:
setp.eq.s32	%p15, %r8, 0;
bar.sync 0;
@%p15 bra BB82_182;

st.global.u64 [%rd64], %rd238;
st.global.u64 [%rd64+8], %rd239;

BB82_182:
setp.lt.u32	%p125, %r8, 2;
@%p125 bra BB82_184;

st.global.u64 [%rd64+16], %rd246;
st.global.u64 [%rd64+24], %rd247;

BB82_184:
setp.lt.u32	%p126, %r8, 3;
@%p126 bra BB82_186;

st.global.u64 [%rd64+32], %rd256;
st.global.u64 [%rd64+40], %rd257;

BB82_186:
setp.lt.u32	%p127, %r8, 4;
@%p127 bra BB82_188;

st.global.u64 [%rd64+48], %rd266;
st.global.u64 [%rd64+56], %rd267;

BB82_188:
setp.lt.u32	%p128, %r8, 5;
@%p128 bra BB82_190;

st.global.u64 [%rd64+64], %rd276;
st.global.u64 [%rd64+72], %rd277;

BB82_190:
setp.lt.u32	%p129, %r8, 6;
@%p129 bra BB82_192;

st.global.u64 [%rd64+80], %rd286;
st.global.u64 [%rd64+88], %rd287;

BB82_192:
setp.lt.u32	%p130, %r8, 7;
@%p130 bra BB82_194;

st.global.u64 [%rd64+96], %rd296;
st.global.u64 [%rd64+104], %rd297;

BB82_194:
bar.sync 0;
shl.b32 %r65, %r65, 1;
setp.lt.u32	%p131, %r65, 257;
@%p131 bra BB82_131;

setp.ge.u32	%p132, %r68, %r1;
@%p132 bra BB82_197;

BB82_196:
cvt.u64.u32	%rd497, %r68;
add.s64 %rd498, %rd497, %rd307;
shl.b64 %rd499, %rd498, 3;
add.s64 %rd500, %rd221, %rd499;
add.s64 %rd501, %rd222, %rd499;
add.s64 %rd502, %rd497, %rd1;
shl.b64 %rd503, %rd502, 4;
add.s64 %rd504, %rd5, %rd503;
ld.global.u64 %rd505, [%rd504];
st.global.u64 [%rd500], %rd505;
ld.global.u64 %rd506, [%rd504+8];
st.global.u64 [%rd501], %rd506;
add.s32 %r68, %r68, 256;
setp.lt.u32	%p133, %r68, %r1;
@%p133 bra BB82_196;

BB82_197:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElSF_NS_6detail13compare_firstI10ThrustLTOpIlEEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElSF_NS_6detail13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0[48]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot83[144];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<137>;
.reg .b16 %rs<17>;
.reg .b32 %r<69>;
.reg .b64 %rd<953>;


mov.u64 %rd952, __local_depot83;
cvta.local.u64 %SP, %rd952;
ld.param.u64 %rd296, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElSF_NS_6detail13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+8];
ld.param.u64 %rd295, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElSF_NS_6detail13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0];
ld.param.u64 %rd297, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElSF_NS_6detail13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+16];
mov.u32 %r22, %ctaid.x;
mul.lo.s32 %r23, %r22, 1792;
cvt.u64.u32	%rd300, %r23;
sub.s64 %rd301, %rd297, %rd300;
cvt.u32.u64	%r24, %rd301;
mov.u32 %r25, 1792;
min.u32 %r1, %r24, %r25;
add.u64 %rd302, %SP, 16;
cvta.to.local.u64 %rd1, %rd302;
add.u64 %rd303, %SP, 0;
cvta.to.local.u64 %rd2, %rd303;
add.u64 %rd304, %SP, 32;
cvta.to.local.u64 %rd3, %rd304;
cvta.to.global.u64 %rd305, %rd295;
cvta.to.global.u64 %rd306, %rd296;
setp.gt.u32	%p16, %r1, 1791;
mov.u32 %r68, %tid.x;
cvt.u64.u32	%rd307, %r68;
add.s64 %rd308, %rd307, %rd300;
shl.b64 %rd309, %rd308, 3;
add.s64 %rd4, %rd305, %rd309;
add.s64 %rd5, %rd306, %rd309;
@%p16 bra BB83_15;
bra.uni BB83_1;

BB83_15:
ld.global.u64 %rd521, [%rd4];
ld.global.u64 %rd506, [%rd5];
ld.global.u64 %rd522, [%rd4+2048];
ld.global.u64 %rd505, [%rd5+2048];
ld.global.u64 %rd523, [%rd4+4096];
ld.global.u64 %rd504, [%rd5+4096];
ld.global.u64 %rd524, [%rd4+6144];
ld.global.u64 %rd503, [%rd5+6144];
ld.global.u64 %rd525, [%rd4+8192];
ld.global.u64 %rd502, [%rd5+8192];
ld.global.u64 %rd501, [%rd4+10240];
ld.global.u64 %rd500, [%rd5+10240];
ld.global.u64 %rd499, [%rd4+12288];
ld.global.u64 %rd498, [%rd5+12288];
bra.uni BB83_16;

BB83_1:
mov.u64 %rd311, 0;
mov.u64 %rd506, %rd311;
setp.ge.u32	%p17, %r68, %r1;
mov.u64 %rd530, %rd311;
@%p17 bra BB83_3;

ld.global.u64 %rd6, [%rd4];
ld.global.u64 %rd506, [%rd5];
mov.u64 %rd530, %rd6;

BB83_3:
mov.u64 %rd511, %rd530;
mov.u64 %rd521, %rd511;
add.s32 %r26, %r68, 256;
mov.u64 %rd505, %rd311;
setp.ge.u32	%p18, %r26, %r1;
mov.u64 %rd529, %rd311;
@%p18 bra BB83_5;

ld.global.u64 %rd529, [%rd4+2048];
ld.global.u64 %rd505, [%rd5+2048];

BB83_5:
mov.u64 %rd522, %rd529;
add.s32 %r27, %r68, 512;
mov.u64 %rd504, %rd311;
setp.ge.u32	%p19, %r27, %r1;
mov.u64 %rd528, %rd311;
@%p19 bra BB83_7;

ld.global.u64 %rd528, [%rd4+4096];
ld.global.u64 %rd504, [%rd5+4096];

BB83_7:
mov.u64 %rd523, %rd528;
add.s32 %r28, %r68, 768;
mov.u64 %rd503, %rd311;
setp.ge.u32	%p20, %r28, %r1;
mov.u64 %rd527, %rd311;
@%p20 bra BB83_9;

ld.global.u64 %rd527, [%rd4+6144];
ld.global.u64 %rd503, [%rd5+6144];

BB83_9:
mov.u64 %rd524, %rd527;
add.s32 %r29, %r68, 1024;
mov.u64 %rd502, %rd311;
setp.ge.u32	%p21, %r29, %r1;
mov.u64 %rd526, %rd311;
@%p21 bra BB83_11;

ld.global.u64 %rd526, [%rd4+8192];
ld.global.u64 %rd502, [%rd5+8192];

BB83_11:
mov.u64 %rd525, %rd526;
mov.u64 %rd501, 0;
add.s32 %r30, %r68, 1280;
mov.u64 %rd500, %rd501;
setp.ge.u32	%p22, %r30, %r1;
@%p22 bra BB83_13;

ld.global.u64 %rd501, [%rd4+10240];
ld.global.u64 %rd500, [%rd5+10240];

BB83_13:
mov.u64 %rd499, 0;
add.s32 %r31, %r68, 1536;
mov.u64 %rd498, %rd499;
setp.ge.u32	%p23, %r31, %r1;
@%p23 bra BB83_16;

ld.global.u64 %rd499, [%rd4+12288];
ld.global.u64 %rd498, [%rd5+12288];

BB83_16:
mul.wide.u32 %rd324, %r68, 16;
mov.u64 %rd325, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd60, %rd325, %rd324;
@%p16 bra BB83_30;
bra.uni BB83_17;

BB83_30:
st.shared.u64 [%rd60], %rd521;
st.shared.u64 [%rd60+8], %rd506;
st.shared.u64 [%rd60+4096], %rd522;
st.shared.u64 [%rd60+4104], %rd505;
st.shared.u64 [%rd60+8192], %rd523;
st.shared.u64 [%rd60+8200], %rd504;
st.shared.u64 [%rd60+12288], %rd524;
st.shared.u64 [%rd60+12296], %rd503;
st.shared.u64 [%rd60+16384], %rd525;
st.shared.u64 [%rd60+16392], %rd502;
st.shared.u64 [%rd60+20480], %rd501;
st.shared.u64 [%rd60+20488], %rd500;
bra.uni BB83_31;

BB83_17:
setp.ge.u32	%p25, %r68, %r1;
@%p25 bra BB83_19;

st.shared.u64 [%rd60], %rd521;
st.shared.u64 [%rd60+8], %rd506;

BB83_19:
add.s32 %r32, %r68, 256;
setp.ge.u32	%p26, %r32, %r1;
@%p26 bra BB83_21;

st.shared.u64 [%rd60+4096], %rd522;
st.shared.u64 [%rd60+4104], %rd505;

BB83_21:
add.s32 %r33, %r68, 512;
setp.ge.u32	%p27, %r33, %r1;
@%p27 bra BB83_23;

st.shared.u64 [%rd60+8192], %rd523;
st.shared.u64 [%rd60+8200], %rd504;

BB83_23:
add.s32 %r34, %r68, 768;
setp.ge.u32	%p28, %r34, %r1;
@%p28 bra BB83_25;

st.shared.u64 [%rd60+12288], %rd524;
st.shared.u64 [%rd60+12296], %rd503;

BB83_25:
add.s32 %r35, %r68, 1024;
setp.ge.u32	%p29, %r35, %r1;
@%p29 bra BB83_27;

st.shared.u64 [%rd60+16384], %rd525;
st.shared.u64 [%rd60+16392], %rd502;

BB83_27:
add.s32 %r36, %r68, 1280;
setp.ge.u32	%p30, %r36, %r1;
@%p30 bra BB83_29;

st.shared.u64 [%rd60+20480], %rd501;
st.shared.u64 [%rd60+20488], %rd500;

BB83_29:
add.s32 %r37, %r68, 1536;
setp.ge.u32	%p31, %r37, %r1;
@%p31 bra BB83_32;

BB83_31:
st.shared.u64 [%rd60+24576], %rd499;
st.shared.u64 [%rd60+24584], %rd498;

BB83_32:
bar.sync 0;
mov.u64 %rd326, 0;
st.local.u64 [%rd3], %rd326;
st.local.u64 [%rd3+8], %rd326;
st.local.u64 [%rd3+16], %rd326;
st.local.u64 [%rd3+24], %rd326;
st.local.u64 [%rd3+32], %rd326;
st.local.u64 [%rd3+40], %rd326;
st.local.u64 [%rd3+48], %rd326;
st.local.u64 [%rd3+56], %rd326;
st.local.u64 [%rd3+64], %rd326;
st.local.u64 [%rd3+72], %rd326;
st.local.u64 [%rd3+80], %rd326;
st.local.u64 [%rd3+88], %rd326;
st.local.u64 [%rd3+96], %rd326;
st.local.u64 [%rd3+104], %rd326;
mul.lo.s32 %r38, %r68, 7;
add.s32 %r39, %r38, 7;
setp.gt.u32	%p32, %r39, %r1;
mad.lo.s32 %r5, %r68, -7, %r1;
selp.b32	%r6, %r5, 7, %p32;
cvt.u64.u32	%rd62, %r38;
setp.eq.s32	%p33, %r6, 0;
mul.wide.u32 %rd327, %r38, 16;
add.s64 %rd63, %rd325, %rd327;
mov.u64 %rd884, %rd326;
@%p33 bra BB83_34;

ld.shared.u64 %rd329, [%rd63];
ld.shared.u64 %rd64, [%rd63+8];
st.local.u64 [%rd3], %rd329;
st.local.u64 [%rd3+8], %rd64;
mov.u64 %rd884, %rd64;

BB83_34:
mov.u64 %rd535, %rd884;
mov.u64 %rd871, %rd535;
mov.u64 %rd869, %rd326;
setp.lt.u32	%p34, %r6, 2;
mov.u64 %rd883, %rd326;
@%p34 bra BB83_36;

ld.shared.u64 %rd883, [%rd63+16];
ld.shared.u64 %rd869, [%rd63+24];
st.local.u64 [%rd3+16], %rd883;
st.local.u64 [%rd3+24], %rd869;

BB83_36:
mov.u64 %rd870, %rd883;
mov.u64 %rd867, %rd869;
mov.u64 %rd892, %rd326;
setp.lt.u32	%p35, %r6, 3;
mov.u64 %rd882, %rd326;
@%p35 bra BB83_38;

ld.shared.u64 %rd882, [%rd63+32];
ld.shared.u64 %rd892, [%rd63+40];
st.local.u64 [%rd3+32], %rd882;
st.local.u64 [%rd3+40], %rd892;

BB83_38:
mov.u64 %rd873, %rd882;
mov.u64 %rd890, %rd892;
mov.u64 %rd895, %rd326;
setp.lt.u32	%p36, %r6, 4;
mov.u64 %rd881, %rd326;
@%p36 bra BB83_40;

ld.shared.u64 %rd881, [%rd63+48];
ld.shared.u64 %rd895, [%rd63+56];
st.local.u64 [%rd3+48], %rd881;
st.local.u64 [%rd3+56], %rd895;

BB83_40:
mov.u64 %rd872, %rd881;
mov.u64 %rd893, %rd895;
mov.u64 %rd900, %rd326;
setp.lt.u32	%p37, %r6, 5;
mov.u64 %rd880, %rd326;
@%p37 bra BB83_42;

ld.shared.u64 %rd880, [%rd63+64];
ld.shared.u64 %rd900, [%rd63+72];
st.local.u64 [%rd3+64], %rd880;
st.local.u64 [%rd3+72], %rd900;

BB83_42:
mov.u64 %rd874, %rd880;
mov.u64 %rd898, %rd900;
mov.u64 %rd887, 0;
mov.u64 %rd903, %rd887;
setp.lt.u32	%p38, %r6, 6;
@%p38 bra BB83_44;

ld.shared.u64 %rd887, [%rd63+80];
ld.shared.u64 %rd903, [%rd63+88];
st.local.u64 [%rd3+80], %rd887;
st.local.u64 [%rd3+88], %rd903;

BB83_44:
mov.u64 %rd885, %rd887;
mov.u64 %rd901, %rd903;
mov.u64 %rd907, 0;
mov.u64 %rd905, %rd907;
setp.lt.u32	%p39, %r6, 7;
@%p39 bra BB83_46;

ld.shared.u64 %rd907, [%rd63+96];
ld.shared.u64 %rd905, [%rd63+104];
st.local.u64 [%rd3+96], %rd907;
st.local.u64 [%rd3+104], %rd905;

BB83_46:
mov.u64 %rd906, %rd907;
mov.u64 %rd904, %rd905;
setp.gt.u32	%p40, %r6, 6;
@%p40 bra BB83_73;

ld.local.u64 %rd342, [%rd3];
ld.local.u64 %rd343, [%rd3+8];
st.local.u64 [%rd2+8], %rd343;
st.local.u64 [%rd2], %rd342;
@%p34 bra BB83_49;

ld.local.u64 %rd348, [%rd2];
setp.lt.s64	%p42, %rd348, %rd870;
max.s64 %rd349, %rd870, %rd348;
add.s64 %rd350, %rd3, 16;
selp.b64	%rd351, %rd350, %rd2, %p42;
st.local.u64 [%rd2], %rd349;
ld.local.u64 %rd352, [%rd351+8];
st.local.u64 [%rd2+8], %rd352;

BB83_49:
@%p35 bra BB83_51;

ld.local.u64 %rd355, [%rd2];
setp.lt.s64	%p44, %rd355, %rd873;
max.s64 %rd356, %rd873, %rd355;
add.s64 %rd357, %rd3, 32;
selp.b64	%rd358, %rd357, %rd2, %p44;
st.local.u64 [%rd2], %rd356;
ld.local.u64 %rd359, [%rd358+8];
st.local.u64 [%rd2+8], %rd359;

BB83_51:
@%p36 bra BB83_53;

ld.local.u64 %rd362, [%rd2];
setp.lt.s64	%p46, %rd362, %rd872;
max.s64 %rd363, %rd872, %rd362;
add.s64 %rd364, %rd3, 48;
selp.b64	%rd365, %rd364, %rd2, %p46;
st.local.u64 [%rd2], %rd363;
ld.local.u64 %rd366, [%rd365+8];
st.local.u64 [%rd2+8], %rd366;

BB83_53:
@%p37 bra BB83_55;

ld.local.u64 %rd369, [%rd2];
setp.lt.s64	%p48, %rd369, %rd874;
max.s64 %rd370, %rd874, %rd369;
add.s64 %rd371, %rd3, 64;
selp.b64	%rd372, %rd371, %rd2, %p48;
st.local.u64 [%rd2], %rd370;
ld.local.u64 %rd373, [%rd372+8];
st.local.u64 [%rd2+8], %rd373;

BB83_55:
@%p38 bra BB83_57;

ld.local.u64 %rd376, [%rd2];
setp.lt.s64	%p50, %rd376, %rd885;
max.s64 %rd377, %rd885, %rd376;
add.s64 %rd378, %rd3, 80;
selp.b64	%rd379, %rd378, %rd2, %p50;
st.local.u64 [%rd2], %rd377;
ld.local.u64 %rd380, [%rd379+8];
st.local.u64 [%rd2+8], %rd380;

BB83_57:
@%p39 bra BB83_59;

ld.local.u64 %rd383, [%rd2];
setp.lt.s64	%p52, %rd383, %rd906;
max.s64 %rd384, %rd906, %rd383;
add.s64 %rd385, %rd3, 96;
selp.b64	%rd386, %rd385, %rd2, %p52;
st.local.u64 [%rd2], %rd384;
ld.local.u64 %rd387, [%rd386+8];
st.local.u64 [%rd2+8], %rd387;

BB83_59:
setp.ne.s32	%p53, %r6, 0;
mov.u64 %rd879, %rd871;
@%p53 bra BB83_61;

ld.local.u64 %rd390, [%rd2];
ld.local.u64 %rd879, [%rd2+8];
st.local.u64 [%rd3], %rd390;
st.local.u64 [%rd3+8], %rd879;

BB83_61:
mov.u64 %rd871, %rd879;
setp.gt.u32	%p54, %r6, 1;
mov.u64 %rd868, %rd867;
mov.u64 %rd878, %rd870;
@%p54 bra BB83_63;

ld.local.u64 %rd878, [%rd2];
ld.local.u64 %rd868, [%rd2+8];
st.local.u64 [%rd3+16], %rd878;
st.local.u64 [%rd3+24], %rd868;

BB83_63:
mov.u64 %rd870, %rd878;
mov.u64 %rd867, %rd868;
setp.gt.u32	%p55, %r6, 2;
mov.u64 %rd891, %rd890;
mov.u64 %rd877, %rd873;
@%p55 bra BB83_65;

ld.local.u64 %rd877, [%rd2];
ld.local.u64 %rd891, [%rd2+8];
st.local.u64 [%rd3+32], %rd877;
st.local.u64 [%rd3+40], %rd891;

BB83_65:
mov.u64 %rd873, %rd877;
mov.u64 %rd890, %rd891;
setp.gt.u32	%p56, %r6, 3;
mov.u64 %rd894, %rd893;
mov.u64 %rd876, %rd872;
@%p56 bra BB83_67;

ld.local.u64 %rd876, [%rd2];
ld.local.u64 %rd894, [%rd2+8];
st.local.u64 [%rd3+48], %rd876;
st.local.u64 [%rd3+56], %rd894;

BB83_67:
mov.u64 %rd872, %rd876;
mov.u64 %rd893, %rd894;
setp.gt.u32	%p57, %r6, 4;
mov.u64 %rd899, %rd898;
mov.u64 %rd875, %rd874;
@%p57 bra BB83_69;

ld.local.u64 %rd875, [%rd2];
ld.local.u64 %rd899, [%rd2+8];
st.local.u64 [%rd3+64], %rd875;
st.local.u64 [%rd3+72], %rd899;

BB83_69:
mov.u64 %rd874, %rd875;
mov.u64 %rd898, %rd899;
setp.gt.u32	%p58, %r6, 5;
mov.u64 %rd902, %rd901;
mov.u64 %rd886, %rd885;
@%p58 bra BB83_71;

ld.local.u64 %rd886, [%rd2];
ld.local.u64 %rd902, [%rd2+8];
st.local.u64 [%rd3+80], %rd886;
st.local.u64 [%rd3+88], %rd902;

BB83_71:
mov.u64 %rd885, %rd886;
mov.u64 %rd901, %rd902;
@%p40 bra BB83_73;

ld.local.u64 %rd906, [%rd2];
ld.local.u64 %rd904, [%rd2+8];
st.local.u64 [%rd3+96], %rd906;
st.local.u64 [%rd3+104], %rd904;

BB83_73:
mov.u64 %rd780, %rd870;
mov.u64 %rd779, %rd871;
mov.u64 %rd781, %rd867;
mov.u64 %rd784, %rd872;
mov.u64 %rd782, %rd873;
mov.u64 %rd783, %rd890;
mov.u64 %rd785, %rd893;
mov.u64 %rd788, %rd885;
mov.u64 %rd786, %rd874;
mov.u64 %rd787, %rd898;
mov.u64 %rd789, %rd901;
mov.u64 %rd790, %rd906;
mov.u64 %rd791, %rd904;
cvt.u32.u64	%r40, %rd62;
setp.ge.u32	%p60, %r40, %r1;
@%p60 bra BB83_116;

ld.local.u64 %rd127, [%rd3];
setp.ge.s64	%p61, %rd780, %rd127;
mov.u64 %rd864, %rd781;
mov.u64 %rd866, %rd779;
mov.u64 %rd863, %rd780;
mov.u64 %rd865, %rd127;
@%p61 bra BB83_76;

st.local.u64 [%rd3], %rd780;
st.local.u64 [%rd3+16], %rd127;
st.local.u64 [%rd3+8], %rd781;
st.local.u64 [%rd3+24], %rd779;
mov.u64 %rd866, %rd781;
mov.u64 %rd864, %rd779;
mov.u64 %rd621, %rd780;
mov.u64 %rd863, %rd127;
mov.u64 %rd865, %rd621;

BB83_76:
mov.u64 %rd855, %rd863;
mov.u64 %rd856, %rd864;
mov.u64 %rd845, %rd865;
mov.u64 %rd846, %rd866;
setp.ge.s64	%p62, %rd784, %rd782;
mov.u64 %rd889, %rd785;
mov.u64 %rd888, %rd783;
mov.u64 %rd861, %rd782;
mov.u64 %rd862, %rd784;
@%p62 bra BB83_78;

st.local.u64 [%rd3+32], %rd784;
st.local.u64 [%rd3+48], %rd782;
st.local.u64 [%rd3+40], %rd785;
st.local.u64 [%rd3+56], %rd783;
mov.u64 %rd888, %rd785;
mov.u64 %rd889, %rd783;
mov.u64 %rd862, %rd782;
mov.u64 %rd861, %rd784;

BB83_78:
mov.u64 %rd135, %rd861;
mov.u64 %rd134, %rd888;
mov.u64 %rd851, %rd862;
mov.u64 %rd852, %rd889;
setp.ge.s64	%p63, %rd788, %rd786;
mov.u64 %rd897, %rd789;
mov.u64 %rd896, %rd787;
mov.u64 %rd859, %rd786;
mov.u64 %rd860, %rd788;
@%p63 bra BB83_80;

st.local.u64 [%rd3+64], %rd788;
st.local.u64 [%rd3+80], %rd786;
st.local.u64 [%rd3+72], %rd789;
st.local.u64 [%rd3+88], %rd787;
mov.u64 %rd896, %rd789;
mov.u64 %rd897, %rd787;
mov.u64 %rd860, %rd786;
mov.u64 %rd859, %rd788;

BB83_80:
mov.u64 %rd139, %rd859;
mov.u64 %rd138, %rd896;
mov.u64 %rd137, %rd860;
mov.u64 %rd136, %rd897;
setp.ge.s64	%p64, %rd135, %rd855;
mov.u64 %rd857, %rd135;
mov.u64 %rd858, %rd134;
@%p64 bra BB83_82;

st.local.u64 [%rd3+16], %rd135;
st.local.u64 [%rd3+32], %rd855;
st.local.u64 [%rd3+24], %rd134;
st.local.u64 [%rd3+40], %rd856;
mov.u64 %rd628, %rd856;
mov.u64 %rd630, %rd855;
mov.u64 %rd856, %rd134;
mov.u64 %rd855, %rd135;
mov.u64 %rd857, %rd630;
mov.u64 %rd858, %rd628;

BB83_82:
mov.u64 %rd143, %rd855;
mov.u64 %rd142, %rd856;
mov.u64 %rd839, %rd857;
mov.u64 %rd840, %rd858;
setp.ge.s64	%p65, %rd139, %rd851;
mov.u64 %rd853, %rd139;
mov.u64 %rd854, %rd138;
@%p65 bra BB83_84;

st.local.u64 [%rd3+48], %rd139;
st.local.u64 [%rd3+64], %rd851;
st.local.u64 [%rd3+56], %rd138;
st.local.u64 [%rd3+72], %rd852;
mov.u64 %rd632, %rd852;
mov.u64 %rd634, %rd851;
mov.u64 %rd852, %rd138;
mov.u64 %rd851, %rd139;
mov.u64 %rd853, %rd634;
mov.u64 %rd854, %rd632;

BB83_84:
mov.u64 %rd147, %rd851;
mov.u64 %rd146, %rd852;
mov.u64 %rd835, %rd853;
mov.u64 %rd836, %rd854;
setp.ge.s64	%p66, %rd790, %rd137;
mov.u64 %rd850, %rd791;
mov.u64 %rd849, %rd790;
mov.u64 %rd847, %rd137;
mov.u64 %rd848, %rd136;
@%p66 bra BB83_86;

st.local.u64 [%rd3+80], %rd790;
st.local.u64 [%rd3+96], %rd137;
st.local.u64 [%rd3+88], %rd791;
st.local.u64 [%rd3+104], %rd136;
mov.u64 %rd585, %rd791;
mov.u64 %rd588, %rd790;
mov.u64 %rd850, %rd136;
mov.u64 %rd849, %rd137;
mov.u64 %rd847, %rd588;
mov.u64 %rd848, %rd585;

BB83_86:
mov.u64 %rd151, %rd847;
mov.u64 %rd150, %rd848;
mov.u64 %rd825, %rd849;
mov.u64 %rd826, %rd850;
setp.ge.s64	%p67, %rd143, %rd845;
mov.u64 %rd843, %rd143;
mov.u64 %rd844, %rd142;
@%p67 bra BB83_88;

st.local.u64 [%rd3], %rd143;
st.local.u64 [%rd3+16], %rd845;
st.local.u64 [%rd3+8], %rd142;
st.local.u64 [%rd3+24], %rd846;
mov.u64 %rd623, %rd846;
mov.u64 %rd626, %rd845;
mov.u64 %rd846, %rd142;
mov.u64 %rd845, %rd143;
mov.u64 %rd843, %rd626;
mov.u64 %rd844, %rd623;

BB83_88:
mov.u64 %rd831, %rd843;
mov.u64 %rd832, %rd844;
mov.u64 %rd821, %rd845;
mov.u64 %rd822, %rd846;
setp.ge.s64	%p68, %rd147, %rd839;
mov.u64 %rd841, %rd147;
mov.u64 %rd842, %rd146;
@%p68 bra BB83_90;

st.local.u64 [%rd3+32], %rd147;
st.local.u64 [%rd3+48], %rd839;
st.local.u64 [%rd3+40], %rd146;
st.local.u64 [%rd3+56], %rd840;
mov.u64 %rd648, %rd840;
mov.u64 %rd650, %rd839;
mov.u64 %rd840, %rd146;
mov.u64 %rd839, %rd147;
mov.u64 %rd841, %rd650;
mov.u64 %rd842, %rd648;

BB83_90:
mov.u64 %rd159, %rd839;
mov.u64 %rd158, %rd840;
mov.u64 %rd827, %rd841;
mov.u64 %rd828, %rd842;
setp.ge.s64	%p69, %rd151, %rd835;
mov.u64 %rd837, %rd151;
mov.u64 %rd838, %rd150;
@%p69 bra BB83_92;

st.local.u64 [%rd3+64], %rd151;
st.local.u64 [%rd3+80], %rd835;
st.local.u64 [%rd3+72], %rd150;
st.local.u64 [%rd3+88], %rd836;
mov.u64 %rd656, %rd836;
mov.u64 %rd658, %rd835;
mov.u64 %rd836, %rd150;
mov.u64 %rd835, %rd151;
mov.u64 %rd837, %rd658;
mov.u64 %rd838, %rd656;

BB83_92:
mov.u64 %rd163, %rd835;
mov.u64 %rd162, %rd836;
mov.u64 %rd161, %rd837;
mov.u64 %rd160, %rd838;
setp.ge.s64	%p70, %rd159, %rd831;
mov.u64 %rd833, %rd159;
mov.u64 %rd834, %rd158;
@%p70 bra BB83_94;

st.local.u64 [%rd3+16], %rd159;
st.local.u64 [%rd3+32], %rd831;
st.local.u64 [%rd3+24], %rd158;
st.local.u64 [%rd3+40], %rd832;
mov.u64 %rd676, %rd832;
mov.u64 %rd678, %rd831;
mov.u64 %rd832, %rd158;
mov.u64 %rd831, %rd159;
mov.u64 %rd833, %rd678;
mov.u64 %rd834, %rd676;

BB83_94:
mov.u64 %rd167, %rd831;
mov.u64 %rd166, %rd832;
mov.u64 %rd815, %rd833;
mov.u64 %rd816, %rd834;
setp.ge.s64	%p71, %rd163, %rd827;
mov.u64 %rd829, %rd163;
mov.u64 %rd830, %rd162;
@%p71 bra BB83_96;

st.local.u64 [%rd3+48], %rd163;
st.local.u64 [%rd3+64], %rd827;
st.local.u64 [%rd3+56], %rd162;
st.local.u64 [%rd3+72], %rd828;
mov.u64 %rd680, %rd828;
mov.u64 %rd682, %rd827;
mov.u64 %rd828, %rd162;
mov.u64 %rd827, %rd163;
mov.u64 %rd829, %rd682;
mov.u64 %rd830, %rd680;

BB83_96:
mov.u64 %rd171, %rd827;
mov.u64 %rd170, %rd828;
mov.u64 %rd811, %rd829;
mov.u64 %rd812, %rd830;
setp.ge.s64	%p72, %rd825, %rd161;
mov.u64 %rd823, %rd161;
mov.u64 %rd824, %rd160;
@%p72 bra BB83_98;

st.local.u64 [%rd3+80], %rd825;
st.local.u64 [%rd3+96], %rd161;
st.local.u64 [%rd3+88], %rd826;
st.local.u64 [%rd3+104], %rd160;
mov.u64 %rd664, %rd826;
mov.u64 %rd666, %rd825;
mov.u64 %rd826, %rd160;
mov.u64 %rd825, %rd161;
mov.u64 %rd823, %rd666;
mov.u64 %rd824, %rd664;

BB83_98:
mov.u64 %rd175, %rd823;
mov.u64 %rd174, %rd824;
mov.u64 %rd801, %rd825;
mov.u64 %rd802, %rd826;
setp.ge.s64	%p73, %rd167, %rd821;
mov.u64 %rd819, %rd167;
mov.u64 %rd820, %rd166;
@%p73 bra BB83_100;

st.local.u64 [%rd3], %rd167;
st.local.u64 [%rd3+16], %rd821;
st.local.u64 [%rd3+8], %rd166;
st.local.u64 [%rd3+24], %rd822;
mov.u64 %rd672, %rd822;
mov.u64 %rd674, %rd821;
mov.u64 %rd822, %rd166;
mov.u64 %rd821, %rd167;
mov.u64 %rd819, %rd674;
mov.u64 %rd820, %rd672;

BB83_100:
mov.u64 %rd807, %rd819;
mov.u64 %rd808, %rd820;
mov.u64 %rd177, %rd821;
mov.u64 %rd796, %rd822;
setp.ge.s64	%p74, %rd171, %rd815;
mov.u64 %rd817, %rd171;
mov.u64 %rd818, %rd170;
@%p74 bra BB83_102;

st.local.u64 [%rd3+32], %rd171;
st.local.u64 [%rd3+48], %rd815;
st.local.u64 [%rd3+40], %rd170;
st.local.u64 [%rd3+56], %rd816;
mov.u64 %rd696, %rd816;
mov.u64 %rd698, %rd815;
mov.u64 %rd816, %rd170;
mov.u64 %rd815, %rd171;
mov.u64 %rd817, %rd698;
mov.u64 %rd818, %rd696;

BB83_102:
mov.u64 %rd183, %rd815;
mov.u64 %rd182, %rd816;
mov.u64 %rd803, %rd817;
mov.u64 %rd804, %rd818;
setp.ge.s64	%p75, %rd175, %rd811;
mov.u64 %rd813, %rd175;
mov.u64 %rd814, %rd174;
@%p75 bra BB83_104;

st.local.u64 [%rd3+64], %rd175;
st.local.u64 [%rd3+80], %rd811;
st.local.u64 [%rd3+72], %rd174;
st.local.u64 [%rd3+88], %rd812;
mov.u64 %rd704, %rd812;
mov.u64 %rd706, %rd811;
mov.u64 %rd812, %rd174;
mov.u64 %rd811, %rd175;
mov.u64 %rd813, %rd706;
mov.u64 %rd814, %rd704;

BB83_104:
mov.u64 %rd187, %rd811;
mov.u64 %rd186, %rd812;
mov.u64 %rd185, %rd813;
mov.u64 %rd184, %rd814;
setp.ge.s64	%p76, %rd183, %rd807;
mov.u64 %rd809, %rd183;
mov.u64 %rd810, %rd182;
@%p76 bra BB83_106;

st.local.u64 [%rd3+16], %rd183;
st.local.u64 [%rd3+32], %rd807;
st.local.u64 [%rd3+24], %rd182;
st.local.u64 [%rd3+40], %rd808;
mov.u64 %rd723, %rd808;
mov.u64 %rd725, %rd807;
mov.u64 %rd808, %rd182;
mov.u64 %rd807, %rd183;
mov.u64 %rd809, %rd725;
mov.u64 %rd810, %rd723;

BB83_106:
mov.u64 %rd191, %rd807;
mov.u64 %rd190, %rd808;
mov.u64 %rd792, %rd809;
mov.u64 %rd793, %rd810;
setp.ge.s64	%p77, %rd187, %rd803;
mov.u64 %rd805, %rd187;
mov.u64 %rd806, %rd186;
@%p77 bra BB83_108;

st.local.u64 [%rd3+48], %rd187;
st.local.u64 [%rd3+64], %rd803;
st.local.u64 [%rd3+56], %rd186;
st.local.u64 [%rd3+72], %rd804;
mov.u64 %rd727, %rd804;
mov.u64 %rd729, %rd803;
mov.u64 %rd804, %rd186;
mov.u64 %rd803, %rd187;
mov.u64 %rd805, %rd729;
mov.u64 %rd806, %rd727;

BB83_108:
mov.u64 %rd195, %rd803;
mov.u64 %rd194, %rd804;
mov.u64 %rd786, %rd805;
mov.u64 %rd787, %rd806;
setp.ge.s64	%p78, %rd801, %rd185;
mov.u64 %rd799, %rd185;
mov.u64 %rd800, %rd184;
@%p78 bra BB83_110;

st.local.u64 [%rd3+80], %rd801;
st.local.u64 [%rd3+96], %rd185;
st.local.u64 [%rd3+88], %rd802;
st.local.u64 [%rd3+104], %rd184;
mov.u64 %rd712, %rd802;
mov.u64 %rd714, %rd801;
mov.u64 %rd802, %rd184;
mov.u64 %rd801, %rd185;
mov.u64 %rd799, %rd714;
mov.u64 %rd800, %rd712;

BB83_110:
mov.u64 %rd199, %rd799;
mov.u64 %rd198, %rd800;
mov.u64 %rd790, %rd801;
mov.u64 %rd791, %rd802;
setp.ge.s64	%p79, %rd191, %rd177;
mov.u64 %rd797, %rd191;
mov.u64 %rd798, %rd190;
@%p79 bra BB83_112;

st.local.u64 [%rd3], %rd191;
st.local.u64 [%rd3+16], %rd177;
st.local.u64 [%rd3+8], %rd190;
st.local.u64 [%rd3+24], %rd796;
mov.u64 %rd720, %rd796;
mov.u64 %rd796, %rd190;
mov.u64 %rd797, %rd177;
mov.u64 %rd798, %rd720;

BB83_112:
mov.u64 %rd779, %rd796;
mov.u64 %rd780, %rd797;
mov.u64 %rd781, %rd798;
setp.ge.s64	%p80, %rd195, %rd792;
mov.u64 %rd794, %rd195;
mov.u64 %rd795, %rd194;
@%p80 bra BB83_114;

st.local.u64 [%rd3+32], %rd195;
st.local.u64 [%rd3+48], %rd792;
st.local.u64 [%rd3+40], %rd194;
st.local.u64 [%rd3+56], %rd793;
mov.u64 %rd743, %rd793;
mov.u64 %rd745, %rd792;
mov.u64 %rd793, %rd194;
mov.u64 %rd792, %rd195;
mov.u64 %rd794, %rd745;
mov.u64 %rd795, %rd743;

BB83_114:
mov.u64 %rd782, %rd792;
mov.u64 %rd783, %rd793;
mov.u64 %rd784, %rd794;
mov.u64 %rd785, %rd795;
setp.ge.s64	%p81, %rd199, %rd786;
mov.u64 %rd788, %rd199;
mov.u64 %rd789, %rd198;
@%p81 bra BB83_116;

st.local.u64 [%rd3+64], %rd199;
st.local.u64 [%rd3+80], %rd786;
st.local.u64 [%rd3+72], %rd198;
st.local.u64 [%rd3+88], %rd787;
mov.u64 %rd750, %rd787;
mov.u64 %rd752, %rd786;
mov.u64 %rd787, %rd198;
mov.u64 %rd786, %rd199;
mov.u64 %rd788, %rd752;
mov.u64 %rd789, %rd750;

BB83_116:
@%p33 bra BB83_118;

ld.local.u64 %rd403, [%rd3];
st.shared.u64 [%rd63], %rd403;
st.shared.u64 [%rd63+8], %rd779;

BB83_118:
@%p34 bra BB83_120;

st.shared.u64 [%rd63+16], %rd780;
st.shared.u64 [%rd63+24], %rd781;

BB83_120:
@%p35 bra BB83_122;

st.shared.u64 [%rd63+32], %rd782;
st.shared.u64 [%rd63+40], %rd783;

BB83_122:
@%p36 bra BB83_124;

st.shared.u64 [%rd63+48], %rd784;
st.shared.u64 [%rd63+56], %rd785;

BB83_124:
@%p37 bra BB83_126;

st.shared.u64 [%rd63+64], %rd786;
st.shared.u64 [%rd63+72], %rd787;

BB83_126:
@%p38 bra BB83_128;

st.shared.u64 [%rd63+80], %rd788;
st.shared.u64 [%rd63+88], %rd789;

BB83_128:
@%p39 bra BB83_130;

st.shared.u64 [%rd63+96], %rd790;
st.shared.u64 [%rd63+104], %rd791;

BB83_130:
ld.param.u64 %rd493, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElSF_NS_6detail13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+32];
ld.param.u64 %rd492, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElSF_NS_6detail13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+24];
cvta.to.global.u64 %rd220, %rd492;
cvta.to.global.u64 %rd221, %rd493;
bar.sync 0;
mad.lo.s32 %r64, %r68, -7, %r1;
mov.u32 %r42, 7;
min.u32 %r7, %r64, %r42;
mov.u32 %r65, 2;

BB83_131:
neg.s32 %r43, %r65;
and.b32 %r44, %r68, %r43;
add.s32 %r45, %r65, -1;
and.b32 %r46, %r45, %r68;
mul.lo.s32 %r47, %r46, 7;
min.u32 %r9, %r47, %r1;
mul.lo.s32 %r48, %r44, 7;
shr.u32 %r49, %r65, 1;
mul.lo.s32 %r50, %r49, 7;
min.u32 %r51, %r48, %r1;
add.s32 %r52, %r51, %r50;
min.u32 %r53, %r52, %r1;
add.s32 %r54, %r53, %r50;
min.u32 %r10, %r54, %r1;
sub.s32 %r55, %r53, %r51;
sub.s32 %r56, %r10, %r53;
cvt.u64.u32	%rd222, %r51;
cvt.u64.u32	%rd223, %r53;
setp.lt.u32	%p89, %r9, %r56;
sub.s32 %r57, %r9, %r56;
selp.b32	%r67, 0, %r57, %p89;
min.u32 %r66, %r55, %r9;
setp.ge.u32	%p90, %r67, %r66;
@%p90 bra BB83_134;

add.s32 %r13, %r9, -1;

BB83_133:
add.s32 %r58, %r66, %r67;
shr.u32 %r59, %r58, 1;
sub.s32 %r60, %r13, %r59;
cvt.u64.u32	%rd404, %r60;
add.s64 %rd405, %rd404, %rd223;
cvt.u64.u32	%rd406, %r59;
add.s64 %rd407, %rd406, %rd222;
shl.b64 %rd408, %rd405, 4;
add.s64 %rd410, %rd325, %rd408;
shl.b64 %rd411, %rd407, 4;
add.s64 %rd412, %rd325, %rd411;
ld.shared.u64 %rd413, [%rd412];
ld.shared.u64 %rd414, [%rd410];
setp.lt.s64	%p91, %rd414, %rd413;
add.s32 %r61, %r59, 1;
selp.b32	%r67, %r67, %r61, %p91;
selp.b32	%r66, %r59, %r66, %p91;
setp.lt.u32	%p92, %r67, %r66;
@%p92 bra BB83_133;

BB83_134:
cvt.u64.u32	%rd415, %r67;
add.s64 %rd224, %rd415, %rd222;
shl.b64 %rd416, %rd224, 4;
add.s64 %rd225, %rd325, %rd416;
shl.b64 %rd418, %rd223, 4;
add.s64 %rd226, %rd325, %rd418;
cvt.u64.u32	%rd419, %r9;
add.s64 %rd420, %rd223, %rd419;
sub.s64 %rd227, %rd420, %rd415;
shl.b64 %rd421, %rd227, 4;
add.s64 %rd228, %rd325, %rd421;
mul.wide.u32 %rd422, %r10, 16;
add.s64 %rd229, %rd325, %rd422;
ld.shared.u64 %rd423, [%rd225];
ld.shared.u64 %rd424, [%rd225+8];
st.local.u64 [%rd1+8], %rd424;
st.local.u64 [%rd1], %rd423;
ld.shared.u64 %rd425, [%rd228];
ld.shared.u64 %rd426, [%rd228+8];
st.local.u64 [%rd2+8], %rd426;
st.local.u64 [%rd2], %rd425;
mov.pred %p130, -1;
setp.ge.u64	%p94, %rd228, %rd229;
@%p94 bra BB83_137;

mov.pred %p130, 0;
setp.ge.u64	%p96, %rd225, %rd226;
@%p96 bra BB83_137;

ld.local.u64 %rd427, [%rd1];
ld.local.u64 %rd428, [%rd2];
setp.ge.s64	%p130, %rd428, %rd427;

BB83_137:
selp.b64	%rd429, %rd1, %rd2, %p130;
ld.local.u64 %rd230, [%rd429];
ld.local.u64 %rd231, [%rd429+8];
@%p130 bra BB83_139;
bra.uni BB83_138;

BB83_139:
mov.u64 %rd929, %rd228;
add.s64 %rd437, %rd416, %rd325;
add.s64 %rd236, %rd437, 16;
mov.u64 %rd951, %rd236;
ld.shared.u64 %rd438, [%rd225+16];
ld.shared.u64 %rd439, [%rd225+24];
st.local.u64 [%rd1], %rd438;
st.local.u64 [%rd1+8], %rd439;
mov.u64 %rd918, %rd228;
mov.u64 %rd940, %rd236;
bra.uni BB83_140;

BB83_138:
mov.u64 %rd951, %rd225;
add.s64 %rd432, %rd421, %rd325;
add.s64 %rd233, %rd432, 16;
mov.u64 %rd929, %rd233;
ld.shared.u64 %rd433, [%rd228+16];
ld.shared.u64 %rd434, [%rd228+24];
st.local.u64 [%rd2], %rd433;
st.local.u64 [%rd2+8], %rd434;
mov.u64 %rd918, %rd233;
mov.u64 %rd940, %rd225;

BB83_140:
mov.u64 %rd241, %rd951;
mov.u64 %rd939, %rd940;
mov.u64 %rd239, %rd929;
mov.u64 %rd917, %rd918;
mov.pred %p131, -1;
setp.ge.u64	%p98, %rd917, %rd229;
@%p98 bra BB83_143;

mov.pred %p131, 0;
setp.ge.u64	%p100, %rd939, %rd226;
@%p100 bra BB83_143;

ld.local.u64 %rd440, [%rd1];
ld.local.u64 %rd441, [%rd2];
setp.ge.s64	%p131, %rd441, %rd440;

BB83_143:
selp.b64	%rd442, %rd1, %rd2, %p131;
ld.local.u64 %rd242, [%rd442];
ld.local.u64 %rd243, [%rd442+8];
@%p131 bra BB83_145;
bra.uni BB83_144;

BB83_145:
add.s64 %rd939, %rd939, 16;
add.s64 %rd247, %rd241, 16;
ld.shared.u64 %rd445, [%rd241+16];
ld.shared.u64 %rd446, [%rd241+24];
st.local.u64 [%rd1], %rd445;
st.local.u64 [%rd1+8], %rd446;
mov.u64 %rd928, %rd239;
mov.u64 %rd950, %rd247;
bra.uni BB83_146;

BB83_144:
add.s64 %rd917, %rd917, 16;
add.s64 %rd245, %rd239, 16;
ld.shared.u64 %rd443, [%rd239+16];
ld.shared.u64 %rd444, [%rd239+24];
st.local.u64 [%rd2], %rd443;
st.local.u64 [%rd2+8], %rd444;
mov.u64 %rd928, %rd245;
mov.u64 %rd950, %rd241;

BB83_146:
mov.u64 %rd251, %rd950;
mov.u64 %rd938, %rd939;
mov.u64 %rd249, %rd928;
mov.u64 %rd916, %rd917;
mov.pred %p132, -1;
setp.ge.u64	%p102, %rd916, %rd229;
@%p102 bra BB83_149;

mov.pred %p132, 0;
setp.ge.u64	%p104, %rd938, %rd226;
@%p104 bra BB83_149;

ld.local.u64 %rd447, [%rd1];
ld.local.u64 %rd448, [%rd2];
setp.ge.s64	%p132, %rd448, %rd447;

BB83_149:
selp.b64	%rd449, %rd1, %rd2, %p132;
ld.local.u64 %rd252, [%rd449];
ld.local.u64 %rd253, [%rd449+8];
@%p132 bra BB83_151;
bra.uni BB83_150;

BB83_151:
add.s64 %rd938, %rd938, 16;
add.s64 %rd257, %rd251, 16;
ld.shared.u64 %rd452, [%rd251+16];
st.local.u64 [%rd1], %rd452;
ld.shared.u64 %rd453, [%rd251+24];
st.local.u64 [%rd1+8], %rd453;
mov.u64 %rd927, %rd249;
mov.u64 %rd949, %rd257;
bra.uni BB83_152;

BB83_150:
add.s64 %rd916, %rd916, 16;
add.s64 %rd255, %rd249, 16;
ld.shared.u64 %rd450, [%rd249+16];
st.local.u64 [%rd2], %rd450;
ld.shared.u64 %rd451, [%rd249+24];
st.local.u64 [%rd2+8], %rd451;
mov.u64 %rd927, %rd255;
mov.u64 %rd949, %rd251;

BB83_152:
mov.u64 %rd261, %rd949;
mov.u64 %rd937, %rd938;
mov.u64 %rd259, %rd927;
mov.u64 %rd915, %rd916;
mov.pred %p133, -1;
setp.ge.u64	%p106, %rd915, %rd229;
@%p106 bra BB83_155;

mov.pred %p133, 0;
setp.ge.u64	%p108, %rd937, %rd226;
@%p108 bra BB83_155;

ld.local.u64 %rd454, [%rd1];
ld.local.u64 %rd455, [%rd2];
setp.ge.s64	%p133, %rd455, %rd454;

BB83_155:
selp.b64	%rd456, %rd1, %rd2, %p133;
ld.local.u64 %rd262, [%rd456];
ld.local.u64 %rd263, [%rd456+8];
@%p133 bra BB83_157;
bra.uni BB83_156;

BB83_157:
add.s64 %rd937, %rd937, 16;
add.s64 %rd267, %rd261, 16;
ld.shared.u64 %rd459, [%rd261+16];
st.local.u64 [%rd1], %rd459;
ld.shared.u64 %rd460, [%rd261+24];
st.local.u64 [%rd1+8], %rd460;
mov.u64 %rd926, %rd259;
mov.u64 %rd948, %rd267;
bra.uni BB83_158;

BB83_156:
add.s64 %rd915, %rd915, 16;
add.s64 %rd265, %rd259, 16;
ld.shared.u64 %rd457, [%rd259+16];
st.local.u64 [%rd2], %rd457;
ld.shared.u64 %rd458, [%rd259+24];
st.local.u64 [%rd2+8], %rd458;
mov.u64 %rd926, %rd265;
mov.u64 %rd948, %rd261;

BB83_158:
mov.u64 %rd271, %rd948;
mov.u64 %rd936, %rd937;
mov.u64 %rd269, %rd926;
mov.u64 %rd914, %rd915;
mov.pred %p134, -1;
setp.ge.u64	%p110, %rd914, %rd229;
@%p110 bra BB83_161;

mov.pred %p134, 0;
setp.ge.u64	%p112, %rd936, %rd226;
@%p112 bra BB83_161;

ld.local.u64 %rd461, [%rd1];
ld.local.u64 %rd462, [%rd2];
setp.ge.s64	%p134, %rd462, %rd461;

BB83_161:
selp.b64	%rd463, %rd1, %rd2, %p134;
ld.local.u64 %rd272, [%rd463];
ld.local.u64 %rd273, [%rd463+8];
@%p134 bra BB83_163;
bra.uni BB83_162;

BB83_163:
add.s64 %rd936, %rd936, 16;
add.s64 %rd277, %rd271, 16;
ld.shared.u64 %rd466, [%rd271+16];
st.local.u64 [%rd1], %rd466;
ld.shared.u64 %rd467, [%rd271+24];
st.local.u64 [%rd1+8], %rd467;
mov.u64 %rd925, %rd269;
mov.u64 %rd947, %rd277;
bra.uni BB83_164;

BB83_162:
add.s64 %rd914, %rd914, 16;
add.s64 %rd275, %rd269, 16;
ld.shared.u64 %rd464, [%rd269+16];
st.local.u64 [%rd2], %rd464;
ld.shared.u64 %rd465, [%rd269+24];
st.local.u64 [%rd2+8], %rd465;
mov.u64 %rd925, %rd275;
mov.u64 %rd947, %rd271;

BB83_164:
mov.u64 %rd281, %rd947;
mov.u64 %rd935, %rd936;
mov.u64 %rd279, %rd925;
mov.u64 %rd913, %rd914;
mov.pred %p135, -1;
setp.ge.u64	%p114, %rd913, %rd229;
@%p114 bra BB83_167;

mov.pred %p135, 0;
setp.ge.u64	%p116, %rd935, %rd226;
@%p116 bra BB83_167;

ld.local.u64 %rd468, [%rd1];
ld.local.u64 %rd469, [%rd2];
setp.ge.s64	%p135, %rd469, %rd468;

BB83_167:
selp.b64	%rd470, %rd1, %rd2, %p135;
ld.local.u64 %rd282, [%rd470];
ld.local.u64 %rd283, [%rd470+8];
@%p135 bra BB83_169;
bra.uni BB83_168;

BB83_169:
add.s64 %rd935, %rd935, 16;
add.s64 %rd287, %rd281, 16;
ld.shared.u64 %rd473, [%rd281+16];
st.local.u64 [%rd1], %rd473;
ld.shared.u64 %rd474, [%rd281+24];
st.local.u64 [%rd1+8], %rd474;
mov.u64 %rd924, %rd279;
mov.u64 %rd946, %rd287;
bra.uni BB83_170;

BB83_168:
add.s64 %rd913, %rd913, 16;
add.s64 %rd285, %rd279, 16;
ld.shared.u64 %rd471, [%rd279+16];
st.local.u64 [%rd2], %rd471;
ld.shared.u64 %rd472, [%rd279+24];
st.local.u64 [%rd2+8], %rd472;
mov.u64 %rd924, %rd285;
mov.u64 %rd946, %rd281;

BB83_170:
mov.pred %p136, -1;
setp.ge.u64	%p118, %rd913, %rd229;
@%p118 bra BB83_173;

mov.pred %p136, 0;
setp.ge.u64	%p120, %rd935, %rd226;
@%p120 bra BB83_173;

ld.local.u64 %rd475, [%rd1];
ld.local.u64 %rd476, [%rd2];
setp.ge.s64	%p136, %rd476, %rd475;

BB83_173:
selp.b64	%rd477, %rd1, %rd2, %p136;
ld.local.u64 %rd292, [%rd477];
ld.local.u64 %rd293, [%rd477+8];
@%p136 bra BB83_175;
bra.uni BB83_174;

BB83_175:
ld.shared.u64 %rd480, [%rd946+16];
st.local.u64 [%rd1], %rd480;
ld.shared.u64 %rd481, [%rd946+24];
st.local.u64 [%rd1+8], %rd481;
bra.uni BB83_176;

BB83_174:
ld.shared.u64 %rd478, [%rd924+16];
st.local.u64 [%rd2], %rd478;
ld.shared.u64 %rd479, [%rd924+24];
st.local.u64 [%rd2+8], %rd479;

BB83_176:
setp.eq.s32	%p15, %r7, 0;
bar.sync 0;
@%p15 bra BB83_178;

st.shared.u64 [%rd63], %rd230;
st.shared.u64 [%rd63+8], %rd231;

BB83_178:
setp.lt.u32	%p121, %r7, 2;
@%p121 bra BB83_180;

st.shared.u64 [%rd63+16], %rd242;
st.shared.u64 [%rd63+24], %rd243;

BB83_180:
setp.lt.u32	%p122, %r7, 3;
@%p122 bra BB83_182;

st.shared.u64 [%rd63+32], %rd252;
st.shared.u64 [%rd63+40], %rd253;

BB83_182:
setp.lt.u32	%p123, %r7, 4;
@%p123 bra BB83_184;

st.shared.u64 [%rd63+48], %rd262;
st.shared.u64 [%rd63+56], %rd263;

BB83_184:
setp.lt.u32	%p124, %r7, 5;
@%p124 bra BB83_186;

st.shared.u64 [%rd63+64], %rd272;
st.shared.u64 [%rd63+72], %rd273;

BB83_186:
setp.lt.u32	%p125, %r7, 6;
@%p125 bra BB83_188;

st.shared.u64 [%rd63+80], %rd282;
st.shared.u64 [%rd63+88], %rd283;

BB83_188:
setp.lt.u32	%p126, %r7, 7;
@%p126 bra BB83_190;

st.shared.u64 [%rd63+96], %rd292;
st.shared.u64 [%rd63+104], %rd293;

BB83_190:
bar.sync 0;
shl.b32 %r65, %r65, 1;
setp.lt.u32	%p127, %r65, 257;
@%p127 bra BB83_131;

setp.ge.u32	%p128, %r68, %r1;
@%p128 bra BB83_193;

BB83_192:
cvt.u64.u32	%rd482, %r68;
add.s64 %rd483, %rd482, %rd300;
shl.b64 %rd484, %rd483, 3;
add.s64 %rd485, %rd220, %rd484;
add.s64 %rd486, %rd221, %rd484;
mul.wide.u32 %rd487, %r68, 16;
add.s64 %rd489, %rd325, %rd487;
ld.shared.u64 %rd490, [%rd489];
ld.shared.u64 %rd491, [%rd489+8];
st.global.u64 [%rd485], %rd490;
st.global.u64 [%rd486], %rd491;
add.s32 %r68, %r68, 256;
setp.lt.u32	%p129, %r68, %r1;
@%p129 bra BB83_192;

BB83_193:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSR_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSR_EEEEvT__param_0[72]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot84[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<93>;
.reg .b16 %rs<4>;
.reg .b32 %r<95>;
.reg .b64 %rd<537>;


mov.u64 %rd536, __local_depot84;
cvta.local.u64 %SP, %rd536;
ld.param.u64 %rd202, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSR_EEEEvT__param_0+40];
ld.param.u32 %r5, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSR_EEEEvT__param_0+24];
ld.param.u32 %r32, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSR_EEEEvT__param_0];
ld.param.u64 %rd203, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSR_EEEEvT__param_0+56];
ld.param.u64 %rd204, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSR_EEEEvT__param_0+64];
ld.param.u64 %rd201, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSR_EEEEvT__param_0+32];
ld.param.u64 %rd200, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSR_EEEEvT__param_0+16];
ld.param.u64 %rd199, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSR_EEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd199;
cvta.to.global.u64 %rd2, %rd200;
cvta.to.global.u64 %rd205, %rd201;
cvta.to.global.u64 %rd3, %rd204;
mov.u32 %r34, %ctaid.x;
cvt.u64.u32	%rd206, %r34;
mul.lo.s64 %rd4, %rd206, %rd203;
mul.wide.u32 %rd207, %r34, 4;
add.s64 %rd208, %rd205, %rd207;
neg.s32 %r35, %r32;
and.b32 %r1, %r34, %r35;
shr.s32 %r2, %r32, 1;
mul.lo.s32 %r3, %r1, 1792;
ld.global.u32 %r4, [%rd208];
ld.global.u32 %r36, [%rd208+4];
add.s32 %r37, %r3, %r36;
min.s32 %r91, %r37, %r5;
add.s32 %r38, %r34, %r2;
mul.lo.s32 %r39, %r38, 1792;
sub.s32 %r40, %r39, %r4;
min.s32 %r7, %r40, %r5;
add.s32 %r41, %r39, 1792;
sub.s32 %r42, %r41, %r36;
min.s32 %r90, %r42, %r5;
add.s32 %r43, %r32, -1;
and.b32 %r44, %r34, %r43;
setp.ne.s32	%p15, %r43, %r44;
@%p15 bra BB84_2;

add.s32 %r45, %r1, %r2;
mul.lo.s32 %r46, %r45, 1792;
min.s32 %r91, %r46, %r5;
mad.lo.s32 %r47, %r2, 2, %r1;
mul.lo.s32 %r48, %r47, 1792;
min.s32 %r90, %r48, %r5;

BB84_2:
add.s32 %r49, %r3, %r4;
sub.s32 %r13, %r90, %r7;
sub.s32 %r14, %r91, %r49;
setp.gt.u32	%p16, %r14, 1791;
mov.u32 %r94, %tid.x;
cvt.u64.u32	%rd209, %r94;
cvt.u64.u32	%rd210, %r49;
add.s64 %rd211, %rd209, %rd210;
shl.b64 %rd212, %rd211, 3;
add.s64 %rd5, %rd1, %rd212;
add.s64 %rd6, %rd2, %rd212;
@%p16 bra BB84_17;
bra.uni BB84_3;

BB84_17:
ld.global.u64 %rd459, [%rd5];
ld.global.u64 %rd440, [%rd6];
ld.global.u64 %rd460, [%rd5+2048];
ld.global.u64 %rd439, [%rd6+2048];
ld.global.u64 %rd461, [%rd5+4096];
ld.global.u64 %rd438, [%rd6+4096];
ld.global.u64 %rd462, [%rd5+6144];
ld.global.u64 %rd437, [%rd6+6144];
ld.global.u64 %rd463, [%rd5+8192];
ld.global.u64 %rd436, [%rd6+8192];
ld.global.u64 %rd464, [%rd5+10240];
ld.global.u64 %rd435, [%rd6+10240];
ld.global.u64 %rd465, [%rd5+12288];
ld.global.u64 %rd434, [%rd6+12288];
bra.uni BB84_18;

BB84_3:
mov.u64 %rd214, 0;
mov.u64 %rd440, %rd214;
setp.ge.u32	%p17, %r94, %r14;
mov.u64 %rd471, %rd214;
@%p17 bra BB84_5;

ld.global.u64 %rd7, [%rd5];
ld.global.u64 %rd440, [%rd6];
mov.u64 %rd471, %rd7;

BB84_5:
mov.u64 %rd447, %rd471;
mov.u64 %rd459, %rd447;
add.s32 %r50, %r94, 256;
mov.u64 %rd439, %rd214;
setp.ge.u32	%p18, %r50, %r14;
mov.u64 %rd470, %rd214;
@%p18 bra BB84_7;

ld.global.u64 %rd470, [%rd5+2048];
ld.global.u64 %rd439, [%rd6+2048];

BB84_7:
mov.u64 %rd460, %rd470;
add.s32 %r51, %r94, 512;
mov.u64 %rd438, %rd214;
setp.ge.u32	%p19, %r51, %r14;
mov.u64 %rd469, %rd214;
@%p19 bra BB84_9;

ld.global.u64 %rd469, [%rd5+4096];
ld.global.u64 %rd438, [%rd6+4096];

BB84_9:
mov.u64 %rd461, %rd469;
add.s32 %r52, %r94, 768;
mov.u64 %rd437, %rd214;
setp.ge.u32	%p20, %r52, %r14;
mov.u64 %rd468, %rd214;
@%p20 bra BB84_11;

ld.global.u64 %rd468, [%rd5+6144];
ld.global.u64 %rd437, [%rd6+6144];

BB84_11:
mov.u64 %rd462, %rd468;
add.s32 %r53, %r94, 1024;
mov.u64 %rd436, %rd214;
setp.ge.u32	%p21, %r53, %r14;
mov.u64 %rd467, %rd214;
@%p21 bra BB84_13;

ld.global.u64 %rd467, [%rd5+8192];
ld.global.u64 %rd436, [%rd6+8192];

BB84_13:
mov.u64 %rd463, %rd467;
add.s32 %r54, %r94, 1280;
mov.u64 %rd435, %rd214;
setp.ge.u32	%p22, %r54, %r14;
mov.u64 %rd466, %rd214;
@%p22 bra BB84_15;

ld.global.u64 %rd466, [%rd5+10240];
ld.global.u64 %rd435, [%rd6+10240];

BB84_15:
mov.u64 %rd464, %rd466;
add.s32 %r55, %r94, 1536;
mov.u64 %rd434, %rd214;
setp.ge.u32	%p23, %r55, %r14;
mov.u64 %rd465, %rd214;
@%p23 bra BB84_18;

ld.global.u64 %rd465, [%rd5+12288];
ld.global.u64 %rd434, [%rd6+12288];

BB84_18:
add.s64 %rd228, %rd209, %rd4;
shl.b64 %rd229, %rd228, 4;
add.s64 %rd61, %rd3, %rd229;
@%p16 bra BB84_32;
bra.uni BB84_19;

BB84_32:
st.global.u64 [%rd61], %rd459;
st.global.u64 [%rd61+8], %rd440;
st.global.u64 [%rd61+4096], %rd460;
st.global.u64 [%rd61+4104], %rd439;
st.global.u64 [%rd61+8192], %rd461;
st.global.u64 [%rd61+8200], %rd438;
st.global.u64 [%rd61+12288], %rd462;
st.global.u64 [%rd61+12296], %rd437;
st.global.u64 [%rd61+16384], %rd463;
st.global.u64 [%rd61+16392], %rd436;
st.global.u64 [%rd61+20480], %rd464;
st.global.u64 [%rd61+20488], %rd435;
bra.uni BB84_33;

BB84_19:
setp.ge.u32	%p25, %r94, %r14;
@%p25 bra BB84_21;

st.global.u64 [%rd61], %rd459;
st.global.u64 [%rd61+8], %rd440;

BB84_21:
add.s32 %r59, %r94, 256;
setp.ge.u32	%p26, %r59, %r14;
@%p26 bra BB84_23;

st.global.u64 [%rd61+4096], %rd460;
st.global.u64 [%rd61+4104], %rd439;

BB84_23:
add.s32 %r61, %r94, 512;
setp.ge.u32	%p27, %r61, %r14;
@%p27 bra BB84_25;

st.global.u64 [%rd61+8192], %rd461;
st.global.u64 [%rd61+8200], %rd438;

BB84_25:
add.s32 %r63, %r94, 768;
setp.ge.u32	%p28, %r63, %r14;
@%p28 bra BB84_27;

st.global.u64 [%rd61+12288], %rd462;
st.global.u64 [%rd61+12296], %rd437;

BB84_27:
add.s32 %r65, %r94, 1024;
setp.ge.u32	%p29, %r65, %r14;
@%p29 bra BB84_29;

st.global.u64 [%rd61+16384], %rd463;
st.global.u64 [%rd61+16392], %rd436;

BB84_29:
add.s32 %r67, %r94, 1280;
setp.ge.u32	%p30, %r67, %r14;
@%p30 bra BB84_31;

st.global.u64 [%rd61+20480], %rd464;
st.global.u64 [%rd61+20488], %rd435;

BB84_31:
add.s32 %r69, %r94, 1536;
setp.ge.u32	%p31, %r69, %r14;
@%p31 bra BB84_34;

BB84_33:
st.global.u64 [%rd61+24576], %rd465;
st.global.u64 [%rd61+24584], %rd434;

BB84_34:
cvt.u64.u32	%rd230, %r7;
cvt.u64.u32	%rd62, %r14;
add.s64 %rd63, %rd62, %rd4;
add.s64 %rd232, %rd209, %rd230;
shl.b64 %rd233, %rd232, 3;
add.s64 %rd64, %rd1, %rd233;
add.s64 %rd65, %rd2, %rd233;
setp.gt.u32	%p32, %r13, 1791;
@%p32 bra BB84_49;
bra.uni BB84_35;

BB84_49:
ld.global.u64 %rd497, [%rd64];
ld.global.u64 %rd478, [%rd65];
ld.global.u64 %rd498, [%rd64+2048];
ld.global.u64 %rd477, [%rd65+2048];
ld.global.u64 %rd499, [%rd64+4096];
ld.global.u64 %rd476, [%rd65+4096];
ld.global.u64 %rd500, [%rd64+6144];
ld.global.u64 %rd475, [%rd65+6144];
ld.global.u64 %rd501, [%rd64+8192];
ld.global.u64 %rd474, [%rd65+8192];
ld.global.u64 %rd502, [%rd64+10240];
ld.global.u64 %rd473, [%rd65+10240];
ld.global.u64 %rd503, [%rd64+12288];
ld.global.u64 %rd472, [%rd65+12288];
bra.uni BB84_50;

BB84_35:
mov.u64 %rd235, 0;
mov.u64 %rd478, %rd235;
setp.ge.u32	%p33, %r94, %r13;
mov.u64 %rd509, %rd235;
@%p33 bra BB84_37;

ld.global.u64 %rd66, [%rd64];
ld.global.u64 %rd478, [%rd65];
mov.u64 %rd509, %rd66;

BB84_37:
mov.u64 %rd485, %rd509;
mov.u64 %rd497, %rd485;
add.s32 %r70, %r94, 256;
mov.u64 %rd477, %rd235;
setp.ge.u32	%p34, %r70, %r13;
mov.u64 %rd508, %rd235;
@%p34 bra BB84_39;

ld.global.u64 %rd508, [%rd64+2048];
ld.global.u64 %rd477, [%rd65+2048];

BB84_39:
mov.u64 %rd498, %rd508;
add.s32 %r71, %r94, 512;
mov.u64 %rd476, %rd235;
setp.ge.u32	%p35, %r71, %r13;
mov.u64 %rd507, %rd235;
@%p35 bra BB84_41;

ld.global.u64 %rd507, [%rd64+4096];
ld.global.u64 %rd476, [%rd65+4096];

BB84_41:
mov.u64 %rd499, %rd507;
add.s32 %r72, %r94, 768;
mov.u64 %rd475, %rd235;
setp.ge.u32	%p36, %r72, %r13;
mov.u64 %rd506, %rd235;
@%p36 bra BB84_43;

ld.global.u64 %rd506, [%rd64+6144];
ld.global.u64 %rd475, [%rd65+6144];

BB84_43:
mov.u64 %rd500, %rd506;
add.s32 %r73, %r94, 1024;
mov.u64 %rd474, %rd235;
setp.ge.u32	%p37, %r73, %r13;
mov.u64 %rd505, %rd235;
@%p37 bra BB84_45;

ld.global.u64 %rd505, [%rd64+8192];
ld.global.u64 %rd474, [%rd65+8192];

BB84_45:
mov.u64 %rd501, %rd505;
add.s32 %r74, %r94, 1280;
mov.u64 %rd473, %rd235;
setp.ge.u32	%p38, %r74, %r13;
mov.u64 %rd504, %rd235;
@%p38 bra BB84_47;

ld.global.u64 %rd504, [%rd64+10240];
ld.global.u64 %rd473, [%rd65+10240];

BB84_47:
mov.u64 %rd502, %rd504;
add.s32 %r75, %r94, 1536;
mov.u64 %rd472, %rd235;
setp.ge.u32	%p39, %r75, %r13;
mov.u64 %rd503, %rd235;
@%p39 bra BB84_50;

ld.global.u64 %rd503, [%rd64+12288];
ld.global.u64 %rd472, [%rd65+12288];

BB84_50:
add.s64 %rd249, %rd209, %rd63;
shl.b64 %rd250, %rd249, 4;
add.s64 %rd120, %rd3, %rd250;
@%p32 bra BB84_64;
bra.uni BB84_51;

BB84_64:
st.global.u64 [%rd120], %rd497;
st.global.u64 [%rd120+8], %rd478;
st.global.u64 [%rd120+4096], %rd498;
st.global.u64 [%rd120+4104], %rd477;
st.global.u64 [%rd120+8192], %rd499;
st.global.u64 [%rd120+8200], %rd476;
st.global.u64 [%rd120+12288], %rd500;
st.global.u64 [%rd120+12296], %rd475;
st.global.u64 [%rd120+16384], %rd501;
st.global.u64 [%rd120+16392], %rd474;
st.global.u64 [%rd120+20480], %rd502;
st.global.u64 [%rd120+20488], %rd473;
bra.uni BB84_65;

BB84_51:
setp.ge.u32	%p41, %r94, %r13;
@%p41 bra BB84_53;

st.global.u64 [%rd120], %rd497;
st.global.u64 [%rd120+8], %rd478;

BB84_53:
add.s32 %r76, %r94, 256;
setp.ge.u32	%p42, %r76, %r13;
@%p42 bra BB84_55;

st.global.u64 [%rd120+4096], %rd498;
st.global.u64 [%rd120+4104], %rd477;

BB84_55:
add.s32 %r77, %r94, 512;
setp.ge.u32	%p43, %r77, %r13;
@%p43 bra BB84_57;

st.global.u64 [%rd120+8192], %rd499;
st.global.u64 [%rd120+8200], %rd476;

BB84_57:
add.s32 %r78, %r94, 768;
setp.ge.u32	%p44, %r78, %r13;
@%p44 bra BB84_59;

st.global.u64 [%rd120+12288], %rd500;
st.global.u64 [%rd120+12296], %rd475;

BB84_59:
add.s32 %r79, %r94, 1024;
setp.ge.u32	%p45, %r79, %r13;
@%p45 bra BB84_61;

st.global.u64 [%rd120+16384], %rd501;
st.global.u64 [%rd120+16392], %rd474;

BB84_61:
add.s32 %r80, %r94, 1280;
setp.ge.u32	%p46, %r80, %r13;
@%p46 bra BB84_63;

st.global.u64 [%rd120+20480], %rd502;
st.global.u64 [%rd120+20488], %rd473;

BB84_63:
add.s32 %r81, %r94, 1536;
setp.ge.u32	%p47, %r81, %r13;
@%p47 bra BB84_66;

BB84_65:
st.global.u64 [%rd120+24576], %rd503;
st.global.u64 [%rd120+24584], %rd472;

BB84_66:
bar.sync 0;
mul.lo.s32 %r19, %r94, 7;
add.s32 %r20, %r14, %r13;
min.u32 %r21, %r19, %r20;
setp.lt.u32	%p48, %r21, %r13;
sub.s32 %r82, %r21, %r13;
selp.b32	%r93, 0, %r82, %p48;
min.u32 %r92, %r14, %r21;
setp.ge.u32	%p49, %r93, %r92;
@%p49 bra BB84_69;

add.s32 %r24, %r21, -1;

BB84_68:
add.s32 %r83, %r92, %r93;
shr.u32 %r84, %r83, 1;
sub.s32 %r85, %r24, %r84;
cvt.u64.u32	%rd251, %r85;
add.s64 %rd252, %rd251, %rd63;
cvt.u64.u32	%rd253, %r84;
add.s64 %rd254, %rd253, %rd4;
shl.b64 %rd255, %rd252, 4;
add.s64 %rd256, %rd3, %rd255;
shl.b64 %rd257, %rd254, 4;
add.s64 %rd258, %rd3, %rd257;
ld.global.u64 %rd259, [%rd258];
ld.global.u64 %rd260, [%rd256];
setp.lt.s64	%p50, %rd260, %rd259;
add.s32 %r86, %r84, 1;
selp.b32	%r93, %r93, %r86, %p50;
selp.b32	%r92, %r84, %r92, %p50;
setp.lt.u32	%p51, %r93, %r92;
@%p51 bra BB84_68;

BB84_69:
cvt.u64.u32	%rd262, %r93;
add.s64 %rd121, %rd262, %rd4;
shl.b64 %rd263, %rd121, 4;
add.s64 %rd123, %rd3, %rd263;
mov.u64 %rd524, %rd123;
shl.b64 %rd264, %rd63, 4;
add.s64 %rd124, %rd3, %rd264;
sub.s32 %r87, %r21, %r93;
cvt.u64.u32	%rd265, %r87;
add.s64 %rd125, %rd63, %rd265;
shl.b64 %rd266, %rd125, 4;
add.s64 %rd127, %rd3, %rd266;
mov.u64 %rd512, %rd127;
cvt.u64.u32	%rd267, %r13;
add.s64 %rd268, %rd267, %rd4;
add.s64 %rd269, %rd268, %rd62;
shl.b64 %rd270, %rd269, 4;
add.s64 %rd128, %rd3, %rd270;
add.u64 %rd271, %SP, 0;
cvta.to.local.u64 %rd129, %rd271;
mov.u64 %rd510, 0;
mov.pred %p52, 0;
@%p52 bra BB84_71;

BB84_70:
add.s64 %rd272, %rd129, %rd510;
mov.u16 %rs2, 0;
st.local.u8 [%rd272], %rs2;
add.s64 %rd510, %rd510, 1;
setp.lt.u64	%p53, %rd510, 16;
@%p53 bra BB84_70;

BB84_71:
ld.global.u64 %rd274, [%rd123];
ld.global.u64 %rd275, [%rd123+8];
st.local.u64 [%rd129+8], %rd275;
st.local.u64 [%rd129], %rd274;
add.u64 %rd278, %SP, 16;
cvta.to.local.u64 %rd132, %rd278;
mov.u64 %rd511, 0;
@%p52 bra BB84_73;

BB84_72:
add.s64 %rd279, %rd132, %rd511;
mov.u16 %rs3, 0;
st.local.u8 [%rd279], %rs3;
add.s64 %rd511, %rd511, 1;
setp.lt.u64	%p55, %rd511, 16;
@%p55 bra BB84_72;

BB84_73:
ld.global.u64 %rd280, [%rd127];
ld.global.u64 %rd281, [%rd127+8];
st.local.u64 [%rd132+8], %rd281;
st.local.u64 [%rd132], %rd280;
mov.pred %p86, -1;
setp.ge.u64	%p57, %rd127, %rd128;
@%p57 bra BB84_76;

mov.pred %p86, 0;
setp.ge.u64	%p59, %rd123, %rd124;
@%p59 bra BB84_76;

ld.local.u64 %rd288, [%rd129];
ld.local.u64 %rd289, [%rd132];
setp.ge.s64	%p86, %rd289, %rd288;

BB84_76:
selp.b64	%rd294, %rd129, %rd132, %p86;
ld.local.u64 %rd135, [%rd294];
ld.local.u64 %rd136, [%rd294+8];
@%p86 bra BB84_78;
bra.uni BB84_77;

BB84_78:
add.s64 %rd302, %rd263, %rd3;
add.s64 %rd524, %rd302, 16;
mov.u64 %rd140, %rd524;
ld.global.u64 %rd303, [%rd123+16];
st.local.u64 [%rd129], %rd303;
ld.global.u64 %rd306, [%rd123+24];
st.local.u64 [%rd129+8], %rd306;
mov.u64 %rd523, %rd127;
mov.u64 %rd535, %rd140;
bra.uni BB84_79;

BB84_77:
add.s64 %rd296, %rd266, %rd3;
add.s64 %rd512, %rd296, 16;
mov.u64 %rd138, %rd512;
ld.global.u64 %rd297, [%rd127+16];
st.local.u64 [%rd132], %rd297;
ld.global.u64 %rd300, [%rd127+24];
st.local.u64 [%rd132+8], %rd300;
mov.u64 %rd523, %rd138;
mov.u64 %rd535, %rd123;

BB84_79:
mov.u64 %rd144, %rd535;
mov.u64 %rd142, %rd523;
mov.pred %p87, -1;
setp.ge.u64	%p61, %rd512, %rd128;
@%p61 bra BB84_82;

mov.pred %p87, 0;
setp.ge.u64	%p63, %rd524, %rd124;
@%p63 bra BB84_82;

ld.local.u64 %rd311, [%rd129];
ld.local.u64 %rd312, [%rd132];
setp.ge.s64	%p87, %rd312, %rd311;

BB84_82:
selp.b64	%rd317, %rd129, %rd132, %p87;
ld.local.u64 %rd145, [%rd317];
ld.local.u64 %rd146, [%rd317+8];
@%p87 bra BB84_84;
bra.uni BB84_83;

BB84_84:
add.s64 %rd524, %rd524, 16;
add.s64 %rd150, %rd144, 16;
ld.global.u64 %rd322, [%rd144+16];
st.local.u64 [%rd129], %rd322;
ld.global.u64 %rd325, [%rd144+24];
st.local.u64 [%rd129+8], %rd325;
mov.u64 %rd522, %rd142;
mov.u64 %rd534, %rd150;
bra.uni BB84_85;

BB84_83:
add.s64 %rd512, %rd512, 16;
add.s64 %rd148, %rd142, 16;
ld.global.u64 %rd318, [%rd142+16];
st.local.u64 [%rd132], %rd318;
ld.global.u64 %rd321, [%rd142+24];
st.local.u64 [%rd132+8], %rd321;
mov.u64 %rd522, %rd148;
mov.u64 %rd534, %rd144;

BB84_85:
mov.u64 %rd154, %rd534;
mov.u64 %rd152, %rd522;
mov.pred %p88, -1;
setp.ge.u64	%p65, %rd512, %rd128;
@%p65 bra BB84_88;

mov.pred %p88, 0;
setp.ge.u64	%p67, %rd524, %rd124;
@%p67 bra BB84_88;

ld.local.u64 %rd330, [%rd129];
ld.local.u64 %rd331, [%rd132];
setp.ge.s64	%p88, %rd331, %rd330;

BB84_88:
selp.b64	%rd336, %rd129, %rd132, %p88;
ld.local.u64 %rd155, [%rd336];
ld.local.u64 %rd156, [%rd336+8];
@%p88 bra BB84_90;
bra.uni BB84_89;

BB84_90:
add.s64 %rd524, %rd524, 16;
add.s64 %rd160, %rd154, 16;
ld.global.u64 %rd341, [%rd154+16];
st.local.u64 [%rd129], %rd341;
ld.global.u64 %rd344, [%rd154+24];
st.local.u64 [%rd129+8], %rd344;
mov.u64 %rd521, %rd152;
mov.u64 %rd533, %rd160;
bra.uni BB84_91;

BB84_89:
add.s64 %rd512, %rd512, 16;
add.s64 %rd158, %rd152, 16;
ld.global.u64 %rd337, [%rd152+16];
st.local.u64 [%rd132], %rd337;
ld.global.u64 %rd340, [%rd152+24];
st.local.u64 [%rd132+8], %rd340;
mov.u64 %rd521, %rd158;
mov.u64 %rd533, %rd154;

BB84_91:
mov.u64 %rd164, %rd533;
mov.u64 %rd162, %rd521;
mov.pred %p89, -1;
setp.ge.u64	%p69, %rd512, %rd128;
@%p69 bra BB84_94;

mov.pred %p89, 0;
setp.ge.u64	%p71, %rd524, %rd124;
@%p71 bra BB84_94;

ld.local.u64 %rd349, [%rd129];
ld.local.u64 %rd350, [%rd132];
setp.ge.s64	%p89, %rd350, %rd349;

BB84_94:
selp.b64	%rd355, %rd129, %rd132, %p89;
ld.local.u64 %rd165, [%rd355];
ld.local.u64 %rd166, [%rd355+8];
@%p89 bra BB84_96;
bra.uni BB84_95;

BB84_96:
add.s64 %rd524, %rd524, 16;
add.s64 %rd170, %rd164, 16;
ld.global.u64 %rd360, [%rd164+16];
st.local.u64 [%rd129], %rd360;
ld.global.u64 %rd363, [%rd164+24];
st.local.u64 [%rd129+8], %rd363;
mov.u64 %rd520, %rd162;
mov.u64 %rd532, %rd170;
bra.uni BB84_97;

BB84_95:
add.s64 %rd512, %rd512, 16;
add.s64 %rd168, %rd162, 16;
ld.global.u64 %rd356, [%rd162+16];
st.local.u64 [%rd132], %rd356;
ld.global.u64 %rd359, [%rd162+24];
st.local.u64 [%rd132+8], %rd359;
mov.u64 %rd520, %rd168;
mov.u64 %rd532, %rd164;

BB84_97:
mov.u64 %rd174, %rd532;
mov.u64 %rd172, %rd520;
mov.pred %p90, -1;
setp.ge.u64	%p73, %rd512, %rd128;
@%p73 bra BB84_100;

mov.pred %p90, 0;
setp.ge.u64	%p75, %rd524, %rd124;
@%p75 bra BB84_100;

ld.local.u64 %rd368, [%rd129];
ld.local.u64 %rd369, [%rd132];
setp.ge.s64	%p90, %rd369, %rd368;

BB84_100:
selp.b64	%rd374, %rd129, %rd132, %p90;
ld.local.u64 %rd175, [%rd374];
ld.local.u64 %rd176, [%rd374+8];
@%p90 bra BB84_102;
bra.uni BB84_101;

BB84_102:
add.s64 %rd524, %rd524, 16;
add.s64 %rd180, %rd174, 16;
ld.global.u64 %rd379, [%rd174+16];
st.local.u64 [%rd129], %rd379;
ld.global.u64 %rd382, [%rd174+24];
st.local.u64 [%rd129+8], %rd382;
mov.u64 %rd519, %rd172;
mov.u64 %rd531, %rd180;
bra.uni BB84_103;

BB84_101:
add.s64 %rd512, %rd512, 16;
add.s64 %rd178, %rd172, 16;
ld.global.u64 %rd375, [%rd172+16];
st.local.u64 [%rd132], %rd375;
ld.global.u64 %rd378, [%rd172+24];
st.local.u64 [%rd132+8], %rd378;
mov.u64 %rd519, %rd178;
mov.u64 %rd531, %rd174;

BB84_103:
mov.u64 %rd184, %rd531;
mov.u64 %rd182, %rd519;
mov.pred %p91, -1;
setp.ge.u64	%p77, %rd512, %rd128;
@%p77 bra BB84_106;

mov.pred %p91, 0;
setp.ge.u64	%p79, %rd524, %rd124;
@%p79 bra BB84_106;

ld.local.u64 %rd387, [%rd129];
ld.local.u64 %rd388, [%rd132];
setp.ge.s64	%p91, %rd388, %rd387;

BB84_106:
selp.b64	%rd393, %rd129, %rd132, %p91;
ld.local.u64 %rd185, [%rd393];
ld.local.u64 %rd186, [%rd393+8];
@%p91 bra BB84_108;
bra.uni BB84_107;

BB84_108:
add.s64 %rd524, %rd524, 16;
add.s64 %rd190, %rd184, 16;
ld.global.u64 %rd398, [%rd184+16];
st.local.u64 [%rd129], %rd398;
ld.global.u64 %rd401, [%rd184+24];
st.local.u64 [%rd129+8], %rd401;
mov.u64 %rd518, %rd182;
mov.u64 %rd530, %rd190;
bra.uni BB84_109;

BB84_107:
add.s64 %rd512, %rd512, 16;
add.s64 %rd188, %rd182, 16;
ld.global.u64 %rd394, [%rd182+16];
st.local.u64 [%rd132], %rd394;
ld.global.u64 %rd397, [%rd182+24];
st.local.u64 [%rd132+8], %rd397;
mov.u64 %rd518, %rd188;
mov.u64 %rd530, %rd184;

BB84_109:
mov.pred %p80, -1;
setp.ge.u64	%p81, %rd512, %rd128;
mov.pred %p92, %p80;
@%p81 bra BB84_112;

setp.ge.u64	%p83, %rd524, %rd124;
mov.pred %p92, %p52;
@%p83 bra BB84_112;

ld.local.u64 %rd406, [%rd129];
ld.local.u64 %rd407, [%rd132];
setp.ge.s64	%p92, %rd407, %rd406;

BB84_112:
selp.b64	%rd412, %rd129, %rd132, %p92;
ld.local.u64 %rd195, [%rd412];
ld.local.u64 %rd196, [%rd412+8];
@%p92 bra BB84_114;
bra.uni BB84_113;

BB84_114:
ld.global.u64 %rd417, [%rd530+16];
st.local.u64 [%rd129], %rd417;
ld.global.u64 %rd420, [%rd530+24];
st.local.u64 [%rd129+8], %rd420;
bra.uni BB84_115;

BB84_113:
ld.global.u64 %rd413, [%rd518+16];
st.local.u64 [%rd132], %rd413;
ld.global.u64 %rd416, [%rd518+24];
st.local.u64 [%rd132+8], %rd416;

BB84_115:
cvta.to.global.u64 %rd197, %rd202;
bar.sync 0;
cvt.u64.u32	%rd421, %r19;
add.s64 %rd422, %rd421, %rd4;
shl.b64 %rd423, %rd422, 4;
add.s64 %rd424, %rd3, %rd423;
st.global.u64 [%rd424], %rd135;
st.global.u64 [%rd424+8], %rd136;
st.global.u64 [%rd424+16], %rd145;
st.global.u64 [%rd424+24], %rd146;
st.global.u64 [%rd424+32], %rd155;
st.global.u64 [%rd424+40], %rd156;
st.global.u64 [%rd424+48], %rd165;
st.global.u64 [%rd424+56], %rd166;
st.global.u64 [%rd424+64], %rd175;
st.global.u64 [%rd424+72], %rd176;
st.global.u64 [%rd424+80], %rd185;
st.global.u64 [%rd424+88], %rd186;
st.global.u64 [%rd424+96], %rd195;
st.global.u64 [%rd424+104], %rd196;
bar.sync 0;
mul.lo.s32 %r89, %r34, 1792;
cvt.u64.u32	%rd198, %r89;
setp.ge.u32	%p84, %r94, %r20;
@%p84 bra BB84_117;

BB84_116:
cvt.u64.u32	%rd425, %r94;
add.s64 %rd426, %rd425, %rd198;
add.s64 %rd427, %rd425, %rd4;
shl.b64 %rd428, %rd427, 4;
add.s64 %rd429, %rd3, %rd428;
ld.global.u64 %rd430, [%rd429];
shl.b64 %rd431, %rd426, 4;
add.s64 %rd432, %rd197, %rd431;
st.global.u64 [%rd432], %rd430;
ld.global.u64 %rd433, [%rd429+8];
st.global.u64 [%rd432+8], %rd433;
add.s32 %r94, %r94, 256;
setp.lt.u32	%p85, %r94, %r20;
@%p85 bra BB84_116;

BB84_117:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIjNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIjNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot85[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<89>;
.reg .b16 %rs<17>;
.reg .b32 %r<102>;
.reg .b64 %rd<541>;


mov.u64 %rd540, __local_depot85;
cvta.local.u64 %SP, %rd540;
ld.param.u64 %rd196, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIjNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+40];
ld.param.u32 %r5, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIjNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+24];
ld.param.u32 %r32, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIjNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0];
ld.param.u64 %rd195, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIjNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+32];
ld.param.u64 %rd194, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIjNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+16];
ld.param.u64 %rd193, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIjNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd193;
cvta.to.global.u64 %rd2, %rd194;
cvta.to.global.u64 %rd197, %rd195;
mov.u32 %r34, %ctaid.x;
mul.wide.u32 %rd198, %r34, 4;
add.s64 %rd199, %rd197, %rd198;
neg.s32 %r35, %r32;
and.b32 %r1, %r34, %r35;
shr.s32 %r2, %r32, 1;
mul.lo.s32 %r3, %r1, 1792;
ld.global.u32 %r4, [%rd199];
ld.global.u32 %r36, [%rd199+4];
add.s32 %r37, %r3, %r36;
min.s32 %r98, %r37, %r5;
add.s32 %r38, %r34, %r2;
mul.lo.s32 %r39, %r38, 1792;
sub.s32 %r40, %r39, %r4;
min.s32 %r7, %r40, %r5;
add.s32 %r41, %r39, 1792;
sub.s32 %r42, %r41, %r36;
min.s32 %r97, %r42, %r5;
add.s32 %r43, %r32, -1;
and.b32 %r44, %r34, %r43;
setp.ne.s32	%p15, %r43, %r44;
@%p15 bra BB85_2;

add.s32 %r45, %r1, %r2;
mul.lo.s32 %r46, %r45, 1792;
min.s32 %r98, %r46, %r5;
mad.lo.s32 %r47, %r2, 2, %r1;
mul.lo.s32 %r48, %r47, 1792;
min.s32 %r97, %r48, %r5;

BB85_2:
add.s32 %r49, %r3, %r4;
sub.s32 %r13, %r97, %r7;
sub.s32 %r14, %r98, %r49;
setp.gt.u32	%p16, %r14, 1791;
mov.u32 %r101, %tid.x;
cvt.u64.u32	%rd200, %r101;
cvt.u64.u32	%rd201, %r49;
add.s64 %rd202, %rd200, %rd201;
shl.b64 %rd203, %rd202, 3;
add.s64 %rd3, %rd1, %rd203;
add.s64 %rd4, %rd2, %rd203;
@%p16 bra BB85_17;
bra.uni BB85_3;

BB85_17:
ld.global.u64 %rd465, [%rd3];
ld.global.u64 %rd446, [%rd4];
ld.global.u64 %rd466, [%rd3+2048];
ld.global.u64 %rd445, [%rd4+2048];
ld.global.u64 %rd467, [%rd3+4096];
ld.global.u64 %rd444, [%rd4+4096];
ld.global.u64 %rd468, [%rd3+6144];
ld.global.u64 %rd443, [%rd4+6144];
ld.global.u64 %rd469, [%rd3+8192];
ld.global.u64 %rd442, [%rd4+8192];
ld.global.u64 %rd470, [%rd3+10240];
ld.global.u64 %rd441, [%rd4+10240];
ld.global.u64 %rd471, [%rd3+12288];
ld.global.u64 %rd440, [%rd4+12288];
bra.uni BB85_18;

BB85_3:
mov.u64 %rd205, 0;
mov.u64 %rd446, %rd205;
setp.ge.u32	%p17, %r101, %r14;
mov.u64 %rd477, %rd205;
@%p17 bra BB85_5;

ld.global.u64 %rd5, [%rd3];
ld.global.u64 %rd446, [%rd4];
mov.u64 %rd477, %rd5;

BB85_5:
mov.u64 %rd453, %rd477;
mov.u64 %rd465, %rd453;
add.s32 %r50, %r101, 256;
mov.u64 %rd445, %rd205;
setp.ge.u32	%p18, %r50, %r14;
mov.u64 %rd476, %rd205;
@%p18 bra BB85_7;

ld.global.u64 %rd476, [%rd3+2048];
ld.global.u64 %rd445, [%rd4+2048];

BB85_7:
mov.u64 %rd466, %rd476;
add.s32 %r51, %r101, 512;
mov.u64 %rd444, %rd205;
setp.ge.u32	%p19, %r51, %r14;
mov.u64 %rd475, %rd205;
@%p19 bra BB85_9;

ld.global.u64 %rd475, [%rd3+4096];
ld.global.u64 %rd444, [%rd4+4096];

BB85_9:
mov.u64 %rd467, %rd475;
add.s32 %r52, %r101, 768;
mov.u64 %rd443, %rd205;
setp.ge.u32	%p20, %r52, %r14;
mov.u64 %rd474, %rd205;
@%p20 bra BB85_11;

ld.global.u64 %rd474, [%rd3+6144];
ld.global.u64 %rd443, [%rd4+6144];

BB85_11:
mov.u64 %rd468, %rd474;
add.s32 %r53, %r101, 1024;
mov.u64 %rd442, %rd205;
setp.ge.u32	%p21, %r53, %r14;
mov.u64 %rd473, %rd205;
@%p21 bra BB85_13;

ld.global.u64 %rd473, [%rd3+8192];
ld.global.u64 %rd442, [%rd4+8192];

BB85_13:
mov.u64 %rd469, %rd473;
add.s32 %r54, %r101, 1280;
mov.u64 %rd441, %rd205;
setp.ge.u32	%p22, %r54, %r14;
mov.u64 %rd472, %rd205;
@%p22 bra BB85_15;

ld.global.u64 %rd472, [%rd3+10240];
ld.global.u64 %rd441, [%rd4+10240];

BB85_15:
mov.u64 %rd470, %rd472;
add.s32 %r55, %r101, 1536;
mov.u64 %rd440, %rd205;
setp.ge.u32	%p23, %r55, %r14;
mov.u64 %rd471, %rd205;
@%p23 bra BB85_18;

ld.global.u64 %rd471, [%rd3+12288];
ld.global.u64 %rd440, [%rd4+12288];

BB85_18:
@%p16 bra BB85_33;
bra.uni BB85_19;

BB85_33:
mov.u32 %r76, %tid.x;
mul.wide.u32 %rd239, %r76, 16;
mov.u64 %rd240, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd241, %rd240, %rd239;
st.shared.u64 [%rd241], %rd465;
st.shared.u64 [%rd241+8], %rd446;
st.shared.u64 [%rd241+4096], %rd466;
st.shared.u64 [%rd241+4104], %rd445;
st.shared.u64 [%rd241+8192], %rd467;
st.shared.u64 [%rd241+8200], %rd444;
st.shared.u64 [%rd241+12288], %rd468;
st.shared.u64 [%rd241+12296], %rd443;
st.shared.u64 [%rd241+16384], %rd469;
st.shared.u64 [%rd241+16392], %rd442;
st.shared.u64 [%rd241+20480], %rd470;
st.shared.u64 [%rd241+20488], %rd441;
st.shared.u64 [%rd241+24576], %rd471;
st.shared.u64 [%rd241+24584], %rd440;
bra.uni BB85_34;

BB85_19:
setp.ge.u32	%p25, %r101, %r14;
@%p25 bra BB85_21;

mul.wide.u32 %rd218, %r101, 16;
mov.u64 %rd219, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd220, %rd219, %rd218;
st.shared.u64 [%rd220], %rd465;
st.shared.u64 [%rd220+8], %rd446;

BB85_21:
add.s32 %r59, %r101, 256;
setp.ge.u32	%p26, %r59, %r14;
@%p26 bra BB85_23;

mul.wide.u32 %rd221, %r101, 16;
mov.u64 %rd222, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd223, %rd222, %rd221;
st.shared.u64 [%rd223+4096], %rd466;
st.shared.u64 [%rd223+4104], %rd445;

BB85_23:
add.s32 %r62, %r101, 512;
setp.ge.u32	%p27, %r62, %r14;
@%p27 bra BB85_25;

mul.wide.u32 %rd224, %r101, 16;
mov.u64 %rd225, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd226, %rd225, %rd224;
st.shared.u64 [%rd226+8192], %rd467;
st.shared.u64 [%rd226+8200], %rd444;

BB85_25:
add.s32 %r65, %r101, 768;
setp.ge.u32	%p28, %r65, %r14;
@%p28 bra BB85_27;

mul.wide.u32 %rd227, %r101, 16;
mov.u64 %rd228, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd229, %rd228, %rd227;
st.shared.u64 [%rd229+12288], %rd468;
st.shared.u64 [%rd229+12296], %rd443;

BB85_27:
add.s32 %r68, %r101, 1024;
setp.ge.u32	%p29, %r68, %r14;
@%p29 bra BB85_29;

mul.wide.u32 %rd230, %r101, 16;
mov.u64 %rd231, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd232, %rd231, %rd230;
st.shared.u64 [%rd232+16384], %rd469;
st.shared.u64 [%rd232+16392], %rd442;

BB85_29:
add.s32 %r71, %r101, 1280;
setp.ge.u32	%p30, %r71, %r14;
@%p30 bra BB85_31;

mul.wide.u32 %rd233, %r101, 16;
mov.u64 %rd234, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd235, %rd234, %rd233;
st.shared.u64 [%rd235+20480], %rd470;
st.shared.u64 [%rd235+20488], %rd441;

BB85_31:
add.s32 %r74, %r101, 1536;
setp.ge.u32	%p31, %r74, %r14;
@%p31 bra BB85_34;

mul.wide.u32 %rd236, %r101, 16;
mov.u64 %rd237, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd238, %rd237, %rd236;
st.shared.u64 [%rd238+24576], %rd471;
st.shared.u64 [%rd238+24584], %rd440;

BB85_34:
cvt.u64.u32	%rd242, %r7;
cvt.u64.u32	%rd59, %r14;
add.s64 %rd244, %rd200, %rd242;
shl.b64 %rd245, %rd244, 3;
add.s64 %rd60, %rd1, %rd245;
add.s64 %rd61, %rd2, %rd245;
setp.gt.u32	%p32, %r13, 1791;
@%p32 bra BB85_49;
bra.uni BB85_35;

BB85_49:
ld.global.u64 %rd503, [%rd60];
ld.global.u64 %rd484, [%rd61];
ld.global.u64 %rd504, [%rd60+2048];
ld.global.u64 %rd483, [%rd61+2048];
ld.global.u64 %rd505, [%rd60+4096];
ld.global.u64 %rd482, [%rd61+4096];
ld.global.u64 %rd506, [%rd60+6144];
ld.global.u64 %rd481, [%rd61+6144];
ld.global.u64 %rd507, [%rd60+8192];
ld.global.u64 %rd480, [%rd61+8192];
ld.global.u64 %rd508, [%rd60+10240];
ld.global.u64 %rd479, [%rd61+10240];
ld.global.u64 %rd509, [%rd60+12288];
ld.global.u64 %rd478, [%rd61+12288];
bra.uni BB85_50;

BB85_35:
mov.u64 %rd247, 0;
mov.u64 %rd484, %rd247;
setp.ge.u32	%p33, %r101, %r13;
mov.u64 %rd515, %rd247;
@%p33 bra BB85_37;

ld.global.u64 %rd62, [%rd60];
ld.global.u64 %rd484, [%rd61];
mov.u64 %rd515, %rd62;

BB85_37:
mov.u64 %rd491, %rd515;
mov.u64 %rd503, %rd491;
add.s32 %r77, %r101, 256;
mov.u64 %rd483, %rd247;
setp.ge.u32	%p34, %r77, %r13;
mov.u64 %rd514, %rd247;
@%p34 bra BB85_39;

ld.global.u64 %rd514, [%rd60+2048];
ld.global.u64 %rd483, [%rd61+2048];

BB85_39:
mov.u64 %rd504, %rd514;
add.s32 %r78, %r101, 512;
mov.u64 %rd482, %rd247;
setp.ge.u32	%p35, %r78, %r13;
mov.u64 %rd513, %rd247;
@%p35 bra BB85_41;

ld.global.u64 %rd513, [%rd60+4096];
ld.global.u64 %rd482, [%rd61+4096];

BB85_41:
mov.u64 %rd505, %rd513;
add.s32 %r79, %r101, 768;
mov.u64 %rd481, %rd247;
setp.ge.u32	%p36, %r79, %r13;
mov.u64 %rd512, %rd247;
@%p36 bra BB85_43;

ld.global.u64 %rd512, [%rd60+6144];
ld.global.u64 %rd481, [%rd61+6144];

BB85_43:
mov.u64 %rd506, %rd512;
add.s32 %r80, %r101, 1024;
mov.u64 %rd480, %rd247;
setp.ge.u32	%p37, %r80, %r13;
mov.u64 %rd511, %rd247;
@%p37 bra BB85_45;

ld.global.u64 %rd511, [%rd60+8192];
ld.global.u64 %rd480, [%rd61+8192];

BB85_45:
mov.u64 %rd507, %rd511;
add.s32 %r81, %r101, 1280;
mov.u64 %rd479, %rd247;
setp.ge.u32	%p38, %r81, %r13;
mov.u64 %rd510, %rd247;
@%p38 bra BB85_47;

ld.global.u64 %rd510, [%rd60+10240];
ld.global.u64 %rd479, [%rd61+10240];

BB85_47:
mov.u64 %rd508, %rd510;
add.s32 %r82, %r101, 1536;
mov.u64 %rd478, %rd247;
setp.ge.u32	%p39, %r82, %r13;
mov.u64 %rd509, %rd247;
@%p39 bra BB85_50;

ld.global.u64 %rd509, [%rd60+12288];
ld.global.u64 %rd478, [%rd61+12288];

BB85_50:
add.s64 %rd261, %rd200, %rd59;
shl.b64 %rd262, %rd261, 4;
mov.u64 %rd263, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd116, %rd263, %rd262;
@%p32 bra BB85_64;
bra.uni BB85_51;

BB85_64:
st.shared.u64 [%rd116], %rd503;
st.shared.u64 [%rd116+8], %rd484;
st.shared.u64 [%rd116+4096], %rd504;
st.shared.u64 [%rd116+4104], %rd483;
st.shared.u64 [%rd116+8192], %rd505;
st.shared.u64 [%rd116+8200], %rd482;
st.shared.u64 [%rd116+12288], %rd506;
st.shared.u64 [%rd116+12296], %rd481;
st.shared.u64 [%rd116+16384], %rd507;
st.shared.u64 [%rd116+16392], %rd480;
st.shared.u64 [%rd116+20480], %rd508;
st.shared.u64 [%rd116+20488], %rd479;
bra.uni BB85_65;

BB85_51:
setp.ge.u32	%p41, %r101, %r13;
@%p41 bra BB85_53;

st.shared.u64 [%rd116], %rd503;
st.shared.u64 [%rd116+8], %rd484;

BB85_53:
add.s32 %r83, %r101, 256;
setp.ge.u32	%p42, %r83, %r13;
@%p42 bra BB85_55;

st.shared.u64 [%rd116+4096], %rd504;
st.shared.u64 [%rd116+4104], %rd483;

BB85_55:
add.s32 %r84, %r101, 512;
setp.ge.u32	%p43, %r84, %r13;
@%p43 bra BB85_57;

st.shared.u64 [%rd116+8192], %rd505;
st.shared.u64 [%rd116+8200], %rd482;

BB85_57:
add.s32 %r85, %r101, 768;
setp.ge.u32	%p44, %r85, %r13;
@%p44 bra BB85_59;

st.shared.u64 [%rd116+12288], %rd506;
st.shared.u64 [%rd116+12296], %rd481;

BB85_59:
add.s32 %r86, %r101, 1024;
setp.ge.u32	%p45, %r86, %r13;
@%p45 bra BB85_61;

st.shared.u64 [%rd116+16384], %rd507;
st.shared.u64 [%rd116+16392], %rd480;

BB85_61:
add.s32 %r87, %r101, 1280;
setp.ge.u32	%p46, %r87, %r13;
@%p46 bra BB85_63;

st.shared.u64 [%rd116+20480], %rd508;
st.shared.u64 [%rd116+20488], %rd479;

BB85_63:
add.s32 %r88, %r101, 1536;
setp.ge.u32	%p47, %r88, %r13;
@%p47 bra BB85_66;

BB85_65:
st.shared.u64 [%rd116+24576], %rd509;
st.shared.u64 [%rd116+24584], %rd478;

BB85_66:
bar.sync 0;
mul.lo.s32 %r19, %r101, 7;
add.s32 %r20, %r14, %r13;
min.u32 %r21, %r19, %r20;
setp.lt.u32	%p48, %r21, %r13;
sub.s32 %r89, %r21, %r13;
selp.b32	%r100, 0, %r89, %p48;
min.u32 %r99, %r14, %r21;
setp.ge.u32	%p49, %r100, %r99;
@%p49 bra BB85_69;

add.s32 %r24, %r21, -1;

BB85_68:
add.s32 %r90, %r99, %r100;
shr.u32 %r91, %r90, 1;
sub.s32 %r92, %r24, %r91;
cvt.u64.u32	%rd264, %r92;
add.s64 %rd265, %rd264, %rd59;
shl.b64 %rd266, %rd265, 4;
add.s64 %rd268, %rd263, %rd266;
mul.wide.u32 %rd269, %r91, 16;
add.s64 %rd270, %rd263, %rd269;
ld.shared.u64 %rd271, [%rd270];
ld.shared.u64 %rd272, [%rd268];
setp.lt.s64	%p50, %rd272, %rd271;
add.s32 %r93, %r91, 1;
selp.b32	%r100, %r100, %r93, %p50;
selp.b32	%r99, %r91, %r99, %p50;
setp.lt.u32	%p51, %r100, %r99;
@%p51 bra BB85_68;

BB85_69:
cvt.u64.u32	%rd117, %r100;
mul.wide.u32 %rd273, %r100, 16;
add.s64 %rd120, %rd263, %rd273;
mov.u64 %rd528, %rd120;
shl.b64 %rd275, %rd59, 4;
add.s64 %rd121, %rd263, %rd275;
sub.s32 %r94, %r21, %r100;
cvt.u64.u32	%rd276, %r94;
add.s64 %rd122, %rd276, %rd59;
shl.b64 %rd277, %rd122, 4;
add.s64 %rd125, %rd263, %rd277;
mov.u64 %rd516, %rd125;
cvt.u64.u32	%rd278, %r13;
add.s64 %rd279, %rd59, %rd278;
shl.b64 %rd280, %rd279, 4;
add.s64 %rd126, %rd263, %rd280;
ld.shared.u64 %rd281, [%rd120];
ld.shared.u64 %rd282, [%rd120+8];
add.u64 %rd283, %SP, 0;
cvta.to.local.u64 %rd284, %rd283;
st.local.u64 [%rd284+8], %rd282;
st.local.u64 [%rd284], %rd281;
ld.shared.u64 %rd285, [%rd125];
ld.shared.u64 %rd286, [%rd125+8];
add.u64 %rd287, %SP, 16;
cvta.to.local.u64 %rd288, %rd287;
st.local.u64 [%rd288+8], %rd286;
st.local.u64 [%rd288], %rd285;
mov.pred %p82, -1;
setp.ge.u64	%p53, %rd125, %rd126;
@%p53 bra BB85_72;

mov.pred %p82, 0;
setp.ge.u64	%p55, %rd120, %rd121;
@%p55 bra BB85_72;

ld.local.u64 %rd293, [%rd284];
ld.local.u64 %rd294, [%rd288];
setp.ge.s64	%p82, %rd294, %rd293;

BB85_72:
selp.b64	%rd299, %rd284, %rd288, %p82;
ld.local.u64 %rd127, [%rd299];
ld.local.u64 %rd128, [%rd299+8];
@%p82 bra BB85_74;
bra.uni BB85_73;

BB85_74:
mov.u64 %rd527, %rd125;
shl.b64 %rd307, %rd117, 4;
add.s64 %rd309, %rd307, %rd263;
add.s64 %rd528, %rd309, 16;
mov.u64 %rd539, %rd528;
ld.shared.u64 %rd310, [%rd120+16];
ld.shared.u64 %rd313, [%rd120+24];
st.local.u64 [%rd284], %rd310;
st.local.u64 [%rd284+8], %rd313;
bra.uni BB85_75;

BB85_73:
mov.u64 %rd539, %rd120;
add.s64 %rd302, %rd277, %rd263;
add.s64 %rd516, %rd302, 16;
mov.u64 %rd527, %rd516;
ld.shared.u64 %rd303, [%rd125+16];
ld.shared.u64 %rd306, [%rd125+24];
st.local.u64 [%rd288], %rd303;
st.local.u64 [%rd288+8], %rd306;

BB85_75:
mov.u64 %rd138, %rd539;
mov.u64 %rd136, %rd527;
mov.pred %p83, -1;
setp.ge.u64	%p57, %rd516, %rd126;
@%p57 bra BB85_78;

mov.pred %p83, 0;
setp.ge.u64	%p59, %rd528, %rd121;
@%p59 bra BB85_78;

ld.local.u64 %rd318, [%rd284];
ld.local.u64 %rd319, [%rd288];
setp.ge.s64	%p83, %rd319, %rd318;

BB85_78:
selp.b64	%rd324, %rd284, %rd288, %p83;
ld.local.u64 %rd139, [%rd324];
ld.local.u64 %rd140, [%rd324+8];
@%p83 bra BB85_80;
bra.uni BB85_79;

BB85_80:
add.s64 %rd528, %rd528, 16;
add.s64 %rd144, %rd138, 16;
ld.shared.u64 %rd329, [%rd138+16];
ld.shared.u64 %rd332, [%rd138+24];
st.local.u64 [%rd284], %rd329;
st.local.u64 [%rd284+8], %rd332;
mov.u64 %rd526, %rd136;
mov.u64 %rd538, %rd144;
bra.uni BB85_81;

BB85_79:
add.s64 %rd516, %rd516, 16;
add.s64 %rd142, %rd136, 16;
ld.shared.u64 %rd325, [%rd136+16];
ld.shared.u64 %rd328, [%rd136+24];
st.local.u64 [%rd288], %rd325;
st.local.u64 [%rd288+8], %rd328;
mov.u64 %rd526, %rd142;
mov.u64 %rd538, %rd138;

BB85_81:
mov.u64 %rd148, %rd538;
mov.u64 %rd146, %rd526;
mov.pred %p84, -1;
setp.ge.u64	%p61, %rd516, %rd126;
@%p61 bra BB85_84;

mov.pred %p84, 0;
setp.ge.u64	%p63, %rd528, %rd121;
@%p63 bra BB85_84;

ld.local.u64 %rd337, [%rd284];
ld.local.u64 %rd338, [%rd288];
setp.ge.s64	%p84, %rd338, %rd337;

BB85_84:
selp.b64	%rd343, %rd284, %rd288, %p84;
ld.local.u64 %rd149, [%rd343];
ld.local.u64 %rd150, [%rd343+8];
@%p84 bra BB85_86;
bra.uni BB85_85;

BB85_86:
add.s64 %rd528, %rd528, 16;
add.s64 %rd154, %rd148, 16;
ld.shared.u64 %rd348, [%rd148+16];
st.local.u64 [%rd284], %rd348;
ld.shared.u64 %rd351, [%rd148+24];
st.local.u64 [%rd284+8], %rd351;
mov.u64 %rd525, %rd146;
mov.u64 %rd537, %rd154;
bra.uni BB85_87;

BB85_85:
add.s64 %rd516, %rd516, 16;
add.s64 %rd152, %rd146, 16;
ld.shared.u64 %rd344, [%rd146+16];
st.local.u64 [%rd288], %rd344;
ld.shared.u64 %rd347, [%rd146+24];
st.local.u64 [%rd288+8], %rd347;
mov.u64 %rd525, %rd152;
mov.u64 %rd537, %rd148;

BB85_87:
mov.u64 %rd158, %rd537;
mov.u64 %rd156, %rd525;
mov.pred %p85, -1;
setp.ge.u64	%p65, %rd516, %rd126;
@%p65 bra BB85_90;

mov.pred %p85, 0;
setp.ge.u64	%p67, %rd528, %rd121;
@%p67 bra BB85_90;

ld.local.u64 %rd356, [%rd284];
ld.local.u64 %rd357, [%rd288];
setp.ge.s64	%p85, %rd357, %rd356;

BB85_90:
selp.b64	%rd362, %rd284, %rd288, %p85;
ld.local.u64 %rd159, [%rd362];
ld.local.u64 %rd160, [%rd362+8];
@%p85 bra BB85_92;
bra.uni BB85_91;

BB85_92:
add.s64 %rd528, %rd528, 16;
add.s64 %rd164, %rd158, 16;
ld.shared.u64 %rd367, [%rd158+16];
st.local.u64 [%rd284], %rd367;
ld.shared.u64 %rd370, [%rd158+24];
st.local.u64 [%rd284+8], %rd370;
mov.u64 %rd524, %rd156;
mov.u64 %rd536, %rd164;
bra.uni BB85_93;

BB85_91:
add.s64 %rd516, %rd516, 16;
add.s64 %rd162, %rd156, 16;
ld.shared.u64 %rd363, [%rd156+16];
st.local.u64 [%rd288], %rd363;
ld.shared.u64 %rd366, [%rd156+24];
st.local.u64 [%rd288+8], %rd366;
mov.u64 %rd524, %rd162;
mov.u64 %rd536, %rd158;

BB85_93:
mov.u64 %rd168, %rd536;
mov.u64 %rd166, %rd524;
mov.pred %p86, -1;
setp.ge.u64	%p69, %rd516, %rd126;
@%p69 bra BB85_96;

mov.pred %p86, 0;
setp.ge.u64	%p71, %rd528, %rd121;
@%p71 bra BB85_96;

ld.local.u64 %rd375, [%rd284];
ld.local.u64 %rd376, [%rd288];
setp.ge.s64	%p86, %rd376, %rd375;

BB85_96:
selp.b64	%rd381, %rd284, %rd288, %p86;
ld.local.u64 %rd169, [%rd381];
ld.local.u64 %rd170, [%rd381+8];
@%p86 bra BB85_98;
bra.uni BB85_97;

BB85_98:
add.s64 %rd528, %rd528, 16;
add.s64 %rd174, %rd168, 16;
ld.shared.u64 %rd386, [%rd168+16];
st.local.u64 [%rd284], %rd386;
ld.shared.u64 %rd389, [%rd168+24];
st.local.u64 [%rd284+8], %rd389;
mov.u64 %rd523, %rd166;
mov.u64 %rd535, %rd174;
bra.uni BB85_99;

BB85_97:
add.s64 %rd516, %rd516, 16;
add.s64 %rd172, %rd166, 16;
ld.shared.u64 %rd382, [%rd166+16];
st.local.u64 [%rd288], %rd382;
ld.shared.u64 %rd385, [%rd166+24];
st.local.u64 [%rd288+8], %rd385;
mov.u64 %rd523, %rd172;
mov.u64 %rd535, %rd168;

BB85_99:
mov.u64 %rd178, %rd535;
mov.u64 %rd176, %rd523;
mov.pred %p87, -1;
setp.ge.u64	%p73, %rd516, %rd126;
@%p73 bra BB85_102;

mov.pred %p87, 0;
setp.ge.u64	%p75, %rd528, %rd121;
@%p75 bra BB85_102;

ld.local.u64 %rd394, [%rd284];
ld.local.u64 %rd395, [%rd288];
setp.ge.s64	%p87, %rd395, %rd394;

BB85_102:
selp.b64	%rd400, %rd284, %rd288, %p87;
ld.local.u64 %rd179, [%rd400];
ld.local.u64 %rd180, [%rd400+8];
@%p87 bra BB85_104;
bra.uni BB85_103;

BB85_104:
add.s64 %rd528, %rd528, 16;
add.s64 %rd184, %rd178, 16;
ld.shared.u64 %rd405, [%rd178+16];
st.local.u64 [%rd284], %rd405;
ld.shared.u64 %rd408, [%rd178+24];
st.local.u64 [%rd284+8], %rd408;
mov.u64 %rd522, %rd176;
mov.u64 %rd534, %rd184;
bra.uni BB85_105;

BB85_103:
add.s64 %rd516, %rd516, 16;
add.s64 %rd182, %rd176, 16;
ld.shared.u64 %rd401, [%rd176+16];
st.local.u64 [%rd288], %rd401;
ld.shared.u64 %rd404, [%rd176+24];
st.local.u64 [%rd288+8], %rd404;
mov.u64 %rd522, %rd182;
mov.u64 %rd534, %rd178;

BB85_105:
mov.pred %p88, -1;
setp.ge.u64	%p77, %rd516, %rd126;
@%p77 bra BB85_108;

mov.pred %p88, 0;
setp.ge.u64	%p79, %rd528, %rd121;
@%p79 bra BB85_108;

ld.local.u64 %rd413, [%rd284];
ld.local.u64 %rd414, [%rd288];
setp.ge.s64	%p88, %rd414, %rd413;

BB85_108:
selp.b64	%rd419, %rd284, %rd288, %p88;
ld.local.u64 %rd189, [%rd419];
ld.local.u64 %rd190, [%rd419+8];
@%p88 bra BB85_110;
bra.uni BB85_109;

BB85_110:
ld.shared.u64 %rd424, [%rd534+16];
st.local.u64 [%rd284], %rd424;
ld.shared.u64 %rd427, [%rd534+24];
st.local.u64 [%rd284+8], %rd427;
bra.uni BB85_111;

BB85_109:
ld.shared.u64 %rd420, [%rd522+16];
st.local.u64 [%rd288], %rd420;
ld.shared.u64 %rd423, [%rd522+24];
st.local.u64 [%rd288+8], %rd423;

BB85_111:
cvta.to.global.u64 %rd191, %rd196;
bar.sync 0;
mul.wide.u32 %rd428, %r19, 16;
add.s64 %rd430, %rd263, %rd428;
st.shared.u64 [%rd430], %rd127;
st.shared.u64 [%rd430+8], %rd128;
st.shared.u64 [%rd430+16], %rd139;
st.shared.u64 [%rd430+24], %rd140;
st.shared.u64 [%rd430+32], %rd149;
st.shared.u64 [%rd430+40], %rd150;
st.shared.u64 [%rd430+48], %rd159;
st.shared.u64 [%rd430+56], %rd160;
st.shared.u64 [%rd430+64], %rd169;
st.shared.u64 [%rd430+72], %rd170;
st.shared.u64 [%rd430+80], %rd179;
st.shared.u64 [%rd430+88], %rd180;
st.shared.u64 [%rd430+96], %rd189;
st.shared.u64 [%rd430+104], %rd190;
bar.sync 0;
mul.lo.s32 %r96, %r34, 1792;
cvt.u64.u32	%rd192, %r96;
setp.ge.u32	%p80, %r101, %r20;
@%p80 bra BB85_113;

BB85_112:
cvt.u64.u32	%rd431, %r101;
add.s64 %rd432, %rd431, %rd192;
mul.wide.u32 %rd433, %r101, 16;
add.s64 %rd435, %rd263, %rd433;
ld.shared.u64 %rd436, [%rd435];
shl.b64 %rd437, %rd432, 4;
add.s64 %rd438, %rd191, %rd437;
ld.shared.u64 %rd439, [%rd435+8];
st.global.u64 [%rd438], %rd436;
st.global.u64 [%rd438+8], %rd439;
add.s32 %r101, %r101, 256;
setp.lt.u32	%p81, %r101, %r20;
@%p81 bra BB85_112;

BB85_113:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIlEEEEEPSF_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIlEEEEEPSF_EEEEvT__param_0[72]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot86[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<93>;
.reg .b16 %rs<4>;
.reg .b32 %r<95>;
.reg .b64 %rd<556>;


mov.u64 %rd555, __local_depot86;
cvta.local.u64 %SP, %rd555;
ld.param.u64 %rd198, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIlEEEEEPSF_EEEEvT__param_0+40];
ld.param.u64 %rd197, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIlEEEEEPSF_EEEEvT__param_0+32];
ld.param.u32 %r5, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIlEEEEEPSF_EEEEvT__param_0+16];
ld.param.u32 %r32, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIlEEEEEPSF_EEEEvT__param_0];
ld.param.u64 %rd199, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIlEEEEEPSF_EEEEvT__param_0+56];
ld.param.u64 %rd200, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIlEEEEEPSF_EEEEvT__param_0+64];
ld.param.u64 %rd196, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIlEEEEEPSF_EEEEvT__param_0+24];
ld.param.u64 %rd195, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIlEEEEEPSF_EEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd195;
cvta.to.global.u64 %rd201, %rd196;
cvta.to.global.u64 %rd2, %rd200;
mov.u32 %r34, %ctaid.x;
cvt.u64.u32	%rd202, %r34;
mul.lo.s64 %rd3, %rd202, %rd199;
mul.wide.u32 %rd203, %r34, 4;
add.s64 %rd204, %rd201, %rd203;
neg.s32 %r35, %r32;
and.b32 %r1, %r34, %r35;
shr.s32 %r2, %r32, 1;
mul.lo.s32 %r3, %r1, 1792;
ld.global.u32 %r4, [%rd204];
ld.global.u32 %r36, [%rd204+4];
add.s32 %r37, %r3, %r36;
min.s32 %r91, %r37, %r5;
add.s32 %r38, %r34, %r2;
mul.lo.s32 %r39, %r38, 1792;
sub.s32 %r40, %r39, %r4;
min.s32 %r7, %r40, %r5;
add.s32 %r41, %r39, 1792;
sub.s32 %r42, %r41, %r36;
min.s32 %r90, %r42, %r5;
add.s32 %r43, %r32, -1;
and.b32 %r44, %r34, %r43;
setp.ne.s32	%p15, %r43, %r44;
@%p15 bra BB86_2;

add.s32 %r45, %r1, %r2;
mul.lo.s32 %r46, %r45, 1792;
min.s32 %r91, %r46, %r5;
mad.lo.s32 %r47, %r2, 2, %r1;
mul.lo.s32 %r48, %r47, 1792;
min.s32 %r90, %r48, %r5;

BB86_2:
add.s32 %r49, %r3, %r4;
sub.s32 %r13, %r90, %r7;
sub.s32 %r14, %r91, %r49;
setp.gt.u32	%p16, %r14, 1791;
mov.u32 %r94, %tid.x;
cvt.u64.u32	%rd205, %r94;
cvt.u64.u32	%rd206, %r49;
add.s64 %rd207, %rd205, %rd206;
shl.b64 %rd208, %rd207, 4;
add.s64 %rd4, %rd1, %rd208;
@%p16 bra BB86_17;
bra.uni BB86_3;

BB86_17:
ld.global.u64 %rd456, [%rd4];
ld.global.u64 %rd437, [%rd4+8];
ld.global.u64 %rd457, [%rd4+4096];
ld.global.u64 %rd436, [%rd4+4104];
ld.global.u64 %rd458, [%rd4+8192];
ld.global.u64 %rd435, [%rd4+8200];
ld.global.u64 %rd459, [%rd4+12288];
ld.global.u64 %rd434, [%rd4+12296];
ld.global.u64 %rd460, [%rd4+16384];
ld.global.u64 %rd433, [%rd4+16392];
ld.global.u64 %rd461, [%rd4+20480];
ld.global.u64 %rd432, [%rd4+20488];
ld.global.u64 %rd462, [%rd4+24576];
ld.global.u64 %rd431, [%rd4+24584];
bra.uni BB86_18;

BB86_3:
mov.u64 %rd210, 0;
mov.u64 %rd437, %rd210;
setp.ge.u32	%p17, %r94, %r14;
mov.u64 %rd468, %rd210;
@%p17 bra BB86_5;

ld.global.u64 %rd5, [%rd4];
ld.global.u64 %rd437, [%rd4+8];
mov.u64 %rd468, %rd5;

BB86_5:
mov.u64 %rd444, %rd468;
mov.u64 %rd456, %rd444;
add.s32 %r50, %r94, 256;
mov.u64 %rd436, %rd210;
setp.ge.u32	%p18, %r50, %r14;
mov.u64 %rd467, %rd210;
@%p18 bra BB86_7;

ld.global.u64 %rd467, [%rd4+4096];
ld.global.u64 %rd436, [%rd4+4104];

BB86_7:
mov.u64 %rd457, %rd467;
add.s32 %r51, %r94, 512;
mov.u64 %rd435, %rd210;
setp.ge.u32	%p19, %r51, %r14;
mov.u64 %rd466, %rd210;
@%p19 bra BB86_9;

ld.global.u64 %rd466, [%rd4+8192];
ld.global.u64 %rd435, [%rd4+8200];

BB86_9:
mov.u64 %rd458, %rd466;
add.s32 %r52, %r94, 768;
mov.u64 %rd434, %rd210;
setp.ge.u32	%p20, %r52, %r14;
mov.u64 %rd465, %rd210;
@%p20 bra BB86_11;

ld.global.u64 %rd465, [%rd4+12288];
ld.global.u64 %rd434, [%rd4+12296];

BB86_11:
mov.u64 %rd459, %rd465;
add.s32 %r53, %r94, 1024;
mov.u64 %rd433, %rd210;
setp.ge.u32	%p21, %r53, %r14;
mov.u64 %rd464, %rd210;
@%p21 bra BB86_13;

ld.global.u64 %rd464, [%rd4+16384];
ld.global.u64 %rd433, [%rd4+16392];

BB86_13:
mov.u64 %rd460, %rd464;
add.s32 %r54, %r94, 1280;
mov.u64 %rd432, %rd210;
setp.ge.u32	%p22, %r54, %r14;
mov.u64 %rd463, %rd210;
@%p22 bra BB86_15;

ld.global.u64 %rd463, [%rd4+20480];
ld.global.u64 %rd432, [%rd4+20488];

BB86_15:
mov.u64 %rd461, %rd463;
add.s32 %r55, %r94, 1536;
mov.u64 %rd431, %rd210;
setp.ge.u32	%p23, %r55, %r14;
mov.u64 %rd462, %rd210;
@%p23 bra BB86_18;

ld.global.u64 %rd462, [%rd4+24576];
ld.global.u64 %rd431, [%rd4+24584];

BB86_18:
add.s64 %rd224, %rd205, %rd3;
shl.b64 %rd225, %rd224, 4;
add.s64 %rd59, %rd2, %rd225;
@%p16 bra BB86_32;
bra.uni BB86_19;

BB86_32:
st.global.u64 [%rd59], %rd456;
st.global.u64 [%rd59+8], %rd437;
st.global.u64 [%rd59+4096], %rd457;
st.global.u64 [%rd59+4104], %rd436;
st.global.u64 [%rd59+8192], %rd458;
st.global.u64 [%rd59+8200], %rd435;
st.global.u64 [%rd59+12288], %rd459;
st.global.u64 [%rd59+12296], %rd434;
st.global.u64 [%rd59+16384], %rd460;
st.global.u64 [%rd59+16392], %rd433;
st.global.u64 [%rd59+20480], %rd461;
st.global.u64 [%rd59+20488], %rd432;
bra.uni BB86_33;

BB86_19:
setp.ge.u32	%p25, %r94, %r14;
@%p25 bra BB86_21;

st.global.u64 [%rd59], %rd456;
st.global.u64 [%rd59+8], %rd437;

BB86_21:
add.s32 %r59, %r94, 256;
setp.ge.u32	%p26, %r59, %r14;
@%p26 bra BB86_23;

st.global.u64 [%rd59+4096], %rd457;
st.global.u64 [%rd59+4104], %rd436;

BB86_23:
add.s32 %r61, %r94, 512;
setp.ge.u32	%p27, %r61, %r14;
@%p27 bra BB86_25;

st.global.u64 [%rd59+8192], %rd458;
st.global.u64 [%rd59+8200], %rd435;

BB86_25:
add.s32 %r63, %r94, 768;
setp.ge.u32	%p28, %r63, %r14;
@%p28 bra BB86_27;

st.global.u64 [%rd59+12288], %rd459;
st.global.u64 [%rd59+12296], %rd434;

BB86_27:
add.s32 %r65, %r94, 1024;
setp.ge.u32	%p29, %r65, %r14;
@%p29 bra BB86_29;

st.global.u64 [%rd59+16384], %rd460;
st.global.u64 [%rd59+16392], %rd433;

BB86_29:
add.s32 %r67, %r94, 1280;
setp.ge.u32	%p30, %r67, %r14;
@%p30 bra BB86_31;

st.global.u64 [%rd59+20480], %rd461;
st.global.u64 [%rd59+20488], %rd432;

BB86_31:
add.s32 %r69, %r94, 1536;
setp.ge.u32	%p31, %r69, %r14;
@%p31 bra BB86_34;

BB86_33:
st.global.u64 [%rd59+24576], %rd462;
st.global.u64 [%rd59+24584], %rd431;

BB86_34:
cvt.u64.u32	%rd226, %r7;
cvt.u64.u32	%rd60, %r14;
add.s64 %rd61, %rd60, %rd3;
add.s64 %rd228, %rd205, %rd226;
shl.b64 %rd229, %rd228, 4;
add.s64 %rd62, %rd1, %rd229;
setp.gt.u32	%p32, %r13, 1791;
@%p32 bra BB86_49;
bra.uni BB86_35;

BB86_49:
ld.global.u64 %rd494, [%rd62];
ld.global.u64 %rd475, [%rd62+8];
ld.global.u64 %rd495, [%rd62+4096];
ld.global.u64 %rd474, [%rd62+4104];
ld.global.u64 %rd496, [%rd62+8192];
ld.global.u64 %rd473, [%rd62+8200];
ld.global.u64 %rd497, [%rd62+12288];
ld.global.u64 %rd472, [%rd62+12296];
ld.global.u64 %rd498, [%rd62+16384];
ld.global.u64 %rd471, [%rd62+16392];
ld.global.u64 %rd499, [%rd62+20480];
ld.global.u64 %rd470, [%rd62+20488];
ld.global.u64 %rd500, [%rd62+24576];
ld.global.u64 %rd469, [%rd62+24584];
bra.uni BB86_50;

BB86_35:
mov.u64 %rd231, 0;
mov.u64 %rd475, %rd231;
setp.ge.u32	%p33, %r94, %r13;
mov.u64 %rd506, %rd231;
@%p33 bra BB86_37;

ld.global.u64 %rd63, [%rd62];
ld.global.u64 %rd475, [%rd62+8];
mov.u64 %rd506, %rd63;

BB86_37:
mov.u64 %rd482, %rd506;
mov.u64 %rd494, %rd482;
add.s32 %r70, %r94, 256;
mov.u64 %rd474, %rd231;
setp.ge.u32	%p34, %r70, %r13;
mov.u64 %rd505, %rd231;
@%p34 bra BB86_39;

ld.global.u64 %rd505, [%rd62+4096];
ld.global.u64 %rd474, [%rd62+4104];

BB86_39:
mov.u64 %rd495, %rd505;
add.s32 %r71, %r94, 512;
mov.u64 %rd473, %rd231;
setp.ge.u32	%p35, %r71, %r13;
mov.u64 %rd504, %rd231;
@%p35 bra BB86_41;

ld.global.u64 %rd504, [%rd62+8192];
ld.global.u64 %rd473, [%rd62+8200];

BB86_41:
mov.u64 %rd496, %rd504;
add.s32 %r72, %r94, 768;
mov.u64 %rd472, %rd231;
setp.ge.u32	%p36, %r72, %r13;
mov.u64 %rd503, %rd231;
@%p36 bra BB86_43;

ld.global.u64 %rd503, [%rd62+12288];
ld.global.u64 %rd472, [%rd62+12296];

BB86_43:
mov.u64 %rd497, %rd503;
add.s32 %r73, %r94, 1024;
mov.u64 %rd471, %rd231;
setp.ge.u32	%p37, %r73, %r13;
mov.u64 %rd502, %rd231;
@%p37 bra BB86_45;

ld.global.u64 %rd502, [%rd62+16384];
ld.global.u64 %rd471, [%rd62+16392];

BB86_45:
mov.u64 %rd498, %rd502;
add.s32 %r74, %r94, 1280;
mov.u64 %rd470, %rd231;
setp.ge.u32	%p38, %r74, %r13;
mov.u64 %rd501, %rd231;
@%p38 bra BB86_47;

ld.global.u64 %rd501, [%rd62+20480];
ld.global.u64 %rd470, [%rd62+20488];

BB86_47:
mov.u64 %rd499, %rd501;
add.s32 %r75, %r94, 1536;
mov.u64 %rd469, %rd231;
setp.ge.u32	%p39, %r75, %r13;
mov.u64 %rd500, %rd231;
@%p39 bra BB86_50;

ld.global.u64 %rd500, [%rd62+24576];
ld.global.u64 %rd469, [%rd62+24584];

BB86_50:
add.s64 %rd245, %rd205, %rd61;
shl.b64 %rd246, %rd245, 4;
add.s64 %rd117, %rd2, %rd246;
@%p32 bra BB86_64;
bra.uni BB86_51;

BB86_64:
st.global.u64 [%rd117], %rd494;
st.global.u64 [%rd117+8], %rd475;
st.global.u64 [%rd117+4096], %rd495;
st.global.u64 [%rd117+4104], %rd474;
st.global.u64 [%rd117+8192], %rd496;
st.global.u64 [%rd117+8200], %rd473;
st.global.u64 [%rd117+12288], %rd497;
st.global.u64 [%rd117+12296], %rd472;
st.global.u64 [%rd117+16384], %rd498;
st.global.u64 [%rd117+16392], %rd471;
st.global.u64 [%rd117+20480], %rd499;
st.global.u64 [%rd117+20488], %rd470;
bra.uni BB86_65;

BB86_51:
setp.ge.u32	%p41, %r94, %r13;
@%p41 bra BB86_53;

st.global.u64 [%rd117], %rd494;
st.global.u64 [%rd117+8], %rd475;

BB86_53:
add.s32 %r76, %r94, 256;
setp.ge.u32	%p42, %r76, %r13;
@%p42 bra BB86_55;

st.global.u64 [%rd117+4096], %rd495;
st.global.u64 [%rd117+4104], %rd474;

BB86_55:
add.s32 %r77, %r94, 512;
setp.ge.u32	%p43, %r77, %r13;
@%p43 bra BB86_57;

st.global.u64 [%rd117+8192], %rd496;
st.global.u64 [%rd117+8200], %rd473;

BB86_57:
add.s32 %r78, %r94, 768;
setp.ge.u32	%p44, %r78, %r13;
@%p44 bra BB86_59;

st.global.u64 [%rd117+12288], %rd497;
st.global.u64 [%rd117+12296], %rd472;

BB86_59:
add.s32 %r79, %r94, 1024;
setp.ge.u32	%p45, %r79, %r13;
@%p45 bra BB86_61;

st.global.u64 [%rd117+16384], %rd498;
st.global.u64 [%rd117+16392], %rd471;

BB86_61:
add.s32 %r80, %r94, 1280;
setp.ge.u32	%p46, %r80, %r13;
@%p46 bra BB86_63;

st.global.u64 [%rd117+20480], %rd499;
st.global.u64 [%rd117+20488], %rd470;

BB86_63:
add.s32 %r81, %r94, 1536;
setp.ge.u32	%p47, %r81, %r13;
@%p47 bra BB86_66;

BB86_65:
st.global.u64 [%rd117+24576], %rd500;
st.global.u64 [%rd117+24584], %rd469;

BB86_66:
bar.sync 0;
mul.lo.s32 %r19, %r94, 7;
add.s32 %r20, %r14, %r13;
min.u32 %r21, %r19, %r20;
setp.lt.u32	%p48, %r21, %r13;
sub.s32 %r82, %r21, %r13;
selp.b32	%r93, 0, %r82, %p48;
min.u32 %r92, %r14, %r21;
setp.ge.u32	%p49, %r93, %r92;
@%p49 bra BB86_69;

add.s32 %r24, %r21, -1;

BB86_68:
add.s32 %r83, %r92, %r93;
shr.u32 %r84, %r83, 1;
sub.s32 %r85, %r24, %r84;
cvt.u64.u32	%rd247, %r85;
add.s64 %rd248, %rd247, %rd61;
cvt.u64.u32	%rd249, %r84;
add.s64 %rd250, %rd249, %rd3;
shl.b64 %rd251, %rd248, 4;
add.s64 %rd252, %rd2, %rd251;
shl.b64 %rd253, %rd250, 4;
add.s64 %rd254, %rd2, %rd253;
ld.global.u64 %rd255, [%rd254];
ld.global.u64 %rd256, [%rd252];
setp.lt.s64	%p50, %rd256, %rd255;
add.s32 %r86, %r84, 1;
selp.b32	%r93, %r93, %r86, %p50;
selp.b32	%r92, %r84, %r92, %p50;
setp.lt.u32	%p51, %r93, %r92;
@%p51 bra BB86_68;

BB86_69:
cvt.u64.u32	%rd258, %r93;
add.s64 %rd118, %rd258, %rd3;
shl.b64 %rd259, %rd118, 4;
add.s64 %rd119, %rd2, %rd259;
shl.b64 %rd260, %rd61, 4;
add.s64 %rd120, %rd2, %rd260;
sub.s32 %r87, %r21, %r93;
cvt.u64.u32	%rd261, %r87;
add.s64 %rd121, %rd61, %rd261;
shl.b64 %rd262, %rd121, 4;
add.s64 %rd122, %rd2, %rd262;
cvt.u64.u32	%rd263, %r13;
add.s64 %rd264, %rd263, %rd3;
add.s64 %rd265, %rd264, %rd60;
shl.b64 %rd266, %rd265, 4;
add.s64 %rd123, %rd2, %rd266;
add.u64 %rd267, %SP, 0;
cvta.to.local.u64 %rd124, %rd267;
mov.u64 %rd507, 0;
mov.pred %p52, 0;
@%p52 bra BB86_71;

BB86_70:
add.s64 %rd268, %rd124, %rd507;
mov.u16 %rs2, 0;
st.local.u8 [%rd268], %rs2;
add.s64 %rd507, %rd507, 1;
setp.lt.u64	%p53, %rd507, 16;
@%p53 bra BB86_70;

BB86_71:
ld.global.u64 %rd270, [%rd119];
ld.global.u64 %rd271, [%rd119+8];
st.local.u64 [%rd124+8], %rd271;
st.local.u64 [%rd124], %rd270;
add.u64 %rd274, %SP, 16;
cvta.to.local.u64 %rd127, %rd274;
mov.u64 %rd508, 0;
@%p52 bra BB86_73;

BB86_72:
add.s64 %rd275, %rd127, %rd508;
mov.u16 %rs3, 0;
st.local.u8 [%rd275], %rs3;
add.s64 %rd508, %rd508, 1;
setp.lt.u64	%p55, %rd508, 16;
@%p55 bra BB86_72;

BB86_73:
ld.global.u64 %rd276, [%rd122];
ld.global.u64 %rd277, [%rd122+8];
st.local.u64 [%rd127+8], %rd277;
st.local.u64 [%rd127], %rd276;
mov.pred %p86, -1;
setp.ge.u64	%p57, %rd122, %rd123;
@%p57 bra BB86_76;

mov.pred %p86, 0;
setp.ge.u64	%p59, %rd119, %rd120;
@%p59 bra BB86_76;

ld.local.u64 %rd284, [%rd124];
ld.local.u64 %rd285, [%rd127];
setp.ge.s64	%p86, %rd285, %rd284;

BB86_76:
selp.b64	%rd290, %rd124, %rd127, %p86;
ld.local.u64 %rd130, [%rd290];
ld.local.u64 %rd131, [%rd290+8];
@%p86 bra BB86_78;
bra.uni BB86_77;

BB86_78:
add.s64 %rd298, %rd259, %rd2;
add.s64 %rd134, %rd298, 16;
mov.u64 %rd553, %rd134;
ld.global.u64 %rd299, [%rd119+16];
st.local.u64 [%rd124], %rd299;
ld.global.u64 %rd302, [%rd119+24];
st.local.u64 [%rd124+8], %rd302;
mov.u64 %rd530, %rd122;
mov.u64 %rd531, %rd122;
mov.u64 %rd554, %rd134;
bra.uni BB86_79;

BB86_77:
add.s64 %rd292, %rd262, %rd2;
add.s64 %rd132, %rd292, 16;
mov.u64 %rd530, %rd132;
ld.global.u64 %rd293, [%rd122+16];
st.local.u64 [%rd127], %rd293;
ld.global.u64 %rd296, [%rd122+24];
st.local.u64 [%rd127+8], %rd296;
mov.u64 %rd531, %rd132;
mov.u64 %rd553, %rd119;
mov.u64 %rd554, %rd119;

BB86_79:
mov.u64 %rd139, %rd553;
mov.u64 %rd552, %rd554;
mov.u64 %rd137, %rd530;
mov.u64 %rd529, %rd531;
mov.pred %p87, -1;
setp.ge.u64	%p61, %rd529, %rd123;
@%p61 bra BB86_82;

mov.pred %p87, 0;
setp.ge.u64	%p63, %rd552, %rd120;
@%p63 bra BB86_82;

ld.local.u64 %rd307, [%rd124];
ld.local.u64 %rd308, [%rd127];
setp.ge.s64	%p87, %rd308, %rd307;

BB86_82:
selp.b64	%rd313, %rd124, %rd127, %p87;
ld.local.u64 %rd140, [%rd313];
ld.local.u64 %rd141, [%rd313+8];
@%p87 bra BB86_84;
bra.uni BB86_83;

BB86_84:
add.s64 %rd552, %rd552, 16;
add.s64 %rd145, %rd139, 16;
ld.global.u64 %rd318, [%rd139+16];
st.local.u64 [%rd124], %rd318;
ld.global.u64 %rd321, [%rd139+24];
st.local.u64 [%rd124+8], %rd321;
mov.u64 %rd528, %rd137;
mov.u64 %rd551, %rd145;
bra.uni BB86_85;

BB86_83:
add.s64 %rd529, %rd529, 16;
add.s64 %rd143, %rd137, 16;
ld.global.u64 %rd314, [%rd137+16];
st.local.u64 [%rd127], %rd314;
ld.global.u64 %rd317, [%rd137+24];
st.local.u64 [%rd127+8], %rd317;
mov.u64 %rd528, %rd143;
mov.u64 %rd551, %rd139;

BB86_85:
mov.u64 %rd149, %rd551;
mov.u64 %rd550, %rd552;
mov.u64 %rd147, %rd528;
mov.u64 %rd527, %rd529;
mov.pred %p88, -1;
setp.ge.u64	%p65, %rd527, %rd123;
@%p65 bra BB86_88;

mov.pred %p88, 0;
setp.ge.u64	%p67, %rd550, %rd120;
@%p67 bra BB86_88;

ld.local.u64 %rd326, [%rd124];
ld.local.u64 %rd327, [%rd127];
setp.ge.s64	%p88, %rd327, %rd326;

BB86_88:
selp.b64	%rd332, %rd124, %rd127, %p88;
ld.local.u64 %rd150, [%rd332];
ld.local.u64 %rd151, [%rd332+8];
@%p88 bra BB86_90;
bra.uni BB86_89;

BB86_90:
add.s64 %rd550, %rd550, 16;
add.s64 %rd155, %rd149, 16;
ld.global.u64 %rd337, [%rd149+16];
st.local.u64 [%rd124], %rd337;
ld.global.u64 %rd340, [%rd149+24];
st.local.u64 [%rd124+8], %rd340;
mov.u64 %rd526, %rd147;
mov.u64 %rd549, %rd155;
bra.uni BB86_91;

BB86_89:
add.s64 %rd527, %rd527, 16;
add.s64 %rd153, %rd147, 16;
ld.global.u64 %rd333, [%rd147+16];
st.local.u64 [%rd127], %rd333;
ld.global.u64 %rd336, [%rd147+24];
st.local.u64 [%rd127+8], %rd336;
mov.u64 %rd526, %rd153;
mov.u64 %rd549, %rd149;

BB86_91:
mov.u64 %rd159, %rd549;
mov.u64 %rd548, %rd550;
mov.u64 %rd157, %rd526;
mov.u64 %rd525, %rd527;
mov.pred %p89, -1;
setp.ge.u64	%p69, %rd525, %rd123;
@%p69 bra BB86_94;

mov.pred %p89, 0;
setp.ge.u64	%p71, %rd548, %rd120;
@%p71 bra BB86_94;

ld.local.u64 %rd345, [%rd124];
ld.local.u64 %rd346, [%rd127];
setp.ge.s64	%p89, %rd346, %rd345;

BB86_94:
selp.b64	%rd351, %rd124, %rd127, %p89;
ld.local.u64 %rd160, [%rd351];
ld.local.u64 %rd161, [%rd351+8];
@%p89 bra BB86_96;
bra.uni BB86_95;

BB86_96:
add.s64 %rd548, %rd548, 16;
add.s64 %rd165, %rd159, 16;
ld.global.u64 %rd356, [%rd159+16];
st.local.u64 [%rd124], %rd356;
ld.global.u64 %rd359, [%rd159+24];
st.local.u64 [%rd124+8], %rd359;
mov.u64 %rd524, %rd157;
mov.u64 %rd547, %rd165;
bra.uni BB86_97;

BB86_95:
add.s64 %rd525, %rd525, 16;
add.s64 %rd163, %rd157, 16;
ld.global.u64 %rd352, [%rd157+16];
st.local.u64 [%rd127], %rd352;
ld.global.u64 %rd355, [%rd157+24];
st.local.u64 [%rd127+8], %rd355;
mov.u64 %rd524, %rd163;
mov.u64 %rd547, %rd159;

BB86_97:
mov.u64 %rd169, %rd547;
mov.u64 %rd546, %rd548;
mov.u64 %rd167, %rd524;
mov.u64 %rd523, %rd525;
mov.pred %p90, -1;
setp.ge.u64	%p73, %rd523, %rd123;
@%p73 bra BB86_100;

mov.pred %p90, 0;
setp.ge.u64	%p75, %rd546, %rd120;
@%p75 bra BB86_100;

ld.local.u64 %rd364, [%rd124];
ld.local.u64 %rd365, [%rd127];
setp.ge.s64	%p90, %rd365, %rd364;

BB86_100:
selp.b64	%rd370, %rd124, %rd127, %p90;
ld.local.u64 %rd170, [%rd370];
ld.local.u64 %rd171, [%rd370+8];
@%p90 bra BB86_102;
bra.uni BB86_101;

BB86_102:
add.s64 %rd546, %rd546, 16;
add.s64 %rd175, %rd169, 16;
ld.global.u64 %rd375, [%rd169+16];
st.local.u64 [%rd124], %rd375;
ld.global.u64 %rd378, [%rd169+24];
st.local.u64 [%rd124+8], %rd378;
mov.u64 %rd522, %rd167;
mov.u64 %rd545, %rd175;
bra.uni BB86_103;

BB86_101:
add.s64 %rd523, %rd523, 16;
add.s64 %rd173, %rd167, 16;
ld.global.u64 %rd371, [%rd167+16];
st.local.u64 [%rd127], %rd371;
ld.global.u64 %rd374, [%rd167+24];
st.local.u64 [%rd127+8], %rd374;
mov.u64 %rd522, %rd173;
mov.u64 %rd545, %rd169;

BB86_103:
mov.u64 %rd179, %rd545;
mov.u64 %rd544, %rd546;
mov.u64 %rd177, %rd522;
mov.u64 %rd521, %rd523;
mov.pred %p91, -1;
setp.ge.u64	%p77, %rd521, %rd123;
@%p77 bra BB86_106;

mov.pred %p91, 0;
setp.ge.u64	%p79, %rd544, %rd120;
@%p79 bra BB86_106;

ld.local.u64 %rd383, [%rd124];
ld.local.u64 %rd384, [%rd127];
setp.ge.s64	%p91, %rd384, %rd383;

BB86_106:
selp.b64	%rd389, %rd124, %rd127, %p91;
ld.local.u64 %rd180, [%rd389];
ld.local.u64 %rd181, [%rd389+8];
@%p91 bra BB86_108;
bra.uni BB86_107;

BB86_108:
add.s64 %rd544, %rd544, 16;
add.s64 %rd185, %rd179, 16;
ld.global.u64 %rd394, [%rd179+16];
st.local.u64 [%rd124], %rd394;
ld.global.u64 %rd397, [%rd179+24];
st.local.u64 [%rd124+8], %rd397;
mov.u64 %rd520, %rd177;
mov.u64 %rd543, %rd185;
bra.uni BB86_109;

BB86_107:
add.s64 %rd521, %rd521, 16;
add.s64 %rd183, %rd177, 16;
ld.global.u64 %rd390, [%rd177+16];
st.local.u64 [%rd127], %rd390;
ld.global.u64 %rd393, [%rd177+24];
st.local.u64 [%rd127+8], %rd393;
mov.u64 %rd520, %rd183;
mov.u64 %rd543, %rd179;

BB86_109:
mov.pred %p80, -1;
setp.ge.u64	%p81, %rd521, %rd123;
mov.pred %p92, %p80;
@%p81 bra BB86_112;

setp.ge.u64	%p83, %rd544, %rd120;
mov.pred %p92, %p52;
@%p83 bra BB86_112;

ld.local.u64 %rd402, [%rd124];
ld.local.u64 %rd403, [%rd127];
setp.ge.s64	%p92, %rd403, %rd402;

BB86_112:
selp.b64	%rd408, %rd124, %rd127, %p92;
ld.local.u64 %rd190, [%rd408];
ld.local.u64 %rd191, [%rd408+8];
@%p92 bra BB86_114;
bra.uni BB86_113;

BB86_114:
ld.global.u64 %rd413, [%rd543+16];
st.local.u64 [%rd124], %rd413;
ld.global.u64 %rd416, [%rd543+24];
st.local.u64 [%rd124+8], %rd416;
bra.uni BB86_115;

BB86_113:
ld.global.u64 %rd409, [%rd520+16];
st.local.u64 [%rd127], %rd409;
ld.global.u64 %rd412, [%rd520+24];
st.local.u64 [%rd127+8], %rd412;

BB86_115:
cvta.to.global.u64 %rd192, %rd197;
cvta.to.global.u64 %rd193, %rd198;
bar.sync 0;
cvt.u64.u32	%rd417, %r19;
add.s64 %rd418, %rd417, %rd3;
shl.b64 %rd419, %rd418, 4;
add.s64 %rd420, %rd2, %rd419;
st.global.u64 [%rd420], %rd130;
st.global.u64 [%rd420+8], %rd131;
st.global.u64 [%rd420+16], %rd140;
st.global.u64 [%rd420+24], %rd141;
st.global.u64 [%rd420+32], %rd150;
st.global.u64 [%rd420+40], %rd151;
st.global.u64 [%rd420+48], %rd160;
st.global.u64 [%rd420+56], %rd161;
st.global.u64 [%rd420+64], %rd170;
st.global.u64 [%rd420+72], %rd171;
st.global.u64 [%rd420+80], %rd180;
st.global.u64 [%rd420+88], %rd181;
st.global.u64 [%rd420+96], %rd190;
st.global.u64 [%rd420+104], %rd191;
bar.sync 0;
mul.lo.s32 %r89, %r34, 1792;
cvt.u64.u32	%rd194, %r89;
setp.ge.u32	%p84, %r94, %r20;
@%p84 bra BB86_117;

BB86_116:
cvt.u64.u32	%rd421, %r94;
add.s64 %rd422, %rd421, %rd194;
shl.b64 %rd423, %rd422, 3;
add.s64 %rd424, %rd192, %rd423;
add.s64 %rd425, %rd193, %rd423;
add.s64 %rd426, %rd421, %rd3;
shl.b64 %rd427, %rd426, 4;
add.s64 %rd428, %rd2, %rd427;
ld.global.u64 %rd429, [%rd428];
st.global.u64 [%rd424], %rd429;
ld.global.u64 %rd430, [%rd428+8];
st.global.u64 [%rd425], %rd430;
add.s32 %r94, %r94, 256;
setp.lt.u32	%p85, %r94, %r20;
@%p85 bra BB86_116;

BB86_117:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIlEEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot87[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<89>;
.reg .b16 %rs<17>;
.reg .b32 %r<104>;
.reg .b64 %rd<556>;


mov.u64 %rd555, __local_depot87;
cvta.local.u64 %SP, %rd555;
ld.param.u64 %rd190, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+40];
ld.param.u64 %rd189, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+32];
ld.param.u32 %r5, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+16];
ld.param.u32 %r31, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0];
ld.param.u64 %rd188, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+24];
ld.param.u64 %rd187, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+8];
ld.param.v4.u8 {%rs9, %rs10, %rs11, %rs12}, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+52];
mov.u16 %rs8, %rs12;
mov.u16 %rs7, %rs11;
mov.u16 %rs6, %rs10;
mov.u16 %rs5, %rs9;
ld.param.v4.u8 {%rs13, %rs14, %rs15, %rs16}, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+48];
mov.u16 %rs4, %rs16;
mov.u16 %rs3, %rs15;
mov.u16 %rs2, %rs14;
mov.u16 %rs1, %rs13;
cvta.to.global.u64 %rd1, %rd187;
cvta.to.global.u64 %rd191, %rd188;
mov.u32 %r33, %ctaid.x;
mul.wide.u32 %rd192, %r33, 4;
add.s64 %rd193, %rd191, %rd192;
neg.s32 %r34, %r31;
and.b32 %r1, %r33, %r34;
shr.s32 %r2, %r31, 1;
mul.lo.s32 %r3, %r1, 1792;
ld.global.u32 %r4, [%rd193];
ld.global.u32 %r35, [%rd193+4];
add.s32 %r36, %r3, %r35;
min.s32 %r100, %r36, %r5;
add.s32 %r37, %r33, %r2;
mul.lo.s32 %r38, %r37, 1792;
sub.s32 %r39, %r38, %r4;
min.s32 %r7, %r39, %r5;
add.s32 %r40, %r38, 1792;
sub.s32 %r41, %r40, %r35;
min.s32 %r99, %r41, %r5;
add.s32 %r42, %r31, -1;
and.b32 %r43, %r33, %r42;
setp.ne.s32	%p15, %r42, %r43;
@%p15 bra BB87_2;

add.s32 %r44, %r1, %r2;
mul.lo.s32 %r45, %r44, 1792;
min.s32 %r100, %r45, %r5;
mad.lo.s32 %r46, %r2, 2, %r1;
mul.lo.s32 %r47, %r46, 1792;
min.s32 %r99, %r47, %r5;

BB87_2:
add.s32 %r48, %r3, %r4;
sub.s32 %r13, %r99, %r7;
sub.s32 %r14, %r100, %r48;
setp.gt.u32	%p16, %r14, 1791;
mov.u32 %r103, %tid.x;
cvt.u64.u32	%rd194, %r103;
cvt.u64.u32	%rd195, %r48;
add.s64 %rd196, %rd194, %rd195;
shl.b64 %rd197, %rd196, 4;
add.s64 %rd2, %rd1, %rd197;
@%p16 bra BB87_17;
bra.uni BB87_3;

BB87_17:
ld.global.u64 %rd460, [%rd2];
ld.global.u64 %rd441, [%rd2+8];
ld.global.u64 %rd461, [%rd2+4096];
ld.global.u64 %rd440, [%rd2+4104];
ld.global.u64 %rd462, [%rd2+8192];
ld.global.u64 %rd439, [%rd2+8200];
ld.global.u64 %rd463, [%rd2+12288];
ld.global.u64 %rd438, [%rd2+12296];
ld.global.u64 %rd464, [%rd2+16384];
ld.global.u64 %rd437, [%rd2+16392];
ld.global.u64 %rd465, [%rd2+20480];
ld.global.u64 %rd436, [%rd2+20488];
ld.global.u64 %rd466, [%rd2+24576];
ld.global.u64 %rd435, [%rd2+24584];
bra.uni BB87_18;

BB87_3:
mov.u64 %rd199, 0;
mov.u64 %rd441, %rd199;
setp.ge.u32	%p17, %r103, %r14;
mov.u64 %rd472, %rd199;
@%p17 bra BB87_5;

ld.global.u64 %rd3, [%rd2];
ld.global.u64 %rd441, [%rd2+8];
mov.u64 %rd472, %rd3;

BB87_5:
mov.u64 %rd448, %rd472;
mov.u64 %rd460, %rd448;
add.s32 %r49, %r103, 256;
mov.u64 %rd440, %rd199;
setp.ge.u32	%p18, %r49, %r14;
mov.u64 %rd471, %rd199;
@%p18 bra BB87_7;

ld.global.u64 %rd471, [%rd2+4096];
ld.global.u64 %rd440, [%rd2+4104];

BB87_7:
mov.u64 %rd461, %rd471;
add.s32 %r50, %r103, 512;
mov.u64 %rd439, %rd199;
setp.ge.u32	%p19, %r50, %r14;
mov.u64 %rd470, %rd199;
@%p19 bra BB87_9;

ld.global.u64 %rd470, [%rd2+8192];
ld.global.u64 %rd439, [%rd2+8200];

BB87_9:
mov.u64 %rd462, %rd470;
add.s32 %r51, %r103, 768;
mov.u64 %rd438, %rd199;
setp.ge.u32	%p20, %r51, %r14;
mov.u64 %rd469, %rd199;
@%p20 bra BB87_11;

ld.global.u64 %rd469, [%rd2+12288];
ld.global.u64 %rd438, [%rd2+12296];

BB87_11:
mov.u64 %rd463, %rd469;
add.s32 %r52, %r103, 1024;
mov.u64 %rd437, %rd199;
setp.ge.u32	%p21, %r52, %r14;
mov.u64 %rd468, %rd199;
@%p21 bra BB87_13;

ld.global.u64 %rd468, [%rd2+16384];
ld.global.u64 %rd437, [%rd2+16392];

BB87_13:
mov.u64 %rd464, %rd468;
add.s32 %r53, %r103, 1280;
mov.u64 %rd436, %rd199;
setp.ge.u32	%p22, %r53, %r14;
mov.u64 %rd467, %rd199;
@%p22 bra BB87_15;

ld.global.u64 %rd467, [%rd2+20480];
ld.global.u64 %rd436, [%rd2+20488];

BB87_15:
mov.u64 %rd465, %rd467;
add.s32 %r54, %r103, 1536;
mov.u64 %rd435, %rd199;
setp.ge.u32	%p23, %r54, %r14;
mov.u64 %rd466, %rd199;
@%p23 bra BB87_18;

ld.global.u64 %rd466, [%rd2+24576];
ld.global.u64 %rd435, [%rd2+24584];

BB87_18:
@%p16 bra BB87_33;
bra.uni BB87_19;

BB87_33:
mov.u32 %r75, %tid.x;
mul.wide.u32 %rd233, %r75, 16;
mov.u64 %rd234, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd235, %rd234, %rd233;
st.shared.u64 [%rd235], %rd460;
st.shared.u64 [%rd235+8], %rd441;
st.shared.u64 [%rd235+4096], %rd461;
st.shared.u64 [%rd235+4104], %rd440;
st.shared.u64 [%rd235+8192], %rd462;
st.shared.u64 [%rd235+8200], %rd439;
st.shared.u64 [%rd235+12288], %rd463;
st.shared.u64 [%rd235+12296], %rd438;
st.shared.u64 [%rd235+16384], %rd464;
st.shared.u64 [%rd235+16392], %rd437;
st.shared.u64 [%rd235+20480], %rd465;
st.shared.u64 [%rd235+20488], %rd436;
st.shared.u64 [%rd235+24576], %rd466;
st.shared.u64 [%rd235+24584], %rd435;
bra.uni BB87_34;

BB87_19:
setp.ge.u32	%p25, %r103, %r14;
@%p25 bra BB87_21;

mul.wide.u32 %rd212, %r103, 16;
mov.u64 %rd213, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd214, %rd213, %rd212;
st.shared.u64 [%rd214], %rd460;
st.shared.u64 [%rd214+8], %rd441;

BB87_21:
add.s32 %r58, %r103, 256;
setp.ge.u32	%p26, %r58, %r14;
@%p26 bra BB87_23;

mul.wide.u32 %rd215, %r103, 16;
mov.u64 %rd216, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd217, %rd216, %rd215;
st.shared.u64 [%rd217+4096], %rd461;
st.shared.u64 [%rd217+4104], %rd440;

BB87_23:
add.s32 %r61, %r103, 512;
setp.ge.u32	%p27, %r61, %r14;
@%p27 bra BB87_25;

mul.wide.u32 %rd218, %r103, 16;
mov.u64 %rd219, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd220, %rd219, %rd218;
st.shared.u64 [%rd220+8192], %rd462;
st.shared.u64 [%rd220+8200], %rd439;

BB87_25:
add.s32 %r64, %r103, 768;
setp.ge.u32	%p28, %r64, %r14;
@%p28 bra BB87_27;

mul.wide.u32 %rd221, %r103, 16;
mov.u64 %rd222, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd223, %rd222, %rd221;
st.shared.u64 [%rd223+12288], %rd463;
st.shared.u64 [%rd223+12296], %rd438;

BB87_27:
add.s32 %r67, %r103, 1024;
setp.ge.u32	%p29, %r67, %r14;
@%p29 bra BB87_29;

mul.wide.u32 %rd224, %r103, 16;
mov.u64 %rd225, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd226, %rd225, %rd224;
st.shared.u64 [%rd226+16384], %rd464;
st.shared.u64 [%rd226+16392], %rd437;

BB87_29:
add.s32 %r70, %r103, 1280;
setp.ge.u32	%p30, %r70, %r14;
@%p30 bra BB87_31;

mul.wide.u32 %rd227, %r103, 16;
mov.u64 %rd228, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd229, %rd228, %rd227;
st.shared.u64 [%rd229+20480], %rd465;
st.shared.u64 [%rd229+20488], %rd436;

BB87_31:
add.s32 %r73, %r103, 1536;
setp.ge.u32	%p31, %r73, %r14;
@%p31 bra BB87_34;

mul.wide.u32 %rd230, %r103, 16;
mov.u64 %rd231, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd232, %rd231, %rd230;
st.shared.u64 [%rd232+24576], %rd466;
st.shared.u64 [%rd232+24584], %rd435;

BB87_34:
cvt.u64.u32	%rd236, %r7;
cvt.u64.u32	%rd57, %r14;
add.s64 %rd238, %rd194, %rd236;
shl.b64 %rd239, %rd238, 4;
add.s64 %rd58, %rd1, %rd239;
setp.gt.u32	%p32, %r13, 1791;
@%p32 bra BB87_49;
bra.uni BB87_35;

BB87_49:
ld.global.u64 %rd498, [%rd58];
ld.global.u64 %rd479, [%rd58+8];
ld.global.u64 %rd499, [%rd58+4096];
ld.global.u64 %rd478, [%rd58+4104];
ld.global.u64 %rd500, [%rd58+8192];
ld.global.u64 %rd477, [%rd58+8200];
ld.global.u64 %rd501, [%rd58+12288];
ld.global.u64 %rd476, [%rd58+12296];
ld.global.u64 %rd502, [%rd58+16384];
ld.global.u64 %rd475, [%rd58+16392];
ld.global.u64 %rd503, [%rd58+20480];
ld.global.u64 %rd474, [%rd58+20488];
ld.global.u64 %rd504, [%rd58+24576];
ld.global.u64 %rd473, [%rd58+24584];
bra.uni BB87_50;

BB87_35:
mov.u64 %rd241, 0;
mov.u64 %rd479, %rd241;
setp.ge.u32	%p33, %r103, %r13;
mov.u64 %rd510, %rd241;
@%p33 bra BB87_37;

ld.global.u64 %rd59, [%rd58];
ld.global.u64 %rd479, [%rd58+8];
mov.u64 %rd510, %rd59;

BB87_37:
mov.u64 %rd486, %rd510;
mov.u64 %rd498, %rd486;
add.s32 %r76, %r103, 256;
mov.u64 %rd478, %rd241;
setp.ge.u32	%p34, %r76, %r13;
mov.u64 %rd509, %rd241;
@%p34 bra BB87_39;

ld.global.u64 %rd509, [%rd58+4096];
ld.global.u64 %rd478, [%rd58+4104];

BB87_39:
mov.u64 %rd499, %rd509;
add.s32 %r77, %r103, 512;
mov.u64 %rd477, %rd241;
setp.ge.u32	%p35, %r77, %r13;
mov.u64 %rd508, %rd241;
@%p35 bra BB87_41;

ld.global.u64 %rd508, [%rd58+8192];
ld.global.u64 %rd477, [%rd58+8200];

BB87_41:
mov.u64 %rd500, %rd508;
add.s32 %r78, %r103, 768;
mov.u64 %rd476, %rd241;
setp.ge.u32	%p36, %r78, %r13;
mov.u64 %rd507, %rd241;
@%p36 bra BB87_43;

ld.global.u64 %rd507, [%rd58+12288];
ld.global.u64 %rd476, [%rd58+12296];

BB87_43:
mov.u64 %rd501, %rd507;
add.s32 %r79, %r103, 1024;
mov.u64 %rd475, %rd241;
setp.ge.u32	%p37, %r79, %r13;
mov.u64 %rd506, %rd241;
@%p37 bra BB87_45;

ld.global.u64 %rd506, [%rd58+16384];
ld.global.u64 %rd475, [%rd58+16392];

BB87_45:
mov.u64 %rd502, %rd506;
add.s32 %r80, %r103, 1280;
mov.u64 %rd474, %rd241;
setp.ge.u32	%p38, %r80, %r13;
mov.u64 %rd505, %rd241;
@%p38 bra BB87_47;

ld.global.u64 %rd505, [%rd58+20480];
ld.global.u64 %rd474, [%rd58+20488];

BB87_47:
mov.u64 %rd503, %rd505;
add.s32 %r81, %r103, 1536;
mov.u64 %rd473, %rd241;
setp.ge.u32	%p39, %r81, %r13;
mov.u64 %rd504, %rd241;
@%p39 bra BB87_50;

ld.global.u64 %rd504, [%rd58+24576];
ld.global.u64 %rd473, [%rd58+24584];

BB87_50:
add.s64 %rd255, %rd194, %rd57;
shl.b64 %rd256, %rd255, 4;
mov.u64 %rd257, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd113, %rd257, %rd256;
@%p32 bra BB87_64;
bra.uni BB87_51;

BB87_64:
st.shared.u64 [%rd113], %rd498;
st.shared.u64 [%rd113+8], %rd479;
st.shared.u64 [%rd113+4096], %rd499;
st.shared.u64 [%rd113+4104], %rd478;
st.shared.u64 [%rd113+8192], %rd500;
st.shared.u64 [%rd113+8200], %rd477;
st.shared.u64 [%rd113+12288], %rd501;
st.shared.u64 [%rd113+12296], %rd476;
st.shared.u64 [%rd113+16384], %rd502;
st.shared.u64 [%rd113+16392], %rd475;
st.shared.u64 [%rd113+20480], %rd503;
st.shared.u64 [%rd113+20488], %rd474;
bra.uni BB87_65;

BB87_51:
setp.ge.u32	%p41, %r103, %r13;
@%p41 bra BB87_53;

st.shared.u64 [%rd113], %rd498;
st.shared.u64 [%rd113+8], %rd479;

BB87_53:
add.s32 %r82, %r103, 256;
setp.ge.u32	%p42, %r82, %r13;
@%p42 bra BB87_55;

st.shared.u64 [%rd113+4096], %rd499;
st.shared.u64 [%rd113+4104], %rd478;

BB87_55:
add.s32 %r83, %r103, 512;
setp.ge.u32	%p43, %r83, %r13;
@%p43 bra BB87_57;

st.shared.u64 [%rd113+8192], %rd500;
st.shared.u64 [%rd113+8200], %rd477;

BB87_57:
add.s32 %r84, %r103, 768;
setp.ge.u32	%p44, %r84, %r13;
@%p44 bra BB87_59;

st.shared.u64 [%rd113+12288], %rd501;
st.shared.u64 [%rd113+12296], %rd476;

BB87_59:
add.s32 %r85, %r103, 1024;
setp.ge.u32	%p45, %r85, %r13;
@%p45 bra BB87_61;

st.shared.u64 [%rd113+16384], %rd502;
st.shared.u64 [%rd113+16392], %rd475;

BB87_61:
add.s32 %r86, %r103, 1280;
setp.ge.u32	%p46, %r86, %r13;
@%p46 bra BB87_63;

st.shared.u64 [%rd113+20480], %rd503;
st.shared.u64 [%rd113+20488], %rd474;

BB87_63:
add.s32 %r87, %r103, 1536;
setp.ge.u32	%p47, %r87, %r13;
@%p47 bra BB87_66;

BB87_65:
st.shared.u64 [%rd113+24576], %rd504;
st.shared.u64 [%rd113+24584], %rd473;

BB87_66:
bar.sync 0;
mul.lo.s32 %r89, %r103, 7;
add.s32 %r18, %r14, %r13;
min.u32 %r19, %r89, %r18;
setp.lt.u32	%p48, %r19, %r13;
sub.s32 %r90, %r19, %r13;
selp.b32	%r102, 0, %r90, %p48;
min.u32 %r101, %r14, %r19;
setp.ge.u32	%p49, %r102, %r101;
@%p49 bra BB87_69;

add.s32 %r22, %r19, -1;

BB87_68:
add.s32 %r91, %r101, %r102;
shr.u32 %r92, %r91, 1;
sub.s32 %r93, %r22, %r92;
cvt.u64.u32	%rd258, %r93;
add.s64 %rd259, %rd258, %rd57;
shl.b64 %rd260, %rd259, 4;
add.s64 %rd262, %rd257, %rd260;
mul.wide.u32 %rd263, %r92, 16;
add.s64 %rd264, %rd257, %rd263;
ld.shared.u64 %rd265, [%rd264];
ld.shared.u64 %rd266, [%rd262];
setp.lt.s64	%p50, %rd266, %rd265;
add.s32 %r94, %r92, 1;
selp.b32	%r102, %r102, %r94, %p50;
selp.b32	%r101, %r92, %r101, %p50;
setp.lt.u32	%p51, %r102, %r101;
@%p51 bra BB87_68;

BB87_69:
cvt.u64.u32	%rd114, %r102;
mul.wide.u32 %rd267, %r102, 16;
add.s64 %rd115, %rd257, %rd267;
shl.b64 %rd269, %rd57, 4;
add.s64 %rd116, %rd257, %rd269;
sub.s32 %r95, %r19, %r102;
cvt.u64.u32	%rd270, %r95;
add.s64 %rd117, %rd270, %rd57;
shl.b64 %rd271, %rd117, 4;
add.s64 %rd118, %rd257, %rd271;
cvt.u64.u32	%rd272, %r13;
add.s64 %rd273, %rd57, %rd272;
shl.b64 %rd274, %rd273, 4;
add.s64 %rd119, %rd257, %rd274;
ld.shared.u64 %rd275, [%rd115];
ld.shared.u64 %rd276, [%rd115+8];
add.u64 %rd277, %SP, 0;
cvta.to.local.u64 %rd278, %rd277;
st.local.u64 [%rd278+8], %rd276;
st.local.u64 [%rd278], %rd275;
ld.shared.u64 %rd279, [%rd118];
ld.shared.u64 %rd280, [%rd118+8];
add.u64 %rd281, %SP, 16;
cvta.to.local.u64 %rd282, %rd281;
st.local.u64 [%rd282+8], %rd280;
st.local.u64 [%rd282], %rd279;
mov.pred %p82, -1;
setp.ge.u64	%p53, %rd118, %rd119;
@%p53 bra BB87_72;

mov.pred %p82, 0;
setp.ge.u64	%p55, %rd115, %rd116;
@%p55 bra BB87_72;

ld.local.u64 %rd287, [%rd278];
ld.local.u64 %rd288, [%rd282];
setp.ge.s64	%p82, %rd288, %rd287;

BB87_72:
selp.b64	%rd293, %rd278, %rd282, %p82;
ld.local.u64 %rd120, [%rd293];
ld.local.u64 %rd121, [%rd293+8];
@%p82 bra BB87_74;
bra.uni BB87_73;

BB87_74:
mov.u64 %rd532, %rd118;
shl.b64 %rd301, %rd114, 4;
add.s64 %rd303, %rd301, %rd257;
add.s64 %rd126, %rd303, 16;
mov.u64 %rd554, %rd126;
ld.shared.u64 %rd304, [%rd115+16];
ld.shared.u64 %rd307, [%rd115+24];
st.local.u64 [%rd278], %rd304;
st.local.u64 [%rd278+8], %rd307;
mov.u64 %rd521, %rd118;
mov.u64 %rd543, %rd126;
bra.uni BB87_75;

BB87_73:
mov.u64 %rd554, %rd115;
add.s64 %rd296, %rd271, %rd257;
add.s64 %rd123, %rd296, 16;
mov.u64 %rd532, %rd123;
ld.shared.u64 %rd297, [%rd118+16];
ld.shared.u64 %rd300, [%rd118+24];
st.local.u64 [%rd282], %rd297;
st.local.u64 [%rd282+8], %rd300;
mov.u64 %rd521, %rd123;
mov.u64 %rd543, %rd115;

BB87_75:
mov.u64 %rd131, %rd554;
mov.u64 %rd542, %rd543;
mov.u64 %rd129, %rd532;
mov.u64 %rd520, %rd521;
mov.pred %p83, -1;
setp.ge.u64	%p57, %rd520, %rd119;
@%p57 bra BB87_78;

mov.pred %p83, 0;
setp.ge.u64	%p59, %rd542, %rd116;
@%p59 bra BB87_78;

ld.local.u64 %rd312, [%rd278];
ld.local.u64 %rd313, [%rd282];
setp.ge.s64	%p83, %rd313, %rd312;

BB87_78:
selp.b64	%rd318, %rd278, %rd282, %p83;
ld.local.u64 %rd132, [%rd318];
ld.local.u64 %rd133, [%rd318+8];
@%p83 bra BB87_80;
bra.uni BB87_79;

BB87_80:
add.s64 %rd542, %rd542, 16;
add.s64 %rd137, %rd131, 16;
ld.shared.u64 %rd323, [%rd131+16];
ld.shared.u64 %rd326, [%rd131+24];
st.local.u64 [%rd278], %rd323;
st.local.u64 [%rd278+8], %rd326;
mov.u64 %rd531, %rd129;
mov.u64 %rd553, %rd137;
bra.uni BB87_81;

BB87_79:
add.s64 %rd520, %rd520, 16;
add.s64 %rd135, %rd129, 16;
ld.shared.u64 %rd319, [%rd129+16];
ld.shared.u64 %rd322, [%rd129+24];
st.local.u64 [%rd282], %rd319;
st.local.u64 [%rd282+8], %rd322;
mov.u64 %rd531, %rd135;
mov.u64 %rd553, %rd131;

BB87_81:
mov.u64 %rd141, %rd553;
mov.u64 %rd541, %rd542;
mov.u64 %rd139, %rd531;
mov.u64 %rd519, %rd520;
mov.pred %p84, -1;
setp.ge.u64	%p61, %rd519, %rd119;
@%p61 bra BB87_84;

mov.pred %p84, 0;
setp.ge.u64	%p63, %rd541, %rd116;
@%p63 bra BB87_84;

ld.local.u64 %rd331, [%rd278];
ld.local.u64 %rd332, [%rd282];
setp.ge.s64	%p84, %rd332, %rd331;

BB87_84:
selp.b64	%rd337, %rd278, %rd282, %p84;
ld.local.u64 %rd142, [%rd337];
ld.local.u64 %rd143, [%rd337+8];
@%p84 bra BB87_86;
bra.uni BB87_85;

BB87_86:
add.s64 %rd541, %rd541, 16;
add.s64 %rd147, %rd141, 16;
ld.shared.u64 %rd342, [%rd141+16];
st.local.u64 [%rd278], %rd342;
ld.shared.u64 %rd345, [%rd141+24];
st.local.u64 [%rd278+8], %rd345;
mov.u64 %rd530, %rd139;
mov.u64 %rd552, %rd147;
bra.uni BB87_87;

BB87_85:
add.s64 %rd519, %rd519, 16;
add.s64 %rd145, %rd139, 16;
ld.shared.u64 %rd338, [%rd139+16];
st.local.u64 [%rd282], %rd338;
ld.shared.u64 %rd341, [%rd139+24];
st.local.u64 [%rd282+8], %rd341;
mov.u64 %rd530, %rd145;
mov.u64 %rd552, %rd141;

BB87_87:
mov.u64 %rd151, %rd552;
mov.u64 %rd540, %rd541;
mov.u64 %rd149, %rd530;
mov.u64 %rd518, %rd519;
mov.pred %p85, -1;
setp.ge.u64	%p65, %rd518, %rd119;
@%p65 bra BB87_90;

mov.pred %p85, 0;
setp.ge.u64	%p67, %rd540, %rd116;
@%p67 bra BB87_90;

ld.local.u64 %rd350, [%rd278];
ld.local.u64 %rd351, [%rd282];
setp.ge.s64	%p85, %rd351, %rd350;

BB87_90:
selp.b64	%rd356, %rd278, %rd282, %p85;
ld.local.u64 %rd152, [%rd356];
ld.local.u64 %rd153, [%rd356+8];
@%p85 bra BB87_92;
bra.uni BB87_91;

BB87_92:
add.s64 %rd540, %rd540, 16;
add.s64 %rd157, %rd151, 16;
ld.shared.u64 %rd361, [%rd151+16];
st.local.u64 [%rd278], %rd361;
ld.shared.u64 %rd364, [%rd151+24];
st.local.u64 [%rd278+8], %rd364;
mov.u64 %rd529, %rd149;
mov.u64 %rd551, %rd157;
bra.uni BB87_93;

BB87_91:
add.s64 %rd518, %rd518, 16;
add.s64 %rd155, %rd149, 16;
ld.shared.u64 %rd357, [%rd149+16];
st.local.u64 [%rd282], %rd357;
ld.shared.u64 %rd360, [%rd149+24];
st.local.u64 [%rd282+8], %rd360;
mov.u64 %rd529, %rd155;
mov.u64 %rd551, %rd151;

BB87_93:
mov.u64 %rd161, %rd551;
mov.u64 %rd539, %rd540;
mov.u64 %rd159, %rd529;
mov.u64 %rd517, %rd518;
mov.pred %p86, -1;
setp.ge.u64	%p69, %rd517, %rd119;
@%p69 bra BB87_96;

mov.pred %p86, 0;
setp.ge.u64	%p71, %rd539, %rd116;
@%p71 bra BB87_96;

ld.local.u64 %rd369, [%rd278];
ld.local.u64 %rd370, [%rd282];
setp.ge.s64	%p86, %rd370, %rd369;

BB87_96:
selp.b64	%rd375, %rd278, %rd282, %p86;
ld.local.u64 %rd162, [%rd375];
ld.local.u64 %rd163, [%rd375+8];
@%p86 bra BB87_98;
bra.uni BB87_97;

BB87_98:
add.s64 %rd539, %rd539, 16;
add.s64 %rd167, %rd161, 16;
ld.shared.u64 %rd380, [%rd161+16];
st.local.u64 [%rd278], %rd380;
ld.shared.u64 %rd383, [%rd161+24];
st.local.u64 [%rd278+8], %rd383;
mov.u64 %rd528, %rd159;
mov.u64 %rd550, %rd167;
bra.uni BB87_99;

BB87_97:
add.s64 %rd517, %rd517, 16;
add.s64 %rd165, %rd159, 16;
ld.shared.u64 %rd376, [%rd159+16];
st.local.u64 [%rd282], %rd376;
ld.shared.u64 %rd379, [%rd159+24];
st.local.u64 [%rd282+8], %rd379;
mov.u64 %rd528, %rd165;
mov.u64 %rd550, %rd161;

BB87_99:
mov.u64 %rd171, %rd550;
mov.u64 %rd538, %rd539;
mov.u64 %rd169, %rd528;
mov.u64 %rd516, %rd517;
mov.pred %p87, -1;
setp.ge.u64	%p73, %rd516, %rd119;
@%p73 bra BB87_102;

mov.pred %p87, 0;
setp.ge.u64	%p75, %rd538, %rd116;
@%p75 bra BB87_102;

ld.local.u64 %rd388, [%rd278];
ld.local.u64 %rd389, [%rd282];
setp.ge.s64	%p87, %rd389, %rd388;

BB87_102:
selp.b64	%rd394, %rd278, %rd282, %p87;
ld.local.u64 %rd172, [%rd394];
ld.local.u64 %rd173, [%rd394+8];
@%p87 bra BB87_104;
bra.uni BB87_103;

BB87_104:
add.s64 %rd538, %rd538, 16;
add.s64 %rd177, %rd171, 16;
ld.shared.u64 %rd399, [%rd171+16];
st.local.u64 [%rd278], %rd399;
ld.shared.u64 %rd402, [%rd171+24];
st.local.u64 [%rd278+8], %rd402;
mov.u64 %rd527, %rd169;
mov.u64 %rd549, %rd177;
bra.uni BB87_105;

BB87_103:
add.s64 %rd516, %rd516, 16;
add.s64 %rd175, %rd169, 16;
ld.shared.u64 %rd395, [%rd169+16];
st.local.u64 [%rd282], %rd395;
ld.shared.u64 %rd398, [%rd169+24];
st.local.u64 [%rd282+8], %rd398;
mov.u64 %rd527, %rd175;
mov.u64 %rd549, %rd171;

BB87_105:
mov.pred %p88, -1;
setp.ge.u64	%p77, %rd516, %rd119;
@%p77 bra BB87_108;

mov.pred %p88, 0;
setp.ge.u64	%p79, %rd538, %rd116;
@%p79 bra BB87_108;

ld.local.u64 %rd407, [%rd278];
ld.local.u64 %rd408, [%rd282];
setp.ge.s64	%p88, %rd408, %rd407;

BB87_108:
selp.b64	%rd413, %rd278, %rd282, %p88;
ld.local.u64 %rd182, [%rd413];
ld.local.u64 %rd183, [%rd413+8];
@%p88 bra BB87_110;
bra.uni BB87_109;

BB87_110:
ld.shared.u64 %rd418, [%rd549+16];
st.local.u64 [%rd278], %rd418;
ld.shared.u64 %rd421, [%rd549+24];
st.local.u64 [%rd278+8], %rd421;
bra.uni BB87_111;

BB87_109:
ld.shared.u64 %rd414, [%rd527+16];
st.local.u64 [%rd282], %rd414;
ld.shared.u64 %rd417, [%rd527+24];
st.local.u64 [%rd282+8], %rd417;

BB87_111:
cvta.to.global.u64 %rd184, %rd189;
cvta.to.global.u64 %rd185, %rd190;
bar.sync 0;
mul.wide.u32 %rd422, %r89, 16;
add.s64 %rd424, %rd257, %rd422;
st.shared.u64 [%rd424], %rd120;
st.shared.u64 [%rd424+8], %rd121;
st.shared.u64 [%rd424+16], %rd132;
st.shared.u64 [%rd424+24], %rd133;
st.shared.u64 [%rd424+32], %rd142;
st.shared.u64 [%rd424+40], %rd143;
st.shared.u64 [%rd424+48], %rd152;
st.shared.u64 [%rd424+56], %rd153;
st.shared.u64 [%rd424+64], %rd162;
st.shared.u64 [%rd424+72], %rd163;
st.shared.u64 [%rd424+80], %rd172;
st.shared.u64 [%rd424+88], %rd173;
st.shared.u64 [%rd424+96], %rd182;
st.shared.u64 [%rd424+104], %rd183;
bar.sync 0;
mul.lo.s32 %r98, %r33, 1792;
cvt.u64.u32	%rd186, %r98;
setp.ge.u32	%p80, %r103, %r18;
@%p80 bra BB87_113;

BB87_112:
cvt.u64.u32	%rd425, %r103;
add.s64 %rd426, %rd425, %rd186;
shl.b64 %rd427, %rd426, 3;
add.s64 %rd428, %rd184, %rd427;
add.s64 %rd429, %rd185, %rd427;
mul.wide.u32 %rd430, %r103, 16;
add.s64 %rd432, %rd257, %rd430;
ld.shared.u64 %rd433, [%rd432];
ld.shared.u64 %rd434, [%rd432+8];
st.global.u64 [%rd428], %rd433;
st.global.u64 [%rd429], %rd434;
add.s32 %r103, %r103, 256;
setp.lt.u32	%p81, %r103, %r18;
@%p81 bra BB87_112;

BB87_113:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSR_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSR_EEEEvT__param_0[72]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot88[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<93>;
.reg .b16 %rs<4>;
.reg .b32 %r<92>;
.reg .b64 %rd<657>;


mov.u64 %rd656, __local_depot88;
cvta.local.u64 %SP, %rd656;
ld.param.u64 %rd225, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSR_EEEEvT__param_0+56];
ld.param.u64 %rd224, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSR_EEEEvT__param_0+40];
ld.param.u64 %rd219, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSR_EEEEvT__param_0];
ld.param.u64 %rd222, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSR_EEEEvT__param_0+24];
ld.param.u64 %rd226, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSR_EEEEvT__param_0+64];
ld.param.u64 %rd223, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSR_EEEEvT__param_0+32];
ld.param.u64 %rd221, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSR_EEEEvT__param_0+16];
ld.param.u64 %rd220, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI10ThrustLTOpIlEEEEEPSR_EEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd220;
cvta.to.global.u64 %rd2, %rd221;
cvta.to.global.u64 %rd227, %rd223;
cvta.to.global.u64 %rd3, %rd226;
mov.u32 %r17, %ctaid.x;
cvt.u32.u64	%r1, %rd222;
cvt.u32.u64	%r18, %rd219;
mul.wide.u32 %rd228, %r17, 8;
add.s64 %rd229, %rd227, %rd228;
ld.global.u32 %r2, [%rd229];
ld.global.u32 %r19, [%rd229+8];
neg.s32 %r20, %r18;
and.b32 %r3, %r17, %r20;
shr.s32 %r4, %r18, 1;
mul.lo.s32 %r5, %r3, 1792;
add.s32 %r21, %r19, %r5;
min.s32 %r91, %r21, %r1;
add.s32 %r22, %r17, %r4;
mul.lo.s32 %r23, %r22, 1792;
sub.s32 %r24, %r23, %r2;
min.s32 %r7, %r24, %r1;
add.s32 %r25, %r23, 1792;
sub.s32 %r26, %r25, %r19;
min.s32 %r90, %r26, %r1;
add.s32 %r27, %r18, -1;
and.b32 %r28, %r17, %r27;
setp.ne.s32	%p15, %r27, %r28;
@%p15 bra BB88_2;

add.s32 %r29, %r3, %r4;
mul.lo.s32 %r30, %r29, 1792;
min.s32 %r91, %r30, %r1;
mad.lo.s32 %r31, %r4, 2, %r3;
mul.lo.s32 %r32, %r31, 1792;
min.s32 %r90, %r32, %r1;

BB88_2:
add.s32 %r33, %r5, %r2;
cvt.s64.s32	%rd230, %r90;
cvt.s64.s32	%rd4, %r7;
sub.s64 %rd5, %rd230, %rd4;
cvt.s64.s32	%rd231, %r91;
cvt.s64.s32	%rd232, %r33;
sub.s64 %rd6, %rd231, %rd232;
setp.gt.s64	%p16, %rd6, 1791;
mov.u32 %r13, %tid.x;
cvt.u64.u32	%rd655, %r13;
add.s64 %rd233, %rd655, %rd232;
shl.b64 %rd234, %rd233, 3;
add.s64 %rd8, %rd1, %rd234;
add.s64 %rd9, %rd2, %rd234;
@%p16 bra BB88_17;
bra.uni BB88_3;

BB88_17:
ld.global.u64 %rd553, [%rd8];
ld.global.u64 %rd534, [%rd9];
ld.global.u64 %rd554, [%rd8+2048];
ld.global.u64 %rd533, [%rd9+2048];
ld.global.u64 %rd555, [%rd8+4096];
ld.global.u64 %rd532, [%rd9+4096];
ld.global.u64 %rd556, [%rd8+6144];
ld.global.u64 %rd531, [%rd9+6144];
ld.global.u64 %rd557, [%rd8+8192];
ld.global.u64 %rd530, [%rd9+8192];
ld.global.u64 %rd558, [%rd8+10240];
ld.global.u64 %rd529, [%rd9+10240];
ld.global.u64 %rd559, [%rd8+12288];
ld.global.u64 %rd528, [%rd9+12288];
bra.uni BB88_18;

BB88_3:
mov.u64 %rd236, 0;
mov.u64 %rd534, %rd236;
setp.ge.s64	%p17, %rd655, %rd6;
mov.u64 %rd565, %rd236;
@%p17 bra BB88_5;

ld.global.u64 %rd10, [%rd8];
ld.global.u64 %rd534, [%rd9];
mov.u64 %rd565, %rd10;

BB88_5:
mov.u64 %rd541, %rd565;
mov.u64 %rd553, %rd541;
cvt.u32.u64	%r34, %rd655;
add.s32 %r35, %r34, 256;
cvt.u64.u32	%rd239, %r35;
mov.u64 %rd533, %rd236;
setp.ge.s64	%p18, %rd239, %rd6;
mov.u64 %rd564, %rd236;
@%p18 bra BB88_7;

ld.global.u64 %rd564, [%rd8+2048];
ld.global.u64 %rd533, [%rd9+2048];

BB88_7:
mov.u64 %rd554, %rd564;
add.s32 %r36, %r13, 512;
cvt.u64.u32	%rd242, %r36;
mov.u64 %rd532, %rd236;
setp.ge.s64	%p19, %rd242, %rd6;
mov.u64 %rd563, %rd236;
@%p19 bra BB88_9;

ld.global.u64 %rd563, [%rd8+4096];
ld.global.u64 %rd532, [%rd9+4096];

BB88_9:
mov.u64 %rd555, %rd563;
add.s32 %r37, %r13, 768;
cvt.u64.u32	%rd245, %r37;
mov.u64 %rd531, %rd236;
setp.ge.s64	%p20, %rd245, %rd6;
mov.u64 %rd562, %rd236;
@%p20 bra BB88_11;

ld.global.u64 %rd562, [%rd8+6144];
ld.global.u64 %rd531, [%rd9+6144];

BB88_11:
mov.u64 %rd556, %rd562;
add.s32 %r38, %r13, 1024;
cvt.u64.u32	%rd248, %r38;
mov.u64 %rd530, %rd236;
setp.ge.s64	%p21, %rd248, %rd6;
mov.u64 %rd561, %rd236;
@%p21 bra BB88_13;

ld.global.u64 %rd561, [%rd8+8192];
ld.global.u64 %rd530, [%rd9+8192];

BB88_13:
mov.u64 %rd557, %rd561;
add.s32 %r39, %r13, 1280;
cvt.u64.u32	%rd251, %r39;
mov.u64 %rd529, %rd236;
setp.ge.s64	%p22, %rd251, %rd6;
mov.u64 %rd560, %rd236;
@%p22 bra BB88_15;

ld.global.u64 %rd560, [%rd8+10240];
ld.global.u64 %rd529, [%rd9+10240];

BB88_15:
mov.u64 %rd558, %rd560;
add.s32 %r40, %r13, 1536;
cvt.u64.u32	%rd254, %r40;
mov.u64 %rd528, %rd236;
setp.ge.s64	%p23, %rd254, %rd6;
mov.u64 %rd559, %rd236;
@%p23 bra BB88_18;

ld.global.u64 %rd559, [%rd8+12288];
ld.global.u64 %rd528, [%rd9+12288];

BB88_18:
@%p16 bra BB88_33;
bra.uni BB88_19;

BB88_33:
cvt.u64.u32	%rd304, %r13;
cvt.u64.u32	%rd305, %r17;
mul.lo.s64 %rd306, %rd305, %rd225;
add.s64 %rd307, %rd304, %rd306;
shl.b64 %rd308, %rd307, 4;
add.s64 %rd309, %rd3, %rd308;
st.global.u64 [%rd309], %rd553;
st.global.u64 [%rd309+8], %rd534;
st.global.u64 [%rd309+4096], %rd554;
st.global.u64 [%rd309+4104], %rd533;
st.global.u64 [%rd309+8192], %rd555;
st.global.u64 [%rd309+8200], %rd532;
st.global.u64 [%rd309+12288], %rd556;
st.global.u64 [%rd309+12296], %rd531;
st.global.u64 [%rd309+16384], %rd557;
st.global.u64 [%rd309+16392], %rd530;
st.global.u64 [%rd309+20480], %rd558;
st.global.u64 [%rd309+20488], %rd529;
st.global.u64 [%rd309+24576], %rd559;
st.global.u64 [%rd309+24584], %rd528;
bra.uni BB88_34;

BB88_19:
setp.ge.s64	%p25, %rd655, %rd6;
@%p25 bra BB88_21;

cvt.u64.u32	%rd257, %r17;
mul.lo.s64 %rd258, %rd257, %rd225;
add.s64 %rd259, %rd655, %rd258;
shl.b64 %rd260, %rd259, 4;
add.s64 %rd261, %rd3, %rd260;
st.global.u64 [%rd261], %rd553;
st.global.u64 [%rd261+8], %rd534;

BB88_21:
add.s32 %r45, %r13, 256;
cvt.u64.u32	%rd262, %r45;
setp.ge.s64	%p26, %rd262, %rd6;
@%p26 bra BB88_23;

cvt.u64.u32	%rd264, %r17;
mul.lo.s64 %rd265, %rd264, %rd225;
add.s64 %rd266, %rd655, %rd265;
shl.b64 %rd267, %rd266, 4;
add.s64 %rd268, %rd3, %rd267;
st.global.u64 [%rd268+4096], %rd554;
st.global.u64 [%rd268+4104], %rd533;

BB88_23:
add.s32 %r49, %r13, 512;
cvt.u64.u32	%rd269, %r49;
setp.ge.s64	%p27, %rd269, %rd6;
@%p27 bra BB88_25;

cvt.u64.u32	%rd271, %r17;
mul.lo.s64 %rd272, %rd271, %rd225;
add.s64 %rd273, %rd655, %rd272;
shl.b64 %rd274, %rd273, 4;
add.s64 %rd275, %rd3, %rd274;
st.global.u64 [%rd275+8192], %rd555;
st.global.u64 [%rd275+8200], %rd532;

BB88_25:
add.s32 %r53, %r13, 768;
cvt.u64.u32	%rd276, %r53;
setp.ge.s64	%p28, %rd276, %rd6;
@%p28 bra BB88_27;

cvt.u64.u32	%rd278, %r17;
mul.lo.s64 %rd279, %rd278, %rd225;
add.s64 %rd280, %rd655, %rd279;
shl.b64 %rd281, %rd280, 4;
add.s64 %rd282, %rd3, %rd281;
st.global.u64 [%rd282+12288], %rd556;
st.global.u64 [%rd282+12296], %rd531;

BB88_27:
add.s32 %r57, %r13, 1024;
cvt.u64.u32	%rd283, %r57;
setp.ge.s64	%p29, %rd283, %rd6;
@%p29 bra BB88_29;

cvt.u64.u32	%rd285, %r17;
mul.lo.s64 %rd286, %rd285, %rd225;
add.s64 %rd287, %rd655, %rd286;
shl.b64 %rd288, %rd287, 4;
add.s64 %rd289, %rd3, %rd288;
st.global.u64 [%rd289+16384], %rd557;
st.global.u64 [%rd289+16392], %rd530;

BB88_29:
add.s32 %r61, %r13, 1280;
cvt.u64.u32	%rd290, %r61;
setp.ge.s64	%p30, %rd290, %rd6;
@%p30 bra BB88_31;

cvt.u64.u32	%rd292, %r17;
mul.lo.s64 %rd293, %rd292, %rd225;
add.s64 %rd294, %rd655, %rd293;
shl.b64 %rd295, %rd294, 4;
add.s64 %rd296, %rd3, %rd295;
st.global.u64 [%rd296+20480], %rd558;
st.global.u64 [%rd296+20488], %rd529;

BB88_31:
add.s32 %r65, %r13, 1536;
cvt.u64.u32	%rd297, %r65;
setp.ge.s64	%p31, %rd297, %rd6;
@%p31 bra BB88_34;

cvt.u64.u32	%rd299, %r17;
mul.lo.s64 %rd300, %rd299, %rd225;
add.s64 %rd301, %rd655, %rd300;
shl.b64 %rd302, %rd301, 4;
add.s64 %rd303, %rd3, %rd302;
st.global.u64 [%rd303+24576], %rd559;
st.global.u64 [%rd303+24584], %rd528;

BB88_34:
cvt.u64.u32	%rd310, %r17;
mul.lo.s64 %rd65, %rd310, %rd225;
add.s64 %rd66, %rd6, %rd65;
add.s64 %rd311, %rd655, %rd4;
shl.b64 %rd312, %rd311, 3;
add.s64 %rd68, %rd1, %rd312;
add.s64 %rd69, %rd2, %rd312;
setp.gt.s64	%p32, %rd5, 1791;
@%p32 bra BB88_49;
bra.uni BB88_35;

BB88_49:
ld.global.u64 %rd591, [%rd68];
ld.global.u64 %rd572, [%rd69];
ld.global.u64 %rd592, [%rd68+2048];
ld.global.u64 %rd571, [%rd69+2048];
ld.global.u64 %rd593, [%rd68+4096];
ld.global.u64 %rd570, [%rd69+4096];
ld.global.u64 %rd594, [%rd68+6144];
ld.global.u64 %rd569, [%rd69+6144];
ld.global.u64 %rd595, [%rd68+8192];
ld.global.u64 %rd568, [%rd69+8192];
ld.global.u64 %rd596, [%rd68+10240];
ld.global.u64 %rd567, [%rd69+10240];
ld.global.u64 %rd597, [%rd68+12288];
ld.global.u64 %rd566, [%rd69+12288];
bra.uni BB88_50;

BB88_35:
mov.u64 %rd314, 0;
mov.u64 %rd572, %rd314;
setp.ge.s64	%p33, %rd655, %rd5;
mov.u64 %rd603, %rd314;
@%p33 bra BB88_37;

ld.global.u64 %rd70, [%rd68];
ld.global.u64 %rd572, [%rd69];
mov.u64 %rd603, %rd70;

BB88_37:
mov.u64 %rd579, %rd603;
mov.u64 %rd591, %rd579;
cvt.u32.u64	%r71, %rd655;
add.s32 %r72, %r71, 256;
cvt.u64.u32	%rd317, %r72;
mov.u64 %rd571, %rd314;
setp.ge.s64	%p34, %rd317, %rd5;
mov.u64 %rd602, %rd314;
@%p34 bra BB88_39;

ld.global.u64 %rd602, [%rd68+2048];
ld.global.u64 %rd571, [%rd69+2048];

BB88_39:
mov.u64 %rd592, %rd602;
add.s32 %r73, %r13, 512;
cvt.u64.u32	%rd320, %r73;
mov.u64 %rd570, %rd314;
setp.ge.s64	%p35, %rd320, %rd5;
mov.u64 %rd601, %rd314;
@%p35 bra BB88_41;

ld.global.u64 %rd601, [%rd68+4096];
ld.global.u64 %rd570, [%rd69+4096];

BB88_41:
mov.u64 %rd593, %rd601;
add.s32 %r74, %r13, 768;
cvt.u64.u32	%rd323, %r74;
mov.u64 %rd569, %rd314;
setp.ge.s64	%p36, %rd323, %rd5;
mov.u64 %rd600, %rd314;
@%p36 bra BB88_43;

ld.global.u64 %rd600, [%rd68+6144];
ld.global.u64 %rd569, [%rd69+6144];

BB88_43:
mov.u64 %rd594, %rd600;
add.s32 %r75, %r13, 1024;
cvt.u64.u32	%rd326, %r75;
mov.u64 %rd568, %rd314;
setp.ge.s64	%p37, %rd326, %rd5;
mov.u64 %rd599, %rd314;
@%p37 bra BB88_45;

ld.global.u64 %rd599, [%rd68+8192];
ld.global.u64 %rd568, [%rd69+8192];

BB88_45:
mov.u64 %rd595, %rd599;
add.s32 %r76, %r13, 1280;
cvt.u64.u32	%rd329, %r76;
mov.u64 %rd567, %rd314;
setp.ge.s64	%p38, %rd329, %rd5;
mov.u64 %rd598, %rd314;
@%p38 bra BB88_47;

ld.global.u64 %rd598, [%rd68+10240];
ld.global.u64 %rd567, [%rd69+10240];

BB88_47:
mov.u64 %rd596, %rd598;
add.s32 %r77, %r13, 1536;
cvt.u64.u32	%rd332, %r77;
mov.u64 %rd566, %rd314;
setp.ge.s64	%p39, %rd332, %rd5;
mov.u64 %rd597, %rd314;
@%p39 bra BB88_50;

ld.global.u64 %rd597, [%rd68+12288];
ld.global.u64 %rd566, [%rd69+12288];

BB88_50:
add.s64 %rd333, %rd655, %rd66;
shl.b64 %rd334, %rd333, 4;
add.s64 %rd125, %rd3, %rd334;
@%p32 bra BB88_64;
bra.uni BB88_51;

BB88_64:
st.global.u64 [%rd125], %rd591;
st.global.u64 [%rd125+8], %rd572;
st.global.u64 [%rd125+4096], %rd592;
st.global.u64 [%rd125+4104], %rd571;
st.global.u64 [%rd125+8192], %rd593;
st.global.u64 [%rd125+8200], %rd570;
st.global.u64 [%rd125+12288], %rd594;
st.global.u64 [%rd125+12296], %rd569;
st.global.u64 [%rd125+16384], %rd595;
st.global.u64 [%rd125+16392], %rd568;
st.global.u64 [%rd125+20480], %rd596;
st.global.u64 [%rd125+20488], %rd567;
bra.uni BB88_65;

BB88_51:
setp.ge.s64	%p41, %rd655, %rd5;
@%p41 bra BB88_53;

st.global.u64 [%rd125], %rd591;
st.global.u64 [%rd125+8], %rd572;

BB88_53:
cvt.u32.u64	%r78, %rd655;
add.s32 %r79, %r78, 256;
cvt.u64.u32	%rd335, %r79;
setp.ge.s64	%p42, %rd335, %rd5;
@%p42 bra BB88_55;

st.global.u64 [%rd125+4096], %rd592;
st.global.u64 [%rd125+4104], %rd571;

BB88_55:
add.s32 %r80, %r13, 512;
cvt.u64.u32	%rd336, %r80;
setp.ge.s64	%p43, %rd336, %rd5;
@%p43 bra BB88_57;

st.global.u64 [%rd125+8192], %rd593;
st.global.u64 [%rd125+8200], %rd570;

BB88_57:
add.s32 %r81, %r13, 768;
cvt.u64.u32	%rd337, %r81;
setp.ge.s64	%p44, %rd337, %rd5;
@%p44 bra BB88_59;

st.global.u64 [%rd125+12288], %rd594;
st.global.u64 [%rd125+12296], %rd569;

BB88_59:
add.s32 %r82, %r13, 1024;
cvt.u64.u32	%rd338, %r82;
setp.ge.s64	%p45, %rd338, %rd5;
@%p45 bra BB88_61;

st.global.u64 [%rd125+16384], %rd595;
st.global.u64 [%rd125+16392], %rd568;

BB88_61:
add.s32 %r83, %r13, 1280;
cvt.u64.u32	%rd339, %r83;
setp.ge.s64	%p46, %rd339, %rd5;
@%p46 bra BB88_63;

st.global.u64 [%rd125+20480], %rd596;
st.global.u64 [%rd125+20488], %rd567;

BB88_63:
add.s32 %r84, %r13, 1536;
cvt.u64.u32	%rd340, %r84;
setp.ge.s64	%p47, %rd340, %rd5;
@%p47 bra BB88_66;

BB88_65:
st.global.u64 [%rd125+24576], %rd597;
st.global.u64 [%rd125+24584], %rd566;

BB88_66:
bar.sync 0;
mul.lo.s32 %r85, %r13, 7;
cvt.u64.u32	%rd126, %r85;
add.s64 %rd127, %rd6, %rd5;
min.s64 %rd128, %rd126, %rd127;
setp.lt.s64	%p48, %rd128, %rd5;
sub.s64 %rd341, %rd128, %rd5;
selp.b64	%rd605, 0, %rd341, %p48;
min.s64 %rd604, %rd6, %rd128;
setp.ge.s64	%p49, %rd605, %rd604;
@%p49 bra BB88_69;

add.s64 %rd342, %rd66, %rd128;
add.s64 %rd131, %rd342, -1;

BB88_68:
add.s64 %rd343, %rd604, %rd605;
shr.s64 %rd344, %rd343, 1;
sub.s64 %rd345, %rd131, %rd344;
add.s64 %rd346, %rd344, %rd65;
shl.b64 %rd347, %rd345, 4;
add.s64 %rd348, %rd3, %rd347;
shl.b64 %rd349, %rd346, 4;
add.s64 %rd350, %rd3, %rd349;
ld.global.u64 %rd351, [%rd350];
ld.global.u64 %rd352, [%rd348];
setp.lt.s64	%p50, %rd352, %rd351;
add.s64 %rd353, %rd344, 1;
selp.b64	%rd605, %rd605, %rd353, %p50;
selp.b64	%rd604, %rd344, %rd604, %p50;
setp.lt.s64	%p51, %rd605, %rd604;
@%p51 bra BB88_68;

BB88_69:
add.s64 %rd137, %rd605, %rd65;
shl.b64 %rd357, %rd137, 4;
add.s64 %rd138, %rd3, %rd357;
shl.b64 %rd358, %rd66, 4;
add.s64 %rd139, %rd3, %rd358;
add.s64 %rd359, %rd66, %rd128;
sub.s64 %rd140, %rd359, %rd605;
shl.b64 %rd360, %rd140, 4;
add.s64 %rd141, %rd3, %rd360;
add.s64 %rd361, %rd127, %rd65;
shl.b64 %rd362, %rd361, 4;
add.s64 %rd142, %rd3, %rd362;
add.u64 %rd363, %SP, 0;
cvta.to.local.u64 %rd143, %rd363;
mov.u64 %rd606, 0;
mov.pred %p52, 0;
@%p52 bra BB88_71;

BB88_70:
add.s64 %rd364, %rd143, %rd606;
mov.u16 %rs2, 0;
st.local.u8 [%rd364], %rs2;
add.s64 %rd606, %rd606, 1;
setp.lt.u64	%p53, %rd606, 16;
@%p53 bra BB88_70;

BB88_71:
ld.global.u64 %rd366, [%rd138];
ld.global.u64 %rd367, [%rd138+8];
st.local.u64 [%rd143+8], %rd367;
st.local.u64 [%rd143], %rd366;
add.u64 %rd370, %SP, 16;
cvta.to.local.u64 %rd146, %rd370;
mov.u64 %rd607, 0;
@%p52 bra BB88_73;

BB88_72:
add.s64 %rd371, %rd146, %rd607;
mov.u16 %rs3, 0;
st.local.u8 [%rd371], %rs3;
add.s64 %rd607, %rd607, 1;
setp.lt.u64	%p55, %rd607, 16;
@%p55 bra BB88_72;

BB88_73:
ld.global.u64 %rd372, [%rd141];
ld.global.u64 %rd373, [%rd141+8];
st.local.u64 [%rd146+8], %rd373;
st.local.u64 [%rd146], %rd372;
mov.pred %p86, -1;
setp.ge.u64	%p57, %rd141, %rd142;
@%p57 bra BB88_76;

mov.pred %p86, 0;
setp.ge.u64	%p59, %rd138, %rd139;
@%p59 bra BB88_76;

ld.local.u64 %rd380, [%rd143];
ld.local.u64 %rd381, [%rd146];
setp.ge.s64	%p86, %rd381, %rd380;

BB88_76:
selp.b64	%rd386, %rd143, %rd146, %p86;
ld.local.u64 %rd149, [%rd386];
ld.local.u64 %rd150, [%rd386+8];
@%p86 bra BB88_78;
bra.uni BB88_77;

BB88_78:
add.s64 %rd394, %rd357, %rd3;
add.s64 %rd153, %rd394, 16;
mov.u64 %rd652, %rd153;
ld.global.u64 %rd395, [%rd138+16];
st.local.u64 [%rd143], %rd395;
ld.global.u64 %rd398, [%rd138+24];
st.local.u64 [%rd143+8], %rd398;
mov.u64 %rd629, %rd141;
mov.u64 %rd630, %rd141;
mov.u64 %rd653, %rd153;
bra.uni BB88_79;

BB88_77:
add.s64 %rd388, %rd360, %rd3;
add.s64 %rd151, %rd388, 16;
mov.u64 %rd629, %rd151;
ld.global.u64 %rd389, [%rd141+16];
st.local.u64 [%rd146], %rd389;
ld.global.u64 %rd392, [%rd141+24];
st.local.u64 [%rd146+8], %rd392;
mov.u64 %rd630, %rd151;
mov.u64 %rd652, %rd138;
mov.u64 %rd653, %rd138;

BB88_79:
mov.u64 %rd158, %rd652;
mov.u64 %rd651, %rd653;
mov.u64 %rd156, %rd629;
mov.u64 %rd628, %rd630;
mov.pred %p87, -1;
setp.ge.u64	%p61, %rd628, %rd142;
@%p61 bra BB88_82;

mov.pred %p87, 0;
setp.ge.u64	%p63, %rd651, %rd139;
@%p63 bra BB88_82;

ld.local.u64 %rd403, [%rd143];
ld.local.u64 %rd404, [%rd146];
setp.ge.s64	%p87, %rd404, %rd403;

BB88_82:
selp.b64	%rd409, %rd143, %rd146, %p87;
ld.local.u64 %rd159, [%rd409];
ld.local.u64 %rd160, [%rd409+8];
@%p87 bra BB88_84;
bra.uni BB88_83;

BB88_84:
add.s64 %rd651, %rd651, 16;
add.s64 %rd164, %rd158, 16;
ld.global.u64 %rd414, [%rd158+16];
st.local.u64 [%rd143], %rd414;
ld.global.u64 %rd417, [%rd158+24];
st.local.u64 [%rd143+8], %rd417;
mov.u64 %rd627, %rd156;
mov.u64 %rd650, %rd164;
bra.uni BB88_85;

BB88_83:
add.s64 %rd628, %rd628, 16;
add.s64 %rd162, %rd156, 16;
ld.global.u64 %rd410, [%rd156+16];
st.local.u64 [%rd146], %rd410;
ld.global.u64 %rd413, [%rd156+24];
st.local.u64 [%rd146+8], %rd413;
mov.u64 %rd627, %rd162;
mov.u64 %rd650, %rd158;

BB88_85:
mov.u64 %rd168, %rd650;
mov.u64 %rd649, %rd651;
mov.u64 %rd166, %rd627;
mov.u64 %rd626, %rd628;
mov.pred %p88, -1;
setp.ge.u64	%p65, %rd626, %rd142;
@%p65 bra BB88_88;

mov.pred %p88, 0;
setp.ge.u64	%p67, %rd649, %rd139;
@%p67 bra BB88_88;

ld.local.u64 %rd422, [%rd143];
ld.local.u64 %rd423, [%rd146];
setp.ge.s64	%p88, %rd423, %rd422;

BB88_88:
selp.b64	%rd428, %rd143, %rd146, %p88;
ld.local.u64 %rd169, [%rd428];
ld.local.u64 %rd170, [%rd428+8];
@%p88 bra BB88_90;
bra.uni BB88_89;

BB88_90:
add.s64 %rd649, %rd649, 16;
add.s64 %rd174, %rd168, 16;
ld.global.u64 %rd433, [%rd168+16];
st.local.u64 [%rd143], %rd433;
ld.global.u64 %rd436, [%rd168+24];
st.local.u64 [%rd143+8], %rd436;
mov.u64 %rd625, %rd166;
mov.u64 %rd648, %rd174;
bra.uni BB88_91;

BB88_89:
add.s64 %rd626, %rd626, 16;
add.s64 %rd172, %rd166, 16;
ld.global.u64 %rd429, [%rd166+16];
st.local.u64 [%rd146], %rd429;
ld.global.u64 %rd432, [%rd166+24];
st.local.u64 [%rd146+8], %rd432;
mov.u64 %rd625, %rd172;
mov.u64 %rd648, %rd168;

BB88_91:
mov.u64 %rd178, %rd648;
mov.u64 %rd647, %rd649;
mov.u64 %rd176, %rd625;
mov.u64 %rd624, %rd626;
mov.pred %p89, -1;
setp.ge.u64	%p69, %rd624, %rd142;
@%p69 bra BB88_94;

mov.pred %p89, 0;
setp.ge.u64	%p71, %rd647, %rd139;
@%p71 bra BB88_94;

ld.local.u64 %rd441, [%rd143];
ld.local.u64 %rd442, [%rd146];
setp.ge.s64	%p89, %rd442, %rd441;

BB88_94:
selp.b64	%rd447, %rd143, %rd146, %p89;
ld.local.u64 %rd179, [%rd447];
ld.local.u64 %rd180, [%rd447+8];
@%p89 bra BB88_96;
bra.uni BB88_95;

BB88_96:
add.s64 %rd647, %rd647, 16;
add.s64 %rd184, %rd178, 16;
ld.global.u64 %rd452, [%rd178+16];
st.local.u64 [%rd143], %rd452;
ld.global.u64 %rd455, [%rd178+24];
st.local.u64 [%rd143+8], %rd455;
mov.u64 %rd623, %rd176;
mov.u64 %rd646, %rd184;
bra.uni BB88_97;

BB88_95:
add.s64 %rd624, %rd624, 16;
add.s64 %rd182, %rd176, 16;
ld.global.u64 %rd448, [%rd176+16];
st.local.u64 [%rd146], %rd448;
ld.global.u64 %rd451, [%rd176+24];
st.local.u64 [%rd146+8], %rd451;
mov.u64 %rd623, %rd182;
mov.u64 %rd646, %rd178;

BB88_97:
mov.u64 %rd188, %rd646;
mov.u64 %rd645, %rd647;
mov.u64 %rd186, %rd623;
mov.u64 %rd622, %rd624;
mov.pred %p90, -1;
setp.ge.u64	%p73, %rd622, %rd142;
@%p73 bra BB88_100;

mov.pred %p90, 0;
setp.ge.u64	%p75, %rd645, %rd139;
@%p75 bra BB88_100;

ld.local.u64 %rd460, [%rd143];
ld.local.u64 %rd461, [%rd146];
setp.ge.s64	%p90, %rd461, %rd460;

BB88_100:
selp.b64	%rd466, %rd143, %rd146, %p90;
ld.local.u64 %rd189, [%rd466];
ld.local.u64 %rd190, [%rd466+8];
@%p90 bra BB88_102;
bra.uni BB88_101;

BB88_102:
add.s64 %rd645, %rd645, 16;
add.s64 %rd194, %rd188, 16;
ld.global.u64 %rd471, [%rd188+16];
st.local.u64 [%rd143], %rd471;
ld.global.u64 %rd474, [%rd188+24];
st.local.u64 [%rd143+8], %rd474;
mov.u64 %rd621, %rd186;
mov.u64 %rd644, %rd194;
bra.uni BB88_103;

BB88_101:
add.s64 %rd622, %rd622, 16;
add.s64 %rd192, %rd186, 16;
ld.global.u64 %rd467, [%rd186+16];
st.local.u64 [%rd146], %rd467;
ld.global.u64 %rd470, [%rd186+24];
st.local.u64 [%rd146+8], %rd470;
mov.u64 %rd621, %rd192;
mov.u64 %rd644, %rd188;

BB88_103:
mov.u64 %rd198, %rd644;
mov.u64 %rd643, %rd645;
mov.u64 %rd196, %rd621;
mov.u64 %rd620, %rd622;
mov.pred %p91, -1;
setp.ge.u64	%p77, %rd620, %rd142;
@%p77 bra BB88_106;

mov.pred %p91, 0;
setp.ge.u64	%p79, %rd643, %rd139;
@%p79 bra BB88_106;

ld.local.u64 %rd479, [%rd143];
ld.local.u64 %rd480, [%rd146];
setp.ge.s64	%p91, %rd480, %rd479;

BB88_106:
selp.b64	%rd485, %rd143, %rd146, %p91;
ld.local.u64 %rd199, [%rd485];
ld.local.u64 %rd200, [%rd485+8];
@%p91 bra BB88_108;
bra.uni BB88_107;

BB88_108:
add.s64 %rd643, %rd643, 16;
add.s64 %rd204, %rd198, 16;
ld.global.u64 %rd490, [%rd198+16];
st.local.u64 [%rd143], %rd490;
ld.global.u64 %rd493, [%rd198+24];
st.local.u64 [%rd143+8], %rd493;
mov.u64 %rd619, %rd196;
mov.u64 %rd642, %rd204;
bra.uni BB88_109;

BB88_107:
add.s64 %rd620, %rd620, 16;
add.s64 %rd202, %rd196, 16;
ld.global.u64 %rd486, [%rd196+16];
st.local.u64 [%rd146], %rd486;
ld.global.u64 %rd489, [%rd196+24];
st.local.u64 [%rd146+8], %rd489;
mov.u64 %rd619, %rd202;
mov.u64 %rd642, %rd198;

BB88_109:
mov.pred %p80, -1;
setp.ge.u64	%p81, %rd620, %rd142;
mov.pred %p92, %p80;
@%p81 bra BB88_112;

setp.ge.u64	%p83, %rd643, %rd139;
mov.pred %p92, %p52;
@%p83 bra BB88_112;

ld.local.u64 %rd498, [%rd143];
ld.local.u64 %rd499, [%rd146];
setp.ge.s64	%p92, %rd499, %rd498;

BB88_112:
selp.b64	%rd504, %rd143, %rd146, %p92;
ld.local.u64 %rd209, [%rd504];
ld.local.u64 %rd210, [%rd504+8];
@%p92 bra BB88_114;
bra.uni BB88_113;

BB88_114:
ld.global.u64 %rd509, [%rd642+16];
st.local.u64 [%rd143], %rd509;
ld.global.u64 %rd512, [%rd642+24];
st.local.u64 [%rd143+8], %rd512;
bra.uni BB88_115;

BB88_113:
ld.global.u64 %rd505, [%rd619+16];
st.local.u64 [%rd146], %rd505;
ld.global.u64 %rd508, [%rd619+24];
st.local.u64 [%rd146+8], %rd508;

BB88_115:
bar.sync 0;
add.s64 %rd515, %rd126, %rd65;
shl.b64 %rd516, %rd515, 4;
add.s64 %rd517, %rd3, %rd516;
st.global.u64 [%rd517], %rd149;
st.global.u64 [%rd517+8], %rd150;
st.global.u64 [%rd517+16], %rd159;
st.global.u64 [%rd517+24], %rd160;
st.global.u64 [%rd517+32], %rd169;
st.global.u64 [%rd517+40], %rd170;
st.global.u64 [%rd517+48], %rd179;
st.global.u64 [%rd517+56], %rd180;
st.global.u64 [%rd517+64], %rd189;
st.global.u64 [%rd517+72], %rd190;
st.global.u64 [%rd517+80], %rd199;
st.global.u64 [%rd517+88], %rd200;
st.global.u64 [%rd517+96], %rd209;
st.global.u64 [%rd517+104], %rd210;
bar.sync 0;
setp.ge.s64	%p84, %rd655, %rd127;
@%p84 bra BB88_118;

mov.u32 %r89, %tid.x;
cvta.to.global.u64 %rd518, %rd224;
mul.wide.u32 %rd654, %r89, 16;
mul.wide.u32 %rd520, %r17, 1792;
shl.b64 %rd521, %rd520, 4;
add.s64 %rd213, %rd518, %rd521;
mul.lo.s64 %rd522, %rd225, %rd310;
shl.b64 %rd523, %rd522, 4;
add.s64 %rd214, %rd3, %rd523;

BB88_117:
add.s64 %rd524, %rd214, %rd654;
ld.global.u64 %rd525, [%rd524];
add.s64 %rd526, %rd213, %rd654;
st.global.u64 [%rd526], %rd525;
ld.global.u64 %rd527, [%rd524+8];
st.global.u64 [%rd526+8], %rd527;
add.s64 %rd654, %rd654, 4096;
add.s64 %rd655, %rd655, 256;
setp.lt.s64	%p85, %rd655, %rd127;
@%p85 bra BB88_117;

BB88_118:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIlNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIlNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot89[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<89>;
.reg .b16 %rs<17>;
.reg .b32 %r<80>;
.reg .b64 %rd<595>;


mov.u64 %rd594, __local_depot89;
cvta.local.u64 %SP, %rd594;
ld.param.u64 %rd220, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIlNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+40];
ld.param.u64 %rd215, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIlNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0];
ld.param.u64 %rd218, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIlNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+24];
ld.param.u64 %rd219, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIlNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+32];
ld.param.u64 %rd217, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIlNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+16];
ld.param.u64 %rd216, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIlNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd216;
cvta.to.global.u64 %rd2, %rd217;
cvta.to.global.u64 %rd221, %rd219;
cvt.u32.u64	%r1, %rd218;
cvt.u32.u64	%r17, %rd215;
mov.u32 %r18, %ctaid.x;
mul.wide.u32 %rd222, %r18, 8;
add.s64 %rd223, %rd221, %rd222;
ld.global.u32 %r2, [%rd223];
ld.global.u32 %r19, [%rd223+8];
neg.s32 %r20, %r17;
and.b32 %r3, %r18, %r20;
shr.s32 %r4, %r17, 1;
mul.lo.s32 %r5, %r3, 1792;
add.s32 %r21, %r19, %r5;
min.s32 %r79, %r21, %r1;
add.s32 %r22, %r18, %r4;
mul.lo.s32 %r23, %r22, 1792;
sub.s32 %r24, %r23, %r2;
min.s32 %r7, %r24, %r1;
add.s32 %r25, %r23, 1792;
sub.s32 %r26, %r25, %r19;
min.s32 %r78, %r26, %r1;
add.s32 %r27, %r17, -1;
and.b32 %r28, %r18, %r27;
setp.ne.s32	%p15, %r27, %r28;
@%p15 bra BB89_2;

add.s32 %r29, %r3, %r4;
mul.lo.s32 %r30, %r29, 1792;
min.s32 %r79, %r30, %r1;
mad.lo.s32 %r31, %r4, 2, %r3;
mul.lo.s32 %r32, %r31, 1792;
min.s32 %r78, %r32, %r1;

BB89_2:
add.s32 %r33, %r5, %r2;
cvt.s64.s32	%rd224, %r78;
cvt.s64.s32	%rd3, %r7;
sub.s64 %rd4, %rd224, %rd3;
cvt.s64.s32	%rd225, %r79;
cvt.s64.s32	%rd226, %r33;
sub.s64 %rd5, %rd225, %rd226;
setp.gt.s64	%p16, %rd5, 1791;
mov.u32 %r13, %tid.x;
cvt.u64.u32	%rd593, %r13;
add.s64 %rd227, %rd593, %rd226;
shl.b64 %rd228, %rd227, 3;
add.s64 %rd7, %rd1, %rd228;
add.s64 %rd8, %rd2, %rd228;
@%p16 bra BB89_17;
bra.uni BB89_3;

BB89_17:
ld.global.u64 %rd514, [%rd7];
ld.global.u64 %rd495, [%rd8];
ld.global.u64 %rd515, [%rd7+2048];
ld.global.u64 %rd494, [%rd8+2048];
ld.global.u64 %rd516, [%rd7+4096];
ld.global.u64 %rd493, [%rd8+4096];
ld.global.u64 %rd517, [%rd7+6144];
ld.global.u64 %rd492, [%rd8+6144];
ld.global.u64 %rd518, [%rd7+8192];
ld.global.u64 %rd491, [%rd8+8192];
ld.global.u64 %rd519, [%rd7+10240];
ld.global.u64 %rd490, [%rd8+10240];
ld.global.u64 %rd520, [%rd7+12288];
ld.global.u64 %rd489, [%rd8+12288];
bra.uni BB89_18;

BB89_3:
mov.u64 %rd230, 0;
mov.u64 %rd495, %rd230;
setp.ge.s64	%p17, %rd593, %rd5;
mov.u64 %rd526, %rd230;
@%p17 bra BB89_5;

ld.global.u64 %rd9, [%rd7];
ld.global.u64 %rd495, [%rd8];
mov.u64 %rd526, %rd9;

BB89_5:
mov.u64 %rd502, %rd526;
mov.u64 %rd514, %rd502;
cvt.u32.u64	%r34, %rd593;
add.s32 %r35, %r34, 256;
cvt.u64.u32	%rd233, %r35;
mov.u64 %rd494, %rd230;
setp.ge.s64	%p18, %rd233, %rd5;
mov.u64 %rd525, %rd230;
@%p18 bra BB89_7;

ld.global.u64 %rd525, [%rd7+2048];
ld.global.u64 %rd494, [%rd8+2048];

BB89_7:
mov.u64 %rd515, %rd525;
add.s32 %r36, %r13, 512;
cvt.u64.u32	%rd236, %r36;
mov.u64 %rd493, %rd230;
setp.ge.s64	%p19, %rd236, %rd5;
mov.u64 %rd524, %rd230;
@%p19 bra BB89_9;

ld.global.u64 %rd524, [%rd7+4096];
ld.global.u64 %rd493, [%rd8+4096];

BB89_9:
mov.u64 %rd516, %rd524;
add.s32 %r37, %r13, 768;
cvt.u64.u32	%rd239, %r37;
mov.u64 %rd492, %rd230;
setp.ge.s64	%p20, %rd239, %rd5;
mov.u64 %rd523, %rd230;
@%p20 bra BB89_11;

ld.global.u64 %rd523, [%rd7+6144];
ld.global.u64 %rd492, [%rd8+6144];

BB89_11:
mov.u64 %rd517, %rd523;
add.s32 %r38, %r13, 1024;
cvt.u64.u32	%rd242, %r38;
mov.u64 %rd491, %rd230;
setp.ge.s64	%p21, %rd242, %rd5;
mov.u64 %rd522, %rd230;
@%p21 bra BB89_13;

ld.global.u64 %rd522, [%rd7+8192];
ld.global.u64 %rd491, [%rd8+8192];

BB89_13:
mov.u64 %rd518, %rd522;
add.s32 %r39, %r13, 1280;
cvt.u64.u32	%rd245, %r39;
mov.u64 %rd490, %rd230;
setp.ge.s64	%p22, %rd245, %rd5;
mov.u64 %rd521, %rd230;
@%p22 bra BB89_15;

ld.global.u64 %rd521, [%rd7+10240];
ld.global.u64 %rd490, [%rd8+10240];

BB89_15:
mov.u64 %rd519, %rd521;
add.s32 %r40, %r13, 1536;
cvt.u64.u32	%rd248, %r40;
mov.u64 %rd489, %rd230;
setp.ge.s64	%p23, %rd248, %rd5;
mov.u64 %rd520, %rd230;
@%p23 bra BB89_18;

ld.global.u64 %rd520, [%rd7+12288];
ld.global.u64 %rd489, [%rd8+12288];

BB89_18:
@%p16 bra BB89_33;
bra.uni BB89_19;

BB89_33:
mul.wide.u32 %rd277, %r13, 16;
mov.u64 %rd278, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd279, %rd278, %rd277;
st.shared.u64 [%rd279], %rd514;
st.shared.u64 [%rd279+8], %rd495;
st.shared.u64 [%rd279+4096], %rd515;
st.shared.u64 [%rd279+4104], %rd494;
st.shared.u64 [%rd279+8192], %rd516;
st.shared.u64 [%rd279+8200], %rd493;
st.shared.u64 [%rd279+12288], %rd517;
st.shared.u64 [%rd279+12296], %rd492;
st.shared.u64 [%rd279+16384], %rd518;
st.shared.u64 [%rd279+16392], %rd491;
st.shared.u64 [%rd279+20480], %rd519;
st.shared.u64 [%rd279+20488], %rd490;
st.shared.u64 [%rd279+24576], %rd520;
st.shared.u64 [%rd279+24584], %rd489;
bra.uni BB89_34;

BB89_19:
setp.ge.s64	%p25, %rd593, %rd5;
@%p25 bra BB89_21;

mul.wide.u32 %rd250, %r13, 16;
mov.u64 %rd251, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd252, %rd251, %rd250;
st.shared.u64 [%rd252], %rd514;
st.shared.u64 [%rd252+8], %rd495;

BB89_21:
add.s32 %r44, %r13, 256;
cvt.u64.u32	%rd253, %r44;
setp.ge.s64	%p26, %rd253, %rd5;
@%p26 bra BB89_23;

mul.wide.u32 %rd254, %r13, 16;
mov.u64 %rd255, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd256, %rd255, %rd254;
st.shared.u64 [%rd256+4096], %rd515;
st.shared.u64 [%rd256+4104], %rd494;

BB89_23:
add.s32 %r47, %r13, 512;
cvt.u64.u32	%rd257, %r47;
setp.ge.s64	%p27, %rd257, %rd5;
@%p27 bra BB89_25;

mul.wide.u32 %rd258, %r13, 16;
mov.u64 %rd259, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd260, %rd259, %rd258;
st.shared.u64 [%rd260+8192], %rd516;
st.shared.u64 [%rd260+8200], %rd493;

BB89_25:
add.s32 %r50, %r13, 768;
cvt.u64.u32	%rd261, %r50;
setp.ge.s64	%p28, %rd261, %rd5;
@%p28 bra BB89_27;

mul.wide.u32 %rd262, %r13, 16;
mov.u64 %rd263, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd264, %rd263, %rd262;
st.shared.u64 [%rd264+12288], %rd517;
st.shared.u64 [%rd264+12296], %rd492;

BB89_27:
add.s32 %r53, %r13, 1024;
cvt.u64.u32	%rd265, %r53;
setp.ge.s64	%p29, %rd265, %rd5;
@%p29 bra BB89_29;

mul.wide.u32 %rd266, %r13, 16;
mov.u64 %rd267, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd268, %rd267, %rd266;
st.shared.u64 [%rd268+16384], %rd518;
st.shared.u64 [%rd268+16392], %rd491;

BB89_29:
add.s32 %r56, %r13, 1280;
cvt.u64.u32	%rd269, %r56;
setp.ge.s64	%p30, %rd269, %rd5;
@%p30 bra BB89_31;

mul.wide.u32 %rd270, %r13, 16;
mov.u64 %rd271, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd272, %rd271, %rd270;
st.shared.u64 [%rd272+20480], %rd519;
st.shared.u64 [%rd272+20488], %rd490;

BB89_31:
add.s32 %r59, %r13, 1536;
cvt.u64.u32	%rd273, %r59;
setp.ge.s64	%p31, %rd273, %rd5;
@%p31 bra BB89_34;

mul.wide.u32 %rd274, %r13, 16;
mov.u64 %rd275, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd276, %rd275, %rd274;
st.shared.u64 [%rd276+24576], %rd520;
st.shared.u64 [%rd276+24584], %rd489;

BB89_34:
setp.gt.s64	%p32, %rd4, 1791;
add.s64 %rd280, %rd593, %rd3;
shl.b64 %rd281, %rd280, 3;
add.s64 %rd64, %rd1, %rd281;
add.s64 %rd65, %rd2, %rd281;
@%p32 bra BB89_49;
bra.uni BB89_35;

BB89_49:
ld.global.u64 %rd552, [%rd64];
ld.global.u64 %rd533, [%rd65];
ld.global.u64 %rd553, [%rd64+2048];
ld.global.u64 %rd532, [%rd65+2048];
ld.global.u64 %rd554, [%rd64+4096];
ld.global.u64 %rd531, [%rd65+4096];
ld.global.u64 %rd555, [%rd64+6144];
ld.global.u64 %rd530, [%rd65+6144];
ld.global.u64 %rd556, [%rd64+8192];
ld.global.u64 %rd529, [%rd65+8192];
ld.global.u64 %rd557, [%rd64+10240];
ld.global.u64 %rd528, [%rd65+10240];
ld.global.u64 %rd558, [%rd64+12288];
ld.global.u64 %rd527, [%rd65+12288];
bra.uni BB89_50;

BB89_35:
mov.u64 %rd283, 0;
mov.u64 %rd533, %rd283;
setp.ge.s64	%p33, %rd593, %rd4;
mov.u64 %rd564, %rd283;
@%p33 bra BB89_37;

ld.global.u64 %rd66, [%rd64];
ld.global.u64 %rd533, [%rd65];
mov.u64 %rd564, %rd66;

BB89_37:
mov.u64 %rd540, %rd564;
mov.u64 %rd552, %rd540;
cvt.u32.u64	%r62, %rd593;
add.s32 %r63, %r62, 256;
cvt.u64.u32	%rd286, %r63;
mov.u64 %rd532, %rd283;
setp.ge.s64	%p34, %rd286, %rd4;
mov.u64 %rd563, %rd283;
@%p34 bra BB89_39;

ld.global.u64 %rd563, [%rd64+2048];
ld.global.u64 %rd532, [%rd65+2048];

BB89_39:
mov.u64 %rd553, %rd563;
add.s32 %r64, %r13, 512;
cvt.u64.u32	%rd289, %r64;
mov.u64 %rd531, %rd283;
setp.ge.s64	%p35, %rd289, %rd4;
mov.u64 %rd562, %rd283;
@%p35 bra BB89_41;

ld.global.u64 %rd562, [%rd64+4096];
ld.global.u64 %rd531, [%rd65+4096];

BB89_41:
mov.u64 %rd554, %rd562;
add.s32 %r65, %r13, 768;
cvt.u64.u32	%rd292, %r65;
mov.u64 %rd530, %rd283;
setp.ge.s64	%p36, %rd292, %rd4;
mov.u64 %rd561, %rd283;
@%p36 bra BB89_43;

ld.global.u64 %rd561, [%rd64+6144];
ld.global.u64 %rd530, [%rd65+6144];

BB89_43:
mov.u64 %rd555, %rd561;
add.s32 %r66, %r13, 1024;
cvt.u64.u32	%rd295, %r66;
mov.u64 %rd529, %rd283;
setp.ge.s64	%p37, %rd295, %rd4;
mov.u64 %rd560, %rd283;
@%p37 bra BB89_45;

ld.global.u64 %rd560, [%rd64+8192];
ld.global.u64 %rd529, [%rd65+8192];

BB89_45:
mov.u64 %rd556, %rd560;
add.s32 %r67, %r13, 1280;
cvt.u64.u32	%rd298, %r67;
mov.u64 %rd528, %rd283;
setp.ge.s64	%p38, %rd298, %rd4;
mov.u64 %rd559, %rd283;
@%p38 bra BB89_47;

ld.global.u64 %rd559, [%rd64+10240];
ld.global.u64 %rd528, [%rd65+10240];

BB89_47:
mov.u64 %rd557, %rd559;
add.s32 %r68, %r13, 1536;
cvt.u64.u32	%rd301, %r68;
mov.u64 %rd527, %rd283;
setp.ge.s64	%p39, %rd301, %rd4;
mov.u64 %rd558, %rd283;
@%p39 bra BB89_50;

ld.global.u64 %rd558, [%rd64+12288];
ld.global.u64 %rd527, [%rd65+12288];

BB89_50:
add.s64 %rd302, %rd593, %rd5;
shl.b64 %rd303, %rd302, 4;
mov.u64 %rd304, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd121, %rd304, %rd303;
@%p32 bra BB89_64;
bra.uni BB89_51;

BB89_64:
st.shared.u64 [%rd121], %rd552;
st.shared.u64 [%rd121+8], %rd533;
st.shared.u64 [%rd121+4096], %rd553;
st.shared.u64 [%rd121+4104], %rd532;
st.shared.u64 [%rd121+8192], %rd554;
st.shared.u64 [%rd121+8200], %rd531;
st.shared.u64 [%rd121+12288], %rd555;
st.shared.u64 [%rd121+12296], %rd530;
st.shared.u64 [%rd121+16384], %rd556;
st.shared.u64 [%rd121+16392], %rd529;
st.shared.u64 [%rd121+20480], %rd557;
st.shared.u64 [%rd121+20488], %rd528;
bra.uni BB89_65;

BB89_51:
setp.ge.s64	%p41, %rd593, %rd4;
@%p41 bra BB89_53;

st.shared.u64 [%rd121], %rd552;
st.shared.u64 [%rd121+8], %rd533;

BB89_53:
cvt.u32.u64	%r69, %rd593;
add.s32 %r70, %r69, 256;
cvt.u64.u32	%rd305, %r70;
setp.ge.s64	%p42, %rd305, %rd4;
@%p42 bra BB89_55;

st.shared.u64 [%rd121+4096], %rd553;
st.shared.u64 [%rd121+4104], %rd532;

BB89_55:
add.s32 %r71, %r13, 512;
cvt.u64.u32	%rd306, %r71;
setp.ge.s64	%p43, %rd306, %rd4;
@%p43 bra BB89_57;

st.shared.u64 [%rd121+8192], %rd554;
st.shared.u64 [%rd121+8200], %rd531;

BB89_57:
add.s32 %r72, %r13, 768;
cvt.u64.u32	%rd307, %r72;
setp.ge.s64	%p44, %rd307, %rd4;
@%p44 bra BB89_59;

st.shared.u64 [%rd121+12288], %rd555;
st.shared.u64 [%rd121+12296], %rd530;

BB89_59:
add.s32 %r73, %r13, 1024;
cvt.u64.u32	%rd308, %r73;
setp.ge.s64	%p45, %rd308, %rd4;
@%p45 bra BB89_61;

st.shared.u64 [%rd121+16384], %rd556;
st.shared.u64 [%rd121+16392], %rd529;

BB89_61:
add.s32 %r74, %r13, 1280;
cvt.u64.u32	%rd309, %r74;
setp.ge.s64	%p46, %rd309, %rd4;
@%p46 bra BB89_63;

st.shared.u64 [%rd121+20480], %rd557;
st.shared.u64 [%rd121+20488], %rd528;

BB89_63:
add.s32 %r75, %r13, 1536;
cvt.u64.u32	%rd310, %r75;
setp.ge.s64	%p47, %rd310, %rd4;
@%p47 bra BB89_66;

BB89_65:
st.shared.u64 [%rd121+24576], %rd558;
st.shared.u64 [%rd121+24584], %rd527;

BB89_66:
bar.sync 0;
mul.lo.s32 %r76, %r13, 7;
cvt.u64.u32	%rd122, %r76;
add.s64 %rd123, %rd5, %rd4;
min.s64 %rd124, %rd122, %rd123;
setp.lt.s64	%p48, %rd124, %rd4;
sub.s64 %rd311, %rd124, %rd4;
selp.b64	%rd566, 0, %rd311, %p48;
min.s64 %rd565, %rd5, %rd124;
setp.ge.s64	%p49, %rd566, %rd565;
@%p49 bra BB89_69;

add.s64 %rd312, %rd5, %rd124;
add.s64 %rd127, %rd312, -1;

BB89_68:
add.s64 %rd313, %rd565, %rd566;
shr.s64 %rd314, %rd313, 1;
sub.s64 %rd315, %rd127, %rd314;
shl.b64 %rd316, %rd315, 4;
add.s64 %rd318, %rd304, %rd316;
shl.b64 %rd319, %rd314, 4;
add.s64 %rd320, %rd304, %rd319;
ld.shared.u64 %rd321, [%rd320];
ld.shared.u64 %rd322, [%rd318];
setp.lt.s64	%p50, %rd322, %rd321;
add.s64 %rd323, %rd314, 1;
selp.b64	%rd566, %rd566, %rd323, %p50;
selp.b64	%rd565, %rd314, %rd565, %p50;
setp.lt.s64	%p51, %rd566, %rd565;
@%p51 bra BB89_68;

BB89_69:
shl.b64 %rd324, %rd566, 4;
add.s64 %rd135, %rd304, %rd324;
mov.u64 %rd579, %rd135;
shl.b64 %rd326, %rd5, 4;
add.s64 %rd136, %rd304, %rd326;
add.s64 %rd327, %rd124, %rd5;
sub.s64 %rd137, %rd327, %rd566;
shl.b64 %rd328, %rd137, 4;
add.s64 %rd140, %rd304, %rd328;
mov.u64 %rd567, %rd140;
ld.shared.u64 %rd329, [%rd135];
ld.shared.u64 %rd330, [%rd135+8];
add.u64 %rd331, %SP, 0;
cvta.to.local.u64 %rd332, %rd331;
st.local.u64 [%rd332+8], %rd330;
st.local.u64 [%rd332], %rd329;
ld.shared.u64 %rd333, [%rd140];
ld.shared.u64 %rd334, [%rd140+8];
add.u64 %rd335, %SP, 16;
cvta.to.local.u64 %rd336, %rd335;
st.local.u64 [%rd336+8], %rd334;
st.local.u64 [%rd336], %rd333;
shl.b64 %rd337, %rd123, 4;
add.s64 %rd141, %rd304, %rd337;
mov.pred %p82, -1;
setp.ge.u64	%p53, %rd140, %rd141;
@%p53 bra BB89_72;

mov.pred %p82, 0;
setp.ge.u64	%p55, %rd135, %rd136;
@%p55 bra BB89_72;

ld.local.u64 %rd342, [%rd332];
ld.local.u64 %rd343, [%rd336];
setp.ge.s64	%p82, %rd343, %rd342;

BB89_72:
selp.b64	%rd348, %rd332, %rd336, %p82;
ld.local.u64 %rd142, [%rd348];
ld.local.u64 %rd143, [%rd348+8];
@%p82 bra BB89_74;
bra.uni BB89_73;

BB89_74:
mov.u64 %rd578, %rd140;
add.s64 %rd358, %rd324, %rd304;
add.s64 %rd579, %rd358, 16;
mov.u64 %rd590, %rd579;
ld.shared.u64 %rd359, [%rd135+16];
ld.shared.u64 %rd362, [%rd135+24];
st.local.u64 [%rd332], %rd359;
st.local.u64 [%rd332+8], %rd362;
bra.uni BB89_75;

BB89_73:
mov.u64 %rd590, %rd135;
add.s64 %rd351, %rd328, %rd304;
add.s64 %rd567, %rd351, 16;
mov.u64 %rd578, %rd567;
ld.shared.u64 %rd352, [%rd140+16];
ld.shared.u64 %rd355, [%rd140+24];
st.local.u64 [%rd336], %rd352;
st.local.u64 [%rd336+8], %rd355;

BB89_75:
mov.u64 %rd153, %rd590;
mov.u64 %rd151, %rd578;
mov.pred %p83, -1;
setp.ge.u64	%p57, %rd567, %rd141;
@%p57 bra BB89_78;

mov.pred %p83, 0;
setp.ge.u64	%p59, %rd579, %rd136;
@%p59 bra BB89_78;

ld.local.u64 %rd367, [%rd332];
ld.local.u64 %rd368, [%rd336];
setp.ge.s64	%p83, %rd368, %rd367;

BB89_78:
selp.b64	%rd373, %rd332, %rd336, %p83;
ld.local.u64 %rd154, [%rd373];
ld.local.u64 %rd155, [%rd373+8];
@%p83 bra BB89_80;
bra.uni BB89_79;

BB89_80:
add.s64 %rd579, %rd579, 16;
add.s64 %rd159, %rd153, 16;
ld.shared.u64 %rd378, [%rd153+16];
ld.shared.u64 %rd381, [%rd153+24];
st.local.u64 [%rd332], %rd378;
st.local.u64 [%rd332+8], %rd381;
mov.u64 %rd577, %rd151;
mov.u64 %rd589, %rd159;
bra.uni BB89_81;

BB89_79:
add.s64 %rd567, %rd567, 16;
add.s64 %rd157, %rd151, 16;
ld.shared.u64 %rd374, [%rd151+16];
ld.shared.u64 %rd377, [%rd151+24];
st.local.u64 [%rd336], %rd374;
st.local.u64 [%rd336+8], %rd377;
mov.u64 %rd577, %rd157;
mov.u64 %rd589, %rd153;

BB89_81:
mov.u64 %rd163, %rd589;
mov.u64 %rd161, %rd577;
mov.pred %p84, -1;
setp.ge.u64	%p61, %rd567, %rd141;
@%p61 bra BB89_84;

mov.pred %p84, 0;
setp.ge.u64	%p63, %rd579, %rd136;
@%p63 bra BB89_84;

ld.local.u64 %rd386, [%rd332];
ld.local.u64 %rd387, [%rd336];
setp.ge.s64	%p84, %rd387, %rd386;

BB89_84:
selp.b64	%rd392, %rd332, %rd336, %p84;
ld.local.u64 %rd164, [%rd392];
ld.local.u64 %rd165, [%rd392+8];
@%p84 bra BB89_86;
bra.uni BB89_85;

BB89_86:
add.s64 %rd579, %rd579, 16;
add.s64 %rd169, %rd163, 16;
ld.shared.u64 %rd397, [%rd163+16];
st.local.u64 [%rd332], %rd397;
ld.shared.u64 %rd400, [%rd163+24];
st.local.u64 [%rd332+8], %rd400;
mov.u64 %rd576, %rd161;
mov.u64 %rd588, %rd169;
bra.uni BB89_87;

BB89_85:
add.s64 %rd567, %rd567, 16;
add.s64 %rd167, %rd161, 16;
ld.shared.u64 %rd393, [%rd161+16];
st.local.u64 [%rd336], %rd393;
ld.shared.u64 %rd396, [%rd161+24];
st.local.u64 [%rd336+8], %rd396;
mov.u64 %rd576, %rd167;
mov.u64 %rd588, %rd163;

BB89_87:
mov.u64 %rd173, %rd588;
mov.u64 %rd171, %rd576;
mov.pred %p85, -1;
setp.ge.u64	%p65, %rd567, %rd141;
@%p65 bra BB89_90;

mov.pred %p85, 0;
setp.ge.u64	%p67, %rd579, %rd136;
@%p67 bra BB89_90;

ld.local.u64 %rd405, [%rd332];
ld.local.u64 %rd406, [%rd336];
setp.ge.s64	%p85, %rd406, %rd405;

BB89_90:
selp.b64	%rd411, %rd332, %rd336, %p85;
ld.local.u64 %rd174, [%rd411];
ld.local.u64 %rd175, [%rd411+8];
@%p85 bra BB89_92;
bra.uni BB89_91;

BB89_92:
add.s64 %rd579, %rd579, 16;
add.s64 %rd179, %rd173, 16;
ld.shared.u64 %rd416, [%rd173+16];
st.local.u64 [%rd332], %rd416;
ld.shared.u64 %rd419, [%rd173+24];
st.local.u64 [%rd332+8], %rd419;
mov.u64 %rd575, %rd171;
mov.u64 %rd587, %rd179;
bra.uni BB89_93;

BB89_91:
add.s64 %rd567, %rd567, 16;
add.s64 %rd177, %rd171, 16;
ld.shared.u64 %rd412, [%rd171+16];
st.local.u64 [%rd336], %rd412;
ld.shared.u64 %rd415, [%rd171+24];
st.local.u64 [%rd336+8], %rd415;
mov.u64 %rd575, %rd177;
mov.u64 %rd587, %rd173;

BB89_93:
mov.u64 %rd183, %rd587;
mov.u64 %rd181, %rd575;
mov.pred %p86, -1;
setp.ge.u64	%p69, %rd567, %rd141;
@%p69 bra BB89_96;

mov.pred %p86, 0;
setp.ge.u64	%p71, %rd579, %rd136;
@%p71 bra BB89_96;

ld.local.u64 %rd424, [%rd332];
ld.local.u64 %rd425, [%rd336];
setp.ge.s64	%p86, %rd425, %rd424;

BB89_96:
selp.b64	%rd430, %rd332, %rd336, %p86;
ld.local.u64 %rd184, [%rd430];
ld.local.u64 %rd185, [%rd430+8];
@%p86 bra BB89_98;
bra.uni BB89_97;

BB89_98:
add.s64 %rd579, %rd579, 16;
add.s64 %rd189, %rd183, 16;
ld.shared.u64 %rd435, [%rd183+16];
st.local.u64 [%rd332], %rd435;
ld.shared.u64 %rd438, [%rd183+24];
st.local.u64 [%rd332+8], %rd438;
mov.u64 %rd574, %rd181;
mov.u64 %rd586, %rd189;
bra.uni BB89_99;

BB89_97:
add.s64 %rd567, %rd567, 16;
add.s64 %rd187, %rd181, 16;
ld.shared.u64 %rd431, [%rd181+16];
st.local.u64 [%rd336], %rd431;
ld.shared.u64 %rd434, [%rd181+24];
st.local.u64 [%rd336+8], %rd434;
mov.u64 %rd574, %rd187;
mov.u64 %rd586, %rd183;

BB89_99:
mov.u64 %rd193, %rd586;
mov.u64 %rd191, %rd574;
mov.pred %p87, -1;
setp.ge.u64	%p73, %rd567, %rd141;
@%p73 bra BB89_102;

mov.pred %p87, 0;
setp.ge.u64	%p75, %rd579, %rd136;
@%p75 bra BB89_102;

ld.local.u64 %rd443, [%rd332];
ld.local.u64 %rd444, [%rd336];
setp.ge.s64	%p87, %rd444, %rd443;

BB89_102:
selp.b64	%rd449, %rd332, %rd336, %p87;
ld.local.u64 %rd194, [%rd449];
ld.local.u64 %rd195, [%rd449+8];
@%p87 bra BB89_104;
bra.uni BB89_103;

BB89_104:
add.s64 %rd579, %rd579, 16;
add.s64 %rd199, %rd193, 16;
ld.shared.u64 %rd454, [%rd193+16];
st.local.u64 [%rd332], %rd454;
ld.shared.u64 %rd457, [%rd193+24];
st.local.u64 [%rd332+8], %rd457;
mov.u64 %rd573, %rd191;
mov.u64 %rd585, %rd199;
bra.uni BB89_105;

BB89_103:
add.s64 %rd567, %rd567, 16;
add.s64 %rd197, %rd191, 16;
ld.shared.u64 %rd450, [%rd191+16];
st.local.u64 [%rd336], %rd450;
ld.shared.u64 %rd453, [%rd191+24];
st.local.u64 [%rd336+8], %rd453;
mov.u64 %rd573, %rd197;
mov.u64 %rd585, %rd193;

BB89_105:
mov.pred %p88, -1;
setp.ge.u64	%p77, %rd567, %rd141;
@%p77 bra BB89_108;

mov.pred %p88, 0;
setp.ge.u64	%p79, %rd579, %rd136;
@%p79 bra BB89_108;

ld.local.u64 %rd462, [%rd332];
ld.local.u64 %rd463, [%rd336];
setp.ge.s64	%p88, %rd463, %rd462;

BB89_108:
selp.b64	%rd468, %rd332, %rd336, %p88;
ld.local.u64 %rd204, [%rd468];
ld.local.u64 %rd205, [%rd468+8];
@%p88 bra BB89_110;
bra.uni BB89_109;

BB89_110:
ld.shared.u64 %rd473, [%rd585+16];
st.local.u64 [%rd332], %rd473;
ld.shared.u64 %rd476, [%rd585+24];
st.local.u64 [%rd332+8], %rd476;
bra.uni BB89_111;

BB89_109:
ld.shared.u64 %rd469, [%rd573+16];
st.local.u64 [%rd336], %rd469;
ld.shared.u64 %rd472, [%rd573+24];
st.local.u64 [%rd336+8], %rd472;

BB89_111:
bar.sync 0;
shl.b64 %rd477, %rd122, 4;
add.s64 %rd479, %rd304, %rd477;
st.shared.u64 [%rd479], %rd142;
st.shared.u64 [%rd479+8], %rd143;
st.shared.u64 [%rd479+16], %rd154;
st.shared.u64 [%rd479+24], %rd155;
st.shared.u64 [%rd479+32], %rd164;
st.shared.u64 [%rd479+40], %rd165;
st.shared.u64 [%rd479+48], %rd174;
st.shared.u64 [%rd479+56], %rd175;
st.shared.u64 [%rd479+64], %rd184;
st.shared.u64 [%rd479+72], %rd185;
st.shared.u64 [%rd479+80], %rd194;
st.shared.u64 [%rd479+88], %rd195;
st.shared.u64 [%rd479+96], %rd204;
st.shared.u64 [%rd479+104], %rd205;
bar.sync 0;
setp.ge.s64	%p80, %rd593, %rd123;
@%p80 bra BB89_114;

cvta.to.global.u64 %rd480, %rd220;
cvt.u64.u32	%rd481, %r13;
mul.wide.u32 %rd482, %r13, 16;
add.s64 %rd592, %rd304, %rd482;
mul.wide.u32 %rd484, %r18, 1792;
add.s64 %rd485, %rd484, %rd481;
shl.b64 %rd486, %rd485, 4;
add.s64 %rd591, %rd480, %rd486;

BB89_113:
ld.shared.u64 %rd487, [%rd592];
ld.shared.u64 %rd488, [%rd592+8];
st.global.u64 [%rd591], %rd487;
st.global.u64 [%rd591+8], %rd488;
add.s64 %rd592, %rd592, 4096;
add.s64 %rd591, %rd591, 4096;
add.s64 %rd593, %rd593, 256;
setp.lt.s64	%p81, %rd593, %rd123;
@%p81 bra BB89_113;

BB89_114:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIlEEEEEPSF_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIlEEEEEPSF_EEEEvT__param_0[72]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot90[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<94>;
.reg .b16 %rs<4>;
.reg .b32 %r<102>;
.reg .b64 %rd<665>;


mov.u64 %rd664, __local_depot90;
cvta.local.u64 %SP, %rd664;
ld.param.u64 %rd225, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIlEEEEEPSF_EEEEvT__param_0+56];
ld.param.u64 %rd224, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIlEEEEEPSF_EEEEvT__param_0+40];
ld.param.u64 %rd223, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIlEEEEEPSF_EEEEvT__param_0+32];
ld.param.u64 %rd219, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIlEEEEEPSF_EEEEvT__param_0];
ld.param.u64 %rd221, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIlEEEEEPSF_EEEEvT__param_0+16];
ld.param.u64 %rd226, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIlEEEEEPSF_EEEEvT__param_0+64];
ld.param.u64 %rd222, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIlEEEEEPSF_EEEEvT__param_0+24];
ld.param.u64 %rd220, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI10ThrustLTOpIlEEEEEPSF_EEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd220;
cvta.to.global.u64 %rd227, %rd222;
cvta.to.global.u64 %rd2, %rd226;
mov.u32 %r16, %ctaid.x;
cvt.u32.u64	%r1, %rd221;
cvt.u32.u64	%r17, %rd219;
mul.wide.u32 %rd228, %r16, 8;
add.s64 %rd229, %rd227, %rd228;
ld.global.u32 %r2, [%rd229];
ld.global.u32 %r18, [%rd229+8];
neg.s32 %r19, %r17;
and.b32 %r3, %r16, %r19;
shr.s32 %r4, %r17, 1;
mul.lo.s32 %r5, %r3, 1792;
add.s32 %r20, %r18, %r5;
min.s32 %r101, %r20, %r1;
add.s32 %r21, %r16, %r4;
mul.lo.s32 %r22, %r21, 1792;
sub.s32 %r23, %r22, %r2;
min.s32 %r7, %r23, %r1;
add.s32 %r24, %r22, 1792;
sub.s32 %r25, %r24, %r18;
min.s32 %r100, %r25, %r1;
add.s32 %r26, %r17, -1;
and.b32 %r27, %r16, %r26;
setp.ne.s32	%p15, %r26, %r27;
@%p15 bra BB90_2;

add.s32 %r28, %r3, %r4;
mul.lo.s32 %r29, %r28, 1792;
min.s32 %r101, %r29, %r1;
mad.lo.s32 %r30, %r4, 2, %r3;
mul.lo.s32 %r31, %r30, 1792;
min.s32 %r100, %r31, %r1;

BB90_2:
add.s32 %r32, %r5, %r2;
cvt.s64.s32	%rd230, %r100;
cvt.s64.s32	%rd3, %r7;
sub.s64 %rd4, %rd230, %rd3;
cvt.s64.s32	%rd231, %r101;
cvt.s64.s32	%rd232, %r32;
sub.s64 %rd5, %rd231, %rd232;
setp.gt.s64	%p16, %rd5, 1791;
mov.u32 %r13, %tid.x;
cvt.u64.u32	%rd663, %r13;
add.s64 %rd233, %rd663, %rd232;
shl.b64 %rd234, %rd233, 4;
add.s64 %rd7, %rd1, %rd234;
@%p16 bra BB90_17;
bra.uni BB90_3;

BB90_17:
ld.global.u64 %rd559, [%rd7];
ld.global.u64 %rd540, [%rd7+8];
ld.global.u64 %rd560, [%rd7+4096];
ld.global.u64 %rd539, [%rd7+4104];
ld.global.u64 %rd561, [%rd7+8192];
ld.global.u64 %rd538, [%rd7+8200];
ld.global.u64 %rd562, [%rd7+12288];
ld.global.u64 %rd537, [%rd7+12296];
ld.global.u64 %rd563, [%rd7+16384];
ld.global.u64 %rd536, [%rd7+16392];
ld.global.u64 %rd564, [%rd7+20480];
ld.global.u64 %rd535, [%rd7+20488];
ld.global.u64 %rd565, [%rd7+24576];
ld.global.u64 %rd534, [%rd7+24584];
bra.uni BB90_18;

BB90_3:
mov.u64 %rd236, 0;
mov.u64 %rd540, %rd236;
setp.ge.s64	%p17, %rd663, %rd5;
mov.u64 %rd571, %rd236;
@%p17 bra BB90_5;

ld.global.u64 %rd8, [%rd7];
ld.global.u64 %rd540, [%rd7+8];
mov.u64 %rd571, %rd8;

BB90_5:
mov.u64 %rd547, %rd571;
mov.u64 %rd559, %rd547;
cvt.u32.u64	%r33, %rd663;
add.s32 %r34, %r33, 256;
cvt.u64.u32	%rd239, %r34;
mov.u64 %rd539, %rd236;
setp.ge.s64	%p18, %rd239, %rd5;
mov.u64 %rd570, %rd236;
@%p18 bra BB90_7;

ld.global.u64 %rd570, [%rd7+4096];
ld.global.u64 %rd539, [%rd7+4104];

BB90_7:
mov.u64 %rd560, %rd570;
add.s32 %r35, %r13, 512;
cvt.u64.u32	%rd242, %r35;
mov.u64 %rd538, %rd236;
setp.ge.s64	%p19, %rd242, %rd5;
mov.u64 %rd569, %rd236;
@%p19 bra BB90_9;

ld.global.u64 %rd569, [%rd7+8192];
ld.global.u64 %rd538, [%rd7+8200];

BB90_9:
mov.u64 %rd561, %rd569;
add.s32 %r36, %r13, 768;
cvt.u64.u32	%rd245, %r36;
mov.u64 %rd537, %rd236;
setp.ge.s64	%p20, %rd245, %rd5;
mov.u64 %rd568, %rd236;
@%p20 bra BB90_11;

ld.global.u64 %rd568, [%rd7+12288];
ld.global.u64 %rd537, [%rd7+12296];

BB90_11:
mov.u64 %rd562, %rd568;
add.s32 %r37, %r13, 1024;
cvt.u64.u32	%rd248, %r37;
mov.u64 %rd536, %rd236;
setp.ge.s64	%p21, %rd248, %rd5;
mov.u64 %rd567, %rd236;
@%p21 bra BB90_13;

ld.global.u64 %rd567, [%rd7+16384];
ld.global.u64 %rd536, [%rd7+16392];

BB90_13:
mov.u64 %rd563, %rd567;
add.s32 %r38, %r13, 1280;
cvt.u64.u32	%rd251, %r38;
mov.u64 %rd535, %rd236;
setp.ge.s64	%p22, %rd251, %rd5;
mov.u64 %rd566, %rd236;
@%p22 bra BB90_15;

ld.global.u64 %rd566, [%rd7+20480];
ld.global.u64 %rd535, [%rd7+20488];

BB90_15:
mov.u64 %rd564, %rd566;
add.s32 %r39, %r13, 1536;
cvt.u64.u32	%rd254, %r39;
mov.u64 %rd534, %rd236;
setp.ge.s64	%p23, %rd254, %rd5;
mov.u64 %rd565, %rd236;
@%p23 bra BB90_18;

ld.global.u64 %rd565, [%rd7+24576];
ld.global.u64 %rd534, [%rd7+24584];

BB90_18:
@%p16 bra BB90_33;
bra.uni BB90_19;

BB90_33:
cvt.u64.u32	%rd304, %r13;
cvt.u64.u32	%rd305, %r16;
mul.lo.s64 %rd306, %rd305, %rd225;
add.s64 %rd307, %rd304, %rd306;
shl.b64 %rd308, %rd307, 4;
add.s64 %rd309, %rd2, %rd308;
st.global.u64 [%rd309], %rd559;
st.global.u64 [%rd309+8], %rd540;
st.global.u64 [%rd309+4096], %rd560;
st.global.u64 [%rd309+4104], %rd539;
st.global.u64 [%rd309+8192], %rd561;
st.global.u64 [%rd309+8200], %rd538;
st.global.u64 [%rd309+12288], %rd562;
st.global.u64 [%rd309+12296], %rd537;
st.global.u64 [%rd309+16384], %rd563;
st.global.u64 [%rd309+16392], %rd536;
st.global.u64 [%rd309+20480], %rd564;
st.global.u64 [%rd309+20488], %rd535;
st.global.u64 [%rd309+24576], %rd565;
st.global.u64 [%rd309+24584], %rd534;
bra.uni BB90_34;

BB90_19:
setp.ge.s64	%p25, %rd663, %rd5;
@%p25 bra BB90_21;

cvt.u64.u32	%rd257, %r16;
mul.lo.s64 %rd258, %rd257, %rd225;
add.s64 %rd259, %rd663, %rd258;
shl.b64 %rd260, %rd259, 4;
add.s64 %rd261, %rd2, %rd260;
st.global.u64 [%rd261], %rd559;
st.global.u64 [%rd261+8], %rd540;

BB90_21:
add.s32 %r44, %r13, 256;
cvt.u64.u32	%rd262, %r44;
setp.ge.s64	%p26, %rd262, %rd5;
@%p26 bra BB90_23;

cvt.u64.u32	%rd264, %r16;
mul.lo.s64 %rd265, %rd264, %rd225;
add.s64 %rd266, %rd663, %rd265;
shl.b64 %rd267, %rd266, 4;
add.s64 %rd268, %rd2, %rd267;
st.global.u64 [%rd268+4096], %rd560;
st.global.u64 [%rd268+4104], %rd539;

BB90_23:
add.s32 %r48, %r13, 512;
cvt.u64.u32	%rd269, %r48;
setp.ge.s64	%p27, %rd269, %rd5;
@%p27 bra BB90_25;

cvt.u64.u32	%rd271, %r16;
mul.lo.s64 %rd272, %rd271, %rd225;
add.s64 %rd273, %rd663, %rd272;
shl.b64 %rd274, %rd273, 4;
add.s64 %rd275, %rd2, %rd274;
st.global.u64 [%rd275+8192], %rd561;
st.global.u64 [%rd275+8200], %rd538;

BB90_25:
add.s32 %r52, %r13, 768;
cvt.u64.u32	%rd276, %r52;
setp.ge.s64	%p28, %rd276, %rd5;
@%p28 bra BB90_27;

cvt.u64.u32	%rd278, %r16;
mul.lo.s64 %rd279, %rd278, %rd225;
add.s64 %rd280, %rd663, %rd279;
shl.b64 %rd281, %rd280, 4;
add.s64 %rd282, %rd2, %rd281;
st.global.u64 [%rd282+12288], %rd562;
st.global.u64 [%rd282+12296], %rd537;

BB90_27:
add.s32 %r56, %r13, 1024;
cvt.u64.u32	%rd283, %r56;
setp.ge.s64	%p29, %rd283, %rd5;
@%p29 bra BB90_29;

cvt.u64.u32	%rd285, %r16;
mul.lo.s64 %rd286, %rd285, %rd225;
add.s64 %rd287, %rd663, %rd286;
shl.b64 %rd288, %rd287, 4;
add.s64 %rd289, %rd2, %rd288;
st.global.u64 [%rd289+16384], %rd563;
st.global.u64 [%rd289+16392], %rd536;

BB90_29:
add.s32 %r60, %r13, 1280;
cvt.u64.u32	%rd290, %r60;
setp.ge.s64	%p30, %rd290, %rd5;
@%p30 bra BB90_31;

cvt.u64.u32	%rd292, %r16;
mul.lo.s64 %rd293, %rd292, %rd225;
add.s64 %rd294, %rd663, %rd293;
shl.b64 %rd295, %rd294, 4;
add.s64 %rd296, %rd2, %rd295;
st.global.u64 [%rd296+20480], %rd564;
st.global.u64 [%rd296+20488], %rd535;

BB90_31:
add.s32 %r64, %r13, 1536;
cvt.u64.u32	%rd297, %r64;
setp.ge.s64	%p31, %rd297, %rd5;
@%p31 bra BB90_34;

cvt.u64.u32	%rd299, %r16;
mul.lo.s64 %rd300, %rd299, %rd225;
add.s64 %rd301, %rd663, %rd300;
shl.b64 %rd302, %rd301, 4;
add.s64 %rd303, %rd2, %rd302;
st.global.u64 [%rd303+24576], %rd565;
st.global.u64 [%rd303+24584], %rd534;

BB90_34:
cvt.u64.u32	%rd63, %r16;
mul.lo.s64 %rd310, %rd63, %rd225;
add.s64 %rd64, %rd5, %rd310;
add.s64 %rd311, %rd663, %rd3;
shl.b64 %rd312, %rd311, 4;
add.s64 %rd66, %rd1, %rd312;
setp.gt.s64	%p32, %rd4, 1791;
@%p32 bra BB90_49;
bra.uni BB90_35;

BB90_49:
ld.global.u64 %rd597, [%rd66];
ld.global.u64 %rd578, [%rd66+8];
ld.global.u64 %rd598, [%rd66+4096];
ld.global.u64 %rd577, [%rd66+4104];
ld.global.u64 %rd599, [%rd66+8192];
ld.global.u64 %rd576, [%rd66+8200];
ld.global.u64 %rd600, [%rd66+12288];
ld.global.u64 %rd575, [%rd66+12296];
ld.global.u64 %rd601, [%rd66+16384];
ld.global.u64 %rd574, [%rd66+16392];
ld.global.u64 %rd602, [%rd66+20480];
ld.global.u64 %rd573, [%rd66+20488];
ld.global.u64 %rd603, [%rd66+24576];
ld.global.u64 %rd572, [%rd66+24584];
bra.uni BB90_50;

BB90_35:
mov.u64 %rd314, 0;
mov.u64 %rd578, %rd314;
setp.ge.s64	%p33, %rd663, %rd4;
mov.u64 %rd609, %rd314;
@%p33 bra BB90_37;

ld.global.u64 %rd67, [%rd66];
ld.global.u64 %rd578, [%rd66+8];
mov.u64 %rd609, %rd67;

BB90_37:
mov.u64 %rd585, %rd609;
mov.u64 %rd597, %rd585;
cvt.u32.u64	%r70, %rd663;
add.s32 %r71, %r70, 256;
cvt.u64.u32	%rd317, %r71;
mov.u64 %rd577, %rd314;
setp.ge.s64	%p34, %rd317, %rd4;
mov.u64 %rd608, %rd314;
@%p34 bra BB90_39;

ld.global.u64 %rd608, [%rd66+4096];
ld.global.u64 %rd577, [%rd66+4104];

BB90_39:
mov.u64 %rd598, %rd608;
add.s32 %r72, %r13, 512;
cvt.u64.u32	%rd320, %r72;
mov.u64 %rd576, %rd314;
setp.ge.s64	%p35, %rd320, %rd4;
mov.u64 %rd607, %rd314;
@%p35 bra BB90_41;

ld.global.u64 %rd607, [%rd66+8192];
ld.global.u64 %rd576, [%rd66+8200];

BB90_41:
mov.u64 %rd599, %rd607;
add.s32 %r73, %r13, 768;
cvt.u64.u32	%rd323, %r73;
mov.u64 %rd575, %rd314;
setp.ge.s64	%p36, %rd323, %rd4;
mov.u64 %rd606, %rd314;
@%p36 bra BB90_43;

ld.global.u64 %rd606, [%rd66+12288];
ld.global.u64 %rd575, [%rd66+12296];

BB90_43:
mov.u64 %rd600, %rd606;
add.s32 %r74, %r13, 1024;
cvt.u64.u32	%rd326, %r74;
mov.u64 %rd574, %rd314;
setp.ge.s64	%p37, %rd326, %rd4;
mov.u64 %rd605, %rd314;
@%p37 bra BB90_45;

ld.global.u64 %rd605, [%rd66+16384];
ld.global.u64 %rd574, [%rd66+16392];

BB90_45:
mov.u64 %rd601, %rd605;
add.s32 %r75, %r13, 1280;
cvt.u64.u32	%rd329, %r75;
mov.u64 %rd573, %rd314;
setp.ge.s64	%p38, %rd329, %rd4;
mov.u64 %rd604, %rd314;
@%p38 bra BB90_47;

ld.global.u64 %rd604, [%rd66+20480];
ld.global.u64 %rd573, [%rd66+20488];

BB90_47:
mov.u64 %rd602, %rd604;
add.s32 %r76, %r13, 1536;
cvt.u64.u32	%rd332, %r76;
mov.u64 %rd572, %rd314;
setp.ge.s64	%p39, %rd332, %rd4;
mov.u64 %rd603, %rd314;
@%p39 bra BB90_50;

ld.global.u64 %rd603, [%rd66+24576];
ld.global.u64 %rd572, [%rd66+24584];

BB90_50:
add.s64 %rd334, %rd663, %rd64;
shl.b64 %rd335, %rd334, 4;
add.s64 %rd121, %rd2, %rd335;
@%p32 bra BB90_64;
bra.uni BB90_51;

BB90_64:
st.global.u64 [%rd121], %rd597;
st.global.u64 [%rd121+8], %rd578;
st.global.u64 [%rd121+4096], %rd598;
st.global.u64 [%rd121+4104], %rd577;
st.global.u64 [%rd121+8192], %rd599;
st.global.u64 [%rd121+8200], %rd576;
st.global.u64 [%rd121+12288], %rd600;
st.global.u64 [%rd121+12296], %rd575;
st.global.u64 [%rd121+16384], %rd601;
st.global.u64 [%rd121+16392], %rd574;
st.global.u64 [%rd121+20480], %rd602;
st.global.u64 [%rd121+20488], %rd573;
bra.uni BB90_65;

BB90_51:
setp.ge.s64	%p41, %rd663, %rd4;
@%p41 bra BB90_53;

st.global.u64 [%rd121], %rd597;
st.global.u64 [%rd121+8], %rd578;

BB90_53:
add.s32 %r80, %r13, 256;
cvt.u64.u32	%rd337, %r80;
setp.ge.s64	%p42, %rd337, %rd4;
@%p42 bra BB90_55;

st.global.u64 [%rd121+4096], %rd598;
st.global.u64 [%rd121+4104], %rd577;

BB90_55:
add.s32 %r82, %r13, 512;
cvt.u64.u32	%rd338, %r82;
setp.ge.s64	%p43, %rd338, %rd4;
@%p43 bra BB90_57;

st.global.u64 [%rd121+8192], %rd599;
st.global.u64 [%rd121+8200], %rd576;

BB90_57:
add.s32 %r84, %r13, 768;
cvt.u64.u32	%rd339, %r84;
setp.ge.s64	%p44, %rd339, %rd4;
@%p44 bra BB90_59;

st.global.u64 [%rd121+12288], %rd600;
st.global.u64 [%rd121+12296], %rd575;

BB90_59:
add.s32 %r86, %r13, 1024;
cvt.u64.u32	%rd340, %r86;
setp.ge.s64	%p45, %rd340, %rd4;
@%p45 bra BB90_61;

st.global.u64 [%rd121+16384], %rd601;
st.global.u64 [%rd121+16392], %rd574;

BB90_61:
add.s32 %r88, %r13, 1280;
cvt.u64.u32	%rd341, %r88;
setp.ge.s64	%p46, %rd341, %rd4;
@%p46 bra BB90_63;

st.global.u64 [%rd121+20480], %rd602;
st.global.u64 [%rd121+20488], %rd573;

BB90_63:
add.s32 %r90, %r13, 1536;
cvt.u64.u32	%rd342, %r90;
setp.ge.s64	%p47, %rd342, %rd4;
@%p47 bra BB90_66;

BB90_65:
st.global.u64 [%rd121+24576], %rd603;
st.global.u64 [%rd121+24584], %rd572;

BB90_66:
bar.sync 0;
mul.lo.s32 %r92, %r13, 7;
cvt.u64.u32	%rd343, %r92;
add.s64 %rd122, %rd5, %rd4;
min.s64 %rd123, %rd343, %rd122;
setp.lt.s64	%p48, %rd123, %rd4;
sub.s64 %rd344, %rd123, %rd4;
selp.b64	%rd611, 0, %rd344, %p48;
min.s64 %rd610, %rd5, %rd123;
setp.ge.s64	%p49, %rd611, %rd610;
@%p49 bra BB90_69;

add.s64 %rd345, %rd64, %rd123;
add.s64 %rd126, %rd345, -1;

BB90_68:
add.s64 %rd346, %rd610, %rd611;
shr.s64 %rd347, %rd346, 1;
sub.s64 %rd348, %rd126, %rd347;
add.s64 %rd349, %rd347, %rd310;
shl.b64 %rd350, %rd348, 4;
add.s64 %rd351, %rd2, %rd350;
shl.b64 %rd352, %rd349, 4;
add.s64 %rd353, %rd2, %rd352;
ld.global.u64 %rd354, [%rd353];
ld.global.u64 %rd355, [%rd351];
setp.lt.s64	%p50, %rd355, %rd354;
add.s64 %rd356, %rd347, 1;
selp.b64	%rd611, %rd611, %rd356, %p50;
selp.b64	%rd610, %rd347, %rd610, %p50;
setp.lt.s64	%p51, %rd611, %rd610;
@%p51 bra BB90_68;

BB90_69:
add.s64 %rd133, %rd611, %rd310;
shl.b64 %rd360, %rd133, 4;
add.s64 %rd134, %rd2, %rd360;
shl.b64 %rd361, %rd64, 4;
add.s64 %rd135, %rd2, %rd361;
add.s64 %rd362, %rd64, %rd123;
sub.s64 %rd136, %rd362, %rd611;
shl.b64 %rd363, %rd136, 4;
add.s64 %rd137, %rd2, %rd363;
add.s64 %rd364, %rd122, %rd310;
shl.b64 %rd365, %rd364, 4;
add.s64 %rd138, %rd2, %rd365;
add.u64 %rd366, %SP, 0;
cvta.to.local.u64 %rd139, %rd366;
mov.u64 %rd612, 0;
mov.pred %p52, 0;
@%p52 bra BB90_71;

BB90_70:
add.s64 %rd367, %rd139, %rd612;
mov.u16 %rs2, 0;
st.local.u8 [%rd367], %rs2;
add.s64 %rd612, %rd612, 1;
setp.lt.u64	%p53, %rd612, 16;
@%p53 bra BB90_70;

BB90_71:
ld.global.u64 %rd369, [%rd134];
ld.global.u64 %rd370, [%rd134+8];
st.local.u64 [%rd139+8], %rd370;
st.local.u64 [%rd139], %rd369;
add.u64 %rd373, %SP, 16;
cvta.to.local.u64 %rd142, %rd373;
mov.u64 %rd613, 0;
@%p52 bra BB90_73;

BB90_72:
add.s64 %rd374, %rd142, %rd613;
mov.u16 %rs3, 0;
st.local.u8 [%rd374], %rs3;
add.s64 %rd613, %rd613, 1;
setp.lt.u64	%p55, %rd613, 16;
@%p55 bra BB90_72;

BB90_73:
ld.global.u64 %rd375, [%rd137];
ld.global.u64 %rd376, [%rd137+8];
st.local.u64 [%rd142+8], %rd376;
st.local.u64 [%rd142], %rd375;
mov.pred %p87, -1;
setp.ge.u64	%p57, %rd137, %rd138;
@%p57 bra BB90_76;

mov.pred %p87, 0;
setp.ge.u64	%p59, %rd134, %rd135;
@%p59 bra BB90_76;

ld.local.u64 %rd383, [%rd139];
ld.local.u64 %rd384, [%rd142];
setp.ge.s64	%p87, %rd384, %rd383;

BB90_76:
selp.b64	%rd389, %rd139, %rd142, %p87;
ld.local.u64 %rd145, [%rd389];
ld.local.u64 %rd146, [%rd389+8];
@%p87 bra BB90_78;
bra.uni BB90_77;

BB90_78:
add.s64 %rd397, %rd360, %rd2;
add.s64 %rd149, %rd397, 16;
mov.u64 %rd658, %rd149;
ld.global.u64 %rd398, [%rd134+16];
st.local.u64 [%rd139], %rd398;
ld.global.u64 %rd401, [%rd134+24];
st.local.u64 [%rd139+8], %rd401;
mov.u64 %rd635, %rd137;
mov.u64 %rd636, %rd137;
mov.u64 %rd659, %rd149;
bra.uni BB90_79;

BB90_77:
add.s64 %rd391, %rd363, %rd2;
add.s64 %rd147, %rd391, 16;
mov.u64 %rd635, %rd147;
ld.global.u64 %rd392, [%rd137+16];
st.local.u64 [%rd142], %rd392;
ld.global.u64 %rd395, [%rd137+24];
st.local.u64 [%rd142+8], %rd395;
mov.u64 %rd636, %rd147;
mov.u64 %rd658, %rd134;
mov.u64 %rd659, %rd134;

BB90_79:
mov.u64 %rd154, %rd658;
mov.u64 %rd657, %rd659;
mov.u64 %rd152, %rd635;
mov.u64 %rd634, %rd636;
mov.pred %p88, -1;
setp.ge.u64	%p61, %rd634, %rd138;
@%p61 bra BB90_82;

mov.pred %p88, 0;
setp.ge.u64	%p63, %rd657, %rd135;
@%p63 bra BB90_82;

ld.local.u64 %rd406, [%rd139];
ld.local.u64 %rd407, [%rd142];
setp.ge.s64	%p88, %rd407, %rd406;

BB90_82:
selp.b64	%rd412, %rd139, %rd142, %p88;
ld.local.u64 %rd155, [%rd412];
ld.local.u64 %rd156, [%rd412+8];
@%p88 bra BB90_84;
bra.uni BB90_83;

BB90_84:
add.s64 %rd657, %rd657, 16;
add.s64 %rd160, %rd154, 16;
ld.global.u64 %rd417, [%rd154+16];
st.local.u64 [%rd139], %rd417;
ld.global.u64 %rd420, [%rd154+24];
st.local.u64 [%rd139+8], %rd420;
mov.u64 %rd633, %rd152;
mov.u64 %rd656, %rd160;
bra.uni BB90_85;

BB90_83:
add.s64 %rd634, %rd634, 16;
add.s64 %rd158, %rd152, 16;
ld.global.u64 %rd413, [%rd152+16];
st.local.u64 [%rd142], %rd413;
ld.global.u64 %rd416, [%rd152+24];
st.local.u64 [%rd142+8], %rd416;
mov.u64 %rd633, %rd158;
mov.u64 %rd656, %rd154;

BB90_85:
mov.u64 %rd164, %rd656;
mov.u64 %rd655, %rd657;
mov.u64 %rd162, %rd633;
mov.u64 %rd632, %rd634;
mov.pred %p89, -1;
setp.ge.u64	%p65, %rd632, %rd138;
@%p65 bra BB90_88;

mov.pred %p89, 0;
setp.ge.u64	%p67, %rd655, %rd135;
@%p67 bra BB90_88;

ld.local.u64 %rd425, [%rd139];
ld.local.u64 %rd426, [%rd142];
setp.ge.s64	%p89, %rd426, %rd425;

BB90_88:
selp.b64	%rd431, %rd139, %rd142, %p89;
ld.local.u64 %rd165, [%rd431];
ld.local.u64 %rd166, [%rd431+8];
@%p89 bra BB90_90;
bra.uni BB90_89;

BB90_90:
add.s64 %rd655, %rd655, 16;
add.s64 %rd170, %rd164, 16;
ld.global.u64 %rd436, [%rd164+16];
st.local.u64 [%rd139], %rd436;
ld.global.u64 %rd439, [%rd164+24];
st.local.u64 [%rd139+8], %rd439;
mov.u64 %rd631, %rd162;
mov.u64 %rd654, %rd170;
bra.uni BB90_91;

BB90_89:
add.s64 %rd632, %rd632, 16;
add.s64 %rd168, %rd162, 16;
ld.global.u64 %rd432, [%rd162+16];
st.local.u64 [%rd142], %rd432;
ld.global.u64 %rd435, [%rd162+24];
st.local.u64 [%rd142+8], %rd435;
mov.u64 %rd631, %rd168;
mov.u64 %rd654, %rd164;

BB90_91:
mov.u64 %rd174, %rd654;
mov.u64 %rd653, %rd655;
mov.u64 %rd172, %rd631;
mov.u64 %rd630, %rd632;
mov.pred %p90, -1;
setp.ge.u64	%p69, %rd630, %rd138;
@%p69 bra BB90_94;

mov.pred %p90, 0;
setp.ge.u64	%p71, %rd653, %rd135;
@%p71 bra BB90_94;

ld.local.u64 %rd444, [%rd139];
ld.local.u64 %rd445, [%rd142];
setp.ge.s64	%p90, %rd445, %rd444;

BB90_94:
selp.b64	%rd450, %rd139, %rd142, %p90;
ld.local.u64 %rd175, [%rd450];
ld.local.u64 %rd176, [%rd450+8];
@%p90 bra BB90_96;
bra.uni BB90_95;

BB90_96:
add.s64 %rd653, %rd653, 16;
add.s64 %rd180, %rd174, 16;
ld.global.u64 %rd455, [%rd174+16];
st.local.u64 [%rd139], %rd455;
ld.global.u64 %rd458, [%rd174+24];
st.local.u64 [%rd139+8], %rd458;
mov.u64 %rd629, %rd172;
mov.u64 %rd652, %rd180;
bra.uni BB90_97;

BB90_95:
add.s64 %rd630, %rd630, 16;
add.s64 %rd178, %rd172, 16;
ld.global.u64 %rd451, [%rd172+16];
st.local.u64 [%rd142], %rd451;
ld.global.u64 %rd454, [%rd172+24];
st.local.u64 [%rd142+8], %rd454;
mov.u64 %rd629, %rd178;
mov.u64 %rd652, %rd174;

BB90_97:
mov.u64 %rd184, %rd652;
mov.u64 %rd651, %rd653;
mov.u64 %rd182, %rd629;
mov.u64 %rd628, %rd630;
mov.pred %p91, -1;
setp.ge.u64	%p73, %rd628, %rd138;
@%p73 bra BB90_100;

mov.pred %p91, 0;
setp.ge.u64	%p75, %rd651, %rd135;
@%p75 bra BB90_100;

ld.local.u64 %rd463, [%rd139];
ld.local.u64 %rd464, [%rd142];
setp.ge.s64	%p91, %rd464, %rd463;

BB90_100:
selp.b64	%rd469, %rd139, %rd142, %p91;
ld.local.u64 %rd185, [%rd469];
ld.local.u64 %rd186, [%rd469+8];
@%p91 bra BB90_102;
bra.uni BB90_101;

BB90_102:
add.s64 %rd651, %rd651, 16;
add.s64 %rd190, %rd184, 16;
ld.global.u64 %rd474, [%rd184+16];
st.local.u64 [%rd139], %rd474;
ld.global.u64 %rd477, [%rd184+24];
st.local.u64 [%rd139+8], %rd477;
mov.u64 %rd627, %rd182;
mov.u64 %rd650, %rd190;
bra.uni BB90_103;

BB90_101:
add.s64 %rd628, %rd628, 16;
add.s64 %rd188, %rd182, 16;
ld.global.u64 %rd470, [%rd182+16];
st.local.u64 [%rd142], %rd470;
ld.global.u64 %rd473, [%rd182+24];
st.local.u64 [%rd142+8], %rd473;
mov.u64 %rd627, %rd188;
mov.u64 %rd650, %rd184;

BB90_103:
mov.u64 %rd194, %rd650;
mov.u64 %rd649, %rd651;
mov.u64 %rd192, %rd627;
mov.u64 %rd626, %rd628;
mov.pred %p92, -1;
setp.ge.u64	%p77, %rd626, %rd138;
@%p77 bra BB90_106;

mov.pred %p92, 0;
setp.ge.u64	%p79, %rd649, %rd135;
@%p79 bra BB90_106;

ld.local.u64 %rd482, [%rd139];
ld.local.u64 %rd483, [%rd142];
setp.ge.s64	%p92, %rd483, %rd482;

BB90_106:
selp.b64	%rd488, %rd139, %rd142, %p92;
ld.local.u64 %rd195, [%rd488];
ld.local.u64 %rd196, [%rd488+8];
@%p92 bra BB90_108;
bra.uni BB90_107;

BB90_108:
add.s64 %rd649, %rd649, 16;
add.s64 %rd200, %rd194, 16;
ld.global.u64 %rd493, [%rd194+16];
st.local.u64 [%rd139], %rd493;
ld.global.u64 %rd496, [%rd194+24];
st.local.u64 [%rd139+8], %rd496;
mov.u64 %rd625, %rd192;
mov.u64 %rd648, %rd200;
bra.uni BB90_109;

BB90_107:
add.s64 %rd626, %rd626, 16;
add.s64 %rd198, %rd192, 16;
ld.global.u64 %rd489, [%rd192+16];
st.local.u64 [%rd142], %rd489;
ld.global.u64 %rd492, [%rd192+24];
st.local.u64 [%rd142+8], %rd492;
mov.u64 %rd625, %rd198;
mov.u64 %rd648, %rd194;

BB90_109:
mov.pred %p93, -1;
setp.ge.u64	%p81, %rd626, %rd138;
@%p81 bra BB90_112;

mov.pred %p93, 0;
setp.ge.u64	%p83, %rd649, %rd135;
@%p83 bra BB90_112;

ld.local.u64 %rd501, [%rd139];
ld.local.u64 %rd502, [%rd142];
setp.ge.s64	%p93, %rd502, %rd501;

BB90_112:
selp.b64	%rd507, %rd139, %rd142, %p93;
ld.local.u64 %rd205, [%rd507];
ld.local.u64 %rd206, [%rd507+8];
@%p93 bra BB90_114;
bra.uni BB90_113;

BB90_114:
ld.global.u64 %rd512, [%rd648+16];
st.local.u64 [%rd139], %rd512;
ld.global.u64 %rd515, [%rd648+24];
st.local.u64 [%rd139+8], %rd515;
bra.uni BB90_115;

BB90_113:
ld.global.u64 %rd508, [%rd625+16];
st.local.u64 [%rd142], %rd508;
ld.global.u64 %rd511, [%rd625+24];
st.local.u64 [%rd142+8], %rd511;

BB90_115:
bar.sync 0;
add.s64 %rd519, %rd343, %rd310;
shl.b64 %rd520, %rd519, 4;
add.s64 %rd521, %rd2, %rd520;
st.global.u64 [%rd521], %rd145;
st.global.u64 [%rd521+8], %rd146;
st.global.u64 [%rd521+16], %rd155;
st.global.u64 [%rd521+24], %rd156;
st.global.u64 [%rd521+32], %rd165;
st.global.u64 [%rd521+40], %rd166;
st.global.u64 [%rd521+48], %rd175;
st.global.u64 [%rd521+56], %rd176;
st.global.u64 [%rd521+64], %rd185;
st.global.u64 [%rd521+72], %rd186;
st.global.u64 [%rd521+80], %rd195;
st.global.u64 [%rd521+88], %rd196;
st.global.u64 [%rd521+96], %rd205;
st.global.u64 [%rd521+104], %rd206;
bar.sync 0;
setp.ge.s64	%p84, %rd663, %rd122;
@%p84 bra BB90_118;

mov.u32 %r99, %ctaid.x;
mov.u32 %r98, %tid.x;
cvta.to.global.u64 %rd522, %rd223;
cvta.to.global.u64 %rd523, %rd224;
mul.wide.u32 %rd525, %r99, 1792;
cvt.u64.u32	%rd526, %r98;
add.s64 %rd527, %rd525, %rd526;
shl.b64 %rd528, %rd527, 3;
add.s64 %rd662, %rd523, %rd528;
add.s64 %rd661, %rd522, %rd528;
mul.lo.s64 %rd529, %rd225, %rd63;
add.s64 %rd530, %rd529, %rd526;
shl.b64 %rd531, %rd530, 4;
add.s64 %rd660, %rd2, %rd531;

BB90_117:
ld.global.u64 %rd532, [%rd660];
st.global.u64 [%rd661], %rd532;
ld.global.u64 %rd533, [%rd660+8];
st.global.u64 [%rd662], %rd533;
add.s64 %rd662, %rd662, 2048;
add.s64 %rd661, %rd661, 2048;
add.s64 %rd660, %rd660, 4096;
add.s64 %rd663, %rd663, 256;
setp.lt.s64	%p85, %rd663, %rd122;
@%p85 bra BB90_117;

BB90_118:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIlEEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot91[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<89>;
.reg .b16 %rs<17>;
.reg .b32 %r<83>;
.reg .b64 %rd<616>;


mov.u64 %rd615, __local_depot91;
cvta.local.u64 %SP, %rd615;
ld.param.u64 %rd215, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+40];
ld.param.u64 %rd214, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+32];
ld.param.u64 %rd210, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0];
ld.param.u64 %rd212, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+16];
ld.param.u64 %rd213, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+24];
ld.param.u64 %rd211, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+8];
ld.param.v4.u8 {%rs9, %rs10, %rs11, %rs12}, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+52];
mov.u16 %rs8, %rs12;
mov.u16 %rs7, %rs11;
mov.u16 %rs6, %rs10;
mov.u16 %rs5, %rs9;
ld.param.v4.u8 {%rs13, %rs14, %rs15, %rs16}, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI10ThrustLTOpIlEEEEEEEvT__param_0+48];
mov.u16 %rs4, %rs16;
mov.u16 %rs3, %rs15;
mov.u16 %rs2, %rs14;
mov.u16 %rs1, %rs13;
cvta.to.global.u64 %rd1, %rd211;
cvta.to.global.u64 %rd216, %rd213;
cvt.u32.u64	%r1, %rd212;
cvt.u32.u64	%r17, %rd210;
mov.u32 %r18, %ctaid.x;
mul.wide.u32 %rd217, %r18, 8;
add.s64 %rd218, %rd216, %rd217;
ld.global.u32 %r2, [%rd218];
ld.global.u32 %r19, [%rd218+8];
neg.s32 %r20, %r17;
and.b32 %r3, %r18, %r20;
shr.s32 %r4, %r17, 1;
mul.lo.s32 %r5, %r3, 1792;
add.s32 %r21, %r19, %r5;
min.s32 %r82, %r21, %r1;
add.s32 %r22, %r18, %r4;
mul.lo.s32 %r23, %r22, 1792;
sub.s32 %r24, %r23, %r2;
min.s32 %r7, %r24, %r1;
add.s32 %r25, %r23, 1792;
sub.s32 %r26, %r25, %r19;
min.s32 %r81, %r26, %r1;
add.s32 %r27, %r17, -1;
and.b32 %r28, %r18, %r27;
setp.ne.s32	%p15, %r27, %r28;
@%p15 bra BB91_2;

add.s32 %r29, %r3, %r4;
mul.lo.s32 %r30, %r29, 1792;
min.s32 %r82, %r30, %r1;
mad.lo.s32 %r31, %r4, 2, %r3;
mul.lo.s32 %r32, %r31, 1792;
min.s32 %r81, %r32, %r1;

BB91_2:
add.s32 %r33, %r5, %r2;
cvt.s64.s32	%rd219, %r81;
cvt.s64.s32	%rd2, %r7;
sub.s64 %rd3, %rd219, %rd2;
cvt.s64.s32	%rd220, %r82;
cvt.s64.s32	%rd221, %r33;
sub.s64 %rd4, %rd220, %rd221;
setp.gt.s64	%p16, %rd4, 1791;
mov.u32 %r13, %tid.x;
cvt.u64.u32	%rd614, %r13;
add.s64 %rd222, %rd614, %rd221;
shl.b64 %rd223, %rd222, 4;
add.s64 %rd6, %rd1, %rd223;
@%p16 bra BB91_17;
bra.uni BB91_3;

BB91_17:
ld.global.u64 %rd514, [%rd6];
ld.global.u64 %rd495, [%rd6+8];
ld.global.u64 %rd515, [%rd6+4096];
ld.global.u64 %rd494, [%rd6+4104];
ld.global.u64 %rd516, [%rd6+8192];
ld.global.u64 %rd493, [%rd6+8200];
ld.global.u64 %rd517, [%rd6+12288];
ld.global.u64 %rd492, [%rd6+12296];
ld.global.u64 %rd518, [%rd6+16384];
ld.global.u64 %rd491, [%rd6+16392];
ld.global.u64 %rd519, [%rd6+20480];
ld.global.u64 %rd490, [%rd6+20488];
ld.global.u64 %rd520, [%rd6+24576];
ld.global.u64 %rd489, [%rd6+24584];
bra.uni BB91_18;

BB91_3:
mov.u64 %rd225, 0;
mov.u64 %rd495, %rd225;
setp.ge.s64	%p17, %rd614, %rd4;
mov.u64 %rd526, %rd225;
@%p17 bra BB91_5;

ld.global.u64 %rd7, [%rd6];
ld.global.u64 %rd495, [%rd6+8];
mov.u64 %rd526, %rd7;

BB91_5:
mov.u64 %rd502, %rd526;
mov.u64 %rd514, %rd502;
cvt.u32.u64	%r34, %rd614;
add.s32 %r35, %r34, 256;
cvt.u64.u32	%rd228, %r35;
mov.u64 %rd494, %rd225;
setp.ge.s64	%p18, %rd228, %rd4;
mov.u64 %rd525, %rd225;
@%p18 bra BB91_7;

ld.global.u64 %rd525, [%rd6+4096];
ld.global.u64 %rd494, [%rd6+4104];

BB91_7:
mov.u64 %rd515, %rd525;
add.s32 %r36, %r13, 512;
cvt.u64.u32	%rd231, %r36;
mov.u64 %rd493, %rd225;
setp.ge.s64	%p19, %rd231, %rd4;
mov.u64 %rd524, %rd225;
@%p19 bra BB91_9;

ld.global.u64 %rd524, [%rd6+8192];
ld.global.u64 %rd493, [%rd6+8200];

BB91_9:
mov.u64 %rd516, %rd524;
add.s32 %r37, %r13, 768;
cvt.u64.u32	%rd234, %r37;
mov.u64 %rd492, %rd225;
setp.ge.s64	%p20, %rd234, %rd4;
mov.u64 %rd523, %rd225;
@%p20 bra BB91_11;

ld.global.u64 %rd523, [%rd6+12288];
ld.global.u64 %rd492, [%rd6+12296];

BB91_11:
mov.u64 %rd517, %rd523;
add.s32 %r38, %r13, 1024;
cvt.u64.u32	%rd237, %r38;
mov.u64 %rd491, %rd225;
setp.ge.s64	%p21, %rd237, %rd4;
mov.u64 %rd522, %rd225;
@%p21 bra BB91_13;

ld.global.u64 %rd522, [%rd6+16384];
ld.global.u64 %rd491, [%rd6+16392];

BB91_13:
mov.u64 %rd518, %rd522;
add.s32 %r39, %r13, 1280;
cvt.u64.u32	%rd240, %r39;
mov.u64 %rd490, %rd225;
setp.ge.s64	%p22, %rd240, %rd4;
mov.u64 %rd521, %rd225;
@%p22 bra BB91_15;

ld.global.u64 %rd521, [%rd6+20480];
ld.global.u64 %rd490, [%rd6+20488];

BB91_15:
mov.u64 %rd519, %rd521;
add.s32 %r40, %r13, 1536;
cvt.u64.u32	%rd243, %r40;
mov.u64 %rd489, %rd225;
setp.ge.s64	%p23, %rd243, %rd4;
mov.u64 %rd520, %rd225;
@%p23 bra BB91_18;

ld.global.u64 %rd520, [%rd6+24576];
ld.global.u64 %rd489, [%rd6+24584];

BB91_18:
@%p16 bra BB91_33;
bra.uni BB91_19;

BB91_33:
mul.wide.u32 %rd272, %r13, 16;
mov.u64 %rd273, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd274, %rd273, %rd272;
st.shared.u64 [%rd274], %rd514;
st.shared.u64 [%rd274+8], %rd495;
st.shared.u64 [%rd274+4096], %rd515;
st.shared.u64 [%rd274+4104], %rd494;
st.shared.u64 [%rd274+8192], %rd516;
st.shared.u64 [%rd274+8200], %rd493;
st.shared.u64 [%rd274+12288], %rd517;
st.shared.u64 [%rd274+12296], %rd492;
st.shared.u64 [%rd274+16384], %rd518;
st.shared.u64 [%rd274+16392], %rd491;
st.shared.u64 [%rd274+20480], %rd519;
st.shared.u64 [%rd274+20488], %rd490;
st.shared.u64 [%rd274+24576], %rd520;
st.shared.u64 [%rd274+24584], %rd489;
bra.uni BB91_34;

BB91_19:
setp.ge.s64	%p25, %rd614, %rd4;
@%p25 bra BB91_21;

mul.wide.u32 %rd245, %r13, 16;
mov.u64 %rd246, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd247, %rd246, %rd245;
st.shared.u64 [%rd247], %rd514;
st.shared.u64 [%rd247+8], %rd495;

BB91_21:
add.s32 %r44, %r13, 256;
cvt.u64.u32	%rd248, %r44;
setp.ge.s64	%p26, %rd248, %rd4;
@%p26 bra BB91_23;

mul.wide.u32 %rd249, %r13, 16;
mov.u64 %rd250, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd251, %rd250, %rd249;
st.shared.u64 [%rd251+4096], %rd515;
st.shared.u64 [%rd251+4104], %rd494;

BB91_23:
add.s32 %r47, %r13, 512;
cvt.u64.u32	%rd252, %r47;
setp.ge.s64	%p27, %rd252, %rd4;
@%p27 bra BB91_25;

mul.wide.u32 %rd253, %r13, 16;
mov.u64 %rd254, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd255, %rd254, %rd253;
st.shared.u64 [%rd255+8192], %rd516;
st.shared.u64 [%rd255+8200], %rd493;

BB91_25:
add.s32 %r50, %r13, 768;
cvt.u64.u32	%rd256, %r50;
setp.ge.s64	%p28, %rd256, %rd4;
@%p28 bra BB91_27;

mul.wide.u32 %rd257, %r13, 16;
mov.u64 %rd258, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd259, %rd258, %rd257;
st.shared.u64 [%rd259+12288], %rd517;
st.shared.u64 [%rd259+12296], %rd492;

BB91_27:
add.s32 %r53, %r13, 1024;
cvt.u64.u32	%rd260, %r53;
setp.ge.s64	%p29, %rd260, %rd4;
@%p29 bra BB91_29;

mul.wide.u32 %rd261, %r13, 16;
mov.u64 %rd262, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd263, %rd262, %rd261;
st.shared.u64 [%rd263+16384], %rd518;
st.shared.u64 [%rd263+16392], %rd491;

BB91_29:
add.s32 %r56, %r13, 1280;
cvt.u64.u32	%rd264, %r56;
setp.ge.s64	%p30, %rd264, %rd4;
@%p30 bra BB91_31;

mul.wide.u32 %rd265, %r13, 16;
mov.u64 %rd266, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd267, %rd266, %rd265;
st.shared.u64 [%rd267+20480], %rd519;
st.shared.u64 [%rd267+20488], %rd490;

BB91_31:
add.s32 %r59, %r13, 1536;
cvt.u64.u32	%rd268, %r59;
setp.ge.s64	%p31, %rd268, %rd4;
@%p31 bra BB91_34;

mul.wide.u32 %rd269, %r13, 16;
mov.u64 %rd270, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd271, %rd270, %rd269;
st.shared.u64 [%rd271+24576], %rd520;
st.shared.u64 [%rd271+24584], %rd489;

BB91_34:
setp.gt.s64	%p32, %rd3, 1791;
add.s64 %rd275, %rd614, %rd2;
shl.b64 %rd276, %rd275, 4;
add.s64 %rd62, %rd1, %rd276;
@%p32 bra BB91_49;
bra.uni BB91_35;

BB91_49:
ld.global.u64 %rd552, [%rd62];
ld.global.u64 %rd533, [%rd62+8];
ld.global.u64 %rd553, [%rd62+4096];
ld.global.u64 %rd532, [%rd62+4104];
ld.global.u64 %rd554, [%rd62+8192];
ld.global.u64 %rd531, [%rd62+8200];
ld.global.u64 %rd555, [%rd62+12288];
ld.global.u64 %rd530, [%rd62+12296];
ld.global.u64 %rd556, [%rd62+16384];
ld.global.u64 %rd529, [%rd62+16392];
ld.global.u64 %rd557, [%rd62+20480];
ld.global.u64 %rd528, [%rd62+20488];
ld.global.u64 %rd558, [%rd62+24576];
ld.global.u64 %rd527, [%rd62+24584];
bra.uni BB91_50;

BB91_35:
mov.u64 %rd278, 0;
mov.u64 %rd533, %rd278;
setp.ge.s64	%p33, %rd614, %rd3;
mov.u64 %rd564, %rd278;
@%p33 bra BB91_37;

ld.global.u64 %rd63, [%rd62];
ld.global.u64 %rd533, [%rd62+8];
mov.u64 %rd564, %rd63;

BB91_37:
mov.u64 %rd540, %rd564;
mov.u64 %rd552, %rd540;
cvt.u32.u64	%r62, %rd614;
add.s32 %r63, %r62, 256;
cvt.u64.u32	%rd281, %r63;
mov.u64 %rd532, %rd278;
setp.ge.s64	%p34, %rd281, %rd3;
mov.u64 %rd563, %rd278;
@%p34 bra BB91_39;

ld.global.u64 %rd563, [%rd62+4096];
ld.global.u64 %rd532, [%rd62+4104];

BB91_39:
mov.u64 %rd553, %rd563;
add.s32 %r64, %r13, 512;
cvt.u64.u32	%rd284, %r64;
mov.u64 %rd531, %rd278;
setp.ge.s64	%p35, %rd284, %rd3;
mov.u64 %rd562, %rd278;
@%p35 bra BB91_41;

ld.global.u64 %rd562, [%rd62+8192];
ld.global.u64 %rd531, [%rd62+8200];

BB91_41:
mov.u64 %rd554, %rd562;
add.s32 %r65, %r13, 768;
cvt.u64.u32	%rd287, %r65;
mov.u64 %rd530, %rd278;
setp.ge.s64	%p36, %rd287, %rd3;
mov.u64 %rd561, %rd278;
@%p36 bra BB91_43;

ld.global.u64 %rd561, [%rd62+12288];
ld.global.u64 %rd530, [%rd62+12296];

BB91_43:
mov.u64 %rd555, %rd561;
add.s32 %r66, %r13, 1024;
cvt.u64.u32	%rd290, %r66;
mov.u64 %rd529, %rd278;
setp.ge.s64	%p37, %rd290, %rd3;
mov.u64 %rd560, %rd278;
@%p37 bra BB91_45;

ld.global.u64 %rd560, [%rd62+16384];
ld.global.u64 %rd529, [%rd62+16392];

BB91_45:
mov.u64 %rd556, %rd560;
add.s32 %r67, %r13, 1280;
cvt.u64.u32	%rd293, %r67;
mov.u64 %rd528, %rd278;
setp.ge.s64	%p38, %rd293, %rd3;
mov.u64 %rd559, %rd278;
@%p38 bra BB91_47;

ld.global.u64 %rd559, [%rd62+20480];
ld.global.u64 %rd528, [%rd62+20488];

BB91_47:
mov.u64 %rd557, %rd559;
add.s32 %r68, %r13, 1536;
cvt.u64.u32	%rd296, %r68;
mov.u64 %rd527, %rd278;
setp.ge.s64	%p39, %rd296, %rd3;
mov.u64 %rd558, %rd278;
@%p39 bra BB91_50;

ld.global.u64 %rd558, [%rd62+24576];
ld.global.u64 %rd527, [%rd62+24584];

BB91_50:
add.s64 %rd297, %rd614, %rd4;
shl.b64 %rd298, %rd297, 4;
mov.u64 %rd299, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd118, %rd299, %rd298;
@%p32 bra BB91_64;
bra.uni BB91_51;

BB91_64:
st.shared.u64 [%rd118], %rd552;
st.shared.u64 [%rd118+8], %rd533;
st.shared.u64 [%rd118+4096], %rd553;
st.shared.u64 [%rd118+4104], %rd532;
st.shared.u64 [%rd118+8192], %rd554;
st.shared.u64 [%rd118+8200], %rd531;
st.shared.u64 [%rd118+12288], %rd555;
st.shared.u64 [%rd118+12296], %rd530;
st.shared.u64 [%rd118+16384], %rd556;
st.shared.u64 [%rd118+16392], %rd529;
st.shared.u64 [%rd118+20480], %rd557;
st.shared.u64 [%rd118+20488], %rd528;
bra.uni BB91_65;

BB91_51:
setp.ge.s64	%p41, %rd614, %rd3;
@%p41 bra BB91_53;

st.shared.u64 [%rd118], %rd552;
st.shared.u64 [%rd118+8], %rd533;

BB91_53:
cvt.u32.u64	%r69, %rd614;
add.s32 %r70, %r69, 256;
cvt.u64.u32	%rd300, %r70;
setp.ge.s64	%p42, %rd300, %rd3;
@%p42 bra BB91_55;

st.shared.u64 [%rd118+4096], %rd553;
st.shared.u64 [%rd118+4104], %rd532;

BB91_55:
add.s32 %r71, %r13, 512;
cvt.u64.u32	%rd301, %r71;
setp.ge.s64	%p43, %rd301, %rd3;
@%p43 bra BB91_57;

st.shared.u64 [%rd118+8192], %rd554;
st.shared.u64 [%rd118+8200], %rd531;

BB91_57:
add.s32 %r72, %r13, 768;
cvt.u64.u32	%rd302, %r72;
setp.ge.s64	%p44, %rd302, %rd3;
@%p44 bra BB91_59;

st.shared.u64 [%rd118+12288], %rd555;
st.shared.u64 [%rd118+12296], %rd530;

BB91_59:
add.s32 %r73, %r13, 1024;
cvt.u64.u32	%rd303, %r73;
setp.ge.s64	%p45, %rd303, %rd3;
@%p45 bra BB91_61;

st.shared.u64 [%rd118+16384], %rd556;
st.shared.u64 [%rd118+16392], %rd529;

BB91_61:
add.s32 %r74, %r13, 1280;
cvt.u64.u32	%rd304, %r74;
setp.ge.s64	%p46, %rd304, %rd3;
@%p46 bra BB91_63;

st.shared.u64 [%rd118+20480], %rd557;
st.shared.u64 [%rd118+20488], %rd528;

BB91_63:
add.s32 %r75, %r13, 1536;
cvt.u64.u32	%rd305, %r75;
setp.ge.s64	%p47, %rd305, %rd3;
@%p47 bra BB91_66;

BB91_65:
st.shared.u64 [%rd118+24576], %rd558;
st.shared.u64 [%rd118+24584], %rd527;

BB91_66:
bar.sync 0;
mul.lo.s32 %r77, %r13, 7;
cvt.u64.u32	%rd306, %r77;
add.s64 %rd119, %rd4, %rd3;
min.s64 %rd120, %rd306, %rd119;
setp.lt.s64	%p48, %rd120, %rd3;
sub.s64 %rd307, %rd120, %rd3;
selp.b64	%rd566, 0, %rd307, %p48;
min.s64 %rd565, %rd4, %rd120;
setp.ge.s64	%p49, %rd566, %rd565;
@%p49 bra BB91_69;

add.s64 %rd308, %rd4, %rd120;
add.s64 %rd123, %rd308, -1;

BB91_68:
add.s64 %rd309, %rd565, %rd566;
shr.s64 %rd310, %rd309, 1;
sub.s64 %rd311, %rd123, %rd310;
shl.b64 %rd312, %rd311, 4;
add.s64 %rd314, %rd299, %rd312;
shl.b64 %rd315, %rd310, 4;
add.s64 %rd316, %rd299, %rd315;
ld.shared.u64 %rd317, [%rd316];
ld.shared.u64 %rd318, [%rd314];
setp.lt.s64	%p50, %rd318, %rd317;
add.s64 %rd319, %rd310, 1;
selp.b64	%rd566, %rd566, %rd319, %p50;
selp.b64	%rd565, %rd310, %rd565, %p50;
setp.lt.s64	%p51, %rd566, %rd565;
@%p51 bra BB91_68;

BB91_69:
shl.b64 %rd320, %rd4, 4;
add.s64 %rd129, %rd299, %rd320;
add.s64 %rd322, %rd120, %rd4;
sub.s64 %rd130, %rd322, %rd566;
shl.b64 %rd323, %rd130, 4;
add.s64 %rd131, %rd299, %rd323;
shl.b64 %rd324, %rd566, 4;
add.s64 %rd132, %rd299, %rd324;
ld.shared.u64 %rd325, [%rd132];
ld.shared.u64 %rd326, [%rd132+8];
add.u64 %rd327, %SP, 0;
cvta.to.local.u64 %rd328, %rd327;
st.local.u64 [%rd328+8], %rd326;
st.local.u64 [%rd328], %rd325;
ld.shared.u64 %rd329, [%rd131];
ld.shared.u64 %rd330, [%rd131+8];
add.u64 %rd331, %SP, 16;
cvta.to.local.u64 %rd332, %rd331;
st.local.u64 [%rd332+8], %rd330;
st.local.u64 [%rd332], %rd329;
shl.b64 %rd333, %rd119, 4;
add.s64 %rd133, %rd299, %rd333;
mov.pred %p82, -1;
setp.ge.u64	%p53, %rd131, %rd133;
@%p53 bra BB91_72;

mov.pred %p82, 0;
setp.ge.u64	%p55, %rd132, %rd129;
@%p55 bra BB91_72;

ld.local.u64 %rd338, [%rd328];
ld.local.u64 %rd339, [%rd332];
setp.ge.s64	%p82, %rd339, %rd338;

BB91_72:
selp.b64	%rd344, %rd328, %rd332, %p82;
ld.local.u64 %rd134, [%rd344];
ld.local.u64 %rd135, [%rd344+8];
@%p82 bra BB91_74;
bra.uni BB91_73;

BB91_74:
mov.u64 %rd588, %rd131;
add.s64 %rd354, %rd324, %rd299;
add.s64 %rd140, %rd354, 16;
mov.u64 %rd610, %rd140;
ld.shared.u64 %rd355, [%rd132+16];
ld.shared.u64 %rd358, [%rd132+24];
st.local.u64 [%rd328], %rd355;
st.local.u64 [%rd328+8], %rd358;
mov.u64 %rd577, %rd131;
mov.u64 %rd599, %rd140;
bra.uni BB91_75;

BB91_73:
mov.u64 %rd610, %rd132;
add.s64 %rd347, %rd323, %rd299;
add.s64 %rd137, %rd347, 16;
mov.u64 %rd588, %rd137;
ld.shared.u64 %rd348, [%rd131+16];
ld.shared.u64 %rd351, [%rd131+24];
st.local.u64 [%rd332], %rd348;
st.local.u64 [%rd332+8], %rd351;
mov.u64 %rd577, %rd137;
mov.u64 %rd599, %rd132;

BB91_75:
mov.u64 %rd145, %rd610;
mov.u64 %rd598, %rd599;
mov.u64 %rd143, %rd588;
mov.u64 %rd576, %rd577;
mov.pred %p83, -1;
setp.ge.u64	%p57, %rd576, %rd133;
@%p57 bra BB91_78;

mov.pred %p83, 0;
setp.ge.u64	%p59, %rd598, %rd129;
@%p59 bra BB91_78;

ld.local.u64 %rd363, [%rd328];
ld.local.u64 %rd364, [%rd332];
setp.ge.s64	%p83, %rd364, %rd363;

BB91_78:
selp.b64	%rd369, %rd328, %rd332, %p83;
ld.local.u64 %rd146, [%rd369];
ld.local.u64 %rd147, [%rd369+8];
@%p83 bra BB91_80;
bra.uni BB91_79;

BB91_80:
add.s64 %rd598, %rd598, 16;
add.s64 %rd151, %rd145, 16;
ld.shared.u64 %rd374, [%rd145+16];
ld.shared.u64 %rd377, [%rd145+24];
st.local.u64 [%rd328], %rd374;
st.local.u64 [%rd328+8], %rd377;
mov.u64 %rd587, %rd143;
mov.u64 %rd609, %rd151;
bra.uni BB91_81;

BB91_79:
add.s64 %rd576, %rd576, 16;
add.s64 %rd149, %rd143, 16;
ld.shared.u64 %rd370, [%rd143+16];
ld.shared.u64 %rd373, [%rd143+24];
st.local.u64 [%rd332], %rd370;
st.local.u64 [%rd332+8], %rd373;
mov.u64 %rd587, %rd149;
mov.u64 %rd609, %rd145;

BB91_81:
mov.u64 %rd155, %rd609;
mov.u64 %rd597, %rd598;
mov.u64 %rd153, %rd587;
mov.u64 %rd575, %rd576;
mov.pred %p84, -1;
setp.ge.u64	%p61, %rd575, %rd133;
@%p61 bra BB91_84;

mov.pred %p84, 0;
setp.ge.u64	%p63, %rd597, %rd129;
@%p63 bra BB91_84;

ld.local.u64 %rd382, [%rd328];
ld.local.u64 %rd383, [%rd332];
setp.ge.s64	%p84, %rd383, %rd382;

BB91_84:
selp.b64	%rd388, %rd328, %rd332, %p84;
ld.local.u64 %rd156, [%rd388];
ld.local.u64 %rd157, [%rd388+8];
@%p84 bra BB91_86;
bra.uni BB91_85;

BB91_86:
add.s64 %rd597, %rd597, 16;
add.s64 %rd161, %rd155, 16;
ld.shared.u64 %rd393, [%rd155+16];
st.local.u64 [%rd328], %rd393;
ld.shared.u64 %rd396, [%rd155+24];
st.local.u64 [%rd328+8], %rd396;
mov.u64 %rd586, %rd153;
mov.u64 %rd608, %rd161;
bra.uni BB91_87;

BB91_85:
add.s64 %rd575, %rd575, 16;
add.s64 %rd159, %rd153, 16;
ld.shared.u64 %rd389, [%rd153+16];
st.local.u64 [%rd332], %rd389;
ld.shared.u64 %rd392, [%rd153+24];
st.local.u64 [%rd332+8], %rd392;
mov.u64 %rd586, %rd159;
mov.u64 %rd608, %rd155;

BB91_87:
mov.u64 %rd165, %rd608;
mov.u64 %rd596, %rd597;
mov.u64 %rd163, %rd586;
mov.u64 %rd574, %rd575;
mov.pred %p85, -1;
setp.ge.u64	%p65, %rd574, %rd133;
@%p65 bra BB91_90;

mov.pred %p85, 0;
setp.ge.u64	%p67, %rd596, %rd129;
@%p67 bra BB91_90;

ld.local.u64 %rd401, [%rd328];
ld.local.u64 %rd402, [%rd332];
setp.ge.s64	%p85, %rd402, %rd401;

BB91_90:
selp.b64	%rd407, %rd328, %rd332, %p85;
ld.local.u64 %rd166, [%rd407];
ld.local.u64 %rd167, [%rd407+8];
@%p85 bra BB91_92;
bra.uni BB91_91;

BB91_92:
add.s64 %rd596, %rd596, 16;
add.s64 %rd171, %rd165, 16;
ld.shared.u64 %rd412, [%rd165+16];
st.local.u64 [%rd328], %rd412;
ld.shared.u64 %rd415, [%rd165+24];
st.local.u64 [%rd328+8], %rd415;
mov.u64 %rd585, %rd163;
mov.u64 %rd607, %rd171;
bra.uni BB91_93;

BB91_91:
add.s64 %rd574, %rd574, 16;
add.s64 %rd169, %rd163, 16;
ld.shared.u64 %rd408, [%rd163+16];
st.local.u64 [%rd332], %rd408;
ld.shared.u64 %rd411, [%rd163+24];
st.local.u64 [%rd332+8], %rd411;
mov.u64 %rd585, %rd169;
mov.u64 %rd607, %rd165;

BB91_93:
mov.u64 %rd175, %rd607;
mov.u64 %rd595, %rd596;
mov.u64 %rd173, %rd585;
mov.u64 %rd573, %rd574;
mov.pred %p86, -1;
setp.ge.u64	%p69, %rd573, %rd133;
@%p69 bra BB91_96;

mov.pred %p86, 0;
setp.ge.u64	%p71, %rd595, %rd129;
@%p71 bra BB91_96;

ld.local.u64 %rd420, [%rd328];
ld.local.u64 %rd421, [%rd332];
setp.ge.s64	%p86, %rd421, %rd420;

BB91_96:
selp.b64	%rd426, %rd328, %rd332, %p86;
ld.local.u64 %rd176, [%rd426];
ld.local.u64 %rd177, [%rd426+8];
@%p86 bra BB91_98;
bra.uni BB91_97;

BB91_98:
add.s64 %rd595, %rd595, 16;
add.s64 %rd181, %rd175, 16;
ld.shared.u64 %rd431, [%rd175+16];
st.local.u64 [%rd328], %rd431;
ld.shared.u64 %rd434, [%rd175+24];
st.local.u64 [%rd328+8], %rd434;
mov.u64 %rd584, %rd173;
mov.u64 %rd606, %rd181;
bra.uni BB91_99;

BB91_97:
add.s64 %rd573, %rd573, 16;
add.s64 %rd179, %rd173, 16;
ld.shared.u64 %rd427, [%rd173+16];
st.local.u64 [%rd332], %rd427;
ld.shared.u64 %rd430, [%rd173+24];
st.local.u64 [%rd332+8], %rd430;
mov.u64 %rd584, %rd179;
mov.u64 %rd606, %rd175;

BB91_99:
mov.u64 %rd185, %rd606;
mov.u64 %rd594, %rd595;
mov.u64 %rd183, %rd584;
mov.u64 %rd572, %rd573;
mov.pred %p87, -1;
setp.ge.u64	%p73, %rd572, %rd133;
@%p73 bra BB91_102;

mov.pred %p87, 0;
setp.ge.u64	%p75, %rd594, %rd129;
@%p75 bra BB91_102;

ld.local.u64 %rd439, [%rd328];
ld.local.u64 %rd440, [%rd332];
setp.ge.s64	%p87, %rd440, %rd439;

BB91_102:
selp.b64	%rd445, %rd328, %rd332, %p87;
ld.local.u64 %rd186, [%rd445];
ld.local.u64 %rd187, [%rd445+8];
@%p87 bra BB91_104;
bra.uni BB91_103;

BB91_104:
add.s64 %rd594, %rd594, 16;
add.s64 %rd191, %rd185, 16;
ld.shared.u64 %rd450, [%rd185+16];
st.local.u64 [%rd328], %rd450;
ld.shared.u64 %rd453, [%rd185+24];
st.local.u64 [%rd328+8], %rd453;
mov.u64 %rd583, %rd183;
mov.u64 %rd605, %rd191;
bra.uni BB91_105;

BB91_103:
add.s64 %rd572, %rd572, 16;
add.s64 %rd189, %rd183, 16;
ld.shared.u64 %rd446, [%rd183+16];
st.local.u64 [%rd332], %rd446;
ld.shared.u64 %rd449, [%rd183+24];
st.local.u64 [%rd332+8], %rd449;
mov.u64 %rd583, %rd189;
mov.u64 %rd605, %rd185;

BB91_105:
mov.pred %p88, -1;
setp.ge.u64	%p77, %rd572, %rd133;
@%p77 bra BB91_108;

mov.pred %p88, 0;
setp.ge.u64	%p79, %rd594, %rd129;
@%p79 bra BB91_108;

ld.local.u64 %rd461, [%rd328];
ld.local.u64 %rd462, [%rd332];
setp.ge.s64	%p88, %rd462, %rd461;

BB91_108:
selp.b64	%rd467, %rd328, %rd332, %p88;
ld.local.u64 %rd196, [%rd467];
ld.local.u64 %rd197, [%rd467+8];
@%p88 bra BB91_110;
bra.uni BB91_109;

BB91_110:
ld.shared.u64 %rd472, [%rd605+16];
st.local.u64 [%rd328], %rd472;
ld.shared.u64 %rd475, [%rd605+24];
st.local.u64 [%rd328+8], %rd475;
bra.uni BB91_111;

BB91_109:
ld.shared.u64 %rd468, [%rd583+16];
st.local.u64 [%rd332], %rd468;
ld.shared.u64 %rd471, [%rd583+24];
st.local.u64 [%rd332+8], %rd471;

BB91_111:
bar.sync 0;
mul.wide.u32 %rd476, %r77, 16;
add.s64 %rd478, %rd299, %rd476;
st.shared.u64 [%rd478], %rd134;
st.shared.u64 [%rd478+8], %rd135;
st.shared.u64 [%rd478+16], %rd146;
st.shared.u64 [%rd478+24], %rd147;
st.shared.u64 [%rd478+32], %rd156;
st.shared.u64 [%rd478+40], %rd157;
st.shared.u64 [%rd478+48], %rd166;
st.shared.u64 [%rd478+56], %rd167;
st.shared.u64 [%rd478+64], %rd176;
st.shared.u64 [%rd478+72], %rd177;
st.shared.u64 [%rd478+80], %rd186;
st.shared.u64 [%rd478+88], %rd187;
st.shared.u64 [%rd478+96], %rd196;
st.shared.u64 [%rd478+104], %rd197;
bar.sync 0;
setp.ge.s64	%p80, %rd614, %rd119;
@%p80 bra BB91_114;

cvta.to.global.u64 %rd479, %rd214;
cvta.to.global.u64 %rd480, %rd215;
cvt.u64.u32	%rd481, %r13;
mul.wide.u32 %rd482, %r13, 16;
add.s64 %rd613, %rd299, %rd482;
mul.wide.u32 %rd484, %r18, 1792;
add.s64 %rd485, %rd484, %rd481;
shl.b64 %rd486, %rd485, 3;
add.s64 %rd612, %rd480, %rd486;
add.s64 %rd611, %rd479, %rd486;

BB91_113:
ld.shared.u64 %rd487, [%rd613];
ld.shared.u64 %rd488, [%rd613+8];
st.global.u64 [%rd611], %rd487;
st.global.u64 [%rd612], %rd488;
add.s64 %rd613, %rd613, 4096;
add.s64 %rd612, %rd612, 2048;
add.s64 %rd611, %rd611, 2048;
add.s64 %rd614, %rd614, 256;
setp.lt.s64	%p81, %rd614, %rd119;
@%p81 bra BB91_113;

BB91_114:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI9SliceCompEEEEPSK_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI9SliceCompEEEEPSK_EEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot92[144];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<230>;
.reg .b16 %rs<3>;
.reg .b32 %r<368>;
.reg .b64 %rd<1398>;


mov.u64 %rd1397, __local_depot92;
cvta.local.u64 %SP, %rd1397;
ld.param.u64 %rd535, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI9SliceCompEEEEPSK_EEEEvT__param_0+32];
ld.param.u64 %rd537, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI9SliceCompEEEEPSK_EEEEvT__param_0+48];
ld.param.u64 %rd532, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI9SliceCompEEEEPSK_EEEEvT__param_0+8];
ld.param.u64 %rd531, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI9SliceCompEEEEPSK_EEEEvT__param_0];
ld.param.u64 %rd533, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI9SliceCompEEEEPSK_EEEEvT__param_0+16];
ld.param.u64 %rd536, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI9SliceCompEEEEPSK_EEEEvT__param_0+40];
mov.u32 %r22, %ctaid.x;
cvt.u64.u32	%rd538, %r22;
mul.lo.s64 %rd1, %rd538, %rd536;
mul.lo.s32 %r23, %r22, 1792;
cvt.u64.u32	%rd539, %r23;
sub.s64 %rd540, %rd533, %rd539;
cvt.u32.u64	%r24, %rd540;
mov.u32 %r25, 1792;
min.u32 %r1, %r24, %r25;
add.u64 %rd541, %SP, 16;
cvta.to.local.u64 %rd2, %rd541;
add.u64 %rd542, %SP, 0;
cvta.to.local.u64 %rd3, %rd542;
add.u64 %rd543, %SP, 32;
cvta.to.local.u64 %rd4, %rd543;
cvta.to.global.u64 %rd544, %rd531;
cvta.to.global.u64 %rd545, %rd532;
cvta.to.global.u64 %rd5, %rd537;
setp.gt.u32	%p16, %r1, 1791;
mov.u32 %r367, %tid.x;
cvt.u64.u32	%rd546, %r367;
add.s64 %rd547, %rd546, %rd539;
shl.b64 %rd548, %rd547, 3;
add.s64 %rd6, %rd544, %rd548;
add.s64 %rd7, %rd545, %rd548;
@%p16 bra BB92_15;
bra.uni BB92_1;

BB92_15:
ld.global.u64 %rd895, [%rd6];
ld.global.u64 %rd886, [%rd7];
ld.global.u64 %rd896, [%rd6+2048];
ld.global.u64 %rd885, [%rd7+2048];
ld.global.u64 %rd897, [%rd6+4096];
ld.global.u64 %rd884, [%rd7+4096];
ld.global.u64 %rd883, [%rd6+6144];
ld.global.u64 %rd882, [%rd7+6144];
ld.global.u64 %rd881, [%rd6+8192];
ld.global.u64 %rd880, [%rd7+8192];
ld.global.u64 %rd879, [%rd6+10240];
ld.global.u64 %rd878, [%rd7+10240];
ld.global.u64 %rd877, [%rd6+12288];
ld.global.u64 %rd876, [%rd7+12288];
bra.uni BB92_16;

BB92_1:
mov.u64 %rd550, 0;
mov.u64 %rd886, %rd550;
setp.ge.u32	%p17, %r367, %r1;
mov.u64 %rd900, %rd550;
@%p17 bra BB92_3;

ld.global.u64 %rd8, [%rd6];
ld.global.u64 %rd886, [%rd7];
mov.u64 %rd900, %rd8;

BB92_3:
mov.u64 %rd889, %rd900;
mov.u64 %rd895, %rd889;
add.s32 %r26, %r367, 256;
mov.u64 %rd885, %rd550;
setp.ge.u32	%p18, %r26, %r1;
mov.u64 %rd899, %rd550;
@%p18 bra BB92_5;

ld.global.u64 %rd899, [%rd6+2048];
ld.global.u64 %rd885, [%rd7+2048];

BB92_5:
mov.u64 %rd896, %rd899;
add.s32 %r27, %r367, 512;
mov.u64 %rd884, %rd550;
setp.ge.u32	%p19, %r27, %r1;
mov.u64 %rd898, %rd550;
@%p19 bra BB92_7;

ld.global.u64 %rd898, [%rd6+4096];
ld.global.u64 %rd884, [%rd7+4096];

BB92_7:
mov.u64 %rd897, %rd898;
mov.u64 %rd883, 0;
add.s32 %r28, %r367, 768;
mov.u64 %rd882, %rd883;
setp.ge.u32	%p20, %r28, %r1;
@%p20 bra BB92_9;

ld.global.u64 %rd883, [%rd6+6144];
ld.global.u64 %rd882, [%rd7+6144];

BB92_9:
mov.u64 %rd881, 0;
add.s32 %r29, %r367, 1024;
mov.u64 %rd880, %rd881;
setp.ge.u32	%p21, %r29, %r1;
@%p21 bra BB92_11;

ld.global.u64 %rd881, [%rd6+8192];
ld.global.u64 %rd880, [%rd7+8192];

BB92_11:
mov.u64 %rd879, 0;
add.s32 %r30, %r367, 1280;
mov.u64 %rd878, %rd879;
setp.ge.u32	%p22, %r30, %r1;
@%p22 bra BB92_13;

ld.global.u64 %rd879, [%rd6+10240];
ld.global.u64 %rd878, [%rd7+10240];

BB92_13:
mov.u64 %rd877, 0;
add.s32 %r31, %r367, 1536;
mov.u64 %rd876, %rd877;
setp.ge.u32	%p23, %r31, %r1;
@%p23 bra BB92_16;

ld.global.u64 %rd877, [%rd6+12288];
ld.global.u64 %rd876, [%rd7+12288];

BB92_16:
add.s64 %rd564, %rd546, %rd1;
shl.b64 %rd565, %rd564, 4;
add.s64 %rd62, %rd5, %rd565;
@%p16 bra BB92_30;
bra.uni BB92_17;

BB92_30:
st.global.u64 [%rd62], %rd895;
st.global.u64 [%rd62+8], %rd886;
st.global.u64 [%rd62+4096], %rd896;
st.global.u64 [%rd62+4104], %rd885;
st.global.u64 [%rd62+8192], %rd897;
st.global.u64 [%rd62+8200], %rd884;
st.global.u64 [%rd62+12288], %rd883;
st.global.u64 [%rd62+12296], %rd882;
st.global.u64 [%rd62+16384], %rd881;
st.global.u64 [%rd62+16392], %rd880;
st.global.u64 [%rd62+20480], %rd879;
st.global.u64 [%rd62+20488], %rd878;
bra.uni BB92_31;

BB92_17:
setp.ge.u32	%p25, %r367, %r1;
@%p25 bra BB92_19;

st.global.u64 [%rd62], %rd895;
st.global.u64 [%rd62+8], %rd886;

BB92_19:
add.s32 %r35, %r367, 256;
setp.ge.u32	%p26, %r35, %r1;
@%p26 bra BB92_21;

st.global.u64 [%rd62+4096], %rd896;
st.global.u64 [%rd62+4104], %rd885;

BB92_21:
add.s32 %r37, %r367, 512;
setp.ge.u32	%p27, %r37, %r1;
@%p27 bra BB92_23;

st.global.u64 [%rd62+8192], %rd897;
st.global.u64 [%rd62+8200], %rd884;

BB92_23:
add.s32 %r39, %r367, 768;
setp.ge.u32	%p28, %r39, %r1;
@%p28 bra BB92_25;

st.global.u64 [%rd62+12288], %rd883;
st.global.u64 [%rd62+12296], %rd882;

BB92_25:
add.s32 %r41, %r367, 1024;
setp.ge.u32	%p29, %r41, %r1;
@%p29 bra BB92_27;

st.global.u64 [%rd62+16384], %rd881;
st.global.u64 [%rd62+16392], %rd880;

BB92_27:
add.s32 %r43, %r367, 1280;
setp.ge.u32	%p30, %r43, %r1;
@%p30 bra BB92_29;

st.global.u64 [%rd62+20480], %rd879;
st.global.u64 [%rd62+20488], %rd878;

BB92_29:
add.s32 %r45, %r367, 1536;
setp.ge.u32	%p31, %r45, %r1;
@%p31 bra BB92_32;

BB92_31:
st.global.u64 [%rd62+24576], %rd877;
st.global.u64 [%rd62+24584], %rd876;

BB92_32:
bar.sync 0;
mov.u64 %rd566, 0;
st.local.u64 [%rd4], %rd566;
st.local.u64 [%rd4+8], %rd566;
st.local.u64 [%rd4+16], %rd566;
st.local.u64 [%rd4+24], %rd566;
st.local.u64 [%rd4+32], %rd566;
st.local.u64 [%rd4+40], %rd566;
st.local.u64 [%rd4+48], %rd566;
st.local.u64 [%rd4+56], %rd566;
st.local.u64 [%rd4+64], %rd566;
st.local.u64 [%rd4+72], %rd566;
st.local.u64 [%rd4+80], %rd566;
st.local.u64 [%rd4+88], %rd566;
st.local.u64 [%rd4+96], %rd566;
st.local.u64 [%rd4+104], %rd566;
mul.lo.s32 %r47, %r367, 7;
add.s32 %r48, %r47, 7;
setp.gt.u32	%p32, %r48, %r1;
mad.lo.s32 %r49, %r367, -7, %r1;
selp.b32	%r3, %r49, 7, %p32;
cvt.u64.u32	%rd567, %r47;
add.s64 %rd568, %rd567, %rd1;
setp.eq.s32	%p33, %r3, 0;
shl.b64 %rd569, %rd568, 4;
add.s64 %rd64, %rd5, %rd569;
mov.u64 %rd1302, %rd566;
@%p33 bra BB92_34;

ld.global.u64 %rd570, [%rd64];
st.local.u64 [%rd4], %rd570;
ld.global.u64 %rd65, [%rd64+8];
st.local.u64 [%rd4+8], %rd65;
mov.u64 %rd1302, %rd65;

BB92_34:
mov.u64 %rd958, %rd1302;
mov.u64 %rd1292, %rd958;
mov.u64 %rd1290, %rd566;
setp.lt.u32	%p34, %r3, 2;
mov.u64 %rd1301, %rd566;
@%p34 bra BB92_36;

ld.global.u64 %rd1301, [%rd64+16];
ld.global.u64 %rd1290, [%rd64+24];
st.local.u64 [%rd4+16], %rd1301;
st.local.u64 [%rd4+24], %rd1290;

BB92_36:
mov.u64 %rd1291, %rd1301;
mov.u64 %rd1288, %rd1290;
mov.u64 %rd1307, %rd566;
setp.lt.u32	%p35, %r3, 3;
mov.u64 %rd1300, %rd566;
@%p35 bra BB92_38;

ld.global.u64 %rd1300, [%rd64+32];
ld.global.u64 %rd1307, [%rd64+40];
st.local.u64 [%rd4+32], %rd1300;
st.local.u64 [%rd4+40], %rd1307;

BB92_38:
mov.u64 %rd1294, %rd1300;
mov.u64 %rd1305, %rd1307;
mov.u64 %rd1310, %rd566;
setp.lt.u32	%p36, %r3, 4;
mov.u64 %rd1299, %rd566;
@%p36 bra BB92_40;

ld.global.u64 %rd1299, [%rd64+48];
ld.global.u64 %rd1310, [%rd64+56];
st.local.u64 [%rd4+48], %rd1299;
st.local.u64 [%rd4+56], %rd1310;

BB92_40:
mov.u64 %rd1293, %rd1299;
mov.u64 %rd1308, %rd1310;
mov.u64 %rd1323, 0;
mov.u64 %rd1315, %rd1323;
setp.lt.u32	%p37, %r3, 5;
@%p37 bra BB92_42;

ld.global.u64 %rd1323, [%rd64+64];
ld.global.u64 %rd1315, [%rd64+72];
st.local.u64 [%rd4+64], %rd1323;
st.local.u64 [%rd4+72], %rd1315;

BB92_42:
mov.u64 %rd1321, %rd1323;
mov.u64 %rd1313, %rd1315;
mov.u64 %rd1326, 0;
mov.u64 %rd1318, %rd1326;
setp.lt.u32	%p38, %r3, 6;
@%p38 bra BB92_44;

ld.global.u64 %rd1326, [%rd64+80];
ld.global.u64 %rd1318, [%rd64+88];
st.local.u64 [%rd4+80], %rd1326;
st.local.u64 [%rd4+88], %rd1318;

BB92_44:
mov.u64 %rd1324, %rd1326;
mov.u64 %rd1316, %rd1318;
mov.u64 %rd1330, 0;
mov.u64 %rd1328, %rd1330;
setp.lt.u32	%p39, %r3, 7;
@%p39 bra BB92_46;

ld.global.u64 %rd1330, [%rd64+96];
ld.global.u64 %rd1328, [%rd64+104];
st.local.u64 [%rd4+96], %rd1330;
st.local.u64 [%rd4+104], %rd1328;

BB92_46:
mov.u64 %rd1329, %rd1330;
mov.u64 %rd1327, %rd1328;
setp.gt.u32	%p40, %r3, 6;
@%p40 bra BB92_109;

ld.local.u64 %rd583, [%rd4];
ld.local.u64 %rd584, [%rd4+8];
st.local.u64 [%rd3+8], %rd584;
st.local.u64 [%rd3], %rd583;
@%p34 bra BB92_55;

ld.local.u64 %rd92, [%rd3];
or.b64 %rd589, %rd92, %rd535;
and.b64 %rd590, %rd589, -4294967296;
setp.eq.s64	%p42, %rd590, 0;
@%p42 bra BB92_50;

div.s64 %rd901, %rd92, %rd535;
bra.uni BB92_51;

BB92_50:
cvt.u32.u64	%r50, %rd535;
cvt.u32.u64	%r51, %rd92;
div.u32 %r52, %r51, %r50;
cvt.u64.u32	%rd901, %r52;

BB92_51:
or.b64 %rd591, %rd1291, %rd535;
and.b64 %rd592, %rd591, -4294967296;
setp.eq.s64	%p43, %rd592, 0;
@%p43 bra BB92_53;

div.s64 %rd902, %rd1291, %rd535;
bra.uni BB92_54;

BB92_53:
cvt.u32.u64	%r53, %rd535;
cvt.u32.u64	%r54, %rd1291;
div.u32 %r55, %r54, %r53;
cvt.u64.u32	%rd902, %r55;

BB92_54:
setp.lt.s64	%p44, %rd901, %rd902;
selp.b64	%rd593, %rd1291, %rd92, %p44;
add.s64 %rd596, %rd4, 16;
selp.b64	%rd597, %rd596, %rd3, %p44;
st.local.u64 [%rd3], %rd593;
ld.local.u64 %rd598, [%rd597+8];
st.local.u64 [%rd3+8], %rd598;

BB92_55:
mov.u32 %r56, %tid.x;
mad.lo.s32 %r57, %r56, 7, 7;
setp.gt.u32	%p45, %r57, %r1;
mad.lo.s32 %r58, %r56, -7, %r1;
selp.b32	%r59, %r58, 7, %p45;
setp.lt.u32	%p46, %r59, 3;
@%p46 bra BB92_63;

ld.local.u64 %rd99, [%rd3];
or.b64 %rd601, %rd99, %rd535;
and.b64 %rd602, %rd601, -4294967296;
setp.eq.s64	%p47, %rd602, 0;
@%p47 bra BB92_58;

div.s64 %rd903, %rd99, %rd535;
bra.uni BB92_59;

BB92_58:
cvt.u32.u64	%r60, %rd535;
cvt.u32.u64	%r61, %rd99;
div.u32 %r62, %r61, %r60;
cvt.u64.u32	%rd903, %r62;

BB92_59:
or.b64 %rd603, %rd1294, %rd535;
and.b64 %rd604, %rd603, -4294967296;
setp.eq.s64	%p48, %rd604, 0;
@%p48 bra BB92_61;

div.s64 %rd904, %rd1294, %rd535;
bra.uni BB92_62;

BB92_61:
cvt.u32.u64	%r63, %rd535;
cvt.u32.u64	%r64, %rd1294;
div.u32 %r65, %r64, %r63;
cvt.u64.u32	%rd904, %r65;

BB92_62:
setp.lt.s64	%p49, %rd903, %rd904;
selp.b64	%rd605, %rd1294, %rd99, %p49;
add.s64 %rd608, %rd4, 32;
selp.b64	%rd609, %rd608, %rd3, %p49;
st.local.u64 [%rd3], %rd605;
ld.local.u64 %rd610, [%rd609+8];
st.local.u64 [%rd3+8], %rd610;

BB92_63:
setp.lt.u32	%p51, %r59, 4;
@%p51 bra BB92_71;

ld.local.u64 %rd106, [%rd3];
or.b64 %rd613, %rd106, %rd535;
and.b64 %rd614, %rd613, -4294967296;
setp.eq.s64	%p52, %rd614, 0;
@%p52 bra BB92_66;

div.s64 %rd905, %rd106, %rd535;
bra.uni BB92_67;

BB92_66:
cvt.u32.u64	%r70, %rd535;
cvt.u32.u64	%r71, %rd106;
div.u32 %r72, %r71, %r70;
cvt.u64.u32	%rd905, %r72;

BB92_67:
or.b64 %rd615, %rd1293, %rd535;
and.b64 %rd616, %rd615, -4294967296;
setp.eq.s64	%p53, %rd616, 0;
@%p53 bra BB92_69;

div.s64 %rd906, %rd1293, %rd535;
bra.uni BB92_70;

BB92_69:
cvt.u32.u64	%r73, %rd535;
cvt.u32.u64	%r74, %rd1293;
div.u32 %r75, %r74, %r73;
cvt.u64.u32	%rd906, %r75;

BB92_70:
setp.lt.s64	%p54, %rd905, %rd906;
selp.b64	%rd617, %rd1293, %rd106, %p54;
add.s64 %rd620, %rd4, 48;
selp.b64	%rd621, %rd620, %rd3, %p54;
st.local.u64 [%rd3], %rd617;
ld.local.u64 %rd622, [%rd621+8];
st.local.u64 [%rd3+8], %rd622;

BB92_71:
setp.lt.u32	%p56, %r59, 5;
@%p56 bra BB92_79;

ld.local.u64 %rd113, [%rd3];
or.b64 %rd625, %rd113, %rd535;
and.b64 %rd626, %rd625, -4294967296;
setp.eq.s64	%p57, %rd626, 0;
@%p57 bra BB92_74;

div.s64 %rd907, %rd113, %rd535;
bra.uni BB92_75;

BB92_74:
cvt.u32.u64	%r80, %rd535;
cvt.u32.u64	%r81, %rd113;
div.u32 %r82, %r81, %r80;
cvt.u64.u32	%rd907, %r82;

BB92_75:
or.b64 %rd627, %rd1321, %rd535;
and.b64 %rd628, %rd627, -4294967296;
setp.eq.s64	%p58, %rd628, 0;
@%p58 bra BB92_77;

div.s64 %rd908, %rd1321, %rd535;
bra.uni BB92_78;

BB92_77:
cvt.u32.u64	%r83, %rd535;
cvt.u32.u64	%r84, %rd1321;
div.u32 %r85, %r84, %r83;
cvt.u64.u32	%rd908, %r85;

BB92_78:
setp.lt.s64	%p59, %rd907, %rd908;
selp.b64	%rd629, %rd1321, %rd113, %p59;
add.s64 %rd632, %rd4, 64;
selp.b64	%rd633, %rd632, %rd3, %p59;
st.local.u64 [%rd3], %rd629;
ld.local.u64 %rd634, [%rd633+8];
st.local.u64 [%rd3+8], %rd634;

BB92_79:
setp.lt.u32	%p61, %r59, 6;
@%p61 bra BB92_87;

ld.local.u64 %rd120, [%rd3];
or.b64 %rd637, %rd120, %rd535;
and.b64 %rd638, %rd637, -4294967296;
setp.eq.s64	%p62, %rd638, 0;
@%p62 bra BB92_82;

div.s64 %rd909, %rd120, %rd535;
bra.uni BB92_83;

BB92_82:
cvt.u32.u64	%r90, %rd535;
cvt.u32.u64	%r91, %rd120;
div.u32 %r92, %r91, %r90;
cvt.u64.u32	%rd909, %r92;

BB92_83:
or.b64 %rd639, %rd1324, %rd535;
and.b64 %rd640, %rd639, -4294967296;
setp.eq.s64	%p63, %rd640, 0;
@%p63 bra BB92_85;

div.s64 %rd910, %rd1324, %rd535;
bra.uni BB92_86;

BB92_85:
cvt.u32.u64	%r93, %rd535;
cvt.u32.u64	%r94, %rd1324;
div.u32 %r95, %r94, %r93;
cvt.u64.u32	%rd910, %r95;

BB92_86:
setp.lt.s64	%p64, %rd909, %rd910;
selp.b64	%rd641, %rd1324, %rd120, %p64;
add.s64 %rd644, %rd4, 80;
selp.b64	%rd645, %rd644, %rd3, %p64;
st.local.u64 [%rd3], %rd641;
ld.local.u64 %rd646, [%rd645+8];
st.local.u64 [%rd3+8], %rd646;

BB92_87:
setp.lt.u32	%p66, %r59, 7;
@%p66 bra BB92_95;

ld.local.u64 %rd127, [%rd3];
or.b64 %rd649, %rd127, %rd535;
and.b64 %rd650, %rd649, -4294967296;
setp.eq.s64	%p67, %rd650, 0;
@%p67 bra BB92_90;

div.s64 %rd911, %rd127, %rd535;
bra.uni BB92_91;

BB92_90:
cvt.u32.u64	%r100, %rd535;
cvt.u32.u64	%r101, %rd127;
div.u32 %r102, %r101, %r100;
cvt.u64.u32	%rd911, %r102;

BB92_91:
or.b64 %rd651, %rd1329, %rd535;
and.b64 %rd652, %rd651, -4294967296;
setp.eq.s64	%p68, %rd652, 0;
@%p68 bra BB92_93;

div.s64 %rd912, %rd1329, %rd535;
bra.uni BB92_94;

BB92_93:
cvt.u32.u64	%r103, %rd535;
cvt.u32.u64	%r104, %rd1329;
div.u32 %r105, %r104, %r103;
cvt.u64.u32	%rd912, %r105;

BB92_94:
setp.lt.s64	%p69, %rd911, %rd912;
selp.b64	%rd653, %rd1329, %rd127, %p69;
add.s64 %rd656, %rd4, 96;
selp.b64	%rd657, %rd656, %rd3, %p69;
st.local.u64 [%rd3], %rd653;
ld.local.u64 %rd658, [%rd657+8];
st.local.u64 [%rd3+8], %rd658;

BB92_95:
setp.ne.s32	%p71, %r59, 0;
mov.u64 %rd1298, %rd1292;
@%p71 bra BB92_97;

ld.local.u64 %rd661, [%rd3];
ld.local.u64 %rd1298, [%rd3+8];
st.local.u64 [%rd4], %rd661;
st.local.u64 [%rd4+8], %rd1298;

BB92_97:
mov.u64 %rd1292, %rd1298;
setp.gt.u32	%p73, %r59, 1;
mov.u64 %rd1289, %rd1288;
mov.u64 %rd1297, %rd1291;
@%p73 bra BB92_99;

ld.local.u64 %rd1297, [%rd3];
ld.local.u64 %rd1289, [%rd3+8];
st.local.u64 [%rd4+16], %rd1297;
st.local.u64 [%rd4+24], %rd1289;

BB92_99:
mov.u64 %rd1291, %rd1297;
mov.u64 %rd1288, %rd1289;
setp.gt.u32	%p75, %r59, 2;
mov.u64 %rd1306, %rd1305;
mov.u64 %rd1296, %rd1294;
@%p75 bra BB92_101;

ld.local.u64 %rd1296, [%rd3];
ld.local.u64 %rd1306, [%rd3+8];
st.local.u64 [%rd4+32], %rd1296;
st.local.u64 [%rd4+40], %rd1306;

BB92_101:
mov.u64 %rd1294, %rd1296;
mov.u64 %rd1305, %rd1306;
setp.gt.u32	%p77, %r59, 3;
mov.u64 %rd1309, %rd1308;
mov.u64 %rd1295, %rd1293;
@%p77 bra BB92_103;

ld.local.u64 %rd1295, [%rd3];
ld.local.u64 %rd1309, [%rd3+8];
st.local.u64 [%rd4+48], %rd1295;
st.local.u64 [%rd4+56], %rd1309;

BB92_103:
mov.u64 %rd1293, %rd1295;
mov.u64 %rd1308, %rd1309;
setp.gt.u32	%p79, %r59, 4;
mov.u64 %rd1314, %rd1313;
mov.u64 %rd1322, %rd1321;
@%p79 bra BB92_105;

ld.local.u64 %rd1322, [%rd3];
ld.local.u64 %rd1314, [%rd3+8];
st.local.u64 [%rd4+64], %rd1322;
st.local.u64 [%rd4+72], %rd1314;

BB92_105:
mov.u64 %rd1321, %rd1322;
mov.u64 %rd1313, %rd1314;
setp.gt.u32	%p81, %r59, 5;
mov.u64 %rd1317, %rd1316;
mov.u64 %rd1325, %rd1324;
@%p81 bra BB92_107;

ld.local.u64 %rd1325, [%rd3];
ld.local.u64 %rd1317, [%rd3+8];
st.local.u64 [%rd4+80], %rd1325;
st.local.u64 [%rd4+88], %rd1317;

BB92_107:
mov.u64 %rd1324, %rd1325;
mov.u64 %rd1316, %rd1317;
setp.gt.u32	%p83, %r59, 6;
@%p83 bra BB92_109;

ld.local.u64 %rd1329, [%rd3];
ld.local.u64 %rd1327, [%rd3+8];
st.local.u64 [%rd4+96], %rd1329;
st.local.u64 [%rd4+104], %rd1327;

BB92_109:
mov.u64 %rd1203, %rd1291;
mov.u64 %rd1202, %rd1292;
mov.u64 %rd1204, %rd1288;
mov.u64 %rd1207, %rd1293;
mov.u64 %rd1205, %rd1294;
mov.u64 %rd1206, %rd1305;
mov.u64 %rd1208, %rd1308;
mov.u64 %rd1211, %rd1324;
mov.u64 %rd1209, %rd1321;
mov.u64 %rd1210, %rd1313;
mov.u64 %rd1212, %rd1316;
mov.u64 %rd1213, %rd1329;
mov.u64 %rd1214, %rd1327;
mul.lo.s32 %r361, %r367, 7;
setp.ge.u32	%p84, %r361, %r1;
@%p84 bra BB92_278;

or.b64 %rd674, %rd1203, %rd535;
and.b64 %rd675, %rd674, -4294967296;
setp.eq.s64	%p85, %rd675, 0;
@%p85 bra BB92_112;

div.s64 %rd913, %rd1203, %rd535;
bra.uni BB92_113;

BB92_112:
cvt.u32.u64	%r135, %rd535;
cvt.u32.u64	%r136, %rd1203;
div.u32 %r137, %r136, %r135;
cvt.u64.u32	%rd913, %r137;

BB92_113:
ld.local.u64 %rd174, [%rd4];
or.b64 %rd676, %rd174, %rd535;
and.b64 %rd677, %rd676, -4294967296;
setp.eq.s64	%p86, %rd677, 0;
@%p86 bra BB92_115;

div.s64 %rd914, %rd174, %rd535;
bra.uni BB92_116;

BB92_115:
cvt.u32.u64	%r138, %rd535;
cvt.u32.u64	%r139, %rd174;
div.u32 %r140, %r139, %r138;
cvt.u64.u32	%rd914, %r140;

BB92_116:
setp.ge.s64	%p87, %rd913, %rd914;
mov.u64 %rd1285, %rd1204;
mov.u64 %rd1287, %rd1202;
mov.u64 %rd1284, %rd1203;
mov.u64 %rd1286, %rd174;
@%p87 bra BB92_118;

st.local.u64 [%rd4], %rd1203;
st.local.u64 [%rd4+16], %rd174;
st.local.u64 [%rd4+8], %rd1204;
st.local.u64 [%rd4+24], %rd1202;
mov.u64 %rd1287, %rd1204;
mov.u64 %rd1285, %rd1202;
mov.u64 %rd1044, %rd1203;
mov.u64 %rd1284, %rd174;
mov.u64 %rd1286, %rd1044;

BB92_118:
mov.u64 %rd1278, %rd1284;
mov.u64 %rd1279, %rd1285;
mov.u64 %rd1268, %rd1286;
mov.u64 %rd1269, %rd1287;
or.b64 %rd678, %rd1207, %rd535;
and.b64 %rd679, %rd678, -4294967296;
setp.eq.s64	%p88, %rd679, 0;
@%p88 bra BB92_120;

div.s64 %rd915, %rd1207, %rd535;
bra.uni BB92_121;

BB92_120:
cvt.u32.u64	%r141, %rd535;
cvt.u32.u64	%r142, %rd1207;
div.u32 %r143, %r142, %r141;
cvt.u64.u32	%rd915, %r143;

BB92_121:
or.b64 %rd680, %rd1205, %rd535;
and.b64 %rd681, %rd680, -4294967296;
setp.eq.s64	%p89, %rd681, 0;
@%p89 bra BB92_123;

div.s64 %rd916, %rd1205, %rd535;
bra.uni BB92_124;

BB92_123:
cvt.u32.u64	%r144, %rd535;
cvt.u32.u64	%r145, %rd1205;
div.u32 %r146, %r145, %r144;
cvt.u64.u32	%rd916, %r146;

BB92_124:
setp.ge.s64	%p90, %rd915, %rd916;
mov.u64 %rd1304, %rd1208;
mov.u64 %rd1303, %rd1206;
mov.u64 %rd1282, %rd1205;
mov.u64 %rd1283, %rd1207;
@%p90 bra BB92_126;

st.local.u64 [%rd4+32], %rd1207;
st.local.u64 [%rd4+48], %rd1205;
st.local.u64 [%rd4+40], %rd1208;
st.local.u64 [%rd4+56], %rd1206;
mov.u64 %rd1303, %rd1208;
mov.u64 %rd1304, %rd1206;
mov.u64 %rd1283, %rd1205;
mov.u64 %rd1282, %rd1207;

BB92_126:
mov.u64 %rd191, %rd1282;
mov.u64 %rd190, %rd1303;
mov.u64 %rd1274, %rd1283;
mov.u64 %rd1275, %rd1304;
or.b64 %rd682, %rd1211, %rd535;
and.b64 %rd683, %rd682, -4294967296;
setp.eq.s64	%p91, %rd683, 0;
@%p91 bra BB92_128;

div.s64 %rd917, %rd1211, %rd535;
bra.uni BB92_129;

BB92_128:
cvt.u32.u64	%r147, %rd535;
cvt.u32.u64	%r148, %rd1211;
div.u32 %r149, %r148, %r147;
cvt.u64.u32	%rd917, %r149;

BB92_129:
or.b64 %rd684, %rd1209, %rd535;
and.b64 %rd685, %rd684, -4294967296;
setp.eq.s64	%p92, %rd685, 0;
@%p92 bra BB92_131;

div.s64 %rd918, %rd1209, %rd535;
bra.uni BB92_132;

BB92_131:
cvt.u32.u64	%r150, %rd535;
cvt.u32.u64	%r151, %rd1209;
div.u32 %r152, %r151, %r150;
cvt.u64.u32	%rd918, %r152;

BB92_132:
setp.ge.s64	%p93, %rd917, %rd918;
mov.u64 %rd1312, %rd1212;
mov.u64 %rd1311, %rd1210;
mov.u64 %rd1319, %rd1209;
mov.u64 %rd1320, %rd1211;
@%p93 bra BB92_134;

st.local.u64 [%rd4+64], %rd1211;
st.local.u64 [%rd4+80], %rd1209;
st.local.u64 [%rd4+72], %rd1212;
st.local.u64 [%rd4+88], %rd1210;
mov.u64 %rd1311, %rd1212;
mov.u64 %rd1312, %rd1210;
mov.u64 %rd1320, %rd1209;
mov.u64 %rd1319, %rd1211;

BB92_134:
mov.u64 %rd201, %rd1319;
mov.u64 %rd200, %rd1311;
mov.u64 %rd199, %rd1320;
mov.u64 %rd198, %rd1312;
or.b64 %rd686, %rd191, %rd535;
and.b64 %rd687, %rd686, -4294967296;
setp.eq.s64	%p94, %rd687, 0;
@%p94 bra BB92_136;

div.s64 %rd919, %rd191, %rd535;
bra.uni BB92_137;

BB92_136:
cvt.u32.u64	%r153, %rd535;
cvt.u32.u64	%r154, %rd191;
div.u32 %r155, %r154, %r153;
cvt.u64.u32	%rd919, %r155;

BB92_137:
or.b64 %rd688, %rd1278, %rd535;
and.b64 %rd689, %rd688, -4294967296;
setp.eq.s64	%p95, %rd689, 0;
@%p95 bra BB92_139;

div.s64 %rd920, %rd1278, %rd535;
bra.uni BB92_140;

BB92_139:
cvt.u32.u64	%r156, %rd535;
cvt.u32.u64	%r157, %rd1278;
div.u32 %r158, %r157, %r156;
cvt.u64.u32	%rd920, %r158;

BB92_140:
setp.ge.s64	%p96, %rd919, %rd920;
mov.u64 %rd1280, %rd191;
mov.u64 %rd1281, %rd190;
@%p96 bra BB92_142;

st.local.u64 [%rd4+16], %rd191;
st.local.u64 [%rd4+32], %rd1278;
st.local.u64 [%rd4+24], %rd190;
st.local.u64 [%rd4+40], %rd1279;
mov.u64 %rd1051, %rd1279;
mov.u64 %rd1053, %rd1278;
mov.u64 %rd1279, %rd190;
mov.u64 %rd1278, %rd191;
mov.u64 %rd1280, %rd1053;
mov.u64 %rd1281, %rd1051;

BB92_142:
mov.u64 %rd211, %rd1278;
mov.u64 %rd210, %rd1279;
mov.u64 %rd1262, %rd1280;
mov.u64 %rd1263, %rd1281;
or.b64 %rd690, %rd201, %rd535;
and.b64 %rd691, %rd690, -4294967296;
setp.eq.s64	%p97, %rd691, 0;
@%p97 bra BB92_144;

div.s64 %rd921, %rd201, %rd535;
bra.uni BB92_145;

BB92_144:
cvt.u32.u64	%r159, %rd535;
cvt.u32.u64	%r160, %rd201;
div.u32 %r161, %r160, %r159;
cvt.u64.u32	%rd921, %r161;

BB92_145:
or.b64 %rd692, %rd1274, %rd535;
and.b64 %rd693, %rd692, -4294967296;
setp.eq.s64	%p98, %rd693, 0;
@%p98 bra BB92_147;

div.s64 %rd922, %rd1274, %rd535;
bra.uni BB92_148;

BB92_147:
cvt.u32.u64	%r162, %rd535;
cvt.u32.u64	%r163, %rd1274;
div.u32 %r164, %r163, %r162;
cvt.u64.u32	%rd922, %r164;

BB92_148:
setp.ge.s64	%p99, %rd921, %rd922;
mov.u64 %rd1276, %rd201;
mov.u64 %rd1277, %rd200;
@%p99 bra BB92_150;

st.local.u64 [%rd4+48], %rd201;
st.local.u64 [%rd4+64], %rd1274;
st.local.u64 [%rd4+56], %rd200;
st.local.u64 [%rd4+72], %rd1275;
mov.u64 %rd1055, %rd1275;
mov.u64 %rd1057, %rd1274;
mov.u64 %rd1275, %rd200;
mov.u64 %rd1274, %rd201;
mov.u64 %rd1276, %rd1057;
mov.u64 %rd1277, %rd1055;

BB92_150:
mov.u64 %rd221, %rd1274;
mov.u64 %rd220, %rd1275;
mov.u64 %rd1258, %rd1276;
mov.u64 %rd1259, %rd1277;
or.b64 %rd694, %rd1213, %rd535;
and.b64 %rd695, %rd694, -4294967296;
setp.eq.s64	%p100, %rd695, 0;
@%p100 bra BB92_152;

div.s64 %rd923, %rd1213, %rd535;
bra.uni BB92_153;

BB92_152:
cvt.u32.u64	%r165, %rd535;
cvt.u32.u64	%r166, %rd1213;
div.u32 %r167, %r166, %r165;
cvt.u64.u32	%rd923, %r167;

BB92_153:
or.b64 %rd696, %rd199, %rd535;
and.b64 %rd697, %rd696, -4294967296;
setp.eq.s64	%p101, %rd697, 0;
@%p101 bra BB92_155;

div.s64 %rd924, %rd199, %rd535;
bra.uni BB92_156;

BB92_155:
cvt.u32.u64	%r168, %rd535;
cvt.u32.u64	%r169, %rd199;
div.u32 %r170, %r169, %r168;
cvt.u64.u32	%rd924, %r170;

BB92_156:
setp.ge.s64	%p102, %rd923, %rd924;
mov.u64 %rd1273, %rd1214;
mov.u64 %rd1272, %rd1213;
mov.u64 %rd1270, %rd199;
mov.u64 %rd1271, %rd198;
@%p102 bra BB92_158;

st.local.u64 [%rd4+80], %rd1213;
st.local.u64 [%rd4+96], %rd199;
st.local.u64 [%rd4+88], %rd1214;
st.local.u64 [%rd4+104], %rd198;
mov.u64 %rd1008, %rd1214;
mov.u64 %rd1011, %rd1213;
mov.u64 %rd1273, %rd198;
mov.u64 %rd1272, %rd199;
mov.u64 %rd1270, %rd1011;
mov.u64 %rd1271, %rd1008;

BB92_158:
mov.u64 %rd231, %rd1270;
mov.u64 %rd230, %rd1271;
mov.u64 %rd1248, %rd1272;
mov.u64 %rd1249, %rd1273;
or.b64 %rd698, %rd211, %rd535;
and.b64 %rd699, %rd698, -4294967296;
setp.eq.s64	%p103, %rd699, 0;
@%p103 bra BB92_160;

div.s64 %rd925, %rd211, %rd535;
bra.uni BB92_161;

BB92_160:
cvt.u32.u64	%r171, %rd535;
cvt.u32.u64	%r172, %rd211;
div.u32 %r173, %r172, %r171;
cvt.u64.u32	%rd925, %r173;

BB92_161:
or.b64 %rd700, %rd1268, %rd535;
and.b64 %rd701, %rd700, -4294967296;
setp.eq.s64	%p104, %rd701, 0;
@%p104 bra BB92_163;

div.s64 %rd926, %rd1268, %rd535;
bra.uni BB92_164;

BB92_163:
cvt.u32.u64	%r174, %rd535;
cvt.u32.u64	%r175, %rd1268;
div.u32 %r176, %r175, %r174;
cvt.u64.u32	%rd926, %r176;

BB92_164:
setp.ge.s64	%p105, %rd925, %rd926;
mov.u64 %rd1266, %rd211;
mov.u64 %rd1267, %rd210;
@%p105 bra BB92_166;

st.local.u64 [%rd4], %rd211;
st.local.u64 [%rd4+16], %rd1268;
st.local.u64 [%rd4+8], %rd210;
st.local.u64 [%rd4+24], %rd1269;
mov.u64 %rd1046, %rd1269;
mov.u64 %rd1049, %rd1268;
mov.u64 %rd1269, %rd210;
mov.u64 %rd1268, %rd211;
mov.u64 %rd1266, %rd1049;
mov.u64 %rd1267, %rd1046;

BB92_166:
mov.u64 %rd1254, %rd1266;
mov.u64 %rd1255, %rd1267;
mov.u64 %rd1244, %rd1268;
mov.u64 %rd1245, %rd1269;
or.b64 %rd702, %rd221, %rd535;
and.b64 %rd703, %rd702, -4294967296;
setp.eq.s64	%p106, %rd703, 0;
@%p106 bra BB92_168;

div.s64 %rd927, %rd221, %rd535;
bra.uni BB92_169;

BB92_168:
cvt.u32.u64	%r177, %rd535;
cvt.u32.u64	%r178, %rd221;
div.u32 %r179, %r178, %r177;
cvt.u64.u32	%rd927, %r179;

BB92_169:
or.b64 %rd704, %rd1262, %rd535;
and.b64 %rd705, %rd704, -4294967296;
setp.eq.s64	%p107, %rd705, 0;
@%p107 bra BB92_171;

div.s64 %rd928, %rd1262, %rd535;
bra.uni BB92_172;

BB92_171:
cvt.u32.u64	%r180, %rd535;
cvt.u32.u64	%r181, %rd1262;
div.u32 %r182, %r181, %r180;
cvt.u64.u32	%rd928, %r182;

BB92_172:
setp.ge.s64	%p108, %rd927, %rd928;
mov.u64 %rd1264, %rd221;
mov.u64 %rd1265, %rd220;
@%p108 bra BB92_174;

st.local.u64 [%rd4+32], %rd221;
st.local.u64 [%rd4+48], %rd1262;
st.local.u64 [%rd4+40], %rd220;
st.local.u64 [%rd4+56], %rd1263;
mov.u64 %rd1071, %rd1263;
mov.u64 %rd1073, %rd1262;
mov.u64 %rd1263, %rd220;
mov.u64 %rd1262, %rd221;
mov.u64 %rd1264, %rd1073;
mov.u64 %rd1265, %rd1071;

BB92_174:
mov.u64 %rd251, %rd1262;
mov.u64 %rd250, %rd1263;
mov.u64 %rd1250, %rd1264;
mov.u64 %rd1251, %rd1265;
or.b64 %rd706, %rd231, %rd535;
and.b64 %rd707, %rd706, -4294967296;
setp.eq.s64	%p109, %rd707, 0;
@%p109 bra BB92_176;

div.s64 %rd929, %rd231, %rd535;
bra.uni BB92_177;

BB92_176:
cvt.u32.u64	%r183, %rd535;
cvt.u32.u64	%r184, %rd231;
div.u32 %r185, %r184, %r183;
cvt.u64.u32	%rd929, %r185;

BB92_177:
or.b64 %rd708, %rd1258, %rd535;
and.b64 %rd709, %rd708, -4294967296;
setp.eq.s64	%p110, %rd709, 0;
@%p110 bra BB92_179;

div.s64 %rd930, %rd1258, %rd535;
bra.uni BB92_180;

BB92_179:
cvt.u32.u64	%r186, %rd535;
cvt.u32.u64	%r187, %rd1258;
div.u32 %r188, %r187, %r186;
cvt.u64.u32	%rd930, %r188;

BB92_180:
setp.ge.s64	%p111, %rd929, %rd930;
mov.u64 %rd1260, %rd231;
mov.u64 %rd1261, %rd230;
@%p111 bra BB92_182;

st.local.u64 [%rd4+64], %rd231;
st.local.u64 [%rd4+80], %rd1258;
st.local.u64 [%rd4+72], %rd230;
st.local.u64 [%rd4+88], %rd1259;
mov.u64 %rd1079, %rd1259;
mov.u64 %rd1081, %rd1258;
mov.u64 %rd1259, %rd230;
mov.u64 %rd1258, %rd231;
mov.u64 %rd1260, %rd1081;
mov.u64 %rd1261, %rd1079;

BB92_182:
mov.u64 %rd261, %rd1258;
mov.u64 %rd260, %rd1259;
mov.u64 %rd259, %rd1260;
mov.u64 %rd258, %rd1261;
or.b64 %rd710, %rd251, %rd535;
and.b64 %rd711, %rd710, -4294967296;
setp.eq.s64	%p112, %rd711, 0;
@%p112 bra BB92_184;

div.s64 %rd931, %rd251, %rd535;
bra.uni BB92_185;

BB92_184:
cvt.u32.u64	%r189, %rd535;
cvt.u32.u64	%r190, %rd251;
div.u32 %r191, %r190, %r189;
cvt.u64.u32	%rd931, %r191;

BB92_185:
or.b64 %rd712, %rd1254, %rd535;
and.b64 %rd713, %rd712, -4294967296;
setp.eq.s64	%p113, %rd713, 0;
@%p113 bra BB92_187;

div.s64 %rd932, %rd1254, %rd535;
bra.uni BB92_188;

BB92_187:
cvt.u32.u64	%r192, %rd535;
cvt.u32.u64	%r193, %rd1254;
div.u32 %r194, %r193, %r192;
cvt.u64.u32	%rd932, %r194;

BB92_188:
setp.ge.s64	%p114, %rd931, %rd932;
mov.u64 %rd1256, %rd251;
mov.u64 %rd1257, %rd250;
@%p114 bra BB92_190;

st.local.u64 [%rd4+16], %rd251;
st.local.u64 [%rd4+32], %rd1254;
st.local.u64 [%rd4+24], %rd250;
st.local.u64 [%rd4+40], %rd1255;
mov.u64 %rd1099, %rd1255;
mov.u64 %rd1101, %rd1254;
mov.u64 %rd1255, %rd250;
mov.u64 %rd1254, %rd251;
mov.u64 %rd1256, %rd1101;
mov.u64 %rd1257, %rd1099;

BB92_190:
mov.u64 %rd271, %rd1254;
mov.u64 %rd270, %rd1255;
mov.u64 %rd1238, %rd1256;
mov.u64 %rd1239, %rd1257;
or.b64 %rd714, %rd261, %rd535;
and.b64 %rd715, %rd714, -4294967296;
setp.eq.s64	%p115, %rd715, 0;
@%p115 bra BB92_192;

div.s64 %rd933, %rd261, %rd535;
bra.uni BB92_193;

BB92_192:
cvt.u32.u64	%r195, %rd535;
cvt.u32.u64	%r196, %rd261;
div.u32 %r197, %r196, %r195;
cvt.u64.u32	%rd933, %r197;

BB92_193:
or.b64 %rd716, %rd1250, %rd535;
and.b64 %rd717, %rd716, -4294967296;
setp.eq.s64	%p116, %rd717, 0;
@%p116 bra BB92_195;

div.s64 %rd934, %rd1250, %rd535;
bra.uni BB92_196;

BB92_195:
cvt.u32.u64	%r198, %rd535;
cvt.u32.u64	%r199, %rd1250;
div.u32 %r200, %r199, %r198;
cvt.u64.u32	%rd934, %r200;

BB92_196:
setp.ge.s64	%p117, %rd933, %rd934;
mov.u64 %rd1252, %rd261;
mov.u64 %rd1253, %rd260;
@%p117 bra BB92_198;

st.local.u64 [%rd4+48], %rd261;
st.local.u64 [%rd4+64], %rd1250;
st.local.u64 [%rd4+56], %rd260;
st.local.u64 [%rd4+72], %rd1251;
mov.u64 %rd1103, %rd1251;
mov.u64 %rd1105, %rd1250;
mov.u64 %rd1251, %rd260;
mov.u64 %rd1250, %rd261;
mov.u64 %rd1252, %rd1105;
mov.u64 %rd1253, %rd1103;

BB92_198:
mov.u64 %rd281, %rd1250;
mov.u64 %rd280, %rd1251;
mov.u64 %rd1234, %rd1252;
mov.u64 %rd1235, %rd1253;
or.b64 %rd718, %rd1248, %rd535;
and.b64 %rd719, %rd718, -4294967296;
setp.eq.s64	%p118, %rd719, 0;
@%p118 bra BB92_200;

div.s64 %rd935, %rd1248, %rd535;
bra.uni BB92_201;

BB92_200:
cvt.u32.u64	%r201, %rd535;
cvt.u32.u64	%r202, %rd1248;
div.u32 %r203, %r202, %r201;
cvt.u64.u32	%rd935, %r203;

BB92_201:
or.b64 %rd720, %rd259, %rd535;
and.b64 %rd721, %rd720, -4294967296;
setp.eq.s64	%p119, %rd721, 0;
@%p119 bra BB92_203;

div.s64 %rd936, %rd259, %rd535;
bra.uni BB92_204;

BB92_203:
cvt.u32.u64	%r204, %rd535;
cvt.u32.u64	%r205, %rd259;
div.u32 %r206, %r205, %r204;
cvt.u64.u32	%rd936, %r206;

BB92_204:
setp.ge.s64	%p120, %rd935, %rd936;
mov.u64 %rd1246, %rd259;
mov.u64 %rd1247, %rd258;
@%p120 bra BB92_206;

st.local.u64 [%rd4+80], %rd1248;
st.local.u64 [%rd4+96], %rd259;
st.local.u64 [%rd4+88], %rd1249;
st.local.u64 [%rd4+104], %rd258;
mov.u64 %rd1087, %rd1249;
mov.u64 %rd1089, %rd1248;
mov.u64 %rd1249, %rd258;
mov.u64 %rd1248, %rd259;
mov.u64 %rd1246, %rd1089;
mov.u64 %rd1247, %rd1087;

BB92_206:
mov.u64 %rd291, %rd1246;
mov.u64 %rd290, %rd1247;
mov.u64 %rd1224, %rd1248;
mov.u64 %rd1225, %rd1249;
or.b64 %rd722, %rd271, %rd535;
and.b64 %rd723, %rd722, -4294967296;
setp.eq.s64	%p121, %rd723, 0;
@%p121 bra BB92_208;

div.s64 %rd937, %rd271, %rd535;
bra.uni BB92_209;

BB92_208:
cvt.u32.u64	%r207, %rd535;
cvt.u32.u64	%r208, %rd271;
div.u32 %r209, %r208, %r207;
cvt.u64.u32	%rd937, %r209;

BB92_209:
or.b64 %rd724, %rd1244, %rd535;
and.b64 %rd725, %rd724, -4294967296;
setp.eq.s64	%p122, %rd725, 0;
@%p122 bra BB92_211;

div.s64 %rd938, %rd1244, %rd535;
bra.uni BB92_212;

BB92_211:
cvt.u32.u64	%r210, %rd535;
cvt.u32.u64	%r211, %rd1244;
div.u32 %r212, %r211, %r210;
cvt.u64.u32	%rd938, %r212;

BB92_212:
setp.ge.s64	%p123, %rd937, %rd938;
mov.u64 %rd1242, %rd271;
mov.u64 %rd1243, %rd270;
@%p123 bra BB92_214;

st.local.u64 [%rd4], %rd271;
st.local.u64 [%rd4+16], %rd1244;
st.local.u64 [%rd4+8], %rd270;
st.local.u64 [%rd4+24], %rd1245;
mov.u64 %rd1095, %rd1245;
mov.u64 %rd1097, %rd1244;
mov.u64 %rd1245, %rd270;
mov.u64 %rd1244, %rd271;
mov.u64 %rd1242, %rd1097;
mov.u64 %rd1243, %rd1095;

BB92_214:
mov.u64 %rd1230, %rd1242;
mov.u64 %rd1231, %rd1243;
mov.u64 %rd299, %rd1244;
mov.u64 %rd1219, %rd1245;
or.b64 %rd726, %rd281, %rd535;
and.b64 %rd727, %rd726, -4294967296;
setp.eq.s64	%p124, %rd727, 0;
@%p124 bra BB92_216;

div.s64 %rd939, %rd281, %rd535;
bra.uni BB92_217;

BB92_216:
cvt.u32.u64	%r213, %rd535;
cvt.u32.u64	%r214, %rd281;
div.u32 %r215, %r214, %r213;
cvt.u64.u32	%rd939, %r215;

BB92_217:
or.b64 %rd728, %rd1238, %rd535;
and.b64 %rd729, %rd728, -4294967296;
setp.eq.s64	%p125, %rd729, 0;
@%p125 bra BB92_219;

div.s64 %rd940, %rd1238, %rd535;
bra.uni BB92_220;

BB92_219:
cvt.u32.u64	%r216, %rd535;
cvt.u32.u64	%r217, %rd1238;
div.u32 %r218, %r217, %r216;
cvt.u64.u32	%rd940, %r218;

BB92_220:
setp.ge.s64	%p126, %rd939, %rd940;
mov.u64 %rd1240, %rd281;
mov.u64 %rd1241, %rd280;
@%p126 bra BB92_222;

st.local.u64 [%rd4+32], %rd281;
st.local.u64 [%rd4+48], %rd1238;
st.local.u64 [%rd4+40], %rd280;
st.local.u64 [%rd4+56], %rd1239;
mov.u64 %rd1119, %rd1239;
mov.u64 %rd1121, %rd1238;
mov.u64 %rd1239, %rd280;
mov.u64 %rd1238, %rd281;
mov.u64 %rd1240, %rd1121;
mov.u64 %rd1241, %rd1119;

BB92_222:
mov.u64 %rd311, %rd1238;
mov.u64 %rd310, %rd1239;
mov.u64 %rd1226, %rd1240;
mov.u64 %rd1227, %rd1241;
or.b64 %rd730, %rd291, %rd535;
and.b64 %rd731, %rd730, -4294967296;
setp.eq.s64	%p127, %rd731, 0;
@%p127 bra BB92_224;

div.s64 %rd941, %rd291, %rd535;
bra.uni BB92_225;

BB92_224:
cvt.u32.u64	%r219, %rd535;
cvt.u32.u64	%r220, %rd291;
div.u32 %r221, %r220, %r219;
cvt.u64.u32	%rd941, %r221;

BB92_225:
or.b64 %rd732, %rd1234, %rd535;
and.b64 %rd733, %rd732, -4294967296;
setp.eq.s64	%p128, %rd733, 0;
@%p128 bra BB92_227;

div.s64 %rd942, %rd1234, %rd535;
bra.uni BB92_228;

BB92_227:
cvt.u32.u64	%r222, %rd535;
cvt.u32.u64	%r223, %rd1234;
div.u32 %r224, %r223, %r222;
cvt.u64.u32	%rd942, %r224;

BB92_228:
setp.ge.s64	%p129, %rd941, %rd942;
mov.u64 %rd1236, %rd291;
mov.u64 %rd1237, %rd290;
@%p129 bra BB92_230;

st.local.u64 [%rd4+64], %rd291;
st.local.u64 [%rd4+80], %rd1234;
st.local.u64 [%rd4+72], %rd290;
st.local.u64 [%rd4+88], %rd1235;
mov.u64 %rd1127, %rd1235;
mov.u64 %rd1129, %rd1234;
mov.u64 %rd1235, %rd290;
mov.u64 %rd1234, %rd291;
mov.u64 %rd1236, %rd1129;
mov.u64 %rd1237, %rd1127;

BB92_230:
mov.u64 %rd321, %rd1234;
mov.u64 %rd320, %rd1235;
mov.u64 %rd319, %rd1236;
mov.u64 %rd318, %rd1237;
or.b64 %rd734, %rd311, %rd535;
and.b64 %rd735, %rd734, -4294967296;
setp.eq.s64	%p130, %rd735, 0;
@%p130 bra BB92_232;

div.s64 %rd943, %rd311, %rd535;
bra.uni BB92_233;

BB92_232:
cvt.u32.u64	%r225, %rd535;
cvt.u32.u64	%r226, %rd311;
div.u32 %r227, %r226, %r225;
cvt.u64.u32	%rd943, %r227;

BB92_233:
or.b64 %rd736, %rd1230, %rd535;
and.b64 %rd737, %rd736, -4294967296;
setp.eq.s64	%p131, %rd737, 0;
@%p131 bra BB92_235;

div.s64 %rd944, %rd1230, %rd535;
bra.uni BB92_236;

BB92_235:
cvt.u32.u64	%r228, %rd535;
cvt.u32.u64	%r229, %rd1230;
div.u32 %r230, %r229, %r228;
cvt.u64.u32	%rd944, %r230;

BB92_236:
setp.ge.s64	%p132, %rd943, %rd944;
mov.u64 %rd1232, %rd311;
mov.u64 %rd1233, %rd310;
@%p132 bra BB92_238;

st.local.u64 [%rd4+16], %rd311;
st.local.u64 [%rd4+32], %rd1230;
st.local.u64 [%rd4+24], %rd310;
st.local.u64 [%rd4+40], %rd1231;
mov.u64 %rd1146, %rd1231;
mov.u64 %rd1148, %rd1230;
mov.u64 %rd1231, %rd310;
mov.u64 %rd1230, %rd311;
mov.u64 %rd1232, %rd1148;
mov.u64 %rd1233, %rd1146;

BB92_238:
mov.u64 %rd331, %rd1230;
mov.u64 %rd330, %rd1231;
mov.u64 %rd1215, %rd1232;
mov.u64 %rd1216, %rd1233;
or.b64 %rd738, %rd321, %rd535;
and.b64 %rd739, %rd738, -4294967296;
setp.eq.s64	%p133, %rd739, 0;
@%p133 bra BB92_240;

div.s64 %rd945, %rd321, %rd535;
bra.uni BB92_241;

BB92_240:
cvt.u32.u64	%r231, %rd535;
cvt.u32.u64	%r232, %rd321;
div.u32 %r233, %r232, %r231;
cvt.u64.u32	%rd945, %r233;

BB92_241:
or.b64 %rd740, %rd1226, %rd535;
and.b64 %rd741, %rd740, -4294967296;
setp.eq.s64	%p134, %rd741, 0;
@%p134 bra BB92_243;

div.s64 %rd946, %rd1226, %rd535;
bra.uni BB92_244;

BB92_243:
cvt.u32.u64	%r234, %rd535;
cvt.u32.u64	%r235, %rd1226;
div.u32 %r236, %r235, %r234;
cvt.u64.u32	%rd946, %r236;

BB92_244:
setp.ge.s64	%p135, %rd945, %rd946;
mov.u64 %rd1228, %rd321;
mov.u64 %rd1229, %rd320;
@%p135 bra BB92_246;

st.local.u64 [%rd4+48], %rd321;
st.local.u64 [%rd4+64], %rd1226;
st.local.u64 [%rd4+56], %rd320;
st.local.u64 [%rd4+72], %rd1227;
mov.u64 %rd1150, %rd1227;
mov.u64 %rd1152, %rd1226;
mov.u64 %rd1227, %rd320;
mov.u64 %rd1226, %rd321;
mov.u64 %rd1228, %rd1152;
mov.u64 %rd1229, %rd1150;

BB92_246:
mov.u64 %rd341, %rd1226;
mov.u64 %rd340, %rd1227;
mov.u64 %rd1209, %rd1228;
mov.u64 %rd1210, %rd1229;
or.b64 %rd742, %rd1224, %rd535;
and.b64 %rd743, %rd742, -4294967296;
setp.eq.s64	%p136, %rd743, 0;
@%p136 bra BB92_248;

div.s64 %rd947, %rd1224, %rd535;
bra.uni BB92_249;

BB92_248:
cvt.u32.u64	%r237, %rd535;
cvt.u32.u64	%r238, %rd1224;
div.u32 %r239, %r238, %r237;
cvt.u64.u32	%rd947, %r239;

BB92_249:
or.b64 %rd744, %rd319, %rd535;
and.b64 %rd745, %rd744, -4294967296;
setp.eq.s64	%p137, %rd745, 0;
@%p137 bra BB92_251;

div.s64 %rd948, %rd319, %rd535;
bra.uni BB92_252;

BB92_251:
cvt.u32.u64	%r240, %rd535;
cvt.u32.u64	%r241, %rd319;
div.u32 %r242, %r241, %r240;
cvt.u64.u32	%rd948, %r242;

BB92_252:
setp.ge.s64	%p138, %rd947, %rd948;
mov.u64 %rd1222, %rd319;
mov.u64 %rd1223, %rd318;
@%p138 bra BB92_254;

st.local.u64 [%rd4+80], %rd1224;
st.local.u64 [%rd4+96], %rd319;
st.local.u64 [%rd4+88], %rd1225;
st.local.u64 [%rd4+104], %rd318;
mov.u64 %rd1135, %rd1225;
mov.u64 %rd1137, %rd1224;
mov.u64 %rd1225, %rd318;
mov.u64 %rd1224, %rd319;
mov.u64 %rd1222, %rd1137;
mov.u64 %rd1223, %rd1135;

BB92_254:
mov.u64 %rd351, %rd1222;
mov.u64 %rd350, %rd1223;
mov.u64 %rd1213, %rd1224;
mov.u64 %rd1214, %rd1225;
or.b64 %rd746, %rd331, %rd535;
and.b64 %rd747, %rd746, -4294967296;
setp.eq.s64	%p139, %rd747, 0;
@%p139 bra BB92_256;

div.s64 %rd949, %rd331, %rd535;
bra.uni BB92_257;

BB92_256:
cvt.u32.u64	%r243, %rd535;
cvt.u32.u64	%r244, %rd331;
div.u32 %r245, %r244, %r243;
cvt.u64.u32	%rd949, %r245;

BB92_257:
or.b64 %rd748, %rd299, %rd535;
and.b64 %rd749, %rd748, -4294967296;
setp.eq.s64	%p140, %rd749, 0;
@%p140 bra BB92_259;

div.s64 %rd950, %rd299, %rd535;
bra.uni BB92_260;

BB92_259:
cvt.u32.u64	%r246, %rd535;
cvt.u32.u64	%r247, %rd299;
div.u32 %r248, %r247, %r246;
cvt.u64.u32	%rd950, %r248;

BB92_260:
setp.ge.s64	%p141, %rd949, %rd950;
mov.u64 %rd1220, %rd331;
mov.u64 %rd1221, %rd330;
@%p141 bra BB92_262;

st.local.u64 [%rd4], %rd331;
st.local.u64 [%rd4+16], %rd299;
st.local.u64 [%rd4+8], %rd330;
st.local.u64 [%rd4+24], %rd1219;
mov.u64 %rd1143, %rd1219;
mov.u64 %rd1219, %rd330;
mov.u64 %rd1220, %rd299;
mov.u64 %rd1221, %rd1143;

BB92_262:
mov.u64 %rd1202, %rd1219;
mov.u64 %rd1203, %rd1220;
mov.u64 %rd1204, %rd1221;
or.b64 %rd750, %rd341, %rd535;
and.b64 %rd751, %rd750, -4294967296;
setp.eq.s64	%p142, %rd751, 0;
@%p142 bra BB92_264;

div.s64 %rd951, %rd341, %rd535;
bra.uni BB92_265;

BB92_264:
cvt.u32.u64	%r249, %rd535;
cvt.u32.u64	%r250, %rd341;
div.u32 %r251, %r250, %r249;
cvt.u64.u32	%rd951, %r251;

BB92_265:
or.b64 %rd752, %rd1215, %rd535;
and.b64 %rd753, %rd752, -4294967296;
setp.eq.s64	%p143, %rd753, 0;
@%p143 bra BB92_267;

div.s64 %rd952, %rd1215, %rd535;
bra.uni BB92_268;

BB92_267:
cvt.u32.u64	%r252, %rd535;
cvt.u32.u64	%r253, %rd1215;
div.u32 %r254, %r253, %r252;
cvt.u64.u32	%rd952, %r254;

BB92_268:
setp.ge.s64	%p144, %rd951, %rd952;
mov.u64 %rd1217, %rd341;
mov.u64 %rd1218, %rd340;
@%p144 bra BB92_270;

st.local.u64 [%rd4+32], %rd341;
st.local.u64 [%rd4+48], %rd1215;
st.local.u64 [%rd4+40], %rd340;
st.local.u64 [%rd4+56], %rd1216;
mov.u64 %rd1166, %rd1216;
mov.u64 %rd1168, %rd1215;
mov.u64 %rd1216, %rd340;
mov.u64 %rd1215, %rd341;
mov.u64 %rd1217, %rd1168;
mov.u64 %rd1218, %rd1166;

BB92_270:
mov.u64 %rd1205, %rd1215;
mov.u64 %rd1206, %rd1216;
mov.u64 %rd1207, %rd1217;
mov.u64 %rd1208, %rd1218;
or.b64 %rd754, %rd351, %rd535;
and.b64 %rd755, %rd754, -4294967296;
setp.eq.s64	%p145, %rd755, 0;
@%p145 bra BB92_272;

div.s64 %rd953, %rd351, %rd535;
bra.uni BB92_273;

BB92_272:
cvt.u32.u64	%r255, %rd535;
cvt.u32.u64	%r256, %rd351;
div.u32 %r257, %r256, %r255;
cvt.u64.u32	%rd953, %r257;

BB92_273:
or.b64 %rd756, %rd1209, %rd535;
and.b64 %rd757, %rd756, -4294967296;
setp.eq.s64	%p146, %rd757, 0;
@%p146 bra BB92_275;

div.s64 %rd954, %rd1209, %rd535;
bra.uni BB92_276;

BB92_275:
cvt.u32.u64	%r258, %rd535;
cvt.u32.u64	%r259, %rd1209;
div.u32 %r260, %r259, %r258;
cvt.u64.u32	%rd954, %r260;

BB92_276:
setp.ge.s64	%p147, %rd953, %rd954;
mov.u64 %rd1211, %rd351;
mov.u64 %rd1212, %rd350;
@%p147 bra BB92_278;

st.local.u64 [%rd4+64], %rd351;
st.local.u64 [%rd4+80], %rd1209;
st.local.u64 [%rd4+72], %rd350;
st.local.u64 [%rd4+88], %rd1210;
mov.u64 %rd1173, %rd1210;
mov.u64 %rd1175, %rd1209;
mov.u64 %rd1210, %rd350;
mov.u64 %rd1209, %rd351;
mov.u64 %rd1211, %rd1175;
mov.u64 %rd1212, %rd1173;

BB92_278:
mad.lo.s32 %r362, %r367, -7, %r1;
mad.lo.s32 %r262, %r367, 7, 7;
setp.gt.u32	%p148, %r262, %r1;
selp.b32	%r264, %r362, 7, %p148;
setp.eq.s32	%p149, %r264, 0;
@%p149 bra BB92_280;

ld.local.u64 %rd758, [%rd4];
st.global.u64 [%rd64], %rd758;
st.global.u64 [%rd64+8], %rd1202;

BB92_280:
setp.lt.u32	%p151, %r264, 2;
@%p151 bra BB92_282;

st.global.u64 [%rd64+16], %rd1203;
st.global.u64 [%rd64+24], %rd1204;

BB92_282:
setp.lt.u32	%p153, %r264, 3;
@%p153 bra BB92_284;

st.global.u64 [%rd64+32], %rd1205;
st.global.u64 [%rd64+40], %rd1206;

BB92_284:
setp.lt.u32	%p155, %r264, 4;
@%p155 bra BB92_286;

st.global.u64 [%rd64+48], %rd1207;
st.global.u64 [%rd64+56], %rd1208;

BB92_286:
setp.lt.u32	%p157, %r264, 5;
@%p157 bra BB92_288;

st.global.u64 [%rd64+64], %rd1209;
st.global.u64 [%rd64+72], %rd1210;

BB92_288:
setp.lt.u32	%p159, %r264, 6;
@%p159 bra BB92_290;

st.global.u64 [%rd64+80], %rd1211;
st.global.u64 [%rd64+88], %rd1212;

BB92_290:
setp.lt.u32	%p161, %r264, 7;
@%p161 bra BB92_292;

st.global.u64 [%rd64+96], %rd1213;
st.global.u64 [%rd64+104], %rd1214;

BB92_292:
ld.param.u64 %rd868, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElNS_6detail15normal_iteratorINS_7pointerINSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EENSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESP_EEEENSH_13compare_firstI9SliceCompEEEEPSK_EEEEvT__param_0+24];
cvta.to.global.u64 %rd390, %rd868;
bar.sync 0;
mad.lo.s32 %r363, %r367, -7, %r1;
mov.u32 %r292, 7;
min.u32 %r5, %r363, %r292;
mov.u32 %r364, 2;

BB92_293:
neg.s32 %r293, %r364;
and.b32 %r294, %r367, %r293;
add.s32 %r295, %r364, -1;
and.b32 %r296, %r295, %r367;
mul.lo.s32 %r297, %r296, 7;
min.u32 %r7, %r297, %r1;
mul.lo.s32 %r298, %r294, 7;
shr.u32 %r299, %r364, 1;
mul.lo.s32 %r300, %r299, 7;
min.u32 %r301, %r298, %r1;
add.s32 %r302, %r301, %r300;
min.u32 %r303, %r302, %r1;
add.s32 %r304, %r303, %r300;
min.u32 %r8, %r304, %r1;
sub.s32 %r305, %r303, %r301;
sub.s32 %r306, %r8, %r303;
cvt.u64.u32	%rd761, %r301;
add.s64 %rd393, %rd761, %rd1;
cvt.u64.u32	%rd394, %r303;
add.s64 %rd395, %rd394, %rd1;
setp.lt.u32	%p162, %r7, %r306;
sub.s32 %r307, %r7, %r306;
selp.b32	%r366, 0, %r307, %p162;
min.u32 %r365, %r305, %r7;
setp.ge.u32	%p163, %r366, %r365;
@%p163 bra BB92_302;

add.s32 %r11, %r7, -1;

BB92_295:
add.s32 %r308, %r365, %r366;
shr.u32 %r14, %r308, 1;
sub.s32 %r309, %r11, %r14;
cvt.u64.u32	%rd762, %r309;
add.s64 %rd763, %rd762, %rd395;
shl.b64 %rd764, %rd763, 4;
add.s64 %rd765, %rd5, %rd764;
ld.global.u64 %rd396, [%rd765];
or.b64 %rd766, %rd396, %rd535;
and.b64 %rd767, %rd766, -4294967296;
setp.eq.s64	%p164, %rd767, 0;
@%p164 bra BB92_297;
bra.uni BB92_296;

BB92_297:
cvt.u32.u64	%r310, %rd535;
cvt.u32.u64	%r311, %rd396;
div.u32 %r312, %r311, %r310;
cvt.u64.u32	%rd1331, %r312;
bra.uni BB92_298;

BB92_296:
div.s64 %rd1331, %rd396, %rd535;

BB92_298:
cvt.u64.u32	%rd768, %r14;
add.s64 %rd769, %rd393, %rd768;
shl.b64 %rd770, %rd769, 4;
add.s64 %rd771, %rd5, %rd770;
ld.global.u64 %rd400, [%rd771];
or.b64 %rd772, %rd400, %rd535;
and.b64 %rd773, %rd772, -4294967296;
setp.eq.s64	%p165, %rd773, 0;
@%p165 bra BB92_300;
bra.uni BB92_299;

BB92_300:
cvt.u32.u64	%r313, %rd535;
cvt.u32.u64	%r314, %rd400;
div.u32 %r315, %r314, %r313;
cvt.u64.u32	%rd1332, %r315;
bra.uni BB92_301;

BB92_299:
div.s64 %rd1332, %rd400, %rd535;

BB92_301:
add.s32 %r316, %r14, 1;
setp.lt.s64	%p166, %rd1331, %rd1332;
selp.b32	%r366, %r366, %r316, %p166;
selp.b32	%r365, %r14, %r365, %p166;
setp.lt.u32	%p167, %r366, %r365;
@%p167 bra BB92_295;

BB92_302:
cvt.u64.u32	%rd775, %r366;
add.s64 %rd404, %rd393, %rd775;
shl.b64 %rd776, %rd404, 4;
add.s64 %rd405, %rd5, %rd776;
shl.b64 %rd777, %rd395, 4;
add.s64 %rd406, %rd5, %rd777;
cvt.u64.u32	%rd778, %r7;
add.s64 %rd779, %rd778, %rd1;
add.s64 %rd780, %rd779, %rd394;
sub.s64 %rd407, %rd780, %rd775;
shl.b64 %rd781, %rd407, 4;
add.s64 %rd408, %rd5, %rd781;
cvt.u64.u32	%rd782, %r8;
add.s64 %rd783, %rd782, %rd1;
shl.b64 %rd784, %rd783, 4;
add.s64 %rd409, %rd5, %rd784;
mov.u64 %rd1333, 0;
mov.pred %p168, 0;
@%p168 bra BB92_304;

BB92_303:
add.s64 %rd785, %rd2, %rd1333;
mov.u16 %rs1, 0;
st.local.u8 [%rd785], %rs1;
add.s64 %rd1333, %rd1333, 1;
setp.lt.u64	%p169, %rd1333, 16;
@%p169 bra BB92_303;

BB92_304:
ld.global.u64 %rd787, [%rd405];
ld.global.u64 %rd788, [%rd405+8];
st.local.u64 [%rd2+8], %rd788;
st.local.u64 [%rd2], %rd787;
mov.u64 %rd1334, 0;
@%p168 bra BB92_306;

BB92_305:
add.s64 %rd789, %rd3, %rd1334;
mov.u16 %rs2, 0;
st.local.u8 [%rd789], %rs2;
add.s64 %rd1334, %rd1334, 1;
setp.lt.u64	%p171, %rd1334, 16;
@%p171 bra BB92_305;

BB92_306:
ld.global.u64 %rd790, [%rd408];
ld.global.u64 %rd791, [%rd408+8];
st.local.u64 [%rd3+8], %rd791;
st.local.u64 [%rd3], %rd790;
mov.pred %p223, -1;
setp.ge.u64	%p173, %rd408, %rd409;
@%p173 bra BB92_315;

mov.pred %p223, 0;
setp.ge.u64	%p175, %rd405, %rd406;
@%p175 bra BB92_315;

ld.local.u64 %rd414, [%rd3];
or.b64 %rd792, %rd414, %rd535;
and.b64 %rd793, %rd792, -4294967296;
setp.eq.s64	%p176, %rd793, 0;
@%p176 bra BB92_310;
bra.uni BB92_309;

BB92_310:
cvt.u32.u64	%r317, %rd535;
cvt.u32.u64	%r318, %rd414;
div.u32 %r319, %r318, %r317;
cvt.u64.u32	%rd1335, %r319;
bra.uni BB92_311;

BB92_309:
div.s64 %rd1335, %rd414, %rd535;

BB92_311:
ld.local.u64 %rd418, [%rd2];
or.b64 %rd794, %rd418, %rd535;
and.b64 %rd795, %rd794, -4294967296;
setp.eq.s64	%p177, %rd795, 0;
@%p177 bra BB92_313;
bra.uni BB92_312;

BB92_313:
cvt.u32.u64	%r320, %rd535;
cvt.u32.u64	%r321, %rd418;
div.u32 %r322, %r321, %r320;
cvt.u64.u32	%rd1336, %r322;
bra.uni BB92_314;

BB92_312:
div.s64 %rd1336, %rd418, %rd535;

BB92_314:
setp.ge.s64	%p223, %rd1335, %rd1336;

BB92_315:
selp.b64	%rd796, %rd2, %rd3, %p223;
ld.local.u64 %rd422, [%rd796];
ld.local.u64 %rd423, [%rd796+8];
@%p223 bra BB92_317;
bra.uni BB92_316;

BB92_317:
add.s64 %rd802, %rd776, %rd5;
add.s64 %rd425, %rd802, 16;
ld.global.u64 %rd803, [%rd405+16];
st.local.u64 [%rd2], %rd803;
ld.global.u64 %rd804, [%rd405+24];
st.local.u64 [%rd2+8], %rd804;
mov.u64 %rd1369, %rd408;
mov.u64 %rd1370, %rd408;
mov.u64 %rd1393, %rd425;
mov.u64 %rd1394, %rd425;
bra.uni BB92_318;

BB92_316:
add.s64 %rd798, %rd781, %rd5;
add.s64 %rd424, %rd798, 16;
ld.global.u64 %rd799, [%rd408+16];
st.local.u64 [%rd3], %rd799;
ld.global.u64 %rd800, [%rd408+24];
st.local.u64 [%rd3+8], %rd800;
mov.u64 %rd1369, %rd424;
mov.u64 %rd1370, %rd424;
mov.u64 %rd1393, %rd405;
mov.u64 %rd1394, %rd405;

BB92_318:
mov.u64 %rd429, %rd1393;
mov.u64 %rd1392, %rd1394;
mov.u64 %rd427, %rd1369;
mov.u64 %rd1368, %rd1370;
mov.pred %p224, -1;
setp.ge.u64	%p179, %rd1368, %rd409;
@%p179 bra BB92_327;

mov.pred %p224, 0;
setp.ge.u64	%p181, %rd1392, %rd406;
@%p181 bra BB92_327;

ld.local.u64 %rd430, [%rd3];
or.b64 %rd805, %rd430, %rd535;
and.b64 %rd806, %rd805, -4294967296;
setp.eq.s64	%p182, %rd806, 0;
@%p182 bra BB92_322;
bra.uni BB92_321;

BB92_322:
cvt.u32.u64	%r323, %rd535;
cvt.u32.u64	%r324, %rd430;
div.u32 %r325, %r324, %r323;
cvt.u64.u32	%rd1337, %r325;
bra.uni BB92_323;

BB92_321:
div.s64 %rd1337, %rd430, %rd535;

BB92_323:
ld.local.u64 %rd434, [%rd2];
or.b64 %rd807, %rd434, %rd535;
and.b64 %rd808, %rd807, -4294967296;
setp.eq.s64	%p183, %rd808, 0;
@%p183 bra BB92_325;
bra.uni BB92_324;

BB92_325:
cvt.u32.u64	%r326, %rd535;
cvt.u32.u64	%r327, %rd434;
div.u32 %r328, %r327, %r326;
cvt.u64.u32	%rd1338, %r328;
bra.uni BB92_326;

BB92_324:
div.s64 %rd1338, %rd434, %rd535;

BB92_326:
setp.ge.s64	%p224, %rd1337, %rd1338;

BB92_327:
selp.b64	%rd809, %rd2, %rd3, %p224;
ld.local.u64 %rd438, [%rd809];
ld.local.u64 %rd439, [%rd809+8];
@%p224 bra BB92_329;
bra.uni BB92_328;

BB92_329:
add.s64 %rd1392, %rd1392, 16;
add.s64 %rd443, %rd429, 16;
ld.global.u64 %rd812, [%rd429+16];
st.local.u64 [%rd2], %rd812;
ld.global.u64 %rd813, [%rd429+24];
st.local.u64 [%rd2+8], %rd813;
mov.u64 %rd1367, %rd427;
mov.u64 %rd1391, %rd443;
bra.uni BB92_330;

BB92_328:
add.s64 %rd1368, %rd1368, 16;
add.s64 %rd441, %rd427, 16;
ld.global.u64 %rd810, [%rd427+16];
st.local.u64 [%rd3], %rd810;
ld.global.u64 %rd811, [%rd427+24];
st.local.u64 [%rd3+8], %rd811;
mov.u64 %rd1367, %rd441;
mov.u64 %rd1391, %rd429;

BB92_330:
mov.u64 %rd447, %rd1391;
mov.u64 %rd1390, %rd1392;
mov.u64 %rd445, %rd1367;
mov.u64 %rd1366, %rd1368;
mov.pred %p225, -1;
setp.ge.u64	%p185, %rd1366, %rd409;
@%p185 bra BB92_339;

mov.pred %p225, 0;
setp.ge.u64	%p187, %rd1390, %rd406;
@%p187 bra BB92_339;

ld.local.u64 %rd448, [%rd3];
or.b64 %rd814, %rd448, %rd535;
and.b64 %rd815, %rd814, -4294967296;
setp.eq.s64	%p188, %rd815, 0;
@%p188 bra BB92_334;
bra.uni BB92_333;

BB92_334:
cvt.u32.u64	%r329, %rd535;
cvt.u32.u64	%r330, %rd448;
div.u32 %r331, %r330, %r329;
cvt.u64.u32	%rd1339, %r331;
bra.uni BB92_335;

BB92_333:
div.s64 %rd1339, %rd448, %rd535;

BB92_335:
ld.local.u64 %rd452, [%rd2];
or.b64 %rd816, %rd452, %rd535;
and.b64 %rd817, %rd816, -4294967296;
setp.eq.s64	%p189, %rd817, 0;
@%p189 bra BB92_337;
bra.uni BB92_336;

BB92_337:
cvt.u32.u64	%r332, %rd535;
cvt.u32.u64	%r333, %rd452;
div.u32 %r334, %r333, %r332;
cvt.u64.u32	%rd1340, %r334;
bra.uni BB92_338;

BB92_336:
div.s64 %rd1340, %rd452, %rd535;

BB92_338:
setp.ge.s64	%p225, %rd1339, %rd1340;

BB92_339:
selp.b64	%rd818, %rd2, %rd3, %p225;
ld.local.u64 %rd456, [%rd818];
ld.local.u64 %rd457, [%rd818+8];
@%p225 bra BB92_341;
bra.uni BB92_340;

BB92_341:
add.s64 %rd1390, %rd1390, 16;
add.s64 %rd461, %rd447, 16;
ld.global.u64 %rd821, [%rd447+16];
st.local.u64 [%rd2], %rd821;
ld.global.u64 %rd822, [%rd447+24];
st.local.u64 [%rd2+8], %rd822;
mov.u64 %rd1365, %rd445;
mov.u64 %rd1389, %rd461;
bra.uni BB92_342;

BB92_340:
add.s64 %rd1366, %rd1366, 16;
add.s64 %rd459, %rd445, 16;
ld.global.u64 %rd819, [%rd445+16];
st.local.u64 [%rd3], %rd819;
ld.global.u64 %rd820, [%rd445+24];
st.local.u64 [%rd3+8], %rd820;
mov.u64 %rd1365, %rd459;
mov.u64 %rd1389, %rd447;

BB92_342:
mov.u64 %rd465, %rd1389;
mov.u64 %rd1388, %rd1390;
mov.u64 %rd463, %rd1365;
mov.u64 %rd1364, %rd1366;
mov.pred %p226, -1;
setp.ge.u64	%p191, %rd1364, %rd409;
@%p191 bra BB92_351;

mov.pred %p226, 0;
setp.ge.u64	%p193, %rd1388, %rd406;
@%p193 bra BB92_351;

ld.local.u64 %rd466, [%rd3];
or.b64 %rd823, %rd466, %rd535;
and.b64 %rd824, %rd823, -4294967296;
setp.eq.s64	%p194, %rd824, 0;
@%p194 bra BB92_346;
bra.uni BB92_345;

BB92_346:
cvt.u32.u64	%r335, %rd535;
cvt.u32.u64	%r336, %rd466;
div.u32 %r337, %r336, %r335;
cvt.u64.u32	%rd1341, %r337;
bra.uni BB92_347;

BB92_345:
div.s64 %rd1341, %rd466, %rd535;

BB92_347:
ld.local.u64 %rd470, [%rd2];
or.b64 %rd825, %rd470, %rd535;
and.b64 %rd826, %rd825, -4294967296;
setp.eq.s64	%p195, %rd826, 0;
@%p195 bra BB92_349;
bra.uni BB92_348;

BB92_349:
cvt.u32.u64	%r338, %rd535;
cvt.u32.u64	%r339, %rd470;
div.u32 %r340, %r339, %r338;
cvt.u64.u32	%rd1342, %r340;
bra.uni BB92_350;

BB92_348:
div.s64 %rd1342, %rd470, %rd535;

BB92_350:
setp.ge.s64	%p226, %rd1341, %rd1342;

BB92_351:
selp.b64	%rd827, %rd2, %rd3, %p226;
ld.local.u64 %rd474, [%rd827];
ld.local.u64 %rd475, [%rd827+8];
@%p226 bra BB92_353;
bra.uni BB92_352;

BB92_353:
add.s64 %rd1388, %rd1388, 16;
add.s64 %rd479, %rd465, 16;
ld.global.u64 %rd830, [%rd465+16];
st.local.u64 [%rd2], %rd830;
ld.global.u64 %rd831, [%rd465+24];
st.local.u64 [%rd2+8], %rd831;
mov.u64 %rd1363, %rd463;
mov.u64 %rd1387, %rd479;
bra.uni BB92_354;

BB92_352:
add.s64 %rd1364, %rd1364, 16;
add.s64 %rd477, %rd463, 16;
ld.global.u64 %rd828, [%rd463+16];
st.local.u64 [%rd3], %rd828;
ld.global.u64 %rd829, [%rd463+24];
st.local.u64 [%rd3+8], %rd829;
mov.u64 %rd1363, %rd477;
mov.u64 %rd1387, %rd465;

BB92_354:
mov.u64 %rd483, %rd1387;
mov.u64 %rd1386, %rd1388;
mov.u64 %rd481, %rd1363;
mov.u64 %rd1362, %rd1364;
mov.pred %p227, -1;
setp.ge.u64	%p197, %rd1362, %rd409;
@%p197 bra BB92_363;

mov.pred %p227, 0;
setp.ge.u64	%p199, %rd1386, %rd406;
@%p199 bra BB92_363;

ld.local.u64 %rd484, [%rd3];
or.b64 %rd832, %rd484, %rd535;
and.b64 %rd833, %rd832, -4294967296;
setp.eq.s64	%p200, %rd833, 0;
@%p200 bra BB92_358;
bra.uni BB92_357;

BB92_358:
cvt.u32.u64	%r341, %rd535;
cvt.u32.u64	%r342, %rd484;
div.u32 %r343, %r342, %r341;
cvt.u64.u32	%rd1343, %r343;
bra.uni BB92_359;

BB92_357:
div.s64 %rd1343, %rd484, %rd535;

BB92_359:
ld.local.u64 %rd488, [%rd2];
or.b64 %rd834, %rd488, %rd535;
and.b64 %rd835, %rd834, -4294967296;
setp.eq.s64	%p201, %rd835, 0;
@%p201 bra BB92_361;
bra.uni BB92_360;

BB92_361:
cvt.u32.u64	%r344, %rd535;
cvt.u32.u64	%r345, %rd488;
div.u32 %r346, %r345, %r344;
cvt.u64.u32	%rd1344, %r346;
bra.uni BB92_362;

BB92_360:
div.s64 %rd1344, %rd488, %rd535;

BB92_362:
setp.ge.s64	%p227, %rd1343, %rd1344;

BB92_363:
selp.b64	%rd836, %rd2, %rd3, %p227;
ld.local.u64 %rd492, [%rd836];
ld.local.u64 %rd493, [%rd836+8];
@%p227 bra BB92_365;
bra.uni BB92_364;

BB92_365:
add.s64 %rd1386, %rd1386, 16;
add.s64 %rd497, %rd483, 16;
ld.global.u64 %rd839, [%rd483+16];
st.local.u64 [%rd2], %rd839;
ld.global.u64 %rd840, [%rd483+24];
st.local.u64 [%rd2+8], %rd840;
mov.u64 %rd1361, %rd481;
mov.u64 %rd1385, %rd497;
bra.uni BB92_366;

BB92_364:
add.s64 %rd1362, %rd1362, 16;
add.s64 %rd495, %rd481, 16;
ld.global.u64 %rd837, [%rd481+16];
st.local.u64 [%rd3], %rd837;
ld.global.u64 %rd838, [%rd481+24];
st.local.u64 [%rd3+8], %rd838;
mov.u64 %rd1361, %rd495;
mov.u64 %rd1385, %rd483;

BB92_366:
mov.u64 %rd501, %rd1385;
mov.u64 %rd1384, %rd1386;
mov.u64 %rd499, %rd1361;
mov.u64 %rd1360, %rd1362;
mov.pred %p228, -1;
setp.ge.u64	%p203, %rd1360, %rd409;
@%p203 bra BB92_375;

mov.pred %p228, 0;
setp.ge.u64	%p205, %rd1384, %rd406;
@%p205 bra BB92_375;

ld.local.u64 %rd502, [%rd3];
or.b64 %rd841, %rd502, %rd535;
and.b64 %rd842, %rd841, -4294967296;
setp.eq.s64	%p206, %rd842, 0;
@%p206 bra BB92_370;
bra.uni BB92_369;

BB92_370:
cvt.u32.u64	%r347, %rd535;
cvt.u32.u64	%r348, %rd502;
div.u32 %r349, %r348, %r347;
cvt.u64.u32	%rd1345, %r349;
bra.uni BB92_371;

BB92_369:
div.s64 %rd1345, %rd502, %rd535;

BB92_371:
ld.local.u64 %rd506, [%rd2];
or.b64 %rd843, %rd506, %rd535;
and.b64 %rd844, %rd843, -4294967296;
setp.eq.s64	%p207, %rd844, 0;
@%p207 bra BB92_373;
bra.uni BB92_372;

BB92_373:
cvt.u32.u64	%r350, %rd535;
cvt.u32.u64	%r351, %rd506;
div.u32 %r352, %r351, %r350;
cvt.u64.u32	%rd1346, %r352;
bra.uni BB92_374;

BB92_372:
div.s64 %rd1346, %rd506, %rd535;

BB92_374:
setp.ge.s64	%p228, %rd1345, %rd1346;

BB92_375:
selp.b64	%rd845, %rd2, %rd3, %p228;
ld.local.u64 %rd510, [%rd845];
ld.local.u64 %rd511, [%rd845+8];
@%p228 bra BB92_377;
bra.uni BB92_376;

BB92_377:
add.s64 %rd1384, %rd1384, 16;
add.s64 %rd515, %rd501, 16;
ld.global.u64 %rd848, [%rd501+16];
st.local.u64 [%rd2], %rd848;
ld.global.u64 %rd849, [%rd501+24];
st.local.u64 [%rd2+8], %rd849;
mov.u64 %rd1359, %rd499;
mov.u64 %rd1383, %rd515;
bra.uni BB92_378;

BB92_376:
add.s64 %rd1360, %rd1360, 16;
add.s64 %rd513, %rd499, 16;
ld.global.u64 %rd846, [%rd499+16];
st.local.u64 [%rd3], %rd846;
ld.global.u64 %rd847, [%rd499+24];
st.local.u64 [%rd3+8], %rd847;
mov.u64 %rd1359, %rd513;
mov.u64 %rd1383, %rd501;

BB92_378:
mov.pred %p208, -1;
setp.ge.u64	%p209, %rd1360, %rd409;
mov.pred %p229, %p208;
@%p209 bra BB92_387;

setp.ge.u64	%p211, %rd1384, %rd406;
mov.pred %p229, %p168;
@%p211 bra BB92_387;

ld.local.u64 %rd520, [%rd3];
or.b64 %rd850, %rd520, %rd535;
and.b64 %rd851, %rd850, -4294967296;
setp.eq.s64	%p212, %rd851, 0;
@%p212 bra BB92_382;
bra.uni BB92_381;

BB92_382:
cvt.u32.u64	%r353, %rd535;
cvt.u32.u64	%r354, %rd520;
div.u32 %r355, %r354, %r353;
cvt.u64.u32	%rd1395, %r355;
bra.uni BB92_383;

BB92_381:
div.s64 %rd1395, %rd520, %rd535;

BB92_383:
ld.local.u64 %rd524, [%rd2];
or.b64 %rd852, %rd524, %rd535;
and.b64 %rd853, %rd852, -4294967296;
setp.eq.s64	%p213, %rd853, 0;
@%p213 bra BB92_385;
bra.uni BB92_384;

BB92_385:
cvt.u32.u64	%r356, %rd535;
cvt.u32.u64	%r357, %rd524;
div.u32 %r358, %r357, %r356;
cvt.u64.u32	%rd1396, %r358;
bra.uni BB92_386;

BB92_384:
div.s64 %rd1396, %rd524, %rd535;

BB92_386:
setp.ge.s64	%p229, %rd1395, %rd1396;

BB92_387:
selp.b64	%rd854, %rd2, %rd3, %p229;
ld.local.u64 %rd528, [%rd854];
ld.local.u64 %rd529, [%rd854+8];
@%p229 bra BB92_389;
bra.uni BB92_388;

BB92_389:
ld.global.u64 %rd857, [%rd1383+16];
st.local.u64 [%rd2], %rd857;
ld.global.u64 %rd858, [%rd1383+24];
st.local.u64 [%rd2+8], %rd858;
bra.uni BB92_390;

BB92_388:
ld.global.u64 %rd855, [%rd1359+16];
st.local.u64 [%rd3], %rd855;
ld.global.u64 %rd856, [%rd1359+24];
st.local.u64 [%rd3+8], %rd856;

BB92_390:
setp.eq.s32	%p15, %r5, 0;
bar.sync 0;
@%p15 bra BB92_392;

st.global.u64 [%rd64], %rd422;
st.global.u64 [%rd64+8], %rd423;

BB92_392:
setp.lt.u32	%p214, %r5, 2;
@%p214 bra BB92_394;

st.global.u64 [%rd64+16], %rd438;
st.global.u64 [%rd64+24], %rd439;

BB92_394:
setp.lt.u32	%p215, %r5, 3;
@%p215 bra BB92_396;

st.global.u64 [%rd64+32], %rd456;
st.global.u64 [%rd64+40], %rd457;

BB92_396:
setp.lt.u32	%p216, %r5, 4;
@%p216 bra BB92_398;

st.global.u64 [%rd64+48], %rd474;
st.global.u64 [%rd64+56], %rd475;

BB92_398:
setp.lt.u32	%p217, %r5, 5;
@%p217 bra BB92_400;

st.global.u64 [%rd64+64], %rd492;
st.global.u64 [%rd64+72], %rd493;

BB92_400:
setp.lt.u32	%p218, %r5, 6;
@%p218 bra BB92_402;

st.global.u64 [%rd64+80], %rd510;
st.global.u64 [%rd64+88], %rd511;

BB92_402:
setp.lt.u32	%p219, %r5, 7;
@%p219 bra BB92_404;

st.global.u64 [%rd64+96], %rd528;
st.global.u64 [%rd64+104], %rd529;

BB92_404:
bar.sync 0;
shl.b32 %r364, %r364, 1;
setp.lt.u32	%p220, %r364, 257;
@%p220 bra BB92_293;

setp.ge.u32	%p221, %r367, %r1;
@%p221 bra BB92_407;

BB92_406:
cvt.u64.u32	%rd859, %r367;
add.s64 %rd860, %rd859, %rd539;
add.s64 %rd861, %rd859, %rd1;
shl.b64 %rd862, %rd861, 4;
add.s64 %rd863, %rd5, %rd862;
ld.global.u64 %rd864, [%rd863];
shl.b64 %rd865, %rd860, 4;
add.s64 %rd866, %rd390, %rd865;
st.global.u64 [%rd866], %rd864;
ld.global.u64 %rd867, [%rd863+8];
st.global.u64 [%rd866+8], %rd867;
add.s32 %r367, %r367, 256;
setp.lt.u32	%p222, %r367, %r1;
@%p222 bra BB92_406;

BB92_407:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EENSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSG_13compare_firstI9SliceCompEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EENSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSG_13compare_firstI9SliceCompEEEEEEvT__param_0[40]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot93[144];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<226>;
.reg .b32 %r<375>;
.reg .b64 %rd<1398>;


mov.u64 %rd1397, __local_depot93;
cvta.local.u64 %SP, %rd1397;
ld.param.u64 %rd529, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EENSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSG_13compare_firstI9SliceCompEEEEEEvT__param_0+32];
ld.param.u64 %rd526, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EENSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSG_13compare_firstI9SliceCompEEEEEEvT__param_0+8];
ld.param.u64 %rd525, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EENSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSG_13compare_firstI9SliceCompEEEEEEvT__param_0];
ld.param.u64 %rd527, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EENSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSG_13compare_firstI9SliceCompEEEEEEvT__param_0+16];
mov.u32 %r22, %ctaid.x;
mul.lo.s32 %r23, %r22, 1792;
cvt.u64.u32	%rd530, %r23;
sub.s64 %rd531, %rd527, %rd530;
cvt.u32.u64	%r24, %rd531;
mov.u32 %r25, 1792;
min.u32 %r1, %r24, %r25;
add.u64 %rd532, %SP, 16;
cvta.to.local.u64 %rd1, %rd532;
add.u64 %rd533, %SP, 0;
cvta.to.local.u64 %rd2, %rd533;
add.u64 %rd534, %SP, 32;
cvta.to.local.u64 %rd3, %rd534;
cvta.to.global.u64 %rd535, %rd525;
cvta.to.global.u64 %rd536, %rd526;
setp.gt.u32	%p16, %r1, 1791;
mov.u32 %r374, %tid.x;
cvt.u64.u32	%rd537, %r374;
add.s64 %rd538, %rd537, %rd530;
shl.b64 %rd539, %rd538, 3;
add.s64 %rd4, %rd535, %rd539;
add.s64 %rd5, %rd536, %rd539;
@%p16 bra BB93_15;
bra.uni BB93_1;

BB93_15:
ld.global.u64 %rd901, [%rd4];
ld.global.u64 %rd892, [%rd5];
ld.global.u64 %rd902, [%rd4+2048];
ld.global.u64 %rd891, [%rd5+2048];
ld.global.u64 %rd903, [%rd4+4096];
ld.global.u64 %rd890, [%rd5+4096];
ld.global.u64 %rd889, [%rd4+6144];
ld.global.u64 %rd888, [%rd5+6144];
ld.global.u64 %rd887, [%rd4+8192];
ld.global.u64 %rd886, [%rd5+8192];
ld.global.u64 %rd885, [%rd4+10240];
ld.global.u64 %rd884, [%rd5+10240];
ld.global.u64 %rd883, [%rd4+12288];
ld.global.u64 %rd882, [%rd5+12288];
bra.uni BB93_16;

BB93_1:
mov.u64 %rd541, 0;
mov.u64 %rd892, %rd541;
setp.ge.u32	%p17, %r374, %r1;
mov.u64 %rd906, %rd541;
@%p17 bra BB93_3;

ld.global.u64 %rd6, [%rd4];
ld.global.u64 %rd892, [%rd5];
mov.u64 %rd906, %rd6;

BB93_3:
mov.u64 %rd895, %rd906;
mov.u64 %rd901, %rd895;
add.s32 %r26, %r374, 256;
mov.u64 %rd891, %rd541;
setp.ge.u32	%p18, %r26, %r1;
mov.u64 %rd905, %rd541;
@%p18 bra BB93_5;

ld.global.u64 %rd905, [%rd4+2048];
ld.global.u64 %rd891, [%rd5+2048];

BB93_5:
mov.u64 %rd902, %rd905;
add.s32 %r27, %r374, 512;
mov.u64 %rd890, %rd541;
setp.ge.u32	%p19, %r27, %r1;
mov.u64 %rd904, %rd541;
@%p19 bra BB93_7;

ld.global.u64 %rd904, [%rd4+4096];
ld.global.u64 %rd890, [%rd5+4096];

BB93_7:
mov.u64 %rd903, %rd904;
mov.u64 %rd889, 0;
add.s32 %r28, %r374, 768;
mov.u64 %rd888, %rd889;
setp.ge.u32	%p20, %r28, %r1;
@%p20 bra BB93_9;

ld.global.u64 %rd889, [%rd4+6144];
ld.global.u64 %rd888, [%rd5+6144];

BB93_9:
mov.u64 %rd887, 0;
add.s32 %r29, %r374, 1024;
mov.u64 %rd886, %rd887;
setp.ge.u32	%p21, %r29, %r1;
@%p21 bra BB93_11;

ld.global.u64 %rd887, [%rd4+8192];
ld.global.u64 %rd886, [%rd5+8192];

BB93_11:
mov.u64 %rd885, 0;
add.s32 %r30, %r374, 1280;
mov.u64 %rd884, %rd885;
setp.ge.u32	%p22, %r30, %r1;
@%p22 bra BB93_13;

ld.global.u64 %rd885, [%rd4+10240];
ld.global.u64 %rd884, [%rd5+10240];

BB93_13:
mov.u64 %rd883, 0;
add.s32 %r31, %r374, 1536;
mov.u64 %rd882, %rd883;
setp.ge.u32	%p23, %r31, %r1;
@%p23 bra BB93_16;

ld.global.u64 %rd883, [%rd4+12288];
ld.global.u64 %rd882, [%rd5+12288];

BB93_16:
@%p16 bra BB93_31;
bra.uni BB93_17;

BB93_31:
mov.u32 %r52, %tid.x;
mul.wide.u32 %rd575, %r52, 16;
mov.u64 %rd576, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd577, %rd576, %rd575;
st.shared.u64 [%rd577], %rd901;
st.shared.u64 [%rd577+8], %rd892;
st.shared.u64 [%rd577+4096], %rd902;
st.shared.u64 [%rd577+4104], %rd891;
st.shared.u64 [%rd577+8192], %rd903;
st.shared.u64 [%rd577+8200], %rd890;
st.shared.u64 [%rd577+12288], %rd889;
st.shared.u64 [%rd577+12296], %rd888;
st.shared.u64 [%rd577+16384], %rd887;
st.shared.u64 [%rd577+16392], %rd886;
st.shared.u64 [%rd577+20480], %rd885;
st.shared.u64 [%rd577+20488], %rd884;
st.shared.u64 [%rd577+24576], %rd883;
st.shared.u64 [%rd577+24584], %rd882;
bra.uni BB93_32;

BB93_17:
setp.ge.u32	%p25, %r374, %r1;
@%p25 bra BB93_19;

mul.wide.u32 %rd554, %r374, 16;
mov.u64 %rd555, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd556, %rd555, %rd554;
st.shared.u64 [%rd556], %rd901;
st.shared.u64 [%rd556+8], %rd892;

BB93_19:
add.s32 %r35, %r374, 256;
setp.ge.u32	%p26, %r35, %r1;
@%p26 bra BB93_21;

mul.wide.u32 %rd557, %r374, 16;
mov.u64 %rd558, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd559, %rd558, %rd557;
st.shared.u64 [%rd559+4096], %rd902;
st.shared.u64 [%rd559+4104], %rd891;

BB93_21:
add.s32 %r38, %r374, 512;
setp.ge.u32	%p27, %r38, %r1;
@%p27 bra BB93_23;

mul.wide.u32 %rd560, %r374, 16;
mov.u64 %rd561, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd562, %rd561, %rd560;
st.shared.u64 [%rd562+8192], %rd903;
st.shared.u64 [%rd562+8200], %rd890;

BB93_23:
add.s32 %r41, %r374, 768;
setp.ge.u32	%p28, %r41, %r1;
@%p28 bra BB93_25;

mul.wide.u32 %rd563, %r374, 16;
mov.u64 %rd564, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd565, %rd564, %rd563;
st.shared.u64 [%rd565+12288], %rd889;
st.shared.u64 [%rd565+12296], %rd888;

BB93_25:
add.s32 %r44, %r374, 1024;
setp.ge.u32	%p29, %r44, %r1;
@%p29 bra BB93_27;

mul.wide.u32 %rd566, %r374, 16;
mov.u64 %rd567, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd568, %rd567, %rd566;
st.shared.u64 [%rd568+16384], %rd887;
st.shared.u64 [%rd568+16392], %rd886;

BB93_27:
add.s32 %r47, %r374, 1280;
setp.ge.u32	%p30, %r47, %r1;
@%p30 bra BB93_29;

mul.wide.u32 %rd569, %r374, 16;
mov.u64 %rd570, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd571, %rd570, %rd569;
st.shared.u64 [%rd571+20480], %rd885;
st.shared.u64 [%rd571+20488], %rd884;

BB93_29:
add.s32 %r50, %r374, 1536;
setp.ge.u32	%p31, %r50, %r1;
@%p31 bra BB93_32;

mul.wide.u32 %rd572, %r374, 16;
mov.u64 %rd573, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd574, %rd573, %rd572;
st.shared.u64 [%rd574+24576], %rd883;
st.shared.u64 [%rd574+24584], %rd882;

BB93_32:
bar.sync 0;
mov.u64 %rd578, 0;
st.local.u64 [%rd3], %rd578;
st.local.u64 [%rd3+8], %rd578;
st.local.u64 [%rd3+16], %rd578;
st.local.u64 [%rd3+24], %rd578;
st.local.u64 [%rd3+32], %rd578;
st.local.u64 [%rd3+40], %rd578;
st.local.u64 [%rd3+48], %rd578;
st.local.u64 [%rd3+56], %rd578;
st.local.u64 [%rd3+64], %rd578;
st.local.u64 [%rd3+72], %rd578;
st.local.u64 [%rd3+80], %rd578;
st.local.u64 [%rd3+88], %rd578;
st.local.u64 [%rd3+96], %rd578;
st.local.u64 [%rd3+104], %rd578;
mul.lo.s32 %r54, %r374, 7;
add.s32 %r55, %r54, 7;
setp.gt.u32	%p32, %r55, %r1;
mad.lo.s32 %r56, %r374, -7, %r1;
selp.b32	%r3, %r56, 7, %p32;
setp.eq.s32	%p33, %r3, 0;
mul.wide.u32 %rd579, %r54, 16;
mov.u64 %rd580, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd61, %rd580, %rd579;
mov.u64 %rd1308, %rd578;
@%p33 bra BB93_34;

ld.shared.u64 %rd581, [%rd61];
ld.shared.u64 %rd62, [%rd61+8];
st.local.u64 [%rd3], %rd581;
st.local.u64 [%rd3+8], %rd62;
mov.u64 %rd1308, %rd62;

BB93_34:
mov.u64 %rd964, %rd1308;
mov.u64 %rd1298, %rd964;
mov.u64 %rd1296, %rd578;
setp.lt.u32	%p34, %r3, 2;
mov.u64 %rd1307, %rd578;
@%p34 bra BB93_36;

ld.shared.u64 %rd1307, [%rd61+16];
ld.shared.u64 %rd1296, [%rd61+24];
st.local.u64 [%rd3+16], %rd1307;
st.local.u64 [%rd3+24], %rd1296;

BB93_36:
mov.u64 %rd1297, %rd1307;
mov.u64 %rd1294, %rd1296;
mov.u64 %rd1313, %rd578;
setp.lt.u32	%p35, %r3, 3;
mov.u64 %rd1306, %rd578;
@%p35 bra BB93_38;

ld.shared.u64 %rd1306, [%rd61+32];
ld.shared.u64 %rd1313, [%rd61+40];
st.local.u64 [%rd3+32], %rd1306;
st.local.u64 [%rd3+40], %rd1313;

BB93_38:
mov.u64 %rd1300, %rd1306;
mov.u64 %rd1311, %rd1313;
mov.u64 %rd1316, %rd578;
setp.lt.u32	%p36, %r3, 4;
mov.u64 %rd1305, %rd578;
@%p36 bra BB93_40;

ld.shared.u64 %rd1305, [%rd61+48];
ld.shared.u64 %rd1316, [%rd61+56];
st.local.u64 [%rd3+48], %rd1305;
st.local.u64 [%rd3+56], %rd1316;

BB93_40:
mov.u64 %rd1299, %rd1305;
mov.u64 %rd1314, %rd1316;
mov.u64 %rd1329, 0;
mov.u64 %rd1321, %rd1329;
setp.lt.u32	%p37, %r3, 5;
@%p37 bra BB93_42;

ld.shared.u64 %rd1329, [%rd61+64];
ld.shared.u64 %rd1321, [%rd61+72];
st.local.u64 [%rd3+64], %rd1329;
st.local.u64 [%rd3+72], %rd1321;

BB93_42:
mov.u64 %rd1327, %rd1329;
mov.u64 %rd1319, %rd1321;
mov.u64 %rd1332, 0;
mov.u64 %rd1324, %rd1332;
setp.lt.u32	%p38, %r3, 6;
@%p38 bra BB93_44;

ld.shared.u64 %rd1332, [%rd61+80];
ld.shared.u64 %rd1324, [%rd61+88];
st.local.u64 [%rd3+80], %rd1332;
st.local.u64 [%rd3+88], %rd1324;

BB93_44:
mov.u64 %rd1330, %rd1332;
mov.u64 %rd1322, %rd1324;
mov.u64 %rd1336, 0;
mov.u64 %rd1334, %rd1336;
setp.lt.u32	%p39, %r3, 7;
@%p39 bra BB93_46;

ld.shared.u64 %rd1336, [%rd61+96];
ld.shared.u64 %rd1334, [%rd61+104];
st.local.u64 [%rd3+96], %rd1336;
st.local.u64 [%rd3+104], %rd1334;

BB93_46:
mov.u64 %rd1335, %rd1336;
mov.u64 %rd1333, %rd1334;
setp.gt.u32	%p40, %r3, 6;
@%p40 bra BB93_109;

ld.local.u64 %rd594, [%rd3];
ld.local.u64 %rd595, [%rd3+8];
st.local.u64 [%rd2+8], %rd595;
st.local.u64 [%rd2], %rd594;
@%p34 bra BB93_55;

ld.local.u64 %rd89, [%rd2];
or.b64 %rd600, %rd89, %rd529;
and.b64 %rd601, %rd600, -4294967296;
setp.eq.s64	%p42, %rd601, 0;
@%p42 bra BB93_50;

div.s64 %rd907, %rd89, %rd529;
bra.uni BB93_51;

BB93_50:
cvt.u32.u64	%r57, %rd529;
cvt.u32.u64	%r58, %rd89;
div.u32 %r59, %r58, %r57;
cvt.u64.u32	%rd907, %r59;

BB93_51:
or.b64 %rd602, %rd1297, %rd529;
and.b64 %rd603, %rd602, -4294967296;
setp.eq.s64	%p43, %rd603, 0;
@%p43 bra BB93_53;

div.s64 %rd908, %rd1297, %rd529;
bra.uni BB93_54;

BB93_53:
cvt.u32.u64	%r60, %rd529;
cvt.u32.u64	%r61, %rd1297;
div.u32 %r62, %r61, %r60;
cvt.u64.u32	%rd908, %r62;

BB93_54:
setp.lt.s64	%p44, %rd907, %rd908;
selp.b64	%rd604, %rd1297, %rd89, %p44;
add.s64 %rd607, %rd3, 16;
selp.b64	%rd608, %rd607, %rd2, %p44;
st.local.u64 [%rd2], %rd604;
ld.local.u64 %rd609, [%rd608+8];
st.local.u64 [%rd2+8], %rd609;

BB93_55:
mov.u32 %r63, %tid.x;
mad.lo.s32 %r64, %r63, 7, 7;
setp.gt.u32	%p45, %r64, %r1;
mad.lo.s32 %r65, %r63, -7, %r1;
selp.b32	%r66, %r65, 7, %p45;
setp.lt.u32	%p46, %r66, 3;
@%p46 bra BB93_63;

ld.local.u64 %rd96, [%rd2];
or.b64 %rd612, %rd96, %rd529;
and.b64 %rd613, %rd612, -4294967296;
setp.eq.s64	%p47, %rd613, 0;
@%p47 bra BB93_58;

div.s64 %rd909, %rd96, %rd529;
bra.uni BB93_59;

BB93_58:
cvt.u32.u64	%r67, %rd529;
cvt.u32.u64	%r68, %rd96;
div.u32 %r69, %r68, %r67;
cvt.u64.u32	%rd909, %r69;

BB93_59:
or.b64 %rd614, %rd1300, %rd529;
and.b64 %rd615, %rd614, -4294967296;
setp.eq.s64	%p48, %rd615, 0;
@%p48 bra BB93_61;

div.s64 %rd910, %rd1300, %rd529;
bra.uni BB93_62;

BB93_61:
cvt.u32.u64	%r70, %rd529;
cvt.u32.u64	%r71, %rd1300;
div.u32 %r72, %r71, %r70;
cvt.u64.u32	%rd910, %r72;

BB93_62:
setp.lt.s64	%p49, %rd909, %rd910;
selp.b64	%rd616, %rd1300, %rd96, %p49;
add.s64 %rd619, %rd3, 32;
selp.b64	%rd620, %rd619, %rd2, %p49;
st.local.u64 [%rd2], %rd616;
ld.local.u64 %rd621, [%rd620+8];
st.local.u64 [%rd2+8], %rd621;

BB93_63:
setp.lt.u32	%p51, %r66, 4;
@%p51 bra BB93_71;

ld.local.u64 %rd103, [%rd2];
or.b64 %rd624, %rd103, %rd529;
and.b64 %rd625, %rd624, -4294967296;
setp.eq.s64	%p52, %rd625, 0;
@%p52 bra BB93_66;

div.s64 %rd911, %rd103, %rd529;
bra.uni BB93_67;

BB93_66:
cvt.u32.u64	%r77, %rd529;
cvt.u32.u64	%r78, %rd103;
div.u32 %r79, %r78, %r77;
cvt.u64.u32	%rd911, %r79;

BB93_67:
or.b64 %rd626, %rd1299, %rd529;
and.b64 %rd627, %rd626, -4294967296;
setp.eq.s64	%p53, %rd627, 0;
@%p53 bra BB93_69;

div.s64 %rd912, %rd1299, %rd529;
bra.uni BB93_70;

BB93_69:
cvt.u32.u64	%r80, %rd529;
cvt.u32.u64	%r81, %rd1299;
div.u32 %r82, %r81, %r80;
cvt.u64.u32	%rd912, %r82;

BB93_70:
setp.lt.s64	%p54, %rd911, %rd912;
selp.b64	%rd628, %rd1299, %rd103, %p54;
add.s64 %rd631, %rd3, 48;
selp.b64	%rd632, %rd631, %rd2, %p54;
st.local.u64 [%rd2], %rd628;
ld.local.u64 %rd633, [%rd632+8];
st.local.u64 [%rd2+8], %rd633;

BB93_71:
setp.lt.u32	%p56, %r66, 5;
@%p56 bra BB93_79;

ld.local.u64 %rd110, [%rd2];
or.b64 %rd636, %rd110, %rd529;
and.b64 %rd637, %rd636, -4294967296;
setp.eq.s64	%p57, %rd637, 0;
@%p57 bra BB93_74;

div.s64 %rd913, %rd110, %rd529;
bra.uni BB93_75;

BB93_74:
cvt.u32.u64	%r87, %rd529;
cvt.u32.u64	%r88, %rd110;
div.u32 %r89, %r88, %r87;
cvt.u64.u32	%rd913, %r89;

BB93_75:
or.b64 %rd638, %rd1327, %rd529;
and.b64 %rd639, %rd638, -4294967296;
setp.eq.s64	%p58, %rd639, 0;
@%p58 bra BB93_77;

div.s64 %rd914, %rd1327, %rd529;
bra.uni BB93_78;

BB93_77:
cvt.u32.u64	%r90, %rd529;
cvt.u32.u64	%r91, %rd1327;
div.u32 %r92, %r91, %r90;
cvt.u64.u32	%rd914, %r92;

BB93_78:
setp.lt.s64	%p59, %rd913, %rd914;
selp.b64	%rd640, %rd1327, %rd110, %p59;
add.s64 %rd643, %rd3, 64;
selp.b64	%rd644, %rd643, %rd2, %p59;
st.local.u64 [%rd2], %rd640;
ld.local.u64 %rd645, [%rd644+8];
st.local.u64 [%rd2+8], %rd645;

BB93_79:
setp.lt.u32	%p61, %r66, 6;
@%p61 bra BB93_87;

ld.local.u64 %rd117, [%rd2];
or.b64 %rd648, %rd117, %rd529;
and.b64 %rd649, %rd648, -4294967296;
setp.eq.s64	%p62, %rd649, 0;
@%p62 bra BB93_82;

div.s64 %rd915, %rd117, %rd529;
bra.uni BB93_83;

BB93_82:
cvt.u32.u64	%r97, %rd529;
cvt.u32.u64	%r98, %rd117;
div.u32 %r99, %r98, %r97;
cvt.u64.u32	%rd915, %r99;

BB93_83:
or.b64 %rd650, %rd1330, %rd529;
and.b64 %rd651, %rd650, -4294967296;
setp.eq.s64	%p63, %rd651, 0;
@%p63 bra BB93_85;

div.s64 %rd916, %rd1330, %rd529;
bra.uni BB93_86;

BB93_85:
cvt.u32.u64	%r100, %rd529;
cvt.u32.u64	%r101, %rd1330;
div.u32 %r102, %r101, %r100;
cvt.u64.u32	%rd916, %r102;

BB93_86:
setp.lt.s64	%p64, %rd915, %rd916;
selp.b64	%rd652, %rd1330, %rd117, %p64;
add.s64 %rd655, %rd3, 80;
selp.b64	%rd656, %rd655, %rd2, %p64;
st.local.u64 [%rd2], %rd652;
ld.local.u64 %rd657, [%rd656+8];
st.local.u64 [%rd2+8], %rd657;

BB93_87:
setp.lt.u32	%p66, %r66, 7;
@%p66 bra BB93_95;

ld.local.u64 %rd124, [%rd2];
or.b64 %rd660, %rd124, %rd529;
and.b64 %rd661, %rd660, -4294967296;
setp.eq.s64	%p67, %rd661, 0;
@%p67 bra BB93_90;

div.s64 %rd917, %rd124, %rd529;
bra.uni BB93_91;

BB93_90:
cvt.u32.u64	%r107, %rd529;
cvt.u32.u64	%r108, %rd124;
div.u32 %r109, %r108, %r107;
cvt.u64.u32	%rd917, %r109;

BB93_91:
or.b64 %rd662, %rd1335, %rd529;
and.b64 %rd663, %rd662, -4294967296;
setp.eq.s64	%p68, %rd663, 0;
@%p68 bra BB93_93;

div.s64 %rd918, %rd1335, %rd529;
bra.uni BB93_94;

BB93_93:
cvt.u32.u64	%r110, %rd529;
cvt.u32.u64	%r111, %rd1335;
div.u32 %r112, %r111, %r110;
cvt.u64.u32	%rd918, %r112;

BB93_94:
setp.lt.s64	%p69, %rd917, %rd918;
selp.b64	%rd664, %rd1335, %rd124, %p69;
add.s64 %rd667, %rd3, 96;
selp.b64	%rd668, %rd667, %rd2, %p69;
st.local.u64 [%rd2], %rd664;
ld.local.u64 %rd669, [%rd668+8];
st.local.u64 [%rd2+8], %rd669;

BB93_95:
setp.ne.s32	%p71, %r66, 0;
mov.u64 %rd1304, %rd1298;
@%p71 bra BB93_97;

ld.local.u64 %rd672, [%rd2];
ld.local.u64 %rd1304, [%rd2+8];
st.local.u64 [%rd3], %rd672;
st.local.u64 [%rd3+8], %rd1304;

BB93_97:
mov.u64 %rd1298, %rd1304;
setp.gt.u32	%p73, %r66, 1;
mov.u64 %rd1295, %rd1294;
mov.u64 %rd1303, %rd1297;
@%p73 bra BB93_99;

ld.local.u64 %rd1303, [%rd2];
ld.local.u64 %rd1295, [%rd2+8];
st.local.u64 [%rd3+16], %rd1303;
st.local.u64 [%rd3+24], %rd1295;

BB93_99:
mov.u64 %rd1297, %rd1303;
mov.u64 %rd1294, %rd1295;
setp.gt.u32	%p75, %r66, 2;
mov.u64 %rd1312, %rd1311;
mov.u64 %rd1302, %rd1300;
@%p75 bra BB93_101;

ld.local.u64 %rd1302, [%rd2];
ld.local.u64 %rd1312, [%rd2+8];
st.local.u64 [%rd3+32], %rd1302;
st.local.u64 [%rd3+40], %rd1312;

BB93_101:
mov.u64 %rd1300, %rd1302;
mov.u64 %rd1311, %rd1312;
setp.gt.u32	%p77, %r66, 3;
mov.u64 %rd1315, %rd1314;
mov.u64 %rd1301, %rd1299;
@%p77 bra BB93_103;

ld.local.u64 %rd1301, [%rd2];
ld.local.u64 %rd1315, [%rd2+8];
st.local.u64 [%rd3+48], %rd1301;
st.local.u64 [%rd3+56], %rd1315;

BB93_103:
mov.u64 %rd1299, %rd1301;
mov.u64 %rd1314, %rd1315;
setp.gt.u32	%p79, %r66, 4;
mov.u64 %rd1320, %rd1319;
mov.u64 %rd1328, %rd1327;
@%p79 bra BB93_105;

ld.local.u64 %rd1328, [%rd2];
ld.local.u64 %rd1320, [%rd2+8];
st.local.u64 [%rd3+64], %rd1328;
st.local.u64 [%rd3+72], %rd1320;

BB93_105:
mov.u64 %rd1327, %rd1328;
mov.u64 %rd1319, %rd1320;
setp.gt.u32	%p81, %r66, 5;
mov.u64 %rd1323, %rd1322;
mov.u64 %rd1331, %rd1330;
@%p81 bra BB93_107;

ld.local.u64 %rd1331, [%rd2];
ld.local.u64 %rd1323, [%rd2+8];
st.local.u64 [%rd3+80], %rd1331;
st.local.u64 [%rd3+88], %rd1323;

BB93_107:
mov.u64 %rd1330, %rd1331;
mov.u64 %rd1322, %rd1323;
setp.gt.u32	%p83, %r66, 6;
@%p83 bra BB93_109;

ld.local.u64 %rd1335, [%rd2];
ld.local.u64 %rd1333, [%rd2+8];
st.local.u64 [%rd3+96], %rd1335;
st.local.u64 [%rd3+104], %rd1333;

BB93_109:
mov.u64 %rd1209, %rd1297;
mov.u64 %rd1208, %rd1298;
mov.u64 %rd1210, %rd1294;
mov.u64 %rd1213, %rd1299;
mov.u64 %rd1211, %rd1300;
mov.u64 %rd1212, %rd1311;
mov.u64 %rd1214, %rd1314;
mov.u64 %rd1217, %rd1330;
mov.u64 %rd1215, %rd1327;
mov.u64 %rd1216, %rd1319;
mov.u64 %rd1218, %rd1322;
mov.u64 %rd1219, %rd1335;
mov.u64 %rd1220, %rd1333;
mul.lo.s32 %r368, %r374, 7;
setp.ge.u32	%p84, %r368, %r1;
@%p84 bra BB93_278;

or.b64 %rd685, %rd1209, %rd529;
and.b64 %rd686, %rd685, -4294967296;
setp.eq.s64	%p85, %rd686, 0;
@%p85 bra BB93_112;

div.s64 %rd919, %rd1209, %rd529;
bra.uni BB93_113;

BB93_112:
cvt.u32.u64	%r142, %rd529;
cvt.u32.u64	%r143, %rd1209;
div.u32 %r144, %r143, %r142;
cvt.u64.u32	%rd919, %r144;

BB93_113:
ld.local.u64 %rd171, [%rd3];
or.b64 %rd687, %rd171, %rd529;
and.b64 %rd688, %rd687, -4294967296;
setp.eq.s64	%p86, %rd688, 0;
@%p86 bra BB93_115;

div.s64 %rd920, %rd171, %rd529;
bra.uni BB93_116;

BB93_115:
cvt.u32.u64	%r145, %rd529;
cvt.u32.u64	%r146, %rd171;
div.u32 %r147, %r146, %r145;
cvt.u64.u32	%rd920, %r147;

BB93_116:
setp.ge.s64	%p87, %rd919, %rd920;
mov.u64 %rd1291, %rd1210;
mov.u64 %rd1293, %rd1208;
mov.u64 %rd1290, %rd1209;
mov.u64 %rd1292, %rd171;
@%p87 bra BB93_118;

st.local.u64 [%rd3], %rd1209;
st.local.u64 [%rd3+16], %rd171;
st.local.u64 [%rd3+8], %rd1210;
st.local.u64 [%rd3+24], %rd1208;
mov.u64 %rd1293, %rd1210;
mov.u64 %rd1291, %rd1208;
mov.u64 %rd1050, %rd1209;
mov.u64 %rd1290, %rd171;
mov.u64 %rd1292, %rd1050;

BB93_118:
mov.u64 %rd1284, %rd1290;
mov.u64 %rd1285, %rd1291;
mov.u64 %rd1274, %rd1292;
mov.u64 %rd1275, %rd1293;
or.b64 %rd689, %rd1213, %rd529;
and.b64 %rd690, %rd689, -4294967296;
setp.eq.s64	%p88, %rd690, 0;
@%p88 bra BB93_120;

div.s64 %rd921, %rd1213, %rd529;
bra.uni BB93_121;

BB93_120:
cvt.u32.u64	%r148, %rd529;
cvt.u32.u64	%r149, %rd1213;
div.u32 %r150, %r149, %r148;
cvt.u64.u32	%rd921, %r150;

BB93_121:
or.b64 %rd691, %rd1211, %rd529;
and.b64 %rd692, %rd691, -4294967296;
setp.eq.s64	%p89, %rd692, 0;
@%p89 bra BB93_123;

div.s64 %rd922, %rd1211, %rd529;
bra.uni BB93_124;

BB93_123:
cvt.u32.u64	%r151, %rd529;
cvt.u32.u64	%r152, %rd1211;
div.u32 %r153, %r152, %r151;
cvt.u64.u32	%rd922, %r153;

BB93_124:
setp.ge.s64	%p90, %rd921, %rd922;
mov.u64 %rd1310, %rd1214;
mov.u64 %rd1309, %rd1212;
mov.u64 %rd1288, %rd1211;
mov.u64 %rd1289, %rd1213;
@%p90 bra BB93_126;

st.local.u64 [%rd3+32], %rd1213;
st.local.u64 [%rd3+48], %rd1211;
st.local.u64 [%rd3+40], %rd1214;
st.local.u64 [%rd3+56], %rd1212;
mov.u64 %rd1309, %rd1214;
mov.u64 %rd1310, %rd1212;
mov.u64 %rd1289, %rd1211;
mov.u64 %rd1288, %rd1213;

BB93_126:
mov.u64 %rd188, %rd1288;
mov.u64 %rd187, %rd1309;
mov.u64 %rd1280, %rd1289;
mov.u64 %rd1281, %rd1310;
or.b64 %rd693, %rd1217, %rd529;
and.b64 %rd694, %rd693, -4294967296;
setp.eq.s64	%p91, %rd694, 0;
@%p91 bra BB93_128;

div.s64 %rd923, %rd1217, %rd529;
bra.uni BB93_129;

BB93_128:
cvt.u32.u64	%r154, %rd529;
cvt.u32.u64	%r155, %rd1217;
div.u32 %r156, %r155, %r154;
cvt.u64.u32	%rd923, %r156;

BB93_129:
or.b64 %rd695, %rd1215, %rd529;
and.b64 %rd696, %rd695, -4294967296;
setp.eq.s64	%p92, %rd696, 0;
@%p92 bra BB93_131;

div.s64 %rd924, %rd1215, %rd529;
bra.uni BB93_132;

BB93_131:
cvt.u32.u64	%r157, %rd529;
cvt.u32.u64	%r158, %rd1215;
div.u32 %r159, %r158, %r157;
cvt.u64.u32	%rd924, %r159;

BB93_132:
setp.ge.s64	%p93, %rd923, %rd924;
mov.u64 %rd1318, %rd1218;
mov.u64 %rd1317, %rd1216;
mov.u64 %rd1325, %rd1215;
mov.u64 %rd1326, %rd1217;
@%p93 bra BB93_134;

st.local.u64 [%rd3+64], %rd1217;
st.local.u64 [%rd3+80], %rd1215;
st.local.u64 [%rd3+72], %rd1218;
st.local.u64 [%rd3+88], %rd1216;
mov.u64 %rd1317, %rd1218;
mov.u64 %rd1318, %rd1216;
mov.u64 %rd1326, %rd1215;
mov.u64 %rd1325, %rd1217;

BB93_134:
mov.u64 %rd198, %rd1325;
mov.u64 %rd197, %rd1317;
mov.u64 %rd196, %rd1326;
mov.u64 %rd195, %rd1318;
or.b64 %rd697, %rd188, %rd529;
and.b64 %rd698, %rd697, -4294967296;
setp.eq.s64	%p94, %rd698, 0;
@%p94 bra BB93_136;

div.s64 %rd925, %rd188, %rd529;
bra.uni BB93_137;

BB93_136:
cvt.u32.u64	%r160, %rd529;
cvt.u32.u64	%r161, %rd188;
div.u32 %r162, %r161, %r160;
cvt.u64.u32	%rd925, %r162;

BB93_137:
or.b64 %rd699, %rd1284, %rd529;
and.b64 %rd700, %rd699, -4294967296;
setp.eq.s64	%p95, %rd700, 0;
@%p95 bra BB93_139;

div.s64 %rd926, %rd1284, %rd529;
bra.uni BB93_140;

BB93_139:
cvt.u32.u64	%r163, %rd529;
cvt.u32.u64	%r164, %rd1284;
div.u32 %r165, %r164, %r163;
cvt.u64.u32	%rd926, %r165;

BB93_140:
setp.ge.s64	%p96, %rd925, %rd926;
mov.u64 %rd1286, %rd188;
mov.u64 %rd1287, %rd187;
@%p96 bra BB93_142;

st.local.u64 [%rd3+16], %rd188;
st.local.u64 [%rd3+32], %rd1284;
st.local.u64 [%rd3+24], %rd187;
st.local.u64 [%rd3+40], %rd1285;
mov.u64 %rd1057, %rd1285;
mov.u64 %rd1059, %rd1284;
mov.u64 %rd1285, %rd187;
mov.u64 %rd1284, %rd188;
mov.u64 %rd1286, %rd1059;
mov.u64 %rd1287, %rd1057;

BB93_142:
mov.u64 %rd208, %rd1284;
mov.u64 %rd207, %rd1285;
mov.u64 %rd1268, %rd1286;
mov.u64 %rd1269, %rd1287;
or.b64 %rd701, %rd198, %rd529;
and.b64 %rd702, %rd701, -4294967296;
setp.eq.s64	%p97, %rd702, 0;
@%p97 bra BB93_144;

div.s64 %rd927, %rd198, %rd529;
bra.uni BB93_145;

BB93_144:
cvt.u32.u64	%r166, %rd529;
cvt.u32.u64	%r167, %rd198;
div.u32 %r168, %r167, %r166;
cvt.u64.u32	%rd927, %r168;

BB93_145:
or.b64 %rd703, %rd1280, %rd529;
and.b64 %rd704, %rd703, -4294967296;
setp.eq.s64	%p98, %rd704, 0;
@%p98 bra BB93_147;

div.s64 %rd928, %rd1280, %rd529;
bra.uni BB93_148;

BB93_147:
cvt.u32.u64	%r169, %rd529;
cvt.u32.u64	%r170, %rd1280;
div.u32 %r171, %r170, %r169;
cvt.u64.u32	%rd928, %r171;

BB93_148:
setp.ge.s64	%p99, %rd927, %rd928;
mov.u64 %rd1282, %rd198;
mov.u64 %rd1283, %rd197;
@%p99 bra BB93_150;

st.local.u64 [%rd3+48], %rd198;
st.local.u64 [%rd3+64], %rd1280;
st.local.u64 [%rd3+56], %rd197;
st.local.u64 [%rd3+72], %rd1281;
mov.u64 %rd1061, %rd1281;
mov.u64 %rd1063, %rd1280;
mov.u64 %rd1281, %rd197;
mov.u64 %rd1280, %rd198;
mov.u64 %rd1282, %rd1063;
mov.u64 %rd1283, %rd1061;

BB93_150:
mov.u64 %rd218, %rd1280;
mov.u64 %rd217, %rd1281;
mov.u64 %rd1264, %rd1282;
mov.u64 %rd1265, %rd1283;
or.b64 %rd705, %rd1219, %rd529;
and.b64 %rd706, %rd705, -4294967296;
setp.eq.s64	%p100, %rd706, 0;
@%p100 bra BB93_152;

div.s64 %rd929, %rd1219, %rd529;
bra.uni BB93_153;

BB93_152:
cvt.u32.u64	%r172, %rd529;
cvt.u32.u64	%r173, %rd1219;
div.u32 %r174, %r173, %r172;
cvt.u64.u32	%rd929, %r174;

BB93_153:
or.b64 %rd707, %rd196, %rd529;
and.b64 %rd708, %rd707, -4294967296;
setp.eq.s64	%p101, %rd708, 0;
@%p101 bra BB93_155;

div.s64 %rd930, %rd196, %rd529;
bra.uni BB93_156;

BB93_155:
cvt.u32.u64	%r175, %rd529;
cvt.u32.u64	%r176, %rd196;
div.u32 %r177, %r176, %r175;
cvt.u64.u32	%rd930, %r177;

BB93_156:
setp.ge.s64	%p102, %rd929, %rd930;
mov.u64 %rd1279, %rd1220;
mov.u64 %rd1278, %rd1219;
mov.u64 %rd1276, %rd196;
mov.u64 %rd1277, %rd195;
@%p102 bra BB93_158;

st.local.u64 [%rd3+80], %rd1219;
st.local.u64 [%rd3+96], %rd196;
st.local.u64 [%rd3+88], %rd1220;
st.local.u64 [%rd3+104], %rd195;
mov.u64 %rd1014, %rd1220;
mov.u64 %rd1017, %rd1219;
mov.u64 %rd1279, %rd195;
mov.u64 %rd1278, %rd196;
mov.u64 %rd1276, %rd1017;
mov.u64 %rd1277, %rd1014;

BB93_158:
mov.u64 %rd228, %rd1276;
mov.u64 %rd227, %rd1277;
mov.u64 %rd1254, %rd1278;
mov.u64 %rd1255, %rd1279;
or.b64 %rd709, %rd208, %rd529;
and.b64 %rd710, %rd709, -4294967296;
setp.eq.s64	%p103, %rd710, 0;
@%p103 bra BB93_160;

div.s64 %rd931, %rd208, %rd529;
bra.uni BB93_161;

BB93_160:
cvt.u32.u64	%r178, %rd529;
cvt.u32.u64	%r179, %rd208;
div.u32 %r180, %r179, %r178;
cvt.u64.u32	%rd931, %r180;

BB93_161:
or.b64 %rd711, %rd1274, %rd529;
and.b64 %rd712, %rd711, -4294967296;
setp.eq.s64	%p104, %rd712, 0;
@%p104 bra BB93_163;

div.s64 %rd932, %rd1274, %rd529;
bra.uni BB93_164;

BB93_163:
cvt.u32.u64	%r181, %rd529;
cvt.u32.u64	%r182, %rd1274;
div.u32 %r183, %r182, %r181;
cvt.u64.u32	%rd932, %r183;

BB93_164:
setp.ge.s64	%p105, %rd931, %rd932;
mov.u64 %rd1272, %rd208;
mov.u64 %rd1273, %rd207;
@%p105 bra BB93_166;

st.local.u64 [%rd3], %rd208;
st.local.u64 [%rd3+16], %rd1274;
st.local.u64 [%rd3+8], %rd207;
st.local.u64 [%rd3+24], %rd1275;
mov.u64 %rd1052, %rd1275;
mov.u64 %rd1055, %rd1274;
mov.u64 %rd1275, %rd207;
mov.u64 %rd1274, %rd208;
mov.u64 %rd1272, %rd1055;
mov.u64 %rd1273, %rd1052;

BB93_166:
mov.u64 %rd1260, %rd1272;
mov.u64 %rd1261, %rd1273;
mov.u64 %rd1250, %rd1274;
mov.u64 %rd1251, %rd1275;
or.b64 %rd713, %rd218, %rd529;
and.b64 %rd714, %rd713, -4294967296;
setp.eq.s64	%p106, %rd714, 0;
@%p106 bra BB93_168;

div.s64 %rd933, %rd218, %rd529;
bra.uni BB93_169;

BB93_168:
cvt.u32.u64	%r184, %rd529;
cvt.u32.u64	%r185, %rd218;
div.u32 %r186, %r185, %r184;
cvt.u64.u32	%rd933, %r186;

BB93_169:
or.b64 %rd715, %rd1268, %rd529;
and.b64 %rd716, %rd715, -4294967296;
setp.eq.s64	%p107, %rd716, 0;
@%p107 bra BB93_171;

div.s64 %rd934, %rd1268, %rd529;
bra.uni BB93_172;

BB93_171:
cvt.u32.u64	%r187, %rd529;
cvt.u32.u64	%r188, %rd1268;
div.u32 %r189, %r188, %r187;
cvt.u64.u32	%rd934, %r189;

BB93_172:
setp.ge.s64	%p108, %rd933, %rd934;
mov.u64 %rd1270, %rd218;
mov.u64 %rd1271, %rd217;
@%p108 bra BB93_174;

st.local.u64 [%rd3+32], %rd218;
st.local.u64 [%rd3+48], %rd1268;
st.local.u64 [%rd3+40], %rd217;
st.local.u64 [%rd3+56], %rd1269;
mov.u64 %rd1077, %rd1269;
mov.u64 %rd1079, %rd1268;
mov.u64 %rd1269, %rd217;
mov.u64 %rd1268, %rd218;
mov.u64 %rd1270, %rd1079;
mov.u64 %rd1271, %rd1077;

BB93_174:
mov.u64 %rd248, %rd1268;
mov.u64 %rd247, %rd1269;
mov.u64 %rd1256, %rd1270;
mov.u64 %rd1257, %rd1271;
or.b64 %rd717, %rd228, %rd529;
and.b64 %rd718, %rd717, -4294967296;
setp.eq.s64	%p109, %rd718, 0;
@%p109 bra BB93_176;

div.s64 %rd935, %rd228, %rd529;
bra.uni BB93_177;

BB93_176:
cvt.u32.u64	%r190, %rd529;
cvt.u32.u64	%r191, %rd228;
div.u32 %r192, %r191, %r190;
cvt.u64.u32	%rd935, %r192;

BB93_177:
or.b64 %rd719, %rd1264, %rd529;
and.b64 %rd720, %rd719, -4294967296;
setp.eq.s64	%p110, %rd720, 0;
@%p110 bra BB93_179;

div.s64 %rd936, %rd1264, %rd529;
bra.uni BB93_180;

BB93_179:
cvt.u32.u64	%r193, %rd529;
cvt.u32.u64	%r194, %rd1264;
div.u32 %r195, %r194, %r193;
cvt.u64.u32	%rd936, %r195;

BB93_180:
setp.ge.s64	%p111, %rd935, %rd936;
mov.u64 %rd1266, %rd228;
mov.u64 %rd1267, %rd227;
@%p111 bra BB93_182;

st.local.u64 [%rd3+64], %rd228;
st.local.u64 [%rd3+80], %rd1264;
st.local.u64 [%rd3+72], %rd227;
st.local.u64 [%rd3+88], %rd1265;
mov.u64 %rd1085, %rd1265;
mov.u64 %rd1087, %rd1264;
mov.u64 %rd1265, %rd227;
mov.u64 %rd1264, %rd228;
mov.u64 %rd1266, %rd1087;
mov.u64 %rd1267, %rd1085;

BB93_182:
mov.u64 %rd258, %rd1264;
mov.u64 %rd257, %rd1265;
mov.u64 %rd256, %rd1266;
mov.u64 %rd255, %rd1267;
or.b64 %rd721, %rd248, %rd529;
and.b64 %rd722, %rd721, -4294967296;
setp.eq.s64	%p112, %rd722, 0;
@%p112 bra BB93_184;

div.s64 %rd937, %rd248, %rd529;
bra.uni BB93_185;

BB93_184:
cvt.u32.u64	%r196, %rd529;
cvt.u32.u64	%r197, %rd248;
div.u32 %r198, %r197, %r196;
cvt.u64.u32	%rd937, %r198;

BB93_185:
or.b64 %rd723, %rd1260, %rd529;
and.b64 %rd724, %rd723, -4294967296;
setp.eq.s64	%p113, %rd724, 0;
@%p113 bra BB93_187;

div.s64 %rd938, %rd1260, %rd529;
bra.uni BB93_188;

BB93_187:
cvt.u32.u64	%r199, %rd529;
cvt.u32.u64	%r200, %rd1260;
div.u32 %r201, %r200, %r199;
cvt.u64.u32	%rd938, %r201;

BB93_188:
setp.ge.s64	%p114, %rd937, %rd938;
mov.u64 %rd1262, %rd248;
mov.u64 %rd1263, %rd247;
@%p114 bra BB93_190;

st.local.u64 [%rd3+16], %rd248;
st.local.u64 [%rd3+32], %rd1260;
st.local.u64 [%rd3+24], %rd247;
st.local.u64 [%rd3+40], %rd1261;
mov.u64 %rd1105, %rd1261;
mov.u64 %rd1107, %rd1260;
mov.u64 %rd1261, %rd247;
mov.u64 %rd1260, %rd248;
mov.u64 %rd1262, %rd1107;
mov.u64 %rd1263, %rd1105;

BB93_190:
mov.u64 %rd268, %rd1260;
mov.u64 %rd267, %rd1261;
mov.u64 %rd1244, %rd1262;
mov.u64 %rd1245, %rd1263;
or.b64 %rd725, %rd258, %rd529;
and.b64 %rd726, %rd725, -4294967296;
setp.eq.s64	%p115, %rd726, 0;
@%p115 bra BB93_192;

div.s64 %rd939, %rd258, %rd529;
bra.uni BB93_193;

BB93_192:
cvt.u32.u64	%r202, %rd529;
cvt.u32.u64	%r203, %rd258;
div.u32 %r204, %r203, %r202;
cvt.u64.u32	%rd939, %r204;

BB93_193:
or.b64 %rd727, %rd1256, %rd529;
and.b64 %rd728, %rd727, -4294967296;
setp.eq.s64	%p116, %rd728, 0;
@%p116 bra BB93_195;

div.s64 %rd940, %rd1256, %rd529;
bra.uni BB93_196;

BB93_195:
cvt.u32.u64	%r205, %rd529;
cvt.u32.u64	%r206, %rd1256;
div.u32 %r207, %r206, %r205;
cvt.u64.u32	%rd940, %r207;

BB93_196:
setp.ge.s64	%p117, %rd939, %rd940;
mov.u64 %rd1258, %rd258;
mov.u64 %rd1259, %rd257;
@%p117 bra BB93_198;

st.local.u64 [%rd3+48], %rd258;
st.local.u64 [%rd3+64], %rd1256;
st.local.u64 [%rd3+56], %rd257;
st.local.u64 [%rd3+72], %rd1257;
mov.u64 %rd1109, %rd1257;
mov.u64 %rd1111, %rd1256;
mov.u64 %rd1257, %rd257;
mov.u64 %rd1256, %rd258;
mov.u64 %rd1258, %rd1111;
mov.u64 %rd1259, %rd1109;

BB93_198:
mov.u64 %rd278, %rd1256;
mov.u64 %rd277, %rd1257;
mov.u64 %rd1240, %rd1258;
mov.u64 %rd1241, %rd1259;
or.b64 %rd729, %rd1254, %rd529;
and.b64 %rd730, %rd729, -4294967296;
setp.eq.s64	%p118, %rd730, 0;
@%p118 bra BB93_200;

div.s64 %rd941, %rd1254, %rd529;
bra.uni BB93_201;

BB93_200:
cvt.u32.u64	%r208, %rd529;
cvt.u32.u64	%r209, %rd1254;
div.u32 %r210, %r209, %r208;
cvt.u64.u32	%rd941, %r210;

BB93_201:
or.b64 %rd731, %rd256, %rd529;
and.b64 %rd732, %rd731, -4294967296;
setp.eq.s64	%p119, %rd732, 0;
@%p119 bra BB93_203;

div.s64 %rd942, %rd256, %rd529;
bra.uni BB93_204;

BB93_203:
cvt.u32.u64	%r211, %rd529;
cvt.u32.u64	%r212, %rd256;
div.u32 %r213, %r212, %r211;
cvt.u64.u32	%rd942, %r213;

BB93_204:
setp.ge.s64	%p120, %rd941, %rd942;
mov.u64 %rd1252, %rd256;
mov.u64 %rd1253, %rd255;
@%p120 bra BB93_206;

st.local.u64 [%rd3+80], %rd1254;
st.local.u64 [%rd3+96], %rd256;
st.local.u64 [%rd3+88], %rd1255;
st.local.u64 [%rd3+104], %rd255;
mov.u64 %rd1093, %rd1255;
mov.u64 %rd1095, %rd1254;
mov.u64 %rd1255, %rd255;
mov.u64 %rd1254, %rd256;
mov.u64 %rd1252, %rd1095;
mov.u64 %rd1253, %rd1093;

BB93_206:
mov.u64 %rd288, %rd1252;
mov.u64 %rd287, %rd1253;
mov.u64 %rd1230, %rd1254;
mov.u64 %rd1231, %rd1255;
or.b64 %rd733, %rd268, %rd529;
and.b64 %rd734, %rd733, -4294967296;
setp.eq.s64	%p121, %rd734, 0;
@%p121 bra BB93_208;

div.s64 %rd943, %rd268, %rd529;
bra.uni BB93_209;

BB93_208:
cvt.u32.u64	%r214, %rd529;
cvt.u32.u64	%r215, %rd268;
div.u32 %r216, %r215, %r214;
cvt.u64.u32	%rd943, %r216;

BB93_209:
or.b64 %rd735, %rd1250, %rd529;
and.b64 %rd736, %rd735, -4294967296;
setp.eq.s64	%p122, %rd736, 0;
@%p122 bra BB93_211;

div.s64 %rd944, %rd1250, %rd529;
bra.uni BB93_212;

BB93_211:
cvt.u32.u64	%r217, %rd529;
cvt.u32.u64	%r218, %rd1250;
div.u32 %r219, %r218, %r217;
cvt.u64.u32	%rd944, %r219;

BB93_212:
setp.ge.s64	%p123, %rd943, %rd944;
mov.u64 %rd1248, %rd268;
mov.u64 %rd1249, %rd267;
@%p123 bra BB93_214;

st.local.u64 [%rd3], %rd268;
st.local.u64 [%rd3+16], %rd1250;
st.local.u64 [%rd3+8], %rd267;
st.local.u64 [%rd3+24], %rd1251;
mov.u64 %rd1101, %rd1251;
mov.u64 %rd1103, %rd1250;
mov.u64 %rd1251, %rd267;
mov.u64 %rd1250, %rd268;
mov.u64 %rd1248, %rd1103;
mov.u64 %rd1249, %rd1101;

BB93_214:
mov.u64 %rd1236, %rd1248;
mov.u64 %rd1237, %rd1249;
mov.u64 %rd296, %rd1250;
mov.u64 %rd1225, %rd1251;
or.b64 %rd737, %rd278, %rd529;
and.b64 %rd738, %rd737, -4294967296;
setp.eq.s64	%p124, %rd738, 0;
@%p124 bra BB93_216;

div.s64 %rd945, %rd278, %rd529;
bra.uni BB93_217;

BB93_216:
cvt.u32.u64	%r220, %rd529;
cvt.u32.u64	%r221, %rd278;
div.u32 %r222, %r221, %r220;
cvt.u64.u32	%rd945, %r222;

BB93_217:
or.b64 %rd739, %rd1244, %rd529;
and.b64 %rd740, %rd739, -4294967296;
setp.eq.s64	%p125, %rd740, 0;
@%p125 bra BB93_219;

div.s64 %rd946, %rd1244, %rd529;
bra.uni BB93_220;

BB93_219:
cvt.u32.u64	%r223, %rd529;
cvt.u32.u64	%r224, %rd1244;
div.u32 %r225, %r224, %r223;
cvt.u64.u32	%rd946, %r225;

BB93_220:
setp.ge.s64	%p126, %rd945, %rd946;
mov.u64 %rd1246, %rd278;
mov.u64 %rd1247, %rd277;
@%p126 bra BB93_222;

st.local.u64 [%rd3+32], %rd278;
st.local.u64 [%rd3+48], %rd1244;
st.local.u64 [%rd3+40], %rd277;
st.local.u64 [%rd3+56], %rd1245;
mov.u64 %rd1125, %rd1245;
mov.u64 %rd1127, %rd1244;
mov.u64 %rd1245, %rd277;
mov.u64 %rd1244, %rd278;
mov.u64 %rd1246, %rd1127;
mov.u64 %rd1247, %rd1125;

BB93_222:
mov.u64 %rd308, %rd1244;
mov.u64 %rd307, %rd1245;
mov.u64 %rd1232, %rd1246;
mov.u64 %rd1233, %rd1247;
or.b64 %rd741, %rd288, %rd529;
and.b64 %rd742, %rd741, -4294967296;
setp.eq.s64	%p127, %rd742, 0;
@%p127 bra BB93_224;

div.s64 %rd947, %rd288, %rd529;
bra.uni BB93_225;

BB93_224:
cvt.u32.u64	%r226, %rd529;
cvt.u32.u64	%r227, %rd288;
div.u32 %r228, %r227, %r226;
cvt.u64.u32	%rd947, %r228;

BB93_225:
or.b64 %rd743, %rd1240, %rd529;
and.b64 %rd744, %rd743, -4294967296;
setp.eq.s64	%p128, %rd744, 0;
@%p128 bra BB93_227;

div.s64 %rd948, %rd1240, %rd529;
bra.uni BB93_228;

BB93_227:
cvt.u32.u64	%r229, %rd529;
cvt.u32.u64	%r230, %rd1240;
div.u32 %r231, %r230, %r229;
cvt.u64.u32	%rd948, %r231;

BB93_228:
setp.ge.s64	%p129, %rd947, %rd948;
mov.u64 %rd1242, %rd288;
mov.u64 %rd1243, %rd287;
@%p129 bra BB93_230;

st.local.u64 [%rd3+64], %rd288;
st.local.u64 [%rd3+80], %rd1240;
st.local.u64 [%rd3+72], %rd287;
st.local.u64 [%rd3+88], %rd1241;
mov.u64 %rd1133, %rd1241;
mov.u64 %rd1135, %rd1240;
mov.u64 %rd1241, %rd287;
mov.u64 %rd1240, %rd288;
mov.u64 %rd1242, %rd1135;
mov.u64 %rd1243, %rd1133;

BB93_230:
mov.u64 %rd318, %rd1240;
mov.u64 %rd317, %rd1241;
mov.u64 %rd316, %rd1242;
mov.u64 %rd315, %rd1243;
or.b64 %rd745, %rd308, %rd529;
and.b64 %rd746, %rd745, -4294967296;
setp.eq.s64	%p130, %rd746, 0;
@%p130 bra BB93_232;

div.s64 %rd949, %rd308, %rd529;
bra.uni BB93_233;

BB93_232:
cvt.u32.u64	%r232, %rd529;
cvt.u32.u64	%r233, %rd308;
div.u32 %r234, %r233, %r232;
cvt.u64.u32	%rd949, %r234;

BB93_233:
or.b64 %rd747, %rd1236, %rd529;
and.b64 %rd748, %rd747, -4294967296;
setp.eq.s64	%p131, %rd748, 0;
@%p131 bra BB93_235;

div.s64 %rd950, %rd1236, %rd529;
bra.uni BB93_236;

BB93_235:
cvt.u32.u64	%r235, %rd529;
cvt.u32.u64	%r236, %rd1236;
div.u32 %r237, %r236, %r235;
cvt.u64.u32	%rd950, %r237;

BB93_236:
setp.ge.s64	%p132, %rd949, %rd950;
mov.u64 %rd1238, %rd308;
mov.u64 %rd1239, %rd307;
@%p132 bra BB93_238;

st.local.u64 [%rd3+16], %rd308;
st.local.u64 [%rd3+32], %rd1236;
st.local.u64 [%rd3+24], %rd307;
st.local.u64 [%rd3+40], %rd1237;
mov.u64 %rd1152, %rd1237;
mov.u64 %rd1154, %rd1236;
mov.u64 %rd1237, %rd307;
mov.u64 %rd1236, %rd308;
mov.u64 %rd1238, %rd1154;
mov.u64 %rd1239, %rd1152;

BB93_238:
mov.u64 %rd328, %rd1236;
mov.u64 %rd327, %rd1237;
mov.u64 %rd1221, %rd1238;
mov.u64 %rd1222, %rd1239;
or.b64 %rd749, %rd318, %rd529;
and.b64 %rd750, %rd749, -4294967296;
setp.eq.s64	%p133, %rd750, 0;
@%p133 bra BB93_240;

div.s64 %rd951, %rd318, %rd529;
bra.uni BB93_241;

BB93_240:
cvt.u32.u64	%r238, %rd529;
cvt.u32.u64	%r239, %rd318;
div.u32 %r240, %r239, %r238;
cvt.u64.u32	%rd951, %r240;

BB93_241:
or.b64 %rd751, %rd1232, %rd529;
and.b64 %rd752, %rd751, -4294967296;
setp.eq.s64	%p134, %rd752, 0;
@%p134 bra BB93_243;

div.s64 %rd952, %rd1232, %rd529;
bra.uni BB93_244;

BB93_243:
cvt.u32.u64	%r241, %rd529;
cvt.u32.u64	%r242, %rd1232;
div.u32 %r243, %r242, %r241;
cvt.u64.u32	%rd952, %r243;

BB93_244:
setp.ge.s64	%p135, %rd951, %rd952;
mov.u64 %rd1234, %rd318;
mov.u64 %rd1235, %rd317;
@%p135 bra BB93_246;

st.local.u64 [%rd3+48], %rd318;
st.local.u64 [%rd3+64], %rd1232;
st.local.u64 [%rd3+56], %rd317;
st.local.u64 [%rd3+72], %rd1233;
mov.u64 %rd1156, %rd1233;
mov.u64 %rd1158, %rd1232;
mov.u64 %rd1233, %rd317;
mov.u64 %rd1232, %rd318;
mov.u64 %rd1234, %rd1158;
mov.u64 %rd1235, %rd1156;

BB93_246:
mov.u64 %rd338, %rd1232;
mov.u64 %rd337, %rd1233;
mov.u64 %rd1215, %rd1234;
mov.u64 %rd1216, %rd1235;
or.b64 %rd753, %rd1230, %rd529;
and.b64 %rd754, %rd753, -4294967296;
setp.eq.s64	%p136, %rd754, 0;
@%p136 bra BB93_248;

div.s64 %rd953, %rd1230, %rd529;
bra.uni BB93_249;

BB93_248:
cvt.u32.u64	%r244, %rd529;
cvt.u32.u64	%r245, %rd1230;
div.u32 %r246, %r245, %r244;
cvt.u64.u32	%rd953, %r246;

BB93_249:
or.b64 %rd755, %rd316, %rd529;
and.b64 %rd756, %rd755, -4294967296;
setp.eq.s64	%p137, %rd756, 0;
@%p137 bra BB93_251;

div.s64 %rd954, %rd316, %rd529;
bra.uni BB93_252;

BB93_251:
cvt.u32.u64	%r247, %rd529;
cvt.u32.u64	%r248, %rd316;
div.u32 %r249, %r248, %r247;
cvt.u64.u32	%rd954, %r249;

BB93_252:
setp.ge.s64	%p138, %rd953, %rd954;
mov.u64 %rd1228, %rd316;
mov.u64 %rd1229, %rd315;
@%p138 bra BB93_254;

st.local.u64 [%rd3+80], %rd1230;
st.local.u64 [%rd3+96], %rd316;
st.local.u64 [%rd3+88], %rd1231;
st.local.u64 [%rd3+104], %rd315;
mov.u64 %rd1141, %rd1231;
mov.u64 %rd1143, %rd1230;
mov.u64 %rd1231, %rd315;
mov.u64 %rd1230, %rd316;
mov.u64 %rd1228, %rd1143;
mov.u64 %rd1229, %rd1141;

BB93_254:
mov.u64 %rd348, %rd1228;
mov.u64 %rd347, %rd1229;
mov.u64 %rd1219, %rd1230;
mov.u64 %rd1220, %rd1231;
or.b64 %rd757, %rd328, %rd529;
and.b64 %rd758, %rd757, -4294967296;
setp.eq.s64	%p139, %rd758, 0;
@%p139 bra BB93_256;

div.s64 %rd955, %rd328, %rd529;
bra.uni BB93_257;

BB93_256:
cvt.u32.u64	%r250, %rd529;
cvt.u32.u64	%r251, %rd328;
div.u32 %r252, %r251, %r250;
cvt.u64.u32	%rd955, %r252;

BB93_257:
or.b64 %rd759, %rd296, %rd529;
and.b64 %rd760, %rd759, -4294967296;
setp.eq.s64	%p140, %rd760, 0;
@%p140 bra BB93_259;

div.s64 %rd956, %rd296, %rd529;
bra.uni BB93_260;

BB93_259:
cvt.u32.u64	%r253, %rd529;
cvt.u32.u64	%r254, %rd296;
div.u32 %r255, %r254, %r253;
cvt.u64.u32	%rd956, %r255;

BB93_260:
setp.ge.s64	%p141, %rd955, %rd956;
mov.u64 %rd1226, %rd328;
mov.u64 %rd1227, %rd327;
@%p141 bra BB93_262;

st.local.u64 [%rd3], %rd328;
st.local.u64 [%rd3+16], %rd296;
st.local.u64 [%rd3+8], %rd327;
st.local.u64 [%rd3+24], %rd1225;
mov.u64 %rd1149, %rd1225;
mov.u64 %rd1225, %rd327;
mov.u64 %rd1226, %rd296;
mov.u64 %rd1227, %rd1149;

BB93_262:
mov.u64 %rd1208, %rd1225;
mov.u64 %rd1209, %rd1226;
mov.u64 %rd1210, %rd1227;
or.b64 %rd761, %rd338, %rd529;
and.b64 %rd762, %rd761, -4294967296;
setp.eq.s64	%p142, %rd762, 0;
@%p142 bra BB93_264;

div.s64 %rd957, %rd338, %rd529;
bra.uni BB93_265;

BB93_264:
cvt.u32.u64	%r256, %rd529;
cvt.u32.u64	%r257, %rd338;
div.u32 %r258, %r257, %r256;
cvt.u64.u32	%rd957, %r258;

BB93_265:
or.b64 %rd763, %rd1221, %rd529;
and.b64 %rd764, %rd763, -4294967296;
setp.eq.s64	%p143, %rd764, 0;
@%p143 bra BB93_267;

div.s64 %rd958, %rd1221, %rd529;
bra.uni BB93_268;

BB93_267:
cvt.u32.u64	%r259, %rd529;
cvt.u32.u64	%r260, %rd1221;
div.u32 %r261, %r260, %r259;
cvt.u64.u32	%rd958, %r261;

BB93_268:
setp.ge.s64	%p144, %rd957, %rd958;
mov.u64 %rd1223, %rd338;
mov.u64 %rd1224, %rd337;
@%p144 bra BB93_270;

st.local.u64 [%rd3+32], %rd338;
st.local.u64 [%rd3+48], %rd1221;
st.local.u64 [%rd3+40], %rd337;
st.local.u64 [%rd3+56], %rd1222;
mov.u64 %rd1172, %rd1222;
mov.u64 %rd1174, %rd1221;
mov.u64 %rd1222, %rd337;
mov.u64 %rd1221, %rd338;
mov.u64 %rd1223, %rd1174;
mov.u64 %rd1224, %rd1172;

BB93_270:
mov.u64 %rd1211, %rd1221;
mov.u64 %rd1212, %rd1222;
mov.u64 %rd1213, %rd1223;
mov.u64 %rd1214, %rd1224;
or.b64 %rd765, %rd348, %rd529;
and.b64 %rd766, %rd765, -4294967296;
setp.eq.s64	%p145, %rd766, 0;
@%p145 bra BB93_272;

div.s64 %rd959, %rd348, %rd529;
bra.uni BB93_273;

BB93_272:
cvt.u32.u64	%r262, %rd529;
cvt.u32.u64	%r263, %rd348;
div.u32 %r264, %r263, %r262;
cvt.u64.u32	%rd959, %r264;

BB93_273:
or.b64 %rd767, %rd1215, %rd529;
and.b64 %rd768, %rd767, -4294967296;
setp.eq.s64	%p146, %rd768, 0;
@%p146 bra BB93_275;

div.s64 %rd960, %rd1215, %rd529;
bra.uni BB93_276;

BB93_275:
cvt.u32.u64	%r265, %rd529;
cvt.u32.u64	%r266, %rd1215;
div.u32 %r267, %r266, %r265;
cvt.u64.u32	%rd960, %r267;

BB93_276:
setp.ge.s64	%p147, %rd959, %rd960;
mov.u64 %rd1217, %rd348;
mov.u64 %rd1218, %rd347;
@%p147 bra BB93_278;

st.local.u64 [%rd3+64], %rd348;
st.local.u64 [%rd3+80], %rd1215;
st.local.u64 [%rd3+72], %rd347;
st.local.u64 [%rd3+88], %rd1216;
mov.u64 %rd1179, %rd1216;
mov.u64 %rd1181, %rd1215;
mov.u64 %rd1216, %rd347;
mov.u64 %rd1215, %rd348;
mov.u64 %rd1217, %rd1181;
mov.u64 %rd1218, %rd1179;

BB93_278:
mad.lo.s32 %r369, %r374, -7, %r1;
mad.lo.s32 %r269, %r374, 7, 7;
setp.gt.u32	%p148, %r269, %r1;
selp.b32	%r271, %r369, 7, %p148;
setp.eq.s32	%p149, %r271, 0;
@%p149 bra BB93_280;

ld.local.u64 %rd769, [%rd3];
st.shared.u64 [%rd61], %rd769;
st.shared.u64 [%rd61+8], %rd1208;

BB93_280:
setp.lt.u32	%p151, %r271, 2;
@%p151 bra BB93_282;

st.shared.u64 [%rd61+16], %rd1209;
st.shared.u64 [%rd61+24], %rd1210;

BB93_282:
setp.lt.u32	%p153, %r271, 3;
@%p153 bra BB93_284;

st.shared.u64 [%rd61+32], %rd1211;
st.shared.u64 [%rd61+40], %rd1212;

BB93_284:
setp.lt.u32	%p155, %r271, 4;
@%p155 bra BB93_286;

st.shared.u64 [%rd61+48], %rd1213;
st.shared.u64 [%rd61+56], %rd1214;

BB93_286:
setp.lt.u32	%p157, %r271, 5;
@%p157 bra BB93_288;

st.shared.u64 [%rd61+64], %rd1215;
st.shared.u64 [%rd61+72], %rd1216;

BB93_288:
setp.lt.u32	%p159, %r271, 6;
@%p159 bra BB93_290;

st.shared.u64 [%rd61+80], %rd1217;
st.shared.u64 [%rd61+88], %rd1218;

BB93_290:
setp.lt.u32	%p161, %r271, 7;
@%p161 bra BB93_292;

st.shared.u64 [%rd61+96], %rd1219;
st.shared.u64 [%rd61+104], %rd1220;

BB93_292:
ld.param.u64 %rd874, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElNS_6detail15normal_iteratorINS_7pointerINSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EENSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSG_13compare_firstI9SliceCompEEEEEEvT__param_0+24];
cvta.to.global.u64 %rd387, %rd874;
bar.sync 0;
mad.lo.s32 %r370, %r374, -7, %r1;
mov.u32 %r299, 7;
min.u32 %r5, %r370, %r299;
mov.u32 %r371, 2;

BB93_293:
neg.s32 %r300, %r371;
and.b32 %r301, %r374, %r300;
add.s32 %r302, %r371, -1;
and.b32 %r303, %r302, %r374;
mul.lo.s32 %r304, %r303, 7;
min.u32 %r7, %r304, %r1;
mul.lo.s32 %r305, %r301, 7;
shr.u32 %r306, %r371, 1;
mul.lo.s32 %r307, %r306, 7;
min.u32 %r308, %r305, %r1;
add.s32 %r309, %r308, %r307;
min.u32 %r310, %r309, %r1;
add.s32 %r311, %r310, %r307;
min.u32 %r8, %r311, %r1;
sub.s32 %r312, %r310, %r308;
sub.s32 %r313, %r8, %r310;
cvt.u64.u32	%rd388, %r308;
cvt.u64.u32	%rd389, %r310;
setp.lt.u32	%p162, %r7, %r313;
sub.s32 %r314, %r7, %r313;
selp.b32	%r373, 0, %r314, %p162;
min.u32 %r372, %r312, %r7;
setp.ge.u32	%p163, %r373, %r372;
@%p163 bra BB93_302;

add.s32 %r11, %r7, -1;

BB93_295:
add.s32 %r315, %r372, %r373;
shr.u32 %r14, %r315, 1;
sub.s32 %r316, %r11, %r14;
cvt.u64.u32	%rd770, %r316;
add.s64 %rd771, %rd770, %rd389;
shl.b64 %rd772, %rd771, 4;
add.s64 %rd774, %rd580, %rd772;
ld.shared.u64 %rd390, [%rd774];
or.b64 %rd775, %rd390, %rd529;
and.b64 %rd776, %rd775, -4294967296;
setp.eq.s64	%p164, %rd776, 0;
@%p164 bra BB93_297;
bra.uni BB93_296;

BB93_297:
cvt.u32.u64	%r317, %rd529;
cvt.u32.u64	%r318, %rd390;
div.u32 %r319, %r318, %r317;
cvt.u64.u32	%rd1337, %r319;
bra.uni BB93_298;

BB93_296:
div.s64 %rd1337, %rd390, %rd529;

BB93_298:
cvt.u64.u32	%rd777, %r14;
add.s64 %rd778, %rd777, %rd388;
shl.b64 %rd779, %rd778, 4;
add.s64 %rd781, %rd580, %rd779;
ld.shared.u64 %rd394, [%rd781];
or.b64 %rd782, %rd394, %rd529;
and.b64 %rd783, %rd782, -4294967296;
setp.eq.s64	%p165, %rd783, 0;
@%p165 bra BB93_300;
bra.uni BB93_299;

BB93_300:
cvt.u32.u64	%r320, %rd529;
cvt.u32.u64	%r321, %rd394;
div.u32 %r322, %r321, %r320;
cvt.u64.u32	%rd1338, %r322;
bra.uni BB93_301;

BB93_299:
div.s64 %rd1338, %rd394, %rd529;

BB93_301:
add.s32 %r323, %r14, 1;
setp.lt.s64	%p166, %rd1337, %rd1338;
selp.b32	%r373, %r373, %r323, %p166;
selp.b32	%r372, %r14, %r372, %p166;
setp.lt.u32	%p167, %r373, %r372;
@%p167 bra BB93_295;

BB93_302:
cvt.u64.u32	%rd784, %r373;
add.s64 %rd398, %rd784, %rd388;
shl.b64 %rd785, %rd398, 4;
add.s64 %rd399, %rd580, %rd785;
shl.b64 %rd787, %rd389, 4;
add.s64 %rd400, %rd580, %rd787;
cvt.u64.u32	%rd788, %r7;
add.s64 %rd789, %rd389, %rd788;
sub.s64 %rd401, %rd789, %rd784;
shl.b64 %rd790, %rd401, 4;
add.s64 %rd402, %rd580, %rd790;
mul.wide.u32 %rd791, %r8, 16;
add.s64 %rd403, %rd580, %rd791;
ld.shared.u64 %rd792, [%rd399];
ld.shared.u64 %rd793, [%rd399+8];
st.local.u64 [%rd1+8], %rd793;
st.local.u64 [%rd1], %rd792;
ld.shared.u64 %rd794, [%rd402];
ld.shared.u64 %rd795, [%rd402+8];
st.local.u64 [%rd2+8], %rd795;
st.local.u64 [%rd2], %rd794;
mov.pred %p219, -1;
setp.ge.u64	%p169, %rd402, %rd403;
@%p169 bra BB93_311;

mov.pred %p219, 0;
setp.ge.u64	%p171, %rd399, %rd400;
@%p171 bra BB93_311;

ld.local.u64 %rd404, [%rd2];
or.b64 %rd796, %rd404, %rd529;
and.b64 %rd797, %rd796, -4294967296;
setp.eq.s64	%p172, %rd797, 0;
@%p172 bra BB93_306;
bra.uni BB93_305;

BB93_306:
cvt.u32.u64	%r324, %rd529;
cvt.u32.u64	%r325, %rd404;
div.u32 %r326, %r325, %r324;
cvt.u64.u32	%rd1339, %r326;
bra.uni BB93_307;

BB93_305:
div.s64 %rd1339, %rd404, %rd529;

BB93_307:
ld.local.u64 %rd408, [%rd1];
or.b64 %rd798, %rd408, %rd529;
and.b64 %rd799, %rd798, -4294967296;
setp.eq.s64	%p173, %rd799, 0;
@%p173 bra BB93_309;
bra.uni BB93_308;

BB93_309:
cvt.u32.u64	%r327, %rd529;
cvt.u32.u64	%r328, %rd408;
div.u32 %r329, %r328, %r327;
cvt.u64.u32	%rd1340, %r329;
bra.uni BB93_310;

BB93_308:
div.s64 %rd1340, %rd408, %rd529;

BB93_310:
setp.ge.s64	%p219, %rd1339, %rd1340;

BB93_311:
selp.b64	%rd800, %rd1, %rd2, %p219;
ld.local.u64 %rd412, [%rd800];
ld.local.u64 %rd413, [%rd800+8];
@%p219 bra BB93_313;
bra.uni BB93_312;

BB93_313:
mov.u64 %rd1372, %rd402;
add.s64 %rd808, %rd785, %rd580;
add.s64 %rd418, %rd808, 16;
mov.u64 %rd1394, %rd418;
ld.shared.u64 %rd809, [%rd399+16];
ld.shared.u64 %rd810, [%rd399+24];
st.local.u64 [%rd1], %rd809;
st.local.u64 [%rd1+8], %rd810;
mov.u64 %rd1361, %rd402;
mov.u64 %rd1383, %rd418;
bra.uni BB93_314;

BB93_312:
mov.u64 %rd1394, %rd399;
add.s64 %rd803, %rd790, %rd580;
add.s64 %rd415, %rd803, 16;
mov.u64 %rd1372, %rd415;
ld.shared.u64 %rd804, [%rd402+16];
ld.shared.u64 %rd805, [%rd402+24];
st.local.u64 [%rd2], %rd804;
st.local.u64 [%rd2+8], %rd805;
mov.u64 %rd1361, %rd415;
mov.u64 %rd1383, %rd399;

BB93_314:
mov.u64 %rd423, %rd1394;
mov.u64 %rd1382, %rd1383;
mov.u64 %rd421, %rd1372;
mov.u64 %rd1360, %rd1361;
mov.pred %p220, -1;
setp.ge.u64	%p175, %rd1360, %rd403;
@%p175 bra BB93_323;

mov.pred %p220, 0;
setp.ge.u64	%p177, %rd1382, %rd400;
@%p177 bra BB93_323;

ld.local.u64 %rd424, [%rd2];
or.b64 %rd811, %rd424, %rd529;
and.b64 %rd812, %rd811, -4294967296;
setp.eq.s64	%p178, %rd812, 0;
@%p178 bra BB93_318;
bra.uni BB93_317;

BB93_318:
cvt.u32.u64	%r330, %rd529;
cvt.u32.u64	%r331, %rd424;
div.u32 %r332, %r331, %r330;
cvt.u64.u32	%rd1341, %r332;
bra.uni BB93_319;

BB93_317:
div.s64 %rd1341, %rd424, %rd529;

BB93_319:
ld.local.u64 %rd428, [%rd1];
or.b64 %rd813, %rd428, %rd529;
and.b64 %rd814, %rd813, -4294967296;
setp.eq.s64	%p179, %rd814, 0;
@%p179 bra BB93_321;
bra.uni BB93_320;

BB93_321:
cvt.u32.u64	%r333, %rd529;
cvt.u32.u64	%r334, %rd428;
div.u32 %r335, %r334, %r333;
cvt.u64.u32	%rd1342, %r335;
bra.uni BB93_322;

BB93_320:
div.s64 %rd1342, %rd428, %rd529;

BB93_322:
setp.ge.s64	%p220, %rd1341, %rd1342;

BB93_323:
selp.b64	%rd815, %rd1, %rd2, %p220;
ld.local.u64 %rd432, [%rd815];
ld.local.u64 %rd433, [%rd815+8];
@%p220 bra BB93_325;
bra.uni BB93_324;

BB93_325:
add.s64 %rd1382, %rd1382, 16;
add.s64 %rd437, %rd423, 16;
ld.shared.u64 %rd818, [%rd423+16];
ld.shared.u64 %rd819, [%rd423+24];
st.local.u64 [%rd1], %rd818;
st.local.u64 [%rd1+8], %rd819;
mov.u64 %rd1371, %rd421;
mov.u64 %rd1393, %rd437;
bra.uni BB93_326;

BB93_324:
add.s64 %rd1360, %rd1360, 16;
add.s64 %rd435, %rd421, 16;
ld.shared.u64 %rd816, [%rd421+16];
ld.shared.u64 %rd817, [%rd421+24];
st.local.u64 [%rd2], %rd816;
st.local.u64 [%rd2+8], %rd817;
mov.u64 %rd1371, %rd435;
mov.u64 %rd1393, %rd423;

BB93_326:
mov.u64 %rd441, %rd1393;
mov.u64 %rd1381, %rd1382;
mov.u64 %rd439, %rd1371;
mov.u64 %rd1359, %rd1360;
mov.pred %p221, -1;
setp.ge.u64	%p181, %rd1359, %rd403;
@%p181 bra BB93_335;

mov.pred %p221, 0;
setp.ge.u64	%p183, %rd1381, %rd400;
@%p183 bra BB93_335;

ld.local.u64 %rd442, [%rd2];
or.b64 %rd820, %rd442, %rd529;
and.b64 %rd821, %rd820, -4294967296;
setp.eq.s64	%p184, %rd821, 0;
@%p184 bra BB93_330;
bra.uni BB93_329;

BB93_330:
cvt.u32.u64	%r336, %rd529;
cvt.u32.u64	%r337, %rd442;
div.u32 %r338, %r337, %r336;
cvt.u64.u32	%rd1343, %r338;
bra.uni BB93_331;

BB93_329:
div.s64 %rd1343, %rd442, %rd529;

BB93_331:
ld.local.u64 %rd446, [%rd1];
or.b64 %rd822, %rd446, %rd529;
and.b64 %rd823, %rd822, -4294967296;
setp.eq.s64	%p185, %rd823, 0;
@%p185 bra BB93_333;
bra.uni BB93_332;

BB93_333:
cvt.u32.u64	%r339, %rd529;
cvt.u32.u64	%r340, %rd446;
div.u32 %r341, %r340, %r339;
cvt.u64.u32	%rd1344, %r341;
bra.uni BB93_334;

BB93_332:
div.s64 %rd1344, %rd446, %rd529;

BB93_334:
setp.ge.s64	%p221, %rd1343, %rd1344;

BB93_335:
selp.b64	%rd824, %rd1, %rd2, %p221;
ld.local.u64 %rd450, [%rd824];
ld.local.u64 %rd451, [%rd824+8];
@%p221 bra BB93_337;
bra.uni BB93_336;

BB93_337:
add.s64 %rd1381, %rd1381, 16;
add.s64 %rd455, %rd441, 16;
ld.shared.u64 %rd827, [%rd441+16];
st.local.u64 [%rd1], %rd827;
ld.shared.u64 %rd828, [%rd441+24];
st.local.u64 [%rd1+8], %rd828;
mov.u64 %rd1370, %rd439;
mov.u64 %rd1392, %rd455;
bra.uni BB93_338;

BB93_336:
add.s64 %rd1359, %rd1359, 16;
add.s64 %rd453, %rd439, 16;
ld.shared.u64 %rd825, [%rd439+16];
st.local.u64 [%rd2], %rd825;
ld.shared.u64 %rd826, [%rd439+24];
st.local.u64 [%rd2+8], %rd826;
mov.u64 %rd1370, %rd453;
mov.u64 %rd1392, %rd441;

BB93_338:
mov.u64 %rd459, %rd1392;
mov.u64 %rd1380, %rd1381;
mov.u64 %rd457, %rd1370;
mov.u64 %rd1358, %rd1359;
mov.pred %p222, -1;
setp.ge.u64	%p187, %rd1358, %rd403;
@%p187 bra BB93_347;

mov.pred %p222, 0;
setp.ge.u64	%p189, %rd1380, %rd400;
@%p189 bra BB93_347;

ld.local.u64 %rd460, [%rd2];
or.b64 %rd829, %rd460, %rd529;
and.b64 %rd830, %rd829, -4294967296;
setp.eq.s64	%p190, %rd830, 0;
@%p190 bra BB93_342;
bra.uni BB93_341;

BB93_342:
cvt.u32.u64	%r342, %rd529;
cvt.u32.u64	%r343, %rd460;
div.u32 %r344, %r343, %r342;
cvt.u64.u32	%rd1345, %r344;
bra.uni BB93_343;

BB93_341:
div.s64 %rd1345, %rd460, %rd529;

BB93_343:
ld.local.u64 %rd464, [%rd1];
or.b64 %rd831, %rd464, %rd529;
and.b64 %rd832, %rd831, -4294967296;
setp.eq.s64	%p191, %rd832, 0;
@%p191 bra BB93_345;
bra.uni BB93_344;

BB93_345:
cvt.u32.u64	%r345, %rd529;
cvt.u32.u64	%r346, %rd464;
div.u32 %r347, %r346, %r345;
cvt.u64.u32	%rd1346, %r347;
bra.uni BB93_346;

BB93_344:
div.s64 %rd1346, %rd464, %rd529;

BB93_346:
setp.ge.s64	%p222, %rd1345, %rd1346;

BB93_347:
selp.b64	%rd833, %rd1, %rd2, %p222;
ld.local.u64 %rd468, [%rd833];
ld.local.u64 %rd469, [%rd833+8];
@%p222 bra BB93_349;
bra.uni BB93_348;

BB93_349:
add.s64 %rd1380, %rd1380, 16;
add.s64 %rd473, %rd459, 16;
ld.shared.u64 %rd836, [%rd459+16];
st.local.u64 [%rd1], %rd836;
ld.shared.u64 %rd837, [%rd459+24];
st.local.u64 [%rd1+8], %rd837;
mov.u64 %rd1369, %rd457;
mov.u64 %rd1391, %rd473;
bra.uni BB93_350;

BB93_348:
add.s64 %rd1358, %rd1358, 16;
add.s64 %rd471, %rd457, 16;
ld.shared.u64 %rd834, [%rd457+16];
st.local.u64 [%rd2], %rd834;
ld.shared.u64 %rd835, [%rd457+24];
st.local.u64 [%rd2+8], %rd835;
mov.u64 %rd1369, %rd471;
mov.u64 %rd1391, %rd459;

BB93_350:
mov.u64 %rd477, %rd1391;
mov.u64 %rd1379, %rd1380;
mov.u64 %rd475, %rd1369;
mov.u64 %rd1357, %rd1358;
mov.pred %p223, -1;
setp.ge.u64	%p193, %rd1357, %rd403;
@%p193 bra BB93_359;

mov.pred %p223, 0;
setp.ge.u64	%p195, %rd1379, %rd400;
@%p195 bra BB93_359;

ld.local.u64 %rd478, [%rd2];
or.b64 %rd838, %rd478, %rd529;
and.b64 %rd839, %rd838, -4294967296;
setp.eq.s64	%p196, %rd839, 0;
@%p196 bra BB93_354;
bra.uni BB93_353;

BB93_354:
cvt.u32.u64	%r348, %rd529;
cvt.u32.u64	%r349, %rd478;
div.u32 %r350, %r349, %r348;
cvt.u64.u32	%rd1347, %r350;
bra.uni BB93_355;

BB93_353:
div.s64 %rd1347, %rd478, %rd529;

BB93_355:
ld.local.u64 %rd482, [%rd1];
or.b64 %rd840, %rd482, %rd529;
and.b64 %rd841, %rd840, -4294967296;
setp.eq.s64	%p197, %rd841, 0;
@%p197 bra BB93_357;
bra.uni BB93_356;

BB93_357:
cvt.u32.u64	%r351, %rd529;
cvt.u32.u64	%r352, %rd482;
div.u32 %r353, %r352, %r351;
cvt.u64.u32	%rd1348, %r353;
bra.uni BB93_358;

BB93_356:
div.s64 %rd1348, %rd482, %rd529;

BB93_358:
setp.ge.s64	%p223, %rd1347, %rd1348;

BB93_359:
selp.b64	%rd842, %rd1, %rd2, %p223;
ld.local.u64 %rd486, [%rd842];
ld.local.u64 %rd487, [%rd842+8];
@%p223 bra BB93_361;
bra.uni BB93_360;

BB93_361:
add.s64 %rd1379, %rd1379, 16;
add.s64 %rd491, %rd477, 16;
ld.shared.u64 %rd845, [%rd477+16];
st.local.u64 [%rd1], %rd845;
ld.shared.u64 %rd846, [%rd477+24];
st.local.u64 [%rd1+8], %rd846;
mov.u64 %rd1368, %rd475;
mov.u64 %rd1390, %rd491;
bra.uni BB93_362;

BB93_360:
add.s64 %rd1357, %rd1357, 16;
add.s64 %rd489, %rd475, 16;
ld.shared.u64 %rd843, [%rd475+16];
st.local.u64 [%rd2], %rd843;
ld.shared.u64 %rd844, [%rd475+24];
st.local.u64 [%rd2+8], %rd844;
mov.u64 %rd1368, %rd489;
mov.u64 %rd1390, %rd477;

BB93_362:
mov.u64 %rd495, %rd1390;
mov.u64 %rd1378, %rd1379;
mov.u64 %rd493, %rd1368;
mov.u64 %rd1356, %rd1357;
mov.pred %p224, -1;
setp.ge.u64	%p199, %rd1356, %rd403;
@%p199 bra BB93_371;

mov.pred %p224, 0;
setp.ge.u64	%p201, %rd1378, %rd400;
@%p201 bra BB93_371;

ld.local.u64 %rd496, [%rd2];
or.b64 %rd847, %rd496, %rd529;
and.b64 %rd848, %rd847, -4294967296;
setp.eq.s64	%p202, %rd848, 0;
@%p202 bra BB93_366;
bra.uni BB93_365;

BB93_366:
cvt.u32.u64	%r354, %rd529;
cvt.u32.u64	%r355, %rd496;
div.u32 %r356, %r355, %r354;
cvt.u64.u32	%rd1349, %r356;
bra.uni BB93_367;

BB93_365:
div.s64 %rd1349, %rd496, %rd529;

BB93_367:
ld.local.u64 %rd500, [%rd1];
or.b64 %rd849, %rd500, %rd529;
and.b64 %rd850, %rd849, -4294967296;
setp.eq.s64	%p203, %rd850, 0;
@%p203 bra BB93_369;
bra.uni BB93_368;

BB93_369:
cvt.u32.u64	%r357, %rd529;
cvt.u32.u64	%r358, %rd500;
div.u32 %r359, %r358, %r357;
cvt.u64.u32	%rd1350, %r359;
bra.uni BB93_370;

BB93_368:
div.s64 %rd1350, %rd500, %rd529;

BB93_370:
setp.ge.s64	%p224, %rd1349, %rd1350;

BB93_371:
selp.b64	%rd851, %rd1, %rd2, %p224;
ld.local.u64 %rd504, [%rd851];
ld.local.u64 %rd505, [%rd851+8];
@%p224 bra BB93_373;
bra.uni BB93_372;

BB93_373:
add.s64 %rd1378, %rd1378, 16;
add.s64 %rd509, %rd495, 16;
ld.shared.u64 %rd854, [%rd495+16];
st.local.u64 [%rd1], %rd854;
ld.shared.u64 %rd855, [%rd495+24];
st.local.u64 [%rd1+8], %rd855;
mov.u64 %rd1367, %rd493;
mov.u64 %rd1389, %rd509;
bra.uni BB93_374;

BB93_372:
add.s64 %rd1356, %rd1356, 16;
add.s64 %rd507, %rd493, 16;
ld.shared.u64 %rd852, [%rd493+16];
st.local.u64 [%rd2], %rd852;
ld.shared.u64 %rd853, [%rd493+24];
st.local.u64 [%rd2+8], %rd853;
mov.u64 %rd1367, %rd507;
mov.u64 %rd1389, %rd495;

BB93_374:
mov.pred %p225, -1;
setp.ge.u64	%p205, %rd1356, %rd403;
@%p205 bra BB93_383;

mov.pred %p225, 0;
setp.ge.u64	%p207, %rd1378, %rd400;
@%p207 bra BB93_383;

ld.local.u64 %rd514, [%rd2];
or.b64 %rd856, %rd514, %rd529;
and.b64 %rd857, %rd856, -4294967296;
setp.eq.s64	%p208, %rd857, 0;
@%p208 bra BB93_378;
bra.uni BB93_377;

BB93_378:
cvt.u32.u64	%r360, %rd529;
cvt.u32.u64	%r361, %rd514;
div.u32 %r362, %r361, %r360;
cvt.u64.u32	%rd1395, %r362;
bra.uni BB93_379;

BB93_377:
div.s64 %rd1395, %rd514, %rd529;

BB93_379:
ld.local.u64 %rd518, [%rd1];
or.b64 %rd858, %rd518, %rd529;
and.b64 %rd859, %rd858, -4294967296;
setp.eq.s64	%p209, %rd859, 0;
@%p209 bra BB93_381;
bra.uni BB93_380;

BB93_381:
cvt.u32.u64	%r363, %rd529;
cvt.u32.u64	%r364, %rd518;
div.u32 %r365, %r364, %r363;
cvt.u64.u32	%rd1396, %r365;
bra.uni BB93_382;

BB93_380:
div.s64 %rd1396, %rd518, %rd529;

BB93_382:
setp.ge.s64	%p225, %rd1395, %rd1396;

BB93_383:
selp.b64	%rd860, %rd1, %rd2, %p225;
ld.local.u64 %rd522, [%rd860];
ld.local.u64 %rd523, [%rd860+8];
@%p225 bra BB93_385;
bra.uni BB93_384;

BB93_385:
ld.shared.u64 %rd863, [%rd1389+16];
st.local.u64 [%rd1], %rd863;
ld.shared.u64 %rd864, [%rd1389+24];
st.local.u64 [%rd1+8], %rd864;
bra.uni BB93_386;

BB93_384:
ld.shared.u64 %rd861, [%rd1367+16];
st.local.u64 [%rd2], %rd861;
ld.shared.u64 %rd862, [%rd1367+24];
st.local.u64 [%rd2+8], %rd862;

BB93_386:
setp.eq.s32	%p15, %r5, 0;
bar.sync 0;
@%p15 bra BB93_388;

st.shared.u64 [%rd61], %rd412;
st.shared.u64 [%rd61+8], %rd413;

BB93_388:
setp.lt.u32	%p210, %r5, 2;
@%p210 bra BB93_390;

st.shared.u64 [%rd61+16], %rd432;
st.shared.u64 [%rd61+24], %rd433;

BB93_390:
setp.lt.u32	%p211, %r5, 3;
@%p211 bra BB93_392;

st.shared.u64 [%rd61+32], %rd450;
st.shared.u64 [%rd61+40], %rd451;

BB93_392:
setp.lt.u32	%p212, %r5, 4;
@%p212 bra BB93_394;

st.shared.u64 [%rd61+48], %rd468;
st.shared.u64 [%rd61+56], %rd469;

BB93_394:
setp.lt.u32	%p213, %r5, 5;
@%p213 bra BB93_396;

st.shared.u64 [%rd61+64], %rd486;
st.shared.u64 [%rd61+72], %rd487;

BB93_396:
setp.lt.u32	%p214, %r5, 6;
@%p214 bra BB93_398;

st.shared.u64 [%rd61+80], %rd504;
st.shared.u64 [%rd61+88], %rd505;

BB93_398:
setp.lt.u32	%p215, %r5, 7;
@%p215 bra BB93_400;

st.shared.u64 [%rd61+96], %rd522;
st.shared.u64 [%rd61+104], %rd523;

BB93_400:
bar.sync 0;
shl.b32 %r371, %r371, 1;
setp.lt.u32	%p216, %r371, 257;
@%p216 bra BB93_293;

setp.ge.u32	%p217, %r374, %r1;
@%p217 bra BB93_403;

BB93_402:
cvt.u64.u32	%rd865, %r374;
add.s64 %rd866, %rd865, %rd530;
mul.wide.u32 %rd867, %r374, 16;
add.s64 %rd869, %rd580, %rd867;
ld.shared.u64 %rd870, [%rd869];
shl.b64 %rd871, %rd866, 4;
add.s64 %rd872, %rd387, %rd871;
ld.shared.u64 %rd873, [%rd869+8];
st.global.u64 [%rd872], %rd870;
st.global.u64 [%rd872+8], %rd873;
add.s32 %r374, %r374, 256;
setp.lt.u32	%p218, %r374, %r1;
@%p218 bra BB93_402;

BB93_403:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI9SliceCompEEEEPNSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI9SliceCompEEEEPNSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EEEEEEvT__param_0[64]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot94[144];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<230>;
.reg .b16 %rs<3>;
.reg .b32 %r<368>;
.reg .b64 %rd<1402>;


mov.u64 %rd1401, __local_depot94;
cvta.local.u64 %SP, %rd1401;
ld.param.u64 %rd537, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI9SliceCompEEEEPNSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EEEEEEvT__param_0+40];
ld.param.u64 %rd539, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI9SliceCompEEEEPNSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EEEEEEvT__param_0+56];
ld.param.u64 %rd533, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI9SliceCompEEEEPNSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EEEEEEvT__param_0+8];
ld.param.u64 %rd532, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI9SliceCompEEEEPNSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EEEEEEvT__param_0];
ld.param.u64 %rd534, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI9SliceCompEEEEPNSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EEEEEEvT__param_0+16];
ld.param.u64 %rd538, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI9SliceCompEEEEPNSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EEEEEEvT__param_0+48];
mov.u32 %r22, %ctaid.x;
cvt.u64.u32	%rd540, %r22;
mul.lo.s64 %rd1, %rd540, %rd538;
mul.lo.s32 %r23, %r22, 1792;
cvt.u64.u32	%rd541, %r23;
sub.s64 %rd542, %rd534, %rd541;
cvt.u32.u64	%r24, %rd542;
mov.u32 %r25, 1792;
min.u32 %r1, %r24, %r25;
add.u64 %rd543, %SP, 16;
cvta.to.local.u64 %rd2, %rd543;
add.u64 %rd544, %SP, 0;
cvta.to.local.u64 %rd3, %rd544;
add.u64 %rd545, %SP, 32;
cvta.to.local.u64 %rd4, %rd545;
cvta.to.global.u64 %rd546, %rd532;
cvta.to.global.u64 %rd547, %rd533;
cvta.to.global.u64 %rd5, %rd539;
setp.gt.u32	%p16, %r1, 1791;
mov.u32 %r367, %tid.x;
cvt.u64.u32	%rd548, %r367;
add.s64 %rd549, %rd548, %rd541;
shl.b64 %rd550, %rd549, 3;
add.s64 %rd6, %rd546, %rd550;
add.s64 %rd7, %rd547, %rd550;
@%p16 bra BB94_15;
bra.uni BB94_1;

BB94_15:
ld.global.u64 %rd899, [%rd6];
ld.global.u64 %rd890, [%rd7];
ld.global.u64 %rd900, [%rd6+2048];
ld.global.u64 %rd889, [%rd7+2048];
ld.global.u64 %rd901, [%rd6+4096];
ld.global.u64 %rd888, [%rd7+4096];
ld.global.u64 %rd887, [%rd6+6144];
ld.global.u64 %rd886, [%rd7+6144];
ld.global.u64 %rd885, [%rd6+8192];
ld.global.u64 %rd884, [%rd7+8192];
ld.global.u64 %rd883, [%rd6+10240];
ld.global.u64 %rd882, [%rd7+10240];
ld.global.u64 %rd881, [%rd6+12288];
ld.global.u64 %rd880, [%rd7+12288];
bra.uni BB94_16;

BB94_1:
mov.u64 %rd552, 0;
mov.u64 %rd890, %rd552;
setp.ge.u32	%p17, %r367, %r1;
mov.u64 %rd904, %rd552;
@%p17 bra BB94_3;

ld.global.u64 %rd8, [%rd6];
ld.global.u64 %rd890, [%rd7];
mov.u64 %rd904, %rd8;

BB94_3:
mov.u64 %rd893, %rd904;
mov.u64 %rd899, %rd893;
add.s32 %r26, %r367, 256;
mov.u64 %rd889, %rd552;
setp.ge.u32	%p18, %r26, %r1;
mov.u64 %rd903, %rd552;
@%p18 bra BB94_5;

ld.global.u64 %rd903, [%rd6+2048];
ld.global.u64 %rd889, [%rd7+2048];

BB94_5:
mov.u64 %rd900, %rd903;
add.s32 %r27, %r367, 512;
mov.u64 %rd888, %rd552;
setp.ge.u32	%p19, %r27, %r1;
mov.u64 %rd902, %rd552;
@%p19 bra BB94_7;

ld.global.u64 %rd902, [%rd6+4096];
ld.global.u64 %rd888, [%rd7+4096];

BB94_7:
mov.u64 %rd901, %rd902;
mov.u64 %rd887, 0;
add.s32 %r28, %r367, 768;
mov.u64 %rd886, %rd887;
setp.ge.u32	%p20, %r28, %r1;
@%p20 bra BB94_9;

ld.global.u64 %rd887, [%rd6+6144];
ld.global.u64 %rd886, [%rd7+6144];

BB94_9:
mov.u64 %rd885, 0;
add.s32 %r29, %r367, 1024;
mov.u64 %rd884, %rd885;
setp.ge.u32	%p21, %r29, %r1;
@%p21 bra BB94_11;

ld.global.u64 %rd885, [%rd6+8192];
ld.global.u64 %rd884, [%rd7+8192];

BB94_11:
mov.u64 %rd883, 0;
add.s32 %r30, %r367, 1280;
mov.u64 %rd882, %rd883;
setp.ge.u32	%p22, %r30, %r1;
@%p22 bra BB94_13;

ld.global.u64 %rd883, [%rd6+10240];
ld.global.u64 %rd882, [%rd7+10240];

BB94_13:
mov.u64 %rd881, 0;
add.s32 %r31, %r367, 1536;
mov.u64 %rd880, %rd881;
setp.ge.u32	%p23, %r31, %r1;
@%p23 bra BB94_16;

ld.global.u64 %rd881, [%rd6+12288];
ld.global.u64 %rd880, [%rd7+12288];

BB94_16:
add.s64 %rd566, %rd548, %rd1;
shl.b64 %rd567, %rd566, 4;
add.s64 %rd62, %rd5, %rd567;
@%p16 bra BB94_30;
bra.uni BB94_17;

BB94_30:
st.global.u64 [%rd62], %rd899;
st.global.u64 [%rd62+8], %rd890;
st.global.u64 [%rd62+4096], %rd900;
st.global.u64 [%rd62+4104], %rd889;
st.global.u64 [%rd62+8192], %rd901;
st.global.u64 [%rd62+8200], %rd888;
st.global.u64 [%rd62+12288], %rd887;
st.global.u64 [%rd62+12296], %rd886;
st.global.u64 [%rd62+16384], %rd885;
st.global.u64 [%rd62+16392], %rd884;
st.global.u64 [%rd62+20480], %rd883;
st.global.u64 [%rd62+20488], %rd882;
bra.uni BB94_31;

BB94_17:
setp.ge.u32	%p25, %r367, %r1;
@%p25 bra BB94_19;

st.global.u64 [%rd62], %rd899;
st.global.u64 [%rd62+8], %rd890;

BB94_19:
add.s32 %r35, %r367, 256;
setp.ge.u32	%p26, %r35, %r1;
@%p26 bra BB94_21;

st.global.u64 [%rd62+4096], %rd900;
st.global.u64 [%rd62+4104], %rd889;

BB94_21:
add.s32 %r37, %r367, 512;
setp.ge.u32	%p27, %r37, %r1;
@%p27 bra BB94_23;

st.global.u64 [%rd62+8192], %rd901;
st.global.u64 [%rd62+8200], %rd888;

BB94_23:
add.s32 %r39, %r367, 768;
setp.ge.u32	%p28, %r39, %r1;
@%p28 bra BB94_25;

st.global.u64 [%rd62+12288], %rd887;
st.global.u64 [%rd62+12296], %rd886;

BB94_25:
add.s32 %r41, %r367, 1024;
setp.ge.u32	%p29, %r41, %r1;
@%p29 bra BB94_27;

st.global.u64 [%rd62+16384], %rd885;
st.global.u64 [%rd62+16392], %rd884;

BB94_27:
add.s32 %r43, %r367, 1280;
setp.ge.u32	%p30, %r43, %r1;
@%p30 bra BB94_29;

st.global.u64 [%rd62+20480], %rd883;
st.global.u64 [%rd62+20488], %rd882;

BB94_29:
add.s32 %r45, %r367, 1536;
setp.ge.u32	%p31, %r45, %r1;
@%p31 bra BB94_32;

BB94_31:
st.global.u64 [%rd62+24576], %rd881;
st.global.u64 [%rd62+24584], %rd880;

BB94_32:
bar.sync 0;
mov.u64 %rd568, 0;
st.local.u64 [%rd4], %rd568;
st.local.u64 [%rd4+8], %rd568;
st.local.u64 [%rd4+16], %rd568;
st.local.u64 [%rd4+24], %rd568;
st.local.u64 [%rd4+32], %rd568;
st.local.u64 [%rd4+40], %rd568;
st.local.u64 [%rd4+48], %rd568;
st.local.u64 [%rd4+56], %rd568;
st.local.u64 [%rd4+64], %rd568;
st.local.u64 [%rd4+72], %rd568;
st.local.u64 [%rd4+80], %rd568;
st.local.u64 [%rd4+88], %rd568;
st.local.u64 [%rd4+96], %rd568;
st.local.u64 [%rd4+104], %rd568;
mul.lo.s32 %r47, %r367, 7;
add.s32 %r48, %r47, 7;
setp.gt.u32	%p32, %r48, %r1;
mad.lo.s32 %r49, %r367, -7, %r1;
selp.b32	%r3, %r49, 7, %p32;
cvt.u64.u32	%rd569, %r47;
add.s64 %rd570, %rd569, %rd1;
setp.eq.s32	%p33, %r3, 0;
shl.b64 %rd571, %rd570, 4;
add.s64 %rd64, %rd5, %rd571;
mov.u64 %rd1306, %rd568;
@%p33 bra BB94_34;

ld.global.u64 %rd572, [%rd64];
st.local.u64 [%rd4], %rd572;
ld.global.u64 %rd65, [%rd64+8];
st.local.u64 [%rd4+8], %rd65;
mov.u64 %rd1306, %rd65;

BB94_34:
mov.u64 %rd962, %rd1306;
mov.u64 %rd1296, %rd962;
mov.u64 %rd1294, %rd568;
setp.lt.u32	%p34, %r3, 2;
mov.u64 %rd1305, %rd568;
@%p34 bra BB94_36;

ld.global.u64 %rd1305, [%rd64+16];
ld.global.u64 %rd1294, [%rd64+24];
st.local.u64 [%rd4+16], %rd1305;
st.local.u64 [%rd4+24], %rd1294;

BB94_36:
mov.u64 %rd1295, %rd1305;
mov.u64 %rd1292, %rd1294;
mov.u64 %rd1311, %rd568;
setp.lt.u32	%p35, %r3, 3;
mov.u64 %rd1304, %rd568;
@%p35 bra BB94_38;

ld.global.u64 %rd1304, [%rd64+32];
ld.global.u64 %rd1311, [%rd64+40];
st.local.u64 [%rd4+32], %rd1304;
st.local.u64 [%rd4+40], %rd1311;

BB94_38:
mov.u64 %rd1298, %rd1304;
mov.u64 %rd1309, %rd1311;
mov.u64 %rd1314, %rd568;
setp.lt.u32	%p36, %r3, 4;
mov.u64 %rd1303, %rd568;
@%p36 bra BB94_40;

ld.global.u64 %rd1303, [%rd64+48];
ld.global.u64 %rd1314, [%rd64+56];
st.local.u64 [%rd4+48], %rd1303;
st.local.u64 [%rd4+56], %rd1314;

BB94_40:
mov.u64 %rd1297, %rd1303;
mov.u64 %rd1312, %rd1314;
mov.u64 %rd1327, 0;
mov.u64 %rd1319, %rd1327;
setp.lt.u32	%p37, %r3, 5;
@%p37 bra BB94_42;

ld.global.u64 %rd1327, [%rd64+64];
ld.global.u64 %rd1319, [%rd64+72];
st.local.u64 [%rd4+64], %rd1327;
st.local.u64 [%rd4+72], %rd1319;

BB94_42:
mov.u64 %rd1325, %rd1327;
mov.u64 %rd1317, %rd1319;
mov.u64 %rd1330, 0;
mov.u64 %rd1322, %rd1330;
setp.lt.u32	%p38, %r3, 6;
@%p38 bra BB94_44;

ld.global.u64 %rd1330, [%rd64+80];
ld.global.u64 %rd1322, [%rd64+88];
st.local.u64 [%rd4+80], %rd1330;
st.local.u64 [%rd4+88], %rd1322;

BB94_44:
mov.u64 %rd1328, %rd1330;
mov.u64 %rd1320, %rd1322;
mov.u64 %rd1334, 0;
mov.u64 %rd1332, %rd1334;
setp.lt.u32	%p39, %r3, 7;
@%p39 bra BB94_46;

ld.global.u64 %rd1334, [%rd64+96];
ld.global.u64 %rd1332, [%rd64+104];
st.local.u64 [%rd4+96], %rd1334;
st.local.u64 [%rd4+104], %rd1332;

BB94_46:
mov.u64 %rd1333, %rd1334;
mov.u64 %rd1331, %rd1332;
setp.gt.u32	%p40, %r3, 6;
@%p40 bra BB94_109;

ld.local.u64 %rd585, [%rd4];
ld.local.u64 %rd586, [%rd4+8];
st.local.u64 [%rd3+8], %rd586;
st.local.u64 [%rd3], %rd585;
@%p34 bra BB94_55;

ld.local.u64 %rd92, [%rd3];
or.b64 %rd591, %rd92, %rd537;
and.b64 %rd592, %rd591, -4294967296;
setp.eq.s64	%p42, %rd592, 0;
@%p42 bra BB94_50;

div.s64 %rd905, %rd92, %rd537;
bra.uni BB94_51;

BB94_50:
cvt.u32.u64	%r50, %rd537;
cvt.u32.u64	%r51, %rd92;
div.u32 %r52, %r51, %r50;
cvt.u64.u32	%rd905, %r52;

BB94_51:
or.b64 %rd593, %rd1295, %rd537;
and.b64 %rd594, %rd593, -4294967296;
setp.eq.s64	%p43, %rd594, 0;
@%p43 bra BB94_53;

div.s64 %rd906, %rd1295, %rd537;
bra.uni BB94_54;

BB94_53:
cvt.u32.u64	%r53, %rd537;
cvt.u32.u64	%r54, %rd1295;
div.u32 %r55, %r54, %r53;
cvt.u64.u32	%rd906, %r55;

BB94_54:
setp.lt.s64	%p44, %rd905, %rd906;
selp.b64	%rd595, %rd1295, %rd92, %p44;
add.s64 %rd598, %rd4, 16;
selp.b64	%rd599, %rd598, %rd3, %p44;
st.local.u64 [%rd3], %rd595;
ld.local.u64 %rd600, [%rd599+8];
st.local.u64 [%rd3+8], %rd600;

BB94_55:
mov.u32 %r56, %tid.x;
mad.lo.s32 %r57, %r56, 7, 7;
setp.gt.u32	%p45, %r57, %r1;
mad.lo.s32 %r58, %r56, -7, %r1;
selp.b32	%r59, %r58, 7, %p45;
setp.lt.u32	%p46, %r59, 3;
@%p46 bra BB94_63;

ld.local.u64 %rd99, [%rd3];
or.b64 %rd603, %rd99, %rd537;
and.b64 %rd604, %rd603, -4294967296;
setp.eq.s64	%p47, %rd604, 0;
@%p47 bra BB94_58;

div.s64 %rd907, %rd99, %rd537;
bra.uni BB94_59;

BB94_58:
cvt.u32.u64	%r60, %rd537;
cvt.u32.u64	%r61, %rd99;
div.u32 %r62, %r61, %r60;
cvt.u64.u32	%rd907, %r62;

BB94_59:
or.b64 %rd605, %rd1298, %rd537;
and.b64 %rd606, %rd605, -4294967296;
setp.eq.s64	%p48, %rd606, 0;
@%p48 bra BB94_61;

div.s64 %rd908, %rd1298, %rd537;
bra.uni BB94_62;

BB94_61:
cvt.u32.u64	%r63, %rd537;
cvt.u32.u64	%r64, %rd1298;
div.u32 %r65, %r64, %r63;
cvt.u64.u32	%rd908, %r65;

BB94_62:
setp.lt.s64	%p49, %rd907, %rd908;
selp.b64	%rd607, %rd1298, %rd99, %p49;
add.s64 %rd610, %rd4, 32;
selp.b64	%rd611, %rd610, %rd3, %p49;
st.local.u64 [%rd3], %rd607;
ld.local.u64 %rd612, [%rd611+8];
st.local.u64 [%rd3+8], %rd612;

BB94_63:
setp.lt.u32	%p51, %r59, 4;
@%p51 bra BB94_71;

ld.local.u64 %rd106, [%rd3];
or.b64 %rd615, %rd106, %rd537;
and.b64 %rd616, %rd615, -4294967296;
setp.eq.s64	%p52, %rd616, 0;
@%p52 bra BB94_66;

div.s64 %rd909, %rd106, %rd537;
bra.uni BB94_67;

BB94_66:
cvt.u32.u64	%r70, %rd537;
cvt.u32.u64	%r71, %rd106;
div.u32 %r72, %r71, %r70;
cvt.u64.u32	%rd909, %r72;

BB94_67:
or.b64 %rd617, %rd1297, %rd537;
and.b64 %rd618, %rd617, -4294967296;
setp.eq.s64	%p53, %rd618, 0;
@%p53 bra BB94_69;

div.s64 %rd910, %rd1297, %rd537;
bra.uni BB94_70;

BB94_69:
cvt.u32.u64	%r73, %rd537;
cvt.u32.u64	%r74, %rd1297;
div.u32 %r75, %r74, %r73;
cvt.u64.u32	%rd910, %r75;

BB94_70:
setp.lt.s64	%p54, %rd909, %rd910;
selp.b64	%rd619, %rd1297, %rd106, %p54;
add.s64 %rd622, %rd4, 48;
selp.b64	%rd623, %rd622, %rd3, %p54;
st.local.u64 [%rd3], %rd619;
ld.local.u64 %rd624, [%rd623+8];
st.local.u64 [%rd3+8], %rd624;

BB94_71:
setp.lt.u32	%p56, %r59, 5;
@%p56 bra BB94_79;

ld.local.u64 %rd113, [%rd3];
or.b64 %rd627, %rd113, %rd537;
and.b64 %rd628, %rd627, -4294967296;
setp.eq.s64	%p57, %rd628, 0;
@%p57 bra BB94_74;

div.s64 %rd911, %rd113, %rd537;
bra.uni BB94_75;

BB94_74:
cvt.u32.u64	%r80, %rd537;
cvt.u32.u64	%r81, %rd113;
div.u32 %r82, %r81, %r80;
cvt.u64.u32	%rd911, %r82;

BB94_75:
or.b64 %rd629, %rd1325, %rd537;
and.b64 %rd630, %rd629, -4294967296;
setp.eq.s64	%p58, %rd630, 0;
@%p58 bra BB94_77;

div.s64 %rd912, %rd1325, %rd537;
bra.uni BB94_78;

BB94_77:
cvt.u32.u64	%r83, %rd537;
cvt.u32.u64	%r84, %rd1325;
div.u32 %r85, %r84, %r83;
cvt.u64.u32	%rd912, %r85;

BB94_78:
setp.lt.s64	%p59, %rd911, %rd912;
selp.b64	%rd631, %rd1325, %rd113, %p59;
add.s64 %rd634, %rd4, 64;
selp.b64	%rd635, %rd634, %rd3, %p59;
st.local.u64 [%rd3], %rd631;
ld.local.u64 %rd636, [%rd635+8];
st.local.u64 [%rd3+8], %rd636;

BB94_79:
setp.lt.u32	%p61, %r59, 6;
@%p61 bra BB94_87;

ld.local.u64 %rd120, [%rd3];
or.b64 %rd639, %rd120, %rd537;
and.b64 %rd640, %rd639, -4294967296;
setp.eq.s64	%p62, %rd640, 0;
@%p62 bra BB94_82;

div.s64 %rd913, %rd120, %rd537;
bra.uni BB94_83;

BB94_82:
cvt.u32.u64	%r90, %rd537;
cvt.u32.u64	%r91, %rd120;
div.u32 %r92, %r91, %r90;
cvt.u64.u32	%rd913, %r92;

BB94_83:
or.b64 %rd641, %rd1328, %rd537;
and.b64 %rd642, %rd641, -4294967296;
setp.eq.s64	%p63, %rd642, 0;
@%p63 bra BB94_85;

div.s64 %rd914, %rd1328, %rd537;
bra.uni BB94_86;

BB94_85:
cvt.u32.u64	%r93, %rd537;
cvt.u32.u64	%r94, %rd1328;
div.u32 %r95, %r94, %r93;
cvt.u64.u32	%rd914, %r95;

BB94_86:
setp.lt.s64	%p64, %rd913, %rd914;
selp.b64	%rd643, %rd1328, %rd120, %p64;
add.s64 %rd646, %rd4, 80;
selp.b64	%rd647, %rd646, %rd3, %p64;
st.local.u64 [%rd3], %rd643;
ld.local.u64 %rd648, [%rd647+8];
st.local.u64 [%rd3+8], %rd648;

BB94_87:
setp.lt.u32	%p66, %r59, 7;
@%p66 bra BB94_95;

ld.local.u64 %rd127, [%rd3];
or.b64 %rd651, %rd127, %rd537;
and.b64 %rd652, %rd651, -4294967296;
setp.eq.s64	%p67, %rd652, 0;
@%p67 bra BB94_90;

div.s64 %rd915, %rd127, %rd537;
bra.uni BB94_91;

BB94_90:
cvt.u32.u64	%r100, %rd537;
cvt.u32.u64	%r101, %rd127;
div.u32 %r102, %r101, %r100;
cvt.u64.u32	%rd915, %r102;

BB94_91:
or.b64 %rd653, %rd1333, %rd537;
and.b64 %rd654, %rd653, -4294967296;
setp.eq.s64	%p68, %rd654, 0;
@%p68 bra BB94_93;

div.s64 %rd916, %rd1333, %rd537;
bra.uni BB94_94;

BB94_93:
cvt.u32.u64	%r103, %rd537;
cvt.u32.u64	%r104, %rd1333;
div.u32 %r105, %r104, %r103;
cvt.u64.u32	%rd916, %r105;

BB94_94:
setp.lt.s64	%p69, %rd915, %rd916;
selp.b64	%rd655, %rd1333, %rd127, %p69;
add.s64 %rd658, %rd4, 96;
selp.b64	%rd659, %rd658, %rd3, %p69;
st.local.u64 [%rd3], %rd655;
ld.local.u64 %rd660, [%rd659+8];
st.local.u64 [%rd3+8], %rd660;

BB94_95:
setp.ne.s32	%p71, %r59, 0;
mov.u64 %rd1302, %rd1296;
@%p71 bra BB94_97;

ld.local.u64 %rd663, [%rd3];
ld.local.u64 %rd1302, [%rd3+8];
st.local.u64 [%rd4], %rd663;
st.local.u64 [%rd4+8], %rd1302;

BB94_97:
mov.u64 %rd1296, %rd1302;
setp.gt.u32	%p73, %r59, 1;
mov.u64 %rd1293, %rd1292;
mov.u64 %rd1301, %rd1295;
@%p73 bra BB94_99;

ld.local.u64 %rd1301, [%rd3];
ld.local.u64 %rd1293, [%rd3+8];
st.local.u64 [%rd4+16], %rd1301;
st.local.u64 [%rd4+24], %rd1293;

BB94_99:
mov.u64 %rd1295, %rd1301;
mov.u64 %rd1292, %rd1293;
setp.gt.u32	%p75, %r59, 2;
mov.u64 %rd1310, %rd1309;
mov.u64 %rd1300, %rd1298;
@%p75 bra BB94_101;

ld.local.u64 %rd1300, [%rd3];
ld.local.u64 %rd1310, [%rd3+8];
st.local.u64 [%rd4+32], %rd1300;
st.local.u64 [%rd4+40], %rd1310;

BB94_101:
mov.u64 %rd1298, %rd1300;
mov.u64 %rd1309, %rd1310;
setp.gt.u32	%p77, %r59, 3;
mov.u64 %rd1313, %rd1312;
mov.u64 %rd1299, %rd1297;
@%p77 bra BB94_103;

ld.local.u64 %rd1299, [%rd3];
ld.local.u64 %rd1313, [%rd3+8];
st.local.u64 [%rd4+48], %rd1299;
st.local.u64 [%rd4+56], %rd1313;

BB94_103:
mov.u64 %rd1297, %rd1299;
mov.u64 %rd1312, %rd1313;
setp.gt.u32	%p79, %r59, 4;
mov.u64 %rd1318, %rd1317;
mov.u64 %rd1326, %rd1325;
@%p79 bra BB94_105;

ld.local.u64 %rd1326, [%rd3];
ld.local.u64 %rd1318, [%rd3+8];
st.local.u64 [%rd4+64], %rd1326;
st.local.u64 [%rd4+72], %rd1318;

BB94_105:
mov.u64 %rd1325, %rd1326;
mov.u64 %rd1317, %rd1318;
setp.gt.u32	%p81, %r59, 5;
mov.u64 %rd1321, %rd1320;
mov.u64 %rd1329, %rd1328;
@%p81 bra BB94_107;

ld.local.u64 %rd1329, [%rd3];
ld.local.u64 %rd1321, [%rd3+8];
st.local.u64 [%rd4+80], %rd1329;
st.local.u64 [%rd4+88], %rd1321;

BB94_107:
mov.u64 %rd1328, %rd1329;
mov.u64 %rd1320, %rd1321;
setp.gt.u32	%p83, %r59, 6;
@%p83 bra BB94_109;

ld.local.u64 %rd1333, [%rd3];
ld.local.u64 %rd1331, [%rd3+8];
st.local.u64 [%rd4+96], %rd1333;
st.local.u64 [%rd4+104], %rd1331;

BB94_109:
mov.u64 %rd1207, %rd1295;
mov.u64 %rd1206, %rd1296;
mov.u64 %rd1208, %rd1292;
mov.u64 %rd1211, %rd1297;
mov.u64 %rd1209, %rd1298;
mov.u64 %rd1210, %rd1309;
mov.u64 %rd1212, %rd1312;
mov.u64 %rd1215, %rd1328;
mov.u64 %rd1213, %rd1325;
mov.u64 %rd1214, %rd1317;
mov.u64 %rd1216, %rd1320;
mov.u64 %rd1217, %rd1333;
mov.u64 %rd1218, %rd1331;
mul.lo.s32 %r361, %r367, 7;
setp.ge.u32	%p84, %r361, %r1;
@%p84 bra BB94_278;

or.b64 %rd676, %rd1207, %rd537;
and.b64 %rd677, %rd676, -4294967296;
setp.eq.s64	%p85, %rd677, 0;
@%p85 bra BB94_112;

div.s64 %rd917, %rd1207, %rd537;
bra.uni BB94_113;

BB94_112:
cvt.u32.u64	%r135, %rd537;
cvt.u32.u64	%r136, %rd1207;
div.u32 %r137, %r136, %r135;
cvt.u64.u32	%rd917, %r137;

BB94_113:
ld.local.u64 %rd174, [%rd4];
or.b64 %rd678, %rd174, %rd537;
and.b64 %rd679, %rd678, -4294967296;
setp.eq.s64	%p86, %rd679, 0;
@%p86 bra BB94_115;

div.s64 %rd918, %rd174, %rd537;
bra.uni BB94_116;

BB94_115:
cvt.u32.u64	%r138, %rd537;
cvt.u32.u64	%r139, %rd174;
div.u32 %r140, %r139, %r138;
cvt.u64.u32	%rd918, %r140;

BB94_116:
setp.ge.s64	%p87, %rd917, %rd918;
mov.u64 %rd1289, %rd1208;
mov.u64 %rd1291, %rd1206;
mov.u64 %rd1288, %rd1207;
mov.u64 %rd1290, %rd174;
@%p87 bra BB94_118;

st.local.u64 [%rd4], %rd1207;
st.local.u64 [%rd4+16], %rd174;
st.local.u64 [%rd4+8], %rd1208;
st.local.u64 [%rd4+24], %rd1206;
mov.u64 %rd1291, %rd1208;
mov.u64 %rd1289, %rd1206;
mov.u64 %rd1048, %rd1207;
mov.u64 %rd1288, %rd174;
mov.u64 %rd1290, %rd1048;

BB94_118:
mov.u64 %rd1282, %rd1288;
mov.u64 %rd1283, %rd1289;
mov.u64 %rd1272, %rd1290;
mov.u64 %rd1273, %rd1291;
or.b64 %rd680, %rd1211, %rd537;
and.b64 %rd681, %rd680, -4294967296;
setp.eq.s64	%p88, %rd681, 0;
@%p88 bra BB94_120;

div.s64 %rd919, %rd1211, %rd537;
bra.uni BB94_121;

BB94_120:
cvt.u32.u64	%r141, %rd537;
cvt.u32.u64	%r142, %rd1211;
div.u32 %r143, %r142, %r141;
cvt.u64.u32	%rd919, %r143;

BB94_121:
or.b64 %rd682, %rd1209, %rd537;
and.b64 %rd683, %rd682, -4294967296;
setp.eq.s64	%p89, %rd683, 0;
@%p89 bra BB94_123;

div.s64 %rd920, %rd1209, %rd537;
bra.uni BB94_124;

BB94_123:
cvt.u32.u64	%r144, %rd537;
cvt.u32.u64	%r145, %rd1209;
div.u32 %r146, %r145, %r144;
cvt.u64.u32	%rd920, %r146;

BB94_124:
setp.ge.s64	%p90, %rd919, %rd920;
mov.u64 %rd1308, %rd1212;
mov.u64 %rd1307, %rd1210;
mov.u64 %rd1286, %rd1209;
mov.u64 %rd1287, %rd1211;
@%p90 bra BB94_126;

st.local.u64 [%rd4+32], %rd1211;
st.local.u64 [%rd4+48], %rd1209;
st.local.u64 [%rd4+40], %rd1212;
st.local.u64 [%rd4+56], %rd1210;
mov.u64 %rd1307, %rd1212;
mov.u64 %rd1308, %rd1210;
mov.u64 %rd1287, %rd1209;
mov.u64 %rd1286, %rd1211;

BB94_126:
mov.u64 %rd191, %rd1286;
mov.u64 %rd190, %rd1307;
mov.u64 %rd1278, %rd1287;
mov.u64 %rd1279, %rd1308;
or.b64 %rd684, %rd1215, %rd537;
and.b64 %rd685, %rd684, -4294967296;
setp.eq.s64	%p91, %rd685, 0;
@%p91 bra BB94_128;

div.s64 %rd921, %rd1215, %rd537;
bra.uni BB94_129;

BB94_128:
cvt.u32.u64	%r147, %rd537;
cvt.u32.u64	%r148, %rd1215;
div.u32 %r149, %r148, %r147;
cvt.u64.u32	%rd921, %r149;

BB94_129:
or.b64 %rd686, %rd1213, %rd537;
and.b64 %rd687, %rd686, -4294967296;
setp.eq.s64	%p92, %rd687, 0;
@%p92 bra BB94_131;

div.s64 %rd922, %rd1213, %rd537;
bra.uni BB94_132;

BB94_131:
cvt.u32.u64	%r150, %rd537;
cvt.u32.u64	%r151, %rd1213;
div.u32 %r152, %r151, %r150;
cvt.u64.u32	%rd922, %r152;

BB94_132:
setp.ge.s64	%p93, %rd921, %rd922;
mov.u64 %rd1316, %rd1216;
mov.u64 %rd1315, %rd1214;
mov.u64 %rd1323, %rd1213;
mov.u64 %rd1324, %rd1215;
@%p93 bra BB94_134;

st.local.u64 [%rd4+64], %rd1215;
st.local.u64 [%rd4+80], %rd1213;
st.local.u64 [%rd4+72], %rd1216;
st.local.u64 [%rd4+88], %rd1214;
mov.u64 %rd1315, %rd1216;
mov.u64 %rd1316, %rd1214;
mov.u64 %rd1324, %rd1213;
mov.u64 %rd1323, %rd1215;

BB94_134:
mov.u64 %rd201, %rd1323;
mov.u64 %rd200, %rd1315;
mov.u64 %rd199, %rd1324;
mov.u64 %rd198, %rd1316;
or.b64 %rd688, %rd191, %rd537;
and.b64 %rd689, %rd688, -4294967296;
setp.eq.s64	%p94, %rd689, 0;
@%p94 bra BB94_136;

div.s64 %rd923, %rd191, %rd537;
bra.uni BB94_137;

BB94_136:
cvt.u32.u64	%r153, %rd537;
cvt.u32.u64	%r154, %rd191;
div.u32 %r155, %r154, %r153;
cvt.u64.u32	%rd923, %r155;

BB94_137:
or.b64 %rd690, %rd1282, %rd537;
and.b64 %rd691, %rd690, -4294967296;
setp.eq.s64	%p95, %rd691, 0;
@%p95 bra BB94_139;

div.s64 %rd924, %rd1282, %rd537;
bra.uni BB94_140;

BB94_139:
cvt.u32.u64	%r156, %rd537;
cvt.u32.u64	%r157, %rd1282;
div.u32 %r158, %r157, %r156;
cvt.u64.u32	%rd924, %r158;

BB94_140:
setp.ge.s64	%p96, %rd923, %rd924;
mov.u64 %rd1284, %rd191;
mov.u64 %rd1285, %rd190;
@%p96 bra BB94_142;

st.local.u64 [%rd4+16], %rd191;
st.local.u64 [%rd4+32], %rd1282;
st.local.u64 [%rd4+24], %rd190;
st.local.u64 [%rd4+40], %rd1283;
mov.u64 %rd1055, %rd1283;
mov.u64 %rd1057, %rd1282;
mov.u64 %rd1283, %rd190;
mov.u64 %rd1282, %rd191;
mov.u64 %rd1284, %rd1057;
mov.u64 %rd1285, %rd1055;

BB94_142:
mov.u64 %rd211, %rd1282;
mov.u64 %rd210, %rd1283;
mov.u64 %rd1266, %rd1284;
mov.u64 %rd1267, %rd1285;
or.b64 %rd692, %rd201, %rd537;
and.b64 %rd693, %rd692, -4294967296;
setp.eq.s64	%p97, %rd693, 0;
@%p97 bra BB94_144;

div.s64 %rd925, %rd201, %rd537;
bra.uni BB94_145;

BB94_144:
cvt.u32.u64	%r159, %rd537;
cvt.u32.u64	%r160, %rd201;
div.u32 %r161, %r160, %r159;
cvt.u64.u32	%rd925, %r161;

BB94_145:
or.b64 %rd694, %rd1278, %rd537;
and.b64 %rd695, %rd694, -4294967296;
setp.eq.s64	%p98, %rd695, 0;
@%p98 bra BB94_147;

div.s64 %rd926, %rd1278, %rd537;
bra.uni BB94_148;

BB94_147:
cvt.u32.u64	%r162, %rd537;
cvt.u32.u64	%r163, %rd1278;
div.u32 %r164, %r163, %r162;
cvt.u64.u32	%rd926, %r164;

BB94_148:
setp.ge.s64	%p99, %rd925, %rd926;
mov.u64 %rd1280, %rd201;
mov.u64 %rd1281, %rd200;
@%p99 bra BB94_150;

st.local.u64 [%rd4+48], %rd201;
st.local.u64 [%rd4+64], %rd1278;
st.local.u64 [%rd4+56], %rd200;
st.local.u64 [%rd4+72], %rd1279;
mov.u64 %rd1059, %rd1279;
mov.u64 %rd1061, %rd1278;
mov.u64 %rd1279, %rd200;
mov.u64 %rd1278, %rd201;
mov.u64 %rd1280, %rd1061;
mov.u64 %rd1281, %rd1059;

BB94_150:
mov.u64 %rd221, %rd1278;
mov.u64 %rd220, %rd1279;
mov.u64 %rd1262, %rd1280;
mov.u64 %rd1263, %rd1281;
or.b64 %rd696, %rd1217, %rd537;
and.b64 %rd697, %rd696, -4294967296;
setp.eq.s64	%p100, %rd697, 0;
@%p100 bra BB94_152;

div.s64 %rd927, %rd1217, %rd537;
bra.uni BB94_153;

BB94_152:
cvt.u32.u64	%r165, %rd537;
cvt.u32.u64	%r166, %rd1217;
div.u32 %r167, %r166, %r165;
cvt.u64.u32	%rd927, %r167;

BB94_153:
or.b64 %rd698, %rd199, %rd537;
and.b64 %rd699, %rd698, -4294967296;
setp.eq.s64	%p101, %rd699, 0;
@%p101 bra BB94_155;

div.s64 %rd928, %rd199, %rd537;
bra.uni BB94_156;

BB94_155:
cvt.u32.u64	%r168, %rd537;
cvt.u32.u64	%r169, %rd199;
div.u32 %r170, %r169, %r168;
cvt.u64.u32	%rd928, %r170;

BB94_156:
setp.ge.s64	%p102, %rd927, %rd928;
mov.u64 %rd1277, %rd1218;
mov.u64 %rd1276, %rd1217;
mov.u64 %rd1274, %rd199;
mov.u64 %rd1275, %rd198;
@%p102 bra BB94_158;

st.local.u64 [%rd4+80], %rd1217;
st.local.u64 [%rd4+96], %rd199;
st.local.u64 [%rd4+88], %rd1218;
st.local.u64 [%rd4+104], %rd198;
mov.u64 %rd1012, %rd1218;
mov.u64 %rd1015, %rd1217;
mov.u64 %rd1277, %rd198;
mov.u64 %rd1276, %rd199;
mov.u64 %rd1274, %rd1015;
mov.u64 %rd1275, %rd1012;

BB94_158:
mov.u64 %rd231, %rd1274;
mov.u64 %rd230, %rd1275;
mov.u64 %rd1252, %rd1276;
mov.u64 %rd1253, %rd1277;
or.b64 %rd700, %rd211, %rd537;
and.b64 %rd701, %rd700, -4294967296;
setp.eq.s64	%p103, %rd701, 0;
@%p103 bra BB94_160;

div.s64 %rd929, %rd211, %rd537;
bra.uni BB94_161;

BB94_160:
cvt.u32.u64	%r171, %rd537;
cvt.u32.u64	%r172, %rd211;
div.u32 %r173, %r172, %r171;
cvt.u64.u32	%rd929, %r173;

BB94_161:
or.b64 %rd702, %rd1272, %rd537;
and.b64 %rd703, %rd702, -4294967296;
setp.eq.s64	%p104, %rd703, 0;
@%p104 bra BB94_163;

div.s64 %rd930, %rd1272, %rd537;
bra.uni BB94_164;

BB94_163:
cvt.u32.u64	%r174, %rd537;
cvt.u32.u64	%r175, %rd1272;
div.u32 %r176, %r175, %r174;
cvt.u64.u32	%rd930, %r176;

BB94_164:
setp.ge.s64	%p105, %rd929, %rd930;
mov.u64 %rd1270, %rd211;
mov.u64 %rd1271, %rd210;
@%p105 bra BB94_166;

st.local.u64 [%rd4], %rd211;
st.local.u64 [%rd4+16], %rd1272;
st.local.u64 [%rd4+8], %rd210;
st.local.u64 [%rd4+24], %rd1273;
mov.u64 %rd1050, %rd1273;
mov.u64 %rd1053, %rd1272;
mov.u64 %rd1273, %rd210;
mov.u64 %rd1272, %rd211;
mov.u64 %rd1270, %rd1053;
mov.u64 %rd1271, %rd1050;

BB94_166:
mov.u64 %rd1258, %rd1270;
mov.u64 %rd1259, %rd1271;
mov.u64 %rd1248, %rd1272;
mov.u64 %rd1249, %rd1273;
or.b64 %rd704, %rd221, %rd537;
and.b64 %rd705, %rd704, -4294967296;
setp.eq.s64	%p106, %rd705, 0;
@%p106 bra BB94_168;

div.s64 %rd931, %rd221, %rd537;
bra.uni BB94_169;

BB94_168:
cvt.u32.u64	%r177, %rd537;
cvt.u32.u64	%r178, %rd221;
div.u32 %r179, %r178, %r177;
cvt.u64.u32	%rd931, %r179;

BB94_169:
or.b64 %rd706, %rd1266, %rd537;
and.b64 %rd707, %rd706, -4294967296;
setp.eq.s64	%p107, %rd707, 0;
@%p107 bra BB94_171;

div.s64 %rd932, %rd1266, %rd537;
bra.uni BB94_172;

BB94_171:
cvt.u32.u64	%r180, %rd537;
cvt.u32.u64	%r181, %rd1266;
div.u32 %r182, %r181, %r180;
cvt.u64.u32	%rd932, %r182;

BB94_172:
setp.ge.s64	%p108, %rd931, %rd932;
mov.u64 %rd1268, %rd221;
mov.u64 %rd1269, %rd220;
@%p108 bra BB94_174;

st.local.u64 [%rd4+32], %rd221;
st.local.u64 [%rd4+48], %rd1266;
st.local.u64 [%rd4+40], %rd220;
st.local.u64 [%rd4+56], %rd1267;
mov.u64 %rd1075, %rd1267;
mov.u64 %rd1077, %rd1266;
mov.u64 %rd1267, %rd220;
mov.u64 %rd1266, %rd221;
mov.u64 %rd1268, %rd1077;
mov.u64 %rd1269, %rd1075;

BB94_174:
mov.u64 %rd251, %rd1266;
mov.u64 %rd250, %rd1267;
mov.u64 %rd1254, %rd1268;
mov.u64 %rd1255, %rd1269;
or.b64 %rd708, %rd231, %rd537;
and.b64 %rd709, %rd708, -4294967296;
setp.eq.s64	%p109, %rd709, 0;
@%p109 bra BB94_176;

div.s64 %rd933, %rd231, %rd537;
bra.uni BB94_177;

BB94_176:
cvt.u32.u64	%r183, %rd537;
cvt.u32.u64	%r184, %rd231;
div.u32 %r185, %r184, %r183;
cvt.u64.u32	%rd933, %r185;

BB94_177:
or.b64 %rd710, %rd1262, %rd537;
and.b64 %rd711, %rd710, -4294967296;
setp.eq.s64	%p110, %rd711, 0;
@%p110 bra BB94_179;

div.s64 %rd934, %rd1262, %rd537;
bra.uni BB94_180;

BB94_179:
cvt.u32.u64	%r186, %rd537;
cvt.u32.u64	%r187, %rd1262;
div.u32 %r188, %r187, %r186;
cvt.u64.u32	%rd934, %r188;

BB94_180:
setp.ge.s64	%p111, %rd933, %rd934;
mov.u64 %rd1264, %rd231;
mov.u64 %rd1265, %rd230;
@%p111 bra BB94_182;

st.local.u64 [%rd4+64], %rd231;
st.local.u64 [%rd4+80], %rd1262;
st.local.u64 [%rd4+72], %rd230;
st.local.u64 [%rd4+88], %rd1263;
mov.u64 %rd1083, %rd1263;
mov.u64 %rd1085, %rd1262;
mov.u64 %rd1263, %rd230;
mov.u64 %rd1262, %rd231;
mov.u64 %rd1264, %rd1085;
mov.u64 %rd1265, %rd1083;

BB94_182:
mov.u64 %rd261, %rd1262;
mov.u64 %rd260, %rd1263;
mov.u64 %rd259, %rd1264;
mov.u64 %rd258, %rd1265;
or.b64 %rd712, %rd251, %rd537;
and.b64 %rd713, %rd712, -4294967296;
setp.eq.s64	%p112, %rd713, 0;
@%p112 bra BB94_184;

div.s64 %rd935, %rd251, %rd537;
bra.uni BB94_185;

BB94_184:
cvt.u32.u64	%r189, %rd537;
cvt.u32.u64	%r190, %rd251;
div.u32 %r191, %r190, %r189;
cvt.u64.u32	%rd935, %r191;

BB94_185:
or.b64 %rd714, %rd1258, %rd537;
and.b64 %rd715, %rd714, -4294967296;
setp.eq.s64	%p113, %rd715, 0;
@%p113 bra BB94_187;

div.s64 %rd936, %rd1258, %rd537;
bra.uni BB94_188;

BB94_187:
cvt.u32.u64	%r192, %rd537;
cvt.u32.u64	%r193, %rd1258;
div.u32 %r194, %r193, %r192;
cvt.u64.u32	%rd936, %r194;

BB94_188:
setp.ge.s64	%p114, %rd935, %rd936;
mov.u64 %rd1260, %rd251;
mov.u64 %rd1261, %rd250;
@%p114 bra BB94_190;

st.local.u64 [%rd4+16], %rd251;
st.local.u64 [%rd4+32], %rd1258;
st.local.u64 [%rd4+24], %rd250;
st.local.u64 [%rd4+40], %rd1259;
mov.u64 %rd1103, %rd1259;
mov.u64 %rd1105, %rd1258;
mov.u64 %rd1259, %rd250;
mov.u64 %rd1258, %rd251;
mov.u64 %rd1260, %rd1105;
mov.u64 %rd1261, %rd1103;

BB94_190:
mov.u64 %rd271, %rd1258;
mov.u64 %rd270, %rd1259;
mov.u64 %rd1242, %rd1260;
mov.u64 %rd1243, %rd1261;
or.b64 %rd716, %rd261, %rd537;
and.b64 %rd717, %rd716, -4294967296;
setp.eq.s64	%p115, %rd717, 0;
@%p115 bra BB94_192;

div.s64 %rd937, %rd261, %rd537;
bra.uni BB94_193;

BB94_192:
cvt.u32.u64	%r195, %rd537;
cvt.u32.u64	%r196, %rd261;
div.u32 %r197, %r196, %r195;
cvt.u64.u32	%rd937, %r197;

BB94_193:
or.b64 %rd718, %rd1254, %rd537;
and.b64 %rd719, %rd718, -4294967296;
setp.eq.s64	%p116, %rd719, 0;
@%p116 bra BB94_195;

div.s64 %rd938, %rd1254, %rd537;
bra.uni BB94_196;

BB94_195:
cvt.u32.u64	%r198, %rd537;
cvt.u32.u64	%r199, %rd1254;
div.u32 %r200, %r199, %r198;
cvt.u64.u32	%rd938, %r200;

BB94_196:
setp.ge.s64	%p117, %rd937, %rd938;
mov.u64 %rd1256, %rd261;
mov.u64 %rd1257, %rd260;
@%p117 bra BB94_198;

st.local.u64 [%rd4+48], %rd261;
st.local.u64 [%rd4+64], %rd1254;
st.local.u64 [%rd4+56], %rd260;
st.local.u64 [%rd4+72], %rd1255;
mov.u64 %rd1107, %rd1255;
mov.u64 %rd1109, %rd1254;
mov.u64 %rd1255, %rd260;
mov.u64 %rd1254, %rd261;
mov.u64 %rd1256, %rd1109;
mov.u64 %rd1257, %rd1107;

BB94_198:
mov.u64 %rd281, %rd1254;
mov.u64 %rd280, %rd1255;
mov.u64 %rd1238, %rd1256;
mov.u64 %rd1239, %rd1257;
or.b64 %rd720, %rd1252, %rd537;
and.b64 %rd721, %rd720, -4294967296;
setp.eq.s64	%p118, %rd721, 0;
@%p118 bra BB94_200;

div.s64 %rd939, %rd1252, %rd537;
bra.uni BB94_201;

BB94_200:
cvt.u32.u64	%r201, %rd537;
cvt.u32.u64	%r202, %rd1252;
div.u32 %r203, %r202, %r201;
cvt.u64.u32	%rd939, %r203;

BB94_201:
or.b64 %rd722, %rd259, %rd537;
and.b64 %rd723, %rd722, -4294967296;
setp.eq.s64	%p119, %rd723, 0;
@%p119 bra BB94_203;

div.s64 %rd940, %rd259, %rd537;
bra.uni BB94_204;

BB94_203:
cvt.u32.u64	%r204, %rd537;
cvt.u32.u64	%r205, %rd259;
div.u32 %r206, %r205, %r204;
cvt.u64.u32	%rd940, %r206;

BB94_204:
setp.ge.s64	%p120, %rd939, %rd940;
mov.u64 %rd1250, %rd259;
mov.u64 %rd1251, %rd258;
@%p120 bra BB94_206;

st.local.u64 [%rd4+80], %rd1252;
st.local.u64 [%rd4+96], %rd259;
st.local.u64 [%rd4+88], %rd1253;
st.local.u64 [%rd4+104], %rd258;
mov.u64 %rd1091, %rd1253;
mov.u64 %rd1093, %rd1252;
mov.u64 %rd1253, %rd258;
mov.u64 %rd1252, %rd259;
mov.u64 %rd1250, %rd1093;
mov.u64 %rd1251, %rd1091;

BB94_206:
mov.u64 %rd291, %rd1250;
mov.u64 %rd290, %rd1251;
mov.u64 %rd1228, %rd1252;
mov.u64 %rd1229, %rd1253;
or.b64 %rd724, %rd271, %rd537;
and.b64 %rd725, %rd724, -4294967296;
setp.eq.s64	%p121, %rd725, 0;
@%p121 bra BB94_208;

div.s64 %rd941, %rd271, %rd537;
bra.uni BB94_209;

BB94_208:
cvt.u32.u64	%r207, %rd537;
cvt.u32.u64	%r208, %rd271;
div.u32 %r209, %r208, %r207;
cvt.u64.u32	%rd941, %r209;

BB94_209:
or.b64 %rd726, %rd1248, %rd537;
and.b64 %rd727, %rd726, -4294967296;
setp.eq.s64	%p122, %rd727, 0;
@%p122 bra BB94_211;

div.s64 %rd942, %rd1248, %rd537;
bra.uni BB94_212;

BB94_211:
cvt.u32.u64	%r210, %rd537;
cvt.u32.u64	%r211, %rd1248;
div.u32 %r212, %r211, %r210;
cvt.u64.u32	%rd942, %r212;

BB94_212:
setp.ge.s64	%p123, %rd941, %rd942;
mov.u64 %rd1246, %rd271;
mov.u64 %rd1247, %rd270;
@%p123 bra BB94_214;

st.local.u64 [%rd4], %rd271;
st.local.u64 [%rd4+16], %rd1248;
st.local.u64 [%rd4+8], %rd270;
st.local.u64 [%rd4+24], %rd1249;
mov.u64 %rd1099, %rd1249;
mov.u64 %rd1101, %rd1248;
mov.u64 %rd1249, %rd270;
mov.u64 %rd1248, %rd271;
mov.u64 %rd1246, %rd1101;
mov.u64 %rd1247, %rd1099;

BB94_214:
mov.u64 %rd1234, %rd1246;
mov.u64 %rd1235, %rd1247;
mov.u64 %rd299, %rd1248;
mov.u64 %rd1223, %rd1249;
or.b64 %rd728, %rd281, %rd537;
and.b64 %rd729, %rd728, -4294967296;
setp.eq.s64	%p124, %rd729, 0;
@%p124 bra BB94_216;

div.s64 %rd943, %rd281, %rd537;
bra.uni BB94_217;

BB94_216:
cvt.u32.u64	%r213, %rd537;
cvt.u32.u64	%r214, %rd281;
div.u32 %r215, %r214, %r213;
cvt.u64.u32	%rd943, %r215;

BB94_217:
or.b64 %rd730, %rd1242, %rd537;
and.b64 %rd731, %rd730, -4294967296;
setp.eq.s64	%p125, %rd731, 0;
@%p125 bra BB94_219;

div.s64 %rd944, %rd1242, %rd537;
bra.uni BB94_220;

BB94_219:
cvt.u32.u64	%r216, %rd537;
cvt.u32.u64	%r217, %rd1242;
div.u32 %r218, %r217, %r216;
cvt.u64.u32	%rd944, %r218;

BB94_220:
setp.ge.s64	%p126, %rd943, %rd944;
mov.u64 %rd1244, %rd281;
mov.u64 %rd1245, %rd280;
@%p126 bra BB94_222;

st.local.u64 [%rd4+32], %rd281;
st.local.u64 [%rd4+48], %rd1242;
st.local.u64 [%rd4+40], %rd280;
st.local.u64 [%rd4+56], %rd1243;
mov.u64 %rd1123, %rd1243;
mov.u64 %rd1125, %rd1242;
mov.u64 %rd1243, %rd280;
mov.u64 %rd1242, %rd281;
mov.u64 %rd1244, %rd1125;
mov.u64 %rd1245, %rd1123;

BB94_222:
mov.u64 %rd311, %rd1242;
mov.u64 %rd310, %rd1243;
mov.u64 %rd1230, %rd1244;
mov.u64 %rd1231, %rd1245;
or.b64 %rd732, %rd291, %rd537;
and.b64 %rd733, %rd732, -4294967296;
setp.eq.s64	%p127, %rd733, 0;
@%p127 bra BB94_224;

div.s64 %rd945, %rd291, %rd537;
bra.uni BB94_225;

BB94_224:
cvt.u32.u64	%r219, %rd537;
cvt.u32.u64	%r220, %rd291;
div.u32 %r221, %r220, %r219;
cvt.u64.u32	%rd945, %r221;

BB94_225:
or.b64 %rd734, %rd1238, %rd537;
and.b64 %rd735, %rd734, -4294967296;
setp.eq.s64	%p128, %rd735, 0;
@%p128 bra BB94_227;

div.s64 %rd946, %rd1238, %rd537;
bra.uni BB94_228;

BB94_227:
cvt.u32.u64	%r222, %rd537;
cvt.u32.u64	%r223, %rd1238;
div.u32 %r224, %r223, %r222;
cvt.u64.u32	%rd946, %r224;

BB94_228:
setp.ge.s64	%p129, %rd945, %rd946;
mov.u64 %rd1240, %rd291;
mov.u64 %rd1241, %rd290;
@%p129 bra BB94_230;

st.local.u64 [%rd4+64], %rd291;
st.local.u64 [%rd4+80], %rd1238;
st.local.u64 [%rd4+72], %rd290;
st.local.u64 [%rd4+88], %rd1239;
mov.u64 %rd1131, %rd1239;
mov.u64 %rd1133, %rd1238;
mov.u64 %rd1239, %rd290;
mov.u64 %rd1238, %rd291;
mov.u64 %rd1240, %rd1133;
mov.u64 %rd1241, %rd1131;

BB94_230:
mov.u64 %rd321, %rd1238;
mov.u64 %rd320, %rd1239;
mov.u64 %rd319, %rd1240;
mov.u64 %rd318, %rd1241;
or.b64 %rd736, %rd311, %rd537;
and.b64 %rd737, %rd736, -4294967296;
setp.eq.s64	%p130, %rd737, 0;
@%p130 bra BB94_232;

div.s64 %rd947, %rd311, %rd537;
bra.uni BB94_233;

BB94_232:
cvt.u32.u64	%r225, %rd537;
cvt.u32.u64	%r226, %rd311;
div.u32 %r227, %r226, %r225;
cvt.u64.u32	%rd947, %r227;

BB94_233:
or.b64 %rd738, %rd1234, %rd537;
and.b64 %rd739, %rd738, -4294967296;
setp.eq.s64	%p131, %rd739, 0;
@%p131 bra BB94_235;

div.s64 %rd948, %rd1234, %rd537;
bra.uni BB94_236;

BB94_235:
cvt.u32.u64	%r228, %rd537;
cvt.u32.u64	%r229, %rd1234;
div.u32 %r230, %r229, %r228;
cvt.u64.u32	%rd948, %r230;

BB94_236:
setp.ge.s64	%p132, %rd947, %rd948;
mov.u64 %rd1236, %rd311;
mov.u64 %rd1237, %rd310;
@%p132 bra BB94_238;

st.local.u64 [%rd4+16], %rd311;
st.local.u64 [%rd4+32], %rd1234;
st.local.u64 [%rd4+24], %rd310;
st.local.u64 [%rd4+40], %rd1235;
mov.u64 %rd1150, %rd1235;
mov.u64 %rd1152, %rd1234;
mov.u64 %rd1235, %rd310;
mov.u64 %rd1234, %rd311;
mov.u64 %rd1236, %rd1152;
mov.u64 %rd1237, %rd1150;

BB94_238:
mov.u64 %rd331, %rd1234;
mov.u64 %rd330, %rd1235;
mov.u64 %rd1219, %rd1236;
mov.u64 %rd1220, %rd1237;
or.b64 %rd740, %rd321, %rd537;
and.b64 %rd741, %rd740, -4294967296;
setp.eq.s64	%p133, %rd741, 0;
@%p133 bra BB94_240;

div.s64 %rd949, %rd321, %rd537;
bra.uni BB94_241;

BB94_240:
cvt.u32.u64	%r231, %rd537;
cvt.u32.u64	%r232, %rd321;
div.u32 %r233, %r232, %r231;
cvt.u64.u32	%rd949, %r233;

BB94_241:
or.b64 %rd742, %rd1230, %rd537;
and.b64 %rd743, %rd742, -4294967296;
setp.eq.s64	%p134, %rd743, 0;
@%p134 bra BB94_243;

div.s64 %rd950, %rd1230, %rd537;
bra.uni BB94_244;

BB94_243:
cvt.u32.u64	%r234, %rd537;
cvt.u32.u64	%r235, %rd1230;
div.u32 %r236, %r235, %r234;
cvt.u64.u32	%rd950, %r236;

BB94_244:
setp.ge.s64	%p135, %rd949, %rd950;
mov.u64 %rd1232, %rd321;
mov.u64 %rd1233, %rd320;
@%p135 bra BB94_246;

st.local.u64 [%rd4+48], %rd321;
st.local.u64 [%rd4+64], %rd1230;
st.local.u64 [%rd4+56], %rd320;
st.local.u64 [%rd4+72], %rd1231;
mov.u64 %rd1154, %rd1231;
mov.u64 %rd1156, %rd1230;
mov.u64 %rd1231, %rd320;
mov.u64 %rd1230, %rd321;
mov.u64 %rd1232, %rd1156;
mov.u64 %rd1233, %rd1154;

BB94_246:
mov.u64 %rd341, %rd1230;
mov.u64 %rd340, %rd1231;
mov.u64 %rd1213, %rd1232;
mov.u64 %rd1214, %rd1233;
or.b64 %rd744, %rd1228, %rd537;
and.b64 %rd745, %rd744, -4294967296;
setp.eq.s64	%p136, %rd745, 0;
@%p136 bra BB94_248;

div.s64 %rd951, %rd1228, %rd537;
bra.uni BB94_249;

BB94_248:
cvt.u32.u64	%r237, %rd537;
cvt.u32.u64	%r238, %rd1228;
div.u32 %r239, %r238, %r237;
cvt.u64.u32	%rd951, %r239;

BB94_249:
or.b64 %rd746, %rd319, %rd537;
and.b64 %rd747, %rd746, -4294967296;
setp.eq.s64	%p137, %rd747, 0;
@%p137 bra BB94_251;

div.s64 %rd952, %rd319, %rd537;
bra.uni BB94_252;

BB94_251:
cvt.u32.u64	%r240, %rd537;
cvt.u32.u64	%r241, %rd319;
div.u32 %r242, %r241, %r240;
cvt.u64.u32	%rd952, %r242;

BB94_252:
setp.ge.s64	%p138, %rd951, %rd952;
mov.u64 %rd1226, %rd319;
mov.u64 %rd1227, %rd318;
@%p138 bra BB94_254;

st.local.u64 [%rd4+80], %rd1228;
st.local.u64 [%rd4+96], %rd319;
st.local.u64 [%rd4+88], %rd1229;
st.local.u64 [%rd4+104], %rd318;
mov.u64 %rd1139, %rd1229;
mov.u64 %rd1141, %rd1228;
mov.u64 %rd1229, %rd318;
mov.u64 %rd1228, %rd319;
mov.u64 %rd1226, %rd1141;
mov.u64 %rd1227, %rd1139;

BB94_254:
mov.u64 %rd351, %rd1226;
mov.u64 %rd350, %rd1227;
mov.u64 %rd1217, %rd1228;
mov.u64 %rd1218, %rd1229;
or.b64 %rd748, %rd331, %rd537;
and.b64 %rd749, %rd748, -4294967296;
setp.eq.s64	%p139, %rd749, 0;
@%p139 bra BB94_256;

div.s64 %rd953, %rd331, %rd537;
bra.uni BB94_257;

BB94_256:
cvt.u32.u64	%r243, %rd537;
cvt.u32.u64	%r244, %rd331;
div.u32 %r245, %r244, %r243;
cvt.u64.u32	%rd953, %r245;

BB94_257:
or.b64 %rd750, %rd299, %rd537;
and.b64 %rd751, %rd750, -4294967296;
setp.eq.s64	%p140, %rd751, 0;
@%p140 bra BB94_259;

div.s64 %rd954, %rd299, %rd537;
bra.uni BB94_260;

BB94_259:
cvt.u32.u64	%r246, %rd537;
cvt.u32.u64	%r247, %rd299;
div.u32 %r248, %r247, %r246;
cvt.u64.u32	%rd954, %r248;

BB94_260:
setp.ge.s64	%p141, %rd953, %rd954;
mov.u64 %rd1224, %rd331;
mov.u64 %rd1225, %rd330;
@%p141 bra BB94_262;

st.local.u64 [%rd4], %rd331;
st.local.u64 [%rd4+16], %rd299;
st.local.u64 [%rd4+8], %rd330;
st.local.u64 [%rd4+24], %rd1223;
mov.u64 %rd1147, %rd1223;
mov.u64 %rd1223, %rd330;
mov.u64 %rd1224, %rd299;
mov.u64 %rd1225, %rd1147;

BB94_262:
mov.u64 %rd1206, %rd1223;
mov.u64 %rd1207, %rd1224;
mov.u64 %rd1208, %rd1225;
or.b64 %rd752, %rd341, %rd537;
and.b64 %rd753, %rd752, -4294967296;
setp.eq.s64	%p142, %rd753, 0;
@%p142 bra BB94_264;

div.s64 %rd955, %rd341, %rd537;
bra.uni BB94_265;

BB94_264:
cvt.u32.u64	%r249, %rd537;
cvt.u32.u64	%r250, %rd341;
div.u32 %r251, %r250, %r249;
cvt.u64.u32	%rd955, %r251;

BB94_265:
or.b64 %rd754, %rd1219, %rd537;
and.b64 %rd755, %rd754, -4294967296;
setp.eq.s64	%p143, %rd755, 0;
@%p143 bra BB94_267;

div.s64 %rd956, %rd1219, %rd537;
bra.uni BB94_268;

BB94_267:
cvt.u32.u64	%r252, %rd537;
cvt.u32.u64	%r253, %rd1219;
div.u32 %r254, %r253, %r252;
cvt.u64.u32	%rd956, %r254;

BB94_268:
setp.ge.s64	%p144, %rd955, %rd956;
mov.u64 %rd1221, %rd341;
mov.u64 %rd1222, %rd340;
@%p144 bra BB94_270;

st.local.u64 [%rd4+32], %rd341;
st.local.u64 [%rd4+48], %rd1219;
st.local.u64 [%rd4+40], %rd340;
st.local.u64 [%rd4+56], %rd1220;
mov.u64 %rd1170, %rd1220;
mov.u64 %rd1172, %rd1219;
mov.u64 %rd1220, %rd340;
mov.u64 %rd1219, %rd341;
mov.u64 %rd1221, %rd1172;
mov.u64 %rd1222, %rd1170;

BB94_270:
mov.u64 %rd1209, %rd1219;
mov.u64 %rd1210, %rd1220;
mov.u64 %rd1211, %rd1221;
mov.u64 %rd1212, %rd1222;
or.b64 %rd756, %rd351, %rd537;
and.b64 %rd757, %rd756, -4294967296;
setp.eq.s64	%p145, %rd757, 0;
@%p145 bra BB94_272;

div.s64 %rd957, %rd351, %rd537;
bra.uni BB94_273;

BB94_272:
cvt.u32.u64	%r255, %rd537;
cvt.u32.u64	%r256, %rd351;
div.u32 %r257, %r256, %r255;
cvt.u64.u32	%rd957, %r257;

BB94_273:
or.b64 %rd758, %rd1213, %rd537;
and.b64 %rd759, %rd758, -4294967296;
setp.eq.s64	%p146, %rd759, 0;
@%p146 bra BB94_275;

div.s64 %rd958, %rd1213, %rd537;
bra.uni BB94_276;

BB94_275:
cvt.u32.u64	%r258, %rd537;
cvt.u32.u64	%r259, %rd1213;
div.u32 %r260, %r259, %r258;
cvt.u64.u32	%rd958, %r260;

BB94_276:
setp.ge.s64	%p147, %rd957, %rd958;
mov.u64 %rd1215, %rd351;
mov.u64 %rd1216, %rd350;
@%p147 bra BB94_278;

st.local.u64 [%rd4+64], %rd351;
st.local.u64 [%rd4+80], %rd1213;
st.local.u64 [%rd4+72], %rd350;
st.local.u64 [%rd4+88], %rd1214;
mov.u64 %rd1177, %rd1214;
mov.u64 %rd1179, %rd1213;
mov.u64 %rd1214, %rd350;
mov.u64 %rd1213, %rd351;
mov.u64 %rd1215, %rd1179;
mov.u64 %rd1216, %rd1177;

BB94_278:
mad.lo.s32 %r362, %r367, -7, %r1;
mad.lo.s32 %r262, %r367, 7, 7;
setp.gt.u32	%p148, %r262, %r1;
selp.b32	%r264, %r362, 7, %p148;
setp.eq.s32	%p149, %r264, 0;
@%p149 bra BB94_280;

ld.local.u64 %rd760, [%rd4];
st.global.u64 [%rd64], %rd760;
st.global.u64 [%rd64+8], %rd1206;

BB94_280:
setp.lt.u32	%p151, %r264, 2;
@%p151 bra BB94_282;

st.global.u64 [%rd64+16], %rd1207;
st.global.u64 [%rd64+24], %rd1208;

BB94_282:
setp.lt.u32	%p153, %r264, 3;
@%p153 bra BB94_284;

st.global.u64 [%rd64+32], %rd1209;
st.global.u64 [%rd64+40], %rd1210;

BB94_284:
setp.lt.u32	%p155, %r264, 4;
@%p155 bra BB94_286;

st.global.u64 [%rd64+48], %rd1211;
st.global.u64 [%rd64+56], %rd1212;

BB94_286:
setp.lt.u32	%p157, %r264, 5;
@%p157 bra BB94_288;

st.global.u64 [%rd64+64], %rd1213;
st.global.u64 [%rd64+72], %rd1214;

BB94_288:
setp.lt.u32	%p159, %r264, 6;
@%p159 bra BB94_290;

st.global.u64 [%rd64+80], %rd1215;
st.global.u64 [%rd64+88], %rd1216;

BB94_290:
setp.lt.u32	%p161, %r264, 7;
@%p161 bra BB94_292;

st.global.u64 [%rd64+96], %rd1217;
st.global.u64 [%rd64+104], %rd1218;

BB94_292:
ld.param.u64 %rd872, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI9SliceCompEEEEPNSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EEEEEEvT__param_0+24];
ld.param.u64 %rd871, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEElSG_NS_6detail13compare_firstI9SliceCompEEEEPNSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EEEEEEvT__param_0+32];
cvta.to.global.u64 %rd390, %rd871;
cvta.to.global.u64 %rd391, %rd872;
bar.sync 0;
mad.lo.s32 %r363, %r367, -7, %r1;
mov.u32 %r292, 7;
min.u32 %r5, %r363, %r292;
mov.u32 %r364, 2;

BB94_293:
neg.s32 %r293, %r364;
and.b32 %r294, %r367, %r293;
add.s32 %r295, %r364, -1;
and.b32 %r296, %r295, %r367;
mul.lo.s32 %r297, %r296, 7;
min.u32 %r7, %r297, %r1;
mul.lo.s32 %r298, %r294, 7;
shr.u32 %r299, %r364, 1;
mul.lo.s32 %r300, %r299, 7;
min.u32 %r301, %r298, %r1;
add.s32 %r302, %r301, %r300;
min.u32 %r303, %r302, %r1;
add.s32 %r304, %r303, %r300;
min.u32 %r8, %r304, %r1;
sub.s32 %r305, %r303, %r301;
sub.s32 %r306, %r8, %r303;
cvt.u64.u32	%rd763, %r301;
add.s64 %rd394, %rd763, %rd1;
cvt.u64.u32	%rd395, %r303;
add.s64 %rd396, %rd395, %rd1;
setp.lt.u32	%p162, %r7, %r306;
sub.s32 %r307, %r7, %r306;
selp.b32	%r366, 0, %r307, %p162;
min.u32 %r365, %r305, %r7;
setp.ge.u32	%p163, %r366, %r365;
@%p163 bra BB94_302;

add.s32 %r11, %r7, -1;

BB94_295:
add.s32 %r308, %r365, %r366;
shr.u32 %r14, %r308, 1;
sub.s32 %r309, %r11, %r14;
cvt.u64.u32	%rd764, %r309;
add.s64 %rd765, %rd764, %rd396;
shl.b64 %rd766, %rd765, 4;
add.s64 %rd767, %rd5, %rd766;
ld.global.u64 %rd397, [%rd767];
or.b64 %rd768, %rd397, %rd537;
and.b64 %rd769, %rd768, -4294967296;
setp.eq.s64	%p164, %rd769, 0;
@%p164 bra BB94_297;
bra.uni BB94_296;

BB94_297:
cvt.u32.u64	%r310, %rd537;
cvt.u32.u64	%r311, %rd397;
div.u32 %r312, %r311, %r310;
cvt.u64.u32	%rd1335, %r312;
bra.uni BB94_298;

BB94_296:
div.s64 %rd1335, %rd397, %rd537;

BB94_298:
cvt.u64.u32	%rd770, %r14;
add.s64 %rd771, %rd394, %rd770;
shl.b64 %rd772, %rd771, 4;
add.s64 %rd773, %rd5, %rd772;
ld.global.u64 %rd401, [%rd773];
or.b64 %rd774, %rd401, %rd537;
and.b64 %rd775, %rd774, -4294967296;
setp.eq.s64	%p165, %rd775, 0;
@%p165 bra BB94_300;
bra.uni BB94_299;

BB94_300:
cvt.u32.u64	%r313, %rd537;
cvt.u32.u64	%r314, %rd401;
div.u32 %r315, %r314, %r313;
cvt.u64.u32	%rd1336, %r315;
bra.uni BB94_301;

BB94_299:
div.s64 %rd1336, %rd401, %rd537;

BB94_301:
add.s32 %r316, %r14, 1;
setp.lt.s64	%p166, %rd1335, %rd1336;
selp.b32	%r366, %r366, %r316, %p166;
selp.b32	%r365, %r14, %r365, %p166;
setp.lt.u32	%p167, %r366, %r365;
@%p167 bra BB94_295;

BB94_302:
cvt.u64.u32	%rd777, %r366;
add.s64 %rd405, %rd394, %rd777;
shl.b64 %rd778, %rd405, 4;
add.s64 %rd406, %rd5, %rd778;
shl.b64 %rd779, %rd396, 4;
add.s64 %rd407, %rd5, %rd779;
cvt.u64.u32	%rd780, %r7;
add.s64 %rd781, %rd780, %rd1;
add.s64 %rd782, %rd781, %rd395;
sub.s64 %rd408, %rd782, %rd777;
shl.b64 %rd783, %rd408, 4;
add.s64 %rd409, %rd5, %rd783;
cvt.u64.u32	%rd784, %r8;
add.s64 %rd785, %rd784, %rd1;
shl.b64 %rd786, %rd785, 4;
add.s64 %rd410, %rd5, %rd786;
mov.u64 %rd1337, 0;
mov.pred %p168, 0;
@%p168 bra BB94_304;

BB94_303:
add.s64 %rd787, %rd2, %rd1337;
mov.u16 %rs1, 0;
st.local.u8 [%rd787], %rs1;
add.s64 %rd1337, %rd1337, 1;
setp.lt.u64	%p169, %rd1337, 16;
@%p169 bra BB94_303;

BB94_304:
ld.global.u64 %rd789, [%rd406];
ld.global.u64 %rd790, [%rd406+8];
st.local.u64 [%rd2+8], %rd790;
st.local.u64 [%rd2], %rd789;
mov.u64 %rd1338, 0;
@%p168 bra BB94_306;

BB94_305:
add.s64 %rd791, %rd3, %rd1338;
mov.u16 %rs2, 0;
st.local.u8 [%rd791], %rs2;
add.s64 %rd1338, %rd1338, 1;
setp.lt.u64	%p171, %rd1338, 16;
@%p171 bra BB94_305;

BB94_306:
ld.global.u64 %rd792, [%rd409];
ld.global.u64 %rd793, [%rd409+8];
st.local.u64 [%rd3+8], %rd793;
st.local.u64 [%rd3], %rd792;
mov.pred %p223, -1;
setp.ge.u64	%p173, %rd409, %rd410;
@%p173 bra BB94_315;

mov.pred %p223, 0;
setp.ge.u64	%p175, %rd406, %rd407;
@%p175 bra BB94_315;

ld.local.u64 %rd415, [%rd3];
or.b64 %rd794, %rd415, %rd537;
and.b64 %rd795, %rd794, -4294967296;
setp.eq.s64	%p176, %rd795, 0;
@%p176 bra BB94_310;
bra.uni BB94_309;

BB94_310:
cvt.u32.u64	%r317, %rd537;
cvt.u32.u64	%r318, %rd415;
div.u32 %r319, %r318, %r317;
cvt.u64.u32	%rd1339, %r319;
bra.uni BB94_311;

BB94_309:
div.s64 %rd1339, %rd415, %rd537;

BB94_311:
ld.local.u64 %rd419, [%rd2];
or.b64 %rd796, %rd419, %rd537;
and.b64 %rd797, %rd796, -4294967296;
setp.eq.s64	%p177, %rd797, 0;
@%p177 bra BB94_313;
bra.uni BB94_312;

BB94_313:
cvt.u32.u64	%r320, %rd537;
cvt.u32.u64	%r321, %rd419;
div.u32 %r322, %r321, %r320;
cvt.u64.u32	%rd1340, %r322;
bra.uni BB94_314;

BB94_312:
div.s64 %rd1340, %rd419, %rd537;

BB94_314:
setp.ge.s64	%p223, %rd1339, %rd1340;

BB94_315:
selp.b64	%rd798, %rd2, %rd3, %p223;
ld.local.u64 %rd423, [%rd798];
ld.local.u64 %rd424, [%rd798+8];
@%p223 bra BB94_317;
bra.uni BB94_316;

BB94_317:
add.s64 %rd804, %rd778, %rd5;
add.s64 %rd426, %rd804, 16;
ld.global.u64 %rd805, [%rd406+16];
st.local.u64 [%rd2], %rd805;
ld.global.u64 %rd806, [%rd406+24];
st.local.u64 [%rd2+8], %rd806;
mov.u64 %rd1373, %rd409;
mov.u64 %rd1374, %rd409;
mov.u64 %rd1397, %rd426;
mov.u64 %rd1398, %rd426;
bra.uni BB94_318;

BB94_316:
add.s64 %rd800, %rd783, %rd5;
add.s64 %rd425, %rd800, 16;
ld.global.u64 %rd801, [%rd409+16];
st.local.u64 [%rd3], %rd801;
ld.global.u64 %rd802, [%rd409+24];
st.local.u64 [%rd3+8], %rd802;
mov.u64 %rd1373, %rd425;
mov.u64 %rd1374, %rd425;
mov.u64 %rd1397, %rd406;
mov.u64 %rd1398, %rd406;

BB94_318:
mov.u64 %rd430, %rd1397;
mov.u64 %rd1396, %rd1398;
mov.u64 %rd428, %rd1373;
mov.u64 %rd1372, %rd1374;
mov.pred %p224, -1;
setp.ge.u64	%p179, %rd1372, %rd410;
@%p179 bra BB94_327;

mov.pred %p224, 0;
setp.ge.u64	%p181, %rd1396, %rd407;
@%p181 bra BB94_327;

ld.local.u64 %rd431, [%rd3];
or.b64 %rd807, %rd431, %rd537;
and.b64 %rd808, %rd807, -4294967296;
setp.eq.s64	%p182, %rd808, 0;
@%p182 bra BB94_322;
bra.uni BB94_321;

BB94_322:
cvt.u32.u64	%r323, %rd537;
cvt.u32.u64	%r324, %rd431;
div.u32 %r325, %r324, %r323;
cvt.u64.u32	%rd1341, %r325;
bra.uni BB94_323;

BB94_321:
div.s64 %rd1341, %rd431, %rd537;

BB94_323:
ld.local.u64 %rd435, [%rd2];
or.b64 %rd809, %rd435, %rd537;
and.b64 %rd810, %rd809, -4294967296;
setp.eq.s64	%p183, %rd810, 0;
@%p183 bra BB94_325;
bra.uni BB94_324;

BB94_325:
cvt.u32.u64	%r326, %rd537;
cvt.u32.u64	%r327, %rd435;
div.u32 %r328, %r327, %r326;
cvt.u64.u32	%rd1342, %r328;
bra.uni BB94_326;

BB94_324:
div.s64 %rd1342, %rd435, %rd537;

BB94_326:
setp.ge.s64	%p224, %rd1341, %rd1342;

BB94_327:
selp.b64	%rd811, %rd2, %rd3, %p224;
ld.local.u64 %rd439, [%rd811];
ld.local.u64 %rd440, [%rd811+8];
@%p224 bra BB94_329;
bra.uni BB94_328;

BB94_329:
add.s64 %rd1396, %rd1396, 16;
add.s64 %rd444, %rd430, 16;
ld.global.u64 %rd814, [%rd430+16];
st.local.u64 [%rd2], %rd814;
ld.global.u64 %rd815, [%rd430+24];
st.local.u64 [%rd2+8], %rd815;
mov.u64 %rd1371, %rd428;
mov.u64 %rd1395, %rd444;
bra.uni BB94_330;

BB94_328:
add.s64 %rd1372, %rd1372, 16;
add.s64 %rd442, %rd428, 16;
ld.global.u64 %rd812, [%rd428+16];
st.local.u64 [%rd3], %rd812;
ld.global.u64 %rd813, [%rd428+24];
st.local.u64 [%rd3+8], %rd813;
mov.u64 %rd1371, %rd442;
mov.u64 %rd1395, %rd430;

BB94_330:
mov.u64 %rd448, %rd1395;
mov.u64 %rd1394, %rd1396;
mov.u64 %rd446, %rd1371;
mov.u64 %rd1370, %rd1372;
mov.pred %p225, -1;
setp.ge.u64	%p185, %rd1370, %rd410;
@%p185 bra BB94_339;

mov.pred %p225, 0;
setp.ge.u64	%p187, %rd1394, %rd407;
@%p187 bra BB94_339;

ld.local.u64 %rd449, [%rd3];
or.b64 %rd816, %rd449, %rd537;
and.b64 %rd817, %rd816, -4294967296;
setp.eq.s64	%p188, %rd817, 0;
@%p188 bra BB94_334;
bra.uni BB94_333;

BB94_334:
cvt.u32.u64	%r329, %rd537;
cvt.u32.u64	%r330, %rd449;
div.u32 %r331, %r330, %r329;
cvt.u64.u32	%rd1343, %r331;
bra.uni BB94_335;

BB94_333:
div.s64 %rd1343, %rd449, %rd537;

BB94_335:
ld.local.u64 %rd453, [%rd2];
or.b64 %rd818, %rd453, %rd537;
and.b64 %rd819, %rd818, -4294967296;
setp.eq.s64	%p189, %rd819, 0;
@%p189 bra BB94_337;
bra.uni BB94_336;

BB94_337:
cvt.u32.u64	%r332, %rd537;
cvt.u32.u64	%r333, %rd453;
div.u32 %r334, %r333, %r332;
cvt.u64.u32	%rd1344, %r334;
bra.uni BB94_338;

BB94_336:
div.s64 %rd1344, %rd453, %rd537;

BB94_338:
setp.ge.s64	%p225, %rd1343, %rd1344;

BB94_339:
selp.b64	%rd820, %rd2, %rd3, %p225;
ld.local.u64 %rd457, [%rd820];
ld.local.u64 %rd458, [%rd820+8];
@%p225 bra BB94_341;
bra.uni BB94_340;

BB94_341:
add.s64 %rd1394, %rd1394, 16;
add.s64 %rd462, %rd448, 16;
ld.global.u64 %rd823, [%rd448+16];
st.local.u64 [%rd2], %rd823;
ld.global.u64 %rd824, [%rd448+24];
st.local.u64 [%rd2+8], %rd824;
mov.u64 %rd1369, %rd446;
mov.u64 %rd1393, %rd462;
bra.uni BB94_342;

BB94_340:
add.s64 %rd1370, %rd1370, 16;
add.s64 %rd460, %rd446, 16;
ld.global.u64 %rd821, [%rd446+16];
st.local.u64 [%rd3], %rd821;
ld.global.u64 %rd822, [%rd446+24];
st.local.u64 [%rd3+8], %rd822;
mov.u64 %rd1369, %rd460;
mov.u64 %rd1393, %rd448;

BB94_342:
mov.u64 %rd466, %rd1393;
mov.u64 %rd1392, %rd1394;
mov.u64 %rd464, %rd1369;
mov.u64 %rd1368, %rd1370;
mov.pred %p226, -1;
setp.ge.u64	%p191, %rd1368, %rd410;
@%p191 bra BB94_351;

mov.pred %p226, 0;
setp.ge.u64	%p193, %rd1392, %rd407;
@%p193 bra BB94_351;

ld.local.u64 %rd467, [%rd3];
or.b64 %rd825, %rd467, %rd537;
and.b64 %rd826, %rd825, -4294967296;
setp.eq.s64	%p194, %rd826, 0;
@%p194 bra BB94_346;
bra.uni BB94_345;

BB94_346:
cvt.u32.u64	%r335, %rd537;
cvt.u32.u64	%r336, %rd467;
div.u32 %r337, %r336, %r335;
cvt.u64.u32	%rd1345, %r337;
bra.uni BB94_347;

BB94_345:
div.s64 %rd1345, %rd467, %rd537;

BB94_347:
ld.local.u64 %rd471, [%rd2];
or.b64 %rd827, %rd471, %rd537;
and.b64 %rd828, %rd827, -4294967296;
setp.eq.s64	%p195, %rd828, 0;
@%p195 bra BB94_349;
bra.uni BB94_348;

BB94_349:
cvt.u32.u64	%r338, %rd537;
cvt.u32.u64	%r339, %rd471;
div.u32 %r340, %r339, %r338;
cvt.u64.u32	%rd1346, %r340;
bra.uni BB94_350;

BB94_348:
div.s64 %rd1346, %rd471, %rd537;

BB94_350:
setp.ge.s64	%p226, %rd1345, %rd1346;

BB94_351:
selp.b64	%rd829, %rd2, %rd3, %p226;
ld.local.u64 %rd475, [%rd829];
ld.local.u64 %rd476, [%rd829+8];
@%p226 bra BB94_353;
bra.uni BB94_352;

BB94_353:
add.s64 %rd1392, %rd1392, 16;
add.s64 %rd480, %rd466, 16;
ld.global.u64 %rd832, [%rd466+16];
st.local.u64 [%rd2], %rd832;
ld.global.u64 %rd833, [%rd466+24];
st.local.u64 [%rd2+8], %rd833;
mov.u64 %rd1367, %rd464;
mov.u64 %rd1391, %rd480;
bra.uni BB94_354;

BB94_352:
add.s64 %rd1368, %rd1368, 16;
add.s64 %rd478, %rd464, 16;
ld.global.u64 %rd830, [%rd464+16];
st.local.u64 [%rd3], %rd830;
ld.global.u64 %rd831, [%rd464+24];
st.local.u64 [%rd3+8], %rd831;
mov.u64 %rd1367, %rd478;
mov.u64 %rd1391, %rd466;

BB94_354:
mov.u64 %rd484, %rd1391;
mov.u64 %rd1390, %rd1392;
mov.u64 %rd482, %rd1367;
mov.u64 %rd1366, %rd1368;
mov.pred %p227, -1;
setp.ge.u64	%p197, %rd1366, %rd410;
@%p197 bra BB94_363;

mov.pred %p227, 0;
setp.ge.u64	%p199, %rd1390, %rd407;
@%p199 bra BB94_363;

ld.local.u64 %rd485, [%rd3];
or.b64 %rd834, %rd485, %rd537;
and.b64 %rd835, %rd834, -4294967296;
setp.eq.s64	%p200, %rd835, 0;
@%p200 bra BB94_358;
bra.uni BB94_357;

BB94_358:
cvt.u32.u64	%r341, %rd537;
cvt.u32.u64	%r342, %rd485;
div.u32 %r343, %r342, %r341;
cvt.u64.u32	%rd1347, %r343;
bra.uni BB94_359;

BB94_357:
div.s64 %rd1347, %rd485, %rd537;

BB94_359:
ld.local.u64 %rd489, [%rd2];
or.b64 %rd836, %rd489, %rd537;
and.b64 %rd837, %rd836, -4294967296;
setp.eq.s64	%p201, %rd837, 0;
@%p201 bra BB94_361;
bra.uni BB94_360;

BB94_361:
cvt.u32.u64	%r344, %rd537;
cvt.u32.u64	%r345, %rd489;
div.u32 %r346, %r345, %r344;
cvt.u64.u32	%rd1348, %r346;
bra.uni BB94_362;

BB94_360:
div.s64 %rd1348, %rd489, %rd537;

BB94_362:
setp.ge.s64	%p227, %rd1347, %rd1348;

BB94_363:
selp.b64	%rd838, %rd2, %rd3, %p227;
ld.local.u64 %rd493, [%rd838];
ld.local.u64 %rd494, [%rd838+8];
@%p227 bra BB94_365;
bra.uni BB94_364;

BB94_365:
add.s64 %rd1390, %rd1390, 16;
add.s64 %rd498, %rd484, 16;
ld.global.u64 %rd841, [%rd484+16];
st.local.u64 [%rd2], %rd841;
ld.global.u64 %rd842, [%rd484+24];
st.local.u64 [%rd2+8], %rd842;
mov.u64 %rd1365, %rd482;
mov.u64 %rd1389, %rd498;
bra.uni BB94_366;

BB94_364:
add.s64 %rd1366, %rd1366, 16;
add.s64 %rd496, %rd482, 16;
ld.global.u64 %rd839, [%rd482+16];
st.local.u64 [%rd3], %rd839;
ld.global.u64 %rd840, [%rd482+24];
st.local.u64 [%rd3+8], %rd840;
mov.u64 %rd1365, %rd496;
mov.u64 %rd1389, %rd484;

BB94_366:
mov.u64 %rd502, %rd1389;
mov.u64 %rd1388, %rd1390;
mov.u64 %rd500, %rd1365;
mov.u64 %rd1364, %rd1366;
mov.pred %p228, -1;
setp.ge.u64	%p203, %rd1364, %rd410;
@%p203 bra BB94_375;

mov.pred %p228, 0;
setp.ge.u64	%p205, %rd1388, %rd407;
@%p205 bra BB94_375;

ld.local.u64 %rd503, [%rd3];
or.b64 %rd843, %rd503, %rd537;
and.b64 %rd844, %rd843, -4294967296;
setp.eq.s64	%p206, %rd844, 0;
@%p206 bra BB94_370;
bra.uni BB94_369;

BB94_370:
cvt.u32.u64	%r347, %rd537;
cvt.u32.u64	%r348, %rd503;
div.u32 %r349, %r348, %r347;
cvt.u64.u32	%rd1349, %r349;
bra.uni BB94_371;

BB94_369:
div.s64 %rd1349, %rd503, %rd537;

BB94_371:
ld.local.u64 %rd507, [%rd2];
or.b64 %rd845, %rd507, %rd537;
and.b64 %rd846, %rd845, -4294967296;
setp.eq.s64	%p207, %rd846, 0;
@%p207 bra BB94_373;
bra.uni BB94_372;

BB94_373:
cvt.u32.u64	%r350, %rd537;
cvt.u32.u64	%r351, %rd507;
div.u32 %r352, %r351, %r350;
cvt.u64.u32	%rd1350, %r352;
bra.uni BB94_374;

BB94_372:
div.s64 %rd1350, %rd507, %rd537;

BB94_374:
setp.ge.s64	%p228, %rd1349, %rd1350;

BB94_375:
selp.b64	%rd847, %rd2, %rd3, %p228;
ld.local.u64 %rd511, [%rd847];
ld.local.u64 %rd512, [%rd847+8];
@%p228 bra BB94_377;
bra.uni BB94_376;

BB94_377:
add.s64 %rd1388, %rd1388, 16;
add.s64 %rd516, %rd502, 16;
ld.global.u64 %rd850, [%rd502+16];
st.local.u64 [%rd2], %rd850;
ld.global.u64 %rd851, [%rd502+24];
st.local.u64 [%rd2+8], %rd851;
mov.u64 %rd1363, %rd500;
mov.u64 %rd1387, %rd516;
bra.uni BB94_378;

BB94_376:
add.s64 %rd1364, %rd1364, 16;
add.s64 %rd514, %rd500, 16;
ld.global.u64 %rd848, [%rd500+16];
st.local.u64 [%rd3], %rd848;
ld.global.u64 %rd849, [%rd500+24];
st.local.u64 [%rd3+8], %rd849;
mov.u64 %rd1363, %rd514;
mov.u64 %rd1387, %rd502;

BB94_378:
mov.pred %p208, -1;
setp.ge.u64	%p209, %rd1364, %rd410;
mov.pred %p229, %p208;
@%p209 bra BB94_387;

setp.ge.u64	%p211, %rd1388, %rd407;
mov.pred %p229, %p168;
@%p211 bra BB94_387;

ld.local.u64 %rd521, [%rd3];
or.b64 %rd852, %rd521, %rd537;
and.b64 %rd853, %rd852, -4294967296;
setp.eq.s64	%p212, %rd853, 0;
@%p212 bra BB94_382;
bra.uni BB94_381;

BB94_382:
cvt.u32.u64	%r353, %rd537;
cvt.u32.u64	%r354, %rd521;
div.u32 %r355, %r354, %r353;
cvt.u64.u32	%rd1399, %r355;
bra.uni BB94_383;

BB94_381:
div.s64 %rd1399, %rd521, %rd537;

BB94_383:
ld.local.u64 %rd525, [%rd2];
or.b64 %rd854, %rd525, %rd537;
and.b64 %rd855, %rd854, -4294967296;
setp.eq.s64	%p213, %rd855, 0;
@%p213 bra BB94_385;
bra.uni BB94_384;

BB94_385:
cvt.u32.u64	%r356, %rd537;
cvt.u32.u64	%r357, %rd525;
div.u32 %r358, %r357, %r356;
cvt.u64.u32	%rd1400, %r358;
bra.uni BB94_386;

BB94_384:
div.s64 %rd1400, %rd525, %rd537;

BB94_386:
setp.ge.s64	%p229, %rd1399, %rd1400;

BB94_387:
selp.b64	%rd856, %rd2, %rd3, %p229;
ld.local.u64 %rd529, [%rd856];
ld.local.u64 %rd530, [%rd856+8];
@%p229 bra BB94_389;
bra.uni BB94_388;

BB94_389:
ld.global.u64 %rd859, [%rd1387+16];
st.local.u64 [%rd2], %rd859;
ld.global.u64 %rd860, [%rd1387+24];
st.local.u64 [%rd2+8], %rd860;
bra.uni BB94_390;

BB94_388:
ld.global.u64 %rd857, [%rd1363+16];
st.local.u64 [%rd3], %rd857;
ld.global.u64 %rd858, [%rd1363+24];
st.local.u64 [%rd3+8], %rd858;

BB94_390:
setp.eq.s32	%p15, %r5, 0;
bar.sync 0;
@%p15 bra BB94_392;

st.global.u64 [%rd64], %rd423;
st.global.u64 [%rd64+8], %rd424;

BB94_392:
setp.lt.u32	%p214, %r5, 2;
@%p214 bra BB94_394;

st.global.u64 [%rd64+16], %rd439;
st.global.u64 [%rd64+24], %rd440;

BB94_394:
setp.lt.u32	%p215, %r5, 3;
@%p215 bra BB94_396;

st.global.u64 [%rd64+32], %rd457;
st.global.u64 [%rd64+40], %rd458;

BB94_396:
setp.lt.u32	%p216, %r5, 4;
@%p216 bra BB94_398;

st.global.u64 [%rd64+48], %rd475;
st.global.u64 [%rd64+56], %rd476;

BB94_398:
setp.lt.u32	%p217, %r5, 5;
@%p217 bra BB94_400;

st.global.u64 [%rd64+64], %rd493;
st.global.u64 [%rd64+72], %rd494;

BB94_400:
setp.lt.u32	%p218, %r5, 6;
@%p218 bra BB94_402;

st.global.u64 [%rd64+80], %rd511;
st.global.u64 [%rd64+88], %rd512;

BB94_402:
setp.lt.u32	%p219, %r5, 7;
@%p219 bra BB94_404;

st.global.u64 [%rd64+96], %rd529;
st.global.u64 [%rd64+104], %rd530;

BB94_404:
bar.sync 0;
shl.b32 %r364, %r364, 1;
setp.lt.u32	%p220, %r364, 257;
@%p220 bra BB94_293;

setp.ge.u32	%p221, %r367, %r1;
@%p221 bra BB94_407;

BB94_406:
cvt.u64.u32	%rd861, %r367;
add.s64 %rd862, %rd861, %rd541;
shl.b64 %rd863, %rd862, 3;
add.s64 %rd864, %rd391, %rd863;
add.s64 %rd865, %rd390, %rd863;
add.s64 %rd866, %rd861, %rd1;
shl.b64 %rd867, %rd866, 4;
add.s64 %rd868, %rd5, %rd867;
ld.global.u64 %rd869, [%rd868];
st.global.u64 [%rd864], %rd869;
ld.global.u64 %rd870, [%rd868+8];
st.global.u64 [%rd865], %rd870;
add.s32 %r367, %r367, 256;
setp.lt.u32	%p222, %r367, %r1;
@%p222 bra BB94_406;

BB94_407:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElSF_NS_6detail13compare_firstI9SliceCompEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElSF_NS_6detail13compare_firstI9SliceCompEEEEEEvT__param_0[48]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot95[144];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<226>;
.reg .b32 %r<375>;
.reg .b64 %rd<1402>;


mov.u64 %rd1401, __local_depot95;
cvta.local.u64 %SP, %rd1401;
ld.param.u64 %rd531, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElSF_NS_6detail13compare_firstI9SliceCompEEEEEEvT__param_0+40];
ld.param.u64 %rd527, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElSF_NS_6detail13compare_firstI9SliceCompEEEEEEvT__param_0+8];
ld.param.u64 %rd526, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElSF_NS_6detail13compare_firstI9SliceCompEEEEEEvT__param_0];
ld.param.u64 %rd528, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElSF_NS_6detail13compare_firstI9SliceCompEEEEEEvT__param_0+16];
mov.u32 %r22, %ctaid.x;
mul.lo.s32 %r23, %r22, 1792;
cvt.u64.u32	%rd532, %r23;
sub.s64 %rd533, %rd528, %rd532;
cvt.u32.u64	%r24, %rd533;
mov.u32 %r25, 1792;
min.u32 %r1, %r24, %r25;
add.u64 %rd534, %SP, 16;
cvta.to.local.u64 %rd1, %rd534;
add.u64 %rd535, %SP, 0;
cvta.to.local.u64 %rd2, %rd535;
add.u64 %rd536, %SP, 32;
cvta.to.local.u64 %rd3, %rd536;
cvta.to.global.u64 %rd537, %rd526;
cvta.to.global.u64 %rd538, %rd527;
setp.gt.u32	%p16, %r1, 1791;
mov.u32 %r374, %tid.x;
cvt.u64.u32	%rd539, %r374;
add.s64 %rd540, %rd539, %rd532;
shl.b64 %rd541, %rd540, 3;
add.s64 %rd4, %rd537, %rd541;
add.s64 %rd5, %rd538, %rd541;
@%p16 bra BB95_15;
bra.uni BB95_1;

BB95_15:
ld.global.u64 %rd905, [%rd4];
ld.global.u64 %rd896, [%rd5];
ld.global.u64 %rd906, [%rd4+2048];
ld.global.u64 %rd895, [%rd5+2048];
ld.global.u64 %rd907, [%rd4+4096];
ld.global.u64 %rd894, [%rd5+4096];
ld.global.u64 %rd893, [%rd4+6144];
ld.global.u64 %rd892, [%rd5+6144];
ld.global.u64 %rd891, [%rd4+8192];
ld.global.u64 %rd890, [%rd5+8192];
ld.global.u64 %rd889, [%rd4+10240];
ld.global.u64 %rd888, [%rd5+10240];
ld.global.u64 %rd887, [%rd4+12288];
ld.global.u64 %rd886, [%rd5+12288];
bra.uni BB95_16;

BB95_1:
mov.u64 %rd543, 0;
mov.u64 %rd896, %rd543;
setp.ge.u32	%p17, %r374, %r1;
mov.u64 %rd910, %rd543;
@%p17 bra BB95_3;

ld.global.u64 %rd6, [%rd4];
ld.global.u64 %rd896, [%rd5];
mov.u64 %rd910, %rd6;

BB95_3:
mov.u64 %rd899, %rd910;
mov.u64 %rd905, %rd899;
add.s32 %r26, %r374, 256;
mov.u64 %rd895, %rd543;
setp.ge.u32	%p18, %r26, %r1;
mov.u64 %rd909, %rd543;
@%p18 bra BB95_5;

ld.global.u64 %rd909, [%rd4+2048];
ld.global.u64 %rd895, [%rd5+2048];

BB95_5:
mov.u64 %rd906, %rd909;
add.s32 %r27, %r374, 512;
mov.u64 %rd894, %rd543;
setp.ge.u32	%p19, %r27, %r1;
mov.u64 %rd908, %rd543;
@%p19 bra BB95_7;

ld.global.u64 %rd908, [%rd4+4096];
ld.global.u64 %rd894, [%rd5+4096];

BB95_7:
mov.u64 %rd907, %rd908;
mov.u64 %rd893, 0;
add.s32 %r28, %r374, 768;
mov.u64 %rd892, %rd893;
setp.ge.u32	%p20, %r28, %r1;
@%p20 bra BB95_9;

ld.global.u64 %rd893, [%rd4+6144];
ld.global.u64 %rd892, [%rd5+6144];

BB95_9:
mov.u64 %rd891, 0;
add.s32 %r29, %r374, 1024;
mov.u64 %rd890, %rd891;
setp.ge.u32	%p21, %r29, %r1;
@%p21 bra BB95_11;

ld.global.u64 %rd891, [%rd4+8192];
ld.global.u64 %rd890, [%rd5+8192];

BB95_11:
mov.u64 %rd889, 0;
add.s32 %r30, %r374, 1280;
mov.u64 %rd888, %rd889;
setp.ge.u32	%p22, %r30, %r1;
@%p22 bra BB95_13;

ld.global.u64 %rd889, [%rd4+10240];
ld.global.u64 %rd888, [%rd5+10240];

BB95_13:
mov.u64 %rd887, 0;
add.s32 %r31, %r374, 1536;
mov.u64 %rd886, %rd887;
setp.ge.u32	%p23, %r31, %r1;
@%p23 bra BB95_16;

ld.global.u64 %rd887, [%rd4+12288];
ld.global.u64 %rd886, [%rd5+12288];

BB95_16:
@%p16 bra BB95_31;
bra.uni BB95_17;

BB95_31:
mov.u32 %r52, %tid.x;
mul.wide.u32 %rd577, %r52, 16;
mov.u64 %rd578, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd579, %rd578, %rd577;
st.shared.u64 [%rd579], %rd905;
st.shared.u64 [%rd579+8], %rd896;
st.shared.u64 [%rd579+4096], %rd906;
st.shared.u64 [%rd579+4104], %rd895;
st.shared.u64 [%rd579+8192], %rd907;
st.shared.u64 [%rd579+8200], %rd894;
st.shared.u64 [%rd579+12288], %rd893;
st.shared.u64 [%rd579+12296], %rd892;
st.shared.u64 [%rd579+16384], %rd891;
st.shared.u64 [%rd579+16392], %rd890;
st.shared.u64 [%rd579+20480], %rd889;
st.shared.u64 [%rd579+20488], %rd888;
st.shared.u64 [%rd579+24576], %rd887;
st.shared.u64 [%rd579+24584], %rd886;
bra.uni BB95_32;

BB95_17:
setp.ge.u32	%p25, %r374, %r1;
@%p25 bra BB95_19;

mul.wide.u32 %rd556, %r374, 16;
mov.u64 %rd557, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd558, %rd557, %rd556;
st.shared.u64 [%rd558], %rd905;
st.shared.u64 [%rd558+8], %rd896;

BB95_19:
add.s32 %r35, %r374, 256;
setp.ge.u32	%p26, %r35, %r1;
@%p26 bra BB95_21;

mul.wide.u32 %rd559, %r374, 16;
mov.u64 %rd560, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd561, %rd560, %rd559;
st.shared.u64 [%rd561+4096], %rd906;
st.shared.u64 [%rd561+4104], %rd895;

BB95_21:
add.s32 %r38, %r374, 512;
setp.ge.u32	%p27, %r38, %r1;
@%p27 bra BB95_23;

mul.wide.u32 %rd562, %r374, 16;
mov.u64 %rd563, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd564, %rd563, %rd562;
st.shared.u64 [%rd564+8192], %rd907;
st.shared.u64 [%rd564+8200], %rd894;

BB95_23:
add.s32 %r41, %r374, 768;
setp.ge.u32	%p28, %r41, %r1;
@%p28 bra BB95_25;

mul.wide.u32 %rd565, %r374, 16;
mov.u64 %rd566, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd567, %rd566, %rd565;
st.shared.u64 [%rd567+12288], %rd893;
st.shared.u64 [%rd567+12296], %rd892;

BB95_25:
add.s32 %r44, %r374, 1024;
setp.ge.u32	%p29, %r44, %r1;
@%p29 bra BB95_27;

mul.wide.u32 %rd568, %r374, 16;
mov.u64 %rd569, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd570, %rd569, %rd568;
st.shared.u64 [%rd570+16384], %rd891;
st.shared.u64 [%rd570+16392], %rd890;

BB95_27:
add.s32 %r47, %r374, 1280;
setp.ge.u32	%p30, %r47, %r1;
@%p30 bra BB95_29;

mul.wide.u32 %rd571, %r374, 16;
mov.u64 %rd572, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd573, %rd572, %rd571;
st.shared.u64 [%rd573+20480], %rd889;
st.shared.u64 [%rd573+20488], %rd888;

BB95_29:
add.s32 %r50, %r374, 1536;
setp.ge.u32	%p31, %r50, %r1;
@%p31 bra BB95_32;

mul.wide.u32 %rd574, %r374, 16;
mov.u64 %rd575, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd576, %rd575, %rd574;
st.shared.u64 [%rd576+24576], %rd887;
st.shared.u64 [%rd576+24584], %rd886;

BB95_32:
bar.sync 0;
mov.u64 %rd580, 0;
st.local.u64 [%rd3], %rd580;
st.local.u64 [%rd3+8], %rd580;
st.local.u64 [%rd3+16], %rd580;
st.local.u64 [%rd3+24], %rd580;
st.local.u64 [%rd3+32], %rd580;
st.local.u64 [%rd3+40], %rd580;
st.local.u64 [%rd3+48], %rd580;
st.local.u64 [%rd3+56], %rd580;
st.local.u64 [%rd3+64], %rd580;
st.local.u64 [%rd3+72], %rd580;
st.local.u64 [%rd3+80], %rd580;
st.local.u64 [%rd3+88], %rd580;
st.local.u64 [%rd3+96], %rd580;
st.local.u64 [%rd3+104], %rd580;
mul.lo.s32 %r54, %r374, 7;
add.s32 %r55, %r54, 7;
setp.gt.u32	%p32, %r55, %r1;
mad.lo.s32 %r56, %r374, -7, %r1;
selp.b32	%r3, %r56, 7, %p32;
setp.eq.s32	%p33, %r3, 0;
mul.wide.u32 %rd581, %r54, 16;
mov.u64 %rd582, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd61, %rd582, %rd581;
mov.u64 %rd1312, %rd580;
@%p33 bra BB95_34;

ld.shared.u64 %rd583, [%rd61];
ld.shared.u64 %rd62, [%rd61+8];
st.local.u64 [%rd3], %rd583;
st.local.u64 [%rd3+8], %rd62;
mov.u64 %rd1312, %rd62;

BB95_34:
mov.u64 %rd968, %rd1312;
mov.u64 %rd1302, %rd968;
mov.u64 %rd1300, %rd580;
setp.lt.u32	%p34, %r3, 2;
mov.u64 %rd1311, %rd580;
@%p34 bra BB95_36;

ld.shared.u64 %rd1311, [%rd61+16];
ld.shared.u64 %rd1300, [%rd61+24];
st.local.u64 [%rd3+16], %rd1311;
st.local.u64 [%rd3+24], %rd1300;

BB95_36:
mov.u64 %rd1301, %rd1311;
mov.u64 %rd1298, %rd1300;
mov.u64 %rd1317, %rd580;
setp.lt.u32	%p35, %r3, 3;
mov.u64 %rd1310, %rd580;
@%p35 bra BB95_38;

ld.shared.u64 %rd1310, [%rd61+32];
ld.shared.u64 %rd1317, [%rd61+40];
st.local.u64 [%rd3+32], %rd1310;
st.local.u64 [%rd3+40], %rd1317;

BB95_38:
mov.u64 %rd1304, %rd1310;
mov.u64 %rd1315, %rd1317;
mov.u64 %rd1320, %rd580;
setp.lt.u32	%p36, %r3, 4;
mov.u64 %rd1309, %rd580;
@%p36 bra BB95_40;

ld.shared.u64 %rd1309, [%rd61+48];
ld.shared.u64 %rd1320, [%rd61+56];
st.local.u64 [%rd3+48], %rd1309;
st.local.u64 [%rd3+56], %rd1320;

BB95_40:
mov.u64 %rd1303, %rd1309;
mov.u64 %rd1318, %rd1320;
mov.u64 %rd1333, 0;
mov.u64 %rd1325, %rd1333;
setp.lt.u32	%p37, %r3, 5;
@%p37 bra BB95_42;

ld.shared.u64 %rd1333, [%rd61+64];
ld.shared.u64 %rd1325, [%rd61+72];
st.local.u64 [%rd3+64], %rd1333;
st.local.u64 [%rd3+72], %rd1325;

BB95_42:
mov.u64 %rd1331, %rd1333;
mov.u64 %rd1323, %rd1325;
mov.u64 %rd1336, 0;
mov.u64 %rd1328, %rd1336;
setp.lt.u32	%p38, %r3, 6;
@%p38 bra BB95_44;

ld.shared.u64 %rd1336, [%rd61+80];
ld.shared.u64 %rd1328, [%rd61+88];
st.local.u64 [%rd3+80], %rd1336;
st.local.u64 [%rd3+88], %rd1328;

BB95_44:
mov.u64 %rd1334, %rd1336;
mov.u64 %rd1326, %rd1328;
mov.u64 %rd1340, 0;
mov.u64 %rd1338, %rd1340;
setp.lt.u32	%p39, %r3, 7;
@%p39 bra BB95_46;

ld.shared.u64 %rd1340, [%rd61+96];
ld.shared.u64 %rd1338, [%rd61+104];
st.local.u64 [%rd3+96], %rd1340;
st.local.u64 [%rd3+104], %rd1338;

BB95_46:
mov.u64 %rd1339, %rd1340;
mov.u64 %rd1337, %rd1338;
setp.gt.u32	%p40, %r3, 6;
@%p40 bra BB95_109;

ld.local.u64 %rd596, [%rd3];
ld.local.u64 %rd597, [%rd3+8];
st.local.u64 [%rd2+8], %rd597;
st.local.u64 [%rd2], %rd596;
@%p34 bra BB95_55;

ld.local.u64 %rd89, [%rd2];
or.b64 %rd602, %rd89, %rd531;
and.b64 %rd603, %rd602, -4294967296;
setp.eq.s64	%p42, %rd603, 0;
@%p42 bra BB95_50;

div.s64 %rd911, %rd89, %rd531;
bra.uni BB95_51;

BB95_50:
cvt.u32.u64	%r57, %rd531;
cvt.u32.u64	%r58, %rd89;
div.u32 %r59, %r58, %r57;
cvt.u64.u32	%rd911, %r59;

BB95_51:
or.b64 %rd604, %rd1301, %rd531;
and.b64 %rd605, %rd604, -4294967296;
setp.eq.s64	%p43, %rd605, 0;
@%p43 bra BB95_53;

div.s64 %rd912, %rd1301, %rd531;
bra.uni BB95_54;

BB95_53:
cvt.u32.u64	%r60, %rd531;
cvt.u32.u64	%r61, %rd1301;
div.u32 %r62, %r61, %r60;
cvt.u64.u32	%rd912, %r62;

BB95_54:
setp.lt.s64	%p44, %rd911, %rd912;
selp.b64	%rd606, %rd1301, %rd89, %p44;
add.s64 %rd609, %rd3, 16;
selp.b64	%rd610, %rd609, %rd2, %p44;
st.local.u64 [%rd2], %rd606;
ld.local.u64 %rd611, [%rd610+8];
st.local.u64 [%rd2+8], %rd611;

BB95_55:
mov.u32 %r63, %tid.x;
mad.lo.s32 %r64, %r63, 7, 7;
setp.gt.u32	%p45, %r64, %r1;
mad.lo.s32 %r65, %r63, -7, %r1;
selp.b32	%r66, %r65, 7, %p45;
setp.lt.u32	%p46, %r66, 3;
@%p46 bra BB95_63;

ld.local.u64 %rd96, [%rd2];
or.b64 %rd614, %rd96, %rd531;
and.b64 %rd615, %rd614, -4294967296;
setp.eq.s64	%p47, %rd615, 0;
@%p47 bra BB95_58;

div.s64 %rd913, %rd96, %rd531;
bra.uni BB95_59;

BB95_58:
cvt.u32.u64	%r67, %rd531;
cvt.u32.u64	%r68, %rd96;
div.u32 %r69, %r68, %r67;
cvt.u64.u32	%rd913, %r69;

BB95_59:
or.b64 %rd616, %rd1304, %rd531;
and.b64 %rd617, %rd616, -4294967296;
setp.eq.s64	%p48, %rd617, 0;
@%p48 bra BB95_61;

div.s64 %rd914, %rd1304, %rd531;
bra.uni BB95_62;

BB95_61:
cvt.u32.u64	%r70, %rd531;
cvt.u32.u64	%r71, %rd1304;
div.u32 %r72, %r71, %r70;
cvt.u64.u32	%rd914, %r72;

BB95_62:
setp.lt.s64	%p49, %rd913, %rd914;
selp.b64	%rd618, %rd1304, %rd96, %p49;
add.s64 %rd621, %rd3, 32;
selp.b64	%rd622, %rd621, %rd2, %p49;
st.local.u64 [%rd2], %rd618;
ld.local.u64 %rd623, [%rd622+8];
st.local.u64 [%rd2+8], %rd623;

BB95_63:
setp.lt.u32	%p51, %r66, 4;
@%p51 bra BB95_71;

ld.local.u64 %rd103, [%rd2];
or.b64 %rd626, %rd103, %rd531;
and.b64 %rd627, %rd626, -4294967296;
setp.eq.s64	%p52, %rd627, 0;
@%p52 bra BB95_66;

div.s64 %rd915, %rd103, %rd531;
bra.uni BB95_67;

BB95_66:
cvt.u32.u64	%r77, %rd531;
cvt.u32.u64	%r78, %rd103;
div.u32 %r79, %r78, %r77;
cvt.u64.u32	%rd915, %r79;

BB95_67:
or.b64 %rd628, %rd1303, %rd531;
and.b64 %rd629, %rd628, -4294967296;
setp.eq.s64	%p53, %rd629, 0;
@%p53 bra BB95_69;

div.s64 %rd916, %rd1303, %rd531;
bra.uni BB95_70;

BB95_69:
cvt.u32.u64	%r80, %rd531;
cvt.u32.u64	%r81, %rd1303;
div.u32 %r82, %r81, %r80;
cvt.u64.u32	%rd916, %r82;

BB95_70:
setp.lt.s64	%p54, %rd915, %rd916;
selp.b64	%rd630, %rd1303, %rd103, %p54;
add.s64 %rd633, %rd3, 48;
selp.b64	%rd634, %rd633, %rd2, %p54;
st.local.u64 [%rd2], %rd630;
ld.local.u64 %rd635, [%rd634+8];
st.local.u64 [%rd2+8], %rd635;

BB95_71:
setp.lt.u32	%p56, %r66, 5;
@%p56 bra BB95_79;

ld.local.u64 %rd110, [%rd2];
or.b64 %rd638, %rd110, %rd531;
and.b64 %rd639, %rd638, -4294967296;
setp.eq.s64	%p57, %rd639, 0;
@%p57 bra BB95_74;

div.s64 %rd917, %rd110, %rd531;
bra.uni BB95_75;

BB95_74:
cvt.u32.u64	%r87, %rd531;
cvt.u32.u64	%r88, %rd110;
div.u32 %r89, %r88, %r87;
cvt.u64.u32	%rd917, %r89;

BB95_75:
or.b64 %rd640, %rd1331, %rd531;
and.b64 %rd641, %rd640, -4294967296;
setp.eq.s64	%p58, %rd641, 0;
@%p58 bra BB95_77;

div.s64 %rd918, %rd1331, %rd531;
bra.uni BB95_78;

BB95_77:
cvt.u32.u64	%r90, %rd531;
cvt.u32.u64	%r91, %rd1331;
div.u32 %r92, %r91, %r90;
cvt.u64.u32	%rd918, %r92;

BB95_78:
setp.lt.s64	%p59, %rd917, %rd918;
selp.b64	%rd642, %rd1331, %rd110, %p59;
add.s64 %rd645, %rd3, 64;
selp.b64	%rd646, %rd645, %rd2, %p59;
st.local.u64 [%rd2], %rd642;
ld.local.u64 %rd647, [%rd646+8];
st.local.u64 [%rd2+8], %rd647;

BB95_79:
setp.lt.u32	%p61, %r66, 6;
@%p61 bra BB95_87;

ld.local.u64 %rd117, [%rd2];
or.b64 %rd650, %rd117, %rd531;
and.b64 %rd651, %rd650, -4294967296;
setp.eq.s64	%p62, %rd651, 0;
@%p62 bra BB95_82;

div.s64 %rd919, %rd117, %rd531;
bra.uni BB95_83;

BB95_82:
cvt.u32.u64	%r97, %rd531;
cvt.u32.u64	%r98, %rd117;
div.u32 %r99, %r98, %r97;
cvt.u64.u32	%rd919, %r99;

BB95_83:
or.b64 %rd652, %rd1334, %rd531;
and.b64 %rd653, %rd652, -4294967296;
setp.eq.s64	%p63, %rd653, 0;
@%p63 bra BB95_85;

div.s64 %rd920, %rd1334, %rd531;
bra.uni BB95_86;

BB95_85:
cvt.u32.u64	%r100, %rd531;
cvt.u32.u64	%r101, %rd1334;
div.u32 %r102, %r101, %r100;
cvt.u64.u32	%rd920, %r102;

BB95_86:
setp.lt.s64	%p64, %rd919, %rd920;
selp.b64	%rd654, %rd1334, %rd117, %p64;
add.s64 %rd657, %rd3, 80;
selp.b64	%rd658, %rd657, %rd2, %p64;
st.local.u64 [%rd2], %rd654;
ld.local.u64 %rd659, [%rd658+8];
st.local.u64 [%rd2+8], %rd659;

BB95_87:
setp.lt.u32	%p66, %r66, 7;
@%p66 bra BB95_95;

ld.local.u64 %rd124, [%rd2];
or.b64 %rd662, %rd124, %rd531;
and.b64 %rd663, %rd662, -4294967296;
setp.eq.s64	%p67, %rd663, 0;
@%p67 bra BB95_90;

div.s64 %rd921, %rd124, %rd531;
bra.uni BB95_91;

BB95_90:
cvt.u32.u64	%r107, %rd531;
cvt.u32.u64	%r108, %rd124;
div.u32 %r109, %r108, %r107;
cvt.u64.u32	%rd921, %r109;

BB95_91:
or.b64 %rd664, %rd1339, %rd531;
and.b64 %rd665, %rd664, -4294967296;
setp.eq.s64	%p68, %rd665, 0;
@%p68 bra BB95_93;

div.s64 %rd922, %rd1339, %rd531;
bra.uni BB95_94;

BB95_93:
cvt.u32.u64	%r110, %rd531;
cvt.u32.u64	%r111, %rd1339;
div.u32 %r112, %r111, %r110;
cvt.u64.u32	%rd922, %r112;

BB95_94:
setp.lt.s64	%p69, %rd921, %rd922;
selp.b64	%rd666, %rd1339, %rd124, %p69;
add.s64 %rd669, %rd3, 96;
selp.b64	%rd670, %rd669, %rd2, %p69;
st.local.u64 [%rd2], %rd666;
ld.local.u64 %rd671, [%rd670+8];
st.local.u64 [%rd2+8], %rd671;

BB95_95:
setp.ne.s32	%p71, %r66, 0;
mov.u64 %rd1308, %rd1302;
@%p71 bra BB95_97;

ld.local.u64 %rd674, [%rd2];
ld.local.u64 %rd1308, [%rd2+8];
st.local.u64 [%rd3], %rd674;
st.local.u64 [%rd3+8], %rd1308;

BB95_97:
mov.u64 %rd1302, %rd1308;
setp.gt.u32	%p73, %r66, 1;
mov.u64 %rd1299, %rd1298;
mov.u64 %rd1307, %rd1301;
@%p73 bra BB95_99;

ld.local.u64 %rd1307, [%rd2];
ld.local.u64 %rd1299, [%rd2+8];
st.local.u64 [%rd3+16], %rd1307;
st.local.u64 [%rd3+24], %rd1299;

BB95_99:
mov.u64 %rd1301, %rd1307;
mov.u64 %rd1298, %rd1299;
setp.gt.u32	%p75, %r66, 2;
mov.u64 %rd1316, %rd1315;
mov.u64 %rd1306, %rd1304;
@%p75 bra BB95_101;

ld.local.u64 %rd1306, [%rd2];
ld.local.u64 %rd1316, [%rd2+8];
st.local.u64 [%rd3+32], %rd1306;
st.local.u64 [%rd3+40], %rd1316;

BB95_101:
mov.u64 %rd1304, %rd1306;
mov.u64 %rd1315, %rd1316;
setp.gt.u32	%p77, %r66, 3;
mov.u64 %rd1319, %rd1318;
mov.u64 %rd1305, %rd1303;
@%p77 bra BB95_103;

ld.local.u64 %rd1305, [%rd2];
ld.local.u64 %rd1319, [%rd2+8];
st.local.u64 [%rd3+48], %rd1305;
st.local.u64 [%rd3+56], %rd1319;

BB95_103:
mov.u64 %rd1303, %rd1305;
mov.u64 %rd1318, %rd1319;
setp.gt.u32	%p79, %r66, 4;
mov.u64 %rd1324, %rd1323;
mov.u64 %rd1332, %rd1331;
@%p79 bra BB95_105;

ld.local.u64 %rd1332, [%rd2];
ld.local.u64 %rd1324, [%rd2+8];
st.local.u64 [%rd3+64], %rd1332;
st.local.u64 [%rd3+72], %rd1324;

BB95_105:
mov.u64 %rd1331, %rd1332;
mov.u64 %rd1323, %rd1324;
setp.gt.u32	%p81, %r66, 5;
mov.u64 %rd1327, %rd1326;
mov.u64 %rd1335, %rd1334;
@%p81 bra BB95_107;

ld.local.u64 %rd1335, [%rd2];
ld.local.u64 %rd1327, [%rd2+8];
st.local.u64 [%rd3+80], %rd1335;
st.local.u64 [%rd3+88], %rd1327;

BB95_107:
mov.u64 %rd1334, %rd1335;
mov.u64 %rd1326, %rd1327;
setp.gt.u32	%p83, %r66, 6;
@%p83 bra BB95_109;

ld.local.u64 %rd1339, [%rd2];
ld.local.u64 %rd1337, [%rd2+8];
st.local.u64 [%rd3+96], %rd1339;
st.local.u64 [%rd3+104], %rd1337;

BB95_109:
mov.u64 %rd1213, %rd1301;
mov.u64 %rd1212, %rd1302;
mov.u64 %rd1214, %rd1298;
mov.u64 %rd1217, %rd1303;
mov.u64 %rd1215, %rd1304;
mov.u64 %rd1216, %rd1315;
mov.u64 %rd1218, %rd1318;
mov.u64 %rd1221, %rd1334;
mov.u64 %rd1219, %rd1331;
mov.u64 %rd1220, %rd1323;
mov.u64 %rd1222, %rd1326;
mov.u64 %rd1223, %rd1339;
mov.u64 %rd1224, %rd1337;
mul.lo.s32 %r368, %r374, 7;
setp.ge.u32	%p84, %r368, %r1;
@%p84 bra BB95_278;

or.b64 %rd687, %rd1213, %rd531;
and.b64 %rd688, %rd687, -4294967296;
setp.eq.s64	%p85, %rd688, 0;
@%p85 bra BB95_112;

div.s64 %rd923, %rd1213, %rd531;
bra.uni BB95_113;

BB95_112:
cvt.u32.u64	%r142, %rd531;
cvt.u32.u64	%r143, %rd1213;
div.u32 %r144, %r143, %r142;
cvt.u64.u32	%rd923, %r144;

BB95_113:
ld.local.u64 %rd171, [%rd3];
or.b64 %rd689, %rd171, %rd531;
and.b64 %rd690, %rd689, -4294967296;
setp.eq.s64	%p86, %rd690, 0;
@%p86 bra BB95_115;

div.s64 %rd924, %rd171, %rd531;
bra.uni BB95_116;

BB95_115:
cvt.u32.u64	%r145, %rd531;
cvt.u32.u64	%r146, %rd171;
div.u32 %r147, %r146, %r145;
cvt.u64.u32	%rd924, %r147;

BB95_116:
setp.ge.s64	%p87, %rd923, %rd924;
mov.u64 %rd1295, %rd1214;
mov.u64 %rd1297, %rd1212;
mov.u64 %rd1294, %rd1213;
mov.u64 %rd1296, %rd171;
@%p87 bra BB95_118;

st.local.u64 [%rd3], %rd1213;
st.local.u64 [%rd3+16], %rd171;
st.local.u64 [%rd3+8], %rd1214;
st.local.u64 [%rd3+24], %rd1212;
mov.u64 %rd1297, %rd1214;
mov.u64 %rd1295, %rd1212;
mov.u64 %rd1054, %rd1213;
mov.u64 %rd1294, %rd171;
mov.u64 %rd1296, %rd1054;

BB95_118:
mov.u64 %rd1288, %rd1294;
mov.u64 %rd1289, %rd1295;
mov.u64 %rd1278, %rd1296;
mov.u64 %rd1279, %rd1297;
or.b64 %rd691, %rd1217, %rd531;
and.b64 %rd692, %rd691, -4294967296;
setp.eq.s64	%p88, %rd692, 0;
@%p88 bra BB95_120;

div.s64 %rd925, %rd1217, %rd531;
bra.uni BB95_121;

BB95_120:
cvt.u32.u64	%r148, %rd531;
cvt.u32.u64	%r149, %rd1217;
div.u32 %r150, %r149, %r148;
cvt.u64.u32	%rd925, %r150;

BB95_121:
or.b64 %rd693, %rd1215, %rd531;
and.b64 %rd694, %rd693, -4294967296;
setp.eq.s64	%p89, %rd694, 0;
@%p89 bra BB95_123;

div.s64 %rd926, %rd1215, %rd531;
bra.uni BB95_124;

BB95_123:
cvt.u32.u64	%r151, %rd531;
cvt.u32.u64	%r152, %rd1215;
div.u32 %r153, %r152, %r151;
cvt.u64.u32	%rd926, %r153;

BB95_124:
setp.ge.s64	%p90, %rd925, %rd926;
mov.u64 %rd1314, %rd1218;
mov.u64 %rd1313, %rd1216;
mov.u64 %rd1292, %rd1215;
mov.u64 %rd1293, %rd1217;
@%p90 bra BB95_126;

st.local.u64 [%rd3+32], %rd1217;
st.local.u64 [%rd3+48], %rd1215;
st.local.u64 [%rd3+40], %rd1218;
st.local.u64 [%rd3+56], %rd1216;
mov.u64 %rd1313, %rd1218;
mov.u64 %rd1314, %rd1216;
mov.u64 %rd1293, %rd1215;
mov.u64 %rd1292, %rd1217;

BB95_126:
mov.u64 %rd188, %rd1292;
mov.u64 %rd187, %rd1313;
mov.u64 %rd1284, %rd1293;
mov.u64 %rd1285, %rd1314;
or.b64 %rd695, %rd1221, %rd531;
and.b64 %rd696, %rd695, -4294967296;
setp.eq.s64	%p91, %rd696, 0;
@%p91 bra BB95_128;

div.s64 %rd927, %rd1221, %rd531;
bra.uni BB95_129;

BB95_128:
cvt.u32.u64	%r154, %rd531;
cvt.u32.u64	%r155, %rd1221;
div.u32 %r156, %r155, %r154;
cvt.u64.u32	%rd927, %r156;

BB95_129:
or.b64 %rd697, %rd1219, %rd531;
and.b64 %rd698, %rd697, -4294967296;
setp.eq.s64	%p92, %rd698, 0;
@%p92 bra BB95_131;

div.s64 %rd928, %rd1219, %rd531;
bra.uni BB95_132;

BB95_131:
cvt.u32.u64	%r157, %rd531;
cvt.u32.u64	%r158, %rd1219;
div.u32 %r159, %r158, %r157;
cvt.u64.u32	%rd928, %r159;

BB95_132:
setp.ge.s64	%p93, %rd927, %rd928;
mov.u64 %rd1322, %rd1222;
mov.u64 %rd1321, %rd1220;
mov.u64 %rd1329, %rd1219;
mov.u64 %rd1330, %rd1221;
@%p93 bra BB95_134;

st.local.u64 [%rd3+64], %rd1221;
st.local.u64 [%rd3+80], %rd1219;
st.local.u64 [%rd3+72], %rd1222;
st.local.u64 [%rd3+88], %rd1220;
mov.u64 %rd1321, %rd1222;
mov.u64 %rd1322, %rd1220;
mov.u64 %rd1330, %rd1219;
mov.u64 %rd1329, %rd1221;

BB95_134:
mov.u64 %rd198, %rd1329;
mov.u64 %rd197, %rd1321;
mov.u64 %rd196, %rd1330;
mov.u64 %rd195, %rd1322;
or.b64 %rd699, %rd188, %rd531;
and.b64 %rd700, %rd699, -4294967296;
setp.eq.s64	%p94, %rd700, 0;
@%p94 bra BB95_136;

div.s64 %rd929, %rd188, %rd531;
bra.uni BB95_137;

BB95_136:
cvt.u32.u64	%r160, %rd531;
cvt.u32.u64	%r161, %rd188;
div.u32 %r162, %r161, %r160;
cvt.u64.u32	%rd929, %r162;

BB95_137:
or.b64 %rd701, %rd1288, %rd531;
and.b64 %rd702, %rd701, -4294967296;
setp.eq.s64	%p95, %rd702, 0;
@%p95 bra BB95_139;

div.s64 %rd930, %rd1288, %rd531;
bra.uni BB95_140;

BB95_139:
cvt.u32.u64	%r163, %rd531;
cvt.u32.u64	%r164, %rd1288;
div.u32 %r165, %r164, %r163;
cvt.u64.u32	%rd930, %r165;

BB95_140:
setp.ge.s64	%p96, %rd929, %rd930;
mov.u64 %rd1290, %rd188;
mov.u64 %rd1291, %rd187;
@%p96 bra BB95_142;

st.local.u64 [%rd3+16], %rd188;
st.local.u64 [%rd3+32], %rd1288;
st.local.u64 [%rd3+24], %rd187;
st.local.u64 [%rd3+40], %rd1289;
mov.u64 %rd1061, %rd1289;
mov.u64 %rd1063, %rd1288;
mov.u64 %rd1289, %rd187;
mov.u64 %rd1288, %rd188;
mov.u64 %rd1290, %rd1063;
mov.u64 %rd1291, %rd1061;

BB95_142:
mov.u64 %rd208, %rd1288;
mov.u64 %rd207, %rd1289;
mov.u64 %rd1272, %rd1290;
mov.u64 %rd1273, %rd1291;
or.b64 %rd703, %rd198, %rd531;
and.b64 %rd704, %rd703, -4294967296;
setp.eq.s64	%p97, %rd704, 0;
@%p97 bra BB95_144;

div.s64 %rd931, %rd198, %rd531;
bra.uni BB95_145;

BB95_144:
cvt.u32.u64	%r166, %rd531;
cvt.u32.u64	%r167, %rd198;
div.u32 %r168, %r167, %r166;
cvt.u64.u32	%rd931, %r168;

BB95_145:
or.b64 %rd705, %rd1284, %rd531;
and.b64 %rd706, %rd705, -4294967296;
setp.eq.s64	%p98, %rd706, 0;
@%p98 bra BB95_147;

div.s64 %rd932, %rd1284, %rd531;
bra.uni BB95_148;

BB95_147:
cvt.u32.u64	%r169, %rd531;
cvt.u32.u64	%r170, %rd1284;
div.u32 %r171, %r170, %r169;
cvt.u64.u32	%rd932, %r171;

BB95_148:
setp.ge.s64	%p99, %rd931, %rd932;
mov.u64 %rd1286, %rd198;
mov.u64 %rd1287, %rd197;
@%p99 bra BB95_150;

st.local.u64 [%rd3+48], %rd198;
st.local.u64 [%rd3+64], %rd1284;
st.local.u64 [%rd3+56], %rd197;
st.local.u64 [%rd3+72], %rd1285;
mov.u64 %rd1065, %rd1285;
mov.u64 %rd1067, %rd1284;
mov.u64 %rd1285, %rd197;
mov.u64 %rd1284, %rd198;
mov.u64 %rd1286, %rd1067;
mov.u64 %rd1287, %rd1065;

BB95_150:
mov.u64 %rd218, %rd1284;
mov.u64 %rd217, %rd1285;
mov.u64 %rd1268, %rd1286;
mov.u64 %rd1269, %rd1287;
or.b64 %rd707, %rd1223, %rd531;
and.b64 %rd708, %rd707, -4294967296;
setp.eq.s64	%p100, %rd708, 0;
@%p100 bra BB95_152;

div.s64 %rd933, %rd1223, %rd531;
bra.uni BB95_153;

BB95_152:
cvt.u32.u64	%r172, %rd531;
cvt.u32.u64	%r173, %rd1223;
div.u32 %r174, %r173, %r172;
cvt.u64.u32	%rd933, %r174;

BB95_153:
or.b64 %rd709, %rd196, %rd531;
and.b64 %rd710, %rd709, -4294967296;
setp.eq.s64	%p101, %rd710, 0;
@%p101 bra BB95_155;

div.s64 %rd934, %rd196, %rd531;
bra.uni BB95_156;

BB95_155:
cvt.u32.u64	%r175, %rd531;
cvt.u32.u64	%r176, %rd196;
div.u32 %r177, %r176, %r175;
cvt.u64.u32	%rd934, %r177;

BB95_156:
setp.ge.s64	%p102, %rd933, %rd934;
mov.u64 %rd1283, %rd1224;
mov.u64 %rd1282, %rd1223;
mov.u64 %rd1280, %rd196;
mov.u64 %rd1281, %rd195;
@%p102 bra BB95_158;

st.local.u64 [%rd3+80], %rd1223;
st.local.u64 [%rd3+96], %rd196;
st.local.u64 [%rd3+88], %rd1224;
st.local.u64 [%rd3+104], %rd195;
mov.u64 %rd1018, %rd1224;
mov.u64 %rd1021, %rd1223;
mov.u64 %rd1283, %rd195;
mov.u64 %rd1282, %rd196;
mov.u64 %rd1280, %rd1021;
mov.u64 %rd1281, %rd1018;

BB95_158:
mov.u64 %rd228, %rd1280;
mov.u64 %rd227, %rd1281;
mov.u64 %rd1258, %rd1282;
mov.u64 %rd1259, %rd1283;
or.b64 %rd711, %rd208, %rd531;
and.b64 %rd712, %rd711, -4294967296;
setp.eq.s64	%p103, %rd712, 0;
@%p103 bra BB95_160;

div.s64 %rd935, %rd208, %rd531;
bra.uni BB95_161;

BB95_160:
cvt.u32.u64	%r178, %rd531;
cvt.u32.u64	%r179, %rd208;
div.u32 %r180, %r179, %r178;
cvt.u64.u32	%rd935, %r180;

BB95_161:
or.b64 %rd713, %rd1278, %rd531;
and.b64 %rd714, %rd713, -4294967296;
setp.eq.s64	%p104, %rd714, 0;
@%p104 bra BB95_163;

div.s64 %rd936, %rd1278, %rd531;
bra.uni BB95_164;

BB95_163:
cvt.u32.u64	%r181, %rd531;
cvt.u32.u64	%r182, %rd1278;
div.u32 %r183, %r182, %r181;
cvt.u64.u32	%rd936, %r183;

BB95_164:
setp.ge.s64	%p105, %rd935, %rd936;
mov.u64 %rd1276, %rd208;
mov.u64 %rd1277, %rd207;
@%p105 bra BB95_166;

st.local.u64 [%rd3], %rd208;
st.local.u64 [%rd3+16], %rd1278;
st.local.u64 [%rd3+8], %rd207;
st.local.u64 [%rd3+24], %rd1279;
mov.u64 %rd1056, %rd1279;
mov.u64 %rd1059, %rd1278;
mov.u64 %rd1279, %rd207;
mov.u64 %rd1278, %rd208;
mov.u64 %rd1276, %rd1059;
mov.u64 %rd1277, %rd1056;

BB95_166:
mov.u64 %rd1264, %rd1276;
mov.u64 %rd1265, %rd1277;
mov.u64 %rd1254, %rd1278;
mov.u64 %rd1255, %rd1279;
or.b64 %rd715, %rd218, %rd531;
and.b64 %rd716, %rd715, -4294967296;
setp.eq.s64	%p106, %rd716, 0;
@%p106 bra BB95_168;

div.s64 %rd937, %rd218, %rd531;
bra.uni BB95_169;

BB95_168:
cvt.u32.u64	%r184, %rd531;
cvt.u32.u64	%r185, %rd218;
div.u32 %r186, %r185, %r184;
cvt.u64.u32	%rd937, %r186;

BB95_169:
or.b64 %rd717, %rd1272, %rd531;
and.b64 %rd718, %rd717, -4294967296;
setp.eq.s64	%p107, %rd718, 0;
@%p107 bra BB95_171;

div.s64 %rd938, %rd1272, %rd531;
bra.uni BB95_172;

BB95_171:
cvt.u32.u64	%r187, %rd531;
cvt.u32.u64	%r188, %rd1272;
div.u32 %r189, %r188, %r187;
cvt.u64.u32	%rd938, %r189;

BB95_172:
setp.ge.s64	%p108, %rd937, %rd938;
mov.u64 %rd1274, %rd218;
mov.u64 %rd1275, %rd217;
@%p108 bra BB95_174;

st.local.u64 [%rd3+32], %rd218;
st.local.u64 [%rd3+48], %rd1272;
st.local.u64 [%rd3+40], %rd217;
st.local.u64 [%rd3+56], %rd1273;
mov.u64 %rd1081, %rd1273;
mov.u64 %rd1083, %rd1272;
mov.u64 %rd1273, %rd217;
mov.u64 %rd1272, %rd218;
mov.u64 %rd1274, %rd1083;
mov.u64 %rd1275, %rd1081;

BB95_174:
mov.u64 %rd248, %rd1272;
mov.u64 %rd247, %rd1273;
mov.u64 %rd1260, %rd1274;
mov.u64 %rd1261, %rd1275;
or.b64 %rd719, %rd228, %rd531;
and.b64 %rd720, %rd719, -4294967296;
setp.eq.s64	%p109, %rd720, 0;
@%p109 bra BB95_176;

div.s64 %rd939, %rd228, %rd531;
bra.uni BB95_177;

BB95_176:
cvt.u32.u64	%r190, %rd531;
cvt.u32.u64	%r191, %rd228;
div.u32 %r192, %r191, %r190;
cvt.u64.u32	%rd939, %r192;

BB95_177:
or.b64 %rd721, %rd1268, %rd531;
and.b64 %rd722, %rd721, -4294967296;
setp.eq.s64	%p110, %rd722, 0;
@%p110 bra BB95_179;

div.s64 %rd940, %rd1268, %rd531;
bra.uni BB95_180;

BB95_179:
cvt.u32.u64	%r193, %rd531;
cvt.u32.u64	%r194, %rd1268;
div.u32 %r195, %r194, %r193;
cvt.u64.u32	%rd940, %r195;

BB95_180:
setp.ge.s64	%p111, %rd939, %rd940;
mov.u64 %rd1270, %rd228;
mov.u64 %rd1271, %rd227;
@%p111 bra BB95_182;

st.local.u64 [%rd3+64], %rd228;
st.local.u64 [%rd3+80], %rd1268;
st.local.u64 [%rd3+72], %rd227;
st.local.u64 [%rd3+88], %rd1269;
mov.u64 %rd1089, %rd1269;
mov.u64 %rd1091, %rd1268;
mov.u64 %rd1269, %rd227;
mov.u64 %rd1268, %rd228;
mov.u64 %rd1270, %rd1091;
mov.u64 %rd1271, %rd1089;

BB95_182:
mov.u64 %rd258, %rd1268;
mov.u64 %rd257, %rd1269;
mov.u64 %rd256, %rd1270;
mov.u64 %rd255, %rd1271;
or.b64 %rd723, %rd248, %rd531;
and.b64 %rd724, %rd723, -4294967296;
setp.eq.s64	%p112, %rd724, 0;
@%p112 bra BB95_184;

div.s64 %rd941, %rd248, %rd531;
bra.uni BB95_185;

BB95_184:
cvt.u32.u64	%r196, %rd531;
cvt.u32.u64	%r197, %rd248;
div.u32 %r198, %r197, %r196;
cvt.u64.u32	%rd941, %r198;

BB95_185:
or.b64 %rd725, %rd1264, %rd531;
and.b64 %rd726, %rd725, -4294967296;
setp.eq.s64	%p113, %rd726, 0;
@%p113 bra BB95_187;

div.s64 %rd942, %rd1264, %rd531;
bra.uni BB95_188;

BB95_187:
cvt.u32.u64	%r199, %rd531;
cvt.u32.u64	%r200, %rd1264;
div.u32 %r201, %r200, %r199;
cvt.u64.u32	%rd942, %r201;

BB95_188:
setp.ge.s64	%p114, %rd941, %rd942;
mov.u64 %rd1266, %rd248;
mov.u64 %rd1267, %rd247;
@%p114 bra BB95_190;

st.local.u64 [%rd3+16], %rd248;
st.local.u64 [%rd3+32], %rd1264;
st.local.u64 [%rd3+24], %rd247;
st.local.u64 [%rd3+40], %rd1265;
mov.u64 %rd1109, %rd1265;
mov.u64 %rd1111, %rd1264;
mov.u64 %rd1265, %rd247;
mov.u64 %rd1264, %rd248;
mov.u64 %rd1266, %rd1111;
mov.u64 %rd1267, %rd1109;

BB95_190:
mov.u64 %rd268, %rd1264;
mov.u64 %rd267, %rd1265;
mov.u64 %rd1248, %rd1266;
mov.u64 %rd1249, %rd1267;
or.b64 %rd727, %rd258, %rd531;
and.b64 %rd728, %rd727, -4294967296;
setp.eq.s64	%p115, %rd728, 0;
@%p115 bra BB95_192;

div.s64 %rd943, %rd258, %rd531;
bra.uni BB95_193;

BB95_192:
cvt.u32.u64	%r202, %rd531;
cvt.u32.u64	%r203, %rd258;
div.u32 %r204, %r203, %r202;
cvt.u64.u32	%rd943, %r204;

BB95_193:
or.b64 %rd729, %rd1260, %rd531;
and.b64 %rd730, %rd729, -4294967296;
setp.eq.s64	%p116, %rd730, 0;
@%p116 bra BB95_195;

div.s64 %rd944, %rd1260, %rd531;
bra.uni BB95_196;

BB95_195:
cvt.u32.u64	%r205, %rd531;
cvt.u32.u64	%r206, %rd1260;
div.u32 %r207, %r206, %r205;
cvt.u64.u32	%rd944, %r207;

BB95_196:
setp.ge.s64	%p117, %rd943, %rd944;
mov.u64 %rd1262, %rd258;
mov.u64 %rd1263, %rd257;
@%p117 bra BB95_198;

st.local.u64 [%rd3+48], %rd258;
st.local.u64 [%rd3+64], %rd1260;
st.local.u64 [%rd3+56], %rd257;
st.local.u64 [%rd3+72], %rd1261;
mov.u64 %rd1113, %rd1261;
mov.u64 %rd1115, %rd1260;
mov.u64 %rd1261, %rd257;
mov.u64 %rd1260, %rd258;
mov.u64 %rd1262, %rd1115;
mov.u64 %rd1263, %rd1113;

BB95_198:
mov.u64 %rd278, %rd1260;
mov.u64 %rd277, %rd1261;
mov.u64 %rd1244, %rd1262;
mov.u64 %rd1245, %rd1263;
or.b64 %rd731, %rd1258, %rd531;
and.b64 %rd732, %rd731, -4294967296;
setp.eq.s64	%p118, %rd732, 0;
@%p118 bra BB95_200;

div.s64 %rd945, %rd1258, %rd531;
bra.uni BB95_201;

BB95_200:
cvt.u32.u64	%r208, %rd531;
cvt.u32.u64	%r209, %rd1258;
div.u32 %r210, %r209, %r208;
cvt.u64.u32	%rd945, %r210;

BB95_201:
or.b64 %rd733, %rd256, %rd531;
and.b64 %rd734, %rd733, -4294967296;
setp.eq.s64	%p119, %rd734, 0;
@%p119 bra BB95_203;

div.s64 %rd946, %rd256, %rd531;
bra.uni BB95_204;

BB95_203:
cvt.u32.u64	%r211, %rd531;
cvt.u32.u64	%r212, %rd256;
div.u32 %r213, %r212, %r211;
cvt.u64.u32	%rd946, %r213;

BB95_204:
setp.ge.s64	%p120, %rd945, %rd946;
mov.u64 %rd1256, %rd256;
mov.u64 %rd1257, %rd255;
@%p120 bra BB95_206;

st.local.u64 [%rd3+80], %rd1258;
st.local.u64 [%rd3+96], %rd256;
st.local.u64 [%rd3+88], %rd1259;
st.local.u64 [%rd3+104], %rd255;
mov.u64 %rd1097, %rd1259;
mov.u64 %rd1099, %rd1258;
mov.u64 %rd1259, %rd255;
mov.u64 %rd1258, %rd256;
mov.u64 %rd1256, %rd1099;
mov.u64 %rd1257, %rd1097;

BB95_206:
mov.u64 %rd288, %rd1256;
mov.u64 %rd287, %rd1257;
mov.u64 %rd1234, %rd1258;
mov.u64 %rd1235, %rd1259;
or.b64 %rd735, %rd268, %rd531;
and.b64 %rd736, %rd735, -4294967296;
setp.eq.s64	%p121, %rd736, 0;
@%p121 bra BB95_208;

div.s64 %rd947, %rd268, %rd531;
bra.uni BB95_209;

BB95_208:
cvt.u32.u64	%r214, %rd531;
cvt.u32.u64	%r215, %rd268;
div.u32 %r216, %r215, %r214;
cvt.u64.u32	%rd947, %r216;

BB95_209:
or.b64 %rd737, %rd1254, %rd531;
and.b64 %rd738, %rd737, -4294967296;
setp.eq.s64	%p122, %rd738, 0;
@%p122 bra BB95_211;

div.s64 %rd948, %rd1254, %rd531;
bra.uni BB95_212;

BB95_211:
cvt.u32.u64	%r217, %rd531;
cvt.u32.u64	%r218, %rd1254;
div.u32 %r219, %r218, %r217;
cvt.u64.u32	%rd948, %r219;

BB95_212:
setp.ge.s64	%p123, %rd947, %rd948;
mov.u64 %rd1252, %rd268;
mov.u64 %rd1253, %rd267;
@%p123 bra BB95_214;

st.local.u64 [%rd3], %rd268;
st.local.u64 [%rd3+16], %rd1254;
st.local.u64 [%rd3+8], %rd267;
st.local.u64 [%rd3+24], %rd1255;
mov.u64 %rd1105, %rd1255;
mov.u64 %rd1107, %rd1254;
mov.u64 %rd1255, %rd267;
mov.u64 %rd1254, %rd268;
mov.u64 %rd1252, %rd1107;
mov.u64 %rd1253, %rd1105;

BB95_214:
mov.u64 %rd1240, %rd1252;
mov.u64 %rd1241, %rd1253;
mov.u64 %rd296, %rd1254;
mov.u64 %rd1229, %rd1255;
or.b64 %rd739, %rd278, %rd531;
and.b64 %rd740, %rd739, -4294967296;
setp.eq.s64	%p124, %rd740, 0;
@%p124 bra BB95_216;

div.s64 %rd949, %rd278, %rd531;
bra.uni BB95_217;

BB95_216:
cvt.u32.u64	%r220, %rd531;
cvt.u32.u64	%r221, %rd278;
div.u32 %r222, %r221, %r220;
cvt.u64.u32	%rd949, %r222;

BB95_217:
or.b64 %rd741, %rd1248, %rd531;
and.b64 %rd742, %rd741, -4294967296;
setp.eq.s64	%p125, %rd742, 0;
@%p125 bra BB95_219;

div.s64 %rd950, %rd1248, %rd531;
bra.uni BB95_220;

BB95_219:
cvt.u32.u64	%r223, %rd531;
cvt.u32.u64	%r224, %rd1248;
div.u32 %r225, %r224, %r223;
cvt.u64.u32	%rd950, %r225;

BB95_220:
setp.ge.s64	%p126, %rd949, %rd950;
mov.u64 %rd1250, %rd278;
mov.u64 %rd1251, %rd277;
@%p126 bra BB95_222;

st.local.u64 [%rd3+32], %rd278;
st.local.u64 [%rd3+48], %rd1248;
st.local.u64 [%rd3+40], %rd277;
st.local.u64 [%rd3+56], %rd1249;
mov.u64 %rd1129, %rd1249;
mov.u64 %rd1131, %rd1248;
mov.u64 %rd1249, %rd277;
mov.u64 %rd1248, %rd278;
mov.u64 %rd1250, %rd1131;
mov.u64 %rd1251, %rd1129;

BB95_222:
mov.u64 %rd308, %rd1248;
mov.u64 %rd307, %rd1249;
mov.u64 %rd1236, %rd1250;
mov.u64 %rd1237, %rd1251;
or.b64 %rd743, %rd288, %rd531;
and.b64 %rd744, %rd743, -4294967296;
setp.eq.s64	%p127, %rd744, 0;
@%p127 bra BB95_224;

div.s64 %rd951, %rd288, %rd531;
bra.uni BB95_225;

BB95_224:
cvt.u32.u64	%r226, %rd531;
cvt.u32.u64	%r227, %rd288;
div.u32 %r228, %r227, %r226;
cvt.u64.u32	%rd951, %r228;

BB95_225:
or.b64 %rd745, %rd1244, %rd531;
and.b64 %rd746, %rd745, -4294967296;
setp.eq.s64	%p128, %rd746, 0;
@%p128 bra BB95_227;

div.s64 %rd952, %rd1244, %rd531;
bra.uni BB95_228;

BB95_227:
cvt.u32.u64	%r229, %rd531;
cvt.u32.u64	%r230, %rd1244;
div.u32 %r231, %r230, %r229;
cvt.u64.u32	%rd952, %r231;

BB95_228:
setp.ge.s64	%p129, %rd951, %rd952;
mov.u64 %rd1246, %rd288;
mov.u64 %rd1247, %rd287;
@%p129 bra BB95_230;

st.local.u64 [%rd3+64], %rd288;
st.local.u64 [%rd3+80], %rd1244;
st.local.u64 [%rd3+72], %rd287;
st.local.u64 [%rd3+88], %rd1245;
mov.u64 %rd1137, %rd1245;
mov.u64 %rd1139, %rd1244;
mov.u64 %rd1245, %rd287;
mov.u64 %rd1244, %rd288;
mov.u64 %rd1246, %rd1139;
mov.u64 %rd1247, %rd1137;

BB95_230:
mov.u64 %rd318, %rd1244;
mov.u64 %rd317, %rd1245;
mov.u64 %rd316, %rd1246;
mov.u64 %rd315, %rd1247;
or.b64 %rd747, %rd308, %rd531;
and.b64 %rd748, %rd747, -4294967296;
setp.eq.s64	%p130, %rd748, 0;
@%p130 bra BB95_232;

div.s64 %rd953, %rd308, %rd531;
bra.uni BB95_233;

BB95_232:
cvt.u32.u64	%r232, %rd531;
cvt.u32.u64	%r233, %rd308;
div.u32 %r234, %r233, %r232;
cvt.u64.u32	%rd953, %r234;

BB95_233:
or.b64 %rd749, %rd1240, %rd531;
and.b64 %rd750, %rd749, -4294967296;
setp.eq.s64	%p131, %rd750, 0;
@%p131 bra BB95_235;

div.s64 %rd954, %rd1240, %rd531;
bra.uni BB95_236;

BB95_235:
cvt.u32.u64	%r235, %rd531;
cvt.u32.u64	%r236, %rd1240;
div.u32 %r237, %r236, %r235;
cvt.u64.u32	%rd954, %r237;

BB95_236:
setp.ge.s64	%p132, %rd953, %rd954;
mov.u64 %rd1242, %rd308;
mov.u64 %rd1243, %rd307;
@%p132 bra BB95_238;

st.local.u64 [%rd3+16], %rd308;
st.local.u64 [%rd3+32], %rd1240;
st.local.u64 [%rd3+24], %rd307;
st.local.u64 [%rd3+40], %rd1241;
mov.u64 %rd1156, %rd1241;
mov.u64 %rd1158, %rd1240;
mov.u64 %rd1241, %rd307;
mov.u64 %rd1240, %rd308;
mov.u64 %rd1242, %rd1158;
mov.u64 %rd1243, %rd1156;

BB95_238:
mov.u64 %rd328, %rd1240;
mov.u64 %rd327, %rd1241;
mov.u64 %rd1225, %rd1242;
mov.u64 %rd1226, %rd1243;
or.b64 %rd751, %rd318, %rd531;
and.b64 %rd752, %rd751, -4294967296;
setp.eq.s64	%p133, %rd752, 0;
@%p133 bra BB95_240;

div.s64 %rd955, %rd318, %rd531;
bra.uni BB95_241;

BB95_240:
cvt.u32.u64	%r238, %rd531;
cvt.u32.u64	%r239, %rd318;
div.u32 %r240, %r239, %r238;
cvt.u64.u32	%rd955, %r240;

BB95_241:
or.b64 %rd753, %rd1236, %rd531;
and.b64 %rd754, %rd753, -4294967296;
setp.eq.s64	%p134, %rd754, 0;
@%p134 bra BB95_243;

div.s64 %rd956, %rd1236, %rd531;
bra.uni BB95_244;

BB95_243:
cvt.u32.u64	%r241, %rd531;
cvt.u32.u64	%r242, %rd1236;
div.u32 %r243, %r242, %r241;
cvt.u64.u32	%rd956, %r243;

BB95_244:
setp.ge.s64	%p135, %rd955, %rd956;
mov.u64 %rd1238, %rd318;
mov.u64 %rd1239, %rd317;
@%p135 bra BB95_246;

st.local.u64 [%rd3+48], %rd318;
st.local.u64 [%rd3+64], %rd1236;
st.local.u64 [%rd3+56], %rd317;
st.local.u64 [%rd3+72], %rd1237;
mov.u64 %rd1160, %rd1237;
mov.u64 %rd1162, %rd1236;
mov.u64 %rd1237, %rd317;
mov.u64 %rd1236, %rd318;
mov.u64 %rd1238, %rd1162;
mov.u64 %rd1239, %rd1160;

BB95_246:
mov.u64 %rd338, %rd1236;
mov.u64 %rd337, %rd1237;
mov.u64 %rd1219, %rd1238;
mov.u64 %rd1220, %rd1239;
or.b64 %rd755, %rd1234, %rd531;
and.b64 %rd756, %rd755, -4294967296;
setp.eq.s64	%p136, %rd756, 0;
@%p136 bra BB95_248;

div.s64 %rd957, %rd1234, %rd531;
bra.uni BB95_249;

BB95_248:
cvt.u32.u64	%r244, %rd531;
cvt.u32.u64	%r245, %rd1234;
div.u32 %r246, %r245, %r244;
cvt.u64.u32	%rd957, %r246;

BB95_249:
or.b64 %rd757, %rd316, %rd531;
and.b64 %rd758, %rd757, -4294967296;
setp.eq.s64	%p137, %rd758, 0;
@%p137 bra BB95_251;

div.s64 %rd958, %rd316, %rd531;
bra.uni BB95_252;

BB95_251:
cvt.u32.u64	%r247, %rd531;
cvt.u32.u64	%r248, %rd316;
div.u32 %r249, %r248, %r247;
cvt.u64.u32	%rd958, %r249;

BB95_252:
setp.ge.s64	%p138, %rd957, %rd958;
mov.u64 %rd1232, %rd316;
mov.u64 %rd1233, %rd315;
@%p138 bra BB95_254;

st.local.u64 [%rd3+80], %rd1234;
st.local.u64 [%rd3+96], %rd316;
st.local.u64 [%rd3+88], %rd1235;
st.local.u64 [%rd3+104], %rd315;
mov.u64 %rd1145, %rd1235;
mov.u64 %rd1147, %rd1234;
mov.u64 %rd1235, %rd315;
mov.u64 %rd1234, %rd316;
mov.u64 %rd1232, %rd1147;
mov.u64 %rd1233, %rd1145;

BB95_254:
mov.u64 %rd348, %rd1232;
mov.u64 %rd347, %rd1233;
mov.u64 %rd1223, %rd1234;
mov.u64 %rd1224, %rd1235;
or.b64 %rd759, %rd328, %rd531;
and.b64 %rd760, %rd759, -4294967296;
setp.eq.s64	%p139, %rd760, 0;
@%p139 bra BB95_256;

div.s64 %rd959, %rd328, %rd531;
bra.uni BB95_257;

BB95_256:
cvt.u32.u64	%r250, %rd531;
cvt.u32.u64	%r251, %rd328;
div.u32 %r252, %r251, %r250;
cvt.u64.u32	%rd959, %r252;

BB95_257:
or.b64 %rd761, %rd296, %rd531;
and.b64 %rd762, %rd761, -4294967296;
setp.eq.s64	%p140, %rd762, 0;
@%p140 bra BB95_259;

div.s64 %rd960, %rd296, %rd531;
bra.uni BB95_260;

BB95_259:
cvt.u32.u64	%r253, %rd531;
cvt.u32.u64	%r254, %rd296;
div.u32 %r255, %r254, %r253;
cvt.u64.u32	%rd960, %r255;

BB95_260:
setp.ge.s64	%p141, %rd959, %rd960;
mov.u64 %rd1230, %rd328;
mov.u64 %rd1231, %rd327;
@%p141 bra BB95_262;

st.local.u64 [%rd3], %rd328;
st.local.u64 [%rd3+16], %rd296;
st.local.u64 [%rd3+8], %rd327;
st.local.u64 [%rd3+24], %rd1229;
mov.u64 %rd1153, %rd1229;
mov.u64 %rd1229, %rd327;
mov.u64 %rd1230, %rd296;
mov.u64 %rd1231, %rd1153;

BB95_262:
mov.u64 %rd1212, %rd1229;
mov.u64 %rd1213, %rd1230;
mov.u64 %rd1214, %rd1231;
or.b64 %rd763, %rd338, %rd531;
and.b64 %rd764, %rd763, -4294967296;
setp.eq.s64	%p142, %rd764, 0;
@%p142 bra BB95_264;

div.s64 %rd961, %rd338, %rd531;
bra.uni BB95_265;

BB95_264:
cvt.u32.u64	%r256, %rd531;
cvt.u32.u64	%r257, %rd338;
div.u32 %r258, %r257, %r256;
cvt.u64.u32	%rd961, %r258;

BB95_265:
or.b64 %rd765, %rd1225, %rd531;
and.b64 %rd766, %rd765, -4294967296;
setp.eq.s64	%p143, %rd766, 0;
@%p143 bra BB95_267;

div.s64 %rd962, %rd1225, %rd531;
bra.uni BB95_268;

BB95_267:
cvt.u32.u64	%r259, %rd531;
cvt.u32.u64	%r260, %rd1225;
div.u32 %r261, %r260, %r259;
cvt.u64.u32	%rd962, %r261;

BB95_268:
setp.ge.s64	%p144, %rd961, %rd962;
mov.u64 %rd1227, %rd338;
mov.u64 %rd1228, %rd337;
@%p144 bra BB95_270;

st.local.u64 [%rd3+32], %rd338;
st.local.u64 [%rd3+48], %rd1225;
st.local.u64 [%rd3+40], %rd337;
st.local.u64 [%rd3+56], %rd1226;
mov.u64 %rd1176, %rd1226;
mov.u64 %rd1178, %rd1225;
mov.u64 %rd1226, %rd337;
mov.u64 %rd1225, %rd338;
mov.u64 %rd1227, %rd1178;
mov.u64 %rd1228, %rd1176;

BB95_270:
mov.u64 %rd1215, %rd1225;
mov.u64 %rd1216, %rd1226;
mov.u64 %rd1217, %rd1227;
mov.u64 %rd1218, %rd1228;
or.b64 %rd767, %rd348, %rd531;
and.b64 %rd768, %rd767, -4294967296;
setp.eq.s64	%p145, %rd768, 0;
@%p145 bra BB95_272;

div.s64 %rd963, %rd348, %rd531;
bra.uni BB95_273;

BB95_272:
cvt.u32.u64	%r262, %rd531;
cvt.u32.u64	%r263, %rd348;
div.u32 %r264, %r263, %r262;
cvt.u64.u32	%rd963, %r264;

BB95_273:
or.b64 %rd769, %rd1219, %rd531;
and.b64 %rd770, %rd769, -4294967296;
setp.eq.s64	%p146, %rd770, 0;
@%p146 bra BB95_275;

div.s64 %rd964, %rd1219, %rd531;
bra.uni BB95_276;

BB95_275:
cvt.u32.u64	%r265, %rd531;
cvt.u32.u64	%r266, %rd1219;
div.u32 %r267, %r266, %r265;
cvt.u64.u32	%rd964, %r267;

BB95_276:
setp.ge.s64	%p147, %rd963, %rd964;
mov.u64 %rd1221, %rd348;
mov.u64 %rd1222, %rd347;
@%p147 bra BB95_278;

st.local.u64 [%rd3+64], %rd348;
st.local.u64 [%rd3+80], %rd1219;
st.local.u64 [%rd3+72], %rd347;
st.local.u64 [%rd3+88], %rd1220;
mov.u64 %rd1183, %rd1220;
mov.u64 %rd1185, %rd1219;
mov.u64 %rd1220, %rd347;
mov.u64 %rd1219, %rd348;
mov.u64 %rd1221, %rd1185;
mov.u64 %rd1222, %rd1183;

BB95_278:
mad.lo.s32 %r369, %r374, -7, %r1;
mad.lo.s32 %r269, %r374, 7, 7;
setp.gt.u32	%p148, %r269, %r1;
selp.b32	%r271, %r369, 7, %p148;
setp.eq.s32	%p149, %r271, 0;
@%p149 bra BB95_280;

ld.local.u64 %rd771, [%rd3];
st.shared.u64 [%rd61], %rd771;
st.shared.u64 [%rd61+8], %rd1212;

BB95_280:
setp.lt.u32	%p151, %r271, 2;
@%p151 bra BB95_282;

st.shared.u64 [%rd61+16], %rd1213;
st.shared.u64 [%rd61+24], %rd1214;

BB95_282:
setp.lt.u32	%p153, %r271, 3;
@%p153 bra BB95_284;

st.shared.u64 [%rd61+32], %rd1215;
st.shared.u64 [%rd61+40], %rd1216;

BB95_284:
setp.lt.u32	%p155, %r271, 4;
@%p155 bra BB95_286;

st.shared.u64 [%rd61+48], %rd1217;
st.shared.u64 [%rd61+56], %rd1218;

BB95_286:
setp.lt.u32	%p157, %r271, 5;
@%p157 bra BB95_288;

st.shared.u64 [%rd61+64], %rd1219;
st.shared.u64 [%rd61+72], %rd1220;

BB95_288:
setp.lt.u32	%p159, %r271, 6;
@%p159 bra BB95_290;

st.shared.u64 [%rd61+80], %rd1221;
st.shared.u64 [%rd61+88], %rd1222;

BB95_290:
setp.lt.u32	%p161, %r271, 7;
@%p161 bra BB95_292;

st.shared.u64 [%rd61+96], %rd1223;
st.shared.u64 [%rd61+104], %rd1224;

BB95_292:
ld.param.u64 %rd878, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElSF_NS_6detail13compare_firstI9SliceCompEEEEEEvT__param_0+24];
ld.param.u64 %rd877, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_23stable_sort_each_detail29stable_sort_each_copy_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEENS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEElSF_NS_6detail13compare_firstI9SliceCompEEEEEEvT__param_0+32];
cvta.to.global.u64 %rd387, %rd877;
cvta.to.global.u64 %rd388, %rd878;
bar.sync 0;
mad.lo.s32 %r370, %r374, -7, %r1;
mov.u32 %r299, 7;
min.u32 %r5, %r370, %r299;
mov.u32 %r371, 2;

BB95_293:
neg.s32 %r300, %r371;
and.b32 %r301, %r374, %r300;
add.s32 %r302, %r371, -1;
and.b32 %r303, %r302, %r374;
mul.lo.s32 %r304, %r303, 7;
min.u32 %r7, %r304, %r1;
mul.lo.s32 %r305, %r301, 7;
shr.u32 %r306, %r371, 1;
mul.lo.s32 %r307, %r306, 7;
min.u32 %r308, %r305, %r1;
add.s32 %r309, %r308, %r307;
min.u32 %r310, %r309, %r1;
add.s32 %r311, %r310, %r307;
min.u32 %r8, %r311, %r1;
sub.s32 %r312, %r310, %r308;
sub.s32 %r313, %r8, %r310;
cvt.u64.u32	%rd389, %r308;
cvt.u64.u32	%rd390, %r310;
setp.lt.u32	%p162, %r7, %r313;
sub.s32 %r314, %r7, %r313;
selp.b32	%r373, 0, %r314, %p162;
min.u32 %r372, %r312, %r7;
setp.ge.u32	%p163, %r373, %r372;
@%p163 bra BB95_302;

add.s32 %r11, %r7, -1;

BB95_295:
add.s32 %r315, %r372, %r373;
shr.u32 %r14, %r315, 1;
sub.s32 %r316, %r11, %r14;
cvt.u64.u32	%rd772, %r316;
add.s64 %rd773, %rd772, %rd390;
shl.b64 %rd774, %rd773, 4;
add.s64 %rd776, %rd582, %rd774;
ld.shared.u64 %rd391, [%rd776];
or.b64 %rd777, %rd391, %rd531;
and.b64 %rd778, %rd777, -4294967296;
setp.eq.s64	%p164, %rd778, 0;
@%p164 bra BB95_297;
bra.uni BB95_296;

BB95_297:
cvt.u32.u64	%r317, %rd531;
cvt.u32.u64	%r318, %rd391;
div.u32 %r319, %r318, %r317;
cvt.u64.u32	%rd1341, %r319;
bra.uni BB95_298;

BB95_296:
div.s64 %rd1341, %rd391, %rd531;

BB95_298:
cvt.u64.u32	%rd779, %r14;
add.s64 %rd780, %rd779, %rd389;
shl.b64 %rd781, %rd780, 4;
add.s64 %rd783, %rd582, %rd781;
ld.shared.u64 %rd395, [%rd783];
or.b64 %rd784, %rd395, %rd531;
and.b64 %rd785, %rd784, -4294967296;
setp.eq.s64	%p165, %rd785, 0;
@%p165 bra BB95_300;
bra.uni BB95_299;

BB95_300:
cvt.u32.u64	%r320, %rd531;
cvt.u32.u64	%r321, %rd395;
div.u32 %r322, %r321, %r320;
cvt.u64.u32	%rd1342, %r322;
bra.uni BB95_301;

BB95_299:
div.s64 %rd1342, %rd395, %rd531;

BB95_301:
add.s32 %r323, %r14, 1;
setp.lt.s64	%p166, %rd1341, %rd1342;
selp.b32	%r373, %r373, %r323, %p166;
selp.b32	%r372, %r14, %r372, %p166;
setp.lt.u32	%p167, %r373, %r372;
@%p167 bra BB95_295;

BB95_302:
cvt.u64.u32	%rd786, %r373;
add.s64 %rd399, %rd786, %rd389;
shl.b64 %rd787, %rd399, 4;
add.s64 %rd400, %rd582, %rd787;
shl.b64 %rd789, %rd390, 4;
add.s64 %rd401, %rd582, %rd789;
cvt.u64.u32	%rd790, %r7;
add.s64 %rd791, %rd390, %rd790;
sub.s64 %rd402, %rd791, %rd786;
shl.b64 %rd792, %rd402, 4;
add.s64 %rd403, %rd582, %rd792;
mul.wide.u32 %rd793, %r8, 16;
add.s64 %rd404, %rd582, %rd793;
ld.shared.u64 %rd794, [%rd400];
ld.shared.u64 %rd795, [%rd400+8];
st.local.u64 [%rd1+8], %rd795;
st.local.u64 [%rd1], %rd794;
ld.shared.u64 %rd796, [%rd403];
ld.shared.u64 %rd797, [%rd403+8];
st.local.u64 [%rd2+8], %rd797;
st.local.u64 [%rd2], %rd796;
mov.pred %p219, -1;
setp.ge.u64	%p169, %rd403, %rd404;
@%p169 bra BB95_311;

mov.pred %p219, 0;
setp.ge.u64	%p171, %rd400, %rd401;
@%p171 bra BB95_311;

ld.local.u64 %rd405, [%rd2];
or.b64 %rd798, %rd405, %rd531;
and.b64 %rd799, %rd798, -4294967296;
setp.eq.s64	%p172, %rd799, 0;
@%p172 bra BB95_306;
bra.uni BB95_305;

BB95_306:
cvt.u32.u64	%r324, %rd531;
cvt.u32.u64	%r325, %rd405;
div.u32 %r326, %r325, %r324;
cvt.u64.u32	%rd1343, %r326;
bra.uni BB95_307;

BB95_305:
div.s64 %rd1343, %rd405, %rd531;

BB95_307:
ld.local.u64 %rd409, [%rd1];
or.b64 %rd800, %rd409, %rd531;
and.b64 %rd801, %rd800, -4294967296;
setp.eq.s64	%p173, %rd801, 0;
@%p173 bra BB95_309;
bra.uni BB95_308;

BB95_309:
cvt.u32.u64	%r327, %rd531;
cvt.u32.u64	%r328, %rd409;
div.u32 %r329, %r328, %r327;
cvt.u64.u32	%rd1344, %r329;
bra.uni BB95_310;

BB95_308:
div.s64 %rd1344, %rd409, %rd531;

BB95_310:
setp.ge.s64	%p219, %rd1343, %rd1344;

BB95_311:
selp.b64	%rd802, %rd1, %rd2, %p219;
ld.local.u64 %rd413, [%rd802];
ld.local.u64 %rd414, [%rd802+8];
@%p219 bra BB95_313;
bra.uni BB95_312;

BB95_313:
mov.u64 %rd1376, %rd403;
add.s64 %rd810, %rd787, %rd582;
add.s64 %rd419, %rd810, 16;
mov.u64 %rd1398, %rd419;
ld.shared.u64 %rd811, [%rd400+16];
ld.shared.u64 %rd812, [%rd400+24];
st.local.u64 [%rd1], %rd811;
st.local.u64 [%rd1+8], %rd812;
mov.u64 %rd1365, %rd403;
mov.u64 %rd1387, %rd419;
bra.uni BB95_314;

BB95_312:
mov.u64 %rd1398, %rd400;
add.s64 %rd805, %rd792, %rd582;
add.s64 %rd416, %rd805, 16;
mov.u64 %rd1376, %rd416;
ld.shared.u64 %rd806, [%rd403+16];
ld.shared.u64 %rd807, [%rd403+24];
st.local.u64 [%rd2], %rd806;
st.local.u64 [%rd2+8], %rd807;
mov.u64 %rd1365, %rd416;
mov.u64 %rd1387, %rd400;

BB95_314:
mov.u64 %rd424, %rd1398;
mov.u64 %rd1386, %rd1387;
mov.u64 %rd422, %rd1376;
mov.u64 %rd1364, %rd1365;
mov.pred %p220, -1;
setp.ge.u64	%p175, %rd1364, %rd404;
@%p175 bra BB95_323;

mov.pred %p220, 0;
setp.ge.u64	%p177, %rd1386, %rd401;
@%p177 bra BB95_323;

ld.local.u64 %rd425, [%rd2];
or.b64 %rd813, %rd425, %rd531;
and.b64 %rd814, %rd813, -4294967296;
setp.eq.s64	%p178, %rd814, 0;
@%p178 bra BB95_318;
bra.uni BB95_317;

BB95_318:
cvt.u32.u64	%r330, %rd531;
cvt.u32.u64	%r331, %rd425;
div.u32 %r332, %r331, %r330;
cvt.u64.u32	%rd1345, %r332;
bra.uni BB95_319;

BB95_317:
div.s64 %rd1345, %rd425, %rd531;

BB95_319:
ld.local.u64 %rd429, [%rd1];
or.b64 %rd815, %rd429, %rd531;
and.b64 %rd816, %rd815, -4294967296;
setp.eq.s64	%p179, %rd816, 0;
@%p179 bra BB95_321;
bra.uni BB95_320;

BB95_321:
cvt.u32.u64	%r333, %rd531;
cvt.u32.u64	%r334, %rd429;
div.u32 %r335, %r334, %r333;
cvt.u64.u32	%rd1346, %r335;
bra.uni BB95_322;

BB95_320:
div.s64 %rd1346, %rd429, %rd531;

BB95_322:
setp.ge.s64	%p220, %rd1345, %rd1346;

BB95_323:
selp.b64	%rd817, %rd1, %rd2, %p220;
ld.local.u64 %rd433, [%rd817];
ld.local.u64 %rd434, [%rd817+8];
@%p220 bra BB95_325;
bra.uni BB95_324;

BB95_325:
add.s64 %rd1386, %rd1386, 16;
add.s64 %rd438, %rd424, 16;
ld.shared.u64 %rd820, [%rd424+16];
ld.shared.u64 %rd821, [%rd424+24];
st.local.u64 [%rd1], %rd820;
st.local.u64 [%rd1+8], %rd821;
mov.u64 %rd1375, %rd422;
mov.u64 %rd1397, %rd438;
bra.uni BB95_326;

BB95_324:
add.s64 %rd1364, %rd1364, 16;
add.s64 %rd436, %rd422, 16;
ld.shared.u64 %rd818, [%rd422+16];
ld.shared.u64 %rd819, [%rd422+24];
st.local.u64 [%rd2], %rd818;
st.local.u64 [%rd2+8], %rd819;
mov.u64 %rd1375, %rd436;
mov.u64 %rd1397, %rd424;

BB95_326:
mov.u64 %rd442, %rd1397;
mov.u64 %rd1385, %rd1386;
mov.u64 %rd440, %rd1375;
mov.u64 %rd1363, %rd1364;
mov.pred %p221, -1;
setp.ge.u64	%p181, %rd1363, %rd404;
@%p181 bra BB95_335;

mov.pred %p221, 0;
setp.ge.u64	%p183, %rd1385, %rd401;
@%p183 bra BB95_335;

ld.local.u64 %rd443, [%rd2];
or.b64 %rd822, %rd443, %rd531;
and.b64 %rd823, %rd822, -4294967296;
setp.eq.s64	%p184, %rd823, 0;
@%p184 bra BB95_330;
bra.uni BB95_329;

BB95_330:
cvt.u32.u64	%r336, %rd531;
cvt.u32.u64	%r337, %rd443;
div.u32 %r338, %r337, %r336;
cvt.u64.u32	%rd1347, %r338;
bra.uni BB95_331;

BB95_329:
div.s64 %rd1347, %rd443, %rd531;

BB95_331:
ld.local.u64 %rd447, [%rd1];
or.b64 %rd824, %rd447, %rd531;
and.b64 %rd825, %rd824, -4294967296;
setp.eq.s64	%p185, %rd825, 0;
@%p185 bra BB95_333;
bra.uni BB95_332;

BB95_333:
cvt.u32.u64	%r339, %rd531;
cvt.u32.u64	%r340, %rd447;
div.u32 %r341, %r340, %r339;
cvt.u64.u32	%rd1348, %r341;
bra.uni BB95_334;

BB95_332:
div.s64 %rd1348, %rd447, %rd531;

BB95_334:
setp.ge.s64	%p221, %rd1347, %rd1348;

BB95_335:
selp.b64	%rd826, %rd1, %rd2, %p221;
ld.local.u64 %rd451, [%rd826];
ld.local.u64 %rd452, [%rd826+8];
@%p221 bra BB95_337;
bra.uni BB95_336;

BB95_337:
add.s64 %rd1385, %rd1385, 16;
add.s64 %rd456, %rd442, 16;
ld.shared.u64 %rd829, [%rd442+16];
st.local.u64 [%rd1], %rd829;
ld.shared.u64 %rd830, [%rd442+24];
st.local.u64 [%rd1+8], %rd830;
mov.u64 %rd1374, %rd440;
mov.u64 %rd1396, %rd456;
bra.uni BB95_338;

BB95_336:
add.s64 %rd1363, %rd1363, 16;
add.s64 %rd454, %rd440, 16;
ld.shared.u64 %rd827, [%rd440+16];
st.local.u64 [%rd2], %rd827;
ld.shared.u64 %rd828, [%rd440+24];
st.local.u64 [%rd2+8], %rd828;
mov.u64 %rd1374, %rd454;
mov.u64 %rd1396, %rd442;

BB95_338:
mov.u64 %rd460, %rd1396;
mov.u64 %rd1384, %rd1385;
mov.u64 %rd458, %rd1374;
mov.u64 %rd1362, %rd1363;
mov.pred %p222, -1;
setp.ge.u64	%p187, %rd1362, %rd404;
@%p187 bra BB95_347;

mov.pred %p222, 0;
setp.ge.u64	%p189, %rd1384, %rd401;
@%p189 bra BB95_347;

ld.local.u64 %rd461, [%rd2];
or.b64 %rd831, %rd461, %rd531;
and.b64 %rd832, %rd831, -4294967296;
setp.eq.s64	%p190, %rd832, 0;
@%p190 bra BB95_342;
bra.uni BB95_341;

BB95_342:
cvt.u32.u64	%r342, %rd531;
cvt.u32.u64	%r343, %rd461;
div.u32 %r344, %r343, %r342;
cvt.u64.u32	%rd1349, %r344;
bra.uni BB95_343;

BB95_341:
div.s64 %rd1349, %rd461, %rd531;

BB95_343:
ld.local.u64 %rd465, [%rd1];
or.b64 %rd833, %rd465, %rd531;
and.b64 %rd834, %rd833, -4294967296;
setp.eq.s64	%p191, %rd834, 0;
@%p191 bra BB95_345;
bra.uni BB95_344;

BB95_345:
cvt.u32.u64	%r345, %rd531;
cvt.u32.u64	%r346, %rd465;
div.u32 %r347, %r346, %r345;
cvt.u64.u32	%rd1350, %r347;
bra.uni BB95_346;

BB95_344:
div.s64 %rd1350, %rd465, %rd531;

BB95_346:
setp.ge.s64	%p222, %rd1349, %rd1350;

BB95_347:
selp.b64	%rd835, %rd1, %rd2, %p222;
ld.local.u64 %rd469, [%rd835];
ld.local.u64 %rd470, [%rd835+8];
@%p222 bra BB95_349;
bra.uni BB95_348;

BB95_349:
add.s64 %rd1384, %rd1384, 16;
add.s64 %rd474, %rd460, 16;
ld.shared.u64 %rd838, [%rd460+16];
st.local.u64 [%rd1], %rd838;
ld.shared.u64 %rd839, [%rd460+24];
st.local.u64 [%rd1+8], %rd839;
mov.u64 %rd1373, %rd458;
mov.u64 %rd1395, %rd474;
bra.uni BB95_350;

BB95_348:
add.s64 %rd1362, %rd1362, 16;
add.s64 %rd472, %rd458, 16;
ld.shared.u64 %rd836, [%rd458+16];
st.local.u64 [%rd2], %rd836;
ld.shared.u64 %rd837, [%rd458+24];
st.local.u64 [%rd2+8], %rd837;
mov.u64 %rd1373, %rd472;
mov.u64 %rd1395, %rd460;

BB95_350:
mov.u64 %rd478, %rd1395;
mov.u64 %rd1383, %rd1384;
mov.u64 %rd476, %rd1373;
mov.u64 %rd1361, %rd1362;
mov.pred %p223, -1;
setp.ge.u64	%p193, %rd1361, %rd404;
@%p193 bra BB95_359;

mov.pred %p223, 0;
setp.ge.u64	%p195, %rd1383, %rd401;
@%p195 bra BB95_359;

ld.local.u64 %rd479, [%rd2];
or.b64 %rd840, %rd479, %rd531;
and.b64 %rd841, %rd840, -4294967296;
setp.eq.s64	%p196, %rd841, 0;
@%p196 bra BB95_354;
bra.uni BB95_353;

BB95_354:
cvt.u32.u64	%r348, %rd531;
cvt.u32.u64	%r349, %rd479;
div.u32 %r350, %r349, %r348;
cvt.u64.u32	%rd1351, %r350;
bra.uni BB95_355;

BB95_353:
div.s64 %rd1351, %rd479, %rd531;

BB95_355:
ld.local.u64 %rd483, [%rd1];
or.b64 %rd842, %rd483, %rd531;
and.b64 %rd843, %rd842, -4294967296;
setp.eq.s64	%p197, %rd843, 0;
@%p197 bra BB95_357;
bra.uni BB95_356;

BB95_357:
cvt.u32.u64	%r351, %rd531;
cvt.u32.u64	%r352, %rd483;
div.u32 %r353, %r352, %r351;
cvt.u64.u32	%rd1352, %r353;
bra.uni BB95_358;

BB95_356:
div.s64 %rd1352, %rd483, %rd531;

BB95_358:
setp.ge.s64	%p223, %rd1351, %rd1352;

BB95_359:
selp.b64	%rd844, %rd1, %rd2, %p223;
ld.local.u64 %rd487, [%rd844];
ld.local.u64 %rd488, [%rd844+8];
@%p223 bra BB95_361;
bra.uni BB95_360;

BB95_361:
add.s64 %rd1383, %rd1383, 16;
add.s64 %rd492, %rd478, 16;
ld.shared.u64 %rd847, [%rd478+16];
st.local.u64 [%rd1], %rd847;
ld.shared.u64 %rd848, [%rd478+24];
st.local.u64 [%rd1+8], %rd848;
mov.u64 %rd1372, %rd476;
mov.u64 %rd1394, %rd492;
bra.uni BB95_362;

BB95_360:
add.s64 %rd1361, %rd1361, 16;
add.s64 %rd490, %rd476, 16;
ld.shared.u64 %rd845, [%rd476+16];
st.local.u64 [%rd2], %rd845;
ld.shared.u64 %rd846, [%rd476+24];
st.local.u64 [%rd2+8], %rd846;
mov.u64 %rd1372, %rd490;
mov.u64 %rd1394, %rd478;

BB95_362:
mov.u64 %rd496, %rd1394;
mov.u64 %rd1382, %rd1383;
mov.u64 %rd494, %rd1372;
mov.u64 %rd1360, %rd1361;
mov.pred %p224, -1;
setp.ge.u64	%p199, %rd1360, %rd404;
@%p199 bra BB95_371;

mov.pred %p224, 0;
setp.ge.u64	%p201, %rd1382, %rd401;
@%p201 bra BB95_371;

ld.local.u64 %rd497, [%rd2];
or.b64 %rd849, %rd497, %rd531;
and.b64 %rd850, %rd849, -4294967296;
setp.eq.s64	%p202, %rd850, 0;
@%p202 bra BB95_366;
bra.uni BB95_365;

BB95_366:
cvt.u32.u64	%r354, %rd531;
cvt.u32.u64	%r355, %rd497;
div.u32 %r356, %r355, %r354;
cvt.u64.u32	%rd1353, %r356;
bra.uni BB95_367;

BB95_365:
div.s64 %rd1353, %rd497, %rd531;

BB95_367:
ld.local.u64 %rd501, [%rd1];
or.b64 %rd851, %rd501, %rd531;
and.b64 %rd852, %rd851, -4294967296;
setp.eq.s64	%p203, %rd852, 0;
@%p203 bra BB95_369;
bra.uni BB95_368;

BB95_369:
cvt.u32.u64	%r357, %rd531;
cvt.u32.u64	%r358, %rd501;
div.u32 %r359, %r358, %r357;
cvt.u64.u32	%rd1354, %r359;
bra.uni BB95_370;

BB95_368:
div.s64 %rd1354, %rd501, %rd531;

BB95_370:
setp.ge.s64	%p224, %rd1353, %rd1354;

BB95_371:
selp.b64	%rd853, %rd1, %rd2, %p224;
ld.local.u64 %rd505, [%rd853];
ld.local.u64 %rd506, [%rd853+8];
@%p224 bra BB95_373;
bra.uni BB95_372;

BB95_373:
add.s64 %rd1382, %rd1382, 16;
add.s64 %rd510, %rd496, 16;
ld.shared.u64 %rd856, [%rd496+16];
st.local.u64 [%rd1], %rd856;
ld.shared.u64 %rd857, [%rd496+24];
st.local.u64 [%rd1+8], %rd857;
mov.u64 %rd1371, %rd494;
mov.u64 %rd1393, %rd510;
bra.uni BB95_374;

BB95_372:
add.s64 %rd1360, %rd1360, 16;
add.s64 %rd508, %rd494, 16;
ld.shared.u64 %rd854, [%rd494+16];
st.local.u64 [%rd2], %rd854;
ld.shared.u64 %rd855, [%rd494+24];
st.local.u64 [%rd2+8], %rd855;
mov.u64 %rd1371, %rd508;
mov.u64 %rd1393, %rd496;

BB95_374:
mov.pred %p225, -1;
setp.ge.u64	%p205, %rd1360, %rd404;
@%p205 bra BB95_383;

mov.pred %p225, 0;
setp.ge.u64	%p207, %rd1382, %rd401;
@%p207 bra BB95_383;

ld.local.u64 %rd515, [%rd2];
or.b64 %rd858, %rd515, %rd531;
and.b64 %rd859, %rd858, -4294967296;
setp.eq.s64	%p208, %rd859, 0;
@%p208 bra BB95_378;
bra.uni BB95_377;

BB95_378:
cvt.u32.u64	%r360, %rd531;
cvt.u32.u64	%r361, %rd515;
div.u32 %r362, %r361, %r360;
cvt.u64.u32	%rd1399, %r362;
bra.uni BB95_379;

BB95_377:
div.s64 %rd1399, %rd515, %rd531;

BB95_379:
ld.local.u64 %rd519, [%rd1];
or.b64 %rd860, %rd519, %rd531;
and.b64 %rd861, %rd860, -4294967296;
setp.eq.s64	%p209, %rd861, 0;
@%p209 bra BB95_381;
bra.uni BB95_380;

BB95_381:
cvt.u32.u64	%r363, %rd531;
cvt.u32.u64	%r364, %rd519;
div.u32 %r365, %r364, %r363;
cvt.u64.u32	%rd1400, %r365;
bra.uni BB95_382;

BB95_380:
div.s64 %rd1400, %rd519, %rd531;

BB95_382:
setp.ge.s64	%p225, %rd1399, %rd1400;

BB95_383:
selp.b64	%rd862, %rd1, %rd2, %p225;
ld.local.u64 %rd523, [%rd862];
ld.local.u64 %rd524, [%rd862+8];
@%p225 bra BB95_385;
bra.uni BB95_384;

BB95_385:
ld.shared.u64 %rd865, [%rd1393+16];
st.local.u64 [%rd1], %rd865;
ld.shared.u64 %rd866, [%rd1393+24];
st.local.u64 [%rd1+8], %rd866;
bra.uni BB95_386;

BB95_384:
ld.shared.u64 %rd863, [%rd1371+16];
st.local.u64 [%rd2], %rd863;
ld.shared.u64 %rd864, [%rd1371+24];
st.local.u64 [%rd2+8], %rd864;

BB95_386:
setp.eq.s32	%p15, %r5, 0;
bar.sync 0;
@%p15 bra BB95_388;

st.shared.u64 [%rd61], %rd413;
st.shared.u64 [%rd61+8], %rd414;

BB95_388:
setp.lt.u32	%p210, %r5, 2;
@%p210 bra BB95_390;

st.shared.u64 [%rd61+16], %rd433;
st.shared.u64 [%rd61+24], %rd434;

BB95_390:
setp.lt.u32	%p211, %r5, 3;
@%p211 bra BB95_392;

st.shared.u64 [%rd61+32], %rd451;
st.shared.u64 [%rd61+40], %rd452;

BB95_392:
setp.lt.u32	%p212, %r5, 4;
@%p212 bra BB95_394;

st.shared.u64 [%rd61+48], %rd469;
st.shared.u64 [%rd61+56], %rd470;

BB95_394:
setp.lt.u32	%p213, %r5, 5;
@%p213 bra BB95_396;

st.shared.u64 [%rd61+64], %rd487;
st.shared.u64 [%rd61+72], %rd488;

BB95_396:
setp.lt.u32	%p214, %r5, 6;
@%p214 bra BB95_398;

st.shared.u64 [%rd61+80], %rd505;
st.shared.u64 [%rd61+88], %rd506;

BB95_398:
setp.lt.u32	%p215, %r5, 7;
@%p215 bra BB95_400;

st.shared.u64 [%rd61+96], %rd523;
st.shared.u64 [%rd61+104], %rd524;

BB95_400:
bar.sync 0;
shl.b32 %r371, %r371, 1;
setp.lt.u32	%p216, %r371, 257;
@%p216 bra BB95_293;

setp.ge.u32	%p217, %r374, %r1;
@%p217 bra BB95_403;

BB95_402:
cvt.u64.u32	%rd867, %r374;
add.s64 %rd868, %rd867, %rd532;
shl.b64 %rd869, %rd868, 3;
add.s64 %rd870, %rd388, %rd869;
add.s64 %rd871, %rd387, %rd869;
mul.wide.u32 %rd872, %r374, 16;
add.s64 %rd874, %rd582, %rd872;
ld.shared.u64 %rd875, [%rd874];
ld.shared.u64 %rd876, [%rd874+8];
st.global.u64 [%rd870], %rd875;
st.global.u64 [%rd871], %rd876;
add.s32 %r374, %r374, 256;
setp.lt.u32	%p218, %r374, %r1;
@%p218 bra BB95_402;

BB95_403:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI9SliceCompEEEEPSR_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI9SliceCompEEEEPSR_EEEEvT__param_0[72]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot96[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<109>;
.reg .b16 %rs<3>;
.reg .b32 %r<143>;
.reg .b64 %rd<655>;


mov.u64 %rd654, __local_depot96;
cvta.local.u64 %SP, %rd654;
ld.param.u64 %rd266, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI9SliceCompEEEEPSR_EEEEvT__param_0+48];
ld.param.u64 %rd265, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI9SliceCompEEEEPSR_EEEEvT__param_0+40];
ld.param.u32 %r5, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI9SliceCompEEEEPSR_EEEEvT__param_0+24];
ld.param.u32 %r33, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI9SliceCompEEEEPSR_EEEEvT__param_0];
ld.param.u64 %rd267, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI9SliceCompEEEEPSR_EEEEvT__param_0+56];
ld.param.u64 %rd268, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI9SliceCompEEEEPSR_EEEEvT__param_0+64];
ld.param.u64 %rd264, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI9SliceCompEEEEPSR_EEEEvT__param_0+32];
ld.param.u64 %rd263, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI9SliceCompEEEEPSR_EEEEvT__param_0+16];
ld.param.u64 %rd262, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIjNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI9SliceCompEEEEPSR_EEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd262;
cvta.to.global.u64 %rd2, %rd263;
cvta.to.global.u64 %rd269, %rd264;
cvta.to.global.u64 %rd3, %rd268;
mov.u32 %r35, %ctaid.x;
cvt.u64.u32	%rd270, %r35;
mul.lo.s64 %rd4, %rd270, %rd267;
mul.wide.u32 %rd271, %r35, 4;
add.s64 %rd272, %rd269, %rd271;
neg.s32 %r36, %r33;
and.b32 %r1, %r35, %r36;
shr.s32 %r2, %r33, 1;
mul.lo.s32 %r3, %r1, 1792;
ld.global.u32 %r4, [%rd272];
ld.global.u32 %r37, [%rd272+4];
add.s32 %r38, %r3, %r37;
min.s32 %r139, %r38, %r5;
add.s32 %r39, %r35, %r2;
mul.lo.s32 %r40, %r39, 1792;
sub.s32 %r41, %r40, %r4;
min.s32 %r7, %r41, %r5;
add.s32 %r42, %r40, 1792;
sub.s32 %r43, %r42, %r37;
min.s32 %r138, %r43, %r5;
add.s32 %r44, %r33, -1;
and.b32 %r45, %r35, %r44;
setp.ne.s32	%p15, %r44, %r45;
@%p15 bra BB96_2;

add.s32 %r46, %r1, %r2;
mul.lo.s32 %r47, %r46, 1792;
min.s32 %r139, %r47, %r5;
mad.lo.s32 %r48, %r2, 2, %r1;
mul.lo.s32 %r49, %r48, 1792;
min.s32 %r138, %r49, %r5;

BB96_2:
add.s32 %r50, %r3, %r4;
sub.s32 %r13, %r138, %r7;
sub.s32 %r14, %r139, %r50;
setp.gt.u32	%p16, %r14, 1791;
mov.u32 %r142, %tid.x;
cvt.u64.u32	%rd273, %r142;
cvt.u64.u32	%rd274, %r50;
add.s64 %rd275, %rd273, %rd274;
shl.b64 %rd276, %rd275, 3;
add.s64 %rd5, %rd1, %rd276;
add.s64 %rd6, %rd2, %rd276;
@%p16 bra BB96_17;
bra.uni BB96_3;

BB96_17:
ld.global.u64 %rd539, [%rd5];
ld.global.u64 %rd520, [%rd6];
ld.global.u64 %rd540, [%rd5+2048];
ld.global.u64 %rd519, [%rd6+2048];
ld.global.u64 %rd541, [%rd5+4096];
ld.global.u64 %rd518, [%rd6+4096];
ld.global.u64 %rd542, [%rd5+6144];
ld.global.u64 %rd517, [%rd6+6144];
ld.global.u64 %rd543, [%rd5+8192];
ld.global.u64 %rd516, [%rd6+8192];
ld.global.u64 %rd544, [%rd5+10240];
ld.global.u64 %rd515, [%rd6+10240];
ld.global.u64 %rd545, [%rd5+12288];
ld.global.u64 %rd514, [%rd6+12288];
bra.uni BB96_18;

BB96_3:
mov.u64 %rd278, 0;
mov.u64 %rd520, %rd278;
setp.ge.u32	%p17, %r142, %r14;
mov.u64 %rd551, %rd278;
@%p17 bra BB96_5;

ld.global.u64 %rd7, [%rd5];
ld.global.u64 %rd520, [%rd6];
mov.u64 %rd551, %rd7;

BB96_5:
mov.u64 %rd527, %rd551;
mov.u64 %rd539, %rd527;
add.s32 %r51, %r142, 256;
mov.u64 %rd519, %rd278;
setp.ge.u32	%p18, %r51, %r14;
mov.u64 %rd550, %rd278;
@%p18 bra BB96_7;

ld.global.u64 %rd550, [%rd5+2048];
ld.global.u64 %rd519, [%rd6+2048];

BB96_7:
mov.u64 %rd540, %rd550;
add.s32 %r52, %r142, 512;
mov.u64 %rd518, %rd278;
setp.ge.u32	%p19, %r52, %r14;
mov.u64 %rd549, %rd278;
@%p19 bra BB96_9;

ld.global.u64 %rd549, [%rd5+4096];
ld.global.u64 %rd518, [%rd6+4096];

BB96_9:
mov.u64 %rd541, %rd549;
add.s32 %r53, %r142, 768;
mov.u64 %rd517, %rd278;
setp.ge.u32	%p20, %r53, %r14;
mov.u64 %rd548, %rd278;
@%p20 bra BB96_11;

ld.global.u64 %rd548, [%rd5+6144];
ld.global.u64 %rd517, [%rd6+6144];

BB96_11:
mov.u64 %rd542, %rd548;
add.s32 %r54, %r142, 1024;
mov.u64 %rd516, %rd278;
setp.ge.u32	%p21, %r54, %r14;
mov.u64 %rd547, %rd278;
@%p21 bra BB96_13;

ld.global.u64 %rd547, [%rd5+8192];
ld.global.u64 %rd516, [%rd6+8192];

BB96_13:
mov.u64 %rd543, %rd547;
add.s32 %r55, %r142, 1280;
mov.u64 %rd515, %rd278;
setp.ge.u32	%p22, %r55, %r14;
mov.u64 %rd546, %rd278;
@%p22 bra BB96_15;

ld.global.u64 %rd546, [%rd5+10240];
ld.global.u64 %rd515, [%rd6+10240];

BB96_15:
mov.u64 %rd544, %rd546;
add.s32 %r56, %r142, 1536;
mov.u64 %rd514, %rd278;
setp.ge.u32	%p23, %r56, %r14;
mov.u64 %rd545, %rd278;
@%p23 bra BB96_18;

ld.global.u64 %rd545, [%rd5+12288];
ld.global.u64 %rd514, [%rd6+12288];

BB96_18:
add.s64 %rd292, %rd273, %rd4;
shl.b64 %rd293, %rd292, 4;
add.s64 %rd61, %rd3, %rd293;
@%p16 bra BB96_32;
bra.uni BB96_19;

BB96_32:
st.global.u64 [%rd61], %rd539;
st.global.u64 [%rd61+8], %rd520;
st.global.u64 [%rd61+4096], %rd540;
st.global.u64 [%rd61+4104], %rd519;
st.global.u64 [%rd61+8192], %rd541;
st.global.u64 [%rd61+8200], %rd518;
st.global.u64 [%rd61+12288], %rd542;
st.global.u64 [%rd61+12296], %rd517;
st.global.u64 [%rd61+16384], %rd543;
st.global.u64 [%rd61+16392], %rd516;
st.global.u64 [%rd61+20480], %rd544;
st.global.u64 [%rd61+20488], %rd515;
bra.uni BB96_33;

BB96_19:
setp.ge.u32	%p25, %r142, %r14;
@%p25 bra BB96_21;

st.global.u64 [%rd61], %rd539;
st.global.u64 [%rd61+8], %rd520;

BB96_21:
add.s32 %r60, %r142, 256;
setp.ge.u32	%p26, %r60, %r14;
@%p26 bra BB96_23;

st.global.u64 [%rd61+4096], %rd540;
st.global.u64 [%rd61+4104], %rd519;

BB96_23:
add.s32 %r62, %r142, 512;
setp.ge.u32	%p27, %r62, %r14;
@%p27 bra BB96_25;

st.global.u64 [%rd61+8192], %rd541;
st.global.u64 [%rd61+8200], %rd518;

BB96_25:
add.s32 %r64, %r142, 768;
setp.ge.u32	%p28, %r64, %r14;
@%p28 bra BB96_27;

st.global.u64 [%rd61+12288], %rd542;
st.global.u64 [%rd61+12296], %rd517;

BB96_27:
add.s32 %r66, %r142, 1024;
setp.ge.u32	%p29, %r66, %r14;
@%p29 bra BB96_29;

st.global.u64 [%rd61+16384], %rd543;
st.global.u64 [%rd61+16392], %rd516;

BB96_29:
add.s32 %r68, %r142, 1280;
setp.ge.u32	%p30, %r68, %r14;
@%p30 bra BB96_31;

st.global.u64 [%rd61+20480], %rd544;
st.global.u64 [%rd61+20488], %rd515;

BB96_31:
add.s32 %r70, %r142, 1536;
setp.ge.u32	%p31, %r70, %r14;
@%p31 bra BB96_34;

BB96_33:
st.global.u64 [%rd61+24576], %rd545;
st.global.u64 [%rd61+24584], %rd514;

BB96_34:
cvt.u64.u32	%rd294, %r7;
cvt.u64.u32	%rd62, %r14;
add.s64 %rd63, %rd62, %rd4;
add.s64 %rd296, %rd273, %rd294;
shl.b64 %rd297, %rd296, 3;
add.s64 %rd64, %rd1, %rd297;
add.s64 %rd65, %rd2, %rd297;
setp.gt.u32	%p32, %r13, 1791;
@%p32 bra BB96_49;
bra.uni BB96_35;

BB96_49:
ld.global.u64 %rd577, [%rd64];
ld.global.u64 %rd558, [%rd65];
ld.global.u64 %rd578, [%rd64+2048];
ld.global.u64 %rd557, [%rd65+2048];
ld.global.u64 %rd579, [%rd64+4096];
ld.global.u64 %rd556, [%rd65+4096];
ld.global.u64 %rd580, [%rd64+6144];
ld.global.u64 %rd555, [%rd65+6144];
ld.global.u64 %rd581, [%rd64+8192];
ld.global.u64 %rd554, [%rd65+8192];
ld.global.u64 %rd582, [%rd64+10240];
ld.global.u64 %rd553, [%rd65+10240];
ld.global.u64 %rd583, [%rd64+12288];
ld.global.u64 %rd552, [%rd65+12288];
bra.uni BB96_50;

BB96_35:
mov.u64 %rd299, 0;
mov.u64 %rd558, %rd299;
setp.ge.u32	%p33, %r142, %r13;
mov.u64 %rd589, %rd299;
@%p33 bra BB96_37;

ld.global.u64 %rd66, [%rd64];
ld.global.u64 %rd558, [%rd65];
mov.u64 %rd589, %rd66;

BB96_37:
mov.u64 %rd565, %rd589;
mov.u64 %rd577, %rd565;
add.s32 %r71, %r142, 256;
mov.u64 %rd557, %rd299;
setp.ge.u32	%p34, %r71, %r13;
mov.u64 %rd588, %rd299;
@%p34 bra BB96_39;

ld.global.u64 %rd588, [%rd64+2048];
ld.global.u64 %rd557, [%rd65+2048];

BB96_39:
mov.u64 %rd578, %rd588;
add.s32 %r72, %r142, 512;
mov.u64 %rd556, %rd299;
setp.ge.u32	%p35, %r72, %r13;
mov.u64 %rd587, %rd299;
@%p35 bra BB96_41;

ld.global.u64 %rd587, [%rd64+4096];
ld.global.u64 %rd556, [%rd65+4096];

BB96_41:
mov.u64 %rd579, %rd587;
add.s32 %r73, %r142, 768;
mov.u64 %rd555, %rd299;
setp.ge.u32	%p36, %r73, %r13;
mov.u64 %rd586, %rd299;
@%p36 bra BB96_43;

ld.global.u64 %rd586, [%rd64+6144];
ld.global.u64 %rd555, [%rd65+6144];

BB96_43:
mov.u64 %rd580, %rd586;
add.s32 %r74, %r142, 1024;
mov.u64 %rd554, %rd299;
setp.ge.u32	%p37, %r74, %r13;
mov.u64 %rd585, %rd299;
@%p37 bra BB96_45;

ld.global.u64 %rd585, [%rd64+8192];
ld.global.u64 %rd554, [%rd65+8192];

BB96_45:
mov.u64 %rd581, %rd585;
add.s32 %r75, %r142, 1280;
mov.u64 %rd553, %rd299;
setp.ge.u32	%p38, %r75, %r13;
mov.u64 %rd584, %rd299;
@%p38 bra BB96_47;

ld.global.u64 %rd584, [%rd64+10240];
ld.global.u64 %rd553, [%rd65+10240];

BB96_47:
mov.u64 %rd582, %rd584;
add.s32 %r76, %r142, 1536;
mov.u64 %rd552, %rd299;
setp.ge.u32	%p39, %r76, %r13;
mov.u64 %rd583, %rd299;
@%p39 bra BB96_50;

ld.global.u64 %rd583, [%rd64+12288];
ld.global.u64 %rd552, [%rd65+12288];

BB96_50:
add.s64 %rd313, %rd273, %rd63;
shl.b64 %rd314, %rd313, 4;
add.s64 %rd120, %rd3, %rd314;
@%p32 bra BB96_64;
bra.uni BB96_51;

BB96_64:
st.global.u64 [%rd120], %rd577;
st.global.u64 [%rd120+8], %rd558;
st.global.u64 [%rd120+4096], %rd578;
st.global.u64 [%rd120+4104], %rd557;
st.global.u64 [%rd120+8192], %rd579;
st.global.u64 [%rd120+8200], %rd556;
st.global.u64 [%rd120+12288], %rd580;
st.global.u64 [%rd120+12296], %rd555;
st.global.u64 [%rd120+16384], %rd581;
st.global.u64 [%rd120+16392], %rd554;
st.global.u64 [%rd120+20480], %rd582;
st.global.u64 [%rd120+20488], %rd553;
bra.uni BB96_65;

BB96_51:
setp.ge.u32	%p41, %r142, %r13;
@%p41 bra BB96_53;

st.global.u64 [%rd120], %rd577;
st.global.u64 [%rd120+8], %rd558;

BB96_53:
add.s32 %r77, %r142, 256;
setp.ge.u32	%p42, %r77, %r13;
@%p42 bra BB96_55;

st.global.u64 [%rd120+4096], %rd578;
st.global.u64 [%rd120+4104], %rd557;

BB96_55:
add.s32 %r78, %r142, 512;
setp.ge.u32	%p43, %r78, %r13;
@%p43 bra BB96_57;

st.global.u64 [%rd120+8192], %rd579;
st.global.u64 [%rd120+8200], %rd556;

BB96_57:
add.s32 %r79, %r142, 768;
setp.ge.u32	%p44, %r79, %r13;
@%p44 bra BB96_59;

st.global.u64 [%rd120+12288], %rd580;
st.global.u64 [%rd120+12296], %rd555;

BB96_59:
add.s32 %r80, %r142, 1024;
setp.ge.u32	%p45, %r80, %r13;
@%p45 bra BB96_61;

st.global.u64 [%rd120+16384], %rd581;
st.global.u64 [%rd120+16392], %rd554;

BB96_61:
add.s32 %r81, %r142, 1280;
setp.ge.u32	%p46, %r81, %r13;
@%p46 bra BB96_63;

st.global.u64 [%rd120+20480], %rd582;
st.global.u64 [%rd120+20488], %rd553;

BB96_63:
add.s32 %r82, %r142, 1536;
setp.ge.u32	%p47, %r82, %r13;
@%p47 bra BB96_66;

BB96_65:
st.global.u64 [%rd120+24576], %rd583;
st.global.u64 [%rd120+24584], %rd552;

BB96_66:
bar.sync 0;
mul.lo.s32 %r19, %r142, 7;
add.s32 %r20, %r14, %r13;
min.u32 %r21, %r19, %r20;
setp.lt.u32	%p48, %r21, %r13;
sub.s32 %r83, %r21, %r13;
selp.b32	%r141, 0, %r83, %p48;
min.u32 %r140, %r14, %r21;
setp.ge.u32	%p49, %r141, %r140;
@%p49 bra BB96_75;

add.s32 %r24, %r21, -1;

BB96_68:
add.s32 %r84, %r140, %r141;
shr.u32 %r27, %r84, 1;
sub.s32 %r85, %r24, %r27;
cvt.u64.u32	%rd315, %r85;
add.s64 %rd316, %rd315, %rd63;
shl.b64 %rd317, %rd316, 4;
add.s64 %rd318, %rd3, %rd317;
ld.global.u64 %rd122, [%rd318];
or.b64 %rd319, %rd122, %rd266;
and.b64 %rd320, %rd319, -4294967296;
setp.eq.s64	%p50, %rd320, 0;
@%p50 bra BB96_70;
bra.uni BB96_69;

BB96_70:
cvt.u32.u64	%r86, %rd266;
cvt.u32.u64	%r87, %rd122;
div.u32 %r88, %r87, %r86;
cvt.u64.u32	%rd590, %r88;
bra.uni BB96_71;

BB96_69:
div.s64 %rd590, %rd122, %rd266;

BB96_71:
cvt.u64.u32	%rd321, %r27;
add.s64 %rd322, %rd321, %rd4;
shl.b64 %rd323, %rd322, 4;
add.s64 %rd324, %rd3, %rd323;
ld.global.u64 %rd126, [%rd324];
or.b64 %rd325, %rd126, %rd266;
and.b64 %rd326, %rd325, -4294967296;
setp.eq.s64	%p51, %rd326, 0;
@%p51 bra BB96_73;
bra.uni BB96_72;

BB96_73:
cvt.u32.u64	%r89, %rd266;
cvt.u32.u64	%r90, %rd126;
div.u32 %r91, %r90, %r89;
cvt.u64.u32	%rd591, %r91;
bra.uni BB96_74;

BB96_72:
div.s64 %rd591, %rd126, %rd266;

BB96_74:
add.s32 %r92, %r27, 1;
setp.lt.s64	%p52, %rd590, %rd591;
selp.b32	%r141, %r141, %r92, %p52;
selp.b32	%r140, %r27, %r140, %p52;
setp.lt.u32	%p53, %r141, %r140;
@%p53 bra BB96_68;

BB96_75:
cvt.u64.u32	%rd328, %r141;
add.s64 %rd130, %rd328, %rd4;
shl.b64 %rd329, %rd130, 4;
add.s64 %rd131, %rd3, %rd329;
shl.b64 %rd330, %rd63, 4;
add.s64 %rd132, %rd3, %rd330;
sub.s32 %r93, %r21, %r141;
cvt.u64.u32	%rd331, %r93;
add.s64 %rd133, %rd63, %rd331;
shl.b64 %rd332, %rd133, 4;
add.s64 %rd134, %rd3, %rd332;
cvt.u64.u32	%rd333, %r13;
add.s64 %rd334, %rd333, %rd4;
add.s64 %rd335, %rd334, %rd62;
shl.b64 %rd336, %rd335, 4;
add.s64 %rd135, %rd3, %rd336;
add.u64 %rd337, %SP, 0;
cvta.to.local.u64 %rd136, %rd337;
mov.u64 %rd592, 0;
mov.pred %p54, 0;
@%p54 bra BB96_77;

BB96_76:
add.s64 %rd338, %rd136, %rd592;
mov.u16 %rs1, 0;
st.local.u8 [%rd338], %rs1;
add.s64 %rd592, %rd592, 1;
setp.lt.u64	%p55, %rd592, 16;
@%p55 bra BB96_76;

BB96_77:
ld.global.u64 %rd340, [%rd131];
ld.global.u64 %rd341, [%rd131+8];
st.local.u64 [%rd136+8], %rd341;
st.local.u64 [%rd136], %rd340;
add.u64 %rd344, %SP, 16;
cvta.to.local.u64 %rd139, %rd344;
mov.u64 %rd593, 0;
@%p54 bra BB96_79;

BB96_78:
add.s64 %rd345, %rd139, %rd593;
mov.u16 %rs2, 0;
st.local.u8 [%rd345], %rs2;
add.s64 %rd593, %rd593, 1;
setp.lt.u64	%p57, %rd593, 16;
@%p57 bra BB96_78;

BB96_79:
ld.global.u64 %rd346, [%rd134];
ld.global.u64 %rd347, [%rd134+8];
st.local.u64 [%rd139+8], %rd347;
st.local.u64 [%rd139], %rd346;
mov.pred %p102, -1;
setp.ge.u64	%p59, %rd134, %rd135;
@%p59 bra BB96_88;

mov.pred %p102, 0;
setp.ge.u64	%p61, %rd131, %rd132;
@%p61 bra BB96_88;

ld.local.u64 %rd142, [%rd139];
or.b64 %rd352, %rd142, %rd266;
and.b64 %rd353, %rd352, -4294967296;
setp.eq.s64	%p62, %rd353, 0;
@%p62 bra BB96_83;

div.s64 %rd594, %rd142, %rd266;
bra.uni BB96_84;

BB96_83:
cvt.u32.u64	%r94, %rd266;
cvt.u32.u64	%r95, %rd142;
div.u32 %r96, %r95, %r94;
cvt.u64.u32	%rd594, %r96;

BB96_84:
ld.local.u64 %rd146, [%rd136];
or.b64 %rd356, %rd146, %rd266;
and.b64 %rd357, %rd356, -4294967296;
setp.eq.s64	%p63, %rd357, 0;
@%p63 bra BB96_86;

div.s64 %rd595, %rd146, %rd266;
bra.uni BB96_87;

BB96_86:
cvt.u32.u64	%r97, %rd266;
cvt.u32.u64	%r98, %rd146;
div.u32 %r99, %r98, %r97;
cvt.u64.u32	%rd595, %r99;

BB96_87:
setp.ge.s64	%p102, %rd594, %rd595;

BB96_88:
selp.b64	%rd362, %rd136, %rd139, %p102;
ld.local.u64 %rd150, [%rd362];
ld.local.u64 %rd151, [%rd362+8];
@%p102 bra BB96_90;
bra.uni BB96_89;

BB96_90:
add.s64 %rd370, %rd329, %rd3;
add.s64 %rd154, %rd370, 16;
mov.u64 %rd650, %rd154;
ld.global.u64 %rd371, [%rd131+16];
st.local.u64 [%rd136], %rd371;
ld.global.u64 %rd374, [%rd131+24];
st.local.u64 [%rd136+8], %rd374;
mov.u64 %rd627, %rd134;
mov.u64 %rd628, %rd134;
mov.u64 %rd651, %rd154;
bra.uni BB96_91;

BB96_89:
add.s64 %rd364, %rd332, %rd3;
add.s64 %rd152, %rd364, 16;
mov.u64 %rd627, %rd152;
ld.global.u64 %rd365, [%rd134+16];
st.local.u64 [%rd139], %rd365;
ld.global.u64 %rd368, [%rd134+24];
st.local.u64 [%rd139+8], %rd368;
mov.u64 %rd628, %rd152;
mov.u64 %rd650, %rd131;
mov.u64 %rd651, %rd131;

BB96_91:
mov.u64 %rd159, %rd650;
mov.u64 %rd649, %rd651;
mov.u64 %rd157, %rd627;
mov.u64 %rd626, %rd628;
mov.pred %p103, -1;
setp.ge.u64	%p65, %rd626, %rd135;
@%p65 bra BB96_100;

mov.pred %p103, 0;
setp.ge.u64	%p67, %rd649, %rd132;
@%p67 bra BB96_100;

ld.local.u64 %rd160, [%rd139];
or.b64 %rd377, %rd160, %rd266;
and.b64 %rd378, %rd377, -4294967296;
setp.eq.s64	%p68, %rd378, 0;
@%p68 bra BB96_95;

div.s64 %rd596, %rd160, %rd266;
bra.uni BB96_96;

BB96_95:
cvt.u32.u64	%r100, %rd266;
cvt.u32.u64	%r101, %rd160;
div.u32 %r102, %r101, %r100;
cvt.u64.u32	%rd596, %r102;

BB96_96:
ld.local.u64 %rd164, [%rd136];
or.b64 %rd381, %rd164, %rd266;
and.b64 %rd382, %rd381, -4294967296;
setp.eq.s64	%p69, %rd382, 0;
@%p69 bra BB96_98;

div.s64 %rd597, %rd164, %rd266;
bra.uni BB96_99;

BB96_98:
cvt.u32.u64	%r103, %rd266;
cvt.u32.u64	%r104, %rd164;
div.u32 %r105, %r104, %r103;
cvt.u64.u32	%rd597, %r105;

BB96_99:
setp.ge.s64	%p103, %rd596, %rd597;

BB96_100:
selp.b64	%rd387, %rd136, %rd139, %p103;
ld.local.u64 %rd168, [%rd387];
ld.local.u64 %rd169, [%rd387+8];
@%p103 bra BB96_102;
bra.uni BB96_101;

BB96_102:
add.s64 %rd649, %rd649, 16;
add.s64 %rd173, %rd159, 16;
ld.global.u64 %rd392, [%rd159+16];
st.local.u64 [%rd136], %rd392;
ld.global.u64 %rd395, [%rd159+24];
st.local.u64 [%rd136+8], %rd395;
mov.u64 %rd625, %rd157;
mov.u64 %rd648, %rd173;
bra.uni BB96_103;

BB96_101:
add.s64 %rd626, %rd626, 16;
add.s64 %rd171, %rd157, 16;
ld.global.u64 %rd388, [%rd157+16];
st.local.u64 [%rd139], %rd388;
ld.global.u64 %rd391, [%rd157+24];
st.local.u64 [%rd139+8], %rd391;
mov.u64 %rd625, %rd171;
mov.u64 %rd648, %rd159;

BB96_103:
mov.u64 %rd177, %rd648;
mov.u64 %rd647, %rd649;
mov.u64 %rd175, %rd625;
mov.u64 %rd624, %rd626;
mov.pred %p104, -1;
setp.ge.u64	%p71, %rd624, %rd135;
@%p71 bra BB96_112;

mov.pred %p104, 0;
setp.ge.u64	%p73, %rd647, %rd132;
@%p73 bra BB96_112;

ld.local.u64 %rd178, [%rd139];
or.b64 %rd398, %rd178, %rd266;
and.b64 %rd399, %rd398, -4294967296;
setp.eq.s64	%p74, %rd399, 0;
@%p74 bra BB96_107;

div.s64 %rd598, %rd178, %rd266;
bra.uni BB96_108;

BB96_107:
cvt.u32.u64	%r106, %rd266;
cvt.u32.u64	%r107, %rd178;
div.u32 %r108, %r107, %r106;
cvt.u64.u32	%rd598, %r108;

BB96_108:
ld.local.u64 %rd182, [%rd136];
or.b64 %rd402, %rd182, %rd266;
and.b64 %rd403, %rd402, -4294967296;
setp.eq.s64	%p75, %rd403, 0;
@%p75 bra BB96_110;

div.s64 %rd599, %rd182, %rd266;
bra.uni BB96_111;

BB96_110:
cvt.u32.u64	%r109, %rd266;
cvt.u32.u64	%r110, %rd182;
div.u32 %r111, %r110, %r109;
cvt.u64.u32	%rd599, %r111;

BB96_111:
setp.ge.s64	%p104, %rd598, %rd599;

BB96_112:
selp.b64	%rd408, %rd136, %rd139, %p104;
ld.local.u64 %rd186, [%rd408];
ld.local.u64 %rd187, [%rd408+8];
@%p104 bra BB96_114;
bra.uni BB96_113;

BB96_114:
add.s64 %rd647, %rd647, 16;
add.s64 %rd191, %rd177, 16;
ld.global.u64 %rd413, [%rd177+16];
st.local.u64 [%rd136], %rd413;
ld.global.u64 %rd416, [%rd177+24];
st.local.u64 [%rd136+8], %rd416;
mov.u64 %rd623, %rd175;
mov.u64 %rd646, %rd191;
bra.uni BB96_115;

BB96_113:
add.s64 %rd624, %rd624, 16;
add.s64 %rd189, %rd175, 16;
ld.global.u64 %rd409, [%rd175+16];
st.local.u64 [%rd139], %rd409;
ld.global.u64 %rd412, [%rd175+24];
st.local.u64 [%rd139+8], %rd412;
mov.u64 %rd623, %rd189;
mov.u64 %rd646, %rd177;

BB96_115:
mov.u64 %rd195, %rd646;
mov.u64 %rd645, %rd647;
mov.u64 %rd193, %rd623;
mov.u64 %rd622, %rd624;
mov.pred %p105, -1;
setp.ge.u64	%p77, %rd622, %rd135;
@%p77 bra BB96_124;

mov.pred %p105, 0;
setp.ge.u64	%p79, %rd645, %rd132;
@%p79 bra BB96_124;

ld.local.u64 %rd196, [%rd139];
or.b64 %rd419, %rd196, %rd266;
and.b64 %rd420, %rd419, -4294967296;
setp.eq.s64	%p80, %rd420, 0;
@%p80 bra BB96_119;

div.s64 %rd600, %rd196, %rd266;
bra.uni BB96_120;

BB96_119:
cvt.u32.u64	%r112, %rd266;
cvt.u32.u64	%r113, %rd196;
div.u32 %r114, %r113, %r112;
cvt.u64.u32	%rd600, %r114;

BB96_120:
ld.local.u64 %rd200, [%rd136];
or.b64 %rd423, %rd200, %rd266;
and.b64 %rd424, %rd423, -4294967296;
setp.eq.s64	%p81, %rd424, 0;
@%p81 bra BB96_122;

div.s64 %rd601, %rd200, %rd266;
bra.uni BB96_123;

BB96_122:
cvt.u32.u64	%r115, %rd266;
cvt.u32.u64	%r116, %rd200;
div.u32 %r117, %r116, %r115;
cvt.u64.u32	%rd601, %r117;

BB96_123:
setp.ge.s64	%p105, %rd600, %rd601;

BB96_124:
selp.b64	%rd429, %rd136, %rd139, %p105;
ld.local.u64 %rd204, [%rd429];
ld.local.u64 %rd205, [%rd429+8];
@%p105 bra BB96_126;
bra.uni BB96_125;

BB96_126:
add.s64 %rd645, %rd645, 16;
add.s64 %rd209, %rd195, 16;
ld.global.u64 %rd434, [%rd195+16];
st.local.u64 [%rd136], %rd434;
ld.global.u64 %rd437, [%rd195+24];
st.local.u64 [%rd136+8], %rd437;
mov.u64 %rd621, %rd193;
mov.u64 %rd644, %rd209;
bra.uni BB96_127;

BB96_125:
add.s64 %rd622, %rd622, 16;
add.s64 %rd207, %rd193, 16;
ld.global.u64 %rd430, [%rd193+16];
st.local.u64 [%rd139], %rd430;
ld.global.u64 %rd433, [%rd193+24];
st.local.u64 [%rd139+8], %rd433;
mov.u64 %rd621, %rd207;
mov.u64 %rd644, %rd195;

BB96_127:
mov.u64 %rd213, %rd644;
mov.u64 %rd643, %rd645;
mov.u64 %rd211, %rd621;
mov.u64 %rd620, %rd622;
mov.pred %p106, -1;
setp.ge.u64	%p83, %rd620, %rd135;
@%p83 bra BB96_136;

mov.pred %p106, 0;
setp.ge.u64	%p85, %rd643, %rd132;
@%p85 bra BB96_136;

ld.local.u64 %rd214, [%rd139];
or.b64 %rd440, %rd214, %rd266;
and.b64 %rd441, %rd440, -4294967296;
setp.eq.s64	%p86, %rd441, 0;
@%p86 bra BB96_131;

div.s64 %rd602, %rd214, %rd266;
bra.uni BB96_132;

BB96_131:
cvt.u32.u64	%r118, %rd266;
cvt.u32.u64	%r119, %rd214;
div.u32 %r120, %r119, %r118;
cvt.u64.u32	%rd602, %r120;

BB96_132:
ld.local.u64 %rd218, [%rd136];
or.b64 %rd444, %rd218, %rd266;
and.b64 %rd445, %rd444, -4294967296;
setp.eq.s64	%p87, %rd445, 0;
@%p87 bra BB96_134;

div.s64 %rd603, %rd218, %rd266;
bra.uni BB96_135;

BB96_134:
cvt.u32.u64	%r121, %rd266;
cvt.u32.u64	%r122, %rd218;
div.u32 %r123, %r122, %r121;
cvt.u64.u32	%rd603, %r123;

BB96_135:
setp.ge.s64	%p106, %rd602, %rd603;

BB96_136:
selp.b64	%rd450, %rd136, %rd139, %p106;
ld.local.u64 %rd222, [%rd450];
ld.local.u64 %rd223, [%rd450+8];
@%p106 bra BB96_138;
bra.uni BB96_137;

BB96_138:
add.s64 %rd643, %rd643, 16;
add.s64 %rd227, %rd213, 16;
ld.global.u64 %rd455, [%rd213+16];
st.local.u64 [%rd136], %rd455;
ld.global.u64 %rd458, [%rd213+24];
st.local.u64 [%rd136+8], %rd458;
mov.u64 %rd619, %rd211;
mov.u64 %rd642, %rd227;
bra.uni BB96_139;

BB96_137:
add.s64 %rd620, %rd620, 16;
add.s64 %rd225, %rd211, 16;
ld.global.u64 %rd451, [%rd211+16];
st.local.u64 [%rd139], %rd451;
ld.global.u64 %rd454, [%rd211+24];
st.local.u64 [%rd139+8], %rd454;
mov.u64 %rd619, %rd225;
mov.u64 %rd642, %rd213;

BB96_139:
mov.u64 %rd231, %rd642;
mov.u64 %rd641, %rd643;
mov.u64 %rd229, %rd619;
mov.u64 %rd618, %rd620;
mov.pred %p107, -1;
setp.ge.u64	%p89, %rd618, %rd135;
@%p89 bra BB96_148;

mov.pred %p107, 0;
setp.ge.u64	%p91, %rd641, %rd132;
@%p91 bra BB96_148;

ld.local.u64 %rd232, [%rd139];
or.b64 %rd461, %rd232, %rd266;
and.b64 %rd462, %rd461, -4294967296;
setp.eq.s64	%p92, %rd462, 0;
@%p92 bra BB96_143;

div.s64 %rd604, %rd232, %rd266;
bra.uni BB96_144;

BB96_143:
cvt.u32.u64	%r124, %rd266;
cvt.u32.u64	%r125, %rd232;
div.u32 %r126, %r125, %r124;
cvt.u64.u32	%rd604, %r126;

BB96_144:
ld.local.u64 %rd236, [%rd136];
or.b64 %rd465, %rd236, %rd266;
and.b64 %rd466, %rd465, -4294967296;
setp.eq.s64	%p93, %rd466, 0;
@%p93 bra BB96_146;

div.s64 %rd605, %rd236, %rd266;
bra.uni BB96_147;

BB96_146:
cvt.u32.u64	%r127, %rd266;
cvt.u32.u64	%r128, %rd236;
div.u32 %r129, %r128, %r127;
cvt.u64.u32	%rd605, %r129;

BB96_147:
setp.ge.s64	%p107, %rd604, %rd605;

BB96_148:
selp.b64	%rd471, %rd136, %rd139, %p107;
ld.local.u64 %rd240, [%rd471];
ld.local.u64 %rd241, [%rd471+8];
@%p107 bra BB96_150;
bra.uni BB96_149;

BB96_150:
add.s64 %rd641, %rd641, 16;
add.s64 %rd245, %rd231, 16;
ld.global.u64 %rd476, [%rd231+16];
st.local.u64 [%rd136], %rd476;
ld.global.u64 %rd479, [%rd231+24];
st.local.u64 [%rd136+8], %rd479;
mov.u64 %rd617, %rd229;
mov.u64 %rd640, %rd245;
bra.uni BB96_151;

BB96_149:
add.s64 %rd618, %rd618, 16;
add.s64 %rd243, %rd229, 16;
ld.global.u64 %rd472, [%rd229+16];
st.local.u64 [%rd139], %rd472;
ld.global.u64 %rd475, [%rd229+24];
st.local.u64 [%rd139+8], %rd475;
mov.u64 %rd617, %rd243;
mov.u64 %rd640, %rd231;

BB96_151:
mov.pred %p94, -1;
setp.ge.u64	%p95, %rd618, %rd135;
mov.pred %p108, %p94;
@%p95 bra BB96_160;

setp.ge.u64	%p97, %rd641, %rd132;
mov.pred %p108, %p54;
@%p97 bra BB96_160;

ld.local.u64 %rd250, [%rd139];
or.b64 %rd482, %rd250, %rd266;
and.b64 %rd483, %rd482, -4294967296;
setp.eq.s64	%p98, %rd483, 0;
@%p98 bra BB96_155;

div.s64 %rd652, %rd250, %rd266;
bra.uni BB96_156;

BB96_155:
cvt.u32.u64	%r130, %rd266;
cvt.u32.u64	%r131, %rd250;
div.u32 %r132, %r131, %r130;
cvt.u64.u32	%rd652, %r132;

BB96_156:
ld.local.u64 %rd254, [%rd136];
or.b64 %rd486, %rd254, %rd266;
and.b64 %rd487, %rd486, -4294967296;
setp.eq.s64	%p99, %rd487, 0;
@%p99 bra BB96_158;

div.s64 %rd653, %rd254, %rd266;
bra.uni BB96_159;

BB96_158:
cvt.u32.u64	%r133, %rd266;
cvt.u32.u64	%r134, %rd254;
div.u32 %r135, %r134, %r133;
cvt.u64.u32	%rd653, %r135;

BB96_159:
setp.ge.s64	%p108, %rd652, %rd653;

BB96_160:
selp.b64	%rd492, %rd136, %rd139, %p108;
ld.local.u64 %rd258, [%rd492];
ld.local.u64 %rd259, [%rd492+8];
@%p108 bra BB96_162;
bra.uni BB96_161;

BB96_162:
ld.global.u64 %rd497, [%rd640+16];
st.local.u64 [%rd136], %rd497;
ld.global.u64 %rd500, [%rd640+24];
st.local.u64 [%rd136+8], %rd500;
bra.uni BB96_163;

BB96_161:
ld.global.u64 %rd493, [%rd617+16];
st.local.u64 [%rd139], %rd493;
ld.global.u64 %rd496, [%rd617+24];
st.local.u64 [%rd139+8], %rd496;

BB96_163:
cvta.to.global.u64 %rd260, %rd265;
bar.sync 0;
cvt.u64.u32	%rd501, %r19;
add.s64 %rd502, %rd501, %rd4;
shl.b64 %rd503, %rd502, 4;
add.s64 %rd504, %rd3, %rd503;
st.global.u64 [%rd504], %rd150;
st.global.u64 [%rd504+8], %rd151;
st.global.u64 [%rd504+16], %rd168;
st.global.u64 [%rd504+24], %rd169;
st.global.u64 [%rd504+32], %rd186;
st.global.u64 [%rd504+40], %rd187;
st.global.u64 [%rd504+48], %rd204;
st.global.u64 [%rd504+56], %rd205;
st.global.u64 [%rd504+64], %rd222;
st.global.u64 [%rd504+72], %rd223;
st.global.u64 [%rd504+80], %rd240;
st.global.u64 [%rd504+88], %rd241;
st.global.u64 [%rd504+96], %rd258;
st.global.u64 [%rd504+104], %rd259;
bar.sync 0;
mul.lo.s32 %r137, %r35, 1792;
cvt.u64.u32	%rd261, %r137;
setp.ge.u32	%p100, %r142, %r20;
@%p100 bra BB96_165;

BB96_164:
cvt.u64.u32	%rd505, %r142;
add.s64 %rd506, %rd505, %rd261;
add.s64 %rd507, %rd505, %rd4;
shl.b64 %rd508, %rd507, 4;
add.s64 %rd509, %rd3, %rd508;
ld.global.u64 %rd510, [%rd509];
shl.b64 %rd511, %rd506, 4;
add.s64 %rd512, %rd260, %rd511;
st.global.u64 [%rd512], %rd510;
ld.global.u64 %rd513, [%rd509+8];
st.global.u64 [%rd512+8], %rd513;
add.s32 %r142, %r142, 256;
setp.lt.u32	%p101, %r142, %r20;
@%p101 bra BB96_164;

BB96_165:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIjNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI9SliceCompEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIjNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI9SliceCompEEEEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot97[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<105>;
.reg .b32 %r<150>;
.reg .b64 %rd<656>;


mov.u64 %rd655, __local_depot97;
cvta.local.u64 %SP, %rd655;
ld.param.u64 %rd258, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIjNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI9SliceCompEEEEEEvT__param_0+48];
ld.param.u64 %rd257, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIjNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI9SliceCompEEEEEEvT__param_0+40];
ld.param.u32 %r5, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIjNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI9SliceCompEEEEEEvT__param_0+24];
ld.param.u32 %r33, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIjNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI9SliceCompEEEEEEvT__param_0];
ld.param.u64 %rd256, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIjNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI9SliceCompEEEEEEvT__param_0+32];
ld.param.u64 %rd255, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIjNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI9SliceCompEEEEEEvT__param_0+16];
ld.param.u64 %rd254, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIjNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI9SliceCompEEEEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd254;
cvta.to.global.u64 %rd2, %rd255;
cvta.to.global.u64 %rd259, %rd256;
mov.u32 %r35, %ctaid.x;
mul.wide.u32 %rd260, %r35, 4;
add.s64 %rd261, %rd259, %rd260;
neg.s32 %r36, %r33;
and.b32 %r1, %r35, %r36;
shr.s32 %r2, %r33, 1;
mul.lo.s32 %r3, %r1, 1792;
ld.global.u32 %r4, [%rd261];
ld.global.u32 %r37, [%rd261+4];
add.s32 %r38, %r3, %r37;
min.s32 %r146, %r38, %r5;
add.s32 %r39, %r35, %r2;
mul.lo.s32 %r40, %r39, 1792;
sub.s32 %r41, %r40, %r4;
min.s32 %r7, %r41, %r5;
add.s32 %r42, %r40, 1792;
sub.s32 %r43, %r42, %r37;
min.s32 %r145, %r43, %r5;
add.s32 %r44, %r33, -1;
and.b32 %r45, %r35, %r44;
setp.ne.s32	%p15, %r44, %r45;
@%p15 bra BB97_2;

add.s32 %r46, %r1, %r2;
mul.lo.s32 %r47, %r46, 1792;
min.s32 %r146, %r47, %r5;
mad.lo.s32 %r48, %r2, 2, %r1;
mul.lo.s32 %r49, %r48, 1792;
min.s32 %r145, %r49, %r5;

BB97_2:
add.s32 %r50, %r3, %r4;
sub.s32 %r13, %r145, %r7;
sub.s32 %r14, %r146, %r50;
setp.gt.u32	%p16, %r14, 1791;
mov.u32 %r149, %tid.x;
cvt.u64.u32	%rd262, %r149;
cvt.u64.u32	%rd263, %r50;
add.s64 %rd264, %rd262, %rd263;
shl.b64 %rd265, %rd264, 3;
add.s64 %rd3, %rd1, %rd265;
add.s64 %rd4, %rd2, %rd265;
@%p16 bra BB97_17;
bra.uni BB97_3;

BB97_17:
ld.global.u64 %rd544, [%rd3];
ld.global.u64 %rd525, [%rd4];
ld.global.u64 %rd545, [%rd3+2048];
ld.global.u64 %rd524, [%rd4+2048];
ld.global.u64 %rd546, [%rd3+4096];
ld.global.u64 %rd523, [%rd4+4096];
ld.global.u64 %rd547, [%rd3+6144];
ld.global.u64 %rd522, [%rd4+6144];
ld.global.u64 %rd548, [%rd3+8192];
ld.global.u64 %rd521, [%rd4+8192];
ld.global.u64 %rd549, [%rd3+10240];
ld.global.u64 %rd520, [%rd4+10240];
ld.global.u64 %rd550, [%rd3+12288];
ld.global.u64 %rd519, [%rd4+12288];
bra.uni BB97_18;

BB97_3:
mov.u64 %rd267, 0;
mov.u64 %rd525, %rd267;
setp.ge.u32	%p17, %r149, %r14;
mov.u64 %rd556, %rd267;
@%p17 bra BB97_5;

ld.global.u64 %rd5, [%rd3];
ld.global.u64 %rd525, [%rd4];
mov.u64 %rd556, %rd5;

BB97_5:
mov.u64 %rd532, %rd556;
mov.u64 %rd544, %rd532;
add.s32 %r51, %r149, 256;
mov.u64 %rd524, %rd267;
setp.ge.u32	%p18, %r51, %r14;
mov.u64 %rd555, %rd267;
@%p18 bra BB97_7;

ld.global.u64 %rd555, [%rd3+2048];
ld.global.u64 %rd524, [%rd4+2048];

BB97_7:
mov.u64 %rd545, %rd555;
add.s32 %r52, %r149, 512;
mov.u64 %rd523, %rd267;
setp.ge.u32	%p19, %r52, %r14;
mov.u64 %rd554, %rd267;
@%p19 bra BB97_9;

ld.global.u64 %rd554, [%rd3+4096];
ld.global.u64 %rd523, [%rd4+4096];

BB97_9:
mov.u64 %rd546, %rd554;
add.s32 %r53, %r149, 768;
mov.u64 %rd522, %rd267;
setp.ge.u32	%p20, %r53, %r14;
mov.u64 %rd553, %rd267;
@%p20 bra BB97_11;

ld.global.u64 %rd553, [%rd3+6144];
ld.global.u64 %rd522, [%rd4+6144];

BB97_11:
mov.u64 %rd547, %rd553;
add.s32 %r54, %r149, 1024;
mov.u64 %rd521, %rd267;
setp.ge.u32	%p21, %r54, %r14;
mov.u64 %rd552, %rd267;
@%p21 bra BB97_13;

ld.global.u64 %rd552, [%rd3+8192];
ld.global.u64 %rd521, [%rd4+8192];

BB97_13:
mov.u64 %rd548, %rd552;
add.s32 %r55, %r149, 1280;
mov.u64 %rd520, %rd267;
setp.ge.u32	%p22, %r55, %r14;
mov.u64 %rd551, %rd267;
@%p22 bra BB97_15;

ld.global.u64 %rd551, [%rd3+10240];
ld.global.u64 %rd520, [%rd4+10240];

BB97_15:
mov.u64 %rd549, %rd551;
add.s32 %r56, %r149, 1536;
mov.u64 %rd519, %rd267;
setp.ge.u32	%p23, %r56, %r14;
mov.u64 %rd550, %rd267;
@%p23 bra BB97_18;

ld.global.u64 %rd550, [%rd3+12288];
ld.global.u64 %rd519, [%rd4+12288];

BB97_18:
@%p16 bra BB97_33;
bra.uni BB97_19;

BB97_33:
mov.u32 %r77, %tid.x;
mul.wide.u32 %rd301, %r77, 16;
mov.u64 %rd302, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd303, %rd302, %rd301;
st.shared.u64 [%rd303], %rd544;
st.shared.u64 [%rd303+8], %rd525;
st.shared.u64 [%rd303+4096], %rd545;
st.shared.u64 [%rd303+4104], %rd524;
st.shared.u64 [%rd303+8192], %rd546;
st.shared.u64 [%rd303+8200], %rd523;
st.shared.u64 [%rd303+12288], %rd547;
st.shared.u64 [%rd303+12296], %rd522;
st.shared.u64 [%rd303+16384], %rd548;
st.shared.u64 [%rd303+16392], %rd521;
st.shared.u64 [%rd303+20480], %rd549;
st.shared.u64 [%rd303+20488], %rd520;
st.shared.u64 [%rd303+24576], %rd550;
st.shared.u64 [%rd303+24584], %rd519;
bra.uni BB97_34;

BB97_19:
setp.ge.u32	%p25, %r149, %r14;
@%p25 bra BB97_21;

mul.wide.u32 %rd280, %r149, 16;
mov.u64 %rd281, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd282, %rd281, %rd280;
st.shared.u64 [%rd282], %rd544;
st.shared.u64 [%rd282+8], %rd525;

BB97_21:
add.s32 %r60, %r149, 256;
setp.ge.u32	%p26, %r60, %r14;
@%p26 bra BB97_23;

mul.wide.u32 %rd283, %r149, 16;
mov.u64 %rd284, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd285, %rd284, %rd283;
st.shared.u64 [%rd285+4096], %rd545;
st.shared.u64 [%rd285+4104], %rd524;

BB97_23:
add.s32 %r63, %r149, 512;
setp.ge.u32	%p27, %r63, %r14;
@%p27 bra BB97_25;

mul.wide.u32 %rd286, %r149, 16;
mov.u64 %rd287, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd288, %rd287, %rd286;
st.shared.u64 [%rd288+8192], %rd546;
st.shared.u64 [%rd288+8200], %rd523;

BB97_25:
add.s32 %r66, %r149, 768;
setp.ge.u32	%p28, %r66, %r14;
@%p28 bra BB97_27;

mul.wide.u32 %rd289, %r149, 16;
mov.u64 %rd290, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd291, %rd290, %rd289;
st.shared.u64 [%rd291+12288], %rd547;
st.shared.u64 [%rd291+12296], %rd522;

BB97_27:
add.s32 %r69, %r149, 1024;
setp.ge.u32	%p29, %r69, %r14;
@%p29 bra BB97_29;

mul.wide.u32 %rd292, %r149, 16;
mov.u64 %rd293, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd294, %rd293, %rd292;
st.shared.u64 [%rd294+16384], %rd548;
st.shared.u64 [%rd294+16392], %rd521;

BB97_29:
add.s32 %r72, %r149, 1280;
setp.ge.u32	%p30, %r72, %r14;
@%p30 bra BB97_31;

mul.wide.u32 %rd295, %r149, 16;
mov.u64 %rd296, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd297, %rd296, %rd295;
st.shared.u64 [%rd297+20480], %rd549;
st.shared.u64 [%rd297+20488], %rd520;

BB97_31:
add.s32 %r75, %r149, 1536;
setp.ge.u32	%p31, %r75, %r14;
@%p31 bra BB97_34;

mul.wide.u32 %rd298, %r149, 16;
mov.u64 %rd299, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd300, %rd299, %rd298;
st.shared.u64 [%rd300+24576], %rd550;
st.shared.u64 [%rd300+24584], %rd519;

BB97_34:
cvt.u64.u32	%rd304, %r7;
cvt.u64.u32	%rd59, %r14;
add.s64 %rd306, %rd262, %rd304;
shl.b64 %rd307, %rd306, 3;
add.s64 %rd60, %rd1, %rd307;
add.s64 %rd61, %rd2, %rd307;
setp.gt.u32	%p32, %r13, 1791;
@%p32 bra BB97_49;
bra.uni BB97_35;

BB97_49:
ld.global.u64 %rd582, [%rd60];
ld.global.u64 %rd563, [%rd61];
ld.global.u64 %rd583, [%rd60+2048];
ld.global.u64 %rd562, [%rd61+2048];
ld.global.u64 %rd584, [%rd60+4096];
ld.global.u64 %rd561, [%rd61+4096];
ld.global.u64 %rd585, [%rd60+6144];
ld.global.u64 %rd560, [%rd61+6144];
ld.global.u64 %rd586, [%rd60+8192];
ld.global.u64 %rd559, [%rd61+8192];
ld.global.u64 %rd587, [%rd60+10240];
ld.global.u64 %rd558, [%rd61+10240];
ld.global.u64 %rd588, [%rd60+12288];
ld.global.u64 %rd557, [%rd61+12288];
bra.uni BB97_50;

BB97_35:
mov.u64 %rd309, 0;
mov.u64 %rd563, %rd309;
setp.ge.u32	%p33, %r149, %r13;
mov.u64 %rd594, %rd309;
@%p33 bra BB97_37;

ld.global.u64 %rd62, [%rd60];
ld.global.u64 %rd563, [%rd61];
mov.u64 %rd594, %rd62;

BB97_37:
mov.u64 %rd570, %rd594;
mov.u64 %rd582, %rd570;
add.s32 %r78, %r149, 256;
mov.u64 %rd562, %rd309;
setp.ge.u32	%p34, %r78, %r13;
mov.u64 %rd593, %rd309;
@%p34 bra BB97_39;

ld.global.u64 %rd593, [%rd60+2048];
ld.global.u64 %rd562, [%rd61+2048];

BB97_39:
mov.u64 %rd583, %rd593;
add.s32 %r79, %r149, 512;
mov.u64 %rd561, %rd309;
setp.ge.u32	%p35, %r79, %r13;
mov.u64 %rd592, %rd309;
@%p35 bra BB97_41;

ld.global.u64 %rd592, [%rd60+4096];
ld.global.u64 %rd561, [%rd61+4096];

BB97_41:
mov.u64 %rd584, %rd592;
add.s32 %r80, %r149, 768;
mov.u64 %rd560, %rd309;
setp.ge.u32	%p36, %r80, %r13;
mov.u64 %rd591, %rd309;
@%p36 bra BB97_43;

ld.global.u64 %rd591, [%rd60+6144];
ld.global.u64 %rd560, [%rd61+6144];

BB97_43:
mov.u64 %rd585, %rd591;
add.s32 %r81, %r149, 1024;
mov.u64 %rd559, %rd309;
setp.ge.u32	%p37, %r81, %r13;
mov.u64 %rd590, %rd309;
@%p37 bra BB97_45;

ld.global.u64 %rd590, [%rd60+8192];
ld.global.u64 %rd559, [%rd61+8192];

BB97_45:
mov.u64 %rd586, %rd590;
add.s32 %r82, %r149, 1280;
mov.u64 %rd558, %rd309;
setp.ge.u32	%p38, %r82, %r13;
mov.u64 %rd589, %rd309;
@%p38 bra BB97_47;

ld.global.u64 %rd589, [%rd60+10240];
ld.global.u64 %rd558, [%rd61+10240];

BB97_47:
mov.u64 %rd587, %rd589;
add.s32 %r83, %r149, 1536;
mov.u64 %rd557, %rd309;
setp.ge.u32	%p39, %r83, %r13;
mov.u64 %rd588, %rd309;
@%p39 bra BB97_50;

ld.global.u64 %rd588, [%rd60+12288];
ld.global.u64 %rd557, [%rd61+12288];

BB97_50:
add.s64 %rd323, %rd262, %rd59;
shl.b64 %rd324, %rd323, 4;
mov.u64 %rd325, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd116, %rd325, %rd324;
@%p32 bra BB97_64;
bra.uni BB97_51;

BB97_64:
st.shared.u64 [%rd116], %rd582;
st.shared.u64 [%rd116+8], %rd563;
st.shared.u64 [%rd116+4096], %rd583;
st.shared.u64 [%rd116+4104], %rd562;
st.shared.u64 [%rd116+8192], %rd584;
st.shared.u64 [%rd116+8200], %rd561;
st.shared.u64 [%rd116+12288], %rd585;
st.shared.u64 [%rd116+12296], %rd560;
st.shared.u64 [%rd116+16384], %rd586;
st.shared.u64 [%rd116+16392], %rd559;
st.shared.u64 [%rd116+20480], %rd587;
st.shared.u64 [%rd116+20488], %rd558;
bra.uni BB97_65;

BB97_51:
setp.ge.u32	%p41, %r149, %r13;
@%p41 bra BB97_53;

st.shared.u64 [%rd116], %rd582;
st.shared.u64 [%rd116+8], %rd563;

BB97_53:
add.s32 %r84, %r149, 256;
setp.ge.u32	%p42, %r84, %r13;
@%p42 bra BB97_55;

st.shared.u64 [%rd116+4096], %rd583;
st.shared.u64 [%rd116+4104], %rd562;

BB97_55:
add.s32 %r85, %r149, 512;
setp.ge.u32	%p43, %r85, %r13;
@%p43 bra BB97_57;

st.shared.u64 [%rd116+8192], %rd584;
st.shared.u64 [%rd116+8200], %rd561;

BB97_57:
add.s32 %r86, %r149, 768;
setp.ge.u32	%p44, %r86, %r13;
@%p44 bra BB97_59;

st.shared.u64 [%rd116+12288], %rd585;
st.shared.u64 [%rd116+12296], %rd560;

BB97_59:
add.s32 %r87, %r149, 1024;
setp.ge.u32	%p45, %r87, %r13;
@%p45 bra BB97_61;

st.shared.u64 [%rd116+16384], %rd586;
st.shared.u64 [%rd116+16392], %rd559;

BB97_61:
add.s32 %r88, %r149, 1280;
setp.ge.u32	%p46, %r88, %r13;
@%p46 bra BB97_63;

st.shared.u64 [%rd116+20480], %rd587;
st.shared.u64 [%rd116+20488], %rd558;

BB97_63:
add.s32 %r89, %r149, 1536;
setp.ge.u32	%p47, %r89, %r13;
@%p47 bra BB97_66;

BB97_65:
st.shared.u64 [%rd116+24576], %rd588;
st.shared.u64 [%rd116+24584], %rd557;

BB97_66:
bar.sync 0;
mul.lo.s32 %r19, %r149, 7;
add.s32 %r20, %r14, %r13;
min.u32 %r21, %r19, %r20;
setp.lt.u32	%p48, %r21, %r13;
sub.s32 %r90, %r21, %r13;
selp.b32	%r148, 0, %r90, %p48;
min.u32 %r147, %r14, %r21;
setp.ge.u32	%p49, %r148, %r147;
@%p49 bra BB97_75;

add.s32 %r24, %r21, -1;

BB97_68:
add.s32 %r91, %r147, %r148;
shr.u32 %r27, %r91, 1;
sub.s32 %r92, %r24, %r27;
cvt.u64.u32	%rd326, %r92;
add.s64 %rd327, %rd326, %rd59;
shl.b64 %rd328, %rd327, 4;
add.s64 %rd330, %rd325, %rd328;
ld.shared.u64 %rd118, [%rd330];
or.b64 %rd331, %rd118, %rd258;
and.b64 %rd332, %rd331, -4294967296;
setp.eq.s64	%p50, %rd332, 0;
@%p50 bra BB97_70;
bra.uni BB97_69;

BB97_70:
cvt.u32.u64	%r93, %rd258;
cvt.u32.u64	%r94, %rd118;
div.u32 %r95, %r94, %r93;
cvt.u64.u32	%rd595, %r95;
bra.uni BB97_71;

BB97_69:
div.s64 %rd595, %rd118, %rd258;

BB97_71:
mul.wide.u32 %rd333, %r27, 16;
add.s64 %rd335, %rd325, %rd333;
ld.shared.u64 %rd122, [%rd335];
or.b64 %rd336, %rd122, %rd258;
and.b64 %rd337, %rd336, -4294967296;
setp.eq.s64	%p51, %rd337, 0;
@%p51 bra BB97_73;
bra.uni BB97_72;

BB97_73:
cvt.u32.u64	%r96, %rd258;
cvt.u32.u64	%r97, %rd122;
div.u32 %r98, %r97, %r96;
cvt.u64.u32	%rd596, %r98;
bra.uni BB97_74;

BB97_72:
div.s64 %rd596, %rd122, %rd258;

BB97_74:
add.s32 %r99, %r27, 1;
setp.lt.s64	%p52, %rd595, %rd596;
selp.b32	%r148, %r148, %r99, %p52;
selp.b32	%r147, %r27, %r147, %p52;
setp.lt.u32	%p53, %r148, %r147;
@%p53 bra BB97_68;

BB97_75:
cvt.u64.u32	%rd126, %r148;
mul.wide.u32 %rd338, %r148, 16;
add.s64 %rd127, %rd325, %rd338;
shl.b64 %rd340, %rd59, 4;
add.s64 %rd128, %rd325, %rd340;
sub.s32 %r100, %r21, %r148;
cvt.u64.u32	%rd341, %r100;
add.s64 %rd129, %rd341, %rd59;
shl.b64 %rd342, %rd129, 4;
add.s64 %rd130, %rd325, %rd342;
cvt.u64.u32	%rd343, %r13;
add.s64 %rd344, %rd59, %rd343;
shl.b64 %rd345, %rd344, 4;
add.s64 %rd131, %rd325, %rd345;
ld.shared.u64 %rd346, [%rd127];
ld.shared.u64 %rd347, [%rd127+8];
add.u64 %rd348, %SP, 0;
cvta.to.local.u64 %rd349, %rd348;
st.local.u64 [%rd349+8], %rd347;
st.local.u64 [%rd349], %rd346;
ld.shared.u64 %rd350, [%rd130];
ld.shared.u64 %rd351, [%rd130+8];
add.u64 %rd352, %SP, 16;
cvta.to.local.u64 %rd353, %rd352;
st.local.u64 [%rd353+8], %rd351;
st.local.u64 [%rd353], %rd350;
mov.pred %p98, -1;
setp.ge.u64	%p55, %rd130, %rd131;
@%p55 bra BB97_84;

mov.pred %p98, 0;
setp.ge.u64	%p57, %rd127, %rd128;
@%p57 bra BB97_84;

ld.local.u64 %rd132, [%rd353];
or.b64 %rd356, %rd132, %rd258;
and.b64 %rd357, %rd356, -4294967296;
setp.eq.s64	%p58, %rd357, 0;
@%p58 bra BB97_79;

div.s64 %rd597, %rd132, %rd258;
bra.uni BB97_80;

BB97_79:
cvt.u32.u64	%r101, %rd258;
cvt.u32.u64	%r102, %rd132;
div.u32 %r103, %r102, %r101;
cvt.u64.u32	%rd597, %r103;

BB97_80:
ld.local.u64 %rd136, [%rd349];
or.b64 %rd360, %rd136, %rd258;
and.b64 %rd361, %rd360, -4294967296;
setp.eq.s64	%p59, %rd361, 0;
@%p59 bra BB97_82;

div.s64 %rd598, %rd136, %rd258;
bra.uni BB97_83;

BB97_82:
cvt.u32.u64	%r104, %rd258;
cvt.u32.u64	%r105, %rd136;
div.u32 %r106, %r105, %r104;
cvt.u64.u32	%rd598, %r106;

BB97_83:
setp.ge.s64	%p98, %rd597, %rd598;

BB97_84:
selp.b64	%rd366, %rd349, %rd353, %p98;
ld.local.u64 %rd140, [%rd366];
ld.local.u64 %rd141, [%rd366+8];
@%p98 bra BB97_86;
bra.uni BB97_85;

BB97_86:
mov.u64 %rd630, %rd130;
shl.b64 %rd374, %rd126, 4;
add.s64 %rd376, %rd374, %rd325;
add.s64 %rd146, %rd376, 16;
mov.u64 %rd652, %rd146;
ld.shared.u64 %rd377, [%rd127+16];
ld.shared.u64 %rd380, [%rd127+24];
st.local.u64 [%rd349], %rd377;
st.local.u64 [%rd349+8], %rd380;
mov.u64 %rd619, %rd130;
mov.u64 %rd641, %rd146;
bra.uni BB97_87;

BB97_85:
mov.u64 %rd652, %rd127;
add.s64 %rd369, %rd342, %rd325;
add.s64 %rd143, %rd369, 16;
mov.u64 %rd630, %rd143;
ld.shared.u64 %rd370, [%rd130+16];
ld.shared.u64 %rd373, [%rd130+24];
st.local.u64 [%rd353], %rd370;
st.local.u64 [%rd353+8], %rd373;
mov.u64 %rd619, %rd143;
mov.u64 %rd641, %rd127;

BB97_87:
mov.u64 %rd151, %rd652;
mov.u64 %rd640, %rd641;
mov.u64 %rd149, %rd630;
mov.u64 %rd618, %rd619;
mov.pred %p99, -1;
setp.ge.u64	%p61, %rd618, %rd131;
@%p61 bra BB97_96;

mov.pred %p99, 0;
setp.ge.u64	%p63, %rd640, %rd128;
@%p63 bra BB97_96;

ld.local.u64 %rd152, [%rd353];
or.b64 %rd383, %rd152, %rd258;
and.b64 %rd384, %rd383, -4294967296;
setp.eq.s64	%p64, %rd384, 0;
@%p64 bra BB97_91;

div.s64 %rd599, %rd152, %rd258;
bra.uni BB97_92;

BB97_91:
cvt.u32.u64	%r107, %rd258;
cvt.u32.u64	%r108, %rd152;
div.u32 %r109, %r108, %r107;
cvt.u64.u32	%rd599, %r109;

BB97_92:
ld.local.u64 %rd156, [%rd349];
or.b64 %rd387, %rd156, %rd258;
and.b64 %rd388, %rd387, -4294967296;
setp.eq.s64	%p65, %rd388, 0;
@%p65 bra BB97_94;

div.s64 %rd600, %rd156, %rd258;
bra.uni BB97_95;

BB97_94:
cvt.u32.u64	%r110, %rd258;
cvt.u32.u64	%r111, %rd156;
div.u32 %r112, %r111, %r110;
cvt.u64.u32	%rd600, %r112;

BB97_95:
setp.ge.s64	%p99, %rd599, %rd600;

BB97_96:
selp.b64	%rd393, %rd349, %rd353, %p99;
ld.local.u64 %rd160, [%rd393];
ld.local.u64 %rd161, [%rd393+8];
@%p99 bra BB97_98;
bra.uni BB97_97;

BB97_98:
add.s64 %rd640, %rd640, 16;
add.s64 %rd165, %rd151, 16;
ld.shared.u64 %rd398, [%rd151+16];
ld.shared.u64 %rd401, [%rd151+24];
st.local.u64 [%rd349], %rd398;
st.local.u64 [%rd349+8], %rd401;
mov.u64 %rd629, %rd149;
mov.u64 %rd651, %rd165;
bra.uni BB97_99;

BB97_97:
add.s64 %rd618, %rd618, 16;
add.s64 %rd163, %rd149, 16;
ld.shared.u64 %rd394, [%rd149+16];
ld.shared.u64 %rd397, [%rd149+24];
st.local.u64 [%rd353], %rd394;
st.local.u64 [%rd353+8], %rd397;
mov.u64 %rd629, %rd163;
mov.u64 %rd651, %rd151;

BB97_99:
mov.u64 %rd169, %rd651;
mov.u64 %rd639, %rd640;
mov.u64 %rd167, %rd629;
mov.u64 %rd617, %rd618;
mov.pred %p100, -1;
setp.ge.u64	%p67, %rd617, %rd131;
@%p67 bra BB97_108;

mov.pred %p100, 0;
setp.ge.u64	%p69, %rd639, %rd128;
@%p69 bra BB97_108;

ld.local.u64 %rd170, [%rd353];
or.b64 %rd404, %rd170, %rd258;
and.b64 %rd405, %rd404, -4294967296;
setp.eq.s64	%p70, %rd405, 0;
@%p70 bra BB97_103;

div.s64 %rd601, %rd170, %rd258;
bra.uni BB97_104;

BB97_103:
cvt.u32.u64	%r113, %rd258;
cvt.u32.u64	%r114, %rd170;
div.u32 %r115, %r114, %r113;
cvt.u64.u32	%rd601, %r115;

BB97_104:
ld.local.u64 %rd174, [%rd349];
or.b64 %rd408, %rd174, %rd258;
and.b64 %rd409, %rd408, -4294967296;
setp.eq.s64	%p71, %rd409, 0;
@%p71 bra BB97_106;

div.s64 %rd602, %rd174, %rd258;
bra.uni BB97_107;

BB97_106:
cvt.u32.u64	%r116, %rd258;
cvt.u32.u64	%r117, %rd174;
div.u32 %r118, %r117, %r116;
cvt.u64.u32	%rd602, %r118;

BB97_107:
setp.ge.s64	%p100, %rd601, %rd602;

BB97_108:
selp.b64	%rd414, %rd349, %rd353, %p100;
ld.local.u64 %rd178, [%rd414];
ld.local.u64 %rd179, [%rd414+8];
@%p100 bra BB97_110;
bra.uni BB97_109;

BB97_110:
add.s64 %rd639, %rd639, 16;
add.s64 %rd183, %rd169, 16;
ld.shared.u64 %rd419, [%rd169+16];
st.local.u64 [%rd349], %rd419;
ld.shared.u64 %rd422, [%rd169+24];
st.local.u64 [%rd349+8], %rd422;
mov.u64 %rd628, %rd167;
mov.u64 %rd650, %rd183;
bra.uni BB97_111;

BB97_109:
add.s64 %rd617, %rd617, 16;
add.s64 %rd181, %rd167, 16;
ld.shared.u64 %rd415, [%rd167+16];
st.local.u64 [%rd353], %rd415;
ld.shared.u64 %rd418, [%rd167+24];
st.local.u64 [%rd353+8], %rd418;
mov.u64 %rd628, %rd181;
mov.u64 %rd650, %rd169;

BB97_111:
mov.u64 %rd187, %rd650;
mov.u64 %rd638, %rd639;
mov.u64 %rd185, %rd628;
mov.u64 %rd616, %rd617;
mov.pred %p101, -1;
setp.ge.u64	%p73, %rd616, %rd131;
@%p73 bra BB97_120;

mov.pred %p101, 0;
setp.ge.u64	%p75, %rd638, %rd128;
@%p75 bra BB97_120;

ld.local.u64 %rd188, [%rd353];
or.b64 %rd425, %rd188, %rd258;
and.b64 %rd426, %rd425, -4294967296;
setp.eq.s64	%p76, %rd426, 0;
@%p76 bra BB97_115;

div.s64 %rd603, %rd188, %rd258;
bra.uni BB97_116;

BB97_115:
cvt.u32.u64	%r119, %rd258;
cvt.u32.u64	%r120, %rd188;
div.u32 %r121, %r120, %r119;
cvt.u64.u32	%rd603, %r121;

BB97_116:
ld.local.u64 %rd192, [%rd349];
or.b64 %rd429, %rd192, %rd258;
and.b64 %rd430, %rd429, -4294967296;
setp.eq.s64	%p77, %rd430, 0;
@%p77 bra BB97_118;

div.s64 %rd604, %rd192, %rd258;
bra.uni BB97_119;

BB97_118:
cvt.u32.u64	%r122, %rd258;
cvt.u32.u64	%r123, %rd192;
div.u32 %r124, %r123, %r122;
cvt.u64.u32	%rd604, %r124;

BB97_119:
setp.ge.s64	%p101, %rd603, %rd604;

BB97_120:
selp.b64	%rd435, %rd349, %rd353, %p101;
ld.local.u64 %rd196, [%rd435];
ld.local.u64 %rd197, [%rd435+8];
@%p101 bra BB97_122;
bra.uni BB97_121;

BB97_122:
add.s64 %rd638, %rd638, 16;
add.s64 %rd201, %rd187, 16;
ld.shared.u64 %rd440, [%rd187+16];
st.local.u64 [%rd349], %rd440;
ld.shared.u64 %rd443, [%rd187+24];
st.local.u64 [%rd349+8], %rd443;
mov.u64 %rd627, %rd185;
mov.u64 %rd649, %rd201;
bra.uni BB97_123;

BB97_121:
add.s64 %rd616, %rd616, 16;
add.s64 %rd199, %rd185, 16;
ld.shared.u64 %rd436, [%rd185+16];
st.local.u64 [%rd353], %rd436;
ld.shared.u64 %rd439, [%rd185+24];
st.local.u64 [%rd353+8], %rd439;
mov.u64 %rd627, %rd199;
mov.u64 %rd649, %rd187;

BB97_123:
mov.u64 %rd205, %rd649;
mov.u64 %rd637, %rd638;
mov.u64 %rd203, %rd627;
mov.u64 %rd615, %rd616;
mov.pred %p102, -1;
setp.ge.u64	%p79, %rd615, %rd131;
@%p79 bra BB97_132;

mov.pred %p102, 0;
setp.ge.u64	%p81, %rd637, %rd128;
@%p81 bra BB97_132;

ld.local.u64 %rd206, [%rd353];
or.b64 %rd446, %rd206, %rd258;
and.b64 %rd447, %rd446, -4294967296;
setp.eq.s64	%p82, %rd447, 0;
@%p82 bra BB97_127;

div.s64 %rd605, %rd206, %rd258;
bra.uni BB97_128;

BB97_127:
cvt.u32.u64	%r125, %rd258;
cvt.u32.u64	%r126, %rd206;
div.u32 %r127, %r126, %r125;
cvt.u64.u32	%rd605, %r127;

BB97_128:
ld.local.u64 %rd210, [%rd349];
or.b64 %rd450, %rd210, %rd258;
and.b64 %rd451, %rd450, -4294967296;
setp.eq.s64	%p83, %rd451, 0;
@%p83 bra BB97_130;

div.s64 %rd606, %rd210, %rd258;
bra.uni BB97_131;

BB97_130:
cvt.u32.u64	%r128, %rd258;
cvt.u32.u64	%r129, %rd210;
div.u32 %r130, %r129, %r128;
cvt.u64.u32	%rd606, %r130;

BB97_131:
setp.ge.s64	%p102, %rd605, %rd606;

BB97_132:
selp.b64	%rd456, %rd349, %rd353, %p102;
ld.local.u64 %rd214, [%rd456];
ld.local.u64 %rd215, [%rd456+8];
@%p102 bra BB97_134;
bra.uni BB97_133;

BB97_134:
add.s64 %rd637, %rd637, 16;
add.s64 %rd219, %rd205, 16;
ld.shared.u64 %rd461, [%rd205+16];
st.local.u64 [%rd349], %rd461;
ld.shared.u64 %rd464, [%rd205+24];
st.local.u64 [%rd349+8], %rd464;
mov.u64 %rd626, %rd203;
mov.u64 %rd648, %rd219;
bra.uni BB97_135;

BB97_133:
add.s64 %rd615, %rd615, 16;
add.s64 %rd217, %rd203, 16;
ld.shared.u64 %rd457, [%rd203+16];
st.local.u64 [%rd353], %rd457;
ld.shared.u64 %rd460, [%rd203+24];
st.local.u64 [%rd353+8], %rd460;
mov.u64 %rd626, %rd217;
mov.u64 %rd648, %rd205;

BB97_135:
mov.u64 %rd223, %rd648;
mov.u64 %rd636, %rd637;
mov.u64 %rd221, %rd626;
mov.u64 %rd614, %rd615;
mov.pred %p103, -1;
setp.ge.u64	%p85, %rd614, %rd131;
@%p85 bra BB97_144;

mov.pred %p103, 0;
setp.ge.u64	%p87, %rd636, %rd128;
@%p87 bra BB97_144;

ld.local.u64 %rd224, [%rd353];
or.b64 %rd467, %rd224, %rd258;
and.b64 %rd468, %rd467, -4294967296;
setp.eq.s64	%p88, %rd468, 0;
@%p88 bra BB97_139;

div.s64 %rd607, %rd224, %rd258;
bra.uni BB97_140;

BB97_139:
cvt.u32.u64	%r131, %rd258;
cvt.u32.u64	%r132, %rd224;
div.u32 %r133, %r132, %r131;
cvt.u64.u32	%rd607, %r133;

BB97_140:
ld.local.u64 %rd228, [%rd349];
or.b64 %rd471, %rd228, %rd258;
and.b64 %rd472, %rd471, -4294967296;
setp.eq.s64	%p89, %rd472, 0;
@%p89 bra BB97_142;

div.s64 %rd608, %rd228, %rd258;
bra.uni BB97_143;

BB97_142:
cvt.u32.u64	%r134, %rd258;
cvt.u32.u64	%r135, %rd228;
div.u32 %r136, %r135, %r134;
cvt.u64.u32	%rd608, %r136;

BB97_143:
setp.ge.s64	%p103, %rd607, %rd608;

BB97_144:
selp.b64	%rd477, %rd349, %rd353, %p103;
ld.local.u64 %rd232, [%rd477];
ld.local.u64 %rd233, [%rd477+8];
@%p103 bra BB97_146;
bra.uni BB97_145;

BB97_146:
add.s64 %rd636, %rd636, 16;
add.s64 %rd237, %rd223, 16;
ld.shared.u64 %rd482, [%rd223+16];
st.local.u64 [%rd349], %rd482;
ld.shared.u64 %rd485, [%rd223+24];
st.local.u64 [%rd349+8], %rd485;
mov.u64 %rd625, %rd221;
mov.u64 %rd647, %rd237;
bra.uni BB97_147;

BB97_145:
add.s64 %rd614, %rd614, 16;
add.s64 %rd235, %rd221, 16;
ld.shared.u64 %rd478, [%rd221+16];
st.local.u64 [%rd353], %rd478;
ld.shared.u64 %rd481, [%rd221+24];
st.local.u64 [%rd353+8], %rd481;
mov.u64 %rd625, %rd235;
mov.u64 %rd647, %rd223;

BB97_147:
mov.pred %p104, -1;
setp.ge.u64	%p91, %rd614, %rd131;
@%p91 bra BB97_156;

mov.pred %p104, 0;
setp.ge.u64	%p93, %rd636, %rd128;
@%p93 bra BB97_156;

ld.local.u64 %rd242, [%rd353];
or.b64 %rd488, %rd242, %rd258;
and.b64 %rd489, %rd488, -4294967296;
setp.eq.s64	%p94, %rd489, 0;
@%p94 bra BB97_151;

div.s64 %rd653, %rd242, %rd258;
bra.uni BB97_152;

BB97_151:
cvt.u32.u64	%r137, %rd258;
cvt.u32.u64	%r138, %rd242;
div.u32 %r139, %r138, %r137;
cvt.u64.u32	%rd653, %r139;

BB97_152:
ld.local.u64 %rd246, [%rd349];
or.b64 %rd492, %rd246, %rd258;
and.b64 %rd493, %rd492, -4294967296;
setp.eq.s64	%p95, %rd493, 0;
@%p95 bra BB97_154;

div.s64 %rd654, %rd246, %rd258;
bra.uni BB97_155;

BB97_154:
cvt.u32.u64	%r140, %rd258;
cvt.u32.u64	%r141, %rd246;
div.u32 %r142, %r141, %r140;
cvt.u64.u32	%rd654, %r142;

BB97_155:
setp.ge.s64	%p104, %rd653, %rd654;

BB97_156:
selp.b64	%rd498, %rd349, %rd353, %p104;
ld.local.u64 %rd250, [%rd498];
ld.local.u64 %rd251, [%rd498+8];
@%p104 bra BB97_158;
bra.uni BB97_157;

BB97_158:
ld.shared.u64 %rd503, [%rd647+16];
st.local.u64 [%rd349], %rd503;
ld.shared.u64 %rd506, [%rd647+24];
st.local.u64 [%rd349+8], %rd506;
bra.uni BB97_159;

BB97_157:
ld.shared.u64 %rd499, [%rd625+16];
st.local.u64 [%rd353], %rd499;
ld.shared.u64 %rd502, [%rd625+24];
st.local.u64 [%rd353+8], %rd502;

BB97_159:
cvta.to.global.u64 %rd252, %rd257;
bar.sync 0;
mul.wide.u32 %rd507, %r19, 16;
add.s64 %rd509, %rd325, %rd507;
st.shared.u64 [%rd509], %rd140;
st.shared.u64 [%rd509+8], %rd141;
st.shared.u64 [%rd509+16], %rd160;
st.shared.u64 [%rd509+24], %rd161;
st.shared.u64 [%rd509+32], %rd178;
st.shared.u64 [%rd509+40], %rd179;
st.shared.u64 [%rd509+48], %rd196;
st.shared.u64 [%rd509+56], %rd197;
st.shared.u64 [%rd509+64], %rd214;
st.shared.u64 [%rd509+72], %rd215;
st.shared.u64 [%rd509+80], %rd232;
st.shared.u64 [%rd509+88], %rd233;
st.shared.u64 [%rd509+96], %rd250;
st.shared.u64 [%rd509+104], %rd251;
bar.sync 0;
mul.lo.s32 %r144, %r35, 1792;
cvt.u64.u32	%rd253, %r144;
setp.ge.u32	%p96, %r149, %r20;
@%p96 bra BB97_161;

BB97_160:
cvt.u64.u32	%rd510, %r149;
add.s64 %rd511, %rd510, %rd253;
mul.wide.u32 %rd512, %r149, 16;
add.s64 %rd514, %rd325, %rd512;
ld.shared.u64 %rd515, [%rd514];
shl.b64 %rd516, %rd511, 4;
add.s64 %rd517, %rd252, %rd516;
ld.shared.u64 %rd518, [%rd514+8];
st.global.u64 [%rd517], %rd515;
st.global.u64 [%rd517+8], %rd518;
add.s32 %r149, %r149, 256;
setp.lt.u32	%p97, %r149, %r20;
@%p97 bra BB97_160;

BB97_161:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT__param_0[72]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot98[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<109>;
.reg .b16 %rs<3>;
.reg .b32 %r<143>;
.reg .b64 %rd<654>;


mov.u64 %rd653, __local_depot98;
cvta.local.u64 %SP, %rd653;
ld.param.u64 %rd264, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT__param_0+48];
ld.param.u64 %rd263, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT__param_0+40];
ld.param.u64 %rd262, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT__param_0+32];
ld.param.u32 %r5, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT__param_0+16];
ld.param.u32 %r33, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT__param_0];
ld.param.u64 %rd265, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT__param_0+56];
ld.param.u64 %rd266, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT__param_0+64];
ld.param.u64 %rd261, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT__param_0+24];
ld.param.u64 %rd260, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IjSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd260;
cvta.to.global.u64 %rd267, %rd261;
cvta.to.global.u64 %rd2, %rd266;
mov.u32 %r35, %ctaid.x;
cvt.u64.u32	%rd268, %r35;
mul.lo.s64 %rd3, %rd268, %rd265;
mul.wide.u32 %rd269, %r35, 4;
add.s64 %rd270, %rd267, %rd269;
neg.s32 %r36, %r33;
and.b32 %r1, %r35, %r36;
shr.s32 %r2, %r33, 1;
mul.lo.s32 %r3, %r1, 1792;
ld.global.u32 %r4, [%rd270];
ld.global.u32 %r37, [%rd270+4];
add.s32 %r38, %r3, %r37;
min.s32 %r139, %r38, %r5;
add.s32 %r39, %r35, %r2;
mul.lo.s32 %r40, %r39, 1792;
sub.s32 %r41, %r40, %r4;
min.s32 %r7, %r41, %r5;
add.s32 %r42, %r40, 1792;
sub.s32 %r43, %r42, %r37;
min.s32 %r138, %r43, %r5;
add.s32 %r44, %r33, -1;
and.b32 %r45, %r35, %r44;
setp.ne.s32	%p15, %r44, %r45;
@%p15 bra BB98_2;

add.s32 %r46, %r1, %r2;
mul.lo.s32 %r47, %r46, 1792;
min.s32 %r139, %r47, %r5;
mad.lo.s32 %r48, %r2, 2, %r1;
mul.lo.s32 %r49, %r48, 1792;
min.s32 %r138, %r49, %r5;

BB98_2:
add.s32 %r50, %r3, %r4;
sub.s32 %r13, %r138, %r7;
sub.s32 %r14, %r139, %r50;
setp.gt.u32	%p16, %r14, 1791;
mov.u32 %r142, %tid.x;
cvt.u64.u32	%rd271, %r142;
cvt.u64.u32	%rd272, %r50;
add.s64 %rd273, %rd271, %rd272;
shl.b64 %rd274, %rd273, 4;
add.s64 %rd4, %rd1, %rd274;
@%p16 bra BB98_17;
bra.uni BB98_3;

BB98_17:
ld.global.u64 %rd538, [%rd4];
ld.global.u64 %rd519, [%rd4+8];
ld.global.u64 %rd539, [%rd4+4096];
ld.global.u64 %rd518, [%rd4+4104];
ld.global.u64 %rd540, [%rd4+8192];
ld.global.u64 %rd517, [%rd4+8200];
ld.global.u64 %rd541, [%rd4+12288];
ld.global.u64 %rd516, [%rd4+12296];
ld.global.u64 %rd542, [%rd4+16384];
ld.global.u64 %rd515, [%rd4+16392];
ld.global.u64 %rd543, [%rd4+20480];
ld.global.u64 %rd514, [%rd4+20488];
ld.global.u64 %rd544, [%rd4+24576];
ld.global.u64 %rd513, [%rd4+24584];
bra.uni BB98_18;

BB98_3:
mov.u64 %rd276, 0;
mov.u64 %rd519, %rd276;
setp.ge.u32	%p17, %r142, %r14;
mov.u64 %rd550, %rd276;
@%p17 bra BB98_5;

ld.global.u64 %rd5, [%rd4];
ld.global.u64 %rd519, [%rd4+8];
mov.u64 %rd550, %rd5;

BB98_5:
mov.u64 %rd526, %rd550;
mov.u64 %rd538, %rd526;
add.s32 %r51, %r142, 256;
mov.u64 %rd518, %rd276;
setp.ge.u32	%p18, %r51, %r14;
mov.u64 %rd549, %rd276;
@%p18 bra BB98_7;

ld.global.u64 %rd549, [%rd4+4096];
ld.global.u64 %rd518, [%rd4+4104];

BB98_7:
mov.u64 %rd539, %rd549;
add.s32 %r52, %r142, 512;
mov.u64 %rd517, %rd276;
setp.ge.u32	%p19, %r52, %r14;
mov.u64 %rd548, %rd276;
@%p19 bra BB98_9;

ld.global.u64 %rd548, [%rd4+8192];
ld.global.u64 %rd517, [%rd4+8200];

BB98_9:
mov.u64 %rd540, %rd548;
add.s32 %r53, %r142, 768;
mov.u64 %rd516, %rd276;
setp.ge.u32	%p20, %r53, %r14;
mov.u64 %rd547, %rd276;
@%p20 bra BB98_11;

ld.global.u64 %rd547, [%rd4+12288];
ld.global.u64 %rd516, [%rd4+12296];

BB98_11:
mov.u64 %rd541, %rd547;
add.s32 %r54, %r142, 1024;
mov.u64 %rd515, %rd276;
setp.ge.u32	%p21, %r54, %r14;
mov.u64 %rd546, %rd276;
@%p21 bra BB98_13;

ld.global.u64 %rd546, [%rd4+16384];
ld.global.u64 %rd515, [%rd4+16392];

BB98_13:
mov.u64 %rd542, %rd546;
add.s32 %r55, %r142, 1280;
mov.u64 %rd514, %rd276;
setp.ge.u32	%p22, %r55, %r14;
mov.u64 %rd545, %rd276;
@%p22 bra BB98_15;

ld.global.u64 %rd545, [%rd4+20480];
ld.global.u64 %rd514, [%rd4+20488];

BB98_15:
mov.u64 %rd543, %rd545;
add.s32 %r56, %r142, 1536;
mov.u64 %rd513, %rd276;
setp.ge.u32	%p23, %r56, %r14;
mov.u64 %rd544, %rd276;
@%p23 bra BB98_18;

ld.global.u64 %rd544, [%rd4+24576];
ld.global.u64 %rd513, [%rd4+24584];

BB98_18:
add.s64 %rd290, %rd271, %rd3;
shl.b64 %rd291, %rd290, 4;
add.s64 %rd59, %rd2, %rd291;
@%p16 bra BB98_32;
bra.uni BB98_19;

BB98_32:
st.global.u64 [%rd59], %rd538;
st.global.u64 [%rd59+8], %rd519;
st.global.u64 [%rd59+4096], %rd539;
st.global.u64 [%rd59+4104], %rd518;
st.global.u64 [%rd59+8192], %rd540;
st.global.u64 [%rd59+8200], %rd517;
st.global.u64 [%rd59+12288], %rd541;
st.global.u64 [%rd59+12296], %rd516;
st.global.u64 [%rd59+16384], %rd542;
st.global.u64 [%rd59+16392], %rd515;
st.global.u64 [%rd59+20480], %rd543;
st.global.u64 [%rd59+20488], %rd514;
bra.uni BB98_33;

BB98_19:
setp.ge.u32	%p25, %r142, %r14;
@%p25 bra BB98_21;

st.global.u64 [%rd59], %rd538;
st.global.u64 [%rd59+8], %rd519;

BB98_21:
add.s32 %r60, %r142, 256;
setp.ge.u32	%p26, %r60, %r14;
@%p26 bra BB98_23;

st.global.u64 [%rd59+4096], %rd539;
st.global.u64 [%rd59+4104], %rd518;

BB98_23:
add.s32 %r62, %r142, 512;
setp.ge.u32	%p27, %r62, %r14;
@%p27 bra BB98_25;

st.global.u64 [%rd59+8192], %rd540;
st.global.u64 [%rd59+8200], %rd517;

BB98_25:
add.s32 %r64, %r142, 768;
setp.ge.u32	%p28, %r64, %r14;
@%p28 bra BB98_27;

st.global.u64 [%rd59+12288], %rd541;
st.global.u64 [%rd59+12296], %rd516;

BB98_27:
add.s32 %r66, %r142, 1024;
setp.ge.u32	%p29, %r66, %r14;
@%p29 bra BB98_29;

st.global.u64 [%rd59+16384], %rd542;
st.global.u64 [%rd59+16392], %rd515;

BB98_29:
add.s32 %r68, %r142, 1280;
setp.ge.u32	%p30, %r68, %r14;
@%p30 bra BB98_31;

st.global.u64 [%rd59+20480], %rd543;
st.global.u64 [%rd59+20488], %rd514;

BB98_31:
add.s32 %r70, %r142, 1536;
setp.ge.u32	%p31, %r70, %r14;
@%p31 bra BB98_34;

BB98_33:
st.global.u64 [%rd59+24576], %rd544;
st.global.u64 [%rd59+24584], %rd513;

BB98_34:
cvt.u64.u32	%rd292, %r7;
cvt.u64.u32	%rd60, %r14;
add.s64 %rd61, %rd60, %rd3;
add.s64 %rd294, %rd271, %rd292;
shl.b64 %rd295, %rd294, 4;
add.s64 %rd62, %rd1, %rd295;
setp.gt.u32	%p32, %r13, 1791;
@%p32 bra BB98_49;
bra.uni BB98_35;

BB98_49:
ld.global.u64 %rd576, [%rd62];
ld.global.u64 %rd557, [%rd62+8];
ld.global.u64 %rd577, [%rd62+4096];
ld.global.u64 %rd556, [%rd62+4104];
ld.global.u64 %rd578, [%rd62+8192];
ld.global.u64 %rd555, [%rd62+8200];
ld.global.u64 %rd579, [%rd62+12288];
ld.global.u64 %rd554, [%rd62+12296];
ld.global.u64 %rd580, [%rd62+16384];
ld.global.u64 %rd553, [%rd62+16392];
ld.global.u64 %rd581, [%rd62+20480];
ld.global.u64 %rd552, [%rd62+20488];
ld.global.u64 %rd582, [%rd62+24576];
ld.global.u64 %rd551, [%rd62+24584];
bra.uni BB98_50;

BB98_35:
mov.u64 %rd297, 0;
mov.u64 %rd557, %rd297;
setp.ge.u32	%p33, %r142, %r13;
mov.u64 %rd588, %rd297;
@%p33 bra BB98_37;

ld.global.u64 %rd63, [%rd62];
ld.global.u64 %rd557, [%rd62+8];
mov.u64 %rd588, %rd63;

BB98_37:
mov.u64 %rd564, %rd588;
mov.u64 %rd576, %rd564;
add.s32 %r71, %r142, 256;
mov.u64 %rd556, %rd297;
setp.ge.u32	%p34, %r71, %r13;
mov.u64 %rd587, %rd297;
@%p34 bra BB98_39;

ld.global.u64 %rd587, [%rd62+4096];
ld.global.u64 %rd556, [%rd62+4104];

BB98_39:
mov.u64 %rd577, %rd587;
add.s32 %r72, %r142, 512;
mov.u64 %rd555, %rd297;
setp.ge.u32	%p35, %r72, %r13;
mov.u64 %rd586, %rd297;
@%p35 bra BB98_41;

ld.global.u64 %rd586, [%rd62+8192];
ld.global.u64 %rd555, [%rd62+8200];

BB98_41:
mov.u64 %rd578, %rd586;
add.s32 %r73, %r142, 768;
mov.u64 %rd554, %rd297;
setp.ge.u32	%p36, %r73, %r13;
mov.u64 %rd585, %rd297;
@%p36 bra BB98_43;

ld.global.u64 %rd585, [%rd62+12288];
ld.global.u64 %rd554, [%rd62+12296];

BB98_43:
mov.u64 %rd579, %rd585;
add.s32 %r74, %r142, 1024;
mov.u64 %rd553, %rd297;
setp.ge.u32	%p37, %r74, %r13;
mov.u64 %rd584, %rd297;
@%p37 bra BB98_45;

ld.global.u64 %rd584, [%rd62+16384];
ld.global.u64 %rd553, [%rd62+16392];

BB98_45:
mov.u64 %rd580, %rd584;
add.s32 %r75, %r142, 1280;
mov.u64 %rd552, %rd297;
setp.ge.u32	%p38, %r75, %r13;
mov.u64 %rd583, %rd297;
@%p38 bra BB98_47;

ld.global.u64 %rd583, [%rd62+20480];
ld.global.u64 %rd552, [%rd62+20488];

BB98_47:
mov.u64 %rd581, %rd583;
add.s32 %r76, %r142, 1536;
mov.u64 %rd551, %rd297;
setp.ge.u32	%p39, %r76, %r13;
mov.u64 %rd582, %rd297;
@%p39 bra BB98_50;

ld.global.u64 %rd582, [%rd62+24576];
ld.global.u64 %rd551, [%rd62+24584];

BB98_50:
add.s64 %rd311, %rd271, %rd61;
shl.b64 %rd312, %rd311, 4;
add.s64 %rd117, %rd2, %rd312;
@%p32 bra BB98_64;
bra.uni BB98_51;

BB98_64:
st.global.u64 [%rd117], %rd576;
st.global.u64 [%rd117+8], %rd557;
st.global.u64 [%rd117+4096], %rd577;
st.global.u64 [%rd117+4104], %rd556;
st.global.u64 [%rd117+8192], %rd578;
st.global.u64 [%rd117+8200], %rd555;
st.global.u64 [%rd117+12288], %rd579;
st.global.u64 [%rd117+12296], %rd554;
st.global.u64 [%rd117+16384], %rd580;
st.global.u64 [%rd117+16392], %rd553;
st.global.u64 [%rd117+20480], %rd581;
st.global.u64 [%rd117+20488], %rd552;
bra.uni BB98_65;

BB98_51:
setp.ge.u32	%p41, %r142, %r13;
@%p41 bra BB98_53;

st.global.u64 [%rd117], %rd576;
st.global.u64 [%rd117+8], %rd557;

BB98_53:
add.s32 %r77, %r142, 256;
setp.ge.u32	%p42, %r77, %r13;
@%p42 bra BB98_55;

st.global.u64 [%rd117+4096], %rd577;
st.global.u64 [%rd117+4104], %rd556;

BB98_55:
add.s32 %r78, %r142, 512;
setp.ge.u32	%p43, %r78, %r13;
@%p43 bra BB98_57;

st.global.u64 [%rd117+8192], %rd578;
st.global.u64 [%rd117+8200], %rd555;

BB98_57:
add.s32 %r79, %r142, 768;
setp.ge.u32	%p44, %r79, %r13;
@%p44 bra BB98_59;

st.global.u64 [%rd117+12288], %rd579;
st.global.u64 [%rd117+12296], %rd554;

BB98_59:
add.s32 %r80, %r142, 1024;
setp.ge.u32	%p45, %r80, %r13;
@%p45 bra BB98_61;

st.global.u64 [%rd117+16384], %rd580;
st.global.u64 [%rd117+16392], %rd553;

BB98_61:
add.s32 %r81, %r142, 1280;
setp.ge.u32	%p46, %r81, %r13;
@%p46 bra BB98_63;

st.global.u64 [%rd117+20480], %rd581;
st.global.u64 [%rd117+20488], %rd552;

BB98_63:
add.s32 %r82, %r142, 1536;
setp.ge.u32	%p47, %r82, %r13;
@%p47 bra BB98_66;

BB98_65:
st.global.u64 [%rd117+24576], %rd582;
st.global.u64 [%rd117+24584], %rd551;

BB98_66:
bar.sync 0;
mul.lo.s32 %r19, %r142, 7;
add.s32 %r20, %r14, %r13;
min.u32 %r21, %r19, %r20;
setp.lt.u32	%p48, %r21, %r13;
sub.s32 %r83, %r21, %r13;
selp.b32	%r141, 0, %r83, %p48;
min.u32 %r140, %r14, %r21;
setp.ge.u32	%p49, %r141, %r140;
@%p49 bra BB98_75;

add.s32 %r24, %r21, -1;

BB98_68:
add.s32 %r84, %r140, %r141;
shr.u32 %r27, %r84, 1;
sub.s32 %r85, %r24, %r27;
cvt.u64.u32	%rd313, %r85;
add.s64 %rd314, %rd313, %rd61;
shl.b64 %rd315, %rd314, 4;
add.s64 %rd316, %rd2, %rd315;
ld.global.u64 %rd119, [%rd316];
or.b64 %rd317, %rd119, %rd264;
and.b64 %rd318, %rd317, -4294967296;
setp.eq.s64	%p50, %rd318, 0;
@%p50 bra BB98_70;
bra.uni BB98_69;

BB98_70:
cvt.u32.u64	%r86, %rd264;
cvt.u32.u64	%r87, %rd119;
div.u32 %r88, %r87, %r86;
cvt.u64.u32	%rd589, %r88;
bra.uni BB98_71;

BB98_69:
div.s64 %rd589, %rd119, %rd264;

BB98_71:
cvt.u64.u32	%rd319, %r27;
add.s64 %rd320, %rd319, %rd3;
shl.b64 %rd321, %rd320, 4;
add.s64 %rd322, %rd2, %rd321;
ld.global.u64 %rd123, [%rd322];
or.b64 %rd323, %rd123, %rd264;
and.b64 %rd324, %rd323, -4294967296;
setp.eq.s64	%p51, %rd324, 0;
@%p51 bra BB98_73;
bra.uni BB98_72;

BB98_73:
cvt.u32.u64	%r89, %rd264;
cvt.u32.u64	%r90, %rd123;
div.u32 %r91, %r90, %r89;
cvt.u64.u32	%rd590, %r91;
bra.uni BB98_74;

BB98_72:
div.s64 %rd590, %rd123, %rd264;

BB98_74:
add.s32 %r92, %r27, 1;
setp.lt.s64	%p52, %rd589, %rd590;
selp.b32	%r141, %r141, %r92, %p52;
selp.b32	%r140, %r27, %r140, %p52;
setp.lt.u32	%p53, %r141, %r140;
@%p53 bra BB98_68;

BB98_75:
cvt.u64.u32	%rd326, %r141;
add.s64 %rd127, %rd326, %rd3;
shl.b64 %rd327, %rd127, 4;
add.s64 %rd128, %rd2, %rd327;
shl.b64 %rd328, %rd61, 4;
add.s64 %rd129, %rd2, %rd328;
sub.s32 %r93, %r21, %r141;
cvt.u64.u32	%rd329, %r93;
add.s64 %rd130, %rd61, %rd329;
shl.b64 %rd330, %rd130, 4;
add.s64 %rd131, %rd2, %rd330;
cvt.u64.u32	%rd331, %r13;
add.s64 %rd332, %rd331, %rd3;
add.s64 %rd333, %rd332, %rd60;
shl.b64 %rd334, %rd333, 4;
add.s64 %rd132, %rd2, %rd334;
add.u64 %rd335, %SP, 0;
cvta.to.local.u64 %rd133, %rd335;
mov.u64 %rd591, 0;
mov.pred %p54, 0;
@%p54 bra BB98_77;

BB98_76:
add.s64 %rd336, %rd133, %rd591;
mov.u16 %rs1, 0;
st.local.u8 [%rd336], %rs1;
add.s64 %rd591, %rd591, 1;
setp.lt.u64	%p55, %rd591, 16;
@%p55 bra BB98_76;

BB98_77:
ld.global.u64 %rd338, [%rd128];
ld.global.u64 %rd339, [%rd128+8];
st.local.u64 [%rd133+8], %rd339;
st.local.u64 [%rd133], %rd338;
add.u64 %rd342, %SP, 16;
cvta.to.local.u64 %rd136, %rd342;
mov.u64 %rd592, 0;
@%p54 bra BB98_79;

BB98_78:
add.s64 %rd343, %rd136, %rd592;
mov.u16 %rs2, 0;
st.local.u8 [%rd343], %rs2;
add.s64 %rd592, %rd592, 1;
setp.lt.u64	%p57, %rd592, 16;
@%p57 bra BB98_78;

BB98_79:
ld.global.u64 %rd344, [%rd131];
ld.global.u64 %rd345, [%rd131+8];
st.local.u64 [%rd136+8], %rd345;
st.local.u64 [%rd136], %rd344;
mov.pred %p102, -1;
setp.ge.u64	%p59, %rd131, %rd132;
@%p59 bra BB98_88;

mov.pred %p102, 0;
setp.ge.u64	%p61, %rd128, %rd129;
@%p61 bra BB98_88;

ld.local.u64 %rd139, [%rd136];
or.b64 %rd350, %rd139, %rd264;
and.b64 %rd351, %rd350, -4294967296;
setp.eq.s64	%p62, %rd351, 0;
@%p62 bra BB98_83;

div.s64 %rd593, %rd139, %rd264;
bra.uni BB98_84;

BB98_83:
cvt.u32.u64	%r94, %rd264;
cvt.u32.u64	%r95, %rd139;
div.u32 %r96, %r95, %r94;
cvt.u64.u32	%rd593, %r96;

BB98_84:
ld.local.u64 %rd143, [%rd133];
or.b64 %rd354, %rd143, %rd264;
and.b64 %rd355, %rd354, -4294967296;
setp.eq.s64	%p63, %rd355, 0;
@%p63 bra BB98_86;

div.s64 %rd594, %rd143, %rd264;
bra.uni BB98_87;

BB98_86:
cvt.u32.u64	%r97, %rd264;
cvt.u32.u64	%r98, %rd143;
div.u32 %r99, %r98, %r97;
cvt.u64.u32	%rd594, %r99;

BB98_87:
setp.ge.s64	%p102, %rd593, %rd594;

BB98_88:
selp.b64	%rd360, %rd133, %rd136, %p102;
ld.local.u64 %rd147, [%rd360];
ld.local.u64 %rd148, [%rd360+8];
@%p102 bra BB98_90;
bra.uni BB98_89;

BB98_90:
add.s64 %rd368, %rd327, %rd2;
add.s64 %rd151, %rd368, 16;
mov.u64 %rd649, %rd151;
ld.global.u64 %rd369, [%rd128+16];
st.local.u64 [%rd133], %rd369;
ld.global.u64 %rd372, [%rd128+24];
st.local.u64 [%rd133+8], %rd372;
mov.u64 %rd626, %rd131;
mov.u64 %rd627, %rd131;
mov.u64 %rd650, %rd151;
bra.uni BB98_91;

BB98_89:
add.s64 %rd362, %rd330, %rd2;
add.s64 %rd149, %rd362, 16;
mov.u64 %rd626, %rd149;
ld.global.u64 %rd363, [%rd131+16];
st.local.u64 [%rd136], %rd363;
ld.global.u64 %rd366, [%rd131+24];
st.local.u64 [%rd136+8], %rd366;
mov.u64 %rd627, %rd149;
mov.u64 %rd649, %rd128;
mov.u64 %rd650, %rd128;

BB98_91:
mov.u64 %rd156, %rd649;
mov.u64 %rd648, %rd650;
mov.u64 %rd154, %rd626;
mov.u64 %rd625, %rd627;
mov.pred %p103, -1;
setp.ge.u64	%p65, %rd625, %rd132;
@%p65 bra BB98_100;

mov.pred %p103, 0;
setp.ge.u64	%p67, %rd648, %rd129;
@%p67 bra BB98_100;

ld.local.u64 %rd157, [%rd136];
or.b64 %rd375, %rd157, %rd264;
and.b64 %rd376, %rd375, -4294967296;
setp.eq.s64	%p68, %rd376, 0;
@%p68 bra BB98_95;

div.s64 %rd595, %rd157, %rd264;
bra.uni BB98_96;

BB98_95:
cvt.u32.u64	%r100, %rd264;
cvt.u32.u64	%r101, %rd157;
div.u32 %r102, %r101, %r100;
cvt.u64.u32	%rd595, %r102;

BB98_96:
ld.local.u64 %rd161, [%rd133];
or.b64 %rd379, %rd161, %rd264;
and.b64 %rd380, %rd379, -4294967296;
setp.eq.s64	%p69, %rd380, 0;
@%p69 bra BB98_98;

div.s64 %rd596, %rd161, %rd264;
bra.uni BB98_99;

BB98_98:
cvt.u32.u64	%r103, %rd264;
cvt.u32.u64	%r104, %rd161;
div.u32 %r105, %r104, %r103;
cvt.u64.u32	%rd596, %r105;

BB98_99:
setp.ge.s64	%p103, %rd595, %rd596;

BB98_100:
selp.b64	%rd385, %rd133, %rd136, %p103;
ld.local.u64 %rd165, [%rd385];
ld.local.u64 %rd166, [%rd385+8];
@%p103 bra BB98_102;
bra.uni BB98_101;

BB98_102:
add.s64 %rd648, %rd648, 16;
add.s64 %rd170, %rd156, 16;
ld.global.u64 %rd390, [%rd156+16];
st.local.u64 [%rd133], %rd390;
ld.global.u64 %rd393, [%rd156+24];
st.local.u64 [%rd133+8], %rd393;
mov.u64 %rd624, %rd154;
mov.u64 %rd647, %rd170;
bra.uni BB98_103;

BB98_101:
add.s64 %rd625, %rd625, 16;
add.s64 %rd168, %rd154, 16;
ld.global.u64 %rd386, [%rd154+16];
st.local.u64 [%rd136], %rd386;
ld.global.u64 %rd389, [%rd154+24];
st.local.u64 [%rd136+8], %rd389;
mov.u64 %rd624, %rd168;
mov.u64 %rd647, %rd156;

BB98_103:
mov.u64 %rd174, %rd647;
mov.u64 %rd646, %rd648;
mov.u64 %rd172, %rd624;
mov.u64 %rd623, %rd625;
mov.pred %p104, -1;
setp.ge.u64	%p71, %rd623, %rd132;
@%p71 bra BB98_112;

mov.pred %p104, 0;
setp.ge.u64	%p73, %rd646, %rd129;
@%p73 bra BB98_112;

ld.local.u64 %rd175, [%rd136];
or.b64 %rd396, %rd175, %rd264;
and.b64 %rd397, %rd396, -4294967296;
setp.eq.s64	%p74, %rd397, 0;
@%p74 bra BB98_107;

div.s64 %rd597, %rd175, %rd264;
bra.uni BB98_108;

BB98_107:
cvt.u32.u64	%r106, %rd264;
cvt.u32.u64	%r107, %rd175;
div.u32 %r108, %r107, %r106;
cvt.u64.u32	%rd597, %r108;

BB98_108:
ld.local.u64 %rd179, [%rd133];
or.b64 %rd400, %rd179, %rd264;
and.b64 %rd401, %rd400, -4294967296;
setp.eq.s64	%p75, %rd401, 0;
@%p75 bra BB98_110;

div.s64 %rd598, %rd179, %rd264;
bra.uni BB98_111;

BB98_110:
cvt.u32.u64	%r109, %rd264;
cvt.u32.u64	%r110, %rd179;
div.u32 %r111, %r110, %r109;
cvt.u64.u32	%rd598, %r111;

BB98_111:
setp.ge.s64	%p104, %rd597, %rd598;

BB98_112:
selp.b64	%rd406, %rd133, %rd136, %p104;
ld.local.u64 %rd183, [%rd406];
ld.local.u64 %rd184, [%rd406+8];
@%p104 bra BB98_114;
bra.uni BB98_113;

BB98_114:
add.s64 %rd646, %rd646, 16;
add.s64 %rd188, %rd174, 16;
ld.global.u64 %rd411, [%rd174+16];
st.local.u64 [%rd133], %rd411;
ld.global.u64 %rd414, [%rd174+24];
st.local.u64 [%rd133+8], %rd414;
mov.u64 %rd622, %rd172;
mov.u64 %rd645, %rd188;
bra.uni BB98_115;

BB98_113:
add.s64 %rd623, %rd623, 16;
add.s64 %rd186, %rd172, 16;
ld.global.u64 %rd407, [%rd172+16];
st.local.u64 [%rd136], %rd407;
ld.global.u64 %rd410, [%rd172+24];
st.local.u64 [%rd136+8], %rd410;
mov.u64 %rd622, %rd186;
mov.u64 %rd645, %rd174;

BB98_115:
mov.u64 %rd192, %rd645;
mov.u64 %rd644, %rd646;
mov.u64 %rd190, %rd622;
mov.u64 %rd621, %rd623;
mov.pred %p105, -1;
setp.ge.u64	%p77, %rd621, %rd132;
@%p77 bra BB98_124;

mov.pred %p105, 0;
setp.ge.u64	%p79, %rd644, %rd129;
@%p79 bra BB98_124;

ld.local.u64 %rd193, [%rd136];
or.b64 %rd417, %rd193, %rd264;
and.b64 %rd418, %rd417, -4294967296;
setp.eq.s64	%p80, %rd418, 0;
@%p80 bra BB98_119;

div.s64 %rd599, %rd193, %rd264;
bra.uni BB98_120;

BB98_119:
cvt.u32.u64	%r112, %rd264;
cvt.u32.u64	%r113, %rd193;
div.u32 %r114, %r113, %r112;
cvt.u64.u32	%rd599, %r114;

BB98_120:
ld.local.u64 %rd197, [%rd133];
or.b64 %rd421, %rd197, %rd264;
and.b64 %rd422, %rd421, -4294967296;
setp.eq.s64	%p81, %rd422, 0;
@%p81 bra BB98_122;

div.s64 %rd600, %rd197, %rd264;
bra.uni BB98_123;

BB98_122:
cvt.u32.u64	%r115, %rd264;
cvt.u32.u64	%r116, %rd197;
div.u32 %r117, %r116, %r115;
cvt.u64.u32	%rd600, %r117;

BB98_123:
setp.ge.s64	%p105, %rd599, %rd600;

BB98_124:
selp.b64	%rd427, %rd133, %rd136, %p105;
ld.local.u64 %rd201, [%rd427];
ld.local.u64 %rd202, [%rd427+8];
@%p105 bra BB98_126;
bra.uni BB98_125;

BB98_126:
add.s64 %rd644, %rd644, 16;
add.s64 %rd206, %rd192, 16;
ld.global.u64 %rd432, [%rd192+16];
st.local.u64 [%rd133], %rd432;
ld.global.u64 %rd435, [%rd192+24];
st.local.u64 [%rd133+8], %rd435;
mov.u64 %rd620, %rd190;
mov.u64 %rd643, %rd206;
bra.uni BB98_127;

BB98_125:
add.s64 %rd621, %rd621, 16;
add.s64 %rd204, %rd190, 16;
ld.global.u64 %rd428, [%rd190+16];
st.local.u64 [%rd136], %rd428;
ld.global.u64 %rd431, [%rd190+24];
st.local.u64 [%rd136+8], %rd431;
mov.u64 %rd620, %rd204;
mov.u64 %rd643, %rd192;

BB98_127:
mov.u64 %rd210, %rd643;
mov.u64 %rd642, %rd644;
mov.u64 %rd208, %rd620;
mov.u64 %rd619, %rd621;
mov.pred %p106, -1;
setp.ge.u64	%p83, %rd619, %rd132;
@%p83 bra BB98_136;

mov.pred %p106, 0;
setp.ge.u64	%p85, %rd642, %rd129;
@%p85 bra BB98_136;

ld.local.u64 %rd211, [%rd136];
or.b64 %rd438, %rd211, %rd264;
and.b64 %rd439, %rd438, -4294967296;
setp.eq.s64	%p86, %rd439, 0;
@%p86 bra BB98_131;

div.s64 %rd601, %rd211, %rd264;
bra.uni BB98_132;

BB98_131:
cvt.u32.u64	%r118, %rd264;
cvt.u32.u64	%r119, %rd211;
div.u32 %r120, %r119, %r118;
cvt.u64.u32	%rd601, %r120;

BB98_132:
ld.local.u64 %rd215, [%rd133];
or.b64 %rd442, %rd215, %rd264;
and.b64 %rd443, %rd442, -4294967296;
setp.eq.s64	%p87, %rd443, 0;
@%p87 bra BB98_134;

div.s64 %rd602, %rd215, %rd264;
bra.uni BB98_135;

BB98_134:
cvt.u32.u64	%r121, %rd264;
cvt.u32.u64	%r122, %rd215;
div.u32 %r123, %r122, %r121;
cvt.u64.u32	%rd602, %r123;

BB98_135:
setp.ge.s64	%p106, %rd601, %rd602;

BB98_136:
selp.b64	%rd448, %rd133, %rd136, %p106;
ld.local.u64 %rd219, [%rd448];
ld.local.u64 %rd220, [%rd448+8];
@%p106 bra BB98_138;
bra.uni BB98_137;

BB98_138:
add.s64 %rd642, %rd642, 16;
add.s64 %rd224, %rd210, 16;
ld.global.u64 %rd453, [%rd210+16];
st.local.u64 [%rd133], %rd453;
ld.global.u64 %rd456, [%rd210+24];
st.local.u64 [%rd133+8], %rd456;
mov.u64 %rd618, %rd208;
mov.u64 %rd641, %rd224;
bra.uni BB98_139;

BB98_137:
add.s64 %rd619, %rd619, 16;
add.s64 %rd222, %rd208, 16;
ld.global.u64 %rd449, [%rd208+16];
st.local.u64 [%rd136], %rd449;
ld.global.u64 %rd452, [%rd208+24];
st.local.u64 [%rd136+8], %rd452;
mov.u64 %rd618, %rd222;
mov.u64 %rd641, %rd210;

BB98_139:
mov.u64 %rd228, %rd641;
mov.u64 %rd640, %rd642;
mov.u64 %rd226, %rd618;
mov.u64 %rd617, %rd619;
mov.pred %p107, -1;
setp.ge.u64	%p89, %rd617, %rd132;
@%p89 bra BB98_148;

mov.pred %p107, 0;
setp.ge.u64	%p91, %rd640, %rd129;
@%p91 bra BB98_148;

ld.local.u64 %rd229, [%rd136];
or.b64 %rd459, %rd229, %rd264;
and.b64 %rd460, %rd459, -4294967296;
setp.eq.s64	%p92, %rd460, 0;
@%p92 bra BB98_143;

div.s64 %rd603, %rd229, %rd264;
bra.uni BB98_144;

BB98_143:
cvt.u32.u64	%r124, %rd264;
cvt.u32.u64	%r125, %rd229;
div.u32 %r126, %r125, %r124;
cvt.u64.u32	%rd603, %r126;

BB98_144:
ld.local.u64 %rd233, [%rd133];
or.b64 %rd463, %rd233, %rd264;
and.b64 %rd464, %rd463, -4294967296;
setp.eq.s64	%p93, %rd464, 0;
@%p93 bra BB98_146;

div.s64 %rd604, %rd233, %rd264;
bra.uni BB98_147;

BB98_146:
cvt.u32.u64	%r127, %rd264;
cvt.u32.u64	%r128, %rd233;
div.u32 %r129, %r128, %r127;
cvt.u64.u32	%rd604, %r129;

BB98_147:
setp.ge.s64	%p107, %rd603, %rd604;

BB98_148:
selp.b64	%rd469, %rd133, %rd136, %p107;
ld.local.u64 %rd237, [%rd469];
ld.local.u64 %rd238, [%rd469+8];
@%p107 bra BB98_150;
bra.uni BB98_149;

BB98_150:
add.s64 %rd640, %rd640, 16;
add.s64 %rd242, %rd228, 16;
ld.global.u64 %rd474, [%rd228+16];
st.local.u64 [%rd133], %rd474;
ld.global.u64 %rd477, [%rd228+24];
st.local.u64 [%rd133+8], %rd477;
mov.u64 %rd616, %rd226;
mov.u64 %rd639, %rd242;
bra.uni BB98_151;

BB98_149:
add.s64 %rd617, %rd617, 16;
add.s64 %rd240, %rd226, 16;
ld.global.u64 %rd470, [%rd226+16];
st.local.u64 [%rd136], %rd470;
ld.global.u64 %rd473, [%rd226+24];
st.local.u64 [%rd136+8], %rd473;
mov.u64 %rd616, %rd240;
mov.u64 %rd639, %rd228;

BB98_151:
mov.pred %p94, -1;
setp.ge.u64	%p95, %rd617, %rd132;
mov.pred %p108, %p94;
@%p95 bra BB98_160;

setp.ge.u64	%p97, %rd640, %rd129;
mov.pred %p108, %p54;
@%p97 bra BB98_160;

ld.local.u64 %rd247, [%rd136];
or.b64 %rd480, %rd247, %rd264;
and.b64 %rd481, %rd480, -4294967296;
setp.eq.s64	%p98, %rd481, 0;
@%p98 bra BB98_155;

div.s64 %rd651, %rd247, %rd264;
bra.uni BB98_156;

BB98_155:
cvt.u32.u64	%r130, %rd264;
cvt.u32.u64	%r131, %rd247;
div.u32 %r132, %r131, %r130;
cvt.u64.u32	%rd651, %r132;

BB98_156:
ld.local.u64 %rd251, [%rd133];
or.b64 %rd484, %rd251, %rd264;
and.b64 %rd485, %rd484, -4294967296;
setp.eq.s64	%p99, %rd485, 0;
@%p99 bra BB98_158;

div.s64 %rd652, %rd251, %rd264;
bra.uni BB98_159;

BB98_158:
cvt.u32.u64	%r133, %rd264;
cvt.u32.u64	%r134, %rd251;
div.u32 %r135, %r134, %r133;
cvt.u64.u32	%rd652, %r135;

BB98_159:
setp.ge.s64	%p108, %rd651, %rd652;

BB98_160:
selp.b64	%rd490, %rd133, %rd136, %p108;
ld.local.u64 %rd255, [%rd490];
ld.local.u64 %rd256, [%rd490+8];
@%p108 bra BB98_162;
bra.uni BB98_161;

BB98_162:
ld.global.u64 %rd495, [%rd639+16];
st.local.u64 [%rd133], %rd495;
ld.global.u64 %rd498, [%rd639+24];
st.local.u64 [%rd133+8], %rd498;
bra.uni BB98_163;

BB98_161:
ld.global.u64 %rd491, [%rd616+16];
st.local.u64 [%rd136], %rd491;
ld.global.u64 %rd494, [%rd616+24];
st.local.u64 [%rd136+8], %rd494;

BB98_163:
cvta.to.global.u64 %rd257, %rd262;
cvta.to.global.u64 %rd258, %rd263;
bar.sync 0;
cvt.u64.u32	%rd499, %r19;
add.s64 %rd500, %rd499, %rd3;
shl.b64 %rd501, %rd500, 4;
add.s64 %rd502, %rd2, %rd501;
st.global.u64 [%rd502], %rd147;
st.global.u64 [%rd502+8], %rd148;
st.global.u64 [%rd502+16], %rd165;
st.global.u64 [%rd502+24], %rd166;
st.global.u64 [%rd502+32], %rd183;
st.global.u64 [%rd502+40], %rd184;
st.global.u64 [%rd502+48], %rd201;
st.global.u64 [%rd502+56], %rd202;
st.global.u64 [%rd502+64], %rd219;
st.global.u64 [%rd502+72], %rd220;
st.global.u64 [%rd502+80], %rd237;
st.global.u64 [%rd502+88], %rd238;
st.global.u64 [%rd502+96], %rd255;
st.global.u64 [%rd502+104], %rd256;
bar.sync 0;
mul.lo.s32 %r137, %r35, 1792;
cvt.u64.u32	%rd259, %r137;
setp.ge.u32	%p100, %r142, %r20;
@%p100 bra BB98_165;

BB98_164:
cvt.u64.u32	%rd503, %r142;
add.s64 %rd504, %rd503, %rd259;
shl.b64 %rd505, %rd504, 3;
add.s64 %rd506, %rd257, %rd505;
add.s64 %rd507, %rd258, %rd505;
add.s64 %rd508, %rd503, %rd3;
shl.b64 %rd509, %rd508, 4;
add.s64 %rd510, %rd2, %rd509;
ld.global.u64 %rd511, [%rd510];
st.global.u64 [%rd506], %rd511;
ld.global.u64 %rd512, [%rd510+8];
st.global.u64 [%rd507], %rd512;
add.s32 %r142, %r142, 256;
setp.lt.u32	%p101, %r142, %r20;
@%p101 bra BB98_164;

BB98_165:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI9SliceCompEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot99[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<105>;
.reg .b32 %r<152>;
.reg .b64 %rd<655>;


mov.u64 %rd654, __local_depot99;
cvta.local.u64 %SP, %rd654;
ld.param.u64 %rd256, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0+48];
ld.param.u64 %rd255, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0+40];
ld.param.u64 %rd254, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0+32];
ld.param.u32 %r5, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0+16];
ld.param.u32 %r32, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0];
ld.param.u64 %rd253, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0+24];
ld.param.u64 %rd252, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEEjNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IjSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd252;
cvta.to.global.u64 %rd257, %rd253;
mov.u32 %r34, %ctaid.x;
mul.wide.u32 %rd258, %r34, 4;
add.s64 %rd259, %rd257, %rd258;
neg.s32 %r35, %r32;
and.b32 %r1, %r34, %r35;
shr.s32 %r2, %r32, 1;
mul.lo.s32 %r3, %r1, 1792;
ld.global.u32 %r4, [%rd259];
ld.global.u32 %r36, [%rd259+4];
add.s32 %r37, %r3, %r36;
min.s32 %r148, %r37, %r5;
add.s32 %r38, %r34, %r2;
mul.lo.s32 %r39, %r38, 1792;
sub.s32 %r40, %r39, %r4;
min.s32 %r7, %r40, %r5;
add.s32 %r41, %r39, 1792;
sub.s32 %r42, %r41, %r36;
min.s32 %r147, %r42, %r5;
add.s32 %r43, %r32, -1;
and.b32 %r44, %r34, %r43;
setp.ne.s32	%p15, %r43, %r44;
@%p15 bra BB99_2;

add.s32 %r45, %r1, %r2;
mul.lo.s32 %r46, %r45, 1792;
min.s32 %r148, %r46, %r5;
mad.lo.s32 %r47, %r2, 2, %r1;
mul.lo.s32 %r48, %r47, 1792;
min.s32 %r147, %r48, %r5;

BB99_2:
add.s32 %r49, %r3, %r4;
sub.s32 %r13, %r147, %r7;
sub.s32 %r14, %r148, %r49;
setp.gt.u32	%p16, %r14, 1791;
mov.u32 %r151, %tid.x;
cvt.u64.u32	%rd260, %r151;
cvt.u64.u32	%rd261, %r49;
add.s64 %rd262, %rd260, %rd261;
shl.b64 %rd263, %rd262, 4;
add.s64 %rd2, %rd1, %rd263;
@%p16 bra BB99_17;
bra.uni BB99_3;

BB99_17:
ld.global.u64 %rd543, [%rd2];
ld.global.u64 %rd524, [%rd2+8];
ld.global.u64 %rd544, [%rd2+4096];
ld.global.u64 %rd523, [%rd2+4104];
ld.global.u64 %rd545, [%rd2+8192];
ld.global.u64 %rd522, [%rd2+8200];
ld.global.u64 %rd546, [%rd2+12288];
ld.global.u64 %rd521, [%rd2+12296];
ld.global.u64 %rd547, [%rd2+16384];
ld.global.u64 %rd520, [%rd2+16392];
ld.global.u64 %rd548, [%rd2+20480];
ld.global.u64 %rd519, [%rd2+20488];
ld.global.u64 %rd549, [%rd2+24576];
ld.global.u64 %rd518, [%rd2+24584];
bra.uni BB99_18;

BB99_3:
mov.u64 %rd265, 0;
mov.u64 %rd524, %rd265;
setp.ge.u32	%p17, %r151, %r14;
mov.u64 %rd555, %rd265;
@%p17 bra BB99_5;

ld.global.u64 %rd3, [%rd2];
ld.global.u64 %rd524, [%rd2+8];
mov.u64 %rd555, %rd3;

BB99_5:
mov.u64 %rd531, %rd555;
mov.u64 %rd543, %rd531;
add.s32 %r50, %r151, 256;
mov.u64 %rd523, %rd265;
setp.ge.u32	%p18, %r50, %r14;
mov.u64 %rd554, %rd265;
@%p18 bra BB99_7;

ld.global.u64 %rd554, [%rd2+4096];
ld.global.u64 %rd523, [%rd2+4104];

BB99_7:
mov.u64 %rd544, %rd554;
add.s32 %r51, %r151, 512;
mov.u64 %rd522, %rd265;
setp.ge.u32	%p19, %r51, %r14;
mov.u64 %rd553, %rd265;
@%p19 bra BB99_9;

ld.global.u64 %rd553, [%rd2+8192];
ld.global.u64 %rd522, [%rd2+8200];

BB99_9:
mov.u64 %rd545, %rd553;
add.s32 %r52, %r151, 768;
mov.u64 %rd521, %rd265;
setp.ge.u32	%p20, %r52, %r14;
mov.u64 %rd552, %rd265;
@%p20 bra BB99_11;

ld.global.u64 %rd552, [%rd2+12288];
ld.global.u64 %rd521, [%rd2+12296];

BB99_11:
mov.u64 %rd546, %rd552;
add.s32 %r53, %r151, 1024;
mov.u64 %rd520, %rd265;
setp.ge.u32	%p21, %r53, %r14;
mov.u64 %rd551, %rd265;
@%p21 bra BB99_13;

ld.global.u64 %rd551, [%rd2+16384];
ld.global.u64 %rd520, [%rd2+16392];

BB99_13:
mov.u64 %rd547, %rd551;
add.s32 %r54, %r151, 1280;
mov.u64 %rd519, %rd265;
setp.ge.u32	%p22, %r54, %r14;
mov.u64 %rd550, %rd265;
@%p22 bra BB99_15;

ld.global.u64 %rd550, [%rd2+20480];
ld.global.u64 %rd519, [%rd2+20488];

BB99_15:
mov.u64 %rd548, %rd550;
add.s32 %r55, %r151, 1536;
mov.u64 %rd518, %rd265;
setp.ge.u32	%p23, %r55, %r14;
mov.u64 %rd549, %rd265;
@%p23 bra BB99_18;

ld.global.u64 %rd549, [%rd2+24576];
ld.global.u64 %rd518, [%rd2+24584];

BB99_18:
@%p16 bra BB99_33;
bra.uni BB99_19;

BB99_33:
mov.u32 %r76, %tid.x;
mul.wide.u32 %rd299, %r76, 16;
mov.u64 %rd300, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd301, %rd300, %rd299;
st.shared.u64 [%rd301], %rd543;
st.shared.u64 [%rd301+8], %rd524;
st.shared.u64 [%rd301+4096], %rd544;
st.shared.u64 [%rd301+4104], %rd523;
st.shared.u64 [%rd301+8192], %rd545;
st.shared.u64 [%rd301+8200], %rd522;
st.shared.u64 [%rd301+12288], %rd546;
st.shared.u64 [%rd301+12296], %rd521;
st.shared.u64 [%rd301+16384], %rd547;
st.shared.u64 [%rd301+16392], %rd520;
st.shared.u64 [%rd301+20480], %rd548;
st.shared.u64 [%rd301+20488], %rd519;
st.shared.u64 [%rd301+24576], %rd549;
st.shared.u64 [%rd301+24584], %rd518;
bra.uni BB99_34;

BB99_19:
setp.ge.u32	%p25, %r151, %r14;
@%p25 bra BB99_21;

mul.wide.u32 %rd278, %r151, 16;
mov.u64 %rd279, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd280, %rd279, %rd278;
st.shared.u64 [%rd280], %rd543;
st.shared.u64 [%rd280+8], %rd524;

BB99_21:
add.s32 %r59, %r151, 256;
setp.ge.u32	%p26, %r59, %r14;
@%p26 bra BB99_23;

mul.wide.u32 %rd281, %r151, 16;
mov.u64 %rd282, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd283, %rd282, %rd281;
st.shared.u64 [%rd283+4096], %rd544;
st.shared.u64 [%rd283+4104], %rd523;

BB99_23:
add.s32 %r62, %r151, 512;
setp.ge.u32	%p27, %r62, %r14;
@%p27 bra BB99_25;

mul.wide.u32 %rd284, %r151, 16;
mov.u64 %rd285, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd286, %rd285, %rd284;
st.shared.u64 [%rd286+8192], %rd545;
st.shared.u64 [%rd286+8200], %rd522;

BB99_25:
add.s32 %r65, %r151, 768;
setp.ge.u32	%p28, %r65, %r14;
@%p28 bra BB99_27;

mul.wide.u32 %rd287, %r151, 16;
mov.u64 %rd288, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd289, %rd288, %rd287;
st.shared.u64 [%rd289+12288], %rd546;
st.shared.u64 [%rd289+12296], %rd521;

BB99_27:
add.s32 %r68, %r151, 1024;
setp.ge.u32	%p29, %r68, %r14;
@%p29 bra BB99_29;

mul.wide.u32 %rd290, %r151, 16;
mov.u64 %rd291, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd292, %rd291, %rd290;
st.shared.u64 [%rd292+16384], %rd547;
st.shared.u64 [%rd292+16392], %rd520;

BB99_29:
add.s32 %r71, %r151, 1280;
setp.ge.u32	%p30, %r71, %r14;
@%p30 bra BB99_31;

mul.wide.u32 %rd293, %r151, 16;
mov.u64 %rd294, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd295, %rd294, %rd293;
st.shared.u64 [%rd295+20480], %rd548;
st.shared.u64 [%rd295+20488], %rd519;

BB99_31:
add.s32 %r74, %r151, 1536;
setp.ge.u32	%p31, %r74, %r14;
@%p31 bra BB99_34;

mul.wide.u32 %rd296, %r151, 16;
mov.u64 %rd297, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd298, %rd297, %rd296;
st.shared.u64 [%rd298+24576], %rd549;
st.shared.u64 [%rd298+24584], %rd518;

BB99_34:
cvt.u64.u32	%rd302, %r7;
cvt.u64.u32	%rd57, %r14;
add.s64 %rd304, %rd260, %rd302;
shl.b64 %rd305, %rd304, 4;
add.s64 %rd58, %rd1, %rd305;
setp.gt.u32	%p32, %r13, 1791;
@%p32 bra BB99_49;
bra.uni BB99_35;

BB99_49:
ld.global.u64 %rd581, [%rd58];
ld.global.u64 %rd562, [%rd58+8];
ld.global.u64 %rd582, [%rd58+4096];
ld.global.u64 %rd561, [%rd58+4104];
ld.global.u64 %rd583, [%rd58+8192];
ld.global.u64 %rd560, [%rd58+8200];
ld.global.u64 %rd584, [%rd58+12288];
ld.global.u64 %rd559, [%rd58+12296];
ld.global.u64 %rd585, [%rd58+16384];
ld.global.u64 %rd558, [%rd58+16392];
ld.global.u64 %rd586, [%rd58+20480];
ld.global.u64 %rd557, [%rd58+20488];
ld.global.u64 %rd587, [%rd58+24576];
ld.global.u64 %rd556, [%rd58+24584];
bra.uni BB99_50;

BB99_35:
mov.u64 %rd307, 0;
mov.u64 %rd562, %rd307;
setp.ge.u32	%p33, %r151, %r13;
mov.u64 %rd593, %rd307;
@%p33 bra BB99_37;

ld.global.u64 %rd59, [%rd58];
ld.global.u64 %rd562, [%rd58+8];
mov.u64 %rd593, %rd59;

BB99_37:
mov.u64 %rd569, %rd593;
mov.u64 %rd581, %rd569;
add.s32 %r77, %r151, 256;
mov.u64 %rd561, %rd307;
setp.ge.u32	%p34, %r77, %r13;
mov.u64 %rd592, %rd307;
@%p34 bra BB99_39;

ld.global.u64 %rd592, [%rd58+4096];
ld.global.u64 %rd561, [%rd58+4104];

BB99_39:
mov.u64 %rd582, %rd592;
add.s32 %r78, %r151, 512;
mov.u64 %rd560, %rd307;
setp.ge.u32	%p35, %r78, %r13;
mov.u64 %rd591, %rd307;
@%p35 bra BB99_41;

ld.global.u64 %rd591, [%rd58+8192];
ld.global.u64 %rd560, [%rd58+8200];

BB99_41:
mov.u64 %rd583, %rd591;
add.s32 %r79, %r151, 768;
mov.u64 %rd559, %rd307;
setp.ge.u32	%p36, %r79, %r13;
mov.u64 %rd590, %rd307;
@%p36 bra BB99_43;

ld.global.u64 %rd590, [%rd58+12288];
ld.global.u64 %rd559, [%rd58+12296];

BB99_43:
mov.u64 %rd584, %rd590;
add.s32 %r80, %r151, 1024;
mov.u64 %rd558, %rd307;
setp.ge.u32	%p37, %r80, %r13;
mov.u64 %rd589, %rd307;
@%p37 bra BB99_45;

ld.global.u64 %rd589, [%rd58+16384];
ld.global.u64 %rd558, [%rd58+16392];

BB99_45:
mov.u64 %rd585, %rd589;
add.s32 %r81, %r151, 1280;
mov.u64 %rd557, %rd307;
setp.ge.u32	%p38, %r81, %r13;
mov.u64 %rd588, %rd307;
@%p38 bra BB99_47;

ld.global.u64 %rd588, [%rd58+20480];
ld.global.u64 %rd557, [%rd58+20488];

BB99_47:
mov.u64 %rd586, %rd588;
add.s32 %r82, %r151, 1536;
mov.u64 %rd556, %rd307;
setp.ge.u32	%p39, %r82, %r13;
mov.u64 %rd587, %rd307;
@%p39 bra BB99_50;

ld.global.u64 %rd587, [%rd58+24576];
ld.global.u64 %rd556, [%rd58+24584];

BB99_50:
add.s64 %rd321, %rd260, %rd57;
shl.b64 %rd322, %rd321, 4;
mov.u64 %rd323, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd113, %rd323, %rd322;
@%p32 bra BB99_64;
bra.uni BB99_51;

BB99_64:
st.shared.u64 [%rd113], %rd581;
st.shared.u64 [%rd113+8], %rd562;
st.shared.u64 [%rd113+4096], %rd582;
st.shared.u64 [%rd113+4104], %rd561;
st.shared.u64 [%rd113+8192], %rd583;
st.shared.u64 [%rd113+8200], %rd560;
st.shared.u64 [%rd113+12288], %rd584;
st.shared.u64 [%rd113+12296], %rd559;
st.shared.u64 [%rd113+16384], %rd585;
st.shared.u64 [%rd113+16392], %rd558;
st.shared.u64 [%rd113+20480], %rd586;
st.shared.u64 [%rd113+20488], %rd557;
bra.uni BB99_65;

BB99_51:
setp.ge.u32	%p41, %r151, %r13;
@%p41 bra BB99_53;

st.shared.u64 [%rd113], %rd581;
st.shared.u64 [%rd113+8], %rd562;

BB99_53:
add.s32 %r83, %r151, 256;
setp.ge.u32	%p42, %r83, %r13;
@%p42 bra BB99_55;

st.shared.u64 [%rd113+4096], %rd582;
st.shared.u64 [%rd113+4104], %rd561;

BB99_55:
add.s32 %r84, %r151, 512;
setp.ge.u32	%p43, %r84, %r13;
@%p43 bra BB99_57;

st.shared.u64 [%rd113+8192], %rd583;
st.shared.u64 [%rd113+8200], %rd560;

BB99_57:
add.s32 %r85, %r151, 768;
setp.ge.u32	%p44, %r85, %r13;
@%p44 bra BB99_59;

st.shared.u64 [%rd113+12288], %rd584;
st.shared.u64 [%rd113+12296], %rd559;

BB99_59:
add.s32 %r86, %r151, 1024;
setp.ge.u32	%p45, %r86, %r13;
@%p45 bra BB99_61;

st.shared.u64 [%rd113+16384], %rd585;
st.shared.u64 [%rd113+16392], %rd558;

BB99_61:
add.s32 %r87, %r151, 1280;
setp.ge.u32	%p46, %r87, %r13;
@%p46 bra BB99_63;

st.shared.u64 [%rd113+20480], %rd586;
st.shared.u64 [%rd113+20488], %rd557;

BB99_63:
add.s32 %r88, %r151, 1536;
setp.ge.u32	%p47, %r88, %r13;
@%p47 bra BB99_66;

BB99_65:
st.shared.u64 [%rd113+24576], %rd587;
st.shared.u64 [%rd113+24584], %rd556;

BB99_66:
bar.sync 0;
mul.lo.s32 %r90, %r151, 7;
add.s32 %r18, %r14, %r13;
min.u32 %r19, %r90, %r18;
setp.lt.u32	%p48, %r19, %r13;
sub.s32 %r91, %r19, %r13;
selp.b32	%r150, 0, %r91, %p48;
min.u32 %r149, %r14, %r19;
setp.ge.u32	%p49, %r150, %r149;
@%p49 bra BB99_75;

add.s32 %r22, %r19, -1;

BB99_68:
add.s32 %r92, %r149, %r150;
shr.u32 %r25, %r92, 1;
sub.s32 %r93, %r22, %r25;
cvt.u64.u32	%rd324, %r93;
add.s64 %rd325, %rd324, %rd57;
shl.b64 %rd326, %rd325, 4;
add.s64 %rd328, %rd323, %rd326;
ld.shared.u64 %rd115, [%rd328];
or.b64 %rd329, %rd115, %rd256;
and.b64 %rd330, %rd329, -4294967296;
setp.eq.s64	%p50, %rd330, 0;
@%p50 bra BB99_70;
bra.uni BB99_69;

BB99_70:
cvt.u32.u64	%r94, %rd256;
cvt.u32.u64	%r95, %rd115;
div.u32 %r96, %r95, %r94;
cvt.u64.u32	%rd594, %r96;
bra.uni BB99_71;

BB99_69:
div.s64 %rd594, %rd115, %rd256;

BB99_71:
mul.wide.u32 %rd331, %r25, 16;
add.s64 %rd333, %rd323, %rd331;
ld.shared.u64 %rd119, [%rd333];
or.b64 %rd334, %rd119, %rd256;
and.b64 %rd335, %rd334, -4294967296;
setp.eq.s64	%p51, %rd335, 0;
@%p51 bra BB99_73;
bra.uni BB99_72;

BB99_73:
cvt.u32.u64	%r97, %rd256;
cvt.u32.u64	%r98, %rd119;
div.u32 %r99, %r98, %r97;
cvt.u64.u32	%rd595, %r99;
bra.uni BB99_74;

BB99_72:
div.s64 %rd595, %rd119, %rd256;

BB99_74:
add.s32 %r100, %r25, 1;
setp.lt.s64	%p52, %rd594, %rd595;
selp.b32	%r150, %r150, %r100, %p52;
selp.b32	%r149, %r25, %r149, %p52;
setp.lt.u32	%p53, %r150, %r149;
@%p53 bra BB99_68;

BB99_75:
cvt.u64.u32	%rd123, %r150;
mul.wide.u32 %rd336, %r150, 16;
add.s64 %rd124, %rd323, %rd336;
shl.b64 %rd338, %rd57, 4;
add.s64 %rd125, %rd323, %rd338;
sub.s32 %r101, %r19, %r150;
cvt.u64.u32	%rd339, %r101;
add.s64 %rd126, %rd339, %rd57;
shl.b64 %rd340, %rd126, 4;
add.s64 %rd127, %rd323, %rd340;
cvt.u64.u32	%rd341, %r13;
add.s64 %rd342, %rd57, %rd341;
shl.b64 %rd343, %rd342, 4;
add.s64 %rd128, %rd323, %rd343;
ld.shared.u64 %rd344, [%rd124];
ld.shared.u64 %rd345, [%rd124+8];
add.u64 %rd346, %SP, 0;
cvta.to.local.u64 %rd347, %rd346;
st.local.u64 [%rd347+8], %rd345;
st.local.u64 [%rd347], %rd344;
ld.shared.u64 %rd348, [%rd127];
ld.shared.u64 %rd349, [%rd127+8];
add.u64 %rd350, %SP, 16;
cvta.to.local.u64 %rd351, %rd350;
st.local.u64 [%rd351+8], %rd349;
st.local.u64 [%rd351], %rd348;
mov.pred %p98, -1;
setp.ge.u64	%p55, %rd127, %rd128;
@%p55 bra BB99_84;

mov.pred %p98, 0;
setp.ge.u64	%p57, %rd124, %rd125;
@%p57 bra BB99_84;

ld.local.u64 %rd129, [%rd351];
or.b64 %rd354, %rd129, %rd256;
and.b64 %rd355, %rd354, -4294967296;
setp.eq.s64	%p58, %rd355, 0;
@%p58 bra BB99_79;

div.s64 %rd596, %rd129, %rd256;
bra.uni BB99_80;

BB99_79:
cvt.u32.u64	%r102, %rd256;
cvt.u32.u64	%r103, %rd129;
div.u32 %r104, %r103, %r102;
cvt.u64.u32	%rd596, %r104;

BB99_80:
ld.local.u64 %rd133, [%rd347];
or.b64 %rd358, %rd133, %rd256;
and.b64 %rd359, %rd358, -4294967296;
setp.eq.s64	%p59, %rd359, 0;
@%p59 bra BB99_82;

div.s64 %rd597, %rd133, %rd256;
bra.uni BB99_83;

BB99_82:
cvt.u32.u64	%r105, %rd256;
cvt.u32.u64	%r106, %rd133;
div.u32 %r107, %r106, %r105;
cvt.u64.u32	%rd597, %r107;

BB99_83:
setp.ge.s64	%p98, %rd596, %rd597;

BB99_84:
selp.b64	%rd364, %rd347, %rd351, %p98;
ld.local.u64 %rd137, [%rd364];
ld.local.u64 %rd138, [%rd364+8];
@%p98 bra BB99_86;
bra.uni BB99_85;

BB99_86:
mov.u64 %rd629, %rd127;
shl.b64 %rd372, %rd123, 4;
add.s64 %rd374, %rd372, %rd323;
add.s64 %rd143, %rd374, 16;
mov.u64 %rd651, %rd143;
ld.shared.u64 %rd375, [%rd124+16];
ld.shared.u64 %rd378, [%rd124+24];
st.local.u64 [%rd347], %rd375;
st.local.u64 [%rd347+8], %rd378;
mov.u64 %rd618, %rd127;
mov.u64 %rd640, %rd143;
bra.uni BB99_87;

BB99_85:
mov.u64 %rd651, %rd124;
add.s64 %rd367, %rd340, %rd323;
add.s64 %rd140, %rd367, 16;
mov.u64 %rd629, %rd140;
ld.shared.u64 %rd368, [%rd127+16];
ld.shared.u64 %rd371, [%rd127+24];
st.local.u64 [%rd351], %rd368;
st.local.u64 [%rd351+8], %rd371;
mov.u64 %rd618, %rd140;
mov.u64 %rd640, %rd124;

BB99_87:
mov.u64 %rd148, %rd651;
mov.u64 %rd639, %rd640;
mov.u64 %rd146, %rd629;
mov.u64 %rd617, %rd618;
mov.pred %p99, -1;
setp.ge.u64	%p61, %rd617, %rd128;
@%p61 bra BB99_96;

mov.pred %p99, 0;
setp.ge.u64	%p63, %rd639, %rd125;
@%p63 bra BB99_96;

ld.local.u64 %rd149, [%rd351];
or.b64 %rd381, %rd149, %rd256;
and.b64 %rd382, %rd381, -4294967296;
setp.eq.s64	%p64, %rd382, 0;
@%p64 bra BB99_91;

div.s64 %rd598, %rd149, %rd256;
bra.uni BB99_92;

BB99_91:
cvt.u32.u64	%r108, %rd256;
cvt.u32.u64	%r109, %rd149;
div.u32 %r110, %r109, %r108;
cvt.u64.u32	%rd598, %r110;

BB99_92:
ld.local.u64 %rd153, [%rd347];
or.b64 %rd385, %rd153, %rd256;
and.b64 %rd386, %rd385, -4294967296;
setp.eq.s64	%p65, %rd386, 0;
@%p65 bra BB99_94;

div.s64 %rd599, %rd153, %rd256;
bra.uni BB99_95;

BB99_94:
cvt.u32.u64	%r111, %rd256;
cvt.u32.u64	%r112, %rd153;
div.u32 %r113, %r112, %r111;
cvt.u64.u32	%rd599, %r113;

BB99_95:
setp.ge.s64	%p99, %rd598, %rd599;

BB99_96:
selp.b64	%rd391, %rd347, %rd351, %p99;
ld.local.u64 %rd157, [%rd391];
ld.local.u64 %rd158, [%rd391+8];
@%p99 bra BB99_98;
bra.uni BB99_97;

BB99_98:
add.s64 %rd639, %rd639, 16;
add.s64 %rd162, %rd148, 16;
ld.shared.u64 %rd396, [%rd148+16];
ld.shared.u64 %rd399, [%rd148+24];
st.local.u64 [%rd347], %rd396;
st.local.u64 [%rd347+8], %rd399;
mov.u64 %rd628, %rd146;
mov.u64 %rd650, %rd162;
bra.uni BB99_99;

BB99_97:
add.s64 %rd617, %rd617, 16;
add.s64 %rd160, %rd146, 16;
ld.shared.u64 %rd392, [%rd146+16];
ld.shared.u64 %rd395, [%rd146+24];
st.local.u64 [%rd351], %rd392;
st.local.u64 [%rd351+8], %rd395;
mov.u64 %rd628, %rd160;
mov.u64 %rd650, %rd148;

BB99_99:
mov.u64 %rd166, %rd650;
mov.u64 %rd638, %rd639;
mov.u64 %rd164, %rd628;
mov.u64 %rd616, %rd617;
mov.pred %p100, -1;
setp.ge.u64	%p67, %rd616, %rd128;
@%p67 bra BB99_108;

mov.pred %p100, 0;
setp.ge.u64	%p69, %rd638, %rd125;
@%p69 bra BB99_108;

ld.local.u64 %rd167, [%rd351];
or.b64 %rd402, %rd167, %rd256;
and.b64 %rd403, %rd402, -4294967296;
setp.eq.s64	%p70, %rd403, 0;
@%p70 bra BB99_103;

div.s64 %rd600, %rd167, %rd256;
bra.uni BB99_104;

BB99_103:
cvt.u32.u64	%r114, %rd256;
cvt.u32.u64	%r115, %rd167;
div.u32 %r116, %r115, %r114;
cvt.u64.u32	%rd600, %r116;

BB99_104:
ld.local.u64 %rd171, [%rd347];
or.b64 %rd406, %rd171, %rd256;
and.b64 %rd407, %rd406, -4294967296;
setp.eq.s64	%p71, %rd407, 0;
@%p71 bra BB99_106;

div.s64 %rd601, %rd171, %rd256;
bra.uni BB99_107;

BB99_106:
cvt.u32.u64	%r117, %rd256;
cvt.u32.u64	%r118, %rd171;
div.u32 %r119, %r118, %r117;
cvt.u64.u32	%rd601, %r119;

BB99_107:
setp.ge.s64	%p100, %rd600, %rd601;

BB99_108:
selp.b64	%rd412, %rd347, %rd351, %p100;
ld.local.u64 %rd175, [%rd412];
ld.local.u64 %rd176, [%rd412+8];
@%p100 bra BB99_110;
bra.uni BB99_109;

BB99_110:
add.s64 %rd638, %rd638, 16;
add.s64 %rd180, %rd166, 16;
ld.shared.u64 %rd417, [%rd166+16];
st.local.u64 [%rd347], %rd417;
ld.shared.u64 %rd420, [%rd166+24];
st.local.u64 [%rd347+8], %rd420;
mov.u64 %rd627, %rd164;
mov.u64 %rd649, %rd180;
bra.uni BB99_111;

BB99_109:
add.s64 %rd616, %rd616, 16;
add.s64 %rd178, %rd164, 16;
ld.shared.u64 %rd413, [%rd164+16];
st.local.u64 [%rd351], %rd413;
ld.shared.u64 %rd416, [%rd164+24];
st.local.u64 [%rd351+8], %rd416;
mov.u64 %rd627, %rd178;
mov.u64 %rd649, %rd166;

BB99_111:
mov.u64 %rd184, %rd649;
mov.u64 %rd637, %rd638;
mov.u64 %rd182, %rd627;
mov.u64 %rd615, %rd616;
mov.pred %p101, -1;
setp.ge.u64	%p73, %rd615, %rd128;
@%p73 bra BB99_120;

mov.pred %p101, 0;
setp.ge.u64	%p75, %rd637, %rd125;
@%p75 bra BB99_120;

ld.local.u64 %rd185, [%rd351];
or.b64 %rd423, %rd185, %rd256;
and.b64 %rd424, %rd423, -4294967296;
setp.eq.s64	%p76, %rd424, 0;
@%p76 bra BB99_115;

div.s64 %rd602, %rd185, %rd256;
bra.uni BB99_116;

BB99_115:
cvt.u32.u64	%r120, %rd256;
cvt.u32.u64	%r121, %rd185;
div.u32 %r122, %r121, %r120;
cvt.u64.u32	%rd602, %r122;

BB99_116:
ld.local.u64 %rd189, [%rd347];
or.b64 %rd427, %rd189, %rd256;
and.b64 %rd428, %rd427, -4294967296;
setp.eq.s64	%p77, %rd428, 0;
@%p77 bra BB99_118;

div.s64 %rd603, %rd189, %rd256;
bra.uni BB99_119;

BB99_118:
cvt.u32.u64	%r123, %rd256;
cvt.u32.u64	%r124, %rd189;
div.u32 %r125, %r124, %r123;
cvt.u64.u32	%rd603, %r125;

BB99_119:
setp.ge.s64	%p101, %rd602, %rd603;

BB99_120:
selp.b64	%rd433, %rd347, %rd351, %p101;
ld.local.u64 %rd193, [%rd433];
ld.local.u64 %rd194, [%rd433+8];
@%p101 bra BB99_122;
bra.uni BB99_121;

BB99_122:
add.s64 %rd637, %rd637, 16;
add.s64 %rd198, %rd184, 16;
ld.shared.u64 %rd438, [%rd184+16];
st.local.u64 [%rd347], %rd438;
ld.shared.u64 %rd441, [%rd184+24];
st.local.u64 [%rd347+8], %rd441;
mov.u64 %rd626, %rd182;
mov.u64 %rd648, %rd198;
bra.uni BB99_123;

BB99_121:
add.s64 %rd615, %rd615, 16;
add.s64 %rd196, %rd182, 16;
ld.shared.u64 %rd434, [%rd182+16];
st.local.u64 [%rd351], %rd434;
ld.shared.u64 %rd437, [%rd182+24];
st.local.u64 [%rd351+8], %rd437;
mov.u64 %rd626, %rd196;
mov.u64 %rd648, %rd184;

BB99_123:
mov.u64 %rd202, %rd648;
mov.u64 %rd636, %rd637;
mov.u64 %rd200, %rd626;
mov.u64 %rd614, %rd615;
mov.pred %p102, -1;
setp.ge.u64	%p79, %rd614, %rd128;
@%p79 bra BB99_132;

mov.pred %p102, 0;
setp.ge.u64	%p81, %rd636, %rd125;
@%p81 bra BB99_132;

ld.local.u64 %rd203, [%rd351];
or.b64 %rd444, %rd203, %rd256;
and.b64 %rd445, %rd444, -4294967296;
setp.eq.s64	%p82, %rd445, 0;
@%p82 bra BB99_127;

div.s64 %rd604, %rd203, %rd256;
bra.uni BB99_128;

BB99_127:
cvt.u32.u64	%r126, %rd256;
cvt.u32.u64	%r127, %rd203;
div.u32 %r128, %r127, %r126;
cvt.u64.u32	%rd604, %r128;

BB99_128:
ld.local.u64 %rd207, [%rd347];
or.b64 %rd448, %rd207, %rd256;
and.b64 %rd449, %rd448, -4294967296;
setp.eq.s64	%p83, %rd449, 0;
@%p83 bra BB99_130;

div.s64 %rd605, %rd207, %rd256;
bra.uni BB99_131;

BB99_130:
cvt.u32.u64	%r129, %rd256;
cvt.u32.u64	%r130, %rd207;
div.u32 %r131, %r130, %r129;
cvt.u64.u32	%rd605, %r131;

BB99_131:
setp.ge.s64	%p102, %rd604, %rd605;

BB99_132:
selp.b64	%rd454, %rd347, %rd351, %p102;
ld.local.u64 %rd211, [%rd454];
ld.local.u64 %rd212, [%rd454+8];
@%p102 bra BB99_134;
bra.uni BB99_133;

BB99_134:
add.s64 %rd636, %rd636, 16;
add.s64 %rd216, %rd202, 16;
ld.shared.u64 %rd459, [%rd202+16];
st.local.u64 [%rd347], %rd459;
ld.shared.u64 %rd462, [%rd202+24];
st.local.u64 [%rd347+8], %rd462;
mov.u64 %rd625, %rd200;
mov.u64 %rd647, %rd216;
bra.uni BB99_135;

BB99_133:
add.s64 %rd614, %rd614, 16;
add.s64 %rd214, %rd200, 16;
ld.shared.u64 %rd455, [%rd200+16];
st.local.u64 [%rd351], %rd455;
ld.shared.u64 %rd458, [%rd200+24];
st.local.u64 [%rd351+8], %rd458;
mov.u64 %rd625, %rd214;
mov.u64 %rd647, %rd202;

BB99_135:
mov.u64 %rd220, %rd647;
mov.u64 %rd635, %rd636;
mov.u64 %rd218, %rd625;
mov.u64 %rd613, %rd614;
mov.pred %p103, -1;
setp.ge.u64	%p85, %rd613, %rd128;
@%p85 bra BB99_144;

mov.pred %p103, 0;
setp.ge.u64	%p87, %rd635, %rd125;
@%p87 bra BB99_144;

ld.local.u64 %rd221, [%rd351];
or.b64 %rd465, %rd221, %rd256;
and.b64 %rd466, %rd465, -4294967296;
setp.eq.s64	%p88, %rd466, 0;
@%p88 bra BB99_139;

div.s64 %rd606, %rd221, %rd256;
bra.uni BB99_140;

BB99_139:
cvt.u32.u64	%r132, %rd256;
cvt.u32.u64	%r133, %rd221;
div.u32 %r134, %r133, %r132;
cvt.u64.u32	%rd606, %r134;

BB99_140:
ld.local.u64 %rd225, [%rd347];
or.b64 %rd469, %rd225, %rd256;
and.b64 %rd470, %rd469, -4294967296;
setp.eq.s64	%p89, %rd470, 0;
@%p89 bra BB99_142;

div.s64 %rd607, %rd225, %rd256;
bra.uni BB99_143;

BB99_142:
cvt.u32.u64	%r135, %rd256;
cvt.u32.u64	%r136, %rd225;
div.u32 %r137, %r136, %r135;
cvt.u64.u32	%rd607, %r137;

BB99_143:
setp.ge.s64	%p103, %rd606, %rd607;

BB99_144:
selp.b64	%rd475, %rd347, %rd351, %p103;
ld.local.u64 %rd229, [%rd475];
ld.local.u64 %rd230, [%rd475+8];
@%p103 bra BB99_146;
bra.uni BB99_145;

BB99_146:
add.s64 %rd635, %rd635, 16;
add.s64 %rd234, %rd220, 16;
ld.shared.u64 %rd480, [%rd220+16];
st.local.u64 [%rd347], %rd480;
ld.shared.u64 %rd483, [%rd220+24];
st.local.u64 [%rd347+8], %rd483;
mov.u64 %rd624, %rd218;
mov.u64 %rd646, %rd234;
bra.uni BB99_147;

BB99_145:
add.s64 %rd613, %rd613, 16;
add.s64 %rd232, %rd218, 16;
ld.shared.u64 %rd476, [%rd218+16];
st.local.u64 [%rd351], %rd476;
ld.shared.u64 %rd479, [%rd218+24];
st.local.u64 [%rd351+8], %rd479;
mov.u64 %rd624, %rd232;
mov.u64 %rd646, %rd220;

BB99_147:
mov.pred %p104, -1;
setp.ge.u64	%p91, %rd613, %rd128;
@%p91 bra BB99_156;

mov.pred %p104, 0;
setp.ge.u64	%p93, %rd635, %rd125;
@%p93 bra BB99_156;

ld.local.u64 %rd239, [%rd351];
or.b64 %rd486, %rd239, %rd256;
and.b64 %rd487, %rd486, -4294967296;
setp.eq.s64	%p94, %rd487, 0;
@%p94 bra BB99_151;

div.s64 %rd652, %rd239, %rd256;
bra.uni BB99_152;

BB99_151:
cvt.u32.u64	%r138, %rd256;
cvt.u32.u64	%r139, %rd239;
div.u32 %r140, %r139, %r138;
cvt.u64.u32	%rd652, %r140;

BB99_152:
ld.local.u64 %rd243, [%rd347];
or.b64 %rd490, %rd243, %rd256;
and.b64 %rd491, %rd490, -4294967296;
setp.eq.s64	%p95, %rd491, 0;
@%p95 bra BB99_154;

div.s64 %rd653, %rd243, %rd256;
bra.uni BB99_155;

BB99_154:
cvt.u32.u64	%r141, %rd256;
cvt.u32.u64	%r142, %rd243;
div.u32 %r143, %r142, %r141;
cvt.u64.u32	%rd653, %r143;

BB99_155:
setp.ge.s64	%p104, %rd652, %rd653;

BB99_156:
selp.b64	%rd496, %rd347, %rd351, %p104;
ld.local.u64 %rd247, [%rd496];
ld.local.u64 %rd248, [%rd496+8];
@%p104 bra BB99_158;
bra.uni BB99_157;

BB99_158:
ld.shared.u64 %rd501, [%rd646+16];
st.local.u64 [%rd347], %rd501;
ld.shared.u64 %rd504, [%rd646+24];
st.local.u64 [%rd347+8], %rd504;
bra.uni BB99_159;

BB99_157:
ld.shared.u64 %rd497, [%rd624+16];
st.local.u64 [%rd351], %rd497;
ld.shared.u64 %rd500, [%rd624+24];
st.local.u64 [%rd351+8], %rd500;

BB99_159:
cvta.to.global.u64 %rd249, %rd254;
cvta.to.global.u64 %rd250, %rd255;
bar.sync 0;
mul.wide.u32 %rd505, %r90, 16;
add.s64 %rd507, %rd323, %rd505;
st.shared.u64 [%rd507], %rd137;
st.shared.u64 [%rd507+8], %rd138;
st.shared.u64 [%rd507+16], %rd157;
st.shared.u64 [%rd507+24], %rd158;
st.shared.u64 [%rd507+32], %rd175;
st.shared.u64 [%rd507+40], %rd176;
st.shared.u64 [%rd507+48], %rd193;
st.shared.u64 [%rd507+56], %rd194;
st.shared.u64 [%rd507+64], %rd211;
st.shared.u64 [%rd507+72], %rd212;
st.shared.u64 [%rd507+80], %rd229;
st.shared.u64 [%rd507+88], %rd230;
st.shared.u64 [%rd507+96], %rd247;
st.shared.u64 [%rd507+104], %rd248;
bar.sync 0;
mul.lo.s32 %r146, %r34, 1792;
cvt.u64.u32	%rd251, %r146;
setp.ge.u32	%p96, %r151, %r18;
@%p96 bra BB99_161;

BB99_160:
cvt.u64.u32	%rd508, %r151;
add.s64 %rd509, %rd508, %rd251;
shl.b64 %rd510, %rd509, 3;
add.s64 %rd511, %rd249, %rd510;
add.s64 %rd512, %rd250, %rd510;
mul.wide.u32 %rd513, %r151, 16;
add.s64 %rd515, %rd323, %rd513;
ld.shared.u64 %rd516, [%rd515];
ld.shared.u64 %rd517, [%rd515+8];
st.global.u64 [%rd511], %rd516;
st.global.u64 [%rd512], %rd517;
add.s32 %r151, %r151, 256;
setp.lt.u32	%p97, %r151, %r18;
@%p97 bra BB99_160;

BB99_161:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI9SliceCompEEEEPSR_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI9SliceCompEEEEPSR_EEEEvT__param_0[72]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot100[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<110>;
.reg .b16 %rs<3>;
.reg .b32 %r<141>;
.reg .b64 %rd<755>;


mov.u64 %rd754, __local_depot100;
cvta.local.u64 %SP, %rd754;
ld.param.u64 %rd292, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI9SliceCompEEEEPSR_EEEEvT__param_0+56];
ld.param.u64 %rd291, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI9SliceCompEEEEPSR_EEEEvT__param_0+48];
ld.param.u64 %rd290, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI9SliceCompEEEEPSR_EEEEvT__param_0+40];
ld.param.u64 %rd285, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI9SliceCompEEEEPSR_EEEEvT__param_0];
ld.param.u64 %rd288, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI9SliceCompEEEEPSR_EEEEvT__param_0+24];
ld.param.u64 %rd293, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI9SliceCompEEEEPSR_EEEEvT__param_0+64];
ld.param.u64 %rd289, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI9SliceCompEEEEPSR_EEEEvT__param_0+32];
ld.param.u64 %rd287, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI9SliceCompEEEEPSR_EEEEvT__param_0+16];
ld.param.u64 %rd286, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_6detail15normal_iteratorINS_7pointerIlNSH_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESO_EEEENSI_INSJ_INSB_IllSE_SE_SE_SE_SE_SE_SE_SE_EESN_SO_SO_EEEENSH_13compare_firstI9SliceCompEEEEPSR_EEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd286;
cvta.to.global.u64 %rd2, %rd287;
cvta.to.global.u64 %rd294, %rd289;
cvta.to.global.u64 %rd3, %rd293;
mov.u32 %r17, %ctaid.x;
cvt.u32.u64	%r1, %rd288;
cvt.u32.u64	%r18, %rd285;
mul.wide.u32 %rd295, %r17, 8;
add.s64 %rd296, %rd294, %rd295;
ld.global.u32 %r2, [%rd296];
ld.global.u32 %r19, [%rd296+8];
neg.s32 %r20, %r18;
and.b32 %r3, %r17, %r20;
shr.s32 %r4, %r18, 1;
mul.lo.s32 %r5, %r3, 1792;
add.s32 %r21, %r19, %r5;
min.s32 %r140, %r21, %r1;
add.s32 %r22, %r17, %r4;
mul.lo.s32 %r23, %r22, 1792;
sub.s32 %r24, %r23, %r2;
min.s32 %r7, %r24, %r1;
add.s32 %r25, %r23, 1792;
sub.s32 %r26, %r25, %r19;
min.s32 %r139, %r26, %r1;
add.s32 %r27, %r18, -1;
and.b32 %r28, %r17, %r27;
setp.ne.s32	%p15, %r27, %r28;
@%p15 bra BB100_2;

add.s32 %r29, %r3, %r4;
mul.lo.s32 %r30, %r29, 1792;
min.s32 %r140, %r30, %r1;
mad.lo.s32 %r31, %r4, 2, %r3;
mul.lo.s32 %r32, %r31, 1792;
min.s32 %r139, %r32, %r1;

BB100_2:
add.s32 %r33, %r5, %r2;
cvt.s64.s32	%rd297, %r139;
cvt.s64.s32	%rd4, %r7;
sub.s64 %rd5, %rd297, %rd4;
cvt.s64.s32	%rd298, %r140;
cvt.s64.s32	%rd299, %r33;
sub.s64 %rd6, %rd298, %rd299;
setp.gt.s64	%p16, %rd6, 1791;
mov.u32 %r13, %tid.x;
cvt.u64.u32	%rd753, %r13;
add.s64 %rd300, %rd753, %rd299;
shl.b64 %rd301, %rd300, 3;
add.s64 %rd8, %rd1, %rd301;
add.s64 %rd9, %rd2, %rd301;
@%p16 bra BB100_17;
bra.uni BB100_3;

BB100_17:
ld.global.u64 %rd635, [%rd8];
ld.global.u64 %rd616, [%rd9];
ld.global.u64 %rd636, [%rd8+2048];
ld.global.u64 %rd615, [%rd9+2048];
ld.global.u64 %rd637, [%rd8+4096];
ld.global.u64 %rd614, [%rd9+4096];
ld.global.u64 %rd638, [%rd8+6144];
ld.global.u64 %rd613, [%rd9+6144];
ld.global.u64 %rd639, [%rd8+8192];
ld.global.u64 %rd612, [%rd9+8192];
ld.global.u64 %rd640, [%rd8+10240];
ld.global.u64 %rd611, [%rd9+10240];
ld.global.u64 %rd641, [%rd8+12288];
ld.global.u64 %rd610, [%rd9+12288];
bra.uni BB100_18;

BB100_3:
mov.u64 %rd303, 0;
mov.u64 %rd616, %rd303;
setp.ge.s64	%p17, %rd753, %rd6;
mov.u64 %rd647, %rd303;
@%p17 bra BB100_5;

ld.global.u64 %rd10, [%rd8];
ld.global.u64 %rd616, [%rd9];
mov.u64 %rd647, %rd10;

BB100_5:
mov.u64 %rd623, %rd647;
mov.u64 %rd635, %rd623;
cvt.u32.u64	%r34, %rd753;
add.s32 %r35, %r34, 256;
cvt.u64.u32	%rd306, %r35;
mov.u64 %rd615, %rd303;
setp.ge.s64	%p18, %rd306, %rd6;
mov.u64 %rd646, %rd303;
@%p18 bra BB100_7;

ld.global.u64 %rd646, [%rd8+2048];
ld.global.u64 %rd615, [%rd9+2048];

BB100_7:
mov.u64 %rd636, %rd646;
add.s32 %r36, %r13, 512;
cvt.u64.u32	%rd309, %r36;
mov.u64 %rd614, %rd303;
setp.ge.s64	%p19, %rd309, %rd6;
mov.u64 %rd645, %rd303;
@%p19 bra BB100_9;

ld.global.u64 %rd645, [%rd8+4096];
ld.global.u64 %rd614, [%rd9+4096];

BB100_9:
mov.u64 %rd637, %rd645;
add.s32 %r37, %r13, 768;
cvt.u64.u32	%rd312, %r37;
mov.u64 %rd613, %rd303;
setp.ge.s64	%p20, %rd312, %rd6;
mov.u64 %rd644, %rd303;
@%p20 bra BB100_11;

ld.global.u64 %rd644, [%rd8+6144];
ld.global.u64 %rd613, [%rd9+6144];

BB100_11:
mov.u64 %rd638, %rd644;
add.s32 %r38, %r13, 1024;
cvt.u64.u32	%rd315, %r38;
mov.u64 %rd612, %rd303;
setp.ge.s64	%p21, %rd315, %rd6;
mov.u64 %rd643, %rd303;
@%p21 bra BB100_13;

ld.global.u64 %rd643, [%rd8+8192];
ld.global.u64 %rd612, [%rd9+8192];

BB100_13:
mov.u64 %rd639, %rd643;
add.s32 %r39, %r13, 1280;
cvt.u64.u32	%rd318, %r39;
mov.u64 %rd611, %rd303;
setp.ge.s64	%p22, %rd318, %rd6;
mov.u64 %rd642, %rd303;
@%p22 bra BB100_15;

ld.global.u64 %rd642, [%rd8+10240];
ld.global.u64 %rd611, [%rd9+10240];

BB100_15:
mov.u64 %rd640, %rd642;
add.s32 %r40, %r13, 1536;
cvt.u64.u32	%rd321, %r40;
mov.u64 %rd610, %rd303;
setp.ge.s64	%p23, %rd321, %rd6;
mov.u64 %rd641, %rd303;
@%p23 bra BB100_18;

ld.global.u64 %rd641, [%rd8+12288];
ld.global.u64 %rd610, [%rd9+12288];

BB100_18:
@%p16 bra BB100_33;
bra.uni BB100_19;

BB100_33:
cvt.u64.u32	%rd371, %r13;
cvt.u64.u32	%rd372, %r17;
mul.lo.s64 %rd373, %rd372, %rd292;
add.s64 %rd374, %rd371, %rd373;
shl.b64 %rd375, %rd374, 4;
add.s64 %rd376, %rd3, %rd375;
st.global.u64 [%rd376], %rd635;
st.global.u64 [%rd376+8], %rd616;
st.global.u64 [%rd376+4096], %rd636;
st.global.u64 [%rd376+4104], %rd615;
st.global.u64 [%rd376+8192], %rd637;
st.global.u64 [%rd376+8200], %rd614;
st.global.u64 [%rd376+12288], %rd638;
st.global.u64 [%rd376+12296], %rd613;
st.global.u64 [%rd376+16384], %rd639;
st.global.u64 [%rd376+16392], %rd612;
st.global.u64 [%rd376+20480], %rd640;
st.global.u64 [%rd376+20488], %rd611;
st.global.u64 [%rd376+24576], %rd641;
st.global.u64 [%rd376+24584], %rd610;
bra.uni BB100_34;

BB100_19:
setp.ge.s64	%p25, %rd753, %rd6;
@%p25 bra BB100_21;

cvt.u64.u32	%rd324, %r17;
mul.lo.s64 %rd325, %rd324, %rd292;
add.s64 %rd326, %rd753, %rd325;
shl.b64 %rd327, %rd326, 4;
add.s64 %rd328, %rd3, %rd327;
st.global.u64 [%rd328], %rd635;
st.global.u64 [%rd328+8], %rd616;

BB100_21:
add.s32 %r45, %r13, 256;
cvt.u64.u32	%rd329, %r45;
setp.ge.s64	%p26, %rd329, %rd6;
@%p26 bra BB100_23;

cvt.u64.u32	%rd331, %r17;
mul.lo.s64 %rd332, %rd331, %rd292;
add.s64 %rd333, %rd753, %rd332;
shl.b64 %rd334, %rd333, 4;
add.s64 %rd335, %rd3, %rd334;
st.global.u64 [%rd335+4096], %rd636;
st.global.u64 [%rd335+4104], %rd615;

BB100_23:
add.s32 %r49, %r13, 512;
cvt.u64.u32	%rd336, %r49;
setp.ge.s64	%p27, %rd336, %rd6;
@%p27 bra BB100_25;

cvt.u64.u32	%rd338, %r17;
mul.lo.s64 %rd339, %rd338, %rd292;
add.s64 %rd340, %rd753, %rd339;
shl.b64 %rd341, %rd340, 4;
add.s64 %rd342, %rd3, %rd341;
st.global.u64 [%rd342+8192], %rd637;
st.global.u64 [%rd342+8200], %rd614;

BB100_25:
add.s32 %r53, %r13, 768;
cvt.u64.u32	%rd343, %r53;
setp.ge.s64	%p28, %rd343, %rd6;
@%p28 bra BB100_27;

cvt.u64.u32	%rd345, %r17;
mul.lo.s64 %rd346, %rd345, %rd292;
add.s64 %rd347, %rd753, %rd346;
shl.b64 %rd348, %rd347, 4;
add.s64 %rd349, %rd3, %rd348;
st.global.u64 [%rd349+12288], %rd638;
st.global.u64 [%rd349+12296], %rd613;

BB100_27:
add.s32 %r57, %r13, 1024;
cvt.u64.u32	%rd350, %r57;
setp.ge.s64	%p29, %rd350, %rd6;
@%p29 bra BB100_29;

cvt.u64.u32	%rd352, %r17;
mul.lo.s64 %rd353, %rd352, %rd292;
add.s64 %rd354, %rd753, %rd353;
shl.b64 %rd355, %rd354, 4;
add.s64 %rd356, %rd3, %rd355;
st.global.u64 [%rd356+16384], %rd639;
st.global.u64 [%rd356+16392], %rd612;

BB100_29:
add.s32 %r61, %r13, 1280;
cvt.u64.u32	%rd357, %r61;
setp.ge.s64	%p30, %rd357, %rd6;
@%p30 bra BB100_31;

cvt.u64.u32	%rd359, %r17;
mul.lo.s64 %rd360, %rd359, %rd292;
add.s64 %rd361, %rd753, %rd360;
shl.b64 %rd362, %rd361, 4;
add.s64 %rd363, %rd3, %rd362;
st.global.u64 [%rd363+20480], %rd640;
st.global.u64 [%rd363+20488], %rd611;

BB100_31:
add.s32 %r65, %r13, 1536;
cvt.u64.u32	%rd364, %r65;
setp.ge.s64	%p31, %rd364, %rd6;
@%p31 bra BB100_34;

cvt.u64.u32	%rd366, %r17;
mul.lo.s64 %rd367, %rd366, %rd292;
add.s64 %rd368, %rd753, %rd367;
shl.b64 %rd369, %rd368, 4;
add.s64 %rd370, %rd3, %rd369;
st.global.u64 [%rd370+24576], %rd641;
st.global.u64 [%rd370+24584], %rd610;

BB100_34:
cvt.u64.u32	%rd377, %r17;
mul.lo.s64 %rd65, %rd377, %rd292;
add.s64 %rd66, %rd6, %rd65;
add.s64 %rd378, %rd753, %rd4;
shl.b64 %rd379, %rd378, 3;
add.s64 %rd68, %rd1, %rd379;
add.s64 %rd69, %rd2, %rd379;
setp.gt.s64	%p32, %rd5, 1791;
@%p32 bra BB100_49;
bra.uni BB100_35;

BB100_49:
ld.global.u64 %rd673, [%rd68];
ld.global.u64 %rd654, [%rd69];
ld.global.u64 %rd674, [%rd68+2048];
ld.global.u64 %rd653, [%rd69+2048];
ld.global.u64 %rd675, [%rd68+4096];
ld.global.u64 %rd652, [%rd69+4096];
ld.global.u64 %rd676, [%rd68+6144];
ld.global.u64 %rd651, [%rd69+6144];
ld.global.u64 %rd677, [%rd68+8192];
ld.global.u64 %rd650, [%rd69+8192];
ld.global.u64 %rd678, [%rd68+10240];
ld.global.u64 %rd649, [%rd69+10240];
ld.global.u64 %rd679, [%rd68+12288];
ld.global.u64 %rd648, [%rd69+12288];
bra.uni BB100_50;

BB100_35:
mov.u64 %rd381, 0;
mov.u64 %rd654, %rd381;
setp.ge.s64	%p33, %rd753, %rd5;
mov.u64 %rd685, %rd381;
@%p33 bra BB100_37;

ld.global.u64 %rd70, [%rd68];
ld.global.u64 %rd654, [%rd69];
mov.u64 %rd685, %rd70;

BB100_37:
mov.u64 %rd661, %rd685;
mov.u64 %rd673, %rd661;
cvt.u32.u64	%r71, %rd753;
add.s32 %r72, %r71, 256;
cvt.u64.u32	%rd384, %r72;
mov.u64 %rd653, %rd381;
setp.ge.s64	%p34, %rd384, %rd5;
mov.u64 %rd684, %rd381;
@%p34 bra BB100_39;

ld.global.u64 %rd684, [%rd68+2048];
ld.global.u64 %rd653, [%rd69+2048];

BB100_39:
mov.u64 %rd674, %rd684;
add.s32 %r73, %r13, 512;
cvt.u64.u32	%rd387, %r73;
mov.u64 %rd652, %rd381;
setp.ge.s64	%p35, %rd387, %rd5;
mov.u64 %rd683, %rd381;
@%p35 bra BB100_41;

ld.global.u64 %rd683, [%rd68+4096];
ld.global.u64 %rd652, [%rd69+4096];

BB100_41:
mov.u64 %rd675, %rd683;
add.s32 %r74, %r13, 768;
cvt.u64.u32	%rd390, %r74;
mov.u64 %rd651, %rd381;
setp.ge.s64	%p36, %rd390, %rd5;
mov.u64 %rd682, %rd381;
@%p36 bra BB100_43;

ld.global.u64 %rd682, [%rd68+6144];
ld.global.u64 %rd651, [%rd69+6144];

BB100_43:
mov.u64 %rd676, %rd682;
add.s32 %r75, %r13, 1024;
cvt.u64.u32	%rd393, %r75;
mov.u64 %rd650, %rd381;
setp.ge.s64	%p37, %rd393, %rd5;
mov.u64 %rd681, %rd381;
@%p37 bra BB100_45;

ld.global.u64 %rd681, [%rd68+8192];
ld.global.u64 %rd650, [%rd69+8192];

BB100_45:
mov.u64 %rd677, %rd681;
add.s32 %r76, %r13, 1280;
cvt.u64.u32	%rd396, %r76;
mov.u64 %rd649, %rd381;
setp.ge.s64	%p38, %rd396, %rd5;
mov.u64 %rd680, %rd381;
@%p38 bra BB100_47;

ld.global.u64 %rd680, [%rd68+10240];
ld.global.u64 %rd649, [%rd69+10240];

BB100_47:
mov.u64 %rd678, %rd680;
add.s32 %r77, %r13, 1536;
cvt.u64.u32	%rd399, %r77;
mov.u64 %rd648, %rd381;
setp.ge.s64	%p39, %rd399, %rd5;
mov.u64 %rd679, %rd381;
@%p39 bra BB100_50;

ld.global.u64 %rd679, [%rd68+12288];
ld.global.u64 %rd648, [%rd69+12288];

BB100_50:
add.s64 %rd400, %rd753, %rd66;
shl.b64 %rd401, %rd400, 4;
add.s64 %rd125, %rd3, %rd401;
@%p32 bra BB100_64;
bra.uni BB100_51;

BB100_64:
st.global.u64 [%rd125], %rd673;
st.global.u64 [%rd125+8], %rd654;
st.global.u64 [%rd125+4096], %rd674;
st.global.u64 [%rd125+4104], %rd653;
st.global.u64 [%rd125+8192], %rd675;
st.global.u64 [%rd125+8200], %rd652;
st.global.u64 [%rd125+12288], %rd676;
st.global.u64 [%rd125+12296], %rd651;
st.global.u64 [%rd125+16384], %rd677;
st.global.u64 [%rd125+16392], %rd650;
st.global.u64 [%rd125+20480], %rd678;
st.global.u64 [%rd125+20488], %rd649;
bra.uni BB100_65;

BB100_51:
setp.ge.s64	%p41, %rd753, %rd5;
@%p41 bra BB100_53;

st.global.u64 [%rd125], %rd673;
st.global.u64 [%rd125+8], %rd654;

BB100_53:
cvt.u32.u64	%r78, %rd753;
add.s32 %r79, %r78, 256;
cvt.u64.u32	%rd402, %r79;
setp.ge.s64	%p42, %rd402, %rd5;
@%p42 bra BB100_55;

st.global.u64 [%rd125+4096], %rd674;
st.global.u64 [%rd125+4104], %rd653;

BB100_55:
add.s32 %r80, %r13, 512;
cvt.u64.u32	%rd403, %r80;
setp.ge.s64	%p43, %rd403, %rd5;
@%p43 bra BB100_57;

st.global.u64 [%rd125+8192], %rd675;
st.global.u64 [%rd125+8200], %rd652;

BB100_57:
add.s32 %r81, %r13, 768;
cvt.u64.u32	%rd404, %r81;
setp.ge.s64	%p44, %rd404, %rd5;
@%p44 bra BB100_59;

st.global.u64 [%rd125+12288], %rd676;
st.global.u64 [%rd125+12296], %rd651;

BB100_59:
add.s32 %r82, %r13, 1024;
cvt.u64.u32	%rd405, %r82;
setp.ge.s64	%p45, %rd405, %rd5;
@%p45 bra BB100_61;

st.global.u64 [%rd125+16384], %rd677;
st.global.u64 [%rd125+16392], %rd650;

BB100_61:
add.s32 %r83, %r13, 1280;
cvt.u64.u32	%rd406, %r83;
setp.ge.s64	%p46, %rd406, %rd5;
@%p46 bra BB100_63;

st.global.u64 [%rd125+20480], %rd678;
st.global.u64 [%rd125+20488], %rd649;

BB100_63:
add.s32 %r84, %r13, 1536;
cvt.u64.u32	%rd407, %r84;
setp.ge.s64	%p47, %rd407, %rd5;
@%p47 bra BB100_66;

BB100_65:
st.global.u64 [%rd125+24576], %rd679;
st.global.u64 [%rd125+24584], %rd648;

BB100_66:
bar.sync 0;
mul.lo.s32 %r85, %r13, 7;
cvt.u64.u32	%rd127, %r85;
add.s64 %rd128, %rd6, %rd5;
min.s64 %rd129, %rd127, %rd128;
setp.lt.s64	%p48, %rd129, %rd5;
sub.s64 %rd408, %rd129, %rd5;
selp.b64	%rd689, 0, %rd408, %p48;
min.s64 %rd686, %rd6, %rd129;
setp.ge.s64	%p49, %rd689, %rd686;
@%p49 bra BB100_75;

add.s64 %rd409, %rd66, %rd129;
add.s64 %rd132, %rd409, -1;

BB100_68:
add.s64 %rd410, %rd686, %rd689;
shr.s64 %rd135, %rd410, 1;
sub.s64 %rd411, %rd132, %rd135;
shl.b64 %rd412, %rd411, 4;
add.s64 %rd413, %rd3, %rd412;
ld.global.u64 %rd136, [%rd413];
or.b64 %rd414, %rd136, %rd291;
and.b64 %rd415, %rd414, -4294967296;
setp.eq.s64	%p50, %rd415, 0;
@%p50 bra BB100_70;
bra.uni BB100_69;

BB100_70:
cvt.u32.u64	%r86, %rd291;
cvt.u32.u64	%r87, %rd136;
div.u32 %r88, %r87, %r86;
cvt.u64.u32	%rd687, %r88;
bra.uni BB100_71;

BB100_69:
div.s64 %rd687, %rd136, %rd291;

BB100_71:
add.s64 %rd416, %rd135, %rd65;
shl.b64 %rd417, %rd416, 4;
add.s64 %rd418, %rd3, %rd417;
ld.global.u64 %rd140, [%rd418];
or.b64 %rd419, %rd140, %rd291;
and.b64 %rd420, %rd419, -4294967296;
setp.eq.s64	%p51, %rd420, 0;
@%p51 bra BB100_73;
bra.uni BB100_72;

BB100_73:
cvt.u32.u64	%r89, %rd291;
cvt.u32.u64	%r90, %rd140;
div.u32 %r91, %r90, %r89;
cvt.u64.u32	%rd688, %r91;
bra.uni BB100_74;

BB100_72:
div.s64 %rd688, %rd140, %rd291;

BB100_74:
add.s64 %rd421, %rd135, 1;
setp.lt.s64	%p52, %rd687, %rd688;
selp.b64	%rd689, %rd689, %rd421, %p52;
selp.b64	%rd686, %rd135, %rd686, %p52;
setp.lt.s64	%p53, %rd689, %rd686;
@%p53 bra BB100_68;

BB100_75:
add.s64 %rd147, %rd689, %rd65;
shl.b64 %rd425, %rd147, 4;
add.s64 %rd148, %rd3, %rd425;
shl.b64 %rd426, %rd66, 4;
add.s64 %rd149, %rd3, %rd426;
add.s64 %rd427, %rd66, %rd129;
sub.s64 %rd150, %rd427, %rd689;
shl.b64 %rd428, %rd150, 4;
add.s64 %rd151, %rd3, %rd428;
add.s64 %rd429, %rd128, %rd65;
shl.b64 %rd430, %rd429, 4;
add.s64 %rd152, %rd3, %rd430;
add.u64 %rd431, %SP, 0;
cvta.to.local.u64 %rd153, %rd431;
mov.u64 %rd690, 0;
mov.pred %p54, 0;
@%p54 bra BB100_77;

BB100_76:
add.s64 %rd432, %rd153, %rd690;
mov.u16 %rs1, 0;
st.local.u8 [%rd432], %rs1;
add.s64 %rd690, %rd690, 1;
setp.lt.u64	%p55, %rd690, 16;
@%p55 bra BB100_76;

BB100_77:
ld.global.u64 %rd434, [%rd148];
ld.global.u64 %rd435, [%rd148+8];
st.local.u64 [%rd153+8], %rd435;
st.local.u64 [%rd153], %rd434;
add.u64 %rd438, %SP, 16;
cvta.to.local.u64 %rd156, %rd438;
mov.u64 %rd691, 0;
@%p54 bra BB100_79;

BB100_78:
add.s64 %rd439, %rd156, %rd691;
mov.u16 %rs2, 0;
st.local.u8 [%rd439], %rs2;
add.s64 %rd691, %rd691, 1;
setp.lt.u64	%p57, %rd691, 16;
@%p57 bra BB100_78;

BB100_79:
ld.global.u64 %rd440, [%rd151];
ld.global.u64 %rd441, [%rd151+8];
st.local.u64 [%rd156+8], %rd441;
st.local.u64 [%rd156], %rd440;
mov.pred %p103, -1;
setp.ge.u64	%p59, %rd151, %rd152;
@%p59 bra BB100_88;

mov.pred %p103, 0;
setp.ge.u64	%p61, %rd148, %rd149;
@%p61 bra BB100_88;

ld.local.u64 %rd159, [%rd156];
or.b64 %rd446, %rd159, %rd291;
and.b64 %rd447, %rd446, -4294967296;
setp.eq.s64	%p62, %rd447, 0;
@%p62 bra BB100_83;

div.s64 %rd692, %rd159, %rd291;
bra.uni BB100_84;

BB100_83:
cvt.u32.u64	%r93, %rd291;
cvt.u32.u64	%r94, %rd159;
div.u32 %r95, %r94, %r93;
cvt.u64.u32	%rd692, %r95;

BB100_84:
ld.local.u64 %rd163, [%rd153];
or.b64 %rd450, %rd163, %rd291;
and.b64 %rd451, %rd450, -4294967296;
setp.eq.s64	%p63, %rd451, 0;
@%p63 bra BB100_86;

div.s64 %rd693, %rd163, %rd291;
bra.uni BB100_87;

BB100_86:
cvt.u32.u64	%r96, %rd291;
cvt.u32.u64	%r97, %rd163;
div.u32 %r98, %r97, %r96;
cvt.u64.u32	%rd693, %r98;

BB100_87:
setp.ge.s64	%p103, %rd692, %rd693;

BB100_88:
selp.b64	%rd456, %rd153, %rd156, %p103;
ld.local.u64 %rd167, [%rd456];
ld.local.u64 %rd168, [%rd456+8];
@%p103 bra BB100_90;
bra.uni BB100_89;

BB100_90:
add.s64 %rd464, %rd425, %rd3;
add.s64 %rd171, %rd464, 16;
mov.u64 %rd748, %rd171;
ld.global.u64 %rd465, [%rd148+16];
st.local.u64 [%rd153], %rd465;
ld.global.u64 %rd468, [%rd148+24];
st.local.u64 [%rd153+8], %rd468;
mov.u64 %rd725, %rd151;
mov.u64 %rd726, %rd151;
mov.u64 %rd749, %rd171;
bra.uni BB100_91;

BB100_89:
add.s64 %rd458, %rd428, %rd3;
add.s64 %rd169, %rd458, 16;
mov.u64 %rd725, %rd169;
ld.global.u64 %rd459, [%rd151+16];
st.local.u64 [%rd156], %rd459;
ld.global.u64 %rd462, [%rd151+24];
st.local.u64 [%rd156+8], %rd462;
mov.u64 %rd726, %rd169;
mov.u64 %rd748, %rd148;
mov.u64 %rd749, %rd148;

BB100_91:
mov.u64 %rd176, %rd748;
mov.u64 %rd747, %rd749;
mov.u64 %rd174, %rd725;
mov.u64 %rd724, %rd726;
mov.pred %p104, -1;
setp.ge.u64	%p65, %rd724, %rd152;
@%p65 bra BB100_100;

mov.pred %p104, 0;
setp.ge.u64	%p67, %rd747, %rd149;
@%p67 bra BB100_100;

ld.local.u64 %rd177, [%rd156];
or.b64 %rd471, %rd177, %rd291;
and.b64 %rd472, %rd471, -4294967296;
setp.eq.s64	%p68, %rd472, 0;
@%p68 bra BB100_95;

div.s64 %rd694, %rd177, %rd291;
bra.uni BB100_96;

BB100_95:
cvt.u32.u64	%r99, %rd291;
cvt.u32.u64	%r100, %rd177;
div.u32 %r101, %r100, %r99;
cvt.u64.u32	%rd694, %r101;

BB100_96:
ld.local.u64 %rd181, [%rd153];
or.b64 %rd475, %rd181, %rd291;
and.b64 %rd476, %rd475, -4294967296;
setp.eq.s64	%p69, %rd476, 0;
@%p69 bra BB100_98;

div.s64 %rd695, %rd181, %rd291;
bra.uni BB100_99;

BB100_98:
cvt.u32.u64	%r102, %rd291;
cvt.u32.u64	%r103, %rd181;
div.u32 %r104, %r103, %r102;
cvt.u64.u32	%rd695, %r104;

BB100_99:
setp.ge.s64	%p104, %rd694, %rd695;

BB100_100:
selp.b64	%rd481, %rd153, %rd156, %p104;
ld.local.u64 %rd185, [%rd481];
ld.local.u64 %rd186, [%rd481+8];
@%p104 bra BB100_102;
bra.uni BB100_101;

BB100_102:
add.s64 %rd747, %rd747, 16;
add.s64 %rd190, %rd176, 16;
ld.global.u64 %rd486, [%rd176+16];
st.local.u64 [%rd153], %rd486;
ld.global.u64 %rd489, [%rd176+24];
st.local.u64 [%rd153+8], %rd489;
mov.u64 %rd723, %rd174;
mov.u64 %rd746, %rd190;
bra.uni BB100_103;

BB100_101:
add.s64 %rd724, %rd724, 16;
add.s64 %rd188, %rd174, 16;
ld.global.u64 %rd482, [%rd174+16];
st.local.u64 [%rd156], %rd482;
ld.global.u64 %rd485, [%rd174+24];
st.local.u64 [%rd156+8], %rd485;
mov.u64 %rd723, %rd188;
mov.u64 %rd746, %rd176;

BB100_103:
mov.u64 %rd194, %rd746;
mov.u64 %rd745, %rd747;
mov.u64 %rd192, %rd723;
mov.u64 %rd722, %rd724;
mov.pred %p105, -1;
setp.ge.u64	%p71, %rd722, %rd152;
@%p71 bra BB100_112;

mov.pred %p105, 0;
setp.ge.u64	%p73, %rd745, %rd149;
@%p73 bra BB100_112;

ld.local.u64 %rd195, [%rd156];
or.b64 %rd492, %rd195, %rd291;
and.b64 %rd493, %rd492, -4294967296;
setp.eq.s64	%p74, %rd493, 0;
@%p74 bra BB100_107;

div.s64 %rd696, %rd195, %rd291;
bra.uni BB100_108;

BB100_107:
cvt.u32.u64	%r105, %rd291;
cvt.u32.u64	%r106, %rd195;
div.u32 %r107, %r106, %r105;
cvt.u64.u32	%rd696, %r107;

BB100_108:
ld.local.u64 %rd199, [%rd153];
or.b64 %rd496, %rd199, %rd291;
and.b64 %rd497, %rd496, -4294967296;
setp.eq.s64	%p75, %rd497, 0;
@%p75 bra BB100_110;

div.s64 %rd697, %rd199, %rd291;
bra.uni BB100_111;

BB100_110:
cvt.u32.u64	%r108, %rd291;
cvt.u32.u64	%r109, %rd199;
div.u32 %r110, %r109, %r108;
cvt.u64.u32	%rd697, %r110;

BB100_111:
setp.ge.s64	%p105, %rd696, %rd697;

BB100_112:
selp.b64	%rd502, %rd153, %rd156, %p105;
ld.local.u64 %rd203, [%rd502];
ld.local.u64 %rd204, [%rd502+8];
@%p105 bra BB100_114;
bra.uni BB100_113;

BB100_114:
add.s64 %rd745, %rd745, 16;
add.s64 %rd208, %rd194, 16;
ld.global.u64 %rd507, [%rd194+16];
st.local.u64 [%rd153], %rd507;
ld.global.u64 %rd510, [%rd194+24];
st.local.u64 [%rd153+8], %rd510;
mov.u64 %rd721, %rd192;
mov.u64 %rd744, %rd208;
bra.uni BB100_115;

BB100_113:
add.s64 %rd722, %rd722, 16;
add.s64 %rd206, %rd192, 16;
ld.global.u64 %rd503, [%rd192+16];
st.local.u64 [%rd156], %rd503;
ld.global.u64 %rd506, [%rd192+24];
st.local.u64 [%rd156+8], %rd506;
mov.u64 %rd721, %rd206;
mov.u64 %rd744, %rd194;

BB100_115:
mov.u64 %rd212, %rd744;
mov.u64 %rd743, %rd745;
mov.u64 %rd210, %rd721;
mov.u64 %rd720, %rd722;
mov.pred %p106, -1;
setp.ge.u64	%p77, %rd720, %rd152;
@%p77 bra BB100_124;

mov.pred %p106, 0;
setp.ge.u64	%p79, %rd743, %rd149;
@%p79 bra BB100_124;

ld.local.u64 %rd213, [%rd156];
or.b64 %rd513, %rd213, %rd291;
and.b64 %rd514, %rd513, -4294967296;
setp.eq.s64	%p80, %rd514, 0;
@%p80 bra BB100_119;

div.s64 %rd698, %rd213, %rd291;
bra.uni BB100_120;

BB100_119:
cvt.u32.u64	%r111, %rd291;
cvt.u32.u64	%r112, %rd213;
div.u32 %r113, %r112, %r111;
cvt.u64.u32	%rd698, %r113;

BB100_120:
ld.local.u64 %rd217, [%rd153];
or.b64 %rd517, %rd217, %rd291;
and.b64 %rd518, %rd517, -4294967296;
setp.eq.s64	%p81, %rd518, 0;
@%p81 bra BB100_122;

div.s64 %rd699, %rd217, %rd291;
bra.uni BB100_123;

BB100_122:
cvt.u32.u64	%r114, %rd291;
cvt.u32.u64	%r115, %rd217;
div.u32 %r116, %r115, %r114;
cvt.u64.u32	%rd699, %r116;

BB100_123:
setp.ge.s64	%p106, %rd698, %rd699;

BB100_124:
selp.b64	%rd523, %rd153, %rd156, %p106;
ld.local.u64 %rd221, [%rd523];
ld.local.u64 %rd222, [%rd523+8];
@%p106 bra BB100_126;
bra.uni BB100_125;

BB100_126:
add.s64 %rd743, %rd743, 16;
add.s64 %rd226, %rd212, 16;
ld.global.u64 %rd528, [%rd212+16];
st.local.u64 [%rd153], %rd528;
ld.global.u64 %rd531, [%rd212+24];
st.local.u64 [%rd153+8], %rd531;
mov.u64 %rd719, %rd210;
mov.u64 %rd742, %rd226;
bra.uni BB100_127;

BB100_125:
add.s64 %rd720, %rd720, 16;
add.s64 %rd224, %rd210, 16;
ld.global.u64 %rd524, [%rd210+16];
st.local.u64 [%rd156], %rd524;
ld.global.u64 %rd527, [%rd210+24];
st.local.u64 [%rd156+8], %rd527;
mov.u64 %rd719, %rd224;
mov.u64 %rd742, %rd212;

BB100_127:
mov.u64 %rd230, %rd742;
mov.u64 %rd741, %rd743;
mov.u64 %rd228, %rd719;
mov.u64 %rd718, %rd720;
mov.pred %p107, -1;
setp.ge.u64	%p83, %rd718, %rd152;
@%p83 bra BB100_136;

mov.pred %p107, 0;
setp.ge.u64	%p85, %rd741, %rd149;
@%p85 bra BB100_136;

ld.local.u64 %rd231, [%rd156];
or.b64 %rd534, %rd231, %rd291;
and.b64 %rd535, %rd534, -4294967296;
setp.eq.s64	%p86, %rd535, 0;
@%p86 bra BB100_131;

div.s64 %rd700, %rd231, %rd291;
bra.uni BB100_132;

BB100_131:
cvt.u32.u64	%r117, %rd291;
cvt.u32.u64	%r118, %rd231;
div.u32 %r119, %r118, %r117;
cvt.u64.u32	%rd700, %r119;

BB100_132:
ld.local.u64 %rd235, [%rd153];
or.b64 %rd538, %rd235, %rd291;
and.b64 %rd539, %rd538, -4294967296;
setp.eq.s64	%p87, %rd539, 0;
@%p87 bra BB100_134;

div.s64 %rd701, %rd235, %rd291;
bra.uni BB100_135;

BB100_134:
cvt.u32.u64	%r120, %rd291;
cvt.u32.u64	%r121, %rd235;
div.u32 %r122, %r121, %r120;
cvt.u64.u32	%rd701, %r122;

BB100_135:
setp.ge.s64	%p107, %rd700, %rd701;

BB100_136:
selp.b64	%rd544, %rd153, %rd156, %p107;
ld.local.u64 %rd239, [%rd544];
ld.local.u64 %rd240, [%rd544+8];
@%p107 bra BB100_138;
bra.uni BB100_137;

BB100_138:
add.s64 %rd741, %rd741, 16;
add.s64 %rd244, %rd230, 16;
ld.global.u64 %rd549, [%rd230+16];
st.local.u64 [%rd153], %rd549;
ld.global.u64 %rd552, [%rd230+24];
st.local.u64 [%rd153+8], %rd552;
mov.u64 %rd717, %rd228;
mov.u64 %rd740, %rd244;
bra.uni BB100_139;

BB100_137:
add.s64 %rd718, %rd718, 16;
add.s64 %rd242, %rd228, 16;
ld.global.u64 %rd545, [%rd228+16];
st.local.u64 [%rd156], %rd545;
ld.global.u64 %rd548, [%rd228+24];
st.local.u64 [%rd156+8], %rd548;
mov.u64 %rd717, %rd242;
mov.u64 %rd740, %rd230;

BB100_139:
mov.u64 %rd248, %rd740;
mov.u64 %rd739, %rd741;
mov.u64 %rd246, %rd717;
mov.u64 %rd716, %rd718;
mov.pred %p108, -1;
setp.ge.u64	%p89, %rd716, %rd152;
@%p89 bra BB100_148;

mov.pred %p108, 0;
setp.ge.u64	%p91, %rd739, %rd149;
@%p91 bra BB100_148;

ld.local.u64 %rd249, [%rd156];
or.b64 %rd555, %rd249, %rd291;
and.b64 %rd556, %rd555, -4294967296;
setp.eq.s64	%p92, %rd556, 0;
@%p92 bra BB100_143;

div.s64 %rd702, %rd249, %rd291;
bra.uni BB100_144;

BB100_143:
cvt.u32.u64	%r123, %rd291;
cvt.u32.u64	%r124, %rd249;
div.u32 %r125, %r124, %r123;
cvt.u64.u32	%rd702, %r125;

BB100_144:
ld.local.u64 %rd253, [%rd153];
or.b64 %rd559, %rd253, %rd291;
and.b64 %rd560, %rd559, -4294967296;
setp.eq.s64	%p93, %rd560, 0;
@%p93 bra BB100_146;

div.s64 %rd703, %rd253, %rd291;
bra.uni BB100_147;

BB100_146:
cvt.u32.u64	%r126, %rd291;
cvt.u32.u64	%r127, %rd253;
div.u32 %r128, %r127, %r126;
cvt.u64.u32	%rd703, %r128;

BB100_147:
setp.ge.s64	%p108, %rd702, %rd703;

BB100_148:
selp.b64	%rd565, %rd153, %rd156, %p108;
ld.local.u64 %rd257, [%rd565];
ld.local.u64 %rd258, [%rd565+8];
@%p108 bra BB100_150;
bra.uni BB100_149;

BB100_150:
add.s64 %rd739, %rd739, 16;
add.s64 %rd262, %rd248, 16;
ld.global.u64 %rd570, [%rd248+16];
st.local.u64 [%rd153], %rd570;
ld.global.u64 %rd573, [%rd248+24];
st.local.u64 [%rd153+8], %rd573;
mov.u64 %rd715, %rd246;
mov.u64 %rd738, %rd262;
bra.uni BB100_151;

BB100_149:
add.s64 %rd716, %rd716, 16;
add.s64 %rd260, %rd246, 16;
ld.global.u64 %rd566, [%rd246+16];
st.local.u64 [%rd156], %rd566;
ld.global.u64 %rd569, [%rd246+24];
st.local.u64 [%rd156+8], %rd569;
mov.u64 %rd715, %rd260;
mov.u64 %rd738, %rd248;

BB100_151:
mov.pred %p109, -1;
setp.ge.u64	%p95, %rd716, %rd152;
@%p95 bra BB100_160;

mov.pred %p109, 0;
setp.ge.u64	%p97, %rd739, %rd149;
@%p97 bra BB100_160;

ld.local.u64 %rd267, [%rd156];
or.b64 %rd576, %rd267, %rd291;
and.b64 %rd577, %rd576, -4294967296;
setp.eq.s64	%p98, %rd577, 0;
@%p98 bra BB100_155;

div.s64 %rd750, %rd267, %rd291;
bra.uni BB100_156;

BB100_155:
cvt.u32.u64	%r129, %rd291;
cvt.u32.u64	%r130, %rd267;
div.u32 %r131, %r130, %r129;
cvt.u64.u32	%rd750, %r131;

BB100_156:
ld.local.u64 %rd271, [%rd153];
or.b64 %rd580, %rd271, %rd291;
and.b64 %rd581, %rd580, -4294967296;
setp.eq.s64	%p99, %rd581, 0;
@%p99 bra BB100_158;

div.s64 %rd751, %rd271, %rd291;
bra.uni BB100_159;

BB100_158:
cvt.u32.u64	%r132, %rd291;
cvt.u32.u64	%r133, %rd271;
div.u32 %r134, %r133, %r132;
cvt.u64.u32	%rd751, %r134;

BB100_159:
setp.ge.s64	%p109, %rd750, %rd751;

BB100_160:
selp.b64	%rd586, %rd153, %rd156, %p109;
ld.local.u64 %rd275, [%rd586];
ld.local.u64 %rd276, [%rd586+8];
@%p109 bra BB100_162;
bra.uni BB100_161;

BB100_162:
ld.global.u64 %rd591, [%rd738+16];
st.local.u64 [%rd153], %rd591;
ld.global.u64 %rd594, [%rd738+24];
st.local.u64 [%rd153+8], %rd594;
bra.uni BB100_163;

BB100_161:
ld.global.u64 %rd587, [%rd715+16];
st.local.u64 [%rd156], %rd587;
ld.global.u64 %rd590, [%rd715+24];
st.local.u64 [%rd156+8], %rd590;

BB100_163:
bar.sync 0;
add.s64 %rd597, %rd127, %rd65;
shl.b64 %rd598, %rd597, 4;
add.s64 %rd599, %rd3, %rd598;
st.global.u64 [%rd599], %rd167;
st.global.u64 [%rd599+8], %rd168;
st.global.u64 [%rd599+16], %rd185;
st.global.u64 [%rd599+24], %rd186;
st.global.u64 [%rd599+32], %rd203;
st.global.u64 [%rd599+40], %rd204;
st.global.u64 [%rd599+48], %rd221;
st.global.u64 [%rd599+56], %rd222;
st.global.u64 [%rd599+64], %rd239;
st.global.u64 [%rd599+72], %rd240;
st.global.u64 [%rd599+80], %rd257;
st.global.u64 [%rd599+88], %rd258;
st.global.u64 [%rd599+96], %rd275;
st.global.u64 [%rd599+104], %rd276;
bar.sync 0;
setp.ge.s64	%p100, %rd753, %rd128;
@%p100 bra BB100_166;

mov.u32 %r138, %ctaid.x;
mov.u32 %r137, %tid.x;
cvta.to.global.u64 %rd600, %rd290;
mul.wide.u32 %rd752, %r137, 16;
mul.wide.u32 %rd602, %r138, 1792;
shl.b64 %rd603, %rd602, 4;
add.s64 %rd279, %rd600, %rd603;
mul.lo.s64 %rd604, %rd292, %rd377;
shl.b64 %rd605, %rd604, 4;
add.s64 %rd280, %rd3, %rd605;

BB100_165:
add.s64 %rd606, %rd280, %rd752;
ld.global.u64 %rd607, [%rd606];
add.s64 %rd608, %rd279, %rd752;
st.global.u64 [%rd608], %rd607;
ld.global.u64 %rd609, [%rd606+8];
st.global.u64 [%rd608+8], %rd609;
add.s64 %rd752, %rd752, 4096;
add.s64 %rd753, %rd753, 256;
setp.lt.s64	%p101, %rd753, %rd128;
@%p101 bra BB100_165;

BB100_166:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIlNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI9SliceCompEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIlNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI9SliceCompEEEEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot101[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<105>;
.reg .b32 %r<128>;
.reg .b64 %rd<710>;


mov.u64 %rd709, __local_depot101;
cvta.local.u64 %SP, %rd709;
ld.param.u64 %rd283, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIlNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI9SliceCompEEEEEEvT__param_0+48];
ld.param.u64 %rd282, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIlNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI9SliceCompEEEEEEvT__param_0+40];
ld.param.u64 %rd277, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIlNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI9SliceCompEEEEEEvT__param_0];
ld.param.u64 %rd280, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIlNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI9SliceCompEEEEEEvT__param_0+24];
ld.param.u64 %rd281, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIlNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI9SliceCompEEEEEEvT__param_0+32];
ld.param.u64 %rd279, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIlNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI9SliceCompEEEEEEvT__param_0+16];
ld.param.u64 %rd278, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_12zip_iteratorINS_5tupleINS_10device_ptrIlEESC_NS_9null_typeESD_SD_SD_SD_SD_SD_SD_EEEENS_6detail15normal_iteratorINS_7pointerIlNSG_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESN_EEEENSH_INSI_INSA_IllSD_SD_SD_SD_SD_SD_SD_SD_EESM_SN_SN_EEEENSG_13compare_firstI9SliceCompEEEEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd278;
cvta.to.global.u64 %rd2, %rd279;
cvta.to.global.u64 %rd284, %rd281;
cvt.u32.u64	%r1, %rd280;
cvt.u32.u64	%r17, %rd277;
mov.u32 %r18, %ctaid.x;
mul.wide.u32 %rd285, %r18, 8;
add.s64 %rd286, %rd284, %rd285;
ld.global.u32 %r2, [%rd286];
ld.global.u32 %r19, [%rd286+8];
neg.s32 %r20, %r17;
and.b32 %r3, %r18, %r20;
shr.s32 %r4, %r17, 1;
mul.lo.s32 %r5, %r3, 1792;
add.s32 %r21, %r19, %r5;
min.s32 %r127, %r21, %r1;
add.s32 %r22, %r18, %r4;
mul.lo.s32 %r23, %r22, 1792;
sub.s32 %r24, %r23, %r2;
min.s32 %r7, %r24, %r1;
add.s32 %r25, %r23, 1792;
sub.s32 %r26, %r25, %r19;
min.s32 %r126, %r26, %r1;
add.s32 %r27, %r17, -1;
and.b32 %r28, %r18, %r27;
setp.ne.s32	%p15, %r27, %r28;
@%p15 bra BB101_2;

add.s32 %r29, %r3, %r4;
mul.lo.s32 %r30, %r29, 1792;
min.s32 %r127, %r30, %r1;
mad.lo.s32 %r31, %r4, 2, %r3;
mul.lo.s32 %r32, %r31, 1792;
min.s32 %r126, %r32, %r1;

BB101_2:
add.s32 %r33, %r5, %r2;
cvt.s64.s32	%rd287, %r126;
cvt.s64.s32	%rd3, %r7;
sub.s64 %rd4, %rd287, %rd3;
cvt.s64.s32	%rd288, %r127;
cvt.s64.s32	%rd289, %r33;
sub.s64 %rd5, %rd288, %rd289;
setp.gt.s64	%p16, %rd5, 1791;
mov.u32 %r13, %tid.x;
cvt.u64.u32	%rd708, %r13;
add.s64 %rd290, %rd708, %rd289;
shl.b64 %rd291, %rd290, 3;
add.s64 %rd7, %rd1, %rd291;
add.s64 %rd8, %rd2, %rd291;
@%p16 bra BB101_17;
bra.uni BB101_3;

BB101_17:
ld.global.u64 %rd593, [%rd7];
ld.global.u64 %rd574, [%rd8];
ld.global.u64 %rd594, [%rd7+2048];
ld.global.u64 %rd573, [%rd8+2048];
ld.global.u64 %rd595, [%rd7+4096];
ld.global.u64 %rd572, [%rd8+4096];
ld.global.u64 %rd596, [%rd7+6144];
ld.global.u64 %rd571, [%rd8+6144];
ld.global.u64 %rd597, [%rd7+8192];
ld.global.u64 %rd570, [%rd8+8192];
ld.global.u64 %rd598, [%rd7+10240];
ld.global.u64 %rd569, [%rd8+10240];
ld.global.u64 %rd599, [%rd7+12288];
ld.global.u64 %rd568, [%rd8+12288];
bra.uni BB101_18;

BB101_3:
mov.u64 %rd293, 0;
mov.u64 %rd574, %rd293;
setp.ge.s64	%p17, %rd708, %rd5;
mov.u64 %rd605, %rd293;
@%p17 bra BB101_5;

ld.global.u64 %rd9, [%rd7];
ld.global.u64 %rd574, [%rd8];
mov.u64 %rd605, %rd9;

BB101_5:
mov.u64 %rd581, %rd605;
mov.u64 %rd593, %rd581;
cvt.u32.u64	%r34, %rd708;
add.s32 %r35, %r34, 256;
cvt.u64.u32	%rd296, %r35;
mov.u64 %rd573, %rd293;
setp.ge.s64	%p18, %rd296, %rd5;
mov.u64 %rd604, %rd293;
@%p18 bra BB101_7;

ld.global.u64 %rd604, [%rd7+2048];
ld.global.u64 %rd573, [%rd8+2048];

BB101_7:
mov.u64 %rd594, %rd604;
add.s32 %r36, %r13, 512;
cvt.u64.u32	%rd299, %r36;
mov.u64 %rd572, %rd293;
setp.ge.s64	%p19, %rd299, %rd5;
mov.u64 %rd603, %rd293;
@%p19 bra BB101_9;

ld.global.u64 %rd603, [%rd7+4096];
ld.global.u64 %rd572, [%rd8+4096];

BB101_9:
mov.u64 %rd595, %rd603;
add.s32 %r37, %r13, 768;
cvt.u64.u32	%rd302, %r37;
mov.u64 %rd571, %rd293;
setp.ge.s64	%p20, %rd302, %rd5;
mov.u64 %rd602, %rd293;
@%p20 bra BB101_11;

ld.global.u64 %rd602, [%rd7+6144];
ld.global.u64 %rd571, [%rd8+6144];

BB101_11:
mov.u64 %rd596, %rd602;
add.s32 %r38, %r13, 1024;
cvt.u64.u32	%rd305, %r38;
mov.u64 %rd570, %rd293;
setp.ge.s64	%p21, %rd305, %rd5;
mov.u64 %rd601, %rd293;
@%p21 bra BB101_13;

ld.global.u64 %rd601, [%rd7+8192];
ld.global.u64 %rd570, [%rd8+8192];

BB101_13:
mov.u64 %rd597, %rd601;
add.s32 %r39, %r13, 1280;
cvt.u64.u32	%rd308, %r39;
mov.u64 %rd569, %rd293;
setp.ge.s64	%p22, %rd308, %rd5;
mov.u64 %rd600, %rd293;
@%p22 bra BB101_15;

ld.global.u64 %rd600, [%rd7+10240];
ld.global.u64 %rd569, [%rd8+10240];

BB101_15:
mov.u64 %rd598, %rd600;
add.s32 %r40, %r13, 1536;
cvt.u64.u32	%rd311, %r40;
mov.u64 %rd568, %rd293;
setp.ge.s64	%p23, %rd311, %rd5;
mov.u64 %rd599, %rd293;
@%p23 bra BB101_18;

ld.global.u64 %rd599, [%rd7+12288];
ld.global.u64 %rd568, [%rd8+12288];

BB101_18:
@%p16 bra BB101_33;
bra.uni BB101_19;

BB101_33:
mul.wide.u32 %rd340, %r13, 16;
mov.u64 %rd341, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd342, %rd341, %rd340;
st.shared.u64 [%rd342], %rd593;
st.shared.u64 [%rd342+8], %rd574;
st.shared.u64 [%rd342+4096], %rd594;
st.shared.u64 [%rd342+4104], %rd573;
st.shared.u64 [%rd342+8192], %rd595;
st.shared.u64 [%rd342+8200], %rd572;
st.shared.u64 [%rd342+12288], %rd596;
st.shared.u64 [%rd342+12296], %rd571;
st.shared.u64 [%rd342+16384], %rd597;
st.shared.u64 [%rd342+16392], %rd570;
st.shared.u64 [%rd342+20480], %rd598;
st.shared.u64 [%rd342+20488], %rd569;
st.shared.u64 [%rd342+24576], %rd599;
st.shared.u64 [%rd342+24584], %rd568;
bra.uni BB101_34;

BB101_19:
setp.ge.s64	%p25, %rd708, %rd5;
@%p25 bra BB101_21;

mul.wide.u32 %rd313, %r13, 16;
mov.u64 %rd314, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd315, %rd314, %rd313;
st.shared.u64 [%rd315], %rd593;
st.shared.u64 [%rd315+8], %rd574;

BB101_21:
add.s32 %r44, %r13, 256;
cvt.u64.u32	%rd316, %r44;
setp.ge.s64	%p26, %rd316, %rd5;
@%p26 bra BB101_23;

mul.wide.u32 %rd317, %r13, 16;
mov.u64 %rd318, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd319, %rd318, %rd317;
st.shared.u64 [%rd319+4096], %rd594;
st.shared.u64 [%rd319+4104], %rd573;

BB101_23:
add.s32 %r47, %r13, 512;
cvt.u64.u32	%rd320, %r47;
setp.ge.s64	%p27, %rd320, %rd5;
@%p27 bra BB101_25;

mul.wide.u32 %rd321, %r13, 16;
mov.u64 %rd322, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd323, %rd322, %rd321;
st.shared.u64 [%rd323+8192], %rd595;
st.shared.u64 [%rd323+8200], %rd572;

BB101_25:
add.s32 %r50, %r13, 768;
cvt.u64.u32	%rd324, %r50;
setp.ge.s64	%p28, %rd324, %rd5;
@%p28 bra BB101_27;

mul.wide.u32 %rd325, %r13, 16;
mov.u64 %rd326, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd327, %rd326, %rd325;
st.shared.u64 [%rd327+12288], %rd596;
st.shared.u64 [%rd327+12296], %rd571;

BB101_27:
add.s32 %r53, %r13, 1024;
cvt.u64.u32	%rd328, %r53;
setp.ge.s64	%p29, %rd328, %rd5;
@%p29 bra BB101_29;

mul.wide.u32 %rd329, %r13, 16;
mov.u64 %rd330, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd331, %rd330, %rd329;
st.shared.u64 [%rd331+16384], %rd597;
st.shared.u64 [%rd331+16392], %rd570;

BB101_29:
add.s32 %r56, %r13, 1280;
cvt.u64.u32	%rd332, %r56;
setp.ge.s64	%p30, %rd332, %rd5;
@%p30 bra BB101_31;

mul.wide.u32 %rd333, %r13, 16;
mov.u64 %rd334, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd335, %rd334, %rd333;
st.shared.u64 [%rd335+20480], %rd598;
st.shared.u64 [%rd335+20488], %rd569;

BB101_31:
add.s32 %r59, %r13, 1536;
cvt.u64.u32	%rd336, %r59;
setp.ge.s64	%p31, %rd336, %rd5;
@%p31 bra BB101_34;

mul.wide.u32 %rd337, %r13, 16;
mov.u64 %rd338, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd339, %rd338, %rd337;
st.shared.u64 [%rd339+24576], %rd599;
st.shared.u64 [%rd339+24584], %rd568;

BB101_34:
setp.gt.s64	%p32, %rd4, 1791;
add.s64 %rd343, %rd708, %rd3;
shl.b64 %rd344, %rd343, 3;
add.s64 %rd64, %rd1, %rd344;
add.s64 %rd65, %rd2, %rd344;
@%p32 bra BB101_49;
bra.uni BB101_35;

BB101_49:
ld.global.u64 %rd631, [%rd64];
ld.global.u64 %rd612, [%rd65];
ld.global.u64 %rd632, [%rd64+2048];
ld.global.u64 %rd611, [%rd65+2048];
ld.global.u64 %rd633, [%rd64+4096];
ld.global.u64 %rd610, [%rd65+4096];
ld.global.u64 %rd634, [%rd64+6144];
ld.global.u64 %rd609, [%rd65+6144];
ld.global.u64 %rd635, [%rd64+8192];
ld.global.u64 %rd608, [%rd65+8192];
ld.global.u64 %rd636, [%rd64+10240];
ld.global.u64 %rd607, [%rd65+10240];
ld.global.u64 %rd637, [%rd64+12288];
ld.global.u64 %rd606, [%rd65+12288];
bra.uni BB101_50;

BB101_35:
mov.u64 %rd346, 0;
mov.u64 %rd612, %rd346;
setp.ge.s64	%p33, %rd708, %rd4;
mov.u64 %rd643, %rd346;
@%p33 bra BB101_37;

ld.global.u64 %rd66, [%rd64];
ld.global.u64 %rd612, [%rd65];
mov.u64 %rd643, %rd66;

BB101_37:
mov.u64 %rd619, %rd643;
mov.u64 %rd631, %rd619;
cvt.u32.u64	%r62, %rd708;
add.s32 %r63, %r62, 256;
cvt.u64.u32	%rd349, %r63;
mov.u64 %rd611, %rd346;
setp.ge.s64	%p34, %rd349, %rd4;
mov.u64 %rd642, %rd346;
@%p34 bra BB101_39;

ld.global.u64 %rd642, [%rd64+2048];
ld.global.u64 %rd611, [%rd65+2048];

BB101_39:
mov.u64 %rd632, %rd642;
add.s32 %r64, %r13, 512;
cvt.u64.u32	%rd352, %r64;
mov.u64 %rd610, %rd346;
setp.ge.s64	%p35, %rd352, %rd4;
mov.u64 %rd641, %rd346;
@%p35 bra BB101_41;

ld.global.u64 %rd641, [%rd64+4096];
ld.global.u64 %rd610, [%rd65+4096];

BB101_41:
mov.u64 %rd633, %rd641;
add.s32 %r65, %r13, 768;
cvt.u64.u32	%rd355, %r65;
mov.u64 %rd609, %rd346;
setp.ge.s64	%p36, %rd355, %rd4;
mov.u64 %rd640, %rd346;
@%p36 bra BB101_43;

ld.global.u64 %rd640, [%rd64+6144];
ld.global.u64 %rd609, [%rd65+6144];

BB101_43:
mov.u64 %rd634, %rd640;
add.s32 %r66, %r13, 1024;
cvt.u64.u32	%rd358, %r66;
mov.u64 %rd608, %rd346;
setp.ge.s64	%p37, %rd358, %rd4;
mov.u64 %rd639, %rd346;
@%p37 bra BB101_45;

ld.global.u64 %rd639, [%rd64+8192];
ld.global.u64 %rd608, [%rd65+8192];

BB101_45:
mov.u64 %rd635, %rd639;
add.s32 %r67, %r13, 1280;
cvt.u64.u32	%rd361, %r67;
mov.u64 %rd607, %rd346;
setp.ge.s64	%p38, %rd361, %rd4;
mov.u64 %rd638, %rd346;
@%p38 bra BB101_47;

ld.global.u64 %rd638, [%rd64+10240];
ld.global.u64 %rd607, [%rd65+10240];

BB101_47:
mov.u64 %rd636, %rd638;
add.s32 %r68, %r13, 1536;
cvt.u64.u32	%rd364, %r68;
mov.u64 %rd606, %rd346;
setp.ge.s64	%p39, %rd364, %rd4;
mov.u64 %rd637, %rd346;
@%p39 bra BB101_50;

ld.global.u64 %rd637, [%rd64+12288];
ld.global.u64 %rd606, [%rd65+12288];

BB101_50:
add.s64 %rd365, %rd708, %rd5;
shl.b64 %rd366, %rd365, 4;
mov.u64 %rd367, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd121, %rd367, %rd366;
@%p32 bra BB101_64;
bra.uni BB101_51;

BB101_64:
st.shared.u64 [%rd121], %rd631;
st.shared.u64 [%rd121+8], %rd612;
st.shared.u64 [%rd121+4096], %rd632;
st.shared.u64 [%rd121+4104], %rd611;
st.shared.u64 [%rd121+8192], %rd633;
st.shared.u64 [%rd121+8200], %rd610;
st.shared.u64 [%rd121+12288], %rd634;
st.shared.u64 [%rd121+12296], %rd609;
st.shared.u64 [%rd121+16384], %rd635;
st.shared.u64 [%rd121+16392], %rd608;
st.shared.u64 [%rd121+20480], %rd636;
st.shared.u64 [%rd121+20488], %rd607;
bra.uni BB101_65;

BB101_51:
setp.ge.s64	%p41, %rd708, %rd4;
@%p41 bra BB101_53;

st.shared.u64 [%rd121], %rd631;
st.shared.u64 [%rd121+8], %rd612;

BB101_53:
cvt.u32.u64	%r69, %rd708;
add.s32 %r70, %r69, 256;
cvt.u64.u32	%rd368, %r70;
setp.ge.s64	%p42, %rd368, %rd4;
@%p42 bra BB101_55;

st.shared.u64 [%rd121+4096], %rd632;
st.shared.u64 [%rd121+4104], %rd611;

BB101_55:
add.s32 %r71, %r13, 512;
cvt.u64.u32	%rd369, %r71;
setp.ge.s64	%p43, %rd369, %rd4;
@%p43 bra BB101_57;

st.shared.u64 [%rd121+8192], %rd633;
st.shared.u64 [%rd121+8200], %rd610;

BB101_57:
add.s32 %r72, %r13, 768;
cvt.u64.u32	%rd370, %r72;
setp.ge.s64	%p44, %rd370, %rd4;
@%p44 bra BB101_59;

st.shared.u64 [%rd121+12288], %rd634;
st.shared.u64 [%rd121+12296], %rd609;

BB101_59:
add.s32 %r73, %r13, 1024;
cvt.u64.u32	%rd371, %r73;
setp.ge.s64	%p45, %rd371, %rd4;
@%p45 bra BB101_61;

st.shared.u64 [%rd121+16384], %rd635;
st.shared.u64 [%rd121+16392], %rd608;

BB101_61:
add.s32 %r74, %r13, 1280;
cvt.u64.u32	%rd372, %r74;
setp.ge.s64	%p46, %rd372, %rd4;
@%p46 bra BB101_63;

st.shared.u64 [%rd121+20480], %rd636;
st.shared.u64 [%rd121+20488], %rd607;

BB101_63:
add.s32 %r75, %r13, 1536;
cvt.u64.u32	%rd373, %r75;
setp.ge.s64	%p47, %rd373, %rd4;
@%p47 bra BB101_66;

BB101_65:
st.shared.u64 [%rd121+24576], %rd637;
st.shared.u64 [%rd121+24584], %rd606;

BB101_66:
bar.sync 0;
mul.lo.s32 %r76, %r13, 7;
cvt.u64.u32	%rd123, %r76;
add.s64 %rd124, %rd5, %rd4;
min.s64 %rd125, %rd123, %rd124;
setp.lt.s64	%p48, %rd125, %rd4;
sub.s64 %rd374, %rd125, %rd4;
selp.b64	%rd647, 0, %rd374, %p48;
min.s64 %rd644, %rd5, %rd125;
setp.ge.s64	%p49, %rd647, %rd644;
@%p49 bra BB101_75;

add.s64 %rd375, %rd5, %rd125;
add.s64 %rd128, %rd375, -1;

BB101_68:
add.s64 %rd376, %rd644, %rd647;
shr.s64 %rd131, %rd376, 1;
sub.s64 %rd377, %rd128, %rd131;
shl.b64 %rd378, %rd377, 4;
add.s64 %rd380, %rd367, %rd378;
ld.shared.u64 %rd132, [%rd380];
or.b64 %rd381, %rd132, %rd283;
and.b64 %rd382, %rd381, -4294967296;
setp.eq.s64	%p50, %rd382, 0;
@%p50 bra BB101_70;
bra.uni BB101_69;

BB101_70:
cvt.u32.u64	%r77, %rd283;
cvt.u32.u64	%r78, %rd132;
div.u32 %r79, %r78, %r77;
cvt.u64.u32	%rd645, %r79;
bra.uni BB101_71;

BB101_69:
div.s64 %rd645, %rd132, %rd283;

BB101_71:
shl.b64 %rd383, %rd131, 4;
add.s64 %rd385, %rd367, %rd383;
ld.shared.u64 %rd136, [%rd385];
or.b64 %rd386, %rd136, %rd283;
and.b64 %rd387, %rd386, -4294967296;
setp.eq.s64	%p51, %rd387, 0;
@%p51 bra BB101_73;
bra.uni BB101_72;

BB101_73:
cvt.u32.u64	%r80, %rd283;
cvt.u32.u64	%r81, %rd136;
div.u32 %r82, %r81, %r80;
cvt.u64.u32	%rd646, %r82;
bra.uni BB101_74;

BB101_72:
div.s64 %rd646, %rd136, %rd283;

BB101_74:
add.s64 %rd388, %rd131, 1;
setp.lt.s64	%p52, %rd645, %rd646;
selp.b64	%rd647, %rd647, %rd388, %p52;
selp.b64	%rd644, %rd131, %rd644, %p52;
setp.lt.s64	%p53, %rd647, %rd644;
@%p53 bra BB101_68;

BB101_75:
shl.b64 %rd389, %rd5, 4;
add.s64 %rd143, %rd367, %rd389;
add.s64 %rd391, %rd125, %rd5;
sub.s64 %rd144, %rd391, %rd647;
shl.b64 %rd392, %rd144, 4;
add.s64 %rd145, %rd367, %rd392;
shl.b64 %rd393, %rd647, 4;
add.s64 %rd146, %rd367, %rd393;
ld.shared.u64 %rd394, [%rd146];
ld.shared.u64 %rd395, [%rd146+8];
add.u64 %rd396, %SP, 0;
cvta.to.local.u64 %rd397, %rd396;
st.local.u64 [%rd397+8], %rd395;
st.local.u64 [%rd397], %rd394;
ld.shared.u64 %rd398, [%rd145];
ld.shared.u64 %rd399, [%rd145+8];
add.u64 %rd400, %SP, 16;
cvta.to.local.u64 %rd401, %rd400;
st.local.u64 [%rd401+8], %rd399;
st.local.u64 [%rd401], %rd398;
shl.b64 %rd402, %rd124, 4;
add.s64 %rd147, %rd367, %rd402;
mov.pred %p98, -1;
setp.ge.u64	%p55, %rd145, %rd147;
@%p55 bra BB101_84;

mov.pred %p98, 0;
setp.ge.u64	%p57, %rd146, %rd143;
@%p57 bra BB101_84;

ld.local.u64 %rd148, [%rd401];
or.b64 %rd405, %rd148, %rd283;
and.b64 %rd406, %rd405, -4294967296;
setp.eq.s64	%p58, %rd406, 0;
@%p58 bra BB101_79;

div.s64 %rd648, %rd148, %rd283;
bra.uni BB101_80;

BB101_79:
cvt.u32.u64	%r83, %rd283;
cvt.u32.u64	%r84, %rd148;
div.u32 %r85, %r84, %r83;
cvt.u64.u32	%rd648, %r85;

BB101_80:
ld.local.u64 %rd152, [%rd397];
or.b64 %rd409, %rd152, %rd283;
and.b64 %rd410, %rd409, -4294967296;
setp.eq.s64	%p59, %rd410, 0;
@%p59 bra BB101_82;

div.s64 %rd649, %rd152, %rd283;
bra.uni BB101_83;

BB101_82:
cvt.u32.u64	%r86, %rd283;
cvt.u32.u64	%r87, %rd152;
div.u32 %r88, %r87, %r86;
cvt.u64.u32	%rd649, %r88;

BB101_83:
setp.ge.s64	%p98, %rd648, %rd649;

BB101_84:
selp.b64	%rd415, %rd397, %rd401, %p98;
ld.local.u64 %rd156, [%rd415];
ld.local.u64 %rd157, [%rd415+8];
@%p98 bra BB101_86;
bra.uni BB101_85;

BB101_86:
mov.u64 %rd681, %rd145;
add.s64 %rd425, %rd393, %rd367;
add.s64 %rd162, %rd425, 16;
mov.u64 %rd703, %rd162;
ld.shared.u64 %rd426, [%rd146+16];
ld.shared.u64 %rd429, [%rd146+24];
st.local.u64 [%rd397], %rd426;
st.local.u64 [%rd397+8], %rd429;
mov.u64 %rd670, %rd145;
mov.u64 %rd692, %rd162;
bra.uni BB101_87;

BB101_85:
mov.u64 %rd703, %rd146;
add.s64 %rd418, %rd392, %rd367;
add.s64 %rd159, %rd418, 16;
mov.u64 %rd681, %rd159;
ld.shared.u64 %rd419, [%rd145+16];
ld.shared.u64 %rd422, [%rd145+24];
st.local.u64 [%rd401], %rd419;
st.local.u64 [%rd401+8], %rd422;
mov.u64 %rd670, %rd159;
mov.u64 %rd692, %rd146;

BB101_87:
mov.u64 %rd167, %rd703;
mov.u64 %rd691, %rd692;
mov.u64 %rd165, %rd681;
mov.u64 %rd669, %rd670;
mov.pred %p99, -1;
setp.ge.u64	%p61, %rd669, %rd147;
@%p61 bra BB101_96;

mov.pred %p99, 0;
setp.ge.u64	%p63, %rd691, %rd143;
@%p63 bra BB101_96;

ld.local.u64 %rd168, [%rd401];
or.b64 %rd432, %rd168, %rd283;
and.b64 %rd433, %rd432, -4294967296;
setp.eq.s64	%p64, %rd433, 0;
@%p64 bra BB101_91;

div.s64 %rd650, %rd168, %rd283;
bra.uni BB101_92;

BB101_91:
cvt.u32.u64	%r89, %rd283;
cvt.u32.u64	%r90, %rd168;
div.u32 %r91, %r90, %r89;
cvt.u64.u32	%rd650, %r91;

BB101_92:
ld.local.u64 %rd172, [%rd397];
or.b64 %rd436, %rd172, %rd283;
and.b64 %rd437, %rd436, -4294967296;
setp.eq.s64	%p65, %rd437, 0;
@%p65 bra BB101_94;

div.s64 %rd651, %rd172, %rd283;
bra.uni BB101_95;

BB101_94:
cvt.u32.u64	%r92, %rd283;
cvt.u32.u64	%r93, %rd172;
div.u32 %r94, %r93, %r92;
cvt.u64.u32	%rd651, %r94;

BB101_95:
setp.ge.s64	%p99, %rd650, %rd651;

BB101_96:
selp.b64	%rd442, %rd397, %rd401, %p99;
ld.local.u64 %rd176, [%rd442];
ld.local.u64 %rd177, [%rd442+8];
@%p99 bra BB101_98;
bra.uni BB101_97;

BB101_98:
add.s64 %rd691, %rd691, 16;
add.s64 %rd181, %rd167, 16;
ld.shared.u64 %rd447, [%rd167+16];
ld.shared.u64 %rd450, [%rd167+24];
st.local.u64 [%rd397], %rd447;
st.local.u64 [%rd397+8], %rd450;
mov.u64 %rd680, %rd165;
mov.u64 %rd702, %rd181;
bra.uni BB101_99;

BB101_97:
add.s64 %rd669, %rd669, 16;
add.s64 %rd179, %rd165, 16;
ld.shared.u64 %rd443, [%rd165+16];
ld.shared.u64 %rd446, [%rd165+24];
st.local.u64 [%rd401], %rd443;
st.local.u64 [%rd401+8], %rd446;
mov.u64 %rd680, %rd179;
mov.u64 %rd702, %rd167;

BB101_99:
mov.u64 %rd185, %rd702;
mov.u64 %rd690, %rd691;
mov.u64 %rd183, %rd680;
mov.u64 %rd668, %rd669;
mov.pred %p100, -1;
setp.ge.u64	%p67, %rd668, %rd147;
@%p67 bra BB101_108;

mov.pred %p100, 0;
setp.ge.u64	%p69, %rd690, %rd143;
@%p69 bra BB101_108;

ld.local.u64 %rd186, [%rd401];
or.b64 %rd453, %rd186, %rd283;
and.b64 %rd454, %rd453, -4294967296;
setp.eq.s64	%p70, %rd454, 0;
@%p70 bra BB101_103;

div.s64 %rd652, %rd186, %rd283;
bra.uni BB101_104;

BB101_103:
cvt.u32.u64	%r95, %rd283;
cvt.u32.u64	%r96, %rd186;
div.u32 %r97, %r96, %r95;
cvt.u64.u32	%rd652, %r97;

BB101_104:
ld.local.u64 %rd190, [%rd397];
or.b64 %rd457, %rd190, %rd283;
and.b64 %rd458, %rd457, -4294967296;
setp.eq.s64	%p71, %rd458, 0;
@%p71 bra BB101_106;

div.s64 %rd653, %rd190, %rd283;
bra.uni BB101_107;

BB101_106:
cvt.u32.u64	%r98, %rd283;
cvt.u32.u64	%r99, %rd190;
div.u32 %r100, %r99, %r98;
cvt.u64.u32	%rd653, %r100;

BB101_107:
setp.ge.s64	%p100, %rd652, %rd653;

BB101_108:
selp.b64	%rd463, %rd397, %rd401, %p100;
ld.local.u64 %rd194, [%rd463];
ld.local.u64 %rd195, [%rd463+8];
@%p100 bra BB101_110;
bra.uni BB101_109;

BB101_110:
add.s64 %rd690, %rd690, 16;
add.s64 %rd199, %rd185, 16;
ld.shared.u64 %rd468, [%rd185+16];
st.local.u64 [%rd397], %rd468;
ld.shared.u64 %rd471, [%rd185+24];
st.local.u64 [%rd397+8], %rd471;
mov.u64 %rd679, %rd183;
mov.u64 %rd701, %rd199;
bra.uni BB101_111;

BB101_109:
add.s64 %rd668, %rd668, 16;
add.s64 %rd197, %rd183, 16;
ld.shared.u64 %rd464, [%rd183+16];
st.local.u64 [%rd401], %rd464;
ld.shared.u64 %rd467, [%rd183+24];
st.local.u64 [%rd401+8], %rd467;
mov.u64 %rd679, %rd197;
mov.u64 %rd701, %rd185;

BB101_111:
mov.u64 %rd203, %rd701;
mov.u64 %rd689, %rd690;
mov.u64 %rd201, %rd679;
mov.u64 %rd667, %rd668;
mov.pred %p101, -1;
setp.ge.u64	%p73, %rd667, %rd147;
@%p73 bra BB101_120;

mov.pred %p101, 0;
setp.ge.u64	%p75, %rd689, %rd143;
@%p75 bra BB101_120;

ld.local.u64 %rd204, [%rd401];
or.b64 %rd474, %rd204, %rd283;
and.b64 %rd475, %rd474, -4294967296;
setp.eq.s64	%p76, %rd475, 0;
@%p76 bra BB101_115;

div.s64 %rd654, %rd204, %rd283;
bra.uni BB101_116;

BB101_115:
cvt.u32.u64	%r101, %rd283;
cvt.u32.u64	%r102, %rd204;
div.u32 %r103, %r102, %r101;
cvt.u64.u32	%rd654, %r103;

BB101_116:
ld.local.u64 %rd208, [%rd397];
or.b64 %rd478, %rd208, %rd283;
and.b64 %rd479, %rd478, -4294967296;
setp.eq.s64	%p77, %rd479, 0;
@%p77 bra BB101_118;

div.s64 %rd655, %rd208, %rd283;
bra.uni BB101_119;

BB101_118:
cvt.u32.u64	%r104, %rd283;
cvt.u32.u64	%r105, %rd208;
div.u32 %r106, %r105, %r104;
cvt.u64.u32	%rd655, %r106;

BB101_119:
setp.ge.s64	%p101, %rd654, %rd655;

BB101_120:
selp.b64	%rd484, %rd397, %rd401, %p101;
ld.local.u64 %rd212, [%rd484];
ld.local.u64 %rd213, [%rd484+8];
@%p101 bra BB101_122;
bra.uni BB101_121;

BB101_122:
add.s64 %rd689, %rd689, 16;
add.s64 %rd217, %rd203, 16;
ld.shared.u64 %rd489, [%rd203+16];
st.local.u64 [%rd397], %rd489;
ld.shared.u64 %rd492, [%rd203+24];
st.local.u64 [%rd397+8], %rd492;
mov.u64 %rd678, %rd201;
mov.u64 %rd700, %rd217;
bra.uni BB101_123;

BB101_121:
add.s64 %rd667, %rd667, 16;
add.s64 %rd215, %rd201, 16;
ld.shared.u64 %rd485, [%rd201+16];
st.local.u64 [%rd401], %rd485;
ld.shared.u64 %rd488, [%rd201+24];
st.local.u64 [%rd401+8], %rd488;
mov.u64 %rd678, %rd215;
mov.u64 %rd700, %rd203;

BB101_123:
mov.u64 %rd221, %rd700;
mov.u64 %rd688, %rd689;
mov.u64 %rd219, %rd678;
mov.u64 %rd666, %rd667;
mov.pred %p102, -1;
setp.ge.u64	%p79, %rd666, %rd147;
@%p79 bra BB101_132;

mov.pred %p102, 0;
setp.ge.u64	%p81, %rd688, %rd143;
@%p81 bra BB101_132;

ld.local.u64 %rd222, [%rd401];
or.b64 %rd495, %rd222, %rd283;
and.b64 %rd496, %rd495, -4294967296;
setp.eq.s64	%p82, %rd496, 0;
@%p82 bra BB101_127;

div.s64 %rd656, %rd222, %rd283;
bra.uni BB101_128;

BB101_127:
cvt.u32.u64	%r107, %rd283;
cvt.u32.u64	%r108, %rd222;
div.u32 %r109, %r108, %r107;
cvt.u64.u32	%rd656, %r109;

BB101_128:
ld.local.u64 %rd226, [%rd397];
or.b64 %rd499, %rd226, %rd283;
and.b64 %rd500, %rd499, -4294967296;
setp.eq.s64	%p83, %rd500, 0;
@%p83 bra BB101_130;

div.s64 %rd657, %rd226, %rd283;
bra.uni BB101_131;

BB101_130:
cvt.u32.u64	%r110, %rd283;
cvt.u32.u64	%r111, %rd226;
div.u32 %r112, %r111, %r110;
cvt.u64.u32	%rd657, %r112;

BB101_131:
setp.ge.s64	%p102, %rd656, %rd657;

BB101_132:
selp.b64	%rd505, %rd397, %rd401, %p102;
ld.local.u64 %rd230, [%rd505];
ld.local.u64 %rd231, [%rd505+8];
@%p102 bra BB101_134;
bra.uni BB101_133;

BB101_134:
add.s64 %rd688, %rd688, 16;
add.s64 %rd235, %rd221, 16;
ld.shared.u64 %rd510, [%rd221+16];
st.local.u64 [%rd397], %rd510;
ld.shared.u64 %rd513, [%rd221+24];
st.local.u64 [%rd397+8], %rd513;
mov.u64 %rd677, %rd219;
mov.u64 %rd699, %rd235;
bra.uni BB101_135;

BB101_133:
add.s64 %rd666, %rd666, 16;
add.s64 %rd233, %rd219, 16;
ld.shared.u64 %rd506, [%rd219+16];
st.local.u64 [%rd401], %rd506;
ld.shared.u64 %rd509, [%rd219+24];
st.local.u64 [%rd401+8], %rd509;
mov.u64 %rd677, %rd233;
mov.u64 %rd699, %rd221;

BB101_135:
mov.u64 %rd239, %rd699;
mov.u64 %rd687, %rd688;
mov.u64 %rd237, %rd677;
mov.u64 %rd665, %rd666;
mov.pred %p103, -1;
setp.ge.u64	%p85, %rd665, %rd147;
@%p85 bra BB101_144;

mov.pred %p103, 0;
setp.ge.u64	%p87, %rd687, %rd143;
@%p87 bra BB101_144;

ld.local.u64 %rd240, [%rd401];
or.b64 %rd516, %rd240, %rd283;
and.b64 %rd517, %rd516, -4294967296;
setp.eq.s64	%p88, %rd517, 0;
@%p88 bra BB101_139;

div.s64 %rd658, %rd240, %rd283;
bra.uni BB101_140;

BB101_139:
cvt.u32.u64	%r113, %rd283;
cvt.u32.u64	%r114, %rd240;
div.u32 %r115, %r114, %r113;
cvt.u64.u32	%rd658, %r115;

BB101_140:
ld.local.u64 %rd244, [%rd397];
or.b64 %rd520, %rd244, %rd283;
and.b64 %rd521, %rd520, -4294967296;
setp.eq.s64	%p89, %rd521, 0;
@%p89 bra BB101_142;

div.s64 %rd659, %rd244, %rd283;
bra.uni BB101_143;

BB101_142:
cvt.u32.u64	%r116, %rd283;
cvt.u32.u64	%r117, %rd244;
div.u32 %r118, %r117, %r116;
cvt.u64.u32	%rd659, %r118;

BB101_143:
setp.ge.s64	%p103, %rd658, %rd659;

BB101_144:
selp.b64	%rd526, %rd397, %rd401, %p103;
ld.local.u64 %rd248, [%rd526];
ld.local.u64 %rd249, [%rd526+8];
@%p103 bra BB101_146;
bra.uni BB101_145;

BB101_146:
add.s64 %rd687, %rd687, 16;
add.s64 %rd253, %rd239, 16;
ld.shared.u64 %rd531, [%rd239+16];
st.local.u64 [%rd397], %rd531;
ld.shared.u64 %rd534, [%rd239+24];
st.local.u64 [%rd397+8], %rd534;
mov.u64 %rd676, %rd237;
mov.u64 %rd698, %rd253;
bra.uni BB101_147;

BB101_145:
add.s64 %rd665, %rd665, 16;
add.s64 %rd251, %rd237, 16;
ld.shared.u64 %rd527, [%rd237+16];
st.local.u64 [%rd401], %rd527;
ld.shared.u64 %rd530, [%rd237+24];
st.local.u64 [%rd401+8], %rd530;
mov.u64 %rd676, %rd251;
mov.u64 %rd698, %rd239;

BB101_147:
mov.pred %p104, -1;
setp.ge.u64	%p91, %rd665, %rd147;
@%p91 bra BB101_156;

mov.pred %p104, 0;
setp.ge.u64	%p93, %rd687, %rd143;
@%p93 bra BB101_156;

ld.local.u64 %rd258, [%rd401];
or.b64 %rd537, %rd258, %rd283;
and.b64 %rd538, %rd537, -4294967296;
setp.eq.s64	%p94, %rd538, 0;
@%p94 bra BB101_151;

div.s64 %rd704, %rd258, %rd283;
bra.uni BB101_152;

BB101_151:
cvt.u32.u64	%r119, %rd283;
cvt.u32.u64	%r120, %rd258;
div.u32 %r121, %r120, %r119;
cvt.u64.u32	%rd704, %r121;

BB101_152:
ld.local.u64 %rd262, [%rd397];
or.b64 %rd541, %rd262, %rd283;
and.b64 %rd542, %rd541, -4294967296;
setp.eq.s64	%p95, %rd542, 0;
@%p95 bra BB101_154;

div.s64 %rd705, %rd262, %rd283;
bra.uni BB101_155;

BB101_154:
cvt.u32.u64	%r122, %rd283;
cvt.u32.u64	%r123, %rd262;
div.u32 %r124, %r123, %r122;
cvt.u64.u32	%rd705, %r124;

BB101_155:
setp.ge.s64	%p104, %rd704, %rd705;

BB101_156:
selp.b64	%rd547, %rd397, %rd401, %p104;
ld.local.u64 %rd266, [%rd547];
ld.local.u64 %rd267, [%rd547+8];
@%p104 bra BB101_158;
bra.uni BB101_157;

BB101_158:
ld.shared.u64 %rd552, [%rd698+16];
st.local.u64 [%rd397], %rd552;
ld.shared.u64 %rd555, [%rd698+24];
st.local.u64 [%rd397+8], %rd555;
bra.uni BB101_159;

BB101_157:
ld.shared.u64 %rd548, [%rd676+16];
st.local.u64 [%rd401], %rd548;
ld.shared.u64 %rd551, [%rd676+24];
st.local.u64 [%rd401+8], %rd551;

BB101_159:
bar.sync 0;
shl.b64 %rd556, %rd123, 4;
add.s64 %rd558, %rd367, %rd556;
st.shared.u64 [%rd558], %rd156;
st.shared.u64 [%rd558+8], %rd157;
st.shared.u64 [%rd558+16], %rd176;
st.shared.u64 [%rd558+24], %rd177;
st.shared.u64 [%rd558+32], %rd194;
st.shared.u64 [%rd558+40], %rd195;
st.shared.u64 [%rd558+48], %rd212;
st.shared.u64 [%rd558+56], %rd213;
st.shared.u64 [%rd558+64], %rd230;
st.shared.u64 [%rd558+72], %rd231;
st.shared.u64 [%rd558+80], %rd248;
st.shared.u64 [%rd558+88], %rd249;
st.shared.u64 [%rd558+96], %rd266;
st.shared.u64 [%rd558+104], %rd267;
bar.sync 0;
setp.ge.s64	%p96, %rd708, %rd124;
@%p96 bra BB101_162;

cvta.to.global.u64 %rd559, %rd282;
cvt.u64.u32	%rd560, %r13;
mul.wide.u32 %rd561, %r13, 16;
add.s64 %rd707, %rd367, %rd561;
mul.wide.u32 %rd563, %r18, 1792;
add.s64 %rd564, %rd563, %rd560;
shl.b64 %rd565, %rd564, 4;
add.s64 %rd706, %rd559, %rd565;

BB101_161:
ld.shared.u64 %rd566, [%rd707];
ld.shared.u64 %rd567, [%rd707+8];
st.global.u64 [%rd706], %rd566;
st.global.u64 [%rd706+8], %rd567;
add.s64 %rd707, %rd707, 4096;
add.s64 %rd706, %rd706, 4096;
add.s64 %rd708, %rd708, 256;
setp.lt.s64	%p97, %rd708, %rd124;
@%p97 bra BB101_161;

BB101_162:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT__param_0[72]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot102[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<110>;
.reg .b16 %rs<3>;
.reg .b32 %r<151>;
.reg .b64 %rd<766>;


mov.u64 %rd765, __local_depot102;
cvta.local.u64 %SP, %rd765;
ld.param.u64 %rd292, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT__param_0+56];
ld.param.u64 %rd291, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT__param_0+48];
ld.param.u64 %rd290, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT__param_0+40];
ld.param.u64 %rd289, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT__param_0+32];
ld.param.u64 %rd285, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT__param_0];
ld.param.u64 %rd287, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT__param_0+16];
ld.param.u64 %rd293, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT__param_0+64];
ld.param.u64 %rd288, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT__param_0+24];
ld.param.u64 %rd286, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd286;
cvta.to.global.u64 %rd294, %rd288;
cvta.to.global.u64 %rd2, %rd293;
mov.u32 %r16, %ctaid.x;
cvt.u32.u64	%r1, %rd287;
cvt.u32.u64	%r17, %rd285;
mul.wide.u32 %rd295, %r16, 8;
add.s64 %rd296, %rd294, %rd295;
ld.global.u32 %r2, [%rd296];
ld.global.u32 %r18, [%rd296+8];
neg.s32 %r19, %r17;
and.b32 %r3, %r16, %r19;
shr.s32 %r4, %r17, 1;
mul.lo.s32 %r5, %r3, 1792;
add.s32 %r20, %r18, %r5;
min.s32 %r150, %r20, %r1;
add.s32 %r21, %r16, %r4;
mul.lo.s32 %r22, %r21, 1792;
sub.s32 %r23, %r22, %r2;
min.s32 %r7, %r23, %r1;
add.s32 %r24, %r22, 1792;
sub.s32 %r25, %r24, %r18;
min.s32 %r149, %r25, %r1;
add.s32 %r26, %r17, -1;
and.b32 %r27, %r16, %r26;
setp.ne.s32	%p15, %r26, %r27;
@%p15 bra BB102_2;

add.s32 %r28, %r3, %r4;
mul.lo.s32 %r29, %r28, 1792;
min.s32 %r150, %r29, %r1;
mad.lo.s32 %r30, %r4, 2, %r3;
mul.lo.s32 %r31, %r30, 1792;
min.s32 %r149, %r31, %r1;

BB102_2:
add.s32 %r32, %r5, %r2;
cvt.s64.s32	%rd297, %r149;
cvt.s64.s32	%rd3, %r7;
sub.s64 %rd4, %rd297, %rd3;
cvt.s64.s32	%rd298, %r150;
cvt.s64.s32	%rd299, %r32;
sub.s64 %rd5, %rd298, %rd299;
setp.gt.s64	%p16, %rd5, 1791;
mov.u32 %r13, %tid.x;
cvt.u64.u32	%rd764, %r13;
add.s64 %rd300, %rd764, %rd299;
shl.b64 %rd301, %rd300, 4;
add.s64 %rd7, %rd1, %rd301;
@%p16 bra BB102_17;
bra.uni BB102_3;

BB102_17:
ld.global.u64 %rd644, [%rd7];
ld.global.u64 %rd625, [%rd7+8];
ld.global.u64 %rd645, [%rd7+4096];
ld.global.u64 %rd624, [%rd7+4104];
ld.global.u64 %rd646, [%rd7+8192];
ld.global.u64 %rd623, [%rd7+8200];
ld.global.u64 %rd647, [%rd7+12288];
ld.global.u64 %rd622, [%rd7+12296];
ld.global.u64 %rd648, [%rd7+16384];
ld.global.u64 %rd621, [%rd7+16392];
ld.global.u64 %rd649, [%rd7+20480];
ld.global.u64 %rd620, [%rd7+20488];
ld.global.u64 %rd650, [%rd7+24576];
ld.global.u64 %rd619, [%rd7+24584];
bra.uni BB102_18;

BB102_3:
mov.u64 %rd303, 0;
mov.u64 %rd625, %rd303;
setp.ge.s64	%p17, %rd764, %rd5;
mov.u64 %rd656, %rd303;
@%p17 bra BB102_5;

ld.global.u64 %rd8, [%rd7];
ld.global.u64 %rd625, [%rd7+8];
mov.u64 %rd656, %rd8;

BB102_5:
mov.u64 %rd632, %rd656;
mov.u64 %rd644, %rd632;
cvt.u32.u64	%r33, %rd764;
add.s32 %r34, %r33, 256;
cvt.u64.u32	%rd306, %r34;
mov.u64 %rd624, %rd303;
setp.ge.s64	%p18, %rd306, %rd5;
mov.u64 %rd655, %rd303;
@%p18 bra BB102_7;

ld.global.u64 %rd655, [%rd7+4096];
ld.global.u64 %rd624, [%rd7+4104];

BB102_7:
mov.u64 %rd645, %rd655;
add.s32 %r35, %r13, 512;
cvt.u64.u32	%rd309, %r35;
mov.u64 %rd623, %rd303;
setp.ge.s64	%p19, %rd309, %rd5;
mov.u64 %rd654, %rd303;
@%p19 bra BB102_9;

ld.global.u64 %rd654, [%rd7+8192];
ld.global.u64 %rd623, [%rd7+8200];

BB102_9:
mov.u64 %rd646, %rd654;
add.s32 %r36, %r13, 768;
cvt.u64.u32	%rd312, %r36;
mov.u64 %rd622, %rd303;
setp.ge.s64	%p20, %rd312, %rd5;
mov.u64 %rd653, %rd303;
@%p20 bra BB102_11;

ld.global.u64 %rd653, [%rd7+12288];
ld.global.u64 %rd622, [%rd7+12296];

BB102_11:
mov.u64 %rd647, %rd653;
add.s32 %r37, %r13, 1024;
cvt.u64.u32	%rd315, %r37;
mov.u64 %rd621, %rd303;
setp.ge.s64	%p21, %rd315, %rd5;
mov.u64 %rd652, %rd303;
@%p21 bra BB102_13;

ld.global.u64 %rd652, [%rd7+16384];
ld.global.u64 %rd621, [%rd7+16392];

BB102_13:
mov.u64 %rd648, %rd652;
add.s32 %r38, %r13, 1280;
cvt.u64.u32	%rd318, %r38;
mov.u64 %rd620, %rd303;
setp.ge.s64	%p22, %rd318, %rd5;
mov.u64 %rd651, %rd303;
@%p22 bra BB102_15;

ld.global.u64 %rd651, [%rd7+20480];
ld.global.u64 %rd620, [%rd7+20488];

BB102_15:
mov.u64 %rd649, %rd651;
add.s32 %r39, %r13, 1536;
cvt.u64.u32	%rd321, %r39;
mov.u64 %rd619, %rd303;
setp.ge.s64	%p23, %rd321, %rd5;
mov.u64 %rd650, %rd303;
@%p23 bra BB102_18;

ld.global.u64 %rd650, [%rd7+24576];
ld.global.u64 %rd619, [%rd7+24584];

BB102_18:
@%p16 bra BB102_33;
bra.uni BB102_19;

BB102_33:
cvt.u64.u32	%rd371, %r13;
cvt.u64.u32	%rd372, %r16;
mul.lo.s64 %rd373, %rd372, %rd292;
add.s64 %rd374, %rd371, %rd373;
shl.b64 %rd375, %rd374, 4;
add.s64 %rd376, %rd2, %rd375;
st.global.u64 [%rd376], %rd644;
st.global.u64 [%rd376+8], %rd625;
st.global.u64 [%rd376+4096], %rd645;
st.global.u64 [%rd376+4104], %rd624;
st.global.u64 [%rd376+8192], %rd646;
st.global.u64 [%rd376+8200], %rd623;
st.global.u64 [%rd376+12288], %rd647;
st.global.u64 [%rd376+12296], %rd622;
st.global.u64 [%rd376+16384], %rd648;
st.global.u64 [%rd376+16392], %rd621;
st.global.u64 [%rd376+20480], %rd649;
st.global.u64 [%rd376+20488], %rd620;
st.global.u64 [%rd376+24576], %rd650;
st.global.u64 [%rd376+24584], %rd619;
bra.uni BB102_34;

BB102_19:
setp.ge.s64	%p25, %rd764, %rd5;
@%p25 bra BB102_21;

cvt.u64.u32	%rd324, %r16;
mul.lo.s64 %rd325, %rd324, %rd292;
add.s64 %rd326, %rd764, %rd325;
shl.b64 %rd327, %rd326, 4;
add.s64 %rd328, %rd2, %rd327;
st.global.u64 [%rd328], %rd644;
st.global.u64 [%rd328+8], %rd625;

BB102_21:
add.s32 %r44, %r13, 256;
cvt.u64.u32	%rd329, %r44;
setp.ge.s64	%p26, %rd329, %rd5;
@%p26 bra BB102_23;

cvt.u64.u32	%rd331, %r16;
mul.lo.s64 %rd332, %rd331, %rd292;
add.s64 %rd333, %rd764, %rd332;
shl.b64 %rd334, %rd333, 4;
add.s64 %rd335, %rd2, %rd334;
st.global.u64 [%rd335+4096], %rd645;
st.global.u64 [%rd335+4104], %rd624;

BB102_23:
add.s32 %r48, %r13, 512;
cvt.u64.u32	%rd336, %r48;
setp.ge.s64	%p27, %rd336, %rd5;
@%p27 bra BB102_25;

cvt.u64.u32	%rd338, %r16;
mul.lo.s64 %rd339, %rd338, %rd292;
add.s64 %rd340, %rd764, %rd339;
shl.b64 %rd341, %rd340, 4;
add.s64 %rd342, %rd2, %rd341;
st.global.u64 [%rd342+8192], %rd646;
st.global.u64 [%rd342+8200], %rd623;

BB102_25:
add.s32 %r52, %r13, 768;
cvt.u64.u32	%rd343, %r52;
setp.ge.s64	%p28, %rd343, %rd5;
@%p28 bra BB102_27;

cvt.u64.u32	%rd345, %r16;
mul.lo.s64 %rd346, %rd345, %rd292;
add.s64 %rd347, %rd764, %rd346;
shl.b64 %rd348, %rd347, 4;
add.s64 %rd349, %rd2, %rd348;
st.global.u64 [%rd349+12288], %rd647;
st.global.u64 [%rd349+12296], %rd622;

BB102_27:
add.s32 %r56, %r13, 1024;
cvt.u64.u32	%rd350, %r56;
setp.ge.s64	%p29, %rd350, %rd5;
@%p29 bra BB102_29;

cvt.u64.u32	%rd352, %r16;
mul.lo.s64 %rd353, %rd352, %rd292;
add.s64 %rd354, %rd764, %rd353;
shl.b64 %rd355, %rd354, 4;
add.s64 %rd356, %rd2, %rd355;
st.global.u64 [%rd356+16384], %rd648;
st.global.u64 [%rd356+16392], %rd621;

BB102_29:
add.s32 %r60, %r13, 1280;
cvt.u64.u32	%rd357, %r60;
setp.ge.s64	%p30, %rd357, %rd5;
@%p30 bra BB102_31;

cvt.u64.u32	%rd359, %r16;
mul.lo.s64 %rd360, %rd359, %rd292;
add.s64 %rd361, %rd764, %rd360;
shl.b64 %rd362, %rd361, 4;
add.s64 %rd363, %rd2, %rd362;
st.global.u64 [%rd363+20480], %rd649;
st.global.u64 [%rd363+20488], %rd620;

BB102_31:
add.s32 %r64, %r13, 1536;
cvt.u64.u32	%rd364, %r64;
setp.ge.s64	%p31, %rd364, %rd5;
@%p31 bra BB102_34;

cvt.u64.u32	%rd366, %r16;
mul.lo.s64 %rd367, %rd366, %rd292;
add.s64 %rd368, %rd764, %rd367;
shl.b64 %rd369, %rd368, 4;
add.s64 %rd370, %rd2, %rd369;
st.global.u64 [%rd370+24576], %rd650;
st.global.u64 [%rd370+24584], %rd619;

BB102_34:
cvt.u64.u32	%rd63, %r16;
mul.lo.s64 %rd377, %rd63, %rd292;
add.s64 %rd64, %rd5, %rd377;
add.s64 %rd378, %rd764, %rd3;
shl.b64 %rd379, %rd378, 4;
add.s64 %rd66, %rd1, %rd379;
setp.gt.s64	%p32, %rd4, 1791;
@%p32 bra BB102_49;
bra.uni BB102_35;

BB102_49:
ld.global.u64 %rd682, [%rd66];
ld.global.u64 %rd663, [%rd66+8];
ld.global.u64 %rd683, [%rd66+4096];
ld.global.u64 %rd662, [%rd66+4104];
ld.global.u64 %rd684, [%rd66+8192];
ld.global.u64 %rd661, [%rd66+8200];
ld.global.u64 %rd685, [%rd66+12288];
ld.global.u64 %rd660, [%rd66+12296];
ld.global.u64 %rd686, [%rd66+16384];
ld.global.u64 %rd659, [%rd66+16392];
ld.global.u64 %rd687, [%rd66+20480];
ld.global.u64 %rd658, [%rd66+20488];
ld.global.u64 %rd688, [%rd66+24576];
ld.global.u64 %rd657, [%rd66+24584];
bra.uni BB102_50;

BB102_35:
mov.u64 %rd381, 0;
mov.u64 %rd663, %rd381;
setp.ge.s64	%p33, %rd764, %rd4;
mov.u64 %rd694, %rd381;
@%p33 bra BB102_37;

ld.global.u64 %rd67, [%rd66];
ld.global.u64 %rd663, [%rd66+8];
mov.u64 %rd694, %rd67;

BB102_37:
mov.u64 %rd670, %rd694;
mov.u64 %rd682, %rd670;
cvt.u32.u64	%r70, %rd764;
add.s32 %r71, %r70, 256;
cvt.u64.u32	%rd384, %r71;
mov.u64 %rd662, %rd381;
setp.ge.s64	%p34, %rd384, %rd4;
mov.u64 %rd693, %rd381;
@%p34 bra BB102_39;

ld.global.u64 %rd693, [%rd66+4096];
ld.global.u64 %rd662, [%rd66+4104];

BB102_39:
mov.u64 %rd683, %rd693;
add.s32 %r72, %r13, 512;
cvt.u64.u32	%rd387, %r72;
mov.u64 %rd661, %rd381;
setp.ge.s64	%p35, %rd387, %rd4;
mov.u64 %rd692, %rd381;
@%p35 bra BB102_41;

ld.global.u64 %rd692, [%rd66+8192];
ld.global.u64 %rd661, [%rd66+8200];

BB102_41:
mov.u64 %rd684, %rd692;
add.s32 %r73, %r13, 768;
cvt.u64.u32	%rd390, %r73;
mov.u64 %rd660, %rd381;
setp.ge.s64	%p36, %rd390, %rd4;
mov.u64 %rd691, %rd381;
@%p36 bra BB102_43;

ld.global.u64 %rd691, [%rd66+12288];
ld.global.u64 %rd660, [%rd66+12296];

BB102_43:
mov.u64 %rd685, %rd691;
add.s32 %r74, %r13, 1024;
cvt.u64.u32	%rd393, %r74;
mov.u64 %rd659, %rd381;
setp.ge.s64	%p37, %rd393, %rd4;
mov.u64 %rd690, %rd381;
@%p37 bra BB102_45;

ld.global.u64 %rd690, [%rd66+16384];
ld.global.u64 %rd659, [%rd66+16392];

BB102_45:
mov.u64 %rd686, %rd690;
add.s32 %r75, %r13, 1280;
cvt.u64.u32	%rd396, %r75;
mov.u64 %rd658, %rd381;
setp.ge.s64	%p38, %rd396, %rd4;
mov.u64 %rd689, %rd381;
@%p38 bra BB102_47;

ld.global.u64 %rd689, [%rd66+20480];
ld.global.u64 %rd658, [%rd66+20488];

BB102_47:
mov.u64 %rd687, %rd689;
add.s32 %r76, %r13, 1536;
cvt.u64.u32	%rd399, %r76;
mov.u64 %rd657, %rd381;
setp.ge.s64	%p39, %rd399, %rd4;
mov.u64 %rd688, %rd381;
@%p39 bra BB102_50;

ld.global.u64 %rd688, [%rd66+24576];
ld.global.u64 %rd657, [%rd66+24584];

BB102_50:
add.s64 %rd401, %rd764, %rd64;
shl.b64 %rd402, %rd401, 4;
add.s64 %rd121, %rd2, %rd402;
@%p32 bra BB102_64;
bra.uni BB102_51;

BB102_64:
st.global.u64 [%rd121], %rd682;
st.global.u64 [%rd121+8], %rd663;
st.global.u64 [%rd121+4096], %rd683;
st.global.u64 [%rd121+4104], %rd662;
st.global.u64 [%rd121+8192], %rd684;
st.global.u64 [%rd121+8200], %rd661;
st.global.u64 [%rd121+12288], %rd685;
st.global.u64 [%rd121+12296], %rd660;
st.global.u64 [%rd121+16384], %rd686;
st.global.u64 [%rd121+16392], %rd659;
st.global.u64 [%rd121+20480], %rd687;
st.global.u64 [%rd121+20488], %rd658;
bra.uni BB102_65;

BB102_51:
setp.ge.s64	%p41, %rd764, %rd4;
@%p41 bra BB102_53;

st.global.u64 [%rd121], %rd682;
st.global.u64 [%rd121+8], %rd663;

BB102_53:
add.s32 %r80, %r13, 256;
cvt.u64.u32	%rd404, %r80;
setp.ge.s64	%p42, %rd404, %rd4;
@%p42 bra BB102_55;

st.global.u64 [%rd121+4096], %rd683;
st.global.u64 [%rd121+4104], %rd662;

BB102_55:
add.s32 %r82, %r13, 512;
cvt.u64.u32	%rd405, %r82;
setp.ge.s64	%p43, %rd405, %rd4;
@%p43 bra BB102_57;

st.global.u64 [%rd121+8192], %rd684;
st.global.u64 [%rd121+8200], %rd661;

BB102_57:
add.s32 %r84, %r13, 768;
cvt.u64.u32	%rd406, %r84;
setp.ge.s64	%p44, %rd406, %rd4;
@%p44 bra BB102_59;

st.global.u64 [%rd121+12288], %rd685;
st.global.u64 [%rd121+12296], %rd660;

BB102_59:
add.s32 %r86, %r13, 1024;
cvt.u64.u32	%rd407, %r86;
setp.ge.s64	%p45, %rd407, %rd4;
@%p45 bra BB102_61;

st.global.u64 [%rd121+16384], %rd686;
st.global.u64 [%rd121+16392], %rd659;

BB102_61:
add.s32 %r88, %r13, 1280;
cvt.u64.u32	%rd408, %r88;
setp.ge.s64	%p46, %rd408, %rd4;
@%p46 bra BB102_63;

st.global.u64 [%rd121+20480], %rd687;
st.global.u64 [%rd121+20488], %rd658;

BB102_63:
add.s32 %r90, %r13, 1536;
cvt.u64.u32	%rd409, %r90;
setp.ge.s64	%p47, %rd409, %rd4;
@%p47 bra BB102_66;

BB102_65:
st.global.u64 [%rd121+24576], %rd688;
st.global.u64 [%rd121+24584], %rd657;

BB102_66:
bar.sync 0;
mul.lo.s32 %r92, %r13, 7;
cvt.u64.u32	%rd410, %r92;
add.s64 %rd123, %rd5, %rd4;
min.s64 %rd124, %rd410, %rd123;
setp.lt.s64	%p48, %rd124, %rd4;
sub.s64 %rd411, %rd124, %rd4;
selp.b64	%rd698, 0, %rd411, %p48;
min.s64 %rd695, %rd5, %rd124;
setp.ge.s64	%p49, %rd698, %rd695;
@%p49 bra BB102_75;

add.s64 %rd412, %rd64, %rd124;
add.s64 %rd127, %rd412, -1;

BB102_68:
add.s64 %rd413, %rd695, %rd698;
shr.s64 %rd131, %rd413, 1;
sub.s64 %rd414, %rd127, %rd131;
shl.b64 %rd415, %rd414, 4;
add.s64 %rd416, %rd2, %rd415;
ld.global.u64 %rd132, [%rd416];
or.b64 %rd417, %rd132, %rd291;
and.b64 %rd418, %rd417, -4294967296;
setp.eq.s64	%p50, %rd418, 0;
@%p50 bra BB102_70;
bra.uni BB102_69;

BB102_70:
cvt.u32.u64	%r93, %rd291;
cvt.u32.u64	%r94, %rd132;
div.u32 %r95, %r94, %r93;
cvt.u64.u32	%rd696, %r95;
bra.uni BB102_71;

BB102_69:
div.s64 %rd696, %rd132, %rd291;

BB102_71:
add.s64 %rd419, %rd131, %rd377;
shl.b64 %rd420, %rd419, 4;
add.s64 %rd421, %rd2, %rd420;
ld.global.u64 %rd136, [%rd421];
or.b64 %rd422, %rd136, %rd291;
and.b64 %rd423, %rd422, -4294967296;
setp.eq.s64	%p51, %rd423, 0;
@%p51 bra BB102_73;
bra.uni BB102_72;

BB102_73:
cvt.u32.u64	%r96, %rd291;
cvt.u32.u64	%r97, %rd136;
div.u32 %r98, %r97, %r96;
cvt.u64.u32	%rd697, %r98;
bra.uni BB102_74;

BB102_72:
div.s64 %rd697, %rd136, %rd291;

BB102_74:
add.s64 %rd424, %rd131, 1;
setp.lt.s64	%p52, %rd696, %rd697;
selp.b64	%rd698, %rd698, %rd424, %p52;
selp.b64	%rd695, %rd131, %rd695, %p52;
setp.lt.s64	%p53, %rd698, %rd695;
@%p53 bra BB102_68;

BB102_75:
add.s64 %rd143, %rd698, %rd377;
shl.b64 %rd428, %rd143, 4;
add.s64 %rd144, %rd2, %rd428;
shl.b64 %rd429, %rd64, 4;
add.s64 %rd145, %rd2, %rd429;
add.s64 %rd430, %rd64, %rd124;
sub.s64 %rd146, %rd430, %rd698;
shl.b64 %rd431, %rd146, 4;
add.s64 %rd147, %rd2, %rd431;
add.s64 %rd432, %rd123, %rd377;
shl.b64 %rd433, %rd432, 4;
add.s64 %rd148, %rd2, %rd433;
add.u64 %rd434, %SP, 0;
cvta.to.local.u64 %rd149, %rd434;
mov.u64 %rd699, 0;
mov.pred %p54, 0;
@%p54 bra BB102_77;

BB102_76:
add.s64 %rd435, %rd149, %rd699;
mov.u16 %rs1, 0;
st.local.u8 [%rd435], %rs1;
add.s64 %rd699, %rd699, 1;
setp.lt.u64	%p55, %rd699, 16;
@%p55 bra BB102_76;

BB102_77:
ld.global.u64 %rd437, [%rd144];
ld.global.u64 %rd438, [%rd144+8];
st.local.u64 [%rd149+8], %rd438;
st.local.u64 [%rd149], %rd437;
add.u64 %rd441, %SP, 16;
cvta.to.local.u64 %rd152, %rd441;
mov.u64 %rd700, 0;
@%p54 bra BB102_79;

BB102_78:
add.s64 %rd442, %rd152, %rd700;
mov.u16 %rs2, 0;
st.local.u8 [%rd442], %rs2;
add.s64 %rd700, %rd700, 1;
setp.lt.u64	%p57, %rd700, 16;
@%p57 bra BB102_78;

BB102_79:
ld.global.u64 %rd443, [%rd147];
ld.global.u64 %rd444, [%rd147+8];
st.local.u64 [%rd152+8], %rd444;
st.local.u64 [%rd152], %rd443;
mov.pred %p103, -1;
setp.ge.u64	%p59, %rd147, %rd148;
@%p59 bra BB102_88;

mov.pred %p103, 0;
setp.ge.u64	%p61, %rd144, %rd145;
@%p61 bra BB102_88;

ld.local.u64 %rd155, [%rd152];
or.b64 %rd449, %rd155, %rd291;
and.b64 %rd450, %rd449, -4294967296;
setp.eq.s64	%p62, %rd450, 0;
@%p62 bra BB102_83;

div.s64 %rd701, %rd155, %rd291;
bra.uni BB102_84;

BB102_83:
cvt.u32.u64	%r100, %rd291;
cvt.u32.u64	%r101, %rd155;
div.u32 %r102, %r101, %r100;
cvt.u64.u32	%rd701, %r102;

BB102_84:
ld.local.u64 %rd159, [%rd149];
or.b64 %rd453, %rd159, %rd291;
and.b64 %rd454, %rd453, -4294967296;
setp.eq.s64	%p63, %rd454, 0;
@%p63 bra BB102_86;

div.s64 %rd702, %rd159, %rd291;
bra.uni BB102_87;

BB102_86:
cvt.u32.u64	%r103, %rd291;
cvt.u32.u64	%r104, %rd159;
div.u32 %r105, %r104, %r103;
cvt.u64.u32	%rd702, %r105;

BB102_87:
setp.ge.s64	%p103, %rd701, %rd702;

BB102_88:
selp.b64	%rd459, %rd149, %rd152, %p103;
ld.local.u64 %rd163, [%rd459];
ld.local.u64 %rd164, [%rd459+8];
@%p103 bra BB102_90;
bra.uni BB102_89;

BB102_90:
add.s64 %rd467, %rd428, %rd2;
add.s64 %rd167, %rd467, 16;
mov.u64 %rd757, %rd167;
ld.global.u64 %rd468, [%rd144+16];
st.local.u64 [%rd149], %rd468;
ld.global.u64 %rd471, [%rd144+24];
st.local.u64 [%rd149+8], %rd471;
mov.u64 %rd734, %rd147;
mov.u64 %rd735, %rd147;
mov.u64 %rd758, %rd167;
bra.uni BB102_91;

BB102_89:
add.s64 %rd461, %rd431, %rd2;
add.s64 %rd165, %rd461, 16;
mov.u64 %rd734, %rd165;
ld.global.u64 %rd462, [%rd147+16];
st.local.u64 [%rd152], %rd462;
ld.global.u64 %rd465, [%rd147+24];
st.local.u64 [%rd152+8], %rd465;
mov.u64 %rd735, %rd165;
mov.u64 %rd757, %rd144;
mov.u64 %rd758, %rd144;

BB102_91:
mov.u64 %rd172, %rd757;
mov.u64 %rd756, %rd758;
mov.u64 %rd170, %rd734;
mov.u64 %rd733, %rd735;
mov.pred %p104, -1;
setp.ge.u64	%p65, %rd733, %rd148;
@%p65 bra BB102_100;

mov.pred %p104, 0;
setp.ge.u64	%p67, %rd756, %rd145;
@%p67 bra BB102_100;

ld.local.u64 %rd173, [%rd152];
or.b64 %rd474, %rd173, %rd291;
and.b64 %rd475, %rd474, -4294967296;
setp.eq.s64	%p68, %rd475, 0;
@%p68 bra BB102_95;

div.s64 %rd703, %rd173, %rd291;
bra.uni BB102_96;

BB102_95:
cvt.u32.u64	%r106, %rd291;
cvt.u32.u64	%r107, %rd173;
div.u32 %r108, %r107, %r106;
cvt.u64.u32	%rd703, %r108;

BB102_96:
ld.local.u64 %rd177, [%rd149];
or.b64 %rd478, %rd177, %rd291;
and.b64 %rd479, %rd478, -4294967296;
setp.eq.s64	%p69, %rd479, 0;
@%p69 bra BB102_98;

div.s64 %rd704, %rd177, %rd291;
bra.uni BB102_99;

BB102_98:
cvt.u32.u64	%r109, %rd291;
cvt.u32.u64	%r110, %rd177;
div.u32 %r111, %r110, %r109;
cvt.u64.u32	%rd704, %r111;

BB102_99:
setp.ge.s64	%p104, %rd703, %rd704;

BB102_100:
selp.b64	%rd484, %rd149, %rd152, %p104;
ld.local.u64 %rd181, [%rd484];
ld.local.u64 %rd182, [%rd484+8];
@%p104 bra BB102_102;
bra.uni BB102_101;

BB102_102:
add.s64 %rd756, %rd756, 16;
add.s64 %rd186, %rd172, 16;
ld.global.u64 %rd489, [%rd172+16];
st.local.u64 [%rd149], %rd489;
ld.global.u64 %rd492, [%rd172+24];
st.local.u64 [%rd149+8], %rd492;
mov.u64 %rd732, %rd170;
mov.u64 %rd755, %rd186;
bra.uni BB102_103;

BB102_101:
add.s64 %rd733, %rd733, 16;
add.s64 %rd184, %rd170, 16;
ld.global.u64 %rd485, [%rd170+16];
st.local.u64 [%rd152], %rd485;
ld.global.u64 %rd488, [%rd170+24];
st.local.u64 [%rd152+8], %rd488;
mov.u64 %rd732, %rd184;
mov.u64 %rd755, %rd172;

BB102_103:
mov.u64 %rd190, %rd755;
mov.u64 %rd754, %rd756;
mov.u64 %rd188, %rd732;
mov.u64 %rd731, %rd733;
mov.pred %p105, -1;
setp.ge.u64	%p71, %rd731, %rd148;
@%p71 bra BB102_112;

mov.pred %p105, 0;
setp.ge.u64	%p73, %rd754, %rd145;
@%p73 bra BB102_112;

ld.local.u64 %rd191, [%rd152];
or.b64 %rd495, %rd191, %rd291;
and.b64 %rd496, %rd495, -4294967296;
setp.eq.s64	%p74, %rd496, 0;
@%p74 bra BB102_107;

div.s64 %rd705, %rd191, %rd291;
bra.uni BB102_108;

BB102_107:
cvt.u32.u64	%r112, %rd291;
cvt.u32.u64	%r113, %rd191;
div.u32 %r114, %r113, %r112;
cvt.u64.u32	%rd705, %r114;

BB102_108:
ld.local.u64 %rd195, [%rd149];
or.b64 %rd499, %rd195, %rd291;
and.b64 %rd500, %rd499, -4294967296;
setp.eq.s64	%p75, %rd500, 0;
@%p75 bra BB102_110;

div.s64 %rd706, %rd195, %rd291;
bra.uni BB102_111;

BB102_110:
cvt.u32.u64	%r115, %rd291;
cvt.u32.u64	%r116, %rd195;
div.u32 %r117, %r116, %r115;
cvt.u64.u32	%rd706, %r117;

BB102_111:
setp.ge.s64	%p105, %rd705, %rd706;

BB102_112:
selp.b64	%rd505, %rd149, %rd152, %p105;
ld.local.u64 %rd199, [%rd505];
ld.local.u64 %rd200, [%rd505+8];
@%p105 bra BB102_114;
bra.uni BB102_113;

BB102_114:
add.s64 %rd754, %rd754, 16;
add.s64 %rd204, %rd190, 16;
ld.global.u64 %rd510, [%rd190+16];
st.local.u64 [%rd149], %rd510;
ld.global.u64 %rd513, [%rd190+24];
st.local.u64 [%rd149+8], %rd513;
mov.u64 %rd730, %rd188;
mov.u64 %rd753, %rd204;
bra.uni BB102_115;

BB102_113:
add.s64 %rd731, %rd731, 16;
add.s64 %rd202, %rd188, 16;
ld.global.u64 %rd506, [%rd188+16];
st.local.u64 [%rd152], %rd506;
ld.global.u64 %rd509, [%rd188+24];
st.local.u64 [%rd152+8], %rd509;
mov.u64 %rd730, %rd202;
mov.u64 %rd753, %rd190;

BB102_115:
mov.u64 %rd208, %rd753;
mov.u64 %rd752, %rd754;
mov.u64 %rd206, %rd730;
mov.u64 %rd729, %rd731;
mov.pred %p106, -1;
setp.ge.u64	%p77, %rd729, %rd148;
@%p77 bra BB102_124;

mov.pred %p106, 0;
setp.ge.u64	%p79, %rd752, %rd145;
@%p79 bra BB102_124;

ld.local.u64 %rd209, [%rd152];
or.b64 %rd516, %rd209, %rd291;
and.b64 %rd517, %rd516, -4294967296;
setp.eq.s64	%p80, %rd517, 0;
@%p80 bra BB102_119;

div.s64 %rd707, %rd209, %rd291;
bra.uni BB102_120;

BB102_119:
cvt.u32.u64	%r118, %rd291;
cvt.u32.u64	%r119, %rd209;
div.u32 %r120, %r119, %r118;
cvt.u64.u32	%rd707, %r120;

BB102_120:
ld.local.u64 %rd213, [%rd149];
or.b64 %rd520, %rd213, %rd291;
and.b64 %rd521, %rd520, -4294967296;
setp.eq.s64	%p81, %rd521, 0;
@%p81 bra BB102_122;

div.s64 %rd708, %rd213, %rd291;
bra.uni BB102_123;

BB102_122:
cvt.u32.u64	%r121, %rd291;
cvt.u32.u64	%r122, %rd213;
div.u32 %r123, %r122, %r121;
cvt.u64.u32	%rd708, %r123;

BB102_123:
setp.ge.s64	%p106, %rd707, %rd708;

BB102_124:
selp.b64	%rd526, %rd149, %rd152, %p106;
ld.local.u64 %rd217, [%rd526];
ld.local.u64 %rd218, [%rd526+8];
@%p106 bra BB102_126;
bra.uni BB102_125;

BB102_126:
add.s64 %rd752, %rd752, 16;
add.s64 %rd222, %rd208, 16;
ld.global.u64 %rd531, [%rd208+16];
st.local.u64 [%rd149], %rd531;
ld.global.u64 %rd534, [%rd208+24];
st.local.u64 [%rd149+8], %rd534;
mov.u64 %rd728, %rd206;
mov.u64 %rd751, %rd222;
bra.uni BB102_127;

BB102_125:
add.s64 %rd729, %rd729, 16;
add.s64 %rd220, %rd206, 16;
ld.global.u64 %rd527, [%rd206+16];
st.local.u64 [%rd152], %rd527;
ld.global.u64 %rd530, [%rd206+24];
st.local.u64 [%rd152+8], %rd530;
mov.u64 %rd728, %rd220;
mov.u64 %rd751, %rd208;

BB102_127:
mov.u64 %rd226, %rd751;
mov.u64 %rd750, %rd752;
mov.u64 %rd224, %rd728;
mov.u64 %rd727, %rd729;
mov.pred %p107, -1;
setp.ge.u64	%p83, %rd727, %rd148;
@%p83 bra BB102_136;

mov.pred %p107, 0;
setp.ge.u64	%p85, %rd750, %rd145;
@%p85 bra BB102_136;

ld.local.u64 %rd227, [%rd152];
or.b64 %rd537, %rd227, %rd291;
and.b64 %rd538, %rd537, -4294967296;
setp.eq.s64	%p86, %rd538, 0;
@%p86 bra BB102_131;

div.s64 %rd709, %rd227, %rd291;
bra.uni BB102_132;

BB102_131:
cvt.u32.u64	%r124, %rd291;
cvt.u32.u64	%r125, %rd227;
div.u32 %r126, %r125, %r124;
cvt.u64.u32	%rd709, %r126;

BB102_132:
ld.local.u64 %rd231, [%rd149];
or.b64 %rd541, %rd231, %rd291;
and.b64 %rd542, %rd541, -4294967296;
setp.eq.s64	%p87, %rd542, 0;
@%p87 bra BB102_134;

div.s64 %rd710, %rd231, %rd291;
bra.uni BB102_135;

BB102_134:
cvt.u32.u64	%r127, %rd291;
cvt.u32.u64	%r128, %rd231;
div.u32 %r129, %r128, %r127;
cvt.u64.u32	%rd710, %r129;

BB102_135:
setp.ge.s64	%p107, %rd709, %rd710;

BB102_136:
selp.b64	%rd547, %rd149, %rd152, %p107;
ld.local.u64 %rd235, [%rd547];
ld.local.u64 %rd236, [%rd547+8];
@%p107 bra BB102_138;
bra.uni BB102_137;

BB102_138:
add.s64 %rd750, %rd750, 16;
add.s64 %rd240, %rd226, 16;
ld.global.u64 %rd552, [%rd226+16];
st.local.u64 [%rd149], %rd552;
ld.global.u64 %rd555, [%rd226+24];
st.local.u64 [%rd149+8], %rd555;
mov.u64 %rd726, %rd224;
mov.u64 %rd749, %rd240;
bra.uni BB102_139;

BB102_137:
add.s64 %rd727, %rd727, 16;
add.s64 %rd238, %rd224, 16;
ld.global.u64 %rd548, [%rd224+16];
st.local.u64 [%rd152], %rd548;
ld.global.u64 %rd551, [%rd224+24];
st.local.u64 [%rd152+8], %rd551;
mov.u64 %rd726, %rd238;
mov.u64 %rd749, %rd226;

BB102_139:
mov.u64 %rd244, %rd749;
mov.u64 %rd748, %rd750;
mov.u64 %rd242, %rd726;
mov.u64 %rd725, %rd727;
mov.pred %p108, -1;
setp.ge.u64	%p89, %rd725, %rd148;
@%p89 bra BB102_148;

mov.pred %p108, 0;
setp.ge.u64	%p91, %rd748, %rd145;
@%p91 bra BB102_148;

ld.local.u64 %rd245, [%rd152];
or.b64 %rd558, %rd245, %rd291;
and.b64 %rd559, %rd558, -4294967296;
setp.eq.s64	%p92, %rd559, 0;
@%p92 bra BB102_143;

div.s64 %rd711, %rd245, %rd291;
bra.uni BB102_144;

BB102_143:
cvt.u32.u64	%r130, %rd291;
cvt.u32.u64	%r131, %rd245;
div.u32 %r132, %r131, %r130;
cvt.u64.u32	%rd711, %r132;

BB102_144:
ld.local.u64 %rd249, [%rd149];
or.b64 %rd562, %rd249, %rd291;
and.b64 %rd563, %rd562, -4294967296;
setp.eq.s64	%p93, %rd563, 0;
@%p93 bra BB102_146;

div.s64 %rd712, %rd249, %rd291;
bra.uni BB102_147;

BB102_146:
cvt.u32.u64	%r133, %rd291;
cvt.u32.u64	%r134, %rd249;
div.u32 %r135, %r134, %r133;
cvt.u64.u32	%rd712, %r135;

BB102_147:
setp.ge.s64	%p108, %rd711, %rd712;

BB102_148:
selp.b64	%rd568, %rd149, %rd152, %p108;
ld.local.u64 %rd253, [%rd568];
ld.local.u64 %rd254, [%rd568+8];
@%p108 bra BB102_150;
bra.uni BB102_149;

BB102_150:
add.s64 %rd748, %rd748, 16;
add.s64 %rd258, %rd244, 16;
ld.global.u64 %rd573, [%rd244+16];
st.local.u64 [%rd149], %rd573;
ld.global.u64 %rd576, [%rd244+24];
st.local.u64 [%rd149+8], %rd576;
mov.u64 %rd724, %rd242;
mov.u64 %rd747, %rd258;
bra.uni BB102_151;

BB102_149:
add.s64 %rd725, %rd725, 16;
add.s64 %rd256, %rd242, 16;
ld.global.u64 %rd569, [%rd242+16];
st.local.u64 [%rd152], %rd569;
ld.global.u64 %rd572, [%rd242+24];
st.local.u64 [%rd152+8], %rd572;
mov.u64 %rd724, %rd256;
mov.u64 %rd747, %rd244;

BB102_151:
mov.pred %p109, -1;
setp.ge.u64	%p95, %rd725, %rd148;
@%p95 bra BB102_160;

mov.pred %p109, 0;
setp.ge.u64	%p97, %rd748, %rd145;
@%p97 bra BB102_160;

ld.local.u64 %rd263, [%rd152];
or.b64 %rd579, %rd263, %rd291;
and.b64 %rd580, %rd579, -4294967296;
setp.eq.s64	%p98, %rd580, 0;
@%p98 bra BB102_155;

div.s64 %rd759, %rd263, %rd291;
bra.uni BB102_156;

BB102_155:
cvt.u32.u64	%r136, %rd291;
cvt.u32.u64	%r137, %rd263;
div.u32 %r138, %r137, %r136;
cvt.u64.u32	%rd759, %r138;

BB102_156:
ld.local.u64 %rd267, [%rd149];
or.b64 %rd583, %rd267, %rd291;
and.b64 %rd584, %rd583, -4294967296;
setp.eq.s64	%p99, %rd584, 0;
@%p99 bra BB102_158;

div.s64 %rd760, %rd267, %rd291;
bra.uni BB102_159;

BB102_158:
cvt.u32.u64	%r139, %rd291;
cvt.u32.u64	%r140, %rd267;
div.u32 %r141, %r140, %r139;
cvt.u64.u32	%rd760, %r141;

BB102_159:
setp.ge.s64	%p109, %rd759, %rd760;

BB102_160:
selp.b64	%rd589, %rd149, %rd152, %p109;
ld.local.u64 %rd271, [%rd589];
ld.local.u64 %rd272, [%rd589+8];
@%p109 bra BB102_162;
bra.uni BB102_161;

BB102_162:
ld.global.u64 %rd594, [%rd747+16];
st.local.u64 [%rd149], %rd594;
ld.global.u64 %rd597, [%rd747+24];
st.local.u64 [%rd149+8], %rd597;
bra.uni BB102_163;

BB102_161:
ld.global.u64 %rd590, [%rd724+16];
st.local.u64 [%rd152], %rd590;
ld.global.u64 %rd593, [%rd724+24];
st.local.u64 [%rd152+8], %rd593;

BB102_163:
bar.sync 0;
mov.u32 %r146, %ctaid.x;
ld.param.u64 %rd618, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24virtualized_smem_closureINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESE_SE_SE_SE_SE_SE_SE_EENSA_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESK_EEEENSB_INSC_IlSJ_SK_SK_EEEENS_12zip_iteratorINSD_INS_10device_ptrIlEESR_SE_SE_SE_SE_SE_SE_SE_SE_EEEENSA_13compare_firstI9SliceCompEEEEPSF_EEEEvT__param_0+56];
cvt.u64.u32	%rd617, %r146;
mul.lo.s64 %rd616, %rd617, %rd618;
add.s64 %rd601, %rd410, %rd616;
shl.b64 %rd602, %rd601, 4;
add.s64 %rd603, %rd2, %rd602;
st.global.u64 [%rd603], %rd163;
st.global.u64 [%rd603+8], %rd164;
st.global.u64 [%rd603+16], %rd181;
st.global.u64 [%rd603+24], %rd182;
st.global.u64 [%rd603+32], %rd199;
st.global.u64 [%rd603+40], %rd200;
st.global.u64 [%rd603+48], %rd217;
st.global.u64 [%rd603+56], %rd218;
st.global.u64 [%rd603+64], %rd235;
st.global.u64 [%rd603+72], %rd236;
st.global.u64 [%rd603+80], %rd253;
st.global.u64 [%rd603+88], %rd254;
st.global.u64 [%rd603+96], %rd271;
st.global.u64 [%rd603+104], %rd272;
bar.sync 0;
setp.ge.s64	%p100, %rd764, %rd123;
@%p100 bra BB102_166;

mov.u32 %r148, %ctaid.x;
mov.u32 %r147, %tid.x;
cvta.to.global.u64 %rd604, %rd289;
cvta.to.global.u64 %rd605, %rd290;
mul.wide.u32 %rd607, %r148, 1792;
cvt.u64.u32	%rd608, %r147;
add.s64 %rd609, %rd607, %rd608;
shl.b64 %rd610, %rd609, 3;
add.s64 %rd763, %rd605, %rd610;
add.s64 %rd762, %rd604, %rd610;
mul.lo.s64 %rd611, %rd292, %rd63;
add.s64 %rd612, %rd611, %rd608;
shl.b64 %rd613, %rd612, 4;
add.s64 %rd761, %rd2, %rd613;

BB102_165:
ld.global.u64 %rd614, [%rd761];
st.global.u64 [%rd762], %rd614;
ld.global.u64 %rd615, [%rd761+8];
st.global.u64 [%rd763], %rd615;
add.s64 %rd763, %rd763, 2048;
add.s64 %rd762, %rd762, 2048;
add.s64 %rd761, %rd761, 4096;
add.s64 %rd764, %rd764, 256;
setp.lt.s64	%p101, %rd764, %rd123;
@%p101 bra BB102_165;

BB102_166:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI9SliceCompEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0[56]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.local .align 8 .b8 __local_depot103[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<105>;
.reg .b32 %r<131>;
.reg .b64 %rd<715>;


mov.u64 %rd714, __local_depot103;
cvta.local.u64 %SP, %rd714;
ld.param.u64 %rd282, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0+48];
ld.param.u64 %rd281, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0+40];
ld.param.u64 %rd280, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0+32];
ld.param.u64 %rd276, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0];
ld.param.u64 %rd278, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0+16];
ld.param.u64 %rd279, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0+24];
ld.param.u64 %rd277, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS3_24stable_merge_sort_detail33merge_adjacent_partitions_closureILj7ENS3_31statically_blocked_thread_arrayILj256EEElNS_6detail15normal_iteratorINS_7pointerINS_5tupleIllNS_9null_typeESD_SD_SD_SD_SD_SD_SD_EENS9_22execute_with_allocatorI18THCThrustAllocatorNS2_22execute_on_stream_baseEEENS_11use_defaultESJ_EEEENSA_INSB_IlSI_SJ_SJ_EEEENS_12zip_iteratorINSC_INS_10device_ptrIlEESQ_SD_SD_SD_SD_SD_SD_SD_SD_EEEENS9_13compare_firstI9SliceCompEEEEEEvT__param_0+8];
cvta.to.global.u64 %rd1, %rd277;
cvta.to.global.u64 %rd283, %rd279;
cvt.u32.u64	%r1, %rd278;
cvt.u32.u64	%r17, %rd276;
mov.u32 %r18, %ctaid.x;
mul.wide.u32 %rd284, %r18, 8;
add.s64 %rd285, %rd283, %rd284;
ld.global.u32 %r2, [%rd285];
ld.global.u32 %r19, [%rd285+8];
neg.s32 %r20, %r17;
and.b32 %r3, %r18, %r20;
shr.s32 %r4, %r17, 1;
mul.lo.s32 %r5, %r3, 1792;
add.s32 %r21, %r19, %r5;
min.s32 %r130, %r21, %r1;
add.s32 %r22, %r18, %r4;
mul.lo.s32 %r23, %r22, 1792;
sub.s32 %r24, %r23, %r2;
min.s32 %r7, %r24, %r1;
add.s32 %r25, %r23, 1792;
sub.s32 %r26, %r25, %r19;
min.s32 %r129, %r26, %r1;
add.s32 %r27, %r17, -1;
and.b32 %r28, %r18, %r27;
setp.ne.s32	%p15, %r27, %r28;
@%p15 bra BB103_2;

add.s32 %r29, %r3, %r4;
mul.lo.s32 %r30, %r29, 1792;
min.s32 %r130, %r30, %r1;
mad.lo.s32 %r31, %r4, 2, %r3;
mul.lo.s32 %r32, %r31, 1792;
min.s32 %r129, %r32, %r1;

BB103_2:
add.s32 %r33, %r5, %r2;
cvt.s64.s32	%rd286, %r129;
cvt.s64.s32	%rd2, %r7;
sub.s64 %rd3, %rd286, %rd2;
cvt.s64.s32	%rd287, %r130;
cvt.s64.s32	%rd288, %r33;
sub.s64 %rd4, %rd287, %rd288;
setp.gt.s64	%p16, %rd4, 1791;
mov.u32 %r13, %tid.x;
cvt.u64.u32	%rd713, %r13;
add.s64 %rd289, %rd713, %rd288;
shl.b64 %rd290, %rd289, 4;
add.s64 %rd6, %rd1, %rd290;
@%p16 bra BB103_17;
bra.uni BB103_3;

BB103_17:
ld.global.u64 %rd597, [%rd6];
ld.global.u64 %rd578, [%rd6+8];
ld.global.u64 %rd598, [%rd6+4096];
ld.global.u64 %rd577, [%rd6+4104];
ld.global.u64 %rd599, [%rd6+8192];
ld.global.u64 %rd576, [%rd6+8200];
ld.global.u64 %rd600, [%rd6+12288];
ld.global.u64 %rd575, [%rd6+12296];
ld.global.u64 %rd601, [%rd6+16384];
ld.global.u64 %rd574, [%rd6+16392];
ld.global.u64 %rd602, [%rd6+20480];
ld.global.u64 %rd573, [%rd6+20488];
ld.global.u64 %rd603, [%rd6+24576];
ld.global.u64 %rd572, [%rd6+24584];
bra.uni BB103_18;

BB103_3:
mov.u64 %rd292, 0;
mov.u64 %rd578, %rd292;
setp.ge.s64	%p17, %rd713, %rd4;
mov.u64 %rd609, %rd292;
@%p17 bra BB103_5;

ld.global.u64 %rd7, [%rd6];
ld.global.u64 %rd578, [%rd6+8];
mov.u64 %rd609, %rd7;

BB103_5:
mov.u64 %rd585, %rd609;
mov.u64 %rd597, %rd585;
cvt.u32.u64	%r34, %rd713;
add.s32 %r35, %r34, 256;
cvt.u64.u32	%rd295, %r35;
mov.u64 %rd577, %rd292;
setp.ge.s64	%p18, %rd295, %rd4;
mov.u64 %rd608, %rd292;
@%p18 bra BB103_7;

ld.global.u64 %rd608, [%rd6+4096];
ld.global.u64 %rd577, [%rd6+4104];

BB103_7:
mov.u64 %rd598, %rd608;
add.s32 %r36, %r13, 512;
cvt.u64.u32	%rd298, %r36;
mov.u64 %rd576, %rd292;
setp.ge.s64	%p19, %rd298, %rd4;
mov.u64 %rd607, %rd292;
@%p19 bra BB103_9;

ld.global.u64 %rd607, [%rd6+8192];
ld.global.u64 %rd576, [%rd6+8200];

BB103_9:
mov.u64 %rd599, %rd607;
add.s32 %r37, %r13, 768;
cvt.u64.u32	%rd301, %r37;
mov.u64 %rd575, %rd292;
setp.ge.s64	%p20, %rd301, %rd4;
mov.u64 %rd606, %rd292;
@%p20 bra BB103_11;

ld.global.u64 %rd606, [%rd6+12288];
ld.global.u64 %rd575, [%rd6+12296];

BB103_11:
mov.u64 %rd600, %rd606;
add.s32 %r38, %r13, 1024;
cvt.u64.u32	%rd304, %r38;
mov.u64 %rd574, %rd292;
setp.ge.s64	%p21, %rd304, %rd4;
mov.u64 %rd605, %rd292;
@%p21 bra BB103_13;

ld.global.u64 %rd605, [%rd6+16384];
ld.global.u64 %rd574, [%rd6+16392];

BB103_13:
mov.u64 %rd601, %rd605;
add.s32 %r39, %r13, 1280;
cvt.u64.u32	%rd307, %r39;
mov.u64 %rd573, %rd292;
setp.ge.s64	%p22, %rd307, %rd4;
mov.u64 %rd604, %rd292;
@%p22 bra BB103_15;

ld.global.u64 %rd604, [%rd6+20480];
ld.global.u64 %rd573, [%rd6+20488];

BB103_15:
mov.u64 %rd602, %rd604;
add.s32 %r40, %r13, 1536;
cvt.u64.u32	%rd310, %r40;
mov.u64 %rd572, %rd292;
setp.ge.s64	%p23, %rd310, %rd4;
mov.u64 %rd603, %rd292;
@%p23 bra BB103_18;

ld.global.u64 %rd603, [%rd6+24576];
ld.global.u64 %rd572, [%rd6+24584];

BB103_18:
@%p16 bra BB103_33;
bra.uni BB103_19;

BB103_33:
mul.wide.u32 %rd339, %r13, 16;
mov.u64 %rd340, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd341, %rd340, %rd339;
st.shared.u64 [%rd341], %rd597;
st.shared.u64 [%rd341+8], %rd578;
st.shared.u64 [%rd341+4096], %rd598;
st.shared.u64 [%rd341+4104], %rd577;
st.shared.u64 [%rd341+8192], %rd599;
st.shared.u64 [%rd341+8200], %rd576;
st.shared.u64 [%rd341+12288], %rd600;
st.shared.u64 [%rd341+12296], %rd575;
st.shared.u64 [%rd341+16384], %rd601;
st.shared.u64 [%rd341+16392], %rd574;
st.shared.u64 [%rd341+20480], %rd602;
st.shared.u64 [%rd341+20488], %rd573;
st.shared.u64 [%rd341+24576], %rd603;
st.shared.u64 [%rd341+24584], %rd572;
bra.uni BB103_34;

BB103_19:
setp.ge.s64	%p25, %rd713, %rd4;
@%p25 bra BB103_21;

mul.wide.u32 %rd312, %r13, 16;
mov.u64 %rd313, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd314, %rd313, %rd312;
st.shared.u64 [%rd314], %rd597;
st.shared.u64 [%rd314+8], %rd578;

BB103_21:
add.s32 %r44, %r13, 256;
cvt.u64.u32	%rd315, %r44;
setp.ge.s64	%p26, %rd315, %rd4;
@%p26 bra BB103_23;

mul.wide.u32 %rd316, %r13, 16;
mov.u64 %rd317, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd318, %rd317, %rd316;
st.shared.u64 [%rd318+4096], %rd598;
st.shared.u64 [%rd318+4104], %rd577;

BB103_23:
add.s32 %r47, %r13, 512;
cvt.u64.u32	%rd319, %r47;
setp.ge.s64	%p27, %rd319, %rd4;
@%p27 bra BB103_25;

mul.wide.u32 %rd320, %r13, 16;
mov.u64 %rd321, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd322, %rd321, %rd320;
st.shared.u64 [%rd322+8192], %rd599;
st.shared.u64 [%rd322+8200], %rd576;

BB103_25:
add.s32 %r50, %r13, 768;
cvt.u64.u32	%rd323, %r50;
setp.ge.s64	%p28, %rd323, %rd4;
@%p28 bra BB103_27;

mul.wide.u32 %rd324, %r13, 16;
mov.u64 %rd325, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd326, %rd325, %rd324;
st.shared.u64 [%rd326+12288], %rd600;
st.shared.u64 [%rd326+12296], %rd575;

BB103_27:
add.s32 %r53, %r13, 1024;
cvt.u64.u32	%rd327, %r53;
setp.ge.s64	%p29, %rd327, %rd4;
@%p29 bra BB103_29;

mul.wide.u32 %rd328, %r13, 16;
mov.u64 %rd329, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd330, %rd329, %rd328;
st.shared.u64 [%rd330+16384], %rd601;
st.shared.u64 [%rd330+16392], %rd574;

BB103_29:
add.s32 %r56, %r13, 1280;
cvt.u64.u32	%rd331, %r56;
setp.ge.s64	%p30, %rd331, %rd4;
@%p30 bra BB103_31;

mul.wide.u32 %rd332, %r13, 16;
mov.u64 %rd333, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd334, %rd333, %rd332;
st.shared.u64 [%rd334+20480], %rd602;
st.shared.u64 [%rd334+20488], %rd573;

BB103_31:
add.s32 %r59, %r13, 1536;
cvt.u64.u32	%rd335, %r59;
setp.ge.s64	%p31, %rd335, %rd4;
@%p31 bra BB103_34;

mul.wide.u32 %rd336, %r13, 16;
mov.u64 %rd337, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd338, %rd337, %rd336;
st.shared.u64 [%rd338+24576], %rd603;
st.shared.u64 [%rd338+24584], %rd572;

BB103_34:
setp.gt.s64	%p32, %rd3, 1791;
add.s64 %rd342, %rd713, %rd2;
shl.b64 %rd343, %rd342, 4;
add.s64 %rd62, %rd1, %rd343;
@%p32 bra BB103_49;
bra.uni BB103_35;

BB103_49:
ld.global.u64 %rd635, [%rd62];
ld.global.u64 %rd616, [%rd62+8];
ld.global.u64 %rd636, [%rd62+4096];
ld.global.u64 %rd615, [%rd62+4104];
ld.global.u64 %rd637, [%rd62+8192];
ld.global.u64 %rd614, [%rd62+8200];
ld.global.u64 %rd638, [%rd62+12288];
ld.global.u64 %rd613, [%rd62+12296];
ld.global.u64 %rd639, [%rd62+16384];
ld.global.u64 %rd612, [%rd62+16392];
ld.global.u64 %rd640, [%rd62+20480];
ld.global.u64 %rd611, [%rd62+20488];
ld.global.u64 %rd641, [%rd62+24576];
ld.global.u64 %rd610, [%rd62+24584];
bra.uni BB103_50;

BB103_35:
mov.u64 %rd345, 0;
mov.u64 %rd616, %rd345;
setp.ge.s64	%p33, %rd713, %rd3;
mov.u64 %rd647, %rd345;
@%p33 bra BB103_37;

ld.global.u64 %rd63, [%rd62];
ld.global.u64 %rd616, [%rd62+8];
mov.u64 %rd647, %rd63;

BB103_37:
mov.u64 %rd623, %rd647;
mov.u64 %rd635, %rd623;
cvt.u32.u64	%r62, %rd713;
add.s32 %r63, %r62, 256;
cvt.u64.u32	%rd348, %r63;
mov.u64 %rd615, %rd345;
setp.ge.s64	%p34, %rd348, %rd3;
mov.u64 %rd646, %rd345;
@%p34 bra BB103_39;

ld.global.u64 %rd646, [%rd62+4096];
ld.global.u64 %rd615, [%rd62+4104];

BB103_39:
mov.u64 %rd636, %rd646;
add.s32 %r64, %r13, 512;
cvt.u64.u32	%rd351, %r64;
mov.u64 %rd614, %rd345;
setp.ge.s64	%p35, %rd351, %rd3;
mov.u64 %rd645, %rd345;
@%p35 bra BB103_41;

ld.global.u64 %rd645, [%rd62+8192];
ld.global.u64 %rd614, [%rd62+8200];

BB103_41:
mov.u64 %rd637, %rd645;
add.s32 %r65, %r13, 768;
cvt.u64.u32	%rd354, %r65;
mov.u64 %rd613, %rd345;
setp.ge.s64	%p36, %rd354, %rd3;
mov.u64 %rd644, %rd345;
@%p36 bra BB103_43;

ld.global.u64 %rd644, [%rd62+12288];
ld.global.u64 %rd613, [%rd62+12296];

BB103_43:
mov.u64 %rd638, %rd644;
add.s32 %r66, %r13, 1024;
cvt.u64.u32	%rd357, %r66;
mov.u64 %rd612, %rd345;
setp.ge.s64	%p37, %rd357, %rd3;
mov.u64 %rd643, %rd345;
@%p37 bra BB103_45;

ld.global.u64 %rd643, [%rd62+16384];
ld.global.u64 %rd612, [%rd62+16392];

BB103_45:
mov.u64 %rd639, %rd643;
add.s32 %r67, %r13, 1280;
cvt.u64.u32	%rd360, %r67;
mov.u64 %rd611, %rd345;
setp.ge.s64	%p38, %rd360, %rd3;
mov.u64 %rd642, %rd345;
@%p38 bra BB103_47;

ld.global.u64 %rd642, [%rd62+20480];
ld.global.u64 %rd611, [%rd62+20488];

BB103_47:
mov.u64 %rd640, %rd642;
add.s32 %r68, %r13, 1536;
cvt.u64.u32	%rd363, %r68;
mov.u64 %rd610, %rd345;
setp.ge.s64	%p39, %rd363, %rd3;
mov.u64 %rd641, %rd345;
@%p39 bra BB103_50;

ld.global.u64 %rd641, [%rd62+24576];
ld.global.u64 %rd610, [%rd62+24584];

BB103_50:
add.s64 %rd364, %rd713, %rd4;
shl.b64 %rd365, %rd364, 4;
mov.u64 %rd366, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd118, %rd366, %rd365;
@%p32 bra BB103_64;
bra.uni BB103_51;

BB103_64:
st.shared.u64 [%rd118], %rd635;
st.shared.u64 [%rd118+8], %rd616;
st.shared.u64 [%rd118+4096], %rd636;
st.shared.u64 [%rd118+4104], %rd615;
st.shared.u64 [%rd118+8192], %rd637;
st.shared.u64 [%rd118+8200], %rd614;
st.shared.u64 [%rd118+12288], %rd638;
st.shared.u64 [%rd118+12296], %rd613;
st.shared.u64 [%rd118+16384], %rd639;
st.shared.u64 [%rd118+16392], %rd612;
st.shared.u64 [%rd118+20480], %rd640;
st.shared.u64 [%rd118+20488], %rd611;
bra.uni BB103_65;

BB103_51:
setp.ge.s64	%p41, %rd713, %rd3;
@%p41 bra BB103_53;

st.shared.u64 [%rd118], %rd635;
st.shared.u64 [%rd118+8], %rd616;

BB103_53:
cvt.u32.u64	%r69, %rd713;
add.s32 %r70, %r69, 256;
cvt.u64.u32	%rd367, %r70;
setp.ge.s64	%p42, %rd367, %rd3;
@%p42 bra BB103_55;

st.shared.u64 [%rd118+4096], %rd636;
st.shared.u64 [%rd118+4104], %rd615;

BB103_55:
add.s32 %r71, %r13, 512;
cvt.u64.u32	%rd368, %r71;
setp.ge.s64	%p43, %rd368, %rd3;
@%p43 bra BB103_57;

st.shared.u64 [%rd118+8192], %rd637;
st.shared.u64 [%rd118+8200], %rd614;

BB103_57:
add.s32 %r72, %r13, 768;
cvt.u64.u32	%rd369, %r72;
setp.ge.s64	%p44, %rd369, %rd3;
@%p44 bra BB103_59;

st.shared.u64 [%rd118+12288], %rd638;
st.shared.u64 [%rd118+12296], %rd613;

BB103_59:
add.s32 %r73, %r13, 1024;
cvt.u64.u32	%rd370, %r73;
setp.ge.s64	%p45, %rd370, %rd3;
@%p45 bra BB103_61;

st.shared.u64 [%rd118+16384], %rd639;
st.shared.u64 [%rd118+16392], %rd612;

BB103_61:
add.s32 %r74, %r13, 1280;
cvt.u64.u32	%rd371, %r74;
setp.ge.s64	%p46, %rd371, %rd3;
@%p46 bra BB103_63;

st.shared.u64 [%rd118+20480], %rd640;
st.shared.u64 [%rd118+20488], %rd611;

BB103_63:
add.s32 %r75, %r13, 1536;
cvt.u64.u32	%rd372, %r75;
setp.ge.s64	%p47, %rd372, %rd3;
@%p47 bra BB103_66;

BB103_65:
st.shared.u64 [%rd118+24576], %rd641;
st.shared.u64 [%rd118+24584], %rd610;

BB103_66:
bar.sync 0;
mul.lo.s32 %r77, %r13, 7;
cvt.u64.u32	%rd373, %r77;
add.s64 %rd120, %rd4, %rd3;
min.s64 %rd121, %rd373, %rd120;
setp.lt.s64	%p48, %rd121, %rd3;
sub.s64 %rd374, %rd121, %rd3;
selp.b64	%rd651, 0, %rd374, %p48;
min.s64 %rd648, %rd4, %rd121;
setp.ge.s64	%p49, %rd651, %rd648;
@%p49 bra BB103_75;

add.s64 %rd375, %rd4, %rd121;
add.s64 %rd124, %rd375, -1;

BB103_68:
add.s64 %rd376, %rd648, %rd651;
shr.s64 %rd127, %rd376, 1;
sub.s64 %rd377, %rd124, %rd127;
shl.b64 %rd378, %rd377, 4;
add.s64 %rd380, %rd366, %rd378;
ld.shared.u64 %rd128, [%rd380];
or.b64 %rd381, %rd128, %rd282;
and.b64 %rd382, %rd381, -4294967296;
setp.eq.s64	%p50, %rd382, 0;
@%p50 bra BB103_70;
bra.uni BB103_69;

BB103_70:
cvt.u32.u64	%r78, %rd282;
cvt.u32.u64	%r79, %rd128;
div.u32 %r80, %r79, %r78;
cvt.u64.u32	%rd649, %r80;
bra.uni BB103_71;

BB103_69:
div.s64 %rd649, %rd128, %rd282;

BB103_71:
shl.b64 %rd383, %rd127, 4;
add.s64 %rd385, %rd366, %rd383;
ld.shared.u64 %rd132, [%rd385];
or.b64 %rd386, %rd132, %rd282;
and.b64 %rd387, %rd386, -4294967296;
setp.eq.s64	%p51, %rd387, 0;
@%p51 bra BB103_73;
bra.uni BB103_72;

BB103_73:
cvt.u32.u64	%r81, %rd282;
cvt.u32.u64	%r82, %rd132;
div.u32 %r83, %r82, %r81;
cvt.u64.u32	%rd650, %r83;
bra.uni BB103_74;

BB103_72:
div.s64 %rd650, %rd132, %rd282;

BB103_74:
add.s64 %rd388, %rd127, 1;
setp.lt.s64	%p52, %rd649, %rd650;
selp.b64	%rd651, %rd651, %rd388, %p52;
selp.b64	%rd648, %rd127, %rd648, %p52;
setp.lt.s64	%p53, %rd651, %rd648;
@%p53 bra BB103_68;

BB103_75:
shl.b64 %rd389, %rd4, 4;
add.s64 %rd139, %rd366, %rd389;
add.s64 %rd391, %rd121, %rd4;
sub.s64 %rd140, %rd391, %rd651;
shl.b64 %rd392, %rd140, 4;
add.s64 %rd141, %rd366, %rd392;
shl.b64 %rd393, %rd651, 4;
add.s64 %rd142, %rd366, %rd393;
ld.shared.u64 %rd394, [%rd142];
ld.shared.u64 %rd395, [%rd142+8];
add.u64 %rd396, %SP, 0;
cvta.to.local.u64 %rd397, %rd396;
st.local.u64 [%rd397+8], %rd395;
st.local.u64 [%rd397], %rd394;
ld.shared.u64 %rd398, [%rd141];
ld.shared.u64 %rd399, [%rd141+8];
add.u64 %rd400, %SP, 16;
cvta.to.local.u64 %rd401, %rd400;
st.local.u64 [%rd401+8], %rd399;
st.local.u64 [%rd401], %rd398;
shl.b64 %rd402, %rd120, 4;
add.s64 %rd143, %rd366, %rd402;
mov.pred %p98, -1;
setp.ge.u64	%p55, %rd141, %rd143;
@%p55 bra BB103_84;

mov.pred %p98, 0;
setp.ge.u64	%p57, %rd142, %rd139;
@%p57 bra BB103_84;

ld.local.u64 %rd144, [%rd401];
or.b64 %rd405, %rd144, %rd282;
and.b64 %rd406, %rd405, -4294967296;
setp.eq.s64	%p58, %rd406, 0;
@%p58 bra BB103_79;

div.s64 %rd652, %rd144, %rd282;
bra.uni BB103_80;

BB103_79:
cvt.u32.u64	%r84, %rd282;
cvt.u32.u64	%r85, %rd144;
div.u32 %r86, %r85, %r84;
cvt.u64.u32	%rd652, %r86;

BB103_80:
ld.local.u64 %rd148, [%rd397];
or.b64 %rd409, %rd148, %rd282;
and.b64 %rd410, %rd409, -4294967296;
setp.eq.s64	%p59, %rd410, 0;
@%p59 bra BB103_82;

div.s64 %rd653, %rd148, %rd282;
bra.uni BB103_83;

BB103_82:
cvt.u32.u64	%r87, %rd282;
cvt.u32.u64	%r88, %rd148;
div.u32 %r89, %r88, %r87;
cvt.u64.u32	%rd653, %r89;

BB103_83:
setp.ge.s64	%p98, %rd652, %rd653;

BB103_84:
selp.b64	%rd415, %rd397, %rd401, %p98;
ld.local.u64 %rd152, [%rd415];
ld.local.u64 %rd153, [%rd415+8];
@%p98 bra BB103_86;
bra.uni BB103_85;

BB103_86:
mov.u64 %rd685, %rd141;
add.s64 %rd425, %rd393, %rd366;
add.s64 %rd158, %rd425, 16;
mov.u64 %rd707, %rd158;
ld.shared.u64 %rd426, [%rd142+16];
ld.shared.u64 %rd429, [%rd142+24];
st.local.u64 [%rd397], %rd426;
st.local.u64 [%rd397+8], %rd429;
mov.u64 %rd674, %rd141;
mov.u64 %rd696, %rd158;
bra.uni BB103_87;

BB103_85:
mov.u64 %rd707, %rd142;
add.s64 %rd418, %rd392, %rd366;
add.s64 %rd155, %rd418, 16;
mov.u64 %rd685, %rd155;
ld.shared.u64 %rd419, [%rd141+16];
ld.shared.u64 %rd422, [%rd141+24];
st.local.u64 [%rd401], %rd419;
st.local.u64 [%rd401+8], %rd422;
mov.u64 %rd674, %rd155;
mov.u64 %rd696, %rd142;

BB103_87:
mov.u64 %rd163, %rd707;
mov.u64 %rd695, %rd696;
mov.u64 %rd161, %rd685;
mov.u64 %rd673, %rd674;
mov.pred %p99, -1;
setp.ge.u64	%p61, %rd673, %rd143;
@%p61 bra BB103_96;

mov.pred %p99, 0;
setp.ge.u64	%p63, %rd695, %rd139;
@%p63 bra BB103_96;

ld.local.u64 %rd164, [%rd401];
or.b64 %rd432, %rd164, %rd282;
and.b64 %rd433, %rd432, -4294967296;
setp.eq.s64	%p64, %rd433, 0;
@%p64 bra BB103_91;

div.s64 %rd654, %rd164, %rd282;
bra.uni BB103_92;

BB103_91:
cvt.u32.u64	%r90, %rd282;
cvt.u32.u64	%r91, %rd164;
div.u32 %r92, %r91, %r90;
cvt.u64.u32	%rd654, %r92;

BB103_92:
ld.local.u64 %rd168, [%rd397];
or.b64 %rd436, %rd168, %rd282;
and.b64 %rd437, %rd436, -4294967296;
setp.eq.s64	%p65, %rd437, 0;
@%p65 bra BB103_94;

div.s64 %rd655, %rd168, %rd282;
bra.uni BB103_95;

BB103_94:
cvt.u32.u64	%r93, %rd282;
cvt.u32.u64	%r94, %rd168;
div.u32 %r95, %r94, %r93;
cvt.u64.u32	%rd655, %r95;

BB103_95:
setp.ge.s64	%p99, %rd654, %rd655;

BB103_96:
selp.b64	%rd442, %rd397, %rd401, %p99;
ld.local.u64 %rd172, [%rd442];
ld.local.u64 %rd173, [%rd442+8];
@%p99 bra BB103_98;
bra.uni BB103_97;

BB103_98:
add.s64 %rd695, %rd695, 16;
add.s64 %rd177, %rd163, 16;
ld.shared.u64 %rd447, [%rd163+16];
ld.shared.u64 %rd450, [%rd163+24];
st.local.u64 [%rd397], %rd447;
st.local.u64 [%rd397+8], %rd450;
mov.u64 %rd684, %rd161;
mov.u64 %rd706, %rd177;
bra.uni BB103_99;

BB103_97:
add.s64 %rd673, %rd673, 16;
add.s64 %rd175, %rd161, 16;
ld.shared.u64 %rd443, [%rd161+16];
ld.shared.u64 %rd446, [%rd161+24];
st.local.u64 [%rd401], %rd443;
st.local.u64 [%rd401+8], %rd446;
mov.u64 %rd684, %rd175;
mov.u64 %rd706, %rd163;

BB103_99:
mov.u64 %rd181, %rd706;
mov.u64 %rd694, %rd695;
mov.u64 %rd179, %rd684;
mov.u64 %rd672, %rd673;
mov.pred %p100, -1;
setp.ge.u64	%p67, %rd672, %rd143;
@%p67 bra BB103_108;

mov.pred %p100, 0;
setp.ge.u64	%p69, %rd694, %rd139;
@%p69 bra BB103_108;

ld.local.u64 %rd182, [%rd401];
or.b64 %rd453, %rd182, %rd282;
and.b64 %rd454, %rd453, -4294967296;
setp.eq.s64	%p70, %rd454, 0;
@%p70 bra BB103_103;

div.s64 %rd656, %rd182, %rd282;
bra.uni BB103_104;

BB103_103:
cvt.u32.u64	%r96, %rd282;
cvt.u32.u64	%r97, %rd182;
div.u32 %r98, %r97, %r96;
cvt.u64.u32	%rd656, %r98;

BB103_104:
ld.local.u64 %rd186, [%rd397];
or.b64 %rd457, %rd186, %rd282;
and.b64 %rd458, %rd457, -4294967296;
setp.eq.s64	%p71, %rd458, 0;
@%p71 bra BB103_106;

div.s64 %rd657, %rd186, %rd282;
bra.uni BB103_107;

BB103_106:
cvt.u32.u64	%r99, %rd282;
cvt.u32.u64	%r100, %rd186;
div.u32 %r101, %r100, %r99;
cvt.u64.u32	%rd657, %r101;

BB103_107:
setp.ge.s64	%p100, %rd656, %rd657;

BB103_108:
selp.b64	%rd463, %rd397, %rd401, %p100;
ld.local.u64 %rd190, [%rd463];
ld.local.u64 %rd191, [%rd463+8];
@%p100 bra BB103_110;
bra.uni BB103_109;

BB103_110:
add.s64 %rd694, %rd694, 16;
add.s64 %rd195, %rd181, 16;
ld.shared.u64 %rd468, [%rd181+16];
st.local.u64 [%rd397], %rd468;
ld.shared.u64 %rd471, [%rd181+24];
st.local.u64 [%rd397+8], %rd471;
mov.u64 %rd683, %rd179;
mov.u64 %rd705, %rd195;
bra.uni BB103_111;

BB103_109:
add.s64 %rd672, %rd672, 16;
add.s64 %rd193, %rd179, 16;
ld.shared.u64 %rd464, [%rd179+16];
st.local.u64 [%rd401], %rd464;
ld.shared.u64 %rd467, [%rd179+24];
st.local.u64 [%rd401+8], %rd467;
mov.u64 %rd683, %rd193;
mov.u64 %rd705, %rd181;

BB103_111:
mov.u64 %rd199, %rd705;
mov.u64 %rd693, %rd694;
mov.u64 %rd197, %rd683;
mov.u64 %rd671, %rd672;
mov.pred %p101, -1;
setp.ge.u64	%p73, %rd671, %rd143;
@%p73 bra BB103_120;

mov.pred %p101, 0;
setp.ge.u64	%p75, %rd693, %rd139;
@%p75 bra BB103_120;

ld.local.u64 %rd200, [%rd401];
or.b64 %rd474, %rd200, %rd282;
and.b64 %rd475, %rd474, -4294967296;
setp.eq.s64	%p76, %rd475, 0;
@%p76 bra BB103_115;

div.s64 %rd658, %rd200, %rd282;
bra.uni BB103_116;

BB103_115:
cvt.u32.u64	%r102, %rd282;
cvt.u32.u64	%r103, %rd200;
div.u32 %r104, %r103, %r102;
cvt.u64.u32	%rd658, %r104;

BB103_116:
ld.local.u64 %rd204, [%rd397];
or.b64 %rd478, %rd204, %rd282;
and.b64 %rd479, %rd478, -4294967296;
setp.eq.s64	%p77, %rd479, 0;
@%p77 bra BB103_118;

div.s64 %rd659, %rd204, %rd282;
bra.uni BB103_119;

BB103_118:
cvt.u32.u64	%r105, %rd282;
cvt.u32.u64	%r106, %rd204;
div.u32 %r107, %r106, %r105;
cvt.u64.u32	%rd659, %r107;

BB103_119:
setp.ge.s64	%p101, %rd658, %rd659;

BB103_120:
selp.b64	%rd484, %rd397, %rd401, %p101;
ld.local.u64 %rd208, [%rd484];
ld.local.u64 %rd209, [%rd484+8];
@%p101 bra BB103_122;
bra.uni BB103_121;

BB103_122:
add.s64 %rd693, %rd693, 16;
add.s64 %rd213, %rd199, 16;
ld.shared.u64 %rd489, [%rd199+16];
st.local.u64 [%rd397], %rd489;
ld.shared.u64 %rd492, [%rd199+24];
st.local.u64 [%rd397+8], %rd492;
mov.u64 %rd682, %rd197;
mov.u64 %rd704, %rd213;
bra.uni BB103_123;

BB103_121:
add.s64 %rd671, %rd671, 16;
add.s64 %rd211, %rd197, 16;
ld.shared.u64 %rd485, [%rd197+16];
st.local.u64 [%rd401], %rd485;
ld.shared.u64 %rd488, [%rd197+24];
st.local.u64 [%rd401+8], %rd488;
mov.u64 %rd682, %rd211;
mov.u64 %rd704, %rd199;

BB103_123:
mov.u64 %rd217, %rd704;
mov.u64 %rd692, %rd693;
mov.u64 %rd215, %rd682;
mov.u64 %rd670, %rd671;
mov.pred %p102, -1;
setp.ge.u64	%p79, %rd670, %rd143;
@%p79 bra BB103_132;

mov.pred %p102, 0;
setp.ge.u64	%p81, %rd692, %rd139;
@%p81 bra BB103_132;

ld.local.u64 %rd218, [%rd401];
or.b64 %rd495, %rd218, %rd282;
and.b64 %rd496, %rd495, -4294967296;
setp.eq.s64	%p82, %rd496, 0;
@%p82 bra BB103_127;

div.s64 %rd660, %rd218, %rd282;
bra.uni BB103_128;

BB103_127:
cvt.u32.u64	%r108, %rd282;
cvt.u32.u64	%r109, %rd218;
div.u32 %r110, %r109, %r108;
cvt.u64.u32	%rd660, %r110;

BB103_128:
ld.local.u64 %rd222, [%rd397];
or.b64 %rd499, %rd222, %rd282;
and.b64 %rd500, %rd499, -4294967296;
setp.eq.s64	%p83, %rd500, 0;
@%p83 bra BB103_130;

div.s64 %rd661, %rd222, %rd282;
bra.uni BB103_131;

BB103_130:
cvt.u32.u64	%r111, %rd282;
cvt.u32.u64	%r112, %rd222;
div.u32 %r113, %r112, %r111;
cvt.u64.u32	%rd661, %r113;

BB103_131:
setp.ge.s64	%p102, %rd660, %rd661;

BB103_132:
selp.b64	%rd505, %rd397, %rd401, %p102;
ld.local.u64 %rd226, [%rd505];
ld.local.u64 %rd227, [%rd505+8];
@%p102 bra BB103_134;
bra.uni BB103_133;

BB103_134:
add.s64 %rd692, %rd692, 16;
add.s64 %rd231, %rd217, 16;
ld.shared.u64 %rd510, [%rd217+16];
st.local.u64 [%rd397], %rd510;
ld.shared.u64 %rd513, [%rd217+24];
st.local.u64 [%rd397+8], %rd513;
mov.u64 %rd681, %rd215;
mov.u64 %rd703, %rd231;
bra.uni BB103_135;

BB103_133:
add.s64 %rd670, %rd670, 16;
add.s64 %rd229, %rd215, 16;
ld.shared.u64 %rd506, [%rd215+16];
st.local.u64 [%rd401], %rd506;
ld.shared.u64 %rd509, [%rd215+24];
st.local.u64 [%rd401+8], %rd509;
mov.u64 %rd681, %rd229;
mov.u64 %rd703, %rd217;

BB103_135:
mov.u64 %rd235, %rd703;
mov.u64 %rd691, %rd692;
mov.u64 %rd233, %rd681;
mov.u64 %rd669, %rd670;
mov.pred %p103, -1;
setp.ge.u64	%p85, %rd669, %rd143;
@%p85 bra BB103_144;

mov.pred %p103, 0;
setp.ge.u64	%p87, %rd691, %rd139;
@%p87 bra BB103_144;

ld.local.u64 %rd236, [%rd401];
or.b64 %rd516, %rd236, %rd282;
and.b64 %rd517, %rd516, -4294967296;
setp.eq.s64	%p88, %rd517, 0;
@%p88 bra BB103_139;

div.s64 %rd662, %rd236, %rd282;
bra.uni BB103_140;

BB103_139:
cvt.u32.u64	%r114, %rd282;
cvt.u32.u64	%r115, %rd236;
div.u32 %r116, %r115, %r114;
cvt.u64.u32	%rd662, %r116;

BB103_140:
ld.local.u64 %rd240, [%rd397];
or.b64 %rd520, %rd240, %rd282;
and.b64 %rd521, %rd520, -4294967296;
setp.eq.s64	%p89, %rd521, 0;
@%p89 bra BB103_142;

div.s64 %rd663, %rd240, %rd282;
bra.uni BB103_143;

BB103_142:
cvt.u32.u64	%r117, %rd282;
cvt.u32.u64	%r118, %rd240;
div.u32 %r119, %r118, %r117;
cvt.u64.u32	%rd663, %r119;

BB103_143:
setp.ge.s64	%p103, %rd662, %rd663;

BB103_144:
selp.b64	%rd526, %rd397, %rd401, %p103;
ld.local.u64 %rd244, [%rd526];
ld.local.u64 %rd245, [%rd526+8];
@%p103 bra BB103_146;
bra.uni BB103_145;

BB103_146:
add.s64 %rd691, %rd691, 16;
add.s64 %rd249, %rd235, 16;
ld.shared.u64 %rd531, [%rd235+16];
st.local.u64 [%rd397], %rd531;
ld.shared.u64 %rd534, [%rd235+24];
st.local.u64 [%rd397+8], %rd534;
mov.u64 %rd680, %rd233;
mov.u64 %rd702, %rd249;
bra.uni BB103_147;

BB103_145:
add.s64 %rd669, %rd669, 16;
add.s64 %rd247, %rd233, 16;
ld.shared.u64 %rd527, [%rd233+16];
st.local.u64 [%rd401], %rd527;
ld.shared.u64 %rd530, [%rd233+24];
st.local.u64 [%rd401+8], %rd530;
mov.u64 %rd680, %rd247;
mov.u64 %rd702, %rd235;

BB103_147:
mov.pred %p104, -1;
setp.ge.u64	%p91, %rd669, %rd143;
@%p91 bra BB103_156;

mov.pred %p104, 0;
setp.ge.u64	%p93, %rd691, %rd139;
@%p93 bra BB103_156;

ld.local.u64 %rd254, [%rd401];
or.b64 %rd540, %rd254, %rd282;
and.b64 %rd541, %rd540, -4294967296;
setp.eq.s64	%p94, %rd541, 0;
@%p94 bra BB103_151;

div.s64 %rd708, %rd254, %rd282;
bra.uni BB103_152;

BB103_151:
cvt.u32.u64	%r120, %rd282;
cvt.u32.u64	%r121, %rd254;
div.u32 %r122, %r121, %r120;
cvt.u64.u32	%rd708, %r122;

BB103_152:
ld.local.u64 %rd258, [%rd397];
or.b64 %rd544, %rd258, %rd282;
and.b64 %rd545, %rd544, -4294967296;
setp.eq.s64	%p95, %rd545, 0;
@%p95 bra BB103_154;

div.s64 %rd709, %rd258, %rd282;
bra.uni BB103_155;

BB103_154:
cvt.u32.u64	%r123, %rd282;
cvt.u32.u64	%r124, %rd258;
div.u32 %r125, %r124, %r123;
cvt.u64.u32	%rd709, %r125;

BB103_155:
setp.ge.s64	%p104, %rd708, %rd709;

BB103_156:
selp.b64	%rd550, %rd397, %rd401, %p104;
ld.local.u64 %rd262, [%rd550];
ld.local.u64 %rd263, [%rd550+8];
@%p104 bra BB103_158;
bra.uni BB103_157;

BB103_158:
ld.shared.u64 %rd555, [%rd702+16];
st.local.u64 [%rd397], %rd555;
ld.shared.u64 %rd558, [%rd702+24];
st.local.u64 [%rd397+8], %rd558;
bra.uni BB103_159;

BB103_157:
ld.shared.u64 %rd551, [%rd680+16];
st.local.u64 [%rd401], %rd551;
ld.shared.u64 %rd554, [%rd680+24];
st.local.u64 [%rd401+8], %rd554;

BB103_159:
bar.sync 0;
mul.wide.u32 %rd559, %r77, 16;
add.s64 %rd561, %rd366, %rd559;
st.shared.u64 [%rd561], %rd152;
st.shared.u64 [%rd561+8], %rd153;
st.shared.u64 [%rd561+16], %rd172;
st.shared.u64 [%rd561+24], %rd173;
st.shared.u64 [%rd561+32], %rd190;
st.shared.u64 [%rd561+40], %rd191;
st.shared.u64 [%rd561+48], %rd208;
st.shared.u64 [%rd561+56], %rd209;
st.shared.u64 [%rd561+64], %rd226;
st.shared.u64 [%rd561+72], %rd227;
st.shared.u64 [%rd561+80], %rd244;
st.shared.u64 [%rd561+88], %rd245;
st.shared.u64 [%rd561+96], %rd262;
st.shared.u64 [%rd561+104], %rd263;
bar.sync 0;
setp.ge.s64	%p96, %rd713, %rd120;
@%p96 bra BB103_162;

cvta.to.global.u64 %rd562, %rd280;
cvta.to.global.u64 %rd563, %rd281;
cvt.u64.u32	%rd564, %r13;
mul.wide.u32 %rd565, %r13, 16;
add.s64 %rd712, %rd366, %rd565;
mul.wide.u32 %rd567, %r18, 1792;
add.s64 %rd568, %rd567, %rd564;
shl.b64 %rd569, %rd568, 3;
add.s64 %rd711, %rd563, %rd569;
add.s64 %rd710, %rd562, %rd569;

BB103_161:
ld.shared.u64 %rd570, [%rd712];
ld.shared.u64 %rd571, [%rd712+8];
st.global.u64 [%rd710], %rd570;
st.global.u64 [%rd711], %rd571;
add.s64 %rd712, %rd712, 4096;
add.s64 %rd711, %rd711, 2048;
add.s64 %rd710, %rd710, 2048;
add.s64 %rd713, %rd713, 256;
setp.lt.s64	%p97, %rd713, %rd120;
@%p97 bra BB103_161;

BB103_162:
bar.sync 0;
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail4cub_11EmptyKernelIvEEvv(

)
{



ret;
}


