/// Auto-generated register definitions for SCB
/// Family: stm32f4
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32f4::scb {

// ============================================================================
// SCB - System control block
// Base Address: 0xE000ED00
// ============================================================================

/// SCB Register Structure
struct SCB_Registers {

    /// CPUID base register
    /// Offset: 0x0000
    /// Reset value: 0x410FC241
    /// Access: read-only
    volatile uint32_t CPUID;

    /// Interrupt control and state register
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t ICSR;

    /// Vector table offset register
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t VTOR;

    /// Application interrupt and reset control register
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t AIRCR;

    /// System control register
    /// Offset: 0x0010
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t SCR;

    /// Configuration and control register
    /// Offset: 0x0014
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CCR;

    /// System handler priority registers
    /// Offset: 0x0018
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t SHPR1;

    /// System handler priority registers
    /// Offset: 0x001C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t SHPR2;

    /// System handler priority registers
    /// Offset: 0x0020
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t SHPR3;

    /// System handler control and state register
    /// Offset: 0x0024
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t SHCRS;

    /// Configurable fault status register
    /// Offset: 0x0028
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CFSR_UFSR_BFSR_MMFSR;

    /// Hard fault status register
    /// Offset: 0x002C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t HFSR;
    uint8_t RESERVED_0030[4]; ///< Reserved

    /// Memory management fault address register
    /// Offset: 0x0034
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MMFAR;

    /// Bus fault address register
    /// Offset: 0x0038
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t BFAR;

    /// Auxiliary fault status register
    /// Offset: 0x003C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t AFSR;
};

static_assert(sizeof(SCB_Registers) >= 64, "SCB_Registers size mismatch");

/// SCB peripheral instance
inline SCB_Registers* SCB() {
    return reinterpret_cast<SCB_Registers*>(0xE000ED00);
}

}  // namespace alloy::hal::st::stm32f4::scb
