// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
// Date        : Sun May  4 19:34:10 2025
// Host        : younas-Latitude-7280 running 64-bit Ubuntu 20.04.6 LTS
// Command     : write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_axi_noc_0_0_stub.v
// Design      : design_1_axi_noc_0_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xcvh1582-vsva3697-2MP-e-S
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* CHECK_LICENSE_TYPE = "design_1_axi_noc_0_0,bd_8be5,{}" *) (* CORE_GENERATION_INFO = "design_1_axi_noc_0_0,bd_8be5,{x_ipProduct=Vivado 2024.2,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=axi_noc,x_ipVersion=1.1,x_ipCoreRevision=1,x_ipLanguage=VERILOG,x_ipSimLanguage=MIXED,Component_Name=design_1_axi_noc_0_0,NUM_SI=0,NUM_HBM_BLI=4,BLI_NAMES= ,NUM_MI=0,NUM_NSI=0,NUM_NMI=0,NUM_CLKS=1,SI_DESTID_PINS= ,BLI_DESTID_PINS= ,SI_SIDEBAND_PINS= ,MI_SIDEBAND_PINS= ,SECURE_SLR_PMC_TRAFFIC=false,HBM_SIDEBAND_PINS= ,SI_USR_INTR_PINS= ,MI_USR_INTR_PINS= ,MI_INFO_PINS= ,SI_NAMES= ,MI_NAMES= ,NSI_NAMES= ,NMI_NAMES= ,CLK_NAMES= ,NOC_RD_RATE= ,NOC_WR_RATE= ,NUM_MC=0,NUM_MCP=0,MC_GUI=0,MC_INTERLEAVE_SIZE=128,MC_BOARD_INTRF_EN=false,MC0_FLIPPED_PINOUT=false,MC1_FLIPPED_PINOUT=false,MC2_FLIPPED_PINOUT=false,MC3_FLIPPED_PINOUT=false,MC0_CONFIG_NUM=config11,MC1_CONFIG_NUM=config11,MC2_CONFIG_NUM=config11,MC3_CONFIG_NUM=config11,CH0_DDR4_0_BOARD_INTERFACE=Custom,CH0_DDR4_1_BOARD_INTERFACE=Custom,CH0_DDR4_2_BOARD_INTERFACE=Custom,CH0_DDR4_3_BOARD_INTERFACE=Custom,CH1_DDR4_0_BOARD_INTERFACE=Custom,CH1_DDR4_1_BOARD_INTERFACE=Custom,CH1_DDR4_2_BOARD_INTERFACE=Custom,CH1_DDR4_3_BOARD_INTERFACE=Custom,CH0_LPDDR4_0_BOARD_INTERFACE=Custom,CH0_LPDDR4_1_BOARD_INTERFACE=Custom,CH0_LPDDR4_2_BOARD_INTERFACE=Custom,CH0_LPDDR4_3_BOARD_INTERFACE=Custom,CH1_LPDDR4_0_BOARD_INTERFACE=Custom,CH1_LPDDR4_1_BOARD_INTERFACE=Custom,CH1_LPDDR4_2_BOARD_INTERFACE=Custom,CH1_LPDDR4_3_BOARD_INTERFACE=Custom,sys_clk0_BOARD_INTERFACE=Custom,sys_clk1_BOARD_INTERFACE=Custom,sys_clk2_BOARD_INTERFACE=Custom,sys_clk3_BOARD_INTERFACE=Custom,HBM_NUM_CHNL=1,HBM_START_CHNL=0,HBM_START_PHYSICAL_CHNL=-1,HBM_STACKS=1,HBM_CHNL_PARAM=0,HBM_CTRL_PHY_MODE=Controller_and_Physical_Layer,HBM_NUM_PHY=0,HBM_START_PHY=0,HBM_MEM_BACKDOOR_WRITE=false,HBM_MEM_INIT_MODE=INIT_0,HBM_MEM_INIT_FILE=no_file_loaded,HBM_REF_CLK_SELECTION=Internal,HBM_EXT_REFCLK_IO_STANDARD=NONE,HBM_CHNL_EN_0=true,HBM_CHNL_EN_1=false,HBM_CHNL_EN_2=false,HBM_CHNL_EN_3=false,HBM_CHNL_EN_4=false,HBM_CHNL_EN_5=false,HBM_CHNL_EN_6=false,HBM_CHNL_EN_7=false,HBM_CHNL_EN_8=false,HBM_CHNL_EN_9=false,HBM_CHNL_EN_10=false,HBM_CHNL_EN_11=false,HBM_CHNL_EN_12=false,HBM_CHNL_EN_13=false,HBM_CHNL_EN_14=false,HBM_CHNL_EN_15=false,HBM_AUTO_POPULATE=yes,HBM_MEMORY_FREQ0=1600,HBM_REF_CLK_FREQ0=100.000,HBM_MEMORY_FREQ1=1600,HBM_REF_CLK_FREQ1=100.000,HBM_STACK0_CONFIG=0,HBM_CHNL0_CONFIG= HBM_REORDER_EN FALSE HBM_MAINTAIN_COHERENCY TRUE HBM_Q_AGE_LIMIT 0x7f HBM_CLOSE_PAGE_REORDER FALSE HBM_LOOKAHEAD_PCH TRUE HBM_COMMAND_PARITY FALSE HBM_DQ_WR_PARITY FALSE HBM_DQ_RD_PARITY FALSE HBM_RD_DBI TRUE HBM_WR_DBI TRUE HBM_REFRESH_MODE ALL_BANK_REFRESH HBM_PC0_PRE_DEFINED_ADDRESS_MAP ROW_BANK_COLUMN_BGO HBM_PC1_PRE_DEFINED_ADDRESS_MAP ROW_BANK_COLUMN_BGO HBM_PC0_USER_DEFINED_ADDRESS_MAP NONE HBM_PC1_USER_DEFINED_ADDRESS_MAP NONE HBM_PC0_ADDRESS_MAP RA14_RA13_RA12_RA11_RA10_RA9_RA8_RA7_RA6_RA5_RA4_RA3_RA2_RA1_RA0_SID_BA1_BA0_BA3_CA5_CA4_CA3_CA2_CA1_BA2_NC_NA_NA_NA_NA HBM_PC1_ADDRESS_MAP RA14_RA13_RA12_RA11_RA10_RA9_RA8_RA7_RA6_RA5_RA4_RA3_RA2_RA1_RA0_SID_BA1_BA0_BA3_CA5_CA4_CA3_CA2_CA1_BA2_NC_NA_NA_NA_NA HBM_PWR_DWN_IDLE_TIMEOUT_ENTRY FALSE HBM_SELF_REF_IDLE_TIMEOUT_ENTRY FALSE HBM_IDLE_TIME_TO_ENTER_PWR_DWN_MODE 0x0001000 HBM_IDLE_TIME_TO_ENTER_SELF_REF_MODE 1X HBM_ECC_CORRECTION_EN FALSE HBM_WRITE_BACK_CORRECTED_DATA TRUE HBM_ECC_SCRUBBING FALSE HBM_ECC_INITIALIZE_EN FALSE HBM_ECC_SCRUB_SIZE 1092 HBM_WRITE_DATA_MASK TRUE HBM_REF_PERIOD_TEMP_COMP FALSE HBM_PARITY_LATENCY 3 HBM_PC0_PAGE_HIT 100.000 HBM_PC1_PAGE_HIT 100.000 HBM_PC0_READ_RATE 25.000 HBM_PC1_READ_RATE 25.000 HBM_PC0_WRITE_RATE 25.000 HBM_PC1_WRITE_RATE 25.000 HBM_PC0_PHY_ACTIVE ENABLED HBM_PC1_PHY_ACTIVE ENABLED HBM_PC0_SCRUB_START_ADDRESS 0x0000000 HBM_PC0_SCRUB_END_ADDRESS 0x3FFFBFF HBM_PC0_SCRUB_INTERVAL 24.000 HBM_PC1_SCRUB_START_ADDRESS 0x0000000 HBM_PC1_SCRUB_END_ADDRESS 0x3FFFBFF HBM_PC1_SCRUB_INTERVAL 24.000,HBM_CHNL1_CONFIG= ,HBM_CHNL2_CONFIG= ,HBM_CHNL3_CONFIG= ,HBM_CHNL4_CONFIG= ,HBM_CHNL5_CONFIG= ,HBM_CHNL6_CONFIG= ,HBM_CHNL7_CONFIG= ,HBM_CHNL8_CONFIG= ,HBM_CHNL9_CONFIG= ,HBM_CHNL10_CONFIG= ,HBM_CHNL11_CONFIG= ,HBM_CHNL12_CONFIG= ,HBM_CHNL13_CONFIG= ,HBM_CHNL14_CONFIG= ,HBM_CHNL15_CONFIG= ,HBM_AP_BASE_CONFIG=HBM_CHNL0_CONFIG,HBM_DENSITY_PER_CHNL=2G,HBM_PHY_EN_0=false,HBM_PHY_EN_1=false,HBM_PHY_EN_2=false,HBM_PHY_EN_3=false,HBM_PHY_EN_4=false,HBM_PHY_EN_5=false,HBM_PHY_EN_6=false,HBM_PHY_EN_7=false,HBM_PHY_EN_8=false,HBM_PHY_EN_9=false,HBM_PHY_EN_10=false,HBM_PHY_EN_11=false,HBM_PHY_EN_12=false,HBM_PHY_EN_13=false,HBM_PHY_EN_14=false,HBM_PHY_EN_15=false,HBM_FCV_PARAM=Disable,HBM_MEMORY_MODEL=xilinx_responder,HBM_PHYIO_CNTRL_BLOCK=false,HBM_ST0_EN=true,HBM_ST1_EN=false,HBM_SIMULATION_MODE=BFM,HBM_DFI_CLK_DIV2_EN=false,HBM_HPLL_TEST_PORTS_EN=false,HBM_PHY_DEBUG_PORTS_EN=false,HBM_GBL_REF_RST_EN=false,HBM_VNC_EN=false,HBM_OVERWRITE_PORTCONTROL_REG=false,MC_NAME=MC,LOGO_FILE=data/noc_mc.png,CONTROLLERTYPE=DDR4_SDRAM,USER_NPI_REG_MC_NSU_0_ING=0x01132400,USER_NPI_REG_MC_NSU_0_EGR=0x00134012,USER_NPI_REG_MC_NSU_0_R_EGR=0x01010100,USER_NPI_REG_MC_NSU_0_W_EGR=0x00010100,USER_NPI_REG_MC_NSU_1_ING=0x01132400,USER_NPI_REG_MC_NSU_1_EGR=0x00134012,USER_NPI_REG_MC_NSU_1_R_EGR=0x01010100,USER_NPI_REG_MC_NSU_1_W_EGR=0x00010100,USER_NPI_REG_MC_NSU_2_ING=0x01132400,USER_NPI_REG_MC_NSU_2_EGR=0x00134012,USER_NPI_REG_MC_NSU_2_R_EGR=0x01010100,USER_NPI_REG_MC_NSU_2_W_EGR=0x00010100,USER_NPI_REG_MC_NSU_3_ING=0x01132400,USER_NPI_REG_MC_NSU_3_EGR=0x00134012,USER_NPI_REG_MC_NSU_3_R_EGR=0x01010100,USER_NPI_REG_MC_NSU_3_W_EGR=0x00010100,MC_XPLL_MODE=VarRxVarTx,MC_XPLL_CLKOUT1_PH_CTRL=0x3,MC_XPLL_CLKOUT2_PH_CTRL=0x1,MC_XPLL_DSKW_DLY1=12,MC_XPLL_DSKW_DLY2=15,MC_XPLL_DSKW_DLY_EN1=TRUE,MC_XPLL_DSKW_DLY_EN2=TRUE,MC_XPLL_DSKW_DLY_PATH1=FALSE,MC_XPLL_DSKW_DLY_PATH2=TRUE,MC_XPLL_CLKOUT1_PHASE=0.000,MC_XPLL_CLKOUT1_PERIOD=1250,MC_XPLL_DIV4_CLKOUT12=TRUE,MC_XPLL_DIV4_CLKOUT3=TRUE,MC_XPLL_CLKOUTPHY_CASCIN_EN=TRUE,MC_XPLL_CLKOUTPHY_CASCOUT_EN=FALSE,MC_XPLL_DESKEW_MUXIN_SEL=TRUE,MC_XPLL_DESKEW2_MUXIN_SEL=TRUE,MC_XPLL_CLKOUT2_PHASE=0.0,MC_REG_RD_DRR_TKN_P0=0x00040404,MC_REG_RD_DRR_TKN_P1=0x00040404,MC_REG_RD_DRR_TKN_P2=0x00040404,MC_REG_RD_DRR_TKN_P3=0x00040404,MC_REG_WR_DRR_TKN_P0=0x00000404,MC_REG_WR_DRR_TKN_P1=0x00000404,MC_REG_WR_DRR_TKN_P2=0x00000404,MC_REG_WR_DRR_TKN_P3=0x00000404,MC_REG_QOS0=0x000F00F0,MC_REG_QOS1=0x00200804,MC_REG_QOS2=0x00000802,MC_REG_QOS_TIMEOUT0=0x01084210,MC_REG_QOS_TIMEOUT1=0xFFFFFFFF,MC_REG_QOS_TIMEOUT2=0x000000FF,MC_REG_RATE_CTRL_SCALE=0x00000000,MC_REG_P0_LLR_RATE_CTRL=0x003FFC0F,MC_REG_P0_ISR_RATE_CTRL=0x003FFC0F,MC_REG_P0_BER_RATE_CTRL=0x003FFC0F,MC_REG_P0_ISW_RATE_CTRL=0x003FFC0F,MC_REG_P0_BEW_RATE_CTRL=0x003FFC0F,MC_REG_P1_LLR_RATE_CTRL=0x003FFC0F,MC_REG_P1_ISR_RATE_CTRL=0x003FFC0F,MC_REG_P1_BER_RATE_CTRL=0x003FFC0F,MC_REG_P1_ISW_RATE_CTRL=0x003FFC0F,MC_REG_P1_BEW_RATE_CTRL=0x003FFC0F,MC_REG_P2_LLR_RATE_CTRL=0x003FFC0F,MC_REG_P2_ISR_RATE_CTRL=0x003FFC0F,MC_REG_P2_BER_RATE_CTRL=0x003FFC0F,MC_REG_P2_ISW_RATE_CTRL=0x003FFC0F,MC_REG_P2_BEW_RATE_CTRL=0x003FFC0F,MC_REG_P3_LLR_RATE_CTRL=0x003FFC0F,MC_REG_P3_ISR_RATE_CTRL=0x003FFC0F,MC_REG_P3_BER_RATE_CTRL=0x003FFC0F,MC_REG_P3_ISW_RATE_CTRL=0x003FFC0F,MC_REG_P3_BEW_RATE_CTRL=0x003FFC0F,MC_REG_CMDQ_CTRL0=0x01084210,MC_REG_CMDQ_CTRL1=0x01084210,MC_REG_CMDQ_LLR_RATE_CTRL=0x003FFC0F,MC_REG_CMDQ_ISR_RATE_CTRL=0x003FFC0F,MC_REG_CMDQ_BER_RATE_CTRL=0x003FFC0F,MC_REG_CMDQ_ISW_RATE_CTRL=0x003FFC0F,MC_REG_CMDQ_BEW_RATE_CTRL=0x003FFC0F,MC_REG_QOS_RATE_CTRL_SCALE=0x00000000,MC_DC_CMD_CREDITS=0x000002A8,MC_EXMON_CLR_EXE=0x00000100,MC_XMPU_CTRL=0x0000000B,MC_XMPU_START_LO0=0x00000000,MC_XMPU_START_HI0=0x00000000,MC_XMPU_END_LO0=0x00000000,MC_XMPU_END_HI0=0x00000000,MC_XMPU_MASTER0=0x00000000,MC_XMPU_CONFIG0=0x00000008,MC_XMPU_START_LO1=0x00000000,MC_XMPU_START_HI1=0x00000000,MC_XMPU_END_LO1=0x00000000,MC_XMPU_END_HI1=0x00000000,MC_XMPU_MASTER1=0x00000000,MC_XMPU_CONFIG1=0x00000008,MC_XMPU_START_LO2=0x00000000,MC_XMPU_START_HI2=0x00000000,MC_XMPU_END_LO2=0x00000000,MC_XMPU_END_HI2=0x00000000,MC_XMPU_MASTER2=0x00000000,MC_XMPU_CONFIG2=0x00000008,MC_XMPU_START_LO3=0x00000000,MC_XMPU_START_HI3=0x00000000,MC_XMPU_END_LO3=0x00000000,MC_XMPU_END_HI3=0x00000000,MC_XMPU_MASTER3=0x00000000,MC_XMPU_CONFIG3=0x00000008,MC_XMPU_START_LO4=0x00000000,MC_XMPU_START_HI4=0x00000000,MC_XMPU_END_LO4=0x00000000,MC_XMPU_END_HI4=0x00000000,MC_XMPU_MASTER4=0x00000000,MC_XMPU_CONFIG4=0x00000008,MC_XMPU_START_LO5=0x00000000,MC_XMPU_START_HI5=0x00000000,MC_XMPU_END_LO5=0x00000000,MC_XMPU_END_HI5=0x00000000,MC_XMPU_MASTER5=0x00000000,MC_XMPU_CONFIG5=0x00000008,MC_XMPU_START_LO6=0x00000000,MC_XMPU_START_HI6=0x00000000,MC_XMPU_END_LO6=0x00000000,MC_XMPU_END_HI6=0x00000000,MC_XMPU_MASTER6=0x00000000,MC_XMPU_CONFIG6=0x00000008,MC_XMPU_START_LO7=0x00000000,MC_XMPU_START_HI7=0x00000000,MC_XMPU_END_LO7=0x00000000,MC_XMPU_END_HI7=0x00000000,MC_XMPU_MASTER7=0x00000000,MC_XMPU_CONFIG7=0x00000008,MC_XMPU_START_LO8=0x00000000,MC_XMPU_START_HI8=0x00000000,MC_XMPU_END_LO8=0x00000000,MC_XMPU_END_HI8=0x00000000,MC_XMPU_MASTER8=0x00000000,MC_XMPU_CONFIG8=0x00000008,MC_XMPU_START_LO9=0x00000000,MC_XMPU_START_HI9=0x00000000,MC_XMPU_END_LO9=0x00000000,MC_XMPU_END_HI9=0x00000000,MC_XMPU_MASTER9=0x00000000,MC_XMPU_CONFIG9=0x00000008,MC_XMPU_START_LO10=0x00000000,MC_XMPU_START_HI10=0x00000000,MC_XMPU_END_LO10=0x00000000,MC_XMPU_END_HI10=0x00000000,MC_XMPU_MASTER10=0x00000000,MC_XMPU_CONFIG10=0x00000008,MC_XMPU_START_LO11=0x00000000,MC_XMPU_START_HI11=0x00000000,MC_XMPU_END_LO11=0x00000000,MC_XMPU_END_HI11=0x00000000,MC_XMPU_MASTER11=0x00000000,MC_XMPU_CONFIG11=0x00000008,MC_XMPU_START_LO12=0x00000000,MC_XMPU_START_HI12=0x00000000,MC_XMPU_END_LO12=0x00000000,MC_XMPU_END_HI12=0x00000000,MC_XMPU_MASTER12=0x00000000,MC_XMPU_CONFIG12=0x00000008,MC_XMPU_START_LO13=0x00000000,MC_XMPU_START_HI13=0x00000000,MC_XMPU_END_LO13=0x00000000,MC_XMPU_END_HI13=0x00000000,MC_XMPU_MASTER13=0x00000000,MC_XMPU_CONFIG13=0x00000008,MC_XMPU_START_LO14=0x00000000,MC_XMPU_START_HI14=0x00000000,MC_XMPU_END_LO14=0x00000000,MC_XMPU_END_HI14=0x00000000,MC_XMPU_MASTER14=0x00000000,MC_XMPU_CONFIG14=0x00000008,MC_XMPU_START_LO15=0x00000000,MC_XMPU_START_HI15=0x00000000,MC_XMPU_END_LO15=0x00000000,MC_XMPU_END_HI15=0x00000000,MC_XMPU_MASTER15=0x00000000,MC_XMPU_CONFIG15=0x00000008,MC_REG_ADEC0=0x00000000,MC_REG_ADEC1=0x00000000,MC_REG_ADEC2=0x00005000,MC_REG_ADEC3=0x00005000,MC_REG_ADEC4=0x279A5923,MC_REG_ADEC5=0x1349140F,MC_REG_ADEC6=0x185D6554,MC_REG_ADEC7=0x1D71B699,MC_REG_ADEC8=0x030207DE,MC_REG_ADEC9=0x081C6144,MC_REG_ADEC10=0x0D30B289,MC_REG_ADEC11=0x001A284E,MC_REG_NSU0_PORT=0x00000000,MC_REG_NSU1_PORT=0x00000000,MC_REG_NSU2_PORT=0x00000000,MC_REG_NSU3_PORT=0x00000000,MC_UB_CLK_MUX=0x00000000,MC_TCK=628,MC_MEMORY_TIMEPERIOD0=625,MC_MEMORY_TIMEPERIOD1=625,MC_OP_TIMEPERIOD0=625,MC_IP_TIMEPERIOD0_FOR_OP=1250,MC_FREQ_SEL=SYS_CLK_FROM_MEMORY_CLK,MC_MEMORY_FREQUENCY1=625,MC_MEMORY_FREQUENCY2=625,MC_INPUT_FREQUENCY0=400.000,MC_INPUTCLK0_PERIOD=2500,MC_INPUT_FREQUENCY1=400.000,MC_INPUTCLK1_PERIOD=2500,MC_SYSTEM_CLOCK=Differential,MC_INTERNAL_SYSCLK_EN=false,MC_MEMORY_DEVICETYPE=Components,MC_MEMORY_SPEEDGRADE=DDR4-3200AC(24-24-24),MC_COMPONENT_WIDTH=x8,MC_MEM_DEVICE_WIDTH=x8,MC_MAIN_MODULE_NAME=DDRMC_MAIN_0,MC_NOC_MODULE_NAME=DDRMC_NOC_0,MC_MAIN_BASE_ADDR=0xF6150000,MC_NOC_BASE_ADDR=0xF6070000,MC_COMPONENT_DENSITY=8Gb,MC_MEMORY_DENSITY=8GB,MC_MEMORY_DEVICE_DENSITY=8Gb,MC_TCKEMIN=8,MC_TCKE=8,MC_TDQSCK_MIN=1500,MC_TDQSCK_MAX=0,MC_TDQSS_MIN=0.75,MC_TDQSS_MAX=1.25,MC_TDQS2DQ_MIN=0,MC_TDQS2DQ_MAX=0,MC_TFAW=21000,MC_TFAW_nCK=34,MC_TFAW_DLR=0,MC_TMRD=8,MC_TMRD_div4=0,MC_TMRD_nCK=0,MC_TCMR_MRD=0,MC_TRPRE=0.9,MC_TSTAB=0,MC_INTERNAL_CA_PARITY_EN=FALSE,MC_PARITY=false,MC_PARITYLATENCY=0,MC_REGVAL_COMPARE=false,MC_F1_PARITYLATENCY=0,MC_TPAR_ALERT_ON=10,MC_F1_TPAR_ALERT_ON=0,MC_TPAR_ALERT_PW_MAX=192,MC_F1_TPAR_ALERT_PW_MAX=0,MC_TPDM_RD=0,MC_F1_TPDM_RD=0,MC_RCD_PARITY=false,MC_TRAS=32000,MC_TRAS_nCK=0,MC_TRCD=15000,MC_TRCD_nCK=0,MC_F1_TRCD_nCK=0,MC_TREFI=7800000,MC_TRFC=350000,MC_TRP=15000,MC_SILICON_REVISION=NA,MC_TOSCO=0,MC_TOSCO_nCK=0,MC_TRPST=0.4,MC_TWPRE=0.9,MC_TWPST=0.33,MC_TRRD_S=4,MC_TRRD_S_nCK=1,MC_TRRD_L=8,MC_TRRD_L_nCK=1,MC_TRRD_DLR=0,MC_TRTP=7500,MC_TRTP_nCK=12,MC_TMOD=24,MC_TMOD_nCK=24,MC_TMPRR=1,MC_TBCW=0,MC_TMRC=0,MC_TWR=15000,MC_TWR_nCK=0,MC_TWTR_S=2500,MC_TWTR_L=7500,MC_TXPR=576,MC_TXPR_nCK=5,MC_TXPMIN=10,MC_TXP=10,MC_TZQCS=128,MC_TZQCS_ITVL=1000000000,MC_TZQ_START_ITVL=0,MC_TZQINIT=1024,MC_TZQLAT=0,MC_TZQLAT_div4=0,MC_TZQLAT_nCK=0,MC_TMRW=0,MC_TMRW_div4=0,MC_TMRW_nCK=0,MC_TMRR=8,MC_TCCD_3DS=0,MC_TRTW=350,MC_TREFIPB=0,MC_TRFCAB=0,MC_TRFCPB=0,MC_TPBR2PBR=0,MC_TRPAB=0,MC_TRPAB_nCK=0,MC_TRPPB=0,MC_TRPPB_nCK=0,MC_TRRD=0,MC_TRRD_nCK=0,MC_TWTR=0,MC_TWTR_nCK=0,MC_TCCD=0,MC_TCCDMW=32,MC_ZQINTVL=350,MC_RTT=RZQ/6,MC_CLAMSHELL=false,MC_NO_CHANNELS=Single,MC_DATAWIDTH=64,MC_ROWADDRESSWIDTH=16,MC_COLUMNADDRESSWIDTH=10,MC_BG_WIDTH=2,MC_BA_WIDTH=2,MC_CA_MIRROR=false,MC_RANK=1,MC_STACKHEIGHT=1,MC_SLOT=Single,MC_ECC=false,MC_DDR4_2T=Enable,MC_CHANNEL_INTERLEAVING=false,MC_CH_INTERLEAVING_SIZE=NONE,MC_CASLATENCY=24,MC_CASWRITELATENCY=16,MC_ORDERING=Strict,MC_ADDRESSMAP=ROW_COLUMN_BANK,MC_SELFREFRESH=false,MC_SAVERESTORE=false,MC_SIMMODE=BFM,MC_POWERMODES=true,MC_ZQCS_FREQUENCY=true,MC_USERREFRESH=false,MC_LPDDR4_REFRESH_TYPE=ALL_BANK,MC_ADD_CMD_DELAY_EN=Disable,MC_ADD_CMD_DELAY=0,MC_F1_ADD_CMD_DELAY_EN=Disable,MC_F1_ADD_CMD_DELAY=0,MC_ZQCS_PIN=true,MC_SCRUBBING=off,MC_SVFLOW=Disable,MC_SKIPCAL=Disable,MC_FCV_FULLCAL=Disable,MC_PRUNECHIP_SIM_CHANGES=Disable,MC_MEM_ADDRESS_MAP=ROW_COLUMN_BANK,MC_TCCD_S=4,MC_TCCD_L=8,MC_TCCD_L_nCK=5,MC_TRC=47000,MC_REFRESH_RATE=1x,MC_REFRESH_SPEED=1x_SPEED-NORMAL_TEMPERATURE,MC_TRFC_DLR=0,MC_CORRECT_EN=1,MC_CLA=0,MC_F1_CLA=0,MC_RCD_DELAY=0,MC_F1_RCD_DELAY=0,MC_REGION=0,MC_EN_NPP_MONITOR=1,MC_DISABLE_DATA_CHECK=1,MC_LR_WIDTH=1,MC_CS_WIDTH=1,MC_PRE_DEF_ADDR_MAP_SEL=ROW_BANK_COLUMN_BGO,MC_USER_DEFINED_ADDRESS_MAP=16RA-2BA-2BG-10CA,MC_ADDR_BIT43=NA,MC_ADDR_BIT42=NA,MC_ADDR_BIT41=NA,MC_ADDR_BIT40=NA,MC_ADDR_BIT39=NA,MC_ADDR_BIT38=NA,MC_ADDR_BIT37=NA,MC_ADDR_BIT36=NA,MC_ADDR_BIT35=NA,MC_ADDR_BIT34=NA,MC_ADDR_BIT33=NA,MC_ADDR_BIT32=RA15,MC_ADDR_BIT31=RA14,MC_ADDR_BIT30=RA13,MC_ADDR_BIT29=RA12,MC_ADDR_BIT28=RA11,MC_ADDR_BIT27=RA10,MC_ADDR_BIT26=RA9,MC_ADDR_BIT25=RA8,MC_ADDR_BIT24=RA7,MC_ADDR_BIT23=RA6,MC_ADDR_BIT22=RA5,MC_ADDR_BIT21=RA4,MC_ADDR_BIT20=RA3,MC_ADDR_BIT19=RA2,MC_ADDR_BIT18=RA1,MC_ADDR_BIT17=RA0,MC_ADDR_BIT16=BA1,MC_ADDR_BIT15=BA0,MC_ADDR_BIT14=BG1,MC_ADDR_BIT13=CA9,MC_ADDR_BIT12=CA8,MC_ADDR_BIT11=CA7,MC_ADDR_BIT10=CA6,MC_ADDR_BIT9=CA5,MC_ADDR_BIT8=CA4,MC_ADDR_BIT7=CA3,MC_ADDR_BIT6=BG0,MC_ADDR_BIT5=CA2,MC_ADDR_BIT4=CA1,MC_ADDR_BIT3=CA0,MC_ADDR_BIT2=NC,MC_ADDR_BIT1=NC,MC_ADDR_BIT0=NC,MC_CHAN_REGION0=DDR_LOW0,MC_CHAN_REGION1=NONE,MC_DQ_WIDTH=64,MC_DQS_WIDTH=8,MC_DM_WIDTH=8,MC_CK_WIDTH=1,MC_CKE_WIDTH=1,MC_ADDR_WIDTH=17,MC_BURST_LENGTH=8,MC_ODT_WIDTH=1,MC_NUM_CK=1,MC_LP4_PIN_EFFICIENT=false,MC_CH0_LP4_CHA_ENABLE=false,MC_CH0_LP4_CHB_ENABLE=false,MC_CH1_LP4_CHA_ENABLE=false,MC_CH1_LP4_CHB_ENABLE=false,MC_LP4_DQ_A_WIDTH=0,MC_LP4_DQ_B_WIDTH=0,MC_LP4_DQS_A_WIDTH=0,MC_LP4_DQS_B_WIDTH=0,MC_LP4_DMI_A_WIDTH=0,MC_LP4_DMI_B_WIDTH=0,MC_LP4_CA_A_WIDTH=0,MC_LP4_CA_B_WIDTH=0,MC_LP4_CKT_A_WIDTH=0,MC_LP4_CKT_B_WIDTH=0,MC_LP4_CKE_A_WIDTH=0,MC_LP4_CKE_B_WIDTH=0,MC_LP4_CS_A_WIDTH=0,MC_LP4_CS_B_WIDTH=0,MC_LP4_RESETN_WIDTH=0,MC_TEMP_DIR_DELETE=TRUE,MC_TFAWMIN=21000,MC_TMRDMIN=8,MC_TRASMIN=32000,MC_TRCDMIN=15000,MC_TRPMIN=15000,MC_TRCMIN=47000,MC_TRRD_S_MIN=4,MC_TRRD_L_MIN=8,MC_TRTPMIN=7500,MC_TOSCOMIN=0,MC_TWRMIN=15000,MC_TWTRMIN=0,MC_TWTR_S_MIN=2500,MC_TWTR_L_MIN=0,MC_TRFCMIN=350000,MC_TCCD_L_MIN=8,MC_TCCD_3DS_MIN=0,MC_TMOD_MIN=24,MC_TRPABMIN=0,MC_TRPPBMIN=0,MC_TRRDMIN=0,MC_TZQCAL=0,MC_TZQCAL_div4=0,MC_TZQLATMIN=0,MC_TMRWMIN=0,MC_TRFCABMIN=0,MC_TRFCPBMIN=0,MC_TPBR2PBRMIN=0,MC_EN_ECC_SCRUBBING=false,MC_EN_BACKGROUND_SCRUBBING=false,MC_ECC_SCRUB_PERIOD=0x003E80,MC_PER_RD_INTVL=20000000,MC_INIT_MEM_USING_ECC_SCRUB=false,MC_IDLE_TIME_ENTR_PWR_DOWN_MODE=0x00000AA,MC_IDLE_TIME_ENTR_SELF_REF_MODE=0x0020000,MC_WRITE_DM_DBI=DM_NO_DBI,MC_READ_DBI=false,MC_ATTR_FILE=sidefile.xdc,MC_EN_INTR_RESP=FALSE,MC_EXTENDED_WDQS=TRUE,MC_ODTLon=0,MC_F1_ODTLon=0,MC_TODTon_MIN=0,MC_F1_TODTon_MIN=0,MC_LP4_OPERATING_TEMP=STANDARD,MC_CONFIG_NUM=config11,MC_FREQ_SWITCHING_EN=FALSE,MC_FREQ_PARAM=F0,MC_IP_TIMEPERIOD1=625,MC_OP_TIMEPERIOD1=625,MC_F1_CASLATENCY=24,MC_F1_CASWRITELATENCY=20,MC_F1_TFAW=21000,MC_F1_TFAWMIN=21000,MC_F1_TFAW_nCK=0,MC_F1_TRRD_S=4,MC_F1_TRRD_S_MIN=4,MC_F1_TRRD_L=8,MC_F1_TRRD_L_MIN=8,MC_F1_TRTP=7500,MC_F1_TRTPMIN=7500,MC_F1_TRTP_nCK=0,MC_F1_TWTR_S=2500,MC_F1_TWTR_S_MIN=2500,MC_F1_TWTR_L=7500,MC_F1_TWTR_L_MIN=7500,MC_F1_TCCD_L=8,MC_F1_TCCD_L_MIN=8,MC_F1_TCCD_3DS=0,MC_F1_TCCD_3DS_MIN=0,MC_F1_TMOD=24,MC_F1_TMOD_MIN=24,MC_F1_TCKEMIN=0,MC_F1_TCKE=0,MC_F1_TXPMIN=0,MC_F1_TXP=0,MC_F1_TMRD=8,MC_F1_TMRD_nCK=0,MC_F1_TMRDMIN=8,MC_F1_TRAS=32000,MC_F1_TRAS_nCK=0,MC_F1_TRASMIN=32000,MC_F1_TRCD=15000,MC_F1_TRCDMIN=15000,MC_F1_TRPAB=0,MC_F1_TRPAB_nCK=0,MC_F1_TRPABMIN=0,MC_F1_TRPPB=0,MC_F1_TRPPB_nCK=0,MC_F1_TRPPBMIN=0,MC_F1_TRRD=0,MC_F1_TRRDMIN=0,MC_F1_TRRD_nCK=0,MC_F1_TWR=15000,MC_F1_TWR_nCK=0,MC_F1_TWRMIN=15000,MC_F1_TWTR=0,MC_F1_TWTR_nCK=0,MC_F1_TWTRMIN=0,MC_F1_TZQLAT=0,MC_F1_TZQLAT_nCK=0,MC_F1_TZQLATMIN=0,MC_F1_TMRW=0,MC_F1_TMRWMIN=0,MC_F1_TOSCO=0,MC_F1_TOSCO_nCK=0,MC_F1_TOSCOMIN=0,MC_F1_LPDDR4_MR1=0x0000,MC_F1_LPDDR4_MR2=0x0000,MC_F1_LPDDR4_MR3=0x0000,MC_F1_LPDDR4_MR11=0x0000,MC_F1_LPDDR4_MR13=0x0000,MC_F1_LPDDR4_MR22=0x0000,MC_UBLAZE_APB_INTF=FALSE,MC_REF_AND_PER_CAL_INTF=FALSE,MC_DDR4_CTLE=000,MC_READ_BANDWIDTH=6400.000,MC_WRITE_BANDWIDTH=6400.000,MC_ECC_SCRUB_SIZE=8192,MC_OTF_SCRUBBING=false,MC_IBUFDISABLE=false,MC_DDR_INIT_TIMEOUT=0x00079C3E,MC_EN_PERF_STATS=false,MC_XLNX_RESPONDER=true,MC_VNC_ENABLE=FALSE,MC_DEVICE_TYPE=NON_S80,MC_NETLIST_SIMULATION=false,MC_DDR4_MIGRATION=false,MC_CH0_DDR4_CK_SKEW_0=0,MC_CH0_DDR4_CK_SKEW_1=0,MC_CH0_DDR4_CK_SKEW_2=0,MC_CH0_DDR4_CK_SKEW_3=0,MC_CH0_DDR4_ADDR_SKEW_0=0,MC_CH0_DDR4_ADDR_SKEW_1=0,MC_CH0_DDR4_ADDR_SKEW_2=0,MC_CH0_DDR4_ADDR_SKEW_3=0,MC_CH0_DDR4_ADDR_SKEW_4=0,MC_CH0_DDR4_ADDR_SKEW_5=0,MC_CH0_DDR4_ADDR_SKEW_6=0,MC_CH0_DDR4_ADDR_SKEW_7=0,MC_CH0_DDR4_ADDR_SKEW_8=0,MC_CH0_DDR4_ADDR_SKEW_9=0,MC_CH0_DDR4_ADDR_SKEW_10=0,MC_CH0_DDR4_ADDR_SKEW_11=0,MC_CH0_DDR4_ADDR_SKEW_12=0,MC_CH0_DDR4_ADDR_SKEW_13=0,MC_CH0_DDR4_ADDR_SKEW_14=0,MC_CH0_DDR4_ADDR_SKEW_15=0,MC_CH0_DDR4_ADDR_SKEW_16=0,MC_CH0_DDR4_ADDR_SKEW_17=0,MC_CH0_DDR4_BA_SKEW_0=0,MC_CH0_DDR4_BA_SKEW_1=0,MC_CH0_DDR4_BG_SKEW_0=0,MC_CH0_DDR4_BG_SKEW_1=0,MC_CH0_DDR4_CS_SKEW_0=0,MC_CH0_DDR4_CS_SKEW_1=0,MC_CH0_DDR4_CS_SKEW_2=0,MC_CH0_DDR4_CS_SKEW_3=0,MC_CH0_DDR4_CKE_SKEW_0=0,MC_CH0_DDR4_CKE_SKEW_1=0,MC_CH0_DDR4_CKE_SKEW_2=0,MC_CH0_DDR4_CKE_SKEW_3=0,MC_CH0_DDR4_ACT_SKEW=0,MC_CH0_DDR4_PAR_SKEW=0,MC_CH0_DDR4_ODT_SKEW_0=0,MC_CH0_DDR4_ODT_SKEW_1=0,MC_CH0_DDR4_ODT_SKEW_2=0,MC_CH0_DDR4_ODT_SKEW_3=0,MC_CH0_DDR4_LR_SKEW_0=0,MC_CH0_DDR4_LR_SKEW_1=0,MC_CH0_DDR4_LR_SKEW_2=0,MC_CH1_DDR4_CK_SKEW_0=0,MC_CH1_DDR4_CK_SKEW_1=0,MC_CH1_DDR4_CK_SKEW_2=0,MC_CH1_DDR4_CK_SKEW_3=0,MC_CH1_DDR4_ADDR_SKEW_0=0,MC_CH1_DDR4_ADDR_SKEW_1=0,MC_CH1_DDR4_ADDR_SKEW_2=0,MC_CH1_DDR4_ADDR_SKEW_3=0,MC_CH1_DDR4_ADDR_SKEW_4=0,MC_CH1_DDR4_ADDR_SKEW_5=0,MC_CH1_DDR4_ADDR_SKEW_6=0,MC_CH1_DDR4_ADDR_SKEW_7=0,MC_CH1_DDR4_ADDR_SKEW_8=0,MC_CH1_DDR4_ADDR_SKEW_9=0,MC_CH1_DDR4_ADDR_SKEW_10=0,MC_CH1_DDR4_ADDR_SKEW_11=0,MC_CH1_DDR4_ADDR_SKEW_12=0,MC_CH1_DDR4_ADDR_SKEW_13=0,MC_CH1_DDR4_ADDR_SKEW_14=0,MC_CH1_DDR4_ADDR_SKEW_15=0,MC_CH1_DDR4_ADDR_SKEW_16=0,MC_CH1_DDR4_ADDR_SKEW_17=0,MC_CH1_DDR4_BA_SKEW_0=0,MC_CH1_DDR4_BA_SKEW_1=0,MC_CH1_DDR4_BG_SKEW_0=0,MC_CH1_DDR4_BG_SKEW_1=0,MC_CH1_DDR4_CS_SKEW_0=0,MC_CH1_DDR4_CS_SKEW_1=0,MC_CH1_DDR4_CS_SKEW_2=0,MC_CH1_DDR4_CS_SKEW_3=0,MC_CH1_DDR4_CKE_SKEW_0=0,MC_CH1_DDR4_CKE_SKEW_1=0,MC_CH1_DDR4_CKE_SKEW_2=0,MC_CH1_DDR4_CKE_SKEW_3=0,MC_CH1_DDR4_ACT_SKEW=0,MC_CH1_DDR4_PAR_SKEW=0,MC_CH1_DDR4_ODT_SKEW_0=0,MC_CH1_DDR4_ODT_SKEW_1=0,MC_CH1_DDR4_ODT_SKEW_2=0,MC_CH1_DDR4_ODT_SKEW_3=0,MC_CH1_DDR4_LR_SKEW_0=0,MC_CH1_DDR4_LR_SKEW_1=0,MC_CH1_DDR4_LR_SKEW_2=0,MC_LP4_OVERWRITE_IO_PROP=false,MC_MIN_VLD_CNT_CTRL=false,MC_OFFSET_ADDR_FOR_INTLV=None,MC_SHARED_SEGMENTS=0,MC_CAL_MASK_POLL=ENABLE,MC_CH0_LP4_CK_A_SKEW_0=0,MC_CH0_LP4_CK_A_SKEW_1=0,MC_CH0_LP4_CK_A_SKEW_2=0,MC_CH0_LP4_CK_A_SKEW_3=0,MC_CH0_LP4_CK_B_SKEW_0=0,MC_CH0_LP4_CK_B_SKEW_1=0,MC_CH0_LP4_CK_B_SKEW_2=0,MC_CH0_LP4_CK_B_SKEW_3=0,MC_CH0_LP4_CKE_A_SKEW_0=0,MC_CH0_LP4_CKE_A_SKEW_1=0,MC_CH0_LP4_CKE_A_SKEW_2=0,MC_CH0_LP4_CKE_A_SKEW_3=0,MC_CH0_LP4_CKE_B_SKEW_0=0,MC_CH0_LP4_CKE_B_SKEW_1=0,MC_CH0_LP4_CKE_B_SKEW_2=0,MC_CH0_LP4_CKE_B_SKEW_3=0,MC_CH0_LP4_CS_A_SKEW_0=0,MC_CH0_LP4_CS_A_SKEW_1=0,MC_CH0_LP4_CS_A_SKEW_2=0,MC_CH0_LP4_CS_A_SKEW_3=0,MC_CH0_LP4_CS_B_SKEW_0=0,MC_CH0_LP4_CS_B_SKEW_1=0,MC_CH0_LP4_CS_B_SKEW_2=0,MC_CH0_LP4_CS_B_SKEW_3=0,MC_CH1_LP4_CK_A_SKEW_0=0,MC_CH1_LP4_CK_A_SKEW_1=0,MC_CH1_LP4_CK_A_SKEW_2=0,MC_CH1_LP4_CK_A_SKEW_3=0,MC_CH1_LP4_CK_B_SKEW_0=0,MC_CH1_LP4_CK_B_SKEW_1=0,MC_CH1_LP4_CK_B_SKEW_2=0,MC_CH1_LP4_CK_B_SKEW_3=0,MC_CH1_LP4_CKE_A_SKEW_0=0,MC_CH1_LP4_CKE_A_SKEW_1=0,MC_CH1_LP4_CKE_A_SKEW_2=0,MC_CH1_LP4_CKE_A_SKEW_3=0,MC_CH1_LP4_CKE_B_SKEW_0=0,MC_CH1_LP4_CKE_B_SKEW_1=0,MC_CH1_LP4_CKE_B_SKEW_2=0,MC_CH1_LP4_CKE_B_SKEW_3=0,MC_CH1_LP4_CS_A_SKEW_0=0,MC_CH1_LP4_CS_A_SKEW_1=0,MC_CH1_LP4_CS_A_SKEW_2=0,MC_CH1_LP4_CS_A_SKEW_3=0,MC_CH1_LP4_CS_B_SKEW_0=0,MC_CH1_LP4_CS_B_SKEW_1=0,MC_CH1_LP4_CS_B_SKEW_2=0,MC_CH1_LP4_CS_B_SKEW_3=0,MC_ISOC_READ_TIMEOUT=3,MC_ISOC_WRITE_TIMEOUT=3,MC_PIN_LOC=None}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) 
(* X_CORE_INFO = "bd_8be5,Vivado 2024.2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix(HBM00_AXI_awaddr, HBM00_AXI_awlen, 
  HBM00_AXI_awsize, HBM00_AXI_awburst, HBM00_AXI_awlock, HBM00_AXI_awcache, 
  HBM00_AXI_awprot, HBM00_AXI_awvalid, HBM00_AXI_awready, HBM00_AXI_wdata, HBM00_AXI_wstrb, 
  HBM00_AXI_wlast, HBM00_AXI_wvalid, HBM00_AXI_wready, HBM00_AXI_bresp, HBM00_AXI_bvalid, 
  HBM00_AXI_bready, HBM00_AXI_araddr, HBM00_AXI_arlen, HBM00_AXI_arsize, HBM00_AXI_arburst, 
  HBM00_AXI_arlock, HBM00_AXI_arcache, HBM00_AXI_arprot, HBM00_AXI_arvalid, 
  HBM00_AXI_arready, HBM00_AXI_rdata, HBM00_AXI_rresp, HBM00_AXI_rlast, HBM00_AXI_rvalid, 
  HBM00_AXI_rready, HBM01_AXI_awaddr, HBM01_AXI_awlen, HBM01_AXI_awsize, HBM01_AXI_awburst, 
  HBM01_AXI_awlock, HBM01_AXI_awcache, HBM01_AXI_awprot, HBM01_AXI_awvalid, 
  HBM01_AXI_awready, HBM01_AXI_wdata, HBM01_AXI_wstrb, HBM01_AXI_wlast, HBM01_AXI_wvalid, 
  HBM01_AXI_wready, HBM01_AXI_bresp, HBM01_AXI_bvalid, HBM01_AXI_bready, HBM01_AXI_araddr, 
  HBM01_AXI_arlen, HBM01_AXI_arsize, HBM01_AXI_arburst, HBM01_AXI_arlock, 
  HBM01_AXI_arcache, HBM01_AXI_arprot, HBM01_AXI_arvalid, HBM01_AXI_arready, 
  HBM01_AXI_rdata, HBM01_AXI_rresp, HBM01_AXI_rlast, HBM01_AXI_rvalid, HBM01_AXI_rready, 
  HBM02_AXI_awaddr, HBM02_AXI_awlen, HBM02_AXI_awsize, HBM02_AXI_awburst, HBM02_AXI_awlock, 
  HBM02_AXI_awcache, HBM02_AXI_awprot, HBM02_AXI_awvalid, HBM02_AXI_awready, 
  HBM02_AXI_wdata, HBM02_AXI_wstrb, HBM02_AXI_wlast, HBM02_AXI_wvalid, HBM02_AXI_wready, 
  HBM02_AXI_bresp, HBM02_AXI_bvalid, HBM02_AXI_bready, HBM02_AXI_araddr, HBM02_AXI_arlen, 
  HBM02_AXI_arsize, HBM02_AXI_arburst, HBM02_AXI_arlock, HBM02_AXI_arcache, 
  HBM02_AXI_arprot, HBM02_AXI_arvalid, HBM02_AXI_arready, HBM02_AXI_rdata, HBM02_AXI_rresp, 
  HBM02_AXI_rlast, HBM02_AXI_rvalid, HBM02_AXI_rready, HBM03_AXI_awaddr, HBM03_AXI_awlen, 
  HBM03_AXI_awsize, HBM03_AXI_awburst, HBM03_AXI_awlock, HBM03_AXI_awcache, 
  HBM03_AXI_awprot, HBM03_AXI_awvalid, HBM03_AXI_awready, HBM03_AXI_wdata, HBM03_AXI_wstrb, 
  HBM03_AXI_wlast, HBM03_AXI_wvalid, HBM03_AXI_wready, HBM03_AXI_bresp, HBM03_AXI_bvalid, 
  HBM03_AXI_bready, HBM03_AXI_araddr, HBM03_AXI_arlen, HBM03_AXI_arsize, HBM03_AXI_arburst, 
  HBM03_AXI_arlock, HBM03_AXI_arcache, HBM03_AXI_arprot, HBM03_AXI_arvalid, 
  HBM03_AXI_arready, HBM03_AXI_rdata, HBM03_AXI_rresp, HBM03_AXI_rlast, HBM03_AXI_rvalid, 
  HBM03_AXI_rready, aclk0, HBM03_AXI_arid, HBM03_AXI_aruser, HBM03_AXI_awid, 
  HBM03_AXI_awuser, HBM03_AXI_bid, HBM03_AXI_buser, HBM03_AXI_rid, HBM02_AXI_arid, 
  HBM02_AXI_aruser, HBM02_AXI_awid, HBM02_AXI_awuser, HBM02_AXI_bid, HBM02_AXI_buser, 
  HBM02_AXI_rid, HBM01_AXI_arid, HBM01_AXI_aruser, HBM01_AXI_awid, HBM01_AXI_awuser, 
  HBM01_AXI_bid, HBM01_AXI_buser, HBM01_AXI_rid, HBM00_AXI_arid, HBM00_AXI_aruser, 
  HBM00_AXI_awid, HBM00_AXI_awuser, HBM00_AXI_bid, HBM00_AXI_buser, HBM00_AXI_rid)
/* synthesis syn_black_box black_box_pad_pin="HBM00_AXI_awaddr[63:0],HBM00_AXI_awlen[7:0],HBM00_AXI_awsize[2:0],HBM00_AXI_awburst[1:0],HBM00_AXI_awlock[0:0],HBM00_AXI_awcache[3:0],HBM00_AXI_awprot[2:0],HBM00_AXI_awvalid[0:0],HBM00_AXI_awready[0:0],HBM00_AXI_wdata[255:0],HBM00_AXI_wstrb[31:0],HBM00_AXI_wlast[0:0],HBM00_AXI_wvalid[0:0],HBM00_AXI_wready[0:0],HBM00_AXI_bresp[1:0],HBM00_AXI_bvalid[0:0],HBM00_AXI_bready[0:0],HBM00_AXI_araddr[63:0],HBM00_AXI_arlen[7:0],HBM00_AXI_arsize[2:0],HBM00_AXI_arburst[1:0],HBM00_AXI_arlock[0:0],HBM00_AXI_arcache[3:0],HBM00_AXI_arprot[2:0],HBM00_AXI_arvalid[0:0],HBM00_AXI_arready[0:0],HBM00_AXI_rdata[255:0],HBM00_AXI_rresp[1:0],HBM00_AXI_rlast[0:0],HBM00_AXI_rvalid[0:0],HBM00_AXI_rready[0:0],HBM01_AXI_awaddr[63:0],HBM01_AXI_awlen[7:0],HBM01_AXI_awsize[2:0],HBM01_AXI_awburst[1:0],HBM01_AXI_awlock[0:0],HBM01_AXI_awcache[3:0],HBM01_AXI_awprot[2:0],HBM01_AXI_awvalid[0:0],HBM01_AXI_awready[0:0],HBM01_AXI_wdata[255:0],HBM01_AXI_wstrb[31:0],HBM01_AXI_wlast[0:0],HBM01_AXI_wvalid[0:0],HBM01_AXI_wready[0:0],HBM01_AXI_bresp[1:0],HBM01_AXI_bvalid[0:0],HBM01_AXI_bready[0:0],HBM01_AXI_araddr[63:0],HBM01_AXI_arlen[7:0],HBM01_AXI_arsize[2:0],HBM01_AXI_arburst[1:0],HBM01_AXI_arlock[0:0],HBM01_AXI_arcache[3:0],HBM01_AXI_arprot[2:0],HBM01_AXI_arvalid[0:0],HBM01_AXI_arready[0:0],HBM01_AXI_rdata[255:0],HBM01_AXI_rresp[1:0],HBM01_AXI_rlast[0:0],HBM01_AXI_rvalid[0:0],HBM01_AXI_rready[0:0],HBM02_AXI_awaddr[63:0],HBM02_AXI_awlen[7:0],HBM02_AXI_awsize[2:0],HBM02_AXI_awburst[1:0],HBM02_AXI_awlock[0:0],HBM02_AXI_awcache[3:0],HBM02_AXI_awprot[2:0],HBM02_AXI_awvalid[0:0],HBM02_AXI_awready[0:0],HBM02_AXI_wdata[255:0],HBM02_AXI_wstrb[31:0],HBM02_AXI_wlast[0:0],HBM02_AXI_wvalid[0:0],HBM02_AXI_wready[0:0],HBM02_AXI_bresp[1:0],HBM02_AXI_bvalid[0:0],HBM02_AXI_bready[0:0],HBM02_AXI_araddr[63:0],HBM02_AXI_arlen[7:0],HBM02_AXI_arsize[2:0],HBM02_AXI_arburst[1:0],HBM02_AXI_arlock[0:0],HBM02_AXI_arcache[3:0],HBM02_AXI_arprot[2:0],HBM02_AXI_arvalid[0:0],HBM02_AXI_arready[0:0],HBM02_AXI_rdata[255:0],HBM02_AXI_rresp[1:0],HBM02_AXI_rlast[0:0],HBM02_AXI_rvalid[0:0],HBM02_AXI_rready[0:0],HBM03_AXI_awaddr[63:0],HBM03_AXI_awlen[7:0],HBM03_AXI_awsize[2:0],HBM03_AXI_awburst[1:0],HBM03_AXI_awlock[0:0],HBM03_AXI_awcache[3:0],HBM03_AXI_awprot[2:0],HBM03_AXI_awvalid[0:0],HBM03_AXI_awready[0:0],HBM03_AXI_wdata[255:0],HBM03_AXI_wstrb[31:0],HBM03_AXI_wlast[0:0],HBM03_AXI_wvalid[0:0],HBM03_AXI_wready[0:0],HBM03_AXI_bresp[1:0],HBM03_AXI_bvalid[0:0],HBM03_AXI_bready[0:0],HBM03_AXI_araddr[63:0],HBM03_AXI_arlen[7:0],HBM03_AXI_arsize[2:0],HBM03_AXI_arburst[1:0],HBM03_AXI_arlock[0:0],HBM03_AXI_arcache[3:0],HBM03_AXI_arprot[2:0],HBM03_AXI_arvalid[0:0],HBM03_AXI_arready[0:0],HBM03_AXI_rdata[255:0],HBM03_AXI_rresp[1:0],HBM03_AXI_rlast[0:0],HBM03_AXI_rvalid[0:0],HBM03_AXI_rready[0:0],HBM03_AXI_arid[6:0],HBM03_AXI_aruser[10:0],HBM03_AXI_awid[6:0],HBM03_AXI_awuser[10:0],HBM03_AXI_bid[6:0],HBM03_AXI_buser[15:0],HBM03_AXI_rid[6:0],HBM02_AXI_arid[6:0],HBM02_AXI_aruser[10:0],HBM02_AXI_awid[6:0],HBM02_AXI_awuser[10:0],HBM02_AXI_bid[6:0],HBM02_AXI_buser[15:0],HBM02_AXI_rid[6:0],HBM01_AXI_arid[6:0],HBM01_AXI_aruser[10:0],HBM01_AXI_awid[6:0],HBM01_AXI_awuser[10:0],HBM01_AXI_bid[6:0],HBM01_AXI_buser[15:0],HBM01_AXI_rid[6:0],HBM00_AXI_arid[6:0],HBM00_AXI_aruser[10:0],HBM00_AXI_awid[6:0],HBM00_AXI_awuser[10:0],HBM00_AXI_bid[6:0],HBM00_AXI_buser[15:0],HBM00_AXI_rid[6:0]" */
/* synthesis syn_force_seq_prim="aclk0" */;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM00_AXI AWADDR" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME HBM00_AXI, DATA_WIDTH 256, PROTOCOL AXI4, FREQ_HZ 300000000, ID_WIDTH 7, ADDR_WIDTH 64, AWUSER_WIDTH 16, ARUSER_WIDTH 16, WUSER_WIDTH 16, RUSER_WIDTH 16, BUSER_WIDTH 16, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN design_1_noc_clk_gen_0_axi_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0, R_TRAFFIC_CLASS BEST_EFFORT, W_TRAFFIC_CLASS BEST_EFFORT, R_LATENCY 300, R_RATE_LIMITER 10, W_RATE_LIMITER 10, R_MAX_BURST_LENGTH 256, W_MAX_BURST_LENGTH 256, CONNECTIONS HBM0_PORT0 {read_bw {12800} write_bw {12800} read_avg_burst {4} write_avg_burst {4}}, WRITE_BUFFER_SIZE 80, MY_CATEGORY noc, CATEGORY pl_hbm" *) input [63:0]HBM00_AXI_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM00_AXI AWLEN" *) input [7:0]HBM00_AXI_awlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM00_AXI AWSIZE" *) input [2:0]HBM00_AXI_awsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM00_AXI AWBURST" *) input [1:0]HBM00_AXI_awburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM00_AXI AWLOCK" *) input [0:0]HBM00_AXI_awlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM00_AXI AWCACHE" *) input [3:0]HBM00_AXI_awcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM00_AXI AWPROT" *) input [2:0]HBM00_AXI_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM00_AXI AWVALID" *) input [0:0]HBM00_AXI_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM00_AXI AWREADY" *) output [0:0]HBM00_AXI_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM00_AXI WDATA" *) input [255:0]HBM00_AXI_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM00_AXI WSTRB" *) input [31:0]HBM00_AXI_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM00_AXI WLAST" *) input [0:0]HBM00_AXI_wlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM00_AXI WVALID" *) input [0:0]HBM00_AXI_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM00_AXI WREADY" *) output [0:0]HBM00_AXI_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM00_AXI BRESP" *) output [1:0]HBM00_AXI_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM00_AXI BVALID" *) output [0:0]HBM00_AXI_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM00_AXI BREADY" *) input [0:0]HBM00_AXI_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM00_AXI ARADDR" *) input [63:0]HBM00_AXI_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM00_AXI ARLEN" *) input [7:0]HBM00_AXI_arlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM00_AXI ARSIZE" *) input [2:0]HBM00_AXI_arsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM00_AXI ARBURST" *) input [1:0]HBM00_AXI_arburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM00_AXI ARLOCK" *) input [0:0]HBM00_AXI_arlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM00_AXI ARCACHE" *) input [3:0]HBM00_AXI_arcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM00_AXI ARPROT" *) input [2:0]HBM00_AXI_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM00_AXI ARVALID" *) input [0:0]HBM00_AXI_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM00_AXI ARREADY" *) output [0:0]HBM00_AXI_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM00_AXI RDATA" *) output [255:0]HBM00_AXI_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM00_AXI RRESP" *) output [1:0]HBM00_AXI_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM00_AXI RLAST" *) output [0:0]HBM00_AXI_rlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM00_AXI RVALID" *) output [0:0]HBM00_AXI_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM00_AXI RREADY" *) input [0:0]HBM00_AXI_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM01_AXI AWADDR" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME HBM01_AXI, DATA_WIDTH 256, PROTOCOL AXI4, FREQ_HZ 300000000, ID_WIDTH 7, ADDR_WIDTH 64, AWUSER_WIDTH 16, ARUSER_WIDTH 16, WUSER_WIDTH 16, RUSER_WIDTH 16, BUSER_WIDTH 16, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN design_1_noc_clk_gen_0_axi_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0, R_TRAFFIC_CLASS BEST_EFFORT, W_TRAFFIC_CLASS BEST_EFFORT, R_LATENCY 300, R_RATE_LIMITER 10, W_RATE_LIMITER 10, R_MAX_BURST_LENGTH 256, W_MAX_BURST_LENGTH 256, CONNECTIONS HBM0_PORT1 {read_bw {12800} write_bw {12800} read_avg_burst {4} write_avg_burst {4}}, WRITE_BUFFER_SIZE 80, MY_CATEGORY noc, CATEGORY pl_hbm" *) input [63:0]HBM01_AXI_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM01_AXI AWLEN" *) input [7:0]HBM01_AXI_awlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM01_AXI AWSIZE" *) input [2:0]HBM01_AXI_awsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM01_AXI AWBURST" *) input [1:0]HBM01_AXI_awburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM01_AXI AWLOCK" *) input [0:0]HBM01_AXI_awlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM01_AXI AWCACHE" *) input [3:0]HBM01_AXI_awcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM01_AXI AWPROT" *) input [2:0]HBM01_AXI_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM01_AXI AWVALID" *) input [0:0]HBM01_AXI_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM01_AXI AWREADY" *) output [0:0]HBM01_AXI_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM01_AXI WDATA" *) input [255:0]HBM01_AXI_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM01_AXI WSTRB" *) input [31:0]HBM01_AXI_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM01_AXI WLAST" *) input [0:0]HBM01_AXI_wlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM01_AXI WVALID" *) input [0:0]HBM01_AXI_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM01_AXI WREADY" *) output [0:0]HBM01_AXI_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM01_AXI BRESP" *) output [1:0]HBM01_AXI_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM01_AXI BVALID" *) output [0:0]HBM01_AXI_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM01_AXI BREADY" *) input [0:0]HBM01_AXI_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM01_AXI ARADDR" *) input [63:0]HBM01_AXI_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM01_AXI ARLEN" *) input [7:0]HBM01_AXI_arlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM01_AXI ARSIZE" *) input [2:0]HBM01_AXI_arsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM01_AXI ARBURST" *) input [1:0]HBM01_AXI_arburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM01_AXI ARLOCK" *) input [0:0]HBM01_AXI_arlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM01_AXI ARCACHE" *) input [3:0]HBM01_AXI_arcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM01_AXI ARPROT" *) input [2:0]HBM01_AXI_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM01_AXI ARVALID" *) input [0:0]HBM01_AXI_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM01_AXI ARREADY" *) output [0:0]HBM01_AXI_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM01_AXI RDATA" *) output [255:0]HBM01_AXI_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM01_AXI RRESP" *) output [1:0]HBM01_AXI_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM01_AXI RLAST" *) output [0:0]HBM01_AXI_rlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM01_AXI RVALID" *) output [0:0]HBM01_AXI_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM01_AXI RREADY" *) input [0:0]HBM01_AXI_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM02_AXI AWADDR" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME HBM02_AXI, DATA_WIDTH 256, PROTOCOL AXI4, FREQ_HZ 300000000, ID_WIDTH 7, ADDR_WIDTH 64, AWUSER_WIDTH 16, ARUSER_WIDTH 16, WUSER_WIDTH 16, RUSER_WIDTH 16, BUSER_WIDTH 16, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN design_1_noc_clk_gen_0_axi_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0, R_TRAFFIC_CLASS BEST_EFFORT, W_TRAFFIC_CLASS BEST_EFFORT, R_LATENCY 300, R_RATE_LIMITER 10, W_RATE_LIMITER 10, R_MAX_BURST_LENGTH 256, W_MAX_BURST_LENGTH 256, CONNECTIONS HBM0_PORT2 {read_bw {12800} write_bw {12800} read_avg_burst {4} write_avg_burst {4}}, WRITE_BUFFER_SIZE 80, MY_CATEGORY noc, CATEGORY pl_hbm" *) input [63:0]HBM02_AXI_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM02_AXI AWLEN" *) input [7:0]HBM02_AXI_awlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM02_AXI AWSIZE" *) input [2:0]HBM02_AXI_awsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM02_AXI AWBURST" *) input [1:0]HBM02_AXI_awburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM02_AXI AWLOCK" *) input [0:0]HBM02_AXI_awlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM02_AXI AWCACHE" *) input [3:0]HBM02_AXI_awcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM02_AXI AWPROT" *) input [2:0]HBM02_AXI_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM02_AXI AWVALID" *) input [0:0]HBM02_AXI_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM02_AXI AWREADY" *) output [0:0]HBM02_AXI_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM02_AXI WDATA" *) input [255:0]HBM02_AXI_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM02_AXI WSTRB" *) input [31:0]HBM02_AXI_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM02_AXI WLAST" *) input [0:0]HBM02_AXI_wlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM02_AXI WVALID" *) input [0:0]HBM02_AXI_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM02_AXI WREADY" *) output [0:0]HBM02_AXI_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM02_AXI BRESP" *) output [1:0]HBM02_AXI_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM02_AXI BVALID" *) output [0:0]HBM02_AXI_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM02_AXI BREADY" *) input [0:0]HBM02_AXI_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM02_AXI ARADDR" *) input [63:0]HBM02_AXI_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM02_AXI ARLEN" *) input [7:0]HBM02_AXI_arlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM02_AXI ARSIZE" *) input [2:0]HBM02_AXI_arsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM02_AXI ARBURST" *) input [1:0]HBM02_AXI_arburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM02_AXI ARLOCK" *) input [0:0]HBM02_AXI_arlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM02_AXI ARCACHE" *) input [3:0]HBM02_AXI_arcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM02_AXI ARPROT" *) input [2:0]HBM02_AXI_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM02_AXI ARVALID" *) input [0:0]HBM02_AXI_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM02_AXI ARREADY" *) output [0:0]HBM02_AXI_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM02_AXI RDATA" *) output [255:0]HBM02_AXI_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM02_AXI RRESP" *) output [1:0]HBM02_AXI_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM02_AXI RLAST" *) output [0:0]HBM02_AXI_rlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM02_AXI RVALID" *) output [0:0]HBM02_AXI_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM02_AXI RREADY" *) input [0:0]HBM02_AXI_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM03_AXI AWADDR" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME HBM03_AXI, DATA_WIDTH 256, PROTOCOL AXI4, FREQ_HZ 300000000, ID_WIDTH 7, ADDR_WIDTH 64, AWUSER_WIDTH 16, ARUSER_WIDTH 16, WUSER_WIDTH 16, RUSER_WIDTH 16, BUSER_WIDTH 16, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN design_1_noc_clk_gen_0_axi_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0, R_TRAFFIC_CLASS BEST_EFFORT, W_TRAFFIC_CLASS BEST_EFFORT, R_LATENCY 300, R_RATE_LIMITER 10, W_RATE_LIMITER 10, R_MAX_BURST_LENGTH 256, W_MAX_BURST_LENGTH 256, CONNECTIONS HBM0_PORT3 {read_bw {12800} write_bw {12800} read_avg_burst {4} write_avg_burst {4}}, WRITE_BUFFER_SIZE 80, MY_CATEGORY noc, CATEGORY pl_hbm" *) input [63:0]HBM03_AXI_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM03_AXI AWLEN" *) input [7:0]HBM03_AXI_awlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM03_AXI AWSIZE" *) input [2:0]HBM03_AXI_awsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM03_AXI AWBURST" *) input [1:0]HBM03_AXI_awburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM03_AXI AWLOCK" *) input [0:0]HBM03_AXI_awlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM03_AXI AWCACHE" *) input [3:0]HBM03_AXI_awcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM03_AXI AWPROT" *) input [2:0]HBM03_AXI_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM03_AXI AWVALID" *) input [0:0]HBM03_AXI_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM03_AXI AWREADY" *) output [0:0]HBM03_AXI_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM03_AXI WDATA" *) input [255:0]HBM03_AXI_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM03_AXI WSTRB" *) input [31:0]HBM03_AXI_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM03_AXI WLAST" *) input [0:0]HBM03_AXI_wlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM03_AXI WVALID" *) input [0:0]HBM03_AXI_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM03_AXI WREADY" *) output [0:0]HBM03_AXI_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM03_AXI BRESP" *) output [1:0]HBM03_AXI_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM03_AXI BVALID" *) output [0:0]HBM03_AXI_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM03_AXI BREADY" *) input [0:0]HBM03_AXI_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM03_AXI ARADDR" *) input [63:0]HBM03_AXI_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM03_AXI ARLEN" *) input [7:0]HBM03_AXI_arlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM03_AXI ARSIZE" *) input [2:0]HBM03_AXI_arsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM03_AXI ARBURST" *) input [1:0]HBM03_AXI_arburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM03_AXI ARLOCK" *) input [0:0]HBM03_AXI_arlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM03_AXI ARCACHE" *) input [3:0]HBM03_AXI_arcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM03_AXI ARPROT" *) input [2:0]HBM03_AXI_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM03_AXI ARVALID" *) input [0:0]HBM03_AXI_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM03_AXI ARREADY" *) output [0:0]HBM03_AXI_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM03_AXI RDATA" *) output [255:0]HBM03_AXI_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM03_AXI RRESP" *) output [1:0]HBM03_AXI_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM03_AXI RLAST" *) output [0:0]HBM03_AXI_rlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM03_AXI RVALID" *) output [0:0]HBM03_AXI_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM03_AXI RREADY" *) input [0:0]HBM03_AXI_rready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.aclk0 CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK.aclk0, FREQ_HZ 300000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_noc_clk_gen_0_axi_clk_0, ASSOCIATED_BUSIF HBM00_AXI:HBM01_AXI:HBM02_AXI:HBM03_AXI, INSERT_VIP 0" *) input aclk0 /* synthesis syn_isclock = 1 */;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM03_AXI ARID" *) input [6:0]HBM03_AXI_arid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM03_AXI ARUSER" *) input [10:0]HBM03_AXI_aruser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM03_AXI AWID" *) input [6:0]HBM03_AXI_awid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM03_AXI AWUSER" *) input [10:0]HBM03_AXI_awuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM03_AXI BID" *) output [6:0]HBM03_AXI_bid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM03_AXI BUSER" *) output [15:0]HBM03_AXI_buser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM03_AXI RID" *) output [6:0]HBM03_AXI_rid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM02_AXI ARID" *) input [6:0]HBM02_AXI_arid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM02_AXI ARUSER" *) input [10:0]HBM02_AXI_aruser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM02_AXI AWID" *) input [6:0]HBM02_AXI_awid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM02_AXI AWUSER" *) input [10:0]HBM02_AXI_awuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM02_AXI BID" *) output [6:0]HBM02_AXI_bid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM02_AXI BUSER" *) output [15:0]HBM02_AXI_buser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM02_AXI RID" *) output [6:0]HBM02_AXI_rid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM01_AXI ARID" *) input [6:0]HBM01_AXI_arid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM01_AXI ARUSER" *) input [10:0]HBM01_AXI_aruser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM01_AXI AWID" *) input [6:0]HBM01_AXI_awid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM01_AXI AWUSER" *) input [10:0]HBM01_AXI_awuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM01_AXI BID" *) output [6:0]HBM01_AXI_bid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM01_AXI BUSER" *) output [15:0]HBM01_AXI_buser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM01_AXI RID" *) output [6:0]HBM01_AXI_rid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM00_AXI ARID" *) input [6:0]HBM00_AXI_arid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM00_AXI ARUSER" *) input [10:0]HBM00_AXI_aruser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM00_AXI AWID" *) input [6:0]HBM00_AXI_awid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM00_AXI AWUSER" *) input [10:0]HBM00_AXI_awuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM00_AXI BID" *) output [6:0]HBM00_AXI_bid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM00_AXI BUSER" *) output [15:0]HBM00_AXI_buser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 HBM00_AXI RID" *) output [6:0]HBM00_AXI_rid;
endmodule
