

================================================================
== Vivado HLS Report for 'canonize_tree'
================================================================
* Date:           Tue Aug  3 21:42:39 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        huffman_encoding_core_build
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.508 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- init_bits              |      256|      256|         1|          -|          -|   256|    no    |
        |- process_symbols        |        ?|        ?|         ?|          -|          -|     ?|    no    |
        | + canonize_tree_label0  |        ?|        ?|         2|          1|          1|     ?|    yes   |
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 5 
7 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %val_assign_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 8 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (3.63ns)   --->   "%val_assign_loc_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %val_assign_loc)" [./hls-src/huffman_encoding.cpp:71]   --->   Operation 9 'read' 'val_assign_loc_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %._crit_edge.i.i" [./hls-src/huffman_canonize_tree.cpp:10->./hls-src/huffman_encoding.cpp:71]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i_0_i_i = phi i9 [ %i, %0 ], [ 0, %entry ]"   --->   Operation 11 'phi' 'i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.66ns)   --->   "%icmp_ln13 = icmp eq i9 %i_0_i_i, -256" [./hls-src/huffman_canonize_tree.cpp:13->./hls-src/huffman_encoding.cpp:71]   --->   Operation 12 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 13 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.82ns)   --->   "%i = add i9 %i_0_i_i, 1" [./hls-src/huffman_canonize_tree.cpp:13->./hls-src/huffman_encoding.cpp:71]   --->   Operation 14 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %process_symbols_begin.preheader, label %0" [./hls-src/huffman_canonize_tree.cpp:13->./hls-src/huffman_encoding.cpp:71]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str2) nounwind" [./hls-src/huffman_canonize_tree.cpp:13->./hls-src/huffman_encoding.cpp:71]   --->   Operation 16 'specloopname' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i9 %i_0_i_i to i64" [./hls-src/huffman_canonize_tree.cpp:14->./hls-src/huffman_encoding.cpp:71]   --->   Operation 17 'zext' 'zext_ln14' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%symbol_bits_V_addr = getelementptr [256 x i5]* %symbol_bits_V, i64 0, i64 %zext_ln14" [./hls-src/huffman_canonize_tree.cpp:14->./hls-src/huffman_encoding.cpp:71]   --->   Operation 18 'getelementptr' 'symbol_bits_V_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (3.25ns)   --->   "store i5 0, i5* %symbol_bits_V_addr, align 1" [./hls-src/huffman_canonize_tree.cpp:14->./hls-src/huffman_encoding.cpp:71]   --->   Operation 19 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.i" [./hls-src/huffman_canonize_tree.cpp:13->./hls-src/huffman_encoding.cpp:71]   --->   Operation 20 'br' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.76ns)   --->   "br label %process_symbols_begin" [./hls-src/huffman_canonize_tree.cpp:27->./hls-src/huffman_encoding.cpp:71]   --->   Operation 21 'br' <Predicate = (icmp_ln13)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%t_V = phi i32 [ %length_V, %process_symbols_end ], [ 64, %process_symbols_begin.preheader ]"   --->   Operation 22 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i32 %t_V to i64" [./hls-src/huffman_canonize_tree.cpp:28->./hls-src/huffman_encoding.cpp:71]   --->   Operation 23 'zext' 'zext_ln544' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%codeword_length_hist = getelementptr [64 x i32]* %codeword_length_histogram_V, i64 0, i64 %zext_ln544" [./hls-src/huffman_canonize_tree.cpp:28->./hls-src/huffman_encoding.cpp:71]   --->   Operation 24 'getelementptr' 'codeword_length_hist' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [2/2] (3.25ns)   --->   "%count_V = load i32* %codeword_length_hist, align 4" [./hls-src/huffman_canonize_tree.cpp:28->./hls-src/huffman_encoding.cpp:71]   --->   Operation 25 'load' 'count_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%k_0_i_i = phi i32 [ %i_op_assign_1, %process_symbols_end ], [ 0, %process_symbols_begin.preheader ]" [./hls-src/huffman_canonize_tree.cpp:31->./hls-src/huffman_encoding.cpp:71]   --->   Operation 26 'phi' 'k_0_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str3) nounwind" [./hls-src/huffman_canonize_tree.cpp:27->./hls-src/huffman_encoding.cpp:71]   --->   Operation 27 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str3)" [./hls-src/huffman_canonize_tree.cpp:27->./hls-src/huffman_encoding.cpp:71]   --->   Operation 28 'specregionbegin' 'tmp_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/2] (3.25ns)   --->   "%count_V = load i32* %codeword_length_hist, align 4" [./hls-src/huffman_canonize_tree.cpp:28->./hls-src/huffman_encoding.cpp:71]   --->   Operation 29 'load' 'count_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 30 [1/1] (1.76ns)   --->   "br label %1" [./hls-src/huffman_canonize_tree.cpp:29->./hls-src/huffman_encoding.cpp:71]   --->   Operation 30 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 5.02>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%k_1_i_i = phi i32 [ %k_0_i_i, %process_symbols_begin ], [ %k, %canonize_tree_label0_end ]"   --->   Operation 31 'phi' 'k_1_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%i_op_assign = phi i32 [ 0, %process_symbols_begin ], [ %i_7, %canonize_tree_label0_end ]"   --->   Operation 32 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (2.47ns)   --->   "%icmp_ln887 = icmp ult i32 %i_op_assign, %count_V" [./hls-src/huffman_canonize_tree.cpp:29->./hls-src/huffman_encoding.cpp:71]   --->   Operation 33 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 34 [1/1] (2.55ns)   --->   "%i_7 = add nsw i32 %i_op_assign, 1" [./hls-src/huffman_canonize_tree.cpp:29->./hls-src/huffman_encoding.cpp:71]   --->   Operation 34 'add' 'i_7' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 35 [1/1] (1.76ns)   --->   "br i1 %icmp_ln887, label %canonize_tree_label0_begin, label %.loopexit.i.i" [./hls-src/huffman_canonize_tree.cpp:29->./hls-src/huffman_encoding.cpp:71]   --->   Operation 35 'br' <Predicate = true> <Delay = 1.76>
ST_5 : Operation 36 [1/1] (2.55ns)   --->   "%k = add nsw i32 1, %k_1_i_i" [./hls-src/huffman_canonize_tree.cpp:31->./hls-src/huffman_encoding.cpp:71]   --->   Operation 36 'add' 'k' <Predicate = (icmp_ln887)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i32 %k_1_i_i to i64" [./hls-src/huffman_canonize_tree.cpp:31->./hls-src/huffman_encoding.cpp:71]   --->   Operation 37 'sext' 'sext_ln31' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%sorted_value_V_addr = getelementptr [256 x i32]* %sorted_value_V, i64 0, i64 %sext_ln31" [./hls-src/huffman_canonize_tree.cpp:31->./hls-src/huffman_encoding.cpp:71]   --->   Operation 38 'getelementptr' 'sorted_value_V_addr' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 39 [2/2] (3.25ns)   --->   "%val = load i32* %sorted_value_V_addr, align 4" [./hls-src/huffman_canonize_tree.cpp:31->./hls-src/huffman_encoding.cpp:71]   --->   Operation 39 'load' 'val' <Predicate = (icmp_ln887)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 40 [1/1] (2.47ns)   --->   "%icmp_ln891 = icmp ult i32 %k, %val_assign_loc_read" [./hls-src/huffman_canonize_tree.cpp:33->./hls-src/huffman_encoding.cpp:71]   --->   Operation 40 'icmp' 'icmp_ln891' <Predicate = (icmp_ln887)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.50>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str4) nounwind" [./hls-src/huffman_canonize_tree.cpp:29->./hls-src/huffman_encoding.cpp:71]   --->   Operation 41 'specloopname' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_14_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str4)" [./hls-src/huffman_canonize_tree.cpp:29->./hls-src/huffman_encoding.cpp:71]   --->   Operation 42 'specregionbegin' 'tmp_14_i_i' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str5) nounwind" [./hls-src/huffman_canonize_tree.cpp:30->./hls-src/huffman_encoding.cpp:71]   --->   Operation 43 'specpipeline' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_6 : Operation 44 [1/2] (3.25ns)   --->   "%val = load i32* %sorted_value_V_addr, align 4" [./hls-src/huffman_canonize_tree.cpp:31->./hls-src/huffman_encoding.cpp:71]   --->   Operation 44 'load' 'val' <Predicate = (icmp_ln887)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i32 %val to i64" [./hls-src/huffman_canonize_tree.cpp:32->./hls-src/huffman_encoding.cpp:71]   --->   Operation 45 'sext' 'sext_ln32' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%symbol_bits_V_addr_1 = getelementptr [256 x i5]* %symbol_bits_V, i64 0, i64 %sext_ln32" [./hls-src/huffman_canonize_tree.cpp:32->./hls-src/huffman_encoding.cpp:71]   --->   Operation 46 'getelementptr' 'symbol_bits_V_addr_1' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln209 = trunc i32 %t_V to i5" [./hls-src/huffman_canonize_tree.cpp:32->./hls-src/huffman_encoding.cpp:71]   --->   Operation 47 'trunc' 'trunc_ln209' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (3.25ns)   --->   "store i5 %trunc_ln209, i5* %symbol_bits_V_addr_1, align 1" [./hls-src/huffman_canonize_tree.cpp:32->./hls-src/huffman_encoding.cpp:71]   --->   Operation 48 'store' <Predicate = (icmp_ln887)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 49 [1/1] (1.76ns)   --->   "br i1 %icmp_ln891, label %canonize_tree_label0_end, label %.loopexit.i.i" [./hls-src/huffman_canonize_tree.cpp:33->./hls-src/huffman_encoding.cpp:71]   --->   Operation 49 'br' <Predicate = (icmp_ln887)> <Delay = 1.76>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str4, i32 %tmp_14_i_i)" [./hls-src/huffman_canonize_tree.cpp:34->./hls-src/huffman_encoding.cpp:71]   --->   Operation 50 'specregionend' 'empty_33' <Predicate = (icmp_ln887 & icmp_ln891)> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "br label %1" [./hls-src/huffman_canonize_tree.cpp:29->./hls-src/huffman_encoding.cpp:71]   --->   Operation 51 'br' <Predicate = (icmp_ln887 & icmp_ln891)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.55>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%i_op_assign_1 = phi i32 [ %k_1_i_i, %1 ], [ %k, %canonize_tree_label0_begin ]"   --->   Operation 52 'phi' 'i_op_assign_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (2.47ns)   --->   "%icmp_ln891_1 = icmp ult i32 %i_op_assign_1, %val_assign_loc_read" [./hls-src/huffman_canonize_tree.cpp:35->./hls-src/huffman_encoding.cpp:71]   --->   Operation 53 'icmp' 'icmp_ln891_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %icmp_ln891_1, label %process_symbols_end, label %.exit" [./hls-src/huffman_canonize_tree.cpp:35->./hls-src/huffman_encoding.cpp:71]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str3, i32 %tmp_i_i)" [./hls-src/huffman_canonize_tree.cpp:36->./hls-src/huffman_encoding.cpp:71]   --->   Operation 55 'specregionend' 'empty_34' <Predicate = (icmp_ln891_1)> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (2.55ns)   --->   "%length_V = add i32 %t_V, -1" [./hls-src/huffman_canonize_tree.cpp:27->./hls-src/huffman_encoding.cpp:71]   --->   Operation 56 'add' 'length_V' <Predicate = (icmp_ln891_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "br label %process_symbols_begin" [./hls-src/huffman_canonize_tree.cpp:27->./hls-src/huffman_encoding.cpp:71]   --->   Operation 57 'br' <Predicate = (icmp_ln891_1)> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 58 'ret' <Predicate = (!icmp_ln891_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sorted_value_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_assign_loc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ codeword_length_histogram_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ symbol_bits_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                 (specinterface    ) [ 00000000]
val_assign_loc_read   (read             ) [ 00111111]
br_ln10               (br               ) [ 01100000]
i_0_i_i               (phi              ) [ 00100000]
icmp_ln13             (icmp             ) [ 00100000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000]
i                     (add              ) [ 01100000]
br_ln13               (br               ) [ 00000000]
specloopname_ln13     (specloopname     ) [ 00000000]
zext_ln14             (zext             ) [ 00000000]
symbol_bits_V_addr    (getelementptr    ) [ 00000000]
store_ln14            (store            ) [ 00000000]
br_ln13               (br               ) [ 01100000]
br_ln27               (br               ) [ 00111111]
t_V                   (phi              ) [ 00011111]
zext_ln544            (zext             ) [ 00000000]
codeword_length_hist  (getelementptr    ) [ 00001000]
k_0_i_i               (phi              ) [ 00011110]
specloopname_ln27     (specloopname     ) [ 00000000]
tmp_i_i               (specregionbegin  ) [ 00000111]
count_V               (load             ) [ 00000110]
br_ln29               (br               ) [ 00011111]
k_1_i_i               (phi              ) [ 00000111]
i_op_assign           (phi              ) [ 00000100]
icmp_ln887            (icmp             ) [ 00011111]
i_7                   (add              ) [ 00011111]
br_ln29               (br               ) [ 00011111]
k                     (add              ) [ 00011111]
sext_ln31             (sext             ) [ 00000000]
sorted_value_V_addr   (getelementptr    ) [ 00000110]
icmp_ln891            (icmp             ) [ 00000110]
specloopname_ln29     (specloopname     ) [ 00000000]
tmp_14_i_i            (specregionbegin  ) [ 00000000]
specpipeline_ln30     (specpipeline     ) [ 00000000]
val                   (load             ) [ 00000000]
sext_ln32             (sext             ) [ 00000000]
symbol_bits_V_addr_1  (getelementptr    ) [ 00000000]
trunc_ln209           (trunc            ) [ 00000000]
store_ln32            (store            ) [ 00000000]
br_ln33               (br               ) [ 00011111]
empty_33              (specregionend    ) [ 00000000]
br_ln29               (br               ) [ 00011111]
i_op_assign_1         (phi              ) [ 00111001]
icmp_ln891_1          (icmp             ) [ 00011111]
br_ln35               (br               ) [ 00000000]
empty_34              (specregionend    ) [ 00000000]
length_V              (add              ) [ 00111111]
br_ln27               (br               ) [ 00111111]
ret_ln0               (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sorted_value_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sorted_value_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="val_assign_loc">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_assign_loc"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="codeword_length_histogram_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="codeword_length_histogram_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="symbol_bits_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="symbol_bits_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="val_assign_loc_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_assign_loc_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="symbol_bits_V_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="5" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="9" slack="0"/>
<pin id="70" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="symbol_bits_V_addr/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="8" slack="0"/>
<pin id="75" dir="0" index="1" bw="5" slack="0"/>
<pin id="76" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/2 store_ln32/6 "/>
</bind>
</comp>

<comp id="80" class="1004" name="codeword_length_hist_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="32" slack="0"/>
<pin id="84" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="codeword_length_hist/3 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="6" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_V/3 "/>
</bind>
</comp>

<comp id="93" class="1004" name="sorted_value_V_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="32" slack="0"/>
<pin id="97" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sorted_value_V_addr/5 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="val/5 "/>
</bind>
</comp>

<comp id="106" class="1004" name="symbol_bits_V_addr_1_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="5" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="32" slack="0"/>
<pin id="110" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="symbol_bits_V_addr_1/6 "/>
</bind>
</comp>

<comp id="114" class="1005" name="i_0_i_i_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="9" slack="1"/>
<pin id="116" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="i_0_i_i_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="9" slack="0"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="1" slack="1"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i_i/2 "/>
</bind>
</comp>

<comp id="125" class="1005" name="t_V_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="1"/>
<pin id="127" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="t_V_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="1"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="8" slack="1"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/3 "/>
</bind>
</comp>

<comp id="137" class="1005" name="k_0_i_i_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="1"/>
<pin id="139" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="k_0_i_i_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="1" slack="2"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0_i_i/4 "/>
</bind>
</comp>

<comp id="149" class="1005" name="k_1_i_i_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="2"/>
<pin id="151" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="k_1_i_i (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="k_1_i_i_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="1"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="32" slack="0"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_1_i_i/5 "/>
</bind>
</comp>

<comp id="160" class="1005" name="i_op_assign_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="1"/>
<pin id="162" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="i_op_assign_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="32" slack="0"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign/5 "/>
</bind>
</comp>

<comp id="171" class="1005" name="i_op_assign_1_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="1"/>
<pin id="173" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_1 (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="i_op_assign_1_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="2"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="32" slack="2"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_1/7 "/>
</bind>
</comp>

<comp id="183" class="1004" name="icmp_ln13_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="9" slack="0"/>
<pin id="185" dir="0" index="1" bw="9" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="i_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="9" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="zext_ln14_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="9" slack="0"/>
<pin id="197" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="zext_ln544_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="icmp_ln887_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="1"/>
<pin id="208" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887/5 "/>
</bind>
</comp>

<comp id="210" class="1004" name="i_7_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/5 "/>
</bind>
</comp>

<comp id="216" class="1004" name="k_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/5 "/>
</bind>
</comp>

<comp id="222" class="1004" name="sext_ln31_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31/5 "/>
</bind>
</comp>

<comp id="227" class="1004" name="icmp_ln891_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="4"/>
<pin id="230" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln891/5 "/>
</bind>
</comp>

<comp id="232" class="1004" name="sext_ln32_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32/6 "/>
</bind>
</comp>

<comp id="237" class="1004" name="trunc_ln209_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="3"/>
<pin id="239" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln209/6 "/>
</bind>
</comp>

<comp id="242" class="1004" name="icmp_ln891_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="6"/>
<pin id="245" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln891_1/7 "/>
</bind>
</comp>

<comp id="247" class="1004" name="length_V_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="4"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="length_V/7 "/>
</bind>
</comp>

<comp id="253" class="1005" name="val_assign_loc_read_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="4"/>
<pin id="255" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="val_assign_loc_read "/>
</bind>
</comp>

<comp id="262" class="1005" name="i_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="9" slack="0"/>
<pin id="264" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="267" class="1005" name="codeword_length_hist_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="6" slack="1"/>
<pin id="269" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="codeword_length_hist "/>
</bind>
</comp>

<comp id="272" class="1005" name="count_V_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="1"/>
<pin id="274" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="count_V "/>
</bind>
</comp>

<comp id="277" class="1005" name="icmp_ln887_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="1"/>
<pin id="279" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln887 "/>
</bind>
</comp>

<comp id="281" class="1005" name="i_7_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="286" class="1005" name="k_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="292" class="1005" name="sorted_value_V_addr_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="1"/>
<pin id="294" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sorted_value_V_addr "/>
</bind>
</comp>

<comp id="297" class="1005" name="icmp_ln891_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="1"/>
<pin id="299" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln891 "/>
</bind>
</comp>

<comp id="304" class="1005" name="length_V_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="1"/>
<pin id="306" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="length_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="22" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="38" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="40" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="79"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="38" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="98"><net_src comp="0" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="38" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="93" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="38" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="106" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="117"><net_src comp="24" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="114" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="128"><net_src comp="42" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="125" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="136"><net_src comp="129" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="140"><net_src comp="12" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="148"><net_src comp="141" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="158"><net_src comp="137" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="152" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="163"><net_src comp="12" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="171" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="181"><net_src comp="149" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="175" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="187"><net_src comp="118" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="26" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="118" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="32" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="198"><net_src comp="118" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="203"><net_src comp="129" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="209"><net_src comp="164" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="164" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="48" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="48" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="152" pin="4"/><net_sink comp="216" pin=1"/></net>

<net id="225"><net_src comp="152" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="231"><net_src comp="216" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="100" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="240"><net_src comp="125" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="246"><net_src comp="175" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="125" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="58" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="256"><net_src comp="60" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="258"><net_src comp="253" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="265"><net_src comp="189" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="270"><net_src comp="80" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="275"><net_src comp="87" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="280"><net_src comp="205" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="210" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="289"><net_src comp="216" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="291"><net_src comp="286" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="295"><net_src comp="93" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="300"><net_src comp="227" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="307"><net_src comp="247" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="129" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: symbol_bits_V | {2 6 }
 - Input state : 
	Port: canonize_tree : sorted_value_V | {5 6 }
	Port: canonize_tree : val_assign_loc | {1 }
	Port: canonize_tree : codeword_length_histogram_V | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln13 : 1
		i : 1
		br_ln13 : 2
		zext_ln14 : 1
		symbol_bits_V_addr : 2
		store_ln14 : 3
	State 3
		zext_ln544 : 1
		codeword_length_hist : 2
		count_V : 3
	State 4
	State 5
		icmp_ln887 : 1
		i_7 : 1
		br_ln29 : 2
		k : 1
		sext_ln31 : 1
		sorted_value_V_addr : 2
		val : 3
		icmp_ln891 : 2
	State 6
		sext_ln32 : 1
		symbol_bits_V_addr_1 : 2
		store_ln32 : 3
		empty_33 : 1
	State 7
		icmp_ln891_1 : 1
		br_ln35 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |            i_fu_189            |    0    |    15   |
|    add   |           i_7_fu_210           |    0    |    39   |
|          |            k_fu_216            |    0    |    39   |
|          |         length_V_fu_247        |    0    |    39   |
|----------|--------------------------------|---------|---------|
|          |        icmp_ln13_fu_183        |    0    |    13   |
|   icmp   |        icmp_ln887_fu_205       |    0    |    18   |
|          |        icmp_ln891_fu_227       |    0    |    18   |
|          |       icmp_ln891_1_fu_242      |    0    |    18   |
|----------|--------------------------------|---------|---------|
|   read   | val_assign_loc_read_read_fu_60 |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   zext   |        zext_ln14_fu_195        |    0    |    0    |
|          |        zext_ln544_fu_200       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   sext   |        sext_ln31_fu_222        |    0    |    0    |
|          |        sext_ln32_fu_232        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   trunc  |       trunc_ln209_fu_237       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   199   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|codeword_length_hist_reg_267|    6   |
|       count_V_reg_272      |   32   |
|       i_0_i_i_reg_114      |    9   |
|         i_7_reg_281        |   32   |
|    i_op_assign_1_reg_171   |   32   |
|     i_op_assign_reg_160    |   32   |
|          i_reg_262         |    9   |
|     icmp_ln887_reg_277     |    1   |
|     icmp_ln891_reg_297     |    1   |
|       k_0_i_i_reg_137      |   32   |
|       k_1_i_i_reg_149      |   32   |
|          k_reg_286         |   32   |
|      length_V_reg_304      |   32   |
| sorted_value_V_addr_reg_292|    8   |
|         t_V_reg_125        |   32   |
| val_assign_loc_read_reg_253|   32   |
+----------------------------+--------+
|            Total           |   354  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_73 |  p0  |   2  |   8  |   16   ||    9    |
|  grp_access_fu_73 |  p1  |   2  |   5  |   10   ||    9    |
|  grp_access_fu_87 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_100 |  p0  |   2  |   8  |   16   ||    9    |
|    t_V_reg_125    |  p0  |   2  |  32  |   64   ||    9    |
|  k_0_i_i_reg_137  |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   182  ||  10.614 ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   199  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   10   |    -   |   54   |
|  Register |    -   |   354  |    -   |
+-----------+--------+--------+--------+
|   Total   |   10   |   354  |   253  |
+-----------+--------+--------+--------+
