/**
 * \file IfxEgtm_bf.h
 * \brief
 * \copyright Copyright (c) 2024 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: MC_ACE_A3G_HSI_EGTM/V0.2.1.1.2
 * Specification: latest @ 2024-03-18 instance sheet @ MC_A3G_HWDDSOC_FUNCTIONAL_INSTANCE_SHEET/V13.2.1.1.0
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_Egtm_Registers_BitfieldsMask Bitfields mask and offset
 * \ingroup IfxSfr_Egtm_Registers
 * 
 */
#ifndef IFXEGTM_BF_H
#define IFXEGTM_BF_H 1

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_Egtm_Registers_BitfieldsMask
 * \{  */
/** \brief Length for Ifx_EGTM_CLS_ARCH_REV_Bits.REL_ITER */
#define IFX_EGTM_CLS_ARCH_REV_REL_ITER_LEN (4u)

/** \brief Mask for Ifx_EGTM_CLS_ARCH_REV_Bits.REL_ITER */
#define IFX_EGTM_CLS_ARCH_REV_REL_ITER_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_CLS_ARCH_REV_Bits.REL_ITER */
#define IFX_EGTM_CLS_ARCH_REV_REL_ITER_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_ARCH_REV_Bits.REL_BASE */
#define IFX_EGTM_CLS_ARCH_REV_REL_BASE_LEN (8u)

/** \brief Mask for Ifx_EGTM_CLS_ARCH_REV_Bits.REL_BASE */
#define IFX_EGTM_CLS_ARCH_REV_REL_BASE_MSK (0xffu)

/** \brief Offset for Ifx_EGTM_CLS_ARCH_REV_Bits.REL_BASE */
#define IFX_EGTM_CLS_ARCH_REV_REL_BASE_OFF (4u)

/** \brief Length for Ifx_EGTM_CLS_ARCH_REV_Bits.VENDOR_CODE */
#define IFX_EGTM_CLS_ARCH_REV_VENDOR_CODE_LEN (4u)

/** \brief Mask for Ifx_EGTM_CLS_ARCH_REV_Bits.VENDOR_CODE */
#define IFX_EGTM_CLS_ARCH_REV_VENDOR_CODE_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_CLS_ARCH_REV_Bits.VENDOR_CODE */
#define IFX_EGTM_CLS_ARCH_REV_VENDOR_CODE_OFF (16u)

/** \brief Length for Ifx_EGTM_CLS_ARCH_REV_Bits.DEVICE_CODE */
#define IFX_EGTM_CLS_ARCH_REV_DEVICE_CODE_LEN (4u)

/** \brief Mask for Ifx_EGTM_CLS_ARCH_REV_Bits.DEVICE_CODE */
#define IFX_EGTM_CLS_ARCH_REV_DEVICE_CODE_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_CLS_ARCH_REV_Bits.DEVICE_CODE */
#define IFX_EGTM_CLS_ARCH_REV_DEVICE_CODE_OFF (20u)

/** \brief Length for Ifx_EGTM_CLS_ARCH_REV_Bits.VER_MINOR */
#define IFX_EGTM_CLS_ARCH_REV_VER_MINOR_LEN (4u)

/** \brief Mask for Ifx_EGTM_CLS_ARCH_REV_Bits.VER_MINOR */
#define IFX_EGTM_CLS_ARCH_REV_VER_MINOR_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_CLS_ARCH_REV_Bits.VER_MINOR */
#define IFX_EGTM_CLS_ARCH_REV_VER_MINOR_OFF (24u)

/** \brief Length for Ifx_EGTM_CLS_ARCH_REV_Bits.VER_MAJOR */
#define IFX_EGTM_CLS_ARCH_REV_VER_MAJOR_LEN (4u)

/** \brief Mask for Ifx_EGTM_CLS_ARCH_REV_Bits.VER_MAJOR */
#define IFX_EGTM_CLS_ARCH_REV_VER_MAJOR_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_CLS_ARCH_REV_Bits.VER_MAJOR */
#define IFX_EGTM_CLS_ARCH_REV_VER_MAJOR_OFF (28u)

/** \brief Length for Ifx_EGTM_CLS_ARCH_RST_Bits.BRIDGE_MODE_WRDIS */
#define IFX_EGTM_CLS_ARCH_RST_BRIDGE_MODE_WRDIS_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ARCH_RST_Bits.BRIDGE_MODE_WRDIS */
#define IFX_EGTM_CLS_ARCH_RST_BRIDGE_MODE_WRDIS_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ARCH_RST_Bits.BRIDGE_MODE_WRDIS */
#define IFX_EGTM_CLS_ARCH_RST_BRIDGE_MODE_WRDIS_OFF (27u)

/** \brief Length for Ifx_EGTM_CLS_ARCH_CTRL_Bits.RF_PROT */
#define IFX_EGTM_CLS_ARCH_CTRL_RF_PROT_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ARCH_CTRL_Bits.RF_PROT */
#define IFX_EGTM_CLS_ARCH_CTRL_RF_PROT_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ARCH_CTRL_Bits.RF_PROT */
#define IFX_EGTM_CLS_ARCH_CTRL_RF_PROT_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_ARCH_CTRL_Bits.TO_MODE */
#define IFX_EGTM_CLS_ARCH_CTRL_TO_MODE_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ARCH_CTRL_Bits.TO_MODE */
#define IFX_EGTM_CLS_ARCH_CTRL_TO_MODE_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ARCH_CTRL_Bits.TO_MODE */
#define IFX_EGTM_CLS_ARCH_CTRL_TO_MODE_OFF (1u)

/** \brief Length for Ifx_EGTM_CLS_ARCH_CTRL_Bits.TO_VAL */
#define IFX_EGTM_CLS_ARCH_CTRL_TO_VAL_LEN (8u)

/** \brief Mask for Ifx_EGTM_CLS_ARCH_CTRL_Bits.TO_VAL */
#define IFX_EGTM_CLS_ARCH_CTRL_TO_VAL_MSK (0xffu)

/** \brief Offset for Ifx_EGTM_CLS_ARCH_CTRL_Bits.TO_VAL */
#define IFX_EGTM_CLS_ARCH_CTRL_TO_VAL_OFF (4u)

/** \brief Length for Ifx_EGTM_CLS_ARCH_CFG_Bits.SRC_IN_MUX */
#define IFX_EGTM_CLS_ARCH_CFG_SRC_IN_MUX_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ARCH_CFG_Bits.SRC_IN_MUX */
#define IFX_EGTM_CLS_ARCH_CFG_SRC_IN_MUX_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ARCH_CFG_Bits.SRC_IN_MUX */
#define IFX_EGTM_CLS_ARCH_CFG_SRC_IN_MUX_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_ARCH_AEI_ADDR_XPT_Bits.TO_ADDR */
#define IFX_EGTM_CLS_ARCH_AEI_ADDR_XPT_TO_ADDR_LEN (21u)

/** \brief Mask for Ifx_EGTM_CLS_ARCH_AEI_ADDR_XPT_Bits.TO_ADDR */
#define IFX_EGTM_CLS_ARCH_AEI_ADDR_XPT_TO_ADDR_MSK (0x1fffffu)

/** \brief Offset for Ifx_EGTM_CLS_ARCH_AEI_ADDR_XPT_Bits.TO_ADDR */
#define IFX_EGTM_CLS_ARCH_AEI_ADDR_XPT_TO_ADDR_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_ARCH_AEI_ADDR_XPT_Bits.TO_W1R0 */
#define IFX_EGTM_CLS_ARCH_AEI_ADDR_XPT_TO_W1R0_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ARCH_AEI_ADDR_XPT_Bits.TO_W1R0 */
#define IFX_EGTM_CLS_ARCH_AEI_ADDR_XPT_TO_W1R0_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ARCH_AEI_ADDR_XPT_Bits.TO_W1R0 */
#define IFX_EGTM_CLS_ARCH_AEI_ADDR_XPT_TO_W1R0_OFF (24u)

/** \brief Length for Ifx_EGTM_CLS_ARCH_AEI_STA_XPT_Bits.ADDR */
#define IFX_EGTM_CLS_ARCH_AEI_STA_XPT_ADDR_LEN (21u)

/** \brief Mask for Ifx_EGTM_CLS_ARCH_AEI_STA_XPT_Bits.ADDR */
#define IFX_EGTM_CLS_ARCH_AEI_STA_XPT_ADDR_MSK (0x1fffffu)

/** \brief Offset for Ifx_EGTM_CLS_ARCH_AEI_STA_XPT_Bits.ADDR */
#define IFX_EGTM_CLS_ARCH_AEI_STA_XPT_ADDR_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_ARCH_AEI_STA_XPT_Bits.W1R0 */
#define IFX_EGTM_CLS_ARCH_AEI_STA_XPT_W1R0_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ARCH_AEI_STA_XPT_Bits.W1R0 */
#define IFX_EGTM_CLS_ARCH_AEI_STA_XPT_W1R0_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ARCH_AEI_STA_XPT_Bits.W1R0 */
#define IFX_EGTM_CLS_ARCH_AEI_STA_XPT_W1R0_OFF (24u)

/** \brief Length for Ifx_EGTM_CLS_ARCH_IRQ_NOTIFY_Bits.AEI_TO_XPT */
#define IFX_EGTM_CLS_ARCH_IRQ_NOTIFY_AEI_TO_XPT_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ARCH_IRQ_NOTIFY_Bits.AEI_TO_XPT */
#define IFX_EGTM_CLS_ARCH_IRQ_NOTIFY_AEI_TO_XPT_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ARCH_IRQ_NOTIFY_Bits.AEI_TO_XPT */
#define IFX_EGTM_CLS_ARCH_IRQ_NOTIFY_AEI_TO_XPT_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_ARCH_IRQ_NOTIFY_Bits.AEI_USP_ADDR */
#define IFX_EGTM_CLS_ARCH_IRQ_NOTIFY_AEI_USP_ADDR_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ARCH_IRQ_NOTIFY_Bits.AEI_USP_ADDR */
#define IFX_EGTM_CLS_ARCH_IRQ_NOTIFY_AEI_USP_ADDR_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ARCH_IRQ_NOTIFY_Bits.AEI_USP_ADDR */
#define IFX_EGTM_CLS_ARCH_IRQ_NOTIFY_AEI_USP_ADDR_OFF (1u)

/** \brief Length for Ifx_EGTM_CLS_ARCH_IRQ_NOTIFY_Bits.AEI_IM_ADDR */
#define IFX_EGTM_CLS_ARCH_IRQ_NOTIFY_AEI_IM_ADDR_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ARCH_IRQ_NOTIFY_Bits.AEI_IM_ADDR */
#define IFX_EGTM_CLS_ARCH_IRQ_NOTIFY_AEI_IM_ADDR_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ARCH_IRQ_NOTIFY_Bits.AEI_IM_ADDR */
#define IFX_EGTM_CLS_ARCH_IRQ_NOTIFY_AEI_IM_ADDR_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_ARCH_IRQ_NOTIFY_Bits.AEI_USP_BE */
#define IFX_EGTM_CLS_ARCH_IRQ_NOTIFY_AEI_USP_BE_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ARCH_IRQ_NOTIFY_Bits.AEI_USP_BE */
#define IFX_EGTM_CLS_ARCH_IRQ_NOTIFY_AEI_USP_BE_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ARCH_IRQ_NOTIFY_Bits.AEI_USP_BE */
#define IFX_EGTM_CLS_ARCH_IRQ_NOTIFY_AEI_USP_BE_OFF (3u)

/** \brief Length for Ifx_EGTM_CLS_ARCH_IRQ_NOTIFY_Bits.CLK_EN_ERR */
#define IFX_EGTM_CLS_ARCH_IRQ_NOTIFY_CLK_EN_ERR_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ARCH_IRQ_NOTIFY_Bits.CLK_EN_ERR */
#define IFX_EGTM_CLS_ARCH_IRQ_NOTIFY_CLK_EN_ERR_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ARCH_IRQ_NOTIFY_Bits.CLK_EN_ERR */
#define IFX_EGTM_CLS_ARCH_IRQ_NOTIFY_CLK_EN_ERR_OFF (7u)

/** \brief Length for Ifx_EGTM_CLS_ARCH_IRQ_NOTIFY_Bits.CLK_PER_ERR */
#define IFX_EGTM_CLS_ARCH_IRQ_NOTIFY_CLK_PER_ERR_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ARCH_IRQ_NOTIFY_Bits.CLK_PER_ERR */
#define IFX_EGTM_CLS_ARCH_IRQ_NOTIFY_CLK_PER_ERR_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ARCH_IRQ_NOTIFY_Bits.CLK_PER_ERR */
#define IFX_EGTM_CLS_ARCH_IRQ_NOTIFY_CLK_PER_ERR_OFF (8u)

/** \brief Length for Ifx_EGTM_CLS_ARCH_IRQ_NOTIFY_Bits.CLK_EN_ERR_STATE */
#define IFX_EGTM_CLS_ARCH_IRQ_NOTIFY_CLK_EN_ERR_STATE_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ARCH_IRQ_NOTIFY_Bits.CLK_EN_ERR_STATE */
#define IFX_EGTM_CLS_ARCH_IRQ_NOTIFY_CLK_EN_ERR_STATE_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ARCH_IRQ_NOTIFY_Bits.CLK_EN_ERR_STATE */
#define IFX_EGTM_CLS_ARCH_IRQ_NOTIFY_CLK_EN_ERR_STATE_OFF (24u)

/** \brief Length for Ifx_EGTM_CLS_ARCH_IRQ_NOTIFY_Bits.CLK_EN_EXP_STATE */
#define IFX_EGTM_CLS_ARCH_IRQ_NOTIFY_CLK_EN_EXP_STATE_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ARCH_IRQ_NOTIFY_Bits.CLK_EN_EXP_STATE */
#define IFX_EGTM_CLS_ARCH_IRQ_NOTIFY_CLK_EN_EXP_STATE_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ARCH_IRQ_NOTIFY_Bits.CLK_EN_EXP_STATE */
#define IFX_EGTM_CLS_ARCH_IRQ_NOTIFY_CLK_EN_EXP_STATE_OFF (28u)

/** \brief Length for Ifx_EGTM_CLS_ARCH_IRQ_EN_Bits.AEI_TO_XPT_IRQ_EN */
#define IFX_EGTM_CLS_ARCH_IRQ_EN_AEI_TO_XPT_IRQ_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ARCH_IRQ_EN_Bits.AEI_TO_XPT_IRQ_EN */
#define IFX_EGTM_CLS_ARCH_IRQ_EN_AEI_TO_XPT_IRQ_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ARCH_IRQ_EN_Bits.AEI_TO_XPT_IRQ_EN */
#define IFX_EGTM_CLS_ARCH_IRQ_EN_AEI_TO_XPT_IRQ_EN_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_ARCH_IRQ_EN_Bits.AEI_USP_ADDR_IRQ_EN */
#define IFX_EGTM_CLS_ARCH_IRQ_EN_AEI_USP_ADDR_IRQ_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ARCH_IRQ_EN_Bits.AEI_USP_ADDR_IRQ_EN */
#define IFX_EGTM_CLS_ARCH_IRQ_EN_AEI_USP_ADDR_IRQ_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ARCH_IRQ_EN_Bits.AEI_USP_ADDR_IRQ_EN */
#define IFX_EGTM_CLS_ARCH_IRQ_EN_AEI_USP_ADDR_IRQ_EN_OFF (1u)

/** \brief Length for Ifx_EGTM_CLS_ARCH_IRQ_EN_Bits.AEI_IM_ADDR_IRQ_EN */
#define IFX_EGTM_CLS_ARCH_IRQ_EN_AEI_IM_ADDR_IRQ_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ARCH_IRQ_EN_Bits.AEI_IM_ADDR_IRQ_EN */
#define IFX_EGTM_CLS_ARCH_IRQ_EN_AEI_IM_ADDR_IRQ_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ARCH_IRQ_EN_Bits.AEI_IM_ADDR_IRQ_EN */
#define IFX_EGTM_CLS_ARCH_IRQ_EN_AEI_IM_ADDR_IRQ_EN_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_ARCH_IRQ_EN_Bits.AEI_USP_BE_IRQ_EN */
#define IFX_EGTM_CLS_ARCH_IRQ_EN_AEI_USP_BE_IRQ_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ARCH_IRQ_EN_Bits.AEI_USP_BE_IRQ_EN */
#define IFX_EGTM_CLS_ARCH_IRQ_EN_AEI_USP_BE_IRQ_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ARCH_IRQ_EN_Bits.AEI_USP_BE_IRQ_EN */
#define IFX_EGTM_CLS_ARCH_IRQ_EN_AEI_USP_BE_IRQ_EN_OFF (3u)

/** \brief Length for Ifx_EGTM_CLS_ARCH_IRQ_EN_Bits.CLK_EN_ERR_IRQ_EN */
#define IFX_EGTM_CLS_ARCH_IRQ_EN_CLK_EN_ERR_IRQ_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ARCH_IRQ_EN_Bits.CLK_EN_ERR_IRQ_EN */
#define IFX_EGTM_CLS_ARCH_IRQ_EN_CLK_EN_ERR_IRQ_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ARCH_IRQ_EN_Bits.CLK_EN_ERR_IRQ_EN */
#define IFX_EGTM_CLS_ARCH_IRQ_EN_CLK_EN_ERR_IRQ_EN_OFF (7u)

/** \brief Length for Ifx_EGTM_CLS_ARCH_IRQ_EN_Bits.CLK_PER_ERR_IRQ_EN */
#define IFX_EGTM_CLS_ARCH_IRQ_EN_CLK_PER_ERR_IRQ_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ARCH_IRQ_EN_Bits.CLK_PER_ERR_IRQ_EN */
#define IFX_EGTM_CLS_ARCH_IRQ_EN_CLK_PER_ERR_IRQ_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ARCH_IRQ_EN_Bits.CLK_PER_ERR_IRQ_EN */
#define IFX_EGTM_CLS_ARCH_IRQ_EN_CLK_PER_ERR_IRQ_EN_OFF (8u)

/** \brief Length for Ifx_EGTM_CLS_ARCH_EIRQ_EN_Bits.AEI_TO_XPT_EIRQ_EN */
#define IFX_EGTM_CLS_ARCH_EIRQ_EN_AEI_TO_XPT_EIRQ_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ARCH_EIRQ_EN_Bits.AEI_TO_XPT_EIRQ_EN */
#define IFX_EGTM_CLS_ARCH_EIRQ_EN_AEI_TO_XPT_EIRQ_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ARCH_EIRQ_EN_Bits.AEI_TO_XPT_EIRQ_EN */
#define IFX_EGTM_CLS_ARCH_EIRQ_EN_AEI_TO_XPT_EIRQ_EN_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_ARCH_EIRQ_EN_Bits.AEI_USP_ADDR_EIRQ_EN */
#define IFX_EGTM_CLS_ARCH_EIRQ_EN_AEI_USP_ADDR_EIRQ_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ARCH_EIRQ_EN_Bits.AEI_USP_ADDR_EIRQ_EN */
#define IFX_EGTM_CLS_ARCH_EIRQ_EN_AEI_USP_ADDR_EIRQ_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ARCH_EIRQ_EN_Bits.AEI_USP_ADDR_EIRQ_EN */
#define IFX_EGTM_CLS_ARCH_EIRQ_EN_AEI_USP_ADDR_EIRQ_EN_OFF (1u)

/** \brief Length for Ifx_EGTM_CLS_ARCH_EIRQ_EN_Bits.AEI_IM_ADDR_EIRQ_EN */
#define IFX_EGTM_CLS_ARCH_EIRQ_EN_AEI_IM_ADDR_EIRQ_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ARCH_EIRQ_EN_Bits.AEI_IM_ADDR_EIRQ_EN */
#define IFX_EGTM_CLS_ARCH_EIRQ_EN_AEI_IM_ADDR_EIRQ_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ARCH_EIRQ_EN_Bits.AEI_IM_ADDR_EIRQ_EN */
#define IFX_EGTM_CLS_ARCH_EIRQ_EN_AEI_IM_ADDR_EIRQ_EN_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_ARCH_EIRQ_EN_Bits.AEI_USP_BE_EIRQ_EN */
#define IFX_EGTM_CLS_ARCH_EIRQ_EN_AEI_USP_BE_EIRQ_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ARCH_EIRQ_EN_Bits.AEI_USP_BE_EIRQ_EN */
#define IFX_EGTM_CLS_ARCH_EIRQ_EN_AEI_USP_BE_EIRQ_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ARCH_EIRQ_EN_Bits.AEI_USP_BE_EIRQ_EN */
#define IFX_EGTM_CLS_ARCH_EIRQ_EN_AEI_USP_BE_EIRQ_EN_OFF (3u)

/** \brief Length for Ifx_EGTM_CLS_ARCH_EIRQ_EN_Bits.CLK_EN_ERR_EIRQ_EN */
#define IFX_EGTM_CLS_ARCH_EIRQ_EN_CLK_EN_ERR_EIRQ_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ARCH_EIRQ_EN_Bits.CLK_EN_ERR_EIRQ_EN */
#define IFX_EGTM_CLS_ARCH_EIRQ_EN_CLK_EN_ERR_EIRQ_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ARCH_EIRQ_EN_Bits.CLK_EN_ERR_EIRQ_EN */
#define IFX_EGTM_CLS_ARCH_EIRQ_EN_CLK_EN_ERR_EIRQ_EN_OFF (7u)

/** \brief Length for Ifx_EGTM_CLS_ARCH_EIRQ_EN_Bits.CLK_PER_ERR_EIRQ_EN */
#define IFX_EGTM_CLS_ARCH_EIRQ_EN_CLK_PER_ERR_EIRQ_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ARCH_EIRQ_EN_Bits.CLK_PER_ERR_EIRQ_EN */
#define IFX_EGTM_CLS_ARCH_EIRQ_EN_CLK_PER_ERR_EIRQ_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ARCH_EIRQ_EN_Bits.CLK_PER_ERR_EIRQ_EN */
#define IFX_EGTM_CLS_ARCH_EIRQ_EN_CLK_PER_ERR_EIRQ_EN_OFF (8u)

/** \brief Length for Ifx_EGTM_CLS_ARCH_IRQ_FORCINT_Bits.TRG_AEI_TO_XPT */
#define IFX_EGTM_CLS_ARCH_IRQ_FORCINT_TRG_AEI_TO_XPT_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ARCH_IRQ_FORCINT_Bits.TRG_AEI_TO_XPT */
#define IFX_EGTM_CLS_ARCH_IRQ_FORCINT_TRG_AEI_TO_XPT_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ARCH_IRQ_FORCINT_Bits.TRG_AEI_TO_XPT */
#define IFX_EGTM_CLS_ARCH_IRQ_FORCINT_TRG_AEI_TO_XPT_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_ARCH_IRQ_FORCINT_Bits.TRG_AEI_USP_ADDR */
#define IFX_EGTM_CLS_ARCH_IRQ_FORCINT_TRG_AEI_USP_ADDR_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ARCH_IRQ_FORCINT_Bits.TRG_AEI_USP_ADDR */
#define IFX_EGTM_CLS_ARCH_IRQ_FORCINT_TRG_AEI_USP_ADDR_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ARCH_IRQ_FORCINT_Bits.TRG_AEI_USP_ADDR */
#define IFX_EGTM_CLS_ARCH_IRQ_FORCINT_TRG_AEI_USP_ADDR_OFF (1u)

/** \brief Length for Ifx_EGTM_CLS_ARCH_IRQ_FORCINT_Bits.TRG_AEI_IM_ADDR */
#define IFX_EGTM_CLS_ARCH_IRQ_FORCINT_TRG_AEI_IM_ADDR_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ARCH_IRQ_FORCINT_Bits.TRG_AEI_IM_ADDR */
#define IFX_EGTM_CLS_ARCH_IRQ_FORCINT_TRG_AEI_IM_ADDR_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ARCH_IRQ_FORCINT_Bits.TRG_AEI_IM_ADDR */
#define IFX_EGTM_CLS_ARCH_IRQ_FORCINT_TRG_AEI_IM_ADDR_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_ARCH_IRQ_FORCINT_Bits.TRG_AEI_USP_BE */
#define IFX_EGTM_CLS_ARCH_IRQ_FORCINT_TRG_AEI_USP_BE_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ARCH_IRQ_FORCINT_Bits.TRG_AEI_USP_BE */
#define IFX_EGTM_CLS_ARCH_IRQ_FORCINT_TRG_AEI_USP_BE_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ARCH_IRQ_FORCINT_Bits.TRG_AEI_USP_BE */
#define IFX_EGTM_CLS_ARCH_IRQ_FORCINT_TRG_AEI_USP_BE_OFF (3u)

/** \brief Length for Ifx_EGTM_CLS_ARCH_IRQ_FORCINT_Bits.TRG_CLK_EN_ERR */
#define IFX_EGTM_CLS_ARCH_IRQ_FORCINT_TRG_CLK_EN_ERR_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ARCH_IRQ_FORCINT_Bits.TRG_CLK_EN_ERR */
#define IFX_EGTM_CLS_ARCH_IRQ_FORCINT_TRG_CLK_EN_ERR_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ARCH_IRQ_FORCINT_Bits.TRG_CLK_EN_ERR */
#define IFX_EGTM_CLS_ARCH_IRQ_FORCINT_TRG_CLK_EN_ERR_OFF (7u)

/** \brief Length for Ifx_EGTM_CLS_ARCH_IRQ_FORCINT_Bits.TRG_CLK_PER_ERR */
#define IFX_EGTM_CLS_ARCH_IRQ_FORCINT_TRG_CLK_PER_ERR_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ARCH_IRQ_FORCINT_Bits.TRG_CLK_PER_ERR */
#define IFX_EGTM_CLS_ARCH_IRQ_FORCINT_TRG_CLK_PER_ERR_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ARCH_IRQ_FORCINT_Bits.TRG_CLK_PER_ERR */
#define IFX_EGTM_CLS_ARCH_IRQ_FORCINT_TRG_CLK_PER_ERR_OFF (8u)

/** \brief Length for Ifx_EGTM_CLS_ARCH_IRQ_MODE_Bits.IRQ_MODE */
#define IFX_EGTM_CLS_ARCH_IRQ_MODE_IRQ_MODE_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ARCH_IRQ_MODE_Bits.IRQ_MODE */
#define IFX_EGTM_CLS_ARCH_IRQ_MODE_IRQ_MODE_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ARCH_IRQ_MODE_Bits.IRQ_MODE */
#define IFX_EGTM_CLS_ARCH_IRQ_MODE_IRQ_MODE_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_ARCH_CLK_CFG_Bits.CLS0_CLK_DIV */
#define IFX_EGTM_CLS_ARCH_CLK_CFG_CLS0_CLK_DIV_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ARCH_CLK_CFG_Bits.CLS0_CLK_DIV */
#define IFX_EGTM_CLS_ARCH_CLK_CFG_CLS0_CLK_DIV_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ARCH_CLK_CFG_Bits.CLS0_CLK_DIV */
#define IFX_EGTM_CLS_ARCH_CLK_CFG_CLS0_CLK_DIV_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_ARCH_CLK_CFG_Bits.CLS1_CLK_DIV */
#define IFX_EGTM_CLS_ARCH_CLK_CFG_CLS1_CLK_DIV_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ARCH_CLK_CFG_Bits.CLS1_CLK_DIV */
#define IFX_EGTM_CLS_ARCH_CLK_CFG_CLS1_CLK_DIV_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ARCH_CLK_CFG_Bits.CLS1_CLK_DIV */
#define IFX_EGTM_CLS_ARCH_CLK_CFG_CLS1_CLK_DIV_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_ARCH_CLK_CFG_Bits.CLS2_CLK_DIV */
#define IFX_EGTM_CLS_ARCH_CLK_CFG_CLS2_CLK_DIV_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ARCH_CLK_CFG_Bits.CLS2_CLK_DIV */
#define IFX_EGTM_CLS_ARCH_CLK_CFG_CLS2_CLK_DIV_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ARCH_CLK_CFG_Bits.CLS2_CLK_DIV */
#define IFX_EGTM_CLS_ARCH_CLK_CFG_CLS2_CLK_DIV_OFF (4u)

/** \brief Length for Ifx_EGTM_CLS_AEI_BRIDGE_MODE_Bits.BRG_MODE */
#define IFX_EGTM_CLS_AEI_BRIDGE_MODE_BRG_MODE_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_AEI_BRIDGE_MODE_Bits.BRG_MODE */
#define IFX_EGTM_CLS_AEI_BRIDGE_MODE_BRG_MODE_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_AEI_BRIDGE_MODE_Bits.BRG_MODE */
#define IFX_EGTM_CLS_AEI_BRIDGE_MODE_BRG_MODE_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_AEI_BRIDGE_MODE_Bits.MSK_WR_RSP */
#define IFX_EGTM_CLS_AEI_BRIDGE_MODE_MSK_WR_RSP_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_AEI_BRIDGE_MODE_Bits.MSK_WR_RSP */
#define IFX_EGTM_CLS_AEI_BRIDGE_MODE_MSK_WR_RSP_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_AEI_BRIDGE_MODE_Bits.MSK_WR_RSP */
#define IFX_EGTM_CLS_AEI_BRIDGE_MODE_MSK_WR_RSP_OFF (1u)

/** \brief Length for Ifx_EGTM_CLS_AEI_BRIDGE_MODE_Bits.BYPASS_SYNC */
#define IFX_EGTM_CLS_AEI_BRIDGE_MODE_BYPASS_SYNC_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_AEI_BRIDGE_MODE_Bits.BYPASS_SYNC */
#define IFX_EGTM_CLS_AEI_BRIDGE_MODE_BYPASS_SYNC_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_AEI_BRIDGE_MODE_Bits.BYPASS_SYNC */
#define IFX_EGTM_CLS_AEI_BRIDGE_MODE_BYPASS_SYNC_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_AEI_BRIDGE_MODE_Bits.MODE_UP_PGR */
#define IFX_EGTM_CLS_AEI_BRIDGE_MODE_MODE_UP_PGR_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_AEI_BRIDGE_MODE_Bits.MODE_UP_PGR */
#define IFX_EGTM_CLS_AEI_BRIDGE_MODE_MODE_UP_PGR_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_AEI_BRIDGE_MODE_Bits.MODE_UP_PGR */
#define IFX_EGTM_CLS_AEI_BRIDGE_MODE_MODE_UP_PGR_OFF (8u)

/** \brief Length for Ifx_EGTM_CLS_AEI_BRIDGE_MODE_Bits.BUFF_OVL */
#define IFX_EGTM_CLS_AEI_BRIDGE_MODE_BUFF_OVL_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_AEI_BRIDGE_MODE_Bits.BUFF_OVL */
#define IFX_EGTM_CLS_AEI_BRIDGE_MODE_BUFF_OVL_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_AEI_BRIDGE_MODE_Bits.BUFF_OVL */
#define IFX_EGTM_CLS_AEI_BRIDGE_MODE_BUFF_OVL_OFF (9u)

/** \brief Length for Ifx_EGTM_CLS_AEI_BRIDGE_MODE_Bits.SYNC_INPUT_REG */
#define IFX_EGTM_CLS_AEI_BRIDGE_MODE_SYNC_INPUT_REG_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_AEI_BRIDGE_MODE_Bits.SYNC_INPUT_REG */
#define IFX_EGTM_CLS_AEI_BRIDGE_MODE_SYNC_INPUT_REG_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_AEI_BRIDGE_MODE_Bits.SYNC_INPUT_REG */
#define IFX_EGTM_CLS_AEI_BRIDGE_MODE_SYNC_INPUT_REG_OFF (12u)

/** \brief Length for Ifx_EGTM_CLS_AEI_BRIDGE_MODE_Bits.BRG_RST */
#define IFX_EGTM_CLS_AEI_BRIDGE_MODE_BRG_RST_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_AEI_BRIDGE_MODE_Bits.BRG_RST */
#define IFX_EGTM_CLS_AEI_BRIDGE_MODE_BRG_RST_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_AEI_BRIDGE_MODE_Bits.BRG_RST */
#define IFX_EGTM_CLS_AEI_BRIDGE_MODE_BRG_RST_OFF (16u)

/** \brief Length for Ifx_EGTM_CLS_AEI_BRIDGE_MODE_Bits.BUFF_DPT */
#define IFX_EGTM_CLS_AEI_BRIDGE_MODE_BUFF_DPT_LEN (8u)

/** \brief Mask for Ifx_EGTM_CLS_AEI_BRIDGE_MODE_Bits.BUFF_DPT */
#define IFX_EGTM_CLS_AEI_BRIDGE_MODE_BUFF_DPT_MSK (0xffu)

/** \brief Offset for Ifx_EGTM_CLS_AEI_BRIDGE_MODE_Bits.BUFF_DPT */
#define IFX_EGTM_CLS_AEI_BRIDGE_MODE_BUFF_DPT_OFF (24u)

/** \brief Length for Ifx_EGTM_CLS_AEI_BRIDGE_PTR1_Bits.NEW_TRAN_PTR */
#define IFX_EGTM_CLS_AEI_BRIDGE_PTR1_NEW_TRAN_PTR_LEN (5u)

/** \brief Mask for Ifx_EGTM_CLS_AEI_BRIDGE_PTR1_Bits.NEW_TRAN_PTR */
#define IFX_EGTM_CLS_AEI_BRIDGE_PTR1_NEW_TRAN_PTR_MSK (0x1fu)

/** \brief Offset for Ifx_EGTM_CLS_AEI_BRIDGE_PTR1_Bits.NEW_TRAN_PTR */
#define IFX_EGTM_CLS_AEI_BRIDGE_PTR1_NEW_TRAN_PTR_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_AEI_BRIDGE_PTR1_Bits.FIRST_RSP_PTR */
#define IFX_EGTM_CLS_AEI_BRIDGE_PTR1_FIRST_RSP_PTR_LEN (5u)

/** \brief Mask for Ifx_EGTM_CLS_AEI_BRIDGE_PTR1_Bits.FIRST_RSP_PTR */
#define IFX_EGTM_CLS_AEI_BRIDGE_PTR1_FIRST_RSP_PTR_MSK (0x1fu)

/** \brief Offset for Ifx_EGTM_CLS_AEI_BRIDGE_PTR1_Bits.FIRST_RSP_PTR */
#define IFX_EGTM_CLS_AEI_BRIDGE_PTR1_FIRST_RSP_PTR_OFF (5u)

/** \brief Length for Ifx_EGTM_CLS_AEI_BRIDGE_PTR1_Bits.TRAN_IN_PGR */
#define IFX_EGTM_CLS_AEI_BRIDGE_PTR1_TRAN_IN_PGR_LEN (5u)

/** \brief Mask for Ifx_EGTM_CLS_AEI_BRIDGE_PTR1_Bits.TRAN_IN_PGR */
#define IFX_EGTM_CLS_AEI_BRIDGE_PTR1_TRAN_IN_PGR_MSK (0x1fu)

/** \brief Offset for Ifx_EGTM_CLS_AEI_BRIDGE_PTR1_Bits.TRAN_IN_PGR */
#define IFX_EGTM_CLS_AEI_BRIDGE_PTR1_TRAN_IN_PGR_OFF (10u)

/** \brief Length for Ifx_EGTM_CLS_AEI_BRIDGE_PTR1_Bits.ABT_TRAN_PGR */
#define IFX_EGTM_CLS_AEI_BRIDGE_PTR1_ABT_TRAN_PGR_LEN (5u)

/** \brief Mask for Ifx_EGTM_CLS_AEI_BRIDGE_PTR1_Bits.ABT_TRAN_PGR */
#define IFX_EGTM_CLS_AEI_BRIDGE_PTR1_ABT_TRAN_PGR_MSK (0x1fu)

/** \brief Offset for Ifx_EGTM_CLS_AEI_BRIDGE_PTR1_Bits.ABT_TRAN_PGR */
#define IFX_EGTM_CLS_AEI_BRIDGE_PTR1_ABT_TRAN_PGR_OFF (15u)

/** \brief Length for Ifx_EGTM_CLS_AEI_BRIDGE_PTR1_Bits.FBC */
#define IFX_EGTM_CLS_AEI_BRIDGE_PTR1_FBC_LEN (6u)

/** \brief Mask for Ifx_EGTM_CLS_AEI_BRIDGE_PTR1_Bits.FBC */
#define IFX_EGTM_CLS_AEI_BRIDGE_PTR1_FBC_MSK (0x3fu)

/** \brief Offset for Ifx_EGTM_CLS_AEI_BRIDGE_PTR1_Bits.FBC */
#define IFX_EGTM_CLS_AEI_BRIDGE_PTR1_FBC_OFF (20u)

/** \brief Length for Ifx_EGTM_CLS_AEI_BRIDGE_PTR1_Bits.RSP_TRAN_RDY */
#define IFX_EGTM_CLS_AEI_BRIDGE_PTR1_RSP_TRAN_RDY_LEN (6u)

/** \brief Mask for Ifx_EGTM_CLS_AEI_BRIDGE_PTR1_Bits.RSP_TRAN_RDY */
#define IFX_EGTM_CLS_AEI_BRIDGE_PTR1_RSP_TRAN_RDY_MSK (0x3fu)

/** \brief Offset for Ifx_EGTM_CLS_AEI_BRIDGE_PTR1_Bits.RSP_TRAN_RDY */
#define IFX_EGTM_CLS_AEI_BRIDGE_PTR1_RSP_TRAN_RDY_OFF (26u)

/** \brief Length for Ifx_EGTM_CLS_AEI_BRIDGE_PTR2_Bits.TRAN_IN_PGR2 */
#define IFX_EGTM_CLS_AEI_BRIDGE_PTR2_TRAN_IN_PGR2_LEN (5u)

/** \brief Mask for Ifx_EGTM_CLS_AEI_BRIDGE_PTR2_Bits.TRAN_IN_PGR2 */
#define IFX_EGTM_CLS_AEI_BRIDGE_PTR2_TRAN_IN_PGR2_MSK (0x1fu)

/** \brief Offset for Ifx_EGTM_CLS_AEI_BRIDGE_PTR2_Bits.TRAN_IN_PGR2 */
#define IFX_EGTM_CLS_AEI_BRIDGE_PTR2_TRAN_IN_PGR2_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_CMU_CLK_EN_Bits.EN_CLK0 */
#define IFX_EGTM_CLS_CMU_CLK_EN_EN_CLK0_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_CMU_CLK_EN_Bits.EN_CLK0 */
#define IFX_EGTM_CLS_CMU_CLK_EN_EN_CLK0_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_CMU_CLK_EN_Bits.EN_CLK0 */
#define IFX_EGTM_CLS_CMU_CLK_EN_EN_CLK0_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_CMU_CLK_EN_Bits.EN_CLK1 */
#define IFX_EGTM_CLS_CMU_CLK_EN_EN_CLK1_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_CMU_CLK_EN_Bits.EN_CLK1 */
#define IFX_EGTM_CLS_CMU_CLK_EN_EN_CLK1_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_CMU_CLK_EN_Bits.EN_CLK1 */
#define IFX_EGTM_CLS_CMU_CLK_EN_EN_CLK1_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_CMU_CLK_EN_Bits.EN_CLK2 */
#define IFX_EGTM_CLS_CMU_CLK_EN_EN_CLK2_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_CMU_CLK_EN_Bits.EN_CLK2 */
#define IFX_EGTM_CLS_CMU_CLK_EN_EN_CLK2_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_CMU_CLK_EN_Bits.EN_CLK2 */
#define IFX_EGTM_CLS_CMU_CLK_EN_EN_CLK2_OFF (4u)

/** \brief Length for Ifx_EGTM_CLS_CMU_CLK_EN_Bits.EN_CLK3 */
#define IFX_EGTM_CLS_CMU_CLK_EN_EN_CLK3_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_CMU_CLK_EN_Bits.EN_CLK3 */
#define IFX_EGTM_CLS_CMU_CLK_EN_EN_CLK3_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_CMU_CLK_EN_Bits.EN_CLK3 */
#define IFX_EGTM_CLS_CMU_CLK_EN_EN_CLK3_OFF (6u)

/** \brief Length for Ifx_EGTM_CLS_CMU_CLK_EN_Bits.EN_CLK4 */
#define IFX_EGTM_CLS_CMU_CLK_EN_EN_CLK4_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_CMU_CLK_EN_Bits.EN_CLK4 */
#define IFX_EGTM_CLS_CMU_CLK_EN_EN_CLK4_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_CMU_CLK_EN_Bits.EN_CLK4 */
#define IFX_EGTM_CLS_CMU_CLK_EN_EN_CLK4_OFF (8u)

/** \brief Length for Ifx_EGTM_CLS_CMU_CLK_EN_Bits.EN_CLK5 */
#define IFX_EGTM_CLS_CMU_CLK_EN_EN_CLK5_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_CMU_CLK_EN_Bits.EN_CLK5 */
#define IFX_EGTM_CLS_CMU_CLK_EN_EN_CLK5_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_CMU_CLK_EN_Bits.EN_CLK5 */
#define IFX_EGTM_CLS_CMU_CLK_EN_EN_CLK5_OFF (10u)

/** \brief Length for Ifx_EGTM_CLS_CMU_CLK_EN_Bits.EN_CLK6 */
#define IFX_EGTM_CLS_CMU_CLK_EN_EN_CLK6_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_CMU_CLK_EN_Bits.EN_CLK6 */
#define IFX_EGTM_CLS_CMU_CLK_EN_EN_CLK6_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_CMU_CLK_EN_Bits.EN_CLK6 */
#define IFX_EGTM_CLS_CMU_CLK_EN_EN_CLK6_OFF (12u)

/** \brief Length for Ifx_EGTM_CLS_CMU_CLK_EN_Bits.EN_CLK7 */
#define IFX_EGTM_CLS_CMU_CLK_EN_EN_CLK7_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_CMU_CLK_EN_Bits.EN_CLK7 */
#define IFX_EGTM_CLS_CMU_CLK_EN_EN_CLK7_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_CMU_CLK_EN_Bits.EN_CLK7 */
#define IFX_EGTM_CLS_CMU_CLK_EN_EN_CLK7_OFF (14u)

/** \brief Length for Ifx_EGTM_CLS_CMU_CLK_EN_Bits.EN_ECLK0 */
#define IFX_EGTM_CLS_CMU_CLK_EN_EN_ECLK0_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_CMU_CLK_EN_Bits.EN_ECLK0 */
#define IFX_EGTM_CLS_CMU_CLK_EN_EN_ECLK0_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_CMU_CLK_EN_Bits.EN_ECLK0 */
#define IFX_EGTM_CLS_CMU_CLK_EN_EN_ECLK0_OFF (16u)

/** \brief Length for Ifx_EGTM_CLS_CMU_CLK_EN_Bits.EN_ECLK1 */
#define IFX_EGTM_CLS_CMU_CLK_EN_EN_ECLK1_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_CMU_CLK_EN_Bits.EN_ECLK1 */
#define IFX_EGTM_CLS_CMU_CLK_EN_EN_ECLK1_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_CMU_CLK_EN_Bits.EN_ECLK1 */
#define IFX_EGTM_CLS_CMU_CLK_EN_EN_ECLK1_OFF (18u)

/** \brief Length for Ifx_EGTM_CLS_CMU_CLK_EN_Bits.EN_ECLK2 */
#define IFX_EGTM_CLS_CMU_CLK_EN_EN_ECLK2_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_CMU_CLK_EN_Bits.EN_ECLK2 */
#define IFX_EGTM_CLS_CMU_CLK_EN_EN_ECLK2_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_CMU_CLK_EN_Bits.EN_ECLK2 */
#define IFX_EGTM_CLS_CMU_CLK_EN_EN_ECLK2_OFF (20u)

/** \brief Length for Ifx_EGTM_CLS_CMU_CLK_EN_Bits.EN_FXCLK */
#define IFX_EGTM_CLS_CMU_CLK_EN_EN_FXCLK_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_CMU_CLK_EN_Bits.EN_FXCLK */
#define IFX_EGTM_CLS_CMU_CLK_EN_EN_FXCLK_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_CMU_CLK_EN_Bits.EN_FXCLK */
#define IFX_EGTM_CLS_CMU_CLK_EN_EN_FXCLK_OFF (22u)

/** \brief Length for Ifx_EGTM_CLS_CMU_GCLK_NUM_Bits.GCLK_NUM */
#define IFX_EGTM_CLS_CMU_GCLK_NUM_GCLK_NUM_LEN (24u)

/** \brief Mask for Ifx_EGTM_CLS_CMU_GCLK_NUM_Bits.GCLK_NUM */
#define IFX_EGTM_CLS_CMU_GCLK_NUM_GCLK_NUM_MSK (0xffffffu)

/** \brief Offset for Ifx_EGTM_CLS_CMU_GCLK_NUM_Bits.GCLK_NUM */
#define IFX_EGTM_CLS_CMU_GCLK_NUM_GCLK_NUM_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_CMU_GCLK_DEN_Bits.GCLK_DEN */
#define IFX_EGTM_CLS_CMU_GCLK_DEN_GCLK_DEN_LEN (24u)

/** \brief Mask for Ifx_EGTM_CLS_CMU_GCLK_DEN_Bits.GCLK_DEN */
#define IFX_EGTM_CLS_CMU_GCLK_DEN_GCLK_DEN_MSK (0xffffffu)

/** \brief Offset for Ifx_EGTM_CLS_CMU_GCLK_DEN_Bits.GCLK_DEN */
#define IFX_EGTM_CLS_CMU_GCLK_DEN_GCLK_DEN_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_CMU_CLKX_CTRL_Bits.CLK_CNT */
#define IFX_EGTM_CLS_CMU_CLKX_CTRL_CLK_CNT_LEN (24u)

/** \brief Mask for Ifx_EGTM_CLS_CMU_CLKX_CTRL_Bits.CLK_CNT */
#define IFX_EGTM_CLS_CMU_CLKX_CTRL_CLK_CNT_MSK (0xffffffu)

/** \brief Offset for Ifx_EGTM_CLS_CMU_CLKX_CTRL_Bits.CLK_CNT */
#define IFX_EGTM_CLS_CMU_CLKX_CTRL_CLK_CNT_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_CMU_CLK_6_CTRL_Bits.CLK_CNT */
#define IFX_EGTM_CLS_CMU_CLK_6_CTRL_CLK_CNT_LEN (24u)

/** \brief Mask for Ifx_EGTM_CLS_CMU_CLK_6_CTRL_Bits.CLK_CNT */
#define IFX_EGTM_CLS_CMU_CLK_6_CTRL_CLK_CNT_MSK (0xffffffu)

/** \brief Offset for Ifx_EGTM_CLS_CMU_CLK_6_CTRL_Bits.CLK_CNT */
#define IFX_EGTM_CLS_CMU_CLK_6_CTRL_CLK_CNT_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_CMU_CLK_6_CTRL_Bits.CLK_SEL */
#define IFX_EGTM_CLS_CMU_CLK_6_CTRL_CLK_SEL_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_CMU_CLK_6_CTRL_Bits.CLK_SEL */
#define IFX_EGTM_CLS_CMU_CLK_6_CTRL_CLK_SEL_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_CMU_CLK_6_CTRL_Bits.CLK_SEL */
#define IFX_EGTM_CLS_CMU_CLK_6_CTRL_CLK_SEL_OFF (24u)

/** \brief Length for Ifx_EGTM_CLS_CMU_CLK_7_CTRL_Bits.CLK_CNT */
#define IFX_EGTM_CLS_CMU_CLK_7_CTRL_CLK_CNT_LEN (24u)

/** \brief Mask for Ifx_EGTM_CLS_CMU_CLK_7_CTRL_Bits.CLK_CNT */
#define IFX_EGTM_CLS_CMU_CLK_7_CTRL_CLK_CNT_MSK (0xffffffu)

/** \brief Offset for Ifx_EGTM_CLS_CMU_CLK_7_CTRL_Bits.CLK_CNT */
#define IFX_EGTM_CLS_CMU_CLK_7_CTRL_CLK_CNT_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_CMU_CLK_7_CTRL_Bits.CLK_SEL */
#define IFX_EGTM_CLS_CMU_CLK_7_CTRL_CLK_SEL_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_CMU_CLK_7_CTRL_Bits.CLK_SEL */
#define IFX_EGTM_CLS_CMU_CLK_7_CTRL_CLK_SEL_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_CMU_CLK_7_CTRL_Bits.CLK_SEL */
#define IFX_EGTM_CLS_CMU_CLK_7_CTRL_CLK_SEL_OFF (24u)

/** \brief Length for Ifx_EGTM_CLS_CMU_ECLK_NUM_Bits.ECLK_NUM */
#define IFX_EGTM_CLS_CMU_ECLK_NUM_ECLK_NUM_LEN (24u)

/** \brief Mask for Ifx_EGTM_CLS_CMU_ECLK_NUM_Bits.ECLK_NUM */
#define IFX_EGTM_CLS_CMU_ECLK_NUM_ECLK_NUM_MSK (0xffffffu)

/** \brief Offset for Ifx_EGTM_CLS_CMU_ECLK_NUM_Bits.ECLK_NUM */
#define IFX_EGTM_CLS_CMU_ECLK_NUM_ECLK_NUM_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_CMU_ECLK_DEN_Bits.ECLK_DEN */
#define IFX_EGTM_CLS_CMU_ECLK_DEN_ECLK_DEN_LEN (24u)

/** \brief Mask for Ifx_EGTM_CLS_CMU_ECLK_DEN_Bits.ECLK_DEN */
#define IFX_EGTM_CLS_CMU_ECLK_DEN_ECLK_DEN_MSK (0xffffffu)

/** \brief Offset for Ifx_EGTM_CLS_CMU_ECLK_DEN_Bits.ECLK_DEN */
#define IFX_EGTM_CLS_CMU_ECLK_DEN_ECLK_DEN_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_CMU_FXCLK_CTRL_Bits.FXCLK_SEL */
#define IFX_EGTM_CLS_CMU_FXCLK_CTRL_FXCLK_SEL_LEN (4u)

/** \brief Mask for Ifx_EGTM_CLS_CMU_FXCLK_CTRL_Bits.FXCLK_SEL */
#define IFX_EGTM_CLS_CMU_FXCLK_CTRL_FXCLK_SEL_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_CLS_CMU_FXCLK_CTRL_Bits.FXCLK_SEL */
#define IFX_EGTM_CLS_CMU_FXCLK_CTRL_FXCLK_SEL_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_CMU_CLK_CTRL_Bits.CLK0_EXT_DIVIDER */
#define IFX_EGTM_CLS_CMU_CLK_CTRL_CLK0_EXT_DIVIDER_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMU_CLK_CTRL_Bits.CLK0_EXT_DIVIDER */
#define IFX_EGTM_CLS_CMU_CLK_CTRL_CLK0_EXT_DIVIDER_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMU_CLK_CTRL_Bits.CLK0_EXT_DIVIDER */
#define IFX_EGTM_CLS_CMU_CLK_CTRL_CLK0_EXT_DIVIDER_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_CMU_CLK_CTRL_Bits.CLK1_EXT_DIVIDER */
#define IFX_EGTM_CLS_CMU_CLK_CTRL_CLK1_EXT_DIVIDER_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMU_CLK_CTRL_Bits.CLK1_EXT_DIVIDER */
#define IFX_EGTM_CLS_CMU_CLK_CTRL_CLK1_EXT_DIVIDER_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMU_CLK_CTRL_Bits.CLK1_EXT_DIVIDER */
#define IFX_EGTM_CLS_CMU_CLK_CTRL_CLK1_EXT_DIVIDER_OFF (1u)

/** \brief Length for Ifx_EGTM_CLS_CMU_CLK_CTRL_Bits.CLK2_EXT_DIVIDER */
#define IFX_EGTM_CLS_CMU_CLK_CTRL_CLK2_EXT_DIVIDER_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMU_CLK_CTRL_Bits.CLK2_EXT_DIVIDER */
#define IFX_EGTM_CLS_CMU_CLK_CTRL_CLK2_EXT_DIVIDER_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMU_CLK_CTRL_Bits.CLK2_EXT_DIVIDER */
#define IFX_EGTM_CLS_CMU_CLK_CTRL_CLK2_EXT_DIVIDER_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_CMU_CLK_CTRL_Bits.CLK3_EXT_DIVIDER */
#define IFX_EGTM_CLS_CMU_CLK_CTRL_CLK3_EXT_DIVIDER_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMU_CLK_CTRL_Bits.CLK3_EXT_DIVIDER */
#define IFX_EGTM_CLS_CMU_CLK_CTRL_CLK3_EXT_DIVIDER_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMU_CLK_CTRL_Bits.CLK3_EXT_DIVIDER */
#define IFX_EGTM_CLS_CMU_CLK_CTRL_CLK3_EXT_DIVIDER_OFF (3u)

/** \brief Length for Ifx_EGTM_CLS_CMU_CLK_CTRL_Bits.CLK4_EXT_DIVIDER */
#define IFX_EGTM_CLS_CMU_CLK_CTRL_CLK4_EXT_DIVIDER_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMU_CLK_CTRL_Bits.CLK4_EXT_DIVIDER */
#define IFX_EGTM_CLS_CMU_CLK_CTRL_CLK4_EXT_DIVIDER_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMU_CLK_CTRL_Bits.CLK4_EXT_DIVIDER */
#define IFX_EGTM_CLS_CMU_CLK_CTRL_CLK4_EXT_DIVIDER_OFF (4u)

/** \brief Length for Ifx_EGTM_CLS_CMU_CLK_CTRL_Bits.CLK5_EXT_DIVIDER */
#define IFX_EGTM_CLS_CMU_CLK_CTRL_CLK5_EXT_DIVIDER_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMU_CLK_CTRL_Bits.CLK5_EXT_DIVIDER */
#define IFX_EGTM_CLS_CMU_CLK_CTRL_CLK5_EXT_DIVIDER_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMU_CLK_CTRL_Bits.CLK5_EXT_DIVIDER */
#define IFX_EGTM_CLS_CMU_CLK_CTRL_CLK5_EXT_DIVIDER_OFF (5u)

/** \brief Length for Ifx_EGTM_CLS_CMU_CLK_CTRL_Bits.CLK6_EXT_DIVIDER */
#define IFX_EGTM_CLS_CMU_CLK_CTRL_CLK6_EXT_DIVIDER_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMU_CLK_CTRL_Bits.CLK6_EXT_DIVIDER */
#define IFX_EGTM_CLS_CMU_CLK_CTRL_CLK6_EXT_DIVIDER_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMU_CLK_CTRL_Bits.CLK6_EXT_DIVIDER */
#define IFX_EGTM_CLS_CMU_CLK_CTRL_CLK6_EXT_DIVIDER_OFF (6u)

/** \brief Length for Ifx_EGTM_CLS_CMU_CLK_CTRL_Bits.CLK7_EXT_DIVIDER */
#define IFX_EGTM_CLS_CMU_CLK_CTRL_CLK7_EXT_DIVIDER_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMU_CLK_CTRL_Bits.CLK7_EXT_DIVIDER */
#define IFX_EGTM_CLS_CMU_CLK_CTRL_CLK7_EXT_DIVIDER_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMU_CLK_CTRL_Bits.CLK7_EXT_DIVIDER */
#define IFX_EGTM_CLS_CMU_CLK_CTRL_CLK7_EXT_DIVIDER_OFF (7u)

/** \brief Length for Ifx_EGTM_CLS_CMU_CLK_CTRL_Bits.CLK8_EXT_DIVIDER */
#define IFX_EGTM_CLS_CMU_CLK_CTRL_CLK8_EXT_DIVIDER_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMU_CLK_CTRL_Bits.CLK8_EXT_DIVIDER */
#define IFX_EGTM_CLS_CMU_CLK_CTRL_CLK8_EXT_DIVIDER_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMU_CLK_CTRL_Bits.CLK8_EXT_DIVIDER */
#define IFX_EGTM_CLS_CMU_CLK_CTRL_CLK8_EXT_DIVIDER_OFF (8u)

/** \brief Length for Ifx_EGTM_CLS_TBU_CHEN_Bits.ENDIS_CH0 */
#define IFX_EGTM_CLS_TBU_CHEN_ENDIS_CH0_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TBU_CHEN_Bits.ENDIS_CH0 */
#define IFX_EGTM_CLS_TBU_CHEN_ENDIS_CH0_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TBU_CHEN_Bits.ENDIS_CH0 */
#define IFX_EGTM_CLS_TBU_CHEN_ENDIS_CH0_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_TBU_CHEN_Bits.ENDIS_CH1 */
#define IFX_EGTM_CLS_TBU_CHEN_ENDIS_CH1_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TBU_CHEN_Bits.ENDIS_CH1 */
#define IFX_EGTM_CLS_TBU_CHEN_ENDIS_CH1_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TBU_CHEN_Bits.ENDIS_CH1 */
#define IFX_EGTM_CLS_TBU_CHEN_ENDIS_CH1_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_TBU_CHEN_Bits.ENDIS_CH2 */
#define IFX_EGTM_CLS_TBU_CHEN_ENDIS_CH2_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TBU_CHEN_Bits.ENDIS_CH2 */
#define IFX_EGTM_CLS_TBU_CHEN_ENDIS_CH2_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TBU_CHEN_Bits.ENDIS_CH2 */
#define IFX_EGTM_CLS_TBU_CHEN_ENDIS_CH2_OFF (4u)

/** \brief Length for Ifx_EGTM_CLS_TBU_CH0_CTRL_Bits.LOW_RES */
#define IFX_EGTM_CLS_TBU_CH0_CTRL_LOW_RES_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TBU_CH0_CTRL_Bits.LOW_RES */
#define IFX_EGTM_CLS_TBU_CH0_CTRL_LOW_RES_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TBU_CH0_CTRL_Bits.LOW_RES */
#define IFX_EGTM_CLS_TBU_CH0_CTRL_LOW_RES_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_TBU_CH0_CTRL_Bits.CH_CLK_SRC */
#define IFX_EGTM_CLS_TBU_CH0_CTRL_CH_CLK_SRC_LEN (3u)

/** \brief Mask for Ifx_EGTM_CLS_TBU_CH0_CTRL_Bits.CH_CLK_SRC */
#define IFX_EGTM_CLS_TBU_CH0_CTRL_CH_CLK_SRC_MSK (0x7u)

/** \brief Offset for Ifx_EGTM_CLS_TBU_CH0_CTRL_Bits.CH_CLK_SRC */
#define IFX_EGTM_CLS_TBU_CH0_CTRL_CH_CLK_SRC_OFF (1u)

/** \brief Length for Ifx_EGTM_CLS_TBU_CH0_BASE_Bits.BASE */
#define IFX_EGTM_CLS_TBU_CH0_BASE_BASE_LEN (27u)

/** \brief Mask for Ifx_EGTM_CLS_TBU_CH0_BASE_Bits.BASE */
#define IFX_EGTM_CLS_TBU_CH0_BASE_BASE_MSK (0x7ffffffu)

/** \brief Offset for Ifx_EGTM_CLS_TBU_CH0_BASE_Bits.BASE */
#define IFX_EGTM_CLS_TBU_CH0_BASE_BASE_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_TBU_CH1_CTRL_Bits.CH_MODE */
#define IFX_EGTM_CLS_TBU_CH1_CTRL_CH_MODE_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TBU_CH1_CTRL_Bits.CH_MODE */
#define IFX_EGTM_CLS_TBU_CH1_CTRL_CH_MODE_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TBU_CH1_CTRL_Bits.CH_MODE */
#define IFX_EGTM_CLS_TBU_CH1_CTRL_CH_MODE_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_TBU_CH1_CTRL_Bits.CH_CLK_SRC */
#define IFX_EGTM_CLS_TBU_CH1_CTRL_CH_CLK_SRC_LEN (3u)

/** \brief Mask for Ifx_EGTM_CLS_TBU_CH1_CTRL_Bits.CH_CLK_SRC */
#define IFX_EGTM_CLS_TBU_CH1_CTRL_CH_CLK_SRC_MSK (0x7u)

/** \brief Offset for Ifx_EGTM_CLS_TBU_CH1_CTRL_Bits.CH_CLK_SRC */
#define IFX_EGTM_CLS_TBU_CH1_CTRL_CH_CLK_SRC_OFF (1u)

/** \brief Length for Ifx_EGTM_CLS_TBU_CH_BASE_Bits.BASE */
#define IFX_EGTM_CLS_TBU_CH_BASE_BASE_LEN (24u)

/** \brief Mask for Ifx_EGTM_CLS_TBU_CH_BASE_Bits.BASE */
#define IFX_EGTM_CLS_TBU_CH_BASE_BASE_MSK (0xffffffu)

/** \brief Offset for Ifx_EGTM_CLS_TBU_CH_BASE_Bits.BASE */
#define IFX_EGTM_CLS_TBU_CH_BASE_BASE_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_TBU_CH2_CTRL_Bits.CH_MODE */
#define IFX_EGTM_CLS_TBU_CH2_CTRL_CH_MODE_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TBU_CH2_CTRL_Bits.CH_MODE */
#define IFX_EGTM_CLS_TBU_CH2_CTRL_CH_MODE_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TBU_CH2_CTRL_Bits.CH_MODE */
#define IFX_EGTM_CLS_TBU_CH2_CTRL_CH_MODE_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_TBU_CH2_CTRL_Bits.CH_CLK_SRC */
#define IFX_EGTM_CLS_TBU_CH2_CTRL_CH_CLK_SRC_LEN (3u)

/** \brief Mask for Ifx_EGTM_CLS_TBU_CH2_CTRL_Bits.CH_CLK_SRC */
#define IFX_EGTM_CLS_TBU_CH2_CTRL_CH_CLK_SRC_MSK (0x7u)

/** \brief Offset for Ifx_EGTM_CLS_TBU_CH2_CTRL_Bits.CH_CLK_SRC */
#define IFX_EGTM_CLS_TBU_CH2_CTRL_CH_CLK_SRC_OFF (1u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_0_Bits.AEI_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_0_AEI_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_0_Bits.AEI_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_0_AEI_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_0_Bits.AEI_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_0_AEI_IRQ_OFF (4u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_0_Bits.CMP_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_0_CMP_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_0_Bits.CMP_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_0_CMP_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_0_Bits.CMP_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_0_CMP_IRQ_OFF (5u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_0_Bits.SPE0_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_0_SPE0_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_0_Bits.SPE0_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_0_SPE0_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_0_Bits.SPE0_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_0_SPE0_IRQ_OFF (6u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_0_Bits.SPE1_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_0_SPE1_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_0_Bits.SPE1_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_0_SPE1_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_0_Bits.SPE1_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_0_SPE1_IRQ_OFF (7u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_0_Bits.SPE2_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_0_SPE2_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_0_Bits.SPE2_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_0_SPE2_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_0_Bits.SPE2_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_0_SPE2_IRQ_OFF (8u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM0_CH0_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM0_CH0_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM0_CH0_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM0_CH0_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM0_CH0_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM0_CH0_IRQ_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM0_CH1_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM0_CH1_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM0_CH1_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM0_CH1_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM0_CH1_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM0_CH1_IRQ_OFF (1u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM0_CH2_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM0_CH2_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM0_CH2_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM0_CH2_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM0_CH2_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM0_CH2_IRQ_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM0_CH3_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM0_CH3_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM0_CH3_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM0_CH3_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM0_CH3_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM0_CH3_IRQ_OFF (3u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM0_CH4_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM0_CH4_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM0_CH4_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM0_CH4_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM0_CH4_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM0_CH4_IRQ_OFF (4u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM0_CH5_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM0_CH5_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM0_CH5_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM0_CH5_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM0_CH5_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM0_CH5_IRQ_OFF (5u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM0_CH6_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM0_CH6_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM0_CH6_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM0_CH6_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM0_CH6_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM0_CH6_IRQ_OFF (6u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM0_CH7_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM0_CH7_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM0_CH7_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM0_CH7_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM0_CH7_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM0_CH7_IRQ_OFF (7u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM1_CH0_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM1_CH0_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM1_CH0_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM1_CH0_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM1_CH0_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM1_CH0_IRQ_OFF (8u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM1_CH1_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM1_CH1_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM1_CH1_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM1_CH1_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM1_CH1_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM1_CH1_IRQ_OFF (9u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM1_CH2_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM1_CH2_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM1_CH2_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM1_CH2_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM1_CH2_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM1_CH2_IRQ_OFF (10u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM1_CH3_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM1_CH3_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM1_CH3_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM1_CH3_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM1_CH3_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM1_CH3_IRQ_OFF (11u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM1_CH4_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM1_CH4_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM1_CH4_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM1_CH4_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM1_CH4_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM1_CH4_IRQ_OFF (12u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM1_CH5_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM1_CH5_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM1_CH5_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM1_CH5_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM1_CH5_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM1_CH5_IRQ_OFF (13u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM1_CH6_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM1_CH6_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM1_CH6_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM1_CH6_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM1_CH6_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM1_CH6_IRQ_OFF (14u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM1_CH7_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM1_CH7_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM1_CH7_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM1_CH7_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM1_CH7_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM1_CH7_IRQ_OFF (15u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM2_CH0_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM2_CH0_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM2_CH0_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM2_CH0_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM2_CH0_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM2_CH0_IRQ_OFF (16u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM2_CH1_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM2_CH1_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM2_CH1_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM2_CH1_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM2_CH1_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM2_CH1_IRQ_OFF (17u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM2_CH2_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM2_CH2_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM2_CH2_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM2_CH2_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM2_CH2_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM2_CH2_IRQ_OFF (18u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM2_CH3_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM2_CH3_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM2_CH3_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM2_CH3_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM2_CH3_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM2_CH3_IRQ_OFF (19u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM2_CH4_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM2_CH4_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM2_CH4_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM2_CH4_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM2_CH4_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM2_CH4_IRQ_OFF (20u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM2_CH5_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM2_CH5_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM2_CH5_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM2_CH5_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM2_CH5_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM2_CH5_IRQ_OFF (21u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM2_CH6_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM2_CH6_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM2_CH6_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM2_CH6_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM2_CH6_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM2_CH6_IRQ_OFF (22u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM2_CH7_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM2_CH7_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM2_CH7_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM2_CH7_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_2_Bits.TIM2_CH7_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_2_TIM2_CH7_IRQ_OFF (23u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_MEI_Bits.GTM_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_MEI_GTM_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_MEI_Bits.GTM_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_MEI_GTM_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_MEI_Bits.GTM_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_MEI_GTM_EIRQ_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_MEI_Bits.TIM0_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_MEI_TIM0_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_MEI_Bits.TIM0_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_MEI_TIM0_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_MEI_Bits.TIM0_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_MEI_TIM0_EIRQ_OFF (4u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_MEI_Bits.TIM1_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_MEI_TIM1_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_MEI_Bits.TIM1_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_MEI_TIM1_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_MEI_Bits.TIM1_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_MEI_TIM1_EIRQ_OFF (5u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_MEI_Bits.TIM2_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_MEI_TIM2_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_MEI_Bits.TIM2_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_MEI_TIM2_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_MEI_Bits.TIM2_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_MEI_TIM2_EIRQ_OFF (6u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_MEI_Bits.SPE0_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_MEI_SPE0_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_MEI_Bits.SPE0_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_MEI_SPE0_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_MEI_Bits.SPE0_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_MEI_SPE0_EIRQ_OFF (20u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_MEI_Bits.SPE1_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_MEI_SPE1_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_MEI_Bits.SPE1_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_MEI_SPE1_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_MEI_Bits.SPE1_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_MEI_SPE1_EIRQ_OFF (21u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_MEI_Bits.SPE2_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_MEI_SPE2_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_MEI_Bits.SPE2_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_MEI_SPE2_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_MEI_Bits.SPE2_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_MEI_SPE2_EIRQ_OFF (22u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_MEI_Bits.CMP_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_MEI_CMP_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_MEI_Bits.CMP_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_MEI_CMP_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_MEI_Bits.CMP_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_MEI_CMP_EIRQ_OFF (24u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM0_CH0_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM0_CH0_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM0_CH0_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM0_CH0_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM0_CH0_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM0_CH0_EIRQ_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM0_CH1_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM0_CH1_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM0_CH1_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM0_CH1_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM0_CH1_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM0_CH1_EIRQ_OFF (1u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM0_CH2_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM0_CH2_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM0_CH2_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM0_CH2_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM0_CH2_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM0_CH2_EIRQ_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM0_CH3_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM0_CH3_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM0_CH3_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM0_CH3_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM0_CH3_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM0_CH3_EIRQ_OFF (3u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM0_CH4_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM0_CH4_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM0_CH4_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM0_CH4_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM0_CH4_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM0_CH4_EIRQ_OFF (4u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM0_CH5_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM0_CH5_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM0_CH5_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM0_CH5_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM0_CH5_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM0_CH5_EIRQ_OFF (5u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM0_CH6_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM0_CH6_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM0_CH6_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM0_CH6_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM0_CH6_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM0_CH6_EIRQ_OFF (6u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM0_CH7_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM0_CH7_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM0_CH7_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM0_CH7_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM0_CH7_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM0_CH7_EIRQ_OFF (7u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM1_CH0_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM1_CH0_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM1_CH0_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM1_CH0_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM1_CH0_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM1_CH0_EIRQ_OFF (8u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM1_CH1_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM1_CH1_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM1_CH1_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM1_CH1_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM1_CH1_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM1_CH1_EIRQ_OFF (9u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM1_CH2_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM1_CH2_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM1_CH2_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM1_CH2_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM1_CH2_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM1_CH2_EIRQ_OFF (10u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM1_CH3_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM1_CH3_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM1_CH3_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM1_CH3_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM1_CH3_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM1_CH3_EIRQ_OFF (11u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM1_CH4_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM1_CH4_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM1_CH4_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM1_CH4_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM1_CH4_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM1_CH4_EIRQ_OFF (12u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM1_CH5_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM1_CH5_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM1_CH5_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM1_CH5_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM1_CH5_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM1_CH5_EIRQ_OFF (13u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM1_CH6_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM1_CH6_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM1_CH6_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM1_CH6_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM1_CH6_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM1_CH6_EIRQ_OFF (14u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM1_CH7_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM1_CH7_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM1_CH7_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM1_CH7_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM1_CH7_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM1_CH7_EIRQ_OFF (15u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM2_CH0_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM2_CH0_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM2_CH0_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM2_CH0_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM2_CH0_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM2_CH0_EIRQ_OFF (16u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM2_CH1_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM2_CH1_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM2_CH1_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM2_CH1_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM2_CH1_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM2_CH1_EIRQ_OFF (17u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM2_CH2_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM2_CH2_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM2_CH2_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM2_CH2_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM2_CH2_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM2_CH2_EIRQ_OFF (18u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM2_CH3_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM2_CH3_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM2_CH3_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM2_CH3_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM2_CH3_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM2_CH3_EIRQ_OFF (19u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM2_CH4_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM2_CH4_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM2_CH4_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM2_CH4_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM2_CH4_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM2_CH4_EIRQ_OFF (20u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM2_CH5_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM2_CH5_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM2_CH5_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM2_CH5_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM2_CH5_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM2_CH5_EIRQ_OFF (21u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM2_CH6_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM2_CH6_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM2_CH6_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM2_CH6_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM2_CH6_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM2_CH6_EIRQ_OFF (22u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM2_CH7_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM2_CH7_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM2_CH7_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM2_CH7_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_CEI1_Bits.TIM2_CH7_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CEI1_TIM2_CH7_EIRQ_OFF (23u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_SPE_CEI_Bits.SPE0_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_SPE_CEI_SPE0_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_SPE_CEI_Bits.SPE0_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_SPE_CEI_SPE0_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_SPE_CEI_Bits.SPE0_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_SPE_CEI_SPE0_EIRQ_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_SPE_CEI_Bits.SPE1_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_SPE_CEI_SPE1_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_SPE_CEI_Bits.SPE1_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_SPE_CEI_SPE1_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_SPE_CEI_Bits.SPE1_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_SPE_CEI_SPE1_EIRQ_OFF (1u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_SPE_CEI_Bits.SPE2_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_SPE_CEI_SPE2_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_SPE_CEI_Bits.SPE2_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_SPE_CEI_SPE2_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_SPE_CEI_Bits.SPE2_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_SPE_CEI_SPE2_EIRQ_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_CLS_MEI_Bits.TIM_M0_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CLS_MEI_TIM_M0_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_CLS_MEI_Bits.TIM_M0_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CLS_MEI_TIM_M0_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_CLS_MEI_Bits.TIM_M0_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CLS_MEI_TIM_M0_EIRQ_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_CLS_MEI_Bits.SPE_M0_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CLS_MEI_SPE_M0_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_CLS_MEI_Bits.SPE_M0_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CLS_MEI_SPE_M0_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_CLS_MEI_Bits.SPE_M0_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CLS_MEI_SPE_M0_EIRQ_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_CLS_MEI_Bits.TIM_M1_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CLS_MEI_TIM_M1_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_CLS_MEI_Bits.TIM_M1_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CLS_MEI_TIM_M1_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_CLS_MEI_Bits.TIM_M1_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CLS_MEI_TIM_M1_EIRQ_OFF (8u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_CLS_MEI_Bits.SPE_M1_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CLS_MEI_SPE_M1_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_CLS_MEI_Bits.SPE_M1_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CLS_MEI_SPE_M1_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_CLS_MEI_Bits.SPE_M1_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CLS_MEI_SPE_M1_EIRQ_OFF (10u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_CLS_MEI_Bits.TIM_M2_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CLS_MEI_TIM_M2_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_CLS_MEI_Bits.TIM_M2_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CLS_MEI_TIM_M2_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_CLS_MEI_Bits.TIM_M2_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CLS_MEI_TIM_M2_EIRQ_OFF (16u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_CLS_MEI_Bits.SPE_M2_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CLS_MEI_SPE_M2_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_CLS_MEI_Bits.SPE_M2_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CLS_MEI_SPE_M2_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_CLS_MEI_Bits.SPE_M2_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CLS_MEI_SPE_M2_EIRQ_OFF (18u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_CLS_MEI_Bits.FIFO_M3_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CLS_MEI_FIFO_M3_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_CLS_MEI_Bits.FIFO_M3_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CLS_MEI_FIFO_M3_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_CLS_MEI_Bits.FIFO_M3_EIRQ */
#define IFX_EGTM_CLS_ICM_IRQG_CLS_MEI_FIFO_M3_EIRQ_OFF (27u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_SPE_CI_Bits.SPE0_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_SPE_CI_SPE0_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_SPE_CI_Bits.SPE0_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_SPE_CI_SPE0_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_SPE_CI_Bits.SPE0_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_SPE_CI_SPE0_IRQ_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_SPE_CI_Bits.SPE1_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_SPE_CI_SPE1_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_SPE_CI_Bits.SPE1_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_SPE_CI_SPE1_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_SPE_CI_Bits.SPE1_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_SPE_CI_SPE1_IRQ_OFF (1u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_SPE_CI_Bits.SPE2_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_SPE_CI_SPE2_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_SPE_CI_Bits.SPE2_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_SPE_CI_SPE2_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_SPE_CI_Bits.SPE2_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_SPE_CI_SPE2_IRQ_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M0_CH0_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M0_CH0_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M0_CH0_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M0_CH0_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M0_CH0_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M0_CH0_IRQ_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M0_CH1_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M0_CH1_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M0_CH1_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M0_CH1_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M0_CH1_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M0_CH1_IRQ_OFF (1u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M0_CH2_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M0_CH2_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M0_CH2_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M0_CH2_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M0_CH2_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M0_CH2_IRQ_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M0_CH3_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M0_CH3_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M0_CH3_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M0_CH3_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M0_CH3_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M0_CH3_IRQ_OFF (3u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M0_CH4_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M0_CH4_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M0_CH4_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M0_CH4_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M0_CH4_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M0_CH4_IRQ_OFF (4u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M0_CH5_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M0_CH5_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M0_CH5_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M0_CH5_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M0_CH5_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M0_CH5_IRQ_OFF (5u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M0_CH6_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M0_CH6_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M0_CH6_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M0_CH6_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M0_CH6_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M0_CH6_IRQ_OFF (6u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M0_CH7_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M0_CH7_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M0_CH7_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M0_CH7_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M0_CH7_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M0_CH7_IRQ_OFF (7u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M1_CH0_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M1_CH0_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M1_CH0_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M1_CH0_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M1_CH0_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M1_CH0_IRQ_OFF (8u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M1_CH1_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M1_CH1_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M1_CH1_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M1_CH1_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M1_CH1_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M1_CH1_IRQ_OFF (9u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M1_CH2_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M1_CH2_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M1_CH2_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M1_CH2_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M1_CH2_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M1_CH2_IRQ_OFF (10u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M1_CH3_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M1_CH3_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M1_CH3_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M1_CH3_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M1_CH3_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M1_CH3_IRQ_OFF (11u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M1_CH4_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M1_CH4_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M1_CH4_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M1_CH4_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M1_CH4_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M1_CH4_IRQ_OFF (12u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M1_CH5_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M1_CH5_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M1_CH5_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M1_CH5_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M1_CH5_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M1_CH5_IRQ_OFF (13u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M1_CH6_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M1_CH6_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M1_CH6_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M1_CH6_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M1_CH6_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M1_CH6_IRQ_OFF (14u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M1_CH7_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M1_CH7_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M1_CH7_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M1_CH7_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M1_CH7_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M1_CH7_IRQ_OFF (15u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M2_CH0_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M2_CH0_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M2_CH0_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M2_CH0_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M2_CH0_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M2_CH0_IRQ_OFF (16u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M2_CH1_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M2_CH1_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M2_CH1_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M2_CH1_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M2_CH1_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M2_CH1_IRQ_OFF (17u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M2_CH2_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M2_CH2_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M2_CH2_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M2_CH2_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M2_CH2_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M2_CH2_IRQ_OFF (18u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M2_CH3_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M2_CH3_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M2_CH3_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M2_CH3_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M2_CH3_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M2_CH3_IRQ_OFF (19u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M2_CH4_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M2_CH4_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M2_CH4_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M2_CH4_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M2_CH4_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M2_CH4_IRQ_OFF (20u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M2_CH5_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M2_CH5_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M2_CH5_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M2_CH5_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M2_CH5_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M2_CH5_IRQ_OFF (21u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M2_CH6_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M2_CH6_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M2_CH6_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M2_CH6_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M2_CH6_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M2_CH6_IRQ_OFF (22u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M2_CH7_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M2_CH7_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M2_CH7_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M2_CH7_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_ATOM_CI_Bits.ATOM_M2_CH7_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_ATOM_CI_ATOM_M2_CH7_IRQ_OFF (23u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M0_CH0_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M0_CH0_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M0_CH0_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M0_CH0_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M0_CH0_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M0_CH0_IRQ_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M0_CH1_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M0_CH1_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M0_CH1_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M0_CH1_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M0_CH1_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M0_CH1_IRQ_OFF (1u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M0_CH2_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M0_CH2_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M0_CH2_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M0_CH2_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M0_CH2_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M0_CH2_IRQ_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M0_CH3_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M0_CH3_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M0_CH3_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M0_CH3_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M0_CH3_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M0_CH3_IRQ_OFF (3u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M0_CH4_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M0_CH4_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M0_CH4_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M0_CH4_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M0_CH4_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M0_CH4_IRQ_OFF (4u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M0_CH5_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M0_CH5_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M0_CH5_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M0_CH5_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M0_CH5_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M0_CH5_IRQ_OFF (5u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M0_CH6_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M0_CH6_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M0_CH6_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M0_CH6_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M0_CH6_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M0_CH6_IRQ_OFF (6u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M0_CH7_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M0_CH7_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M0_CH7_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M0_CH7_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M0_CH7_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M0_CH7_IRQ_OFF (7u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M0_CH8_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M0_CH8_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M0_CH8_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M0_CH8_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M0_CH8_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M0_CH8_IRQ_OFF (8u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M0_CH9_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M0_CH9_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M0_CH9_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M0_CH9_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M0_CH9_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M0_CH9_IRQ_OFF (9u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M0_CH10_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M0_CH10_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M0_CH10_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M0_CH10_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M0_CH10_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M0_CH10_IRQ_OFF (10u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M0_CH11_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M0_CH11_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M0_CH11_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M0_CH11_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M0_CH11_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M0_CH11_IRQ_OFF (11u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M0_CH12_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M0_CH12_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M0_CH12_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M0_CH12_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M0_CH12_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M0_CH12_IRQ_OFF (12u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M0_CH13_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M0_CH13_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M0_CH13_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M0_CH13_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M0_CH13_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M0_CH13_IRQ_OFF (13u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M0_CH14_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M0_CH14_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M0_CH14_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M0_CH14_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M0_CH14_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M0_CH14_IRQ_OFF (14u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M0_CH15_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M0_CH15_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M0_CH15_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M0_CH15_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M0_CH15_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M0_CH15_IRQ_OFF (15u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M1_CH0_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M1_CH0_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M1_CH0_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M1_CH0_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M1_CH0_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M1_CH0_IRQ_OFF (16u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M1_CH1_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M1_CH1_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M1_CH1_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M1_CH1_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M1_CH1_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M1_CH1_IRQ_OFF (17u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M1_CH2_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M1_CH2_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M1_CH2_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M1_CH2_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M1_CH2_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M1_CH2_IRQ_OFF (18u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M1_CH3_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M1_CH3_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M1_CH3_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M1_CH3_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M1_CH3_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M1_CH3_IRQ_OFF (19u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M1_CH4_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M1_CH4_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M1_CH4_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M1_CH4_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M1_CH4_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M1_CH4_IRQ_OFF (20u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M1_CH5_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M1_CH5_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M1_CH5_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M1_CH5_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M1_CH5_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M1_CH5_IRQ_OFF (21u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M1_CH6_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M1_CH6_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M1_CH6_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M1_CH6_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M1_CH6_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M1_CH6_IRQ_OFF (22u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M1_CH7_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M1_CH7_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M1_CH7_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M1_CH7_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M1_CH7_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M1_CH7_IRQ_OFF (23u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M1_CH8_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M1_CH8_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M1_CH8_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M1_CH8_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M1_CH8_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M1_CH8_IRQ_OFF (24u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M1_CH9_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M1_CH9_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M1_CH9_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M1_CH9_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M1_CH9_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M1_CH9_IRQ_OFF (25u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M1_CH10_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M1_CH10_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M1_CH10_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M1_CH10_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M1_CH10_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M1_CH10_IRQ_OFF (26u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M1_CH11_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M1_CH11_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M1_CH11_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M1_CH11_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M1_CH11_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M1_CH11_IRQ_OFF (27u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M1_CH12_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M1_CH12_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M1_CH12_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M1_CH12_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M1_CH12_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M1_CH12_IRQ_OFF (28u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M1_CH13_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M1_CH13_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M1_CH13_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M1_CH13_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M1_CH13_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M1_CH13_IRQ_OFF (29u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M1_CH14_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M1_CH14_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M1_CH14_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M1_CH14_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M1_CH14_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M1_CH14_IRQ_OFF (30u)

/** \brief Length for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M1_CH15_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M1_CH15_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M1_CH15_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M1_CH15_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ICM_IRQG_TOM_CI_Bits.TOM_M1_CH15_IRQ */
#define IFX_EGTM_CLS_ICM_IRQG_TOM_CI_TOM_M1_CH15_IRQ_OFF (31u)

/** \brief Length for Ifx_EGTM_CLS_MON_STATUS_Bits.ACT_CMU0 */
#define IFX_EGTM_CLS_MON_STATUS_ACT_CMU0_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_MON_STATUS_Bits.ACT_CMU0 */
#define IFX_EGTM_CLS_MON_STATUS_ACT_CMU0_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_MON_STATUS_Bits.ACT_CMU0 */
#define IFX_EGTM_CLS_MON_STATUS_ACT_CMU0_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_MON_STATUS_Bits.ACT_CMU1 */
#define IFX_EGTM_CLS_MON_STATUS_ACT_CMU1_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_MON_STATUS_Bits.ACT_CMU1 */
#define IFX_EGTM_CLS_MON_STATUS_ACT_CMU1_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_MON_STATUS_Bits.ACT_CMU1 */
#define IFX_EGTM_CLS_MON_STATUS_ACT_CMU1_OFF (1u)

/** \brief Length for Ifx_EGTM_CLS_MON_STATUS_Bits.ACT_CMU2 */
#define IFX_EGTM_CLS_MON_STATUS_ACT_CMU2_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_MON_STATUS_Bits.ACT_CMU2 */
#define IFX_EGTM_CLS_MON_STATUS_ACT_CMU2_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_MON_STATUS_Bits.ACT_CMU2 */
#define IFX_EGTM_CLS_MON_STATUS_ACT_CMU2_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_MON_STATUS_Bits.ACT_CMU3 */
#define IFX_EGTM_CLS_MON_STATUS_ACT_CMU3_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_MON_STATUS_Bits.ACT_CMU3 */
#define IFX_EGTM_CLS_MON_STATUS_ACT_CMU3_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_MON_STATUS_Bits.ACT_CMU3 */
#define IFX_EGTM_CLS_MON_STATUS_ACT_CMU3_OFF (3u)

/** \brief Length for Ifx_EGTM_CLS_MON_STATUS_Bits.ACT_CMU4 */
#define IFX_EGTM_CLS_MON_STATUS_ACT_CMU4_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_MON_STATUS_Bits.ACT_CMU4 */
#define IFX_EGTM_CLS_MON_STATUS_ACT_CMU4_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_MON_STATUS_Bits.ACT_CMU4 */
#define IFX_EGTM_CLS_MON_STATUS_ACT_CMU4_OFF (4u)

/** \brief Length for Ifx_EGTM_CLS_MON_STATUS_Bits.ACT_CMU5 */
#define IFX_EGTM_CLS_MON_STATUS_ACT_CMU5_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_MON_STATUS_Bits.ACT_CMU5 */
#define IFX_EGTM_CLS_MON_STATUS_ACT_CMU5_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_MON_STATUS_Bits.ACT_CMU5 */
#define IFX_EGTM_CLS_MON_STATUS_ACT_CMU5_OFF (5u)

/** \brief Length for Ifx_EGTM_CLS_MON_STATUS_Bits.ACT_CMU6 */
#define IFX_EGTM_CLS_MON_STATUS_ACT_CMU6_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_MON_STATUS_Bits.ACT_CMU6 */
#define IFX_EGTM_CLS_MON_STATUS_ACT_CMU6_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_MON_STATUS_Bits.ACT_CMU6 */
#define IFX_EGTM_CLS_MON_STATUS_ACT_CMU6_OFF (6u)

/** \brief Length for Ifx_EGTM_CLS_MON_STATUS_Bits.ACT_CMU7 */
#define IFX_EGTM_CLS_MON_STATUS_ACT_CMU7_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_MON_STATUS_Bits.ACT_CMU7 */
#define IFX_EGTM_CLS_MON_STATUS_ACT_CMU7_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_MON_STATUS_Bits.ACT_CMU7 */
#define IFX_EGTM_CLS_MON_STATUS_ACT_CMU7_OFF (7u)

/** \brief Length for Ifx_EGTM_CLS_MON_STATUS_Bits.ACT_CMUFX0 */
#define IFX_EGTM_CLS_MON_STATUS_ACT_CMUFX0_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_MON_STATUS_Bits.ACT_CMUFX0 */
#define IFX_EGTM_CLS_MON_STATUS_ACT_CMUFX0_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_MON_STATUS_Bits.ACT_CMUFX0 */
#define IFX_EGTM_CLS_MON_STATUS_ACT_CMUFX0_OFF (8u)

/** \brief Length for Ifx_EGTM_CLS_MON_STATUS_Bits.ACT_CMUFX1 */
#define IFX_EGTM_CLS_MON_STATUS_ACT_CMUFX1_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_MON_STATUS_Bits.ACT_CMUFX1 */
#define IFX_EGTM_CLS_MON_STATUS_ACT_CMUFX1_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_MON_STATUS_Bits.ACT_CMUFX1 */
#define IFX_EGTM_CLS_MON_STATUS_ACT_CMUFX1_OFF (9u)

/** \brief Length for Ifx_EGTM_CLS_MON_STATUS_Bits.ACT_CMUFX2 */
#define IFX_EGTM_CLS_MON_STATUS_ACT_CMUFX2_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_MON_STATUS_Bits.ACT_CMUFX2 */
#define IFX_EGTM_CLS_MON_STATUS_ACT_CMUFX2_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_MON_STATUS_Bits.ACT_CMUFX2 */
#define IFX_EGTM_CLS_MON_STATUS_ACT_CMUFX2_OFF (10u)

/** \brief Length for Ifx_EGTM_CLS_MON_STATUS_Bits.ACT_CMUFX3 */
#define IFX_EGTM_CLS_MON_STATUS_ACT_CMUFX3_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_MON_STATUS_Bits.ACT_CMUFX3 */
#define IFX_EGTM_CLS_MON_STATUS_ACT_CMUFX3_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_MON_STATUS_Bits.ACT_CMUFX3 */
#define IFX_EGTM_CLS_MON_STATUS_ACT_CMUFX3_OFF (11u)

/** \brief Length for Ifx_EGTM_CLS_MON_STATUS_Bits.ACT_CMUFX4 */
#define IFX_EGTM_CLS_MON_STATUS_ACT_CMUFX4_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_MON_STATUS_Bits.ACT_CMUFX4 */
#define IFX_EGTM_CLS_MON_STATUS_ACT_CMUFX4_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_MON_STATUS_Bits.ACT_CMUFX4 */
#define IFX_EGTM_CLS_MON_STATUS_ACT_CMUFX4_OFF (12u)

/** \brief Length for Ifx_EGTM_CLS_MON_STATUS_Bits.ACT_CMU8 */
#define IFX_EGTM_CLS_MON_STATUS_ACT_CMU8_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_MON_STATUS_Bits.ACT_CMU8 */
#define IFX_EGTM_CLS_MON_STATUS_ACT_CMU8_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_MON_STATUS_Bits.ACT_CMU8 */
#define IFX_EGTM_CLS_MON_STATUS_ACT_CMU8_OFF (14u)

/** \brief Length for Ifx_EGTM_CLS_MON_STATUS_Bits.CMP_ERR */
#define IFX_EGTM_CLS_MON_STATUS_CMP_ERR_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_MON_STATUS_Bits.CMP_ERR */
#define IFX_EGTM_CLS_MON_STATUS_CMP_ERR_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_MON_STATUS_Bits.CMP_ERR */
#define IFX_EGTM_CLS_MON_STATUS_CMP_ERR_OFF (16u)

/** \brief Length for Ifx_EGTM_CLS_CMP_EN_Bits.ABWC0_EN */
#define IFX_EGTM_CLS_CMP_EN_ABWC0_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_EN_Bits.ABWC0_EN */
#define IFX_EGTM_CLS_CMP_EN_ABWC0_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_EN_Bits.ABWC0_EN */
#define IFX_EGTM_CLS_CMP_EN_ABWC0_EN_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_CMP_EN_Bits.ABWC1_EN */
#define IFX_EGTM_CLS_CMP_EN_ABWC1_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_EN_Bits.ABWC1_EN */
#define IFX_EGTM_CLS_CMP_EN_ABWC1_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_EN_Bits.ABWC1_EN */
#define IFX_EGTM_CLS_CMP_EN_ABWC1_EN_OFF (1u)

/** \brief Length for Ifx_EGTM_CLS_CMP_EN_Bits.ABWC2_EN */
#define IFX_EGTM_CLS_CMP_EN_ABWC2_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_EN_Bits.ABWC2_EN */
#define IFX_EGTM_CLS_CMP_EN_ABWC2_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_EN_Bits.ABWC2_EN */
#define IFX_EGTM_CLS_CMP_EN_ABWC2_EN_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_CMP_EN_Bits.ABWC3_EN */
#define IFX_EGTM_CLS_CMP_EN_ABWC3_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_EN_Bits.ABWC3_EN */
#define IFX_EGTM_CLS_CMP_EN_ABWC3_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_EN_Bits.ABWC3_EN */
#define IFX_EGTM_CLS_CMP_EN_ABWC3_EN_OFF (3u)

/** \brief Length for Ifx_EGTM_CLS_CMP_EN_Bits.ABWC4_EN */
#define IFX_EGTM_CLS_CMP_EN_ABWC4_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_EN_Bits.ABWC4_EN */
#define IFX_EGTM_CLS_CMP_EN_ABWC4_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_EN_Bits.ABWC4_EN */
#define IFX_EGTM_CLS_CMP_EN_ABWC4_EN_OFF (4u)

/** \brief Length for Ifx_EGTM_CLS_CMP_EN_Bits.ABWC5_EN */
#define IFX_EGTM_CLS_CMP_EN_ABWC5_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_EN_Bits.ABWC5_EN */
#define IFX_EGTM_CLS_CMP_EN_ABWC5_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_EN_Bits.ABWC5_EN */
#define IFX_EGTM_CLS_CMP_EN_ABWC5_EN_OFF (5u)

/** \brief Length for Ifx_EGTM_CLS_CMP_EN_Bits.ABWC6_EN */
#define IFX_EGTM_CLS_CMP_EN_ABWC6_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_EN_Bits.ABWC6_EN */
#define IFX_EGTM_CLS_CMP_EN_ABWC6_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_EN_Bits.ABWC6_EN */
#define IFX_EGTM_CLS_CMP_EN_ABWC6_EN_OFF (6u)

/** \brief Length for Ifx_EGTM_CLS_CMP_EN_Bits.ABWC7_EN */
#define IFX_EGTM_CLS_CMP_EN_ABWC7_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_EN_Bits.ABWC7_EN */
#define IFX_EGTM_CLS_CMP_EN_ABWC7_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_EN_Bits.ABWC7_EN */
#define IFX_EGTM_CLS_CMP_EN_ABWC7_EN_OFF (7u)

/** \brief Length for Ifx_EGTM_CLS_CMP_EN_Bits.ABWC8_EN */
#define IFX_EGTM_CLS_CMP_EN_ABWC8_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_EN_Bits.ABWC8_EN */
#define IFX_EGTM_CLS_CMP_EN_ABWC8_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_EN_Bits.ABWC8_EN */
#define IFX_EGTM_CLS_CMP_EN_ABWC8_EN_OFF (8u)

/** \brief Length for Ifx_EGTM_CLS_CMP_EN_Bits.ABWC9_EN */
#define IFX_EGTM_CLS_CMP_EN_ABWC9_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_EN_Bits.ABWC9_EN */
#define IFX_EGTM_CLS_CMP_EN_ABWC9_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_EN_Bits.ABWC9_EN */
#define IFX_EGTM_CLS_CMP_EN_ABWC9_EN_OFF (9u)

/** \brief Length for Ifx_EGTM_CLS_CMP_EN_Bits.ABWC10_EN */
#define IFX_EGTM_CLS_CMP_EN_ABWC10_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_EN_Bits.ABWC10_EN */
#define IFX_EGTM_CLS_CMP_EN_ABWC10_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_EN_Bits.ABWC10_EN */
#define IFX_EGTM_CLS_CMP_EN_ABWC10_EN_OFF (10u)

/** \brief Length for Ifx_EGTM_CLS_CMP_EN_Bits.ABWC11_EN */
#define IFX_EGTM_CLS_CMP_EN_ABWC11_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_EN_Bits.ABWC11_EN */
#define IFX_EGTM_CLS_CMP_EN_ABWC11_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_EN_Bits.ABWC11_EN */
#define IFX_EGTM_CLS_CMP_EN_ABWC11_EN_OFF (11u)

/** \brief Length for Ifx_EGTM_CLS_CMP_EN_Bits.TBWC0_EN */
#define IFX_EGTM_CLS_CMP_EN_TBWC0_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_EN_Bits.TBWC0_EN */
#define IFX_EGTM_CLS_CMP_EN_TBWC0_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_EN_Bits.TBWC0_EN */
#define IFX_EGTM_CLS_CMP_EN_TBWC0_EN_OFF (12u)

/** \brief Length for Ifx_EGTM_CLS_CMP_EN_Bits.TBWC1_EN */
#define IFX_EGTM_CLS_CMP_EN_TBWC1_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_EN_Bits.TBWC1_EN */
#define IFX_EGTM_CLS_CMP_EN_TBWC1_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_EN_Bits.TBWC1_EN */
#define IFX_EGTM_CLS_CMP_EN_TBWC1_EN_OFF (13u)

/** \brief Length for Ifx_EGTM_CLS_CMP_EN_Bits.TBWC2_EN */
#define IFX_EGTM_CLS_CMP_EN_TBWC2_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_EN_Bits.TBWC2_EN */
#define IFX_EGTM_CLS_CMP_EN_TBWC2_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_EN_Bits.TBWC2_EN */
#define IFX_EGTM_CLS_CMP_EN_TBWC2_EN_OFF (14u)

/** \brief Length for Ifx_EGTM_CLS_CMP_EN_Bits.TBWC3_EN */
#define IFX_EGTM_CLS_CMP_EN_TBWC3_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_EN_Bits.TBWC3_EN */
#define IFX_EGTM_CLS_CMP_EN_TBWC3_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_EN_Bits.TBWC3_EN */
#define IFX_EGTM_CLS_CMP_EN_TBWC3_EN_OFF (15u)

/** \brief Length for Ifx_EGTM_CLS_CMP_EN_Bits.TBWC4_EN */
#define IFX_EGTM_CLS_CMP_EN_TBWC4_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_EN_Bits.TBWC4_EN */
#define IFX_EGTM_CLS_CMP_EN_TBWC4_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_EN_Bits.TBWC4_EN */
#define IFX_EGTM_CLS_CMP_EN_TBWC4_EN_OFF (16u)

/** \brief Length for Ifx_EGTM_CLS_CMP_EN_Bits.TBWC5_EN */
#define IFX_EGTM_CLS_CMP_EN_TBWC5_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_EN_Bits.TBWC5_EN */
#define IFX_EGTM_CLS_CMP_EN_TBWC5_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_EN_Bits.TBWC5_EN */
#define IFX_EGTM_CLS_CMP_EN_TBWC5_EN_OFF (17u)

/** \brief Length for Ifx_EGTM_CLS_CMP_EN_Bits.TBWC6_EN */
#define IFX_EGTM_CLS_CMP_EN_TBWC6_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_EN_Bits.TBWC6_EN */
#define IFX_EGTM_CLS_CMP_EN_TBWC6_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_EN_Bits.TBWC6_EN */
#define IFX_EGTM_CLS_CMP_EN_TBWC6_EN_OFF (18u)

/** \brief Length for Ifx_EGTM_CLS_CMP_EN_Bits.TBWC7_EN */
#define IFX_EGTM_CLS_CMP_EN_TBWC7_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_EN_Bits.TBWC7_EN */
#define IFX_EGTM_CLS_CMP_EN_TBWC7_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_EN_Bits.TBWC7_EN */
#define IFX_EGTM_CLS_CMP_EN_TBWC7_EN_OFF (19u)

/** \brief Length for Ifx_EGTM_CLS_CMP_EN_Bits.TBWC8_EN */
#define IFX_EGTM_CLS_CMP_EN_TBWC8_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_EN_Bits.TBWC8_EN */
#define IFX_EGTM_CLS_CMP_EN_TBWC8_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_EN_Bits.TBWC8_EN */
#define IFX_EGTM_CLS_CMP_EN_TBWC8_EN_OFF (20u)

/** \brief Length for Ifx_EGTM_CLS_CMP_EN_Bits.TBWC9_EN */
#define IFX_EGTM_CLS_CMP_EN_TBWC9_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_EN_Bits.TBWC9_EN */
#define IFX_EGTM_CLS_CMP_EN_TBWC9_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_EN_Bits.TBWC9_EN */
#define IFX_EGTM_CLS_CMP_EN_TBWC9_EN_OFF (21u)

/** \brief Length for Ifx_EGTM_CLS_CMP_EN_Bits.TBWC10_EN */
#define IFX_EGTM_CLS_CMP_EN_TBWC10_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_EN_Bits.TBWC10_EN */
#define IFX_EGTM_CLS_CMP_EN_TBWC10_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_EN_Bits.TBWC10_EN */
#define IFX_EGTM_CLS_CMP_EN_TBWC10_EN_OFF (22u)

/** \brief Length for Ifx_EGTM_CLS_CMP_EN_Bits.TBWC11_EN */
#define IFX_EGTM_CLS_CMP_EN_TBWC11_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_EN_Bits.TBWC11_EN */
#define IFX_EGTM_CLS_CMP_EN_TBWC11_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_EN_Bits.TBWC11_EN */
#define IFX_EGTM_CLS_CMP_EN_TBWC11_EN_OFF (23u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.ABWC0 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_ABWC0_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.ABWC0 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_ABWC0_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.ABWC0 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_ABWC0_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.ABWC1 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_ABWC1_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.ABWC1 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_ABWC1_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.ABWC1 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_ABWC1_OFF (1u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.ABWC2 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_ABWC2_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.ABWC2 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_ABWC2_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.ABWC2 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_ABWC2_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.ABWC3 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_ABWC3_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.ABWC3 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_ABWC3_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.ABWC3 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_ABWC3_OFF (3u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.ABWC4 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_ABWC4_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.ABWC4 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_ABWC4_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.ABWC4 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_ABWC4_OFF (4u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.ABWC5 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_ABWC5_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.ABWC5 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_ABWC5_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.ABWC5 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_ABWC5_OFF (5u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.ABWC6 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_ABWC6_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.ABWC6 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_ABWC6_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.ABWC6 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_ABWC6_OFF (6u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.ABWC7 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_ABWC7_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.ABWC7 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_ABWC7_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.ABWC7 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_ABWC7_OFF (7u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.ABWC8 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_ABWC8_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.ABWC8 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_ABWC8_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.ABWC8 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_ABWC8_OFF (8u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.ABWC9 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_ABWC9_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.ABWC9 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_ABWC9_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.ABWC9 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_ABWC9_OFF (9u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.ABWC10 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_ABWC10_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.ABWC10 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_ABWC10_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.ABWC10 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_ABWC10_OFF (10u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.ABWC11 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_ABWC11_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.ABWC11 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_ABWC11_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.ABWC11 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_ABWC11_OFF (11u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.TBWC0 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_TBWC0_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.TBWC0 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_TBWC0_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.TBWC0 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_TBWC0_OFF (12u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.TBWC1 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_TBWC1_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.TBWC1 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_TBWC1_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.TBWC1 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_TBWC1_OFF (13u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.TBWC2 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_TBWC2_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.TBWC2 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_TBWC2_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.TBWC2 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_TBWC2_OFF (14u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.TBWC3 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_TBWC3_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.TBWC3 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_TBWC3_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.TBWC3 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_TBWC3_OFF (15u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.TBWC4 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_TBWC4_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.TBWC4 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_TBWC4_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.TBWC4 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_TBWC4_OFF (16u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.TBWC5 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_TBWC5_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.TBWC5 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_TBWC5_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.TBWC5 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_TBWC5_OFF (17u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.TBWC6 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_TBWC6_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.TBWC6 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_TBWC6_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.TBWC6 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_TBWC6_OFF (18u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.TBWC7 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_TBWC7_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.TBWC7 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_TBWC7_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.TBWC7 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_TBWC7_OFF (19u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.TBWC8 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_TBWC8_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.TBWC8 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_TBWC8_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.TBWC8 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_TBWC8_OFF (20u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.TBWC9 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_TBWC9_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.TBWC9 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_TBWC9_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.TBWC9 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_TBWC9_OFF (21u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.TBWC10 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_TBWC10_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.TBWC10 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_TBWC10_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.TBWC10 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_TBWC10_OFF (22u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.TBWC11 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_TBWC11_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.TBWC11 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_TBWC11_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_NOTIFY_Bits.TBWC11 */
#define IFX_EGTM_CLS_CMP_IRQ_NOTIFY_TBWC11_OFF (23u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.ABWC0_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_ABWC0_EN_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.ABWC0_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_ABWC0_EN_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.ABWC0_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_ABWC0_EN_IRQ_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.ABWC1_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_ABWC1_EN_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.ABWC1_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_ABWC1_EN_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.ABWC1_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_ABWC1_EN_IRQ_OFF (1u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.ABWC2_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_ABWC2_EN_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.ABWC2_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_ABWC2_EN_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.ABWC2_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_ABWC2_EN_IRQ_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.ABWC3_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_ABWC3_EN_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.ABWC3_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_ABWC3_EN_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.ABWC3_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_ABWC3_EN_IRQ_OFF (3u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.ABWC4_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_ABWC4_EN_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.ABWC4_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_ABWC4_EN_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.ABWC4_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_ABWC4_EN_IRQ_OFF (4u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.ABWC5_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_ABWC5_EN_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.ABWC5_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_ABWC5_EN_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.ABWC5_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_ABWC5_EN_IRQ_OFF (5u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.ABWC6_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_ABWC6_EN_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.ABWC6_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_ABWC6_EN_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.ABWC6_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_ABWC6_EN_IRQ_OFF (6u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.ABWC7_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_ABWC7_EN_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.ABWC7_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_ABWC7_EN_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.ABWC7_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_ABWC7_EN_IRQ_OFF (7u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.ABWC8_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_ABWC8_EN_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.ABWC8_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_ABWC8_EN_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.ABWC8_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_ABWC8_EN_IRQ_OFF (8u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.ABWC9_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_ABWC9_EN_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.ABWC9_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_ABWC9_EN_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.ABWC9_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_ABWC9_EN_IRQ_OFF (9u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.ABWC10_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_ABWC10_EN_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.ABWC10_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_ABWC10_EN_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.ABWC10_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_ABWC10_EN_IRQ_OFF (10u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.ABWC11_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_ABWC11_EN_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.ABWC11_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_ABWC11_EN_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.ABWC11_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_ABWC11_EN_IRQ_OFF (11u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.TBWC0_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_TBWC0_EN_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.TBWC0_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_TBWC0_EN_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.TBWC0_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_TBWC0_EN_IRQ_OFF (12u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.TBWC1_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_TBWC1_EN_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.TBWC1_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_TBWC1_EN_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.TBWC1_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_TBWC1_EN_IRQ_OFF (13u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.TBWC2_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_TBWC2_EN_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.TBWC2_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_TBWC2_EN_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.TBWC2_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_TBWC2_EN_IRQ_OFF (14u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.TBWC3_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_TBWC3_EN_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.TBWC3_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_TBWC3_EN_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.TBWC3_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_TBWC3_EN_IRQ_OFF (15u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.TBWC4_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_TBWC4_EN_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.TBWC4_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_TBWC4_EN_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.TBWC4_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_TBWC4_EN_IRQ_OFF (16u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.TBWC5_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_TBWC5_EN_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.TBWC5_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_TBWC5_EN_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.TBWC5_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_TBWC5_EN_IRQ_OFF (17u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.TBWC6_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_TBWC6_EN_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.TBWC6_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_TBWC6_EN_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.TBWC6_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_TBWC6_EN_IRQ_OFF (18u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.TBWC7_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_TBWC7_EN_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.TBWC7_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_TBWC7_EN_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.TBWC7_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_TBWC7_EN_IRQ_OFF (19u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.TBWC8_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_TBWC8_EN_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.TBWC8_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_TBWC8_EN_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.TBWC8_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_TBWC8_EN_IRQ_OFF (20u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.TBWC9_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_TBWC9_EN_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.TBWC9_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_TBWC9_EN_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.TBWC9_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_TBWC9_EN_IRQ_OFF (21u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.TBWC10_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_TBWC10_EN_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.TBWC10_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_TBWC10_EN_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.TBWC10_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_TBWC10_EN_IRQ_OFF (22u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.TBWC11_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_TBWC11_EN_IRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.TBWC11_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_TBWC11_EN_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_EN_Bits.TBWC11_EN_IRQ */
#define IFX_EGTM_CLS_CMP_IRQ_EN_TBWC11_EN_IRQ_OFF (23u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_ABWC0 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_ABWC0_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_ABWC0 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_ABWC0_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_ABWC0 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_ABWC0_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_ABWC1 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_ABWC1_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_ABWC1 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_ABWC1_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_ABWC1 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_ABWC1_OFF (1u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_ABWC2 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_ABWC2_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_ABWC2 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_ABWC2_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_ABWC2 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_ABWC2_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_ABWC3 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_ABWC3_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_ABWC3 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_ABWC3_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_ABWC3 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_ABWC3_OFF (3u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_ABWC4 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_ABWC4_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_ABWC4 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_ABWC4_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_ABWC4 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_ABWC4_OFF (4u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_ABWC5 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_ABWC5_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_ABWC5 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_ABWC5_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_ABWC5 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_ABWC5_OFF (5u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_ABWC6 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_ABWC6_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_ABWC6 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_ABWC6_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_ABWC6 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_ABWC6_OFF (6u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_ABWC7 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_ABWC7_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_ABWC7 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_ABWC7_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_ABWC7 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_ABWC7_OFF (7u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_ABWC8 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_ABWC8_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_ABWC8 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_ABWC8_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_ABWC8 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_ABWC8_OFF (8u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_ABWC9 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_ABWC9_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_ABWC9 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_ABWC9_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_ABWC9 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_ABWC9_OFF (9u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_ABWC10 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_ABWC10_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_ABWC10 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_ABWC10_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_ABWC10 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_ABWC10_OFF (10u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_ABWC11 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_ABWC11_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_ABWC11 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_ABWC11_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_ABWC11 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_ABWC11_OFF (11u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_TBWC0 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_TBWC0_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_TBWC0 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_TBWC0_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_TBWC0 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_TBWC0_OFF (12u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_TBWC1 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_TBWC1_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_TBWC1 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_TBWC1_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_TBWC1 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_TBWC1_OFF (13u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_TBWC2 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_TBWC2_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_TBWC2 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_TBWC2_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_TBWC2 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_TBWC2_OFF (14u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_TBWC3 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_TBWC3_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_TBWC3 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_TBWC3_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_TBWC3 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_TBWC3_OFF (15u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_TBWC4 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_TBWC4_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_TBWC4 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_TBWC4_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_TBWC4 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_TBWC4_OFF (16u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_TBWC5 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_TBWC5_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_TBWC5 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_TBWC5_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_TBWC5 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_TBWC5_OFF (17u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_TBWC6 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_TBWC6_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_TBWC6 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_TBWC6_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_TBWC6 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_TBWC6_OFF (18u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_TBWC7 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_TBWC7_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_TBWC7 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_TBWC7_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_TBWC7 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_TBWC7_OFF (19u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_TBWC8 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_TBWC8_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_TBWC8 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_TBWC8_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_TBWC8 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_TBWC8_OFF (20u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_TBWC9 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_TBWC9_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_TBWC9 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_TBWC9_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_TBWC9 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_TBWC9_OFF (21u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_TBWC10 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_TBWC10_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_TBWC10 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_TBWC10_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_TBWC10 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_TBWC10_OFF (22u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_TBWC11 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_TBWC11_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_TBWC11 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_TBWC11_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_FORCINT_Bits.TRG_TBWC11 */
#define IFX_EGTM_CLS_CMP_IRQ_FORCINT_TRG_TBWC11_OFF (23u)

/** \brief Length for Ifx_EGTM_CLS_CMP_IRQ_MODE_Bits.IRQ_MODE */
#define IFX_EGTM_CLS_CMP_IRQ_MODE_IRQ_MODE_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_IRQ_MODE_Bits.IRQ_MODE */
#define IFX_EGTM_CLS_CMP_IRQ_MODE_IRQ_MODE_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_IRQ_MODE_Bits.IRQ_MODE */
#define IFX_EGTM_CLS_CMP_IRQ_MODE_IRQ_MODE_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.ABWC0_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_ABWC0_EN_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.ABWC0_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_ABWC0_EN_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.ABWC0_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_ABWC0_EN_EIRQ_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.ABWC1_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_ABWC1_EN_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.ABWC1_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_ABWC1_EN_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.ABWC1_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_ABWC1_EN_EIRQ_OFF (1u)

/** \brief Length for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.ABWC2_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_ABWC2_EN_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.ABWC2_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_ABWC2_EN_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.ABWC2_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_ABWC2_EN_EIRQ_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.ABWC3_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_ABWC3_EN_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.ABWC3_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_ABWC3_EN_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.ABWC3_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_ABWC3_EN_EIRQ_OFF (3u)

/** \brief Length for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.ABWC4_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_ABWC4_EN_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.ABWC4_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_ABWC4_EN_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.ABWC4_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_ABWC4_EN_EIRQ_OFF (4u)

/** \brief Length for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.ABWC5_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_ABWC5_EN_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.ABWC5_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_ABWC5_EN_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.ABWC5_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_ABWC5_EN_EIRQ_OFF (5u)

/** \brief Length for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.ABWC6_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_ABWC6_EN_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.ABWC6_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_ABWC6_EN_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.ABWC6_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_ABWC6_EN_EIRQ_OFF (6u)

/** \brief Length for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.ABWC7_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_ABWC7_EN_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.ABWC7_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_ABWC7_EN_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.ABWC7_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_ABWC7_EN_EIRQ_OFF (7u)

/** \brief Length for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.ABWC8_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_ABWC8_EN_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.ABWC8_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_ABWC8_EN_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.ABWC8_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_ABWC8_EN_EIRQ_OFF (8u)

/** \brief Length for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.ABWC9_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_ABWC9_EN_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.ABWC9_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_ABWC9_EN_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.ABWC9_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_ABWC9_EN_EIRQ_OFF (9u)

/** \brief Length for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.ABWC10_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_ABWC10_EN_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.ABWC10_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_ABWC10_EN_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.ABWC10_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_ABWC10_EN_EIRQ_OFF (10u)

/** \brief Length for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.ABWC11_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_ABWC11_EN_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.ABWC11_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_ABWC11_EN_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.ABWC11_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_ABWC11_EN_EIRQ_OFF (11u)

/** \brief Length for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.TBWC0_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_TBWC0_EN_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.TBWC0_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_TBWC0_EN_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.TBWC0_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_TBWC0_EN_EIRQ_OFF (12u)

/** \brief Length for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.TBWC1_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_TBWC1_EN_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.TBWC1_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_TBWC1_EN_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.TBWC1_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_TBWC1_EN_EIRQ_OFF (13u)

/** \brief Length for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.TBWC2_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_TBWC2_EN_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.TBWC2_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_TBWC2_EN_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.TBWC2_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_TBWC2_EN_EIRQ_OFF (14u)

/** \brief Length for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.TBWC3_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_TBWC3_EN_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.TBWC3_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_TBWC3_EN_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.TBWC3_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_TBWC3_EN_EIRQ_OFF (15u)

/** \brief Length for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.TBWC4_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_TBWC4_EN_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.TBWC4_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_TBWC4_EN_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.TBWC4_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_TBWC4_EN_EIRQ_OFF (16u)

/** \brief Length for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.TBWC5_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_TBWC5_EN_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.TBWC5_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_TBWC5_EN_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.TBWC5_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_TBWC5_EN_EIRQ_OFF (17u)

/** \brief Length for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.TBWC6_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_TBWC6_EN_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.TBWC6_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_TBWC6_EN_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.TBWC6_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_TBWC6_EN_EIRQ_OFF (18u)

/** \brief Length for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.TBWC7_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_TBWC7_EN_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.TBWC7_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_TBWC7_EN_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.TBWC7_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_TBWC7_EN_EIRQ_OFF (19u)

/** \brief Length for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.TBWC8_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_TBWC8_EN_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.TBWC8_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_TBWC8_EN_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.TBWC8_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_TBWC8_EN_EIRQ_OFF (20u)

/** \brief Length for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.TBWC9_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_TBWC9_EN_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.TBWC9_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_TBWC9_EN_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.TBWC9_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_TBWC9_EN_EIRQ_OFF (21u)

/** \brief Length for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.TBWC10_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_TBWC10_EN_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.TBWC10_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_TBWC10_EN_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.TBWC10_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_TBWC10_EN_EIRQ_OFF (22u)

/** \brief Length for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.TBWC11_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_TBWC11_EN_EIRQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.TBWC11_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_TBWC11_EN_EIRQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CMP_EIRQ_EN_Bits.TBWC11_EN_EIRQ */
#define IFX_EGTM_CLS_CMP_EIRQ_EN_TBWC11_EN_EIRQ_OFF (23u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_GPR0_Bits.GPR0 */
#define IFX_EGTM_CLS_TIM_CH_GPR0_GPR0_LEN (24u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_GPR0_Bits.GPR0 */
#define IFX_EGTM_CLS_TIM_CH_GPR0_GPR0_MSK (0xffffffu)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_GPR0_Bits.GPR0 */
#define IFX_EGTM_CLS_TIM_CH_GPR0_GPR0_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_GPR0_Bits.ECNT */
#define IFX_EGTM_CLS_TIM_CH_GPR0_ECNT_LEN (8u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_GPR0_Bits.ECNT */
#define IFX_EGTM_CLS_TIM_CH_GPR0_ECNT_MSK (0xffu)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_GPR0_Bits.ECNT */
#define IFX_EGTM_CLS_TIM_CH_GPR0_ECNT_OFF (24u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_GPR1_Bits.GPR1 */
#define IFX_EGTM_CLS_TIM_CH_GPR1_GPR1_LEN (24u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_GPR1_Bits.GPR1 */
#define IFX_EGTM_CLS_TIM_CH_GPR1_GPR1_MSK (0xffffffu)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_GPR1_Bits.GPR1 */
#define IFX_EGTM_CLS_TIM_CH_GPR1_GPR1_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_GPR1_Bits.ECNT */
#define IFX_EGTM_CLS_TIM_CH_GPR1_ECNT_LEN (8u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_GPR1_Bits.ECNT */
#define IFX_EGTM_CLS_TIM_CH_GPR1_ECNT_MSK (0xffu)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_GPR1_Bits.ECNT */
#define IFX_EGTM_CLS_TIM_CH_GPR1_ECNT_OFF (24u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_CNT_Bits.CNT */
#define IFX_EGTM_CLS_TIM_CH_CNT_CNT_LEN (24u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_CNT_Bits.CNT */
#define IFX_EGTM_CLS_TIM_CH_CNT_CNT_MSK (0xffffffu)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_CNT_Bits.CNT */
#define IFX_EGTM_CLS_TIM_CH_CNT_CNT_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_ECNT_Bits.ECNT */
#define IFX_EGTM_CLS_TIM_CH_ECNT_ECNT_LEN (16u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_ECNT_Bits.ECNT */
#define IFX_EGTM_CLS_TIM_CH_ECNT_ECNT_MSK (0xffffu)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_ECNT_Bits.ECNT */
#define IFX_EGTM_CLS_TIM_CH_ECNT_ECNT_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_CNTS_Bits.CNTS */
#define IFX_EGTM_CLS_TIM_CH_CNTS_CNTS_LEN (24u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_CNTS_Bits.CNTS */
#define IFX_EGTM_CLS_TIM_CH_CNTS_CNTS_MSK (0xffffffu)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_CNTS_Bits.CNTS */
#define IFX_EGTM_CLS_TIM_CH_CNTS_CNTS_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_CNTS_Bits.ECNT */
#define IFX_EGTM_CLS_TIM_CH_CNTS_ECNT_LEN (8u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_CNTS_Bits.ECNT */
#define IFX_EGTM_CLS_TIM_CH_CNTS_ECNT_MSK (0xffu)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_CNTS_Bits.ECNT */
#define IFX_EGTM_CLS_TIM_CH_CNTS_ECNT_OFF (24u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_TDUC_Bits.TO_CNT */
#define IFX_EGTM_CLS_TIM_CH_TDUC_TO_CNT_LEN (8u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_TDUC_Bits.TO_CNT */
#define IFX_EGTM_CLS_TIM_CH_TDUC_TO_CNT_MSK (0xffu)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_TDUC_Bits.TO_CNT */
#define IFX_EGTM_CLS_TIM_CH_TDUC_TO_CNT_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_TDUC_Bits.TO_CNT1 */
#define IFX_EGTM_CLS_TIM_CH_TDUC_TO_CNT1_LEN (8u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_TDUC_Bits.TO_CNT1 */
#define IFX_EGTM_CLS_TIM_CH_TDUC_TO_CNT1_MSK (0xffu)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_TDUC_Bits.TO_CNT1 */
#define IFX_EGTM_CLS_TIM_CH_TDUC_TO_CNT1_OFF (8u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_TDUC_Bits.TO_CNT2 */
#define IFX_EGTM_CLS_TIM_CH_TDUC_TO_CNT2_LEN (8u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_TDUC_Bits.TO_CNT2 */
#define IFX_EGTM_CLS_TIM_CH_TDUC_TO_CNT2_MSK (0xffu)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_TDUC_Bits.TO_CNT2 */
#define IFX_EGTM_CLS_TIM_CH_TDUC_TO_CNT2_OFF (16u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_TDUV_Bits.TOV */
#define IFX_EGTM_CLS_TIM_CH_TDUV_TOV_LEN (8u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_TDUV_Bits.TOV */
#define IFX_EGTM_CLS_TIM_CH_TDUV_TOV_MSK (0xffu)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_TDUV_Bits.TOV */
#define IFX_EGTM_CLS_TIM_CH_TDUV_TOV_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_TDUV_Bits.TOV1 */
#define IFX_EGTM_CLS_TIM_CH_TDUV_TOV1_LEN (8u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_TDUV_Bits.TOV1 */
#define IFX_EGTM_CLS_TIM_CH_TDUV_TOV1_MSK (0xffu)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_TDUV_Bits.TOV1 */
#define IFX_EGTM_CLS_TIM_CH_TDUV_TOV1_OFF (8u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_TDUV_Bits.TOV2 */
#define IFX_EGTM_CLS_TIM_CH_TDUV_TOV2_LEN (8u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_TDUV_Bits.TOV2 */
#define IFX_EGTM_CLS_TIM_CH_TDUV_TOV2_MSK (0xffu)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_TDUV_Bits.TOV2 */
#define IFX_EGTM_CLS_TIM_CH_TDUV_TOV2_OFF (16u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_TDUV_Bits.SLICING */
#define IFX_EGTM_CLS_TIM_CH_TDUV_SLICING_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_TDUV_Bits.SLICING */
#define IFX_EGTM_CLS_TIM_CH_TDUV_SLICING_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_TDUV_Bits.SLICING */
#define IFX_EGTM_CLS_TIM_CH_TDUV_SLICING_OFF (24u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_TDUV_Bits.TCS_USE_SAMPLE_EVT */
#define IFX_EGTM_CLS_TIM_CH_TDUV_TCS_USE_SAMPLE_EVT_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_TDUV_Bits.TCS_USE_SAMPLE_EVT */
#define IFX_EGTM_CLS_TIM_CH_TDUV_TCS_USE_SAMPLE_EVT_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_TDUV_Bits.TCS_USE_SAMPLE_EVT */
#define IFX_EGTM_CLS_TIM_CH_TDUV_TCS_USE_SAMPLE_EVT_OFF (26u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_TDUV_Bits.TDU_SAME_CNT_CLK */
#define IFX_EGTM_CLS_TIM_CH_TDUV_TDU_SAME_CNT_CLK_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_TDUV_Bits.TDU_SAME_CNT_CLK */
#define IFX_EGTM_CLS_TIM_CH_TDUV_TDU_SAME_CNT_CLK_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_TDUV_Bits.TDU_SAME_CNT_CLK */
#define IFX_EGTM_CLS_TIM_CH_TDUV_TDU_SAME_CNT_CLK_OFF (27u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_TDUV_Bits.TCS */
#define IFX_EGTM_CLS_TIM_CH_TDUV_TCS_LEN (3u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_TDUV_Bits.TCS */
#define IFX_EGTM_CLS_TIM_CH_TDUV_TCS_MSK (0x7u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_TDUV_Bits.TCS */
#define IFX_EGTM_CLS_TIM_CH_TDUV_TCS_OFF (28u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_FLT_RE_Bits.FLT_RE */
#define IFX_EGTM_CLS_TIM_CH_FLT_RE_FLT_RE_LEN (24u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_FLT_RE_Bits.FLT_RE */
#define IFX_EGTM_CLS_TIM_CH_FLT_RE_FLT_RE_MSK (0xffffffu)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_FLT_RE_Bits.FLT_RE */
#define IFX_EGTM_CLS_TIM_CH_FLT_RE_FLT_RE_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_FLT_FE_Bits.FLT_FE */
#define IFX_EGTM_CLS_TIM_CH_FLT_FE_FLT_FE_LEN (24u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_FLT_FE_Bits.FLT_FE */
#define IFX_EGTM_CLS_TIM_CH_FLT_FE_FLT_FE_MSK (0xffffffu)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_FLT_FE_Bits.FLT_FE */
#define IFX_EGTM_CLS_TIM_CH_FLT_FE_FLT_FE_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.TIM_EN */
#define IFX_EGTM_CLS_TIM_CH_CTRL_TIM_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.TIM_EN */
#define IFX_EGTM_CLS_TIM_CH_CTRL_TIM_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.TIM_EN */
#define IFX_EGTM_CLS_TIM_CH_CTRL_TIM_EN_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.TIM_MODE */
#define IFX_EGTM_CLS_TIM_CH_CTRL_TIM_MODE_LEN (3u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.TIM_MODE */
#define IFX_EGTM_CLS_TIM_CH_CTRL_TIM_MODE_MSK (0x7u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.TIM_MODE */
#define IFX_EGTM_CLS_TIM_CH_CTRL_TIM_MODE_OFF (1u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.OSM */
#define IFX_EGTM_CLS_TIM_CH_CTRL_OSM_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.OSM */
#define IFX_EGTM_CLS_TIM_CH_CTRL_OSM_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.OSM */
#define IFX_EGTM_CLS_TIM_CH_CTRL_OSM_OFF (4u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.CICTRL */
#define IFX_EGTM_CLS_TIM_CH_CTRL_CICTRL_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.CICTRL */
#define IFX_EGTM_CLS_TIM_CH_CTRL_CICTRL_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.CICTRL */
#define IFX_EGTM_CLS_TIM_CH_CTRL_CICTRL_OFF (6u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.TBU0_SEL */
#define IFX_EGTM_CLS_TIM_CH_CTRL_TBU0_SEL_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.TBU0_SEL */
#define IFX_EGTM_CLS_TIM_CH_CTRL_TBU0_SEL_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.TBU0_SEL */
#define IFX_EGTM_CLS_TIM_CH_CTRL_TBU0_SEL_OFF (7u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.GPR0_SEL */
#define IFX_EGTM_CLS_TIM_CH_CTRL_GPR0_SEL_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.GPR0_SEL */
#define IFX_EGTM_CLS_TIM_CH_CTRL_GPR0_SEL_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.GPR0_SEL */
#define IFX_EGTM_CLS_TIM_CH_CTRL_GPR0_SEL_OFF (8u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.GPR1_SEL */
#define IFX_EGTM_CLS_TIM_CH_CTRL_GPR1_SEL_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.GPR1_SEL */
#define IFX_EGTM_CLS_TIM_CH_CTRL_GPR1_SEL_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.GPR1_SEL */
#define IFX_EGTM_CLS_TIM_CH_CTRL_GPR1_SEL_OFF (10u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.CNTS_SEL */
#define IFX_EGTM_CLS_TIM_CH_CTRL_CNTS_SEL_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.CNTS_SEL */
#define IFX_EGTM_CLS_TIM_CH_CTRL_CNTS_SEL_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.CNTS_SEL */
#define IFX_EGTM_CLS_TIM_CH_CTRL_CNTS_SEL_OFF (12u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.DSL */
#define IFX_EGTM_CLS_TIM_CH_CTRL_DSL_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.DSL */
#define IFX_EGTM_CLS_TIM_CH_CTRL_DSL_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.DSL */
#define IFX_EGTM_CLS_TIM_CH_CTRL_DSL_OFF (13u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.ISL */
#define IFX_EGTM_CLS_TIM_CH_CTRL_ISL_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.ISL */
#define IFX_EGTM_CLS_TIM_CH_CTRL_ISL_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.ISL */
#define IFX_EGTM_CLS_TIM_CH_CTRL_ISL_OFF (14u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.ECNT_RESET */
#define IFX_EGTM_CLS_TIM_CH_CTRL_ECNT_RESET_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.ECNT_RESET */
#define IFX_EGTM_CLS_TIM_CH_CTRL_ECNT_RESET_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.ECNT_RESET */
#define IFX_EGTM_CLS_TIM_CH_CTRL_ECNT_RESET_OFF (15u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.FLT_EN */
#define IFX_EGTM_CLS_TIM_CH_CTRL_FLT_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.FLT_EN */
#define IFX_EGTM_CLS_TIM_CH_CTRL_FLT_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.FLT_EN */
#define IFX_EGTM_CLS_TIM_CH_CTRL_FLT_EN_OFF (16u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.FLT_CNT_FRQ */
#define IFX_EGTM_CLS_TIM_CH_CTRL_FLT_CNT_FRQ_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.FLT_CNT_FRQ */
#define IFX_EGTM_CLS_TIM_CH_CTRL_FLT_CNT_FRQ_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.FLT_CNT_FRQ */
#define IFX_EGTM_CLS_TIM_CH_CTRL_FLT_CNT_FRQ_OFF (17u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.EXT_CAP_EN */
#define IFX_EGTM_CLS_TIM_CH_CTRL_EXT_CAP_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.EXT_CAP_EN */
#define IFX_EGTM_CLS_TIM_CH_CTRL_EXT_CAP_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.EXT_CAP_EN */
#define IFX_EGTM_CLS_TIM_CH_CTRL_EXT_CAP_EN_OFF (19u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.FLT_MODE_RE */
#define IFX_EGTM_CLS_TIM_CH_CTRL_FLT_MODE_RE_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.FLT_MODE_RE */
#define IFX_EGTM_CLS_TIM_CH_CTRL_FLT_MODE_RE_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.FLT_MODE_RE */
#define IFX_EGTM_CLS_TIM_CH_CTRL_FLT_MODE_RE_OFF (20u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.FLT_CTR_RE */
#define IFX_EGTM_CLS_TIM_CH_CTRL_FLT_CTR_RE_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.FLT_CTR_RE */
#define IFX_EGTM_CLS_TIM_CH_CTRL_FLT_CTR_RE_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.FLT_CTR_RE */
#define IFX_EGTM_CLS_TIM_CH_CTRL_FLT_CTR_RE_OFF (21u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.FLT_MODE_FE */
#define IFX_EGTM_CLS_TIM_CH_CTRL_FLT_MODE_FE_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.FLT_MODE_FE */
#define IFX_EGTM_CLS_TIM_CH_CTRL_FLT_MODE_FE_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.FLT_MODE_FE */
#define IFX_EGTM_CLS_TIM_CH_CTRL_FLT_MODE_FE_OFF (22u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.FLT_CTR_FE */
#define IFX_EGTM_CLS_TIM_CH_CTRL_FLT_CTR_FE_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.FLT_CTR_FE */
#define IFX_EGTM_CLS_TIM_CH_CTRL_FLT_CTR_FE_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.FLT_CTR_FE */
#define IFX_EGTM_CLS_TIM_CH_CTRL_FLT_CTR_FE_OFF (23u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.CLK_SEL */
#define IFX_EGTM_CLS_TIM_CH_CTRL_CLK_SEL_LEN (3u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.CLK_SEL */
#define IFX_EGTM_CLS_TIM_CH_CTRL_CLK_SEL_MSK (0x7u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.CLK_SEL */
#define IFX_EGTM_CLS_TIM_CH_CTRL_CLK_SEL_OFF (24u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.FR_ECNT_OFL */
#define IFX_EGTM_CLS_TIM_CH_CTRL_FR_ECNT_OFL_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.FR_ECNT_OFL */
#define IFX_EGTM_CLS_TIM_CH_CTRL_FR_ECNT_OFL_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.FR_ECNT_OFL */
#define IFX_EGTM_CLS_TIM_CH_CTRL_FR_ECNT_OFL_OFF (27u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.EGPR0_SEL */
#define IFX_EGTM_CLS_TIM_CH_CTRL_EGPR0_SEL_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.EGPR0_SEL */
#define IFX_EGTM_CLS_TIM_CH_CTRL_EGPR0_SEL_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.EGPR0_SEL */
#define IFX_EGTM_CLS_TIM_CH_CTRL_EGPR0_SEL_OFF (28u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.EGPR1_SEL */
#define IFX_EGTM_CLS_TIM_CH_CTRL_EGPR1_SEL_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.EGPR1_SEL */
#define IFX_EGTM_CLS_TIM_CH_CTRL_EGPR1_SEL_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.EGPR1_SEL */
#define IFX_EGTM_CLS_TIM_CH_CTRL_EGPR1_SEL_OFF (29u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.TOCTRL */
#define IFX_EGTM_CLS_TIM_CH_CTRL_TOCTRL_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.TOCTRL */
#define IFX_EGTM_CLS_TIM_CH_CTRL_TOCTRL_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_CTRL_Bits.TOCTRL */
#define IFX_EGTM_CLS_TIM_CH_CTRL_TOCTRL_OFF (30u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_ECTRL_Bits.EXT_CAP_SRC */
#define IFX_EGTM_CLS_TIM_CH_ECTRL_EXT_CAP_SRC_LEN (4u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_ECTRL_Bits.EXT_CAP_SRC */
#define IFX_EGTM_CLS_TIM_CH_ECTRL_EXT_CAP_SRC_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_ECTRL_Bits.EXT_CAP_SRC */
#define IFX_EGTM_CLS_TIM_CH_ECTRL_EXT_CAP_SRC_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_ECTRL_Bits.USE_PREV_TDU_IN */
#define IFX_EGTM_CLS_TIM_CH_ECTRL_USE_PREV_TDU_IN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_ECTRL_Bits.USE_PREV_TDU_IN */
#define IFX_EGTM_CLS_TIM_CH_ECTRL_USE_PREV_TDU_IN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_ECTRL_Bits.USE_PREV_TDU_IN */
#define IFX_EGTM_CLS_TIM_CH_ECTRL_USE_PREV_TDU_IN_OFF (5u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_ECTRL_Bits.TODET_IRQ_SRC */
#define IFX_EGTM_CLS_TIM_CH_ECTRL_TODET_IRQ_SRC_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_ECTRL_Bits.TODET_IRQ_SRC */
#define IFX_EGTM_CLS_TIM_CH_ECTRL_TODET_IRQ_SRC_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_ECTRL_Bits.TODET_IRQ_SRC */
#define IFX_EGTM_CLS_TIM_CH_ECTRL_TODET_IRQ_SRC_OFF (6u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_ECTRL_Bits.TDU_START */
#define IFX_EGTM_CLS_TIM_CH_ECTRL_TDU_START_LEN (3u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_ECTRL_Bits.TDU_START */
#define IFX_EGTM_CLS_TIM_CH_ECTRL_TDU_START_MSK (0x7u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_ECTRL_Bits.TDU_START */
#define IFX_EGTM_CLS_TIM_CH_ECTRL_TDU_START_OFF (8u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_ECTRL_Bits.TDU_STOP */
#define IFX_EGTM_CLS_TIM_CH_ECTRL_TDU_STOP_LEN (3u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_ECTRL_Bits.TDU_STOP */
#define IFX_EGTM_CLS_TIM_CH_ECTRL_TDU_STOP_MSK (0x7u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_ECTRL_Bits.TDU_STOP */
#define IFX_EGTM_CLS_TIM_CH_ECTRL_TDU_STOP_OFF (12u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_ECTRL_Bits.TDU_RESYNC */
#define IFX_EGTM_CLS_TIM_CH_ECTRL_TDU_RESYNC_LEN (4u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_ECTRL_Bits.TDU_RESYNC */
#define IFX_EGTM_CLS_TIM_CH_ECTRL_TDU_RESYNC_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_ECTRL_Bits.TDU_RESYNC */
#define IFX_EGTM_CLS_TIM_CH_ECTRL_TDU_RESYNC_OFF (16u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_ECTRL_Bits.USE_LUT */
#define IFX_EGTM_CLS_TIM_CH_ECTRL_USE_LUT_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_ECTRL_Bits.USE_LUT */
#define IFX_EGTM_CLS_TIM_CH_ECTRL_USE_LUT_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_ECTRL_Bits.USE_LUT */
#define IFX_EGTM_CLS_TIM_CH_ECTRL_USE_LUT_OFF (22u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_ECTRL_Bits.EFLT_CTR_RE */
#define IFX_EGTM_CLS_TIM_CH_ECTRL_EFLT_CTR_RE_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_ECTRL_Bits.EFLT_CTR_RE */
#define IFX_EGTM_CLS_TIM_CH_ECTRL_EFLT_CTR_RE_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_ECTRL_Bits.EFLT_CTR_RE */
#define IFX_EGTM_CLS_TIM_CH_ECTRL_EFLT_CTR_RE_OFF (24u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_ECTRL_Bits.EFLT_CTR_FE */
#define IFX_EGTM_CLS_TIM_CH_ECTRL_EFLT_CTR_FE_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_ECTRL_Bits.EFLT_CTR_FE */
#define IFX_EGTM_CLS_TIM_CH_ECTRL_EFLT_CTR_FE_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_ECTRL_Bits.EFLT_CTR_FE */
#define IFX_EGTM_CLS_TIM_CH_ECTRL_EFLT_CTR_FE_OFF (25u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_ECTRL_Bits.SWAP_CAPTURE */
#define IFX_EGTM_CLS_TIM_CH_ECTRL_SWAP_CAPTURE_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_ECTRL_Bits.SWAP_CAPTURE */
#define IFX_EGTM_CLS_TIM_CH_ECTRL_SWAP_CAPTURE_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_ECTRL_Bits.SWAP_CAPTURE */
#define IFX_EGTM_CLS_TIM_CH_ECTRL_SWAP_CAPTURE_OFF (28u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_ECTRL_Bits.IMM_START */
#define IFX_EGTM_CLS_TIM_CH_ECTRL_IMM_START_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_ECTRL_Bits.IMM_START */
#define IFX_EGTM_CLS_TIM_CH_ECTRL_IMM_START_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_ECTRL_Bits.IMM_START */
#define IFX_EGTM_CLS_TIM_CH_ECTRL_IMM_START_OFF (29u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_ECTRL_Bits.ECLK_SEL */
#define IFX_EGTM_CLS_TIM_CH_ECTRL_ECLK_SEL_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_ECTRL_Bits.ECLK_SEL */
#define IFX_EGTM_CLS_TIM_CH_ECTRL_ECLK_SEL_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_ECTRL_Bits.ECLK_SEL */
#define IFX_EGTM_CLS_TIM_CH_ECTRL_ECLK_SEL_OFF (30u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_ECTRL_Bits.USE_PREV_CH_IN */
#define IFX_EGTM_CLS_TIM_CH_ECTRL_USE_PREV_CH_IN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_ECTRL_Bits.USE_PREV_CH_IN */
#define IFX_EGTM_CLS_TIM_CH_ECTRL_USE_PREV_CH_IN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_ECTRL_Bits.USE_PREV_CH_IN */
#define IFX_EGTM_CLS_TIM_CH_ECTRL_USE_PREV_CH_IN_OFF (31u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_IRQ_NOTIFY_Bits.NEWVAL */
#define IFX_EGTM_CLS_TIM_CH_IRQ_NOTIFY_NEWVAL_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_IRQ_NOTIFY_Bits.NEWVAL */
#define IFX_EGTM_CLS_TIM_CH_IRQ_NOTIFY_NEWVAL_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_IRQ_NOTIFY_Bits.NEWVAL */
#define IFX_EGTM_CLS_TIM_CH_IRQ_NOTIFY_NEWVAL_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_IRQ_NOTIFY_Bits.ECNTOFL */
#define IFX_EGTM_CLS_TIM_CH_IRQ_NOTIFY_ECNTOFL_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_IRQ_NOTIFY_Bits.ECNTOFL */
#define IFX_EGTM_CLS_TIM_CH_IRQ_NOTIFY_ECNTOFL_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_IRQ_NOTIFY_Bits.ECNTOFL */
#define IFX_EGTM_CLS_TIM_CH_IRQ_NOTIFY_ECNTOFL_OFF (1u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_IRQ_NOTIFY_Bits.CNTOFL */
#define IFX_EGTM_CLS_TIM_CH_IRQ_NOTIFY_CNTOFL_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_IRQ_NOTIFY_Bits.CNTOFL */
#define IFX_EGTM_CLS_TIM_CH_IRQ_NOTIFY_CNTOFL_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_IRQ_NOTIFY_Bits.CNTOFL */
#define IFX_EGTM_CLS_TIM_CH_IRQ_NOTIFY_CNTOFL_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_IRQ_NOTIFY_Bits.GPROFL */
#define IFX_EGTM_CLS_TIM_CH_IRQ_NOTIFY_GPROFL_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_IRQ_NOTIFY_Bits.GPROFL */
#define IFX_EGTM_CLS_TIM_CH_IRQ_NOTIFY_GPROFL_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_IRQ_NOTIFY_Bits.GPROFL */
#define IFX_EGTM_CLS_TIM_CH_IRQ_NOTIFY_GPROFL_OFF (3u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_IRQ_NOTIFY_Bits.TODET */
#define IFX_EGTM_CLS_TIM_CH_IRQ_NOTIFY_TODET_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_IRQ_NOTIFY_Bits.TODET */
#define IFX_EGTM_CLS_TIM_CH_IRQ_NOTIFY_TODET_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_IRQ_NOTIFY_Bits.TODET */
#define IFX_EGTM_CLS_TIM_CH_IRQ_NOTIFY_TODET_OFF (4u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_IRQ_NOTIFY_Bits.GLITCHDET */
#define IFX_EGTM_CLS_TIM_CH_IRQ_NOTIFY_GLITCHDET_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_IRQ_NOTIFY_Bits.GLITCHDET */
#define IFX_EGTM_CLS_TIM_CH_IRQ_NOTIFY_GLITCHDET_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_IRQ_NOTIFY_Bits.GLITCHDET */
#define IFX_EGTM_CLS_TIM_CH_IRQ_NOTIFY_GLITCHDET_OFF (5u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_IRQ_EN_Bits.NEWVAL_IRQ_EN */
#define IFX_EGTM_CLS_TIM_CH_IRQ_EN_NEWVAL_IRQ_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_IRQ_EN_Bits.NEWVAL_IRQ_EN */
#define IFX_EGTM_CLS_TIM_CH_IRQ_EN_NEWVAL_IRQ_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_IRQ_EN_Bits.NEWVAL_IRQ_EN */
#define IFX_EGTM_CLS_TIM_CH_IRQ_EN_NEWVAL_IRQ_EN_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_IRQ_EN_Bits.ECNTOFL_IRQ_EN */
#define IFX_EGTM_CLS_TIM_CH_IRQ_EN_ECNTOFL_IRQ_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_IRQ_EN_Bits.ECNTOFL_IRQ_EN */
#define IFX_EGTM_CLS_TIM_CH_IRQ_EN_ECNTOFL_IRQ_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_IRQ_EN_Bits.ECNTOFL_IRQ_EN */
#define IFX_EGTM_CLS_TIM_CH_IRQ_EN_ECNTOFL_IRQ_EN_OFF (1u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_IRQ_EN_Bits.CNTOFL_IRQ_EN */
#define IFX_EGTM_CLS_TIM_CH_IRQ_EN_CNTOFL_IRQ_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_IRQ_EN_Bits.CNTOFL_IRQ_EN */
#define IFX_EGTM_CLS_TIM_CH_IRQ_EN_CNTOFL_IRQ_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_IRQ_EN_Bits.CNTOFL_IRQ_EN */
#define IFX_EGTM_CLS_TIM_CH_IRQ_EN_CNTOFL_IRQ_EN_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_IRQ_EN_Bits.GPROFL_IRQ_EN */
#define IFX_EGTM_CLS_TIM_CH_IRQ_EN_GPROFL_IRQ_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_IRQ_EN_Bits.GPROFL_IRQ_EN */
#define IFX_EGTM_CLS_TIM_CH_IRQ_EN_GPROFL_IRQ_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_IRQ_EN_Bits.GPROFL_IRQ_EN */
#define IFX_EGTM_CLS_TIM_CH_IRQ_EN_GPROFL_IRQ_EN_OFF (3u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_IRQ_EN_Bits.TODET_IRQ_EN */
#define IFX_EGTM_CLS_TIM_CH_IRQ_EN_TODET_IRQ_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_IRQ_EN_Bits.TODET_IRQ_EN */
#define IFX_EGTM_CLS_TIM_CH_IRQ_EN_TODET_IRQ_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_IRQ_EN_Bits.TODET_IRQ_EN */
#define IFX_EGTM_CLS_TIM_CH_IRQ_EN_TODET_IRQ_EN_OFF (4u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_IRQ_EN_Bits.GLITCHDET_IRQ_EN */
#define IFX_EGTM_CLS_TIM_CH_IRQ_EN_GLITCHDET_IRQ_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_IRQ_EN_Bits.GLITCHDET_IRQ_EN */
#define IFX_EGTM_CLS_TIM_CH_IRQ_EN_GLITCHDET_IRQ_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_IRQ_EN_Bits.GLITCHDET_IRQ_EN */
#define IFX_EGTM_CLS_TIM_CH_IRQ_EN_GLITCHDET_IRQ_EN_OFF (5u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_IRQ_FORCINT_Bits.TRG_NEWVAL */
#define IFX_EGTM_CLS_TIM_CH_IRQ_FORCINT_TRG_NEWVAL_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_IRQ_FORCINT_Bits.TRG_NEWVAL */
#define IFX_EGTM_CLS_TIM_CH_IRQ_FORCINT_TRG_NEWVAL_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_IRQ_FORCINT_Bits.TRG_NEWVAL */
#define IFX_EGTM_CLS_TIM_CH_IRQ_FORCINT_TRG_NEWVAL_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_IRQ_FORCINT_Bits.TRG_ECNTOFL */
#define IFX_EGTM_CLS_TIM_CH_IRQ_FORCINT_TRG_ECNTOFL_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_IRQ_FORCINT_Bits.TRG_ECNTOFL */
#define IFX_EGTM_CLS_TIM_CH_IRQ_FORCINT_TRG_ECNTOFL_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_IRQ_FORCINT_Bits.TRG_ECNTOFL */
#define IFX_EGTM_CLS_TIM_CH_IRQ_FORCINT_TRG_ECNTOFL_OFF (1u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_IRQ_FORCINT_Bits.TRG_CNTOFL */
#define IFX_EGTM_CLS_TIM_CH_IRQ_FORCINT_TRG_CNTOFL_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_IRQ_FORCINT_Bits.TRG_CNTOFL */
#define IFX_EGTM_CLS_TIM_CH_IRQ_FORCINT_TRG_CNTOFL_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_IRQ_FORCINT_Bits.TRG_CNTOFL */
#define IFX_EGTM_CLS_TIM_CH_IRQ_FORCINT_TRG_CNTOFL_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_IRQ_FORCINT_Bits.TRG_GPROFL */
#define IFX_EGTM_CLS_TIM_CH_IRQ_FORCINT_TRG_GPROFL_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_IRQ_FORCINT_Bits.TRG_GPROFL */
#define IFX_EGTM_CLS_TIM_CH_IRQ_FORCINT_TRG_GPROFL_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_IRQ_FORCINT_Bits.TRG_GPROFL */
#define IFX_EGTM_CLS_TIM_CH_IRQ_FORCINT_TRG_GPROFL_OFF (3u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_IRQ_FORCINT_Bits.TRG_TODET */
#define IFX_EGTM_CLS_TIM_CH_IRQ_FORCINT_TRG_TODET_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_IRQ_FORCINT_Bits.TRG_TODET */
#define IFX_EGTM_CLS_TIM_CH_IRQ_FORCINT_TRG_TODET_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_IRQ_FORCINT_Bits.TRG_TODET */
#define IFX_EGTM_CLS_TIM_CH_IRQ_FORCINT_TRG_TODET_OFF (4u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_IRQ_FORCINT_Bits.TRG_GLITCHDET */
#define IFX_EGTM_CLS_TIM_CH_IRQ_FORCINT_TRG_GLITCHDET_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_IRQ_FORCINT_Bits.TRG_GLITCHDET */
#define IFX_EGTM_CLS_TIM_CH_IRQ_FORCINT_TRG_GLITCHDET_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_IRQ_FORCINT_Bits.TRG_GLITCHDET */
#define IFX_EGTM_CLS_TIM_CH_IRQ_FORCINT_TRG_GLITCHDET_OFF (5u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_IRQ_MODE_Bits.IRQ_MODE */
#define IFX_EGTM_CLS_TIM_CH_IRQ_MODE_IRQ_MODE_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_IRQ_MODE_Bits.IRQ_MODE */
#define IFX_EGTM_CLS_TIM_CH_IRQ_MODE_IRQ_MODE_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_IRQ_MODE_Bits.IRQ_MODE */
#define IFX_EGTM_CLS_TIM_CH_IRQ_MODE_IRQ_MODE_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_EIRQ_EN_Bits.NEWVAL_EIRQ_EN */
#define IFX_EGTM_CLS_TIM_CH_EIRQ_EN_NEWVAL_EIRQ_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_EIRQ_EN_Bits.NEWVAL_EIRQ_EN */
#define IFX_EGTM_CLS_TIM_CH_EIRQ_EN_NEWVAL_EIRQ_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_EIRQ_EN_Bits.NEWVAL_EIRQ_EN */
#define IFX_EGTM_CLS_TIM_CH_EIRQ_EN_NEWVAL_EIRQ_EN_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_EIRQ_EN_Bits.ECNTOFL_EIRQ_EN */
#define IFX_EGTM_CLS_TIM_CH_EIRQ_EN_ECNTOFL_EIRQ_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_EIRQ_EN_Bits.ECNTOFL_EIRQ_EN */
#define IFX_EGTM_CLS_TIM_CH_EIRQ_EN_ECNTOFL_EIRQ_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_EIRQ_EN_Bits.ECNTOFL_EIRQ_EN */
#define IFX_EGTM_CLS_TIM_CH_EIRQ_EN_ECNTOFL_EIRQ_EN_OFF (1u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_EIRQ_EN_Bits.CNTOFL_EIRQ_EN */
#define IFX_EGTM_CLS_TIM_CH_EIRQ_EN_CNTOFL_EIRQ_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_EIRQ_EN_Bits.CNTOFL_EIRQ_EN */
#define IFX_EGTM_CLS_TIM_CH_EIRQ_EN_CNTOFL_EIRQ_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_EIRQ_EN_Bits.CNTOFL_EIRQ_EN */
#define IFX_EGTM_CLS_TIM_CH_EIRQ_EN_CNTOFL_EIRQ_EN_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_EIRQ_EN_Bits.GPROFL_EIRQ_EN */
#define IFX_EGTM_CLS_TIM_CH_EIRQ_EN_GPROFL_EIRQ_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_EIRQ_EN_Bits.GPROFL_EIRQ_EN */
#define IFX_EGTM_CLS_TIM_CH_EIRQ_EN_GPROFL_EIRQ_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_EIRQ_EN_Bits.GPROFL_EIRQ_EN */
#define IFX_EGTM_CLS_TIM_CH_EIRQ_EN_GPROFL_EIRQ_EN_OFF (3u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_EIRQ_EN_Bits.TODET_EIRQ_EN */
#define IFX_EGTM_CLS_TIM_CH_EIRQ_EN_TODET_EIRQ_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_EIRQ_EN_Bits.TODET_EIRQ_EN */
#define IFX_EGTM_CLS_TIM_CH_EIRQ_EN_TODET_EIRQ_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_EIRQ_EN_Bits.TODET_EIRQ_EN */
#define IFX_EGTM_CLS_TIM_CH_EIRQ_EN_TODET_EIRQ_EN_OFF (4u)

/** \brief Length for Ifx_EGTM_CLS_TIM_CH_EIRQ_EN_Bits.GLITCHDET_EIRQ_EN */
#define IFX_EGTM_CLS_TIM_CH_EIRQ_EN_GLITCHDET_EIRQ_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_CH_EIRQ_EN_Bits.GLITCHDET_EIRQ_EN */
#define IFX_EGTM_CLS_TIM_CH_EIRQ_EN_GLITCHDET_EIRQ_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_CH_EIRQ_EN_Bits.GLITCHDET_EIRQ_EN */
#define IFX_EGTM_CLS_TIM_CH_EIRQ_EN_GLITCHDET_EIRQ_EN_OFF (5u)

/** \brief Length for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.F_OUT0 */
#define IFX_EGTM_CLS_TIM_INP_VAL_F_OUT0_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.F_OUT0 */
#define IFX_EGTM_CLS_TIM_INP_VAL_F_OUT0_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.F_OUT0 */
#define IFX_EGTM_CLS_TIM_INP_VAL_F_OUT0_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.F_OUT1 */
#define IFX_EGTM_CLS_TIM_INP_VAL_F_OUT1_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.F_OUT1 */
#define IFX_EGTM_CLS_TIM_INP_VAL_F_OUT1_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.F_OUT1 */
#define IFX_EGTM_CLS_TIM_INP_VAL_F_OUT1_OFF (1u)

/** \brief Length for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.F_OUT2 */
#define IFX_EGTM_CLS_TIM_INP_VAL_F_OUT2_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.F_OUT2 */
#define IFX_EGTM_CLS_TIM_INP_VAL_F_OUT2_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.F_OUT2 */
#define IFX_EGTM_CLS_TIM_INP_VAL_F_OUT2_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.F_OUT3 */
#define IFX_EGTM_CLS_TIM_INP_VAL_F_OUT3_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.F_OUT3 */
#define IFX_EGTM_CLS_TIM_INP_VAL_F_OUT3_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.F_OUT3 */
#define IFX_EGTM_CLS_TIM_INP_VAL_F_OUT3_OFF (3u)

/** \brief Length for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.F_OUT4 */
#define IFX_EGTM_CLS_TIM_INP_VAL_F_OUT4_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.F_OUT4 */
#define IFX_EGTM_CLS_TIM_INP_VAL_F_OUT4_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.F_OUT4 */
#define IFX_EGTM_CLS_TIM_INP_VAL_F_OUT4_OFF (4u)

/** \brief Length for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.F_OUT5 */
#define IFX_EGTM_CLS_TIM_INP_VAL_F_OUT5_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.F_OUT5 */
#define IFX_EGTM_CLS_TIM_INP_VAL_F_OUT5_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.F_OUT5 */
#define IFX_EGTM_CLS_TIM_INP_VAL_F_OUT5_OFF (5u)

/** \brief Length for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.F_OUT6 */
#define IFX_EGTM_CLS_TIM_INP_VAL_F_OUT6_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.F_OUT6 */
#define IFX_EGTM_CLS_TIM_INP_VAL_F_OUT6_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.F_OUT6 */
#define IFX_EGTM_CLS_TIM_INP_VAL_F_OUT6_OFF (6u)

/** \brief Length for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.F_OUT7 */
#define IFX_EGTM_CLS_TIM_INP_VAL_F_OUT7_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.F_OUT7 */
#define IFX_EGTM_CLS_TIM_INP_VAL_F_OUT7_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.F_OUT7 */
#define IFX_EGTM_CLS_TIM_INP_VAL_F_OUT7_OFF (7u)

/** \brief Length for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.F_IN0 */
#define IFX_EGTM_CLS_TIM_INP_VAL_F_IN0_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.F_IN0 */
#define IFX_EGTM_CLS_TIM_INP_VAL_F_IN0_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.F_IN0 */
#define IFX_EGTM_CLS_TIM_INP_VAL_F_IN0_OFF (8u)

/** \brief Length for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.F_IN1 */
#define IFX_EGTM_CLS_TIM_INP_VAL_F_IN1_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.F_IN1 */
#define IFX_EGTM_CLS_TIM_INP_VAL_F_IN1_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.F_IN1 */
#define IFX_EGTM_CLS_TIM_INP_VAL_F_IN1_OFF (9u)

/** \brief Length for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.F_IN2 */
#define IFX_EGTM_CLS_TIM_INP_VAL_F_IN2_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.F_IN2 */
#define IFX_EGTM_CLS_TIM_INP_VAL_F_IN2_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.F_IN2 */
#define IFX_EGTM_CLS_TIM_INP_VAL_F_IN2_OFF (10u)

/** \brief Length for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.F_IN3 */
#define IFX_EGTM_CLS_TIM_INP_VAL_F_IN3_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.F_IN3 */
#define IFX_EGTM_CLS_TIM_INP_VAL_F_IN3_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.F_IN3 */
#define IFX_EGTM_CLS_TIM_INP_VAL_F_IN3_OFF (11u)

/** \brief Length for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.F_IN4 */
#define IFX_EGTM_CLS_TIM_INP_VAL_F_IN4_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.F_IN4 */
#define IFX_EGTM_CLS_TIM_INP_VAL_F_IN4_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.F_IN4 */
#define IFX_EGTM_CLS_TIM_INP_VAL_F_IN4_OFF (12u)

/** \brief Length for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.F_IN5 */
#define IFX_EGTM_CLS_TIM_INP_VAL_F_IN5_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.F_IN5 */
#define IFX_EGTM_CLS_TIM_INP_VAL_F_IN5_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.F_IN5 */
#define IFX_EGTM_CLS_TIM_INP_VAL_F_IN5_OFF (13u)

/** \brief Length for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.F_IN6 */
#define IFX_EGTM_CLS_TIM_INP_VAL_F_IN6_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.F_IN6 */
#define IFX_EGTM_CLS_TIM_INP_VAL_F_IN6_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.F_IN6 */
#define IFX_EGTM_CLS_TIM_INP_VAL_F_IN6_OFF (14u)

/** \brief Length for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.F_IN7 */
#define IFX_EGTM_CLS_TIM_INP_VAL_F_IN7_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.F_IN7 */
#define IFX_EGTM_CLS_TIM_INP_VAL_F_IN7_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.F_IN7 */
#define IFX_EGTM_CLS_TIM_INP_VAL_F_IN7_OFF (15u)

/** \brief Length for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.TIM_IN0 */
#define IFX_EGTM_CLS_TIM_INP_VAL_TIM_IN0_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.TIM_IN0 */
#define IFX_EGTM_CLS_TIM_INP_VAL_TIM_IN0_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.TIM_IN0 */
#define IFX_EGTM_CLS_TIM_INP_VAL_TIM_IN0_OFF (16u)

/** \brief Length for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.TIM_IN1 */
#define IFX_EGTM_CLS_TIM_INP_VAL_TIM_IN1_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.TIM_IN1 */
#define IFX_EGTM_CLS_TIM_INP_VAL_TIM_IN1_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.TIM_IN1 */
#define IFX_EGTM_CLS_TIM_INP_VAL_TIM_IN1_OFF (17u)

/** \brief Length for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.TIM_IN2 */
#define IFX_EGTM_CLS_TIM_INP_VAL_TIM_IN2_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.TIM_IN2 */
#define IFX_EGTM_CLS_TIM_INP_VAL_TIM_IN2_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.TIM_IN2 */
#define IFX_EGTM_CLS_TIM_INP_VAL_TIM_IN2_OFF (18u)

/** \brief Length for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.TIM_IN3 */
#define IFX_EGTM_CLS_TIM_INP_VAL_TIM_IN3_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.TIM_IN3 */
#define IFX_EGTM_CLS_TIM_INP_VAL_TIM_IN3_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.TIM_IN3 */
#define IFX_EGTM_CLS_TIM_INP_VAL_TIM_IN3_OFF (19u)

/** \brief Length for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.TIM_IN4 */
#define IFX_EGTM_CLS_TIM_INP_VAL_TIM_IN4_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.TIM_IN4 */
#define IFX_EGTM_CLS_TIM_INP_VAL_TIM_IN4_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.TIM_IN4 */
#define IFX_EGTM_CLS_TIM_INP_VAL_TIM_IN4_OFF (20u)

/** \brief Length for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.TIM_IN5 */
#define IFX_EGTM_CLS_TIM_INP_VAL_TIM_IN5_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.TIM_IN5 */
#define IFX_EGTM_CLS_TIM_INP_VAL_TIM_IN5_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.TIM_IN5 */
#define IFX_EGTM_CLS_TIM_INP_VAL_TIM_IN5_OFF (21u)

/** \brief Length for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.TIM_IN6 */
#define IFX_EGTM_CLS_TIM_INP_VAL_TIM_IN6_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.TIM_IN6 */
#define IFX_EGTM_CLS_TIM_INP_VAL_TIM_IN6_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.TIM_IN6 */
#define IFX_EGTM_CLS_TIM_INP_VAL_TIM_IN6_OFF (22u)

/** \brief Length for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.TIM_IN7 */
#define IFX_EGTM_CLS_TIM_INP_VAL_TIM_IN7_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.TIM_IN7 */
#define IFX_EGTM_CLS_TIM_INP_VAL_TIM_IN7_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_INP_VAL_Bits.TIM_IN7 */
#define IFX_EGTM_CLS_TIM_INP_VAL_TIM_IN7_OFF (23u)

/** \brief Length for Ifx_EGTM_CLS_TIM_IN_SRC_Bits.VAL0 */
#define IFX_EGTM_CLS_TIM_IN_SRC_VAL0_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_IN_SRC_Bits.VAL0 */
#define IFX_EGTM_CLS_TIM_IN_SRC_VAL0_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_IN_SRC_Bits.VAL0 */
#define IFX_EGTM_CLS_TIM_IN_SRC_VAL0_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_TIM_IN_SRC_Bits.MODE0 */
#define IFX_EGTM_CLS_TIM_IN_SRC_MODE0_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_IN_SRC_Bits.MODE0 */
#define IFX_EGTM_CLS_TIM_IN_SRC_MODE0_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_IN_SRC_Bits.MODE0 */
#define IFX_EGTM_CLS_TIM_IN_SRC_MODE0_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_TIM_IN_SRC_Bits.VAL1 */
#define IFX_EGTM_CLS_TIM_IN_SRC_VAL1_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_IN_SRC_Bits.VAL1 */
#define IFX_EGTM_CLS_TIM_IN_SRC_VAL1_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_IN_SRC_Bits.VAL1 */
#define IFX_EGTM_CLS_TIM_IN_SRC_VAL1_OFF (4u)

/** \brief Length for Ifx_EGTM_CLS_TIM_IN_SRC_Bits.MODE1 */
#define IFX_EGTM_CLS_TIM_IN_SRC_MODE1_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_IN_SRC_Bits.MODE1 */
#define IFX_EGTM_CLS_TIM_IN_SRC_MODE1_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_IN_SRC_Bits.MODE1 */
#define IFX_EGTM_CLS_TIM_IN_SRC_MODE1_OFF (6u)

/** \brief Length for Ifx_EGTM_CLS_TIM_IN_SRC_Bits.VAL2 */
#define IFX_EGTM_CLS_TIM_IN_SRC_VAL2_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_IN_SRC_Bits.VAL2 */
#define IFX_EGTM_CLS_TIM_IN_SRC_VAL2_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_IN_SRC_Bits.VAL2 */
#define IFX_EGTM_CLS_TIM_IN_SRC_VAL2_OFF (8u)

/** \brief Length for Ifx_EGTM_CLS_TIM_IN_SRC_Bits.MODE2 */
#define IFX_EGTM_CLS_TIM_IN_SRC_MODE2_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_IN_SRC_Bits.MODE2 */
#define IFX_EGTM_CLS_TIM_IN_SRC_MODE2_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_IN_SRC_Bits.MODE2 */
#define IFX_EGTM_CLS_TIM_IN_SRC_MODE2_OFF (10u)

/** \brief Length for Ifx_EGTM_CLS_TIM_IN_SRC_Bits.VAL3 */
#define IFX_EGTM_CLS_TIM_IN_SRC_VAL3_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_IN_SRC_Bits.VAL3 */
#define IFX_EGTM_CLS_TIM_IN_SRC_VAL3_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_IN_SRC_Bits.VAL3 */
#define IFX_EGTM_CLS_TIM_IN_SRC_VAL3_OFF (12u)

/** \brief Length for Ifx_EGTM_CLS_TIM_IN_SRC_Bits.MODE3 */
#define IFX_EGTM_CLS_TIM_IN_SRC_MODE3_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_IN_SRC_Bits.MODE3 */
#define IFX_EGTM_CLS_TIM_IN_SRC_MODE3_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_IN_SRC_Bits.MODE3 */
#define IFX_EGTM_CLS_TIM_IN_SRC_MODE3_OFF (14u)

/** \brief Length for Ifx_EGTM_CLS_TIM_IN_SRC_Bits.VAL4 */
#define IFX_EGTM_CLS_TIM_IN_SRC_VAL4_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_IN_SRC_Bits.VAL4 */
#define IFX_EGTM_CLS_TIM_IN_SRC_VAL4_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_IN_SRC_Bits.VAL4 */
#define IFX_EGTM_CLS_TIM_IN_SRC_VAL4_OFF (16u)

/** \brief Length for Ifx_EGTM_CLS_TIM_IN_SRC_Bits.MODE4 */
#define IFX_EGTM_CLS_TIM_IN_SRC_MODE4_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_IN_SRC_Bits.MODE4 */
#define IFX_EGTM_CLS_TIM_IN_SRC_MODE4_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_IN_SRC_Bits.MODE4 */
#define IFX_EGTM_CLS_TIM_IN_SRC_MODE4_OFF (18u)

/** \brief Length for Ifx_EGTM_CLS_TIM_IN_SRC_Bits.VAL5 */
#define IFX_EGTM_CLS_TIM_IN_SRC_VAL5_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_IN_SRC_Bits.VAL5 */
#define IFX_EGTM_CLS_TIM_IN_SRC_VAL5_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_IN_SRC_Bits.VAL5 */
#define IFX_EGTM_CLS_TIM_IN_SRC_VAL5_OFF (20u)

/** \brief Length for Ifx_EGTM_CLS_TIM_IN_SRC_Bits.MODE5 */
#define IFX_EGTM_CLS_TIM_IN_SRC_MODE5_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_IN_SRC_Bits.MODE5 */
#define IFX_EGTM_CLS_TIM_IN_SRC_MODE5_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_IN_SRC_Bits.MODE5 */
#define IFX_EGTM_CLS_TIM_IN_SRC_MODE5_OFF (22u)

/** \brief Length for Ifx_EGTM_CLS_TIM_IN_SRC_Bits.VAL6 */
#define IFX_EGTM_CLS_TIM_IN_SRC_VAL6_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_IN_SRC_Bits.VAL6 */
#define IFX_EGTM_CLS_TIM_IN_SRC_VAL6_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_IN_SRC_Bits.VAL6 */
#define IFX_EGTM_CLS_TIM_IN_SRC_VAL6_OFF (24u)

/** \brief Length for Ifx_EGTM_CLS_TIM_IN_SRC_Bits.MODE6 */
#define IFX_EGTM_CLS_TIM_IN_SRC_MODE6_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_IN_SRC_Bits.MODE6 */
#define IFX_EGTM_CLS_TIM_IN_SRC_MODE6_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_IN_SRC_Bits.MODE6 */
#define IFX_EGTM_CLS_TIM_IN_SRC_MODE6_OFF (26u)

/** \brief Length for Ifx_EGTM_CLS_TIM_IN_SRC_Bits.VAL7 */
#define IFX_EGTM_CLS_TIM_IN_SRC_VAL7_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_IN_SRC_Bits.VAL7 */
#define IFX_EGTM_CLS_TIM_IN_SRC_VAL7_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_IN_SRC_Bits.VAL7 */
#define IFX_EGTM_CLS_TIM_IN_SRC_VAL7_OFF (28u)

/** \brief Length for Ifx_EGTM_CLS_TIM_IN_SRC_Bits.MODE7 */
#define IFX_EGTM_CLS_TIM_IN_SRC_MODE7_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_IN_SRC_Bits.MODE7 */
#define IFX_EGTM_CLS_TIM_IN_SRC_MODE7_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_IN_SRC_Bits.MODE7 */
#define IFX_EGTM_CLS_TIM_IN_SRC_MODE7_OFF (30u)

/** \brief Length for Ifx_EGTM_CLS_TIM_RST_Bits.RST_CH0 */
#define IFX_EGTM_CLS_TIM_RST_RST_CH0_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_RST_Bits.RST_CH0 */
#define IFX_EGTM_CLS_TIM_RST_RST_CH0_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_RST_Bits.RST_CH0 */
#define IFX_EGTM_CLS_TIM_RST_RST_CH0_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_TIM_RST_Bits.RST_CH1 */
#define IFX_EGTM_CLS_TIM_RST_RST_CH1_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_RST_Bits.RST_CH1 */
#define IFX_EGTM_CLS_TIM_RST_RST_CH1_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_RST_Bits.RST_CH1 */
#define IFX_EGTM_CLS_TIM_RST_RST_CH1_OFF (1u)

/** \brief Length for Ifx_EGTM_CLS_TIM_RST_Bits.RST_CH2 */
#define IFX_EGTM_CLS_TIM_RST_RST_CH2_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_RST_Bits.RST_CH2 */
#define IFX_EGTM_CLS_TIM_RST_RST_CH2_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_RST_Bits.RST_CH2 */
#define IFX_EGTM_CLS_TIM_RST_RST_CH2_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_TIM_RST_Bits.RST_CH3 */
#define IFX_EGTM_CLS_TIM_RST_RST_CH3_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_RST_Bits.RST_CH3 */
#define IFX_EGTM_CLS_TIM_RST_RST_CH3_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_RST_Bits.RST_CH3 */
#define IFX_EGTM_CLS_TIM_RST_RST_CH3_OFF (3u)

/** \brief Length for Ifx_EGTM_CLS_TIM_RST_Bits.RST_CH4 */
#define IFX_EGTM_CLS_TIM_RST_RST_CH4_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_RST_Bits.RST_CH4 */
#define IFX_EGTM_CLS_TIM_RST_RST_CH4_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_RST_Bits.RST_CH4 */
#define IFX_EGTM_CLS_TIM_RST_RST_CH4_OFF (4u)

/** \brief Length for Ifx_EGTM_CLS_TIM_RST_Bits.RST_CH5 */
#define IFX_EGTM_CLS_TIM_RST_RST_CH5_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_RST_Bits.RST_CH5 */
#define IFX_EGTM_CLS_TIM_RST_RST_CH5_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_RST_Bits.RST_CH5 */
#define IFX_EGTM_CLS_TIM_RST_RST_CH5_OFF (5u)

/** \brief Length for Ifx_EGTM_CLS_TIM_RST_Bits.RST_CH6 */
#define IFX_EGTM_CLS_TIM_RST_RST_CH6_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_RST_Bits.RST_CH6 */
#define IFX_EGTM_CLS_TIM_RST_RST_CH6_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_RST_Bits.RST_CH6 */
#define IFX_EGTM_CLS_TIM_RST_RST_CH6_OFF (6u)

/** \brief Length for Ifx_EGTM_CLS_TIM_RST_Bits.RST_CH7 */
#define IFX_EGTM_CLS_TIM_RST_RST_CH7_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TIM_RST_Bits.RST_CH7 */
#define IFX_EGTM_CLS_TIM_RST_RST_CH7_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TIM_RST_Bits.RST_CH7 */
#define IFX_EGTM_CLS_TIM_RST_RST_CH7_OFF (7u)

/** \brief Length for Ifx_EGTM_CLS_TOM_CH_CTRL_Bits.SR0_TRIG */
#define IFX_EGTM_CLS_TOM_CH_CTRL_SR0_TRIG_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_CH_CTRL_Bits.SR0_TRIG */
#define IFX_EGTM_CLS_TOM_CH_CTRL_SR0_TRIG_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_CH_CTRL_Bits.SR0_TRIG */
#define IFX_EGTM_CLS_TOM_CH_CTRL_SR0_TRIG_OFF (7u)

/** \brief Length for Ifx_EGTM_CLS_TOM_CH_CTRL_Bits.SL */
#define IFX_EGTM_CLS_TOM_CH_CTRL_SL_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_CH_CTRL_Bits.SL */
#define IFX_EGTM_CLS_TOM_CH_CTRL_SL_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_CH_CTRL_Bits.SL */
#define IFX_EGTM_CLS_TOM_CH_CTRL_SL_OFF (11u)

/** \brief Length for Ifx_EGTM_CLS_TOM_CH_CTRL_Bits.CLK_SRC */
#define IFX_EGTM_CLS_TOM_CH_CTRL_CLK_SRC_LEN (4u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_CH_CTRL_Bits.CLK_SRC */
#define IFX_EGTM_CLS_TOM_CH_CTRL_CLK_SRC_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_CLS_TOM_CH_CTRL_Bits.CLK_SRC */
#define IFX_EGTM_CLS_TOM_CH_CTRL_CLK_SRC_OFF (12u)

/** \brief Length for Ifx_EGTM_CLS_TOM_CH_CTRL_Bits.TRIG_PULSE */
#define IFX_EGTM_CLS_TOM_CH_CTRL_TRIG_PULSE_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_CH_CTRL_Bits.TRIG_PULSE */
#define IFX_EGTM_CLS_TOM_CH_CTRL_TRIG_PULSE_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_CH_CTRL_Bits.TRIG_PULSE */
#define IFX_EGTM_CLS_TOM_CH_CTRL_TRIG_PULSE_OFF (17u)

/** \brief Length for Ifx_EGTM_CLS_TOM_CH_CTRL_Bits.UDMODE */
#define IFX_EGTM_CLS_TOM_CH_CTRL_UDMODE_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_CH_CTRL_Bits.UDMODE */
#define IFX_EGTM_CLS_TOM_CH_CTRL_UDMODE_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_CH_CTRL_Bits.UDMODE */
#define IFX_EGTM_CLS_TOM_CH_CTRL_UDMODE_OFF (18u)

/** \brief Length for Ifx_EGTM_CLS_TOM_CH_CTRL_Bits.RST_CCU0 */
#define IFX_EGTM_CLS_TOM_CH_CTRL_RST_CCU0_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_CH_CTRL_Bits.RST_CCU0 */
#define IFX_EGTM_CLS_TOM_CH_CTRL_RST_CCU0_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_CH_CTRL_Bits.RST_CCU0 */
#define IFX_EGTM_CLS_TOM_CH_CTRL_RST_CCU0_OFF (20u)

/** \brief Length for Ifx_EGTM_CLS_TOM_CH_CTRL_Bits.OSM_TRIG */
#define IFX_EGTM_CLS_TOM_CH_CTRL_OSM_TRIG_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_CH_CTRL_Bits.OSM_TRIG */
#define IFX_EGTM_CLS_TOM_CH_CTRL_OSM_TRIG_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_CH_CTRL_Bits.OSM_TRIG */
#define IFX_EGTM_CLS_TOM_CH_CTRL_OSM_TRIG_OFF (21u)

/** \brief Length for Ifx_EGTM_CLS_TOM_CH_CTRL_Bits.EXT_TRIG */
#define IFX_EGTM_CLS_TOM_CH_CTRL_EXT_TRIG_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_CH_CTRL_Bits.EXT_TRIG */
#define IFX_EGTM_CLS_TOM_CH_CTRL_EXT_TRIG_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_CH_CTRL_Bits.EXT_TRIG */
#define IFX_EGTM_CLS_TOM_CH_CTRL_EXT_TRIG_OFF (22u)

/** \brief Length for Ifx_EGTM_CLS_TOM_CH_CTRL_Bits.EXTTRIGOUT */
#define IFX_EGTM_CLS_TOM_CH_CTRL_EXTTRIGOUT_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_CH_CTRL_Bits.EXTTRIGOUT */
#define IFX_EGTM_CLS_TOM_CH_CTRL_EXTTRIGOUT_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_CH_CTRL_Bits.EXTTRIGOUT */
#define IFX_EGTM_CLS_TOM_CH_CTRL_EXTTRIGOUT_OFF (23u)

/** \brief Length for Ifx_EGTM_CLS_TOM_CH_CTRL_Bits.TRIGOUT */
#define IFX_EGTM_CLS_TOM_CH_CTRL_TRIGOUT_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_CH_CTRL_Bits.TRIGOUT */
#define IFX_EGTM_CLS_TOM_CH_CTRL_TRIGOUT_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_CH_CTRL_Bits.TRIGOUT */
#define IFX_EGTM_CLS_TOM_CH_CTRL_TRIGOUT_OFF (24u)

/** \brief Length for Ifx_EGTM_CLS_TOM_CH_CTRL_Bits.SPE_TRIG */
#define IFX_EGTM_CLS_TOM_CH_CTRL_SPE_TRIG_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_CH_CTRL_Bits.SPE_TRIG */
#define IFX_EGTM_CLS_TOM_CH_CTRL_SPE_TRIG_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_CH_CTRL_Bits.SPE_TRIG */
#define IFX_EGTM_CLS_TOM_CH_CTRL_SPE_TRIG_OFF (25u)

/** \brief Length for Ifx_EGTM_CLS_TOM_CH_CTRL_Bits.OSM */
#define IFX_EGTM_CLS_TOM_CH_CTRL_OSM_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_CH_CTRL_Bits.OSM */
#define IFX_EGTM_CLS_TOM_CH_CTRL_OSM_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_CH_CTRL_Bits.OSM */
#define IFX_EGTM_CLS_TOM_CH_CTRL_OSM_OFF (26u)

/** \brief Length for Ifx_EGTM_CLS_TOM_CH_CTRL_Bits.BITREV */
#define IFX_EGTM_CLS_TOM_CH_CTRL_BITREV_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_CH_CTRL_Bits.BITREV */
#define IFX_EGTM_CLS_TOM_CH_CTRL_BITREV_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_CH_CTRL_Bits.BITREV */
#define IFX_EGTM_CLS_TOM_CH_CTRL_BITREV_OFF (27u)

/** \brief Length for Ifx_EGTM_CLS_TOM_CH_CTRL_Bits.SPEM */
#define IFX_EGTM_CLS_TOM_CH_CTRL_SPEM_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_CH_CTRL_Bits.SPEM */
#define IFX_EGTM_CLS_TOM_CH_CTRL_SPEM_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_CH_CTRL_Bits.SPEM */
#define IFX_EGTM_CLS_TOM_CH_CTRL_SPEM_OFF (28u)

/** \brief Length for Ifx_EGTM_CLS_TOM_CH_CTRL_Bits.GCM */
#define IFX_EGTM_CLS_TOM_CH_CTRL_GCM_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_CH_CTRL_Bits.GCM */
#define IFX_EGTM_CLS_TOM_CH_CTRL_GCM_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_CH_CTRL_Bits.GCM */
#define IFX_EGTM_CLS_TOM_CH_CTRL_GCM_OFF (29u)

/** \brief Length for Ifx_EGTM_CLS_TOM_CH_CTRL_Bits.FREEZE */
#define IFX_EGTM_CLS_TOM_CH_CTRL_FREEZE_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_CH_CTRL_Bits.FREEZE */
#define IFX_EGTM_CLS_TOM_CH_CTRL_FREEZE_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_CH_CTRL_Bits.FREEZE */
#define IFX_EGTM_CLS_TOM_CH_CTRL_FREEZE_OFF (31u)

/** \brief Length for Ifx_EGTM_CLS_TOM_CH_SR0_Bits.SR0 */
#define IFX_EGTM_CLS_TOM_CH_SR0_SR0_LEN (16u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_CH_SR0_Bits.SR0 */
#define IFX_EGTM_CLS_TOM_CH_SR0_SR0_MSK (0xffffu)

/** \brief Offset for Ifx_EGTM_CLS_TOM_CH_SR0_Bits.SR0 */
#define IFX_EGTM_CLS_TOM_CH_SR0_SR0_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_TOM_CH_SR1_Bits.SR1 */
#define IFX_EGTM_CLS_TOM_CH_SR1_SR1_LEN (16u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_CH_SR1_Bits.SR1 */
#define IFX_EGTM_CLS_TOM_CH_SR1_SR1_MSK (0xffffu)

/** \brief Offset for Ifx_EGTM_CLS_TOM_CH_SR1_Bits.SR1 */
#define IFX_EGTM_CLS_TOM_CH_SR1_SR1_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_TOM_CH_CM0_Bits.CM0 */
#define IFX_EGTM_CLS_TOM_CH_CM0_CM0_LEN (16u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_CH_CM0_Bits.CM0 */
#define IFX_EGTM_CLS_TOM_CH_CM0_CM0_MSK (0xffffu)

/** \brief Offset for Ifx_EGTM_CLS_TOM_CH_CM0_Bits.CM0 */
#define IFX_EGTM_CLS_TOM_CH_CM0_CM0_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_TOM_CH_CM1_Bits.CM1 */
#define IFX_EGTM_CLS_TOM_CH_CM1_CM1_LEN (16u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_CH_CM1_Bits.CM1 */
#define IFX_EGTM_CLS_TOM_CH_CM1_CM1_MSK (0xffffu)

/** \brief Offset for Ifx_EGTM_CLS_TOM_CH_CM1_Bits.CM1 */
#define IFX_EGTM_CLS_TOM_CH_CM1_CM1_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_TOM_CH_CN0_Bits.CN0 */
#define IFX_EGTM_CLS_TOM_CH_CN0_CN0_LEN (16u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_CH_CN0_Bits.CN0 */
#define IFX_EGTM_CLS_TOM_CH_CN0_CN0_MSK (0xffffu)

/** \brief Offset for Ifx_EGTM_CLS_TOM_CH_CN0_Bits.CN0 */
#define IFX_EGTM_CLS_TOM_CH_CN0_CN0_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_TOM_CH_STAT_Bits.OL */
#define IFX_EGTM_CLS_TOM_CH_STAT_OL_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_CH_STAT_Bits.OL */
#define IFX_EGTM_CLS_TOM_CH_STAT_OL_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_CH_STAT_Bits.OL */
#define IFX_EGTM_CLS_TOM_CH_STAT_OL_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_TOM_CH_STAT_Bits.OSM_RTF */
#define IFX_EGTM_CLS_TOM_CH_STAT_OSM_RTF_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_CH_STAT_Bits.OSM_RTF */
#define IFX_EGTM_CLS_TOM_CH_STAT_OSM_RTF_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_CH_STAT_Bits.OSM_RTF */
#define IFX_EGTM_CLS_TOM_CH_STAT_OSM_RTF_OFF (29u)

/** \brief Length for Ifx_EGTM_CLS_TOM_CH_IRQ_NOTIFY_Bits.CCU0TC */
#define IFX_EGTM_CLS_TOM_CH_IRQ_NOTIFY_CCU0TC_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_CH_IRQ_NOTIFY_Bits.CCU0TC */
#define IFX_EGTM_CLS_TOM_CH_IRQ_NOTIFY_CCU0TC_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_CH_IRQ_NOTIFY_Bits.CCU0TC */
#define IFX_EGTM_CLS_TOM_CH_IRQ_NOTIFY_CCU0TC_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_TOM_CH_IRQ_NOTIFY_Bits.CCU1TC */
#define IFX_EGTM_CLS_TOM_CH_IRQ_NOTIFY_CCU1TC_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_CH_IRQ_NOTIFY_Bits.CCU1TC */
#define IFX_EGTM_CLS_TOM_CH_IRQ_NOTIFY_CCU1TC_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_CH_IRQ_NOTIFY_Bits.CCU1TC */
#define IFX_EGTM_CLS_TOM_CH_IRQ_NOTIFY_CCU1TC_OFF (1u)

/** \brief Length for Ifx_EGTM_CLS_TOM_CH_IRQ_EN_Bits.CCU0TC_IRQ_EN */
#define IFX_EGTM_CLS_TOM_CH_IRQ_EN_CCU0TC_IRQ_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_CH_IRQ_EN_Bits.CCU0TC_IRQ_EN */
#define IFX_EGTM_CLS_TOM_CH_IRQ_EN_CCU0TC_IRQ_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_CH_IRQ_EN_Bits.CCU0TC_IRQ_EN */
#define IFX_EGTM_CLS_TOM_CH_IRQ_EN_CCU0TC_IRQ_EN_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_TOM_CH_IRQ_EN_Bits.CCU1TC_IRQ_EN */
#define IFX_EGTM_CLS_TOM_CH_IRQ_EN_CCU1TC_IRQ_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_CH_IRQ_EN_Bits.CCU1TC_IRQ_EN */
#define IFX_EGTM_CLS_TOM_CH_IRQ_EN_CCU1TC_IRQ_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_CH_IRQ_EN_Bits.CCU1TC_IRQ_EN */
#define IFX_EGTM_CLS_TOM_CH_IRQ_EN_CCU1TC_IRQ_EN_OFF (1u)

/** \brief Length for Ifx_EGTM_CLS_TOM_CH_IRQ_FORCINT_Bits.TRG_CCU0TC */
#define IFX_EGTM_CLS_TOM_CH_IRQ_FORCINT_TRG_CCU0TC_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_CH_IRQ_FORCINT_Bits.TRG_CCU0TC */
#define IFX_EGTM_CLS_TOM_CH_IRQ_FORCINT_TRG_CCU0TC_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_CH_IRQ_FORCINT_Bits.TRG_CCU0TC */
#define IFX_EGTM_CLS_TOM_CH_IRQ_FORCINT_TRG_CCU0TC_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_TOM_CH_IRQ_FORCINT_Bits.TRG_CCU1TC */
#define IFX_EGTM_CLS_TOM_CH_IRQ_FORCINT_TRG_CCU1TC_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_CH_IRQ_FORCINT_Bits.TRG_CCU1TC */
#define IFX_EGTM_CLS_TOM_CH_IRQ_FORCINT_TRG_CCU1TC_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_CH_IRQ_FORCINT_Bits.TRG_CCU1TC */
#define IFX_EGTM_CLS_TOM_CH_IRQ_FORCINT_TRG_CCU1TC_OFF (1u)

/** \brief Length for Ifx_EGTM_CLS_TOM_CH_IRQ_MODE_Bits.IRQ_MODE */
#define IFX_EGTM_CLS_TOM_CH_IRQ_MODE_IRQ_MODE_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_CH_IRQ_MODE_Bits.IRQ_MODE */
#define IFX_EGTM_CLS_TOM_CH_IRQ_MODE_IRQ_MODE_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_CH_IRQ_MODE_Bits.IRQ_MODE */
#define IFX_EGTM_CLS_TOM_CH_IRQ_MODE_IRQ_MODE_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_TOM_CH_CTRL_SR_Bits.SL_SR */
#define IFX_EGTM_CLS_TOM_CH_CTRL_SR_SL_SR_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_CH_CTRL_SR_Bits.SL_SR */
#define IFX_EGTM_CLS_TOM_CH_CTRL_SR_SL_SR_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_CH_CTRL_SR_Bits.SL_SR */
#define IFX_EGTM_CLS_TOM_CH_CTRL_SR_SL_SR_OFF (11u)

/** \brief Length for Ifx_EGTM_CLS_TOM_CH_CTRL_SR_Bits.CLK_SRC_SR */
#define IFX_EGTM_CLS_TOM_CH_CTRL_SR_CLK_SRC_SR_LEN (4u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_CH_CTRL_SR_Bits.CLK_SRC_SR */
#define IFX_EGTM_CLS_TOM_CH_CTRL_SR_CLK_SRC_SR_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_CLS_TOM_CH_CTRL_SR_Bits.CLK_SRC_SR */
#define IFX_EGTM_CLS_TOM_CH_CTRL_SR_CLK_SRC_SR_OFF (12u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_GLB_CTRL_Bits.HOST_TRIG */
#define IFX_EGTM_CLS_TOM_TGC_GLB_CTRL_HOST_TRIG_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_GLB_CTRL_Bits.HOST_TRIG */
#define IFX_EGTM_CLS_TOM_TGC_GLB_CTRL_HOST_TRIG_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_GLB_CTRL_Bits.HOST_TRIG */
#define IFX_EGTM_CLS_TOM_TGC_GLB_CTRL_HOST_TRIG_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_GLB_CTRL_Bits.RST_CH0 */
#define IFX_EGTM_CLS_TOM_TGC_GLB_CTRL_RST_CH0_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_GLB_CTRL_Bits.RST_CH0 */
#define IFX_EGTM_CLS_TOM_TGC_GLB_CTRL_RST_CH0_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_GLB_CTRL_Bits.RST_CH0 */
#define IFX_EGTM_CLS_TOM_TGC_GLB_CTRL_RST_CH0_OFF (8u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_GLB_CTRL_Bits.RST_CH1 */
#define IFX_EGTM_CLS_TOM_TGC_GLB_CTRL_RST_CH1_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_GLB_CTRL_Bits.RST_CH1 */
#define IFX_EGTM_CLS_TOM_TGC_GLB_CTRL_RST_CH1_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_GLB_CTRL_Bits.RST_CH1 */
#define IFX_EGTM_CLS_TOM_TGC_GLB_CTRL_RST_CH1_OFF (9u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_GLB_CTRL_Bits.RST_CH2 */
#define IFX_EGTM_CLS_TOM_TGC_GLB_CTRL_RST_CH2_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_GLB_CTRL_Bits.RST_CH2 */
#define IFX_EGTM_CLS_TOM_TGC_GLB_CTRL_RST_CH2_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_GLB_CTRL_Bits.RST_CH2 */
#define IFX_EGTM_CLS_TOM_TGC_GLB_CTRL_RST_CH2_OFF (10u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_GLB_CTRL_Bits.RST_CH3 */
#define IFX_EGTM_CLS_TOM_TGC_GLB_CTRL_RST_CH3_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_GLB_CTRL_Bits.RST_CH3 */
#define IFX_EGTM_CLS_TOM_TGC_GLB_CTRL_RST_CH3_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_GLB_CTRL_Bits.RST_CH3 */
#define IFX_EGTM_CLS_TOM_TGC_GLB_CTRL_RST_CH3_OFF (11u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_GLB_CTRL_Bits.RST_CH4 */
#define IFX_EGTM_CLS_TOM_TGC_GLB_CTRL_RST_CH4_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_GLB_CTRL_Bits.RST_CH4 */
#define IFX_EGTM_CLS_TOM_TGC_GLB_CTRL_RST_CH4_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_GLB_CTRL_Bits.RST_CH4 */
#define IFX_EGTM_CLS_TOM_TGC_GLB_CTRL_RST_CH4_OFF (12u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_GLB_CTRL_Bits.RST_CH5 */
#define IFX_EGTM_CLS_TOM_TGC_GLB_CTRL_RST_CH5_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_GLB_CTRL_Bits.RST_CH5 */
#define IFX_EGTM_CLS_TOM_TGC_GLB_CTRL_RST_CH5_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_GLB_CTRL_Bits.RST_CH5 */
#define IFX_EGTM_CLS_TOM_TGC_GLB_CTRL_RST_CH5_OFF (13u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_GLB_CTRL_Bits.RST_CH6 */
#define IFX_EGTM_CLS_TOM_TGC_GLB_CTRL_RST_CH6_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_GLB_CTRL_Bits.RST_CH6 */
#define IFX_EGTM_CLS_TOM_TGC_GLB_CTRL_RST_CH6_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_GLB_CTRL_Bits.RST_CH6 */
#define IFX_EGTM_CLS_TOM_TGC_GLB_CTRL_RST_CH6_OFF (14u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_GLB_CTRL_Bits.RST_CH7 */
#define IFX_EGTM_CLS_TOM_TGC_GLB_CTRL_RST_CH7_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_GLB_CTRL_Bits.RST_CH7 */
#define IFX_EGTM_CLS_TOM_TGC_GLB_CTRL_RST_CH7_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_GLB_CTRL_Bits.RST_CH7 */
#define IFX_EGTM_CLS_TOM_TGC_GLB_CTRL_RST_CH7_OFF (15u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_GLB_CTRL_Bits.UPEN_CTRL0 */
#define IFX_EGTM_CLS_TOM_TGC_GLB_CTRL_UPEN_CTRL0_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_GLB_CTRL_Bits.UPEN_CTRL0 */
#define IFX_EGTM_CLS_TOM_TGC_GLB_CTRL_UPEN_CTRL0_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_GLB_CTRL_Bits.UPEN_CTRL0 */
#define IFX_EGTM_CLS_TOM_TGC_GLB_CTRL_UPEN_CTRL0_OFF (16u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_GLB_CTRL_Bits.UPEN_CTRL1 */
#define IFX_EGTM_CLS_TOM_TGC_GLB_CTRL_UPEN_CTRL1_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_GLB_CTRL_Bits.UPEN_CTRL1 */
#define IFX_EGTM_CLS_TOM_TGC_GLB_CTRL_UPEN_CTRL1_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_GLB_CTRL_Bits.UPEN_CTRL1 */
#define IFX_EGTM_CLS_TOM_TGC_GLB_CTRL_UPEN_CTRL1_OFF (18u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_GLB_CTRL_Bits.UPEN_CTRL2 */
#define IFX_EGTM_CLS_TOM_TGC_GLB_CTRL_UPEN_CTRL2_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_GLB_CTRL_Bits.UPEN_CTRL2 */
#define IFX_EGTM_CLS_TOM_TGC_GLB_CTRL_UPEN_CTRL2_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_GLB_CTRL_Bits.UPEN_CTRL2 */
#define IFX_EGTM_CLS_TOM_TGC_GLB_CTRL_UPEN_CTRL2_OFF (20u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_GLB_CTRL_Bits.UPEN_CTRL3 */
#define IFX_EGTM_CLS_TOM_TGC_GLB_CTRL_UPEN_CTRL3_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_GLB_CTRL_Bits.UPEN_CTRL3 */
#define IFX_EGTM_CLS_TOM_TGC_GLB_CTRL_UPEN_CTRL3_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_GLB_CTRL_Bits.UPEN_CTRL3 */
#define IFX_EGTM_CLS_TOM_TGC_GLB_CTRL_UPEN_CTRL3_OFF (22u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_GLB_CTRL_Bits.UPEN_CTRL4 */
#define IFX_EGTM_CLS_TOM_TGC_GLB_CTRL_UPEN_CTRL4_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_GLB_CTRL_Bits.UPEN_CTRL4 */
#define IFX_EGTM_CLS_TOM_TGC_GLB_CTRL_UPEN_CTRL4_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_GLB_CTRL_Bits.UPEN_CTRL4 */
#define IFX_EGTM_CLS_TOM_TGC_GLB_CTRL_UPEN_CTRL4_OFF (24u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_GLB_CTRL_Bits.UPEN_CTRL5 */
#define IFX_EGTM_CLS_TOM_TGC_GLB_CTRL_UPEN_CTRL5_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_GLB_CTRL_Bits.UPEN_CTRL5 */
#define IFX_EGTM_CLS_TOM_TGC_GLB_CTRL_UPEN_CTRL5_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_GLB_CTRL_Bits.UPEN_CTRL5 */
#define IFX_EGTM_CLS_TOM_TGC_GLB_CTRL_UPEN_CTRL5_OFF (26u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_GLB_CTRL_Bits.UPEN_CTRL6 */
#define IFX_EGTM_CLS_TOM_TGC_GLB_CTRL_UPEN_CTRL6_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_GLB_CTRL_Bits.UPEN_CTRL6 */
#define IFX_EGTM_CLS_TOM_TGC_GLB_CTRL_UPEN_CTRL6_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_GLB_CTRL_Bits.UPEN_CTRL6 */
#define IFX_EGTM_CLS_TOM_TGC_GLB_CTRL_UPEN_CTRL6_OFF (28u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_GLB_CTRL_Bits.UPEN_CTRL7 */
#define IFX_EGTM_CLS_TOM_TGC_GLB_CTRL_UPEN_CTRL7_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_GLB_CTRL_Bits.UPEN_CTRL7 */
#define IFX_EGTM_CLS_TOM_TGC_GLB_CTRL_UPEN_CTRL7_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_GLB_CTRL_Bits.UPEN_CTRL7 */
#define IFX_EGTM_CLS_TOM_TGC_GLB_CTRL_UPEN_CTRL7_OFF (30u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_ACT_TB_Bits.ACT_TB */
#define IFX_EGTM_CLS_TOM_TGC_ACT_TB_ACT_TB_LEN (24u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_ACT_TB_Bits.ACT_TB */
#define IFX_EGTM_CLS_TOM_TGC_ACT_TB_ACT_TB_MSK (0xffffffu)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_ACT_TB_Bits.ACT_TB */
#define IFX_EGTM_CLS_TOM_TGC_ACT_TB_ACT_TB_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_ACT_TB_Bits.TB_TRIG */
#define IFX_EGTM_CLS_TOM_TGC_ACT_TB_TB_TRIG_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_ACT_TB_Bits.TB_TRIG */
#define IFX_EGTM_CLS_TOM_TGC_ACT_TB_TB_TRIG_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_ACT_TB_Bits.TB_TRIG */
#define IFX_EGTM_CLS_TOM_TGC_ACT_TB_TB_TRIG_OFF (24u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_ACT_TB_Bits.TBU_SEL */
#define IFX_EGTM_CLS_TOM_TGC_ACT_TB_TBU_SEL_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_ACT_TB_Bits.TBU_SEL */
#define IFX_EGTM_CLS_TOM_TGC_ACT_TB_TBU_SEL_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_ACT_TB_Bits.TBU_SEL */
#define IFX_EGTM_CLS_TOM_TGC_ACT_TB_TBU_SEL_OFF (25u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_FUPD_CTRL_Bits.FUPD_CTRL0 */
#define IFX_EGTM_CLS_TOM_TGC_FUPD_CTRL_FUPD_CTRL0_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_FUPD_CTRL_Bits.FUPD_CTRL0 */
#define IFX_EGTM_CLS_TOM_TGC_FUPD_CTRL_FUPD_CTRL0_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_FUPD_CTRL_Bits.FUPD_CTRL0 */
#define IFX_EGTM_CLS_TOM_TGC_FUPD_CTRL_FUPD_CTRL0_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_FUPD_CTRL_Bits.FUPD_CTRL1 */
#define IFX_EGTM_CLS_TOM_TGC_FUPD_CTRL_FUPD_CTRL1_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_FUPD_CTRL_Bits.FUPD_CTRL1 */
#define IFX_EGTM_CLS_TOM_TGC_FUPD_CTRL_FUPD_CTRL1_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_FUPD_CTRL_Bits.FUPD_CTRL1 */
#define IFX_EGTM_CLS_TOM_TGC_FUPD_CTRL_FUPD_CTRL1_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_FUPD_CTRL_Bits.FUPD_CTRL2 */
#define IFX_EGTM_CLS_TOM_TGC_FUPD_CTRL_FUPD_CTRL2_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_FUPD_CTRL_Bits.FUPD_CTRL2 */
#define IFX_EGTM_CLS_TOM_TGC_FUPD_CTRL_FUPD_CTRL2_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_FUPD_CTRL_Bits.FUPD_CTRL2 */
#define IFX_EGTM_CLS_TOM_TGC_FUPD_CTRL_FUPD_CTRL2_OFF (4u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_FUPD_CTRL_Bits.FUPD_CTRL3 */
#define IFX_EGTM_CLS_TOM_TGC_FUPD_CTRL_FUPD_CTRL3_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_FUPD_CTRL_Bits.FUPD_CTRL3 */
#define IFX_EGTM_CLS_TOM_TGC_FUPD_CTRL_FUPD_CTRL3_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_FUPD_CTRL_Bits.FUPD_CTRL3 */
#define IFX_EGTM_CLS_TOM_TGC_FUPD_CTRL_FUPD_CTRL3_OFF (6u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_FUPD_CTRL_Bits.FUPD_CTRL4 */
#define IFX_EGTM_CLS_TOM_TGC_FUPD_CTRL_FUPD_CTRL4_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_FUPD_CTRL_Bits.FUPD_CTRL4 */
#define IFX_EGTM_CLS_TOM_TGC_FUPD_CTRL_FUPD_CTRL4_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_FUPD_CTRL_Bits.FUPD_CTRL4 */
#define IFX_EGTM_CLS_TOM_TGC_FUPD_CTRL_FUPD_CTRL4_OFF (8u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_FUPD_CTRL_Bits.FUPD_CTRL5 */
#define IFX_EGTM_CLS_TOM_TGC_FUPD_CTRL_FUPD_CTRL5_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_FUPD_CTRL_Bits.FUPD_CTRL5 */
#define IFX_EGTM_CLS_TOM_TGC_FUPD_CTRL_FUPD_CTRL5_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_FUPD_CTRL_Bits.FUPD_CTRL5 */
#define IFX_EGTM_CLS_TOM_TGC_FUPD_CTRL_FUPD_CTRL5_OFF (10u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_FUPD_CTRL_Bits.FUPD_CTRL6 */
#define IFX_EGTM_CLS_TOM_TGC_FUPD_CTRL_FUPD_CTRL6_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_FUPD_CTRL_Bits.FUPD_CTRL6 */
#define IFX_EGTM_CLS_TOM_TGC_FUPD_CTRL_FUPD_CTRL6_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_FUPD_CTRL_Bits.FUPD_CTRL6 */
#define IFX_EGTM_CLS_TOM_TGC_FUPD_CTRL_FUPD_CTRL6_OFF (12u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_FUPD_CTRL_Bits.FUPD_CTRL7 */
#define IFX_EGTM_CLS_TOM_TGC_FUPD_CTRL_FUPD_CTRL7_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_FUPD_CTRL_Bits.FUPD_CTRL7 */
#define IFX_EGTM_CLS_TOM_TGC_FUPD_CTRL_FUPD_CTRL7_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_FUPD_CTRL_Bits.FUPD_CTRL7 */
#define IFX_EGTM_CLS_TOM_TGC_FUPD_CTRL_FUPD_CTRL7_OFF (14u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_FUPD_CTRL_Bits.RSTCN0_CH0 */
#define IFX_EGTM_CLS_TOM_TGC_FUPD_CTRL_RSTCN0_CH0_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_FUPD_CTRL_Bits.RSTCN0_CH0 */
#define IFX_EGTM_CLS_TOM_TGC_FUPD_CTRL_RSTCN0_CH0_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_FUPD_CTRL_Bits.RSTCN0_CH0 */
#define IFX_EGTM_CLS_TOM_TGC_FUPD_CTRL_RSTCN0_CH0_OFF (16u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_FUPD_CTRL_Bits.RSTCN0_CH1 */
#define IFX_EGTM_CLS_TOM_TGC_FUPD_CTRL_RSTCN0_CH1_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_FUPD_CTRL_Bits.RSTCN0_CH1 */
#define IFX_EGTM_CLS_TOM_TGC_FUPD_CTRL_RSTCN0_CH1_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_FUPD_CTRL_Bits.RSTCN0_CH1 */
#define IFX_EGTM_CLS_TOM_TGC_FUPD_CTRL_RSTCN0_CH1_OFF (18u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_FUPD_CTRL_Bits.RSTCN0_CH2 */
#define IFX_EGTM_CLS_TOM_TGC_FUPD_CTRL_RSTCN0_CH2_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_FUPD_CTRL_Bits.RSTCN0_CH2 */
#define IFX_EGTM_CLS_TOM_TGC_FUPD_CTRL_RSTCN0_CH2_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_FUPD_CTRL_Bits.RSTCN0_CH2 */
#define IFX_EGTM_CLS_TOM_TGC_FUPD_CTRL_RSTCN0_CH2_OFF (20u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_FUPD_CTRL_Bits.RSTCN0_CH3 */
#define IFX_EGTM_CLS_TOM_TGC_FUPD_CTRL_RSTCN0_CH3_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_FUPD_CTRL_Bits.RSTCN0_CH3 */
#define IFX_EGTM_CLS_TOM_TGC_FUPD_CTRL_RSTCN0_CH3_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_FUPD_CTRL_Bits.RSTCN0_CH3 */
#define IFX_EGTM_CLS_TOM_TGC_FUPD_CTRL_RSTCN0_CH3_OFF (22u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_FUPD_CTRL_Bits.RSTCN0_CH4 */
#define IFX_EGTM_CLS_TOM_TGC_FUPD_CTRL_RSTCN0_CH4_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_FUPD_CTRL_Bits.RSTCN0_CH4 */
#define IFX_EGTM_CLS_TOM_TGC_FUPD_CTRL_RSTCN0_CH4_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_FUPD_CTRL_Bits.RSTCN0_CH4 */
#define IFX_EGTM_CLS_TOM_TGC_FUPD_CTRL_RSTCN0_CH4_OFF (24u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_FUPD_CTRL_Bits.RSTCN0_CH5 */
#define IFX_EGTM_CLS_TOM_TGC_FUPD_CTRL_RSTCN0_CH5_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_FUPD_CTRL_Bits.RSTCN0_CH5 */
#define IFX_EGTM_CLS_TOM_TGC_FUPD_CTRL_RSTCN0_CH5_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_FUPD_CTRL_Bits.RSTCN0_CH5 */
#define IFX_EGTM_CLS_TOM_TGC_FUPD_CTRL_RSTCN0_CH5_OFF (26u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_FUPD_CTRL_Bits.RSTCN0_CH6 */
#define IFX_EGTM_CLS_TOM_TGC_FUPD_CTRL_RSTCN0_CH6_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_FUPD_CTRL_Bits.RSTCN0_CH6 */
#define IFX_EGTM_CLS_TOM_TGC_FUPD_CTRL_RSTCN0_CH6_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_FUPD_CTRL_Bits.RSTCN0_CH6 */
#define IFX_EGTM_CLS_TOM_TGC_FUPD_CTRL_RSTCN0_CH6_OFF (28u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_FUPD_CTRL_Bits.RSTCN0_CH7 */
#define IFX_EGTM_CLS_TOM_TGC_FUPD_CTRL_RSTCN0_CH7_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_FUPD_CTRL_Bits.RSTCN0_CH7 */
#define IFX_EGTM_CLS_TOM_TGC_FUPD_CTRL_RSTCN0_CH7_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_FUPD_CTRL_Bits.RSTCN0_CH7 */
#define IFX_EGTM_CLS_TOM_TGC_FUPD_CTRL_RSTCN0_CH7_OFF (30u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_INT_TRIG_Bits.INT_TRIG0 */
#define IFX_EGTM_CLS_TOM_TGC_INT_TRIG_INT_TRIG0_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_INT_TRIG_Bits.INT_TRIG0 */
#define IFX_EGTM_CLS_TOM_TGC_INT_TRIG_INT_TRIG0_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_INT_TRIG_Bits.INT_TRIG0 */
#define IFX_EGTM_CLS_TOM_TGC_INT_TRIG_INT_TRIG0_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_INT_TRIG_Bits.INT_TRIG1 */
#define IFX_EGTM_CLS_TOM_TGC_INT_TRIG_INT_TRIG1_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_INT_TRIG_Bits.INT_TRIG1 */
#define IFX_EGTM_CLS_TOM_TGC_INT_TRIG_INT_TRIG1_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_INT_TRIG_Bits.INT_TRIG1 */
#define IFX_EGTM_CLS_TOM_TGC_INT_TRIG_INT_TRIG1_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_INT_TRIG_Bits.INT_TRIG2 */
#define IFX_EGTM_CLS_TOM_TGC_INT_TRIG_INT_TRIG2_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_INT_TRIG_Bits.INT_TRIG2 */
#define IFX_EGTM_CLS_TOM_TGC_INT_TRIG_INT_TRIG2_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_INT_TRIG_Bits.INT_TRIG2 */
#define IFX_EGTM_CLS_TOM_TGC_INT_TRIG_INT_TRIG2_OFF (4u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_INT_TRIG_Bits.INT_TRIG3 */
#define IFX_EGTM_CLS_TOM_TGC_INT_TRIG_INT_TRIG3_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_INT_TRIG_Bits.INT_TRIG3 */
#define IFX_EGTM_CLS_TOM_TGC_INT_TRIG_INT_TRIG3_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_INT_TRIG_Bits.INT_TRIG3 */
#define IFX_EGTM_CLS_TOM_TGC_INT_TRIG_INT_TRIG3_OFF (6u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_INT_TRIG_Bits.INT_TRIG4 */
#define IFX_EGTM_CLS_TOM_TGC_INT_TRIG_INT_TRIG4_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_INT_TRIG_Bits.INT_TRIG4 */
#define IFX_EGTM_CLS_TOM_TGC_INT_TRIG_INT_TRIG4_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_INT_TRIG_Bits.INT_TRIG4 */
#define IFX_EGTM_CLS_TOM_TGC_INT_TRIG_INT_TRIG4_OFF (8u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_INT_TRIG_Bits.INT_TRIG5 */
#define IFX_EGTM_CLS_TOM_TGC_INT_TRIG_INT_TRIG5_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_INT_TRIG_Bits.INT_TRIG5 */
#define IFX_EGTM_CLS_TOM_TGC_INT_TRIG_INT_TRIG5_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_INT_TRIG_Bits.INT_TRIG5 */
#define IFX_EGTM_CLS_TOM_TGC_INT_TRIG_INT_TRIG5_OFF (10u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_INT_TRIG_Bits.INT_TRIG6 */
#define IFX_EGTM_CLS_TOM_TGC_INT_TRIG_INT_TRIG6_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_INT_TRIG_Bits.INT_TRIG6 */
#define IFX_EGTM_CLS_TOM_TGC_INT_TRIG_INT_TRIG6_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_INT_TRIG_Bits.INT_TRIG6 */
#define IFX_EGTM_CLS_TOM_TGC_INT_TRIG_INT_TRIG6_OFF (12u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_INT_TRIG_Bits.INT_TRIG7 */
#define IFX_EGTM_CLS_TOM_TGC_INT_TRIG_INT_TRIG7_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_INT_TRIG_Bits.INT_TRIG7 */
#define IFX_EGTM_CLS_TOM_TGC_INT_TRIG_INT_TRIG7_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_INT_TRIG_Bits.INT_TRIG7 */
#define IFX_EGTM_CLS_TOM_TGC_INT_TRIG_INT_TRIG7_OFF (14u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_ENDIS_CTRL_Bits.ENDIS_CTRL0 */
#define IFX_EGTM_CLS_TOM_TGC_ENDIS_CTRL_ENDIS_CTRL0_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_ENDIS_CTRL_Bits.ENDIS_CTRL0 */
#define IFX_EGTM_CLS_TOM_TGC_ENDIS_CTRL_ENDIS_CTRL0_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_ENDIS_CTRL_Bits.ENDIS_CTRL0 */
#define IFX_EGTM_CLS_TOM_TGC_ENDIS_CTRL_ENDIS_CTRL0_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_ENDIS_CTRL_Bits.ENDIS_CTRL1 */
#define IFX_EGTM_CLS_TOM_TGC_ENDIS_CTRL_ENDIS_CTRL1_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_ENDIS_CTRL_Bits.ENDIS_CTRL1 */
#define IFX_EGTM_CLS_TOM_TGC_ENDIS_CTRL_ENDIS_CTRL1_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_ENDIS_CTRL_Bits.ENDIS_CTRL1 */
#define IFX_EGTM_CLS_TOM_TGC_ENDIS_CTRL_ENDIS_CTRL1_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_ENDIS_CTRL_Bits.ENDIS_CTRL2 */
#define IFX_EGTM_CLS_TOM_TGC_ENDIS_CTRL_ENDIS_CTRL2_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_ENDIS_CTRL_Bits.ENDIS_CTRL2 */
#define IFX_EGTM_CLS_TOM_TGC_ENDIS_CTRL_ENDIS_CTRL2_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_ENDIS_CTRL_Bits.ENDIS_CTRL2 */
#define IFX_EGTM_CLS_TOM_TGC_ENDIS_CTRL_ENDIS_CTRL2_OFF (4u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_ENDIS_CTRL_Bits.ENDIS_CTRL3 */
#define IFX_EGTM_CLS_TOM_TGC_ENDIS_CTRL_ENDIS_CTRL3_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_ENDIS_CTRL_Bits.ENDIS_CTRL3 */
#define IFX_EGTM_CLS_TOM_TGC_ENDIS_CTRL_ENDIS_CTRL3_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_ENDIS_CTRL_Bits.ENDIS_CTRL3 */
#define IFX_EGTM_CLS_TOM_TGC_ENDIS_CTRL_ENDIS_CTRL3_OFF (6u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_ENDIS_CTRL_Bits.ENDIS_CTRL4 */
#define IFX_EGTM_CLS_TOM_TGC_ENDIS_CTRL_ENDIS_CTRL4_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_ENDIS_CTRL_Bits.ENDIS_CTRL4 */
#define IFX_EGTM_CLS_TOM_TGC_ENDIS_CTRL_ENDIS_CTRL4_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_ENDIS_CTRL_Bits.ENDIS_CTRL4 */
#define IFX_EGTM_CLS_TOM_TGC_ENDIS_CTRL_ENDIS_CTRL4_OFF (8u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_ENDIS_CTRL_Bits.ENDIS_CTRL5 */
#define IFX_EGTM_CLS_TOM_TGC_ENDIS_CTRL_ENDIS_CTRL5_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_ENDIS_CTRL_Bits.ENDIS_CTRL5 */
#define IFX_EGTM_CLS_TOM_TGC_ENDIS_CTRL_ENDIS_CTRL5_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_ENDIS_CTRL_Bits.ENDIS_CTRL5 */
#define IFX_EGTM_CLS_TOM_TGC_ENDIS_CTRL_ENDIS_CTRL5_OFF (10u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_ENDIS_CTRL_Bits.ENDIS_CTRL6 */
#define IFX_EGTM_CLS_TOM_TGC_ENDIS_CTRL_ENDIS_CTRL6_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_ENDIS_CTRL_Bits.ENDIS_CTRL6 */
#define IFX_EGTM_CLS_TOM_TGC_ENDIS_CTRL_ENDIS_CTRL6_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_ENDIS_CTRL_Bits.ENDIS_CTRL6 */
#define IFX_EGTM_CLS_TOM_TGC_ENDIS_CTRL_ENDIS_CTRL6_OFF (12u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_ENDIS_CTRL_Bits.ENDIS_CTRL7 */
#define IFX_EGTM_CLS_TOM_TGC_ENDIS_CTRL_ENDIS_CTRL7_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_ENDIS_CTRL_Bits.ENDIS_CTRL7 */
#define IFX_EGTM_CLS_TOM_TGC_ENDIS_CTRL_ENDIS_CTRL7_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_ENDIS_CTRL_Bits.ENDIS_CTRL7 */
#define IFX_EGTM_CLS_TOM_TGC_ENDIS_CTRL_ENDIS_CTRL7_OFF (14u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_ENDIS_STAT_Bits.ENDIS_STAT0 */
#define IFX_EGTM_CLS_TOM_TGC_ENDIS_STAT_ENDIS_STAT0_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_ENDIS_STAT_Bits.ENDIS_STAT0 */
#define IFX_EGTM_CLS_TOM_TGC_ENDIS_STAT_ENDIS_STAT0_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_ENDIS_STAT_Bits.ENDIS_STAT0 */
#define IFX_EGTM_CLS_TOM_TGC_ENDIS_STAT_ENDIS_STAT0_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_ENDIS_STAT_Bits.ENDIS_STAT1 */
#define IFX_EGTM_CLS_TOM_TGC_ENDIS_STAT_ENDIS_STAT1_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_ENDIS_STAT_Bits.ENDIS_STAT1 */
#define IFX_EGTM_CLS_TOM_TGC_ENDIS_STAT_ENDIS_STAT1_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_ENDIS_STAT_Bits.ENDIS_STAT1 */
#define IFX_EGTM_CLS_TOM_TGC_ENDIS_STAT_ENDIS_STAT1_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_ENDIS_STAT_Bits.ENDIS_STAT2 */
#define IFX_EGTM_CLS_TOM_TGC_ENDIS_STAT_ENDIS_STAT2_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_ENDIS_STAT_Bits.ENDIS_STAT2 */
#define IFX_EGTM_CLS_TOM_TGC_ENDIS_STAT_ENDIS_STAT2_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_ENDIS_STAT_Bits.ENDIS_STAT2 */
#define IFX_EGTM_CLS_TOM_TGC_ENDIS_STAT_ENDIS_STAT2_OFF (4u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_ENDIS_STAT_Bits.ENDIS_STAT3 */
#define IFX_EGTM_CLS_TOM_TGC_ENDIS_STAT_ENDIS_STAT3_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_ENDIS_STAT_Bits.ENDIS_STAT3 */
#define IFX_EGTM_CLS_TOM_TGC_ENDIS_STAT_ENDIS_STAT3_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_ENDIS_STAT_Bits.ENDIS_STAT3 */
#define IFX_EGTM_CLS_TOM_TGC_ENDIS_STAT_ENDIS_STAT3_OFF (6u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_ENDIS_STAT_Bits.ENDIS_STAT4 */
#define IFX_EGTM_CLS_TOM_TGC_ENDIS_STAT_ENDIS_STAT4_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_ENDIS_STAT_Bits.ENDIS_STAT4 */
#define IFX_EGTM_CLS_TOM_TGC_ENDIS_STAT_ENDIS_STAT4_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_ENDIS_STAT_Bits.ENDIS_STAT4 */
#define IFX_EGTM_CLS_TOM_TGC_ENDIS_STAT_ENDIS_STAT4_OFF (8u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_ENDIS_STAT_Bits.ENDIS_STAT5 */
#define IFX_EGTM_CLS_TOM_TGC_ENDIS_STAT_ENDIS_STAT5_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_ENDIS_STAT_Bits.ENDIS_STAT5 */
#define IFX_EGTM_CLS_TOM_TGC_ENDIS_STAT_ENDIS_STAT5_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_ENDIS_STAT_Bits.ENDIS_STAT5 */
#define IFX_EGTM_CLS_TOM_TGC_ENDIS_STAT_ENDIS_STAT5_OFF (10u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_ENDIS_STAT_Bits.ENDIS_STAT6 */
#define IFX_EGTM_CLS_TOM_TGC_ENDIS_STAT_ENDIS_STAT6_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_ENDIS_STAT_Bits.ENDIS_STAT6 */
#define IFX_EGTM_CLS_TOM_TGC_ENDIS_STAT_ENDIS_STAT6_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_ENDIS_STAT_Bits.ENDIS_STAT6 */
#define IFX_EGTM_CLS_TOM_TGC_ENDIS_STAT_ENDIS_STAT6_OFF (12u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_ENDIS_STAT_Bits.ENDIS_STAT7 */
#define IFX_EGTM_CLS_TOM_TGC_ENDIS_STAT_ENDIS_STAT7_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_ENDIS_STAT_Bits.ENDIS_STAT7 */
#define IFX_EGTM_CLS_TOM_TGC_ENDIS_STAT_ENDIS_STAT7_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_ENDIS_STAT_Bits.ENDIS_STAT7 */
#define IFX_EGTM_CLS_TOM_TGC_ENDIS_STAT_ENDIS_STAT7_OFF (14u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_OUTEN_CTRL_Bits.OUTEN_CTRL0 */
#define IFX_EGTM_CLS_TOM_TGC_OUTEN_CTRL_OUTEN_CTRL0_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_OUTEN_CTRL_Bits.OUTEN_CTRL0 */
#define IFX_EGTM_CLS_TOM_TGC_OUTEN_CTRL_OUTEN_CTRL0_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_OUTEN_CTRL_Bits.OUTEN_CTRL0 */
#define IFX_EGTM_CLS_TOM_TGC_OUTEN_CTRL_OUTEN_CTRL0_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_OUTEN_CTRL_Bits.OUTEN_CTRL1 */
#define IFX_EGTM_CLS_TOM_TGC_OUTEN_CTRL_OUTEN_CTRL1_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_OUTEN_CTRL_Bits.OUTEN_CTRL1 */
#define IFX_EGTM_CLS_TOM_TGC_OUTEN_CTRL_OUTEN_CTRL1_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_OUTEN_CTRL_Bits.OUTEN_CTRL1 */
#define IFX_EGTM_CLS_TOM_TGC_OUTEN_CTRL_OUTEN_CTRL1_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_OUTEN_CTRL_Bits.OUTEN_CTRL2 */
#define IFX_EGTM_CLS_TOM_TGC_OUTEN_CTRL_OUTEN_CTRL2_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_OUTEN_CTRL_Bits.OUTEN_CTRL2 */
#define IFX_EGTM_CLS_TOM_TGC_OUTEN_CTRL_OUTEN_CTRL2_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_OUTEN_CTRL_Bits.OUTEN_CTRL2 */
#define IFX_EGTM_CLS_TOM_TGC_OUTEN_CTRL_OUTEN_CTRL2_OFF (4u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_OUTEN_CTRL_Bits.OUTEN_CTRL3 */
#define IFX_EGTM_CLS_TOM_TGC_OUTEN_CTRL_OUTEN_CTRL3_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_OUTEN_CTRL_Bits.OUTEN_CTRL3 */
#define IFX_EGTM_CLS_TOM_TGC_OUTEN_CTRL_OUTEN_CTRL3_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_OUTEN_CTRL_Bits.OUTEN_CTRL3 */
#define IFX_EGTM_CLS_TOM_TGC_OUTEN_CTRL_OUTEN_CTRL3_OFF (6u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_OUTEN_CTRL_Bits.OUTEN_CTRL4 */
#define IFX_EGTM_CLS_TOM_TGC_OUTEN_CTRL_OUTEN_CTRL4_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_OUTEN_CTRL_Bits.OUTEN_CTRL4 */
#define IFX_EGTM_CLS_TOM_TGC_OUTEN_CTRL_OUTEN_CTRL4_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_OUTEN_CTRL_Bits.OUTEN_CTRL4 */
#define IFX_EGTM_CLS_TOM_TGC_OUTEN_CTRL_OUTEN_CTRL4_OFF (8u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_OUTEN_CTRL_Bits.OUTEN_CTRL5 */
#define IFX_EGTM_CLS_TOM_TGC_OUTEN_CTRL_OUTEN_CTRL5_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_OUTEN_CTRL_Bits.OUTEN_CTRL5 */
#define IFX_EGTM_CLS_TOM_TGC_OUTEN_CTRL_OUTEN_CTRL5_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_OUTEN_CTRL_Bits.OUTEN_CTRL5 */
#define IFX_EGTM_CLS_TOM_TGC_OUTEN_CTRL_OUTEN_CTRL5_OFF (10u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_OUTEN_CTRL_Bits.OUTEN_CTRL6 */
#define IFX_EGTM_CLS_TOM_TGC_OUTEN_CTRL_OUTEN_CTRL6_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_OUTEN_CTRL_Bits.OUTEN_CTRL6 */
#define IFX_EGTM_CLS_TOM_TGC_OUTEN_CTRL_OUTEN_CTRL6_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_OUTEN_CTRL_Bits.OUTEN_CTRL6 */
#define IFX_EGTM_CLS_TOM_TGC_OUTEN_CTRL_OUTEN_CTRL6_OFF (12u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_OUTEN_CTRL_Bits.OUTEN_CTRL7 */
#define IFX_EGTM_CLS_TOM_TGC_OUTEN_CTRL_OUTEN_CTRL7_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_OUTEN_CTRL_Bits.OUTEN_CTRL7 */
#define IFX_EGTM_CLS_TOM_TGC_OUTEN_CTRL_OUTEN_CTRL7_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_OUTEN_CTRL_Bits.OUTEN_CTRL7 */
#define IFX_EGTM_CLS_TOM_TGC_OUTEN_CTRL_OUTEN_CTRL7_OFF (14u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_OUTEN_STAT_Bits.OUTEN_STAT0 */
#define IFX_EGTM_CLS_TOM_TGC_OUTEN_STAT_OUTEN_STAT0_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_OUTEN_STAT_Bits.OUTEN_STAT0 */
#define IFX_EGTM_CLS_TOM_TGC_OUTEN_STAT_OUTEN_STAT0_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_OUTEN_STAT_Bits.OUTEN_STAT0 */
#define IFX_EGTM_CLS_TOM_TGC_OUTEN_STAT_OUTEN_STAT0_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_OUTEN_STAT_Bits.OUTEN_STAT1 */
#define IFX_EGTM_CLS_TOM_TGC_OUTEN_STAT_OUTEN_STAT1_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_OUTEN_STAT_Bits.OUTEN_STAT1 */
#define IFX_EGTM_CLS_TOM_TGC_OUTEN_STAT_OUTEN_STAT1_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_OUTEN_STAT_Bits.OUTEN_STAT1 */
#define IFX_EGTM_CLS_TOM_TGC_OUTEN_STAT_OUTEN_STAT1_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_OUTEN_STAT_Bits.OUTEN_STAT2 */
#define IFX_EGTM_CLS_TOM_TGC_OUTEN_STAT_OUTEN_STAT2_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_OUTEN_STAT_Bits.OUTEN_STAT2 */
#define IFX_EGTM_CLS_TOM_TGC_OUTEN_STAT_OUTEN_STAT2_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_OUTEN_STAT_Bits.OUTEN_STAT2 */
#define IFX_EGTM_CLS_TOM_TGC_OUTEN_STAT_OUTEN_STAT2_OFF (4u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_OUTEN_STAT_Bits.OUTEN_STAT3 */
#define IFX_EGTM_CLS_TOM_TGC_OUTEN_STAT_OUTEN_STAT3_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_OUTEN_STAT_Bits.OUTEN_STAT3 */
#define IFX_EGTM_CLS_TOM_TGC_OUTEN_STAT_OUTEN_STAT3_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_OUTEN_STAT_Bits.OUTEN_STAT3 */
#define IFX_EGTM_CLS_TOM_TGC_OUTEN_STAT_OUTEN_STAT3_OFF (6u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_OUTEN_STAT_Bits.OUTEN_STAT4 */
#define IFX_EGTM_CLS_TOM_TGC_OUTEN_STAT_OUTEN_STAT4_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_OUTEN_STAT_Bits.OUTEN_STAT4 */
#define IFX_EGTM_CLS_TOM_TGC_OUTEN_STAT_OUTEN_STAT4_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_OUTEN_STAT_Bits.OUTEN_STAT4 */
#define IFX_EGTM_CLS_TOM_TGC_OUTEN_STAT_OUTEN_STAT4_OFF (8u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_OUTEN_STAT_Bits.OUTEN_STAT5 */
#define IFX_EGTM_CLS_TOM_TGC_OUTEN_STAT_OUTEN_STAT5_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_OUTEN_STAT_Bits.OUTEN_STAT5 */
#define IFX_EGTM_CLS_TOM_TGC_OUTEN_STAT_OUTEN_STAT5_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_OUTEN_STAT_Bits.OUTEN_STAT5 */
#define IFX_EGTM_CLS_TOM_TGC_OUTEN_STAT_OUTEN_STAT5_OFF (10u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_OUTEN_STAT_Bits.OUTEN_STAT6 */
#define IFX_EGTM_CLS_TOM_TGC_OUTEN_STAT_OUTEN_STAT6_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_OUTEN_STAT_Bits.OUTEN_STAT6 */
#define IFX_EGTM_CLS_TOM_TGC_OUTEN_STAT_OUTEN_STAT6_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_OUTEN_STAT_Bits.OUTEN_STAT6 */
#define IFX_EGTM_CLS_TOM_TGC_OUTEN_STAT_OUTEN_STAT6_OFF (12u)

/** \brief Length for Ifx_EGTM_CLS_TOM_TGC_OUTEN_STAT_Bits.OUTEN_STAT7 */
#define IFX_EGTM_CLS_TOM_TGC_OUTEN_STAT_OUTEN_STAT7_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_TOM_TGC_OUTEN_STAT_Bits.OUTEN_STAT7 */
#define IFX_EGTM_CLS_TOM_TGC_OUTEN_STAT_OUTEN_STAT7_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_TOM_TGC_OUTEN_STAT_Bits.OUTEN_STAT7 */
#define IFX_EGTM_CLS_TOM_TGC_OUTEN_STAT_OUTEN_STAT7_OFF (14u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.MODE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_MODE_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.MODE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_MODE_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.MODE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_MODE_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.TB12_SEL */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_TB12_SEL_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.TB12_SEL */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_TB12_SEL_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.TB12_SEL */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_TB12_SEL_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.ACB0 */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_ACB0_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.ACB0 */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_ACB0_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.ACB0 */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_ACB0_OFF (4u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.ACB41 */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_ACB41_LEN (4u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.ACB41 */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_ACB41_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.ACB41 */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_ACB41_OFF (5u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.CMP_CTRL */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_CMP_CTRL_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.CMP_CTRL */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_CMP_CTRL_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.CMP_CTRL */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_CMP_CTRL_OFF (9u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.EUPM */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_EUPM_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.EUPM */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_EUPM_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.EUPM */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_EUPM_OFF (10u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.SL */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_SL_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.SL */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_SL_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.SL */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_SL_OFF (11u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.CLK_SRC */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_CLK_SRC_LEN (4u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.CLK_SRC */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_CLK_SRC_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.CLK_SRC */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_CLK_SRC_OFF (12u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.WR_REQ */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_WR_REQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.WR_REQ */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_WR_REQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.WR_REQ */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_WR_REQ_OFF (16u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.TRIG_PULSE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_TRIG_PULSE_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.TRIG_PULSE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_TRIG_PULSE_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.TRIG_PULSE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_TRIG_PULSE_OFF (17u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.UDMODE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_UDMODE_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.UDMODE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_UDMODE_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.UDMODE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_UDMODE_OFF (18u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.RST_CCU0 */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_RST_CCU0_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.RST_CCU0 */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_RST_CCU0_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.RST_CCU0 */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_RST_CCU0_OFF (20u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.OSM_TRIG */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_OSM_TRIG_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.OSM_TRIG */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_OSM_TRIG_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.OSM_TRIG */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_OSM_TRIG_OFF (21u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.EXT_TRIG */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_EXT_TRIG_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.EXT_TRIG */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_EXT_TRIG_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.EXT_TRIG */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_EXT_TRIG_OFF (22u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.EXTTRIGOUT */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_EXTTRIGOUT_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.EXTTRIGOUT */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_EXTTRIGOUT_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.EXTTRIGOUT */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_EXTTRIGOUT_OFF (23u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.TRIGOUT */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_TRIGOUT_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.TRIGOUT */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_TRIGOUT_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.TRIGOUT */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_TRIGOUT_OFF (24u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.SLA */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_SLA_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.SLA */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_SLA_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.SLA */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_SLA_OFF (25u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.OSM */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_OSM_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.OSM */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_OSM_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.OSM */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_OSM_OFF (26u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.ABM */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_ABM_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.ABM */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_ABM_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.ABM */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_ABM_OFF (27u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.EXT_FUPD */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_EXT_FUPD_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.EXT_FUPD */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_EXT_FUPD_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.EXT_FUPD */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_EXT_FUPD_OFF (29u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.SOMB */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_SOMB_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.SOMB */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_SOMB_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.SOMB */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_SOMB_OFF (30u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.FREEZE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_FREEZE_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.FREEZE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_FREEZE_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMI_Bits.FREEZE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMI_FREEZE_OFF (31u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMC_Bits.MODE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMC_MODE_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMC_Bits.MODE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMC_MODE_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMC_Bits.MODE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMC_MODE_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMC_Bits.TB12_SEL */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMC_TB12_SEL_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMC_Bits.TB12_SEL */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMC_TB12_SEL_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMC_Bits.TB12_SEL */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMC_TB12_SEL_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMC_Bits.ACB10 */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMC_ACB10_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMC_Bits.ACB10 */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMC_ACB10_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMC_Bits.ACB10 */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMC_ACB10_OFF (4u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMC_Bits.ACB42 */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMC_ACB42_LEN (3u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMC_Bits.ACB42 */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMC_ACB42_MSK (0x7u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMC_Bits.ACB42 */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMC_ACB42_OFF (6u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMC_Bits.CMP_CTRL */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMC_CMP_CTRL_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMC_Bits.CMP_CTRL */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMC_CMP_CTRL_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMC_Bits.CMP_CTRL */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMC_CMP_CTRL_OFF (9u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMC_Bits.EUPM */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMC_EUPM_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMC_Bits.EUPM */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMC_EUPM_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMC_Bits.EUPM */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMC_EUPM_OFF (10u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMC_Bits.SL */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMC_SL_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMC_Bits.SL */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMC_SL_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMC_Bits.SL */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMC_SL_OFF (11u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMC_Bits.CLK_SRC */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMC_CLK_SRC_LEN (4u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMC_Bits.CLK_SRC */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMC_CLK_SRC_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMC_Bits.CLK_SRC */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMC_CLK_SRC_OFF (12u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMC_Bits.WR_REQ */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMC_WR_REQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMC_Bits.WR_REQ */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMC_WR_REQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMC_Bits.WR_REQ */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMC_WR_REQ_OFF (16u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMC_Bits.TRIG_PULSE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMC_TRIG_PULSE_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMC_Bits.TRIG_PULSE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMC_TRIG_PULSE_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMC_Bits.TRIG_PULSE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMC_TRIG_PULSE_OFF (17u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMC_Bits.UDMODE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMC_UDMODE_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMC_Bits.UDMODE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMC_UDMODE_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMC_Bits.UDMODE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMC_UDMODE_OFF (18u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMC_Bits.RST_CCU0 */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMC_RST_CCU0_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMC_Bits.RST_CCU0 */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMC_RST_CCU0_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMC_Bits.RST_CCU0 */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMC_RST_CCU0_OFF (20u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMC_Bits.OSM_TRIG */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMC_OSM_TRIG_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMC_Bits.OSM_TRIG */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMC_OSM_TRIG_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMC_Bits.OSM_TRIG */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMC_OSM_TRIG_OFF (21u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMC_Bits.EXT_TRIG */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMC_EXT_TRIG_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMC_Bits.EXT_TRIG */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMC_EXT_TRIG_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMC_Bits.EXT_TRIG */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMC_EXT_TRIG_OFF (22u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMC_Bits.EXTTRIGOUT */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMC_EXTTRIGOUT_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMC_Bits.EXTTRIGOUT */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMC_EXTTRIGOUT_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMC_Bits.EXTTRIGOUT */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMC_EXTTRIGOUT_OFF (23u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMC_Bits.TRIGOUT */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMC_TRIGOUT_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMC_Bits.TRIGOUT */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMC_TRIGOUT_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMC_Bits.TRIGOUT */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMC_TRIGOUT_OFF (24u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMC_Bits.OSM */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMC_OSM_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMC_Bits.OSM */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMC_OSM_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMC_Bits.OSM */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMC_OSM_OFF (26u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMC_Bits.EXT_FUPD */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMC_EXT_FUPD_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMC_Bits.EXT_FUPD */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMC_EXT_FUPD_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMC_Bits.EXT_FUPD */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMC_EXT_FUPD_OFF (29u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMC_Bits.SOMB */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMC_SOMB_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMC_Bits.SOMB */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMC_SOMB_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMC_Bits.SOMB */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMC_SOMB_OFF (30u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMC_Bits.FREEZE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMC_FREEZE_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMC_Bits.FREEZE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMC_FREEZE_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMC_Bits.FREEZE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMC_FREEZE_OFF (31u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.MODE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_MODE_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.MODE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_MODE_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.MODE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_MODE_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.TB12_SEL */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_TB12_SEL_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.TB12_SEL */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_TB12_SEL_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.TB12_SEL */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_TB12_SEL_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.BITREV */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_BITREV_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.BITREV */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_BITREV_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.BITREV */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_BITREV_OFF (6u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.SR0_TRIG */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_SR0_TRIG_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.SR0_TRIG */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_SR0_TRIG_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.SR0_TRIG */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_SR0_TRIG_OFF (7u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.ACB4 */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_ACB4_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.ACB4 */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_ACB4_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.ACB4 */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_ACB4_OFF (8u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.CMP_CTRL */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_CMP_CTRL_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.CMP_CTRL */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_CMP_CTRL_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.CMP_CTRL */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_CMP_CTRL_OFF (9u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.EUPM */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_EUPM_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.EUPM */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_EUPM_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.EUPM */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_EUPM_OFF (10u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.SL */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_SL_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.SL */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_SL_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.SL */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_SL_OFF (11u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.CLK_SRC */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_CLK_SRC_LEN (4u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.CLK_SRC */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_CLK_SRC_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.CLK_SRC */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_CLK_SRC_OFF (12u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.WR_REQ */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_WR_REQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.WR_REQ */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_WR_REQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.WR_REQ */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_WR_REQ_OFF (16u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.TRIG_PULSE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_TRIG_PULSE_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.TRIG_PULSE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_TRIG_PULSE_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.TRIG_PULSE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_TRIG_PULSE_OFF (17u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.UDMODE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_UDMODE_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.UDMODE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_UDMODE_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.UDMODE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_UDMODE_OFF (18u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.RST_CCU0 */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_RST_CCU0_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.RST_CCU0 */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_RST_CCU0_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.RST_CCU0 */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_RST_CCU0_OFF (20u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.OSM_TRIG */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_OSM_TRIG_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.OSM_TRIG */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_OSM_TRIG_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.OSM_TRIG */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_OSM_TRIG_OFF (21u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.EXT_TRIG */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_EXT_TRIG_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.EXT_TRIG */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_EXT_TRIG_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.EXT_TRIG */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_EXT_TRIG_OFF (22u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.EXTTRIGOUT */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_EXTTRIGOUT_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.EXTTRIGOUT */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_EXTTRIGOUT_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.EXTTRIGOUT */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_EXTTRIGOUT_OFF (23u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.TRIGOUT */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_TRIGOUT_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.TRIGOUT */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_TRIGOUT_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.TRIGOUT */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_TRIGOUT_OFF (24u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.SLA */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_SLA_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.SLA */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_SLA_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.SLA */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_SLA_OFF (25u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.OSM */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_OSM_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.OSM */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_OSM_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.OSM */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_OSM_OFF (26u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.ABM */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_ABM_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.ABM */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_ABM_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.ABM */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_ABM_OFF (27u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.EXT_FUPD */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_EXT_FUPD_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.EXT_FUPD */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_EXT_FUPD_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.EXT_FUPD */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_EXT_FUPD_OFF (29u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.SOMB */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_SOMB_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.SOMB */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_SOMB_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.SOMB */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_SOMB_OFF (30u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.FREEZE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_FREEZE_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.FREEZE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_FREEZE_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMP_Bits.FREEZE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMP_FREEZE_OFF (31u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.MODE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_MODE_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.MODE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_MODE_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.MODE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_MODE_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.TB12_SEL */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_TB12_SEL_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.TB12_SEL */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_TB12_SEL_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.TB12_SEL */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_TB12_SEL_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.ACB0 */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_ACB0_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.ACB0 */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_ACB0_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.ACB0 */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_ACB0_OFF (4u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.ACB21 */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_ACB21_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.ACB21 */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_ACB21_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.ACB21 */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_ACB21_OFF (5u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.DSO */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_DSO_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.DSO */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_DSO_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.DSO */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_DSO_OFF (7u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.ACB4 */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_ACB4_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.ACB4 */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_ACB4_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.ACB4 */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_ACB4_OFF (8u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.CMP_CTRL */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_CMP_CTRL_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.CMP_CTRL */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_CMP_CTRL_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.CMP_CTRL */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_CMP_CTRL_OFF (9u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.EUPM */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_EUPM_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.EUPM */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_EUPM_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.EUPM */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_EUPM_OFF (10u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.SL */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_SL_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.SL */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_SL_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.SL */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_SL_OFF (11u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.CLK_SRC */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_CLK_SRC_LEN (4u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.CLK_SRC */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_CLK_SRC_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.CLK_SRC */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_CLK_SRC_OFF (12u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.WR_REQ */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_WR_REQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.WR_REQ */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_WR_REQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.WR_REQ */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_WR_REQ_OFF (16u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.TRIG_PULSE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_TRIG_PULSE_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.TRIG_PULSE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_TRIG_PULSE_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.TRIG_PULSE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_TRIG_PULSE_OFF (17u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.UDMODE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_UDMODE_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.UDMODE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_UDMODE_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.UDMODE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_UDMODE_OFF (18u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.RST_CCU0 */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_RST_CCU0_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.RST_CCU0 */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_RST_CCU0_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.RST_CCU0 */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_RST_CCU0_OFF (20u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.OSM_TRIG */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_OSM_TRIG_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.OSM_TRIG */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_OSM_TRIG_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.OSM_TRIG */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_OSM_TRIG_OFF (21u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.EXT_TRIG */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_EXT_TRIG_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.EXT_TRIG */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_EXT_TRIG_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.EXT_TRIG */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_EXT_TRIG_OFF (22u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.EXTTRIGOUT */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_EXTTRIGOUT_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.EXTTRIGOUT */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_EXTTRIGOUT_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.EXTTRIGOUT */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_EXTTRIGOUT_OFF (23u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.TRIGOUT */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_TRIGOUT_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.TRIGOUT */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_TRIGOUT_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.TRIGOUT */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_TRIGOUT_OFF (24u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.SLA */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_SLA_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.SLA */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_SLA_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.SLA */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_SLA_OFF (25u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.OSM */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_OSM_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.OSM */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_OSM_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.OSM */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_OSM_OFF (26u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.ABM */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_ABM_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.ABM */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_ABM_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.ABM */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_ABM_OFF (27u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.EXT_FUPD */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_EXT_FUPD_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.EXT_FUPD */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_EXT_FUPD_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.EXT_FUPD */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_EXT_FUPD_OFF (29u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.SOMB */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_SOMB_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.SOMB */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_SOMB_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.SOMB */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_SOMB_OFF (30u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.FREEZE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_FREEZE_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.FREEZE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_FREEZE_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMS_Bits.FREEZE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMS_FREEZE_OFF (31u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMB_Bits.MODE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_MODE_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMB_Bits.MODE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_MODE_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMB_Bits.MODE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_MODE_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMB_Bits.TB12_SEL */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_TB12_SEL_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMB_Bits.TB12_SEL */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_TB12_SEL_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMB_Bits.TB12_SEL */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_TB12_SEL_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMB_Bits.ACB10 */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_ACB10_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMB_Bits.ACB10 */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_ACB10_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMB_Bits.ACB10 */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_ACB10_OFF (4u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMB_Bits.ACB42 */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_ACB42_LEN (3u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMB_Bits.ACB42 */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_ACB42_MSK (0x7u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMB_Bits.ACB42 */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_ACB42_OFF (6u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMB_Bits.CMP_CTRL */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_CMP_CTRL_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMB_Bits.CMP_CTRL */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_CMP_CTRL_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMB_Bits.CMP_CTRL */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_CMP_CTRL_OFF (9u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMB_Bits.EUPM */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_EUPM_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMB_Bits.EUPM */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_EUPM_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMB_Bits.EUPM */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_EUPM_OFF (10u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMB_Bits.SL */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_SL_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMB_Bits.SL */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_SL_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMB_Bits.SL */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_SL_OFF (11u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMB_Bits.CLK_SRC */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_CLK_SRC_LEN (4u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMB_Bits.CLK_SRC */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_CLK_SRC_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMB_Bits.CLK_SRC */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_CLK_SRC_OFF (12u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMB_Bits.WR_REQ */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_WR_REQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMB_Bits.WR_REQ */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_WR_REQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMB_Bits.WR_REQ */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_WR_REQ_OFF (16u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMB_Bits.TRIG_PULSE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_TRIG_PULSE_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMB_Bits.TRIG_PULSE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_TRIG_PULSE_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMB_Bits.TRIG_PULSE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_TRIG_PULSE_OFF (17u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMB_Bits.UDMODE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_UDMODE_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMB_Bits.UDMODE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_UDMODE_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMB_Bits.UDMODE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_UDMODE_OFF (18u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMB_Bits.RST_CCU0 */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_RST_CCU0_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMB_Bits.RST_CCU0 */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_RST_CCU0_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMB_Bits.RST_CCU0 */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_RST_CCU0_OFF (20u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMB_Bits.OSM_TRIG */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_OSM_TRIG_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMB_Bits.OSM_TRIG */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_OSM_TRIG_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMB_Bits.OSM_TRIG */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_OSM_TRIG_OFF (21u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMB_Bits.EXT_TRIG */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_EXT_TRIG_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMB_Bits.EXT_TRIG */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_EXT_TRIG_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMB_Bits.EXT_TRIG */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_EXT_TRIG_OFF (22u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMB_Bits.EXTTRIGOUT */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_EXTTRIGOUT_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMB_Bits.EXTTRIGOUT */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_EXTTRIGOUT_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMB_Bits.EXTTRIGOUT */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_EXTTRIGOUT_OFF (23u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMB_Bits.TRIGOUT */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_TRIGOUT_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMB_Bits.TRIGOUT */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_TRIGOUT_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMB_Bits.TRIGOUT */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_TRIGOUT_OFF (24u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMB_Bits.SLA */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_SLA_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMB_Bits.SLA */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_SLA_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMB_Bits.SLA */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_SLA_OFF (25u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMB_Bits.OSM */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_OSM_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMB_Bits.OSM */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_OSM_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMB_Bits.OSM */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_OSM_OFF (26u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMB_Bits.EXT_FUPD */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_EXT_FUPD_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMB_Bits.EXT_FUPD */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_EXT_FUPD_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMB_Bits.EXT_FUPD */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_EXT_FUPD_OFF (29u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMB_Bits.SOMB */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_SOMB_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMB_Bits.SOMB */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_SOMB_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMB_Bits.SOMB */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_SOMB_OFF (30u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMB_Bits.FREEZE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_FREEZE_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMB_Bits.FREEZE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_FREEZE_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SOMB_Bits.FREEZE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_FREEZE_OFF (31u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_Bits.MODE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_MODE_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_Bits.MODE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_MODE_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_Bits.MODE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_MODE_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_Bits.TB12_SEL */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_TB12_SEL_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_Bits.TB12_SEL */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_TB12_SEL_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_Bits.TB12_SEL */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_TB12_SEL_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_Bits.ACB */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_ACB_LEN (5u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_Bits.ACB */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_ACB_MSK (0x1fu)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_Bits.ACB */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_ACB_OFF (4u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_Bits.CMP_CTRL */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_CMP_CTRL_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_Bits.CMP_CTRL */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_CMP_CTRL_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_Bits.CMP_CTRL */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_CMP_CTRL_OFF (9u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_Bits.EUPM */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_EUPM_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_Bits.EUPM */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_EUPM_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_Bits.EUPM */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_EUPM_OFF (10u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_Bits.SL */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SL_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_Bits.SL */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SL_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_Bits.SL */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SL_OFF (11u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_Bits.CLK_SRC */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_CLK_SRC_LEN (4u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_Bits.CLK_SRC */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_CLK_SRC_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_Bits.CLK_SRC */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_CLK_SRC_OFF (12u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_Bits.WR_REQ */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_WR_REQ_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_Bits.WR_REQ */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_WR_REQ_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_Bits.WR_REQ */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_WR_REQ_OFF (16u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_Bits.TRIG_PULSE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_TRIG_PULSE_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_Bits.TRIG_PULSE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_TRIG_PULSE_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_Bits.TRIG_PULSE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_TRIG_PULSE_OFF (17u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_Bits.UDMODE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_UDMODE_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_Bits.UDMODE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_UDMODE_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_Bits.UDMODE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_UDMODE_OFF (18u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_Bits.RST_CCU0 */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_RST_CCU0_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_Bits.RST_CCU0 */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_RST_CCU0_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_Bits.RST_CCU0 */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_RST_CCU0_OFF (20u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_Bits.OSM_TRIG */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_OSM_TRIG_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_Bits.OSM_TRIG */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_OSM_TRIG_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_Bits.OSM_TRIG */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_OSM_TRIG_OFF (21u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_Bits.EXT_TRIG */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_EXT_TRIG_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_Bits.EXT_TRIG */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_EXT_TRIG_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_Bits.EXT_TRIG */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_EXT_TRIG_OFF (22u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_Bits.EXTTRIGOUT */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_EXTTRIGOUT_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_Bits.EXTTRIGOUT */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_EXTTRIGOUT_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_Bits.EXTTRIGOUT */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_EXTTRIGOUT_OFF (23u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_Bits.TRIGOUT */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_TRIGOUT_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_Bits.TRIGOUT */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_TRIGOUT_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_Bits.TRIGOUT */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_TRIGOUT_OFF (24u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_Bits.OSM */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_OSM_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_Bits.OSM */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_OSM_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_Bits.OSM */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_OSM_OFF (26u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_Bits.EXT_FUPD */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_EXT_FUPD_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_Bits.EXT_FUPD */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_EXT_FUPD_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_Bits.EXT_FUPD */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_EXT_FUPD_OFF (29u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_Bits.SOMB */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_Bits.SOMB */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_Bits.SOMB */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SOMB_OFF (30u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_Bits.FREEZE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_FREEZE_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_Bits.FREEZE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_FREEZE_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_Bits.FREEZE */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_FREEZE_OFF (31u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_SR0_Bits.SR0 */
#define IFX_EGTM_CLS_ATOM_CH_SR0_SR0_LEN (24u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_SR0_Bits.SR0 */
#define IFX_EGTM_CLS_ATOM_CH_SR0_SR0_MSK (0xffffffu)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_SR0_Bits.SR0 */
#define IFX_EGTM_CLS_ATOM_CH_SR0_SR0_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_SR1_Bits.SR1 */
#define IFX_EGTM_CLS_ATOM_CH_SR1_SR1_LEN (24u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_SR1_Bits.SR1 */
#define IFX_EGTM_CLS_ATOM_CH_SR1_SR1_MSK (0xffffffu)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_SR1_Bits.SR1 */
#define IFX_EGTM_CLS_ATOM_CH_SR1_SR1_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CM0_Bits.CM0 */
#define IFX_EGTM_CLS_ATOM_CH_CM0_CM0_LEN (24u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CM0_Bits.CM0 */
#define IFX_EGTM_CLS_ATOM_CH_CM0_CM0_MSK (0xffffffu)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CM0_Bits.CM0 */
#define IFX_EGTM_CLS_ATOM_CH_CM0_CM0_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CM1_Bits.CM1 */
#define IFX_EGTM_CLS_ATOM_CH_CM1_CM1_LEN (24u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CM1_Bits.CM1 */
#define IFX_EGTM_CLS_ATOM_CH_CM1_CM1_MSK (0xffffffu)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CM1_Bits.CM1 */
#define IFX_EGTM_CLS_ATOM_CH_CM1_CM1_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CN0_Bits.CN0 */
#define IFX_EGTM_CLS_ATOM_CH_CN0_CN0_LEN (24u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CN0_Bits.CN0 */
#define IFX_EGTM_CLS_ATOM_CH_CN0_CN0_MSK (0xffffffu)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CN0_Bits.CN0 */
#define IFX_EGTM_CLS_ATOM_CH_CN0_CN0_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_STAT_Bits.OL */
#define IFX_EGTM_CLS_ATOM_CH_STAT_OL_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_STAT_Bits.OL */
#define IFX_EGTM_CLS_ATOM_CH_STAT_OL_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_STAT_Bits.OL */
#define IFX_EGTM_CLS_ATOM_CH_STAT_OL_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_STAT_Bits.ACBI */
#define IFX_EGTM_CLS_ATOM_CH_STAT_ACBI_LEN (5u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_STAT_Bits.ACBI */
#define IFX_EGTM_CLS_ATOM_CH_STAT_ACBI_MSK (0x1fu)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_STAT_Bits.ACBI */
#define IFX_EGTM_CLS_ATOM_CH_STAT_ACBI_OFF (16u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_STAT_Bits.DV */
#define IFX_EGTM_CLS_ATOM_CH_STAT_DV_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_STAT_Bits.DV */
#define IFX_EGTM_CLS_ATOM_CH_STAT_DV_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_STAT_Bits.DV */
#define IFX_EGTM_CLS_ATOM_CH_STAT_DV_OFF (21u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_STAT_Bits.WRF */
#define IFX_EGTM_CLS_ATOM_CH_STAT_WRF_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_STAT_Bits.WRF */
#define IFX_EGTM_CLS_ATOM_CH_STAT_WRF_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_STAT_Bits.WRF */
#define IFX_EGTM_CLS_ATOM_CH_STAT_WRF_OFF (22u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_STAT_Bits.DR */
#define IFX_EGTM_CLS_ATOM_CH_STAT_DR_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_STAT_Bits.DR */
#define IFX_EGTM_CLS_ATOM_CH_STAT_DR_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_STAT_Bits.DR */
#define IFX_EGTM_CLS_ATOM_CH_STAT_DR_OFF (23u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_STAT_Bits.ACBO */
#define IFX_EGTM_CLS_ATOM_CH_STAT_ACBO_LEN (5u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_STAT_Bits.ACBO */
#define IFX_EGTM_CLS_ATOM_CH_STAT_ACBO_MSK (0x1fu)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_STAT_Bits.ACBO */
#define IFX_EGTM_CLS_ATOM_CH_STAT_ACBO_OFF (24u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_STAT_Bits.OSM_RTF */
#define IFX_EGTM_CLS_ATOM_CH_STAT_OSM_RTF_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_STAT_Bits.OSM_RTF */
#define IFX_EGTM_CLS_ATOM_CH_STAT_OSM_RTF_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_STAT_Bits.OSM_RTF */
#define IFX_EGTM_CLS_ATOM_CH_STAT_OSM_RTF_OFF (29u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_IRQ_NOTIFY_Bits.CCU0TC */
#define IFX_EGTM_CLS_ATOM_CH_IRQ_NOTIFY_CCU0TC_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_IRQ_NOTIFY_Bits.CCU0TC */
#define IFX_EGTM_CLS_ATOM_CH_IRQ_NOTIFY_CCU0TC_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_IRQ_NOTIFY_Bits.CCU0TC */
#define IFX_EGTM_CLS_ATOM_CH_IRQ_NOTIFY_CCU0TC_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_IRQ_NOTIFY_Bits.CCU1TC */
#define IFX_EGTM_CLS_ATOM_CH_IRQ_NOTIFY_CCU1TC_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_IRQ_NOTIFY_Bits.CCU1TC */
#define IFX_EGTM_CLS_ATOM_CH_IRQ_NOTIFY_CCU1TC_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_IRQ_NOTIFY_Bits.CCU1TC */
#define IFX_EGTM_CLS_ATOM_CH_IRQ_NOTIFY_CCU1TC_OFF (1u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_IRQ_EN_Bits.CCU0TC_IRQ_EN */
#define IFX_EGTM_CLS_ATOM_CH_IRQ_EN_CCU0TC_IRQ_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_IRQ_EN_Bits.CCU0TC_IRQ_EN */
#define IFX_EGTM_CLS_ATOM_CH_IRQ_EN_CCU0TC_IRQ_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_IRQ_EN_Bits.CCU0TC_IRQ_EN */
#define IFX_EGTM_CLS_ATOM_CH_IRQ_EN_CCU0TC_IRQ_EN_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_IRQ_EN_Bits.CCU1TC_IRQ_EN */
#define IFX_EGTM_CLS_ATOM_CH_IRQ_EN_CCU1TC_IRQ_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_IRQ_EN_Bits.CCU1TC_IRQ_EN */
#define IFX_EGTM_CLS_ATOM_CH_IRQ_EN_CCU1TC_IRQ_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_IRQ_EN_Bits.CCU1TC_IRQ_EN */
#define IFX_EGTM_CLS_ATOM_CH_IRQ_EN_CCU1TC_IRQ_EN_OFF (1u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_IRQ_FORCINT_Bits.TRG_CCU0TC */
#define IFX_EGTM_CLS_ATOM_CH_IRQ_FORCINT_TRG_CCU0TC_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_IRQ_FORCINT_Bits.TRG_CCU0TC */
#define IFX_EGTM_CLS_ATOM_CH_IRQ_FORCINT_TRG_CCU0TC_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_IRQ_FORCINT_Bits.TRG_CCU0TC */
#define IFX_EGTM_CLS_ATOM_CH_IRQ_FORCINT_TRG_CCU0TC_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_IRQ_FORCINT_Bits.TRG_CCU1TC */
#define IFX_EGTM_CLS_ATOM_CH_IRQ_FORCINT_TRG_CCU1TC_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_IRQ_FORCINT_Bits.TRG_CCU1TC */
#define IFX_EGTM_CLS_ATOM_CH_IRQ_FORCINT_TRG_CCU1TC_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_IRQ_FORCINT_Bits.TRG_CCU1TC */
#define IFX_EGTM_CLS_ATOM_CH_IRQ_FORCINT_TRG_CCU1TC_OFF (1u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_IRQ_MODE_Bits.IRQ_MODE */
#define IFX_EGTM_CLS_ATOM_CH_IRQ_MODE_IRQ_MODE_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_IRQ_MODE_Bits.IRQ_MODE */
#define IFX_EGTM_CLS_ATOM_CH_IRQ_MODE_IRQ_MODE_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_IRQ_MODE_Bits.IRQ_MODE */
#define IFX_EGTM_CLS_ATOM_CH_IRQ_MODE_IRQ_MODE_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL2_Bits.HRES */
#define IFX_EGTM_CLS_ATOM_CH_CTRL2_HRES_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL2_Bits.HRES */
#define IFX_EGTM_CLS_ATOM_CH_CTRL2_HRES_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL2_Bits.HRES */
#define IFX_EGTM_CLS_ATOM_CH_CTRL2_HRES_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SR_Bits.SL_SR */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SR_SL_SR_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SR_Bits.SL_SR */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SR_SL_SR_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SR_Bits.SL_SR */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SR_SL_SR_OFF (11u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_CH_CTRL_SR_Bits.CLK_SRC_SR */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SR_CLK_SRC_SR_LEN (4u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_CH_CTRL_SR_Bits.CLK_SRC_SR */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SR_CLK_SRC_SR_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_CH_CTRL_SR_Bits.CLK_SRC_SR */
#define IFX_EGTM_CLS_ATOM_CH_CTRL_SR_CLK_SRC_SR_OFF (12u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_GLB_CTRL_Bits.HOST_TRIG */
#define IFX_EGTM_CLS_ATOM_AGC_GLB_CTRL_HOST_TRIG_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_GLB_CTRL_Bits.HOST_TRIG */
#define IFX_EGTM_CLS_ATOM_AGC_GLB_CTRL_HOST_TRIG_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_GLB_CTRL_Bits.HOST_TRIG */
#define IFX_EGTM_CLS_ATOM_AGC_GLB_CTRL_HOST_TRIG_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_GLB_CTRL_Bits.RST_CH0 */
#define IFX_EGTM_CLS_ATOM_AGC_GLB_CTRL_RST_CH0_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_GLB_CTRL_Bits.RST_CH0 */
#define IFX_EGTM_CLS_ATOM_AGC_GLB_CTRL_RST_CH0_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_GLB_CTRL_Bits.RST_CH0 */
#define IFX_EGTM_CLS_ATOM_AGC_GLB_CTRL_RST_CH0_OFF (8u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_GLB_CTRL_Bits.RST_CH1 */
#define IFX_EGTM_CLS_ATOM_AGC_GLB_CTRL_RST_CH1_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_GLB_CTRL_Bits.RST_CH1 */
#define IFX_EGTM_CLS_ATOM_AGC_GLB_CTRL_RST_CH1_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_GLB_CTRL_Bits.RST_CH1 */
#define IFX_EGTM_CLS_ATOM_AGC_GLB_CTRL_RST_CH1_OFF (9u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_GLB_CTRL_Bits.RST_CH2 */
#define IFX_EGTM_CLS_ATOM_AGC_GLB_CTRL_RST_CH2_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_GLB_CTRL_Bits.RST_CH2 */
#define IFX_EGTM_CLS_ATOM_AGC_GLB_CTRL_RST_CH2_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_GLB_CTRL_Bits.RST_CH2 */
#define IFX_EGTM_CLS_ATOM_AGC_GLB_CTRL_RST_CH2_OFF (10u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_GLB_CTRL_Bits.RST_CH3 */
#define IFX_EGTM_CLS_ATOM_AGC_GLB_CTRL_RST_CH3_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_GLB_CTRL_Bits.RST_CH3 */
#define IFX_EGTM_CLS_ATOM_AGC_GLB_CTRL_RST_CH3_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_GLB_CTRL_Bits.RST_CH3 */
#define IFX_EGTM_CLS_ATOM_AGC_GLB_CTRL_RST_CH3_OFF (11u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_GLB_CTRL_Bits.RST_CH4 */
#define IFX_EGTM_CLS_ATOM_AGC_GLB_CTRL_RST_CH4_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_GLB_CTRL_Bits.RST_CH4 */
#define IFX_EGTM_CLS_ATOM_AGC_GLB_CTRL_RST_CH4_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_GLB_CTRL_Bits.RST_CH4 */
#define IFX_EGTM_CLS_ATOM_AGC_GLB_CTRL_RST_CH4_OFF (12u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_GLB_CTRL_Bits.RST_CH5 */
#define IFX_EGTM_CLS_ATOM_AGC_GLB_CTRL_RST_CH5_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_GLB_CTRL_Bits.RST_CH5 */
#define IFX_EGTM_CLS_ATOM_AGC_GLB_CTRL_RST_CH5_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_GLB_CTRL_Bits.RST_CH5 */
#define IFX_EGTM_CLS_ATOM_AGC_GLB_CTRL_RST_CH5_OFF (13u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_GLB_CTRL_Bits.RST_CH6 */
#define IFX_EGTM_CLS_ATOM_AGC_GLB_CTRL_RST_CH6_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_GLB_CTRL_Bits.RST_CH6 */
#define IFX_EGTM_CLS_ATOM_AGC_GLB_CTRL_RST_CH6_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_GLB_CTRL_Bits.RST_CH6 */
#define IFX_EGTM_CLS_ATOM_AGC_GLB_CTRL_RST_CH6_OFF (14u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_GLB_CTRL_Bits.RST_CH7 */
#define IFX_EGTM_CLS_ATOM_AGC_GLB_CTRL_RST_CH7_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_GLB_CTRL_Bits.RST_CH7 */
#define IFX_EGTM_CLS_ATOM_AGC_GLB_CTRL_RST_CH7_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_GLB_CTRL_Bits.RST_CH7 */
#define IFX_EGTM_CLS_ATOM_AGC_GLB_CTRL_RST_CH7_OFF (15u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_GLB_CTRL_Bits.UPEN_CTRL0 */
#define IFX_EGTM_CLS_ATOM_AGC_GLB_CTRL_UPEN_CTRL0_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_GLB_CTRL_Bits.UPEN_CTRL0 */
#define IFX_EGTM_CLS_ATOM_AGC_GLB_CTRL_UPEN_CTRL0_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_GLB_CTRL_Bits.UPEN_CTRL0 */
#define IFX_EGTM_CLS_ATOM_AGC_GLB_CTRL_UPEN_CTRL0_OFF (16u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_GLB_CTRL_Bits.UPEN_CTRL1 */
#define IFX_EGTM_CLS_ATOM_AGC_GLB_CTRL_UPEN_CTRL1_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_GLB_CTRL_Bits.UPEN_CTRL1 */
#define IFX_EGTM_CLS_ATOM_AGC_GLB_CTRL_UPEN_CTRL1_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_GLB_CTRL_Bits.UPEN_CTRL1 */
#define IFX_EGTM_CLS_ATOM_AGC_GLB_CTRL_UPEN_CTRL1_OFF (18u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_GLB_CTRL_Bits.UPEN_CTRL2 */
#define IFX_EGTM_CLS_ATOM_AGC_GLB_CTRL_UPEN_CTRL2_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_GLB_CTRL_Bits.UPEN_CTRL2 */
#define IFX_EGTM_CLS_ATOM_AGC_GLB_CTRL_UPEN_CTRL2_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_GLB_CTRL_Bits.UPEN_CTRL2 */
#define IFX_EGTM_CLS_ATOM_AGC_GLB_CTRL_UPEN_CTRL2_OFF (20u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_GLB_CTRL_Bits.UPEN_CTRL3 */
#define IFX_EGTM_CLS_ATOM_AGC_GLB_CTRL_UPEN_CTRL3_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_GLB_CTRL_Bits.UPEN_CTRL3 */
#define IFX_EGTM_CLS_ATOM_AGC_GLB_CTRL_UPEN_CTRL3_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_GLB_CTRL_Bits.UPEN_CTRL3 */
#define IFX_EGTM_CLS_ATOM_AGC_GLB_CTRL_UPEN_CTRL3_OFF (22u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_GLB_CTRL_Bits.UPEN_CTRL4 */
#define IFX_EGTM_CLS_ATOM_AGC_GLB_CTRL_UPEN_CTRL4_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_GLB_CTRL_Bits.UPEN_CTRL4 */
#define IFX_EGTM_CLS_ATOM_AGC_GLB_CTRL_UPEN_CTRL4_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_GLB_CTRL_Bits.UPEN_CTRL4 */
#define IFX_EGTM_CLS_ATOM_AGC_GLB_CTRL_UPEN_CTRL4_OFF (24u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_GLB_CTRL_Bits.UPEN_CTRL5 */
#define IFX_EGTM_CLS_ATOM_AGC_GLB_CTRL_UPEN_CTRL5_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_GLB_CTRL_Bits.UPEN_CTRL5 */
#define IFX_EGTM_CLS_ATOM_AGC_GLB_CTRL_UPEN_CTRL5_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_GLB_CTRL_Bits.UPEN_CTRL5 */
#define IFX_EGTM_CLS_ATOM_AGC_GLB_CTRL_UPEN_CTRL5_OFF (26u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_GLB_CTRL_Bits.UPEN_CTRL6 */
#define IFX_EGTM_CLS_ATOM_AGC_GLB_CTRL_UPEN_CTRL6_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_GLB_CTRL_Bits.UPEN_CTRL6 */
#define IFX_EGTM_CLS_ATOM_AGC_GLB_CTRL_UPEN_CTRL6_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_GLB_CTRL_Bits.UPEN_CTRL6 */
#define IFX_EGTM_CLS_ATOM_AGC_GLB_CTRL_UPEN_CTRL6_OFF (28u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_GLB_CTRL_Bits.UPEN_CTRL7 */
#define IFX_EGTM_CLS_ATOM_AGC_GLB_CTRL_UPEN_CTRL7_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_GLB_CTRL_Bits.UPEN_CTRL7 */
#define IFX_EGTM_CLS_ATOM_AGC_GLB_CTRL_UPEN_CTRL7_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_GLB_CTRL_Bits.UPEN_CTRL7 */
#define IFX_EGTM_CLS_ATOM_AGC_GLB_CTRL_UPEN_CTRL7_OFF (30u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_ENDIS_CTRL_Bits.ENDIS_CTRL0 */
#define IFX_EGTM_CLS_ATOM_AGC_ENDIS_CTRL_ENDIS_CTRL0_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_ENDIS_CTRL_Bits.ENDIS_CTRL0 */
#define IFX_EGTM_CLS_ATOM_AGC_ENDIS_CTRL_ENDIS_CTRL0_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_ENDIS_CTRL_Bits.ENDIS_CTRL0 */
#define IFX_EGTM_CLS_ATOM_AGC_ENDIS_CTRL_ENDIS_CTRL0_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_ENDIS_CTRL_Bits.ENDIS_CTRL1 */
#define IFX_EGTM_CLS_ATOM_AGC_ENDIS_CTRL_ENDIS_CTRL1_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_ENDIS_CTRL_Bits.ENDIS_CTRL1 */
#define IFX_EGTM_CLS_ATOM_AGC_ENDIS_CTRL_ENDIS_CTRL1_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_ENDIS_CTRL_Bits.ENDIS_CTRL1 */
#define IFX_EGTM_CLS_ATOM_AGC_ENDIS_CTRL_ENDIS_CTRL1_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_ENDIS_CTRL_Bits.ENDIS_CTRL2 */
#define IFX_EGTM_CLS_ATOM_AGC_ENDIS_CTRL_ENDIS_CTRL2_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_ENDIS_CTRL_Bits.ENDIS_CTRL2 */
#define IFX_EGTM_CLS_ATOM_AGC_ENDIS_CTRL_ENDIS_CTRL2_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_ENDIS_CTRL_Bits.ENDIS_CTRL2 */
#define IFX_EGTM_CLS_ATOM_AGC_ENDIS_CTRL_ENDIS_CTRL2_OFF (4u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_ENDIS_CTRL_Bits.ENDIS_CTRL3 */
#define IFX_EGTM_CLS_ATOM_AGC_ENDIS_CTRL_ENDIS_CTRL3_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_ENDIS_CTRL_Bits.ENDIS_CTRL3 */
#define IFX_EGTM_CLS_ATOM_AGC_ENDIS_CTRL_ENDIS_CTRL3_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_ENDIS_CTRL_Bits.ENDIS_CTRL3 */
#define IFX_EGTM_CLS_ATOM_AGC_ENDIS_CTRL_ENDIS_CTRL3_OFF (6u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_ENDIS_CTRL_Bits.ENDIS_CTRL4 */
#define IFX_EGTM_CLS_ATOM_AGC_ENDIS_CTRL_ENDIS_CTRL4_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_ENDIS_CTRL_Bits.ENDIS_CTRL4 */
#define IFX_EGTM_CLS_ATOM_AGC_ENDIS_CTRL_ENDIS_CTRL4_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_ENDIS_CTRL_Bits.ENDIS_CTRL4 */
#define IFX_EGTM_CLS_ATOM_AGC_ENDIS_CTRL_ENDIS_CTRL4_OFF (8u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_ENDIS_CTRL_Bits.ENDIS_CTRL5 */
#define IFX_EGTM_CLS_ATOM_AGC_ENDIS_CTRL_ENDIS_CTRL5_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_ENDIS_CTRL_Bits.ENDIS_CTRL5 */
#define IFX_EGTM_CLS_ATOM_AGC_ENDIS_CTRL_ENDIS_CTRL5_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_ENDIS_CTRL_Bits.ENDIS_CTRL5 */
#define IFX_EGTM_CLS_ATOM_AGC_ENDIS_CTRL_ENDIS_CTRL5_OFF (10u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_ENDIS_CTRL_Bits.ENDIS_CTRL6 */
#define IFX_EGTM_CLS_ATOM_AGC_ENDIS_CTRL_ENDIS_CTRL6_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_ENDIS_CTRL_Bits.ENDIS_CTRL6 */
#define IFX_EGTM_CLS_ATOM_AGC_ENDIS_CTRL_ENDIS_CTRL6_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_ENDIS_CTRL_Bits.ENDIS_CTRL6 */
#define IFX_EGTM_CLS_ATOM_AGC_ENDIS_CTRL_ENDIS_CTRL6_OFF (12u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_ENDIS_CTRL_Bits.ENDIS_CTRL7 */
#define IFX_EGTM_CLS_ATOM_AGC_ENDIS_CTRL_ENDIS_CTRL7_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_ENDIS_CTRL_Bits.ENDIS_CTRL7 */
#define IFX_EGTM_CLS_ATOM_AGC_ENDIS_CTRL_ENDIS_CTRL7_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_ENDIS_CTRL_Bits.ENDIS_CTRL7 */
#define IFX_EGTM_CLS_ATOM_AGC_ENDIS_CTRL_ENDIS_CTRL7_OFF (14u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_ENDIS_STAT_Bits.ENDIS_STAT0 */
#define IFX_EGTM_CLS_ATOM_AGC_ENDIS_STAT_ENDIS_STAT0_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_ENDIS_STAT_Bits.ENDIS_STAT0 */
#define IFX_EGTM_CLS_ATOM_AGC_ENDIS_STAT_ENDIS_STAT0_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_ENDIS_STAT_Bits.ENDIS_STAT0 */
#define IFX_EGTM_CLS_ATOM_AGC_ENDIS_STAT_ENDIS_STAT0_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_ENDIS_STAT_Bits.ENDIS_STAT1 */
#define IFX_EGTM_CLS_ATOM_AGC_ENDIS_STAT_ENDIS_STAT1_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_ENDIS_STAT_Bits.ENDIS_STAT1 */
#define IFX_EGTM_CLS_ATOM_AGC_ENDIS_STAT_ENDIS_STAT1_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_ENDIS_STAT_Bits.ENDIS_STAT1 */
#define IFX_EGTM_CLS_ATOM_AGC_ENDIS_STAT_ENDIS_STAT1_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_ENDIS_STAT_Bits.ENDIS_STAT2 */
#define IFX_EGTM_CLS_ATOM_AGC_ENDIS_STAT_ENDIS_STAT2_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_ENDIS_STAT_Bits.ENDIS_STAT2 */
#define IFX_EGTM_CLS_ATOM_AGC_ENDIS_STAT_ENDIS_STAT2_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_ENDIS_STAT_Bits.ENDIS_STAT2 */
#define IFX_EGTM_CLS_ATOM_AGC_ENDIS_STAT_ENDIS_STAT2_OFF (4u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_ENDIS_STAT_Bits.ENDIS_STAT3 */
#define IFX_EGTM_CLS_ATOM_AGC_ENDIS_STAT_ENDIS_STAT3_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_ENDIS_STAT_Bits.ENDIS_STAT3 */
#define IFX_EGTM_CLS_ATOM_AGC_ENDIS_STAT_ENDIS_STAT3_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_ENDIS_STAT_Bits.ENDIS_STAT3 */
#define IFX_EGTM_CLS_ATOM_AGC_ENDIS_STAT_ENDIS_STAT3_OFF (6u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_ENDIS_STAT_Bits.ENDIS_STAT4 */
#define IFX_EGTM_CLS_ATOM_AGC_ENDIS_STAT_ENDIS_STAT4_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_ENDIS_STAT_Bits.ENDIS_STAT4 */
#define IFX_EGTM_CLS_ATOM_AGC_ENDIS_STAT_ENDIS_STAT4_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_ENDIS_STAT_Bits.ENDIS_STAT4 */
#define IFX_EGTM_CLS_ATOM_AGC_ENDIS_STAT_ENDIS_STAT4_OFF (8u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_ENDIS_STAT_Bits.ENDIS_STAT5 */
#define IFX_EGTM_CLS_ATOM_AGC_ENDIS_STAT_ENDIS_STAT5_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_ENDIS_STAT_Bits.ENDIS_STAT5 */
#define IFX_EGTM_CLS_ATOM_AGC_ENDIS_STAT_ENDIS_STAT5_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_ENDIS_STAT_Bits.ENDIS_STAT5 */
#define IFX_EGTM_CLS_ATOM_AGC_ENDIS_STAT_ENDIS_STAT5_OFF (10u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_ENDIS_STAT_Bits.ENDIS_STAT6 */
#define IFX_EGTM_CLS_ATOM_AGC_ENDIS_STAT_ENDIS_STAT6_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_ENDIS_STAT_Bits.ENDIS_STAT6 */
#define IFX_EGTM_CLS_ATOM_AGC_ENDIS_STAT_ENDIS_STAT6_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_ENDIS_STAT_Bits.ENDIS_STAT6 */
#define IFX_EGTM_CLS_ATOM_AGC_ENDIS_STAT_ENDIS_STAT6_OFF (12u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_ENDIS_STAT_Bits.ENDIS_STAT7 */
#define IFX_EGTM_CLS_ATOM_AGC_ENDIS_STAT_ENDIS_STAT7_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_ENDIS_STAT_Bits.ENDIS_STAT7 */
#define IFX_EGTM_CLS_ATOM_AGC_ENDIS_STAT_ENDIS_STAT7_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_ENDIS_STAT_Bits.ENDIS_STAT7 */
#define IFX_EGTM_CLS_ATOM_AGC_ENDIS_STAT_ENDIS_STAT7_OFF (14u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_ACT_TB_Bits.ACT_TB */
#define IFX_EGTM_CLS_ATOM_AGC_ACT_TB_ACT_TB_LEN (24u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_ACT_TB_Bits.ACT_TB */
#define IFX_EGTM_CLS_ATOM_AGC_ACT_TB_ACT_TB_MSK (0xffffffu)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_ACT_TB_Bits.ACT_TB */
#define IFX_EGTM_CLS_ATOM_AGC_ACT_TB_ACT_TB_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_ACT_TB_Bits.TB_TRIG */
#define IFX_EGTM_CLS_ATOM_AGC_ACT_TB_TB_TRIG_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_ACT_TB_Bits.TB_TRIG */
#define IFX_EGTM_CLS_ATOM_AGC_ACT_TB_TB_TRIG_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_ACT_TB_Bits.TB_TRIG */
#define IFX_EGTM_CLS_ATOM_AGC_ACT_TB_TB_TRIG_OFF (24u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_ACT_TB_Bits.TBU_SEL */
#define IFX_EGTM_CLS_ATOM_AGC_ACT_TB_TBU_SEL_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_ACT_TB_Bits.TBU_SEL */
#define IFX_EGTM_CLS_ATOM_AGC_ACT_TB_TBU_SEL_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_ACT_TB_Bits.TBU_SEL */
#define IFX_EGTM_CLS_ATOM_AGC_ACT_TB_TBU_SEL_OFF (25u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_OUTEN_CTRL_Bits.OUTEN_CTRL0 */
#define IFX_EGTM_CLS_ATOM_AGC_OUTEN_CTRL_OUTEN_CTRL0_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_OUTEN_CTRL_Bits.OUTEN_CTRL0 */
#define IFX_EGTM_CLS_ATOM_AGC_OUTEN_CTRL_OUTEN_CTRL0_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_OUTEN_CTRL_Bits.OUTEN_CTRL0 */
#define IFX_EGTM_CLS_ATOM_AGC_OUTEN_CTRL_OUTEN_CTRL0_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_OUTEN_CTRL_Bits.OUTEN_CTRL1 */
#define IFX_EGTM_CLS_ATOM_AGC_OUTEN_CTRL_OUTEN_CTRL1_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_OUTEN_CTRL_Bits.OUTEN_CTRL1 */
#define IFX_EGTM_CLS_ATOM_AGC_OUTEN_CTRL_OUTEN_CTRL1_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_OUTEN_CTRL_Bits.OUTEN_CTRL1 */
#define IFX_EGTM_CLS_ATOM_AGC_OUTEN_CTRL_OUTEN_CTRL1_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_OUTEN_CTRL_Bits.OUTEN_CTRL2 */
#define IFX_EGTM_CLS_ATOM_AGC_OUTEN_CTRL_OUTEN_CTRL2_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_OUTEN_CTRL_Bits.OUTEN_CTRL2 */
#define IFX_EGTM_CLS_ATOM_AGC_OUTEN_CTRL_OUTEN_CTRL2_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_OUTEN_CTRL_Bits.OUTEN_CTRL2 */
#define IFX_EGTM_CLS_ATOM_AGC_OUTEN_CTRL_OUTEN_CTRL2_OFF (4u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_OUTEN_CTRL_Bits.OUTEN_CTRL3 */
#define IFX_EGTM_CLS_ATOM_AGC_OUTEN_CTRL_OUTEN_CTRL3_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_OUTEN_CTRL_Bits.OUTEN_CTRL3 */
#define IFX_EGTM_CLS_ATOM_AGC_OUTEN_CTRL_OUTEN_CTRL3_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_OUTEN_CTRL_Bits.OUTEN_CTRL3 */
#define IFX_EGTM_CLS_ATOM_AGC_OUTEN_CTRL_OUTEN_CTRL3_OFF (6u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_OUTEN_CTRL_Bits.OUTEN_CTRL4 */
#define IFX_EGTM_CLS_ATOM_AGC_OUTEN_CTRL_OUTEN_CTRL4_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_OUTEN_CTRL_Bits.OUTEN_CTRL4 */
#define IFX_EGTM_CLS_ATOM_AGC_OUTEN_CTRL_OUTEN_CTRL4_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_OUTEN_CTRL_Bits.OUTEN_CTRL4 */
#define IFX_EGTM_CLS_ATOM_AGC_OUTEN_CTRL_OUTEN_CTRL4_OFF (8u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_OUTEN_CTRL_Bits.OUTEN_CTRL5 */
#define IFX_EGTM_CLS_ATOM_AGC_OUTEN_CTRL_OUTEN_CTRL5_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_OUTEN_CTRL_Bits.OUTEN_CTRL5 */
#define IFX_EGTM_CLS_ATOM_AGC_OUTEN_CTRL_OUTEN_CTRL5_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_OUTEN_CTRL_Bits.OUTEN_CTRL5 */
#define IFX_EGTM_CLS_ATOM_AGC_OUTEN_CTRL_OUTEN_CTRL5_OFF (10u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_OUTEN_CTRL_Bits.OUTEN_CTRL6 */
#define IFX_EGTM_CLS_ATOM_AGC_OUTEN_CTRL_OUTEN_CTRL6_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_OUTEN_CTRL_Bits.OUTEN_CTRL6 */
#define IFX_EGTM_CLS_ATOM_AGC_OUTEN_CTRL_OUTEN_CTRL6_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_OUTEN_CTRL_Bits.OUTEN_CTRL6 */
#define IFX_EGTM_CLS_ATOM_AGC_OUTEN_CTRL_OUTEN_CTRL6_OFF (12u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_OUTEN_CTRL_Bits.OUTEN_CTRL7 */
#define IFX_EGTM_CLS_ATOM_AGC_OUTEN_CTRL_OUTEN_CTRL7_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_OUTEN_CTRL_Bits.OUTEN_CTRL7 */
#define IFX_EGTM_CLS_ATOM_AGC_OUTEN_CTRL_OUTEN_CTRL7_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_OUTEN_CTRL_Bits.OUTEN_CTRL7 */
#define IFX_EGTM_CLS_ATOM_AGC_OUTEN_CTRL_OUTEN_CTRL7_OFF (14u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_OUTEN_STAT_Bits.OUTEN_STAT0 */
#define IFX_EGTM_CLS_ATOM_AGC_OUTEN_STAT_OUTEN_STAT0_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_OUTEN_STAT_Bits.OUTEN_STAT0 */
#define IFX_EGTM_CLS_ATOM_AGC_OUTEN_STAT_OUTEN_STAT0_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_OUTEN_STAT_Bits.OUTEN_STAT0 */
#define IFX_EGTM_CLS_ATOM_AGC_OUTEN_STAT_OUTEN_STAT0_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_OUTEN_STAT_Bits.OUTEN_STAT1 */
#define IFX_EGTM_CLS_ATOM_AGC_OUTEN_STAT_OUTEN_STAT1_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_OUTEN_STAT_Bits.OUTEN_STAT1 */
#define IFX_EGTM_CLS_ATOM_AGC_OUTEN_STAT_OUTEN_STAT1_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_OUTEN_STAT_Bits.OUTEN_STAT1 */
#define IFX_EGTM_CLS_ATOM_AGC_OUTEN_STAT_OUTEN_STAT1_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_OUTEN_STAT_Bits.OUTEN_STAT2 */
#define IFX_EGTM_CLS_ATOM_AGC_OUTEN_STAT_OUTEN_STAT2_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_OUTEN_STAT_Bits.OUTEN_STAT2 */
#define IFX_EGTM_CLS_ATOM_AGC_OUTEN_STAT_OUTEN_STAT2_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_OUTEN_STAT_Bits.OUTEN_STAT2 */
#define IFX_EGTM_CLS_ATOM_AGC_OUTEN_STAT_OUTEN_STAT2_OFF (4u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_OUTEN_STAT_Bits.OUTEN_STAT3 */
#define IFX_EGTM_CLS_ATOM_AGC_OUTEN_STAT_OUTEN_STAT3_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_OUTEN_STAT_Bits.OUTEN_STAT3 */
#define IFX_EGTM_CLS_ATOM_AGC_OUTEN_STAT_OUTEN_STAT3_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_OUTEN_STAT_Bits.OUTEN_STAT3 */
#define IFX_EGTM_CLS_ATOM_AGC_OUTEN_STAT_OUTEN_STAT3_OFF (6u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_OUTEN_STAT_Bits.OUTEN_STAT4 */
#define IFX_EGTM_CLS_ATOM_AGC_OUTEN_STAT_OUTEN_STAT4_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_OUTEN_STAT_Bits.OUTEN_STAT4 */
#define IFX_EGTM_CLS_ATOM_AGC_OUTEN_STAT_OUTEN_STAT4_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_OUTEN_STAT_Bits.OUTEN_STAT4 */
#define IFX_EGTM_CLS_ATOM_AGC_OUTEN_STAT_OUTEN_STAT4_OFF (8u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_OUTEN_STAT_Bits.OUTEN_STAT5 */
#define IFX_EGTM_CLS_ATOM_AGC_OUTEN_STAT_OUTEN_STAT5_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_OUTEN_STAT_Bits.OUTEN_STAT5 */
#define IFX_EGTM_CLS_ATOM_AGC_OUTEN_STAT_OUTEN_STAT5_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_OUTEN_STAT_Bits.OUTEN_STAT5 */
#define IFX_EGTM_CLS_ATOM_AGC_OUTEN_STAT_OUTEN_STAT5_OFF (10u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_OUTEN_STAT_Bits.OUTEN_STAT6 */
#define IFX_EGTM_CLS_ATOM_AGC_OUTEN_STAT_OUTEN_STAT6_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_OUTEN_STAT_Bits.OUTEN_STAT6 */
#define IFX_EGTM_CLS_ATOM_AGC_OUTEN_STAT_OUTEN_STAT6_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_OUTEN_STAT_Bits.OUTEN_STAT6 */
#define IFX_EGTM_CLS_ATOM_AGC_OUTEN_STAT_OUTEN_STAT6_OFF (12u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_OUTEN_STAT_Bits.OUTEN_STAT7 */
#define IFX_EGTM_CLS_ATOM_AGC_OUTEN_STAT_OUTEN_STAT7_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_OUTEN_STAT_Bits.OUTEN_STAT7 */
#define IFX_EGTM_CLS_ATOM_AGC_OUTEN_STAT_OUTEN_STAT7_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_OUTEN_STAT_Bits.OUTEN_STAT7 */
#define IFX_EGTM_CLS_ATOM_AGC_OUTEN_STAT_OUTEN_STAT7_OFF (14u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_FUPD_CTRL_Bits.FUPD_CTRL0 */
#define IFX_EGTM_CLS_ATOM_AGC_FUPD_CTRL_FUPD_CTRL0_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_FUPD_CTRL_Bits.FUPD_CTRL0 */
#define IFX_EGTM_CLS_ATOM_AGC_FUPD_CTRL_FUPD_CTRL0_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_FUPD_CTRL_Bits.FUPD_CTRL0 */
#define IFX_EGTM_CLS_ATOM_AGC_FUPD_CTRL_FUPD_CTRL0_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_FUPD_CTRL_Bits.FUPD_CTRL1 */
#define IFX_EGTM_CLS_ATOM_AGC_FUPD_CTRL_FUPD_CTRL1_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_FUPD_CTRL_Bits.FUPD_CTRL1 */
#define IFX_EGTM_CLS_ATOM_AGC_FUPD_CTRL_FUPD_CTRL1_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_FUPD_CTRL_Bits.FUPD_CTRL1 */
#define IFX_EGTM_CLS_ATOM_AGC_FUPD_CTRL_FUPD_CTRL1_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_FUPD_CTRL_Bits.FUPD_CTRL2 */
#define IFX_EGTM_CLS_ATOM_AGC_FUPD_CTRL_FUPD_CTRL2_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_FUPD_CTRL_Bits.FUPD_CTRL2 */
#define IFX_EGTM_CLS_ATOM_AGC_FUPD_CTRL_FUPD_CTRL2_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_FUPD_CTRL_Bits.FUPD_CTRL2 */
#define IFX_EGTM_CLS_ATOM_AGC_FUPD_CTRL_FUPD_CTRL2_OFF (4u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_FUPD_CTRL_Bits.FUPD_CTRL3 */
#define IFX_EGTM_CLS_ATOM_AGC_FUPD_CTRL_FUPD_CTRL3_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_FUPD_CTRL_Bits.FUPD_CTRL3 */
#define IFX_EGTM_CLS_ATOM_AGC_FUPD_CTRL_FUPD_CTRL3_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_FUPD_CTRL_Bits.FUPD_CTRL3 */
#define IFX_EGTM_CLS_ATOM_AGC_FUPD_CTRL_FUPD_CTRL3_OFF (6u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_FUPD_CTRL_Bits.FUPD_CTRL4 */
#define IFX_EGTM_CLS_ATOM_AGC_FUPD_CTRL_FUPD_CTRL4_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_FUPD_CTRL_Bits.FUPD_CTRL4 */
#define IFX_EGTM_CLS_ATOM_AGC_FUPD_CTRL_FUPD_CTRL4_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_FUPD_CTRL_Bits.FUPD_CTRL4 */
#define IFX_EGTM_CLS_ATOM_AGC_FUPD_CTRL_FUPD_CTRL4_OFF (8u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_FUPD_CTRL_Bits.FUPD_CTRL5 */
#define IFX_EGTM_CLS_ATOM_AGC_FUPD_CTRL_FUPD_CTRL5_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_FUPD_CTRL_Bits.FUPD_CTRL5 */
#define IFX_EGTM_CLS_ATOM_AGC_FUPD_CTRL_FUPD_CTRL5_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_FUPD_CTRL_Bits.FUPD_CTRL5 */
#define IFX_EGTM_CLS_ATOM_AGC_FUPD_CTRL_FUPD_CTRL5_OFF (10u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_FUPD_CTRL_Bits.FUPD_CTRL6 */
#define IFX_EGTM_CLS_ATOM_AGC_FUPD_CTRL_FUPD_CTRL6_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_FUPD_CTRL_Bits.FUPD_CTRL6 */
#define IFX_EGTM_CLS_ATOM_AGC_FUPD_CTRL_FUPD_CTRL6_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_FUPD_CTRL_Bits.FUPD_CTRL6 */
#define IFX_EGTM_CLS_ATOM_AGC_FUPD_CTRL_FUPD_CTRL6_OFF (12u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_FUPD_CTRL_Bits.FUPD_CTRL7 */
#define IFX_EGTM_CLS_ATOM_AGC_FUPD_CTRL_FUPD_CTRL7_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_FUPD_CTRL_Bits.FUPD_CTRL7 */
#define IFX_EGTM_CLS_ATOM_AGC_FUPD_CTRL_FUPD_CTRL7_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_FUPD_CTRL_Bits.FUPD_CTRL7 */
#define IFX_EGTM_CLS_ATOM_AGC_FUPD_CTRL_FUPD_CTRL7_OFF (14u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_FUPD_CTRL_Bits.RSTCN0_CH0 */
#define IFX_EGTM_CLS_ATOM_AGC_FUPD_CTRL_RSTCN0_CH0_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_FUPD_CTRL_Bits.RSTCN0_CH0 */
#define IFX_EGTM_CLS_ATOM_AGC_FUPD_CTRL_RSTCN0_CH0_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_FUPD_CTRL_Bits.RSTCN0_CH0 */
#define IFX_EGTM_CLS_ATOM_AGC_FUPD_CTRL_RSTCN0_CH0_OFF (16u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_FUPD_CTRL_Bits.RSTCN0_CH1 */
#define IFX_EGTM_CLS_ATOM_AGC_FUPD_CTRL_RSTCN0_CH1_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_FUPD_CTRL_Bits.RSTCN0_CH1 */
#define IFX_EGTM_CLS_ATOM_AGC_FUPD_CTRL_RSTCN0_CH1_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_FUPD_CTRL_Bits.RSTCN0_CH1 */
#define IFX_EGTM_CLS_ATOM_AGC_FUPD_CTRL_RSTCN0_CH1_OFF (18u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_FUPD_CTRL_Bits.RSTCN0_CH2 */
#define IFX_EGTM_CLS_ATOM_AGC_FUPD_CTRL_RSTCN0_CH2_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_FUPD_CTRL_Bits.RSTCN0_CH2 */
#define IFX_EGTM_CLS_ATOM_AGC_FUPD_CTRL_RSTCN0_CH2_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_FUPD_CTRL_Bits.RSTCN0_CH2 */
#define IFX_EGTM_CLS_ATOM_AGC_FUPD_CTRL_RSTCN0_CH2_OFF (20u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_FUPD_CTRL_Bits.RSTCN0_CH3 */
#define IFX_EGTM_CLS_ATOM_AGC_FUPD_CTRL_RSTCN0_CH3_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_FUPD_CTRL_Bits.RSTCN0_CH3 */
#define IFX_EGTM_CLS_ATOM_AGC_FUPD_CTRL_RSTCN0_CH3_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_FUPD_CTRL_Bits.RSTCN0_CH3 */
#define IFX_EGTM_CLS_ATOM_AGC_FUPD_CTRL_RSTCN0_CH3_OFF (22u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_FUPD_CTRL_Bits.RSTCN0_CH4 */
#define IFX_EGTM_CLS_ATOM_AGC_FUPD_CTRL_RSTCN0_CH4_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_FUPD_CTRL_Bits.RSTCN0_CH4 */
#define IFX_EGTM_CLS_ATOM_AGC_FUPD_CTRL_RSTCN0_CH4_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_FUPD_CTRL_Bits.RSTCN0_CH4 */
#define IFX_EGTM_CLS_ATOM_AGC_FUPD_CTRL_RSTCN0_CH4_OFF (24u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_FUPD_CTRL_Bits.RSTCN0_CH5 */
#define IFX_EGTM_CLS_ATOM_AGC_FUPD_CTRL_RSTCN0_CH5_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_FUPD_CTRL_Bits.RSTCN0_CH5 */
#define IFX_EGTM_CLS_ATOM_AGC_FUPD_CTRL_RSTCN0_CH5_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_FUPD_CTRL_Bits.RSTCN0_CH5 */
#define IFX_EGTM_CLS_ATOM_AGC_FUPD_CTRL_RSTCN0_CH5_OFF (26u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_FUPD_CTRL_Bits.RSTCN0_CH6 */
#define IFX_EGTM_CLS_ATOM_AGC_FUPD_CTRL_RSTCN0_CH6_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_FUPD_CTRL_Bits.RSTCN0_CH6 */
#define IFX_EGTM_CLS_ATOM_AGC_FUPD_CTRL_RSTCN0_CH6_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_FUPD_CTRL_Bits.RSTCN0_CH6 */
#define IFX_EGTM_CLS_ATOM_AGC_FUPD_CTRL_RSTCN0_CH6_OFF (28u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_FUPD_CTRL_Bits.RSTCN0_CH7 */
#define IFX_EGTM_CLS_ATOM_AGC_FUPD_CTRL_RSTCN0_CH7_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_FUPD_CTRL_Bits.RSTCN0_CH7 */
#define IFX_EGTM_CLS_ATOM_AGC_FUPD_CTRL_RSTCN0_CH7_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_FUPD_CTRL_Bits.RSTCN0_CH7 */
#define IFX_EGTM_CLS_ATOM_AGC_FUPD_CTRL_RSTCN0_CH7_OFF (30u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_INT_TRIG_Bits.INT_TRIG0 */
#define IFX_EGTM_CLS_ATOM_AGC_INT_TRIG_INT_TRIG0_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_INT_TRIG_Bits.INT_TRIG0 */
#define IFX_EGTM_CLS_ATOM_AGC_INT_TRIG_INT_TRIG0_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_INT_TRIG_Bits.INT_TRIG0 */
#define IFX_EGTM_CLS_ATOM_AGC_INT_TRIG_INT_TRIG0_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_INT_TRIG_Bits.INT_TRIG1 */
#define IFX_EGTM_CLS_ATOM_AGC_INT_TRIG_INT_TRIG1_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_INT_TRIG_Bits.INT_TRIG1 */
#define IFX_EGTM_CLS_ATOM_AGC_INT_TRIG_INT_TRIG1_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_INT_TRIG_Bits.INT_TRIG1 */
#define IFX_EGTM_CLS_ATOM_AGC_INT_TRIG_INT_TRIG1_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_INT_TRIG_Bits.INT_TRIG2 */
#define IFX_EGTM_CLS_ATOM_AGC_INT_TRIG_INT_TRIG2_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_INT_TRIG_Bits.INT_TRIG2 */
#define IFX_EGTM_CLS_ATOM_AGC_INT_TRIG_INT_TRIG2_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_INT_TRIG_Bits.INT_TRIG2 */
#define IFX_EGTM_CLS_ATOM_AGC_INT_TRIG_INT_TRIG2_OFF (4u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_INT_TRIG_Bits.INT_TRIG3 */
#define IFX_EGTM_CLS_ATOM_AGC_INT_TRIG_INT_TRIG3_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_INT_TRIG_Bits.INT_TRIG3 */
#define IFX_EGTM_CLS_ATOM_AGC_INT_TRIG_INT_TRIG3_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_INT_TRIG_Bits.INT_TRIG3 */
#define IFX_EGTM_CLS_ATOM_AGC_INT_TRIG_INT_TRIG3_OFF (6u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_INT_TRIG_Bits.INT_TRIG4 */
#define IFX_EGTM_CLS_ATOM_AGC_INT_TRIG_INT_TRIG4_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_INT_TRIG_Bits.INT_TRIG4 */
#define IFX_EGTM_CLS_ATOM_AGC_INT_TRIG_INT_TRIG4_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_INT_TRIG_Bits.INT_TRIG4 */
#define IFX_EGTM_CLS_ATOM_AGC_INT_TRIG_INT_TRIG4_OFF (8u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_INT_TRIG_Bits.INT_TRIG5 */
#define IFX_EGTM_CLS_ATOM_AGC_INT_TRIG_INT_TRIG5_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_INT_TRIG_Bits.INT_TRIG5 */
#define IFX_EGTM_CLS_ATOM_AGC_INT_TRIG_INT_TRIG5_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_INT_TRIG_Bits.INT_TRIG5 */
#define IFX_EGTM_CLS_ATOM_AGC_INT_TRIG_INT_TRIG5_OFF (10u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_INT_TRIG_Bits.INT_TRIG6 */
#define IFX_EGTM_CLS_ATOM_AGC_INT_TRIG_INT_TRIG6_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_INT_TRIG_Bits.INT_TRIG6 */
#define IFX_EGTM_CLS_ATOM_AGC_INT_TRIG_INT_TRIG6_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_INT_TRIG_Bits.INT_TRIG6 */
#define IFX_EGTM_CLS_ATOM_AGC_INT_TRIG_INT_TRIG6_OFF (12u)

/** \brief Length for Ifx_EGTM_CLS_ATOM_AGC_INT_TRIG_Bits.INT_TRIG7 */
#define IFX_EGTM_CLS_ATOM_AGC_INT_TRIG_INT_TRIG7_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_ATOM_AGC_INT_TRIG_Bits.INT_TRIG7 */
#define IFX_EGTM_CLS_ATOM_AGC_INT_TRIG_INT_TRIG7_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_ATOM_AGC_INT_TRIG_Bits.INT_TRIG7 */
#define IFX_EGTM_CLS_ATOM_AGC_INT_TRIG_INT_TRIG7_OFF (14u)

/** \brief Length for Ifx_EGTM_CLS_CCM_HW_CONF_Bits.BRIDGE_MODE_RST */
#define IFX_EGTM_CLS_CCM_HW_CONF_BRIDGE_MODE_RST_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_HW_CONF_Bits.BRIDGE_MODE_RST */
#define IFX_EGTM_CLS_CCM_HW_CONF_BRIDGE_MODE_RST_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_HW_CONF_Bits.BRIDGE_MODE_RST */
#define IFX_EGTM_CLS_CCM_HW_CONF_BRIDGE_MODE_RST_OFF (1u)

/** \brief Length for Ifx_EGTM_CLS_CCM_HW_CONF_Bits.SYNC_INPUT_REG */
#define IFX_EGTM_CLS_CCM_HW_CONF_SYNC_INPUT_REG_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_HW_CONF_Bits.SYNC_INPUT_REG */
#define IFX_EGTM_CLS_CCM_HW_CONF_SYNC_INPUT_REG_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_HW_CONF_Bits.SYNC_INPUT_REG */
#define IFX_EGTM_CLS_CCM_HW_CONF_SYNC_INPUT_REG_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_CCM_HW_CONF_Bits.ATOM_OUT_RST */
#define IFX_EGTM_CLS_CCM_HW_CONF_ATOM_OUT_RST_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_HW_CONF_Bits.ATOM_OUT_RST */
#define IFX_EGTM_CLS_CCM_HW_CONF_ATOM_OUT_RST_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_HW_CONF_Bits.ATOM_OUT_RST */
#define IFX_EGTM_CLS_CCM_HW_CONF_ATOM_OUT_RST_OFF (4u)

/** \brief Length for Ifx_EGTM_CLS_CCM_HW_CONF_Bits.ATOM_TRIG_CHAIN */
#define IFX_EGTM_CLS_CCM_HW_CONF_ATOM_TRIG_CHAIN_LEN (3u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_HW_CONF_Bits.ATOM_TRIG_CHAIN */
#define IFX_EGTM_CLS_CCM_HW_CONF_ATOM_TRIG_CHAIN_MSK (0x7u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_HW_CONF_Bits.ATOM_TRIG_CHAIN */
#define IFX_EGTM_CLS_CCM_HW_CONF_ATOM_TRIG_CHAIN_OFF (5u)

/** \brief Length for Ifx_EGTM_CLS_CCM_HW_CONF_Bits.TOM_OUT_RST */
#define IFX_EGTM_CLS_CCM_HW_CONF_TOM_OUT_RST_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_HW_CONF_Bits.TOM_OUT_RST */
#define IFX_EGTM_CLS_CCM_HW_CONF_TOM_OUT_RST_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_HW_CONF_Bits.TOM_OUT_RST */
#define IFX_EGTM_CLS_CCM_HW_CONF_TOM_OUT_RST_OFF (8u)

/** \brief Length for Ifx_EGTM_CLS_CCM_HW_CONF_Bits.TOM_TRIG_CHAIN */
#define IFX_EGTM_CLS_CCM_HW_CONF_TOM_TRIG_CHAIN_LEN (3u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_HW_CONF_Bits.TOM_TRIG_CHAIN */
#define IFX_EGTM_CLS_CCM_HW_CONF_TOM_TRIG_CHAIN_MSK (0x7u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_HW_CONF_Bits.TOM_TRIG_CHAIN */
#define IFX_EGTM_CLS_CCM_HW_CONF_TOM_TRIG_CHAIN_OFF (9u)

/** \brief Length for Ifx_EGTM_CLS_CCM_HW_CONF_Bits.RAM_INIT_RST */
#define IFX_EGTM_CLS_CCM_HW_CONF_RAM_INIT_RST_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_HW_CONF_Bits.RAM_INIT_RST */
#define IFX_EGTM_CLS_CCM_HW_CONF_RAM_INIT_RST_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_HW_CONF_Bits.RAM_INIT_RST */
#define IFX_EGTM_CLS_CCM_HW_CONF_RAM_INIT_RST_OFF (12u)

/** \brief Length for Ifx_EGTM_CLS_CCM_HW_CONF_Bits.RESET_ACTIVE */
#define IFX_EGTM_CLS_CCM_HW_CONF_RESET_ACTIVE_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_HW_CONF_Bits.RESET_ACTIVE */
#define IFX_EGTM_CLS_CCM_HW_CONF_RESET_ACTIVE_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_HW_CONF_Bits.RESET_ACTIVE */
#define IFX_EGTM_CLS_CCM_HW_CONF_RESET_ACTIVE_OFF (15u)

/** \brief Length for Ifx_EGTM_CLS_CCM_HW_CONF_Bits.IRQ_MODE_LEVEL */
#define IFX_EGTM_CLS_CCM_HW_CONF_IRQ_MODE_LEVEL_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_HW_CONF_Bits.IRQ_MODE_LEVEL */
#define IFX_EGTM_CLS_CCM_HW_CONF_IRQ_MODE_LEVEL_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_HW_CONF_Bits.IRQ_MODE_LEVEL */
#define IFX_EGTM_CLS_CCM_HW_CONF_IRQ_MODE_LEVEL_OFF (16u)

/** \brief Length for Ifx_EGTM_CLS_CCM_HW_CONF_Bits.IRQ_MODE_PULSE */
#define IFX_EGTM_CLS_CCM_HW_CONF_IRQ_MODE_PULSE_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_HW_CONF_Bits.IRQ_MODE_PULSE */
#define IFX_EGTM_CLS_CCM_HW_CONF_IRQ_MODE_PULSE_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_HW_CONF_Bits.IRQ_MODE_PULSE */
#define IFX_EGTM_CLS_CCM_HW_CONF_IRQ_MODE_PULSE_OFF (17u)

/** \brief Length for Ifx_EGTM_CLS_CCM_HW_CONF_Bits.IRQ_MODE_PULSE_NOTIFY */
#define IFX_EGTM_CLS_CCM_HW_CONF_IRQ_MODE_PULSE_NOTIFY_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_HW_CONF_Bits.IRQ_MODE_PULSE_NOTIFY */
#define IFX_EGTM_CLS_CCM_HW_CONF_IRQ_MODE_PULSE_NOTIFY_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_HW_CONF_Bits.IRQ_MODE_PULSE_NOTIFY */
#define IFX_EGTM_CLS_CCM_HW_CONF_IRQ_MODE_PULSE_NOTIFY_OFF (18u)

/** \brief Length for Ifx_EGTM_CLS_CCM_HW_CONF_Bits.IRQ_MODE_SINGLE_PULSE */
#define IFX_EGTM_CLS_CCM_HW_CONF_IRQ_MODE_SINGLE_PULSE_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_HW_CONF_Bits.IRQ_MODE_SINGLE_PULSE */
#define IFX_EGTM_CLS_CCM_HW_CONF_IRQ_MODE_SINGLE_PULSE_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_HW_CONF_Bits.IRQ_MODE_SINGLE_PULSE */
#define IFX_EGTM_CLS_CCM_HW_CONF_IRQ_MODE_SINGLE_PULSE_OFF (19u)

/** \brief Length for Ifx_EGTM_CLS_CCM_HW_CONF_Bits.ATOM_TRIG_INTCHAIN */
#define IFX_EGTM_CLS_CCM_HW_CONF_ATOM_TRIG_INTCHAIN_LEN (4u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_HW_CONF_Bits.ATOM_TRIG_INTCHAIN */
#define IFX_EGTM_CLS_CCM_HW_CONF_ATOM_TRIG_INTCHAIN_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_CLS_CCM_HW_CONF_Bits.ATOM_TRIG_INTCHAIN */
#define IFX_EGTM_CLS_CCM_HW_CONF_ATOM_TRIG_INTCHAIN_OFF (20u)

/** \brief Length for Ifx_EGTM_CLS_CCM_HW_CONF_Bits.TOM_TRIG_INTCHAIN */
#define IFX_EGTM_CLS_CCM_HW_CONF_TOM_TRIG_INTCHAIN_LEN (5u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_HW_CONF_Bits.TOM_TRIG_INTCHAIN */
#define IFX_EGTM_CLS_CCM_HW_CONF_TOM_TRIG_INTCHAIN_MSK (0x1fu)

/** \brief Offset for Ifx_EGTM_CLS_CCM_HW_CONF_Bits.TOM_TRIG_INTCHAIN */
#define IFX_EGTM_CLS_CCM_HW_CONF_TOM_TRIG_INTCHAIN_OFF (24u)

/** \brief Length for Ifx_EGTM_CLS_CCM_HW_CONF_Bits.INT_CLK_EN_GEN */
#define IFX_EGTM_CLS_CCM_HW_CONF_INT_CLK_EN_GEN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_HW_CONF_Bits.INT_CLK_EN_GEN */
#define IFX_EGTM_CLS_CCM_HW_CONF_INT_CLK_EN_GEN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_HW_CONF_Bits.INT_CLK_EN_GEN */
#define IFX_EGTM_CLS_CCM_HW_CONF_INT_CLK_EN_GEN_OFF (29u)

/** \brief Length for Ifx_EGTM_CLS_CCM_HW_CONF_Bits.AEI_ADDR_PIPELINE_STAGE */
#define IFX_EGTM_CLS_CCM_HW_CONF_AEI_ADDR_PIPELINE_STAGE_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_HW_CONF_Bits.AEI_ADDR_PIPELINE_STAGE */
#define IFX_EGTM_CLS_CCM_HW_CONF_AEI_ADDR_PIPELINE_STAGE_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_HW_CONF_Bits.AEI_ADDR_PIPELINE_STAGE */
#define IFX_EGTM_CLS_CCM_HW_CONF_AEI_ADDR_PIPELINE_STAGE_OFF (30u)

/** \brief Length for Ifx_EGTM_CLS_CCM_HW_CONF_Bits.AEI_RDATA_PIPELINE_STAGE */
#define IFX_EGTM_CLS_CCM_HW_CONF_AEI_RDATA_PIPELINE_STAGE_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_HW_CONF_Bits.AEI_RDATA_PIPELINE_STAGE */
#define IFX_EGTM_CLS_CCM_HW_CONF_AEI_RDATA_PIPELINE_STAGE_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_HW_CONF_Bits.AEI_RDATA_PIPELINE_STAGE */
#define IFX_EGTM_CLS_CCM_HW_CONF_AEI_RDATA_PIPELINE_STAGE_OFF (31u)

/** \brief Length for Ifx_EGTM_CLS_CCM_TIM_AUX_IN_SRC_Bits.SRC_CH0 */
#define IFX_EGTM_CLS_CCM_TIM_AUX_IN_SRC_SRC_CH0_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_TIM_AUX_IN_SRC_Bits.SRC_CH0 */
#define IFX_EGTM_CLS_CCM_TIM_AUX_IN_SRC_SRC_CH0_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_TIM_AUX_IN_SRC_Bits.SRC_CH0 */
#define IFX_EGTM_CLS_CCM_TIM_AUX_IN_SRC_SRC_CH0_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_CCM_TIM_AUX_IN_SRC_Bits.SRC_CH1 */
#define IFX_EGTM_CLS_CCM_TIM_AUX_IN_SRC_SRC_CH1_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_TIM_AUX_IN_SRC_Bits.SRC_CH1 */
#define IFX_EGTM_CLS_CCM_TIM_AUX_IN_SRC_SRC_CH1_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_TIM_AUX_IN_SRC_Bits.SRC_CH1 */
#define IFX_EGTM_CLS_CCM_TIM_AUX_IN_SRC_SRC_CH1_OFF (1u)

/** \brief Length for Ifx_EGTM_CLS_CCM_TIM_AUX_IN_SRC_Bits.SRC_CH2 */
#define IFX_EGTM_CLS_CCM_TIM_AUX_IN_SRC_SRC_CH2_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_TIM_AUX_IN_SRC_Bits.SRC_CH2 */
#define IFX_EGTM_CLS_CCM_TIM_AUX_IN_SRC_SRC_CH2_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_TIM_AUX_IN_SRC_Bits.SRC_CH2 */
#define IFX_EGTM_CLS_CCM_TIM_AUX_IN_SRC_SRC_CH2_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_CCM_TIM_AUX_IN_SRC_Bits.SRC_CH3 */
#define IFX_EGTM_CLS_CCM_TIM_AUX_IN_SRC_SRC_CH3_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_TIM_AUX_IN_SRC_Bits.SRC_CH3 */
#define IFX_EGTM_CLS_CCM_TIM_AUX_IN_SRC_SRC_CH3_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_TIM_AUX_IN_SRC_Bits.SRC_CH3 */
#define IFX_EGTM_CLS_CCM_TIM_AUX_IN_SRC_SRC_CH3_OFF (3u)

/** \brief Length for Ifx_EGTM_CLS_CCM_TIM_AUX_IN_SRC_Bits.SRC_CH4 */
#define IFX_EGTM_CLS_CCM_TIM_AUX_IN_SRC_SRC_CH4_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_TIM_AUX_IN_SRC_Bits.SRC_CH4 */
#define IFX_EGTM_CLS_CCM_TIM_AUX_IN_SRC_SRC_CH4_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_TIM_AUX_IN_SRC_Bits.SRC_CH4 */
#define IFX_EGTM_CLS_CCM_TIM_AUX_IN_SRC_SRC_CH4_OFF (4u)

/** \brief Length for Ifx_EGTM_CLS_CCM_TIM_AUX_IN_SRC_Bits.SRC_CH5 */
#define IFX_EGTM_CLS_CCM_TIM_AUX_IN_SRC_SRC_CH5_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_TIM_AUX_IN_SRC_Bits.SRC_CH5 */
#define IFX_EGTM_CLS_CCM_TIM_AUX_IN_SRC_SRC_CH5_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_TIM_AUX_IN_SRC_Bits.SRC_CH5 */
#define IFX_EGTM_CLS_CCM_TIM_AUX_IN_SRC_SRC_CH5_OFF (5u)

/** \brief Length for Ifx_EGTM_CLS_CCM_TIM_AUX_IN_SRC_Bits.SRC_CH6 */
#define IFX_EGTM_CLS_CCM_TIM_AUX_IN_SRC_SRC_CH6_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_TIM_AUX_IN_SRC_Bits.SRC_CH6 */
#define IFX_EGTM_CLS_CCM_TIM_AUX_IN_SRC_SRC_CH6_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_TIM_AUX_IN_SRC_Bits.SRC_CH6 */
#define IFX_EGTM_CLS_CCM_TIM_AUX_IN_SRC_SRC_CH6_OFF (6u)

/** \brief Length for Ifx_EGTM_CLS_CCM_TIM_AUX_IN_SRC_Bits.SRC_CH7 */
#define IFX_EGTM_CLS_CCM_TIM_AUX_IN_SRC_SRC_CH7_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_TIM_AUX_IN_SRC_Bits.SRC_CH7 */
#define IFX_EGTM_CLS_CCM_TIM_AUX_IN_SRC_SRC_CH7_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_TIM_AUX_IN_SRC_Bits.SRC_CH7 */
#define IFX_EGTM_CLS_CCM_TIM_AUX_IN_SRC_SRC_CH7_OFF (7u)

/** \brief Length for Ifx_EGTM_CLS_CCM_TIM_AUX_IN_SRC_Bits.SEL_OUT_N_CH0 */
#define IFX_EGTM_CLS_CCM_TIM_AUX_IN_SRC_SEL_OUT_N_CH0_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_TIM_AUX_IN_SRC_Bits.SEL_OUT_N_CH0 */
#define IFX_EGTM_CLS_CCM_TIM_AUX_IN_SRC_SEL_OUT_N_CH0_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_TIM_AUX_IN_SRC_Bits.SEL_OUT_N_CH0 */
#define IFX_EGTM_CLS_CCM_TIM_AUX_IN_SRC_SEL_OUT_N_CH0_OFF (16u)

/** \brief Length for Ifx_EGTM_CLS_CCM_TIM_AUX_IN_SRC_Bits.SEL_OUT_N_CH1 */
#define IFX_EGTM_CLS_CCM_TIM_AUX_IN_SRC_SEL_OUT_N_CH1_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_TIM_AUX_IN_SRC_Bits.SEL_OUT_N_CH1 */
#define IFX_EGTM_CLS_CCM_TIM_AUX_IN_SRC_SEL_OUT_N_CH1_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_TIM_AUX_IN_SRC_Bits.SEL_OUT_N_CH1 */
#define IFX_EGTM_CLS_CCM_TIM_AUX_IN_SRC_SEL_OUT_N_CH1_OFF (17u)

/** \brief Length for Ifx_EGTM_CLS_CCM_TIM_AUX_IN_SRC_Bits.SEL_OUT_N_CH2 */
#define IFX_EGTM_CLS_CCM_TIM_AUX_IN_SRC_SEL_OUT_N_CH2_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_TIM_AUX_IN_SRC_Bits.SEL_OUT_N_CH2 */
#define IFX_EGTM_CLS_CCM_TIM_AUX_IN_SRC_SEL_OUT_N_CH2_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_TIM_AUX_IN_SRC_Bits.SEL_OUT_N_CH2 */
#define IFX_EGTM_CLS_CCM_TIM_AUX_IN_SRC_SEL_OUT_N_CH2_OFF (18u)

/** \brief Length for Ifx_EGTM_CLS_CCM_TIM_AUX_IN_SRC_Bits.SEL_OUT_N_CH3 */
#define IFX_EGTM_CLS_CCM_TIM_AUX_IN_SRC_SEL_OUT_N_CH3_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_TIM_AUX_IN_SRC_Bits.SEL_OUT_N_CH3 */
#define IFX_EGTM_CLS_CCM_TIM_AUX_IN_SRC_SEL_OUT_N_CH3_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_TIM_AUX_IN_SRC_Bits.SEL_OUT_N_CH3 */
#define IFX_EGTM_CLS_CCM_TIM_AUX_IN_SRC_SEL_OUT_N_CH3_OFF (19u)

/** \brief Length for Ifx_EGTM_CLS_CCM_TIM_AUX_IN_SRC_Bits.SEL_OUT_N_CH4 */
#define IFX_EGTM_CLS_CCM_TIM_AUX_IN_SRC_SEL_OUT_N_CH4_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_TIM_AUX_IN_SRC_Bits.SEL_OUT_N_CH4 */
#define IFX_EGTM_CLS_CCM_TIM_AUX_IN_SRC_SEL_OUT_N_CH4_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_TIM_AUX_IN_SRC_Bits.SEL_OUT_N_CH4 */
#define IFX_EGTM_CLS_CCM_TIM_AUX_IN_SRC_SEL_OUT_N_CH4_OFF (20u)

/** \brief Length for Ifx_EGTM_CLS_CCM_TIM_AUX_IN_SRC_Bits.SEL_OUT_N_CH5 */
#define IFX_EGTM_CLS_CCM_TIM_AUX_IN_SRC_SEL_OUT_N_CH5_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_TIM_AUX_IN_SRC_Bits.SEL_OUT_N_CH5 */
#define IFX_EGTM_CLS_CCM_TIM_AUX_IN_SRC_SEL_OUT_N_CH5_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_TIM_AUX_IN_SRC_Bits.SEL_OUT_N_CH5 */
#define IFX_EGTM_CLS_CCM_TIM_AUX_IN_SRC_SEL_OUT_N_CH5_OFF (21u)

/** \brief Length for Ifx_EGTM_CLS_CCM_TIM_AUX_IN_SRC_Bits.SEL_OUT_N_CH6 */
#define IFX_EGTM_CLS_CCM_TIM_AUX_IN_SRC_SEL_OUT_N_CH6_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_TIM_AUX_IN_SRC_Bits.SEL_OUT_N_CH6 */
#define IFX_EGTM_CLS_CCM_TIM_AUX_IN_SRC_SEL_OUT_N_CH6_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_TIM_AUX_IN_SRC_Bits.SEL_OUT_N_CH6 */
#define IFX_EGTM_CLS_CCM_TIM_AUX_IN_SRC_SEL_OUT_N_CH6_OFF (22u)

/** \brief Length for Ifx_EGTM_CLS_CCM_TIM_AUX_IN_SRC_Bits.SEL_OUT_N_CH7 */
#define IFX_EGTM_CLS_CCM_TIM_AUX_IN_SRC_SEL_OUT_N_CH7_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_TIM_AUX_IN_SRC_Bits.SEL_OUT_N_CH7 */
#define IFX_EGTM_CLS_CCM_TIM_AUX_IN_SRC_SEL_OUT_N_CH7_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_TIM_AUX_IN_SRC_Bits.SEL_OUT_N_CH7 */
#define IFX_EGTM_CLS_CCM_TIM_AUX_IN_SRC_SEL_OUT_N_CH7_OFF (23u)

/** \brief Length for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT0 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT0_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT0 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT0_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT0 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT0_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT1 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT1_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT1 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT1_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT1 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT1_OFF (1u)

/** \brief Length for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT2 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT2_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT2 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT2_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT2 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT2_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT3 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT3_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT3 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT3_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT3 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT3_OFF (3u)

/** \brief Length for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT4 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT4_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT4 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT4_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT4 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT4_OFF (4u)

/** \brief Length for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT5 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT5_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT5 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT5_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT5 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT5_OFF (5u)

/** \brief Length for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT6 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT6_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT6 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT6_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT6 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT6_OFF (6u)

/** \brief Length for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT7 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT7_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT7 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT7_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT7 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT7_OFF (7u)

/** \brief Length for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT8 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT8_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT8 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT8_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT8 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT8_OFF (8u)

/** \brief Length for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT9 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT9_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT9 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT9_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT9 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT9_OFF (9u)

/** \brief Length for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT10 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT10_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT10 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT10_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT10 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT10_OFF (10u)

/** \brief Length for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT11 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT11_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT11 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT11_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT11 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT11_OFF (11u)

/** \brief Length for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT12 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT12_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT12 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT12_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT12 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT12_OFF (12u)

/** \brief Length for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT13 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT13_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT13 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT13_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT13 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT13_OFF (13u)

/** \brief Length for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT14 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT14_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT14 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT14_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT14 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT14_OFF (14u)

/** \brief Length for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT15 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT15_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT15 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT15_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT15 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT15_OFF (15u)

/** \brief Length for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT_N0 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT_N0_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT_N0 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT_N0_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT_N0 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT_N0_OFF (16u)

/** \brief Length for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT_N1 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT_N1_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT_N1 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT_N1_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT_N1 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT_N1_OFF (17u)

/** \brief Length for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT_N2 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT_N2_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT_N2 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT_N2_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT_N2 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT_N2_OFF (18u)

/** \brief Length for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT_N3 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT_N3_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT_N3 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT_N3_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT_N3 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT_N3_OFF (19u)

/** \brief Length for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT_N4 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT_N4_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT_N4 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT_N4_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT_N4 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT_N4_OFF (20u)

/** \brief Length for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT_N5 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT_N5_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT_N5 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT_N5_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT_N5 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT_N5_OFF (21u)

/** \brief Length for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT_N6 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT_N6_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT_N6 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT_N6_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT_N6 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT_N6_OFF (22u)

/** \brief Length for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT_N7 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT_N7_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT_N7 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT_N7_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT_N7 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT_N7_OFF (23u)

/** \brief Length for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT_N8 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT_N8_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT_N8 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT_N8_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT_N8 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT_N8_OFF (24u)

/** \brief Length for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT_N9 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT_N9_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT_N9 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT_N9_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT_N9 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT_N9_OFF (25u)

/** \brief Length for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT_N10 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT_N10_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT_N10 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT_N10_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT_N10 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT_N10_OFF (26u)

/** \brief Length for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT_N11 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT_N11_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT_N11 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT_N11_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT_N11 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT_N11_OFF (27u)

/** \brief Length for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT_N12 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT_N12_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT_N12 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT_N12_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT_N12 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT_N12_OFF (28u)

/** \brief Length for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT_N13 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT_N13_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT_N13 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT_N13_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT_N13 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT_N13_OFF (29u)

/** \brief Length for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT_N14 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT_N14_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT_N14 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT_N14_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT_N14 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT_N14_OFF (30u)

/** \brief Length for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT_N15 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT_N15_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT_N15 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT_N15_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_TOM_OUT_Bits.TOM_OUT_N15 */
#define IFX_EGTM_CLS_CCM_TOM_OUT_TOM_OUT_N15_OFF (31u)

/** \brief Length for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_I_OUT0 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_I_OUT0_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_I_OUT0 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_I_OUT0_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_I_OUT0 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_I_OUT0_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_I_OUT1 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_I_OUT1_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_I_OUT1 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_I_OUT1_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_I_OUT1 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_I_OUT1_OFF (1u)

/** \brief Length for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_I_OUT2 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_I_OUT2_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_I_OUT2 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_I_OUT2_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_I_OUT2 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_I_OUT2_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_I_OUT3 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_I_OUT3_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_I_OUT3 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_I_OUT3_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_I_OUT3 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_I_OUT3_OFF (3u)

/** \brief Length for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_I_OUT4 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_I_OUT4_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_I_OUT4 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_I_OUT4_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_I_OUT4 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_I_OUT4_OFF (4u)

/** \brief Length for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_I_OUT5 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_I_OUT5_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_I_OUT5 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_I_OUT5_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_I_OUT5 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_I_OUT5_OFF (5u)

/** \brief Length for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_I_OUT6 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_I_OUT6_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_I_OUT6 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_I_OUT6_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_I_OUT6 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_I_OUT6_OFF (6u)

/** \brief Length for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_I_OUT7 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_I_OUT7_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_I_OUT7 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_I_OUT7_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_I_OUT7 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_I_OUT7_OFF (7u)

/** \brief Length for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_I_OUT_N0 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_I_OUT_N0_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_I_OUT_N0 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_I_OUT_N0_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_I_OUT_N0 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_I_OUT_N0_OFF (8u)

/** \brief Length for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_I_OUT_N1 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_I_OUT_N1_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_I_OUT_N1 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_I_OUT_N1_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_I_OUT_N1 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_I_OUT_N1_OFF (9u)

/** \brief Length for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_I_OUT_N2 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_I_OUT_N2_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_I_OUT_N2 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_I_OUT_N2_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_I_OUT_N2 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_I_OUT_N2_OFF (10u)

/** \brief Length for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_I_OUT_N3 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_I_OUT_N3_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_I_OUT_N3 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_I_OUT_N3_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_I_OUT_N3 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_I_OUT_N3_OFF (11u)

/** \brief Length for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_I_OUT_N4 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_I_OUT_N4_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_I_OUT_N4 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_I_OUT_N4_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_I_OUT_N4 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_I_OUT_N4_OFF (12u)

/** \brief Length for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_I_OUT_N5 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_I_OUT_N5_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_I_OUT_N5 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_I_OUT_N5_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_I_OUT_N5 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_I_OUT_N5_OFF (13u)

/** \brief Length for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_I_OUT_N6 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_I_OUT_N6_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_I_OUT_N6 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_I_OUT_N6_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_I_OUT_N6 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_I_OUT_N6_OFF (14u)

/** \brief Length for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_I_OUT_N7 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_I_OUT_N7_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_I_OUT_N7 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_I_OUT_N7_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_I_OUT_N7 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_I_OUT_N7_OFF (15u)

/** \brief Length for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_IP1_OUT0 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_IP1_OUT0_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_IP1_OUT0 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_IP1_OUT0_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_IP1_OUT0 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_IP1_OUT0_OFF (16u)

/** \brief Length for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_IP1_OUT1 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_IP1_OUT1_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_IP1_OUT1 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_IP1_OUT1_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_IP1_OUT1 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_IP1_OUT1_OFF (17u)

/** \brief Length for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_IP1_OUT2 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_IP1_OUT2_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_IP1_OUT2 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_IP1_OUT2_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_IP1_OUT2 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_IP1_OUT2_OFF (18u)

/** \brief Length for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_IP1_OUT3 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_IP1_OUT3_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_IP1_OUT3 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_IP1_OUT3_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_IP1_OUT3 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_IP1_OUT3_OFF (19u)

/** \brief Length for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_IP1_OUT4 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_IP1_OUT4_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_IP1_OUT4 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_IP1_OUT4_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_IP1_OUT4 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_IP1_OUT4_OFF (20u)

/** \brief Length for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_IP1_OUT5 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_IP1_OUT5_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_IP1_OUT5 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_IP1_OUT5_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_IP1_OUT5 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_IP1_OUT5_OFF (21u)

/** \brief Length for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_IP1_OUT6 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_IP1_OUT6_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_IP1_OUT6 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_IP1_OUT6_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_IP1_OUT6 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_IP1_OUT6_OFF (22u)

/** \brief Length for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_IP1_OUT7 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_IP1_OUT7_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_IP1_OUT7 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_IP1_OUT7_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_IP1_OUT7 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_IP1_OUT7_OFF (23u)

/** \brief Length for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_IP1_OUT_N0 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_IP1_OUT_N0_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_IP1_OUT_N0 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_IP1_OUT_N0_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_IP1_OUT_N0 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_IP1_OUT_N0_OFF (24u)

/** \brief Length for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_IP1_OUT_N1 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_IP1_OUT_N1_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_IP1_OUT_N1 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_IP1_OUT_N1_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_IP1_OUT_N1 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_IP1_OUT_N1_OFF (25u)

/** \brief Length for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_IP1_OUT_N2 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_IP1_OUT_N2_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_IP1_OUT_N2 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_IP1_OUT_N2_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_IP1_OUT_N2 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_IP1_OUT_N2_OFF (26u)

/** \brief Length for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_IP1_OUT_N3 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_IP1_OUT_N3_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_IP1_OUT_N3 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_IP1_OUT_N3_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_IP1_OUT_N3 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_IP1_OUT_N3_OFF (27u)

/** \brief Length for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_IP1_OUT_N4 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_IP1_OUT_N4_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_IP1_OUT_N4 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_IP1_OUT_N4_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_IP1_OUT_N4 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_IP1_OUT_N4_OFF (28u)

/** \brief Length for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_IP1_OUT_N5 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_IP1_OUT_N5_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_IP1_OUT_N5 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_IP1_OUT_N5_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_IP1_OUT_N5 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_IP1_OUT_N5_OFF (29u)

/** \brief Length for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_IP1_OUT_N6 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_IP1_OUT_N6_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_IP1_OUT_N6 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_IP1_OUT_N6_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_IP1_OUT_N6 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_IP1_OUT_N6_OFF (30u)

/** \brief Length for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_IP1_OUT_N7 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_IP1_OUT_N7_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_IP1_OUT_N7 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_IP1_OUT_N7_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_ATOM_OUT_Bits.ATOM_IP1_OUT_N7 */
#define IFX_EGTM_CLS_CCM_ATOM_OUT_ATOM_IP1_OUT_N7_OFF (31u)

/** \brief Length for Ifx_EGTM_CLS_CCM_CMU_CLK_CFG_Bits.CLK0_SRC */
#define IFX_EGTM_CLS_CCM_CMU_CLK_CFG_CLK0_SRC_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_CMU_CLK_CFG_Bits.CLK0_SRC */
#define IFX_EGTM_CLS_CCM_CMU_CLK_CFG_CLK0_SRC_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_CMU_CLK_CFG_Bits.CLK0_SRC */
#define IFX_EGTM_CLS_CCM_CMU_CLK_CFG_CLK0_SRC_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_CCM_CMU_CLK_CFG_Bits.CLK1_SRC */
#define IFX_EGTM_CLS_CCM_CMU_CLK_CFG_CLK1_SRC_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_CMU_CLK_CFG_Bits.CLK1_SRC */
#define IFX_EGTM_CLS_CCM_CMU_CLK_CFG_CLK1_SRC_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_CMU_CLK_CFG_Bits.CLK1_SRC */
#define IFX_EGTM_CLS_CCM_CMU_CLK_CFG_CLK1_SRC_OFF (4u)

/** \brief Length for Ifx_EGTM_CLS_CCM_CMU_CLK_CFG_Bits.CLK2_SRC */
#define IFX_EGTM_CLS_CCM_CMU_CLK_CFG_CLK2_SRC_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_CMU_CLK_CFG_Bits.CLK2_SRC */
#define IFX_EGTM_CLS_CCM_CMU_CLK_CFG_CLK2_SRC_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_CMU_CLK_CFG_Bits.CLK2_SRC */
#define IFX_EGTM_CLS_CCM_CMU_CLK_CFG_CLK2_SRC_OFF (8u)

/** \brief Length for Ifx_EGTM_CLS_CCM_CMU_CLK_CFG_Bits.CLK3_SRC */
#define IFX_EGTM_CLS_CCM_CMU_CLK_CFG_CLK3_SRC_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_CMU_CLK_CFG_Bits.CLK3_SRC */
#define IFX_EGTM_CLS_CCM_CMU_CLK_CFG_CLK3_SRC_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_CMU_CLK_CFG_Bits.CLK3_SRC */
#define IFX_EGTM_CLS_CCM_CMU_CLK_CFG_CLK3_SRC_OFF (12u)

/** \brief Length for Ifx_EGTM_CLS_CCM_CMU_CLK_CFG_Bits.CLK4_SRC */
#define IFX_EGTM_CLS_CCM_CMU_CLK_CFG_CLK4_SRC_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_CMU_CLK_CFG_Bits.CLK4_SRC */
#define IFX_EGTM_CLS_CCM_CMU_CLK_CFG_CLK4_SRC_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_CMU_CLK_CFG_Bits.CLK4_SRC */
#define IFX_EGTM_CLS_CCM_CMU_CLK_CFG_CLK4_SRC_OFF (16u)

/** \brief Length for Ifx_EGTM_CLS_CCM_CMU_CLK_CFG_Bits.CLK5_SRC */
#define IFX_EGTM_CLS_CCM_CMU_CLK_CFG_CLK5_SRC_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_CMU_CLK_CFG_Bits.CLK5_SRC */
#define IFX_EGTM_CLS_CCM_CMU_CLK_CFG_CLK5_SRC_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_CMU_CLK_CFG_Bits.CLK5_SRC */
#define IFX_EGTM_CLS_CCM_CMU_CLK_CFG_CLK5_SRC_OFF (20u)

/** \brief Length for Ifx_EGTM_CLS_CCM_CMU_CLK_CFG_Bits.CLK6_SRC */
#define IFX_EGTM_CLS_CCM_CMU_CLK_CFG_CLK6_SRC_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_CMU_CLK_CFG_Bits.CLK6_SRC */
#define IFX_EGTM_CLS_CCM_CMU_CLK_CFG_CLK6_SRC_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_CMU_CLK_CFG_Bits.CLK6_SRC */
#define IFX_EGTM_CLS_CCM_CMU_CLK_CFG_CLK6_SRC_OFF (24u)

/** \brief Length for Ifx_EGTM_CLS_CCM_CMU_CLK_CFG_Bits.CLK7_SRC */
#define IFX_EGTM_CLS_CCM_CMU_CLK_CFG_CLK7_SRC_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_CMU_CLK_CFG_Bits.CLK7_SRC */
#define IFX_EGTM_CLS_CCM_CMU_CLK_CFG_CLK7_SRC_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_CMU_CLK_CFG_Bits.CLK7_SRC */
#define IFX_EGTM_CLS_CCM_CMU_CLK_CFG_CLK7_SRC_OFF (28u)

/** \brief Length for Ifx_EGTM_CLS_CCM_CMU_FXCLK_CFG_Bits.FXCLK0_SRC */
#define IFX_EGTM_CLS_CCM_CMU_FXCLK_CFG_FXCLK0_SRC_LEN (4u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_CMU_FXCLK_CFG_Bits.FXCLK0_SRC */
#define IFX_EGTM_CLS_CCM_CMU_FXCLK_CFG_FXCLK0_SRC_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_CLS_CCM_CMU_FXCLK_CFG_Bits.FXCLK0_SRC */
#define IFX_EGTM_CLS_CCM_CMU_FXCLK_CFG_FXCLK0_SRC_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_CCM_CFG_Bits.EN_TIM */
#define IFX_EGTM_CLS_CCM_CFG_EN_TIM_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_CFG_Bits.EN_TIM */
#define IFX_EGTM_CLS_CCM_CFG_EN_TIM_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_CFG_Bits.EN_TIM */
#define IFX_EGTM_CLS_CCM_CFG_EN_TIM_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_CCM_CFG_Bits.EN_TOM_SPE_TDTM */
#define IFX_EGTM_CLS_CCM_CFG_EN_TOM_SPE_TDTM_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_CFG_Bits.EN_TOM_SPE_TDTM */
#define IFX_EGTM_CLS_CCM_CFG_EN_TOM_SPE_TDTM_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_CFG_Bits.EN_TOM_SPE_TDTM */
#define IFX_EGTM_CLS_CCM_CFG_EN_TOM_SPE_TDTM_OFF (1u)

/** \brief Length for Ifx_EGTM_CLS_CCM_CFG_Bits.EN_ATOM_ADTM */
#define IFX_EGTM_CLS_CCM_CFG_EN_ATOM_ADTM_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_CFG_Bits.EN_ATOM_ADTM */
#define IFX_EGTM_CLS_CCM_CFG_EN_ATOM_ADTM_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_CFG_Bits.EN_ATOM_ADTM */
#define IFX_EGTM_CLS_CCM_CFG_EN_ATOM_ADTM_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_CCM_CFG_Bits.EN_CMP_MON */
#define IFX_EGTM_CLS_CCM_CFG_EN_CMP_MON_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_CFG_Bits.EN_CMP_MON */
#define IFX_EGTM_CLS_CCM_CFG_EN_CMP_MON_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_CFG_Bits.EN_CMP_MON */
#define IFX_EGTM_CLS_CCM_CFG_EN_CMP_MON_OFF (7u)

/** \brief Length for Ifx_EGTM_CLS_CCM_CFG_Bits.CLS_CLK_DIV */
#define IFX_EGTM_CLS_CCM_CFG_CLS_CLK_DIV_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_CFG_Bits.CLS_CLK_DIV */
#define IFX_EGTM_CLS_CCM_CFG_CLS_CLK_DIV_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_CFG_Bits.CLS_CLK_DIV */
#define IFX_EGTM_CLS_CCM_CFG_CLS_CLK_DIV_OFF (16u)

/** \brief Length for Ifx_EGTM_CLS_CCM_PROT_Bits.CLS_PROT */
#define IFX_EGTM_CLS_CCM_PROT_CLS_PROT_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CCM_PROT_Bits.CLS_PROT */
#define IFX_EGTM_CLS_CCM_PROT_CLS_PROT_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CCM_PROT_Bits.CLS_PROT */
#define IFX_EGTM_CLS_CCM_PROT_CLS_PROT_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CTRL_Bits.CLK_SEL */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL_CLK_SEL_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CTRL_Bits.CLK_SEL */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL_CLK_SEL_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CTRL_Bits.CLK_SEL */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL_CLK_SEL_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CTRL_Bits.DTM_SEL */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL_DTM_SEL_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CTRL_Bits.DTM_SEL */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL_DTM_SEL_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CTRL_Bits.DTM_SEL */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL_DTM_SEL_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CTRL_Bits.UPD_MODE */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL_UPD_MODE_LEN (3u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CTRL_Bits.UPD_MODE */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL_UPD_MODE_MSK (0x7u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CTRL_Bits.UPD_MODE */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL_UPD_MODE_OFF (4u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CTRL_Bits.CH_SHUTOFF_EN */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL_CH_SHUTOFF_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CTRL_Bits.CH_SHUTOFF_EN */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL_CH_SHUTOFF_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CTRL_Bits.CH_SHUTOFF_EN */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL_CH_SHUTOFF_EN_OFF (7u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CTRL_Bits.SR_UPD_EN */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL_SR_UPD_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CTRL_Bits.SR_UPD_EN */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL_SR_UPD_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CTRL_Bits.SR_UPD_EN */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL_SR_UPD_EN_OFF (8u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CTRL_Bits.SHUT_OFF_RST */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL_SHUT_OFF_RST_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CTRL_Bits.SHUT_OFF_RST */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL_SHUT_OFF_RST_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CTRL_Bits.SHUT_OFF_RST */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL_SHUT_OFF_RST_OFF (16u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL1_Bits.O1SEL_0 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL1_O1SEL_0_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL1_Bits.O1SEL_0 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL1_O1SEL_0_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL1_Bits.O1SEL_0 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL1_O1SEL_0_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL1_Bits.I1SEL_0 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL1_I1SEL_0_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL1_Bits.I1SEL_0 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL1_I1SEL_0_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL1_Bits.I1SEL_0 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL1_I1SEL_0_OFF (1u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL1_Bits.SWAP_0 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL1_SWAP_0_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL1_Bits.SWAP_0 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL1_SWAP_0_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL1_Bits.SWAP_0 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL1_SWAP_0_OFF (3u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL1_Bits.O1F_0 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL1_O1F_0_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL1_Bits.O1F_0 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL1_O1F_0_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL1_Bits.O1F_0 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL1_O1F_0_OFF (4u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL1_Bits.XDT_EN_0_1 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL1_XDT_EN_0_1_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL1_Bits.XDT_EN_0_1 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL1_XDT_EN_0_1_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL1_Bits.XDT_EN_0_1 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL1_XDT_EN_0_1_OFF (6u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL1_Bits.O1SEL_1 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL1_O1SEL_1_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL1_Bits.O1SEL_1 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL1_O1SEL_1_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL1_Bits.O1SEL_1 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL1_O1SEL_1_OFF (8u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL1_Bits.I1SEL_1 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL1_I1SEL_1_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL1_Bits.I1SEL_1 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL1_I1SEL_1_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL1_Bits.I1SEL_1 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL1_I1SEL_1_OFF (9u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL1_Bits.SH_EN_1 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL1_SH_EN_1_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL1_Bits.SH_EN_1 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL1_SH_EN_1_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL1_Bits.SH_EN_1 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL1_SH_EN_1_OFF (10u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL1_Bits.SWAP_1 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL1_SWAP_1_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL1_Bits.SWAP_1 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL1_SWAP_1_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL1_Bits.SWAP_1 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL1_SWAP_1_OFF (11u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL1_Bits.O1F_1 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL1_O1F_1_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL1_Bits.O1F_1 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL1_O1F_1_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL1_Bits.O1F_1 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL1_O1F_1_OFF (12u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL1_Bits.O1SEL_2 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL1_O1SEL_2_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL1_Bits.O1SEL_2 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL1_O1SEL_2_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL1_Bits.O1SEL_2 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL1_O1SEL_2_OFF (16u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL1_Bits.I1SEL_2 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL1_I1SEL_2_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL1_Bits.I1SEL_2 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL1_I1SEL_2_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL1_Bits.I1SEL_2 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL1_I1SEL_2_OFF (17u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL1_Bits.SH_EN_2 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL1_SH_EN_2_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL1_Bits.SH_EN_2 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL1_SH_EN_2_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL1_Bits.SH_EN_2 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL1_SH_EN_2_OFF (18u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL1_Bits.SWAP_2 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL1_SWAP_2_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL1_Bits.SWAP_2 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL1_SWAP_2_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL1_Bits.SWAP_2 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL1_SWAP_2_OFF (19u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL1_Bits.O1F_2 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL1_O1F_2_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL1_Bits.O1F_2 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL1_O1F_2_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL1_Bits.O1F_2 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL1_O1F_2_OFF (20u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL1_Bits.XDT_EN_2_3 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL1_XDT_EN_2_3_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL1_Bits.XDT_EN_2_3 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL1_XDT_EN_2_3_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL1_Bits.XDT_EN_2_3 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL1_XDT_EN_2_3_OFF (22u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL1_Bits.O1SEL_3 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL1_O1SEL_3_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL1_Bits.O1SEL_3 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL1_O1SEL_3_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL1_Bits.O1SEL_3 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL1_O1SEL_3_OFF (24u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL1_Bits.I1SEL_3 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL1_I1SEL_3_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL1_Bits.I1SEL_3 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL1_I1SEL_3_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL1_Bits.I1SEL_3 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL1_I1SEL_3_OFF (25u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL1_Bits.SH_EN_3 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL1_SH_EN_3_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL1_Bits.SH_EN_3 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL1_SH_EN_3_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL1_Bits.SH_EN_3 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL1_SH_EN_3_OFF (26u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL1_Bits.SWAP_3 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL1_SWAP_3_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL1_Bits.SWAP_3 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL1_SWAP_3_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL1_Bits.SWAP_3 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL1_SWAP_3_OFF (27u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL1_Bits.O1F_3 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL1_O1F_3_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL1_Bits.O1F_3 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL1_O1F_3_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL1_Bits.O1F_3 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL1_O1F_3_OFF (28u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.POL0_0 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_POL0_0_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.POL0_0 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_POL0_0_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.POL0_0 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_POL0_0_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.OC0_0 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_OC0_0_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.OC0_0 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_OC0_0_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.OC0_0 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_OC0_0_OFF (1u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.SL0_0 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SL0_0_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.SL0_0 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SL0_0_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.SL0_0 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SL0_0_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.DT0_0 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_DT0_0_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.DT0_0 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_DT0_0_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.DT0_0 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_DT0_0_OFF (3u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.POL1_0 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_POL1_0_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.POL1_0 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_POL1_0_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.POL1_0 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_POL1_0_OFF (4u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.OC1_0 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_OC1_0_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.OC1_0 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_OC1_0_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.OC1_0 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_OC1_0_OFF (5u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.SL1_0 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SL1_0_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.SL1_0 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SL1_0_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.SL1_0 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SL1_0_OFF (6u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.DT1_0 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_DT1_0_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.DT1_0 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_DT1_0_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.DT1_0 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_DT1_0_OFF (7u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.POL0_1 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_POL0_1_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.POL0_1 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_POL0_1_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.POL0_1 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_POL0_1_OFF (8u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.OC0_1 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_OC0_1_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.OC0_1 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_OC0_1_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.OC0_1 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_OC0_1_OFF (9u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.SL0_1 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SL0_1_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.SL0_1 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SL0_1_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.SL0_1 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SL0_1_OFF (10u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.DT0_1 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_DT0_1_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.DT0_1 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_DT0_1_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.DT0_1 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_DT0_1_OFF (11u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.POL1_1 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_POL1_1_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.POL1_1 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_POL1_1_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.POL1_1 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_POL1_1_OFF (12u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.OC1_1 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_OC1_1_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.OC1_1 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_OC1_1_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.OC1_1 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_OC1_1_OFF (13u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.SL1_1 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SL1_1_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.SL1_1 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SL1_1_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.SL1_1 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SL1_1_OFF (14u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.DT1_1 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_DT1_1_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.DT1_1 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_DT1_1_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.DT1_1 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_DT1_1_OFF (15u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.POL0_2 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_POL0_2_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.POL0_2 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_POL0_2_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.POL0_2 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_POL0_2_OFF (16u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.OC0_2 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_OC0_2_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.OC0_2 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_OC0_2_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.OC0_2 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_OC0_2_OFF (17u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.SL0_2 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SL0_2_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.SL0_2 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SL0_2_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.SL0_2 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SL0_2_OFF (18u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.DT0_2 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_DT0_2_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.DT0_2 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_DT0_2_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.DT0_2 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_DT0_2_OFF (19u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.POL1_2 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_POL1_2_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.POL1_2 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_POL1_2_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.POL1_2 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_POL1_2_OFF (20u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.OC1_2 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_OC1_2_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.OC1_2 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_OC1_2_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.OC1_2 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_OC1_2_OFF (21u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.SL1_2 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SL1_2_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.SL1_2 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SL1_2_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.SL1_2 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SL1_2_OFF (22u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.DT1_2 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_DT1_2_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.DT1_2 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_DT1_2_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.DT1_2 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_DT1_2_OFF (23u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.POL0_3 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_POL0_3_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.POL0_3 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_POL0_3_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.POL0_3 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_POL0_3_OFF (24u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.OC0_3 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_OC0_3_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.OC0_3 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_OC0_3_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.OC0_3 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_OC0_3_OFF (25u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.SL0_3 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SL0_3_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.SL0_3 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SL0_3_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.SL0_3 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SL0_3_OFF (26u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.DT0_3 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_DT0_3_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.DT0_3 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_DT0_3_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.DT0_3 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_DT0_3_OFF (27u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.POL1_3 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_POL1_3_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.POL1_3 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_POL1_3_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.POL1_3 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_POL1_3_OFF (28u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.OC1_3 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_OC1_3_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.OC1_3 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_OC1_3_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.OC1_3 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_OC1_3_OFF (29u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.SL1_3 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SL1_3_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.SL1_3 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SL1_3_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.SL1_3 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SL1_3_OFF (30u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.DT1_3 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_DT1_3_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.DT1_3 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_DT1_3_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_Bits.DT1_3 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_DT1_3_OFF (31u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.POL0_0_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_POL0_0_SR_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.POL0_0_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_POL0_0_SR_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.POL0_0_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_POL0_0_SR_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.OC0_0_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_OC0_0_SR_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.OC0_0_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_OC0_0_SR_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.OC0_0_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_OC0_0_SR_OFF (1u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.SL0_0_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_SL0_0_SR_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.SL0_0_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_SL0_0_SR_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.SL0_0_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_SL0_0_SR_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.DT0_0_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_DT0_0_SR_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.DT0_0_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_DT0_0_SR_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.DT0_0_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_DT0_0_SR_OFF (3u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.POL1_0_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_POL1_0_SR_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.POL1_0_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_POL1_0_SR_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.POL1_0_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_POL1_0_SR_OFF (4u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.OC1_0_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_OC1_0_SR_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.OC1_0_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_OC1_0_SR_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.OC1_0_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_OC1_0_SR_OFF (5u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.SL1_0_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_SL1_0_SR_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.SL1_0_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_SL1_0_SR_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.SL1_0_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_SL1_0_SR_OFF (6u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.DT1_0_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_DT1_0_SR_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.DT1_0_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_DT1_0_SR_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.DT1_0_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_DT1_0_SR_OFF (7u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.POL0_1_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_POL0_1_SR_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.POL0_1_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_POL0_1_SR_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.POL0_1_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_POL0_1_SR_OFF (8u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.OC0_1_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_OC0_1_SR_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.OC0_1_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_OC0_1_SR_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.OC0_1_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_OC0_1_SR_OFF (9u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.SL0_1_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_SL0_1_SR_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.SL0_1_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_SL0_1_SR_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.SL0_1_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_SL0_1_SR_OFF (10u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.DT0_1_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_DT0_1_SR_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.DT0_1_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_DT0_1_SR_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.DT0_1_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_DT0_1_SR_OFF (11u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.POL1_1_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_POL1_1_SR_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.POL1_1_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_POL1_1_SR_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.POL1_1_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_POL1_1_SR_OFF (12u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.OC1_1_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_OC1_1_SR_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.OC1_1_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_OC1_1_SR_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.OC1_1_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_OC1_1_SR_OFF (13u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.SL1_1_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_SL1_1_SR_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.SL1_1_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_SL1_1_SR_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.SL1_1_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_SL1_1_SR_OFF (14u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.DT1_1_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_DT1_1_SR_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.DT1_1_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_DT1_1_SR_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.DT1_1_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_DT1_1_SR_OFF (15u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.POL0_2_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_POL0_2_SR_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.POL0_2_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_POL0_2_SR_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.POL0_2_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_POL0_2_SR_OFF (16u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.OC0_2_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_OC0_2_SR_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.OC0_2_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_OC0_2_SR_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.OC0_2_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_OC0_2_SR_OFF (17u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.SL0_2_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_SL0_2_SR_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.SL0_2_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_SL0_2_SR_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.SL0_2_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_SL0_2_SR_OFF (18u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.DT0_2_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_DT0_2_SR_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.DT0_2_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_DT0_2_SR_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.DT0_2_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_DT0_2_SR_OFF (19u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.POL1_2_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_POL1_2_SR_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.POL1_2_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_POL1_2_SR_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.POL1_2_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_POL1_2_SR_OFF (20u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.OC1_2_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_OC1_2_SR_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.OC1_2_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_OC1_2_SR_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.OC1_2_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_OC1_2_SR_OFF (21u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.SL1_2_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_SL1_2_SR_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.SL1_2_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_SL1_2_SR_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.SL1_2_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_SL1_2_SR_OFF (22u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.DT1_2_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_DT1_2_SR_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.DT1_2_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_DT1_2_SR_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.DT1_2_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_DT1_2_SR_OFF (23u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.POL0_3_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_POL0_3_SR_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.POL0_3_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_POL0_3_SR_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.POL0_3_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_POL0_3_SR_OFF (24u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.OC0_3_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_OC0_3_SR_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.OC0_3_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_OC0_3_SR_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.OC0_3_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_OC0_3_SR_OFF (25u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.SL0_3_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_SL0_3_SR_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.SL0_3_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_SL0_3_SR_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.SL0_3_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_SL0_3_SR_OFF (26u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.DT0_3_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_DT0_3_SR_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.DT0_3_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_DT0_3_SR_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.DT0_3_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_DT0_3_SR_OFF (27u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.POL1_3_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_POL1_3_SR_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.POL1_3_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_POL1_3_SR_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.POL1_3_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_POL1_3_SR_OFF (28u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.OC1_3_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_OC1_3_SR_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.OC1_3_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_OC1_3_SR_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.OC1_3_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_OC1_3_SR_OFF (29u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.SL1_3_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_SL1_3_SR_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.SL1_3_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_SL1_3_SR_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.SL1_3_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_SL1_3_SR_OFF (30u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.DT1_3_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_DT1_3_SR_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.DT1_3_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_DT1_3_SR_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_Bits.DT1_3_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL2_SR_DT1_3_SR_OFF (31u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_PS_CTRL_Bits.RELBLK */
#define IFX_EGTM_CLS_CDTM_DTM_PS_CTRL_RELBLK_LEN (10u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_PS_CTRL_Bits.RELBLK */
#define IFX_EGTM_CLS_CDTM_DTM_PS_CTRL_RELBLK_MSK (0x3ffu)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_PS_CTRL_Bits.RELBLK */
#define IFX_EGTM_CLS_CDTM_DTM_PS_CTRL_RELBLK_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_PS_CTRL_Bits.PSU_IN_SEL */
#define IFX_EGTM_CLS_CDTM_DTM_PS_CTRL_PSU_IN_SEL_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_PS_CTRL_Bits.PSU_IN_SEL */
#define IFX_EGTM_CLS_CDTM_DTM_PS_CTRL_PSU_IN_SEL_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_PS_CTRL_Bits.PSU_IN_SEL */
#define IFX_EGTM_CLS_CDTM_DTM_PS_CTRL_PSU_IN_SEL_OFF (16u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_PS_CTRL_Bits.IN_POL */
#define IFX_EGTM_CLS_CDTM_DTM_PS_CTRL_IN_POL_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_PS_CTRL_Bits.IN_POL */
#define IFX_EGTM_CLS_CDTM_DTM_PS_CTRL_IN_POL_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_PS_CTRL_Bits.IN_POL */
#define IFX_EGTM_CLS_CDTM_DTM_PS_CTRL_IN_POL_OFF (17u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_PS_CTRL_Bits.TIM_SEL */
#define IFX_EGTM_CLS_CDTM_DTM_PS_CTRL_TIM_SEL_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_PS_CTRL_Bits.TIM_SEL */
#define IFX_EGTM_CLS_CDTM_DTM_PS_CTRL_TIM_SEL_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_PS_CTRL_Bits.TIM_SEL */
#define IFX_EGTM_CLS_CDTM_DTM_PS_CTRL_TIM_SEL_OFF (18u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_PS_CTRL_Bits.SHIFT_SEL */
#define IFX_EGTM_CLS_CDTM_DTM_PS_CTRL_SHIFT_SEL_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_PS_CTRL_Bits.SHIFT_SEL */
#define IFX_EGTM_CLS_CDTM_DTM_PS_CTRL_SHIFT_SEL_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_PS_CTRL_Bits.SHIFT_SEL */
#define IFX_EGTM_CLS_CDTM_DTM_PS_CTRL_SHIFT_SEL_OFF (20u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_DTV_Bits.RELRISE */
#define IFX_EGTM_CLS_CDTM_DTM_CH_DTV_RELRISE_LEN (13u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_DTV_Bits.RELRISE */
#define IFX_EGTM_CLS_CDTM_DTM_CH_DTV_RELRISE_MSK (0x1fffu)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_DTV_Bits.RELRISE */
#define IFX_EGTM_CLS_CDTM_DTM_CH_DTV_RELRISE_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_DTV_Bits.RELFALL */
#define IFX_EGTM_CLS_CDTM_DTM_CH_DTV_RELFALL_LEN (13u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_DTV_Bits.RELFALL */
#define IFX_EGTM_CLS_CDTM_DTM_CH_DTV_RELFALL_MSK (0x1fffu)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_DTV_Bits.RELFALL */
#define IFX_EGTM_CLS_CDTM_DTM_CH_DTV_RELFALL_OFF (16u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_DTV_Bits.HRES */
#define IFX_EGTM_CLS_CDTM_DTM_CH_DTV_HRES_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_DTV_Bits.HRES */
#define IFX_EGTM_CLS_CDTM_DTM_CH_DTV_HRES_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_DTV_Bits.HRES */
#define IFX_EGTM_CLS_CDTM_DTM_CH_DTV_HRES_OFF (31u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_SR_Bits.SL0_0_SR_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_SR_SL0_0_SR_SR_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_SR_Bits.SL0_0_SR_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_SR_SL0_0_SR_SR_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_SR_Bits.SL0_0_SR_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_SR_SL0_0_SR_SR_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_SR_Bits.SL1_0_SR_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_SR_SL1_0_SR_SR_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_SR_Bits.SL1_0_SR_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_SR_SL1_0_SR_SR_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_SR_Bits.SL1_0_SR_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_SR_SL1_0_SR_SR_OFF (1u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_SR_Bits.SL0_1_SR_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_SR_SL0_1_SR_SR_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_SR_Bits.SL0_1_SR_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_SR_SL0_1_SR_SR_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_SR_Bits.SL0_1_SR_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_SR_SL0_1_SR_SR_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_SR_Bits.SL1_1_SR_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_SR_SL1_1_SR_SR_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_SR_Bits.SL1_1_SR_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_SR_SL1_1_SR_SR_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_SR_Bits.SL1_1_SR_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_SR_SL1_1_SR_SR_OFF (3u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_SR_Bits.SL0_2_SR_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_SR_SL0_2_SR_SR_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_SR_Bits.SL0_2_SR_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_SR_SL0_2_SR_SR_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_SR_Bits.SL0_2_SR_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_SR_SL0_2_SR_SR_OFF (4u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_SR_Bits.SL1_2_SR_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_SR_SL1_2_SR_SR_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_SR_Bits.SL1_2_SR_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_SR_SL1_2_SR_SR_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_SR_Bits.SL1_2_SR_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_SR_SL1_2_SR_SR_OFF (5u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_SR_Bits.SL0_3_SR_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_SR_SL0_3_SR_SR_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_SR_Bits.SL0_3_SR_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_SR_SL0_3_SR_SR_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_SR_Bits.SL0_3_SR_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_SR_SL0_3_SR_SR_OFF (6u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_SR_Bits.SL1_3_SR_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_SR_SL1_3_SR_SR_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_SR_Bits.SL1_3_SR_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_SR_SL1_3_SR_SR_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_SR_Bits.SL1_3_SR_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_SR_SL1_3_SR_SR_OFF (7u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL3_Bits.CII0 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL3_CII0_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL3_Bits.CII0 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL3_CII0_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL3_Bits.CII0 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL3_CII0_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL3_Bits.CIS0 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL3_CIS0_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL3_Bits.CIS0 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL3_CIS0_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL3_Bits.CIS0 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL3_CIS0_OFF (1u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL3_Bits.TSEL0_0 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL3_TSEL0_0_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL3_Bits.TSEL0_0 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL3_TSEL0_0_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL3_Bits.TSEL0_0 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL3_TSEL0_0_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL3_Bits.TSEL1_0 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL3_TSEL1_0_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL3_Bits.TSEL1_0 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL3_TSEL1_0_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL3_Bits.TSEL1_0 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL3_TSEL1_0_OFF (3u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL3_Bits.CII1 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL3_CII1_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL3_Bits.CII1 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL3_CII1_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL3_Bits.CII1 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL3_CII1_OFF (8u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL3_Bits.CIS1 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL3_CIS1_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL3_Bits.CIS1 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL3_CIS1_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL3_Bits.CIS1 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL3_CIS1_OFF (9u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL3_Bits.TSEL0_1 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL3_TSEL0_1_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL3_Bits.TSEL0_1 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL3_TSEL0_1_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL3_Bits.TSEL0_1 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL3_TSEL0_1_OFF (10u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL3_Bits.TSEL1_1 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL3_TSEL1_1_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL3_Bits.TSEL1_1 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL3_TSEL1_1_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL3_Bits.TSEL1_1 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL3_TSEL1_1_OFF (11u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL3_Bits.CII2 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL3_CII2_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL3_Bits.CII2 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL3_CII2_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL3_Bits.CII2 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL3_CII2_OFF (16u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL3_Bits.CIS2 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL3_CIS2_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL3_Bits.CIS2 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL3_CIS2_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL3_Bits.CIS2 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL3_CIS2_OFF (17u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL3_Bits.TSEL0_2 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL3_TSEL0_2_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL3_Bits.TSEL0_2 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL3_TSEL0_2_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL3_Bits.TSEL0_2 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL3_TSEL0_2_OFF (18u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL3_Bits.TSEL1_2 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL3_TSEL1_2_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL3_Bits.TSEL1_2 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL3_TSEL1_2_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL3_Bits.TSEL1_2 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL3_TSEL1_2_OFF (19u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL3_Bits.CII3 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL3_CII3_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL3_Bits.CII3 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL3_CII3_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL3_Bits.CII3 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL3_CII3_OFF (24u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL3_Bits.CIS3 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL3_CIS3_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL3_Bits.CIS3 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL3_CIS3_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL3_Bits.CIS3 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL3_CIS3_OFF (25u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL3_Bits.TSEL0_3 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL3_TSEL0_3_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL3_Bits.TSEL0_3 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL3_TSEL0_3_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL3_Bits.TSEL0_3 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL3_TSEL0_3_OFF (26u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL3_Bits.TSEL1_3 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL3_TSEL1_3_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL3_Bits.TSEL1_3 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL3_TSEL1_3_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_CTRL3_Bits.TSEL1_3 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_CTRL3_TSEL1_3_OFF (27u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CTRL2_Bits.SHUTOFF_SEL_0 */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL2_SHUTOFF_SEL_0_LEN (3u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CTRL2_Bits.SHUTOFF_SEL_0 */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL2_SHUTOFF_SEL_0_MSK (0x7u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CTRL2_Bits.SHUTOFF_SEL_0 */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL2_SHUTOFF_SEL_0_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CTRL2_Bits.SHUTOFF_POL_0 */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL2_SHUTOFF_POL_0_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CTRL2_Bits.SHUTOFF_POL_0 */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL2_SHUTOFF_POL_0_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CTRL2_Bits.SHUTOFF_POL_0 */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL2_SHUTOFF_POL_0_OFF (3u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CTRL2_Bits.UPD_MODE_0 */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL2_UPD_MODE_0_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CTRL2_Bits.UPD_MODE_0 */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL2_UPD_MODE_0_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CTRL2_Bits.UPD_MODE_0 */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL2_UPD_MODE_0_OFF (4u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CTRL2_Bits.SHUT_OFF_RST_0 */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL2_SHUT_OFF_RST_0_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CTRL2_Bits.SHUT_OFF_RST_0 */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL2_SHUT_OFF_RST_0_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CTRL2_Bits.SHUT_OFF_RST_0 */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL2_SHUT_OFF_RST_0_OFF (6u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CTRL2_Bits.WR_EN_0 */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL2_WR_EN_0_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CTRL2_Bits.WR_EN_0 */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL2_WR_EN_0_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CTRL2_Bits.WR_EN_0 */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL2_WR_EN_0_OFF (7u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CTRL2_Bits.SHUTOFF_SEL_1 */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL2_SHUTOFF_SEL_1_LEN (3u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CTRL2_Bits.SHUTOFF_SEL_1 */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL2_SHUTOFF_SEL_1_MSK (0x7u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CTRL2_Bits.SHUTOFF_SEL_1 */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL2_SHUTOFF_SEL_1_OFF (8u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CTRL2_Bits.SHUTOFF_POL_1 */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL2_SHUTOFF_POL_1_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CTRL2_Bits.SHUTOFF_POL_1 */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL2_SHUTOFF_POL_1_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CTRL2_Bits.SHUTOFF_POL_1 */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL2_SHUTOFF_POL_1_OFF (11u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CTRL2_Bits.UPD_MODE_1 */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL2_UPD_MODE_1_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CTRL2_Bits.UPD_MODE_1 */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL2_UPD_MODE_1_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CTRL2_Bits.UPD_MODE_1 */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL2_UPD_MODE_1_OFF (12u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CTRL2_Bits.SHUT_OFF_RST_1 */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL2_SHUT_OFF_RST_1_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CTRL2_Bits.SHUT_OFF_RST_1 */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL2_SHUT_OFF_RST_1_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CTRL2_Bits.SHUT_OFF_RST_1 */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL2_SHUT_OFF_RST_1_OFF (14u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CTRL2_Bits.WR_EN_1 */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL2_WR_EN_1_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CTRL2_Bits.WR_EN_1 */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL2_WR_EN_1_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CTRL2_Bits.WR_EN_1 */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL2_WR_EN_1_OFF (15u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CTRL2_Bits.SHUTOFF_SEL_2 */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL2_SHUTOFF_SEL_2_LEN (3u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CTRL2_Bits.SHUTOFF_SEL_2 */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL2_SHUTOFF_SEL_2_MSK (0x7u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CTRL2_Bits.SHUTOFF_SEL_2 */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL2_SHUTOFF_SEL_2_OFF (16u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CTRL2_Bits.SHUTOFF_POL_2 */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL2_SHUTOFF_POL_2_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CTRL2_Bits.SHUTOFF_POL_2 */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL2_SHUTOFF_POL_2_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CTRL2_Bits.SHUTOFF_POL_2 */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL2_SHUTOFF_POL_2_OFF (19u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CTRL2_Bits.UPD_MODE_2 */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL2_UPD_MODE_2_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CTRL2_Bits.UPD_MODE_2 */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL2_UPD_MODE_2_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CTRL2_Bits.UPD_MODE_2 */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL2_UPD_MODE_2_OFF (20u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CTRL2_Bits.SHUT_OFF_RST_2 */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL2_SHUT_OFF_RST_2_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CTRL2_Bits.SHUT_OFF_RST_2 */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL2_SHUT_OFF_RST_2_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CTRL2_Bits.SHUT_OFF_RST_2 */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL2_SHUT_OFF_RST_2_OFF (22u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CTRL2_Bits.WR_EN_2 */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL2_WR_EN_2_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CTRL2_Bits.WR_EN_2 */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL2_WR_EN_2_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CTRL2_Bits.WR_EN_2 */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL2_WR_EN_2_OFF (23u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CTRL2_Bits.SHUTOFF_SEL_3 */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL2_SHUTOFF_SEL_3_LEN (3u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CTRL2_Bits.SHUTOFF_SEL_3 */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL2_SHUTOFF_SEL_3_MSK (0x7u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CTRL2_Bits.SHUTOFF_SEL_3 */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL2_SHUTOFF_SEL_3_OFF (24u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CTRL2_Bits.SHUTOFF_POL_3 */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL2_SHUTOFF_POL_3_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CTRL2_Bits.SHUTOFF_POL_3 */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL2_SHUTOFF_POL_3_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CTRL2_Bits.SHUTOFF_POL_3 */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL2_SHUTOFF_POL_3_OFF (27u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CTRL2_Bits.UPD_MODE_3 */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL2_UPD_MODE_3_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CTRL2_Bits.UPD_MODE_3 */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL2_UPD_MODE_3_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CTRL2_Bits.UPD_MODE_3 */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL2_UPD_MODE_3_OFF (28u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CTRL2_Bits.SHUT_OFF_RST_3 */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL2_SHUT_OFF_RST_3_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CTRL2_Bits.SHUT_OFF_RST_3 */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL2_SHUT_OFF_RST_3_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CTRL2_Bits.SHUT_OFF_RST_3 */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL2_SHUT_OFF_RST_3_OFF (30u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CTRL2_Bits.WR_EN_3 */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL2_WR_EN_3_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CTRL2_Bits.WR_EN_3 */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL2_WR_EN_3_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CTRL2_Bits.WR_EN_3 */
#define IFX_EGTM_CLS_CDTM_DTM_CTRL2_WR_EN_3_OFF (31u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_DTV_SR_Bits.RELRISE_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_DTV_SR_RELRISE_SR_LEN (13u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_DTV_SR_Bits.RELRISE_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_DTV_SR_RELRISE_SR_MSK (0x1fffu)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_DTV_SR_Bits.RELRISE_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_DTV_SR_RELRISE_SR_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_DTV_SR_Bits.RELRISE_UPD_FE0RE1 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_DTV_SR_RELRISE_UPD_FE0RE1_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_DTV_SR_Bits.RELRISE_UPD_FE0RE1 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_DTV_SR_RELRISE_UPD_FE0RE1_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_DTV_SR_Bits.RELRISE_UPD_FE0RE1 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_DTV_SR_RELRISE_UPD_FE0RE1_OFF (14u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_DTV_SR_Bits.RELRISE_UPD_EN */
#define IFX_EGTM_CLS_CDTM_DTM_CH_DTV_SR_RELRISE_UPD_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_DTV_SR_Bits.RELRISE_UPD_EN */
#define IFX_EGTM_CLS_CDTM_DTM_CH_DTV_SR_RELRISE_UPD_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_DTV_SR_Bits.RELRISE_UPD_EN */
#define IFX_EGTM_CLS_CDTM_DTM_CH_DTV_SR_RELRISE_UPD_EN_OFF (15u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_DTV_SR_Bits.RELFALL_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_DTV_SR_RELFALL_SR_LEN (13u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_DTV_SR_Bits.RELFALL_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_DTV_SR_RELFALL_SR_MSK (0x1fffu)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_DTV_SR_Bits.RELFALL_SR */
#define IFX_EGTM_CLS_CDTM_DTM_CH_DTV_SR_RELFALL_SR_OFF (16u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_DTV_SR_Bits.RELFALL_UPD_FE0RE1 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_DTV_SR_RELFALL_UPD_FE0RE1_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_DTV_SR_Bits.RELFALL_UPD_FE0RE1 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_DTV_SR_RELFALL_UPD_FE0RE1_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_DTV_SR_Bits.RELFALL_UPD_FE0RE1 */
#define IFX_EGTM_CLS_CDTM_DTM_CH_DTV_SR_RELFALL_UPD_FE0RE1_OFF (30u)

/** \brief Length for Ifx_EGTM_CLS_CDTM_DTM_CH_DTV_SR_Bits.RELFALL_UPD_EN */
#define IFX_EGTM_CLS_CDTM_DTM_CH_DTV_SR_RELFALL_UPD_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_CDTM_DTM_CH_DTV_SR_Bits.RELFALL_UPD_EN */
#define IFX_EGTM_CLS_CDTM_DTM_CH_DTV_SR_RELFALL_UPD_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_CDTM_DTM_CH_DTV_SR_Bits.RELFALL_UPD_EN */
#define IFX_EGTM_CLS_CDTM_DTM_CH_DTV_SR_RELFALL_UPD_EN_OFF (31u)

/** \brief Length for Ifx_EGTM_CLS_SPE_CTRL_STAT_Bits.EN */
#define IFX_EGTM_CLS_SPE_CTRL_STAT_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_CTRL_STAT_Bits.EN */
#define IFX_EGTM_CLS_SPE_CTRL_STAT_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_CTRL_STAT_Bits.EN */
#define IFX_EGTM_CLS_SPE_CTRL_STAT_EN_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_SPE_CTRL_STAT_Bits.SIE0 */
#define IFX_EGTM_CLS_SPE_CTRL_STAT_SIE0_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_CTRL_STAT_Bits.SIE0 */
#define IFX_EGTM_CLS_SPE_CTRL_STAT_SIE0_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_CTRL_STAT_Bits.SIE0 */
#define IFX_EGTM_CLS_SPE_CTRL_STAT_SIE0_OFF (1u)

/** \brief Length for Ifx_EGTM_CLS_SPE_CTRL_STAT_Bits.SIE1 */
#define IFX_EGTM_CLS_SPE_CTRL_STAT_SIE1_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_CTRL_STAT_Bits.SIE1 */
#define IFX_EGTM_CLS_SPE_CTRL_STAT_SIE1_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_CTRL_STAT_Bits.SIE1 */
#define IFX_EGTM_CLS_SPE_CTRL_STAT_SIE1_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_SPE_CTRL_STAT_Bits.SIE2 */
#define IFX_EGTM_CLS_SPE_CTRL_STAT_SIE2_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_CTRL_STAT_Bits.SIE2 */
#define IFX_EGTM_CLS_SPE_CTRL_STAT_SIE2_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_CTRL_STAT_Bits.SIE2 */
#define IFX_EGTM_CLS_SPE_CTRL_STAT_SIE2_OFF (3u)

/** \brief Length for Ifx_EGTM_CLS_SPE_CTRL_STAT_Bits.TRIG_SEL */
#define IFX_EGTM_CLS_SPE_CTRL_STAT_TRIG_SEL_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_CTRL_STAT_Bits.TRIG_SEL */
#define IFX_EGTM_CLS_SPE_CTRL_STAT_TRIG_SEL_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_CTRL_STAT_Bits.TRIG_SEL */
#define IFX_EGTM_CLS_SPE_CTRL_STAT_TRIG_SEL_OFF (4u)

/** \brief Length for Ifx_EGTM_CLS_SPE_CTRL_STAT_Bits.TIM_SEL */
#define IFX_EGTM_CLS_SPE_CTRL_STAT_TIM_SEL_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_CTRL_STAT_Bits.TIM_SEL */
#define IFX_EGTM_CLS_SPE_CTRL_STAT_TIM_SEL_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_CTRL_STAT_Bits.TIM_SEL */
#define IFX_EGTM_CLS_SPE_CTRL_STAT_TIM_SEL_OFF (6u)

/** \brief Length for Ifx_EGTM_CLS_SPE_CTRL_STAT_Bits.FSOM */
#define IFX_EGTM_CLS_SPE_CTRL_STAT_FSOM_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_CTRL_STAT_Bits.FSOM */
#define IFX_EGTM_CLS_SPE_CTRL_STAT_FSOM_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_CTRL_STAT_Bits.FSOM */
#define IFX_EGTM_CLS_SPE_CTRL_STAT_FSOM_OFF (7u)

/** \brief Length for Ifx_EGTM_CLS_SPE_CTRL_STAT_Bits.SPE_PAT_PTR */
#define IFX_EGTM_CLS_SPE_CTRL_STAT_SPE_PAT_PTR_LEN (3u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_CTRL_STAT_Bits.SPE_PAT_PTR */
#define IFX_EGTM_CLS_SPE_CTRL_STAT_SPE_PAT_PTR_MSK (0x7u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_CTRL_STAT_Bits.SPE_PAT_PTR */
#define IFX_EGTM_CLS_SPE_CTRL_STAT_SPE_PAT_PTR_OFF (8u)

/** \brief Length for Ifx_EGTM_CLS_SPE_CTRL_STAT_Bits.AIP */
#define IFX_EGTM_CLS_SPE_CTRL_STAT_AIP_LEN (3u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_CTRL_STAT_Bits.AIP */
#define IFX_EGTM_CLS_SPE_CTRL_STAT_AIP_MSK (0x7u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_CTRL_STAT_Bits.AIP */
#define IFX_EGTM_CLS_SPE_CTRL_STAT_AIP_OFF (12u)

/** \brief Length for Ifx_EGTM_CLS_SPE_CTRL_STAT_Bits.ADIR */
#define IFX_EGTM_CLS_SPE_CTRL_STAT_ADIR_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_CTRL_STAT_Bits.ADIR */
#define IFX_EGTM_CLS_SPE_CTRL_STAT_ADIR_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_CTRL_STAT_Bits.ADIR */
#define IFX_EGTM_CLS_SPE_CTRL_STAT_ADIR_OFF (15u)

/** \brief Length for Ifx_EGTM_CLS_SPE_CTRL_STAT_Bits.PIP */
#define IFX_EGTM_CLS_SPE_CTRL_STAT_PIP_LEN (3u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_CTRL_STAT_Bits.PIP */
#define IFX_EGTM_CLS_SPE_CTRL_STAT_PIP_MSK (0x7u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_CTRL_STAT_Bits.PIP */
#define IFX_EGTM_CLS_SPE_CTRL_STAT_PIP_OFF (16u)

/** \brief Length for Ifx_EGTM_CLS_SPE_CTRL_STAT_Bits.PDIR */
#define IFX_EGTM_CLS_SPE_CTRL_STAT_PDIR_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_CTRL_STAT_Bits.PDIR */
#define IFX_EGTM_CLS_SPE_CTRL_STAT_PDIR_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_CTRL_STAT_Bits.PDIR */
#define IFX_EGTM_CLS_SPE_CTRL_STAT_PDIR_OFF (19u)

/** \brief Length for Ifx_EGTM_CLS_SPE_CTRL_STAT_Bits.NIP */
#define IFX_EGTM_CLS_SPE_CTRL_STAT_NIP_LEN (3u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_CTRL_STAT_Bits.NIP */
#define IFX_EGTM_CLS_SPE_CTRL_STAT_NIP_MSK (0x7u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_CTRL_STAT_Bits.NIP */
#define IFX_EGTM_CLS_SPE_CTRL_STAT_NIP_OFF (20u)

/** \brief Length for Ifx_EGTM_CLS_SPE_CTRL_STAT_Bits.ETRIG_SEL */
#define IFX_EGTM_CLS_SPE_CTRL_STAT_ETRIG_SEL_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_CTRL_STAT_Bits.ETRIG_SEL */
#define IFX_EGTM_CLS_SPE_CTRL_STAT_ETRIG_SEL_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_CTRL_STAT_Bits.ETRIG_SEL */
#define IFX_EGTM_CLS_SPE_CTRL_STAT_ETRIG_SEL_OFF (23u)

/** \brief Length for Ifx_EGTM_CLS_SPE_CTRL_STAT_Bits.FSOL */
#define IFX_EGTM_CLS_SPE_CTRL_STAT_FSOL_LEN (8u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_CTRL_STAT_Bits.FSOL */
#define IFX_EGTM_CLS_SPE_CTRL_STAT_FSOL_MSK (0xffu)

/** \brief Offset for Ifx_EGTM_CLS_SPE_CTRL_STAT_Bits.FSOL */
#define IFX_EGTM_CLS_SPE_CTRL_STAT_FSOL_OFF (24u)

/** \brief Length for Ifx_EGTM_CLS_SPE_PAT_Bits.IP0_VAL */
#define IFX_EGTM_CLS_SPE_PAT_IP0_VAL_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_PAT_Bits.IP0_VAL */
#define IFX_EGTM_CLS_SPE_PAT_IP0_VAL_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_PAT_Bits.IP0_VAL */
#define IFX_EGTM_CLS_SPE_PAT_IP0_VAL_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_SPE_PAT_Bits.IP0_PAT */
#define IFX_EGTM_CLS_SPE_PAT_IP0_PAT_LEN (3u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_PAT_Bits.IP0_PAT */
#define IFX_EGTM_CLS_SPE_PAT_IP0_PAT_MSK (0x7u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_PAT_Bits.IP0_PAT */
#define IFX_EGTM_CLS_SPE_PAT_IP0_PAT_OFF (1u)

/** \brief Length for Ifx_EGTM_CLS_SPE_PAT_Bits.IP1_VAL */
#define IFX_EGTM_CLS_SPE_PAT_IP1_VAL_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_PAT_Bits.IP1_VAL */
#define IFX_EGTM_CLS_SPE_PAT_IP1_VAL_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_PAT_Bits.IP1_VAL */
#define IFX_EGTM_CLS_SPE_PAT_IP1_VAL_OFF (4u)

/** \brief Length for Ifx_EGTM_CLS_SPE_PAT_Bits.IP1_PAT */
#define IFX_EGTM_CLS_SPE_PAT_IP1_PAT_LEN (3u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_PAT_Bits.IP1_PAT */
#define IFX_EGTM_CLS_SPE_PAT_IP1_PAT_MSK (0x7u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_PAT_Bits.IP1_PAT */
#define IFX_EGTM_CLS_SPE_PAT_IP1_PAT_OFF (5u)

/** \brief Length for Ifx_EGTM_CLS_SPE_PAT_Bits.IP2_VAL */
#define IFX_EGTM_CLS_SPE_PAT_IP2_VAL_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_PAT_Bits.IP2_VAL */
#define IFX_EGTM_CLS_SPE_PAT_IP2_VAL_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_PAT_Bits.IP2_VAL */
#define IFX_EGTM_CLS_SPE_PAT_IP2_VAL_OFF (8u)

/** \brief Length for Ifx_EGTM_CLS_SPE_PAT_Bits.IP2_PAT */
#define IFX_EGTM_CLS_SPE_PAT_IP2_PAT_LEN (3u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_PAT_Bits.IP2_PAT */
#define IFX_EGTM_CLS_SPE_PAT_IP2_PAT_MSK (0x7u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_PAT_Bits.IP2_PAT */
#define IFX_EGTM_CLS_SPE_PAT_IP2_PAT_OFF (9u)

/** \brief Length for Ifx_EGTM_CLS_SPE_PAT_Bits.IP3_VAL */
#define IFX_EGTM_CLS_SPE_PAT_IP3_VAL_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_PAT_Bits.IP3_VAL */
#define IFX_EGTM_CLS_SPE_PAT_IP3_VAL_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_PAT_Bits.IP3_VAL */
#define IFX_EGTM_CLS_SPE_PAT_IP3_VAL_OFF (12u)

/** \brief Length for Ifx_EGTM_CLS_SPE_PAT_Bits.IP3_PAT */
#define IFX_EGTM_CLS_SPE_PAT_IP3_PAT_LEN (3u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_PAT_Bits.IP3_PAT */
#define IFX_EGTM_CLS_SPE_PAT_IP3_PAT_MSK (0x7u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_PAT_Bits.IP3_PAT */
#define IFX_EGTM_CLS_SPE_PAT_IP3_PAT_OFF (13u)

/** \brief Length for Ifx_EGTM_CLS_SPE_PAT_Bits.IP4_VAL */
#define IFX_EGTM_CLS_SPE_PAT_IP4_VAL_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_PAT_Bits.IP4_VAL */
#define IFX_EGTM_CLS_SPE_PAT_IP4_VAL_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_PAT_Bits.IP4_VAL */
#define IFX_EGTM_CLS_SPE_PAT_IP4_VAL_OFF (16u)

/** \brief Length for Ifx_EGTM_CLS_SPE_PAT_Bits.IP4_PAT */
#define IFX_EGTM_CLS_SPE_PAT_IP4_PAT_LEN (3u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_PAT_Bits.IP4_PAT */
#define IFX_EGTM_CLS_SPE_PAT_IP4_PAT_MSK (0x7u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_PAT_Bits.IP4_PAT */
#define IFX_EGTM_CLS_SPE_PAT_IP4_PAT_OFF (17u)

/** \brief Length for Ifx_EGTM_CLS_SPE_PAT_Bits.IP5_VAL */
#define IFX_EGTM_CLS_SPE_PAT_IP5_VAL_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_PAT_Bits.IP5_VAL */
#define IFX_EGTM_CLS_SPE_PAT_IP5_VAL_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_PAT_Bits.IP5_VAL */
#define IFX_EGTM_CLS_SPE_PAT_IP5_VAL_OFF (20u)

/** \brief Length for Ifx_EGTM_CLS_SPE_PAT_Bits.IP5_PAT */
#define IFX_EGTM_CLS_SPE_PAT_IP5_PAT_LEN (3u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_PAT_Bits.IP5_PAT */
#define IFX_EGTM_CLS_SPE_PAT_IP5_PAT_MSK (0x7u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_PAT_Bits.IP5_PAT */
#define IFX_EGTM_CLS_SPE_PAT_IP5_PAT_OFF (21u)

/** \brief Length for Ifx_EGTM_CLS_SPE_PAT_Bits.IP6_VAL */
#define IFX_EGTM_CLS_SPE_PAT_IP6_VAL_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_PAT_Bits.IP6_VAL */
#define IFX_EGTM_CLS_SPE_PAT_IP6_VAL_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_PAT_Bits.IP6_VAL */
#define IFX_EGTM_CLS_SPE_PAT_IP6_VAL_OFF (24u)

/** \brief Length for Ifx_EGTM_CLS_SPE_PAT_Bits.IP6_PAT */
#define IFX_EGTM_CLS_SPE_PAT_IP6_PAT_LEN (3u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_PAT_Bits.IP6_PAT */
#define IFX_EGTM_CLS_SPE_PAT_IP6_PAT_MSK (0x7u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_PAT_Bits.IP6_PAT */
#define IFX_EGTM_CLS_SPE_PAT_IP6_PAT_OFF (25u)

/** \brief Length for Ifx_EGTM_CLS_SPE_PAT_Bits.IP7_VAL */
#define IFX_EGTM_CLS_SPE_PAT_IP7_VAL_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_PAT_Bits.IP7_VAL */
#define IFX_EGTM_CLS_SPE_PAT_IP7_VAL_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_PAT_Bits.IP7_VAL */
#define IFX_EGTM_CLS_SPE_PAT_IP7_VAL_OFF (28u)

/** \brief Length for Ifx_EGTM_CLS_SPE_PAT_Bits.IP7_PAT */
#define IFX_EGTM_CLS_SPE_PAT_IP7_PAT_LEN (3u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_PAT_Bits.IP7_PAT */
#define IFX_EGTM_CLS_SPE_PAT_IP7_PAT_MSK (0x7u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_PAT_Bits.IP7_PAT */
#define IFX_EGTM_CLS_SPE_PAT_IP7_PAT_OFF (29u)

/** \brief Length for Ifx_EGTM_CLS_SPE_OUT_PAT_Bits.SPE_OUT_PAT0 */
#define IFX_EGTM_CLS_SPE_OUT_PAT_SPE_OUT_PAT0_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_OUT_PAT_Bits.SPE_OUT_PAT0 */
#define IFX_EGTM_CLS_SPE_OUT_PAT_SPE_OUT_PAT0_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_OUT_PAT_Bits.SPE_OUT_PAT0 */
#define IFX_EGTM_CLS_SPE_OUT_PAT_SPE_OUT_PAT0_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_SPE_OUT_PAT_Bits.SPE_OUT_PAT1 */
#define IFX_EGTM_CLS_SPE_OUT_PAT_SPE_OUT_PAT1_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_OUT_PAT_Bits.SPE_OUT_PAT1 */
#define IFX_EGTM_CLS_SPE_OUT_PAT_SPE_OUT_PAT1_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_OUT_PAT_Bits.SPE_OUT_PAT1 */
#define IFX_EGTM_CLS_SPE_OUT_PAT_SPE_OUT_PAT1_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_SPE_OUT_PAT_Bits.SPE_OUT_PAT2 */
#define IFX_EGTM_CLS_SPE_OUT_PAT_SPE_OUT_PAT2_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_OUT_PAT_Bits.SPE_OUT_PAT2 */
#define IFX_EGTM_CLS_SPE_OUT_PAT_SPE_OUT_PAT2_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_OUT_PAT_Bits.SPE_OUT_PAT2 */
#define IFX_EGTM_CLS_SPE_OUT_PAT_SPE_OUT_PAT2_OFF (4u)

/** \brief Length for Ifx_EGTM_CLS_SPE_OUT_PAT_Bits.SPE_OUT_PAT3 */
#define IFX_EGTM_CLS_SPE_OUT_PAT_SPE_OUT_PAT3_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_OUT_PAT_Bits.SPE_OUT_PAT3 */
#define IFX_EGTM_CLS_SPE_OUT_PAT_SPE_OUT_PAT3_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_OUT_PAT_Bits.SPE_OUT_PAT3 */
#define IFX_EGTM_CLS_SPE_OUT_PAT_SPE_OUT_PAT3_OFF (6u)

/** \brief Length for Ifx_EGTM_CLS_SPE_OUT_PAT_Bits.SPE_OUT_PAT4 */
#define IFX_EGTM_CLS_SPE_OUT_PAT_SPE_OUT_PAT4_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_OUT_PAT_Bits.SPE_OUT_PAT4 */
#define IFX_EGTM_CLS_SPE_OUT_PAT_SPE_OUT_PAT4_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_OUT_PAT_Bits.SPE_OUT_PAT4 */
#define IFX_EGTM_CLS_SPE_OUT_PAT_SPE_OUT_PAT4_OFF (8u)

/** \brief Length for Ifx_EGTM_CLS_SPE_OUT_PAT_Bits.SPE_OUT_PAT5 */
#define IFX_EGTM_CLS_SPE_OUT_PAT_SPE_OUT_PAT5_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_OUT_PAT_Bits.SPE_OUT_PAT5 */
#define IFX_EGTM_CLS_SPE_OUT_PAT_SPE_OUT_PAT5_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_OUT_PAT_Bits.SPE_OUT_PAT5 */
#define IFX_EGTM_CLS_SPE_OUT_PAT_SPE_OUT_PAT5_OFF (10u)

/** \brief Length for Ifx_EGTM_CLS_SPE_OUT_PAT_Bits.SPE_OUT_PAT6 */
#define IFX_EGTM_CLS_SPE_OUT_PAT_SPE_OUT_PAT6_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_OUT_PAT_Bits.SPE_OUT_PAT6 */
#define IFX_EGTM_CLS_SPE_OUT_PAT_SPE_OUT_PAT6_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_OUT_PAT_Bits.SPE_OUT_PAT6 */
#define IFX_EGTM_CLS_SPE_OUT_PAT_SPE_OUT_PAT6_OFF (12u)

/** \brief Length for Ifx_EGTM_CLS_SPE_OUT_PAT_Bits.SPE_OUT_PAT7 */
#define IFX_EGTM_CLS_SPE_OUT_PAT_SPE_OUT_PAT7_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_OUT_PAT_Bits.SPE_OUT_PAT7 */
#define IFX_EGTM_CLS_SPE_OUT_PAT_SPE_OUT_PAT7_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_OUT_PAT_Bits.SPE_OUT_PAT7 */
#define IFX_EGTM_CLS_SPE_OUT_PAT_SPE_OUT_PAT7_OFF (14u)

/** \brief Length for Ifx_EGTM_CLS_SPE_OUT_CTRL_Bits.SPE_OUT_CTRL0 */
#define IFX_EGTM_CLS_SPE_OUT_CTRL_SPE_OUT_CTRL0_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_OUT_CTRL_Bits.SPE_OUT_CTRL0 */
#define IFX_EGTM_CLS_SPE_OUT_CTRL_SPE_OUT_CTRL0_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_OUT_CTRL_Bits.SPE_OUT_CTRL0 */
#define IFX_EGTM_CLS_SPE_OUT_CTRL_SPE_OUT_CTRL0_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_SPE_OUT_CTRL_Bits.SPE_OUT_CTRL1 */
#define IFX_EGTM_CLS_SPE_OUT_CTRL_SPE_OUT_CTRL1_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_OUT_CTRL_Bits.SPE_OUT_CTRL1 */
#define IFX_EGTM_CLS_SPE_OUT_CTRL_SPE_OUT_CTRL1_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_OUT_CTRL_Bits.SPE_OUT_CTRL1 */
#define IFX_EGTM_CLS_SPE_OUT_CTRL_SPE_OUT_CTRL1_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_SPE_OUT_CTRL_Bits.SPE_OUT_CTRL2 */
#define IFX_EGTM_CLS_SPE_OUT_CTRL_SPE_OUT_CTRL2_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_OUT_CTRL_Bits.SPE_OUT_CTRL2 */
#define IFX_EGTM_CLS_SPE_OUT_CTRL_SPE_OUT_CTRL2_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_OUT_CTRL_Bits.SPE_OUT_CTRL2 */
#define IFX_EGTM_CLS_SPE_OUT_CTRL_SPE_OUT_CTRL2_OFF (4u)

/** \brief Length for Ifx_EGTM_CLS_SPE_OUT_CTRL_Bits.SPE_OUT_CTRL3 */
#define IFX_EGTM_CLS_SPE_OUT_CTRL_SPE_OUT_CTRL3_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_OUT_CTRL_Bits.SPE_OUT_CTRL3 */
#define IFX_EGTM_CLS_SPE_OUT_CTRL_SPE_OUT_CTRL3_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_OUT_CTRL_Bits.SPE_OUT_CTRL3 */
#define IFX_EGTM_CLS_SPE_OUT_CTRL_SPE_OUT_CTRL3_OFF (6u)

/** \brief Length for Ifx_EGTM_CLS_SPE_OUT_CTRL_Bits.SPE_OUT_CTRL4 */
#define IFX_EGTM_CLS_SPE_OUT_CTRL_SPE_OUT_CTRL4_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_OUT_CTRL_Bits.SPE_OUT_CTRL4 */
#define IFX_EGTM_CLS_SPE_OUT_CTRL_SPE_OUT_CTRL4_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_OUT_CTRL_Bits.SPE_OUT_CTRL4 */
#define IFX_EGTM_CLS_SPE_OUT_CTRL_SPE_OUT_CTRL4_OFF (8u)

/** \brief Length for Ifx_EGTM_CLS_SPE_OUT_CTRL_Bits.SPE_OUT_CTRL5 */
#define IFX_EGTM_CLS_SPE_OUT_CTRL_SPE_OUT_CTRL5_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_OUT_CTRL_Bits.SPE_OUT_CTRL5 */
#define IFX_EGTM_CLS_SPE_OUT_CTRL_SPE_OUT_CTRL5_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_OUT_CTRL_Bits.SPE_OUT_CTRL5 */
#define IFX_EGTM_CLS_SPE_OUT_CTRL_SPE_OUT_CTRL5_OFF (10u)

/** \brief Length for Ifx_EGTM_CLS_SPE_OUT_CTRL_Bits.SPE_OUT_CTRL6 */
#define IFX_EGTM_CLS_SPE_OUT_CTRL_SPE_OUT_CTRL6_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_OUT_CTRL_Bits.SPE_OUT_CTRL6 */
#define IFX_EGTM_CLS_SPE_OUT_CTRL_SPE_OUT_CTRL6_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_OUT_CTRL_Bits.SPE_OUT_CTRL6 */
#define IFX_EGTM_CLS_SPE_OUT_CTRL_SPE_OUT_CTRL6_OFF (12u)

/** \brief Length for Ifx_EGTM_CLS_SPE_OUT_CTRL_Bits.SPE_OUT_CTRL7 */
#define IFX_EGTM_CLS_SPE_OUT_CTRL_SPE_OUT_CTRL7_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_OUT_CTRL_Bits.SPE_OUT_CTRL7 */
#define IFX_EGTM_CLS_SPE_OUT_CTRL_SPE_OUT_CTRL7_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_OUT_CTRL_Bits.SPE_OUT_CTRL7 */
#define IFX_EGTM_CLS_SPE_OUT_CTRL_SPE_OUT_CTRL7_OFF (14u)

/** \brief Length for Ifx_EGTM_CLS_SPE_IRQ_NOTIFY_Bits.SPE_NIPD */
#define IFX_EGTM_CLS_SPE_IRQ_NOTIFY_SPE_NIPD_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_IRQ_NOTIFY_Bits.SPE_NIPD */
#define IFX_EGTM_CLS_SPE_IRQ_NOTIFY_SPE_NIPD_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_IRQ_NOTIFY_Bits.SPE_NIPD */
#define IFX_EGTM_CLS_SPE_IRQ_NOTIFY_SPE_NIPD_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_SPE_IRQ_NOTIFY_Bits.SPE_DCHG */
#define IFX_EGTM_CLS_SPE_IRQ_NOTIFY_SPE_DCHG_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_IRQ_NOTIFY_Bits.SPE_DCHG */
#define IFX_EGTM_CLS_SPE_IRQ_NOTIFY_SPE_DCHG_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_IRQ_NOTIFY_Bits.SPE_DCHG */
#define IFX_EGTM_CLS_SPE_IRQ_NOTIFY_SPE_DCHG_OFF (1u)

/** \brief Length for Ifx_EGTM_CLS_SPE_IRQ_NOTIFY_Bits.SPE_PERR */
#define IFX_EGTM_CLS_SPE_IRQ_NOTIFY_SPE_PERR_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_IRQ_NOTIFY_Bits.SPE_PERR */
#define IFX_EGTM_CLS_SPE_IRQ_NOTIFY_SPE_PERR_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_IRQ_NOTIFY_Bits.SPE_PERR */
#define IFX_EGTM_CLS_SPE_IRQ_NOTIFY_SPE_PERR_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_SPE_IRQ_NOTIFY_Bits.SPE_BIS */
#define IFX_EGTM_CLS_SPE_IRQ_NOTIFY_SPE_BIS_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_IRQ_NOTIFY_Bits.SPE_BIS */
#define IFX_EGTM_CLS_SPE_IRQ_NOTIFY_SPE_BIS_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_IRQ_NOTIFY_Bits.SPE_BIS */
#define IFX_EGTM_CLS_SPE_IRQ_NOTIFY_SPE_BIS_OFF (3u)

/** \brief Length for Ifx_EGTM_CLS_SPE_IRQ_NOTIFY_Bits.SPE_RCMP */
#define IFX_EGTM_CLS_SPE_IRQ_NOTIFY_SPE_RCMP_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_IRQ_NOTIFY_Bits.SPE_RCMP */
#define IFX_EGTM_CLS_SPE_IRQ_NOTIFY_SPE_RCMP_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_IRQ_NOTIFY_Bits.SPE_RCMP */
#define IFX_EGTM_CLS_SPE_IRQ_NOTIFY_SPE_RCMP_OFF (4u)

/** \brief Length for Ifx_EGTM_CLS_SPE_IRQ_EN_Bits.SPE_NIPD_IRQ_EN */
#define IFX_EGTM_CLS_SPE_IRQ_EN_SPE_NIPD_IRQ_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_IRQ_EN_Bits.SPE_NIPD_IRQ_EN */
#define IFX_EGTM_CLS_SPE_IRQ_EN_SPE_NIPD_IRQ_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_IRQ_EN_Bits.SPE_NIPD_IRQ_EN */
#define IFX_EGTM_CLS_SPE_IRQ_EN_SPE_NIPD_IRQ_EN_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_SPE_IRQ_EN_Bits.SPE_DCHG_IRQ_EN */
#define IFX_EGTM_CLS_SPE_IRQ_EN_SPE_DCHG_IRQ_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_IRQ_EN_Bits.SPE_DCHG_IRQ_EN */
#define IFX_EGTM_CLS_SPE_IRQ_EN_SPE_DCHG_IRQ_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_IRQ_EN_Bits.SPE_DCHG_IRQ_EN */
#define IFX_EGTM_CLS_SPE_IRQ_EN_SPE_DCHG_IRQ_EN_OFF (1u)

/** \brief Length for Ifx_EGTM_CLS_SPE_IRQ_EN_Bits.SPE_PERR_IRQ_EN */
#define IFX_EGTM_CLS_SPE_IRQ_EN_SPE_PERR_IRQ_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_IRQ_EN_Bits.SPE_PERR_IRQ_EN */
#define IFX_EGTM_CLS_SPE_IRQ_EN_SPE_PERR_IRQ_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_IRQ_EN_Bits.SPE_PERR_IRQ_EN */
#define IFX_EGTM_CLS_SPE_IRQ_EN_SPE_PERR_IRQ_EN_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_SPE_IRQ_EN_Bits.SPE_BIS_IRQ_EN */
#define IFX_EGTM_CLS_SPE_IRQ_EN_SPE_BIS_IRQ_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_IRQ_EN_Bits.SPE_BIS_IRQ_EN */
#define IFX_EGTM_CLS_SPE_IRQ_EN_SPE_BIS_IRQ_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_IRQ_EN_Bits.SPE_BIS_IRQ_EN */
#define IFX_EGTM_CLS_SPE_IRQ_EN_SPE_BIS_IRQ_EN_OFF (3u)

/** \brief Length for Ifx_EGTM_CLS_SPE_IRQ_EN_Bits.SPE_RCMP_IRQ_EN */
#define IFX_EGTM_CLS_SPE_IRQ_EN_SPE_RCMP_IRQ_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_IRQ_EN_Bits.SPE_RCMP_IRQ_EN */
#define IFX_EGTM_CLS_SPE_IRQ_EN_SPE_RCMP_IRQ_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_IRQ_EN_Bits.SPE_RCMP_IRQ_EN */
#define IFX_EGTM_CLS_SPE_IRQ_EN_SPE_RCMP_IRQ_EN_OFF (4u)

/** \brief Length for Ifx_EGTM_CLS_SPE_IRQ_FORCINT_Bits.TRG_SPE_NIPD */
#define IFX_EGTM_CLS_SPE_IRQ_FORCINT_TRG_SPE_NIPD_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_IRQ_FORCINT_Bits.TRG_SPE_NIPD */
#define IFX_EGTM_CLS_SPE_IRQ_FORCINT_TRG_SPE_NIPD_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_IRQ_FORCINT_Bits.TRG_SPE_NIPD */
#define IFX_EGTM_CLS_SPE_IRQ_FORCINT_TRG_SPE_NIPD_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_SPE_IRQ_FORCINT_Bits.TRG_SPE_DCHG */
#define IFX_EGTM_CLS_SPE_IRQ_FORCINT_TRG_SPE_DCHG_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_IRQ_FORCINT_Bits.TRG_SPE_DCHG */
#define IFX_EGTM_CLS_SPE_IRQ_FORCINT_TRG_SPE_DCHG_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_IRQ_FORCINT_Bits.TRG_SPE_DCHG */
#define IFX_EGTM_CLS_SPE_IRQ_FORCINT_TRG_SPE_DCHG_OFF (1u)

/** \brief Length for Ifx_EGTM_CLS_SPE_IRQ_FORCINT_Bits.TRG_SPE_PERR */
#define IFX_EGTM_CLS_SPE_IRQ_FORCINT_TRG_SPE_PERR_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_IRQ_FORCINT_Bits.TRG_SPE_PERR */
#define IFX_EGTM_CLS_SPE_IRQ_FORCINT_TRG_SPE_PERR_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_IRQ_FORCINT_Bits.TRG_SPE_PERR */
#define IFX_EGTM_CLS_SPE_IRQ_FORCINT_TRG_SPE_PERR_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_SPE_IRQ_FORCINT_Bits.TRG_SPE_BIS */
#define IFX_EGTM_CLS_SPE_IRQ_FORCINT_TRG_SPE_BIS_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_IRQ_FORCINT_Bits.TRG_SPE_BIS */
#define IFX_EGTM_CLS_SPE_IRQ_FORCINT_TRG_SPE_BIS_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_IRQ_FORCINT_Bits.TRG_SPE_BIS */
#define IFX_EGTM_CLS_SPE_IRQ_FORCINT_TRG_SPE_BIS_OFF (3u)

/** \brief Length for Ifx_EGTM_CLS_SPE_IRQ_FORCINT_Bits.TRG_SPE_RCMP */
#define IFX_EGTM_CLS_SPE_IRQ_FORCINT_TRG_SPE_RCMP_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_IRQ_FORCINT_Bits.TRG_SPE_RCMP */
#define IFX_EGTM_CLS_SPE_IRQ_FORCINT_TRG_SPE_RCMP_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_IRQ_FORCINT_Bits.TRG_SPE_RCMP */
#define IFX_EGTM_CLS_SPE_IRQ_FORCINT_TRG_SPE_RCMP_OFF (4u)

/** \brief Length for Ifx_EGTM_CLS_SPE_IRQ_MODE_Bits.IRQ_MODE */
#define IFX_EGTM_CLS_SPE_IRQ_MODE_IRQ_MODE_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_IRQ_MODE_Bits.IRQ_MODE */
#define IFX_EGTM_CLS_SPE_IRQ_MODE_IRQ_MODE_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_IRQ_MODE_Bits.IRQ_MODE */
#define IFX_EGTM_CLS_SPE_IRQ_MODE_IRQ_MODE_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_SPE_EIRQ_EN_Bits.SPE_NIPD_EIRQ_EN */
#define IFX_EGTM_CLS_SPE_EIRQ_EN_SPE_NIPD_EIRQ_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_EIRQ_EN_Bits.SPE_NIPD_EIRQ_EN */
#define IFX_EGTM_CLS_SPE_EIRQ_EN_SPE_NIPD_EIRQ_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_EIRQ_EN_Bits.SPE_NIPD_EIRQ_EN */
#define IFX_EGTM_CLS_SPE_EIRQ_EN_SPE_NIPD_EIRQ_EN_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_SPE_EIRQ_EN_Bits.SPE_DCHG_EIRQ_EN */
#define IFX_EGTM_CLS_SPE_EIRQ_EN_SPE_DCHG_EIRQ_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_EIRQ_EN_Bits.SPE_DCHG_EIRQ_EN */
#define IFX_EGTM_CLS_SPE_EIRQ_EN_SPE_DCHG_EIRQ_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_EIRQ_EN_Bits.SPE_DCHG_EIRQ_EN */
#define IFX_EGTM_CLS_SPE_EIRQ_EN_SPE_DCHG_EIRQ_EN_OFF (1u)

/** \brief Length for Ifx_EGTM_CLS_SPE_EIRQ_EN_Bits.SPE_PERR_EIRQ_EN */
#define IFX_EGTM_CLS_SPE_EIRQ_EN_SPE_PERR_EIRQ_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_EIRQ_EN_Bits.SPE_PERR_EIRQ_EN */
#define IFX_EGTM_CLS_SPE_EIRQ_EN_SPE_PERR_EIRQ_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_EIRQ_EN_Bits.SPE_PERR_EIRQ_EN */
#define IFX_EGTM_CLS_SPE_EIRQ_EN_SPE_PERR_EIRQ_EN_OFF (2u)

/** \brief Length for Ifx_EGTM_CLS_SPE_EIRQ_EN_Bits.SPE_BIS_EIRQ_EN */
#define IFX_EGTM_CLS_SPE_EIRQ_EN_SPE_BIS_EIRQ_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_EIRQ_EN_Bits.SPE_BIS_EIRQ_EN */
#define IFX_EGTM_CLS_SPE_EIRQ_EN_SPE_BIS_EIRQ_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_EIRQ_EN_Bits.SPE_BIS_EIRQ_EN */
#define IFX_EGTM_CLS_SPE_EIRQ_EN_SPE_BIS_EIRQ_EN_OFF (3u)

/** \brief Length for Ifx_EGTM_CLS_SPE_EIRQ_EN_Bits.SPE_RCMP_EIRQ_EN */
#define IFX_EGTM_CLS_SPE_EIRQ_EN_SPE_RCMP_EIRQ_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_EIRQ_EN_Bits.SPE_RCMP_EIRQ_EN */
#define IFX_EGTM_CLS_SPE_EIRQ_EN_SPE_RCMP_EIRQ_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_EIRQ_EN_Bits.SPE_RCMP_EIRQ_EN */
#define IFX_EGTM_CLS_SPE_EIRQ_EN_SPE_RCMP_EIRQ_EN_OFF (4u)

/** \brief Length for Ifx_EGTM_CLS_SPE_REV_CNT_Bits.REV_CNT */
#define IFX_EGTM_CLS_SPE_REV_CNT_REV_CNT_LEN (24u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_REV_CNT_Bits.REV_CNT */
#define IFX_EGTM_CLS_SPE_REV_CNT_REV_CNT_MSK (0xffffffu)

/** \brief Offset for Ifx_EGTM_CLS_SPE_REV_CNT_Bits.REV_CNT */
#define IFX_EGTM_CLS_SPE_REV_CNT_REV_CNT_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_SPE_REV_CMP_Bits.REV_CMP */
#define IFX_EGTM_CLS_SPE_REV_CMP_REV_CMP_LEN (24u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_REV_CMP_Bits.REV_CMP */
#define IFX_EGTM_CLS_SPE_REV_CMP_REV_CMP_MSK (0xffffffu)

/** \brief Offset for Ifx_EGTM_CLS_SPE_REV_CMP_Bits.REV_CMP */
#define IFX_EGTM_CLS_SPE_REV_CMP_REV_CMP_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_SPE_CTRL_STAT2_Bits.SPE_PAT_PTR_BWD */
#define IFX_EGTM_CLS_SPE_CTRL_STAT2_SPE_PAT_PTR_BWD_LEN (3u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_CTRL_STAT2_Bits.SPE_PAT_PTR_BWD */
#define IFX_EGTM_CLS_SPE_CTRL_STAT2_SPE_PAT_PTR_BWD_MSK (0x7u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_CTRL_STAT2_Bits.SPE_PAT_PTR_BWD */
#define IFX_EGTM_CLS_SPE_CTRL_STAT2_SPE_PAT_PTR_BWD_OFF (8u)

/** \brief Length for Ifx_EGTM_CLS_SPE_CMD_Bits.SPE_CTRL_CMD */
#define IFX_EGTM_CLS_SPE_CMD_SPE_CTRL_CMD_LEN (2u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_CMD_Bits.SPE_CTRL_CMD */
#define IFX_EGTM_CLS_SPE_CMD_SPE_CTRL_CMD_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_CMD_Bits.SPE_CTRL_CMD */
#define IFX_EGTM_CLS_SPE_CMD_SPE_CTRL_CMD_OFF (0u)

/** \brief Length for Ifx_EGTM_CLS_SPE_CMD_Bits.SPE_UPD_TRIG */
#define IFX_EGTM_CLS_SPE_CMD_SPE_UPD_TRIG_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLS_SPE_CMD_Bits.SPE_UPD_TRIG */
#define IFX_EGTM_CLS_SPE_CMD_SPE_UPD_TRIG_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLS_SPE_CMD_Bits.SPE_UPD_TRIG */
#define IFX_EGTM_CLS_SPE_CMD_SPE_UPD_TRIG_OFF (16u)

/** \brief Length for Ifx_EGTM_CLC_Bits.DISR */
#define IFX_EGTM_CLC_DISR_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLC_Bits.DISR */
#define IFX_EGTM_CLC_DISR_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLC_Bits.DISR */
#define IFX_EGTM_CLC_DISR_OFF (0u)

/** \brief Length for Ifx_EGTM_CLC_Bits.DISS */
#define IFX_EGTM_CLC_DISS_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLC_Bits.DISS */
#define IFX_EGTM_CLC_DISS_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLC_Bits.DISS */
#define IFX_EGTM_CLC_DISS_OFF (1u)

/** \brief Length for Ifx_EGTM_CLC_Bits.EDIS */
#define IFX_EGTM_CLC_EDIS_LEN (1u)

/** \brief Mask for Ifx_EGTM_CLC_Bits.EDIS */
#define IFX_EGTM_CLC_EDIS_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_CLC_Bits.EDIS */
#define IFX_EGTM_CLC_EDIS_OFF (3u)

/** \brief Length for Ifx_EGTM_OCS_Bits.SUS */
#define IFX_EGTM_OCS_SUS_LEN (4u)

/** \brief Mask for Ifx_EGTM_OCS_Bits.SUS */
#define IFX_EGTM_OCS_SUS_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_OCS_Bits.SUS */
#define IFX_EGTM_OCS_SUS_OFF (24u)

/** \brief Length for Ifx_EGTM_OCS_Bits.SUS_P */
#define IFX_EGTM_OCS_SUS_P_LEN (1u)

/** \brief Mask for Ifx_EGTM_OCS_Bits.SUS_P */
#define IFX_EGTM_OCS_SUS_P_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_OCS_Bits.SUS_P */
#define IFX_EGTM_OCS_SUS_P_OFF (28u)

/** \brief Length for Ifx_EGTM_OCS_Bits.SUSSTA */
#define IFX_EGTM_OCS_SUSSTA_LEN (1u)

/** \brief Mask for Ifx_EGTM_OCS_Bits.SUSSTA */
#define IFX_EGTM_OCS_SUSSTA_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_OCS_Bits.SUSSTA */
#define IFX_EGTM_OCS_SUSSTA_OFF (29u)

/** \brief Length for Ifx_EGTM_RST_CTRLA_Bits.KRST */
#define IFX_EGTM_RST_CTRLA_KRST_LEN (1u)

/** \brief Mask for Ifx_EGTM_RST_CTRLA_Bits.KRST */
#define IFX_EGTM_RST_CTRLA_KRST_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_RST_CTRLA_Bits.KRST */
#define IFX_EGTM_RST_CTRLA_KRST_OFF (0u)

/** \brief Length for Ifx_EGTM_RST_CTRLA_Bits.GRSTEN0 */
#define IFX_EGTM_RST_CTRLA_GRSTEN0_LEN (1u)

/** \brief Mask for Ifx_EGTM_RST_CTRLA_Bits.GRSTEN0 */
#define IFX_EGTM_RST_CTRLA_GRSTEN0_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_RST_CTRLA_Bits.GRSTEN0 */
#define IFX_EGTM_RST_CTRLA_GRSTEN0_OFF (8u)

/** \brief Length for Ifx_EGTM_RST_CTRLA_Bits.GRSTEN1 */
#define IFX_EGTM_RST_CTRLA_GRSTEN1_LEN (1u)

/** \brief Mask for Ifx_EGTM_RST_CTRLA_Bits.GRSTEN1 */
#define IFX_EGTM_RST_CTRLA_GRSTEN1_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_RST_CTRLA_Bits.GRSTEN1 */
#define IFX_EGTM_RST_CTRLA_GRSTEN1_OFF (9u)

/** \brief Length for Ifx_EGTM_RST_CTRLA_Bits.GRSTEN2 */
#define IFX_EGTM_RST_CTRLA_GRSTEN2_LEN (1u)

/** \brief Mask for Ifx_EGTM_RST_CTRLA_Bits.GRSTEN2 */
#define IFX_EGTM_RST_CTRLA_GRSTEN2_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_RST_CTRLA_Bits.GRSTEN2 */
#define IFX_EGTM_RST_CTRLA_GRSTEN2_OFF (10u)

/** \brief Length for Ifx_EGTM_RST_CTRLA_Bits.GRSTEN3 */
#define IFX_EGTM_RST_CTRLA_GRSTEN3_LEN (1u)

/** \brief Mask for Ifx_EGTM_RST_CTRLA_Bits.GRSTEN3 */
#define IFX_EGTM_RST_CTRLA_GRSTEN3_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_RST_CTRLA_Bits.GRSTEN3 */
#define IFX_EGTM_RST_CTRLA_GRSTEN3_OFF (11u)

/** \brief Length for Ifx_EGTM_RST_CTRLB_Bits.KRST */
#define IFX_EGTM_RST_CTRLB_KRST_LEN (1u)

/** \brief Mask for Ifx_EGTM_RST_CTRLB_Bits.KRST */
#define IFX_EGTM_RST_CTRLB_KRST_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_RST_CTRLB_Bits.KRST */
#define IFX_EGTM_RST_CTRLB_KRST_OFF (0u)

/** \brief Length for Ifx_EGTM_RST_CTRLB_Bits.STATCLR */
#define IFX_EGTM_RST_CTRLB_STATCLR_LEN (1u)

/** \brief Mask for Ifx_EGTM_RST_CTRLB_Bits.STATCLR */
#define IFX_EGTM_RST_CTRLB_STATCLR_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_RST_CTRLB_Bits.STATCLR */
#define IFX_EGTM_RST_CTRLB_STATCLR_OFF (31u)

/** \brief Length for Ifx_EGTM_RST_STAT_Bits.KRST */
#define IFX_EGTM_RST_STAT_KRST_LEN (1u)

/** \brief Mask for Ifx_EGTM_RST_STAT_Bits.KRST */
#define IFX_EGTM_RST_STAT_KRST_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_RST_STAT_Bits.KRST */
#define IFX_EGTM_RST_STAT_KRST_OFF (0u)

/** \brief Length for Ifx_EGTM_RST_STAT_Bits.GRST0 */
#define IFX_EGTM_RST_STAT_GRST0_LEN (1u)

/** \brief Mask for Ifx_EGTM_RST_STAT_Bits.GRST0 */
#define IFX_EGTM_RST_STAT_GRST0_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_RST_STAT_Bits.GRST0 */
#define IFX_EGTM_RST_STAT_GRST0_OFF (8u)

/** \brief Length for Ifx_EGTM_RST_STAT_Bits.GRST1 */
#define IFX_EGTM_RST_STAT_GRST1_LEN (1u)

/** \brief Mask for Ifx_EGTM_RST_STAT_Bits.GRST1 */
#define IFX_EGTM_RST_STAT_GRST1_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_RST_STAT_Bits.GRST1 */
#define IFX_EGTM_RST_STAT_GRST1_OFF (9u)

/** \brief Length for Ifx_EGTM_RST_STAT_Bits.GRST2 */
#define IFX_EGTM_RST_STAT_GRST2_LEN (1u)

/** \brief Mask for Ifx_EGTM_RST_STAT_Bits.GRST2 */
#define IFX_EGTM_RST_STAT_GRST2_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_RST_STAT_Bits.GRST2 */
#define IFX_EGTM_RST_STAT_GRST2_OFF (10u)

/** \brief Length for Ifx_EGTM_RST_STAT_Bits.GRST3 */
#define IFX_EGTM_RST_STAT_GRST3_LEN (1u)

/** \brief Mask for Ifx_EGTM_RST_STAT_Bits.GRST3 */
#define IFX_EGTM_RST_STAT_GRST3_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_RST_STAT_Bits.GRST3 */
#define IFX_EGTM_RST_STAT_GRST3_OFF (11u)

/** \brief Length for Ifx_EGTM_PROT_Bits.STATE */
#define IFX_EGTM_PROT_STATE_LEN (3u)

/** \brief Mask for Ifx_EGTM_PROT_Bits.STATE */
#define IFX_EGTM_PROT_STATE_MSK (0x7u)

/** \brief Offset for Ifx_EGTM_PROT_Bits.STATE */
#define IFX_EGTM_PROT_STATE_OFF (0u)

/** \brief Length for Ifx_EGTM_PROT_Bits.SWEN */
#define IFX_EGTM_PROT_SWEN_LEN (1u)

/** \brief Mask for Ifx_EGTM_PROT_Bits.SWEN */
#define IFX_EGTM_PROT_SWEN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_PROT_Bits.SWEN */
#define IFX_EGTM_PROT_SWEN_OFF (3u)

/** \brief Length for Ifx_EGTM_PROT_Bits.VM */
#define IFX_EGTM_PROT_VM_LEN (3u)

/** \brief Mask for Ifx_EGTM_PROT_Bits.VM */
#define IFX_EGTM_PROT_VM_MSK (0x7u)

/** \brief Offset for Ifx_EGTM_PROT_Bits.VM */
#define IFX_EGTM_PROT_VM_OFF (16u)

/** \brief Length for Ifx_EGTM_PROT_Bits.VMEN */
#define IFX_EGTM_PROT_VMEN_LEN (1u)

/** \brief Mask for Ifx_EGTM_PROT_Bits.VMEN */
#define IFX_EGTM_PROT_VMEN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_PROT_Bits.VMEN */
#define IFX_EGTM_PROT_VMEN_OFF (19u)

/** \brief Length for Ifx_EGTM_PROT_Bits.PRS */
#define IFX_EGTM_PROT_PRS_LEN (3u)

/** \brief Mask for Ifx_EGTM_PROT_Bits.PRS */
#define IFX_EGTM_PROT_PRS_MSK (0x7u)

/** \brief Offset for Ifx_EGTM_PROT_Bits.PRS */
#define IFX_EGTM_PROT_PRS_OFF (20u)

/** \brief Length for Ifx_EGTM_PROT_Bits.PRSEN */
#define IFX_EGTM_PROT_PRSEN_LEN (1u)

/** \brief Mask for Ifx_EGTM_PROT_Bits.PRSEN */
#define IFX_EGTM_PROT_PRSEN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_PROT_Bits.PRSEN */
#define IFX_EGTM_PROT_PRSEN_OFF (23u)

/** \brief Length for Ifx_EGTM_PROT_Bits.TAGID */
#define IFX_EGTM_PROT_TAGID_LEN (6u)

/** \brief Mask for Ifx_EGTM_PROT_Bits.TAGID */
#define IFX_EGTM_PROT_TAGID_MSK (0x3fu)

/** \brief Offset for Ifx_EGTM_PROT_Bits.TAGID */
#define IFX_EGTM_PROT_TAGID_OFF (24u)

/** \brief Length for Ifx_EGTM_PROT_Bits.ODEF */
#define IFX_EGTM_PROT_ODEF_LEN (1u)

/** \brief Mask for Ifx_EGTM_PROT_Bits.ODEF */
#define IFX_EGTM_PROT_ODEF_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_PROT_Bits.ODEF */
#define IFX_EGTM_PROT_ODEF_OFF (30u)

/** \brief Length for Ifx_EGTM_PROT_Bits.OWEN */
#define IFX_EGTM_PROT_OWEN_LEN (1u)

/** \brief Mask for Ifx_EGTM_PROT_Bits.OWEN */
#define IFX_EGTM_PROT_OWEN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_PROT_Bits.OWEN */
#define IFX_EGTM_PROT_OWEN_OFF (31u)

/** \brief Length for Ifx_EGTM_ACCEN_WRA_Bits.EN00 */
#define IFX_EGTM_ACCEN_WRA_EN00_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_WRA_Bits.EN00 */
#define IFX_EGTM_ACCEN_WRA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_WRA_Bits.EN00 */
#define IFX_EGTM_ACCEN_WRA_EN00_OFF (0u)

/** \brief Length for Ifx_EGTM_ACCEN_WRA_Bits.EN01 */
#define IFX_EGTM_ACCEN_WRA_EN01_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_WRA_Bits.EN01 */
#define IFX_EGTM_ACCEN_WRA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_WRA_Bits.EN01 */
#define IFX_EGTM_ACCEN_WRA_EN01_OFF (1u)

/** \brief Length for Ifx_EGTM_ACCEN_WRA_Bits.EN02 */
#define IFX_EGTM_ACCEN_WRA_EN02_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_WRA_Bits.EN02 */
#define IFX_EGTM_ACCEN_WRA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_WRA_Bits.EN02 */
#define IFX_EGTM_ACCEN_WRA_EN02_OFF (2u)

/** \brief Length for Ifx_EGTM_ACCEN_WRA_Bits.EN03 */
#define IFX_EGTM_ACCEN_WRA_EN03_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_WRA_Bits.EN03 */
#define IFX_EGTM_ACCEN_WRA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_WRA_Bits.EN03 */
#define IFX_EGTM_ACCEN_WRA_EN03_OFF (3u)

/** \brief Length for Ifx_EGTM_ACCEN_WRA_Bits.EN04 */
#define IFX_EGTM_ACCEN_WRA_EN04_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_WRA_Bits.EN04 */
#define IFX_EGTM_ACCEN_WRA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_WRA_Bits.EN04 */
#define IFX_EGTM_ACCEN_WRA_EN04_OFF (4u)

/** \brief Length for Ifx_EGTM_ACCEN_WRA_Bits.EN05 */
#define IFX_EGTM_ACCEN_WRA_EN05_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_WRA_Bits.EN05 */
#define IFX_EGTM_ACCEN_WRA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_WRA_Bits.EN05 */
#define IFX_EGTM_ACCEN_WRA_EN05_OFF (5u)

/** \brief Length for Ifx_EGTM_ACCEN_WRA_Bits.EN06 */
#define IFX_EGTM_ACCEN_WRA_EN06_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_WRA_Bits.EN06 */
#define IFX_EGTM_ACCEN_WRA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_WRA_Bits.EN06 */
#define IFX_EGTM_ACCEN_WRA_EN06_OFF (6u)

/** \brief Length for Ifx_EGTM_ACCEN_WRA_Bits.EN07 */
#define IFX_EGTM_ACCEN_WRA_EN07_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_WRA_Bits.EN07 */
#define IFX_EGTM_ACCEN_WRA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_WRA_Bits.EN07 */
#define IFX_EGTM_ACCEN_WRA_EN07_OFF (7u)

/** \brief Length for Ifx_EGTM_ACCEN_WRA_Bits.EN08 */
#define IFX_EGTM_ACCEN_WRA_EN08_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_WRA_Bits.EN08 */
#define IFX_EGTM_ACCEN_WRA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_WRA_Bits.EN08 */
#define IFX_EGTM_ACCEN_WRA_EN08_OFF (8u)

/** \brief Length for Ifx_EGTM_ACCEN_WRA_Bits.EN09 */
#define IFX_EGTM_ACCEN_WRA_EN09_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_WRA_Bits.EN09 */
#define IFX_EGTM_ACCEN_WRA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_WRA_Bits.EN09 */
#define IFX_EGTM_ACCEN_WRA_EN09_OFF (9u)

/** \brief Length for Ifx_EGTM_ACCEN_WRA_Bits.EN10 */
#define IFX_EGTM_ACCEN_WRA_EN10_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_WRA_Bits.EN10 */
#define IFX_EGTM_ACCEN_WRA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_WRA_Bits.EN10 */
#define IFX_EGTM_ACCEN_WRA_EN10_OFF (10u)

/** \brief Length for Ifx_EGTM_ACCEN_WRA_Bits.EN11 */
#define IFX_EGTM_ACCEN_WRA_EN11_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_WRA_Bits.EN11 */
#define IFX_EGTM_ACCEN_WRA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_WRA_Bits.EN11 */
#define IFX_EGTM_ACCEN_WRA_EN11_OFF (11u)

/** \brief Length for Ifx_EGTM_ACCEN_WRA_Bits.EN12 */
#define IFX_EGTM_ACCEN_WRA_EN12_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_WRA_Bits.EN12 */
#define IFX_EGTM_ACCEN_WRA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_WRA_Bits.EN12 */
#define IFX_EGTM_ACCEN_WRA_EN12_OFF (12u)

/** \brief Length for Ifx_EGTM_ACCEN_WRA_Bits.EN13 */
#define IFX_EGTM_ACCEN_WRA_EN13_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_WRA_Bits.EN13 */
#define IFX_EGTM_ACCEN_WRA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_WRA_Bits.EN13 */
#define IFX_EGTM_ACCEN_WRA_EN13_OFF (13u)

/** \brief Length for Ifx_EGTM_ACCEN_WRA_Bits.EN14 */
#define IFX_EGTM_ACCEN_WRA_EN14_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_WRA_Bits.EN14 */
#define IFX_EGTM_ACCEN_WRA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_WRA_Bits.EN14 */
#define IFX_EGTM_ACCEN_WRA_EN14_OFF (14u)

/** \brief Length for Ifx_EGTM_ACCEN_WRA_Bits.EN15 */
#define IFX_EGTM_ACCEN_WRA_EN15_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_WRA_Bits.EN15 */
#define IFX_EGTM_ACCEN_WRA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_WRA_Bits.EN15 */
#define IFX_EGTM_ACCEN_WRA_EN15_OFF (15u)

/** \brief Length for Ifx_EGTM_ACCEN_WRA_Bits.EN16 */
#define IFX_EGTM_ACCEN_WRA_EN16_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_WRA_Bits.EN16 */
#define IFX_EGTM_ACCEN_WRA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_WRA_Bits.EN16 */
#define IFX_EGTM_ACCEN_WRA_EN16_OFF (16u)

/** \brief Length for Ifx_EGTM_ACCEN_WRA_Bits.EN17 */
#define IFX_EGTM_ACCEN_WRA_EN17_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_WRA_Bits.EN17 */
#define IFX_EGTM_ACCEN_WRA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_WRA_Bits.EN17 */
#define IFX_EGTM_ACCEN_WRA_EN17_OFF (17u)

/** \brief Length for Ifx_EGTM_ACCEN_WRA_Bits.EN18 */
#define IFX_EGTM_ACCEN_WRA_EN18_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_WRA_Bits.EN18 */
#define IFX_EGTM_ACCEN_WRA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_WRA_Bits.EN18 */
#define IFX_EGTM_ACCEN_WRA_EN18_OFF (18u)

/** \brief Length for Ifx_EGTM_ACCEN_WRA_Bits.EN19 */
#define IFX_EGTM_ACCEN_WRA_EN19_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_WRA_Bits.EN19 */
#define IFX_EGTM_ACCEN_WRA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_WRA_Bits.EN19 */
#define IFX_EGTM_ACCEN_WRA_EN19_OFF (19u)

/** \brief Length for Ifx_EGTM_ACCEN_WRA_Bits.EN20 */
#define IFX_EGTM_ACCEN_WRA_EN20_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_WRA_Bits.EN20 */
#define IFX_EGTM_ACCEN_WRA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_WRA_Bits.EN20 */
#define IFX_EGTM_ACCEN_WRA_EN20_OFF (20u)

/** \brief Length for Ifx_EGTM_ACCEN_WRA_Bits.EN21 */
#define IFX_EGTM_ACCEN_WRA_EN21_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_WRA_Bits.EN21 */
#define IFX_EGTM_ACCEN_WRA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_WRA_Bits.EN21 */
#define IFX_EGTM_ACCEN_WRA_EN21_OFF (21u)

/** \brief Length for Ifx_EGTM_ACCEN_WRA_Bits.EN22 */
#define IFX_EGTM_ACCEN_WRA_EN22_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_WRA_Bits.EN22 */
#define IFX_EGTM_ACCEN_WRA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_WRA_Bits.EN22 */
#define IFX_EGTM_ACCEN_WRA_EN22_OFF (22u)

/** \brief Length for Ifx_EGTM_ACCEN_WRA_Bits.EN23 */
#define IFX_EGTM_ACCEN_WRA_EN23_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_WRA_Bits.EN23 */
#define IFX_EGTM_ACCEN_WRA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_WRA_Bits.EN23 */
#define IFX_EGTM_ACCEN_WRA_EN23_OFF (23u)

/** \brief Length for Ifx_EGTM_ACCEN_WRA_Bits.EN24 */
#define IFX_EGTM_ACCEN_WRA_EN24_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_WRA_Bits.EN24 */
#define IFX_EGTM_ACCEN_WRA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_WRA_Bits.EN24 */
#define IFX_EGTM_ACCEN_WRA_EN24_OFF (24u)

/** \brief Length for Ifx_EGTM_ACCEN_WRA_Bits.EN25 */
#define IFX_EGTM_ACCEN_WRA_EN25_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_WRA_Bits.EN25 */
#define IFX_EGTM_ACCEN_WRA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_WRA_Bits.EN25 */
#define IFX_EGTM_ACCEN_WRA_EN25_OFF (25u)

/** \brief Length for Ifx_EGTM_ACCEN_WRA_Bits.EN26 */
#define IFX_EGTM_ACCEN_WRA_EN26_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_WRA_Bits.EN26 */
#define IFX_EGTM_ACCEN_WRA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_WRA_Bits.EN26 */
#define IFX_EGTM_ACCEN_WRA_EN26_OFF (26u)

/** \brief Length for Ifx_EGTM_ACCEN_WRA_Bits.EN27 */
#define IFX_EGTM_ACCEN_WRA_EN27_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_WRA_Bits.EN27 */
#define IFX_EGTM_ACCEN_WRA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_WRA_Bits.EN27 */
#define IFX_EGTM_ACCEN_WRA_EN27_OFF (27u)

/** \brief Length for Ifx_EGTM_ACCEN_WRA_Bits.EN28 */
#define IFX_EGTM_ACCEN_WRA_EN28_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_WRA_Bits.EN28 */
#define IFX_EGTM_ACCEN_WRA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_WRA_Bits.EN28 */
#define IFX_EGTM_ACCEN_WRA_EN28_OFF (28u)

/** \brief Length for Ifx_EGTM_ACCEN_WRA_Bits.EN29 */
#define IFX_EGTM_ACCEN_WRA_EN29_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_WRA_Bits.EN29 */
#define IFX_EGTM_ACCEN_WRA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_WRA_Bits.EN29 */
#define IFX_EGTM_ACCEN_WRA_EN29_OFF (29u)

/** \brief Length for Ifx_EGTM_ACCEN_WRA_Bits.EN30 */
#define IFX_EGTM_ACCEN_WRA_EN30_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_WRA_Bits.EN30 */
#define IFX_EGTM_ACCEN_WRA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_WRA_Bits.EN30 */
#define IFX_EGTM_ACCEN_WRA_EN30_OFF (30u)

/** \brief Length for Ifx_EGTM_ACCEN_WRA_Bits.EN31 */
#define IFX_EGTM_ACCEN_WRA_EN31_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_WRA_Bits.EN31 */
#define IFX_EGTM_ACCEN_WRA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_WRA_Bits.EN31 */
#define IFX_EGTM_ACCEN_WRA_EN31_OFF (31u)

/** \brief Length for Ifx_EGTM_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_EGTM_ACCEN_WRB_FPI_EN32_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_EGTM_ACCEN_WRB_FPI_EN32_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_EGTM_ACCEN_WRB_FPI_EN32_OFF (0u)

/** \brief Length for Ifx_EGTM_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_EGTM_ACCEN_WRB_FPI_EN33_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_EGTM_ACCEN_WRB_FPI_EN33_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_EGTM_ACCEN_WRB_FPI_EN33_OFF (1u)

/** \brief Length for Ifx_EGTM_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_EGTM_ACCEN_WRB_FPI_EN34_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_EGTM_ACCEN_WRB_FPI_EN34_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_EGTM_ACCEN_WRB_FPI_EN34_OFF (2u)

/** \brief Length for Ifx_EGTM_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_EGTM_ACCEN_WRB_FPI_EN35_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_EGTM_ACCEN_WRB_FPI_EN35_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_EGTM_ACCEN_WRB_FPI_EN35_OFF (3u)

/** \brief Length for Ifx_EGTM_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_EGTM_ACCEN_WRB_FPI_EN36_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_EGTM_ACCEN_WRB_FPI_EN36_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_EGTM_ACCEN_WRB_FPI_EN36_OFF (4u)

/** \brief Length for Ifx_EGTM_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_EGTM_ACCEN_WRB_FPI_EN37_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_EGTM_ACCEN_WRB_FPI_EN37_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_EGTM_ACCEN_WRB_FPI_EN37_OFF (5u)

/** \brief Length for Ifx_EGTM_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_EGTM_ACCEN_WRB_FPI_EN38_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_EGTM_ACCEN_WRB_FPI_EN38_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_EGTM_ACCEN_WRB_FPI_EN38_OFF (6u)

/** \brief Length for Ifx_EGTM_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_EGTM_ACCEN_WRB_FPI_EN39_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_EGTM_ACCEN_WRB_FPI_EN39_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_EGTM_ACCEN_WRB_FPI_EN39_OFF (7u)

/** \brief Length for Ifx_EGTM_ACCEN_RDA_Bits.EN00 */
#define IFX_EGTM_ACCEN_RDA_EN00_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_RDA_Bits.EN00 */
#define IFX_EGTM_ACCEN_RDA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_RDA_Bits.EN00 */
#define IFX_EGTM_ACCEN_RDA_EN00_OFF (0u)

/** \brief Length for Ifx_EGTM_ACCEN_RDA_Bits.EN01 */
#define IFX_EGTM_ACCEN_RDA_EN01_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_RDA_Bits.EN01 */
#define IFX_EGTM_ACCEN_RDA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_RDA_Bits.EN01 */
#define IFX_EGTM_ACCEN_RDA_EN01_OFF (1u)

/** \brief Length for Ifx_EGTM_ACCEN_RDA_Bits.EN02 */
#define IFX_EGTM_ACCEN_RDA_EN02_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_RDA_Bits.EN02 */
#define IFX_EGTM_ACCEN_RDA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_RDA_Bits.EN02 */
#define IFX_EGTM_ACCEN_RDA_EN02_OFF (2u)

/** \brief Length for Ifx_EGTM_ACCEN_RDA_Bits.EN03 */
#define IFX_EGTM_ACCEN_RDA_EN03_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_RDA_Bits.EN03 */
#define IFX_EGTM_ACCEN_RDA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_RDA_Bits.EN03 */
#define IFX_EGTM_ACCEN_RDA_EN03_OFF (3u)

/** \brief Length for Ifx_EGTM_ACCEN_RDA_Bits.EN04 */
#define IFX_EGTM_ACCEN_RDA_EN04_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_RDA_Bits.EN04 */
#define IFX_EGTM_ACCEN_RDA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_RDA_Bits.EN04 */
#define IFX_EGTM_ACCEN_RDA_EN04_OFF (4u)

/** \brief Length for Ifx_EGTM_ACCEN_RDA_Bits.EN05 */
#define IFX_EGTM_ACCEN_RDA_EN05_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_RDA_Bits.EN05 */
#define IFX_EGTM_ACCEN_RDA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_RDA_Bits.EN05 */
#define IFX_EGTM_ACCEN_RDA_EN05_OFF (5u)

/** \brief Length for Ifx_EGTM_ACCEN_RDA_Bits.EN06 */
#define IFX_EGTM_ACCEN_RDA_EN06_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_RDA_Bits.EN06 */
#define IFX_EGTM_ACCEN_RDA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_RDA_Bits.EN06 */
#define IFX_EGTM_ACCEN_RDA_EN06_OFF (6u)

/** \brief Length for Ifx_EGTM_ACCEN_RDA_Bits.EN07 */
#define IFX_EGTM_ACCEN_RDA_EN07_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_RDA_Bits.EN07 */
#define IFX_EGTM_ACCEN_RDA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_RDA_Bits.EN07 */
#define IFX_EGTM_ACCEN_RDA_EN07_OFF (7u)

/** \brief Length for Ifx_EGTM_ACCEN_RDA_Bits.EN08 */
#define IFX_EGTM_ACCEN_RDA_EN08_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_RDA_Bits.EN08 */
#define IFX_EGTM_ACCEN_RDA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_RDA_Bits.EN08 */
#define IFX_EGTM_ACCEN_RDA_EN08_OFF (8u)

/** \brief Length for Ifx_EGTM_ACCEN_RDA_Bits.EN09 */
#define IFX_EGTM_ACCEN_RDA_EN09_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_RDA_Bits.EN09 */
#define IFX_EGTM_ACCEN_RDA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_RDA_Bits.EN09 */
#define IFX_EGTM_ACCEN_RDA_EN09_OFF (9u)

/** \brief Length for Ifx_EGTM_ACCEN_RDA_Bits.EN10 */
#define IFX_EGTM_ACCEN_RDA_EN10_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_RDA_Bits.EN10 */
#define IFX_EGTM_ACCEN_RDA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_RDA_Bits.EN10 */
#define IFX_EGTM_ACCEN_RDA_EN10_OFF (10u)

/** \brief Length for Ifx_EGTM_ACCEN_RDA_Bits.EN11 */
#define IFX_EGTM_ACCEN_RDA_EN11_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_RDA_Bits.EN11 */
#define IFX_EGTM_ACCEN_RDA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_RDA_Bits.EN11 */
#define IFX_EGTM_ACCEN_RDA_EN11_OFF (11u)

/** \brief Length for Ifx_EGTM_ACCEN_RDA_Bits.EN12 */
#define IFX_EGTM_ACCEN_RDA_EN12_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_RDA_Bits.EN12 */
#define IFX_EGTM_ACCEN_RDA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_RDA_Bits.EN12 */
#define IFX_EGTM_ACCEN_RDA_EN12_OFF (12u)

/** \brief Length for Ifx_EGTM_ACCEN_RDA_Bits.EN13 */
#define IFX_EGTM_ACCEN_RDA_EN13_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_RDA_Bits.EN13 */
#define IFX_EGTM_ACCEN_RDA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_RDA_Bits.EN13 */
#define IFX_EGTM_ACCEN_RDA_EN13_OFF (13u)

/** \brief Length for Ifx_EGTM_ACCEN_RDA_Bits.EN14 */
#define IFX_EGTM_ACCEN_RDA_EN14_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_RDA_Bits.EN14 */
#define IFX_EGTM_ACCEN_RDA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_RDA_Bits.EN14 */
#define IFX_EGTM_ACCEN_RDA_EN14_OFF (14u)

/** \brief Length for Ifx_EGTM_ACCEN_RDA_Bits.EN15 */
#define IFX_EGTM_ACCEN_RDA_EN15_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_RDA_Bits.EN15 */
#define IFX_EGTM_ACCEN_RDA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_RDA_Bits.EN15 */
#define IFX_EGTM_ACCEN_RDA_EN15_OFF (15u)

/** \brief Length for Ifx_EGTM_ACCEN_RDA_Bits.EN16 */
#define IFX_EGTM_ACCEN_RDA_EN16_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_RDA_Bits.EN16 */
#define IFX_EGTM_ACCEN_RDA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_RDA_Bits.EN16 */
#define IFX_EGTM_ACCEN_RDA_EN16_OFF (16u)

/** \brief Length for Ifx_EGTM_ACCEN_RDA_Bits.EN17 */
#define IFX_EGTM_ACCEN_RDA_EN17_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_RDA_Bits.EN17 */
#define IFX_EGTM_ACCEN_RDA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_RDA_Bits.EN17 */
#define IFX_EGTM_ACCEN_RDA_EN17_OFF (17u)

/** \brief Length for Ifx_EGTM_ACCEN_RDA_Bits.EN18 */
#define IFX_EGTM_ACCEN_RDA_EN18_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_RDA_Bits.EN18 */
#define IFX_EGTM_ACCEN_RDA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_RDA_Bits.EN18 */
#define IFX_EGTM_ACCEN_RDA_EN18_OFF (18u)

/** \brief Length for Ifx_EGTM_ACCEN_RDA_Bits.EN19 */
#define IFX_EGTM_ACCEN_RDA_EN19_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_RDA_Bits.EN19 */
#define IFX_EGTM_ACCEN_RDA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_RDA_Bits.EN19 */
#define IFX_EGTM_ACCEN_RDA_EN19_OFF (19u)

/** \brief Length for Ifx_EGTM_ACCEN_RDA_Bits.EN20 */
#define IFX_EGTM_ACCEN_RDA_EN20_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_RDA_Bits.EN20 */
#define IFX_EGTM_ACCEN_RDA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_RDA_Bits.EN20 */
#define IFX_EGTM_ACCEN_RDA_EN20_OFF (20u)

/** \brief Length for Ifx_EGTM_ACCEN_RDA_Bits.EN21 */
#define IFX_EGTM_ACCEN_RDA_EN21_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_RDA_Bits.EN21 */
#define IFX_EGTM_ACCEN_RDA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_RDA_Bits.EN21 */
#define IFX_EGTM_ACCEN_RDA_EN21_OFF (21u)

/** \brief Length for Ifx_EGTM_ACCEN_RDA_Bits.EN22 */
#define IFX_EGTM_ACCEN_RDA_EN22_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_RDA_Bits.EN22 */
#define IFX_EGTM_ACCEN_RDA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_RDA_Bits.EN22 */
#define IFX_EGTM_ACCEN_RDA_EN22_OFF (22u)

/** \brief Length for Ifx_EGTM_ACCEN_RDA_Bits.EN23 */
#define IFX_EGTM_ACCEN_RDA_EN23_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_RDA_Bits.EN23 */
#define IFX_EGTM_ACCEN_RDA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_RDA_Bits.EN23 */
#define IFX_EGTM_ACCEN_RDA_EN23_OFF (23u)

/** \brief Length for Ifx_EGTM_ACCEN_RDA_Bits.EN24 */
#define IFX_EGTM_ACCEN_RDA_EN24_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_RDA_Bits.EN24 */
#define IFX_EGTM_ACCEN_RDA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_RDA_Bits.EN24 */
#define IFX_EGTM_ACCEN_RDA_EN24_OFF (24u)

/** \brief Length for Ifx_EGTM_ACCEN_RDA_Bits.EN25 */
#define IFX_EGTM_ACCEN_RDA_EN25_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_RDA_Bits.EN25 */
#define IFX_EGTM_ACCEN_RDA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_RDA_Bits.EN25 */
#define IFX_EGTM_ACCEN_RDA_EN25_OFF (25u)

/** \brief Length for Ifx_EGTM_ACCEN_RDA_Bits.EN26 */
#define IFX_EGTM_ACCEN_RDA_EN26_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_RDA_Bits.EN26 */
#define IFX_EGTM_ACCEN_RDA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_RDA_Bits.EN26 */
#define IFX_EGTM_ACCEN_RDA_EN26_OFF (26u)

/** \brief Length for Ifx_EGTM_ACCEN_RDA_Bits.EN27 */
#define IFX_EGTM_ACCEN_RDA_EN27_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_RDA_Bits.EN27 */
#define IFX_EGTM_ACCEN_RDA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_RDA_Bits.EN27 */
#define IFX_EGTM_ACCEN_RDA_EN27_OFF (27u)

/** \brief Length for Ifx_EGTM_ACCEN_RDA_Bits.EN28 */
#define IFX_EGTM_ACCEN_RDA_EN28_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_RDA_Bits.EN28 */
#define IFX_EGTM_ACCEN_RDA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_RDA_Bits.EN28 */
#define IFX_EGTM_ACCEN_RDA_EN28_OFF (28u)

/** \brief Length for Ifx_EGTM_ACCEN_RDA_Bits.EN29 */
#define IFX_EGTM_ACCEN_RDA_EN29_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_RDA_Bits.EN29 */
#define IFX_EGTM_ACCEN_RDA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_RDA_Bits.EN29 */
#define IFX_EGTM_ACCEN_RDA_EN29_OFF (29u)

/** \brief Length for Ifx_EGTM_ACCEN_RDA_Bits.EN30 */
#define IFX_EGTM_ACCEN_RDA_EN30_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_RDA_Bits.EN30 */
#define IFX_EGTM_ACCEN_RDA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_RDA_Bits.EN30 */
#define IFX_EGTM_ACCEN_RDA_EN30_OFF (30u)

/** \brief Length for Ifx_EGTM_ACCEN_RDA_Bits.EN31 */
#define IFX_EGTM_ACCEN_RDA_EN31_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_RDA_Bits.EN31 */
#define IFX_EGTM_ACCEN_RDA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_RDA_Bits.EN31 */
#define IFX_EGTM_ACCEN_RDA_EN31_OFF (31u)

/** \brief Length for Ifx_EGTM_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_EGTM_ACCEN_RDB_FPI_EN32_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_EGTM_ACCEN_RDB_FPI_EN32_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_EGTM_ACCEN_RDB_FPI_EN32_OFF (0u)

/** \brief Length for Ifx_EGTM_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_EGTM_ACCEN_RDB_FPI_EN33_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_EGTM_ACCEN_RDB_FPI_EN33_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_EGTM_ACCEN_RDB_FPI_EN33_OFF (1u)

/** \brief Length for Ifx_EGTM_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_EGTM_ACCEN_RDB_FPI_EN34_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_EGTM_ACCEN_RDB_FPI_EN34_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_EGTM_ACCEN_RDB_FPI_EN34_OFF (2u)

/** \brief Length for Ifx_EGTM_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_EGTM_ACCEN_RDB_FPI_EN35_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_EGTM_ACCEN_RDB_FPI_EN35_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_EGTM_ACCEN_RDB_FPI_EN35_OFF (3u)

/** \brief Length for Ifx_EGTM_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_EGTM_ACCEN_RDB_FPI_EN36_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_EGTM_ACCEN_RDB_FPI_EN36_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_EGTM_ACCEN_RDB_FPI_EN36_OFF (4u)

/** \brief Length for Ifx_EGTM_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_EGTM_ACCEN_RDB_FPI_EN37_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_EGTM_ACCEN_RDB_FPI_EN37_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_EGTM_ACCEN_RDB_FPI_EN37_OFF (5u)

/** \brief Length for Ifx_EGTM_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_EGTM_ACCEN_RDB_FPI_EN38_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_EGTM_ACCEN_RDB_FPI_EN38_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_EGTM_ACCEN_RDB_FPI_EN38_OFF (6u)

/** \brief Length for Ifx_EGTM_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_EGTM_ACCEN_RDB_FPI_EN39_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_EGTM_ACCEN_RDB_FPI_EN39_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_EGTM_ACCEN_RDB_FPI_EN39_OFF (7u)

/** \brief Length for Ifx_EGTM_ACCEN_VM_Bits.RD00 */
#define IFX_EGTM_ACCEN_VM_RD00_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_VM_Bits.RD00 */
#define IFX_EGTM_ACCEN_VM_RD00_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_VM_Bits.RD00 */
#define IFX_EGTM_ACCEN_VM_RD00_OFF (0u)

/** \brief Length for Ifx_EGTM_ACCEN_VM_Bits.RD01 */
#define IFX_EGTM_ACCEN_VM_RD01_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_VM_Bits.RD01 */
#define IFX_EGTM_ACCEN_VM_RD01_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_VM_Bits.RD01 */
#define IFX_EGTM_ACCEN_VM_RD01_OFF (1u)

/** \brief Length for Ifx_EGTM_ACCEN_VM_Bits.RD02 */
#define IFX_EGTM_ACCEN_VM_RD02_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_VM_Bits.RD02 */
#define IFX_EGTM_ACCEN_VM_RD02_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_VM_Bits.RD02 */
#define IFX_EGTM_ACCEN_VM_RD02_OFF (2u)

/** \brief Length for Ifx_EGTM_ACCEN_VM_Bits.RD03 */
#define IFX_EGTM_ACCEN_VM_RD03_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_VM_Bits.RD03 */
#define IFX_EGTM_ACCEN_VM_RD03_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_VM_Bits.RD03 */
#define IFX_EGTM_ACCEN_VM_RD03_OFF (3u)

/** \brief Length for Ifx_EGTM_ACCEN_VM_Bits.RD04 */
#define IFX_EGTM_ACCEN_VM_RD04_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_VM_Bits.RD04 */
#define IFX_EGTM_ACCEN_VM_RD04_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_VM_Bits.RD04 */
#define IFX_EGTM_ACCEN_VM_RD04_OFF (4u)

/** \brief Length for Ifx_EGTM_ACCEN_VM_Bits.RD05 */
#define IFX_EGTM_ACCEN_VM_RD05_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_VM_Bits.RD05 */
#define IFX_EGTM_ACCEN_VM_RD05_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_VM_Bits.RD05 */
#define IFX_EGTM_ACCEN_VM_RD05_OFF (5u)

/** \brief Length for Ifx_EGTM_ACCEN_VM_Bits.RD06 */
#define IFX_EGTM_ACCEN_VM_RD06_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_VM_Bits.RD06 */
#define IFX_EGTM_ACCEN_VM_RD06_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_VM_Bits.RD06 */
#define IFX_EGTM_ACCEN_VM_RD06_OFF (6u)

/** \brief Length for Ifx_EGTM_ACCEN_VM_Bits.RD07 */
#define IFX_EGTM_ACCEN_VM_RD07_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_VM_Bits.RD07 */
#define IFX_EGTM_ACCEN_VM_RD07_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_VM_Bits.RD07 */
#define IFX_EGTM_ACCEN_VM_RD07_OFF (7u)

/** \brief Length for Ifx_EGTM_ACCEN_VM_Bits.WR00 */
#define IFX_EGTM_ACCEN_VM_WR00_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_VM_Bits.WR00 */
#define IFX_EGTM_ACCEN_VM_WR00_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_VM_Bits.WR00 */
#define IFX_EGTM_ACCEN_VM_WR00_OFF (16u)

/** \brief Length for Ifx_EGTM_ACCEN_VM_Bits.WR01 */
#define IFX_EGTM_ACCEN_VM_WR01_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_VM_Bits.WR01 */
#define IFX_EGTM_ACCEN_VM_WR01_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_VM_Bits.WR01 */
#define IFX_EGTM_ACCEN_VM_WR01_OFF (17u)

/** \brief Length for Ifx_EGTM_ACCEN_VM_Bits.WR02 */
#define IFX_EGTM_ACCEN_VM_WR02_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_VM_Bits.WR02 */
#define IFX_EGTM_ACCEN_VM_WR02_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_VM_Bits.WR02 */
#define IFX_EGTM_ACCEN_VM_WR02_OFF (18u)

/** \brief Length for Ifx_EGTM_ACCEN_VM_Bits.WR03 */
#define IFX_EGTM_ACCEN_VM_WR03_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_VM_Bits.WR03 */
#define IFX_EGTM_ACCEN_VM_WR03_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_VM_Bits.WR03 */
#define IFX_EGTM_ACCEN_VM_WR03_OFF (19u)

/** \brief Length for Ifx_EGTM_ACCEN_VM_Bits.WR04 */
#define IFX_EGTM_ACCEN_VM_WR04_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_VM_Bits.WR04 */
#define IFX_EGTM_ACCEN_VM_WR04_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_VM_Bits.WR04 */
#define IFX_EGTM_ACCEN_VM_WR04_OFF (20u)

/** \brief Length for Ifx_EGTM_ACCEN_VM_Bits.WR05 */
#define IFX_EGTM_ACCEN_VM_WR05_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_VM_Bits.WR05 */
#define IFX_EGTM_ACCEN_VM_WR05_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_VM_Bits.WR05 */
#define IFX_EGTM_ACCEN_VM_WR05_OFF (21u)

/** \brief Length for Ifx_EGTM_ACCEN_VM_Bits.WR06 */
#define IFX_EGTM_ACCEN_VM_WR06_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_VM_Bits.WR06 */
#define IFX_EGTM_ACCEN_VM_WR06_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_VM_Bits.WR06 */
#define IFX_EGTM_ACCEN_VM_WR06_OFF (22u)

/** \brief Length for Ifx_EGTM_ACCEN_VM_Bits.WR07 */
#define IFX_EGTM_ACCEN_VM_WR07_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_VM_Bits.WR07 */
#define IFX_EGTM_ACCEN_VM_WR07_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_VM_Bits.WR07 */
#define IFX_EGTM_ACCEN_VM_WR07_OFF (23u)

/** \brief Length for Ifx_EGTM_ACCEN_PRS_Bits.RD00 */
#define IFX_EGTM_ACCEN_PRS_RD00_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_PRS_Bits.RD00 */
#define IFX_EGTM_ACCEN_PRS_RD00_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_PRS_Bits.RD00 */
#define IFX_EGTM_ACCEN_PRS_RD00_OFF (0u)

/** \brief Length for Ifx_EGTM_ACCEN_PRS_Bits.RD01 */
#define IFX_EGTM_ACCEN_PRS_RD01_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_PRS_Bits.RD01 */
#define IFX_EGTM_ACCEN_PRS_RD01_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_PRS_Bits.RD01 */
#define IFX_EGTM_ACCEN_PRS_RD01_OFF (1u)

/** \brief Length for Ifx_EGTM_ACCEN_PRS_Bits.RD02 */
#define IFX_EGTM_ACCEN_PRS_RD02_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_PRS_Bits.RD02 */
#define IFX_EGTM_ACCEN_PRS_RD02_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_PRS_Bits.RD02 */
#define IFX_EGTM_ACCEN_PRS_RD02_OFF (2u)

/** \brief Length for Ifx_EGTM_ACCEN_PRS_Bits.RD03 */
#define IFX_EGTM_ACCEN_PRS_RD03_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_PRS_Bits.RD03 */
#define IFX_EGTM_ACCEN_PRS_RD03_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_PRS_Bits.RD03 */
#define IFX_EGTM_ACCEN_PRS_RD03_OFF (3u)

/** \brief Length for Ifx_EGTM_ACCEN_PRS_Bits.RD04 */
#define IFX_EGTM_ACCEN_PRS_RD04_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_PRS_Bits.RD04 */
#define IFX_EGTM_ACCEN_PRS_RD04_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_PRS_Bits.RD04 */
#define IFX_EGTM_ACCEN_PRS_RD04_OFF (4u)

/** \brief Length for Ifx_EGTM_ACCEN_PRS_Bits.RD05 */
#define IFX_EGTM_ACCEN_PRS_RD05_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_PRS_Bits.RD05 */
#define IFX_EGTM_ACCEN_PRS_RD05_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_PRS_Bits.RD05 */
#define IFX_EGTM_ACCEN_PRS_RD05_OFF (5u)

/** \brief Length for Ifx_EGTM_ACCEN_PRS_Bits.RD06 */
#define IFX_EGTM_ACCEN_PRS_RD06_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_PRS_Bits.RD06 */
#define IFX_EGTM_ACCEN_PRS_RD06_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_PRS_Bits.RD06 */
#define IFX_EGTM_ACCEN_PRS_RD06_OFF (6u)

/** \brief Length for Ifx_EGTM_ACCEN_PRS_Bits.RD07 */
#define IFX_EGTM_ACCEN_PRS_RD07_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_PRS_Bits.RD07 */
#define IFX_EGTM_ACCEN_PRS_RD07_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_PRS_Bits.RD07 */
#define IFX_EGTM_ACCEN_PRS_RD07_OFF (7u)

/** \brief Length for Ifx_EGTM_ACCEN_PRS_Bits.WR00 */
#define IFX_EGTM_ACCEN_PRS_WR00_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_PRS_Bits.WR00 */
#define IFX_EGTM_ACCEN_PRS_WR00_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_PRS_Bits.WR00 */
#define IFX_EGTM_ACCEN_PRS_WR00_OFF (16u)

/** \brief Length for Ifx_EGTM_ACCEN_PRS_Bits.WR01 */
#define IFX_EGTM_ACCEN_PRS_WR01_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_PRS_Bits.WR01 */
#define IFX_EGTM_ACCEN_PRS_WR01_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_PRS_Bits.WR01 */
#define IFX_EGTM_ACCEN_PRS_WR01_OFF (17u)

/** \brief Length for Ifx_EGTM_ACCEN_PRS_Bits.WR02 */
#define IFX_EGTM_ACCEN_PRS_WR02_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_PRS_Bits.WR02 */
#define IFX_EGTM_ACCEN_PRS_WR02_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_PRS_Bits.WR02 */
#define IFX_EGTM_ACCEN_PRS_WR02_OFF (18u)

/** \brief Length for Ifx_EGTM_ACCEN_PRS_Bits.WR03 */
#define IFX_EGTM_ACCEN_PRS_WR03_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_PRS_Bits.WR03 */
#define IFX_EGTM_ACCEN_PRS_WR03_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_PRS_Bits.WR03 */
#define IFX_EGTM_ACCEN_PRS_WR03_OFF (19u)

/** \brief Length for Ifx_EGTM_ACCEN_PRS_Bits.WR04 */
#define IFX_EGTM_ACCEN_PRS_WR04_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_PRS_Bits.WR04 */
#define IFX_EGTM_ACCEN_PRS_WR04_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_PRS_Bits.WR04 */
#define IFX_EGTM_ACCEN_PRS_WR04_OFF (20u)

/** \brief Length for Ifx_EGTM_ACCEN_PRS_Bits.WR05 */
#define IFX_EGTM_ACCEN_PRS_WR05_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_PRS_Bits.WR05 */
#define IFX_EGTM_ACCEN_PRS_WR05_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_PRS_Bits.WR05 */
#define IFX_EGTM_ACCEN_PRS_WR05_OFF (21u)

/** \brief Length for Ifx_EGTM_ACCEN_PRS_Bits.WR06 */
#define IFX_EGTM_ACCEN_PRS_WR06_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_PRS_Bits.WR06 */
#define IFX_EGTM_ACCEN_PRS_WR06_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_PRS_Bits.WR06 */
#define IFX_EGTM_ACCEN_PRS_WR06_OFF (22u)

/** \brief Length for Ifx_EGTM_ACCEN_PRS_Bits.WR07 */
#define IFX_EGTM_ACCEN_PRS_WR07_LEN (1u)

/** \brief Mask for Ifx_EGTM_ACCEN_PRS_Bits.WR07 */
#define IFX_EGTM_ACCEN_PRS_WR07_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_ACCEN_PRS_Bits.WR07 */
#define IFX_EGTM_ACCEN_PRS_WR07_OFF (23u)

/** \brief Length for Ifx_EGTM_SPARE_Bits.SPABA */
#define IFX_EGTM_SPARE_SPABA_LEN (4u)

/** \brief Mask for Ifx_EGTM_SPARE_Bits.SPABA */
#define IFX_EGTM_SPARE_SPABA_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_SPARE_Bits.SPABA */
#define IFX_EGTM_SPARE_SPABA_OFF (0u)

/** \brief Length for Ifx_EGTM_SPARE_Bits.SPABB */
#define IFX_EGTM_SPARE_SPABB_LEN (4u)

/** \brief Mask for Ifx_EGTM_SPARE_Bits.SPABB */
#define IFX_EGTM_SPARE_SPABB_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_SPARE_Bits.SPABB */
#define IFX_EGTM_SPARE_SPABB_OFF (4u)

/** \brief Length for Ifx_EGTM_SPARE_Bits.SPABC */
#define IFX_EGTM_SPARE_SPABC_LEN (4u)

/** \brief Mask for Ifx_EGTM_SPARE_Bits.SPABC */
#define IFX_EGTM_SPARE_SPABC_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_SPARE_Bits.SPABC */
#define IFX_EGTM_SPARE_SPABC_OFF (8u)

/** \brief Length for Ifx_EGTM_SPARE_Bits.SPABD */
#define IFX_EGTM_SPARE_SPABD_LEN (4u)

/** \brief Mask for Ifx_EGTM_SPARE_Bits.SPABD */
#define IFX_EGTM_SPARE_SPABD_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_SPARE_Bits.SPABD */
#define IFX_EGTM_SPARE_SPABD_OFF (12u)

/** \brief Length for Ifx_EGTM_SPARE_Bits.SPABE */
#define IFX_EGTM_SPARE_SPABE_LEN (4u)

/** \brief Mask for Ifx_EGTM_SPARE_Bits.SPABE */
#define IFX_EGTM_SPARE_SPABE_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_SPARE_Bits.SPABE */
#define IFX_EGTM_SPARE_SPABE_OFF (16u)

/** \brief Length for Ifx_EGTM_SPARE_Bits.SPABF */
#define IFX_EGTM_SPARE_SPABF_LEN (4u)

/** \brief Mask for Ifx_EGTM_SPARE_Bits.SPABF */
#define IFX_EGTM_SPARE_SPABF_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_SPARE_Bits.SPABF */
#define IFX_EGTM_SPARE_SPABF_OFF (20u)

/** \brief Length for Ifx_EGTM_SPARE_Bits.SPABG */
#define IFX_EGTM_SPARE_SPABG_LEN (4u)

/** \brief Mask for Ifx_EGTM_SPARE_Bits.SPABG */
#define IFX_EGTM_SPARE_SPABG_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_SPARE_Bits.SPABG */
#define IFX_EGTM_SPARE_SPABG_OFF (24u)

/** \brief Length for Ifx_EGTM_SPARE_Bits.SPABH */
#define IFX_EGTM_SPARE_SPABH_LEN (4u)

/** \brief Mask for Ifx_EGTM_SPARE_Bits.SPABH */
#define IFX_EGTM_SPARE_SPABH_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_SPARE_Bits.SPABH */
#define IFX_EGTM_SPARE_SPABH_OFF (28u)

/** \brief Length for Ifx_EGTM_OCDS_OTBU0T_Bits.CV */
#define IFX_EGTM_OCDS_OTBU0T_CV_LEN (27u)

/** \brief Mask for Ifx_EGTM_OCDS_OTBU0T_Bits.CV */
#define IFX_EGTM_OCDS_OTBU0T_CV_MSK (0x7ffffffu)

/** \brief Offset for Ifx_EGTM_OCDS_OTBU0T_Bits.CV */
#define IFX_EGTM_OCDS_OTBU0T_CV_OFF (0u)

/** \brief Length for Ifx_EGTM_OCDS_OTBU0T_Bits.CM */
#define IFX_EGTM_OCDS_OTBU0T_CM_LEN (2u)

/** \brief Mask for Ifx_EGTM_OCDS_OTBU0T_Bits.CM */
#define IFX_EGTM_OCDS_OTBU0T_CM_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_OCDS_OTBU0T_Bits.CM */
#define IFX_EGTM_OCDS_OTBU0T_CM_OFF (28u)

/** \brief Length for Ifx_EGTM_OCDS_OTBU1T_Bits.CV */
#define IFX_EGTM_OCDS_OTBU1T_CV_LEN (24u)

/** \brief Mask for Ifx_EGTM_OCDS_OTBU1T_Bits.CV */
#define IFX_EGTM_OCDS_OTBU1T_CV_MSK (0xffffffu)

/** \brief Offset for Ifx_EGTM_OCDS_OTBU1T_Bits.CV */
#define IFX_EGTM_OCDS_OTBU1T_CV_OFF (0u)

/** \brief Length for Ifx_EGTM_OCDS_OTBU1T_Bits.EN */
#define IFX_EGTM_OCDS_OTBU1T_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_OCDS_OTBU1T_Bits.EN */
#define IFX_EGTM_OCDS_OTBU1T_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_OCDS_OTBU1T_Bits.EN */
#define IFX_EGTM_OCDS_OTBU1T_EN_OFF (28u)

/** \brief Length for Ifx_EGTM_OCDS_OTBU2T_Bits.CV */
#define IFX_EGTM_OCDS_OTBU2T_CV_LEN (24u)

/** \brief Mask for Ifx_EGTM_OCDS_OTBU2T_Bits.CV */
#define IFX_EGTM_OCDS_OTBU2T_CV_MSK (0xffffffu)

/** \brief Offset for Ifx_EGTM_OCDS_OTBU2T_Bits.CV */
#define IFX_EGTM_OCDS_OTBU2T_CV_OFF (0u)

/** \brief Length for Ifx_EGTM_OCDS_OTBU2T_Bits.EN */
#define IFX_EGTM_OCDS_OTBU2T_EN_LEN (1u)

/** \brief Mask for Ifx_EGTM_OCDS_OTBU2T_Bits.EN */
#define IFX_EGTM_OCDS_OTBU2T_EN_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_OCDS_OTBU2T_Bits.EN */
#define IFX_EGTM_OCDS_OTBU2T_EN_OFF (28u)

/** \brief Length for Ifx_EGTM_OCDS_OTSS_Bits.OTGB0 */
#define IFX_EGTM_OCDS_OTSS_OTGB0_LEN (4u)

/** \brief Mask for Ifx_EGTM_OCDS_OTSS_Bits.OTGB0 */
#define IFX_EGTM_OCDS_OTSS_OTGB0_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_OCDS_OTSS_Bits.OTGB0 */
#define IFX_EGTM_OCDS_OTSS_OTGB0_OFF (0u)

/** \brief Length for Ifx_EGTM_OCDS_OTSS_Bits.OTGB1 */
#define IFX_EGTM_OCDS_OTSS_OTGB1_LEN (4u)

/** \brief Mask for Ifx_EGTM_OCDS_OTSS_Bits.OTGB1 */
#define IFX_EGTM_OCDS_OTSS_OTGB1_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_OCDS_OTSS_Bits.OTGB1 */
#define IFX_EGTM_OCDS_OTSS_OTGB1_OFF (8u)

/** \brief Length for Ifx_EGTM_OCDS_OTSC0_Bits.B0LMT */
#define IFX_EGTM_OCDS_OTSC0_B0LMT_LEN (3u)

/** \brief Mask for Ifx_EGTM_OCDS_OTSC0_Bits.B0LMT */
#define IFX_EGTM_OCDS_OTSC0_B0LMT_MSK (0x7u)

/** \brief Offset for Ifx_EGTM_OCDS_OTSC0_Bits.B0LMT */
#define IFX_EGTM_OCDS_OTSC0_B0LMT_OFF (0u)

/** \brief Length for Ifx_EGTM_OCDS_OTSC0_Bits.B0LMI */
#define IFX_EGTM_OCDS_OTSC0_B0LMI_LEN (4u)

/** \brief Mask for Ifx_EGTM_OCDS_OTSC0_Bits.B0LMI */
#define IFX_EGTM_OCDS_OTSC0_B0LMI_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_OCDS_OTSC0_Bits.B0LMI */
#define IFX_EGTM_OCDS_OTSC0_B0LMI_OFF (4u)

/** \brief Length for Ifx_EGTM_OCDS_OTSC0_Bits.B0HMT */
#define IFX_EGTM_OCDS_OTSC0_B0HMT_LEN (3u)

/** \brief Mask for Ifx_EGTM_OCDS_OTSC0_Bits.B0HMT */
#define IFX_EGTM_OCDS_OTSC0_B0HMT_MSK (0x7u)

/** \brief Offset for Ifx_EGTM_OCDS_OTSC0_Bits.B0HMT */
#define IFX_EGTM_OCDS_OTSC0_B0HMT_OFF (8u)

/** \brief Length for Ifx_EGTM_OCDS_OTSC0_Bits.B0HMI */
#define IFX_EGTM_OCDS_OTSC0_B0HMI_LEN (4u)

/** \brief Mask for Ifx_EGTM_OCDS_OTSC0_Bits.B0HMI */
#define IFX_EGTM_OCDS_OTSC0_B0HMI_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_OCDS_OTSC0_Bits.B0HMI */
#define IFX_EGTM_OCDS_OTSC0_B0HMI_OFF (12u)

/** \brief Length for Ifx_EGTM_OCDS_OTSC0_Bits.B1LMT */
#define IFX_EGTM_OCDS_OTSC0_B1LMT_LEN (3u)

/** \brief Mask for Ifx_EGTM_OCDS_OTSC0_Bits.B1LMT */
#define IFX_EGTM_OCDS_OTSC0_B1LMT_MSK (0x7u)

/** \brief Offset for Ifx_EGTM_OCDS_OTSC0_Bits.B1LMT */
#define IFX_EGTM_OCDS_OTSC0_B1LMT_OFF (16u)

/** \brief Length for Ifx_EGTM_OCDS_OTSC0_Bits.B1LMI */
#define IFX_EGTM_OCDS_OTSC0_B1LMI_LEN (4u)

/** \brief Mask for Ifx_EGTM_OCDS_OTSC0_Bits.B1LMI */
#define IFX_EGTM_OCDS_OTSC0_B1LMI_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_OCDS_OTSC0_Bits.B1LMI */
#define IFX_EGTM_OCDS_OTSC0_B1LMI_OFF (20u)

/** \brief Length for Ifx_EGTM_OCDS_OTSC0_Bits.B1HMT */
#define IFX_EGTM_OCDS_OTSC0_B1HMT_LEN (3u)

/** \brief Mask for Ifx_EGTM_OCDS_OTSC0_Bits.B1HMT */
#define IFX_EGTM_OCDS_OTSC0_B1HMT_MSK (0x7u)

/** \brief Offset for Ifx_EGTM_OCDS_OTSC0_Bits.B1HMT */
#define IFX_EGTM_OCDS_OTSC0_B1HMT_OFF (24u)

/** \brief Length for Ifx_EGTM_OCDS_OTSC0_Bits.B1HMI */
#define IFX_EGTM_OCDS_OTSC0_B1HMI_LEN (4u)

/** \brief Mask for Ifx_EGTM_OCDS_OTSC0_Bits.B1HMI */
#define IFX_EGTM_OCDS_OTSC0_B1HMI_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_OCDS_OTSC0_Bits.B1HMI */
#define IFX_EGTM_OCDS_OTSC0_B1HMI_OFF (28u)

/** \brief Length for Ifx_EGTM_TIMINSEL_Bits.CH0SEL */
#define IFX_EGTM_TIMINSEL_CH0SEL_LEN (4u)

/** \brief Mask for Ifx_EGTM_TIMINSEL_Bits.CH0SEL */
#define IFX_EGTM_TIMINSEL_CH0SEL_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_TIMINSEL_Bits.CH0SEL */
#define IFX_EGTM_TIMINSEL_CH0SEL_OFF (0u)

/** \brief Length for Ifx_EGTM_TIMINSEL_Bits.CH1SEL */
#define IFX_EGTM_TIMINSEL_CH1SEL_LEN (4u)

/** \brief Mask for Ifx_EGTM_TIMINSEL_Bits.CH1SEL */
#define IFX_EGTM_TIMINSEL_CH1SEL_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_TIMINSEL_Bits.CH1SEL */
#define IFX_EGTM_TIMINSEL_CH1SEL_OFF (4u)

/** \brief Length for Ifx_EGTM_TIMINSEL_Bits.CH2SEL */
#define IFX_EGTM_TIMINSEL_CH2SEL_LEN (4u)

/** \brief Mask for Ifx_EGTM_TIMINSEL_Bits.CH2SEL */
#define IFX_EGTM_TIMINSEL_CH2SEL_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_TIMINSEL_Bits.CH2SEL */
#define IFX_EGTM_TIMINSEL_CH2SEL_OFF (8u)

/** \brief Length for Ifx_EGTM_TIMINSEL_Bits.CH3SEL */
#define IFX_EGTM_TIMINSEL_CH3SEL_LEN (4u)

/** \brief Mask for Ifx_EGTM_TIMINSEL_Bits.CH3SEL */
#define IFX_EGTM_TIMINSEL_CH3SEL_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_TIMINSEL_Bits.CH3SEL */
#define IFX_EGTM_TIMINSEL_CH3SEL_OFF (12u)

/** \brief Length for Ifx_EGTM_TIMINSEL_Bits.CH4SEL */
#define IFX_EGTM_TIMINSEL_CH4SEL_LEN (4u)

/** \brief Mask for Ifx_EGTM_TIMINSEL_Bits.CH4SEL */
#define IFX_EGTM_TIMINSEL_CH4SEL_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_TIMINSEL_Bits.CH4SEL */
#define IFX_EGTM_TIMINSEL_CH4SEL_OFF (16u)

/** \brief Length for Ifx_EGTM_TIMINSEL_Bits.CH5SEL */
#define IFX_EGTM_TIMINSEL_CH5SEL_LEN (4u)

/** \brief Mask for Ifx_EGTM_TIMINSEL_Bits.CH5SEL */
#define IFX_EGTM_TIMINSEL_CH5SEL_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_TIMINSEL_Bits.CH5SEL */
#define IFX_EGTM_TIMINSEL_CH5SEL_OFF (20u)

/** \brief Length for Ifx_EGTM_TIMINSEL_Bits.CH6SEL */
#define IFX_EGTM_TIMINSEL_CH6SEL_LEN (4u)

/** \brief Mask for Ifx_EGTM_TIMINSEL_Bits.CH6SEL */
#define IFX_EGTM_TIMINSEL_CH6SEL_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_TIMINSEL_Bits.CH6SEL */
#define IFX_EGTM_TIMINSEL_CH6SEL_OFF (24u)

/** \brief Length for Ifx_EGTM_TIMINSEL_Bits.CH7SEL */
#define IFX_EGTM_TIMINSEL_CH7SEL_LEN (4u)

/** \brief Mask for Ifx_EGTM_TIMINSEL_Bits.CH7SEL */
#define IFX_EGTM_TIMINSEL_CH7SEL_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_TIMINSEL_Bits.CH7SEL */
#define IFX_EGTM_TIMINSEL_CH7SEL_OFF (28u)

/** \brief Length for Ifx_EGTM_TIMINSELB_Bits.CH0SEL */
#define IFX_EGTM_TIMINSELB_CH0SEL_LEN (4u)

/** \brief Mask for Ifx_EGTM_TIMINSELB_Bits.CH0SEL */
#define IFX_EGTM_TIMINSELB_CH0SEL_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_TIMINSELB_Bits.CH0SEL */
#define IFX_EGTM_TIMINSELB_CH0SEL_OFF (0u)

/** \brief Length for Ifx_EGTM_TIMINSELB_Bits.CH1SEL */
#define IFX_EGTM_TIMINSELB_CH1SEL_LEN (4u)

/** \brief Mask for Ifx_EGTM_TIMINSELB_Bits.CH1SEL */
#define IFX_EGTM_TIMINSELB_CH1SEL_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_TIMINSELB_Bits.CH1SEL */
#define IFX_EGTM_TIMINSELB_CH1SEL_OFF (4u)

/** \brief Length for Ifx_EGTM_TIMINSELB_Bits.CH2SEL */
#define IFX_EGTM_TIMINSELB_CH2SEL_LEN (4u)

/** \brief Mask for Ifx_EGTM_TIMINSELB_Bits.CH2SEL */
#define IFX_EGTM_TIMINSELB_CH2SEL_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_TIMINSELB_Bits.CH2SEL */
#define IFX_EGTM_TIMINSELB_CH2SEL_OFF (8u)

/** \brief Length for Ifx_EGTM_TIMINSELB_Bits.CH3SEL */
#define IFX_EGTM_TIMINSELB_CH3SEL_LEN (4u)

/** \brief Mask for Ifx_EGTM_TIMINSELB_Bits.CH3SEL */
#define IFX_EGTM_TIMINSELB_CH3SEL_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_TIMINSELB_Bits.CH3SEL */
#define IFX_EGTM_TIMINSELB_CH3SEL_OFF (12u)

/** \brief Length for Ifx_EGTM_TIMINSELB_Bits.CH4SEL */
#define IFX_EGTM_TIMINSELB_CH4SEL_LEN (4u)

/** \brief Mask for Ifx_EGTM_TIMINSELB_Bits.CH4SEL */
#define IFX_EGTM_TIMINSELB_CH4SEL_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_TIMINSELB_Bits.CH4SEL */
#define IFX_EGTM_TIMINSELB_CH4SEL_OFF (16u)

/** \brief Length for Ifx_EGTM_TIMINSELB_Bits.CH5SEL */
#define IFX_EGTM_TIMINSELB_CH5SEL_LEN (4u)

/** \brief Mask for Ifx_EGTM_TIMINSELB_Bits.CH5SEL */
#define IFX_EGTM_TIMINSELB_CH5SEL_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_TIMINSELB_Bits.CH5SEL */
#define IFX_EGTM_TIMINSELB_CH5SEL_OFF (20u)

/** \brief Length for Ifx_EGTM_TIMINSELB_Bits.CH6SEL */
#define IFX_EGTM_TIMINSELB_CH6SEL_LEN (4u)

/** \brief Mask for Ifx_EGTM_TIMINSELB_Bits.CH6SEL */
#define IFX_EGTM_TIMINSELB_CH6SEL_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_TIMINSELB_Bits.CH6SEL */
#define IFX_EGTM_TIMINSELB_CH6SEL_OFF (24u)

/** \brief Length for Ifx_EGTM_TIMINSELB_Bits.CH7SEL */
#define IFX_EGTM_TIMINSELB_CH7SEL_LEN (4u)

/** \brief Mask for Ifx_EGTM_TIMINSELB_Bits.CH7SEL */
#define IFX_EGTM_TIMINSELB_CH7SEL_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_TIMINSELB_Bits.CH7SEL */
#define IFX_EGTM_TIMINSELB_CH7SEL_OFF (28u)

/** \brief Length for Ifx_EGTM_TOUTSEL_Bits.SEL0 */
#define IFX_EGTM_TOUTSEL_SEL0_LEN (5u)

/** \brief Mask for Ifx_EGTM_TOUTSEL_Bits.SEL0 */
#define IFX_EGTM_TOUTSEL_SEL0_MSK (0x1fu)

/** \brief Offset for Ifx_EGTM_TOUTSEL_Bits.SEL0 */
#define IFX_EGTM_TOUTSEL_SEL0_OFF (0u)

/** \brief Length for Ifx_EGTM_TOUTSEL_Bits.SEL1 */
#define IFX_EGTM_TOUTSEL_SEL1_LEN (5u)

/** \brief Mask for Ifx_EGTM_TOUTSEL_Bits.SEL1 */
#define IFX_EGTM_TOUTSEL_SEL1_MSK (0x1fu)

/** \brief Offset for Ifx_EGTM_TOUTSEL_Bits.SEL1 */
#define IFX_EGTM_TOUTSEL_SEL1_OFF (5u)

/** \brief Length for Ifx_EGTM_TOUTSEL_Bits.SEL2 */
#define IFX_EGTM_TOUTSEL_SEL2_LEN (5u)

/** \brief Mask for Ifx_EGTM_TOUTSEL_Bits.SEL2 */
#define IFX_EGTM_TOUTSEL_SEL2_MSK (0x1fu)

/** \brief Offset for Ifx_EGTM_TOUTSEL_Bits.SEL2 */
#define IFX_EGTM_TOUTSEL_SEL2_OFF (10u)

/** \brief Length for Ifx_EGTM_TOUTSEL_Bits.SEL3 */
#define IFX_EGTM_TOUTSEL_SEL3_LEN (5u)

/** \brief Mask for Ifx_EGTM_TOUTSEL_Bits.SEL3 */
#define IFX_EGTM_TOUTSEL_SEL3_MSK (0x1fu)

/** \brief Offset for Ifx_EGTM_TOUTSEL_Bits.SEL3 */
#define IFX_EGTM_TOUTSEL_SEL3_OFF (16u)

/** \brief Length for Ifx_EGTM_TOUTSEL_Bits.SEL4 */
#define IFX_EGTM_TOUTSEL_SEL4_LEN (5u)

/** \brief Mask for Ifx_EGTM_TOUTSEL_Bits.SEL4 */
#define IFX_EGTM_TOUTSEL_SEL4_MSK (0x1fu)

/** \brief Offset for Ifx_EGTM_TOUTSEL_Bits.SEL4 */
#define IFX_EGTM_TOUTSEL_SEL4_OFF (21u)

/** \brief Length for Ifx_EGTM_TOUTSEL_Bits.SEL5 */
#define IFX_EGTM_TOUTSEL_SEL5_LEN (5u)

/** \brief Mask for Ifx_EGTM_TOUTSEL_Bits.SEL5 */
#define IFX_EGTM_TOUTSEL_SEL5_MSK (0x1fu)

/** \brief Offset for Ifx_EGTM_TOUTSEL_Bits.SEL5 */
#define IFX_EGTM_TOUTSEL_SEL5_OFF (26u)

/** \brief Length for Ifx_EGTM_MSCSET_CON0_Bits.SEL0 */
#define IFX_EGTM_MSCSET_CON0_SEL0_LEN (5u)

/** \brief Mask for Ifx_EGTM_MSCSET_CON0_Bits.SEL0 */
#define IFX_EGTM_MSCSET_CON0_SEL0_MSK (0x1fu)

/** \brief Offset for Ifx_EGTM_MSCSET_CON0_Bits.SEL0 */
#define IFX_EGTM_MSCSET_CON0_SEL0_OFF (0u)

/** \brief Length for Ifx_EGTM_MSCSET_CON0_Bits.SEL1 */
#define IFX_EGTM_MSCSET_CON0_SEL1_LEN (5u)

/** \brief Mask for Ifx_EGTM_MSCSET_CON0_Bits.SEL1 */
#define IFX_EGTM_MSCSET_CON0_SEL1_MSK (0x1fu)

/** \brief Offset for Ifx_EGTM_MSCSET_CON0_Bits.SEL1 */
#define IFX_EGTM_MSCSET_CON0_SEL1_OFF (8u)

/** \brief Length for Ifx_EGTM_MSCSET_CON0_Bits.SEL2 */
#define IFX_EGTM_MSCSET_CON0_SEL2_LEN (5u)

/** \brief Mask for Ifx_EGTM_MSCSET_CON0_Bits.SEL2 */
#define IFX_EGTM_MSCSET_CON0_SEL2_MSK (0x1fu)

/** \brief Offset for Ifx_EGTM_MSCSET_CON0_Bits.SEL2 */
#define IFX_EGTM_MSCSET_CON0_SEL2_OFF (16u)

/** \brief Length for Ifx_EGTM_MSCSET_CON0_Bits.SEL3 */
#define IFX_EGTM_MSCSET_CON0_SEL3_LEN (5u)

/** \brief Mask for Ifx_EGTM_MSCSET_CON0_Bits.SEL3 */
#define IFX_EGTM_MSCSET_CON0_SEL3_MSK (0x1fu)

/** \brief Offset for Ifx_EGTM_MSCSET_CON0_Bits.SEL3 */
#define IFX_EGTM_MSCSET_CON0_SEL3_OFF (24u)

/** \brief Length for Ifx_EGTM_MSCSET_CON1_Bits.SEL4 */
#define IFX_EGTM_MSCSET_CON1_SEL4_LEN (5u)

/** \brief Mask for Ifx_EGTM_MSCSET_CON1_Bits.SEL4 */
#define IFX_EGTM_MSCSET_CON1_SEL4_MSK (0x1fu)

/** \brief Offset for Ifx_EGTM_MSCSET_CON1_Bits.SEL4 */
#define IFX_EGTM_MSCSET_CON1_SEL4_OFF (0u)

/** \brief Length for Ifx_EGTM_MSCSET_CON1_Bits.SEL5 */
#define IFX_EGTM_MSCSET_CON1_SEL5_LEN (5u)

/** \brief Mask for Ifx_EGTM_MSCSET_CON1_Bits.SEL5 */
#define IFX_EGTM_MSCSET_CON1_SEL5_MSK (0x1fu)

/** \brief Offset for Ifx_EGTM_MSCSET_CON1_Bits.SEL5 */
#define IFX_EGTM_MSCSET_CON1_SEL5_OFF (8u)

/** \brief Length for Ifx_EGTM_MSCSET_CON1_Bits.SEL6 */
#define IFX_EGTM_MSCSET_CON1_SEL6_LEN (5u)

/** \brief Mask for Ifx_EGTM_MSCSET_CON1_Bits.SEL6 */
#define IFX_EGTM_MSCSET_CON1_SEL6_MSK (0x1fu)

/** \brief Offset for Ifx_EGTM_MSCSET_CON1_Bits.SEL6 */
#define IFX_EGTM_MSCSET_CON1_SEL6_OFF (16u)

/** \brief Length for Ifx_EGTM_MSCSET_CON1_Bits.SEL7 */
#define IFX_EGTM_MSCSET_CON1_SEL7_LEN (5u)

/** \brief Mask for Ifx_EGTM_MSCSET_CON1_Bits.SEL7 */
#define IFX_EGTM_MSCSET_CON1_SEL7_MSK (0x1fu)

/** \brief Offset for Ifx_EGTM_MSCSET_CON1_Bits.SEL7 */
#define IFX_EGTM_MSCSET_CON1_SEL7_OFF (24u)

/** \brief Length for Ifx_EGTM_MSCSET_CON2_Bits.SEL8 */
#define IFX_EGTM_MSCSET_CON2_SEL8_LEN (5u)

/** \brief Mask for Ifx_EGTM_MSCSET_CON2_Bits.SEL8 */
#define IFX_EGTM_MSCSET_CON2_SEL8_MSK (0x1fu)

/** \brief Offset for Ifx_EGTM_MSCSET_CON2_Bits.SEL8 */
#define IFX_EGTM_MSCSET_CON2_SEL8_OFF (0u)

/** \brief Length for Ifx_EGTM_MSCSET_CON2_Bits.SEL9 */
#define IFX_EGTM_MSCSET_CON2_SEL9_LEN (5u)

/** \brief Mask for Ifx_EGTM_MSCSET_CON2_Bits.SEL9 */
#define IFX_EGTM_MSCSET_CON2_SEL9_MSK (0x1fu)

/** \brief Offset for Ifx_EGTM_MSCSET_CON2_Bits.SEL9 */
#define IFX_EGTM_MSCSET_CON2_SEL9_OFF (8u)

/** \brief Length for Ifx_EGTM_MSCSET_CON2_Bits.SEL10 */
#define IFX_EGTM_MSCSET_CON2_SEL10_LEN (5u)

/** \brief Mask for Ifx_EGTM_MSCSET_CON2_Bits.SEL10 */
#define IFX_EGTM_MSCSET_CON2_SEL10_MSK (0x1fu)

/** \brief Offset for Ifx_EGTM_MSCSET_CON2_Bits.SEL10 */
#define IFX_EGTM_MSCSET_CON2_SEL10_OFF (16u)

/** \brief Length for Ifx_EGTM_MSCSET_CON2_Bits.SEL11 */
#define IFX_EGTM_MSCSET_CON2_SEL11_LEN (5u)

/** \brief Mask for Ifx_EGTM_MSCSET_CON2_Bits.SEL11 */
#define IFX_EGTM_MSCSET_CON2_SEL11_MSK (0x1fu)

/** \brief Offset for Ifx_EGTM_MSCSET_CON2_Bits.SEL11 */
#define IFX_EGTM_MSCSET_CON2_SEL11_OFF (24u)

/** \brief Length for Ifx_EGTM_MSCSET_CON3_Bits.SEL12 */
#define IFX_EGTM_MSCSET_CON3_SEL12_LEN (5u)

/** \brief Mask for Ifx_EGTM_MSCSET_CON3_Bits.SEL12 */
#define IFX_EGTM_MSCSET_CON3_SEL12_MSK (0x1fu)

/** \brief Offset for Ifx_EGTM_MSCSET_CON3_Bits.SEL12 */
#define IFX_EGTM_MSCSET_CON3_SEL12_OFF (0u)

/** \brief Length for Ifx_EGTM_MSCSET_CON3_Bits.SEL13 */
#define IFX_EGTM_MSCSET_CON3_SEL13_LEN (5u)

/** \brief Mask for Ifx_EGTM_MSCSET_CON3_Bits.SEL13 */
#define IFX_EGTM_MSCSET_CON3_SEL13_MSK (0x1fu)

/** \brief Offset for Ifx_EGTM_MSCSET_CON3_Bits.SEL13 */
#define IFX_EGTM_MSCSET_CON3_SEL13_OFF (8u)

/** \brief Length for Ifx_EGTM_MSCSET_CON3_Bits.SEL14 */
#define IFX_EGTM_MSCSET_CON3_SEL14_LEN (5u)

/** \brief Mask for Ifx_EGTM_MSCSET_CON3_Bits.SEL14 */
#define IFX_EGTM_MSCSET_CON3_SEL14_MSK (0x1fu)

/** \brief Offset for Ifx_EGTM_MSCSET_CON3_Bits.SEL14 */
#define IFX_EGTM_MSCSET_CON3_SEL14_OFF (16u)

/** \brief Length for Ifx_EGTM_MSCSET_CON3_Bits.SEL15 */
#define IFX_EGTM_MSCSET_CON3_SEL15_LEN (5u)

/** \brief Mask for Ifx_EGTM_MSCSET_CON3_Bits.SEL15 */
#define IFX_EGTM_MSCSET_CON3_SEL15_MSK (0x1fu)

/** \brief Offset for Ifx_EGTM_MSCSET_CON3_Bits.SEL15 */
#define IFX_EGTM_MSCSET_CON3_SEL15_OFF (24u)

/** \brief Length for Ifx_EGTM_MSC_INLCON_Bits.SEL0 */
#define IFX_EGTM_MSC_INLCON_SEL0_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INLCON_Bits.SEL0 */
#define IFX_EGTM_MSC_INLCON_SEL0_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INLCON_Bits.SEL0 */
#define IFX_EGTM_MSC_INLCON_SEL0_OFF (0u)

/** \brief Length for Ifx_EGTM_MSC_INLCON_Bits.SEL1 */
#define IFX_EGTM_MSC_INLCON_SEL1_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INLCON_Bits.SEL1 */
#define IFX_EGTM_MSC_INLCON_SEL1_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INLCON_Bits.SEL1 */
#define IFX_EGTM_MSC_INLCON_SEL1_OFF (2u)

/** \brief Length for Ifx_EGTM_MSC_INLCON_Bits.SEL2 */
#define IFX_EGTM_MSC_INLCON_SEL2_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INLCON_Bits.SEL2 */
#define IFX_EGTM_MSC_INLCON_SEL2_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INLCON_Bits.SEL2 */
#define IFX_EGTM_MSC_INLCON_SEL2_OFF (4u)

/** \brief Length for Ifx_EGTM_MSC_INLCON_Bits.SEL3 */
#define IFX_EGTM_MSC_INLCON_SEL3_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INLCON_Bits.SEL3 */
#define IFX_EGTM_MSC_INLCON_SEL3_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INLCON_Bits.SEL3 */
#define IFX_EGTM_MSC_INLCON_SEL3_OFF (6u)

/** \brief Length for Ifx_EGTM_MSC_INLCON_Bits.SEL4 */
#define IFX_EGTM_MSC_INLCON_SEL4_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INLCON_Bits.SEL4 */
#define IFX_EGTM_MSC_INLCON_SEL4_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INLCON_Bits.SEL4 */
#define IFX_EGTM_MSC_INLCON_SEL4_OFF (8u)

/** \brief Length for Ifx_EGTM_MSC_INLCON_Bits.SEL5 */
#define IFX_EGTM_MSC_INLCON_SEL5_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INLCON_Bits.SEL5 */
#define IFX_EGTM_MSC_INLCON_SEL5_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INLCON_Bits.SEL5 */
#define IFX_EGTM_MSC_INLCON_SEL5_OFF (10u)

/** \brief Length for Ifx_EGTM_MSC_INLCON_Bits.SEL6 */
#define IFX_EGTM_MSC_INLCON_SEL6_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INLCON_Bits.SEL6 */
#define IFX_EGTM_MSC_INLCON_SEL6_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INLCON_Bits.SEL6 */
#define IFX_EGTM_MSC_INLCON_SEL6_OFF (12u)

/** \brief Length for Ifx_EGTM_MSC_INLCON_Bits.SEL7 */
#define IFX_EGTM_MSC_INLCON_SEL7_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INLCON_Bits.SEL7 */
#define IFX_EGTM_MSC_INLCON_SEL7_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INLCON_Bits.SEL7 */
#define IFX_EGTM_MSC_INLCON_SEL7_OFF (14u)

/** \brief Length for Ifx_EGTM_MSC_INLCON_Bits.SEL8 */
#define IFX_EGTM_MSC_INLCON_SEL8_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INLCON_Bits.SEL8 */
#define IFX_EGTM_MSC_INLCON_SEL8_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INLCON_Bits.SEL8 */
#define IFX_EGTM_MSC_INLCON_SEL8_OFF (16u)

/** \brief Length for Ifx_EGTM_MSC_INLCON_Bits.SEL9 */
#define IFX_EGTM_MSC_INLCON_SEL9_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INLCON_Bits.SEL9 */
#define IFX_EGTM_MSC_INLCON_SEL9_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INLCON_Bits.SEL9 */
#define IFX_EGTM_MSC_INLCON_SEL9_OFF (18u)

/** \brief Length for Ifx_EGTM_MSC_INLCON_Bits.SEL10 */
#define IFX_EGTM_MSC_INLCON_SEL10_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INLCON_Bits.SEL10 */
#define IFX_EGTM_MSC_INLCON_SEL10_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INLCON_Bits.SEL10 */
#define IFX_EGTM_MSC_INLCON_SEL10_OFF (20u)

/** \brief Length for Ifx_EGTM_MSC_INLCON_Bits.SEL11 */
#define IFX_EGTM_MSC_INLCON_SEL11_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INLCON_Bits.SEL11 */
#define IFX_EGTM_MSC_INLCON_SEL11_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INLCON_Bits.SEL11 */
#define IFX_EGTM_MSC_INLCON_SEL11_OFF (22u)

/** \brief Length for Ifx_EGTM_MSC_INLCON_Bits.SEL12 */
#define IFX_EGTM_MSC_INLCON_SEL12_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INLCON_Bits.SEL12 */
#define IFX_EGTM_MSC_INLCON_SEL12_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INLCON_Bits.SEL12 */
#define IFX_EGTM_MSC_INLCON_SEL12_OFF (24u)

/** \brief Length for Ifx_EGTM_MSC_INLCON_Bits.SEL13 */
#define IFX_EGTM_MSC_INLCON_SEL13_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INLCON_Bits.SEL13 */
#define IFX_EGTM_MSC_INLCON_SEL13_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INLCON_Bits.SEL13 */
#define IFX_EGTM_MSC_INLCON_SEL13_OFF (26u)

/** \brief Length for Ifx_EGTM_MSC_INLCON_Bits.SEL14 */
#define IFX_EGTM_MSC_INLCON_SEL14_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INLCON_Bits.SEL14 */
#define IFX_EGTM_MSC_INLCON_SEL14_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INLCON_Bits.SEL14 */
#define IFX_EGTM_MSC_INLCON_SEL14_OFF (28u)

/** \brief Length for Ifx_EGTM_MSC_INLCON_Bits.SEL15 */
#define IFX_EGTM_MSC_INLCON_SEL15_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INLCON_Bits.SEL15 */
#define IFX_EGTM_MSC_INLCON_SEL15_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INLCON_Bits.SEL15 */
#define IFX_EGTM_MSC_INLCON_SEL15_OFF (30u)

/** \brief Length for Ifx_EGTM_MSC_INHCON_Bits.SEL0 */
#define IFX_EGTM_MSC_INHCON_SEL0_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INHCON_Bits.SEL0 */
#define IFX_EGTM_MSC_INHCON_SEL0_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INHCON_Bits.SEL0 */
#define IFX_EGTM_MSC_INHCON_SEL0_OFF (0u)

/** \brief Length for Ifx_EGTM_MSC_INHCON_Bits.SEL1 */
#define IFX_EGTM_MSC_INHCON_SEL1_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INHCON_Bits.SEL1 */
#define IFX_EGTM_MSC_INHCON_SEL1_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INHCON_Bits.SEL1 */
#define IFX_EGTM_MSC_INHCON_SEL1_OFF (2u)

/** \brief Length for Ifx_EGTM_MSC_INHCON_Bits.SEL2 */
#define IFX_EGTM_MSC_INHCON_SEL2_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INHCON_Bits.SEL2 */
#define IFX_EGTM_MSC_INHCON_SEL2_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INHCON_Bits.SEL2 */
#define IFX_EGTM_MSC_INHCON_SEL2_OFF (4u)

/** \brief Length for Ifx_EGTM_MSC_INHCON_Bits.SEL3 */
#define IFX_EGTM_MSC_INHCON_SEL3_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INHCON_Bits.SEL3 */
#define IFX_EGTM_MSC_INHCON_SEL3_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INHCON_Bits.SEL3 */
#define IFX_EGTM_MSC_INHCON_SEL3_OFF (6u)

/** \brief Length for Ifx_EGTM_MSC_INHCON_Bits.SEL4 */
#define IFX_EGTM_MSC_INHCON_SEL4_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INHCON_Bits.SEL4 */
#define IFX_EGTM_MSC_INHCON_SEL4_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INHCON_Bits.SEL4 */
#define IFX_EGTM_MSC_INHCON_SEL4_OFF (8u)

/** \brief Length for Ifx_EGTM_MSC_INHCON_Bits.SEL5 */
#define IFX_EGTM_MSC_INHCON_SEL5_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INHCON_Bits.SEL5 */
#define IFX_EGTM_MSC_INHCON_SEL5_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INHCON_Bits.SEL5 */
#define IFX_EGTM_MSC_INHCON_SEL5_OFF (10u)

/** \brief Length for Ifx_EGTM_MSC_INHCON_Bits.SEL6 */
#define IFX_EGTM_MSC_INHCON_SEL6_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INHCON_Bits.SEL6 */
#define IFX_EGTM_MSC_INHCON_SEL6_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INHCON_Bits.SEL6 */
#define IFX_EGTM_MSC_INHCON_SEL6_OFF (12u)

/** \brief Length for Ifx_EGTM_MSC_INHCON_Bits.SEL7 */
#define IFX_EGTM_MSC_INHCON_SEL7_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INHCON_Bits.SEL7 */
#define IFX_EGTM_MSC_INHCON_SEL7_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INHCON_Bits.SEL7 */
#define IFX_EGTM_MSC_INHCON_SEL7_OFF (14u)

/** \brief Length for Ifx_EGTM_MSC_INHCON_Bits.SEL8 */
#define IFX_EGTM_MSC_INHCON_SEL8_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INHCON_Bits.SEL8 */
#define IFX_EGTM_MSC_INHCON_SEL8_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INHCON_Bits.SEL8 */
#define IFX_EGTM_MSC_INHCON_SEL8_OFF (16u)

/** \brief Length for Ifx_EGTM_MSC_INHCON_Bits.SEL9 */
#define IFX_EGTM_MSC_INHCON_SEL9_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INHCON_Bits.SEL9 */
#define IFX_EGTM_MSC_INHCON_SEL9_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INHCON_Bits.SEL9 */
#define IFX_EGTM_MSC_INHCON_SEL9_OFF (18u)

/** \brief Length for Ifx_EGTM_MSC_INHCON_Bits.SEL10 */
#define IFX_EGTM_MSC_INHCON_SEL10_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INHCON_Bits.SEL10 */
#define IFX_EGTM_MSC_INHCON_SEL10_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INHCON_Bits.SEL10 */
#define IFX_EGTM_MSC_INHCON_SEL10_OFF (20u)

/** \brief Length for Ifx_EGTM_MSC_INHCON_Bits.SEL11 */
#define IFX_EGTM_MSC_INHCON_SEL11_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INHCON_Bits.SEL11 */
#define IFX_EGTM_MSC_INHCON_SEL11_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INHCON_Bits.SEL11 */
#define IFX_EGTM_MSC_INHCON_SEL11_OFF (22u)

/** \brief Length for Ifx_EGTM_MSC_INHCON_Bits.SEL12 */
#define IFX_EGTM_MSC_INHCON_SEL12_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INHCON_Bits.SEL12 */
#define IFX_EGTM_MSC_INHCON_SEL12_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INHCON_Bits.SEL12 */
#define IFX_EGTM_MSC_INHCON_SEL12_OFF (24u)

/** \brief Length for Ifx_EGTM_MSC_INHCON_Bits.SEL13 */
#define IFX_EGTM_MSC_INHCON_SEL13_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INHCON_Bits.SEL13 */
#define IFX_EGTM_MSC_INHCON_SEL13_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INHCON_Bits.SEL13 */
#define IFX_EGTM_MSC_INHCON_SEL13_OFF (26u)

/** \brief Length for Ifx_EGTM_MSC_INHCON_Bits.SEL14 */
#define IFX_EGTM_MSC_INHCON_SEL14_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INHCON_Bits.SEL14 */
#define IFX_EGTM_MSC_INHCON_SEL14_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INHCON_Bits.SEL14 */
#define IFX_EGTM_MSC_INHCON_SEL14_OFF (28u)

/** \brief Length for Ifx_EGTM_MSC_INHCON_Bits.SEL15 */
#define IFX_EGTM_MSC_INHCON_SEL15_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INHCON_Bits.SEL15 */
#define IFX_EGTM_MSC_INHCON_SEL15_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INHCON_Bits.SEL15 */
#define IFX_EGTM_MSC_INHCON_SEL15_OFF (30u)

/** \brief Length for Ifx_EGTM_MSC_INLECON_Bits.SEL0 */
#define IFX_EGTM_MSC_INLECON_SEL0_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INLECON_Bits.SEL0 */
#define IFX_EGTM_MSC_INLECON_SEL0_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INLECON_Bits.SEL0 */
#define IFX_EGTM_MSC_INLECON_SEL0_OFF (0u)

/** \brief Length for Ifx_EGTM_MSC_INLECON_Bits.SEL1 */
#define IFX_EGTM_MSC_INLECON_SEL1_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INLECON_Bits.SEL1 */
#define IFX_EGTM_MSC_INLECON_SEL1_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INLECON_Bits.SEL1 */
#define IFX_EGTM_MSC_INLECON_SEL1_OFF (2u)

/** \brief Length for Ifx_EGTM_MSC_INLECON_Bits.SEL2 */
#define IFX_EGTM_MSC_INLECON_SEL2_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INLECON_Bits.SEL2 */
#define IFX_EGTM_MSC_INLECON_SEL2_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INLECON_Bits.SEL2 */
#define IFX_EGTM_MSC_INLECON_SEL2_OFF (4u)

/** \brief Length for Ifx_EGTM_MSC_INLECON_Bits.SEL3 */
#define IFX_EGTM_MSC_INLECON_SEL3_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INLECON_Bits.SEL3 */
#define IFX_EGTM_MSC_INLECON_SEL3_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INLECON_Bits.SEL3 */
#define IFX_EGTM_MSC_INLECON_SEL3_OFF (6u)

/** \brief Length for Ifx_EGTM_MSC_INLECON_Bits.SEL4 */
#define IFX_EGTM_MSC_INLECON_SEL4_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INLECON_Bits.SEL4 */
#define IFX_EGTM_MSC_INLECON_SEL4_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INLECON_Bits.SEL4 */
#define IFX_EGTM_MSC_INLECON_SEL4_OFF (8u)

/** \brief Length for Ifx_EGTM_MSC_INLECON_Bits.SEL5 */
#define IFX_EGTM_MSC_INLECON_SEL5_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INLECON_Bits.SEL5 */
#define IFX_EGTM_MSC_INLECON_SEL5_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INLECON_Bits.SEL5 */
#define IFX_EGTM_MSC_INLECON_SEL5_OFF (10u)

/** \brief Length for Ifx_EGTM_MSC_INLECON_Bits.SEL6 */
#define IFX_EGTM_MSC_INLECON_SEL6_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INLECON_Bits.SEL6 */
#define IFX_EGTM_MSC_INLECON_SEL6_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INLECON_Bits.SEL6 */
#define IFX_EGTM_MSC_INLECON_SEL6_OFF (12u)

/** \brief Length for Ifx_EGTM_MSC_INLECON_Bits.SEL7 */
#define IFX_EGTM_MSC_INLECON_SEL7_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INLECON_Bits.SEL7 */
#define IFX_EGTM_MSC_INLECON_SEL7_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INLECON_Bits.SEL7 */
#define IFX_EGTM_MSC_INLECON_SEL7_OFF (14u)

/** \brief Length for Ifx_EGTM_MSC_INLECON_Bits.SEL8 */
#define IFX_EGTM_MSC_INLECON_SEL8_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INLECON_Bits.SEL8 */
#define IFX_EGTM_MSC_INLECON_SEL8_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INLECON_Bits.SEL8 */
#define IFX_EGTM_MSC_INLECON_SEL8_OFF (16u)

/** \brief Length for Ifx_EGTM_MSC_INLECON_Bits.SEL9 */
#define IFX_EGTM_MSC_INLECON_SEL9_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INLECON_Bits.SEL9 */
#define IFX_EGTM_MSC_INLECON_SEL9_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INLECON_Bits.SEL9 */
#define IFX_EGTM_MSC_INLECON_SEL9_OFF (18u)

/** \brief Length for Ifx_EGTM_MSC_INLECON_Bits.SEL10 */
#define IFX_EGTM_MSC_INLECON_SEL10_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INLECON_Bits.SEL10 */
#define IFX_EGTM_MSC_INLECON_SEL10_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INLECON_Bits.SEL10 */
#define IFX_EGTM_MSC_INLECON_SEL10_OFF (20u)

/** \brief Length for Ifx_EGTM_MSC_INLECON_Bits.SEL11 */
#define IFX_EGTM_MSC_INLECON_SEL11_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INLECON_Bits.SEL11 */
#define IFX_EGTM_MSC_INLECON_SEL11_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INLECON_Bits.SEL11 */
#define IFX_EGTM_MSC_INLECON_SEL11_OFF (22u)

/** \brief Length for Ifx_EGTM_MSC_INLECON_Bits.SEL12 */
#define IFX_EGTM_MSC_INLECON_SEL12_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INLECON_Bits.SEL12 */
#define IFX_EGTM_MSC_INLECON_SEL12_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INLECON_Bits.SEL12 */
#define IFX_EGTM_MSC_INLECON_SEL12_OFF (24u)

/** \brief Length for Ifx_EGTM_MSC_INLECON_Bits.SEL13 */
#define IFX_EGTM_MSC_INLECON_SEL13_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INLECON_Bits.SEL13 */
#define IFX_EGTM_MSC_INLECON_SEL13_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INLECON_Bits.SEL13 */
#define IFX_EGTM_MSC_INLECON_SEL13_OFF (26u)

/** \brief Length for Ifx_EGTM_MSC_INLECON_Bits.SEL14 */
#define IFX_EGTM_MSC_INLECON_SEL14_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INLECON_Bits.SEL14 */
#define IFX_EGTM_MSC_INLECON_SEL14_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INLECON_Bits.SEL14 */
#define IFX_EGTM_MSC_INLECON_SEL14_OFF (28u)

/** \brief Length for Ifx_EGTM_MSC_INLECON_Bits.SEL15 */
#define IFX_EGTM_MSC_INLECON_SEL15_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INLECON_Bits.SEL15 */
#define IFX_EGTM_MSC_INLECON_SEL15_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INLECON_Bits.SEL15 */
#define IFX_EGTM_MSC_INLECON_SEL15_OFF (30u)

/** \brief Length for Ifx_EGTM_MSC_INHECON_Bits.SEL0 */
#define IFX_EGTM_MSC_INHECON_SEL0_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INHECON_Bits.SEL0 */
#define IFX_EGTM_MSC_INHECON_SEL0_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INHECON_Bits.SEL0 */
#define IFX_EGTM_MSC_INHECON_SEL0_OFF (0u)

/** \brief Length for Ifx_EGTM_MSC_INHECON_Bits.SEL1 */
#define IFX_EGTM_MSC_INHECON_SEL1_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INHECON_Bits.SEL1 */
#define IFX_EGTM_MSC_INHECON_SEL1_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INHECON_Bits.SEL1 */
#define IFX_EGTM_MSC_INHECON_SEL1_OFF (2u)

/** \brief Length for Ifx_EGTM_MSC_INHECON_Bits.SEL2 */
#define IFX_EGTM_MSC_INHECON_SEL2_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INHECON_Bits.SEL2 */
#define IFX_EGTM_MSC_INHECON_SEL2_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INHECON_Bits.SEL2 */
#define IFX_EGTM_MSC_INHECON_SEL2_OFF (4u)

/** \brief Length for Ifx_EGTM_MSC_INHECON_Bits.SEL3 */
#define IFX_EGTM_MSC_INHECON_SEL3_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INHECON_Bits.SEL3 */
#define IFX_EGTM_MSC_INHECON_SEL3_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INHECON_Bits.SEL3 */
#define IFX_EGTM_MSC_INHECON_SEL3_OFF (6u)

/** \brief Length for Ifx_EGTM_MSC_INHECON_Bits.SEL4 */
#define IFX_EGTM_MSC_INHECON_SEL4_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INHECON_Bits.SEL4 */
#define IFX_EGTM_MSC_INHECON_SEL4_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INHECON_Bits.SEL4 */
#define IFX_EGTM_MSC_INHECON_SEL4_OFF (8u)

/** \brief Length for Ifx_EGTM_MSC_INHECON_Bits.SEL5 */
#define IFX_EGTM_MSC_INHECON_SEL5_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INHECON_Bits.SEL5 */
#define IFX_EGTM_MSC_INHECON_SEL5_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INHECON_Bits.SEL5 */
#define IFX_EGTM_MSC_INHECON_SEL5_OFF (10u)

/** \brief Length for Ifx_EGTM_MSC_INHECON_Bits.SEL6 */
#define IFX_EGTM_MSC_INHECON_SEL6_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INHECON_Bits.SEL6 */
#define IFX_EGTM_MSC_INHECON_SEL6_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INHECON_Bits.SEL6 */
#define IFX_EGTM_MSC_INHECON_SEL6_OFF (12u)

/** \brief Length for Ifx_EGTM_MSC_INHECON_Bits.SEL7 */
#define IFX_EGTM_MSC_INHECON_SEL7_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INHECON_Bits.SEL7 */
#define IFX_EGTM_MSC_INHECON_SEL7_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INHECON_Bits.SEL7 */
#define IFX_EGTM_MSC_INHECON_SEL7_OFF (14u)

/** \brief Length for Ifx_EGTM_MSC_INHECON_Bits.SEL8 */
#define IFX_EGTM_MSC_INHECON_SEL8_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INHECON_Bits.SEL8 */
#define IFX_EGTM_MSC_INHECON_SEL8_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INHECON_Bits.SEL8 */
#define IFX_EGTM_MSC_INHECON_SEL8_OFF (16u)

/** \brief Length for Ifx_EGTM_MSC_INHECON_Bits.SEL9 */
#define IFX_EGTM_MSC_INHECON_SEL9_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INHECON_Bits.SEL9 */
#define IFX_EGTM_MSC_INHECON_SEL9_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INHECON_Bits.SEL9 */
#define IFX_EGTM_MSC_INHECON_SEL9_OFF (18u)

/** \brief Length for Ifx_EGTM_MSC_INHECON_Bits.SEL10 */
#define IFX_EGTM_MSC_INHECON_SEL10_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INHECON_Bits.SEL10 */
#define IFX_EGTM_MSC_INHECON_SEL10_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INHECON_Bits.SEL10 */
#define IFX_EGTM_MSC_INHECON_SEL10_OFF (20u)

/** \brief Length for Ifx_EGTM_MSC_INHECON_Bits.SEL11 */
#define IFX_EGTM_MSC_INHECON_SEL11_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INHECON_Bits.SEL11 */
#define IFX_EGTM_MSC_INHECON_SEL11_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INHECON_Bits.SEL11 */
#define IFX_EGTM_MSC_INHECON_SEL11_OFF (22u)

/** \brief Length for Ifx_EGTM_MSC_INHECON_Bits.SEL12 */
#define IFX_EGTM_MSC_INHECON_SEL12_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INHECON_Bits.SEL12 */
#define IFX_EGTM_MSC_INHECON_SEL12_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INHECON_Bits.SEL12 */
#define IFX_EGTM_MSC_INHECON_SEL12_OFF (24u)

/** \brief Length for Ifx_EGTM_MSC_INHECON_Bits.SEL13 */
#define IFX_EGTM_MSC_INHECON_SEL13_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INHECON_Bits.SEL13 */
#define IFX_EGTM_MSC_INHECON_SEL13_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INHECON_Bits.SEL13 */
#define IFX_EGTM_MSC_INHECON_SEL13_OFF (26u)

/** \brief Length for Ifx_EGTM_MSC_INHECON_Bits.SEL14 */
#define IFX_EGTM_MSC_INHECON_SEL14_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INHECON_Bits.SEL14 */
#define IFX_EGTM_MSC_INHECON_SEL14_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INHECON_Bits.SEL14 */
#define IFX_EGTM_MSC_INHECON_SEL14_OFF (28u)

/** \brief Length for Ifx_EGTM_MSC_INHECON_Bits.SEL15 */
#define IFX_EGTM_MSC_INHECON_SEL15_LEN (2u)

/** \brief Mask for Ifx_EGTM_MSC_INHECON_Bits.SEL15 */
#define IFX_EGTM_MSC_INHECON_SEL15_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_MSC_INHECON_Bits.SEL15 */
#define IFX_EGTM_MSC_INHECON_SEL15_OFF (30u)

/** \brief Length for Ifx_EGTM_MSCSELIN_INLCON_Bits.MMSC0 */
#define IFX_EGTM_MSCSELIN_INLCON_MMSC0_LEN (3u)

/** \brief Mask for Ifx_EGTM_MSCSELIN_INLCON_Bits.MMSC0 */
#define IFX_EGTM_MSCSELIN_INLCON_MMSC0_MSK (0x7u)

/** \brief Offset for Ifx_EGTM_MSCSELIN_INLCON_Bits.MMSC0 */
#define IFX_EGTM_MSCSELIN_INLCON_MMSC0_OFF (0u)

/** \brief Length for Ifx_EGTM_MSCSELIN_INHCON_Bits.MMSC0 */
#define IFX_EGTM_MSCSELIN_INHCON_MMSC0_LEN (3u)

/** \brief Mask for Ifx_EGTM_MSCSELIN_INHCON_Bits.MMSC0 */
#define IFX_EGTM_MSCSELIN_INHCON_MMSC0_MSK (0x7u)

/** \brief Offset for Ifx_EGTM_MSCSELIN_INHCON_Bits.MMSC0 */
#define IFX_EGTM_MSCSELIN_INHCON_MMSC0_OFF (0u)

/** \brief Length for Ifx_EGTM_MSCSELIN_INLECON_Bits.MMSC0 */
#define IFX_EGTM_MSCSELIN_INLECON_MMSC0_LEN (3u)

/** \brief Mask for Ifx_EGTM_MSCSELIN_INLECON_Bits.MMSC0 */
#define IFX_EGTM_MSCSELIN_INLECON_MMSC0_MSK (0x7u)

/** \brief Offset for Ifx_EGTM_MSCSELIN_INLECON_Bits.MMSC0 */
#define IFX_EGTM_MSCSELIN_INLECON_MMSC0_OFF (0u)

/** \brief Length for Ifx_EGTM_MSCSELIN_INHECON_Bits.MMSC0 */
#define IFX_EGTM_MSCSELIN_INHECON_MMSC0_LEN (3u)

/** \brief Mask for Ifx_EGTM_MSCSELIN_INHECON_Bits.MMSC0 */
#define IFX_EGTM_MSCSELIN_INHECON_MMSC0_MSK (0x7u)

/** \brief Offset for Ifx_EGTM_MSCSELIN_INHECON_Bits.MMSC0 */
#define IFX_EGTM_MSCSELIN_INHECON_MMSC0_OFF (0u)

/** \brief Length for Ifx_EGTM_PSI5_OUT_Bits.SEL0 */
#define IFX_EGTM_PSI5_OUT_SEL0_LEN (4u)

/** \brief Mask for Ifx_EGTM_PSI5_OUT_Bits.SEL0 */
#define IFX_EGTM_PSI5_OUT_SEL0_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_PSI5_OUT_Bits.SEL0 */
#define IFX_EGTM_PSI5_OUT_SEL0_OFF (0u)

/** \brief Length for Ifx_EGTM_PSI5_OUT_Bits.SEL1 */
#define IFX_EGTM_PSI5_OUT_SEL1_LEN (4u)

/** \brief Mask for Ifx_EGTM_PSI5_OUT_Bits.SEL1 */
#define IFX_EGTM_PSI5_OUT_SEL1_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_PSI5_OUT_Bits.SEL1 */
#define IFX_EGTM_PSI5_OUT_SEL1_OFF (4u)

/** \brief Length for Ifx_EGTM_PSI5_OUT_Bits.SEL2 */
#define IFX_EGTM_PSI5_OUT_SEL2_LEN (4u)

/** \brief Mask for Ifx_EGTM_PSI5_OUT_Bits.SEL2 */
#define IFX_EGTM_PSI5_OUT_SEL2_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_PSI5_OUT_Bits.SEL2 */
#define IFX_EGTM_PSI5_OUT_SEL2_OFF (8u)

/** \brief Length for Ifx_EGTM_PSI5_OUT_Bits.SEL3 */
#define IFX_EGTM_PSI5_OUT_SEL3_LEN (4u)

/** \brief Mask for Ifx_EGTM_PSI5_OUT_Bits.SEL3 */
#define IFX_EGTM_PSI5_OUT_SEL3_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_PSI5_OUT_Bits.SEL3 */
#define IFX_EGTM_PSI5_OUT_SEL3_OFF (12u)

/** \brief Length for Ifx_EGTM_PSI5_OUT_Bits.SEL4 */
#define IFX_EGTM_PSI5_OUT_SEL4_LEN (4u)

/** \brief Mask for Ifx_EGTM_PSI5_OUT_Bits.SEL4 */
#define IFX_EGTM_PSI5_OUT_SEL4_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_PSI5_OUT_Bits.SEL4 */
#define IFX_EGTM_PSI5_OUT_SEL4_OFF (16u)

/** \brief Length for Ifx_EGTM_PSI5_OUT_Bits.SEL5 */
#define IFX_EGTM_PSI5_OUT_SEL5_LEN (4u)

/** \brief Mask for Ifx_EGTM_PSI5_OUT_Bits.SEL5 */
#define IFX_EGTM_PSI5_OUT_SEL5_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_PSI5_OUT_Bits.SEL5 */
#define IFX_EGTM_PSI5_OUT_SEL5_OFF (20u)

/** \brief Length for Ifx_EGTM_PSI5S_OUT_Bits.SEL0 */
#define IFX_EGTM_PSI5S_OUT_SEL0_LEN (4u)

/** \brief Mask for Ifx_EGTM_PSI5S_OUT_Bits.SEL0 */
#define IFX_EGTM_PSI5S_OUT_SEL0_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_PSI5S_OUT_Bits.SEL0 */
#define IFX_EGTM_PSI5S_OUT_SEL0_OFF (0u)

/** \brief Length for Ifx_EGTM_PSI5S_OUT_Bits.SEL1 */
#define IFX_EGTM_PSI5S_OUT_SEL1_LEN (4u)

/** \brief Mask for Ifx_EGTM_PSI5S_OUT_Bits.SEL1 */
#define IFX_EGTM_PSI5S_OUT_SEL1_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_PSI5S_OUT_Bits.SEL1 */
#define IFX_EGTM_PSI5S_OUT_SEL1_OFF (4u)

/** \brief Length for Ifx_EGTM_PSI5S_OUT_Bits.SEL2 */
#define IFX_EGTM_PSI5S_OUT_SEL2_LEN (4u)

/** \brief Mask for Ifx_EGTM_PSI5S_OUT_Bits.SEL2 */
#define IFX_EGTM_PSI5S_OUT_SEL2_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_PSI5S_OUT_Bits.SEL2 */
#define IFX_EGTM_PSI5S_OUT_SEL2_OFF (8u)

/** \brief Length for Ifx_EGTM_PSI5S_OUT_Bits.SEL3 */
#define IFX_EGTM_PSI5S_OUT_SEL3_LEN (4u)

/** \brief Mask for Ifx_EGTM_PSI5S_OUT_Bits.SEL3 */
#define IFX_EGTM_PSI5S_OUT_SEL3_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_PSI5S_OUT_Bits.SEL3 */
#define IFX_EGTM_PSI5S_OUT_SEL3_OFF (12u)

/** \brief Length for Ifx_EGTM_PSI5S_OUT_Bits.SEL4 */
#define IFX_EGTM_PSI5S_OUT_SEL4_LEN (4u)

/** \brief Mask for Ifx_EGTM_PSI5S_OUT_Bits.SEL4 */
#define IFX_EGTM_PSI5S_OUT_SEL4_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_PSI5S_OUT_Bits.SEL4 */
#define IFX_EGTM_PSI5S_OUT_SEL4_OFF (16u)

/** \brief Length for Ifx_EGTM_PSI5S_OUT_Bits.SEL5 */
#define IFX_EGTM_PSI5S_OUT_SEL5_LEN (4u)

/** \brief Mask for Ifx_EGTM_PSI5S_OUT_Bits.SEL5 */
#define IFX_EGTM_PSI5S_OUT_SEL5_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_PSI5S_OUT_Bits.SEL5 */
#define IFX_EGTM_PSI5S_OUT_SEL5_OFF (20u)

/** \brief Length for Ifx_EGTM_PSI5S_OUT_Bits.SEL6 */
#define IFX_EGTM_PSI5S_OUT_SEL6_LEN (4u)

/** \brief Mask for Ifx_EGTM_PSI5S_OUT_Bits.SEL6 */
#define IFX_EGTM_PSI5S_OUT_SEL6_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_PSI5S_OUT_Bits.SEL6 */
#define IFX_EGTM_PSI5S_OUT_SEL6_OFF (24u)

/** \brief Length for Ifx_EGTM_PSI5S_OUT_Bits.SEL7 */
#define IFX_EGTM_PSI5S_OUT_SEL7_LEN (4u)

/** \brief Mask for Ifx_EGTM_PSI5S_OUT_Bits.SEL7 */
#define IFX_EGTM_PSI5S_OUT_SEL7_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_PSI5S_OUT_Bits.SEL7 */
#define IFX_EGTM_PSI5S_OUT_SEL7_OFF (28u)

/** \brief Length for Ifx_EGTM_LCDCDC_OUT_Bits.SEL */
#define IFX_EGTM_LCDCDC_OUT_SEL_LEN (4u)

/** \brief Mask for Ifx_EGTM_LCDCDC_OUT_Bits.SEL */
#define IFX_EGTM_LCDCDC_OUT_SEL_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_LCDCDC_OUT_Bits.SEL */
#define IFX_EGTM_LCDCDC_OUT_SEL_OFF (0u)

/** \brief Length for Ifx_EGTM_CAN_OUT_Bits.SEL */
#define IFX_EGTM_CAN_OUT_SEL_LEN (4u)

/** \brief Mask for Ifx_EGTM_CAN_OUT_Bits.SEL */
#define IFX_EGTM_CAN_OUT_SEL_MSK (0xfu)

/** \brief Offset for Ifx_EGTM_CAN_OUT_Bits.SEL */
#define IFX_EGTM_CAN_OUT_SEL_OFF (0u)

/** \brief Length for Ifx_EGTM_QSPI_OUT_Bits.SEL */
#define IFX_EGTM_QSPI_OUT_SEL_LEN (5u)

/** \brief Mask for Ifx_EGTM_QSPI_OUT_Bits.SEL */
#define IFX_EGTM_QSPI_OUT_SEL_MSK (0x1fu)

/** \brief Offset for Ifx_EGTM_QSPI_OUT_Bits.SEL */
#define IFX_EGTM_QSPI_OUT_SEL_OFF (0u)

/** \brief Length for Ifx_EGTM_ASCLIN_OUT_Bits.SEL */
#define IFX_EGTM_ASCLIN_OUT_SEL_LEN (5u)

/** \brief Mask for Ifx_EGTM_ASCLIN_OUT_Bits.SEL */
#define IFX_EGTM_ASCLIN_OUT_SEL_MSK (0x1fu)

/** \brief Offset for Ifx_EGTM_ASCLIN_OUT_Bits.SEL */
#define IFX_EGTM_ASCLIN_OUT_SEL_OFF (0u)

/** \brief Length for Ifx_EGTM_SENT_OUTA_Bits.SEL0 */
#define IFX_EGTM_SENT_OUTA_SEL0_LEN (5u)

/** \brief Mask for Ifx_EGTM_SENT_OUTA_Bits.SEL0 */
#define IFX_EGTM_SENT_OUTA_SEL0_MSK (0x1fu)

/** \brief Offset for Ifx_EGTM_SENT_OUTA_Bits.SEL0 */
#define IFX_EGTM_SENT_OUTA_SEL0_OFF (0u)

/** \brief Length for Ifx_EGTM_SENT_OUTA_Bits.SEL1 */
#define IFX_EGTM_SENT_OUTA_SEL1_LEN (5u)

/** \brief Mask for Ifx_EGTM_SENT_OUTA_Bits.SEL1 */
#define IFX_EGTM_SENT_OUTA_SEL1_MSK (0x1fu)

/** \brief Offset for Ifx_EGTM_SENT_OUTA_Bits.SEL1 */
#define IFX_EGTM_SENT_OUTA_SEL1_OFF (5u)

/** \brief Length for Ifx_EGTM_SENT_OUTA_Bits.SEL2 */
#define IFX_EGTM_SENT_OUTA_SEL2_LEN (5u)

/** \brief Mask for Ifx_EGTM_SENT_OUTA_Bits.SEL2 */
#define IFX_EGTM_SENT_OUTA_SEL2_MSK (0x1fu)

/** \brief Offset for Ifx_EGTM_SENT_OUTA_Bits.SEL2 */
#define IFX_EGTM_SENT_OUTA_SEL2_OFF (10u)

/** \brief Length for Ifx_EGTM_ADC_OUT_Bits.SEL0 */
#define IFX_EGTM_ADC_OUT_SEL0_LEN (5u)

/** \brief Mask for Ifx_EGTM_ADC_OUT_Bits.SEL0 */
#define IFX_EGTM_ADC_OUT_SEL0_MSK (0x1fu)

/** \brief Offset for Ifx_EGTM_ADC_OUT_Bits.SEL0 */
#define IFX_EGTM_ADC_OUT_SEL0_OFF (0u)

/** \brief Length for Ifx_EGTM_ADC_OUT_Bits.SEL1 */
#define IFX_EGTM_ADC_OUT_SEL1_LEN (5u)

/** \brief Mask for Ifx_EGTM_ADC_OUT_Bits.SEL1 */
#define IFX_EGTM_ADC_OUT_SEL1_MSK (0x1fu)

/** \brief Offset for Ifx_EGTM_ADC_OUT_Bits.SEL1 */
#define IFX_EGTM_ADC_OUT_SEL1_OFF (8u)

/** \brief Length for Ifx_EGTM_ADC_OUT_Bits.SEL2 */
#define IFX_EGTM_ADC_OUT_SEL2_LEN (5u)

/** \brief Mask for Ifx_EGTM_ADC_OUT_Bits.SEL2 */
#define IFX_EGTM_ADC_OUT_SEL2_MSK (0x1fu)

/** \brief Offset for Ifx_EGTM_ADC_OUT_Bits.SEL2 */
#define IFX_EGTM_ADC_OUT_SEL2_OFF (16u)

/** \brief Length for Ifx_EGTM_ADC_OUT_Bits.SEL3 */
#define IFX_EGTM_ADC_OUT_SEL3_LEN (5u)

/** \brief Mask for Ifx_EGTM_ADC_OUT_Bits.SEL3 */
#define IFX_EGTM_ADC_OUT_SEL3_MSK (0x1fu)

/** \brief Offset for Ifx_EGTM_ADC_OUT_Bits.SEL3 */
#define IFX_EGTM_ADC_OUT_SEL3_OFF (24u)

/** \brief Length for Ifx_EGTM_DTMAUX_IN_Bits.SEL0 */
#define IFX_EGTM_DTMAUX_IN_SEL0_LEN (3u)

/** \brief Mask for Ifx_EGTM_DTMAUX_IN_Bits.SEL0 */
#define IFX_EGTM_DTMAUX_IN_SEL0_MSK (0x7u)

/** \brief Offset for Ifx_EGTM_DTMAUX_IN_Bits.SEL0 */
#define IFX_EGTM_DTMAUX_IN_SEL0_OFF (0u)

/** \brief Length for Ifx_EGTM_DTMAUX_IN_Bits.SEL1 */
#define IFX_EGTM_DTMAUX_IN_SEL1_LEN (3u)

/** \brief Mask for Ifx_EGTM_DTMAUX_IN_Bits.SEL1 */
#define IFX_EGTM_DTMAUX_IN_SEL1_MSK (0x7u)

/** \brief Offset for Ifx_EGTM_DTMAUX_IN_Bits.SEL1 */
#define IFX_EGTM_DTMAUX_IN_SEL1_OFF (4u)

/** \brief Length for Ifx_EGTM_DTMAUX_IN_Bits.SEL2 */
#define IFX_EGTM_DTMAUX_IN_SEL2_LEN (3u)

/** \brief Mask for Ifx_EGTM_DTMAUX_IN_Bits.SEL2 */
#define IFX_EGTM_DTMAUX_IN_SEL2_MSK (0x7u)

/** \brief Offset for Ifx_EGTM_DTMAUX_IN_Bits.SEL2 */
#define IFX_EGTM_DTMAUX_IN_SEL2_OFF (8u)

/** \brief Length for Ifx_EGTM_DTMAUX_IN_Bits.SEL3 */
#define IFX_EGTM_DTMAUX_IN_SEL3_LEN (3u)

/** \brief Mask for Ifx_EGTM_DTMAUX_IN_Bits.SEL3 */
#define IFX_EGTM_DTMAUX_IN_SEL3_MSK (0x7u)

/** \brief Offset for Ifx_EGTM_DTMAUX_IN_Bits.SEL3 */
#define IFX_EGTM_DTMAUX_IN_SEL3_OFF (12u)

/** \brief Length for Ifx_EGTM_DTMAUX_IN_Bits.SEL4 */
#define IFX_EGTM_DTMAUX_IN_SEL4_LEN (3u)

/** \brief Mask for Ifx_EGTM_DTMAUX_IN_Bits.SEL4 */
#define IFX_EGTM_DTMAUX_IN_SEL4_MSK (0x7u)

/** \brief Offset for Ifx_EGTM_DTMAUX_IN_Bits.SEL4 */
#define IFX_EGTM_DTMAUX_IN_SEL4_OFF (16u)

/** \brief Length for Ifx_EGTM_DTMAUX_IN_Bits.SEL5 */
#define IFX_EGTM_DTMAUX_IN_SEL5_LEN (3u)

/** \brief Mask for Ifx_EGTM_DTMAUX_IN_Bits.SEL5 */
#define IFX_EGTM_DTMAUX_IN_SEL5_MSK (0x7u)

/** \brief Offset for Ifx_EGTM_DTMAUX_IN_Bits.SEL5 */
#define IFX_EGTM_DTMAUX_IN_SEL5_OFF (20u)

/** \brief Length for Ifx_EGTM_SCU_OUT_Bits.SEL0 */
#define IFX_EGTM_SCU_OUT_SEL0_LEN (5u)

/** \brief Mask for Ifx_EGTM_SCU_OUT_Bits.SEL0 */
#define IFX_EGTM_SCU_OUT_SEL0_MSK (0x1fu)

/** \brief Offset for Ifx_EGTM_SCU_OUT_Bits.SEL0 */
#define IFX_EGTM_SCU_OUT_SEL0_OFF (0u)

/** \brief Length for Ifx_EGTM_SCU_OUT_Bits.SEL1 */
#define IFX_EGTM_SCU_OUT_SEL1_LEN (5u)

/** \brief Mask for Ifx_EGTM_SCU_OUT_Bits.SEL1 */
#define IFX_EGTM_SCU_OUT_SEL1_MSK (0x1fu)

/** \brief Offset for Ifx_EGTM_SCU_OUT_Bits.SEL1 */
#define IFX_EGTM_SCU_OUT_SEL1_OFF (8u)

/** \brief Length for Ifx_EGTM_SCU_OUT_Bits.SEL2 */
#define IFX_EGTM_SCU_OUT_SEL2_LEN (5u)

/** \brief Mask for Ifx_EGTM_SCU_OUT_Bits.SEL2 */
#define IFX_EGTM_SCU_OUT_SEL2_MSK (0x1fu)

/** \brief Offset for Ifx_EGTM_SCU_OUT_Bits.SEL2 */
#define IFX_EGTM_SCU_OUT_SEL2_OFF (16u)

/** \brief Length for Ifx_EGTM_SCU_OUT_Bits.SEL3 */
#define IFX_EGTM_SCU_OUT_SEL3_LEN (5u)

/** \brief Mask for Ifx_EGTM_SCU_OUT_Bits.SEL3 */
#define IFX_EGTM_SCU_OUT_SEL3_MSK (0x1fu)

/** \brief Offset for Ifx_EGTM_SCU_OUT_Bits.SEL3 */
#define IFX_EGTM_SCU_OUT_SEL3_OFF (24u)

/** \brief Length for Ifx_EGTM_DITH_ATCH_Bits.DITACT */
#define IFX_EGTM_DITH_ATCH_DITACT_LEN (1u)

/** \brief Mask for Ifx_EGTM_DITH_ATCH_Bits.DITACT */
#define IFX_EGTM_DITH_ATCH_DITACT_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_DITH_ATCH_Bits.DITACT */
#define IFX_EGTM_DITH_ATCH_DITACT_OFF (0u)

/** \brief Length for Ifx_EGTM_DITH_ATCH_Bits.DM */
#define IFX_EGTM_DITH_ATCH_DM_LEN (2u)

/** \brief Mask for Ifx_EGTM_DITH_ATCH_Bits.DM */
#define IFX_EGTM_DITH_ATCH_DM_MSK (0x3u)

/** \brief Offset for Ifx_EGTM_DITH_ATCH_Bits.DM */
#define IFX_EGTM_DITH_ATCH_DM_OFF (1u)

/** \brief Length for Ifx_EGTM_DITH_ATCH_Bits.RDM */
#define IFX_EGTM_DITH_ATCH_RDM_LEN (1u)

/** \brief Mask for Ifx_EGTM_DITH_ATCH_Bits.RDM */
#define IFX_EGTM_DITH_ATCH_RDM_MSK (0x1u)

/** \brief Offset for Ifx_EGTM_DITH_ATCH_Bits.RDM */
#define IFX_EGTM_DITH_ATCH_RDM_OFF (4u)

/** \brief Length for Ifx_EGTM_DITH_ATCH_Bits.DITBIT */
#define IFX_EGTM_DITH_ATCH_DITBIT_LEN (3u)

/** \brief Mask for Ifx_EGTM_DITH_ATCH_Bits.DITBIT */
#define IFX_EGTM_DITH_ATCH_DITBIT_MSK (0x7u)

/** \brief Offset for Ifx_EGTM_DITH_ATCH_Bits.DITBIT */
#define IFX_EGTM_DITH_ATCH_DITBIT_OFF (5u)

/** \brief Length for Ifx_EGTM_DITH_ATCH_Bits.ADITMAX */
#define IFX_EGTM_DITH_ATCH_ADITMAX_LEN (8u)

/** \brief Mask for Ifx_EGTM_DITH_ATCH_Bits.ADITMAX */
#define IFX_EGTM_DITH_ATCH_ADITMAX_MSK (0xffu)

/** \brief Offset for Ifx_EGTM_DITH_ATCH_Bits.ADITMAX */
#define IFX_EGTM_DITH_ATCH_ADITMAX_OFF (8u)

/** \brief Length for Ifx_EGTM_DITH_ATCH_Bits.DRC */
#define IFX_EGTM_DITH_ATCH_DRC_LEN (8u)

/** \brief Mask for Ifx_EGTM_DITH_ATCH_Bits.DRC */
#define IFX_EGTM_DITH_ATCH_DRC_MSK (0xffu)

/** \brief Offset for Ifx_EGTM_DITH_ATCH_Bits.DRC */
#define IFX_EGTM_DITH_ATCH_DRC_OFF (16u)

/** \brief Length for Ifx_EGTM_DITH_ATCH_Bits.ADRC */
#define IFX_EGTM_DITH_ATCH_ADRC_LEN (8u)

/** \brief Mask for Ifx_EGTM_DITH_ATCH_Bits.ADRC */
#define IFX_EGTM_DITH_ATCH_ADRC_MSK (0xffu)

/** \brief Offset for Ifx_EGTM_DITH_ATCH_Bits.ADRC */
#define IFX_EGTM_DITH_ATCH_ADRC_OFF (24u)

/** \brief Length for Ifx_EGTM_TIMS_CH_ADCSEL_Bits.RES0 */
#define IFX_EGTM_TIMS_CH_ADCSEL_RES0_LEN (32u)

/** \brief Mask for Ifx_EGTM_TIMS_CH_ADCSEL_Bits.RES0 */
#define IFX_EGTM_TIMS_CH_ADCSEL_RES0_MSK (0xffffffffu)

/** \brief Offset for Ifx_EGTM_TIMS_CH_ADCSEL_Bits.RES0 */
#define IFX_EGTM_TIMS_CH_ADCSEL_RES0_OFF (0u)

/** \}  */

/******************************************************************************/

/******************************************************************************/

#endif /* IFXEGTM_BF_H */
