
STM32F103-FreeRTOS-SEGGERJLINK.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007cb0  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000238  08007dc0  08007dc0  00008dc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007ff8  08007ff8  00009064  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08007ff8  08007ff8  00009064  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08007ff8  08007ff8  00009064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007ff8  08007ff8  00008ff8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007ffc  08007ffc  00008ffc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  08008000  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004898  20000064  08008064  00009064  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200048fc  08008064  000098fc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00009064  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001916f  00000000  00000000  0000908d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000037ad  00000000  00000000  000221fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001730  00000000  00000000  000259b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011d3  00000000  00000000  000270e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019e82  00000000  00000000  000282b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018741  00000000  00000000  00042135  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ab854  00000000  00000000  0005a876  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001060ca  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006604  00000000  00000000  00106110  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000b6  00000000  00000000  0010c714  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000064 	.word	0x20000064
 800012c:	00000000 	.word	0x00000000
 8000130:	08007da8 	.word	0x08007da8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000068 	.word	0x20000068
 800014c:	08007da8 	.word	0x08007da8

08000150 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 8000150:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 8000152:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000156:	f8df 0080 	ldr.w	r0, [pc, #128]	@ 80001d8 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 800015a:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 800015e:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 8000162:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 8000164:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 8000166:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 8000168:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 800016a:	d32e      	bcc.n	80001ca <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 800016c:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 800016e:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 8000170:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 8000172:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 8000174:	d312      	bcc.n	800019c <_CheckCase2>

08000176 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 8000176:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 8000178:	19d0      	adds	r0, r2, r7
 800017a:	bf00      	nop

0800017c <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 800017c:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000180:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000184:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000186:	d005      	beq.n	8000194 <_CSDone>
        LDRB     R3,[R1], #+1
 8000188:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800018c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000190:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000192:	d1f3      	bne.n	800017c <_LoopCopyStraight>

08000194 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000194:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 8000196:	2001      	movs	r0, #1
        POP      {R4-R7}
 8000198:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800019a:	4770      	bx	lr

0800019c <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 800019c:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 800019e:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 80001a0:	d317      	bcc.n	80001d2 <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 80001a2:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 80001a4:	1b12      	subs	r2, r2, r4

080001a6 <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 80001a6:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 80001aa:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 80001ae:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 80001b0:	d1f9      	bne.n	80001a6 <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 80001b2:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 80001b4:	d005      	beq.n	80001c2 <_No2ChunkNeeded>

080001b6 <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 80001b6:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 80001ba:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 80001be:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 80001c0:	d1f9      	bne.n	80001b6 <_LoopCopyAfterWrapAround>

080001c2 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 80001c2:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 80001c4:	2001      	movs	r0, #1
        POP      {R4-R7}
 80001c6:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 80001c8:	4770      	bx	lr

080001ca <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 80001ca:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 80001cc:	3801      	subs	r0, #1
        CMP      R0,R2
 80001ce:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 80001d0:	d2d1      	bcs.n	8000176 <_Case4>

080001d2 <_Case3>:
_Case3:
        MOVS     R0,#+0
 80001d2:	2000      	movs	r0, #0
        POP      {R4-R7}
 80001d4:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 80001d6:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80001d8:	20003c04 	.word	0x20003c04

080001dc <LEDGreen>:
 */

#include "LEDS.h"
#include "main.h"

void LEDGreen(){
 80001dc:	b580      	push	{r7, lr}
 80001de:	b084      	sub	sp, #16
 80001e0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80001e2:	463b      	mov	r3, r7
 80001e4:	2200      	movs	r2, #0
 80001e6:	601a      	str	r2, [r3, #0]
 80001e8:	605a      	str	r2, [r3, #4]
 80001ea:	609a      	str	r2, [r3, #8]
 80001ec:	60da      	str	r2, [r3, #12]

	GPIO_InitStruct.Pin = LED3_Pin|LED1_Pin;
 80001ee:	f44f 7320 	mov.w	r3, #640	@ 0x280
 80001f2:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80001f4:	2301      	movs	r3, #1
 80001f6:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001f8:	2300      	movs	r3, #0
 80001fa:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80001fc:	2302      	movs	r3, #2
 80001fe:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000200:	463b      	mov	r3, r7
 8000202:	4619      	mov	r1, r3
 8000204:	480f      	ldr	r0, [pc, #60]	@ (8000244 <LEDGreen+0x68>)
 8000206:	f000 fc47 	bl	8000a98 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = LED4_Pin|LED2_Pin;
 800020a:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 800020e:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000210:	2300      	movs	r3, #0
 8000212:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000214:	2300      	movs	r3, #0
 8000216:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000218:	2302      	movs	r3, #2
 800021a:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800021c:	463b      	mov	r3, r7
 800021e:	4619      	mov	r1, r3
 8000220:	4808      	ldr	r0, [pc, #32]	@ (8000244 <LEDGreen+0x68>)
 8000222:	f000 fc39 	bl	8000a98 <HAL_GPIO_Init>

	HAL_GPIO_WritePin(GPIOB, LED3_Pin, GPIO_PIN_RESET);
 8000226:	2200      	movs	r2, #0
 8000228:	2180      	movs	r1, #128	@ 0x80
 800022a:	4806      	ldr	r0, [pc, #24]	@ (8000244 <LEDGreen+0x68>)
 800022c:	f000 fdb8 	bl	8000da0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, LED1_Pin, GPIO_PIN_SET);
 8000230:	2201      	movs	r2, #1
 8000232:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000236:	4803      	ldr	r0, [pc, #12]	@ (8000244 <LEDGreen+0x68>)
 8000238:	f000 fdb2 	bl	8000da0 <HAL_GPIO_WritePin>
}
 800023c:	bf00      	nop
 800023e:	3710      	adds	r7, #16
 8000240:	46bd      	mov	sp, r7
 8000242:	bd80      	pop	{r7, pc}
 8000244:	40010c00 	.word	0x40010c00

08000248 <LEDOff>:

	HAL_GPIO_WritePin(GPIOB, LED3_Pin, GPIO_PIN_SET);
	HAL_GPIO_WritePin(GPIOB, LED2_Pin, GPIO_PIN_RESET);
}

void LEDOff(){
 8000248:	b580      	push	{r7, lr}
 800024a:	b084      	sub	sp, #16
 800024c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800024e:	463b      	mov	r3, r7
 8000250:	2200      	movs	r2, #0
 8000252:	601a      	str	r2, [r3, #0]
 8000254:	605a      	str	r2, [r3, #4]
 8000256:	609a      	str	r2, [r3, #8]
 8000258:	60da      	str	r2, [r3, #12]

	GPIO_InitStruct.Pin = LED4_Pin|LED3_Pin|LED2_Pin|LED1_Pin;
 800025a:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 800025e:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000260:	2300      	movs	r3, #0
 8000262:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000264:	2300      	movs	r3, #0
 8000266:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000268:	2302      	movs	r3, #2
 800026a:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800026c:	463b      	mov	r3, r7
 800026e:	4619      	mov	r1, r3
 8000270:	4803      	ldr	r0, [pc, #12]	@ (8000280 <LEDOff+0x38>)
 8000272:	f000 fc11 	bl	8000a98 <HAL_GPIO_Init>
}
 8000276:	bf00      	nop
 8000278:	3710      	adds	r7, #16
 800027a:	46bd      	mov	sp, r7
 800027c:	bd80      	pop	{r7, pc}
 800027e:	bf00      	nop
 8000280:	40010c00 	.word	0x40010c00

08000284 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000284:	b580      	push	{r7, lr}
 8000286:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000288:	f000 faf4 	bl	8000874 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800028c:	f000 f832 	bl	80002f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000290:	f000 f872 	bl	8000378 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  SEGGER_SYSVIEW_Conf();
 8000294:	f005 fb7e 	bl	8005994 <SEGGER_SYSVIEW_Conf>
  osKernelInitialize();
 8000298:	f001 fc60 	bl	8001b5c <osKernelInitialize>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of myBlinkyCounter */
  myBlinkyCounterHandle = osSemaphoreNew(10, 0, &myBlinkyCounter_attributes);
 800029c:	4a0d      	ldr	r2, [pc, #52]	@ (80002d4 <main+0x50>)
 800029e:	2100      	movs	r1, #0
 80002a0:	200a      	movs	r0, #10
 80002a2:	f001 fd53 	bl	8001d4c <osSemaphoreNew>
 80002a6:	4603      	mov	r3, r0
 80002a8:	4a0b      	ldr	r2, [pc, #44]	@ (80002d8 <main+0x54>)
 80002aa:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80002ac:	4a0b      	ldr	r2, [pc, #44]	@ (80002dc <main+0x58>)
 80002ae:	2100      	movs	r1, #0
 80002b0:	480b      	ldr	r0, [pc, #44]	@ (80002e0 <main+0x5c>)
 80002b2:	f001 fc9b 	bl	8001bec <osThreadNew>
 80002b6:	4603      	mov	r3, r0
 80002b8:	4a0a      	ldr	r2, [pc, #40]	@ (80002e4 <main+0x60>)
 80002ba:	6013      	str	r3, [r2, #0]

  /* creation of GreenTask */
  GreenTaskHandle = osThreadNew(GreenLED, NULL, &GreenTask_attributes);
 80002bc:	4a0a      	ldr	r2, [pc, #40]	@ (80002e8 <main+0x64>)
 80002be:	2100      	movs	r1, #0
 80002c0:	480a      	ldr	r0, [pc, #40]	@ (80002ec <main+0x68>)
 80002c2:	f001 fc93 	bl	8001bec <osThreadNew>
 80002c6:	4603      	mov	r3, r0
 80002c8:	4a09      	ldr	r2, [pc, #36]	@ (80002f0 <main+0x6c>)
 80002ca:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80002cc:	f001 fc68 	bl	8001ba0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80002d0:	bf00      	nop
 80002d2:	e7fd      	b.n	80002d0 <main+0x4c>
 80002d4:	08007f5c 	.word	0x08007f5c
 80002d8:	20000088 	.word	0x20000088
 80002dc:	08007f14 	.word	0x08007f14
 80002e0:	080004ad 	.word	0x080004ad
 80002e4:	20000080 	.word	0x20000080
 80002e8:	08007f38 	.word	0x08007f38
 80002ec:	080004f1 	.word	0x080004f1
 80002f0:	20000084 	.word	0x20000084

080002f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002f4:	b580      	push	{r7, lr}
 80002f6:	b090      	sub	sp, #64	@ 0x40
 80002f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002fa:	f107 0318 	add.w	r3, r7, #24
 80002fe:	2228      	movs	r2, #40	@ 0x28
 8000300:	2100      	movs	r1, #0
 8000302:	4618      	mov	r0, r3
 8000304:	f007 f8c2 	bl	800748c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000308:	1d3b      	adds	r3, r7, #4
 800030a:	2200      	movs	r2, #0
 800030c:	601a      	str	r2, [r3, #0]
 800030e:	605a      	str	r2, [r3, #4]
 8000310:	609a      	str	r2, [r3, #8]
 8000312:	60da      	str	r2, [r3, #12]
 8000314:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000316:	2302      	movs	r3, #2
 8000318:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800031a:	2301      	movs	r3, #1
 800031c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800031e:	2310      	movs	r3, #16
 8000320:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000322:	2302      	movs	r3, #2
 8000324:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000326:	2300      	movs	r3, #0
 8000328:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800032a:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 800032e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000330:	f107 0318 	add.w	r3, r7, #24
 8000334:	4618      	mov	r0, r3
 8000336:	f000 fd63 	bl	8000e00 <HAL_RCC_OscConfig>
 800033a:	4603      	mov	r3, r0
 800033c:	2b00      	cmp	r3, #0
 800033e:	d001      	beq.n	8000344 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000340:	f000 f946 	bl	80005d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000344:	230f      	movs	r3, #15
 8000346:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000348:	2302      	movs	r3, #2
 800034a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800034c:	2300      	movs	r3, #0
 800034e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000350:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000354:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000356:	2300      	movs	r3, #0
 8000358:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800035a:	1d3b      	adds	r3, r7, #4
 800035c:	2102      	movs	r1, #2
 800035e:	4618      	mov	r0, r3
 8000360:	f000 ffd0 	bl	8001304 <HAL_RCC_ClockConfig>
 8000364:	4603      	mov	r3, r0
 8000366:	2b00      	cmp	r3, #0
 8000368:	d001      	beq.n	800036e <SystemClock_Config+0x7a>
  {
    Error_Handler();
 800036a:	f000 f931 	bl	80005d0 <Error_Handler>
  }
}
 800036e:	bf00      	nop
 8000370:	3740      	adds	r7, #64	@ 0x40
 8000372:	46bd      	mov	sp, r7
 8000374:	bd80      	pop	{r7, pc}
	...

08000378 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000378:	b580      	push	{r7, lr}
 800037a:	b088      	sub	sp, #32
 800037c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800037e:	f107 0310 	add.w	r3, r7, #16
 8000382:	2200      	movs	r2, #0
 8000384:	601a      	str	r2, [r3, #0]
 8000386:	605a      	str	r2, [r3, #4]
 8000388:	609a      	str	r2, [r3, #8]
 800038a:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800038c:	4b42      	ldr	r3, [pc, #264]	@ (8000498 <MX_GPIO_Init+0x120>)
 800038e:	699b      	ldr	r3, [r3, #24]
 8000390:	4a41      	ldr	r2, [pc, #260]	@ (8000498 <MX_GPIO_Init+0x120>)
 8000392:	f043 0310 	orr.w	r3, r3, #16
 8000396:	6193      	str	r3, [r2, #24]
 8000398:	4b3f      	ldr	r3, [pc, #252]	@ (8000498 <MX_GPIO_Init+0x120>)
 800039a:	699b      	ldr	r3, [r3, #24]
 800039c:	f003 0310 	and.w	r3, r3, #16
 80003a0:	60fb      	str	r3, [r7, #12]
 80003a2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003a4:	4b3c      	ldr	r3, [pc, #240]	@ (8000498 <MX_GPIO_Init+0x120>)
 80003a6:	699b      	ldr	r3, [r3, #24]
 80003a8:	4a3b      	ldr	r2, [pc, #236]	@ (8000498 <MX_GPIO_Init+0x120>)
 80003aa:	f043 0304 	orr.w	r3, r3, #4
 80003ae:	6193      	str	r3, [r2, #24]
 80003b0:	4b39      	ldr	r3, [pc, #228]	@ (8000498 <MX_GPIO_Init+0x120>)
 80003b2:	699b      	ldr	r3, [r3, #24]
 80003b4:	f003 0304 	and.w	r3, r3, #4
 80003b8:	60bb      	str	r3, [r7, #8]
 80003ba:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003bc:	4b36      	ldr	r3, [pc, #216]	@ (8000498 <MX_GPIO_Init+0x120>)
 80003be:	699b      	ldr	r3, [r3, #24]
 80003c0:	4a35      	ldr	r2, [pc, #212]	@ (8000498 <MX_GPIO_Init+0x120>)
 80003c2:	f043 0308 	orr.w	r3, r3, #8
 80003c6:	6193      	str	r3, [r2, #24]
 80003c8:	4b33      	ldr	r3, [pc, #204]	@ (8000498 <MX_GPIO_Init+0x120>)
 80003ca:	699b      	ldr	r3, [r3, #24]
 80003cc:	f003 0308 	and.w	r3, r3, #8
 80003d0:	607b      	str	r3, [r7, #4]
 80003d2:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80003d4:	2200      	movs	r2, #0
 80003d6:	2120      	movs	r1, #32
 80003d8:	4830      	ldr	r0, [pc, #192]	@ (800049c <MX_GPIO_Init+0x124>)
 80003da:	f000 fce1 	bl	8000da0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED2_Pin|LED1_Pin, GPIO_PIN_RESET);
 80003de:	2200      	movs	r2, #0
 80003e0:	f44f 7140 	mov.w	r1, #768	@ 0x300
 80003e4:	482e      	ldr	r0, [pc, #184]	@ (80004a0 <MX_GPIO_Init+0x128>)
 80003e6:	f000 fcdb 	bl	8000da0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80003ea:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80003ee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80003f0:	4b2c      	ldr	r3, [pc, #176]	@ (80004a4 <MX_GPIO_Init+0x12c>)
 80003f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003f4:	2300      	movs	r3, #0
 80003f6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80003f8:	f107 0310 	add.w	r3, r7, #16
 80003fc:	4619      	mov	r1, r3
 80003fe:	482a      	ldr	r0, [pc, #168]	@ (80004a8 <MX_GPIO_Init+0x130>)
 8000400:	f000 fb4a 	bl	8000a98 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000404:	2320      	movs	r3, #32
 8000406:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000408:	2301      	movs	r3, #1
 800040a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800040c:	2300      	movs	r3, #0
 800040e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000410:	2302      	movs	r3, #2
 8000412:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000414:	f107 0310 	add.w	r3, r7, #16
 8000418:	4619      	mov	r1, r3
 800041a:	4820      	ldr	r0, [pc, #128]	@ (800049c <MX_GPIO_Init+0x124>)
 800041c:	f000 fb3c 	bl	8000a98 <HAL_GPIO_Init>

  /*Configure GPIO pin : Left_Button_Pin */
  GPIO_InitStruct.Pin = Left_Button_Pin;
 8000420:	2301      	movs	r3, #1
 8000422:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000424:	4b1f      	ldr	r3, [pc, #124]	@ (80004a4 <MX_GPIO_Init+0x12c>)
 8000426:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000428:	2301      	movs	r3, #1
 800042a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Left_Button_GPIO_Port, &GPIO_InitStruct);
 800042c:	f107 0310 	add.w	r3, r7, #16
 8000430:	4619      	mov	r1, r3
 8000432:	481b      	ldr	r0, [pc, #108]	@ (80004a0 <MX_GPIO_Init+0x128>)
 8000434:	f000 fb30 	bl	8000a98 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED4_Pin LED3_Pin */
  GPIO_InitStruct.Pin = LED4_Pin|LED3_Pin;
 8000438:	23c0      	movs	r3, #192	@ 0xc0
 800043a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800043c:	2300      	movs	r3, #0
 800043e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000440:	2300      	movs	r3, #0
 8000442:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000444:	f107 0310 	add.w	r3, r7, #16
 8000448:	4619      	mov	r1, r3
 800044a:	4815      	ldr	r0, [pc, #84]	@ (80004a0 <MX_GPIO_Init+0x128>)
 800044c:	f000 fb24 	bl	8000a98 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED2_Pin LED1_Pin */
  GPIO_InitStruct.Pin = LED2_Pin|LED1_Pin;
 8000450:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000454:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000456:	2301      	movs	r3, #1
 8000458:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800045a:	2300      	movs	r3, #0
 800045c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800045e:	2302      	movs	r3, #2
 8000460:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000462:	f107 0310 	add.w	r3, r7, #16
 8000466:	4619      	mov	r1, r3
 8000468:	480d      	ldr	r0, [pc, #52]	@ (80004a0 <MX_GPIO_Init+0x128>)
 800046a:	f000 fb15 	bl	8000a98 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 800046e:	2200      	movs	r2, #0
 8000470:	2105      	movs	r1, #5
 8000472:	2006      	movs	r0, #6
 8000474:	f000 fae5 	bl	8000a42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000478:	2006      	movs	r0, #6
 800047a:	f000 fafe 	bl	8000a7a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 800047e:	2200      	movs	r2, #0
 8000480:	2105      	movs	r1, #5
 8000482:	2028      	movs	r0, #40	@ 0x28
 8000484:	f000 fadd 	bl	8000a42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000488:	2028      	movs	r0, #40	@ 0x28
 800048a:	f000 faf6 	bl	8000a7a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800048e:	bf00      	nop
 8000490:	3720      	adds	r7, #32
 8000492:	46bd      	mov	sp, r7
 8000494:	bd80      	pop	{r7, pc}
 8000496:	bf00      	nop
 8000498:	40021000 	.word	0x40021000
 800049c:	40010800 	.word	0x40010800
 80004a0:	40010c00 	.word	0x40010c00
 80004a4:	10210000 	.word	0x10210000
 80004a8:	40011000 	.word	0x40011000

080004ac <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80004ac:	b580      	push	{r7, lr}
 80004ae:	b082      	sub	sp, #8
 80004b0:	af00      	add	r7, sp, #0
 80004b2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    if(Left_Button_State == PRESSED){
 80004b4:	4b0b      	ldr	r3, [pc, #44]	@ (80004e4 <StartDefaultTask+0x38>)
 80004b6:	781b      	ldrb	r3, [r3, #0]
 80004b8:	2b00      	cmp	r3, #0
 80004ba:	d10e      	bne.n	80004da <StartDefaultTask+0x2e>
	osDelay(100);	// for button debouncing
 80004bc:	2064      	movs	r0, #100	@ 0x64
 80004be:	f001 fc2a 	bl	8001d16 <osDelay>
	SEGGER_SYSVIEW_Print("Button Press");
 80004c2:	4809      	ldr	r0, [pc, #36]	@ (80004e8 <StartDefaultTask+0x3c>)
 80004c4:	f006 fef8 	bl	80072b8 <SEGGER_SYSVIEW_Print>
	osSemaphoreRelease(myBlinkyCounterHandle);
 80004c8:	4b08      	ldr	r3, [pc, #32]	@ (80004ec <StartDefaultTask+0x40>)
 80004ca:	681b      	ldr	r3, [r3, #0]
 80004cc:	4618      	mov	r0, r3
 80004ce:	f001 fd1d 	bl	8001f0c <osSemaphoreRelease>
	Left_Button_State = WAIT;
 80004d2:	4b04      	ldr	r3, [pc, #16]	@ (80004e4 <StartDefaultTask+0x38>)
 80004d4:	2201      	movs	r2, #1
 80004d6:	701a      	strb	r2, [r3, #0]
 80004d8:	e7ec      	b.n	80004b4 <StartDefaultTask+0x8>
    }
    else{
	osDelay(100);
 80004da:	2064      	movs	r0, #100	@ 0x64
 80004dc:	f001 fc1b 	bl	8001d16 <osDelay>
    if(Left_Button_State == PRESSED){
 80004e0:	e7e8      	b.n	80004b4 <StartDefaultTask+0x8>
 80004e2:	bf00      	nop
 80004e4:	20000000 	.word	0x20000000
 80004e8:	08007de8 	.word	0x08007de8
 80004ec:	20000088 	.word	0x20000088

080004f0 <GreenLED>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_GreenLED */
void GreenLED(void *argument)
{
 80004f0:	b580      	push	{r7, lr}
 80004f2:	b084      	sub	sp, #16
 80004f4:	af00      	add	r7, sp, #0
 80004f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GreenLED */
  uint8_t counter = 0, semcounter = 0;
 80004f8:	2300      	movs	r3, #0
 80004fa:	73fb      	strb	r3, [r7, #15]
 80004fc:	2300      	movs	r3, #0
 80004fe:	73bb      	strb	r3, [r7, #14]
  /* Infinite loop */
  for(;;)
  {
      SEGGER_SYSVIEW_Print("GreenTask is running");
 8000500:	481c      	ldr	r0, [pc, #112]	@ (8000574 <GreenLED+0x84>)
 8000502:	f006 fed9 	bl	80072b8 <SEGGER_SYSVIEW_Print>
      semcounter = osSemaphoreGetCount(myBlinkyCounterHandle);
 8000506:	4b1c      	ldr	r3, [pc, #112]	@ (8000578 <GreenLED+0x88>)
 8000508:	681b      	ldr	r3, [r3, #0]
 800050a:	4618      	mov	r0, r3
 800050c:	f001 fd46 	bl	8001f9c <osSemaphoreGetCount>
 8000510:	4603      	mov	r3, r0
 8000512:	73bb      	strb	r3, [r7, #14]
      sprintf(message_buffer,"Semaphore counter = %d\n",semcounter);
 8000514:	7bbb      	ldrb	r3, [r7, #14]
 8000516:	461a      	mov	r2, r3
 8000518:	4918      	ldr	r1, [pc, #96]	@ (800057c <GreenLED+0x8c>)
 800051a:	4819      	ldr	r0, [pc, #100]	@ (8000580 <GreenLED+0x90>)
 800051c:	f006 ff84 	bl	8007428 <siprintf>
      SEGGER_SYSVIEW_Print(message_buffer);
 8000520:	4817      	ldr	r0, [pc, #92]	@ (8000580 <GreenLED+0x90>)
 8000522:	f006 fec9 	bl	80072b8 <SEGGER_SYSVIEW_Print>

      if(osSemaphoreAcquire(myBlinkyCounterHandle, 100) == osOK){
 8000526:	4b14      	ldr	r3, [pc, #80]	@ (8000578 <GreenLED+0x88>)
 8000528:	681b      	ldr	r3, [r3, #0]
 800052a:	2164      	movs	r1, #100	@ 0x64
 800052c:	4618      	mov	r0, r3
 800052e:	f001 fc97 	bl	8001e60 <osSemaphoreAcquire>
 8000532:	4603      	mov	r3, r0
 8000534:	2b00      	cmp	r3, #0
 8000536:	d10d      	bne.n	8000554 <GreenLED+0x64>
	  counter++;
 8000538:	7bfb      	ldrb	r3, [r7, #15]
 800053a:	3301      	adds	r3, #1
 800053c:	73fb      	strb	r3, [r7, #15]
	  LEDGreen();
 800053e:	f7ff fe4d 	bl	80001dc <LEDGreen>
	  osDelay(200);
 8000542:	20c8      	movs	r0, #200	@ 0xc8
 8000544:	f001 fbe7 	bl	8001d16 <osDelay>
	  LEDOff();
 8000548:	f7ff fe7e 	bl	8000248 <LEDOff>
	  osDelay(200);
 800054c:	20c8      	movs	r0, #200	@ 0xc8
 800054e:	f001 fbe2 	bl	8001d16 <osDelay>
 8000552:	e7d5      	b.n	8000500 <GreenLED+0x10>
      }
      else{
	  sprintf(message_buffer,"Button press counter = %d\n",counter);
 8000554:	7bfb      	ldrb	r3, [r7, #15]
 8000556:	461a      	mov	r2, r3
 8000558:	490a      	ldr	r1, [pc, #40]	@ (8000584 <GreenLED+0x94>)
 800055a:	4809      	ldr	r0, [pc, #36]	@ (8000580 <GreenLED+0x90>)
 800055c:	f006 ff64 	bl	8007428 <siprintf>
	  SEGGER_SYSVIEW_Print(message_buffer);
 8000560:	4807      	ldr	r0, [pc, #28]	@ (8000580 <GreenLED+0x90>)
 8000562:	f006 fea9 	bl	80072b8 <SEGGER_SYSVIEW_Print>
	  counter = 0;
 8000566:	2300      	movs	r3, #0
 8000568:	73fb      	strb	r3, [r7, #15]
	  osDelay(3000);
 800056a:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 800056e:	f001 fbd2 	bl	8001d16 <osDelay>
      SEGGER_SYSVIEW_Print("GreenTask is running");
 8000572:	e7c5      	b.n	8000500 <GreenLED+0x10>
 8000574:	08007df8 	.word	0x08007df8
 8000578:	20000088 	.word	0x20000088
 800057c:	08007e10 	.word	0x08007e10
 8000580:	2000008c 	.word	0x2000008c
 8000584:	08007e28 	.word	0x08007e28

08000588 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	b082      	sub	sp, #8
 800058c:	af00      	add	r7, sp, #0
 800058e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4)
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	4a04      	ldr	r2, [pc, #16]	@ (80005a8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000596:	4293      	cmp	r3, r2
 8000598:	d101      	bne.n	800059e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800059a:	f000 f981 	bl	80008a0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800059e:	bf00      	nop
 80005a0:	3708      	adds	r7, #8
 80005a2:	46bd      	mov	sp, r7
 80005a4:	bd80      	pop	{r7, pc}
 80005a6:	bf00      	nop
 80005a8:	40000800 	.word	0x40000800

080005ac <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80005ac:	b480      	push	{r7}
 80005ae:	b083      	sub	sp, #12
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	4603      	mov	r3, r0
 80005b4:	80fb      	strh	r3, [r7, #6]
	UNUSED(GPIO_Pin);

	if(GPIO_Pin == Left_Button_Pin){
 80005b6:	88fb      	ldrh	r3, [r7, #6]
 80005b8:	2b01      	cmp	r3, #1
 80005ba:	d102      	bne.n	80005c2 <HAL_GPIO_EXTI_Callback+0x16>
		Left_Button_State = PRESSED;
 80005bc:	4b03      	ldr	r3, [pc, #12]	@ (80005cc <HAL_GPIO_EXTI_Callback+0x20>)
 80005be:	2200      	movs	r2, #0
 80005c0:	701a      	strb	r2, [r3, #0]
		else{
			Left_Button_State = WAIT;
		}
		*/
	}
}
 80005c2:	bf00      	nop
 80005c4:	370c      	adds	r7, #12
 80005c6:	46bd      	mov	sp, r7
 80005c8:	bc80      	pop	{r7}
 80005ca:	4770      	bx	lr
 80005cc:	20000000 	.word	0x20000000

080005d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005d0:	b480      	push	{r7}
 80005d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005d4:	b672      	cpsid	i
}
 80005d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005d8:	bf00      	nop
 80005da:	e7fd      	b.n	80005d8 <Error_Handler+0x8>

080005dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b084      	sub	sp, #16
 80005e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80005e2:	4b18      	ldr	r3, [pc, #96]	@ (8000644 <HAL_MspInit+0x68>)
 80005e4:	699b      	ldr	r3, [r3, #24]
 80005e6:	4a17      	ldr	r2, [pc, #92]	@ (8000644 <HAL_MspInit+0x68>)
 80005e8:	f043 0301 	orr.w	r3, r3, #1
 80005ec:	6193      	str	r3, [r2, #24]
 80005ee:	4b15      	ldr	r3, [pc, #84]	@ (8000644 <HAL_MspInit+0x68>)
 80005f0:	699b      	ldr	r3, [r3, #24]
 80005f2:	f003 0301 	and.w	r3, r3, #1
 80005f6:	60bb      	str	r3, [r7, #8]
 80005f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005fa:	4b12      	ldr	r3, [pc, #72]	@ (8000644 <HAL_MspInit+0x68>)
 80005fc:	69db      	ldr	r3, [r3, #28]
 80005fe:	4a11      	ldr	r2, [pc, #68]	@ (8000644 <HAL_MspInit+0x68>)
 8000600:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000604:	61d3      	str	r3, [r2, #28]
 8000606:	4b0f      	ldr	r3, [pc, #60]	@ (8000644 <HAL_MspInit+0x68>)
 8000608:	69db      	ldr	r3, [r3, #28]
 800060a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800060e:	607b      	str	r3, [r7, #4]
 8000610:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000612:	2200      	movs	r2, #0
 8000614:	210f      	movs	r1, #15
 8000616:	f06f 0001 	mvn.w	r0, #1
 800061a:	f000 fa12 	bl	8000a42 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800061e:	4b0a      	ldr	r3, [pc, #40]	@ (8000648 <HAL_MspInit+0x6c>)
 8000620:	685b      	ldr	r3, [r3, #4]
 8000622:	60fb      	str	r3, [r7, #12]
 8000624:	68fb      	ldr	r3, [r7, #12]
 8000626:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800062a:	60fb      	str	r3, [r7, #12]
 800062c:	68fb      	ldr	r3, [r7, #12]
 800062e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000632:	60fb      	str	r3, [r7, #12]
 8000634:	4a04      	ldr	r2, [pc, #16]	@ (8000648 <HAL_MspInit+0x6c>)
 8000636:	68fb      	ldr	r3, [r7, #12]
 8000638:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800063a:	bf00      	nop
 800063c:	3710      	adds	r7, #16
 800063e:	46bd      	mov	sp, r7
 8000640:	bd80      	pop	{r7, pc}
 8000642:	bf00      	nop
 8000644:	40021000 	.word	0x40021000
 8000648:	40010000 	.word	0x40010000

0800064c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b08e      	sub	sp, #56	@ 0x38
 8000650:	af00      	add	r7, sp, #0
 8000652:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000654:	2300      	movs	r3, #0
 8000656:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000658:	2300      	movs	r3, #0
 800065a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 800065c:	2300      	movs	r3, #0
 800065e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8000662:	4b34      	ldr	r3, [pc, #208]	@ (8000734 <HAL_InitTick+0xe8>)
 8000664:	69db      	ldr	r3, [r3, #28]
 8000666:	4a33      	ldr	r2, [pc, #204]	@ (8000734 <HAL_InitTick+0xe8>)
 8000668:	f043 0304 	orr.w	r3, r3, #4
 800066c:	61d3      	str	r3, [r2, #28]
 800066e:	4b31      	ldr	r3, [pc, #196]	@ (8000734 <HAL_InitTick+0xe8>)
 8000670:	69db      	ldr	r3, [r3, #28]
 8000672:	f003 0304 	and.w	r3, r3, #4
 8000676:	60fb      	str	r3, [r7, #12]
 8000678:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800067a:	f107 0210 	add.w	r2, r7, #16
 800067e:	f107 0314 	add.w	r3, r7, #20
 8000682:	4611      	mov	r1, r2
 8000684:	4618      	mov	r0, r3
 8000686:	f000 ff99 	bl	80015bc <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800068a:	6a3b      	ldr	r3, [r7, #32]
 800068c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800068e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000690:	2b00      	cmp	r3, #0
 8000692:	d103      	bne.n	800069c <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000694:	f000 ff7e 	bl	8001594 <HAL_RCC_GetPCLK1Freq>
 8000698:	6378      	str	r0, [r7, #52]	@ 0x34
 800069a:	e004      	b.n	80006a6 <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800069c:	f000 ff7a 	bl	8001594 <HAL_RCC_GetPCLK1Freq>
 80006a0:	4603      	mov	r3, r0
 80006a2:	005b      	lsls	r3, r3, #1
 80006a4:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80006a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80006a8:	4a23      	ldr	r2, [pc, #140]	@ (8000738 <HAL_InitTick+0xec>)
 80006aa:	fba2 2303 	umull	r2, r3, r2, r3
 80006ae:	0c9b      	lsrs	r3, r3, #18
 80006b0:	3b01      	subs	r3, #1
 80006b2:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 80006b4:	4b21      	ldr	r3, [pc, #132]	@ (800073c <HAL_InitTick+0xf0>)
 80006b6:	4a22      	ldr	r2, [pc, #136]	@ (8000740 <HAL_InitTick+0xf4>)
 80006b8:	601a      	str	r2, [r3, #0]
   * Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 80006ba:	4b20      	ldr	r3, [pc, #128]	@ (800073c <HAL_InitTick+0xf0>)
 80006bc:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80006c0:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 80006c2:	4a1e      	ldr	r2, [pc, #120]	@ (800073c <HAL_InitTick+0xf0>)
 80006c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80006c6:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 80006c8:	4b1c      	ldr	r3, [pc, #112]	@ (800073c <HAL_InitTick+0xf0>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006ce:	4b1b      	ldr	r3, [pc, #108]	@ (800073c <HAL_InitTick+0xf0>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80006d4:	4b19      	ldr	r3, [pc, #100]	@ (800073c <HAL_InitTick+0xf0>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 80006da:	4818      	ldr	r0, [pc, #96]	@ (800073c <HAL_InitTick+0xf0>)
 80006dc:	f000 ffbc 	bl	8001658 <HAL_TIM_Base_Init>
 80006e0:	4603      	mov	r3, r0
 80006e2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80006e6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d11b      	bne.n	8000726 <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 80006ee:	4813      	ldr	r0, [pc, #76]	@ (800073c <HAL_InitTick+0xf0>)
 80006f0:	f001 f80a 	bl	8001708 <HAL_TIM_Base_Start_IT>
 80006f4:	4603      	mov	r3, r0
 80006f6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80006fa:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80006fe:	2b00      	cmp	r3, #0
 8000700:	d111      	bne.n	8000726 <HAL_InitTick+0xda>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8000702:	201e      	movs	r0, #30
 8000704:	f000 f9b9 	bl	8000a7a <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	2b0f      	cmp	r3, #15
 800070c:	d808      	bhi.n	8000720 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 800070e:	2200      	movs	r2, #0
 8000710:	6879      	ldr	r1, [r7, #4]
 8000712:	201e      	movs	r0, #30
 8000714:	f000 f995 	bl	8000a42 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000718:	4a0a      	ldr	r2, [pc, #40]	@ (8000744 <HAL_InitTick+0xf8>)
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	6013      	str	r3, [r2, #0]
 800071e:	e002      	b.n	8000726 <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8000720:	2301      	movs	r3, #1
 8000722:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000726:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 800072a:	4618      	mov	r0, r3
 800072c:	3738      	adds	r7, #56	@ 0x38
 800072e:	46bd      	mov	sp, r7
 8000730:	bd80      	pop	{r7, pc}
 8000732:	bf00      	nop
 8000734:	40021000 	.word	0x40021000
 8000738:	431bde83 	.word	0x431bde83
 800073c:	200000b4 	.word	0x200000b4
 8000740:	40000800 	.word	0x40000800
 8000744:	20000008 	.word	0x20000008

08000748 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000748:	b480      	push	{r7}
 800074a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800074c:	bf00      	nop
 800074e:	e7fd      	b.n	800074c <NMI_Handler+0x4>

08000750 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000750:	b480      	push	{r7}
 8000752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000754:	bf00      	nop
 8000756:	e7fd      	b.n	8000754 <HardFault_Handler+0x4>

08000758 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000758:	b480      	push	{r7}
 800075a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800075c:	bf00      	nop
 800075e:	e7fd      	b.n	800075c <MemManage_Handler+0x4>

08000760 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000760:	b480      	push	{r7}
 8000762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000764:	bf00      	nop
 8000766:	e7fd      	b.n	8000764 <BusFault_Handler+0x4>

08000768 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000768:	b480      	push	{r7}
 800076a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800076c:	bf00      	nop
 800076e:	e7fd      	b.n	800076c <UsageFault_Handler+0x4>

08000770 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000770:	b480      	push	{r7}
 8000772:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000774:	bf00      	nop
 8000776:	46bd      	mov	sp, r7
 8000778:	bc80      	pop	{r7}
 800077a:	4770      	bx	lr

0800077c <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Left_Button_Pin);
 8000780:	2001      	movs	r0, #1
 8000782:	f000 fb25 	bl	8000dd0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8000786:	bf00      	nop
 8000788:	bd80      	pop	{r7, pc}
	...

0800078c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8000790:	4802      	ldr	r0, [pc, #8]	@ (800079c <TIM4_IRQHandler+0x10>)
 8000792:	f001 f80b 	bl	80017ac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8000796:	bf00      	nop
 8000798:	bd80      	pop	{r7, pc}
 800079a:	bf00      	nop
 800079c:	200000b4 	.word	0x200000b4

080007a0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80007a4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80007a8:	f000 fb12 	bl	8000dd0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80007ac:	bf00      	nop
 80007ae:	bd80      	pop	{r7, pc}

080007b0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b086      	sub	sp, #24
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80007b8:	4a14      	ldr	r2, [pc, #80]	@ (800080c <_sbrk+0x5c>)
 80007ba:	4b15      	ldr	r3, [pc, #84]	@ (8000810 <_sbrk+0x60>)
 80007bc:	1ad3      	subs	r3, r2, r3
 80007be:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80007c0:	697b      	ldr	r3, [r7, #20]
 80007c2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80007c4:	4b13      	ldr	r3, [pc, #76]	@ (8000814 <_sbrk+0x64>)
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d102      	bne.n	80007d2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80007cc:	4b11      	ldr	r3, [pc, #68]	@ (8000814 <_sbrk+0x64>)
 80007ce:	4a12      	ldr	r2, [pc, #72]	@ (8000818 <_sbrk+0x68>)
 80007d0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80007d2:	4b10      	ldr	r3, [pc, #64]	@ (8000814 <_sbrk+0x64>)
 80007d4:	681a      	ldr	r2, [r3, #0]
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	4413      	add	r3, r2
 80007da:	693a      	ldr	r2, [r7, #16]
 80007dc:	429a      	cmp	r2, r3
 80007de:	d207      	bcs.n	80007f0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80007e0:	f006 fe5c 	bl	800749c <__errno>
 80007e4:	4603      	mov	r3, r0
 80007e6:	220c      	movs	r2, #12
 80007e8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80007ea:	f04f 33ff 	mov.w	r3, #4294967295
 80007ee:	e009      	b.n	8000804 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80007f0:	4b08      	ldr	r3, [pc, #32]	@ (8000814 <_sbrk+0x64>)
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80007f6:	4b07      	ldr	r3, [pc, #28]	@ (8000814 <_sbrk+0x64>)
 80007f8:	681a      	ldr	r2, [r3, #0]
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	4413      	add	r3, r2
 80007fe:	4a05      	ldr	r2, [pc, #20]	@ (8000814 <_sbrk+0x64>)
 8000800:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000802:	68fb      	ldr	r3, [r7, #12]
}
 8000804:	4618      	mov	r0, r3
 8000806:	3718      	adds	r7, #24
 8000808:	46bd      	mov	sp, r7
 800080a:	bd80      	pop	{r7, pc}
 800080c:	20005000 	.word	0x20005000
 8000810:	00000400 	.word	0x00000400
 8000814:	200000fc 	.word	0x200000fc
 8000818:	20004900 	.word	0x20004900

0800081c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800081c:	b480      	push	{r7}
 800081e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000820:	bf00      	nop
 8000822:	46bd      	mov	sp, r7
 8000824:	bc80      	pop	{r7}
 8000826:	4770      	bx	lr

08000828 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000828:	f7ff fff8 	bl	800081c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800082c:	480b      	ldr	r0, [pc, #44]	@ (800085c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800082e:	490c      	ldr	r1, [pc, #48]	@ (8000860 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000830:	4a0c      	ldr	r2, [pc, #48]	@ (8000864 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000832:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000834:	e002      	b.n	800083c <LoopCopyDataInit>

08000836 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000836:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000838:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800083a:	3304      	adds	r3, #4

0800083c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800083c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800083e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000840:	d3f9      	bcc.n	8000836 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000842:	4a09      	ldr	r2, [pc, #36]	@ (8000868 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000844:	4c09      	ldr	r4, [pc, #36]	@ (800086c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000846:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000848:	e001      	b.n	800084e <LoopFillZerobss>

0800084a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800084a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800084c:	3204      	adds	r2, #4

0800084e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800084e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000850:	d3fb      	bcc.n	800084a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000852:	f006 fe29 	bl	80074a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000856:	f7ff fd15 	bl	8000284 <main>
  bx lr
 800085a:	4770      	bx	lr
  ldr r0, =_sdata
 800085c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000860:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8000864:	08008000 	.word	0x08008000
  ldr r2, =_sbss
 8000868:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 800086c:	200048fc 	.word	0x200048fc

08000870 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000870:	e7fe      	b.n	8000870 <ADC1_2_IRQHandler>
	...

08000874 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000878:	4b08      	ldr	r3, [pc, #32]	@ (800089c <HAL_Init+0x28>)
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	4a07      	ldr	r2, [pc, #28]	@ (800089c <HAL_Init+0x28>)
 800087e:	f043 0310 	orr.w	r3, r3, #16
 8000882:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000884:	2003      	movs	r0, #3
 8000886:	f000 f8d1 	bl	8000a2c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800088a:	200f      	movs	r0, #15
 800088c:	f7ff fede 	bl	800064c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000890:	f7ff fea4 	bl	80005dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000894:	2300      	movs	r3, #0
}
 8000896:	4618      	mov	r0, r3
 8000898:	bd80      	pop	{r7, pc}
 800089a:	bf00      	nop
 800089c:	40022000 	.word	0x40022000

080008a0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80008a0:	b480      	push	{r7}
 80008a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80008a4:	4b05      	ldr	r3, [pc, #20]	@ (80008bc <HAL_IncTick+0x1c>)
 80008a6:	781b      	ldrb	r3, [r3, #0]
 80008a8:	461a      	mov	r2, r3
 80008aa:	4b05      	ldr	r3, [pc, #20]	@ (80008c0 <HAL_IncTick+0x20>)
 80008ac:	681b      	ldr	r3, [r3, #0]
 80008ae:	4413      	add	r3, r2
 80008b0:	4a03      	ldr	r2, [pc, #12]	@ (80008c0 <HAL_IncTick+0x20>)
 80008b2:	6013      	str	r3, [r2, #0]
}
 80008b4:	bf00      	nop
 80008b6:	46bd      	mov	sp, r7
 80008b8:	bc80      	pop	{r7}
 80008ba:	4770      	bx	lr
 80008bc:	2000000c 	.word	0x2000000c
 80008c0:	20000100 	.word	0x20000100

080008c4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80008c4:	b480      	push	{r7}
 80008c6:	af00      	add	r7, sp, #0
  return uwTick;
 80008c8:	4b02      	ldr	r3, [pc, #8]	@ (80008d4 <HAL_GetTick+0x10>)
 80008ca:	681b      	ldr	r3, [r3, #0]
}
 80008cc:	4618      	mov	r0, r3
 80008ce:	46bd      	mov	sp, r7
 80008d0:	bc80      	pop	{r7}
 80008d2:	4770      	bx	lr
 80008d4:	20000100 	.word	0x20000100

080008d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008d8:	b480      	push	{r7}
 80008da:	b085      	sub	sp, #20
 80008dc:	af00      	add	r7, sp, #0
 80008de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	f003 0307 	and.w	r3, r3, #7
 80008e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80008e8:	4b0c      	ldr	r3, [pc, #48]	@ (800091c <__NVIC_SetPriorityGrouping+0x44>)
 80008ea:	68db      	ldr	r3, [r3, #12]
 80008ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80008ee:	68ba      	ldr	r2, [r7, #8]
 80008f0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80008f4:	4013      	ands	r3, r2
 80008f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80008f8:	68fb      	ldr	r3, [r7, #12]
 80008fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80008fc:	68bb      	ldr	r3, [r7, #8]
 80008fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000900:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000904:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000908:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800090a:	4a04      	ldr	r2, [pc, #16]	@ (800091c <__NVIC_SetPriorityGrouping+0x44>)
 800090c:	68bb      	ldr	r3, [r7, #8]
 800090e:	60d3      	str	r3, [r2, #12]
}
 8000910:	bf00      	nop
 8000912:	3714      	adds	r7, #20
 8000914:	46bd      	mov	sp, r7
 8000916:	bc80      	pop	{r7}
 8000918:	4770      	bx	lr
 800091a:	bf00      	nop
 800091c:	e000ed00 	.word	0xe000ed00

08000920 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000920:	b480      	push	{r7}
 8000922:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000924:	4b04      	ldr	r3, [pc, #16]	@ (8000938 <__NVIC_GetPriorityGrouping+0x18>)
 8000926:	68db      	ldr	r3, [r3, #12]
 8000928:	0a1b      	lsrs	r3, r3, #8
 800092a:	f003 0307 	and.w	r3, r3, #7
}
 800092e:	4618      	mov	r0, r3
 8000930:	46bd      	mov	sp, r7
 8000932:	bc80      	pop	{r7}
 8000934:	4770      	bx	lr
 8000936:	bf00      	nop
 8000938:	e000ed00 	.word	0xe000ed00

0800093c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800093c:	b480      	push	{r7}
 800093e:	b083      	sub	sp, #12
 8000940:	af00      	add	r7, sp, #0
 8000942:	4603      	mov	r3, r0
 8000944:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000946:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800094a:	2b00      	cmp	r3, #0
 800094c:	db0b      	blt.n	8000966 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800094e:	79fb      	ldrb	r3, [r7, #7]
 8000950:	f003 021f 	and.w	r2, r3, #31
 8000954:	4906      	ldr	r1, [pc, #24]	@ (8000970 <__NVIC_EnableIRQ+0x34>)
 8000956:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800095a:	095b      	lsrs	r3, r3, #5
 800095c:	2001      	movs	r0, #1
 800095e:	fa00 f202 	lsl.w	r2, r0, r2
 8000962:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000966:	bf00      	nop
 8000968:	370c      	adds	r7, #12
 800096a:	46bd      	mov	sp, r7
 800096c:	bc80      	pop	{r7}
 800096e:	4770      	bx	lr
 8000970:	e000e100 	.word	0xe000e100

08000974 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000974:	b480      	push	{r7}
 8000976:	b083      	sub	sp, #12
 8000978:	af00      	add	r7, sp, #0
 800097a:	4603      	mov	r3, r0
 800097c:	6039      	str	r1, [r7, #0]
 800097e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000980:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000984:	2b00      	cmp	r3, #0
 8000986:	db0a      	blt.n	800099e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000988:	683b      	ldr	r3, [r7, #0]
 800098a:	b2da      	uxtb	r2, r3
 800098c:	490c      	ldr	r1, [pc, #48]	@ (80009c0 <__NVIC_SetPriority+0x4c>)
 800098e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000992:	0112      	lsls	r2, r2, #4
 8000994:	b2d2      	uxtb	r2, r2
 8000996:	440b      	add	r3, r1
 8000998:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800099c:	e00a      	b.n	80009b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800099e:	683b      	ldr	r3, [r7, #0]
 80009a0:	b2da      	uxtb	r2, r3
 80009a2:	4908      	ldr	r1, [pc, #32]	@ (80009c4 <__NVIC_SetPriority+0x50>)
 80009a4:	79fb      	ldrb	r3, [r7, #7]
 80009a6:	f003 030f 	and.w	r3, r3, #15
 80009aa:	3b04      	subs	r3, #4
 80009ac:	0112      	lsls	r2, r2, #4
 80009ae:	b2d2      	uxtb	r2, r2
 80009b0:	440b      	add	r3, r1
 80009b2:	761a      	strb	r2, [r3, #24]
}
 80009b4:	bf00      	nop
 80009b6:	370c      	adds	r7, #12
 80009b8:	46bd      	mov	sp, r7
 80009ba:	bc80      	pop	{r7}
 80009bc:	4770      	bx	lr
 80009be:	bf00      	nop
 80009c0:	e000e100 	.word	0xe000e100
 80009c4:	e000ed00 	.word	0xe000ed00

080009c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009c8:	b480      	push	{r7}
 80009ca:	b089      	sub	sp, #36	@ 0x24
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	60f8      	str	r0, [r7, #12]
 80009d0:	60b9      	str	r1, [r7, #8]
 80009d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80009d4:	68fb      	ldr	r3, [r7, #12]
 80009d6:	f003 0307 	and.w	r3, r3, #7
 80009da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80009dc:	69fb      	ldr	r3, [r7, #28]
 80009de:	f1c3 0307 	rsb	r3, r3, #7
 80009e2:	2b04      	cmp	r3, #4
 80009e4:	bf28      	it	cs
 80009e6:	2304      	movcs	r3, #4
 80009e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80009ea:	69fb      	ldr	r3, [r7, #28]
 80009ec:	3304      	adds	r3, #4
 80009ee:	2b06      	cmp	r3, #6
 80009f0:	d902      	bls.n	80009f8 <NVIC_EncodePriority+0x30>
 80009f2:	69fb      	ldr	r3, [r7, #28]
 80009f4:	3b03      	subs	r3, #3
 80009f6:	e000      	b.n	80009fa <NVIC_EncodePriority+0x32>
 80009f8:	2300      	movs	r3, #0
 80009fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009fc:	f04f 32ff 	mov.w	r2, #4294967295
 8000a00:	69bb      	ldr	r3, [r7, #24]
 8000a02:	fa02 f303 	lsl.w	r3, r2, r3
 8000a06:	43da      	mvns	r2, r3
 8000a08:	68bb      	ldr	r3, [r7, #8]
 8000a0a:	401a      	ands	r2, r3
 8000a0c:	697b      	ldr	r3, [r7, #20]
 8000a0e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a10:	f04f 31ff 	mov.w	r1, #4294967295
 8000a14:	697b      	ldr	r3, [r7, #20]
 8000a16:	fa01 f303 	lsl.w	r3, r1, r3
 8000a1a:	43d9      	mvns	r1, r3
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a20:	4313      	orrs	r3, r2
         );
}
 8000a22:	4618      	mov	r0, r3
 8000a24:	3724      	adds	r7, #36	@ 0x24
 8000a26:	46bd      	mov	sp, r7
 8000a28:	bc80      	pop	{r7}
 8000a2a:	4770      	bx	lr

08000a2c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b082      	sub	sp, #8
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000a34:	6878      	ldr	r0, [r7, #4]
 8000a36:	f7ff ff4f 	bl	80008d8 <__NVIC_SetPriorityGrouping>
}
 8000a3a:	bf00      	nop
 8000a3c:	3708      	adds	r7, #8
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	bd80      	pop	{r7, pc}

08000a42 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000a42:	b580      	push	{r7, lr}
 8000a44:	b086      	sub	sp, #24
 8000a46:	af00      	add	r7, sp, #0
 8000a48:	4603      	mov	r3, r0
 8000a4a:	60b9      	str	r1, [r7, #8]
 8000a4c:	607a      	str	r2, [r7, #4]
 8000a4e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000a50:	2300      	movs	r3, #0
 8000a52:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000a54:	f7ff ff64 	bl	8000920 <__NVIC_GetPriorityGrouping>
 8000a58:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a5a:	687a      	ldr	r2, [r7, #4]
 8000a5c:	68b9      	ldr	r1, [r7, #8]
 8000a5e:	6978      	ldr	r0, [r7, #20]
 8000a60:	f7ff ffb2 	bl	80009c8 <NVIC_EncodePriority>
 8000a64:	4602      	mov	r2, r0
 8000a66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a6a:	4611      	mov	r1, r2
 8000a6c:	4618      	mov	r0, r3
 8000a6e:	f7ff ff81 	bl	8000974 <__NVIC_SetPriority>
}
 8000a72:	bf00      	nop
 8000a74:	3718      	adds	r7, #24
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bd80      	pop	{r7, pc}

08000a7a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a7a:	b580      	push	{r7, lr}
 8000a7c:	b082      	sub	sp, #8
 8000a7e:	af00      	add	r7, sp, #0
 8000a80:	4603      	mov	r3, r0
 8000a82:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a88:	4618      	mov	r0, r3
 8000a8a:	f7ff ff57 	bl	800093c <__NVIC_EnableIRQ>
}
 8000a8e:	bf00      	nop
 8000a90:	3708      	adds	r7, #8
 8000a92:	46bd      	mov	sp, r7
 8000a94:	bd80      	pop	{r7, pc}
	...

08000a98 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a98:	b480      	push	{r7}
 8000a9a:	b08b      	sub	sp, #44	@ 0x2c
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]
 8000aa0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000aaa:	e169      	b.n	8000d80 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000aac:	2201      	movs	r2, #1
 8000aae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ab4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000ab6:	683b      	ldr	r3, [r7, #0]
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	69fa      	ldr	r2, [r7, #28]
 8000abc:	4013      	ands	r3, r2
 8000abe:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000ac0:	69ba      	ldr	r2, [r7, #24]
 8000ac2:	69fb      	ldr	r3, [r7, #28]
 8000ac4:	429a      	cmp	r2, r3
 8000ac6:	f040 8158 	bne.w	8000d7a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000aca:	683b      	ldr	r3, [r7, #0]
 8000acc:	685b      	ldr	r3, [r3, #4]
 8000ace:	4a9a      	ldr	r2, [pc, #616]	@ (8000d38 <HAL_GPIO_Init+0x2a0>)
 8000ad0:	4293      	cmp	r3, r2
 8000ad2:	d05e      	beq.n	8000b92 <HAL_GPIO_Init+0xfa>
 8000ad4:	4a98      	ldr	r2, [pc, #608]	@ (8000d38 <HAL_GPIO_Init+0x2a0>)
 8000ad6:	4293      	cmp	r3, r2
 8000ad8:	d875      	bhi.n	8000bc6 <HAL_GPIO_Init+0x12e>
 8000ada:	4a98      	ldr	r2, [pc, #608]	@ (8000d3c <HAL_GPIO_Init+0x2a4>)
 8000adc:	4293      	cmp	r3, r2
 8000ade:	d058      	beq.n	8000b92 <HAL_GPIO_Init+0xfa>
 8000ae0:	4a96      	ldr	r2, [pc, #600]	@ (8000d3c <HAL_GPIO_Init+0x2a4>)
 8000ae2:	4293      	cmp	r3, r2
 8000ae4:	d86f      	bhi.n	8000bc6 <HAL_GPIO_Init+0x12e>
 8000ae6:	4a96      	ldr	r2, [pc, #600]	@ (8000d40 <HAL_GPIO_Init+0x2a8>)
 8000ae8:	4293      	cmp	r3, r2
 8000aea:	d052      	beq.n	8000b92 <HAL_GPIO_Init+0xfa>
 8000aec:	4a94      	ldr	r2, [pc, #592]	@ (8000d40 <HAL_GPIO_Init+0x2a8>)
 8000aee:	4293      	cmp	r3, r2
 8000af0:	d869      	bhi.n	8000bc6 <HAL_GPIO_Init+0x12e>
 8000af2:	4a94      	ldr	r2, [pc, #592]	@ (8000d44 <HAL_GPIO_Init+0x2ac>)
 8000af4:	4293      	cmp	r3, r2
 8000af6:	d04c      	beq.n	8000b92 <HAL_GPIO_Init+0xfa>
 8000af8:	4a92      	ldr	r2, [pc, #584]	@ (8000d44 <HAL_GPIO_Init+0x2ac>)
 8000afa:	4293      	cmp	r3, r2
 8000afc:	d863      	bhi.n	8000bc6 <HAL_GPIO_Init+0x12e>
 8000afe:	4a92      	ldr	r2, [pc, #584]	@ (8000d48 <HAL_GPIO_Init+0x2b0>)
 8000b00:	4293      	cmp	r3, r2
 8000b02:	d046      	beq.n	8000b92 <HAL_GPIO_Init+0xfa>
 8000b04:	4a90      	ldr	r2, [pc, #576]	@ (8000d48 <HAL_GPIO_Init+0x2b0>)
 8000b06:	4293      	cmp	r3, r2
 8000b08:	d85d      	bhi.n	8000bc6 <HAL_GPIO_Init+0x12e>
 8000b0a:	2b12      	cmp	r3, #18
 8000b0c:	d82a      	bhi.n	8000b64 <HAL_GPIO_Init+0xcc>
 8000b0e:	2b12      	cmp	r3, #18
 8000b10:	d859      	bhi.n	8000bc6 <HAL_GPIO_Init+0x12e>
 8000b12:	a201      	add	r2, pc, #4	@ (adr r2, 8000b18 <HAL_GPIO_Init+0x80>)
 8000b14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b18:	08000b93 	.word	0x08000b93
 8000b1c:	08000b6d 	.word	0x08000b6d
 8000b20:	08000b7f 	.word	0x08000b7f
 8000b24:	08000bc1 	.word	0x08000bc1
 8000b28:	08000bc7 	.word	0x08000bc7
 8000b2c:	08000bc7 	.word	0x08000bc7
 8000b30:	08000bc7 	.word	0x08000bc7
 8000b34:	08000bc7 	.word	0x08000bc7
 8000b38:	08000bc7 	.word	0x08000bc7
 8000b3c:	08000bc7 	.word	0x08000bc7
 8000b40:	08000bc7 	.word	0x08000bc7
 8000b44:	08000bc7 	.word	0x08000bc7
 8000b48:	08000bc7 	.word	0x08000bc7
 8000b4c:	08000bc7 	.word	0x08000bc7
 8000b50:	08000bc7 	.word	0x08000bc7
 8000b54:	08000bc7 	.word	0x08000bc7
 8000b58:	08000bc7 	.word	0x08000bc7
 8000b5c:	08000b75 	.word	0x08000b75
 8000b60:	08000b89 	.word	0x08000b89
 8000b64:	4a79      	ldr	r2, [pc, #484]	@ (8000d4c <HAL_GPIO_Init+0x2b4>)
 8000b66:	4293      	cmp	r3, r2
 8000b68:	d013      	beq.n	8000b92 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000b6a:	e02c      	b.n	8000bc6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000b6c:	683b      	ldr	r3, [r7, #0]
 8000b6e:	68db      	ldr	r3, [r3, #12]
 8000b70:	623b      	str	r3, [r7, #32]
          break;
 8000b72:	e029      	b.n	8000bc8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000b74:	683b      	ldr	r3, [r7, #0]
 8000b76:	68db      	ldr	r3, [r3, #12]
 8000b78:	3304      	adds	r3, #4
 8000b7a:	623b      	str	r3, [r7, #32]
          break;
 8000b7c:	e024      	b.n	8000bc8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000b7e:	683b      	ldr	r3, [r7, #0]
 8000b80:	68db      	ldr	r3, [r3, #12]
 8000b82:	3308      	adds	r3, #8
 8000b84:	623b      	str	r3, [r7, #32]
          break;
 8000b86:	e01f      	b.n	8000bc8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000b88:	683b      	ldr	r3, [r7, #0]
 8000b8a:	68db      	ldr	r3, [r3, #12]
 8000b8c:	330c      	adds	r3, #12
 8000b8e:	623b      	str	r3, [r7, #32]
          break;
 8000b90:	e01a      	b.n	8000bc8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000b92:	683b      	ldr	r3, [r7, #0]
 8000b94:	689b      	ldr	r3, [r3, #8]
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d102      	bne.n	8000ba0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000b9a:	2304      	movs	r3, #4
 8000b9c:	623b      	str	r3, [r7, #32]
          break;
 8000b9e:	e013      	b.n	8000bc8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000ba0:	683b      	ldr	r3, [r7, #0]
 8000ba2:	689b      	ldr	r3, [r3, #8]
 8000ba4:	2b01      	cmp	r3, #1
 8000ba6:	d105      	bne.n	8000bb4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000ba8:	2308      	movs	r3, #8
 8000baa:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	69fa      	ldr	r2, [r7, #28]
 8000bb0:	611a      	str	r2, [r3, #16]
          break;
 8000bb2:	e009      	b.n	8000bc8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000bb4:	2308      	movs	r3, #8
 8000bb6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	69fa      	ldr	r2, [r7, #28]
 8000bbc:	615a      	str	r2, [r3, #20]
          break;
 8000bbe:	e003      	b.n	8000bc8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	623b      	str	r3, [r7, #32]
          break;
 8000bc4:	e000      	b.n	8000bc8 <HAL_GPIO_Init+0x130>
          break;
 8000bc6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000bc8:	69bb      	ldr	r3, [r7, #24]
 8000bca:	2bff      	cmp	r3, #255	@ 0xff
 8000bcc:	d801      	bhi.n	8000bd2 <HAL_GPIO_Init+0x13a>
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	e001      	b.n	8000bd6 <HAL_GPIO_Init+0x13e>
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	3304      	adds	r3, #4
 8000bd6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000bd8:	69bb      	ldr	r3, [r7, #24]
 8000bda:	2bff      	cmp	r3, #255	@ 0xff
 8000bdc:	d802      	bhi.n	8000be4 <HAL_GPIO_Init+0x14c>
 8000bde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000be0:	009b      	lsls	r3, r3, #2
 8000be2:	e002      	b.n	8000bea <HAL_GPIO_Init+0x152>
 8000be4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000be6:	3b08      	subs	r3, #8
 8000be8:	009b      	lsls	r3, r3, #2
 8000bea:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000bec:	697b      	ldr	r3, [r7, #20]
 8000bee:	681a      	ldr	r2, [r3, #0]
 8000bf0:	210f      	movs	r1, #15
 8000bf2:	693b      	ldr	r3, [r7, #16]
 8000bf4:	fa01 f303 	lsl.w	r3, r1, r3
 8000bf8:	43db      	mvns	r3, r3
 8000bfa:	401a      	ands	r2, r3
 8000bfc:	6a39      	ldr	r1, [r7, #32]
 8000bfe:	693b      	ldr	r3, [r7, #16]
 8000c00:	fa01 f303 	lsl.w	r3, r1, r3
 8000c04:	431a      	orrs	r2, r3
 8000c06:	697b      	ldr	r3, [r7, #20]
 8000c08:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000c0a:	683b      	ldr	r3, [r7, #0]
 8000c0c:	685b      	ldr	r3, [r3, #4]
 8000c0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	f000 80b1 	beq.w	8000d7a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000c18:	4b4d      	ldr	r3, [pc, #308]	@ (8000d50 <HAL_GPIO_Init+0x2b8>)
 8000c1a:	699b      	ldr	r3, [r3, #24]
 8000c1c:	4a4c      	ldr	r2, [pc, #304]	@ (8000d50 <HAL_GPIO_Init+0x2b8>)
 8000c1e:	f043 0301 	orr.w	r3, r3, #1
 8000c22:	6193      	str	r3, [r2, #24]
 8000c24:	4b4a      	ldr	r3, [pc, #296]	@ (8000d50 <HAL_GPIO_Init+0x2b8>)
 8000c26:	699b      	ldr	r3, [r3, #24]
 8000c28:	f003 0301 	and.w	r3, r3, #1
 8000c2c:	60bb      	str	r3, [r7, #8]
 8000c2e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000c30:	4a48      	ldr	r2, [pc, #288]	@ (8000d54 <HAL_GPIO_Init+0x2bc>)
 8000c32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c34:	089b      	lsrs	r3, r3, #2
 8000c36:	3302      	adds	r3, #2
 8000c38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c3c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000c3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c40:	f003 0303 	and.w	r3, r3, #3
 8000c44:	009b      	lsls	r3, r3, #2
 8000c46:	220f      	movs	r2, #15
 8000c48:	fa02 f303 	lsl.w	r3, r2, r3
 8000c4c:	43db      	mvns	r3, r3
 8000c4e:	68fa      	ldr	r2, [r7, #12]
 8000c50:	4013      	ands	r3, r2
 8000c52:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	4a40      	ldr	r2, [pc, #256]	@ (8000d58 <HAL_GPIO_Init+0x2c0>)
 8000c58:	4293      	cmp	r3, r2
 8000c5a:	d013      	beq.n	8000c84 <HAL_GPIO_Init+0x1ec>
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	4a3f      	ldr	r2, [pc, #252]	@ (8000d5c <HAL_GPIO_Init+0x2c4>)
 8000c60:	4293      	cmp	r3, r2
 8000c62:	d00d      	beq.n	8000c80 <HAL_GPIO_Init+0x1e8>
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	4a3e      	ldr	r2, [pc, #248]	@ (8000d60 <HAL_GPIO_Init+0x2c8>)
 8000c68:	4293      	cmp	r3, r2
 8000c6a:	d007      	beq.n	8000c7c <HAL_GPIO_Init+0x1e4>
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	4a3d      	ldr	r2, [pc, #244]	@ (8000d64 <HAL_GPIO_Init+0x2cc>)
 8000c70:	4293      	cmp	r3, r2
 8000c72:	d101      	bne.n	8000c78 <HAL_GPIO_Init+0x1e0>
 8000c74:	2303      	movs	r3, #3
 8000c76:	e006      	b.n	8000c86 <HAL_GPIO_Init+0x1ee>
 8000c78:	2304      	movs	r3, #4
 8000c7a:	e004      	b.n	8000c86 <HAL_GPIO_Init+0x1ee>
 8000c7c:	2302      	movs	r3, #2
 8000c7e:	e002      	b.n	8000c86 <HAL_GPIO_Init+0x1ee>
 8000c80:	2301      	movs	r3, #1
 8000c82:	e000      	b.n	8000c86 <HAL_GPIO_Init+0x1ee>
 8000c84:	2300      	movs	r3, #0
 8000c86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000c88:	f002 0203 	and.w	r2, r2, #3
 8000c8c:	0092      	lsls	r2, r2, #2
 8000c8e:	4093      	lsls	r3, r2
 8000c90:	68fa      	ldr	r2, [r7, #12]
 8000c92:	4313      	orrs	r3, r2
 8000c94:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000c96:	492f      	ldr	r1, [pc, #188]	@ (8000d54 <HAL_GPIO_Init+0x2bc>)
 8000c98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c9a:	089b      	lsrs	r3, r3, #2
 8000c9c:	3302      	adds	r3, #2
 8000c9e:	68fa      	ldr	r2, [r7, #12]
 8000ca0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000ca4:	683b      	ldr	r3, [r7, #0]
 8000ca6:	685b      	ldr	r3, [r3, #4]
 8000ca8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d006      	beq.n	8000cbe <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000cb0:	4b2d      	ldr	r3, [pc, #180]	@ (8000d68 <HAL_GPIO_Init+0x2d0>)
 8000cb2:	689a      	ldr	r2, [r3, #8]
 8000cb4:	492c      	ldr	r1, [pc, #176]	@ (8000d68 <HAL_GPIO_Init+0x2d0>)
 8000cb6:	69bb      	ldr	r3, [r7, #24]
 8000cb8:	4313      	orrs	r3, r2
 8000cba:	608b      	str	r3, [r1, #8]
 8000cbc:	e006      	b.n	8000ccc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000cbe:	4b2a      	ldr	r3, [pc, #168]	@ (8000d68 <HAL_GPIO_Init+0x2d0>)
 8000cc0:	689a      	ldr	r2, [r3, #8]
 8000cc2:	69bb      	ldr	r3, [r7, #24]
 8000cc4:	43db      	mvns	r3, r3
 8000cc6:	4928      	ldr	r1, [pc, #160]	@ (8000d68 <HAL_GPIO_Init+0x2d0>)
 8000cc8:	4013      	ands	r3, r2
 8000cca:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000ccc:	683b      	ldr	r3, [r7, #0]
 8000cce:	685b      	ldr	r3, [r3, #4]
 8000cd0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d006      	beq.n	8000ce6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000cd8:	4b23      	ldr	r3, [pc, #140]	@ (8000d68 <HAL_GPIO_Init+0x2d0>)
 8000cda:	68da      	ldr	r2, [r3, #12]
 8000cdc:	4922      	ldr	r1, [pc, #136]	@ (8000d68 <HAL_GPIO_Init+0x2d0>)
 8000cde:	69bb      	ldr	r3, [r7, #24]
 8000ce0:	4313      	orrs	r3, r2
 8000ce2:	60cb      	str	r3, [r1, #12]
 8000ce4:	e006      	b.n	8000cf4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000ce6:	4b20      	ldr	r3, [pc, #128]	@ (8000d68 <HAL_GPIO_Init+0x2d0>)
 8000ce8:	68da      	ldr	r2, [r3, #12]
 8000cea:	69bb      	ldr	r3, [r7, #24]
 8000cec:	43db      	mvns	r3, r3
 8000cee:	491e      	ldr	r1, [pc, #120]	@ (8000d68 <HAL_GPIO_Init+0x2d0>)
 8000cf0:	4013      	ands	r3, r2
 8000cf2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000cf4:	683b      	ldr	r3, [r7, #0]
 8000cf6:	685b      	ldr	r3, [r3, #4]
 8000cf8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d006      	beq.n	8000d0e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000d00:	4b19      	ldr	r3, [pc, #100]	@ (8000d68 <HAL_GPIO_Init+0x2d0>)
 8000d02:	685a      	ldr	r2, [r3, #4]
 8000d04:	4918      	ldr	r1, [pc, #96]	@ (8000d68 <HAL_GPIO_Init+0x2d0>)
 8000d06:	69bb      	ldr	r3, [r7, #24]
 8000d08:	4313      	orrs	r3, r2
 8000d0a:	604b      	str	r3, [r1, #4]
 8000d0c:	e006      	b.n	8000d1c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000d0e:	4b16      	ldr	r3, [pc, #88]	@ (8000d68 <HAL_GPIO_Init+0x2d0>)
 8000d10:	685a      	ldr	r2, [r3, #4]
 8000d12:	69bb      	ldr	r3, [r7, #24]
 8000d14:	43db      	mvns	r3, r3
 8000d16:	4914      	ldr	r1, [pc, #80]	@ (8000d68 <HAL_GPIO_Init+0x2d0>)
 8000d18:	4013      	ands	r3, r2
 8000d1a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000d1c:	683b      	ldr	r3, [r7, #0]
 8000d1e:	685b      	ldr	r3, [r3, #4]
 8000d20:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d021      	beq.n	8000d6c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000d28:	4b0f      	ldr	r3, [pc, #60]	@ (8000d68 <HAL_GPIO_Init+0x2d0>)
 8000d2a:	681a      	ldr	r2, [r3, #0]
 8000d2c:	490e      	ldr	r1, [pc, #56]	@ (8000d68 <HAL_GPIO_Init+0x2d0>)
 8000d2e:	69bb      	ldr	r3, [r7, #24]
 8000d30:	4313      	orrs	r3, r2
 8000d32:	600b      	str	r3, [r1, #0]
 8000d34:	e021      	b.n	8000d7a <HAL_GPIO_Init+0x2e2>
 8000d36:	bf00      	nop
 8000d38:	10320000 	.word	0x10320000
 8000d3c:	10310000 	.word	0x10310000
 8000d40:	10220000 	.word	0x10220000
 8000d44:	10210000 	.word	0x10210000
 8000d48:	10120000 	.word	0x10120000
 8000d4c:	10110000 	.word	0x10110000
 8000d50:	40021000 	.word	0x40021000
 8000d54:	40010000 	.word	0x40010000
 8000d58:	40010800 	.word	0x40010800
 8000d5c:	40010c00 	.word	0x40010c00
 8000d60:	40011000 	.word	0x40011000
 8000d64:	40011400 	.word	0x40011400
 8000d68:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000d6c:	4b0b      	ldr	r3, [pc, #44]	@ (8000d9c <HAL_GPIO_Init+0x304>)
 8000d6e:	681a      	ldr	r2, [r3, #0]
 8000d70:	69bb      	ldr	r3, [r7, #24]
 8000d72:	43db      	mvns	r3, r3
 8000d74:	4909      	ldr	r1, [pc, #36]	@ (8000d9c <HAL_GPIO_Init+0x304>)
 8000d76:	4013      	ands	r3, r2
 8000d78:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000d7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d7c:	3301      	adds	r3, #1
 8000d7e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d80:	683b      	ldr	r3, [r7, #0]
 8000d82:	681a      	ldr	r2, [r3, #0]
 8000d84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d86:	fa22 f303 	lsr.w	r3, r2, r3
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	f47f ae8e 	bne.w	8000aac <HAL_GPIO_Init+0x14>
  }
}
 8000d90:	bf00      	nop
 8000d92:	bf00      	nop
 8000d94:	372c      	adds	r7, #44	@ 0x2c
 8000d96:	46bd      	mov	sp, r7
 8000d98:	bc80      	pop	{r7}
 8000d9a:	4770      	bx	lr
 8000d9c:	40010400 	.word	0x40010400

08000da0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000da0:	b480      	push	{r7}
 8000da2:	b083      	sub	sp, #12
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
 8000da8:	460b      	mov	r3, r1
 8000daa:	807b      	strh	r3, [r7, #2]
 8000dac:	4613      	mov	r3, r2
 8000dae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000db0:	787b      	ldrb	r3, [r7, #1]
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d003      	beq.n	8000dbe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000db6:	887a      	ldrh	r2, [r7, #2]
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000dbc:	e003      	b.n	8000dc6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000dbe:	887b      	ldrh	r3, [r7, #2]
 8000dc0:	041a      	lsls	r2, r3, #16
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	611a      	str	r2, [r3, #16]
}
 8000dc6:	bf00      	nop
 8000dc8:	370c      	adds	r7, #12
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bc80      	pop	{r7}
 8000dce:	4770      	bx	lr

08000dd0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b082      	sub	sp, #8
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000dda:	4b08      	ldr	r3, [pc, #32]	@ (8000dfc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000ddc:	695a      	ldr	r2, [r3, #20]
 8000dde:	88fb      	ldrh	r3, [r7, #6]
 8000de0:	4013      	ands	r3, r2
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d006      	beq.n	8000df4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000de6:	4a05      	ldr	r2, [pc, #20]	@ (8000dfc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000de8:	88fb      	ldrh	r3, [r7, #6]
 8000dea:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000dec:	88fb      	ldrh	r3, [r7, #6]
 8000dee:	4618      	mov	r0, r3
 8000df0:	f7ff fbdc 	bl	80005ac <HAL_GPIO_EXTI_Callback>
  }
}
 8000df4:	bf00      	nop
 8000df6:	3708      	adds	r7, #8
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	bd80      	pop	{r7, pc}
 8000dfc:	40010400 	.word	0x40010400

08000e00 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b086      	sub	sp, #24
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d101      	bne.n	8000e12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000e0e:	2301      	movs	r3, #1
 8000e10:	e272      	b.n	80012f8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	f003 0301 	and.w	r3, r3, #1
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	f000 8087 	beq.w	8000f2e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000e20:	4b92      	ldr	r3, [pc, #584]	@ (800106c <HAL_RCC_OscConfig+0x26c>)
 8000e22:	685b      	ldr	r3, [r3, #4]
 8000e24:	f003 030c 	and.w	r3, r3, #12
 8000e28:	2b04      	cmp	r3, #4
 8000e2a:	d00c      	beq.n	8000e46 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000e2c:	4b8f      	ldr	r3, [pc, #572]	@ (800106c <HAL_RCC_OscConfig+0x26c>)
 8000e2e:	685b      	ldr	r3, [r3, #4]
 8000e30:	f003 030c 	and.w	r3, r3, #12
 8000e34:	2b08      	cmp	r3, #8
 8000e36:	d112      	bne.n	8000e5e <HAL_RCC_OscConfig+0x5e>
 8000e38:	4b8c      	ldr	r3, [pc, #560]	@ (800106c <HAL_RCC_OscConfig+0x26c>)
 8000e3a:	685b      	ldr	r3, [r3, #4]
 8000e3c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000e40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000e44:	d10b      	bne.n	8000e5e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e46:	4b89      	ldr	r3, [pc, #548]	@ (800106c <HAL_RCC_OscConfig+0x26c>)
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d06c      	beq.n	8000f2c <HAL_RCC_OscConfig+0x12c>
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	685b      	ldr	r3, [r3, #4]
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d168      	bne.n	8000f2c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000e5a:	2301      	movs	r3, #1
 8000e5c:	e24c      	b.n	80012f8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	685b      	ldr	r3, [r3, #4]
 8000e62:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000e66:	d106      	bne.n	8000e76 <HAL_RCC_OscConfig+0x76>
 8000e68:	4b80      	ldr	r3, [pc, #512]	@ (800106c <HAL_RCC_OscConfig+0x26c>)
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	4a7f      	ldr	r2, [pc, #508]	@ (800106c <HAL_RCC_OscConfig+0x26c>)
 8000e6e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000e72:	6013      	str	r3, [r2, #0]
 8000e74:	e02e      	b.n	8000ed4 <HAL_RCC_OscConfig+0xd4>
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	685b      	ldr	r3, [r3, #4]
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d10c      	bne.n	8000e98 <HAL_RCC_OscConfig+0x98>
 8000e7e:	4b7b      	ldr	r3, [pc, #492]	@ (800106c <HAL_RCC_OscConfig+0x26c>)
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	4a7a      	ldr	r2, [pc, #488]	@ (800106c <HAL_RCC_OscConfig+0x26c>)
 8000e84:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000e88:	6013      	str	r3, [r2, #0]
 8000e8a:	4b78      	ldr	r3, [pc, #480]	@ (800106c <HAL_RCC_OscConfig+0x26c>)
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	4a77      	ldr	r2, [pc, #476]	@ (800106c <HAL_RCC_OscConfig+0x26c>)
 8000e90:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000e94:	6013      	str	r3, [r2, #0]
 8000e96:	e01d      	b.n	8000ed4 <HAL_RCC_OscConfig+0xd4>
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	685b      	ldr	r3, [r3, #4]
 8000e9c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000ea0:	d10c      	bne.n	8000ebc <HAL_RCC_OscConfig+0xbc>
 8000ea2:	4b72      	ldr	r3, [pc, #456]	@ (800106c <HAL_RCC_OscConfig+0x26c>)
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	4a71      	ldr	r2, [pc, #452]	@ (800106c <HAL_RCC_OscConfig+0x26c>)
 8000ea8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000eac:	6013      	str	r3, [r2, #0]
 8000eae:	4b6f      	ldr	r3, [pc, #444]	@ (800106c <HAL_RCC_OscConfig+0x26c>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	4a6e      	ldr	r2, [pc, #440]	@ (800106c <HAL_RCC_OscConfig+0x26c>)
 8000eb4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000eb8:	6013      	str	r3, [r2, #0]
 8000eba:	e00b      	b.n	8000ed4 <HAL_RCC_OscConfig+0xd4>
 8000ebc:	4b6b      	ldr	r3, [pc, #428]	@ (800106c <HAL_RCC_OscConfig+0x26c>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	4a6a      	ldr	r2, [pc, #424]	@ (800106c <HAL_RCC_OscConfig+0x26c>)
 8000ec2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000ec6:	6013      	str	r3, [r2, #0]
 8000ec8:	4b68      	ldr	r3, [pc, #416]	@ (800106c <HAL_RCC_OscConfig+0x26c>)
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	4a67      	ldr	r2, [pc, #412]	@ (800106c <HAL_RCC_OscConfig+0x26c>)
 8000ece:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000ed2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	685b      	ldr	r3, [r3, #4]
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d013      	beq.n	8000f04 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000edc:	f7ff fcf2 	bl	80008c4 <HAL_GetTick>
 8000ee0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ee2:	e008      	b.n	8000ef6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ee4:	f7ff fcee 	bl	80008c4 <HAL_GetTick>
 8000ee8:	4602      	mov	r2, r0
 8000eea:	693b      	ldr	r3, [r7, #16]
 8000eec:	1ad3      	subs	r3, r2, r3
 8000eee:	2b64      	cmp	r3, #100	@ 0x64
 8000ef0:	d901      	bls.n	8000ef6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000ef2:	2303      	movs	r3, #3
 8000ef4:	e200      	b.n	80012f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ef6:	4b5d      	ldr	r3, [pc, #372]	@ (800106c <HAL_RCC_OscConfig+0x26c>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d0f0      	beq.n	8000ee4 <HAL_RCC_OscConfig+0xe4>
 8000f02:	e014      	b.n	8000f2e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f04:	f7ff fcde 	bl	80008c4 <HAL_GetTick>
 8000f08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f0a:	e008      	b.n	8000f1e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f0c:	f7ff fcda 	bl	80008c4 <HAL_GetTick>
 8000f10:	4602      	mov	r2, r0
 8000f12:	693b      	ldr	r3, [r7, #16]
 8000f14:	1ad3      	subs	r3, r2, r3
 8000f16:	2b64      	cmp	r3, #100	@ 0x64
 8000f18:	d901      	bls.n	8000f1e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000f1a:	2303      	movs	r3, #3
 8000f1c:	e1ec      	b.n	80012f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f1e:	4b53      	ldr	r3, [pc, #332]	@ (800106c <HAL_RCC_OscConfig+0x26c>)
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d1f0      	bne.n	8000f0c <HAL_RCC_OscConfig+0x10c>
 8000f2a:	e000      	b.n	8000f2e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f2c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	f003 0302 	and.w	r3, r3, #2
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d063      	beq.n	8001002 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000f3a:	4b4c      	ldr	r3, [pc, #304]	@ (800106c <HAL_RCC_OscConfig+0x26c>)
 8000f3c:	685b      	ldr	r3, [r3, #4]
 8000f3e:	f003 030c 	and.w	r3, r3, #12
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d00b      	beq.n	8000f5e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000f46:	4b49      	ldr	r3, [pc, #292]	@ (800106c <HAL_RCC_OscConfig+0x26c>)
 8000f48:	685b      	ldr	r3, [r3, #4]
 8000f4a:	f003 030c 	and.w	r3, r3, #12
 8000f4e:	2b08      	cmp	r3, #8
 8000f50:	d11c      	bne.n	8000f8c <HAL_RCC_OscConfig+0x18c>
 8000f52:	4b46      	ldr	r3, [pc, #280]	@ (800106c <HAL_RCC_OscConfig+0x26c>)
 8000f54:	685b      	ldr	r3, [r3, #4]
 8000f56:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d116      	bne.n	8000f8c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f5e:	4b43      	ldr	r3, [pc, #268]	@ (800106c <HAL_RCC_OscConfig+0x26c>)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	f003 0302 	and.w	r3, r3, #2
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d005      	beq.n	8000f76 <HAL_RCC_OscConfig+0x176>
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	691b      	ldr	r3, [r3, #16]
 8000f6e:	2b01      	cmp	r3, #1
 8000f70:	d001      	beq.n	8000f76 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000f72:	2301      	movs	r3, #1
 8000f74:	e1c0      	b.n	80012f8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f76:	4b3d      	ldr	r3, [pc, #244]	@ (800106c <HAL_RCC_OscConfig+0x26c>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	695b      	ldr	r3, [r3, #20]
 8000f82:	00db      	lsls	r3, r3, #3
 8000f84:	4939      	ldr	r1, [pc, #228]	@ (800106c <HAL_RCC_OscConfig+0x26c>)
 8000f86:	4313      	orrs	r3, r2
 8000f88:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f8a:	e03a      	b.n	8001002 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	691b      	ldr	r3, [r3, #16]
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d020      	beq.n	8000fd6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000f94:	4b36      	ldr	r3, [pc, #216]	@ (8001070 <HAL_RCC_OscConfig+0x270>)
 8000f96:	2201      	movs	r2, #1
 8000f98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f9a:	f7ff fc93 	bl	80008c4 <HAL_GetTick>
 8000f9e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fa0:	e008      	b.n	8000fb4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000fa2:	f7ff fc8f 	bl	80008c4 <HAL_GetTick>
 8000fa6:	4602      	mov	r2, r0
 8000fa8:	693b      	ldr	r3, [r7, #16]
 8000faa:	1ad3      	subs	r3, r2, r3
 8000fac:	2b02      	cmp	r3, #2
 8000fae:	d901      	bls.n	8000fb4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000fb0:	2303      	movs	r3, #3
 8000fb2:	e1a1      	b.n	80012f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fb4:	4b2d      	ldr	r3, [pc, #180]	@ (800106c <HAL_RCC_OscConfig+0x26c>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	f003 0302 	and.w	r3, r3, #2
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d0f0      	beq.n	8000fa2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fc0:	4b2a      	ldr	r3, [pc, #168]	@ (800106c <HAL_RCC_OscConfig+0x26c>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	695b      	ldr	r3, [r3, #20]
 8000fcc:	00db      	lsls	r3, r3, #3
 8000fce:	4927      	ldr	r1, [pc, #156]	@ (800106c <HAL_RCC_OscConfig+0x26c>)
 8000fd0:	4313      	orrs	r3, r2
 8000fd2:	600b      	str	r3, [r1, #0]
 8000fd4:	e015      	b.n	8001002 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000fd6:	4b26      	ldr	r3, [pc, #152]	@ (8001070 <HAL_RCC_OscConfig+0x270>)
 8000fd8:	2200      	movs	r2, #0
 8000fda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fdc:	f7ff fc72 	bl	80008c4 <HAL_GetTick>
 8000fe0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000fe2:	e008      	b.n	8000ff6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000fe4:	f7ff fc6e 	bl	80008c4 <HAL_GetTick>
 8000fe8:	4602      	mov	r2, r0
 8000fea:	693b      	ldr	r3, [r7, #16]
 8000fec:	1ad3      	subs	r3, r2, r3
 8000fee:	2b02      	cmp	r3, #2
 8000ff0:	d901      	bls.n	8000ff6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000ff2:	2303      	movs	r3, #3
 8000ff4:	e180      	b.n	80012f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000ff6:	4b1d      	ldr	r3, [pc, #116]	@ (800106c <HAL_RCC_OscConfig+0x26c>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	f003 0302 	and.w	r3, r3, #2
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d1f0      	bne.n	8000fe4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	f003 0308 	and.w	r3, r3, #8
 800100a:	2b00      	cmp	r3, #0
 800100c:	d03a      	beq.n	8001084 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	699b      	ldr	r3, [r3, #24]
 8001012:	2b00      	cmp	r3, #0
 8001014:	d019      	beq.n	800104a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001016:	4b17      	ldr	r3, [pc, #92]	@ (8001074 <HAL_RCC_OscConfig+0x274>)
 8001018:	2201      	movs	r2, #1
 800101a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800101c:	f7ff fc52 	bl	80008c4 <HAL_GetTick>
 8001020:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001022:	e008      	b.n	8001036 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001024:	f7ff fc4e 	bl	80008c4 <HAL_GetTick>
 8001028:	4602      	mov	r2, r0
 800102a:	693b      	ldr	r3, [r7, #16]
 800102c:	1ad3      	subs	r3, r2, r3
 800102e:	2b02      	cmp	r3, #2
 8001030:	d901      	bls.n	8001036 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001032:	2303      	movs	r3, #3
 8001034:	e160      	b.n	80012f8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001036:	4b0d      	ldr	r3, [pc, #52]	@ (800106c <HAL_RCC_OscConfig+0x26c>)
 8001038:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800103a:	f003 0302 	and.w	r3, r3, #2
 800103e:	2b00      	cmp	r3, #0
 8001040:	d0f0      	beq.n	8001024 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001042:	2001      	movs	r0, #1
 8001044:	f000 faea 	bl	800161c <RCC_Delay>
 8001048:	e01c      	b.n	8001084 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800104a:	4b0a      	ldr	r3, [pc, #40]	@ (8001074 <HAL_RCC_OscConfig+0x274>)
 800104c:	2200      	movs	r2, #0
 800104e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001050:	f7ff fc38 	bl	80008c4 <HAL_GetTick>
 8001054:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001056:	e00f      	b.n	8001078 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001058:	f7ff fc34 	bl	80008c4 <HAL_GetTick>
 800105c:	4602      	mov	r2, r0
 800105e:	693b      	ldr	r3, [r7, #16]
 8001060:	1ad3      	subs	r3, r2, r3
 8001062:	2b02      	cmp	r3, #2
 8001064:	d908      	bls.n	8001078 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001066:	2303      	movs	r3, #3
 8001068:	e146      	b.n	80012f8 <HAL_RCC_OscConfig+0x4f8>
 800106a:	bf00      	nop
 800106c:	40021000 	.word	0x40021000
 8001070:	42420000 	.word	0x42420000
 8001074:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001078:	4b92      	ldr	r3, [pc, #584]	@ (80012c4 <HAL_RCC_OscConfig+0x4c4>)
 800107a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800107c:	f003 0302 	and.w	r3, r3, #2
 8001080:	2b00      	cmp	r3, #0
 8001082:	d1e9      	bne.n	8001058 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	f003 0304 	and.w	r3, r3, #4
 800108c:	2b00      	cmp	r3, #0
 800108e:	f000 80a6 	beq.w	80011de <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001092:	2300      	movs	r3, #0
 8001094:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001096:	4b8b      	ldr	r3, [pc, #556]	@ (80012c4 <HAL_RCC_OscConfig+0x4c4>)
 8001098:	69db      	ldr	r3, [r3, #28]
 800109a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d10d      	bne.n	80010be <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80010a2:	4b88      	ldr	r3, [pc, #544]	@ (80012c4 <HAL_RCC_OscConfig+0x4c4>)
 80010a4:	69db      	ldr	r3, [r3, #28]
 80010a6:	4a87      	ldr	r2, [pc, #540]	@ (80012c4 <HAL_RCC_OscConfig+0x4c4>)
 80010a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010ac:	61d3      	str	r3, [r2, #28]
 80010ae:	4b85      	ldr	r3, [pc, #532]	@ (80012c4 <HAL_RCC_OscConfig+0x4c4>)
 80010b0:	69db      	ldr	r3, [r3, #28]
 80010b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010b6:	60bb      	str	r3, [r7, #8]
 80010b8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80010ba:	2301      	movs	r3, #1
 80010bc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010be:	4b82      	ldr	r3, [pc, #520]	@ (80012c8 <HAL_RCC_OscConfig+0x4c8>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d118      	bne.n	80010fc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80010ca:	4b7f      	ldr	r3, [pc, #508]	@ (80012c8 <HAL_RCC_OscConfig+0x4c8>)
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	4a7e      	ldr	r2, [pc, #504]	@ (80012c8 <HAL_RCC_OscConfig+0x4c8>)
 80010d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80010d4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80010d6:	f7ff fbf5 	bl	80008c4 <HAL_GetTick>
 80010da:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010dc:	e008      	b.n	80010f0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80010de:	f7ff fbf1 	bl	80008c4 <HAL_GetTick>
 80010e2:	4602      	mov	r2, r0
 80010e4:	693b      	ldr	r3, [r7, #16]
 80010e6:	1ad3      	subs	r3, r2, r3
 80010e8:	2b64      	cmp	r3, #100	@ 0x64
 80010ea:	d901      	bls.n	80010f0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80010ec:	2303      	movs	r3, #3
 80010ee:	e103      	b.n	80012f8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010f0:	4b75      	ldr	r3, [pc, #468]	@ (80012c8 <HAL_RCC_OscConfig+0x4c8>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d0f0      	beq.n	80010de <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	68db      	ldr	r3, [r3, #12]
 8001100:	2b01      	cmp	r3, #1
 8001102:	d106      	bne.n	8001112 <HAL_RCC_OscConfig+0x312>
 8001104:	4b6f      	ldr	r3, [pc, #444]	@ (80012c4 <HAL_RCC_OscConfig+0x4c4>)
 8001106:	6a1b      	ldr	r3, [r3, #32]
 8001108:	4a6e      	ldr	r2, [pc, #440]	@ (80012c4 <HAL_RCC_OscConfig+0x4c4>)
 800110a:	f043 0301 	orr.w	r3, r3, #1
 800110e:	6213      	str	r3, [r2, #32]
 8001110:	e02d      	b.n	800116e <HAL_RCC_OscConfig+0x36e>
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	68db      	ldr	r3, [r3, #12]
 8001116:	2b00      	cmp	r3, #0
 8001118:	d10c      	bne.n	8001134 <HAL_RCC_OscConfig+0x334>
 800111a:	4b6a      	ldr	r3, [pc, #424]	@ (80012c4 <HAL_RCC_OscConfig+0x4c4>)
 800111c:	6a1b      	ldr	r3, [r3, #32]
 800111e:	4a69      	ldr	r2, [pc, #420]	@ (80012c4 <HAL_RCC_OscConfig+0x4c4>)
 8001120:	f023 0301 	bic.w	r3, r3, #1
 8001124:	6213      	str	r3, [r2, #32]
 8001126:	4b67      	ldr	r3, [pc, #412]	@ (80012c4 <HAL_RCC_OscConfig+0x4c4>)
 8001128:	6a1b      	ldr	r3, [r3, #32]
 800112a:	4a66      	ldr	r2, [pc, #408]	@ (80012c4 <HAL_RCC_OscConfig+0x4c4>)
 800112c:	f023 0304 	bic.w	r3, r3, #4
 8001130:	6213      	str	r3, [r2, #32]
 8001132:	e01c      	b.n	800116e <HAL_RCC_OscConfig+0x36e>
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	68db      	ldr	r3, [r3, #12]
 8001138:	2b05      	cmp	r3, #5
 800113a:	d10c      	bne.n	8001156 <HAL_RCC_OscConfig+0x356>
 800113c:	4b61      	ldr	r3, [pc, #388]	@ (80012c4 <HAL_RCC_OscConfig+0x4c4>)
 800113e:	6a1b      	ldr	r3, [r3, #32]
 8001140:	4a60      	ldr	r2, [pc, #384]	@ (80012c4 <HAL_RCC_OscConfig+0x4c4>)
 8001142:	f043 0304 	orr.w	r3, r3, #4
 8001146:	6213      	str	r3, [r2, #32]
 8001148:	4b5e      	ldr	r3, [pc, #376]	@ (80012c4 <HAL_RCC_OscConfig+0x4c4>)
 800114a:	6a1b      	ldr	r3, [r3, #32]
 800114c:	4a5d      	ldr	r2, [pc, #372]	@ (80012c4 <HAL_RCC_OscConfig+0x4c4>)
 800114e:	f043 0301 	orr.w	r3, r3, #1
 8001152:	6213      	str	r3, [r2, #32]
 8001154:	e00b      	b.n	800116e <HAL_RCC_OscConfig+0x36e>
 8001156:	4b5b      	ldr	r3, [pc, #364]	@ (80012c4 <HAL_RCC_OscConfig+0x4c4>)
 8001158:	6a1b      	ldr	r3, [r3, #32]
 800115a:	4a5a      	ldr	r2, [pc, #360]	@ (80012c4 <HAL_RCC_OscConfig+0x4c4>)
 800115c:	f023 0301 	bic.w	r3, r3, #1
 8001160:	6213      	str	r3, [r2, #32]
 8001162:	4b58      	ldr	r3, [pc, #352]	@ (80012c4 <HAL_RCC_OscConfig+0x4c4>)
 8001164:	6a1b      	ldr	r3, [r3, #32]
 8001166:	4a57      	ldr	r2, [pc, #348]	@ (80012c4 <HAL_RCC_OscConfig+0x4c4>)
 8001168:	f023 0304 	bic.w	r3, r3, #4
 800116c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	68db      	ldr	r3, [r3, #12]
 8001172:	2b00      	cmp	r3, #0
 8001174:	d015      	beq.n	80011a2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001176:	f7ff fba5 	bl	80008c4 <HAL_GetTick>
 800117a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800117c:	e00a      	b.n	8001194 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800117e:	f7ff fba1 	bl	80008c4 <HAL_GetTick>
 8001182:	4602      	mov	r2, r0
 8001184:	693b      	ldr	r3, [r7, #16]
 8001186:	1ad3      	subs	r3, r2, r3
 8001188:	f241 3288 	movw	r2, #5000	@ 0x1388
 800118c:	4293      	cmp	r3, r2
 800118e:	d901      	bls.n	8001194 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001190:	2303      	movs	r3, #3
 8001192:	e0b1      	b.n	80012f8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001194:	4b4b      	ldr	r3, [pc, #300]	@ (80012c4 <HAL_RCC_OscConfig+0x4c4>)
 8001196:	6a1b      	ldr	r3, [r3, #32]
 8001198:	f003 0302 	and.w	r3, r3, #2
 800119c:	2b00      	cmp	r3, #0
 800119e:	d0ee      	beq.n	800117e <HAL_RCC_OscConfig+0x37e>
 80011a0:	e014      	b.n	80011cc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011a2:	f7ff fb8f 	bl	80008c4 <HAL_GetTick>
 80011a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80011a8:	e00a      	b.n	80011c0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80011aa:	f7ff fb8b 	bl	80008c4 <HAL_GetTick>
 80011ae:	4602      	mov	r2, r0
 80011b0:	693b      	ldr	r3, [r7, #16]
 80011b2:	1ad3      	subs	r3, r2, r3
 80011b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80011b8:	4293      	cmp	r3, r2
 80011ba:	d901      	bls.n	80011c0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80011bc:	2303      	movs	r3, #3
 80011be:	e09b      	b.n	80012f8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80011c0:	4b40      	ldr	r3, [pc, #256]	@ (80012c4 <HAL_RCC_OscConfig+0x4c4>)
 80011c2:	6a1b      	ldr	r3, [r3, #32]
 80011c4:	f003 0302 	and.w	r3, r3, #2
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d1ee      	bne.n	80011aa <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80011cc:	7dfb      	ldrb	r3, [r7, #23]
 80011ce:	2b01      	cmp	r3, #1
 80011d0:	d105      	bne.n	80011de <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80011d2:	4b3c      	ldr	r3, [pc, #240]	@ (80012c4 <HAL_RCC_OscConfig+0x4c4>)
 80011d4:	69db      	ldr	r3, [r3, #28]
 80011d6:	4a3b      	ldr	r2, [pc, #236]	@ (80012c4 <HAL_RCC_OscConfig+0x4c4>)
 80011d8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80011dc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	69db      	ldr	r3, [r3, #28]
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	f000 8087 	beq.w	80012f6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80011e8:	4b36      	ldr	r3, [pc, #216]	@ (80012c4 <HAL_RCC_OscConfig+0x4c4>)
 80011ea:	685b      	ldr	r3, [r3, #4]
 80011ec:	f003 030c 	and.w	r3, r3, #12
 80011f0:	2b08      	cmp	r3, #8
 80011f2:	d061      	beq.n	80012b8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	69db      	ldr	r3, [r3, #28]
 80011f8:	2b02      	cmp	r3, #2
 80011fa:	d146      	bne.n	800128a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80011fc:	4b33      	ldr	r3, [pc, #204]	@ (80012cc <HAL_RCC_OscConfig+0x4cc>)
 80011fe:	2200      	movs	r2, #0
 8001200:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001202:	f7ff fb5f 	bl	80008c4 <HAL_GetTick>
 8001206:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001208:	e008      	b.n	800121c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800120a:	f7ff fb5b 	bl	80008c4 <HAL_GetTick>
 800120e:	4602      	mov	r2, r0
 8001210:	693b      	ldr	r3, [r7, #16]
 8001212:	1ad3      	subs	r3, r2, r3
 8001214:	2b02      	cmp	r3, #2
 8001216:	d901      	bls.n	800121c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001218:	2303      	movs	r3, #3
 800121a:	e06d      	b.n	80012f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800121c:	4b29      	ldr	r3, [pc, #164]	@ (80012c4 <HAL_RCC_OscConfig+0x4c4>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001224:	2b00      	cmp	r3, #0
 8001226:	d1f0      	bne.n	800120a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	6a1b      	ldr	r3, [r3, #32]
 800122c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001230:	d108      	bne.n	8001244 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001232:	4b24      	ldr	r3, [pc, #144]	@ (80012c4 <HAL_RCC_OscConfig+0x4c4>)
 8001234:	685b      	ldr	r3, [r3, #4]
 8001236:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	689b      	ldr	r3, [r3, #8]
 800123e:	4921      	ldr	r1, [pc, #132]	@ (80012c4 <HAL_RCC_OscConfig+0x4c4>)
 8001240:	4313      	orrs	r3, r2
 8001242:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001244:	4b1f      	ldr	r3, [pc, #124]	@ (80012c4 <HAL_RCC_OscConfig+0x4c4>)
 8001246:	685b      	ldr	r3, [r3, #4]
 8001248:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	6a19      	ldr	r1, [r3, #32]
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001254:	430b      	orrs	r3, r1
 8001256:	491b      	ldr	r1, [pc, #108]	@ (80012c4 <HAL_RCC_OscConfig+0x4c4>)
 8001258:	4313      	orrs	r3, r2
 800125a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800125c:	4b1b      	ldr	r3, [pc, #108]	@ (80012cc <HAL_RCC_OscConfig+0x4cc>)
 800125e:	2201      	movs	r2, #1
 8001260:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001262:	f7ff fb2f 	bl	80008c4 <HAL_GetTick>
 8001266:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001268:	e008      	b.n	800127c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800126a:	f7ff fb2b 	bl	80008c4 <HAL_GetTick>
 800126e:	4602      	mov	r2, r0
 8001270:	693b      	ldr	r3, [r7, #16]
 8001272:	1ad3      	subs	r3, r2, r3
 8001274:	2b02      	cmp	r3, #2
 8001276:	d901      	bls.n	800127c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001278:	2303      	movs	r3, #3
 800127a:	e03d      	b.n	80012f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800127c:	4b11      	ldr	r3, [pc, #68]	@ (80012c4 <HAL_RCC_OscConfig+0x4c4>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001284:	2b00      	cmp	r3, #0
 8001286:	d0f0      	beq.n	800126a <HAL_RCC_OscConfig+0x46a>
 8001288:	e035      	b.n	80012f6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800128a:	4b10      	ldr	r3, [pc, #64]	@ (80012cc <HAL_RCC_OscConfig+0x4cc>)
 800128c:	2200      	movs	r2, #0
 800128e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001290:	f7ff fb18 	bl	80008c4 <HAL_GetTick>
 8001294:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001296:	e008      	b.n	80012aa <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001298:	f7ff fb14 	bl	80008c4 <HAL_GetTick>
 800129c:	4602      	mov	r2, r0
 800129e:	693b      	ldr	r3, [r7, #16]
 80012a0:	1ad3      	subs	r3, r2, r3
 80012a2:	2b02      	cmp	r3, #2
 80012a4:	d901      	bls.n	80012aa <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80012a6:	2303      	movs	r3, #3
 80012a8:	e026      	b.n	80012f8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012aa:	4b06      	ldr	r3, [pc, #24]	@ (80012c4 <HAL_RCC_OscConfig+0x4c4>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d1f0      	bne.n	8001298 <HAL_RCC_OscConfig+0x498>
 80012b6:	e01e      	b.n	80012f6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	69db      	ldr	r3, [r3, #28]
 80012bc:	2b01      	cmp	r3, #1
 80012be:	d107      	bne.n	80012d0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80012c0:	2301      	movs	r3, #1
 80012c2:	e019      	b.n	80012f8 <HAL_RCC_OscConfig+0x4f8>
 80012c4:	40021000 	.word	0x40021000
 80012c8:	40007000 	.word	0x40007000
 80012cc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80012d0:	4b0b      	ldr	r3, [pc, #44]	@ (8001300 <HAL_RCC_OscConfig+0x500>)
 80012d2:	685b      	ldr	r3, [r3, #4]
 80012d4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	6a1b      	ldr	r3, [r3, #32]
 80012e0:	429a      	cmp	r2, r3
 80012e2:	d106      	bne.n	80012f2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80012ee:	429a      	cmp	r2, r3
 80012f0:	d001      	beq.n	80012f6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80012f2:	2301      	movs	r3, #1
 80012f4:	e000      	b.n	80012f8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80012f6:	2300      	movs	r3, #0
}
 80012f8:	4618      	mov	r0, r3
 80012fa:	3718      	adds	r7, #24
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	40021000 	.word	0x40021000

08001304 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b084      	sub	sp, #16
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
 800130c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	2b00      	cmp	r3, #0
 8001312:	d101      	bne.n	8001318 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001314:	2301      	movs	r3, #1
 8001316:	e0d0      	b.n	80014ba <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001318:	4b6a      	ldr	r3, [pc, #424]	@ (80014c4 <HAL_RCC_ClockConfig+0x1c0>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	f003 0307 	and.w	r3, r3, #7
 8001320:	683a      	ldr	r2, [r7, #0]
 8001322:	429a      	cmp	r2, r3
 8001324:	d910      	bls.n	8001348 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001326:	4b67      	ldr	r3, [pc, #412]	@ (80014c4 <HAL_RCC_ClockConfig+0x1c0>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	f023 0207 	bic.w	r2, r3, #7
 800132e:	4965      	ldr	r1, [pc, #404]	@ (80014c4 <HAL_RCC_ClockConfig+0x1c0>)
 8001330:	683b      	ldr	r3, [r7, #0]
 8001332:	4313      	orrs	r3, r2
 8001334:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001336:	4b63      	ldr	r3, [pc, #396]	@ (80014c4 <HAL_RCC_ClockConfig+0x1c0>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	f003 0307 	and.w	r3, r3, #7
 800133e:	683a      	ldr	r2, [r7, #0]
 8001340:	429a      	cmp	r2, r3
 8001342:	d001      	beq.n	8001348 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001344:	2301      	movs	r3, #1
 8001346:	e0b8      	b.n	80014ba <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	f003 0302 	and.w	r3, r3, #2
 8001350:	2b00      	cmp	r3, #0
 8001352:	d020      	beq.n	8001396 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	f003 0304 	and.w	r3, r3, #4
 800135c:	2b00      	cmp	r3, #0
 800135e:	d005      	beq.n	800136c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001360:	4b59      	ldr	r3, [pc, #356]	@ (80014c8 <HAL_RCC_ClockConfig+0x1c4>)
 8001362:	685b      	ldr	r3, [r3, #4]
 8001364:	4a58      	ldr	r2, [pc, #352]	@ (80014c8 <HAL_RCC_ClockConfig+0x1c4>)
 8001366:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800136a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	f003 0308 	and.w	r3, r3, #8
 8001374:	2b00      	cmp	r3, #0
 8001376:	d005      	beq.n	8001384 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001378:	4b53      	ldr	r3, [pc, #332]	@ (80014c8 <HAL_RCC_ClockConfig+0x1c4>)
 800137a:	685b      	ldr	r3, [r3, #4]
 800137c:	4a52      	ldr	r2, [pc, #328]	@ (80014c8 <HAL_RCC_ClockConfig+0x1c4>)
 800137e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001382:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001384:	4b50      	ldr	r3, [pc, #320]	@ (80014c8 <HAL_RCC_ClockConfig+0x1c4>)
 8001386:	685b      	ldr	r3, [r3, #4]
 8001388:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	689b      	ldr	r3, [r3, #8]
 8001390:	494d      	ldr	r1, [pc, #308]	@ (80014c8 <HAL_RCC_ClockConfig+0x1c4>)
 8001392:	4313      	orrs	r3, r2
 8001394:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	f003 0301 	and.w	r3, r3, #1
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d040      	beq.n	8001424 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	685b      	ldr	r3, [r3, #4]
 80013a6:	2b01      	cmp	r3, #1
 80013a8:	d107      	bne.n	80013ba <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013aa:	4b47      	ldr	r3, [pc, #284]	@ (80014c8 <HAL_RCC_ClockConfig+0x1c4>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d115      	bne.n	80013e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013b6:	2301      	movs	r3, #1
 80013b8:	e07f      	b.n	80014ba <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	685b      	ldr	r3, [r3, #4]
 80013be:	2b02      	cmp	r3, #2
 80013c0:	d107      	bne.n	80013d2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80013c2:	4b41      	ldr	r3, [pc, #260]	@ (80014c8 <HAL_RCC_ClockConfig+0x1c4>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d109      	bne.n	80013e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013ce:	2301      	movs	r3, #1
 80013d0:	e073      	b.n	80014ba <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013d2:	4b3d      	ldr	r3, [pc, #244]	@ (80014c8 <HAL_RCC_ClockConfig+0x1c4>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	f003 0302 	and.w	r3, r3, #2
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d101      	bne.n	80013e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013de:	2301      	movs	r3, #1
 80013e0:	e06b      	b.n	80014ba <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80013e2:	4b39      	ldr	r3, [pc, #228]	@ (80014c8 <HAL_RCC_ClockConfig+0x1c4>)
 80013e4:	685b      	ldr	r3, [r3, #4]
 80013e6:	f023 0203 	bic.w	r2, r3, #3
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	685b      	ldr	r3, [r3, #4]
 80013ee:	4936      	ldr	r1, [pc, #216]	@ (80014c8 <HAL_RCC_ClockConfig+0x1c4>)
 80013f0:	4313      	orrs	r3, r2
 80013f2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80013f4:	f7ff fa66 	bl	80008c4 <HAL_GetTick>
 80013f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013fa:	e00a      	b.n	8001412 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013fc:	f7ff fa62 	bl	80008c4 <HAL_GetTick>
 8001400:	4602      	mov	r2, r0
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	1ad3      	subs	r3, r2, r3
 8001406:	f241 3288 	movw	r2, #5000	@ 0x1388
 800140a:	4293      	cmp	r3, r2
 800140c:	d901      	bls.n	8001412 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800140e:	2303      	movs	r3, #3
 8001410:	e053      	b.n	80014ba <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001412:	4b2d      	ldr	r3, [pc, #180]	@ (80014c8 <HAL_RCC_ClockConfig+0x1c4>)
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	f003 020c 	and.w	r2, r3, #12
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	685b      	ldr	r3, [r3, #4]
 800141e:	009b      	lsls	r3, r3, #2
 8001420:	429a      	cmp	r2, r3
 8001422:	d1eb      	bne.n	80013fc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001424:	4b27      	ldr	r3, [pc, #156]	@ (80014c4 <HAL_RCC_ClockConfig+0x1c0>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	f003 0307 	and.w	r3, r3, #7
 800142c:	683a      	ldr	r2, [r7, #0]
 800142e:	429a      	cmp	r2, r3
 8001430:	d210      	bcs.n	8001454 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001432:	4b24      	ldr	r3, [pc, #144]	@ (80014c4 <HAL_RCC_ClockConfig+0x1c0>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f023 0207 	bic.w	r2, r3, #7
 800143a:	4922      	ldr	r1, [pc, #136]	@ (80014c4 <HAL_RCC_ClockConfig+0x1c0>)
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	4313      	orrs	r3, r2
 8001440:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001442:	4b20      	ldr	r3, [pc, #128]	@ (80014c4 <HAL_RCC_ClockConfig+0x1c0>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	f003 0307 	and.w	r3, r3, #7
 800144a:	683a      	ldr	r2, [r7, #0]
 800144c:	429a      	cmp	r2, r3
 800144e:	d001      	beq.n	8001454 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001450:	2301      	movs	r3, #1
 8001452:	e032      	b.n	80014ba <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	f003 0304 	and.w	r3, r3, #4
 800145c:	2b00      	cmp	r3, #0
 800145e:	d008      	beq.n	8001472 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001460:	4b19      	ldr	r3, [pc, #100]	@ (80014c8 <HAL_RCC_ClockConfig+0x1c4>)
 8001462:	685b      	ldr	r3, [r3, #4]
 8001464:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	68db      	ldr	r3, [r3, #12]
 800146c:	4916      	ldr	r1, [pc, #88]	@ (80014c8 <HAL_RCC_ClockConfig+0x1c4>)
 800146e:	4313      	orrs	r3, r2
 8001470:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	f003 0308 	and.w	r3, r3, #8
 800147a:	2b00      	cmp	r3, #0
 800147c:	d009      	beq.n	8001492 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800147e:	4b12      	ldr	r3, [pc, #72]	@ (80014c8 <HAL_RCC_ClockConfig+0x1c4>)
 8001480:	685b      	ldr	r3, [r3, #4]
 8001482:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	691b      	ldr	r3, [r3, #16]
 800148a:	00db      	lsls	r3, r3, #3
 800148c:	490e      	ldr	r1, [pc, #56]	@ (80014c8 <HAL_RCC_ClockConfig+0x1c4>)
 800148e:	4313      	orrs	r3, r2
 8001490:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001492:	f000 f821 	bl	80014d8 <HAL_RCC_GetSysClockFreq>
 8001496:	4602      	mov	r2, r0
 8001498:	4b0b      	ldr	r3, [pc, #44]	@ (80014c8 <HAL_RCC_ClockConfig+0x1c4>)
 800149a:	685b      	ldr	r3, [r3, #4]
 800149c:	091b      	lsrs	r3, r3, #4
 800149e:	f003 030f 	and.w	r3, r3, #15
 80014a2:	490a      	ldr	r1, [pc, #40]	@ (80014cc <HAL_RCC_ClockConfig+0x1c8>)
 80014a4:	5ccb      	ldrb	r3, [r1, r3]
 80014a6:	fa22 f303 	lsr.w	r3, r2, r3
 80014aa:	4a09      	ldr	r2, [pc, #36]	@ (80014d0 <HAL_RCC_ClockConfig+0x1cc>)
 80014ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80014ae:	4b09      	ldr	r3, [pc, #36]	@ (80014d4 <HAL_RCC_ClockConfig+0x1d0>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	4618      	mov	r0, r3
 80014b4:	f7ff f8ca 	bl	800064c <HAL_InitTick>

  return HAL_OK;
 80014b8:	2300      	movs	r3, #0
}
 80014ba:	4618      	mov	r0, r3
 80014bc:	3710      	adds	r7, #16
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	bf00      	nop
 80014c4:	40022000 	.word	0x40022000
 80014c8:	40021000 	.word	0x40021000
 80014cc:	08007f6c 	.word	0x08007f6c
 80014d0:	20000004 	.word	0x20000004
 80014d4:	20000008 	.word	0x20000008

080014d8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80014d8:	b480      	push	{r7}
 80014da:	b087      	sub	sp, #28
 80014dc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80014de:	2300      	movs	r3, #0
 80014e0:	60fb      	str	r3, [r7, #12]
 80014e2:	2300      	movs	r3, #0
 80014e4:	60bb      	str	r3, [r7, #8]
 80014e6:	2300      	movs	r3, #0
 80014e8:	617b      	str	r3, [r7, #20]
 80014ea:	2300      	movs	r3, #0
 80014ec:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80014ee:	2300      	movs	r3, #0
 80014f0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80014f2:	4b1e      	ldr	r3, [pc, #120]	@ (800156c <HAL_RCC_GetSysClockFreq+0x94>)
 80014f4:	685b      	ldr	r3, [r3, #4]
 80014f6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	f003 030c 	and.w	r3, r3, #12
 80014fe:	2b04      	cmp	r3, #4
 8001500:	d002      	beq.n	8001508 <HAL_RCC_GetSysClockFreq+0x30>
 8001502:	2b08      	cmp	r3, #8
 8001504:	d003      	beq.n	800150e <HAL_RCC_GetSysClockFreq+0x36>
 8001506:	e027      	b.n	8001558 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001508:	4b19      	ldr	r3, [pc, #100]	@ (8001570 <HAL_RCC_GetSysClockFreq+0x98>)
 800150a:	613b      	str	r3, [r7, #16]
      break;
 800150c:	e027      	b.n	800155e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	0c9b      	lsrs	r3, r3, #18
 8001512:	f003 030f 	and.w	r3, r3, #15
 8001516:	4a17      	ldr	r2, [pc, #92]	@ (8001574 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001518:	5cd3      	ldrb	r3, [r2, r3]
 800151a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001522:	2b00      	cmp	r3, #0
 8001524:	d010      	beq.n	8001548 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001526:	4b11      	ldr	r3, [pc, #68]	@ (800156c <HAL_RCC_GetSysClockFreq+0x94>)
 8001528:	685b      	ldr	r3, [r3, #4]
 800152a:	0c5b      	lsrs	r3, r3, #17
 800152c:	f003 0301 	and.w	r3, r3, #1
 8001530:	4a11      	ldr	r2, [pc, #68]	@ (8001578 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001532:	5cd3      	ldrb	r3, [r2, r3]
 8001534:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	4a0d      	ldr	r2, [pc, #52]	@ (8001570 <HAL_RCC_GetSysClockFreq+0x98>)
 800153a:	fb03 f202 	mul.w	r2, r3, r2
 800153e:	68bb      	ldr	r3, [r7, #8]
 8001540:	fbb2 f3f3 	udiv	r3, r2, r3
 8001544:	617b      	str	r3, [r7, #20]
 8001546:	e004      	b.n	8001552 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	4a0c      	ldr	r2, [pc, #48]	@ (800157c <HAL_RCC_GetSysClockFreq+0xa4>)
 800154c:	fb02 f303 	mul.w	r3, r2, r3
 8001550:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001552:	697b      	ldr	r3, [r7, #20]
 8001554:	613b      	str	r3, [r7, #16]
      break;
 8001556:	e002      	b.n	800155e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001558:	4b05      	ldr	r3, [pc, #20]	@ (8001570 <HAL_RCC_GetSysClockFreq+0x98>)
 800155a:	613b      	str	r3, [r7, #16]
      break;
 800155c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800155e:	693b      	ldr	r3, [r7, #16]
}
 8001560:	4618      	mov	r0, r3
 8001562:	371c      	adds	r7, #28
 8001564:	46bd      	mov	sp, r7
 8001566:	bc80      	pop	{r7}
 8001568:	4770      	bx	lr
 800156a:	bf00      	nop
 800156c:	40021000 	.word	0x40021000
 8001570:	007a1200 	.word	0x007a1200
 8001574:	08007f84 	.word	0x08007f84
 8001578:	08007f94 	.word	0x08007f94
 800157c:	003d0900 	.word	0x003d0900

08001580 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001580:	b480      	push	{r7}
 8001582:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001584:	4b02      	ldr	r3, [pc, #8]	@ (8001590 <HAL_RCC_GetHCLKFreq+0x10>)
 8001586:	681b      	ldr	r3, [r3, #0]
}
 8001588:	4618      	mov	r0, r3
 800158a:	46bd      	mov	sp, r7
 800158c:	bc80      	pop	{r7}
 800158e:	4770      	bx	lr
 8001590:	20000004 	.word	0x20000004

08001594 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001598:	f7ff fff2 	bl	8001580 <HAL_RCC_GetHCLKFreq>
 800159c:	4602      	mov	r2, r0
 800159e:	4b05      	ldr	r3, [pc, #20]	@ (80015b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80015a0:	685b      	ldr	r3, [r3, #4]
 80015a2:	0a1b      	lsrs	r3, r3, #8
 80015a4:	f003 0307 	and.w	r3, r3, #7
 80015a8:	4903      	ldr	r1, [pc, #12]	@ (80015b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80015aa:	5ccb      	ldrb	r3, [r1, r3]
 80015ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80015b0:	4618      	mov	r0, r3
 80015b2:	bd80      	pop	{r7, pc}
 80015b4:	40021000 	.word	0x40021000
 80015b8:	08007f7c 	.word	0x08007f7c

080015bc <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80015bc:	b480      	push	{r7}
 80015be:	b083      	sub	sp, #12
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
 80015c4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	220f      	movs	r2, #15
 80015ca:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80015cc:	4b11      	ldr	r3, [pc, #68]	@ (8001614 <HAL_RCC_GetClockConfig+0x58>)
 80015ce:	685b      	ldr	r3, [r3, #4]
 80015d0:	f003 0203 	and.w	r2, r3, #3
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80015d8:	4b0e      	ldr	r3, [pc, #56]	@ (8001614 <HAL_RCC_GetClockConfig+0x58>)
 80015da:	685b      	ldr	r3, [r3, #4]
 80015dc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80015e4:	4b0b      	ldr	r3, [pc, #44]	@ (8001614 <HAL_RCC_GetClockConfig+0x58>)
 80015e6:	685b      	ldr	r3, [r3, #4]
 80015e8:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80015f0:	4b08      	ldr	r3, [pc, #32]	@ (8001614 <HAL_RCC_GetClockConfig+0x58>)
 80015f2:	685b      	ldr	r3, [r3, #4]
 80015f4:	08db      	lsrs	r3, r3, #3
 80015f6:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80015fe:	4b06      	ldr	r3, [pc, #24]	@ (8001618 <HAL_RCC_GetClockConfig+0x5c>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	f003 0207 	and.w	r2, r3, #7
 8001606:	683b      	ldr	r3, [r7, #0]
 8001608:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 800160a:	bf00      	nop
 800160c:	370c      	adds	r7, #12
 800160e:	46bd      	mov	sp, r7
 8001610:	bc80      	pop	{r7}
 8001612:	4770      	bx	lr
 8001614:	40021000 	.word	0x40021000
 8001618:	40022000 	.word	0x40022000

0800161c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800161c:	b480      	push	{r7}
 800161e:	b085      	sub	sp, #20
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001624:	4b0a      	ldr	r3, [pc, #40]	@ (8001650 <RCC_Delay+0x34>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	4a0a      	ldr	r2, [pc, #40]	@ (8001654 <RCC_Delay+0x38>)
 800162a:	fba2 2303 	umull	r2, r3, r2, r3
 800162e:	0a5b      	lsrs	r3, r3, #9
 8001630:	687a      	ldr	r2, [r7, #4]
 8001632:	fb02 f303 	mul.w	r3, r2, r3
 8001636:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001638:	bf00      	nop
  }
  while (Delay --);
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	1e5a      	subs	r2, r3, #1
 800163e:	60fa      	str	r2, [r7, #12]
 8001640:	2b00      	cmp	r3, #0
 8001642:	d1f9      	bne.n	8001638 <RCC_Delay+0x1c>
}
 8001644:	bf00      	nop
 8001646:	bf00      	nop
 8001648:	3714      	adds	r7, #20
 800164a:	46bd      	mov	sp, r7
 800164c:	bc80      	pop	{r7}
 800164e:	4770      	bx	lr
 8001650:	20000004 	.word	0x20000004
 8001654:	10624dd3 	.word	0x10624dd3

08001658 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b082      	sub	sp, #8
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	2b00      	cmp	r3, #0
 8001664:	d101      	bne.n	800166a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001666:	2301      	movs	r3, #1
 8001668:	e041      	b.n	80016ee <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001670:	b2db      	uxtb	r3, r3
 8001672:	2b00      	cmp	r3, #0
 8001674:	d106      	bne.n	8001684 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	2200      	movs	r2, #0
 800167a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800167e:	6878      	ldr	r0, [r7, #4]
 8001680:	f000 f839 	bl	80016f6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	2202      	movs	r2, #2
 8001688:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681a      	ldr	r2, [r3, #0]
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	3304      	adds	r3, #4
 8001694:	4619      	mov	r1, r3
 8001696:	4610      	mov	r0, r2
 8001698:	f000 f99c 	bl	80019d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	2201      	movs	r2, #1
 80016a0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	2201      	movs	r2, #1
 80016a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	2201      	movs	r2, #1
 80016b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	2201      	movs	r2, #1
 80016b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	2201      	movs	r2, #1
 80016c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	2201      	movs	r2, #1
 80016c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	2201      	movs	r2, #1
 80016d0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	2201      	movs	r2, #1
 80016d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	2201      	movs	r2, #1
 80016e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	2201      	movs	r2, #1
 80016e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80016ec:	2300      	movs	r3, #0
}
 80016ee:	4618      	mov	r0, r3
 80016f0:	3708      	adds	r7, #8
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}

080016f6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80016f6:	b480      	push	{r7}
 80016f8:	b083      	sub	sp, #12
 80016fa:	af00      	add	r7, sp, #0
 80016fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80016fe:	bf00      	nop
 8001700:	370c      	adds	r7, #12
 8001702:	46bd      	mov	sp, r7
 8001704:	bc80      	pop	{r7}
 8001706:	4770      	bx	lr

08001708 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001708:	b480      	push	{r7}
 800170a:	b085      	sub	sp, #20
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001716:	b2db      	uxtb	r3, r3
 8001718:	2b01      	cmp	r3, #1
 800171a:	d001      	beq.n	8001720 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800171c:	2301      	movs	r3, #1
 800171e:	e03a      	b.n	8001796 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	2202      	movs	r2, #2
 8001724:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	68da      	ldr	r2, [r3, #12]
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f042 0201 	orr.w	r2, r2, #1
 8001736:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	4a18      	ldr	r2, [pc, #96]	@ (80017a0 <HAL_TIM_Base_Start_IT+0x98>)
 800173e:	4293      	cmp	r3, r2
 8001740:	d00e      	beq.n	8001760 <HAL_TIM_Base_Start_IT+0x58>
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800174a:	d009      	beq.n	8001760 <HAL_TIM_Base_Start_IT+0x58>
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	4a14      	ldr	r2, [pc, #80]	@ (80017a4 <HAL_TIM_Base_Start_IT+0x9c>)
 8001752:	4293      	cmp	r3, r2
 8001754:	d004      	beq.n	8001760 <HAL_TIM_Base_Start_IT+0x58>
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	4a13      	ldr	r2, [pc, #76]	@ (80017a8 <HAL_TIM_Base_Start_IT+0xa0>)
 800175c:	4293      	cmp	r3, r2
 800175e:	d111      	bne.n	8001784 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	689b      	ldr	r3, [r3, #8]
 8001766:	f003 0307 	and.w	r3, r3, #7
 800176a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	2b06      	cmp	r3, #6
 8001770:	d010      	beq.n	8001794 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	681a      	ldr	r2, [r3, #0]
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	f042 0201 	orr.w	r2, r2, #1
 8001780:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001782:	e007      	b.n	8001794 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	681a      	ldr	r2, [r3, #0]
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	f042 0201 	orr.w	r2, r2, #1
 8001792:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001794:	2300      	movs	r3, #0
}
 8001796:	4618      	mov	r0, r3
 8001798:	3714      	adds	r7, #20
 800179a:	46bd      	mov	sp, r7
 800179c:	bc80      	pop	{r7}
 800179e:	4770      	bx	lr
 80017a0:	40012c00 	.word	0x40012c00
 80017a4:	40000400 	.word	0x40000400
 80017a8:	40000800 	.word	0x40000800

080017ac <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b084      	sub	sp, #16
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	68db      	ldr	r3, [r3, #12]
 80017ba:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	691b      	ldr	r3, [r3, #16]
 80017c2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80017c4:	68bb      	ldr	r3, [r7, #8]
 80017c6:	f003 0302 	and.w	r3, r3, #2
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d020      	beq.n	8001810 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	f003 0302 	and.w	r3, r3, #2
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d01b      	beq.n	8001810 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	f06f 0202 	mvn.w	r2, #2
 80017e0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	2201      	movs	r2, #1
 80017e6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	699b      	ldr	r3, [r3, #24]
 80017ee:	f003 0303 	and.w	r3, r3, #3
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d003      	beq.n	80017fe <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80017f6:	6878      	ldr	r0, [r7, #4]
 80017f8:	f000 f8d1 	bl	800199e <HAL_TIM_IC_CaptureCallback>
 80017fc:	e005      	b.n	800180a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80017fe:	6878      	ldr	r0, [r7, #4]
 8001800:	f000 f8c4 	bl	800198c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001804:	6878      	ldr	r0, [r7, #4]
 8001806:	f000 f8d3 	bl	80019b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	2200      	movs	r2, #0
 800180e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001810:	68bb      	ldr	r3, [r7, #8]
 8001812:	f003 0304 	and.w	r3, r3, #4
 8001816:	2b00      	cmp	r3, #0
 8001818:	d020      	beq.n	800185c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	f003 0304 	and.w	r3, r3, #4
 8001820:	2b00      	cmp	r3, #0
 8001822:	d01b      	beq.n	800185c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	f06f 0204 	mvn.w	r2, #4
 800182c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	2202      	movs	r2, #2
 8001832:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	699b      	ldr	r3, [r3, #24]
 800183a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800183e:	2b00      	cmp	r3, #0
 8001840:	d003      	beq.n	800184a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001842:	6878      	ldr	r0, [r7, #4]
 8001844:	f000 f8ab 	bl	800199e <HAL_TIM_IC_CaptureCallback>
 8001848:	e005      	b.n	8001856 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800184a:	6878      	ldr	r0, [r7, #4]
 800184c:	f000 f89e 	bl	800198c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001850:	6878      	ldr	r0, [r7, #4]
 8001852:	f000 f8ad 	bl	80019b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	2200      	movs	r2, #0
 800185a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800185c:	68bb      	ldr	r3, [r7, #8]
 800185e:	f003 0308 	and.w	r3, r3, #8
 8001862:	2b00      	cmp	r3, #0
 8001864:	d020      	beq.n	80018a8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	f003 0308 	and.w	r3, r3, #8
 800186c:	2b00      	cmp	r3, #0
 800186e:	d01b      	beq.n	80018a8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	f06f 0208 	mvn.w	r2, #8
 8001878:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	2204      	movs	r2, #4
 800187e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	69db      	ldr	r3, [r3, #28]
 8001886:	f003 0303 	and.w	r3, r3, #3
 800188a:	2b00      	cmp	r3, #0
 800188c:	d003      	beq.n	8001896 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800188e:	6878      	ldr	r0, [r7, #4]
 8001890:	f000 f885 	bl	800199e <HAL_TIM_IC_CaptureCallback>
 8001894:	e005      	b.n	80018a2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001896:	6878      	ldr	r0, [r7, #4]
 8001898:	f000 f878 	bl	800198c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800189c:	6878      	ldr	r0, [r7, #4]
 800189e:	f000 f887 	bl	80019b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	2200      	movs	r2, #0
 80018a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80018a8:	68bb      	ldr	r3, [r7, #8]
 80018aa:	f003 0310 	and.w	r3, r3, #16
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d020      	beq.n	80018f4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	f003 0310 	and.w	r3, r3, #16
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d01b      	beq.n	80018f4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	f06f 0210 	mvn.w	r2, #16
 80018c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	2208      	movs	r2, #8
 80018ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	69db      	ldr	r3, [r3, #28]
 80018d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d003      	beq.n	80018e2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80018da:	6878      	ldr	r0, [r7, #4]
 80018dc:	f000 f85f 	bl	800199e <HAL_TIM_IC_CaptureCallback>
 80018e0:	e005      	b.n	80018ee <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80018e2:	6878      	ldr	r0, [r7, #4]
 80018e4:	f000 f852 	bl	800198c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80018e8:	6878      	ldr	r0, [r7, #4]
 80018ea:	f000 f861 	bl	80019b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	2200      	movs	r2, #0
 80018f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80018f4:	68bb      	ldr	r3, [r7, #8]
 80018f6:	f003 0301 	and.w	r3, r3, #1
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d00c      	beq.n	8001918 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	f003 0301 	and.w	r3, r3, #1
 8001904:	2b00      	cmp	r3, #0
 8001906:	d007      	beq.n	8001918 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	f06f 0201 	mvn.w	r2, #1
 8001910:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001912:	6878      	ldr	r0, [r7, #4]
 8001914:	f7fe fe38 	bl	8000588 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001918:	68bb      	ldr	r3, [r7, #8]
 800191a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800191e:	2b00      	cmp	r3, #0
 8001920:	d00c      	beq.n	800193c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001928:	2b00      	cmp	r3, #0
 800192a:	d007      	beq.n	800193c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8001934:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001936:	6878      	ldr	r0, [r7, #4]
 8001938:	f000 f8c3 	bl	8001ac2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800193c:	68bb      	ldr	r3, [r7, #8]
 800193e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001942:	2b00      	cmp	r3, #0
 8001944:	d00c      	beq.n	8001960 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800194c:	2b00      	cmp	r3, #0
 800194e:	d007      	beq.n	8001960 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001958:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800195a:	6878      	ldr	r0, [r7, #4]
 800195c:	f000 f831 	bl	80019c2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001960:	68bb      	ldr	r3, [r7, #8]
 8001962:	f003 0320 	and.w	r3, r3, #32
 8001966:	2b00      	cmp	r3, #0
 8001968:	d00c      	beq.n	8001984 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	f003 0320 	and.w	r3, r3, #32
 8001970:	2b00      	cmp	r3, #0
 8001972:	d007      	beq.n	8001984 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	f06f 0220 	mvn.w	r2, #32
 800197c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800197e:	6878      	ldr	r0, [r7, #4]
 8001980:	f000 f896 	bl	8001ab0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001984:	bf00      	nop
 8001986:	3710      	adds	r7, #16
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}

0800198c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800198c:	b480      	push	{r7}
 800198e:	b083      	sub	sp, #12
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001994:	bf00      	nop
 8001996:	370c      	adds	r7, #12
 8001998:	46bd      	mov	sp, r7
 800199a:	bc80      	pop	{r7}
 800199c:	4770      	bx	lr

0800199e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800199e:	b480      	push	{r7}
 80019a0:	b083      	sub	sp, #12
 80019a2:	af00      	add	r7, sp, #0
 80019a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80019a6:	bf00      	nop
 80019a8:	370c      	adds	r7, #12
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bc80      	pop	{r7}
 80019ae:	4770      	bx	lr

080019b0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80019b0:	b480      	push	{r7}
 80019b2:	b083      	sub	sp, #12
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80019b8:	bf00      	nop
 80019ba:	370c      	adds	r7, #12
 80019bc:	46bd      	mov	sp, r7
 80019be:	bc80      	pop	{r7}
 80019c0:	4770      	bx	lr

080019c2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80019c2:	b480      	push	{r7}
 80019c4:	b083      	sub	sp, #12
 80019c6:	af00      	add	r7, sp, #0
 80019c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80019ca:	bf00      	nop
 80019cc:	370c      	adds	r7, #12
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bc80      	pop	{r7}
 80019d2:	4770      	bx	lr

080019d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80019d4:	b480      	push	{r7}
 80019d6:	b085      	sub	sp, #20
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
 80019dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	4a2f      	ldr	r2, [pc, #188]	@ (8001aa4 <TIM_Base_SetConfig+0xd0>)
 80019e8:	4293      	cmp	r3, r2
 80019ea:	d00b      	beq.n	8001a04 <TIM_Base_SetConfig+0x30>
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80019f2:	d007      	beq.n	8001a04 <TIM_Base_SetConfig+0x30>
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	4a2c      	ldr	r2, [pc, #176]	@ (8001aa8 <TIM_Base_SetConfig+0xd4>)
 80019f8:	4293      	cmp	r3, r2
 80019fa:	d003      	beq.n	8001a04 <TIM_Base_SetConfig+0x30>
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	4a2b      	ldr	r2, [pc, #172]	@ (8001aac <TIM_Base_SetConfig+0xd8>)
 8001a00:	4293      	cmp	r3, r2
 8001a02:	d108      	bne.n	8001a16 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001a0a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	685b      	ldr	r3, [r3, #4]
 8001a10:	68fa      	ldr	r2, [r7, #12]
 8001a12:	4313      	orrs	r3, r2
 8001a14:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	4a22      	ldr	r2, [pc, #136]	@ (8001aa4 <TIM_Base_SetConfig+0xd0>)
 8001a1a:	4293      	cmp	r3, r2
 8001a1c:	d00b      	beq.n	8001a36 <TIM_Base_SetConfig+0x62>
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001a24:	d007      	beq.n	8001a36 <TIM_Base_SetConfig+0x62>
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	4a1f      	ldr	r2, [pc, #124]	@ (8001aa8 <TIM_Base_SetConfig+0xd4>)
 8001a2a:	4293      	cmp	r3, r2
 8001a2c:	d003      	beq.n	8001a36 <TIM_Base_SetConfig+0x62>
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	4a1e      	ldr	r2, [pc, #120]	@ (8001aac <TIM_Base_SetConfig+0xd8>)
 8001a32:	4293      	cmp	r3, r2
 8001a34:	d108      	bne.n	8001a48 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001a3c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001a3e:	683b      	ldr	r3, [r7, #0]
 8001a40:	68db      	ldr	r3, [r3, #12]
 8001a42:	68fa      	ldr	r2, [r7, #12]
 8001a44:	4313      	orrs	r3, r2
 8001a46:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001a4e:	683b      	ldr	r3, [r7, #0]
 8001a50:	695b      	ldr	r3, [r3, #20]
 8001a52:	4313      	orrs	r3, r2
 8001a54:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	68fa      	ldr	r2, [r7, #12]
 8001a5a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001a5c:	683b      	ldr	r3, [r7, #0]
 8001a5e:	689a      	ldr	r2, [r3, #8]
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001a64:	683b      	ldr	r3, [r7, #0]
 8001a66:	681a      	ldr	r2, [r3, #0]
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	4a0d      	ldr	r2, [pc, #52]	@ (8001aa4 <TIM_Base_SetConfig+0xd0>)
 8001a70:	4293      	cmp	r3, r2
 8001a72:	d103      	bne.n	8001a7c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	691a      	ldr	r2, [r3, #16]
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	2201      	movs	r2, #1
 8001a80:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	691b      	ldr	r3, [r3, #16]
 8001a86:	f003 0301 	and.w	r3, r3, #1
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d005      	beq.n	8001a9a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	691b      	ldr	r3, [r3, #16]
 8001a92:	f023 0201 	bic.w	r2, r3, #1
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	611a      	str	r2, [r3, #16]
  }
}
 8001a9a:	bf00      	nop
 8001a9c:	3714      	adds	r7, #20
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bc80      	pop	{r7}
 8001aa2:	4770      	bx	lr
 8001aa4:	40012c00 	.word	0x40012c00
 8001aa8:	40000400 	.word	0x40000400
 8001aac:	40000800 	.word	0x40000800

08001ab0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	b083      	sub	sp, #12
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001ab8:	bf00      	nop
 8001aba:	370c      	adds	r7, #12
 8001abc:	46bd      	mov	sp, r7
 8001abe:	bc80      	pop	{r7}
 8001ac0:	4770      	bx	lr

08001ac2 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001ac2:	b480      	push	{r7}
 8001ac4:	b083      	sub	sp, #12
 8001ac6:	af00      	add	r7, sp, #0
 8001ac8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001aca:	bf00      	nop
 8001acc:	370c      	adds	r7, #12
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bc80      	pop	{r7}
 8001ad2:	4770      	bx	lr

08001ad4 <__NVIC_SetPriority>:
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	b083      	sub	sp, #12
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	4603      	mov	r3, r0
 8001adc:	6039      	str	r1, [r7, #0]
 8001ade:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ae0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	db0a      	blt.n	8001afe <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ae8:	683b      	ldr	r3, [r7, #0]
 8001aea:	b2da      	uxtb	r2, r3
 8001aec:	490c      	ldr	r1, [pc, #48]	@ (8001b20 <__NVIC_SetPriority+0x4c>)
 8001aee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001af2:	0112      	lsls	r2, r2, #4
 8001af4:	b2d2      	uxtb	r2, r2
 8001af6:	440b      	add	r3, r1
 8001af8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001afc:	e00a      	b.n	8001b14 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	b2da      	uxtb	r2, r3
 8001b02:	4908      	ldr	r1, [pc, #32]	@ (8001b24 <__NVIC_SetPriority+0x50>)
 8001b04:	79fb      	ldrb	r3, [r7, #7]
 8001b06:	f003 030f 	and.w	r3, r3, #15
 8001b0a:	3b04      	subs	r3, #4
 8001b0c:	0112      	lsls	r2, r2, #4
 8001b0e:	b2d2      	uxtb	r2, r2
 8001b10:	440b      	add	r3, r1
 8001b12:	761a      	strb	r2, [r3, #24]
}
 8001b14:	bf00      	nop
 8001b16:	370c      	adds	r7, #12
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	bc80      	pop	{r7}
 8001b1c:	4770      	bx	lr
 8001b1e:	bf00      	nop
 8001b20:	e000e100 	.word	0xe000e100
 8001b24:	e000ed00 	.word	0xe000ed00

08001b28 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8001b2c:	4b05      	ldr	r3, [pc, #20]	@ (8001b44 <SysTick_Handler+0x1c>)
 8001b2e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8001b30:	f002 fcd6 	bl	80044e0 <xTaskGetSchedulerState>
 8001b34:	4603      	mov	r3, r0
 8001b36:	2b01      	cmp	r3, #1
 8001b38:	d001      	beq.n	8001b3e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8001b3a:	f003 fc15 	bl	8005368 <xPortSysTickHandler>
  }
}
 8001b3e:	bf00      	nop
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	e000e010 	.word	0xe000e010

08001b48 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8001b4c:	2100      	movs	r1, #0
 8001b4e:	f06f 0004 	mvn.w	r0, #4
 8001b52:	f7ff ffbf 	bl	8001ad4 <__NVIC_SetPriority>
#endif
}
 8001b56:	bf00      	nop
 8001b58:	bd80      	pop	{r7, pc}
	...

08001b5c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8001b5c:	b480      	push	{r7}
 8001b5e:	b083      	sub	sp, #12
 8001b60:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001b62:	f3ef 8305 	mrs	r3, IPSR
 8001b66:	603b      	str	r3, [r7, #0]
  return(result);
 8001b68:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d003      	beq.n	8001b76 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8001b6e:	f06f 0305 	mvn.w	r3, #5
 8001b72:	607b      	str	r3, [r7, #4]
 8001b74:	e00c      	b.n	8001b90 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8001b76:	4b09      	ldr	r3, [pc, #36]	@ (8001b9c <osKernelInitialize+0x40>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d105      	bne.n	8001b8a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8001b7e:	4b07      	ldr	r3, [pc, #28]	@ (8001b9c <osKernelInitialize+0x40>)
 8001b80:	2201      	movs	r2, #1
 8001b82:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8001b84:	2300      	movs	r3, #0
 8001b86:	607b      	str	r3, [r7, #4]
 8001b88:	e002      	b.n	8001b90 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8001b8a:	f04f 33ff 	mov.w	r3, #4294967295
 8001b8e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8001b90:	687b      	ldr	r3, [r7, #4]
}
 8001b92:	4618      	mov	r0, r3
 8001b94:	370c      	adds	r7, #12
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bc80      	pop	{r7}
 8001b9a:	4770      	bx	lr
 8001b9c:	20000104 	.word	0x20000104

08001ba0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b082      	sub	sp, #8
 8001ba4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001ba6:	f3ef 8305 	mrs	r3, IPSR
 8001baa:	603b      	str	r3, [r7, #0]
  return(result);
 8001bac:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d003      	beq.n	8001bba <osKernelStart+0x1a>
    stat = osErrorISR;
 8001bb2:	f06f 0305 	mvn.w	r3, #5
 8001bb6:	607b      	str	r3, [r7, #4]
 8001bb8:	e010      	b.n	8001bdc <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8001bba:	4b0b      	ldr	r3, [pc, #44]	@ (8001be8 <osKernelStart+0x48>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	2b01      	cmp	r3, #1
 8001bc0:	d109      	bne.n	8001bd6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8001bc2:	f7ff ffc1 	bl	8001b48 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8001bc6:	4b08      	ldr	r3, [pc, #32]	@ (8001be8 <osKernelStart+0x48>)
 8001bc8:	2202      	movs	r2, #2
 8001bca:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8001bcc:	f001 fe52 	bl	8003874 <vTaskStartScheduler>
      stat = osOK;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	607b      	str	r3, [r7, #4]
 8001bd4:	e002      	b.n	8001bdc <osKernelStart+0x3c>
    } else {
      stat = osError;
 8001bd6:	f04f 33ff 	mov.w	r3, #4294967295
 8001bda:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8001bdc:	687b      	ldr	r3, [r7, #4]
}
 8001bde:	4618      	mov	r0, r3
 8001be0:	3708      	adds	r7, #8
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	bf00      	nop
 8001be8:	20000104 	.word	0x20000104

08001bec <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b08e      	sub	sp, #56	@ 0x38
 8001bf0:	af04      	add	r7, sp, #16
 8001bf2:	60f8      	str	r0, [r7, #12]
 8001bf4:	60b9      	str	r1, [r7, #8]
 8001bf6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001bfc:	f3ef 8305 	mrs	r3, IPSR
 8001c00:	617b      	str	r3, [r7, #20]
  return(result);
 8001c02:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	f040 8081 	bne.w	8001d0c <osThreadNew+0x120>
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d07d      	beq.n	8001d0c <osThreadNew+0x120>
    stack = configMINIMAL_STACK_SIZE;
 8001c10:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001c14:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8001c16:	2318      	movs	r3, #24
 8001c18:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8001c1e:	f04f 33ff 	mov.w	r3, #4294967295
 8001c22:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d045      	beq.n	8001cb6 <osThreadNew+0xca>
      if (attr->name != NULL) {
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d002      	beq.n	8001c38 <osThreadNew+0x4c>
        name = attr->name;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	699b      	ldr	r3, [r3, #24]
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d002      	beq.n	8001c46 <osThreadNew+0x5a>
        prio = (UBaseType_t)attr->priority;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	699b      	ldr	r3, [r3, #24]
 8001c44:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8001c46:	69fb      	ldr	r3, [r7, #28]
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d008      	beq.n	8001c5e <osThreadNew+0x72>
 8001c4c:	69fb      	ldr	r3, [r7, #28]
 8001c4e:	2b38      	cmp	r3, #56	@ 0x38
 8001c50:	d805      	bhi.n	8001c5e <osThreadNew+0x72>
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	685b      	ldr	r3, [r3, #4]
 8001c56:	f003 0301 	and.w	r3, r3, #1
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d001      	beq.n	8001c62 <osThreadNew+0x76>
        return (NULL);
 8001c5e:	2300      	movs	r3, #0
 8001c60:	e055      	b.n	8001d0e <osThreadNew+0x122>
      }

      if (attr->stack_size > 0U) {
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	695b      	ldr	r3, [r3, #20]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d003      	beq.n	8001c72 <osThreadNew+0x86>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	695b      	ldr	r3, [r3, #20]
 8001c6e:	089b      	lsrs	r3, r3, #2
 8001c70:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	689b      	ldr	r3, [r3, #8]
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d00e      	beq.n	8001c98 <osThreadNew+0xac>
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	68db      	ldr	r3, [r3, #12]
 8001c7e:	2b5b      	cmp	r3, #91	@ 0x5b
 8001c80:	d90a      	bls.n	8001c98 <osThreadNew+0xac>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d006      	beq.n	8001c98 <osThreadNew+0xac>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	695b      	ldr	r3, [r3, #20]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d002      	beq.n	8001c98 <osThreadNew+0xac>
        mem = 1;
 8001c92:	2301      	movs	r3, #1
 8001c94:	61bb      	str	r3, [r7, #24]
 8001c96:	e010      	b.n	8001cba <osThreadNew+0xce>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	689b      	ldr	r3, [r3, #8]
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d10c      	bne.n	8001cba <osThreadNew+0xce>
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	68db      	ldr	r3, [r3, #12]
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d108      	bne.n	8001cba <osThreadNew+0xce>
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	691b      	ldr	r3, [r3, #16]
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d104      	bne.n	8001cba <osThreadNew+0xce>
          mem = 0;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	61bb      	str	r3, [r7, #24]
 8001cb4:	e001      	b.n	8001cba <osThreadNew+0xce>
        }
      }
    }
    else {
      mem = 0;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8001cba:	69bb      	ldr	r3, [r7, #24]
 8001cbc:	2b01      	cmp	r3, #1
 8001cbe:	d110      	bne.n	8001ce2 <osThreadNew+0xf6>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8001cc4:	687a      	ldr	r2, [r7, #4]
 8001cc6:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8001cc8:	9202      	str	r2, [sp, #8]
 8001cca:	9301      	str	r3, [sp, #4]
 8001ccc:	69fb      	ldr	r3, [r7, #28]
 8001cce:	9300      	str	r3, [sp, #0]
 8001cd0:	68bb      	ldr	r3, [r7, #8]
 8001cd2:	6a3a      	ldr	r2, [r7, #32]
 8001cd4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001cd6:	68f8      	ldr	r0, [r7, #12]
 8001cd8:	f001 fb4e 	bl	8003378 <xTaskCreateStatic>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	613b      	str	r3, [r7, #16]
 8001ce0:	e014      	b.n	8001d0c <osThreadNew+0x120>
      #endif
    }
    else {
      if (mem == 0) {
 8001ce2:	69bb      	ldr	r3, [r7, #24]
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d111      	bne.n	8001d0c <osThreadNew+0x120>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8001ce8:	6a3b      	ldr	r3, [r7, #32]
 8001cea:	b29b      	uxth	r3, r3
 8001cec:	461a      	mov	r2, r3
 8001cee:	f107 0310 	add.w	r3, r7, #16
 8001cf2:	9301      	str	r3, [sp, #4]
 8001cf4:	69fb      	ldr	r3, [r7, #28]
 8001cf6:	9300      	str	r3, [sp, #0]
 8001cf8:	68bb      	ldr	r3, [r7, #8]
 8001cfa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001cfc:	68f8      	ldr	r0, [r7, #12]
 8001cfe:	f001 fba8 	bl	8003452 <xTaskCreate>
 8001d02:	4603      	mov	r3, r0
 8001d04:	2b01      	cmp	r3, #1
 8001d06:	d001      	beq.n	8001d0c <osThreadNew+0x120>
            hTask = NULL;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8001d0c:	693b      	ldr	r3, [r7, #16]
}
 8001d0e:	4618      	mov	r0, r3
 8001d10:	3728      	adds	r7, #40	@ 0x28
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}

08001d16 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8001d16:	b580      	push	{r7, lr}
 8001d18:	b084      	sub	sp, #16
 8001d1a:	af00      	add	r7, sp, #0
 8001d1c:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001d1e:	f3ef 8305 	mrs	r3, IPSR
 8001d22:	60bb      	str	r3, [r7, #8]
  return(result);
 8001d24:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d003      	beq.n	8001d32 <osDelay+0x1c>
    stat = osErrorISR;
 8001d2a:	f06f 0305 	mvn.w	r3, #5
 8001d2e:	60fb      	str	r3, [r7, #12]
 8001d30:	e007      	b.n	8001d42 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8001d32:	2300      	movs	r3, #0
 8001d34:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d002      	beq.n	8001d42 <osDelay+0x2c>
      vTaskDelay(ticks);
 8001d3c:	6878      	ldr	r0, [r7, #4]
 8001d3e:	f001 fcf9 	bl	8003734 <vTaskDelay>
    }
  }

  return (stat);
 8001d42:	68fb      	ldr	r3, [r7, #12]
}
 8001d44:	4618      	mov	r0, r3
 8001d46:	3710      	adds	r7, #16
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bd80      	pop	{r7, pc}

08001d4c <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b08a      	sub	sp, #40	@ 0x28
 8001d50:	af02      	add	r7, sp, #8
 8001d52:	60f8      	str	r0, [r7, #12]
 8001d54:	60b9      	str	r1, [r7, #8]
 8001d56:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001d5c:	f3ef 8305 	mrs	r3, IPSR
 8001d60:	613b      	str	r3, [r7, #16]
  return(result);
 8001d62:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d175      	bne.n	8001e54 <osSemaphoreNew+0x108>
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d072      	beq.n	8001e54 <osSemaphoreNew+0x108>
 8001d6e:	68ba      	ldr	r2, [r7, #8]
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	429a      	cmp	r2, r3
 8001d74:	d86e      	bhi.n	8001e54 <osSemaphoreNew+0x108>
    mem = -1;
 8001d76:	f04f 33ff 	mov.w	r3, #4294967295
 8001d7a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d015      	beq.n	8001dae <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	689b      	ldr	r3, [r3, #8]
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d006      	beq.n	8001d98 <osSemaphoreNew+0x4c>
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	68db      	ldr	r3, [r3, #12]
 8001d8e:	2b4f      	cmp	r3, #79	@ 0x4f
 8001d90:	d902      	bls.n	8001d98 <osSemaphoreNew+0x4c>
        mem = 1;
 8001d92:	2301      	movs	r3, #1
 8001d94:	61bb      	str	r3, [r7, #24]
 8001d96:	e00c      	b.n	8001db2 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	689b      	ldr	r3, [r3, #8]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d108      	bne.n	8001db2 <osSemaphoreNew+0x66>
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	68db      	ldr	r3, [r3, #12]
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d104      	bne.n	8001db2 <osSemaphoreNew+0x66>
          mem = 0;
 8001da8:	2300      	movs	r3, #0
 8001daa:	61bb      	str	r3, [r7, #24]
 8001dac:	e001      	b.n	8001db2 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8001dae:	2300      	movs	r3, #0
 8001db0:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8001db2:	69bb      	ldr	r3, [r7, #24]
 8001db4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001db8:	d04c      	beq.n	8001e54 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	2b01      	cmp	r3, #1
 8001dbe:	d128      	bne.n	8001e12 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8001dc0:	69bb      	ldr	r3, [r7, #24]
 8001dc2:	2b01      	cmp	r3, #1
 8001dc4:	d10a      	bne.n	8001ddc <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	689b      	ldr	r3, [r3, #8]
 8001dca:	2203      	movs	r2, #3
 8001dcc:	9200      	str	r2, [sp, #0]
 8001dce:	2200      	movs	r2, #0
 8001dd0:	2100      	movs	r1, #0
 8001dd2:	2001      	movs	r0, #1
 8001dd4:	f000 fa68 	bl	80022a8 <xQueueGenericCreateStatic>
 8001dd8:	61f8      	str	r0, [r7, #28]
 8001dda:	e005      	b.n	8001de8 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8001ddc:	2203      	movs	r2, #3
 8001dde:	2100      	movs	r1, #0
 8001de0:	2001      	movs	r0, #1
 8001de2:	f000 facb 	bl	800237c <xQueueGenericCreate>
 8001de6:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8001de8:	69fb      	ldr	r3, [r7, #28]
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d022      	beq.n	8001e34 <osSemaphoreNew+0xe8>
 8001dee:	68bb      	ldr	r3, [r7, #8]
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d01f      	beq.n	8001e34 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8001df4:	2300      	movs	r3, #0
 8001df6:	2200      	movs	r2, #0
 8001df8:	2100      	movs	r1, #0
 8001dfa:	69f8      	ldr	r0, [r7, #28]
 8001dfc:	f000 fbb2 	bl	8002564 <xQueueGenericSend>
 8001e00:	4603      	mov	r3, r0
 8001e02:	2b01      	cmp	r3, #1
 8001e04:	d016      	beq.n	8001e34 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8001e06:	69f8      	ldr	r0, [r7, #28]
 8001e08:	f001 f845 	bl	8002e96 <vQueueDelete>
            hSemaphore = NULL;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	61fb      	str	r3, [r7, #28]
 8001e10:	e010      	b.n	8001e34 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8001e12:	69bb      	ldr	r3, [r7, #24]
 8001e14:	2b01      	cmp	r3, #1
 8001e16:	d108      	bne.n	8001e2a <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	689b      	ldr	r3, [r3, #8]
 8001e1c:	461a      	mov	r2, r3
 8001e1e:	68b9      	ldr	r1, [r7, #8]
 8001e20:	68f8      	ldr	r0, [r7, #12]
 8001e22:	f000 fb2a 	bl	800247a <xQueueCreateCountingSemaphoreStatic>
 8001e26:	61f8      	str	r0, [r7, #28]
 8001e28:	e004      	b.n	8001e34 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8001e2a:	68b9      	ldr	r1, [r7, #8]
 8001e2c:	68f8      	ldr	r0, [r7, #12]
 8001e2e:	f000 fb60 	bl	80024f2 <xQueueCreateCountingSemaphore>
 8001e32:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8001e34:	69fb      	ldr	r3, [r7, #28]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d00c      	beq.n	8001e54 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d003      	beq.n	8001e48 <osSemaphoreNew+0xfc>
          name = attr->name;
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	617b      	str	r3, [r7, #20]
 8001e46:	e001      	b.n	8001e4c <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8001e4c:	6979      	ldr	r1, [r7, #20]
 8001e4e:	69f8      	ldr	r0, [r7, #28]
 8001e50:	f001 f970 	bl	8003134 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8001e54:	69fb      	ldr	r3, [r7, #28]
}
 8001e56:	4618      	mov	r0, r3
 8001e58:	3720      	adds	r7, #32
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bd80      	pop	{r7, pc}
	...

08001e60 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b086      	sub	sp, #24
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
 8001e68:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8001e72:	693b      	ldr	r3, [r7, #16]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d103      	bne.n	8001e80 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8001e78:	f06f 0303 	mvn.w	r3, #3
 8001e7c:	617b      	str	r3, [r7, #20]
 8001e7e:	e03e      	b.n	8001efe <osSemaphoreAcquire+0x9e>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001e80:	f3ef 8305 	mrs	r3, IPSR
 8001e84:	60fb      	str	r3, [r7, #12]
  return(result);
 8001e86:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d027      	beq.n	8001edc <osSemaphoreAcquire+0x7c>
    if (timeout != 0U) {
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d003      	beq.n	8001e9a <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8001e92:	f06f 0303 	mvn.w	r3, #3
 8001e96:	617b      	str	r3, [r7, #20]
 8001e98:	e031      	b.n	8001efe <osSemaphoreAcquire+0x9e>
    }
    else {
      yield = pdFALSE;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8001e9e:	f107 0308 	add.w	r3, r7, #8
 8001ea2:	461a      	mov	r2, r3
 8001ea4:	2100      	movs	r1, #0
 8001ea6:	6938      	ldr	r0, [r7, #16]
 8001ea8:	f000 ff12 	bl	8002cd0 <xQueueReceiveFromISR>
 8001eac:	4603      	mov	r3, r0
 8001eae:	2b01      	cmp	r3, #1
 8001eb0:	d003      	beq.n	8001eba <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8001eb2:	f06f 0302 	mvn.w	r3, #2
 8001eb6:	617b      	str	r3, [r7, #20]
 8001eb8:	e021      	b.n	8001efe <osSemaphoreAcquire+0x9e>
      } else {
        portYIELD_FROM_ISR (yield);
 8001eba:	68bb      	ldr	r3, [r7, #8]
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d00a      	beq.n	8001ed6 <osSemaphoreAcquire+0x76>
 8001ec0:	f004 ff12 	bl	8006ce8 <SEGGER_SYSVIEW_RecordExitISRToScheduler>
 8001ec4:	4b10      	ldr	r3, [pc, #64]	@ (8001f08 <osSemaphoreAcquire+0xa8>)
 8001ec6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001eca:	601a      	str	r2, [r3, #0]
 8001ecc:	f3bf 8f4f 	dsb	sy
 8001ed0:	f3bf 8f6f 	isb	sy
 8001ed4:	e013      	b.n	8001efe <osSemaphoreAcquire+0x9e>
 8001ed6:	f004 feeb 	bl	8006cb0 <SEGGER_SYSVIEW_RecordExitISR>
 8001eda:	e010      	b.n	8001efe <osSemaphoreAcquire+0x9e>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8001edc:	6839      	ldr	r1, [r7, #0]
 8001ede:	6938      	ldr	r0, [r7, #16]
 8001ee0:	f000 fdea 	bl	8002ab8 <xQueueSemaphoreTake>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	2b01      	cmp	r3, #1
 8001ee8:	d009      	beq.n	8001efe <osSemaphoreAcquire+0x9e>
      if (timeout != 0U) {
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d003      	beq.n	8001ef8 <osSemaphoreAcquire+0x98>
        stat = osErrorTimeout;
 8001ef0:	f06f 0301 	mvn.w	r3, #1
 8001ef4:	617b      	str	r3, [r7, #20]
 8001ef6:	e002      	b.n	8001efe <osSemaphoreAcquire+0x9e>
      } else {
        stat = osErrorResource;
 8001ef8:	f06f 0302 	mvn.w	r3, #2
 8001efc:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8001efe:	697b      	ldr	r3, [r7, #20]
}
 8001f00:	4618      	mov	r0, r3
 8001f02:	3718      	adds	r7, #24
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bd80      	pop	{r7, pc}
 8001f08:	e000ed04 	.word	0xe000ed04

08001f0c <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b086      	sub	sp, #24
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8001f1c:	693b      	ldr	r3, [r7, #16]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d103      	bne.n	8001f2a <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8001f22:	f06f 0303 	mvn.w	r3, #3
 8001f26:	617b      	str	r3, [r7, #20]
 8001f28:	e031      	b.n	8001f8e <osSemaphoreRelease+0x82>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001f2a:	f3ef 8305 	mrs	r3, IPSR
 8001f2e:	60fb      	str	r3, [r7, #12]
  return(result);
 8001f30:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d01f      	beq.n	8001f76 <osSemaphoreRelease+0x6a>
    yield = pdFALSE;
 8001f36:	2300      	movs	r3, #0
 8001f38:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8001f3a:	f107 0308 	add.w	r3, r7, #8
 8001f3e:	4619      	mov	r1, r3
 8001f40:	6938      	ldr	r0, [r7, #16]
 8001f42:	f000 fc1d 	bl	8002780 <xQueueGiveFromISR>
 8001f46:	4603      	mov	r3, r0
 8001f48:	2b01      	cmp	r3, #1
 8001f4a:	d003      	beq.n	8001f54 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8001f4c:	f06f 0302 	mvn.w	r3, #2
 8001f50:	617b      	str	r3, [r7, #20]
 8001f52:	e01c      	b.n	8001f8e <osSemaphoreRelease+0x82>
    } else {
      portYIELD_FROM_ISR (yield);
 8001f54:	68bb      	ldr	r3, [r7, #8]
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d00a      	beq.n	8001f70 <osSemaphoreRelease+0x64>
 8001f5a:	f004 fec5 	bl	8006ce8 <SEGGER_SYSVIEW_RecordExitISRToScheduler>
 8001f5e:	4b0e      	ldr	r3, [pc, #56]	@ (8001f98 <osSemaphoreRelease+0x8c>)
 8001f60:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001f64:	601a      	str	r2, [r3, #0]
 8001f66:	f3bf 8f4f 	dsb	sy
 8001f6a:	f3bf 8f6f 	isb	sy
 8001f6e:	e00e      	b.n	8001f8e <osSemaphoreRelease+0x82>
 8001f70:	f004 fe9e 	bl	8006cb0 <SEGGER_SYSVIEW_RecordExitISR>
 8001f74:	e00b      	b.n	8001f8e <osSemaphoreRelease+0x82>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8001f76:	2300      	movs	r3, #0
 8001f78:	2200      	movs	r2, #0
 8001f7a:	2100      	movs	r1, #0
 8001f7c:	6938      	ldr	r0, [r7, #16]
 8001f7e:	f000 faf1 	bl	8002564 <xQueueGenericSend>
 8001f82:	4603      	mov	r3, r0
 8001f84:	2b01      	cmp	r3, #1
 8001f86:	d002      	beq.n	8001f8e <osSemaphoreRelease+0x82>
      stat = osErrorResource;
 8001f88:	f06f 0302 	mvn.w	r3, #2
 8001f8c:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8001f8e:	697b      	ldr	r3, [r7, #20]
}
 8001f90:	4618      	mov	r0, r3
 8001f92:	3718      	adds	r7, #24
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bd80      	pop	{r7, pc}
 8001f98:	e000ed04 	.word	0xe000ed04

08001f9c <osSemaphoreGetCount>:

uint32_t osSemaphoreGetCount (osSemaphoreId_t semaphore_id) {
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b086      	sub	sp, #24
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	613b      	str	r3, [r7, #16]
  uint32_t count;

  if (hSemaphore == NULL) {
 8001fa8:	693b      	ldr	r3, [r7, #16]
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d102      	bne.n	8001fb4 <osSemaphoreGetCount+0x18>
    count = 0U;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	617b      	str	r3, [r7, #20]
 8001fb2:	e00e      	b.n	8001fd2 <osSemaphoreGetCount+0x36>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001fb4:	f3ef 8305 	mrs	r3, IPSR
 8001fb8:	60fb      	str	r3, [r7, #12]
  return(result);
 8001fba:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d004      	beq.n	8001fca <osSemaphoreGetCount+0x2e>
    count = uxQueueMessagesWaitingFromISR (hSemaphore);
 8001fc0:	6938      	ldr	r0, [r7, #16]
 8001fc2:	f000 ff47 	bl	8002e54 <uxQueueMessagesWaitingFromISR>
 8001fc6:	6178      	str	r0, [r7, #20]
 8001fc8:	e003      	b.n	8001fd2 <osSemaphoreGetCount+0x36>
  } else {
    count = (uint32_t)uxSemaphoreGetCount (hSemaphore);
 8001fca:	6938      	ldr	r0, [r7, #16]
 8001fcc:	f000 ff1f 	bl	8002e0e <uxQueueMessagesWaiting>
 8001fd0:	6178      	str	r0, [r7, #20]
  }

  return (count);
 8001fd2:	697b      	ldr	r3, [r7, #20]
}
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	3718      	adds	r7, #24
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	bd80      	pop	{r7, pc}

08001fdc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8001fdc:	b480      	push	{r7}
 8001fde:	b085      	sub	sp, #20
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	60f8      	str	r0, [r7, #12]
 8001fe4:	60b9      	str	r1, [r7, #8]
 8001fe6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	4a07      	ldr	r2, [pc, #28]	@ (8002008 <vApplicationGetIdleTaskMemory+0x2c>)
 8001fec:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8001fee:	68bb      	ldr	r3, [r7, #8]
 8001ff0:	4a06      	ldr	r2, [pc, #24]	@ (800200c <vApplicationGetIdleTaskMemory+0x30>)
 8001ff2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001ffa:	601a      	str	r2, [r3, #0]
}
 8001ffc:	bf00      	nop
 8001ffe:	3714      	adds	r7, #20
 8002000:	46bd      	mov	sp, r7
 8002002:	bc80      	pop	{r7}
 8002004:	4770      	bx	lr
 8002006:	bf00      	nop
 8002008:	20000108 	.word	0x20000108
 800200c:	20000164 	.word	0x20000164

08002010 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8002010:	b480      	push	{r7}
 8002012:	b085      	sub	sp, #20
 8002014:	af00      	add	r7, sp, #0
 8002016:	60f8      	str	r0, [r7, #12]
 8002018:	60b9      	str	r1, [r7, #8]
 800201a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	4a07      	ldr	r2, [pc, #28]	@ (800203c <vApplicationGetTimerTaskMemory+0x2c>)
 8002020:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8002022:	68bb      	ldr	r3, [r7, #8]
 8002024:	4a06      	ldr	r2, [pc, #24]	@ (8002040 <vApplicationGetTimerTaskMemory+0x30>)
 8002026:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800202e:	601a      	str	r2, [r3, #0]
}
 8002030:	bf00      	nop
 8002032:	3714      	adds	r7, #20
 8002034:	46bd      	mov	sp, r7
 8002036:	bc80      	pop	{r7}
 8002038:	4770      	bx	lr
 800203a:	bf00      	nop
 800203c:	20000564 	.word	0x20000564
 8002040:	200005c0 	.word	0x200005c0

08002044 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b082      	sub	sp, #8
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialise( pxList );

    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	f103 0208 	add.w	r2, r3, #8
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	f04f 32ff 	mov.w	r2, #4294967295
 800205c:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	f103 0208 	add.w	r2, r3, #8
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	f103 0208 	add.w	r2, r3, #8
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	2200      	movs	r2, #0
 8002076:	601a      	str	r2, [r3, #0]
    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );

    traceRETURN_vListInitialise();
 8002078:	f240 1019 	movw	r0, #281	@ 0x119
 800207c:	f004 fe50 	bl	8006d20 <SEGGER_SYSVIEW_RecordEndCall>
}
 8002080:	bf00      	nop
 8002082:	3708      	adds	r7, #8
 8002084:	46bd      	mov	sp, r7
 8002086:	bd80      	pop	{r7, pc}

08002088 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b082      	sub	sp, #8
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialiseItem( pxItem );

    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	2200      	movs	r2, #0
 8002094:	611a      	str	r2, [r3, #16]
    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );

    traceRETURN_vListInitialiseItem();
 8002096:	f44f 708d 	mov.w	r0, #282	@ 0x11a
 800209a:	f004 fe41 	bl	8006d20 <SEGGER_SYSVIEW_RecordEndCall>
}
 800209e:	bf00      	nop
 80020a0:	3708      	adds	r7, #8
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bd80      	pop	{r7, pc}

080020a6 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 80020a6:	b580      	push	{r7, lr}
 80020a8:	b084      	sub	sp, #16
 80020aa:	af00      	add	r7, sp, #0
 80020ac:	6078      	str	r0, [r7, #4]
 80020ae:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 80020b6:	68bb      	ldr	r3, [r7, #8]
 80020b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020bc:	d103      	bne.n	80020c6 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	691b      	ldr	r3, [r3, #16]
 80020c2:	60fb      	str	r3, [r7, #12]
 80020c4:	e00c      	b.n	80020e0 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	3308      	adds	r3, #8
 80020ca:	60fb      	str	r3, [r7, #12]
 80020cc:	e002      	b.n	80020d4 <vListInsert+0x2e>
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	685b      	ldr	r3, [r3, #4]
 80020d2:	60fb      	str	r3, [r7, #12]
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	685b      	ldr	r3, [r3, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	68ba      	ldr	r2, [r7, #8]
 80020dc:	429a      	cmp	r2, r3
 80020de:	d2f6      	bcs.n	80020ce <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	685a      	ldr	r2, [r3, #4]
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	685b      	ldr	r3, [r3, #4]
 80020ec:	683a      	ldr	r2, [r7, #0]
 80020ee:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	68fa      	ldr	r2, [r7, #12]
 80020f4:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	683a      	ldr	r2, [r7, #0]
 80020fa:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	687a      	ldr	r2, [r7, #4]
 8002100:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	1c5a      	adds	r2, r3, #1
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	601a      	str	r2, [r3, #0]

    traceRETURN_vListInsert();
 800210c:	f44f 708e 	mov.w	r0, #284	@ 0x11c
 8002110:	f004 fe06 	bl	8006d20 <SEGGER_SYSVIEW_RecordEndCall>
}
 8002114:	bf00      	nop
 8002116:	3710      	adds	r7, #16
 8002118:	46bd      	mov	sp, r7
 800211a:	bd80      	pop	{r7, pc}

0800211c <uxListRemove>:
/*-----------------------------------------------------------*/


UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b084      	sub	sp, #16
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
    /* The list item knows which list it is in.  Obtain the list from the list
     * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	691b      	ldr	r3, [r3, #16]
 8002128:	60fb      	str	r3, [r7, #12]

    traceENTER_uxListRemove( pxItemToRemove );

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	687a      	ldr	r2, [r7, #4]
 8002130:	6892      	ldr	r2, [r2, #8]
 8002132:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	689b      	ldr	r3, [r3, #8]
 8002138:	687a      	ldr	r2, [r7, #4]
 800213a:	6852      	ldr	r2, [r2, #4]
 800213c:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	685b      	ldr	r3, [r3, #4]
 8002142:	687a      	ldr	r2, [r7, #4]
 8002144:	429a      	cmp	r2, r3
 8002146:	d103      	bne.n	8002150 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	689a      	ldr	r2, [r3, #8]
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2200      	movs	r2, #0
 8002154:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems - 1U );
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	1e5a      	subs	r2, r3, #1
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	601a      	str	r2, [r3, #0]

    traceRETURN_uxListRemove( pxList->uxNumberOfItems );
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	4619      	mov	r1, r3
 8002166:	f240 101d 	movw	r0, #285	@ 0x11d
 800216a:	f004 fe15 	bl	8006d98 <SEGGER_SYSVIEW_RecordEndCallU32>

    return pxList->uxNumberOfItems;
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	681b      	ldr	r3, [r3, #0]
}
 8002172:	4618      	mov	r0, r3
 8002174:	3710      	adds	r7, #16
 8002176:	46bd      	mov	sp, r7
 8002178:	bd80      	pop	{r7, pc}
	...

0800217c <xQueueGenericReset>:
    } while( 0 )
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b086      	sub	sp, #24
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
 8002184:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 8002186:	2301      	movs	r3, #1
 8002188:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	613b      	str	r3, [r7, #16]

    traceENTER_xQueueGenericReset( xQueue, xNewQueue );

    configASSERT( pxQueue );
 800218e:	693b      	ldr	r3, [r7, #16]
 8002190:	2b00      	cmp	r3, #0
 8002192:	d10b      	bne.n	80021ac <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
    uint32_t ulNewBASEPRI;

    __asm volatile
 8002194:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002198:	f383 8811 	msr	BASEPRI, r3
 800219c:	f3bf 8f6f 	isb	sy
 80021a0:	f3bf 8f4f 	dsb	sy
 80021a4:	60fb      	str	r3, [r7, #12]
        "   msr basepri, %0                                         \n" \
        "   isb                                                     \n" \
        "   dsb                                                     \n" \
        : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 80021a6:	bf00      	nop
 80021a8:	bf00      	nop
 80021aa:	e7fd      	b.n	80021a8 <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 80021ac:	693b      	ldr	r3, [r7, #16]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d05d      	beq.n	800226e <xQueueGenericReset+0xf2>
        ( pxQueue->uxLength >= 1U ) &&
 80021b2:	693b      	ldr	r3, [r7, #16]
 80021b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d059      	beq.n	800226e <xQueueGenericReset+0xf2>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 80021ba:	693b      	ldr	r3, [r7, #16]
 80021bc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80021be:	693b      	ldr	r3, [r7, #16]
 80021c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021c2:	2100      	movs	r1, #0
 80021c4:	fba3 2302 	umull	r2, r3, r3, r2
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d000      	beq.n	80021ce <xQueueGenericReset+0x52>
 80021cc:	2101      	movs	r1, #1
 80021ce:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d14c      	bne.n	800226e <xQueueGenericReset+0xf2>
    {
        taskENTER_CRITICAL();
 80021d4:	f003 f848 	bl	8005268 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80021d8:	693b      	ldr	r3, [r7, #16]
 80021da:	681a      	ldr	r2, [r3, #0]
 80021dc:	693b      	ldr	r3, [r7, #16]
 80021de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021e0:	6939      	ldr	r1, [r7, #16]
 80021e2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80021e4:	fb01 f303 	mul.w	r3, r1, r3
 80021e8:	441a      	add	r2, r3
 80021ea:	693b      	ldr	r3, [r7, #16]
 80021ec:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80021ee:	693b      	ldr	r3, [r7, #16]
 80021f0:	2200      	movs	r2, #0
 80021f2:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 80021f4:	693b      	ldr	r3, [r7, #16]
 80021f6:	681a      	ldr	r2, [r3, #0]
 80021f8:	693b      	ldr	r3, [r7, #16]
 80021fa:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize );
 80021fc:	693b      	ldr	r3, [r7, #16]
 80021fe:	681a      	ldr	r2, [r3, #0]
 8002200:	693b      	ldr	r3, [r7, #16]
 8002202:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002204:	3b01      	subs	r3, #1
 8002206:	6939      	ldr	r1, [r7, #16]
 8002208:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800220a:	fb01 f303 	mul.w	r3, r1, r3
 800220e:	441a      	add	r2, r3
 8002210:	693b      	ldr	r3, [r7, #16]
 8002212:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8002214:	693b      	ldr	r3, [r7, #16]
 8002216:	22ff      	movs	r2, #255	@ 0xff
 8002218:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 800221c:	693b      	ldr	r3, [r7, #16]
 800221e:	22ff      	movs	r2, #255	@ 0xff
 8002220:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	2b00      	cmp	r3, #0
 8002228:	d114      	bne.n	8002254 <xQueueGenericReset+0xd8>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800222a:	693b      	ldr	r3, [r7, #16]
 800222c:	691b      	ldr	r3, [r3, #16]
 800222e:	2b00      	cmp	r3, #0
 8002230:	d01a      	beq.n	8002268 <xQueueGenericReset+0xec>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002232:	693b      	ldr	r3, [r7, #16]
 8002234:	3310      	adds	r3, #16
 8002236:	4618      	mov	r0, r3
 8002238:	f001 fed8 	bl	8003fec <xTaskRemoveFromEventList>
 800223c:	4603      	mov	r3, r0
 800223e:	2b00      	cmp	r3, #0
 8002240:	d012      	beq.n	8002268 <xQueueGenericReset+0xec>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8002242:	4b18      	ldr	r3, [pc, #96]	@ (80022a4 <xQueueGenericReset+0x128>)
 8002244:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002248:	601a      	str	r2, [r3, #0]
 800224a:	f3bf 8f4f 	dsb	sy
 800224e:	f3bf 8f6f 	isb	sy
 8002252:	e009      	b.n	8002268 <xQueueGenericReset+0xec>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002254:	693b      	ldr	r3, [r7, #16]
 8002256:	3310      	adds	r3, #16
 8002258:	4618      	mov	r0, r3
 800225a:	f7ff fef3 	bl	8002044 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800225e:	693b      	ldr	r3, [r7, #16]
 8002260:	3324      	adds	r3, #36	@ 0x24
 8002262:	4618      	mov	r0, r3
 8002264:	f7ff feee 	bl	8002044 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 8002268:	f003 f82e 	bl	80052c8 <vPortExitCritical>
 800226c:	e001      	b.n	8002272 <xQueueGenericReset+0xf6>
    }
    else
    {
        xReturn = pdFAIL;
 800226e:	2300      	movs	r3, #0
 8002270:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 8002272:	697b      	ldr	r3, [r7, #20]
 8002274:	2b00      	cmp	r3, #0
 8002276:	d10b      	bne.n	8002290 <xQueueGenericReset+0x114>
    __asm volatile
 8002278:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800227c:	f383 8811 	msr	BASEPRI, r3
 8002280:	f3bf 8f6f 	isb	sy
 8002284:	f3bf 8f4f 	dsb	sy
 8002288:	60bb      	str	r3, [r7, #8]
}
 800228a:	bf00      	nop
 800228c:	bf00      	nop
 800228e:	e7fd      	b.n	800228c <xQueueGenericReset+0x110>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    traceRETURN_xQueueGenericReset( xReturn );
 8002290:	697b      	ldr	r3, [r7, #20]
 8002292:	4619      	mov	r1, r3
 8002294:	2096      	movs	r0, #150	@ 0x96
 8002296:	f004 fd7f 	bl	8006d98 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xReturn;
 800229a:	697b      	ldr	r3, [r7, #20]
}
 800229c:	4618      	mov	r0, r3
 800229e:	3718      	adds	r7, #24
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd80      	pop	{r7, pc}
 80022a4:	e000ed04 	.word	0xe000ed04

080022a8 <xQueueGenericCreateStatic>:
    QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength,
                                             const UBaseType_t uxItemSize,
                                             uint8_t * pucQueueStorage,
                                             StaticQueue_t * pxStaticQueue,
                                             const uint8_t ucQueueType )
    {
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b08c      	sub	sp, #48	@ 0x30
 80022ac:	af02      	add	r7, sp, #8
 80022ae:	60f8      	str	r0, [r7, #12]
 80022b0:	60b9      	str	r1, [r7, #8]
 80022b2:	607a      	str	r2, [r7, #4]
 80022b4:	603b      	str	r3, [r7, #0]
        Queue_t * pxNewQueue = NULL;
 80022b6:	2300      	movs	r3, #0
 80022b8:	627b      	str	r3, [r7, #36]	@ 0x24

        traceENTER_xQueueGenericCreateStatic( uxQueueLength, uxItemSize, pucQueueStorage, pxStaticQueue, ucQueueType );

        /* The StaticQueue_t structure and the queue storage area must be
         * supplied. */
        configASSERT( pxStaticQueue );
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d10b      	bne.n	80022d8 <xQueueGenericCreateStatic+0x30>
    __asm volatile
 80022c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80022c4:	f383 8811 	msr	BASEPRI, r3
 80022c8:	f3bf 8f6f 	isb	sy
 80022cc:	f3bf 8f4f 	dsb	sy
 80022d0:	623b      	str	r3, [r7, #32]
}
 80022d2:	bf00      	nop
 80022d4:	bf00      	nop
 80022d6:	e7fd      	b.n	80022d4 <xQueueGenericCreateStatic+0x2c>

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d031      	beq.n	8002342 <xQueueGenericCreateStatic+0x9a>
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d02e      	beq.n	8002342 <xQueueGenericCreateStatic+0x9a>
            ( pxStaticQueue != NULL ) &&
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d002      	beq.n	80022f0 <xQueueGenericCreateStatic+0x48>

            /* A queue storage area should be provided if the item size is not 0, and
             * should not be provided if the item size is 0. */
            ( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0U ) ) ) &&
 80022ea:	68bb      	ldr	r3, [r7, #8]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d028      	beq.n	8002342 <xQueueGenericCreateStatic+0x9a>
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d102      	bne.n	80022fc <xQueueGenericCreateStatic+0x54>
            ( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0U ) ) ) )
 80022f6:	68bb      	ldr	r3, [r7, #8]
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d122      	bne.n	8002342 <xQueueGenericCreateStatic+0x9a>
            #if ( configASSERT_DEFINED == 1 )
            {
                /* Sanity check that the size of the structure used to declare a
                 * variable of type StaticQueue_t or StaticSemaphore_t equals the size of
                 * the real queue and semaphore structures. */
                volatile size_t xSize = sizeof( StaticQueue_t );
 80022fc:	2350      	movs	r3, #80	@ 0x50
 80022fe:	617b      	str	r3, [r7, #20]

                /* This assertion cannot be branch covered in unit tests */
                configASSERT( xSize == sizeof( Queue_t ) ); /* LCOV_EXCL_BR_LINE */
 8002300:	697b      	ldr	r3, [r7, #20]
 8002302:	2b50      	cmp	r3, #80	@ 0x50
 8002304:	d00b      	beq.n	800231e <xQueueGenericCreateStatic+0x76>
    __asm volatile
 8002306:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800230a:	f383 8811 	msr	BASEPRI, r3
 800230e:	f3bf 8f6f 	isb	sy
 8002312:	f3bf 8f4f 	dsb	sy
 8002316:	61fb      	str	r3, [r7, #28]
}
 8002318:	bf00      	nop
 800231a:	bf00      	nop
 800231c:	e7fd      	b.n	800231a <xQueueGenericCreateStatic+0x72>
                ( void ) xSize;                             /* Prevent unused variable warning when configASSERT() is not defined. */
 800231e:	697b      	ldr	r3, [r7, #20]
             * The address of a statically allocated storage area was also passed in
             * but is already set. */
            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            pxNewQueue = ( Queue_t * ) pxStaticQueue;
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	627b      	str	r3, [r7, #36]	@ 0x24
            #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
            {
                /* Queues can be allocated wither statically or dynamically, so
                 * note this queue was allocated statically in case the queue is
                 * later deleted. */
                pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002324:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002326:	2201      	movs	r2, #1
 8002328:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
            }
            #endif /* configSUPPORT_DYNAMIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800232c:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8002330:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002332:	9300      	str	r3, [sp, #0]
 8002334:	4613      	mov	r3, r2
 8002336:	687a      	ldr	r2, [r7, #4]
 8002338:	68b9      	ldr	r1, [r7, #8]
 800233a:	68f8      	ldr	r0, [r7, #12]
 800233c:	f000 f87a 	bl	8002434 <prvInitialiseNewQueue>
 8002340:	e00e      	b.n	8002360 <xQueueGenericCreateStatic+0xb8>
        }
        else
        {
            configASSERT( pxNewQueue );
 8002342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002344:	2b00      	cmp	r3, #0
 8002346:	d10b      	bne.n	8002360 <xQueueGenericCreateStatic+0xb8>
    __asm volatile
 8002348:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800234c:	f383 8811 	msr	BASEPRI, r3
 8002350:	f3bf 8f6f 	isb	sy
 8002354:	f3bf 8f4f 	dsb	sy
 8002358:	61bb      	str	r3, [r7, #24]
}
 800235a:	bf00      	nop
 800235c:	bf00      	nop
 800235e:	e7fd      	b.n	800235c <xQueueGenericCreateStatic+0xb4>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xQueueGenericCreateStatic( pxNewQueue );
 8002360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002362:	4618      	mov	r0, r3
 8002364:	f004 feb2 	bl	80070cc <SEGGER_SYSVIEW_ShrinkId>
 8002368:	4603      	mov	r3, r0
 800236a:	4619      	mov	r1, r3
 800236c:	2097      	movs	r0, #151	@ 0x97
 800236e:	f004 fd13 	bl	8006d98 <SEGGER_SYSVIEW_RecordEndCallU32>

        return pxNewQueue;
 8002372:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 8002374:	4618      	mov	r0, r3
 8002376:	3728      	adds	r7, #40	@ 0x28
 8002378:	46bd      	mov	sp, r7
 800237a:	bd80      	pop	{r7, pc}

0800237c <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 800237c:	b580      	push	{r7, lr}
 800237e:	b08a      	sub	sp, #40	@ 0x28
 8002380:	af02      	add	r7, sp, #8
 8002382:	60f8      	str	r0, [r7, #12]
 8002384:	60b9      	str	r1, [r7, #8]
 8002386:	4613      	mov	r3, r2
 8002388:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 800238a:	2300      	movs	r3, #0
 800238c:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        traceENTER_xQueueGenericCreate( uxQueueLength, uxItemSize, ucQueueType );

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	2b00      	cmp	r3, #0
 8002392:	d032      	beq.n	80023fa <xQueueGenericCreate+0x7e>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8002394:	2100      	movs	r1, #0
 8002396:	68ba      	ldr	r2, [r7, #8]
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	fba3 2302 	umull	r2, r3, r3, r2
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d000      	beq.n	80023a4 <xQueueGenericCreate+0x28>
 80023a2:	2101      	movs	r1, #1
 80023a4:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d127      	bne.n	80023fa <xQueueGenericCreate+0x7e>
            /* Check for addition overflow. */
            ( ( UBaseType_t ) ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	68ba      	ldr	r2, [r7, #8]
 80023ae:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 80023b2:	f113 0f51 	cmn.w	r3, #81	@ 0x51
 80023b6:	d820      	bhi.n	80023fa <xQueueGenericCreate+0x7e>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( ( size_t ) uxQueueLength * ( size_t ) uxItemSize );
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	68ba      	ldr	r2, [r7, #8]
 80023bc:	fb02 f303 	mul.w	r3, r2, r3
 80023c0:	61bb      	str	r3, [r7, #24]

            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 80023c2:	69bb      	ldr	r3, [r7, #24]
 80023c4:	3350      	adds	r3, #80	@ 0x50
 80023c6:	4618      	mov	r0, r3
 80023c8:	f003 f85a 	bl	8005480 <pvPortMalloc>
 80023cc:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 80023ce:	69fb      	ldr	r3, [r7, #28]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d021      	beq.n	8002418 <xQueueGenericCreate+0x9c>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80023d4:	69fb      	ldr	r3, [r7, #28]
 80023d6:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t );
 80023d8:	697b      	ldr	r3, [r7, #20]
 80023da:	3350      	adds	r3, #80	@ 0x50
 80023dc:	617b      	str	r3, [r7, #20]
                #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
                {
                    /* Queues can be created either statically or dynamically, so
                     * note this task was created dynamically in case it is later
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80023de:	69fb      	ldr	r3, [r7, #28]
 80023e0:	2200      	movs	r2, #0
 80023e2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80023e6:	79fa      	ldrb	r2, [r7, #7]
 80023e8:	69fb      	ldr	r3, [r7, #28]
 80023ea:	9300      	str	r3, [sp, #0]
 80023ec:	4613      	mov	r3, r2
 80023ee:	697a      	ldr	r2, [r7, #20]
 80023f0:	68b9      	ldr	r1, [r7, #8]
 80023f2:	68f8      	ldr	r0, [r7, #12]
 80023f4:	f000 f81e 	bl	8002434 <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 80023f8:	e00e      	b.n	8002418 <xQueueGenericCreate+0x9c>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 80023fa:	69fb      	ldr	r3, [r7, #28]
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d10b      	bne.n	8002418 <xQueueGenericCreate+0x9c>
    __asm volatile
 8002400:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002404:	f383 8811 	msr	BASEPRI, r3
 8002408:	f3bf 8f6f 	isb	sy
 800240c:	f3bf 8f4f 	dsb	sy
 8002410:	613b      	str	r3, [r7, #16]
}
 8002412:	bf00      	nop
 8002414:	bf00      	nop
 8002416:	e7fd      	b.n	8002414 <xQueueGenericCreate+0x98>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xQueueGenericCreate( pxNewQueue );
 8002418:	69fb      	ldr	r3, [r7, #28]
 800241a:	4618      	mov	r0, r3
 800241c:	f004 fe56 	bl	80070cc <SEGGER_SYSVIEW_ShrinkId>
 8002420:	4603      	mov	r3, r0
 8002422:	4619      	mov	r1, r3
 8002424:	2098      	movs	r0, #152	@ 0x98
 8002426:	f004 fcb7 	bl	8006d98 <SEGGER_SYSVIEW_RecordEndCallU32>

        return pxNewQueue;
 800242a:	69fb      	ldr	r3, [r7, #28]
    }
 800242c:	4618      	mov	r0, r3
 800242e:	3720      	adds	r7, #32
 8002430:	46bd      	mov	sp, r7
 8002432:	bd80      	pop	{r7, pc}

08002434 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b084      	sub	sp, #16
 8002438:	af00      	add	r7, sp, #0
 800243a:	60f8      	str	r0, [r7, #12]
 800243c:	60b9      	str	r1, [r7, #8]
 800243e:	607a      	str	r2, [r7, #4]
 8002440:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8002442:	68bb      	ldr	r3, [r7, #8]
 8002444:	2b00      	cmp	r3, #0
 8002446:	d103      	bne.n	8002450 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002448:	69bb      	ldr	r3, [r7, #24]
 800244a:	69ba      	ldr	r2, [r7, #24]
 800244c:	601a      	str	r2, [r3, #0]
 800244e:	e002      	b.n	8002456 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002450:	69bb      	ldr	r3, [r7, #24]
 8002452:	687a      	ldr	r2, [r7, #4]
 8002454:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8002456:	69bb      	ldr	r3, [r7, #24]
 8002458:	68fa      	ldr	r2, [r7, #12]
 800245a:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 800245c:	69bb      	ldr	r3, [r7, #24]
 800245e:	68ba      	ldr	r2, [r7, #8]
 8002460:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002462:	2101      	movs	r1, #1
 8002464:	69b8      	ldr	r0, [r7, #24]
 8002466:	f7ff fe89 	bl	800217c <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 800246a:	69bb      	ldr	r3, [r7, #24]
 800246c:	78fa      	ldrb	r2, [r7, #3]
 800246e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8002472:	bf00      	nop
 8002474:	3710      	adds	r7, #16
 8002476:	46bd      	mov	sp, r7
 8002478:	bd80      	pop	{r7, pc}

0800247a <xQueueCreateCountingSemaphoreStatic>:
#if ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

    QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount,
                                                       const UBaseType_t uxInitialCount,
                                                       StaticQueue_t * pxStaticQueue )
    {
 800247a:	b580      	push	{r7, lr}
 800247c:	b088      	sub	sp, #32
 800247e:	af02      	add	r7, sp, #8
 8002480:	60f8      	str	r0, [r7, #12]
 8002482:	60b9      	str	r1, [r7, #8]
 8002484:	607a      	str	r2, [r7, #4]
        QueueHandle_t xHandle = NULL;
 8002486:	2300      	movs	r3, #0
 8002488:	617b      	str	r3, [r7, #20]

        traceENTER_xQueueCreateCountingSemaphoreStatic( uxMaxCount, uxInitialCount, pxStaticQueue );

        if( ( uxMaxCount != 0U ) &&
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	2b00      	cmp	r3, #0
 800248e:	d013      	beq.n	80024b8 <xQueueCreateCountingSemaphoreStatic+0x3e>
 8002490:	68ba      	ldr	r2, [r7, #8]
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	429a      	cmp	r2, r3
 8002496:	d80f      	bhi.n	80024b8 <xQueueCreateCountingSemaphoreStatic+0x3e>
            ( uxInitialCount <= uxMaxCount ) )
        {
            xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8002498:	2302      	movs	r3, #2
 800249a:	9300      	str	r3, [sp, #0]
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	2200      	movs	r2, #0
 80024a0:	2100      	movs	r1, #0
 80024a2:	68f8      	ldr	r0, [r7, #12]
 80024a4:	f7ff ff00 	bl	80022a8 <xQueueGenericCreateStatic>
 80024a8:	6178      	str	r0, [r7, #20]

            if( xHandle != NULL )
 80024aa:	697b      	ldr	r3, [r7, #20]
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d012      	beq.n	80024d6 <xQueueCreateCountingSemaphoreStatic+0x5c>
            {
                ( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80024b0:	697b      	ldr	r3, [r7, #20]
 80024b2:	68ba      	ldr	r2, [r7, #8]
 80024b4:	639a      	str	r2, [r3, #56]	@ 0x38
            if( xHandle != NULL )
 80024b6:	e00e      	b.n	80024d6 <xQueueCreateCountingSemaphoreStatic+0x5c>
                traceCREATE_COUNTING_SEMAPHORE_FAILED();
            }
        }
        else
        {
            configASSERT( xHandle );
 80024b8:	697b      	ldr	r3, [r7, #20]
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d10b      	bne.n	80024d6 <xQueueCreateCountingSemaphoreStatic+0x5c>
    __asm volatile
 80024be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80024c2:	f383 8811 	msr	BASEPRI, r3
 80024c6:	f3bf 8f6f 	isb	sy
 80024ca:	f3bf 8f4f 	dsb	sy
 80024ce:	613b      	str	r3, [r7, #16]
}
 80024d0:	bf00      	nop
 80024d2:	bf00      	nop
 80024d4:	e7fd      	b.n	80024d2 <xQueueCreateCountingSemaphoreStatic+0x58>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xQueueCreateCountingSemaphoreStatic( xHandle );
 80024d6:	697b      	ldr	r3, [r7, #20]
 80024d8:	4618      	mov	r0, r3
 80024da:	f004 fdf7 	bl	80070cc <SEGGER_SYSVIEW_ShrinkId>
 80024de:	4603      	mov	r3, r0
 80024e0:	4619      	mov	r1, r3
 80024e2:	209f      	movs	r0, #159	@ 0x9f
 80024e4:	f004 fc58 	bl	8006d98 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xHandle;
 80024e8:	697b      	ldr	r3, [r7, #20]
    }
 80024ea:	4618      	mov	r0, r3
 80024ec:	3718      	adds	r7, #24
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bd80      	pop	{r7, pc}

080024f2 <xQueueCreateCountingSemaphore>:

#if ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

    QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount,
                                                 const UBaseType_t uxInitialCount )
    {
 80024f2:	b580      	push	{r7, lr}
 80024f4:	b084      	sub	sp, #16
 80024f6:	af00      	add	r7, sp, #0
 80024f8:	6078      	str	r0, [r7, #4]
 80024fa:	6039      	str	r1, [r7, #0]
        QueueHandle_t xHandle = NULL;
 80024fc:	2300      	movs	r3, #0
 80024fe:	60fb      	str	r3, [r7, #12]

        traceENTER_xQueueCreateCountingSemaphore( uxMaxCount, uxInitialCount );

        if( ( uxMaxCount != 0U ) &&
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	2b00      	cmp	r3, #0
 8002504:	d010      	beq.n	8002528 <xQueueCreateCountingSemaphore+0x36>
 8002506:	683a      	ldr	r2, [r7, #0]
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	429a      	cmp	r2, r3
 800250c:	d80c      	bhi.n	8002528 <xQueueCreateCountingSemaphore+0x36>
            ( uxInitialCount <= uxMaxCount ) )
        {
            xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800250e:	2202      	movs	r2, #2
 8002510:	2100      	movs	r1, #0
 8002512:	6878      	ldr	r0, [r7, #4]
 8002514:	f7ff ff32 	bl	800237c <xQueueGenericCreate>
 8002518:	60f8      	str	r0, [r7, #12]

            if( xHandle != NULL )
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	2b00      	cmp	r3, #0
 800251e:	d012      	beq.n	8002546 <xQueueCreateCountingSemaphore+0x54>
            {
                ( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	683a      	ldr	r2, [r7, #0]
 8002524:	639a      	str	r2, [r3, #56]	@ 0x38
            if( xHandle != NULL )
 8002526:	e00e      	b.n	8002546 <xQueueCreateCountingSemaphore+0x54>
                traceCREATE_COUNTING_SEMAPHORE_FAILED();
            }
        }
        else
        {
            configASSERT( xHandle );
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	2b00      	cmp	r3, #0
 800252c:	d10b      	bne.n	8002546 <xQueueCreateCountingSemaphore+0x54>
    __asm volatile
 800252e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002532:	f383 8811 	msr	BASEPRI, r3
 8002536:	f3bf 8f6f 	isb	sy
 800253a:	f3bf 8f4f 	dsb	sy
 800253e:	60bb      	str	r3, [r7, #8]
}
 8002540:	bf00      	nop
 8002542:	bf00      	nop
 8002544:	e7fd      	b.n	8002542 <xQueueCreateCountingSemaphore+0x50>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xQueueCreateCountingSemaphore( xHandle );
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	4618      	mov	r0, r3
 800254a:	f004 fdbf 	bl	80070cc <SEGGER_SYSVIEW_ShrinkId>
 800254e:	4603      	mov	r3, r0
 8002550:	4619      	mov	r1, r3
 8002552:	20a0      	movs	r0, #160	@ 0xa0
 8002554:	f004 fc20 	bl	8006d98 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xHandle;
 8002558:	68fb      	ldr	r3, [r7, #12]
    }
 800255a:	4618      	mov	r0, r3
 800255c:	3710      	adds	r7, #16
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}
	...

08002564 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b08e      	sub	sp, #56	@ 0x38
 8002568:	af00      	add	r7, sp, #0
 800256a:	60f8      	str	r0, [r7, #12]
 800256c:	60b9      	str	r1, [r7, #8]
 800256e:	607a      	str	r2, [r7, #4]
 8002570:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002572:	2300      	movs	r3, #0
 8002574:	637b      	str	r3, [r7, #52]	@ 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	633b      	str	r3, [r7, #48]	@ 0x30

    traceENTER_xQueueGenericSend( xQueue, pvItemToQueue, xTicksToWait, xCopyPosition );

    configASSERT( pxQueue );
 800257a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800257c:	2b00      	cmp	r3, #0
 800257e:	d10b      	bne.n	8002598 <xQueueGenericSend+0x34>
    __asm volatile
 8002580:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002584:	f383 8811 	msr	BASEPRI, r3
 8002588:	f3bf 8f6f 	isb	sy
 800258c:	f3bf 8f4f 	dsb	sy
 8002590:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002592:	bf00      	nop
 8002594:	bf00      	nop
 8002596:	e7fd      	b.n	8002594 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002598:	68bb      	ldr	r3, [r7, #8]
 800259a:	2b00      	cmp	r3, #0
 800259c:	d103      	bne.n	80025a6 <xQueueGenericSend+0x42>
 800259e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d101      	bne.n	80025aa <xQueueGenericSend+0x46>
 80025a6:	2301      	movs	r3, #1
 80025a8:	e000      	b.n	80025ac <xQueueGenericSend+0x48>
 80025aa:	2300      	movs	r3, #0
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d10b      	bne.n	80025c8 <xQueueGenericSend+0x64>
    __asm volatile
 80025b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80025b4:	f383 8811 	msr	BASEPRI, r3
 80025b8:	f3bf 8f6f 	isb	sy
 80025bc:	f3bf 8f4f 	dsb	sy
 80025c0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80025c2:	bf00      	nop
 80025c4:	bf00      	nop
 80025c6:	e7fd      	b.n	80025c4 <xQueueGenericSend+0x60>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	2b02      	cmp	r3, #2
 80025cc:	d103      	bne.n	80025d6 <xQueueGenericSend+0x72>
 80025ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025d2:	2b01      	cmp	r3, #1
 80025d4:	d101      	bne.n	80025da <xQueueGenericSend+0x76>
 80025d6:	2301      	movs	r3, #1
 80025d8:	e000      	b.n	80025dc <xQueueGenericSend+0x78>
 80025da:	2300      	movs	r3, #0
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d10b      	bne.n	80025f8 <xQueueGenericSend+0x94>
    __asm volatile
 80025e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80025e4:	f383 8811 	msr	BASEPRI, r3
 80025e8:	f3bf 8f6f 	isb	sy
 80025ec:	f3bf 8f4f 	dsb	sy
 80025f0:	623b      	str	r3, [r7, #32]
}
 80025f2:	bf00      	nop
 80025f4:	bf00      	nop
 80025f6:	e7fd      	b.n	80025f4 <xQueueGenericSend+0x90>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80025f8:	f001 ff72 	bl	80044e0 <xTaskGetSchedulerState>
 80025fc:	4603      	mov	r3, r0
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d102      	bne.n	8002608 <xQueueGenericSend+0xa4>
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	2b00      	cmp	r3, #0
 8002606:	d101      	bne.n	800260c <xQueueGenericSend+0xa8>
 8002608:	2301      	movs	r3, #1
 800260a:	e000      	b.n	800260e <xQueueGenericSend+0xaa>
 800260c:	2300      	movs	r3, #0
 800260e:	2b00      	cmp	r3, #0
 8002610:	d10b      	bne.n	800262a <xQueueGenericSend+0xc6>
    __asm volatile
 8002612:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002616:	f383 8811 	msr	BASEPRI, r3
 800261a:	f3bf 8f6f 	isb	sy
 800261e:	f3bf 8f4f 	dsb	sy
 8002622:	61fb      	str	r3, [r7, #28]
}
 8002624:	bf00      	nop
 8002626:	bf00      	nop
 8002628:	e7fd      	b.n	8002626 <xQueueGenericSend+0xc2>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 800262a:	f002 fe1d 	bl	8005268 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800262e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002630:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002632:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002634:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002636:	429a      	cmp	r2, r3
 8002638:	d302      	bcc.n	8002640 <xQueueGenericSend+0xdc>
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	2b02      	cmp	r3, #2
 800263e:	d12d      	bne.n	800269c <xQueueGenericSend+0x138>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002640:	683a      	ldr	r2, [r7, #0]
 8002642:	68b9      	ldr	r1, [r7, #8]
 8002644:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002646:	f000 fc64 	bl	8002f12 <prvCopyDataToQueue>
 800264a:	62f8      	str	r0, [r7, #44]	@ 0x2c

                    /* If there was a task waiting for data to arrive on the
                     * queue then unblock it now. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800264c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800264e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002650:	2b00      	cmp	r3, #0
 8002652:	d010      	beq.n	8002676 <xQueueGenericSend+0x112>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002654:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002656:	3324      	adds	r3, #36	@ 0x24
 8002658:	4618      	mov	r0, r3
 800265a:	f001 fcc7 	bl	8003fec <xTaskRemoveFromEventList>
 800265e:	4603      	mov	r3, r0
 8002660:	2b00      	cmp	r3, #0
 8002662:	d013      	beq.n	800268c <xQueueGenericSend+0x128>
                        {
                            /* The unblocked task has a priority higher than
                             * our own so yield immediately.  Yes it is ok to do
                             * this from within the critical section - the kernel
                             * takes care of that. */
                            queueYIELD_IF_USING_PREEMPTION();
 8002664:	4b45      	ldr	r3, [pc, #276]	@ (800277c <xQueueGenericSend+0x218>)
 8002666:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800266a:	601a      	str	r2, [r3, #0]
 800266c:	f3bf 8f4f 	dsb	sy
 8002670:	f3bf 8f6f 	isb	sy
 8002674:	e00a      	b.n	800268c <xQueueGenericSend+0x128>
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                    else if( xYieldRequired != pdFALSE )
 8002676:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002678:	2b00      	cmp	r3, #0
 800267a:	d007      	beq.n	800268c <xQueueGenericSend+0x128>
                    {
                        /* This path is a special case that will only get
                         * executed if the task was holding multiple mutexes and
                         * the mutexes were given back in an order that is
                         * different to that in which they were taken. */
                        queueYIELD_IF_USING_PREEMPTION();
 800267c:	4b3f      	ldr	r3, [pc, #252]	@ (800277c <xQueueGenericSend+0x218>)
 800267e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002682:	601a      	str	r2, [r3, #0]
 8002684:	f3bf 8f4f 	dsb	sy
 8002688:	f3bf 8f6f 	isb	sy
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 800268c:	f002 fe1c 	bl	80052c8 <vPortExitCritical>

                traceRETURN_xQueueGenericSend( pdPASS );
 8002690:	2101      	movs	r1, #1
 8002692:	20a1      	movs	r0, #161	@ 0xa1
 8002694:	f004 fb80 	bl	8006d98 <SEGGER_SYSVIEW_RecordEndCallU32>

                return pdPASS;
 8002698:	2301      	movs	r3, #1
 800269a:	e06b      	b.n	8002774 <xQueueGenericSend+0x210>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d107      	bne.n	80026b2 <xQueueGenericSend+0x14e>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80026a2:	f002 fe11 	bl	80052c8 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    traceRETURN_xQueueGenericSend( errQUEUE_FULL );
 80026a6:	2100      	movs	r1, #0
 80026a8:	20a1      	movs	r0, #161	@ 0xa1
 80026aa:	f004 fb75 	bl	8006d98 <SEGGER_SYSVIEW_RecordEndCallU32>

                    return errQUEUE_FULL;
 80026ae:	2300      	movs	r3, #0
 80026b0:	e060      	b.n	8002774 <xQueueGenericSend+0x210>
                }
                else if( xEntryTimeSet == pdFALSE )
 80026b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d106      	bne.n	80026c6 <xQueueGenericSend+0x162>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80026b8:	f107 0314 	add.w	r3, r7, #20
 80026bc:	4618      	mov	r0, r3
 80026be:	f001 fd77 	bl	80041b0 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80026c2:	2301      	movs	r3, #1
 80026c4:	637b      	str	r3, [r7, #52]	@ 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80026c6:	f002 fdff 	bl	80052c8 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80026ca:	f001 f931 	bl	8003930 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80026ce:	f002 fdcb 	bl	8005268 <vPortEnterCritical>
 80026d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026d4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80026d8:	b25b      	sxtb	r3, r3
 80026da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026de:	d103      	bne.n	80026e8 <xQueueGenericSend+0x184>
 80026e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026e2:	2200      	movs	r2, #0
 80026e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80026e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026ea:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80026ee:	b25b      	sxtb	r3, r3
 80026f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026f4:	d103      	bne.n	80026fe <xQueueGenericSend+0x19a>
 80026f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026f8:	2200      	movs	r2, #0
 80026fa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80026fe:	f002 fde3 	bl	80052c8 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002702:	1d3a      	adds	r2, r7, #4
 8002704:	f107 0314 	add.w	r3, r7, #20
 8002708:	4611      	mov	r1, r2
 800270a:	4618      	mov	r0, r3
 800270c:	f001 fd68 	bl	80041e0 <xTaskCheckForTimeOut>
 8002710:	4603      	mov	r3, r0
 8002712:	2b00      	cmp	r3, #0
 8002714:	d124      	bne.n	8002760 <xQueueGenericSend+0x1fc>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002716:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002718:	f000 fcf3 	bl	8003102 <prvIsQueueFull>
 800271c:	4603      	mov	r3, r0
 800271e:	2b00      	cmp	r3, #0
 8002720:	d018      	beq.n	8002754 <xQueueGenericSend+0x1f0>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002722:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002724:	3310      	adds	r3, #16
 8002726:	687a      	ldr	r2, [r7, #4]
 8002728:	4611      	mov	r1, r2
 800272a:	4618      	mov	r0, r3
 800272c:	f001 fbec 	bl	8003f08 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list. It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready list instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8002730:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002732:	f000 fc7e 	bl	8003032 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in the ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8002736:	f001 f909 	bl	800394c <xTaskResumeAll>
 800273a:	4603      	mov	r3, r0
 800273c:	2b00      	cmp	r3, #0
 800273e:	f47f af74 	bne.w	800262a <xQueueGenericSend+0xc6>
                {
                    taskYIELD_WITHIN_API();
 8002742:	4b0e      	ldr	r3, [pc, #56]	@ (800277c <xQueueGenericSend+0x218>)
 8002744:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002748:	601a      	str	r2, [r3, #0]
 800274a:	f3bf 8f4f 	dsb	sy
 800274e:	f3bf 8f6f 	isb	sy
 8002752:	e76a      	b.n	800262a <xQueueGenericSend+0xc6>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8002754:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002756:	f000 fc6c 	bl	8003032 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 800275a:	f001 f8f7 	bl	800394c <xTaskResumeAll>
 800275e:	e764      	b.n	800262a <xQueueGenericSend+0xc6>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8002760:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002762:	f000 fc66 	bl	8003032 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8002766:	f001 f8f1 	bl	800394c <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            traceRETURN_xQueueGenericSend( errQUEUE_FULL );
 800276a:	2100      	movs	r1, #0
 800276c:	20a1      	movs	r0, #161	@ 0xa1
 800276e:	f004 fb13 	bl	8006d98 <SEGGER_SYSVIEW_RecordEndCallU32>

            return errQUEUE_FULL;
 8002772:	2300      	movs	r3, #0
        }
    }
}
 8002774:	4618      	mov	r0, r3
 8002776:	3738      	adds	r7, #56	@ 0x38
 8002778:	46bd      	mov	sp, r7
 800277a:	bd80      	pop	{r7, pc}
 800277c:	e000ed04 	.word	0xe000ed04

08002780 <xQueueGiveFromISR>:
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue,
                              BaseType_t * const pxHigherPriorityTaskWoken )
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b090      	sub	sp, #64	@ 0x40
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
 8002788:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	63bb      	str	r3, [r7, #56]	@ 0x38
     * item size is 0.  Don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */

    configASSERT( pxQueue );
 800278e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002790:	2b00      	cmp	r3, #0
 8002792:	d10b      	bne.n	80027ac <xQueueGiveFromISR+0x2c>
    __asm volatile
 8002794:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002798:	f383 8811 	msr	BASEPRI, r3
 800279c:	f3bf 8f6f 	isb	sy
 80027a0:	f3bf 8f4f 	dsb	sy
 80027a4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80027a6:	bf00      	nop
 80027a8:	bf00      	nop
 80027aa:	e7fd      	b.n	80027a8 <xQueueGiveFromISR+0x28>

    /* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
     * if the item size is not 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 80027ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80027ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d00b      	beq.n	80027cc <xQueueGiveFromISR+0x4c>
    __asm volatile
 80027b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80027b8:	f383 8811 	msr	BASEPRI, r3
 80027bc:	f3bf 8f6f 	isb	sy
 80027c0:	f3bf 8f4f 	dsb	sy
 80027c4:	623b      	str	r3, [r7, #32]
}
 80027c6:	bf00      	nop
 80027c8:	bf00      	nop
 80027ca:	e7fd      	b.n	80027c8 <xQueueGiveFromISR+0x48>

    /* Normally a mutex would not be given from an interrupt, especially if
     * there is a mutex holder, as priority inheritance makes no sense for an
     * interrupts, only tasks. */
    configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80027cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d103      	bne.n	80027dc <xQueueGiveFromISR+0x5c>
 80027d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80027d6:	689b      	ldr	r3, [r3, #8]
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d101      	bne.n	80027e0 <xQueueGiveFromISR+0x60>
 80027dc:	2301      	movs	r3, #1
 80027de:	e000      	b.n	80027e2 <xQueueGiveFromISR+0x62>
 80027e0:	2300      	movs	r3, #0
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d10b      	bne.n	80027fe <xQueueGiveFromISR+0x7e>
    __asm volatile
 80027e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80027ea:	f383 8811 	msr	BASEPRI, r3
 80027ee:	f3bf 8f6f 	isb	sy
 80027f2:	f3bf 8f4f 	dsb	sy
 80027f6:	61fb      	str	r3, [r7, #28]
}
 80027f8:	bf00      	nop
 80027fa:	bf00      	nop
 80027fc:	e7fd      	b.n	80027fa <xQueueGiveFromISR+0x7a>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80027fe:	f002 fdff 	bl	8005400 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
    uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

    __asm volatile
 8002802:	f3ef 8211 	mrs	r2, BASEPRI
 8002806:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800280a:	f383 8811 	msr	BASEPRI, r3
 800280e:	f3bf 8f6f 	isb	sy
 8002812:	f3bf 8f4f 	dsb	sy
 8002816:	61ba      	str	r2, [r7, #24]
 8002818:	617b      	str	r3, [r7, #20]
        : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );

    /* This return will not be reached but is necessary to prevent compiler
     * warnings. */
    return ulOriginalBASEPRI;
 800281a:	69bb      	ldr	r3, [r7, #24]

    /* MISRA Ref 4.7.1 [Return value shall be checked] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#dir-47 */
    /* coverity[misra_c_2012_directive_4_7_violation] */
    uxSavedInterruptStatus = ( UBaseType_t ) taskENTER_CRITICAL_FROM_ISR();
 800281c:	637b      	str	r3, [r7, #52]	@ 0x34
    {
        const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800281e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002820:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002822:	633b      	str	r3, [r7, #48]	@ 0x30

        /* When the queue is used to implement a semaphore no data is ever
         * moved through the queue but it is still valid to see if the queue 'has
         * space'. */
        if( uxMessagesWaiting < pxQueue->uxLength )
 8002824:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002826:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002828:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800282a:	429a      	cmp	r2, r3
 800282c:	d243      	bcs.n	80028b6 <xQueueGiveFromISR+0x136>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 800282e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002830:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002834:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
             * holder - and if there is a mutex holder then the mutex cannot be
             * given from an ISR.  As this is the ISR version of the function it
             * can be assumed there is no mutex holder and no need to determine if
             * priority disinheritance is needed.  Simply increase the count of
             * messages (semaphores) available. */
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting + ( UBaseType_t ) 1 );
 8002838:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800283a:	1c5a      	adds	r2, r3, #1
 800283c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800283e:	639a      	str	r2, [r3, #56]	@ 0x38

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 8002840:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8002844:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002848:	d112      	bne.n	8002870 <xQueueGiveFromISR+0xf0>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800284a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800284c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800284e:	2b00      	cmp	r3, #0
 8002850:	d02e      	beq.n	80028b0 <xQueueGiveFromISR+0x130>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002852:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002854:	3324      	adds	r3, #36	@ 0x24
 8002856:	4618      	mov	r0, r3
 8002858:	f001 fbc8 	bl	8003fec <xTaskRemoveFromEventList>
 800285c:	4603      	mov	r3, r0
 800285e:	2b00      	cmp	r3, #0
 8002860:	d026      	beq.n	80028b0 <xQueueGiveFromISR+0x130>
                        {
                            /* The task waiting has a higher priority so record that a
                             * context switch is required. */
                            if( pxHigherPriorityTaskWoken != NULL )
 8002862:	683b      	ldr	r3, [r7, #0]
 8002864:	2b00      	cmp	r3, #0
 8002866:	d023      	beq.n	80028b0 <xQueueGiveFromISR+0x130>
                            {
                                *pxHigherPriorityTaskWoken = pdTRUE;
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	2201      	movs	r2, #1
 800286c:	601a      	str	r2, [r3, #0]
 800286e:	e01f      	b.n	80028b0 <xQueueGiveFromISR+0x130>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                prvIncrementQueueTxLock( pxQueue, cTxLock );
 8002870:	f001 f9a6 	bl	8003bc0 <uxTaskGetNumberOfTasks>
 8002874:	62b8      	str	r0, [r7, #40]	@ 0x28
 8002876:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800287a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800287c:	429a      	cmp	r2, r3
 800287e:	d917      	bls.n	80028b0 <xQueueGiveFromISR+0x130>
 8002880:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8002884:	2b7f      	cmp	r3, #127	@ 0x7f
 8002886:	d10b      	bne.n	80028a0 <xQueueGiveFromISR+0x120>
    __asm volatile
 8002888:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800288c:	f383 8811 	msr	BASEPRI, r3
 8002890:	f3bf 8f6f 	isb	sy
 8002894:	f3bf 8f4f 	dsb	sy
 8002898:	613b      	str	r3, [r7, #16]
}
 800289a:	bf00      	nop
 800289c:	bf00      	nop
 800289e:	e7fd      	b.n	800289c <xQueueGiveFromISR+0x11c>
 80028a0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80028a4:	3301      	adds	r3, #1
 80028a6:	b2db      	uxtb	r3, r3
 80028a8:	b25a      	sxtb	r2, r3
 80028aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            }

            xReturn = pdPASS;
 80028b0:	2301      	movs	r3, #1
 80028b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80028b4:	e001      	b.n	80028ba <xQueueGiveFromISR+0x13a>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 80028b6:	2300      	movs	r3, #0
 80028b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80028ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80028bc:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
    __asm volatile
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	f383 8811 	msr	BASEPRI, r3
    (
        "   msr basepri, %0 " ::"r" ( ulNewMaskValue ) : "memory"
    );
}
 80028c4:	bf00      	nop
        }
    }
    taskEXIT_CRITICAL_FROM_ISR( uxSavedInterruptStatus );

    traceRETURN_xQueueGiveFromISR( xReturn );
 80028c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80028c8:	4619      	mov	r1, r3
 80028ca:	20a3      	movs	r0, #163	@ 0xa3
 80028cc:	f004 fa64 	bl	8006d98 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xReturn;
 80028d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80028d2:	4618      	mov	r0, r3
 80028d4:	3740      	adds	r7, #64	@ 0x40
 80028d6:	46bd      	mov	sp, r7
 80028d8:	bd80      	pop	{r7, pc}
	...

080028dc <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b08c      	sub	sp, #48	@ 0x30
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	60f8      	str	r0, [r7, #12]
 80028e4:	60b9      	str	r1, [r7, #8]
 80028e6:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 80028e8:	2300      	movs	r3, #0
 80028ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	62bb      	str	r3, [r7, #40]	@ 0x28

    traceENTER_xQueueReceive( xQueue, pvBuffer, xTicksToWait );

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 80028f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d10b      	bne.n	800290e <xQueueReceive+0x32>
    __asm volatile
 80028f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80028fa:	f383 8811 	msr	BASEPRI, r3
 80028fe:	f3bf 8f6f 	isb	sy
 8002902:	f3bf 8f4f 	dsb	sy
 8002906:	623b      	str	r3, [r7, #32]
}
 8002908:	bf00      	nop
 800290a:	bf00      	nop
 800290c:	e7fd      	b.n	800290a <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800290e:	68bb      	ldr	r3, [r7, #8]
 8002910:	2b00      	cmp	r3, #0
 8002912:	d103      	bne.n	800291c <xQueueReceive+0x40>
 8002914:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002916:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002918:	2b00      	cmp	r3, #0
 800291a:	d101      	bne.n	8002920 <xQueueReceive+0x44>
 800291c:	2301      	movs	r3, #1
 800291e:	e000      	b.n	8002922 <xQueueReceive+0x46>
 8002920:	2300      	movs	r3, #0
 8002922:	2b00      	cmp	r3, #0
 8002924:	d10b      	bne.n	800293e <xQueueReceive+0x62>
    __asm volatile
 8002926:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800292a:	f383 8811 	msr	BASEPRI, r3
 800292e:	f3bf 8f6f 	isb	sy
 8002932:	f3bf 8f4f 	dsb	sy
 8002936:	61fb      	str	r3, [r7, #28]
}
 8002938:	bf00      	nop
 800293a:	bf00      	nop
 800293c:	e7fd      	b.n	800293a <xQueueReceive+0x5e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800293e:	f001 fdcf 	bl	80044e0 <xTaskGetSchedulerState>
 8002942:	4603      	mov	r3, r0
 8002944:	2b00      	cmp	r3, #0
 8002946:	d102      	bne.n	800294e <xQueueReceive+0x72>
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d101      	bne.n	8002952 <xQueueReceive+0x76>
 800294e:	2301      	movs	r3, #1
 8002950:	e000      	b.n	8002954 <xQueueReceive+0x78>
 8002952:	2300      	movs	r3, #0
 8002954:	2b00      	cmp	r3, #0
 8002956:	d10b      	bne.n	8002970 <xQueueReceive+0x94>
    __asm volatile
 8002958:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800295c:	f383 8811 	msr	BASEPRI, r3
 8002960:	f3bf 8f6f 	isb	sy
 8002964:	f3bf 8f4f 	dsb	sy
 8002968:	61bb      	str	r3, [r7, #24]
}
 800296a:	bf00      	nop
 800296c:	bf00      	nop
 800296e:	e7fd      	b.n	800296c <xQueueReceive+0x90>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 8002970:	f002 fc7a 	bl	8005268 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002974:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002976:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002978:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800297a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800297c:	2b00      	cmp	r3, #0
 800297e:	d023      	beq.n	80029c8 <xQueueReceive+0xec>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002980:	68b9      	ldr	r1, [r7, #8]
 8002982:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002984:	f000 fb2f 	bl	8002fe6 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting - ( UBaseType_t ) 1 );
 8002988:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800298a:	1e5a      	subs	r2, r3, #1
 800298c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800298e:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002990:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002992:	691b      	ldr	r3, [r3, #16]
 8002994:	2b00      	cmp	r3, #0
 8002996:	d00f      	beq.n	80029b8 <xQueueReceive+0xdc>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002998:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800299a:	3310      	adds	r3, #16
 800299c:	4618      	mov	r0, r3
 800299e:	f001 fb25 	bl	8003fec <xTaskRemoveFromEventList>
 80029a2:	4603      	mov	r3, r0
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d007      	beq.n	80029b8 <xQueueReceive+0xdc>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 80029a8:	4b42      	ldr	r3, [pc, #264]	@ (8002ab4 <xQueueReceive+0x1d8>)
 80029aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80029ae:	601a      	str	r2, [r3, #0]
 80029b0:	f3bf 8f4f 	dsb	sy
 80029b4:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 80029b8:	f002 fc86 	bl	80052c8 <vPortExitCritical>

                traceRETURN_xQueueReceive( pdPASS );
 80029bc:	2101      	movs	r1, #1
 80029be:	20a4      	movs	r0, #164	@ 0xa4
 80029c0:	f004 f9ea 	bl	8006d98 <SEGGER_SYSVIEW_RecordEndCallU32>

                return pdPASS;
 80029c4:	2301      	movs	r3, #1
 80029c6:	e071      	b.n	8002aac <xQueueReceive+0x1d0>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d107      	bne.n	80029de <xQueueReceive+0x102>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80029ce:	f002 fc7b 	bl	80052c8 <vPortExitCritical>

                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    traceRETURN_xQueueReceive( errQUEUE_EMPTY );
 80029d2:	2100      	movs	r1, #0
 80029d4:	20a4      	movs	r0, #164	@ 0xa4
 80029d6:	f004 f9df 	bl	8006d98 <SEGGER_SYSVIEW_RecordEndCallU32>

                    return errQUEUE_EMPTY;
 80029da:	2300      	movs	r3, #0
 80029dc:	e066      	b.n	8002aac <xQueueReceive+0x1d0>
                }
                else if( xEntryTimeSet == pdFALSE )
 80029de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d106      	bne.n	80029f2 <xQueueReceive+0x116>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80029e4:	f107 0310 	add.w	r3, r7, #16
 80029e8:	4618      	mov	r0, r3
 80029ea:	f001 fbe1 	bl	80041b0 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80029ee:	2301      	movs	r3, #1
 80029f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80029f2:	f002 fc69 	bl	80052c8 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80029f6:	f000 ff9b 	bl	8003930 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80029fa:	f002 fc35 	bl	8005268 <vPortEnterCritical>
 80029fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a00:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002a04:	b25b      	sxtb	r3, r3
 8002a06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a0a:	d103      	bne.n	8002a14 <xQueueReceive+0x138>
 8002a0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a0e:	2200      	movs	r2, #0
 8002a10:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002a14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a16:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002a1a:	b25b      	sxtb	r3, r3
 8002a1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a20:	d103      	bne.n	8002a2a <xQueueReceive+0x14e>
 8002a22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a24:	2200      	movs	r2, #0
 8002a26:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002a2a:	f002 fc4d 	bl	80052c8 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002a2e:	1d3a      	adds	r2, r7, #4
 8002a30:	f107 0310 	add.w	r3, r7, #16
 8002a34:	4611      	mov	r1, r2
 8002a36:	4618      	mov	r0, r3
 8002a38:	f001 fbd2 	bl	80041e0 <xTaskCheckForTimeOut>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d123      	bne.n	8002a8a <xQueueReceive+0x1ae>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002a42:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002a44:	f000 fb47 	bl	80030d6 <prvIsQueueEmpty>
 8002a48:	4603      	mov	r3, r0
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d017      	beq.n	8002a7e <xQueueReceive+0x1a2>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002a4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a50:	3324      	adds	r3, #36	@ 0x24
 8002a52:	687a      	ldr	r2, [r7, #4]
 8002a54:	4611      	mov	r1, r2
 8002a56:	4618      	mov	r0, r3
 8002a58:	f001 fa56 	bl	8003f08 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8002a5c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002a5e:	f000 fae8 	bl	8003032 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8002a62:	f000 ff73 	bl	800394c <xTaskResumeAll>
 8002a66:	4603      	mov	r3, r0
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d181      	bne.n	8002970 <xQueueReceive+0x94>
                {
                    taskYIELD_WITHIN_API();
 8002a6c:	4b11      	ldr	r3, [pc, #68]	@ (8002ab4 <xQueueReceive+0x1d8>)
 8002a6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002a72:	601a      	str	r2, [r3, #0]
 8002a74:	f3bf 8f4f 	dsb	sy
 8002a78:	f3bf 8f6f 	isb	sy
 8002a7c:	e778      	b.n	8002970 <xQueueReceive+0x94>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8002a7e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002a80:	f000 fad7 	bl	8003032 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8002a84:	f000 ff62 	bl	800394c <xTaskResumeAll>
 8002a88:	e772      	b.n	8002970 <xQueueReceive+0x94>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8002a8a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002a8c:	f000 fad1 	bl	8003032 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8002a90:	f000 ff5c 	bl	800394c <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002a94:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002a96:	f000 fb1e 	bl	80030d6 <prvIsQueueEmpty>
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	f43f af67 	beq.w	8002970 <xQueueReceive+0x94>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                traceRETURN_xQueueReceive( errQUEUE_EMPTY );
 8002aa2:	2100      	movs	r1, #0
 8002aa4:	20a4      	movs	r0, #164	@ 0xa4
 8002aa6:	f004 f977 	bl	8006d98 <SEGGER_SYSVIEW_RecordEndCallU32>

                return errQUEUE_EMPTY;
 8002aaa:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 8002aac:	4618      	mov	r0, r3
 8002aae:	3730      	adds	r7, #48	@ 0x30
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	bd80      	pop	{r7, pc}
 8002ab4:	e000ed04 	.word	0xe000ed04

08002ab8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue,
                                TickType_t xTicksToWait )
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b08c      	sub	sp, #48	@ 0x30
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
 8002ac0:	6039      	str	r1, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE;
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	627b      	str	r3, [r7, #36]	@ 0x24

    #if ( configUSE_MUTEXES == 1 )
        BaseType_t xInheritanceOccurred = pdFALSE;
 8002aca:	2300      	movs	r3, #0
 8002acc:	62bb      	str	r3, [r7, #40]	@ 0x28
    #endif

    traceENTER_xQueueSemaphoreTake( xQueue, xTicksToWait );

    /* Check the queue pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8002ace:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d10b      	bne.n	8002aec <xQueueSemaphoreTake+0x34>
    __asm volatile
 8002ad4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ad8:	f383 8811 	msr	BASEPRI, r3
 8002adc:	f3bf 8f6f 	isb	sy
 8002ae0:	f3bf 8f4f 	dsb	sy
 8002ae4:	61bb      	str	r3, [r7, #24]
}
 8002ae6:	bf00      	nop
 8002ae8:	bf00      	nop
 8002aea:	e7fd      	b.n	8002ae8 <xQueueSemaphoreTake+0x30>

    /* Check this really is a semaphore, in which case the item size will be
     * 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 8002aec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d00b      	beq.n	8002b0c <xQueueSemaphoreTake+0x54>
    __asm volatile
 8002af4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002af8:	f383 8811 	msr	BASEPRI, r3
 8002afc:	f3bf 8f6f 	isb	sy
 8002b00:	f3bf 8f4f 	dsb	sy
 8002b04:	617b      	str	r3, [r7, #20]
}
 8002b06:	bf00      	nop
 8002b08:	bf00      	nop
 8002b0a:	e7fd      	b.n	8002b08 <xQueueSemaphoreTake+0x50>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002b0c:	f001 fce8 	bl	80044e0 <xTaskGetSchedulerState>
 8002b10:	4603      	mov	r3, r0
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d102      	bne.n	8002b1c <xQueueSemaphoreTake+0x64>
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d101      	bne.n	8002b20 <xQueueSemaphoreTake+0x68>
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	e000      	b.n	8002b22 <xQueueSemaphoreTake+0x6a>
 8002b20:	2300      	movs	r3, #0
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d10b      	bne.n	8002b3e <xQueueSemaphoreTake+0x86>
    __asm volatile
 8002b26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b2a:	f383 8811 	msr	BASEPRI, r3
 8002b2e:	f3bf 8f6f 	isb	sy
 8002b32:	f3bf 8f4f 	dsb	sy
 8002b36:	613b      	str	r3, [r7, #16]
}
 8002b38:	bf00      	nop
 8002b3a:	bf00      	nop
 8002b3c:	e7fd      	b.n	8002b3a <xQueueSemaphoreTake+0x82>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 8002b3e:	f002 fb93 	bl	8005268 <vPortEnterCritical>
        {
            /* Semaphores are queues with an item size of 0, and where the
             * number of messages in the queue is the semaphore's count value. */
            const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8002b42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b46:	623b      	str	r3, [r7, #32]

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8002b48:	6a3b      	ldr	r3, [r7, #32]
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d028      	beq.n	8002ba0 <xQueueSemaphoreTake+0xe8>
            {
                traceQUEUE_RECEIVE( pxQueue );

                /* Semaphores are queues with a data size of zero and where the
                 * messages waiting is the semaphore's count.  Reduce the count. */
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxSemaphoreCount - ( UBaseType_t ) 1 );
 8002b4e:	6a3b      	ldr	r3, [r7, #32]
 8002b50:	1e5a      	subs	r2, r3, #1
 8002b52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b54:	639a      	str	r2, [r3, #56]	@ 0x38

                #if ( configUSE_MUTEXES == 1 )
                {
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002b56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d104      	bne.n	8002b68 <xQueueSemaphoreTake+0xb0>
                    {
                        /* Record the information required to implement
                         * priority inheritance should it become necessary. */
                        pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8002b5e:	f001 fed7 	bl	8004910 <pvTaskIncrementMutexHeldCount>
 8002b62:	4602      	mov	r2, r0
 8002b64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b66:	609a      	str	r2, [r3, #8]
                }
                #endif /* configUSE_MUTEXES */

                /* Check to see if other tasks are blocked waiting to give the
                 * semaphore, and if so, unblock the highest priority such task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002b68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b6a:	691b      	ldr	r3, [r3, #16]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d00f      	beq.n	8002b90 <xQueueSemaphoreTake+0xd8>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002b70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b72:	3310      	adds	r3, #16
 8002b74:	4618      	mov	r0, r3
 8002b76:	f001 fa39 	bl	8003fec <xTaskRemoveFromEventList>
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d007      	beq.n	8002b90 <xQueueSemaphoreTake+0xd8>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8002b80:	4b52      	ldr	r3, [pc, #328]	@ (8002ccc <xQueueSemaphoreTake+0x214>)
 8002b82:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002b86:	601a      	str	r2, [r3, #0]
 8002b88:	f3bf 8f4f 	dsb	sy
 8002b8c:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8002b90:	f002 fb9a 	bl	80052c8 <vPortExitCritical>

                traceRETURN_xQueueSemaphoreTake( pdPASS );
 8002b94:	2101      	movs	r1, #1
 8002b96:	20a5      	movs	r0, #165	@ 0xa5
 8002b98:	f004 f8fe 	bl	8006d98 <SEGGER_SYSVIEW_RecordEndCallU32>

                return pdPASS;
 8002b9c:	2301      	movs	r3, #1
 8002b9e:	e091      	b.n	8002cc4 <xQueueSemaphoreTake+0x20c>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d107      	bne.n	8002bb6 <xQueueSemaphoreTake+0xfe>
                {
                    /* The semaphore count was 0 and no block time is specified
                     * (or the block time has expired) so exit now. */
                    taskEXIT_CRITICAL();
 8002ba6:	f002 fb8f 	bl	80052c8 <vPortExitCritical>

                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    traceRETURN_xQueueSemaphoreTake( errQUEUE_EMPTY );
 8002baa:	2100      	movs	r1, #0
 8002bac:	20a5      	movs	r0, #165	@ 0xa5
 8002bae:	f004 f8f3 	bl	8006d98 <SEGGER_SYSVIEW_RecordEndCallU32>

                    return errQUEUE_EMPTY;
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	e086      	b.n	8002cc4 <xQueueSemaphoreTake+0x20c>
                }
                else if( xEntryTimeSet == pdFALSE )
 8002bb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d106      	bne.n	8002bca <xQueueSemaphoreTake+0x112>
                {
                    /* The semaphore count was 0 and a block time was specified
                     * so configure the timeout structure ready to block. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8002bbc:	f107 0308 	add.w	r3, r7, #8
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	f001 faf5 	bl	80041b0 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8002bca:	f002 fb7d 	bl	80052c8 <vPortExitCritical>

        /* Interrupts and other tasks can give to and take from the semaphore
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8002bce:	f000 feaf 	bl	8003930 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8002bd2:	f002 fb49 	bl	8005268 <vPortEnterCritical>
 8002bd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bd8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002bdc:	b25b      	sxtb	r3, r3
 8002bde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002be2:	d103      	bne.n	8002bec <xQueueSemaphoreTake+0x134>
 8002be4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002be6:	2200      	movs	r2, #0
 8002be8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002bec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bee:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002bf2:	b25b      	sxtb	r3, r3
 8002bf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bf8:	d103      	bne.n	8002c02 <xQueueSemaphoreTake+0x14a>
 8002bfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002c02:	f002 fb61 	bl	80052c8 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002c06:	463a      	mov	r2, r7
 8002c08:	f107 0308 	add.w	r3, r7, #8
 8002c0c:	4611      	mov	r1, r2
 8002c0e:	4618      	mov	r0, r3
 8002c10:	f001 fae6 	bl	80041e0 <xTaskCheckForTimeOut>
 8002c14:	4603      	mov	r3, r0
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d132      	bne.n	8002c80 <xQueueSemaphoreTake+0x1c8>
        {
            /* A block time is specified and not expired.  If the semaphore
             * count is 0 then enter the Blocked state to wait for a semaphore to
             * become available.  As semaphores are implemented with queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002c1a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002c1c:	f000 fa5b 	bl	80030d6 <prvIsQueueEmpty>
 8002c20:	4603      	mov	r3, r0
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d026      	beq.n	8002c74 <xQueueSemaphoreTake+0x1bc>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

                #if ( configUSE_MUTEXES == 1 )
                {
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002c26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d109      	bne.n	8002c42 <xQueueSemaphoreTake+0x18a>
                    {
                        taskENTER_CRITICAL();
 8002c2e:	f002 fb1b 	bl	8005268 <vPortEnterCritical>
                        {
                            xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002c32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c34:	689b      	ldr	r3, [r3, #8]
 8002c36:	4618      	mov	r0, r3
 8002c38:	f001 fc74 	bl	8004524 <xTaskPriorityInherit>
 8002c3c:	62b8      	str	r0, [r7, #40]	@ 0x28
                        }
                        taskEXIT_CRITICAL();
 8002c3e:	f002 fb43 	bl	80052c8 <vPortExitCritical>
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* if ( configUSE_MUTEXES == 1 ) */

                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002c42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c44:	3324      	adds	r3, #36	@ 0x24
 8002c46:	683a      	ldr	r2, [r7, #0]
 8002c48:	4611      	mov	r1, r2
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	f001 f95c 	bl	8003f08 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8002c50:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002c52:	f000 f9ee 	bl	8003032 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8002c56:	f000 fe79 	bl	800394c <xTaskResumeAll>
 8002c5a:	4603      	mov	r3, r0
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	f47f af6e 	bne.w	8002b3e <xQueueSemaphoreTake+0x86>
                {
                    taskYIELD_WITHIN_API();
 8002c62:	4b1a      	ldr	r3, [pc, #104]	@ (8002ccc <xQueueSemaphoreTake+0x214>)
 8002c64:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002c68:	601a      	str	r2, [r3, #0]
 8002c6a:	f3bf 8f4f 	dsb	sy
 8002c6e:	f3bf 8f6f 	isb	sy
 8002c72:	e764      	b.n	8002b3e <xQueueSemaphoreTake+0x86>
            }
            else
            {
                /* There was no timeout and the semaphore count was not 0, so
                 * attempt to take the semaphore again. */
                prvUnlockQueue( pxQueue );
 8002c74:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002c76:	f000 f9dc 	bl	8003032 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8002c7a:	f000 fe67 	bl	800394c <xTaskResumeAll>
 8002c7e:	e75e      	b.n	8002b3e <xQueueSemaphoreTake+0x86>
            }
        }
        else
        {
            /* Timed out. */
            prvUnlockQueue( pxQueue );
 8002c80:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002c82:	f000 f9d6 	bl	8003032 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8002c86:	f000 fe61 	bl	800394c <xTaskResumeAll>

            /* If the semaphore count is 0 exit now as the timeout has
             * expired.  Otherwise return to attempt to take the semaphore that is
             * known to be available.  As semaphores are implemented by queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002c8a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002c8c:	f000 fa23 	bl	80030d6 <prvIsQueueEmpty>
 8002c90:	4603      	mov	r3, r0
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	f43f af53 	beq.w	8002b3e <xQueueSemaphoreTake+0x86>
                #if ( configUSE_MUTEXES == 1 )
                {
                    /* xInheritanceOccurred could only have be set if
                     * pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
                     * test the mutex type again to check it is actually a mutex. */
                    if( xInheritanceOccurred != pdFALSE )
 8002c98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d00d      	beq.n	8002cba <xQueueSemaphoreTake+0x202>
                    {
                        taskENTER_CRITICAL();
 8002c9e:	f002 fae3 	bl	8005268 <vPortEnterCritical>
                            /* This task blocking on the mutex caused another
                             * task to inherit this task's priority.  Now this task
                             * has timed out the priority should be disinherited
                             * again, but only as low as the next highest priority
                             * task that is waiting for the same mutex. */
                            uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8002ca2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002ca4:	f000 f91e 	bl	8002ee4 <prvGetDisinheritPriorityAfterTimeout>
 8002ca8:	61f8      	str	r0, [r7, #28]
                             * mutex to the ready list for its new priority. Coverity thinks that
                             * it can result in out-of-bounds access which is not true because
                             * uxHighestWaitingPriority, as returned by prvGetDisinheritPriorityAfterTimeout,
                             * is capped at ( configMAX_PRIORITIES - 1 ). */
                            /* coverity[overrun] */
                            vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8002caa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cac:	689b      	ldr	r3, [r3, #8]
 8002cae:	69f9      	ldr	r1, [r7, #28]
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	f001 fd77 	bl	80047a4 <vTaskPriorityDisinheritAfterTimeout>
                        }
                        taskEXIT_CRITICAL();
 8002cb6:	f002 fb07 	bl	80052c8 <vPortExitCritical>
                    }
                }
                #endif /* configUSE_MUTEXES */

                traceQUEUE_RECEIVE_FAILED( pxQueue );
                traceRETURN_xQueueSemaphoreTake( errQUEUE_EMPTY );
 8002cba:	2100      	movs	r1, #0
 8002cbc:	20a5      	movs	r0, #165	@ 0xa5
 8002cbe:	f004 f86b 	bl	8006d98 <SEGGER_SYSVIEW_RecordEndCallU32>

                return errQUEUE_EMPTY;
 8002cc2:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	3730      	adds	r7, #48	@ 0x30
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	bd80      	pop	{r7, pc}
 8002ccc:	e000ed04 	.word	0xe000ed04

08002cd0 <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue,
                                 void * const pvBuffer,
                                 BaseType_t * const pxHigherPriorityTaskWoken )
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b090      	sub	sp, #64	@ 0x40
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	60f8      	str	r0, [r7, #12]
 8002cd8:	60b9      	str	r1, [r7, #8]
 8002cda:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	63bb      	str	r3, [r7, #56]	@ 0x38

    traceENTER_xQueueReceiveFromISR( xQueue, pvBuffer, pxHigherPriorityTaskWoken );

    configASSERT( pxQueue );
 8002ce0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d10b      	bne.n	8002cfe <xQueueReceiveFromISR+0x2e>
    __asm volatile
 8002ce6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002cea:	f383 8811 	msr	BASEPRI, r3
 8002cee:	f3bf 8f6f 	isb	sy
 8002cf2:	f3bf 8f4f 	dsb	sy
 8002cf6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002cf8:	bf00      	nop
 8002cfa:	bf00      	nop
 8002cfc:	e7fd      	b.n	8002cfa <xQueueReceiveFromISR+0x2a>
    configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002cfe:	68bb      	ldr	r3, [r7, #8]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d103      	bne.n	8002d0c <xQueueReceiveFromISR+0x3c>
 8002d04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d101      	bne.n	8002d10 <xQueueReceiveFromISR+0x40>
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	e000      	b.n	8002d12 <xQueueReceiveFromISR+0x42>
 8002d10:	2300      	movs	r3, #0
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d10b      	bne.n	8002d2e <xQueueReceiveFromISR+0x5e>
    __asm volatile
 8002d16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d1a:	f383 8811 	msr	BASEPRI, r3
 8002d1e:	f3bf 8f6f 	isb	sy
 8002d22:	f3bf 8f4f 	dsb	sy
 8002d26:	623b      	str	r3, [r7, #32]
}
 8002d28:	bf00      	nop
 8002d2a:	bf00      	nop
 8002d2c:	e7fd      	b.n	8002d2a <xQueueReceiveFromISR+0x5a>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002d2e:	f002 fb67 	bl	8005400 <vPortValidateInterruptPriority>
    __asm volatile
 8002d32:	f3ef 8211 	mrs	r2, BASEPRI
 8002d36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d3a:	f383 8811 	msr	BASEPRI, r3
 8002d3e:	f3bf 8f6f 	isb	sy
 8002d42:	f3bf 8f4f 	dsb	sy
 8002d46:	61fa      	str	r2, [r7, #28]
 8002d48:	61bb      	str	r3, [r7, #24]
    return ulOriginalBASEPRI;
 8002d4a:	69fb      	ldr	r3, [r7, #28]

    /* MISRA Ref 4.7.1 [Return value shall be checked] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#dir-47 */
    /* coverity[misra_c_2012_directive_4_7_violation] */
    uxSavedInterruptStatus = ( UBaseType_t ) taskENTER_CRITICAL_FROM_ISR();
 8002d4c:	637b      	str	r3, [r7, #52]	@ 0x34
    {
        const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002d4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d52:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Cannot block in an ISR, so check there is data available. */
        if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002d54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d047      	beq.n	8002dea <xQueueReceiveFromISR+0x11a>
        {
            const int8_t cRxLock = pxQueue->cRxLock;
 8002d5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d5c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002d60:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

            prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002d64:	68b9      	ldr	r1, [r7, #8]
 8002d66:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8002d68:	f000 f93d 	bl	8002fe6 <prvCopyDataFromQueue>
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting - ( UBaseType_t ) 1 );
 8002d6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d6e:	1e5a      	subs	r2, r3, #1
 8002d70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d72:	639a      	str	r2, [r3, #56]	@ 0x38

            /* If the queue is locked the event list will not be modified.
             * Instead update the lock count so the task that unlocks the queue
             * will know that an ISR has removed data while the queue was
             * locked. */
            if( cRxLock == queueUNLOCKED )
 8002d74:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8002d78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d7c:	d112      	bne.n	8002da4 <xQueueReceiveFromISR+0xd4>
            {
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002d7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d80:	691b      	ldr	r3, [r3, #16]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d02e      	beq.n	8002de4 <xQueueReceiveFromISR+0x114>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002d86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d88:	3310      	adds	r3, #16
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	f001 f92e 	bl	8003fec <xTaskRemoveFromEventList>
 8002d90:	4603      	mov	r3, r0
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d026      	beq.n	8002de4 <xQueueReceiveFromISR+0x114>
                    {
                        /* The task waiting has a higher priority than us so
                         * force a context switch. */
                        if( pxHigherPriorityTaskWoken != NULL )
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d023      	beq.n	8002de4 <xQueueReceiveFromISR+0x114>
                        {
                            *pxHigherPriorityTaskWoken = pdTRUE;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2201      	movs	r2, #1
 8002da0:	601a      	str	r2, [r3, #0]
 8002da2:	e01f      	b.n	8002de4 <xQueueReceiveFromISR+0x114>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was removed while it was locked. */
                prvIncrementQueueRxLock( pxQueue, cRxLock );
 8002da4:	f000 ff0c 	bl	8003bc0 <uxTaskGetNumberOfTasks>
 8002da8:	62b8      	str	r0, [r7, #40]	@ 0x28
 8002daa:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8002dae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002db0:	429a      	cmp	r2, r3
 8002db2:	d917      	bls.n	8002de4 <xQueueReceiveFromISR+0x114>
 8002db4:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8002db8:	2b7f      	cmp	r3, #127	@ 0x7f
 8002dba:	d10b      	bne.n	8002dd4 <xQueueReceiveFromISR+0x104>
    __asm volatile
 8002dbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002dc0:	f383 8811 	msr	BASEPRI, r3
 8002dc4:	f3bf 8f6f 	isb	sy
 8002dc8:	f3bf 8f4f 	dsb	sy
 8002dcc:	617b      	str	r3, [r7, #20]
}
 8002dce:	bf00      	nop
 8002dd0:	bf00      	nop
 8002dd2:	e7fd      	b.n	8002dd0 <xQueueReceiveFromISR+0x100>
 8002dd4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002dd8:	3301      	adds	r3, #1
 8002dda:	b2db      	uxtb	r3, r3
 8002ddc:	b25a      	sxtb	r2, r3
 8002dde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002de0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            }

            xReturn = pdPASS;
 8002de4:	2301      	movs	r3, #1
 8002de6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002de8:	e001      	b.n	8002dee <xQueueReceiveFromISR+0x11e>
        }
        else
        {
            xReturn = pdFAIL;
 8002dea:	2300      	movs	r3, #0
 8002dec:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002dee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002df0:	613b      	str	r3, [r7, #16]
    __asm volatile
 8002df2:	693b      	ldr	r3, [r7, #16]
 8002df4:	f383 8811 	msr	BASEPRI, r3
}
 8002df8:	bf00      	nop
            traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
        }
    }
    taskEXIT_CRITICAL_FROM_ISR( uxSavedInterruptStatus );

    traceRETURN_xQueueReceiveFromISR( xReturn );
 8002dfa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002dfc:	4619      	mov	r1, r3
 8002dfe:	20a7      	movs	r0, #167	@ 0xa7
 8002e00:	f003 ffca 	bl	8006d98 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xReturn;
 8002e04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8002e06:	4618      	mov	r0, r3
 8002e08:	3740      	adds	r7, #64	@ 0x40
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	bd80      	pop	{r7, pc}

08002e0e <uxQueueMessagesWaiting>:
    return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8002e0e:	b580      	push	{r7, lr}
 8002e10:	b084      	sub	sp, #16
 8002e12:	af00      	add	r7, sp, #0
 8002e14:	6078      	str	r0, [r7, #4]
    UBaseType_t uxReturn;

    traceENTER_uxQueueMessagesWaiting( xQueue );

    configASSERT( xQueue );
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d10b      	bne.n	8002e34 <uxQueueMessagesWaiting+0x26>
    __asm volatile
 8002e1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e20:	f383 8811 	msr	BASEPRI, r3
 8002e24:	f3bf 8f6f 	isb	sy
 8002e28:	f3bf 8f4f 	dsb	sy
 8002e2c:	60bb      	str	r3, [r7, #8]
}
 8002e2e:	bf00      	nop
 8002e30:	bf00      	nop
 8002e32:	e7fd      	b.n	8002e30 <uxQueueMessagesWaiting+0x22>

    taskENTER_CRITICAL();
 8002e34:	f002 fa18 	bl	8005268 <vPortEnterCritical>
    {
        uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e3c:	60fb      	str	r3, [r7, #12]
    }
    taskEXIT_CRITICAL();
 8002e3e:	f002 fa43 	bl	80052c8 <vPortExitCritical>

    traceRETURN_uxQueueMessagesWaiting( uxReturn );
 8002e42:	68f9      	ldr	r1, [r7, #12]
 8002e44:	20a9      	movs	r0, #169	@ 0xa9
 8002e46:	f003 ffa7 	bl	8006d98 <SEGGER_SYSVIEW_RecordEndCallU32>

    return uxReturn;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
}
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	3710      	adds	r7, #16
 8002e50:	46bd      	mov	sp, r7
 8002e52:	bd80      	pop	{r7, pc}

08002e54 <uxQueueMessagesWaitingFromISR>:
    return uxReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b086      	sub	sp, #24
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
    UBaseType_t uxReturn;
    Queue_t * const pxQueue = xQueue;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	617b      	str	r3, [r7, #20]

    traceENTER_uxQueueMessagesWaitingFromISR( xQueue );

    configASSERT( pxQueue );
 8002e60:	697b      	ldr	r3, [r7, #20]
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d10b      	bne.n	8002e7e <uxQueueMessagesWaitingFromISR+0x2a>
    __asm volatile
 8002e66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e6a:	f383 8811 	msr	BASEPRI, r3
 8002e6e:	f3bf 8f6f 	isb	sy
 8002e72:	f3bf 8f4f 	dsb	sy
 8002e76:	60fb      	str	r3, [r7, #12]
}
 8002e78:	bf00      	nop
 8002e7a:	bf00      	nop
 8002e7c:	e7fd      	b.n	8002e7a <uxQueueMessagesWaitingFromISR+0x26>
    uxReturn = pxQueue->uxMessagesWaiting;
 8002e7e:	697b      	ldr	r3, [r7, #20]
 8002e80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e82:	613b      	str	r3, [r7, #16]

    traceRETURN_uxQueueMessagesWaitingFromISR( uxReturn );
 8002e84:	6939      	ldr	r1, [r7, #16]
 8002e86:	20ab      	movs	r0, #171	@ 0xab
 8002e88:	f003 ff86 	bl	8006d98 <SEGGER_SYSVIEW_RecordEndCallU32>

    return uxReturn;
 8002e8c:	693b      	ldr	r3, [r7, #16]
}
 8002e8e:	4618      	mov	r0, r3
 8002e90:	3718      	adds	r7, #24
 8002e92:	46bd      	mov	sp, r7
 8002e94:	bd80      	pop	{r7, pc}

08002e96 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8002e96:	b580      	push	{r7, lr}
 8002e98:	b084      	sub	sp, #16
 8002e9a:	af00      	add	r7, sp, #0
 8002e9c:	6078      	str	r0, [r7, #4]
    Queue_t * const pxQueue = xQueue;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	60fb      	str	r3, [r7, #12]

    traceENTER_vQueueDelete( xQueue );

    configASSERT( pxQueue );
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d10b      	bne.n	8002ec0 <vQueueDelete+0x2a>
    __asm volatile
 8002ea8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002eac:	f383 8811 	msr	BASEPRI, r3
 8002eb0:	f3bf 8f6f 	isb	sy
 8002eb4:	f3bf 8f4f 	dsb	sy
 8002eb8:	60bb      	str	r3, [r7, #8]
}
 8002eba:	bf00      	nop
 8002ebc:	bf00      	nop
 8002ebe:	e7fd      	b.n	8002ebc <vQueueDelete+0x26>
    traceQUEUE_DELETE( pxQueue );

    #if ( configQUEUE_REGISTRY_SIZE > 0 )
    {
        vQueueUnregisterQueue( pxQueue );
 8002ec0:	68f8      	ldr	r0, [r7, #12]
 8002ec2:	f000 f987 	bl	80031d4 <vQueueUnregisterQueue>
    }
    #elif ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
    {
        /* The queue could have been allocated statically or dynamically, so
         * check before attempting to free the memory. */
        if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d102      	bne.n	8002ed6 <vQueueDelete+0x40>
        {
            vPortFree( pxQueue );
 8002ed0:	68f8      	ldr	r0, [r7, #12]
 8002ed2:	f002 fc07 	bl	80056e4 <vPortFree>
         * deleted.  Avoid compiler warnings about the unused parameter. */
        ( void ) pxQueue;
    }
    #endif /* configSUPPORT_DYNAMIC_ALLOCATION */

    traceRETURN_vQueueDelete();
 8002ed6:	20ac      	movs	r0, #172	@ 0xac
 8002ed8:	f003 ff22 	bl	8006d20 <SEGGER_SYSVIEW_RecordEndCall>
}
 8002edc:	bf00      	nop
 8002ede:	3710      	adds	r7, #16
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	bd80      	pop	{r7, pc}

08002ee4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
    {
 8002ee4:	b480      	push	{r7}
 8002ee6:	b085      	sub	sp, #20
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
         * priority, but the waiting task times out, then the holder should
         * disinherit the priority - but only down to the highest priority of any
         * other tasks that are waiting for the same mutex.  For this purpose,
         * return the priority of the highest priority task that is waiting for the
         * mutex. */
        if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d006      	beq.n	8002f02 <prvGetDisinheritPriorityAfterTimeout+0x1e>
        {
            uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) ( ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) ) );
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8002efe:	60fb      	str	r3, [r7, #12]
 8002f00:	e001      	b.n	8002f06 <prvGetDisinheritPriorityAfterTimeout+0x22>
        }
        else
        {
            uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8002f02:	2300      	movs	r3, #0
 8002f04:	60fb      	str	r3, [r7, #12]
        }

        return uxHighestPriorityOfWaitingTasks;
 8002f06:	68fb      	ldr	r3, [r7, #12]
    }
 8002f08:	4618      	mov	r0, r3
 8002f0a:	3714      	adds	r7, #20
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	bc80      	pop	{r7}
 8002f10:	4770      	bx	lr

08002f12 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8002f12:	b580      	push	{r7, lr}
 8002f14:	b086      	sub	sp, #24
 8002f16:	af00      	add	r7, sp, #0
 8002f18:	60f8      	str	r0, [r7, #12]
 8002f1a:	60b9      	str	r1, [r7, #8]
 8002f1c:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8002f1e:	2300      	movs	r3, #0
 8002f20:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f26:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d10d      	bne.n	8002f4c <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
        {
            if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d14d      	bne.n	8002fd4 <prvCopyDataToQueue+0xc2>
            {
                /* The mutex is no longer being held. */
                xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	689b      	ldr	r3, [r3, #8]
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	f001 fb8d 	bl	800465c <xTaskPriorityDisinherit>
 8002f42:	6178      	str	r0, [r7, #20]
                pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	2200      	movs	r2, #0
 8002f48:	609a      	str	r2, [r3, #8]
 8002f4a:	e043      	b.n	8002fd4 <prvCopyDataToQueue+0xc2>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d119      	bne.n	8002f86 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	6858      	ldr	r0, [r3, #4]
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f5a:	461a      	mov	r2, r3
 8002f5c:	68b9      	ldr	r1, [r7, #8]
 8002f5e:	f004 fac9 	bl	80074f4 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	685a      	ldr	r2, [r3, #4]
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f6a:	441a      	add	r2, r3
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	685a      	ldr	r2, [r3, #4]
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	689b      	ldr	r3, [r3, #8]
 8002f78:	429a      	cmp	r2, r3
 8002f7a:	d32b      	bcc.n	8002fd4 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	681a      	ldr	r2, [r3, #0]
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	605a      	str	r2, [r3, #4]
 8002f84:	e026      	b.n	8002fd4 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	68d8      	ldr	r0, [r3, #12]
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f8e:	461a      	mov	r2, r3
 8002f90:	68b9      	ldr	r1, [r7, #8]
 8002f92:	f004 faaf 	bl	80074f4 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	68da      	ldr	r2, [r3, #12]
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f9e:	425b      	negs	r3, r3
 8002fa0:	441a      	add	r2, r3
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead )
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	68da      	ldr	r2, [r3, #12]
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	429a      	cmp	r2, r3
 8002fb0:	d207      	bcs.n	8002fc2 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	689a      	ldr	r2, [r3, #8]
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fba:	425b      	negs	r3, r3
 8002fbc:	441a      	add	r2, r3
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	2b02      	cmp	r3, #2
 8002fc6:	d105      	bne.n	8002fd4 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002fc8:	693b      	ldr	r3, [r7, #16]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d002      	beq.n	8002fd4 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8002fce:	693b      	ldr	r3, [r7, #16]
 8002fd0:	3b01      	subs	r3, #1
 8002fd2:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting + ( UBaseType_t ) 1 );
 8002fd4:	693b      	ldr	r3, [r7, #16]
 8002fd6:	1c5a      	adds	r2, r3, #1
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	639a      	str	r2, [r3, #56]	@ 0x38

    return xReturn;
 8002fdc:	697b      	ldr	r3, [r7, #20]
}
 8002fde:	4618      	mov	r0, r3
 8002fe0:	3718      	adds	r7, #24
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	bd80      	pop	{r7, pc}

08002fe6 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8002fe6:	b580      	push	{r7, lr}
 8002fe8:	b082      	sub	sp, #8
 8002fea:	af00      	add	r7, sp, #0
 8002fec:	6078      	str	r0, [r7, #4]
 8002fee:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d018      	beq.n	800302a <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	68da      	ldr	r2, [r3, #12]
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003000:	441a      	add	r2, r3
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail )
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	68da      	ldr	r2, [r3, #12]
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	689b      	ldr	r3, [r3, #8]
 800300e:	429a      	cmp	r2, r3
 8003010:	d303      	bcc.n	800301a <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681a      	ldr	r2, [r3, #0]
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize );
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	68d9      	ldr	r1, [r3, #12]
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003022:	461a      	mov	r2, r3
 8003024:	6838      	ldr	r0, [r7, #0]
 8003026:	f004 fa65 	bl	80074f4 <memcpy>
    }
}
 800302a:	bf00      	nop
 800302c:	3708      	adds	r7, #8
 800302e:	46bd      	mov	sp, r7
 8003030:	bd80      	pop	{r7, pc}

08003032 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003032:	b580      	push	{r7, lr}
 8003034:	b084      	sub	sp, #16
 8003036:	af00      	add	r7, sp, #0
 8003038:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 800303a:	f002 f915 	bl	8005268 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003044:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8003046:	e011      	b.n	800306c <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800304c:	2b00      	cmp	r3, #0
 800304e:	d012      	beq.n	8003076 <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	3324      	adds	r3, #36	@ 0x24
 8003054:	4618      	mov	r0, r3
 8003056:	f000 ffc9 	bl	8003fec <xTaskRemoveFromEventList>
 800305a:	4603      	mov	r3, r0
 800305c:	2b00      	cmp	r3, #0
 800305e:	d001      	beq.n	8003064 <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 8003060:	f001 f92a 	bl	80042b8 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8003064:	7bfb      	ldrb	r3, [r7, #15]
 8003066:	3b01      	subs	r3, #1
 8003068:	b2db      	uxtb	r3, r3
 800306a:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 800306c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003070:	2b00      	cmp	r3, #0
 8003072:	dce9      	bgt.n	8003048 <prvUnlockQueue+0x16>
 8003074:	e000      	b.n	8003078 <prvUnlockQueue+0x46>
                    break;
 8003076:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	22ff      	movs	r2, #255	@ 0xff
 800307c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 8003080:	f002 f922 	bl	80052c8 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8003084:	f002 f8f0 	bl	8005268 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800308e:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8003090:	e011      	b.n	80030b6 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	691b      	ldr	r3, [r3, #16]
 8003096:	2b00      	cmp	r3, #0
 8003098:	d012      	beq.n	80030c0 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	3310      	adds	r3, #16
 800309e:	4618      	mov	r0, r3
 80030a0:	f000 ffa4 	bl	8003fec <xTaskRemoveFromEventList>
 80030a4:	4603      	mov	r3, r0
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d001      	beq.n	80030ae <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 80030aa:	f001 f905 	bl	80042b8 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 80030ae:	7bbb      	ldrb	r3, [r7, #14]
 80030b0:	3b01      	subs	r3, #1
 80030b2:	b2db      	uxtb	r3, r3
 80030b4:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 80030b6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	dce9      	bgt.n	8003092 <prvUnlockQueue+0x60>
 80030be:	e000      	b.n	80030c2 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 80030c0:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	22ff      	movs	r2, #255	@ 0xff
 80030c6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 80030ca:	f002 f8fd 	bl	80052c8 <vPortExitCritical>
}
 80030ce:	bf00      	nop
 80030d0:	3710      	adds	r7, #16
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bd80      	pop	{r7, pc}

080030d6 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 80030d6:	b580      	push	{r7, lr}
 80030d8:	b084      	sub	sp, #16
 80030da:	af00      	add	r7, sp, #0
 80030dc:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80030de:	f002 f8c3 	bl	8005268 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d102      	bne.n	80030f0 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 80030ea:	2301      	movs	r3, #1
 80030ec:	60fb      	str	r3, [r7, #12]
 80030ee:	e001      	b.n	80030f4 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 80030f0:	2300      	movs	r3, #0
 80030f2:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80030f4:	f002 f8e8 	bl	80052c8 <vPortExitCritical>

    return xReturn;
 80030f8:	68fb      	ldr	r3, [r7, #12]
}
 80030fa:	4618      	mov	r0, r3
 80030fc:	3710      	adds	r7, #16
 80030fe:	46bd      	mov	sp, r7
 8003100:	bd80      	pop	{r7, pc}

08003102 <prvIsQueueFull>:
    return xReturn;
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8003102:	b580      	push	{r7, lr}
 8003104:	b084      	sub	sp, #16
 8003106:	af00      	add	r7, sp, #0
 8003108:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 800310a:	f002 f8ad 	bl	8005268 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003116:	429a      	cmp	r2, r3
 8003118:	d102      	bne.n	8003120 <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 800311a:	2301      	movs	r3, #1
 800311c:	60fb      	str	r3, [r7, #12]
 800311e:	e001      	b.n	8003124 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8003120:	2300      	movs	r3, #0
 8003122:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8003124:	f002 f8d0 	bl	80052c8 <vPortExitCritical>

    return xReturn;
 8003128:	68fb      	ldr	r3, [r7, #12]
}
 800312a:	4618      	mov	r0, r3
 800312c:	3710      	adds	r7, #16
 800312e:	46bd      	mov	sp, r7
 8003130:	bd80      	pop	{r7, pc}
	...

08003134 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName )
    {
 8003134:	b580      	push	{r7, lr}
 8003136:	b086      	sub	sp, #24
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
 800313c:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 800313e:	2300      	movs	r3, #0
 8003140:	613b      	str	r3, [r7, #16]

        traceENTER_vQueueAddToRegistry( xQueue, pcQueueName );

        configASSERT( xQueue );
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	2b00      	cmp	r3, #0
 8003146:	d10b      	bne.n	8003160 <vQueueAddToRegistry+0x2c>
    __asm volatile
 8003148:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800314c:	f383 8811 	msr	BASEPRI, r3
 8003150:	f3bf 8f6f 	isb	sy
 8003154:	f3bf 8f4f 	dsb	sy
 8003158:	60fb      	str	r3, [r7, #12]
}
 800315a:	bf00      	nop
 800315c:	bf00      	nop
 800315e:	e7fd      	b.n	800315c <vQueueAddToRegistry+0x28>

        if( pcQueueName != NULL )
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	2b00      	cmp	r3, #0
 8003164:	d024      	beq.n	80031b0 <vQueueAddToRegistry+0x7c>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003166:	2300      	movs	r3, #0
 8003168:	617b      	str	r3, [r7, #20]
 800316a:	e01e      	b.n	80031aa <vQueueAddToRegistry+0x76>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 800316c:	4a18      	ldr	r2, [pc, #96]	@ (80031d0 <vQueueAddToRegistry+0x9c>)
 800316e:	697b      	ldr	r3, [r7, #20]
 8003170:	00db      	lsls	r3, r3, #3
 8003172:	4413      	add	r3, r2
 8003174:	685b      	ldr	r3, [r3, #4]
 8003176:	687a      	ldr	r2, [r7, #4]
 8003178:	429a      	cmp	r2, r3
 800317a:	d105      	bne.n	8003188 <vQueueAddToRegistry+0x54>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 800317c:	697b      	ldr	r3, [r7, #20]
 800317e:	00db      	lsls	r3, r3, #3
 8003180:	4a13      	ldr	r2, [pc, #76]	@ (80031d0 <vQueueAddToRegistry+0x9c>)
 8003182:	4413      	add	r3, r2
 8003184:	613b      	str	r3, [r7, #16]
                    break;
 8003186:	e013      	b.n	80031b0 <vQueueAddToRegistry+0x7c>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 8003188:	693b      	ldr	r3, [r7, #16]
 800318a:	2b00      	cmp	r3, #0
 800318c:	d10a      	bne.n	80031a4 <vQueueAddToRegistry+0x70>
 800318e:	4a10      	ldr	r2, [pc, #64]	@ (80031d0 <vQueueAddToRegistry+0x9c>)
 8003190:	697b      	ldr	r3, [r7, #20]
 8003192:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003196:	2b00      	cmp	r3, #0
 8003198:	d104      	bne.n	80031a4 <vQueueAddToRegistry+0x70>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 800319a:	697b      	ldr	r3, [r7, #20]
 800319c:	00db      	lsls	r3, r3, #3
 800319e:	4a0c      	ldr	r2, [pc, #48]	@ (80031d0 <vQueueAddToRegistry+0x9c>)
 80031a0:	4413      	add	r3, r2
 80031a2:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80031a4:	697b      	ldr	r3, [r7, #20]
 80031a6:	3301      	adds	r3, #1
 80031a8:	617b      	str	r3, [r7, #20]
 80031aa:	697b      	ldr	r3, [r7, #20]
 80031ac:	2b07      	cmp	r3, #7
 80031ae:	d9dd      	bls.n	800316c <vQueueAddToRegistry+0x38>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 80031b0:	693b      	ldr	r3, [r7, #16]
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d005      	beq.n	80031c2 <vQueueAddToRegistry+0x8e>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 80031b6:	693b      	ldr	r3, [r7, #16]
 80031b8:	683a      	ldr	r2, [r7, #0]
 80031ba:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 80031bc:	693b      	ldr	r3, [r7, #16]
 80031be:	687a      	ldr	r2, [r7, #4]
 80031c0:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }

        traceRETURN_vQueueAddToRegistry();
 80031c2:	20b6      	movs	r0, #182	@ 0xb6
 80031c4:	f003 fdac 	bl	8006d20 <SEGGER_SYSVIEW_RecordEndCall>
    }
 80031c8:	bf00      	nop
 80031ca:	3718      	adds	r7, #24
 80031cc:	46bd      	mov	sp, r7
 80031ce:	bd80      	pop	{r7, pc}
 80031d0:	20000dc0 	.word	0x20000dc0

080031d4 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueUnregisterQueue( QueueHandle_t xQueue )
    {
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b084      	sub	sp, #16
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
        UBaseType_t ux;

        traceENTER_vQueueUnregisterQueue( xQueue );

        configASSERT( xQueue );
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d10b      	bne.n	80031fa <vQueueUnregisterQueue+0x26>
    __asm volatile
 80031e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031e6:	f383 8811 	msr	BASEPRI, r3
 80031ea:	f3bf 8f6f 	isb	sy
 80031ee:	f3bf 8f4f 	dsb	sy
 80031f2:	60bb      	str	r3, [r7, #8]
}
 80031f4:	bf00      	nop
 80031f6:	bf00      	nop
 80031f8:	e7fd      	b.n	80031f6 <vQueueUnregisterQueue+0x22>

        /* See if the handle of the queue being unregistered in actually in the
         * registry. */
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80031fa:	2300      	movs	r3, #0
 80031fc:	60fb      	str	r3, [r7, #12]
 80031fe:	e016      	b.n	800322e <vQueueUnregisterQueue+0x5a>
        {
            if( xQueueRegistry[ ux ].xHandle == xQueue )
 8003200:	4a10      	ldr	r2, [pc, #64]	@ (8003244 <vQueueUnregisterQueue+0x70>)
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	00db      	lsls	r3, r3, #3
 8003206:	4413      	add	r3, r2
 8003208:	685b      	ldr	r3, [r3, #4]
 800320a:	687a      	ldr	r2, [r7, #4]
 800320c:	429a      	cmp	r2, r3
 800320e:	d10b      	bne.n	8003228 <vQueueUnregisterQueue+0x54>
            {
                /* Set the name to NULL to show that this slot if free again. */
                xQueueRegistry[ ux ].pcQueueName = NULL;
 8003210:	4a0c      	ldr	r2, [pc, #48]	@ (8003244 <vQueueUnregisterQueue+0x70>)
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	2100      	movs	r1, #0
 8003216:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

                /* Set the handle to NULL to ensure the same queue handle cannot
                 * appear in the registry twice if it is added, removed, then
                 * added again. */
                xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800321a:	4a0a      	ldr	r2, [pc, #40]	@ (8003244 <vQueueUnregisterQueue+0x70>)
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	00db      	lsls	r3, r3, #3
 8003220:	4413      	add	r3, r2
 8003222:	2200      	movs	r2, #0
 8003224:	605a      	str	r2, [r3, #4]
                break;
 8003226:	e005      	b.n	8003234 <vQueueUnregisterQueue+0x60>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	3301      	adds	r3, #1
 800322c:	60fb      	str	r3, [r7, #12]
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	2b07      	cmp	r3, #7
 8003232:	d9e5      	bls.n	8003200 <vQueueUnregisterQueue+0x2c>
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        traceRETURN_vQueueUnregisterQueue();
 8003234:	20b8      	movs	r0, #184	@ 0xb8
 8003236:	f003 fd73 	bl	8006d20 <SEGGER_SYSVIEW_RecordEndCall>
    }
 800323a:	bf00      	nop
 800323c:	3710      	adds	r7, #16
 800323e:	46bd      	mov	sp, r7
 8003240:	bd80      	pop	{r7, pc}
 8003242:	bf00      	nop
 8003244:	20000dc0 	.word	0x20000dc0

08003248 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8003248:	b580      	push	{r7, lr}
 800324a:	b086      	sub	sp, #24
 800324c:	af00      	add	r7, sp, #0
 800324e:	60f8      	str	r0, [r7, #12]
 8003250:	60b9      	str	r1, [r7, #8]
 8003252:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8003258:	f002 f806 	bl	8005268 <vPortEnterCritical>
 800325c:	697b      	ldr	r3, [r7, #20]
 800325e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003262:	b25b      	sxtb	r3, r3
 8003264:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003268:	d103      	bne.n	8003272 <vQueueWaitForMessageRestricted+0x2a>
 800326a:	697b      	ldr	r3, [r7, #20]
 800326c:	2200      	movs	r2, #0
 800326e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003272:	697b      	ldr	r3, [r7, #20]
 8003274:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003278:	b25b      	sxtb	r3, r3
 800327a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800327e:	d103      	bne.n	8003288 <vQueueWaitForMessageRestricted+0x40>
 8003280:	697b      	ldr	r3, [r7, #20]
 8003282:	2200      	movs	r2, #0
 8003284:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003288:	f002 f81e 	bl	80052c8 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800328c:	697b      	ldr	r3, [r7, #20]
 800328e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003290:	2b00      	cmp	r3, #0
 8003292:	d106      	bne.n	80032a2 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003294:	697b      	ldr	r3, [r7, #20]
 8003296:	3324      	adds	r3, #36	@ 0x24
 8003298:	687a      	ldr	r2, [r7, #4]
 800329a:	68b9      	ldr	r1, [r7, #8]
 800329c:	4618      	mov	r0, r3
 800329e:	f000 fe5b 	bl	8003f58 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 80032a2:	6978      	ldr	r0, [r7, #20]
 80032a4:	f7ff fec5 	bl	8003032 <prvUnlockQueue>

        traceRETURN_vQueueWaitForMessageRestricted();
 80032a8:	20b9      	movs	r0, #185	@ 0xb9
 80032aa:	f003 fd39 	bl	8006d20 <SEGGER_SYSVIEW_RecordEndCall>
    }
 80032ae:	bf00      	nop
 80032b0:	3718      	adds	r7, #24
 80032b2:	46bd      	mov	sp, r7
 80032b4:	bd80      	pop	{r7, pc}

080032b6 <prvCreateStaticTask>:
                                        void * const pvParameters,
                                        UBaseType_t uxPriority,
                                        StackType_t * const puxStackBuffer,
                                        StaticTask_t * const pxTaskBuffer,
                                        TaskHandle_t * const pxCreatedTask )
    {
 80032b6:	b580      	push	{r7, lr}
 80032b8:	b08e      	sub	sp, #56	@ 0x38
 80032ba:	af04      	add	r7, sp, #16
 80032bc:	60f8      	str	r0, [r7, #12]
 80032be:	60b9      	str	r1, [r7, #8]
 80032c0:	607a      	str	r2, [r7, #4]
 80032c2:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;

        configASSERT( puxStackBuffer != NULL );
 80032c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d10b      	bne.n	80032e2 <prvCreateStaticTask+0x2c>
    __asm volatile
 80032ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032ce:	f383 8811 	msr	BASEPRI, r3
 80032d2:	f3bf 8f6f 	isb	sy
 80032d6:	f3bf 8f4f 	dsb	sy
 80032da:	623b      	str	r3, [r7, #32]
}
 80032dc:	bf00      	nop
 80032de:	bf00      	nop
 80032e0:	e7fd      	b.n	80032de <prvCreateStaticTask+0x28>
        configASSERT( pxTaskBuffer != NULL );
 80032e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d10b      	bne.n	8003300 <prvCreateStaticTask+0x4a>
    __asm volatile
 80032e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032ec:	f383 8811 	msr	BASEPRI, r3
 80032f0:	f3bf 8f6f 	isb	sy
 80032f4:	f3bf 8f4f 	dsb	sy
 80032f8:	61fb      	str	r3, [r7, #28]
}
 80032fa:	bf00      	nop
 80032fc:	bf00      	nop
 80032fe:	e7fd      	b.n	80032fc <prvCreateStaticTask+0x46>
        #if ( configASSERT_DEFINED == 1 )
        {
            /* Sanity check that the size of the structure used to declare a
             * variable of type StaticTask_t equals the size of the real task
             * structure. */
            volatile size_t xSize = sizeof( StaticTask_t );
 8003300:	235c      	movs	r3, #92	@ 0x5c
 8003302:	617b      	str	r3, [r7, #20]
            configASSERT( xSize == sizeof( TCB_t ) );
 8003304:	697b      	ldr	r3, [r7, #20]
 8003306:	2b5c      	cmp	r3, #92	@ 0x5c
 8003308:	d00b      	beq.n	8003322 <prvCreateStaticTask+0x6c>
    __asm volatile
 800330a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800330e:	f383 8811 	msr	BASEPRI, r3
 8003312:	f3bf 8f6f 	isb	sy
 8003316:	f3bf 8f4f 	dsb	sy
 800331a:	61bb      	str	r3, [r7, #24]
}
 800331c:	bf00      	nop
 800331e:	bf00      	nop
 8003320:	e7fd      	b.n	800331e <prvCreateStaticTask+0x68>
            ( void ) xSize; /* Prevent unused variable warning when configASSERT() is not used. */
 8003322:	697b      	ldr	r3, [r7, #20]
        }
        #endif /* configASSERT_DEFINED */

        if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003324:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003326:	2b00      	cmp	r3, #0
 8003328:	d01f      	beq.n	800336a <prvCreateStaticTask+0xb4>
 800332a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800332c:	2b00      	cmp	r3, #0
 800332e:	d01c      	beq.n	800336a <prvCreateStaticTask+0xb4>
            /* The memory used for the task's TCB and stack are passed into this
             * function - use them. */
            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            pxNewTCB = ( TCB_t * ) pxTaskBuffer;
 8003330:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003332:	627b      	str	r3, [r7, #36]	@ 0x24
            ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8003334:	225c      	movs	r2, #92	@ 0x5c
 8003336:	2100      	movs	r1, #0
 8003338:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800333a:	f004 f8a7 	bl	800748c <memset>
            pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800333e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003340:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003342:	631a      	str	r2, [r3, #48]	@ 0x30

            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created statically in case the task is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003344:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003346:	2202      	movs	r2, #2
 8003348:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800334c:	2300      	movs	r3, #0
 800334e:	9303      	str	r3, [sp, #12]
 8003350:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003352:	9302      	str	r3, [sp, #8]
 8003354:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003356:	9301      	str	r3, [sp, #4]
 8003358:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800335a:	9300      	str	r3, [sp, #0]
 800335c:	683b      	ldr	r3, [r7, #0]
 800335e:	687a      	ldr	r2, [r7, #4]
 8003360:	68b9      	ldr	r1, [r7, #8]
 8003362:	68f8      	ldr	r0, [r7, #12]
 8003364:	f000 f89d 	bl	80034a2 <prvInitialiseNewTask>
 8003368:	e001      	b.n	800336e <prvCreateStaticTask+0xb8>
        }
        else
        {
            pxNewTCB = NULL;
 800336a:	2300      	movs	r3, #0
 800336c:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        return pxNewTCB;
 800336e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 8003370:	4618      	mov	r0, r3
 8003372:	3728      	adds	r7, #40	@ 0x28
 8003374:	46bd      	mov	sp, r7
 8003376:	bd80      	pop	{r7, pc}

08003378 <xTaskCreateStatic>:
                                    const configSTACK_DEPTH_TYPE uxStackDepth,
                                    void * const pvParameters,
                                    UBaseType_t uxPriority,
                                    StackType_t * const puxStackBuffer,
                                    StaticTask_t * const pxTaskBuffer )
    {
 8003378:	b580      	push	{r7, lr}
 800337a:	b08a      	sub	sp, #40	@ 0x28
 800337c:	af04      	add	r7, sp, #16
 800337e:	60f8      	str	r0, [r7, #12]
 8003380:	60b9      	str	r1, [r7, #8]
 8003382:	607a      	str	r2, [r7, #4]
 8003384:	603b      	str	r3, [r7, #0]
        TaskHandle_t xReturn = NULL;
 8003386:	2300      	movs	r3, #0
 8003388:	613b      	str	r3, [r7, #16]
        TCB_t * pxNewTCB;

        traceENTER_xTaskCreateStatic( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, puxStackBuffer, pxTaskBuffer );

        pxNewTCB = prvCreateStaticTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, puxStackBuffer, pxTaskBuffer, &xReturn );
 800338a:	f107 0310 	add.w	r3, r7, #16
 800338e:	9303      	str	r3, [sp, #12]
 8003390:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003392:	9302      	str	r3, [sp, #8]
 8003394:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003396:	9301      	str	r3, [sp, #4]
 8003398:	6a3b      	ldr	r3, [r7, #32]
 800339a:	9300      	str	r3, [sp, #0]
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	687a      	ldr	r2, [r7, #4]
 80033a0:	68b9      	ldr	r1, [r7, #8]
 80033a2:	68f8      	ldr	r0, [r7, #12]
 80033a4:	f7ff ff87 	bl	80032b6 <prvCreateStaticTask>
 80033a8:	6178      	str	r0, [r7, #20]

        if( pxNewTCB != NULL )
 80033aa:	697b      	ldr	r3, [r7, #20]
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d002      	beq.n	80033b6 <xTaskCreateStatic+0x3e>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 80033b0:	6978      	ldr	r0, [r7, #20]
 80033b2:	f000 f907 	bl	80035c4 <prvAddNewTaskToReadyList>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskCreateStatic( xReturn );
 80033b6:	693b      	ldr	r3, [r7, #16]
 80033b8:	4618      	mov	r0, r3
 80033ba:	f003 fe87 	bl	80070cc <SEGGER_SYSVIEW_ShrinkId>
 80033be:	4603      	mov	r3, r0
 80033c0:	4619      	mov	r1, r3
 80033c2:	20bf      	movs	r0, #191	@ 0xbf
 80033c4:	f003 fce8 	bl	8006d98 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 80033c8:	693b      	ldr	r3, [r7, #16]
    }
 80033ca:	4618      	mov	r0, r3
 80033cc:	3718      	adds	r7, #24
 80033ce:	46bd      	mov	sp, r7
 80033d0:	bd80      	pop	{r7, pc}

080033d2 <prvCreateTask>:
                                  const char * const pcName,
                                  const configSTACK_DEPTH_TYPE uxStackDepth,
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask )
    {
 80033d2:	b580      	push	{r7, lr}
 80033d4:	b08a      	sub	sp, #40	@ 0x28
 80033d6:	af04      	add	r7, sp, #16
 80033d8:	60f8      	str	r0, [r7, #12]
 80033da:	60b9      	str	r1, [r7, #8]
 80033dc:	607a      	str	r2, [r7, #4]
 80033de:	603b      	str	r3, [r7, #0]

            /* Allocate space for the stack used by the task being created. */
            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxStack = pvPortMallocStack( ( ( ( size_t ) uxStackDepth ) * sizeof( StackType_t ) ) );
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	009b      	lsls	r3, r3, #2
 80033e4:	4618      	mov	r0, r3
 80033e6:	f002 f84b 	bl	8005480 <pvPortMalloc>
 80033ea:	6138      	str	r0, [r7, #16]

            if( pxStack != NULL )
 80033ec:	693b      	ldr	r3, [r7, #16]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d013      	beq.n	800341a <prvCreateTask+0x48>
            {
                /* Allocate space for the TCB. */
                /* MISRA Ref 11.5.1 [Malloc memory assignment] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                /* coverity[misra_c_2012_rule_11_5_violation] */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 80033f2:	205c      	movs	r0, #92	@ 0x5c
 80033f4:	f002 f844 	bl	8005480 <pvPortMalloc>
 80033f8:	6178      	str	r0, [r7, #20]

                if( pxNewTCB != NULL )
 80033fa:	697b      	ldr	r3, [r7, #20]
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d008      	beq.n	8003412 <prvCreateTask+0x40>
                {
                    ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8003400:	225c      	movs	r2, #92	@ 0x5c
 8003402:	2100      	movs	r1, #0
 8003404:	6978      	ldr	r0, [r7, #20]
 8003406:	f004 f841 	bl	800748c <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 800340a:	697b      	ldr	r3, [r7, #20]
 800340c:	693a      	ldr	r2, [r7, #16]
 800340e:	631a      	str	r2, [r3, #48]	@ 0x30
 8003410:	e005      	b.n	800341e <prvCreateTask+0x4c>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8003412:	6938      	ldr	r0, [r7, #16]
 8003414:	f002 f966 	bl	80056e4 <vPortFree>
 8003418:	e001      	b.n	800341e <prvCreateTask+0x4c>
                }
            }
            else
            {
                pxNewTCB = NULL;
 800341a:	2300      	movs	r3, #0
 800341c:	617b      	str	r3, [r7, #20]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 800341e:	697b      	ldr	r3, [r7, #20]
 8003420:	2b00      	cmp	r3, #0
 8003422:	d011      	beq.n	8003448 <prvCreateTask+0x76>
        {
            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003424:	697b      	ldr	r3, [r7, #20]
 8003426:	2200      	movs	r2, #0
 8003428:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800342c:	2300      	movs	r3, #0
 800342e:	9303      	str	r3, [sp, #12]
 8003430:	697b      	ldr	r3, [r7, #20]
 8003432:	9302      	str	r3, [sp, #8]
 8003434:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003436:	9301      	str	r3, [sp, #4]
 8003438:	6a3b      	ldr	r3, [r7, #32]
 800343a:	9300      	str	r3, [sp, #0]
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	687a      	ldr	r2, [r7, #4]
 8003440:	68b9      	ldr	r1, [r7, #8]
 8003442:	68f8      	ldr	r0, [r7, #12]
 8003444:	f000 f82d 	bl	80034a2 <prvInitialiseNewTask>
        }

        return pxNewTCB;
 8003448:	697b      	ldr	r3, [r7, #20]
    }
 800344a:	4618      	mov	r0, r3
 800344c:	3718      	adds	r7, #24
 800344e:	46bd      	mov	sp, r7
 8003450:	bd80      	pop	{r7, pc}

08003452 <xTaskCreate>:
                            const char * const pcName,
                            const configSTACK_DEPTH_TYPE uxStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8003452:	b580      	push	{r7, lr}
 8003454:	b088      	sub	sp, #32
 8003456:	af02      	add	r7, sp, #8
 8003458:	60f8      	str	r0, [r7, #12]
 800345a:	60b9      	str	r1, [r7, #8]
 800345c:	607a      	str	r2, [r7, #4]
 800345e:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        BaseType_t xReturn;

        traceENTER_xTaskCreate( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );

        pxNewTCB = prvCreateTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );
 8003460:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003462:	9301      	str	r3, [sp, #4]
 8003464:	6a3b      	ldr	r3, [r7, #32]
 8003466:	9300      	str	r3, [sp, #0]
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	687a      	ldr	r2, [r7, #4]
 800346c:	68b9      	ldr	r1, [r7, #8]
 800346e:	68f8      	ldr	r0, [r7, #12]
 8003470:	f7ff ffaf 	bl	80033d2 <prvCreateTask>
 8003474:	6138      	str	r0, [r7, #16]

        if( pxNewTCB != NULL )
 8003476:	693b      	ldr	r3, [r7, #16]
 8003478:	2b00      	cmp	r3, #0
 800347a:	d005      	beq.n	8003488 <xTaskCreate+0x36>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 800347c:	6938      	ldr	r0, [r7, #16]
 800347e:	f000 f8a1 	bl	80035c4 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8003482:	2301      	movs	r3, #1
 8003484:	617b      	str	r3, [r7, #20]
 8003486:	e002      	b.n	800348e <xTaskCreate+0x3c>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003488:	f04f 33ff 	mov.w	r3, #4294967295
 800348c:	617b      	str	r3, [r7, #20]
        }

        traceRETURN_xTaskCreate( xReturn );
 800348e:	697b      	ldr	r3, [r7, #20]
 8003490:	4619      	mov	r1, r3
 8003492:	20c2      	movs	r0, #194	@ 0xc2
 8003494:	f003 fc80 	bl	8006d98 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 8003498:	697b      	ldr	r3, [r7, #20]
    }
 800349a:	4618      	mov	r0, r3
 800349c:	3718      	adds	r7, #24
 800349e:	46bd      	mov	sp, r7
 80034a0:	bd80      	pop	{r7, pc}

080034a2 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 80034a2:	b580      	push	{r7, lr}
 80034a4:	b088      	sub	sp, #32
 80034a6:	af00      	add	r7, sp, #0
 80034a8:	60f8      	str	r0, [r7, #12]
 80034aa:	60b9      	str	r1, [r7, #8]
 80034ac:	607a      	str	r2, [r7, #4]
 80034ae:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) uxStackDepth * sizeof( StackType_t ) );
 80034b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034b2:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	009b      	lsls	r3, r3, #2
 80034b8:	461a      	mov	r2, r3
 80034ba:	21a5      	movs	r1, #165	@ 0xa5
 80034bc:	f003 ffe6 	bl	800748c <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 ] );
 80034c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034c2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80034ca:	3b01      	subs	r3, #1
 80034cc:	009b      	lsls	r3, r3, #2
 80034ce:	4413      	add	r3, r2
 80034d0:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 80034d2:	69bb      	ldr	r3, [r7, #24]
 80034d4:	f023 0307 	bic.w	r3, r3, #7
 80034d8:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0U ) );
 80034da:	69bb      	ldr	r3, [r7, #24]
 80034dc:	f003 0307 	and.w	r3, r3, #7
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d00b      	beq.n	80034fc <prvInitialiseNewTask+0x5a>
    __asm volatile
 80034e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80034e8:	f383 8811 	msr	BASEPRI, r3
 80034ec:	f3bf 8f6f 	isb	sy
 80034f0:	f3bf 8f4f 	dsb	sy
 80034f4:	617b      	str	r3, [r7, #20]
}
 80034f6:	bf00      	nop
 80034f8:	bf00      	nop
 80034fa:	e7fd      	b.n	80034f8 <prvInitialiseNewTask+0x56>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 80034fc:	68bb      	ldr	r3, [r7, #8]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d01e      	beq.n	8003540 <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003502:	2300      	movs	r3, #0
 8003504:	61fb      	str	r3, [r7, #28]
 8003506:	e012      	b.n	800352e <prvInitialiseNewTask+0x8c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003508:	68ba      	ldr	r2, [r7, #8]
 800350a:	69fb      	ldr	r3, [r7, #28]
 800350c:	4413      	add	r3, r2
 800350e:	7819      	ldrb	r1, [r3, #0]
 8003510:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003512:	69fb      	ldr	r3, [r7, #28]
 8003514:	4413      	add	r3, r2
 8003516:	3334      	adds	r3, #52	@ 0x34
 8003518:	460a      	mov	r2, r1
 800351a:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 800351c:	68ba      	ldr	r2, [r7, #8]
 800351e:	69fb      	ldr	r3, [r7, #28]
 8003520:	4413      	add	r3, r2
 8003522:	781b      	ldrb	r3, [r3, #0]
 8003524:	2b00      	cmp	r3, #0
 8003526:	d006      	beq.n	8003536 <prvInitialiseNewTask+0x94>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003528:	69fb      	ldr	r3, [r7, #28]
 800352a:	3301      	adds	r3, #1
 800352c:	61fb      	str	r3, [r7, #28]
 800352e:	69fb      	ldr	r3, [r7, #28]
 8003530:	2b0f      	cmp	r3, #15
 8003532:	d9e9      	bls.n	8003508 <prvInitialiseNewTask+0x66>
 8003534:	e000      	b.n	8003538 <prvInitialiseNewTask+0x96>
            {
                break;
 8003536:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1U ] = '\0';
 8003538:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800353a:	2200      	movs	r2, #0
 800353c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8003540:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003542:	2b37      	cmp	r3, #55	@ 0x37
 8003544:	d90b      	bls.n	800355e <prvInitialiseNewTask+0xbc>
    __asm volatile
 8003546:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800354a:	f383 8811 	msr	BASEPRI, r3
 800354e:	f3bf 8f6f 	isb	sy
 8003552:	f3bf 8f4f 	dsb	sy
 8003556:	613b      	str	r3, [r7, #16]
}
 8003558:	bf00      	nop
 800355a:	bf00      	nop
 800355c:	e7fd      	b.n	800355a <prvInitialiseNewTask+0xb8>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800355e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003560:	2b37      	cmp	r3, #55	@ 0x37
 8003562:	d901      	bls.n	8003568 <prvInitialiseNewTask+0xc6>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003564:	2337      	movs	r3, #55	@ 0x37
 8003566:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8003568:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800356a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800356c:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 800356e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003570:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003572:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003574:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003576:	3304      	adds	r3, #4
 8003578:	4618      	mov	r0, r3
 800357a:	f7fe fd85 	bl	8002088 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800357e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003580:	3318      	adds	r3, #24
 8003582:	4618      	mov	r0, r3
 8003584:	f7fe fd80 	bl	8002088 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003588:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800358a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800358c:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority );
 800358e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003590:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8003594:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003596:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003598:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800359a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800359c:	625a      	str	r2, [r3, #36]	@ 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800359e:	683a      	ldr	r2, [r7, #0]
 80035a0:	68f9      	ldr	r1, [r7, #12]
 80035a2:	69b8      	ldr	r0, [r7, #24]
 80035a4:	f001 fd20 	bl	8004fe8 <pxPortInitialiseStack>
 80035a8:	4602      	mov	r2, r0
 80035aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035ac:	601a      	str	r2, [r3, #0]
            pxNewTCB->uxTaskAttributes |= taskATTRIBUTE_IS_IDLE;
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES > 1 ) */

    if( pxCreatedTask != NULL )
 80035ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d002      	beq.n	80035ba <prvInitialiseNewTask+0x118>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80035b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80035b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80035b8:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80035ba:	bf00      	nop
 80035bc:	3720      	adds	r7, #32
 80035be:	46bd      	mov	sp, r7
 80035c0:	bd80      	pop	{r7, pc}
	...

080035c4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )

    static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
    {
 80035c4:	b5b0      	push	{r4, r5, r7, lr}
 80035c6:	b086      	sub	sp, #24
 80035c8:	af02      	add	r7, sp, #8
 80035ca:	6078      	str	r0, [r7, #4]
        /* Ensure interrupts don't access the task lists while the lists are being
         * updated. */
        taskENTER_CRITICAL();
 80035cc:	f001 fe4c 	bl	8005268 <vPortEnterCritical>
        {
            uxCurrentNumberOfTasks = ( UBaseType_t ) ( uxCurrentNumberOfTasks + 1U );
 80035d0:	4b51      	ldr	r3, [pc, #324]	@ (8003718 <prvAddNewTaskToReadyList+0x154>)
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	3301      	adds	r3, #1
 80035d6:	4a50      	ldr	r2, [pc, #320]	@ (8003718 <prvAddNewTaskToReadyList+0x154>)
 80035d8:	6013      	str	r3, [r2, #0]

            if( pxCurrentTCB == NULL )
 80035da:	4b50      	ldr	r3, [pc, #320]	@ (800371c <prvAddNewTaskToReadyList+0x158>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d109      	bne.n	80035f6 <prvAddNewTaskToReadyList+0x32>
            {
                /* There are no other tasks, or all the other tasks are in
                 * the suspended state - make this the current task. */
                pxCurrentTCB = pxNewTCB;
 80035e2:	4a4e      	ldr	r2, [pc, #312]	@ (800371c <prvAddNewTaskToReadyList+0x158>)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6013      	str	r3, [r2, #0]

                if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80035e8:	4b4b      	ldr	r3, [pc, #300]	@ (8003718 <prvAddNewTaskToReadyList+0x154>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	2b01      	cmp	r3, #1
 80035ee:	d110      	bne.n	8003612 <prvAddNewTaskToReadyList+0x4e>
                {
                    /* This is the first task to be created so do the preliminary
                     * initialisation required.  We will not recover if this call
                     * fails, but we will report the failure. */
                    prvInitialiseTaskLists();
 80035f0:	f000 fe86 	bl	8004300 <prvInitialiseTaskLists>
 80035f4:	e00d      	b.n	8003612 <prvAddNewTaskToReadyList+0x4e>
            else
            {
                /* If the scheduler is not already running, make this task the
                 * current task if it is the highest priority task to be created
                 * so far. */
                if( xSchedulerRunning == pdFALSE )
 80035f6:	4b4a      	ldr	r3, [pc, #296]	@ (8003720 <prvAddNewTaskToReadyList+0x15c>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d109      	bne.n	8003612 <prvAddNewTaskToReadyList+0x4e>
                {
                    if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80035fe:	4b47      	ldr	r3, [pc, #284]	@ (800371c <prvAddNewTaskToReadyList+0x158>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003608:	429a      	cmp	r2, r3
 800360a:	d802      	bhi.n	8003612 <prvAddNewTaskToReadyList+0x4e>
                    {
                        pxCurrentTCB = pxNewTCB;
 800360c:	4a43      	ldr	r2, [pc, #268]	@ (800371c <prvAddNewTaskToReadyList+0x158>)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6013      	str	r3, [r2, #0]
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            uxTaskNumber++;
 8003612:	4b44      	ldr	r3, [pc, #272]	@ (8003724 <prvAddNewTaskToReadyList+0x160>)
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	3301      	adds	r3, #1
 8003618:	4a42      	ldr	r2, [pc, #264]	@ (8003724 <prvAddNewTaskToReadyList+0x160>)
 800361a:	6013      	str	r3, [r2, #0]

            #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 800361c:	4b41      	ldr	r3, [pc, #260]	@ (8003724 <prvAddNewTaskToReadyList+0x160>)
 800361e:	681a      	ldr	r2, [r3, #0]
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	645a      	str	r2, [r3, #68]	@ 0x44
            }
            #endif /* configUSE_TRACE_FACILITY */
            traceTASK_CREATE( pxNewTCB );
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2b00      	cmp	r3, #0
 8003628:	d016      	beq.n	8003658 <prvAddNewTaskToReadyList+0x94>
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	4618      	mov	r0, r3
 800362e:	f003 fc27 	bl	8006e80 <SEGGER_SYSVIEW_OnTaskCreate>
 8003632:	6878      	ldr	r0, [r7, #4]
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003642:	461d      	mov	r5, r3
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	461c      	mov	r4, r3
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800364e:	1ae3      	subs	r3, r4, r3
 8003650:	9300      	str	r3, [sp, #0]
 8003652:	462b      	mov	r3, r5
 8003654:	f002 fa56 	bl	8005b04 <SYSVIEW_AddTask>

            prvAddTaskToReadyList( pxNewTCB );
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	4618      	mov	r0, r3
 800365c:	f003 fc94 	bl	8006f88 <SEGGER_SYSVIEW_OnTaskStartReady>
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003664:	4b30      	ldr	r3, [pc, #192]	@ (8003728 <prvAddNewTaskToReadyList+0x164>)
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	429a      	cmp	r2, r3
 800366a:	d903      	bls.n	8003674 <prvAddNewTaskToReadyList+0xb0>
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003670:	4a2d      	ldr	r2, [pc, #180]	@ (8003728 <prvAddNewTaskToReadyList+0x164>)
 8003672:	6013      	str	r3, [r2, #0]
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003678:	492c      	ldr	r1, [pc, #176]	@ (800372c <prvAddNewTaskToReadyList+0x168>)
 800367a:	4613      	mov	r3, r2
 800367c:	009b      	lsls	r3, r3, #2
 800367e:	4413      	add	r3, r2
 8003680:	009b      	lsls	r3, r3, #2
 8003682:	440b      	add	r3, r1
 8003684:	3304      	adds	r3, #4
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	60fb      	str	r3, [r7, #12]
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	68fa      	ldr	r2, [r7, #12]
 800368e:	609a      	str	r2, [r3, #8]
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	689a      	ldr	r2, [r3, #8]
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	60da      	str	r2, [r3, #12]
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	689b      	ldr	r3, [r3, #8]
 800369c:	687a      	ldr	r2, [r7, #4]
 800369e:	3204      	adds	r2, #4
 80036a0:	605a      	str	r2, [r3, #4]
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	1d1a      	adds	r2, r3, #4
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	609a      	str	r2, [r3, #8]
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80036ae:	4613      	mov	r3, r2
 80036b0:	009b      	lsls	r3, r3, #2
 80036b2:	4413      	add	r3, r2
 80036b4:	009b      	lsls	r3, r3, #2
 80036b6:	4a1d      	ldr	r2, [pc, #116]	@ (800372c <prvAddNewTaskToReadyList+0x168>)
 80036b8:	441a      	add	r2, r3
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	615a      	str	r2, [r3, #20]
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80036c2:	491a      	ldr	r1, [pc, #104]	@ (800372c <prvAddNewTaskToReadyList+0x168>)
 80036c4:	4613      	mov	r3, r2
 80036c6:	009b      	lsls	r3, r3, #2
 80036c8:	4413      	add	r3, r2
 80036ca:	009b      	lsls	r3, r3, #2
 80036cc:	440b      	add	r3, r1
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	687a      	ldr	r2, [r7, #4]
 80036d2:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80036d4:	1c59      	adds	r1, r3, #1
 80036d6:	4815      	ldr	r0, [pc, #84]	@ (800372c <prvAddNewTaskToReadyList+0x168>)
 80036d8:	4613      	mov	r3, r2
 80036da:	009b      	lsls	r3, r3, #2
 80036dc:	4413      	add	r3, r2
 80036de:	009b      	lsls	r3, r3, #2
 80036e0:	4403      	add	r3, r0
 80036e2:	6019      	str	r1, [r3, #0]

            portSETUP_TCB( pxNewTCB );
        }
        taskEXIT_CRITICAL();
 80036e4:	f001 fdf0 	bl	80052c8 <vPortExitCritical>

        if( xSchedulerRunning != pdFALSE )
 80036e8:	4b0d      	ldr	r3, [pc, #52]	@ (8003720 <prvAddNewTaskToReadyList+0x15c>)
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d00e      	beq.n	800370e <prvAddNewTaskToReadyList+0x14a>
        {
            /* If the created task is of a higher priority than the current task
             * then it should run now. */
            taskYIELD_ANY_CORE_IF_USING_PREEMPTION( pxNewTCB );
 80036f0:	4b0a      	ldr	r3, [pc, #40]	@ (800371c <prvAddNewTaskToReadyList+0x158>)
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036fa:	429a      	cmp	r2, r3
 80036fc:	d207      	bcs.n	800370e <prvAddNewTaskToReadyList+0x14a>
 80036fe:	4b0c      	ldr	r3, [pc, #48]	@ (8003730 <prvAddNewTaskToReadyList+0x16c>)
 8003700:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003704:	601a      	str	r2, [r3, #0]
 8003706:	f3bf 8f4f 	dsb	sy
 800370a:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 800370e:	bf00      	nop
 8003710:	3710      	adds	r7, #16
 8003712:	46bd      	mov	sp, r7
 8003714:	bdb0      	pop	{r4, r5, r7, pc}
 8003716:	bf00      	nop
 8003718:	200012d4 	.word	0x200012d4
 800371c:	20000e00 	.word	0x20000e00
 8003720:	200012e0 	.word	0x200012e0
 8003724:	200012f0 	.word	0x200012f0
 8003728:	200012dc 	.word	0x200012dc
 800372c:	20000e04 	.word	0x20000e04
 8003730:	e000ed04 	.word	0xe000ed04

08003734 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 8003734:	b580      	push	{r7, lr}
 8003736:	b084      	sub	sp, #16
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 800373c:	2300      	movs	r3, #0
 800373e:	60fb      	str	r3, [r7, #12]

        traceENTER_vTaskDelay( xTicksToDelay );

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2b00      	cmp	r3, #0
 8003744:	d018      	beq.n	8003778 <vTaskDelay+0x44>
        {
            vTaskSuspendAll();
 8003746:	f000 f8f3 	bl	8003930 <vTaskSuspendAll>
            {
                configASSERT( uxSchedulerSuspended == 1U );
 800374a:	4b14      	ldr	r3, [pc, #80]	@ (800379c <vTaskDelay+0x68>)
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	2b01      	cmp	r3, #1
 8003750:	d00b      	beq.n	800376a <vTaskDelay+0x36>
    __asm volatile
 8003752:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003756:	f383 8811 	msr	BASEPRI, r3
 800375a:	f3bf 8f6f 	isb	sy
 800375e:	f3bf 8f4f 	dsb	sy
 8003762:	60bb      	str	r3, [r7, #8]
}
 8003764:	bf00      	nop
 8003766:	bf00      	nop
 8003768:	e7fd      	b.n	8003766 <vTaskDelay+0x32>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800376a:	2100      	movs	r1, #0
 800376c:	6878      	ldr	r0, [r7, #4]
 800376e:	f001 f8ed 	bl	800494c <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 8003772:	f000 f8eb 	bl	800394c <xTaskResumeAll>
 8003776:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	2b00      	cmp	r3, #0
 800377c:	d107      	bne.n	800378e <vTaskDelay+0x5a>
        {
            taskYIELD_WITHIN_API();
 800377e:	4b08      	ldr	r3, [pc, #32]	@ (80037a0 <vTaskDelay+0x6c>)
 8003780:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003784:	601a      	str	r2, [r3, #0]
 8003786:	f3bf 8f4f 	dsb	sy
 800378a:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_vTaskDelay();
 800378e:	20c5      	movs	r0, #197	@ 0xc5
 8003790:	f003 fac6 	bl	8006d20 <SEGGER_SYSVIEW_RecordEndCall>
    }
 8003794:	bf00      	nop
 8003796:	3710      	adds	r7, #16
 8003798:	46bd      	mov	sp, r7
 800379a:	bd80      	pop	{r7, pc}
 800379c:	200012fc 	.word	0x200012fc
 80037a0:	e000ed04 	.word	0xe000ed04

080037a4 <prvCreateIdleTasks>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

static BaseType_t prvCreateIdleTasks( void )
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	b090      	sub	sp, #64	@ 0x40
 80037a8:	af04      	add	r7, sp, #16
    BaseType_t xReturn = pdPASS;
 80037aa:	2301      	movs	r3, #1
 80037ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
    BaseType_t xCoreID;
    char cIdleName[ configMAX_TASK_NAME_LEN ];
    TaskFunction_t pxIdleTaskFunction = NULL;
 80037ae:	2300      	movs	r3, #0
 80037b0:	623b      	str	r3, [r7, #32]
    BaseType_t xIdleTaskNameIndex;

    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 80037b2:	2300      	movs	r3, #0
 80037b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80037b6:	e013      	b.n	80037e0 <prvCreateIdleTasks+0x3c>
    {
        cIdleName[ xIdleTaskNameIndex ] = configIDLE_TASK_NAME[ xIdleTaskNameIndex ];
 80037b8:	4a2b      	ldr	r2, [pc, #172]	@ (8003868 <prvCreateIdleTasks+0xc4>)
 80037ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037bc:	4413      	add	r3, r2
 80037be:	7819      	ldrb	r1, [r3, #0]
 80037c0:	f107 0210 	add.w	r2, r7, #16
 80037c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037c6:	4413      	add	r3, r2
 80037c8:	460a      	mov	r2, r1
 80037ca:	701a      	strb	r2, [r3, #0]

        /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
         * configMAX_TASK_NAME_LEN characters just in case the memory after the
         * string is not accessible (extremely unlikely). */
        if( cIdleName[ xIdleTaskNameIndex ] == ( char ) 0x00 )
 80037cc:	f107 0210 	add.w	r2, r7, #16
 80037d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037d2:	4413      	add	r3, r2
 80037d4:	781b      	ldrb	r3, [r3, #0]
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d006      	beq.n	80037e8 <prvCreateIdleTasks+0x44>
    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 80037da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037dc:	3301      	adds	r3, #1
 80037de:	627b      	str	r3, [r7, #36]	@ 0x24
 80037e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037e2:	2b0f      	cmp	r3, #15
 80037e4:	dde8      	ble.n	80037b8 <prvCreateIdleTasks+0x14>
 80037e6:	e000      	b.n	80037ea <prvCreateIdleTasks+0x46>
        {
            break;
 80037e8:	bf00      	nop
            mtCOVERAGE_TEST_MARKER();
        }
    }

    /* Add each idle task at the lowest priority. */
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 80037ea:	2300      	movs	r3, #0
 80037ec:	62bb      	str	r3, [r7, #40]	@ 0x28
 80037ee:	e031      	b.n	8003854 <prvCreateIdleTasks+0xb0>
    {
        #if ( configNUMBER_OF_CORES == 1 )
        {
            pxIdleTaskFunction = prvIdleTask;
 80037f0:	4b1e      	ldr	r3, [pc, #120]	@ (800386c <prvCreateIdleTasks+0xc8>)
 80037f2:	623b      	str	r3, [r7, #32]
        }
        #endif /* if ( configNUMBER_OF_CORES > 1 ) */

        #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
        {
            StaticTask_t * pxIdleTaskTCBBuffer = NULL;
 80037f4:	2300      	movs	r3, #0
 80037f6:	60fb      	str	r3, [r7, #12]
            StackType_t * pxIdleTaskStackBuffer = NULL;
 80037f8:	2300      	movs	r3, #0
 80037fa:	60bb      	str	r3, [r7, #8]

            /* The Idle task is created using user provided RAM - obtain the
             * address of the RAM then create the idle task. */
            #if ( configNUMBER_OF_CORES == 1 )
            {
                vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &uxIdleTaskStackSize );
 80037fc:	1d3a      	adds	r2, r7, #4
 80037fe:	f107 0108 	add.w	r1, r7, #8
 8003802:	f107 030c 	add.w	r3, r7, #12
 8003806:	4618      	mov	r0, r3
 8003808:	f7fe fbe8 	bl	8001fdc <vApplicationGetIdleTaskMemory>
                {
                    vApplicationGetPassiveIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &uxIdleTaskStackSize, ( BaseType_t ) ( xCoreID - 1 ) );
                }
            }
            #endif /* if ( configNUMBER_OF_CORES == 1 ) */
            xIdleTaskHandles[ xCoreID ] = xTaskCreateStatic( pxIdleTaskFunction,
 800380c:	6878      	ldr	r0, [r7, #4]
 800380e:	68bb      	ldr	r3, [r7, #8]
 8003810:	68fa      	ldr	r2, [r7, #12]
 8003812:	f107 0110 	add.w	r1, r7, #16
 8003816:	9202      	str	r2, [sp, #8]
 8003818:	9301      	str	r3, [sp, #4]
 800381a:	2300      	movs	r3, #0
 800381c:	9300      	str	r3, [sp, #0]
 800381e:	2300      	movs	r3, #0
 8003820:	4602      	mov	r2, r0
 8003822:	6a38      	ldr	r0, [r7, #32]
 8003824:	f7ff fda8 	bl	8003378 <xTaskCreateStatic>
 8003828:	4602      	mov	r2, r0
 800382a:	4911      	ldr	r1, [pc, #68]	@ (8003870 <prvCreateIdleTasks+0xcc>)
 800382c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800382e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                                                             ( void * ) NULL,
                                                             portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
                                                             pxIdleTaskStackBuffer,
                                                             pxIdleTaskTCBBuffer );

            if( xIdleTaskHandles[ xCoreID ] != NULL )
 8003832:	4a0f      	ldr	r2, [pc, #60]	@ (8003870 <prvCreateIdleTasks+0xcc>)
 8003834:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003836:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800383a:	2b00      	cmp	r3, #0
 800383c:	d002      	beq.n	8003844 <prvCreateIdleTasks+0xa0>
            {
                xReturn = pdPASS;
 800383e:	2301      	movs	r3, #1
 8003840:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003842:	e001      	b.n	8003848 <prvCreateIdleTasks+0xa4>
            }
            else
            {
                xReturn = pdFAIL;
 8003844:	2300      	movs	r3, #0
 8003846:	62fb      	str	r3, [r7, #44]	@ 0x2c
                                   &xIdleTaskHandles[ xCoreID ] );
        }
        #endif /* configSUPPORT_STATIC_ALLOCATION */

        /* Break the loop if any of the idle task is failed to be created. */
        if( xReturn == pdFAIL )
 8003848:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800384a:	2b00      	cmp	r3, #0
 800384c:	d006      	beq.n	800385c <prvCreateIdleTasks+0xb8>
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 800384e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003850:	3301      	adds	r3, #1
 8003852:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003854:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003856:	2b00      	cmp	r3, #0
 8003858:	ddca      	ble.n	80037f0 <prvCreateIdleTasks+0x4c>
 800385a:	e000      	b.n	800385e <prvCreateIdleTasks+0xba>
        {
            break;
 800385c:	bf00      	nop
            }
            #endif
        }
    }

    return xReturn;
 800385e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8003860:	4618      	mov	r0, r3
 8003862:	3730      	adds	r7, #48	@ 0x30
 8003864:	46bd      	mov	sp, r7
 8003866:	bd80      	pop	{r7, pc}
 8003868:	08007e44 	.word	0x08007e44
 800386c:	080042d1 	.word	0x080042d1
 8003870:	200012f8 	.word	0x200012f8

08003874 <vTaskStartScheduler>:

/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003874:	b580      	push	{r7, lr}
 8003876:	b084      	sub	sp, #16
 8003878:	af00      	add	r7, sp, #0
         * the number of bits as confNUMBER_OF_CORES. */
        configASSERT( ( sizeof( UBaseType_t ) * taskBITS_PER_BYTE ) >= configNUMBER_OF_CORES );
    }
    #endif /* #if ( configUSE_CORE_AFFINITY == 1 ) && ( configNUMBER_OF_CORES > 1 ) */

    xReturn = prvCreateIdleTasks();
 800387a:	f7ff ff93 	bl	80037a4 <prvCreateIdleTasks>
 800387e:	60f8      	str	r0, [r7, #12]

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	2b01      	cmp	r3, #1
 8003884:	d102      	bne.n	800388c <vTaskStartScheduler+0x18>
        {
            xReturn = xTimerCreateTimerTask();
 8003886:	f001 f8dd 	bl	8004a44 <xTimerCreateTimerTask>
 800388a:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	2b01      	cmp	r3, #1
 8003890:	d129      	bne.n	80038e6 <vTaskStartScheduler+0x72>
    __asm volatile
 8003892:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003896:	f383 8811 	msr	BASEPRI, r3
 800389a:	f3bf 8f6f 	isb	sy
 800389e:	f3bf 8f4f 	dsb	sy
 80038a2:	60bb      	str	r3, [r7, #8]
}
 80038a4:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 80038a6:	4b1c      	ldr	r3, [pc, #112]	@ (8003918 <vTaskStartScheduler+0xa4>)
 80038a8:	f04f 32ff 	mov.w	r2, #4294967295
 80038ac:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 80038ae:	4b1b      	ldr	r3, [pc, #108]	@ (800391c <vTaskStartScheduler+0xa8>)
 80038b0:	2201      	movs	r2, #1
 80038b2:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80038b4:	4b1a      	ldr	r3, [pc, #104]	@ (8003920 <vTaskStartScheduler+0xac>)
 80038b6:	2200      	movs	r2, #0
 80038b8:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 80038ba:	4b1a      	ldr	r3, [pc, #104]	@ (8003924 <vTaskStartScheduler+0xb0>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	3334      	adds	r3, #52	@ 0x34
 80038c0:	2205      	movs	r2, #5
 80038c2:	4919      	ldr	r1, [pc, #100]	@ (8003928 <vTaskStartScheduler+0xb4>)
 80038c4:	4618      	mov	r0, r3
 80038c6:	f003 fdd1 	bl	800746c <memcmp>
 80038ca:	4603      	mov	r3, r0
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d005      	beq.n	80038dc <vTaskStartScheduler+0x68>
 80038d0:	4b14      	ldr	r3, [pc, #80]	@ (8003924 <vTaskStartScheduler+0xb0>)
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	4618      	mov	r0, r3
 80038d6:	f003 fb15 	bl	8006f04 <SEGGER_SYSVIEW_OnTaskStartExec>
 80038da:	e001      	b.n	80038e0 <vTaskStartScheduler+0x6c>
 80038dc:	f003 fab4 	bl	8006e48 <SEGGER_SYSVIEW_OnIdle>
        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */

        /* The return value for xPortStartScheduler is not required
         * hence using a void datatype. */
        ( void ) xPortStartScheduler();
 80038e0:	f001 fc04 	bl	80050ec <xPortStartScheduler>
 80038e4:	e00f      	b.n	8003906 <vTaskStartScheduler+0x92>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038ec:	d10b      	bne.n	8003906 <vTaskStartScheduler+0x92>
    __asm volatile
 80038ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038f2:	f383 8811 	msr	BASEPRI, r3
 80038f6:	f3bf 8f6f 	isb	sy
 80038fa:	f3bf 8f4f 	dsb	sy
 80038fe:	607b      	str	r3, [r7, #4]
}
 8003900:	bf00      	nop
 8003902:	bf00      	nop
 8003904:	e7fd      	b.n	8003902 <vTaskStartScheduler+0x8e>
     * meaning xIdleTaskHandles are not used anywhere else. */
    ( void ) xIdleTaskHandles;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8003906:	4b09      	ldr	r3, [pc, #36]	@ (800392c <vTaskStartScheduler+0xb8>)
 8003908:	681b      	ldr	r3, [r3, #0]

    traceRETURN_vTaskStartScheduler();
 800390a:	20cd      	movs	r0, #205	@ 0xcd
 800390c:	f003 fa08 	bl	8006d20 <SEGGER_SYSVIEW_RecordEndCall>
}
 8003910:	bf00      	nop
 8003912:	3710      	adds	r7, #16
 8003914:	46bd      	mov	sp, r7
 8003916:	bd80      	pop	{r7, pc}
 8003918:	200012f4 	.word	0x200012f4
 800391c:	200012e0 	.word	0x200012e0
 8003920:	200012d8 	.word	0x200012d8
 8003924:	20000e00 	.word	0x20000e00
 8003928:	08007e44 	.word	0x08007e44
 800392c:	08007f98 	.word	0x08007f98

08003930 <vTaskSuspendAll>:
    traceRETURN_vTaskEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003930:	b580      	push	{r7, lr}
 8003932:	af00      	add	r7, sp, #0
         * do not otherwise exhibit real time behaviour. */
        portSOFTWARE_BARRIER();

        /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
         * is used to allow calls to vTaskSuspendAll() to nest. */
        uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended + 1U );
 8003934:	4b04      	ldr	r3, [pc, #16]	@ (8003948 <vTaskSuspendAll+0x18>)
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	3301      	adds	r3, #1
 800393a:	4a03      	ldr	r2, [pc, #12]	@ (8003948 <vTaskSuspendAll+0x18>)
 800393c:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_vTaskSuspendAll();
 800393e:	20cf      	movs	r0, #207	@ 0xcf
 8003940:	f003 f9ee 	bl	8006d20 <SEGGER_SYSVIEW_RecordEndCall>
}
 8003944:	bf00      	nop
 8003946:	bd80      	pop	{r7, pc}
 8003948:	200012fc 	.word	0x200012fc

0800394c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b088      	sub	sp, #32
 8003950:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8003952:	2300      	movs	r3, #0
 8003954:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 8003956:	2300      	movs	r3, #0
 8003958:	61bb      	str	r3, [r7, #24]
        /* It is possible that an ISR caused a task to be removed from an event
         * list while the scheduler was suspended.  If this was the case then the
         * removed task will have been added to the xPendingReadyList.  Once the
         * scheduler has been resumed it is safe to move all the pending ready
         * tasks from this list into their appropriate ready list. */
        taskENTER_CRITICAL();
 800395a:	f001 fc85 	bl	8005268 <vPortEnterCritical>
        {
            BaseType_t xCoreID;
            xCoreID = ( BaseType_t ) portGET_CORE_ID();
 800395e:	2300      	movs	r3, #0
 8003960:	613b      	str	r3, [r7, #16]

            /* If uxSchedulerSuspended is zero then this function does not match a
             * previous call to vTaskSuspendAll(). */
            configASSERT( uxSchedulerSuspended != 0U );
 8003962:	4b7a      	ldr	r3, [pc, #488]	@ (8003b4c <xTaskResumeAll+0x200>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d10b      	bne.n	8003982 <xTaskResumeAll+0x36>
    __asm volatile
 800396a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800396e:	f383 8811 	msr	BASEPRI, r3
 8003972:	f3bf 8f6f 	isb	sy
 8003976:	f3bf 8f4f 	dsb	sy
 800397a:	603b      	str	r3, [r7, #0]
}
 800397c:	bf00      	nop
 800397e:	bf00      	nop
 8003980:	e7fd      	b.n	800397e <xTaskResumeAll+0x32>

            uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended - 1U );
 8003982:	4b72      	ldr	r3, [pc, #456]	@ (8003b4c <xTaskResumeAll+0x200>)
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	3b01      	subs	r3, #1
 8003988:	4a70      	ldr	r2, [pc, #448]	@ (8003b4c <xTaskResumeAll+0x200>)
 800398a:	6013      	str	r3, [r2, #0]
            portRELEASE_TASK_LOCK();

            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 800398c:	4b6f      	ldr	r3, [pc, #444]	@ (8003b4c <xTaskResumeAll+0x200>)
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	2b00      	cmp	r3, #0
 8003992:	f040 80cf 	bne.w	8003b34 <xTaskResumeAll+0x1e8>
            {
                if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003996:	4b6e      	ldr	r3, [pc, #440]	@ (8003b50 <xTaskResumeAll+0x204>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	2b00      	cmp	r3, #0
 800399c:	f000 80ca 	beq.w	8003b34 <xTaskResumeAll+0x1e8>
                {
                    /* Move any readied tasks from the pending list into the
                     * appropriate ready list. */
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80039a0:	e093      	b.n	8003aca <xTaskResumeAll+0x17e>
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80039a2:	4b6c      	ldr	r3, [pc, #432]	@ (8003b54 <xTaskResumeAll+0x208>)
 80039a4:	68db      	ldr	r3, [r3, #12]
 80039a6:	68db      	ldr	r3, [r3, #12]
 80039a8:	61fb      	str	r3, [r7, #28]
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80039aa:	69fb      	ldr	r3, [r7, #28]
 80039ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039ae:	60fb      	str	r3, [r7, #12]
 80039b0:	69fb      	ldr	r3, [r7, #28]
 80039b2:	69db      	ldr	r3, [r3, #28]
 80039b4:	69fa      	ldr	r2, [r7, #28]
 80039b6:	6a12      	ldr	r2, [r2, #32]
 80039b8:	609a      	str	r2, [r3, #8]
 80039ba:	69fb      	ldr	r3, [r7, #28]
 80039bc:	6a1b      	ldr	r3, [r3, #32]
 80039be:	69fa      	ldr	r2, [r7, #28]
 80039c0:	69d2      	ldr	r2, [r2, #28]
 80039c2:	605a      	str	r2, [r3, #4]
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	685a      	ldr	r2, [r3, #4]
 80039c8:	69fb      	ldr	r3, [r7, #28]
 80039ca:	3318      	adds	r3, #24
 80039cc:	429a      	cmp	r2, r3
 80039ce:	d103      	bne.n	80039d8 <xTaskResumeAll+0x8c>
 80039d0:	69fb      	ldr	r3, [r7, #28]
 80039d2:	6a1a      	ldr	r2, [r3, #32]
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	605a      	str	r2, [r3, #4]
 80039d8:	69fb      	ldr	r3, [r7, #28]
 80039da:	2200      	movs	r2, #0
 80039dc:	629a      	str	r2, [r3, #40]	@ 0x28
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	1e5a      	subs	r2, r3, #1
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	601a      	str	r2, [r3, #0]
                        portMEMORY_BARRIER();
                        listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 80039e8:	69fb      	ldr	r3, [r7, #28]
 80039ea:	695b      	ldr	r3, [r3, #20]
 80039ec:	60bb      	str	r3, [r7, #8]
 80039ee:	69fb      	ldr	r3, [r7, #28]
 80039f0:	689b      	ldr	r3, [r3, #8]
 80039f2:	69fa      	ldr	r2, [r7, #28]
 80039f4:	68d2      	ldr	r2, [r2, #12]
 80039f6:	609a      	str	r2, [r3, #8]
 80039f8:	69fb      	ldr	r3, [r7, #28]
 80039fa:	68db      	ldr	r3, [r3, #12]
 80039fc:	69fa      	ldr	r2, [r7, #28]
 80039fe:	6892      	ldr	r2, [r2, #8]
 8003a00:	605a      	str	r2, [r3, #4]
 8003a02:	68bb      	ldr	r3, [r7, #8]
 8003a04:	685a      	ldr	r2, [r3, #4]
 8003a06:	69fb      	ldr	r3, [r7, #28]
 8003a08:	3304      	adds	r3, #4
 8003a0a:	429a      	cmp	r2, r3
 8003a0c:	d103      	bne.n	8003a16 <xTaskResumeAll+0xca>
 8003a0e:	69fb      	ldr	r3, [r7, #28]
 8003a10:	68da      	ldr	r2, [r3, #12]
 8003a12:	68bb      	ldr	r3, [r7, #8]
 8003a14:	605a      	str	r2, [r3, #4]
 8003a16:	69fb      	ldr	r3, [r7, #28]
 8003a18:	2200      	movs	r2, #0
 8003a1a:	615a      	str	r2, [r3, #20]
 8003a1c:	68bb      	ldr	r3, [r7, #8]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	1e5a      	subs	r2, r3, #1
 8003a22:	68bb      	ldr	r3, [r7, #8]
 8003a24:	601a      	str	r2, [r3, #0]
                        prvAddTaskToReadyList( pxTCB );
 8003a26:	69fb      	ldr	r3, [r7, #28]
 8003a28:	4618      	mov	r0, r3
 8003a2a:	f003 faad 	bl	8006f88 <SEGGER_SYSVIEW_OnTaskStartReady>
 8003a2e:	69fb      	ldr	r3, [r7, #28]
 8003a30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a32:	4b49      	ldr	r3, [pc, #292]	@ (8003b58 <xTaskResumeAll+0x20c>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	429a      	cmp	r2, r3
 8003a38:	d903      	bls.n	8003a42 <xTaskResumeAll+0xf6>
 8003a3a:	69fb      	ldr	r3, [r7, #28]
 8003a3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a3e:	4a46      	ldr	r2, [pc, #280]	@ (8003b58 <xTaskResumeAll+0x20c>)
 8003a40:	6013      	str	r3, [r2, #0]
 8003a42:	69fb      	ldr	r3, [r7, #28]
 8003a44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a46:	4945      	ldr	r1, [pc, #276]	@ (8003b5c <xTaskResumeAll+0x210>)
 8003a48:	4613      	mov	r3, r2
 8003a4a:	009b      	lsls	r3, r3, #2
 8003a4c:	4413      	add	r3, r2
 8003a4e:	009b      	lsls	r3, r3, #2
 8003a50:	440b      	add	r3, r1
 8003a52:	3304      	adds	r3, #4
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	607b      	str	r3, [r7, #4]
 8003a58:	69fb      	ldr	r3, [r7, #28]
 8003a5a:	687a      	ldr	r2, [r7, #4]
 8003a5c:	609a      	str	r2, [r3, #8]
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	689a      	ldr	r2, [r3, #8]
 8003a62:	69fb      	ldr	r3, [r7, #28]
 8003a64:	60da      	str	r2, [r3, #12]
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	689b      	ldr	r3, [r3, #8]
 8003a6a:	69fa      	ldr	r2, [r7, #28]
 8003a6c:	3204      	adds	r2, #4
 8003a6e:	605a      	str	r2, [r3, #4]
 8003a70:	69fb      	ldr	r3, [r7, #28]
 8003a72:	1d1a      	adds	r2, r3, #4
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	609a      	str	r2, [r3, #8]
 8003a78:	69fb      	ldr	r3, [r7, #28]
 8003a7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a7c:	4613      	mov	r3, r2
 8003a7e:	009b      	lsls	r3, r3, #2
 8003a80:	4413      	add	r3, r2
 8003a82:	009b      	lsls	r3, r3, #2
 8003a84:	4a35      	ldr	r2, [pc, #212]	@ (8003b5c <xTaskResumeAll+0x210>)
 8003a86:	441a      	add	r2, r3
 8003a88:	69fb      	ldr	r3, [r7, #28]
 8003a8a:	615a      	str	r2, [r3, #20]
 8003a8c:	69fb      	ldr	r3, [r7, #28]
 8003a8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a90:	4932      	ldr	r1, [pc, #200]	@ (8003b5c <xTaskResumeAll+0x210>)
 8003a92:	4613      	mov	r3, r2
 8003a94:	009b      	lsls	r3, r3, #2
 8003a96:	4413      	add	r3, r2
 8003a98:	009b      	lsls	r3, r3, #2
 8003a9a:	440b      	add	r3, r1
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	69fa      	ldr	r2, [r7, #28]
 8003aa0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003aa2:	1c59      	adds	r1, r3, #1
 8003aa4:	482d      	ldr	r0, [pc, #180]	@ (8003b5c <xTaskResumeAll+0x210>)
 8003aa6:	4613      	mov	r3, r2
 8003aa8:	009b      	lsls	r3, r3, #2
 8003aaa:	4413      	add	r3, r2
 8003aac:	009b      	lsls	r3, r3, #2
 8003aae:	4403      	add	r3, r0
 8003ab0:	6019      	str	r1, [r3, #0]

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            /* If the moved task has a priority higher than the current
                             * task then a yield must be performed. */
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003ab2:	69fb      	ldr	r3, [r7, #28]
 8003ab4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ab6:	4b2a      	ldr	r3, [pc, #168]	@ (8003b60 <xTaskResumeAll+0x214>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003abc:	429a      	cmp	r2, r3
 8003abe:	d904      	bls.n	8003aca <xTaskResumeAll+0x17e>
                            {
                                xYieldPendings[ xCoreID ] = pdTRUE;
 8003ac0:	4a28      	ldr	r2, [pc, #160]	@ (8003b64 <xTaskResumeAll+0x218>)
 8003ac2:	693b      	ldr	r3, [r7, #16]
 8003ac4:	2101      	movs	r1, #1
 8003ac6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003aca:	4b22      	ldr	r3, [pc, #136]	@ (8003b54 <xTaskResumeAll+0x208>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	f47f af67 	bne.w	80039a2 <xTaskResumeAll+0x56>
                             * which sets xYieldPendings for the current core to pdTRUE. */
                        }
                        #endif /* #if ( configNUMBER_OF_CORES == 1 ) */
                    }

                    if( pxTCB != NULL )
 8003ad4:	69fb      	ldr	r3, [r7, #28]
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d001      	beq.n	8003ade <xTaskResumeAll+0x192>
                         * which may have prevented the next unblock time from being
                         * re-calculated, in which case re-calculate it now.  Mainly
                         * important for low power tickless implementations, where
                         * this can prevent an unnecessary exit from low power
                         * state. */
                        prvResetNextTaskUnblockTime();
 8003ada:	f000 fce7 	bl	80044ac <prvResetNextTaskUnblockTime>
                     * It should be safe to call xTaskIncrementTick here from any core
                     * since we are in a critical section and xTaskIncrementTick itself
                     * protects itself within a critical section. Suspending the scheduler
                     * from any core causes xTaskIncrementTick to increment uxPendedCounts. */
                    {
                        TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003ade:	4b22      	ldr	r3, [pc, #136]	@ (8003b68 <xTaskResumeAll+0x21c>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	617b      	str	r3, [r7, #20]

                        if( xPendedCounts > ( TickType_t ) 0U )
 8003ae4:	697b      	ldr	r3, [r7, #20]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d012      	beq.n	8003b10 <xTaskResumeAll+0x1c4>
                        {
                            do
                            {
                                if( xTaskIncrementTick() != pdFALSE )
 8003aea:	f000 f877 	bl	8003bdc <xTaskIncrementTick>
 8003aee:	4603      	mov	r3, r0
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d004      	beq.n	8003afe <xTaskResumeAll+0x1b2>
                                {
                                    /* Other cores are interrupted from
                                     * within xTaskIncrementTick(). */
                                    xYieldPendings[ xCoreID ] = pdTRUE;
 8003af4:	4a1b      	ldr	r2, [pc, #108]	@ (8003b64 <xTaskResumeAll+0x218>)
 8003af6:	693b      	ldr	r3, [r7, #16]
 8003af8:	2101      	movs	r1, #1
 8003afa:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                else
                                {
                                    mtCOVERAGE_TEST_MARKER();
                                }

                                --xPendedCounts;
 8003afe:	697b      	ldr	r3, [r7, #20]
 8003b00:	3b01      	subs	r3, #1
 8003b02:	617b      	str	r3, [r7, #20]
                            } while( xPendedCounts > ( TickType_t ) 0U );
 8003b04:	697b      	ldr	r3, [r7, #20]
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d1ef      	bne.n	8003aea <xTaskResumeAll+0x19e>

                            xPendedTicks = 0;
 8003b0a:	4b17      	ldr	r3, [pc, #92]	@ (8003b68 <xTaskResumeAll+0x21c>)
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	601a      	str	r2, [r3, #0]
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }

                    if( xYieldPendings[ xCoreID ] != pdFALSE )
 8003b10:	4a14      	ldr	r2, [pc, #80]	@ (8003b64 <xTaskResumeAll+0x218>)
 8003b12:	693b      	ldr	r3, [r7, #16]
 8003b14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d00b      	beq.n	8003b34 <xTaskResumeAll+0x1e8>
                    {
                        #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8003b1c:	2301      	movs	r3, #1
 8003b1e:	61bb      	str	r3, [r7, #24]
                        }
                        #endif /* #if ( configUSE_PREEMPTION != 0 ) */

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            taskYIELD_TASK_CORE_IF_USING_PREEMPTION( pxCurrentTCB );
 8003b20:	4b0f      	ldr	r3, [pc, #60]	@ (8003b60 <xTaskResumeAll+0x214>)
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	4b11      	ldr	r3, [pc, #68]	@ (8003b6c <xTaskResumeAll+0x220>)
 8003b26:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003b2a:	601a      	str	r2, [r3, #0]
 8003b2c:	f3bf 8f4f 	dsb	sy
 8003b30:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8003b34:	f001 fbc8 	bl	80052c8 <vPortExitCritical>
    }

    traceRETURN_xTaskResumeAll( xAlreadyYielded );
 8003b38:	69bb      	ldr	r3, [r7, #24]
 8003b3a:	4619      	mov	r1, r3
 8003b3c:	20d0      	movs	r0, #208	@ 0xd0
 8003b3e:	f003 f92b 	bl	8006d98 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xAlreadyYielded;
 8003b42:	69bb      	ldr	r3, [r7, #24]
}
 8003b44:	4618      	mov	r0, r3
 8003b46:	3720      	adds	r7, #32
 8003b48:	46bd      	mov	sp, r7
 8003b4a:	bd80      	pop	{r7, pc}
 8003b4c:	200012fc 	.word	0x200012fc
 8003b50:	200012d4 	.word	0x200012d4
 8003b54:	20001294 	.word	0x20001294
 8003b58:	200012dc 	.word	0x200012dc
 8003b5c:	20000e04 	.word	0x20000e04
 8003b60:	20000e00 	.word	0x20000e00
 8003b64:	200012e8 	.word	0x200012e8
 8003b68:	200012e4 	.word	0x200012e4
 8003b6c:	e000ed04 	.word	0xe000ed04

08003b70 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	b082      	sub	sp, #8
 8003b74:	af00      	add	r7, sp, #0
    traceENTER_xTaskGetTickCount();

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8003b76:	4b06      	ldr	r3, [pc, #24]	@ (8003b90 <xTaskGetTickCount+0x20>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    traceRETURN_xTaskGetTickCount( xTicks );
 8003b7c:	6879      	ldr	r1, [r7, #4]
 8003b7e:	20d1      	movs	r0, #209	@ 0xd1
 8003b80:	f003 f90a 	bl	8006d98 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xTicks;
 8003b84:	687b      	ldr	r3, [r7, #4]
}
 8003b86:	4618      	mov	r0, r3
 8003b88:	3708      	adds	r7, #8
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	bd80      	pop	{r7, pc}
 8003b8e:	bf00      	nop
 8003b90:	200012d8 	.word	0x200012d8

08003b94 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8003b94:	b580      	push	{r7, lr}
 8003b96:	b082      	sub	sp, #8
 8003b98:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003b9a:	f001 fc31 	bl	8005400 <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 8003ba2:	4b06      	ldr	r3, [pc, #24]	@ (8003bbc <xTaskGetTickCountFromISR+0x28>)
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    traceRETURN_xTaskGetTickCountFromISR( xReturn );
 8003ba8:	6839      	ldr	r1, [r7, #0]
 8003baa:	20d2      	movs	r0, #210	@ 0xd2
 8003bac:	f003 f8f4 	bl	8006d98 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xReturn;
 8003bb0:	683b      	ldr	r3, [r7, #0]
}
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	3708      	adds	r7, #8
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	bd80      	pop	{r7, pc}
 8003bba:	bf00      	nop
 8003bbc:	200012d8 	.word	0x200012d8

08003bc0 <uxTaskGetNumberOfTasks>:
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
 8003bc0:	b580      	push	{r7, lr}
 8003bc2:	af00      	add	r7, sp, #0
    traceENTER_uxTaskGetNumberOfTasks();

    /* A critical section is not required because the variables are of type
     * BaseType_t. */
    traceRETURN_uxTaskGetNumberOfTasks( uxCurrentNumberOfTasks );
 8003bc4:	4b04      	ldr	r3, [pc, #16]	@ (8003bd8 <uxTaskGetNumberOfTasks+0x18>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	4619      	mov	r1, r3
 8003bca:	20d3      	movs	r0, #211	@ 0xd3
 8003bcc:	f003 f8e4 	bl	8006d98 <SEGGER_SYSVIEW_RecordEndCallU32>

    return uxCurrentNumberOfTasks;
 8003bd0:	4b01      	ldr	r3, [pc, #4]	@ (8003bd8 <uxTaskGetNumberOfTasks+0x18>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
}
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	bd80      	pop	{r7, pc}
 8003bd8:	200012d4 	.word	0x200012d4

08003bdc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b08a      	sub	sp, #40	@ 0x28
 8003be0:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8003be2:	2300      	movs	r3, #0
 8003be4:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Tick increment should occur on every kernel timer event. Core 0 has the
     * responsibility to increment the tick, or increment the pended ticks if the
     * scheduler is suspended.  If pended ticks is greater than zero, the core that
     * calls xTaskResumeAll has the responsibility to increment the tick. */
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8003be6:	4b84      	ldr	r3, [pc, #528]	@ (8003df8 <xTaskIncrementTick+0x21c>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	f040 80f4 	bne.w	8003dd8 <xTaskIncrementTick+0x1fc>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003bf0:	4b82      	ldr	r3, [pc, #520]	@ (8003dfc <xTaskIncrementTick+0x220>)
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	3301      	adds	r3, #1
 8003bf6:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8003bf8:	4a80      	ldr	r2, [pc, #512]	@ (8003dfc <xTaskIncrementTick+0x220>)
 8003bfa:	6a3b      	ldr	r3, [r7, #32]
 8003bfc:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U )
 8003bfe:	6a3b      	ldr	r3, [r7, #32]
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d121      	bne.n	8003c48 <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 8003c04:	4b7e      	ldr	r3, [pc, #504]	@ (8003e00 <xTaskIncrementTick+0x224>)
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d00b      	beq.n	8003c26 <xTaskIncrementTick+0x4a>
    __asm volatile
 8003c0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c12:	f383 8811 	msr	BASEPRI, r3
 8003c16:	f3bf 8f6f 	isb	sy
 8003c1a:	f3bf 8f4f 	dsb	sy
 8003c1e:	607b      	str	r3, [r7, #4]
}
 8003c20:	bf00      	nop
 8003c22:	bf00      	nop
 8003c24:	e7fd      	b.n	8003c22 <xTaskIncrementTick+0x46>
 8003c26:	4b76      	ldr	r3, [pc, #472]	@ (8003e00 <xTaskIncrementTick+0x224>)
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	61fb      	str	r3, [r7, #28]
 8003c2c:	4b75      	ldr	r3, [pc, #468]	@ (8003e04 <xTaskIncrementTick+0x228>)
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	4a73      	ldr	r2, [pc, #460]	@ (8003e00 <xTaskIncrementTick+0x224>)
 8003c32:	6013      	str	r3, [r2, #0]
 8003c34:	4a73      	ldr	r2, [pc, #460]	@ (8003e04 <xTaskIncrementTick+0x228>)
 8003c36:	69fb      	ldr	r3, [r7, #28]
 8003c38:	6013      	str	r3, [r2, #0]
 8003c3a:	4b73      	ldr	r3, [pc, #460]	@ (8003e08 <xTaskIncrementTick+0x22c>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	3301      	adds	r3, #1
 8003c40:	4a71      	ldr	r2, [pc, #452]	@ (8003e08 <xTaskIncrementTick+0x22c>)
 8003c42:	6013      	str	r3, [r2, #0]
 8003c44:	f000 fc32 	bl	80044ac <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8003c48:	4b70      	ldr	r3, [pc, #448]	@ (8003e0c <xTaskIncrementTick+0x230>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	6a3a      	ldr	r2, [r7, #32]
 8003c4e:	429a      	cmp	r2, r3
 8003c50:	f0c0 80ad 	bcc.w	8003dae <xTaskIncrementTick+0x1d2>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003c54:	4b6a      	ldr	r3, [pc, #424]	@ (8003e00 <xTaskIncrementTick+0x224>)
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d104      	bne.n	8003c68 <xTaskIncrementTick+0x8c>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY;
 8003c5e:	4b6b      	ldr	r3, [pc, #428]	@ (8003e0c <xTaskIncrementTick+0x230>)
 8003c60:	f04f 32ff 	mov.w	r2, #4294967295
 8003c64:	601a      	str	r2, [r3, #0]
                    break;
 8003c66:	e0a2      	b.n	8003dae <xTaskIncrementTick+0x1d2>
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    /* MISRA Ref 11.5.3 [Void pointer assignment] */
                    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                    /* coverity[misra_c_2012_rule_11_5_violation] */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003c68:	4b65      	ldr	r3, [pc, #404]	@ (8003e00 <xTaskIncrementTick+0x224>)
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	68db      	ldr	r3, [r3, #12]
 8003c6e:	68db      	ldr	r3, [r3, #12]
 8003c70:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003c72:	69bb      	ldr	r3, [r7, #24]
 8003c74:	685b      	ldr	r3, [r3, #4]
 8003c76:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 8003c78:	6a3a      	ldr	r2, [r7, #32]
 8003c7a:	697b      	ldr	r3, [r7, #20]
 8003c7c:	429a      	cmp	r2, r3
 8003c7e:	d203      	bcs.n	8003c88 <xTaskIncrementTick+0xac>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8003c80:	4a62      	ldr	r2, [pc, #392]	@ (8003e0c <xTaskIncrementTick+0x230>)
 8003c82:	697b      	ldr	r3, [r7, #20]
 8003c84:	6013      	str	r3, [r2, #0]
                        break;
 8003c86:	e092      	b.n	8003dae <xTaskIncrementTick+0x1d2>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8003c88:	69bb      	ldr	r3, [r7, #24]
 8003c8a:	695b      	ldr	r3, [r3, #20]
 8003c8c:	613b      	str	r3, [r7, #16]
 8003c8e:	69bb      	ldr	r3, [r7, #24]
 8003c90:	689b      	ldr	r3, [r3, #8]
 8003c92:	69ba      	ldr	r2, [r7, #24]
 8003c94:	68d2      	ldr	r2, [r2, #12]
 8003c96:	609a      	str	r2, [r3, #8]
 8003c98:	69bb      	ldr	r3, [r7, #24]
 8003c9a:	68db      	ldr	r3, [r3, #12]
 8003c9c:	69ba      	ldr	r2, [r7, #24]
 8003c9e:	6892      	ldr	r2, [r2, #8]
 8003ca0:	605a      	str	r2, [r3, #4]
 8003ca2:	693b      	ldr	r3, [r7, #16]
 8003ca4:	685a      	ldr	r2, [r3, #4]
 8003ca6:	69bb      	ldr	r3, [r7, #24]
 8003ca8:	3304      	adds	r3, #4
 8003caa:	429a      	cmp	r2, r3
 8003cac:	d103      	bne.n	8003cb6 <xTaskIncrementTick+0xda>
 8003cae:	69bb      	ldr	r3, [r7, #24]
 8003cb0:	68da      	ldr	r2, [r3, #12]
 8003cb2:	693b      	ldr	r3, [r7, #16]
 8003cb4:	605a      	str	r2, [r3, #4]
 8003cb6:	69bb      	ldr	r3, [r7, #24]
 8003cb8:	2200      	movs	r2, #0
 8003cba:	615a      	str	r2, [r3, #20]
 8003cbc:	693b      	ldr	r3, [r7, #16]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	1e5a      	subs	r2, r3, #1
 8003cc2:	693b      	ldr	r3, [r7, #16]
 8003cc4:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003cc6:	69bb      	ldr	r3, [r7, #24]
 8003cc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d01e      	beq.n	8003d0c <xTaskIncrementTick+0x130>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8003cce:	69bb      	ldr	r3, [r7, #24]
 8003cd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cd2:	60fb      	str	r3, [r7, #12]
 8003cd4:	69bb      	ldr	r3, [r7, #24]
 8003cd6:	69db      	ldr	r3, [r3, #28]
 8003cd8:	69ba      	ldr	r2, [r7, #24]
 8003cda:	6a12      	ldr	r2, [r2, #32]
 8003cdc:	609a      	str	r2, [r3, #8]
 8003cde:	69bb      	ldr	r3, [r7, #24]
 8003ce0:	6a1b      	ldr	r3, [r3, #32]
 8003ce2:	69ba      	ldr	r2, [r7, #24]
 8003ce4:	69d2      	ldr	r2, [r2, #28]
 8003ce6:	605a      	str	r2, [r3, #4]
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	685a      	ldr	r2, [r3, #4]
 8003cec:	69bb      	ldr	r3, [r7, #24]
 8003cee:	3318      	adds	r3, #24
 8003cf0:	429a      	cmp	r2, r3
 8003cf2:	d103      	bne.n	8003cfc <xTaskIncrementTick+0x120>
 8003cf4:	69bb      	ldr	r3, [r7, #24]
 8003cf6:	6a1a      	ldr	r2, [r3, #32]
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	605a      	str	r2, [r3, #4]
 8003cfc:	69bb      	ldr	r3, [r7, #24]
 8003cfe:	2200      	movs	r2, #0
 8003d00:	629a      	str	r2, [r3, #40]	@ 0x28
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	1e5a      	subs	r2, r3, #1
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8003d0c:	69bb      	ldr	r3, [r7, #24]
 8003d0e:	4618      	mov	r0, r3
 8003d10:	f003 f93a 	bl	8006f88 <SEGGER_SYSVIEW_OnTaskStartReady>
 8003d14:	69bb      	ldr	r3, [r7, #24]
 8003d16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d18:	4b3d      	ldr	r3, [pc, #244]	@ (8003e10 <xTaskIncrementTick+0x234>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	429a      	cmp	r2, r3
 8003d1e:	d903      	bls.n	8003d28 <xTaskIncrementTick+0x14c>
 8003d20:	69bb      	ldr	r3, [r7, #24]
 8003d22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d24:	4a3a      	ldr	r2, [pc, #232]	@ (8003e10 <xTaskIncrementTick+0x234>)
 8003d26:	6013      	str	r3, [r2, #0]
 8003d28:	69bb      	ldr	r3, [r7, #24]
 8003d2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d2c:	4939      	ldr	r1, [pc, #228]	@ (8003e14 <xTaskIncrementTick+0x238>)
 8003d2e:	4613      	mov	r3, r2
 8003d30:	009b      	lsls	r3, r3, #2
 8003d32:	4413      	add	r3, r2
 8003d34:	009b      	lsls	r3, r3, #2
 8003d36:	440b      	add	r3, r1
 8003d38:	3304      	adds	r3, #4
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	60bb      	str	r3, [r7, #8]
 8003d3e:	69bb      	ldr	r3, [r7, #24]
 8003d40:	68ba      	ldr	r2, [r7, #8]
 8003d42:	609a      	str	r2, [r3, #8]
 8003d44:	68bb      	ldr	r3, [r7, #8]
 8003d46:	689a      	ldr	r2, [r3, #8]
 8003d48:	69bb      	ldr	r3, [r7, #24]
 8003d4a:	60da      	str	r2, [r3, #12]
 8003d4c:	68bb      	ldr	r3, [r7, #8]
 8003d4e:	689b      	ldr	r3, [r3, #8]
 8003d50:	69ba      	ldr	r2, [r7, #24]
 8003d52:	3204      	adds	r2, #4
 8003d54:	605a      	str	r2, [r3, #4]
 8003d56:	69bb      	ldr	r3, [r7, #24]
 8003d58:	1d1a      	adds	r2, r3, #4
 8003d5a:	68bb      	ldr	r3, [r7, #8]
 8003d5c:	609a      	str	r2, [r3, #8]
 8003d5e:	69bb      	ldr	r3, [r7, #24]
 8003d60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d62:	4613      	mov	r3, r2
 8003d64:	009b      	lsls	r3, r3, #2
 8003d66:	4413      	add	r3, r2
 8003d68:	009b      	lsls	r3, r3, #2
 8003d6a:	4a2a      	ldr	r2, [pc, #168]	@ (8003e14 <xTaskIncrementTick+0x238>)
 8003d6c:	441a      	add	r2, r3
 8003d6e:	69bb      	ldr	r3, [r7, #24]
 8003d70:	615a      	str	r2, [r3, #20]
 8003d72:	69bb      	ldr	r3, [r7, #24]
 8003d74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d76:	4927      	ldr	r1, [pc, #156]	@ (8003e14 <xTaskIncrementTick+0x238>)
 8003d78:	4613      	mov	r3, r2
 8003d7a:	009b      	lsls	r3, r3, #2
 8003d7c:	4413      	add	r3, r2
 8003d7e:	009b      	lsls	r3, r3, #2
 8003d80:	440b      	add	r3, r1
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	69ba      	ldr	r2, [r7, #24]
 8003d86:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003d88:	1c59      	adds	r1, r3, #1
 8003d8a:	4822      	ldr	r0, [pc, #136]	@ (8003e14 <xTaskIncrementTick+0x238>)
 8003d8c:	4613      	mov	r3, r2
 8003d8e:	009b      	lsls	r3, r3, #2
 8003d90:	4413      	add	r3, r2
 8003d92:	009b      	lsls	r3, r3, #2
 8003d94:	4403      	add	r3, r0
 8003d96:	6019      	str	r1, [r3, #0]
                             * task.
                             * The case of equal priority tasks sharing
                             * processing time (which happens when both
                             * preemption and time slicing are on) is
                             * handled below.*/
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003d98:	69bb      	ldr	r3, [r7, #24]
 8003d9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d9c:	4b1e      	ldr	r3, [pc, #120]	@ (8003e18 <xTaskIncrementTick+0x23c>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003da2:	429a      	cmp	r2, r3
 8003da4:	f67f af56 	bls.w	8003c54 <xTaskIncrementTick+0x78>
                            {
                                xSwitchRequired = pdTRUE;
 8003da8:	2301      	movs	r3, #1
 8003daa:	627b      	str	r3, [r7, #36]	@ 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003dac:	e752      	b.n	8003c54 <xTaskIncrementTick+0x78>
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > 1U )
 8003dae:	4b1a      	ldr	r3, [pc, #104]	@ (8003e18 <xTaskIncrementTick+0x23c>)
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003db4:	4917      	ldr	r1, [pc, #92]	@ (8003e14 <xTaskIncrementTick+0x238>)
 8003db6:	4613      	mov	r3, r2
 8003db8:	009b      	lsls	r3, r3, #2
 8003dba:	4413      	add	r3, r2
 8003dbc:	009b      	lsls	r3, r3, #2
 8003dbe:	440b      	add	r3, r1
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	2b01      	cmp	r3, #1
 8003dc4:	d901      	bls.n	8003dca <xTaskIncrementTick+0x1ee>
                {
                    xSwitchRequired = pdTRUE;
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	627b      	str	r3, [r7, #36]	@ 0x24
        #if ( configUSE_PREEMPTION == 1 )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                /* For single core the core ID is always 0. */
                if( xYieldPendings[ 0 ] != pdFALSE )
 8003dca:	4b14      	ldr	r3, [pc, #80]	@ (8003e1c <xTaskIncrementTick+0x240>)
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d007      	beq.n	8003de2 <xTaskIncrementTick+0x206>
                {
                    xSwitchRequired = pdTRUE;
 8003dd2:	2301      	movs	r3, #1
 8003dd4:	627b      	str	r3, [r7, #36]	@ 0x24
 8003dd6:	e004      	b.n	8003de2 <xTaskIncrementTick+0x206>
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    else
    {
        xPendedTicks += 1U;
 8003dd8:	4b11      	ldr	r3, [pc, #68]	@ (8003e20 <xTaskIncrementTick+0x244>)
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	3301      	adds	r3, #1
 8003dde:	4a10      	ldr	r2, [pc, #64]	@ (8003e20 <xTaskIncrementTick+0x244>)
 8003de0:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    traceRETURN_xTaskIncrementTick( xSwitchRequired );
 8003de2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003de4:	4619      	mov	r1, r3
 8003de6:	20db      	movs	r0, #219	@ 0xdb
 8003de8:	f002 ffd6 	bl	8006d98 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xSwitchRequired;
 8003dec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8003dee:	4618      	mov	r0, r3
 8003df0:	3728      	adds	r7, #40	@ 0x28
 8003df2:	46bd      	mov	sp, r7
 8003df4:	bd80      	pop	{r7, pc}
 8003df6:	bf00      	nop
 8003df8:	200012fc 	.word	0x200012fc
 8003dfc:	200012d8 	.word	0x200012d8
 8003e00:	2000128c 	.word	0x2000128c
 8003e04:	20001290 	.word	0x20001290
 8003e08:	200012ec 	.word	0x200012ec
 8003e0c:	200012f4 	.word	0x200012f4
 8003e10:	200012dc 	.word	0x200012dc
 8003e14:	20000e04 	.word	0x20000e04
 8003e18:	20000e00 	.word	0x20000e00
 8003e1c:	200012e8 	.word	0x200012e8
 8003e20:	200012e4 	.word	0x200012e4

08003e24 <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )
    void vTaskSwitchContext( void )
    {
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b084      	sub	sp, #16
 8003e28:	af00      	add	r7, sp, #0
        traceENTER_vTaskSwitchContext();

        if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 8003e2a:	4b31      	ldr	r3, [pc, #196]	@ (8003ef0 <vTaskSwitchContext+0xcc>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d003      	beq.n	8003e3a <vTaskSwitchContext+0x16>
        {
            /* The scheduler is currently suspended - do not allow a context
             * switch. */
            xYieldPendings[ 0 ] = pdTRUE;
 8003e32:	4b30      	ldr	r3, [pc, #192]	@ (8003ef4 <vTaskSwitchContext+0xd0>)
 8003e34:	2201      	movs	r2, #1
 8003e36:	601a      	str	r2, [r3, #0]
            }
            #endif
        }

        traceRETURN_vTaskSwitchContext();
    }
 8003e38:	e056      	b.n	8003ee8 <vTaskSwitchContext+0xc4>
            xYieldPendings[ 0 ] = pdFALSE;
 8003e3a:	4b2e      	ldr	r3, [pc, #184]	@ (8003ef4 <vTaskSwitchContext+0xd0>)
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	601a      	str	r2, [r3, #0]
            taskSELECT_HIGHEST_PRIORITY_TASK();
 8003e40:	4b2d      	ldr	r3, [pc, #180]	@ (8003ef8 <vTaskSwitchContext+0xd4>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	60fb      	str	r3, [r7, #12]
 8003e46:	e011      	b.n	8003e6c <vTaskSwitchContext+0x48>
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d10b      	bne.n	8003e66 <vTaskSwitchContext+0x42>
    __asm volatile
 8003e4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e52:	f383 8811 	msr	BASEPRI, r3
 8003e56:	f3bf 8f6f 	isb	sy
 8003e5a:	f3bf 8f4f 	dsb	sy
 8003e5e:	607b      	str	r3, [r7, #4]
}
 8003e60:	bf00      	nop
 8003e62:	bf00      	nop
 8003e64:	e7fd      	b.n	8003e62 <vTaskSwitchContext+0x3e>
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	3b01      	subs	r3, #1
 8003e6a:	60fb      	str	r3, [r7, #12]
 8003e6c:	4923      	ldr	r1, [pc, #140]	@ (8003efc <vTaskSwitchContext+0xd8>)
 8003e6e:	68fa      	ldr	r2, [r7, #12]
 8003e70:	4613      	mov	r3, r2
 8003e72:	009b      	lsls	r3, r3, #2
 8003e74:	4413      	add	r3, r2
 8003e76:	009b      	lsls	r3, r3, #2
 8003e78:	440b      	add	r3, r1
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d0e3      	beq.n	8003e48 <vTaskSwitchContext+0x24>
 8003e80:	68fa      	ldr	r2, [r7, #12]
 8003e82:	4613      	mov	r3, r2
 8003e84:	009b      	lsls	r3, r3, #2
 8003e86:	4413      	add	r3, r2
 8003e88:	009b      	lsls	r3, r3, #2
 8003e8a:	4a1c      	ldr	r2, [pc, #112]	@ (8003efc <vTaskSwitchContext+0xd8>)
 8003e8c:	4413      	add	r3, r2
 8003e8e:	60bb      	str	r3, [r7, #8]
 8003e90:	68bb      	ldr	r3, [r7, #8]
 8003e92:	685b      	ldr	r3, [r3, #4]
 8003e94:	685a      	ldr	r2, [r3, #4]
 8003e96:	68bb      	ldr	r3, [r7, #8]
 8003e98:	605a      	str	r2, [r3, #4]
 8003e9a:	68bb      	ldr	r3, [r7, #8]
 8003e9c:	685a      	ldr	r2, [r3, #4]
 8003e9e:	68bb      	ldr	r3, [r7, #8]
 8003ea0:	3308      	adds	r3, #8
 8003ea2:	429a      	cmp	r2, r3
 8003ea4:	d103      	bne.n	8003eae <vTaskSwitchContext+0x8a>
 8003ea6:	68bb      	ldr	r3, [r7, #8]
 8003ea8:	68da      	ldr	r2, [r3, #12]
 8003eaa:	68bb      	ldr	r3, [r7, #8]
 8003eac:	605a      	str	r2, [r3, #4]
 8003eae:	68bb      	ldr	r3, [r7, #8]
 8003eb0:	685b      	ldr	r3, [r3, #4]
 8003eb2:	68db      	ldr	r3, [r3, #12]
 8003eb4:	4a12      	ldr	r2, [pc, #72]	@ (8003f00 <vTaskSwitchContext+0xdc>)
 8003eb6:	6013      	str	r3, [r2, #0]
 8003eb8:	4a0f      	ldr	r2, [pc, #60]	@ (8003ef8 <vTaskSwitchContext+0xd4>)
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	6013      	str	r3, [r2, #0]
            traceTASK_SWITCHED_IN();
 8003ebe:	4b10      	ldr	r3, [pc, #64]	@ (8003f00 <vTaskSwitchContext+0xdc>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	3334      	adds	r3, #52	@ 0x34
 8003ec4:	2205      	movs	r2, #5
 8003ec6:	490f      	ldr	r1, [pc, #60]	@ (8003f04 <vTaskSwitchContext+0xe0>)
 8003ec8:	4618      	mov	r0, r3
 8003eca:	f003 facf 	bl	800746c <memcmp>
 8003ece:	4603      	mov	r3, r0
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d005      	beq.n	8003ee0 <vTaskSwitchContext+0xbc>
 8003ed4:	4b0a      	ldr	r3, [pc, #40]	@ (8003f00 <vTaskSwitchContext+0xdc>)
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4618      	mov	r0, r3
 8003eda:	f003 f813 	bl	8006f04 <SEGGER_SYSVIEW_OnTaskStartExec>
 8003ede:	e001      	b.n	8003ee4 <vTaskSwitchContext+0xc0>
 8003ee0:	f002 ffb2 	bl	8006e48 <SEGGER_SYSVIEW_OnIdle>
            portTASK_SWITCH_HOOK( pxCurrentTCB );
 8003ee4:	4b06      	ldr	r3, [pc, #24]	@ (8003f00 <vTaskSwitchContext+0xdc>)
 8003ee6:	681b      	ldr	r3, [r3, #0]
    }
 8003ee8:	bf00      	nop
 8003eea:	3710      	adds	r7, #16
 8003eec:	46bd      	mov	sp, r7
 8003eee:	bd80      	pop	{r7, pc}
 8003ef0:	200012fc 	.word	0x200012fc
 8003ef4:	200012e8 	.word	0x200012e8
 8003ef8:	200012dc 	.word	0x200012dc
 8003efc:	20000e04 	.word	0x20000e04
 8003f00:	20000e00 	.word	0x20000e00
 8003f04:	08007e44 	.word	0x08007e44

08003f08 <vTaskPlaceOnEventList>:
#endif /* if ( configNUMBER_OF_CORES > 1 ) */
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b084      	sub	sp, #16
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
 8003f10:	6039      	str	r1, [r7, #0]
    traceENTER_vTaskPlaceOnEventList( pxEventList, xTicksToWait );

    configASSERT( pxEventList );
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d10b      	bne.n	8003f30 <vTaskPlaceOnEventList+0x28>
    __asm volatile
 8003f18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f1c:	f383 8811 	msr	BASEPRI, r3
 8003f20:	f3bf 8f6f 	isb	sy
 8003f24:	f3bf 8f4f 	dsb	sy
 8003f28:	60fb      	str	r3, [r7, #12]
}
 8003f2a:	bf00      	nop
 8003f2c:	bf00      	nop
 8003f2e:	e7fd      	b.n	8003f2c <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003f30:	4b08      	ldr	r3, [pc, #32]	@ (8003f54 <vTaskPlaceOnEventList+0x4c>)
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	3318      	adds	r3, #24
 8003f36:	4619      	mov	r1, r3
 8003f38:	6878      	ldr	r0, [r7, #4]
 8003f3a:	f7fe f8b4 	bl	80020a6 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003f3e:	2101      	movs	r1, #1
 8003f40:	6838      	ldr	r0, [r7, #0]
 8003f42:	f000 fd03 	bl	800494c <prvAddCurrentTaskToDelayedList>

    traceRETURN_vTaskPlaceOnEventList();
 8003f46:	20e1      	movs	r0, #225	@ 0xe1
 8003f48:	f002 feea 	bl	8006d20 <SEGGER_SYSVIEW_RecordEndCall>
}
 8003f4c:	bf00      	nop
 8003f4e:	3710      	adds	r7, #16
 8003f50:	46bd      	mov	sp, r7
 8003f52:	bd80      	pop	{r7, pc}
 8003f54:	20000e00 	.word	0x20000e00

08003f58 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	b086      	sub	sp, #24
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	60f8      	str	r0, [r7, #12]
 8003f60:	60b9      	str	r1, [r7, #8]
 8003f62:	607a      	str	r2, [r7, #4]
        traceENTER_vTaskPlaceOnEventListRestricted( pxEventList, xTicksToWait, xWaitIndefinitely );

        configASSERT( pxEventList );
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d10b      	bne.n	8003f82 <vTaskPlaceOnEventListRestricted+0x2a>
    __asm volatile
 8003f6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f6e:	f383 8811 	msr	BASEPRI, r3
 8003f72:	f3bf 8f6f 	isb	sy
 8003f76:	f3bf 8f4f 	dsb	sy
 8003f7a:	613b      	str	r3, [r7, #16]
}
 8003f7c:	bf00      	nop
 8003f7e:	bf00      	nop
 8003f80:	e7fd      	b.n	8003f7e <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	685b      	ldr	r3, [r3, #4]
 8003f86:	617b      	str	r3, [r7, #20]
 8003f88:	4b17      	ldr	r3, [pc, #92]	@ (8003fe8 <vTaskPlaceOnEventListRestricted+0x90>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	697a      	ldr	r2, [r7, #20]
 8003f8e:	61da      	str	r2, [r3, #28]
 8003f90:	4b15      	ldr	r3, [pc, #84]	@ (8003fe8 <vTaskPlaceOnEventListRestricted+0x90>)
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	697a      	ldr	r2, [r7, #20]
 8003f96:	6892      	ldr	r2, [r2, #8]
 8003f98:	621a      	str	r2, [r3, #32]
 8003f9a:	4b13      	ldr	r3, [pc, #76]	@ (8003fe8 <vTaskPlaceOnEventListRestricted+0x90>)
 8003f9c:	681a      	ldr	r2, [r3, #0]
 8003f9e:	697b      	ldr	r3, [r7, #20]
 8003fa0:	689b      	ldr	r3, [r3, #8]
 8003fa2:	3218      	adds	r2, #24
 8003fa4:	605a      	str	r2, [r3, #4]
 8003fa6:	4b10      	ldr	r3, [pc, #64]	@ (8003fe8 <vTaskPlaceOnEventListRestricted+0x90>)
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f103 0218 	add.w	r2, r3, #24
 8003fae:	697b      	ldr	r3, [r7, #20]
 8003fb0:	609a      	str	r2, [r3, #8]
 8003fb2:	4b0d      	ldr	r3, [pc, #52]	@ (8003fe8 <vTaskPlaceOnEventListRestricted+0x90>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	68fa      	ldr	r2, [r7, #12]
 8003fb8:	629a      	str	r2, [r3, #40]	@ 0x28
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	1c5a      	adds	r2, r3, #1
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d002      	beq.n	8003fd0 <vTaskPlaceOnEventListRestricted+0x78>
        {
            xTicksToWait = portMAX_DELAY;
 8003fca:	f04f 33ff 	mov.w	r3, #4294967295
 8003fce:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003fd0:	6879      	ldr	r1, [r7, #4]
 8003fd2:	68b8      	ldr	r0, [r7, #8]
 8003fd4:	f000 fcba 	bl	800494c <prvAddCurrentTaskToDelayedList>

        traceRETURN_vTaskPlaceOnEventListRestricted();
 8003fd8:	20e3      	movs	r0, #227	@ 0xe3
 8003fda:	f002 fea1 	bl	8006d20 <SEGGER_SYSVIEW_RecordEndCall>
    }
 8003fde:	bf00      	nop
 8003fe0:	3718      	adds	r7, #24
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	bd80      	pop	{r7, pc}
 8003fe6:	bf00      	nop
 8003fe8:	20000e00 	.word	0x20000e00

08003fec <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b08a      	sub	sp, #40	@ 0x28
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    /* MISRA Ref 11.5.3 [Void pointer assignment] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
    /* coverity[misra_c_2012_rule_11_5_violation] */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	68db      	ldr	r3, [r3, #12]
 8003ff8:	68db      	ldr	r3, [r3, #12]
 8003ffa:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 8003ffc:	6a3b      	ldr	r3, [r7, #32]
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d10b      	bne.n	800401a <xTaskRemoveFromEventList+0x2e>
    __asm volatile
 8004002:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004006:	f383 8811 	msr	BASEPRI, r3
 800400a:	f3bf 8f6f 	isb	sy
 800400e:	f3bf 8f4f 	dsb	sy
 8004012:	60fb      	str	r3, [r7, #12]
}
 8004014:	bf00      	nop
 8004016:	bf00      	nop
 8004018:	e7fd      	b.n	8004016 <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 800401a:	6a3b      	ldr	r3, [r7, #32]
 800401c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800401e:	61fb      	str	r3, [r7, #28]
 8004020:	6a3b      	ldr	r3, [r7, #32]
 8004022:	69db      	ldr	r3, [r3, #28]
 8004024:	6a3a      	ldr	r2, [r7, #32]
 8004026:	6a12      	ldr	r2, [r2, #32]
 8004028:	609a      	str	r2, [r3, #8]
 800402a:	6a3b      	ldr	r3, [r7, #32]
 800402c:	6a1b      	ldr	r3, [r3, #32]
 800402e:	6a3a      	ldr	r2, [r7, #32]
 8004030:	69d2      	ldr	r2, [r2, #28]
 8004032:	605a      	str	r2, [r3, #4]
 8004034:	69fb      	ldr	r3, [r7, #28]
 8004036:	685a      	ldr	r2, [r3, #4]
 8004038:	6a3b      	ldr	r3, [r7, #32]
 800403a:	3318      	adds	r3, #24
 800403c:	429a      	cmp	r2, r3
 800403e:	d103      	bne.n	8004048 <xTaskRemoveFromEventList+0x5c>
 8004040:	6a3b      	ldr	r3, [r7, #32]
 8004042:	6a1a      	ldr	r2, [r3, #32]
 8004044:	69fb      	ldr	r3, [r7, #28]
 8004046:	605a      	str	r2, [r3, #4]
 8004048:	6a3b      	ldr	r3, [r7, #32]
 800404a:	2200      	movs	r2, #0
 800404c:	629a      	str	r2, [r3, #40]	@ 0x28
 800404e:	69fb      	ldr	r3, [r7, #28]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	1e5a      	subs	r2, r3, #1
 8004054:	69fb      	ldr	r3, [r7, #28]
 8004056:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8004058:	4b4f      	ldr	r3, [pc, #316]	@ (8004198 <xTaskRemoveFromEventList+0x1ac>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	2b00      	cmp	r3, #0
 800405e:	d165      	bne.n	800412c <xTaskRemoveFromEventList+0x140>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8004060:	6a3b      	ldr	r3, [r7, #32]
 8004062:	695b      	ldr	r3, [r3, #20]
 8004064:	617b      	str	r3, [r7, #20]
 8004066:	6a3b      	ldr	r3, [r7, #32]
 8004068:	689b      	ldr	r3, [r3, #8]
 800406a:	6a3a      	ldr	r2, [r7, #32]
 800406c:	68d2      	ldr	r2, [r2, #12]
 800406e:	609a      	str	r2, [r3, #8]
 8004070:	6a3b      	ldr	r3, [r7, #32]
 8004072:	68db      	ldr	r3, [r3, #12]
 8004074:	6a3a      	ldr	r2, [r7, #32]
 8004076:	6892      	ldr	r2, [r2, #8]
 8004078:	605a      	str	r2, [r3, #4]
 800407a:	697b      	ldr	r3, [r7, #20]
 800407c:	685a      	ldr	r2, [r3, #4]
 800407e:	6a3b      	ldr	r3, [r7, #32]
 8004080:	3304      	adds	r3, #4
 8004082:	429a      	cmp	r2, r3
 8004084:	d103      	bne.n	800408e <xTaskRemoveFromEventList+0xa2>
 8004086:	6a3b      	ldr	r3, [r7, #32]
 8004088:	68da      	ldr	r2, [r3, #12]
 800408a:	697b      	ldr	r3, [r7, #20]
 800408c:	605a      	str	r2, [r3, #4]
 800408e:	6a3b      	ldr	r3, [r7, #32]
 8004090:	2200      	movs	r2, #0
 8004092:	615a      	str	r2, [r3, #20]
 8004094:	697b      	ldr	r3, [r7, #20]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	1e5a      	subs	r2, r3, #1
 800409a:	697b      	ldr	r3, [r7, #20]
 800409c:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 800409e:	6a3b      	ldr	r3, [r7, #32]
 80040a0:	4618      	mov	r0, r3
 80040a2:	f002 ff71 	bl	8006f88 <SEGGER_SYSVIEW_OnTaskStartReady>
 80040a6:	6a3b      	ldr	r3, [r7, #32]
 80040a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80040aa:	4b3c      	ldr	r3, [pc, #240]	@ (800419c <xTaskRemoveFromEventList+0x1b0>)
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	429a      	cmp	r2, r3
 80040b0:	d903      	bls.n	80040ba <xTaskRemoveFromEventList+0xce>
 80040b2:	6a3b      	ldr	r3, [r7, #32]
 80040b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040b6:	4a39      	ldr	r2, [pc, #228]	@ (800419c <xTaskRemoveFromEventList+0x1b0>)
 80040b8:	6013      	str	r3, [r2, #0]
 80040ba:	6a3b      	ldr	r3, [r7, #32]
 80040bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80040be:	4938      	ldr	r1, [pc, #224]	@ (80041a0 <xTaskRemoveFromEventList+0x1b4>)
 80040c0:	4613      	mov	r3, r2
 80040c2:	009b      	lsls	r3, r3, #2
 80040c4:	4413      	add	r3, r2
 80040c6:	009b      	lsls	r3, r3, #2
 80040c8:	440b      	add	r3, r1
 80040ca:	3304      	adds	r3, #4
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	613b      	str	r3, [r7, #16]
 80040d0:	6a3b      	ldr	r3, [r7, #32]
 80040d2:	693a      	ldr	r2, [r7, #16]
 80040d4:	609a      	str	r2, [r3, #8]
 80040d6:	693b      	ldr	r3, [r7, #16]
 80040d8:	689a      	ldr	r2, [r3, #8]
 80040da:	6a3b      	ldr	r3, [r7, #32]
 80040dc:	60da      	str	r2, [r3, #12]
 80040de:	693b      	ldr	r3, [r7, #16]
 80040e0:	689b      	ldr	r3, [r3, #8]
 80040e2:	6a3a      	ldr	r2, [r7, #32]
 80040e4:	3204      	adds	r2, #4
 80040e6:	605a      	str	r2, [r3, #4]
 80040e8:	6a3b      	ldr	r3, [r7, #32]
 80040ea:	1d1a      	adds	r2, r3, #4
 80040ec:	693b      	ldr	r3, [r7, #16]
 80040ee:	609a      	str	r2, [r3, #8]
 80040f0:	6a3b      	ldr	r3, [r7, #32]
 80040f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80040f4:	4613      	mov	r3, r2
 80040f6:	009b      	lsls	r3, r3, #2
 80040f8:	4413      	add	r3, r2
 80040fa:	009b      	lsls	r3, r3, #2
 80040fc:	4a28      	ldr	r2, [pc, #160]	@ (80041a0 <xTaskRemoveFromEventList+0x1b4>)
 80040fe:	441a      	add	r2, r3
 8004100:	6a3b      	ldr	r3, [r7, #32]
 8004102:	615a      	str	r2, [r3, #20]
 8004104:	6a3b      	ldr	r3, [r7, #32]
 8004106:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004108:	4925      	ldr	r1, [pc, #148]	@ (80041a0 <xTaskRemoveFromEventList+0x1b4>)
 800410a:	4613      	mov	r3, r2
 800410c:	009b      	lsls	r3, r3, #2
 800410e:	4413      	add	r3, r2
 8004110:	009b      	lsls	r3, r3, #2
 8004112:	440b      	add	r3, r1
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	6a3a      	ldr	r2, [r7, #32]
 8004118:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800411a:	1c59      	adds	r1, r3, #1
 800411c:	4820      	ldr	r0, [pc, #128]	@ (80041a0 <xTaskRemoveFromEventList+0x1b4>)
 800411e:	4613      	mov	r3, r2
 8004120:	009b      	lsls	r3, r3, #2
 8004122:	4413      	add	r3, r2
 8004124:	009b      	lsls	r3, r3, #2
 8004126:	4403      	add	r3, r0
 8004128:	6019      	str	r1, [r3, #0]
 800412a:	e01b      	b.n	8004164 <xTaskRemoveFromEventList+0x178>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800412c:	4b1d      	ldr	r3, [pc, #116]	@ (80041a4 <xTaskRemoveFromEventList+0x1b8>)
 800412e:	685b      	ldr	r3, [r3, #4]
 8004130:	61bb      	str	r3, [r7, #24]
 8004132:	6a3b      	ldr	r3, [r7, #32]
 8004134:	69ba      	ldr	r2, [r7, #24]
 8004136:	61da      	str	r2, [r3, #28]
 8004138:	69bb      	ldr	r3, [r7, #24]
 800413a:	689a      	ldr	r2, [r3, #8]
 800413c:	6a3b      	ldr	r3, [r7, #32]
 800413e:	621a      	str	r2, [r3, #32]
 8004140:	69bb      	ldr	r3, [r7, #24]
 8004142:	689b      	ldr	r3, [r3, #8]
 8004144:	6a3a      	ldr	r2, [r7, #32]
 8004146:	3218      	adds	r2, #24
 8004148:	605a      	str	r2, [r3, #4]
 800414a:	6a3b      	ldr	r3, [r7, #32]
 800414c:	f103 0218 	add.w	r2, r3, #24
 8004150:	69bb      	ldr	r3, [r7, #24]
 8004152:	609a      	str	r2, [r3, #8]
 8004154:	6a3b      	ldr	r3, [r7, #32]
 8004156:	4a13      	ldr	r2, [pc, #76]	@ (80041a4 <xTaskRemoveFromEventList+0x1b8>)
 8004158:	629a      	str	r2, [r3, #40]	@ 0x28
 800415a:	4b12      	ldr	r3, [pc, #72]	@ (80041a4 <xTaskRemoveFromEventList+0x1b8>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	3301      	adds	r3, #1
 8004160:	4a10      	ldr	r2, [pc, #64]	@ (80041a4 <xTaskRemoveFromEventList+0x1b8>)
 8004162:	6013      	str	r3, [r2, #0]
    }

    #if ( configNUMBER_OF_CORES == 1 )
    {
        if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004164:	6a3b      	ldr	r3, [r7, #32]
 8004166:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004168:	4b0f      	ldr	r3, [pc, #60]	@ (80041a8 <xTaskRemoveFromEventList+0x1bc>)
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800416e:	429a      	cmp	r2, r3
 8004170:	d905      	bls.n	800417e <xTaskRemoveFromEventList+0x192>
        {
            /* Return true if the task removed from the event list has a higher
             * priority than the calling task.  This allows the calling task to know if
             * it should force a context switch now. */
            xReturn = pdTRUE;
 8004172:	2301      	movs	r3, #1
 8004174:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Mark that a yield is pending in case the user is not using the
             * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
            xYieldPendings[ 0 ] = pdTRUE;
 8004176:	4b0d      	ldr	r3, [pc, #52]	@ (80041ac <xTaskRemoveFromEventList+0x1c0>)
 8004178:	2201      	movs	r2, #1
 800417a:	601a      	str	r2, [r3, #0]
 800417c:	e001      	b.n	8004182 <xTaskRemoveFromEventList+0x196>
        }
        else
        {
            xReturn = pdFALSE;
 800417e:	2300      	movs	r3, #0
 8004180:	627b      	str	r3, [r7, #36]	@ 0x24
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_xTaskRemoveFromEventList( xReturn );
 8004182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004184:	4619      	mov	r1, r3
 8004186:	20e4      	movs	r0, #228	@ 0xe4
 8004188:	f002 fe06 	bl	8006d98 <SEGGER_SYSVIEW_RecordEndCallU32>
    return xReturn;
 800418c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800418e:	4618      	mov	r0, r3
 8004190:	3728      	adds	r7, #40	@ 0x28
 8004192:	46bd      	mov	sp, r7
 8004194:	bd80      	pop	{r7, pc}
 8004196:	bf00      	nop
 8004198:	200012fc 	.word	0x200012fc
 800419c:	200012dc 	.word	0x200012dc
 80041a0:	20000e04 	.word	0x20000e04
 80041a4:	20001294 	.word	0x20001294
 80041a8:	20000e00 	.word	0x20000e00
 80041ac:	200012e8 	.word	0x200012e8

080041b0 <vTaskInternalSetTimeOutState>:
    traceRETURN_vTaskSetTimeOutState();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b082      	sub	sp, #8
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
    traceENTER_vTaskInternalSetTimeOutState( pxTimeOut );

    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 80041b8:	4b07      	ldr	r3, [pc, #28]	@ (80041d8 <vTaskInternalSetTimeOutState+0x28>)
 80041ba:	681a      	ldr	r2, [r3, #0]
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 80041c0:	4b06      	ldr	r3, [pc, #24]	@ (80041dc <vTaskInternalSetTimeOutState+0x2c>)
 80041c2:	681a      	ldr	r2, [r3, #0]
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	605a      	str	r2, [r3, #4]

    traceRETURN_vTaskInternalSetTimeOutState();
 80041c8:	20e7      	movs	r0, #231	@ 0xe7
 80041ca:	f002 fda9 	bl	8006d20 <SEGGER_SYSVIEW_RecordEndCall>
}
 80041ce:	bf00      	nop
 80041d0:	3708      	adds	r7, #8
 80041d2:	46bd      	mov	sp, r7
 80041d4:	bd80      	pop	{r7, pc}
 80041d6:	bf00      	nop
 80041d8:	200012ec 	.word	0x200012ec
 80041dc:	200012d8 	.word	0x200012d8

080041e0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	b088      	sub	sp, #32
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
 80041e8:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    traceENTER_xTaskCheckForTimeOut( pxTimeOut, pxTicksToWait );

    configASSERT( pxTimeOut );
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d10b      	bne.n	8004208 <xTaskCheckForTimeOut+0x28>
    __asm volatile
 80041f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041f4:	f383 8811 	msr	BASEPRI, r3
 80041f8:	f3bf 8f6f 	isb	sy
 80041fc:	f3bf 8f4f 	dsb	sy
 8004200:	613b      	str	r3, [r7, #16]
}
 8004202:	bf00      	nop
 8004204:	bf00      	nop
 8004206:	e7fd      	b.n	8004204 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 8004208:	683b      	ldr	r3, [r7, #0]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d10b      	bne.n	8004226 <xTaskCheckForTimeOut+0x46>
    __asm volatile
 800420e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004212:	f383 8811 	msr	BASEPRI, r3
 8004216:	f3bf 8f6f 	isb	sy
 800421a:	f3bf 8f4f 	dsb	sy
 800421e:	60fb      	str	r3, [r7, #12]
}
 8004220:	bf00      	nop
 8004222:	bf00      	nop
 8004224:	e7fd      	b.n	8004222 <xTaskCheckForTimeOut+0x42>

    taskENTER_CRITICAL();
 8004226:	f001 f81f 	bl	8005268 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 800422a:	4b21      	ldr	r3, [pc, #132]	@ (80042b0 <xTaskCheckForTimeOut+0xd0>)
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	685b      	ldr	r3, [r3, #4]
 8004234:	69ba      	ldr	r2, [r7, #24]
 8004236:	1ad3      	subs	r3, r2, r3
 8004238:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004242:	d102      	bne.n	800424a <xTaskCheckForTimeOut+0x6a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8004244:	2300      	movs	r3, #0
 8004246:	61fb      	str	r3, [r7, #28]
 8004248:	e026      	b.n	8004298 <xTaskCheckForTimeOut+0xb8>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) )
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681a      	ldr	r2, [r3, #0]
 800424e:	4b19      	ldr	r3, [pc, #100]	@ (80042b4 <xTaskCheckForTimeOut+0xd4>)
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	429a      	cmp	r2, r3
 8004254:	d00a      	beq.n	800426c <xTaskCheckForTimeOut+0x8c>
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	685b      	ldr	r3, [r3, #4]
 800425a:	69ba      	ldr	r2, [r7, #24]
 800425c:	429a      	cmp	r2, r3
 800425e:	d305      	bcc.n	800426c <xTaskCheckForTimeOut+0x8c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8004260:	2301      	movs	r3, #1
 8004262:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	2200      	movs	r2, #0
 8004268:	601a      	str	r2, [r3, #0]
 800426a:	e015      	b.n	8004298 <xTaskCheckForTimeOut+0xb8>
        }
        else if( xElapsedTime < *pxTicksToWait )
 800426c:	683b      	ldr	r3, [r7, #0]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	697a      	ldr	r2, [r7, #20]
 8004272:	429a      	cmp	r2, r3
 8004274:	d20b      	bcs.n	800428e <xTaskCheckForTimeOut+0xae>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8004276:	683b      	ldr	r3, [r7, #0]
 8004278:	681a      	ldr	r2, [r3, #0]
 800427a:	697b      	ldr	r3, [r7, #20]
 800427c:	1ad2      	subs	r2, r2, r3
 800427e:	683b      	ldr	r3, [r7, #0]
 8004280:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8004282:	6878      	ldr	r0, [r7, #4]
 8004284:	f7ff ff94 	bl	80041b0 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8004288:	2300      	movs	r3, #0
 800428a:	61fb      	str	r3, [r7, #28]
 800428c:	e004      	b.n	8004298 <xTaskCheckForTimeOut+0xb8>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 800428e:	683b      	ldr	r3, [r7, #0]
 8004290:	2200      	movs	r2, #0
 8004292:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8004294:	2301      	movs	r3, #1
 8004296:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8004298:	f001 f816 	bl	80052c8 <vPortExitCritical>

    traceRETURN_xTaskCheckForTimeOut( xReturn );
 800429c:	69fb      	ldr	r3, [r7, #28]
 800429e:	4619      	mov	r1, r3
 80042a0:	20e8      	movs	r0, #232	@ 0xe8
 80042a2:	f002 fd79 	bl	8006d98 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xReturn;
 80042a6:	69fb      	ldr	r3, [r7, #28]
}
 80042a8:	4618      	mov	r0, r3
 80042aa:	3720      	adds	r7, #32
 80042ac:	46bd      	mov	sp, r7
 80042ae:	bd80      	pop	{r7, pc}
 80042b0:	200012d8 	.word	0x200012d8
 80042b4:	200012ec 	.word	0x200012ec

080042b8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80042b8:	b580      	push	{r7, lr}
 80042ba:	af00      	add	r7, sp, #0
    traceENTER_vTaskMissedYield();

    /* Must be called from within a critical section. */
    xYieldPendings[ portGET_CORE_ID() ] = pdTRUE;
 80042bc:	4b03      	ldr	r3, [pc, #12]	@ (80042cc <vTaskMissedYield+0x14>)
 80042be:	2201      	movs	r2, #1
 80042c0:	601a      	str	r2, [r3, #0]

    traceRETURN_vTaskMissedYield();
 80042c2:	20e9      	movs	r0, #233	@ 0xe9
 80042c4:	f002 fd2c 	bl	8006d20 <SEGGER_SYSVIEW_RecordEndCall>
}
 80042c8:	bf00      	nop
 80042ca:	bd80      	pop	{r7, pc}
 80042cc:	200012e8 	.word	0x200012e8

080042d0 <prvIdleTask>:
 * void prvIdleTask( void *pvParameters );
 *
 */

static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b082      	sub	sp, #8
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]

    for( ; configCONTROL_INFINITE_LOOP(); )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 80042d8:	f000 f852 	bl	8004380 <prvCheckTasksWaitingTermination>
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains one more task than the
             * number of idle tasks, which is equal to the configured numbers of cores
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) configNUMBER_OF_CORES )
 80042dc:	4b06      	ldr	r3, [pc, #24]	@ (80042f8 <prvIdleTask+0x28>)
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	2b01      	cmp	r3, #1
 80042e2:	d9f9      	bls.n	80042d8 <prvIdleTask+0x8>
            {
                taskYIELD();
 80042e4:	4b05      	ldr	r3, [pc, #20]	@ (80042fc <prvIdleTask+0x2c>)
 80042e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80042ea:	601a      	str	r2, [r3, #0]
 80042ec:	f3bf 8f4f 	dsb	sy
 80042f0:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 80042f4:	e7f0      	b.n	80042d8 <prvIdleTask+0x8>
 80042f6:	bf00      	nop
 80042f8:	20000e04 	.word	0x20000e04
 80042fc:	e000ed04 	.word	0xe000ed04

08004300 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004300:	b580      	push	{r7, lr}
 8004302:	b082      	sub	sp, #8
 8004304:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004306:	2300      	movs	r3, #0
 8004308:	607b      	str	r3, [r7, #4]
 800430a:	e00c      	b.n	8004326 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800430c:	687a      	ldr	r2, [r7, #4]
 800430e:	4613      	mov	r3, r2
 8004310:	009b      	lsls	r3, r3, #2
 8004312:	4413      	add	r3, r2
 8004314:	009b      	lsls	r3, r3, #2
 8004316:	4a12      	ldr	r2, [pc, #72]	@ (8004360 <prvInitialiseTaskLists+0x60>)
 8004318:	4413      	add	r3, r2
 800431a:	4618      	mov	r0, r3
 800431c:	f7fd fe92 	bl	8002044 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	3301      	adds	r3, #1
 8004324:	607b      	str	r3, [r7, #4]
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	2b37      	cmp	r3, #55	@ 0x37
 800432a:	d9ef      	bls.n	800430c <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 800432c:	480d      	ldr	r0, [pc, #52]	@ (8004364 <prvInitialiseTaskLists+0x64>)
 800432e:	f7fd fe89 	bl	8002044 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8004332:	480d      	ldr	r0, [pc, #52]	@ (8004368 <prvInitialiseTaskLists+0x68>)
 8004334:	f7fd fe86 	bl	8002044 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8004338:	480c      	ldr	r0, [pc, #48]	@ (800436c <prvInitialiseTaskLists+0x6c>)
 800433a:	f7fd fe83 	bl	8002044 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 800433e:	480c      	ldr	r0, [pc, #48]	@ (8004370 <prvInitialiseTaskLists+0x70>)
 8004340:	f7fd fe80 	bl	8002044 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8004344:	480b      	ldr	r0, [pc, #44]	@ (8004374 <prvInitialiseTaskLists+0x74>)
 8004346:	f7fd fe7d 	bl	8002044 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 800434a:	4b0b      	ldr	r3, [pc, #44]	@ (8004378 <prvInitialiseTaskLists+0x78>)
 800434c:	4a05      	ldr	r2, [pc, #20]	@ (8004364 <prvInitialiseTaskLists+0x64>)
 800434e:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004350:	4b0a      	ldr	r3, [pc, #40]	@ (800437c <prvInitialiseTaskLists+0x7c>)
 8004352:	4a05      	ldr	r2, [pc, #20]	@ (8004368 <prvInitialiseTaskLists+0x68>)
 8004354:	601a      	str	r2, [r3, #0]
}
 8004356:	bf00      	nop
 8004358:	3708      	adds	r7, #8
 800435a:	46bd      	mov	sp, r7
 800435c:	bd80      	pop	{r7, pc}
 800435e:	bf00      	nop
 8004360:	20000e04 	.word	0x20000e04
 8004364:	20001264 	.word	0x20001264
 8004368:	20001278 	.word	0x20001278
 800436c:	20001294 	.word	0x20001294
 8004370:	200012a8 	.word	0x200012a8
 8004374:	200012c0 	.word	0x200012c0
 8004378:	2000128c 	.word	0x2000128c
 800437c:	20001290 	.word	0x20001290

08004380 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004380:	b580      	push	{r7, lr}
 8004382:	b082      	sub	sp, #8
 8004384:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004386:	e019      	b.n	80043bc <prvCheckTasksWaitingTermination+0x3c>
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                taskENTER_CRITICAL();
 8004388:	f000 ff6e 	bl	8005268 <vPortEnterCritical>
                {
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800438c:	4b10      	ldr	r3, [pc, #64]	@ (80043d0 <prvCheckTasksWaitingTermination+0x50>)
 800438e:	68db      	ldr	r3, [r3, #12]
 8004390:	68db      	ldr	r3, [r3, #12]
 8004392:	607b      	str	r3, [r7, #4]
                        ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	3304      	adds	r3, #4
 8004398:	4618      	mov	r0, r3
 800439a:	f7fd febf 	bl	800211c <uxListRemove>
                        --uxCurrentNumberOfTasks;
 800439e:	4b0d      	ldr	r3, [pc, #52]	@ (80043d4 <prvCheckTasksWaitingTermination+0x54>)
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	3b01      	subs	r3, #1
 80043a4:	4a0b      	ldr	r2, [pc, #44]	@ (80043d4 <prvCheckTasksWaitingTermination+0x54>)
 80043a6:	6013      	str	r3, [r2, #0]
                        --uxDeletedTasksWaitingCleanUp;
 80043a8:	4b0b      	ldr	r3, [pc, #44]	@ (80043d8 <prvCheckTasksWaitingTermination+0x58>)
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	3b01      	subs	r3, #1
 80043ae:	4a0a      	ldr	r2, [pc, #40]	@ (80043d8 <prvCheckTasksWaitingTermination+0x58>)
 80043b0:	6013      	str	r3, [r2, #0]
                    }
                }
                taskEXIT_CRITICAL();
 80043b2:	f000 ff89 	bl	80052c8 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 80043b6:	6878      	ldr	r0, [r7, #4]
 80043b8:	f000 f848 	bl	800444c <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80043bc:	4b06      	ldr	r3, [pc, #24]	@ (80043d8 <prvCheckTasksWaitingTermination+0x58>)
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d1e1      	bne.n	8004388 <prvCheckTasksWaitingTermination+0x8>
            }
            #endif /* #if( configNUMBER_OF_CORES == 1 ) */
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 80043c4:	bf00      	nop
 80043c6:	bf00      	nop
 80043c8:	3708      	adds	r7, #8
 80043ca:	46bd      	mov	sp, r7
 80043cc:	bd80      	pop	{r7, pc}
 80043ce:	bf00      	nop
 80043d0:	200012a8 	.word	0x200012a8
 80043d4:	200012d4 	.word	0x200012d4
 80043d8:	200012bc 	.word	0x200012bc

080043dc <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

    static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
    {
 80043dc:	b480      	push	{r7}
 80043de:	b085      	sub	sp, #20
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
        configSTACK_DEPTH_TYPE uxCount = 0U;
 80043e4:	2300      	movs	r3, #0
 80043e6:	60fb      	str	r3, [r7, #12]

        while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 80043e8:	e005      	b.n	80043f6 <prvTaskCheckFreeStackSpace+0x1a>
        {
            pucStackByte -= portSTACK_GROWTH;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	3301      	adds	r3, #1
 80043ee:	607b      	str	r3, [r7, #4]
            uxCount++;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	3301      	adds	r3, #1
 80043f4:	60fb      	str	r3, [r7, #12]
        while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	781b      	ldrb	r3, [r3, #0]
 80043fa:	2ba5      	cmp	r3, #165	@ 0xa5
 80043fc:	d0f5      	beq.n	80043ea <prvTaskCheckFreeStackSpace+0xe>
        }

        uxCount /= ( configSTACK_DEPTH_TYPE ) sizeof( StackType_t );
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	089b      	lsrs	r3, r3, #2
 8004402:	60fb      	str	r3, [r7, #12]

        return uxCount;
 8004404:	68fb      	ldr	r3, [r7, #12]
    }
 8004406:	4618      	mov	r0, r3
 8004408:	3714      	adds	r7, #20
 800440a:	46bd      	mov	sp, r7
 800440c:	bc80      	pop	{r7}
 800440e:	4770      	bx	lr

08004410 <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

    UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
    {
 8004410:	b580      	push	{r7, lr}
 8004412:	b086      	sub	sp, #24
 8004414:	af00      	add	r7, sp, #0
 8004416:	6078      	str	r0, [r7, #4]
        uint8_t * pucEndOfStack;
        UBaseType_t uxReturn;

        traceENTER_uxTaskGetStackHighWaterMark( xTask );

        pxTCB = prvGetTCBFromHandle( xTask );
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2b00      	cmp	r3, #0
 800441c:	d102      	bne.n	8004424 <uxTaskGetStackHighWaterMark+0x14>
 800441e:	4b0a      	ldr	r3, [pc, #40]	@ (8004448 <uxTaskGetStackHighWaterMark+0x38>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	e000      	b.n	8004426 <uxTaskGetStackHighWaterMark+0x16>
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	617b      	str	r3, [r7, #20]

        #if portSTACK_GROWTH < 0
        {
            pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
 8004428:	697b      	ldr	r3, [r7, #20]
 800442a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800442c:	613b      	str	r3, [r7, #16]
        {
            pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
        }
        #endif

        uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
 800442e:	6938      	ldr	r0, [r7, #16]
 8004430:	f7ff ffd4 	bl	80043dc <prvTaskCheckFreeStackSpace>
 8004434:	60f8      	str	r0, [r7, #12]

        traceRETURN_uxTaskGetStackHighWaterMark( uxReturn );
 8004436:	68f9      	ldr	r1, [r7, #12]
 8004438:	20f2      	movs	r0, #242	@ 0xf2
 800443a:	f002 fcad 	bl	8006d98 <SEGGER_SYSVIEW_RecordEndCallU32>

        return uxReturn;
 800443e:	68fb      	ldr	r3, [r7, #12]
    }
 8004440:	4618      	mov	r0, r3
 8004442:	3718      	adds	r7, #24
 8004444:	46bd      	mov	sp, r7
 8004446:	bd80      	pop	{r7, pc}
 8004448:	20000e00 	.word	0x20000e00

0800444c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 800444c:	b580      	push	{r7, lr}
 800444e:	b084      	sub	sp, #16
 8004450:	af00      	add	r7, sp, #0
 8004452:	6078      	str	r0, [r7, #4]
        #elif ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )
        {
            /* The task could have been allocated statically or dynamically, so
             * check what was statically allocated before trying to free the
             * memory. */
            if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800445a:	2b00      	cmp	r3, #0
 800445c:	d108      	bne.n	8004470 <prvDeleteTCB+0x24>
            {
                /* Both the stack and TCB were allocated dynamically, so both
                 * must be freed. */
                vPortFreeStack( pxTCB->pxStack );
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004462:	4618      	mov	r0, r3
 8004464:	f001 f93e 	bl	80056e4 <vPortFree>
                vPortFree( pxTCB );
 8004468:	6878      	ldr	r0, [r7, #4]
 800446a:	f001 f93b 	bl	80056e4 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 800446e:	e019      	b.n	80044a4 <prvDeleteTCB+0x58>
            else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8004476:	2b01      	cmp	r3, #1
 8004478:	d103      	bne.n	8004482 <prvDeleteTCB+0x36>
                vPortFree( pxTCB );
 800447a:	6878      	ldr	r0, [r7, #4]
 800447c:	f001 f932 	bl	80056e4 <vPortFree>
    }
 8004480:	e010      	b.n	80044a4 <prvDeleteTCB+0x58>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8004488:	2b02      	cmp	r3, #2
 800448a:	d00b      	beq.n	80044a4 <prvDeleteTCB+0x58>
    __asm volatile
 800448c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004490:	f383 8811 	msr	BASEPRI, r3
 8004494:	f3bf 8f6f 	isb	sy
 8004498:	f3bf 8f4f 	dsb	sy
 800449c:	60fb      	str	r3, [r7, #12]
}
 800449e:	bf00      	nop
 80044a0:	bf00      	nop
 80044a2:	e7fd      	b.n	80044a0 <prvDeleteTCB+0x54>
    }
 80044a4:	bf00      	nop
 80044a6:	3710      	adds	r7, #16
 80044a8:	46bd      	mov	sp, r7
 80044aa:	bd80      	pop	{r7, pc}

080044ac <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80044ac:	b480      	push	{r7}
 80044ae:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80044b0:	4b09      	ldr	r3, [pc, #36]	@ (80044d8 <prvResetNextTaskUnblockTime+0x2c>)
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d104      	bne.n	80044c4 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 80044ba:	4b08      	ldr	r3, [pc, #32]	@ (80044dc <prvResetNextTaskUnblockTime+0x30>)
 80044bc:	f04f 32ff 	mov.w	r2, #4294967295
 80044c0:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 80044c2:	e005      	b.n	80044d0 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 80044c4:	4b04      	ldr	r3, [pc, #16]	@ (80044d8 <prvResetNextTaskUnblockTime+0x2c>)
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	68db      	ldr	r3, [r3, #12]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	4a03      	ldr	r2, [pc, #12]	@ (80044dc <prvResetNextTaskUnblockTime+0x30>)
 80044ce:	6013      	str	r3, [r2, #0]
}
 80044d0:	bf00      	nop
 80044d2:	46bd      	mov	sp, r7
 80044d4:	bc80      	pop	{r7}
 80044d6:	4770      	bx	lr
 80044d8:	2000128c 	.word	0x2000128c
 80044dc:	200012f4 	.word	0x200012f4

080044e0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b082      	sub	sp, #8
 80044e4:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        traceENTER_xTaskGetSchedulerState();

        if( xSchedulerRunning == pdFALSE )
 80044e6:	4b0d      	ldr	r3, [pc, #52]	@ (800451c <xTaskGetSchedulerState+0x3c>)
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d102      	bne.n	80044f4 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 80044ee:	2301      	movs	r3, #1
 80044f0:	607b      	str	r3, [r7, #4]
 80044f2:	e008      	b.n	8004506 <xTaskGetSchedulerState+0x26>
        {
            #if ( configNUMBER_OF_CORES > 1 )
                taskENTER_CRITICAL();
            #endif
            {
                if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 80044f4:	4b0a      	ldr	r3, [pc, #40]	@ (8004520 <xTaskGetSchedulerState+0x40>)
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d102      	bne.n	8004502 <xTaskGetSchedulerState+0x22>
                {
                    xReturn = taskSCHEDULER_RUNNING;
 80044fc:	2302      	movs	r3, #2
 80044fe:	607b      	str	r3, [r7, #4]
 8004500:	e001      	b.n	8004506 <xTaskGetSchedulerState+0x26>
                }
                else
                {
                    xReturn = taskSCHEDULER_SUSPENDED;
 8004502:	2300      	movs	r3, #0
 8004504:	607b      	str	r3, [r7, #4]
            #if ( configNUMBER_OF_CORES > 1 )
                taskEXIT_CRITICAL();
            #endif
        }

        traceRETURN_xTaskGetSchedulerState( xReturn );
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	4619      	mov	r1, r3
 800450a:	20f5      	movs	r0, #245	@ 0xf5
 800450c:	f002 fc44 	bl	8006d98 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 8004510:	687b      	ldr	r3, [r7, #4]
    }
 8004512:	4618      	mov	r0, r3
 8004514:	3708      	adds	r7, #8
 8004516:	46bd      	mov	sp, r7
 8004518:	bd80      	pop	{r7, pc}
 800451a:	bf00      	nop
 800451c:	200012e0 	.word	0x200012e0
 8004520:	200012fc 	.word	0x200012fc

08004524 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
    {
 8004524:	b580      	push	{r7, lr}
 8004526:	b086      	sub	sp, #24
 8004528:	af00      	add	r7, sp, #0
 800452a:	6078      	str	r0, [r7, #4]
        TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 8004530:	2300      	movs	r3, #0
 8004532:	617b      	str	r3, [r7, #20]

        traceENTER_xTaskPriorityInherit( pxMutexHolder );

        /* If the mutex is taken by an interrupt, the mutex holder is NULL. Priority
         * inheritance is not applied in this scenario. */
        if( pxMutexHolder != NULL )
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2b00      	cmp	r3, #0
 8004538:	d07f      	beq.n	800463a <xTaskPriorityInherit+0x116>
        {
            /* If the holder of the mutex has a priority below the priority of
             * the task attempting to obtain the mutex then it will temporarily
             * inherit the priority of the task attempting to obtain the mutex. */
            if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800453a:	693b      	ldr	r3, [r7, #16]
 800453c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800453e:	4b44      	ldr	r3, [pc, #272]	@ (8004650 <xTaskPriorityInherit+0x12c>)
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004544:	429a      	cmp	r2, r3
 8004546:	d26f      	bcs.n	8004628 <xTaskPriorityInherit+0x104>
            {
                /* Adjust the mutex holder state to account for its new
                 * priority.  Only reset the event list item value if the value is
                 * not being used for anything else. */
                if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == ( ( TickType_t ) 0U ) )
 8004548:	693b      	ldr	r3, [r7, #16]
 800454a:	699b      	ldr	r3, [r3, #24]
 800454c:	2b00      	cmp	r3, #0
 800454e:	db06      	blt.n	800455e <xTaskPriorityInherit+0x3a>
                {
                    listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority );
 8004550:	4b3f      	ldr	r3, [pc, #252]	@ (8004650 <xTaskPriorityInherit+0x12c>)
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004556:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800455a:	693b      	ldr	r3, [r7, #16]
 800455c:	619a      	str	r2, [r3, #24]
                    mtCOVERAGE_TEST_MARKER();
                }

                /* If the task being modified is in the ready state it will need
                 * to be moved into a new list. */
                if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800455e:	693b      	ldr	r3, [r7, #16]
 8004560:	6959      	ldr	r1, [r3, #20]
 8004562:	693b      	ldr	r3, [r7, #16]
 8004564:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004566:	4613      	mov	r3, r2
 8004568:	009b      	lsls	r3, r3, #2
 800456a:	4413      	add	r3, r2
 800456c:	009b      	lsls	r3, r3, #2
 800456e:	4a39      	ldr	r2, [pc, #228]	@ (8004654 <xTaskPriorityInherit+0x130>)
 8004570:	4413      	add	r3, r2
 8004572:	4299      	cmp	r1, r3
 8004574:	d150      	bne.n	8004618 <xTaskPriorityInherit+0xf4>
                {
                    if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004576:	693b      	ldr	r3, [r7, #16]
 8004578:	3304      	adds	r3, #4
 800457a:	4618      	mov	r0, r3
 800457c:	f7fd fdce 	bl	800211c <uxListRemove>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Inherit the priority before being moved into the new list. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8004580:	4b33      	ldr	r3, [pc, #204]	@ (8004650 <xTaskPriorityInherit+0x12c>)
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004586:	693b      	ldr	r3, [r7, #16]
 8004588:	62da      	str	r2, [r3, #44]	@ 0x2c
                    prvAddTaskToReadyList( pxMutexHolderTCB );
 800458a:	693b      	ldr	r3, [r7, #16]
 800458c:	4618      	mov	r0, r3
 800458e:	f002 fcfb 	bl	8006f88 <SEGGER_SYSVIEW_OnTaskStartReady>
 8004592:	693b      	ldr	r3, [r7, #16]
 8004594:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004596:	4b30      	ldr	r3, [pc, #192]	@ (8004658 <xTaskPriorityInherit+0x134>)
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	429a      	cmp	r2, r3
 800459c:	d903      	bls.n	80045a6 <xTaskPriorityInherit+0x82>
 800459e:	693b      	ldr	r3, [r7, #16]
 80045a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045a2:	4a2d      	ldr	r2, [pc, #180]	@ (8004658 <xTaskPriorityInherit+0x134>)
 80045a4:	6013      	str	r3, [r2, #0]
 80045a6:	693b      	ldr	r3, [r7, #16]
 80045a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80045aa:	492a      	ldr	r1, [pc, #168]	@ (8004654 <xTaskPriorityInherit+0x130>)
 80045ac:	4613      	mov	r3, r2
 80045ae:	009b      	lsls	r3, r3, #2
 80045b0:	4413      	add	r3, r2
 80045b2:	009b      	lsls	r3, r3, #2
 80045b4:	440b      	add	r3, r1
 80045b6:	3304      	adds	r3, #4
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	60fb      	str	r3, [r7, #12]
 80045bc:	693b      	ldr	r3, [r7, #16]
 80045be:	68fa      	ldr	r2, [r7, #12]
 80045c0:	609a      	str	r2, [r3, #8]
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	689a      	ldr	r2, [r3, #8]
 80045c6:	693b      	ldr	r3, [r7, #16]
 80045c8:	60da      	str	r2, [r3, #12]
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	689b      	ldr	r3, [r3, #8]
 80045ce:	693a      	ldr	r2, [r7, #16]
 80045d0:	3204      	adds	r2, #4
 80045d2:	605a      	str	r2, [r3, #4]
 80045d4:	693b      	ldr	r3, [r7, #16]
 80045d6:	1d1a      	adds	r2, r3, #4
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	609a      	str	r2, [r3, #8]
 80045dc:	693b      	ldr	r3, [r7, #16]
 80045de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80045e0:	4613      	mov	r3, r2
 80045e2:	009b      	lsls	r3, r3, #2
 80045e4:	4413      	add	r3, r2
 80045e6:	009b      	lsls	r3, r3, #2
 80045e8:	4a1a      	ldr	r2, [pc, #104]	@ (8004654 <xTaskPriorityInherit+0x130>)
 80045ea:	441a      	add	r2, r3
 80045ec:	693b      	ldr	r3, [r7, #16]
 80045ee:	615a      	str	r2, [r3, #20]
 80045f0:	693b      	ldr	r3, [r7, #16]
 80045f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80045f4:	4917      	ldr	r1, [pc, #92]	@ (8004654 <xTaskPriorityInherit+0x130>)
 80045f6:	4613      	mov	r3, r2
 80045f8:	009b      	lsls	r3, r3, #2
 80045fa:	4413      	add	r3, r2
 80045fc:	009b      	lsls	r3, r3, #2
 80045fe:	440b      	add	r3, r1
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	693a      	ldr	r2, [r7, #16]
 8004604:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004606:	1c59      	adds	r1, r3, #1
 8004608:	4812      	ldr	r0, [pc, #72]	@ (8004654 <xTaskPriorityInherit+0x130>)
 800460a:	4613      	mov	r3, r2
 800460c:	009b      	lsls	r3, r3, #2
 800460e:	4413      	add	r3, r2
 8004610:	009b      	lsls	r3, r3, #2
 8004612:	4403      	add	r3, r0
 8004614:	6019      	str	r1, [r3, #0]
 8004616:	e004      	b.n	8004622 <xTaskPriorityInherit+0xfe>
                    #endif /* if ( configNUMBER_OF_CORES > 1 ) */
                }
                else
                {
                    /* Just inherit the priority. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8004618:	4b0d      	ldr	r3, [pc, #52]	@ (8004650 <xTaskPriorityInherit+0x12c>)
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800461e:	693b      	ldr	r3, [r7, #16]
 8004620:	62da      	str	r2, [r3, #44]	@ 0x2c
                }

                traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

                /* Inheritance occurred. */
                xReturn = pdTRUE;
 8004622:	2301      	movs	r3, #1
 8004624:	617b      	str	r3, [r7, #20]
 8004626:	e008      	b.n	800463a <xTaskPriorityInherit+0x116>
            }
            else
            {
                if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8004628:	693b      	ldr	r3, [r7, #16]
 800462a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800462c:	4b08      	ldr	r3, [pc, #32]	@ (8004650 <xTaskPriorityInherit+0x12c>)
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004632:	429a      	cmp	r2, r3
 8004634:	d201      	bcs.n	800463a <xTaskPriorityInherit+0x116>
                     * current priority of the mutex holder is not lower than the
                     * priority of the task attempting to take the mutex.
                     * Therefore the mutex holder must have already inherited a
                     * priority, but inheritance would have occurred if that had
                     * not been the case. */
                    xReturn = pdTRUE;
 8004636:	2301      	movs	r3, #1
 8004638:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskPriorityInherit( xReturn );
 800463a:	697b      	ldr	r3, [r7, #20]
 800463c:	4619      	mov	r1, r3
 800463e:	20f6      	movs	r0, #246	@ 0xf6
 8004640:	f002 fbaa 	bl	8006d98 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 8004644:	697b      	ldr	r3, [r7, #20]
    }
 8004646:	4618      	mov	r0, r3
 8004648:	3718      	adds	r7, #24
 800464a:	46bd      	mov	sp, r7
 800464c:	bd80      	pop	{r7, pc}
 800464e:	bf00      	nop
 8004650:	20000e00 	.word	0x20000e00
 8004654:	20000e04 	.word	0x20000e04
 8004658:	200012dc 	.word	0x200012dc

0800465c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 800465c:	b580      	push	{r7, lr}
 800465e:	b088      	sub	sp, #32
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	61bb      	str	r3, [r7, #24]
        BaseType_t xReturn = pdFALSE;
 8004668:	2300      	movs	r3, #0
 800466a:	61fb      	str	r3, [r7, #28]

        traceENTER_xTaskPriorityDisinherit( pxMutexHolder );

        if( pxMutexHolder != NULL )
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2b00      	cmp	r3, #0
 8004670:	f000 8087 	beq.w	8004782 <xTaskPriorityDisinherit+0x126>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 8004674:	4b48      	ldr	r3, [pc, #288]	@ (8004798 <xTaskPriorityDisinherit+0x13c>)
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	69ba      	ldr	r2, [r7, #24]
 800467a:	429a      	cmp	r2, r3
 800467c:	d00b      	beq.n	8004696 <xTaskPriorityDisinherit+0x3a>
    __asm volatile
 800467e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004682:	f383 8811 	msr	BASEPRI, r3
 8004686:	f3bf 8f6f 	isb	sy
 800468a:	f3bf 8f4f 	dsb	sy
 800468e:	613b      	str	r3, [r7, #16]
}
 8004690:	bf00      	nop
 8004692:	bf00      	nop
 8004694:	e7fd      	b.n	8004692 <xTaskPriorityDisinherit+0x36>
            configASSERT( pxTCB->uxMutexesHeld );
 8004696:	69bb      	ldr	r3, [r7, #24]
 8004698:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800469a:	2b00      	cmp	r3, #0
 800469c:	d10b      	bne.n	80046b6 <xTaskPriorityDisinherit+0x5a>
    __asm volatile
 800469e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046a2:	f383 8811 	msr	BASEPRI, r3
 80046a6:	f3bf 8f6f 	isb	sy
 80046aa:	f3bf 8f4f 	dsb	sy
 80046ae:	60fb      	str	r3, [r7, #12]
}
 80046b0:	bf00      	nop
 80046b2:	bf00      	nop
 80046b4:	e7fd      	b.n	80046b2 <xTaskPriorityDisinherit+0x56>
            ( pxTCB->uxMutexesHeld )--;
 80046b6:	69bb      	ldr	r3, [r7, #24]
 80046b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80046ba:	1e5a      	subs	r2, r3, #1
 80046bc:	69bb      	ldr	r3, [r7, #24]
 80046be:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80046c0:	69bb      	ldr	r3, [r7, #24]
 80046c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80046c4:	69bb      	ldr	r3, [r7, #24]
 80046c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046c8:	429a      	cmp	r2, r3
 80046ca:	d05a      	beq.n	8004782 <xTaskPriorityDisinherit+0x126>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80046cc:	69bb      	ldr	r3, [r7, #24]
 80046ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d156      	bne.n	8004782 <xTaskPriorityDisinherit+0x126>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80046d4:	69bb      	ldr	r3, [r7, #24]
 80046d6:	3304      	adds	r3, #4
 80046d8:	4618      	mov	r0, r3
 80046da:	f7fd fd1f 	bl	800211c <uxListRemove>
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 80046de:	69bb      	ldr	r3, [r7, #24]
 80046e0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80046e2:	69bb      	ldr	r3, [r7, #24]
 80046e4:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority );
 80046e6:	69bb      	ldr	r3, [r7, #24]
 80046e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046ea:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80046ee:	69bb      	ldr	r3, [r7, #24]
 80046f0:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 80046f2:	69bb      	ldr	r3, [r7, #24]
 80046f4:	4618      	mov	r0, r3
 80046f6:	f002 fc47 	bl	8006f88 <SEGGER_SYSVIEW_OnTaskStartReady>
 80046fa:	69bb      	ldr	r3, [r7, #24]
 80046fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80046fe:	4b27      	ldr	r3, [pc, #156]	@ (800479c <xTaskPriorityDisinherit+0x140>)
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	429a      	cmp	r2, r3
 8004704:	d903      	bls.n	800470e <xTaskPriorityDisinherit+0xb2>
 8004706:	69bb      	ldr	r3, [r7, #24]
 8004708:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800470a:	4a24      	ldr	r2, [pc, #144]	@ (800479c <xTaskPriorityDisinherit+0x140>)
 800470c:	6013      	str	r3, [r2, #0]
 800470e:	69bb      	ldr	r3, [r7, #24]
 8004710:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004712:	4923      	ldr	r1, [pc, #140]	@ (80047a0 <xTaskPriorityDisinherit+0x144>)
 8004714:	4613      	mov	r3, r2
 8004716:	009b      	lsls	r3, r3, #2
 8004718:	4413      	add	r3, r2
 800471a:	009b      	lsls	r3, r3, #2
 800471c:	440b      	add	r3, r1
 800471e:	3304      	adds	r3, #4
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	617b      	str	r3, [r7, #20]
 8004724:	69bb      	ldr	r3, [r7, #24]
 8004726:	697a      	ldr	r2, [r7, #20]
 8004728:	609a      	str	r2, [r3, #8]
 800472a:	697b      	ldr	r3, [r7, #20]
 800472c:	689a      	ldr	r2, [r3, #8]
 800472e:	69bb      	ldr	r3, [r7, #24]
 8004730:	60da      	str	r2, [r3, #12]
 8004732:	697b      	ldr	r3, [r7, #20]
 8004734:	689b      	ldr	r3, [r3, #8]
 8004736:	69ba      	ldr	r2, [r7, #24]
 8004738:	3204      	adds	r2, #4
 800473a:	605a      	str	r2, [r3, #4]
 800473c:	69bb      	ldr	r3, [r7, #24]
 800473e:	1d1a      	adds	r2, r3, #4
 8004740:	697b      	ldr	r3, [r7, #20]
 8004742:	609a      	str	r2, [r3, #8]
 8004744:	69bb      	ldr	r3, [r7, #24]
 8004746:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004748:	4613      	mov	r3, r2
 800474a:	009b      	lsls	r3, r3, #2
 800474c:	4413      	add	r3, r2
 800474e:	009b      	lsls	r3, r3, #2
 8004750:	4a13      	ldr	r2, [pc, #76]	@ (80047a0 <xTaskPriorityDisinherit+0x144>)
 8004752:	441a      	add	r2, r3
 8004754:	69bb      	ldr	r3, [r7, #24]
 8004756:	615a      	str	r2, [r3, #20]
 8004758:	69bb      	ldr	r3, [r7, #24]
 800475a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800475c:	4910      	ldr	r1, [pc, #64]	@ (80047a0 <xTaskPriorityDisinherit+0x144>)
 800475e:	4613      	mov	r3, r2
 8004760:	009b      	lsls	r3, r3, #2
 8004762:	4413      	add	r3, r2
 8004764:	009b      	lsls	r3, r3, #2
 8004766:	440b      	add	r3, r1
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	69ba      	ldr	r2, [r7, #24]
 800476c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800476e:	1c59      	adds	r1, r3, #1
 8004770:	480b      	ldr	r0, [pc, #44]	@ (80047a0 <xTaskPriorityDisinherit+0x144>)
 8004772:	4613      	mov	r3, r2
 8004774:	009b      	lsls	r3, r3, #2
 8004776:	4413      	add	r3, r2
 8004778:	009b      	lsls	r3, r3, #2
 800477a:	4403      	add	r3, r0
 800477c:	6019      	str	r1, [r3, #0]
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 800477e:	2301      	movs	r3, #1
 8004780:	61fb      	str	r3, [r7, #28]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskPriorityDisinherit( xReturn );
 8004782:	69fb      	ldr	r3, [r7, #28]
 8004784:	4619      	mov	r1, r3
 8004786:	20f7      	movs	r0, #247	@ 0xf7
 8004788:	f002 fb06 	bl	8006d98 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 800478c:	69fb      	ldr	r3, [r7, #28]
    }
 800478e:	4618      	mov	r0, r3
 8004790:	3720      	adds	r7, #32
 8004792:	46bd      	mov	sp, r7
 8004794:	bd80      	pop	{r7, pc}
 8004796:	bf00      	nop
 8004798:	20000e00 	.word	0x20000e00
 800479c:	200012dc 	.word	0x200012dc
 80047a0:	20000e04 	.word	0x20000e04

080047a4 <vTaskPriorityDisinheritAfterTimeout>:

#if ( configUSE_MUTEXES == 1 )

    void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder,
                                              UBaseType_t uxHighestPriorityWaitingTask )
    {
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b08a      	sub	sp, #40	@ 0x28
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
 80047ac:	6039      	str	r1, [r7, #0]
        TCB_t * const pxTCB = pxMutexHolder;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	623b      	str	r3, [r7, #32]
        UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
        const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80047b2:	2301      	movs	r3, #1
 80047b4:	61fb      	str	r3, [r7, #28]

        traceENTER_vTaskPriorityDisinheritAfterTimeout( pxMutexHolder, uxHighestPriorityWaitingTask );

        if( pxMutexHolder != NULL )
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	f000 809b 	beq.w	80048f4 <vTaskPriorityDisinheritAfterTimeout+0x150>
        {
            /* If pxMutexHolder is not NULL then the holder must hold at least
             * one mutex. */
            configASSERT( pxTCB->uxMutexesHeld );
 80047be:	6a3b      	ldr	r3, [r7, #32]
 80047c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d10b      	bne.n	80047de <vTaskPriorityDisinheritAfterTimeout+0x3a>
    __asm volatile
 80047c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047ca:	f383 8811 	msr	BASEPRI, r3
 80047ce:	f3bf 8f6f 	isb	sy
 80047d2:	f3bf 8f4f 	dsb	sy
 80047d6:	613b      	str	r3, [r7, #16]
}
 80047d8:	bf00      	nop
 80047da:	bf00      	nop
 80047dc:	e7fd      	b.n	80047da <vTaskPriorityDisinheritAfterTimeout+0x36>

            /* Determine the priority to which the priority of the task that
             * holds the mutex should be set.  This will be the greater of the
             * holding task's base priority and the priority of the highest
             * priority task that is waiting to obtain the mutex. */
            if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80047de:	6a3b      	ldr	r3, [r7, #32]
 80047e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047e2:	683a      	ldr	r2, [r7, #0]
 80047e4:	429a      	cmp	r2, r3
 80047e6:	d902      	bls.n	80047ee <vTaskPriorityDisinheritAfterTimeout+0x4a>
            {
                uxPriorityToUse = uxHighestPriorityWaitingTask;
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80047ec:	e002      	b.n	80047f4 <vTaskPriorityDisinheritAfterTimeout+0x50>
            }
            else
            {
                uxPriorityToUse = pxTCB->uxBasePriority;
 80047ee:	6a3b      	ldr	r3, [r7, #32]
 80047f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047f2:	627b      	str	r3, [r7, #36]	@ 0x24
            }

            /* Does the priority need to change? */
            if( pxTCB->uxPriority != uxPriorityToUse )
 80047f4:	6a3b      	ldr	r3, [r7, #32]
 80047f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80047fa:	429a      	cmp	r2, r3
 80047fc:	d07a      	beq.n	80048f4 <vTaskPriorityDisinheritAfterTimeout+0x150>
            {
                /* Only disinherit if no other mutexes are held.  This is a
                 * simplification in the priority inheritance implementation.  If
                 * the task that holds the mutex is also holding other mutexes then
                 * the other mutexes may have caused the priority inheritance. */
                if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80047fe:	6a3b      	ldr	r3, [r7, #32]
 8004800:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004802:	69fa      	ldr	r2, [r7, #28]
 8004804:	429a      	cmp	r2, r3
 8004806:	d175      	bne.n	80048f4 <vTaskPriorityDisinheritAfterTimeout+0x150>
                {
                    /* If a task has timed out because it already holds the
                     * mutex it was trying to obtain then it cannot of inherited
                     * its own priority. */
                    configASSERT( pxTCB != pxCurrentTCB );
 8004808:	4b3e      	ldr	r3, [pc, #248]	@ (8004904 <vTaskPriorityDisinheritAfterTimeout+0x160>)
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	6a3a      	ldr	r2, [r7, #32]
 800480e:	429a      	cmp	r2, r3
 8004810:	d10b      	bne.n	800482a <vTaskPriorityDisinheritAfterTimeout+0x86>
    __asm volatile
 8004812:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004816:	f383 8811 	msr	BASEPRI, r3
 800481a:	f3bf 8f6f 	isb	sy
 800481e:	f3bf 8f4f 	dsb	sy
 8004822:	60fb      	str	r3, [r7, #12]
}
 8004824:	bf00      	nop
 8004826:	bf00      	nop
 8004828:	e7fd      	b.n	8004826 <vTaskPriorityDisinheritAfterTimeout+0x82>

                    /* Disinherit the priority, remembering the previous
                     * priority to facilitate determining the subject task's
                     * state. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, uxPriorityToUse );
                    uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800482a:	6a3b      	ldr	r3, [r7, #32]
 800482c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800482e:	61bb      	str	r3, [r7, #24]
                    pxTCB->uxPriority = uxPriorityToUse;
 8004830:	6a3b      	ldr	r3, [r7, #32]
 8004832:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004834:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Only reset the event list item value if the value is not
                     * being used for anything else. */
                    if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == ( ( TickType_t ) 0U ) )
 8004836:	6a3b      	ldr	r3, [r7, #32]
 8004838:	699b      	ldr	r3, [r3, #24]
 800483a:	2b00      	cmp	r3, #0
 800483c:	db04      	blt.n	8004848 <vTaskPriorityDisinheritAfterTimeout+0xa4>
                    {
                        listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse );
 800483e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004840:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8004844:	6a3b      	ldr	r3, [r7, #32]
 8004846:	619a      	str	r2, [r3, #24]
                     * then the task that holds the mutex could be in either the
                     * Ready, Blocked or Suspended states.  Only remove the task
                     * from its current state list if it is in the Ready state as
                     * the task's priority is going to change and there is one
                     * Ready list per priority. */
                    if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8004848:	6a3b      	ldr	r3, [r7, #32]
 800484a:	6959      	ldr	r1, [r3, #20]
 800484c:	69ba      	ldr	r2, [r7, #24]
 800484e:	4613      	mov	r3, r2
 8004850:	009b      	lsls	r3, r3, #2
 8004852:	4413      	add	r3, r2
 8004854:	009b      	lsls	r3, r3, #2
 8004856:	4a2c      	ldr	r2, [pc, #176]	@ (8004908 <vTaskPriorityDisinheritAfterTimeout+0x164>)
 8004858:	4413      	add	r3, r2
 800485a:	4299      	cmp	r1, r3
 800485c:	d14a      	bne.n	80048f4 <vTaskPriorityDisinheritAfterTimeout+0x150>
                    {
                        if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800485e:	6a3b      	ldr	r3, [r7, #32]
 8004860:	3304      	adds	r3, #4
 8004862:	4618      	mov	r0, r3
 8004864:	f7fd fc5a 	bl	800211c <uxListRemove>
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        prvAddTaskToReadyList( pxTCB );
 8004868:	6a3b      	ldr	r3, [r7, #32]
 800486a:	4618      	mov	r0, r3
 800486c:	f002 fb8c 	bl	8006f88 <SEGGER_SYSVIEW_OnTaskStartReady>
 8004870:	6a3b      	ldr	r3, [r7, #32]
 8004872:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004874:	4b25      	ldr	r3, [pc, #148]	@ (800490c <vTaskPriorityDisinheritAfterTimeout+0x168>)
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	429a      	cmp	r2, r3
 800487a:	d903      	bls.n	8004884 <vTaskPriorityDisinheritAfterTimeout+0xe0>
 800487c:	6a3b      	ldr	r3, [r7, #32]
 800487e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004880:	4a22      	ldr	r2, [pc, #136]	@ (800490c <vTaskPriorityDisinheritAfterTimeout+0x168>)
 8004882:	6013      	str	r3, [r2, #0]
 8004884:	6a3b      	ldr	r3, [r7, #32]
 8004886:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004888:	491f      	ldr	r1, [pc, #124]	@ (8004908 <vTaskPriorityDisinheritAfterTimeout+0x164>)
 800488a:	4613      	mov	r3, r2
 800488c:	009b      	lsls	r3, r3, #2
 800488e:	4413      	add	r3, r2
 8004890:	009b      	lsls	r3, r3, #2
 8004892:	440b      	add	r3, r1
 8004894:	3304      	adds	r3, #4
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	617b      	str	r3, [r7, #20]
 800489a:	6a3b      	ldr	r3, [r7, #32]
 800489c:	697a      	ldr	r2, [r7, #20]
 800489e:	609a      	str	r2, [r3, #8]
 80048a0:	697b      	ldr	r3, [r7, #20]
 80048a2:	689a      	ldr	r2, [r3, #8]
 80048a4:	6a3b      	ldr	r3, [r7, #32]
 80048a6:	60da      	str	r2, [r3, #12]
 80048a8:	697b      	ldr	r3, [r7, #20]
 80048aa:	689b      	ldr	r3, [r3, #8]
 80048ac:	6a3a      	ldr	r2, [r7, #32]
 80048ae:	3204      	adds	r2, #4
 80048b0:	605a      	str	r2, [r3, #4]
 80048b2:	6a3b      	ldr	r3, [r7, #32]
 80048b4:	1d1a      	adds	r2, r3, #4
 80048b6:	697b      	ldr	r3, [r7, #20]
 80048b8:	609a      	str	r2, [r3, #8]
 80048ba:	6a3b      	ldr	r3, [r7, #32]
 80048bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80048be:	4613      	mov	r3, r2
 80048c0:	009b      	lsls	r3, r3, #2
 80048c2:	4413      	add	r3, r2
 80048c4:	009b      	lsls	r3, r3, #2
 80048c6:	4a10      	ldr	r2, [pc, #64]	@ (8004908 <vTaskPriorityDisinheritAfterTimeout+0x164>)
 80048c8:	441a      	add	r2, r3
 80048ca:	6a3b      	ldr	r3, [r7, #32]
 80048cc:	615a      	str	r2, [r3, #20]
 80048ce:	6a3b      	ldr	r3, [r7, #32]
 80048d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80048d2:	490d      	ldr	r1, [pc, #52]	@ (8004908 <vTaskPriorityDisinheritAfterTimeout+0x164>)
 80048d4:	4613      	mov	r3, r2
 80048d6:	009b      	lsls	r3, r3, #2
 80048d8:	4413      	add	r3, r2
 80048da:	009b      	lsls	r3, r3, #2
 80048dc:	440b      	add	r3, r1
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	6a3a      	ldr	r2, [r7, #32]
 80048e2:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80048e4:	1c59      	adds	r1, r3, #1
 80048e6:	4808      	ldr	r0, [pc, #32]	@ (8004908 <vTaskPriorityDisinheritAfterTimeout+0x164>)
 80048e8:	4613      	mov	r3, r2
 80048ea:	009b      	lsls	r3, r3, #2
 80048ec:	4413      	add	r3, r2
 80048ee:	009b      	lsls	r3, r3, #2
 80048f0:	4403      	add	r3, r0
 80048f2:	6019      	str	r1, [r3, #0]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_vTaskPriorityDisinheritAfterTimeout();
 80048f4:	20f8      	movs	r0, #248	@ 0xf8
 80048f6:	f002 fa13 	bl	8006d20 <SEGGER_SYSVIEW_RecordEndCall>
    }
 80048fa:	bf00      	nop
 80048fc:	3728      	adds	r7, #40	@ 0x28
 80048fe:	46bd      	mov	sp, r7
 8004900:	bd80      	pop	{r7, pc}
 8004902:	bf00      	nop
 8004904:	20000e00 	.word	0x20000e00
 8004908:	20000e04 	.word	0x20000e04
 800490c:	200012dc 	.word	0x200012dc

08004910 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    TaskHandle_t pvTaskIncrementMutexHeldCount( void )
    {
 8004910:	b580      	push	{r7, lr}
 8004912:	b082      	sub	sp, #8
 8004914:	af00      	add	r7, sp, #0
        TCB_t * pxTCB;

        traceENTER_pvTaskIncrementMutexHeldCount();

        pxTCB = pxCurrentTCB;
 8004916:	4b0c      	ldr	r3, [pc, #48]	@ (8004948 <pvTaskIncrementMutexHeldCount+0x38>)
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	607b      	str	r3, [r7, #4]

        /* If xSemaphoreCreateMutex() is called before any tasks have been created
         * then pxCurrentTCB will be NULL. */
        if( pxTCB != NULL )
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2b00      	cmp	r3, #0
 8004920:	d004      	beq.n	800492c <pvTaskIncrementMutexHeldCount+0x1c>
        {
            ( pxTCB->uxMutexesHeld )++;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004926:	1c5a      	adds	r2, r3, #1
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	651a      	str	r2, [r3, #80]	@ 0x50
        }

        traceRETURN_pvTaskIncrementMutexHeldCount( pxTCB );
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	4618      	mov	r0, r3
 8004930:	f002 fbcc 	bl	80070cc <SEGGER_SYSVIEW_ShrinkId>
 8004934:	4603      	mov	r3, r0
 8004936:	4619      	mov	r1, r3
 8004938:	20fe      	movs	r0, #254	@ 0xfe
 800493a:	f002 fa2d 	bl	8006d98 <SEGGER_SYSVIEW_RecordEndCallU32>

        return pxTCB;
 800493e:	687b      	ldr	r3, [r7, #4]
    }
 8004940:	4618      	mov	r0, r3
 8004942:	3708      	adds	r7, #8
 8004944:	46bd      	mov	sp, r7
 8004946:	bd80      	pop	{r7, pc}
 8004948:	20000e00 	.word	0x20000e00

0800494c <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 800494c:	b580      	push	{r7, lr}
 800494e:	b088      	sub	sp, #32
 8004950:	af00      	add	r7, sp, #0
 8004952:	6078      	str	r0, [r7, #4]
 8004954:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8004956:	4b35      	ldr	r3, [pc, #212]	@ (8004a2c <prvAddCurrentTaskToDelayedList+0xe0>)
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	61fb      	str	r3, [r7, #28]
    List_t * const pxDelayedList = pxDelayedTaskList;
 800495c:	4b34      	ldr	r3, [pc, #208]	@ (8004a30 <prvAddCurrentTaskToDelayedList+0xe4>)
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	61bb      	str	r3, [r7, #24]
    List_t * const pxOverflowDelayedList = pxOverflowDelayedTaskList;
 8004962:	4b34      	ldr	r3, [pc, #208]	@ (8004a34 <prvAddCurrentTaskToDelayedList+0xe8>)
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004968:	4b33      	ldr	r3, [pc, #204]	@ (8004a38 <prvAddCurrentTaskToDelayedList+0xec>)
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	3304      	adds	r3, #4
 800496e:	4618      	mov	r0, r3
 8004970:	f7fd fbd4 	bl	800211c <uxListRemove>
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	f1b3 3fff 	cmp.w	r3, #4294967295
 800497a:	d124      	bne.n	80049c6 <prvAddCurrentTaskToDelayedList+0x7a>
 800497c:	683b      	ldr	r3, [r7, #0]
 800497e:	2b00      	cmp	r3, #0
 8004980:	d021      	beq.n	80049c6 <prvAddCurrentTaskToDelayedList+0x7a>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004982:	4b2e      	ldr	r3, [pc, #184]	@ (8004a3c <prvAddCurrentTaskToDelayedList+0xf0>)
 8004984:	685b      	ldr	r3, [r3, #4]
 8004986:	613b      	str	r3, [r7, #16]
 8004988:	4b2b      	ldr	r3, [pc, #172]	@ (8004a38 <prvAddCurrentTaskToDelayedList+0xec>)
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	693a      	ldr	r2, [r7, #16]
 800498e:	609a      	str	r2, [r3, #8]
 8004990:	4b29      	ldr	r3, [pc, #164]	@ (8004a38 <prvAddCurrentTaskToDelayedList+0xec>)
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	693a      	ldr	r2, [r7, #16]
 8004996:	6892      	ldr	r2, [r2, #8]
 8004998:	60da      	str	r2, [r3, #12]
 800499a:	4b27      	ldr	r3, [pc, #156]	@ (8004a38 <prvAddCurrentTaskToDelayedList+0xec>)
 800499c:	681a      	ldr	r2, [r3, #0]
 800499e:	693b      	ldr	r3, [r7, #16]
 80049a0:	689b      	ldr	r3, [r3, #8]
 80049a2:	3204      	adds	r2, #4
 80049a4:	605a      	str	r2, [r3, #4]
 80049a6:	4b24      	ldr	r3, [pc, #144]	@ (8004a38 <prvAddCurrentTaskToDelayedList+0xec>)
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	1d1a      	adds	r2, r3, #4
 80049ac:	693b      	ldr	r3, [r7, #16]
 80049ae:	609a      	str	r2, [r3, #8]
 80049b0:	4b21      	ldr	r3, [pc, #132]	@ (8004a38 <prvAddCurrentTaskToDelayedList+0xec>)
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	4a21      	ldr	r2, [pc, #132]	@ (8004a3c <prvAddCurrentTaskToDelayedList+0xf0>)
 80049b6:	615a      	str	r2, [r3, #20]
 80049b8:	4b20      	ldr	r3, [pc, #128]	@ (8004a3c <prvAddCurrentTaskToDelayedList+0xf0>)
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	3301      	adds	r3, #1
 80049be:	4a1f      	ldr	r2, [pc, #124]	@ (8004a3c <prvAddCurrentTaskToDelayedList+0xf0>)
 80049c0:	6013      	str	r3, [r2, #0]
 80049c2:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 80049c4:	e02e      	b.n	8004a24 <prvAddCurrentTaskToDelayedList+0xd8>
            xTimeToWake = xConstTickCount + xTicksToWait;
 80049c6:	69fa      	ldr	r2, [r7, #28]
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	4413      	add	r3, r2
 80049cc:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80049ce:	4b1a      	ldr	r3, [pc, #104]	@ (8004a38 <prvAddCurrentTaskToDelayedList+0xec>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	68fa      	ldr	r2, [r7, #12]
 80049d4:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 80049d6:	68fa      	ldr	r2, [r7, #12]
 80049d8:	69fb      	ldr	r3, [r7, #28]
 80049da:	429a      	cmp	r2, r3
 80049dc:	d20d      	bcs.n	80049fa <prvAddCurrentTaskToDelayedList+0xae>
                traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
 80049de:	4b16      	ldr	r3, [pc, #88]	@ (8004a38 <prvAddCurrentTaskToDelayedList+0xec>)
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	2104      	movs	r1, #4
 80049e4:	4618      	mov	r0, r3
 80049e6:	f002 fb11 	bl	800700c <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsert( pxOverflowDelayedList, &( pxCurrentTCB->xStateListItem ) );
 80049ea:	4b13      	ldr	r3, [pc, #76]	@ (8004a38 <prvAddCurrentTaskToDelayedList+0xec>)
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	3304      	adds	r3, #4
 80049f0:	4619      	mov	r1, r3
 80049f2:	6978      	ldr	r0, [r7, #20]
 80049f4:	f7fd fb57 	bl	80020a6 <vListInsert>
}
 80049f8:	e014      	b.n	8004a24 <prvAddCurrentTaskToDelayedList+0xd8>
                traceMOVED_TASK_TO_DELAYED_LIST();
 80049fa:	4b0f      	ldr	r3, [pc, #60]	@ (8004a38 <prvAddCurrentTaskToDelayedList+0xec>)
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	2104      	movs	r1, #4
 8004a00:	4618      	mov	r0, r3
 8004a02:	f002 fb03 	bl	800700c <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsert( pxDelayedList, &( pxCurrentTCB->xStateListItem ) );
 8004a06:	4b0c      	ldr	r3, [pc, #48]	@ (8004a38 <prvAddCurrentTaskToDelayedList+0xec>)
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	3304      	adds	r3, #4
 8004a0c:	4619      	mov	r1, r3
 8004a0e:	69b8      	ldr	r0, [r7, #24]
 8004a10:	f7fd fb49 	bl	80020a6 <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 8004a14:	4b0a      	ldr	r3, [pc, #40]	@ (8004a40 <prvAddCurrentTaskToDelayedList+0xf4>)
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	68fa      	ldr	r2, [r7, #12]
 8004a1a:	429a      	cmp	r2, r3
 8004a1c:	d202      	bcs.n	8004a24 <prvAddCurrentTaskToDelayedList+0xd8>
                    xNextTaskUnblockTime = xTimeToWake;
 8004a1e:	4a08      	ldr	r2, [pc, #32]	@ (8004a40 <prvAddCurrentTaskToDelayedList+0xf4>)
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	6013      	str	r3, [r2, #0]
}
 8004a24:	bf00      	nop
 8004a26:	3720      	adds	r7, #32
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	bd80      	pop	{r7, pc}
 8004a2c:	200012d8 	.word	0x200012d8
 8004a30:	2000128c 	.word	0x2000128c
 8004a34:	20001290 	.word	0x20001290
 8004a38:	20000e00 	.word	0x20000e00
 8004a3c:	200012c0 	.word	0x200012c0
 8004a40:	200012f4 	.word	0x200012f4

08004a44 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b08a      	sub	sp, #40	@ 0x28
 8004a48:	af04      	add	r7, sp, #16
        BaseType_t xReturn = pdFAIL;
 8004a4a:	2300      	movs	r3, #0
 8004a4c:	617b      	str	r3, [r7, #20]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8004a4e:	f000 fa8b 	bl	8004f68 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8004a52:	4b20      	ldr	r3, [pc, #128]	@ (8004ad4 <xTimerCreateTimerTask+0x90>)
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d021      	beq.n	8004a9e <xTimerCreateTimerTask+0x5a>
            }
            #else /* #if ( ( configNUMBER_OF_CORES > 1 ) && ( configUSE_CORE_AFFINITY == 1 ) ) */
            {
                #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
                {
                    StaticTask_t * pxTimerTaskTCBBuffer = NULL;
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	60fb      	str	r3, [r7, #12]
                    StackType_t * pxTimerTaskStackBuffer = NULL;
 8004a5e:	2300      	movs	r3, #0
 8004a60:	60bb      	str	r3, [r7, #8]
                    configSTACK_DEPTH_TYPE uxTimerTaskStackSize;

                    vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &uxTimerTaskStackSize );
 8004a62:	1d3a      	adds	r2, r7, #4
 8004a64:	f107 0108 	add.w	r1, r7, #8
 8004a68:	f107 030c 	add.w	r3, r7, #12
 8004a6c:	4618      	mov	r0, r3
 8004a6e:	f7fd facf 	bl	8002010 <vApplicationGetTimerTaskMemory>
                    xTimerTaskHandle = xTaskCreateStatic( prvTimerTask,
 8004a72:	6879      	ldr	r1, [r7, #4]
 8004a74:	68bb      	ldr	r3, [r7, #8]
 8004a76:	68fa      	ldr	r2, [r7, #12]
 8004a78:	9202      	str	r2, [sp, #8]
 8004a7a:	9301      	str	r3, [sp, #4]
 8004a7c:	2302      	movs	r3, #2
 8004a7e:	9300      	str	r3, [sp, #0]
 8004a80:	2300      	movs	r3, #0
 8004a82:	460a      	mov	r2, r1
 8004a84:	4914      	ldr	r1, [pc, #80]	@ (8004ad8 <xTimerCreateTimerTask+0x94>)
 8004a86:	4815      	ldr	r0, [pc, #84]	@ (8004adc <xTimerCreateTimerTask+0x98>)
 8004a88:	f7fe fc76 	bl	8003378 <xTaskCreateStatic>
 8004a8c:	4603      	mov	r3, r0
 8004a8e:	4a14      	ldr	r2, [pc, #80]	@ (8004ae0 <xTimerCreateTimerTask+0x9c>)
 8004a90:	6013      	str	r3, [r2, #0]
                                                          NULL,
                                                          ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
                                                          pxTimerTaskStackBuffer,
                                                          pxTimerTaskTCBBuffer );

                    if( xTimerTaskHandle != NULL )
 8004a92:	4b13      	ldr	r3, [pc, #76]	@ (8004ae0 <xTimerCreateTimerTask+0x9c>)
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d001      	beq.n	8004a9e <xTimerCreateTimerTask+0x5a>
                    {
                        xReturn = pdPASS;
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8004a9e:	697b      	ldr	r3, [r7, #20]
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d10b      	bne.n	8004abc <xTimerCreateTimerTask+0x78>
    __asm volatile
 8004aa4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004aa8:	f383 8811 	msr	BASEPRI, r3
 8004aac:	f3bf 8f6f 	isb	sy
 8004ab0:	f3bf 8f4f 	dsb	sy
 8004ab4:	613b      	str	r3, [r7, #16]
}
 8004ab6:	bf00      	nop
 8004ab8:	bf00      	nop
 8004aba:	e7fd      	b.n	8004ab8 <xTimerCreateTimerTask+0x74>

        traceRETURN_xTimerCreateTimerTask( xReturn );
 8004abc:	697b      	ldr	r3, [r7, #20]
 8004abe:	4619      	mov	r1, r3
 8004ac0:	f44f 7084 	mov.w	r0, #264	@ 0x108
 8004ac4:	f002 f968 	bl	8006d98 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 8004ac8:	697b      	ldr	r3, [r7, #20]
    }
 8004aca:	4618      	mov	r0, r3
 8004acc:	3718      	adds	r7, #24
 8004ace:	46bd      	mov	sp, r7
 8004ad0:	bd80      	pop	{r7, pc}
 8004ad2:	bf00      	nop
 8004ad4:	20001330 	.word	0x20001330
 8004ad8:	08007e4c 	.word	0x08007e4c
 8004adc:	08004b89 	.word	0x08004b89
 8004ae0:	20001334 	.word	0x20001334

08004ae4 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	b084      	sub	sp, #16
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	60f8      	str	r0, [r7, #12]
 8004aec:	60b9      	str	r1, [r7, #8]
 8004aee:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8004af0:	e008      	b.n	8004b04 <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	699b      	ldr	r3, [r3, #24]
 8004af6:	68ba      	ldr	r2, [r7, #8]
 8004af8:	4413      	add	r3, r2
 8004afa:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	6a1b      	ldr	r3, [r3, #32]
 8004b00:	68f8      	ldr	r0, [r7, #12]
 8004b02:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	699a      	ldr	r2, [r3, #24]
 8004b08:	68bb      	ldr	r3, [r7, #8]
 8004b0a:	18d1      	adds	r1, r2, r3
 8004b0c:	68bb      	ldr	r3, [r7, #8]
 8004b0e:	687a      	ldr	r2, [r7, #4]
 8004b10:	68f8      	ldr	r0, [r7, #12]
 8004b12:	f000 f8dd 	bl	8004cd0 <prvInsertTimerInActiveList>
 8004b16:	4603      	mov	r3, r0
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d1ea      	bne.n	8004af2 <prvReloadTimer+0xe>
        }
    }
 8004b1c:	bf00      	nop
 8004b1e:	bf00      	nop
 8004b20:	3710      	adds	r7, #16
 8004b22:	46bd      	mov	sp, r7
 8004b24:	bd80      	pop	{r7, pc}
	...

08004b28 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b084      	sub	sp, #16
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	6078      	str	r0, [r7, #4]
 8004b30:	6039      	str	r1, [r7, #0]
        /* MISRA Ref 11.5.3 [Void pointer assignment] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
        /* coverity[misra_c_2012_rule_11_5_violation] */
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004b32:	4b14      	ldr	r3, [pc, #80]	@ (8004b84 <prvProcessExpiredTimer+0x5c>)
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	68db      	ldr	r3, [r3, #12]
 8004b38:	68db      	ldr	r3, [r3, #12]
 8004b3a:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	3304      	adds	r3, #4
 8004b40:	4618      	mov	r0, r3
 8004b42:	f7fd faeb 	bl	800211c <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004b4c:	f003 0304 	and.w	r3, r3, #4
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d005      	beq.n	8004b60 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 8004b54:	683a      	ldr	r2, [r7, #0]
 8004b56:	6879      	ldr	r1, [r7, #4]
 8004b58:	68f8      	ldr	r0, [r7, #12]
 8004b5a:	f7ff ffc3 	bl	8004ae4 <prvReloadTimer>
 8004b5e:	e008      	b.n	8004b72 <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004b66:	f023 0301 	bic.w	r3, r3, #1
 8004b6a:	b2da      	uxtb	r2, r3
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	6a1b      	ldr	r3, [r3, #32]
 8004b76:	68f8      	ldr	r0, [r7, #12]
 8004b78:	4798      	blx	r3
    }
 8004b7a:	bf00      	nop
 8004b7c:	3710      	adds	r7, #16
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	bd80      	pop	{r7, pc}
 8004b82:	bf00      	nop
 8004b84:	20001328 	.word	0x20001328

08004b88 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	b084      	sub	sp, #16
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]

        for( ; configCONTROL_INFINITE_LOOP(); )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004b90:	f107 0308 	add.w	r3, r7, #8
 8004b94:	4618      	mov	r0, r3
 8004b96:	f000 f859 	bl	8004c4c <prvGetNextExpireTime>
 8004b9a:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004b9c:	68bb      	ldr	r3, [r7, #8]
 8004b9e:	4619      	mov	r1, r3
 8004ba0:	68f8      	ldr	r0, [r7, #12]
 8004ba2:	f000 f805 	bl	8004bb0 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8004ba6:	f000 f8d5 	bl	8004d54 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004baa:	bf00      	nop
 8004bac:	e7f0      	b.n	8004b90 <prvTimerTask+0x8>
	...

08004bb0 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	b084      	sub	sp, #16
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
 8004bb8:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8004bba:	f7fe feb9 	bl	8003930 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004bbe:	f107 0308 	add.w	r3, r7, #8
 8004bc2:	4618      	mov	r0, r3
 8004bc4:	f000 f864 	bl	8004c90 <prvSampleTimeNow>
 8004bc8:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8004bca:	68bb      	ldr	r3, [r7, #8]
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d130      	bne.n	8004c32 <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004bd0:	683b      	ldr	r3, [r7, #0]
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d10a      	bne.n	8004bec <prvProcessTimerOrBlockTask+0x3c>
 8004bd6:	687a      	ldr	r2, [r7, #4]
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	429a      	cmp	r2, r3
 8004bdc:	d806      	bhi.n	8004bec <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8004bde:	f7fe feb5 	bl	800394c <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004be2:	68f9      	ldr	r1, [r7, #12]
 8004be4:	6878      	ldr	r0, [r7, #4]
 8004be6:	f7ff ff9f 	bl	8004b28 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8004bea:	e024      	b.n	8004c36 <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d008      	beq.n	8004c04 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004bf2:	4b13      	ldr	r3, [pc, #76]	@ (8004c40 <prvProcessTimerOrBlockTask+0x90>)
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d101      	bne.n	8004c00 <prvProcessTimerOrBlockTask+0x50>
 8004bfc:	2301      	movs	r3, #1
 8004bfe:	e000      	b.n	8004c02 <prvProcessTimerOrBlockTask+0x52>
 8004c00:	2300      	movs	r3, #0
 8004c02:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004c04:	4b0f      	ldr	r3, [pc, #60]	@ (8004c44 <prvProcessTimerOrBlockTask+0x94>)
 8004c06:	6818      	ldr	r0, [r3, #0]
 8004c08:	687a      	ldr	r2, [r7, #4]
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	1ad3      	subs	r3, r2, r3
 8004c0e:	683a      	ldr	r2, [r7, #0]
 8004c10:	4619      	mov	r1, r3
 8004c12:	f7fe fb19 	bl	8003248 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8004c16:	f7fe fe99 	bl	800394c <xTaskResumeAll>
 8004c1a:	4603      	mov	r3, r0
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d10a      	bne.n	8004c36 <prvProcessTimerOrBlockTask+0x86>
                        taskYIELD_WITHIN_API();
 8004c20:	4b09      	ldr	r3, [pc, #36]	@ (8004c48 <prvProcessTimerOrBlockTask+0x98>)
 8004c22:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004c26:	601a      	str	r2, [r3, #0]
 8004c28:	f3bf 8f4f 	dsb	sy
 8004c2c:	f3bf 8f6f 	isb	sy
    }
 8004c30:	e001      	b.n	8004c36 <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 8004c32:	f7fe fe8b 	bl	800394c <xTaskResumeAll>
    }
 8004c36:	bf00      	nop
 8004c38:	3710      	adds	r7, #16
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	bd80      	pop	{r7, pc}
 8004c3e:	bf00      	nop
 8004c40:	2000132c 	.word	0x2000132c
 8004c44:	20001330 	.word	0x20001330
 8004c48:	e000ed04 	.word	0xe000ed04

08004c4c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8004c4c:	b480      	push	{r7}
 8004c4e:	b085      	sub	sp, #20
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004c54:	4b0d      	ldr	r3, [pc, #52]	@ (8004c8c <prvGetNextExpireTime+0x40>)
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d101      	bne.n	8004c62 <prvGetNextExpireTime+0x16>
 8004c5e:	2201      	movs	r2, #1
 8004c60:	e000      	b.n	8004c64 <prvGetNextExpireTime+0x18>
 8004c62:	2200      	movs	r2, #0
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d105      	bne.n	8004c7c <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004c70:	4b06      	ldr	r3, [pc, #24]	@ (8004c8c <prvGetNextExpireTime+0x40>)
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	68db      	ldr	r3, [r3, #12]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	60fb      	str	r3, [r7, #12]
 8004c7a:	e001      	b.n	8004c80 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8004c7c:	2300      	movs	r3, #0
 8004c7e:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8004c80:	68fb      	ldr	r3, [r7, #12]
    }
 8004c82:	4618      	mov	r0, r3
 8004c84:	3714      	adds	r7, #20
 8004c86:	46bd      	mov	sp, r7
 8004c88:	bc80      	pop	{r7}
 8004c8a:	4770      	bx	lr
 8004c8c:	20001328 	.word	0x20001328

08004c90 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8004c90:	b580      	push	{r7, lr}
 8004c92:	b084      	sub	sp, #16
 8004c94:	af00      	add	r7, sp, #0
 8004c96:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U;

        xTimeNow = xTaskGetTickCount();
 8004c98:	f7fe ff6a 	bl	8003b70 <xTaskGetTickCount>
 8004c9c:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8004c9e:	4b0b      	ldr	r3, [pc, #44]	@ (8004ccc <prvSampleTimeNow+0x3c>)
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	68fa      	ldr	r2, [r7, #12]
 8004ca4:	429a      	cmp	r2, r3
 8004ca6:	d205      	bcs.n	8004cb4 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8004ca8:	f000 f938 	bl	8004f1c <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2201      	movs	r2, #1
 8004cb0:	601a      	str	r2, [r3, #0]
 8004cb2:	e002      	b.n	8004cba <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8004cba:	4a04      	ldr	r2, [pc, #16]	@ (8004ccc <prvSampleTimeNow+0x3c>)
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
    }
 8004cc2:	4618      	mov	r0, r3
 8004cc4:	3710      	adds	r7, #16
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	bd80      	pop	{r7, pc}
 8004cca:	bf00      	nop
 8004ccc:	20001338 	.word	0x20001338

08004cd0 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b086      	sub	sp, #24
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	60f8      	str	r0, [r7, #12]
 8004cd8:	60b9      	str	r1, [r7, #8]
 8004cda:	607a      	str	r2, [r7, #4]
 8004cdc:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8004cde:	2300      	movs	r3, #0
 8004ce0:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	68ba      	ldr	r2, [r7, #8]
 8004ce6:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	68fa      	ldr	r2, [r7, #12]
 8004cec:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8004cee:	68ba      	ldr	r2, [r7, #8]
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	429a      	cmp	r2, r3
 8004cf4:	d812      	bhi.n	8004d1c <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
 8004cf6:	687a      	ldr	r2, [r7, #4]
 8004cf8:	683b      	ldr	r3, [r7, #0]
 8004cfa:	1ad2      	subs	r2, r2, r3
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	699b      	ldr	r3, [r3, #24]
 8004d00:	429a      	cmp	r2, r3
 8004d02:	d302      	bcc.n	8004d0a <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8004d04:	2301      	movs	r3, #1
 8004d06:	617b      	str	r3, [r7, #20]
 8004d08:	e01b      	b.n	8004d42 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004d0a:	4b10      	ldr	r3, [pc, #64]	@ (8004d4c <prvInsertTimerInActiveList+0x7c>)
 8004d0c:	681a      	ldr	r2, [r3, #0]
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	3304      	adds	r3, #4
 8004d12:	4619      	mov	r1, r3
 8004d14:	4610      	mov	r0, r2
 8004d16:	f7fd f9c6 	bl	80020a6 <vListInsert>
 8004d1a:	e012      	b.n	8004d42 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004d1c:	687a      	ldr	r2, [r7, #4]
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	429a      	cmp	r2, r3
 8004d22:	d206      	bcs.n	8004d32 <prvInsertTimerInActiveList+0x62>
 8004d24:	68ba      	ldr	r2, [r7, #8]
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	429a      	cmp	r2, r3
 8004d2a:	d302      	bcc.n	8004d32 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8004d2c:	2301      	movs	r3, #1
 8004d2e:	617b      	str	r3, [r7, #20]
 8004d30:	e007      	b.n	8004d42 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004d32:	4b07      	ldr	r3, [pc, #28]	@ (8004d50 <prvInsertTimerInActiveList+0x80>)
 8004d34:	681a      	ldr	r2, [r3, #0]
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	3304      	adds	r3, #4
 8004d3a:	4619      	mov	r1, r3
 8004d3c:	4610      	mov	r0, r2
 8004d3e:	f7fd f9b2 	bl	80020a6 <vListInsert>
            }
        }

        return xProcessTimerNow;
 8004d42:	697b      	ldr	r3, [r7, #20]
    }
 8004d44:	4618      	mov	r0, r3
 8004d46:	3718      	adds	r7, #24
 8004d48:	46bd      	mov	sp, r7
 8004d4a:	bd80      	pop	{r7, pc}
 8004d4c:	2000132c 	.word	0x2000132c
 8004d50:	20001328 	.word	0x20001328

08004d54 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8004d54:	b580      	push	{r7, lr}
 8004d56:	b08a      	sub	sp, #40	@ 0x28
 8004d58:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage = { 0 };
 8004d5a:	1d3b      	adds	r3, r7, #4
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	601a      	str	r2, [r3, #0]
 8004d60:	605a      	str	r2, [r3, #4]
 8004d62:	609a      	str	r2, [r3, #8]
 8004d64:	60da      	str	r2, [r3, #12]
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 8004d66:	e0c7      	b.n	8004ef8 <prvProcessReceivedCommands+0x1a4>
        {
            #if ( INCLUDE_xTimerPendFunctionCall == 1 )
            {
                /* Negative commands are pended function calls rather than timer
                 * commands. */
                if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	da19      	bge.n	8004da2 <prvProcessReceivedCommands+0x4e>
                {
                    const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8004d6e:	1d3b      	adds	r3, r7, #4
 8004d70:	3304      	adds	r3, #4
 8004d72:	627b      	str	r3, [r7, #36]	@ 0x24

                    /* The timer uses the xCallbackParameters member to request a
                     * callback be executed.  Check the callback is not NULL. */
                    configASSERT( pxCallback );
 8004d74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d10b      	bne.n	8004d92 <prvProcessReceivedCommands+0x3e>
    __asm volatile
 8004d7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d7e:	f383 8811 	msr	BASEPRI, r3
 8004d82:	f3bf 8f6f 	isb	sy
 8004d86:	f3bf 8f4f 	dsb	sy
 8004d8a:	61bb      	str	r3, [r7, #24]
}
 8004d8c:	bf00      	nop
 8004d8e:	bf00      	nop
 8004d90:	e7fd      	b.n	8004d8e <prvProcessReceivedCommands+0x3a>

                    /* Call the function. */
                    pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8004d92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d98:	6850      	ldr	r0, [r2, #4]
 8004d9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d9c:	6892      	ldr	r2, [r2, #8]
 8004d9e:	4611      	mov	r1, r2
 8004da0:	4798      	blx	r3
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	f2c0 80a7 	blt.w	8004ef8 <prvProcessReceivedCommands+0x1a4>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	623b      	str	r3, [r7, #32]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 8004dae:	6a3b      	ldr	r3, [r7, #32]
 8004db0:	695b      	ldr	r3, [r3, #20]
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d004      	beq.n	8004dc0 <prvProcessReceivedCommands+0x6c>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004db6:	6a3b      	ldr	r3, [r7, #32]
 8004db8:	3304      	adds	r3, #4
 8004dba:	4618      	mov	r0, r3
 8004dbc:	f7fd f9ae 	bl	800211c <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004dc0:	463b      	mov	r3, r7
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	f7ff ff64 	bl	8004c90 <prvSampleTimeNow>
 8004dc8:	61f8      	str	r0, [r7, #28]

                switch( xMessage.xMessageID )
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	3b01      	subs	r3, #1
 8004dce:	2b08      	cmp	r3, #8
 8004dd0:	f200 808f 	bhi.w	8004ef2 <prvProcessReceivedCommands+0x19e>
 8004dd4:	a201      	add	r2, pc, #4	@ (adr r2, 8004ddc <prvProcessReceivedCommands+0x88>)
 8004dd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dda:	bf00      	nop
 8004ddc:	08004e01 	.word	0x08004e01
 8004de0:	08004e01 	.word	0x08004e01
 8004de4:	08004e69 	.word	0x08004e69
 8004de8:	08004e7d 	.word	0x08004e7d
 8004dec:	08004ec9 	.word	0x08004ec9
 8004df0:	08004e01 	.word	0x08004e01
 8004df4:	08004e01 	.word	0x08004e01
 8004df8:	08004e69 	.word	0x08004e69
 8004dfc:	08004e7d 	.word	0x08004e7d
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 8004e00:	6a3b      	ldr	r3, [r7, #32]
 8004e02:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004e06:	f043 0301 	orr.w	r3, r3, #1
 8004e0a:	b2da      	uxtb	r2, r3
 8004e0c:	6a3b      	ldr	r3, [r7, #32]
 8004e0e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004e12:	68ba      	ldr	r2, [r7, #8]
 8004e14:	6a3b      	ldr	r3, [r7, #32]
 8004e16:	699b      	ldr	r3, [r3, #24]
 8004e18:	18d1      	adds	r1, r2, r3
 8004e1a:	68bb      	ldr	r3, [r7, #8]
 8004e1c:	69fa      	ldr	r2, [r7, #28]
 8004e1e:	6a38      	ldr	r0, [r7, #32]
 8004e20:	f7ff ff56 	bl	8004cd0 <prvInsertTimerInActiveList>
 8004e24:	4603      	mov	r3, r0
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d065      	beq.n	8004ef6 <prvProcessReceivedCommands+0x1a2>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 8004e2a:	6a3b      	ldr	r3, [r7, #32]
 8004e2c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004e30:	f003 0304 	and.w	r3, r3, #4
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d009      	beq.n	8004e4c <prvProcessReceivedCommands+0xf8>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 8004e38:	68ba      	ldr	r2, [r7, #8]
 8004e3a:	6a3b      	ldr	r3, [r7, #32]
 8004e3c:	699b      	ldr	r3, [r3, #24]
 8004e3e:	4413      	add	r3, r2
 8004e40:	69fa      	ldr	r2, [r7, #28]
 8004e42:	4619      	mov	r1, r3
 8004e44:	6a38      	ldr	r0, [r7, #32]
 8004e46:	f7ff fe4d 	bl	8004ae4 <prvReloadTimer>
 8004e4a:	e008      	b.n	8004e5e <prvProcessReceivedCommands+0x10a>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8004e4c:	6a3b      	ldr	r3, [r7, #32]
 8004e4e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004e52:	f023 0301 	bic.w	r3, r3, #1
 8004e56:	b2da      	uxtb	r2, r3
 8004e58:	6a3b      	ldr	r3, [r7, #32]
 8004e5a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004e5e:	6a3b      	ldr	r3, [r7, #32]
 8004e60:	6a1b      	ldr	r3, [r3, #32]
 8004e62:	6a38      	ldr	r0, [r7, #32]
 8004e64:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 8004e66:	e046      	b.n	8004ef6 <prvProcessReceivedCommands+0x1a2>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8004e68:	6a3b      	ldr	r3, [r7, #32]
 8004e6a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004e6e:	f023 0301 	bic.w	r3, r3, #1
 8004e72:	b2da      	uxtb	r2, r3
 8004e74:	6a3b      	ldr	r3, [r7, #32]
 8004e76:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8004e7a:	e03d      	b.n	8004ef8 <prvProcessReceivedCommands+0x1a4>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 8004e7c:	6a3b      	ldr	r3, [r7, #32]
 8004e7e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004e82:	f043 0301 	orr.w	r3, r3, #1
 8004e86:	b2da      	uxtb	r2, r3
 8004e88:	6a3b      	ldr	r3, [r7, #32]
 8004e8a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004e8e:	68ba      	ldr	r2, [r7, #8]
 8004e90:	6a3b      	ldr	r3, [r7, #32]
 8004e92:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004e94:	6a3b      	ldr	r3, [r7, #32]
 8004e96:	699b      	ldr	r3, [r3, #24]
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d10b      	bne.n	8004eb4 <prvProcessReceivedCommands+0x160>
    __asm volatile
 8004e9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ea0:	f383 8811 	msr	BASEPRI, r3
 8004ea4:	f3bf 8f6f 	isb	sy
 8004ea8:	f3bf 8f4f 	dsb	sy
 8004eac:	617b      	str	r3, [r7, #20]
}
 8004eae:	bf00      	nop
 8004eb0:	bf00      	nop
 8004eb2:	e7fd      	b.n	8004eb0 <prvProcessReceivedCommands+0x15c>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004eb4:	6a3b      	ldr	r3, [r7, #32]
 8004eb6:	699a      	ldr	r2, [r3, #24]
 8004eb8:	69fb      	ldr	r3, [r7, #28]
 8004eba:	18d1      	adds	r1, r2, r3
 8004ebc:	69fb      	ldr	r3, [r7, #28]
 8004ebe:	69fa      	ldr	r2, [r7, #28]
 8004ec0:	6a38      	ldr	r0, [r7, #32]
 8004ec2:	f7ff ff05 	bl	8004cd0 <prvInsertTimerInActiveList>
                        break;
 8004ec6:	e017      	b.n	8004ef8 <prvProcessReceivedCommands+0x1a4>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8004ec8:	6a3b      	ldr	r3, [r7, #32]
 8004eca:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004ece:	f003 0302 	and.w	r3, r3, #2
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d103      	bne.n	8004ede <prvProcessReceivedCommands+0x18a>
                            {
                                vPortFree( pxTimer );
 8004ed6:	6a38      	ldr	r0, [r7, #32]
 8004ed8:	f000 fc04 	bl	80056e4 <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8004edc:	e00c      	b.n	8004ef8 <prvProcessReceivedCommands+0x1a4>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8004ede:	6a3b      	ldr	r3, [r7, #32]
 8004ee0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004ee4:	f023 0301 	bic.w	r3, r3, #1
 8004ee8:	b2da      	uxtb	r2, r3
 8004eea:	6a3b      	ldr	r3, [r7, #32]
 8004eec:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8004ef0:	e002      	b.n	8004ef8 <prvProcessReceivedCommands+0x1a4>

                    default:
                        /* Don't expect to get here. */
                        break;
 8004ef2:	bf00      	nop
 8004ef4:	e000      	b.n	8004ef8 <prvProcessReceivedCommands+0x1a4>
                        break;
 8004ef6:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 8004ef8:	4b07      	ldr	r3, [pc, #28]	@ (8004f18 <prvProcessReceivedCommands+0x1c4>)
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	1d39      	adds	r1, r7, #4
 8004efe:	2200      	movs	r2, #0
 8004f00:	4618      	mov	r0, r3
 8004f02:	f7fd fceb 	bl	80028dc <xQueueReceive>
 8004f06:	4603      	mov	r3, r0
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	f47f af2d 	bne.w	8004d68 <prvProcessReceivedCommands+0x14>
                }
            }
        }
    }
 8004f0e:	bf00      	nop
 8004f10:	bf00      	nop
 8004f12:	3728      	adds	r7, #40	@ 0x28
 8004f14:	46bd      	mov	sp, r7
 8004f16:	bd80      	pop	{r7, pc}
 8004f18:	20001330 	.word	0x20001330

08004f1c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	b082      	sub	sp, #8
 8004f20:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004f22:	e009      	b.n	8004f38 <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004f24:	4b0e      	ldr	r3, [pc, #56]	@ (8004f60 <prvSwitchTimerLists+0x44>)
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	68db      	ldr	r3, [r3, #12]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 8004f2e:	f04f 31ff 	mov.w	r1, #4294967295
 8004f32:	6838      	ldr	r0, [r7, #0]
 8004f34:	f7ff fdf8 	bl	8004b28 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004f38:	4b09      	ldr	r3, [pc, #36]	@ (8004f60 <prvSwitchTimerLists+0x44>)
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d1f0      	bne.n	8004f24 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 8004f42:	4b07      	ldr	r3, [pc, #28]	@ (8004f60 <prvSwitchTimerLists+0x44>)
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 8004f48:	4b06      	ldr	r3, [pc, #24]	@ (8004f64 <prvSwitchTimerLists+0x48>)
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	4a04      	ldr	r2, [pc, #16]	@ (8004f60 <prvSwitchTimerLists+0x44>)
 8004f4e:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8004f50:	4a04      	ldr	r2, [pc, #16]	@ (8004f64 <prvSwitchTimerLists+0x48>)
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6013      	str	r3, [r2, #0]
    }
 8004f56:	bf00      	nop
 8004f58:	3708      	adds	r7, #8
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	bd80      	pop	{r7, pc}
 8004f5e:	bf00      	nop
 8004f60:	20001328 	.word	0x20001328
 8004f64:	2000132c 	.word	0x2000132c

08004f68 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	b082      	sub	sp, #8
 8004f6c:	af02      	add	r7, sp, #8
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8004f6e:	f000 f97b 	bl	8005268 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8004f72:	4b15      	ldr	r3, [pc, #84]	@ (8004fc8 <prvCheckForValidListAndQueue+0x60>)
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d120      	bne.n	8004fbc <prvCheckForValidListAndQueue+0x54>
            {
                vListInitialise( &xActiveTimerList1 );
 8004f7a:	4814      	ldr	r0, [pc, #80]	@ (8004fcc <prvCheckForValidListAndQueue+0x64>)
 8004f7c:	f7fd f862 	bl	8002044 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8004f80:	4813      	ldr	r0, [pc, #76]	@ (8004fd0 <prvCheckForValidListAndQueue+0x68>)
 8004f82:	f7fd f85f 	bl	8002044 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8004f86:	4b13      	ldr	r3, [pc, #76]	@ (8004fd4 <prvCheckForValidListAndQueue+0x6c>)
 8004f88:	4a10      	ldr	r2, [pc, #64]	@ (8004fcc <prvCheckForValidListAndQueue+0x64>)
 8004f8a:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8004f8c:	4b12      	ldr	r3, [pc, #72]	@ (8004fd8 <prvCheckForValidListAndQueue+0x70>)
 8004f8e:	4a10      	ldr	r2, [pc, #64]	@ (8004fd0 <prvCheckForValidListAndQueue+0x68>)
 8004f90:	601a      	str	r2, [r3, #0]
                    /* The timer queue is allocated statically in case
                     * configSUPPORT_DYNAMIC_ALLOCATION is 0. */
                    PRIVILEGED_DATA static StaticQueue_t xStaticTimerQueue;
                    PRIVILEGED_DATA static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ];

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004f92:	2300      	movs	r3, #0
 8004f94:	9300      	str	r3, [sp, #0]
 8004f96:	4b11      	ldr	r3, [pc, #68]	@ (8004fdc <prvCheckForValidListAndQueue+0x74>)
 8004f98:	4a11      	ldr	r2, [pc, #68]	@ (8004fe0 <prvCheckForValidListAndQueue+0x78>)
 8004f9a:	2110      	movs	r1, #16
 8004f9c:	200a      	movs	r0, #10
 8004f9e:	f7fd f983 	bl	80022a8 <xQueueGenericCreateStatic>
 8004fa2:	4603      	mov	r3, r0
 8004fa4:	4a08      	ldr	r2, [pc, #32]	@ (8004fc8 <prvCheckForValidListAndQueue+0x60>)
 8004fa6:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 8004fa8:	4b07      	ldr	r3, [pc, #28]	@ (8004fc8 <prvCheckForValidListAndQueue+0x60>)
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d005      	beq.n	8004fbc <prvCheckForValidListAndQueue+0x54>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004fb0:	4b05      	ldr	r3, [pc, #20]	@ (8004fc8 <prvCheckForValidListAndQueue+0x60>)
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	490b      	ldr	r1, [pc, #44]	@ (8004fe4 <prvCheckForValidListAndQueue+0x7c>)
 8004fb6:	4618      	mov	r0, r3
 8004fb8:	f7fe f8bc 	bl	8003134 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8004fbc:	f000 f984 	bl	80052c8 <vPortExitCritical>
    }
 8004fc0:	bf00      	nop
 8004fc2:	46bd      	mov	sp, r7
 8004fc4:	bd80      	pop	{r7, pc}
 8004fc6:	bf00      	nop
 8004fc8:	20001330 	.word	0x20001330
 8004fcc:	20001300 	.word	0x20001300
 8004fd0:	20001314 	.word	0x20001314
 8004fd4:	20001328 	.word	0x20001328
 8004fd8:	2000132c 	.word	0x2000132c
 8004fdc:	200013dc 	.word	0x200013dc
 8004fe0:	2000133c 	.word	0x2000133c
 8004fe4:	08007e54 	.word	0x08007e54

08004fe8 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8004fe8:	b480      	push	{r7}
 8004fea:	b085      	sub	sp, #20
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	60f8      	str	r0, [r7, #12]
 8004ff0:	60b9      	str	r1, [r7, #8]
 8004ff2:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */
    pxTopOfStack--;                                                      /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	3b04      	subs	r3, #4
 8004ff8:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005000:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	3b04      	subs	r3, #4
 8005006:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8005008:	68bb      	ldr	r3, [r7, #8]
 800500a:	f023 0201 	bic.w	r2, r3, #1
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	3b04      	subs	r3, #4
 8005016:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8005018:	4a08      	ldr	r2, [pc, #32]	@ (800503c <pxPortInitialiseStack+0x54>)
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 5;                                                   /* R12, R3, R2 and R1. */
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	3b14      	subs	r3, #20
 8005022:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters;                        /* R0 */
 8005024:	687a      	ldr	r2, [r7, #4]
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 8;                                                   /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	3b20      	subs	r3, #32
 800502e:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8005030:	68fb      	ldr	r3, [r7, #12]
}
 8005032:	4618      	mov	r0, r3
 8005034:	3714      	adds	r7, #20
 8005036:	46bd      	mov	sp, r7
 8005038:	bc80      	pop	{r7}
 800503a:	4770      	bx	lr
 800503c:	08005041 	.word	0x08005041

08005040 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005040:	b480      	push	{r7}
 8005042:	b085      	sub	sp, #20
 8005044:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0UL;
 8005046:	2300      	movs	r3, #0
 8005048:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 800504a:	4b12      	ldr	r3, [pc, #72]	@ (8005094 <prvTaskExitError+0x54>)
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005052:	d00b      	beq.n	800506c <prvTaskExitError+0x2c>
    __asm volatile
 8005054:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005058:	f383 8811 	msr	BASEPRI, r3
 800505c:	f3bf 8f6f 	isb	sy
 8005060:	f3bf 8f4f 	dsb	sy
 8005064:	60fb      	str	r3, [r7, #12]
}
 8005066:	bf00      	nop
 8005068:	bf00      	nop
 800506a:	e7fd      	b.n	8005068 <prvTaskExitError+0x28>
    __asm volatile
 800506c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005070:	f383 8811 	msr	BASEPRI, r3
 8005074:	f3bf 8f6f 	isb	sy
 8005078:	f3bf 8f4f 	dsb	sy
 800507c:	60bb      	str	r3, [r7, #8]
}
 800507e:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8005080:	bf00      	nop
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	2b00      	cmp	r3, #0
 8005086:	d0fc      	beq.n	8005082 <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8005088:	bf00      	nop
 800508a:	bf00      	nop
 800508c:	3714      	adds	r7, #20
 800508e:	46bd      	mov	sp, r7
 8005090:	bc80      	pop	{r7}
 8005092:	4770      	bx	lr
 8005094:	20000010 	.word	0x20000010
	...

080050a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 80050a0:	4b07      	ldr	r3, [pc, #28]	@ (80050c0 <pxCurrentTCBConst2>)
 80050a2:	6819      	ldr	r1, [r3, #0]
 80050a4:	6808      	ldr	r0, [r1, #0]
 80050a6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80050aa:	f380 8809 	msr	PSP, r0
 80050ae:	f3bf 8f6f 	isb	sy
 80050b2:	f04f 0000 	mov.w	r0, #0
 80050b6:	f380 8811 	msr	BASEPRI, r0
 80050ba:	f04e 0e0d 	orr.w	lr, lr, #13
 80050be:	4770      	bx	lr

080050c0 <pxCurrentTCBConst2>:
 80050c0:	20000e00 	.word	0x20000e00
        "   bx r14                          \n"
        "                                   \n"
        "   .align 4                        \n"
        "pxCurrentTCBConst2: .word pxCurrentTCB             \n"
        );
}
 80050c4:	bf00      	nop
 80050c6:	bf00      	nop

080050c8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
    __asm volatile (
 80050c8:	4806      	ldr	r0, [pc, #24]	@ (80050e4 <prvPortStartFirstTask+0x1c>)
 80050ca:	6800      	ldr	r0, [r0, #0]
 80050cc:	6800      	ldr	r0, [r0, #0]
 80050ce:	f380 8808 	msr	MSP, r0
 80050d2:	b662      	cpsie	i
 80050d4:	b661      	cpsie	f
 80050d6:	f3bf 8f4f 	dsb	sy
 80050da:	f3bf 8f6f 	isb	sy
 80050de:	df00      	svc	0
 80050e0:	bf00      	nop
 80050e2:	0000      	.short	0x0000
 80050e4:	e000ed08 	.word	0xe000ed08
        " isb                   \n"
        " svc 0                 \n" /* System call to start first task. */
        " nop                   \n"
        " .ltorg                \n"
        );
}
 80050e8:	bf00      	nop
 80050ea:	bf00      	nop

080050ec <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80050ec:	b580      	push	{r7, lr}
 80050ee:	b08a      	sub	sp, #40	@ 0x28
 80050f0:	af00      	add	r7, sp, #0
     * configCHECK_HANDLER_INSTALLATION to 0 in their FreeRTOSConfig.h. Direct
     * routing, which is validated here when configCHECK_HANDLER_INSTALLATION
     * is 1, should be preferred when possible. */
    #if ( configCHECK_HANDLER_INSTALLATION == 1 )
    {
        const portISR_t * const pxVectorTable = portSCB_VTOR_REG;
 80050f2:	4b54      	ldr	r3, [pc, #336]	@ (8005244 <xPortStartScheduler+0x158>)
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	627b      	str	r3, [r7, #36]	@ 0x24
         * https://www.FreeRTOS.org/FAQHelp.html.
         *
         * Systems with a configurable address for the interrupt vector table
         * can also encounter assertion failures or even system faults here if
         * VTOR is not set correctly to point to the application's vector table. */
        configASSERT( pxVectorTable[ portVECTOR_INDEX_SVC ] == vPortSVCHandler );
 80050f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050fa:	332c      	adds	r3, #44	@ 0x2c
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	4a52      	ldr	r2, [pc, #328]	@ (8005248 <xPortStartScheduler+0x15c>)
 8005100:	4293      	cmp	r3, r2
 8005102:	d00b      	beq.n	800511c <xPortStartScheduler+0x30>
    __asm volatile
 8005104:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005108:	f383 8811 	msr	BASEPRI, r3
 800510c:	f3bf 8f6f 	isb	sy
 8005110:	f3bf 8f4f 	dsb	sy
 8005114:	61bb      	str	r3, [r7, #24]
}
 8005116:	bf00      	nop
 8005118:	bf00      	nop
 800511a:	e7fd      	b.n	8005118 <xPortStartScheduler+0x2c>
        configASSERT( pxVectorTable[ portVECTOR_INDEX_PENDSV ] == xPortPendSVHandler );
 800511c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800511e:	3338      	adds	r3, #56	@ 0x38
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	4a4a      	ldr	r2, [pc, #296]	@ (800524c <xPortStartScheduler+0x160>)
 8005124:	4293      	cmp	r3, r2
 8005126:	d00b      	beq.n	8005140 <xPortStartScheduler+0x54>
    __asm volatile
 8005128:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800512c:	f383 8811 	msr	BASEPRI, r3
 8005130:	f3bf 8f6f 	isb	sy
 8005134:	f3bf 8f4f 	dsb	sy
 8005138:	61fb      	str	r3, [r7, #28]
}
 800513a:	bf00      	nop
 800513c:	bf00      	nop
 800513e:	e7fd      	b.n	800513c <xPortStartScheduler+0x50>
    #endif /* configCHECK_HANDLER_INSTALLATION */

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint8_t ucOriginalPriority;
        volatile uint32_t ulImplementedPrioBits = 0;
 8005140:	2300      	movs	r3, #0
 8005142:	60bb      	str	r3, [r7, #8]
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005144:	4b42      	ldr	r3, [pc, #264]	@ (8005250 <xPortStartScheduler+0x164>)
 8005146:	623b      	str	r3, [r7, #32]
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ucOriginalPriority = *pucFirstUserPriorityRegister;
 8005148:	6a3b      	ldr	r3, [r7, #32]
 800514a:	781b      	ldrb	r3, [r3, #0]
 800514c:	b2db      	uxtb	r3, r3
 800514e:	73fb      	strb	r3, [r7, #15]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005150:	6a3b      	ldr	r3, [r7, #32]
 8005152:	22ff      	movs	r2, #255	@ 0xff
 8005154:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005156:	6a3b      	ldr	r3, [r7, #32]
 8005158:	781b      	ldrb	r3, [r3, #0]
 800515a:	b2db      	uxtb	r3, r3
 800515c:	71fb      	strb	r3, [r7, #7]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800515e:	79fb      	ldrb	r3, [r7, #7]
 8005160:	b2db      	uxtb	r3, r3
 8005162:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005166:	b2da      	uxtb	r2, r3
 8005168:	4b3a      	ldr	r3, [pc, #232]	@ (8005254 <xPortStartScheduler+0x168>)
 800516a:	701a      	strb	r2, [r3, #0]
         * accounting for the number of priority bits supported by the
         * hardware. A priority of 0 is invalid because setting the BASEPRI
         * register to 0 unmasks all interrupts, and interrupts with priority 0
         * cannot be masked using BASEPRI.
         * See https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        configASSERT( ucMaxSysCallPriority );
 800516c:	4b39      	ldr	r3, [pc, #228]	@ (8005254 <xPortStartScheduler+0x168>)
 800516e:	781b      	ldrb	r3, [r3, #0]
 8005170:	2b00      	cmp	r3, #0
 8005172:	d10b      	bne.n	800518c <xPortStartScheduler+0xa0>
    __asm volatile
 8005174:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005178:	f383 8811 	msr	BASEPRI, r3
 800517c:	f3bf 8f6f 	isb	sy
 8005180:	f3bf 8f4f 	dsb	sy
 8005184:	617b      	str	r3, [r7, #20]
}
 8005186:	bf00      	nop
 8005188:	bf00      	nop
 800518a:	e7fd      	b.n	8005188 <xPortStartScheduler+0x9c>

        /* Check that the bits not implemented in hardware are zero in
         * configMAX_SYSCALL_INTERRUPT_PRIORITY. */
        configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & ( ~ucMaxPriorityValue ) ) == 0U );
 800518c:	79fb      	ldrb	r3, [r7, #7]
 800518e:	b2db      	uxtb	r3, r3
 8005190:	43db      	mvns	r3, r3
 8005192:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005196:	2b00      	cmp	r3, #0
 8005198:	d013      	beq.n	80051c2 <xPortStartScheduler+0xd6>
    __asm volatile
 800519a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800519e:	f383 8811 	msr	BASEPRI, r3
 80051a2:	f3bf 8f6f 	isb	sy
 80051a6:	f3bf 8f4f 	dsb	sy
 80051aa:	613b      	str	r3, [r7, #16]
}
 80051ac:	bf00      	nop
 80051ae:	bf00      	nop
 80051b0:	e7fd      	b.n	80051ae <xPortStartScheduler+0xc2>
        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
        {
            ulImplementedPrioBits++;
 80051b2:	68bb      	ldr	r3, [r7, #8]
 80051b4:	3301      	adds	r3, #1
 80051b6:	60bb      	str	r3, [r7, #8]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80051b8:	79fb      	ldrb	r3, [r7, #7]
 80051ba:	b2db      	uxtb	r3, r3
 80051bc:	005b      	lsls	r3, r3, #1
 80051be:	b2db      	uxtb	r3, r3
 80051c0:	71fb      	strb	r3, [r7, #7]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80051c2:	79fb      	ldrb	r3, [r7, #7]
 80051c4:	b2db      	uxtb	r3, r3
 80051c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80051ca:	2b80      	cmp	r3, #128	@ 0x80
 80051cc:	d0f1      	beq.n	80051b2 <xPortStartScheduler+0xc6>
        }

        if( ulImplementedPrioBits == 8 )
 80051ce:	68bb      	ldr	r3, [r7, #8]
 80051d0:	2b08      	cmp	r3, #8
 80051d2:	d103      	bne.n	80051dc <xPortStartScheduler+0xf0>
             *
             * The following assert ensures that the sub-priority bit in the
             * configMAX_SYSCALL_INTERRUPT_PRIORITY is clear to avoid the above mentioned
             * confusion. */
            configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & 0x1U ) == 0U );
            ulMaxPRIGROUPValue = 0;
 80051d4:	4b20      	ldr	r3, [pc, #128]	@ (8005258 <xPortStartScheduler+0x16c>)
 80051d6:	2200      	movs	r2, #0
 80051d8:	601a      	str	r2, [r3, #0]
 80051da:	e004      	b.n	80051e6 <xPortStartScheduler+0xfa>
        }
        else
        {
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS - ulImplementedPrioBits;
 80051dc:	68bb      	ldr	r3, [r7, #8]
 80051de:	f1c3 0307 	rsb	r3, r3, #7
 80051e2:	4a1d      	ldr	r2, [pc, #116]	@ (8005258 <xPortStartScheduler+0x16c>)
 80051e4:	6013      	str	r3, [r2, #0]
        }

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80051e6:	4b1c      	ldr	r3, [pc, #112]	@ (8005258 <xPortStartScheduler+0x16c>)
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	021b      	lsls	r3, r3, #8
 80051ec:	4a1a      	ldr	r2, [pc, #104]	@ (8005258 <xPortStartScheduler+0x16c>)
 80051ee:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80051f0:	4b19      	ldr	r3, [pc, #100]	@ (8005258 <xPortStartScheduler+0x16c>)
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80051f8:	4a17      	ldr	r2, [pc, #92]	@ (8005258 <xPortStartScheduler+0x16c>)
 80051fa:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ucOriginalPriority;
 80051fc:	7bfb      	ldrb	r3, [r7, #15]
 80051fe:	b2da      	uxtb	r2, r3
 8005200:	6a3b      	ldr	r3, [r7, #32]
 8005202:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts, and make SVCall
     * the highest priority. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8005204:	4b15      	ldr	r3, [pc, #84]	@ (800525c <xPortStartScheduler+0x170>)
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	4a14      	ldr	r2, [pc, #80]	@ (800525c <xPortStartScheduler+0x170>)
 800520a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800520e:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8005210:	4b12      	ldr	r3, [pc, #72]	@ (800525c <xPortStartScheduler+0x170>)
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	4a11      	ldr	r2, [pc, #68]	@ (800525c <xPortStartScheduler+0x170>)
 8005216:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800521a:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR2_REG = 0;
 800521c:	4b10      	ldr	r3, [pc, #64]	@ (8005260 <xPortStartScheduler+0x174>)
 800521e:	2200      	movs	r2, #0
 8005220:	601a      	str	r2, [r3, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8005222:	f000 f8cb 	bl	80053bc <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8005226:	4b0f      	ldr	r3, [pc, #60]	@ (8005264 <xPortStartScheduler+0x178>)
 8005228:	2200      	movs	r2, #0
 800522a:	601a      	str	r2, [r3, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 800522c:	f7ff ff4c 	bl	80050c8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8005230:	f7fe fdf8 	bl	8003e24 <vTaskSwitchContext>
    prvTaskExitError();
 8005234:	f7ff ff04 	bl	8005040 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8005238:	2300      	movs	r3, #0
}
 800523a:	4618      	mov	r0, r3
 800523c:	3728      	adds	r7, #40	@ 0x28
 800523e:	46bd      	mov	sp, r7
 8005240:	bd80      	pop	{r7, pc}
 8005242:	bf00      	nop
 8005244:	e000ed08 	.word	0xe000ed08
 8005248:	080050a1 	.word	0x080050a1
 800524c:	08005321 	.word	0x08005321
 8005250:	e000e400 	.word	0xe000e400
 8005254:	2000142c 	.word	0x2000142c
 8005258:	20001430 	.word	0x20001430
 800525c:	e000ed20 	.word	0xe000ed20
 8005260:	e000ed1c 	.word	0xe000ed1c
 8005264:	20000010 	.word	0x20000010

08005268 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005268:	b480      	push	{r7}
 800526a:	b083      	sub	sp, #12
 800526c:	af00      	add	r7, sp, #0
    __asm volatile
 800526e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005272:	f383 8811 	msr	BASEPRI, r3
 8005276:	f3bf 8f6f 	isb	sy
 800527a:	f3bf 8f4f 	dsb	sy
 800527e:	607b      	str	r3, [r7, #4]
}
 8005280:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8005282:	4b0f      	ldr	r3, [pc, #60]	@ (80052c0 <vPortEnterCritical+0x58>)
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	3301      	adds	r3, #1
 8005288:	4a0d      	ldr	r2, [pc, #52]	@ (80052c0 <vPortEnterCritical+0x58>)
 800528a:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 800528c:	4b0c      	ldr	r3, [pc, #48]	@ (80052c0 <vPortEnterCritical+0x58>)
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	2b01      	cmp	r3, #1
 8005292:	d110      	bne.n	80052b6 <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005294:	4b0b      	ldr	r3, [pc, #44]	@ (80052c4 <vPortEnterCritical+0x5c>)
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	b2db      	uxtb	r3, r3
 800529a:	2b00      	cmp	r3, #0
 800529c:	d00b      	beq.n	80052b6 <vPortEnterCritical+0x4e>
    __asm volatile
 800529e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052a2:	f383 8811 	msr	BASEPRI, r3
 80052a6:	f3bf 8f6f 	isb	sy
 80052aa:	f3bf 8f4f 	dsb	sy
 80052ae:	603b      	str	r3, [r7, #0]
}
 80052b0:	bf00      	nop
 80052b2:	bf00      	nop
 80052b4:	e7fd      	b.n	80052b2 <vPortEnterCritical+0x4a>
    }
}
 80052b6:	bf00      	nop
 80052b8:	370c      	adds	r7, #12
 80052ba:	46bd      	mov	sp, r7
 80052bc:	bc80      	pop	{r7}
 80052be:	4770      	bx	lr
 80052c0:	20000010 	.word	0x20000010
 80052c4:	e000ed04 	.word	0xe000ed04

080052c8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80052c8:	b480      	push	{r7}
 80052ca:	b083      	sub	sp, #12
 80052cc:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 80052ce:	4b12      	ldr	r3, [pc, #72]	@ (8005318 <vPortExitCritical+0x50>)
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d10b      	bne.n	80052ee <vPortExitCritical+0x26>
    __asm volatile
 80052d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052da:	f383 8811 	msr	BASEPRI, r3
 80052de:	f3bf 8f6f 	isb	sy
 80052e2:	f3bf 8f4f 	dsb	sy
 80052e6:	607b      	str	r3, [r7, #4]
}
 80052e8:	bf00      	nop
 80052ea:	bf00      	nop
 80052ec:	e7fd      	b.n	80052ea <vPortExitCritical+0x22>
    uxCriticalNesting--;
 80052ee:	4b0a      	ldr	r3, [pc, #40]	@ (8005318 <vPortExitCritical+0x50>)
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	3b01      	subs	r3, #1
 80052f4:	4a08      	ldr	r2, [pc, #32]	@ (8005318 <vPortExitCritical+0x50>)
 80052f6:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 80052f8:	4b07      	ldr	r3, [pc, #28]	@ (8005318 <vPortExitCritical+0x50>)
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d105      	bne.n	800530c <vPortExitCritical+0x44>
 8005300:	2300      	movs	r3, #0
 8005302:	603b      	str	r3, [r7, #0]
    __asm volatile
 8005304:	683b      	ldr	r3, [r7, #0]
 8005306:	f383 8811 	msr	BASEPRI, r3
}
 800530a:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 800530c:	bf00      	nop
 800530e:	370c      	adds	r7, #12
 8005310:	46bd      	mov	sp, r7
 8005312:	bc80      	pop	{r7}
 8005314:	4770      	bx	lr
 8005316:	bf00      	nop
 8005318:	20000010 	.word	0x20000010
 800531c:	00000000 	.word	0x00000000

08005320 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8005320:	f3ef 8009 	mrs	r0, PSP
 8005324:	f3bf 8f6f 	isb	sy
 8005328:	4b0d      	ldr	r3, [pc, #52]	@ (8005360 <pxCurrentTCBConst>)
 800532a:	681a      	ldr	r2, [r3, #0]
 800532c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005330:	6010      	str	r0, [r2, #0]
 8005332:	e92d 4008 	stmdb	sp!, {r3, lr}
 8005336:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800533a:	f380 8811 	msr	BASEPRI, r0
 800533e:	f7fe fd71 	bl	8003e24 <vTaskSwitchContext>
 8005342:	f04f 0000 	mov.w	r0, #0
 8005346:	f380 8811 	msr	BASEPRI, r0
 800534a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800534e:	6819      	ldr	r1, [r3, #0]
 8005350:	6808      	ldr	r0, [r1, #0]
 8005352:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005356:	f380 8809 	msr	PSP, r0
 800535a:	f3bf 8f6f 	isb	sy
 800535e:	4770      	bx	lr

08005360 <pxCurrentTCBConst>:
 8005360:	20000e00 	.word	0x20000e00
        "                                       \n"
        "   .align 4                            \n"
        "pxCurrentTCBConst: .word pxCurrentTCB  \n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8005364:	bf00      	nop
 8005366:	bf00      	nop

08005368 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005368:	b580      	push	{r7, lr}
 800536a:	b082      	sub	sp, #8
 800536c:	af00      	add	r7, sp, #0
    __asm volatile
 800536e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005372:	f383 8811 	msr	BASEPRI, r3
 8005376:	f3bf 8f6f 	isb	sy
 800537a:	f3bf 8f4f 	dsb	sy
 800537e:	607b      	str	r3, [r7, #4]
}
 8005380:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    traceISR_ENTER();
 8005382:	f001 fc53 	bl	8006c2c <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8005386:	f7fe fc29 	bl	8003bdc <xTaskIncrementTick>
 800538a:	4603      	mov	r3, r0
 800538c:	2b00      	cmp	r3, #0
 800538e:	d006      	beq.n	800539e <xPortSysTickHandler+0x36>
        {
            traceISR_EXIT_TO_SCHEDULER();
 8005390:	f001 fcaa 	bl	8006ce8 <SEGGER_SYSVIEW_RecordExitISRToScheduler>

            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005394:	4b08      	ldr	r3, [pc, #32]	@ (80053b8 <xPortSysTickHandler+0x50>)
 8005396:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800539a:	601a      	str	r2, [r3, #0]
 800539c:	e001      	b.n	80053a2 <xPortSysTickHandler+0x3a>
        }
        else
        {
            traceISR_EXIT();
 800539e:	f001 fc87 	bl	8006cb0 <SEGGER_SYSVIEW_RecordExitISR>
 80053a2:	2300      	movs	r3, #0
 80053a4:	603b      	str	r3, [r7, #0]
    __asm volatile
 80053a6:	683b      	ldr	r3, [r7, #0]
 80053a8:	f383 8811 	msr	BASEPRI, r3
}
 80053ac:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 80053ae:	bf00      	nop
 80053b0:	3708      	adds	r7, #8
 80053b2:	46bd      	mov	sp, r7
 80053b4:	bd80      	pop	{r7, pc}
 80053b6:	bf00      	nop
 80053b8:	e000ed04 	.word	0xe000ed04

080053bc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 80053bc:	b480      	push	{r7}
 80053be:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 80053c0:	4b0a      	ldr	r3, [pc, #40]	@ (80053ec <vPortSetupTimerInterrupt+0x30>)
 80053c2:	2200      	movs	r2, #0
 80053c4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80053c6:	4b0a      	ldr	r3, [pc, #40]	@ (80053f0 <vPortSetupTimerInterrupt+0x34>)
 80053c8:	2200      	movs	r2, #0
 80053ca:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80053cc:	4b09      	ldr	r3, [pc, #36]	@ (80053f4 <vPortSetupTimerInterrupt+0x38>)
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	4a09      	ldr	r2, [pc, #36]	@ (80053f8 <vPortSetupTimerInterrupt+0x3c>)
 80053d2:	fba2 2303 	umull	r2, r3, r2, r3
 80053d6:	099b      	lsrs	r3, r3, #6
 80053d8:	4a08      	ldr	r2, [pc, #32]	@ (80053fc <vPortSetupTimerInterrupt+0x40>)
 80053da:	3b01      	subs	r3, #1
 80053dc:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80053de:	4b03      	ldr	r3, [pc, #12]	@ (80053ec <vPortSetupTimerInterrupt+0x30>)
 80053e0:	2207      	movs	r2, #7
 80053e2:	601a      	str	r2, [r3, #0]
}
 80053e4:	bf00      	nop
 80053e6:	46bd      	mov	sp, r7
 80053e8:	bc80      	pop	{r7}
 80053ea:	4770      	bx	lr
 80053ec:	e000e010 	.word	0xe000e010
 80053f0:	e000e018 	.word	0xe000e018
 80053f4:	20000004 	.word	0x20000004
 80053f8:	10624dd3 	.word	0x10624dd3
 80053fc:	e000e014 	.word	0xe000e014

08005400 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 8005400:	b480      	push	{r7}
 8005402:	b085      	sub	sp, #20
 8005404:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8005406:	f3ef 8305 	mrs	r3, IPSR
 800540a:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	2b0f      	cmp	r3, #15
 8005410:	d915      	bls.n	800543e <vPortValidateInterruptPriority+0x3e>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8005412:	4a17      	ldr	r2, [pc, #92]	@ (8005470 <vPortValidateInterruptPriority+0x70>)
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	4413      	add	r3, r2
 8005418:	781b      	ldrb	r3, [r3, #0]
 800541a:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800541c:	4b15      	ldr	r3, [pc, #84]	@ (8005474 <vPortValidateInterruptPriority+0x74>)
 800541e:	781b      	ldrb	r3, [r3, #0]
 8005420:	7afa      	ldrb	r2, [r7, #11]
 8005422:	429a      	cmp	r2, r3
 8005424:	d20b      	bcs.n	800543e <vPortValidateInterruptPriority+0x3e>
    __asm volatile
 8005426:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800542a:	f383 8811 	msr	BASEPRI, r3
 800542e:	f3bf 8f6f 	isb	sy
 8005432:	f3bf 8f4f 	dsb	sy
 8005436:	607b      	str	r3, [r7, #4]
}
 8005438:	bf00      	nop
 800543a:	bf00      	nop
 800543c:	e7fd      	b.n	800543a <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800543e:	4b0e      	ldr	r3, [pc, #56]	@ (8005478 <vPortValidateInterruptPriority+0x78>)
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005446:	4b0d      	ldr	r3, [pc, #52]	@ (800547c <vPortValidateInterruptPriority+0x7c>)
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	429a      	cmp	r2, r3
 800544c:	d90b      	bls.n	8005466 <vPortValidateInterruptPriority+0x66>
    __asm volatile
 800544e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005452:	f383 8811 	msr	BASEPRI, r3
 8005456:	f3bf 8f6f 	isb	sy
 800545a:	f3bf 8f4f 	dsb	sy
 800545e:	603b      	str	r3, [r7, #0]
}
 8005460:	bf00      	nop
 8005462:	bf00      	nop
 8005464:	e7fd      	b.n	8005462 <vPortValidateInterruptPriority+0x62>
    }
 8005466:	bf00      	nop
 8005468:	3714      	adds	r7, #20
 800546a:	46bd      	mov	sp, r7
 800546c:	bc80      	pop	{r7}
 800546e:	4770      	bx	lr
 8005470:	e000e3f0 	.word	0xe000e3f0
 8005474:	2000142c 	.word	0x2000142c
 8005478:	e000ed0c 	.word	0xe000ed0c
 800547c:	20001430 	.word	0x20001430

08005480 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = ( size_t ) 0U;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8005480:	b580      	push	{r7, lr}
 8005482:	b08e      	sub	sp, #56	@ 0x38
 8005484:	af00      	add	r7, sp, #0
 8005486:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8005488:	2300      	movs	r3, #0
 800548a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    size_t xAdditionalRequiredSize;

    if( xWantedSize > 0 )
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2b00      	cmp	r3, #0
 8005490:	d022      	beq.n	80054d8 <pvPortMalloc+0x58>
    {
        /* The wanted size must be increased so it can contain a BlockLink_t
         * structure in addition to the requested amount of bytes. */
        if( heapADD_WILL_OVERFLOW( xWantedSize, xHeapStructSize ) == 0 )
 8005492:	2308      	movs	r3, #8
 8005494:	43db      	mvns	r3, r3
 8005496:	687a      	ldr	r2, [r7, #4]
 8005498:	429a      	cmp	r2, r3
 800549a:	d81b      	bhi.n	80054d4 <pvPortMalloc+0x54>
        {
            xWantedSize += xHeapStructSize;
 800549c:	2208      	movs	r2, #8
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	4413      	add	r3, r2
 80054a2:	607b      	str	r3, [r7, #4]

            /* Ensure that blocks are always aligned to the required number
             * of bytes. */
            if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	f003 0307 	and.w	r3, r3, #7
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d014      	beq.n	80054d8 <pvPortMalloc+0x58>
            {
                /* Byte alignment required. */
                xAdditionalRequiredSize = portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	f003 0307 	and.w	r3, r3, #7
 80054b4:	f1c3 0308 	rsb	r3, r3, #8
 80054b8:	62bb      	str	r3, [r7, #40]	@ 0x28

                if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 80054ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054bc:	43db      	mvns	r3, r3
 80054be:	687a      	ldr	r2, [r7, #4]
 80054c0:	429a      	cmp	r2, r3
 80054c2:	d804      	bhi.n	80054ce <pvPortMalloc+0x4e>
                {
                    xWantedSize += xAdditionalRequiredSize;
 80054c4:	687a      	ldr	r2, [r7, #4]
 80054c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054c8:	4413      	add	r3, r2
 80054ca:	607b      	str	r3, [r7, #4]
 80054cc:	e004      	b.n	80054d8 <pvPortMalloc+0x58>
                }
                else
                {
                    xWantedSize = 0;
 80054ce:	2300      	movs	r3, #0
 80054d0:	607b      	str	r3, [r7, #4]
 80054d2:	e001      	b.n	80054d8 <pvPortMalloc+0x58>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            xWantedSize = 0;
 80054d4:	2300      	movs	r3, #0
 80054d6:	607b      	str	r3, [r7, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    vTaskSuspendAll();
 80054d8:	f7fe fa2a 	bl	8003930 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 80054dc:	4b7a      	ldr	r3, [pc, #488]	@ (80056c8 <pvPortMalloc+0x248>)
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d101      	bne.n	80054e8 <pvPortMalloc+0x68>
        {
            prvHeapInit();
 80054e4:	f000 f974 	bl	80057d0 <prvHeapInit>

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	f2c0 80d3 	blt.w	8005696 <pvPortMalloc+0x216>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	f000 80cf 	beq.w	8005696 <pvPortMalloc+0x216>
 80054f8:	4b74      	ldr	r3, [pc, #464]	@ (80056cc <pvPortMalloc+0x24c>)
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	687a      	ldr	r2, [r7, #4]
 80054fe:	429a      	cmp	r2, r3
 8005500:	f200 80c9 	bhi.w	8005696 <pvPortMalloc+0x216>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8005504:	4b72      	ldr	r3, [pc, #456]	@ (80056d0 <pvPortMalloc+0x250>)
 8005506:	633b      	str	r3, [r7, #48]	@ 0x30
                pxBlock = heapPROTECT_BLOCK_POINTER( xStart.pxNextFreeBlock );
 8005508:	4b71      	ldr	r3, [pc, #452]	@ (80056d0 <pvPortMalloc+0x250>)
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	637b      	str	r3, [r7, #52]	@ 0x34
                heapVALIDATE_BLOCK_POINTER( pxBlock );
 800550e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005510:	4a70      	ldr	r2, [pc, #448]	@ (80056d4 <pvPortMalloc+0x254>)
 8005512:	4293      	cmp	r3, r2
 8005514:	d305      	bcc.n	8005522 <pvPortMalloc+0xa2>
 8005516:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005518:	4a6f      	ldr	r2, [pc, #444]	@ (80056d8 <pvPortMalloc+0x258>)
 800551a:	4293      	cmp	r3, r2
 800551c:	d801      	bhi.n	8005522 <pvPortMalloc+0xa2>
 800551e:	2301      	movs	r3, #1
 8005520:	e000      	b.n	8005524 <pvPortMalloc+0xa4>
 8005522:	2300      	movs	r3, #0
 8005524:	2b00      	cmp	r3, #0
 8005526:	d129      	bne.n	800557c <pvPortMalloc+0xfc>
    __asm volatile
 8005528:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800552c:	f383 8811 	msr	BASEPRI, r3
 8005530:	f3bf 8f6f 	isb	sy
 8005534:	f3bf 8f4f 	dsb	sy
 8005538:	623b      	str	r3, [r7, #32]
}
 800553a:	bf00      	nop
 800553c:	bf00      	nop
 800553e:	e7fd      	b.n	800553c <pvPortMalloc+0xbc>

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
                {
                    pxPreviousBlock = pxBlock;
 8005540:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005542:	633b      	str	r3, [r7, #48]	@ 0x30
                    pxBlock = heapPROTECT_BLOCK_POINTER( pxBlock->pxNextFreeBlock );
 8005544:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	637b      	str	r3, [r7, #52]	@ 0x34
                    heapVALIDATE_BLOCK_POINTER( pxBlock );
 800554a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800554c:	4a61      	ldr	r2, [pc, #388]	@ (80056d4 <pvPortMalloc+0x254>)
 800554e:	4293      	cmp	r3, r2
 8005550:	d305      	bcc.n	800555e <pvPortMalloc+0xde>
 8005552:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005554:	4a60      	ldr	r2, [pc, #384]	@ (80056d8 <pvPortMalloc+0x258>)
 8005556:	4293      	cmp	r3, r2
 8005558:	d801      	bhi.n	800555e <pvPortMalloc+0xde>
 800555a:	2301      	movs	r3, #1
 800555c:	e000      	b.n	8005560 <pvPortMalloc+0xe0>
 800555e:	2300      	movs	r3, #0
 8005560:	2b00      	cmp	r3, #0
 8005562:	d10b      	bne.n	800557c <pvPortMalloc+0xfc>
    __asm volatile
 8005564:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005568:	f383 8811 	msr	BASEPRI, r3
 800556c:	f3bf 8f6f 	isb	sy
 8005570:	f3bf 8f4f 	dsb	sy
 8005574:	61fb      	str	r3, [r7, #28]
}
 8005576:	bf00      	nop
 8005578:	bf00      	nop
 800557a:	e7fd      	b.n	8005578 <pvPortMalloc+0xf8>
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
 800557c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800557e:	685b      	ldr	r3, [r3, #4]
 8005580:	687a      	ldr	r2, [r7, #4]
 8005582:	429a      	cmp	r2, r3
 8005584:	d903      	bls.n	800558e <pvPortMalloc+0x10e>
 8005586:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	2b00      	cmp	r3, #0
 800558c:	d1d8      	bne.n	8005540 <pvPortMalloc+0xc0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 800558e:	4b4e      	ldr	r3, [pc, #312]	@ (80056c8 <pvPortMalloc+0x248>)
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005594:	429a      	cmp	r2, r3
 8005596:	d07e      	beq.n	8005696 <pvPortMalloc+0x216>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxPreviousBlock->pxNextFreeBlock ) ) + xHeapStructSize );
 8005598:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	2208      	movs	r2, #8
 800559e:	4413      	add	r3, r2
 80055a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    heapVALIDATE_BLOCK_POINTER( pvReturn );
 80055a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055a4:	4a4b      	ldr	r2, [pc, #300]	@ (80056d4 <pvPortMalloc+0x254>)
 80055a6:	4293      	cmp	r3, r2
 80055a8:	d305      	bcc.n	80055b6 <pvPortMalloc+0x136>
 80055aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055ac:	4a4a      	ldr	r2, [pc, #296]	@ (80056d8 <pvPortMalloc+0x258>)
 80055ae:	4293      	cmp	r3, r2
 80055b0:	d801      	bhi.n	80055b6 <pvPortMalloc+0x136>
 80055b2:	2301      	movs	r3, #1
 80055b4:	e000      	b.n	80055b8 <pvPortMalloc+0x138>
 80055b6:	2300      	movs	r3, #0
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d10b      	bne.n	80055d4 <pvPortMalloc+0x154>
    __asm volatile
 80055bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055c0:	f383 8811 	msr	BASEPRI, r3
 80055c4:	f3bf 8f6f 	isb	sy
 80055c8:	f3bf 8f4f 	dsb	sy
 80055cc:	61bb      	str	r3, [r7, #24]
}
 80055ce:	bf00      	nop
 80055d0:	bf00      	nop
 80055d2:	e7fd      	b.n	80055d0 <pvPortMalloc+0x150>

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80055d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055d6:	681a      	ldr	r2, [r3, #0]
 80055d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055da:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    configASSERT( heapSUBTRACT_WILL_UNDERFLOW( pxBlock->xBlockSize, xWantedSize ) == 0 );
 80055dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055de:	685b      	ldr	r3, [r3, #4]
 80055e0:	687a      	ldr	r2, [r7, #4]
 80055e2:	429a      	cmp	r2, r3
 80055e4:	d90b      	bls.n	80055fe <pvPortMalloc+0x17e>
    __asm volatile
 80055e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055ea:	f383 8811 	msr	BASEPRI, r3
 80055ee:	f3bf 8f6f 	isb	sy
 80055f2:	f3bf 8f4f 	dsb	sy
 80055f6:	617b      	str	r3, [r7, #20]
}
 80055f8:	bf00      	nop
 80055fa:	bf00      	nop
 80055fc:	e7fd      	b.n	80055fa <pvPortMalloc+0x17a>

                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80055fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005600:	685a      	ldr	r2, [r3, #4]
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	1ad2      	subs	r2, r2, r3
 8005606:	2308      	movs	r3, #8
 8005608:	005b      	lsls	r3, r3, #1
 800560a:	429a      	cmp	r2, r3
 800560c:	d924      	bls.n	8005658 <pvPortMalloc+0x1d8>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800560e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	4413      	add	r3, r2
 8005614:	627b      	str	r3, [r7, #36]	@ 0x24
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005618:	f003 0307 	and.w	r3, r3, #7
 800561c:	2b00      	cmp	r3, #0
 800561e:	d00b      	beq.n	8005638 <pvPortMalloc+0x1b8>
    __asm volatile
 8005620:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005624:	f383 8811 	msr	BASEPRI, r3
 8005628:	f3bf 8f6f 	isb	sy
 800562c:	f3bf 8f4f 	dsb	sy
 8005630:	613b      	str	r3, [r7, #16]
}
 8005632:	bf00      	nop
 8005634:	bf00      	nop
 8005636:	e7fd      	b.n	8005634 <pvPortMalloc+0x1b4>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005638:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800563a:	685a      	ldr	r2, [r3, #4]
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	1ad2      	subs	r2, r2, r3
 8005640:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005642:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8005644:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005646:	687a      	ldr	r2, [r7, #4]
 8005648:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        pxNewBlockLink->pxNextFreeBlock = pxPreviousBlock->pxNextFreeBlock;
 800564a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800564c:	681a      	ldr	r2, [r3, #0]
 800564e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005650:	601a      	str	r2, [r3, #0]
                        pxPreviousBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxNewBlockLink );
 8005652:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005654:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005656:	601a      	str	r2, [r3, #0]
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005658:	4b1c      	ldr	r3, [pc, #112]	@ (80056cc <pvPortMalloc+0x24c>)
 800565a:	681a      	ldr	r2, [r3, #0]
 800565c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800565e:	685b      	ldr	r3, [r3, #4]
 8005660:	1ad3      	subs	r3, r2, r3
 8005662:	4a1a      	ldr	r2, [pc, #104]	@ (80056cc <pvPortMalloc+0x24c>)
 8005664:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005666:	4b19      	ldr	r3, [pc, #100]	@ (80056cc <pvPortMalloc+0x24c>)
 8005668:	681a      	ldr	r2, [r3, #0]
 800566a:	4b1c      	ldr	r3, [pc, #112]	@ (80056dc <pvPortMalloc+0x25c>)
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	429a      	cmp	r2, r3
 8005670:	d203      	bcs.n	800567a <pvPortMalloc+0x1fa>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005672:	4b16      	ldr	r3, [pc, #88]	@ (80056cc <pvPortMalloc+0x24c>)
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	4a19      	ldr	r2, [pc, #100]	@ (80056dc <pvPortMalloc+0x25c>)
 8005678:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 800567a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800567c:	685b      	ldr	r3, [r3, #4]
 800567e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005682:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005684:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8005686:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005688:	2200      	movs	r2, #0
 800568a:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 800568c:	4b14      	ldr	r3, [pc, #80]	@ (80056e0 <pvPortMalloc+0x260>)
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	3301      	adds	r3, #1
 8005692:	4a13      	ldr	r2, [pc, #76]	@ (80056e0 <pvPortMalloc+0x260>)
 8005694:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8005696:	f7fe f959 	bl	800394c <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800569a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800569c:	f003 0307 	and.w	r3, r3, #7
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d00b      	beq.n	80056bc <pvPortMalloc+0x23c>
    __asm volatile
 80056a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056a8:	f383 8811 	msr	BASEPRI, r3
 80056ac:	f3bf 8f6f 	isb	sy
 80056b0:	f3bf 8f4f 	dsb	sy
 80056b4:	60fb      	str	r3, [r7, #12]
}
 80056b6:	bf00      	nop
 80056b8:	bf00      	nop
 80056ba:	e7fd      	b.n	80056b8 <pvPortMalloc+0x238>
    return pvReturn;
 80056bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80056be:	4618      	mov	r0, r3
 80056c0:	3738      	adds	r7, #56	@ 0x38
 80056c2:	46bd      	mov	sp, r7
 80056c4:	bd80      	pop	{r7, pc}
 80056c6:	bf00      	nop
 80056c8:	20003b4c 	.word	0x20003b4c
 80056cc:	20003b50 	.word	0x20003b50
 80056d0:	20003b44 	.word	0x20003b44
 80056d4:	20001434 	.word	0x20001434
 80056d8:	20003b43 	.word	0x20003b43
 80056dc:	20003b54 	.word	0x20003b54
 80056e0:	20003b58 	.word	0x20003b58

080056e4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 80056e4:	b580      	push	{r7, lr}
 80056e6:	b088      	sub	sp, #32
 80056e8:	af00      	add	r7, sp, #0
 80056ea:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	61fb      	str	r3, [r7, #28]
    BlockLink_t * pxLink;

    if( pv != NULL )
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d060      	beq.n	80057b8 <vPortFree+0xd4>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 80056f6:	2308      	movs	r3, #8
 80056f8:	425b      	negs	r3, r3
 80056fa:	69fa      	ldr	r2, [r7, #28]
 80056fc:	4413      	add	r3, r2
 80056fe:	61fb      	str	r3, [r7, #28]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8005700:	69fb      	ldr	r3, [r7, #28]
 8005702:	61bb      	str	r3, [r7, #24]

        heapVALIDATE_BLOCK_POINTER( pxLink );
 8005704:	69bb      	ldr	r3, [r7, #24]
 8005706:	4a2e      	ldr	r2, [pc, #184]	@ (80057c0 <vPortFree+0xdc>)
 8005708:	4293      	cmp	r3, r2
 800570a:	d305      	bcc.n	8005718 <vPortFree+0x34>
 800570c:	69bb      	ldr	r3, [r7, #24]
 800570e:	4a2d      	ldr	r2, [pc, #180]	@ (80057c4 <vPortFree+0xe0>)
 8005710:	4293      	cmp	r3, r2
 8005712:	d801      	bhi.n	8005718 <vPortFree+0x34>
 8005714:	2301      	movs	r3, #1
 8005716:	e000      	b.n	800571a <vPortFree+0x36>
 8005718:	2300      	movs	r3, #0
 800571a:	2b00      	cmp	r3, #0
 800571c:	d10b      	bne.n	8005736 <vPortFree+0x52>
    __asm volatile
 800571e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005722:	f383 8811 	msr	BASEPRI, r3
 8005726:	f3bf 8f6f 	isb	sy
 800572a:	f3bf 8f4f 	dsb	sy
 800572e:	617b      	str	r3, [r7, #20]
}
 8005730:	bf00      	nop
 8005732:	bf00      	nop
 8005734:	e7fd      	b.n	8005732 <vPortFree+0x4e>
        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 8005736:	69bb      	ldr	r3, [r7, #24]
 8005738:	685b      	ldr	r3, [r3, #4]
 800573a:	2b00      	cmp	r3, #0
 800573c:	db0b      	blt.n	8005756 <vPortFree+0x72>
    __asm volatile
 800573e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005742:	f383 8811 	msr	BASEPRI, r3
 8005746:	f3bf 8f6f 	isb	sy
 800574a:	f3bf 8f4f 	dsb	sy
 800574e:	613b      	str	r3, [r7, #16]
}
 8005750:	bf00      	nop
 8005752:	bf00      	nop
 8005754:	e7fd      	b.n	8005752 <vPortFree+0x6e>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005756:	69bb      	ldr	r3, [r7, #24]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	2b00      	cmp	r3, #0
 800575c:	d00b      	beq.n	8005776 <vPortFree+0x92>
    __asm volatile
 800575e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005762:	f383 8811 	msr	BASEPRI, r3
 8005766:	f3bf 8f6f 	isb	sy
 800576a:	f3bf 8f4f 	dsb	sy
 800576e:	60fb      	str	r3, [r7, #12]
}
 8005770:	bf00      	nop
 8005772:	bf00      	nop
 8005774:	e7fd      	b.n	8005772 <vPortFree+0x8e>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 8005776:	69bb      	ldr	r3, [r7, #24]
 8005778:	685b      	ldr	r3, [r3, #4]
 800577a:	2b00      	cmp	r3, #0
 800577c:	da1c      	bge.n	80057b8 <vPortFree+0xd4>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 800577e:	69bb      	ldr	r3, [r7, #24]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	2b00      	cmp	r3, #0
 8005784:	d118      	bne.n	80057b8 <vPortFree+0xd4>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 8005786:	69bb      	ldr	r3, [r7, #24]
 8005788:	685b      	ldr	r3, [r3, #4]
 800578a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800578e:	69bb      	ldr	r3, [r7, #24]
 8005790:	605a      	str	r2, [r3, #4]
                        ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                    }
                }
                #endif

                vTaskSuspendAll();
 8005792:	f7fe f8cd 	bl	8003930 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8005796:	69bb      	ldr	r3, [r7, #24]
 8005798:	685a      	ldr	r2, [r3, #4]
 800579a:	4b0b      	ldr	r3, [pc, #44]	@ (80057c8 <vPortFree+0xe4>)
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	4413      	add	r3, r2
 80057a0:	4a09      	ldr	r2, [pc, #36]	@ (80057c8 <vPortFree+0xe4>)
 80057a2:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80057a4:	69b8      	ldr	r0, [r7, #24]
 80057a6:	f000 f86d 	bl	8005884 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 80057aa:	4b08      	ldr	r3, [pc, #32]	@ (80057cc <vPortFree+0xe8>)
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	3301      	adds	r3, #1
 80057b0:	4a06      	ldr	r2, [pc, #24]	@ (80057cc <vPortFree+0xe8>)
 80057b2:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 80057b4:	f7fe f8ca 	bl	800394c <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 80057b8:	bf00      	nop
 80057ba:	3720      	adds	r7, #32
 80057bc:	46bd      	mov	sp, r7
 80057be:	bd80      	pop	{r7, pc}
 80057c0:	20001434 	.word	0x20001434
 80057c4:	20003b43 	.word	0x20003b43
 80057c8:	20003b50 	.word	0x20003b50
 80057cc:	20003b5c 	.word	0x20003b5c

080057d0 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 80057d0:	b480      	push	{r7}
 80057d2:	b085      	sub	sp, #20
 80057d4:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    portPOINTER_SIZE_TYPE uxStartAddress, uxEndAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80057d6:	f242 7310 	movw	r3, #10000	@ 0x2710
 80057da:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxStartAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 80057dc:	4b24      	ldr	r3, [pc, #144]	@ (8005870 <prvHeapInit+0xa0>)
 80057de:	60fb      	str	r3, [r7, #12]

    if( ( uxStartAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	f003 0307 	and.w	r3, r3, #7
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d00c      	beq.n	8005804 <prvHeapInit+0x34>
    {
        uxStartAddress += ( portBYTE_ALIGNMENT - 1 );
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	3307      	adds	r3, #7
 80057ee:	60fb      	str	r3, [r7, #12]
        uxStartAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	f023 0307 	bic.w	r3, r3, #7
 80057f6:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= ( size_t ) ( uxStartAddress - ( portPOINTER_SIZE_TYPE ) ucHeap );
 80057f8:	68ba      	ldr	r2, [r7, #8]
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	1ad3      	subs	r3, r2, r3
 80057fe:	4a1c      	ldr	r2, [pc, #112]	@ (8005870 <prvHeapInit+0xa0>)
 8005800:	4413      	add	r3, r2
 8005802:	60bb      	str	r3, [r7, #8]
    }
    #endif

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) heapPROTECT_BLOCK_POINTER( uxStartAddress );
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	4a1b      	ldr	r2, [pc, #108]	@ (8005874 <prvHeapInit+0xa4>)
 8005808:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 800580a:	4b1a      	ldr	r3, [pc, #104]	@ (8005874 <prvHeapInit+0xa4>)
 800580c:	2200      	movs	r2, #0
 800580e:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxEndAddress = uxStartAddress + ( portPOINTER_SIZE_TYPE ) xTotalHeapSize;
 8005810:	68fa      	ldr	r2, [r7, #12]
 8005812:	68bb      	ldr	r3, [r7, #8]
 8005814:	4413      	add	r3, r2
 8005816:	607b      	str	r3, [r7, #4]
    uxEndAddress -= ( portPOINTER_SIZE_TYPE ) xHeapStructSize;
 8005818:	2208      	movs	r2, #8
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	1a9b      	subs	r3, r3, r2
 800581e:	607b      	str	r3, [r7, #4]
    uxEndAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	f023 0307 	bic.w	r3, r3, #7
 8005826:	607b      	str	r3, [r7, #4]
    pxEnd = ( BlockLink_t * ) uxEndAddress;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	4a13      	ldr	r2, [pc, #76]	@ (8005878 <prvHeapInit+0xa8>)
 800582c:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 800582e:	4b12      	ldr	r3, [pc, #72]	@ (8005878 <prvHeapInit+0xa8>)
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	2200      	movs	r2, #0
 8005834:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( NULL );
 8005836:	4b10      	ldr	r3, [pc, #64]	@ (8005878 <prvHeapInit+0xa8>)
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	2200      	movs	r2, #0
 800583c:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) uxStartAddress;
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxEndAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	687a      	ldr	r2, [r7, #4]
 8005846:	1ad2      	subs	r2, r2, r3
 8005848:	683b      	ldr	r3, [r7, #0]
 800584a:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 800584c:	4b0a      	ldr	r3, [pc, #40]	@ (8005878 <prvHeapInit+0xa8>)
 800584e:	681a      	ldr	r2, [r3, #0]
 8005850:	683b      	ldr	r3, [r7, #0]
 8005852:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005854:	683b      	ldr	r3, [r7, #0]
 8005856:	685b      	ldr	r3, [r3, #4]
 8005858:	4a08      	ldr	r2, [pc, #32]	@ (800587c <prvHeapInit+0xac>)
 800585a:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800585c:	683b      	ldr	r3, [r7, #0]
 800585e:	685b      	ldr	r3, [r3, #4]
 8005860:	4a07      	ldr	r2, [pc, #28]	@ (8005880 <prvHeapInit+0xb0>)
 8005862:	6013      	str	r3, [r2, #0]
}
 8005864:	bf00      	nop
 8005866:	3714      	adds	r7, #20
 8005868:	46bd      	mov	sp, r7
 800586a:	bc80      	pop	{r7}
 800586c:	4770      	bx	lr
 800586e:	bf00      	nop
 8005870:	20001434 	.word	0x20001434
 8005874:	20003b44 	.word	0x20003b44
 8005878:	20003b4c 	.word	0x20003b4c
 800587c:	20003b54 	.word	0x20003b54
 8005880:	20003b50 	.word	0x20003b50

08005884 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8005884:	b480      	push	{r7}
 8005886:	b087      	sub	sp, #28
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) < pxBlockToInsert; pxIterator = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 800588c:	4b36      	ldr	r3, [pc, #216]	@ (8005968 <prvInsertBlockIntoFreeList+0xe4>)
 800588e:	617b      	str	r3, [r7, #20]
 8005890:	e002      	b.n	8005898 <prvInsertBlockIntoFreeList+0x14>
 8005892:	697b      	ldr	r3, [r7, #20]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	617b      	str	r3, [r7, #20]
 8005898:	697b      	ldr	r3, [r7, #20]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	687a      	ldr	r2, [r7, #4]
 800589e:	429a      	cmp	r2, r3
 80058a0:	d8f7      	bhi.n	8005892 <prvInsertBlockIntoFreeList+0xe>
    {
        /* Nothing to do here, just iterate to the right position. */
    }

    if( pxIterator != &xStart )
 80058a2:	697b      	ldr	r3, [r7, #20]
 80058a4:	4a30      	ldr	r2, [pc, #192]	@ (8005968 <prvInsertBlockIntoFreeList+0xe4>)
 80058a6:	4293      	cmp	r3, r2
 80058a8:	d018      	beq.n	80058dc <prvInsertBlockIntoFreeList+0x58>
    {
        heapVALIDATE_BLOCK_POINTER( pxIterator );
 80058aa:	697b      	ldr	r3, [r7, #20]
 80058ac:	4a2f      	ldr	r2, [pc, #188]	@ (800596c <prvInsertBlockIntoFreeList+0xe8>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d305      	bcc.n	80058be <prvInsertBlockIntoFreeList+0x3a>
 80058b2:	697b      	ldr	r3, [r7, #20]
 80058b4:	4a2e      	ldr	r2, [pc, #184]	@ (8005970 <prvInsertBlockIntoFreeList+0xec>)
 80058b6:	4293      	cmp	r3, r2
 80058b8:	d801      	bhi.n	80058be <prvInsertBlockIntoFreeList+0x3a>
 80058ba:	2301      	movs	r3, #1
 80058bc:	e000      	b.n	80058c0 <prvInsertBlockIntoFreeList+0x3c>
 80058be:	2300      	movs	r3, #0
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d10b      	bne.n	80058dc <prvInsertBlockIntoFreeList+0x58>
    __asm volatile
 80058c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058c8:	f383 8811 	msr	BASEPRI, r3
 80058cc:	f3bf 8f6f 	isb	sy
 80058d0:	f3bf 8f4f 	dsb	sy
 80058d4:	60fb      	str	r3, [r7, #12]
}
 80058d6:	bf00      	nop
 80058d8:	bf00      	nop
 80058da:	e7fd      	b.n	80058d8 <prvInsertBlockIntoFreeList+0x54>
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 80058dc:	697b      	ldr	r3, [r7, #20]
 80058de:	613b      	str	r3, [r7, #16]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80058e0:	697b      	ldr	r3, [r7, #20]
 80058e2:	685b      	ldr	r3, [r3, #4]
 80058e4:	693a      	ldr	r2, [r7, #16]
 80058e6:	4413      	add	r3, r2
 80058e8:	687a      	ldr	r2, [r7, #4]
 80058ea:	429a      	cmp	r2, r3
 80058ec:	d108      	bne.n	8005900 <prvInsertBlockIntoFreeList+0x7c>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80058ee:	697b      	ldr	r3, [r7, #20]
 80058f0:	685a      	ldr	r2, [r3, #4]
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	685b      	ldr	r3, [r3, #4]
 80058f6:	441a      	add	r2, r3
 80058f8:	697b      	ldr	r3, [r7, #20]
 80058fa:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 80058fc:	697b      	ldr	r3, [r7, #20]
 80058fe:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	613b      	str	r3, [r7, #16]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	685b      	ldr	r3, [r3, #4]
 8005908:	693a      	ldr	r2, [r7, #16]
 800590a:	441a      	add	r2, r3
 800590c:	697b      	ldr	r3, [r7, #20]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	429a      	cmp	r2, r3
 8005912:	d118      	bne.n	8005946 <prvInsertBlockIntoFreeList+0xc2>
    {
        if( heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) != pxEnd )
 8005914:	697b      	ldr	r3, [r7, #20]
 8005916:	681a      	ldr	r2, [r3, #0]
 8005918:	4b16      	ldr	r3, [pc, #88]	@ (8005974 <prvInsertBlockIntoFreeList+0xf0>)
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	429a      	cmp	r2, r3
 800591e:	d00d      	beq.n	800593c <prvInsertBlockIntoFreeList+0xb8>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->xBlockSize;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	685a      	ldr	r2, [r3, #4]
 8005924:	697b      	ldr	r3, [r7, #20]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	685b      	ldr	r3, [r3, #4]
 800592a:	441a      	add	r2, r3
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->pxNextFreeBlock;
 8005930:	697b      	ldr	r3, [r7, #20]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	681a      	ldr	r2, [r3, #0]
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	601a      	str	r2, [r3, #0]
 800593a:	e008      	b.n	800594e <prvInsertBlockIntoFreeList+0xca>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 800593c:	4b0d      	ldr	r3, [pc, #52]	@ (8005974 <prvInsertBlockIntoFreeList+0xf0>)
 800593e:	681a      	ldr	r2, [r3, #0]
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	601a      	str	r2, [r3, #0]
 8005944:	e003      	b.n	800594e <prvInsertBlockIntoFreeList+0xca>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005946:	697b      	ldr	r3, [r7, #20]
 8005948:	681a      	ldr	r2, [r3, #0]
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 800594e:	697a      	ldr	r2, [r7, #20]
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	429a      	cmp	r2, r3
 8005954:	d002      	beq.n	800595c <prvInsertBlockIntoFreeList+0xd8>
    {
        pxIterator->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxBlockToInsert );
 8005956:	697b      	ldr	r3, [r7, #20]
 8005958:	687a      	ldr	r2, [r7, #4]
 800595a:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800595c:	bf00      	nop
 800595e:	371c      	adds	r7, #28
 8005960:	46bd      	mov	sp, r7
 8005962:	bc80      	pop	{r7}
 8005964:	4770      	bx	lr
 8005966:	bf00      	nop
 8005968:	20003b44 	.word	0x20003b44
 800596c:	20001434 	.word	0x20001434
 8005970:	20003b43 	.word	0x20003b43
 8005974:	20003b4c 	.word	0x20003b4c

08005978 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 8005978:	b580      	push	{r7, lr}
 800597a:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 800597c:	4803      	ldr	r0, [pc, #12]	@ (800598c <_cbSendSystemDesc+0x14>)
 800597e:	f001 f8ff 	bl	8006b80 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 8005982:	4803      	ldr	r0, [pc, #12]	@ (8005990 <_cbSendSystemDesc+0x18>)
 8005984:	f001 f8fc 	bl	8006b80 <SEGGER_SYSVIEW_SendSysDesc>
}
 8005988:	bf00      	nop
 800598a:	bd80      	pop	{r7, pc}
 800598c:	08007e5c 	.word	0x08007e5c
 8005990:	08007e90 	.word	0x08007e90

08005994 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 8005994:	b580      	push	{r7, lr}
 8005996:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 8005998:	4b06      	ldr	r3, [pc, #24]	@ (80059b4 <SEGGER_SYSVIEW_Conf+0x20>)
 800599a:	6818      	ldr	r0, [r3, #0]
 800599c:	4b05      	ldr	r3, [pc, #20]	@ (80059b4 <SEGGER_SYSVIEW_Conf+0x20>)
 800599e:	6819      	ldr	r1, [r3, #0]
 80059a0:	4b05      	ldr	r3, [pc, #20]	@ (80059b8 <SEGGER_SYSVIEW_Conf+0x24>)
 80059a2:	4a06      	ldr	r2, [pc, #24]	@ (80059bc <SEGGER_SYSVIEW_Conf+0x28>)
 80059a4:	f000 fd74 	bl	8006490 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 80059a8:	f04f 5000 	mov.w	r0, #536870912	@ 0x20000000
 80059ac:	f000 fdb4 	bl	8006518 <SEGGER_SYSVIEW_SetRAMBase>
}
 80059b0:	bf00      	nop
 80059b2:	bd80      	pop	{r7, pc}
 80059b4:	20000004 	.word	0x20000004
 80059b8:	08005979 	.word	0x08005979
 80059bc:	08007f9c 	.word	0x08007f9c

080059c0 <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 80059c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80059c2:	b085      	sub	sp, #20
 80059c4:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 80059c6:	2300      	movs	r3, #0
 80059c8:	607b      	str	r3, [r7, #4]
 80059ca:	e048      	b.n	8005a5e <_cbSendTaskList+0x9e>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
 80059cc:	4929      	ldr	r1, [pc, #164]	@ (8005a74 <_cbSendTaskList+0xb4>)
 80059ce:	687a      	ldr	r2, [r7, #4]
 80059d0:	4613      	mov	r3, r2
 80059d2:	009b      	lsls	r3, r3, #2
 80059d4:	4413      	add	r3, r2
 80059d6:	009b      	lsls	r3, r3, #2
 80059d8:	440b      	add	r3, r1
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	4618      	mov	r0, r3
 80059de:	f7fe fd17 	bl	8004410 <uxTaskGetStackHighWaterMark>
 80059e2:	4601      	mov	r1, r0
 80059e4:	4823      	ldr	r0, [pc, #140]	@ (8005a74 <_cbSendTaskList+0xb4>)
 80059e6:	687a      	ldr	r2, [r7, #4]
 80059e8:	4613      	mov	r3, r2
 80059ea:	009b      	lsls	r3, r3, #2
 80059ec:	4413      	add	r3, r2
 80059ee:	009b      	lsls	r3, r3, #2
 80059f0:	4403      	add	r3, r0
 80059f2:	3310      	adds	r3, #16
 80059f4:	6019      	str	r1, [r3, #0]
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 80059f6:	491f      	ldr	r1, [pc, #124]	@ (8005a74 <_cbSendTaskList+0xb4>)
 80059f8:	687a      	ldr	r2, [r7, #4]
 80059fa:	4613      	mov	r3, r2
 80059fc:	009b      	lsls	r3, r3, #2
 80059fe:	4413      	add	r3, r2
 8005a00:	009b      	lsls	r3, r3, #2
 8005a02:	440b      	add	r3, r1
 8005a04:	6818      	ldr	r0, [r3, #0]
 8005a06:	491b      	ldr	r1, [pc, #108]	@ (8005a74 <_cbSendTaskList+0xb4>)
 8005a08:	687a      	ldr	r2, [r7, #4]
 8005a0a:	4613      	mov	r3, r2
 8005a0c:	009b      	lsls	r3, r3, #2
 8005a0e:	4413      	add	r3, r2
 8005a10:	009b      	lsls	r3, r3, #2
 8005a12:	440b      	add	r3, r1
 8005a14:	3304      	adds	r3, #4
 8005a16:	6819      	ldr	r1, [r3, #0]
 8005a18:	4c16      	ldr	r4, [pc, #88]	@ (8005a74 <_cbSendTaskList+0xb4>)
 8005a1a:	687a      	ldr	r2, [r7, #4]
 8005a1c:	4613      	mov	r3, r2
 8005a1e:	009b      	lsls	r3, r3, #2
 8005a20:	4413      	add	r3, r2
 8005a22:	009b      	lsls	r3, r3, #2
 8005a24:	4423      	add	r3, r4
 8005a26:	3308      	adds	r3, #8
 8005a28:	681c      	ldr	r4, [r3, #0]
 8005a2a:	4d12      	ldr	r5, [pc, #72]	@ (8005a74 <_cbSendTaskList+0xb4>)
 8005a2c:	687a      	ldr	r2, [r7, #4]
 8005a2e:	4613      	mov	r3, r2
 8005a30:	009b      	lsls	r3, r3, #2
 8005a32:	4413      	add	r3, r2
 8005a34:	009b      	lsls	r3, r3, #2
 8005a36:	442b      	add	r3, r5
 8005a38:	330c      	adds	r3, #12
 8005a3a:	681d      	ldr	r5, [r3, #0]
 8005a3c:	4e0d      	ldr	r6, [pc, #52]	@ (8005a74 <_cbSendTaskList+0xb4>)
 8005a3e:	687a      	ldr	r2, [r7, #4]
 8005a40:	4613      	mov	r3, r2
 8005a42:	009b      	lsls	r3, r3, #2
 8005a44:	4413      	add	r3, r2
 8005a46:	009b      	lsls	r3, r3, #2
 8005a48:	4433      	add	r3, r6
 8005a4a:	3310      	adds	r3, #16
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	9300      	str	r3, [sp, #0]
 8005a50:	462b      	mov	r3, r5
 8005a52:	4622      	mov	r2, r4
 8005a54:	f000 f8be 	bl	8005bd4 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	3301      	adds	r3, #1
 8005a5c:	607b      	str	r3, [r7, #4]
 8005a5e:	4b06      	ldr	r3, [pc, #24]	@ (8005a78 <_cbSendTaskList+0xb8>)
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	687a      	ldr	r2, [r7, #4]
 8005a64:	429a      	cmp	r2, r3
 8005a66:	d3b1      	bcc.n	80059cc <_cbSendTaskList+0xc>
  }
}
 8005a68:	bf00      	nop
 8005a6a:	bf00      	nop
 8005a6c:	370c      	adds	r7, #12
 8005a6e:	46bd      	mov	sp, r7
 8005a70:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005a72:	bf00      	nop
 8005a74:	20003b60 	.word	0x20003b60
 8005a78:	20003c00 	.word	0x20003c00

08005a7c <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 8005a7c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005a80:	b082      	sub	sp, #8
 8005a82:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 8005a84:	f7fe f886 	bl	8003b94 <xTaskGetTickCountFromISR>
 8005a88:	4603      	mov	r3, r0
 8005a8a:	2200      	movs	r2, #0
 8005a8c:	469a      	mov	sl, r3
 8005a8e:	4693      	mov	fp, r2
 8005a90:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 8005a94:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005a98:	4602      	mov	r2, r0
 8005a9a:	460b      	mov	r3, r1
 8005a9c:	f04f 0a00 	mov.w	sl, #0
 8005aa0:	f04f 0b00 	mov.w	fp, #0
 8005aa4:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 8005aa8:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 8005aac:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 8005ab0:	4652      	mov	r2, sl
 8005ab2:	465b      	mov	r3, fp
 8005ab4:	1a14      	subs	r4, r2, r0
 8005ab6:	eb63 0501 	sbc.w	r5, r3, r1
 8005aba:	f04f 0200 	mov.w	r2, #0
 8005abe:	f04f 0300 	mov.w	r3, #0
 8005ac2:	00ab      	lsls	r3, r5, #2
 8005ac4:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8005ac8:	00a2      	lsls	r2, r4, #2
 8005aca:	4614      	mov	r4, r2
 8005acc:	461d      	mov	r5, r3
 8005ace:	eb14 0800 	adds.w	r8, r4, r0
 8005ad2:	eb45 0901 	adc.w	r9, r5, r1
 8005ad6:	f04f 0200 	mov.w	r2, #0
 8005ada:	f04f 0300 	mov.w	r3, #0
 8005ade:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005ae2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005ae6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005aea:	4690      	mov	r8, r2
 8005aec:	4699      	mov	r9, r3
 8005aee:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 8005af2:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 8005af6:	4610      	mov	r0, r2
 8005af8:	4619      	mov	r1, r3
 8005afa:	3708      	adds	r7, #8
 8005afc:	46bd      	mov	sp, r7
 8005afe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08005b04 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 8005b04:	b580      	push	{r7, lr}
 8005b06:	b086      	sub	sp, #24
 8005b08:	af02      	add	r7, sp, #8
 8005b0a:	60f8      	str	r0, [r7, #12]
 8005b0c:	60b9      	str	r1, [r7, #8]
 8005b0e:	607a      	str	r2, [r7, #4]
 8005b10:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 8005b12:	2205      	movs	r2, #5
 8005b14:	492b      	ldr	r1, [pc, #172]	@ (8005bc4 <SYSVIEW_AddTask+0xc0>)
 8005b16:	68b8      	ldr	r0, [r7, #8]
 8005b18:	f001 fca8 	bl	800746c <memcmp>
 8005b1c:	4603      	mov	r3, r0
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d04b      	beq.n	8005bba <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 8005b22:	4b29      	ldr	r3, [pc, #164]	@ (8005bc8 <SYSVIEW_AddTask+0xc4>)
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	2b07      	cmp	r3, #7
 8005b28:	d903      	bls.n	8005b32 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 8005b2a:	4828      	ldr	r0, [pc, #160]	@ (8005bcc <SYSVIEW_AddTask+0xc8>)
 8005b2c:	f001 fc20 	bl	8007370 <SEGGER_SYSVIEW_Warn>
    return;
 8005b30:	e044      	b.n	8005bbc <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 8005b32:	4b25      	ldr	r3, [pc, #148]	@ (8005bc8 <SYSVIEW_AddTask+0xc4>)
 8005b34:	681a      	ldr	r2, [r3, #0]
 8005b36:	4926      	ldr	r1, [pc, #152]	@ (8005bd0 <SYSVIEW_AddTask+0xcc>)
 8005b38:	4613      	mov	r3, r2
 8005b3a:	009b      	lsls	r3, r3, #2
 8005b3c:	4413      	add	r3, r2
 8005b3e:	009b      	lsls	r3, r3, #2
 8005b40:	440b      	add	r3, r1
 8005b42:	68fa      	ldr	r2, [r7, #12]
 8005b44:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 8005b46:	4b20      	ldr	r3, [pc, #128]	@ (8005bc8 <SYSVIEW_AddTask+0xc4>)
 8005b48:	681a      	ldr	r2, [r3, #0]
 8005b4a:	4921      	ldr	r1, [pc, #132]	@ (8005bd0 <SYSVIEW_AddTask+0xcc>)
 8005b4c:	4613      	mov	r3, r2
 8005b4e:	009b      	lsls	r3, r3, #2
 8005b50:	4413      	add	r3, r2
 8005b52:	009b      	lsls	r3, r3, #2
 8005b54:	440b      	add	r3, r1
 8005b56:	3304      	adds	r3, #4
 8005b58:	68ba      	ldr	r2, [r7, #8]
 8005b5a:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 8005b5c:	4b1a      	ldr	r3, [pc, #104]	@ (8005bc8 <SYSVIEW_AddTask+0xc4>)
 8005b5e:	681a      	ldr	r2, [r3, #0]
 8005b60:	491b      	ldr	r1, [pc, #108]	@ (8005bd0 <SYSVIEW_AddTask+0xcc>)
 8005b62:	4613      	mov	r3, r2
 8005b64:	009b      	lsls	r3, r3, #2
 8005b66:	4413      	add	r3, r2
 8005b68:	009b      	lsls	r3, r3, #2
 8005b6a:	440b      	add	r3, r1
 8005b6c:	3308      	adds	r3, #8
 8005b6e:	687a      	ldr	r2, [r7, #4]
 8005b70:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 8005b72:	4b15      	ldr	r3, [pc, #84]	@ (8005bc8 <SYSVIEW_AddTask+0xc4>)
 8005b74:	681a      	ldr	r2, [r3, #0]
 8005b76:	4916      	ldr	r1, [pc, #88]	@ (8005bd0 <SYSVIEW_AddTask+0xcc>)
 8005b78:	4613      	mov	r3, r2
 8005b7a:	009b      	lsls	r3, r3, #2
 8005b7c:	4413      	add	r3, r2
 8005b7e:	009b      	lsls	r3, r3, #2
 8005b80:	440b      	add	r3, r1
 8005b82:	330c      	adds	r3, #12
 8005b84:	683a      	ldr	r2, [r7, #0]
 8005b86:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 8005b88:	4b0f      	ldr	r3, [pc, #60]	@ (8005bc8 <SYSVIEW_AddTask+0xc4>)
 8005b8a:	681a      	ldr	r2, [r3, #0]
 8005b8c:	4910      	ldr	r1, [pc, #64]	@ (8005bd0 <SYSVIEW_AddTask+0xcc>)
 8005b8e:	4613      	mov	r3, r2
 8005b90:	009b      	lsls	r3, r3, #2
 8005b92:	4413      	add	r3, r2
 8005b94:	009b      	lsls	r3, r3, #2
 8005b96:	440b      	add	r3, r1
 8005b98:	3310      	adds	r3, #16
 8005b9a:	69ba      	ldr	r2, [r7, #24]
 8005b9c:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 8005b9e:	4b0a      	ldr	r3, [pc, #40]	@ (8005bc8 <SYSVIEW_AddTask+0xc4>)
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	3301      	adds	r3, #1
 8005ba4:	4a08      	ldr	r2, [pc, #32]	@ (8005bc8 <SYSVIEW_AddTask+0xc4>)
 8005ba6:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 8005ba8:	69bb      	ldr	r3, [r7, #24]
 8005baa:	9300      	str	r3, [sp, #0]
 8005bac:	683b      	ldr	r3, [r7, #0]
 8005bae:	687a      	ldr	r2, [r7, #4]
 8005bb0:	68b9      	ldr	r1, [r7, #8]
 8005bb2:	68f8      	ldr	r0, [r7, #12]
 8005bb4:	f000 f80e 	bl	8005bd4 <SYSVIEW_SendTaskInfo>
 8005bb8:	e000      	b.n	8005bbc <SYSVIEW_AddTask+0xb8>
    return;
 8005bba:	bf00      	nop

}
 8005bbc:	3710      	adds	r7, #16
 8005bbe:	46bd      	mov	sp, r7
 8005bc0:	bd80      	pop	{r7, pc}
 8005bc2:	bf00      	nop
 8005bc4:	08007ea0 	.word	0x08007ea0
 8005bc8:	20003c00 	.word	0x20003c00
 8005bcc:	08007ea8 	.word	0x08007ea8
 8005bd0:	20003b60 	.word	0x20003b60

08005bd4 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 8005bd4:	b580      	push	{r7, lr}
 8005bd6:	b08a      	sub	sp, #40	@ 0x28
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	60f8      	str	r0, [r7, #12]
 8005bdc:	60b9      	str	r1, [r7, #8]
 8005bde:	607a      	str	r2, [r7, #4]
 8005be0:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 8005be2:	f107 0310 	add.w	r3, r7, #16
 8005be6:	2218      	movs	r2, #24
 8005be8:	2100      	movs	r1, #0
 8005bea:	4618      	mov	r0, r3
 8005bec:	f001 fc4e 	bl	800748c <memset>
  TaskInfo.TaskID     = TaskID;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	613b      	str	r3, [r7, #16]
  TaskInfo.sName      = sName;
 8005bf4:	68bb      	ldr	r3, [r7, #8]
 8005bf6:	617b      	str	r3, [r7, #20]
  TaskInfo.Prio       = Prio;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	61bb      	str	r3, [r7, #24]
  TaskInfo.StackBase  = StackBase;
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackSize  = StackSize;
 8005c00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c02:	623b      	str	r3, [r7, #32]
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8005c04:	f107 0310 	add.w	r3, r7, #16
 8005c08:	4618      	mov	r0, r3
 8005c0a:	f000 fec1 	bl	8006990 <SEGGER_SYSVIEW_SendTaskInfo>
}
 8005c0e:	bf00      	nop
 8005c10:	3728      	adds	r7, #40	@ 0x28
 8005c12:	46bd      	mov	sp, r7
 8005c14:	bd80      	pop	{r7, pc}
	...

08005c18 <_DoInit>:
      if (pRTTCBInit->acID[0] != 'S') {                                                      \
        _DoInit();                                                                           \
      }                                                                                      \
    } while (0)

static void _DoInit(void) {
 8005c18:	b580      	push	{r7, lr}
 8005c1a:	b082      	sub	sp, #8
 8005c1c:	af00      	add	r7, sp, #0
  static const char _aInitStr[] = "\0\0\0\0\0\0TTR REGGES";  // Init complete ID string to make sure that things also work if RTT is linked to a no-init memory area
  unsigned i;
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 8005c1e:	4b25      	ldr	r3, [pc, #148]	@ (8005cb4 <_DoInit+0x9c>)
 8005c20:	603b      	str	r3, [r7, #0]
  memset((SEGGER_RTT_CB*)p, 0, sizeof(_SEGGER_RTT));         // Make sure that the RTT CB is always zero initialized.
 8005c22:	22a8      	movs	r2, #168	@ 0xa8
 8005c24:	2100      	movs	r1, #0
 8005c26:	6838      	ldr	r0, [r7, #0]
 8005c28:	f001 fc30 	bl	800748c <memset>
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8005c2c:	683b      	ldr	r3, [r7, #0]
 8005c2e:	2203      	movs	r2, #3
 8005c30:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8005c32:	683b      	ldr	r3, [r7, #0]
 8005c34:	2203      	movs	r2, #3
 8005c36:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8005c38:	683b      	ldr	r3, [r7, #0]
 8005c3a:	4a1f      	ldr	r2, [pc, #124]	@ (8005cb8 <_DoInit+0xa0>)
 8005c3c:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8005c3e:	683b      	ldr	r3, [r7, #0]
 8005c40:	4a1e      	ldr	r2, [pc, #120]	@ (8005cbc <_DoInit+0xa4>)
 8005c42:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8005c44:	683b      	ldr	r3, [r7, #0]
 8005c46:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005c4a:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8005c4c:	683b      	ldr	r3, [r7, #0]
 8005c4e:	2200      	movs	r2, #0
 8005c50:	629a      	str	r2, [r3, #40]	@ 0x28
  p->aUp[0].WrOff         = 0u;
 8005c52:	683b      	ldr	r3, [r7, #0]
 8005c54:	2200      	movs	r2, #0
 8005c56:	625a      	str	r2, [r3, #36]	@ 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8005c58:	683b      	ldr	r3, [r7, #0]
 8005c5a:	2200      	movs	r2, #0
 8005c5c:	62da      	str	r2, [r3, #44]	@ 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8005c5e:	683b      	ldr	r3, [r7, #0]
 8005c60:	4a15      	ldr	r2, [pc, #84]	@ (8005cb8 <_DoInit+0xa0>)
 8005c62:	661a      	str	r2, [r3, #96]	@ 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8005c64:	683b      	ldr	r3, [r7, #0]
 8005c66:	4a16      	ldr	r2, [pc, #88]	@ (8005cc0 <_DoInit+0xa8>)
 8005c68:	665a      	str	r2, [r3, #100]	@ 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8005c6a:	683b      	ldr	r3, [r7, #0]
 8005c6c:	2210      	movs	r2, #16
 8005c6e:	669a      	str	r2, [r3, #104]	@ 0x68
  p->aDown[0].RdOff         = 0u;
 8005c70:	683b      	ldr	r3, [r7, #0]
 8005c72:	2200      	movs	r2, #0
 8005c74:	671a      	str	r2, [r3, #112]	@ 0x70
  p->aDown[0].WrOff         = 0u;
 8005c76:	683b      	ldr	r3, [r7, #0]
 8005c78:	2200      	movs	r2, #0
 8005c7a:	66da      	str	r2, [r3, #108]	@ 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8005c7c:	683b      	ldr	r3, [r7, #0]
 8005c7e:	2200      	movs	r2, #0
 8005c80:	675a      	str	r2, [r3, #116]	@ 0x74
  // Finish initialization of the control block.
  // Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory (usually flash),
  // as this would cause J-Link to "find" the control block at a wrong address.
  //
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 8005c82:	2300      	movs	r3, #0
 8005c84:	607b      	str	r3, [r7, #4]
 8005c86:	e00c      	b.n	8005ca2 <_DoInit+0x8a>
    p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	f1c3 030f 	rsb	r3, r3, #15
 8005c8e:	4a0d      	ldr	r2, [pc, #52]	@ (8005cc4 <_DoInit+0xac>)
 8005c90:	5cd1      	ldrb	r1, [r2, r3]
 8005c92:	683a      	ldr	r2, [r7, #0]
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	4413      	add	r3, r2
 8005c98:	460a      	mov	r2, r1
 8005c9a:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	3301      	adds	r3, #1
 8005ca0:	607b      	str	r3, [r7, #4]
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	2b0f      	cmp	r3, #15
 8005ca6:	d9ef      	bls.n	8005c88 <_DoInit+0x70>
  }
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
}
 8005ca8:	bf00      	nop
 8005caa:	bf00      	nop
 8005cac:	3708      	adds	r7, #8
 8005cae:	46bd      	mov	sp, r7
 8005cb0:	bd80      	pop	{r7, pc}
 8005cb2:	bf00      	nop
 8005cb4:	20003c04 	.word	0x20003c04
 8005cb8:	08007ef8 	.word	0x08007ef8
 8005cbc:	20003cac 	.word	0x20003cac
 8005cc0:	200040ac 	.word	0x200040ac
 8005cc4:	08007fa4 	.word	0x08007fa4

08005cc8 <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	b08c      	sub	sp, #48	@ 0x30
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	60f8      	str	r0, [r7, #12]
 8005cd0:	60b9      	str	r1, [r7, #8]
 8005cd2:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 8005cd4:	4b3e      	ldr	r3, [pc, #248]	@ (8005dd0 <SEGGER_RTT_ReadNoLock+0x108>)
 8005cd6:	623b      	str	r3, [r7, #32]
 8005cd8:	6a3b      	ldr	r3, [r7, #32]
 8005cda:	781b      	ldrb	r3, [r3, #0]
 8005cdc:	b2db      	uxtb	r3, r3
 8005cde:	2b53      	cmp	r3, #83	@ 0x53
 8005ce0:	d001      	beq.n	8005ce6 <SEGGER_RTT_ReadNoLock+0x1e>
 8005ce2:	f7ff ff99 	bl	8005c18 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((uintptr_t)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8005ce6:	68fa      	ldr	r2, [r7, #12]
 8005ce8:	4613      	mov	r3, r2
 8005cea:	005b      	lsls	r3, r3, #1
 8005cec:	4413      	add	r3, r2
 8005cee:	00db      	lsls	r3, r3, #3
 8005cf0:	3360      	adds	r3, #96	@ 0x60
 8005cf2:	4a37      	ldr	r2, [pc, #220]	@ (8005dd0 <SEGGER_RTT_ReadNoLock+0x108>)
 8005cf4:	4413      	add	r3, r2
 8005cf6:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8005cf8:	68bb      	ldr	r3, [r7, #8]
 8005cfa:	627b      	str	r3, [r7, #36]	@ 0x24
  RdOff = pRing->RdOff;
 8005cfc:	69fb      	ldr	r3, [r7, #28]
 8005cfe:	691b      	ldr	r3, [r3, #16]
 8005d00:	62bb      	str	r3, [r7, #40]	@ 0x28
  WrOff = pRing->WrOff;
 8005d02:	69fb      	ldr	r3, [r7, #28]
 8005d04:	68db      	ldr	r3, [r3, #12]
 8005d06:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8005d08:	2300      	movs	r3, #0
 8005d0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8005d0c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005d0e:	69bb      	ldr	r3, [r7, #24]
 8005d10:	429a      	cmp	r2, r3
 8005d12:	d92b      	bls.n	8005d6c <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8005d14:	69fb      	ldr	r3, [r7, #28]
 8005d16:	689a      	ldr	r2, [r3, #8]
 8005d18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d1a:	1ad3      	subs	r3, r2, r3
 8005d1c:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8005d1e:	697a      	ldr	r2, [r7, #20]
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	4293      	cmp	r3, r2
 8005d24:	bf28      	it	cs
 8005d26:	4613      	movcs	r3, r2
 8005d28:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8005d2a:	69fb      	ldr	r3, [r7, #28]
 8005d2c:	685a      	ldr	r2, [r3, #4]
 8005d2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d30:	4413      	add	r3, r2
 8005d32:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8005d34:	697a      	ldr	r2, [r7, #20]
 8005d36:	6939      	ldr	r1, [r7, #16]
 8005d38:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005d3a:	f001 fbdb 	bl	80074f4 <memcpy>
    NumBytesRead += NumBytesRem;
 8005d3e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005d40:	697b      	ldr	r3, [r7, #20]
 8005d42:	4413      	add	r3, r2
 8005d44:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8005d46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d48:	697b      	ldr	r3, [r7, #20]
 8005d4a:	4413      	add	r3, r2
 8005d4c:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 8005d4e:	687a      	ldr	r2, [r7, #4]
 8005d50:	697b      	ldr	r3, [r7, #20]
 8005d52:	1ad3      	subs	r3, r2, r3
 8005d54:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8005d56:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005d58:	697b      	ldr	r3, [r7, #20]
 8005d5a:	4413      	add	r3, r2
 8005d5c:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8005d5e:	69fb      	ldr	r3, [r7, #28]
 8005d60:	689b      	ldr	r3, [r3, #8]
 8005d62:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005d64:	429a      	cmp	r2, r3
 8005d66:	d101      	bne.n	8005d6c <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 8005d68:	2300      	movs	r3, #0
 8005d6a:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8005d6c:	69ba      	ldr	r2, [r7, #24]
 8005d6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d70:	1ad3      	subs	r3, r2, r3
 8005d72:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8005d74:	697a      	ldr	r2, [r7, #20]
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	4293      	cmp	r3, r2
 8005d7a:	bf28      	it	cs
 8005d7c:	4613      	movcs	r3, r2
 8005d7e:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8005d80:	697b      	ldr	r3, [r7, #20]
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d019      	beq.n	8005dba <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8005d86:	69fb      	ldr	r3, [r7, #28]
 8005d88:	685a      	ldr	r2, [r3, #4]
 8005d8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d8c:	4413      	add	r3, r2
 8005d8e:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8005d90:	697a      	ldr	r2, [r7, #20]
 8005d92:	6939      	ldr	r1, [r7, #16]
 8005d94:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005d96:	f001 fbad 	bl	80074f4 <memcpy>
    NumBytesRead += NumBytesRem;
 8005d9a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005d9c:	697b      	ldr	r3, [r7, #20]
 8005d9e:	4413      	add	r3, r2
 8005da0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8005da2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005da4:	697b      	ldr	r3, [r7, #20]
 8005da6:	4413      	add	r3, r2
 8005da8:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 8005daa:	687a      	ldr	r2, [r7, #4]
 8005dac:	697b      	ldr	r3, [r7, #20]
 8005dae:	1ad3      	subs	r3, r2, r3
 8005db0:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8005db2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005db4:	697b      	ldr	r3, [r7, #20]
 8005db6:	4413      	add	r3, r2
 8005db8:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
  }
  if (NumBytesRead) {
 8005dba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d002      	beq.n	8005dc6 <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 8005dc0:	69fb      	ldr	r3, [r7, #28]
 8005dc2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005dc4:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8005dc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8005dc8:	4618      	mov	r0, r3
 8005dca:	3730      	adds	r7, #48	@ 0x30
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	bd80      	pop	{r7, pc}
 8005dd0:	20003c04 	.word	0x20003c04

08005dd4 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	b088      	sub	sp, #32
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	60f8      	str	r0, [r7, #12]
 8005ddc:	60b9      	str	r1, [r7, #8]
 8005dde:	607a      	str	r2, [r7, #4]
 8005de0:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 8005de2:	4b3c      	ldr	r3, [pc, #240]	@ (8005ed4 <SEGGER_RTT_AllocUpBuffer+0x100>)
 8005de4:	61bb      	str	r3, [r7, #24]
 8005de6:	69bb      	ldr	r3, [r7, #24]
 8005de8:	781b      	ldrb	r3, [r3, #0]
 8005dea:	b2db      	uxtb	r3, r3
 8005dec:	2b53      	cmp	r3, #83	@ 0x53
 8005dee:	d001      	beq.n	8005df4 <SEGGER_RTT_AllocUpBuffer+0x20>
 8005df0:	f7ff ff12 	bl	8005c18 <_DoInit>
  SEGGER_RTT_LOCK();
 8005df4:	f3ef 8311 	mrs	r3, BASEPRI
 8005df8:	f04f 0120 	mov.w	r1, #32
 8005dfc:	f381 8811 	msr	BASEPRI, r1
 8005e00:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8005e02:	4b34      	ldr	r3, [pc, #208]	@ (8005ed4 <SEGGER_RTT_AllocUpBuffer+0x100>)
 8005e04:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 8005e06:	2300      	movs	r3, #0
 8005e08:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 8005e0a:	6939      	ldr	r1, [r7, #16]
 8005e0c:	69fb      	ldr	r3, [r7, #28]
 8005e0e:	1c5a      	adds	r2, r3, #1
 8005e10:	4613      	mov	r3, r2
 8005e12:	005b      	lsls	r3, r3, #1
 8005e14:	4413      	add	r3, r2
 8005e16:	00db      	lsls	r3, r3, #3
 8005e18:	440b      	add	r3, r1
 8005e1a:	3304      	adds	r3, #4
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d008      	beq.n	8005e34 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 8005e22:	69fb      	ldr	r3, [r7, #28]
 8005e24:	3301      	adds	r3, #1
 8005e26:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 8005e28:	693b      	ldr	r3, [r7, #16]
 8005e2a:	691b      	ldr	r3, [r3, #16]
 8005e2c:	69fa      	ldr	r2, [r7, #28]
 8005e2e:	429a      	cmp	r2, r3
 8005e30:	dbeb      	blt.n	8005e0a <SEGGER_RTT_AllocUpBuffer+0x36>
 8005e32:	e000      	b.n	8005e36 <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 8005e34:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 8005e36:	693b      	ldr	r3, [r7, #16]
 8005e38:	691b      	ldr	r3, [r3, #16]
 8005e3a:	69fa      	ldr	r2, [r7, #28]
 8005e3c:	429a      	cmp	r2, r3
 8005e3e:	da3d      	bge.n	8005ebc <SEGGER_RTT_AllocUpBuffer+0xe8>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 8005e40:	6939      	ldr	r1, [r7, #16]
 8005e42:	69fb      	ldr	r3, [r7, #28]
 8005e44:	1c5a      	adds	r2, r3, #1
 8005e46:	4613      	mov	r3, r2
 8005e48:	005b      	lsls	r3, r3, #1
 8005e4a:	4413      	add	r3, r2
 8005e4c:	00db      	lsls	r3, r3, #3
 8005e4e:	440b      	add	r3, r1
 8005e50:	68fa      	ldr	r2, [r7, #12]
 8005e52:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 8005e54:	6939      	ldr	r1, [r7, #16]
 8005e56:	69fb      	ldr	r3, [r7, #28]
 8005e58:	1c5a      	adds	r2, r3, #1
 8005e5a:	4613      	mov	r3, r2
 8005e5c:	005b      	lsls	r3, r3, #1
 8005e5e:	4413      	add	r3, r2
 8005e60:	00db      	lsls	r3, r3, #3
 8005e62:	440b      	add	r3, r1
 8005e64:	3304      	adds	r3, #4
 8005e66:	68ba      	ldr	r2, [r7, #8]
 8005e68:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 8005e6a:	6939      	ldr	r1, [r7, #16]
 8005e6c:	69fa      	ldr	r2, [r7, #28]
 8005e6e:	4613      	mov	r3, r2
 8005e70:	005b      	lsls	r3, r3, #1
 8005e72:	4413      	add	r3, r2
 8005e74:	00db      	lsls	r3, r3, #3
 8005e76:	440b      	add	r3, r1
 8005e78:	3320      	adds	r3, #32
 8005e7a:	687a      	ldr	r2, [r7, #4]
 8005e7c:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 8005e7e:	6939      	ldr	r1, [r7, #16]
 8005e80:	69fa      	ldr	r2, [r7, #28]
 8005e82:	4613      	mov	r3, r2
 8005e84:	005b      	lsls	r3, r3, #1
 8005e86:	4413      	add	r3, r2
 8005e88:	00db      	lsls	r3, r3, #3
 8005e8a:	440b      	add	r3, r1
 8005e8c:	3328      	adds	r3, #40	@ 0x28
 8005e8e:	2200      	movs	r2, #0
 8005e90:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 8005e92:	6939      	ldr	r1, [r7, #16]
 8005e94:	69fa      	ldr	r2, [r7, #28]
 8005e96:	4613      	mov	r3, r2
 8005e98:	005b      	lsls	r3, r3, #1
 8005e9a:	4413      	add	r3, r2
 8005e9c:	00db      	lsls	r3, r3, #3
 8005e9e:	440b      	add	r3, r1
 8005ea0:	3324      	adds	r3, #36	@ 0x24
 8005ea2:	2200      	movs	r2, #0
 8005ea4:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 8005ea6:	6939      	ldr	r1, [r7, #16]
 8005ea8:	69fa      	ldr	r2, [r7, #28]
 8005eaa:	4613      	mov	r3, r2
 8005eac:	005b      	lsls	r3, r3, #1
 8005eae:	4413      	add	r3, r2
 8005eb0:	00db      	lsls	r3, r3, #3
 8005eb2:	440b      	add	r3, r1
 8005eb4:	332c      	adds	r3, #44	@ 0x2c
 8005eb6:	683a      	ldr	r2, [r7, #0]
 8005eb8:	601a      	str	r2, [r3, #0]
 8005eba:	e002      	b.n	8005ec2 <SEGGER_RTT_AllocUpBuffer+0xee>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
  } else {
    BufferIndex = -1;
 8005ebc:	f04f 33ff 	mov.w	r3, #4294967295
 8005ec0:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 8005ec2:	697b      	ldr	r3, [r7, #20]
 8005ec4:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 8005ec8:	69fb      	ldr	r3, [r7, #28]
}
 8005eca:	4618      	mov	r0, r3
 8005ecc:	3720      	adds	r7, #32
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	bd80      	pop	{r7, pc}
 8005ed2:	bf00      	nop
 8005ed4:	20003c04 	.word	0x20003c04

08005ed8 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8005ed8:	b580      	push	{r7, lr}
 8005eda:	b08a      	sub	sp, #40	@ 0x28
 8005edc:	af00      	add	r7, sp, #0
 8005ede:	60f8      	str	r0, [r7, #12]
 8005ee0:	60b9      	str	r1, [r7, #8]
 8005ee2:	607a      	str	r2, [r7, #4]
 8005ee4:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;
  volatile SEGGER_RTT_BUFFER_DOWN* pDown;

  INIT();
 8005ee6:	4b20      	ldr	r3, [pc, #128]	@ (8005f68 <SEGGER_RTT_ConfigDownBuffer+0x90>)
 8005ee8:	623b      	str	r3, [r7, #32]
 8005eea:	6a3b      	ldr	r3, [r7, #32]
 8005eec:	781b      	ldrb	r3, [r3, #0]
 8005eee:	b2db      	uxtb	r3, r3
 8005ef0:	2b53      	cmp	r3, #83	@ 0x53
 8005ef2:	d001      	beq.n	8005ef8 <SEGGER_RTT_ConfigDownBuffer+0x20>
 8005ef4:	f7ff fe90 	bl	8005c18 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8005ef8:	4b1b      	ldr	r3, [pc, #108]	@ (8005f68 <SEGGER_RTT_ConfigDownBuffer+0x90>)
 8005efa:	61fb      	str	r3, [r7, #28]
  if (BufferIndex < SEGGER_RTT_MAX_NUM_DOWN_BUFFERS) {
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	2b02      	cmp	r3, #2
 8005f00:	d82a      	bhi.n	8005f58 <SEGGER_RTT_ConfigDownBuffer+0x80>
    SEGGER_RTT_LOCK();
 8005f02:	f3ef 8311 	mrs	r3, BASEPRI
 8005f06:	f04f 0120 	mov.w	r1, #32
 8005f0a:	f381 8811 	msr	BASEPRI, r1
 8005f0e:	61bb      	str	r3, [r7, #24]
    pDown = &pRTTCB->aDown[BufferIndex];
 8005f10:	68fa      	ldr	r2, [r7, #12]
 8005f12:	4613      	mov	r3, r2
 8005f14:	005b      	lsls	r3, r3, #1
 8005f16:	4413      	add	r3, r2
 8005f18:	00db      	lsls	r3, r3, #3
 8005f1a:	3360      	adds	r3, #96	@ 0x60
 8005f1c:	69fa      	ldr	r2, [r7, #28]
 8005f1e:	4413      	add	r3, r2
 8005f20:	617b      	str	r3, [r7, #20]
    if (BufferIndex) {
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d00e      	beq.n	8005f46 <SEGGER_RTT_ConfigDownBuffer+0x6e>
      pDown->sName        = sName;
 8005f28:	697b      	ldr	r3, [r7, #20]
 8005f2a:	68ba      	ldr	r2, [r7, #8]
 8005f2c:	601a      	str	r2, [r3, #0]
      pDown->pBuffer      = (char*)pBuffer;
 8005f2e:	697b      	ldr	r3, [r7, #20]
 8005f30:	687a      	ldr	r2, [r7, #4]
 8005f32:	605a      	str	r2, [r3, #4]
      pDown->SizeOfBuffer = BufferSize;
 8005f34:	697b      	ldr	r3, [r7, #20]
 8005f36:	683a      	ldr	r2, [r7, #0]
 8005f38:	609a      	str	r2, [r3, #8]
      pDown->RdOff        = 0u;
 8005f3a:	697b      	ldr	r3, [r7, #20]
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	611a      	str	r2, [r3, #16]
      pDown->WrOff        = 0u;
 8005f40:	697b      	ldr	r3, [r7, #20]
 8005f42:	2200      	movs	r2, #0
 8005f44:	60da      	str	r2, [r3, #12]
    }
    pDown->Flags          = Flags;
 8005f46:	697b      	ldr	r3, [r7, #20]
 8005f48:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005f4a:	615a      	str	r2, [r3, #20]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    SEGGER_RTT_UNLOCK();
 8005f4c:	69bb      	ldr	r3, [r7, #24]
 8005f4e:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 8005f52:	2300      	movs	r3, #0
 8005f54:	627b      	str	r3, [r7, #36]	@ 0x24
 8005f56:	e002      	b.n	8005f5e <SEGGER_RTT_ConfigDownBuffer+0x86>
  } else {
    r = -1;
 8005f58:	f04f 33ff 	mov.w	r3, #4294967295
 8005f5c:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  return r;
 8005f5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005f60:	4618      	mov	r0, r3
 8005f62:	3728      	adds	r7, #40	@ 0x28
 8005f64:	46bd      	mov	sp, r7
 8005f66:	bd80      	pop	{r7, pc}
 8005f68:	20003c04 	.word	0x20003c04

08005f6c <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 8005f6c:	b480      	push	{r7}
 8005f6e:	b087      	sub	sp, #28
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	60f8      	str	r0, [r7, #12]
 8005f74:	60b9      	str	r1, [r7, #8]
 8005f76:	607a      	str	r2, [r7, #4]
  U8* pLen;
  const char* sStart;

  if (pText == NULL) {
 8005f78:	68bb      	ldr	r3, [r7, #8]
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d105      	bne.n	8005f8a <_EncodeStr+0x1e>
    *pPayload++ = (U8)0;
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	1c5a      	adds	r2, r3, #1
 8005f82:	60fa      	str	r2, [r7, #12]
 8005f84:	2200      	movs	r2, #0
 8005f86:	701a      	strb	r2, [r3, #0]
 8005f88:	e022      	b.n	8005fd0 <_EncodeStr+0x64>
  } else {
    sStart = pText; // Remember start of string.
 8005f8a:	68bb      	ldr	r3, [r7, #8]
 8005f8c:	617b      	str	r3, [r7, #20]
    //
    // Save space to store count byte(s).
    //
    pLen = pPayload++;
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	1c5a      	adds	r2, r3, #1
 8005f92:	60fa      	str	r2, [r7, #12]
 8005f94:	613b      	str	r3, [r7, #16]
    pPayload += 2;
#endif
    //
    // Limit string to maximum length and copy into payload buffer.
    //
    if (Limit > SEGGER_SYSVIEW_MAX_STRING_LEN) {
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	2b80      	cmp	r3, #128	@ 0x80
 8005f9a:	d90a      	bls.n	8005fb2 <_EncodeStr+0x46>
      Limit = SEGGER_SYSVIEW_MAX_STRING_LEN;
 8005f9c:	2380      	movs	r3, #128	@ 0x80
 8005f9e:	607b      	str	r3, [r7, #4]
    }
    while ((Limit-- > 0) && (*pText != '\0')) {
 8005fa0:	e007      	b.n	8005fb2 <_EncodeStr+0x46>
      *pPayload++ = *pText++;
 8005fa2:	68ba      	ldr	r2, [r7, #8]
 8005fa4:	1c53      	adds	r3, r2, #1
 8005fa6:	60bb      	str	r3, [r7, #8]
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	1c59      	adds	r1, r3, #1
 8005fac:	60f9      	str	r1, [r7, #12]
 8005fae:	7812      	ldrb	r2, [r2, #0]
 8005fb0:	701a      	strb	r2, [r3, #0]
    while ((Limit-- > 0) && (*pText != '\0')) {
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	1e5a      	subs	r2, r3, #1
 8005fb6:	607a      	str	r2, [r7, #4]
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d003      	beq.n	8005fc4 <_EncodeStr+0x58>
 8005fbc:	68bb      	ldr	r3, [r7, #8]
 8005fbe:	781b      	ldrb	r3, [r3, #0]
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d1ee      	bne.n	8005fa2 <_EncodeStr+0x36>
    Limit = (unsigned int)(pText - sStart);
    *pLen++ = (U8)255;
    *pLen++ = (U8)((Limit >> 8) & 255);
    *pLen++ = (U8)(Limit & 255);
#else   // Length always encodes in 1 byte
    *pLen = (U8)(pText - sStart);
 8005fc4:	68ba      	ldr	r2, [r7, #8]
 8005fc6:	697b      	ldr	r3, [r7, #20]
 8005fc8:	1ad3      	subs	r3, r2, r3
 8005fca:	b2da      	uxtb	r2, r3
 8005fcc:	693b      	ldr	r3, [r7, #16]
 8005fce:	701a      	strb	r2, [r3, #0]
#endif
  }
  //
  return pPayload;
 8005fd0:	68fb      	ldr	r3, [r7, #12]
}
 8005fd2:	4618      	mov	r0, r3
 8005fd4:	371c      	adds	r7, #28
 8005fd6:	46bd      	mov	sp, r7
 8005fd8:	bc80      	pop	{r7}
 8005fda:	4770      	bx	lr

08005fdc <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 8005fdc:	b480      	push	{r7}
 8005fde:	b083      	sub	sp, #12
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	6078      	str	r0, [r7, #4]
  return pPacket + _MAX_ID_BYTES + _MAX_DATA_BYTES;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	3307      	adds	r3, #7
}
 8005fe8:	4618      	mov	r0, r3
 8005fea:	370c      	adds	r7, #12
 8005fec:	46bd      	mov	sp, r7
 8005fee:	bc80      	pop	{r7}
 8005ff0:	4770      	bx	lr
	...

08005ff4 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 8005ff4:	b580      	push	{r7, lr}
 8005ff6:	b082      	sub	sp, #8
 8005ff8:	af00      	add	r7, sp, #0
  U8  Cmd;
  unsigned int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8005ffa:	4b34      	ldr	r3, [pc, #208]	@ (80060cc <_HandleIncomingPacket+0xd8>)
 8005ffc:	7e1b      	ldrb	r3, [r3, #24]
 8005ffe:	4618      	mov	r0, r3
 8006000:	1cfb      	adds	r3, r7, #3
 8006002:	2201      	movs	r2, #1
 8006004:	4619      	mov	r1, r3
 8006006:	f7ff fe5f 	bl	8005cc8 <SEGGER_RTT_ReadNoLock>
 800600a:	6078      	str	r0, [r7, #4]
  if (Status > 0) {
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	2b00      	cmp	r3, #0
 8006010:	d057      	beq.n	80060c2 <_HandleIncomingPacket+0xce>
    switch (Cmd) {
 8006012:	78fb      	ldrb	r3, [r7, #3]
 8006014:	2b80      	cmp	r3, #128	@ 0x80
 8006016:	d031      	beq.n	800607c <_HandleIncomingPacket+0x88>
 8006018:	2b80      	cmp	r3, #128	@ 0x80
 800601a:	dc40      	bgt.n	800609e <_HandleIncomingPacket+0xaa>
 800601c:	2b07      	cmp	r3, #7
 800601e:	dc15      	bgt.n	800604c <_HandleIncomingPacket+0x58>
 8006020:	2b00      	cmp	r3, #0
 8006022:	dd3c      	ble.n	800609e <_HandleIncomingPacket+0xaa>
 8006024:	3b01      	subs	r3, #1
 8006026:	2b06      	cmp	r3, #6
 8006028:	d839      	bhi.n	800609e <_HandleIncomingPacket+0xaa>
 800602a:	a201      	add	r2, pc, #4	@ (adr r2, 8006030 <_HandleIncomingPacket+0x3c>)
 800602c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006030:	08006053 	.word	0x08006053
 8006034:	08006059 	.word	0x08006059
 8006038:	0800605f 	.word	0x0800605f
 800603c:	08006065 	.word	0x08006065
 8006040:	0800606b 	.word	0x0800606b
 8006044:	08006071 	.word	0x08006071
 8006048:	08006077 	.word	0x08006077
 800604c:	2b7f      	cmp	r3, #127	@ 0x7f
 800604e:	d033      	beq.n	80060b8 <_HandleIncomingPacket+0xc4>
 8006050:	e025      	b.n	800609e <_HandleIncomingPacket+0xaa>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 8006052:	f000 fb23 	bl	800669c <SEGGER_SYSVIEW_Start>
      break;
 8006056:	e034      	b.n	80060c2 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 8006058:	f000 fbda 	bl	8006810 <SEGGER_SYSVIEW_Stop>
      break;
 800605c:	e031      	b.n	80060c2 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 800605e:	f000 fdb3 	bl	8006bc8 <SEGGER_SYSVIEW_RecordSystime>
      break;
 8006062:	e02e      	b.n	80060c2 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 8006064:	f000 fd78 	bl	8006b58 <SEGGER_SYSVIEW_SendTaskList>
      break;
 8006068:	e02b      	b.n	80060c2 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 800606a:	f000 fbf7 	bl	800685c <SEGGER_SYSVIEW_GetSysDesc>
      break;
 800606e:	e028      	b.n	80060c2 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 8006070:	f001 f8e4 	bl	800723c <SEGGER_SYSVIEW_SendNumModules>
      break;
 8006074:	e025      	b.n	80060c2 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 8006076:	f001 f8c3 	bl	8007200 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 800607a:	e022      	b.n	80060c2 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800607c:	4b13      	ldr	r3, [pc, #76]	@ (80060cc <_HandleIncomingPacket+0xd8>)
 800607e:	7e1b      	ldrb	r3, [r3, #24]
 8006080:	4618      	mov	r0, r3
 8006082:	1cfb      	adds	r3, r7, #3
 8006084:	2201      	movs	r2, #1
 8006086:	4619      	mov	r1, r3
 8006088:	f7ff fe1e 	bl	8005cc8 <SEGGER_RTT_ReadNoLock>
 800608c:	6078      	str	r0, [r7, #4]
      if (Status > 0) {
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	2b00      	cmp	r3, #0
 8006092:	d013      	beq.n	80060bc <_HandleIncomingPacket+0xc8>
        SEGGER_SYSVIEW_SendModule(Cmd);
 8006094:	78fb      	ldrb	r3, [r7, #3]
 8006096:	4618      	mov	r0, r3
 8006098:	f001 f828 	bl	80070ec <SEGGER_SYSVIEW_SendModule>
      }
      break;
 800609c:	e00e      	b.n	80060bc <_HandleIncomingPacket+0xc8>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 800609e:	78fb      	ldrb	r3, [r7, #3]
 80060a0:	b25b      	sxtb	r3, r3
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	da0c      	bge.n	80060c0 <_HandleIncomingPacket+0xcc>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 80060a6:	4b09      	ldr	r3, [pc, #36]	@ (80060cc <_HandleIncomingPacket+0xd8>)
 80060a8:	7e1b      	ldrb	r3, [r3, #24]
 80060aa:	4618      	mov	r0, r3
 80060ac:	1cfb      	adds	r3, r7, #3
 80060ae:	2201      	movs	r2, #1
 80060b0:	4619      	mov	r1, r3
 80060b2:	f7ff fe09 	bl	8005cc8 <SEGGER_RTT_ReadNoLock>
      }
      break;
 80060b6:	e003      	b.n	80060c0 <_HandleIncomingPacket+0xcc>
      break;
 80060b8:	bf00      	nop
 80060ba:	e002      	b.n	80060c2 <_HandleIncomingPacket+0xce>
      break;
 80060bc:	bf00      	nop
 80060be:	e000      	b.n	80060c2 <_HandleIncomingPacket+0xce>
      break;
 80060c0:	bf00      	nop
    }
  }
}
 80060c2:	bf00      	nop
 80060c4:	3708      	adds	r7, #8
 80060c6:	46bd      	mov	sp, r7
 80060c8:	bd80      	pop	{r7, pc}
 80060ca:	bf00      	nop
 80060cc:	200046a0 	.word	0x200046a0

080060d0 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 80060d0:	b580      	push	{r7, lr}
 80060d2:	b08c      	sub	sp, #48	@ 0x30
 80060d4:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 80060d6:	2301      	movs	r3, #1
 80060d8:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 80060da:	1d3b      	adds	r3, r7, #4
 80060dc:	3301      	adds	r3, #1
 80060de:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 80060e0:	69fb      	ldr	r3, [r7, #28]
 80060e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80060e4:	4b31      	ldr	r3, [pc, #196]	@ (80061ac <_TrySendOverflowPacket+0xdc>)
 80060e6:	695b      	ldr	r3, [r3, #20]
 80060e8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80060ea:	e00b      	b.n	8006104 <_TrySendOverflowPacket+0x34>
 80060ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060ee:	b2da      	uxtb	r2, r3
 80060f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060f2:	1c59      	adds	r1, r3, #1
 80060f4:	62f9      	str	r1, [r7, #44]	@ 0x2c
 80060f6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80060fa:	b2d2      	uxtb	r2, r2
 80060fc:	701a      	strb	r2, [r3, #0]
 80060fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006100:	09db      	lsrs	r3, r3, #7
 8006102:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006104:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006106:	2b7f      	cmp	r3, #127	@ 0x7f
 8006108:	d8f0      	bhi.n	80060ec <_TrySendOverflowPacket+0x1c>
 800610a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800610c:	1c5a      	adds	r2, r3, #1
 800610e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006110:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006112:	b2d2      	uxtb	r2, r2
 8006114:	701a      	strb	r2, [r3, #0]
 8006116:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006118:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800611a:	4b25      	ldr	r3, [pc, #148]	@ (80061b0 <_TrySendOverflowPacket+0xe0>)
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	61bb      	str	r3, [r7, #24]
  Delta = (I32)(TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp);
 8006120:	4b22      	ldr	r3, [pc, #136]	@ (80061ac <_TrySendOverflowPacket+0xdc>)
 8006122:	68db      	ldr	r3, [r3, #12]
 8006124:	69ba      	ldr	r2, [r7, #24]
 8006126:	1ad3      	subs	r3, r2, r3
 8006128:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 800612a:	69fb      	ldr	r3, [r7, #28]
 800612c:	627b      	str	r3, [r7, #36]	@ 0x24
 800612e:	697b      	ldr	r3, [r7, #20]
 8006130:	623b      	str	r3, [r7, #32]
 8006132:	e00b      	b.n	800614c <_TrySendOverflowPacket+0x7c>
 8006134:	6a3b      	ldr	r3, [r7, #32]
 8006136:	b2da      	uxtb	r2, r3
 8006138:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800613a:	1c59      	adds	r1, r3, #1
 800613c:	6279      	str	r1, [r7, #36]	@ 0x24
 800613e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006142:	b2d2      	uxtb	r2, r2
 8006144:	701a      	strb	r2, [r3, #0]
 8006146:	6a3b      	ldr	r3, [r7, #32]
 8006148:	09db      	lsrs	r3, r3, #7
 800614a:	623b      	str	r3, [r7, #32]
 800614c:	6a3b      	ldr	r3, [r7, #32]
 800614e:	2b7f      	cmp	r3, #127	@ 0x7f
 8006150:	d8f0      	bhi.n	8006134 <_TrySendOverflowPacket+0x64>
 8006152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006154:	1c5a      	adds	r2, r3, #1
 8006156:	627a      	str	r2, [r7, #36]	@ 0x24
 8006158:	6a3a      	ldr	r2, [r7, #32]
 800615a:	b2d2      	uxtb	r2, r2
 800615c:	701a      	strb	r2, [r3, #0]
 800615e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006160:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = (int)SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, (unsigned int)(pPayload - aPacket));
 8006162:	4b12      	ldr	r3, [pc, #72]	@ (80061ac <_TrySendOverflowPacket+0xdc>)
 8006164:	785b      	ldrb	r3, [r3, #1]
 8006166:	4618      	mov	r0, r3
 8006168:	1d3b      	adds	r3, r7, #4
 800616a:	69fa      	ldr	r2, [r7, #28]
 800616c:	1ad3      	subs	r3, r2, r3
 800616e:	461a      	mov	r2, r3
 8006170:	1d3b      	adds	r3, r7, #4
 8006172:	4619      	mov	r1, r3
 8006174:	f7f9 ffec 	bl	8000150 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8006178:	4603      	mov	r3, r0
 800617a:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 800617c:	693b      	ldr	r3, [r7, #16]
 800617e:	2b00      	cmp	r3, #0
 8006180:	d009      	beq.n	8006196 <_TrySendOverflowPacket+0xc6>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8006182:	4a0a      	ldr	r2, [pc, #40]	@ (80061ac <_TrySendOverflowPacket+0xdc>)
 8006184:	69bb      	ldr	r3, [r7, #24]
 8006186:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 8006188:	4b08      	ldr	r3, [pc, #32]	@ (80061ac <_TrySendOverflowPacket+0xdc>)
 800618a:	781b      	ldrb	r3, [r3, #0]
 800618c:	3b01      	subs	r3, #1
 800618e:	b2da      	uxtb	r2, r3
 8006190:	4b06      	ldr	r3, [pc, #24]	@ (80061ac <_TrySendOverflowPacket+0xdc>)
 8006192:	701a      	strb	r2, [r3, #0]
 8006194:	e004      	b.n	80061a0 <_TrySendOverflowPacket+0xd0>
  } else {
    _SYSVIEW_Globals.DropCount++;
 8006196:	4b05      	ldr	r3, [pc, #20]	@ (80061ac <_TrySendOverflowPacket+0xdc>)
 8006198:	695b      	ldr	r3, [r3, #20]
 800619a:	3301      	adds	r3, #1
 800619c:	4a03      	ldr	r2, [pc, #12]	@ (80061ac <_TrySendOverflowPacket+0xdc>)
 800619e:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 80061a0:	693b      	ldr	r3, [r7, #16]
}
 80061a2:	4618      	mov	r0, r3
 80061a4:	3730      	adds	r7, #48	@ 0x30
 80061a6:	46bd      	mov	sp, r7
 80061a8:	bd80      	pop	{r7, pc}
 80061aa:	bf00      	nop
 80061ac:	200046a0 	.word	0x200046a0
 80061b0:	e0001004 	.word	0xe0001004

080061b4 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 80061b4:	b580      	push	{r7, lr}
 80061b6:	b08a      	sub	sp, #40	@ 0x28
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	60f8      	str	r0, [r7, #12]
 80061bc:	60b9      	str	r1, [r7, #8]
 80061be:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 80061c0:	4b98      	ldr	r3, [pc, #608]	@ (8006424 <_SendPacket+0x270>)
 80061c2:	781b      	ldrb	r3, [r3, #0]
 80061c4:	2b01      	cmp	r3, #1
 80061c6:	d010      	beq.n	80061ea <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 80061c8:	4b96      	ldr	r3, [pc, #600]	@ (8006424 <_SendPacket+0x270>)
 80061ca:	781b      	ldrb	r3, [r3, #0]
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	f000 812d 	beq.w	800642c <_SendPacket+0x278>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 80061d2:	4b94      	ldr	r3, [pc, #592]	@ (8006424 <_SendPacket+0x270>)
 80061d4:	781b      	ldrb	r3, [r3, #0]
 80061d6:	2b02      	cmp	r3, #2
 80061d8:	d109      	bne.n	80061ee <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 80061da:	f7ff ff79 	bl	80060d0 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 80061de:	4b91      	ldr	r3, [pc, #580]	@ (8006424 <_SendPacket+0x270>)
 80061e0:	781b      	ldrb	r3, [r3, #0]
 80061e2:	2b01      	cmp	r3, #1
 80061e4:	f040 8124 	bne.w	8006430 <_SendPacket+0x27c>
      goto SendDone;
    }
  }
Send:
 80061e8:	e001      	b.n	80061ee <_SendPacket+0x3a>
    goto Send;
 80061ea:	bf00      	nop
 80061ec:	e000      	b.n	80061f0 <_SendPacket+0x3c>
Send:
 80061ee:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	2b1f      	cmp	r3, #31
 80061f4:	d809      	bhi.n	800620a <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 80061f6:	4b8b      	ldr	r3, [pc, #556]	@ (8006424 <_SendPacket+0x270>)
 80061f8:	69da      	ldr	r2, [r3, #28]
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	fa22 f303 	lsr.w	r3, r2, r3
 8006200:	f003 0301 	and.w	r3, r3, #1
 8006204:	2b00      	cmp	r3, #0
 8006206:	f040 8115 	bne.w	8006434 <_SendPacket+0x280>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	2b17      	cmp	r3, #23
 800620e:	d807      	bhi.n	8006220 <_SendPacket+0x6c>
    *--pStartPacket = (U8)EventId;
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	3b01      	subs	r3, #1
 8006214:	60fb      	str	r3, [r7, #12]
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	b2da      	uxtb	r2, r3
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	701a      	strb	r2, [r3, #0]
 800621e:	e0c4      	b.n	80063aa <_SendPacket+0x1f6>
  } else {
    //
    // Get data length and prepend it.
    //
    NumBytes = (unsigned int)(pEndPacket - pStartPacket);
 8006220:	68ba      	ldr	r2, [r7, #8]
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	1ad3      	subs	r3, r2, r3
 8006226:	61fb      	str	r3, [r7, #28]
        *--pStartPacket = (U8)((NumBytes >>  7) | 0x80);
        *--pStartPacket = (U8)(NumBytes | 0x80);
      }
    }
#else
    if (NumBytes > 127) {
 8006228:	69fb      	ldr	r3, [r7, #28]
 800622a:	2b7f      	cmp	r3, #127	@ 0x7f
 800622c:	d912      	bls.n	8006254 <_SendPacket+0xa0>
      *--pStartPacket = (U8)(NumBytes >> 7);
 800622e:	69fb      	ldr	r3, [r7, #28]
 8006230:	09da      	lsrs	r2, r3, #7
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	3b01      	subs	r3, #1
 8006236:	60fb      	str	r3, [r7, #12]
 8006238:	b2d2      	uxtb	r2, r2
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = (U8)(NumBytes | 0x80);
 800623e:	69fb      	ldr	r3, [r7, #28]
 8006240:	b2db      	uxtb	r3, r3
 8006242:	68fa      	ldr	r2, [r7, #12]
 8006244:	3a01      	subs	r2, #1
 8006246:	60fa      	str	r2, [r7, #12]
 8006248:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800624c:	b2da      	uxtb	r2, r3
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	701a      	strb	r2, [r3, #0]
 8006252:	e006      	b.n	8006262 <_SendPacket+0xae>
    } else {
      *--pStartPacket = (U8)NumBytes;
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	3b01      	subs	r3, #1
 8006258:	60fb      	str	r3, [r7, #12]
 800625a:	69fb      	ldr	r3, [r7, #28]
 800625c:	b2da      	uxtb	r2, r3
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	701a      	strb	r2, [r3, #0]
#endif
    //
    // Prepend EventId.
    //
#if SEGGER_SYSVIEW_SUPPORT_LONG_ID
    if (EventId < 127) {
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	2b7e      	cmp	r3, #126	@ 0x7e
 8006266:	d807      	bhi.n	8006278 <_SendPacket+0xc4>
      *--pStartPacket = (U8)EventId;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	3b01      	subs	r3, #1
 800626c:	60fb      	str	r3, [r7, #12]
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	b2da      	uxtb	r2, r3
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	701a      	strb	r2, [r3, #0]
 8006276:	e098      	b.n	80063aa <_SendPacket+0x1f6>
    } else {
      //
      // Backwards U32 encode EventId.
      //
      if (EventId < (1u << 14)) { // Encodes in 2 bytes
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800627e:	d212      	bcs.n	80062a6 <_SendPacket+0xf2>
        *--pStartPacket = (U8)(EventId >>  7);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	09da      	lsrs	r2, r3, #7
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	3b01      	subs	r3, #1
 8006288:	60fb      	str	r3, [r7, #12]
 800628a:	b2d2      	uxtb	r2, r2
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	b2db      	uxtb	r3, r3
 8006294:	68fa      	ldr	r2, [r7, #12]
 8006296:	3a01      	subs	r2, #1
 8006298:	60fa      	str	r2, [r7, #12]
 800629a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800629e:	b2da      	uxtb	r2, r3
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	701a      	strb	r2, [r3, #0]
 80062a4:	e081      	b.n	80063aa <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 21)) {    // Encodes in 3 bytes
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80062ac:	d21d      	bcs.n	80062ea <_SendPacket+0x136>
        *--pStartPacket = (U8)(EventId >> 14);
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	0b9a      	lsrs	r2, r3, #14
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	3b01      	subs	r3, #1
 80062b6:	60fb      	str	r3, [r7, #12]
 80062b8:	b2d2      	uxtb	r2, r2
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	09db      	lsrs	r3, r3, #7
 80062c2:	b2db      	uxtb	r3, r3
 80062c4:	68fa      	ldr	r2, [r7, #12]
 80062c6:	3a01      	subs	r2, #1
 80062c8:	60fa      	str	r2, [r7, #12]
 80062ca:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80062ce:	b2da      	uxtb	r2, r3
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	b2db      	uxtb	r3, r3
 80062d8:	68fa      	ldr	r2, [r7, #12]
 80062da:	3a01      	subs	r2, #1
 80062dc:	60fa      	str	r2, [r7, #12]
 80062de:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80062e2:	b2da      	uxtb	r2, r3
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	701a      	strb	r2, [r3, #0]
 80062e8:	e05f      	b.n	80063aa <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 28)) {    // Encodes in 4 bytes
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80062f0:	d228      	bcs.n	8006344 <_SendPacket+0x190>
        *--pStartPacket = (U8)(EventId >> 21);
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	0d5a      	lsrs	r2, r3, #21
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	3b01      	subs	r3, #1
 80062fa:	60fb      	str	r3, [r7, #12]
 80062fc:	b2d2      	uxtb	r2, r2
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	0b9b      	lsrs	r3, r3, #14
 8006306:	b2db      	uxtb	r3, r3
 8006308:	68fa      	ldr	r2, [r7, #12]
 800630a:	3a01      	subs	r2, #1
 800630c:	60fa      	str	r2, [r7, #12]
 800630e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006312:	b2da      	uxtb	r2, r3
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	09db      	lsrs	r3, r3, #7
 800631c:	b2db      	uxtb	r3, r3
 800631e:	68fa      	ldr	r2, [r7, #12]
 8006320:	3a01      	subs	r2, #1
 8006322:	60fa      	str	r2, [r7, #12]
 8006324:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006328:	b2da      	uxtb	r2, r3
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	b2db      	uxtb	r3, r3
 8006332:	68fa      	ldr	r2, [r7, #12]
 8006334:	3a01      	subs	r2, #1
 8006336:	60fa      	str	r2, [r7, #12]
 8006338:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800633c:	b2da      	uxtb	r2, r3
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	701a      	strb	r2, [r3, #0]
 8006342:	e032      	b.n	80063aa <_SendPacket+0x1f6>
      } else {                              // Encodes in 5 bytes
        *--pStartPacket = (U8)(EventId >> 28);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	0f1a      	lsrs	r2, r3, #28
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	3b01      	subs	r3, #1
 800634c:	60fb      	str	r3, [r7, #12]
 800634e:	b2d2      	uxtb	r2, r2
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 21) | 0x80);
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	0d5b      	lsrs	r3, r3, #21
 8006358:	b2db      	uxtb	r3, r3
 800635a:	68fa      	ldr	r2, [r7, #12]
 800635c:	3a01      	subs	r2, #1
 800635e:	60fa      	str	r2, [r7, #12]
 8006360:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006364:	b2da      	uxtb	r2, r3
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	0b9b      	lsrs	r3, r3, #14
 800636e:	b2db      	uxtb	r3, r3
 8006370:	68fa      	ldr	r2, [r7, #12]
 8006372:	3a01      	subs	r2, #1
 8006374:	60fa      	str	r2, [r7, #12]
 8006376:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800637a:	b2da      	uxtb	r2, r3
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	09db      	lsrs	r3, r3, #7
 8006384:	b2db      	uxtb	r3, r3
 8006386:	68fa      	ldr	r2, [r7, #12]
 8006388:	3a01      	subs	r2, #1
 800638a:	60fa      	str	r2, [r7, #12]
 800638c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006390:	b2da      	uxtb	r2, r3
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	b2db      	uxtb	r3, r3
 800639a:	68fa      	ldr	r2, [r7, #12]
 800639c:	3a01      	subs	r2, #1
 800639e:	60fa      	str	r2, [r7, #12]
 80063a0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80063a4:	b2da      	uxtb	r2, r3
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	701a      	strb	r2, [r3, #0]
#endif
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 80063aa:	4b1f      	ldr	r3, [pc, #124]	@ (8006428 <_SendPacket+0x274>)
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 80063b0:	4b1c      	ldr	r3, [pc, #112]	@ (8006424 <_SendPacket+0x270>)
 80063b2:	68db      	ldr	r3, [r3, #12]
 80063b4:	69ba      	ldr	r2, [r7, #24]
 80063b6:	1ad3      	subs	r3, r2, r3
 80063b8:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 80063ba:	68bb      	ldr	r3, [r7, #8]
 80063bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80063be:	697b      	ldr	r3, [r7, #20]
 80063c0:	623b      	str	r3, [r7, #32]
 80063c2:	e00b      	b.n	80063dc <_SendPacket+0x228>
 80063c4:	6a3b      	ldr	r3, [r7, #32]
 80063c6:	b2da      	uxtb	r2, r3
 80063c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063ca:	1c59      	adds	r1, r3, #1
 80063cc:	6279      	str	r1, [r7, #36]	@ 0x24
 80063ce:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80063d2:	b2d2      	uxtb	r2, r2
 80063d4:	701a      	strb	r2, [r3, #0]
 80063d6:	6a3b      	ldr	r3, [r7, #32]
 80063d8:	09db      	lsrs	r3, r3, #7
 80063da:	623b      	str	r3, [r7, #32]
 80063dc:	6a3b      	ldr	r3, [r7, #32]
 80063de:	2b7f      	cmp	r3, #127	@ 0x7f
 80063e0:	d8f0      	bhi.n	80063c4 <_SendPacket+0x210>
 80063e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063e4:	1c5a      	adds	r2, r3, #1
 80063e6:	627a      	str	r2, [r7, #36]	@ 0x24
 80063e8:	6a3a      	ldr	r2, [r7, #32]
 80063ea:	b2d2      	uxtb	r2, r2
 80063ec:	701a      	strb	r2, [r3, #0]
 80063ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063f0:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, (unsigned int)(pEndPacket - pStartPacket));
 80063f2:	4b0c      	ldr	r3, [pc, #48]	@ (8006424 <_SendPacket+0x270>)
 80063f4:	785b      	ldrb	r3, [r3, #1]
 80063f6:	4618      	mov	r0, r3
 80063f8:	68ba      	ldr	r2, [r7, #8]
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	1ad3      	subs	r3, r2, r3
 80063fe:	461a      	mov	r2, r3
 8006400:	68f9      	ldr	r1, [r7, #12]
 8006402:	f7f9 fea5 	bl	8000150 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8006406:	6138      	str	r0, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
  if (Status) {
 8006408:	693b      	ldr	r3, [r7, #16]
 800640a:	2b00      	cmp	r3, #0
 800640c:	d003      	beq.n	8006416 <_SendPacket+0x262>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800640e:	4a05      	ldr	r2, [pc, #20]	@ (8006424 <_SendPacket+0x270>)
 8006410:	69bb      	ldr	r3, [r7, #24]
 8006412:	60d3      	str	r3, [r2, #12]
 8006414:	e00f      	b.n	8006436 <_SendPacket+0x282>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 8006416:	4b03      	ldr	r3, [pc, #12]	@ (8006424 <_SendPacket+0x270>)
 8006418:	781b      	ldrb	r3, [r3, #0]
 800641a:	3301      	adds	r3, #1
 800641c:	b2da      	uxtb	r2, r3
 800641e:	4b01      	ldr	r3, [pc, #4]	@ (8006424 <_SendPacket+0x270>)
 8006420:	701a      	strb	r2, [r3, #0]
 8006422:	e008      	b.n	8006436 <_SendPacket+0x282>
 8006424:	200046a0 	.word	0x200046a0
 8006428:	e0001004 	.word	0xe0001004
    goto SendDone;
 800642c:	bf00      	nop
 800642e:	e002      	b.n	8006436 <_SendPacket+0x282>
      goto SendDone;
 8006430:	bf00      	nop
 8006432:	e000      	b.n	8006436 <_SendPacket+0x282>
      goto SendDone;
 8006434:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8006436:	4b14      	ldr	r3, [pc, #80]	@ (8006488 <_SendPacket+0x2d4>)
 8006438:	7e1b      	ldrb	r3, [r3, #24]
 800643a:	4619      	mov	r1, r3
 800643c:	4a13      	ldr	r2, [pc, #76]	@ (800648c <_SendPacket+0x2d8>)
 800643e:	460b      	mov	r3, r1
 8006440:	005b      	lsls	r3, r3, #1
 8006442:	440b      	add	r3, r1
 8006444:	00db      	lsls	r3, r3, #3
 8006446:	4413      	add	r3, r2
 8006448:	336c      	adds	r3, #108	@ 0x6c
 800644a:	681a      	ldr	r2, [r3, #0]
 800644c:	4b0e      	ldr	r3, [pc, #56]	@ (8006488 <_SendPacket+0x2d4>)
 800644e:	7e1b      	ldrb	r3, [r3, #24]
 8006450:	4618      	mov	r0, r3
 8006452:	490e      	ldr	r1, [pc, #56]	@ (800648c <_SendPacket+0x2d8>)
 8006454:	4603      	mov	r3, r0
 8006456:	005b      	lsls	r3, r3, #1
 8006458:	4403      	add	r3, r0
 800645a:	00db      	lsls	r3, r3, #3
 800645c:	440b      	add	r3, r1
 800645e:	3370      	adds	r3, #112	@ 0x70
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	429a      	cmp	r2, r3
 8006464:	d00b      	beq.n	800647e <_SendPacket+0x2ca>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8006466:	4b08      	ldr	r3, [pc, #32]	@ (8006488 <_SendPacket+0x2d4>)
 8006468:	789b      	ldrb	r3, [r3, #2]
 800646a:	2b00      	cmp	r3, #0
 800646c:	d107      	bne.n	800647e <_SendPacket+0x2ca>
      _SYSVIEW_Globals.RecursionCnt = 1;
 800646e:	4b06      	ldr	r3, [pc, #24]	@ (8006488 <_SendPacket+0x2d4>)
 8006470:	2201      	movs	r2, #1
 8006472:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8006474:	f7ff fdbe 	bl	8005ff4 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8006478:	4b03      	ldr	r3, [pc, #12]	@ (8006488 <_SendPacket+0x2d4>)
 800647a:	2200      	movs	r2, #0
 800647c:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 800647e:	bf00      	nop
 8006480:	3728      	adds	r7, #40	@ 0x28
 8006482:	46bd      	mov	sp, r7
 8006484:	bd80      	pop	{r7, pc}
 8006486:	bf00      	nop
 8006488:	200046a0 	.word	0x200046a0
 800648c:	20003c04 	.word	0x20003c04

08006490 <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 8006490:	b580      	push	{r7, lr}
 8006492:	b086      	sub	sp, #24
 8006494:	af02      	add	r7, sp, #8
 8006496:	60f8      	str	r0, [r7, #12]
 8006498:	60b9      	str	r1, [r7, #8]
 800649a:	607a      	str	r2, [r7, #4]
 800649c:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = (U8)SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 800649e:	2300      	movs	r3, #0
 80064a0:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 80064a4:	4917      	ldr	r1, [pc, #92]	@ (8006504 <SEGGER_SYSVIEW_Init+0x74>)
 80064a6:	4818      	ldr	r0, [pc, #96]	@ (8006508 <SEGGER_SYSVIEW_Init+0x78>)
 80064a8:	f7ff fc94 	bl	8005dd4 <SEGGER_RTT_AllocUpBuffer>
 80064ac:	4603      	mov	r3, r0
 80064ae:	b2da      	uxtb	r2, r3
 80064b0:	4b16      	ldr	r3, [pc, #88]	@ (800650c <SEGGER_SYSVIEW_Init+0x7c>)
 80064b2:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 80064b4:	4b15      	ldr	r3, [pc, #84]	@ (800650c <SEGGER_SYSVIEW_Init+0x7c>)
 80064b6:	785a      	ldrb	r2, [r3, #1]
 80064b8:	4b14      	ldr	r3, [pc, #80]	@ (800650c <SEGGER_SYSVIEW_Init+0x7c>)
 80064ba:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 80064bc:	4b13      	ldr	r3, [pc, #76]	@ (800650c <SEGGER_SYSVIEW_Init+0x7c>)
 80064be:	7e1b      	ldrb	r3, [r3, #24]
 80064c0:	4618      	mov	r0, r3
 80064c2:	2300      	movs	r3, #0
 80064c4:	9300      	str	r3, [sp, #0]
 80064c6:	2308      	movs	r3, #8
 80064c8:	4a11      	ldr	r2, [pc, #68]	@ (8006510 <SEGGER_SYSVIEW_Init+0x80>)
 80064ca:	490f      	ldr	r1, [pc, #60]	@ (8006508 <SEGGER_SYSVIEW_Init+0x78>)
 80064cc:	f7ff fd04 	bl	8005ed8 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 80064d0:	4b0e      	ldr	r3, [pc, #56]	@ (800650c <SEGGER_SYSVIEW_Init+0x7c>)
 80064d2:	2200      	movs	r2, #0
 80064d4:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 80064d6:	4b0f      	ldr	r3, [pc, #60]	@ (8006514 <SEGGER_SYSVIEW_Init+0x84>)
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	4a0c      	ldr	r2, [pc, #48]	@ (800650c <SEGGER_SYSVIEW_Init+0x7c>)
 80064dc:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 80064de:	4a0b      	ldr	r2, [pc, #44]	@ (800650c <SEGGER_SYSVIEW_Init+0x7c>)
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 80064e4:	4a09      	ldr	r2, [pc, #36]	@ (800650c <SEGGER_SYSVIEW_Init+0x7c>)
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 80064ea:	4a08      	ldr	r2, [pc, #32]	@ (800650c <SEGGER_SYSVIEW_Init+0x7c>)
 80064ec:	68bb      	ldr	r3, [r7, #8]
 80064ee:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 80064f0:	4a06      	ldr	r2, [pc, #24]	@ (800650c <SEGGER_SYSVIEW_Init+0x7c>)
 80064f2:	683b      	ldr	r3, [r7, #0]
 80064f4:	6253      	str	r3, [r2, #36]	@ 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 80064f6:	4b05      	ldr	r3, [pc, #20]	@ (800650c <SEGGER_SYSVIEW_Init+0x7c>)
 80064f8:	2200      	movs	r2, #0
 80064fa:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 80064fc:	bf00      	nop
 80064fe:	3710      	adds	r7, #16
 8006500:	46bd      	mov	sp, r7
 8006502:	bd80      	pop	{r7, pc}
 8006504:	200040bc 	.word	0x200040bc
 8006508:	08007f0c 	.word	0x08007f0c
 800650c:	200046a0 	.word	0x200046a0
 8006510:	20004698 	.word	0x20004698
 8006514:	e0001004 	.word	0xe0001004

08006518 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 8006518:	b480      	push	{r7}
 800651a:	b083      	sub	sp, #12
 800651c:	af00      	add	r7, sp, #0
 800651e:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 8006520:	4a03      	ldr	r2, [pc, #12]	@ (8006530 <SEGGER_SYSVIEW_SetRAMBase+0x18>)
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	6113      	str	r3, [r2, #16]
}
 8006526:	bf00      	nop
 8006528:	370c      	adds	r7, #12
 800652a:	46bd      	mov	sp, r7
 800652c:	bc80      	pop	{r7}
 800652e:	4770      	bx	lr
 8006530:	200046a0 	.word	0x200046a0

08006534 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 8006534:	b580      	push	{r7, lr}
 8006536:	b084      	sub	sp, #16
 8006538:	af00      	add	r7, sp, #0
 800653a:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800653c:	f3ef 8311 	mrs	r3, BASEPRI
 8006540:	f04f 0120 	mov.w	r1, #32
 8006544:	f381 8811 	msr	BASEPRI, r1
 8006548:	60fb      	str	r3, [r7, #12]
 800654a:	4808      	ldr	r0, [pc, #32]	@ (800656c <SEGGER_SYSVIEW_RecordVoid+0x38>)
 800654c:	f7ff fd46 	bl	8005fdc <_PreparePacket>
 8006550:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 8006552:	687a      	ldr	r2, [r7, #4]
 8006554:	68b9      	ldr	r1, [r7, #8]
 8006556:	68b8      	ldr	r0, [r7, #8]
 8006558:	f7ff fe2c 	bl	80061b4 <_SendPacket>
  RECORD_END();
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	f383 8811 	msr	BASEPRI, r3
}
 8006562:	bf00      	nop
 8006564:	3710      	adds	r7, #16
 8006566:	46bd      	mov	sp, r7
 8006568:	bd80      	pop	{r7, pc}
 800656a:	bf00      	nop
 800656c:	200046d0 	.word	0x200046d0

08006570 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 8006570:	b580      	push	{r7, lr}
 8006572:	b088      	sub	sp, #32
 8006574:	af00      	add	r7, sp, #0
 8006576:	6078      	str	r0, [r7, #4]
 8006578:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800657a:	f3ef 8311 	mrs	r3, BASEPRI
 800657e:	f04f 0120 	mov.w	r1, #32
 8006582:	f381 8811 	msr	BASEPRI, r1
 8006586:	617b      	str	r3, [r7, #20]
 8006588:	4816      	ldr	r0, [pc, #88]	@ (80065e4 <SEGGER_SYSVIEW_RecordU32+0x74>)
 800658a:	f7ff fd27 	bl	8005fdc <_PreparePacket>
 800658e:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006590:	693b      	ldr	r3, [r7, #16]
 8006592:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	61fb      	str	r3, [r7, #28]
 8006598:	683b      	ldr	r3, [r7, #0]
 800659a:	61bb      	str	r3, [r7, #24]
 800659c:	e00b      	b.n	80065b6 <SEGGER_SYSVIEW_RecordU32+0x46>
 800659e:	69bb      	ldr	r3, [r7, #24]
 80065a0:	b2da      	uxtb	r2, r3
 80065a2:	69fb      	ldr	r3, [r7, #28]
 80065a4:	1c59      	adds	r1, r3, #1
 80065a6:	61f9      	str	r1, [r7, #28]
 80065a8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80065ac:	b2d2      	uxtb	r2, r2
 80065ae:	701a      	strb	r2, [r3, #0]
 80065b0:	69bb      	ldr	r3, [r7, #24]
 80065b2:	09db      	lsrs	r3, r3, #7
 80065b4:	61bb      	str	r3, [r7, #24]
 80065b6:	69bb      	ldr	r3, [r7, #24]
 80065b8:	2b7f      	cmp	r3, #127	@ 0x7f
 80065ba:	d8f0      	bhi.n	800659e <SEGGER_SYSVIEW_RecordU32+0x2e>
 80065bc:	69fb      	ldr	r3, [r7, #28]
 80065be:	1c5a      	adds	r2, r3, #1
 80065c0:	61fa      	str	r2, [r7, #28]
 80065c2:	69ba      	ldr	r2, [r7, #24]
 80065c4:	b2d2      	uxtb	r2, r2
 80065c6:	701a      	strb	r2, [r3, #0]
 80065c8:	69fb      	ldr	r3, [r7, #28]
 80065ca:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 80065cc:	687a      	ldr	r2, [r7, #4]
 80065ce:	68f9      	ldr	r1, [r7, #12]
 80065d0:	6938      	ldr	r0, [r7, #16]
 80065d2:	f7ff fdef 	bl	80061b4 <_SendPacket>
  RECORD_END();
 80065d6:	697b      	ldr	r3, [r7, #20]
 80065d8:	f383 8811 	msr	BASEPRI, r3
}
 80065dc:	bf00      	nop
 80065de:	3720      	adds	r7, #32
 80065e0:	46bd      	mov	sp, r7
 80065e2:	bd80      	pop	{r7, pc}
 80065e4:	200046d0 	.word	0x200046d0

080065e8 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 80065e8:	b580      	push	{r7, lr}
 80065ea:	b08c      	sub	sp, #48	@ 0x30
 80065ec:	af00      	add	r7, sp, #0
 80065ee:	60f8      	str	r0, [r7, #12]
 80065f0:	60b9      	str	r1, [r7, #8]
 80065f2:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 80065f4:	f3ef 8311 	mrs	r3, BASEPRI
 80065f8:	f04f 0120 	mov.w	r1, #32
 80065fc:	f381 8811 	msr	BASEPRI, r1
 8006600:	61fb      	str	r3, [r7, #28]
 8006602:	4825      	ldr	r0, [pc, #148]	@ (8006698 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 8006604:	f7ff fcea 	bl	8005fdc <_PreparePacket>
 8006608:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800660a:	69bb      	ldr	r3, [r7, #24]
 800660c:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800660e:	697b      	ldr	r3, [r7, #20]
 8006610:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006612:	68bb      	ldr	r3, [r7, #8]
 8006614:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006616:	e00b      	b.n	8006630 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 8006618:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800661a:	b2da      	uxtb	r2, r3
 800661c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800661e:	1c59      	adds	r1, r3, #1
 8006620:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8006622:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006626:	b2d2      	uxtb	r2, r2
 8006628:	701a      	strb	r2, [r3, #0]
 800662a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800662c:	09db      	lsrs	r3, r3, #7
 800662e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006630:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006632:	2b7f      	cmp	r3, #127	@ 0x7f
 8006634:	d8f0      	bhi.n	8006618 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 8006636:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006638:	1c5a      	adds	r2, r3, #1
 800663a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800663c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800663e:	b2d2      	uxtb	r2, r2
 8006640:	701a      	strb	r2, [r3, #0]
 8006642:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006644:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8006646:	697b      	ldr	r3, [r7, #20]
 8006648:	627b      	str	r3, [r7, #36]	@ 0x24
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	623b      	str	r3, [r7, #32]
 800664e:	e00b      	b.n	8006668 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 8006650:	6a3b      	ldr	r3, [r7, #32]
 8006652:	b2da      	uxtb	r2, r3
 8006654:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006656:	1c59      	adds	r1, r3, #1
 8006658:	6279      	str	r1, [r7, #36]	@ 0x24
 800665a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800665e:	b2d2      	uxtb	r2, r2
 8006660:	701a      	strb	r2, [r3, #0]
 8006662:	6a3b      	ldr	r3, [r7, #32]
 8006664:	09db      	lsrs	r3, r3, #7
 8006666:	623b      	str	r3, [r7, #32]
 8006668:	6a3b      	ldr	r3, [r7, #32]
 800666a:	2b7f      	cmp	r3, #127	@ 0x7f
 800666c:	d8f0      	bhi.n	8006650 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 800666e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006670:	1c5a      	adds	r2, r3, #1
 8006672:	627a      	str	r2, [r7, #36]	@ 0x24
 8006674:	6a3a      	ldr	r2, [r7, #32]
 8006676:	b2d2      	uxtb	r2, r2
 8006678:	701a      	strb	r2, [r3, #0]
 800667a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800667c:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800667e:	68fa      	ldr	r2, [r7, #12]
 8006680:	6979      	ldr	r1, [r7, #20]
 8006682:	69b8      	ldr	r0, [r7, #24]
 8006684:	f7ff fd96 	bl	80061b4 <_SendPacket>
  RECORD_END();
 8006688:	69fb      	ldr	r3, [r7, #28]
 800668a:	f383 8811 	msr	BASEPRI, r3
}
 800668e:	bf00      	nop
 8006690:	3730      	adds	r7, #48	@ 0x30
 8006692:	46bd      	mov	sp, r7
 8006694:	bd80      	pop	{r7, pc}
 8006696:	bf00      	nop
 8006698:	200046d0 	.word	0x200046d0

0800669c <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 800669c:	b580      	push	{r7, lr}
 800669e:	b08c      	sub	sp, #48	@ 0x30
 80066a0:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 80066a2:	4b58      	ldr	r3, [pc, #352]	@ (8006804 <SEGGER_SYSVIEW_Start+0x168>)
 80066a4:	2201      	movs	r2, #1
 80066a6:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 80066a8:	f3ef 8311 	mrs	r3, BASEPRI
 80066ac:	f04f 0120 	mov.w	r1, #32
 80066b0:	f381 8811 	msr	BASEPRI, r1
 80066b4:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 80066b6:	4b53      	ldr	r3, [pc, #332]	@ (8006804 <SEGGER_SYSVIEW_Start+0x168>)
 80066b8:	785b      	ldrb	r3, [r3, #1]
 80066ba:	220a      	movs	r2, #10
 80066bc:	4952      	ldr	r1, [pc, #328]	@ (8006808 <SEGGER_SYSVIEW_Start+0x16c>)
 80066be:	4618      	mov	r0, r3
 80066c0:	f7f9 fd46 	bl	8000150 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 80066ca:	200a      	movs	r0, #10
 80066cc:	f7ff ff32 	bl	8006534 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 80066d0:	f3ef 8311 	mrs	r3, BASEPRI
 80066d4:	f04f 0120 	mov.w	r1, #32
 80066d8:	f381 8811 	msr	BASEPRI, r1
 80066dc:	60bb      	str	r3, [r7, #8]
 80066de:	484b      	ldr	r0, [pc, #300]	@ (800680c <SEGGER_SYSVIEW_Start+0x170>)
 80066e0:	f7ff fc7c 	bl	8005fdc <_PreparePacket>
 80066e4:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 80066ea:	683b      	ldr	r3, [r7, #0]
 80066ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80066ee:	4b45      	ldr	r3, [pc, #276]	@ (8006804 <SEGGER_SYSVIEW_Start+0x168>)
 80066f0:	685b      	ldr	r3, [r3, #4]
 80066f2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80066f4:	e00b      	b.n	800670e <SEGGER_SYSVIEW_Start+0x72>
 80066f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066f8:	b2da      	uxtb	r2, r3
 80066fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066fc:	1c59      	adds	r1, r3, #1
 80066fe:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8006700:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006704:	b2d2      	uxtb	r2, r2
 8006706:	701a      	strb	r2, [r3, #0]
 8006708:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800670a:	09db      	lsrs	r3, r3, #7
 800670c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800670e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006710:	2b7f      	cmp	r3, #127	@ 0x7f
 8006712:	d8f0      	bhi.n	80066f6 <SEGGER_SYSVIEW_Start+0x5a>
 8006714:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006716:	1c5a      	adds	r2, r3, #1
 8006718:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800671a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800671c:	b2d2      	uxtb	r2, r2
 800671e:	701a      	strb	r2, [r3, #0]
 8006720:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006722:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8006724:	683b      	ldr	r3, [r7, #0]
 8006726:	627b      	str	r3, [r7, #36]	@ 0x24
 8006728:	4b36      	ldr	r3, [pc, #216]	@ (8006804 <SEGGER_SYSVIEW_Start+0x168>)
 800672a:	689b      	ldr	r3, [r3, #8]
 800672c:	623b      	str	r3, [r7, #32]
 800672e:	e00b      	b.n	8006748 <SEGGER_SYSVIEW_Start+0xac>
 8006730:	6a3b      	ldr	r3, [r7, #32]
 8006732:	b2da      	uxtb	r2, r3
 8006734:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006736:	1c59      	adds	r1, r3, #1
 8006738:	6279      	str	r1, [r7, #36]	@ 0x24
 800673a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800673e:	b2d2      	uxtb	r2, r2
 8006740:	701a      	strb	r2, [r3, #0]
 8006742:	6a3b      	ldr	r3, [r7, #32]
 8006744:	09db      	lsrs	r3, r3, #7
 8006746:	623b      	str	r3, [r7, #32]
 8006748:	6a3b      	ldr	r3, [r7, #32]
 800674a:	2b7f      	cmp	r3, #127	@ 0x7f
 800674c:	d8f0      	bhi.n	8006730 <SEGGER_SYSVIEW_Start+0x94>
 800674e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006750:	1c5a      	adds	r2, r3, #1
 8006752:	627a      	str	r2, [r7, #36]	@ 0x24
 8006754:	6a3a      	ldr	r2, [r7, #32]
 8006756:	b2d2      	uxtb	r2, r2
 8006758:	701a      	strb	r2, [r3, #0]
 800675a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800675c:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 800675e:	683b      	ldr	r3, [r7, #0]
 8006760:	61fb      	str	r3, [r7, #28]
 8006762:	4b28      	ldr	r3, [pc, #160]	@ (8006804 <SEGGER_SYSVIEW_Start+0x168>)
 8006764:	691b      	ldr	r3, [r3, #16]
 8006766:	61bb      	str	r3, [r7, #24]
 8006768:	e00b      	b.n	8006782 <SEGGER_SYSVIEW_Start+0xe6>
 800676a:	69bb      	ldr	r3, [r7, #24]
 800676c:	b2da      	uxtb	r2, r3
 800676e:	69fb      	ldr	r3, [r7, #28]
 8006770:	1c59      	adds	r1, r3, #1
 8006772:	61f9      	str	r1, [r7, #28]
 8006774:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006778:	b2d2      	uxtb	r2, r2
 800677a:	701a      	strb	r2, [r3, #0]
 800677c:	69bb      	ldr	r3, [r7, #24]
 800677e:	09db      	lsrs	r3, r3, #7
 8006780:	61bb      	str	r3, [r7, #24]
 8006782:	69bb      	ldr	r3, [r7, #24]
 8006784:	2b7f      	cmp	r3, #127	@ 0x7f
 8006786:	d8f0      	bhi.n	800676a <SEGGER_SYSVIEW_Start+0xce>
 8006788:	69fb      	ldr	r3, [r7, #28]
 800678a:	1c5a      	adds	r2, r3, #1
 800678c:	61fa      	str	r2, [r7, #28]
 800678e:	69ba      	ldr	r2, [r7, #24]
 8006790:	b2d2      	uxtb	r2, r2
 8006792:	701a      	strb	r2, [r3, #0]
 8006794:	69fb      	ldr	r3, [r7, #28]
 8006796:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8006798:	683b      	ldr	r3, [r7, #0]
 800679a:	617b      	str	r3, [r7, #20]
 800679c:	2300      	movs	r3, #0
 800679e:	613b      	str	r3, [r7, #16]
 80067a0:	e00b      	b.n	80067ba <SEGGER_SYSVIEW_Start+0x11e>
 80067a2:	693b      	ldr	r3, [r7, #16]
 80067a4:	b2da      	uxtb	r2, r3
 80067a6:	697b      	ldr	r3, [r7, #20]
 80067a8:	1c59      	adds	r1, r3, #1
 80067aa:	6179      	str	r1, [r7, #20]
 80067ac:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80067b0:	b2d2      	uxtb	r2, r2
 80067b2:	701a      	strb	r2, [r3, #0]
 80067b4:	693b      	ldr	r3, [r7, #16]
 80067b6:	09db      	lsrs	r3, r3, #7
 80067b8:	613b      	str	r3, [r7, #16]
 80067ba:	693b      	ldr	r3, [r7, #16]
 80067bc:	2b7f      	cmp	r3, #127	@ 0x7f
 80067be:	d8f0      	bhi.n	80067a2 <SEGGER_SYSVIEW_Start+0x106>
 80067c0:	697b      	ldr	r3, [r7, #20]
 80067c2:	1c5a      	adds	r2, r3, #1
 80067c4:	617a      	str	r2, [r7, #20]
 80067c6:	693a      	ldr	r2, [r7, #16]
 80067c8:	b2d2      	uxtb	r2, r2
 80067ca:	701a      	strb	r2, [r3, #0]
 80067cc:	697b      	ldr	r3, [r7, #20]
 80067ce:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 80067d0:	2218      	movs	r2, #24
 80067d2:	6839      	ldr	r1, [r7, #0]
 80067d4:	6878      	ldr	r0, [r7, #4]
 80067d6:	f7ff fced 	bl	80061b4 <_SendPacket>
      RECORD_END();
 80067da:	68bb      	ldr	r3, [r7, #8]
 80067dc:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 80067e0:	4b08      	ldr	r3, [pc, #32]	@ (8006804 <SEGGER_SYSVIEW_Start+0x168>)
 80067e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d002      	beq.n	80067ee <SEGGER_SYSVIEW_Start+0x152>
      _SYSVIEW_Globals.pfSendSysDesc();
 80067e8:	4b06      	ldr	r3, [pc, #24]	@ (8006804 <SEGGER_SYSVIEW_Start+0x168>)
 80067ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067ec:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 80067ee:	f000 f9eb 	bl	8006bc8 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 80067f2:	f000 f9b1 	bl	8006b58 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 80067f6:	f000 fd21 	bl	800723c <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 80067fa:	bf00      	nop
 80067fc:	3730      	adds	r7, #48	@ 0x30
 80067fe:	46bd      	mov	sp, r7
 8006800:	bd80      	pop	{r7, pc}
 8006802:	bf00      	nop
 8006804:	200046a0 	.word	0x200046a0
 8006808:	08007fb8 	.word	0x08007fb8
 800680c:	200046d0 	.word	0x200046d0

08006810 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 8006810:	b580      	push	{r7, lr}
 8006812:	b082      	sub	sp, #8
 8006814:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8006816:	f3ef 8311 	mrs	r3, BASEPRI
 800681a:	f04f 0120 	mov.w	r1, #32
 800681e:	f381 8811 	msr	BASEPRI, r1
 8006822:	607b      	str	r3, [r7, #4]
 8006824:	480b      	ldr	r0, [pc, #44]	@ (8006854 <SEGGER_SYSVIEW_Stop+0x44>)
 8006826:	f7ff fbd9 	bl	8005fdc <_PreparePacket>
 800682a:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 800682c:	4b0a      	ldr	r3, [pc, #40]	@ (8006858 <SEGGER_SYSVIEW_Stop+0x48>)
 800682e:	781b      	ldrb	r3, [r3, #0]
 8006830:	2b00      	cmp	r3, #0
 8006832:	d007      	beq.n	8006844 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 8006834:	220b      	movs	r2, #11
 8006836:	6839      	ldr	r1, [r7, #0]
 8006838:	6838      	ldr	r0, [r7, #0]
 800683a:	f7ff fcbb 	bl	80061b4 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 800683e:	4b06      	ldr	r3, [pc, #24]	@ (8006858 <SEGGER_SYSVIEW_Stop+0x48>)
 8006840:	2200      	movs	r2, #0
 8006842:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	f383 8811 	msr	BASEPRI, r3
}
 800684a:	bf00      	nop
 800684c:	3708      	adds	r7, #8
 800684e:	46bd      	mov	sp, r7
 8006850:	bd80      	pop	{r7, pc}
 8006852:	bf00      	nop
 8006854:	200046d0 	.word	0x200046d0
 8006858:	200046a0 	.word	0x200046a0

0800685c <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 800685c:	b580      	push	{r7, lr}
 800685e:	b08c      	sub	sp, #48	@ 0x30
 8006860:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8006862:	f3ef 8311 	mrs	r3, BASEPRI
 8006866:	f04f 0120 	mov.w	r1, #32
 800686a:	f381 8811 	msr	BASEPRI, r1
 800686e:	60fb      	str	r3, [r7, #12]
 8006870:	4845      	ldr	r0, [pc, #276]	@ (8006988 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 8006872:	f7ff fbb3 	bl	8005fdc <_PreparePacket>
 8006876:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8006878:	68bb      	ldr	r3, [r7, #8]
 800687a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006880:	4b42      	ldr	r3, [pc, #264]	@ (800698c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8006882:	685b      	ldr	r3, [r3, #4]
 8006884:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006886:	e00b      	b.n	80068a0 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 8006888:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800688a:	b2da      	uxtb	r2, r3
 800688c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800688e:	1c59      	adds	r1, r3, #1
 8006890:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8006892:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006896:	b2d2      	uxtb	r2, r2
 8006898:	701a      	strb	r2, [r3, #0]
 800689a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800689c:	09db      	lsrs	r3, r3, #7
 800689e:	62bb      	str	r3, [r7, #40]	@ 0x28
 80068a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068a2:	2b7f      	cmp	r3, #127	@ 0x7f
 80068a4:	d8f0      	bhi.n	8006888 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 80068a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068a8:	1c5a      	adds	r2, r3, #1
 80068aa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80068ac:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80068ae:	b2d2      	uxtb	r2, r2
 80068b0:	701a      	strb	r2, [r3, #0]
 80068b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068b4:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80068ba:	4b34      	ldr	r3, [pc, #208]	@ (800698c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80068bc:	689b      	ldr	r3, [r3, #8]
 80068be:	623b      	str	r3, [r7, #32]
 80068c0:	e00b      	b.n	80068da <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 80068c2:	6a3b      	ldr	r3, [r7, #32]
 80068c4:	b2da      	uxtb	r2, r3
 80068c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068c8:	1c59      	adds	r1, r3, #1
 80068ca:	6279      	str	r1, [r7, #36]	@ 0x24
 80068cc:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80068d0:	b2d2      	uxtb	r2, r2
 80068d2:	701a      	strb	r2, [r3, #0]
 80068d4:	6a3b      	ldr	r3, [r7, #32]
 80068d6:	09db      	lsrs	r3, r3, #7
 80068d8:	623b      	str	r3, [r7, #32]
 80068da:	6a3b      	ldr	r3, [r7, #32]
 80068dc:	2b7f      	cmp	r3, #127	@ 0x7f
 80068de:	d8f0      	bhi.n	80068c2 <SEGGER_SYSVIEW_GetSysDesc+0x66>
 80068e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068e2:	1c5a      	adds	r2, r3, #1
 80068e4:	627a      	str	r2, [r7, #36]	@ 0x24
 80068e6:	6a3a      	ldr	r2, [r7, #32]
 80068e8:	b2d2      	uxtb	r2, r2
 80068ea:	701a      	strb	r2, [r3, #0]
 80068ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068ee:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	61fb      	str	r3, [r7, #28]
 80068f4:	4b25      	ldr	r3, [pc, #148]	@ (800698c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80068f6:	691b      	ldr	r3, [r3, #16]
 80068f8:	61bb      	str	r3, [r7, #24]
 80068fa:	e00b      	b.n	8006914 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 80068fc:	69bb      	ldr	r3, [r7, #24]
 80068fe:	b2da      	uxtb	r2, r3
 8006900:	69fb      	ldr	r3, [r7, #28]
 8006902:	1c59      	adds	r1, r3, #1
 8006904:	61f9      	str	r1, [r7, #28]
 8006906:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800690a:	b2d2      	uxtb	r2, r2
 800690c:	701a      	strb	r2, [r3, #0]
 800690e:	69bb      	ldr	r3, [r7, #24]
 8006910:	09db      	lsrs	r3, r3, #7
 8006912:	61bb      	str	r3, [r7, #24]
 8006914:	69bb      	ldr	r3, [r7, #24]
 8006916:	2b7f      	cmp	r3, #127	@ 0x7f
 8006918:	d8f0      	bhi.n	80068fc <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 800691a:	69fb      	ldr	r3, [r7, #28]
 800691c:	1c5a      	adds	r2, r3, #1
 800691e:	61fa      	str	r2, [r7, #28]
 8006920:	69ba      	ldr	r2, [r7, #24]
 8006922:	b2d2      	uxtb	r2, r2
 8006924:	701a      	strb	r2, [r3, #0]
 8006926:	69fb      	ldr	r3, [r7, #28]
 8006928:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	617b      	str	r3, [r7, #20]
 800692e:	2300      	movs	r3, #0
 8006930:	613b      	str	r3, [r7, #16]
 8006932:	e00b      	b.n	800694c <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 8006934:	693b      	ldr	r3, [r7, #16]
 8006936:	b2da      	uxtb	r2, r3
 8006938:	697b      	ldr	r3, [r7, #20]
 800693a:	1c59      	adds	r1, r3, #1
 800693c:	6179      	str	r1, [r7, #20]
 800693e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006942:	b2d2      	uxtb	r2, r2
 8006944:	701a      	strb	r2, [r3, #0]
 8006946:	693b      	ldr	r3, [r7, #16]
 8006948:	09db      	lsrs	r3, r3, #7
 800694a:	613b      	str	r3, [r7, #16]
 800694c:	693b      	ldr	r3, [r7, #16]
 800694e:	2b7f      	cmp	r3, #127	@ 0x7f
 8006950:	d8f0      	bhi.n	8006934 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 8006952:	697b      	ldr	r3, [r7, #20]
 8006954:	1c5a      	adds	r2, r3, #1
 8006956:	617a      	str	r2, [r7, #20]
 8006958:	693a      	ldr	r2, [r7, #16]
 800695a:	b2d2      	uxtb	r2, r2
 800695c:	701a      	strb	r2, [r3, #0]
 800695e:	697b      	ldr	r3, [r7, #20]
 8006960:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8006962:	2218      	movs	r2, #24
 8006964:	6879      	ldr	r1, [r7, #4]
 8006966:	68b8      	ldr	r0, [r7, #8]
 8006968:	f7ff fc24 	bl	80061b4 <_SendPacket>
  RECORD_END();
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 8006972:	4b06      	ldr	r3, [pc, #24]	@ (800698c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8006974:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006976:	2b00      	cmp	r3, #0
 8006978:	d002      	beq.n	8006980 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 800697a:	4b04      	ldr	r3, [pc, #16]	@ (800698c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800697c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800697e:	4798      	blx	r3
  }
}
 8006980:	bf00      	nop
 8006982:	3730      	adds	r7, #48	@ 0x30
 8006984:	46bd      	mov	sp, r7
 8006986:	bd80      	pop	{r7, pc}
 8006988:	200046d0 	.word	0x200046d0
 800698c:	200046a0 	.word	0x200046a0

08006990 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 8006990:	b580      	push	{r7, lr}
 8006992:	b092      	sub	sp, #72	@ 0x48
 8006994:	af00      	add	r7, sp, #0
 8006996:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 8006998:	f3ef 8311 	mrs	r3, BASEPRI
 800699c:	f04f 0120 	mov.w	r1, #32
 80069a0:	f381 8811 	msr	BASEPRI, r1
 80069a4:	617b      	str	r3, [r7, #20]
 80069a6:	486a      	ldr	r0, [pc, #424]	@ (8006b50 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 80069a8:	f7ff fb18 	bl	8005fdc <_PreparePacket>
 80069ac:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80069ae:	693b      	ldr	r3, [r7, #16]
 80069b0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	647b      	str	r3, [r7, #68]	@ 0x44
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681a      	ldr	r2, [r3, #0]
 80069ba:	4b66      	ldr	r3, [pc, #408]	@ (8006b54 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 80069bc:	691b      	ldr	r3, [r3, #16]
 80069be:	1ad3      	subs	r3, r2, r3
 80069c0:	643b      	str	r3, [r7, #64]	@ 0x40
 80069c2:	e00b      	b.n	80069dc <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 80069c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80069c6:	b2da      	uxtb	r2, r3
 80069c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80069ca:	1c59      	adds	r1, r3, #1
 80069cc:	6479      	str	r1, [r7, #68]	@ 0x44
 80069ce:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80069d2:	b2d2      	uxtb	r2, r2
 80069d4:	701a      	strb	r2, [r3, #0]
 80069d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80069d8:	09db      	lsrs	r3, r3, #7
 80069da:	643b      	str	r3, [r7, #64]	@ 0x40
 80069dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80069de:	2b7f      	cmp	r3, #127	@ 0x7f
 80069e0:	d8f0      	bhi.n	80069c4 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 80069e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80069e4:	1c5a      	adds	r2, r3, #1
 80069e6:	647a      	str	r2, [r7, #68]	@ 0x44
 80069e8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80069ea:	b2d2      	uxtb	r2, r2
 80069ec:	701a      	strb	r2, [r3, #0]
 80069ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80069f0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	689b      	ldr	r3, [r3, #8]
 80069fa:	63bb      	str	r3, [r7, #56]	@ 0x38
 80069fc:	e00b      	b.n	8006a16 <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 80069fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a00:	b2da      	uxtb	r2, r3
 8006a02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a04:	1c59      	adds	r1, r3, #1
 8006a06:	63f9      	str	r1, [r7, #60]	@ 0x3c
 8006a08:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006a0c:	b2d2      	uxtb	r2, r2
 8006a0e:	701a      	strb	r2, [r3, #0]
 8006a10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a12:	09db      	lsrs	r3, r3, #7
 8006a14:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006a16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a18:	2b7f      	cmp	r3, #127	@ 0x7f
 8006a1a:	d8f0      	bhi.n	80069fe <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 8006a1c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a1e:	1c5a      	adds	r2, r3, #1
 8006a20:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8006a22:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006a24:	b2d2      	uxtb	r2, r2
 8006a26:	701a      	strb	r2, [r3, #0]
 8006a28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a2a:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	685b      	ldr	r3, [r3, #4]
 8006a30:	2220      	movs	r2, #32
 8006a32:	4619      	mov	r1, r3
 8006a34:	68f8      	ldr	r0, [r7, #12]
 8006a36:	f7ff fa99 	bl	8005f6c <_EncodeStr>
 8006a3a:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 8006a3c:	2209      	movs	r2, #9
 8006a3e:	68f9      	ldr	r1, [r7, #12]
 8006a40:	6938      	ldr	r0, [r7, #16]
 8006a42:	f7ff fbb7 	bl	80061b4 <_SendPacket>
  //
  pPayload = pPayloadStart;
 8006a46:	693b      	ldr	r3, [r7, #16]
 8006a48:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	637b      	str	r3, [r7, #52]	@ 0x34
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681a      	ldr	r2, [r3, #0]
 8006a52:	4b40      	ldr	r3, [pc, #256]	@ (8006b54 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8006a54:	691b      	ldr	r3, [r3, #16]
 8006a56:	1ad3      	subs	r3, r2, r3
 8006a58:	633b      	str	r3, [r7, #48]	@ 0x30
 8006a5a:	e00b      	b.n	8006a74 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 8006a5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a5e:	b2da      	uxtb	r2, r3
 8006a60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a62:	1c59      	adds	r1, r3, #1
 8006a64:	6379      	str	r1, [r7, #52]	@ 0x34
 8006a66:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006a6a:	b2d2      	uxtb	r2, r2
 8006a6c:	701a      	strb	r2, [r3, #0]
 8006a6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a70:	09db      	lsrs	r3, r3, #7
 8006a72:	633b      	str	r3, [r7, #48]	@ 0x30
 8006a74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a76:	2b7f      	cmp	r3, #127	@ 0x7f
 8006a78:	d8f0      	bhi.n	8006a5c <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 8006a7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a7c:	1c5a      	adds	r2, r3, #1
 8006a7e:	637a      	str	r2, [r7, #52]	@ 0x34
 8006a80:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a82:	b2d2      	uxtb	r2, r2
 8006a84:	701a      	strb	r2, [r3, #0]
 8006a86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a88:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	68db      	ldr	r3, [r3, #12]
 8006a92:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006a94:	e00b      	b.n	8006aae <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 8006a96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a98:	b2da      	uxtb	r2, r3
 8006a9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a9c:	1c59      	adds	r1, r3, #1
 8006a9e:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8006aa0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006aa4:	b2d2      	uxtb	r2, r2
 8006aa6:	701a      	strb	r2, [r3, #0]
 8006aa8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006aaa:	09db      	lsrs	r3, r3, #7
 8006aac:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006aae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ab0:	2b7f      	cmp	r3, #127	@ 0x7f
 8006ab2:	d8f0      	bhi.n	8006a96 <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 8006ab4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ab6:	1c5a      	adds	r2, r3, #1
 8006ab8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006aba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006abc:	b2d2      	uxtb	r2, r2
 8006abe:	701a      	strb	r2, [r3, #0]
 8006ac0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ac2:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	627b      	str	r3, [r7, #36]	@ 0x24
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	691b      	ldr	r3, [r3, #16]
 8006acc:	623b      	str	r3, [r7, #32]
 8006ace:	e00b      	b.n	8006ae8 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 8006ad0:	6a3b      	ldr	r3, [r7, #32]
 8006ad2:	b2da      	uxtb	r2, r3
 8006ad4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ad6:	1c59      	adds	r1, r3, #1
 8006ad8:	6279      	str	r1, [r7, #36]	@ 0x24
 8006ada:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006ade:	b2d2      	uxtb	r2, r2
 8006ae0:	701a      	strb	r2, [r3, #0]
 8006ae2:	6a3b      	ldr	r3, [r7, #32]
 8006ae4:	09db      	lsrs	r3, r3, #7
 8006ae6:	623b      	str	r3, [r7, #32]
 8006ae8:	6a3b      	ldr	r3, [r7, #32]
 8006aea:	2b7f      	cmp	r3, #127	@ 0x7f
 8006aec:	d8f0      	bhi.n	8006ad0 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 8006aee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006af0:	1c5a      	adds	r2, r3, #1
 8006af2:	627a      	str	r2, [r7, #36]	@ 0x24
 8006af4:	6a3a      	ldr	r2, [r7, #32]
 8006af6:	b2d2      	uxtb	r2, r2
 8006af8:	701a      	strb	r2, [r3, #0]
 8006afa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006afc:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackUsage);
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	61fb      	str	r3, [r7, #28]
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	695b      	ldr	r3, [r3, #20]
 8006b06:	61bb      	str	r3, [r7, #24]
 8006b08:	e00b      	b.n	8006b22 <SEGGER_SYSVIEW_SendTaskInfo+0x192>
 8006b0a:	69bb      	ldr	r3, [r7, #24]
 8006b0c:	b2da      	uxtb	r2, r3
 8006b0e:	69fb      	ldr	r3, [r7, #28]
 8006b10:	1c59      	adds	r1, r3, #1
 8006b12:	61f9      	str	r1, [r7, #28]
 8006b14:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006b18:	b2d2      	uxtb	r2, r2
 8006b1a:	701a      	strb	r2, [r3, #0]
 8006b1c:	69bb      	ldr	r3, [r7, #24]
 8006b1e:	09db      	lsrs	r3, r3, #7
 8006b20:	61bb      	str	r3, [r7, #24]
 8006b22:	69bb      	ldr	r3, [r7, #24]
 8006b24:	2b7f      	cmp	r3, #127	@ 0x7f
 8006b26:	d8f0      	bhi.n	8006b0a <SEGGER_SYSVIEW_SendTaskInfo+0x17a>
 8006b28:	69fb      	ldr	r3, [r7, #28]
 8006b2a:	1c5a      	adds	r2, r3, #1
 8006b2c:	61fa      	str	r2, [r7, #28]
 8006b2e:	69ba      	ldr	r2, [r7, #24]
 8006b30:	b2d2      	uxtb	r2, r2
 8006b32:	701a      	strb	r2, [r3, #0]
 8006b34:	69fb      	ldr	r3, [r7, #28]
 8006b36:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 8006b38:	2215      	movs	r2, #21
 8006b3a:	68f9      	ldr	r1, [r7, #12]
 8006b3c:	6938      	ldr	r0, [r7, #16]
 8006b3e:	f7ff fb39 	bl	80061b4 <_SendPacket>
  RECORD_END();
 8006b42:	697b      	ldr	r3, [r7, #20]
 8006b44:	f383 8811 	msr	BASEPRI, r3
}
 8006b48:	bf00      	nop
 8006b4a:	3748      	adds	r7, #72	@ 0x48
 8006b4c:	46bd      	mov	sp, r7
 8006b4e:	bd80      	pop	{r7, pc}
 8006b50:	200046d0 	.word	0x200046d0
 8006b54:	200046a0 	.word	0x200046a0

08006b58 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 8006b58:	b580      	push	{r7, lr}
 8006b5a:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 8006b5c:	4b07      	ldr	r3, [pc, #28]	@ (8006b7c <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8006b5e:	6a1b      	ldr	r3, [r3, #32]
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d008      	beq.n	8006b76 <SEGGER_SYSVIEW_SendTaskList+0x1e>
 8006b64:	4b05      	ldr	r3, [pc, #20]	@ (8006b7c <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8006b66:	6a1b      	ldr	r3, [r3, #32]
 8006b68:	685b      	ldr	r3, [r3, #4]
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d003      	beq.n	8006b76 <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 8006b6e:	4b03      	ldr	r3, [pc, #12]	@ (8006b7c <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8006b70:	6a1b      	ldr	r3, [r3, #32]
 8006b72:	685b      	ldr	r3, [r3, #4]
 8006b74:	4798      	blx	r3
  }
}
 8006b76:	bf00      	nop
 8006b78:	bd80      	pop	{r7, pc}
 8006b7a:	bf00      	nop
 8006b7c:	200046a0 	.word	0x200046a0

08006b80 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 8006b80:	b580      	push	{r7, lr}
 8006b82:	b086      	sub	sp, #24
 8006b84:	af00      	add	r7, sp, #0
 8006b86:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006b88:	f3ef 8311 	mrs	r3, BASEPRI
 8006b8c:	f04f 0120 	mov.w	r1, #32
 8006b90:	f381 8811 	msr	BASEPRI, r1
 8006b94:	617b      	str	r3, [r7, #20]
 8006b96:	480b      	ldr	r0, [pc, #44]	@ (8006bc4 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 8006b98:	f7ff fa20 	bl	8005fdc <_PreparePacket>
 8006b9c:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006b9e:	2280      	movs	r2, #128	@ 0x80
 8006ba0:	6879      	ldr	r1, [r7, #4]
 8006ba2:	6938      	ldr	r0, [r7, #16]
 8006ba4:	f7ff f9e2 	bl	8005f6c <_EncodeStr>
 8006ba8:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 8006baa:	220e      	movs	r2, #14
 8006bac:	68f9      	ldr	r1, [r7, #12]
 8006bae:	6938      	ldr	r0, [r7, #16]
 8006bb0:	f7ff fb00 	bl	80061b4 <_SendPacket>
  RECORD_END();
 8006bb4:	697b      	ldr	r3, [r7, #20]
 8006bb6:	f383 8811 	msr	BASEPRI, r3
}
 8006bba:	bf00      	nop
 8006bbc:	3718      	adds	r7, #24
 8006bbe:	46bd      	mov	sp, r7
 8006bc0:	bd80      	pop	{r7, pc}
 8006bc2:	bf00      	nop
 8006bc4:	200046d0 	.word	0x200046d0

08006bc8 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 8006bc8:	b590      	push	{r4, r7, lr}
 8006bca:	b083      	sub	sp, #12
 8006bcc:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 8006bce:	4b15      	ldr	r3, [pc, #84]	@ (8006c24 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8006bd0:	6a1b      	ldr	r3, [r3, #32]
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d01a      	beq.n	8006c0c <SEGGER_SYSVIEW_RecordSystime+0x44>
 8006bd6:	4b13      	ldr	r3, [pc, #76]	@ (8006c24 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8006bd8:	6a1b      	ldr	r3, [r3, #32]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d015      	beq.n	8006c0c <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 8006be0:	4b10      	ldr	r3, [pc, #64]	@ (8006c24 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8006be2:	6a1b      	ldr	r3, [r3, #32]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	4798      	blx	r3
 8006be8:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8006bec:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 8006bee:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006bf2:	f04f 0200 	mov.w	r2, #0
 8006bf6:	f04f 0300 	mov.w	r3, #0
 8006bfa:	000a      	movs	r2, r1
 8006bfc:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8006bfe:	4613      	mov	r3, r2
 8006c00:	461a      	mov	r2, r3
 8006c02:	4621      	mov	r1, r4
 8006c04:	200d      	movs	r0, #13
 8006c06:	f7ff fcef 	bl	80065e8 <SEGGER_SYSVIEW_RecordU32x2>
 8006c0a:	e006      	b.n	8006c1a <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 8006c0c:	4b06      	ldr	r3, [pc, #24]	@ (8006c28 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	4619      	mov	r1, r3
 8006c12:	200c      	movs	r0, #12
 8006c14:	f7ff fcac 	bl	8006570 <SEGGER_SYSVIEW_RecordU32>
  }
}
 8006c18:	bf00      	nop
 8006c1a:	bf00      	nop
 8006c1c:	370c      	adds	r7, #12
 8006c1e:	46bd      	mov	sp, r7
 8006c20:	bd90      	pop	{r4, r7, pc}
 8006c22:	bf00      	nop
 8006c24:	200046a0 	.word	0x200046a0
 8006c28:	e0001004 	.word	0xe0001004

08006c2c <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 8006c2c:	b580      	push	{r7, lr}
 8006c2e:	b086      	sub	sp, #24
 8006c30:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006c32:	f3ef 8311 	mrs	r3, BASEPRI
 8006c36:	f04f 0120 	mov.w	r1, #32
 8006c3a:	f381 8811 	msr	BASEPRI, r1
 8006c3e:	60fb      	str	r3, [r7, #12]
 8006c40:	4819      	ldr	r0, [pc, #100]	@ (8006ca8 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 8006c42:	f7ff f9cb 	bl	8005fdc <_PreparePacket>
 8006c46:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8006c48:	68bb      	ldr	r3, [r7, #8]
 8006c4a:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 8006c4c:	4b17      	ldr	r3, [pc, #92]	@ (8006cac <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c54:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	617b      	str	r3, [r7, #20]
 8006c5a:	683b      	ldr	r3, [r7, #0]
 8006c5c:	613b      	str	r3, [r7, #16]
 8006c5e:	e00b      	b.n	8006c78 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 8006c60:	693b      	ldr	r3, [r7, #16]
 8006c62:	b2da      	uxtb	r2, r3
 8006c64:	697b      	ldr	r3, [r7, #20]
 8006c66:	1c59      	adds	r1, r3, #1
 8006c68:	6179      	str	r1, [r7, #20]
 8006c6a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006c6e:	b2d2      	uxtb	r2, r2
 8006c70:	701a      	strb	r2, [r3, #0]
 8006c72:	693b      	ldr	r3, [r7, #16]
 8006c74:	09db      	lsrs	r3, r3, #7
 8006c76:	613b      	str	r3, [r7, #16]
 8006c78:	693b      	ldr	r3, [r7, #16]
 8006c7a:	2b7f      	cmp	r3, #127	@ 0x7f
 8006c7c:	d8f0      	bhi.n	8006c60 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 8006c7e:	697b      	ldr	r3, [r7, #20]
 8006c80:	1c5a      	adds	r2, r3, #1
 8006c82:	617a      	str	r2, [r7, #20]
 8006c84:	693a      	ldr	r2, [r7, #16]
 8006c86:	b2d2      	uxtb	r2, r2
 8006c88:	701a      	strb	r2, [r3, #0]
 8006c8a:	697b      	ldr	r3, [r7, #20]
 8006c8c:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 8006c8e:	2202      	movs	r2, #2
 8006c90:	6879      	ldr	r1, [r7, #4]
 8006c92:	68b8      	ldr	r0, [r7, #8]
 8006c94:	f7ff fa8e 	bl	80061b4 <_SendPacket>
  RECORD_END();
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	f383 8811 	msr	BASEPRI, r3
}
 8006c9e:	bf00      	nop
 8006ca0:	3718      	adds	r7, #24
 8006ca2:	46bd      	mov	sp, r7
 8006ca4:	bd80      	pop	{r7, pc}
 8006ca6:	bf00      	nop
 8006ca8:	200046d0 	.word	0x200046d0
 8006cac:	e000ed04 	.word	0xe000ed04

08006cb0 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 8006cb0:	b580      	push	{r7, lr}
 8006cb2:	b082      	sub	sp, #8
 8006cb4:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8006cb6:	f3ef 8311 	mrs	r3, BASEPRI
 8006cba:	f04f 0120 	mov.w	r1, #32
 8006cbe:	f381 8811 	msr	BASEPRI, r1
 8006cc2:	607b      	str	r3, [r7, #4]
 8006cc4:	4807      	ldr	r0, [pc, #28]	@ (8006ce4 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 8006cc6:	f7ff f989 	bl	8005fdc <_PreparePacket>
 8006cca:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 8006ccc:	2203      	movs	r2, #3
 8006cce:	6839      	ldr	r1, [r7, #0]
 8006cd0:	6838      	ldr	r0, [r7, #0]
 8006cd2:	f7ff fa6f 	bl	80061b4 <_SendPacket>
  RECORD_END();
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	f383 8811 	msr	BASEPRI, r3
}
 8006cdc:	bf00      	nop
 8006cde:	3708      	adds	r7, #8
 8006ce0:	46bd      	mov	sp, r7
 8006ce2:	bd80      	pop	{r7, pc}
 8006ce4:	200046d0 	.word	0x200046d0

08006ce8 <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 8006ce8:	b580      	push	{r7, lr}
 8006cea:	b082      	sub	sp, #8
 8006cec:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8006cee:	f3ef 8311 	mrs	r3, BASEPRI
 8006cf2:	f04f 0120 	mov.w	r1, #32
 8006cf6:	f381 8811 	msr	BASEPRI, r1
 8006cfa:	607b      	str	r3, [r7, #4]
 8006cfc:	4807      	ldr	r0, [pc, #28]	@ (8006d1c <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 8006cfe:	f7ff f96d 	bl	8005fdc <_PreparePacket>
 8006d02:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 8006d04:	2212      	movs	r2, #18
 8006d06:	6839      	ldr	r1, [r7, #0]
 8006d08:	6838      	ldr	r0, [r7, #0]
 8006d0a:	f7ff fa53 	bl	80061b4 <_SendPacket>
  RECORD_END();
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	f383 8811 	msr	BASEPRI, r3
}
 8006d14:	bf00      	nop
 8006d16:	3708      	adds	r7, #8
 8006d18:	46bd      	mov	sp, r7
 8006d1a:	bd80      	pop	{r7, pc}
 8006d1c:	200046d0 	.word	0x200046d0

08006d20 <SEGGER_SYSVIEW_RecordEndCall>:
*    Format and send an End API Call event without return value.
*
*  Parameters
*    EventID - Id of API function which ends.
*/
void SEGGER_SYSVIEW_RecordEndCall(unsigned int EventID) {
 8006d20:	b580      	push	{r7, lr}
 8006d22:	b088      	sub	sp, #32
 8006d24:	af00      	add	r7, sp, #0
 8006d26:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006d28:	f3ef 8311 	mrs	r3, BASEPRI
 8006d2c:	f04f 0120 	mov.w	r1, #32
 8006d30:	f381 8811 	msr	BASEPRI, r1
 8006d34:	617b      	str	r3, [r7, #20]
 8006d36:	4817      	ldr	r0, [pc, #92]	@ (8006d94 <SEGGER_SYSVIEW_RecordEndCall+0x74>)
 8006d38:	f7ff f950 	bl	8005fdc <_PreparePacket>
 8006d3c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006d3e:	693b      	ldr	r3, [r7, #16]
 8006d40:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, EventID);
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	61fb      	str	r3, [r7, #28]
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	61bb      	str	r3, [r7, #24]
 8006d4a:	e00b      	b.n	8006d64 <SEGGER_SYSVIEW_RecordEndCall+0x44>
 8006d4c:	69bb      	ldr	r3, [r7, #24]
 8006d4e:	b2da      	uxtb	r2, r3
 8006d50:	69fb      	ldr	r3, [r7, #28]
 8006d52:	1c59      	adds	r1, r3, #1
 8006d54:	61f9      	str	r1, [r7, #28]
 8006d56:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006d5a:	b2d2      	uxtb	r2, r2
 8006d5c:	701a      	strb	r2, [r3, #0]
 8006d5e:	69bb      	ldr	r3, [r7, #24]
 8006d60:	09db      	lsrs	r3, r3, #7
 8006d62:	61bb      	str	r3, [r7, #24]
 8006d64:	69bb      	ldr	r3, [r7, #24]
 8006d66:	2b7f      	cmp	r3, #127	@ 0x7f
 8006d68:	d8f0      	bhi.n	8006d4c <SEGGER_SYSVIEW_RecordEndCall+0x2c>
 8006d6a:	69fb      	ldr	r3, [r7, #28]
 8006d6c:	1c5a      	adds	r2, r3, #1
 8006d6e:	61fa      	str	r2, [r7, #28]
 8006d70:	69ba      	ldr	r2, [r7, #24]
 8006d72:	b2d2      	uxtb	r2, r2
 8006d74:	701a      	strb	r2, [r3, #0]
 8006d76:	69fb      	ldr	r3, [r7, #28]
 8006d78:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_END_CALL);
 8006d7a:	221c      	movs	r2, #28
 8006d7c:	68f9      	ldr	r1, [r7, #12]
 8006d7e:	6938      	ldr	r0, [r7, #16]
 8006d80:	f7ff fa18 	bl	80061b4 <_SendPacket>
  RECORD_END();
 8006d84:	697b      	ldr	r3, [r7, #20]
 8006d86:	f383 8811 	msr	BASEPRI, r3
}
 8006d8a:	bf00      	nop
 8006d8c:	3720      	adds	r7, #32
 8006d8e:	46bd      	mov	sp, r7
 8006d90:	bd80      	pop	{r7, pc}
 8006d92:	bf00      	nop
 8006d94:	200046d0 	.word	0x200046d0

08006d98 <SEGGER_SYSVIEW_RecordEndCallU32>:
*
*  Parameters
*    EventID      - Id of API function which ends.
*    Para0        - Return value which will be returned by the API function.
*/
void SEGGER_SYSVIEW_RecordEndCallU32(unsigned int EventID, U32 Para0) {
 8006d98:	b580      	push	{r7, lr}
 8006d9a:	b08a      	sub	sp, #40	@ 0x28
 8006d9c:	af00      	add	r7, sp, #0
 8006d9e:	6078      	str	r0, [r7, #4]
 8006da0:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8006da2:	f3ef 8311 	mrs	r3, BASEPRI
 8006da6:	f04f 0120 	mov.w	r1, #32
 8006daa:	f381 8811 	msr	BASEPRI, r1
 8006dae:	617b      	str	r3, [r7, #20]
 8006db0:	4824      	ldr	r0, [pc, #144]	@ (8006e44 <SEGGER_SYSVIEW_RecordEndCallU32+0xac>)
 8006db2:	f7ff f913 	bl	8005fdc <_PreparePacket>
 8006db6:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006db8:	693b      	ldr	r3, [r7, #16]
 8006dba:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, EventID);
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	627b      	str	r3, [r7, #36]	@ 0x24
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	623b      	str	r3, [r7, #32]
 8006dc4:	e00b      	b.n	8006dde <SEGGER_SYSVIEW_RecordEndCallU32+0x46>
 8006dc6:	6a3b      	ldr	r3, [r7, #32]
 8006dc8:	b2da      	uxtb	r2, r3
 8006dca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dcc:	1c59      	adds	r1, r3, #1
 8006dce:	6279      	str	r1, [r7, #36]	@ 0x24
 8006dd0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006dd4:	b2d2      	uxtb	r2, r2
 8006dd6:	701a      	strb	r2, [r3, #0]
 8006dd8:	6a3b      	ldr	r3, [r7, #32]
 8006dda:	09db      	lsrs	r3, r3, #7
 8006ddc:	623b      	str	r3, [r7, #32]
 8006dde:	6a3b      	ldr	r3, [r7, #32]
 8006de0:	2b7f      	cmp	r3, #127	@ 0x7f
 8006de2:	d8f0      	bhi.n	8006dc6 <SEGGER_SYSVIEW_RecordEndCallU32+0x2e>
 8006de4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006de6:	1c5a      	adds	r2, r3, #1
 8006de8:	627a      	str	r2, [r7, #36]	@ 0x24
 8006dea:	6a3a      	ldr	r2, [r7, #32]
 8006dec:	b2d2      	uxtb	r2, r2
 8006dee:	701a      	strb	r2, [r3, #0]
 8006df0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006df2:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Para0);
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	61fb      	str	r3, [r7, #28]
 8006df8:	683b      	ldr	r3, [r7, #0]
 8006dfa:	61bb      	str	r3, [r7, #24]
 8006dfc:	e00b      	b.n	8006e16 <SEGGER_SYSVIEW_RecordEndCallU32+0x7e>
 8006dfe:	69bb      	ldr	r3, [r7, #24]
 8006e00:	b2da      	uxtb	r2, r3
 8006e02:	69fb      	ldr	r3, [r7, #28]
 8006e04:	1c59      	adds	r1, r3, #1
 8006e06:	61f9      	str	r1, [r7, #28]
 8006e08:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006e0c:	b2d2      	uxtb	r2, r2
 8006e0e:	701a      	strb	r2, [r3, #0]
 8006e10:	69bb      	ldr	r3, [r7, #24]
 8006e12:	09db      	lsrs	r3, r3, #7
 8006e14:	61bb      	str	r3, [r7, #24]
 8006e16:	69bb      	ldr	r3, [r7, #24]
 8006e18:	2b7f      	cmp	r3, #127	@ 0x7f
 8006e1a:	d8f0      	bhi.n	8006dfe <SEGGER_SYSVIEW_RecordEndCallU32+0x66>
 8006e1c:	69fb      	ldr	r3, [r7, #28]
 8006e1e:	1c5a      	adds	r2, r3, #1
 8006e20:	61fa      	str	r2, [r7, #28]
 8006e22:	69ba      	ldr	r2, [r7, #24]
 8006e24:	b2d2      	uxtb	r2, r2
 8006e26:	701a      	strb	r2, [r3, #0]
 8006e28:	69fb      	ldr	r3, [r7, #28]
 8006e2a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_END_CALL);
 8006e2c:	221c      	movs	r2, #28
 8006e2e:	68f9      	ldr	r1, [r7, #12]
 8006e30:	6938      	ldr	r0, [r7, #16]
 8006e32:	f7ff f9bf 	bl	80061b4 <_SendPacket>
  RECORD_END();
 8006e36:	697b      	ldr	r3, [r7, #20]
 8006e38:	f383 8811 	msr	BASEPRI, r3
}
 8006e3c:	bf00      	nop
 8006e3e:	3728      	adds	r7, #40	@ 0x28
 8006e40:	46bd      	mov	sp, r7
 8006e42:	bd80      	pop	{r7, pc}
 8006e44:	200046d0 	.word	0x200046d0

08006e48 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 8006e48:	b580      	push	{r7, lr}
 8006e4a:	b082      	sub	sp, #8
 8006e4c:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8006e4e:	f3ef 8311 	mrs	r3, BASEPRI
 8006e52:	f04f 0120 	mov.w	r1, #32
 8006e56:	f381 8811 	msr	BASEPRI, r1
 8006e5a:	607b      	str	r3, [r7, #4]
 8006e5c:	4807      	ldr	r0, [pc, #28]	@ (8006e7c <SEGGER_SYSVIEW_OnIdle+0x34>)
 8006e5e:	f7ff f8bd 	bl	8005fdc <_PreparePacket>
 8006e62:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 8006e64:	2211      	movs	r2, #17
 8006e66:	6839      	ldr	r1, [r7, #0]
 8006e68:	6838      	ldr	r0, [r7, #0]
 8006e6a:	f7ff f9a3 	bl	80061b4 <_SendPacket>
  RECORD_END();
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	f383 8811 	msr	BASEPRI, r3
}
 8006e74:	bf00      	nop
 8006e76:	3708      	adds	r7, #8
 8006e78:	46bd      	mov	sp, r7
 8006e7a:	bd80      	pop	{r7, pc}
 8006e7c:	200046d0 	.word	0x200046d0

08006e80 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 8006e80:	b580      	push	{r7, lr}
 8006e82:	b088      	sub	sp, #32
 8006e84:	af00      	add	r7, sp, #0
 8006e86:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006e88:	f3ef 8311 	mrs	r3, BASEPRI
 8006e8c:	f04f 0120 	mov.w	r1, #32
 8006e90:	f381 8811 	msr	BASEPRI, r1
 8006e94:	617b      	str	r3, [r7, #20]
 8006e96:	4819      	ldr	r0, [pc, #100]	@ (8006efc <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 8006e98:	f7ff f8a0 	bl	8005fdc <_PreparePacket>
 8006e9c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006e9e:	693b      	ldr	r3, [r7, #16]
 8006ea0:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8006ea2:	4b17      	ldr	r3, [pc, #92]	@ (8006f00 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 8006ea4:	691b      	ldr	r3, [r3, #16]
 8006ea6:	687a      	ldr	r2, [r7, #4]
 8006ea8:	1ad3      	subs	r3, r2, r3
 8006eaa:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	61fb      	str	r3, [r7, #28]
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	61bb      	str	r3, [r7, #24]
 8006eb4:	e00b      	b.n	8006ece <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 8006eb6:	69bb      	ldr	r3, [r7, #24]
 8006eb8:	b2da      	uxtb	r2, r3
 8006eba:	69fb      	ldr	r3, [r7, #28]
 8006ebc:	1c59      	adds	r1, r3, #1
 8006ebe:	61f9      	str	r1, [r7, #28]
 8006ec0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006ec4:	b2d2      	uxtb	r2, r2
 8006ec6:	701a      	strb	r2, [r3, #0]
 8006ec8:	69bb      	ldr	r3, [r7, #24]
 8006eca:	09db      	lsrs	r3, r3, #7
 8006ecc:	61bb      	str	r3, [r7, #24]
 8006ece:	69bb      	ldr	r3, [r7, #24]
 8006ed0:	2b7f      	cmp	r3, #127	@ 0x7f
 8006ed2:	d8f0      	bhi.n	8006eb6 <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 8006ed4:	69fb      	ldr	r3, [r7, #28]
 8006ed6:	1c5a      	adds	r2, r3, #1
 8006ed8:	61fa      	str	r2, [r7, #28]
 8006eda:	69ba      	ldr	r2, [r7, #24]
 8006edc:	b2d2      	uxtb	r2, r2
 8006ede:	701a      	strb	r2, [r3, #0]
 8006ee0:	69fb      	ldr	r3, [r7, #28]
 8006ee2:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 8006ee4:	2208      	movs	r2, #8
 8006ee6:	68f9      	ldr	r1, [r7, #12]
 8006ee8:	6938      	ldr	r0, [r7, #16]
 8006eea:	f7ff f963 	bl	80061b4 <_SendPacket>
  RECORD_END();
 8006eee:	697b      	ldr	r3, [r7, #20]
 8006ef0:	f383 8811 	msr	BASEPRI, r3
}
 8006ef4:	bf00      	nop
 8006ef6:	3720      	adds	r7, #32
 8006ef8:	46bd      	mov	sp, r7
 8006efa:	bd80      	pop	{r7, pc}
 8006efc:	200046d0 	.word	0x200046d0
 8006f00:	200046a0 	.word	0x200046a0

08006f04 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 8006f04:	b580      	push	{r7, lr}
 8006f06:	b088      	sub	sp, #32
 8006f08:	af00      	add	r7, sp, #0
 8006f0a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006f0c:	f3ef 8311 	mrs	r3, BASEPRI
 8006f10:	f04f 0120 	mov.w	r1, #32
 8006f14:	f381 8811 	msr	BASEPRI, r1
 8006f18:	617b      	str	r3, [r7, #20]
 8006f1a:	4819      	ldr	r0, [pc, #100]	@ (8006f80 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 8006f1c:	f7ff f85e 	bl	8005fdc <_PreparePacket>
 8006f20:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006f22:	693b      	ldr	r3, [r7, #16]
 8006f24:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8006f26:	4b17      	ldr	r3, [pc, #92]	@ (8006f84 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 8006f28:	691b      	ldr	r3, [r3, #16]
 8006f2a:	687a      	ldr	r2, [r7, #4]
 8006f2c:	1ad3      	subs	r3, r2, r3
 8006f2e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	61fb      	str	r3, [r7, #28]
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	61bb      	str	r3, [r7, #24]
 8006f38:	e00b      	b.n	8006f52 <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 8006f3a:	69bb      	ldr	r3, [r7, #24]
 8006f3c:	b2da      	uxtb	r2, r3
 8006f3e:	69fb      	ldr	r3, [r7, #28]
 8006f40:	1c59      	adds	r1, r3, #1
 8006f42:	61f9      	str	r1, [r7, #28]
 8006f44:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006f48:	b2d2      	uxtb	r2, r2
 8006f4a:	701a      	strb	r2, [r3, #0]
 8006f4c:	69bb      	ldr	r3, [r7, #24]
 8006f4e:	09db      	lsrs	r3, r3, #7
 8006f50:	61bb      	str	r3, [r7, #24]
 8006f52:	69bb      	ldr	r3, [r7, #24]
 8006f54:	2b7f      	cmp	r3, #127	@ 0x7f
 8006f56:	d8f0      	bhi.n	8006f3a <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 8006f58:	69fb      	ldr	r3, [r7, #28]
 8006f5a:	1c5a      	adds	r2, r3, #1
 8006f5c:	61fa      	str	r2, [r7, #28]
 8006f5e:	69ba      	ldr	r2, [r7, #24]
 8006f60:	b2d2      	uxtb	r2, r2
 8006f62:	701a      	strb	r2, [r3, #0]
 8006f64:	69fb      	ldr	r3, [r7, #28]
 8006f66:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 8006f68:	2204      	movs	r2, #4
 8006f6a:	68f9      	ldr	r1, [r7, #12]
 8006f6c:	6938      	ldr	r0, [r7, #16]
 8006f6e:	f7ff f921 	bl	80061b4 <_SendPacket>
  RECORD_END();
 8006f72:	697b      	ldr	r3, [r7, #20]
 8006f74:	f383 8811 	msr	BASEPRI, r3
}
 8006f78:	bf00      	nop
 8006f7a:	3720      	adds	r7, #32
 8006f7c:	46bd      	mov	sp, r7
 8006f7e:	bd80      	pop	{r7, pc}
 8006f80:	200046d0 	.word	0x200046d0
 8006f84:	200046a0 	.word	0x200046a0

08006f88 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 8006f88:	b580      	push	{r7, lr}
 8006f8a:	b088      	sub	sp, #32
 8006f8c:	af00      	add	r7, sp, #0
 8006f8e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006f90:	f3ef 8311 	mrs	r3, BASEPRI
 8006f94:	f04f 0120 	mov.w	r1, #32
 8006f98:	f381 8811 	msr	BASEPRI, r1
 8006f9c:	617b      	str	r3, [r7, #20]
 8006f9e:	4819      	ldr	r0, [pc, #100]	@ (8007004 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 8006fa0:	f7ff f81c 	bl	8005fdc <_PreparePacket>
 8006fa4:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006fa6:	693b      	ldr	r3, [r7, #16]
 8006fa8:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8006faa:	4b17      	ldr	r3, [pc, #92]	@ (8007008 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 8006fac:	691b      	ldr	r3, [r3, #16]
 8006fae:	687a      	ldr	r2, [r7, #4]
 8006fb0:	1ad3      	subs	r3, r2, r3
 8006fb2:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	61fb      	str	r3, [r7, #28]
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	61bb      	str	r3, [r7, #24]
 8006fbc:	e00b      	b.n	8006fd6 <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 8006fbe:	69bb      	ldr	r3, [r7, #24]
 8006fc0:	b2da      	uxtb	r2, r3
 8006fc2:	69fb      	ldr	r3, [r7, #28]
 8006fc4:	1c59      	adds	r1, r3, #1
 8006fc6:	61f9      	str	r1, [r7, #28]
 8006fc8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006fcc:	b2d2      	uxtb	r2, r2
 8006fce:	701a      	strb	r2, [r3, #0]
 8006fd0:	69bb      	ldr	r3, [r7, #24]
 8006fd2:	09db      	lsrs	r3, r3, #7
 8006fd4:	61bb      	str	r3, [r7, #24]
 8006fd6:	69bb      	ldr	r3, [r7, #24]
 8006fd8:	2b7f      	cmp	r3, #127	@ 0x7f
 8006fda:	d8f0      	bhi.n	8006fbe <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 8006fdc:	69fb      	ldr	r3, [r7, #28]
 8006fde:	1c5a      	adds	r2, r3, #1
 8006fe0:	61fa      	str	r2, [r7, #28]
 8006fe2:	69ba      	ldr	r2, [r7, #24]
 8006fe4:	b2d2      	uxtb	r2, r2
 8006fe6:	701a      	strb	r2, [r3, #0]
 8006fe8:	69fb      	ldr	r3, [r7, #28]
 8006fea:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 8006fec:	2206      	movs	r2, #6
 8006fee:	68f9      	ldr	r1, [r7, #12]
 8006ff0:	6938      	ldr	r0, [r7, #16]
 8006ff2:	f7ff f8df 	bl	80061b4 <_SendPacket>
  RECORD_END();
 8006ff6:	697b      	ldr	r3, [r7, #20]
 8006ff8:	f383 8811 	msr	BASEPRI, r3
}
 8006ffc:	bf00      	nop
 8006ffe:	3720      	adds	r7, #32
 8007000:	46bd      	mov	sp, r7
 8007002:	bd80      	pop	{r7, pc}
 8007004:	200046d0 	.word	0x200046d0
 8007008:	200046a0 	.word	0x200046a0

0800700c <SEGGER_SYSVIEW_OnTaskStopReady>:
*
*  Parameters
*    TaskId - Task ID of task that completed execution.
*    Cause  - Reason for task to stop (i.e. Idle/Sleep)
*/
void SEGGER_SYSVIEW_OnTaskStopReady(U32 TaskId, unsigned int Cause) {
 800700c:	b580      	push	{r7, lr}
 800700e:	b08a      	sub	sp, #40	@ 0x28
 8007010:	af00      	add	r7, sp, #0
 8007012:	6078      	str	r0, [r7, #4]
 8007014:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8007016:	f3ef 8311 	mrs	r3, BASEPRI
 800701a:	f04f 0120 	mov.w	r1, #32
 800701e:	f381 8811 	msr	BASEPRI, r1
 8007022:	617b      	str	r3, [r7, #20]
 8007024:	4827      	ldr	r0, [pc, #156]	@ (80070c4 <SEGGER_SYSVIEW_OnTaskStopReady+0xb8>)
 8007026:	f7fe ffd9 	bl	8005fdc <_PreparePacket>
 800702a:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800702c:	693b      	ldr	r3, [r7, #16]
 800702e:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8007030:	4b25      	ldr	r3, [pc, #148]	@ (80070c8 <SEGGER_SYSVIEW_OnTaskStopReady+0xbc>)
 8007032:	691b      	ldr	r3, [r3, #16]
 8007034:	687a      	ldr	r2, [r7, #4]
 8007036:	1ad3      	subs	r3, r2, r3
 8007038:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	627b      	str	r3, [r7, #36]	@ 0x24
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	623b      	str	r3, [r7, #32]
 8007042:	e00b      	b.n	800705c <SEGGER_SYSVIEW_OnTaskStopReady+0x50>
 8007044:	6a3b      	ldr	r3, [r7, #32]
 8007046:	b2da      	uxtb	r2, r3
 8007048:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800704a:	1c59      	adds	r1, r3, #1
 800704c:	6279      	str	r1, [r7, #36]	@ 0x24
 800704e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007052:	b2d2      	uxtb	r2, r2
 8007054:	701a      	strb	r2, [r3, #0]
 8007056:	6a3b      	ldr	r3, [r7, #32]
 8007058:	09db      	lsrs	r3, r3, #7
 800705a:	623b      	str	r3, [r7, #32]
 800705c:	6a3b      	ldr	r3, [r7, #32]
 800705e:	2b7f      	cmp	r3, #127	@ 0x7f
 8007060:	d8f0      	bhi.n	8007044 <SEGGER_SYSVIEW_OnTaskStopReady+0x38>
 8007062:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007064:	1c5a      	adds	r2, r3, #1
 8007066:	627a      	str	r2, [r7, #36]	@ 0x24
 8007068:	6a3a      	ldr	r2, [r7, #32]
 800706a:	b2d2      	uxtb	r2, r2
 800706c:	701a      	strb	r2, [r3, #0]
 800706e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007070:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Cause);
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	61fb      	str	r3, [r7, #28]
 8007076:	683b      	ldr	r3, [r7, #0]
 8007078:	61bb      	str	r3, [r7, #24]
 800707a:	e00b      	b.n	8007094 <SEGGER_SYSVIEW_OnTaskStopReady+0x88>
 800707c:	69bb      	ldr	r3, [r7, #24]
 800707e:	b2da      	uxtb	r2, r3
 8007080:	69fb      	ldr	r3, [r7, #28]
 8007082:	1c59      	adds	r1, r3, #1
 8007084:	61f9      	str	r1, [r7, #28]
 8007086:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800708a:	b2d2      	uxtb	r2, r2
 800708c:	701a      	strb	r2, [r3, #0]
 800708e:	69bb      	ldr	r3, [r7, #24]
 8007090:	09db      	lsrs	r3, r3, #7
 8007092:	61bb      	str	r3, [r7, #24]
 8007094:	69bb      	ldr	r3, [r7, #24]
 8007096:	2b7f      	cmp	r3, #127	@ 0x7f
 8007098:	d8f0      	bhi.n	800707c <SEGGER_SYSVIEW_OnTaskStopReady+0x70>
 800709a:	69fb      	ldr	r3, [r7, #28]
 800709c:	1c5a      	adds	r2, r3, #1
 800709e:	61fa      	str	r2, [r7, #28]
 80070a0:	69ba      	ldr	r2, [r7, #24]
 80070a2:	b2d2      	uxtb	r2, r2
 80070a4:	701a      	strb	r2, [r3, #0]
 80070a6:	69fb      	ldr	r3, [r7, #28]
 80070a8:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_STOP_READY);
 80070aa:	2207      	movs	r2, #7
 80070ac:	68f9      	ldr	r1, [r7, #12]
 80070ae:	6938      	ldr	r0, [r7, #16]
 80070b0:	f7ff f880 	bl	80061b4 <_SendPacket>
  RECORD_END();
 80070b4:	697b      	ldr	r3, [r7, #20]
 80070b6:	f383 8811 	msr	BASEPRI, r3
}
 80070ba:	bf00      	nop
 80070bc:	3728      	adds	r7, #40	@ 0x28
 80070be:	46bd      	mov	sp, r7
 80070c0:	bd80      	pop	{r7, pc}
 80070c2:	bf00      	nop
 80070c4:	200046d0 	.word	0x200046d0
 80070c8:	200046a0 	.word	0x200046a0

080070cc <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 80070cc:	b480      	push	{r7}
 80070ce:	b083      	sub	sp, #12
 80070d0:	af00      	add	r7, sp, #0
 80070d2:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 80070d4:	4b04      	ldr	r3, [pc, #16]	@ (80070e8 <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 80070d6:	691b      	ldr	r3, [r3, #16]
 80070d8:	687a      	ldr	r2, [r7, #4]
 80070da:	1ad3      	subs	r3, r2, r3
}
 80070dc:	4618      	mov	r0, r3
 80070de:	370c      	adds	r7, #12
 80070e0:	46bd      	mov	sp, r7
 80070e2:	bc80      	pop	{r7}
 80070e4:	4770      	bx	lr
 80070e6:	bf00      	nop
 80070e8:	200046a0 	.word	0x200046a0

080070ec <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 80070ec:	b580      	push	{r7, lr}
 80070ee:	b08c      	sub	sp, #48	@ 0x30
 80070f0:	af00      	add	r7, sp, #0
 80070f2:	4603      	mov	r3, r0
 80070f4:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 80070f6:	4b40      	ldr	r3, [pc, #256]	@ (80071f8 <SEGGER_SYSVIEW_SendModule+0x10c>)
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d077      	beq.n	80071ee <SEGGER_SYSVIEW_SendModule+0x102>
    pModule = _pFirstModule;
 80070fe:	4b3e      	ldr	r3, [pc, #248]	@ (80071f8 <SEGGER_SYSVIEW_SendModule+0x10c>)
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (n = 0; n < ModuleId; n++) {
 8007104:	2300      	movs	r3, #0
 8007106:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007108:	e008      	b.n	800711c <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 800710a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800710c:	691b      	ldr	r3, [r3, #16]
 800710e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (pModule == 0) {
 8007110:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007112:	2b00      	cmp	r3, #0
 8007114:	d007      	beq.n	8007126 <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 8007116:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007118:	3301      	adds	r3, #1
 800711a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800711c:	79fb      	ldrb	r3, [r7, #7]
 800711e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007120:	429a      	cmp	r2, r3
 8007122:	d3f2      	bcc.n	800710a <SEGGER_SYSVIEW_SendModule+0x1e>
 8007124:	e000      	b.n	8007128 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 8007126:	bf00      	nop
      }
    }
    if (pModule != 0) {
 8007128:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800712a:	2b00      	cmp	r3, #0
 800712c:	d055      	beq.n	80071da <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800712e:	f3ef 8311 	mrs	r3, BASEPRI
 8007132:	f04f 0120 	mov.w	r1, #32
 8007136:	f381 8811 	msr	BASEPRI, r1
 800713a:	617b      	str	r3, [r7, #20]
 800713c:	482f      	ldr	r0, [pc, #188]	@ (80071fc <SEGGER_SYSVIEW_SendModule+0x110>)
 800713e:	f7fe ff4d 	bl	8005fdc <_PreparePacket>
 8007142:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 8007144:	693b      	ldr	r3, [r7, #16]
 8007146:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	627b      	str	r3, [r7, #36]	@ 0x24
 800714c:	79fb      	ldrb	r3, [r7, #7]
 800714e:	623b      	str	r3, [r7, #32]
 8007150:	e00b      	b.n	800716a <SEGGER_SYSVIEW_SendModule+0x7e>
 8007152:	6a3b      	ldr	r3, [r7, #32]
 8007154:	b2da      	uxtb	r2, r3
 8007156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007158:	1c59      	adds	r1, r3, #1
 800715a:	6279      	str	r1, [r7, #36]	@ 0x24
 800715c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007160:	b2d2      	uxtb	r2, r2
 8007162:	701a      	strb	r2, [r3, #0]
 8007164:	6a3b      	ldr	r3, [r7, #32]
 8007166:	09db      	lsrs	r3, r3, #7
 8007168:	623b      	str	r3, [r7, #32]
 800716a:	6a3b      	ldr	r3, [r7, #32]
 800716c:	2b7f      	cmp	r3, #127	@ 0x7f
 800716e:	d8f0      	bhi.n	8007152 <SEGGER_SYSVIEW_SendModule+0x66>
 8007170:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007172:	1c5a      	adds	r2, r3, #1
 8007174:	627a      	str	r2, [r7, #36]	@ 0x24
 8007176:	6a3a      	ldr	r2, [r7, #32]
 8007178:	b2d2      	uxtb	r2, r2
 800717a:	701a      	strb	r2, [r3, #0]
 800717c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800717e:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	61fb      	str	r3, [r7, #28]
 8007184:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007186:	689b      	ldr	r3, [r3, #8]
 8007188:	61bb      	str	r3, [r7, #24]
 800718a:	e00b      	b.n	80071a4 <SEGGER_SYSVIEW_SendModule+0xb8>
 800718c:	69bb      	ldr	r3, [r7, #24]
 800718e:	b2da      	uxtb	r2, r3
 8007190:	69fb      	ldr	r3, [r7, #28]
 8007192:	1c59      	adds	r1, r3, #1
 8007194:	61f9      	str	r1, [r7, #28]
 8007196:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800719a:	b2d2      	uxtb	r2, r2
 800719c:	701a      	strb	r2, [r3, #0]
 800719e:	69bb      	ldr	r3, [r7, #24]
 80071a0:	09db      	lsrs	r3, r3, #7
 80071a2:	61bb      	str	r3, [r7, #24]
 80071a4:	69bb      	ldr	r3, [r7, #24]
 80071a6:	2b7f      	cmp	r3, #127	@ 0x7f
 80071a8:	d8f0      	bhi.n	800718c <SEGGER_SYSVIEW_SendModule+0xa0>
 80071aa:	69fb      	ldr	r3, [r7, #28]
 80071ac:	1c5a      	adds	r2, r3, #1
 80071ae:	61fa      	str	r2, [r7, #28]
 80071b0:	69ba      	ldr	r2, [r7, #24]
 80071b2:	b2d2      	uxtb	r2, r2
 80071b4:	701a      	strb	r2, [r3, #0]
 80071b6:	69fb      	ldr	r3, [r7, #28]
 80071b8:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 80071ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	2280      	movs	r2, #128	@ 0x80
 80071c0:	4619      	mov	r1, r3
 80071c2:	68f8      	ldr	r0, [r7, #12]
 80071c4:	f7fe fed2 	bl	8005f6c <_EncodeStr>
 80071c8:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 80071ca:	2216      	movs	r2, #22
 80071cc:	68f9      	ldr	r1, [r7, #12]
 80071ce:	6938      	ldr	r0, [r7, #16]
 80071d0:	f7fe fff0 	bl	80061b4 <_SendPacket>
      RECORD_END();
 80071d4:	697b      	ldr	r3, [r7, #20]
 80071d6:	f383 8811 	msr	BASEPRI, r3
    }
    if (pModule && pModule->pfSendModuleDesc) {
 80071da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d006      	beq.n	80071ee <SEGGER_SYSVIEW_SendModule+0x102>
 80071e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071e2:	68db      	ldr	r3, [r3, #12]
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d002      	beq.n	80071ee <SEGGER_SYSVIEW_SendModule+0x102>
      pModule->pfSendModuleDesc();
 80071e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071ea:	68db      	ldr	r3, [r3, #12]
 80071ec:	4798      	blx	r3
    }
  }
}
 80071ee:	bf00      	nop
 80071f0:	3730      	adds	r7, #48	@ 0x30
 80071f2:	46bd      	mov	sp, r7
 80071f4:	bd80      	pop	{r7, pc}
 80071f6:	bf00      	nop
 80071f8:	200046c8 	.word	0x200046c8
 80071fc:	200046d0 	.word	0x200046d0

08007200 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 8007200:	b580      	push	{r7, lr}
 8007202:	b082      	sub	sp, #8
 8007204:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 8007206:	4b0c      	ldr	r3, [pc, #48]	@ (8007238 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	2b00      	cmp	r3, #0
 800720c:	d00f      	beq.n	800722e <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 800720e:	4b0a      	ldr	r3, [pc, #40]	@ (8007238 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	68db      	ldr	r3, [r3, #12]
 8007218:	2b00      	cmp	r3, #0
 800721a:	d002      	beq.n	8007222 <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	68db      	ldr	r3, [r3, #12]
 8007220:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	691b      	ldr	r3, [r3, #16]
 8007226:	607b      	str	r3, [r7, #4]
    } while (pModule);
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	2b00      	cmp	r3, #0
 800722c:	d1f2      	bne.n	8007214 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 800722e:	bf00      	nop
 8007230:	3708      	adds	r7, #8
 8007232:	46bd      	mov	sp, r7
 8007234:	bd80      	pop	{r7, pc}
 8007236:	bf00      	nop
 8007238:	200046c8 	.word	0x200046c8

0800723c <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 800723c:	b580      	push	{r7, lr}
 800723e:	b086      	sub	sp, #24
 8007240:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 8007242:	f3ef 8311 	mrs	r3, BASEPRI
 8007246:	f04f 0120 	mov.w	r1, #32
 800724a:	f381 8811 	msr	BASEPRI, r1
 800724e:	60fb      	str	r3, [r7, #12]
 8007250:	4817      	ldr	r0, [pc, #92]	@ (80072b0 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 8007252:	f7fe fec3 	bl	8005fdc <_PreparePacket>
 8007256:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 8007258:	68bb      	ldr	r3, [r7, #8]
 800725a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	617b      	str	r3, [r7, #20]
 8007260:	4b14      	ldr	r3, [pc, #80]	@ (80072b4 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 8007262:	781b      	ldrb	r3, [r3, #0]
 8007264:	613b      	str	r3, [r7, #16]
 8007266:	e00b      	b.n	8007280 <SEGGER_SYSVIEW_SendNumModules+0x44>
 8007268:	693b      	ldr	r3, [r7, #16]
 800726a:	b2da      	uxtb	r2, r3
 800726c:	697b      	ldr	r3, [r7, #20]
 800726e:	1c59      	adds	r1, r3, #1
 8007270:	6179      	str	r1, [r7, #20]
 8007272:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007276:	b2d2      	uxtb	r2, r2
 8007278:	701a      	strb	r2, [r3, #0]
 800727a:	693b      	ldr	r3, [r7, #16]
 800727c:	09db      	lsrs	r3, r3, #7
 800727e:	613b      	str	r3, [r7, #16]
 8007280:	693b      	ldr	r3, [r7, #16]
 8007282:	2b7f      	cmp	r3, #127	@ 0x7f
 8007284:	d8f0      	bhi.n	8007268 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 8007286:	697b      	ldr	r3, [r7, #20]
 8007288:	1c5a      	adds	r2, r3, #1
 800728a:	617a      	str	r2, [r7, #20]
 800728c:	693a      	ldr	r2, [r7, #16]
 800728e:	b2d2      	uxtb	r2, r2
 8007290:	701a      	strb	r2, [r3, #0]
 8007292:	697b      	ldr	r3, [r7, #20]
 8007294:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 8007296:	221b      	movs	r2, #27
 8007298:	6879      	ldr	r1, [r7, #4]
 800729a:	68b8      	ldr	r0, [r7, #8]
 800729c:	f7fe ff8a 	bl	80061b4 <_SendPacket>
  RECORD_END();
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	f383 8811 	msr	BASEPRI, r3
}
 80072a6:	bf00      	nop
 80072a8:	3718      	adds	r7, #24
 80072aa:	46bd      	mov	sp, r7
 80072ac:	bd80      	pop	{r7, pc}
 80072ae:	bf00      	nop
 80072b0:	200046d0 	.word	0x200046d0
 80072b4:	200046cc 	.word	0x200046cc

080072b8 <SEGGER_SYSVIEW_Print>:
*    Print a string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Print(const char* s) {
 80072b8:	b580      	push	{r7, lr}
 80072ba:	b08a      	sub	sp, #40	@ 0x28
 80072bc:	af00      	add	r7, sp, #0
 80072be:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 80072c0:	f3ef 8311 	mrs	r3, BASEPRI
 80072c4:	f04f 0120 	mov.w	r1, #32
 80072c8:	f381 8811 	msr	BASEPRI, r1
 80072cc:	617b      	str	r3, [r7, #20]
 80072ce:	4827      	ldr	r0, [pc, #156]	@ (800736c <SEGGER_SYSVIEW_Print+0xb4>)
 80072d0:	f7fe fe84 	bl	8005fdc <_PreparePacket>
 80072d4:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 80072d6:	2280      	movs	r2, #128	@ 0x80
 80072d8:	6879      	ldr	r1, [r7, #4]
 80072da:	6938      	ldr	r0, [r7, #16]
 80072dc:	f7fe fe46 	bl	8005f6c <_EncodeStr>
 80072e0:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_LOG);
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80072e6:	2300      	movs	r3, #0
 80072e8:	623b      	str	r3, [r7, #32]
 80072ea:	e00b      	b.n	8007304 <SEGGER_SYSVIEW_Print+0x4c>
 80072ec:	6a3b      	ldr	r3, [r7, #32]
 80072ee:	b2da      	uxtb	r2, r3
 80072f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072f2:	1c59      	adds	r1, r3, #1
 80072f4:	6279      	str	r1, [r7, #36]	@ 0x24
 80072f6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80072fa:	b2d2      	uxtb	r2, r2
 80072fc:	701a      	strb	r2, [r3, #0]
 80072fe:	6a3b      	ldr	r3, [r7, #32]
 8007300:	09db      	lsrs	r3, r3, #7
 8007302:	623b      	str	r3, [r7, #32]
 8007304:	6a3b      	ldr	r3, [r7, #32]
 8007306:	2b7f      	cmp	r3, #127	@ 0x7f
 8007308:	d8f0      	bhi.n	80072ec <SEGGER_SYSVIEW_Print+0x34>
 800730a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800730c:	1c5a      	adds	r2, r3, #1
 800730e:	627a      	str	r2, [r7, #36]	@ 0x24
 8007310:	6a3a      	ldr	r2, [r7, #32]
 8007312:	b2d2      	uxtb	r2, r2
 8007314:	701a      	strb	r2, [r3, #0]
 8007316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007318:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	61fb      	str	r3, [r7, #28]
 800731e:	2300      	movs	r3, #0
 8007320:	61bb      	str	r3, [r7, #24]
 8007322:	e00b      	b.n	800733c <SEGGER_SYSVIEW_Print+0x84>
 8007324:	69bb      	ldr	r3, [r7, #24]
 8007326:	b2da      	uxtb	r2, r3
 8007328:	69fb      	ldr	r3, [r7, #28]
 800732a:	1c59      	adds	r1, r3, #1
 800732c:	61f9      	str	r1, [r7, #28]
 800732e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007332:	b2d2      	uxtb	r2, r2
 8007334:	701a      	strb	r2, [r3, #0]
 8007336:	69bb      	ldr	r3, [r7, #24]
 8007338:	09db      	lsrs	r3, r3, #7
 800733a:	61bb      	str	r3, [r7, #24]
 800733c:	69bb      	ldr	r3, [r7, #24]
 800733e:	2b7f      	cmp	r3, #127	@ 0x7f
 8007340:	d8f0      	bhi.n	8007324 <SEGGER_SYSVIEW_Print+0x6c>
 8007342:	69fb      	ldr	r3, [r7, #28]
 8007344:	1c5a      	adds	r2, r3, #1
 8007346:	61fa      	str	r2, [r7, #28]
 8007348:	69ba      	ldr	r2, [r7, #24]
 800734a:	b2d2      	uxtb	r2, r2
 800734c:	701a      	strb	r2, [r3, #0]
 800734e:	69fb      	ldr	r3, [r7, #28]
 8007350:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8007352:	221a      	movs	r2, #26
 8007354:	68f9      	ldr	r1, [r7, #12]
 8007356:	6938      	ldr	r0, [r7, #16]
 8007358:	f7fe ff2c 	bl	80061b4 <_SendPacket>
  RECORD_END();
 800735c:	697b      	ldr	r3, [r7, #20]
 800735e:	f383 8811 	msr	BASEPRI, r3
}
 8007362:	bf00      	nop
 8007364:	3728      	adds	r7, #40	@ 0x28
 8007366:	46bd      	mov	sp, r7
 8007368:	bd80      	pop	{r7, pc}
 800736a:	bf00      	nop
 800736c:	200046d0 	.word	0x200046d0

08007370 <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 8007370:	b580      	push	{r7, lr}
 8007372:	b08a      	sub	sp, #40	@ 0x28
 8007374:	af00      	add	r7, sp, #0
 8007376:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8007378:	f3ef 8311 	mrs	r3, BASEPRI
 800737c:	f04f 0120 	mov.w	r1, #32
 8007380:	f381 8811 	msr	BASEPRI, r1
 8007384:	617b      	str	r3, [r7, #20]
 8007386:	4827      	ldr	r0, [pc, #156]	@ (8007424 <SEGGER_SYSVIEW_Warn+0xb4>)
 8007388:	f7fe fe28 	bl	8005fdc <_PreparePacket>
 800738c:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800738e:	2280      	movs	r2, #128	@ 0x80
 8007390:	6879      	ldr	r1, [r7, #4]
 8007392:	6938      	ldr	r0, [r7, #16]
 8007394:	f7fe fdea 	bl	8005f6c <_EncodeStr>
 8007398:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	627b      	str	r3, [r7, #36]	@ 0x24
 800739e:	2301      	movs	r3, #1
 80073a0:	623b      	str	r3, [r7, #32]
 80073a2:	e00b      	b.n	80073bc <SEGGER_SYSVIEW_Warn+0x4c>
 80073a4:	6a3b      	ldr	r3, [r7, #32]
 80073a6:	b2da      	uxtb	r2, r3
 80073a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073aa:	1c59      	adds	r1, r3, #1
 80073ac:	6279      	str	r1, [r7, #36]	@ 0x24
 80073ae:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80073b2:	b2d2      	uxtb	r2, r2
 80073b4:	701a      	strb	r2, [r3, #0]
 80073b6:	6a3b      	ldr	r3, [r7, #32]
 80073b8:	09db      	lsrs	r3, r3, #7
 80073ba:	623b      	str	r3, [r7, #32]
 80073bc:	6a3b      	ldr	r3, [r7, #32]
 80073be:	2b7f      	cmp	r3, #127	@ 0x7f
 80073c0:	d8f0      	bhi.n	80073a4 <SEGGER_SYSVIEW_Warn+0x34>
 80073c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073c4:	1c5a      	adds	r2, r3, #1
 80073c6:	627a      	str	r2, [r7, #36]	@ 0x24
 80073c8:	6a3a      	ldr	r2, [r7, #32]
 80073ca:	b2d2      	uxtb	r2, r2
 80073cc:	701a      	strb	r2, [r3, #0]
 80073ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073d0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	61fb      	str	r3, [r7, #28]
 80073d6:	2300      	movs	r3, #0
 80073d8:	61bb      	str	r3, [r7, #24]
 80073da:	e00b      	b.n	80073f4 <SEGGER_SYSVIEW_Warn+0x84>
 80073dc:	69bb      	ldr	r3, [r7, #24]
 80073de:	b2da      	uxtb	r2, r3
 80073e0:	69fb      	ldr	r3, [r7, #28]
 80073e2:	1c59      	adds	r1, r3, #1
 80073e4:	61f9      	str	r1, [r7, #28]
 80073e6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80073ea:	b2d2      	uxtb	r2, r2
 80073ec:	701a      	strb	r2, [r3, #0]
 80073ee:	69bb      	ldr	r3, [r7, #24]
 80073f0:	09db      	lsrs	r3, r3, #7
 80073f2:	61bb      	str	r3, [r7, #24]
 80073f4:	69bb      	ldr	r3, [r7, #24]
 80073f6:	2b7f      	cmp	r3, #127	@ 0x7f
 80073f8:	d8f0      	bhi.n	80073dc <SEGGER_SYSVIEW_Warn+0x6c>
 80073fa:	69fb      	ldr	r3, [r7, #28]
 80073fc:	1c5a      	adds	r2, r3, #1
 80073fe:	61fa      	str	r2, [r7, #28]
 8007400:	69ba      	ldr	r2, [r7, #24]
 8007402:	b2d2      	uxtb	r2, r2
 8007404:	701a      	strb	r2, [r3, #0]
 8007406:	69fb      	ldr	r3, [r7, #28]
 8007408:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 800740a:	221a      	movs	r2, #26
 800740c:	68f9      	ldr	r1, [r7, #12]
 800740e:	6938      	ldr	r0, [r7, #16]
 8007410:	f7fe fed0 	bl	80061b4 <_SendPacket>
  RECORD_END();
 8007414:	697b      	ldr	r3, [r7, #20]
 8007416:	f383 8811 	msr	BASEPRI, r3
}
 800741a:	bf00      	nop
 800741c:	3728      	adds	r7, #40	@ 0x28
 800741e:	46bd      	mov	sp, r7
 8007420:	bd80      	pop	{r7, pc}
 8007422:	bf00      	nop
 8007424:	200046d0 	.word	0x200046d0

08007428 <siprintf>:
 8007428:	b40e      	push	{r1, r2, r3}
 800742a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800742e:	b510      	push	{r4, lr}
 8007430:	2400      	movs	r4, #0
 8007432:	b09d      	sub	sp, #116	@ 0x74
 8007434:	ab1f      	add	r3, sp, #124	@ 0x7c
 8007436:	9002      	str	r0, [sp, #8]
 8007438:	9006      	str	r0, [sp, #24]
 800743a:	9107      	str	r1, [sp, #28]
 800743c:	9104      	str	r1, [sp, #16]
 800743e:	4809      	ldr	r0, [pc, #36]	@ (8007464 <siprintf+0x3c>)
 8007440:	4909      	ldr	r1, [pc, #36]	@ (8007468 <siprintf+0x40>)
 8007442:	f853 2b04 	ldr.w	r2, [r3], #4
 8007446:	9105      	str	r1, [sp, #20]
 8007448:	6800      	ldr	r0, [r0, #0]
 800744a:	a902      	add	r1, sp, #8
 800744c:	9301      	str	r3, [sp, #4]
 800744e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8007450:	f000 f9b0 	bl	80077b4 <_svfiprintf_r>
 8007454:	9b02      	ldr	r3, [sp, #8]
 8007456:	701c      	strb	r4, [r3, #0]
 8007458:	b01d      	add	sp, #116	@ 0x74
 800745a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800745e:	b003      	add	sp, #12
 8007460:	4770      	bx	lr
 8007462:	bf00      	nop
 8007464:	20000014 	.word	0x20000014
 8007468:	ffff0208 	.word	0xffff0208

0800746c <memcmp>:
 800746c:	b510      	push	{r4, lr}
 800746e:	3901      	subs	r1, #1
 8007470:	4402      	add	r2, r0
 8007472:	4290      	cmp	r0, r2
 8007474:	d101      	bne.n	800747a <memcmp+0xe>
 8007476:	2000      	movs	r0, #0
 8007478:	e005      	b.n	8007486 <memcmp+0x1a>
 800747a:	7803      	ldrb	r3, [r0, #0]
 800747c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8007480:	42a3      	cmp	r3, r4
 8007482:	d001      	beq.n	8007488 <memcmp+0x1c>
 8007484:	1b18      	subs	r0, r3, r4
 8007486:	bd10      	pop	{r4, pc}
 8007488:	3001      	adds	r0, #1
 800748a:	e7f2      	b.n	8007472 <memcmp+0x6>

0800748c <memset>:
 800748c:	4603      	mov	r3, r0
 800748e:	4402      	add	r2, r0
 8007490:	4293      	cmp	r3, r2
 8007492:	d100      	bne.n	8007496 <memset+0xa>
 8007494:	4770      	bx	lr
 8007496:	f803 1b01 	strb.w	r1, [r3], #1
 800749a:	e7f9      	b.n	8007490 <memset+0x4>

0800749c <__errno>:
 800749c:	4b01      	ldr	r3, [pc, #4]	@ (80074a4 <__errno+0x8>)
 800749e:	6818      	ldr	r0, [r3, #0]
 80074a0:	4770      	bx	lr
 80074a2:	bf00      	nop
 80074a4:	20000014 	.word	0x20000014

080074a8 <__libc_init_array>:
 80074a8:	b570      	push	{r4, r5, r6, lr}
 80074aa:	2600      	movs	r6, #0
 80074ac:	4d0c      	ldr	r5, [pc, #48]	@ (80074e0 <__libc_init_array+0x38>)
 80074ae:	4c0d      	ldr	r4, [pc, #52]	@ (80074e4 <__libc_init_array+0x3c>)
 80074b0:	1b64      	subs	r4, r4, r5
 80074b2:	10a4      	asrs	r4, r4, #2
 80074b4:	42a6      	cmp	r6, r4
 80074b6:	d109      	bne.n	80074cc <__libc_init_array+0x24>
 80074b8:	f000 fc76 	bl	8007da8 <_init>
 80074bc:	2600      	movs	r6, #0
 80074be:	4d0a      	ldr	r5, [pc, #40]	@ (80074e8 <__libc_init_array+0x40>)
 80074c0:	4c0a      	ldr	r4, [pc, #40]	@ (80074ec <__libc_init_array+0x44>)
 80074c2:	1b64      	subs	r4, r4, r5
 80074c4:	10a4      	asrs	r4, r4, #2
 80074c6:	42a6      	cmp	r6, r4
 80074c8:	d105      	bne.n	80074d6 <__libc_init_array+0x2e>
 80074ca:	bd70      	pop	{r4, r5, r6, pc}
 80074cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80074d0:	4798      	blx	r3
 80074d2:	3601      	adds	r6, #1
 80074d4:	e7ee      	b.n	80074b4 <__libc_init_array+0xc>
 80074d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80074da:	4798      	blx	r3
 80074dc:	3601      	adds	r6, #1
 80074de:	e7f2      	b.n	80074c6 <__libc_init_array+0x1e>
 80074e0:	08007ff8 	.word	0x08007ff8
 80074e4:	08007ff8 	.word	0x08007ff8
 80074e8:	08007ff8 	.word	0x08007ff8
 80074ec:	08007ffc 	.word	0x08007ffc

080074f0 <__retarget_lock_acquire_recursive>:
 80074f0:	4770      	bx	lr

080074f2 <__retarget_lock_release_recursive>:
 80074f2:	4770      	bx	lr

080074f4 <memcpy>:
 80074f4:	440a      	add	r2, r1
 80074f6:	4291      	cmp	r1, r2
 80074f8:	f100 33ff 	add.w	r3, r0, #4294967295
 80074fc:	d100      	bne.n	8007500 <memcpy+0xc>
 80074fe:	4770      	bx	lr
 8007500:	b510      	push	{r4, lr}
 8007502:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007506:	4291      	cmp	r1, r2
 8007508:	f803 4f01 	strb.w	r4, [r3, #1]!
 800750c:	d1f9      	bne.n	8007502 <memcpy+0xe>
 800750e:	bd10      	pop	{r4, pc}

08007510 <_free_r>:
 8007510:	b538      	push	{r3, r4, r5, lr}
 8007512:	4605      	mov	r5, r0
 8007514:	2900      	cmp	r1, #0
 8007516:	d040      	beq.n	800759a <_free_r+0x8a>
 8007518:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800751c:	1f0c      	subs	r4, r1, #4
 800751e:	2b00      	cmp	r3, #0
 8007520:	bfb8      	it	lt
 8007522:	18e4      	addlt	r4, r4, r3
 8007524:	f000 f8de 	bl	80076e4 <__malloc_lock>
 8007528:	4a1c      	ldr	r2, [pc, #112]	@ (800759c <_free_r+0x8c>)
 800752a:	6813      	ldr	r3, [r2, #0]
 800752c:	b933      	cbnz	r3, 800753c <_free_r+0x2c>
 800752e:	6063      	str	r3, [r4, #4]
 8007530:	6014      	str	r4, [r2, #0]
 8007532:	4628      	mov	r0, r5
 8007534:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007538:	f000 b8da 	b.w	80076f0 <__malloc_unlock>
 800753c:	42a3      	cmp	r3, r4
 800753e:	d908      	bls.n	8007552 <_free_r+0x42>
 8007540:	6820      	ldr	r0, [r4, #0]
 8007542:	1821      	adds	r1, r4, r0
 8007544:	428b      	cmp	r3, r1
 8007546:	bf01      	itttt	eq
 8007548:	6819      	ldreq	r1, [r3, #0]
 800754a:	685b      	ldreq	r3, [r3, #4]
 800754c:	1809      	addeq	r1, r1, r0
 800754e:	6021      	streq	r1, [r4, #0]
 8007550:	e7ed      	b.n	800752e <_free_r+0x1e>
 8007552:	461a      	mov	r2, r3
 8007554:	685b      	ldr	r3, [r3, #4]
 8007556:	b10b      	cbz	r3, 800755c <_free_r+0x4c>
 8007558:	42a3      	cmp	r3, r4
 800755a:	d9fa      	bls.n	8007552 <_free_r+0x42>
 800755c:	6811      	ldr	r1, [r2, #0]
 800755e:	1850      	adds	r0, r2, r1
 8007560:	42a0      	cmp	r0, r4
 8007562:	d10b      	bne.n	800757c <_free_r+0x6c>
 8007564:	6820      	ldr	r0, [r4, #0]
 8007566:	4401      	add	r1, r0
 8007568:	1850      	adds	r0, r2, r1
 800756a:	4283      	cmp	r3, r0
 800756c:	6011      	str	r1, [r2, #0]
 800756e:	d1e0      	bne.n	8007532 <_free_r+0x22>
 8007570:	6818      	ldr	r0, [r3, #0]
 8007572:	685b      	ldr	r3, [r3, #4]
 8007574:	4408      	add	r0, r1
 8007576:	6010      	str	r0, [r2, #0]
 8007578:	6053      	str	r3, [r2, #4]
 800757a:	e7da      	b.n	8007532 <_free_r+0x22>
 800757c:	d902      	bls.n	8007584 <_free_r+0x74>
 800757e:	230c      	movs	r3, #12
 8007580:	602b      	str	r3, [r5, #0]
 8007582:	e7d6      	b.n	8007532 <_free_r+0x22>
 8007584:	6820      	ldr	r0, [r4, #0]
 8007586:	1821      	adds	r1, r4, r0
 8007588:	428b      	cmp	r3, r1
 800758a:	bf01      	itttt	eq
 800758c:	6819      	ldreq	r1, [r3, #0]
 800758e:	685b      	ldreq	r3, [r3, #4]
 8007590:	1809      	addeq	r1, r1, r0
 8007592:	6021      	streq	r1, [r4, #0]
 8007594:	6063      	str	r3, [r4, #4]
 8007596:	6054      	str	r4, [r2, #4]
 8007598:	e7cb      	b.n	8007532 <_free_r+0x22>
 800759a:	bd38      	pop	{r3, r4, r5, pc}
 800759c:	200048f8 	.word	0x200048f8

080075a0 <sbrk_aligned>:
 80075a0:	b570      	push	{r4, r5, r6, lr}
 80075a2:	4e0f      	ldr	r6, [pc, #60]	@ (80075e0 <sbrk_aligned+0x40>)
 80075a4:	460c      	mov	r4, r1
 80075a6:	6831      	ldr	r1, [r6, #0]
 80075a8:	4605      	mov	r5, r0
 80075aa:	b911      	cbnz	r1, 80075b2 <sbrk_aligned+0x12>
 80075ac:	f000 fba8 	bl	8007d00 <_sbrk_r>
 80075b0:	6030      	str	r0, [r6, #0]
 80075b2:	4621      	mov	r1, r4
 80075b4:	4628      	mov	r0, r5
 80075b6:	f000 fba3 	bl	8007d00 <_sbrk_r>
 80075ba:	1c43      	adds	r3, r0, #1
 80075bc:	d103      	bne.n	80075c6 <sbrk_aligned+0x26>
 80075be:	f04f 34ff 	mov.w	r4, #4294967295
 80075c2:	4620      	mov	r0, r4
 80075c4:	bd70      	pop	{r4, r5, r6, pc}
 80075c6:	1cc4      	adds	r4, r0, #3
 80075c8:	f024 0403 	bic.w	r4, r4, #3
 80075cc:	42a0      	cmp	r0, r4
 80075ce:	d0f8      	beq.n	80075c2 <sbrk_aligned+0x22>
 80075d0:	1a21      	subs	r1, r4, r0
 80075d2:	4628      	mov	r0, r5
 80075d4:	f000 fb94 	bl	8007d00 <_sbrk_r>
 80075d8:	3001      	adds	r0, #1
 80075da:	d1f2      	bne.n	80075c2 <sbrk_aligned+0x22>
 80075dc:	e7ef      	b.n	80075be <sbrk_aligned+0x1e>
 80075de:	bf00      	nop
 80075e0:	200048f4 	.word	0x200048f4

080075e4 <_malloc_r>:
 80075e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80075e8:	1ccd      	adds	r5, r1, #3
 80075ea:	f025 0503 	bic.w	r5, r5, #3
 80075ee:	3508      	adds	r5, #8
 80075f0:	2d0c      	cmp	r5, #12
 80075f2:	bf38      	it	cc
 80075f4:	250c      	movcc	r5, #12
 80075f6:	2d00      	cmp	r5, #0
 80075f8:	4606      	mov	r6, r0
 80075fa:	db01      	blt.n	8007600 <_malloc_r+0x1c>
 80075fc:	42a9      	cmp	r1, r5
 80075fe:	d904      	bls.n	800760a <_malloc_r+0x26>
 8007600:	230c      	movs	r3, #12
 8007602:	6033      	str	r3, [r6, #0]
 8007604:	2000      	movs	r0, #0
 8007606:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800760a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80076e0 <_malloc_r+0xfc>
 800760e:	f000 f869 	bl	80076e4 <__malloc_lock>
 8007612:	f8d8 3000 	ldr.w	r3, [r8]
 8007616:	461c      	mov	r4, r3
 8007618:	bb44      	cbnz	r4, 800766c <_malloc_r+0x88>
 800761a:	4629      	mov	r1, r5
 800761c:	4630      	mov	r0, r6
 800761e:	f7ff ffbf 	bl	80075a0 <sbrk_aligned>
 8007622:	1c43      	adds	r3, r0, #1
 8007624:	4604      	mov	r4, r0
 8007626:	d158      	bne.n	80076da <_malloc_r+0xf6>
 8007628:	f8d8 4000 	ldr.w	r4, [r8]
 800762c:	4627      	mov	r7, r4
 800762e:	2f00      	cmp	r7, #0
 8007630:	d143      	bne.n	80076ba <_malloc_r+0xd6>
 8007632:	2c00      	cmp	r4, #0
 8007634:	d04b      	beq.n	80076ce <_malloc_r+0xea>
 8007636:	6823      	ldr	r3, [r4, #0]
 8007638:	4639      	mov	r1, r7
 800763a:	4630      	mov	r0, r6
 800763c:	eb04 0903 	add.w	r9, r4, r3
 8007640:	f000 fb5e 	bl	8007d00 <_sbrk_r>
 8007644:	4581      	cmp	r9, r0
 8007646:	d142      	bne.n	80076ce <_malloc_r+0xea>
 8007648:	6821      	ldr	r1, [r4, #0]
 800764a:	4630      	mov	r0, r6
 800764c:	1a6d      	subs	r5, r5, r1
 800764e:	4629      	mov	r1, r5
 8007650:	f7ff ffa6 	bl	80075a0 <sbrk_aligned>
 8007654:	3001      	adds	r0, #1
 8007656:	d03a      	beq.n	80076ce <_malloc_r+0xea>
 8007658:	6823      	ldr	r3, [r4, #0]
 800765a:	442b      	add	r3, r5
 800765c:	6023      	str	r3, [r4, #0]
 800765e:	f8d8 3000 	ldr.w	r3, [r8]
 8007662:	685a      	ldr	r2, [r3, #4]
 8007664:	bb62      	cbnz	r2, 80076c0 <_malloc_r+0xdc>
 8007666:	f8c8 7000 	str.w	r7, [r8]
 800766a:	e00f      	b.n	800768c <_malloc_r+0xa8>
 800766c:	6822      	ldr	r2, [r4, #0]
 800766e:	1b52      	subs	r2, r2, r5
 8007670:	d420      	bmi.n	80076b4 <_malloc_r+0xd0>
 8007672:	2a0b      	cmp	r2, #11
 8007674:	d917      	bls.n	80076a6 <_malloc_r+0xc2>
 8007676:	1961      	adds	r1, r4, r5
 8007678:	42a3      	cmp	r3, r4
 800767a:	6025      	str	r5, [r4, #0]
 800767c:	bf18      	it	ne
 800767e:	6059      	strne	r1, [r3, #4]
 8007680:	6863      	ldr	r3, [r4, #4]
 8007682:	bf08      	it	eq
 8007684:	f8c8 1000 	streq.w	r1, [r8]
 8007688:	5162      	str	r2, [r4, r5]
 800768a:	604b      	str	r3, [r1, #4]
 800768c:	4630      	mov	r0, r6
 800768e:	f000 f82f 	bl	80076f0 <__malloc_unlock>
 8007692:	f104 000b 	add.w	r0, r4, #11
 8007696:	1d23      	adds	r3, r4, #4
 8007698:	f020 0007 	bic.w	r0, r0, #7
 800769c:	1ac2      	subs	r2, r0, r3
 800769e:	bf1c      	itt	ne
 80076a0:	1a1b      	subne	r3, r3, r0
 80076a2:	50a3      	strne	r3, [r4, r2]
 80076a4:	e7af      	b.n	8007606 <_malloc_r+0x22>
 80076a6:	6862      	ldr	r2, [r4, #4]
 80076a8:	42a3      	cmp	r3, r4
 80076aa:	bf0c      	ite	eq
 80076ac:	f8c8 2000 	streq.w	r2, [r8]
 80076b0:	605a      	strne	r2, [r3, #4]
 80076b2:	e7eb      	b.n	800768c <_malloc_r+0xa8>
 80076b4:	4623      	mov	r3, r4
 80076b6:	6864      	ldr	r4, [r4, #4]
 80076b8:	e7ae      	b.n	8007618 <_malloc_r+0x34>
 80076ba:	463c      	mov	r4, r7
 80076bc:	687f      	ldr	r7, [r7, #4]
 80076be:	e7b6      	b.n	800762e <_malloc_r+0x4a>
 80076c0:	461a      	mov	r2, r3
 80076c2:	685b      	ldr	r3, [r3, #4]
 80076c4:	42a3      	cmp	r3, r4
 80076c6:	d1fb      	bne.n	80076c0 <_malloc_r+0xdc>
 80076c8:	2300      	movs	r3, #0
 80076ca:	6053      	str	r3, [r2, #4]
 80076cc:	e7de      	b.n	800768c <_malloc_r+0xa8>
 80076ce:	230c      	movs	r3, #12
 80076d0:	4630      	mov	r0, r6
 80076d2:	6033      	str	r3, [r6, #0]
 80076d4:	f000 f80c 	bl	80076f0 <__malloc_unlock>
 80076d8:	e794      	b.n	8007604 <_malloc_r+0x20>
 80076da:	6005      	str	r5, [r0, #0]
 80076dc:	e7d6      	b.n	800768c <_malloc_r+0xa8>
 80076de:	bf00      	nop
 80076e0:	200048f8 	.word	0x200048f8

080076e4 <__malloc_lock>:
 80076e4:	4801      	ldr	r0, [pc, #4]	@ (80076ec <__malloc_lock+0x8>)
 80076e6:	f7ff bf03 	b.w	80074f0 <__retarget_lock_acquire_recursive>
 80076ea:	bf00      	nop
 80076ec:	200048f0 	.word	0x200048f0

080076f0 <__malloc_unlock>:
 80076f0:	4801      	ldr	r0, [pc, #4]	@ (80076f8 <__malloc_unlock+0x8>)
 80076f2:	f7ff befe 	b.w	80074f2 <__retarget_lock_release_recursive>
 80076f6:	bf00      	nop
 80076f8:	200048f0 	.word	0x200048f0

080076fc <__ssputs_r>:
 80076fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007700:	461f      	mov	r7, r3
 8007702:	688e      	ldr	r6, [r1, #8]
 8007704:	4682      	mov	sl, r0
 8007706:	42be      	cmp	r6, r7
 8007708:	460c      	mov	r4, r1
 800770a:	4690      	mov	r8, r2
 800770c:	680b      	ldr	r3, [r1, #0]
 800770e:	d82d      	bhi.n	800776c <__ssputs_r+0x70>
 8007710:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007714:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007718:	d026      	beq.n	8007768 <__ssputs_r+0x6c>
 800771a:	6965      	ldr	r5, [r4, #20]
 800771c:	6909      	ldr	r1, [r1, #16]
 800771e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007722:	eba3 0901 	sub.w	r9, r3, r1
 8007726:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800772a:	1c7b      	adds	r3, r7, #1
 800772c:	444b      	add	r3, r9
 800772e:	106d      	asrs	r5, r5, #1
 8007730:	429d      	cmp	r5, r3
 8007732:	bf38      	it	cc
 8007734:	461d      	movcc	r5, r3
 8007736:	0553      	lsls	r3, r2, #21
 8007738:	d527      	bpl.n	800778a <__ssputs_r+0x8e>
 800773a:	4629      	mov	r1, r5
 800773c:	f7ff ff52 	bl	80075e4 <_malloc_r>
 8007740:	4606      	mov	r6, r0
 8007742:	b360      	cbz	r0, 800779e <__ssputs_r+0xa2>
 8007744:	464a      	mov	r2, r9
 8007746:	6921      	ldr	r1, [r4, #16]
 8007748:	f7ff fed4 	bl	80074f4 <memcpy>
 800774c:	89a3      	ldrh	r3, [r4, #12]
 800774e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007752:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007756:	81a3      	strh	r3, [r4, #12]
 8007758:	6126      	str	r6, [r4, #16]
 800775a:	444e      	add	r6, r9
 800775c:	6026      	str	r6, [r4, #0]
 800775e:	463e      	mov	r6, r7
 8007760:	6165      	str	r5, [r4, #20]
 8007762:	eba5 0509 	sub.w	r5, r5, r9
 8007766:	60a5      	str	r5, [r4, #8]
 8007768:	42be      	cmp	r6, r7
 800776a:	d900      	bls.n	800776e <__ssputs_r+0x72>
 800776c:	463e      	mov	r6, r7
 800776e:	4632      	mov	r2, r6
 8007770:	4641      	mov	r1, r8
 8007772:	6820      	ldr	r0, [r4, #0]
 8007774:	f000 faaa 	bl	8007ccc <memmove>
 8007778:	2000      	movs	r0, #0
 800777a:	68a3      	ldr	r3, [r4, #8]
 800777c:	1b9b      	subs	r3, r3, r6
 800777e:	60a3      	str	r3, [r4, #8]
 8007780:	6823      	ldr	r3, [r4, #0]
 8007782:	4433      	add	r3, r6
 8007784:	6023      	str	r3, [r4, #0]
 8007786:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800778a:	462a      	mov	r2, r5
 800778c:	f000 fad6 	bl	8007d3c <_realloc_r>
 8007790:	4606      	mov	r6, r0
 8007792:	2800      	cmp	r0, #0
 8007794:	d1e0      	bne.n	8007758 <__ssputs_r+0x5c>
 8007796:	4650      	mov	r0, sl
 8007798:	6921      	ldr	r1, [r4, #16]
 800779a:	f7ff feb9 	bl	8007510 <_free_r>
 800779e:	230c      	movs	r3, #12
 80077a0:	f8ca 3000 	str.w	r3, [sl]
 80077a4:	89a3      	ldrh	r3, [r4, #12]
 80077a6:	f04f 30ff 	mov.w	r0, #4294967295
 80077aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80077ae:	81a3      	strh	r3, [r4, #12]
 80077b0:	e7e9      	b.n	8007786 <__ssputs_r+0x8a>
	...

080077b4 <_svfiprintf_r>:
 80077b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077b8:	4698      	mov	r8, r3
 80077ba:	898b      	ldrh	r3, [r1, #12]
 80077bc:	4607      	mov	r7, r0
 80077be:	061b      	lsls	r3, r3, #24
 80077c0:	460d      	mov	r5, r1
 80077c2:	4614      	mov	r4, r2
 80077c4:	b09d      	sub	sp, #116	@ 0x74
 80077c6:	d510      	bpl.n	80077ea <_svfiprintf_r+0x36>
 80077c8:	690b      	ldr	r3, [r1, #16]
 80077ca:	b973      	cbnz	r3, 80077ea <_svfiprintf_r+0x36>
 80077cc:	2140      	movs	r1, #64	@ 0x40
 80077ce:	f7ff ff09 	bl	80075e4 <_malloc_r>
 80077d2:	6028      	str	r0, [r5, #0]
 80077d4:	6128      	str	r0, [r5, #16]
 80077d6:	b930      	cbnz	r0, 80077e6 <_svfiprintf_r+0x32>
 80077d8:	230c      	movs	r3, #12
 80077da:	603b      	str	r3, [r7, #0]
 80077dc:	f04f 30ff 	mov.w	r0, #4294967295
 80077e0:	b01d      	add	sp, #116	@ 0x74
 80077e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077e6:	2340      	movs	r3, #64	@ 0x40
 80077e8:	616b      	str	r3, [r5, #20]
 80077ea:	2300      	movs	r3, #0
 80077ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80077ee:	2320      	movs	r3, #32
 80077f0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80077f4:	2330      	movs	r3, #48	@ 0x30
 80077f6:	f04f 0901 	mov.w	r9, #1
 80077fa:	f8cd 800c 	str.w	r8, [sp, #12]
 80077fe:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8007998 <_svfiprintf_r+0x1e4>
 8007802:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007806:	4623      	mov	r3, r4
 8007808:	469a      	mov	sl, r3
 800780a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800780e:	b10a      	cbz	r2, 8007814 <_svfiprintf_r+0x60>
 8007810:	2a25      	cmp	r2, #37	@ 0x25
 8007812:	d1f9      	bne.n	8007808 <_svfiprintf_r+0x54>
 8007814:	ebba 0b04 	subs.w	fp, sl, r4
 8007818:	d00b      	beq.n	8007832 <_svfiprintf_r+0x7e>
 800781a:	465b      	mov	r3, fp
 800781c:	4622      	mov	r2, r4
 800781e:	4629      	mov	r1, r5
 8007820:	4638      	mov	r0, r7
 8007822:	f7ff ff6b 	bl	80076fc <__ssputs_r>
 8007826:	3001      	adds	r0, #1
 8007828:	f000 80a7 	beq.w	800797a <_svfiprintf_r+0x1c6>
 800782c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800782e:	445a      	add	r2, fp
 8007830:	9209      	str	r2, [sp, #36]	@ 0x24
 8007832:	f89a 3000 	ldrb.w	r3, [sl]
 8007836:	2b00      	cmp	r3, #0
 8007838:	f000 809f 	beq.w	800797a <_svfiprintf_r+0x1c6>
 800783c:	2300      	movs	r3, #0
 800783e:	f04f 32ff 	mov.w	r2, #4294967295
 8007842:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007846:	f10a 0a01 	add.w	sl, sl, #1
 800784a:	9304      	str	r3, [sp, #16]
 800784c:	9307      	str	r3, [sp, #28]
 800784e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007852:	931a      	str	r3, [sp, #104]	@ 0x68
 8007854:	4654      	mov	r4, sl
 8007856:	2205      	movs	r2, #5
 8007858:	f814 1b01 	ldrb.w	r1, [r4], #1
 800785c:	484e      	ldr	r0, [pc, #312]	@ (8007998 <_svfiprintf_r+0x1e4>)
 800785e:	f000 fa5f 	bl	8007d20 <memchr>
 8007862:	9a04      	ldr	r2, [sp, #16]
 8007864:	b9d8      	cbnz	r0, 800789e <_svfiprintf_r+0xea>
 8007866:	06d0      	lsls	r0, r2, #27
 8007868:	bf44      	itt	mi
 800786a:	2320      	movmi	r3, #32
 800786c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007870:	0711      	lsls	r1, r2, #28
 8007872:	bf44      	itt	mi
 8007874:	232b      	movmi	r3, #43	@ 0x2b
 8007876:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800787a:	f89a 3000 	ldrb.w	r3, [sl]
 800787e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007880:	d015      	beq.n	80078ae <_svfiprintf_r+0xfa>
 8007882:	4654      	mov	r4, sl
 8007884:	2000      	movs	r0, #0
 8007886:	f04f 0c0a 	mov.w	ip, #10
 800788a:	9a07      	ldr	r2, [sp, #28]
 800788c:	4621      	mov	r1, r4
 800788e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007892:	3b30      	subs	r3, #48	@ 0x30
 8007894:	2b09      	cmp	r3, #9
 8007896:	d94b      	bls.n	8007930 <_svfiprintf_r+0x17c>
 8007898:	b1b0      	cbz	r0, 80078c8 <_svfiprintf_r+0x114>
 800789a:	9207      	str	r2, [sp, #28]
 800789c:	e014      	b.n	80078c8 <_svfiprintf_r+0x114>
 800789e:	eba0 0308 	sub.w	r3, r0, r8
 80078a2:	fa09 f303 	lsl.w	r3, r9, r3
 80078a6:	4313      	orrs	r3, r2
 80078a8:	46a2      	mov	sl, r4
 80078aa:	9304      	str	r3, [sp, #16]
 80078ac:	e7d2      	b.n	8007854 <_svfiprintf_r+0xa0>
 80078ae:	9b03      	ldr	r3, [sp, #12]
 80078b0:	1d19      	adds	r1, r3, #4
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	9103      	str	r1, [sp, #12]
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	bfbb      	ittet	lt
 80078ba:	425b      	neglt	r3, r3
 80078bc:	f042 0202 	orrlt.w	r2, r2, #2
 80078c0:	9307      	strge	r3, [sp, #28]
 80078c2:	9307      	strlt	r3, [sp, #28]
 80078c4:	bfb8      	it	lt
 80078c6:	9204      	strlt	r2, [sp, #16]
 80078c8:	7823      	ldrb	r3, [r4, #0]
 80078ca:	2b2e      	cmp	r3, #46	@ 0x2e
 80078cc:	d10a      	bne.n	80078e4 <_svfiprintf_r+0x130>
 80078ce:	7863      	ldrb	r3, [r4, #1]
 80078d0:	2b2a      	cmp	r3, #42	@ 0x2a
 80078d2:	d132      	bne.n	800793a <_svfiprintf_r+0x186>
 80078d4:	9b03      	ldr	r3, [sp, #12]
 80078d6:	3402      	adds	r4, #2
 80078d8:	1d1a      	adds	r2, r3, #4
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	9203      	str	r2, [sp, #12]
 80078de:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80078e2:	9305      	str	r3, [sp, #20]
 80078e4:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800799c <_svfiprintf_r+0x1e8>
 80078e8:	2203      	movs	r2, #3
 80078ea:	4650      	mov	r0, sl
 80078ec:	7821      	ldrb	r1, [r4, #0]
 80078ee:	f000 fa17 	bl	8007d20 <memchr>
 80078f2:	b138      	cbz	r0, 8007904 <_svfiprintf_r+0x150>
 80078f4:	2240      	movs	r2, #64	@ 0x40
 80078f6:	9b04      	ldr	r3, [sp, #16]
 80078f8:	eba0 000a 	sub.w	r0, r0, sl
 80078fc:	4082      	lsls	r2, r0
 80078fe:	4313      	orrs	r3, r2
 8007900:	3401      	adds	r4, #1
 8007902:	9304      	str	r3, [sp, #16]
 8007904:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007908:	2206      	movs	r2, #6
 800790a:	4825      	ldr	r0, [pc, #148]	@ (80079a0 <_svfiprintf_r+0x1ec>)
 800790c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007910:	f000 fa06 	bl	8007d20 <memchr>
 8007914:	2800      	cmp	r0, #0
 8007916:	d036      	beq.n	8007986 <_svfiprintf_r+0x1d2>
 8007918:	4b22      	ldr	r3, [pc, #136]	@ (80079a4 <_svfiprintf_r+0x1f0>)
 800791a:	bb1b      	cbnz	r3, 8007964 <_svfiprintf_r+0x1b0>
 800791c:	9b03      	ldr	r3, [sp, #12]
 800791e:	3307      	adds	r3, #7
 8007920:	f023 0307 	bic.w	r3, r3, #7
 8007924:	3308      	adds	r3, #8
 8007926:	9303      	str	r3, [sp, #12]
 8007928:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800792a:	4433      	add	r3, r6
 800792c:	9309      	str	r3, [sp, #36]	@ 0x24
 800792e:	e76a      	b.n	8007806 <_svfiprintf_r+0x52>
 8007930:	460c      	mov	r4, r1
 8007932:	2001      	movs	r0, #1
 8007934:	fb0c 3202 	mla	r2, ip, r2, r3
 8007938:	e7a8      	b.n	800788c <_svfiprintf_r+0xd8>
 800793a:	2300      	movs	r3, #0
 800793c:	f04f 0c0a 	mov.w	ip, #10
 8007940:	4619      	mov	r1, r3
 8007942:	3401      	adds	r4, #1
 8007944:	9305      	str	r3, [sp, #20]
 8007946:	4620      	mov	r0, r4
 8007948:	f810 2b01 	ldrb.w	r2, [r0], #1
 800794c:	3a30      	subs	r2, #48	@ 0x30
 800794e:	2a09      	cmp	r2, #9
 8007950:	d903      	bls.n	800795a <_svfiprintf_r+0x1a6>
 8007952:	2b00      	cmp	r3, #0
 8007954:	d0c6      	beq.n	80078e4 <_svfiprintf_r+0x130>
 8007956:	9105      	str	r1, [sp, #20]
 8007958:	e7c4      	b.n	80078e4 <_svfiprintf_r+0x130>
 800795a:	4604      	mov	r4, r0
 800795c:	2301      	movs	r3, #1
 800795e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007962:	e7f0      	b.n	8007946 <_svfiprintf_r+0x192>
 8007964:	ab03      	add	r3, sp, #12
 8007966:	9300      	str	r3, [sp, #0]
 8007968:	462a      	mov	r2, r5
 800796a:	4638      	mov	r0, r7
 800796c:	4b0e      	ldr	r3, [pc, #56]	@ (80079a8 <_svfiprintf_r+0x1f4>)
 800796e:	a904      	add	r1, sp, #16
 8007970:	f3af 8000 	nop.w
 8007974:	1c42      	adds	r2, r0, #1
 8007976:	4606      	mov	r6, r0
 8007978:	d1d6      	bne.n	8007928 <_svfiprintf_r+0x174>
 800797a:	89ab      	ldrh	r3, [r5, #12]
 800797c:	065b      	lsls	r3, r3, #25
 800797e:	f53f af2d 	bmi.w	80077dc <_svfiprintf_r+0x28>
 8007982:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007984:	e72c      	b.n	80077e0 <_svfiprintf_r+0x2c>
 8007986:	ab03      	add	r3, sp, #12
 8007988:	9300      	str	r3, [sp, #0]
 800798a:	462a      	mov	r2, r5
 800798c:	4638      	mov	r0, r7
 800798e:	4b06      	ldr	r3, [pc, #24]	@ (80079a8 <_svfiprintf_r+0x1f4>)
 8007990:	a904      	add	r1, sp, #16
 8007992:	f000 f87d 	bl	8007a90 <_printf_i>
 8007996:	e7ed      	b.n	8007974 <_svfiprintf_r+0x1c0>
 8007998:	08007fc2 	.word	0x08007fc2
 800799c:	08007fc8 	.word	0x08007fc8
 80079a0:	08007fcc 	.word	0x08007fcc
 80079a4:	00000000 	.word	0x00000000
 80079a8:	080076fd 	.word	0x080076fd

080079ac <_printf_common>:
 80079ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80079b0:	4616      	mov	r6, r2
 80079b2:	4698      	mov	r8, r3
 80079b4:	688a      	ldr	r2, [r1, #8]
 80079b6:	690b      	ldr	r3, [r1, #16]
 80079b8:	4607      	mov	r7, r0
 80079ba:	4293      	cmp	r3, r2
 80079bc:	bfb8      	it	lt
 80079be:	4613      	movlt	r3, r2
 80079c0:	6033      	str	r3, [r6, #0]
 80079c2:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80079c6:	460c      	mov	r4, r1
 80079c8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80079cc:	b10a      	cbz	r2, 80079d2 <_printf_common+0x26>
 80079ce:	3301      	adds	r3, #1
 80079d0:	6033      	str	r3, [r6, #0]
 80079d2:	6823      	ldr	r3, [r4, #0]
 80079d4:	0699      	lsls	r1, r3, #26
 80079d6:	bf42      	ittt	mi
 80079d8:	6833      	ldrmi	r3, [r6, #0]
 80079da:	3302      	addmi	r3, #2
 80079dc:	6033      	strmi	r3, [r6, #0]
 80079de:	6825      	ldr	r5, [r4, #0]
 80079e0:	f015 0506 	ands.w	r5, r5, #6
 80079e4:	d106      	bne.n	80079f4 <_printf_common+0x48>
 80079e6:	f104 0a19 	add.w	sl, r4, #25
 80079ea:	68e3      	ldr	r3, [r4, #12]
 80079ec:	6832      	ldr	r2, [r6, #0]
 80079ee:	1a9b      	subs	r3, r3, r2
 80079f0:	42ab      	cmp	r3, r5
 80079f2:	dc2b      	bgt.n	8007a4c <_printf_common+0xa0>
 80079f4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80079f8:	6822      	ldr	r2, [r4, #0]
 80079fa:	3b00      	subs	r3, #0
 80079fc:	bf18      	it	ne
 80079fe:	2301      	movne	r3, #1
 8007a00:	0692      	lsls	r2, r2, #26
 8007a02:	d430      	bmi.n	8007a66 <_printf_common+0xba>
 8007a04:	4641      	mov	r1, r8
 8007a06:	4638      	mov	r0, r7
 8007a08:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007a0c:	47c8      	blx	r9
 8007a0e:	3001      	adds	r0, #1
 8007a10:	d023      	beq.n	8007a5a <_printf_common+0xae>
 8007a12:	6823      	ldr	r3, [r4, #0]
 8007a14:	6922      	ldr	r2, [r4, #16]
 8007a16:	f003 0306 	and.w	r3, r3, #6
 8007a1a:	2b04      	cmp	r3, #4
 8007a1c:	bf14      	ite	ne
 8007a1e:	2500      	movne	r5, #0
 8007a20:	6833      	ldreq	r3, [r6, #0]
 8007a22:	f04f 0600 	mov.w	r6, #0
 8007a26:	bf08      	it	eq
 8007a28:	68e5      	ldreq	r5, [r4, #12]
 8007a2a:	f104 041a 	add.w	r4, r4, #26
 8007a2e:	bf08      	it	eq
 8007a30:	1aed      	subeq	r5, r5, r3
 8007a32:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8007a36:	bf08      	it	eq
 8007a38:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007a3c:	4293      	cmp	r3, r2
 8007a3e:	bfc4      	itt	gt
 8007a40:	1a9b      	subgt	r3, r3, r2
 8007a42:	18ed      	addgt	r5, r5, r3
 8007a44:	42b5      	cmp	r5, r6
 8007a46:	d11a      	bne.n	8007a7e <_printf_common+0xd2>
 8007a48:	2000      	movs	r0, #0
 8007a4a:	e008      	b.n	8007a5e <_printf_common+0xb2>
 8007a4c:	2301      	movs	r3, #1
 8007a4e:	4652      	mov	r2, sl
 8007a50:	4641      	mov	r1, r8
 8007a52:	4638      	mov	r0, r7
 8007a54:	47c8      	blx	r9
 8007a56:	3001      	adds	r0, #1
 8007a58:	d103      	bne.n	8007a62 <_printf_common+0xb6>
 8007a5a:	f04f 30ff 	mov.w	r0, #4294967295
 8007a5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a62:	3501      	adds	r5, #1
 8007a64:	e7c1      	b.n	80079ea <_printf_common+0x3e>
 8007a66:	2030      	movs	r0, #48	@ 0x30
 8007a68:	18e1      	adds	r1, r4, r3
 8007a6a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007a6e:	1c5a      	adds	r2, r3, #1
 8007a70:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007a74:	4422      	add	r2, r4
 8007a76:	3302      	adds	r3, #2
 8007a78:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007a7c:	e7c2      	b.n	8007a04 <_printf_common+0x58>
 8007a7e:	2301      	movs	r3, #1
 8007a80:	4622      	mov	r2, r4
 8007a82:	4641      	mov	r1, r8
 8007a84:	4638      	mov	r0, r7
 8007a86:	47c8      	blx	r9
 8007a88:	3001      	adds	r0, #1
 8007a8a:	d0e6      	beq.n	8007a5a <_printf_common+0xae>
 8007a8c:	3601      	adds	r6, #1
 8007a8e:	e7d9      	b.n	8007a44 <_printf_common+0x98>

08007a90 <_printf_i>:
 8007a90:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007a94:	7e0f      	ldrb	r7, [r1, #24]
 8007a96:	4691      	mov	r9, r2
 8007a98:	2f78      	cmp	r7, #120	@ 0x78
 8007a9a:	4680      	mov	r8, r0
 8007a9c:	460c      	mov	r4, r1
 8007a9e:	469a      	mov	sl, r3
 8007aa0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007aa2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007aa6:	d807      	bhi.n	8007ab8 <_printf_i+0x28>
 8007aa8:	2f62      	cmp	r7, #98	@ 0x62
 8007aaa:	d80a      	bhi.n	8007ac2 <_printf_i+0x32>
 8007aac:	2f00      	cmp	r7, #0
 8007aae:	f000 80d1 	beq.w	8007c54 <_printf_i+0x1c4>
 8007ab2:	2f58      	cmp	r7, #88	@ 0x58
 8007ab4:	f000 80b8 	beq.w	8007c28 <_printf_i+0x198>
 8007ab8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007abc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007ac0:	e03a      	b.n	8007b38 <_printf_i+0xa8>
 8007ac2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007ac6:	2b15      	cmp	r3, #21
 8007ac8:	d8f6      	bhi.n	8007ab8 <_printf_i+0x28>
 8007aca:	a101      	add	r1, pc, #4	@ (adr r1, 8007ad0 <_printf_i+0x40>)
 8007acc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007ad0:	08007b29 	.word	0x08007b29
 8007ad4:	08007b3d 	.word	0x08007b3d
 8007ad8:	08007ab9 	.word	0x08007ab9
 8007adc:	08007ab9 	.word	0x08007ab9
 8007ae0:	08007ab9 	.word	0x08007ab9
 8007ae4:	08007ab9 	.word	0x08007ab9
 8007ae8:	08007b3d 	.word	0x08007b3d
 8007aec:	08007ab9 	.word	0x08007ab9
 8007af0:	08007ab9 	.word	0x08007ab9
 8007af4:	08007ab9 	.word	0x08007ab9
 8007af8:	08007ab9 	.word	0x08007ab9
 8007afc:	08007c3b 	.word	0x08007c3b
 8007b00:	08007b67 	.word	0x08007b67
 8007b04:	08007bf5 	.word	0x08007bf5
 8007b08:	08007ab9 	.word	0x08007ab9
 8007b0c:	08007ab9 	.word	0x08007ab9
 8007b10:	08007c5d 	.word	0x08007c5d
 8007b14:	08007ab9 	.word	0x08007ab9
 8007b18:	08007b67 	.word	0x08007b67
 8007b1c:	08007ab9 	.word	0x08007ab9
 8007b20:	08007ab9 	.word	0x08007ab9
 8007b24:	08007bfd 	.word	0x08007bfd
 8007b28:	6833      	ldr	r3, [r6, #0]
 8007b2a:	1d1a      	adds	r2, r3, #4
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	6032      	str	r2, [r6, #0]
 8007b30:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007b34:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007b38:	2301      	movs	r3, #1
 8007b3a:	e09c      	b.n	8007c76 <_printf_i+0x1e6>
 8007b3c:	6833      	ldr	r3, [r6, #0]
 8007b3e:	6820      	ldr	r0, [r4, #0]
 8007b40:	1d19      	adds	r1, r3, #4
 8007b42:	6031      	str	r1, [r6, #0]
 8007b44:	0606      	lsls	r6, r0, #24
 8007b46:	d501      	bpl.n	8007b4c <_printf_i+0xbc>
 8007b48:	681d      	ldr	r5, [r3, #0]
 8007b4a:	e003      	b.n	8007b54 <_printf_i+0xc4>
 8007b4c:	0645      	lsls	r5, r0, #25
 8007b4e:	d5fb      	bpl.n	8007b48 <_printf_i+0xb8>
 8007b50:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007b54:	2d00      	cmp	r5, #0
 8007b56:	da03      	bge.n	8007b60 <_printf_i+0xd0>
 8007b58:	232d      	movs	r3, #45	@ 0x2d
 8007b5a:	426d      	negs	r5, r5
 8007b5c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007b60:	230a      	movs	r3, #10
 8007b62:	4858      	ldr	r0, [pc, #352]	@ (8007cc4 <_printf_i+0x234>)
 8007b64:	e011      	b.n	8007b8a <_printf_i+0xfa>
 8007b66:	6821      	ldr	r1, [r4, #0]
 8007b68:	6833      	ldr	r3, [r6, #0]
 8007b6a:	0608      	lsls	r0, r1, #24
 8007b6c:	f853 5b04 	ldr.w	r5, [r3], #4
 8007b70:	d402      	bmi.n	8007b78 <_printf_i+0xe8>
 8007b72:	0649      	lsls	r1, r1, #25
 8007b74:	bf48      	it	mi
 8007b76:	b2ad      	uxthmi	r5, r5
 8007b78:	2f6f      	cmp	r7, #111	@ 0x6f
 8007b7a:	6033      	str	r3, [r6, #0]
 8007b7c:	bf14      	ite	ne
 8007b7e:	230a      	movne	r3, #10
 8007b80:	2308      	moveq	r3, #8
 8007b82:	4850      	ldr	r0, [pc, #320]	@ (8007cc4 <_printf_i+0x234>)
 8007b84:	2100      	movs	r1, #0
 8007b86:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007b8a:	6866      	ldr	r6, [r4, #4]
 8007b8c:	2e00      	cmp	r6, #0
 8007b8e:	60a6      	str	r6, [r4, #8]
 8007b90:	db05      	blt.n	8007b9e <_printf_i+0x10e>
 8007b92:	6821      	ldr	r1, [r4, #0]
 8007b94:	432e      	orrs	r6, r5
 8007b96:	f021 0104 	bic.w	r1, r1, #4
 8007b9a:	6021      	str	r1, [r4, #0]
 8007b9c:	d04b      	beq.n	8007c36 <_printf_i+0x1a6>
 8007b9e:	4616      	mov	r6, r2
 8007ba0:	fbb5 f1f3 	udiv	r1, r5, r3
 8007ba4:	fb03 5711 	mls	r7, r3, r1, r5
 8007ba8:	5dc7      	ldrb	r7, [r0, r7]
 8007baa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007bae:	462f      	mov	r7, r5
 8007bb0:	42bb      	cmp	r3, r7
 8007bb2:	460d      	mov	r5, r1
 8007bb4:	d9f4      	bls.n	8007ba0 <_printf_i+0x110>
 8007bb6:	2b08      	cmp	r3, #8
 8007bb8:	d10b      	bne.n	8007bd2 <_printf_i+0x142>
 8007bba:	6823      	ldr	r3, [r4, #0]
 8007bbc:	07df      	lsls	r7, r3, #31
 8007bbe:	d508      	bpl.n	8007bd2 <_printf_i+0x142>
 8007bc0:	6923      	ldr	r3, [r4, #16]
 8007bc2:	6861      	ldr	r1, [r4, #4]
 8007bc4:	4299      	cmp	r1, r3
 8007bc6:	bfde      	ittt	le
 8007bc8:	2330      	movle	r3, #48	@ 0x30
 8007bca:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007bce:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007bd2:	1b92      	subs	r2, r2, r6
 8007bd4:	6122      	str	r2, [r4, #16]
 8007bd6:	464b      	mov	r3, r9
 8007bd8:	4621      	mov	r1, r4
 8007bda:	4640      	mov	r0, r8
 8007bdc:	f8cd a000 	str.w	sl, [sp]
 8007be0:	aa03      	add	r2, sp, #12
 8007be2:	f7ff fee3 	bl	80079ac <_printf_common>
 8007be6:	3001      	adds	r0, #1
 8007be8:	d14a      	bne.n	8007c80 <_printf_i+0x1f0>
 8007bea:	f04f 30ff 	mov.w	r0, #4294967295
 8007bee:	b004      	add	sp, #16
 8007bf0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007bf4:	6823      	ldr	r3, [r4, #0]
 8007bf6:	f043 0320 	orr.w	r3, r3, #32
 8007bfa:	6023      	str	r3, [r4, #0]
 8007bfc:	2778      	movs	r7, #120	@ 0x78
 8007bfe:	4832      	ldr	r0, [pc, #200]	@ (8007cc8 <_printf_i+0x238>)
 8007c00:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007c04:	6823      	ldr	r3, [r4, #0]
 8007c06:	6831      	ldr	r1, [r6, #0]
 8007c08:	061f      	lsls	r7, r3, #24
 8007c0a:	f851 5b04 	ldr.w	r5, [r1], #4
 8007c0e:	d402      	bmi.n	8007c16 <_printf_i+0x186>
 8007c10:	065f      	lsls	r7, r3, #25
 8007c12:	bf48      	it	mi
 8007c14:	b2ad      	uxthmi	r5, r5
 8007c16:	6031      	str	r1, [r6, #0]
 8007c18:	07d9      	lsls	r1, r3, #31
 8007c1a:	bf44      	itt	mi
 8007c1c:	f043 0320 	orrmi.w	r3, r3, #32
 8007c20:	6023      	strmi	r3, [r4, #0]
 8007c22:	b11d      	cbz	r5, 8007c2c <_printf_i+0x19c>
 8007c24:	2310      	movs	r3, #16
 8007c26:	e7ad      	b.n	8007b84 <_printf_i+0xf4>
 8007c28:	4826      	ldr	r0, [pc, #152]	@ (8007cc4 <_printf_i+0x234>)
 8007c2a:	e7e9      	b.n	8007c00 <_printf_i+0x170>
 8007c2c:	6823      	ldr	r3, [r4, #0]
 8007c2e:	f023 0320 	bic.w	r3, r3, #32
 8007c32:	6023      	str	r3, [r4, #0]
 8007c34:	e7f6      	b.n	8007c24 <_printf_i+0x194>
 8007c36:	4616      	mov	r6, r2
 8007c38:	e7bd      	b.n	8007bb6 <_printf_i+0x126>
 8007c3a:	6833      	ldr	r3, [r6, #0]
 8007c3c:	6825      	ldr	r5, [r4, #0]
 8007c3e:	1d18      	adds	r0, r3, #4
 8007c40:	6961      	ldr	r1, [r4, #20]
 8007c42:	6030      	str	r0, [r6, #0]
 8007c44:	062e      	lsls	r6, r5, #24
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	d501      	bpl.n	8007c4e <_printf_i+0x1be>
 8007c4a:	6019      	str	r1, [r3, #0]
 8007c4c:	e002      	b.n	8007c54 <_printf_i+0x1c4>
 8007c4e:	0668      	lsls	r0, r5, #25
 8007c50:	d5fb      	bpl.n	8007c4a <_printf_i+0x1ba>
 8007c52:	8019      	strh	r1, [r3, #0]
 8007c54:	2300      	movs	r3, #0
 8007c56:	4616      	mov	r6, r2
 8007c58:	6123      	str	r3, [r4, #16]
 8007c5a:	e7bc      	b.n	8007bd6 <_printf_i+0x146>
 8007c5c:	6833      	ldr	r3, [r6, #0]
 8007c5e:	2100      	movs	r1, #0
 8007c60:	1d1a      	adds	r2, r3, #4
 8007c62:	6032      	str	r2, [r6, #0]
 8007c64:	681e      	ldr	r6, [r3, #0]
 8007c66:	6862      	ldr	r2, [r4, #4]
 8007c68:	4630      	mov	r0, r6
 8007c6a:	f000 f859 	bl	8007d20 <memchr>
 8007c6e:	b108      	cbz	r0, 8007c74 <_printf_i+0x1e4>
 8007c70:	1b80      	subs	r0, r0, r6
 8007c72:	6060      	str	r0, [r4, #4]
 8007c74:	6863      	ldr	r3, [r4, #4]
 8007c76:	6123      	str	r3, [r4, #16]
 8007c78:	2300      	movs	r3, #0
 8007c7a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007c7e:	e7aa      	b.n	8007bd6 <_printf_i+0x146>
 8007c80:	4632      	mov	r2, r6
 8007c82:	4649      	mov	r1, r9
 8007c84:	4640      	mov	r0, r8
 8007c86:	6923      	ldr	r3, [r4, #16]
 8007c88:	47d0      	blx	sl
 8007c8a:	3001      	adds	r0, #1
 8007c8c:	d0ad      	beq.n	8007bea <_printf_i+0x15a>
 8007c8e:	6823      	ldr	r3, [r4, #0]
 8007c90:	079b      	lsls	r3, r3, #30
 8007c92:	d413      	bmi.n	8007cbc <_printf_i+0x22c>
 8007c94:	68e0      	ldr	r0, [r4, #12]
 8007c96:	9b03      	ldr	r3, [sp, #12]
 8007c98:	4298      	cmp	r0, r3
 8007c9a:	bfb8      	it	lt
 8007c9c:	4618      	movlt	r0, r3
 8007c9e:	e7a6      	b.n	8007bee <_printf_i+0x15e>
 8007ca0:	2301      	movs	r3, #1
 8007ca2:	4632      	mov	r2, r6
 8007ca4:	4649      	mov	r1, r9
 8007ca6:	4640      	mov	r0, r8
 8007ca8:	47d0      	blx	sl
 8007caa:	3001      	adds	r0, #1
 8007cac:	d09d      	beq.n	8007bea <_printf_i+0x15a>
 8007cae:	3501      	adds	r5, #1
 8007cb0:	68e3      	ldr	r3, [r4, #12]
 8007cb2:	9903      	ldr	r1, [sp, #12]
 8007cb4:	1a5b      	subs	r3, r3, r1
 8007cb6:	42ab      	cmp	r3, r5
 8007cb8:	dcf2      	bgt.n	8007ca0 <_printf_i+0x210>
 8007cba:	e7eb      	b.n	8007c94 <_printf_i+0x204>
 8007cbc:	2500      	movs	r5, #0
 8007cbe:	f104 0619 	add.w	r6, r4, #25
 8007cc2:	e7f5      	b.n	8007cb0 <_printf_i+0x220>
 8007cc4:	08007fd3 	.word	0x08007fd3
 8007cc8:	08007fe4 	.word	0x08007fe4

08007ccc <memmove>:
 8007ccc:	4288      	cmp	r0, r1
 8007cce:	b510      	push	{r4, lr}
 8007cd0:	eb01 0402 	add.w	r4, r1, r2
 8007cd4:	d902      	bls.n	8007cdc <memmove+0x10>
 8007cd6:	4284      	cmp	r4, r0
 8007cd8:	4623      	mov	r3, r4
 8007cda:	d807      	bhi.n	8007cec <memmove+0x20>
 8007cdc:	1e43      	subs	r3, r0, #1
 8007cde:	42a1      	cmp	r1, r4
 8007ce0:	d008      	beq.n	8007cf4 <memmove+0x28>
 8007ce2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007ce6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007cea:	e7f8      	b.n	8007cde <memmove+0x12>
 8007cec:	4601      	mov	r1, r0
 8007cee:	4402      	add	r2, r0
 8007cf0:	428a      	cmp	r2, r1
 8007cf2:	d100      	bne.n	8007cf6 <memmove+0x2a>
 8007cf4:	bd10      	pop	{r4, pc}
 8007cf6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007cfa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007cfe:	e7f7      	b.n	8007cf0 <memmove+0x24>

08007d00 <_sbrk_r>:
 8007d00:	b538      	push	{r3, r4, r5, lr}
 8007d02:	2300      	movs	r3, #0
 8007d04:	4d05      	ldr	r5, [pc, #20]	@ (8007d1c <_sbrk_r+0x1c>)
 8007d06:	4604      	mov	r4, r0
 8007d08:	4608      	mov	r0, r1
 8007d0a:	602b      	str	r3, [r5, #0]
 8007d0c:	f7f8 fd50 	bl	80007b0 <_sbrk>
 8007d10:	1c43      	adds	r3, r0, #1
 8007d12:	d102      	bne.n	8007d1a <_sbrk_r+0x1a>
 8007d14:	682b      	ldr	r3, [r5, #0]
 8007d16:	b103      	cbz	r3, 8007d1a <_sbrk_r+0x1a>
 8007d18:	6023      	str	r3, [r4, #0]
 8007d1a:	bd38      	pop	{r3, r4, r5, pc}
 8007d1c:	200048ec 	.word	0x200048ec

08007d20 <memchr>:
 8007d20:	4603      	mov	r3, r0
 8007d22:	b510      	push	{r4, lr}
 8007d24:	b2c9      	uxtb	r1, r1
 8007d26:	4402      	add	r2, r0
 8007d28:	4293      	cmp	r3, r2
 8007d2a:	4618      	mov	r0, r3
 8007d2c:	d101      	bne.n	8007d32 <memchr+0x12>
 8007d2e:	2000      	movs	r0, #0
 8007d30:	e003      	b.n	8007d3a <memchr+0x1a>
 8007d32:	7804      	ldrb	r4, [r0, #0]
 8007d34:	3301      	adds	r3, #1
 8007d36:	428c      	cmp	r4, r1
 8007d38:	d1f6      	bne.n	8007d28 <memchr+0x8>
 8007d3a:	bd10      	pop	{r4, pc}

08007d3c <_realloc_r>:
 8007d3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d40:	4607      	mov	r7, r0
 8007d42:	4614      	mov	r4, r2
 8007d44:	460d      	mov	r5, r1
 8007d46:	b921      	cbnz	r1, 8007d52 <_realloc_r+0x16>
 8007d48:	4611      	mov	r1, r2
 8007d4a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007d4e:	f7ff bc49 	b.w	80075e4 <_malloc_r>
 8007d52:	b92a      	cbnz	r2, 8007d60 <_realloc_r+0x24>
 8007d54:	f7ff fbdc 	bl	8007510 <_free_r>
 8007d58:	4625      	mov	r5, r4
 8007d5a:	4628      	mov	r0, r5
 8007d5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d60:	f000 f81a 	bl	8007d98 <_malloc_usable_size_r>
 8007d64:	4284      	cmp	r4, r0
 8007d66:	4606      	mov	r6, r0
 8007d68:	d802      	bhi.n	8007d70 <_realloc_r+0x34>
 8007d6a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007d6e:	d8f4      	bhi.n	8007d5a <_realloc_r+0x1e>
 8007d70:	4621      	mov	r1, r4
 8007d72:	4638      	mov	r0, r7
 8007d74:	f7ff fc36 	bl	80075e4 <_malloc_r>
 8007d78:	4680      	mov	r8, r0
 8007d7a:	b908      	cbnz	r0, 8007d80 <_realloc_r+0x44>
 8007d7c:	4645      	mov	r5, r8
 8007d7e:	e7ec      	b.n	8007d5a <_realloc_r+0x1e>
 8007d80:	42b4      	cmp	r4, r6
 8007d82:	4622      	mov	r2, r4
 8007d84:	4629      	mov	r1, r5
 8007d86:	bf28      	it	cs
 8007d88:	4632      	movcs	r2, r6
 8007d8a:	f7ff fbb3 	bl	80074f4 <memcpy>
 8007d8e:	4629      	mov	r1, r5
 8007d90:	4638      	mov	r0, r7
 8007d92:	f7ff fbbd 	bl	8007510 <_free_r>
 8007d96:	e7f1      	b.n	8007d7c <_realloc_r+0x40>

08007d98 <_malloc_usable_size_r>:
 8007d98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007d9c:	1f18      	subs	r0, r3, #4
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	bfbc      	itt	lt
 8007da2:	580b      	ldrlt	r3, [r1, r0]
 8007da4:	18c0      	addlt	r0, r0, r3
 8007da6:	4770      	bx	lr

08007da8 <_init>:
 8007da8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007daa:	bf00      	nop
 8007dac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007dae:	bc08      	pop	{r3}
 8007db0:	469e      	mov	lr, r3
 8007db2:	4770      	bx	lr

08007db4 <_fini>:
 8007db4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007db6:	bf00      	nop
 8007db8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007dba:	bc08      	pop	{r3}
 8007dbc:	469e      	mov	lr, r3
 8007dbe:	4770      	bx	lr
