---
name: RAM BIST for RISC-V OTTER MCU
tools: [SystemVerilog, FPGA, Vivado, Digital Design]
image: /images/MEMBISTIMG.png
description: EE 532 project to develop and implement a BIST RISC-V OTTER MCU's RAM.
external_url: /images/RAM-BIST-for-RISC-V-ARCH.pdf
---