<<<<<<< HEAD
#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00b9e978 .scope module, "mainbench" "mainbench" 2 2;
 .timescale 0 0;
v00bdcbb0_0 .var "a0", 0 0;
v00bdc840_0 .var "a1", 0 0;
v00bdc898_0 .net "ao0", 0 0, L_00bddff8;  1 drivers
v00bdc7e8_0 .net "ao1", 0 0, L_00b96f58;  1 drivers
v00bdcaa8_0 .net "aoo0", 0 0, v00bdb8e8_0;  1 drivers
v00bdcb58_0 .net "aoo1", 0 0, v00bdbba8_0;  1 drivers
v00bdcc08_0 .var "clock", 0 0;
v00bdc9a0_0 .var "d0", 0 0;
v00bdc8f0_0 .var "d1", 0 0;
v00bdca50_0 .net "do0", 0 0, L_00bdd9c8;  1 drivers
v00bdc790_0 .net "do1", 0 0, L_00bdd8a8;  1 drivers
v00bdcb00_0 .net "doo0", 0 0, v00bdae98_0;  1 drivers
v00bdbce8_0 .net "doo1", 0 0, v00bdb100_0;  1 drivers
v00bdc160_0 .var "r0", 0 0;
v00bdc420_0 .var "r1", 0 0;
v00bdc478_0 .net "ro0", 0 0, L_00b97348;  1 drivers
v00bdbd98_0 .net "ro1", 0 0, L_00b97030;  1 drivers
v00bdc1b8_0 .net "roo0", 0 0, v00bdb7e0_0;  1 drivers
v00bdc738_0 .net "roo1", 0 0, v00bdba48_0;  1 drivers
v00bdc580_0 .var "rst", 0 0;
v00bdbd40_0 .net "sr", 0 0, L_00b970c0;  1 drivers
S_00cbe8c0 .scope module, "address0" "address" 2 25, 3 19 0, S_00b9e978;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 1 "address_out_1"
    .port_info 3 /OUTPUT 1 "address_out_0"
    .port_info 4 /INPUT 1 "status"
    .port_info 5 /INPUT 1 "data_1"
    .port_info 6 /INPUT 1 "data_0"
    .port_info 7 /INPUT 1 "address_1"
    .port_info 8 /INPUT 1 "address_0"
L_00b96f10 .functor AND 1, L_00b97108, v00bdc9a0_0, L_00b974f8, C4<1>;
L_00b97108 .functor NOT 1, v00bdc8f0_0, C4<0>, C4<0>, C4<0>;
L_00b974f8 .functor NOT 1, L_00b970c0, C4<0>, C4<0>, C4<0>;
L_00b97468 .functor OR 1, L_00bdc4d0, L_00b970c0, C4<0>, C4<0>;
L_00b96f58 .functor AND 1, L_00bddaa0, v00bdcbb0_0, L_00bddae8, v00bdcc08_0;
L_00bddaa0 .functor NOT 1, L_00bdc5d8, C4<0>, C4<0>, C4<0>;
L_00bddae8 .functor NOT 1, v00bdc840_0, C4<0>, C4<0>, C4<0>;
L_00bdded8 .functor AND 1, v00bdcbb0_0, L_00b970c0, C4<1>, C4<1>;
L_00bddfb0 .functor AND 1, L_00bddc50, L_00bddc98, L_00bddb78, L_00bddbc0;
L_00bddc50 .functor NOT 1, v00bdcbb0_0, C4<0>, C4<0>, C4<0>;
L_00bddc98 .functor NOT 1, v00bdc8f0_0, C4<0>, C4<0>, C4<0>;
L_00bddb78 .functor NOT 1, v00bdc9a0_0, C4<0>, C4<0>, C4<0>;
L_00bddbc0 .functor NOT 1, L_00b970c0, C4<0>, C4<0>, C4<0>;
L_00bdd980 .functor OR 1, L_00bdc2c0, L_00bdc3c8, C4<0>, C4<0>;
L_00bddff8 .functor AND 1, L_00bdc0b0, L_00bddf20, v00bdcc08_0, C4<1>;
L_00bddf20 .functor NOT 1, v00bdc840_0, C4<0>, C4<0>, C4<0>;
v00b9bea8_0 .net *"_s0", 0 0, L_00b96f10;  1 drivers
v00b9c480_0 .net *"_s11", 0 0, L_00bdc5d8;  1 drivers
v00b9c588_0 .net *"_s12", 0 0, L_00bddaa0;  1 drivers
v00b9c740_0 .net *"_s14", 0 0, L_00bddae8;  1 drivers
v00b9c270_0 .net *"_s16", 0 0, L_00bdded8;  1 drivers
v00b9c0b8_0 .net *"_s18", 0 0, L_00bddfb0;  1 drivers
v00b9c530_0 .net *"_s2", 0 0, L_00b97108;  1 drivers
v00b9c060_0 .net *"_s20", 0 0, L_00bddc50;  1 drivers
v00b9c110_0 .net *"_s22", 0 0, L_00bddc98;  1 drivers
v00b9c168_0 .net *"_s24", 0 0, L_00bddb78;  1 drivers
v00b9c218_0 .net *"_s26", 0 0, L_00bddbc0;  1 drivers
v00b9bf00_0 .net *"_s28", 0 0, L_00bdd980;  1 drivers
v00b9c2c8_0 .net *"_s32", 0 0, L_00bdc2c0;  1 drivers
v00b9c320_0 .net *"_s34", 0 0, L_00bdc3c8;  1 drivers
v00b9c428_0 .net *"_s36", 0 0, L_00bdc0b0;  1 drivers
v00b9c5e0_0 .net *"_s37", 0 0, L_00bddf20;  1 drivers
v00b9c1c0_0 .net *"_s4", 0 0, L_00b974f8;  1 drivers
v00b9c690_0 .net *"_s6", 0 0, L_00b97468;  1 drivers
v00b9bcf0_0 .net *"_s9", 0 0, L_00bdc4d0;  1 drivers
v00b9c3d0_0 .net "address_0", 0 0, v00bdcbb0_0;  1 drivers
v00b9c6e8_0 .net "address_1", 0 0, v00bdc840_0;  1 drivers
v00b9bf58_0 .net "address_out_0", 0 0, L_00bddff8;  alias, 1 drivers
v00b9c798_0 .net "address_out_1", 0 0, L_00b96f58;  alias, 1 drivers
v00b9bfb0_0 .net "clk", 0 0, v00bdcc08_0;  1 drivers
v00b9bda0_0 .net "data_0", 0 0, v00bdc9a0_0;  1 drivers
v00b9be50_0 .net "data_1", 0 0, v00bdc8f0_0;  1 drivers
v00b9c008_0 .net "reset", 0 0, v00bdc580_0;  1 drivers
v00b9cc68_0 .net "status", 0 0, L_00b970c0;  alias, 1 drivers
v00b9cb60_0 .net "w", 4 0, L_00bdc630;  1 drivers
L_00bdc4d0 .part L_00bdc630, 0, 1;
L_00bdc5d8 .part L_00bdc630, 1, 1;
LS_00bdc630_0_0 .concat8 [ 1 1 1 1], L_00b96f10, L_00b97468, L_00bdded8, L_00bddfb0;
LS_00bdc630_0_4 .concat8 [ 1 0 0 0], L_00bdd980;
L_00bdc630 .concat8 [ 4 1 0 0], LS_00bdc630_0_0, LS_00bdc630_0_4;
L_00bdc2c0 .part L_00bdc630, 3, 1;
L_00bdc3c8 .part L_00bdc630, 2, 1;
L_00bdc0b0 .part L_00bdc630, 4, 1;
S_00cbe990 .scope module, "data0" "data" 2 30, 3 36 0, S_00b9e978;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "data_1"
    .port_info 3 /INPUT 1 "data_0"
    .port_info 4 /INPUT 1 "status"
    .port_info 5 /INPUT 1 "address_1"
    .port_info 6 /INPUT 1 "address_0"
    .port_info 7 /OUTPUT 1 "data_out_1"
    .port_info 8 /OUTPUT 1 "data_out_0"
L_00bdd8a8/0/0 .functor AND 1, L_00bde118, v00bdc9a0_0, L_00b96f58, L_00bddff8;
L_00bdd8a8/0/4 .functor AND 1, L_00b970c0, v00bdcc08_0, C4<1>, C4<1>;
L_00bdd8a8 .functor AND 1, L_00bdd8a8/0/0, L_00bdd8a8/0/4, C4<1>, C4<1>;
L_00bde118 .functor NOT 1, v00bdc8f0_0, C4<0>, C4<0>, C4<0>;
L_00bdd9c8/0/0 .functor AND 1, L_00bddc08, L_00bde160, L_00bdde48, L_00bddff8;
L_00bdd9c8/0/4 .functor AND 1, L_00bde088, v00bdcc08_0, C4<1>, C4<1>;
L_00bdd9c8 .functor AND 1, L_00bdd9c8/0/0, L_00bdd9c8/0/4, C4<1>, C4<1>;
L_00bddc08 .functor NOT 1, v00bdc8f0_0, C4<0>, C4<0>, C4<0>;
L_00bde160 .functor NOT 1, v00bdc9a0_0, C4<0>, C4<0>, C4<0>;
L_00bdde48 .functor NOT 1, L_00b96f58, C4<0>, C4<0>, C4<0>;
L_00bde088 .functor NOT 1, L_00b970c0, C4<0>, C4<0>, C4<0>;
v00b9cbb8_0 .net *"_s0", 0 0, L_00bde118;  1 drivers
v00b9c8a0_0 .net *"_s2", 0 0, L_00bddc08;  1 drivers
v00b9ca58_0 .net *"_s4", 0 0, L_00bde160;  1 drivers
v00b9c7f0_0 .net *"_s6", 0 0, L_00bdde48;  1 drivers
v00b9c848_0 .net *"_s8", 0 0, L_00bde088;  1 drivers
v00b9cc10_0 .net "address_0", 0 0, L_00bddff8;  alias, 1 drivers
v00b9c8f8_0 .net "address_1", 0 0, L_00b96f58;  alias, 1 drivers
v00b9c950_0 .net "clk", 0 0, v00bdcc08_0;  alias, 1 drivers
v00b9c9a8_0 .net "data_0", 0 0, v00bdc9a0_0;  alias, 1 drivers
v00b9ca00_0 .net "data_1", 0 0, v00bdc8f0_0;  alias, 1 drivers
v00b9cab0_0 .net "data_out_0", 0 0, L_00bdd9c8;  alias, 1 drivers
v00b9cb08_0 .net "data_out_1", 0 0, L_00bdd8a8;  alias, 1 drivers
v00b98068_0 .net "reset", 0 0, v00bdc580_0;  alias, 1 drivers
v00b981c8_0 .net "status", 0 0, L_00b970c0;  alias, 1 drivers
S_00cbdeb0 .scope module, "dff0" "dff" 2 22, 3 46 0, S_00b9e978;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "q"
v00b98220_0 .net "clk", 0 0, v00bdcc08_0;  alias, 1 drivers
v00bdb788_0 .net "d", 0 0, L_00b97348;  alias, 1 drivers
v00bdb7e0_0 .var "q", 0 0;
v00bdb9f0_0 .net "reset", 0 0, v00bdc580_0;  alias, 1 drivers
E_00b9f1b8 .event posedge, v00b9bfb0_0;
S_00ba3d78 .scope module, "dff1" "dff" 2 23, 3 46 0, S_00b9e978;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "q"
v00bdb838_0 .net "clk", 0 0, v00bdcc08_0;  alias, 1 drivers
v00bdb940_0 .net "d", 0 0, L_00b97030;  alias, 1 drivers
v00bdba48_0 .var "q", 0 0;
v00bdbaa0_0 .net "reset", 0 0, v00bdc580_0;  alias, 1 drivers
S_00ba3e48 .scope module, "dff2" "dff" 2 27, 3 46 0, S_00b9e978;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "q"
v00bdb890_0 .net "clk", 0 0, v00bdcc08_0;  alias, 1 drivers
v00bdb998_0 .net "d", 0 0, L_00bddff8;  alias, 1 drivers
v00bdb8e8_0 .var "q", 0 0;
v00bdbaf8_0 .net "reset", 0 0, v00bdc580_0;  alias, 1 drivers
S_00cbdbc0 .scope module, "dff3" "dff" 2 28, 3 46 0, S_00b9e978;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "q"
v00bdbb50_0 .net "clk", 0 0, v00bdcc08_0;  alias, 1 drivers
v00bdbc00_0 .net "d", 0 0, L_00b96f58;  alias, 1 drivers
v00bdbba8_0 .var "q", 0 0;
v00bdb2b8_0 .net "reset", 0 0, v00bdc580_0;  alias, 1 drivers
S_00cbdc90 .scope module, "dff4" "dff" 2 32, 3 46 0, S_00b9e978;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "q"
v00bdb418_0 .net "clk", 0 0, v00bdcc08_0;  alias, 1 drivers
v00bdb5d0_0 .net "d", 0 0, L_00bdd9c8;  alias, 1 drivers
v00bdae98_0 .var "q", 0 0;
v00bdac88_0 .net "reset", 0 0, v00bdc580_0;  alias, 1 drivers
S_00b9f690 .scope module, "dff5" "dff" 2 33, 3 46 0, S_00b9e978;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "q"
v00bdb050_0 .net "clk", 0 0, v00bdcc08_0;  alias, 1 drivers
v00bdb470_0 .net "d", 0 0, L_00bdd8a8;  alias, 1 drivers
v00bdb100_0 .var "q", 0 0;
v00bdb0a8_0 .net "reset", 0 0, v00bdc580_0;  alias, 1 drivers
S_00b9f760 .scope module, "register0" "register" 2 20, 3 1 0, S_00b9e978;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 1 "register_out_1"
    .port_info 3 /OUTPUT 1 "register_out_0"
    .port_info 4 /OUTPUT 1 "status"
    .port_info 5 /INPUT 1 "data_1"
    .port_info 6 /INPUT 1 "data_0"
    .port_info 7 /INPUT 1 "register_1"
    .port_info 8 /INPUT 1 "register_0"
L_00b974b0 .functor AND 1, v00bdc420_0, L_00b97228, C4<1>, C4<1>;
L_00b97228 .functor NOT 1, v00bdc160_0, C4<0>, C4<0>, C4<0>;
L_00b97270 .functor AND 1, v00bdc160_0, L_00b97588, C4<1>, C4<1>;
L_00b97588 .functor NOT 1, v00bdc420_0, C4<0>, C4<0>, C4<0>;
L_00b97390 .functor OR 1, L_00bdbc90, L_00bdc370, C4<0>, C4<0>;
L_00b97030 .functor AND 1, L_00bdc528, L_00b972b8, L_00b97078, v00bdcc08_0;
L_00b972b8 .functor NOT 1, L_00bdd8a8, C4<0>, C4<0>, C4<0>;
L_00b97078 .functor NOT 1, L_00bdd9c8, C4<0>, C4<0>, C4<0>;
L_00b97348 .functor AND 1, L_00b96e38, L_00b96fa0, L_00b96ec8, v00bdcc08_0;
L_00b96e38 .functor NOT 1, v00bdc160_0, C4<0>, C4<0>, C4<0>;
L_00b96fa0 .functor NOT 1, L_00bdd8a8, C4<0>, C4<0>, C4<0>;
L_00b96ec8 .functor NOT 1, L_00bdd9c8, C4<0>, C4<0>, C4<0>;
L_00b970c0/0/0 .functor AND 1, v00bdc420_0, v00bdc160_0, L_00b973d8, L_00b96fe8;
L_00b970c0/0/4 .functor AND 1, v00bdcc08_0, C4<1>, C4<1>, C4<1>;
L_00b970c0 .functor AND 1, L_00b970c0/0/0, L_00b970c0/0/4, C4<1>, C4<1>;
L_00b973d8 .functor NOT 1, L_00bdd8a8, C4<0>, C4<0>, C4<0>;
L_00b96fe8 .functor NOT 1, L_00bdd9c8, C4<0>, C4<0>, C4<0>;
v00bdaef0_0 .net *"_s0", 0 0, L_00b974b0;  1 drivers
v00bdb158_0 .net *"_s12", 0 0, L_00bdbc90;  1 drivers
v00bdb208_0 .net *"_s14", 0 0, L_00bdc370;  1 drivers
v00bdb260_0 .net *"_s16", 0 0, L_00bdc528;  1 drivers
v00bdb4c8_0 .net *"_s17", 0 0, L_00b972b8;  1 drivers
v00bdb520_0 .net *"_s19", 0 0, L_00b97078;  1 drivers
v00bdaff8_0 .net *"_s2", 0 0, L_00b97228;  1 drivers
v00bdb1b0_0 .net *"_s21", 0 0, L_00b96e38;  1 drivers
v00bdb578_0 .net *"_s23", 0 0, L_00b96fa0;  1 drivers
v00bdb310_0 .net *"_s25", 0 0, L_00b96ec8;  1 drivers
v00bdaf48_0 .net *"_s27", 0 0, L_00b973d8;  1 drivers
v00bdb368_0 .net *"_s29", 0 0, L_00b96fe8;  1 drivers
v00bdb3c0_0 .net *"_s4", 0 0, L_00b97270;  1 drivers
v00bdb628_0 .net *"_s6", 0 0, L_00b97588;  1 drivers
v00bdb680_0 .net *"_s8", 0 0, L_00b97390;  1 drivers
v00bdb6d8_0 .net "clk", 0 0, v00bdcc08_0;  alias, 1 drivers
v00bdb730_0 .net "data_0", 0 0, L_00bdd9c8;  alias, 1 drivers
v00bdace0_0 .net "data_1", 0 0, L_00bdd8a8;  alias, 1 drivers
v00bdad38_0 .net "register_0", 0 0, v00bdc160_0;  1 drivers
v00bdad90_0 .net "register_1", 0 0, v00bdc420_0;  1 drivers
v00bdade8_0 .net "register_out_0", 0 0, L_00b97348;  alias, 1 drivers
v00bdae40_0 .net "register_out_1", 0 0, L_00b97030;  alias, 1 drivers
v00bdafa0_0 .net "reset", 0 0, v00bdc580_0;  alias, 1 drivers
v00bdc9f8_0 .net "status", 0 0, L_00b970c0;  alias, 1 drivers
v00bdc948_0 .net "w", 2 0, L_00bdbf50;  1 drivers
L_00bdbf50 .concat8 [ 1 1 1 0], L_00b974b0, L_00b97270, L_00b97390;
L_00bdbc90 .part L_00bdbf50, 0, 1;
L_00bdc370 .part L_00bdbf50, 1, 1;
L_00bdc528 .part L_00bdbf50, 2, 1;
    .scope S_00cbdeb0;
T_0 ;
    %wait E_00b9f1b8;
    %load/vec4 v00bdb9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00bdb7e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00bdb788_0;
    %assign/vec4 v00bdb7e0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00ba3d78;
T_1 ;
    %wait E_00b9f1b8;
    %load/vec4 v00bdbaa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00bdba48_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00bdb940_0;
    %assign/vec4 v00bdba48_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00ba3e48;
T_2 ;
    %wait E_00b9f1b8;
    %load/vec4 v00bdbaf8_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00bdb8e8_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00bdb998_0;
    %assign/vec4 v00bdb8e8_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00cbdbc0;
T_3 ;
    %wait E_00b9f1b8;
    %load/vec4 v00bdb2b8_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00bdbba8_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00bdbc00_0;
    %assign/vec4 v00bdbba8_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00cbdc90;
T_4 ;
    %wait E_00b9f1b8;
    %load/vec4 v00bdac88_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00bdae98_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00bdb5d0_0;
    %assign/vec4 v00bdae98_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00b9f690;
T_5 ;
    %wait E_00b9f1b8;
    %load/vec4 v00bdb0a8_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00bdb100_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00bdb470_0;
    %assign/vec4 v00bdb100_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00b9e978;
T_6 ;
    %delay 1, 0;
    %load/vec4 v00bdcc08_0;
    %inv;
    %store/vec4 v00bdcc08_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00bdc580_0, 0, 1;
    %vpi_call 2 12 "$monitor", "clk =%g status = %b address = %b%b register = %b%b data = %b%b", v00bdcc08_0, v00bdbd40_0, v00bdc840_0, v00bdcbb0_0, v00bdc420_0, v00bdc160_0, v00bdc8f0_0, v00bdc9a0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00bdc420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00bdc160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00bdc840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00bdcbb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00bdc8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00bdc9a0_0, 0, 1;
    %vpi_call 2 16 "$dumpfile", "main.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "mainbench.v";
    "./modules.v";
=======
#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00b9e978 .scope module, "mainbench" "mainbench" 2 2;
 .timescale 0 0;
v00bdcbb0_0 .var "a0", 0 0;
v00bdc840_0 .var "a1", 0 0;
v00bdc898_0 .net "ao0", 0 0, L_00bddff8;  1 drivers
v00bdc7e8_0 .net "ao1", 0 0, L_00b96f58;  1 drivers
v00bdcaa8_0 .net "aoo0", 0 0, v00bdb8e8_0;  1 drivers
v00bdcb58_0 .net "aoo1", 0 0, v00bdbba8_0;  1 drivers
v00bdcc08_0 .var "clock", 0 0;
v00bdc9a0_0 .var "d0", 0 0;
v00bdc8f0_0 .var "d1", 0 0;
v00bdca50_0 .net "do0", 0 0, L_00bdd9c8;  1 drivers
v00bdc790_0 .net "do1", 0 0, L_00bdd8a8;  1 drivers
v00bdcb00_0 .net "doo0", 0 0, v00bdae98_0;  1 drivers
v00bdbce8_0 .net "doo1", 0 0, v00bdb100_0;  1 drivers
v00bdc160_0 .var "r0", 0 0;
v00bdc420_0 .var "r1", 0 0;
v00bdc478_0 .net "ro0", 0 0, L_00b97348;  1 drivers
v00bdbd98_0 .net "ro1", 0 0, L_00b97030;  1 drivers
v00bdc1b8_0 .net "roo0", 0 0, v00bdb7e0_0;  1 drivers
v00bdc738_0 .net "roo1", 0 0, v00bdba48_0;  1 drivers
v00bdc580_0 .var "rst", 0 0;
v00bdbd40_0 .net "sr", 0 0, L_00b970c0;  1 drivers
S_00cbe8c0 .scope module, "address0" "address" 2 25, 3 19 0, S_00b9e978;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 1 "address_out_1"
    .port_info 3 /OUTPUT 1 "address_out_0"
    .port_info 4 /INPUT 1 "status"
    .port_info 5 /INPUT 1 "data_1"
    .port_info 6 /INPUT 1 "data_0"
    .port_info 7 /INPUT 1 "address_1"
    .port_info 8 /INPUT 1 "address_0"
L_00b96f10 .functor AND 1, L_00b97108, v00bdc9a0_0, L_00b974f8, C4<1>;
L_00b97108 .functor NOT 1, v00bdc8f0_0, C4<0>, C4<0>, C4<0>;
L_00b974f8 .functor NOT 1, L_00b970c0, C4<0>, C4<0>, C4<0>;
L_00b97468 .functor OR 1, L_00bdc4d0, L_00b970c0, C4<0>, C4<0>;
L_00b96f58 .functor AND 1, L_00bddaa0, v00bdcbb0_0, L_00bddae8, v00bdcc08_0;
L_00bddaa0 .functor NOT 1, L_00bdc5d8, C4<0>, C4<0>, C4<0>;
L_00bddae8 .functor NOT 1, v00bdc840_0, C4<0>, C4<0>, C4<0>;
L_00bdded8 .functor AND 1, v00bdcbb0_0, L_00b970c0, C4<1>, C4<1>;
L_00bddfb0 .functor AND 1, L_00bddc50, L_00bddc98, L_00bddb78, L_00bddbc0;
L_00bddc50 .functor NOT 1, v00bdcbb0_0, C4<0>, C4<0>, C4<0>;
L_00bddc98 .functor NOT 1, v00bdc8f0_0, C4<0>, C4<0>, C4<0>;
L_00bddb78 .functor NOT 1, v00bdc9a0_0, C4<0>, C4<0>, C4<0>;
L_00bddbc0 .functor NOT 1, L_00b970c0, C4<0>, C4<0>, C4<0>;
L_00bdd980 .functor OR 1, L_00bdc2c0, L_00bdc3c8, C4<0>, C4<0>;
L_00bddff8 .functor AND 1, L_00bdc0b0, L_00bddf20, v00bdcc08_0, C4<1>;
L_00bddf20 .functor NOT 1, v00bdc840_0, C4<0>, C4<0>, C4<0>;
v00b9bea8_0 .net *"_s0", 0 0, L_00b96f10;  1 drivers
v00b9c480_0 .net *"_s11", 0 0, L_00bdc5d8;  1 drivers
v00b9c588_0 .net *"_s12", 0 0, L_00bddaa0;  1 drivers
v00b9c740_0 .net *"_s14", 0 0, L_00bddae8;  1 drivers
v00b9c270_0 .net *"_s16", 0 0, L_00bdded8;  1 drivers
v00b9c0b8_0 .net *"_s18", 0 0, L_00bddfb0;  1 drivers
v00b9c530_0 .net *"_s2", 0 0, L_00b97108;  1 drivers
v00b9c060_0 .net *"_s20", 0 0, L_00bddc50;  1 drivers
v00b9c110_0 .net *"_s22", 0 0, L_00bddc98;  1 drivers
v00b9c168_0 .net *"_s24", 0 0, L_00bddb78;  1 drivers
v00b9c218_0 .net *"_s26", 0 0, L_00bddbc0;  1 drivers
v00b9bf00_0 .net *"_s28", 0 0, L_00bdd980;  1 drivers
v00b9c2c8_0 .net *"_s32", 0 0, L_00bdc2c0;  1 drivers
v00b9c320_0 .net *"_s34", 0 0, L_00bdc3c8;  1 drivers
v00b9c428_0 .net *"_s36", 0 0, L_00bdc0b0;  1 drivers
v00b9c5e0_0 .net *"_s37", 0 0, L_00bddf20;  1 drivers
v00b9c1c0_0 .net *"_s4", 0 0, L_00b974f8;  1 drivers
v00b9c690_0 .net *"_s6", 0 0, L_00b97468;  1 drivers
v00b9bcf0_0 .net *"_s9", 0 0, L_00bdc4d0;  1 drivers
v00b9c3d0_0 .net "address_0", 0 0, v00bdcbb0_0;  1 drivers
v00b9c6e8_0 .net "address_1", 0 0, v00bdc840_0;  1 drivers
v00b9bf58_0 .net "address_out_0", 0 0, L_00bddff8;  alias, 1 drivers
v00b9c798_0 .net "address_out_1", 0 0, L_00b96f58;  alias, 1 drivers
v00b9bfb0_0 .net "clk", 0 0, v00bdcc08_0;  1 drivers
v00b9bda0_0 .net "data_0", 0 0, v00bdc9a0_0;  1 drivers
v00b9be50_0 .net "data_1", 0 0, v00bdc8f0_0;  1 drivers
v00b9c008_0 .net "reset", 0 0, v00bdc580_0;  1 drivers
v00b9cc68_0 .net "status", 0 0, L_00b970c0;  alias, 1 drivers
v00b9cb60_0 .net "w", 4 0, L_00bdc630;  1 drivers
L_00bdc4d0 .part L_00bdc630, 0, 1;
L_00bdc5d8 .part L_00bdc630, 1, 1;
LS_00bdc630_0_0 .concat8 [ 1 1 1 1], L_00b96f10, L_00b97468, L_00bdded8, L_00bddfb0;
LS_00bdc630_0_4 .concat8 [ 1 0 0 0], L_00bdd980;
L_00bdc630 .concat8 [ 4 1 0 0], LS_00bdc630_0_0, LS_00bdc630_0_4;
L_00bdc2c0 .part L_00bdc630, 3, 1;
L_00bdc3c8 .part L_00bdc630, 2, 1;
L_00bdc0b0 .part L_00bdc630, 4, 1;
S_00cbe990 .scope module, "data0" "data" 2 30, 3 36 0, S_00b9e978;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "data_1"
    .port_info 3 /INPUT 1 "data_0"
    .port_info 4 /INPUT 1 "status"
    .port_info 5 /INPUT 1 "address_1"
    .port_info 6 /INPUT 1 "address_0"
    .port_info 7 /OUTPUT 1 "data_out_1"
    .port_info 8 /OUTPUT 1 "data_out_0"
L_00bdd8a8/0/0 .functor AND 1, L_00bde118, v00bdc9a0_0, L_00b96f58, L_00bddff8;
L_00bdd8a8/0/4 .functor AND 1, L_00b970c0, v00bdcc08_0, C4<1>, C4<1>;
L_00bdd8a8 .functor AND 1, L_00bdd8a8/0/0, L_00bdd8a8/0/4, C4<1>, C4<1>;
L_00bde118 .functor NOT 1, v00bdc8f0_0, C4<0>, C4<0>, C4<0>;
L_00bdd9c8/0/0 .functor AND 1, L_00bddc08, L_00bde160, L_00bdde48, L_00bddff8;
L_00bdd9c8/0/4 .functor AND 1, L_00bde088, v00bdcc08_0, C4<1>, C4<1>;
L_00bdd9c8 .functor AND 1, L_00bdd9c8/0/0, L_00bdd9c8/0/4, C4<1>, C4<1>;
L_00bddc08 .functor NOT 1, v00bdc8f0_0, C4<0>, C4<0>, C4<0>;
L_00bde160 .functor NOT 1, v00bdc9a0_0, C4<0>, C4<0>, C4<0>;
L_00bdde48 .functor NOT 1, L_00b96f58, C4<0>, C4<0>, C4<0>;
L_00bde088 .functor NOT 1, L_00b970c0, C4<0>, C4<0>, C4<0>;
v00b9cbb8_0 .net *"_s0", 0 0, L_00bde118;  1 drivers
v00b9c8a0_0 .net *"_s2", 0 0, L_00bddc08;  1 drivers
v00b9ca58_0 .net *"_s4", 0 0, L_00bde160;  1 drivers
v00b9c7f0_0 .net *"_s6", 0 0, L_00bdde48;  1 drivers
v00b9c848_0 .net *"_s8", 0 0, L_00bde088;  1 drivers
v00b9cc10_0 .net "address_0", 0 0, L_00bddff8;  alias, 1 drivers
v00b9c8f8_0 .net "address_1", 0 0, L_00b96f58;  alias, 1 drivers
v00b9c950_0 .net "clk", 0 0, v00bdcc08_0;  alias, 1 drivers
v00b9c9a8_0 .net "data_0", 0 0, v00bdc9a0_0;  alias, 1 drivers
v00b9ca00_0 .net "data_1", 0 0, v00bdc8f0_0;  alias, 1 drivers
v00b9cab0_0 .net "data_out_0", 0 0, L_00bdd9c8;  alias, 1 drivers
v00b9cb08_0 .net "data_out_1", 0 0, L_00bdd8a8;  alias, 1 drivers
v00b98068_0 .net "reset", 0 0, v00bdc580_0;  alias, 1 drivers
v00b981c8_0 .net "status", 0 0, L_00b970c0;  alias, 1 drivers
S_00cbdeb0 .scope module, "dff0" "dff" 2 22, 3 46 0, S_00b9e978;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "q"
v00b98220_0 .net "clk", 0 0, v00bdcc08_0;  alias, 1 drivers
v00bdb788_0 .net "d", 0 0, L_00b97348;  alias, 1 drivers
v00bdb7e0_0 .var "q", 0 0;
v00bdb9f0_0 .net "reset", 0 0, v00bdc580_0;  alias, 1 drivers
E_00b9f1b8 .event posedge, v00b9bfb0_0;
S_00ba3d78 .scope module, "dff1" "dff" 2 23, 3 46 0, S_00b9e978;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "q"
v00bdb838_0 .net "clk", 0 0, v00bdcc08_0;  alias, 1 drivers
v00bdb940_0 .net "d", 0 0, L_00b97030;  alias, 1 drivers
v00bdba48_0 .var "q", 0 0;
v00bdbaa0_0 .net "reset", 0 0, v00bdc580_0;  alias, 1 drivers
S_00ba3e48 .scope module, "dff2" "dff" 2 27, 3 46 0, S_00b9e978;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "q"
v00bdb890_0 .net "clk", 0 0, v00bdcc08_0;  alias, 1 drivers
v00bdb998_0 .net "d", 0 0, L_00bddff8;  alias, 1 drivers
v00bdb8e8_0 .var "q", 0 0;
v00bdbaf8_0 .net "reset", 0 0, v00bdc580_0;  alias, 1 drivers
S_00cbdbc0 .scope module, "dff3" "dff" 2 28, 3 46 0, S_00b9e978;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "q"
v00bdbb50_0 .net "clk", 0 0, v00bdcc08_0;  alias, 1 drivers
v00bdbc00_0 .net "d", 0 0, L_00b96f58;  alias, 1 drivers
v00bdbba8_0 .var "q", 0 0;
v00bdb2b8_0 .net "reset", 0 0, v00bdc580_0;  alias, 1 drivers
S_00cbdc90 .scope module, "dff4" "dff" 2 32, 3 46 0, S_00b9e978;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "q"
v00bdb418_0 .net "clk", 0 0, v00bdcc08_0;  alias, 1 drivers
v00bdb5d0_0 .net "d", 0 0, L_00bdd9c8;  alias, 1 drivers
v00bdae98_0 .var "q", 0 0;
v00bdac88_0 .net "reset", 0 0, v00bdc580_0;  alias, 1 drivers
S_00b9f690 .scope module, "dff5" "dff" 2 33, 3 46 0, S_00b9e978;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "q"
v00bdb050_0 .net "clk", 0 0, v00bdcc08_0;  alias, 1 drivers
v00bdb470_0 .net "d", 0 0, L_00bdd8a8;  alias, 1 drivers
v00bdb100_0 .var "q", 0 0;
v00bdb0a8_0 .net "reset", 0 0, v00bdc580_0;  alias, 1 drivers
S_00b9f760 .scope module, "register0" "register" 2 20, 3 1 0, S_00b9e978;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 1 "register_out_1"
    .port_info 3 /OUTPUT 1 "register_out_0"
    .port_info 4 /OUTPUT 1 "status"
    .port_info 5 /INPUT 1 "data_1"
    .port_info 6 /INPUT 1 "data_0"
    .port_info 7 /INPUT 1 "register_1"
    .port_info 8 /INPUT 1 "register_0"
L_00b974b0 .functor AND 1, v00bdc420_0, L_00b97228, C4<1>, C4<1>;
L_00b97228 .functor NOT 1, v00bdc160_0, C4<0>, C4<0>, C4<0>;
L_00b97270 .functor AND 1, v00bdc160_0, L_00b97588, C4<1>, C4<1>;
L_00b97588 .functor NOT 1, v00bdc420_0, C4<0>, C4<0>, C4<0>;
L_00b97390 .functor OR 1, L_00bdbc90, L_00bdc370, C4<0>, C4<0>;
L_00b97030 .functor AND 1, L_00bdc528, L_00b972b8, L_00b97078, v00bdcc08_0;
L_00b972b8 .functor NOT 1, L_00bdd8a8, C4<0>, C4<0>, C4<0>;
L_00b97078 .functor NOT 1, L_00bdd9c8, C4<0>, C4<0>, C4<0>;
L_00b97348 .functor AND 1, L_00b96e38, L_00b96fa0, L_00b96ec8, v00bdcc08_0;
L_00b96e38 .functor NOT 1, v00bdc160_0, C4<0>, C4<0>, C4<0>;
L_00b96fa0 .functor NOT 1, L_00bdd8a8, C4<0>, C4<0>, C4<0>;
L_00b96ec8 .functor NOT 1, L_00bdd9c8, C4<0>, C4<0>, C4<0>;
L_00b970c0/0/0 .functor AND 1, v00bdc420_0, v00bdc160_0, L_00b973d8, L_00b96fe8;
L_00b970c0/0/4 .functor AND 1, v00bdcc08_0, C4<1>, C4<1>, C4<1>;
L_00b970c0 .functor AND 1, L_00b970c0/0/0, L_00b970c0/0/4, C4<1>, C4<1>;
L_00b973d8 .functor NOT 1, L_00bdd8a8, C4<0>, C4<0>, C4<0>;
L_00b96fe8 .functor NOT 1, L_00bdd9c8, C4<0>, C4<0>, C4<0>;
v00bdaef0_0 .net *"_s0", 0 0, L_00b974b0;  1 drivers
v00bdb158_0 .net *"_s12", 0 0, L_00bdbc90;  1 drivers
v00bdb208_0 .net *"_s14", 0 0, L_00bdc370;  1 drivers
v00bdb260_0 .net *"_s16", 0 0, L_00bdc528;  1 drivers
v00bdb4c8_0 .net *"_s17", 0 0, L_00b972b8;  1 drivers
v00bdb520_0 .net *"_s19", 0 0, L_00b97078;  1 drivers
v00bdaff8_0 .net *"_s2", 0 0, L_00b97228;  1 drivers
v00bdb1b0_0 .net *"_s21", 0 0, L_00b96e38;  1 drivers
v00bdb578_0 .net *"_s23", 0 0, L_00b96fa0;  1 drivers
v00bdb310_0 .net *"_s25", 0 0, L_00b96ec8;  1 drivers
v00bdaf48_0 .net *"_s27", 0 0, L_00b973d8;  1 drivers
v00bdb368_0 .net *"_s29", 0 0, L_00b96fe8;  1 drivers
v00bdb3c0_0 .net *"_s4", 0 0, L_00b97270;  1 drivers
v00bdb628_0 .net *"_s6", 0 0, L_00b97588;  1 drivers
v00bdb680_0 .net *"_s8", 0 0, L_00b97390;  1 drivers
v00bdb6d8_0 .net "clk", 0 0, v00bdcc08_0;  alias, 1 drivers
v00bdb730_0 .net "data_0", 0 0, L_00bdd9c8;  alias, 1 drivers
v00bdace0_0 .net "data_1", 0 0, L_00bdd8a8;  alias, 1 drivers
v00bdad38_0 .net "register_0", 0 0, v00bdc160_0;  1 drivers
v00bdad90_0 .net "register_1", 0 0, v00bdc420_0;  1 drivers
v00bdade8_0 .net "register_out_0", 0 0, L_00b97348;  alias, 1 drivers
v00bdae40_0 .net "register_out_1", 0 0, L_00b97030;  alias, 1 drivers
v00bdafa0_0 .net "reset", 0 0, v00bdc580_0;  alias, 1 drivers
v00bdc9f8_0 .net "status", 0 0, L_00b970c0;  alias, 1 drivers
v00bdc948_0 .net "w", 2 0, L_00bdbf50;  1 drivers
L_00bdbf50 .concat8 [ 1 1 1 0], L_00b974b0, L_00b97270, L_00b97390;
L_00bdbc90 .part L_00bdbf50, 0, 1;
L_00bdc370 .part L_00bdbf50, 1, 1;
L_00bdc528 .part L_00bdbf50, 2, 1;
    .scope S_00cbdeb0;
T_0 ;
    %wait E_00b9f1b8;
    %load/vec4 v00bdb9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00bdb7e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00bdb788_0;
    %assign/vec4 v00bdb7e0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00ba3d78;
T_1 ;
    %wait E_00b9f1b8;
    %load/vec4 v00bdbaa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00bdba48_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00bdb940_0;
    %assign/vec4 v00bdba48_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00ba3e48;
T_2 ;
    %wait E_00b9f1b8;
    %load/vec4 v00bdbaf8_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00bdb8e8_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00bdb998_0;
    %assign/vec4 v00bdb8e8_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00cbdbc0;
T_3 ;
    %wait E_00b9f1b8;
    %load/vec4 v00bdb2b8_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00bdbba8_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00bdbc00_0;
    %assign/vec4 v00bdbba8_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00cbdc90;
T_4 ;
    %wait E_00b9f1b8;
    %load/vec4 v00bdac88_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00bdae98_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00bdb5d0_0;
    %assign/vec4 v00bdae98_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00b9f690;
T_5 ;
    %wait E_00b9f1b8;
    %load/vec4 v00bdb0a8_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00bdb100_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00bdb470_0;
    %assign/vec4 v00bdb100_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00b9e978;
T_6 ;
    %delay 1, 0;
    %load/vec4 v00bdcc08_0;
    %inv;
    %store/vec4 v00bdcc08_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00bdc580_0, 0, 1;
    %vpi_call 2 12 "$monitor", "clk =%g status = %b address = %b%b register = %b%b data = %b%b", v00bdcc08_0, v00bdbd40_0, v00bdc840_0, v00bdcbb0_0, v00bdc420_0, v00bdc160_0, v00bdc8f0_0, v00bdc9a0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00bdc420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00bdc160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00bdc840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00bdcbb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00bdc8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00bdc9a0_0, 0, 1;
    %vpi_call 2 16 "$dumpfile", "main.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "mainbench.v";
    "./modules.v";
>>>>>>> 4c719c418537323adcdba306372967a5ab19167a
