// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
// Date        : Wed Sep  9 18:47:22 2026
// Host        : LevisPC running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim {c:/Users/Levi
//               Farinas/Documents/GitHub/Radar/Processing/Firmware/AD936X_PL/Radar/Radar.gen/sources_1/bd/system/ip/system_bram_read_0_2/system_bram_read_0_2_sim_netlist.v}
// Design      : system_bram_read_0_2
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "system_bram_read_0_2,bram_read,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "module_ref" *) 
(* X_CORE_INFO = "bram_read,Vivado 2021.1" *) 
(* NotValidForBitStream *)
module system_bram_read_0_2
   (clk,
    enable,
    profile_index,
    word_index,
    bram_data,
    profile_word,
    addr,
    busy,
    valid,
    bram_rst);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN system_sys_ps7_0_FCLK_CLK0, INSERT_VIP 0" *) input clk;
  input enable;
  input [8:0]profile_index;
  input [3:0]word_index;
  (* X_INTERFACE_IGNORE = "true" *) input [31:0]bram_data;
  output [15:0]profile_word;
  output [31:0]addr;
  output busy;
  (* X_INTERFACE_INFO = "analog.com:interface:fifo_rd:1.0 interface_fifo_rd VALID" *) output valid;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 bram_rst RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME bram_rst, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) output bram_rst;

  wire \<const0> ;
  wire \<const1> ;
  wire [12:0]\^addr ;
  wire [31:0]bram_data;
  wire busy;
  wire clk;
  wire enable;
  wire [8:0]profile_index;
  wire [15:0]profile_word;
  wire valid;
  wire [3:0]word_index;

  assign addr[31] = \<const0> ;
  assign addr[30] = \<const0> ;
  assign addr[29] = \<const0> ;
  assign addr[28] = \<const0> ;
  assign addr[27] = \<const0> ;
  assign addr[26] = \<const0> ;
  assign addr[25] = \<const0> ;
  assign addr[24] = \<const0> ;
  assign addr[23] = \<const0> ;
  assign addr[22] = \<const0> ;
  assign addr[21] = \<const0> ;
  assign addr[20] = \<const0> ;
  assign addr[19] = \<const0> ;
  assign addr[18] = \<const0> ;
  assign addr[17] = \<const0> ;
  assign addr[16] = \<const0> ;
  assign addr[15] = \<const0> ;
  assign addr[14] = \<const0> ;
  assign addr[13] = \<const0> ;
  assign addr[12:0] = \^addr [12:0];
  assign bram_rst = \<const1> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  system_bram_read_0_2_bram_read inst
       (.D({profile_index,word_index}),
        .addr(\^addr ),
        .bram_data(bram_data[15:0]),
        .busy_reg_0(busy),
        .clk(clk),
        .enable(enable),
        .profile_word(profile_word),
        .valid(valid));
endmodule

(* ORIG_REF_NAME = "bram_read" *) 
module system_bram_read_0_2_bram_read
   (busy_reg_0,
    profile_word,
    addr,
    valid,
    enable,
    clk,
    bram_data,
    D);
  output busy_reg_0;
  output [15:0]profile_word;
  output [12:0]addr;
  output valid;
  input enable;
  input clk;
  input [15:0]bram_data;
  input [12:0]D;

  wire [12:0]D;
  wire [12:0]addr;
  wire [15:0]bram_data;
  wire busy_i_1_n_0;
  wire busy_reg_0;
  wire clk;
  wire [2:0]delay_count;
  wire \delay_count[0]_i_1_n_0 ;
  wire \delay_count[1]_i_1_n_0 ;
  wire \delay_count[2]_i_1_n_0 ;
  wire enable;
  wire [15:0]profile_word;
  wire \profile_word[15]_i_1_n_0 ;
  wire valid;
  wire valid0;

  LUT2 #(
    .INIT(4'h2)) 
    \addr[12]_i_1 
       (.I0(enable),
        .I1(busy_reg_0),
        .O(valid0));
  (* X_INTERFACE_IGNORE = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg[0] 
       (.C(clk),
        .CE(valid0),
        .D(D[0]),
        .Q(addr[0]),
        .R(1'b0));
  (* X_INTERFACE_IGNORE = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg[10] 
       (.C(clk),
        .CE(valid0),
        .D(D[10]),
        .Q(addr[10]),
        .R(1'b0));
  (* X_INTERFACE_IGNORE = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg[11] 
       (.C(clk),
        .CE(valid0),
        .D(D[11]),
        .Q(addr[11]),
        .R(1'b0));
  (* X_INTERFACE_IGNORE = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg[12] 
       (.C(clk),
        .CE(valid0),
        .D(D[12]),
        .Q(addr[12]),
        .R(1'b0));
  (* X_INTERFACE_IGNORE = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg[1] 
       (.C(clk),
        .CE(valid0),
        .D(D[1]),
        .Q(addr[1]),
        .R(1'b0));
  (* X_INTERFACE_IGNORE = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg[2] 
       (.C(clk),
        .CE(valid0),
        .D(D[2]),
        .Q(addr[2]),
        .R(1'b0));
  (* X_INTERFACE_IGNORE = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg[3] 
       (.C(clk),
        .CE(valid0),
        .D(D[3]),
        .Q(addr[3]),
        .R(1'b0));
  (* X_INTERFACE_IGNORE = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg[4] 
       (.C(clk),
        .CE(valid0),
        .D(D[4]),
        .Q(addr[4]),
        .R(1'b0));
  (* X_INTERFACE_IGNORE = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg[5] 
       (.C(clk),
        .CE(valid0),
        .D(D[5]),
        .Q(addr[5]),
        .R(1'b0));
  (* X_INTERFACE_IGNORE = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg[6] 
       (.C(clk),
        .CE(valid0),
        .D(D[6]),
        .Q(addr[6]),
        .R(1'b0));
  (* X_INTERFACE_IGNORE = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg[7] 
       (.C(clk),
        .CE(valid0),
        .D(D[7]),
        .Q(addr[7]),
        .R(1'b0));
  (* X_INTERFACE_IGNORE = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg[8] 
       (.C(clk),
        .CE(valid0),
        .D(D[8]),
        .Q(addr[8]),
        .R(1'b0));
  (* X_INTERFACE_IGNORE = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg[9] 
       (.C(clk),
        .CE(valid0),
        .D(D[9]),
        .Q(addr[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hBFFFBF00)) 
    busy_i_1
       (.I0(delay_count[2]),
        .I1(delay_count[0]),
        .I2(delay_count[1]),
        .I3(busy_reg_0),
        .I4(enable),
        .O(busy_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    busy_reg
       (.C(clk),
        .CE(1'b1),
        .D(busy_i_1_n_0),
        .Q(busy_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h750075AA)) 
    \delay_count[0]_i_1 
       (.I0(delay_count[0]),
        .I1(delay_count[2]),
        .I2(delay_count[1]),
        .I3(busy_reg_0),
        .I4(enable),
        .O(\delay_count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h6E006EAA)) 
    \delay_count[1]_i_1 
       (.I0(delay_count[1]),
        .I1(delay_count[0]),
        .I2(delay_count[2]),
        .I3(busy_reg_0),
        .I4(enable),
        .O(\delay_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h700070F0)) 
    \delay_count[2]_i_1 
       (.I0(delay_count[1]),
        .I1(delay_count[0]),
        .I2(delay_count[2]),
        .I3(busy_reg_0),
        .I4(enable),
        .O(\delay_count[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \delay_count_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_count[0]_i_1_n_0 ),
        .Q(delay_count[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delay_count_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_count[1]_i_1_n_0 ),
        .Q(delay_count[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \delay_count_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_count[2]_i_1_n_0 ),
        .Q(delay_count[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0800)) 
    \profile_word[15]_i_1 
       (.I0(delay_count[1]),
        .I1(delay_count[0]),
        .I2(delay_count[2]),
        .I3(busy_reg_0),
        .O(\profile_word[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \profile_word_reg[0] 
       (.C(clk),
        .CE(\profile_word[15]_i_1_n_0 ),
        .D(bram_data[0]),
        .Q(profile_word[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \profile_word_reg[10] 
       (.C(clk),
        .CE(\profile_word[15]_i_1_n_0 ),
        .D(bram_data[10]),
        .Q(profile_word[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \profile_word_reg[11] 
       (.C(clk),
        .CE(\profile_word[15]_i_1_n_0 ),
        .D(bram_data[11]),
        .Q(profile_word[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \profile_word_reg[12] 
       (.C(clk),
        .CE(\profile_word[15]_i_1_n_0 ),
        .D(bram_data[12]),
        .Q(profile_word[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \profile_word_reg[13] 
       (.C(clk),
        .CE(\profile_word[15]_i_1_n_0 ),
        .D(bram_data[13]),
        .Q(profile_word[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \profile_word_reg[14] 
       (.C(clk),
        .CE(\profile_word[15]_i_1_n_0 ),
        .D(bram_data[14]),
        .Q(profile_word[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \profile_word_reg[15] 
       (.C(clk),
        .CE(\profile_word[15]_i_1_n_0 ),
        .D(bram_data[15]),
        .Q(profile_word[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \profile_word_reg[1] 
       (.C(clk),
        .CE(\profile_word[15]_i_1_n_0 ),
        .D(bram_data[1]),
        .Q(profile_word[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \profile_word_reg[2] 
       (.C(clk),
        .CE(\profile_word[15]_i_1_n_0 ),
        .D(bram_data[2]),
        .Q(profile_word[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \profile_word_reg[3] 
       (.C(clk),
        .CE(\profile_word[15]_i_1_n_0 ),
        .D(bram_data[3]),
        .Q(profile_word[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \profile_word_reg[4] 
       (.C(clk),
        .CE(\profile_word[15]_i_1_n_0 ),
        .D(bram_data[4]),
        .Q(profile_word[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \profile_word_reg[5] 
       (.C(clk),
        .CE(\profile_word[15]_i_1_n_0 ),
        .D(bram_data[5]),
        .Q(profile_word[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \profile_word_reg[6] 
       (.C(clk),
        .CE(\profile_word[15]_i_1_n_0 ),
        .D(bram_data[6]),
        .Q(profile_word[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \profile_word_reg[7] 
       (.C(clk),
        .CE(\profile_word[15]_i_1_n_0 ),
        .D(bram_data[7]),
        .Q(profile_word[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \profile_word_reg[8] 
       (.C(clk),
        .CE(\profile_word[15]_i_1_n_0 ),
        .D(bram_data[8]),
        .Q(profile_word[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \profile_word_reg[9] 
       (.C(clk),
        .CE(\profile_word[15]_i_1_n_0 ),
        .D(bram_data[9]),
        .Q(profile_word[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    valid_reg
       (.C(clk),
        .CE(1'b1),
        .D(\profile_word[15]_i_1_n_0 ),
        .Q(valid),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
