// Seed: 1126680558
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = 1;
  assign id_4#(.id_1(id_3)) = 1;
  wire id_5, id_6;
  assign id_3#(
      .id_2(-1),
      .id_2(1)
  ) = id_3;
  wire id_7, id_8;
endmodule
module module_1 #(
    parameter id_10 = 32'd2
) (
    output supply0 id_0,
    input tri1 id_1,
    input wor id_2,
    id_8,
    input tri0 id_3,
    input wire id_4,
    input wire id_5,
    output wand id_6
);
  assign id_6 = -1 != id_1;
  wire id_9;
  defparam id_10 = -1;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_10,
      id_9
  );
  integer id_11;
  wire id_12, id_13 = id_12;
endmodule
