Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Aug 13 16:23:33 2018
| Host         : XIREASHANW30 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   211 |
| Unused register locations in slices containing registers |   464 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           21 |
|      4 |            5 |
|      6 |            2 |
|      8 |           41 |
|     10 |            5 |
|     12 |            8 |
|     14 |            1 |
|    16+ |          128 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1198 |          231 |
| No           | No                    | Yes                    |              58 |            8 |
| No           | Yes                   | No                     |            1438 |          289 |
| Yes          | No                    | No                     |            2054 |          318 |
| Yes          | No                    | Yes                    |              30 |            8 |
| Yes          | Yes                   | No                     |            1902 |          301 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                        Clock Signal                       |                                                                                                     Enable Signal                                                                                                    |                                                                              Set/Reset Signal                                                                             | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__149_n_0  |                1 |              2 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg_n_0                               |                1 |              2 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                              |                                                                                                                                                                           |                1 |              2 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                              |                                                                                                                                                                           |                1 |              2 |
| ~system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                      | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                          |                1 |              2 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_rst20_out                                               |                1 |              2 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[1]                                                                                                                | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                    |                1 |              2 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                              |                                                                                                                                                                           |                1 |              2 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_rst21_out                                                |                1 |              2 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/capture_1                                                               |                1 |              2 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                              |                                                                                                                                                                           |                1 |              2 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__148_n_0        |                1 |              2 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__81_n_0 |                1 |              2 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.New_Carry_MUXCY/Using_FPGA.Native_0                                                              |                1 |              2 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MSR_Rst                                                                                                     |                1 |              2 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Native_2                                                                                         |                1 |              2 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Native_4                                                                                         |                1 |              2 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Native_3                                                                                         |                1 |              2 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | system_i/mdm_1/U0/Use_E2.BSCAN_I/sel_n_reg                                                                                                                                                                           | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset19_out                                                                                                    |                1 |              2 |
| ~system_i/mdm_1/U0/Ext_JTAG_UPDATE                        |                                                                                                                                                                                                                      | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                        |                1 |              2 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg_n_0                                               |                1 |              2 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                  |                                                                                                                                                                           |                1 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                  |                                                                                                                                                                           |                1 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                  |                                                                                                                                                                           |                1 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                  |                                                                                                                                                                           |                1 |              4 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En                                                                                                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear                                                       |                1 |              4 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE                        |                                                                                                                                                                                                                      |                                                                                                                                                                           |                2 |              6 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/OF_PipeRun                                                                                                               | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |                2 |              6 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE                        | system_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                | system_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                    |                1 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0]                                                           |                                                                                                                                                                           |                2 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                      | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                             |                1 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/E[0]                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |                2 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.Use_Read_Data_Active.read_data_counter[0]_i_1_n_0                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |                2 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                      | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                              |                1 |              8 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | system_i/mdm_1/U0/MDM_Core_I1/p_3_out                                                                                                                                                                                | system_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                    |                1 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/DIBDI[0]                                                                                                              | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                |                2 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1_n_0                                                                                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |                2 |              8 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                     |                                                                                                                                                                           |                3 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                   | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                 |                2 |              8 |
| ~system_i/mdm_1/U0/Ext_JTAG_UPDATE                        |                                                                                                                                                                                                                      | system_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                    |                1 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/R                                                                              |                3 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                      | system_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                         |                4 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                      | system_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                         |                3 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                      | system_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                         |                2 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                      | system_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                         |                2 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                      | system_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                         |                3 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                      | system_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                         |                3 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                      | system_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                         |                3 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                      | system_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                         |                2 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                      | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                       |                1 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                  |                                                                                                                                                                           |                1 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                      | system_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                        |                2 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                   |                                                                                                                                                                           |                1 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_rd_data_sm_cs[3]_i_1_n_0                                                                                         | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                    |                2 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0]                                                           |                                                                                                                                                                           |                2 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                          |                                                                                                                                                                           |                2 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                     | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                             |                1 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                       | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                               |                1 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                 | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                         |                2 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                        | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                |                1 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                      | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                              |                2 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                   |                                                                                                                                                                           |                2 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                   |                                                                                                                                                                           |                1 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                  |                                                                                                                                                                           |                1 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                          |                                                                                                                                                                           |                1 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0              | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |                3 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Read_Req_Granted                                                  |                                                                                                                                                                           |                1 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |                1 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/DIBDI[0]                                                          | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                  |                3 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                      | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[27]                                                          |                2 |             10 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                          | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                              |                1 |             10 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/read_req_granted                                                                                                      |                                                                                                                                                                           |                2 |             10 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                      | system_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                            |                2 |             10 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                                                                      | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                               |                1 |             10 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                      | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                        |                2 |             12 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | system_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                                |                                                                                                                                                                           |                2 |             12 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                      | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                        |                3 |             12 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                 | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                              |                1 |             12 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/last_outstanding_write                                            | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |                2 |             12 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                        | system_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                      |                1 |             12 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.sample_1_reg[10][0]                                                                                                       |                                                                                                                                                                           |                1 |             12 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[5][0]                                                                                                                                       |                                                                                                                                                                           |                3 |             12 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                   | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                        |                2 |             14 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/p_1_in[23]                                                                                                                                                               | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                      |                1 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                     | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                      |                1 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                     | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                      |                3 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                      | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                      |                1 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                          | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                         |                3 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                 |                                                                                                                                                                           |                3 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                          | system_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                           |                2 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.Cache_hit_MUXCY/lopt_4                                                                               | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/Using_FPGA.Native_0                                                            |                3 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                          | system_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                           |                3 |             16 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0              |                                                                                                                                                                           |                7 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                      |                                                                                                                                                                           |                1 |             16 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                            |                                                                                                                                                                           |                2 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                          | system_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                           |                3 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                     | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                      |                1 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                     | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                      |                1 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/p_1_in[31]                                                                                                                                                               | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                      |                1 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                            |                                                                                                                                                                           |                1 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/p_1_in[15]                                                                                                                                                               | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                      |                1 |             16 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE                        | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1_reg[7]_0[0]                                                                                                                                   |                                                                                                                                                                           |                1 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                     | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                      |                1 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                      | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                      |                2 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                                                             | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                    |                3 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                     | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                      |                1 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                          | system_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                           |                2 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/p_1_in[7]                                                                                                                                                                | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                      |                1 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                      | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                      |                1 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                     | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                      |                1 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                         | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                               |                4 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                     | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                      |                2 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                     | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                      |                1 |             16 |
| ~system_i/mdm_1/U0/Ext_JTAG_UPDATE                        | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                            |                                                                                                                                                                           |                2 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                               |                                                                                                                                                                           |                2 |             18 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                               |                                                                                                                                                                           |                3 |             18 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                 |                                                                                                                                                                           |                2 |             18 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                   |                                                                                                                                                                           |                2 |             18 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                               |                                                                                                                                                                           |                3 |             18 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                               |                                                                                                                                                                           |                3 |             18 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                 |                                                                                                                                                                           |                3 |             18 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                   |                                                                                                                                                                           |                3 |             18 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                 |                                                                                                                                                                           |                4 |             18 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                               |                                                                                                                                                                           |                3 |             18 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                      | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                      |                4 |             20 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                                    |                                                                                                                                                                           |                4 |             20 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                      | system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                         |                3 |             20 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                                                                | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                    |                4 |             20 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0]                                                           |                                                                                                                                                                           |                5 |             24 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[1].MUXCY_I/req_Addr_reg[27][0]                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |                4 |             24 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                                   | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                    |                4 |             24 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0]                                                           |                                                                                                                                                                           |                5 |             24 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                   |                                                                                                                                                                           |                3 |             24 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                  |                                                                                                                                                                           |                3 |             24 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                   |                                                                                                                                                                           |                4 |             24 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                  |                                                                                                                                                                           |                2 |             24 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                          |                                                                                                                                                                           |                5 |             24 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                          |                                                                                                                                                                           |                5 |             24 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                           |                                                                                                                                                                           |                6 |             24 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                           | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                    |                6 |             28 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                         | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                             |                5 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/U1/LED[15]_i_2_n_0                                                                                                                                                       | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                      |                6 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                      | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[16]                                                         |                7 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/E[0]                                                                                                                  | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |                5 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                               |                                                                                                                                                                           |                4 |             34 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_not_mul_op                                                                                               |                7 |             34 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                    |                                                                                                                                                                           |                7 |             34 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                 |                                                                                                                                                                           |                3 |             34 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                    |                                                                                                                                                                           |                9 |             34 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                   |                                                                                                                                                                           |                3 |             34 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                               |                                                                                                                                                                           |                5 |             34 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                               |                                                                                                                                                                           |                4 |             34 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                               |                                                                                                                                                                           |                4 |             34 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                 |                                                                                                                                                                           |                4 |             34 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                    |                                                                                                                                                                           |                7 |             34 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                   |                                                                                                                                                                           |                7 |             34 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                    |                                                                                                                                                                           |                6 |             34 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                             |                4 |             34 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                      | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                               |                8 |             34 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                      | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                              |                6 |             42 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                                      | system_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset1_out                                                                                                                       |                5 |             46 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                    |                                                                                                                                                                           |                9 |             50 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                    |                                                                                                                                                                           |               11 |             50 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                    |                                                                                                                                                                           |                8 |             50 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                    |                                                                                                                                                                           |               10 |             50 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                   | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]_0                                                                                             |                7 |             56 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                             | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |                6 |             56 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_2/Not_Using_TLBS.last_Valid_Instr_Addr_reg[0]                                                                                  |                                                                                                                                                                           |               12 |             60 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                      | system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]_0                                                                                             |               11 |             60 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Comp_Carry_Chain[1].MUXCY_I/Read_Req                                                               | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               12 |             62 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[1].MUXCY_I/Read_Req                                                                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               11 |             62 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                      | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                    |               15 |             62 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/slv_reg_rden__0                                                                                                                                                          | system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/U1/SR[0]                                                                                                                      |                9 |             64 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/PC_Write                                                                                                                  | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |                9 |             64 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/OF_PipeRun                                                                                                               |                                                                                                                                                                           |               10 |             64 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/E[0]                                                                                                                  | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               10 |             64 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                 |                                                                                                                                                                           |                9 |             64 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                  | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                    |                9 |             64 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                 |                                                                                                                                                                           |                9 |             64 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT/Write_Data_Valid |                                                                                                                                                                           |                4 |             64 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                   |                                                                                                                                                                           |                5 |             64 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               10 |             64 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK                                                                                                  |                                                                                                                                                                           |               10 |             64 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                      | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                             |               10 |             64 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                 |                                                                                                                                                                           |                9 |             64 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                    | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                             |                9 |             64 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.Cache_hit_MUXCY/lopt_4                                                                               |                                                                                                                                                                           |               16 |             64 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/data_rd_reg_reg[31]                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               11 |             64 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                               |                                                                                                                                                                           |                7 |             66 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                 |                                                                                                                                                                           |                6 |             66 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                               |                                                                                                                                                                           |               13 |             66 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                 |                                                                                                                                                                           |                7 |             66 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/SR[0]                           |               17 |             66 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                 |                                                                                                                                                                           |                7 |             66 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                           |                                                                                                                                                                           |                8 |             66 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                               |                                                                                                                                                                           |                7 |             66 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/write_req_granted                                                 |                                                                                                                                                                           |                5 |             72 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                         | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                               |               22 |             74 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                      | system_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                 |               10 |             76 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | system_i/mdm_1/U0/Use_E2.BSCAN_I/sel_n_reg                                                                                                                                                                           |                                                                                                                                                                           |               13 |             92 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                      | system_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                 |               13 |             96 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                      | system_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                 |               16 |             96 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                      | system_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                 |               13 |             96 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/in0                                                                                                         |               32 |            126 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/lopt_4                                                                                         |                                                                                                                                                                           |               19 |            128 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/new_request                                                                                                                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               21 |            136 |
|  system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                                      |                                                                                                                                                                           |               31 |            166 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.Cache_hit_MUXCY/lopt_4                                                                               | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               36 |            206 |
|  system_i/clk_wiz_1/inst/clk_out1                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Reg_Write                                                                  |                                                                                                                                                                           |               32 |            256 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               70 |            350 |
|  system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                      |                                                                                                                                                                           |              207 |           1068 |
+-----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


