# Tiny Tapeout project information
project:
  title:        "Multimode Modem"      # Project title
  author:       "Joerdson Silva"      # Your name
  discord:      "joerdson"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "Performs digital modulation and demodulation in amplitude, frequency and phase schemes."      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     10000000       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x2"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_joerdsonsilva_modem"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "tt_um_joerdsonsilva_modem.v"
    - "modem.v"
    - "bask.v"
    - "mult1.v"
    - "clk_rdg1.v"
    - "rdg1.v"
    - "ffd1.v"
    - "wave11.v"
    - "bfsk.v"
    - "clk_rdg2.v"
    - "clk_25MHz.v"
    - "wave12.v"
    - "wave22.v"
    - "rdg2.v"
    - "ffd2.v"
    - "freq_select.v"
    - "bpsk.v"
    - "clk_rdg3.v"
    - "rdg3.v"
    - "ffd3.v"
    - "wave13.v"
    - "wave23.v"
    - "control_0.v"
    - "demod_bask.v"
    - "demod_bfsk.v"
    - "wave122.v"
    - "mult2.v"
    - "integrator2.v"
    - "demod_bpsk.v"
    - "wave133.v"
    - "mult3.v"
    - "integrator3.v"
    - "control_1.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "selection_0"
  ui[1]: "selection_1"
  ui[2]: ""
  ui[3]: ""
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: "modulation_out_0"
  uo[1]: "modulation_out_1"
  uo[2]: "modulation_out_2"
  uo[3]: "modulation_out_3"
  uo[4]: "modulation_out_4"
  uo[5]: "modulation_out_5"
  uo[6]: "modulation_out_6"
  uo[7]: "demodulation_out"

  # Bidirectional pins
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
