INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_workspace/mycpu1/mycpu1.gen/sources_1/ip/my_ram/sim/my_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_workspace/mycpu1/mycpu1.gen/sources_1/ip/my_rom/sim/my_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_workspace/mycpu1/mycpu1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_workspace/mycpu1/mycpu1.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-3676] redeclaration of ansi port 'result' is not allowed [F:/vivado_workspace/mycpu1/mycpu1.srcs/sources_1/new/alu.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_workspace/mycpu1/mycpu1.srcs/sources_1/new/central.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module central
WARNING: [VRFC 10-3380] identifier 'instruction' is used before its declaration [F:/vivado_workspace/mycpu1/mycpu1.srcs/sources_1/new/central.v:31]
WARNING: [VRFC 10-3380] identifier 'PC' is used before its declaration [F:/vivado_workspace/mycpu1/mycpu1.srcs/sources_1/new/central.v:34]
WARNING: [VRFC 10-3380] identifier 'Branch' is used before its declaration [F:/vivado_workspace/mycpu1/mycpu1.srcs/sources_1/new/central.v:41]
WARNING: [VRFC 10-3380] identifier 'instruction' is used before its declaration [F:/vivado_workspace/mycpu1/mycpu1.srcs/sources_1/new/central.v:48]
WARNING: [VRFC 10-3380] identifier 'immediate' is used before its declaration [F:/vivado_workspace/mycpu1/mycpu1.srcs/sources_1/new/central.v:55]
WARNING: [VRFC 10-3380] identifier 'instruction' is used before its declaration [F:/vivado_workspace/mycpu1/mycpu1.srcs/sources_1/new/central.v:57]
WARNING: [VRFC 10-3380] identifier 'instruction' is used before its declaration [F:/vivado_workspace/mycpu1/mycpu1.srcs/sources_1/new/central.v:59]
WARNING: [VRFC 10-3380] identifier 'RAM_ReadData' is used before its declaration [F:/vivado_workspace/mycpu1/mycpu1.srcs/sources_1/new/central.v:98]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_workspace/mycpu1/mycpu1.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-3676] redeclaration of ansi port 'AluOp' is not allowed [F:/vivado_workspace/mycpu1/mycpu1.srcs/sources_1/new/control.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_workspace/mycpu1/mycpu1.srcs/sources_1/new/my_data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_workspace/mycpu1/mycpu1.srcs/sources_1/new/my_inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_workspace/mycpu1/mycpu1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado_workspace/mycpu1/mycpu1.srcs/sim_1/new/tb_central.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_central
