# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do demux6to1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/intelFPGA_lite/17.0/lab12_task3 {C:/intelFPGA_lite/17.0/lab12_task3/demux6to1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:01 on Jan 04,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/17.0/lab12_task3" C:/intelFPGA_lite/17.0/lab12_task3/demux6to1.sv 
# -- Compiling module demux6to1
# 
# Top level modules:
# 	demux6to1
# End time: 16:23:01 on Jan 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.demux6to1
# vsim work.demux6to1 
# Start time: 16:23:25 on Jan 04,2023
# Loading sv_std.std
# Loading work.demux6to1
wave create -driver freeze -pattern clock -initialvalue 0 -period 200ps -dutycycle 50 -starttime 0ns -endtime 1000ns sim:/demux6to1/in
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
wave create -driver freeze -pattern clock -initialvalue 0 -period 200ns -dutycycle 50 -starttime 0ns -endtime 1000ns sim:/demux6to1/in
wave create -driver freeze -pattern constant -value 101 -range 2 0 -starttime 0ns -endtime 1000ns sim:/demux6to1/sel
add wave -position insertpoint  \
sim:/demux6to1/a
run -all
# End time: 16:40:14 on Jan 04,2023, Elapsed time: 0:16:49
# Errors: 0, Warnings: 0
wave editwrite -file C:/intelFPGA_lite/17.0/lab12_task3/simulation/modelsim/wave.do
