<!DOCTYPE html>
<html>
<head>
<meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1">
<link rel="stylesheet" type="text/css" href="style.css">
<script src="script.js"></script>
<title>VPDPBUSDS - Multiply and Add Unsigned and Signed Bytes With Saturation </title></head>
<body>
<div id="head">
<a href="index.html">x86doc</a> › VPDPBUSDS - Multiply and Add Unsigned and Signed Bytes With Saturation </div>
<div id="body">
<h1>VPDPBUSDS—Multiply and Add Unsigned and Signed Bytes With Saturation</h1>
<table>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th></tr>
<tr>
<td>VEX.128.66.0F38.W0 51 /r VPDPBUSDS xmm1, xmm2, xmm3/m128</td>
<td>A</td>
<td>V/V</td>
<td>AVX-VNNI</td>
<td>Multiply groups of 4 pairs signed bytes in xmm3/m128 with corresponding unsigned bytes of xmm2, summing those products and adding them to doubleword result, with signed saturation in xmm1.</td></tr>
<tr>
<td>VEX.256.66.0F38.W0 51 /r VPDPBUSDS ymm1, ymm2, ymm3/m256</td>
<td>A</td>
<td>V/V</td>
<td>AVX-VNNI</td>
<td>Multiply groups of 4 pairs signed bytes in ymm3/m256 with corresponding unsigned bytes of ymm2, summing those products and adding them to doubleword result, with signed saturation in ymm1.</td></tr>
<tr>
<td>EVEX.128.66.0F38.W0 51 /r VPDPBUSDS xmm1{k1}{z}, xmm2, xmm3/m128/m32bcst</td>
<td>B</td>
<td>V/V</td>
<td>AVX512_VNNI AVX512VL</td>
<td>Multiply groups of 4 pairs signed bytes in xmm3/m128/m32bcst with corresponding unsigned bytes of xmm2, summing those products and adding them to doubleword result, with signed saturation in xmm1, under writemask k1.</td></tr>
<tr>
<td>EVEX.256.66.0F38.W0 51 /r VPDPBUSDS ymm1{k1}{z}, ymm2, ymm3/m256/m32bcst</td>
<td>B</td>
<td>V/V</td>
<td>AVX512_VNNI AVX512VL</td>
<td>Multiply groups of 4 pairs signed bytes in ymm3/m256/m32bcst with corresponding unsigned bytes of ymm2, summing those products and adding them to doubleword result, with signed saturation in ymm1, under writemask k1.</td></tr>
<tr>
<td>EVEX.512.66.0F38.W0 51 /r VPDPBUSDS zmm1{k1}{z}, zmm2, zmm3/m512/m32bcst</td>
<td>B</td>
<td>V/V</td>
<td>AVX512_VNNI</td>
<td>Multiply groups of 4 pairs signed bytes in zmm3/m512/m32bcst with corresponding unsigned bytes of zmm2, summing those products and adding them to doubleword result, with signed saturation in zmm1, under writemask k1.</td></tr></table>
<h3>Instruction Operand Encoding</h3>
<table>
<tr>
<th>Op/En</th>
<th>Tuple</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th></tr>
<tr>
<td>A</td>
<td>N/A</td>
<td>ModRM:reg (r, w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>N/A</td></tr>
<tr>
<td>B</td>
<td>Full</td>
<td>ModRM:reg (r, w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>N/A</td></tr></table>
<p><strong>Description</strong></p>
<p>Multiplies the individual unsigned bytes of the first source operand by the corresponding signed bytes of the second source operand, producing intermediate signed word results. The word results are then summed and accumulated in the destination dword element size operand. If the intermediate sum overflows a 32b signed number the result is saturated to either 0x7FFF_FFFF for positive numbers of 0x8000_0000 for negative numbers.</p>
<p>This instruction supports memory fault suppression.</p>
<p><strong>Operation</strong></p>
<p><strong>VPDPBUSDS dest, src1, src2 (VEX encoded versions)</strong></p>
<p>VL=(128, 256)</p>
<p>KL=VL/32</p>
<p>ORIGDEST := DEST</p>
<p>FOR i := 0 TO KL-1:</p>
<p>// Extending to 16b</p>
<p>// src1extend := ZERO_EXTEND</p>
<p>// src2extend := SIGN_EXTEND</p>
<p>p1word := src1extend(SRC1.byte[4*i+0]) * src2extend(SRC2.byte[4*i+0])</p>
<p>p2word := src1extend(SRC1.byte[4*i+1]) * src2extend(SRC2.byte[4*i+1])</p>
<p>p3word := src1extend(SRC1.byte[4*i+2]) * src2extend(SRC2.byte[4*i+2])</p>
<p>p4word := src1extend(SRC1.byte[4*i+3]) * src2extend(SRC2.byte[4*i+3])</p>
<p>DEST.dword[i] := SIGNED_DWORD_SATURATE(ORIGDEST.dword[i] + p1word + p2word + p3word + p4word)</p>
<p>DEST[MAX_VL-1:VL] := 0</p>
<p><strong>VPDPBUSDS dest, src1, src2 (EVEX encoded versions)</strong></p>
<p>(KL,VL)=(4,128), (8,256), (16,512)</p>
<p>ORIGDEST := DEST</p>
<p>FOR i := 0 TO KL-1:</p>
<p>IF k1[i] or *no writemask*:</p>
<p>// Byte elements of SRC1 are zero-extended to 16b and</p>
<p>// byte elements of SRC2 are sign extended to 16b before multiplication.</p>
<p>IF SRC2 is memory and EVEX.b == 1:</p>
<p>t := SRC2.dword[0]</p>
<p>ELSE:</p>
<p>t := SRC2.dword[i]</p>
<p>p1word := ZERO_EXTEND(SRC1.byte[4*i]) * SIGN_EXTEND(t.byte[0])</p>
<p>p2word := ZERO_EXTEND(SRC1.byte[4*i+1]) * SIGN_EXTEND(t.byte[1])</p>
<p>p3word := ZERO_EXTEND(SRC1.byte[4*i+2]) * SIGN_EXTEND(t.byte[2])</p>
<p>p4word := ZERO_EXTEND(SRC1.byte[4*i+3]) *SIGN_EXTEND(t.byte[3])</p>
<p>DEST.dword[i] := SIGNED_DWORD_SATURATE(ORIGDEST.dword[i] + p1word + p2word + p3word + p4word)</p>
<p>ELSE IF *zeroing*:</p>
<p>DEST.dword[i] := 0</p>
<p>ELSE:</p>
<p>// Merge masking, dest element unchanged</p>
<p>DEST.dword[i] := ORIGDEST.dword[i]</p>
<p>DEST[MAX_VL-1:VL] := 0</p>
<p><strong>Intel C/C++ Compiler Intrinsic Equivalent</strong></p>
<p>VPDPBUSDS __m128i _mm_dpbusds_avx_epi32(__m128i, __m128i, __m128i);</p>
<p>VPDPBUSDS __m128i _mm_dpbusds_epi32(__m128i, __m128i, __m128i);</p>
<p>VPDPBUSDS __m128i _mm_mask_dpbusds_epi32(__m128i, __mmask8, __m128i, __m128i);</p>
<p>VPDPBUSDS __m128i _mm_maskz_dpbusds_epi32(__mmask8, __m128i, __m128i, __m128i);</p>
<p>VPDPBUSDS __m256i _mm256_dpbusds_avx_epi32(__m256i, __m256i, __m256i);</p>
<p>VPDPBUSDS __m256i _mm256_dpbusds_epi32(__m256i, __m256i, __m256i);</p>
<p>VPDPBUSDS __m256i _mm256_mask_dpbusds_epi32(__m256i, __mmask8, __m256i, __m256i);</p>
<p>VPDPBUSDS __m256i _mm256_maskz_dpbusds_epi32(__mmask8, __m256i, __m256i, __m256i);</p>
<p>VPDPBUSDS __m512i _mm512_dpbusds_epi32(__m512i, __m512i, __m512i);</p>
<p>VPDPBUSDS __m512i _mm512_mask_dpbusds_epi32(__m512i, __mmask16, __m512i, __m512i);</p>
<p>VPDPBUSDS __m512i _mm512_maskz_dpbusds_epi32(__mmask16, __m512i, __m512i, __m512i);</p>
<p><strong>SIMD Floating-Point Exceptions</strong></p>
<p>None.</p>
<p><strong>Other Exceptions</strong></p>
<p>Non-EVEX-encoded instruction, see Table 2-21, “Type 4 Class Exception Conditions.”</p>
<p>EVEX-encoded instruction, see Table 2-49, “Type E4 Class Exception Conditions.”</p></div></body></html>