// Seed: 2786184268
module module_0 (
    input tri id_0,
    output supply1 id_1,
    output supply0 id_2
);
  logic [7:0] id_4;
  assign id_2 = id_4[1];
  assign id_2 = 1'b0;
  assign module_1.id_2 = 0;
  wire id_5;
endmodule
module module_1 (
    output logic id_0#(.id_7(1)),
    input supply0 id_1,
    input supply0 id_2,
    output wire id_3,
    output tri1 id_4,
    input logic id_5
);
  always @(posedge 1) begin : LABEL_0
    id_0 <= id_5;
  end
  module_0 modCall_1 (
      id_1,
      id_4,
      id_4
  );
endmodule
