{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1516467575221 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1516467575221 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 20 11:59:35 2018 " "Processing started: Sat Jan 20 11:59:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1516467575221 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516467575221 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab1 -c LogicalStep_Lab1_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab1 -c LogicalStep_Lab1_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516467575221 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1516467576659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab1_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep_lab1_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab1_top " "Found entity 1: LogicalStep_Lab1_top" {  } { { "LogicalStep_Lab1_top.bdf" "" { Schematic "N:/ECE124/Lab1/LogicalStep_Lab1_top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516467588426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516467588426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "schem_gates.bdf 1 1 " "Found 1 design units, including 1 entities, in source file schem_gates.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 schem_gates " "Found entity 1: schem_gates" {  } { { "schem_gates.bdf" "" { Schematic "N:/ECE124/Lab1/schem_gates.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516467588457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516467588457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_gates.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl_gates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VHDL_gates-simple_gates " "Found design unit 1: VHDL_gates-simple_gates" {  } { { "VHDL_gates.vhd" "" { Text "N:/ECE124/Lab1/VHDL_gates.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516467589191 ""} { "Info" "ISGN_ENTITY_NAME" "1 VHDL_gates " "Found entity 1: VHDL_gates" {  } { { "VHDL_gates.vhd" "" { Text "N:/ECE124/Lab1/VHDL_gates.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516467589191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516467589191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "postlabschem_gates.bdf 1 1 " "Found 1 design units, including 1 entities, in source file postlabschem_gates.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 postlabschem_gates " "Found entity 1: postlabschem_gates" {  } { { "postlabschem_gates.bdf" "" { Schematic "N:/ECE124/Lab1/postlabschem_gates.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516467589410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516467589410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/postlabvhdl_gates.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/postlabvhdl_gates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 postlabVHDL_gates-simple_gates " "Found design unit 1: postlabVHDL_gates-simple_gates" {  } { { "output_files/postlabVHDL_gates.vhd" "" { Text "N:/ECE124/Lab1/output_files/postlabVHDL_gates.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516467589769 ""} { "Info" "ISGN_ENTITY_NAME" "1 postlabVHDL_gates " "Found entity 1: postlabVHDL_gates" {  } { { "output_files/postlabVHDL_gates.vhd" "" { Text "N:/ECE124/Lab1/output_files/postlabVHDL_gates.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516467589769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516467589769 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab1_top " "Elaborating entity \"LogicalStep_Lab1_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1516467590223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "postlabVHDL_gates postlabVHDL_gates:inst10 " "Elaborating entity \"postlabVHDL_gates\" for hierarchy \"postlabVHDL_gates:inst10\"" {  } { { "LogicalStep_Lab1_top.bdf" "inst10" { Schematic "N:/ECE124/Lab1/LogicalStep_Lab1_top.bdf" { { 264 976 1224 408 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1516467590285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VHDL_gates VHDL_gates:inst4 " "Elaborating entity \"VHDL_gates\" for hierarchy \"VHDL_gates:inst4\"" {  } { { "LogicalStep_Lab1_top.bdf" "inst4" { Schematic "N:/ECE124/Lab1/LogicalStep_Lab1_top.bdf" { { 264 656 864 440 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1516467590301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LPM_COUNTER:inst5 " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"LPM_COUNTER:inst5\"" {  } { { "LogicalStep_Lab1_top.bdf" "inst5" { Schematic "N:/ECE124/Lab1/LogicalStep_Lab1_top.bdf" { { 416 152 288 616 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1516467590504 ""}
{ "Error" "ETDFX_ASSERTION" "clock port must be connected for lpm_counter " "Assertion error: clock port must be connected for lpm_counter" {  } { { "lpm_counter.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/lpm_counter.tdf" 418 2 0 } } { "LogicalStep_Lab1_top.bdf" "" { Schematic "N:/ECE124/Lab1/LogicalStep_Lab1_top.bdf" { { 416 152 288 616 "inst5" "" } } } }  } 0 287078 "Assertion error: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516467590504 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "LPM_COUNTER:inst5 " "Can't elaborate user hierarchy \"LPM_COUNTER:inst5\"" {  } { { "LogicalStep_Lab1_top.bdf" "inst5" { Schematic "N:/ECE124/Lab1/LogicalStep_Lab1_top.bdf" { { 416 152 288 616 "inst5" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1516467590504 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "862 " "Peak virtual memory: 862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1516467590941 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jan 20 11:59:50 2018 " "Processing ended: Sat Jan 20 11:59:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1516467590941 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1516467590941 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1516467590941 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1516467590941 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1516467592239 ""}
