Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx45-2-fgg676

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../.."  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\ra207-2016\LPRS2\lab1\projects\1_basic\src\rtl\timer_fsm.vhd" into library work
Parsing entity <timer_fsm>.
Parsing architecture <rtl> of entity <timer_fsm>.
Parsing VHDL file "D:\ra207-2016\LPRS2\lab1\projects\1_basic\src\rtl\timer_counter.vhd" into library work
Parsing entity <timer_counter>.
Parsing architecture <rtl> of entity <timer_counter>.
Parsing VHDL file "D:\ra207-2016\LPRS2\lab1\projects\1_basic\src\rtl\clk_gen.vhd" into library work
Parsing entity <clk_gen>.
Parsing architecture <rtl> of entity <clk_gen>.
Parsing VHDL file "D:\ra207-2016\LPRS2\lab1\projects\1_basic\src\rtl\clk_counter.vhd" into library work
Parsing entity <clk_counter>.
Parsing architecture <rtl> of entity <clk_counter>.
Parsing VHDL file "D:\ra207-2016\LPRS2\lab1\projects\1_basic\src\rtl\top.vhd" into library work
Parsing entity <top>.
Parsing architecture <rtl> of entity <top>.
WARNING:HDLCompiler:946 - "D:\ra207-2016\LPRS2\lab1\projects\1_basic\src\rtl\top.vhd" Line 100: Actual for formal port rst_i is neither a static name nor a globally static expression

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top> (architecture <rtl>) from library <work>.

Elaborating entity <clk_gen> (architecture <rtl>) from library <work>.
WARNING:HDLCompiler:89 - "D:\ra207-2016\LPRS2\lab1\projects\1_basic\src\rtl\clk_gen.vhd" Line 31: <dcm27_to_50> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "D:\ra207-2016\LPRS2\lab1\projects\1_basic\src\rtl\clk_gen.vhd" Line 46: <srl16> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "D:\ra207-2016\LPRS2\lab1\projects\1_basic\src\rtl\clk_gen.vhd" Line 60: <fd> remains a black-box since it has no binding entity.

Elaborating entity <clk_counter> (architecture <rtl>) with generics from library <work>.

Elaborating entity <timer_counter> (architecture <rtl>) from library <work>.

Elaborating entity <timer_fsm> (architecture <rtl>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "D:\ra207-2016\LPRS2\lab1\projects\1_basic\src\rtl\top.vhd".
WARNING:Xst:647 - Input <i_sw<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <in_btn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\ra207-2016\LPRS2\lab1\projects\1_basic\src\rtl\top.vhd" line 98: Output port <clk_27MHz_o> of the instance <clk_gen_i> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <clk_gen>.
    Related source file is "D:\ra207-2016\LPRS2\lab1\projects\1_basic\src\rtl\clk_gen.vhd".
WARNING:Xst:653 - Signal <clk_27MHz_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <clk_gen> synthesized.

Synthesizing Unit <clk_counter>.
    Related source file is "D:\ra207-2016\LPRS2\lab1\projects\1_basic\src\rtl\clk_counter.vhd".
        max_cnt = "10111110101111000010000000"
    Found 26-bit register for signal <counter_r>.
    Found 26-bit adder for signal <adder> created at line 79.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <clk_counter> synthesized.

Synthesizing Unit <timer_counter>.
    Related source file is "D:\ra207-2016\LPRS2\lab1\projects\1_basic\src\rtl\timer_counter.vhd".
    Found 8-bit register for signal <counter_value_r>.
    Found 8-bit adder for signal <counter_value_r[7]_GND_8_o_add_3_OUT> created at line 51.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <timer_counter> synthesized.

Synthesizing Unit <timer_fsm>.
    Related source file is "D:\ra207-2016\LPRS2\lab1\projects\1_basic\src\rtl\timer_fsm.vhd".
    Found 2-bit register for signal <current_state>.
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 3-to-1 multiplexer for signal <current_state[1]_cnt_en_o_Mux_9_o> created at line 48.
    Found 1-bit 3-to-1 multiplexer for signal <current_state[1]_continue_switch_i_Mux_10_o> created at line 48.
    Found 1-bit 3-to-1 multiplexer for signal <current_state[1]_cnt_rst_o_Mux_11_o> created at line 48.
WARNING:Xst:737 - Found 1-bit latch for signal <cnt_en_o>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cnt_rst_o>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   2 Latch(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <timer_fsm> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 26-bit adder                                          : 1
 8-bit adder                                           : 1
# Registers                                            : 2
 26-bit register                                       : 1
 8-bit register                                        : 1
# Latches                                              : 2
 1-bit latch                                           : 2
# Multiplexers                                         : 7
 1-bit 3-to-1 multiplexer                              : 3
 26-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 26-bit adder                                          : 1
 8-bit adder                                           : 1
# Registers                                            : 35
 Flip-Flops                                            : 35
# Multiplexers                                         : 7
 1-bit 3-to-1 multiplexer                              : 3
 26-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <timer_fsm_i/FSM_0> on signal <current_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 count | 01
 stop  | 10
-------------------

Optimizing unit <top> ...

Optimizing unit <timer_fsm> ...

Optimizing unit <clk_counter> ...

Optimizing unit <timer_counter> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 37
 Flip-Flops                                            : 37

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 134
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 25
#      LUT2                        : 1
#      LUT3                        : 30
#      LUT4                        : 4
#      LUT5                        : 3
#      LUT6                        : 15
#      MUXCY                       : 25
#      VCC                         : 1
#      XORCY                       : 26
# FlipFlops/Latches                : 39
#      FD                          : 1
#      FDC                         : 10
#      FDCE                        : 26
#      LD                          : 2
# Shift Registers                  : 1
#      SRL16                       : 1
# IO Buffers                       : 21
#      IBUF                        : 6
#      OBUF                        : 15
# Others                           : 1
#      dcm27_to_50                 : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45fgg676-2 


Slice Logic Utilization: 
 Number of Slice Registers:              39  out of  54576     0%  
 Number of Slice LUTs:                   82  out of  27288     0%  
    Number used as Logic:                81  out of  27288     0%  
    Number used as Memory:                1  out of   6408     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     82
   Number with an unused Flip Flop:      43  out of     82    52%  
   Number with an unused LUT:             0  out of     82     0%  
   Number of fully used LUT-FF pairs:    39  out of     82    47%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          30
 Number of bonded IOBs:                  21  out of    358     5%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------+
Clock Signal                                                                                                             | Clock buffer(FF name)         | Load  |
-------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------+
clk_50MHz_s                                                                                                              | NONE(clk_gen_i/dff)           | 38    |
timer_fsm_i/current_state[1]_continue_switch_i_Mux_10_o(timer_fsm_i/Mmux_current_state[1]_continue_switch_i_Mux_10_o11:O)| NONE(*)(timer_fsm_i/cnt_rst_o)| 2     |
-------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.711ns (Maximum Frequency: 212.269MHz)
   Minimum input arrival time before clock: 2.890ns
   Maximum output required time after clock: 4.346ns
   Maximum combinational path delay: 2.264ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_50MHz_s'
  Clock period: 4.711ns (frequency: 212.269MHz)
  Total number of paths / destination ports: 1316 / 73
-------------------------------------------------------------------------
Delay:               4.711ns (Levels of Logic = 3)
  Source:            clk_counter_i/counter_r_8 (FF)
  Destination:       clk_counter_i/counter_r_21 (FF)
  Source Clock:      clk_50MHz_s rising
  Destination Clock: clk_50MHz_s rising

  Data Path: clk_counter_i/counter_r_8 to clk_counter_i/counter_r_21
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.525   1.181  clk_counter_i/counter_r_8 (clk_counter_i/counter_r_8)
     LUT6:I0->O            3   0.254   1.042  clk_counter_i/cmp<25>4 (clk_counter_i/cmp<25>3)
     LUT6:I2->O           14   0.254   1.127  clk_counter_i/cmp<25>5 (one_sec_s)
     LUT3:I2->O            1   0.254   0.000  clk_counter_i/Mmux_reset_query110 (clk_counter_i/reset_query<0>)
     FDCE:D                    0.074          clk_counter_i/counter_r_0
    ----------------------------------------
    Total                      4.711ns (1.361ns logic, 3.350ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_50MHz_s'
  Total number of paths / destination ports: 8 / 3
-------------------------------------------------------------------------
Offset:              2.890ns (Levels of Logic = 2)
  Source:            i_sw<0> (PAD)
  Destination:       timer_fsm_i/current_state_FSM_FFd1 (FF)
  Destination Clock: clk_50MHz_s rising

  Data Path: i_sw<0> to timer_fsm_i/current_state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.328   1.234  i_sw_0_IBUF (i_sw_0_IBUF)
     LUT5:I0->O            1   0.254   0.000  timer_fsm_i/current_state_FSM_FFd1-In1 (timer_fsm_i/current_state_FSM_FFd1-In)
     FDC:D                     0.074          timer_fsm_i/current_state_FSM_FFd1
    ----------------------------------------
    Total                      2.890ns (1.656ns logic, 1.234ns route)
                                       (57.3% logic, 42.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'timer_fsm_i/current_state[1]_continue_switch_i_Mux_10_o'
  Total number of paths / destination ports: 5 / 2
-------------------------------------------------------------------------
Offset:              2.631ns (Levels of Logic = 2)
  Source:            i_sw<0> (PAD)
  Destination:       timer_fsm_i/cnt_rst_o (LATCH)
  Destination Clock: timer_fsm_i/current_state[1]_continue_switch_i_Mux_10_o falling

  Data Path: i_sw<0> to timer_fsm_i/cnt_rst_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.328   1.032  i_sw_0_IBUF (i_sw_0_IBUF)
     LUT5:I2->O            1   0.235   0.000  timer_fsm_i/Mmux_current_state[1]_cnt_rst_o_Mux_11_o11 (timer_fsm_i/current_state[1]_cnt_rst_o_Mux_11_o)
     LD:D                      0.036          timer_fsm_i/cnt_rst_o
    ----------------------------------------
    Total                      2.631ns (1.599ns logic, 1.032ns route)
                                       (60.8% logic, 39.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_50MHz_s'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.346ns (Levels of Logic = 1)
  Source:            timer_counter_i/counter_value_r_3 (FF)
  Destination:       o_led<3> (PAD)
  Source Clock:      clk_50MHz_s rising

  Data Path: timer_counter_i/counter_value_r_3 to o_led<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.525   0.909  timer_counter_i/counter_value_r_3 (timer_counter_i/counter_value_r_3)
     OBUF:I->O                 2.912          o_led_3_OBUF (o_led<3>)
    ----------------------------------------
    Total                      4.346ns (3.437ns logic, 0.909ns route)
                                       (79.1% logic, 20.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.264ns (Levels of Logic = 2)
  Source:            in_rst (PAD)
  Destination:       clk_gen_i/DMC:RESET (PAD)

  Data Path: in_rst to clk_gen_i/DMC:RESET
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  in_rst_IBUF (in_rst_IBUF)
     INV:I->O              0   0.255   0.000  in_rst_INV_1_o1_INV_0 (in_rst_INV_1_o)
    dcm27_to_50:RESET          0.000          clk_gen_i/DMC
    ----------------------------------------
    Total                      2.264ns (1.583ns logic, 0.681ns route)
                                       (69.9% logic, 30.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_50MHz_s
-------------------------------------------------------+---------+---------+---------+---------+
                                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------+---------+---------+---------+---------+
clk_50MHz_s                                            |    4.711|         |         |         |
timer_fsm_i/current_state[1]_continue_switch_i_Mux_10_o|         |    5.302|         |         |
-------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock timer_fsm_i/current_state[1]_continue_switch_i_Mux_10_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50MHz_s    |         |         |    2.086|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.18 secs
 
--> 

Total memory usage is 259736 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    2 (   0 filtered)

