Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Sat Oct  7 17:10:39 2023


Cell Usage:
GTP_CLKBUFG                   2 uses
GTP_DDC_E1                    5 uses
GTP_DFF                      67 uses
GTP_DFF_C                  2244 uses
GTP_DFF_CE                 1617 uses
GTP_DFF_P                    97 uses
GTP_DFF_PE                   46 uses
GTP_DFF_R                    45 uses
GTP_DLL                       1 use
GTP_DRM18K                   16 uses
GTP_GRS                       1 use
GTP_INV                      18 uses
GTP_IOCLKBUF                  2 uses
GTP_IOCLKDIV                  1 use
GTP_IODELAY                  16 uses
GTP_ISERDES                  16 uses
GTP_LUT1                     41 uses
GTP_LUT2                    380 uses
GTP_LUT3                    662 uses
GTP_LUT4                    990 uses
GTP_LUT5                   1211 uses
GTP_LUT5CARRY               975 uses
GTP_LUT5M                   400 uses
GTP_MUX2LUT6                 26 uses
GTP_MUX2LUT7                  1 use
GTP_OSERDES                  53 uses
GTP_PLL_E3                    2 uses
GTP_RAM16X1DP                72 uses
GTP_ROM32X1                   3 uses
GTP_ROM64X1                   1 use

I/O ports: 60
GTP_INBUF                   3 uses
GTP_IOBUF                  16 uses
GTP_IOBUFCO                 2 uses
GTP_OUTBUF                  4 uses
GTP_OUTBUFT                34 uses
GTP_OUTBUFTCO               1 use

Mapping Summary:
Total LUTs: 4736 of 22560 (20.99%)
	LUTs as dram: 72 of 7568 (0.95%)
	LUTs as logic: 4664
Total Registers: 4116 of 33840 (12.16%)
Total Latches: 0

DRM18K:
Total DRM18K = 16.0 of 60 (26.67%)

APMs:
Total APMs = 0.00 of 40 (0.00%)

Total I/O ports = 63 of 226 (27.88%)


Overview of Control Sets:

Number of unique control sets : 159

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 0                 1
  [2, 4)      | 28       | 1                 27
  [4, 6)      | 23       | 0                 23
  [6, 8)      | 16       | 2                 14
  [8, 10)     | 17       | 0                 17
  [10, 12)    | 8        | 0                 8
  [12, 14)    | 7        | 0                 7
  [14, 16)    | 18       | 0                 18
  [16, Inf)   | 41       | 2                 39
--------------------------------------------------------------
  The maximum fanout: 1238
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 67
  NO              NO                YES                2341
  NO              YES               NO                 45
  YES             NO                NO                 0
  YES             NO                YES                1663
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file sd_bmp_hdmi_controlsets.txt.


Device Utilization Summary Of Each Module:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                   | LUT      | FF       | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| sd_bmp_hdmi                                        | 4736     | 4116     | 72                  | 0       | 16      | 0       | 0        | 0           | 1       | 5        | 0             | 0         | 0         | 0        | 63     | 1           | 0           | 2            | 0        | 975           | 26           | 1            | 0            | 0       | 0        | 2       | 0        | 0          | 0             | 1         | 0        | 2        
| + u_ddr3_ctrl_top                                  | 4038     | 3582     | 72                  | 0       | 16      | 0       | 0        | 0           | 1       | 5        | 0             | 0         | 0         | 0        | 48     | 1           | 0           | 2            | 0        | 719           | 24           | 1            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 2        
|   + u_aq_axi_master                                | 113      | 86       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 60            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ctrl_fifo                                    | 225      | 233      | 0                   | 0       | 16      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 97            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_rd_fifo                                    | 111      | 110      | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_rd_fifo                        | 111      | 110      | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                         | 111      | 110      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                            | 0        | 0        | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_wr_fifo                                    | 112      | 106      | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 49            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_wr_fifo                        | 112      | 106      | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 49            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                         | 112      | 106      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 49            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                            | 0        | 0        | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ddr3_ip                                      | 3597     | 3197     | 72                  | 0       | 0       | 0       | 0        | 0           | 1       | 5        | 0             | 0         | 0         | 0        | 48     | 1           | 0           | 2            | 0        | 488           | 24           | 1            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 2        
|     + u_ddrp_rstn_sync                             | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ddrphy_top                                 | 2232     | 1815     | 0                   | 0       | 0       | 0       | 0        | 0           | 1       | 5        | 0             | 0         | 0         | 0        | 48     | 0           | 0           | 0            | 0        | 377           | 4            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_calib_top                           | 784      | 545      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 77            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + calib_mux                                | 30       | 23       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ddrphy_init                              | 136      | 92       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 46            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ddrphy_main_ctrl                         | 13       | 11       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ddrphy_wrlvl                             | 44       | 38       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rdcal                                    | 337      | 74       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + upcal                                    | 223      | 307      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_dfi                                 | 353      | 385      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 31            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_dll_update_ctrl                     | 11       | 12       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_gate_update_ctrl                    | 41       | 50       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + drift_dqs_group[0].ddrphy_drift_ctrl     | 21       | 26       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + drift_dqs_group[1].ddrphy_drift_ctrl     | 19       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_info                                | 99       | 60       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_reset_ctrl                          | 75       | 58       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 25            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ddrphy_pll_lock_debounce                 | 45       | 22       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ddrphy_rstn_sync                       | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_dll_rst_sync                           | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_slice_top                           | 864      | 698      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 5        | 0             | 0         | 0         | 0        | 48     | 0           | 0           | 0            | 0        | 211           | 4            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + i_dqs_group[0].u_ddrphy_data_slice       | 469      | 294      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11     | 0           | 0           | 0            | 0        | 105           | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_dqs_gate_cal                | 172      | 82       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 22            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + dqs_gate_coarse_cal                  | 75       | 34       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + gatecal                              | 97       | 48       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_wrlvl                       | 58       | 43       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_rddata_align                       | 55       | 80       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqsi_rdel_cal                          | 175      | 84       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + wdata_path_adj                         | 9        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + i_dqs_group[1].u_ddrphy_data_slice       | 386      | 271      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11     | 0           | 0           | 0            | 0        | 106           | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_dqs_gate_cal                | 121      | 67       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 23            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + dqs_gate_coarse_cal                  | 31       | 26       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + gatecal                              | 90       | 41       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 23            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_wrlvl                       | 55       | 43       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_rddata_align                       | 55       | 80       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqsi_rdel_cal                          | 150      | 81       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + wdata_path_adj                         | 5        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_control_path_adj                       | 0        | 3        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_slice_rddata_align                     | 3        | 130      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_training_ctrl                       | 5        | 7        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipsxb_ddrc_top                             | 1364     | 1380     | 72                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 111           | 20           | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_calib_delay                           | 0        | 43       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_cfg_apb                               | 12       | 9        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcd_top                               | 148      | 131      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 19            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcd_bm                              | 100      | 67       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + mcdq_dcd_rowaddr                       | 17       | 8        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcd_sm                              | 48       | 64       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_top                               | 821      | 584      | 70                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 71            | 5            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcp_back_ctrl                       | 537      | 388      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 4             | 5            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[0].timing_pre_pass       | 21       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[1].timing_pre_pass       | 21       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[2].timing_pre_pass       | 21       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[3].timing_pre_pass       | 21       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[4].timing_pre_pass       | 21       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[5].timing_pre_pass       | 21       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[6].timing_pre_pass       | 21       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[7].timing_pre_pass       | 21       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[0].trc_timing                 | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[1].trc_timing                 | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[2].trc_timing                 | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[3].trc_timing                 | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[4].trc_timing                 | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[5].trc_timing                 | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[6].trc_timing                 | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[7].trc_timing                 | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[0].trda2act_timing       | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[1].trda2act_timing       | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[2].trda2act_timing       | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[3].trda2act_timing       | 8        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[4].trda2act_timing       | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[5].trda2act_timing       | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[6].trda2act_timing       | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[7].trda2act_timing       | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[0].twra2act_timing       | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[1].twra2act_timing       | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[2].twra2act_timing       | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[3].twra2act_timing       | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[4].twra2act_timing       | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[5].twra2act_timing       | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[6].twra2act_timing       | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[7].twra2act_timing       | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + mcdq_timing_rd_pass                    | 10       | 7        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + tfaw_timing                            | 24       | 18       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + TFAW_LOOP[0].mcdq_tfaw               | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + TFAW_LOOP[1].mcdq_tfaw               | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + TFAW_LOOP[2].mcdq_tfaw               | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + timing_act_pass                        | 27       | 8        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 4             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + timing_prea_pass                       | 15       | 12       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + timing_ref_pass                        | 19       | 7        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + timing_wr_pass                         | 10       | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcp_buf                             | 234      | 148      | 70                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 67            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + A_ipsxb_distributed_fifo               | 77       | 15       | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_distributed_fifo_v1_0| 77       | 15       | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipsxb_distributed_sdpram_distributed_fifo_v1_0| 35       | 0        | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipsxb_distributed_fifo_ctr       | 41       | 15       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + B_ipsxb_distributed_fifo               | 77       | 15       | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_distributed_fifo_v1_0| 77       | 15       | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipsxb_distributed_sdpram_distributed_fifo_v1_0| 35       | 0        | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipsxb_distributed_fifo_ctr       | 41       | 15       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcp_out                             | 50       | 48       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dfi                                   | 74       | 83       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_ui_axi                                | 149      | 276      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 8             | 15           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_reg_fifo2                           | 71       | 49       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_user_cmd_fifo                          | 24       | 82       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_wdatapath                             | 160      | 254      | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ipsxb_distributed_fifo                   | 27       | 14       | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_distributed_fifo_v1_0| 27       | 14       | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipsxb_distributed_sdpram_distributed_fifo_v1_0| 2        | 0        | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_ctr         | 24       | 14       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mc3q_wdp_dcp                             | 0        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_wdp_align                           | 132      | 232      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipsxb_ddrphy_pll                           | 0        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ddr3_rw_ctrl                                 | 101      | 63       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 74            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_hdmi_top                                       | 340      | 178      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 8      | 0           | 0           | 0            | 0        | 100           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rgb2dvi_0                                    | 300      | 155      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 8      | 0           | 0           | 0            | 0        | 81            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + encoder_b                                    | 83       | 40       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 27            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + encoder_g                                    | 83       | 36       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 27            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + encoder_r                                    | 81       | 33       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 27            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + reset_syn                                    | 1        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + serializer_b                                 | 12       | 10       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 2      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + serializer_clk                               | 13       | 11       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 2      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + serializer_g                                 | 12       | 10       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 2      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + serializer_r                                 | 15       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 2      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_video_driver                                 | 40       | 23       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 19            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_pll_clk                                        | 0        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_sd_ctrl_top                                    | 188      | 212      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 62            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_sd_init                                      | 103      | 110      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 43            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_sd_read                                      | 81       | 102      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 19            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_sd_read_photo                                  | 167      | 144      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 94            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                                                                               
******************************************************************************************************************************************************************************
                                                                                                       Clock   Non-clock                                                      
 Clock                                          Period       Waveform            Type                  Loads       Loads  Sources                                             
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                        20.0000      {0.0000 10.0000}    Declared                  0           8  {sys_clk}                                           
   ui_clk                                       10.0000      {0.0000 5.0000}     Generated (sys_clk)    3566           0  {u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT}  
   ioclk0                                       2.5000       {0.0000 1.2500}     Generated (sys_clk)       3           0  {u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKOUT} 
   ioclk1                                       2.5000       {0.0000 1.2500}     Generated (sys_clk)      18           1  {u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT} 
   ioclk_gate_clk                               10.0000      {0.0000 5.0000}     Generated (sys_clk)       1           0  {u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg_gate/CLKOUT}   
   sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred  20.0000      {10.0000 20.0000}   Generated (sys_clk)      40           1  {u_pll_clk/u_pll_e3/CLKOUT1}                        
   sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred  20.0000      {0.0000 10.0000}    Generated (sys_clk)     340           0  {u_pll_clk/u_pll_e3/CLKOUT0}                        
   sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred  2.6660       {0.0000 1.3330}     Generated (sys_clk)      60           0  {u_pll_clk/u_pll_e3/CLKOUT3}                        
   sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred  13.3330      {0.0000 6.6660}     Generated (sys_clk)     193           0  {u_pll_clk/u_pll_e3/CLKOUT2}                        
==============================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 sys_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 ui_clk                    100.0000 MHz    120.9629 MHz        10.0000         8.2670          1.733
 ioclk1                    400.0000 MHz    708.2153 MHz         2.5000         1.4120          1.088
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                            50.0000 MHz    260.6882 MHz        20.0000         3.8360         16.164
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                            50.0000 MHz    182.6150 MHz        20.0000         5.4760         14.524
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
                           375.0938 MHz    578.7037 MHz         2.6660         1.7280          0.938
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                            75.0019 MHz    150.5117 MHz        13.3330         6.6440          6.689
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       1.733       0.000              0           5780
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        ui_clk                       6.046       0.000              0             15
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                      13.770       0.000              0             14
 ioclk1                 ioclk1                       1.088       0.000              0             48
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     7.168       0.000              0             17
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                    16.164       0.000              0             75
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    14.524       0.000              0            666
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     3.898       0.000              0             46
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     7.198       0.000              0             38
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
                                                     0.795       0.000              0             74
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
                                                     0.938       0.000              0             60
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                    -2.365     -26.015             11             11
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     6.689       0.000              0            316
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       0.542       0.000              0           5780
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        ui_clk                      -4.198     -62.441             15             15
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                      -4.089     -57.246             14             14
 ioclk1                 ioclk1                       1.193       0.000              0             48
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                    11.388       0.000              0             17
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.998       0.000              0             75
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.650       0.000              0            666
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     3.288       0.000              0             46
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    10.197       0.000              0             38
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
                                                     1.048       0.000              0             74
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
                                                     0.872       0.000              0             60
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     5.379       0.000              0             11
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     0.740       0.000              0            316
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       6.606       0.000              0           1900
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                       9.288       0.000              0           1434
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     2.465       0.000              0            144
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    16.805       0.000              0             65
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                    -4.312    -347.093             84             84
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                    11.405       0.000              0             44
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       1.047       0.000              0           1900
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                      -1.595     -43.653             54           1434
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     6.938       0.000              0            144
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     1.250       0.000              0             65
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     6.622       0.000              0             84
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     1.487       0.000              0             44
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                                              3.100       0.000              0           3566
 ioclk0                                              0.397       0.000              0              3
 ioclk1                                              0.397       0.000              0             18
 ioclk_gate_clk                                      4.380       0.000              0              1
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred         9.380       0.000              0             40
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred         9.102       0.000              0            340
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred        -0.184      -1.472              8             60
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred         5.768       0.000              0            193
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/D (GTP_DFF_CE)
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.234
  Launch Clock Delay      :  8.234
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       4.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146       8.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/CLK (GTP_DFF_CE)

                                   tco                   0.329       8.563 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/Q (GTP_DFF_CE)
                                   net (fanout=18)       0.834       9.397         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/coarse_slip_step [3]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22_10[2]/I0 (GTP_LUT4)
                                   td                    0.274       9.671 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22_10[2]/Z (GTP_LUT4)
                                   net (fanout=2)        0.553      10.224         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22 [2]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_7[2]/I1 (GTP_LUT5)
                                   td                    0.185      10.409 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_7[2]/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      10.873         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N8896
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_9[2]_2/I2 (GTP_LUT3)
                                   td                    0.185      11.058 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_9[2]_2/Z (GTP_LUT3)
                                   net (fanout=4)        0.641      11.699         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_next [2]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139/I3 (GTP_LUT5)
                                   td                    0.185      11.884 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139/Z (GTP_LUT5)
                                   net (fanout=9)        0.745      12.629         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396_3/I1 (GTP_LUT2)
                                   td                    0.185      12.814 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396_3/Z (GTP_LUT2)
                                   net (fanout=10)       0.758      13.572         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_26/I0 (GTP_LUT4)
                                   td                    0.185      13.757 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_26/Z (GTP_LUT4)
                                   net (fanout=11)       0.771      14.528         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N8830
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_49[1]_1/I1 (GTP_LUT2)
                                   td                    0.185      14.713 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_49[1]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.464      15.177         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N8859
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_1/I3 (GTP_LUT5CARRY)
                                   td                    0.233      15.410 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.410         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [1]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.440 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.440         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [2]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.470         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [3]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.500 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.500         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [4]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236      15.736 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      16.200         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N8869
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_51[5]/I2 (GTP_LUT3)
                                   td                    0.185      16.385 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_51[5]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      16.385         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389 [5]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/D (GTP_DFF_CE)

 Data arrival time                                                  16.385         Logic Levels: 10 
                                                                                   Logic: 2.457ns(30.144%), Route: 5.694ns(69.856%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      12.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159      13.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      14.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      14.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      15.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      15.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146      18.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      18.234                          
 clock uncertainty                                      -0.150      18.084                          

 Setup time                                              0.034      18.118                          

 Data required time                                                 18.118                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.118                          
 Data arrival time                                                  16.385                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.733                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/D (GTP_DFF_CE)
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.234
  Launch Clock Delay      :  8.234
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       4.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146       8.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/CLK (GTP_DFF_CE)

                                   tco                   0.329       8.563 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/Q (GTP_DFF_CE)
                                   net (fanout=18)       0.834       9.397         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/coarse_slip_step [3]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22_10[2]/I0 (GTP_LUT4)
                                   td                    0.274       9.671 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22_10[2]/Z (GTP_LUT4)
                                   net (fanout=2)        0.553      10.224         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22 [2]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_7[2]/I2 (GTP_LUT5)
                                   td                    0.185      10.409 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_7[2]/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      10.873         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N8928
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_9[2]_2/I2 (GTP_LUT3)
                                   td                    0.185      11.058 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_9[2]_2/Z (GTP_LUT3)
                                   net (fanout=4)        0.641      11.699         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_next [2]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139/I3 (GTP_LUT5)
                                   td                    0.185      11.884 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139/Z (GTP_LUT5)
                                   net (fanout=9)        0.745      12.629         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396_2/I1 (GTP_LUT2)
                                   td                    0.185      12.814 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396_2/Z (GTP_LUT2)
                                   net (fanout=10)       0.758      13.572         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_26/I0 (GTP_LUT4)
                                   td                    0.185      13.757 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_26/Z (GTP_LUT4)
                                   net (fanout=11)       0.771      14.528         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N7689
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_49[1]_1/I1 (GTP_LUT2)
                                   td                    0.185      14.713 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_49[1]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.464      15.177         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N7718
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_1/I3 (GTP_LUT5CARRY)
                                   td                    0.233      15.410 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.410         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [1]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.440 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.440         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [2]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.470         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [3]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.500 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.500         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [4]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236      15.736 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      16.200         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N7728
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_51[5]/I2 (GTP_LUT3)
                                   td                    0.185      16.385 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_51[5]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      16.385         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389 [5]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/D (GTP_DFF_CE)

 Data arrival time                                                  16.385         Logic Levels: 10 
                                                                                   Logic: 2.457ns(30.144%), Route: 5.694ns(69.856%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      12.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159      13.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      14.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      14.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      15.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      15.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146      18.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      18.234                          
 clock uncertainty                                      -0.150      18.084                          

 Setup time                                              0.034      18.118                          

 Data required time                                                 18.118                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.118                          
 Data arrival time                                                  16.385                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.733                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[4]/D (GTP_DFF_CE)
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.234
  Launch Clock Delay      :  8.234
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       4.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146       8.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/CLK (GTP_DFF_CE)

                                   tco                   0.329       8.563 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/Q (GTP_DFF_CE)
                                   net (fanout=18)       0.834       9.397         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/coarse_slip_step [3]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22_10[2]/I0 (GTP_LUT4)
                                   td                    0.274       9.671 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22_10[2]/Z (GTP_LUT4)
                                   net (fanout=2)        0.553      10.224         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22 [2]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_7[2]/I1 (GTP_LUT5)
                                   td                    0.185      10.409 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_7[2]/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      10.873         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N8896
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_9[2]_2/I2 (GTP_LUT3)
                                   td                    0.185      11.058 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_9[2]_2/Z (GTP_LUT3)
                                   net (fanout=4)        0.641      11.699         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_next [2]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139/I3 (GTP_LUT5)
                                   td                    0.185      11.884 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139/Z (GTP_LUT5)
                                   net (fanout=9)        0.745      12.629         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396_3/I1 (GTP_LUT2)
                                   td                    0.185      12.814 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396_3/Z (GTP_LUT2)
                                   net (fanout=10)       0.758      13.572         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_26/I0 (GTP_LUT4)
                                   td                    0.185      13.757 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_26/Z (GTP_LUT4)
                                   net (fanout=11)       0.771      14.528         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N8830
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_49[1]_1/I1 (GTP_LUT2)
                                   td                    0.185      14.713 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_49[1]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.464      15.177         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N8859
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_1/I3 (GTP_LUT5CARRY)
                                   td                    0.233      15.410 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.410         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [1]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.440 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.440         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [2]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.470         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [3]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.236      15.706 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_4/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      16.170         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N8868
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_51[4]/I2 (GTP_LUT3)
                                   td                    0.185      16.355 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_51[4]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      16.355         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389 [4]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[4]/D (GTP_DFF_CE)

 Data arrival time                                                  16.355         Logic Levels: 9  
                                                                                   Logic: 2.427ns(29.885%), Route: 5.694ns(70.115%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      12.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159      13.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      14.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      14.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      15.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      15.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146      18.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[4]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      18.234                          
 clock uncertainty                                      -0.150      18.084                          

 Setup time                                              0.034      18.118                          

 Data required time                                                 18.118                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.118                          
 Data arrival time                                                  16.355                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.763                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/DI (GTP_RAM16X1DP)
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.234
  Launch Clock Delay      :  8.234
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       4.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146       8.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/CLK (GTP_DFF_CE)

                                   tco                   0.323       8.557 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       9.110         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/dcd_wr_addr [10]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/DI (GTP_RAM16X1DP)

 Data arrival time                                                   9.110         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       4.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146       8.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       8.234                          
 clock uncertainty                                       0.000       8.234                          

 Hold time                                               0.334       8.568                          

 Data required time                                                  8.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.568                          
 Data arrival time                                                   9.110                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.542                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/DI (GTP_RAM16X1DP)
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.234
  Launch Clock Delay      :  8.234
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       4.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146       8.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/CLK (GTP_DFF_CE)

                                   tco                   0.323       8.557 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       9.110         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/dcd_wr_addr [11]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/DI (GTP_RAM16X1DP)

 Data arrival time                                                   9.110         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       4.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146       8.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       8.234                          
 clock uncertainty                                       0.000       8.234                          

 Hold time                                               0.334       8.568                          

 Data required time                                                  8.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.568                          
 Data arrival time                                                   9.110                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.542                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[12]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/DI (GTP_RAM16X1DP)
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.234
  Launch Clock Delay      :  8.234
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       4.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146       8.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[12]/CLK (GTP_DFF_CE)

                                   tco                   0.323       8.557 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[12]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       9.110         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/dcd_wr_addr [12]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/DI (GTP_RAM16X1DP)

 Data arrival time                                                   9.110         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       4.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146       8.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       8.234                          
 clock uncertainty                                       0.000       8.234                          

 Hold time                                               0.334       8.568                          

 Data required time                                                  8.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.568                          
 Data arrival time                                                   9.110                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.542                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_v[1]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/D (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.788  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.234
  Launch Clock Delay      :  3.446
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        26.666      26.666 r                        
 sys_clk                                                 0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000      26.666         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      27.877 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      28.968         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      29.059 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=193)      1.053      30.112         pixel_clk        
                                                                           r       u_hdmi_top/u_video_driver/cnt_v[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329      30.441 r       u_hdmi_top/u_video_driver/cnt_v[1]/Q (GTP_DFF_CE)
                                   net (fanout=5)        0.670      31.111         u_hdmi_top/u_video_driver/cnt_v [1]
                                                                                   u_hdmi_top/u_video_driver/N4_mux8_4/I0 (GTP_LUT5)
                                   td                    0.312      31.423 f       u_hdmi_top/u_video_driver/N4_mux8_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      31.887         u_hdmi_top/u_video_driver/_N40648
                                                                                   u_hdmi_top/u_video_driver/N5_1/I0 (GTP_LUT5)
                                   td                    0.185      32.072 r       u_hdmi_top/u_video_driver/N5_1/Z (GTP_LUT5)
                                   net (fanout=2)        0.000      32.072         rd_vsync         
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/D (GTP_DFF_C)

 Data arrival time                                                  32.072         Logic Levels: 2  
                                                                                   Logic: 0.826ns(42.143%), Route: 1.134ns(57.857%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             30.000      30.000 r                        
 sys_clk                                                 0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      30.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      31.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      32.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      32.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159      33.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      33.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      34.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      34.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      35.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      35.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146      38.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      38.234                          
 clock uncertainty                                      -0.150      38.084                          

 Setup time                                              0.034      38.118                          

 Data required time                                                 38.118                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 38.118                          
 Data arrival time                                                  32.072                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.046                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/D (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.788  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.234
  Launch Clock Delay      :  3.446
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        26.666      26.666 r                        
 sys_clk                                                 0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000      26.666         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      27.877 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      28.968         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      29.059 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=193)      1.053      30.112         pixel_clk        
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.329      30.441 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      30.905         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [0]
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                  30.905         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             30.000      30.000 r                        
 sys_clk                                                 0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      30.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      31.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      32.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      32.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159      33.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      33.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      34.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      34.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      35.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      35.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146      38.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      38.234                          
 clock uncertainty                                      -0.150      38.084                          

 Setup time                                              0.034      38.118                          

 Data required time                                                 38.118                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 38.118                          
 Data arrival time                                                  30.905                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.213                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/D (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.788  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.234
  Launch Clock Delay      :  3.446
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        26.666      26.666 r                        
 sys_clk                                                 0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000      26.666         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      27.877 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      28.968         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      29.059 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=193)      1.053      30.112         pixel_clk        
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.329      30.441 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      30.905         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [1]
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                  30.905         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             30.000      30.000 r                        
 sys_clk                                                 0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      30.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      31.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      32.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      32.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159      33.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      33.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      34.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      34.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      35.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      35.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146      38.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      38.234                          
 clock uncertainty                                      -0.150      38.084                          

 Setup time                                              0.034      38.118                          

 Data required time                                                 38.118                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 38.118                          
 Data arrival time                                                  30.905                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.213                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/D (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.788  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.234
  Launch Clock Delay      :  3.446
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=193)      1.053       3.446         pixel_clk        
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       3.769 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       4.233         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [0]
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                   4.233         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       4.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146       8.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       8.234                          
 clock uncertainty                                       0.150       8.384                          

 Hold time                                               0.047       8.431                          

 Data required time                                                  8.431                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.431                          
 Data arrival time                                                   4.233                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.198                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/D (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.788  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.234
  Launch Clock Delay      :  3.446
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=193)      1.053       3.446         pixel_clk        
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       3.769 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       4.233         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [1]
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                   4.233         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       4.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146       8.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       8.234                          
 clock uncertainty                                       0.150       8.384                          

 Hold time                                               0.047       8.431                          

 Data required time                                                  8.431                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.431                          
 Data arrival time                                                   4.233                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.198                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/D (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.788  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.234
  Launch Clock Delay      :  3.446
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=193)      1.053       3.446         pixel_clk        
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       3.769 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       4.233         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [2]
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                   4.233         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       4.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146       8.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       8.234                          
 clock uncertainty                                       0.150       8.384                          

 Hold time                                               0.047       8.431                          

 Data required time                                                  8.431                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.431                          
 Data arrival time                                                   4.233                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.198                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.679  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.234
  Launch Clock Delay      :  3.555
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       3.884 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       4.348         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [0]
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                   4.348         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      12.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159      13.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      14.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      14.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      15.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      15.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146      18.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      18.234                          
 clock uncertainty                                      -0.150      18.084                          

 Setup time                                              0.034      18.118                          

 Data required time                                                 18.118                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.118                          
 Data arrival time                                                   4.348                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.770                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.679  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.234
  Launch Clock Delay      :  3.555
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.329       3.884 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       4.348         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [1]
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                   4.348         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      12.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159      13.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      14.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      14.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      15.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      15.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146      18.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      18.234                          
 clock uncertainty                                      -0.150      18.084                          

 Setup time                                              0.034      18.118                          

 Data required time                                                 18.118                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.118                          
 Data arrival time                                                   4.348                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.770                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.679  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.234
  Launch Clock Delay      :  3.555
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.329       3.884 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       4.348         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [2]
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                   4.348         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      12.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159      13.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      14.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      14.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      15.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      15.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146      18.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      18.234                          
 clock uncertainty                                      -0.150      18.084                          

 Setup time                                              0.034      18.118                          

 Data required time                                                 18.118                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.118                          
 Data arrival time                                                   4.348                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.770                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.679  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.234
  Launch Clock Delay      :  3.555
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       3.878 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       4.342         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [0]
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                   4.342         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       4.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146       8.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       8.234                          
 clock uncertainty                                       0.150       8.384                          

 Hold time                                               0.047       8.431                          

 Data required time                                                  8.431                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.431                          
 Data arrival time                                                   4.342                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.089                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.679  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.234
  Launch Clock Delay      :  3.555
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       3.878 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       4.342         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [1]
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                   4.342         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       4.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146       8.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       8.234                          
 clock uncertainty                                       0.150       8.384                          

 Hold time                                               0.047       8.431                          

 Data required time                                                  8.431                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.431                          
 Data arrival time                                                   4.342                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.089                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.679  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.234
  Launch Clock Delay      :  3.555
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       3.878 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       4.342         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [2]
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                   4.342         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       4.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146       8.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       8.234                          
 clock uncertainty                                       0.150       8.384                          

 Hold time                                               0.047       8.431                          

 Data required time                                                  8.431                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.431                          
 Data arrival time                                                   4.342                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.089                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.235
  Launch Clock Delay      :  6.235
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       4.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.394 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       6.235         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.699 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       7.429         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   7.429         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       4.802         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.896 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       6.055         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       6.055 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       6.889         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       6.983 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       7.588         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       7.894 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       8.735         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       8.735                          
 clock uncertainty                                      -0.150       8.585                          

 Setup time                                             -0.068       8.517                          

 Data required time                                                  8.517                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.517                          
 Data arrival time                                                   7.429                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.235
  Launch Clock Delay      :  6.235
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       4.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.394 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       6.235         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.699 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       7.429         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   7.429         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       4.802         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.896 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       6.055         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       6.055 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       6.889         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       6.983 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       7.588         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       7.894 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       8.735         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       8.735                          
 clock uncertainty                                      -0.150       8.585                          

 Setup time                                             -0.068       8.517                          

 Data required time                                                  8.517                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.517                          
 Data arrival time                                                   7.429                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.235
  Launch Clock Delay      :  6.235
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       4.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.394 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       6.235         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.699 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       7.429         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   7.429         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       4.802         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.896 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       6.055         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       6.055 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       6.889         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       6.983 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       7.588         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       7.894 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       8.735         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       8.735                          
 clock uncertainty                                      -0.150       8.585                          

 Setup time                                             -0.068       8.517                          

 Data required time                                                  8.517                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.517                          
 Data arrival time                                                   7.429                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.235
  Launch Clock Delay      :  6.235
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       4.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.394 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       6.235         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.699 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       7.429         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   7.429         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       4.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.394 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       6.235         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       6.235                          
 clock uncertainty                                       0.000       6.235                          

 Hold time                                               0.001       6.236                          

 Data required time                                                  6.236                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.236                          
 Data arrival time                                                   7.429                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.235
  Launch Clock Delay      :  6.235
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       4.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.394 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       6.235         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.699 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       7.429         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   7.429         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       4.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.394 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       6.235         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       6.235                          
 clock uncertainty                                       0.000       6.235                          

 Hold time                                               0.001       6.236                          

 Data required time                                                  6.236                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.236                          
 Data arrival time                                                   7.429                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.235
  Launch Clock Delay      :  6.235
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       4.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.394 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       6.235         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.699 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       7.429         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   7.429         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       4.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.394 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       6.235         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       6.235                          
 clock uncertainty                                       0.000       6.235                          

 Hold time                                               0.001       6.236                          

 Data required time                                                  6.236                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.236                          
 Data arrival time                                                   7.429                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rd_data_flag/CLK (GTP_DFF_C)
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_t[0]/CE (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.393  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.162
  Launch Clock Delay      :  3.555
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                           r       u_sd_ctrl_top/u_sd_read/rd_data_flag/CLK (GTP_DFF_C)

                                   tco                   0.329       3.884 r       u_sd_ctrl_top/u_sd_read/rd_data_flag/Q (GTP_DFF_C)
                                   net (fanout=3)        0.605       4.489         u_sd_ctrl_top/u_sd_read/rd_data_flag
                                                                                   u_sd_ctrl_top/u_sd_read/N262/I1 (GTP_LUT3)
                                   td                    0.172       4.661 f       u_sd_ctrl_top/u_sd_read/N262/Z (GTP_LUT3)
                                   net (fanout=16)       0.641       5.302         u_sd_ctrl_top/u_sd_read/N262
                                                                           f       u_sd_ctrl_top/u_sd_read/rx_data_t[0]/CE (GTP_DFF_CE)

 Data arrival time                                                   5.302         Logic Levels: 1  
                                                                                   Logic: 0.501ns(28.678%), Route: 1.246ns(71.322%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      12.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771      13.162         clk_50m_180deg   
                                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      13.162                          
 clock uncertainty                                      -0.150      13.012                          

 Setup time                                             -0.542      12.470                          

 Data required time                                                 12.470                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.470                          
 Data arrival time                                                   5.302                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.168                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rd_data_flag/CLK (GTP_DFF_C)
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_t[1]/CE (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.393  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.162
  Launch Clock Delay      :  3.555
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                           r       u_sd_ctrl_top/u_sd_read/rd_data_flag/CLK (GTP_DFF_C)

                                   tco                   0.329       3.884 r       u_sd_ctrl_top/u_sd_read/rd_data_flag/Q (GTP_DFF_C)
                                   net (fanout=3)        0.605       4.489         u_sd_ctrl_top/u_sd_read/rd_data_flag
                                                                                   u_sd_ctrl_top/u_sd_read/N262/I1 (GTP_LUT3)
                                   td                    0.172       4.661 f       u_sd_ctrl_top/u_sd_read/N262/Z (GTP_LUT3)
                                   net (fanout=16)       0.641       5.302         u_sd_ctrl_top/u_sd_read/N262
                                                                           f       u_sd_ctrl_top/u_sd_read/rx_data_t[1]/CE (GTP_DFF_CE)

 Data arrival time                                                   5.302         Logic Levels: 1  
                                                                                   Logic: 0.501ns(28.678%), Route: 1.246ns(71.322%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      12.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771      13.162         clk_50m_180deg   
                                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      13.162                          
 clock uncertainty                                      -0.150      13.012                          

 Setup time                                             -0.542      12.470                          

 Data required time                                                 12.470                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.470                          
 Data arrival time                                                   5.302                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.168                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rd_data_flag/CLK (GTP_DFF_C)
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_t[2]/CE (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.393  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.162
  Launch Clock Delay      :  3.555
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                           r       u_sd_ctrl_top/u_sd_read/rd_data_flag/CLK (GTP_DFF_C)

                                   tco                   0.329       3.884 r       u_sd_ctrl_top/u_sd_read/rd_data_flag/Q (GTP_DFF_C)
                                   net (fanout=3)        0.605       4.489         u_sd_ctrl_top/u_sd_read/rd_data_flag
                                                                                   u_sd_ctrl_top/u_sd_read/N262/I1 (GTP_LUT3)
                                   td                    0.172       4.661 f       u_sd_ctrl_top/u_sd_read/N262/Z (GTP_LUT3)
                                   net (fanout=16)       0.641       5.302         u_sd_ctrl_top/u_sd_read/N262
                                                                           f       u_sd_ctrl_top/u_sd_read/rx_data_t[2]/CE (GTP_DFF_CE)

 Data arrival time                                                   5.302         Logic Levels: 1  
                                                                                   Logic: 0.501ns(28.678%), Route: 1.246ns(71.322%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      12.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771      13.162         clk_50m_180deg   
                                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      13.162                          
 clock uncertainty                                      -0.150      13.012                          

 Setup time                                             -0.542      12.470                          

 Data required time                                                 12.470                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.470                          
 Data arrival time                                                   5.302                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.168                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rd_data_flag/CLK (GTP_DFF_C)
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_flag/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.393  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.162
  Launch Clock Delay      :  3.555
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159      23.555         clk_50m          
                                                                           r       u_sd_ctrl_top/u_sd_read/rd_data_flag/CLK (GTP_DFF_C)

                                   tco                   0.323      23.878 f       u_sd_ctrl_top/u_sd_read/rd_data_flag/Q (GTP_DFF_C)
                                   net (fanout=3)        0.605      24.483         u_sd_ctrl_top/u_sd_read/rd_data_flag
                                                                                   u_sd_ctrl_top/u_sd_read/rx_flag_ce_mux/I2 (GTP_LUT4)
                                   td                    0.264      24.747 f       u_sd_ctrl_top/u_sd_read/rx_flag_ce_mux/Z (GTP_LUT4)
                                   net (fanout=1)        0.000      24.747         u_sd_ctrl_top/u_sd_read/_N40186
                                                                           f       u_sd_ctrl_top/u_sd_read/rx_flag/D (GTP_DFF_C)

 Data arrival time                                                  24.747         Logic Levels: 1  
                                                                                   Logic: 0.587ns(49.245%), Route: 0.605ns(50.755%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      12.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771      13.162         clk_50m_180deg   
                                                                           r       u_sd_ctrl_top/u_sd_read/rx_flag/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      13.162                          
 clock uncertainty                                       0.150      13.312                          

 Hold time                                               0.047      13.359                          

 Data required time                                                 13.359                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.359                          
 Data arrival time                                                  24.747                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.388                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rd_data_flag/CLK (GTP_DFF_C)
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_t[0]/CE (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.393  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.162
  Launch Clock Delay      :  3.555
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159      23.555         clk_50m          
                                                                           r       u_sd_ctrl_top/u_sd_read/rd_data_flag/CLK (GTP_DFF_C)

                                   tco                   0.323      23.878 f       u_sd_ctrl_top/u_sd_read/rd_data_flag/Q (GTP_DFF_C)
                                   net (fanout=3)        0.605      24.483         u_sd_ctrl_top/u_sd_read/rd_data_flag
                                                                                   u_sd_ctrl_top/u_sd_read/N262/I1 (GTP_LUT3)
                                   td                    0.172      24.655 f       u_sd_ctrl_top/u_sd_read/N262/Z (GTP_LUT3)
                                   net (fanout=16)       0.641      25.296         u_sd_ctrl_top/u_sd_read/N262
                                                                           f       u_sd_ctrl_top/u_sd_read/rx_data_t[0]/CE (GTP_DFF_CE)

 Data arrival time                                                  25.296         Logic Levels: 1  
                                                                                   Logic: 0.495ns(28.432%), Route: 1.246ns(71.568%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      12.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771      13.162         clk_50m_180deg   
                                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      13.162                          
 clock uncertainty                                       0.150      13.312                          

 Hold time                                              -0.251      13.061                          

 Data required time                                                 13.061                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.061                          
 Data arrival time                                                  25.296                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.235                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rd_data_flag/CLK (GTP_DFF_C)
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_t[1]/CE (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.393  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.162
  Launch Clock Delay      :  3.555
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159      23.555         clk_50m          
                                                                           r       u_sd_ctrl_top/u_sd_read/rd_data_flag/CLK (GTP_DFF_C)

                                   tco                   0.323      23.878 f       u_sd_ctrl_top/u_sd_read/rd_data_flag/Q (GTP_DFF_C)
                                   net (fanout=3)        0.605      24.483         u_sd_ctrl_top/u_sd_read/rd_data_flag
                                                                                   u_sd_ctrl_top/u_sd_read/N262/I1 (GTP_LUT3)
                                   td                    0.172      24.655 f       u_sd_ctrl_top/u_sd_read/N262/Z (GTP_LUT3)
                                   net (fanout=16)       0.641      25.296         u_sd_ctrl_top/u_sd_read/N262
                                                                           f       u_sd_ctrl_top/u_sd_read/rx_data_t[1]/CE (GTP_DFF_CE)

 Data arrival time                                                  25.296         Logic Levels: 1  
                                                                                   Logic: 0.495ns(28.432%), Route: 1.246ns(71.568%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      12.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771      13.162         clk_50m_180deg   
                                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      13.162                          
 clock uncertainty                                       0.150      13.312                          

 Hold time                                              -0.251      13.061                          

 Data required time                                                 13.061                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.061                          
 Data arrival time                                                  25.296                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.235                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_flag/CLK (GTP_DFF_C)
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]/D (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.162
  Launch Clock Delay      :  3.162
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      12.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771      13.162         clk_50m_180deg   
                                                                           r       u_sd_ctrl_top/u_sd_read/rx_flag/CLK (GTP_DFF_C)

                                   tco                   0.329      13.491 r       u_sd_ctrl_top/u_sd_read/rx_flag/Q (GTP_DFF_C)
                                   net (fanout=23)       0.847      14.338         u_sd_ctrl_top/u_sd_read/rx_flag
                                                                                   u_sd_ctrl_top/u_sd_read/N264_7/I0 (GTP_LUT5)
                                   td                    0.272      14.610 f       u_sd_ctrl_top/u_sd_read/N264_7/Z (GTP_LUT5)
                                   net (fanout=12)       0.693      15.303         u_sd_ctrl_top/u_sd_read/N264
                                                                                   u_sd_ctrl_top/u_sd_read/rx_data_cnt[8:0]_2/I2 (GTP_LUT4)
                                   td                    0.185      15.488 r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[8:0]_2/Z (GTP_LUT4)
                                   net (fanout=9)        0.745      16.233         u_sd_ctrl_top/u_sd_read/_N26353
                                                                                   u_sd_ctrl_top/u_sd_read/N49_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      16.466 f       u_sd_ctrl_top/u_sd_read/N49_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.466         u_sd_ctrl_top/u_sd_read/_N5532
                                                                                   u_sd_ctrl_top/u_sd_read/N49_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.496 r       u_sd_ctrl_top/u_sd_read/N49_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.496         u_sd_ctrl_top/u_sd_read/_N5533
                                                                                   u_sd_ctrl_top/u_sd_read/N49_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.526 r       u_sd_ctrl_top/u_sd_read/N49_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.526         u_sd_ctrl_top/u_sd_read/_N5534
                                                                                   u_sd_ctrl_top/u_sd_read/N49_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.556 r       u_sd_ctrl_top/u_sd_read/N49_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.556         u_sd_ctrl_top/u_sd_read/_N5535
                                                                                   u_sd_ctrl_top/u_sd_read/N49_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.586 r       u_sd_ctrl_top/u_sd_read/N49_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.586         u_sd_ctrl_top/u_sd_read/_N5536
                                                                                   u_sd_ctrl_top/u_sd_read/N49_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.616 r       u_sd_ctrl_top/u_sd_read/N49_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.616         u_sd_ctrl_top/u_sd_read/_N5537
                                                                                   u_sd_ctrl_top/u_sd_read/N49_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.646 r       u_sd_ctrl_top/u_sd_read/N49_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.646         u_sd_ctrl_top/u_sd_read/_N5538
                                                                                   u_sd_ctrl_top/u_sd_read/N49_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.236      16.882 r       u_sd_ctrl_top/u_sd_read/N49_1_8/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.882         u_sd_ctrl_top/u_sd_read/_N26842
                                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]/D (GTP_DFF_CE)

 Data arrival time                                                  16.882         Logic Levels: 4  
                                                                                   Logic: 1.435ns(38.575%), Route: 2.285ns(61.425%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        30.000      30.000 r                        
 sys_clk                                                 0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      30.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      31.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      32.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      32.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771      33.162         clk_50m_180deg   
                                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      33.162                          
 clock uncertainty                                      -0.150      33.012                          

 Setup time                                              0.034      33.046                          

 Data required time                                                 33.046                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 33.046                          
 Data arrival time                                                  16.882                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.164                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_flag/CLK (GTP_DFF_C)
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_cnt[7]/D (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.162
  Launch Clock Delay      :  3.162
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      12.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771      13.162         clk_50m_180deg   
                                                                           r       u_sd_ctrl_top/u_sd_read/rx_flag/CLK (GTP_DFF_C)

                                   tco                   0.329      13.491 r       u_sd_ctrl_top/u_sd_read/rx_flag/Q (GTP_DFF_C)
                                   net (fanout=23)       0.847      14.338         u_sd_ctrl_top/u_sd_read/rx_flag
                                                                                   u_sd_ctrl_top/u_sd_read/N264_7/I0 (GTP_LUT5)
                                   td                    0.272      14.610 f       u_sd_ctrl_top/u_sd_read/N264_7/Z (GTP_LUT5)
                                   net (fanout=12)       0.693      15.303         u_sd_ctrl_top/u_sd_read/N264
                                                                                   u_sd_ctrl_top/u_sd_read/rx_data_cnt[8:0]_2/I2 (GTP_LUT4)
                                   td                    0.185      15.488 r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[8:0]_2/Z (GTP_LUT4)
                                   net (fanout=9)        0.745      16.233         u_sd_ctrl_top/u_sd_read/_N26353
                                                                                   u_sd_ctrl_top/u_sd_read/N49_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      16.466 f       u_sd_ctrl_top/u_sd_read/N49_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.466         u_sd_ctrl_top/u_sd_read/_N5532
                                                                                   u_sd_ctrl_top/u_sd_read/N49_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.496 r       u_sd_ctrl_top/u_sd_read/N49_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.496         u_sd_ctrl_top/u_sd_read/_N5533
                                                                                   u_sd_ctrl_top/u_sd_read/N49_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.526 r       u_sd_ctrl_top/u_sd_read/N49_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.526         u_sd_ctrl_top/u_sd_read/_N5534
                                                                                   u_sd_ctrl_top/u_sd_read/N49_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.556 r       u_sd_ctrl_top/u_sd_read/N49_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.556         u_sd_ctrl_top/u_sd_read/_N5535
                                                                                   u_sd_ctrl_top/u_sd_read/N49_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.586 r       u_sd_ctrl_top/u_sd_read/N49_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.586         u_sd_ctrl_top/u_sd_read/_N5536
                                                                                   u_sd_ctrl_top/u_sd_read/N49_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.616 r       u_sd_ctrl_top/u_sd_read/N49_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.616         u_sd_ctrl_top/u_sd_read/_N5537
                                                                                   u_sd_ctrl_top/u_sd_read/N49_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.236      16.852 r       u_sd_ctrl_top/u_sd_read/N49_1_7/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.852         u_sd_ctrl_top/u_sd_read/_N26787
                                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[7]/D (GTP_DFF_CE)

 Data arrival time                                                  16.852         Logic Levels: 4  
                                                                                   Logic: 1.405ns(38.076%), Route: 2.285ns(61.924%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        30.000      30.000 r                        
 sys_clk                                                 0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      30.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      31.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      32.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      32.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771      33.162         clk_50m_180deg   
                                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[7]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      33.162                          
 clock uncertainty                                      -0.150      33.012                          

 Setup time                                              0.034      33.046                          

 Data required time                                                 33.046                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 33.046                          
 Data arrival time                                                  16.852                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.194                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_flag/CLK (GTP_DFF_C)
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/D (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.162
  Launch Clock Delay      :  3.162
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      12.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771      13.162         clk_50m_180deg   
                                                                           r       u_sd_ctrl_top/u_sd_read/rx_flag/CLK (GTP_DFF_C)

                                   tco                   0.329      13.491 r       u_sd_ctrl_top/u_sd_read/rx_flag/Q (GTP_DFF_C)
                                   net (fanout=23)       0.847      14.338         u_sd_ctrl_top/u_sd_read/rx_flag
                                                                                   u_sd_ctrl_top/u_sd_read/N264_7/I0 (GTP_LUT5)
                                   td                    0.272      14.610 f       u_sd_ctrl_top/u_sd_read/N264_7/Z (GTP_LUT5)
                                   net (fanout=12)       0.693      15.303         u_sd_ctrl_top/u_sd_read/N264
                                                                                   u_sd_ctrl_top/u_sd_read/rx_data_cnt[8:0]_2/I2 (GTP_LUT4)
                                   td                    0.185      15.488 r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[8:0]_2/Z (GTP_LUT4)
                                   net (fanout=9)        0.745      16.233         u_sd_ctrl_top/u_sd_read/_N26353
                                                                                   u_sd_ctrl_top/u_sd_read/N49_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      16.466 f       u_sd_ctrl_top/u_sd_read/N49_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.466         u_sd_ctrl_top/u_sd_read/_N5532
                                                                                   u_sd_ctrl_top/u_sd_read/N49_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.496 r       u_sd_ctrl_top/u_sd_read/N49_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.496         u_sd_ctrl_top/u_sd_read/_N5533
                                                                                   u_sd_ctrl_top/u_sd_read/N49_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.526 r       u_sd_ctrl_top/u_sd_read/N49_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.526         u_sd_ctrl_top/u_sd_read/_N5534
                                                                                   u_sd_ctrl_top/u_sd_read/N49_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.556 r       u_sd_ctrl_top/u_sd_read/N49_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.556         u_sd_ctrl_top/u_sd_read/_N5535
                                                                                   u_sd_ctrl_top/u_sd_read/N49_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.586 r       u_sd_ctrl_top/u_sd_read/N49_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.586         u_sd_ctrl_top/u_sd_read/_N5536
                                                                                   u_sd_ctrl_top/u_sd_read/N49_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.236      16.822 r       u_sd_ctrl_top/u_sd_read/N49_1_6/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.822         u_sd_ctrl_top/u_sd_read/_N26732
                                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/D (GTP_DFF_CE)

 Data arrival time                                                  16.822         Logic Levels: 4  
                                                                                   Logic: 1.375ns(37.568%), Route: 2.285ns(62.432%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        30.000      30.000 r                        
 sys_clk                                                 0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      30.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      31.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      32.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      32.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771      33.162         clk_50m_180deg   
                                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      33.162                          
 clock uncertainty                                      -0.150      33.012                          

 Setup time                                              0.034      33.046                          

 Data required time                                                 33.046                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 33.046                          
 Data arrival time                                                  16.822                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.224                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_data_t[0]/CLK (GTP_DFF_CE)
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_t[1]/D (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.162
  Launch Clock Delay      :  3.162
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      12.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771      13.162         clk_50m_180deg   
                                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[0]/CLK (GTP_DFF_CE)

                                   tco                   0.323      13.485 f       u_sd_ctrl_top/u_sd_read/rx_data_t[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.464      13.949         u_sd_ctrl_top/u_sd_read/rx_data_t [0]
                                                                                   u_sd_ctrl_top/u_sd_read/N273[1]_1/I1 (GTP_LUT2)
                                   td                    0.250      14.199 r       u_sd_ctrl_top/u_sd_read/N273[1]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      14.199         u_sd_ctrl_top/u_sd_read/N273 [1]
                                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[1]/D (GTP_DFF_CE)

 Data arrival time                                                  14.199         Logic Levels: 1  
                                                                                   Logic: 0.573ns(55.256%), Route: 0.464ns(44.744%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      12.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771      13.162         clk_50m_180deg   
                                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      13.162                          
 clock uncertainty                                       0.000      13.162                          

 Hold time                                               0.039      13.201                          

 Data required time                                                 13.201                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.201                          
 Data arrival time                                                  14.199                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.998                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_data_t[1]/CLK (GTP_DFF_CE)
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_t[2]/D (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.162
  Launch Clock Delay      :  3.162
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      12.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771      13.162         clk_50m_180deg   
                                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[1]/CLK (GTP_DFF_CE)

                                   tco                   0.323      13.485 f       u_sd_ctrl_top/u_sd_read/rx_data_t[1]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.464      13.949         u_sd_ctrl_top/u_sd_read/rx_data_t [1]
                                                                                   u_sd_ctrl_top/u_sd_read/N273[2]_1/I1 (GTP_LUT2)
                                   td                    0.250      14.199 r       u_sd_ctrl_top/u_sd_read/N273[2]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      14.199         u_sd_ctrl_top/u_sd_read/N273 [2]
                                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[2]/D (GTP_DFF_CE)

 Data arrival time                                                  14.199         Logic Levels: 1  
                                                                                   Logic: 0.573ns(55.256%), Route: 0.464ns(44.744%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      12.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771      13.162         clk_50m_180deg   
                                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      13.162                          
 clock uncertainty                                       0.000      13.162                          

 Hold time                                               0.039      13.201                          

 Data required time                                                 13.201                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.201                          
 Data arrival time                                                  14.199                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.998                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_data_t[8]/CLK (GTP_DFF_CE)
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_t[9]/D (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.162
  Launch Clock Delay      :  3.162
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      12.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771      13.162         clk_50m_180deg   
                                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[8]/CLK (GTP_DFF_CE)

                                   tco                   0.323      13.485 f       u_sd_ctrl_top/u_sd_read/rx_data_t[8]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.464      13.949         u_sd_ctrl_top/u_sd_read/rx_data_t [8]
                                                                                   u_sd_ctrl_top/u_sd_read/N273[9]_1/I1 (GTP_LUT2)
                                   td                    0.250      14.199 r       u_sd_ctrl_top/u_sd_read/N273[9]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      14.199         u_sd_ctrl_top/u_sd_read/N273 [9]
                                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[9]/D (GTP_DFF_CE)

 Data arrival time                                                  14.199         Logic Levels: 1  
                                                                                   Logic: 0.573ns(55.256%), Route: 0.464ns(44.744%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      12.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771      13.162         clk_50m_180deg   
                                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[9]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      13.162                          
 clock uncertainty                                       0.000      13.162                          

 Hold time                                               0.039      13.201                          

 Data required time                                                 13.201                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.201                          
 Data arrival time                                                  14.199                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.998                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_read_photo/ddr_wr_cnt[1]/CLK (GTP_DFF_CE)
Endpoint    : u_sd_read_photo/ddr_flow_cnt_reg[0]/CE (GTP_DFF_PE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.555
  Launch Clock Delay      :  3.555
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                           r       u_sd_read_photo/ddr_wr_cnt[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       3.884 r       u_sd_read_photo/ddr_wr_cnt[1]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.605       4.489         u_sd_read_photo/ddr_wr_cnt [1]
                                                                                   u_sd_read_photo/N110_8/I0 (GTP_LUT5)
                                   td                    0.308       4.797 f       u_sd_read_photo/N110_8/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       5.261         u_sd_read_photo/_N40448
                                                                                   u_sd_read_photo/N110_21/I0 (GTP_LUT5)
                                   td                    0.185       5.446 r       u_sd_read_photo/N110_21/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       5.910         u_sd_read_photo/_N40461
                                                                                   u_sd_read_photo/N110_24/I3 (GTP_LUT4)
                                   td                    0.185       6.095 r       u_sd_read_photo/N110_24/Z (GTP_LUT4)
                                   net (fanout=24)       0.870       6.965         u_sd_read_photo/N110
                                                                                   u_sd_read_photo/N319/I0 (GTP_LUT2)
                                   td                    0.185       7.150 r       u_sd_read_photo/N319/Z (GTP_LUT2)
                                   net (fanout=2)        0.553       7.703         u_sd_read_photo/N319
                                                                                   u_sd_read_photo/N323_3/I1 (GTP_LUT4)
                                   td                    0.172       7.875 f       u_sd_read_photo/N323_3/Z (GTP_LUT4)
                                   net (fanout=3)        0.464       8.339         u_sd_read_photo/N323
                                                                           f       u_sd_read_photo/ddr_flow_cnt_reg[0]/CE (GTP_DFF_PE)

 Data arrival time                                                   8.339         Logic Levels: 5  
                                                                                   Logic: 1.364ns(28.512%), Route: 3.420ns(71.488%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159      23.555         clk_50m          
                                                                           r       u_sd_read_photo/ddr_flow_cnt_reg[0]/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000      23.555                          
 clock uncertainty                                      -0.150      23.405                          

 Setup time                                             -0.542      22.863                          

 Data required time                                                 22.863                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.863                          
 Data arrival time                                                   8.339                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.524                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_read_photo/ddr_wr_cnt[1]/CLK (GTP_DFF_CE)
Endpoint    : u_sd_read_photo/ddr_flow_cnt_reg[1]/CE (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.555
  Launch Clock Delay      :  3.555
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                           r       u_sd_read_photo/ddr_wr_cnt[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       3.884 r       u_sd_read_photo/ddr_wr_cnt[1]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.605       4.489         u_sd_read_photo/ddr_wr_cnt [1]
                                                                                   u_sd_read_photo/N110_8/I0 (GTP_LUT5)
                                   td                    0.308       4.797 f       u_sd_read_photo/N110_8/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       5.261         u_sd_read_photo/_N40448
                                                                                   u_sd_read_photo/N110_21/I0 (GTP_LUT5)
                                   td                    0.185       5.446 r       u_sd_read_photo/N110_21/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       5.910         u_sd_read_photo/_N40461
                                                                                   u_sd_read_photo/N110_24/I3 (GTP_LUT4)
                                   td                    0.185       6.095 r       u_sd_read_photo/N110_24/Z (GTP_LUT4)
                                   net (fanout=24)       0.870       6.965         u_sd_read_photo/N110
                                                                                   u_sd_read_photo/N319/I0 (GTP_LUT2)
                                   td                    0.185       7.150 r       u_sd_read_photo/N319/Z (GTP_LUT2)
                                   net (fanout=2)        0.553       7.703         u_sd_read_photo/N319
                                                                                   u_sd_read_photo/N323_3/I1 (GTP_LUT4)
                                   td                    0.172       7.875 f       u_sd_read_photo/N323_3/Z (GTP_LUT4)
                                   net (fanout=3)        0.464       8.339         u_sd_read_photo/N323
                                                                           f       u_sd_read_photo/ddr_flow_cnt_reg[1]/CE (GTP_DFF_CE)

 Data arrival time                                                   8.339         Logic Levels: 5  
                                                                                   Logic: 1.364ns(28.512%), Route: 3.420ns(71.488%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159      23.555         clk_50m          
                                                                           r       u_sd_read_photo/ddr_flow_cnt_reg[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      23.555                          
 clock uncertainty                                      -0.150      23.405                          

 Setup time                                             -0.542      22.863                          

 Data required time                                                 22.863                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.863                          
 Data arrival time                                                   8.339                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.524                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_read_photo/ddr_wr_cnt[1]/CLK (GTP_DFF_CE)
Endpoint    : u_sd_read_photo/ddr_flow_cnt_reg[2]/CE (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.555
  Launch Clock Delay      :  3.555
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                           r       u_sd_read_photo/ddr_wr_cnt[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       3.884 r       u_sd_read_photo/ddr_wr_cnt[1]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.605       4.489         u_sd_read_photo/ddr_wr_cnt [1]
                                                                                   u_sd_read_photo/N110_8/I0 (GTP_LUT5)
                                   td                    0.308       4.797 f       u_sd_read_photo/N110_8/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       5.261         u_sd_read_photo/_N40448
                                                                                   u_sd_read_photo/N110_21/I0 (GTP_LUT5)
                                   td                    0.185       5.446 r       u_sd_read_photo/N110_21/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       5.910         u_sd_read_photo/_N40461
                                                                                   u_sd_read_photo/N110_24/I3 (GTP_LUT4)
                                   td                    0.185       6.095 r       u_sd_read_photo/N110_24/Z (GTP_LUT4)
                                   net (fanout=24)       0.870       6.965         u_sd_read_photo/N110
                                                                                   u_sd_read_photo/N319/I0 (GTP_LUT2)
                                   td                    0.185       7.150 r       u_sd_read_photo/N319/Z (GTP_LUT2)
                                   net (fanout=2)        0.553       7.703         u_sd_read_photo/N319
                                                                                   u_sd_read_photo/N323_3/I1 (GTP_LUT4)
                                   td                    0.172       7.875 f       u_sd_read_photo/N323_3/Z (GTP_LUT4)
                                   net (fanout=3)        0.464       8.339         u_sd_read_photo/N323
                                                                           f       u_sd_read_photo/ddr_flow_cnt_reg[2]/CE (GTP_DFF_CE)

 Data arrival time                                                   8.339         Logic Levels: 5  
                                                                                   Logic: 1.364ns(28.512%), Route: 3.420ns(71.488%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159      23.555         clk_50m          
                                                                           r       u_sd_read_photo/ddr_flow_cnt_reg[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      23.555                          
 clock uncertainty                                      -0.150      23.405                          

 Setup time                                             -0.542      22.863                          

 Data required time                                                 22.863                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.863                          
 Data arrival time                                                   8.339                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.524                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_read_photo/rgb888_data[3]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.069
  Launch Clock Delay      :  3.555
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                           r       u_sd_read_photo/rgb888_data[3]/CLK (GTP_DFF_CE)

                                   tco                   0.323       3.878 f       u_sd_read_photo/rgb888_data[3]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.978       4.856         wr_data[0]       
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)

 Data arrival time                                                   4.856         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.673       4.069         clk_50m          
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.069                          
 clock uncertainty                                       0.000       4.069                          

 Hold time                                               0.137       4.206                          

 Data required time                                                  4.206                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.206                          
 Data arrival time                                                   4.856                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.650                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_read_photo/rgb888_data[4]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.069
  Launch Clock Delay      :  3.555
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                           r       u_sd_read_photo/rgb888_data[4]/CLK (GTP_DFF_CE)

                                   tco                   0.323       3.878 f       u_sd_read_photo/rgb888_data[4]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.978       4.856         wr_data[1]       
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)

 Data arrival time                                                   4.856         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.673       4.069         clk_50m          
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.069                          
 clock uncertainty                                       0.000       4.069                          

 Hold time                                               0.137       4.206                          

 Data required time                                                  4.206                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.206                          
 Data arrival time                                                   4.856                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.650                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_read_photo/rgb888_data[5]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.069
  Launch Clock Delay      :  3.555
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                           r       u_sd_read_photo/rgb888_data[5]/CLK (GTP_DFF_CE)

                                   tco                   0.323       3.878 f       u_sd_read_photo/rgb888_data[5]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.978       4.856         wr_data[2]       
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)

 Data arrival time                                                   4.856         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.673       4.069         clk_50m          
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.069                          
 clock uncertainty                                       0.000       4.069                          

 Hold time                                               0.137       4.206                          

 Data required time                                                  4.206                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.206                          
 Data arrival time                                                   4.856                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.650                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/D (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.751
  Launch Clock Delay      :  8.234
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      12.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159      13.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      14.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      14.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      15.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      15.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146      18.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/CLK (GTP_DFF_C)

                                   tco                   0.329      18.563 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/Q (GTP_DFF_C)
                                   net (fanout=8)        0.730      19.293         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/I0 (GTP_LUT2)
                                   td                    0.217      19.510 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/Z (GTP_LUT2)
                                   net (fanout=6)        0.693      20.203         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
                                                                                   _N6519_inv/I0 (GTP_LUT5)
                                   td                    0.185      20.388 r       _N6519_inv/Z (GTP_LUT5)
                                   net (fanout=8)        0.730      21.118         _N6519           
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      21.351 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.351         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4901
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.381 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.381         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4902
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.411 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.411         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4903
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.441 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.441         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4904
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.471 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.471         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4905
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.501 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.501         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4906
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.236      21.737 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_7/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.737         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N235 [7]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/D (GTP_DFF_CE)

 Data arrival time                                                  21.737         Logic Levels: 4  
                                                                                   Logic: 1.350ns(38.538%), Route: 2.153ns(61.462%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159      23.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      23.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196      25.751         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      25.751                          
 clock uncertainty                                      -0.150      25.601                          

 Setup time                                              0.034      25.635                          

 Data required time                                                 25.635                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.635                          
 Data arrival time                                                  21.737                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.898                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/D (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.751
  Launch Clock Delay      :  8.234
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      12.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159      13.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      14.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      14.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      15.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      15.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146      18.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/CLK (GTP_DFF_C)

                                   tco                   0.329      18.563 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/Q (GTP_DFF_C)
                                   net (fanout=8)        0.730      19.293         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/I0 (GTP_LUT2)
                                   td                    0.217      19.510 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/Z (GTP_LUT2)
                                   net (fanout=6)        0.693      20.203         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
                                                                                   _N6519_inv/I0 (GTP_LUT5)
                                   td                    0.185      20.388 r       _N6519_inv/Z (GTP_LUT5)
                                   net (fanout=8)        0.730      21.118         _N6519           
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      21.351 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.351         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4901
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.381 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.381         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4902
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.411 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.411         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4903
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.441 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.441         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4904
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.471 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.471         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4905
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.236      21.707 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_6/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.707         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N235 [6]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/D (GTP_DFF_CE)

 Data arrival time                                                  21.707         Logic Levels: 4  
                                                                                   Logic: 1.320ns(38.007%), Route: 2.153ns(61.993%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159      23.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      23.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196      25.751         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      25.751                          
 clock uncertainty                                      -0.150      25.601                          

 Setup time                                              0.034      25.635                          

 Data required time                                                 25.635                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.635                          
 Data arrival time                                                  21.707                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.928                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[5]/D (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.751
  Launch Clock Delay      :  8.234
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      12.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159      13.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      14.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      14.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      15.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      15.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146      18.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/CLK (GTP_DFF_C)

                                   tco                   0.329      18.563 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/Q (GTP_DFF_C)
                                   net (fanout=8)        0.730      19.293         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/I0 (GTP_LUT2)
                                   td                    0.217      19.510 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/Z (GTP_LUT2)
                                   net (fanout=6)        0.693      20.203         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
                                                                                   _N6519_inv/I0 (GTP_LUT5)
                                   td                    0.185      20.388 r       _N6519_inv/Z (GTP_LUT5)
                                   net (fanout=8)        0.730      21.118         _N6519           
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      21.351 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.351         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4901
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.381 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.381         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4902
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.411 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.411         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4903
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.441 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.441         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4904
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236      21.677 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.677         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N235 [5]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[5]/D (GTP_DFF_CE)

 Data arrival time                                                  21.677         Logic Levels: 4  
                                                                                   Logic: 1.290ns(37.467%), Route: 2.153ns(62.533%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159      23.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      23.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196      25.751         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[5]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      25.751                          
 clock uncertainty                                      -0.150      25.601                          

 Setup time                                              0.034      25.635                          

 Data required time                                                 25.635                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.635                          
 Data arrival time                                                  21.677                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.958                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.751
  Launch Clock Delay      :  8.234
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159      23.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      23.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      24.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      24.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      25.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      25.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146      28.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/CLK (GTP_DFF_C)

                                   tco                   0.323      28.557 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      29.021         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/wrlvl_error_tmp [0]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N9/I0 (GTP_LUT2)
                                   td                    0.215      29.236 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N9/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      29.236         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/wrlvl_error
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/D (GTP_DFF_C)

 Data arrival time                                                  29.236         Logic Levels: 1  
                                                                                   Logic: 0.538ns(53.693%), Route: 0.464ns(46.307%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159      23.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      23.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196      25.751         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      25.751                          
 clock uncertainty                                       0.150      25.901                          

 Hold time                                               0.047      25.948                          

 Data required time                                                 25.948                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.948                          
 Data arrival time                                                  29.236                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.288                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/D (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.751
  Launch Clock Delay      :  8.234
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159      23.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      23.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      24.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      24.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      25.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      25.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146      28.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/CLK (GTP_DFF_C)

                                   tco                   0.323      28.557 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/Q (GTP_DFF_C)
                                   net (fanout=8)        0.730      29.287         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_fsm[3:0]_67_3/I3 (GTP_LUT5)
                                   td                    0.215      29.502 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_fsm[3:0]_67_3/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      29.502         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N26
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/D (GTP_DFF_CE)

 Data arrival time                                                  29.502         Logic Levels: 1  
                                                                                   Logic: 0.538ns(42.429%), Route: 0.730ns(57.571%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159      23.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      23.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196      25.751         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      25.751                          
 clock uncertainty                                       0.150      25.901                          

 Hold time                                               0.047      25.948                          

 Data required time                                                 25.948                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.948                          
 Data arrival time                                                  29.502                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.554                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/D (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.751
  Launch Clock Delay      :  8.234
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159      23.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      23.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      24.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      24.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      25.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      25.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146      28.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/CLK (GTP_DFF_C)

                                   tco                   0.323      28.557 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/Q (GTP_DFF_C)
                                   net (fanout=8)        0.730      29.287         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_fsm[3:0]_37/I3 (GTP_LUT5)
                                   td                    0.215      29.502 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_fsm[3:0]_37/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      29.502         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N36
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/D (GTP_DFF_CE)

 Data arrival time                                                  29.502         Logic Levels: 1  
                                                                                   Logic: 0.538ns(42.429%), Route: 0.730ns(57.571%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159      23.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      23.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196      25.751         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      25.751                          
 clock uncertainty                                       0.150      25.901                          

 Hold time                                               0.047      25.948                          

 Data required time                                                 25.948                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.948                          
 Data arrival time                                                  29.502                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.554                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/res_en/CLK (GTP_DFF_C)
Endpoint    : u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[0]/CE (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.393  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.555
  Launch Clock Delay      :  3.162
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      12.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771      13.162         clk_50m_180deg   
                                                                           r       u_sd_ctrl_top/u_sd_read/res_en/CLK (GTP_DFF_C)

                                   tco                   0.329      13.491 r       u_sd_ctrl_top/u_sd_read/res_en/Q (GTP_DFF_C)
                                   net (fanout=4)        0.641      14.132         u_sd_ctrl_top/u_sd_read/res_en
                                                                                   u_sd_ctrl_top/u_sd_read/N385_2/I1 (GTP_LUT5M)
                                   td                    0.433      14.565 f       u_sd_ctrl_top/u_sd_read/N385_2/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464      15.029         u_sd_ctrl_top/u_sd_read/_N40486
                                                                                   u_sd_ctrl_top/u_sd_read/N388/I0 (GTP_LUT5)
                                   td                    0.172      15.201 f       u_sd_ctrl_top/u_sd_read/N388/Z (GTP_LUT5)
                                   net (fanout=4)        0.464      15.665         u_sd_ctrl_top/u_sd_read/N388
                                                                           f       u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[0]/CE (GTP_DFF_CE)

 Data arrival time                                                  15.665         Logic Levels: 2  
                                                                                   Logic: 0.934ns(37.315%), Route: 1.569ns(62.685%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159      23.555         clk_50m          
                                                                           r       u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      23.555                          
 clock uncertainty                                      -0.150      23.405                          

 Setup time                                             -0.542      22.863                          

 Data required time                                                 22.863                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.863                          
 Data arrival time                                                  15.665                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.198                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/res_en/CLK (GTP_DFF_C)
Endpoint    : u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[1]/CE (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.393  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.555
  Launch Clock Delay      :  3.162
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      12.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771      13.162         clk_50m_180deg   
                                                                           r       u_sd_ctrl_top/u_sd_read/res_en/CLK (GTP_DFF_C)

                                   tco                   0.329      13.491 r       u_sd_ctrl_top/u_sd_read/res_en/Q (GTP_DFF_C)
                                   net (fanout=4)        0.641      14.132         u_sd_ctrl_top/u_sd_read/res_en
                                                                                   u_sd_ctrl_top/u_sd_read/N385_2/I1 (GTP_LUT5M)
                                   td                    0.433      14.565 f       u_sd_ctrl_top/u_sd_read/N385_2/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464      15.029         u_sd_ctrl_top/u_sd_read/_N40486
                                                                                   u_sd_ctrl_top/u_sd_read/N388/I0 (GTP_LUT5)
                                   td                    0.172      15.201 f       u_sd_ctrl_top/u_sd_read/N388/Z (GTP_LUT5)
                                   net (fanout=4)        0.464      15.665         u_sd_ctrl_top/u_sd_read/N388
                                                                           f       u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[1]/CE (GTP_DFF_CE)

 Data arrival time                                                  15.665         Logic Levels: 2  
                                                                                   Logic: 0.934ns(37.315%), Route: 1.569ns(62.685%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159      23.555         clk_50m          
                                                                           r       u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      23.555                          
 clock uncertainty                                      -0.150      23.405                          

 Setup time                                             -0.542      22.863                          

 Data required time                                                 22.863                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.863                          
 Data arrival time                                                  15.665                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.198                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/res_en/CLK (GTP_DFF_C)
Endpoint    : u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[2]/CE (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.393  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.555
  Launch Clock Delay      :  3.162
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      12.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771      13.162         clk_50m_180deg   
                                                                           r       u_sd_ctrl_top/u_sd_read/res_en/CLK (GTP_DFF_C)

                                   tco                   0.329      13.491 r       u_sd_ctrl_top/u_sd_read/res_en/Q (GTP_DFF_C)
                                   net (fanout=4)        0.641      14.132         u_sd_ctrl_top/u_sd_read/res_en
                                                                                   u_sd_ctrl_top/u_sd_read/N385_2/I1 (GTP_LUT5M)
                                   td                    0.433      14.565 f       u_sd_ctrl_top/u_sd_read/N385_2/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464      15.029         u_sd_ctrl_top/u_sd_read/_N40486
                                                                                   u_sd_ctrl_top/u_sd_read/N388/I0 (GTP_LUT5)
                                   td                    0.172      15.201 f       u_sd_ctrl_top/u_sd_read/N388/Z (GTP_LUT5)
                                   net (fanout=4)        0.464      15.665         u_sd_ctrl_top/u_sd_read/N388
                                                                           f       u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[2]/CE (GTP_DFF_CE)

 Data arrival time                                                  15.665         Logic Levels: 2  
                                                                                   Logic: 0.934ns(37.315%), Route: 1.569ns(62.685%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159      23.555         clk_50m          
                                                                           r       u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      23.555                          
 clock uncertainty                                      -0.150      23.405                          

 Setup time                                             -0.542      22.863                          

 Data required time                                                 22.863                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.863                          
 Data arrival time                                                  15.665                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.198                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_data_t[15]/CLK (GTP_DFF_CE)
Endpoint    : u_sd_ctrl_top/u_sd_read/rd_val_data[15]/D (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.393  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.555
  Launch Clock Delay      :  3.162
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      12.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771      13.162         clk_50m_180deg   
                                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[15]/CLK (GTP_DFF_CE)

                                   tco                   0.323      13.485 f       u_sd_ctrl_top/u_sd_read/rx_data_t[15]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.464      13.949         u_sd_ctrl_top/u_sd_read/rx_data_t [15]
                                                                           f       u_sd_ctrl_top/u_sd_read/rd_val_data[15]/D (GTP_DFF_CE)

 Data arrival time                                                  13.949         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                           r       u_sd_ctrl_top/u_sd_read/rd_val_data[15]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.555                          
 clock uncertainty                                       0.150       3.705                          

 Hold time                                               0.047       3.752                          

 Data required time                                                  3.752                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.752                          
 Data arrival time                                                  13.949                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.197                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_data_t[2]/CLK (GTP_DFF_CE)
Endpoint    : u_sd_ctrl_top/u_sd_read/rd_val_data[2]/D (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.393  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.555
  Launch Clock Delay      :  3.162
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      12.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771      13.162         clk_50m_180deg   
                                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[2]/CLK (GTP_DFF_CE)

                                   tco                   0.323      13.485 f       u_sd_ctrl_top/u_sd_read/rx_data_t[2]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553      14.038         u_sd_ctrl_top/u_sd_read/rx_data_t [2]
                                                                           f       u_sd_ctrl_top/u_sd_read/rd_val_data[2]/D (GTP_DFF_CE)

 Data arrival time                                                  14.038         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                           r       u_sd_ctrl_top/u_sd_read/rd_val_data[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.555                          
 clock uncertainty                                       0.150       3.705                          

 Hold time                                               0.047       3.752                          

 Data required time                                                  3.752                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.752                          
 Data arrival time                                                  14.038                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.286                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_data_t[3]/CLK (GTP_DFF_CE)
Endpoint    : u_sd_ctrl_top/u_sd_read/rd_val_data[3]/D (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.393  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.555
  Launch Clock Delay      :  3.162
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      12.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771      13.162         clk_50m_180deg   
                                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[3]/CLK (GTP_DFF_CE)

                                   tco                   0.323      13.485 f       u_sd_ctrl_top/u_sd_read/rx_data_t[3]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553      14.038         u_sd_ctrl_top/u_sd_read/rx_data_t [3]
                                                                           f       u_sd_ctrl_top/u_sd_read/rd_val_data[3]/D (GTP_DFF_CE)

 Data arrival time                                                  14.038         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                           r       u_sd_ctrl_top/u_sd_read/rd_val_data[3]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.555                          
 clock uncertainty                                       0.150       3.705                          

 Hold time                                               0.047       3.752                          

 Data required time                                                  3.752                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.752                          
 Data arrival time                                                  14.038                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.286                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/R (GTP_DFF_R)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.133  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.313
  Launch Clock Delay      :  3.446
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        26.666      26.666 r                        
 sys_clk                                                 0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000      26.666         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      27.877 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      28.968         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      29.059 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=193)      1.053      30.112         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)

                                   tco                   0.323      30.435 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/Q (GTP_DFF_P)
                                   net (fanout=88)       0.913      31.348         u_hdmi_top/u_rgb2dvi_0/reset
                                                                           f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/R (GTP_DFF_R)

 Data arrival time                                                  31.348         Logic Levels: 0  
                                                                                   Logic: 0.323ns(26.133%), Route: 0.913ns(73.867%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                        29.326      29.326 r                        
 sys_clk                                                 0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.000      29.326         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      30.537 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      31.628         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098      31.726 r       u_pll_clk/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=60)       0.913      32.639         pixel_clk_5x     
                                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      32.639                          
 clock uncertainty                                      -0.150      32.489                          

 Setup time                                             -0.346      32.143                          

 Data required time                                                 32.143                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.143                          
 Data arrival time                                                  31.348                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.795                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[1]/R (GTP_DFF_R)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.133  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.313
  Launch Clock Delay      :  3.446
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        26.666      26.666 r                        
 sys_clk                                                 0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000      26.666         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      27.877 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      28.968         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      29.059 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=193)      1.053      30.112         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)

                                   tco                   0.323      30.435 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/Q (GTP_DFF_P)
                                   net (fanout=88)       0.913      31.348         u_hdmi_top/u_rgb2dvi_0/reset
                                                                           f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[1]/R (GTP_DFF_R)

 Data arrival time                                                  31.348         Logic Levels: 0  
                                                                                   Logic: 0.323ns(26.133%), Route: 0.913ns(73.867%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                        29.326      29.326 r                        
 sys_clk                                                 0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.000      29.326         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      30.537 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      31.628         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098      31.726 r       u_pll_clk/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=60)       0.913      32.639         pixel_clk_5x     
                                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[1]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      32.639                          
 clock uncertainty                                      -0.150      32.489                          

 Setup time                                             -0.346      32.143                          

 Data required time                                                 32.143                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.143                          
 Data arrival time                                                  31.348                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.795                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[2]/R (GTP_DFF_R)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.133  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.313
  Launch Clock Delay      :  3.446
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        26.666      26.666 r                        
 sys_clk                                                 0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000      26.666         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      27.877 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      28.968         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      29.059 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=193)      1.053      30.112         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)

                                   tco                   0.323      30.435 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/Q (GTP_DFF_P)
                                   net (fanout=88)       0.913      31.348         u_hdmi_top/u_rgb2dvi_0/reset
                                                                           f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[2]/R (GTP_DFF_R)

 Data arrival time                                                  31.348         Logic Levels: 0  
                                                                                   Logic: 0.323ns(26.133%), Route: 0.913ns(73.867%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                        29.326      29.326 r                        
 sys_clk                                                 0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.000      29.326         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      30.537 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      31.628         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098      31.726 r       u_pll_clk/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=60)       0.913      32.639         pixel_clk_5x     
                                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[2]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      32.639                          
 clock uncertainty                                      -0.150      32.489                          

 Setup time                                             -0.346      32.143                          

 Data required time                                                 32.143                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.143                          
 Data arrival time                                                  31.348                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.795                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[8]/CLK (GTP_DFF_C)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[4]/D (GTP_DFF_R)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.133  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.313
  Launch Clock Delay      :  3.446
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=193)      1.053       3.446         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[8]/CLK (GTP_DFF_C)

                                   tco                   0.323       3.769 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[8]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       4.233         u_hdmi_top/u_rgb2dvi_0/red_10bit [8]
                                                                                   u_hdmi_top/u_rgb2dvi_0/serializer_r/N41[4]_1/I0 (GTP_LUT4)
                                   td                    0.325       4.558 f       u_hdmi_top/u_rgb2dvi_0/serializer_r/N41[4]_1/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       4.558         u_hdmi_top/u_rgb2dvi_0/serializer_r/N41 [4]
                                                                           f       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[4]/D (GTP_DFF_R)

 Data arrival time                                                   4.558         Logic Levels: 1  
                                                                                   Logic: 0.648ns(58.273%), Route: 0.464ns(41.727%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.400 r       u_pll_clk/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=60)       0.913       3.313         pixel_clk_5x     
                                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[4]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.313                          
 clock uncertainty                                       0.150       3.463                          

 Hold time                                               0.047       3.510                          

 Data required time                                                  3.510                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.510                          
 Data arrival time                                                   4.558                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.048                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[1]/CLK (GTP_DFF_C)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[0]/D (GTP_DFF_R)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.133  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.313
  Launch Clock Delay      :  3.446
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=193)      1.053       3.446         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       3.769 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       4.233         u_hdmi_top/u_rgb2dvi_0/red_10bit [1]
                                                                                   u_hdmi_top/u_rgb2dvi_0/serializer_r/N42[0]/I0 (GTP_LUT5)
                                   td                    0.340       4.573 f       u_hdmi_top/u_rgb2dvi_0/serializer_r/N42[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       4.573         u_hdmi_top/u_rgb2dvi_0/serializer_r/N42 [0]
                                                                           f       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[0]/D (GTP_DFF_R)

 Data arrival time                                                   4.573         Logic Levels: 1  
                                                                                   Logic: 0.663ns(58.829%), Route: 0.464ns(41.171%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.400 r       u_pll_clk/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=60)       0.913       3.313         pixel_clk_5x     
                                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.313                          
 clock uncertainty                                       0.150       3.463                          

 Hold time                                               0.047       3.510                          

 Data required time                                                  3.510                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.510                          
 Data arrival time                                                   4.573                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.063                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[3]/CLK (GTP_DFF_C)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[1]/D (GTP_DFF_R)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.133  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.313
  Launch Clock Delay      :  3.446
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=193)      1.053       3.446         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[3]/CLK (GTP_DFF_C)

                                   tco                   0.323       3.769 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[3]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       4.233         u_hdmi_top/u_rgb2dvi_0/red_10bit [3]
                                                                                   u_hdmi_top/u_rgb2dvi_0/serializer_r/N42[1]/I0 (GTP_LUT5)
                                   td                    0.340       4.573 f       u_hdmi_top/u_rgb2dvi_0/serializer_r/N42[1]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       4.573         u_hdmi_top/u_rgb2dvi_0/serializer_r/N42 [1]
                                                                           f       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[1]/D (GTP_DFF_R)

 Data arrival time                                                   4.573         Logic Levels: 1  
                                                                                   Logic: 0.663ns(58.829%), Route: 0.464ns(41.171%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.400 r       u_pll_clk/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=60)       0.913       3.313         pixel_clk_5x     
                                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[1]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.313                          
 clock uncertainty                                       0.150       3.463                          

 Hold time                                               0.047       3.510                          

 Data required time                                                  3.510                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.510                          
 Data arrival time                                                   4.573                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.063                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/CLK (GTP_DFF_R)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_ogddr_n/DI[0] (GTP_OSERDES)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.627  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.940
  Launch Clock Delay      :  3.313
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.400 r       u_pll_clk/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=60)       0.913       3.313         pixel_clk_5x     
                                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       3.642 r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553       4.195         u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift [0]
                                                                                   u_hdmi_top/u_rgb2dvi_0/serializer_b/N29/I0 (GTP_LUT1)
                                   td                    0.172       4.367 f       u_hdmi_top/u_rgb2dvi_0/serializer_b/N29/Z (GTP_LUT1)
                                   net (fanout=1)        1.091       5.458         u_hdmi_top/u_rgb2dvi_0/serializer_b/N29
                                                                           f       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_ogddr_n/DI[0] (GTP_OSERDES)

 Data arrival time                                                   5.458         Logic Levels: 1  
                                                                                   Logic: 0.501ns(23.357%), Route: 1.644ns(76.643%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         2.666       2.666 r                        
 sys_clk                                                 0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.666         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.877 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       4.968         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       5.066 r       u_pll_clk/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=60)       1.540       6.606         pixel_clk_5x     
                                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_ogddr_n/RCLK (GTP_OSERDES)
 clock pessimism                                         0.000       6.606                          
 clock uncertainty                                      -0.150       6.456                          

 Setup time                                             -0.060       6.396                          

 Data required time                                                  6.396                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.396                          
 Data arrival time                                                   5.458                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.938                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/CLK (GTP_DFF_R)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_ogddr_n/DI[1] (GTP_OSERDES)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.627  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.940
  Launch Clock Delay      :  3.313
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.400 r       u_pll_clk/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=60)       0.913       3.313         pixel_clk_5x     
                                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       3.642 r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553       4.195         u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift [0]
                                                                                   u_hdmi_top/u_rgb2dvi_0/serializer_b/N28/I0 (GTP_LUT1)
                                   td                    0.172       4.367 f       u_hdmi_top/u_rgb2dvi_0/serializer_b/N28/Z (GTP_LUT1)
                                   net (fanout=1)        1.091       5.458         u_hdmi_top/u_rgb2dvi_0/serializer_b/N28
                                                                           f       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_ogddr_n/DI[1] (GTP_OSERDES)

 Data arrival time                                                   5.458         Logic Levels: 1  
                                                                                   Logic: 0.501ns(23.357%), Route: 1.644ns(76.643%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         2.666       2.666 r                        
 sys_clk                                                 0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.666         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.877 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       4.968         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       5.066 r       u_pll_clk/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=60)       1.540       6.606         pixel_clk_5x     
                                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_ogddr_n/RCLK (GTP_OSERDES)
 clock pessimism                                         0.000       6.606                          
 clock uncertainty                                      -0.150       6.456                          

 Setup time                                             -0.060       6.396                          

 Data required time                                                  6.396                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.396                          
 Data arrival time                                                   5.458                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.938                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/CLK (GTP_DFF_R)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_ogddr_n/DI[0] (GTP_OSERDES)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.627  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.940
  Launch Clock Delay      :  3.313
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.400 r       u_pll_clk/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=60)       0.913       3.313         pixel_clk_5x     
                                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       3.642 r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553       4.195         u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift [0]
                                                                                   u_hdmi_top/u_rgb2dvi_0/serializer_clk/N29/I0 (GTP_LUT1)
                                   td                    0.172       4.367 f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/N29/Z (GTP_LUT1)
                                   net (fanout=1)        1.091       5.458         u_hdmi_top/u_rgb2dvi_0/serializer_clk/N29
                                                                           f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_ogddr_n/DI[0] (GTP_OSERDES)

 Data arrival time                                                   5.458         Logic Levels: 1  
                                                                                   Logic: 0.501ns(23.357%), Route: 1.644ns(76.643%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         2.666       2.666 r                        
 sys_clk                                                 0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.666         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.877 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       4.968         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       5.066 r       u_pll_clk/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=60)       1.540       6.606         pixel_clk_5x     
                                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_ogddr_n/RCLK (GTP_OSERDES)
 clock pessimism                                         0.000       6.606                          
 clock uncertainty                                      -0.150       6.456                          

 Setup time                                             -0.060       6.396                          

 Data required time                                                  6.396                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.396                          
 Data arrival time                                                   5.458                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.938                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/CLK (GTP_DFF_R)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_ogddr_p/DI[0] (GTP_OSERDES)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.627  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.940
  Launch Clock Delay      :  3.313
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.400 r       u_pll_clk/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=60)       0.913       3.313         pixel_clk_5x     
                                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/CLK (GTP_DFF_R)

                                   tco                   0.323       3.636 f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/Q (GTP_DFF_R)
                                   net (fanout=2)        1.180       4.816         u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift [0]
                                                                           f       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_ogddr_p/DI[0] (GTP_OSERDES)

 Data arrival time                                                   4.816         Logic Levels: 0  
                                                                                   Logic: 0.323ns(21.490%), Route: 1.180ns(78.510%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.400 r       u_pll_clk/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=60)       1.540       3.940         pixel_clk_5x     
                                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_ogddr_p/RCLK (GTP_OSERDES)
 clock pessimism                                         0.000       3.940                          
 clock uncertainty                                       0.000       3.940                          

 Hold time                                               0.004       3.944                          

 Data required time                                                  3.944                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.944                          
 Data arrival time                                                   4.816                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.872                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/CLK (GTP_DFF_R)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_ogddr_p/DI[1] (GTP_OSERDES)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.627  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.940
  Launch Clock Delay      :  3.313
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.400 r       u_pll_clk/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=60)       0.913       3.313         pixel_clk_5x     
                                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/CLK (GTP_DFF_R)

                                   tco                   0.323       3.636 f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/Q (GTP_DFF_R)
                                   net (fanout=2)        1.180       4.816         u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift [0]
                                                                           f       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_ogddr_p/DI[1] (GTP_OSERDES)

 Data arrival time                                                   4.816         Logic Levels: 0  
                                                                                   Logic: 0.323ns(21.490%), Route: 1.180ns(78.510%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.400 r       u_pll_clk/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=60)       1.540       3.940         pixel_clk_5x     
                                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_ogddr_p/RCLK (GTP_OSERDES)
 clock pessimism                                         0.000       3.940                          
 clock uncertainty                                       0.000       3.940                          

 Hold time                                               0.004       3.944                          

 Data required time                                                  3.944                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.944                          
 Data arrival time                                                   4.816                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.872                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/CLK (GTP_DFF_R)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_ogddr_p/DI[0] (GTP_OSERDES)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.627  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.940
  Launch Clock Delay      :  3.313
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.400 r       u_pll_clk/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=60)       0.913       3.313         pixel_clk_5x     
                                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/CLK (GTP_DFF_R)

                                   tco                   0.323       3.636 f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/Q (GTP_DFF_R)
                                   net (fanout=2)        1.180       4.816         u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift [0]
                                                                           f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_ogddr_p/DI[0] (GTP_OSERDES)

 Data arrival time                                                   4.816         Logic Levels: 0  
                                                                                   Logic: 0.323ns(21.490%), Route: 1.180ns(78.510%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       2.400 r       u_pll_clk/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=60)       1.540       3.940         pixel_clk_5x     
                                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_ogddr_p/RCLK (GTP_OSERDES)
 clock pessimism                                         0.000       3.940                          
 clock uncertainty                                       0.000       3.940                          

 Hold time                                               0.004       3.944                          

 Data required time                                                  3.944                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.944                          
 Data arrival time                                                   4.816                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.872                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.788  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.446
  Launch Clock Delay      :  8.234
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 sys_clk                                                 0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      50.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      51.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      52.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      52.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159      53.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      53.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      54.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      54.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      55.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      55.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146      58.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.329      58.563 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      59.027         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [0]
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                  59.027         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        53.332      53.332 r                        
 sys_clk                                                 0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.000      53.332         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      54.543 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      55.634         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      55.725 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=193)      1.053      56.778         pixel_clk        
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      56.778                          
 clock uncertainty                                      -0.150      56.628                          

 Setup time                                              0.034      56.662                          

 Data required time                                                 56.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 56.662                          
 Data arrival time                                                  59.027                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.365                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.788  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.446
  Launch Clock Delay      :  8.234
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 sys_clk                                                 0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      50.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      51.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      52.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      52.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159      53.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      53.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      54.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      54.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      55.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      55.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146      58.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.329      58.563 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      59.027         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [1]
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                  59.027         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        53.332      53.332 r                        
 sys_clk                                                 0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.000      53.332         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      54.543 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      55.634         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      55.725 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=193)      1.053      56.778         pixel_clk        
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      56.778                          
 clock uncertainty                                      -0.150      56.628                          

 Setup time                                              0.034      56.662                          

 Data required time                                                 56.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 56.662                          
 Data arrival time                                                  59.027                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.365                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.788  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.446
  Launch Clock Delay      :  8.234
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 sys_clk                                                 0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      50.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      51.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      52.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      52.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159      53.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      53.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      54.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      54.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      55.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      55.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146      58.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.329      58.563 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      59.027         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [2]
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                  59.027         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        53.332      53.332 r                        
 sys_clk                                                 0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.000      53.332         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      54.543 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      55.634         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      55.725 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=193)      1.053      56.778         pixel_clk        
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      56.778                          
 clock uncertainty                                      -0.150      56.628                          

 Setup time                                              0.034      56.662                          

 Data required time                                                 56.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 56.662                          
 Data arrival time                                                  59.027                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.365                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.788  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.446
  Launch Clock Delay      :  8.234
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 sys_clk                                                 0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      42.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      42.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159      43.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      43.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      44.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      44.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      45.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      45.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146      48.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.323      48.557 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      49.021         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [0]
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                  49.021         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        39.999      39.999 r                        
 sys_clk                                                 0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.000      39.999         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.210 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      42.301         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      42.392 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=193)      1.053      43.445         pixel_clk        
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      43.445                          
 clock uncertainty                                       0.150      43.595                          

 Hold time                                               0.047      43.642                          

 Data required time                                                 43.642                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.642                          
 Data arrival time                                                  49.021                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.379                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.788  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.446
  Launch Clock Delay      :  8.234
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 sys_clk                                                 0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      42.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      42.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159      43.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      43.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      44.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      44.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      45.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      45.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146      48.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.323      48.557 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      49.021         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [1]
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                  49.021         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        39.999      39.999 r                        
 sys_clk                                                 0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.000      39.999         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.210 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      42.301         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      42.392 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=193)      1.053      43.445         pixel_clk        
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      43.445                          
 clock uncertainty                                       0.150      43.595                          

 Hold time                                               0.047      43.642                          

 Data required time                                                 43.642                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.642                          
 Data arrival time                                                  49.021                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.379                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.788  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.446
  Launch Clock Delay      :  8.234
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 sys_clk                                                 0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      42.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      42.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159      43.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      43.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      44.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      44.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      45.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      45.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146      48.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.323      48.557 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      49.021         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [2]
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                  49.021         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        39.999      39.999 r                        
 sys_clk                                                 0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.000      39.999         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.210 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      42.301         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      42.392 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=193)      1.053      43.445         pixel_clk        
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      43.445                          
 clock uncertainty                                       0.150      43.595                          

 Hold time                                               0.047      43.642                          

 Data required time                                                 43.642                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.642                          
 Data arrival time                                                  49.021                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.379                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m[0]/CLK (GTP_DFF)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[4]/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.446
  Launch Clock Delay      :  3.446
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=193)      1.053       3.446         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m[0]/CLK (GTP_DFF)

                                   tco                   0.329       3.775 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m[0]/Q (GTP_DFF)
                                   net (fanout=14)       0.802       4.577         u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m [0]
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_b/N94.eq_0/I1 (GTP_LUT5CARRY)
                                   td                    0.308       4.885 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/N94.eq_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.885         u_hdmi_top/u_rgb2dvi_0/encoder_b/N94.co [0]
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_b/N94.eq_1/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.915 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N94.eq_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       5.379         u_hdmi_top/u_rgb2dvi_0/encoder_b/N94
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_b/N95/I3 (GTP_LUT4)
                                   td                    0.185       5.564 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N95/Z (GTP_LUT4)
                                   net (fanout=7)        0.713       6.277         u_hdmi_top/u_rgb2dvi_0/encoder_b/decision2
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_b/N214/I2 (GTP_LUT3)
                                   td                    0.185       6.462 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N214/Z (GTP_LUT3)
                                   net (fanout=6)        0.693       7.155         u_hdmi_top/u_rgb2dvi_0/encoder_b/N214
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_8[1]/I2 (GTP_LUT3)
                                   td                    0.185       7.340 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_8[1]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       7.804         u_hdmi_top/u_rgb2dvi_0/encoder_b/nb11 [1]
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_7_2/I2 (GTP_LUT5CARRY)
                                   td                    0.233       8.037 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_7_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.037         u_hdmi_top/u_rgb2dvi_0/encoder_b/_N5100
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_7_3/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.273 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_7_3/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553       8.826         u_hdmi_top/u_rgb2dvi_0/encoder_b/nb12 [2]
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.fsub_3/I2 (GTP_LUT5CARRY)
                                   td                    0.233       9.059 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.059         u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.co [3]
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.089 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.089         u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.co [4]
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.325 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.fsub_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       9.789         u_hdmi_top/u_rgb2dvi_0/encoder_b/nb7 [4]
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9[4]/I3 (GTP_LUT4)
                                   td                    0.185       9.974 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9[4]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       9.974         u_hdmi_top/u_rgb2dvi_0/encoder_b/N220 [4]
                                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[4]/D (GTP_DFF_C)

 Data arrival time                                                   9.974         Logic Levels: 7  
                                                                                   Logic: 2.375ns(36.382%), Route: 4.153ns(63.618%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        13.333      13.333 r                        
 sys_clk                                                 0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.333         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.544 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      15.635         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      15.726 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=193)      1.053      16.779         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.779                          
 clock uncertainty                                      -0.150      16.629                          

 Setup time                                              0.034      16.663                          

 Data required time                                                 16.663                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.663                          
 Data arrival time                                                   9.974                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.689                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m[0]/CLK (GTP_DFF)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[3]/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.446
  Launch Clock Delay      :  3.446
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=193)      1.053       3.446         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m[0]/CLK (GTP_DFF)

                                   tco                   0.329       3.775 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m[0]/Q (GTP_DFF)
                                   net (fanout=14)       0.802       4.577         u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m [0]
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_b/N94.eq_0/I1 (GTP_LUT5CARRY)
                                   td                    0.308       4.885 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/N94.eq_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.885         u_hdmi_top/u_rgb2dvi_0/encoder_b/N94.co [0]
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_b/N94.eq_1/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.915 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N94.eq_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       5.379         u_hdmi_top/u_rgb2dvi_0/encoder_b/N94
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_b/N95/I3 (GTP_LUT4)
                                   td                    0.185       5.564 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N95/Z (GTP_LUT4)
                                   net (fanout=7)        0.713       6.277         u_hdmi_top/u_rgb2dvi_0/encoder_b/decision2
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_b/N214/I2 (GTP_LUT3)
                                   td                    0.185       6.462 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N214/Z (GTP_LUT3)
                                   net (fanout=6)        0.693       7.155         u_hdmi_top/u_rgb2dvi_0/encoder_b/N214
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_8[1]/I2 (GTP_LUT3)
                                   td                    0.185       7.340 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_8[1]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       7.804         u_hdmi_top/u_rgb2dvi_0/encoder_b/nb11 [1]
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_7_2/I2 (GTP_LUT5CARRY)
                                   td                    0.233       8.037 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_7_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.037         u_hdmi_top/u_rgb2dvi_0/encoder_b/_N5100
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_7_3/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.273 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_7_3/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553       8.826         u_hdmi_top/u_rgb2dvi_0/encoder_b/nb12 [2]
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.fsub_3/I2 (GTP_LUT5CARRY)
                                   td                    0.233       9.059 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.059         u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.co [3]
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.295 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.fsub_4/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       9.759         u_hdmi_top/u_rgb2dvi_0/encoder_b/nb7 [3]
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9[3]/I3 (GTP_LUT4)
                                   td                    0.185       9.944 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9[3]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       9.944         u_hdmi_top/u_rgb2dvi_0/encoder_b/N220 [3]
                                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[3]/D (GTP_DFF_C)

 Data arrival time                                                   9.944         Logic Levels: 7  
                                                                                   Logic: 2.345ns(36.088%), Route: 4.153ns(63.912%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        13.333      13.333 r                        
 sys_clk                                                 0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.333         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.544 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      15.635         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      15.726 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=193)      1.053      16.779         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.779                          
 clock uncertainty                                      -0.150      16.629                          

 Setup time                                              0.034      16.663                          

 Data required time                                                 16.663                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.663                          
 Data arrival time                                                   9.944                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.719                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m[0]/CLK (GTP_DFF)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_g/cnt[4]/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.446
  Launch Clock Delay      :  3.446
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=193)      1.053       3.446         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m[0]/CLK (GTP_DFF)

                                   tco                   0.329       3.775 r       u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m[0]/Q (GTP_DFF)
                                   net (fanout=14)       0.802       4.577         u_hdmi_top/u_rgb2dvi_0/encoder_g/n0q_m [0]
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_g/N97.lt_0/I1 (GTP_LUT5CARRY)
                                   td                    0.308       4.885 f       u_hdmi_top/u_rgb2dvi_0/encoder_g/N97.lt_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.885         u_hdmi_top/u_rgb2dvi_0/encoder_g/N97.co [0]
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_g/N97.lt_1/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.915 r       u_hdmi_top/u_rgb2dvi_0/encoder_g/N97.lt_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=12)       0.782       5.697         u_hdmi_top/u_rgb2dvi_0/encoder_g/N97
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_g/N244/I2 (GTP_LUT4)
                                   td                    0.217       5.914 r       u_hdmi_top/u_rgb2dvi_0/encoder_g/N244/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       6.467         u_hdmi_top/u_rgb2dvi_0/encoder_g/N244
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_g/N222_14_maj0_1/I4 (GTP_LUT5)
                                   td                    0.258       6.725 f       u_hdmi_top/u_rgb2dvi_0/encoder_g/N222_14_maj0_1/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       7.278         u_hdmi_top/u_rgb2dvi_0/encoder_g/_N4949
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_g/N222_14_maj1_3/I4 (GTP_LUT5)
                                   td                    0.185       7.463 r       u_hdmi_top/u_rgb2dvi_0/encoder_g/N222_14_maj1_3/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       8.068         u_hdmi_top/u_rgb2dvi_0/encoder_g/_N4953
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_g/N222_14_sum3_1_4/I4 (GTP_LUT5)
                                   td                    0.185       8.253 r       u_hdmi_top/u_rgb2dvi_0/encoder_g/N222_14_sum3_1_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       8.717         u_hdmi_top/u_rgb2dvi_0/encoder_g/_N39856_1_inv
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_g/N222_13_5/I2 (GTP_LUT5CARRY)
                                   td                    0.430       9.147 f       u_hdmi_top/u_rgb2dvi_0/encoder_g/N222_13_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       9.611         u_hdmi_top/u_rgb2dvi_0/encoder_g/nb0 [4]
                                                                                   u_hdmi_top/u_rgb2dvi_0/encoder_g/N220_9[4]/I2 (GTP_LUT4)
                                   td                    0.185       9.796 r       u_hdmi_top/u_rgb2dvi_0/encoder_g/N220_9[4]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       9.796         u_hdmi_top/u_rgb2dvi_0/encoder_g/N220 [4]
                                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_g/cnt[4]/D (GTP_DFF_C)

 Data arrival time                                                   9.796         Logic Levels: 7  
                                                                                   Logic: 2.127ns(33.496%), Route: 4.223ns(66.504%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        13.333      13.333 r                        
 sys_clk                                                 0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.333         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.544 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      15.635         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      15.726 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=193)      1.053      16.779         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_g/cnt[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.779                          
 clock uncertainty                                      -0.150      16.629                          

 Setup time                                              0.034      16.663                          

 Data required time                                                 16.663                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.663                          
 Data arrival time                                                   9.796                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.867                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[0]/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.446
  Launch Clock Delay      :  3.446
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=193)      1.053       3.446         pixel_clk        
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       3.769 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       4.233         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr1 [0]
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[0]/D (GTP_DFF_C)

 Data arrival time                                                   4.233         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=193)      1.053       3.446         pixel_clk        
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.446                          
 clock uncertainty                                       0.000       3.446                          

 Hold time                                               0.047       3.493                          

 Data required time                                                  3.493                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.493                          
 Data arrival time                                                   4.233                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[1]/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.446
  Launch Clock Delay      :  3.446
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=193)      1.053       3.446         pixel_clk        
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       3.769 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       4.233         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr1 [1]
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[1]/D (GTP_DFF_C)

 Data arrival time                                                   4.233         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=193)      1.053       3.446         pixel_clk        
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.446                          
 clock uncertainty                                       0.000       3.446                          

 Hold time                                               0.047       3.493                          

 Data required time                                                  3.493                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.493                          
 Data arrival time                                                   4.233                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[2]/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.446
  Launch Clock Delay      :  3.446
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=193)      1.053       3.446         pixel_clk        
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       3.769 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       4.233         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr1 [2]
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[2]/D (GTP_DFF_C)

 Data arrival time                                                   4.233         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=193)      1.053       3.446         pixel_clk        
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.446                          
 clock uncertainty                                       0.000       3.446                          

 Hold time                                               0.047       3.493                          

 Data required time                                                  3.493                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.493                          
 Data arrival time                                                   4.233                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[0]/C (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.234
  Launch Clock Delay      :  8.234
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       4.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146       8.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       8.563 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       8.563         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/I (GTP_INV)
                                   td                    0.000       8.563 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/Z (GTP_INV)
                                   net (fanout=1742)     2.373      10.936         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[0]/C (GTP_DFF_C)

 Data arrival time                                                  10.936         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.176%), Route: 2.373ns(87.824%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      12.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159      13.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      14.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      14.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      15.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      15.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146      18.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      18.234                          
 clock uncertainty                                      -0.150      18.084                          

 Recovery time                                          -0.542      17.542                          

 Data required time                                                 17.542                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.542                          
 Data arrival time                                                  10.936                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.606                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[1]/C (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.234
  Launch Clock Delay      :  8.234
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       4.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146       8.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       8.563 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       8.563         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/I (GTP_INV)
                                   td                    0.000       8.563 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/Z (GTP_INV)
                                   net (fanout=1742)     2.373      10.936         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[1]/C (GTP_DFF_C)

 Data arrival time                                                  10.936         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.176%), Route: 2.373ns(87.824%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      12.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159      13.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      14.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      14.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      15.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      15.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146      18.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      18.234                          
 clock uncertainty                                      -0.150      18.084                          

 Recovery time                                          -0.542      17.542                          

 Data required time                                                 17.542                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.542                          
 Data arrival time                                                  10.936                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.606                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[2]/C (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.234
  Launch Clock Delay      :  8.234
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       4.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146       8.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       8.563 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       8.563         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/I (GTP_INV)
                                   td                    0.000       8.563 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/Z (GTP_INV)
                                   net (fanout=1742)     2.373      10.936         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[2]/C (GTP_DFF_C)

 Data arrival time                                                  10.936         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.176%), Route: 2.373ns(87.824%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      12.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159      13.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      14.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      14.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      15.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      15.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146      18.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      18.234                          
 clock uncertainty                                      -0.150      18.084                          

 Recovery time                                          -0.542      17.542                          

 Data required time                                                 17.542                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.542                          
 Data arrival time                                                  10.936                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.606                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.234
  Launch Clock Delay      :  8.234
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       4.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146       8.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       8.557 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=7)        0.713       9.270         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   9.270         Logic Levels: 0  
                                                                                   Logic: 0.323ns(31.178%), Route: 0.713ns(68.822%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       4.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146       8.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       8.234                          
 clock uncertainty                                       0.000       8.234                          

 Removal time                                           -0.011       8.223                          

 Data required time                                                  8.223                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.223                          
 Data arrival time                                                   9.270                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.047                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.234
  Launch Clock Delay      :  8.234
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       4.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146       8.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       8.557 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=7)        0.713       9.270         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   9.270         Logic Levels: 0  
                                                                                   Logic: 0.323ns(31.178%), Route: 0.713ns(68.822%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       4.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146       8.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       8.234                          
 clock uncertainty                                       0.000       8.234                          

 Removal time                                           -0.011       8.223                          

 Data required time                                                  8.223                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.223                          
 Data arrival time                                                   9.270                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.047                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.234
  Launch Clock Delay      :  8.234
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       4.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146       8.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       8.557 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=7)        0.713       9.270         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   9.270         Logic Levels: 0  
                                                                                   Logic: 0.323ns(31.178%), Route: 0.713ns(68.822%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       4.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146       8.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       8.234                          
 clock uncertainty                                       0.000       8.234                          

 Removal time                                           -0.011       8.223                          

 Data required time                                                  8.223                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.223                          
 Data arrival time                                                   9.270                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.047                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[0]/C (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.234
  Launch Clock Delay      :  5.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.751         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       6.080 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       6.080         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       6.080 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1426)     2.174       8.254         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[0]/C (GTP_DFF_C)

 Data arrival time                                                   8.254         Logic Levels: 1  
                                                                                   Logic: 0.329ns(13.144%), Route: 2.174ns(86.856%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      12.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159      13.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      14.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      14.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      15.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      15.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146      18.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      18.234                          
 clock uncertainty                                      -0.150      18.084                          

 Recovery time                                          -0.542      17.542                          

 Data required time                                                 17.542                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.542                          
 Data arrival time                                                   8.254                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.288                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[1]/C (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.234
  Launch Clock Delay      :  5.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.751         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       6.080 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       6.080         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       6.080 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1426)     2.174       8.254         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[1]/C (GTP_DFF_C)

 Data arrival time                                                   8.254         Logic Levels: 1  
                                                                                   Logic: 0.329ns(13.144%), Route: 2.174ns(86.856%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      12.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159      13.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      14.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      14.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      15.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      15.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146      18.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      18.234                          
 clock uncertainty                                      -0.150      18.084                          

 Recovery time                                          -0.542      17.542                          

 Data required time                                                 17.542                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.542                          
 Data arrival time                                                   8.254                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.288                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[2]/C (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.234
  Launch Clock Delay      :  5.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.751         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       6.080 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       6.080         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       6.080 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1426)     2.174       8.254         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[2]/C (GTP_DFF_C)

 Data arrival time                                                   8.254         Logic Levels: 1  
                                                                                   Logic: 0.329ns(13.144%), Route: 2.174ns(86.856%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      12.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159      13.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      14.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      14.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      15.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      15.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146      18.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      18.234                          
 clock uncertainty                                      -0.150      18.084                          

 Recovery time                                          -0.542      17.542                          

 Data required time                                                 17.542                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.542                          
 Data arrival time                                                   8.254                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.288                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/CLK (GTP_DFF_P)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r1[0]/P (GTP_DFF_P)
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.234
  Launch Clock Delay      :  5.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.751         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/CLK (GTP_DFF_P)

                                   tco                   0.323       6.074 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/Q (GTP_DFF_P)
                                   net (fanout=2)        0.464       6.538         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r1[0]/P (GTP_DFF_P)

 Data arrival time                                                   6.538         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       4.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146       8.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r1[0]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       8.234                          
 clock uncertainty                                       0.150       8.384                          

 Removal time                                           -0.251       8.133                          

 Data required time                                                  8.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.133                          
 Data arrival time                                                   6.538                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.595                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/CLK (GTP_DFF_P)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r2[0]/P (GTP_DFF_P)
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.234
  Launch Clock Delay      :  5.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.751         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/CLK (GTP_DFF_P)

                                   tco                   0.323       6.074 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/Q (GTP_DFF_P)
                                   net (fanout=2)        0.464       6.538         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r2[0]/P (GTP_DFF_P)

 Data arrival time                                                   6.538         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       4.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146       8.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r2[0]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       8.234                          
 clock uncertainty                                       0.150       8.384                          

 Removal time                                           -0.251       8.133                          

 Data required time                                                  8.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.133                          
 Data arrival time                                                   6.538                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.595                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_rst_n_rg/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/C (GTP_DFF_C)
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.234
  Launch Clock Delay      :  5.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.751         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_rst_n_rg/CLK (GTP_DFF_C)

                                   tco                   0.329       6.080 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_rst_n_rg/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       6.080         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_rst_n_rg
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/N0/I (GTP_INV)
                                   td                    0.000       6.080 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/N0/Z (GTP_INV)
                                   net (fanout=2)        0.464       6.544         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/N0
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/C (GTP_DFF_C)

 Data arrival time                                                   6.544         Logic Levels: 1  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       4.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146       8.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       8.234                          
 clock uncertainty                                       0.150       8.384                          

 Removal time                                           -0.251       8.133                          

 Data required time                                                  8.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.133                          
 Data arrival time                                                   6.544                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.589                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)
Endpoint    : u_sd_read_photo/bmp_head_cnt[0]/C (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.679  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.555
  Launch Clock Delay      :  8.234
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      12.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159      13.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      14.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      14.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      15.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      15.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146      18.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)

                                   tco                   0.329      18.563 r       u_ddr3_ctrl_top/ddr3_init_done/Q (GTP_DFF_C)
                                   net (fanout=5)        0.670      19.233         init_calib_complete
                                                                                   u_hdmi_top/u_rgb2dvi_0/reset_syn/N0/I0 (GTP_LUT4)
                                   td                    0.172      19.405 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/N0/Z (GTP_LUT4)
                                   net (fanout=169)      0.993      20.398         u_hdmi_top/u_rgb2dvi_0/reset_syn/N0
                                                                           f       u_sd_read_photo/bmp_head_cnt[0]/C (GTP_DFF_CE)

 Data arrival time                                                  20.398         Logic Levels: 1  
                                                                                   Logic: 0.501ns(23.152%), Route: 1.663ns(76.848%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159      23.555         clk_50m          
                                                                           r       u_sd_read_photo/bmp_head_cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      23.555                          
 clock uncertainty                                      -0.150      23.405                          

 Recovery time                                          -0.542      22.863                          

 Data required time                                                 22.863                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.863                          
 Data arrival time                                                  20.398                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.465                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)
Endpoint    : u_sd_read_photo/bmp_head_cnt[1]/C (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.679  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.555
  Launch Clock Delay      :  8.234
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      12.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159      13.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      14.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      14.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      15.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      15.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146      18.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)

                                   tco                   0.329      18.563 r       u_ddr3_ctrl_top/ddr3_init_done/Q (GTP_DFF_C)
                                   net (fanout=5)        0.670      19.233         init_calib_complete
                                                                                   u_hdmi_top/u_rgb2dvi_0/reset_syn/N0/I0 (GTP_LUT4)
                                   td                    0.172      19.405 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/N0/Z (GTP_LUT4)
                                   net (fanout=169)      0.993      20.398         u_hdmi_top/u_rgb2dvi_0/reset_syn/N0
                                                                           f       u_sd_read_photo/bmp_head_cnt[1]/C (GTP_DFF_CE)

 Data arrival time                                                  20.398         Logic Levels: 1  
                                                                                   Logic: 0.501ns(23.152%), Route: 1.663ns(76.848%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159      23.555         clk_50m          
                                                                           r       u_sd_read_photo/bmp_head_cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      23.555                          
 clock uncertainty                                      -0.150      23.405                          

 Recovery time                                          -0.542      22.863                          

 Data required time                                                 22.863                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.863                          
 Data arrival time                                                  20.398                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.465                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)
Endpoint    : u_sd_read_photo/bmp_head_cnt[2]/C (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.679  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.555
  Launch Clock Delay      :  8.234
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      12.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159      13.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      14.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      14.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      15.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      15.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146      18.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)

                                   tco                   0.329      18.563 r       u_ddr3_ctrl_top/ddr3_init_done/Q (GTP_DFF_C)
                                   net (fanout=5)        0.670      19.233         init_calib_complete
                                                                                   u_hdmi_top/u_rgb2dvi_0/reset_syn/N0/I0 (GTP_LUT4)
                                   td                    0.172      19.405 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/N0/Z (GTP_LUT4)
                                   net (fanout=169)      0.993      20.398         u_hdmi_top/u_rgb2dvi_0/reset_syn/N0
                                                                           f       u_sd_read_photo/bmp_head_cnt[2]/C (GTP_DFF_CE)

 Data arrival time                                                  20.398         Logic Levels: 1  
                                                                                   Logic: 0.501ns(23.152%), Route: 1.663ns(76.848%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159      23.555         clk_50m          
                                                                           r       u_sd_read_photo/bmp_head_cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      23.555                          
 clock uncertainty                                      -0.150      23.405                          

 Recovery time                                          -0.542      22.863                          

 Data required time                                                 22.863                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.863                          
 Data arrival time                                                  20.398                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.465                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)
Endpoint    : u_sd_read_photo/bmp_head_cnt[0]/C (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.679  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.555
  Launch Clock Delay      :  8.234
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159      23.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      23.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      24.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      24.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      25.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      25.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146      28.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)

                                   tco                   0.323      28.557 f       u_ddr3_ctrl_top/ddr3_init_done/Q (GTP_DFF_C)
                                   net (fanout=5)        0.670      29.227         init_calib_complete
                                                                                   u_hdmi_top/u_rgb2dvi_0/reset_syn/N0/I0 (GTP_LUT4)
                                   td                    0.172      29.399 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/N0/Z (GTP_LUT4)
                                   net (fanout=169)      0.993      30.392         u_hdmi_top/u_rgb2dvi_0/reset_syn/N0
                                                                           f       u_sd_read_photo/bmp_head_cnt[0]/C (GTP_DFF_CE)

 Data arrival time                                                  30.392         Logic Levels: 1  
                                                                                   Logic: 0.495ns(22.938%), Route: 1.663ns(77.062%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159      23.555         clk_50m          
                                                                           r       u_sd_read_photo/bmp_head_cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      23.555                          
 clock uncertainty                                       0.150      23.705                          

 Removal time                                           -0.251      23.454                          

 Data required time                                                 23.454                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.454                          
 Data arrival time                                                  30.392                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.938                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)
Endpoint    : u_sd_read_photo/bmp_head_cnt[1]/C (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.679  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.555
  Launch Clock Delay      :  8.234
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159      23.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      23.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      24.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      24.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      25.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      25.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146      28.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)

                                   tco                   0.323      28.557 f       u_ddr3_ctrl_top/ddr3_init_done/Q (GTP_DFF_C)
                                   net (fanout=5)        0.670      29.227         init_calib_complete
                                                                                   u_hdmi_top/u_rgb2dvi_0/reset_syn/N0/I0 (GTP_LUT4)
                                   td                    0.172      29.399 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/N0/Z (GTP_LUT4)
                                   net (fanout=169)      0.993      30.392         u_hdmi_top/u_rgb2dvi_0/reset_syn/N0
                                                                           f       u_sd_read_photo/bmp_head_cnt[1]/C (GTP_DFF_CE)

 Data arrival time                                                  30.392         Logic Levels: 1  
                                                                                   Logic: 0.495ns(22.938%), Route: 1.663ns(77.062%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159      23.555         clk_50m          
                                                                           r       u_sd_read_photo/bmp_head_cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      23.555                          
 clock uncertainty                                       0.150      23.705                          

 Removal time                                           -0.251      23.454                          

 Data required time                                                 23.454                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.454                          
 Data arrival time                                                  30.392                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.938                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)
Endpoint    : u_sd_read_photo/bmp_head_cnt[2]/C (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.679  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.555
  Launch Clock Delay      :  8.234
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159      23.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      23.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      24.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      24.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      25.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      25.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146      28.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)

                                   tco                   0.323      28.557 f       u_ddr3_ctrl_top/ddr3_init_done/Q (GTP_DFF_C)
                                   net (fanout=5)        0.670      29.227         init_calib_complete
                                                                                   u_hdmi_top/u_rgb2dvi_0/reset_syn/N0/I0 (GTP_LUT4)
                                   td                    0.172      29.399 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/N0/Z (GTP_LUT4)
                                   net (fanout=169)      0.993      30.392         u_hdmi_top/u_rgb2dvi_0/reset_syn/N0
                                                                           f       u_sd_read_photo/bmp_head_cnt[2]/C (GTP_DFF_CE)

 Data arrival time                                                  30.392         Logic Levels: 1  
                                                                                   Logic: 0.495ns(22.938%), Route: 1.663ns(77.062%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159      23.555         clk_50m          
                                                                           r       u_sd_read_photo/bmp_head_cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      23.555                          
 clock uncertainty                                       0.150      23.705                          

 Removal time                                           -0.251      23.454                          

 Data required time                                                 23.454                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.454                          
 Data arrival time                                                  30.392                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.938                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/C (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.751
  Launch Clock Delay      :  5.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.751         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       6.080 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       6.080         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       6.080 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1426)     2.174       8.254         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/C (GTP_DFF_CE)

 Data arrival time                                                   8.254         Logic Levels: 1  
                                                                                   Logic: 0.329ns(13.144%), Route: 2.174ns(86.856%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159      23.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      23.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196      25.751         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      25.751                          
 clock uncertainty                                      -0.150      25.601                          

 Recovery time                                          -0.542      25.059                          

 Data required time                                                 25.059                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.059                          
 Data arrival time                                                   8.254                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.805                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/C (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.751
  Launch Clock Delay      :  5.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.751         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       6.080 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       6.080         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       6.080 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1426)     2.174       8.254         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/C (GTP_DFF_CE)

 Data arrival time                                                   8.254         Logic Levels: 1  
                                                                                   Logic: 0.329ns(13.144%), Route: 2.174ns(86.856%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159      23.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      23.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196      25.751         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      25.751                          
 clock uncertainty                                      -0.150      25.601                          

 Recovery time                                          -0.542      25.059                          

 Data required time                                                 25.059                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.059                          
 Data arrival time                                                   8.254                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.805                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/C (GTP_DFF_CE)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.751
  Launch Clock Delay      :  5.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.751         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       6.080 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       6.080         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       6.080 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1426)     2.174       8.254         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/C (GTP_DFF_CE)

 Data arrival time                                                   8.254         Logic Levels: 1  
                                                                                   Logic: 0.329ns(13.144%), Route: 2.174ns(86.856%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159      23.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      23.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196      25.751         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      25.751                          
 clock uncertainty                                      -0.150      25.601                          

 Recovery time                                          -0.542      25.059                          

 Data required time                                                 25.059                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.059                          
 Data arrival time                                                   8.254                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.805                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/C (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.751
  Launch Clock Delay      :  5.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.751         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       6.080 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       6.080         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/I (GTP_INV)
                                   td                    0.000       6.080 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/Z (GTP_INV)
                                   net (fanout=20)       0.670       6.750         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/N0
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/C (GTP_DFF_C)

 Data arrival time                                                   6.750         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.933%), Route: 0.670ns(67.067%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.751         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.751                          
 clock uncertainty                                       0.000       5.751                          

 Removal time                                           -0.251       5.500                          

 Data required time                                                  5.500                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.500                          
 Data arrival time                                                   6.750                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/C (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.751
  Launch Clock Delay      :  5.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.751         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       6.080 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       6.080         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/I (GTP_INV)
                                   td                    0.000       6.080 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/Z (GTP_INV)
                                   net (fanout=20)       0.670       6.750         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/N0
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/C (GTP_DFF_C)

 Data arrival time                                                   6.750         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.933%), Route: 0.670ns(67.067%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.751         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.751                          
 clock uncertainty                                       0.000       5.751                          

 Removal time                                           -0.251       5.500                          

 Data required time                                                  5.500                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.500                          
 Data arrival time                                                   6.750                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/C (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.751
  Launch Clock Delay      :  5.751
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.751         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       6.080 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       6.080         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/I (GTP_INV)
                                   td                    0.000       6.080 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/Z (GTP_INV)
                                   net (fanout=20)       0.670       6.750         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/N0
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/C (GTP_DFF_C)

 Data arrival time                                                   6.750         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.933%), Route: 0.670ns(67.067%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.751         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.751                          
 clock uncertainty                                       0.000       5.751                          

 Removal time                                           -0.251       5.500                          

 Data required time                                                  5.500                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.500                          
 Data arrival time                                                   6.750                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/P (GTP_DFF_P)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.788  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.446
  Launch Clock Delay      :  8.234
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 sys_clk                                                 0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      50.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      51.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      52.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      52.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159      53.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      53.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      54.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      54.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      55.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      55.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146      58.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)

                                   tco                   0.329      58.563 r       u_ddr3_ctrl_top/ddr3_init_done/Q (GTP_DFF_C)
                                   net (fanout=5)        0.670      59.233         init_calib_complete
                                                                                   u_hdmi_top/u_rgb2dvi_0/reset_syn/N0/I0 (GTP_LUT4)
                                   td                    0.172      59.405 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/N0/Z (GTP_LUT4)
                                   net (fanout=169)      0.993      60.398         u_hdmi_top/u_rgb2dvi_0/reset_syn/N0
                                                                           f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/P (GTP_DFF_P)

 Data arrival time                                                  60.398         Logic Levels: 1  
                                                                                   Logic: 0.501ns(23.152%), Route: 1.663ns(76.848%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        53.332      53.332 r                        
 sys_clk                                                 0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.000      53.332         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      54.543 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      55.634         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      55.725 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=193)      1.053      56.778         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      56.778                          
 clock uncertainty                                      -0.150      56.628                          

 Recovery time                                          -0.542      56.086                          

 Data required time                                                 56.086                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 56.086                          
 Data arrival time                                                  60.398                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.312                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/P (GTP_DFF_P)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.788  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.446
  Launch Clock Delay      :  8.234
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 sys_clk                                                 0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      50.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      51.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      52.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      52.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159      53.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      53.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      54.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      54.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      55.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      55.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146      58.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)

                                   tco                   0.329      58.563 r       u_ddr3_ctrl_top/ddr3_init_done/Q (GTP_DFF_C)
                                   net (fanout=5)        0.670      59.233         init_calib_complete
                                                                                   u_hdmi_top/u_rgb2dvi_0/reset_syn/N0/I0 (GTP_LUT4)
                                   td                    0.172      59.405 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/N0/Z (GTP_LUT4)
                                   net (fanout=169)      0.993      60.398         u_hdmi_top/u_rgb2dvi_0/reset_syn/N0
                                                                           f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/P (GTP_DFF_P)

 Data arrival time                                                  60.398         Logic Levels: 1  
                                                                                   Logic: 0.501ns(23.152%), Route: 1.663ns(76.848%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        53.332      53.332 r                        
 sys_clk                                                 0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.000      53.332         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      54.543 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      55.634         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      55.725 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=193)      1.053      56.778         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      56.778                          
 clock uncertainty                                      -0.150      56.628                          

 Recovery time                                          -0.542      56.086                          

 Data required time                                                 56.086                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 56.086                          
 Data arrival time                                                  60.398                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.312                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)
Endpoint    : u_hdmi_top/u_video_driver/cnt_h[0]/C (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.788  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.446
  Launch Clock Delay      :  8.234
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 sys_clk                                                 0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      50.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      51.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      52.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      52.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159      53.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      53.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      54.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      54.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      55.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      55.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146      58.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)

                                   tco                   0.329      58.563 r       u_ddr3_ctrl_top/ddr3_init_done/Q (GTP_DFF_C)
                                   net (fanout=5)        0.670      59.233         init_calib_complete
                                                                                   u_hdmi_top/u_rgb2dvi_0/reset_syn/N0/I0 (GTP_LUT4)
                                   td                    0.172      59.405 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/N0/Z (GTP_LUT4)
                                   net (fanout=169)      0.993      60.398         u_hdmi_top/u_rgb2dvi_0/reset_syn/N0
                                                                           f       u_hdmi_top/u_video_driver/cnt_h[0]/C (GTP_DFF_C)

 Data arrival time                                                  60.398         Logic Levels: 1  
                                                                                   Logic: 0.501ns(23.152%), Route: 1.663ns(76.848%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        53.332      53.332 r                        
 sys_clk                                                 0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.000      53.332         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      54.543 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      55.634         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      55.725 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=193)      1.053      56.778         pixel_clk        
                                                                           r       u_hdmi_top/u_video_driver/cnt_h[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      56.778                          
 clock uncertainty                                      -0.150      56.628                          

 Recovery time                                          -0.542      56.086                          

 Data required time                                                 56.086                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 56.086                          
 Data arrival time                                                  60.398                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.312                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.274  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.960
  Launch Clock Delay      :  8.234
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 sys_clk                                                 0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      42.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      42.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159      43.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      43.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      44.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      44.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      45.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      45.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146      48.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/CLK (GTP_DFF_C)

                                   tco                   0.323      48.557 f       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      49.021         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/N21/I1 (GTP_LUT2)
                                   td                    0.172      49.193 f       u_ddr3_ctrl_top/u_ctrl_fifo/N21/Z (GTP_LUT2)
                                   net (fanout=126)      1.512      50.705         u_ddr3_ctrl_top/u_ctrl_fifo/N21
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                  50.705         Logic Levels: 1  
                                                                                   Logic: 0.495ns(20.032%), Route: 1.976ns(79.968%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        39.999      39.999 r                        
 sys_clk                                                 0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.000      39.999         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.210 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      42.301         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      42.392 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=193)      1.567      43.959         pixel_clk        
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000      43.959                          
 clock uncertainty                                       0.150      44.109                          

 Removal time                                           -0.026      44.083                          

 Data required time                                                 44.083                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.083                          
 Data arrival time                                                  50.705                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.622                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.274  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.960
  Launch Clock Delay      :  8.234
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 sys_clk                                                 0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      42.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      42.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159      43.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      43.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      44.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      44.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      45.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      45.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146      48.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/CLK (GTP_DFF_C)

                                   tco                   0.323      48.557 f       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      49.021         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/N21/I1 (GTP_LUT2)
                                   td                    0.172      49.193 f       u_ddr3_ctrl_top/u_ctrl_fifo/N21/Z (GTP_LUT2)
                                   net (fanout=126)      1.512      50.705         u_ddr3_ctrl_top/u_ctrl_fifo/N21
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                  50.705         Logic Levels: 1  
                                                                                   Logic: 0.495ns(20.032%), Route: 1.976ns(79.968%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        39.999      39.999 r                        
 sys_clk                                                 0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.000      39.999         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.210 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      42.301         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      42.392 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=193)      1.567      43.959         pixel_clk        
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000      43.959                          
 clock uncertainty                                       0.150      44.109                          

 Removal time                                           -0.026      44.083                          

 Data required time                                                 44.083                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.083                          
 Data arrival time                                                  50.705                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.622                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -4.274  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.960
  Launch Clock Delay      :  8.234
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 sys_clk                                                 0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      42.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      42.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159      43.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      43.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      44.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      44.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      45.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      45.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146      48.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/CLK (GTP_DFF_C)

                                   tco                   0.323      48.557 f       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      49.021         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/N21/I1 (GTP_LUT2)
                                   td                    0.172      49.193 f       u_ddr3_ctrl_top/u_ctrl_fifo/N21/Z (GTP_LUT2)
                                   net (fanout=126)      1.512      50.705         u_ddr3_ctrl_top/u_ctrl_fifo/N21
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                  50.705         Logic Levels: 1  
                                                                                   Logic: 0.495ns(20.032%), Route: 1.976ns(79.968%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        39.999      39.999 r                        
 sys_clk                                                 0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.000      39.999         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.210 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      42.301         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      42.392 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=193)      1.567      43.959         pixel_clk        
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000      43.959                          
 clock uncertainty                                       0.150      44.109                          

 Removal time                                           -0.026      44.083                          

 Data required time                                                 44.083                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.083                          
 Data arrival time                                                  50.705                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.622                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[0]/C (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.446
  Launch Clock Delay      :  3.446
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=193)      1.053       3.446         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)

                                   tco                   0.323       3.769 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/Q (GTP_DFF_P)
                                   net (fanout=88)       0.913       4.682         u_hdmi_top/u_rgb2dvi_0/reset
                                                                           f       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[0]/C (GTP_DFF_C)

 Data arrival time                                                   4.682         Logic Levels: 0  
                                                                                   Logic: 0.323ns(26.133%), Route: 0.913ns(73.867%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        13.333      13.333 r                        
 sys_clk                                                 0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.333         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.544 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      15.635         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      15.726 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=193)      1.053      16.779         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.779                          
 clock uncertainty                                      -0.150      16.629                          

 Recovery time                                          -0.542      16.087                          

 Data required time                                                 16.087                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.087                          
 Data arrival time                                                   4.682                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.405                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[1]/C (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.446
  Launch Clock Delay      :  3.446
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=193)      1.053       3.446         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)

                                   tco                   0.323       3.769 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/Q (GTP_DFF_P)
                                   net (fanout=88)       0.913       4.682         u_hdmi_top/u_rgb2dvi_0/reset
                                                                           f       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[1]/C (GTP_DFF_C)

 Data arrival time                                                   4.682         Logic Levels: 0  
                                                                                   Logic: 0.323ns(26.133%), Route: 0.913ns(73.867%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        13.333      13.333 r                        
 sys_clk                                                 0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.333         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.544 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      15.635         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      15.726 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=193)      1.053      16.779         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.779                          
 clock uncertainty                                      -0.150      16.629                          

 Recovery time                                          -0.542      16.087                          

 Data required time                                                 16.087                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.087                          
 Data arrival time                                                   4.682                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.405                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[2]/C (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.446
  Launch Clock Delay      :  3.446
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=193)      1.053       3.446         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)

                                   tco                   0.323       3.769 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/Q (GTP_DFF_P)
                                   net (fanout=88)       0.913       4.682         u_hdmi_top/u_rgb2dvi_0/reset
                                                                           f       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[2]/C (GTP_DFF_C)

 Data arrival time                                                   4.682         Logic Levels: 0  
                                                                                   Logic: 0.323ns(26.133%), Route: 0.913ns(73.867%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        13.333      13.333 r                        
 sys_clk                                                 0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.333         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      14.544 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      15.635         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      15.726 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=193)      1.053      16.779         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.779                          
 clock uncertainty                                      -0.150      16.629                          

 Recovery time                                          -0.542      16.087                          

 Data required time                                                 16.087                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.087                          
 Data arrival time                                                   4.682                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.405                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[0]/C (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.446
  Launch Clock Delay      :  3.446
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=193)      1.053       3.446         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)

                                   tco                   0.323       3.769 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/Q (GTP_DFF_P)
                                   net (fanout=88)       0.913       4.682         u_hdmi_top/u_rgb2dvi_0/reset
                                                                           f       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[0]/C (GTP_DFF_C)

 Data arrival time                                                   4.682         Logic Levels: 0  
                                                                                   Logic: 0.323ns(26.133%), Route: 0.913ns(73.867%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=193)      1.053       3.446         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.446                          
 clock uncertainty                                       0.000       3.446                          

 Removal time                                           -0.251       3.195                          

 Data required time                                                  3.195                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.195                          
 Data arrival time                                                   4.682                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.487                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[1]/C (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.446
  Launch Clock Delay      :  3.446
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=193)      1.053       3.446         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)

                                   tco                   0.323       3.769 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/Q (GTP_DFF_P)
                                   net (fanout=88)       0.913       4.682         u_hdmi_top/u_rgb2dvi_0/reset
                                                                           f       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[1]/C (GTP_DFF_C)

 Data arrival time                                                   4.682         Logic Levels: 0  
                                                                                   Logic: 0.323ns(26.133%), Route: 0.913ns(73.867%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=193)      1.053       3.446         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.446                          
 clock uncertainty                                       0.000       3.446                          

 Removal time                                           -0.251       3.195                          

 Data required time                                                  3.195                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.195                          
 Data arrival time                                                   4.682                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.487                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[2]/C (GTP_DFF_C)
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.446
  Launch Clock Delay      :  3.446
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=193)      1.053       3.446         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)

                                   tco                   0.323       3.769 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/Q (GTP_DFF_P)
                                   net (fanout=88)       0.913       4.682         u_hdmi_top/u_rgb2dvi_0/reset
                                                                           f       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[2]/C (GTP_DFF_C)

 Data arrival time                                                   4.682         Logic Levels: 0  
                                                                                   Logic: 0.323ns(26.133%), Route: 0.913ns(73.867%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=193)      1.053       3.446         pixel_clk        
                                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.446                          
 clock uncertainty                                       0.000       3.446                          

 Removal time                                           -0.251       3.195                          

 Data required time                                                  3.195                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.195                          
 Data arrival time                                                   4.682                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.487                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.555 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       4.389         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.483 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.088         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       5.088 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3566)     3.146       8.234         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)

                                   tco                   0.329       8.563 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/Q (GTP_DFF_C)
                                   net (fanout=314)      2.067      10.630         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/calib_done
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/N44/I0 (GTP_LUT2)
                                   td                    0.172      10.802 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/N44/Z (GTP_LUT2)
                                   net (fanout=1)        1.091      11.893         nt_mem_rst_n     
                                                                                   mem_rst_n_obuf/I (GTP_OUTBUF)
                                   td                    2.803      14.696 f       mem_rst_n_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      14.696         mem_rst_n        
 mem_rst_n                                                                 f       mem_rst_n (port) 

 Data arrival time                                                  14.696         Logic Levels: 2  
                                                                                   Logic: 3.304ns(51.130%), Route: 3.158ns(48.870%)
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_init/div_clk/CLK (GTP_DFF_C)
Endpoint    : sd_clk (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                           r       u_sd_ctrl_top/u_sd_init/div_clk/CLK (GTP_DFF_C)

                                   tco                   0.329       3.884 r       u_sd_ctrl_top/u_sd_init/div_clk/Q (GTP_DFF_C)
                                   net (fanout=49)       0.918       4.802         u_sd_ctrl_top/u_sd_init/div_clk
                                                                                   u_sd_ctrl_top/N1/I2 (GTP_LUT3)
                                   td                    0.172       4.974 f       u_sd_ctrl_top/N1/Z (GTP_LUT3)
                                   net (fanout=1)        1.091       6.065         nt_sd_clk        
                                                                                   sd_clk_obuf/I (GTP_OUTBUF)
                                   td                    2.803       8.868 f       sd_clk_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.868         sd_clk           
 sd_clk                                                                    f       sd_clk (port)    

 Data arrival time                                                   8.868         Logic Levels: 2  
                                                                                   Logic: 3.304ns(62.187%), Route: 2.009ns(37.813%)
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rd_busy/CLK (GTP_DFF_C)
Endpoint    : sd_cs (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=274)      1.159       3.555         clk_50m          
                                                                           r       u_sd_ctrl_top/u_sd_read/rd_busy/CLK (GTP_DFF_C)

                                   tco                   0.329       3.884 r       u_sd_ctrl_top/u_sd_read/rd_busy/Q (GTP_DFF_C)
                                   net (fanout=4)        0.641       4.525         sd_rd_busy       
                                                                                   u_sd_ctrl_top/N7/I1 (GTP_LUT4)
                                   td                    0.204       4.729 f       u_sd_ctrl_top/N7/Z (GTP_LUT4)
                                   net (fanout=1)        1.091       5.820         nt_sd_cs         
                                                                                   sd_cs_obuf/I (GTP_OUTBUF)
                                   td                    2.803       8.623 f       sd_cs_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.623         sd_cs            
 sd_cs                                                                     f       sd_cs (port)     

 Data arrival time                                                   8.623         Logic Levels: 2  
                                                                                   Logic: 3.336ns(65.825%), Route: 1.732ns(34.175%)
====================================================================================================

====================================================================================================

Startpoint  : sd_miso (port)
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_t[0]/D (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sd_miso                                                 0.000       0.000 r       sd_miso (port)   
                                   net (fanout=1)        0.000       0.000         sd_miso          
                                                                                   sd_miso_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sd_miso_ibuf/O (GTP_INBUF)
                                   net (fanout=8)        1.357       2.568         nt_sd_miso       
                                                                                   u_sd_ctrl_top/u_sd_read/N273[0]_1/I0 (GTP_LUT2)
                                   td                    0.250       2.818 r       u_sd_ctrl_top/u_sd_read/N273[0]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       2.818         u_sd_ctrl_top/u_sd_read/N273 [0]
                                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[0]/D (GTP_DFF_CE)

 Data arrival time                                                   2.818         Logic Levels: 2  
                                                                                   Logic: 1.461ns(51.845%), Route: 1.357ns(48.155%)
====================================================================================================

====================================================================================================

Startpoint  : sd_miso (port)
Endpoint    : u_sd_ctrl_top/u_sd_read/res_flag/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sd_miso                                                 0.000       0.000 r       sd_miso (port)   
                                   net (fanout=1)        0.000       0.000         sd_miso          
                                                                                   sd_miso_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sd_miso_ibuf/O (GTP_INBUF)
                                   net (fanout=8)        1.357       2.568         nt_sd_miso       
                                                                                   u_sd_ctrl_top/u_sd_read/res_flag_ce_mux/I0 (GTP_LUT3)
                                   td                    0.281       2.849 r       u_sd_ctrl_top/u_sd_read/res_flag_ce_mux/Z (GTP_LUT3)
                                   net (fanout=1)        0.000       2.849         u_sd_ctrl_top/u_sd_read/_N40185
                                                                           r       u_sd_ctrl_top/u_sd_read/res_flag/D (GTP_DFF_C)

 Data arrival time                                                   2.849         Logic Levels: 2  
                                                                                   Logic: 1.492ns(52.369%), Route: 1.357ns(47.631%)
====================================================================================================

====================================================================================================

Startpoint  : sd_miso (port)
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_flag/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sd_miso                                                 0.000       0.000 r       sd_miso (port)   
                                   net (fanout=1)        0.000       0.000         sd_miso          
                                                                                   sd_miso_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sd_miso_ibuf/O (GTP_INBUF)
                                   net (fanout=8)        1.357       2.568         nt_sd_miso       
                                                                                   u_sd_ctrl_top/u_sd_read/rx_flag_ce_mux/I0 (GTP_LUT4)
                                   td                    0.420       2.988 r       u_sd_ctrl_top/u_sd_read/rx_flag_ce_mux/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       2.988         u_sd_ctrl_top/u_sd_read/_N40186
                                                                           r       u_sd_ctrl_top/u_sd_read/rx_flag/D (GTP_DFF_C)

 Data arrival time                                                   2.988         Logic Levels: 2  
                                                                                   Logic: 1.631ns(54.585%), Route: 1.357ns(45.415%)
====================================================================================================

{ui_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           High Pulse Width                          u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/WCLK
 3.100       5.000           1.900           Low Pulse Width                           u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/WCLK
 3.100       5.000           1.900           High Pulse Width                          u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKA
 0.397       1.250           0.853           Low Pulse Width                           u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKA
 0.397       1.250           0.853           High Pulse Width                          u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKA
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA
 0.397       1.250           0.853           Low Pulse Width                           u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA
 0.397       1.250           0.853           Low Pulse Width                           u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/CLKA
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.380       5.000           0.620           High Pulse Width                          u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/CLK
 4.380       5.000           0.620           Low Pulse Width                           u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/CLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width                          u_sd_ctrl_top/u_sd_read/res_bit_cnt[0]/CLK
 9.380       10.000          0.620           Low Pulse Width                           u_sd_ctrl_top/u_sd_read/res_bit_cnt[0]/CLK
 9.380       10.000          0.620           High Pulse Width                          u_sd_ctrl_top/u_sd_read/res_bit_cnt[1]/CLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           High Pulse Width                          u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 9.102       10.000          0.898           Low Pulse Width                           u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 9.102       10.000          0.898           High Pulse Width                          u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT3_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 -0.184      1.333           1.517           Low Pulse Width                           u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_ogddr_n/RCLK
 -0.184      1.333           1.517           High Pulse Width                          u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_ogddr_n/RCLK
 -0.184      1.333           1.517           Low Pulse Width                           u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_ogddr_p/RCLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.768       6.666           0.898           High Pulse Width                          u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB
 5.768       6.666           0.898           High Pulse Width                          u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB
 5.768       6.666           0.898           High Pulse Width                          u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKB
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------------------------------+
| Type       | File Name                                                             
+-------------------------------------------------------------------------------------+
| Input      | D:/ywd1/dm/sd_bmp_hdmi/prj/compile/sd_bmp_hdmi_comp.adf               
|            | D:/ywd1/dm/sd_bmp_hdmi/prj/source/sd_bmp_hdmi.fdc                     
| Output     | D:/ywd1/dm/sd_bmp_hdmi/prj/synthesize/sd_bmp_hdmi_syn.adf             
|            | D:/ywd1/dm/sd_bmp_hdmi/prj/synthesize/sd_bmp_hdmi_syn.vm              
|            | D:/ywd1/dm/sd_bmp_hdmi/prj/synthesize/sd_bmp_hdmi_controlsets.txt     
|            | D:/ywd1/dm/sd_bmp_hdmi/prj/synthesize/snr.db                          
|            | D:/ywd1/dm/sd_bmp_hdmi/prj/synthesize/sd_bmp_hdmi.snr                 
+-------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 429 MB
Total CPU time to synthesize completion : 0h:0m:34s
Process Total CPU time to synthesize completion : 0h:0m:38s
Total real time to synthesize completion : 0h:0m:39s
