Info: Generated by version: 19.2 build 57
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/board/board_kernel_interface.ip --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/board/board_kernel_interface --family="Arria 10" --part=10AX115N2F40E2LG
Warning: board_kernel_interface.kernel_interface: add_instance: Component altera_avalon_mm_bridge version 13.1 is not installed - loaded latest installed version 19.1 instead.  Please check for parameter mismatches 
Warning: board_kernel_interface.kernel_interface: add_instance: Component altera_address_span_extender version 15.0 is not installed - loaded latest installed version 19.1 instead.  Please check for parameter mismatches 
Warning: board_kernel_interface.kernel_interface: add_instance: Component altera_avalon_mm_bridge version 13.1 is not installed - loaded latest installed version 19.1 instead.  Please check for parameter mismatches 
Warning: board_kernel_interface.kernel_interface: add_instance: Component clock_source version 13.1 is not installed - loaded latest installed version 19.2 instead.  Please check for parameter mismatches 
Warning: board_kernel_interface.kernel_interface: add_instance: Component altera_irq_bridge version 13.1 is not installed - loaded latest installed version 19.1 instead.  Please check for parameter mismatches 
Warning: board_kernel_interface.kernel_interface: add_instance: Component altera_reset_bridge version 13.1 is not installed - loaded latest installed version 19.1 instead.  Please check for parameter mismatches 
Warning: board_kernel_interface.kernel_interface: add_instance: Component altera_reset_controller version 13.1 is not installed - loaded latest installed version 19.1 instead.  Please check for parameter mismatches 
Warning: board_kernel_interface.kernel_interface: add_instance: Component altera_clock_bridge version 13.1 is not installed - loaded latest installed version 19.1 instead.  Please check for parameter mismatches 
Warning: board_kernel_interface.kernel_interface: add_instance: Component altera_reset_bridge version 13.1 is not installed - loaded latest installed version 19.1 instead.  Please check for parameter mismatches 
Warning: board_kernel_interface.kernel_interface: add_instance: Component altera_reset_bridge version 13.1 is not installed - loaded latest installed version 19.1 instead.  Please check for parameter mismatches 
Info: board_kernel_interface: "Transforming system: board_kernel_interface"
Info: Interconnect is inserted between master address_span_extender_0.expanded_master and slave kernel_cra.s0 because they have different clock source.
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: board_kernel_interface: "Naming system components in system: board_kernel_interface"
Info: board_kernel_interface: "Processing generation queue"
Info: board_kernel_interface: "Generating: board_kernel_interface"
Info: board_kernel_interface: "Generating: board_kernel_interface_kernel_interface_151_3vpvdiy"
Info: board_kernel_interface: "Generating: board_kernel_interface_altera_avalon_mm_bridge_191_x6qdesi"
Info: board_kernel_interface: "Generating: board_kernel_interface_altera_address_span_extender_191_z7ox6za"
Info: board_kernel_interface: "Generating: sw_reset"
Info: board_kernel_interface: "Generating: global_routing"
Info: board_kernel_interface: "Generating: mem_org_mode"
Info: board_kernel_interface: "Generating: board_kernel_interface_altera_irq_bridge_191_bwtdp3y"
Info: board_kernel_interface: "Generating: version_id"
Info: board_kernel_interface: "Generating: altera_reset_controller"
Info: board_kernel_interface: "Generating: board_kernel_interface_altera_mm_interconnect_191_3erg6da"
Info: board_kernel_interface: "Generating: board_kernel_interface_altera_mm_interconnect_191_petfoby"
Info: board_kernel_interface: "Generating: board_kernel_interface_altera_merlin_master_translator_191_g7h47bq"
Info: board_kernel_interface: "Generating: board_kernel_interface_altera_merlin_slave_translator_191_x56fcki"
Info: board_kernel_interface: "Generating: board_kernel_interface_altera_merlin_master_agent_191_mpbm6tq"
Info: board_kernel_interface: "Generating: board_kernel_interface_altera_merlin_slave_agent_191_ncfkfri"
Info: board_kernel_interface: "Generating: board_kernel_interface_altera_avalon_sc_fifo_191_e5eqkcq"
Info: board_kernel_interface: "Generating: board_kernel_interface_altera_merlin_router_191_bltz7la"
Info: board_kernel_interface: "Generating: board_kernel_interface_altera_merlin_router_191_2sg6etq"
Info: board_kernel_interface: "Generating: board_kernel_interface_altera_merlin_demultiplexer_191_kdgtooq"
Info: board_kernel_interface: "Generating: board_kernel_interface_altera_merlin_multiplexer_191_crqkdba"
Info: board_kernel_interface: "Generating: board_kernel_interface_altera_merlin_multiplexer_191_6deerpq"
Info: board_kernel_interface: "Generating: board_kernel_interface_altera_avalon_st_handshake_clock_crosser_191_4chvkja"
Info: board_kernel_interface: "Generating: board_kernel_interface_altera_merlin_router_191_3sutxdi"
Info: board_kernel_interface: "Generating: board_kernel_interface_altera_merlin_router_191_7xefbqi"
Info: board_kernel_interface: "Generating: board_kernel_interface_altera_merlin_router_191_mfamhai"
Info: board_kernel_interface: "Generating: board_kernel_interface_altera_merlin_traffic_limiter_191_kcba44q"
Info: my_altera_avalon_sc_fifo_dest_id_fifo: "Generating: my_altera_avalon_sc_fifo_dest_id_fifo"
Info: my_alt_hiconnect_sc_fifo_dest_id_fifo: "Generating: my_alt_hiconnect_sc_fifo_dest_id_fifo"
Info: board_kernel_interface: "Generating: board_kernel_interface_altera_merlin_demultiplexer_191_mcgcnfa"
Info: board_kernel_interface: "Generating: board_kernel_interface_altera_merlin_multiplexer_191_o5dcrxq"
Info: board_kernel_interface: "Generating: board_kernel_interface_altera_merlin_demultiplexer_191_focz7mi"
Info: board_kernel_interface: "Generating: board_kernel_interface_altera_merlin_multiplexer_191_zthfvwy"
Info: board_kernel_interface: "Generating: board_kernel_interface_altera_merlin_width_adapter_191_kfrsp6q"
Info: board_kernel_interface: "Generating: board_kernel_interface_altera_merlin_width_adapter_191_xrhbsny"
Info: board_kernel_interface: "Generating: board_kernel_interface_altera_merlin_traffic_limiter_191_tx37unq"
Info: board_kernel_interface: "Generating: board_kernel_interface_altera_merlin_traffic_limiter_191_752txqq"
Info: board_kernel_interface: "Generating: board_kernel_interface_alt_hiconnect_sc_fifo_191_7qtmpqq"
Info: board_kernel_interface: Done "board_kernel_interface" with 36 modules, 60 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
