// Name: full_adder.v
// Module: FULL_ADDER
//
// Output: S : Sum
//         CO : Carry Out
//
// Input: A : Bit 1
//        B : Bit 2
//        CI : Carry In
//
// Notes: 1-bit full adder implementaiton.
// 
//
// Revision History:
//
// Version	Date		Who		email			note
//------------------------------------------------------------------------------------------
//  1.0     Sep 10, 2014	Kaushik Patra	kpatra@sjsu.edu		Initial creation
//------------------------------------------------------------------------------------------
`include "prj_definition.v"
`include "half_adder.v"
module FULL_ADDER(S,CO,A,B, CI);
output S,CO;
input A,B, CI;
wire aXorB, aAndB, CIandAXorB;
//TBD

HALF_ADDER h1(aXorB,aAndB, A,B);
HALF_ADDER h2(Y,CIandAXorB,aXorB,CI);

or orI(CO, aAndB, CIandAXorB);
endmodule;
