{"top":"global.fft8_unroll8_split",
"namespaces":{
  "global":{
    "modules":{
      "affine_controller__U102":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "const_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f5_1_stencil_port_controller_Counter_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U103"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"init":[0,1,2,3],"sram2tb_0":{"cycle_starting_addr":[90],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"stencil_valid":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2]},"tb2out_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[0,1]}},"mode":"lake","verilog_name":"aff_ctrl__U103"}
          },
          "op_hcompute_f5_1_stencil_port_controller_Counter_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U104"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"init":[0,1,2,3],"sram2tb_0":{"cycle_starting_addr":[90],"cycle_stride":[7],"dimensionality":1,"extent":[2],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[1,0]}},"mode":"lake","verilog_name":"aff_ctrl__U104"}
          },
          "op_hcompute_f5_1_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.d.0","const_0.out"],
          ["self.clk","op_hcompute_f5_1_stencil_port_controller_Counter_1.clk"],
          ["op_hcompute_f5_1_stencil_port_controller_clk_en_const.out","op_hcompute_f5_1_stencil_port_controller_Counter_1.clk_en"],
          ["self.d.1","op_hcompute_f5_1_stencil_port_controller_Counter_1.data_out_0"],
          ["self.rst_n","op_hcompute_f5_1_stencil_port_controller_Counter_1.flush"],
          ["op_hcompute_f5_1_stencil_port_controller_clk_en_const.out","op_hcompute_f5_1_stencil_port_controller_Counter_1.rst_n"],
          ["self.valid","op_hcompute_f5_1_stencil_port_controller_Counter_1.stencil_valid"],
          ["self.clk","op_hcompute_f5_1_stencil_port_controller_Counter_2.clk"],
          ["op_hcompute_f5_1_stencil_port_controller_clk_en_const.out","op_hcompute_f5_1_stencil_port_controller_Counter_2.clk_en"],
          ["self.d.2","op_hcompute_f5_1_stencil_port_controller_Counter_2.data_out_0"],
          ["self.rst_n","op_hcompute_f5_1_stencil_port_controller_Counter_2.flush"],
          ["op_hcompute_f5_1_stencil_port_controller_clk_en_const.out","op_hcompute_f5_1_stencil_port_controller_Counter_2.rst_n"]
        ]
      },
      "affine_controller__U111":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "const_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f5_0_stencil_port_controller_Counter_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U112"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"init":[0,1,2,3],"sram2tb_0":{"cycle_starting_addr":[89],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"stencil_valid":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2]},"tb2out_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[0,1]}},"mode":"lake","verilog_name":"aff_ctrl__U112"}
          },
          "op_hcompute_f5_0_stencil_port_controller_Counter_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U113"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"init":[0,1,2,3],"sram2tb_0":{"cycle_starting_addr":[89],"cycle_stride":[7],"dimensionality":1,"extent":[2],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[1,0]}},"mode":"lake","verilog_name":"aff_ctrl__U113"}
          },
          "op_hcompute_f5_0_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.d.0","const_0.out"],
          ["self.clk","op_hcompute_f5_0_stencil_port_controller_Counter_1.clk"],
          ["op_hcompute_f5_0_stencil_port_controller_clk_en_const.out","op_hcompute_f5_0_stencil_port_controller_Counter_1.clk_en"],
          ["self.d.1","op_hcompute_f5_0_stencil_port_controller_Counter_1.data_out_0"],
          ["self.rst_n","op_hcompute_f5_0_stencil_port_controller_Counter_1.flush"],
          ["op_hcompute_f5_0_stencil_port_controller_clk_en_const.out","op_hcompute_f5_0_stencil_port_controller_Counter_1.rst_n"],
          ["self.valid","op_hcompute_f5_0_stencil_port_controller_Counter_1.stencil_valid"],
          ["self.clk","op_hcompute_f5_0_stencil_port_controller_Counter_2.clk"],
          ["op_hcompute_f5_0_stencil_port_controller_clk_en_const.out","op_hcompute_f5_0_stencil_port_controller_Counter_2.clk_en"],
          ["self.d.2","op_hcompute_f5_0_stencil_port_controller_Counter_2.data_out_0"],
          ["self.rst_n","op_hcompute_f5_0_stencil_port_controller_Counter_2.flush"],
          ["op_hcompute_f5_0_stencil_port_controller_clk_en_const.out","op_hcompute_f5_0_stencil_port_controller_Counter_2.rst_n"]
        ]
      },
      "affine_controller__U120":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "const_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f4_1_stencil_port_controller_Counter_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U121"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"init":[0,1,2,3],"sram2tb_0":{"cycle_starting_addr":[76],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"stencil_valid":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2]},"tb2out_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[0,1]}},"mode":"lake","verilog_name":"aff_ctrl__U121"}
          },
          "op_hcompute_f4_1_stencil_port_controller_Counter_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U122"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"init":[0,1,2,3],"sram2tb_0":{"cycle_starting_addr":[76],"cycle_stride":[7],"dimensionality":1,"extent":[2],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[1,0]}},"mode":"lake","verilog_name":"aff_ctrl__U122"}
          },
          "op_hcompute_f4_1_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.d.0","const_0.out"],
          ["self.clk","op_hcompute_f4_1_stencil_port_controller_Counter_1.clk"],
          ["op_hcompute_f4_1_stencil_port_controller_clk_en_const.out","op_hcompute_f4_1_stencil_port_controller_Counter_1.clk_en"],
          ["self.d.1","op_hcompute_f4_1_stencil_port_controller_Counter_1.data_out_0"],
          ["self.rst_n","op_hcompute_f4_1_stencil_port_controller_Counter_1.flush"],
          ["op_hcompute_f4_1_stencil_port_controller_clk_en_const.out","op_hcompute_f4_1_stencil_port_controller_Counter_1.rst_n"],
          ["self.valid","op_hcompute_f4_1_stencil_port_controller_Counter_1.stencil_valid"],
          ["self.clk","op_hcompute_f4_1_stencil_port_controller_Counter_2.clk"],
          ["op_hcompute_f4_1_stencil_port_controller_clk_en_const.out","op_hcompute_f4_1_stencil_port_controller_Counter_2.clk_en"],
          ["self.d.2","op_hcompute_f4_1_stencil_port_controller_Counter_2.data_out_0"],
          ["self.rst_n","op_hcompute_f4_1_stencil_port_controller_Counter_2.flush"],
          ["op_hcompute_f4_1_stencil_port_controller_clk_en_const.out","op_hcompute_f4_1_stencil_port_controller_Counter_2.rst_n"]
        ]
      },
      "affine_controller__U129":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "const_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f4_0_stencil_port_controller_Counter_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U130"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"init":[0,1,2,3],"sram2tb_0":{"cycle_starting_addr":[75],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"stencil_valid":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2]},"tb2out_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[0,1]}},"mode":"lake","verilog_name":"aff_ctrl__U130"}
          },
          "op_hcompute_f4_0_stencil_port_controller_Counter_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U131"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"init":[0,1,2,3],"sram2tb_0":{"cycle_starting_addr":[75],"cycle_stride":[7],"dimensionality":1,"extent":[2],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[1,0]}},"mode":"lake","verilog_name":"aff_ctrl__U131"}
          },
          "op_hcompute_f4_0_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.d.0","const_0.out"],
          ["self.clk","op_hcompute_f4_0_stencil_port_controller_Counter_1.clk"],
          ["op_hcompute_f4_0_stencil_port_controller_clk_en_const.out","op_hcompute_f4_0_stencil_port_controller_Counter_1.clk_en"],
          ["self.d.1","op_hcompute_f4_0_stencil_port_controller_Counter_1.data_out_0"],
          ["self.rst_n","op_hcompute_f4_0_stencil_port_controller_Counter_1.flush"],
          ["op_hcompute_f4_0_stencil_port_controller_clk_en_const.out","op_hcompute_f4_0_stencil_port_controller_Counter_1.rst_n"],
          ["self.valid","op_hcompute_f4_0_stencil_port_controller_Counter_1.stencil_valid"],
          ["self.clk","op_hcompute_f4_0_stencil_port_controller_Counter_2.clk"],
          ["op_hcompute_f4_0_stencil_port_controller_clk_en_const.out","op_hcompute_f4_0_stencil_port_controller_Counter_2.clk_en"],
          ["self.d.2","op_hcompute_f4_0_stencil_port_controller_Counter_2.data_out_0"],
          ["self.rst_n","op_hcompute_f4_0_stencil_port_controller_Counter_2.flush"],
          ["op_hcompute_f4_0_stencil_port_controller_clk_en_const.out","op_hcompute_f4_0_stencil_port_controller_Counter_2.rst_n"]
        ]
      },
      "affine_controller__U138":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "const_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f3_1_stencil_port_controller_Counter_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U139"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"init":[0,1,2,3],"sram2tb_0":{"cycle_starting_addr":[62],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"stencil_valid":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2]},"tb2out_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[0,1]}},"mode":"lake","verilog_name":"aff_ctrl__U139"}
          },
          "op_hcompute_f3_1_stencil_port_controller_Counter_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U140"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"init":[0,1,2,3],"sram2tb_0":{"cycle_starting_addr":[62],"cycle_stride":[7],"dimensionality":1,"extent":[2],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[1,0]}},"mode":"lake","verilog_name":"aff_ctrl__U140"}
          },
          "op_hcompute_f3_1_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.d.0","const_0.out"],
          ["self.clk","op_hcompute_f3_1_stencil_port_controller_Counter_1.clk"],
          ["op_hcompute_f3_1_stencil_port_controller_clk_en_const.out","op_hcompute_f3_1_stencil_port_controller_Counter_1.clk_en"],
          ["self.d.1","op_hcompute_f3_1_stencil_port_controller_Counter_1.data_out_0"],
          ["self.rst_n","op_hcompute_f3_1_stencil_port_controller_Counter_1.flush"],
          ["op_hcompute_f3_1_stencil_port_controller_clk_en_const.out","op_hcompute_f3_1_stencil_port_controller_Counter_1.rst_n"],
          ["self.valid","op_hcompute_f3_1_stencil_port_controller_Counter_1.stencil_valid"],
          ["self.clk","op_hcompute_f3_1_stencil_port_controller_Counter_2.clk"],
          ["op_hcompute_f3_1_stencil_port_controller_clk_en_const.out","op_hcompute_f3_1_stencil_port_controller_Counter_2.clk_en"],
          ["self.d.2","op_hcompute_f3_1_stencil_port_controller_Counter_2.data_out_0"],
          ["self.rst_n","op_hcompute_f3_1_stencil_port_controller_Counter_2.flush"],
          ["op_hcompute_f3_1_stencil_port_controller_clk_en_const.out","op_hcompute_f3_1_stencil_port_controller_Counter_2.rst_n"]
        ]
      },
      "affine_controller__U147":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "const_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f3_0_stencil_port_controller_Counter_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U148"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"init":[0,1,2,3],"sram2tb_0":{"cycle_starting_addr":[61],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"stencil_valid":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2]},"tb2out_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[0,1]}},"mode":"lake","verilog_name":"aff_ctrl__U148"}
          },
          "op_hcompute_f3_0_stencil_port_controller_Counter_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U149"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"init":[0,1,2,3],"sram2tb_0":{"cycle_starting_addr":[61],"cycle_stride":[7],"dimensionality":1,"extent":[2],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[1,0]}},"mode":"lake","verilog_name":"aff_ctrl__U149"}
          },
          "op_hcompute_f3_0_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.d.0","const_0.out"],
          ["self.clk","op_hcompute_f3_0_stencil_port_controller_Counter_1.clk"],
          ["op_hcompute_f3_0_stencil_port_controller_clk_en_const.out","op_hcompute_f3_0_stencil_port_controller_Counter_1.clk_en"],
          ["self.d.1","op_hcompute_f3_0_stencil_port_controller_Counter_1.data_out_0"],
          ["self.rst_n","op_hcompute_f3_0_stencil_port_controller_Counter_1.flush"],
          ["op_hcompute_f3_0_stencil_port_controller_clk_en_const.out","op_hcompute_f3_0_stencil_port_controller_Counter_1.rst_n"],
          ["self.valid","op_hcompute_f3_0_stencil_port_controller_Counter_1.stencil_valid"],
          ["self.clk","op_hcompute_f3_0_stencil_port_controller_Counter_2.clk"],
          ["op_hcompute_f3_0_stencil_port_controller_clk_en_const.out","op_hcompute_f3_0_stencil_port_controller_Counter_2.clk_en"],
          ["self.d.2","op_hcompute_f3_0_stencil_port_controller_Counter_2.data_out_0"],
          ["self.rst_n","op_hcompute_f3_0_stencil_port_controller_Counter_2.flush"],
          ["op_hcompute_f3_0_stencil_port_controller_clk_en_const.out","op_hcompute_f3_0_stencil_port_controller_Counter_2.rst_n"]
        ]
      },
      "affine_controller__U93":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "const_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_output_stencil_port_controller_Counter_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U94"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"init":[0,1,2,3],"sram2tb_0":{"cycle_starting_addr":[103],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"stencil_valid":{"cycle_starting_addr":[106],"cycle_stride":[1,8],"dimensionality":2,"extent":[8,2]},"tb2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,8],"dimensionality":2,"extent":[8,2],"read_data_starting_addr":[0],"read_data_stride":[0,1]}},"mode":"lake","verilog_name":"aff_ctrl__U94"}
          },
          "op_hcompute_hw_output_stencil_port_controller_Counter_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U95"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"init":[0,1,2,3,4,5,6,7],"sram2tb_0":{"cycle_starting_addr":[103],"cycle_stride":[4,8],"dimensionality":2,"extent":[2,2],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,8],"dimensionality":2,"extent":[8,2],"read_data_starting_addr":[0],"read_data_stride":[1,0]}},"mode":"lake","verilog_name":"aff_ctrl__U95"}
          },
          "op_hcompute_hw_output_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.d.0","const_0.out"],
          ["self.clk","op_hcompute_hw_output_stencil_port_controller_Counter_1.clk"],
          ["op_hcompute_hw_output_stencil_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_port_controller_Counter_1.clk_en"],
          ["self.d.1","op_hcompute_hw_output_stencil_port_controller_Counter_1.data_out_0"],
          ["self.rst_n","op_hcompute_hw_output_stencil_port_controller_Counter_1.flush"],
          ["op_hcompute_hw_output_stencil_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_port_controller_Counter_1.rst_n"],
          ["self.valid","op_hcompute_hw_output_stencil_port_controller_Counter_1.stencil_valid"],
          ["self.clk","op_hcompute_hw_output_stencil_port_controller_Counter_2.clk"],
          ["op_hcompute_hw_output_stencil_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_port_controller_Counter_2.clk_en"],
          ["self.d.2","op_hcompute_hw_output_stencil_port_controller_Counter_2.data_out_0"],
          ["self.rst_n","op_hcompute_hw_output_stencil_port_controller_Counter_2.flush"],
          ["op_hcompute_hw_output_stencil_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_port_controller_Counter_2.rst_n"]
        ]
      },
      "cu_op_hcompute_f3_0_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["f3_s0_x_xo_3",["Array",16,"BitIn"]],
          ["hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_read",["Array",4,["Array",16,"BitIn"]]],
          ["hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_read",["Array",4,["Array",16,"BitIn"]]],
          ["f3_0_stencil_op_hcompute_f3_0_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "add_all__U0":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U4":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U5":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U6":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_read.0","add_all__U0.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_read.1","add_all__U0.in1"],
          ["add_all__U1.in0","add_all__U0.out"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_read.2","add_all__U1.in1"],
          ["add_all__U2.in0","add_all__U1.out"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_read.3","add_all__U2.in1"],
          ["add_all__U3.in0","add_all__U2.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_read.0","add_all__U3.in1"],
          ["add_all__U4.in0","add_all__U3.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_read.1","add_all__U4.in1"],
          ["add_all__U5.in0","add_all__U4.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_read.2","add_all__U5.in1"],
          ["add_all__U6.in0","add_all__U5.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_read.3","add_all__U6.in1"],
          ["self.f3_0_stencil_op_hcompute_f3_0_stencil_write.0","add_all__U6.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_f3_1_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["f3_s0_x_xo_3",["Array",16,"BitIn"]],
          ["hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_read",["Array",4,["Array",16,"BitIn"]]],
          ["hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_read",["Array",4,["Array",16,"BitIn"]]],
          ["f3_1_stencil_op_hcompute_f3_1_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "add_all__U10":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U11":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U12":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U13":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U7":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U8":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U9":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["add_all__U9.out","add_all__U10.in0"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_read.0","add_all__U10.in1"],
          ["add_all__U11.in0","add_all__U10.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_read.1","add_all__U11.in1"],
          ["add_all__U12.in0","add_all__U11.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_read.2","add_all__U12.in1"],
          ["add_all__U13.in0","add_all__U12.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_read.3","add_all__U13.in1"],
          ["self.f3_1_stencil_op_hcompute_f3_1_stencil_write.0","add_all__U13.out"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_read.0","add_all__U7.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_read.1","add_all__U7.in1"],
          ["add_all__U8.in0","add_all__U7.out"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_read.2","add_all__U8.in1"],
          ["add_all__U9.in0","add_all__U8.out"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_read.3","add_all__U9.in1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_f4_0_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["f4_s0_x_xo_3",["Array",16,"BitIn"]],
          ["f3_0_stencil_op_hcompute_f4_0_stencil_read",["Array",2,["Array",16,"BitIn"]]],
          ["f3_1_stencil_op_hcompute_f4_0_stencil_read",["Array",2,["Array",16,"BitIn"]]],
          ["hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_read",["Array",4,["Array",16,"BitIn"]]],
          ["f4_0_stencil_op_hcompute_f4_0_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "add_all__U14":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U15":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U16":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U17":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U18":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U19":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U20":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.f3_0_stencil_op_hcompute_f4_0_stencil_read.0","add_all__U14.in0"],
          ["self.f3_0_stencil_op_hcompute_f4_0_stencil_read.1","add_all__U14.in1"],
          ["add_all__U15.in0","add_all__U14.out"],
          ["self.f3_1_stencil_op_hcompute_f4_0_stencil_read.0","add_all__U15.in1"],
          ["add_all__U16.in0","add_all__U15.out"],
          ["self.f3_1_stencil_op_hcompute_f4_0_stencil_read.1","add_all__U16.in1"],
          ["add_all__U17.in0","add_all__U16.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_read.0","add_all__U17.in1"],
          ["add_all__U18.in0","add_all__U17.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_read.1","add_all__U18.in1"],
          ["add_all__U19.in0","add_all__U18.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_read.2","add_all__U19.in1"],
          ["add_all__U20.in0","add_all__U19.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_read.3","add_all__U20.in1"],
          ["self.f4_0_stencil_op_hcompute_f4_0_stencil_write.0","add_all__U20.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_f4_1_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["f4_s0_x_xo_3",["Array",16,"BitIn"]],
          ["f3_0_stencil_op_hcompute_f4_1_stencil_read",["Array",2,["Array",16,"BitIn"]]],
          ["f3_1_stencil_op_hcompute_f4_1_stencil_read",["Array",2,["Array",16,"BitIn"]]],
          ["hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_read",["Array",4,["Array",16,"BitIn"]]],
          ["f4_1_stencil_op_hcompute_f4_1_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "add_all__U21":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U22":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U23":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U24":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U25":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U26":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U27":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.f3_0_stencil_op_hcompute_f4_1_stencil_read.0","add_all__U21.in0"],
          ["self.f3_0_stencil_op_hcompute_f4_1_stencil_read.1","add_all__U21.in1"],
          ["add_all__U22.in0","add_all__U21.out"],
          ["self.f3_1_stencil_op_hcompute_f4_1_stencil_read.0","add_all__U22.in1"],
          ["add_all__U23.in0","add_all__U22.out"],
          ["self.f3_1_stencil_op_hcompute_f4_1_stencil_read.1","add_all__U23.in1"],
          ["add_all__U24.in0","add_all__U23.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_read.0","add_all__U24.in1"],
          ["add_all__U25.in0","add_all__U24.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_read.1","add_all__U25.in1"],
          ["add_all__U26.in0","add_all__U25.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_read.2","add_all__U26.in1"],
          ["add_all__U27.in0","add_all__U26.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_read.3","add_all__U27.in1"],
          ["self.f4_1_stencil_op_hcompute_f4_1_stencil_write.0","add_all__U27.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_f5_0_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["f5_s0_x_xo_3",["Array",16,"BitIn"]],
          ["f4_0_stencil_op_hcompute_f5_0_stencil_read",["Array",2,["Array",16,"BitIn"]]],
          ["f4_1_stencil_op_hcompute_f5_0_stencil_read",["Array",2,["Array",16,"BitIn"]]],
          ["hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_read",["Array",4,["Array",16,"BitIn"]]],
          ["f5_0_stencil_op_hcompute_f5_0_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "add_all__U28":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U29":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U30":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U31":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U32":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U33":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U34":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.f4_0_stencil_op_hcompute_f5_0_stencil_read.0","add_all__U28.in0"],
          ["self.f4_0_stencil_op_hcompute_f5_0_stencil_read.1","add_all__U28.in1"],
          ["add_all__U29.in0","add_all__U28.out"],
          ["self.f4_1_stencil_op_hcompute_f5_0_stencil_read.0","add_all__U29.in1"],
          ["add_all__U30.in0","add_all__U29.out"],
          ["self.f4_1_stencil_op_hcompute_f5_0_stencil_read.1","add_all__U30.in1"],
          ["add_all__U31.in0","add_all__U30.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_read.0","add_all__U31.in1"],
          ["add_all__U32.in0","add_all__U31.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_read.1","add_all__U32.in1"],
          ["add_all__U33.in0","add_all__U32.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_read.2","add_all__U33.in1"],
          ["add_all__U34.in0","add_all__U33.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_read.3","add_all__U34.in1"],
          ["self.f5_0_stencil_op_hcompute_f5_0_stencil_write.0","add_all__U34.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_f5_1_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["f5_s0_x_xo_3",["Array",16,"BitIn"]],
          ["f4_0_stencil_op_hcompute_f5_1_stencil_read",["Array",2,["Array",16,"BitIn"]]],
          ["f4_1_stencil_op_hcompute_f5_1_stencil_read",["Array",2,["Array",16,"BitIn"]]],
          ["hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_read",["Array",4,["Array",16,"BitIn"]]],
          ["f5_1_stencil_op_hcompute_f5_1_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "add_all__U35":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U36":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U37":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U38":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U39":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U40":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U41":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.f4_0_stencil_op_hcompute_f5_1_stencil_read.0","add_all__U35.in0"],
          ["self.f4_0_stencil_op_hcompute_f5_1_stencil_read.1","add_all__U35.in1"],
          ["add_all__U36.in0","add_all__U35.out"],
          ["self.f4_1_stencil_op_hcompute_f5_1_stencil_read.0","add_all__U36.in1"],
          ["add_all__U37.in0","add_all__U36.out"],
          ["self.f4_1_stencil_op_hcompute_f5_1_stencil_read.1","add_all__U37.in1"],
          ["add_all__U38.in0","add_all__U37.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_read.0","add_all__U38.in1"],
          ["add_all__U39.in0","add_all__U38.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_read.1","add_all__U39.in1"],
          ["add_all__U40.in0","add_all__U39.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_read.2","add_all__U40.in1"],
          ["add_all__U41.in0","add_all__U40.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_read.3","add_all__U41.in1"],
          ["self.f5_1_stencil_op_hcompute_f5_1_stencil_write.0","add_all__U41.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read.0","self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_output_s0_y_yi",["Array",16,"BitIn"]],
          ["f5_0_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["f5_1_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "add_all__U42":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.f5_0_stencil_op_hcompute_hw_output_stencil_read.0","add_all__U42.in0"],
          ["self.f5_1_stencil_op_hcompute_hw_output_stencil_read.0","add_all__U42.in1"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0","add_all__U42.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_twi_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read.0","self.hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "f3_0_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_f3_0_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_f3_0_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_f4_0_stencil_read",["Array",2,["Array",16,"Bit"]]],
          ["op_hcompute_f4_0_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_f4_1_stencil_read",["Array",2,["Array",16,"Bit"]]],
          ["op_hcompute_f4_1_stencil_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "ub_f3_0_stencil_BANK_0":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U43"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}},"mode":"pond","verilog_name":"pond__U43"}
          },
          "ub_f3_0_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_f3_0_stencil_BANK_1":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U44"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}},"mode":"pond","verilog_name":"pond__U44"}
          },
          "ub_f3_0_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_f3_0_stencil_BANK_2":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U45"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}},"mode":"pond","verilog_name":"pond__U45"}
          },
          "ub_f3_0_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_f3_0_stencil_BANK_3":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U46"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}},"mode":"pond","verilog_name":"pond__U46"}
          },
          "ub_f3_0_stencil_BANK_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_f3_0_stencil_BANK_0.clk","self.clk"],
          ["ub_f3_0_stencil_BANK_1.clk","self.clk"],
          ["ub_f3_0_stencil_BANK_2.clk","self.clk"],
          ["ub_f3_0_stencil_BANK_3.clk","self.clk"],
          ["ub_f3_0_stencil_BANK_0.data_in_pond_0","self.op_hcompute_f3_0_stencil_write.0"],
          ["ub_f3_0_stencil_BANK_1.data_in_pond_0","self.op_hcompute_f3_0_stencil_write.0"],
          ["ub_f3_0_stencil_BANK_2.data_in_pond_0","self.op_hcompute_f3_0_stencil_write.0"],
          ["ub_f3_0_stencil_BANK_3.data_in_pond_0","self.op_hcompute_f3_0_stencil_write.0"],
          ["ub_f3_0_stencil_BANK_3.data_out_pond_0","self.op_hcompute_f4_0_stencil_read.0"],
          ["ub_f3_0_stencil_BANK_2.data_out_pond_0","self.op_hcompute_f4_0_stencil_read.1"],
          ["ub_f3_0_stencil_BANK_1.data_out_pond_0","self.op_hcompute_f4_1_stencil_read.0"],
          ["ub_f3_0_stencil_BANK_0.data_out_pond_0","self.op_hcompute_f4_1_stencil_read.1"],
          ["ub_f3_0_stencil_BANK_0.flush","self.reset"],
          ["ub_f3_0_stencil_BANK_1.flush","self.reset"],
          ["ub_f3_0_stencil_BANK_2.flush","self.reset"],
          ["ub_f3_0_stencil_BANK_3.flush","self.reset"],
          ["ub_f3_0_stencil_BANK_0_clk_en_const.out","ub_f3_0_stencil_BANK_0.clk_en"],
          ["ub_f3_0_stencil_BANK_0_clk_en_const.out","ub_f3_0_stencil_BANK_0.rst_n"],
          ["ub_f3_0_stencil_BANK_1_clk_en_const.out","ub_f3_0_stencil_BANK_1.clk_en"],
          ["ub_f3_0_stencil_BANK_1_clk_en_const.out","ub_f3_0_stencil_BANK_1.rst_n"],
          ["ub_f3_0_stencil_BANK_2_clk_en_const.out","ub_f3_0_stencil_BANK_2.clk_en"],
          ["ub_f3_0_stencil_BANK_2_clk_en_const.out","ub_f3_0_stencil_BANK_2.rst_n"],
          ["ub_f3_0_stencil_BANK_3_clk_en_const.out","ub_f3_0_stencil_BANK_3.clk_en"],
          ["ub_f3_0_stencil_BANK_3_clk_en_const.out","ub_f3_0_stencil_BANK_3.rst_n"]
        ]
      },
      "f3_1_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_f3_1_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_f3_1_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_f4_0_stencil_read",["Array",2,["Array",16,"Bit"]]],
          ["op_hcompute_f4_0_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_f4_1_stencil_read",["Array",2,["Array",16,"Bit"]]],
          ["op_hcompute_f4_1_stencil_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "ub_f3_1_stencil_BANK_0":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U47"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}},"mode":"pond","verilog_name":"pond__U47"}
          },
          "ub_f3_1_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_f3_1_stencil_BANK_1":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U48"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}},"mode":"pond","verilog_name":"pond__U48"}
          },
          "ub_f3_1_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_f3_1_stencil_BANK_2":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U49"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}},"mode":"pond","verilog_name":"pond__U49"}
          },
          "ub_f3_1_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_f3_1_stencil_BANK_3":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U50"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}},"mode":"pond","verilog_name":"pond__U50"}
          },
          "ub_f3_1_stencil_BANK_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_f3_1_stencil_BANK_0.clk","self.clk"],
          ["ub_f3_1_stencil_BANK_1.clk","self.clk"],
          ["ub_f3_1_stencil_BANK_2.clk","self.clk"],
          ["ub_f3_1_stencil_BANK_3.clk","self.clk"],
          ["ub_f3_1_stencil_BANK_0.data_in_pond_0","self.op_hcompute_f3_1_stencil_write.0"],
          ["ub_f3_1_stencil_BANK_1.data_in_pond_0","self.op_hcompute_f3_1_stencil_write.0"],
          ["ub_f3_1_stencil_BANK_2.data_in_pond_0","self.op_hcompute_f3_1_stencil_write.0"],
          ["ub_f3_1_stencil_BANK_3.data_in_pond_0","self.op_hcompute_f3_1_stencil_write.0"],
          ["ub_f3_1_stencil_BANK_3.data_out_pond_0","self.op_hcompute_f4_0_stencil_read.0"],
          ["ub_f3_1_stencil_BANK_2.data_out_pond_0","self.op_hcompute_f4_0_stencil_read.1"],
          ["ub_f3_1_stencil_BANK_1.data_out_pond_0","self.op_hcompute_f4_1_stencil_read.0"],
          ["ub_f3_1_stencil_BANK_0.data_out_pond_0","self.op_hcompute_f4_1_stencil_read.1"],
          ["ub_f3_1_stencil_BANK_0.flush","self.reset"],
          ["ub_f3_1_stencil_BANK_1.flush","self.reset"],
          ["ub_f3_1_stencil_BANK_2.flush","self.reset"],
          ["ub_f3_1_stencil_BANK_3.flush","self.reset"],
          ["ub_f3_1_stencil_BANK_0_clk_en_const.out","ub_f3_1_stencil_BANK_0.clk_en"],
          ["ub_f3_1_stencil_BANK_0_clk_en_const.out","ub_f3_1_stencil_BANK_0.rst_n"],
          ["ub_f3_1_stencil_BANK_1_clk_en_const.out","ub_f3_1_stencil_BANK_1.clk_en"],
          ["ub_f3_1_stencil_BANK_1_clk_en_const.out","ub_f3_1_stencil_BANK_1.rst_n"],
          ["ub_f3_1_stencil_BANK_2_clk_en_const.out","ub_f3_1_stencil_BANK_2.clk_en"],
          ["ub_f3_1_stencil_BANK_2_clk_en_const.out","ub_f3_1_stencil_BANK_2.rst_n"],
          ["ub_f3_1_stencil_BANK_3_clk_en_const.out","ub_f3_1_stencil_BANK_3.clk_en"],
          ["ub_f3_1_stencil_BANK_3_clk_en_const.out","ub_f3_1_stencil_BANK_3.rst_n"]
        ]
      },
      "f4_0_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_f4_0_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_f4_0_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_f5_0_stencil_read",["Array",2,["Array",16,"Bit"]]],
          ["op_hcompute_f5_0_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_f5_1_stencil_read",["Array",2,["Array",16,"Bit"]]],
          ["op_hcompute_f5_1_stencil_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "ub_f4_0_stencil_BANK_0":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U51"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}},"mode":"pond","verilog_name":"pond__U51"}
          },
          "ub_f4_0_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_f4_0_stencil_BANK_1":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U52"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}},"mode":"pond","verilog_name":"pond__U52"}
          },
          "ub_f4_0_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_f4_0_stencil_BANK_2":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U53"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}},"mode":"pond","verilog_name":"pond__U53"}
          },
          "ub_f4_0_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_f4_0_stencil_BANK_3":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U54"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}},"mode":"pond","verilog_name":"pond__U54"}
          },
          "ub_f4_0_stencil_BANK_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_f4_0_stencil_BANK_0.clk","self.clk"],
          ["ub_f4_0_stencil_BANK_1.clk","self.clk"],
          ["ub_f4_0_stencil_BANK_2.clk","self.clk"],
          ["ub_f4_0_stencil_BANK_3.clk","self.clk"],
          ["ub_f4_0_stencil_BANK_0.data_in_pond_0","self.op_hcompute_f4_0_stencil_write.0"],
          ["ub_f4_0_stencil_BANK_1.data_in_pond_0","self.op_hcompute_f4_0_stencil_write.0"],
          ["ub_f4_0_stencil_BANK_2.data_in_pond_0","self.op_hcompute_f4_0_stencil_write.0"],
          ["ub_f4_0_stencil_BANK_3.data_in_pond_0","self.op_hcompute_f4_0_stencil_write.0"],
          ["ub_f4_0_stencil_BANK_3.data_out_pond_0","self.op_hcompute_f5_0_stencil_read.0"],
          ["ub_f4_0_stencil_BANK_2.data_out_pond_0","self.op_hcompute_f5_0_stencil_read.1"],
          ["ub_f4_0_stencil_BANK_1.data_out_pond_0","self.op_hcompute_f5_1_stencil_read.0"],
          ["ub_f4_0_stencil_BANK_0.data_out_pond_0","self.op_hcompute_f5_1_stencil_read.1"],
          ["ub_f4_0_stencil_BANK_0.flush","self.reset"],
          ["ub_f4_0_stencil_BANK_1.flush","self.reset"],
          ["ub_f4_0_stencil_BANK_2.flush","self.reset"],
          ["ub_f4_0_stencil_BANK_3.flush","self.reset"],
          ["ub_f4_0_stencil_BANK_0_clk_en_const.out","ub_f4_0_stencil_BANK_0.clk_en"],
          ["ub_f4_0_stencil_BANK_0_clk_en_const.out","ub_f4_0_stencil_BANK_0.rst_n"],
          ["ub_f4_0_stencil_BANK_1_clk_en_const.out","ub_f4_0_stencil_BANK_1.clk_en"],
          ["ub_f4_0_stencil_BANK_1_clk_en_const.out","ub_f4_0_stencil_BANK_1.rst_n"],
          ["ub_f4_0_stencil_BANK_2_clk_en_const.out","ub_f4_0_stencil_BANK_2.clk_en"],
          ["ub_f4_0_stencil_BANK_2_clk_en_const.out","ub_f4_0_stencil_BANK_2.rst_n"],
          ["ub_f4_0_stencil_BANK_3_clk_en_const.out","ub_f4_0_stencil_BANK_3.clk_en"],
          ["ub_f4_0_stencil_BANK_3_clk_en_const.out","ub_f4_0_stencil_BANK_3.rst_n"]
        ]
      },
      "f4_1_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_f4_1_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_f4_1_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_f5_0_stencil_read",["Array",2,["Array",16,"Bit"]]],
          ["op_hcompute_f5_0_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_f5_1_stencil_read",["Array",2,["Array",16,"Bit"]]],
          ["op_hcompute_f5_1_stencil_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "ub_f4_1_stencil_BANK_0":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U55"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}},"mode":"pond","verilog_name":"pond__U55"}
          },
          "ub_f4_1_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_f4_1_stencil_BANK_1":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U56"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}},"mode":"pond","verilog_name":"pond__U56"}
          },
          "ub_f4_1_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_f4_1_stencil_BANK_2":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U57"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}},"mode":"pond","verilog_name":"pond__U57"}
          },
          "ub_f4_1_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_f4_1_stencil_BANK_3":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U58"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}},"mode":"pond","verilog_name":"pond__U58"}
          },
          "ub_f4_1_stencil_BANK_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_f4_1_stencil_BANK_0.clk","self.clk"],
          ["ub_f4_1_stencil_BANK_1.clk","self.clk"],
          ["ub_f4_1_stencil_BANK_2.clk","self.clk"],
          ["ub_f4_1_stencil_BANK_3.clk","self.clk"],
          ["ub_f4_1_stencil_BANK_0.data_in_pond_0","self.op_hcompute_f4_1_stencil_write.0"],
          ["ub_f4_1_stencil_BANK_1.data_in_pond_0","self.op_hcompute_f4_1_stencil_write.0"],
          ["ub_f4_1_stencil_BANK_2.data_in_pond_0","self.op_hcompute_f4_1_stencil_write.0"],
          ["ub_f4_1_stencil_BANK_3.data_in_pond_0","self.op_hcompute_f4_1_stencil_write.0"],
          ["ub_f4_1_stencil_BANK_3.data_out_pond_0","self.op_hcompute_f5_0_stencil_read.0"],
          ["ub_f4_1_stencil_BANK_2.data_out_pond_0","self.op_hcompute_f5_0_stencil_read.1"],
          ["ub_f4_1_stencil_BANK_1.data_out_pond_0","self.op_hcompute_f5_1_stencil_read.0"],
          ["ub_f4_1_stencil_BANK_0.data_out_pond_0","self.op_hcompute_f5_1_stencil_read.1"],
          ["ub_f4_1_stencil_BANK_0.flush","self.reset"],
          ["ub_f4_1_stencil_BANK_1.flush","self.reset"],
          ["ub_f4_1_stencil_BANK_2.flush","self.reset"],
          ["ub_f4_1_stencil_BANK_3.flush","self.reset"],
          ["ub_f4_1_stencil_BANK_0_clk_en_const.out","ub_f4_1_stencil_BANK_0.clk_en"],
          ["ub_f4_1_stencil_BANK_0_clk_en_const.out","ub_f4_1_stencil_BANK_0.rst_n"],
          ["ub_f4_1_stencil_BANK_1_clk_en_const.out","ub_f4_1_stencil_BANK_1.clk_en"],
          ["ub_f4_1_stencil_BANK_1_clk_en_const.out","ub_f4_1_stencil_BANK_1.rst_n"],
          ["ub_f4_1_stencil_BANK_2_clk_en_const.out","ub_f4_1_stencil_BANK_2.clk_en"],
          ["ub_f4_1_stencil_BANK_2_clk_en_const.out","ub_f4_1_stencil_BANK_2.rst_n"],
          ["ub_f4_1_stencil_BANK_3_clk_en_const.out","ub_f4_1_stencil_BANK_3.clk_en"],
          ["ub_f4_1_stencil_BANK_3_clk_en_const.out","ub_f4_1_stencil_BANK_3.rst_n"]
        ]
      },
      "f5_0_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_f5_0_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_f5_0_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "ub_f5_0_stencil_BANK_0":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U59"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,8],"dimensionality":2,"extent":[8,2],"read_data_starting_addr":[0],"read_data_stride":[1,0]}},"mode":"pond","verilog_name":"pond__U59"}
          },
          "ub_f5_0_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_f5_0_stencil_BANK_0.clk","self.clk"],
          ["ub_f5_0_stencil_BANK_0.data_in_pond_0","self.op_hcompute_f5_0_stencil_write.0"],
          ["ub_f5_0_stencil_BANK_0.data_out_pond_0","self.op_hcompute_hw_output_stencil_read.0"],
          ["ub_f5_0_stencil_BANK_0.flush","self.reset"],
          ["ub_f5_0_stencil_BANK_0_clk_en_const.out","ub_f5_0_stencil_BANK_0.clk_en"],
          ["ub_f5_0_stencil_BANK_0_clk_en_const.out","ub_f5_0_stencil_BANK_0.rst_n"]
        ]
      },
      "f5_1_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_f5_1_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_f5_1_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "ub_f5_1_stencil_BANK_0":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U60"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,8],"dimensionality":2,"extent":[8,2],"read_data_starting_addr":[0],"read_data_stride":[1,0]}},"mode":"pond","verilog_name":"pond__U60"}
          },
          "ub_f5_1_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_f5_1_stencil_BANK_0.clk","self.clk"],
          ["ub_f5_1_stencil_BANK_0.data_in_pond_0","self.op_hcompute_f5_1_stencil_write.0"],
          ["ub_f5_1_stencil_BANK_0.data_out_pond_0","self.op_hcompute_hw_output_stencil_read.0"],
          ["ub_f5_1_stencil_BANK_0.flush","self.reset"],
          ["ub_f5_1_stencil_BANK_0_clk_en_const.out","ub_f5_1_stencil_BANK_0.clk_en"],
          ["ub_f5_1_stencil_BANK_0_clk_en_const.out","ub_f5_1_stencil_BANK_0.rst_n"]
        ]
      },
      "fft8_unroll8_split":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset","BitIn"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_en","Bit"],
          ["hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U160":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U165":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "f3_0_stencil":{
            "modref":"global.f3_0_stencil_ub"
          },
          "f3_1_stencil":{
            "modref":"global.f3_1_stencil_ub"
          },
          "f4_0_stencil":{
            "modref":"global.f4_0_stencil_ub"
          },
          "f4_1_stencil":{
            "modref":"global.f4_1_stencil_ub"
          },
          "f5_0_stencil":{
            "modref":"global.f5_0_stencil_ub"
          },
          "f5_1_stencil":{
            "modref":"global.f5_1_stencil_ub"
          },
          "hw_input_global_wrapper_stencil":{
            "modref":"global.hw_input_global_wrapper_stencil_ub"
          },
          "hw_twi_global_wrapper_stencil":{
            "modref":"global.hw_twi_global_wrapper_stencil_ub"
          },
          "op_hcompute_f3_0_stencil":{
            "modref":"global.cu_op_hcompute_f3_0_stencil"
          },
          "op_hcompute_f3_0_stencil_exe_start":{
            "modref":"global.op_hcompute_f3_0_stencil_exe_start_pt__U152"
          },
          "op_hcompute_f3_0_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_f3_0_stencil_exe_start_control_vars_pt__U153"
          },
          "op_hcompute_f3_0_stencil_port_controller":{
            "modref":"global.affine_controller__U147"
          },
          "op_hcompute_f3_0_stencil_read_start":{
            "modref":"global.op_hcompute_f3_0_stencil_read_start_pt__U150"
          },
          "op_hcompute_f3_0_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_f3_0_stencil_read_start_control_vars_pt__U151"
          },
          "op_hcompute_f3_0_stencil_write_start":{
            "modref":"global.op_hcompute_f3_0_stencil_write_start_pt__U154"
          },
          "op_hcompute_f3_0_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_f3_0_stencil_write_start_control_vars_pt__U155"
          },
          "op_hcompute_f3_1_stencil":{
            "modref":"global.cu_op_hcompute_f3_1_stencil"
          },
          "op_hcompute_f3_1_stencil_exe_start":{
            "modref":"global.op_hcompute_f3_1_stencil_exe_start_pt__U143"
          },
          "op_hcompute_f3_1_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_f3_1_stencil_exe_start_control_vars_pt__U144"
          },
          "op_hcompute_f3_1_stencil_port_controller":{
            "modref":"global.affine_controller__U138"
          },
          "op_hcompute_f3_1_stencil_read_start":{
            "modref":"global.op_hcompute_f3_1_stencil_read_start_pt__U141"
          },
          "op_hcompute_f3_1_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_f3_1_stencil_read_start_control_vars_pt__U142"
          },
          "op_hcompute_f3_1_stencil_write_start":{
            "modref":"global.op_hcompute_f3_1_stencil_write_start_pt__U145"
          },
          "op_hcompute_f3_1_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_f3_1_stencil_write_start_control_vars_pt__U146"
          },
          "op_hcompute_f4_0_stencil":{
            "modref":"global.cu_op_hcompute_f4_0_stencil"
          },
          "op_hcompute_f4_0_stencil_exe_start":{
            "modref":"global.op_hcompute_f4_0_stencil_exe_start_pt__U134"
          },
          "op_hcompute_f4_0_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_f4_0_stencil_exe_start_control_vars_pt__U135"
          },
          "op_hcompute_f4_0_stencil_port_controller":{
            "modref":"global.affine_controller__U129"
          },
          "op_hcompute_f4_0_stencil_read_start":{
            "modref":"global.op_hcompute_f4_0_stencil_read_start_pt__U132"
          },
          "op_hcompute_f4_0_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_f4_0_stencil_read_start_control_vars_pt__U133"
          },
          "op_hcompute_f4_0_stencil_write_start":{
            "modref":"global.op_hcompute_f4_0_stencil_write_start_pt__U136"
          },
          "op_hcompute_f4_0_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_f4_0_stencil_write_start_control_vars_pt__U137"
          },
          "op_hcompute_f4_1_stencil":{
            "modref":"global.cu_op_hcompute_f4_1_stencil"
          },
          "op_hcompute_f4_1_stencil_exe_start":{
            "modref":"global.op_hcompute_f4_1_stencil_exe_start_pt__U125"
          },
          "op_hcompute_f4_1_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_f4_1_stencil_exe_start_control_vars_pt__U126"
          },
          "op_hcompute_f4_1_stencil_port_controller":{
            "modref":"global.affine_controller__U120"
          },
          "op_hcompute_f4_1_stencil_read_start":{
            "modref":"global.op_hcompute_f4_1_stencil_read_start_pt__U123"
          },
          "op_hcompute_f4_1_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_f4_1_stencil_read_start_control_vars_pt__U124"
          },
          "op_hcompute_f4_1_stencil_write_start":{
            "modref":"global.op_hcompute_f4_1_stencil_write_start_pt__U127"
          },
          "op_hcompute_f4_1_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_f4_1_stencil_write_start_control_vars_pt__U128"
          },
          "op_hcompute_f5_0_stencil":{
            "modref":"global.cu_op_hcompute_f5_0_stencil"
          },
          "op_hcompute_f5_0_stencil_exe_start":{
            "modref":"global.op_hcompute_f5_0_stencil_exe_start_pt__U116"
          },
          "op_hcompute_f5_0_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_f5_0_stencil_exe_start_control_vars_pt__U117"
          },
          "op_hcompute_f5_0_stencil_port_controller":{
            "modref":"global.affine_controller__U111"
          },
          "op_hcompute_f5_0_stencil_read_start":{
            "modref":"global.op_hcompute_f5_0_stencil_read_start_pt__U114"
          },
          "op_hcompute_f5_0_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_f5_0_stencil_read_start_control_vars_pt__U115"
          },
          "op_hcompute_f5_0_stencil_write_start":{
            "modref":"global.op_hcompute_f5_0_stencil_write_start_pt__U118"
          },
          "op_hcompute_f5_0_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_f5_0_stencil_write_start_control_vars_pt__U119"
          },
          "op_hcompute_f5_1_stencil":{
            "modref":"global.cu_op_hcompute_f5_1_stencil"
          },
          "op_hcompute_f5_1_stencil_exe_start":{
            "modref":"global.op_hcompute_f5_1_stencil_exe_start_pt__U107"
          },
          "op_hcompute_f5_1_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_f5_1_stencil_exe_start_control_vars_pt__U108"
          },
          "op_hcompute_f5_1_stencil_port_controller":{
            "modref":"global.affine_controller__U102"
          },
          "op_hcompute_f5_1_stencil_read_start":{
            "modref":"global.op_hcompute_f5_1_stencil_read_start_pt__U105"
          },
          "op_hcompute_f5_1_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_f5_1_stencil_read_start_control_vars_pt__U106"
          },
          "op_hcompute_f5_1_stencil_write_start":{
            "modref":"global.op_hcompute_f5_1_stencil_write_start_pt__U109"
          },
          "op_hcompute_f5_1_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_f5_1_stencil_write_start_control_vars_pt__U110"
          },
          "op_hcompute_hw_input_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U158"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U156"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[48],"cycle_stride":[1,8],"dimensionality":2,"extent":[8,2]}},"mode":"lake","verilog_name":"aff_ctrl_counter__U156"}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U157"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U159"
          },
          "op_hcompute_hw_output_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_pt__U98"
          },
          "op_hcompute_hw_output_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U99"
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "modref":"global.affine_controller__U93"
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_pt__U96"
          },
          "op_hcompute_hw_output_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_control_vars_pt__U97"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_pt__U100"
          },
          "op_hcompute_hw_output_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_control_vars_pt__U101"
          },
          "op_hcompute_hw_twi_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_hw_twi_global_wrapper_stencil"
          },
          "op_hcompute_hw_twi_global_wrapper_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_twi_global_wrapper_stencil_exe_start_pt__U163"
          },
          "op_hcompute_hw_twi_global_wrapper_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U161"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,8,16],"dimensionality":3,"extent":[8,2,3]}},"mode":"lake","verilog_name":"aff_ctrl_counter__U161"}
          },
          "op_hcompute_hw_twi_global_wrapper_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_twi_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_hw_twi_global_wrapper_stencil_read_start_pt__U162"
          },
          "op_hcompute_hw_twi_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_hw_twi_global_wrapper_stencil_write_start_pt__U164"
          }
        },
        "connections":[
          ["self.clk","_U160.clk"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read.0","_U160.in"],
          ["self.clk","_U165.clk"],
          ["self.hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read.0","_U165.in"],
          ["self.clk","f3_0_stencil.clk"],
          ["op_hcompute_f3_0_stencil.f3_0_stencil_op_hcompute_f3_0_stencil_write","f3_0_stencil.op_hcompute_f3_0_stencil_write"],
          ["op_hcompute_f4_0_stencil.f3_0_stencil_op_hcompute_f4_0_stencil_read","f3_0_stencil.op_hcompute_f4_0_stencil_read"],
          ["op_hcompute_f4_1_stencil.f3_0_stencil_op_hcompute_f4_1_stencil_read","f3_0_stencil.op_hcompute_f4_1_stencil_read"],
          ["self.reset","f3_0_stencil.reset"],
          ["self.clk","f3_1_stencil.clk"],
          ["op_hcompute_f3_1_stencil.f3_1_stencil_op_hcompute_f3_1_stencil_write","f3_1_stencil.op_hcompute_f3_1_stencil_write"],
          ["op_hcompute_f4_0_stencil.f3_1_stencil_op_hcompute_f4_0_stencil_read","f3_1_stencil.op_hcompute_f4_0_stencil_read"],
          ["op_hcompute_f4_1_stencil.f3_1_stencil_op_hcompute_f4_1_stencil_read","f3_1_stencil.op_hcompute_f4_1_stencil_read"],
          ["self.reset","f3_1_stencil.reset"],
          ["self.clk","f4_0_stencil.clk"],
          ["op_hcompute_f4_0_stencil.f4_0_stencil_op_hcompute_f4_0_stencil_write","f4_0_stencil.op_hcompute_f4_0_stencil_write"],
          ["op_hcompute_f5_0_stencil.f4_0_stencil_op_hcompute_f5_0_stencil_read","f4_0_stencil.op_hcompute_f5_0_stencil_read"],
          ["op_hcompute_f5_1_stencil.f4_0_stencil_op_hcompute_f5_1_stencil_read","f4_0_stencil.op_hcompute_f5_1_stencil_read"],
          ["self.reset","f4_0_stencil.reset"],
          ["self.clk","f4_1_stencil.clk"],
          ["op_hcompute_f4_1_stencil.f4_1_stencil_op_hcompute_f4_1_stencil_write","f4_1_stencil.op_hcompute_f4_1_stencil_write"],
          ["op_hcompute_f5_0_stencil.f4_1_stencil_op_hcompute_f5_0_stencil_read","f4_1_stencil.op_hcompute_f5_0_stencil_read"],
          ["op_hcompute_f5_1_stencil.f4_1_stencil_op_hcompute_f5_1_stencil_read","f4_1_stencil.op_hcompute_f5_1_stencil_read"],
          ["self.reset","f4_1_stencil.reset"],
          ["self.clk","f5_0_stencil.clk"],
          ["op_hcompute_f5_0_stencil.f5_0_stencil_op_hcompute_f5_0_stencil_write","f5_0_stencil.op_hcompute_f5_0_stencil_write"],
          ["op_hcompute_hw_output_stencil.f5_0_stencil_op_hcompute_hw_output_stencil_read","f5_0_stencil.op_hcompute_hw_output_stencil_read"],
          ["self.reset","f5_0_stencil.reset"],
          ["self.clk","f5_1_stencil.clk"],
          ["op_hcompute_f5_1_stencil.f5_1_stencil_op_hcompute_f5_1_stencil_write","f5_1_stencil.op_hcompute_f5_1_stencil_write"],
          ["op_hcompute_hw_output_stencil.f5_1_stencil_op_hcompute_hw_output_stencil_read","f5_1_stencil.op_hcompute_hw_output_stencil_read"],
          ["self.reset","f5_1_stencil.reset"],
          ["self.clk","hw_input_global_wrapper_stencil.clk"],
          ["op_hcompute_f3_0_stencil.hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_read","hw_input_global_wrapper_stencil.op_hcompute_f3_0_stencil_read"],
          ["op_hcompute_f3_1_stencil.hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_read","hw_input_global_wrapper_stencil.op_hcompute_f3_1_stencil_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write"],
          ["self.reset","hw_input_global_wrapper_stencil.reset"],
          ["self.clk","hw_twi_global_wrapper_stencil.clk"],
          ["op_hcompute_f3_0_stencil.hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_read","hw_twi_global_wrapper_stencil.op_hcompute_f3_0_stencil_read"],
          ["op_hcompute_f3_1_stencil.hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_read","hw_twi_global_wrapper_stencil.op_hcompute_f3_1_stencil_read"],
          ["op_hcompute_f4_0_stencil.hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_read","hw_twi_global_wrapper_stencil.op_hcompute_f4_0_stencil_read"],
          ["op_hcompute_f4_1_stencil.hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_read","hw_twi_global_wrapper_stencil.op_hcompute_f4_1_stencil_read"],
          ["op_hcompute_f5_0_stencil.hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_read","hw_twi_global_wrapper_stencil.op_hcompute_f5_0_stencil_read"],
          ["op_hcompute_f5_1_stencil.hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_read","hw_twi_global_wrapper_stencil.op_hcompute_f5_1_stencil_read"],
          ["op_hcompute_hw_twi_global_wrapper_stencil.hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_write","hw_twi_global_wrapper_stencil.op_hcompute_hw_twi_global_wrapper_stencil_write"],
          ["self.reset","hw_twi_global_wrapper_stencil.reset"],
          ["self.clk","op_hcompute_f3_0_stencil.clk"],
          ["op_hcompute_f3_0_stencil_exe_start_control_vars.out.1","op_hcompute_f3_0_stencil.f3_s0_x_xo_3"],
          ["op_hcompute_f3_0_stencil_port_controller.valid","op_hcompute_f3_0_stencil_exe_start.in"],
          ["op_hcompute_f3_0_stencil_port_controller.d","op_hcompute_f3_0_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_f3_0_stencil_port_controller.clk"],
          ["op_hcompute_f3_0_stencil_read_start_control_vars.in","op_hcompute_f3_0_stencil_port_controller.d"],
          ["op_hcompute_f3_0_stencil_write_start_control_vars.in","op_hcompute_f3_0_stencil_port_controller.d"],
          ["self.reset","op_hcompute_f3_0_stencil_port_controller.rst_n"],
          ["op_hcompute_f3_0_stencil_read_start.in","op_hcompute_f3_0_stencil_port_controller.valid"],
          ["op_hcompute_f3_0_stencil_write_start.in","op_hcompute_f3_0_stencil_port_controller.valid"],
          ["self.clk","op_hcompute_f3_1_stencil.clk"],
          ["op_hcompute_f3_1_stencil_exe_start_control_vars.out.1","op_hcompute_f3_1_stencil.f3_s0_x_xo_3"],
          ["op_hcompute_f3_1_stencil_port_controller.valid","op_hcompute_f3_1_stencil_exe_start.in"],
          ["op_hcompute_f3_1_stencil_port_controller.d","op_hcompute_f3_1_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_f3_1_stencil_port_controller.clk"],
          ["op_hcompute_f3_1_stencil_read_start_control_vars.in","op_hcompute_f3_1_stencil_port_controller.d"],
          ["op_hcompute_f3_1_stencil_write_start_control_vars.in","op_hcompute_f3_1_stencil_port_controller.d"],
          ["self.reset","op_hcompute_f3_1_stencil_port_controller.rst_n"],
          ["op_hcompute_f3_1_stencil_read_start.in","op_hcompute_f3_1_stencil_port_controller.valid"],
          ["op_hcompute_f3_1_stencil_write_start.in","op_hcompute_f3_1_stencil_port_controller.valid"],
          ["self.clk","op_hcompute_f4_0_stencil.clk"],
          ["op_hcompute_f4_0_stencil_exe_start_control_vars.out.1","op_hcompute_f4_0_stencil.f4_s0_x_xo_3"],
          ["op_hcompute_f4_0_stencil_port_controller.valid","op_hcompute_f4_0_stencil_exe_start.in"],
          ["op_hcompute_f4_0_stencil_port_controller.d","op_hcompute_f4_0_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_f4_0_stencil_port_controller.clk"],
          ["op_hcompute_f4_0_stencil_read_start_control_vars.in","op_hcompute_f4_0_stencil_port_controller.d"],
          ["op_hcompute_f4_0_stencil_write_start_control_vars.in","op_hcompute_f4_0_stencil_port_controller.d"],
          ["self.reset","op_hcompute_f4_0_stencil_port_controller.rst_n"],
          ["op_hcompute_f4_0_stencil_read_start.in","op_hcompute_f4_0_stencil_port_controller.valid"],
          ["op_hcompute_f4_0_stencil_write_start.in","op_hcompute_f4_0_stencil_port_controller.valid"],
          ["self.clk","op_hcompute_f4_1_stencil.clk"],
          ["op_hcompute_f4_1_stencil_exe_start_control_vars.out.1","op_hcompute_f4_1_stencil.f4_s0_x_xo_3"],
          ["op_hcompute_f4_1_stencil_port_controller.valid","op_hcompute_f4_1_stencil_exe_start.in"],
          ["op_hcompute_f4_1_stencil_port_controller.d","op_hcompute_f4_1_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_f4_1_stencil_port_controller.clk"],
          ["op_hcompute_f4_1_stencil_read_start_control_vars.in","op_hcompute_f4_1_stencil_port_controller.d"],
          ["op_hcompute_f4_1_stencil_write_start_control_vars.in","op_hcompute_f4_1_stencil_port_controller.d"],
          ["self.reset","op_hcompute_f4_1_stencil_port_controller.rst_n"],
          ["op_hcompute_f4_1_stencil_read_start.in","op_hcompute_f4_1_stencil_port_controller.valid"],
          ["op_hcompute_f4_1_stencil_write_start.in","op_hcompute_f4_1_stencil_port_controller.valid"],
          ["self.clk","op_hcompute_f5_0_stencil.clk"],
          ["op_hcompute_f5_0_stencil_exe_start_control_vars.out.1","op_hcompute_f5_0_stencil.f5_s0_x_xo_3"],
          ["op_hcompute_f5_0_stencil_port_controller.valid","op_hcompute_f5_0_stencil_exe_start.in"],
          ["op_hcompute_f5_0_stencil_port_controller.d","op_hcompute_f5_0_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_f5_0_stencil_port_controller.clk"],
          ["op_hcompute_f5_0_stencil_read_start_control_vars.in","op_hcompute_f5_0_stencil_port_controller.d"],
          ["op_hcompute_f5_0_stencil_write_start_control_vars.in","op_hcompute_f5_0_stencil_port_controller.d"],
          ["self.reset","op_hcompute_f5_0_stencil_port_controller.rst_n"],
          ["op_hcompute_f5_0_stencil_read_start.in","op_hcompute_f5_0_stencil_port_controller.valid"],
          ["op_hcompute_f5_0_stencil_write_start.in","op_hcompute_f5_0_stencil_port_controller.valid"],
          ["self.clk","op_hcompute_f5_1_stencil.clk"],
          ["op_hcompute_f5_1_stencil_exe_start_control_vars.out.1","op_hcompute_f5_1_stencil.f5_s0_x_xo_3"],
          ["op_hcompute_f5_1_stencil_port_controller.valid","op_hcompute_f5_1_stencil_exe_start.in"],
          ["op_hcompute_f5_1_stencil_port_controller.d","op_hcompute_f5_1_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_f5_1_stencil_port_controller.clk"],
          ["op_hcompute_f5_1_stencil_read_start_control_vars.in","op_hcompute_f5_1_stencil_port_controller.d"],
          ["op_hcompute_f5_1_stencil_write_start_control_vars.in","op_hcompute_f5_1_stencil_port_controller.d"],
          ["self.reset","op_hcompute_f5_1_stencil_port_controller.rst_n"],
          ["op_hcompute_f5_1_stencil_read_start.in","op_hcompute_f5_1_stencil_port_controller.valid"],
          ["op_hcompute_f5_1_stencil_write_start.in","op_hcompute_f5_1_stencil_port_controller.valid"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil.clk"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read","op_hcompute_hw_input_global_wrapper_stencil.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid","op_hcompute_hw_input_global_wrapper_stencil_exe_start.in"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_port_controller.clk"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_input_global_wrapper_stencil_port_controller.flush"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_input_global_wrapper_stencil_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en","op_hcompute_hw_input_global_wrapper_stencil_read_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil.clk"],
          ["op_hcompute_hw_output_stencil_exe_start_control_vars.out.1","op_hcompute_hw_output_stencil.hw_output_s0_y_yi"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write","op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write"],
          ["op_hcompute_hw_output_stencil_port_controller.valid","op_hcompute_hw_output_stencil_exe_start.in"],
          ["op_hcompute_hw_output_stencil_port_controller.d","op_hcompute_hw_output_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_hw_output_stencil_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_read_start_control_vars.in","op_hcompute_hw_output_stencil_port_controller.d"],
          ["op_hcompute_hw_output_stencil_write_start_control_vars.in","op_hcompute_hw_output_stencil_port_controller.d"],
          ["self.reset","op_hcompute_hw_output_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_read_start.in","op_hcompute_hw_output_stencil_port_controller.valid"],
          ["op_hcompute_hw_output_stencil_write_start.in","op_hcompute_hw_output_stencil_port_controller.valid"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil_write_start.out"],
          ["self.clk","op_hcompute_hw_twi_global_wrapper_stencil.clk"],
          ["self.hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read","op_hcompute_hw_twi_global_wrapper_stencil.hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read"],
          ["op_hcompute_hw_twi_global_wrapper_stencil_port_controller.stencil_valid","op_hcompute_hw_twi_global_wrapper_stencil_exe_start.in"],
          ["self.clk","op_hcompute_hw_twi_global_wrapper_stencil_port_controller.clk"],
          ["op_hcompute_hw_twi_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_twi_global_wrapper_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_twi_global_wrapper_stencil_port_controller.flush"],
          ["op_hcompute_hw_twi_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_twi_global_wrapper_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_twi_global_wrapper_stencil_read_start.in","op_hcompute_hw_twi_global_wrapper_stencil_port_controller.stencil_valid"],
          ["op_hcompute_hw_twi_global_wrapper_stencil_write_start.in","op_hcompute_hw_twi_global_wrapper_stencil_port_controller.stencil_valid"],
          ["self.hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_en","op_hcompute_hw_twi_global_wrapper_stencil_read_start.out"]
        ]
      },
      "hcompute_f3_0_stencil":{
        "type":["Record",[
          ["out_f3_0_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in1_hw_twi_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["f3_s0_x_xo_3",["Array",16,"BitIn"]]
        ]]
      },
      "hcompute_f3_1_stencil":{
        "type":["Record",[
          ["out_f3_1_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in1_hw_twi_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["f3_s0_x_xo_3",["Array",16,"BitIn"]]
        ]]
      },
      "hcompute_f4_0_stencil":{
        "type":["Record",[
          ["out_f4_0_stencil",["Array",16,"Bit"]],
          ["in0_f3_0_stencil",["Array",2,["Array",16,"BitIn"]]],
          ["in1_f3_1_stencil",["Array",2,["Array",16,"BitIn"]]],
          ["in2_hw_twi_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["f4_s0_x_xo_3",["Array",16,"BitIn"]]
        ]]
      },
      "hcompute_f4_1_stencil":{
        "type":["Record",[
          ["out_f4_1_stencil",["Array",16,"Bit"]],
          ["in0_f3_0_stencil",["Array",2,["Array",16,"BitIn"]]],
          ["in1_f3_1_stencil",["Array",2,["Array",16,"BitIn"]]],
          ["in2_hw_twi_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["f4_s0_x_xo_3",["Array",16,"BitIn"]]
        ]]
      },
      "hcompute_f5_0_stencil":{
        "type":["Record",[
          ["out_f5_0_stencil",["Array",16,"Bit"]],
          ["in0_f4_0_stencil",["Array",2,["Array",16,"BitIn"]]],
          ["in1_f4_1_stencil",["Array",2,["Array",16,"BitIn"]]],
          ["in2_hw_twi_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["f5_s0_x_xo_3",["Array",16,"BitIn"]]
        ]]
      },
      "hcompute_f5_1_stencil":{
        "type":["Record",[
          ["out_f5_1_stencil",["Array",16,"Bit"]],
          ["in0_f4_0_stencil",["Array",2,["Array",16,"BitIn"]]],
          ["in1_f4_1_stencil",["Array",2,["Array",16,"BitIn"]]],
          ["in2_hw_twi_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["f5_s0_x_xo_3",["Array",16,"BitIn"]]
        ]]
      },
      "hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_f5_0_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_f5_1_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_s0_y_yi",["Array",16,"BitIn"]]
        ]]
      },
      "hcompute_hw_twi_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_twi_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_twi_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]]
      },
      "hw_input_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_f3_0_stencil_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_f3_0_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_f3_1_stencil_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_f3_1_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "ub_hw_input_global_wrapper_stencil_BANK_0":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U61"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[56],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}},"mode":"pond","verilog_name":"pond__U61"}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_1":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U62"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[56],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}},"mode":"pond","verilog_name":"pond__U62"}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_2":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U63"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[56],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}},"mode":"pond","verilog_name":"pond__U63"}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_3":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U64"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[56],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}},"mode":"pond","verilog_name":"pond__U64"}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_4":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U65"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[48],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}},"mode":"pond","verilog_name":"pond__U65"}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_4_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_5":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U66"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[48],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}},"mode":"pond","verilog_name":"pond__U66"}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_5_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_6":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U67"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[48],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}},"mode":"pond","verilog_name":"pond__U67"}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_6_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_7":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U68"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[48],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}},"mode":"pond","verilog_name":"pond__U68"}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_7_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_hw_input_global_wrapper_stencil_BANK_0.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_4.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_5.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_6.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_7.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_7.data_out_pond_0","self.op_hcompute_f3_0_stencil_read.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0.data_out_pond_0","self.op_hcompute_f3_0_stencil_read.1"],
          ["ub_hw_input_global_wrapper_stencil_BANK_6.data_out_pond_0","self.op_hcompute_f3_0_stencil_read.2"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1.data_out_pond_0","self.op_hcompute_f3_0_stencil_read.3"],
          ["ub_hw_input_global_wrapper_stencil_BANK_5.data_out_pond_0","self.op_hcompute_f3_1_stencil_read.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2.data_out_pond_0","self.op_hcompute_f3_1_stencil_read.1"],
          ["ub_hw_input_global_wrapper_stencil_BANK_4.data_out_pond_0","self.op_hcompute_f3_1_stencil_read.2"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3.data_out_pond_0","self.op_hcompute_f3_1_stencil_read.3"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0.data_in_pond_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1.data_in_pond_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2.data_in_pond_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3.data_in_pond_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_4.data_in_pond_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_5.data_in_pond_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_6.data_in_pond_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_7.data_in_pond_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_4.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_5.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_6.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_7.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_0.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_0.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_1.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_1.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_2.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_2.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_3.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_3.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_BANK_4_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_4.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_BANK_4_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_4.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_BANK_5_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_5.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_BANK_5_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_5.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_BANK_6_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_6.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_BANK_6_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_6.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_BANK_7_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_7.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_BANK_7_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_7.rst_n"]
        ]
      },
      "hw_twi_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_f3_0_stencil_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_f3_0_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_f3_1_stencil_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_f3_1_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_f4_0_stencil_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_f4_0_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_f4_1_stencil_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_f4_1_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_f5_0_stencil_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_f5_0_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_f5_1_stencil_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_f5_1_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_twi_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_twi_global_wrapper_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "ub_hw_twi_global_wrapper_stencil_BANK_0":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U69"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[16],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}},"mode":"pond","verilog_name":"pond__U69"}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_1":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U70"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[16],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}},"mode":"pond","verilog_name":"pond__U70"}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_10":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U79"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[8],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}},"mode":"pond","verilog_name":"pond__U79"}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_10_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_11":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U80"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[8],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}},"mode":"pond","verilog_name":"pond__U80"}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_11_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_12":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U81"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[24],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}},"mode":"pond","verilog_name":"pond__U81"}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_12_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_13":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U82"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[24],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}},"mode":"pond","verilog_name":"pond__U82"}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_13_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_14":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U83"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[24],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}},"mode":"pond","verilog_name":"pond__U83"}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_14_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_15":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U84"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[24],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}},"mode":"pond","verilog_name":"pond__U84"}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_15_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_16":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U85"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[40],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}},"mode":"pond","verilog_name":"pond__U85"}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_16_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_17":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U86"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[40],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}},"mode":"pond","verilog_name":"pond__U86"}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_17_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_18":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U87"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[40],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}},"mode":"pond","verilog_name":"pond__U87"}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_18_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_19":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U88"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[40],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}},"mode":"pond","verilog_name":"pond__U88"}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_19_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_2":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U71"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[16],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}},"mode":"pond","verilog_name":"pond__U71"}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_20":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U89"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}},"mode":"pond","verilog_name":"pond__U89"}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_20_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_21":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U90"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}},"mode":"pond","verilog_name":"pond__U90"}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_21_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_22":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U91"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}},"mode":"pond","verilog_name":"pond__U91"}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_22_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_23":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U92"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}},"mode":"pond","verilog_name":"pond__U92"}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_23_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_3":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U72"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[16],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}},"mode":"pond","verilog_name":"pond__U72"}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_4":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U73"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[32],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}},"mode":"pond","verilog_name":"pond__U73"}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_4_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_5":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U74"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[32],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}},"mode":"pond","verilog_name":"pond__U74"}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_5_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_6":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U75"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[32],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}},"mode":"pond","verilog_name":"pond__U75"}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_6_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_7":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U76"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[32],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}},"mode":"pond","verilog_name":"pond__U76"}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_7_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_8":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U77"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[8],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}},"mode":"pond","verilog_name":"pond__U77"}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_8_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_9":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U78"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[8],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}},"mode":"pond","verilog_name":"pond__U78"}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_9_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_hw_twi_global_wrapper_stencil_BANK_0.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_1.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_10.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_11.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_12.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_13.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_14.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_15.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_16.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_17.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_18.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_19.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_2.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_20.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_21.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_22.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_23.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_3.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_4.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_5.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_6.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_7.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_8.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_9.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_23.data_out_pond_0","self.op_hcompute_f3_0_stencil_read.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_8.data_out_pond_0","self.op_hcompute_f3_0_stencil_read.1"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_22.data_out_pond_0","self.op_hcompute_f3_0_stencil_read.2"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_9.data_out_pond_0","self.op_hcompute_f3_0_stencil_read.3"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_10.data_out_pond_0","self.op_hcompute_f3_1_stencil_read.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_21.data_out_pond_0","self.op_hcompute_f3_1_stencil_read.1"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_11.data_out_pond_0","self.op_hcompute_f3_1_stencil_read.2"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_20.data_out_pond_0","self.op_hcompute_f3_1_stencil_read.3"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_12.data_out_pond_0","self.op_hcompute_f4_0_stencil_read.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_0.data_out_pond_0","self.op_hcompute_f4_0_stencil_read.1"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_13.data_out_pond_0","self.op_hcompute_f4_0_stencil_read.2"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_1.data_out_pond_0","self.op_hcompute_f4_0_stencil_read.3"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_14.data_out_pond_0","self.op_hcompute_f4_1_stencil_read.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_2.data_out_pond_0","self.op_hcompute_f4_1_stencil_read.1"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_15.data_out_pond_0","self.op_hcompute_f4_1_stencil_read.2"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_3.data_out_pond_0","self.op_hcompute_f4_1_stencil_read.3"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_4.data_out_pond_0","self.op_hcompute_f5_0_stencil_read.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_16.data_out_pond_0","self.op_hcompute_f5_0_stencil_read.1"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_5.data_out_pond_0","self.op_hcompute_f5_0_stencil_read.2"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_17.data_out_pond_0","self.op_hcompute_f5_0_stencil_read.3"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_18.data_out_pond_0","self.op_hcompute_f5_1_stencil_read.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_6.data_out_pond_0","self.op_hcompute_f5_1_stencil_read.1"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_19.data_out_pond_0","self.op_hcompute_f5_1_stencil_read.2"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_7.data_out_pond_0","self.op_hcompute_f5_1_stencil_read.3"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_0.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_1.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_10.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_11.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_12.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_13.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_14.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_15.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_16.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_17.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_18.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_19.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_2.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_20.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_21.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_22.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_23.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_3.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_4.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_5.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_6.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_7.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_8.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_9.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_0.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_1.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_10.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_11.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_12.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_13.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_14.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_15.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_16.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_17.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_18.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_19.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_2.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_20.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_21.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_22.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_23.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_3.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_4.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_5.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_6.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_7.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_8.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_9.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_0_clk_en_const.out","ub_hw_twi_global_wrapper_stencil_BANK_0.clk_en"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_0_clk_en_const.out","ub_hw_twi_global_wrapper_stencil_BANK_0.rst_n"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_1_clk_en_const.out","ub_hw_twi_global_wrapper_stencil_BANK_1.clk_en"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_1_clk_en_const.out","ub_hw_twi_global_wrapper_stencil_BANK_1.rst_n"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_10_clk_en_const.out","ub_hw_twi_global_wrapper_stencil_BANK_10.clk_en"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_10_clk_en_const.out","ub_hw_twi_global_wrapper_stencil_BANK_10.rst_n"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_11_clk_en_const.out","ub_hw_twi_global_wrapper_stencil_BANK_11.clk_en"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_11_clk_en_const.out","ub_hw_twi_global_wrapper_stencil_BANK_11.rst_n"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_12_clk_en_const.out","ub_hw_twi_global_wrapper_stencil_BANK_12.clk_en"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_12_clk_en_const.out","ub_hw_twi_global_wrapper_stencil_BANK_12.rst_n"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_13_clk_en_const.out","ub_hw_twi_global_wrapper_stencil_BANK_13.clk_en"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_13_clk_en_const.out","ub_hw_twi_global_wrapper_stencil_BANK_13.rst_n"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_14_clk_en_const.out","ub_hw_twi_global_wrapper_stencil_BANK_14.clk_en"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_14_clk_en_const.out","ub_hw_twi_global_wrapper_stencil_BANK_14.rst_n"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_15_clk_en_const.out","ub_hw_twi_global_wrapper_stencil_BANK_15.clk_en"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_15_clk_en_const.out","ub_hw_twi_global_wrapper_stencil_BANK_15.rst_n"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_16_clk_en_const.out","ub_hw_twi_global_wrapper_stencil_BANK_16.clk_en"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_16_clk_en_const.out","ub_hw_twi_global_wrapper_stencil_BANK_16.rst_n"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_17_clk_en_const.out","ub_hw_twi_global_wrapper_stencil_BANK_17.clk_en"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_17_clk_en_const.out","ub_hw_twi_global_wrapper_stencil_BANK_17.rst_n"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_18_clk_en_const.out","ub_hw_twi_global_wrapper_stencil_BANK_18.clk_en"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_18_clk_en_const.out","ub_hw_twi_global_wrapper_stencil_BANK_18.rst_n"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_19_clk_en_const.out","ub_hw_twi_global_wrapper_stencil_BANK_19.clk_en"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_19_clk_en_const.out","ub_hw_twi_global_wrapper_stencil_BANK_19.rst_n"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_2_clk_en_const.out","ub_hw_twi_global_wrapper_stencil_BANK_2.clk_en"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_2_clk_en_const.out","ub_hw_twi_global_wrapper_stencil_BANK_2.rst_n"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_20_clk_en_const.out","ub_hw_twi_global_wrapper_stencil_BANK_20.clk_en"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_20_clk_en_const.out","ub_hw_twi_global_wrapper_stencil_BANK_20.rst_n"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_21_clk_en_const.out","ub_hw_twi_global_wrapper_stencil_BANK_21.clk_en"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_21_clk_en_const.out","ub_hw_twi_global_wrapper_stencil_BANK_21.rst_n"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_22_clk_en_const.out","ub_hw_twi_global_wrapper_stencil_BANK_22.clk_en"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_22_clk_en_const.out","ub_hw_twi_global_wrapper_stencil_BANK_22.rst_n"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_23_clk_en_const.out","ub_hw_twi_global_wrapper_stencil_BANK_23.clk_en"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_23_clk_en_const.out","ub_hw_twi_global_wrapper_stencil_BANK_23.rst_n"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_3_clk_en_const.out","ub_hw_twi_global_wrapper_stencil_BANK_3.clk_en"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_3_clk_en_const.out","ub_hw_twi_global_wrapper_stencil_BANK_3.rst_n"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_4_clk_en_const.out","ub_hw_twi_global_wrapper_stencil_BANK_4.clk_en"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_4_clk_en_const.out","ub_hw_twi_global_wrapper_stencil_BANK_4.rst_n"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_5_clk_en_const.out","ub_hw_twi_global_wrapper_stencil_BANK_5.clk_en"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_5_clk_en_const.out","ub_hw_twi_global_wrapper_stencil_BANK_5.rst_n"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_6_clk_en_const.out","ub_hw_twi_global_wrapper_stencil_BANK_6.clk_en"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_6_clk_en_const.out","ub_hw_twi_global_wrapper_stencil_BANK_6.rst_n"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_7_clk_en_const.out","ub_hw_twi_global_wrapper_stencil_BANK_7.clk_en"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_7_clk_en_const.out","ub_hw_twi_global_wrapper_stencil_BANK_7.rst_n"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_8_clk_en_const.out","ub_hw_twi_global_wrapper_stencil_BANK_8.clk_en"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_8_clk_en_const.out","ub_hw_twi_global_wrapper_stencil_BANK_8.rst_n"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_9_clk_en_const.out","ub_hw_twi_global_wrapper_stencil_BANK_9.clk_en"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_9_clk_en_const.out","ub_hw_twi_global_wrapper_stencil_BANK_9.rst_n"]
        ]
      },
      "op_hcompute_f3_0_stencil_exe_start_control_vars_pt__U153":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f3_0_stencil_exe_start_pt__U152":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f3_0_stencil_read_start_control_vars_pt__U151":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f3_0_stencil_read_start_pt__U150":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f3_0_stencil_write_start_control_vars_pt__U155":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f3_0_stencil_write_start_pt__U154":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f3_1_stencil_exe_start_control_vars_pt__U144":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f3_1_stencil_exe_start_pt__U143":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f3_1_stencil_read_start_control_vars_pt__U142":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f3_1_stencil_read_start_pt__U141":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f3_1_stencil_write_start_control_vars_pt__U146":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f3_1_stencil_write_start_pt__U145":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f4_0_stencil_exe_start_control_vars_pt__U135":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f4_0_stencil_exe_start_pt__U134":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f4_0_stencil_read_start_control_vars_pt__U133":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f4_0_stencil_read_start_pt__U132":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f4_0_stencil_write_start_control_vars_pt__U137":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f4_0_stencil_write_start_pt__U136":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f4_1_stencil_exe_start_control_vars_pt__U126":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f4_1_stencil_exe_start_pt__U125":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f4_1_stencil_read_start_control_vars_pt__U124":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f4_1_stencil_read_start_pt__U123":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f4_1_stencil_write_start_control_vars_pt__U128":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f4_1_stencil_write_start_pt__U127":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f5_0_stencil_exe_start_control_vars_pt__U117":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f5_0_stencil_exe_start_pt__U116":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f5_0_stencil_read_start_control_vars_pt__U115":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f5_0_stencil_read_start_pt__U114":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f5_0_stencil_write_start_control_vars_pt__U119":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f5_0_stencil_write_start_pt__U118":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f5_1_stencil_exe_start_control_vars_pt__U108":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f5_1_stencil_exe_start_pt__U107":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f5_1_stencil_read_start_control_vars_pt__U106":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f5_1_stencil_read_start_pt__U105":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f5_1_stencil_write_start_control_vars_pt__U110":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f5_1_stencil_write_start_pt__U109":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U158":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U157":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U159":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U99":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U98":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_control_vars_pt__U97":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U96":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_control_vars_pt__U101":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U100":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_twi_global_wrapper_stencil_exe_start_pt__U163":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_twi_global_wrapper_stencil_read_start_pt__U162":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_twi_global_wrapper_stencil_write_start_pt__U164":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
