// Seed: 1962215597
module module_0;
  wor id_1;
  id_3(
      1, 1, id_1, 1, id_2
  );
  wor id_4 = ~id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  always @(posedge 1) begin
    wait ("");
    cover (1);
  end
  wire id_6, id_7;
  module_0(); id_8(
      id_3, 1'b0
  );
endmodule
