*******************************************************************

  Operator    [gopDRM18K]

  Author      [liu jiao]

  Abstract  []

  Revision History:

 ********************************************************************************/
gate
operator gopDRM18K
{
    parameter
    (
        bit CP_CSA_POL[2:0] = 3'b000,
        bit CP_CSB_POL[2:0] = 3'b000,
        bit CP_MASK[1:0] = 2'b00,
        string CP_DRM_36K = "FALSE",
        string CP_GRS_DIS = "FALSE",
        int CP_DATA_WIDTH_A = 18,
        int CP_DATA_WIDTH_B = 18,
        string CP_WRITE_MODE_A = "NORMAL_WRITE",
        string CP_WRITE_MODE_B = "NORMAL_WRITE",
        string CP_OUTPUT_REG_A = "DISABLE",
        string CP_OUTPUT_REG_B = "DISABLE",
        string CP_RESET_TYPE = "SYNC_RESET",
        string CP_CLKA_OR_POL_INV = "FALSE",
        string CP_CLKB_OR_POL_INV = "FALSE",
        bit CP_INIT_00[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit CP_INIT_01[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit CP_INIT_02[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit CP_INIT_03[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit CP_INIT_04[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit CP_INIT_05[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit CP_INIT_06[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit CP_INIT_07[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit CP_INIT_08[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit CP_INIT_09[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit CP_INIT_0A[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit CP_INIT_0B[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit CP_INIT_0C[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit CP_INIT_0D[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit CP_INIT_0E[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit CP_INIT_0F[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit CP_INIT_10[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit CP_INIT_11[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit CP_INIT_12[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit CP_INIT_13[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit CP_INIT_14[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit CP_INIT_15[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit CP_INIT_16[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit CP_INIT_17[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit CP_INIT_18[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit CP_INIT_19[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit CP_INIT_1A[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit CP_INIT_1B[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit CP_INIT_1C[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit CP_INIT_1D[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit CP_INIT_1E[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit CP_INIT_1F[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit CP_INIT_20[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit CP_INIT_21[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit CP_INIT_22[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit CP_INIT_23[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit CP_INIT_24[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit CP_INIT_25[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit CP_INIT_26[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit CP_INIT_27[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit CP_INIT_28[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit CP_INIT_29[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit CP_INIT_2A[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit CP_INIT_2B[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit CP_INIT_2C[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit CP_INIT_2D[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit CP_INIT_2E[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit CP_INIT_2F[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit CP_INIT_30[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit CP_INIT_31[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit CP_INIT_32[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit CP_INIT_33[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit CP_INIT_34[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit CP_INIT_35[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit CP_INIT_36[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit CP_INIT_37[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit CP_INIT_38[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit CP_INIT_39[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit CP_INIT_3A[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit CP_INIT_3B[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit CP_INIT_3C[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit CP_INIT_3D[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit CP_INIT_3E[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit CP_INIT_3F[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,        
        string CP_DRM_EN = "FALSE",
        string CP_PICEA = "FALSE",
        string CP_PICEB = "FALSE",
        string CP_PIWEA = "FALSE",
        string CP_PIWEB = "FALSE",
        string CP_PIOCEA = "FALSE",
        string CP_PIOCEB = "FALSE",
        string CP_PICLKA = "FALSE",
        string CP_PICLKB = "FALSE",
        string CP_PIRSTA = "FALSE",
        string CP_PIRSTB = "FALSE",
        string CP_PIBELA = "FALSE",
        string CP_PIBELB = "FALSE",
        string CP_PIBEHA = "FALSE",
        string CP_PIBEHB = "FALSE",
        string CP_BELA_SET = "FALSE",
        string CP_BELB_SET = "FALSE",
        string CP_BEHA_SET = "FALSE",
        string CP_BEHB_SET = "FALSE",
        bit CP_SRVAL_A[17:0] = 18'h00000,
        bit CP_SRVAL_B[17:0] = 18'h00000,
        string CP_CAS_EN = "FALSE",
        string CP_DBW_EN = "FALSE",
        string CP_DBR_EN = "FALSE",
        
        bit CP_ALMOST_FULL_OFFSET[13:0] = 14'b00000000000000,
        bit CP_ALMOST_EMPTY_OFFSET[13:0] = 14'b00000000000000,
        string CP_FLAGEMPTY_EN = "FALSE",
        string CP_FLAGFULL_EN = "FALSE",
        string CP_SYNC_FIFO = "FALSE",
        string CP_FIFO_EN = "FALSE"
    );

    port
    (
        input ADA[13:0],
        input ADSA,
        input DA[17:0],
        input CEA /*pragma PAP_ARC_GOP_CTRL_PIN="CE"*/,
        input CLKA /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        input WEA /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        input OCEA /*pragma PAP_ARC_GOP_CTRL_PIN="CE"*/,
        input RSTA /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input ADB[13:0],
        input ADSB,
        input DB[17:0],
        input CEB /*pragma PAP_ARC_GOP_CTRL_PIN="CE"*/,
        input CLKB /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        input WEB /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        input OCEB /*pragma PAP_ARC_GOP_CTRL_PIN="CE"*/,
        input RSTB /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input BEA[1:0],
        input BEB[1:0],
        input ADA_CAS,
        input ADB_CAS,
        output QA[17:0],
        output QB[17:0],
        output ALMOST_EMPTY,
        output ALMOST_FULL,
        output EMPTY,
        output FULL
    );
};

/**Implementation Body*******************************************************************

  Author    []

  Abstract  []

  Revision History:

 *****************************************************************************************/
implementation impl_drm0 of gopDRM18K
{
    device devDRM0 drm_inst
        parameter map
        (
            CP_CSA_POL               =>   CP_CSA_POL            ,
            CP_CSB_POL               =>   CP_CSB_POL            ,
            CP_MASK                  =>   CP_MASK               ,
            CP_DRM_36K               =>   CP_DRM_36K            ,
            CP_GRS_DIS_0             =>   CP_GRS_DIS            ,
            CP_DATA_WIDTH_A_0        =>   CP_DATA_WIDTH_A       ,
            CP_DATA_WIDTH_B_0        =>   CP_DATA_WIDTH_B       ,
            CP_WRITE_MODE_A_0        =>   CP_WRITE_MODE_A       ,
            CP_WRITE_MODE_B_0        =>   CP_WRITE_MODE_B       ,
            CP_OUTPUT_REG_A_0        =>   CP_OUTPUT_REG_A       ,
            CP_OUTPUT_REG_B_0        =>   CP_OUTPUT_REG_B       ,
            CP_RESET_TYPE_0          =>   CP_RESET_TYPE         ,
            CP_CLKA_OR_POL_INV_0     =>   CP_CLKA_OR_POL_INV    ,
            CP_CLKB_OR_POL_INV_0     =>   CP_CLKB_OR_POL_INV    ,                            
            CP_INIT_00               =>   CP_INIT_00            ,
            CP_INIT_01               =>   CP_INIT_01            ,
            CP_INIT_02               =>   CP_INIT_02            ,
            CP_INIT_03               =>   CP_INIT_03            ,
            CP_INIT_04               =>   CP_INIT_04            ,
            CP_INIT_05               =>   CP_INIT_05            ,
            CP_INIT_06               =>   CP_INIT_06            ,
            CP_INIT_07               =>   CP_INIT_07            ,
            CP_INIT_08               =>   CP_INIT_08            ,
            CP_INIT_09               =>   CP_INIT_09            ,
            CP_INIT_0A               =>   CP_INIT_0A            ,
            CP_INIT_0B               =>   CP_INIT_0B            ,
            CP_INIT_0C               =>   CP_INIT_0C            ,
            CP_INIT_0D               =>   CP_INIT_0D            ,
            CP_INIT_0E               =>   CP_INIT_0E            ,
            CP_INIT_0F               =>   CP_INIT_0F            ,
            CP_INIT_10               =>   CP_INIT_10            ,
            CP_INIT_11               =>   CP_INIT_11            ,
            CP_INIT_12               =>   CP_INIT_12            ,
            CP_INIT_13               =>   CP_INIT_13            ,
            CP_INIT_14               =>   CP_INIT_14            ,
            CP_INIT_15               =>   CP_INIT_15            ,
            CP_INIT_16               =>   CP_INIT_16            ,
            CP_INIT_17               =>   CP_INIT_17            ,
            CP_INIT_18               =>   CP_INIT_18            ,
            CP_INIT_19               =>   CP_INIT_19            ,
            CP_INIT_1A               =>   CP_INIT_1A            ,
            CP_INIT_1B               =>   CP_INIT_1B            ,
            CP_INIT_1C               =>   CP_INIT_1C            ,
            CP_INIT_1D               =>   CP_INIT_1D            ,
            CP_INIT_1E               =>   CP_INIT_1E            ,
            CP_INIT_1F               =>   CP_INIT_1F            ,
            CP_INIT_20               =>   CP_INIT_20,
            CP_INIT_21               =>   CP_INIT_21,
            CP_INIT_22               =>   CP_INIT_22,
            CP_INIT_23               =>   CP_INIT_23,
            CP_INIT_24               =>   CP_INIT_24,
            CP_INIT_25               =>   CP_INIT_25,
            CP_INIT_26               =>   CP_INIT_26,
            CP_INIT_27               =>   CP_INIT_27,
            CP_INIT_28               =>   CP_INIT_28,
            CP_INIT_29               =>   CP_INIT_29,
            CP_INIT_2A               =>   CP_INIT_2A,
            CP_INIT_2B               =>   CP_INIT_2B,
            CP_INIT_2C               =>   CP_INIT_2C,
            CP_INIT_2D               =>   CP_INIT_2D,
            CP_INIT_2E               =>   CP_INIT_2E,
            CP_INIT_2F               =>   CP_INIT_2F,
            CP_INIT_30               =>   CP_INIT_30,
            CP_INIT_31               =>   CP_INIT_31,
            CP_INIT_32               =>   CP_INIT_32,
            CP_INIT_33               =>   CP_INIT_33,
            CP_INIT_34               =>   CP_INIT_34,
            CP_INIT_35               =>   CP_INIT_35,
            CP_INIT_36               =>   CP_INIT_36,
            CP_INIT_37               =>   CP_INIT_37,
            CP_INIT_38               =>   CP_INIT_38,
            CP_INIT_39               =>   CP_INIT_39,
            CP_INIT_3A               =>   CP_INIT_3A,
            CP_INIT_3B               =>   CP_INIT_3B,
            CP_INIT_3C               =>   CP_INIT_3C,
            CP_INIT_3D               =>   CP_INIT_3D,
            CP_INIT_3E               =>   CP_INIT_3E,
            CP_INIT_3F               =>   CP_INIT_3F,            
            CP_DRM_EN_0              =>   CP_DRM_EN             ,
            CP_PICEA_0               =>   CP_PICEA              ,
            CP_PICEB_0               =>   CP_PICEB              ,
            CP_PIWEA_0               =>   CP_PIWEA              ,
            CP_PIWEB_0               =>   CP_PIWEB              ,
            CP_PIOCEA_0              =>   CP_PIOCEA             ,
            CP_PIOCEB_0              =>   CP_PIOCEB             ,
            CP_PICLKA_0              =>   CP_PICLKA             ,
            CP_PICLKB_0              =>   CP_PICLKB             ,
            CP_PIRSTA_0              =>   CP_PIRSTA             ,
            CP_PIRSTB_0              =>   CP_PIRSTB             ,
            CP_PIBELA_0              =>   CP_PIBELA             ,
            CP_PIBEHA_0              =>   CP_PIBEHA             ,
            CP_PIBELB_0              =>   CP_PIBELA             ,
            CP_PIBEHB_0              =>   CP_PIBEHA             ,
            CP_BELA_SET_0            =>   CP_BELA_SET           ,
            CP_BEHA_SET_0            =>   CP_BEHA_SET           ,
            CP_BELB_SET_0            =>   CP_BELB_SET           ,
            CP_BEHB_SET_0            =>   CP_BEHB_SET           ,           
            CP_SRVAL_A_0             =>   CP_SRVAL_A            ,
            CP_SRVAL_B_0             =>   CP_SRVAL_B            ,
            CP_CAS_EN                =>   CP_CAS_EN             ,
            CP_DBW_EN                =>   CP_DBW_EN             ,
            CP_DBR_EN                =>   CP_DBR_EN             ,
            CP_FIFO_EN_0             =>   CP_FIFO_EN            ,
            CP_DRM_EN_0              =>   CP_DRM_EN             ,
            
            CP_ALMOST_FULL_OFFSET_0  =>   CP_ALMOST_FULL_OFFSET ,
            CP_ALMOST_EMPTY_OFFSET_0 =>   CP_ALMOST_EMPTY_OFFSET,
            CP_FLAGEMPTY_EN_0        =>   CP_FLAGEMPTY_EN       ,
            CP_FLAGFULL_EN_0         =>   CP_FLAGFULL_EN        ,
            CP_SYNC_FIFO_0           =>   CP_SYNC_FIFO          
        )       
        port map
        (
            ADA0                =>  ADA         , 
            DA0                 =>  DA          ,  
            ADB0                =>  ADB         , 
            DB0                 =>  DB          ,  
            ADSA[0]             =>  ADSA         , 
            WEA[0]              =>  WEA          , 
            CLKA[0]             =>  CLKA         , 
            CEA[0]              =>  CEA          , 
            OCEA[0]             =>  OCEA         , 
            RSTA[0]             =>  RSTA         , 
            ADSB[0]             =>  ADSB         , 
            WEB[0]              =>  WEB          , 
            CLKB[0]             =>  CLKB         , 
            CEB[0]              =>  CEB          , 
            OCEB[0]             =>  OCEB         , 
            RSTB[0]             =>  RSTB         , 
            BEA0                =>  BEA         ,
            BEB0                =>  BEB         ,
            ADA_CAS             =>  ADA_CAS     , 
            ADB_CAS             =>  ADB_CAS     , 
            QA0                 =>  QA          , 
            QB0                 =>  QB          ,
            
            ALMOST_EMPTY[0]     =>  ALMOST_EMPTY,
            ALMOST_FULL[0]      =>  ALMOST_FULL ,
            EMPTY[0]            =>  EMPTY       ,
            FULL[0]             =>  FULL                
        );

}; // end of implementation impl_drm of gopDRM18K

implementation impl_drm1 of gopDRM18K
{
    device devDRM1 drm_inst
        parameter map
        (
            CP_CSA_POL               =>   CP_CSA_POL            ,
            CP_CSB_POL               =>   CP_CSB_POL            ,
            CP_MASK                  =>   CP_MASK               ,
            CP_DRM_36K               =>   CP_DRM_36K            ,
            CP_GRS_DIS_1               =>   CP_GRS_DIS            ,                 
            CP_DATA_WIDTH_A_1          =>   CP_DATA_WIDTH_A       ,
            CP_DATA_WIDTH_B_1          =>   CP_DATA_WIDTH_B       ,
            CP_WRITE_MODE_A_1          =>   CP_WRITE_MODE_A       ,
            CP_WRITE_MODE_B_1          =>   CP_WRITE_MODE_B       ,
            CP_OUTPUT_REG_A_1          =>   CP_OUTPUT_REG_A       ,
            CP_OUTPUT_REG_B_1          =>   CP_OUTPUT_REG_B       ,
            CP_RESET_TYPE_1            =>   CP_RESET_TYPE         ,
            CP_CLKA_OR_POL_INV_1       =>   CP_CLKA_OR_POL_INV    ,
            CP_CLKB_OR_POL_INV_1       =>   CP_CLKB_OR_POL_INV    ,           
            CP_INIT_40               =>   CP_INIT_00,
            CP_INIT_41               =>   CP_INIT_01,
            CP_INIT_42               =>   CP_INIT_02,
            CP_INIT_43               =>   CP_INIT_03,
            CP_INIT_44               =>   CP_INIT_04,
            CP_INIT_45               =>   CP_INIT_05,
            CP_INIT_46               =>   CP_INIT_06,
            CP_INIT_47               =>   CP_INIT_07,
            CP_INIT_48               =>   CP_INIT_08,
            CP_INIT_49               =>   CP_INIT_09,
            CP_INIT_4A               =>   CP_INIT_0A,
            CP_INIT_4B               =>   CP_INIT_0B,
            CP_INIT_4C               =>   CP_INIT_0C,
            CP_INIT_4D               =>   CP_INIT_0D,
            CP_INIT_4E               =>   CP_INIT_0E,
            CP_INIT_4F               =>   CP_INIT_0F,
            CP_INIT_50               =>   CP_INIT_10,
            CP_INIT_51               =>   CP_INIT_11,
            CP_INIT_52               =>   CP_INIT_12,
            CP_INIT_53               =>   CP_INIT_13,
            CP_INIT_54               =>   CP_INIT_14,
            CP_INIT_55               =>   CP_INIT_15,
            CP_INIT_56               =>   CP_INIT_16,
            CP_INIT_57               =>   CP_INIT_17,
            CP_INIT_58               =>   CP_INIT_18,
            CP_INIT_59               =>   CP_INIT_19,
            CP_INIT_5A               =>   CP_INIT_1A,
            CP_INIT_5B               =>   CP_INIT_1B,
            CP_INIT_5C               =>   CP_INIT_1C,
            CP_INIT_5D               =>   CP_INIT_1D,
            CP_INIT_5E               =>   CP_INIT_1E,
            CP_INIT_5F               =>   CP_INIT_1F,
            CP_INIT_60               =>   CP_INIT_20,
            CP_INIT_61               =>   CP_INIT_21,
            CP_INIT_62               =>   CP_INIT_22,
            CP_INIT_63               =>   CP_INIT_23,
            CP_INIT_64               =>   CP_INIT_24,
            CP_INIT_65               =>   CP_INIT_25,
            CP_INIT_66               =>   CP_INIT_26,
            CP_INIT_67               =>   CP_INIT_27,
            CP_INIT_68               =>   CP_INIT_28,
            CP_INIT_69               =>   CP_INIT_29,
            CP_INIT_6A               =>   CP_INIT_2A,
            CP_INIT_6B               =>   CP_INIT_2B,
            CP_INIT_6C               =>   CP_INIT_2C,
            CP_INIT_6D               =>   CP_INIT_2D,
            CP_INIT_6E               =>   CP_INIT_2E,
            CP_INIT_6F               =>   CP_INIT_2F,
            CP_INIT_70               =>   CP_INIT_30,
            CP_INIT_71               =>   CP_INIT_31,
            CP_INIT_72               =>   CP_INIT_32,
            CP_INIT_73               =>   CP_INIT_33,
            CP_INIT_74               =>   CP_INIT_34,
            CP_INIT_75               =>   CP_INIT_35,
            CP_INIT_76               =>   CP_INIT_36,
            CP_INIT_77               =>   CP_INIT_37,
            CP_INIT_78               =>   CP_INIT_38,
            CP_INIT_79               =>   CP_INIT_39,
            CP_INIT_7A               =>   CP_INIT_3A,
            CP_INIT_7B               =>   CP_INIT_3B,
            CP_INIT_7C               =>   CP_INIT_3C,
            CP_INIT_7D               =>   CP_INIT_3D,
            CP_INIT_7E               =>   CP_INIT_3E,
            CP_INIT_7F               =>   CP_INIT_3F,                 
            CP_DRM_EN_1              =>   CP_DRM_EN             ,
            CP_PICEA_1               =>   CP_PICEA              ,
            CP_PICEB_1               =>   CP_PICEB              ,
            CP_PIWEA_1               =>   CP_PIWEA              ,
            CP_PIWEB_1               =>   CP_PIWEB              ,
            CP_PIOCEA_1              =>   CP_PIOCEA             ,
            CP_PIOCEB_1              =>   CP_PIOCEB             ,
            CP_PICLKA_1              =>   CP_PICLKA             ,
            CP_PICLKB_1              =>   CP_PICLKB             ,
            CP_PIRSTA_1              =>   CP_PIRSTA             ,
            CP_PIRSTB_1              =>   CP_PIRSTB             ,
            CP_PIBELA_1              =>   CP_PIBELA             ,
            CP_PIBEHA_1              =>   CP_PIBEHA             ,
            CP_PIBELB_1              =>   CP_PIBELA             ,
            CP_PIBEHB_1              =>   CP_PIBEHA             ,
            CP_BELA_SET_1            =>   CP_BELA_SET           ,
            CP_BEHA_SET_1            =>   CP_BEHA_SET           ,
            CP_BELB_SET_1            =>   CP_BELB_SET           ,
            CP_BEHB_SET_1            =>   CP_BEHB_SET           ,
            CP_SRVAL_A_1             =>   CP_SRVAL_A            ,
            CP_SRVAL_B_1             =>   CP_SRVAL_B            ,
            CP_CAS_EN                =>   CP_CAS_EN             ,
            CP_DBW_EN                =>   CP_DBW_EN             ,
            CP_DBR_EN                =>   CP_DBR_EN             ,
            CP_FIFO_EN_1             =>   CP_FIFO_EN            ,
            CP_DRM_EN_1              =>   CP_DRM_EN             ,
            
            CP_ALMOST_FULL_OFFSET_1  =>   CP_ALMOST_FULL_OFFSET ,
            CP_ALMOST_EMPTY_OFFSET_1 =>   CP_ALMOST_EMPTY_OFFSET,
            CP_FLAGEMPTY_EN_1        =>   CP_FLAGEMPTY_EN       ,
            CP_FLAGFULL_EN_1         =>   CP_FLAGFULL_EN        ,
            CP_SYNC_FIFO_1           =>   CP_SYNC_FIFO   
        )       
        port map
        (
            ADA1                =>  ADA         , 
            DA1                 =>  DA          ,  
            ADB1                =>  ADB         , 
            DB1                 =>  DB          ,  
            ADSA[1]             =>  ADSA         , 
            WEA[1]              =>  WEA          , 
            CLKA[1]             =>  CLKA         , 
            CEA[1]              =>  CEA          , 
            OCEA[1]             =>  OCEA         , 
            RSTA[1]             =>  RSTA         , 
            ADSB[1]             =>  ADSB         , 
            WEB[1]              =>  WEB          , 
            CLKB[1]             =>  CLKB         , 
            CEB[1]              =>  CEB          , 
            OCEB[1]             =>  OCEB         , 
            RSTB[1]             =>  RSTB         ,
            BEA1                =>  BEA         ,
            BEB1                =>  BEB         ,
            ADA_CAS             =>  ADA_CAS     , 
            ADB_CAS             =>  ADB_CAS     ,
            QA1                 =>  QA          , 
            QB1                 =>  QB          ,
            
            ALMOST_EMPTY[1]     =>  ALMOST_EMPTY,
            ALMOST_FULL[1]      =>  ALMOST_FULL ,
            EMPTY[1]            =>  EMPTY       ,
            FULL[1]             =>  FULL        
        );

}; // end of implementation impl_drm of gopDRM18K

