m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/rat83/Documents/GitHub/FPGA-Project/video_sram_master_sram_vga
vamax_bmin
Z0 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z1 !s110 1700251825
!i10b 1
!s100 WjXMf7g_WAibCE>m92dS10
IXVJ_25KgN3Y@97Z5NhceX2
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 !s105 boid_xcel_helper_sv_unit
S1
Z4 dC:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog
Z5 w1699644130
Z6 8C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv
Z7 FC:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv
L0 33
Z8 OV;L;10.5b;63
r1
!s85 0
31
Z9 !s108 1700251825.000000
Z10 !s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv|
Z11 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv|
!i113 1
Z12 o-work work -sv
Z13 tCvgOpt 0
vboid_accelerator
R0
R1
!i10b 1
!s100 [>li3HJ=PB[Yki:8<AoK^0
ISl`<`AYe:?3J98KAZ>Pk]2
R2
Z14 !s105 boid_accelerator_sv_unit
S1
R4
w1700249995
Z15 8C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_accelerator.sv
Z16 FC:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_accelerator.sv
L0 1
R8
r1
!s85 0
31
R9
Z17 !s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_accelerator.sv|
Z18 !s90 -reportprogress|300|-work|boid_accelerator|-sv|-stats=none|C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_accelerator.sv|
!i113 1
Z19 o-work boid_accelerator -sv
R13
vd_reg
R0
R1
!i10b 1
!s100 [Bn1mhMVQ><d70nJkNiW82
ID60:8OeBQPjKg^>;Sb@Sz0
R2
R3
S1
R4
R5
R6
R7
L0 1
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
vfall_edge_detector
R0
R1
!i10b 1
!s100 fWN<UmXR2W[dAA^k=H]4Z0
I:2l0c2fLcoOQJZKHgE0O:3
R2
R3
S1
R4
R5
R6
R7
L0 88
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
vfix15_mul
R0
R1
!i10b 1
!s100 Qge4@QENg8c;Ndn8aS3:Q2
I^al[AUbPg];X57=Z24m3o3
R2
R3
S1
R4
R5
R6
R7
L0 22
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
vHexDigit
R1
!i10b 1
!s100 FCA7Ee`D@EaGdW4_hN_hC0
I;V<I<ggjPdBQEEd=XYX4J0
R2
R4
w1697052319
8C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/hex_decoder.v
FC:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/hex_decoder.v
L0 3
R8
r1
!s85 0
31
R9
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/hex_decoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/hex_decoder.v|
!i113 1
o-work work
R13
n@hex@digit
vlut_32_divider
R0
R1
!i10b 1
!s100 oK9@41Sz1h9dOR<@<_:m:0
I`PQlm5NKzB8a@XS:km`AN2
R2
R3
S1
R4
R5
R6
R7
L0 126
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
vregister_test_mem_wrapper
R0
R1
!i10b 1
!s100 06XN=n=Qc>BN0]m]j_TN>3
IKD4gV8hbkYWF8_gfVK@lT0
R2
Z20 !s105 boid_xcel_mem_sv_unit
S1
R4
Z21 w1700251762
Z22 8C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv
Z23 FC:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv
L0 129
R8
r1
!s85 0
31
R9
Z24 !s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv|
Z25 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv|
!i113 1
R12
R13
vregister_test_memory
R0
R1
!i10b 1
!s100 Xj82f2njDE<n^^k_7ZUW62
IcJaizCJ8?4GeNYM4l21F50
R2
R20
S1
R4
R21
R22
R23
L0 1
R8
r1
!s85 0
31
R9
R24
R25
!i113 1
R12
R13
vtestbench
R0
R1
!i10b 1
!s100 Vd?daQ>7]PBCIaZP8QZ=93
ISdHhY@]SXIOH5XJQnlkV@1
R2
!s105 testbench_sv_unit
S1
R4
w1700251801
8C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv
FC:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv
L0 3
R8
r1
!s85 0
31
R9
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv|
!s90 -reportprogress|300|-work|boid_accelerator|-sv|-stats=none|C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv|
!i113 1
R19
R13
vxcel_ctrl
R0
R1
!i10b 1
!s100 <;X;c`JNem7BaX<?bi>I72
I`khco8[iGX0nkoe=8JJW50
R2
!s105 boid_xcel_ctrl_sv_unit
S1
R4
w1700250605
8C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_ctrl.sv
FC:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_ctrl.sv
L0 2
R8
r1
!s85 0
31
R9
!s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_ctrl.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_ctrl.sv|
!i113 1
R12
R13
vxcel_dp
R0
R1
!i10b 1
!s100 Qe=@MXI]c5b2zAhMN<0eY2
IWnJ^KEUzWjBb8l^XQ9C?S1
R2
Z26 !s105 boid_xcel_dp_sv_unit
S1
R4
Z27 w1700248006
Z28 8C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_dp.sv
Z29 FC:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_dp.sv
L0 1
R8
r1
!s85 0
31
R9
Z30 !s107 C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_dp.sv|
Z31 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_dp.sv|
!i113 1
R12
R13
vxy_bound_check
R0
!s110 1699299252
!i10b 1
!s100 01UOGlQf_P9DX9j6_?F8F0
IZN1`E`Acm=8^hKh:2zUXH0
R2
R14
S1
R4
w1699299246
R15
R16
L0 202
R8
r1
!s85 0
31
!s108 1699299252.000000
R17
R18
!i113 1
R19
R13
vxy_sep_chk
R0
R1
!i10b 1
!s100 MkcV`CC2;9VVXYT7oH<lB0
Ie9=lIzj`OSg=D:e@]M>^O3
R2
R26
S1
R4
R27
R28
R29
L0 287
R8
r1
!s85 0
31
R9
R30
R31
!i113 1
R12
R13
vxy_writeback
R0
R1
!i10b 1
!s100 eGb1Xz1BcG5?8F3`Oj[hc0
IiC=Rf?5_2WzWO_4eW`XmP2
R2
R26
S1
R4
R27
R28
R29
L0 387
R8
r1
!s85 0
31
R9
R30
R31
!i113 1
R12
R13
vzero_pad_fix15
R0
R1
!i10b 1
!s100 G1dbd<lcTCMIA625^iX@S3
I0azm@1TVK4Mj444_D]<W>0
R2
R3
S1
R4
R5
R6
R7
L0 110
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
