

<!DOCTYPE html>
<!--[if IE 8]><html class="no-js lt-ie9" lang="en" > <![endif]-->
<!--[if gt IE 8]><!--> <html class="no-js" lang="en" > <!--<![endif]-->
<head>
  <meta charset="utf-8">
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
  <title>Verilog MemoryMapper &mdash; Simple Physics  documentation</title>
  

  
  
  
  

  
  <script type="text/javascript" src="../_static/js/modernizr.min.js"></script>
  
    
      <script type="text/javascript" id="documentation_options" data-url_root="../" src="../_static/documentation_options.js"></script>
        <script type="text/javascript" src="../_static/jquery.js"></script>
        <script type="text/javascript" src="../_static/underscore.js"></script>
        <script type="text/javascript" src="../_static/doctools.js"></script>
        <script type="text/javascript" src="../_static/language_data.js"></script>
        <script async="async" type="text/javascript" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/latest.js?config=TeX-AMS-MML_HTMLorMML"></script>
    
    <script type="text/javascript" src="../_static/js/theme.js"></script>

    

  
  <link rel="stylesheet" href="../_static/css/theme.css" type="text/css" />
  <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="Django" href="../Django/index.html" />
    <link rel="prev" title="Verilog My16ChannelCounter" href="Verilog-My16ChannelCounter.html" /> 
</head>

<body class="wy-body-for-nav">

   
  <div class="wy-grid-for-nav">
    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
          

          
            <a href="../index.html" class="icon icon-home"> Simple Physics
          

          
          </a>

          
            
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
              
            
            
              <ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../Math/index.html">Math</a></li>
<li class="toctree-l1"><a class="reference internal" href="../Relativity/index.html">Relativity</a></li>
<li class="toctree-l1"><a class="reference internal" href="../Quantum-Mechanics-Feynman-Path-Integral/index.html">Quantum Mechanics: Feynman Path Integral</a></li>
<li class="toctree-l1"><a class="reference internal" href="../Quantum-Computation/index.html">Quantum Computation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../Quantum-Optics/index.html">Quantum Optics</a></li>
<li class="toctree-l1"><a class="reference internal" href="../Density-Functional-Theory/index.html">Density Functional Theory</a></li>
<li class="toctree-l1"><a class="reference internal" href="../Thermodynamics-And-Statistical-Mechanics/index.html">Thermodynamics And Statistical Mechanics</a></li>
<li class="toctree-l1"><a class="reference internal" href="../Biomolecular-Physics/index.html">Biomolecular Physics</a></li>
<li class="toctree-l1"><a class="reference internal" href="../Papers-Quantum-Computers/index.html">Papers: Quantum Computers</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="index.html">Experimental Physics: SoC FPGA Design</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="Design-Plan.html">Design Plan</a></li>
<li class="toctree-l2"><a class="reference internal" href="Linux-Tips.html">Linux Tips</a></li>
<li class="toctree-l2"><a class="reference internal" href="Processor-FPGA-Communication-FPGA-Part.html">Processor-FPGA Communication: FPGA Part</a></li>
<li class="toctree-l2"><a class="reference internal" href="Processor-FPGA-Communication-Processor-Part.html">Processor-FPGA Communication: Processor Part</a></li>
<li class="toctree-l2"><a class="reference internal" href="FAILED-Processor-FPGA-Communication-Using-FIFO-FPGA-Part.html">FAILED Processor-FPGA Communication: Using FIFO FPGA Part</a></li>
<li class="toctree-l2"><a class="reference internal" href="FAILED-Processor-FPGA-Communication-Using-FIFO-Processor-Part.html">FAILED Processor-FPGA Communication: Using FIFO Processor Part</a></li>
<li class="toctree-l2"><a class="reference internal" href="Processor-FPGA-Communication-Using-FIFO-FPGA-Part.html">Processor-FPGA Communication: Using FIFO FPGA Part</a></li>
<li class="toctree-l2"><a class="reference internal" href="Processor-FPGA-Communication-Using-FIFO-Processor-Part.html">Processor-FPGA Communication: Using FIFO Processor Part</a></li>
<li class="toctree-l2"><a class="reference internal" href="Nodejs-Talking-To-C-Executable-1.html">Nodejs Talking To C Executable 1</a></li>
<li class="toctree-l2"><a class="reference internal" href="Nodejs-Talking-To-C-Executable-2.html">Nodejs Talking To C Executable 2</a></li>
<li class="toctree-l2"><a class="reference internal" href="Nodejs-RESTful-API-Basic.html">Nodejs RESTful API Basic</a></li>
<li class="toctree-l2"><a class="reference internal" href="Nodejs-RESTful-API-Email-Verification.html">Nodejs RESTful API Email Verification</a></li>
<li class="toctree-l2"><a class="reference internal" href="Nodejs-RESTful-API-Production.html">Nodejs RESTful API Production</a></li>
<li class="toctree-l2"><a class="reference internal" href="Verilog-DataSender.html">Verilog DataSender</a></li>
<li class="toctree-l2"><a class="reference internal" href="Verilog-My16ChannelCounter.html">Verilog My16ChannelCounter</a></li>
<li class="toctree-l2 current"><a class="current reference internal" href="#">Verilog MemoryMapper</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#what-is-the-idea">What is the idea?</a></li>
<li class="toctree-l3"><a class="reference internal" href="#simple-memorymapper">Simple MemoryMapper</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../Django/index.html">Django</a></li>
</ul>

            
          
        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" aria-label="top navigation">
        
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">Simple Physics</a>
        
      </nav>


      <div class="wy-nav-content">
        
        <div class="rst-content">
        
          















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="../index.html">Docs</a> &raquo;</li>
        
          <li><a href="index.html">Experimental Physics: SoC FPGA Design</a> &raquo;</li>
        
      <li>Verilog MemoryMapper</li>
    
    
      <li class="wy-breadcrumbs-aside">
        
            
            <a href="../_sources/Experimental-Physics-SoC-FPGA-Design/Verilog-MemoryMapper.rst.txt" rel="nofollow"> View page source</a>
          
        
      </li>
    
  </ul>

  
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="verilog-memorymapper">
<h1>Verilog MemoryMapper<a class="headerlink" href="#verilog-memorymapper" title="Permalink to this headline">¶</a></h1>
<table class="docutils field-list" frame="void" rules="none">
<col class="field-name" />
<col class="field-body" />
<tbody valign="top">
<tr class="field-odd field"><th class="field-name">Date:</th><td class="field-body">11 Oct 2019</td>
</tr>
</tbody>
</table>
<div class="section" id="what-is-the-idea">
<h2>What is the idea?<a class="headerlink" href="#what-is-the-idea" title="Permalink to this headline">¶</a></h2>
<ul class="simple">
<li>Using many PIOs to set registers simply doesn’t make sense…</li>
<li>We can use <strong>one single PIO</strong> to set <span class="math notranslate nohighlight">\(2^{16}\)</span> 16 bits registers</li>
<li>So we have a 32 bits PIO, then we can just use first 16 bits as <strong>Address</strong> and the other 16 bits as <strong>Data</strong></li>
</ul>
</div>
<div class="section" id="simple-memorymapper">
<h2>Simple MemoryMapper<a class="headerlink" href="#simple-memorymapper" title="Permalink to this headline">¶</a></h2>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="k">module</span> <span class="n">MemoryMapper</span><span class="p">(</span>
    <span class="k">input</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">addressAndData</span><span class="p">,</span>
    <span class="k">output</span> <span class="kt">reg</span> <span class="p">[</span><span class="mh">127</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">memory</span><span class="p">,</span>
    <span class="k">output</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">debug_first2memory</span>
<span class="p">);</span>
   <span class="c1">// Begin debug</span>
       <span class="k">assign</span> <span class="n">debug_first2memory</span> <span class="o">=</span> <span class="n">memory</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
   <span class="c1">// End debug</span>

   <span class="c1">// Begin internal signals</span>
       <span class="kt">wire</span> <span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">wire_address</span><span class="p">,</span> <span class="n">wire_data</span><span class="p">;</span>
       <span class="k">assign</span> <span class="n">wire_address</span> <span class="o">=</span> <span class="n">addressAndData</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">16</span><span class="p">];</span>
       <span class="k">assign</span> <span class="n">wire_data</span> <span class="o">=</span> <span class="n">addressAndData</span><span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
   <span class="c1">// End internal signals</span>

    <span class="c1">// Begin Map memory for Grouper</span>
        <span class="k">always</span> <span class="p">@(</span><span class="n">addressAndData</span><span class="p">)</span> <span class="k">begin</span>
            <span class="n">memory</span> <span class="o">&lt;=</span> <span class="p">(</span><span class="n">memory</span> <span class="o">|</span> <span class="p">(</span><span class="mh">128&#39;hFFFF</span><span class="o">&lt;&lt;</span><span class="n">wire_address</span><span class="o">*</span><span class="mh">16</span><span class="p">)</span> <span class="p">)</span>
                              <span class="o">&amp;</span> <span class="p">({</span><span class="mh">112</span><span class="mi">&#39;d0</span><span class="p">,</span><span class="n">wire_data</span><span class="p">}</span><span class="o">&lt;&lt;</span><span class="n">wire_address</span><span class="o">*</span><span class="mh">16</span><span class="p">);</span>
        <span class="k">end</span>
    <span class="c1">// End Map memory for Grouper</span>
<span class="k">endmodule</span>

<span class="cm">/*</span>
<span class="cm">=============================</span>
<span class="cm">== Explanation</span>
<span class="cm">=============================</span>
<span class="cm">    First clear the old data with a mask &quot;FFFF&quot; using OR</span>
<span class="cm">    Then write in the new data &quot;wire_data&quot; with AND</span>
<span class="cm">    Both &quot;FFFF&quot;, and &quot;wire_data&quot; are shifted to the correct address by &quot;&lt;&lt;wire_address*16&quot;</span>
<span class="cm">    Of course, we need to make sure everything is 128 bits</span>
<span class="cm">*/</span>
</pre></div>
</div>
<div class="figure">
<img alt="../_images/Stage-3_Verilog-MemoryMapper.png" src="../_images/Stage-3_Verilog-MemoryMapper.png" />
</div>
</div>
</div>


           </div>
           
          </div>
          <footer>
  
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
      
        <a href="../Django/index.html" class="btn btn-neutral float-right" title="Django" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right"></span></a>
      
      
        <a href="Verilog-My16ChannelCounter.html" class="btn btn-neutral float-left" title="Verilog My16ChannelCounter" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left"></span> Previous</a>
      
    </div>
  

  <hr/>

  <div role="contentinfo">
    <p>
        &copy; Copyright 2019, Tesla Cat

    </p>
  </div>
  Built with <a href="http://sphinx-doc.org/">Sphinx</a> using a <a href="https://github.com/rtfd/sphinx_rtd_theme">theme</a> provided by <a href="https://readthedocs.org">Read the Docs</a>. 

</footer>

        </div>
      </div>

    </section>

  </div>
  


  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>

  
  
    
   

</body>
</html>