// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __nn_inference_hwmm_layer1_Pipeline_prod25_layer1_weights_22_H__
#define __nn_inference_hwmm_layer1_Pipeline_prod25_layer1_weights_22_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct nn_inference_hwmm_layer1_Pipeline_prod25_layer1_weights_22_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 100;
  static const unsigned AddressWidth = 7;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(nn_inference_hwmm_layer1_Pipeline_prod25_layer1_weights_22_ram) {
        ram[0] = "0b10111111011101110111110000101011";
        ram[1] = "0b10111111100011000000011010010111";
        ram[2] = "0b00111110100110110010000000110011";
        ram[3] = "0b10111111010010001000010000000111";
        ram[4] = "0b10111111101001011000010010110011";
        ram[5] = "0b10111111001111000111001110100000";
        ram[6] = "0b10111111100011011000101000100010";
        ram[7] = "0b10111111100011010000101110001100";
        ram[8] = "0b00111101110001110001000011111100";
        ram[9] = "0b00111111100010001111010101101001";
        ram[10] = "0b10111111100111010010000111010011";
        ram[11] = "0b00111101000001110111100101011010";
        ram[12] = "0b10111110001111011010111010110101";
        ram[13] = "0b10111111010011010111000011101100";
        ram[14] = "0b00111101111011111011001110001101";
        ram[15] = "0b00111110000101111011101111110101";
        ram[16] = "0b10111101100001100101111010110100";
        ram[17] = "0b10111110011010101011100011000100";
        ram[18] = "0b00111100110110111011000101110110";
        ram[19] = "0b00111111100010111101100110010111";
        ram[20] = "0b00111110100001110000111111100110";
        ram[21] = "0b00111110001110101101111010000010";
        ram[22] = "0b10111101100110000001101110110101";
        ram[23] = "0b00111110011111010110011001001011";
        ram[24] = "0b00111110111101001100000001011110";
        ram[25] = "0b00111111011010010100000011101110";
        ram[26] = "0b00111110100101000001111100101001";
        ram[27] = "0b00111011101011011000101100101100";
        ram[28] = "0b00111110000100001111100101011001";
        ram[29] = "0b00111111001011001101010111111011";
        ram[30] = "0b00111110100110000111010011111001";
        ram[31] = "0b00111110001000111100111010001010";
        ram[32] = "0b00111111000101101000010100011111";
        ram[33] = "0b00111110101011110110110100111010";
        ram[34] = "0b00111110111101110101100000100100";
        ram[35] = "0b00111110110101110000000101101101";
        ram[36] = "0b00111100000111011111001101111111";
        ram[37] = "0b10111110101100110010110110110100";
        ram[38] = "0b00111111000101111101000010010101";
        ram[39] = "0b00111111100000010111100100011011";
        ram[40] = "0b00111110001110110100100101100101";
        ram[41] = "0b00111110100000110011010011010000";
        ram[42] = "0b00111110111010001001101111011100";
        ram[43] = "0b00111110100101011010010101111011";
        ram[44] = "0b00111111000100011001011000011101";
        ram[45] = "0b10111011001000010010100000101111";
        ram[46] = "0b10111101100100011001111001111000";
        ram[47] = "0b00111101110000000110110001000110";
        ram[48] = "0b10111111000101001100000001001001";
        ram[49] = "0b00111111100100010110100000111101";
        ram[50] = "0b00111111011010011011010111010011";
        ram[51] = "0b10111101111000100111100010010101";
        ram[52] = "0b10111110001000011010001100101001";
        ram[53] = "0b10111110011000010001111100011110";
        ram[54] = "0b00111110100111110110111000001001";
        ram[55] = "0b00111110001000110101101001110000";
        ram[56] = "0b00111110110010010011011111100000";
        ram[57] = "0b10111101111111011000001101110100";
        ram[58] = "0b10111110010000010001101000010101";
        ram[59] = "0b00111110110000010011000111011101";
        ram[60] = "0b01000000010001000011101011100100";
        ram[61] = "0b10111110101000001111111000000101";
        ram[62] = "0b10111110101000001100010100001011";
        ram[63] = "0b10111110101001001110111101010110";
        ram[64] = "0b10111110101100101110001101010111";
        ram[65] = "0b00111110100001101100100110101011";
        ram[66] = "0b00111110001111000000001011111110";
        ram[67] = "0b10111101111100010010000001010011";
        ram[68] = "0b10111101011110111010010100001011";
        ram[69] = "0b00111111010010101110011001000111";
        ram[70] = "0b00111111111010001000110000111000";
        ram[71] = "0b00111110010000111010101100010101";
        ram[72] = "0b00111110100100111010011101010000";
        ram[73] = "0b10111101110101000011001010001101";
        ram[74] = "0b10111100111100111100010101110111";
        ram[75] = "0b00111101011001001010000101100100";
        ram[76] = "0b10111101111100001000110011100100";
        ram[77] = "0b10111101011100011000101101001100";
        ram[78] = "0b00111110110100111011100111000111";
        ram[79] = "0b00111111101001011110100110100011";
        ram[80] = "0b00111111110010110111010000100111";
        ram[81] = "0b00111111001000010000001110000111";
        ram[82] = "0b00111111011111010010111111101111";
        ram[83] = "0b00111111010110010010001110111011";
        ram[84] = "0b00111110101000010110010011101111";
        ram[85] = "0b00111101001110000000111001111001";
        ram[86] = "0b00111110101100011000100100000010";
        ram[87] = "0b10111110010010010100010010110100";
        ram[88] = "0b00111110111000010000001101010101";
        ram[89] = "0b00111111111100011100111011011100";
        ram[90] = "0b00111111010111000010000000000011";
        ram[91] = "0b10111111010010111100100100111111";
        ram[92] = "0b00111110100011101000001110001010";
        ram[93] = "0b00111111000000010101101110110111";
        ram[94] = "0b10111101101010010101111011110100";
        ram[95] = "0b00111111101001101011011111111010";
        ram[96] = "0b00111111101001111010100111101001";
        ram[97] = "0b00111111101000000111011111100010";
        ram[98] = "0b00111111001001111000001111011101";
        ram[99] = "0b00111110111111110010010100001100";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(nn_inference_hwmm_layer1_Pipeline_prod25_layer1_weights_22) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 100;
static const unsigned AddressWidth = 7;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


nn_inference_hwmm_layer1_Pipeline_prod25_layer1_weights_22_ram* meminst;


SC_CTOR(nn_inference_hwmm_layer1_Pipeline_prod25_layer1_weights_22) {
meminst = new nn_inference_hwmm_layer1_Pipeline_prod25_layer1_weights_22_ram("nn_inference_hwmm_layer1_Pipeline_prod25_layer1_weights_22_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~nn_inference_hwmm_layer1_Pipeline_prod25_layer1_weights_22() {
    delete meminst;
}


};//endmodule
#endif
