// Seed: 474106276
module module_0 (
    input tri0 id_0
    , id_10,
    input supply0 id_1,
    output tri id_2,
    input supply1 id_3,
    output wire id_4,
    output tri1 id_5,
    output tri1 id_6,
    input supply1 id_7,
    output wire id_8
);
  assign id_10[1'b0] = id_10 < -1;
  wire [1 : -1] id_11;
  assign id_2 = id_3 & id_3;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    output wor id_2,
    output wor id_3
);
  assign id_2 = id_0 ? -1 - -1 : id_1;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_3,
      id_1,
      id_2,
      id_3,
      id_2,
      id_1,
      id_2
  );
  assign modCall_1.id_2 = 0;
endmodule
