/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [10:0] _01_;
  wire [18:0] _02_;
  wire [18:0] _03_;
  wire [15:0] _04_;
  reg [3:0] _05_;
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire [27:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [11:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [18:0] celloutsig_0_19z;
  wire [25:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [2:0] celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire [11:0] celloutsig_0_31z;
  wire celloutsig_0_55z;
  wire celloutsig_0_58z;
  wire [20:0] celloutsig_0_59z;
  wire [10:0] celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire [10:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [9:0] celloutsig_1_8z;
  wire [7:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_58z = ~(celloutsig_0_31z[3] | celloutsig_0_55z);
  assign celloutsig_1_6z = ~(celloutsig_1_1z | celloutsig_1_0z);
  assign celloutsig_0_7z = ~(celloutsig_0_1z[22] | celloutsig_0_0z);
  assign celloutsig_0_21z = in_data[20] | ~(_00_);
  assign celloutsig_1_5z = { in_data[142:137], _01_[4:0] } + { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z, _01_[4:0], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_19z = { _02_[18:17], _00_, _02_[15:11], celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_9z } + { celloutsig_0_5z[9:0], _02_[18:17], _00_, _02_[15:11], _03_[0] };
  reg [3:0] _12_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _12_ <= 4'h0;
    else _12_ <= { in_data[90], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z };
  assign _04_[4:1] = _12_;
  reg [8:0] _13_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _13_ <= 9'h000;
    else _13_ <= celloutsig_0_1z[20:12];
  assign { _02_[18:17], _00_, _02_[15:11], _03_[0] } = _13_;
  reg [4:0] _14_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _14_ <= 5'h00;
    else _14_ <= in_data[171:167];
  assign _01_[4:0] = _14_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _05_ <= 4'h0;
    else _05_ <= { in_data[104:102], celloutsig_1_11z };
  assign celloutsig_0_25z = { celloutsig_0_10z[5], celloutsig_0_11z, celloutsig_0_14z } / { 1'h1, celloutsig_0_23z, celloutsig_0_7z };
  assign celloutsig_1_4z = { _01_[3:0], celloutsig_1_2z } === in_data[111:107];
  assign celloutsig_1_0z = in_data[115:113] >= in_data[146:144];
  assign celloutsig_1_2z = { in_data[110:109], celloutsig_1_0z, celloutsig_1_0z } >= { in_data[176:175], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_10z = { celloutsig_1_5z[6:0], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_6z } >= { celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_0_11z = { _04_[2:1], _04_[4:1], celloutsig_0_2z } >= { _02_[13:11], _04_[4:1] };
  assign celloutsig_1_7z = { celloutsig_1_5z[3:0], celloutsig_1_2z, _01_[4:0] } && celloutsig_1_5z[10:1];
  assign celloutsig_0_2z = in_data[20:7] && celloutsig_0_1z[16:3];
  assign celloutsig_1_1z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } < in_data[100:98];
  assign celloutsig_1_11z = { celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_2z } < celloutsig_1_5z[3:0];
  assign celloutsig_1_14z = { celloutsig_1_9z[6:3], celloutsig_1_0z, celloutsig_1_7z } < { celloutsig_1_4z, celloutsig_1_7z, _05_ };
  assign celloutsig_1_19z = celloutsig_1_9z[7:1] < { celloutsig_1_9z[5:1], celloutsig_1_11z, celloutsig_1_7z };
  assign celloutsig_0_14z = { celloutsig_0_10z[1:0], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z } < { _02_[13:11], _03_[0], celloutsig_0_11z };
  assign celloutsig_1_8z = celloutsig_1_5z[4] ? { _01_[4], celloutsig_1_2z, celloutsig_1_2z, _01_[4:0], celloutsig_1_1z, celloutsig_1_1z } : in_data[158:149];
  assign celloutsig_0_9z = celloutsig_0_5z[6] ? { _00_, _02_[15:14], celloutsig_0_7z } : _04_[4:1];
  assign celloutsig_0_15z = in_data[89] ? { _02_[17], _00_, _02_[15:11], _03_[0], celloutsig_0_9z } : { celloutsig_0_12z[5:1], celloutsig_0_12z };
  assign celloutsig_0_59z = - { celloutsig_0_13z[21:2], celloutsig_0_2z };
  assign celloutsig_0_6z = - { _00_, _02_[15:11] };
  assign celloutsig_0_10z = - { celloutsig_0_6z[3], celloutsig_0_7z, _04_[4:1] };
  assign celloutsig_0_12z = - { celloutsig_0_6z[5:3], celloutsig_0_9z };
  assign celloutsig_0_55z = ~^ { celloutsig_0_19z[15:10], celloutsig_0_8z, celloutsig_0_12z };
  assign celloutsig_0_23z = ~^ { celloutsig_0_15z[4:3], celloutsig_0_21z, celloutsig_0_14z };
  assign celloutsig_1_9z = { in_data[112], celloutsig_1_0z, _01_[4:0], celloutsig_1_1z } >> { in_data[171:167], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_0_13z = { celloutsig_0_1z[18:4], celloutsig_0_11z, celloutsig_0_7z, _02_[18:17], _00_, _02_[15:11], _03_[0], celloutsig_0_7z, celloutsig_0_11z } >> { celloutsig_0_6z[4], _02_[18:17], _00_, _02_[15:11], _03_[0], celloutsig_0_5z, celloutsig_0_12z };
  assign celloutsig_0_1z = { in_data[57:35], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } >> in_data[63:38];
  assign celloutsig_0_31z = { celloutsig_0_2z, celloutsig_0_5z } >> { celloutsig_0_14z, celloutsig_0_25z, celloutsig_0_17z, celloutsig_0_12z };
  assign celloutsig_0_5z = { celloutsig_0_2z, _02_[18:17], _00_, _02_[15:11], _03_[0], celloutsig_0_2z } >>> { _00_, _02_[15], _02_[18:17], _00_, _02_[15:11], _03_[0] };
  assign celloutsig_1_18z = { _05_[1:0], celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_14z } >>> { celloutsig_1_8z[9:7], celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_16z, celloutsig_1_1z };
  assign celloutsig_0_0z = ~((in_data[49] & in_data[59]) | in_data[70]);
  assign celloutsig_1_16z = ~((celloutsig_1_11z & celloutsig_1_0z) | celloutsig_1_14z);
  assign celloutsig_0_8z = ~((celloutsig_0_2z & celloutsig_0_2z) | in_data[42]);
  assign celloutsig_0_17z = ~((celloutsig_0_8z & celloutsig_0_0z) | _03_[0]);
  assign _01_[10:5] = in_data[142:137];
  assign { _02_[16], _02_[10:0] } = { _00_, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_9z };
  assign _03_[18:1] = { celloutsig_0_5z[9:0], _02_[18:17], _00_, _02_[15:11] };
  assign { _04_[15:5], _04_[0] } = { _02_[12:11], _03_[0], celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_14z };
  assign { out_data[135:128], out_data[96], out_data[32], out_data[20:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_58z, celloutsig_0_59z };
endmodule
