#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000012f5c478220 .scope module, "tb_alu" "tb_alu" 2 6;
 .timescale 0 0;
v0000012f5c93c870_0 .var "A", 7 0;
v0000012f5c93ac50_0 .var "B", 7 0;
v0000012f5c93c7d0_0 .var "Op", 2 0;
v0000012f5c93bc90_0 .net "R", 7 0, L_0000012f5c995f90;  1 drivers
v0000012f5c93b5b0_0 .var "c_in", 0 0;
S_0000012f5c4783b0 .scope module, "alu" "ALU" 2 14, 3 1 0, S_0000012f5c478220;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 3 "Op";
    .port_info 3 /OUTPUT 8 "R";
    .port_info 4 /INPUT 1 "c_in";
L_0000012f5c995f90 .functor BUFZ 8, v0000012f5c93aa70_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000012f5c93c9b0_0 .net "A", 7 0, v0000012f5c93c870_0;  1 drivers
v0000012f5c93ab10_0 .net "B", 7 0, v0000012f5c93ac50_0;  1 drivers
v0000012f5c93ca50_0 .net "Op", 2 0, v0000012f5c93c7d0_0;  1 drivers
v0000012f5c93b6f0_0 .net "R", 7 0, L_0000012f5c995f90;  alias, 1 drivers
v0000012f5c93aa70_0 .var "Reg3", 7 0;
v0000012f5c93ad90_0 .net "c", 0 0, L_0000012f5c87ec40;  1 drivers
v0000012f5c93cb90_0 .net "c_in", 0 0, v0000012f5c93b5b0_0;  1 drivers
v0000012f5c93bbf0_0 .net "out_add", 7 0, L_0000012f5c93a570;  1 drivers
v0000012f5c93bf10_0 .net "out_lshift", 7 0, L_0000012f5c93d3b0;  1 drivers
v0000012f5c93ae30_0 .net "out_rshift", 7 0, L_0000012f5c93c4b0;  1 drivers
v0000012f5c93a4d0_0 .net "out_sub", 7 0, L_0000012f5c93e5d0;  1 drivers
v0000012f5c93aed0_0 .net "q", 7 0, L_0000012f5c995d60;  1 drivers
v0000012f5c93c190_0 .net "r", 7 0, L_0000012f5c996cb0;  1 drivers
E_0000012f5c8ac3a0 .event anyedge, v0000012f5c93ca50_0;
S_0000012f5c478540 .scope module, "div8" "divider8" 3 19, 4 1 0, S_0000012f5c4783b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /OUTPUT 8 "Q_out";
    .port_info 3 /OUTPUT 8 "R";
L_0000012f5c996cb0 .functor BUFZ 8, v0000012f5c91f5f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000012f5c995d60 .functor BUFZ 8, v0000012f5c91e970_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000012f5c91eb50_0 .net "A", 7 0, v0000012f5c93c870_0;  alias, 1 drivers
v0000012f5c91f0f0_0 .net "B", 7 0, v0000012f5c93ac50_0;  alias, 1 drivers
v0000012f5c91e970_0 .var "Q", 7 0;
v0000012f5c91e650_0 .net "Q_out", 7 0, L_0000012f5c995d60;  alias, 1 drivers
v0000012f5c91e830_0 .net "R", 7 0, L_0000012f5c996cb0;  alias, 1 drivers
v0000012f5c91ec90_0 .var "R1", 7 0;
v0000012f5c91f5f0_0 .var "R2", 7 0;
v0000012f5c91e6f0_0 .var "R3", 7 0;
v0000012f5c91e790_0 .net "a0", 7 0, L_0000012f5c99dd90;  1 drivers
v0000012f5c91efb0_0 .net "a1", 7 0, L_0000012f5c99e5b0;  1 drivers
v0000012f5c91ed30_0 .net "a2", 7 0, L_0000012f5c9a04f0;  1 drivers
v0000012f5c91f2d0_0 .net "a3", 7 0, L_0000012f5c99f730;  1 drivers
v0000012f5c91f050_0 .net "a4", 7 0, L_0000012f5c9a0090;  1 drivers
v0000012f5c91e8d0_0 .net "a5", 7 0, L_0000012f5c99f2d0;  1 drivers
v0000012f5c91f190_0 .net "a6", 7 0, L_0000012f5c99f550;  1 drivers
v0000012f5c91fa50_0 .net "a7", 7 0, L_0000012f5c9a0450;  1 drivers
v0000012f5c91edd0_0 .net "add_out", 7 0, L_0000012f5c99d1b0;  1 drivers
v0000012f5c91f550_0 .net "cout", 0 0, L_0000012f5c996690;  1 drivers
v0000012f5c91f230_0 .net "sub_out", 7 0, L_0000012f5c99cad0;  1 drivers
E_0000012f5c8ac8a0/0 .event anyedge, v0000012f5c914830_0, v0000012f5c9184f0_0, v0000012f5c9148d0_0, v0000012f5c918a90_0;
E_0000012f5c8ac8a0/1 .event anyedge, v0000012f5c91ec90_0;
E_0000012f5c8ac8a0 .event/or E_0000012f5c8ac8a0/0, E_0000012f5c8ac8a0/1;
S_0000012f5c49fdf0 .scope module, "fa" "fulladder8" 4 7, 5 1 0, S_0000012f5c478540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 8 "a";
    .port_info 3 /INPUT 8 "b";
    .port_info 4 /INPUT 1 "carryin";
v0000012f5c9148d0_0 .net "a", 7 0, v0000012f5c91e970_0;  1 drivers
L_0000012f5c943e38 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0000012f5c913d90_0 .net "b", 7 0, L_0000012f5c943e38;  1 drivers
v0000012f5c913e30_0 .net "c1", 0 0, L_0000012f5c996380;  1 drivers
L_0000012f5c943e80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000012f5c913f70_0 .net "carryin", 0 0, L_0000012f5c943e80;  1 drivers
v0000012f5c914010_0 .net "cout", 0 0, L_0000012f5c996690;  alias, 1 drivers
v0000012f5c914830_0 .net "sum", 7 0, L_0000012f5c99d1b0;  alias, 1 drivers
L_0000012f5c99d430 .part v0000012f5c91e970_0, 0, 4;
L_0000012f5c99c530 .part L_0000012f5c943e38, 0, 4;
L_0000012f5c99d1b0 .concat8 [ 4 4 0 0], L_0000012f5c99e330, L_0000012f5c99e790;
L_0000012f5c99cd50 .part v0000012f5c91e970_0, 4, 4;
L_0000012f5c99d6b0 .part L_0000012f5c943e38, 4, 4;
S_0000012f5c49ff80 .scope module, "fa4" "fulladder4" 5 15, 5 21 0, S_0000012f5c49fdf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 4 "a";
    .port_info 3 /INPUT 4 "b";
    .port_info 4 /INPUT 1 "carryin";
v0000012f5c892a40_0 .net "a", 3 0, L_0000012f5c99d430;  1 drivers
v0000012f5c892860_0 .net "b", 3 0, L_0000012f5c99c530;  1 drivers
v0000012f5c891c80_0 .net "c1", 0 0, L_0000012f5c999b80;  1 drivers
v0000012f5c891dc0_0 .net "c2", 0 0, L_0000012f5c997570;  1 drivers
v0000012f5c891aa0_0 .net "c3", 0 0, L_0000012f5c997650;  1 drivers
v0000012f5c891e60_0 .net "carryin", 0 0, L_0000012f5c943e80;  alias, 1 drivers
v0000012f5c892180_0 .net "cout", 0 0, L_0000012f5c996380;  alias, 1 drivers
v0000012f5c891f00_0 .net "sum", 3 0, L_0000012f5c99e330;  1 drivers
L_0000012f5c99df70 .part L_0000012f5c99d430, 0, 1;
L_0000012f5c99c850 .part L_0000012f5c99c530, 0, 1;
L_0000012f5c99d7f0 .part L_0000012f5c99d430, 1, 1;
L_0000012f5c99c8f0 .part L_0000012f5c99c530, 1, 1;
L_0000012f5c99cfd0 .part L_0000012f5c99d430, 2, 1;
L_0000012f5c99d070 .part L_0000012f5c99c530, 2, 1;
L_0000012f5c99e330 .concat8 [ 1 1 1 1], L_0000012f5c999720, L_0000012f5c999b10, L_0000012f5c997500, L_0000012f5c9976c0;
L_0000012f5c99c490 .part L_0000012f5c99d430, 3, 1;
L_0000012f5c99c670 .part L_0000012f5c99c530, 3, 1;
S_0000012f5c4a0110 .scope module, "fa0" "fulladder" 5 31, 5 38 0, S_0000012f5c49ff80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_0000012f5c9998e0 .functor XOR 1, L_0000012f5c99df70, L_0000012f5c99c850, C4<0>, C4<0>;
L_0000012f5c999560 .functor AND 1, L_0000012f5c99df70, L_0000012f5c99c850, C4<1>, C4<1>;
L_0000012f5c999720 .functor XOR 1, L_0000012f5c9998e0, L_0000012f5c943e80, C4<0>, C4<0>;
L_0000012f5c999a30 .functor AND 1, L_0000012f5c9998e0, L_0000012f5c943e80, C4<1>, C4<1>;
L_0000012f5c999b80 .functor XOR 1, L_0000012f5c999a30, L_0000012f5c999560, C4<0>, C4<0>;
v0000012f5c891820_0 .net "a", 0 0, L_0000012f5c99df70;  1 drivers
v0000012f5c88fde0_0 .net "a1", 0 0, L_0000012f5c9998e0;  1 drivers
v0000012f5c890e20_0 .net "a2", 0 0, L_0000012f5c999a30;  1 drivers
v0000012f5c891960_0 .net "b", 0 0, L_0000012f5c99c850;  1 drivers
v0000012f5c88f700_0 .net "c1", 0 0, L_0000012f5c999560;  1 drivers
v0000012f5c890100_0 .net "carryin", 0 0, L_0000012f5c943e80;  alias, 1 drivers
v0000012f5c8901a0_0 .net "cout", 0 0, L_0000012f5c999b80;  alias, 1 drivers
v0000012f5c890240_0 .net "sum", 0 0, L_0000012f5c999720;  1 drivers
S_0000012f5c471e30 .scope module, "fa1" "fulladder" 5 32, 5 38 0, S_0000012f5c49ff80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_0000012f5c9999c0 .functor XOR 1, L_0000012f5c99d7f0, L_0000012f5c99c8f0, C4<0>, C4<0>;
L_0000012f5c999aa0 .functor AND 1, L_0000012f5c99d7f0, L_0000012f5c99c8f0, C4<1>, C4<1>;
L_0000012f5c999b10 .functor XOR 1, L_0000012f5c9999c0, L_0000012f5c999b80, C4<0>, C4<0>;
L_0000012f5c996850 .functor AND 1, L_0000012f5c9999c0, L_0000012f5c999b80, C4<1>, C4<1>;
L_0000012f5c997570 .functor XOR 1, L_0000012f5c996850, L_0000012f5c999aa0, C4<0>, C4<0>;
v0000012f5c8902e0_0 .net "a", 0 0, L_0000012f5c99d7f0;  1 drivers
v0000012f5c891000_0 .net "a1", 0 0, L_0000012f5c9999c0;  1 drivers
v0000012f5c890600_0 .net "a2", 0 0, L_0000012f5c996850;  1 drivers
v0000012f5c88f7a0_0 .net "b", 0 0, L_0000012f5c99c8f0;  1 drivers
v0000012f5c890380_0 .net "c1", 0 0, L_0000012f5c999aa0;  1 drivers
v0000012f5c890420_0 .net "carryin", 0 0, L_0000012f5c999b80;  alias, 1 drivers
v0000012f5c891640_0 .net "cout", 0 0, L_0000012f5c997570;  alias, 1 drivers
v0000012f5c8907e0_0 .net "sum", 0 0, L_0000012f5c999b10;  1 drivers
S_0000012f5c471fc0 .scope module, "fa2" "fulladder" 5 33, 5 38 0, S_0000012f5c49ff80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_0000012f5c996e70 .functor XOR 1, L_0000012f5c99cfd0, L_0000012f5c99d070, C4<0>, C4<0>;
L_0000012f5c995cf0 .functor AND 1, L_0000012f5c99cfd0, L_0000012f5c99d070, C4<1>, C4<1>;
L_0000012f5c997500 .functor XOR 1, L_0000012f5c996e70, L_0000012f5c997570, C4<0>, C4<0>;
L_0000012f5c995dd0 .functor AND 1, L_0000012f5c996e70, L_0000012f5c997570, C4<1>, C4<1>;
L_0000012f5c997650 .functor XOR 1, L_0000012f5c995dd0, L_0000012f5c995cf0, C4<0>, C4<0>;
v0000012f5c8904c0_0 .net "a", 0 0, L_0000012f5c99cfd0;  1 drivers
v0000012f5c890880_0 .net "a1", 0 0, L_0000012f5c996e70;  1 drivers
v0000012f5c890920_0 .net "a2", 0 0, L_0000012f5c995dd0;  1 drivers
v0000012f5c890a60_0 .net "b", 0 0, L_0000012f5c99d070;  1 drivers
v0000012f5c890b00_0 .net "c1", 0 0, L_0000012f5c995cf0;  1 drivers
v0000012f5c890ba0_0 .net "carryin", 0 0, L_0000012f5c997570;  alias, 1 drivers
v0000012f5c890d80_0 .net "cout", 0 0, L_0000012f5c997650;  alias, 1 drivers
v0000012f5c891320_0 .net "sum", 0 0, L_0000012f5c997500;  1 drivers
S_0000012f5c472150 .scope module, "fa3" "fulladder" 5 34, 5 38 0, S_0000012f5c49ff80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_0000012f5c996310 .functor XOR 1, L_0000012f5c99c490, L_0000012f5c99c670, C4<0>, C4<0>;
L_0000012f5c9965b0 .functor AND 1, L_0000012f5c99c490, L_0000012f5c99c670, C4<1>, C4<1>;
L_0000012f5c9976c0 .functor XOR 1, L_0000012f5c996310, L_0000012f5c997650, C4<0>, C4<0>;
L_0000012f5c9967e0 .functor AND 1, L_0000012f5c996310, L_0000012f5c997650, C4<1>, C4<1>;
L_0000012f5c996380 .functor XOR 1, L_0000012f5c9967e0, L_0000012f5c9965b0, C4<0>, C4<0>;
v0000012f5c8920e0_0 .net "a", 0 0, L_0000012f5c99c490;  1 drivers
v0000012f5c8929a0_0 .net "a1", 0 0, L_0000012f5c996310;  1 drivers
v0000012f5c891fa0_0 .net "a2", 0 0, L_0000012f5c9967e0;  1 drivers
v0000012f5c892ea0_0 .net "b", 0 0, L_0000012f5c99c670;  1 drivers
v0000012f5c892b80_0 .net "c1", 0 0, L_0000012f5c9965b0;  1 drivers
v0000012f5c891d20_0 .net "carryin", 0 0, L_0000012f5c997650;  alias, 1 drivers
v0000012f5c893120_0 .net "cout", 0 0, L_0000012f5c996380;  alias, 1 drivers
v0000012f5c892ae0_0 .net "sum", 0 0, L_0000012f5c9976c0;  1 drivers
S_0000012f5c474020 .scope module, "fa5" "fulladder4" 5 16, 5 21 0, S_0000012f5c49fdf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 4 "a";
    .port_info 3 /INPUT 4 "b";
    .port_info 4 /INPUT 1 "carryin";
v0000012f5c9134d0_0 .net "a", 3 0, L_0000012f5c99cd50;  1 drivers
v0000012f5c913cf0_0 .net "b", 3 0, L_0000012f5c99d6b0;  1 drivers
v0000012f5c913930_0 .net "c1", 0 0, L_0000012f5c995e40;  1 drivers
v0000012f5c914790_0 .net "c2", 0 0, L_0000012f5c996d90;  1 drivers
v0000012f5c913c50_0 .net "c3", 0 0, L_0000012f5c997490;  1 drivers
v0000012f5c913ed0_0 .net "carryin", 0 0, L_0000012f5c996380;  alias, 1 drivers
v0000012f5c914970_0 .net "cout", 0 0, L_0000012f5c996690;  alias, 1 drivers
v0000012f5c9139d0_0 .net "sum", 3 0, L_0000012f5c99e790;  1 drivers
L_0000012f5c99d250 .part L_0000012f5c99cd50, 0, 1;
L_0000012f5c99c990 .part L_0000012f5c99d6b0, 0, 1;
L_0000012f5c99cb70 .part L_0000012f5c99cd50, 1, 1;
L_0000012f5c99cc10 .part L_0000012f5c99d6b0, 1, 1;
L_0000012f5c99d930 .part L_0000012f5c99cd50, 2, 1;
L_0000012f5c99ccb0 .part L_0000012f5c99d6b0, 2, 1;
L_0000012f5c99e790 .concat8 [ 1 1 1 1], L_0000012f5c997110, L_0000012f5c997030, L_0000012f5c9963f0, L_0000012f5c9968c0;
L_0000012f5c99e3d0 .part L_0000012f5c99cd50, 3, 1;
L_0000012f5c99d610 .part L_0000012f5c99d6b0, 3, 1;
S_0000012f5c4741b0 .scope module, "fa0" "fulladder" 5 31, 5 38 0, S_0000012f5c474020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_0000012f5c997180 .functor XOR 1, L_0000012f5c99d250, L_0000012f5c99c990, C4<0>, C4<0>;
L_0000012f5c996e00 .functor AND 1, L_0000012f5c99d250, L_0000012f5c99c990, C4<1>, C4<1>;
L_0000012f5c997110 .functor XOR 1, L_0000012f5c997180, L_0000012f5c996380, C4<0>, C4<0>;
L_0000012f5c997810 .functor AND 1, L_0000012f5c997180, L_0000012f5c996380, C4<1>, C4<1>;
L_0000012f5c995e40 .functor XOR 1, L_0000012f5c997810, L_0000012f5c996e00, C4<0>, C4<0>;
v0000012f5c892c20_0 .net "a", 0 0, L_0000012f5c99d250;  1 drivers
v0000012f5c892900_0 .net "a1", 0 0, L_0000012f5c997180;  1 drivers
v0000012f5c892cc0_0 .net "a2", 0 0, L_0000012f5c997810;  1 drivers
v0000012f5c892360_0 .net "b", 0 0, L_0000012f5c99c990;  1 drivers
v0000012f5c892720_0 .net "c1", 0 0, L_0000012f5c996e00;  1 drivers
v0000012f5c891be0_0 .net "carryin", 0 0, L_0000012f5c996380;  alias, 1 drivers
v0000012f5c891b40_0 .net "cout", 0 0, L_0000012f5c995e40;  alias, 1 drivers
v0000012f5c892040_0 .net "sum", 0 0, L_0000012f5c997110;  1 drivers
S_0000012f5c474340 .scope module, "fa1" "fulladder" 5 32, 5 38 0, S_0000012f5c474020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_0000012f5c996620 .functor XOR 1, L_0000012f5c99cb70, L_0000012f5c99cc10, C4<0>, C4<0>;
L_0000012f5c9975e0 .functor AND 1, L_0000012f5c99cb70, L_0000012f5c99cc10, C4<1>, C4<1>;
L_0000012f5c997030 .functor XOR 1, L_0000012f5c996620, L_0000012f5c995e40, C4<0>, C4<0>;
L_0000012f5c996540 .functor AND 1, L_0000012f5c996620, L_0000012f5c995e40, C4<1>, C4<1>;
L_0000012f5c996d90 .functor XOR 1, L_0000012f5c996540, L_0000012f5c9975e0, C4<0>, C4<0>;
v0000012f5c892220_0 .net "a", 0 0, L_0000012f5c99cb70;  1 drivers
v0000012f5c8927c0_0 .net "a1", 0 0, L_0000012f5c996620;  1 drivers
v0000012f5c8922c0_0 .net "a2", 0 0, L_0000012f5c996540;  1 drivers
v0000012f5c892d60_0 .net "b", 0 0, L_0000012f5c99cc10;  1 drivers
v0000012f5c892e00_0 .net "c1", 0 0, L_0000012f5c9975e0;  1 drivers
v0000012f5c892400_0 .net "carryin", 0 0, L_0000012f5c995e40;  alias, 1 drivers
v0000012f5c892540_0 .net "cout", 0 0, L_0000012f5c996d90;  alias, 1 drivers
v0000012f5c892f40_0 .net "sum", 0 0, L_0000012f5c997030;  1 drivers
S_0000012f5c41e190 .scope module, "fa2" "fulladder" 5 33, 5 38 0, S_0000012f5c474020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_0000012f5c995f20 .functor XOR 1, L_0000012f5c99d930, L_0000012f5c99ccb0, C4<0>, C4<0>;
L_0000012f5c997730 .functor AND 1, L_0000012f5c99d930, L_0000012f5c99ccb0, C4<1>, C4<1>;
L_0000012f5c9963f0 .functor XOR 1, L_0000012f5c995f20, L_0000012f5c996d90, C4<0>, C4<0>;
L_0000012f5c9977a0 .functor AND 1, L_0000012f5c995f20, L_0000012f5c996d90, C4<1>, C4<1>;
L_0000012f5c997490 .functor XOR 1, L_0000012f5c9977a0, L_0000012f5c997730, C4<0>, C4<0>;
v0000012f5c8924a0_0 .net "a", 0 0, L_0000012f5c99d930;  1 drivers
v0000012f5c892fe0_0 .net "a1", 0 0, L_0000012f5c995f20;  1 drivers
v0000012f5c893080_0 .net "a2", 0 0, L_0000012f5c9977a0;  1 drivers
v0000012f5c8925e0_0 .net "b", 0 0, L_0000012f5c99ccb0;  1 drivers
v0000012f5c892680_0 .net "c1", 0 0, L_0000012f5c997730;  1 drivers
v0000012f5c8810a0_0 .net "carryin", 0 0, L_0000012f5c996d90;  alias, 1 drivers
v0000012f5c881140_0 .net "cout", 0 0, L_0000012f5c997490;  alias, 1 drivers
v0000012f5c881280_0 .net "sum", 0 0, L_0000012f5c9963f0;  1 drivers
S_0000012f5c41e320 .scope module, "fa3" "fulladder" 5 34, 5 38 0, S_0000012f5c474020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_0000012f5c996a80 .functor XOR 1, L_0000012f5c99e3d0, L_0000012f5c99d610, C4<0>, C4<0>;
L_0000012f5c995eb0 .functor AND 1, L_0000012f5c99e3d0, L_0000012f5c99d610, C4<1>, C4<1>;
L_0000012f5c9968c0 .functor XOR 1, L_0000012f5c996a80, L_0000012f5c997490, C4<0>, C4<0>;
L_0000012f5c995c80 .functor AND 1, L_0000012f5c996a80, L_0000012f5c997490, C4<1>, C4<1>;
L_0000012f5c996690 .functor XOR 1, L_0000012f5c995c80, L_0000012f5c995eb0, C4<0>, C4<0>;
v0000012f5c881460_0 .net "a", 0 0, L_0000012f5c99e3d0;  1 drivers
v0000012f5c8816e0_0 .net "a1", 0 0, L_0000012f5c996a80;  1 drivers
v0000012f5c875a10_0 .net "a2", 0 0, L_0000012f5c995c80;  1 drivers
v0000012f5c913890_0 .net "b", 0 0, L_0000012f5c99d610;  1 drivers
v0000012f5c913390_0 .net "c1", 0 0, L_0000012f5c995eb0;  1 drivers
v0000012f5c913430_0 .net "carryin", 0 0, L_0000012f5c997490;  alias, 1 drivers
v0000012f5c9146f0_0 .net "cout", 0 0, L_0000012f5c996690;  alias, 1 drivers
v0000012f5c914a10_0 .net "sum", 0 0, L_0000012f5c9968c0;  1 drivers
S_0000012f5c41e4b0 .scope module, "sl" "shift_left8" 4 8, 6 14 0, S_0000012f5c478540;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /OUTPUT 8 "q";
v0000012f5c913750_0 .net "A", 7 0, v0000012f5c93c870_0;  alias, 1 drivers
v0000012f5c913570_0 .net *"_ivl_11", 0 0, L_0000012f5c99d890;  1 drivers
v0000012f5c9136b0_0 .net *"_ivl_15", 0 0, L_0000012f5c99db10;  1 drivers
v0000012f5c913bb0_0 .net *"_ivl_19", 0 0, L_0000012f5c99dbb0;  1 drivers
v0000012f5c9140b0_0 .net *"_ivl_23", 0 0, L_0000012f5c99dc50;  1 drivers
v0000012f5c9137f0_0 .net *"_ivl_27", 0 0, L_0000012f5c99e1f0;  1 drivers
v0000012f5c913610_0 .net *"_ivl_3", 0 0, L_0000012f5c99d4d0;  1 drivers
L_0000012f5c943ec8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000012f5c9141f0_0 .net/2u *"_ivl_31", 0 0, L_0000012f5c943ec8;  1 drivers
v0000012f5c914150_0 .net *"_ivl_7", 0 0, L_0000012f5c99d570;  1 drivers
v0000012f5c914290_0 .net "q", 7 0, L_0000012f5c99dd90;  alias, 1 drivers
L_0000012f5c99d4d0 .part v0000012f5c93c870_0, 6, 1;
L_0000012f5c99d570 .part v0000012f5c93c870_0, 5, 1;
L_0000012f5c99d890 .part v0000012f5c93c870_0, 4, 1;
L_0000012f5c99db10 .part v0000012f5c93c870_0, 3, 1;
L_0000012f5c99dbb0 .part v0000012f5c93c870_0, 2, 1;
L_0000012f5c99dc50 .part v0000012f5c93c870_0, 1, 1;
L_0000012f5c99e1f0 .part v0000012f5c93c870_0, 0, 1;
LS_0000012f5c99dd90_0_0 .concat8 [ 1 1 1 1], L_0000012f5c943ec8, L_0000012f5c99e1f0, L_0000012f5c99dc50, L_0000012f5c99dbb0;
LS_0000012f5c99dd90_0_4 .concat8 [ 1 1 1 1], L_0000012f5c99db10, L_0000012f5c99d890, L_0000012f5c99d570, L_0000012f5c99d4d0;
L_0000012f5c99dd90 .concat8 [ 4 4 0 0], LS_0000012f5c99dd90_0_0, LS_0000012f5c99dd90_0_4;
S_0000012f5c46a710 .scope module, "sl2" "shift_left8" 4 9, 6 14 0, S_0000012f5c478540;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /OUTPUT 8 "q";
v0000012f5c914510_0 .net "A", 7 0, L_0000012f5c99dd90;  alias, 1 drivers
v0000012f5c9145b0_0 .net *"_ivl_11", 0 0, L_0000012f5c99e010;  1 drivers
v0000012f5c914650_0 .net *"_ivl_15", 0 0, L_0000012f5c99e0b0;  1 drivers
v0000012f5c913a70_0 .net *"_ivl_19", 0 0, L_0000012f5c99e150;  1 drivers
v0000012f5c913b10_0 .net *"_ivl_23", 0 0, L_0000012f5c99e470;  1 drivers
v0000012f5c914330_0 .net *"_ivl_27", 0 0, L_0000012f5c99e510;  1 drivers
v0000012f5c9143d0_0 .net *"_ivl_3", 0 0, L_0000012f5c99de30;  1 drivers
L_0000012f5c943f10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000012f5c914470_0 .net/2u *"_ivl_31", 0 0, L_0000012f5c943f10;  1 drivers
v0000012f5c912990_0 .net *"_ivl_7", 0 0, L_0000012f5c99ded0;  1 drivers
v0000012f5c9118b0_0 .net "q", 7 0, L_0000012f5c99e5b0;  alias, 1 drivers
L_0000012f5c99de30 .part L_0000012f5c99dd90, 6, 1;
L_0000012f5c99ded0 .part L_0000012f5c99dd90, 5, 1;
L_0000012f5c99e010 .part L_0000012f5c99dd90, 4, 1;
L_0000012f5c99e0b0 .part L_0000012f5c99dd90, 3, 1;
L_0000012f5c99e150 .part L_0000012f5c99dd90, 2, 1;
L_0000012f5c99e470 .part L_0000012f5c99dd90, 1, 1;
L_0000012f5c99e510 .part L_0000012f5c99dd90, 0, 1;
LS_0000012f5c99e5b0_0_0 .concat8 [ 1 1 1 1], L_0000012f5c943f10, L_0000012f5c99e510, L_0000012f5c99e470, L_0000012f5c99e150;
LS_0000012f5c99e5b0_0_4 .concat8 [ 1 1 1 1], L_0000012f5c99e0b0, L_0000012f5c99e010, L_0000012f5c99ded0, L_0000012f5c99de30;
L_0000012f5c99e5b0 .concat8 [ 4 4 0 0], LS_0000012f5c99e5b0_0_0, LS_0000012f5c99e5b0_0_4;
S_0000012f5c46a8a0 .scope module, "sl3" "shift_left8" 4 10, 6 14 0, S_0000012f5c478540;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /OUTPUT 8 "q";
v0000012f5c911630_0 .net "A", 7 0, L_0000012f5c99e5b0;  alias, 1 drivers
v0000012f5c910d70_0 .net *"_ivl_11", 0 0, L_0000012f5c9a12b0;  1 drivers
v0000012f5c912fd0_0 .net *"_ivl_15", 0 0, L_0000012f5c9a0f90;  1 drivers
v0000012f5c911f90_0 .net *"_ivl_19", 0 0, L_0000012f5c99faf0;  1 drivers
v0000012f5c911450_0 .net *"_ivl_23", 0 0, L_0000012f5c99ee70;  1 drivers
v0000012f5c912df0_0 .net *"_ivl_27", 0 0, L_0000012f5c9a09f0;  1 drivers
v0000012f5c911770_0 .net *"_ivl_3", 0 0, L_0000012f5c99e650;  1 drivers
L_0000012f5c943f58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000012f5c9113b0_0 .net/2u *"_ivl_31", 0 0, L_0000012f5c943f58;  1 drivers
v0000012f5c911590_0 .net *"_ivl_7", 0 0, L_0000012f5c99fff0;  1 drivers
v0000012f5c910ff0_0 .net "q", 7 0, L_0000012f5c9a04f0;  alias, 1 drivers
L_0000012f5c99e650 .part L_0000012f5c99e5b0, 6, 1;
L_0000012f5c99fff0 .part L_0000012f5c99e5b0, 5, 1;
L_0000012f5c9a12b0 .part L_0000012f5c99e5b0, 4, 1;
L_0000012f5c9a0f90 .part L_0000012f5c99e5b0, 3, 1;
L_0000012f5c99faf0 .part L_0000012f5c99e5b0, 2, 1;
L_0000012f5c99ee70 .part L_0000012f5c99e5b0, 1, 1;
L_0000012f5c9a09f0 .part L_0000012f5c99e5b0, 0, 1;
LS_0000012f5c9a04f0_0_0 .concat8 [ 1 1 1 1], L_0000012f5c943f58, L_0000012f5c9a09f0, L_0000012f5c99ee70, L_0000012f5c99faf0;
LS_0000012f5c9a04f0_0_4 .concat8 [ 1 1 1 1], L_0000012f5c9a0f90, L_0000012f5c9a12b0, L_0000012f5c99fff0, L_0000012f5c99e650;
L_0000012f5c9a04f0 .concat8 [ 4 4 0 0], LS_0000012f5c9a04f0_0_0, LS_0000012f5c9a04f0_0_4;
S_0000012f5c915360 .scope module, "sl4" "shift_left8" 4 11, 6 14 0, S_0000012f5c478540;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /OUTPUT 8 "q";
v0000012f5c913110_0 .net "A", 7 0, L_0000012f5c9a04f0;  alias, 1 drivers
v0000012f5c911950_0 .net *"_ivl_11", 0 0, L_0000012f5c9a1030;  1 drivers
v0000012f5c9116d0_0 .net *"_ivl_15", 0 0, L_0000012f5c9a13f0;  1 drivers
v0000012f5c911ef0_0 .net *"_ivl_19", 0 0, L_0000012f5c99ef10;  1 drivers
v0000012f5c9131b0_0 .net *"_ivl_23", 0 0, L_0000012f5c99f910;  1 drivers
v0000012f5c912f30_0 .net *"_ivl_27", 0 0, L_0000012f5c99f050;  1 drivers
v0000012f5c911c70_0 .net *"_ivl_3", 0 0, L_0000012f5c9a1350;  1 drivers
L_0000012f5c943fa0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000012f5c912350_0 .net/2u *"_ivl_31", 0 0, L_0000012f5c943fa0;  1 drivers
v0000012f5c911270_0 .net *"_ivl_7", 0 0, L_0000012f5c99fd70;  1 drivers
v0000012f5c911d10_0 .net "q", 7 0, L_0000012f5c99f730;  alias, 1 drivers
L_0000012f5c9a1350 .part L_0000012f5c9a04f0, 6, 1;
L_0000012f5c99fd70 .part L_0000012f5c9a04f0, 5, 1;
L_0000012f5c9a1030 .part L_0000012f5c9a04f0, 4, 1;
L_0000012f5c9a13f0 .part L_0000012f5c9a04f0, 3, 1;
L_0000012f5c99ef10 .part L_0000012f5c9a04f0, 2, 1;
L_0000012f5c99f910 .part L_0000012f5c9a04f0, 1, 1;
L_0000012f5c99f050 .part L_0000012f5c9a04f0, 0, 1;
LS_0000012f5c99f730_0_0 .concat8 [ 1 1 1 1], L_0000012f5c943fa0, L_0000012f5c99f050, L_0000012f5c99f910, L_0000012f5c99ef10;
LS_0000012f5c99f730_0_4 .concat8 [ 1 1 1 1], L_0000012f5c9a13f0, L_0000012f5c9a1030, L_0000012f5c99fd70, L_0000012f5c9a1350;
L_0000012f5c99f730 .concat8 [ 4 4 0 0], LS_0000012f5c99f730_0_0, LS_0000012f5c99f730_0_4;
S_0000012f5c9154f0 .scope module, "sl5" "shift_left8" 4 12, 6 14 0, S_0000012f5c478540;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /OUTPUT 8 "q";
v0000012f5c913250_0 .net "A", 7 0, L_0000012f5c99f730;  alias, 1 drivers
v0000012f5c911db0_0 .net *"_ivl_11", 0 0, L_0000012f5c9a0db0;  1 drivers
v0000012f5c912a30_0 .net *"_ivl_15", 0 0, L_0000012f5c99fcd0;  1 drivers
v0000012f5c912670_0 .net *"_ivl_19", 0 0, L_0000012f5c99f190;  1 drivers
v0000012f5c910c30_0 .net *"_ivl_23", 0 0, L_0000012f5c99ec90;  1 drivers
v0000012f5c910f50_0 .net *"_ivl_27", 0 0, L_0000012f5c9a0a90;  1 drivers
v0000012f5c911810_0 .net *"_ivl_3", 0 0, L_0000012f5c99efb0;  1 drivers
L_0000012f5c943fe8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000012f5c9111d0_0 .net/2u *"_ivl_31", 0 0, L_0000012f5c943fe8;  1 drivers
v0000012f5c9114f0_0 .net *"_ivl_7", 0 0, L_0000012f5c9a1170;  1 drivers
v0000012f5c9119f0_0 .net "q", 7 0, L_0000012f5c9a0090;  alias, 1 drivers
L_0000012f5c99efb0 .part L_0000012f5c99f730, 6, 1;
L_0000012f5c9a1170 .part L_0000012f5c99f730, 5, 1;
L_0000012f5c9a0db0 .part L_0000012f5c99f730, 4, 1;
L_0000012f5c99fcd0 .part L_0000012f5c99f730, 3, 1;
L_0000012f5c99f190 .part L_0000012f5c99f730, 2, 1;
L_0000012f5c99ec90 .part L_0000012f5c99f730, 1, 1;
L_0000012f5c9a0a90 .part L_0000012f5c99f730, 0, 1;
LS_0000012f5c9a0090_0_0 .concat8 [ 1 1 1 1], L_0000012f5c943fe8, L_0000012f5c9a0a90, L_0000012f5c99ec90, L_0000012f5c99f190;
LS_0000012f5c9a0090_0_4 .concat8 [ 1 1 1 1], L_0000012f5c99fcd0, L_0000012f5c9a0db0, L_0000012f5c9a1170, L_0000012f5c99efb0;
L_0000012f5c9a0090 .concat8 [ 4 4 0 0], LS_0000012f5c9a0090_0_0, LS_0000012f5c9a0090_0_4;
S_0000012f5c915040 .scope module, "sl6" "shift_left8" 4 13, 6 14 0, S_0000012f5c478540;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /OUTPUT 8 "q";
v0000012f5c913070_0 .net "A", 7 0, L_0000012f5c9a0090;  alias, 1 drivers
v0000012f5c911e50_0 .net *"_ivl_11", 0 0, L_0000012f5c99edd0;  1 drivers
v0000012f5c9132f0_0 .net *"_ivl_15", 0 0, L_0000012f5c99f0f0;  1 drivers
v0000012f5c912e90_0 .net *"_ivl_19", 0 0, L_0000012f5c9a0770;  1 drivers
v0000012f5c910cd0_0 .net *"_ivl_23", 0 0, L_0000012f5c99f230;  1 drivers
v0000012f5c910b90_0 .net *"_ivl_27", 0 0, L_0000012f5c9a0b30;  1 drivers
v0000012f5c910e10_0 .net *"_ivl_3", 0 0, L_0000012f5c9a10d0;  1 drivers
L_0000012f5c944030 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000012f5c911a90_0 .net/2u *"_ivl_31", 0 0, L_0000012f5c944030;  1 drivers
v0000012f5c910eb0_0 .net *"_ivl_7", 0 0, L_0000012f5c99ed30;  1 drivers
v0000012f5c911b30_0 .net "q", 7 0, L_0000012f5c99f2d0;  alias, 1 drivers
L_0000012f5c9a10d0 .part L_0000012f5c9a0090, 6, 1;
L_0000012f5c99ed30 .part L_0000012f5c9a0090, 5, 1;
L_0000012f5c99edd0 .part L_0000012f5c9a0090, 4, 1;
L_0000012f5c99f0f0 .part L_0000012f5c9a0090, 3, 1;
L_0000012f5c9a0770 .part L_0000012f5c9a0090, 2, 1;
L_0000012f5c99f230 .part L_0000012f5c9a0090, 1, 1;
L_0000012f5c9a0b30 .part L_0000012f5c9a0090, 0, 1;
LS_0000012f5c99f2d0_0_0 .concat8 [ 1 1 1 1], L_0000012f5c944030, L_0000012f5c9a0b30, L_0000012f5c99f230, L_0000012f5c9a0770;
LS_0000012f5c99f2d0_0_4 .concat8 [ 1 1 1 1], L_0000012f5c99f0f0, L_0000012f5c99edd0, L_0000012f5c99ed30, L_0000012f5c9a10d0;
L_0000012f5c99f2d0 .concat8 [ 4 4 0 0], LS_0000012f5c99f2d0_0_0, LS_0000012f5c99f2d0_0_4;
S_0000012f5c915680 .scope module, "sl7" "shift_left8" 4 14, 6 14 0, S_0000012f5c478540;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /OUTPUT 8 "q";
v0000012f5c911bd0_0 .net "A", 7 0, L_0000012f5c99f2d0;  alias, 1 drivers
v0000012f5c911090_0 .net *"_ivl_11", 0 0, L_0000012f5c99f9b0;  1 drivers
v0000012f5c911130_0 .net *"_ivl_15", 0 0, L_0000012f5c9a01d0;  1 drivers
v0000012f5c911310_0 .net *"_ivl_19", 0 0, L_0000012f5c9a0bd0;  1 drivers
v0000012f5c912030_0 .net *"_ivl_23", 0 0, L_0000012f5c99f410;  1 drivers
v0000012f5c9120d0_0 .net *"_ivl_27", 0 0, L_0000012f5c99f4b0;  1 drivers
v0000012f5c912170_0 .net *"_ivl_3", 0 0, L_0000012f5c99f370;  1 drivers
L_0000012f5c944078 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000012f5c912210_0 .net/2u *"_ivl_31", 0 0, L_0000012f5c944078;  1 drivers
v0000012f5c912ad0_0 .net *"_ivl_7", 0 0, L_0000012f5c9a1210;  1 drivers
v0000012f5c9122b0_0 .net "q", 7 0, L_0000012f5c99f550;  alias, 1 drivers
L_0000012f5c99f370 .part L_0000012f5c99f2d0, 6, 1;
L_0000012f5c9a1210 .part L_0000012f5c99f2d0, 5, 1;
L_0000012f5c99f9b0 .part L_0000012f5c99f2d0, 4, 1;
L_0000012f5c9a01d0 .part L_0000012f5c99f2d0, 3, 1;
L_0000012f5c9a0bd0 .part L_0000012f5c99f2d0, 2, 1;
L_0000012f5c99f410 .part L_0000012f5c99f2d0, 1, 1;
L_0000012f5c99f4b0 .part L_0000012f5c99f2d0, 0, 1;
LS_0000012f5c99f550_0_0 .concat8 [ 1 1 1 1], L_0000012f5c944078, L_0000012f5c99f4b0, L_0000012f5c99f410, L_0000012f5c9a0bd0;
LS_0000012f5c99f550_0_4 .concat8 [ 1 1 1 1], L_0000012f5c9a01d0, L_0000012f5c99f9b0, L_0000012f5c9a1210, L_0000012f5c99f370;
L_0000012f5c99f550 .concat8 [ 4 4 0 0], LS_0000012f5c99f550_0_0, LS_0000012f5c99f550_0_4;
S_0000012f5c915810 .scope module, "sl8" "shift_left8" 4 15, 6 14 0, S_0000012f5c478540;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /OUTPUT 8 "q";
v0000012f5c9123f0_0 .net "A", 7 0, L_0000012f5c99f550;  alias, 1 drivers
v0000012f5c912490_0 .net *"_ivl_11", 0 0, L_0000012f5c99f7d0;  1 drivers
v0000012f5c912530_0 .net *"_ivl_15", 0 0, L_0000012f5c99f870;  1 drivers
v0000012f5c9125d0_0 .net *"_ivl_19", 0 0, L_0000012f5c99fa50;  1 drivers
v0000012f5c912710_0 .net *"_ivl_23", 0 0, L_0000012f5c99fb90;  1 drivers
v0000012f5c9127b0_0 .net *"_ivl_27", 0 0, L_0000012f5c99fe10;  1 drivers
v0000012f5c912b70_0 .net *"_ivl_3", 0 0, L_0000012f5c99f5f0;  1 drivers
L_0000012f5c9440c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000012f5c912c10_0 .net/2u *"_ivl_31", 0 0, L_0000012f5c9440c0;  1 drivers
v0000012f5c912850_0 .net *"_ivl_7", 0 0, L_0000012f5c99f690;  1 drivers
v0000012f5c9128f0_0 .net "q", 7 0, L_0000012f5c9a0450;  alias, 1 drivers
L_0000012f5c99f5f0 .part L_0000012f5c99f550, 6, 1;
L_0000012f5c99f690 .part L_0000012f5c99f550, 5, 1;
L_0000012f5c99f7d0 .part L_0000012f5c99f550, 4, 1;
L_0000012f5c99f870 .part L_0000012f5c99f550, 3, 1;
L_0000012f5c99fa50 .part L_0000012f5c99f550, 2, 1;
L_0000012f5c99fb90 .part L_0000012f5c99f550, 1, 1;
L_0000012f5c99fe10 .part L_0000012f5c99f550, 0, 1;
LS_0000012f5c9a0450_0_0 .concat8 [ 1 1 1 1], L_0000012f5c9440c0, L_0000012f5c99fe10, L_0000012f5c99fb90, L_0000012f5c99fa50;
LS_0000012f5c9a0450_0_4 .concat8 [ 1 1 1 1], L_0000012f5c99f870, L_0000012f5c99f7d0, L_0000012f5c99f690, L_0000012f5c99f5f0;
L_0000012f5c9a0450 .concat8 [ 4 4 0 0], LS_0000012f5c9a0450_0_0, LS_0000012f5c9a0450_0_4;
S_0000012f5c9151d0 .scope module, "sub" "subtract8" 4 6, 7 1 0, S_0000012f5c478540;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /OUTPUT 8 "result";
v0000012f5c91e3d0_0 .net "A", 7 0, v0000012f5c91f5f0_0;  1 drivers
v0000012f5c91ebf0_0 .net "B", 7 0, v0000012f5c93ac50_0;  alias, 1 drivers
v0000012f5c91eab0_0 .net "comp", 7 0, L_0000012f5c93f6b0;  1 drivers
v0000012f5c91f4b0_0 .net "cout", 0 0, L_0000012f5c9994f0;  1 drivers
v0000012f5c91e510_0 .net "result", 7 0, L_0000012f5c99cad0;  alias, 1 drivers
S_0000012f5c914d20 .scope module, "fa8" "fulladder8" 7 6, 5 1 0, S_0000012f5c9151d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 8 "a";
    .port_info 3 /INPUT 8 "b";
    .port_info 4 /INPUT 1 "carryin";
v0000012f5c918a90_0 .net "a", 7 0, v0000012f5c91f5f0_0;  alias, 1 drivers
v0000012f5c918450_0 .net "b", 7 0, L_0000012f5c93f6b0;  alias, 1 drivers
v0000012f5c919490_0 .net "c1", 0 0, L_0000012f5c998920;  1 drivers
L_0000012f5c943df0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000012f5c918ef0_0 .net "carryin", 0 0, L_0000012f5c943df0;  1 drivers
v0000012f5c918770_0 .net "cout", 0 0, L_0000012f5c9994f0;  alias, 1 drivers
v0000012f5c9184f0_0 .net "sum", 7 0, L_0000012f5c99cad0;  alias, 1 drivers
L_0000012f5c99e290 .part v0000012f5c91f5f0_0, 0, 4;
L_0000012f5c99cdf0 .part L_0000012f5c93f6b0, 0, 4;
L_0000012f5c99cad0 .concat8 [ 4 4 0 0], L_0000012f5c99d110, L_0000012f5c99ea10;
L_0000012f5c99ce90 .part v0000012f5c91f5f0_0, 4, 4;
L_0000012f5c99c5d0 .part L_0000012f5c93f6b0, 4, 4;
S_0000012f5c914eb0 .scope module, "fa4" "fulladder4" 5 15, 5 21 0, S_0000012f5c914d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 4 "a";
    .port_info 3 /INPUT 4 "b";
    .port_info 4 /INPUT 1 "carryin";
v0000012f5c9163d0_0 .net "a", 3 0, L_0000012f5c99e290;  1 drivers
v0000012f5c918270_0 .net "b", 3 0, L_0000012f5c99cdf0;  1 drivers
v0000012f5c916150_0 .net "c1", 0 0, L_0000012f5c997e30;  1 drivers
v0000012f5c915f70_0 .net "c2", 0 0, L_0000012f5c999100;  1 drivers
v0000012f5c915cf0_0 .net "c3", 0 0, L_0000012f5c998d80;  1 drivers
v0000012f5c916d30_0 .net "carryin", 0 0, L_0000012f5c943df0;  alias, 1 drivers
v0000012f5c916790_0 .net "cout", 0 0, L_0000012f5c998920;  alias, 1 drivers
v0000012f5c916010_0 .net "sum", 3 0, L_0000012f5c99d110;  1 drivers
L_0000012f5c99e6f0 .part L_0000012f5c99e290, 0, 1;
L_0000012f5c99da70 .part L_0000012f5c99cdf0, 0, 1;
L_0000012f5c99d390 .part L_0000012f5c99e290, 1, 1;
L_0000012f5c99eb50 .part L_0000012f5c99cdf0, 1, 1;
L_0000012f5c99ebf0 .part L_0000012f5c99e290, 2, 1;
L_0000012f5c99c710 .part L_0000012f5c99cdf0, 2, 1;
L_0000012f5c99d110 .concat8 [ 1 1 1 1], L_0000012f5c998300, L_0000012f5c9983e0, L_0000012f5c9986f0, L_0000012f5c998df0;
L_0000012f5c99d9d0 .part L_0000012f5c99e290, 3, 1;
L_0000012f5c99e970 .part L_0000012f5c99cdf0, 3, 1;
S_0000012f5c9159a0 .scope module, "fa0" "fulladder" 5 31, 5 38 0, S_0000012f5c914eb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_0000012f5c9991e0 .functor XOR 1, L_0000012f5c99e6f0, L_0000012f5c99da70, C4<0>, C4<0>;
L_0000012f5c997dc0 .functor AND 1, L_0000012f5c99e6f0, L_0000012f5c99da70, C4<1>, C4<1>;
L_0000012f5c998300 .functor XOR 1, L_0000012f5c9991e0, L_0000012f5c943df0, C4<0>, C4<0>;
L_0000012f5c998ca0 .functor AND 1, L_0000012f5c9991e0, L_0000012f5c943df0, C4<1>, C4<1>;
L_0000012f5c997e30 .functor XOR 1, L_0000012f5c998ca0, L_0000012f5c997dc0, C4<0>, C4<0>;
v0000012f5c912cb0_0 .net "a", 0 0, L_0000012f5c99e6f0;  1 drivers
v0000012f5c912d50_0 .net "a1", 0 0, L_0000012f5c9991e0;  1 drivers
v0000012f5c9165b0_0 .net "a2", 0 0, L_0000012f5c998ca0;  1 drivers
v0000012f5c917910_0 .net "b", 0 0, L_0000012f5c99da70;  1 drivers
v0000012f5c9179b0_0 .net "c1", 0 0, L_0000012f5c997dc0;  1 drivers
v0000012f5c918310_0 .net "carryin", 0 0, L_0000012f5c943df0;  alias, 1 drivers
v0000012f5c915bb0_0 .net "cout", 0 0, L_0000012f5c997e30;  alias, 1 drivers
v0000012f5c915e30_0 .net "sum", 0 0, L_0000012f5c998300;  1 drivers
S_0000012f5c914b90 .scope module, "fa1" "fulladder" 5 32, 5 38 0, S_0000012f5c914eb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_0000012f5c998370 .functor XOR 1, L_0000012f5c99d390, L_0000012f5c99eb50, C4<0>, C4<0>;
L_0000012f5c997f10 .functor AND 1, L_0000012f5c99d390, L_0000012f5c99eb50, C4<1>, C4<1>;
L_0000012f5c9983e0 .functor XOR 1, L_0000012f5c998370, L_0000012f5c997e30, C4<0>, C4<0>;
L_0000012f5c9984c0 .functor AND 1, L_0000012f5c998370, L_0000012f5c997e30, C4<1>, C4<1>;
L_0000012f5c999100 .functor XOR 1, L_0000012f5c9984c0, L_0000012f5c997f10, C4<0>, C4<0>;
v0000012f5c916bf0_0 .net "a", 0 0, L_0000012f5c99d390;  1 drivers
v0000012f5c917730_0 .net "a1", 0 0, L_0000012f5c998370;  1 drivers
v0000012f5c915c50_0 .net "a2", 0 0, L_0000012f5c9984c0;  1 drivers
v0000012f5c915ed0_0 .net "b", 0 0, L_0000012f5c99eb50;  1 drivers
v0000012f5c917eb0_0 .net "c1", 0 0, L_0000012f5c997f10;  1 drivers
v0000012f5c9172d0_0 .net "carryin", 0 0, L_0000012f5c997e30;  alias, 1 drivers
v0000012f5c9175f0_0 .net "cout", 0 0, L_0000012f5c999100;  alias, 1 drivers
v0000012f5c918130_0 .net "sum", 0 0, L_0000012f5c9983e0;  1 drivers
S_0000012f5c91ae70 .scope module, "fa2" "fulladder" 5 33, 5 38 0, S_0000012f5c914eb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_0000012f5c998530 .functor XOR 1, L_0000012f5c99ebf0, L_0000012f5c99c710, C4<0>, C4<0>;
L_0000012f5c998610 .functor AND 1, L_0000012f5c99ebf0, L_0000012f5c99c710, C4<1>, C4<1>;
L_0000012f5c9986f0 .functor XOR 1, L_0000012f5c998530, L_0000012f5c999100, C4<0>, C4<0>;
L_0000012f5c998760 .functor AND 1, L_0000012f5c998530, L_0000012f5c999100, C4<1>, C4<1>;
L_0000012f5c998d80 .functor XOR 1, L_0000012f5c998760, L_0000012f5c998610, C4<0>, C4<0>;
v0000012f5c915d90_0 .net "a", 0 0, L_0000012f5c99ebf0;  1 drivers
v0000012f5c916c90_0 .net "a1", 0 0, L_0000012f5c998530;  1 drivers
v0000012f5c917cd0_0 .net "a2", 0 0, L_0000012f5c998760;  1 drivers
v0000012f5c917550_0 .net "b", 0 0, L_0000012f5c99c710;  1 drivers
v0000012f5c916650_0 .net "c1", 0 0, L_0000012f5c998610;  1 drivers
v0000012f5c9160b0_0 .net "carryin", 0 0, L_0000012f5c999100;  alias, 1 drivers
v0000012f5c9181d0_0 .net "cout", 0 0, L_0000012f5c998d80;  alias, 1 drivers
v0000012f5c917a50_0 .net "sum", 0 0, L_0000012f5c9986f0;  1 drivers
S_0000012f5c91ab50 .scope module, "fa3" "fulladder" 5 34, 5 38 0, S_0000012f5c914eb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_0000012f5c9987d0 .functor XOR 1, L_0000012f5c99d9d0, L_0000012f5c99e970, C4<0>, C4<0>;
L_0000012f5c998840 .functor AND 1, L_0000012f5c99d9d0, L_0000012f5c99e970, C4<1>, C4<1>;
L_0000012f5c998df0 .functor XOR 1, L_0000012f5c9987d0, L_0000012f5c998d80, C4<0>, C4<0>;
L_0000012f5c998990 .functor AND 1, L_0000012f5c9987d0, L_0000012f5c998d80, C4<1>, C4<1>;
L_0000012f5c998920 .functor XOR 1, L_0000012f5c998990, L_0000012f5c998840, C4<0>, C4<0>;
v0000012f5c916fb0_0 .net "a", 0 0, L_0000012f5c99d9d0;  1 drivers
v0000012f5c917c30_0 .net "a1", 0 0, L_0000012f5c9987d0;  1 drivers
v0000012f5c917af0_0 .net "a2", 0 0, L_0000012f5c998990;  1 drivers
v0000012f5c917ff0_0 .net "b", 0 0, L_0000012f5c99e970;  1 drivers
v0000012f5c917f50_0 .net "c1", 0 0, L_0000012f5c998840;  1 drivers
v0000012f5c9168d0_0 .net "carryin", 0 0, L_0000012f5c998d80;  alias, 1 drivers
v0000012f5c916470_0 .net "cout", 0 0, L_0000012f5c998920;  alias, 1 drivers
v0000012f5c9166f0_0 .net "sum", 0 0, L_0000012f5c998df0;  1 drivers
S_0000012f5c91a060 .scope module, "fa5" "fulladder4" 5 16, 5 21 0, S_0000012f5c914d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 4 "a";
    .port_info 3 /INPUT 4 "b";
    .port_info 4 /INPUT 1 "carryin";
v0000012f5c9195d0_0 .net "a", 3 0, L_0000012f5c99ce90;  1 drivers
v0000012f5c918590_0 .net "b", 3 0, L_0000012f5c99c5d0;  1 drivers
v0000012f5c918810_0 .net "c1", 0 0, L_0000012f5c999170;  1 drivers
v0000012f5c919350_0 .net "c2", 0 0, L_0000012f5c998bc0;  1 drivers
v0000012f5c919990_0 .net "c3", 0 0, L_0000012f5c999800;  1 drivers
v0000012f5c9193f0_0 .net "carryin", 0 0, L_0000012f5c998920;  alias, 1 drivers
v0000012f5c9197b0_0 .net "cout", 0 0, L_0000012f5c9994f0;  alias, 1 drivers
v0000012f5c919030_0 .net "sum", 3 0, L_0000012f5c99ea10;  1 drivers
L_0000012f5c99c7b0 .part L_0000012f5c99ce90, 0, 1;
L_0000012f5c99cf30 .part L_0000012f5c99c5d0, 0, 1;
L_0000012f5c99d750 .part L_0000012f5c99ce90, 1, 1;
L_0000012f5c99ca30 .part L_0000012f5c99c5d0, 1, 1;
L_0000012f5c99e830 .part L_0000012f5c99ce90, 2, 1;
L_0000012f5c99d2f0 .part L_0000012f5c99c5d0, 2, 1;
L_0000012f5c99ea10 .concat8 [ 1 1 1 1], L_0000012f5c998a00, L_0000012f5c998ae0, L_0000012f5c9996b0, L_0000012f5c999870;
L_0000012f5c99eab0 .part L_0000012f5c99ce90, 3, 1;
L_0000012f5c99dcf0 .part L_0000012f5c99c5d0, 3, 1;
S_0000012f5c91b960 .scope module, "fa0" "fulladder" 5 31, 5 38 0, S_0000012f5c91a060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_0000012f5c999020 .functor XOR 1, L_0000012f5c99c7b0, L_0000012f5c99cf30, C4<0>, C4<0>;
L_0000012f5c998e60 .functor AND 1, L_0000012f5c99c7b0, L_0000012f5c99cf30, C4<1>, C4<1>;
L_0000012f5c998a00 .functor XOR 1, L_0000012f5c999020, L_0000012f5c998920, C4<0>, C4<0>;
L_0000012f5c998a70 .functor AND 1, L_0000012f5c999020, L_0000012f5c998920, C4<1>, C4<1>;
L_0000012f5c999170 .functor XOR 1, L_0000012f5c998a70, L_0000012f5c998e60, C4<0>, C4<0>;
v0000012f5c918090_0 .net "a", 0 0, L_0000012f5c99c7b0;  1 drivers
v0000012f5c916510_0 .net "a1", 0 0, L_0000012f5c999020;  1 drivers
v0000012f5c9161f0_0 .net "a2", 0 0, L_0000012f5c998a70;  1 drivers
v0000012f5c916e70_0 .net "b", 0 0, L_0000012f5c99cf30;  1 drivers
v0000012f5c916dd0_0 .net "c1", 0 0, L_0000012f5c998e60;  1 drivers
v0000012f5c916ab0_0 .net "carryin", 0 0, L_0000012f5c998920;  alias, 1 drivers
v0000012f5c916a10_0 .net "cout", 0 0, L_0000012f5c999170;  alias, 1 drivers
v0000012f5c917050_0 .net "sum", 0 0, L_0000012f5c998a00;  1 drivers
S_0000012f5c91a830 .scope module, "fa1" "fulladder" 5 32, 5 38 0, S_0000012f5c91a060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_0000012f5c998ed0 .functor XOR 1, L_0000012f5c99d750, L_0000012f5c99ca30, C4<0>, C4<0>;
L_0000012f5c998f40 .functor AND 1, L_0000012f5c99d750, L_0000012f5c99ca30, C4<1>, C4<1>;
L_0000012f5c998ae0 .functor XOR 1, L_0000012f5c998ed0, L_0000012f5c999170, C4<0>, C4<0>;
L_0000012f5c998b50 .functor AND 1, L_0000012f5c998ed0, L_0000012f5c999170, C4<1>, C4<1>;
L_0000012f5c998bc0 .functor XOR 1, L_0000012f5c998b50, L_0000012f5c998f40, C4<0>, C4<0>;
v0000012f5c916830_0 .net "a", 0 0, L_0000012f5c99d750;  1 drivers
v0000012f5c917690_0 .net "a1", 0 0, L_0000012f5c998ed0;  1 drivers
v0000012f5c916290_0 .net "a2", 0 0, L_0000012f5c998b50;  1 drivers
v0000012f5c916330_0 .net "b", 0 0, L_0000012f5c99ca30;  1 drivers
v0000012f5c917410_0 .net "c1", 0 0, L_0000012f5c998f40;  1 drivers
v0000012f5c916970_0 .net "carryin", 0 0, L_0000012f5c999170;  alias, 1 drivers
v0000012f5c916b50_0 .net "cout", 0 0, L_0000012f5c998bc0;  alias, 1 drivers
v0000012f5c916f10_0 .net "sum", 0 0, L_0000012f5c998ae0;  1 drivers
S_0000012f5c91a1f0 .scope module, "fa2" "fulladder" 5 33, 5 38 0, S_0000012f5c91a060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_0000012f5c998fb0 .functor XOR 1, L_0000012f5c99e830, L_0000012f5c99d2f0, C4<0>, C4<0>;
L_0000012f5c999950 .functor AND 1, L_0000012f5c99e830, L_0000012f5c99d2f0, C4<1>, C4<1>;
L_0000012f5c9996b0 .functor XOR 1, L_0000012f5c998fb0, L_0000012f5c998bc0, C4<0>, C4<0>;
L_0000012f5c9995d0 .functor AND 1, L_0000012f5c998fb0, L_0000012f5c998bc0, C4<1>, C4<1>;
L_0000012f5c999800 .functor XOR 1, L_0000012f5c9995d0, L_0000012f5c999950, C4<0>, C4<0>;
v0000012f5c9170f0_0 .net "a", 0 0, L_0000012f5c99e830;  1 drivers
v0000012f5c917190_0 .net "a1", 0 0, L_0000012f5c998fb0;  1 drivers
v0000012f5c917230_0 .net "a2", 0 0, L_0000012f5c9995d0;  1 drivers
v0000012f5c917370_0 .net "b", 0 0, L_0000012f5c99d2f0;  1 drivers
v0000012f5c9174b0_0 .net "c1", 0 0, L_0000012f5c999950;  1 drivers
v0000012f5c9177d0_0 .net "carryin", 0 0, L_0000012f5c998bc0;  alias, 1 drivers
v0000012f5c917870_0 .net "cout", 0 0, L_0000012f5c999800;  alias, 1 drivers
v0000012f5c917b90_0 .net "sum", 0 0, L_0000012f5c9996b0;  1 drivers
S_0000012f5c91a380 .scope module, "fa3" "fulladder" 5 34, 5 38 0, S_0000012f5c91a060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_0000012f5c999640 .functor XOR 1, L_0000012f5c99eab0, L_0000012f5c99dcf0, C4<0>, C4<0>;
L_0000012f5c999790 .functor AND 1, L_0000012f5c99eab0, L_0000012f5c99dcf0, C4<1>, C4<1>;
L_0000012f5c999870 .functor XOR 1, L_0000012f5c999640, L_0000012f5c999800, C4<0>, C4<0>;
L_0000012f5c999480 .functor AND 1, L_0000012f5c999640, L_0000012f5c999800, C4<1>, C4<1>;
L_0000012f5c9994f0 .functor XOR 1, L_0000012f5c999480, L_0000012f5c999790, C4<0>, C4<0>;
v0000012f5c917d70_0 .net "a", 0 0, L_0000012f5c99eab0;  1 drivers
v0000012f5c917e10_0 .net "a1", 0 0, L_0000012f5c999640;  1 drivers
v0000012f5c919a30_0 .net "a2", 0 0, L_0000012f5c999480;  1 drivers
v0000012f5c9188b0_0 .net "b", 0 0, L_0000012f5c99dcf0;  1 drivers
v0000012f5c9189f0_0 .net "c1", 0 0, L_0000012f5c999790;  1 drivers
v0000012f5c9192b0_0 .net "carryin", 0 0, L_0000012f5c999800;  alias, 1 drivers
v0000012f5c9183b0_0 .net "cout", 0 0, L_0000012f5c9994f0;  alias, 1 drivers
v0000012f5c9186d0_0 .net "sum", 0 0, L_0000012f5c999870;  1 drivers
S_0000012f5c91ace0 .scope module, "tc" "two_comple" 7 5, 7 9 0, S_0000012f5c9151d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /OUTPUT 8 "comp";
L_0000012f5c98d8c0 .functor NOT 8, v0000012f5c93ac50_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000012f5c91ef10_0 .net "A", 7 0, v0000012f5c93ac50_0;  alias, 1 drivers
v0000012f5c91f910_0 .net "comp", 7 0, L_0000012f5c93f6b0;  alias, 1 drivers
v0000012f5c91f410_0 .net "cout", 0 0, L_0000012f5c998290;  1 drivers
v0000012f5c91e5b0_0 .net "q", 7 0, L_0000012f5c98d8c0;  1 drivers
S_0000012f5c91a510 .scope module, "fa8" "fulladder8" 7 14, 5 1 0, S_0000012f5c91ace0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 8 "a";
    .port_info 3 /INPUT 8 "b";
    .port_info 4 /INPUT 1 "carryin";
v0000012f5c91e150_0 .net "a", 7 0, L_0000012f5c98d8c0;  alias, 1 drivers
L_0000012f5c943d60 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0000012f5c91ea10_0 .net "b", 7 0, L_0000012f5c943d60;  1 drivers
v0000012f5c91ee70_0 .net "c1", 0 0, L_0000012f5c999250;  1 drivers
L_0000012f5c943da8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000012f5c91f9b0_0 .net "carryin", 0 0, L_0000012f5c943da8;  1 drivers
v0000012f5c91e470_0 .net "cout", 0 0, L_0000012f5c998290;  alias, 1 drivers
v0000012f5c91f870_0 .net "sum", 7 0, L_0000012f5c93f6b0;  alias, 1 drivers
L_0000012f5c93f070 .part L_0000012f5c98d8c0, 0, 4;
L_0000012f5c93f890 .part L_0000012f5c943d60, 0, 4;
L_0000012f5c93f6b0 .concat8 [ 4 4 0 0], L_0000012f5c93ed50, L_0000012f5c93fb10;
L_0000012f5c93f7f0 .part L_0000012f5c98d8c0, 4, 4;
L_0000012f5c99e8d0 .part L_0000012f5c943d60, 4, 4;
S_0000012f5c91b320 .scope module, "fa4" "fulladder4" 5 15, 5 21 0, S_0000012f5c91a510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 4 "a";
    .port_info 3 /INPUT 4 "b";
    .port_info 4 /INPUT 1 "carryin";
v0000012f5c91c8f0_0 .net "a", 3 0, L_0000012f5c93f070;  1 drivers
v0000012f5c91bf90_0 .net "b", 3 0, L_0000012f5c93f890;  1 drivers
v0000012f5c91dcf0_0 .net "c1", 0 0, L_0000012f5c98daf0;  1 drivers
v0000012f5c91cc10_0 .net "c2", 0 0, L_0000012f5c997ab0;  1 drivers
v0000012f5c91ccb0_0 .net "c3", 0 0, L_0000012f5c9993a0;  1 drivers
v0000012f5c91c170_0 .net "carryin", 0 0, L_0000012f5c943da8;  alias, 1 drivers
v0000012f5c91c2b0_0 .net "cout", 0 0, L_0000012f5c999250;  alias, 1 drivers
v0000012f5c91dbb0_0 .net "sum", 3 0, L_0000012f5c93ed50;  1 drivers
L_0000012f5c93e850 .part L_0000012f5c93f070, 0, 1;
L_0000012f5c93e8f0 .part L_0000012f5c93f890, 0, 1;
L_0000012f5c93e990 .part L_0000012f5c93f070, 1, 1;
L_0000012f5c93ead0 .part L_0000012f5c93f890, 1, 1;
L_0000012f5c93eb70 .part L_0000012f5c93f070, 2, 1;
L_0000012f5c93ecb0 .part L_0000012f5c93f890, 2, 1;
L_0000012f5c93ed50 .concat8 [ 1 1 1 1], L_0000012f5c98d9a0, L_0000012f5c997960, L_0000012f5c997b20, L_0000012f5c997880;
L_0000012f5c93efd0 .part L_0000012f5c93f070, 3, 1;
L_0000012f5c93edf0 .part L_0000012f5c93f890, 3, 1;
S_0000012f5c91b640 .scope module, "fa0" "fulladder" 5 31, 5 38 0, S_0000012f5c91b320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_0000012f5c98d930 .functor XOR 1, L_0000012f5c93e850, L_0000012f5c93e8f0, C4<0>, C4<0>;
L_0000012f5c98db60 .functor AND 1, L_0000012f5c93e850, L_0000012f5c93e8f0, C4<1>, C4<1>;
L_0000012f5c98d9a0 .functor XOR 1, L_0000012f5c98d930, L_0000012f5c943da8, C4<0>, C4<0>;
L_0000012f5c98da10 .functor AND 1, L_0000012f5c98d930, L_0000012f5c943da8, C4<1>, C4<1>;
L_0000012f5c98daf0 .functor XOR 1, L_0000012f5c98da10, L_0000012f5c98db60, C4<0>, C4<0>;
v0000012f5c918b30_0 .net "a", 0 0, L_0000012f5c93e850;  1 drivers
v0000012f5c918950_0 .net "a1", 0 0, L_0000012f5c98d930;  1 drivers
v0000012f5c918db0_0 .net "a2", 0 0, L_0000012f5c98da10;  1 drivers
v0000012f5c9190d0_0 .net "b", 0 0, L_0000012f5c93e8f0;  1 drivers
v0000012f5c918bd0_0 .net "c1", 0 0, L_0000012f5c98db60;  1 drivers
v0000012f5c918630_0 .net "carryin", 0 0, L_0000012f5c943da8;  alias, 1 drivers
v0000012f5c918c70_0 .net "cout", 0 0, L_0000012f5c98daf0;  alias, 1 drivers
v0000012f5c919170_0 .net "sum", 0 0, L_0000012f5c98d9a0;  1 drivers
S_0000012f5c91a9c0 .scope module, "fa1" "fulladder" 5 32, 5 38 0, S_0000012f5c91b320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_0000012f5c98da80 .functor XOR 1, L_0000012f5c93e990, L_0000012f5c93ead0, C4<0>, C4<0>;
L_0000012f5c98d850 .functor AND 1, L_0000012f5c93e990, L_0000012f5c93ead0, C4<1>, C4<1>;
L_0000012f5c997960 .functor XOR 1, L_0000012f5c98da80, L_0000012f5c98daf0, C4<0>, C4<0>;
L_0000012f5c997b90 .functor AND 1, L_0000012f5c98da80, L_0000012f5c98daf0, C4<1>, C4<1>;
L_0000012f5c997ab0 .functor XOR 1, L_0000012f5c997b90, L_0000012f5c98d850, C4<0>, C4<0>;
v0000012f5c919210_0 .net "a", 0 0, L_0000012f5c93e990;  1 drivers
v0000012f5c918d10_0 .net "a1", 0 0, L_0000012f5c98da80;  1 drivers
v0000012f5c919530_0 .net "a2", 0 0, L_0000012f5c997b90;  1 drivers
v0000012f5c918e50_0 .net "b", 0 0, L_0000012f5c93ead0;  1 drivers
v0000012f5c919670_0 .net "c1", 0 0, L_0000012f5c98d850;  1 drivers
v0000012f5c919710_0 .net "carryin", 0 0, L_0000012f5c98daf0;  alias, 1 drivers
v0000012f5c918f90_0 .net "cout", 0 0, L_0000012f5c997ab0;  alias, 1 drivers
v0000012f5c919850_0 .net "sum", 0 0, L_0000012f5c997960;  1 drivers
S_0000012f5c91a6a0 .scope module, "fa2" "fulladder" 5 33, 5 38 0, S_0000012f5c91b320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_0000012f5c998220 .functor XOR 1, L_0000012f5c93eb70, L_0000012f5c93ecb0, C4<0>, C4<0>;
L_0000012f5c998450 .functor AND 1, L_0000012f5c93eb70, L_0000012f5c93ecb0, C4<1>, C4<1>;
L_0000012f5c997b20 .functor XOR 1, L_0000012f5c998220, L_0000012f5c997ab0, C4<0>, C4<0>;
L_0000012f5c999410 .functor AND 1, L_0000012f5c998220, L_0000012f5c997ab0, C4<1>, C4<1>;
L_0000012f5c9993a0 .functor XOR 1, L_0000012f5c999410, L_0000012f5c998450, C4<0>, C4<0>;
v0000012f5c9198f0_0 .net "a", 0 0, L_0000012f5c93eb70;  1 drivers
v0000012f5c91d890_0 .net "a1", 0 0, L_0000012f5c998220;  1 drivers
v0000012f5c91d570_0 .net "a2", 0 0, L_0000012f5c999410;  1 drivers
v0000012f5c91bc70_0 .net "b", 0 0, L_0000012f5c93ecb0;  1 drivers
v0000012f5c91bbd0_0 .net "c1", 0 0, L_0000012f5c998450;  1 drivers
v0000012f5c91db10_0 .net "carryin", 0 0, L_0000012f5c997ab0;  alias, 1 drivers
v0000012f5c91d9d0_0 .net "cout", 0 0, L_0000012f5c9993a0;  alias, 1 drivers
v0000012f5c91d4d0_0 .net "sum", 0 0, L_0000012f5c997b20;  1 drivers
S_0000012f5c91b000 .scope module, "fa3" "fulladder" 5 34, 5 38 0, S_0000012f5c91b320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_0000012f5c997ea0 .functor XOR 1, L_0000012f5c93efd0, L_0000012f5c93edf0, C4<0>, C4<0>;
L_0000012f5c998060 .functor AND 1, L_0000012f5c93efd0, L_0000012f5c93edf0, C4<1>, C4<1>;
L_0000012f5c997880 .functor XOR 1, L_0000012f5c997ea0, L_0000012f5c9993a0, C4<0>, C4<0>;
L_0000012f5c9978f0 .functor AND 1, L_0000012f5c997ea0, L_0000012f5c9993a0, C4<1>, C4<1>;
L_0000012f5c999250 .functor XOR 1, L_0000012f5c9978f0, L_0000012f5c998060, C4<0>, C4<0>;
v0000012f5c91c670_0 .net "a", 0 0, L_0000012f5c93efd0;  1 drivers
v0000012f5c91c210_0 .net "a1", 0 0, L_0000012f5c997ea0;  1 drivers
v0000012f5c91c530_0 .net "a2", 0 0, L_0000012f5c9978f0;  1 drivers
v0000012f5c91bd10_0 .net "b", 0 0, L_0000012f5c93edf0;  1 drivers
v0000012f5c91c030_0 .net "c1", 0 0, L_0000012f5c998060;  1 drivers
v0000012f5c91bef0_0 .net "carryin", 0 0, L_0000012f5c9993a0;  alias, 1 drivers
v0000012f5c91cb70_0 .net "cout", 0 0, L_0000012f5c999250;  alias, 1 drivers
v0000012f5c91da70_0 .net "sum", 0 0, L_0000012f5c997880;  1 drivers
S_0000012f5c919bb0 .scope module, "fa5" "fulladder4" 5 16, 5 21 0, S_0000012f5c91a510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 4 "a";
    .port_info 3 /INPUT 4 "b";
    .port_info 4 /INPUT 1 "carryin";
v0000012f5c91d070_0 .net "a", 3 0, L_0000012f5c93f7f0;  1 drivers
v0000012f5c91d1b0_0 .net "b", 3 0, L_0000012f5c99e8d0;  1 drivers
v0000012f5c91d250_0 .net "c1", 0 0, L_0000012f5c997c00;  1 drivers
v0000012f5c91d390_0 .net "c2", 0 0, L_0000012f5c9988b0;  1 drivers
v0000012f5c91d6b0_0 .net "c3", 0 0, L_0000012f5c998680;  1 drivers
v0000012f5c91d7f0_0 .net "carryin", 0 0, L_0000012f5c999250;  alias, 1 drivers
v0000012f5c91d930_0 .net "cout", 0 0, L_0000012f5c998290;  alias, 1 drivers
v0000012f5c91e0b0_0 .net "sum", 3 0, L_0000012f5c93fb10;  1 drivers
L_0000012f5c93f610 .part L_0000012f5c93f7f0, 0, 1;
L_0000012f5c93f9d0 .part L_0000012f5c99e8d0, 0, 1;
L_0000012f5c93f430 .part L_0000012f5c93f7f0, 1, 1;
L_0000012f5c93fa70 .part L_0000012f5c99e8d0, 1, 1;
L_0000012f5c93f930 .part L_0000012f5c93f7f0, 2, 1;
L_0000012f5c93f750 .part L_0000012f5c99e8d0, 2, 1;
L_0000012f5c93fb10 .concat8 [ 1 1 1 1], L_0000012f5c999090, L_0000012f5c9981b0, L_0000012f5c9980d0, L_0000012f5c998d10;
L_0000012f5c93f4d0 .part L_0000012f5c93f7f0, 3, 1;
L_0000012f5c93f570 .part L_0000012f5c99e8d0, 3, 1;
S_0000012f5c91b190 .scope module, "fa0" "fulladder" 5 31, 5 38 0, S_0000012f5c919bb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_0000012f5c998c30 .functor XOR 1, L_0000012f5c93f610, L_0000012f5c93f9d0, C4<0>, C4<0>;
L_0000012f5c998140 .functor AND 1, L_0000012f5c93f610, L_0000012f5c93f9d0, C4<1>, C4<1>;
L_0000012f5c999090 .functor XOR 1, L_0000012f5c998c30, L_0000012f5c999250, C4<0>, C4<0>;
L_0000012f5c9992c0 .functor AND 1, L_0000012f5c998c30, L_0000012f5c999250, C4<1>, C4<1>;
L_0000012f5c997c00 .functor XOR 1, L_0000012f5c9992c0, L_0000012f5c998140, C4<0>, C4<0>;
v0000012f5c91bdb0_0 .net "a", 0 0, L_0000012f5c93f610;  1 drivers
v0000012f5c91e1f0_0 .net "a1", 0 0, L_0000012f5c998c30;  1 drivers
v0000012f5c91e290_0 .net "a2", 0 0, L_0000012f5c9992c0;  1 drivers
v0000012f5c91d750_0 .net "b", 0 0, L_0000012f5c93f9d0;  1 drivers
v0000012f5c91c0d0_0 .net "c1", 0 0, L_0000012f5c998140;  1 drivers
v0000012f5c91be50_0 .net "carryin", 0 0, L_0000012f5c999250;  alias, 1 drivers
v0000012f5c91c350_0 .net "cout", 0 0, L_0000012f5c997c00;  alias, 1 drivers
v0000012f5c91e330_0 .net "sum", 0 0, L_0000012f5c999090;  1 drivers
S_0000012f5c91b4b0 .scope module, "fa1" "fulladder" 5 32, 5 38 0, S_0000012f5c919bb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_0000012f5c9979d0 .functor XOR 1, L_0000012f5c93f430, L_0000012f5c93fa70, C4<0>, C4<0>;
L_0000012f5c999330 .functor AND 1, L_0000012f5c93f430, L_0000012f5c93fa70, C4<1>, C4<1>;
L_0000012f5c9981b0 .functor XOR 1, L_0000012f5c9979d0, L_0000012f5c997c00, C4<0>, C4<0>;
L_0000012f5c997c70 .functor AND 1, L_0000012f5c9979d0, L_0000012f5c997c00, C4<1>, C4<1>;
L_0000012f5c9988b0 .functor XOR 1, L_0000012f5c997c70, L_0000012f5c999330, C4<0>, C4<0>;
v0000012f5c91c5d0_0 .net "a", 0 0, L_0000012f5c93f430;  1 drivers
v0000012f5c91df70_0 .net "a1", 0 0, L_0000012f5c9979d0;  1 drivers
v0000012f5c91c3f0_0 .net "a2", 0 0, L_0000012f5c997c70;  1 drivers
v0000012f5c91dc50_0 .net "b", 0 0, L_0000012f5c93fa70;  1 drivers
v0000012f5c91c850_0 .net "c1", 0 0, L_0000012f5c999330;  1 drivers
v0000012f5c91cd50_0 .net "carryin", 0 0, L_0000012f5c997c00;  alias, 1 drivers
v0000012f5c91c710_0 .net "cout", 0 0, L_0000012f5c9988b0;  alias, 1 drivers
v0000012f5c91d2f0_0 .net "sum", 0 0, L_0000012f5c9981b0;  1 drivers
S_0000012f5c91b7d0 .scope module, "fa2" "fulladder" 5 33, 5 38 0, S_0000012f5c919bb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_0000012f5c997a40 .functor XOR 1, L_0000012f5c93f930, L_0000012f5c93f750, C4<0>, C4<0>;
L_0000012f5c997f80 .functor AND 1, L_0000012f5c93f930, L_0000012f5c93f750, C4<1>, C4<1>;
L_0000012f5c9980d0 .functor XOR 1, L_0000012f5c997a40, L_0000012f5c9988b0, C4<0>, C4<0>;
L_0000012f5c9985a0 .functor AND 1, L_0000012f5c997a40, L_0000012f5c9988b0, C4<1>, C4<1>;
L_0000012f5c998680 .functor XOR 1, L_0000012f5c9985a0, L_0000012f5c997f80, C4<0>, C4<0>;
v0000012f5c91d430_0 .net "a", 0 0, L_0000012f5c93f930;  1 drivers
v0000012f5c91c7b0_0 .net "a1", 0 0, L_0000012f5c997a40;  1 drivers
v0000012f5c91c990_0 .net "a2", 0 0, L_0000012f5c9985a0;  1 drivers
v0000012f5c91ca30_0 .net "b", 0 0, L_0000012f5c93f750;  1 drivers
v0000012f5c91dd90_0 .net "c1", 0 0, L_0000012f5c997f80;  1 drivers
v0000012f5c91d610_0 .net "carryin", 0 0, L_0000012f5c9988b0;  alias, 1 drivers
v0000012f5c91cad0_0 .net "cout", 0 0, L_0000012f5c998680;  alias, 1 drivers
v0000012f5c91d110_0 .net "sum", 0 0, L_0000012f5c9980d0;  1 drivers
S_0000012f5c919d40 .scope module, "fa3" "fulladder" 5 34, 5 38 0, S_0000012f5c919bb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_0000012f5c997ff0 .functor XOR 1, L_0000012f5c93f4d0, L_0000012f5c93f570, C4<0>, C4<0>;
L_0000012f5c997ce0 .functor AND 1, L_0000012f5c93f4d0, L_0000012f5c93f570, C4<1>, C4<1>;
L_0000012f5c998d10 .functor XOR 1, L_0000012f5c997ff0, L_0000012f5c998680, C4<0>, C4<0>;
L_0000012f5c997d50 .functor AND 1, L_0000012f5c997ff0, L_0000012f5c998680, C4<1>, C4<1>;
L_0000012f5c998290 .functor XOR 1, L_0000012f5c997d50, L_0000012f5c997ce0, C4<0>, C4<0>;
v0000012f5c91c490_0 .net "a", 0 0, L_0000012f5c93f4d0;  1 drivers
v0000012f5c91cdf0_0 .net "a1", 0 0, L_0000012f5c997ff0;  1 drivers
v0000012f5c91ce90_0 .net "a2", 0 0, L_0000012f5c997d50;  1 drivers
v0000012f5c91cf30_0 .net "b", 0 0, L_0000012f5c93f570;  1 drivers
v0000012f5c91de30_0 .net "c1", 0 0, L_0000012f5c997ce0;  1 drivers
v0000012f5c91e010_0 .net "carryin", 0 0, L_0000012f5c998680;  alias, 1 drivers
v0000012f5c91ded0_0 .net "cout", 0 0, L_0000012f5c998290;  alias, 1 drivers
v0000012f5c91cfd0_0 .net "sum", 0 0, L_0000012f5c998d10;  1 drivers
S_0000012f5c919ed0 .scope module, "fadd" "fulladder8" 3 15, 5 1 0, S_0000012f5c4783b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 8 "a";
    .port_info 3 /INPUT 8 "b";
    .port_info 4 /INPUT 1 "carryin";
v0000012f5c932170_0 .net "a", 7 0, v0000012f5c93c870_0;  alias, 1 drivers
v0000012f5c9322b0_0 .net "b", 7 0, v0000012f5c93ac50_0;  alias, 1 drivers
v0000012f5c932030_0 .net "c1", 0 0, L_0000012f5c87e850;  1 drivers
v0000012f5c932710_0 .net "carryin", 0 0, v0000012f5c93b5b0_0;  alias, 1 drivers
v0000012f5c930af0_0 .net "cout", 0 0, L_0000012f5c87ec40;  alias, 1 drivers
v0000012f5c931e50_0 .net "sum", 7 0, L_0000012f5c93a570;  alias, 1 drivers
L_0000012f5c93caf0 .part v0000012f5c93c870_0, 0, 4;
L_0000012f5c93b330 .part v0000012f5c93ac50_0, 0, 4;
L_0000012f5c93a570 .concat8 [ 4 4 0 0], L_0000012f5c93abb0, L_0000012f5c93c230;
L_0000012f5c93b650 .part v0000012f5c93c870_0, 4, 4;
L_0000012f5c93b790 .part v0000012f5c93ac50_0, 4, 4;
S_0000012f5c92d1d0 .scope module, "fa4" "fulladder4" 5 15, 5 21 0, S_0000012f5c919ed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 4 "a";
    .port_info 3 /INPUT 4 "b";
    .port_info 4 /INPUT 1 "carryin";
v0000012f5c92ee30_0 .net "a", 3 0, L_0000012f5c93caf0;  1 drivers
v0000012f5c930370_0 .net "b", 3 0, L_0000012f5c93b330;  1 drivers
v0000012f5c92fe70_0 .net "c1", 0 0, L_0000012f5c87eee0;  1 drivers
v0000012f5c92e430_0 .net "c2", 0 0, L_0000012f5c87f6c0;  1 drivers
v0000012f5c92eb10_0 .net "c3", 0 0, L_0000012f5c87e620;  1 drivers
v0000012f5c9302d0_0 .net "carryin", 0 0, v0000012f5c93b5b0_0;  alias, 1 drivers
v0000012f5c92e4d0_0 .net "cout", 0 0, L_0000012f5c87e850;  alias, 1 drivers
v0000012f5c92f5b0_0 .net "sum", 3 0, L_0000012f5c93abb0;  1 drivers
L_0000012f5c93c550 .part L_0000012f5c93caf0, 0, 1;
L_0000012f5c93bdd0 .part L_0000012f5c93b330, 0, 1;
L_0000012f5c93b8d0 .part L_0000012f5c93caf0, 1, 1;
L_0000012f5c93ba10 .part L_0000012f5c93b330, 1, 1;
L_0000012f5c93b470 .part L_0000012f5c93caf0, 2, 1;
L_0000012f5c93af70 .part L_0000012f5c93b330, 2, 1;
L_0000012f5c93abb0 .concat8 [ 1 1 1 1], L_0000012f5c87f110, L_0000012f5c87e700, L_0000012f5c87fce0, L_0000012f5c87e7e0;
L_0000012f5c93acf0 .part L_0000012f5c93caf0, 3, 1;
L_0000012f5c93b010 .part L_0000012f5c93b330, 3, 1;
S_0000012f5c92cb90 .scope module, "fa0" "fulladder" 5 31, 5 38 0, S_0000012f5c92d1d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_0000012f5c87e5b0 .functor XOR 1, L_0000012f5c93c550, L_0000012f5c93bdd0, C4<0>, C4<0>;
L_0000012f5c87fc70 .functor AND 1, L_0000012f5c93c550, L_0000012f5c93bdd0, C4<1>, C4<1>;
L_0000012f5c87f110 .functor XOR 1, L_0000012f5c87e5b0, v0000012f5c93b5b0_0, C4<0>, C4<0>;
L_0000012f5c87f960 .functor AND 1, L_0000012f5c87e5b0, v0000012f5c93b5b0_0, C4<1>, C4<1>;
L_0000012f5c87eee0 .functor XOR 1, L_0000012f5c87f960, L_0000012f5c87fc70, C4<0>, C4<0>;
v0000012f5c91f370_0 .net "a", 0 0, L_0000012f5c93c550;  1 drivers
v0000012f5c91f690_0 .net "a1", 0 0, L_0000012f5c87e5b0;  1 drivers
v0000012f5c91f730_0 .net "a2", 0 0, L_0000012f5c87f960;  1 drivers
v0000012f5c91f7d0_0 .net "b", 0 0, L_0000012f5c93bdd0;  1 drivers
v0000012f5c92e9d0_0 .net "c1", 0 0, L_0000012f5c87fc70;  1 drivers
v0000012f5c92e610_0 .net "carryin", 0 0, v0000012f5c93b5b0_0;  alias, 1 drivers
v0000012f5c92eed0_0 .net "cout", 0 0, L_0000012f5c87eee0;  alias, 1 drivers
v0000012f5c92e070_0 .net "sum", 0 0, L_0000012f5c87f110;  1 drivers
S_0000012f5c92c550 .scope module, "fa1" "fulladder" 5 32, 5 38 0, S_0000012f5c92d1d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_0000012f5c87ef50 .functor XOR 1, L_0000012f5c93b8d0, L_0000012f5c93ba10, C4<0>, C4<0>;
L_0000012f5c87f730 .functor AND 1, L_0000012f5c93b8d0, L_0000012f5c93ba10, C4<1>, C4<1>;
L_0000012f5c87e700 .functor XOR 1, L_0000012f5c87ef50, L_0000012f5c87eee0, C4<0>, C4<0>;
L_0000012f5c87f030 .functor AND 1, L_0000012f5c87ef50, L_0000012f5c87eee0, C4<1>, C4<1>;
L_0000012f5c87f6c0 .functor XOR 1, L_0000012f5c87f030, L_0000012f5c87f730, C4<0>, C4<0>;
v0000012f5c92dfd0_0 .net "a", 0 0, L_0000012f5c93b8d0;  1 drivers
v0000012f5c92e930_0 .net "a1", 0 0, L_0000012f5c87ef50;  1 drivers
v0000012f5c92de90_0 .net "a2", 0 0, L_0000012f5c87f030;  1 drivers
v0000012f5c92e390_0 .net "b", 0 0, L_0000012f5c93ba10;  1 drivers
v0000012f5c92ef70_0 .net "c1", 0 0, L_0000012f5c87f730;  1 drivers
v0000012f5c930230_0 .net "carryin", 0 0, L_0000012f5c87eee0;  alias, 1 drivers
v0000012f5c92dd50_0 .net "cout", 0 0, L_0000012f5c87f6c0;  alias, 1 drivers
v0000012f5c92ffb0_0 .net "sum", 0 0, L_0000012f5c87e700;  1 drivers
S_0000012f5c92d360 .scope module, "fa2" "fulladder" 5 33, 5 38 0, S_0000012f5c92d1d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_0000012f5c87e4d0 .functor XOR 1, L_0000012f5c93b470, L_0000012f5c93af70, C4<0>, C4<0>;
L_0000012f5c87fc00 .functor AND 1, L_0000012f5c93b470, L_0000012f5c93af70, C4<1>, C4<1>;
L_0000012f5c87fce0 .functor XOR 1, L_0000012f5c87e4d0, L_0000012f5c87f6c0, C4<0>, C4<0>;
L_0000012f5c87e540 .functor AND 1, L_0000012f5c87e4d0, L_0000012f5c87f6c0, C4<1>, C4<1>;
L_0000012f5c87e620 .functor XOR 1, L_0000012f5c87e540, L_0000012f5c87fc00, C4<0>, C4<0>;
v0000012f5c930190_0 .net "a", 0 0, L_0000012f5c93b470;  1 drivers
v0000012f5c92ed90_0 .net "a1", 0 0, L_0000012f5c87e4d0;  1 drivers
v0000012f5c92e110_0 .net "a2", 0 0, L_0000012f5c87e540;  1 drivers
v0000012f5c92ddf0_0 .net "b", 0 0, L_0000012f5c93af70;  1 drivers
v0000012f5c92dcb0_0 .net "c1", 0 0, L_0000012f5c87fc00;  1 drivers
v0000012f5c92ecf0_0 .net "carryin", 0 0, L_0000012f5c87f6c0;  alias, 1 drivers
v0000012f5c92fb50_0 .net "cout", 0 0, L_0000012f5c87e620;  alias, 1 drivers
v0000012f5c92fa10_0 .net "sum", 0 0, L_0000012f5c87fce0;  1 drivers
S_0000012f5c92c6e0 .scope module, "fa3" "fulladder" 5 34, 5 38 0, S_0000012f5c92d1d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_0000012f5c87e690 .functor XOR 1, L_0000012f5c93acf0, L_0000012f5c93b010, C4<0>, C4<0>;
L_0000012f5c87e770 .functor AND 1, L_0000012f5c93acf0, L_0000012f5c93b010, C4<1>, C4<1>;
L_0000012f5c87e7e0 .functor XOR 1, L_0000012f5c87e690, L_0000012f5c87e620, C4<0>, C4<0>;
L_0000012f5c87fb20 .functor AND 1, L_0000012f5c87e690, L_0000012f5c87e620, C4<1>, C4<1>;
L_0000012f5c87e850 .functor XOR 1, L_0000012f5c87fb20, L_0000012f5c87e770, C4<0>, C4<0>;
v0000012f5c92f470_0 .net "a", 0 0, L_0000012f5c93acf0;  1 drivers
v0000012f5c92e250_0 .net "a1", 0 0, L_0000012f5c87e690;  1 drivers
v0000012f5c92e570_0 .net "a2", 0 0, L_0000012f5c87fb20;  1 drivers
v0000012f5c92f8d0_0 .net "b", 0 0, L_0000012f5c93b010;  1 drivers
v0000012f5c92df30_0 .net "c1", 0 0, L_0000012f5c87e770;  1 drivers
v0000012f5c92e1b0_0 .net "carryin", 0 0, L_0000012f5c87e620;  alias, 1 drivers
v0000012f5c92e2f0_0 .net "cout", 0 0, L_0000012f5c87e850;  alias, 1 drivers
v0000012f5c9300f0_0 .net "sum", 0 0, L_0000012f5c87e7e0;  1 drivers
S_0000012f5c92d9a0 .scope module, "fa5" "fulladder4" 5 16, 5 21 0, S_0000012f5c919ed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 4 "a";
    .port_info 3 /INPUT 4 "b";
    .port_info 4 /INPUT 1 "carryin";
v0000012f5c931270_0 .net "a", 3 0, L_0000012f5c93b650;  1 drivers
v0000012f5c931950_0 .net "b", 3 0, L_0000012f5c93b790;  1 drivers
v0000012f5c930730_0 .net "c1", 0 0, L_0000012f5c87e8c0;  1 drivers
v0000012f5c932350_0 .net "c2", 0 0, L_0000012f5c87fdc0;  1 drivers
v0000012f5c932990_0 .net "c3", 0 0, L_0000012f5c87f880;  1 drivers
v0000012f5c930870_0 .net "carryin", 0 0, L_0000012f5c87e850;  alias, 1 drivers
v0000012f5c930f50_0 .net "cout", 0 0, L_0000012f5c87ec40;  alias, 1 drivers
v0000012f5c9311d0_0 .net "sum", 3 0, L_0000012f5c93c230;  1 drivers
L_0000012f5c93b290 .part L_0000012f5c93b650, 0, 1;
L_0000012f5c93b0b0 .part L_0000012f5c93b790, 0, 1;
L_0000012f5c93bfb0 .part L_0000012f5c93b650, 1, 1;
L_0000012f5c93c050 .part L_0000012f5c93b790, 1, 1;
L_0000012f5c93b150 .part L_0000012f5c93b650, 2, 1;
L_0000012f5c93b970 .part L_0000012f5c93b790, 2, 1;
L_0000012f5c93c230 .concat8 [ 1 1 1 1], L_0000012f5c87eaf0, L_0000012f5c87e9a0, L_0000012f5c87f570, L_0000012f5c87f1f0;
L_0000012f5c93bab0 .part L_0000012f5c93b650, 3, 1;
L_0000012f5c93bd30 .part L_0000012f5c93b790, 3, 1;
S_0000012f5c92c870 .scope module, "fa0" "fulladder" 5 31, 5 38 0, S_0000012f5c92d9a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_0000012f5c87ee00 .functor XOR 1, L_0000012f5c93b290, L_0000012f5c93b0b0, C4<0>, C4<0>;
L_0000012f5c87f500 .functor AND 1, L_0000012f5c93b290, L_0000012f5c93b0b0, C4<1>, C4<1>;
L_0000012f5c87eaf0 .functor XOR 1, L_0000012f5c87ee00, L_0000012f5c87e850, C4<0>, C4<0>;
L_0000012f5c87fb90 .functor AND 1, L_0000012f5c87ee00, L_0000012f5c87e850, C4<1>, C4<1>;
L_0000012f5c87e8c0 .functor XOR 1, L_0000012f5c87fb90, L_0000012f5c87f500, C4<0>, C4<0>;
v0000012f5c92f970_0 .net "a", 0 0, L_0000012f5c93b290;  1 drivers
v0000012f5c92e6b0_0 .net "a1", 0 0, L_0000012f5c87ee00;  1 drivers
v0000012f5c92fbf0_0 .net "a2", 0 0, L_0000012f5c87fb90;  1 drivers
v0000012f5c92e750_0 .net "b", 0 0, L_0000012f5c93b0b0;  1 drivers
v0000012f5c92e7f0_0 .net "c1", 0 0, L_0000012f5c87f500;  1 drivers
v0000012f5c92ea70_0 .net "carryin", 0 0, L_0000012f5c87e850;  alias, 1 drivers
v0000012f5c92dc10_0 .net "cout", 0 0, L_0000012f5c87e8c0;  alias, 1 drivers
v0000012f5c92e890_0 .net "sum", 0 0, L_0000012f5c87eaf0;  1 drivers
S_0000012f5c92ceb0 .scope module, "fa1" "fulladder" 5 32, 5 38 0, S_0000012f5c92d9a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_0000012f5c87e930 .functor XOR 1, L_0000012f5c93bfb0, L_0000012f5c93c050, C4<0>, C4<0>;
L_0000012f5c87f180 .functor AND 1, L_0000012f5c93bfb0, L_0000012f5c93c050, C4<1>, C4<1>;
L_0000012f5c87e9a0 .functor XOR 1, L_0000012f5c87e930, L_0000012f5c87e8c0, C4<0>, C4<0>;
L_0000012f5c87fa40 .functor AND 1, L_0000012f5c87e930, L_0000012f5c87e8c0, C4<1>, C4<1>;
L_0000012f5c87fdc0 .functor XOR 1, L_0000012f5c87fa40, L_0000012f5c87f180, C4<0>, C4<0>;
v0000012f5c92f010_0 .net "a", 0 0, L_0000012f5c93bfb0;  1 drivers
v0000012f5c92ebb0_0 .net "a1", 0 0, L_0000012f5c87e930;  1 drivers
v0000012f5c92ec50_0 .net "a2", 0 0, L_0000012f5c87fa40;  1 drivers
v0000012f5c92f0b0_0 .net "b", 0 0, L_0000012f5c93c050;  1 drivers
v0000012f5c92f150_0 .net "c1", 0 0, L_0000012f5c87f180;  1 drivers
v0000012f5c92f1f0_0 .net "carryin", 0 0, L_0000012f5c87e8c0;  alias, 1 drivers
v0000012f5c92f290_0 .net "cout", 0 0, L_0000012f5c87fdc0;  alias, 1 drivers
v0000012f5c92f330_0 .net "sum", 0 0, L_0000012f5c87e9a0;  1 drivers
S_0000012f5c92bd80 .scope module, "fa2" "fulladder" 5 33, 5 38 0, S_0000012f5c92d9a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_0000012f5c87ea80 .functor XOR 1, L_0000012f5c93b150, L_0000012f5c93b970, C4<0>, C4<0>;
L_0000012f5c87fd50 .functor AND 1, L_0000012f5c93b150, L_0000012f5c93b970, C4<1>, C4<1>;
L_0000012f5c87f570 .functor XOR 1, L_0000012f5c87ea80, L_0000012f5c87fdc0, C4<0>, C4<0>;
L_0000012f5c87f7a0 .functor AND 1, L_0000012f5c87ea80, L_0000012f5c87fdc0, C4<1>, C4<1>;
L_0000012f5c87f880 .functor XOR 1, L_0000012f5c87f7a0, L_0000012f5c87fd50, C4<0>, C4<0>;
v0000012f5c92f3d0_0 .net "a", 0 0, L_0000012f5c93b150;  1 drivers
v0000012f5c92f510_0 .net "a1", 0 0, L_0000012f5c87ea80;  1 drivers
v0000012f5c92f650_0 .net "a2", 0 0, L_0000012f5c87f7a0;  1 drivers
v0000012f5c92f6f0_0 .net "b", 0 0, L_0000012f5c93b970;  1 drivers
v0000012f5c92f790_0 .net "c1", 0 0, L_0000012f5c87fd50;  1 drivers
v0000012f5c92f830_0 .net "carryin", 0 0, L_0000012f5c87fdc0;  alias, 1 drivers
v0000012f5c92fab0_0 .net "cout", 0 0, L_0000012f5c87f880;  alias, 1 drivers
v0000012f5c92fc90_0 .net "sum", 0 0, L_0000012f5c87f570;  1 drivers
S_0000012f5c92bbf0 .scope module, "fa3" "fulladder" 5 34, 5 38 0, S_0000012f5c92d9a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_0000012f5c87f650 .functor XOR 1, L_0000012f5c93bab0, L_0000012f5c93bd30, C4<0>, C4<0>;
L_0000012f5c87eb60 .functor AND 1, L_0000012f5c93bab0, L_0000012f5c93bd30, C4<1>, C4<1>;
L_0000012f5c87f1f0 .functor XOR 1, L_0000012f5c87f650, L_0000012f5c87f880, C4<0>, C4<0>;
L_0000012f5c87fab0 .functor AND 1, L_0000012f5c87f650, L_0000012f5c87f880, C4<1>, C4<1>;
L_0000012f5c87ec40 .functor XOR 1, L_0000012f5c87fab0, L_0000012f5c87eb60, C4<0>, C4<0>;
v0000012f5c92ff10_0 .net "a", 0 0, L_0000012f5c93bab0;  1 drivers
v0000012f5c92fd30_0 .net "a1", 0 0, L_0000012f5c87f650;  1 drivers
v0000012f5c92fdd0_0 .net "a2", 0 0, L_0000012f5c87fab0;  1 drivers
v0000012f5c930050_0 .net "b", 0 0, L_0000012f5c93bd30;  1 drivers
v0000012f5c930b90_0 .net "c1", 0 0, L_0000012f5c87eb60;  1 drivers
v0000012f5c932850_0 .net "carryin", 0 0, L_0000012f5c87f880;  alias, 1 drivers
v0000012f5c9328f0_0 .net "cout", 0 0, L_0000012f5c87ec40;  alias, 1 drivers
v0000012f5c9304b0_0 .net "sum", 0 0, L_0000012f5c87f1f0;  1 drivers
S_0000012f5c92bf10 .scope module, "fsub" "subtract8" 3 18, 7 1 0, S_0000012f5c4783b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /OUTPUT 8 "result";
v0000012f5c9398f0_0 .net "A", 7 0, v0000012f5c93c870_0;  alias, 1 drivers
v0000012f5c939a30_0 .net "B", 7 0, v0000012f5c93ac50_0;  alias, 1 drivers
v0000012f5c939ad0_0 .net "comp", 7 0, L_0000012f5c93ceb0;  1 drivers
v0000012f5c939b70_0 .net "cout", 0 0, L_0000012f5c98d540;  1 drivers
v0000012f5c939c10_0 .net "result", 7 0, L_0000012f5c93e5d0;  alias, 1 drivers
S_0000012f5c92d810 .scope module, "fa8" "fulladder8" 7 6, 5 1 0, S_0000012f5c92bf10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 8 "a";
    .port_info 3 /INPUT 8 "b";
    .port_info 4 /INPUT 1 "carryin";
v0000012f5c933d90_0 .net "a", 7 0, v0000012f5c93c870_0;  alias, 1 drivers
v0000012f5c933250_0 .net "b", 7 0, L_0000012f5c93ceb0;  alias, 1 drivers
v0000012f5c934a10_0 .net "c1", 0 0, L_0000012f5c98c890;  1 drivers
L_0000012f5c943d18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000012f5c935370_0 .net "carryin", 0 0, L_0000012f5c943d18;  1 drivers
v0000012f5c932c10_0 .net "cout", 0 0, L_0000012f5c98d540;  alias, 1 drivers
v0000012f5c9336b0_0 .net "sum", 7 0, L_0000012f5c93e5d0;  alias, 1 drivers
L_0000012f5c93dbd0 .part v0000012f5c93c870_0, 0, 4;
L_0000012f5c93f110 .part L_0000012f5c93ceb0, 0, 4;
L_0000012f5c93e5d0 .concat8 [ 4 4 0 0], L_0000012f5c93def0, L_0000012f5c93e490;
L_0000012f5c93e670 .part v0000012f5c93c870_0, 4, 4;
L_0000012f5c93e7b0 .part L_0000012f5c93ceb0, 4, 4;
S_0000012f5c92cd20 .scope module, "fa4" "fulladder4" 5 15, 5 21 0, S_0000012f5c92d810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 4 "a";
    .port_info 3 /INPUT 4 "b";
    .port_info 4 /INPUT 1 "carryin";
v0000012f5c931450_0 .net "a", 3 0, L_0000012f5c93dbd0;  1 drivers
v0000012f5c931630_0 .net "b", 3 0, L_0000012f5c93f110;  1 drivers
v0000012f5c9316d0_0 .net "c1", 0 0, L_0000012f5c98d5b0;  1 drivers
v0000012f5c931a90_0 .net "c2", 0 0, L_0000012f5c98c350;  1 drivers
v0000012f5c931b30_0 .net "c3", 0 0, L_0000012f5c98c7b0;  1 drivers
v0000012f5c931d10_0 .net "carryin", 0 0, L_0000012f5c943d18;  alias, 1 drivers
v0000012f5c931db0_0 .net "cout", 0 0, L_0000012f5c98c890;  alias, 1 drivers
v0000012f5c931ef0_0 .net "sum", 3 0, L_0000012f5c93def0;  1 drivers
L_0000012f5c93e3f0 .part L_0000012f5c93dbd0, 0, 1;
L_0000012f5c93d4f0 .part L_0000012f5c93f110, 0, 1;
L_0000012f5c93d8b0 .part L_0000012f5c93dbd0, 1, 1;
L_0000012f5c93d270 .part L_0000012f5c93f110, 1, 1;
L_0000012f5c93d810 .part L_0000012f5c93dbd0, 2, 1;
L_0000012f5c93d9f0 .part L_0000012f5c93f110, 2, 1;
L_0000012f5c93def0 .concat8 [ 1 1 1 1], L_0000012f5c98c270, L_0000012f5c98bd30, L_0000012f5c98bfd0, L_0000012f5c98c430;
L_0000012f5c93da90 .part L_0000012f5c93dbd0, 3, 1;
L_0000012f5c93ee90 .part L_0000012f5c93f110, 3, 1;
S_0000012f5c92d680 .scope module, "fa0" "fulladder" 5 31, 5 38 0, S_0000012f5c92cd20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_0000012f5c98cf20 .functor XOR 1, L_0000012f5c93e3f0, L_0000012f5c93d4f0, C4<0>, C4<0>;
L_0000012f5c98c580 .functor AND 1, L_0000012f5c93e3f0, L_0000012f5c93d4f0, C4<1>, C4<1>;
L_0000012f5c98c270 .functor XOR 1, L_0000012f5c98cf20, L_0000012f5c943d18, C4<0>, C4<0>;
L_0000012f5c98d700 .functor AND 1, L_0000012f5c98cf20, L_0000012f5c943d18, C4<1>, C4<1>;
L_0000012f5c98d5b0 .functor XOR 1, L_0000012f5c98d700, L_0000012f5c98c580, C4<0>, C4<0>;
v0000012f5c9319f0_0 .net "a", 0 0, L_0000012f5c93e3f0;  1 drivers
v0000012f5c932a30_0 .net "a1", 0 0, L_0000012f5c98cf20;  1 drivers
v0000012f5c9307d0_0 .net "a2", 0 0, L_0000012f5c98d700;  1 drivers
v0000012f5c931130_0 .net "b", 0 0, L_0000012f5c93d4f0;  1 drivers
v0000012f5c930c30_0 .net "c1", 0 0, L_0000012f5c98c580;  1 drivers
v0000012f5c9305f0_0 .net "carryin", 0 0, L_0000012f5c943d18;  alias, 1 drivers
v0000012f5c930690_0 .net "cout", 0 0, L_0000012f5c98d5b0;  alias, 1 drivers
v0000012f5c930eb0_0 .net "sum", 0 0, L_0000012f5c98c270;  1 drivers
S_0000012f5c92d040 .scope module, "fa1" "fulladder" 5 32, 5 38 0, S_0000012f5c92cd20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_0000012f5c98c9e0 .functor XOR 1, L_0000012f5c93d8b0, L_0000012f5c93d270, C4<0>, C4<0>;
L_0000012f5c98d000 .functor AND 1, L_0000012f5c93d8b0, L_0000012f5c93d270, C4<1>, C4<1>;
L_0000012f5c98bd30 .functor XOR 1, L_0000012f5c98c9e0, L_0000012f5c98d5b0, C4<0>, C4<0>;
L_0000012f5c98c510 .functor AND 1, L_0000012f5c98c9e0, L_0000012f5c98d5b0, C4<1>, C4<1>;
L_0000012f5c98c350 .functor XOR 1, L_0000012f5c98c510, L_0000012f5c98d000, C4<0>, C4<0>;
v0000012f5c931310_0 .net "a", 0 0, L_0000012f5c93d8b0;  1 drivers
v0000012f5c930a50_0 .net "a1", 0 0, L_0000012f5c98c9e0;  1 drivers
v0000012f5c931810_0 .net "a2", 0 0, L_0000012f5c98c510;  1 drivers
v0000012f5c930cd0_0 .net "b", 0 0, L_0000012f5c93d270;  1 drivers
v0000012f5c930ff0_0 .net "c1", 0 0, L_0000012f5c98d000;  1 drivers
v0000012f5c9320d0_0 .net "carryin", 0 0, L_0000012f5c98d5b0;  alias, 1 drivers
v0000012f5c932ad0_0 .net "cout", 0 0, L_0000012f5c98c350;  alias, 1 drivers
v0000012f5c931bd0_0 .net "sum", 0 0, L_0000012f5c98bd30;  1 drivers
S_0000012f5c92d4f0 .scope module, "fa2" "fulladder" 5 33, 5 38 0, S_0000012f5c92cd20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_0000012f5c98c3c0 .functor XOR 1, L_0000012f5c93d810, L_0000012f5c93d9f0, C4<0>, C4<0>;
L_0000012f5c98c2e0 .functor AND 1, L_0000012f5c93d810, L_0000012f5c93d9f0, C4<1>, C4<1>;
L_0000012f5c98bfd0 .functor XOR 1, L_0000012f5c98c3c0, L_0000012f5c98c350, C4<0>, C4<0>;
L_0000012f5c98c6d0 .functor AND 1, L_0000012f5c98c3c0, L_0000012f5c98c350, C4<1>, C4<1>;
L_0000012f5c98c7b0 .functor XOR 1, L_0000012f5c98c6d0, L_0000012f5c98c2e0, C4<0>, C4<0>;
v0000012f5c932b70_0 .net "a", 0 0, L_0000012f5c93d810;  1 drivers
v0000012f5c930410_0 .net "a1", 0 0, L_0000012f5c98c3c0;  1 drivers
v0000012f5c930910_0 .net "a2", 0 0, L_0000012f5c98c6d0;  1 drivers
v0000012f5c9313b0_0 .net "b", 0 0, L_0000012f5c93d9f0;  1 drivers
v0000012f5c932210_0 .net "c1", 0 0, L_0000012f5c98c2e0;  1 drivers
v0000012f5c931770_0 .net "carryin", 0 0, L_0000012f5c98c350;  alias, 1 drivers
v0000012f5c931090_0 .net "cout", 0 0, L_0000012f5c98c7b0;  alias, 1 drivers
v0000012f5c9327b0_0 .net "sum", 0 0, L_0000012f5c98bfd0;  1 drivers
S_0000012f5c92c0a0 .scope module, "fa3" "fulladder" 5 34, 5 38 0, S_0000012f5c92cd20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_0000012f5c98d230 .functor XOR 1, L_0000012f5c93da90, L_0000012f5c93ee90, C4<0>, C4<0>;
L_0000012f5c98c740 .functor AND 1, L_0000012f5c93da90, L_0000012f5c93ee90, C4<1>, C4<1>;
L_0000012f5c98c430 .functor XOR 1, L_0000012f5c98d230, L_0000012f5c98c7b0, C4<0>, C4<0>;
L_0000012f5c98c5f0 .functor AND 1, L_0000012f5c98d230, L_0000012f5c98c7b0, C4<1>, C4<1>;
L_0000012f5c98c890 .functor XOR 1, L_0000012f5c98c5f0, L_0000012f5c98c740, C4<0>, C4<0>;
v0000012f5c930550_0 .net "a", 0 0, L_0000012f5c93da90;  1 drivers
v0000012f5c931c70_0 .net "a1", 0 0, L_0000012f5c98d230;  1 drivers
v0000012f5c9318b0_0 .net "a2", 0 0, L_0000012f5c98c5f0;  1 drivers
v0000012f5c9309b0_0 .net "b", 0 0, L_0000012f5c93ee90;  1 drivers
v0000012f5c930d70_0 .net "c1", 0 0, L_0000012f5c98c740;  1 drivers
v0000012f5c930e10_0 .net "carryin", 0 0, L_0000012f5c98c7b0;  alias, 1 drivers
v0000012f5c931590_0 .net "cout", 0 0, L_0000012f5c98c890;  alias, 1 drivers
v0000012f5c9314f0_0 .net "sum", 0 0, L_0000012f5c98c430;  1 drivers
S_0000012f5c92c230 .scope module, "fa5" "fulladder4" 5 16, 5 21 0, S_0000012f5c92d810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 4 "a";
    .port_info 3 /INPUT 4 "b";
    .port_info 4 /INPUT 1 "carryin";
v0000012f5c932fd0_0 .net "a", 3 0, L_0000012f5c93e670;  1 drivers
v0000012f5c934010_0 .net "b", 3 0, L_0000012f5c93e7b0;  1 drivers
v0000012f5c933390_0 .net "c1", 0 0, L_0000012f5c98d2a0;  1 drivers
v0000012f5c9345b0_0 .net "c2", 0 0, L_0000012f5c98d620;  1 drivers
v0000012f5c933430_0 .net "c3", 0 0, L_0000012f5c98cc80;  1 drivers
v0000012f5c9350f0_0 .net "carryin", 0 0, L_0000012f5c98c890;  alias, 1 drivers
v0000012f5c9331b0_0 .net "cout", 0 0, L_0000012f5c98d540;  alias, 1 drivers
v0000012f5c9334d0_0 .net "sum", 3 0, L_0000012f5c93e490;  1 drivers
L_0000012f5c93ef30 .part L_0000012f5c93e670, 0, 1;
L_0000012f5c93e2b0 .part L_0000012f5c93e7b0, 0, 1;
L_0000012f5c93dd10 .part L_0000012f5c93e670, 1, 1;
L_0000012f5c93de50 .part L_0000012f5c93e7b0, 1, 1;
L_0000012f5c93e030 .part L_0000012f5c93e670, 2, 1;
L_0000012f5c93e350 .part L_0000012f5c93e7b0, 2, 1;
L_0000012f5c93e490 .concat8 [ 1 1 1 1], L_0000012f5c98d070, L_0000012f5c98d0e0, L_0000012f5c98c970, L_0000012f5c98d3f0;
L_0000012f5c93e710 .part L_0000012f5c93e670, 3, 1;
L_0000012f5c93e530 .part L_0000012f5c93e7b0, 3, 1;
S_0000012f5c92ca00 .scope module, "fa0" "fulladder" 5 31, 5 38 0, S_0000012f5c92c230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_0000012f5c98d380 .functor XOR 1, L_0000012f5c93ef30, L_0000012f5c93e2b0, C4<0>, C4<0>;
L_0000012f5c98c820 .functor AND 1, L_0000012f5c93ef30, L_0000012f5c93e2b0, C4<1>, C4<1>;
L_0000012f5c98d070 .functor XOR 1, L_0000012f5c98d380, L_0000012f5c98c890, C4<0>, C4<0>;
L_0000012f5c98c0b0 .functor AND 1, L_0000012f5c98d380, L_0000012f5c98c890, C4<1>, C4<1>;
L_0000012f5c98d2a0 .functor XOR 1, L_0000012f5c98c0b0, L_0000012f5c98c820, C4<0>, C4<0>;
v0000012f5c931f90_0 .net "a", 0 0, L_0000012f5c93ef30;  1 drivers
v0000012f5c9323f0_0 .net "a1", 0 0, L_0000012f5c98d380;  1 drivers
v0000012f5c932490_0 .net "a2", 0 0, L_0000012f5c98c0b0;  1 drivers
v0000012f5c932530_0 .net "b", 0 0, L_0000012f5c93e2b0;  1 drivers
v0000012f5c9325d0_0 .net "c1", 0 0, L_0000012f5c98c820;  1 drivers
v0000012f5c932670_0 .net "carryin", 0 0, L_0000012f5c98c890;  alias, 1 drivers
v0000012f5c933070_0 .net "cout", 0 0, L_0000012f5c98d2a0;  alias, 1 drivers
v0000012f5c933570_0 .net "sum", 0 0, L_0000012f5c98d070;  1 drivers
S_0000012f5c92c3c0 .scope module, "fa1" "fulladder" 5 32, 5 38 0, S_0000012f5c92c230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_0000012f5c98c4a0 .functor XOR 1, L_0000012f5c93dd10, L_0000012f5c93de50, C4<0>, C4<0>;
L_0000012f5c98c660 .functor AND 1, L_0000012f5c93dd10, L_0000012f5c93de50, C4<1>, C4<1>;
L_0000012f5c98d0e0 .functor XOR 1, L_0000012f5c98c4a0, L_0000012f5c98d2a0, C4<0>, C4<0>;
L_0000012f5c98d310 .functor AND 1, L_0000012f5c98c4a0, L_0000012f5c98d2a0, C4<1>, C4<1>;
L_0000012f5c98d620 .functor XOR 1, L_0000012f5c98d310, L_0000012f5c98c660, C4<0>, C4<0>;
v0000012f5c932f30_0 .net "a", 0 0, L_0000012f5c93dd10;  1 drivers
v0000012f5c933a70_0 .net "a1", 0 0, L_0000012f5c98c4a0;  1 drivers
v0000012f5c933f70_0 .net "a2", 0 0, L_0000012f5c98d310;  1 drivers
v0000012f5c935230_0 .net "b", 0 0, L_0000012f5c93de50;  1 drivers
v0000012f5c932d50_0 .net "c1", 0 0, L_0000012f5c98c660;  1 drivers
v0000012f5c935050_0 .net "carryin", 0 0, L_0000012f5c98d2a0;  alias, 1 drivers
v0000012f5c933cf0_0 .net "cout", 0 0, L_0000012f5c98d620;  alias, 1 drivers
v0000012f5c932df0_0 .net "sum", 0 0, L_0000012f5c98d0e0;  1 drivers
S_0000012f5c936250 .scope module, "fa2" "fulladder" 5 33, 5 38 0, S_0000012f5c92c230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_0000012f5c98ccf0 .functor XOR 1, L_0000012f5c93e030, L_0000012f5c93e350, C4<0>, C4<0>;
L_0000012f5c98c900 .functor AND 1, L_0000012f5c93e030, L_0000012f5c93e350, C4<1>, C4<1>;
L_0000012f5c98c970 .functor XOR 1, L_0000012f5c98ccf0, L_0000012f5c98d620, C4<0>, C4<0>;
L_0000012f5c98cc10 .functor AND 1, L_0000012f5c98ccf0, L_0000012f5c98d620, C4<1>, C4<1>;
L_0000012f5c98cc80 .functor XOR 1, L_0000012f5c98cc10, L_0000012f5c98c900, C4<0>, C4<0>;
v0000012f5c933110_0 .net "a", 0 0, L_0000012f5c93e030;  1 drivers
v0000012f5c932e90_0 .net "a1", 0 0, L_0000012f5c98ccf0;  1 drivers
v0000012f5c933b10_0 .net "a2", 0 0, L_0000012f5c98cc10;  1 drivers
v0000012f5c933930_0 .net "b", 0 0, L_0000012f5c93e350;  1 drivers
v0000012f5c933890_0 .net "c1", 0 0, L_0000012f5c98c900;  1 drivers
v0000012f5c934510_0 .net "carryin", 0 0, L_0000012f5c98d620;  alias, 1 drivers
v0000012f5c9346f0_0 .net "cout", 0 0, L_0000012f5c98cc80;  alias, 1 drivers
v0000012f5c934790_0 .net "sum", 0 0, L_0000012f5c98c970;  1 drivers
S_0000012f5c9363e0 .scope module, "fa3" "fulladder" 5 34, 5 38 0, S_0000012f5c92c230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_0000012f5c98d4d0 .functor XOR 1, L_0000012f5c93e710, L_0000012f5c93e530, C4<0>, C4<0>;
L_0000012f5c98cdd0 .functor AND 1, L_0000012f5c93e710, L_0000012f5c93e530, C4<1>, C4<1>;
L_0000012f5c98d3f0 .functor XOR 1, L_0000012f5c98d4d0, L_0000012f5c98cc80, C4<0>, C4<0>;
L_0000012f5c98d460 .functor AND 1, L_0000012f5c98d4d0, L_0000012f5c98cc80, C4<1>, C4<1>;
L_0000012f5c98d540 .functor XOR 1, L_0000012f5c98d460, L_0000012f5c98cdd0, C4<0>, C4<0>;
v0000012f5c933610_0 .net "a", 0 0, L_0000012f5c93e710;  1 drivers
v0000012f5c9348d0_0 .net "a1", 0 0, L_0000012f5c98d4d0;  1 drivers
v0000012f5c9339d0_0 .net "a2", 0 0, L_0000012f5c98d460;  1 drivers
v0000012f5c9352d0_0 .net "b", 0 0, L_0000012f5c93e530;  1 drivers
v0000012f5c934290_0 .net "c1", 0 0, L_0000012f5c98cdd0;  1 drivers
v0000012f5c933bb0_0 .net "carryin", 0 0, L_0000012f5c98cc80;  alias, 1 drivers
v0000012f5c9341f0_0 .net "cout", 0 0, L_0000012f5c98d540;  alias, 1 drivers
v0000012f5c933c50_0 .net "sum", 0 0, L_0000012f5c98d3f0;  1 drivers
S_0000012f5c935f30 .scope module, "tc" "two_comple" 7 5, 7 9 0, S_0000012f5c92bf10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /OUTPUT 8 "comp";
L_0000012f5c87efc0 .functor NOT 8, v0000012f5c93ac50_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000012f5c9392b0_0 .net "A", 7 0, v0000012f5c93ac50_0;  alias, 1 drivers
v0000012f5c939850_0 .net "comp", 7 0, L_0000012f5c93ceb0;  alias, 1 drivers
v0000012f5c939530_0 .net "cout", 0 0, L_0000012f5c98d1c0;  1 drivers
v0000012f5c9397b0_0 .net "q", 7 0, L_0000012f5c87efc0;  1 drivers
S_0000012f5c9360c0 .scope module, "fa8" "fulladder8" 7 14, 5 1 0, S_0000012f5c935f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 8 "a";
    .port_info 3 /INPUT 8 "b";
    .port_info 4 /INPUT 1 "carryin";
v0000012f5c938f90_0 .net "a", 7 0, L_0000012f5c87efc0;  alias, 1 drivers
L_0000012f5c943c88 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0000012f5c939030_0 .net "b", 7 0, L_0000012f5c943c88;  1 drivers
v0000012f5c939df0_0 .net "c1", 0 0, L_0000012f5c98c040;  1 drivers
L_0000012f5c943cd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000012f5c9390d0_0 .net "carryin", 0 0, L_0000012f5c943cd0;  1 drivers
v0000012f5c939210_0 .net "cout", 0 0, L_0000012f5c98d1c0;  alias, 1 drivers
v0000012f5c939710_0 .net "sum", 7 0, L_0000012f5c93ceb0;  alias, 1 drivers
L_0000012f5c93d6d0 .part L_0000012f5c87efc0, 0, 4;
L_0000012f5c93d450 .part L_0000012f5c943c88, 0, 4;
L_0000012f5c93ceb0 .concat8 [ 4 4 0 0], L_0000012f5c93cc30, L_0000012f5c93d950;
L_0000012f5c93d090 .part L_0000012f5c87efc0, 4, 4;
L_0000012f5c93cff0 .part L_0000012f5c943c88, 4, 4;
S_0000012f5c936570 .scope module, "fa4" "fulladder4" 5 15, 5 21 0, S_0000012f5c9360c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 4 "a";
    .port_info 3 /INPUT 4 "b";
    .port_info 4 /INPUT 1 "carryin";
v0000012f5c935af0_0 .net "a", 3 0, L_0000012f5c93d6d0;  1 drivers
v0000012f5c935910_0 .net "b", 3 0, L_0000012f5c93d450;  1 drivers
v0000012f5c935a50_0 .net "c1", 0 0, L_0000012f5c87ed90;  1 drivers
v0000012f5c9354b0_0 .net "c2", 0 0, L_0000012f5c87fe30;  1 drivers
v0000012f5c938db0_0 .net "c3", 0 0, L_0000012f5c87fff0;  1 drivers
v0000012f5c938130_0 .net "carryin", 0 0, L_0000012f5c943cd0;  alias, 1 drivers
v0000012f5c939350_0 .net "cout", 0 0, L_0000012f5c98c040;  alias, 1 drivers
v0000012f5c9395d0_0 .net "sum", 3 0, L_0000012f5c93cc30;  1 drivers
L_0000012f5c93e170 .part L_0000012f5c93d6d0, 0, 1;
L_0000012f5c93ddb0 .part L_0000012f5c93d450, 0, 1;
L_0000012f5c93d770 .part L_0000012f5c93d6d0, 1, 1;
L_0000012f5c93ec10 .part L_0000012f5c93d450, 1, 1;
L_0000012f5c93cf50 .part L_0000012f5c93d6d0, 2, 1;
L_0000012f5c93e0d0 .part L_0000012f5c93d450, 2, 1;
L_0000012f5c93cc30 .concat8 [ 1 1 1 1], L_0000012f5c87ed20, L_0000012f5c87f340, L_0000012f5c880060, L_0000012f5c98c120;
L_0000012f5c93d590 .part L_0000012f5c93d6d0, 3, 1;
L_0000012f5c93ccd0 .part L_0000012f5c93d450, 3, 1;
S_0000012f5c936700 .scope module, "fa0" "fulladder" 5 31, 5 38 0, S_0000012f5c936570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_0000012f5c87ebd0 .functor XOR 1, L_0000012f5c93e170, L_0000012f5c93ddb0, C4<0>, C4<0>;
L_0000012f5c87ecb0 .functor AND 1, L_0000012f5c93e170, L_0000012f5c93ddb0, C4<1>, C4<1>;
L_0000012f5c87ed20 .functor XOR 1, L_0000012f5c87ebd0, L_0000012f5c943cd0, C4<0>, C4<0>;
L_0000012f5c87f9d0 .functor AND 1, L_0000012f5c87ebd0, L_0000012f5c943cd0, C4<1>, C4<1>;
L_0000012f5c87ed90 .functor XOR 1, L_0000012f5c87f9d0, L_0000012f5c87ecb0, C4<0>, C4<0>;
v0000012f5c934830_0 .net "a", 0 0, L_0000012f5c93e170;  1 drivers
v0000012f5c934f10_0 .net "a1", 0 0, L_0000012f5c87ebd0;  1 drivers
v0000012f5c934330_0 .net "a2", 0 0, L_0000012f5c87f9d0;  1 drivers
v0000012f5c9332f0_0 .net "b", 0 0, L_0000012f5c93ddb0;  1 drivers
v0000012f5c932cb0_0 .net "c1", 0 0, L_0000012f5c87ecb0;  1 drivers
v0000012f5c934e70_0 .net "carryin", 0 0, L_0000012f5c943cd0;  alias, 1 drivers
v0000012f5c934150_0 .net "cout", 0 0, L_0000012f5c87ed90;  alias, 1 drivers
v0000012f5c935190_0 .net "sum", 0 0, L_0000012f5c87ed20;  1 drivers
S_0000012f5c937510 .scope module, "fa1" "fulladder" 5 32, 5 38 0, S_0000012f5c936570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_0000012f5c87f0a0 .functor XOR 1, L_0000012f5c93d770, L_0000012f5c93ec10, C4<0>, C4<0>;
L_0000012f5c87f2d0 .functor AND 1, L_0000012f5c93d770, L_0000012f5c93ec10, C4<1>, C4<1>;
L_0000012f5c87f340 .functor XOR 1, L_0000012f5c87f0a0, L_0000012f5c87ed90, C4<0>, C4<0>;
L_0000012f5c880140 .functor AND 1, L_0000012f5c87f0a0, L_0000012f5c87ed90, C4<1>, C4<1>;
L_0000012f5c87fe30 .functor XOR 1, L_0000012f5c880140, L_0000012f5c87f2d0, C4<0>, C4<0>;
v0000012f5c934bf0_0 .net "a", 0 0, L_0000012f5c93d770;  1 drivers
v0000012f5c933750_0 .net "a1", 0 0, L_0000012f5c87f0a0;  1 drivers
v0000012f5c9343d0_0 .net "a2", 0 0, L_0000012f5c880140;  1 drivers
v0000012f5c9337f0_0 .net "b", 0 0, L_0000012f5c93ec10;  1 drivers
v0000012f5c934ab0_0 .net "c1", 0 0, L_0000012f5c87f2d0;  1 drivers
v0000012f5c934fb0_0 .net "carryin", 0 0, L_0000012f5c87ed90;  alias, 1 drivers
v0000012f5c933e30_0 .net "cout", 0 0, L_0000012f5c87fe30;  alias, 1 drivers
v0000012f5c933ed0_0 .net "sum", 0 0, L_0000012f5c87f340;  1 drivers
S_0000012f5c9376a0 .scope module, "fa2" "fulladder" 5 33, 5 38 0, S_0000012f5c936570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_0000012f5c87fea0 .functor XOR 1, L_0000012f5c93cf50, L_0000012f5c93e0d0, C4<0>, C4<0>;
L_0000012f5c87ff10 .functor AND 1, L_0000012f5c93cf50, L_0000012f5c93e0d0, C4<1>, C4<1>;
L_0000012f5c880060 .functor XOR 1, L_0000012f5c87fea0, L_0000012f5c87fe30, C4<0>, C4<0>;
L_0000012f5c87ff80 .functor AND 1, L_0000012f5c87fea0, L_0000012f5c87fe30, C4<1>, C4<1>;
L_0000012f5c87fff0 .functor XOR 1, L_0000012f5c87ff80, L_0000012f5c87ff10, C4<0>, C4<0>;
v0000012f5c9340b0_0 .net "a", 0 0, L_0000012f5c93cf50;  1 drivers
v0000012f5c934650_0 .net "a1", 0 0, L_0000012f5c87fea0;  1 drivers
v0000012f5c934470_0 .net "a2", 0 0, L_0000012f5c87ff80;  1 drivers
v0000012f5c934970_0 .net "b", 0 0, L_0000012f5c93e0d0;  1 drivers
v0000012f5c934b50_0 .net "c1", 0 0, L_0000012f5c87ff10;  1 drivers
v0000012f5c934c90_0 .net "carryin", 0 0, L_0000012f5c87fe30;  alias, 1 drivers
v0000012f5c934d30_0 .net "cout", 0 0, L_0000012f5c87fff0;  alias, 1 drivers
v0000012f5c934dd0_0 .net "sum", 0 0, L_0000012f5c880060;  1 drivers
S_0000012f5c936890 .scope module, "fa3" "fulladder" 5 34, 5 38 0, S_0000012f5c936570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_0000012f5c8800d0 .functor XOR 1, L_0000012f5c93d590, L_0000012f5c93ccd0, C4<0>, C4<0>;
L_0000012f5c98bda0 .functor AND 1, L_0000012f5c93d590, L_0000012f5c93ccd0, C4<1>, C4<1>;
L_0000012f5c98c120 .functor XOR 1, L_0000012f5c8800d0, L_0000012f5c87fff0, C4<0>, C4<0>;
L_0000012f5c98d770 .functor AND 1, L_0000012f5c8800d0, L_0000012f5c87fff0, C4<1>, C4<1>;
L_0000012f5c98c040 .functor XOR 1, L_0000012f5c98d770, L_0000012f5c98bda0, C4<0>, C4<0>;
v0000012f5c935550_0 .net "a", 0 0, L_0000012f5c93d590;  1 drivers
v0000012f5c9355f0_0 .net "a1", 0 0, L_0000012f5c8800d0;  1 drivers
v0000012f5c935690_0 .net "a2", 0 0, L_0000012f5c98d770;  1 drivers
v0000012f5c935730_0 .net "b", 0 0, L_0000012f5c93ccd0;  1 drivers
v0000012f5c9357d0_0 .net "c1", 0 0, L_0000012f5c98bda0;  1 drivers
v0000012f5c935410_0 .net "carryin", 0 0, L_0000012f5c87fff0;  alias, 1 drivers
v0000012f5c935870_0 .net "cout", 0 0, L_0000012f5c98c040;  alias, 1 drivers
v0000012f5c9359b0_0 .net "sum", 0 0, L_0000012f5c98c120;  1 drivers
S_0000012f5c936a20 .scope module, "fa5" "fulladder4" 5 16, 5 21 0, S_0000012f5c9360c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 4 "a";
    .port_info 3 /INPUT 4 "b";
    .port_info 4 /INPUT 1 "carryin";
v0000012f5c9381d0_0 .net "a", 3 0, L_0000012f5c93d090;  1 drivers
v0000012f5c9383b0_0 .net "b", 3 0, L_0000012f5c93cff0;  1 drivers
v0000012f5c938ef0_0 .net "c1", 0 0, L_0000012f5c98cf90;  1 drivers
v0000012f5c938a90_0 .net "c2", 0 0, L_0000012f5c98cd60;  1 drivers
v0000012f5c938c70_0 .net "c3", 0 0, L_0000012f5c98ceb0;  1 drivers
v0000012f5c937c30_0 .net "carryin", 0 0, L_0000012f5c98c040;  alias, 1 drivers
v0000012f5c938450_0 .net "cout", 0 0, L_0000012f5c98d1c0;  alias, 1 drivers
v0000012f5c937cd0_0 .net "sum", 3 0, L_0000012f5c93d950;  1 drivers
L_0000012f5c93cd70 .part L_0000012f5c93d090, 0, 1;
L_0000012f5c93ce10 .part L_0000012f5c93cff0, 0, 1;
L_0000012f5c93d630 .part L_0000012f5c93d090, 1, 1;
L_0000012f5c93e210 .part L_0000012f5c93cff0, 1, 1;
L_0000012f5c93d1d0 .part L_0000012f5c93d090, 2, 1;
L_0000012f5c93f250 .part L_0000012f5c93cff0, 2, 1;
L_0000012f5c93d950 .concat8 [ 1 1 1 1], L_0000012f5c98bcc0, L_0000012f5c98bf60, L_0000012f5c98bef0, L_0000012f5c98cba0;
L_0000012f5c93d310 .part L_0000012f5c93d090, 3, 1;
L_0000012f5c93f1b0 .part L_0000012f5c93cff0, 3, 1;
S_0000012f5c937060 .scope module, "fa0" "fulladder" 5 31, 5 38 0, S_0000012f5c936a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_0000012f5c98c190 .functor XOR 1, L_0000012f5c93cd70, L_0000012f5c93ce10, C4<0>, C4<0>;
L_0000012f5c98ce40 .functor AND 1, L_0000012f5c93cd70, L_0000012f5c93ce10, C4<1>, C4<1>;
L_0000012f5c98bcc0 .functor XOR 1, L_0000012f5c98c190, L_0000012f5c98c040, C4<0>, C4<0>;
L_0000012f5c98ca50 .functor AND 1, L_0000012f5c98c190, L_0000012f5c98c040, C4<1>, C4<1>;
L_0000012f5c98cf90 .functor XOR 1, L_0000012f5c98ca50, L_0000012f5c98ce40, C4<0>, C4<0>;
v0000012f5c93a110_0 .net "a", 0 0, L_0000012f5c93cd70;  1 drivers
v0000012f5c939490_0 .net "a1", 0 0, L_0000012f5c98c190;  1 drivers
v0000012f5c938270_0 .net "a2", 0 0, L_0000012f5c98ca50;  1 drivers
v0000012f5c938590_0 .net "b", 0 0, L_0000012f5c93ce10;  1 drivers
v0000012f5c938630_0 .net "c1", 0 0, L_0000012f5c98ce40;  1 drivers
v0000012f5c937d70_0 .net "carryin", 0 0, L_0000012f5c98c040;  alias, 1 drivers
v0000012f5c938090_0 .net "cout", 0 0, L_0000012f5c98cf90;  alias, 1 drivers
v0000012f5c93a250_0 .net "sum", 0 0, L_0000012f5c98bcc0;  1 drivers
S_0000012f5c936ed0 .scope module, "fa1" "fulladder" 5 32, 5 38 0, S_0000012f5c936a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_0000012f5c98d7e0 .functor XOR 1, L_0000012f5c93d630, L_0000012f5c93e210, C4<0>, C4<0>;
L_0000012f5c98cac0 .functor AND 1, L_0000012f5c93d630, L_0000012f5c93e210, C4<1>, C4<1>;
L_0000012f5c98bf60 .functor XOR 1, L_0000012f5c98d7e0, L_0000012f5c98cf90, C4<0>, C4<0>;
L_0000012f5c98cb30 .functor AND 1, L_0000012f5c98d7e0, L_0000012f5c98cf90, C4<1>, C4<1>;
L_0000012f5c98cd60 .functor XOR 1, L_0000012f5c98cb30, L_0000012f5c98cac0, C4<0>, C4<0>;
v0000012f5c9386d0_0 .net "a", 0 0, L_0000012f5c93d630;  1 drivers
v0000012f5c938310_0 .net "a1", 0 0, L_0000012f5c98d7e0;  1 drivers
v0000012f5c939e90_0 .net "a2", 0 0, L_0000012f5c98cb30;  1 drivers
v0000012f5c937e10_0 .net "b", 0 0, L_0000012f5c93e210;  1 drivers
v0000012f5c938b30_0 .net "c1", 0 0, L_0000012f5c98cac0;  1 drivers
v0000012f5c93a2f0_0 .net "carryin", 0 0, L_0000012f5c98cf90;  alias, 1 drivers
v0000012f5c937eb0_0 .net "cout", 0 0, L_0000012f5c98cd60;  alias, 1 drivers
v0000012f5c939670_0 .net "sum", 0 0, L_0000012f5c98bf60;  1 drivers
S_0000012f5c936bb0 .scope module, "fa2" "fulladder" 5 33, 5 38 0, S_0000012f5c936a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_0000012f5c98bc50 .functor XOR 1, L_0000012f5c93d1d0, L_0000012f5c93f250, C4<0>, C4<0>;
L_0000012f5c98be10 .functor AND 1, L_0000012f5c93d1d0, L_0000012f5c93f250, C4<1>, C4<1>;
L_0000012f5c98bef0 .functor XOR 1, L_0000012f5c98bc50, L_0000012f5c98cd60, C4<0>, C4<0>;
L_0000012f5c98d690 .functor AND 1, L_0000012f5c98bc50, L_0000012f5c98cd60, C4<1>, C4<1>;
L_0000012f5c98ceb0 .functor XOR 1, L_0000012f5c98d690, L_0000012f5c98be10, C4<0>, C4<0>;
v0000012f5c938e50_0 .net "a", 0 0, L_0000012f5c93d1d0;  1 drivers
v0000012f5c938770_0 .net "a1", 0 0, L_0000012f5c98bc50;  1 drivers
v0000012f5c939990_0 .net "a2", 0 0, L_0000012f5c98d690;  1 drivers
v0000012f5c937f50_0 .net "b", 0 0, L_0000012f5c93f250;  1 drivers
v0000012f5c93a390_0 .net "c1", 0 0, L_0000012f5c98be10;  1 drivers
v0000012f5c93a1b0_0 .net "carryin", 0 0, L_0000012f5c98cd60;  alias, 1 drivers
v0000012f5c9384f0_0 .net "cout", 0 0, L_0000012f5c98ceb0;  alias, 1 drivers
v0000012f5c938810_0 .net "sum", 0 0, L_0000012f5c98bef0;  1 drivers
S_0000012f5c936d40 .scope module, "fa3" "fulladder" 5 34, 5 38 0, S_0000012f5c936a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "carryin";
L_0000012f5c98d150 .functor XOR 1, L_0000012f5c93d310, L_0000012f5c93f1b0, C4<0>, C4<0>;
L_0000012f5c98c200 .functor AND 1, L_0000012f5c93d310, L_0000012f5c93f1b0, C4<1>, C4<1>;
L_0000012f5c98cba0 .functor XOR 1, L_0000012f5c98d150, L_0000012f5c98ceb0, C4<0>, C4<0>;
L_0000012f5c98be80 .functor AND 1, L_0000012f5c98d150, L_0000012f5c98ceb0, C4<1>, C4<1>;
L_0000012f5c98d1c0 .functor XOR 1, L_0000012f5c98be80, L_0000012f5c98c200, C4<0>, C4<0>;
v0000012f5c939170_0 .net "a", 0 0, L_0000012f5c93d310;  1 drivers
v0000012f5c9393f0_0 .net "a1", 0 0, L_0000012f5c98d150;  1 drivers
v0000012f5c937ff0_0 .net "a2", 0 0, L_0000012f5c98be80;  1 drivers
v0000012f5c938bd0_0 .net "b", 0 0, L_0000012f5c93f1b0;  1 drivers
v0000012f5c938d10_0 .net "c1", 0 0, L_0000012f5c98c200;  1 drivers
v0000012f5c9388b0_0 .net "carryin", 0 0, L_0000012f5c98ceb0;  alias, 1 drivers
v0000012f5c938950_0 .net "cout", 0 0, L_0000012f5c98d1c0;  alias, 1 drivers
v0000012f5c9389f0_0 .net "sum", 0 0, L_0000012f5c98cba0;  1 drivers
S_0000012f5c9371f0 .scope module, "lshift" "shift_left8" 3 17, 6 14 0, S_0000012f5c4783b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /OUTPUT 8 "q";
v0000012f5c93a070_0 .net "A", 7 0, v0000012f5c93c870_0;  alias, 1 drivers
v0000012f5c939cb0_0 .net *"_ivl_11", 0 0, L_0000012f5c93f390;  1 drivers
v0000012f5c939f30_0 .net *"_ivl_15", 0 0, L_0000012f5c93ea30;  1 drivers
v0000012f5c939d50_0 .net *"_ivl_19", 0 0, L_0000012f5c93df90;  1 drivers
v0000012f5c939fd0_0 .net *"_ivl_23", 0 0, L_0000012f5c93db30;  1 drivers
v0000012f5c93c690_0 .net *"_ivl_27", 0 0, L_0000012f5c93f2f0;  1 drivers
v0000012f5c93a610_0 .net *"_ivl_3", 0 0, L_0000012f5c93dc70;  1 drivers
L_0000012f5c943c40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000012f5c93a7f0_0 .net/2u *"_ivl_31", 0 0, L_0000012f5c943c40;  1 drivers
v0000012f5c93a890_0 .net *"_ivl_7", 0 0, L_0000012f5c93d130;  1 drivers
v0000012f5c93b510_0 .net "q", 7 0, L_0000012f5c93d3b0;  alias, 1 drivers
L_0000012f5c93dc70 .part v0000012f5c93c870_0, 6, 1;
L_0000012f5c93d130 .part v0000012f5c93c870_0, 5, 1;
L_0000012f5c93f390 .part v0000012f5c93c870_0, 4, 1;
L_0000012f5c93ea30 .part v0000012f5c93c870_0, 3, 1;
L_0000012f5c93df90 .part v0000012f5c93c870_0, 2, 1;
L_0000012f5c93db30 .part v0000012f5c93c870_0, 1, 1;
L_0000012f5c93f2f0 .part v0000012f5c93c870_0, 0, 1;
LS_0000012f5c93d3b0_0_0 .concat8 [ 1 1 1 1], L_0000012f5c943c40, L_0000012f5c93f2f0, L_0000012f5c93db30, L_0000012f5c93df90;
LS_0000012f5c93d3b0_0_4 .concat8 [ 1 1 1 1], L_0000012f5c93ea30, L_0000012f5c93f390, L_0000012f5c93d130, L_0000012f5c93dc70;
L_0000012f5c93d3b0 .concat8 [ 4 4 0 0], LS_0000012f5c93d3b0_0_0, LS_0000012f5c93d3b0_0_4;
S_0000012f5c937380 .scope module, "rshift" "shift_right8" 3 16, 6 1 0, S_0000012f5c4783b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /OUTPUT 8 "q";
v0000012f5c93a930_0 .net "A", 7 0, v0000012f5c93c870_0;  alias, 1 drivers
v0000012f5c93c910_0 .net *"_ivl_11", 0 0, L_0000012f5c93c0f0;  1 drivers
v0000012f5c93c730_0 .net *"_ivl_15", 0 0, L_0000012f5c93a430;  1 drivers
v0000012f5c93a9d0_0 .net *"_ivl_19", 0 0, L_0000012f5c93c2d0;  1 drivers
L_0000012f5c943bf8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000012f5c93a750_0 .net/2u *"_ivl_2", 0 0, L_0000012f5c943bf8;  1 drivers
v0000012f5c93bb50_0 .net *"_ivl_23", 0 0, L_0000012f5c93c370;  1 drivers
v0000012f5c93b1f0_0 .net *"_ivl_27", 0 0, L_0000012f5c93c410;  1 drivers
v0000012f5c93b3d0_0 .net *"_ivl_32", 0 0, L_0000012f5c93c5f0;  1 drivers
v0000012f5c93be70_0 .net *"_ivl_7", 0 0, L_0000012f5c93b830;  1 drivers
v0000012f5c93a6b0_0 .net "q", 7 0, L_0000012f5c93c4b0;  alias, 1 drivers
L_0000012f5c93b830 .part v0000012f5c93c870_0, 7, 1;
L_0000012f5c93c0f0 .part v0000012f5c93c870_0, 6, 1;
L_0000012f5c93a430 .part v0000012f5c93c870_0, 5, 1;
L_0000012f5c93c2d0 .part v0000012f5c93c870_0, 4, 1;
L_0000012f5c93c370 .part v0000012f5c93c870_0, 3, 1;
L_0000012f5c93c410 .part v0000012f5c93c870_0, 2, 1;
LS_0000012f5c93c4b0_0_0 .concat8 [ 1 1 1 1], L_0000012f5c93c5f0, L_0000012f5c93c410, L_0000012f5c93c370, L_0000012f5c93c2d0;
LS_0000012f5c93c4b0_0_4 .concat8 [ 1 1 1 1], L_0000012f5c93a430, L_0000012f5c93c0f0, L_0000012f5c93b830, L_0000012f5c943bf8;
L_0000012f5c93c4b0 .concat8 [ 4 4 0 0], LS_0000012f5c93c4b0_0_0, LS_0000012f5c93c4b0_0_4;
L_0000012f5c93c5f0 .part v0000012f5c93c870_0, 1, 1;
    .scope S_0000012f5c478540;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %cassign/vec4 v0000012f5c91f5f0_0;
    %load/vec4 v0000012f5c91f0f0_0;
    %cassign/vec4 v0000012f5c91e6f0_0;
    %cassign/link v0000012f5c91e6f0_0, v0000012f5c91f0f0_0;
    %load/vec4 v0000012f5c91eb50_0;
    %cassign/vec4 v0000012f5c91ec90_0;
    %cassign/link v0000012f5c91ec90_0, v0000012f5c91eb50_0;
    %pushi/vec4 0, 0, 8;
    %cassign/vec4 v0000012f5c91e970_0;
    %end;
    .thread T_0;
    .scope S_0000012f5c478540;
T_1 ;
    %wait E_0000012f5c8ac8a0;
    %load/vec4 v0000012f5c91e6f0_0;
    %load/vec4 v0000012f5c91f5f0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_1.0, 5;
    %load/vec4 v0000012f5c91f230_0;
    %cassign/vec4 v0000012f5c91f5f0_0;
    %cassign/link v0000012f5c91f5f0_0, v0000012f5c91f230_0;
    %load/vec4 v0000012f5c91edd0_0;
    %cassign/vec4 v0000012f5c91e970_0;
    %cassign/link v0000012f5c91e970_0, v0000012f5c91edd0_0;
T_1.0 ;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91ec90_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91e790_0;
    %cassign/vec4 v0000012f5c91ec90_0;
    %cassign/link v0000012f5c91ec90_0, v0000012f5c91e790_0;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %delay 1, 0;
    %load/vec4 v0000012f5c91e6f0_0;
    %load/vec4 v0000012f5c91f5f0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_1.2, 5;
    %load/vec4 v0000012f5c91f230_0;
    %cassign/vec4 v0000012f5c91f5f0_0;
    %cassign/link v0000012f5c91f5f0_0, v0000012f5c91f230_0;
    %load/vec4 v0000012f5c91edd0_0;
    %cassign/vec4 v0000012f5c91e970_0;
    %cassign/link v0000012f5c91e970_0, v0000012f5c91edd0_0;
T_1.2 ;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91ec90_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91efb0_0;
    %cassign/vec4 v0000012f5c91ec90_0;
    %cassign/link v0000012f5c91ec90_0, v0000012f5c91efb0_0;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %delay 1, 0;
    %load/vec4 v0000012f5c91e6f0_0;
    %load/vec4 v0000012f5c91f5f0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_1.4, 5;
    %load/vec4 v0000012f5c91f230_0;
    %cassign/vec4 v0000012f5c91f5f0_0;
    %cassign/link v0000012f5c91f5f0_0, v0000012f5c91f230_0;
    %load/vec4 v0000012f5c91edd0_0;
    %cassign/vec4 v0000012f5c91e970_0;
    %cassign/link v0000012f5c91e970_0, v0000012f5c91edd0_0;
T_1.4 ;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91ec90_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91ed30_0;
    %cassign/vec4 v0000012f5c91ec90_0;
    %cassign/link v0000012f5c91ec90_0, v0000012f5c91ed30_0;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %delay 1, 0;
    %load/vec4 v0000012f5c91e6f0_0;
    %load/vec4 v0000012f5c91f5f0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_1.6, 5;
    %load/vec4 v0000012f5c91f230_0;
    %cassign/vec4 v0000012f5c91f5f0_0;
    %cassign/link v0000012f5c91f5f0_0, v0000012f5c91f230_0;
    %load/vec4 v0000012f5c91edd0_0;
    %cassign/vec4 v0000012f5c91e970_0;
    %cassign/link v0000012f5c91e970_0, v0000012f5c91edd0_0;
T_1.6 ;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91ec90_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91f2d0_0;
    %cassign/vec4 v0000012f5c91ec90_0;
    %cassign/link v0000012f5c91ec90_0, v0000012f5c91f2d0_0;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %delay 1, 0;
    %load/vec4 v0000012f5c91e6f0_0;
    %load/vec4 v0000012f5c91f5f0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_1.8, 5;
    %load/vec4 v0000012f5c91f230_0;
    %cassign/vec4 v0000012f5c91f5f0_0;
    %cassign/link v0000012f5c91f5f0_0, v0000012f5c91f230_0;
    %load/vec4 v0000012f5c91edd0_0;
    %cassign/vec4 v0000012f5c91e970_0;
    %cassign/link v0000012f5c91e970_0, v0000012f5c91edd0_0;
T_1.8 ;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91ec90_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91f050_0;
    %cassign/vec4 v0000012f5c91ec90_0;
    %cassign/link v0000012f5c91ec90_0, v0000012f5c91f050_0;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %delay 1, 0;
    %load/vec4 v0000012f5c91e6f0_0;
    %load/vec4 v0000012f5c91f5f0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_1.10, 5;
    %load/vec4 v0000012f5c91f230_0;
    %cassign/vec4 v0000012f5c91f5f0_0;
    %cassign/link v0000012f5c91f5f0_0, v0000012f5c91f230_0;
    %load/vec4 v0000012f5c91edd0_0;
    %cassign/vec4 v0000012f5c91e970_0;
    %cassign/link v0000012f5c91e970_0, v0000012f5c91edd0_0;
T_1.10 ;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91ec90_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91e8d0_0;
    %cassign/vec4 v0000012f5c91ec90_0;
    %cassign/link v0000012f5c91ec90_0, v0000012f5c91e8d0_0;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %delay 1, 0;
    %load/vec4 v0000012f5c91e6f0_0;
    %load/vec4 v0000012f5c91f5f0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_1.12, 5;
    %load/vec4 v0000012f5c91f230_0;
    %cassign/vec4 v0000012f5c91f5f0_0;
    %cassign/link v0000012f5c91f5f0_0, v0000012f5c91f230_0;
    %load/vec4 v0000012f5c91edd0_0;
    %cassign/vec4 v0000012f5c91e970_0;
    %cassign/link v0000012f5c91e970_0, v0000012f5c91edd0_0;
T_1.12 ;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91ec90_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91f190_0;
    %cassign/vec4 v0000012f5c91ec90_0;
    %cassign/link v0000012f5c91ec90_0, v0000012f5c91f190_0;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %delay 1, 0;
    %load/vec4 v0000012f5c91e6f0_0;
    %load/vec4 v0000012f5c91f5f0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_1.14, 5;
    %load/vec4 v0000012f5c91f230_0;
    %cassign/vec4 v0000012f5c91f5f0_0;
    %cassign/link v0000012f5c91f5f0_0, v0000012f5c91f230_0;
    %load/vec4 v0000012f5c91edd0_0;
    %cassign/vec4 v0000012f5c91e970_0;
    %cassign/link v0000012f5c91e970_0, v0000012f5c91edd0_0;
T_1.14 ;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91ec90_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91fa50_0;
    %cassign/vec4 v0000012f5c91ec90_0;
    %cassign/link v0000012f5c91ec90_0, v0000012f5c91fa50_0;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %delay 1, 0;
    %load/vec4 v0000012f5c91e6f0_0;
    %load/vec4 v0000012f5c91f5f0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_1.16, 5;
    %load/vec4 v0000012f5c91f230_0;
    %cassign/vec4 v0000012f5c91f5f0_0;
    %cassign/link v0000012f5c91f5f0_0, v0000012f5c91f230_0;
    %load/vec4 v0000012f5c91edd0_0;
    %cassign/vec4 v0000012f5c91e970_0;
    %cassign/link v0000012f5c91e970_0, v0000012f5c91edd0_0;
T_1.16 ;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91f5f0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91f5f0_0, 4;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %load/vec4 v0000012f5c91e970_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0000012f5c91e970_0, 4;
    %delay 1, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000012f5c4783b0;
T_2 ;
    %wait E_0000012f5c8ac3a0;
    %load/vec4 v0000012f5c93ca50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.0 ;
    %load/vec4 v0000012f5c93bbf0_0;
    %cassign/vec4 v0000012f5c93aa70_0;
    %cassign/link v0000012f5c93aa70_0, v0000012f5c93bbf0_0;
    %jmp T_2.6;
T_2.1 ;
    %load/vec4 v0000012f5c93a4d0_0;
    %cassign/vec4 v0000012f5c93aa70_0;
    %cassign/link v0000012f5c93aa70_0, v0000012f5c93a4d0_0;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v0000012f5c93ae30_0;
    %cassign/vec4 v0000012f5c93aa70_0;
    %cassign/link v0000012f5c93aa70_0, v0000012f5c93ae30_0;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v0000012f5c93bf10_0;
    %cassign/vec4 v0000012f5c93aa70_0;
    %cassign/link v0000012f5c93aa70_0, v0000012f5c93bf10_0;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v0000012f5c93aed0_0;
    %cassign/vec4 v0000012f5c93aa70_0;
    %cassign/link v0000012f5c93aa70_0, v0000012f5c93aed0_0;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v0000012f5c93c190_0;
    %cassign/vec4 v0000012f5c93aa70_0;
    %cassign/link v0000012f5c93aa70_0, v0000012f5c93c190_0;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000012f5c478220;
T_3 ;
    %vpi_call 2 18 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000012f5c478220 {0 0 0};
    %pushi/vec4 20, 0, 8;
    %store/vec4 v0000012f5c93c870_0, 0, 8;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0000012f5c93ac50_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012f5c93b5b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000012f5c93c7d0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012f5c93b5b0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000012f5c93c7d0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000012f5c93c7d0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000012f5c93c7d0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000012f5c93c7d0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000012f5c93c7d0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000012f5c93c7d0_0, 0, 3;
    %delay 10, 0;
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "alu_tb.v";
    "alu.v";
    "./divider.v";
    "./fulladder8.v";
    "./shift.v";
    "./comple.v";
