createdesign sum D:/DE2/lr/lr1/simulation/activehdl
# Design sum created
opendesign -a sum.adf
# Design: Creating new workspace file: "D:\DE2\lr\lr1\simulation\activehdl\sum\sum.aws"
# Design: 20:40, 13 ������� 2021 �.
# Design: Opening design "D:\DE2\lr\lr1\simulation\activehdl\sum\sum.adf"
# Design Explorer: Shortcut to "D:\DE2\lr\lr1\simulation\activehdl\sum\sum.aws" workspace added.
waveformmode ASDB
alib  vhdl_libs/cycloneii_vhdl
# Library Manager: Library "cycloneii_vhdl" attached.
amap cycloneii vhdl_libs/cycloneii_vhdl
# Library Manager: Library "cycloneii" attached.
acom -strict93 -dbg -work cycloneii c:/altera/13.0sp1/quartus/eda/sim_lib/cycloneii_atoms.vhd
# File: c:/altera/13.0sp1/quartus/eda/sim_lib/cycloneii_atoms.vhd
# Compile Package "cycloneii_atom_pack"
# Compile Package Body "cycloneii_atom_pack"
# Compile Package "cycloneii_pllpack"
# Compile Package Body "cycloneii_pllpack"
# Compile Entity "cycloneii_dffe"
# Compile Architecture "behave" of Entity "cycloneii_dffe"
# Compile Entity "cycloneii_mux21"
# Compile Architecture "AltVITAL" of Entity "cycloneii_mux21"
# Compile Entity "cycloneii_mux41"
# Compile Architecture "AltVITAL" of Entity "cycloneii_mux41"
# Compile Entity "cycloneii_and1"
# Compile Architecture "AltVITAL" of Entity "cycloneii_and1"
# Compile Entity "cycloneii_ram_register"
# Compile Architecture "reg_arch" of Entity "cycloneii_ram_register"
# Compile Entity "cycloneii_ram_pulse_generator"
# Compile Architecture "pgen_arch" of Entity "cycloneii_ram_pulse_generator"
# Compile Entity "cycloneii_ram_block"
# Compile Architecture "block_arch" of Entity "cycloneii_ram_block"
# Warning: ELBWRITE_0030: c:/altera/13.0sp1/quartus/eda/sim_lib/cycloneii_atoms.vhd : (2544, 0): Non resolved signal "mem_invalidate" may have multiple sources.
# Warning: ELBWRITE_0030: c:/altera/13.0sp1/quartus/eda/sim_lib/cycloneii_atoms.vhd : (2546, 0): Non resolved signal "read_latch_invalidate" may have multiple sources.
# Warning: ELBWRITE_0030: c:/altera/13.0sp1/quartus/eda/sim_lib/cycloneii_atoms.vhd : (2552, 0): Non resolved signal "mem_invalidate_loc" may have multiple sources.
# Warning: ELBWRITE_0030: c:/altera/13.0sp1/quartus/eda/sim_lib/cycloneii_atoms.vhd : (2553, 0): Non resolved signal "read_latch_invalidate" may have multiple sources.
# Compile Entity "cycloneii_jtag"
# Compile Architecture "architecture_jtag" of Entity "cycloneii_jtag"
# Compile Entity "cycloneii_crcblock"
# Compile Architecture "architecture_crcblock" of Entity "cycloneii_crcblock"
# Compile Entity "cycloneii_asmiblock"
# Compile Architecture "architecture_asmiblock" of Entity "cycloneii_asmiblock"
# Warning: DAGGEN_0002: c:/altera/13.0sp1/quartus/eda/sim_lib/cycloneii_atoms.vhd : (2701, 0): Process has no effect - no sequential statements.
# Compile Entity "cycloneii_m_cntr"
# Compile Architecture "behave" of Entity "cycloneii_m_cntr"
# Compile Entity "cycloneii_n_cntr"
# Compile Architecture "behave" of Entity "cycloneii_n_cntr"
# Compile Entity "cycloneii_scale_cntr"
# Compile Architecture "behave" of Entity "cycloneii_scale_cntr"
# Compile Entity "cycloneii_pll_reg"
# Compile Architecture "behave" of Entity "cycloneii_pll_reg"
# Compile Entity "cycloneii_pll"
# Compile Architecture "vital_pll" of Entity "cycloneii_pll"
# Compile Entity "cycloneii_routing_wire"
# Compile Architecture "behave" of Entity "cycloneii_routing_wire"
# Compile Entity "cycloneii_lcell_ff"
# Compile Architecture "vital_lcell_ff" of Entity "cycloneii_lcell_ff"
# Compile Entity "cycloneii_lcell_comb"
# Compile Architecture "vital_lcell_comb" of Entity "cycloneii_lcell_comb"
# Compile Entity "cycloneii_asynch_io"
# Compile Architecture "behave" of Entity "cycloneii_asynch_io"
# Compile Entity "cycloneii_io"
# Compile Architecture "structure" of Entity "cycloneii_io"
# Compile Entity "cycloneii_clk_delay_ctrl"
# Compile Architecture "vital_clk_delay_ctrl" of Entity "cycloneii_clk_delay_ctrl"
# Compile Entity "cycloneii_clk_delay_cal_ctrl"
# Compile Architecture "vital_clk_delay_cal_ctrl" of Entity "cycloneii_clk_delay_cal_ctrl"
# Compile Entity "cycloneii_mac_data_reg"
# Compile Architecture "vital_cycloneii_mac_data_reg" of Entity "cycloneii_mac_data_reg"
# Compile Entity "cycloneii_mac_sign_reg"
# Compile Architecture "cycloneii_mac_sign_reg" of Entity "cycloneii_mac_sign_reg"
# Compile Entity "cycloneii_mac_mult_internal"
# Compile Architecture "vital_cycloneii_mac_mult_internal" of Entity "cycloneii_mac_mult_internal"
# Compile Entity "cycloneii_mac_mult"
# Compile Architecture "vital_cycloneii_mac_mult" of Entity "cycloneii_mac_mult"
# Compile Entity "cycloneii_mac_out"
# Compile Architecture "vital_cycloneii_mac_out" of Entity "cycloneii_mac_out"
# Compile Entity "cycloneii_ena_reg"
# Compile Architecture "behave" of Entity "cycloneii_ena_reg"
# Compile Entity "cycloneii_clkctrl"
# Compile Architecture "vital_clkctrl" of Entity "cycloneii_clkctrl"
# Compile success 0 Errors 5 Warnings  Analysis time :  1.0 [s]
acom -strict93 -dbg -work cycloneii c:/altera/13.0sp1/quartus/eda/sim_lib/cycloneii_components.vhd
# File: c:/altera/13.0sp1/quartus/eda/sim_lib/cycloneii_components.vhd
# Compile Package "cycloneii_components"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
addfile -c -auto D:/DE2/lr/lr1/simulation/activehdl/sum.vho
# Adding file D:\DE2\lr\lr1\simulation\activehdl\sum.vho ... Done
addfile -c -auto D:/DE2/lr/lr1/simulation/activehdl/sum_vhd.sdo
# Adding file D:\DE2\lr\lr1\simulation\activehdl\sum_vhd.sdo ... Done
comp -reorder
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:/DE2/lr/lr1/simulation/activehdl/sum/src/sum.vho
# Compile Entity "sum_top"
# Compile Architecture "structure" of Entity "sum_top"
# Top-level unit(s) detected:
# Entity => sum_top
# Compile success 0 Errors 0 Warnings  Analysis time :  93.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim +access +r -t 1ps +transport_int_delays +transport_path_delays -sdftyp /NA=sum_vhd.sdo -L sum -L work -L cycloneii  calc_tb
# Error: VSIM: Unknown library unit `calc_tb' specified.
# Error: VSIM: cannot select specified top-level
# Error: DO_001 in file sum_sim_gate_vhdl.do line 15
acom -O3 -e 100 -work sum -2008  $dsn/src/sum.vho
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:/DE2/lr/lr1/simulation/activehdl/sum/src/sum.vho
# Compile Entity "sum_top"
# Compile Architecture "structure" of Entity "sum_top"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
asim -sdftyp /sum_top=$dsn/src/sum_vhd.sdo -O5 +access +r +m+sum_top sum_top structure
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# SDF: 19 generic(s) read from D:\DE2\lr\lr1\simulation\activehdl\sum/src/sum_vhd.sdo
# SDF: SDF load & update time: 0.0 [s].
# SDF: 19 SDF entries loaded while 19 entries read
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7641 kB (elbread=1281 elab2=5898 kernel=161 sdf=300)
# KERNEL: ASDB file was created in location D:\DE2\lr\lr1\simulation\activehdl\sum\src\wave.asdb
#  20:41, 13 ������� 2021 �.
#  Simulation has been initialized
# add wave -noreg {/sum_top/gnd}
# add wave -noreg {/sum_top/vcc}
# add wave -noreg {/sum_top/unknown}
# add wave -noreg {/sum_top/devoe}
# add wave -noreg {/sum_top/devclrn}
# add wave -noreg {/sum_top/devpor}
# add wave -noreg {/sum_top/ww_devoe}
# add wave -noreg {/sum_top/ww_devclrn}
# add wave -noreg {/sum_top/ww_devpor}
# add wave -noreg {/sum_top/ww_SW}
# add wave -noreg {/sum_top/ww_LEDG}
# add wave -noreg {/sum_top/\sum1|s~0_combout\}
# add wave -noreg {/sum_top/\sum1|cout~0_combout\}
# add wave -noreg {/sum_top/\SW~combout\}
# add wave -noreg {/sum_top/SW}
# add wave -noreg {/sum_top/LEDG}
# 16 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'D:/DE2/lr/lr1/simulation/activehdl/sum/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
# Design: 11:16, 14 ������� 2021 �.
# Design: Opening design "D:\DE2\sen_counter\activehdl\seg7_comb.adf"
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
acom -O3 -e 100 -work seg7_comb -2008  $dsn/../src/seg7.vhd $dsn/../src/converters.vhd $dsn/../src/seg7_comb.vhd $dsn/../src/seg7_comb_tb.vhd $dsn/../src/tools.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:/DE2/sen_counter/src/seg7.vhd
# Compile Entity "seg7"
# Compile Architecture "rtl" of Entity "seg7"
# File: D:/DE2/sen_counter/src/converters.vhd
# Compile Package "converters"
# Compile Package Body "converters"
# File: D:/DE2/sen_counter/src/seg7_comb.vhd
# Compile Entity "seg7_comb"
# Compile Architecture "rtl" of Entity "seg7_comb"
# Error: COMP96_0669: ../../src/seg7_comb.vhd : (23, 33): Type for "x1" is not fully constrained. (IEEE 1076-2008, 5.3.2.2)
# Error: COMP96_0669: ../../src/seg7_comb.vhd : (24, 33): Type for "x1n" is not fully constrained. (IEEE 1076-2008, 5.3.2.2)
# Error: COMP96_0104: ../../src/seg7_comb.vhd : (29, 29): Undefined type of expression.
# Error: COMP96_0312: ../../src/seg7_comb.vhd : (29, 29): Type must be determinable from the context.
# Error: COMP96_0234: Fatal error : INTERNAL COMPILER ERROR (compiled file "D:/DE2/sen_counter/src/seg7_comb.vhd" - semantic process).
# Compile failure 5 Errors 0 Warnings  Analysis time :  94.0 [ms]
