// Seed: 2724158421
module module_0;
  reg id_1;
  initial begin : LABEL_0
    id_1 = -1 !== id_1;
  end
  assign module_1.id_14 = 0;
  assign id_1 = -1'b0;
endmodule
module module_1 #(
    parameter id_1 = 32'd17
) (
    output tri id_0,
    input wor _id_1,
    input wand id_2
    , id_16,
    output tri0 id_3,
    input tri0 id_4,
    input wand id_5,
    input wire id_6,
    output supply1 id_7,
    input tri id_8,
    output supply1 id_9,
    input supply0 id_10,
    output wor id_11
    , id_17,
    input wire id_12,
    output supply0 id_13,
    input uwire id_14
);
  logic [1 : id_1] id_18;
  logic id_19;
  localparam id_20 = 1;
  xor primCall (
      id_0, id_10, id_12, id_14, id_16, id_17, id_18, id_19, id_2, id_20, id_4, id_5, id_6, id_8
  );
  module_0 modCall_1 ();
endmodule
