Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Nov 28 15:00:31 2018
| Host         : DESKTOP-4RUUH2K running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file creeping_line_3_control_sets_placed.rpt
| Design       : creeping_line_3
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|     10 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              86 |           11 |
| Yes          | No                    | No                     |              64 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+---------------+-----------------------------+------------------+----------------+
|      Clock Signal     | Enable Signal |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+-----------------------+---------------+-----------------------------+------------------+----------------+
|  clk_100MHz_IBUF_BUFG |               |                             |                2 |             10 |
|  clk_100MHz_IBUF_BUFG |               | counter[0]_i_1_n_0          |                4 |             32 |
|  clk_100MHz_IBUF_BUFG |               | cntr_for_reg_clk[0]_i_1_n_0 |                7 |             54 |
|  clk_100MHz_IBUF_BUFG | clk_1Hz       |                             |                9 |             64 |
+-----------------------+---------------+-----------------------------+------------------+----------------+


