<!doctype html>
<html lang="en">
<head>
<meta charset="utf-8">
<meta name="viewport" content="width=device-width, initial-scale=1, minimum-scale=1" />
<meta name="generator" content="pdoc 0.8.3" />
<title>simulator.bank API documentation</title>
<meta name="description" content="" />
<link rel="preload stylesheet" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/10up-sanitize.css/11.0.1/sanitize.min.css" integrity="sha256-PK9q560IAAa6WVRRh76LtCaI8pjTJ2z11v0miyNNjrs=" crossorigin>
<link rel="preload stylesheet" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/10up-sanitize.css/11.0.1/typography.min.css" integrity="sha256-7l/o7C8jubJiy74VsKTidCy1yBkRtiUGbVkYBylBqUg=" crossorigin>
<link rel="stylesheet preload" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/9.18.1/styles/github.min.css" crossorigin>
<style>:root{--highlight-color:#fe9}.flex{display:flex !important}body{line-height:1.5em}#content{padding:20px}#sidebar{padding:30px;overflow:hidden}#sidebar > *:last-child{margin-bottom:2cm}.http-server-breadcrumbs{font-size:130%;margin:0 0 15px 0}#footer{font-size:.75em;padding:5px 30px;border-top:1px solid #ddd;text-align:right}#footer p{margin:0 0 0 1em;display:inline-block}#footer p:last-child{margin-right:30px}h1,h2,h3,h4,h5{font-weight:300}h1{font-size:2.5em;line-height:1.1em}h2{font-size:1.75em;margin:1em 0 .50em 0}h3{font-size:1.4em;margin:25px 0 10px 0}h4{margin:0;font-size:105%}h1:target,h2:target,h3:target,h4:target,h5:target,h6:target{background:var(--highlight-color);padding:.2em 0}a{color:#058;text-decoration:none;transition:color .3s ease-in-out}a:hover{color:#e82}.title code{font-weight:bold}h2[id^="header-"]{margin-top:2em}.ident{color:#900}pre code{background:#f8f8f8;font-size:.8em;line-height:1.4em}code{background:#f2f2f1;padding:1px 4px;overflow-wrap:break-word}h1 code{background:transparent}pre{background:#f8f8f8;border:0;border-top:1px solid #ccc;border-bottom:1px solid #ccc;margin:1em 0;padding:1ex}#http-server-module-list{display:flex;flex-flow:column}#http-server-module-list div{display:flex}#http-server-module-list dt{min-width:10%}#http-server-module-list p{margin-top:0}.toc ul,#index{list-style-type:none;margin:0;padding:0}#index code{background:transparent}#index h3{border-bottom:1px solid #ddd}#index ul{padding:0}#index h4{margin-top:.6em;font-weight:bold}@media (min-width:200ex){#index .two-column{column-count:2}}@media (min-width:300ex){#index .two-column{column-count:3}}dl{margin-bottom:2em}dl dl:last-child{margin-bottom:4em}dd{margin:0 0 1em 3em}#header-classes + dl > dd{margin-bottom:3em}dd dd{margin-left:2em}dd p{margin:10px 0}.name{background:#eee;font-weight:bold;font-size:.85em;padding:5px 10px;display:inline-block;min-width:40%}.name:hover{background:#e0e0e0}dt:target .name{background:var(--highlight-color)}.name > span:first-child{white-space:nowrap}.name.class > span:nth-child(2){margin-left:.4em}.inherited{color:#999;border-left:5px solid #eee;padding-left:1em}.inheritance em{font-style:normal;font-weight:bold}.desc h2{font-weight:400;font-size:1.25em}.desc h3{font-size:1em}.desc dt code{background:inherit}.source summary,.git-link-div{color:#666;text-align:right;font-weight:400;font-size:.8em;text-transform:uppercase}.source summary > *{white-space:nowrap;cursor:pointer}.git-link{color:inherit;margin-left:1em}.source pre{max-height:500px;overflow:auto;margin:0}.source pre code{font-size:12px;overflow:visible}.hlist{list-style:none}.hlist li{display:inline}.hlist li:after{content:',\2002'}.hlist li:last-child:after{content:none}.hlist .hlist{display:inline;padding-left:1em}img{max-width:100%}td{padding:0 .5em}.admonition{padding:.1em .5em;margin-bottom:1em}.admonition-title{font-weight:bold}.admonition.note,.admonition.info,.admonition.important{background:#aef}.admonition.todo,.admonition.versionadded,.admonition.tip,.admonition.hint{background:#dfd}.admonition.warning,.admonition.versionchanged,.admonition.deprecated{background:#fd4}.admonition.error,.admonition.danger,.admonition.caution{background:lightpink}</style>
<style media="screen and (min-width: 700px)">@media screen and (min-width:700px){#sidebar{width:30%;height:100vh;overflow:auto;position:sticky;top:0}#content{width:70%;max-width:100ch;padding:3em 4em;border-left:1px solid #ddd}pre code{font-size:1em}.item .name{font-size:1em}main{display:flex;flex-direction:row-reverse;justify-content:flex-end}.toc ul ul,#index ul{padding-left:1.5em}.toc > ul > li{margin-top:.5em}}</style>
<style media="print">@media print{#sidebar h1{page-break-before:always}.source{display:none}}@media print{*{background:transparent !important;color:#000 !important;box-shadow:none !important;text-shadow:none !important}a[href]:after{content:" (" attr(href) ")";font-size:90%}a[href][title]:after{content:none}abbr[title]:after{content:" (" attr(title) ")"}.ir a:after,a[href^="javascript:"]:after,a[href^="#"]:after{content:""}pre,blockquote{border:1px solid #999;page-break-inside:avoid}thead{display:table-header-group}tr,img{page-break-inside:avoid}img{max-width:100% !important}@page{margin:0.5cm}p,h2,h3{orphans:3;widows:3}h1,h2,h3,h4,h5,h6{page-break-after:avoid}}</style>
<script defer src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/9.18.1/highlight.min.js" integrity="sha256-eOgo0OtLL4cdq7RdwRUiGKLX9XsIJ7nGhWEKbohmVAQ=" crossorigin></script>
<script>window.addEventListener('DOMContentLoaded', () => hljs.initHighlighting())</script>
</head>
<body>
<main>
<article id="content">
<header>
<h1 class="title">Module <code>simulator.bank</code></h1>
</header>
<section id="section-intro">
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">import simpy 
from simulator.message import DRAMCommand


class Bank:

    def __init__(self, env, config, log, pe):
        self.env = env 
        self.config = config 
        self.log = log
        self.pe = pe 
        self.hardware = pe.pg.core.processor.hardware 

        assert config[&#34;sim_clock_freq&#34;] % config[&#34;dram_clock_freq&#34;] == 0, (
            &#34;Undividable simulation clock frequency&#34;)
        self.clock_unit = config[&#34;sim_clock_freq&#34;] // config[&#34;dram_clock_freq&#34;]

        # this queue stores memory transactions
        self.mem_trans_queue = []
        # this queue only stores memory tokens
        self.mem_trans_token_queue = simpy.Store(
            env, capacity=config[&#34;dram_trans_queue_size&#34;]
        )
        self.mem_resp_queue = simpy.FilterStore(env)

        # data structure for memory controller
        self.dram_cmd_queue = simpy.Store(env)
        self.dram_data_bus_sig = simpy.Store(env, capacity=1)
        self.last_mem_trans = None
        self.last_dram_cmd = None
        self.last_four_act_cyc = [0] * 4
        self.last_refresh_end_cyc = 0
        self.last_open_row_addr = None
        self.dram_status = &#34;precharged&#34;

        # spawn processes for memory transaction handling
        if config[&#34;dram_controller&#34;] == &#34;ideal&#34;:
            self.env.process(self._mem_ideal_trans_handler())
        elif config[&#34;dram_controller&#34;] == &#34;simple&#34;:
            self.env.process(self._mem_simple_trans_handler())
        else:
            raise NotImplementedError(
                &#34;Unrecognized memory controller: {}&#34;.format(
                    config[&#34;dram_controller&#34;])
            )
        # spawn process for dram command handling and state transitions
        if config[&#34;dram_controller&#34;] == &#34;simple&#34;:
            self.env.process(self._dram_cmd_handler())
        return

    def _update_four_act_cyc(self, cycle):
        &#34;&#34;&#34;This function updates past four activation clock cycle in dram domain
        Args:
            cycle: the dram clock cycle of the current issued ACT command
        Return:
        &#34;&#34;&#34;
        self.last_four_act_cyc[3] = self.last_four_act_cyc[2]
        self.last_four_act_cyc[2] = self.last_four_act_cyc[1]
        self.last_four_act_cyc[1] = self.last_four_act_cyc[0]
        self.last_four_act_cyc[0] = cycle

    def _dram_cmd_handler(self):
        &#34;&#34;&#34;This is the dram state transition logic
        Args:
        Return:
        &#34;&#34;&#34;
        while True:
            if ((self.env.now - self.last_refresh_end_cyc) 
                    &gt; self.config[&#34;dram_tREFI&#34;] * self.clock_unit):
                # dram refresh should start
                dram_cmd = DRAMCommand(&#34;REF&#34;, None, None)
            else:
                dram_cmd = yield self.dram_cmd_queue.get()
            if dram_cmd.type == &#34;ACT&#34;:
                assert self.dram_status == &#34;precharged&#34;

                if ((self.last_four_act_cyc[3] != 0) 
                        and ((self.env.now - self.last_four_act_cyc[3]) 
                             &lt; self.config[&#34;dram_tFAW&#34;] * self.clock_unit)):
                    yield self.env.timeout(
                        self.config[&#34;dram_tFAW&#34;] * self.clock_unit 
                        - (self.env.now - self.last_four_act_cyc[3])
                    )

                if self.last_dram_cmd is None:
                    # this is the initial state
                    self.log.debug(&#34;dram initialized&#34;)

                elif self.last_dram_cmd.type == &#34;PRE&#34;:
                    if ((self.env.now - self.last_dram_cmd.time) 
                            &lt; self.config[&#34;dram_tRP&#34;] * self.clock_unit):
                        yield self.env.timeout(
                            self.config[&#34;dram_tRP&#34;] * self.clock_unit 
                            - (self.env.now - self.last_dram_cmd.time)
                        )

                elif self.last_dram_cmd.type == &#34;READ_PRE&#34;:
                    if ((self.env.now - self.last_dram_cmd.time) 
                            &lt; (self.config[&#34;dram_tRTPL&#34;] 
                               + self.config[&#34;dram_tRP&#34;]) * self.clock_unit):
                        yield self.env.timeout(
                            (self.config[&#34;dram_tRTPL&#34;] 
                                + self.config[&#34;dram_tRP&#34;]) * self.clock_unit 
                            - (self.env.now - self.last_dram_cmd.time)
                        )

                elif self.last_dram_cmd.type == &#34;WRITE_PRE&#34;:
                    if ((self.env.now - self.last_dram_cmd.time) 
                            &lt; (self.config[&#34;dram_tWTRL&#34;] 
                               + self.config[&#34;dram_tRP&#34;]) * self.clock_unit):
                        yield self.env.timeout(
                            (self.config[&#34;dram_tWTRL&#34;] 
                                + self.config[&#34;dram_tRP&#34;]) * self.clock_unit 
                            - (self.env.now - self.last_dram_cmd.time)
                        )

                else:
                    assert False, &#34;wrong dram command sequence!&#34;
                
                # update activation window
                self._update_four_act_cyc(self.env.now)
                # This command is ready to issue
                dram_cmd.time = self.env.now
                self.last_dram_cmd = dram_cmd
                self.dram_status = &#34;active&#34;
                self.last_open_row_addr = dram_cmd.row_addr

            elif dram_cmd.type == &#34;PRE&#34;:
                assert self.dram_status == &#34;active&#34;
                assert self.last_dram_cmd is not None
                if self.last_dram_cmd.type == &#34;READ&#34;:
                    if ((self.env.now - self.last_dram_cmd.time) 
                            &lt; self.config[&#34;dram_tRTPL&#34;] * self.clock_unit):
                        yield self.env.timeout(
                            self.config[&#34;dram_tRTPL&#34;] * self.clock_unit 
                            - (self.env.now - self.last_dram_cmd.time)
                        )

                elif self.last_dram_cmd.type == &#34;WRITE&#34;:
                    if ((self.env.now - self.last_dram_cmd.time) 
                            &lt; self.config[&#34;dram_tWTRL&#34;] * self.clock_unit):
                        yield self.env.timeout(
                            self.config[&#34;dram_tWTRL&#34;] * self.clock_unit 
                            - (self.env.now - self.last_dram_cmd.time)
                        )

                elif self.last_dram_cmd.type == &#34;ACT&#34;:
                    if ((self.env.now - self.last_dram_cmd.time) 
                            &lt; self.config[&#34;dram_tRAS&#34;] * self.clock_unit):
                        yield self.env.timeout(
                            self.config[&#34;dram_tRAS&#34;] * self.clock_unit 
                            - (self.env.now - self.last_dram_cmd.time)
                        )
                else:
                    assert False, &#34;wrong dram command sequence!&#34;

                # This command is ready to issue
                dram_cmd.time = self.env.now
                self.last_dram_cmd = dram_cmd
                self.dram_status = &#34;precharged&#34;
                self.last_open_row_addr = None

            elif dram_cmd.type == &#34;READ&#34;:
                assert self.dram_status == &#34;active&#34;
                assert self.last_dram_cmd is not None
                assert self.last_open_row_addr == dram_cmd.row_addr
                if (self.last_dram_cmd.type == &#34;READ&#34; 
                        or self.last_dram_cmd.type == &#34;WRITE&#34;):
                    if ((self.env.now - self.last_dram_cmd.time) 
                            &lt; self.config[&#34;dram_tCCDL&#34;] * self.clock_unit):
                        yield self.env.timeout(
                            self.config[&#34;dram_tCCDL&#34;] * self.clock_unit 
                            - (self.env.now - self.last_dram_cmd.time)
                        )

                elif self.last_dram_cmd.type == &#34;ACT&#34;:
                    if ((self.env.now - self.last_dram_cmd.time) 
                            &lt; self.config[&#34;dram_tRCDR&#34;] * self.clock_unit):
                        yield self.env.timeout(
                            self.config[&#34;dram_tRCDR&#34;] * self.clock_unit 
                            - (self.env.now - self.last_dram_cmd.time)
                        )
                else:
                    assert False, &#34;wrong dram command sequence!&#34;

                # This command is ready to issue
                dram_cmd.time = self.env.now
                self.last_dram_cmd = dram_cmd
                # prepare data on the data bus
                yield self.env.timeout(self.config[&#34;dram_CL&#34;] * self.clock_unit)
                yield self.dram_data_bus_sig.put(1)

            elif dram_cmd.type == &#34;WRITE&#34;:
                assert self.dram_status == &#34;active&#34;
                assert self.last_dram_cmd is not None
                assert self.last_open_row_addr == dram_cmd.row_addr
                if (self.last_dram_cmd.type == &#34;READ&#34; 
                        or self.last_dram_cmd.type == &#34;WRITE&#34;):
                    if ((self.env.now - self.last_dram_cmd.time) 
                            &lt; self.config[&#34;dram_tCCDL&#34;] * self.clock_unit):
                        yield self.env.timeout(
                            self.config[&#34;dram_tCCDL&#34;] * self.clock_unit 
                            - (self.env.now - self.last_dram_cmd.time)
                        )

                elif self.last_dram_cmd.type == &#34;ACT&#34;:
                    if ((self.env.now - self.last_dram_cmd.time) 
                            &lt; self.config[&#34;dram_tRCDW&#34;] * self.clock_unit):
                        yield self.env.timeout(
                            self.config[&#34;dram_tRCDW&#34;] * self.clock_unit 
                            - (self.env.now - self.last_dram_cmd.time)
                        )
                else:
                    assert False, &#34;wrong dram command sequence!&#34;

                # This command is ready to issue
                dram_cmd.time = self.env.now
                self.last_dram_cmd = dram_cmd
                # Prepare data on the data bus
                yield self.env.timeout(self.config[&#34;dram_CWL&#34;] 
                                       * self.clock_unit)
                yield self.dram_data_bus_sig.put(1)

            elif dram_cmd.type == &#34;READ_PRE&#34;:
                assert self.dram_status == &#34;active&#34;
                assert self.last_dram_cmd is not None
                assert self.last_open_row_addr == dram_cmd.row_addr
                if (self.last_dram_cmd.type == &#34;READ&#34; 
                        or self.last_dram_cmd.type == &#34;WRITE&#34;):
                    if ((self.env.now - self.last_dram_cmd.time) 
                            &lt; self.config[&#34;dram_tCCDL&#34;] * self.clock_unit):
                        yield self.env.timeout(
                            self.config[&#34;dram_tCCDL&#34;] * self.clock_unit 
                            - (self.env.now - self.last_dram_cmd.time)
                        )

                elif self.last_dram_cmd.type == &#34;ACT&#34;:
                    if ((self.env.now - self.last_dram_cmd.time) 
                            &lt; self.config[&#34;dram_tRCDR&#34;] * self.clock_unit):
                        yield self.env.timeout(
                            self.config[&#34;dram_tRCDR&#34;] * self.clock_unit 
                            - (self.env.now - self.last_dram_cmd.time)
                        )
                else:
                    assert False, &#34;wrong dram command sequence!&#34;

                # This command is ready to issue
                self.dram_status = &#34;precharged&#34;
                dram_cmd.time = self.env.now
                self.last_dram_cmd = dram_cmd
                # prepare data on the data bus
                yield self.env.timeout(self.config[&#34;dram_CL&#34;] 
                                       * self.clock_unit)
                yield self.dram_data_bus_sig.put(1)

            elif dram_cmd.type == &#34;WRITE_PRE&#34;:
                assert self.dram_status == &#34;active&#34;
                assert self.last_dram_cmd is not None
                assert self.last_open_row_addr == dram_cmd.row_addr
                if (self.last_dram_cmd.type == &#34;READ&#34; 
                        or self.last_dram_cmd.type == &#34;WRITE&#34;):
                    if ((self.env.now - self.last_dram_cmd.time) 
                            &lt; self.config[&#34;dram_tCCDL&#34;] * self.clock_unit):
                        yield self.env.timeout(
                            self.config[&#34;dram_tCCDL&#34;] * self.clock_unit 
                            - (self.env.now - self.last_dram_cmd.time)
                        )

                elif self.last_dram_cmd.type == &#34;ACT&#34;:
                    if ((self.env.now - self.last_dram_cmd.time) 
                            &lt; self.config[&#34;dram_tRCDW&#34;] * self.clock_unit):
                        yield self.env.timeout(
                            self.config[&#34;dram_tRCDW&#34;] * self.clock_unit 
                            - (self.env.now - self.last_dram_cmd.time)
                        )
                else:
                    assert False, &#34;wrong dram command sequence!&#34;

                # This command is ready to issue
                self.dram_status = &#34;precharged&#34;
                dram_cmd.time = self.env.now
                self.last_dram_cmd = dram_cmd
                # prepare data on the data bus
                yield self.env.timeout(self.config[&#34;dram_CWL&#34;] 
                                       * self.clock_unit)
                yield self.dram_data_bus_sig.put(1)

            elif dram_cmd.type == &#34;REF&#34;:
                if self.last_dram_cmd is None:
                    # start refresh
                    self.dram_status = &#34;refreshing&#34;
                    yield self.env.timeout(self.config[&#34;dram_tRFC&#34;] 
                                           * self.clock_unit)
                    # refresh ready
                    self.last_refresh_end_cyc = self.env.now
                    # keep bank close
                    self.dram_status = &#34;precharged&#34;
                    self.last_dram_cmd = DRAMCommand(&#34;PRE&#34;, None, None)
                    self.last_dram_cmd.time = self.env.now
                    self.last_open_row_addr = None

                elif self.last_dram_cmd.type == &#34;ACT&#34;:
                    if ((self.env.now - self.last_dram_cmd.time) 
                            &lt; self.config[&#34;dram_tRAS&#34;] * self.clock_unit):
                        # wait until we can start refresh
                        yield self.env.timeout(
                            self.config[&#34;dram_tRAS&#34;] * self.clock_unit 
                            - (self.env.now - self.last_dram_cmd.time)
                        )

                    # start refresh
                    self.dram_status = &#34;refreshing&#34;
                    yield self.env.timeout(self.config[&#34;dram_tRFC&#34;] 
                                           * self.clock_unit)
                    # refresh ready
                    self.last_refresh_end_cyc = self.env.now
                    # keep bank open
                    self.dram_status = &#34;active&#34;
                    self.last_dram_cmd.time = self.env.now
                    # update activation window
                    self._update_four_act_cyc(self.env.now)

                elif self.last_dram_cmd.type == &#34;PRE&#34;:
                    if ((self.env.now - self.last_dram_cmd.time) 
                            &lt; self.config[&#34;dram_tRP&#34;] * self.clock_unit):
                        # wait until we can start refresh
                        yield self.env.timeout(
                            self.config[&#34;dram_tRP&#34;] * self.clock_unit 
                            - (self.env.now - self.last_dram_cmd.time)
                        )

                    # start refresh
                    self.dram_status = &#34;refreshing&#34;
                    yield self.env.timeout(self.config[&#34;dram_tRFC&#34;] 
                                           * self.clock_unit)
                    # refresh ready
                    self.last_refresh_end_cyc = self.env.now
                    # keep bank close
                    self.dram_status = &#34;precharged&#34;
                    self.last_dram_cmd.time = self.env.now

                elif self.last_dram_cmd.type == &#34;READ_PRE&#34;:
                    if ((self.env.now - self.last_dram_cmd.time) 
                            &lt; (self.config[&#34;dram_tRTPL&#34;] 
                                + self.config[&#34;dram_tRP&#34;]) * self.clock_unit):
                        # wait until we can start refresh
                        yield self.env.timeout(
                            (self.config[&#34;dram_tRTPL&#34;] 
                                + self.config[&#34;dram_tRP&#34;]) * self.clock_unit 
                            - (self.env.now - self.last_dram_cmd.time)
                        )

                    # start refresh
                    self.dram_status = &#34;refreshing&#34;
                    yield self.env.timeout(self.config[&#34;dram_tRFC&#34;] 
                                           * self.clock_unit)
                    # refresh ready
                    self.last_refresh_end_cyc = self.env.now
                    # keep bank close
                    self.last_dram_cmd.type = &#34;PRE&#34;
                    self.last_dram_cmd.time = self.env.now
                    self.dram_status = &#34;precharged&#34;

                elif self.last_dram_cmd.type == &#34;WRITE_PRE&#34;:
                    if ((self.env.now - self.last_dram_cmd.time) 
                            &lt; (self.config[&#34;dram_tWTRL&#34;] 
                                + self.config[&#34;dram_tRP&#34;]) * self.clock_unit):
                        # wait until we can start refresh
                        yield self.env.timeout(
                            (self.config[&#34;dram_tWTRL&#34;] 
                                + self.config[&#34;dram_tRP&#34;]) * self.clock_unit 
                            - (self.env.now - self.last_dram_cmd.time)
                        )

                    # start refresh
                    self.dram_status = &#34;refreshing&#34;
                    yield self.env.timeout(self.config[&#34;dram_tRFC&#34;] 
                                           * self.clock_unit)
                    # refresh ready
                    self.last_refresh_end_cyc = self.env.now
                    # keep bank close
                    self.last_dram_cmd.type = &#34;PRE&#34;
                    self.last_dram_cmd.time = self.env.now
                    self.dram_status = &#34;precharged&#34;

                elif self.last_dram_cmd.type == &#34;READ&#34;:
                    if ((self.env.now - self.last_dram_cmd.time) 
                            &lt; (self.config[&#34;dram_tRTPL&#34;] 
                                + self.config[&#34;dram_tRP&#34;]) * self.clock_unit):
                        # wait until we can start refresh
                        yield self.env.timeout(
                            (self.config[&#34;dram_tRTPL&#34;] 
                                + self.config[&#34;dram_tRP&#34;]) * self.clock_unit 
                            - (self.env.now - self.last_dram_cmd.time)
                        )

                    # start refresh
                    self.dram_status = &#34;refreshing&#34;
                    yield self.env.timeout(self.config[&#34;dram_tRFC&#34;] 
                                           * self.clock_unit)
                    # refresh ready
                    self.last_refresh_end_cyc = self.env.now
                    # keep bank open
                    self.last_dram_cmd.type = &#34;ACT&#34;
                    self.last_dram_cmd.time = self.env.now
                    self.dram_status = &#34;active&#34;

                elif self.last_dram_cmd.type == &#34;WRITE&#34;:
                    if ((self.env.now - self.last_dram_cmd.time) 
                            &lt; (self.config[&#34;dram_tWTRL&#34;] 
                                + self.config[&#34;dram_tRP&#34;]) * self.clock_unit):
                        # wait until we can start refresh
                        yield self.env.timeout(
                            (self.config[&#34;dram_tWTRL&#34;] 
                                + self.config[&#34;dram_tRP&#34;]) * self.clock_unit 
                            - (self.env.now - self.last_dram_cmd.time)
                        )

                    # start refresh
                    self.dram_status = &#34;refreshing&#34;
                    yield self.env.timeout(self.config[&#34;dram_tRFC&#34;] 
                                           * self.clock_unit)
                    # refresh ready
                    self.last_refresh_end_cyc = self.env.now
                    # keep bank open
                    self.last_dram_cmd.type = &#34;ACT&#34;
                    self.last_dram_cmd.time = self.env.now
                    self.dram_status = &#34;active&#34;

                else:
                    assert False, &#34;wrong dram command&#34;
            else:
                assert False, &#34;wrong dram command&#34;

    def _translate_enqueue_dram_cmd(self, trans):
        &#34;&#34;&#34;This function translate dram transaction into dram commands and 
        enqueue. 

        Arg:
            trans: the memory transaction to be translated and added to command
            queue
        Return:
        &#34;&#34;&#34;
        if trans.type == &#34;load&#34;:
            if self.dram_status == &#34;precharged&#34;:
                if self.config[&#34;dram_page_policy&#34;] == &#34;close_page&#34;:
                    yield self.dram_cmd_queue.put(
                        DRAMCommand(&#34;ACT&#34;, trans.row_addr, trans.col_addr)
                    )
                    yield self.dram_cmd_queue.put(
                        DRAMCommand(&#34;READ_PRE&#34;, trans.row_addr, trans.col_addr)
                    )
                    self.last_mem_trans = trans

                elif self.config[&#34;dram_page_policy&#34;] == &#34;open_page&#34;:
                    yield self.dram_cmd_queue.put(
                        DRAMCommand(&#34;ACT&#34;, trans.row_addr, trans.col_addr)
                    )
                    yield self.dram_cmd_queue.put(
                        DRAMCommand(&#34;READ&#34;, trans.row_addr, trans.col_addr)
                    )
                    self.last_mem_trans = trans

                else:
                    assert False, &#34;wrong page policy&#34;

            elif self.dram_status == &#34;active&#34;:
                if self.config[&#34;dram_page_policy&#34;] == &#34;close_page&#34;:
                    assert False, &#34;dram should not be active for close page &#34; \
                        &#34;policy&#34;

                elif self.config[&#34;dram_page_policy&#34;] == &#34;open_page&#34;:
                    if self.last_open_row_addr != trans.row_addr:
                        # row buffer miss
                        yield self.dram_cmd_queue.put(
                            DRAMCommand(&#34;PRE&#34;, self.last_mem_trans.row_addr, 
                                        trans.col_addr)
                        )
                        yield self.dram_cmd_queue.put(
                            DRAMCommand(&#34;ACT&#34;, trans.row_addr, trans.col_addr)
                        )
                        yield self.dram_cmd_queue.put(
                            DRAMCommand(&#34;READ&#34;, trans.row_addr, trans.col_addr)
                        )
                    else:
                        # row buffer hit
                        yield self.dram_cmd_queue.put(
                            DRAMCommand(&#34;READ&#34;, trans.row_addr, trans.col_addr)
                        )
                    self.last_mem_trans = trans
                else:
                    assert False, &#34;wrong page policy&#34;
            else:
                assert False, &#34;wrong dram status&#34;

        elif trans.type == &#34;store&#34;:
            if self.dram_status == &#34;precharged&#34;:
                if self.config[&#34;dram_page_policy&#34;] == &#34;close_page&#34;:
                    yield self.dram_cmd_queue.put(
                        DRAMCommand(&#34;ACT&#34;, trans.row_addr, trans.col_addr)
                    )
                    yield self.dram_cmd_queue.put(
                        DRAMCommand(&#34;WRITE_PRE&#34;, trans.row_addr, trans.col_addr)
                    )
                    self.last_mem_trans = trans
                elif self.config[&#34;dram_page_policy&#34;] == &#34;open_page&#34;:
                    yield self.dram_cmd_queue.put(
                        DRAMCommand(&#34;ACT&#34;, trans.row_addr, trans.col_addr)
                    )
                    yield self.dram_cmd_queue.put(
                        DRAMCommand(&#34;WRITE&#34;, trans.row_addr, trans.col_addr)
                    )
                    self.last_mem_trans = trans
                else:
                    assert False, &#34;wrong page policy&#34;

            elif self.dram_status == &#34;active&#34;:
                if self.config[&#34;dram_page_policy&#34;] == &#34;close_page&#34;:
                    assert False, &#34;dram should not be active for close page &#34; \
                        &#34;policy&#34;
                elif self.config[&#34;dram_page_policy&#34;] == &#34;open_page&#34;:
                    if self.last_open_row_addr != trans.row_addr:
                        # row buffer miss
                        yield self.dram_cmd_queue.put(
                            DRAMCommand(&#34;PRE&#34;, self.last_mem_trans.row_addr, 
                                        trans.col_addr)
                        )
                        yield self.dram_cmd_queue.put(
                            DRAMCommand(&#34;ACT&#34;, trans.row_addr, trans.col_addr)
                        )
                        yield self.dram_cmd_queue.put(
                            DRAMCommand(&#34;READ&#34;, trans.row_addr, trans.col_addr)
                        )
                    else:
                        # row buffer hit
                        yield self.dram_cmd_queue.put(
                            DRAMCommand(&#34;READ&#34;, trans.row_addr, trans.col_addr)
                        )
                    self.last_mem_trans = trans
                else:
                    assert False, &#34;wrong page policy&#34;
            else:
                assert False, &#34;wrong dram status&#34;
        else:
            raise NotImplementedError(
                &#34;Unrecognized memory transaction: {}&#34;.format(trans.type)
            )
        return

    def _get_mem_trans(self):
        &#34;&#34;&#34;Return a memory transaction from transaction queue according to 
        scheduling policy
        
        Args:
        Returns:
            trans: memory transaction to be issued
        &#34;&#34;&#34;
        trans = None
        assert len(self.mem_trans_queue) &gt; 0
        if self.config[&#34;dram_schedule_policy&#34;] == &#34;FCFS&#34;:
            trans = self.mem_trans_queue.pop(0)  # get the first request
        elif self.config[&#34;dram_schedule_policy&#34;] == &#34;FRFCFS&#34;:
            for i in range(len(self.mem_trans_queue)):
                # iterate queue from start till end
                if self.mem_trans_queue[i].row_addr == self.last_open_row_addr:
                    # this is the earliest transaction that results in a row hit
                    trans = self.mem_trans_queue.pop(i)
                    break
            if trans is None:
                # no row hit transaction found
                trans = self.mem_trans_queue.pop(0)  # get the first request
        else:
            raise NotImplementedError(
                &#34;Unrecognized scheduling policy: {}&#34;.format(
                    self.config[&#34;dram_schedule_policy&#34;])
            )
        return trans

    def _mem_simple_trans_handler(self):
        &#34;&#34;&#34;This is the simple memory controller
        Args:
        Return:
        &#34;&#34;&#34;
        while True:
            yield self.mem_trans_token_queue.get()
            trans = self._get_mem_trans()
            if trans.type == &#34;load&#34;:
                # Translate transaction into dram commands and enqueue
                self.env.process(self._translate_enqueue_dram_cmd(trans))
                # Wait until data appears on data bus
                yield self.dram_data_bus_sig.get()
                trans.data = self.hardware.mem.get_value(
                    trans.get_mem_addr(), 
                    self.config[&#34;dram_bank_io_width&#34;]
                )
                yield self.mem_resp_queue.put(trans)
            elif trans.type == &#34;store&#34;:
                # Translate transaction into dram commands and enqueue
                self.env.process(self._translate_enqueue_dram_cmd(trans))
                # Wait until data could be placed on data bus
                yield self.dram_data_bus_sig.get()
                addr = trans.get_mem_addr()
                data = trans.data
                assert len(data) == self.config[&#34;dram_bank_io_width&#34;]
                self.hardware.mem.set_value(addr, data)
            else:
                raise NotImplementedError(
                    &#34;Unrecognized memory transaction: {}&#34;.format(trans.type)
                )

    def _mem_ideal_trans_handler(self):
        &#34;&#34;&#34;This is the ideal memory controller that assumes fixed load/store 
        latency 
        Args:
        Return:
        &#34;&#34;&#34;
        while True:
            yield self.mem_trans_token_queue.get()
            trans = self._get_mem_trans()
            if trans.type == &#34;load&#34;:
                data = self.hardware.mem.get_value(
                    trans.get_mem_addr(), self.config[&#34;dram_bank_io_width&#34;]
                )
                trans.data = data
                yield self.env.timeout(
                    self.config[&#34;dram_ideal_load_latency&#34;] * self.clock_unit) 
                yield self.mem_resp_queue.put(trans) 
            elif trans.type == &#34;store&#34;:
                addr = trans.get_mem_addr()
                data = trans.data
                assert len(data) == self.config[&#34;dram_bank_io_width&#34;]
                self.hardware.mem.set_value(addr, data)
                yield self.env.timeout(
                    self.config[&#34;dram_ideal_store_latency&#34;] * self.clock_unit)
            else:
                raise NotImplementedError(
                    &#34;Unrecognized memory transaction: {}&#34;.format(trans.type)
                )

        return</code></pre>
</details>
</section>
<section>
</section>
<section>
</section>
<section>
</section>
<section>
<h2 class="section-title" id="header-classes">Classes</h2>
<dl>
<dt id="simulator.bank.Bank"><code class="flex name class">
<span>class <span class="ident">Bank</span></span>
<span>(</span><span>env, config, log, pe)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">class Bank:

    def __init__(self, env, config, log, pe):
        self.env = env 
        self.config = config 
        self.log = log
        self.pe = pe 
        self.hardware = pe.pg.core.processor.hardware 

        assert config[&#34;sim_clock_freq&#34;] % config[&#34;dram_clock_freq&#34;] == 0, (
            &#34;Undividable simulation clock frequency&#34;)
        self.clock_unit = config[&#34;sim_clock_freq&#34;] // config[&#34;dram_clock_freq&#34;]

        # this queue stores memory transactions
        self.mem_trans_queue = []
        # this queue only stores memory tokens
        self.mem_trans_token_queue = simpy.Store(
            env, capacity=config[&#34;dram_trans_queue_size&#34;]
        )
        self.mem_resp_queue = simpy.FilterStore(env)

        # data structure for memory controller
        self.dram_cmd_queue = simpy.Store(env)
        self.dram_data_bus_sig = simpy.Store(env, capacity=1)
        self.last_mem_trans = None
        self.last_dram_cmd = None
        self.last_four_act_cyc = [0] * 4
        self.last_refresh_end_cyc = 0
        self.last_open_row_addr = None
        self.dram_status = &#34;precharged&#34;

        # spawn processes for memory transaction handling
        if config[&#34;dram_controller&#34;] == &#34;ideal&#34;:
            self.env.process(self._mem_ideal_trans_handler())
        elif config[&#34;dram_controller&#34;] == &#34;simple&#34;:
            self.env.process(self._mem_simple_trans_handler())
        else:
            raise NotImplementedError(
                &#34;Unrecognized memory controller: {}&#34;.format(
                    config[&#34;dram_controller&#34;])
            )
        # spawn process for dram command handling and state transitions
        if config[&#34;dram_controller&#34;] == &#34;simple&#34;:
            self.env.process(self._dram_cmd_handler())
        return

    def _update_four_act_cyc(self, cycle):
        &#34;&#34;&#34;This function updates past four activation clock cycle in dram domain
        Args:
            cycle: the dram clock cycle of the current issued ACT command
        Return:
        &#34;&#34;&#34;
        self.last_four_act_cyc[3] = self.last_four_act_cyc[2]
        self.last_four_act_cyc[2] = self.last_four_act_cyc[1]
        self.last_four_act_cyc[1] = self.last_four_act_cyc[0]
        self.last_four_act_cyc[0] = cycle

    def _dram_cmd_handler(self):
        &#34;&#34;&#34;This is the dram state transition logic
        Args:
        Return:
        &#34;&#34;&#34;
        while True:
            if ((self.env.now - self.last_refresh_end_cyc) 
                    &gt; self.config[&#34;dram_tREFI&#34;] * self.clock_unit):
                # dram refresh should start
                dram_cmd = DRAMCommand(&#34;REF&#34;, None, None)
            else:
                dram_cmd = yield self.dram_cmd_queue.get()
            if dram_cmd.type == &#34;ACT&#34;:
                assert self.dram_status == &#34;precharged&#34;

                if ((self.last_four_act_cyc[3] != 0) 
                        and ((self.env.now - self.last_four_act_cyc[3]) 
                             &lt; self.config[&#34;dram_tFAW&#34;] * self.clock_unit)):
                    yield self.env.timeout(
                        self.config[&#34;dram_tFAW&#34;] * self.clock_unit 
                        - (self.env.now - self.last_four_act_cyc[3])
                    )

                if self.last_dram_cmd is None:
                    # this is the initial state
                    self.log.debug(&#34;dram initialized&#34;)

                elif self.last_dram_cmd.type == &#34;PRE&#34;:
                    if ((self.env.now - self.last_dram_cmd.time) 
                            &lt; self.config[&#34;dram_tRP&#34;] * self.clock_unit):
                        yield self.env.timeout(
                            self.config[&#34;dram_tRP&#34;] * self.clock_unit 
                            - (self.env.now - self.last_dram_cmd.time)
                        )

                elif self.last_dram_cmd.type == &#34;READ_PRE&#34;:
                    if ((self.env.now - self.last_dram_cmd.time) 
                            &lt; (self.config[&#34;dram_tRTPL&#34;] 
                               + self.config[&#34;dram_tRP&#34;]) * self.clock_unit):
                        yield self.env.timeout(
                            (self.config[&#34;dram_tRTPL&#34;] 
                                + self.config[&#34;dram_tRP&#34;]) * self.clock_unit 
                            - (self.env.now - self.last_dram_cmd.time)
                        )

                elif self.last_dram_cmd.type == &#34;WRITE_PRE&#34;:
                    if ((self.env.now - self.last_dram_cmd.time) 
                            &lt; (self.config[&#34;dram_tWTRL&#34;] 
                               + self.config[&#34;dram_tRP&#34;]) * self.clock_unit):
                        yield self.env.timeout(
                            (self.config[&#34;dram_tWTRL&#34;] 
                                + self.config[&#34;dram_tRP&#34;]) * self.clock_unit 
                            - (self.env.now - self.last_dram_cmd.time)
                        )

                else:
                    assert False, &#34;wrong dram command sequence!&#34;
                
                # update activation window
                self._update_four_act_cyc(self.env.now)
                # This command is ready to issue
                dram_cmd.time = self.env.now
                self.last_dram_cmd = dram_cmd
                self.dram_status = &#34;active&#34;
                self.last_open_row_addr = dram_cmd.row_addr

            elif dram_cmd.type == &#34;PRE&#34;:
                assert self.dram_status == &#34;active&#34;
                assert self.last_dram_cmd is not None
                if self.last_dram_cmd.type == &#34;READ&#34;:
                    if ((self.env.now - self.last_dram_cmd.time) 
                            &lt; self.config[&#34;dram_tRTPL&#34;] * self.clock_unit):
                        yield self.env.timeout(
                            self.config[&#34;dram_tRTPL&#34;] * self.clock_unit 
                            - (self.env.now - self.last_dram_cmd.time)
                        )

                elif self.last_dram_cmd.type == &#34;WRITE&#34;:
                    if ((self.env.now - self.last_dram_cmd.time) 
                            &lt; self.config[&#34;dram_tWTRL&#34;] * self.clock_unit):
                        yield self.env.timeout(
                            self.config[&#34;dram_tWTRL&#34;] * self.clock_unit 
                            - (self.env.now - self.last_dram_cmd.time)
                        )

                elif self.last_dram_cmd.type == &#34;ACT&#34;:
                    if ((self.env.now - self.last_dram_cmd.time) 
                            &lt; self.config[&#34;dram_tRAS&#34;] * self.clock_unit):
                        yield self.env.timeout(
                            self.config[&#34;dram_tRAS&#34;] * self.clock_unit 
                            - (self.env.now - self.last_dram_cmd.time)
                        )
                else:
                    assert False, &#34;wrong dram command sequence!&#34;

                # This command is ready to issue
                dram_cmd.time = self.env.now
                self.last_dram_cmd = dram_cmd
                self.dram_status = &#34;precharged&#34;
                self.last_open_row_addr = None

            elif dram_cmd.type == &#34;READ&#34;:
                assert self.dram_status == &#34;active&#34;
                assert self.last_dram_cmd is not None
                assert self.last_open_row_addr == dram_cmd.row_addr
                if (self.last_dram_cmd.type == &#34;READ&#34; 
                        or self.last_dram_cmd.type == &#34;WRITE&#34;):
                    if ((self.env.now - self.last_dram_cmd.time) 
                            &lt; self.config[&#34;dram_tCCDL&#34;] * self.clock_unit):
                        yield self.env.timeout(
                            self.config[&#34;dram_tCCDL&#34;] * self.clock_unit 
                            - (self.env.now - self.last_dram_cmd.time)
                        )

                elif self.last_dram_cmd.type == &#34;ACT&#34;:
                    if ((self.env.now - self.last_dram_cmd.time) 
                            &lt; self.config[&#34;dram_tRCDR&#34;] * self.clock_unit):
                        yield self.env.timeout(
                            self.config[&#34;dram_tRCDR&#34;] * self.clock_unit 
                            - (self.env.now - self.last_dram_cmd.time)
                        )
                else:
                    assert False, &#34;wrong dram command sequence!&#34;

                # This command is ready to issue
                dram_cmd.time = self.env.now
                self.last_dram_cmd = dram_cmd
                # prepare data on the data bus
                yield self.env.timeout(self.config[&#34;dram_CL&#34;] * self.clock_unit)
                yield self.dram_data_bus_sig.put(1)

            elif dram_cmd.type == &#34;WRITE&#34;:
                assert self.dram_status == &#34;active&#34;
                assert self.last_dram_cmd is not None
                assert self.last_open_row_addr == dram_cmd.row_addr
                if (self.last_dram_cmd.type == &#34;READ&#34; 
                        or self.last_dram_cmd.type == &#34;WRITE&#34;):
                    if ((self.env.now - self.last_dram_cmd.time) 
                            &lt; self.config[&#34;dram_tCCDL&#34;] * self.clock_unit):
                        yield self.env.timeout(
                            self.config[&#34;dram_tCCDL&#34;] * self.clock_unit 
                            - (self.env.now - self.last_dram_cmd.time)
                        )

                elif self.last_dram_cmd.type == &#34;ACT&#34;:
                    if ((self.env.now - self.last_dram_cmd.time) 
                            &lt; self.config[&#34;dram_tRCDW&#34;] * self.clock_unit):
                        yield self.env.timeout(
                            self.config[&#34;dram_tRCDW&#34;] * self.clock_unit 
                            - (self.env.now - self.last_dram_cmd.time)
                        )
                else:
                    assert False, &#34;wrong dram command sequence!&#34;

                # This command is ready to issue
                dram_cmd.time = self.env.now
                self.last_dram_cmd = dram_cmd
                # Prepare data on the data bus
                yield self.env.timeout(self.config[&#34;dram_CWL&#34;] 
                                       * self.clock_unit)
                yield self.dram_data_bus_sig.put(1)

            elif dram_cmd.type == &#34;READ_PRE&#34;:
                assert self.dram_status == &#34;active&#34;
                assert self.last_dram_cmd is not None
                assert self.last_open_row_addr == dram_cmd.row_addr
                if (self.last_dram_cmd.type == &#34;READ&#34; 
                        or self.last_dram_cmd.type == &#34;WRITE&#34;):
                    if ((self.env.now - self.last_dram_cmd.time) 
                            &lt; self.config[&#34;dram_tCCDL&#34;] * self.clock_unit):
                        yield self.env.timeout(
                            self.config[&#34;dram_tCCDL&#34;] * self.clock_unit 
                            - (self.env.now - self.last_dram_cmd.time)
                        )

                elif self.last_dram_cmd.type == &#34;ACT&#34;:
                    if ((self.env.now - self.last_dram_cmd.time) 
                            &lt; self.config[&#34;dram_tRCDR&#34;] * self.clock_unit):
                        yield self.env.timeout(
                            self.config[&#34;dram_tRCDR&#34;] * self.clock_unit 
                            - (self.env.now - self.last_dram_cmd.time)
                        )
                else:
                    assert False, &#34;wrong dram command sequence!&#34;

                # This command is ready to issue
                self.dram_status = &#34;precharged&#34;
                dram_cmd.time = self.env.now
                self.last_dram_cmd = dram_cmd
                # prepare data on the data bus
                yield self.env.timeout(self.config[&#34;dram_CL&#34;] 
                                       * self.clock_unit)
                yield self.dram_data_bus_sig.put(1)

            elif dram_cmd.type == &#34;WRITE_PRE&#34;:
                assert self.dram_status == &#34;active&#34;
                assert self.last_dram_cmd is not None
                assert self.last_open_row_addr == dram_cmd.row_addr
                if (self.last_dram_cmd.type == &#34;READ&#34; 
                        or self.last_dram_cmd.type == &#34;WRITE&#34;):
                    if ((self.env.now - self.last_dram_cmd.time) 
                            &lt; self.config[&#34;dram_tCCDL&#34;] * self.clock_unit):
                        yield self.env.timeout(
                            self.config[&#34;dram_tCCDL&#34;] * self.clock_unit 
                            - (self.env.now - self.last_dram_cmd.time)
                        )

                elif self.last_dram_cmd.type == &#34;ACT&#34;:
                    if ((self.env.now - self.last_dram_cmd.time) 
                            &lt; self.config[&#34;dram_tRCDW&#34;] * self.clock_unit):
                        yield self.env.timeout(
                            self.config[&#34;dram_tRCDW&#34;] * self.clock_unit 
                            - (self.env.now - self.last_dram_cmd.time)
                        )
                else:
                    assert False, &#34;wrong dram command sequence!&#34;

                # This command is ready to issue
                self.dram_status = &#34;precharged&#34;
                dram_cmd.time = self.env.now
                self.last_dram_cmd = dram_cmd
                # prepare data on the data bus
                yield self.env.timeout(self.config[&#34;dram_CWL&#34;] 
                                       * self.clock_unit)
                yield self.dram_data_bus_sig.put(1)

            elif dram_cmd.type == &#34;REF&#34;:
                if self.last_dram_cmd is None:
                    # start refresh
                    self.dram_status = &#34;refreshing&#34;
                    yield self.env.timeout(self.config[&#34;dram_tRFC&#34;] 
                                           * self.clock_unit)
                    # refresh ready
                    self.last_refresh_end_cyc = self.env.now
                    # keep bank close
                    self.dram_status = &#34;precharged&#34;
                    self.last_dram_cmd = DRAMCommand(&#34;PRE&#34;, None, None)
                    self.last_dram_cmd.time = self.env.now
                    self.last_open_row_addr = None

                elif self.last_dram_cmd.type == &#34;ACT&#34;:
                    if ((self.env.now - self.last_dram_cmd.time) 
                            &lt; self.config[&#34;dram_tRAS&#34;] * self.clock_unit):
                        # wait until we can start refresh
                        yield self.env.timeout(
                            self.config[&#34;dram_tRAS&#34;] * self.clock_unit 
                            - (self.env.now - self.last_dram_cmd.time)
                        )

                    # start refresh
                    self.dram_status = &#34;refreshing&#34;
                    yield self.env.timeout(self.config[&#34;dram_tRFC&#34;] 
                                           * self.clock_unit)
                    # refresh ready
                    self.last_refresh_end_cyc = self.env.now
                    # keep bank open
                    self.dram_status = &#34;active&#34;
                    self.last_dram_cmd.time = self.env.now
                    # update activation window
                    self._update_four_act_cyc(self.env.now)

                elif self.last_dram_cmd.type == &#34;PRE&#34;:
                    if ((self.env.now - self.last_dram_cmd.time) 
                            &lt; self.config[&#34;dram_tRP&#34;] * self.clock_unit):
                        # wait until we can start refresh
                        yield self.env.timeout(
                            self.config[&#34;dram_tRP&#34;] * self.clock_unit 
                            - (self.env.now - self.last_dram_cmd.time)
                        )

                    # start refresh
                    self.dram_status = &#34;refreshing&#34;
                    yield self.env.timeout(self.config[&#34;dram_tRFC&#34;] 
                                           * self.clock_unit)
                    # refresh ready
                    self.last_refresh_end_cyc = self.env.now
                    # keep bank close
                    self.dram_status = &#34;precharged&#34;
                    self.last_dram_cmd.time = self.env.now

                elif self.last_dram_cmd.type == &#34;READ_PRE&#34;:
                    if ((self.env.now - self.last_dram_cmd.time) 
                            &lt; (self.config[&#34;dram_tRTPL&#34;] 
                                + self.config[&#34;dram_tRP&#34;]) * self.clock_unit):
                        # wait until we can start refresh
                        yield self.env.timeout(
                            (self.config[&#34;dram_tRTPL&#34;] 
                                + self.config[&#34;dram_tRP&#34;]) * self.clock_unit 
                            - (self.env.now - self.last_dram_cmd.time)
                        )

                    # start refresh
                    self.dram_status = &#34;refreshing&#34;
                    yield self.env.timeout(self.config[&#34;dram_tRFC&#34;] 
                                           * self.clock_unit)
                    # refresh ready
                    self.last_refresh_end_cyc = self.env.now
                    # keep bank close
                    self.last_dram_cmd.type = &#34;PRE&#34;
                    self.last_dram_cmd.time = self.env.now
                    self.dram_status = &#34;precharged&#34;

                elif self.last_dram_cmd.type == &#34;WRITE_PRE&#34;:
                    if ((self.env.now - self.last_dram_cmd.time) 
                            &lt; (self.config[&#34;dram_tWTRL&#34;] 
                                + self.config[&#34;dram_tRP&#34;]) * self.clock_unit):
                        # wait until we can start refresh
                        yield self.env.timeout(
                            (self.config[&#34;dram_tWTRL&#34;] 
                                + self.config[&#34;dram_tRP&#34;]) * self.clock_unit 
                            - (self.env.now - self.last_dram_cmd.time)
                        )

                    # start refresh
                    self.dram_status = &#34;refreshing&#34;
                    yield self.env.timeout(self.config[&#34;dram_tRFC&#34;] 
                                           * self.clock_unit)
                    # refresh ready
                    self.last_refresh_end_cyc = self.env.now
                    # keep bank close
                    self.last_dram_cmd.type = &#34;PRE&#34;
                    self.last_dram_cmd.time = self.env.now
                    self.dram_status = &#34;precharged&#34;

                elif self.last_dram_cmd.type == &#34;READ&#34;:
                    if ((self.env.now - self.last_dram_cmd.time) 
                            &lt; (self.config[&#34;dram_tRTPL&#34;] 
                                + self.config[&#34;dram_tRP&#34;]) * self.clock_unit):
                        # wait until we can start refresh
                        yield self.env.timeout(
                            (self.config[&#34;dram_tRTPL&#34;] 
                                + self.config[&#34;dram_tRP&#34;]) * self.clock_unit 
                            - (self.env.now - self.last_dram_cmd.time)
                        )

                    # start refresh
                    self.dram_status = &#34;refreshing&#34;
                    yield self.env.timeout(self.config[&#34;dram_tRFC&#34;] 
                                           * self.clock_unit)
                    # refresh ready
                    self.last_refresh_end_cyc = self.env.now
                    # keep bank open
                    self.last_dram_cmd.type = &#34;ACT&#34;
                    self.last_dram_cmd.time = self.env.now
                    self.dram_status = &#34;active&#34;

                elif self.last_dram_cmd.type == &#34;WRITE&#34;:
                    if ((self.env.now - self.last_dram_cmd.time) 
                            &lt; (self.config[&#34;dram_tWTRL&#34;] 
                                + self.config[&#34;dram_tRP&#34;]) * self.clock_unit):
                        # wait until we can start refresh
                        yield self.env.timeout(
                            (self.config[&#34;dram_tWTRL&#34;] 
                                + self.config[&#34;dram_tRP&#34;]) * self.clock_unit 
                            - (self.env.now - self.last_dram_cmd.time)
                        )

                    # start refresh
                    self.dram_status = &#34;refreshing&#34;
                    yield self.env.timeout(self.config[&#34;dram_tRFC&#34;] 
                                           * self.clock_unit)
                    # refresh ready
                    self.last_refresh_end_cyc = self.env.now
                    # keep bank open
                    self.last_dram_cmd.type = &#34;ACT&#34;
                    self.last_dram_cmd.time = self.env.now
                    self.dram_status = &#34;active&#34;

                else:
                    assert False, &#34;wrong dram command&#34;
            else:
                assert False, &#34;wrong dram command&#34;

    def _translate_enqueue_dram_cmd(self, trans):
        &#34;&#34;&#34;This function translate dram transaction into dram commands and 
        enqueue. 

        Arg:
            trans: the memory transaction to be translated and added to command
            queue
        Return:
        &#34;&#34;&#34;
        if trans.type == &#34;load&#34;:
            if self.dram_status == &#34;precharged&#34;:
                if self.config[&#34;dram_page_policy&#34;] == &#34;close_page&#34;:
                    yield self.dram_cmd_queue.put(
                        DRAMCommand(&#34;ACT&#34;, trans.row_addr, trans.col_addr)
                    )
                    yield self.dram_cmd_queue.put(
                        DRAMCommand(&#34;READ_PRE&#34;, trans.row_addr, trans.col_addr)
                    )
                    self.last_mem_trans = trans

                elif self.config[&#34;dram_page_policy&#34;] == &#34;open_page&#34;:
                    yield self.dram_cmd_queue.put(
                        DRAMCommand(&#34;ACT&#34;, trans.row_addr, trans.col_addr)
                    )
                    yield self.dram_cmd_queue.put(
                        DRAMCommand(&#34;READ&#34;, trans.row_addr, trans.col_addr)
                    )
                    self.last_mem_trans = trans

                else:
                    assert False, &#34;wrong page policy&#34;

            elif self.dram_status == &#34;active&#34;:
                if self.config[&#34;dram_page_policy&#34;] == &#34;close_page&#34;:
                    assert False, &#34;dram should not be active for close page &#34; \
                        &#34;policy&#34;

                elif self.config[&#34;dram_page_policy&#34;] == &#34;open_page&#34;:
                    if self.last_open_row_addr != trans.row_addr:
                        # row buffer miss
                        yield self.dram_cmd_queue.put(
                            DRAMCommand(&#34;PRE&#34;, self.last_mem_trans.row_addr, 
                                        trans.col_addr)
                        )
                        yield self.dram_cmd_queue.put(
                            DRAMCommand(&#34;ACT&#34;, trans.row_addr, trans.col_addr)
                        )
                        yield self.dram_cmd_queue.put(
                            DRAMCommand(&#34;READ&#34;, trans.row_addr, trans.col_addr)
                        )
                    else:
                        # row buffer hit
                        yield self.dram_cmd_queue.put(
                            DRAMCommand(&#34;READ&#34;, trans.row_addr, trans.col_addr)
                        )
                    self.last_mem_trans = trans
                else:
                    assert False, &#34;wrong page policy&#34;
            else:
                assert False, &#34;wrong dram status&#34;

        elif trans.type == &#34;store&#34;:
            if self.dram_status == &#34;precharged&#34;:
                if self.config[&#34;dram_page_policy&#34;] == &#34;close_page&#34;:
                    yield self.dram_cmd_queue.put(
                        DRAMCommand(&#34;ACT&#34;, trans.row_addr, trans.col_addr)
                    )
                    yield self.dram_cmd_queue.put(
                        DRAMCommand(&#34;WRITE_PRE&#34;, trans.row_addr, trans.col_addr)
                    )
                    self.last_mem_trans = trans
                elif self.config[&#34;dram_page_policy&#34;] == &#34;open_page&#34;:
                    yield self.dram_cmd_queue.put(
                        DRAMCommand(&#34;ACT&#34;, trans.row_addr, trans.col_addr)
                    )
                    yield self.dram_cmd_queue.put(
                        DRAMCommand(&#34;WRITE&#34;, trans.row_addr, trans.col_addr)
                    )
                    self.last_mem_trans = trans
                else:
                    assert False, &#34;wrong page policy&#34;

            elif self.dram_status == &#34;active&#34;:
                if self.config[&#34;dram_page_policy&#34;] == &#34;close_page&#34;:
                    assert False, &#34;dram should not be active for close page &#34; \
                        &#34;policy&#34;
                elif self.config[&#34;dram_page_policy&#34;] == &#34;open_page&#34;:
                    if self.last_open_row_addr != trans.row_addr:
                        # row buffer miss
                        yield self.dram_cmd_queue.put(
                            DRAMCommand(&#34;PRE&#34;, self.last_mem_trans.row_addr, 
                                        trans.col_addr)
                        )
                        yield self.dram_cmd_queue.put(
                            DRAMCommand(&#34;ACT&#34;, trans.row_addr, trans.col_addr)
                        )
                        yield self.dram_cmd_queue.put(
                            DRAMCommand(&#34;READ&#34;, trans.row_addr, trans.col_addr)
                        )
                    else:
                        # row buffer hit
                        yield self.dram_cmd_queue.put(
                            DRAMCommand(&#34;READ&#34;, trans.row_addr, trans.col_addr)
                        )
                    self.last_mem_trans = trans
                else:
                    assert False, &#34;wrong page policy&#34;
            else:
                assert False, &#34;wrong dram status&#34;
        else:
            raise NotImplementedError(
                &#34;Unrecognized memory transaction: {}&#34;.format(trans.type)
            )
        return

    def _get_mem_trans(self):
        &#34;&#34;&#34;Return a memory transaction from transaction queue according to 
        scheduling policy
        
        Args:
        Returns:
            trans: memory transaction to be issued
        &#34;&#34;&#34;
        trans = None
        assert len(self.mem_trans_queue) &gt; 0
        if self.config[&#34;dram_schedule_policy&#34;] == &#34;FCFS&#34;:
            trans = self.mem_trans_queue.pop(0)  # get the first request
        elif self.config[&#34;dram_schedule_policy&#34;] == &#34;FRFCFS&#34;:
            for i in range(len(self.mem_trans_queue)):
                # iterate queue from start till end
                if self.mem_trans_queue[i].row_addr == self.last_open_row_addr:
                    # this is the earliest transaction that results in a row hit
                    trans = self.mem_trans_queue.pop(i)
                    break
            if trans is None:
                # no row hit transaction found
                trans = self.mem_trans_queue.pop(0)  # get the first request
        else:
            raise NotImplementedError(
                &#34;Unrecognized scheduling policy: {}&#34;.format(
                    self.config[&#34;dram_schedule_policy&#34;])
            )
        return trans

    def _mem_simple_trans_handler(self):
        &#34;&#34;&#34;This is the simple memory controller
        Args:
        Return:
        &#34;&#34;&#34;
        while True:
            yield self.mem_trans_token_queue.get()
            trans = self._get_mem_trans()
            if trans.type == &#34;load&#34;:
                # Translate transaction into dram commands and enqueue
                self.env.process(self._translate_enqueue_dram_cmd(trans))
                # Wait until data appears on data bus
                yield self.dram_data_bus_sig.get()
                trans.data = self.hardware.mem.get_value(
                    trans.get_mem_addr(), 
                    self.config[&#34;dram_bank_io_width&#34;]
                )
                yield self.mem_resp_queue.put(trans)
            elif trans.type == &#34;store&#34;:
                # Translate transaction into dram commands and enqueue
                self.env.process(self._translate_enqueue_dram_cmd(trans))
                # Wait until data could be placed on data bus
                yield self.dram_data_bus_sig.get()
                addr = trans.get_mem_addr()
                data = trans.data
                assert len(data) == self.config[&#34;dram_bank_io_width&#34;]
                self.hardware.mem.set_value(addr, data)
            else:
                raise NotImplementedError(
                    &#34;Unrecognized memory transaction: {}&#34;.format(trans.type)
                )

    def _mem_ideal_trans_handler(self):
        &#34;&#34;&#34;This is the ideal memory controller that assumes fixed load/store 
        latency 
        Args:
        Return:
        &#34;&#34;&#34;
        while True:
            yield self.mem_trans_token_queue.get()
            trans = self._get_mem_trans()
            if trans.type == &#34;load&#34;:
                data = self.hardware.mem.get_value(
                    trans.get_mem_addr(), self.config[&#34;dram_bank_io_width&#34;]
                )
                trans.data = data
                yield self.env.timeout(
                    self.config[&#34;dram_ideal_load_latency&#34;] * self.clock_unit) 
                yield self.mem_resp_queue.put(trans) 
            elif trans.type == &#34;store&#34;:
                addr = trans.get_mem_addr()
                data = trans.data
                assert len(data) == self.config[&#34;dram_bank_io_width&#34;]
                self.hardware.mem.set_value(addr, data)
                yield self.env.timeout(
                    self.config[&#34;dram_ideal_store_latency&#34;] * self.clock_unit)
            else:
                raise NotImplementedError(
                    &#34;Unrecognized memory transaction: {}&#34;.format(trans.type)
                )

        return</code></pre>
</details>
</dd>
</dl>
</section>
</article>
<nav id="sidebar">
<h1>Index</h1>
<div class="toc">
<ul></ul>
</div>
<ul id="index">
<li><h3>Super-module</h3>
<ul>
<li><code><a title="simulator" href="index.html">simulator</a></code></li>
</ul>
</li>
<li><h3><a href="#header-classes">Classes</a></h3>
<ul>
<li>
<h4><code><a title="simulator.bank.Bank" href="#simulator.bank.Bank">Bank</a></code></h4>
</li>
</ul>
</li>
</ul>
</nav>
</main>
<footer id="footer">
<p>Generated by <a href="https://pdoc3.github.io/pdoc"><cite>pdoc</cite> 0.8.3</a>.</p>
</footer>
</body>
</html>