<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>if_vrreg.h source code [netbsd/sys/dev/pci/if_vrreg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="vr_desc "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/pci/if_vrreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>pci</a>/<a href='if_vrreg.h.html'>if_vrreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: if_vrreg.h,v 1.17 2018/02/28 17:13:44 flxd Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 1997, 1998</i></td></tr>
<tr><th id="5">5</th><td><i> *	Bill Paul &lt;wpaul@ctr.columbia.edu&gt;.  All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="8">8</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="9">9</th><td><i> * are met:</i></td></tr>
<tr><th id="10">10</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="11">11</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="12">12</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="13">13</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="14">14</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="15">15</th><td><i> * 3. All advertising materials mentioning features or use of this software</i></td></tr>
<tr><th id="16">16</th><td><i> *    must display the following acknowledgement:</i></td></tr>
<tr><th id="17">17</th><td><i> *	This product includes software developed by Bill Paul.</i></td></tr>
<tr><th id="18">18</th><td><i> * 4. Neither the name of the author nor the names of any co-contributors</i></td></tr>
<tr><th id="19">19</th><td><i> *    may be used to endorse or promote products derived from this software</i></td></tr>
<tr><th id="20">20</th><td><i> *    without specific prior written permission.</i></td></tr>
<tr><th id="21">21</th><td><i> *</i></td></tr>
<tr><th id="22">22</th><td><i> * THIS SOFTWARE IS PROVIDED BY Bill Paul AND CONTRIBUTORS ``AS IS'' AND</i></td></tr>
<tr><th id="23">23</th><td><i> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</i></td></tr>
<tr><th id="24">24</th><td><i> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</i></td></tr>
<tr><th id="25">25</th><td><i> * ARE DISCLAIMED.  IN NO EVENT SHALL Bill Paul OR THE VOICES IN HIS HEAD</i></td></tr>
<tr><th id="26">26</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="27">27</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="28">28</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="29">29</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="30">30</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="31">31</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF</i></td></tr>
<tr><th id="32">32</th><td><i> * THE POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="33">33</th><td><i> *</i></td></tr>
<tr><th id="34">34</th><td><i> *	$FreeBSD: if_vrreg.h,v 1.2 1999/01/10 18:51:49 wpaul Exp $</i></td></tr>
<tr><th id="35">35</th><td><i> */</i></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><i>/*</i></td></tr>
<tr><th id="38">38</th><td><i> * Rhine register definitions.</i></td></tr>
<tr><th id="39">39</th><td><i> */</i></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><u>#define	<dfn class="macro" id="_M/VR_PAR0" data-ref="_M/VR_PAR0">VR_PAR0</dfn>			0x00	/* node address 0 */</u></td></tr>
<tr><th id="42">42</th><td><u>#define	<dfn class="macro" id="_M/VR_PAR1" data-ref="_M/VR_PAR1">VR_PAR1</dfn>			0x01	/* node address 1 */</u></td></tr>
<tr><th id="43">43</th><td><u>#define	<dfn class="macro" id="_M/VR_PAR2" data-ref="_M/VR_PAR2">VR_PAR2</dfn>			0x02	/* node address 2 */</u></td></tr>
<tr><th id="44">44</th><td><u>#define	<dfn class="macro" id="_M/VR_PAR3" data-ref="_M/VR_PAR3">VR_PAR3</dfn>			0x03	/* node address 3 */</u></td></tr>
<tr><th id="45">45</th><td><u>#define	<dfn class="macro" id="_M/VR_PAR4" data-ref="_M/VR_PAR4">VR_PAR4</dfn>			0x04	/* node address 4 */</u></td></tr>
<tr><th id="46">46</th><td><u>#define	<dfn class="macro" id="_M/VR_PAR5" data-ref="_M/VR_PAR5">VR_PAR5</dfn>			0x05	/* node address 5 */</u></td></tr>
<tr><th id="47">47</th><td><u>#define	<dfn class="macro" id="_M/VR_RXCFG" data-ref="_M/VR_RXCFG">VR_RXCFG</dfn>		0x06	/* receiver config register */</u></td></tr>
<tr><th id="48">48</th><td><u>#define	<dfn class="macro" id="_M/VR_TXCFG" data-ref="_M/VR_TXCFG">VR_TXCFG</dfn>		0x07	/* transmit config register */</u></td></tr>
<tr><th id="49">49</th><td><u>#define	<dfn class="macro" id="_M/VR_COMMAND" data-ref="_M/VR_COMMAND">VR_COMMAND</dfn>		0x08	/* command register */</u></td></tr>
<tr><th id="50">50</th><td><u>#define	<dfn class="macro" id="_M/VR_ISR" data-ref="_M/VR_ISR">VR_ISR</dfn>			0x0C	/* interrupt/status register */</u></td></tr>
<tr><th id="51">51</th><td><u>#define	<dfn class="macro" id="_M/VR_IMR" data-ref="_M/VR_IMR">VR_IMR</dfn>			0x0E	/* interrupt mask register */</u></td></tr>
<tr><th id="52">52</th><td><u>#define	<dfn class="macro" id="_M/VR_MAR0" data-ref="_M/VR_MAR0">VR_MAR0</dfn>			0x10	/* multicast hash 0 */</u></td></tr>
<tr><th id="53">53</th><td><u>#define	<dfn class="macro" id="_M/VR_MAR1" data-ref="_M/VR_MAR1">VR_MAR1</dfn>			0x14	/* multicast hash 1 */</u></td></tr>
<tr><th id="54">54</th><td><u>#define	<dfn class="macro" id="_M/VR_RXADDR" data-ref="_M/VR_RXADDR">VR_RXADDR</dfn>		0x18	/* rx descriptor list start addr */</u></td></tr>
<tr><th id="55">55</th><td><u>#define	<dfn class="macro" id="_M/VR_TXADDR" data-ref="_M/VR_TXADDR">VR_TXADDR</dfn>		0x1C	/* tx descriptor list start addr */</u></td></tr>
<tr><th id="56">56</th><td><u>#define	<dfn class="macro" id="_M/VR_CURRXDESC0" data-ref="_M/VR_CURRXDESC0">VR_CURRXDESC0</dfn>		0x20</u></td></tr>
<tr><th id="57">57</th><td><u>#define	<dfn class="macro" id="_M/VR_CURRXDESC1" data-ref="_M/VR_CURRXDESC1">VR_CURRXDESC1</dfn>		0x24</u></td></tr>
<tr><th id="58">58</th><td><u>#define	<dfn class="macro" id="_M/VR_CURRXDESC2" data-ref="_M/VR_CURRXDESC2">VR_CURRXDESC2</dfn>		0x28</u></td></tr>
<tr><th id="59">59</th><td><u>#define	<dfn class="macro" id="_M/VR_CURRXDESC3" data-ref="_M/VR_CURRXDESC3">VR_CURRXDESC3</dfn>		0x2C</u></td></tr>
<tr><th id="60">60</th><td><u>#define	<dfn class="macro" id="_M/VR_NEXTRXDESC0" data-ref="_M/VR_NEXTRXDESC0">VR_NEXTRXDESC0</dfn>		0x30</u></td></tr>
<tr><th id="61">61</th><td><u>#define	<dfn class="macro" id="_M/VR_NEXTRXDESC1" data-ref="_M/VR_NEXTRXDESC1">VR_NEXTRXDESC1</dfn>		0x34</u></td></tr>
<tr><th id="62">62</th><td><u>#define	<dfn class="macro" id="_M/VR_NEXTRXDESC2" data-ref="_M/VR_NEXTRXDESC2">VR_NEXTRXDESC2</dfn>		0x38</u></td></tr>
<tr><th id="63">63</th><td><u>#define	<dfn class="macro" id="_M/VR_NEXTRXDESC3" data-ref="_M/VR_NEXTRXDESC3">VR_NEXTRXDESC3</dfn>		0x3C</u></td></tr>
<tr><th id="64">64</th><td><u>#define	<dfn class="macro" id="_M/VR_CURTXDESC0" data-ref="_M/VR_CURTXDESC0">VR_CURTXDESC0</dfn>		0x40</u></td></tr>
<tr><th id="65">65</th><td><u>#define	<dfn class="macro" id="_M/VR_CURTXDESC1" data-ref="_M/VR_CURTXDESC1">VR_CURTXDESC1</dfn>		0x44</u></td></tr>
<tr><th id="66">66</th><td><u>#define	<dfn class="macro" id="_M/VR_CURTXDESC2" data-ref="_M/VR_CURTXDESC2">VR_CURTXDESC2</dfn>		0x48</u></td></tr>
<tr><th id="67">67</th><td><u>#define	<dfn class="macro" id="_M/VR_CURTXDESC3" data-ref="_M/VR_CURTXDESC3">VR_CURTXDESC3</dfn>		0x4C</u></td></tr>
<tr><th id="68">68</th><td><u>#define	<dfn class="macro" id="_M/VR_NEXTTXDESC0" data-ref="_M/VR_NEXTTXDESC0">VR_NEXTTXDESC0</dfn>		0x50</u></td></tr>
<tr><th id="69">69</th><td><u>#define	<dfn class="macro" id="_M/VR_NEXTTXDESC1" data-ref="_M/VR_NEXTTXDESC1">VR_NEXTTXDESC1</dfn>		0x54</u></td></tr>
<tr><th id="70">70</th><td><u>#define	<dfn class="macro" id="_M/VR_NEXTTXDESC2" data-ref="_M/VR_NEXTTXDESC2">VR_NEXTTXDESC2</dfn>		0x58</u></td></tr>
<tr><th id="71">71</th><td><u>#define	<dfn class="macro" id="_M/VR_NEXTTXDESC3" data-ref="_M/VR_NEXTTXDESC3">VR_NEXTTXDESC3</dfn>		0x5C</u></td></tr>
<tr><th id="72">72</th><td><u>#define	<dfn class="macro" id="_M/VR_CURRXDMA" data-ref="_M/VR_CURRXDMA">VR_CURRXDMA</dfn>		0x60	/* current RX DMA address */</u></td></tr>
<tr><th id="73">73</th><td><u>#define	<dfn class="macro" id="_M/VR_CURTXDMA" data-ref="_M/VR_CURTXDMA">VR_CURTXDMA</dfn>		0x64	/* current TX DMA address */</u></td></tr>
<tr><th id="74">74</th><td><u>#define	<dfn class="macro" id="_M/VR_TALLYCNT" data-ref="_M/VR_TALLYCNT">VR_TALLYCNT</dfn>		0x68	/* tally counter test register */</u></td></tr>
<tr><th id="75">75</th><td><u>#define	<dfn class="macro" id="_M/VR_PHYADDR" data-ref="_M/VR_PHYADDR">VR_PHYADDR</dfn>		0x6C</u></td></tr>
<tr><th id="76">76</th><td><u>#define	<dfn class="macro" id="_M/VR_MIISTAT" data-ref="_M/VR_MIISTAT">VR_MIISTAT</dfn>		0x6D</u></td></tr>
<tr><th id="77">77</th><td><u>#define	<dfn class="macro" id="_M/VR_BCR0" data-ref="_M/VR_BCR0">VR_BCR0</dfn>			0x6E</u></td></tr>
<tr><th id="78">78</th><td><u>#define	<dfn class="macro" id="_M/VR_BCR1" data-ref="_M/VR_BCR1">VR_BCR1</dfn>			0x6F</u></td></tr>
<tr><th id="79">79</th><td><u>#define	<dfn class="macro" id="_M/VR_MIICMD" data-ref="_M/VR_MIICMD">VR_MIICMD</dfn>		0x70</u></td></tr>
<tr><th id="80">80</th><td><u>#define	<dfn class="macro" id="_M/VR_MIIADDR" data-ref="_M/VR_MIIADDR">VR_MIIADDR</dfn>		0x71</u></td></tr>
<tr><th id="81">81</th><td><u>#define	<dfn class="macro" id="_M/VR_MIIDATA" data-ref="_M/VR_MIIDATA">VR_MIIDATA</dfn>		0x72</u></td></tr>
<tr><th id="82">82</th><td><u>#define	<dfn class="macro" id="_M/VR_EECSR" data-ref="_M/VR_EECSR">VR_EECSR</dfn>		0x74</u></td></tr>
<tr><th id="83">83</th><td><u>#define	<dfn class="macro" id="_M/VR_TEST" data-ref="_M/VR_TEST">VR_TEST</dfn>			0x75</u></td></tr>
<tr><th id="84">84</th><td><u>#define	<dfn class="macro" id="_M/VR_GPIO" data-ref="_M/VR_GPIO">VR_GPIO</dfn>			0x76</u></td></tr>
<tr><th id="85">85</th><td><u>#define	<dfn class="macro" id="_M/VR_CONFIG" data-ref="_M/VR_CONFIG">VR_CONFIG</dfn>		0x78</u></td></tr>
<tr><th id="86">86</th><td><u>#define	<dfn class="macro" id="_M/VR_MPA_CNT" data-ref="_M/VR_MPA_CNT">VR_MPA_CNT</dfn>		0x7C</u></td></tr>
<tr><th id="87">87</th><td><u>#define	<dfn class="macro" id="_M/VR_CRC_CNT" data-ref="_M/VR_CRC_CNT">VR_CRC_CNT</dfn>		0x7E</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/VR_STICKHW" data-ref="_M/VR_STICKHW">VR_STICKHW</dfn>		0x83</u></td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><i>/* Misc Registers */</i></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/VR_MISC_CR1" data-ref="_M/VR_MISC_CR1">VR_MISC_CR1</dfn>		0x81</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/VR_MISCCR1_FORSRST" data-ref="_M/VR_MISCCR1_FORSRST">VR_MISCCR1_FORSRST</dfn>	0x40</u></td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td><i>/*</i></td></tr>
<tr><th id="95">95</th><td><i> * RX config bits.</i></td></tr>
<tr><th id="96">96</th><td><i> */</i></td></tr>
<tr><th id="97">97</th><td><u>#define	<dfn class="macro" id="_M/VR_RXCFG_RX_ERRPKTS" data-ref="_M/VR_RXCFG_RX_ERRPKTS">VR_RXCFG_RX_ERRPKTS</dfn>	0x01</u></td></tr>
<tr><th id="98">98</th><td><u>#define	<dfn class="macro" id="_M/VR_RXCFG_RX_RUNT" data-ref="_M/VR_RXCFG_RX_RUNT">VR_RXCFG_RX_RUNT</dfn>	0x02</u></td></tr>
<tr><th id="99">99</th><td><u>#define	<dfn class="macro" id="_M/VR_RXCFG_RX_MULTI" data-ref="_M/VR_RXCFG_RX_MULTI">VR_RXCFG_RX_MULTI</dfn>	0x04</u></td></tr>
<tr><th id="100">100</th><td><u>#define	<dfn class="macro" id="_M/VR_RXCFG_RX_BROAD" data-ref="_M/VR_RXCFG_RX_BROAD">VR_RXCFG_RX_BROAD</dfn>	0x08</u></td></tr>
<tr><th id="101">101</th><td><u>#define	<dfn class="macro" id="_M/VR_RXCFG_RX_PROMISC" data-ref="_M/VR_RXCFG_RX_PROMISC">VR_RXCFG_RX_PROMISC</dfn>	0x10</u></td></tr>
<tr><th id="102">102</th><td><u>#define	<dfn class="macro" id="_M/VR_RXCFG_RX_THRESH" data-ref="_M/VR_RXCFG_RX_THRESH">VR_RXCFG_RX_THRESH</dfn>	0xE0</u></td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><u>#define	<dfn class="macro" id="_M/VR_RXTHRESH_32BYTES" data-ref="_M/VR_RXTHRESH_32BYTES">VR_RXTHRESH_32BYTES</dfn>	0x00</u></td></tr>
<tr><th id="105">105</th><td><u>#define	<dfn class="macro" id="_M/VR_RXTHRESH_64BYTES" data-ref="_M/VR_RXTHRESH_64BYTES">VR_RXTHRESH_64BYTES</dfn>	0x20</u></td></tr>
<tr><th id="106">106</th><td><u>#define	<dfn class="macro" id="_M/VR_RXTHRESH_128BYTES" data-ref="_M/VR_RXTHRESH_128BYTES">VR_RXTHRESH_128BYTES</dfn>	0x40</u></td></tr>
<tr><th id="107">107</th><td><u>#define	<dfn class="macro" id="_M/VR_RXTHRESH_256BYTES" data-ref="_M/VR_RXTHRESH_256BYTES">VR_RXTHRESH_256BYTES</dfn>	0x60</u></td></tr>
<tr><th id="108">108</th><td><u>#define	<dfn class="macro" id="_M/VR_RXTHRESH_512BYTES" data-ref="_M/VR_RXTHRESH_512BYTES">VR_RXTHRESH_512BYTES</dfn>	0x80</u></td></tr>
<tr><th id="109">109</th><td><u>#define	<dfn class="macro" id="_M/VR_RXTHRESH_768BYTES" data-ref="_M/VR_RXTHRESH_768BYTES">VR_RXTHRESH_768BYTES</dfn>	0xA0</u></td></tr>
<tr><th id="110">110</th><td><u>#define	<dfn class="macro" id="_M/VR_RXTHRESH_1024BYTES" data-ref="_M/VR_RXTHRESH_1024BYTES">VR_RXTHRESH_1024BYTES</dfn>	0xC0</u></td></tr>
<tr><th id="111">111</th><td><u>#define	<dfn class="macro" id="_M/VR_RXTHRESH_STORENFWD" data-ref="_M/VR_RXTHRESH_STORENFWD">VR_RXTHRESH_STORENFWD</dfn>	0xE0</u></td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td><i>/*</i></td></tr>
<tr><th id="114">114</th><td><i> * TX config bits.</i></td></tr>
<tr><th id="115">115</th><td><i> */</i></td></tr>
<tr><th id="116">116</th><td><u>#define	<dfn class="macro" id="_M/VR_TXCFG_RSVD0" data-ref="_M/VR_TXCFG_RSVD0">VR_TXCFG_RSVD0</dfn>		0x01</u></td></tr>
<tr><th id="117">117</th><td><u>#define	<dfn class="macro" id="_M/VR_TXCFG_LOOPBKMODE" data-ref="_M/VR_TXCFG_LOOPBKMODE">VR_TXCFG_LOOPBKMODE</dfn>	0x06</u></td></tr>
<tr><th id="118">118</th><td><u>#define	<dfn class="macro" id="_M/VR_TXCFG_BACKOFF" data-ref="_M/VR_TXCFG_BACKOFF">VR_TXCFG_BACKOFF</dfn>	0x08</u></td></tr>
<tr><th id="119">119</th><td><u>#define	<dfn class="macro" id="_M/VR_TXCFG_RSVD1" data-ref="_M/VR_TXCFG_RSVD1">VR_TXCFG_RSVD1</dfn>		0x10</u></td></tr>
<tr><th id="120">120</th><td><u>#define	<dfn class="macro" id="_M/VR_TXCFG_TX_THRESH" data-ref="_M/VR_TXCFG_TX_THRESH">VR_TXCFG_TX_THRESH</dfn>	0xE0</u></td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td><u>#define	<dfn class="macro" id="_M/VR_TXTHRESH_32BYTES" data-ref="_M/VR_TXTHRESH_32BYTES">VR_TXTHRESH_32BYTES</dfn>	0x00</u></td></tr>
<tr><th id="123">123</th><td><u>#define	<dfn class="macro" id="_M/VR_TXTHRESH_64BYTES" data-ref="_M/VR_TXTHRESH_64BYTES">VR_TXTHRESH_64BYTES</dfn>	0x20</u></td></tr>
<tr><th id="124">124</th><td><u>#define	<dfn class="macro" id="_M/VR_TXTHRESH_128BYTES" data-ref="_M/VR_TXTHRESH_128BYTES">VR_TXTHRESH_128BYTES</dfn>	0x40</u></td></tr>
<tr><th id="125">125</th><td><u>#define	<dfn class="macro" id="_M/VR_TXTHRESH_256BYTES" data-ref="_M/VR_TXTHRESH_256BYTES">VR_TXTHRESH_256BYTES</dfn>	0x60</u></td></tr>
<tr><th id="126">126</th><td><u>#define	<dfn class="macro" id="_M/VR_TXTHRESH_512BYTES" data-ref="_M/VR_TXTHRESH_512BYTES">VR_TXTHRESH_512BYTES</dfn>	0x80</u></td></tr>
<tr><th id="127">127</th><td><u>#define	<dfn class="macro" id="_M/VR_TXTHRESH_768BYTES" data-ref="_M/VR_TXTHRESH_768BYTES">VR_TXTHRESH_768BYTES</dfn>	0xA0</u></td></tr>
<tr><th id="128">128</th><td><u>#define	<dfn class="macro" id="_M/VR_TXTHRESH_1024BYTES" data-ref="_M/VR_TXTHRESH_1024BYTES">VR_TXTHRESH_1024BYTES</dfn>	0xC0</u></td></tr>
<tr><th id="129">129</th><td><u>#define	<dfn class="macro" id="_M/VR_TXTHRESH_STORENFWD" data-ref="_M/VR_TXTHRESH_STORENFWD">VR_TXTHRESH_STORENFWD</dfn>	0xE0</u></td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td><i>/*</i></td></tr>
<tr><th id="132">132</th><td><i> * Command register bits.</i></td></tr>
<tr><th id="133">133</th><td><i> */</i></td></tr>
<tr><th id="134">134</th><td><u>#define	<dfn class="macro" id="_M/VR_CMD_INIT" data-ref="_M/VR_CMD_INIT">VR_CMD_INIT</dfn>		0x0001</u></td></tr>
<tr><th id="135">135</th><td><u>#define	<dfn class="macro" id="_M/VR_CMD_START" data-ref="_M/VR_CMD_START">VR_CMD_START</dfn>		0x0002</u></td></tr>
<tr><th id="136">136</th><td><u>#define	<dfn class="macro" id="_M/VR_CMD_STOP" data-ref="_M/VR_CMD_STOP">VR_CMD_STOP</dfn>		0x0004</u></td></tr>
<tr><th id="137">137</th><td><u>#define	<dfn class="macro" id="_M/VR_CMD_RX_ON" data-ref="_M/VR_CMD_RX_ON">VR_CMD_RX_ON</dfn>		0x0008</u></td></tr>
<tr><th id="138">138</th><td><u>#define	<dfn class="macro" id="_M/VR_CMD_TX_ON" data-ref="_M/VR_CMD_TX_ON">VR_CMD_TX_ON</dfn>		0x0010</u></td></tr>
<tr><th id="139">139</th><td><u>#define	<dfn class="macro" id="_M/VR_CMD_TX_GO" data-ref="_M/VR_CMD_TX_GO">VR_CMD_TX_GO</dfn>		0x0020</u></td></tr>
<tr><th id="140">140</th><td><u>#define	<dfn class="macro" id="_M/VR_CMD_RX_GO" data-ref="_M/VR_CMD_RX_GO">VR_CMD_RX_GO</dfn>		0x0040</u></td></tr>
<tr><th id="141">141</th><td><u>#define	<dfn class="macro" id="_M/VR_CMD_RSVD" data-ref="_M/VR_CMD_RSVD">VR_CMD_RSVD</dfn>		0x0080</u></td></tr>
<tr><th id="142">142</th><td><u>#define	<dfn class="macro" id="_M/VR_CMD_RX_EARLY" data-ref="_M/VR_CMD_RX_EARLY">VR_CMD_RX_EARLY</dfn>		0x0100</u></td></tr>
<tr><th id="143">143</th><td><u>#define	<dfn class="macro" id="_M/VR_CMD_TX_EARLY" data-ref="_M/VR_CMD_TX_EARLY">VR_CMD_TX_EARLY</dfn>		0x0200</u></td></tr>
<tr><th id="144">144</th><td><u>#define	<dfn class="macro" id="_M/VR_CMD_FULLDUPLEX" data-ref="_M/VR_CMD_FULLDUPLEX">VR_CMD_FULLDUPLEX</dfn>	0x0400</u></td></tr>
<tr><th id="145">145</th><td><u>#define	<dfn class="macro" id="_M/VR_CMD_TX_NOPOLL" data-ref="_M/VR_CMD_TX_NOPOLL">VR_CMD_TX_NOPOLL</dfn>	0x0800</u></td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td><u>#define	<dfn class="macro" id="_M/VR_CMD_RESET" data-ref="_M/VR_CMD_RESET">VR_CMD_RESET</dfn>		0x8000</u></td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td><i>/*</i></td></tr>
<tr><th id="150">150</th><td><i> * Interrupt status bits.</i></td></tr>
<tr><th id="151">151</th><td><i> */</i></td></tr>
<tr><th id="152">152</th><td><u>#define	<dfn class="macro" id="_M/VR_ISR_RX_OK" data-ref="_M/VR_ISR_RX_OK">VR_ISR_RX_OK</dfn>		0x0001	/* packet rx ok */</u></td></tr>
<tr><th id="153">153</th><td><u>#define	<dfn class="macro" id="_M/VR_ISR_TX_OK" data-ref="_M/VR_ISR_TX_OK">VR_ISR_TX_OK</dfn>		0x0002	/* packet tx ok */</u></td></tr>
<tr><th id="154">154</th><td><u>#define	<dfn class="macro" id="_M/VR_ISR_RX_ERR" data-ref="_M/VR_ISR_RX_ERR">VR_ISR_RX_ERR</dfn>		0x0004	/* packet rx with err */</u></td></tr>
<tr><th id="155">155</th><td><u>#define	<dfn class="macro" id="_M/VR_ISR_TX_ABRT" data-ref="_M/VR_ISR_TX_ABRT">VR_ISR_TX_ABRT</dfn>		0x0008	/* tx aborted due to excess colls */</u></td></tr>
<tr><th id="156">156</th><td><u>#define	<dfn class="macro" id="_M/VR_ISR_TX_UNDERRUN" data-ref="_M/VR_ISR_TX_UNDERRUN">VR_ISR_TX_UNDERRUN</dfn>	0x0010	/* tx buffer underflow */</u></td></tr>
<tr><th id="157">157</th><td><u>#define	<dfn class="macro" id="_M/VR_ISR_RX_NOBUF" data-ref="_M/VR_ISR_RX_NOBUF">VR_ISR_RX_NOBUF</dfn>		0x0020	/* no rx buffer available */</u></td></tr>
<tr><th id="158">158</th><td><u>#define	<dfn class="macro" id="_M/VR_ISR_BUSERR" data-ref="_M/VR_ISR_BUSERR">VR_ISR_BUSERR</dfn>		0x0040	/* PCI bus error */</u></td></tr>
<tr><th id="159">159</th><td><u>#define	<dfn class="macro" id="_M/VR_ISR_STATSOFLOW" data-ref="_M/VR_ISR_STATSOFLOW">VR_ISR_STATSOFLOW</dfn>	0x0080	/* stats counter oflow */</u></td></tr>
<tr><th id="160">160</th><td><u>#define	<dfn class="macro" id="_M/VR_ISR_RX_EARLY" data-ref="_M/VR_ISR_RX_EARLY">VR_ISR_RX_EARLY</dfn>		0x0100	/* rx early */</u></td></tr>
<tr><th id="161">161</th><td><u>#define	<dfn class="macro" id="_M/VR_ISR_LINKSTAT" data-ref="_M/VR_ISR_LINKSTAT">VR_ISR_LINKSTAT</dfn>		0x0200	/* MII status change */</u></td></tr>
<tr><th id="162">162</th><td><u>#define	<dfn class="macro" id="_M/VR_ISR_TX_ETI" data-ref="_M/VR_ISR_TX_ETI">VR_ISR_TX_ETI</dfn>		0x0200	/* TX early (3043/3071) */</u></td></tr>
<tr><th id="163">163</th><td><u>#define	<dfn class="macro" id="_M/VR_ISR_TX_UDFI" data-ref="_M/VR_ISR_TX_UDFI">VR_ISR_TX_UDFI</dfn>		0x0200	/* TX FIFO underflow (3065) */</u></td></tr>
<tr><th id="164">164</th><td><u>#define	<dfn class="macro" id="_M/VR_ISR_RX_OFLOW" data-ref="_M/VR_ISR_RX_OFLOW">VR_ISR_RX_OFLOW</dfn>		0x0400	/* rx FIFO overflow */</u></td></tr>
<tr><th id="165">165</th><td><u>#define	<dfn class="macro" id="_M/VR_ISR_RX_DROPPED" data-ref="_M/VR_ISR_RX_DROPPED">VR_ISR_RX_DROPPED</dfn>	0x0800</u></td></tr>
<tr><th id="166">166</th><td><u>#define	<dfn class="macro" id="_M/VR_ISR_RX_NOBUF2" data-ref="_M/VR_ISR_RX_NOBUF2">VR_ISR_RX_NOBUF2</dfn>	0x1000</u></td></tr>
<tr><th id="167">167</th><td><u>#define	<dfn class="macro" id="_M/VR_ISR_TX_ABRT2" data-ref="_M/VR_ISR_TX_ABRT2">VR_ISR_TX_ABRT2</dfn>		0x2000</u></td></tr>
<tr><th id="168">168</th><td><u>#define	<dfn class="macro" id="_M/VR_ISR_LINKSTAT2" data-ref="_M/VR_ISR_LINKSTAT2">VR_ISR_LINKSTAT2</dfn>	0x4000</u></td></tr>
<tr><th id="169">169</th><td><u>#define	<dfn class="macro" id="_M/VR_ISR_MAGICPACKET" data-ref="_M/VR_ISR_MAGICPACKET">VR_ISR_MAGICPACKET</dfn>	0x8000</u></td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td><i>/*</i></td></tr>
<tr><th id="172">172</th><td><i> * Interrupt mask bits.</i></td></tr>
<tr><th id="173">173</th><td><i> */</i></td></tr>
<tr><th id="174">174</th><td><u>#define	<dfn class="macro" id="_M/VR_IMR_RX_OK" data-ref="_M/VR_IMR_RX_OK">VR_IMR_RX_OK</dfn>		0x0001	/* packet rx ok */</u></td></tr>
<tr><th id="175">175</th><td><u>#define	<dfn class="macro" id="_M/VR_IMR_TX_OK" data-ref="_M/VR_IMR_TX_OK">VR_IMR_TX_OK</dfn>		0x0002	/* packet tx ok */</u></td></tr>
<tr><th id="176">176</th><td><u>#define	<dfn class="macro" id="_M/VR_IMR_RX_ERR" data-ref="_M/VR_IMR_RX_ERR">VR_IMR_RX_ERR</dfn>		0x0004	/* packet rx with err */</u></td></tr>
<tr><th id="177">177</th><td><u>#define	<dfn class="macro" id="_M/VR_IMR_TX_ABRT" data-ref="_M/VR_IMR_TX_ABRT">VR_IMR_TX_ABRT</dfn>		0x0008	/* tx aborted due to excess colls */</u></td></tr>
<tr><th id="178">178</th><td><u>#define	<dfn class="macro" id="_M/VR_IMR_TX_UNDERRUN" data-ref="_M/VR_IMR_TX_UNDERRUN">VR_IMR_TX_UNDERRUN</dfn>	0x0010	/* tx buffer underflow */</u></td></tr>
<tr><th id="179">179</th><td><u>#define	<dfn class="macro" id="_M/VR_IMR_RX_NOBUF" data-ref="_M/VR_IMR_RX_NOBUF">VR_IMR_RX_NOBUF</dfn>		0x0020	/* no rx buffer available */</u></td></tr>
<tr><th id="180">180</th><td><u>#define	<dfn class="macro" id="_M/VR_IMR_BUSERR" data-ref="_M/VR_IMR_BUSERR">VR_IMR_BUSERR</dfn>		0x0040	/* PCI bus error */</u></td></tr>
<tr><th id="181">181</th><td><u>#define	<dfn class="macro" id="_M/VR_IMR_STATSOFLOW" data-ref="_M/VR_IMR_STATSOFLOW">VR_IMR_STATSOFLOW</dfn>	0x0080	/* stats counter oflow */</u></td></tr>
<tr><th id="182">182</th><td><u>#define	<dfn class="macro" id="_M/VR_IMR_RX_EARLY" data-ref="_M/VR_IMR_RX_EARLY">VR_IMR_RX_EARLY</dfn>		0x0100	/* rx early */</u></td></tr>
<tr><th id="183">183</th><td><u>#define	<dfn class="macro" id="_M/VR_IMR_LINKSTAT" data-ref="_M/VR_IMR_LINKSTAT">VR_IMR_LINKSTAT</dfn>		0x0200	/* MII status change */</u></td></tr>
<tr><th id="184">184</th><td><u>#define	<dfn class="macro" id="_M/VR_IMR_RX_OFLOW" data-ref="_M/VR_IMR_RX_OFLOW">VR_IMR_RX_OFLOW</dfn>		0x0400	/* rx FIFO overflow */</u></td></tr>
<tr><th id="185">185</th><td><u>#define	<dfn class="macro" id="_M/VR_IMR_RX_DROPPED" data-ref="_M/VR_IMR_RX_DROPPED">VR_IMR_RX_DROPPED</dfn>	0x0800</u></td></tr>
<tr><th id="186">186</th><td><u>#define	<dfn class="macro" id="_M/VR_IMR_RX_NOBUF2" data-ref="_M/VR_IMR_RX_NOBUF2">VR_IMR_RX_NOBUF2</dfn>	0x1000</u></td></tr>
<tr><th id="187">187</th><td><u>#define	<dfn class="macro" id="_M/VR_IMR_TX_ABRT2" data-ref="_M/VR_IMR_TX_ABRT2">VR_IMR_TX_ABRT2</dfn>		0x2000</u></td></tr>
<tr><th id="188">188</th><td><u>#define	<dfn class="macro" id="_M/VR_IMR_LINKSTAT2" data-ref="_M/VR_IMR_LINKSTAT2">VR_IMR_LINKSTAT2</dfn>	0x4000</u></td></tr>
<tr><th id="189">189</th><td><u>#define	<dfn class="macro" id="_M/VR_IMR_MAGICPACKET" data-ref="_M/VR_IMR_MAGICPACKET">VR_IMR_MAGICPACKET</dfn>	0x8000</u></td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td><u>#define	<dfn class="macro" id="_M/VR_INTRS" data-ref="_M/VR_INTRS">VR_INTRS</dfn>							\</u></td></tr>
<tr><th id="192">192</th><td><u>	(VR_IMR_RX_OK|VR_IMR_TX_OK|VR_IMR_RX_NOBUF|			\</u></td></tr>
<tr><th id="193">193</th><td><u>	VR_IMR_TX_ABRT|VR_IMR_TX_UNDERRUN|VR_IMR_BUSERR|		\</u></td></tr>
<tr><th id="194">194</th><td><u>	VR_IMR_RX_ERR|VR_ISR_RX_DROPPED)</u></td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td><i>/*</i></td></tr>
<tr><th id="197">197</th><td><i> * MII status register.</i></td></tr>
<tr><th id="198">198</th><td><i> */</i></td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td><u>#define	<dfn class="macro" id="_M/VR_MIISTAT_SPEED" data-ref="_M/VR_MIISTAT_SPEED">VR_MIISTAT_SPEED</dfn>	0x01</u></td></tr>
<tr><th id="201">201</th><td><u>#define	<dfn class="macro" id="_M/VR_MIISTAT_LINKFAULT" data-ref="_M/VR_MIISTAT_LINKFAULT">VR_MIISTAT_LINKFAULT</dfn>	0x02</u></td></tr>
<tr><th id="202">202</th><td><u>#define	<dfn class="macro" id="_M/VR_MIISTAT_MGTREADERR" data-ref="_M/VR_MIISTAT_MGTREADERR">VR_MIISTAT_MGTREADERR</dfn>	0x04</u></td></tr>
<tr><th id="203">203</th><td><u>#define	<dfn class="macro" id="_M/VR_MIISTAT_MIIERR" data-ref="_M/VR_MIISTAT_MIIERR">VR_MIISTAT_MIIERR</dfn>	0x08</u></td></tr>
<tr><th id="204">204</th><td><u>#define	<dfn class="macro" id="_M/VR_MIISTAT_PHYOPT" data-ref="_M/VR_MIISTAT_PHYOPT">VR_MIISTAT_PHYOPT</dfn>	0x10</u></td></tr>
<tr><th id="205">205</th><td><u>#define	<dfn class="macro" id="_M/VR_MIISTAT_MDC_SPEED" data-ref="_M/VR_MIISTAT_MDC_SPEED">VR_MIISTAT_MDC_SPEED</dfn>	0x20</u></td></tr>
<tr><th id="206">206</th><td><u>#define	<dfn class="macro" id="_M/VR_MIISTAT_RSVD" data-ref="_M/VR_MIISTAT_RSVD">VR_MIISTAT_RSVD</dfn>		0x40</u></td></tr>
<tr><th id="207">207</th><td><u>#define	<dfn class="macro" id="_M/VR_MIISTAT_GPIO1POLL" data-ref="_M/VR_MIISTAT_GPIO1POLL">VR_MIISTAT_GPIO1POLL</dfn>	0x80</u></td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td><i>/*</i></td></tr>
<tr><th id="210">210</th><td><i> * MII command register bits.</i></td></tr>
<tr><th id="211">211</th><td><i> */</i></td></tr>
<tr><th id="212">212</th><td><u>#define	<dfn class="macro" id="_M/VR_MIICMD_CLK" data-ref="_M/VR_MIICMD_CLK">VR_MIICMD_CLK</dfn>		0x01</u></td></tr>
<tr><th id="213">213</th><td><u>#define	<dfn class="macro" id="_M/VR_MIICMD_DATAIN" data-ref="_M/VR_MIICMD_DATAIN">VR_MIICMD_DATAIN</dfn>	0x02</u></td></tr>
<tr><th id="214">214</th><td><u>#define	<dfn class="macro" id="_M/VR_MIICMD_DATAOUT" data-ref="_M/VR_MIICMD_DATAOUT">VR_MIICMD_DATAOUT</dfn>	0x04</u></td></tr>
<tr><th id="215">215</th><td><u>#define	<dfn class="macro" id="_M/VR_MIICMD_DIR" data-ref="_M/VR_MIICMD_DIR">VR_MIICMD_DIR</dfn>		0x08</u></td></tr>
<tr><th id="216">216</th><td><u>#define	<dfn class="macro" id="_M/VR_MIICMD_DIRECTPGM" data-ref="_M/VR_MIICMD_DIRECTPGM">VR_MIICMD_DIRECTPGM</dfn>	0x10</u></td></tr>
<tr><th id="217">217</th><td><u>#define	<dfn class="macro" id="_M/VR_MIICMD_WRITE_ENB" data-ref="_M/VR_MIICMD_WRITE_ENB">VR_MIICMD_WRITE_ENB</dfn>	0x20</u></td></tr>
<tr><th id="218">218</th><td><u>#define	<dfn class="macro" id="_M/VR_MIICMD_READ_ENB" data-ref="_M/VR_MIICMD_READ_ENB">VR_MIICMD_READ_ENB</dfn>	0x40</u></td></tr>
<tr><th id="219">219</th><td><u>#define	<dfn class="macro" id="_M/VR_MIICMD_AUTOPOLL" data-ref="_M/VR_MIICMD_AUTOPOLL">VR_MIICMD_AUTOPOLL</dfn>	0x80</u></td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td><i>/*</i></td></tr>
<tr><th id="222">222</th><td><i> * EEPROM control bits.</i></td></tr>
<tr><th id="223">223</th><td><i> */</i></td></tr>
<tr><th id="224">224</th><td><u>#define	<dfn class="macro" id="_M/VR_EECSR_DATAIN" data-ref="_M/VR_EECSR_DATAIN">VR_EECSR_DATAIN</dfn>		0x01	/* data out */</u></td></tr>
<tr><th id="225">225</th><td><u>#define	<dfn class="macro" id="_M/VR_EECSR_DATAOUT" data-ref="_M/VR_EECSR_DATAOUT">VR_EECSR_DATAOUT</dfn>	0x02	/* data in */</u></td></tr>
<tr><th id="226">226</th><td><u>#define	<dfn class="macro" id="_M/VR_EECSR_CLK" data-ref="_M/VR_EECSR_CLK">VR_EECSR_CLK</dfn>		0x04	/* clock */</u></td></tr>
<tr><th id="227">227</th><td><u>#define	<dfn class="macro" id="_M/VR_EECSR_CS" data-ref="_M/VR_EECSR_CS">VR_EECSR_CS</dfn>		0x08	/* chip select */</u></td></tr>
<tr><th id="228">228</th><td><u>#define	<dfn class="macro" id="_M/VR_EECSR_DPM" data-ref="_M/VR_EECSR_DPM">VR_EECSR_DPM</dfn>		0x10</u></td></tr>
<tr><th id="229">229</th><td><u>#define	<dfn class="macro" id="_M/VR_EECSR_LOAD" data-ref="_M/VR_EECSR_LOAD">VR_EECSR_LOAD</dfn>		0x20</u></td></tr>
<tr><th id="230">230</th><td><u>#define	<dfn class="macro" id="_M/VR_EECSR_EMBP" data-ref="_M/VR_EECSR_EMBP">VR_EECSR_EMBP</dfn>		0x40</u></td></tr>
<tr><th id="231">231</th><td><u>#define	<dfn class="macro" id="_M/VR_EECSR_EEPR" data-ref="_M/VR_EECSR_EEPR">VR_EECSR_EEPR</dfn>		0x80</u></td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td><u>#define	<dfn class="macro" id="_M/VR_EECMD_WRITE" data-ref="_M/VR_EECMD_WRITE">VR_EECMD_WRITE</dfn>		0x140</u></td></tr>
<tr><th id="234">234</th><td><u>#define	<dfn class="macro" id="_M/VR_EECMD_READ" data-ref="_M/VR_EECMD_READ">VR_EECMD_READ</dfn>		0x180</u></td></tr>
<tr><th id="235">235</th><td><u>#define	<dfn class="macro" id="_M/VR_EECMD_ERASE" data-ref="_M/VR_EECMD_ERASE">VR_EECMD_ERASE</dfn>		0x1c0</u></td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td><i>/*</i></td></tr>
<tr><th id="238">238</th><td><i> * Test register bits.</i></td></tr>
<tr><th id="239">239</th><td><i> */</i></td></tr>
<tr><th id="240">240</th><td><u>#define	<dfn class="macro" id="_M/VR_TEST_TEST0" data-ref="_M/VR_TEST_TEST0">VR_TEST_TEST0</dfn>		0x01</u></td></tr>
<tr><th id="241">241</th><td><u>#define	<dfn class="macro" id="_M/VR_TEST_TEST1" data-ref="_M/VR_TEST_TEST1">VR_TEST_TEST1</dfn>		0x02</u></td></tr>
<tr><th id="242">242</th><td><u>#define	<dfn class="macro" id="_M/VR_TEST_TEST2" data-ref="_M/VR_TEST_TEST2">VR_TEST_TEST2</dfn>		0x04</u></td></tr>
<tr><th id="243">243</th><td><u>#define	<dfn class="macro" id="_M/VR_TEST_TSTUD" data-ref="_M/VR_TEST_TSTUD">VR_TEST_TSTUD</dfn>		0x08</u></td></tr>
<tr><th id="244">244</th><td><u>#define	<dfn class="macro" id="_M/VR_TEST_TSTOV" data-ref="_M/VR_TEST_TSTOV">VR_TEST_TSTOV</dfn>		0x10</u></td></tr>
<tr><th id="245">245</th><td><u>#define	<dfn class="macro" id="_M/VR_TEST_BKOFF" data-ref="_M/VR_TEST_BKOFF">VR_TEST_BKOFF</dfn>		0x20</u></td></tr>
<tr><th id="246">246</th><td><u>#define	<dfn class="macro" id="_M/VR_TEST_FCOL" data-ref="_M/VR_TEST_FCOL">VR_TEST_FCOL</dfn>		0x40</u></td></tr>
<tr><th id="247">247</th><td><u>#define	<dfn class="macro" id="_M/VR_TEST_HBDES" data-ref="_M/VR_TEST_HBDES">VR_TEST_HBDES</dfn>		0x80</u></td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td><i>/*</i></td></tr>
<tr><th id="250">250</th><td><i> * Config register bits.</i></td></tr>
<tr><th id="251">251</th><td><i> */</i></td></tr>
<tr><th id="252">252</th><td><u>#define	<dfn class="macro" id="_M/VR_CFG_GPIO2OUTENB" data-ref="_M/VR_CFG_GPIO2OUTENB">VR_CFG_GPIO2OUTENB</dfn>	0x00000001</u></td></tr>
<tr><th id="253">253</th><td><u>#define	<dfn class="macro" id="_M/VR_CFG_GPIO2OUT" data-ref="_M/VR_CFG_GPIO2OUT">VR_CFG_GPIO2OUT</dfn>		0x00000002	/* gen. purp. pin */</u></td></tr>
<tr><th id="254">254</th><td><u>#define	<dfn class="macro" id="_M/VR_CFG_GPIO2IN" data-ref="_M/VR_CFG_GPIO2IN">VR_CFG_GPIO2IN</dfn>		0x00000004	/* gen. purp. pin */</u></td></tr>
<tr><th id="255">255</th><td><u>#define	<dfn class="macro" id="_M/VR_CFG_AUTOOPT" data-ref="_M/VR_CFG_AUTOOPT">VR_CFG_AUTOOPT</dfn>		0x00000008	/* enable rx/tx autopoll */</u></td></tr>
<tr><th id="256">256</th><td><u>#define	<dfn class="macro" id="_M/VR_CFG_MIIOPT" data-ref="_M/VR_CFG_MIIOPT">VR_CFG_MIIOPT</dfn>		0x00000010</u></td></tr>
<tr><th id="257">257</th><td><u>#define	<dfn class="macro" id="_M/VR_CFG_MMIENB" data-ref="_M/VR_CFG_MMIENB">VR_CFG_MMIENB</dfn>		0x00000020	/* memory mapped mode enb */</u></td></tr>
<tr><th id="258">258</th><td><u>#define	<dfn class="macro" id="_M/VR_CFG_JUMPER" data-ref="_M/VR_CFG_JUMPER">VR_CFG_JUMPER</dfn>		0x00000040	/* PHY and oper. mode select */</u></td></tr>
<tr><th id="259">259</th><td><u>#define	<dfn class="macro" id="_M/VR_CFG_EELOAD" data-ref="_M/VR_CFG_EELOAD">VR_CFG_EELOAD</dfn>		0x00000080	/* enable EEPROM programming */</u></td></tr>
<tr><th id="260">260</th><td><u>#define	<dfn class="macro" id="_M/VR_CFG_LATMENB" data-ref="_M/VR_CFG_LATMENB">VR_CFG_LATMENB</dfn>		0x00000100	/* larency timer effect enb. */</u></td></tr>
<tr><th id="261">261</th><td><u>#define	<dfn class="macro" id="_M/VR_CFG_MRREADWAIT" data-ref="_M/VR_CFG_MRREADWAIT">VR_CFG_MRREADWAIT</dfn>	0x00000200</u></td></tr>
<tr><th id="262">262</th><td><u>#define	<dfn class="macro" id="_M/VR_CFG_MRWRITEWAIT" data-ref="_M/VR_CFG_MRWRITEWAIT">VR_CFG_MRWRITEWAIT</dfn>	0x00000400</u></td></tr>
<tr><th id="263">263</th><td><u>#define	<dfn class="macro" id="_M/VR_CFG_RX_ARB" data-ref="_M/VR_CFG_RX_ARB">VR_CFG_RX_ARB</dfn>		0x00000800</u></td></tr>
<tr><th id="264">264</th><td><u>#define	<dfn class="macro" id="_M/VR_CFG_TX_ARB" data-ref="_M/VR_CFG_TX_ARB">VR_CFG_TX_ARB</dfn>		0x00001000</u></td></tr>
<tr><th id="265">265</th><td><u>#define	<dfn class="macro" id="_M/VR_CFG_READMULTI" data-ref="_M/VR_CFG_READMULTI">VR_CFG_READMULTI</dfn>	0x00002000</u></td></tr>
<tr><th id="266">266</th><td><u>#define	<dfn class="macro" id="_M/VR_CFG_TX_PACE" data-ref="_M/VR_CFG_TX_PACE">VR_CFG_TX_PACE</dfn>		0x00004000</u></td></tr>
<tr><th id="267">267</th><td><u>#define	<dfn class="macro" id="_M/VR_CFG_TX_QDIS" data-ref="_M/VR_CFG_TX_QDIS">VR_CFG_TX_QDIS</dfn>		0x00008000</u></td></tr>
<tr><th id="268">268</th><td><u>#define	<dfn class="macro" id="_M/VR_CFG_ROMSEL0" data-ref="_M/VR_CFG_ROMSEL0">VR_CFG_ROMSEL0</dfn>		0x00010000</u></td></tr>
<tr><th id="269">269</th><td><u>#define	<dfn class="macro" id="_M/VR_CFG_ROMSEL1" data-ref="_M/VR_CFG_ROMSEL1">VR_CFG_ROMSEL1</dfn>		0x00020000</u></td></tr>
<tr><th id="270">270</th><td><u>#define	<dfn class="macro" id="_M/VR_CFG_ROMSEL2" data-ref="_M/VR_CFG_ROMSEL2">VR_CFG_ROMSEL2</dfn>		0x00040000</u></td></tr>
<tr><th id="271">271</th><td><u>#define	<dfn class="macro" id="_M/VR_CFG_ROMTIMESEL" data-ref="_M/VR_CFG_ROMTIMESEL">VR_CFG_ROMTIMESEL</dfn>	0x00080000</u></td></tr>
<tr><th id="272">272</th><td><u>#define	<dfn class="macro" id="_M/VR_CFG_RSVD0" data-ref="_M/VR_CFG_RSVD0">VR_CFG_RSVD0</dfn>		0x00100000</u></td></tr>
<tr><th id="273">273</th><td><u>#define	<dfn class="macro" id="_M/VR_CFG_ROMDLY" data-ref="_M/VR_CFG_ROMDLY">VR_CFG_ROMDLY</dfn>		0x00200000</u></td></tr>
<tr><th id="274">274</th><td><u>#define	<dfn class="macro" id="_M/VR_CFG_ROMOPT" data-ref="_M/VR_CFG_ROMOPT">VR_CFG_ROMOPT</dfn>		0x00400000</u></td></tr>
<tr><th id="275">275</th><td><u>#define	<dfn class="macro" id="_M/VR_CFG_RSVD1" data-ref="_M/VR_CFG_RSVD1">VR_CFG_RSVD1</dfn>		0x00800000</u></td></tr>
<tr><th id="276">276</th><td><u>#define	<dfn class="macro" id="_M/VR_CFG_BACKOFFOPT" data-ref="_M/VR_CFG_BACKOFFOPT">VR_CFG_BACKOFFOPT</dfn>	0x01000000</u></td></tr>
<tr><th id="277">277</th><td><u>#define	<dfn class="macro" id="_M/VR_CFG_BACKOFFMOD" data-ref="_M/VR_CFG_BACKOFFMOD">VR_CFG_BACKOFFMOD</dfn>	0x02000000</u></td></tr>
<tr><th id="278">278</th><td><u>#define	<dfn class="macro" id="_M/VR_CFG_CAPEFFECT" data-ref="_M/VR_CFG_CAPEFFECT">VR_CFG_CAPEFFECT</dfn>	0x04000000</u></td></tr>
<tr><th id="279">279</th><td><u>#define	<dfn class="macro" id="_M/VR_CFG_BACKOFFRAND" data-ref="_M/VR_CFG_BACKOFFRAND">VR_CFG_BACKOFFRAND</dfn>	0x08000000</u></td></tr>
<tr><th id="280">280</th><td><u>#define	<dfn class="macro" id="_M/VR_CFG_MAGICKPACKET" data-ref="_M/VR_CFG_MAGICKPACKET">VR_CFG_MAGICKPACKET</dfn>	0x10000000</u></td></tr>
<tr><th id="281">281</th><td><u>#define	<dfn class="macro" id="_M/VR_CFG_PCIREADLINE" data-ref="_M/VR_CFG_PCIREADLINE">VR_CFG_PCIREADLINE</dfn>	0x20000000</u></td></tr>
<tr><th id="282">282</th><td><u>#define	<dfn class="macro" id="_M/VR_CFG_DIAG" data-ref="_M/VR_CFG_DIAG">VR_CFG_DIAG</dfn>		0x40000000</u></td></tr>
<tr><th id="283">283</th><td><u>#define	<dfn class="macro" id="_M/VR_CFG_GPIOEN" data-ref="_M/VR_CFG_GPIOEN">VR_CFG_GPIOEN</dfn>		0x80000000</u></td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td><i>/* Sticky HW bits */</i></td></tr>
<tr><th id="286">286</th><td><u>#define <dfn class="macro" id="_M/VR_STICKHW_DS0" data-ref="_M/VR_STICKHW_DS0">VR_STICKHW_DS0</dfn>		0x01</u></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/VR_STICKHW_DS1" data-ref="_M/VR_STICKHW_DS1">VR_STICKHW_DS1</dfn>		0x02</u></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/VR_STICKHW_WOL_ENB" data-ref="_M/VR_STICKHW_WOL_ENB">VR_STICKHW_WOL_ENB</dfn>	0x04</u></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/VR_STICKHW_WOL_STS" data-ref="_M/VR_STICKHW_WOL_STS">VR_STICKHW_WOL_STS</dfn>	0x08</u></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/VR_STICKHW_LEGWOL_ENB" data-ref="_M/VR_STICKHW_LEGWOL_ENB">VR_STICKHW_LEGWOL_ENB</dfn>	0x80</u></td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td><i>/*</i></td></tr>
<tr><th id="293">293</th><td><i> * BCR0 register bits.</i></td></tr>
<tr><th id="294">294</th><td><i> */</i></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/VR_BCR0_DMA_LENGTH" data-ref="_M/VR_BCR0_DMA_LENGTH">VR_BCR0_DMA_LENGTH</dfn>	0x07</u></td></tr>
<tr><th id="296">296</th><td><u>#define <dfn class="macro" id="_M/VR_BCR0_DMA_32BYTES" data-ref="_M/VR_BCR0_DMA_32BYTES">VR_BCR0_DMA_32BYTES</dfn>	0x00</u></td></tr>
<tr><th id="297">297</th><td><u>#define <dfn class="macro" id="_M/VR_BCR0_DMA_64BYTES" data-ref="_M/VR_BCR0_DMA_64BYTES">VR_BCR0_DMA_64BYTES</dfn>	0x01</u></td></tr>
<tr><th id="298">298</th><td><u>#define <dfn class="macro" id="_M/VR_BCR0_DMA_128BYTES" data-ref="_M/VR_BCR0_DMA_128BYTES">VR_BCR0_DMA_128BYTES</dfn>	0x02</u></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/VR_BCR0_DMA_256BYTES" data-ref="_M/VR_BCR0_DMA_256BYTES">VR_BCR0_DMA_256BYTES</dfn>	0x03</u></td></tr>
<tr><th id="300">300</th><td><u>#define <dfn class="macro" id="_M/VR_BCR0_DMA_512BYTES" data-ref="_M/VR_BCR0_DMA_512BYTES">VR_BCR0_DMA_512BYTES</dfn>	0x04</u></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/VR_BCR0_DMA_1024BYTES" data-ref="_M/VR_BCR0_DMA_1024BYTES">VR_BCR0_DMA_1024BYTES</dfn>	0x05</u></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/VR_BCR0_DMA_STORENFWD" data-ref="_M/VR_BCR0_DMA_STORENFWD">VR_BCR0_DMA_STORENFWD</dfn>	0x07</u></td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td><u>#define <dfn class="macro" id="_M/VR_BCR0_RX_THRESH" data-ref="_M/VR_BCR0_RX_THRESH">VR_BCR0_RX_THRESH</dfn>	0x38</u></td></tr>
<tr><th id="305">305</th><td><u>#define <dfn class="macro" id="_M/VR_BCR0_RXTH_CFG" data-ref="_M/VR_BCR0_RXTH_CFG">VR_BCR0_RXTH_CFG</dfn>	0x00</u></td></tr>
<tr><th id="306">306</th><td><u>#define <dfn class="macro" id="_M/VR_BCR0_RXTH_64BYTES" data-ref="_M/VR_BCR0_RXTH_64BYTES">VR_BCR0_RXTH_64BYTES</dfn>	0x08</u></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/VR_BCR0_RXTH_128BYTES" data-ref="_M/VR_BCR0_RXTH_128BYTES">VR_BCR0_RXTH_128BYTES</dfn>	0x10</u></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/VR_BCR0_RXTH_256BYTES" data-ref="_M/VR_BCR0_RXTH_256BYTES">VR_BCR0_RXTH_256BYTES</dfn>	0x18</u></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/VR_BCR0_RXTH_512BYTES" data-ref="_M/VR_BCR0_RXTH_512BYTES">VR_BCR0_RXTH_512BYTES</dfn>	0x20</u></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/VR_BCR0_RXTH_1024BYTES" data-ref="_M/VR_BCR0_RXTH_1024BYTES">VR_BCR0_RXTH_1024BYTES</dfn>	0x28</u></td></tr>
<tr><th id="311">311</th><td><u>#define <dfn class="macro" id="_M/VR_BCR0_RXTH_STORENFWD" data-ref="_M/VR_BCR0_RXTH_STORENFWD">VR_BCR0_RXTH_STORENFWD</dfn>	0x38</u></td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td><u>#define <dfn class="macro" id="_M/VR_BCR0_EXTLED" data-ref="_M/VR_BCR0_EXTLED">VR_BCR0_EXTLED</dfn>		0x40</u></td></tr>
<tr><th id="314">314</th><td><u>#define <dfn class="macro" id="_M/VR_BCR0_MED2" data-ref="_M/VR_BCR0_MED2">VR_BCR0_MED2</dfn>		0x80</u></td></tr>
<tr><th id="315">315</th><td></td></tr>
<tr><th id="316">316</th><td><i>/*</i></td></tr>
<tr><th id="317">317</th><td><i> * BCR1 register bits.</i></td></tr>
<tr><th id="318">318</th><td><i> */</i></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/VR_BCR1_POT0" data-ref="_M/VR_BCR1_POT0">VR_BCR1_POT0</dfn>		0x01</u></td></tr>
<tr><th id="320">320</th><td><u>#define <dfn class="macro" id="_M/VR_BCR1_POT1" data-ref="_M/VR_BCR1_POT1">VR_BCR1_POT1</dfn>		0x02</u></td></tr>
<tr><th id="321">321</th><td><u>#define <dfn class="macro" id="_M/VR_BCR1_POT2" data-ref="_M/VR_BCR1_POT2">VR_BCR1_POT2</dfn>		0x04</u></td></tr>
<tr><th id="322">322</th><td></td></tr>
<tr><th id="323">323</th><td><u>#define <dfn class="macro" id="_M/VR_BCR1_TX_THRESH" data-ref="_M/VR_BCR1_TX_THRESH">VR_BCR1_TX_THRESH</dfn>	0x38</u></td></tr>
<tr><th id="324">324</th><td><u>#define <dfn class="macro" id="_M/VR_BCR1_TXTH_CFG" data-ref="_M/VR_BCR1_TXTH_CFG">VR_BCR1_TXTH_CFG</dfn>	0x00</u></td></tr>
<tr><th id="325">325</th><td><u>#define <dfn class="macro" id="_M/VR_BCR1_TXTH_64BYTES" data-ref="_M/VR_BCR1_TXTH_64BYTES">VR_BCR1_TXTH_64BYTES</dfn>	0x08</u></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/VR_BCR1_TXTH_128BYTES" data-ref="_M/VR_BCR1_TXTH_128BYTES">VR_BCR1_TXTH_128BYTES</dfn>	0x10</u></td></tr>
<tr><th id="327">327</th><td><u>#define <dfn class="macro" id="_M/VR_BCR1_TXTH_256BYTES" data-ref="_M/VR_BCR1_TXTH_256BYTES">VR_BCR1_TXTH_256BYTES</dfn>	0x18</u></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/VR_BCR1_TXTH_512BYTES" data-ref="_M/VR_BCR1_TXTH_512BYTES">VR_BCR1_TXTH_512BYTES</dfn>	0x20</u></td></tr>
<tr><th id="329">329</th><td><u>#define <dfn class="macro" id="_M/VR_BCR1_TXTH_1024BYTES" data-ref="_M/VR_BCR1_TXTH_1024BYTES">VR_BCR1_TXTH_1024BYTES</dfn>	0x28</u></td></tr>
<tr><th id="330">330</th><td><u>#define <dfn class="macro" id="_M/VR_BCR1_TXTH_STORENFWD" data-ref="_M/VR_BCR1_TXTH_STORENFWD">VR_BCR1_TXTH_STORENFWD</dfn>	0x38</u></td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td><i>/*</i></td></tr>
<tr><th id="333">333</th><td><i> * Rhine TX/RX list structure.</i></td></tr>
<tr><th id="334">334</th><td><i> */</i></td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td><b>struct</b> <dfn class="type def" id="vr_desc" title='vr_desc' data-ref="vr_desc" data-ref-filename="vr_desc">vr_desc</dfn> {</td></tr>
<tr><th id="337">337</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="vr_desc::vr_status" title='vr_desc::vr_status' data-ref="vr_desc::vr_status" data-ref-filename="vr_desc..vr_status">vr_status</dfn>;</td></tr>
<tr><th id="338">338</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="vr_desc::vr_ctl" title='vr_desc::vr_ctl' data-ref="vr_desc::vr_ctl" data-ref-filename="vr_desc..vr_ctl">vr_ctl</dfn>;</td></tr>
<tr><th id="339">339</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="vr_desc::vr_ptr1" title='vr_desc::vr_ptr1' data-ref="vr_desc::vr_ptr1" data-ref-filename="vr_desc..vr_ptr1">vr_ptr1</dfn>;</td></tr>
<tr><th id="340">340</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="vr_desc::vr_ptr2" title='vr_desc::vr_ptr2' data-ref="vr_desc::vr_ptr2" data-ref-filename="vr_desc..vr_ptr2">vr_ptr2</dfn>;</td></tr>
<tr><th id="341">341</th><td>};</td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td><u>#define	<dfn class="macro" id="_M/vr_data" data-ref="_M/vr_data">vr_data</dfn>		vr_ptr1</u></td></tr>
<tr><th id="344">344</th><td><u>#define	<dfn class="macro" id="_M/vr_next" data-ref="_M/vr_next">vr_next</dfn>		vr_ptr2</u></td></tr>
<tr><th id="345">345</th><td></td></tr>
<tr><th id="346">346</th><td></td></tr>
<tr><th id="347">347</th><td><u>#define	<dfn class="macro" id="_M/VR_RXSTAT_RXERR" data-ref="_M/VR_RXSTAT_RXERR">VR_RXSTAT_RXERR</dfn>		0x00000001</u></td></tr>
<tr><th id="348">348</th><td><u>#define	<dfn class="macro" id="_M/VR_RXSTAT_CRCERR" data-ref="_M/VR_RXSTAT_CRCERR">VR_RXSTAT_CRCERR</dfn>	0x00000002</u></td></tr>
<tr><th id="349">349</th><td><u>#define	<dfn class="macro" id="_M/VR_RXSTAT_FRAMEALIGNERR" data-ref="_M/VR_RXSTAT_FRAMEALIGNERR">VR_RXSTAT_FRAMEALIGNERR</dfn>	0x00000004</u></td></tr>
<tr><th id="350">350</th><td><u>#define	<dfn class="macro" id="_M/VR_RXSTAT_FIFOOFLOW" data-ref="_M/VR_RXSTAT_FIFOOFLOW">VR_RXSTAT_FIFOOFLOW</dfn>	0x00000008</u></td></tr>
<tr><th id="351">351</th><td><u>#define	<dfn class="macro" id="_M/VR_RXSTAT_GIANT" data-ref="_M/VR_RXSTAT_GIANT">VR_RXSTAT_GIANT</dfn>		0x00000010</u></td></tr>
<tr><th id="352">352</th><td><u>#define	<dfn class="macro" id="_M/VR_RXSTAT_RUNT" data-ref="_M/VR_RXSTAT_RUNT">VR_RXSTAT_RUNT</dfn>		0x00000020</u></td></tr>
<tr><th id="353">353</th><td><u>#define	<dfn class="macro" id="_M/VR_RXSTAT_BUSERR" data-ref="_M/VR_RXSTAT_BUSERR">VR_RXSTAT_BUSERR</dfn>	0x00000040</u></td></tr>
<tr><th id="354">354</th><td><u>#define	<dfn class="macro" id="_M/VR_RXSTAT_BUFFERR" data-ref="_M/VR_RXSTAT_BUFFERR">VR_RXSTAT_BUFFERR</dfn>	0x00000080</u></td></tr>
<tr><th id="355">355</th><td><u>#define	<dfn class="macro" id="_M/VR_RXSTAT_LASTFRAG" data-ref="_M/VR_RXSTAT_LASTFRAG">VR_RXSTAT_LASTFRAG</dfn>	0x00000100</u></td></tr>
<tr><th id="356">356</th><td><u>#define	<dfn class="macro" id="_M/VR_RXSTAT_FIRSTFRAG" data-ref="_M/VR_RXSTAT_FIRSTFRAG">VR_RXSTAT_FIRSTFRAG</dfn>	0x00000200</u></td></tr>
<tr><th id="357">357</th><td><u>#define	<dfn class="macro" id="_M/VR_RXSTAT_RLINK" data-ref="_M/VR_RXSTAT_RLINK">VR_RXSTAT_RLINK</dfn>		0x00000400</u></td></tr>
<tr><th id="358">358</th><td><u>#define	<dfn class="macro" id="_M/VR_RXSTAT_RX_PHYS" data-ref="_M/VR_RXSTAT_RX_PHYS">VR_RXSTAT_RX_PHYS</dfn>	0x00000800</u></td></tr>
<tr><th id="359">359</th><td><u>#define	<dfn class="macro" id="_M/VR_RXSTAT_RX_BROAD" data-ref="_M/VR_RXSTAT_RX_BROAD">VR_RXSTAT_RX_BROAD</dfn>	0x00001000</u></td></tr>
<tr><th id="360">360</th><td><u>#define	<dfn class="macro" id="_M/VR_RXSTAT_RX_MULTI" data-ref="_M/VR_RXSTAT_RX_MULTI">VR_RXSTAT_RX_MULTI</dfn>	0x00002000</u></td></tr>
<tr><th id="361">361</th><td><u>#define	<dfn class="macro" id="_M/VR_RXSTAT_RX_OK" data-ref="_M/VR_RXSTAT_RX_OK">VR_RXSTAT_RX_OK</dfn>		0x00004000</u></td></tr>
<tr><th id="362">362</th><td><u>#define	<dfn class="macro" id="_M/VR_RXSTAT_RXLEN" data-ref="_M/VR_RXSTAT_RXLEN">VR_RXSTAT_RXLEN</dfn>		0x07FF0000</u></td></tr>
<tr><th id="363">363</th><td><u>#define	<dfn class="macro" id="_M/VR_RXSTAT_RXLEN_EXT" data-ref="_M/VR_RXSTAT_RXLEN_EXT">VR_RXSTAT_RXLEN_EXT</dfn>	0x78000000</u></td></tr>
<tr><th id="364">364</th><td><u>#define	<dfn class="macro" id="_M/VR_RXSTAT_OWN" data-ref="_M/VR_RXSTAT_OWN">VR_RXSTAT_OWN</dfn>		0x80000000</u></td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td><u>#define	<dfn class="macro" id="_M/VR_RXBYTES" data-ref="_M/VR_RXBYTES">VR_RXBYTES</dfn>(x)		((x &amp; VR_RXSTAT_RXLEN) &gt;&gt; 16)</u></td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td><u>#define	<dfn class="macro" id="_M/VR_RXCTL_BUFLEN" data-ref="_M/VR_RXCTL_BUFLEN">VR_RXCTL_BUFLEN</dfn>		0x000007FF</u></td></tr>
<tr><th id="369">369</th><td><u>#define	<dfn class="macro" id="_M/VR_RXCTL_BUFLEN_EXT" data-ref="_M/VR_RXCTL_BUFLEN_EXT">VR_RXCTL_BUFLEN_EXT</dfn>	0x00007800</u></td></tr>
<tr><th id="370">370</th><td><u>#define	<dfn class="macro" id="_M/VR_RXCTL_CHAIN" data-ref="_M/VR_RXCTL_CHAIN">VR_RXCTL_CHAIN</dfn>		0x00008000</u></td></tr>
<tr><th id="371">371</th><td><u>#define	<dfn class="macro" id="_M/VR_RXCTL_RX_INTR" data-ref="_M/VR_RXCTL_RX_INTR">VR_RXCTL_RX_INTR</dfn>	0x00800000</u></td></tr>
<tr><th id="372">372</th><td></td></tr>
<tr><th id="373">373</th><td><u>#define	<dfn class="macro" id="_M/VR_TXSTAT_DEFER" data-ref="_M/VR_TXSTAT_DEFER">VR_TXSTAT_DEFER</dfn>		0x00000001</u></td></tr>
<tr><th id="374">374</th><td><u>#define	<dfn class="macro" id="_M/VR_TXSTAT_UNDERRUN" data-ref="_M/VR_TXSTAT_UNDERRUN">VR_TXSTAT_UNDERRUN</dfn>	0x00000002</u></td></tr>
<tr><th id="375">375</th><td><u>#define	<dfn class="macro" id="_M/VR_TXSTAT_COLLCNT" data-ref="_M/VR_TXSTAT_COLLCNT">VR_TXSTAT_COLLCNT</dfn>	0x00000078</u></td></tr>
<tr><th id="376">376</th><td><u>#define	<dfn class="macro" id="_M/VR_TXSTAT_SQE" data-ref="_M/VR_TXSTAT_SQE">VR_TXSTAT_SQE</dfn>		0x00000080</u></td></tr>
<tr><th id="377">377</th><td><u>#define	<dfn class="macro" id="_M/VR_TXSTAT_ABRT" data-ref="_M/VR_TXSTAT_ABRT">VR_TXSTAT_ABRT</dfn>		0x00000100</u></td></tr>
<tr><th id="378">378</th><td><u>#define	<dfn class="macro" id="_M/VR_TXSTAT_LATECOLL" data-ref="_M/VR_TXSTAT_LATECOLL">VR_TXSTAT_LATECOLL</dfn>	0x00000200</u></td></tr>
<tr><th id="379">379</th><td><u>#define	<dfn class="macro" id="_M/VR_TXSTAT_CARRLOST" data-ref="_M/VR_TXSTAT_CARRLOST">VR_TXSTAT_CARRLOST</dfn>	0x00000400</u></td></tr>
<tr><th id="380">380</th><td><u>#define	<dfn class="macro" id="_M/VR_TXSTAT_UDF" data-ref="_M/VR_TXSTAT_UDF">VR_TXSTAT_UDF</dfn>		0x00000800</u></td></tr>
<tr><th id="381">381</th><td><u>#define	<dfn class="macro" id="_M/VR_TXSTAT_BUSERR" data-ref="_M/VR_TXSTAT_BUSERR">VR_TXSTAT_BUSERR</dfn>	0x00002000</u></td></tr>
<tr><th id="382">382</th><td><u>#define	<dfn class="macro" id="_M/VR_TXSTAT_JABTIMEO" data-ref="_M/VR_TXSTAT_JABTIMEO">VR_TXSTAT_JABTIMEO</dfn>	0x00004000</u></td></tr>
<tr><th id="383">383</th><td><u>#define	<dfn class="macro" id="_M/VR_TXSTAT_ERRSUM" data-ref="_M/VR_TXSTAT_ERRSUM">VR_TXSTAT_ERRSUM</dfn>	0x00008000</u></td></tr>
<tr><th id="384">384</th><td><u>#define	<dfn class="macro" id="_M/VR_TXSTAT_OWN" data-ref="_M/VR_TXSTAT_OWN">VR_TXSTAT_OWN</dfn>		0x80000000</u></td></tr>
<tr><th id="385">385</th><td></td></tr>
<tr><th id="386">386</th><td><u>#define	<dfn class="macro" id="_M/VR_TXCTL_BUFLEN" data-ref="_M/VR_TXCTL_BUFLEN">VR_TXCTL_BUFLEN</dfn>		0x000007FF</u></td></tr>
<tr><th id="387">387</th><td><u>#define	<dfn class="macro" id="_M/VR_TXCTL_BUFLEN_EXT" data-ref="_M/VR_TXCTL_BUFLEN_EXT">VR_TXCTL_BUFLEN_EXT</dfn>	0x00007800</u></td></tr>
<tr><th id="388">388</th><td><u>#define	<dfn class="macro" id="_M/VR_TXCTL_TLINK" data-ref="_M/VR_TXCTL_TLINK">VR_TXCTL_TLINK</dfn>		0x00008000</u></td></tr>
<tr><th id="389">389</th><td><u>#define	<dfn class="macro" id="_M/VR_TXCTL_FIRSTFRAG" data-ref="_M/VR_TXCTL_FIRSTFRAG">VR_TXCTL_FIRSTFRAG</dfn>	0x00200000</u></td></tr>
<tr><th id="390">390</th><td><u>#define	<dfn class="macro" id="_M/VR_TXCTL_LASTFRAG" data-ref="_M/VR_TXCTL_LASTFRAG">VR_TXCTL_LASTFRAG</dfn>	0x00400000</u></td></tr>
<tr><th id="391">391</th><td><u>#define	<dfn class="macro" id="_M/VR_TXCTL_FINT" data-ref="_M/VR_TXCTL_FINT">VR_TXCTL_FINT</dfn>		0x00800000</u></td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td><u>#define	<dfn class="macro" id="_M/VR_MIN_FRAMELEN" data-ref="_M/VR_MIN_FRAMELEN">VR_MIN_FRAMELEN</dfn>		60</u></td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td><i>/*</i></td></tr>
<tr><th id="397">397</th><td><i> * VIA Rhine revision IDs</i></td></tr>
<tr><th id="398">398</th><td><i> */</i></td></tr>
<tr><th id="399">399</th><td></td></tr>
<tr><th id="400">400</th><td><u>#define <dfn class="macro" id="_M/REV_ID_VT3043_E" data-ref="_M/REV_ID_VT3043_E">REV_ID_VT3043_E</dfn>			0x04</u></td></tr>
<tr><th id="401">401</th><td><u>#define <dfn class="macro" id="_M/REV_ID_VT3071_A" data-ref="_M/REV_ID_VT3071_A">REV_ID_VT3071_A</dfn>			0x20</u></td></tr>
<tr><th id="402">402</th><td><u>#define <dfn class="macro" id="_M/REV_ID_VT3071_B" data-ref="_M/REV_ID_VT3071_B">REV_ID_VT3071_B</dfn>			0x21</u></td></tr>
<tr><th id="403">403</th><td><u>#define <dfn class="macro" id="_M/REV_ID_VT3065_A" data-ref="_M/REV_ID_VT3065_A">REV_ID_VT3065_A</dfn>			0x40</u></td></tr>
<tr><th id="404">404</th><td><u>#define <dfn class="macro" id="_M/REV_ID_VT3065_B" data-ref="_M/REV_ID_VT3065_B">REV_ID_VT3065_B</dfn>			0x41</u></td></tr>
<tr><th id="405">405</th><td><u>#define <dfn class="macro" id="_M/REV_ID_VT3065_C" data-ref="_M/REV_ID_VT3065_C">REV_ID_VT3065_C</dfn>			0x42</u></td></tr>
<tr><th id="406">406</th><td><u>#define <dfn class="macro" id="_M/REV_ID_VT3106" data-ref="_M/REV_ID_VT3106">REV_ID_VT3106</dfn>			0x80</u></td></tr>
<tr><th id="407">407</th><td><u>#define <dfn class="macro" id="_M/REV_ID_VT3106_J" data-ref="_M/REV_ID_VT3106_J">REV_ID_VT3106_J</dfn>			0x80    /* 0x80-0x8F */</u></td></tr>
<tr><th id="408">408</th><td><u>#define <dfn class="macro" id="_M/REV_ID_VT3106_S" data-ref="_M/REV_ID_VT3106_S">REV_ID_VT3106_S</dfn>			0x90    /* 0x90-0xA0 */</u></td></tr>
<tr><th id="409">409</th><td></td></tr>
<tr><th id="410">410</th><td><i>/*</i></td></tr>
<tr><th id="411">411</th><td><i> * PCI low memory base and low I/O base register, and</i></td></tr>
<tr><th id="412">412</th><td><i> * other PCI registers.</i></td></tr>
<tr><th id="413">413</th><td><i> */</i></td></tr>
<tr><th id="414">414</th><td></td></tr>
<tr><th id="415">415</th><td><u>#define	<dfn class="macro" id="_M/VR_PCI_LOIO" data-ref="_M/VR_PCI_LOIO">VR_PCI_LOIO</dfn>		0x10</u></td></tr>
<tr><th id="416">416</th><td><u>#define	<dfn class="macro" id="_M/VR_PCI_LOMEM" data-ref="_M/VR_PCI_LOMEM">VR_PCI_LOMEM</dfn>		0x14</u></td></tr>
<tr><th id="417">417</th><td><u>#define	<dfn class="macro" id="_M/VR_PCI_RESETOPT" data-ref="_M/VR_PCI_RESETOPT">VR_PCI_RESETOPT</dfn>		0x48</u></td></tr>
<tr><th id="418">418</th><td><u>#define	<dfn class="macro" id="_M/VR_PCI_EEPROM_DATA" data-ref="_M/VR_PCI_EEPROM_DATA">VR_PCI_EEPROM_DATA</dfn>	0x4C</u></td></tr>
<tr><th id="419">419</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='if_vr.c.html'>netbsd/sys/dev/pci/if_vr.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
