Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.47 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.47 secs
 
--> Reading design: RS232Rxd.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "RS232Rxd.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "RS232Rxd"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : RS232Rxd
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/RS232Rxd is now defined in a different file.  It was defined in "C:/Users/Michael/Xilinx/RS232/Rxd.vhd", and is now defined in "C:/Users/Swaraj/Desktop/All_folders/xilinx/RS232/Rxd.vhd".
WARNING:HDLParsers:3607 - Unit work/RS232Rxd/Behavioral is now defined in a different file.  It was defined in "C:/Users/Michael/Xilinx/RS232/Rxd.vhd", and is now defined in "C:/Users/Swaraj/Desktop/All_folders/xilinx/RS232/Rxd.vhd".
Compiling vhdl file "C:/Users/Swaraj/Desktop/All_folders/xilinx/RS232/Rxd.vhd" in Library work.
Entity <rs232rxd> compiled.
Entity <rs232rxd> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <RS232Rxd> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <RS232Rxd> in library <work> (Architecture <behavioral>).
    Set property "enum_encoding = 00 01 11 10" for signal <presState>.
    Set property "enum_encoding = 00 01 11 10" for signal <nextState>.
Entity <RS232Rxd> analyzed. Unit <RS232Rxd> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <RS232Rxd>.
    Related source file is "C:/Users/Swaraj/Desktop/All_folders/xilinx/RS232/Rxd.vhd".
    Found finite state machine <FSM_0> for signal <presState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 4                                              |
    | Clock              | iClock1x                  (rising_edge)        |
    | Reset              | iClock1xEnable            (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | stidle                                         |
    | Power Up State     | stidle                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found T flip-flop for signal <iBtShift<0>>.
    Found 1-bit register for signal <iClock1xEnable>.
    Found 4-bit up counter for signal <iClockDiv>.
    Found 8-bit register for signal <iDataOut1>.
    Found 4-bit up counter for signal <iNoBitsReceived>.
    Found 1-bit register for signal <iResetReg>.
    Found 1-bit register for signal <iRxd1>.
    Found 1-bit register for signal <iRxd2>.
    Found 8-bit register for signal <iShiftRegister>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred   1 T-type flip-flop(s).
	inferred  20 D-type flip-flop(s).
Unit <RS232Rxd> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 4-bit up counter                                      : 2
# Registers                                            : 6
 1-bit register                                        : 4
 8-bit register                                        : 2
# Toggle Registers                                     : 1
 T flip-flop                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <presState/FSM> on signal <presState[1:4]> with one-hot encoding.
----------------------------
 State          | Encoding
----------------------------
 stidle         | 0001
 stdata         | 0010
 ststop         | 1000
 strxdcompleted | 0100
----------------------------
WARNING:Xst:1426 - The value init of the FF/Latch iResetReg hinder the constant cleaning in the block RS232Rxd.
   You should achieve better results by setting this init to 1.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Counters                                             : 2
 4-bit up counter                                      : 2
# Registers                                            : 21
 Flip-Flops                                            : 21

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch iResetReg hinder the constant cleaning in the block RS232Rxd.
   You should achieve better results by setting this init to 1.

Optimizing unit <RS232Rxd> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block RS232Rxd, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 33
 Flip-Flops                                            : 33

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : RS232Rxd.ngr
Top Level Output File Name         : RS232Rxd
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 12

Cell Usage :
# BELS                             : 19
#      GND                         : 1
#      INV                         : 4
#      LUT2                        : 5
#      LUT3                        : 4
#      LUT4                        : 3
#      LUT4_D                      : 1
#      VCC                         : 1
# FlipFlops/Latches                : 33
#      FDC                         : 7
#      FDE                         : 10
#      FDP                         : 1
#      FDR                         : 4
#      FDRE                        : 8
#      FDS                         : 2
#      FDSE                        : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 2
#      OBUF                        : 9
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                       20  out of   4656     0%  
 Number of Slice Flip Flops:             33  out of   9312     0%  
 Number of 4 input LUTs:                 17  out of   9312     0%  
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    232     5%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clock16x                           | BUFGP                  | 8     |
iClockDiv_31                       | BUFG                   | 25    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------+------------------------+-------+
Control Signal                                 | Buffer(FF name)        | Load  |
-----------------------------------------------+------------------------+-------+
iClock1xEnable_inv(iClock1xEnable_inv1_INV_0:O)| NONE(iNoBitsReceived_0)| 8     |
-----------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 3.887ns (Maximum Frequency: 257.278MHz)
   Minimum input arrival time before clock: 3.496ns
   Maximum output required time after clock: 4.063ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clock16x'
  Clock period: 3.095ns (frequency: 323.117MHz)
  Total number of paths / destination ports: 17 / 10
-------------------------------------------------------------------------
Delay:               3.095ns (Levels of Logic = 1)
  Source:            iClock1xEnable (FF)
  Destination:       iClockDiv_0 (FF)
  Source Clock:      Clock16x rising
  Destination Clock: Clock16x rising

  Data Path: iClock1xEnable to iClockDiv_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             1   0.514   0.357  iClock1xEnable (iClock1xEnable)
     INV:I->O             12   0.612   0.817  iClock1xEnable_inv1_INV_0 (iClock1xEnable_inv)
     FDR:R                     0.795          iClockDiv_0
    ----------------------------------------
    Total                      3.095ns (1.921ns logic, 1.174ns route)
                                       (62.1% logic, 37.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'iClockDiv_31'
  Clock period: 3.887ns (frequency: 257.278MHz)
  Total number of paths / destination ports: 141 / 41
-------------------------------------------------------------------------
Delay:               3.887ns (Levels of Logic = 2)
  Source:            iNoBitsReceived_0 (FF)
  Destination:       iShiftRegister_0 (FF)
  Source Clock:      iClockDiv_31 rising
  Destination Clock: iClockDiv_31 rising

  Data Path: iNoBitsReceived_0 to iShiftRegister_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.514   0.541  iNoBitsReceived_0 (iNoBitsReceived_0)
     LUT4_D:I3->O          3   0.612   0.481  presState_cmp_eq00001 (presState_cmp_eq0000)
     LUT3:I2->O            8   0.612   0.643  iEnableDataOut_inv1 (iEnableDataOut_inv)
     FDRE:CE                   0.483          iShiftRegister_0
    ----------------------------------------
    Total                      3.887ns (2.221ns logic, 1.666ns route)
                                       (57.1% logic, 42.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clock16x'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              3.496ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       iRxd1 (FF)
  Destination Clock: Clock16x rising

  Data Path: Reset to iRxd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.106   0.532  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O            3   0.612   0.451  iRxd1_or00001 (iRxd1_or0000)
     FDS:S                     0.795          iRxd1
    ----------------------------------------
    Total                      3.496ns (2.513ns logic, 0.983ns route)
                                       (71.9% logic, 28.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'iClockDiv_31'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.754ns (Levels of Logic = 1)
  Source:            Rxd (PAD)
  Destination:       iShiftRegister_7 (FF)
  Destination Clock: iClockDiv_31 rising

  Data Path: Rxd to iShiftRegister_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.106   0.380  Rxd_IBUF (Rxd_IBUF)
     FDRE:D                    0.268          iShiftRegister_7
    ----------------------------------------
    Total                      1.754ns (1.374ns logic, 0.380ns route)
                                       (78.3% logic, 21.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'iClockDiv_31'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              4.063ns (Levels of Logic = 1)
  Source:            iBtShift_0_0 (FF)
  Destination:       btShift<0> (PAD)
  Source Clock:      iClockDiv_31 rising

  Data Path: iBtShift_0_0 to btShift<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.514   0.380  iBtShift_0_0 (iBtShift_0_0)
     OBUF:I->O                 3.169          btShift_0_OBUF (btShift<0>)
    ----------------------------------------
    Total                      4.063ns (3.683ns logic, 0.380ns route)
                                       (90.6% logic, 9.4% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.91 secs
 
--> 

Total memory usage is 306708 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    0 (   0 filtered)

