Info: Generated by version: 21.4 build 67
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\alvas\Documents\Work_ASD\Projects\Learning\sfp_test\ip\system_design\clock_50_out.ip --block-symbol-file --output-directory=C:\Users\alvas\Documents\Work_ASD\Projects\Learning\sfp_test\ip\system_design\clock_50_out --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\alvas\Documents\Work_ASD\Projects\Learning\sfp_test\ip\system_design\clock_50_out.ip --synthesis=VERILOG --output-directory=C:\Users\alvas\Documents\Work_ASD\Projects\Learning\sfp_test\ip\system_design\clock_50_out --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: clock_50_out: "Transforming system: clock_50_out"
Info: clock_50_out: "Naming system components in system: clock_50_out"
Info: clock_50_out: "Processing generation queue"
Info: clock_50_out: "Generating: clock_50_out"
Info: clock_50_out: Done "clock_50_out" with 1 modules, 1 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
