// Seed: 1362865393
module module_0;
endmodule
module module_1 #(
    parameter id_0 = 32'd68
) (
    input  tri0  _id_0,
    output tri1  id_1,
    input  wire  id_2,
    output tri   id_3,
    output tri0  id_4,
    output tri   id_5,
    input  uwire id_6,
    output tri1  id_7
    , id_13,
    output wire  id_8,
    input  wand  id_9,
    output tri   id_10,
    output tri   id_11
);
  wire [-1 : id_0] id_14;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_4 = 32'd40
) (
    id_1,
    id_2,
    id_3
);
  input logic [7:0] id_3;
  inout logic [7:0] id_2;
  inout wire id_1;
  wire _id_4;
  module_0 modCall_1 ();
  assign id_2 = id_3[-1'h0];
  generate
    assign {-1'b0, id_2[id_4], 1} = 1;
    logic id_5;
    ;
  endgenerate
endmodule
