0.7
2020.2
Nov 14 2025
19:37:27
D:/my-projects/verilog/riscv-single-cycle-processor/riscv-single-cycle-processor.sim/sim_1/behav/xsim/glbl.v,1756381829,verilog,,,,glbl,,,,,,,,
D:/my-projects/verilog/riscv-single-cycle-processor/riscv-single-cycle-processor.srcs/sim_1/new/testbench.v,1766829867,verilog,,,,tb_hello,,,C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
D:/my-projects/verilog/riscv-single-cycle-processor/riscv-single-cycle-processor.srcs/sources_1/new/mohamed_ibrahim_231002063_task_1.v,1766829077,verilog,,,,ALU,,,C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
