# Advanced-Physical-Design-Using-OpenLANE

Firstly, I want to sincerely thank the VSDIAT teachers for being a part of this journey.Their dedication and hard work throughout the course have been inspiring. I truly appreciate the effort they've put into balancing everything and contributing to our collective learning. It’s been a pleasure working, and I am lookng forward to what’s next! 

                                                         Contents :-
* [SKY130 Day 1: Inception of OpenSource EDA, OpenLANE and SKY130 PDK](https://github.com/Bhavankumar123/Samsung-Chip-Designing-Program/blob/main/DAY%201.pdf)

* [SKY130 Day 2: Good vs Bad Floorplan and Introduction to Library Cells](https://github.com/Bhavankumar123/Samsung-Chip-Designing-Program/blob/main/DAY%202.pdf)

* [SKY130 DAY 3: Design Library Cell Using Magic Layout and NGSPICE characterisation](https://github.com/Bhavankumar123/Samsung-Chip-Designing-Program/blob/main/DAY%203.pdf)

* [SKY130 DAY 4 : Pre-Layout Timing Analysis and Importance of Good Clock Tree](https://github.com/Bhavankumar123/Samsung-Chip-Designing-Program/blob/main/DAY%204.pdf)

* [SKY130 DAY 5: Final Steps For RTL2GDS Using TritonRoute and OpenSTA](https://github.com/Bhavankumar123/Samsung-Chip-Designing-Program/blob/main/DAY%205.pdf)
