TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   1
C:\STMP3XXX_SDK_FIRMWARE_320_finalfix\Projects\SDK\lcdexample\usbmsc\Make\cc87121b.src
M:ADDR CODE           CYCLES LINE SOURCELINE
                                1 ; TASKING DSP2410 C compiler v1.5r1 Build 208 SN 00100122
                                2 ; options: -OG -si -w68 -w66 -I..\output_3500\include
                                3 ;          -I..\..\..\..\..\Projects\sdk\lcdexample\usbmsc -I -I..\..
                                4 ;          -I..\..\..\..\..\inc -I..\..\..\..\..\System\Common
                                5 ;          -I..\..\..\..\..\System\Common\symbols -I
                                6 ;          -I..\..\..\..\..\Algorithms\DRM\janus\src\h
                                7 ;          -I..\..\..\..\..\devicedriver\media\ddildl
                                8 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                                9 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\DDI\include
                               10 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               11 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\DDI\include
                               12 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\DDI\Media
                               13 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\HAL\include
                               14 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeRAM\include
                               15 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeRAM\DDI\DataDrive\include
                               16 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeRAM\DDI\include
                               17 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeRAM\HAL\include
                               18 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeRAM\DDI\DataDrive
                               19 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeRAM\include
                               20 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeRAM\DDI\SystemDrive\include
                               21 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeRAM\DDI\include
                               22 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeRAM\HAL\include
                               23 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeRAM\DDI\SystemDrive
                               24 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeRAM\include
                               25 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeRAM\DDI\Media\include
                               26 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeRAM\DDI\include
                               27 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeRAM\HAL\include
                               28 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeRAM\DDI\Media
                               29 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeRAM\include
                               30 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeRAM\DDI\include
                               31 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeRAM\HAL\include
                               32 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               33 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\DataDrive\include
                               34 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               35 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               36 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\DataDrive
                               37 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include -I
                               38 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_stdtype
                               39 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_debug
                               40 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_file_system
                               41 ;          -I..\..\..\..\..\DeviceDriver\Media\cmp\cmp_media_nand
                               42 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               43 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Common\include
                               44 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               45 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               46 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Common
                               47 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               48 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\SystemDrive\include
                               49 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               50 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               51 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\SystemDrive
                               52 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               53 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Media\include
                               54 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               55 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               56 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Media
                               57 ;          -I..\..\..\..\..\devicedriver\media\include
                               58 ;          -I..\..\..\..\..\devicedriver\media\ddildl
                               59 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               60 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Common\include
                               61 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               62 ;          -I..\..\..\..\..\DeviceDriver\Media\MediaTypeNAND\HAL
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   2

M:ADDR CODE           CYCLES LINE SOURCELINE
                               63 ;          -I..\..\..\..\..\DeviceDriver\Media\MediaTypeNAND\HAL\include
                               64 ;          -I..\..\..\..\..\DeviceDriver\Media\include
                               65 ;          -I..\..\..\..\..\DeviceDriver\Media\PortHIL\GPFlash\include
                               66 ;          -I..\..\..\..\..\DeviceDriver\Media\PortHIL\GPFlash
                               67 ;          -I..\..\..\..\..\system\common\resourcemanager -I..\..\..\..\..\inc
                               68 ;          -I..\..\..\..\..\DeviceDriver\Media\usb\Ch9
                               69 ;          -I..\..\..\..\..\DeviceDriver\Media\scsi
                               70 ;          -I..\..\..\..\..\DeviceDriver\Media\usbmsc
                               71 ;          -I..\..\..\..\..\DeviceDriver\Media\mtp
                               72 ;          -I..\..\..\..\..\System\Common\updater
                               73 ;          -I..\..\..\..\..\libsource\sysserialnumber -DALL -DD3500 -DMMC
                               74 ;          -DLIION -DTUNER_STFM1000 -DSTFM1000_LCD=TRUE -DDCDC_POWER_TRANSFER
                               75 ;          -DBACKLIGHT -DWMAAPI_NO_DRM -DREVB_ENGR_BD -DSED15XX_LCD -DFAT16
                               76 ;          -DDEVICE_3500 -DENGR_BD -DUSBMSC_BUILD -DBATTERY_TYPE_LI_ION
                               77 ;          -DBATTERY_CHARGE -DUSE_PLAYLIST3_HOST -DASCII_ONLY -DRETAIL
                               78 ;          -DDEVICE_3500 -DMMC -Dk_opt_performance_enhancement
                               79 ;          -I..\..\..\..\..\devicedriver\display
                               80 ;          -I..\..\..\..\..\System\MsgModules\Hardware\Display -g -O2 -R -Cs
                               81 ;          -MmyL
                               82 
                               90 
                               91 ;lowresolutionad:
                               92 ; 1    |///////////////////////////////////////////////////////////////////////////////
                               93 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2001
                               94 ; 3    |//  File        : LowResoulutionAdcInit.c
                               95 ; 4    |// Description : Low Resolution ADC Init Routine
                               96 ; 5    |///////////////////////////////////////////////////////////////////////////////
                               97 ; 6    |
                               98 ; 7    |#include "types.h"
                               99 
                              101 
                              102 ; 1    |////////////////////////////////////////////////////////////////////////////////
                              103 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                              104 ; 3    |//
                              105 ; 4    |// Filename: types.h
                              106 ; 5    |// Description: Standard data types
                              107 ; 6    |////////////////////////////////////////////////////////////////////////////////
                              108 ; 7    |
                              109 ; 8    |#ifndef _TYPES_H
                              110 ; 9    |#define _TYPES_H
                              111 ; 10   |
                              112 ; 11   |// TODO:  move this outta here!
                              113 ; 12   |#if !defined(NOERROR)
                              114 ; 13   |#define NOERROR 0
                              115 ; 14   |#define SUCCESS 0
                              116 ; 15   |#endif 
                              117 ; 16   |#if !defined(SUCCESS)
                              118 ; 17   |#define SUCCESS  0
                              119 ; 18   |#endif
                              120 ; 19   |#if !defined(ERROR)
                              121 ; 20   |#define ERROR   -1
                              122 ; 21   |#endif
                              123 ; 22   |#if !defined(FALSE)
                              124 ; 23   |#define FALSE 0
                              125 ; 24   |#endif
                              126 ; 25   |#if !defined(TRUE)
                              127 ; 26   |#define TRUE  1
                              128 ; 27   |#endif
                              129 ; 28   |
                              130 ; 29   |#if !defined(NULL)
                              131 ; 30   |#define NULL 0
                              132 ; 31   |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   3

M:ADDR CODE           CYCLES LINE SOURCELINE
                              133 ; 32   |
                              134 ; 33   |#define MAX_INT     0x7FFFFF
                              135 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                              136 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                              137 ; 36   |#define MAX_ULONG   (-1) 
                              138 ; 37   |
                              139 ; 38   |#define WORD_SIZE   24              // word size in bits
                              140 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                              141 ; 40   |
                              142 ; 41   |
                              143 ; 42   |#define BYTE    unsigned char       // btVarName
                              144 ; 43   |#define CHAR    signed char         // cVarName
                              145 ; 44   |#define USHORT  unsigned short      // usVarName
                              146 ; 45   |#define SHORT   unsigned short      // sVarName
                              147 ; 46   |#define WORD    unsigned int        // wVarName
                              148 ; 47   |#define INT     signed int          // iVarName
                              149 ; 48   |#define DWORD   unsigned long       // dwVarName
                              150 ; 49   |#define LONG    signed long         // lVarName
                              151 ; 50   |#define BOOL    unsigned int        // bVarName
                              152 ; 51   |#define FRACT   _fract              // frVarName
                              153 ; 52   |#define LFRACT  long _fract         // lfrVarName
                              154 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                              155 ; 54   |#define FLOAT   float               // fVarName
                              156 ; 55   |#define DBL     double              // dVarName
                              157 ; 56   |#define ENUM    enum                // eVarName
                              158 ; 57   |#define CMX     _complex            // cmxVarName
                              159 ; 58   |typedef WORD UCS3;                   // 
                              160 ; 59   |
                              161 ; 60   |#define UINT16  unsigned short
                              162 ; 61   |#define UINT8   unsigned char   
                              163 ; 62   |#define UINT32  unsigned long
                              164 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                              165 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                              166 ; 65   |#define WCHAR   UINT16
                              167 ; 66   |
                              168 ; 67   |//UINT128 is 16 bytes or 6 words
                              169 ; 68   |typedef struct UINT128_3500 {   
                              170 ; 69   |    int val[6];     
                              171 ; 70   |} UINT128_3500;
                              172 ; 71   |
                              173 ; 72   |#define UINT128   UINT128_3500
                              174 ; 73   |
                              175 ; 74   |// Little endian word packed byte strings:   
                              176 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              177 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              178 ; 77   |// Little endian word packed byte strings:   
                              179 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              180 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              181 ; 80   |
                              182 ; 81   |// Declare Memory Spaces To Use When Coding
                              183 ; 82   |// A. Sector Buffers
                              184 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                              185 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                              186 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                              187 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                              188 
                              190 
                              191 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                              192 ; 88   |// B. Media DDI Memory
                              193 ; 89   |#define MEDIA_DDI_MEM _Y
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   4

M:ADDR CODE           CYCLES LINE SOURCELINE
                              194 ; 90   |
                              195 ; 91   |
                              196 ; 92   |
                              197 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                              198 ; 94   |// Examples of circular pointers:
                              199 ; 95   |//    INT CIRC cpiVarName
                              200 ; 96   |//    DWORD CIRC cpdwVarName
                              201 ; 97   |
                              202 ; 98   |#define RETCODE INT                 // rcVarName
                              203 ; 99   |
                              204 ; 100  |// generic bitfield structure
                              205 ; 101  |struct Bitfield {
                              206 ; 102  |    unsigned int B0  :1;
                              207 ; 103  |    unsigned int B1  :1;
                              208 ; 104  |    unsigned int B2  :1;
                              209 ; 105  |    unsigned int B3  :1;
                              210 ; 106  |    unsigned int B4  :1;
                              211 ; 107  |    unsigned int B5  :1;
                              212 ; 108  |    unsigned int B6  :1;
                              213 ; 109  |    unsigned int B7  :1;
                              214 ; 110  |    unsigned int B8  :1;
                              215 ; 111  |    unsigned int B9  :1;
                              216 ; 112  |    unsigned int B10 :1;
                              217 ; 113  |    unsigned int B11 :1;
                              218 ; 114  |    unsigned int B12 :1;
                              219 ; 115  |    unsigned int B13 :1;
                              220 ; 116  |    unsigned int B14 :1;
                              221 ; 117  |    unsigned int B15 :1;
                              222 ; 118  |    unsigned int B16 :1;
                              223 ; 119  |    unsigned int B17 :1;
                              224 ; 120  |    unsigned int B18 :1;
                              225 ; 121  |    unsigned int B19 :1;
                              226 ; 122  |    unsigned int B20 :1;
                              227 ; 123  |    unsigned int B21 :1;
                              228 ; 124  |    unsigned int B22 :1;
                              229 ; 125  |    unsigned int B23 :1;
                              230 ; 126  |};
                              231 ; 127  |
                              232 ; 128  |union BitInt {
                              233 ; 129  |        struct Bitfield B;
                              234 ; 130  |        int        I;
                              235 ; 131  |};
                              236 ; 132  |
                              237 ; 133  |#define MAX_MSG_LENGTH 10
                              238 ; 134  |struct CMessage
                              239 ; 135  |{
                              240 ; 136  |        unsigned int m_uLength;
                              241 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                              242 ; 138  |};
                              243 ; 139  |
                              244 ; 140  |typedef struct {
                              245 ; 141  |    WORD m_wLength;
                              246 ; 142  |    WORD m_wMessage;
                              247 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                              248 ; 144  |} Message;
                              249 ; 145  |
                              250 ; 146  |struct MessageQueueDescriptor
                              251 ; 147  |{
                              252 ; 148  |        int *m_pBase;
                              253 ; 149  |        int m_iModulo;
                              254 ; 150  |        int m_iSize;
                              255 ; 151  |        int *m_pHead;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   5

M:ADDR CODE           CYCLES LINE SOURCELINE
                              256 ; 152  |        int *m_pTail;
                              257 ; 153  |};
                              258 ; 154  |
                              259 ; 155  |struct ModuleEntry
                              260 ; 156  |{
                              261 ; 157  |    int m_iSignaledEventMask;
                              262 ; 158  |    int m_iWaitEventMask;
                              263 ; 159  |    int m_iResourceOfCode;
                              264 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                              265 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                              266 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                              267 ; 163  |    int m_uTimeOutHigh;
                              268 ; 164  |    int m_uTimeOutLow;
                              269 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                              270 ; 166  |};
                              271 ; 167  |
                              272 ; 168  |union WaitMask{
                              273 ; 169  |    struct B{
                              274 ; 170  |        unsigned int m_bNone     :1;
                              275 ; 171  |        unsigned int m_bMessage  :1;
                              276 ; 172  |        unsigned int m_bTimer    :1;
                              277 ; 173  |        unsigned int m_bButton   :1;
                              278 ; 174  |    } B;
                              279 ; 175  |    int I;
                              280 ; 176  |} ;
                              281 ; 177  |
                              282 ; 178  |
                              283 ; 179  |struct Button {
                              284 ; 180  |        WORD wButtonEvent;
                              285 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                              286 ; 182  |};
                              287 ; 183  |
                              288 ; 184  |struct Message {
                              289 ; 185  |        WORD wMsgLength;
                              290 ; 186  |        WORD wMsgCommand;
                              291 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                              292 ; 188  |};
                              293 ; 189  |
                              294 ; 190  |union EventTypes {
                              295 ; 191  |        struct CMessage msg;
                              296 ; 192  |        struct Button Button ;
                              297 ; 193  |        struct Message Message;
                              298 ; 194  |};
                              299 ; 195  |
                              300 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                              301 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                              302 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                              303 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                              304 ; 200  |
                              305 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                              306 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                              307 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                              308 ; 204  |
                              309 ; 205  |#if DEBUG
                              310 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                              311 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                              312 ; 208  |#else 
                              313 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                              314 ; 210  |#define DebugBuildAssert(x)    
                              315 ; 211  |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   6

M:ADDR CODE           CYCLES LINE SOURCELINE
                              316 ; 212  |
                              317 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                              318 ; 214  |//  #pragma asm
                              319 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                              320 ; 216  |//  #pragma endasm
                              321 ; 217  |
                              322 ; 218  |
                              323 ; 219  |#ifdef COLOR_262K
                              324 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                              325 ; 221  |#elif defined(COLOR_65K)
                              326 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                              327 ; 223  |#else
                              328 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                              329 ; 225  |#endif
                              330 ; 226  |    
                              331 ; 227  |#endif // #ifndef _TYPES_H
                              332 
                              334 
                              335 ; 8    |#include "regslradc.h"
                              336 
                              338 
                              339 ; 1    |#if !(defined(regslradcinc))
                              340 ; 2    |
                              341 ; 3    |#define regslradcinc 1
                              342 ; 4    |
                              343 ; 5    |#include "types.h"
                              344 
                              346 
                              347 ; 1    |////////////////////////////////////////////////////////////////////////////////
                              348 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                              349 ; 3    |//
                              350 ; 4    |// Filename: types.h
                              351 ; 5    |// Description: Standard data types
                              352 ; 6    |////////////////////////////////////////////////////////////////////////////////
                              353 ; 7    |
                              354 ; 8    |#ifndef _TYPES_H
                              355 ; 9    |#define _TYPES_H
                              356 ; 10   |
                              357 ; 11   |// TODO:  move this outta here!
                              358 ; 12   |#if !defined(NOERROR)
                              359 ; 13   |#define NOERROR 0
                              360 ; 14   |#define SUCCESS 0
                              361 ; 15   |#endif 
                              362 ; 16   |#if !defined(SUCCESS)
                              363 ; 17   |#define SUCCESS  0
                              364 ; 18   |#endif
                              365 ; 19   |#if !defined(ERROR)
                              366 ; 20   |#define ERROR   -1
                              367 ; 21   |#endif
                              368 ; 22   |#if !defined(FALSE)
                              369 ; 23   |#define FALSE 0
                              370 ; 24   |#endif
                              371 ; 25   |#if !defined(TRUE)
                              372 ; 26   |#define TRUE  1
                              373 ; 27   |#endif
                              374 ; 28   |
                              375 ; 29   |#if !defined(NULL)
                              376 ; 30   |#define NULL 0
                              377 ; 31   |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   7

M:ADDR CODE           CYCLES LINE SOURCELINE
                              378 ; 32   |
                              379 ; 33   |#define MAX_INT     0x7FFFFF
                              380 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                              381 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                              382 ; 36   |#define MAX_ULONG   (-1) 
                              383 ; 37   |
                              384 ; 38   |#define WORD_SIZE   24              // word size in bits
                              385 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                              386 ; 40   |
                              387 ; 41   |
                              388 ; 42   |#define BYTE    unsigned char       // btVarName
                              389 ; 43   |#define CHAR    signed char         // cVarName
                              390 ; 44   |#define USHORT  unsigned short      // usVarName
                              391 ; 45   |#define SHORT   unsigned short      // sVarName
                              392 ; 46   |#define WORD    unsigned int        // wVarName
                              393 ; 47   |#define INT     signed int          // iVarName
                              394 ; 48   |#define DWORD   unsigned long       // dwVarName
                              395 ; 49   |#define LONG    signed long         // lVarName
                              396 ; 50   |#define BOOL    unsigned int        // bVarName
                              397 ; 51   |#define FRACT   _fract              // frVarName
                              398 ; 52   |#define LFRACT  long _fract         // lfrVarName
                              399 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                              400 ; 54   |#define FLOAT   float               // fVarName
                              401 ; 55   |#define DBL     double              // dVarName
                              402 ; 56   |#define ENUM    enum                // eVarName
                              403 ; 57   |#define CMX     _complex            // cmxVarName
                              404 ; 58   |typedef WORD UCS3;                   // 
                              405 ; 59   |
                              406 ; 60   |#define UINT16  unsigned short
                              407 ; 61   |#define UINT8   unsigned char   
                              408 ; 62   |#define UINT32  unsigned long
                              409 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                              410 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                              411 ; 65   |#define WCHAR   UINT16
                              412 ; 66   |
                              413 ; 67   |//UINT128 is 16 bytes or 6 words
                              414 ; 68   |typedef struct UINT128_3500 {   
                              415 ; 69   |    int val[6];     
                              416 ; 70   |} UINT128_3500;
                              417 ; 71   |
                              418 ; 72   |#define UINT128   UINT128_3500
                              419 ; 73   |
                              420 ; 74   |// Little endian word packed byte strings:   
                              421 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              422 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              423 ; 77   |// Little endian word packed byte strings:   
                              424 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              425 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              426 ; 80   |
                              427 ; 81   |// Declare Memory Spaces To Use When Coding
                              428 ; 82   |// A. Sector Buffers
                              429 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                              430 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                              431 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                              432 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                              433 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                              434 ; 88   |// B. Media DDI Memory
                              435 ; 89   |#define MEDIA_DDI_MEM _Y
                              436 ; 90   |
                              437 ; 91   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   8

M:ADDR CODE           CYCLES LINE SOURCELINE
                              438 ; 92   |
                              439 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                              440 ; 94   |// Examples of circular pointers:
                              441 ; 95   |//    INT CIRC cpiVarName
                              442 ; 96   |//    DWORD CIRC cpdwVarName
                              443 ; 97   |
                              444 ; 98   |#define RETCODE INT                 // rcVarName
                              445 ; 99   |
                              446 ; 100  |// generic bitfield structure
                              447 ; 101  |struct Bitfield {
                              448 ; 102  |    unsigned int B0  :1;
                              449 ; 103  |    unsigned int B1  :1;
                              450 ; 104  |    unsigned int B2  :1;
                              451 ; 105  |    unsigned int B3  :1;
                              452 ; 106  |    unsigned int B4  :1;
                              453 ; 107  |    unsigned int B5  :1;
                              454 ; 108  |    unsigned int B6  :1;
                              455 ; 109  |    unsigned int B7  :1;
                              456 ; 110  |    unsigned int B8  :1;
                              457 ; 111  |    unsigned int B9  :1;
                              458 ; 112  |    unsigned int B10 :1;
                              459 ; 113  |    unsigned int B11 :1;
                              460 ; 114  |    unsigned int B12 :1;
                              461 ; 115  |    unsigned int B13 :1;
                              462 ; 116  |    unsigned int B14 :1;
                              463 ; 117  |    unsigned int B15 :1;
                              464 ; 118  |    unsigned int B16 :1;
                              465 ; 119  |    unsigned int B17 :1;
                              466 ; 120  |    unsigned int B18 :1;
                              467 ; 121  |    unsigned int B19 :1;
                              468 ; 122  |    unsigned int B20 :1;
                              469 ; 123  |    unsigned int B21 :1;
                              470 ; 124  |    unsigned int B22 :1;
                              471 ; 125  |    unsigned int B23 :1;
                              472 ; 126  |};
                              473 ; 127  |
                              474 ; 128  |union BitInt {
                              475 ; 129  |        struct Bitfield B;
                              476 ; 130  |        int        I;
                              477 ; 131  |};
                              478 ; 132  |
                              479 ; 133  |#define MAX_MSG_LENGTH 10
                              480 ; 134  |struct CMessage
                              481 ; 135  |{
                              482 ; 136  |        unsigned int m_uLength;
                              483 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                              484 ; 138  |};
                              485 ; 139  |
                              486 ; 140  |typedef struct {
                              487 ; 141  |    WORD m_wLength;
                              488 ; 142  |    WORD m_wMessage;
                              489 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                              490 ; 144  |} Message;
                              491 ; 145  |
                              492 ; 146  |struct MessageQueueDescriptor
                              493 ; 147  |{
                              494 ; 148  |        int *m_pBase;
                              495 ; 149  |        int m_iModulo;
                              496 ; 150  |        int m_iSize;
                              497 ; 151  |        int *m_pHead;
                              498 ; 152  |        int *m_pTail;
                              499 ; 153  |};
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   9

M:ADDR CODE           CYCLES LINE SOURCELINE
                              500 ; 154  |
                              501 ; 155  |struct ModuleEntry
                              502 ; 156  |{
                              503 ; 157  |    int m_iSignaledEventMask;
                              504 ; 158  |    int m_iWaitEventMask;
                              505 ; 159  |    int m_iResourceOfCode;
                              506 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                              507 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                              508 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                              509 ; 163  |    int m_uTimeOutHigh;
                              510 ; 164  |    int m_uTimeOutLow;
                              511 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                              512 ; 166  |};
                              513 ; 167  |
                              514 ; 168  |union WaitMask{
                              515 ; 169  |    struct B{
                              516 ; 170  |        unsigned int m_bNone     :1;
                              517 ; 171  |        unsigned int m_bMessage  :1;
                              518 ; 172  |        unsigned int m_bTimer    :1;
                              519 ; 173  |        unsigned int m_bButton   :1;
                              520 ; 174  |    } B;
                              521 ; 175  |    int I;
                              522 ; 176  |} ;
                              523 ; 177  |
                              524 ; 178  |
                              525 ; 179  |struct Button {
                              526 ; 180  |        WORD wButtonEvent;
                              527 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                              528 ; 182  |};
                              529 ; 183  |
                              530 ; 184  |struct Message {
                              531 ; 185  |        WORD wMsgLength;
                              532 ; 186  |        WORD wMsgCommand;
                              533 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                              534 ; 188  |};
                              535 ; 189  |
                              536 ; 190  |union EventTypes {
                              537 ; 191  |        struct CMessage msg;
                              538 ; 192  |        struct Button Button ;
                              539 ; 193  |        struct Message Message;
                              540 ; 194  |};
                              541 ; 195  |
                              542 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                              543 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                              544 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                              545 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                              546 ; 200  |
                              547 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                              548 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                              549 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                              550 ; 204  |
                              551 ; 205  |#if DEBUG
                              552 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                              553 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                              554 ; 208  |#else 
                              555 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                              556 ; 210  |#define DebugBuildAssert(x)    
                              557 ; 211  |#endif
                              558 ; 212  |
                              559 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  10

M:ADDR CODE           CYCLES LINE SOURCELINE
                              560 ; 214  |//  #pragma asm
                              561 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                              562 ; 216  |//  #pragma endasm
                              563 ; 217  |
                              564 ; 218  |
                              565 ; 219  |#ifdef COLOR_262K
                              566 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                              567 ; 221  |#elif defined(COLOR_65K)
                              568 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                              569 ; 223  |#else
                              570 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                              571 ; 225  |#endif
                              572 ; 226  |    
                              573 ; 227  |#endif // #ifndef _TYPES_H
                              574 
                              576 
                              577 ; 6    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                              578 ; 7    |
                              579 ; 8    |//   SYSTEM STMP Registers 
                              580 ; 9    |//  Last Edited 6.26.2003 M. Henson
                              581 ; 10   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                              582 ; 11   |
                              583 ; 12   |#define HW_LRADC_BASEADDR (0xFA20)
                              584 ; 13   |
                              585 ; 14   |
                              586 ; 15   |
                              587 ; 16   |/////////////////////////////////////////////////////////////////////////////////
                              588 ; 17   |//  Battery LRADC Control Register (HW_BATT_CTRL) Bit Definitions
                              589 ; 18   |#define HW_BATT_CTRL_INPUT_OFFSET_WIDTH (7)
                              590 ; 19   |#define HW_BATT_CTRL_RSVD0_WIDTH (1)
                              591 ; 20   |#define HW_BATT_CTRL_HALF_CMP_PWR_WIDTH (1)
                              592 ; 21   |#define HW_BATT_CTRL_INPUT_DIV2_WIDTH (1)
                              593 ; 22   |#define HW_BATT_CTRL_CLEAR_WIDTH (1)
                              594 ; 23   |#define HW_BATT_CTRL_PWD_WIDTH (1)
                              595 ; 24   |#define HW_BATT_CTRL_CLK_DIV_WIDTH (2)
                              596 ; 25   |#define HW_BATT_CTRL_RSVD1_WIDTH (2)
                              597 ; 26   |#define HW_BATT_CTRL_REF_VAL_WIDTH (2)
                              598 ; 27   |#define HW_BATT_CTRL_RSVD2_WIDTH (2)
                              599 ; 28   |#define HW_BATT_CTRL_IRQ_EN_EVENT0_WIDTH (1)
                              600 ; 29   |#define HW_BATT_CTRL_IRQ_EN_EVENT1_WIDTH (1)
                              601 ; 30   |#define HW_BATT_CTRL_POLARITY_EVENT0_WIDTH (1)
                              602 ; 31   |#define HW_BATT_CTRL_POLARITY_EVENT1_WIDTH (1)
                              603 ; 32   |
                              604 ; 33   |#define HW_BATT_CTRL_INPUT_OFFSET_BITPOS (0)
                              605 ; 34   |#define HW_BATT_CTRL_HALF_CMP_PWR_BITPOS (8)
                              606 ; 35   |#define HW_BATT_CTRL_INPUT_DIV2_BITPOS (9)
                              607 ; 36   |#define HW_BATT_CTRL_CLEAR_BITPOS (10)
                              608 ; 37   |#define HW_BATT_CTRL_PWD_BITPOS (11)
                              609 ; 38   |#define HW_BATT_CTRL_CLK_DIV_BITPOS (12)
                              610 ; 39   |#define HW_BATT_CTRL_REF_VAL_BITPOS (16)
                              611 ; 40   |
                              612 ; 41   |#define HW_BATT_CTRL_INPUT_OFFSET_SETMASK (((1<<HW_BATT_CTRL_INPUT_OFFSET_WIDTH)-1)<<HW_BA
                                  TT_CTRL_INPUT_OFFSET_BITPOS)        
                              613 ; 42   |#define HW_BATT_CTRL_HALF_CMP_PWR_SETMASK (((1<<HW_BATT_CTRL_HALF_CMP_PWR_WIDTH)-1)<<HW_BA
                                  TT_CTRL_HALF_CMP_PWR_BITPOS)        
                              614 ; 43   |#define HW_BATT_CTRL_INPUT_DIV2_SETMASK (((1<<HW_BATT_CTRL_INPUT_DIV2_WIDTH)-1)<<HW_BATT_C
                                  TRL_INPUT_DIV2_BITPOS) 
                              615 ; 44   |#define HW_BATT_CTRL_CLEAR_SETMASK (((1<<HW_BATT_CTRL_CLEAR_WIDTH)-1)<<HW_BATT_CTRL_CLEAR_
                                  BITPOS) 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  11

M:ADDR CODE           CYCLES LINE SOURCELINE
                              616 ; 45   |#define HW_BATT_CTRL_PWD_SETMASK (((1<<HW_BATT_CTRL_PWD_WIDTH)-1)<<HW_BATT_CTRL_PWD_BITPOS
                                  ) 
                              617 ; 46   |#define HW_BATT_CTRL_CLK_DIV_SETMASK (((1<<HW_BATT_CTRL_CLK_DIV_WIDTH)-1)<<HW_BATT_CTRL_CL
                                  K_DIV_BITPOS)        
                              618 ; 47   |#define HW_BATT_CTRL_REF_VAL_SETMASK (((1<<HW_BATT_CTRL_REF_VAL_WIDTH)-1)<<HW_BATT_CTRL_RE
                                  F_VAL_BITPOS)        
                              619 ; 48   |
                              620 ; 49   |#define HW_BATT_CTRL_INPUT_OFFSET_CLRMASK (~(WORD)HW_BATT_CTRL_INPUT_OFFSET_SETMASK)     
                              621 ; 50   |#define HW_BATT_CTRL_HALF_CMP_PWR_CLRMASK (~(WORD)HW_BATT_CTRL_HALF_CMP_PWR_SETMASK)     
                              622 ; 51   |#define HW_BATT_CTRL_INPUT_DIV2_CLRMASK (~(WORD)HW_BATT_CTRL_INPUT_DIV2_SETMASK) 
                              623 ; 52   |#define HW_BATT_CTRL_CLEAR_CLRMASK (~(WORD)HW_BATT_CTRL_CLEAR_SETMASK) 
                              624 ; 53   |#define HW_BATT_CTRL_PWD_CLRMASK (~(WORD)HW_BATT_CTRL_PWD_SETMASK) 
                              625 ; 54   |#define HW_BATT_CTRL_CLK_DIV_CLRMASK (~(WORD)HW_BATT_CTRL_CLK_DIV_SETMASK)     
                              626 ; 55   |#define HW_BATT_CTRL_REF_VAL_CLRMASK (~(WORD)HW_BATT_CTRL_REF_VAL_SETMASK)
                              627 ; 56   |
                              628 ; 57   |typedef union               
                              629 ; 58   |{
                              630 ; 59   |    struct {
                              631 ; 60   |        unsigned int INPUT_OFFSET                 : HW_BATT_CTRL_INPUT_OFFSET_WIDTH;
                              632 ; 61   |        unsigned int RSVD0                        : HW_BATT_CTRL_RSVD0_WIDTH;
                              633 ; 62   |        unsigned int HALF_CMP_PWR                 : HW_BATT_CTRL_HALF_CMP_PWR_WIDTH;
                              634 ; 63   |        unsigned int INPUT_DIV2                   : HW_BATT_CTRL_INPUT_DIV2_WIDTH;
                              635 ; 64   |        unsigned int CLEAR                        : HW_BATT_CTRL_CLEAR_WIDTH;
                              636 ; 65   |        unsigned int PWD                          : HW_BATT_CTRL_PWD_WIDTH;
                              637 ; 66   |        unsigned int CLK_DIV                      : HW_BATT_CTRL_CLK_DIV_WIDTH;
                              638 ; 67   |        unsigned int RSVD1                        : HW_BATT_CTRL_RSVD1_WIDTH;
                              639 ; 68   |        unsigned int REF_VAL                      : HW_BATT_CTRL_REF_VAL_WIDTH;
                              640 ; 69   |        unsigned int RSVD2                        : HW_BATT_CTRL_RSVD2_WIDTH;
                              641 ; 70   |                 unsigned int IRQ_EN_EVENT0                               : HW_BATT_CTRL_I
                                  RQ_EN_EVENT0_WIDTH;
                              642 ; 71   |                 unsigned int IRQ_EN_EVENT1                               : HW_BATT_CTRL_I
                                  RQ_EN_EVENT1_WIDTH;
                              643 ; 72   |             unsigned int POLARITY_EVENT0              : HW_BATT_CTRL_POLARITY_EVENT0_WIDT
                                  H;
                              644 ; 73   |                 unsigned int POLARITY_EVENT1              : HW_BATT_CTRL_POLARITY_EVENT1_
                                  WIDTH;
                              645 ; 74   |    } B;
                              646 ; 75   |   unsigned int I;
                              647 ; 76   |        unsigned int U;
                              648 ; 77   |} lradc_ctrl_type;
                              649 ; 78   |#define HW_BATT_CTRL      (*(volatile lradc_ctrl_type _X*) (HW_LRADC_BASEADDR))    /* Batt
                                  ery LRADC Control Register */
                              650 ; 79   |
                              651 ; 80   |
                              652 ; 81   |/////////////////////////////////////////////////////////////////////////////////
                              653 ; 82   |//  Battery LRADC Threshold Register (HW_BATT_THRSH) Bit Definitions
                              654 ; 83   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_WIDTH (9)
                              655 ; 84   |#define HW_BATT_THRSH_RSVD0_WIDTH (3)
                              656 ; 85   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_WIDTH (9)
                              657 ; 86   |#define HW_BATT_THRSH_RSVD1_WIDTH (3)
                              658 ; 87   |
                              659 ; 88   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_BITPOS (0)
                              660 ; 89   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_BITPOS (12)
                              661 ; 90   |
                              662 ; 91   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_SETMASK (((1<<HW_BATT_THRSH_THRESHOLD_EVENT0_WIDTH)
                                  -1)<<HW_BATT_THRSH_THRESHOLD_EVENT0_BITPOS)        
                              663 ; 92   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_SETMASK (((1<<HW_BATT_THRSH_THRESHOLD_EVENT1_WIDTH)
                                  -1)<<HW_BATT_THRSH_THRESHOLD_EVENT1_BITPOS)        
                              664 ; 93   |
                              665 ; 94   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_CLRMASK (~(WORD)HW_BATT_THRSH_THRESHOLD_EVENT0_SETM
                                  ASK)     
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  12

M:ADDR CODE           CYCLES LINE SOURCELINE
                              666 ; 95   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_CLRMASK (~(WORD)HW_BATT_THRSH_THRESHOLD_EVENT1_SETM
                                  ASK)     
                              667 ; 96   |
                              668 ; 97   |
                              669 ; 98   |typedef union               
                              670 ; 99   |{
                              671 ; 100  |    struct {
                              672 ; 101  |        unsigned int THRESHOLD_EVENT0   : HW_BATT_THRSH_THRESHOLD_EVENT0_WIDTH;
                              673 ; 102  |        unsigned int RSVD0                  : HW_BATT_THRSH_RSVD0_WIDTH;
                              674 ; 103  |        unsigned int THRESHOLD_EVENT1   : HW_BATT_THRSH_THRESHOLD_EVENT1_WIDTH;
                              675 ; 104  |        unsigned int RSVD1              : HW_BATT_THRSH_RSVD1_WIDTH;
                              676 ; 105  |    } B;
                              677 ; 106  |    unsigned int I;
                              678 ; 107  |} lradc_thrsh_type;
                              679 ; 108  |#define HW_BATT_THRSH      (*(volatile lradc_thrsh_type _X*) (HW_LRADC_BASEADDR+1))    /* 
                                  Battery LRADC Threshold Register */
                              680 ; 109  |
                              681 ; 110  |
                              682 ; 111  |/////////////////////////////////////////////////////////////////////////////////
                              683 ; 112  |//  Battery LRADC Result Register (HW_BATT_RESULT) Bit Definitions
                              684 ; 113  |#define HW_BATT_RESULT_EQ_EVENT1_WIDTH (1)
                              685 ; 114  |#define HW_BATT_RESULT_EQ_EVENT0_WIDTH (1)
                              686 ; 115  |#define HW_BATT_RESULT_GT_EVENT1_WIDTH (1)
                              687 ; 116  |#define HW_BATT_RESULT_GT_EVENT0_WIDTH (1)
                              688 ; 117  |#define HW_BATT_RESULT_LT_EVENT1_WIDTH (1)
                              689 ; 118  |#define HW_BATT_RESULT_LT_EVENT0_WIDTH (1)
                              690 ; 119  |#define HW_BATT_RESULT_RSVD0_WIDTH (2)
                              691 ; 120  |#define HW_BATT_RESULT_DATA_OUT_WIDTH (9)
                              692 ; 121  |#define HW_BATT_RESULT_RSVD1_WIDTH (3)
                              693 ; 122  |#define HW_BATT_RESULT_IRQ_EVENT0_WIDTH (1)
                              694 ; 123  |#define HW_BATT_RESULT_IRQ_EVENT1_WIDTH (1)
                              695 ; 124  |#define HW_BATT_RESULT_RSVD2_WIDTH (2)
                              696 ; 125  |
                              697 ; 126  |#define HW_BATT_RESULT_EQ_EVENT1_BITPOS (0)
                              698 ; 127  |#define HW_BATT_RESULT_EQ_EVENT0_BITPOS (1)
                              699 ; 128  |#define HW_BATT_RESULT_GT_EVENT1_BITPOS (2)
                              700 ; 129  |#define HW_BATT_RESULT_GT_EVENT0_BITPOS (3)
                              701 ; 130  |#define HW_BATT_RESULT_LT_EVENT1_BITPOS (4)
                              702 ; 131  |#define HW_BATT_RESULT_LT_EVENT0_BITPOS (5)
                              703 ; 132  |#define HW_BATT_RESULT_RSVD0_BITPOS (6)
                              704 ; 133  |#define HW_BATT_RESULT_DATA_OUT_BITPOS (8)
                              705 ; 134  |#define HW_BATT_RESULT_RSVD1_BITPOS (17)
                              706 ; 135  |#define HW_BATT_RESULT_IRQ_EVENT0_BITPOS (20)
                              707 ; 136  |#define HW_BATT_RESULT_IRQ_EVENT1_BITPOS (21)
                              708 ; 137  |#define HW_BATT_RESULT_RSVD2_BITPOS (22)
                              709 ; 138  |
                              710 ; 139  |
                              711 ; 140  |
                              712 ; 141  |#define HW_BATT_RESULT_EQ_EVENT1_SETMASK (((1<<HW_BATT_RESULT_EQ_EVENT1_WIDTH)-1)<<HW_BATT
                                  _RESULT_EQ_EVENT1_BITPOS)
                              713 ; 142  |#define HW_BATT_RESULT_EQ_EVENT0_SETMASK (((1<<HW_BATT_RESULT_EQ_EVENT0_WIDTH)-1)<<HW_BATT
                                  _RESULT_EQ_EVENT0_BITPOS)
                              714 ; 143  |#define HW_BATT_RESULT_GT_EVENT1_SETMASK (((1<<HW_BATT_RESULT_GT_EVENT1_WIDTH)-1)<<HW_BATT
                                  _RESULT_GT_EVENT1_BITPOS)
                              715 ; 144  |#define HW_BATT_RESULT_GT_EVENT0_SETMASK (((1<<HW_BATT_RESULT_GT_EVENT0_WIDTH)-1)<<HW_BATT
                                  _RESULT_GT_EVENT0_BITPOS)
                              716 ; 145  |#define HW_BATT_RESULT_LT_EVENT1_SETMASK (((1<<HW_BATT_RESULT_LT_EVENT1_WIDTH)-1)<<HW_BATT
                                  _RESULT_LT_EVENT1_BITPOS)
                              717 ; 146  |#define HW_BATT_RESULT_LT_EVENT0_SETMASK (((1<<HW_BATT_RESULT_LT_EVENT0_WIDTH)-1)<<HW_BATT
                                  _RESULT_LT_EVENT0_BITPOS)
                              718 ; 147  |#define HW_BATT_RESULT_RSVD0_SETMASK (((1<<HW_BATT_RESULT_RSVD0_WIDTH)-1)<<HW_BATT_RESULT_
                                  RSVD0_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  13

M:ADDR CODE           CYCLES LINE SOURCELINE
                              719 ; 148  |#define HW_BATT_RESULT_DATA_OUT_SETMASK (((1<<HW_BATT_RESULT_DATA_OUT_WIDTH)-1)<<HW_BATT_R
                                  ESULT_DATA_OUT_BITPOS)
                              720 ; 149  |#define HW_BATT_RESULT_RSVD1_SETMASK (((1<<HW_BATT_RESULT_RSVD1_WIDTH)-1)<<HW_BATT_RESULT_
                                  RSVD1_BITPOS)
                              721 ; 150  |#define HW_BATT_RESULT_IRQ_EVENT0_SETMASK (((1<<HW_BATT_RESULT_IRQ_EVENT0_WIDTH)-1)<<HW_BA
                                  TT_RESULT_IRQ_EVENT0_BITPOS)
                              722 ; 151  |#define HW_BATT_RESULT_IRQ_EVENT1_SETMASK (((1<<HW_BATT_RESULT_IRQ_EVENT1_WIDTH)-1)<<HW_BA
                                  TT_RESULT_IRQ_EVENT1_BITPOS)
                              723 ; 152  |#define HW_BATT_RESULT_RSVD2_SETMASK (((1<<HW_BATT_RESULT_RSVD2_WIDTH)-1)<<HW_BATT_RESULT_
                                  RSVD2_BITPOS)
                              724 ; 153  |
                              725 ; 154  |
                              726 ; 155  |#define HW_BATT_RESULT_EQ_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_EQ_EVENT1_SETMASK)
                              727 ; 156  |#define HW_BATT_RESULT_EQ_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_EQ_EVENT0_SETMASK)
                              728 ; 157  |#define HW_BATT_RESULT_GT_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_GT_EVENT1_SETMASK)
                              729 ; 158  |#define HW_BATT_RESULT_GT_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_GT_EVENT0_SETMASK)
                              730 ; 159  |#define HW_BATT_RESULT_LT_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_LT_EVENT1_SETMASK)
                              731 ; 160  |#define HW_BATT_RESULT_LT_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_LT_EVENT0_SETMASK)
                              732 ; 161  |#define HW_BATT_RESULT_RSVD0_CLRMASK (~(WORD)HW_BATT_RESULT_RSVD0_SETMASK)
                              733 ; 162  |#define HW_BATT_RESULT_DATA_OUT_CLRMASK (~(WORD)HW_BATT_RESULT_DATA_OUT_SETMASK)
                              734 ; 163  |#define HW_BATT_RESULT_RSVD1_CLRMASK (~(WORD)HW_BATT_RESULT_RSVD1_SETMASK)
                              735 ; 164  |#define HW_BATT_RESULT_IRQ_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_IRQ_EVENT0_SETMASK)
                              736 ; 165  |#define HW_BATT_RESULT_IRQ_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_IRQ_EVENT1_SETMASK)
                              737 ; 166  |#define HW_BATT_RESULT_RSVD2_CLRMASK (~(WORD)HW_BATT_RESULT_RSVD2_SETMASK)
                              738 ; 167  |
                              739 ; 168  |typedef union               
                              740 ; 169  |{
                              741 ; 170  |    struct {
                              742 ; 171  |        unsigned int EQ_EVENT1                  : HW_BATT_RESULT_EQ_EVENT1_WIDTH;
                              743 ; 172  |        unsigned int EQ_EVENT0                  : HW_BATT_RESULT_EQ_EVENT0_WIDTH;
                              744 ; 173  |        unsigned int GT_EVENT1                  : HW_BATT_RESULT_GT_EVENT1_WIDTH;
                              745 ; 174  |        unsigned int GT_EVENT0                  : HW_BATT_RESULT_GT_EVENT0_WIDTH;
                              746 ; 175  |        unsigned int LT_EVENT1                  : HW_BATT_RESULT_LT_EVENT1_WIDTH;
                              747 ; 176  |        unsigned int LT_EVENT0                  : HW_BATT_RESULT_LT_EVENT0_WIDTH;
                              748 ; 177  |        unsigned int RSVD0                     : HW_BATT_RESULT_RSVD0_WIDTH;
                              749 ; 178  |        unsigned int DATA_OUT                  : HW_BATT_RESULT_DATA_OUT_WIDTH;
                              750 ; 179  |        unsigned int RSVD1                     : HW_BATT_RESULT_RSVD1_WIDTH;
                              751 ; 180  |                 unsigned int IRQ_EVENT0                                : HW_BATT_RESULT_I
                                  RQ_EVENT0_WIDTH;
                              752 ; 181  |                 unsigned int IRQ_EVENT1                                : HW_BATT_RESULT_I
                                  RQ_EVENT1_WIDTH;                        
                              753 ; 182  |                 unsigned int RSVD2                                         : HW_BATT_RESU
                                  LT_RSVD2_WIDTH;
                              754 ; 183  |    } B;
                              755 ; 184  |    unsigned int I;
                              756 ; 185  |} lradc_result_type;
                              757 ; 186  |#define HW_BATT_RESULT      (*(volatile lradc_result_type _X*) (HW_LRADC_BASEADDR+2))    /
                                  * Battery LRADC Result Register */
                              758 ; 187  |
                              759 ; 188  |
                              760 ; 189  |
                              761 ; 190  |/////////////////////////////////////////////////////////////////////////////////
                              762 ; 191  |//  LRADC1 Control Register (HW_LRADC1_CTRL) Bit Definitions
                              763 ; 192  |#define HW_LRADC1_CTRL_INPUT_OFFSET_WIDTH (7)
                              764 ; 193  |#define HW_LRADC1_CTRL_RSVD0_WIDTH (1)
                              765 ; 194  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_WIDTH (1)
                              766 ; 195  |#define HW_LRADC1_CTRL_INPUT_DIV2_WIDTH (1)
                              767 ; 196  |#define HW_LRADC1_CTRL_CLEAR_WIDTH (1)
                              768 ; 197  |#define HW_LRADC1_CTRL_PWD_WIDTH (1)
                              769 ; 198  |#define HW_LRADC1_CTRL_CLK_DIV_WIDTH (2)
                              770 ; 199  |#define HW_LRADC1_CTRL_RSVD1_WIDTH (2)
                              771 ; 200  |#define HW_LRADC1_CTRL_REF_VAL_WIDTH (2)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  14

M:ADDR CODE           CYCLES LINE SOURCELINE
                              772 ; 201  |#define HW_LRADC1_CTRL_RSVD2_WIDTH (6)
                              773 ; 202  |
                              774 ; 203  |#define HW_LRADC1_CTRL_INPUT_OFFSET_BITPOS (0)
                              775 ; 204  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_BITPOS (8)
                              776 ; 205  |#define HW_LRADC1_CTRL_INPUT_DIV2_BITPOS (9)
                              777 ; 206  |#define HW_LRADC1_CTRL_CLEAR_BITPOS (10)
                              778 ; 207  |#define HW_LRADC1_CTRL_PWD_BITPOS (11)
                              779 ; 208  |#define HW_LRADC1_CTRL_CLK_DIV_BITPOS (12)
                              780 ; 209  |#define HW_LRADC1_CTRL_REF_VAL_BITPOS (16)
                              781 ; 210  |
                              782 ; 211  |#define HW_LRADC1_CTRL_INPUT_OFFSET_SETMASK (((1<<HW_LRADC1_CTRL_INPUT_OFFSET_WIDTH)-1)<<H
                                  W_LRADC1_CTRL_INPUT_OFFSET_BITPOS)        
                              783 ; 212  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_SETMASK (((1<<HW_LRADC1_CTRL_HALF_CMP_PWR_WIDTH)-1)<<H
                                  W_LRADC1_CTRL_HALF_CMP_PWR_BITPOS)        
                              784 ; 213  |#define HW_LRADC1_CTRL_INPUT_DIV2_SETMASK (((1<<HW_LRADC1_CTRL_INPUT_DIV2_WIDTH)-1)<<HW_LR
                                  ADC1_CTRL_INPUT_DIV2_BITPOS) 
                              785 ; 214  |#define HW_LRADC1_CTRL_CLEAR_SETMASK (((1<<HW_LRADC1_CTRL_CLEAR_WIDTH)-1)<<HW_LRADC1_CTRL_
                                  CLEAR_BITPOS) 
                              786 ; 215  |#define HW_LRADC1_CTRL_PWD_SETMASK (((1<<HW_LRADC1_CTRL_PWD_WIDTH)-1)<<HW_LRADC1_CTRL_PWD_
                                  BITPOS) 
                              787 ; 216  |#define HW_LRADC1_CTRL_CLK_DIV_SETMASK (((1<<HW_LRADC1_CTRL_CLK_DIV_WIDTH)-1)<<HW_LRADC1_C
                                  TRL_CLK_DIV_BITPOS)        
                              788 ; 217  |#define HW_LRADC1_CTRL_REF_VAL_SETMASK (((1<<HW_LRADC1_CTRL_REF_VAL_WIDTH)-1)<<HW_LRADC1_C
                                  TRL_REF_VAL_BITPOS)        
                              789 ; 218  |
                              790 ; 219  |#define HW_LRADC1_CTRL_INPUT_OFFSET_CLRMASK (~(WORD)HW_LRADC1_CTRL_INPUT_OFFSET_SETMASK)  
                                     
                              791 ; 220  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_CLRMASK (~(WORD)HW_LRADC1_CTRL_HALF_CMP_PWR_SETMASK)  
                                     
                              792 ; 221  |#define HW_LRADC1_CTRL_INPUT_DIV2_CLRMASK (~(WORD)HW_LRADC1_CTRL_INPUT_DIV2_SETMASK) 
                              793 ; 222  |#define HW_LRADC1_CTRL_CLEAR_CLRMASK (~(WORD)HW_LRADC1_CTRL_CLEAR_SETMASK) 
                              794 ; 223  |#define HW_LRADC1_CTRL_PWD_CLRMASK (~(WORD)HW_LRADC1_CTRL_PWD_SETMASK) 
                              795 ; 224  |#define HW_LRADC1_CTRL_CLK_DIV_CLRMASK (~(WORD)HW_LRADC1_CTRL_CLK_DIV_SETMASK)     
                              796 ; 225  |#define HW_LRADC1_CTRL_REF_VAL_CLRMASK (~(WORD)HW_LRADC1_CTRL_REF_VAL_SETMASK)     
                              797 ; 226  |
                              798 ; 227  |#define HW_LRADC1_CTRL      (*(volatile lradc_ctrl_type _X*) (HW_LRADC_BASEADDR+3))    /* 
                                  LRADC1 Control Register */
                              799 ; 228  |
                              800 ; 229  |
                              801 ; 230  |
                              802 ; 231  |/////////////////////////////////////////////////////////////////////////////////
                              803 ; 232  |//  LRADC1 Threshold Register (HW_LRADC1_THRSH) Bit Definitions
                              804 ; 233  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_WIDTH (9)
                              805 ; 234  |#define HW_LRADC1_THRSH_RSVD0_WIDTH (3)
                              806 ; 235  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_WIDTH (9)
                              807 ; 236  |#define HW_LRADC1_THRSH_RSVD1_WIDTH (3)
                              808 ; 237  |
                              809 ; 238  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_BITPOS (0)
                              810 ; 239  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_BITPOS (12)
                              811 ; 240  |
                              812 ; 241  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_SETMASK (((1<<HW_LRADC1_THRSH_MIN_THRESHOLD_WIDTH)-1
                                  )<<HW_LRADC1_THRSH_MIN_THRESHOLD_BITPOS)        
                              813 ; 242  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_SETMASK (((1<<HW_LRADC1_THRSH_MAX_THRESHOLD_WIDTH)-1
                                  )<<HW_LRADC1_THRSH_MAX_THRESHOLD_BITPOS)        
                              814 ; 243  |
                              815 ; 244  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_CLRMASK (~(WORD)HW_LRADC1_THRSH_MIN_THRESHOLD_SETMAS
                                  K)     
                              816 ; 245  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_CLRMASK (~(WORD)HW_LRADC1_THRSH_MAX_THRESHOLD_SETMAS
                                  K)     
                              817 ; 246  |
                              818 ; 247  |#define HW_LRADC1_THRSH      (*(volatile lradc_thrsh_type _X*) (HW_LRADC_BASEADDR+4))    /
                                  * LRADC1 Threshold Register */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  15

M:ADDR CODE           CYCLES LINE SOURCELINE
                              819 ; 248  |
                              820 ; 249  |/////////////////////////////////////////////////////////////////////////////////
                              821 ; 250  |//  LRADC1 Result Register (HW_LRADC1_RESULT) Bit Definitions
                              822 ; 251  |#define HW_LRADC1_RESULT_EQ_EVENT1_WIDTH (1)
                              823 ; 252  |#define HW_LRADC1_RESULT_EQ_EVENT0_WIDTH (1)
                              824 ; 253  |#define HW_LRADC1_RESULT_GT_EVENT1_WIDTH (1)
                              825 ; 254  |#define HW_LRADC1_RESULT_GT_EVENT0_WIDTH (1)
                              826 ; 255  |#define HW_LRADC1_RESULT_LT_EVENT1_WIDTH (1)
                              827 ; 256  |#define HW_LRADC1_RESULT_LT_EVENT0_WIDTH (1)
                              828 ; 257  |#define HW_LRADC1_RESULT_RSVD0_WIDTH (2)
                              829 ; 258  |#define HW_LRADC1_RESULT_DATA_OUT_WIDTH (9)
                              830 ; 259  |#define HW_LRADC1_RESULT_RSVD1_WIDTH (3)
                              831 ; 260  |#define HW_LRADC1_RESULT_IRQ_EVENT0_WIDTH (1)
                              832 ; 261  |#define HW_LRADC1_RESULT_IRQ_EVENT1_WIDTH (1)
                              833 ; 262  |#define HW_LRADC1_RESULT_RSVD2_WIDTH (2)
                              834 ; 263  |
                              835 ; 264  |#define HW_LRADC1_RESULT_EQ_EVENT1_BITPOS (0)
                              836 ; 265  |#define HW_LRADC1_RESULT_EQ_EVENT0_BITPOS (1)
                              837 ; 266  |#define HW_LRADC1_RESULT_GT_EVENT1_BITPOS (2)
                              838 ; 267  |#define HW_LRADC1_RESULT_GT_EVENT0_BITPOS (3)
                              839 ; 268  |#define HW_LRADC1_RESULT_LT_EVENT1_BITPOS (4)
                              840 ; 269  |#define HW_LRADC1_RESULT_LT_EVENT0_BITPOS (5)
                              841 ; 270  |#define HW_LRADC1_RESULT_RSVD0_BITPOS (6)
                              842 ; 271  |#define HW_LRADC1_RESULT_DATA_OUT_BITPOS (8)
                              843 ; 272  |#define HW_LRADC1_RESULT_RSVD1_BITPOS (17)
                              844 ; 273  |#define HW_LRADC1_RESULT_IRQ_EVENT0_BITPOS (20)
                              845 ; 274  |#define HW_LRADC1_RESULT_IRQ_EVENT1_BITPOS (21)
                              846 ; 275  |#define HW_LRADC1_RESULT_RSVD2_BITPOS (22)
                              847 ; 276  |
                              848 ; 277  |#define HW_LRADC1_RESULT_EQ_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_EQ_EVENT1_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_EQ_EVENT1_BITPOS)
                              849 ; 278  |#define HW_LRADC1_RESULT_EQ_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_EQ_EVENT0_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_EQ_EVENT0_BITPOS)
                              850 ; 279  |#define HW_LRADC1_RESULT_GT_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_GT_EVENT1_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_GT_EVENT1_BITPOS)
                              851 ; 280  |#define HW_LRADC1_RESULT_GT_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_GT_EVENT0_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_GT_EVENT0_BITPOS)
                              852 ; 281  |#define HW_LRADC1_RESULT_LT_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_LT_EVENT1_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_LT_EVENT1_BITPOS)
                              853 ; 282  |#define HW_LRADC1_RESULT_LT_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_LT_EVENT0_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_LT_EVENT0_BITPOS)
                              854 ; 283  |#define HW_LRADC1_RESULT_RSVD0_SETMASK (((1<<HW_LRADC1_RESULT_RSVD0_WIDTH)-1)<<HW_LRADC1_R
                                  ESULT_RSVD0_BITPOS)
                              855 ; 284  |#define HW_LRADC1_RESULT_DATA_OUT_SETMASK (((1<<HW_LRADC1_RESULT_DATA_OUT_WIDTH)-1)<<HW_LR
                                  ADC1_RESULT_DATA_OUT_BITPOS)
                              856 ; 285  |#define HW_LRADC1_RESULT_RSVD1_SETMASK (((1<<HW_LRADC1_RESULT_RSVD1_WIDTH)-1)<<HW_LRADC1_R
                                  ESULT_RSVD1_BITPOS)
                              857 ; 286  |#define HW_LRADC1_RESULT_IRQ_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_IRQ_EVENT0_WIDTH)-1)<<H
                                  W_LRADC1_RESULT_IRQ_EVENT0_BITPOS)
                              858 ; 287  |#define HW_LRADC1_RESULT_IRQ_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_IRQ_EVENT1_WIDTH)-1)<<H
                                  W_LRADC1_RESULT_IRQ_EVENT1_BITPOS)
                              859 ; 288  |#define HW_LRADC1_RESULT_RSVD2_SETMASK (((1<<HW_LRADC1_RESULT_RSVD2_WIDTH)-1)<<HW_LRADC1_R
                                  ESULT_RSVD2_BITPOS)
                              860 ; 289  |
                              861 ; 290  |
                              862 ; 291  |#define HW_LRADC1_RESULT_EQ_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_EQ_EVENT1_SETMASK)
                              863 ; 292  |#define HW_LRADC1_RESULT_EQ_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_EQ_EVENT0_SETMASK)
                              864 ; 293  |#define HW_LRADC1_RESULT_GT_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_GT_EVENT1_SETMASK)
                              865 ; 294  |#define HW_LRADC1_RESULT_GT_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_GT_EVENT0_SETMASK)
                              866 ; 295  |#define HW_LRADC1_RESULT_LT_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_LT_EVENT1_SETMASK)
                              867 ; 296  |#define HW_LRADC1_RESULT_LT_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_LT_EVENT0_SETMASK)
                              868 ; 297  |#define HW_LRADC1_RESULT_RSVD0_CLRMASK (~(WORD)HW_LRADC1_RESULT_RSVD0_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  16

M:ADDR CODE           CYCLES LINE SOURCELINE
                              869 ; 298  |#define HW_LRADC1_RESULT_DATA_OUT_CLRMASK (~(WORD)HW_LRADC1_RESULT_DATA_OUT_SETMASK)
                              870 ; 299  |#define HW_LRADC1_RESULT_RSVD1_CLRMASK (~(WORD)HW_LRADC1_RESULT_RSVD1_SETMASK)
                              871 ; 300  |#define HW_LRADC1_RESULT_IRQ_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_IRQ_EVENT0_SETMASK)
                              872 ; 301  |#define HW_LRADC1_RESULT_IRQ_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_IRQ_EVENT1_SETMASK)
                              873 ; 302  |#define HW_LRADC1_RESULT_RSVD2_CLRMASK (~(WORD)HW_LRADC1_RESULT_RSVD2_SETMASK)
                              874 ; 303  |
                              875 ; 304  |#define HW_LRADC1_RESULT      (*(volatile lradc_result_type _X*) (HW_LRADC_BASEADDR+5))   
                                   /* LRADC1 Result Register */
                              876 ; 305  |
                              877 ; 306  |/////////////////////////////////////////////////////////////////////////////////
                              878 ; 307  |//  LRADC2_CTRL Control Register (HW_LRADC2_CTRL_CTRL) Bit Definitions
                              879 ; 308  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_WIDTH (7)
                              880 ; 309  |#define HW_LRADC2_CTRL_CTRL_RSVD0_WIDTH (1)
                              881 ; 310  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_WIDTH (1)
                              882 ; 311  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_WIDTH (1)
                              883 ; 312  |#define HW_LRADC2_CTRL_CTRL_CLEAR_WIDTH (1)
                              884 ; 313  |#define HW_LRADC2_CTRL_CTRL_PWD_WIDTH (1)
                              885 ; 314  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_WIDTH (2)
                              886 ; 315  |#define HW_LRADC2_CTRL_CTRL_RSVD1_WIDTH (2)
                              887 ; 316  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_WIDTH (2)
                              888 ; 317  |#define HW_LRADC2_CTRL_CTRL_RSVD2_WIDTH (6)
                              889 ; 318  |
                              890 ; 319  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_BITPOS (0)
                              891 ; 320  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_BITPOS (8)
                              892 ; 321  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_BITPOS (9)
                              893 ; 322  |#define HW_LRADC2_CTRL_CTRL_CLEAR_BITPOS (10)
                              894 ; 323  |#define HW_LRADC2_CTRL_CTRL_PWD_BITPOS (11)
                              895 ; 324  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_BITPOS (12)
                              896 ; 325  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_BITPOS (16)
                              897 ; 326  |
                              898 ; 327  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_WI
                                  DTH)-1)<<HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_BITPOS)        
                              899 ; 328  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_WI
                                  DTH)-1)<<HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_BITPOS)        
                              900 ; 329  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_INPUT_DIV2_WIDTH)
                                  -1)<<HW_LRADC2_CTRL_CTRL_INPUT_DIV2_BITPOS) 
                              901 ; 330  |#define HW_LRADC2_CTRL_CTRL_CLEAR_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_CLEAR_WIDTH)-1)<<HW_LR
                                  ADC2_CTRL_CTRL_CLEAR_BITPOS) 
                              902 ; 331  |#define HW_LRADC2_CTRL_CTRL_PWD_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_PWD_WIDTH)-1)<<HW_LRADC2
                                  _CTRL_CTRL_PWD_BITPOS) 
                              903 ; 332  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_CLK_DIV_WIDTH)-1)<<H
                                  W_LRADC2_CTRL_CTRL_CLK_DIV_BITPOS)        
                              904 ; 333  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_REF_VAL_WIDTH)-1)<<H
                                  W_LRADC2_CTRL_CTRL_REF_VAL_BITPOS)        
                              905 ; 334  |
                              906 ; 335  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_
                                  SETMASK)     
                              907 ; 336  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_
                                  SETMASK)     
                              908 ; 337  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_INPUT_DIV2_SETM
                                  ASK) 
                              909 ; 338  |#define HW_LRADC2_CTRL_CTRL_CLEAR_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_CLEAR_SETMASK) 
                              910 ; 339  |#define HW_LRADC2_CTRL_CTRL_PWD_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_PWD_SETMASK) 
                              911 ; 340  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_CLK_DIV_SETMASK)  
                                     
                              912 ; 341  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_REF_VAL_SETMASK)  
                                     
                              913 ; 342  |
                              914 ; 343  |
                              915 ; 344  |#define HW_LRADC2_CTRL      (*(volatile lradc_ctrl_type _X*) (HW_LRADC_BASEADDR+6))    /* 
                                  LRADC2_CTRL Control Register */
                              916 ; 345  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  17

M:ADDR CODE           CYCLES LINE SOURCELINE
                              917 ; 346  |
                              918 ; 347  |
                              919 ; 348  |/////////////////////////////////////////////////////////////////////////////////
                              920 ; 349  |//  LRADC2 Threshold Register (HW_LRADC2_THRSH) Bit Definitions
                              921 ; 350  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_WIDTH (9)
                              922 ; 351  |#define HW_LRADC2_THRSH_RSVD0_WIDTH (3)
                              923 ; 352  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_WIDTH (9)
                              924 ; 353  |#define HW_LRADC2_THRSH_RSVD1_WIDTH (3)
                              925 ; 354  |
                              926 ; 355  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_BITPOS (0)
                              927 ; 356  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_BITPOS (12)
                              928 ; 357  |
                              929 ; 358  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_SETMASK (((1<<HW_LRADC2_THRSH_MIN_THRESHOLD_WIDTH)-1
                                  )<<HW_LRADC2_THRSH_MIN_THRESHOLD_BITPOS)        
                              930 ; 359  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_SETMASK (((1<<HW_LRADC2_THRSH_MAX_THRESHOLD_WIDTH)-1
                                  )<<HW_LRADC2_THRSH_MAX_THRESHOLD_BITPOS)        
                              931 ; 360  |
                              932 ; 361  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_CLRMASK (~(WORD)HW_LRADC2_THRSH_MIN_THRESHOLD_SETMAS
                                  K)     
                              933 ; 362  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_CLRMASK (~(WORD)HW_LRADC2_THRSH_MAX_THRESHOLD_SETMAS
                                  K)     
                              934 ; 363  |
                              935 ; 364  |#define HW_LRADC2_THRSH      (*(volatile lradc_thrsh_type _X*) (HW_LRADC_BASEADDR+7))    /
                                  * LRADC2 Threshold Register */
                              936 ; 365  |
                              937 ; 366  |
                              938 ; 367  |
                              939 ; 368  |/////////////////////////////////////////////////////////////////////////////////
                              940 ; 369  |//  LRADC2 Result Register (HW_LRADC2_RESULT) Bit Definitions
                              941 ; 370  |#define HW_LRADC2_RESULT_EQ_EVENT1_WIDTH (1)
                              942 ; 371  |#define HW_LRADC2_RESULT_EQ_EVENT0_WIDTH (1)
                              943 ; 372  |#define HW_LRADC2_RESULT_GT_EVENT1_WIDTH (1)
                              944 ; 373  |#define HW_LRADC2_RESULT_GT_EVENT0_WIDTH (1)
                              945 ; 374  |#define HW_LRADC2_RESULT_LT_EVENT1_WIDTH (1)
                              946 ; 375  |#define HW_LRADC2_RESULT_LT_EVENT0_WIDTH (1)
                              947 ; 376  |#define HW_LRADC2_RESULT_RSVD0_WIDTH (2)
                              948 ; 377  |#define HW_LRADC2_RESULT_DATA_OUT_WIDTH (9)
                              949 ; 378  |#define HW_LRADC2_RESULT_RSVD1_WIDTH (3)
                              950 ; 379  |#define HW_LRADC2_RESULT_IRQ_EVENT0_WIDTH (1)
                              951 ; 380  |#define HW_LRADC2_RESULT_IRQ_EVENT1_WIDTH (1)
                              952 ; 381  |#define HW_LRADC2_RESULT_RSVD2_WIDTH (2)
                              953 ; 382  |
                              954 ; 383  |#define HW_LRADC2_RESULT_EQ_EVENT1_BITPOS (0)
                              955 ; 384  |#define HW_LRADC2_RESULT_EQ_EVENT0_BITPOS (1)
                              956 ; 385  |#define HW_LRADC2_RESULT_GT_EVENT1_BITPOS (2)
                              957 ; 386  |#define HW_LRADC2_RESULT_GT_EVENT0_BITPOS (3)
                              958 ; 387  |#define HW_LRADC2_RESULT_LT_EVENT1_BITPOS (4)
                              959 ; 388  |#define HW_LRADC2_RESULT_LT_EVENT0_BITPOS (5)
                              960 ; 389  |#define HW_LRADC2_RESULT_RSVD0_BITPOS (6)
                              961 ; 390  |#define HW_LRADC2_RESULT_DATA_OUT_BITPOS (8)
                              962 ; 391  |#define HW_LRADC2_RESULT_RSVD1_BITPOS (17)
                              963 ; 392  |#define HW_LRADC2_RESULT_IRQ_EVENT0_BITPOS (20)
                              964 ; 393  |#define HW_LRADC2_RESULT_IRQ_EVENT1_BITPOS (21)
                              965 ; 394  |#define HW_LRADC2_RESULT_RSVD2_BITPOS (22)
                              966 ; 395  |
                              967 ; 396  |#define HW_LRADC2_RESULT_EQ_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_EQ_EVENT1_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_EQ_EVENT1_BITPOS)
                              968 ; 397  |#define HW_LRADC2_RESULT_EQ_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_EQ_EVENT0_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_EQ_EVENT0_BITPOS)
                              969 ; 398  |#define HW_LRADC2_RESULT_GT_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_GT_EVENT1_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_GT_EVENT1_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  18

M:ADDR CODE           CYCLES LINE SOURCELINE
                              970 ; 399  |#define HW_LRADC2_RESULT_GT_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_GT_EVENT0_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_GT_EVENT0_BITPOS)
                              971 ; 400  |#define HW_LRADC2_RESULT_LT_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_LT_EVENT1_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_LT_EVENT1_BITPOS)
                              972 ; 401  |#define HW_LRADC2_RESULT_LT_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_LT_EVENT0_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_LT_EVENT0_BITPOS)
                              973 ; 402  |#define HW_LRADC2_RESULT_RSVD0_SETMASK (((1<<HW_LRADC2_RESULT_RSVD0_WIDTH)-1)<<HW_LRADC2_R
                                  ESULT_RSVD0_BITPOS)
                              974 ; 403  |#define HW_LRADC2_RESULT_DATA_OUT_SETMASK (((1<<HW_LRADC2_RESULT_DATA_OUT_WIDTH)-1)<<HW_LR
                                  ADC2_RESULT_DATA_OUT_BITPOS)
                              975 ; 404  |#define HW_LRADC2_RESULT_RSVD1_SETMASK (((1<<HW_LRADC2_RESULT_RSVD1_WIDTH)-1)<<HW_LRADC2_R
                                  ESULT_RSVD1_BITPOS)
                              976 ; 405  |#define HW_LRADC2_RESULT_IRQ_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_IRQ_EVENT0_WIDTH)-1)<<H
                                  W_LRADC2_RESULT_IRQ_EVENT0_BITPOS)
                              977 ; 406  |#define HW_LRADC2_RESULT_IRQ_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_IRQ_EVENT1_WIDTH)-1)<<H
                                  W_LRADC2_RESULT_IRQ_EVENT1_BITPOS)
                              978 ; 407  |#define HW_LRADC2_RESULT_RSVD2_SETMASK (((1<<HW_LRADC2_RESULT_RSVD2_WIDTH)-1)<<HW_LRADC2_R
                                  ESULT_RSVD2_BITPOS)
                              979 ; 408  |
                              980 ; 409  |#define HW_LRADC2_RESULT_EQ_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_EQ_EVENT1_SETMASK)
                              981 ; 410  |#define HW_LRADC2_RESULT_EQ_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_EQ_EVENT0_SETMASK)
                              982 ; 411  |#define HW_LRADC2_RESULT_GT_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_GT_EVENT1_SETMASK)
                              983 ; 412  |#define HW_LRADC2_RESULT_GT_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_GT_EVENT0_SETMASK)
                              984 ; 413  |#define HW_LRADC2_RESULT_LT_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_LT_EVENT1_SETMASK)
                              985 ; 414  |#define HW_LRADC2_RESULT_LT_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_LT_EVENT0_SETMASK)
                              986 ; 415  |#define HW_LRADC2_RESULT_RSVD0_CLRMASK (~(WORD)HW_LRADC2_RESULT_RSVD0_SETMASK)
                              987 ; 416  |#define HW_LRADC2_RESULT_DATA_OUT_CLRMASK (~(WORD)HW_LRADC2_RESULT_DATA_OUT_SETMASK)
                              988 ; 417  |#define HW_LRADC2_RESULT_RSVD1_CLRMASK (~(WORD)HW_LRADC2_RESULT_RSVD1_SETMASK)
                              989 ; 418  |#define HW_LRADC2_RESULT_IRQ_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_IRQ_EVENT0_SETMASK)
                              990 ; 419  |#define HW_LRADC2_RESULT_IRQ_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_IRQ_EVENT1_SETMASK)
                              991 ; 420  |#define HW_LRADC2_RESULT_RSVD2_CLRMASK (~(WORD)HW_LRADC2_RESULT_RSVD2_SETMASK)
                              992 ; 421  |
                              993 ; 422  |#define HW_LRADC2_RESULT      (*(volatile lradc_result_type _X*) (HW_LRADC_BASEADDR+8))   
                                   /* LRADC2 Result Register */
                              994 ; 423  |#define HW_LRADC_REF_0_SETMASK                  0x0<<HW_BATT_CTRL_REF_VAL_BITPOS
                              995 ; 424  |#define HW_LRADC_REF_1_SETMASK                  0x1<<HW_BATT_CTRL_REF_VAL_BITPOS
                              996 ; 425  |#define HW_LRADC_REF_2_SETMASK                  0x2<<HW_BATT_CTRL_REF_VAL_BITPOS
                              997 ; 426  |#define HW_LRADC_REF_3_SETMASK                  0x3<<HW_BATT_CTRL_REF_VAL_BITPOS
                              998 ; 427  |#define HW_LRADC_REF_4_SETMASK                  HW_LRADC_REF_0_SETMASK|HW_BATT_CTRL_INPUT_
                                  DIV2_SETMASK
                              999 ; 428  |#define HW_LRADC_REF_5_SETMASK                  HW_LRADC_REF_1_SETMASK|HW_BATT_CTRL_INPUT_
                                  DIV2_SETMASK
                             1000 ; 429  |#define HW_LRADC_REF_6_SETMASK                  HW_LRADC_REF_2_SETMASK|HW_BATT_CTRL_INPUT_
                                  DIV2_SETMASK
                             1001 ; 430  |#define HW_LRADC_REF_7_SETMASK                  HW_LRADC_REF_3_SETMASK|HW_BATT_CTRL_INPUT_
                                  DIV2_SETMASK
                             1002 ; 431  |#define HW_LRADC_RES_REF_0                              80
                             1003 ; 432  |#define HW_LRADC_RES_REF_1                              77
                             1004 ; 433  |#define HW_LRADC_RES_REF_2                              100
                             1005 ; 434  |#define HW_LRADC_RES_REF_3                              129
                             1006 ; 435  |#define HW_LRADC_RES_REF_4                              160
                             1007 ; 436  |#define HW_LRADC_RES_REF_5                              154
                             1008 ; 437  |#define HW_LRADC_RES_REF_6                              200
                             1009 ; 438  |#define HW_LRADC_RES_REF_7                              258
                             1010 ; 439  |#define LRADC_HALF_POWER_SETMASK                HW_BATT_CTRL_HALF_CMP_PWR_SETMASK         
                                   
                             1011 ; 440  |// Translate the generic API enumerations into more meaningful labels for the implementati
                                  on
                             1012 ; 441  |#define REF_2700MV                      HW_LRADC_REF_0_SETMASK
                             1013 ; 442  |#define REF_2600MV              HW_LRADC_REF_1_SETMASK
                             1014 ; 443  |#define REF_2560MV              HW_LRADC_REF_2_SETMASK
                             1015 ; 444  |#define REF_VDDIO               HW_LRADC_REF_3_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  19

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1016 ; 445  |#define REF_5400MV              HW_LRADC_REF_4_SETMASK
                             1017 ; 446  |#define REF_5200MV              HW_LRADC_REF_5_SETMASK
                             1018 ; 447  |#define REF_5120MV              HW_LRADC_REF_6_SETMASK
                             1019 ; 448  |#define REF_VDDIOx2             HW_LRADC_REF_7_SETMASK
                             1020 ; 449  |#define RES_REF_2700MV  HW_LRADC_RES_REF_0
                             1021 ; 450  |#define RES_REF_2600MV  HW_LRADC_RES_REF_1
                             1022 ; 451  |#define RES_REF_2560MV  HW_LRADC_RES_REF_2
                             1023 ; 452  |#define RES_REF_VDDIO   HW_LRADC_RES_REF_3
                             1024 ; 453  |#define RES_REF_5400MV  HW_LRADC_RES_REF_4
                             1025 ; 454  |#define RES_REF_5200MV  HW_LRADC_RES_REF_5
                             1026 ; 455  |#define RES_REF_5120MV  HW_LRADC_RES_REF_6
                             1027 ; 456  |#define RES_REF_VDDIOx2         HW_LRADC_RES_REF_7
                             1028 ; 457  |
                             1029 ; 458  |//Needed by button.asm
                             1030 ; 459  |#define LOW_RES_ADC_BATT_READ_MASK 0x01FF00
                             1031 ; 460  |#define LOW_RES_ADC_AUX_READ_MASK 0x01FF00
                             1032 ; 461  |#define LOW_RES_ADC_AUX2_READ_MASK 0x01FF00
                             1033 ; 462  |
                             1034 ; 463  |#define HW_LRADC_CTRL_AUXADC_SETMASK 3<<HW_BATT_CTRL_REF_VAL_BITPOS
                             1035 ; 464  |
                             1036 ; 465  |#endif
                             1037 ; 466  |
                             1038 ; 467  |
                             1039 
                             1041 
                             1042 ; 9    |#include "lowresolutionadc.h"
                             1043 
                             1045 
                             1046 ; 1    |//;///////////////////////////////////////////////////////////////////////////////
                             1047 ; 2    |//; Copyright(C) SigmaTel, Inc. 2000-2003
                             1048 ; 3    |//;
                             1049 ; 4    |//; Filename:    lowresolutionadc.h
                             1050 ; 5    |//; Description: General purpose interface to LRADCs
                             1051 ; 6    |//;              Generic symbols are mapped to more specific symbols in inc\34xx\regslradc
                                  .inc files
                             1052 ; 7    |//;///////////////////////////////////////////////////////////////////////////////
                             1053 ; 8    |
                             1054 ; 9    |#ifndef _LOWRESOLUTIONADC_H
                             1055 ; 10   |#define _LOWRESOLUTIONADC_H
                             1056 ; 11   |
                             1057 ; 12   |#include "regslradc.h"
                             1058 
                             1060 
                             1061 ; 1    |#if !(defined(regslradcinc))
                             1062 ; 2    |
                             1063 ; 3    |#define regslradcinc 1
                             1064 ; 4    |
                             1065 ; 5    |#include "types.h"
                             1066 ; 6    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             1067 ; 7    |
                             1068 ; 8    |//   SYSTEM STMP Registers 
                             1069 ; 9    |//  Last Edited 6.26.2003 M. Henson
                             1070 ; 10   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             1071 ; 11   |
                             1072 ; 12   |#define HW_LRADC_BASEADDR (0xFA20)
                             1073 ; 13   |
                             1074 ; 14   |
                             1075 ; 15   |
                             1076 ; 16   |/////////////////////////////////////////////////////////////////////////////////
                             1077 ; 17   |//  Battery LRADC Control Register (HW_BATT_CTRL) Bit Definitions
                             1078 ; 18   |#define HW_BATT_CTRL_INPUT_OFFSET_WIDTH (7)
                             1079 ; 19   |#define HW_BATT_CTRL_RSVD0_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  20

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1080 ; 20   |#define HW_BATT_CTRL_HALF_CMP_PWR_WIDTH (1)
                             1081 ; 21   |#define HW_BATT_CTRL_INPUT_DIV2_WIDTH (1)
                             1082 ; 22   |#define HW_BATT_CTRL_CLEAR_WIDTH (1)
                             1083 ; 23   |#define HW_BATT_CTRL_PWD_WIDTH (1)
                             1084 ; 24   |#define HW_BATT_CTRL_CLK_DIV_WIDTH (2)
                             1085 ; 25   |#define HW_BATT_CTRL_RSVD1_WIDTH (2)
                             1086 ; 26   |#define HW_BATT_CTRL_REF_VAL_WIDTH (2)
                             1087 ; 27   |#define HW_BATT_CTRL_RSVD2_WIDTH (2)
                             1088 ; 28   |#define HW_BATT_CTRL_IRQ_EN_EVENT0_WIDTH (1)
                             1089 ; 29   |#define HW_BATT_CTRL_IRQ_EN_EVENT1_WIDTH (1)
                             1090 ; 30   |#define HW_BATT_CTRL_POLARITY_EVENT0_WIDTH (1)
                             1091 ; 31   |#define HW_BATT_CTRL_POLARITY_EVENT1_WIDTH (1)
                             1092 ; 32   |
                             1093 ; 33   |#define HW_BATT_CTRL_INPUT_OFFSET_BITPOS (0)
                             1094 ; 34   |#define HW_BATT_CTRL_HALF_CMP_PWR_BITPOS (8)
                             1095 ; 35   |#define HW_BATT_CTRL_INPUT_DIV2_BITPOS (9)
                             1096 ; 36   |#define HW_BATT_CTRL_CLEAR_BITPOS (10)
                             1097 ; 37   |#define HW_BATT_CTRL_PWD_BITPOS (11)
                             1098 ; 38   |#define HW_BATT_CTRL_CLK_DIV_BITPOS (12)
                             1099 ; 39   |#define HW_BATT_CTRL_REF_VAL_BITPOS (16)
                             1100 ; 40   |
                             1101 ; 41   |#define HW_BATT_CTRL_INPUT_OFFSET_SETMASK (((1<<HW_BATT_CTRL_INPUT_OFFSET_WIDTH)-1)<<HW_BA
                                  TT_CTRL_INPUT_OFFSET_BITPOS)        
                             1102 ; 42   |#define HW_BATT_CTRL_HALF_CMP_PWR_SETMASK (((1<<HW_BATT_CTRL_HALF_CMP_PWR_WIDTH)-1)<<HW_BA
                                  TT_CTRL_HALF_CMP_PWR_BITPOS)        
                             1103 ; 43   |#define HW_BATT_CTRL_INPUT_DIV2_SETMASK (((1<<HW_BATT_CTRL_INPUT_DIV2_WIDTH)-1)<<HW_BATT_C
                                  TRL_INPUT_DIV2_BITPOS) 
                             1104 ; 44   |#define HW_BATT_CTRL_CLEAR_SETMASK (((1<<HW_BATT_CTRL_CLEAR_WIDTH)-1)<<HW_BATT_CTRL_CLEAR_
                                  BITPOS) 
                             1105 ; 45   |#define HW_BATT_CTRL_PWD_SETMASK (((1<<HW_BATT_CTRL_PWD_WIDTH)-1)<<HW_BATT_CTRL_PWD_BITPOS
                                  ) 
                             1106 ; 46   |#define HW_BATT_CTRL_CLK_DIV_SETMASK (((1<<HW_BATT_CTRL_CLK_DIV_WIDTH)-1)<<HW_BATT_CTRL_CL
                                  K_DIV_BITPOS)        
                             1107 ; 47   |#define HW_BATT_CTRL_REF_VAL_SETMASK (((1<<HW_BATT_CTRL_REF_VAL_WIDTH)-1)<<HW_BATT_CTRL_RE
                                  F_VAL_BITPOS)        
                             1108 ; 48   |
                             1109 ; 49   |#define HW_BATT_CTRL_INPUT_OFFSET_CLRMASK (~(WORD)HW_BATT_CTRL_INPUT_OFFSET_SETMASK)     
                             1110 ; 50   |#define HW_BATT_CTRL_HALF_CMP_PWR_CLRMASK (~(WORD)HW_BATT_CTRL_HALF_CMP_PWR_SETMASK)     
                             1111 ; 51   |#define HW_BATT_CTRL_INPUT_DIV2_CLRMASK (~(WORD)HW_BATT_CTRL_INPUT_DIV2_SETMASK) 
                             1112 ; 52   |#define HW_BATT_CTRL_CLEAR_CLRMASK (~(WORD)HW_BATT_CTRL_CLEAR_SETMASK) 
                             1113 ; 53   |#define HW_BATT_CTRL_PWD_CLRMASK (~(WORD)HW_BATT_CTRL_PWD_SETMASK) 
                             1114 ; 54   |#define HW_BATT_CTRL_CLK_DIV_CLRMASK (~(WORD)HW_BATT_CTRL_CLK_DIV_SETMASK)     
                             1115 ; 55   |#define HW_BATT_CTRL_REF_VAL_CLRMASK (~(WORD)HW_BATT_CTRL_REF_VAL_SETMASK)
                             1116 ; 56   |
                             1117 ; 57   |typedef union               
                             1118 ; 58   |{
                             1119 ; 59   |    struct {
                             1120 ; 60   |        unsigned int INPUT_OFFSET                 : HW_BATT_CTRL_INPUT_OFFSET_WIDTH;
                             1121 ; 61   |        unsigned int RSVD0                        : HW_BATT_CTRL_RSVD0_WIDTH;
                             1122 ; 62   |        unsigned int HALF_CMP_PWR                 : HW_BATT_CTRL_HALF_CMP_PWR_WIDTH;
                             1123 ; 63   |        unsigned int INPUT_DIV2                   : HW_BATT_CTRL_INPUT_DIV2_WIDTH;
                             1124 ; 64   |        unsigned int CLEAR                        : HW_BATT_CTRL_CLEAR_WIDTH;
                             1125 ; 65   |        unsigned int PWD                          : HW_BATT_CTRL_PWD_WIDTH;
                             1126 ; 66   |        unsigned int CLK_DIV                      : HW_BATT_CTRL_CLK_DIV_WIDTH;
                             1127 ; 67   |        unsigned int RSVD1                        : HW_BATT_CTRL_RSVD1_WIDTH;
                             1128 ; 68   |        unsigned int REF_VAL                      : HW_BATT_CTRL_REF_VAL_WIDTH;
                             1129 ; 69   |        unsigned int RSVD2                        : HW_BATT_CTRL_RSVD2_WIDTH;
                             1130 ; 70   |                 unsigned int IRQ_EN_EVENT0                               : HW_BATT_CTRL_I
                                  RQ_EN_EVENT0_WIDTH;
                             1131 ; 71   |                 unsigned int IRQ_EN_EVENT1                               : HW_BATT_CTRL_I
                                  RQ_EN_EVENT1_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  21

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1132 ; 72   |             unsigned int POLARITY_EVENT0              : HW_BATT_CTRL_POLARITY_EVENT0_WIDT
                                  H;
                             1133 ; 73   |                 unsigned int POLARITY_EVENT1              : HW_BATT_CTRL_POLARITY_EVENT1_
                                  WIDTH;
                             1134 ; 74   |    } B;
                             1135 ; 75   |   unsigned int I;
                             1136 ; 76   |        unsigned int U;
                             1137 ; 77   |} lradc_ctrl_type;
                             1138 ; 78   |#define HW_BATT_CTRL      (*(volatile lradc_ctrl_type _X*) (HW_LRADC_BASEADDR))    /* Batt
                                  ery LRADC Control Register */
                             1139 ; 79   |
                             1140 ; 80   |
                             1141 ; 81   |/////////////////////////////////////////////////////////////////////////////////
                             1142 ; 82   |//  Battery LRADC Threshold Register (HW_BATT_THRSH) Bit Definitions
                             1143 ; 83   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_WIDTH (9)
                             1144 ; 84   |#define HW_BATT_THRSH_RSVD0_WIDTH (3)
                             1145 ; 85   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_WIDTH (9)
                             1146 ; 86   |#define HW_BATT_THRSH_RSVD1_WIDTH (3)
                             1147 ; 87   |
                             1148 ; 88   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_BITPOS (0)
                             1149 ; 89   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_BITPOS (12)
                             1150 ; 90   |
                             1151 ; 91   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_SETMASK (((1<<HW_BATT_THRSH_THRESHOLD_EVENT0_WIDTH)
                                  -1)<<HW_BATT_THRSH_THRESHOLD_EVENT0_BITPOS)        
                             1152 ; 92   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_SETMASK (((1<<HW_BATT_THRSH_THRESHOLD_EVENT1_WIDTH)
                                  -1)<<HW_BATT_THRSH_THRESHOLD_EVENT1_BITPOS)        
                             1153 ; 93   |
                             1154 ; 94   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_CLRMASK (~(WORD)HW_BATT_THRSH_THRESHOLD_EVENT0_SETM
                                  ASK)     
                             1155 ; 95   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_CLRMASK (~(WORD)HW_BATT_THRSH_THRESHOLD_EVENT1_SETM
                                  ASK)     
                             1156 ; 96   |
                             1157 ; 97   |
                             1158 ; 98   |typedef union               
                             1159 ; 99   |{
                             1160 ; 100  |    struct {
                             1161 ; 101  |        unsigned int THRESHOLD_EVENT0   : HW_BATT_THRSH_THRESHOLD_EVENT0_WIDTH;
                             1162 ; 102  |        unsigned int RSVD0                  : HW_BATT_THRSH_RSVD0_WIDTH;
                             1163 ; 103  |        unsigned int THRESHOLD_EVENT1   : HW_BATT_THRSH_THRESHOLD_EVENT1_WIDTH;
                             1164 ; 104  |        unsigned int RSVD1              : HW_BATT_THRSH_RSVD1_WIDTH;
                             1165 ; 105  |    } B;
                             1166 ; 106  |    unsigned int I;
                             1167 ; 107  |} lradc_thrsh_type;
                             1168 ; 108  |#define HW_BATT_THRSH      (*(volatile lradc_thrsh_type _X*) (HW_LRADC_BASEADDR+1))    /* 
                                  Battery LRADC Threshold Register */
                             1169 ; 109  |
                             1170 ; 110  |
                             1171 ; 111  |/////////////////////////////////////////////////////////////////////////////////
                             1172 ; 112  |//  Battery LRADC Result Register (HW_BATT_RESULT) Bit Definitions
                             1173 ; 113  |#define HW_BATT_RESULT_EQ_EVENT1_WIDTH (1)
                             1174 ; 114  |#define HW_BATT_RESULT_EQ_EVENT0_WIDTH (1)
                             1175 ; 115  |#define HW_BATT_RESULT_GT_EVENT1_WIDTH (1)
                             1176 ; 116  |#define HW_BATT_RESULT_GT_EVENT0_WIDTH (1)
                             1177 ; 117  |#define HW_BATT_RESULT_LT_EVENT1_WIDTH (1)
                             1178 ; 118  |#define HW_BATT_RESULT_LT_EVENT0_WIDTH (1)
                             1179 ; 119  |#define HW_BATT_RESULT_RSVD0_WIDTH (2)
                             1180 ; 120  |#define HW_BATT_RESULT_DATA_OUT_WIDTH (9)
                             1181 ; 121  |#define HW_BATT_RESULT_RSVD1_WIDTH (3)
                             1182 ; 122  |#define HW_BATT_RESULT_IRQ_EVENT0_WIDTH (1)
                             1183 ; 123  |#define HW_BATT_RESULT_IRQ_EVENT1_WIDTH (1)
                             1184 ; 124  |#define HW_BATT_RESULT_RSVD2_WIDTH (2)
                             1185 ; 125  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  22

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1186 ; 126  |#define HW_BATT_RESULT_EQ_EVENT1_BITPOS (0)
                             1187 ; 127  |#define HW_BATT_RESULT_EQ_EVENT0_BITPOS (1)
                             1188 ; 128  |#define HW_BATT_RESULT_GT_EVENT1_BITPOS (2)
                             1189 ; 129  |#define HW_BATT_RESULT_GT_EVENT0_BITPOS (3)
                             1190 ; 130  |#define HW_BATT_RESULT_LT_EVENT1_BITPOS (4)
                             1191 ; 131  |#define HW_BATT_RESULT_LT_EVENT0_BITPOS (5)
                             1192 ; 132  |#define HW_BATT_RESULT_RSVD0_BITPOS (6)
                             1193 ; 133  |#define HW_BATT_RESULT_DATA_OUT_BITPOS (8)
                             1194 ; 134  |#define HW_BATT_RESULT_RSVD1_BITPOS (17)
                             1195 ; 135  |#define HW_BATT_RESULT_IRQ_EVENT0_BITPOS (20)
                             1196 ; 136  |#define HW_BATT_RESULT_IRQ_EVENT1_BITPOS (21)
                             1197 ; 137  |#define HW_BATT_RESULT_RSVD2_BITPOS (22)
                             1198 ; 138  |
                             1199 ; 139  |
                             1200 ; 140  |
                             1201 ; 141  |#define HW_BATT_RESULT_EQ_EVENT1_SETMASK (((1<<HW_BATT_RESULT_EQ_EVENT1_WIDTH)-1)<<HW_BATT
                                  _RESULT_EQ_EVENT1_BITPOS)
                             1202 ; 142  |#define HW_BATT_RESULT_EQ_EVENT0_SETMASK (((1<<HW_BATT_RESULT_EQ_EVENT0_WIDTH)-1)<<HW_BATT
                                  _RESULT_EQ_EVENT0_BITPOS)
                             1203 ; 143  |#define HW_BATT_RESULT_GT_EVENT1_SETMASK (((1<<HW_BATT_RESULT_GT_EVENT1_WIDTH)-1)<<HW_BATT
                                  _RESULT_GT_EVENT1_BITPOS)
                             1204 ; 144  |#define HW_BATT_RESULT_GT_EVENT0_SETMASK (((1<<HW_BATT_RESULT_GT_EVENT0_WIDTH)-1)<<HW_BATT
                                  _RESULT_GT_EVENT0_BITPOS)
                             1205 ; 145  |#define HW_BATT_RESULT_LT_EVENT1_SETMASK (((1<<HW_BATT_RESULT_LT_EVENT1_WIDTH)-1)<<HW_BATT
                                  _RESULT_LT_EVENT1_BITPOS)
                             1206 ; 146  |#define HW_BATT_RESULT_LT_EVENT0_SETMASK (((1<<HW_BATT_RESULT_LT_EVENT0_WIDTH)-1)<<HW_BATT
                                  _RESULT_LT_EVENT0_BITPOS)
                             1207 ; 147  |#define HW_BATT_RESULT_RSVD0_SETMASK (((1<<HW_BATT_RESULT_RSVD0_WIDTH)-1)<<HW_BATT_RESULT_
                                  RSVD0_BITPOS)
                             1208 ; 148  |#define HW_BATT_RESULT_DATA_OUT_SETMASK (((1<<HW_BATT_RESULT_DATA_OUT_WIDTH)-1)<<HW_BATT_R
                                  ESULT_DATA_OUT_BITPOS)
                             1209 ; 149  |#define HW_BATT_RESULT_RSVD1_SETMASK (((1<<HW_BATT_RESULT_RSVD1_WIDTH)-1)<<HW_BATT_RESULT_
                                  RSVD1_BITPOS)
                             1210 ; 150  |#define HW_BATT_RESULT_IRQ_EVENT0_SETMASK (((1<<HW_BATT_RESULT_IRQ_EVENT0_WIDTH)-1)<<HW_BA
                                  TT_RESULT_IRQ_EVENT0_BITPOS)
                             1211 ; 151  |#define HW_BATT_RESULT_IRQ_EVENT1_SETMASK (((1<<HW_BATT_RESULT_IRQ_EVENT1_WIDTH)-1)<<HW_BA
                                  TT_RESULT_IRQ_EVENT1_BITPOS)
                             1212 ; 152  |#define HW_BATT_RESULT_RSVD2_SETMASK (((1<<HW_BATT_RESULT_RSVD2_WIDTH)-1)<<HW_BATT_RESULT_
                                  RSVD2_BITPOS)
                             1213 ; 153  |
                             1214 ; 154  |
                             1215 ; 155  |#define HW_BATT_RESULT_EQ_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_EQ_EVENT1_SETMASK)
                             1216 ; 156  |#define HW_BATT_RESULT_EQ_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_EQ_EVENT0_SETMASK)
                             1217 ; 157  |#define HW_BATT_RESULT_GT_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_GT_EVENT1_SETMASK)
                             1218 ; 158  |#define HW_BATT_RESULT_GT_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_GT_EVENT0_SETMASK)
                             1219 ; 159  |#define HW_BATT_RESULT_LT_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_LT_EVENT1_SETMASK)
                             1220 ; 160  |#define HW_BATT_RESULT_LT_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_LT_EVENT0_SETMASK)
                             1221 ; 161  |#define HW_BATT_RESULT_RSVD0_CLRMASK (~(WORD)HW_BATT_RESULT_RSVD0_SETMASK)
                             1222 ; 162  |#define HW_BATT_RESULT_DATA_OUT_CLRMASK (~(WORD)HW_BATT_RESULT_DATA_OUT_SETMASK)
                             1223 ; 163  |#define HW_BATT_RESULT_RSVD1_CLRMASK (~(WORD)HW_BATT_RESULT_RSVD1_SETMASK)
                             1224 ; 164  |#define HW_BATT_RESULT_IRQ_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_IRQ_EVENT0_SETMASK)
                             1225 ; 165  |#define HW_BATT_RESULT_IRQ_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_IRQ_EVENT1_SETMASK)
                             1226 ; 166  |#define HW_BATT_RESULT_RSVD2_CLRMASK (~(WORD)HW_BATT_RESULT_RSVD2_SETMASK)
                             1227 ; 167  |
                             1228 ; 168  |typedef union               
                             1229 ; 169  |{
                             1230 ; 170  |    struct {
                             1231 ; 171  |        unsigned int EQ_EVENT1                  : HW_BATT_RESULT_EQ_EVENT1_WIDTH;
                             1232 ; 172  |        unsigned int EQ_EVENT0                  : HW_BATT_RESULT_EQ_EVENT0_WIDTH;
                             1233 ; 173  |        unsigned int GT_EVENT1                  : HW_BATT_RESULT_GT_EVENT1_WIDTH;
                             1234 ; 174  |        unsigned int GT_EVENT0                  : HW_BATT_RESULT_GT_EVENT0_WIDTH;
                             1235 ; 175  |        unsigned int LT_EVENT1                  : HW_BATT_RESULT_LT_EVENT1_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  23

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1236 ; 176  |        unsigned int LT_EVENT0                  : HW_BATT_RESULT_LT_EVENT0_WIDTH;
                             1237 ; 177  |        unsigned int RSVD0                     : HW_BATT_RESULT_RSVD0_WIDTH;
                             1238 ; 178  |        unsigned int DATA_OUT                  : HW_BATT_RESULT_DATA_OUT_WIDTH;
                             1239 ; 179  |        unsigned int RSVD1                     : HW_BATT_RESULT_RSVD1_WIDTH;
                             1240 ; 180  |                 unsigned int IRQ_EVENT0                                : HW_BATT_RESULT_I
                                  RQ_EVENT0_WIDTH;
                             1241 ; 181  |                 unsigned int IRQ_EVENT1                                : HW_BATT_RESULT_I
                                  RQ_EVENT1_WIDTH;                        
                             1242 ; 182  |                 unsigned int RSVD2                                         : HW_BATT_RESU
                                  LT_RSVD2_WIDTH;
                             1243 ; 183  |    } B;
                             1244 ; 184  |    unsigned int I;
                             1245 ; 185  |} lradc_result_type;
                             1246 ; 186  |#define HW_BATT_RESULT      (*(volatile lradc_result_type _X*) (HW_LRADC_BASEADDR+2))    /
                                  * Battery LRADC Result Register */
                             1247 ; 187  |
                             1248 ; 188  |
                             1249 ; 189  |
                             1250 ; 190  |/////////////////////////////////////////////////////////////////////////////////
                             1251 ; 191  |//  LRADC1 Control Register (HW_LRADC1_CTRL) Bit Definitions
                             1252 ; 192  |#define HW_LRADC1_CTRL_INPUT_OFFSET_WIDTH (7)
                             1253 ; 193  |#define HW_LRADC1_CTRL_RSVD0_WIDTH (1)
                             1254 ; 194  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_WIDTH (1)
                             1255 ; 195  |#define HW_LRADC1_CTRL_INPUT_DIV2_WIDTH (1)
                             1256 ; 196  |#define HW_LRADC1_CTRL_CLEAR_WIDTH (1)
                             1257 ; 197  |#define HW_LRADC1_CTRL_PWD_WIDTH (1)
                             1258 ; 198  |#define HW_LRADC1_CTRL_CLK_DIV_WIDTH (2)
                             1259 ; 199  |#define HW_LRADC1_CTRL_RSVD1_WIDTH (2)
                             1260 ; 200  |#define HW_LRADC1_CTRL_REF_VAL_WIDTH (2)
                             1261 ; 201  |#define HW_LRADC1_CTRL_RSVD2_WIDTH (6)
                             1262 ; 202  |
                             1263 ; 203  |#define HW_LRADC1_CTRL_INPUT_OFFSET_BITPOS (0)
                             1264 ; 204  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_BITPOS (8)
                             1265 ; 205  |#define HW_LRADC1_CTRL_INPUT_DIV2_BITPOS (9)
                             1266 ; 206  |#define HW_LRADC1_CTRL_CLEAR_BITPOS (10)
                             1267 ; 207  |#define HW_LRADC1_CTRL_PWD_BITPOS (11)
                             1268 ; 208  |#define HW_LRADC1_CTRL_CLK_DIV_BITPOS (12)
                             1269 ; 209  |#define HW_LRADC1_CTRL_REF_VAL_BITPOS (16)
                             1270 ; 210  |
                             1271 ; 211  |#define HW_LRADC1_CTRL_INPUT_OFFSET_SETMASK (((1<<HW_LRADC1_CTRL_INPUT_OFFSET_WIDTH)-1)<<H
                                  W_LRADC1_CTRL_INPUT_OFFSET_BITPOS)        
                             1272 ; 212  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_SETMASK (((1<<HW_LRADC1_CTRL_HALF_CMP_PWR_WIDTH)-1)<<H
                                  W_LRADC1_CTRL_HALF_CMP_PWR_BITPOS)        
                             1273 ; 213  |#define HW_LRADC1_CTRL_INPUT_DIV2_SETMASK (((1<<HW_LRADC1_CTRL_INPUT_DIV2_WIDTH)-1)<<HW_LR
                                  ADC1_CTRL_INPUT_DIV2_BITPOS) 
                             1274 ; 214  |#define HW_LRADC1_CTRL_CLEAR_SETMASK (((1<<HW_LRADC1_CTRL_CLEAR_WIDTH)-1)<<HW_LRADC1_CTRL_
                                  CLEAR_BITPOS) 
                             1275 ; 215  |#define HW_LRADC1_CTRL_PWD_SETMASK (((1<<HW_LRADC1_CTRL_PWD_WIDTH)-1)<<HW_LRADC1_CTRL_PWD_
                                  BITPOS) 
                             1276 ; 216  |#define HW_LRADC1_CTRL_CLK_DIV_SETMASK (((1<<HW_LRADC1_CTRL_CLK_DIV_WIDTH)-1)<<HW_LRADC1_C
                                  TRL_CLK_DIV_BITPOS)        
                             1277 ; 217  |#define HW_LRADC1_CTRL_REF_VAL_SETMASK (((1<<HW_LRADC1_CTRL_REF_VAL_WIDTH)-1)<<HW_LRADC1_C
                                  TRL_REF_VAL_BITPOS)        
                             1278 ; 218  |
                             1279 ; 219  |#define HW_LRADC1_CTRL_INPUT_OFFSET_CLRMASK (~(WORD)HW_LRADC1_CTRL_INPUT_OFFSET_SETMASK)  
                                     
                             1280 ; 220  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_CLRMASK (~(WORD)HW_LRADC1_CTRL_HALF_CMP_PWR_SETMASK)  
                                     
                             1281 ; 221  |#define HW_LRADC1_CTRL_INPUT_DIV2_CLRMASK (~(WORD)HW_LRADC1_CTRL_INPUT_DIV2_SETMASK) 
                             1282 ; 222  |#define HW_LRADC1_CTRL_CLEAR_CLRMASK (~(WORD)HW_LRADC1_CTRL_CLEAR_SETMASK) 
                             1283 ; 223  |#define HW_LRADC1_CTRL_PWD_CLRMASK (~(WORD)HW_LRADC1_CTRL_PWD_SETMASK) 
                             1284 ; 224  |#define HW_LRADC1_CTRL_CLK_DIV_CLRMASK (~(WORD)HW_LRADC1_CTRL_CLK_DIV_SETMASK)     
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  24

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1285 ; 225  |#define HW_LRADC1_CTRL_REF_VAL_CLRMASK (~(WORD)HW_LRADC1_CTRL_REF_VAL_SETMASK)     
                             1286 ; 226  |
                             1287 ; 227  |#define HW_LRADC1_CTRL      (*(volatile lradc_ctrl_type _X*) (HW_LRADC_BASEADDR+3))    /* 
                                  LRADC1 Control Register */
                             1288 ; 228  |
                             1289 ; 229  |
                             1290 ; 230  |
                             1291 ; 231  |/////////////////////////////////////////////////////////////////////////////////
                             1292 ; 232  |//  LRADC1 Threshold Register (HW_LRADC1_THRSH) Bit Definitions
                             1293 ; 233  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_WIDTH (9)
                             1294 ; 234  |#define HW_LRADC1_THRSH_RSVD0_WIDTH (3)
                             1295 ; 235  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_WIDTH (9)
                             1296 ; 236  |#define HW_LRADC1_THRSH_RSVD1_WIDTH (3)
                             1297 ; 237  |
                             1298 ; 238  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_BITPOS (0)
                             1299 ; 239  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_BITPOS (12)
                             1300 ; 240  |
                             1301 ; 241  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_SETMASK (((1<<HW_LRADC1_THRSH_MIN_THRESHOLD_WIDTH)-1
                                  )<<HW_LRADC1_THRSH_MIN_THRESHOLD_BITPOS)        
                             1302 ; 242  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_SETMASK (((1<<HW_LRADC1_THRSH_MAX_THRESHOLD_WIDTH)-1
                                  )<<HW_LRADC1_THRSH_MAX_THRESHOLD_BITPOS)        
                             1303 ; 243  |
                             1304 ; 244  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_CLRMASK (~(WORD)HW_LRADC1_THRSH_MIN_THRESHOLD_SETMAS
                                  K)     
                             1305 ; 245  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_CLRMASK (~(WORD)HW_LRADC1_THRSH_MAX_THRESHOLD_SETMAS
                                  K)     
                             1306 ; 246  |
                             1307 ; 247  |#define HW_LRADC1_THRSH      (*(volatile lradc_thrsh_type _X*) (HW_LRADC_BASEADDR+4))    /
                                  * LRADC1 Threshold Register */
                             1308 ; 248  |
                             1309 ; 249  |/////////////////////////////////////////////////////////////////////////////////
                             1310 ; 250  |//  LRADC1 Result Register (HW_LRADC1_RESULT) Bit Definitions
                             1311 ; 251  |#define HW_LRADC1_RESULT_EQ_EVENT1_WIDTH (1)
                             1312 ; 252  |#define HW_LRADC1_RESULT_EQ_EVENT0_WIDTH (1)
                             1313 ; 253  |#define HW_LRADC1_RESULT_GT_EVENT1_WIDTH (1)
                             1314 ; 254  |#define HW_LRADC1_RESULT_GT_EVENT0_WIDTH (1)
                             1315 ; 255  |#define HW_LRADC1_RESULT_LT_EVENT1_WIDTH (1)
                             1316 ; 256  |#define HW_LRADC1_RESULT_LT_EVENT0_WIDTH (1)
                             1317 ; 257  |#define HW_LRADC1_RESULT_RSVD0_WIDTH (2)
                             1318 ; 258  |#define HW_LRADC1_RESULT_DATA_OUT_WIDTH (9)
                             1319 ; 259  |#define HW_LRADC1_RESULT_RSVD1_WIDTH (3)
                             1320 ; 260  |#define HW_LRADC1_RESULT_IRQ_EVENT0_WIDTH (1)
                             1321 ; 261  |#define HW_LRADC1_RESULT_IRQ_EVENT1_WIDTH (1)
                             1322 ; 262  |#define HW_LRADC1_RESULT_RSVD2_WIDTH (2)
                             1323 ; 263  |
                             1324 ; 264  |#define HW_LRADC1_RESULT_EQ_EVENT1_BITPOS (0)
                             1325 ; 265  |#define HW_LRADC1_RESULT_EQ_EVENT0_BITPOS (1)
                             1326 ; 266  |#define HW_LRADC1_RESULT_GT_EVENT1_BITPOS (2)
                             1327 ; 267  |#define HW_LRADC1_RESULT_GT_EVENT0_BITPOS (3)
                             1328 ; 268  |#define HW_LRADC1_RESULT_LT_EVENT1_BITPOS (4)
                             1329 ; 269  |#define HW_LRADC1_RESULT_LT_EVENT0_BITPOS (5)
                             1330 ; 270  |#define HW_LRADC1_RESULT_RSVD0_BITPOS (6)
                             1331 ; 271  |#define HW_LRADC1_RESULT_DATA_OUT_BITPOS (8)
                             1332 ; 272  |#define HW_LRADC1_RESULT_RSVD1_BITPOS (17)
                             1333 ; 273  |#define HW_LRADC1_RESULT_IRQ_EVENT0_BITPOS (20)
                             1334 ; 274  |#define HW_LRADC1_RESULT_IRQ_EVENT1_BITPOS (21)
                             1335 ; 275  |#define HW_LRADC1_RESULT_RSVD2_BITPOS (22)
                             1336 ; 276  |
                             1337 ; 277  |#define HW_LRADC1_RESULT_EQ_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_EQ_EVENT1_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_EQ_EVENT1_BITPOS)
                             1338 ; 278  |#define HW_LRADC1_RESULT_EQ_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_EQ_EVENT0_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_EQ_EVENT0_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  25

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1339 ; 279  |#define HW_LRADC1_RESULT_GT_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_GT_EVENT1_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_GT_EVENT1_BITPOS)
                             1340 ; 280  |#define HW_LRADC1_RESULT_GT_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_GT_EVENT0_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_GT_EVENT0_BITPOS)
                             1341 ; 281  |#define HW_LRADC1_RESULT_LT_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_LT_EVENT1_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_LT_EVENT1_BITPOS)
                             1342 ; 282  |#define HW_LRADC1_RESULT_LT_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_LT_EVENT0_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_LT_EVENT0_BITPOS)
                             1343 ; 283  |#define HW_LRADC1_RESULT_RSVD0_SETMASK (((1<<HW_LRADC1_RESULT_RSVD0_WIDTH)-1)<<HW_LRADC1_R
                                  ESULT_RSVD0_BITPOS)
                             1344 ; 284  |#define HW_LRADC1_RESULT_DATA_OUT_SETMASK (((1<<HW_LRADC1_RESULT_DATA_OUT_WIDTH)-1)<<HW_LR
                                  ADC1_RESULT_DATA_OUT_BITPOS)
                             1345 ; 285  |#define HW_LRADC1_RESULT_RSVD1_SETMASK (((1<<HW_LRADC1_RESULT_RSVD1_WIDTH)-1)<<HW_LRADC1_R
                                  ESULT_RSVD1_BITPOS)
                             1346 ; 286  |#define HW_LRADC1_RESULT_IRQ_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_IRQ_EVENT0_WIDTH)-1)<<H
                                  W_LRADC1_RESULT_IRQ_EVENT0_BITPOS)
                             1347 ; 287  |#define HW_LRADC1_RESULT_IRQ_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_IRQ_EVENT1_WIDTH)-1)<<H
                                  W_LRADC1_RESULT_IRQ_EVENT1_BITPOS)
                             1348 ; 288  |#define HW_LRADC1_RESULT_RSVD2_SETMASK (((1<<HW_LRADC1_RESULT_RSVD2_WIDTH)-1)<<HW_LRADC1_R
                                  ESULT_RSVD2_BITPOS)
                             1349 ; 289  |
                             1350 ; 290  |
                             1351 ; 291  |#define HW_LRADC1_RESULT_EQ_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_EQ_EVENT1_SETMASK)
                             1352 ; 292  |#define HW_LRADC1_RESULT_EQ_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_EQ_EVENT0_SETMASK)
                             1353 ; 293  |#define HW_LRADC1_RESULT_GT_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_GT_EVENT1_SETMASK)
                             1354 ; 294  |#define HW_LRADC1_RESULT_GT_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_GT_EVENT0_SETMASK)
                             1355 ; 295  |#define HW_LRADC1_RESULT_LT_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_LT_EVENT1_SETMASK)
                             1356 ; 296  |#define HW_LRADC1_RESULT_LT_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_LT_EVENT0_SETMASK)
                             1357 ; 297  |#define HW_LRADC1_RESULT_RSVD0_CLRMASK (~(WORD)HW_LRADC1_RESULT_RSVD0_SETMASK)
                             1358 ; 298  |#define HW_LRADC1_RESULT_DATA_OUT_CLRMASK (~(WORD)HW_LRADC1_RESULT_DATA_OUT_SETMASK)
                             1359 ; 299  |#define HW_LRADC1_RESULT_RSVD1_CLRMASK (~(WORD)HW_LRADC1_RESULT_RSVD1_SETMASK)
                             1360 ; 300  |#define HW_LRADC1_RESULT_IRQ_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_IRQ_EVENT0_SETMASK)
                             1361 ; 301  |#define HW_LRADC1_RESULT_IRQ_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_IRQ_EVENT1_SETMASK)
                             1362 ; 302  |#define HW_LRADC1_RESULT_RSVD2_CLRMASK (~(WORD)HW_LRADC1_RESULT_RSVD2_SETMASK)
                             1363 ; 303  |
                             1364 ; 304  |#define HW_LRADC1_RESULT      (*(volatile lradc_result_type _X*) (HW_LRADC_BASEADDR+5))   
                                   /* LRADC1 Result Register */
                             1365 ; 305  |
                             1366 ; 306  |/////////////////////////////////////////////////////////////////////////////////
                             1367 ; 307  |//  LRADC2_CTRL Control Register (HW_LRADC2_CTRL_CTRL) Bit Definitions
                             1368 ; 308  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_WIDTH (7)
                             1369 ; 309  |#define HW_LRADC2_CTRL_CTRL_RSVD0_WIDTH (1)
                             1370 ; 310  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_WIDTH (1)
                             1371 ; 311  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_WIDTH (1)
                             1372 ; 312  |#define HW_LRADC2_CTRL_CTRL_CLEAR_WIDTH (1)
                             1373 ; 313  |#define HW_LRADC2_CTRL_CTRL_PWD_WIDTH (1)
                             1374 ; 314  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_WIDTH (2)
                             1375 ; 315  |#define HW_LRADC2_CTRL_CTRL_RSVD1_WIDTH (2)
                             1376 ; 316  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_WIDTH (2)
                             1377 ; 317  |#define HW_LRADC2_CTRL_CTRL_RSVD2_WIDTH (6)
                             1378 ; 318  |
                             1379 ; 319  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_BITPOS (0)
                             1380 ; 320  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_BITPOS (8)
                             1381 ; 321  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_BITPOS (9)
                             1382 ; 322  |#define HW_LRADC2_CTRL_CTRL_CLEAR_BITPOS (10)
                             1383 ; 323  |#define HW_LRADC2_CTRL_CTRL_PWD_BITPOS (11)
                             1384 ; 324  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_BITPOS (12)
                             1385 ; 325  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_BITPOS (16)
                             1386 ; 326  |
                             1387 ; 327  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_WI
                                  DTH)-1)<<HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_BITPOS)        
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  26

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1388 ; 328  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_WI
                                  DTH)-1)<<HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_BITPOS)        
                             1389 ; 329  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_INPUT_DIV2_WIDTH)
                                  -1)<<HW_LRADC2_CTRL_CTRL_INPUT_DIV2_BITPOS) 
                             1390 ; 330  |#define HW_LRADC2_CTRL_CTRL_CLEAR_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_CLEAR_WIDTH)-1)<<HW_LR
                                  ADC2_CTRL_CTRL_CLEAR_BITPOS) 
                             1391 ; 331  |#define HW_LRADC2_CTRL_CTRL_PWD_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_PWD_WIDTH)-1)<<HW_LRADC2
                                  _CTRL_CTRL_PWD_BITPOS) 
                             1392 ; 332  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_CLK_DIV_WIDTH)-1)<<H
                                  W_LRADC2_CTRL_CTRL_CLK_DIV_BITPOS)        
                             1393 ; 333  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_REF_VAL_WIDTH)-1)<<H
                                  W_LRADC2_CTRL_CTRL_REF_VAL_BITPOS)        
                             1394 ; 334  |
                             1395 ; 335  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_
                                  SETMASK)     
                             1396 ; 336  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_
                                  SETMASK)     
                             1397 ; 337  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_INPUT_DIV2_SETM
                                  ASK) 
                             1398 ; 338  |#define HW_LRADC2_CTRL_CTRL_CLEAR_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_CLEAR_SETMASK) 
                             1399 ; 339  |#define HW_LRADC2_CTRL_CTRL_PWD_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_PWD_SETMASK) 
                             1400 ; 340  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_CLK_DIV_SETMASK)  
                                     
                             1401 ; 341  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_REF_VAL_SETMASK)  
                                     
                             1402 ; 342  |
                             1403 ; 343  |
                             1404 ; 344  |#define HW_LRADC2_CTRL      (*(volatile lradc_ctrl_type _X*) (HW_LRADC_BASEADDR+6))    /* 
                                  LRADC2_CTRL Control Register */
                             1405 ; 345  |
                             1406 ; 346  |
                             1407 ; 347  |
                             1408 ; 348  |/////////////////////////////////////////////////////////////////////////////////
                             1409 ; 349  |//  LRADC2 Threshold Register (HW_LRADC2_THRSH) Bit Definitions
                             1410 ; 350  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_WIDTH (9)
                             1411 ; 351  |#define HW_LRADC2_THRSH_RSVD0_WIDTH (3)
                             1412 ; 352  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_WIDTH (9)
                             1413 ; 353  |#define HW_LRADC2_THRSH_RSVD1_WIDTH (3)
                             1414 ; 354  |
                             1415 ; 355  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_BITPOS (0)
                             1416 ; 356  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_BITPOS (12)
                             1417 ; 357  |
                             1418 ; 358  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_SETMASK (((1<<HW_LRADC2_THRSH_MIN_THRESHOLD_WIDTH)-1
                                  )<<HW_LRADC2_THRSH_MIN_THRESHOLD_BITPOS)        
                             1419 ; 359  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_SETMASK (((1<<HW_LRADC2_THRSH_MAX_THRESHOLD_WIDTH)-1
                                  )<<HW_LRADC2_THRSH_MAX_THRESHOLD_BITPOS)        
                             1420 ; 360  |
                             1421 ; 361  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_CLRMASK (~(WORD)HW_LRADC2_THRSH_MIN_THRESHOLD_SETMAS
                                  K)     
                             1422 ; 362  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_CLRMASK (~(WORD)HW_LRADC2_THRSH_MAX_THRESHOLD_SETMAS
                                  K)     
                             1423 ; 363  |
                             1424 ; 364  |#define HW_LRADC2_THRSH      (*(volatile lradc_thrsh_type _X*) (HW_LRADC_BASEADDR+7))    /
                                  * LRADC2 Threshold Register */
                             1425 ; 365  |
                             1426 ; 366  |
                             1427 ; 367  |
                             1428 ; 368  |/////////////////////////////////////////////////////////////////////////////////
                             1429 ; 369  |//  LRADC2 Result Register (HW_LRADC2_RESULT) Bit Definitions
                             1430 ; 370  |#define HW_LRADC2_RESULT_EQ_EVENT1_WIDTH (1)
                             1431 ; 371  |#define HW_LRADC2_RESULT_EQ_EVENT0_WIDTH (1)
                             1432 ; 372  |#define HW_LRADC2_RESULT_GT_EVENT1_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  27

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1433 ; 373  |#define HW_LRADC2_RESULT_GT_EVENT0_WIDTH (1)
                             1434 ; 374  |#define HW_LRADC2_RESULT_LT_EVENT1_WIDTH (1)
                             1435 ; 375  |#define HW_LRADC2_RESULT_LT_EVENT0_WIDTH (1)
                             1436 ; 376  |#define HW_LRADC2_RESULT_RSVD0_WIDTH (2)
                             1437 ; 377  |#define HW_LRADC2_RESULT_DATA_OUT_WIDTH (9)
                             1438 ; 378  |#define HW_LRADC2_RESULT_RSVD1_WIDTH (3)
                             1439 ; 379  |#define HW_LRADC2_RESULT_IRQ_EVENT0_WIDTH (1)
                             1440 ; 380  |#define HW_LRADC2_RESULT_IRQ_EVENT1_WIDTH (1)
                             1441 ; 381  |#define HW_LRADC2_RESULT_RSVD2_WIDTH (2)
                             1442 ; 382  |
                             1443 ; 383  |#define HW_LRADC2_RESULT_EQ_EVENT1_BITPOS (0)
                             1444 ; 384  |#define HW_LRADC2_RESULT_EQ_EVENT0_BITPOS (1)
                             1445 ; 385  |#define HW_LRADC2_RESULT_GT_EVENT1_BITPOS (2)
                             1446 ; 386  |#define HW_LRADC2_RESULT_GT_EVENT0_BITPOS (3)
                             1447 ; 387  |#define HW_LRADC2_RESULT_LT_EVENT1_BITPOS (4)
                             1448 ; 388  |#define HW_LRADC2_RESULT_LT_EVENT0_BITPOS (5)
                             1449 ; 389  |#define HW_LRADC2_RESULT_RSVD0_BITPOS (6)
                             1450 ; 390  |#define HW_LRADC2_RESULT_DATA_OUT_BITPOS (8)
                             1451 ; 391  |#define HW_LRADC2_RESULT_RSVD1_BITPOS (17)
                             1452 ; 392  |#define HW_LRADC2_RESULT_IRQ_EVENT0_BITPOS (20)
                             1453 ; 393  |#define HW_LRADC2_RESULT_IRQ_EVENT1_BITPOS (21)
                             1454 ; 394  |#define HW_LRADC2_RESULT_RSVD2_BITPOS (22)
                             1455 ; 395  |
                             1456 ; 396  |#define HW_LRADC2_RESULT_EQ_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_EQ_EVENT1_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_EQ_EVENT1_BITPOS)
                             1457 ; 397  |#define HW_LRADC2_RESULT_EQ_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_EQ_EVENT0_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_EQ_EVENT0_BITPOS)
                             1458 ; 398  |#define HW_LRADC2_RESULT_GT_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_GT_EVENT1_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_GT_EVENT1_BITPOS)
                             1459 ; 399  |#define HW_LRADC2_RESULT_GT_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_GT_EVENT0_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_GT_EVENT0_BITPOS)
                             1460 ; 400  |#define HW_LRADC2_RESULT_LT_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_LT_EVENT1_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_LT_EVENT1_BITPOS)
                             1461 ; 401  |#define HW_LRADC2_RESULT_LT_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_LT_EVENT0_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_LT_EVENT0_BITPOS)
                             1462 ; 402  |#define HW_LRADC2_RESULT_RSVD0_SETMASK (((1<<HW_LRADC2_RESULT_RSVD0_WIDTH)-1)<<HW_LRADC2_R
                                  ESULT_RSVD0_BITPOS)
                             1463 ; 403  |#define HW_LRADC2_RESULT_DATA_OUT_SETMASK (((1<<HW_LRADC2_RESULT_DATA_OUT_WIDTH)-1)<<HW_LR
                                  ADC2_RESULT_DATA_OUT_BITPOS)
                             1464 ; 404  |#define HW_LRADC2_RESULT_RSVD1_SETMASK (((1<<HW_LRADC2_RESULT_RSVD1_WIDTH)-1)<<HW_LRADC2_R
                                  ESULT_RSVD1_BITPOS)
                             1465 ; 405  |#define HW_LRADC2_RESULT_IRQ_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_IRQ_EVENT0_WIDTH)-1)<<H
                                  W_LRADC2_RESULT_IRQ_EVENT0_BITPOS)
                             1466 ; 406  |#define HW_LRADC2_RESULT_IRQ_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_IRQ_EVENT1_WIDTH)-1)<<H
                                  W_LRADC2_RESULT_IRQ_EVENT1_BITPOS)
                             1467 ; 407  |#define HW_LRADC2_RESULT_RSVD2_SETMASK (((1<<HW_LRADC2_RESULT_RSVD2_WIDTH)-1)<<HW_LRADC2_R
                                  ESULT_RSVD2_BITPOS)
                             1468 ; 408  |
                             1469 ; 409  |#define HW_LRADC2_RESULT_EQ_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_EQ_EVENT1_SETMASK)
                             1470 ; 410  |#define HW_LRADC2_RESULT_EQ_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_EQ_EVENT0_SETMASK)
                             1471 ; 411  |#define HW_LRADC2_RESULT_GT_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_GT_EVENT1_SETMASK)
                             1472 ; 412  |#define HW_LRADC2_RESULT_GT_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_GT_EVENT0_SETMASK)
                             1473 ; 413  |#define HW_LRADC2_RESULT_LT_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_LT_EVENT1_SETMASK)
                             1474 ; 414  |#define HW_LRADC2_RESULT_LT_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_LT_EVENT0_SETMASK)
                             1475 ; 415  |#define HW_LRADC2_RESULT_RSVD0_CLRMASK (~(WORD)HW_LRADC2_RESULT_RSVD0_SETMASK)
                             1476 ; 416  |#define HW_LRADC2_RESULT_DATA_OUT_CLRMASK (~(WORD)HW_LRADC2_RESULT_DATA_OUT_SETMASK)
                             1477 ; 417  |#define HW_LRADC2_RESULT_RSVD1_CLRMASK (~(WORD)HW_LRADC2_RESULT_RSVD1_SETMASK)
                             1478 ; 418  |#define HW_LRADC2_RESULT_IRQ_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_IRQ_EVENT0_SETMASK)
                             1479 ; 419  |#define HW_LRADC2_RESULT_IRQ_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_IRQ_EVENT1_SETMASK)
                             1480 ; 420  |#define HW_LRADC2_RESULT_RSVD2_CLRMASK (~(WORD)HW_LRADC2_RESULT_RSVD2_SETMASK)
                             1481 ; 421  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  28

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1482 ; 422  |#define HW_LRADC2_RESULT      (*(volatile lradc_result_type _X*) (HW_LRADC_BASEADDR+8))   
                                   /* LRADC2 Result Register */
                             1483 ; 423  |#define HW_LRADC_REF_0_SETMASK                  0x0<<HW_BATT_CTRL_REF_VAL_BITPOS
                             1484 ; 424  |#define HW_LRADC_REF_1_SETMASK                  0x1<<HW_BATT_CTRL_REF_VAL_BITPOS
                             1485 ; 425  |#define HW_LRADC_REF_2_SETMASK                  0x2<<HW_BATT_CTRL_REF_VAL_BITPOS
                             1486 ; 426  |#define HW_LRADC_REF_3_SETMASK                  0x3<<HW_BATT_CTRL_REF_VAL_BITPOS
                             1487 ; 427  |#define HW_LRADC_REF_4_SETMASK                  HW_LRADC_REF_0_SETMASK|HW_BATT_CTRL_INPUT_
                                  DIV2_SETMASK
                             1488 ; 428  |#define HW_LRADC_REF_5_SETMASK                  HW_LRADC_REF_1_SETMASK|HW_BATT_CTRL_INPUT_
                                  DIV2_SETMASK
                             1489 ; 429  |#define HW_LRADC_REF_6_SETMASK                  HW_LRADC_REF_2_SETMASK|HW_BATT_CTRL_INPUT_
                                  DIV2_SETMASK
                             1490 ; 430  |#define HW_LRADC_REF_7_SETMASK                  HW_LRADC_REF_3_SETMASK|HW_BATT_CTRL_INPUT_
                                  DIV2_SETMASK
                             1491 ; 431  |#define HW_LRADC_RES_REF_0                              80
                             1492 ; 432  |#define HW_LRADC_RES_REF_1                              77
                             1493 ; 433  |#define HW_LRADC_RES_REF_2                              100
                             1494 ; 434  |#define HW_LRADC_RES_REF_3                              129
                             1495 ; 435  |#define HW_LRADC_RES_REF_4                              160
                             1496 ; 436  |#define HW_LRADC_RES_REF_5                              154
                             1497 ; 437  |#define HW_LRADC_RES_REF_6                              200
                             1498 ; 438  |#define HW_LRADC_RES_REF_7                              258
                             1499 ; 439  |#define LRADC_HALF_POWER_SETMASK                HW_BATT_CTRL_HALF_CMP_PWR_SETMASK         
                                   
                             1500 ; 440  |// Translate the generic API enumerations into more meaningful labels for the implementati
                                  on
                             1501 ; 441  |#define REF_2700MV                      HW_LRADC_REF_0_SETMASK
                             1502 ; 442  |#define REF_2600MV              HW_LRADC_REF_1_SETMASK
                             1503 ; 443  |#define REF_2560MV              HW_LRADC_REF_2_SETMASK
                             1504 ; 444  |#define REF_VDDIO               HW_LRADC_REF_3_SETMASK
                             1505 ; 445  |#define REF_5400MV              HW_LRADC_REF_4_SETMASK
                             1506 ; 446  |#define REF_5200MV              HW_LRADC_REF_5_SETMASK
                             1507 ; 447  |#define REF_5120MV              HW_LRADC_REF_6_SETMASK
                             1508 ; 448  |#define REF_VDDIOx2             HW_LRADC_REF_7_SETMASK
                             1509 ; 449  |#define RES_REF_2700MV  HW_LRADC_RES_REF_0
                             1510 ; 450  |#define RES_REF_2600MV  HW_LRADC_RES_REF_1
                             1511 ; 451  |#define RES_REF_2560MV  HW_LRADC_RES_REF_2
                             1512 ; 452  |#define RES_REF_VDDIO   HW_LRADC_RES_REF_3
                             1513 ; 453  |#define RES_REF_5400MV  HW_LRADC_RES_REF_4
                             1514 ; 454  |#define RES_REF_5200MV  HW_LRADC_RES_REF_5
                             1515 ; 455  |#define RES_REF_5120MV  HW_LRADC_RES_REF_6
                             1516 ; 456  |#define RES_REF_VDDIOx2         HW_LRADC_RES_REF_7
                             1517 ; 457  |
                             1518 ; 458  |//Needed by button.asm
                             1519 ; 459  |#define LOW_RES_ADC_BATT_READ_MASK 0x01FF00
                             1520 ; 460  |#define LOW_RES_ADC_AUX_READ_MASK 0x01FF00
                             1521 ; 461  |#define LOW_RES_ADC_AUX2_READ_MASK 0x01FF00
                             1522 ; 462  |
                             1523 ; 463  |#define HW_LRADC_CTRL_AUXADC_SETMASK 3<<HW_BATT_CTRL_REF_VAL_BITPOS
                             1524 ; 464  |
                             1525 ; 465  |#endif
                             1526 ; 466  |
                             1527 ; 467  |
                             1528 
                             1530 
                             1531 ; 13   |
                             1532 ; 14   |// Variables
                             1533 ; 15   |extern WORD LowResAdcStatus;
                             1534 ; 16   |extern WORD LowResAdcBattResult, LowResAdcBattAvg;                                      //
                                   Results and Averages come from buttons.asm
                             1535 ; 17   |extern WORD LowResAdcAuxResult,  LowResAdcAuxAvg;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  29

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1536 ; 18   |extern WORD LowResAdcAux2Result, LowResAdcAux2Avg;                                      //
                                   Aux2 result and average valid for 3500
                             1537 ; 19   |
                             1538 ; 20   |
                             1539 ; 21   |// Types
                             1540 ; 22   |enum LowResADCChannel {BATT, AUX, AUX2};                                                  
                                    // AUX2 valid for 3500
                             1541 ; 23   |enum LowResADCHalfPwr {OFF = 0, ON = LRADC_HALF_POWER_SETMASK};
                             1542 ; 24   |enum LowResADCRef     {REF_0 = HW_LRADC_REF_0_SETMASK,
                             1543 ; 25   |                       REF_1 = HW_LRADC_REF_1_SETMASK,
                             1544 ; 26   |                                           REF_2 = HW_LRADC_REF_2_SETMASK,
                             1545 ; 27   |                                           REF_3 = HW_LRADC_REF_3_SETMASK,
                             1546 ; 28   |                                           REF_4 = HW_LRADC_REF_4_SETMASK,
                             1547 ; 29   |                                           REF_5 = HW_LRADC_REF_5_SETMASK,
                             1548 ; 30   |                                           REF_6 = HW_LRADC_REF_6_SETMASK,
                             1549 ; 31   |                                           REF_7 = HW_LRADC_REF_7_SETMASK
                             1550 ; 32   |                      };
                             1551 ; 33   |
                             1552 ; 34   |
                             1553 ; 35   |// ADC Reference resolutions in mV*10
                             1554 ; 36   |// 1 ADC count = Vref(mV)/([2^N] - 1) where N = # bits in result, and Vref based on select
                                  ed LRADC reference.
                             1555 ; 37   |#define RES_REF_0      HW_LRADC_RES_REF_0
                             1556 ; 38   |#define RES_REF_1      HW_LRADC_RES_REF_1
                             1557 ; 39   |#define RES_REF_2      HW_LRADC_RES_REF_2
                             1558 ; 40   |#define RES_REF_3      HW_LRADC_RES_REF_3
                             1559 ; 41   |#define RES_REF_4      HW_LRADC_RES_REF_4
                             1560 ; 42   |#define RES_REF_5      HW_LRADC_RES_REF_5
                             1561 ; 43   |#define RES_REF_6      HW_LRADC_RES_REF_6
                             1562 ; 44   |#define RES_REF_7      HW_LRADC_RES_REF_7
                             1563 ; 45   |
                             1564 ; 46   |
                             1565 ; 47   |// These bits are used against LowResAdcStatus, to signal which channels to read in button
                                  s routine
                             1566 ; 48   |#define LOW_RES_ADC_BATT_EN_MASK    1 
                             1567 ; 49   |#define LOW_RES_ADC_AUX_EN_MASK         2 
                             1568 ; 50   |#define LOW_RES_ADC_AUX2_EN_MASK        4
                             1569 ; 51   |
                             1570 ; 52   |/////////////////////////////////////////////////////////////////////////////////////////
                             1571 ; 53   |//
                             1572 ; 54   |//>  Name:          SysLowResolutionAdcReadBin
                             1573 ; 55   |//
                             1574 ; 56   |//   Type:          Function 
                             1575 ; 57   |//
                             1576 ; 58   |//   Description:   Returns the instantaneous Result of the Low Resolution ADC Channel spe
                                  cified
                             1577 ; 59   |//
                             1578 ; 60   |//   Inputs:        Constant specifying the Low Resolution ADC Channel
                             1579 ; 61   |//                  BATT for Battery channel
                             1580 ; 62   |//                  AUX for Auxiliary channel 1
                             1581 ; 63   |//                  AUX2 for Auxiliary channel 2
                             1582 ; 64   |//
                             1583 ; 65   |//   Outputs:       Average in binary format (0->127 for 3410, 0->255 for 3500)
                             1584 ; 66   |//
                             1585 ; 67   |//   Notes:         none
                             1586 ; 68   |//<
                             1587 ; 69   |//////////////////////////////////////////////////////////////////////////////////////////
                                  
                             1588 ; 70   |#ifdef DEVICE_3500
                             1589 ; 71   |#define SysLowResolutionAdcReadBin(n)    (n==BATT ? HW_BATT_RESULT.B.DATA_OUT : (n == AUX 
                                  ? HW_LRADC1_RESULT.B.DATA_OUT: HW_LRADC2_RESULT.B.DATA_OUT))
                             1590 ; 72   |#else
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  30

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1591 ; 73   |//3410 does not support AUX2
                             1592 ; 74   |#define SysLowResolutionAdcReadBin(n)    (n==BATT ? HW_LRADC_RES.B.BATLRR : (n == AUX ? HW
                                  _LRADC_RES.B.AUXLRR: 0))
                             1593 ; 75   |#endif
                             1594 ; 76   |
                             1595 ; 77   |/////////////////////////////////////////////////////////////////////////////////////////
                             1596 ; 78   |//
                             1597 ; 79   |//>  Name:          SysLowResolutionAdcReadAvg
                             1598 ; 80   |//
                             1599 ; 81   |//   Type:          Function 
                             1600 ; 82   |//
                             1601 ; 83   |//   Description:   Reads the Averaged Result of the Low Resolution ADC Channel specified
                             1602 ; 84   |//
                             1603 ; 85   |//   Inputs:        Constant specifying the Low Resolution ADC Channel
                             1604 ; 86   |//                  BATT for Battery channel
                             1605 ; 87   |//                  AUX for Auxiliary channel 1
                             1606 ; 88   |//                  AUX2 for Auxiliary channel 2
                             1607 ; 89   |//
                             1608 ; 90   |//   Outputs:       Average in binary format (0->127 for 3410, 0->255 for 3500)
                             1609 ; 91   |//
                             1610 ; 92   |//   Notes:         The average is done using 256 samples
                             1611 ; 93   |//<
                             1612 ; 94   |//////////////////////////////////////////////////////////////////////////////////////////
                                  
                             1613 ; 95   |#define SysLowResolutionAdcReadAvg(n)    (n==BATT ? LowResAdcBattAvg : (n == AUX ? LowResA
                                  dcAuxAvg : LowResAdcAux2Avg))
                             1614 ; 96   |
                             1615 ; 97   |// Functions  
                             1616 ; 98   |void _reentrant SysLowResolutionADCInit(enum LowResADCChannel Adc, enum LowResADCHalfPwr P
                                  ower, enum LowResADCRef Ref);
                             1617 ; 99   |INT SysLowResolutionAdcReadVolt(BYTE bAdcChannel,BOOL bAverage);
                             1618 ; 100  |
                             1619 ; 101  |// Equates
                             1620 ; 102  |#define AVERAGE_RESULT  TRUE
                             1621 ; 103  |#define INSTANT_RESULT  FALSE
                             1622 ; 104  |
                             1623 ; 105  |#endif // _LOWRESOLUTIONADC_H
                             1624 
                             1626 
                             1627 ; 10   |
                             1628 ; 11   |#ifndef BATT_OFFSET
                             1629 ; 12   |#define BATT_OFFSET 0x56
                             1630 ; 13   |#endif
                             1631 ; 14   |
                             1632 ; 15   |extern WORD wAdcBattResolution;
                             1633 ; 16   |extern WORD wAdcAuxResolution;
                             1634 ; 17   |extern WORD wAdcAux2Resolution;
                             1635 ; 18   |
                             1636 ; 19   |#pragma optimize 1
                             1638 ; 20   |/////////////////////////////////////////////////////////////////////////////////////////
                             1639 ; 21   |//
                             1640 ; 22   |//>  Name:          SysLowResolutionADCInit
                             1641 ; 23   |//
                             1642 ; 24   |//   Type:          Function 
                             1643 ; 25   |//
                             1644 ; 26   |//   Description:   Initializes specified low resolution ADC
                             1645 ; 27   |//
                             1646 ; 28   |//   Inputs:        ADC Channel, the 2 channels supported are BATT and AUX
                             1647 ; 29   |//                  Half Power mode, 2 values supported are OFF and ON
                             1648 ; 30   |//                  ADC Channel Reference (see LowResADCRef enum for the list
                             1649 ; 31   |//                    of supported values
                             1650 ; 32   |//
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  31

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1651 ; 33   |//   Outputs:       none
                             1652 ; 34   |//
                             1653 ; 35   |//   Notes:         Half Power Mode, reduces the ADC power consumption at the expense 
                             1654 ; 36   |//                  of precision. In this mode the LSBit is insignificant.
                             1655 ; 37   |//<
                             1656 ; 38   |//////////////////////////////////////////////////////////////////////////////////////////
                                  
                             1657 ; 39   |#ifdef FUNCLET
                             1658 ; 40   |void _reentrant SysLowResolutionADCInitFunclet(enum LowResADCChannel Adc, enum LowResADCHa
                                  lfPwr Power, enum LowResADCRef Ref)
                             1659 ; 41   |#else
                             1660 ; 42   |void _reentrant SysLowResolutionADCInit(enum LowResADCChannel Adc, enum LowResADCHalfPwr P
                                  ower, enum LowResADCRef Ref)
                             1661 ; 43   |#endif
                             1662 ; 44   |{
                             1663 
P:0000                       1664         org     p,".ptextlowresolutionadcinit":
                             1719 FSysLowResolutionADCInit:
                             1732 
                             1733 ; 45   |    WORD    wRegister = 0, wResolution, wOffset;
                             1734 ; 46   |    
                             1735 ; 47   |    wRegister = wRegister + Power + Ref;          // This is the new control value 
                             1736 
                             1741 
                             1742 ; 48   |
                             1743 ; 49   |    // Determine ADC resolution 
                             1744 ; 50   |    switch(Ref)
                             1745 
P:0000 260148         2    2 1738         add     x0,b	                #<1,y0
P:0001 21A749         2    4 1747         tfr     x0,b	                b1,y1
P:0002 26025D         2    6 1750         cmp     y0,b    #<2,y0
P:0003 0AF0AA rrrrrr  6   12 1751         jeq     L50
P:0005 26035D         2   14 1752         cmp     y0,b    #<3,y0
P:0006 0AF0AA rrrrrr  6   20 1753         jeq     L51
P:0008 46F45D 000200  3   23 1754         cmp     y0,b    #512,y0
P:000A 0AF0AA rrrrrr  6   29 1755         jeq     L52
P:000C 46F45D 010200  3   32 1756         cmp     y0,b    #66048,y0
P:000E 0AF0AA rrrrrr  6   38 1757         jeq     L53
P:0010 46F45D 020200  3   41 1758         cmp     y0,b    #131584,y0
P:0012 0AF0AA rrrrrr  6   47 1759         jeq     L54
P:0014 46F45D 030200  3   50 1760         cmp     y0,b    #197120,y0
P:0016 0AF0AA rrrrrr  6   56 1761         jeq     L58
P:0018 20005D         2   58 1762         cmp     y0,b
P:0019 0AF0AA rrrrrr  6   64 1763         jeq     L59
P:001B 20000B         2   66 1764         tst     b
P:001C 0AF0A2 rrrrrr  6   72 1765         jne     L60
                             1766 
                             1767 ; 51   |        {
                             1768 ; 52   |            case REF_2700MV:
                             1769 ; 53   |                wResolution = RES_REF_2700MV;
                             1770 
                             1774 
                             1775 ; 54   |                wOffset = BATT_OFFSET;
                             1776 
P:001E 46F400 000050  3   75 1772         move    #>80,y0
P:0020 0AF080 rrrrrr  6   81 1778         jmp     L57
                             1779 
                             1780 ; 55   |                break;
                             1781 ; 56   |            case REF_2600MV:
                             1782 ; 57   |                wResolution = RES_REF_2600MV;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  32

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1783 
                             1785 L50:
                             1786 
                             1787 ; 58   |                wOffset = BATT_OFFSET;
                             1788 
P:0022 46F400 00004D  3   84 1785         move    #>77,y0
P:0024 0AF080 rrrrrr  6   90 1790         jmp     L57
                             1791 
                             1792 ; 59   |                break;
                             1793 ; 60   |            case REF_2560MV:
                             1794 ; 61   |                wResolution = RES_REF_2560MV;
                             1795 
                             1797 L51:
                             1798 
                             1799 ; 62   |                wOffset = 0;
                             1800 
P:0026 46F400 000064  3   93 1797         move    #>100,y0
P:0028 0AF080 rrrrrr  6   99 1802         jmp     L64
                             1803 
                             1804 ; 63   |                break;
                             1805 ; 64   |            case REF_VDDIO:
                             1806 ; 65   |                wResolution = RES_REF_VDDIO;
                             1807 
                             1809 L52:
                             1810 
                             1811 ; 66   |                wOffset = 0;
                             1812 
P:002A 46F400 000081  3  102 1809         move    #>$81,y0
P:002C 0AF080 rrrrrr  6  108 1814         jmp     L64
                             1815 
                             1816 ; 67   |                break;
                             1817 ; 68   |            case REF_5400MV:
                             1818 ; 69   |                wResolution = RES_REF_5400MV;
                             1819 
                             1821 L53:
                             1822 
                             1823 ; 70   |                wOffset = BATT_OFFSET;
                             1824 
P:002E 46F400 0000A0  3  111 1821         move    #>160,y0
P:0030 0AF080 rrrrrr  6  117 1826         jmp     L57
                             1827 
                             1828 ; 71   |                break;
                             1829 ; 72   |            case REF_5200MV:
                             1830 ; 73   |                wResolution = RES_REF_5200MV;
                             1831 
                             1833 L54:
                             1834 
                             1835 ; 74   |                wOffset = BATT_OFFSET;
                             1836 
P:0032 46F400 00009A  3  120 1833         move    #>154,y0
                             1838 L57:
                             1841 
                             1842 ; 75   |                break;
                             1843 
P:0034 57F400 000056  3  123 1838         move    #>86,b
P:0036 0AF080 rrrrrr  6  129 1845         jmp     L65
                             1846 
                             1847 ; 76   |            case REF_5120MV:
                             1848 ; 77   |                wResolution = RES_REF_5120MV;
                             1849 
                             1851 L58:
                             1852 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  33

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1853 ; 78   |                wOffset = 0;
                             1854 
P:0038 46F400 0000C8  3  132 1851         move    #>200,y0
P:003A 0AF080 rrrrrr  6  138 1856         jmp     L64
                             1857 
                             1858 ; 79   |                break;
                             1859 ; 80   |            case REF_VDDIOx2:
                             1860 ; 81   |                wResolution = RES_REF_VDDIOx2;
                             1861 
                             1863 L59:
                             1864 
                             1865 ; 82   |                wOffset = 0;
                             1866 
P:003C 46F400 000102  3  141 1863         move    #258,y0
P:003E 0AF080 rrrrrr  6  147 1868         jmp     L64
                             1869 
                             1870 ; 83   |                break;
                             1871 ; 84   |                
                             1872 ; 85   |            default:
                             1873 ; 86   |                wResolution = 0;
                             1874 
                             1876 L60:
                             1877 
                             1878 ; 87   |                wOffset = 0;
                             1879 
P:0040 260000         2  149 1876         move    #0,y0
                             1881 L64:
                             1882 
                             1883 ; 88   |                break;                
                             1884 ; 89   |        }
                             1885 ; 90   |        
                             1886 ; 91   |    // Initialize ADC parameters
                             1887 ; 92   |    switch(Adc)
                             1888 
P:0041 2F0000         2  151 1881         move    #0,b
P:0042 44F400 000001  3  154 1890 L65:    move    #>1,x0
P:0044 44F445 000002  3  157 1891         cmp     x0,a    #>2,x0
P:0046 0AF0AA rrrrrr  6  163 1892         jeq     L66
P:0048 200045         2  165 1893         cmp     x0,a
P:0049 0AF0AA rrrrrr  6  171 1894         jeq     L67
P:004B 200003         2  173 1895         tst     a
P:004C 0AF0AA rrrrrr  6  179 1896         jeq     L68
P:004E 00000C         4  183 1897         rts
                             1898 
                             1899 ; 93   |    {
                             1900 ; 94   |        case BATT:
                             1901 ; 95   |            wAdcBattResolution = wResolution;                               // Resolution
                             1902 ; 96   |            LowResAdcStatus = LowResAdcStatus | LOW_RES_ADC_BATT_EN_MASK;   // Enable for 
                                  button ISR
                             1903 ; 97   |            HW_BATT_CTRL.I = HW_BATT_CTRL.I & 0xF0307F;
                             1904 ; 98   |            HW_BATT_CTRL.I = HW_BATT_CTRL.I | wRegister;                    // Setup contr
                                  ol register
                             1905 ; 99   |            HW_BATT_CTRL.B.INPUT_OFFSET = wOffset;
                             1906 ; 100  |            break;
                             1907 ; 101  |
                             1908 ; 102  |        case AUX:
                             1909 ; 103  |            wAdcAuxResolution = wResolution;                                // Resolution
                             1910 
                             1912 L66:
                             1913 
                             1914 ; 104  |            LowResAdcStatus = LowResAdcStatus | LOW_RES_ADC_AUX_EN_MASK;    // Enable for 
                                  button ISR
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  34

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1915 
                             1918 
                             1919 ; 105  |            HW_LRADC1_CTRL.I = HW_LRADC1_CTRL.I & 0xF0307F;
                             1920 
                             1928 
                             1929 ; 106  |            HW_LRADC1_CTRL.I = HW_LRADC1_CTRL.I | wRegister;                // Setup contr
                                  ol register
                             1930 
                             1935 
                             1936 ; 107  |            HW_LRADC1_CTRL.B.INPUT_OFFSET = wOffset;
                             1937 
                             1947 
                             1948 ; 108  |            break;
                             1949 
P:004F 4E7000 rrrrrr  3  186 1912         move    y0,y:FwAdcAuxResolution
P:0051 56F000 00FA23  3  189 1922         move    x:$FA23,a
P:0053 0A7061 rrrrrr  6  195 1917         bset    #1,y:FLowResAdcStatus
P:0055 46F400 F0307F  3  198 1924         move    #15741055,y0
P:0057 44F456 FFFF80  3  201 1925         and     y0,a	                #$FFFF80,x0
P:0059 547000 00FA23  3  204 1927         move    a1,x:$FA23
P:005B 54F000 00FA23  3  207 1932         move    x:$FA23,a1
P:005D 200072         2  209 1933         or      y1,a
P:005E 547000 00FA23  3  212 1934         move    a1,x:$FA23
P:0060 56F000 00FA23  3  215 1939         move    x:$FA23,a
P:0062 44F446 00007F  3  218 1941         and     x0,a	                #>$7F,x0
P:0064 20004E         2  220 1943         and     x0,b
P:0065 21A400         2  222 1944         move    b1,x0
P:0066 200042         2  224 1945         or      x0,a
P:0067 547000 00FA23  3  227 1946         move    a1,x:$FA23
P:0069 00000C         4  231 1951         rts
                             1952 
                             1953 ; 109  |
                             1954 ; 110  |        case AUX2:
                             1955 ; 111  |            wAdcAux2Resolution = wResolution;                               // Resolution
                             1956 
                             1958 L67:
                             1962 
                             1963 ; 112  |            LowResAdcStatus = LowResAdcStatus | LOW_RES_ADC_AUX2_EN_MASK;   // Enable for 
                                  button ISR
                             1964 
                             1967 
                             1968 ; 113  |            HW_LRADC2_CTRL.I = HW_LRADC2_CTRL.I & 0xF0307F;
                             1969 
                             1976 
                             1977 ; 114  |            HW_LRADC2_CTRL.I = HW_LRADC2_CTRL.I | wRegister;                // Setup contr
                                  ol register
                             1978 
                             1983 
                             1984 ; 115  |            HW_LRADC2_CTRL.B.INPUT_OFFSET = wOffset;
                             1985 
                             1995 
                             1996 ; 116  |            break;
                             1997 
P:006A 4E7000 rrrrrr  3  234 1961         move    y0,y:FwAdcAux2Resolution
P:006C 56F000 00FA26  3  237 1971         move    x:$FA26,a
P:006E 0A7062 rrrrrr  6  243 1966         bset    #2,y:FLowResAdcStatus
P:0070 46F400 F0307F  3  246 1972         move    #15741055,y0
P:0072 44F456 FFFF80  3  249 1973         and     y0,a	                #$FFFF80,x0
P:0074 547000 00FA26  3  252 1975         move    a1,x:$FA26
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  35

M:ADDR CODE           CYCLES LINE SOURCELINE
P:0076 54F000 00FA26  3  255 1980         move    x:$FA26,a1
P:0078 200072         2  257 1981         or      y1,a
P:0079 547000 00FA26  3  260 1982         move    a1,x:$FA26
P:007B 56F000 00FA26  3  263 1987         move    x:$FA26,a
P:007D 44F446 00007F  3  266 1989         and     x0,a	                #>$7F,x0
P:007F 20004E         2  268 1991         and     x0,b
P:0080 21A400         2  270 1992         move    b1,x0
P:0081 200042         2  272 1993         or      x0,a
P:0082 547000 00FA26  3  275 1994         move    a1,x:$FA26
P:0084 00000C         4  279 1999         rts
                             2001 L68:
                             2025 
                             2026 ; 117  |               
                             2027 ; 118  |        default:
                             2028 ; 119  |            break;
                             2029 ; 120  |    }                                
                             2030 ; 121  |
                             2031 ; 122  |}
                             2032 
P:0085 4E7000 rrrrrr  3  282 2003         move    y0,y:FwAdcBattResolution
P:0087 56F000 00FA20  3  285 2007         move    x:$FA20,a
P:0089 0A7060 rrrrrr  6  291 2005         bset    #0,y:FLowResAdcStatus
P:008B 46F400 F0307F  3  294 2008         move    #15741055,y0
P:008D 44F456 FFFF80  3  297 2009         and     y0,a	                #$FFFF80,x0
P:008F 547000 00FA20  3  300 2011         move    a1,x:$FA20
P:0091 54F000 00FA20  3  303 2013         move    x:$FA20,a1
P:0093 200072         2  305 2014         or      y1,a
P:0094 547000 00FA20  3  308 2015         move    a1,x:$FA20
P:0096 56F000 00FA20  3  311 2017         move    x:$FA20,a
P:0098 44F446 00007F  3  314 2019         and     x0,a	                #>$7F,x0
P:009A 20004E         2  316 2021         and     x0,b
P:009B 21A400         2  318 2022         move    b1,x0
P:009C 200042         2  320 2023         or      x0,a
P:009D 547000 00FA20  3  323 2024         move    a1,x:$FA20
P:009F 00000C         4  327 2034         rts
                             2037 
                             2038 ; 123  |
                             2039 ; 124  |#ifdef FUNCLET
                             2040 ; 125  |#pragma asm
                             2041 ; 126  |  extern    SysCallFunclet
                             2042 ; 127  |
                             2043 ; 128  |  global FSysLowResolutionADCInit
                             2044 ; 129  |  org p,".ptextlowresolutionadcinitprologue":
                             2045 ; 130  |FSysLowResolutionADCInit
                             2046 ; 131  |  nolist
                             2047 ; 132  |  include "sysmacro.asm"
                             2048 ; 133  |  include "resource.inc"
                             2049 ; 134  |  list
                             2050 ; 135  |  CallFunclet RSRC_FUNCLET_LOWRESOLUTIONADCINIT
                             2051 ; 136  |#pragma endasm
                             2052 ; 137  |#endif
                             2053 
                             2059 
                             2060         extern  y:FLowResAdcStatus, y:FwAdcAux2Resolution
                             2061         extern  y:FwAdcAuxResolution, y:FwAdcBattResolution
                             2062 
                             2063         global  FSysLowResolutionADCInit
                             2064 
                             2065         local   L50, L51, L52, L53, L54, L57, L58, L59, L60, L64, L65, L66
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  36

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2066         local   L67, L68
                             2067 
