// Seed: 1471694748
module module_0 (
    input  tri1  id_0
    , id_5,
    input  tri   id_1,
    input  tri0  id_2,
    output uwire id_3
);
  reg id_6, id_7 = id_7, id_8, id_9, id_10;
  assign id_10 = 1;
  always begin : LABEL_0
    id_9 <= id_8 && 1'b0;
  end
  tri0 id_11 = id_2, id_12;
endmodule
module module_1 (
    input  tri  id_0,
    inout  wand id_1,
    input  wand id_2,
    input  tri0 id_3,
    output wire id_4
);
  wor id_6 = id_2;
  integer id_7;
  wor id_8 = 1;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_6,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
