#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x56436c6df4a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x56436c7ca2f0 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
v0x56436c7ea1b0_0 .net "bflag", 0 0, v0x56436c7e8fb0_0;  1 drivers
v0x56436c7ea270_0 .var "funct", 5 0;
v0x56436c7ea330_0 .net "hi", 31 0, v0x56436c7e9150_0;  1 drivers
v0x56436c7ea3d0_0 .var "imm", 15 0;
v0x56436c7ea490_0 .var "imm_instr", 31 0;
v0x56436c7ea570_0 .var "instword", 31 0;
v0x56436c7ea630_0 .net "lo", 31 0, v0x56436c7e9310_0;  1 drivers
v0x56436c7ea700_0 .var "opA", 31 0;
v0x56436c7ea7a0_0 .var "opB", 31 0;
v0x56436c7ea860_0 .var "opcode", 5 0;
v0x56436c7ea940_0 .net "result", 31 0, v0x56436c7e9850_0;  1 drivers
v0x56436c7eaa30_0 .var "rs", 4 0;
v0x56436c7eaaf0_0 .var "rt", 4 0;
v0x56436c7eabd0_0 .var "word", 31 6;
S_0x56436c7b7ad0 .scope module, "dut" "alu" 3 70, 4 1 0, S_0x56436c7ca2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x56436c7c6940_0 .net *"_ivl_10", 15 0, L_0x56436c7fac60;  1 drivers
L_0x7fa5b47f9018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56436c7cb070_0 .net/2u *"_ivl_14", 15 0, L_0x7fa5b47f9018;  1 drivers
v0x56436c7d0330_0 .net *"_ivl_17", 15 0, L_0x56436c80af10;  1 drivers
v0x56436c7d0660_0 .net *"_ivl_5", 0 0, L_0x56436c7fa870;  1 drivers
v0x56436c7d1770_0 .net *"_ivl_6", 15 0, L_0x56436c7fa9a0;  1 drivers
v0x56436c7d3630_0 .net *"_ivl_9", 15 0, L_0x56436c7fabc0;  1 drivers
v0x56436c7e8ed0_0 .net "addr_rt", 4 0, L_0x56436c80b240;  1 drivers
v0x56436c7e8fb0_0 .var "b_flag", 0 0;
v0x56436c7e9070_0 .net "funct", 5 0, L_0x56436c7fa7d0;  1 drivers
v0x56436c7e9150_0 .var "hi", 31 0;
v0x56436c7e9230_0 .net "instructionword", 31 0, v0x56436c7ea570_0;  1 drivers
v0x56436c7e9310_0 .var "lo", 31 0;
v0x56436c7e93f0_0 .var "memaddroffset", 31 0;
v0x56436c7e94d0_0 .var "multresult", 63 0;
v0x56436c7e95b0_0 .net "op1", 31 0, v0x56436c7ea700_0;  1 drivers
v0x56436c7e9690_0 .net "op2", 31 0, v0x56436c7ea7a0_0;  1 drivers
v0x56436c7e9770_0 .net "opcode", 5 0, L_0x56436c7fa6e0;  1 drivers
v0x56436c7e9850_0 .var "result", 31 0;
v0x56436c7e9930_0 .net "shamt", 4 0, L_0x56436c80b140;  1 drivers
v0x56436c7e9a10_0 .net/s "sign_op1", 31 0, v0x56436c7ea700_0;  alias, 1 drivers
v0x56436c7e9ad0_0 .net/s "sign_op2", 31 0, v0x56436c7ea7a0_0;  alias, 1 drivers
v0x56436c7e9b70_0 .net "simmediatedata", 31 0, L_0x56436c7fad70;  1 drivers
v0x56436c7e9c30_0 .net "simmediatedatas", 31 0, L_0x56436c7fad70;  alias, 1 drivers
v0x56436c7e9cf0_0 .net "uimmediatedata", 31 0, L_0x56436c80b000;  1 drivers
v0x56436c7e9db0_0 .net "unsign_op1", 31 0, v0x56436c7ea700_0;  alias, 1 drivers
v0x56436c7e9e70_0 .net "unsign_op2", 31 0, v0x56436c7ea7a0_0;  alias, 1 drivers
v0x56436c7e9f80_0 .var "unsigned_result", 31 0;
E_0x56436c72adf0/0 .event anyedge, v0x56436c7e9770_0, v0x56436c7e9070_0, v0x56436c7e9690_0, v0x56436c7e9930_0;
E_0x56436c72adf0/1 .event anyedge, v0x56436c7e95b0_0, v0x56436c7e94d0_0, v0x56436c7e8ed0_0, v0x56436c7e9b70_0;
E_0x56436c72adf0/2 .event anyedge, v0x56436c7e9cf0_0, v0x56436c7e9f80_0;
E_0x56436c72adf0 .event/or E_0x56436c72adf0/0, E_0x56436c72adf0/1, E_0x56436c72adf0/2;
L_0x56436c7fa6e0 .part v0x56436c7ea570_0, 26, 6;
L_0x56436c7fa7d0 .part v0x56436c7ea570_0, 0, 6;
L_0x56436c7fa870 .part v0x56436c7ea570_0, 15, 1;
LS_0x56436c7fa9a0_0_0 .concat [ 1 1 1 1], L_0x56436c7fa870, L_0x56436c7fa870, L_0x56436c7fa870, L_0x56436c7fa870;
LS_0x56436c7fa9a0_0_4 .concat [ 1 1 1 1], L_0x56436c7fa870, L_0x56436c7fa870, L_0x56436c7fa870, L_0x56436c7fa870;
LS_0x56436c7fa9a0_0_8 .concat [ 1 1 1 1], L_0x56436c7fa870, L_0x56436c7fa870, L_0x56436c7fa870, L_0x56436c7fa870;
LS_0x56436c7fa9a0_0_12 .concat [ 1 1 1 1], L_0x56436c7fa870, L_0x56436c7fa870, L_0x56436c7fa870, L_0x56436c7fa870;
L_0x56436c7fa9a0 .concat [ 4 4 4 4], LS_0x56436c7fa9a0_0_0, LS_0x56436c7fa9a0_0_4, LS_0x56436c7fa9a0_0_8, LS_0x56436c7fa9a0_0_12;
L_0x56436c7fabc0 .part v0x56436c7ea570_0, 0, 16;
L_0x56436c7fac60 .concat [ 16 0 0 0], L_0x56436c7fabc0;
L_0x56436c7fad70 .concat [ 16 16 0 0], L_0x56436c7fac60, L_0x56436c7fa9a0;
L_0x56436c80af10 .part v0x56436c7ea570_0, 0, 16;
L_0x56436c80b000 .concat [ 16 16 0 0], L_0x56436c80af10, L_0x7fa5b47f9018;
L_0x56436c80b140 .part v0x56436c7ea570_0, 6, 5;
L_0x56436c80b240 .part v0x56436c7ea570_0, 16, 5;
S_0x56436c7a4980 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7fa5b4842708 .functor BUFZ 1, C4<z>; HiZ drive
v0x56436c7eacb0_0 .net "clk", 0 0, o0x7fa5b4842708;  0 drivers
o0x7fa5b4842738 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56436c7ead90_0 .net "data_address", 31 0, o0x7fa5b4842738;  0 drivers
o0x7fa5b4842768 .functor BUFZ 1, C4<z>; HiZ drive
v0x56436c7eae70_0 .net "data_read", 0 0, o0x7fa5b4842768;  0 drivers
v0x56436c7eaf40_0 .var "data_readdata", 31 0;
o0x7fa5b48427c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x56436c7eb020_0 .net "data_write", 0 0, o0x7fa5b48427c8;  0 drivers
o0x7fa5b48427f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56436c7eb0e0_0 .net "data_writedata", 31 0, o0x7fa5b48427f8;  0 drivers
S_0x56436c7b72d0 .scope module, "instruction_ram" "instruction_ram" 6 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7fa5b4842948 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56436c7eb280_0 .net "instr_address", 31 0, o0x7fa5b4842948;  0 drivers
v0x56436c7eb380_0 .var "instr_readdata", 31 0;
S_0x56436c7b76a0 .scope module, "sltui_tb" "sltui_tb" 7 1;
 .timescale 0 0;
v0x56436c7f9d00_0 .net "active", 0 0, L_0x56436c814e00;  1 drivers
v0x56436c7f9dc0_0 .var "clk", 0 0;
v0x56436c7f9e60_0 .var "clk_enable", 0 0;
v0x56436c7f9f50_0 .net "data_address", 31 0, L_0x56436c8129d0;  1 drivers
v0x56436c7f9ff0_0 .net "data_read", 0 0, L_0x56436c810550;  1 drivers
v0x56436c7fa0e0_0 .var "data_readdata", 31 0;
v0x56436c7fa1b0_0 .net "data_write", 0 0, L_0x56436c810370;  1 drivers
v0x56436c7fa280_0 .net "data_writedata", 31 0, L_0x56436c8126c0;  1 drivers
v0x56436c7fa350_0 .net "instr_address", 31 0, L_0x56436c813d30;  1 drivers
v0x56436c7fa4b0_0 .var "instr_readdata", 31 0;
v0x56436c7fa550_0 .net "register_v0", 31 0, L_0x56436c812650;  1 drivers
v0x56436c7fa640_0 .var "reset", 0 0;
S_0x56436c7c9f20 .scope begin, "$unm_blk_3" "$unm_blk_3" 7 36, 7 36 0, S_0x56436c7b76a0;
 .timescale 0 0;
v0x56436c7eb550_0 .var "ex_imm", 31 0;
v0x56436c7eb650_0 .var "expected", 31 0;
v0x56436c7eb730_0 .var "i", 4 0;
v0x56436c7eb7f0_0 .var "imm", 15 0;
v0x56436c7eb8d0_0 .var "imm_instr", 31 0;
v0x56436c7eba00_0 .var "opcode", 5 0;
v0x56436c7ebae0_0 .var "rs", 4 0;
v0x56436c7ebbc0_0 .var "rt", 4 0;
v0x56436c7ebca0_0 .var "test", 31 0;
v0x56436c7ebe10_0 .var "test_imm", 15 0;
E_0x56436c728100 .event posedge, v0x56436c7ee0c0_0;
S_0x56436c7ebef0 .scope module, "dut" "mips_cpu_harvard" 7 136, 8 1 0, S_0x56436c7b76a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x56436c7c6820 .functor OR 1, L_0x56436c80ba00, L_0x56436c80bd40, C4<0>, C4<0>;
L_0x56436c78a770 .functor BUFZ 1, L_0x56436c80b550, C4<0>, C4<0>, C4<0>;
L_0x56436c7d0540 .functor BUFZ 1, L_0x56436c80b6f0, C4<0>, C4<0>, C4<0>;
L_0x56436c7d15d0 .functor BUFZ 1, L_0x56436c80b6f0, C4<0>, C4<0>, C4<0>;
L_0x56436c80c1f0 .functor AND 1, L_0x56436c80b550, L_0x56436c80c600, C4<1>, C4<1>;
L_0x56436c7d3510 .functor OR 1, L_0x56436c80c1f0, L_0x56436c80c080, C4<0>, C4<0>;
L_0x56436c75feb0 .functor OR 1, L_0x56436c7d3510, L_0x56436c80c410, C4<0>, C4<0>;
L_0x56436c80c8a0 .functor OR 1, L_0x56436c75feb0, L_0x56436c80df00, C4<0>, C4<0>;
L_0x56436c80c9b0 .functor OR 1, L_0x56436c80c8a0, L_0x56436c80d770, C4<0>, C4<0>;
L_0x56436c80ca70 .functor BUFZ 1, L_0x56436c80b830, C4<0>, C4<0>, C4<0>;
L_0x56436c80d660 .functor AND 1, L_0x56436c80cfc0, L_0x56436c80d430, C4<1>, C4<1>;
L_0x56436c80d770 .functor OR 1, L_0x56436c80ccc0, L_0x56436c80d660, C4<0>, C4<0>;
L_0x56436c80df00 .functor AND 1, L_0x56436c80da30, L_0x56436c80dce0, C4<1>, C4<1>;
L_0x56436c80e6b0 .functor OR 1, L_0x56436c80e150, L_0x56436c80e470, C4<0>, C4<0>;
L_0x56436c80d8d0 .functor OR 1, L_0x56436c80ec20, L_0x56436c80ef20, C4<0>, C4<0>;
L_0x56436c80ee00 .functor AND 1, L_0x56436c80e930, L_0x56436c80d8d0, C4<1>, C4<1>;
L_0x56436c80f720 .functor OR 1, L_0x56436c80f3b0, L_0x56436c80f630, C4<0>, C4<0>;
L_0x56436c80fa20 .functor OR 1, L_0x56436c80f720, L_0x56436c80f830, C4<0>, C4<0>;
L_0x56436c80fbd0 .functor AND 1, L_0x56436c80b550, L_0x56436c80fa20, C4<1>, C4<1>;
L_0x56436c80fd80 .functor AND 1, L_0x56436c80b550, L_0x56436c80fc90, C4<1>, C4<1>;
L_0x56436c8102b0 .functor AND 1, L_0x56436c80b550, L_0x56436c80fb30, C4<1>, C4<1>;
L_0x56436c810550 .functor BUFZ 1, L_0x56436c7d0540, C4<0>, C4<0>, C4<0>;
L_0x56436c8111e0 .functor AND 1, L_0x56436c814e00, L_0x56436c80c9b0, C4<1>, C4<1>;
L_0x56436c8112f0 .functor OR 1, L_0x56436c80d770, L_0x56436c80df00, C4<0>, C4<0>;
L_0x56436c8126c0 .functor BUFZ 32, L_0x56436c812540, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56436c812780 .functor BUFZ 32, L_0x56436c8114d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56436c8128d0 .functor BUFZ 32, L_0x56436c812540, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56436c8129d0 .functor BUFZ 32, v0x56436c7ed0f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56436c8139d0 .functor AND 1, v0x56436c7f9e60_0, L_0x56436c80fbd0, C4<1>, C4<1>;
L_0x56436c813a40 .functor AND 1, L_0x56436c8139d0, v0x56436c7f6e90_0, C4<1>, C4<1>;
L_0x56436c813d30 .functor BUFZ 32, v0x56436c7ee180_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56436c814e00 .functor BUFZ 1, v0x56436c7f6e90_0, C4<0>, C4<0>, C4<0>;
L_0x56436c814f80 .functor AND 1, v0x56436c7f9e60_0, v0x56436c7f6e90_0, C4<1>, C4<1>;
v0x56436c7f0f80_0 .net *"_ivl_100", 31 0, L_0x56436c80d940;  1 drivers
L_0x7fa5b47f94e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56436c7f1080_0 .net *"_ivl_103", 25 0, L_0x7fa5b47f94e0;  1 drivers
L_0x7fa5b47f9528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56436c7f1160_0 .net/2u *"_ivl_104", 31 0, L_0x7fa5b47f9528;  1 drivers
v0x56436c7f1220_0 .net *"_ivl_106", 0 0, L_0x56436c80da30;  1 drivers
v0x56436c7f12e0_0 .net *"_ivl_109", 5 0, L_0x56436c80dc40;  1 drivers
L_0x7fa5b47f9570 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x56436c7f13c0_0 .net/2u *"_ivl_110", 5 0, L_0x7fa5b47f9570;  1 drivers
v0x56436c7f14a0_0 .net *"_ivl_112", 0 0, L_0x56436c80dce0;  1 drivers
v0x56436c7f1560_0 .net *"_ivl_116", 31 0, L_0x56436c80e060;  1 drivers
L_0x7fa5b47f95b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56436c7f1640_0 .net *"_ivl_119", 25 0, L_0x7fa5b47f95b8;  1 drivers
L_0x7fa5b47f90f0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x56436c7f1720_0 .net/2u *"_ivl_12", 5 0, L_0x7fa5b47f90f0;  1 drivers
L_0x7fa5b47f9600 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x56436c7f1800_0 .net/2u *"_ivl_120", 31 0, L_0x7fa5b47f9600;  1 drivers
v0x56436c7f18e0_0 .net *"_ivl_122", 0 0, L_0x56436c80e150;  1 drivers
v0x56436c7f19a0_0 .net *"_ivl_124", 31 0, L_0x56436c80e380;  1 drivers
L_0x7fa5b47f9648 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56436c7f1a80_0 .net *"_ivl_127", 25 0, L_0x7fa5b47f9648;  1 drivers
L_0x7fa5b47f9690 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x56436c7f1b60_0 .net/2u *"_ivl_128", 31 0, L_0x7fa5b47f9690;  1 drivers
v0x56436c7f1c40_0 .net *"_ivl_130", 0 0, L_0x56436c80e470;  1 drivers
v0x56436c7f1d00_0 .net *"_ivl_134", 31 0, L_0x56436c80e840;  1 drivers
L_0x7fa5b47f96d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56436c7f1ef0_0 .net *"_ivl_137", 25 0, L_0x7fa5b47f96d8;  1 drivers
L_0x7fa5b47f9720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56436c7f1fd0_0 .net/2u *"_ivl_138", 31 0, L_0x7fa5b47f9720;  1 drivers
v0x56436c7f20b0_0 .net *"_ivl_140", 0 0, L_0x56436c80e930;  1 drivers
v0x56436c7f2170_0 .net *"_ivl_143", 5 0, L_0x56436c80eb80;  1 drivers
L_0x7fa5b47f9768 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x56436c7f2250_0 .net/2u *"_ivl_144", 5 0, L_0x7fa5b47f9768;  1 drivers
v0x56436c7f2330_0 .net *"_ivl_146", 0 0, L_0x56436c80ec20;  1 drivers
v0x56436c7f23f0_0 .net *"_ivl_149", 5 0, L_0x56436c80ee80;  1 drivers
L_0x7fa5b47f97b0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x56436c7f24d0_0 .net/2u *"_ivl_150", 5 0, L_0x7fa5b47f97b0;  1 drivers
v0x56436c7f25b0_0 .net *"_ivl_152", 0 0, L_0x56436c80ef20;  1 drivers
v0x56436c7f2670_0 .net *"_ivl_155", 0 0, L_0x56436c80d8d0;  1 drivers
v0x56436c7f2730_0 .net *"_ivl_159", 1 0, L_0x56436c80f2c0;  1 drivers
L_0x7fa5b47f9138 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x56436c7f2810_0 .net/2u *"_ivl_16", 5 0, L_0x7fa5b47f9138;  1 drivers
L_0x7fa5b47f97f8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x56436c7f28f0_0 .net/2u *"_ivl_160", 1 0, L_0x7fa5b47f97f8;  1 drivers
v0x56436c7f29d0_0 .net *"_ivl_162", 0 0, L_0x56436c80f3b0;  1 drivers
L_0x7fa5b47f9840 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x56436c7f2a90_0 .net/2u *"_ivl_164", 5 0, L_0x7fa5b47f9840;  1 drivers
v0x56436c7f2b70_0 .net *"_ivl_166", 0 0, L_0x56436c80f630;  1 drivers
v0x56436c7f2e40_0 .net *"_ivl_169", 0 0, L_0x56436c80f720;  1 drivers
L_0x7fa5b47f9888 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x56436c7f2f00_0 .net/2u *"_ivl_170", 5 0, L_0x7fa5b47f9888;  1 drivers
v0x56436c7f2fe0_0 .net *"_ivl_172", 0 0, L_0x56436c80f830;  1 drivers
v0x56436c7f30a0_0 .net *"_ivl_175", 0 0, L_0x56436c80fa20;  1 drivers
L_0x7fa5b47f98d0 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x56436c7f3160_0 .net/2u *"_ivl_178", 5 0, L_0x7fa5b47f98d0;  1 drivers
v0x56436c7f3240_0 .net *"_ivl_180", 0 0, L_0x56436c80fc90;  1 drivers
L_0x7fa5b47f9918 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x56436c7f3300_0 .net/2u *"_ivl_184", 5 0, L_0x7fa5b47f9918;  1 drivers
v0x56436c7f33e0_0 .net *"_ivl_186", 0 0, L_0x56436c80fb30;  1 drivers
L_0x7fa5b47f9960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56436c7f34a0_0 .net/2u *"_ivl_190", 0 0, L_0x7fa5b47f9960;  1 drivers
v0x56436c7f3580_0 .net *"_ivl_20", 31 0, L_0x56436c80b910;  1 drivers
L_0x7fa5b47f99a8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x56436c7f3660_0 .net/2u *"_ivl_200", 4 0, L_0x7fa5b47f99a8;  1 drivers
v0x56436c7f3740_0 .net *"_ivl_203", 4 0, L_0x56436c810a70;  1 drivers
v0x56436c7f3820_0 .net *"_ivl_205", 4 0, L_0x56436c810c90;  1 drivers
v0x56436c7f3900_0 .net *"_ivl_206", 4 0, L_0x56436c810d30;  1 drivers
v0x56436c7f39e0_0 .net *"_ivl_213", 0 0, L_0x56436c8112f0;  1 drivers
L_0x7fa5b47f99f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x56436c7f3aa0_0 .net/2u *"_ivl_214", 31 0, L_0x7fa5b47f99f0;  1 drivers
v0x56436c7f3b80_0 .net *"_ivl_216", 31 0, L_0x56436c811430;  1 drivers
v0x56436c7f3c60_0 .net *"_ivl_218", 31 0, L_0x56436c8116e0;  1 drivers
v0x56436c7f3d40_0 .net *"_ivl_220", 31 0, L_0x56436c811870;  1 drivers
v0x56436c7f3e20_0 .net *"_ivl_222", 31 0, L_0x56436c811bb0;  1 drivers
L_0x7fa5b47f9180 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56436c7f3f00_0 .net *"_ivl_23", 25 0, L_0x7fa5b47f9180;  1 drivers
v0x56436c7f3fe0_0 .net *"_ivl_235", 0 0, L_0x56436c8139d0;  1 drivers
L_0x7fa5b47f9b10 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x56436c7f40a0_0 .net/2u *"_ivl_238", 31 0, L_0x7fa5b47f9b10;  1 drivers
L_0x7fa5b47f91c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56436c7f4180_0 .net/2u *"_ivl_24", 31 0, L_0x7fa5b47f91c8;  1 drivers
v0x56436c7f4260_0 .net *"_ivl_243", 15 0, L_0x56436c813e90;  1 drivers
v0x56436c7f4340_0 .net *"_ivl_244", 17 0, L_0x56436c814100;  1 drivers
L_0x7fa5b47f9b58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56436c7f4420_0 .net *"_ivl_247", 1 0, L_0x7fa5b47f9b58;  1 drivers
v0x56436c7f4500_0 .net *"_ivl_250", 15 0, L_0x56436c814240;  1 drivers
L_0x7fa5b47f9ba0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56436c7f45e0_0 .net *"_ivl_252", 1 0, L_0x7fa5b47f9ba0;  1 drivers
v0x56436c7f46c0_0 .net *"_ivl_255", 0 0, L_0x56436c814650;  1 drivers
L_0x7fa5b47f9be8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x56436c7f47a0_0 .net/2u *"_ivl_256", 13 0, L_0x7fa5b47f9be8;  1 drivers
L_0x7fa5b47f9c30 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x56436c7f4880_0 .net/2u *"_ivl_258", 13 0, L_0x7fa5b47f9c30;  1 drivers
v0x56436c7f4d70_0 .net *"_ivl_26", 0 0, L_0x56436c80ba00;  1 drivers
v0x56436c7f4e30_0 .net *"_ivl_260", 13 0, L_0x56436c814930;  1 drivers
v0x56436c7f4f10_0 .net *"_ivl_28", 31 0, L_0x56436c80bbc0;  1 drivers
L_0x7fa5b47f9210 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56436c7f4ff0_0 .net *"_ivl_31", 25 0, L_0x7fa5b47f9210;  1 drivers
L_0x7fa5b47f9258 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x56436c7f50d0_0 .net/2u *"_ivl_32", 31 0, L_0x7fa5b47f9258;  1 drivers
v0x56436c7f51b0_0 .net *"_ivl_34", 0 0, L_0x56436c80bd40;  1 drivers
v0x56436c7f5270_0 .net *"_ivl_4", 31 0, L_0x56436c80b420;  1 drivers
v0x56436c7f5350_0 .net *"_ivl_45", 2 0, L_0x56436c80bfe0;  1 drivers
L_0x7fa5b47f92a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x56436c7f5430_0 .net/2u *"_ivl_46", 2 0, L_0x7fa5b47f92a0;  1 drivers
v0x56436c7f5510_0 .net *"_ivl_51", 2 0, L_0x56436c80c260;  1 drivers
L_0x7fa5b47f92e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x56436c7f55f0_0 .net/2u *"_ivl_52", 2 0, L_0x7fa5b47f92e8;  1 drivers
v0x56436c7f56d0_0 .net *"_ivl_57", 0 0, L_0x56436c80c600;  1 drivers
v0x56436c7f5790_0 .net *"_ivl_59", 0 0, L_0x56436c80c1f0;  1 drivers
v0x56436c7f5850_0 .net *"_ivl_61", 0 0, L_0x56436c7d3510;  1 drivers
v0x56436c7f5910_0 .net *"_ivl_63", 0 0, L_0x56436c75feb0;  1 drivers
v0x56436c7f59d0_0 .net *"_ivl_65", 0 0, L_0x56436c80c8a0;  1 drivers
L_0x7fa5b47f9060 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56436c7f5a90_0 .net *"_ivl_7", 25 0, L_0x7fa5b47f9060;  1 drivers
v0x56436c7f5b70_0 .net *"_ivl_70", 31 0, L_0x56436c80cb90;  1 drivers
L_0x7fa5b47f9330 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56436c7f5c50_0 .net *"_ivl_73", 25 0, L_0x7fa5b47f9330;  1 drivers
L_0x7fa5b47f9378 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x56436c7f5d30_0 .net/2u *"_ivl_74", 31 0, L_0x7fa5b47f9378;  1 drivers
v0x56436c7f5e10_0 .net *"_ivl_76", 0 0, L_0x56436c80ccc0;  1 drivers
v0x56436c7f5ed0_0 .net *"_ivl_78", 31 0, L_0x56436c80ce30;  1 drivers
L_0x7fa5b47f90a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56436c7f5fb0_0 .net/2u *"_ivl_8", 31 0, L_0x7fa5b47f90a8;  1 drivers
L_0x7fa5b47f93c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56436c7f6090_0 .net *"_ivl_81", 25 0, L_0x7fa5b47f93c0;  1 drivers
L_0x7fa5b47f9408 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56436c7f6170_0 .net/2u *"_ivl_82", 31 0, L_0x7fa5b47f9408;  1 drivers
v0x56436c7f6250_0 .net *"_ivl_84", 0 0, L_0x56436c80cfc0;  1 drivers
v0x56436c7f6310_0 .net *"_ivl_87", 0 0, L_0x56436c80d130;  1 drivers
v0x56436c7f63f0_0 .net *"_ivl_88", 31 0, L_0x56436c80ced0;  1 drivers
L_0x7fa5b47f9450 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56436c7f64d0_0 .net *"_ivl_91", 30 0, L_0x7fa5b47f9450;  1 drivers
L_0x7fa5b47f9498 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56436c7f65b0_0 .net/2u *"_ivl_92", 31 0, L_0x7fa5b47f9498;  1 drivers
v0x56436c7f6690_0 .net *"_ivl_94", 0 0, L_0x56436c80d430;  1 drivers
v0x56436c7f6750_0 .net *"_ivl_97", 0 0, L_0x56436c80d660;  1 drivers
v0x56436c7f6810_0 .net "active", 0 0, L_0x56436c814e00;  alias, 1 drivers
v0x56436c7f68d0_0 .net "alu_op1", 31 0, L_0x56436c812780;  1 drivers
v0x56436c7f6990_0 .net "alu_op2", 31 0, L_0x56436c8128d0;  1 drivers
v0x56436c7f6a50_0 .net "alui_instr", 0 0, L_0x56436c80c080;  1 drivers
v0x56436c7f6b10_0 .net "b_flag", 0 0, v0x56436c7ecc20_0;  1 drivers
v0x56436c7f6bb0_0 .net "b_imm", 17 0, L_0x56436c814510;  1 drivers
v0x56436c7f6c70_0 .net "b_offset", 31 0, L_0x56436c814ac0;  1 drivers
v0x56436c7f6d50_0 .net "clk", 0 0, v0x56436c7f9dc0_0;  1 drivers
v0x56436c7f6df0_0 .net "clk_enable", 0 0, v0x56436c7f9e60_0;  1 drivers
v0x56436c7f6e90_0 .var "cpu_active", 0 0;
v0x56436c7f6f30_0 .net "curr_addr", 31 0, v0x56436c7ee180_0;  1 drivers
v0x56436c7f7020_0 .net "curr_addr_p4", 31 0, L_0x56436c813c90;  1 drivers
v0x56436c7f70e0_0 .net "data_address", 31 0, L_0x56436c8129d0;  alias, 1 drivers
v0x56436c7f71c0_0 .net "data_read", 0 0, L_0x56436c810550;  alias, 1 drivers
v0x56436c7f7280_0 .net "data_readdata", 31 0, v0x56436c7fa0e0_0;  1 drivers
v0x56436c7f7360_0 .net "data_write", 0 0, L_0x56436c810370;  alias, 1 drivers
v0x56436c7f7420_0 .net "data_writedata", 31 0, L_0x56436c8126c0;  alias, 1 drivers
v0x56436c7f7500_0 .net "funct_code", 5 0, L_0x56436c80b380;  1 drivers
v0x56436c7f75e0_0 .net "hi_out", 31 0, v0x56436c7ee870_0;  1 drivers
v0x56436c7f76d0_0 .net "hl_reg_enable", 0 0, L_0x56436c813a40;  1 drivers
v0x56436c7f7770_0 .net "instr_address", 31 0, L_0x56436c813d30;  alias, 1 drivers
v0x56436c7f7830_0 .net "instr_opcode", 5 0, L_0x56436c80b2e0;  1 drivers
v0x56436c7f7910_0 .net "instr_readdata", 31 0, v0x56436c7fa4b0_0;  1 drivers
v0x56436c7f79d0_0 .net "j_imm", 0 0, L_0x56436c80e6b0;  1 drivers
v0x56436c7f7a70_0 .net "j_reg", 0 0, L_0x56436c80ee00;  1 drivers
v0x56436c7f7b30_0 .net "l_type", 0 0, L_0x56436c80c410;  1 drivers
v0x56436c7f7bf0_0 .net "link_const", 0 0, L_0x56436c80d770;  1 drivers
v0x56436c7f7cb0_0 .net "link_reg", 0 0, L_0x56436c80df00;  1 drivers
v0x56436c7f7d70_0 .net "lo_out", 31 0, v0x56436c7ef0c0_0;  1 drivers
v0x56436c7f7e60_0 .net "lw", 0 0, L_0x56436c80b6f0;  1 drivers
v0x56436c7f7f00_0 .net "mem_read", 0 0, L_0x56436c7d0540;  1 drivers
v0x56436c7f7fc0_0 .net "mem_to_reg", 0 0, L_0x56436c7d15d0;  1 drivers
v0x56436c7f8890_0 .net "mem_write", 0 0, L_0x56436c80ca70;  1 drivers
v0x56436c7f8950_0 .net "memaddroffset", 31 0, v0x56436c7ed0f0_0;  1 drivers
v0x56436c7f8a40_0 .net "mfhi", 0 0, L_0x56436c80fd80;  1 drivers
v0x56436c7f8ae0_0 .net "mflo", 0 0, L_0x56436c8102b0;  1 drivers
v0x56436c7f8ba0_0 .net "movefrom", 0 0, L_0x56436c7c6820;  1 drivers
v0x56436c7f8c60_0 .net "muldiv", 0 0, L_0x56436c80fbd0;  1 drivers
v0x56436c7f8d20_0 .var "next_instr_addr", 31 0;
v0x56436c7f8e10_0 .net "pc_enable", 0 0, L_0x56436c814f80;  1 drivers
v0x56436c7f8ee0_0 .net "r_format", 0 0, L_0x56436c80b550;  1 drivers
v0x56436c7f8f80_0 .net "reg_a_read_data", 31 0, L_0x56436c8114d0;  1 drivers
v0x56436c7f9050_0 .net "reg_a_read_index", 4 0, L_0x56436c810720;  1 drivers
v0x56436c7f9120_0 .net "reg_b_read_data", 31 0, L_0x56436c812540;  1 drivers
v0x56436c7f91f0_0 .net "reg_b_read_index", 4 0, L_0x56436c810980;  1 drivers
v0x56436c7f92c0_0 .net "reg_dst", 0 0, L_0x56436c78a770;  1 drivers
v0x56436c7f9360_0 .net "reg_write", 0 0, L_0x56436c80c9b0;  1 drivers
v0x56436c7f9420_0 .net "reg_write_data", 31 0, L_0x56436c811d40;  1 drivers
v0x56436c7f9510_0 .net "reg_write_enable", 0 0, L_0x56436c8111e0;  1 drivers
v0x56436c7f95e0_0 .net "reg_write_index", 4 0, L_0x56436c811050;  1 drivers
v0x56436c7f96b0_0 .net "register_v0", 31 0, L_0x56436c812650;  alias, 1 drivers
v0x56436c7f9780_0 .net "reset", 0 0, v0x56436c7fa640_0;  1 drivers
v0x56436c7f98b0_0 .net "result", 31 0, v0x56436c7ed550_0;  1 drivers
v0x56436c7f9980_0 .net "result_hi", 31 0, v0x56436c7ece50_0;  1 drivers
v0x56436c7f9a20_0 .net "result_lo", 31 0, v0x56436c7ed010_0;  1 drivers
v0x56436c7f9ac0_0 .net "sw", 0 0, L_0x56436c80b830;  1 drivers
E_0x56436c729d40/0 .event anyedge, v0x56436c7ecc20_0, v0x56436c7f7020_0, v0x56436c7f6c70_0, v0x56436c7f79d0_0;
E_0x56436c729d40/1 .event anyedge, v0x56436c7ecf30_0, v0x56436c7f7a70_0, v0x56436c7effc0_0;
E_0x56436c729d40 .event/or E_0x56436c729d40/0, E_0x56436c729d40/1;
L_0x56436c80b2e0 .part v0x56436c7fa4b0_0, 26, 6;
L_0x56436c80b380 .part v0x56436c7fa4b0_0, 0, 6;
L_0x56436c80b420 .concat [ 6 26 0 0], L_0x56436c80b2e0, L_0x7fa5b47f9060;
L_0x56436c80b550 .cmp/eq 32, L_0x56436c80b420, L_0x7fa5b47f90a8;
L_0x56436c80b6f0 .cmp/eq 6, L_0x56436c80b2e0, L_0x7fa5b47f90f0;
L_0x56436c80b830 .cmp/eq 6, L_0x56436c80b2e0, L_0x7fa5b47f9138;
L_0x56436c80b910 .concat [ 6 26 0 0], L_0x56436c80b2e0, L_0x7fa5b47f9180;
L_0x56436c80ba00 .cmp/eq 32, L_0x56436c80b910, L_0x7fa5b47f91c8;
L_0x56436c80bbc0 .concat [ 6 26 0 0], L_0x56436c80b2e0, L_0x7fa5b47f9210;
L_0x56436c80bd40 .cmp/eq 32, L_0x56436c80bbc0, L_0x7fa5b47f9258;
L_0x56436c80bfe0 .part L_0x56436c80b2e0, 3, 3;
L_0x56436c80c080 .cmp/eq 3, L_0x56436c80bfe0, L_0x7fa5b47f92a0;
L_0x56436c80c260 .part L_0x56436c80b2e0, 3, 3;
L_0x56436c80c410 .cmp/eq 3, L_0x56436c80c260, L_0x7fa5b47f92e8;
L_0x56436c80c600 .reduce/nor L_0x56436c80fbd0;
L_0x56436c80cb90 .concat [ 6 26 0 0], L_0x56436c80b2e0, L_0x7fa5b47f9330;
L_0x56436c80ccc0 .cmp/eq 32, L_0x56436c80cb90, L_0x7fa5b47f9378;
L_0x56436c80ce30 .concat [ 6 26 0 0], L_0x56436c80b2e0, L_0x7fa5b47f93c0;
L_0x56436c80cfc0 .cmp/eq 32, L_0x56436c80ce30, L_0x7fa5b47f9408;
L_0x56436c80d130 .part v0x56436c7fa4b0_0, 20, 1;
L_0x56436c80ced0 .concat [ 1 31 0 0], L_0x56436c80d130, L_0x7fa5b47f9450;
L_0x56436c80d430 .cmp/eq 32, L_0x56436c80ced0, L_0x7fa5b47f9498;
L_0x56436c80d940 .concat [ 6 26 0 0], L_0x56436c80b2e0, L_0x7fa5b47f94e0;
L_0x56436c80da30 .cmp/eq 32, L_0x56436c80d940, L_0x7fa5b47f9528;
L_0x56436c80dc40 .part v0x56436c7fa4b0_0, 0, 6;
L_0x56436c80dce0 .cmp/eq 6, L_0x56436c80dc40, L_0x7fa5b47f9570;
L_0x56436c80e060 .concat [ 6 26 0 0], L_0x56436c80b2e0, L_0x7fa5b47f95b8;
L_0x56436c80e150 .cmp/eq 32, L_0x56436c80e060, L_0x7fa5b47f9600;
L_0x56436c80e380 .concat [ 6 26 0 0], L_0x56436c80b2e0, L_0x7fa5b47f9648;
L_0x56436c80e470 .cmp/eq 32, L_0x56436c80e380, L_0x7fa5b47f9690;
L_0x56436c80e840 .concat [ 6 26 0 0], L_0x56436c80b2e0, L_0x7fa5b47f96d8;
L_0x56436c80e930 .cmp/eq 32, L_0x56436c80e840, L_0x7fa5b47f9720;
L_0x56436c80eb80 .part v0x56436c7fa4b0_0, 0, 6;
L_0x56436c80ec20 .cmp/eq 6, L_0x56436c80eb80, L_0x7fa5b47f9768;
L_0x56436c80ee80 .part v0x56436c7fa4b0_0, 0, 6;
L_0x56436c80ef20 .cmp/eq 6, L_0x56436c80ee80, L_0x7fa5b47f97b0;
L_0x56436c80f2c0 .part L_0x56436c80b380, 3, 2;
L_0x56436c80f3b0 .cmp/eq 2, L_0x56436c80f2c0, L_0x7fa5b47f97f8;
L_0x56436c80f630 .cmp/eq 6, L_0x56436c80b380, L_0x7fa5b47f9840;
L_0x56436c80f830 .cmp/eq 6, L_0x56436c80b380, L_0x7fa5b47f9888;
L_0x56436c80fc90 .cmp/eq 6, L_0x56436c80b380, L_0x7fa5b47f98d0;
L_0x56436c80fb30 .cmp/eq 6, L_0x56436c80b380, L_0x7fa5b47f9918;
L_0x56436c810370 .functor MUXZ 1, L_0x7fa5b47f9960, L_0x56436c80ca70, L_0x56436c814e00, C4<>;
L_0x56436c810720 .part v0x56436c7fa4b0_0, 21, 5;
L_0x56436c810980 .part v0x56436c7fa4b0_0, 16, 5;
L_0x56436c810a70 .part v0x56436c7fa4b0_0, 11, 5;
L_0x56436c810c90 .part v0x56436c7fa4b0_0, 16, 5;
L_0x56436c810d30 .functor MUXZ 5, L_0x56436c810c90, L_0x56436c810a70, L_0x56436c78a770, C4<>;
L_0x56436c811050 .functor MUXZ 5, L_0x56436c810d30, L_0x7fa5b47f99a8, L_0x56436c80d770, C4<>;
L_0x56436c811430 .arith/sum 32, L_0x56436c813c90, L_0x7fa5b47f99f0;
L_0x56436c8116e0 .functor MUXZ 32, v0x56436c7ed550_0, v0x56436c7fa0e0_0, L_0x56436c7d15d0, C4<>;
L_0x56436c811870 .functor MUXZ 32, L_0x56436c8116e0, v0x56436c7ef0c0_0, L_0x56436c8102b0, C4<>;
L_0x56436c811bb0 .functor MUXZ 32, L_0x56436c811870, v0x56436c7ee870_0, L_0x56436c80fd80, C4<>;
L_0x56436c811d40 .functor MUXZ 32, L_0x56436c811bb0, L_0x56436c811430, L_0x56436c8112f0, C4<>;
L_0x56436c813c90 .arith/sum 32, v0x56436c7ee180_0, L_0x7fa5b47f9b10;
L_0x56436c813e90 .part v0x56436c7fa4b0_0, 0, 16;
L_0x56436c814100 .concat [ 16 2 0 0], L_0x56436c813e90, L_0x7fa5b47f9b58;
L_0x56436c814240 .part L_0x56436c814100, 0, 16;
L_0x56436c814510 .concat [ 2 16 0 0], L_0x7fa5b47f9ba0, L_0x56436c814240;
L_0x56436c814650 .part L_0x56436c814510, 17, 1;
L_0x56436c814930 .functor MUXZ 14, L_0x7fa5b47f9c30, L_0x7fa5b47f9be8, L_0x56436c814650, C4<>;
L_0x56436c814ac0 .concat [ 18 14 0 0], L_0x56436c814510, L_0x56436c814930;
S_0x56436c7ec210 .scope module, "cpu_alu" "alu" 8 158, 4 1 0, S_0x56436c7ebef0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x56436c7ec5b0_0 .net *"_ivl_10", 15 0, L_0x56436c813390;  1 drivers
L_0x7fa5b47f9ac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56436c7ec6b0_0 .net/2u *"_ivl_14", 15 0, L_0x7fa5b47f9ac8;  1 drivers
v0x56436c7ec790_0 .net *"_ivl_17", 15 0, L_0x56436c813600;  1 drivers
v0x56436c7ec850_0 .net *"_ivl_5", 0 0, L_0x56436c812c70;  1 drivers
v0x56436c7ec930_0 .net *"_ivl_6", 15 0, L_0x56436c812d10;  1 drivers
v0x56436c7eca60_0 .net *"_ivl_9", 15 0, L_0x56436c8130e0;  1 drivers
v0x56436c7ecb40_0 .net "addr_rt", 4 0, L_0x56436c813930;  1 drivers
v0x56436c7ecc20_0 .var "b_flag", 0 0;
v0x56436c7ecce0_0 .net "funct", 5 0, L_0x56436c812bd0;  1 drivers
v0x56436c7ece50_0 .var "hi", 31 0;
v0x56436c7ecf30_0 .net "instructionword", 31 0, v0x56436c7fa4b0_0;  alias, 1 drivers
v0x56436c7ed010_0 .var "lo", 31 0;
v0x56436c7ed0f0_0 .var "memaddroffset", 31 0;
v0x56436c7ed1d0_0 .var "multresult", 63 0;
v0x56436c7ed2b0_0 .net "op1", 31 0, L_0x56436c812780;  alias, 1 drivers
v0x56436c7ed390_0 .net "op2", 31 0, L_0x56436c8128d0;  alias, 1 drivers
v0x56436c7ed470_0 .net "opcode", 5 0, L_0x56436c812b30;  1 drivers
v0x56436c7ed550_0 .var "result", 31 0;
v0x56436c7ed630_0 .net "shamt", 4 0, L_0x56436c813830;  1 drivers
v0x56436c7ed710_0 .net/s "sign_op1", 31 0, L_0x56436c812780;  alias, 1 drivers
v0x56436c7ed7d0_0 .net/s "sign_op2", 31 0, L_0x56436c8128d0;  alias, 1 drivers
v0x56436c7ed8a0_0 .net "simmediatedata", 31 0, L_0x56436c813470;  1 drivers
v0x56436c7ed960_0 .net "simmediatedatas", 31 0, L_0x56436c813470;  alias, 1 drivers
v0x56436c7eda50_0 .net "uimmediatedata", 31 0, L_0x56436c8136f0;  1 drivers
v0x56436c7edb10_0 .net "unsign_op1", 31 0, L_0x56436c812780;  alias, 1 drivers
v0x56436c7edbd0_0 .net "unsign_op2", 31 0, L_0x56436c8128d0;  alias, 1 drivers
v0x56436c7edce0_0 .var "unsigned_result", 31 0;
E_0x56436c7016f0/0 .event anyedge, v0x56436c7ed470_0, v0x56436c7ecce0_0, v0x56436c7ed390_0, v0x56436c7ed630_0;
E_0x56436c7016f0/1 .event anyedge, v0x56436c7ed2b0_0, v0x56436c7ed1d0_0, v0x56436c7ecb40_0, v0x56436c7ed8a0_0;
E_0x56436c7016f0/2 .event anyedge, v0x56436c7eda50_0, v0x56436c7edce0_0;
E_0x56436c7016f0 .event/or E_0x56436c7016f0/0, E_0x56436c7016f0/1, E_0x56436c7016f0/2;
L_0x56436c812b30 .part v0x56436c7fa4b0_0, 26, 6;
L_0x56436c812bd0 .part v0x56436c7fa4b0_0, 0, 6;
L_0x56436c812c70 .part v0x56436c7fa4b0_0, 15, 1;
LS_0x56436c812d10_0_0 .concat [ 1 1 1 1], L_0x56436c812c70, L_0x56436c812c70, L_0x56436c812c70, L_0x56436c812c70;
LS_0x56436c812d10_0_4 .concat [ 1 1 1 1], L_0x56436c812c70, L_0x56436c812c70, L_0x56436c812c70, L_0x56436c812c70;
LS_0x56436c812d10_0_8 .concat [ 1 1 1 1], L_0x56436c812c70, L_0x56436c812c70, L_0x56436c812c70, L_0x56436c812c70;
LS_0x56436c812d10_0_12 .concat [ 1 1 1 1], L_0x56436c812c70, L_0x56436c812c70, L_0x56436c812c70, L_0x56436c812c70;
L_0x56436c812d10 .concat [ 4 4 4 4], LS_0x56436c812d10_0_0, LS_0x56436c812d10_0_4, LS_0x56436c812d10_0_8, LS_0x56436c812d10_0_12;
L_0x56436c8130e0 .part v0x56436c7fa4b0_0, 0, 16;
L_0x56436c813390 .concat [ 16 0 0 0], L_0x56436c8130e0;
L_0x56436c813470 .concat [ 16 16 0 0], L_0x56436c813390, L_0x56436c812d10;
L_0x56436c813600 .part v0x56436c7fa4b0_0, 0, 16;
L_0x56436c8136f0 .concat [ 16 16 0 0], L_0x56436c813600, L_0x7fa5b47f9ac8;
L_0x56436c813830 .part v0x56436c7fa4b0_0, 6, 5;
L_0x56436c813930 .part v0x56436c7fa4b0_0, 16, 5;
S_0x56436c7edf10 .scope module, "cpu_pc" "pc" 8 235, 9 1 0, S_0x56436c7ebef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x56436c7ee0c0_0 .net "clk", 0 0, v0x56436c7f9dc0_0;  alias, 1 drivers
v0x56436c7ee180_0 .var "curr_addr", 31 0;
v0x56436c7ee260_0 .net "enable", 0 0, L_0x56436c814f80;  alias, 1 drivers
v0x56436c7ee300_0 .net "next_addr", 31 0, v0x56436c7f8d20_0;  1 drivers
v0x56436c7ee3e0_0 .net "reset", 0 0, v0x56436c7fa640_0;  alias, 1 drivers
S_0x56436c7ee590 .scope module, "hi" "hl_reg" 8 185, 10 1 0, S_0x56436c7ebef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x56436c7ee7a0_0 .net "clk", 0 0, v0x56436c7f9dc0_0;  alias, 1 drivers
v0x56436c7ee870_0 .var "data", 31 0;
v0x56436c7ee930_0 .net "data_in", 31 0, v0x56436c7ece50_0;  alias, 1 drivers
v0x56436c7eea30_0 .net "data_out", 31 0, v0x56436c7ee870_0;  alias, 1 drivers
v0x56436c7eeaf0_0 .net "enable", 0 0, L_0x56436c813a40;  alias, 1 drivers
v0x56436c7eec00_0 .net "reset", 0 0, v0x56436c7fa640_0;  alias, 1 drivers
S_0x56436c7eed50 .scope module, "lo" "hl_reg" 8 177, 10 1 0, S_0x56436c7ebef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x56436c7eefb0_0 .net "clk", 0 0, v0x56436c7f9dc0_0;  alias, 1 drivers
v0x56436c7ef0c0_0 .var "data", 31 0;
v0x56436c7ef1a0_0 .net "data_in", 31 0, v0x56436c7ed010_0;  alias, 1 drivers
v0x56436c7ef270_0 .net "data_out", 31 0, v0x56436c7ef0c0_0;  alias, 1 drivers
v0x56436c7ef330_0 .net "enable", 0 0, L_0x56436c813a40;  alias, 1 drivers
v0x56436c7ef420_0 .net "reset", 0 0, v0x56436c7fa640_0;  alias, 1 drivers
S_0x56436c7ef590 .scope module, "register" "regfile" 8 124, 11 1 0, S_0x56436c7ebef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x56436c8114d0 .functor BUFZ 32, L_0x56436c8120e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56436c812540 .functor BUFZ 32, L_0x56436c812360, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56436c7f0420_2 .array/port v0x56436c7f0420, 2;
L_0x56436c812650 .functor BUFZ 32, v0x56436c7f0420_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56436c7ef8d0_0 .net *"_ivl_0", 31 0, L_0x56436c8120e0;  1 drivers
v0x56436c7ef9d0_0 .net *"_ivl_10", 6 0, L_0x56436c812400;  1 drivers
L_0x7fa5b47f9a80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56436c7efab0_0 .net *"_ivl_13", 1 0, L_0x7fa5b47f9a80;  1 drivers
v0x56436c7efb70_0 .net *"_ivl_2", 6 0, L_0x56436c812180;  1 drivers
L_0x7fa5b47f9a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56436c7efc50_0 .net *"_ivl_5", 1 0, L_0x7fa5b47f9a38;  1 drivers
v0x56436c7efd80_0 .net *"_ivl_8", 31 0, L_0x56436c812360;  1 drivers
v0x56436c7efe60_0 .net "r_clk", 0 0, v0x56436c7f9dc0_0;  alias, 1 drivers
v0x56436c7eff00_0 .net "r_clk_enable", 0 0, v0x56436c7f9e60_0;  alias, 1 drivers
v0x56436c7effc0_0 .net "read_data1", 31 0, L_0x56436c8114d0;  alias, 1 drivers
v0x56436c7f00a0_0 .net "read_data2", 31 0, L_0x56436c812540;  alias, 1 drivers
v0x56436c7f0180_0 .net "read_reg1", 4 0, L_0x56436c810720;  alias, 1 drivers
v0x56436c7f0260_0 .net "read_reg2", 4 0, L_0x56436c810980;  alias, 1 drivers
v0x56436c7f0340_0 .net "register_v0", 31 0, L_0x56436c812650;  alias, 1 drivers
v0x56436c7f0420 .array "registers", 0 31, 31 0;
v0x56436c7f09f0_0 .net "reset", 0 0, v0x56436c7fa640_0;  alias, 1 drivers
v0x56436c7f0a90_0 .net "write_control", 0 0, L_0x56436c8111e0;  alias, 1 drivers
v0x56436c7f0b50_0 .net "write_data", 31 0, L_0x56436c811d40;  alias, 1 drivers
v0x56436c7f0d40_0 .net "write_reg", 4 0, L_0x56436c811050;  alias, 1 drivers
L_0x56436c8120e0 .array/port v0x56436c7f0420, L_0x56436c812180;
L_0x56436c812180 .concat [ 5 2 0 0], L_0x56436c810720, L_0x7fa5b47f9a38;
L_0x56436c812360 .array/port v0x56436c7f0420, L_0x56436c812400;
L_0x56436c812400 .concat [ 5 2 0 0], L_0x56436c810980, L_0x7fa5b47f9a80;
    .scope S_0x56436c7b7ad0;
T_0 ;
    %wait E_0x56436c72adf0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56436c7e8fb0_0, 0, 1;
    %load/vec4 v0x56436c7e9770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %jmp T_0.22;
T_0.0 ;
    %load/vec4 v0x56436c7e9070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_0.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_0.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_0.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_0.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.43, 6;
    %jmp T_0.44;
T_0.23 ;
    %load/vec4 v0x56436c7e9ad0_0;
    %ix/getv 4, v0x56436c7e9930_0;
    %shiftl 4;
    %store/vec4 v0x56436c7e9f80_0, 0, 32;
    %jmp T_0.44;
T_0.24 ;
    %load/vec4 v0x56436c7e9ad0_0;
    %ix/getv 4, v0x56436c7e9930_0;
    %shiftr 4;
    %store/vec4 v0x56436c7e9f80_0, 0, 32;
    %jmp T_0.44;
T_0.25 ;
    %load/vec4 v0x56436c7e9ad0_0;
    %ix/getv 4, v0x56436c7e9930_0;
    %shiftr/s 4;
    %store/vec4 v0x56436c7e9f80_0, 0, 32;
    %jmp T_0.44;
T_0.26 ;
    %load/vec4 v0x56436c7e9ad0_0;
    %load/vec4 v0x56436c7e9db0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x56436c7e9f80_0, 0, 32;
    %jmp T_0.44;
T_0.27 ;
    %load/vec4 v0x56436c7e9ad0_0;
    %load/vec4 v0x56436c7e9db0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x56436c7e9f80_0, 0, 32;
    %jmp T_0.44;
T_0.28 ;
    %load/vec4 v0x56436c7e9ad0_0;
    %load/vec4 v0x56436c7e9db0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x56436c7e9f80_0, 0, 32;
    %jmp T_0.44;
T_0.29 ;
    %load/vec4 v0x56436c7e9a10_0;
    %pad/s 64;
    %load/vec4 v0x56436c7e9ad0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x56436c7e94d0_0, 0, 64;
    %load/vec4 v0x56436c7e94d0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x56436c7e9150_0, 0, 32;
    %load/vec4 v0x56436c7e94d0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x56436c7e9310_0, 0, 32;
    %jmp T_0.44;
T_0.30 ;
    %load/vec4 v0x56436c7e9db0_0;
    %pad/u 64;
    %load/vec4 v0x56436c7e9e70_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x56436c7e94d0_0, 0, 64;
    %load/vec4 v0x56436c7e94d0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x56436c7e9150_0, 0, 32;
    %load/vec4 v0x56436c7e94d0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x56436c7e9310_0, 0, 32;
    %jmp T_0.44;
T_0.31 ;
    %load/vec4 v0x56436c7e9a10_0;
    %load/vec4 v0x56436c7e9ad0_0;
    %mod/s;
    %store/vec4 v0x56436c7e9150_0, 0, 32;
    %load/vec4 v0x56436c7e9a10_0;
    %load/vec4 v0x56436c7e9ad0_0;
    %div/s;
    %store/vec4 v0x56436c7e9310_0, 0, 32;
    %jmp T_0.44;
T_0.32 ;
    %load/vec4 v0x56436c7e9db0_0;
    %load/vec4 v0x56436c7e9e70_0;
    %mod;
    %store/vec4 v0x56436c7e9150_0, 0, 32;
    %load/vec4 v0x56436c7e9db0_0;
    %load/vec4 v0x56436c7e9e70_0;
    %div;
    %store/vec4 v0x56436c7e9310_0, 0, 32;
    %jmp T_0.44;
T_0.33 ;
    %load/vec4 v0x56436c7e95b0_0;
    %store/vec4 v0x56436c7e9150_0, 0, 32;
    %jmp T_0.44;
T_0.34 ;
    %load/vec4 v0x56436c7e95b0_0;
    %store/vec4 v0x56436c7e9310_0, 0, 32;
    %jmp T_0.44;
T_0.35 ;
    %load/vec4 v0x56436c7e9a10_0;
    %load/vec4 v0x56436c7e9ad0_0;
    %add;
    %store/vec4 v0x56436c7e9f80_0, 0, 32;
    %jmp T_0.44;
T_0.36 ;
    %load/vec4 v0x56436c7e9db0_0;
    %load/vec4 v0x56436c7e9e70_0;
    %add;
    %store/vec4 v0x56436c7e9f80_0, 0, 32;
    %jmp T_0.44;
T_0.37 ;
    %load/vec4 v0x56436c7e9db0_0;
    %load/vec4 v0x56436c7e9e70_0;
    %sub;
    %store/vec4 v0x56436c7e9f80_0, 0, 32;
    %jmp T_0.44;
T_0.38 ;
    %load/vec4 v0x56436c7e9db0_0;
    %load/vec4 v0x56436c7e9e70_0;
    %and;
    %store/vec4 v0x56436c7e9f80_0, 0, 32;
    %jmp T_0.44;
T_0.39 ;
    %load/vec4 v0x56436c7e9db0_0;
    %load/vec4 v0x56436c7e9e70_0;
    %or;
    %store/vec4 v0x56436c7e9f80_0, 0, 32;
    %jmp T_0.44;
T_0.40 ;
    %load/vec4 v0x56436c7e9db0_0;
    %load/vec4 v0x56436c7e9e70_0;
    %xor;
    %store/vec4 v0x56436c7e9f80_0, 0, 32;
    %jmp T_0.44;
T_0.41 ;
    %load/vec4 v0x56436c7e9db0_0;
    %load/vec4 v0x56436c7e9e70_0;
    %or;
    %inv;
    %store/vec4 v0x56436c7e9f80_0, 0, 32;
    %jmp T_0.44;
T_0.42 ;
    %load/vec4 v0x56436c7e9a10_0;
    %load/vec4 v0x56436c7e9ad0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.46, 8;
T_0.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.46, 8;
 ; End of false expr.
    %blend;
T_0.46;
    %store/vec4 v0x56436c7e9f80_0, 0, 32;
    %jmp T_0.44;
T_0.43 ;
    %load/vec4 v0x56436c7e9db0_0;
    %load/vec4 v0x56436c7e9e70_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.48, 8;
T_0.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.48, 8;
 ; End of false expr.
    %blend;
T_0.48;
    %store/vec4 v0x56436c7e9f80_0, 0, 32;
    %jmp T_0.44;
T_0.44 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.1 ;
    %load/vec4 v0x56436c7e8ed0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.52, 6;
    %jmp T_0.53;
T_0.49 ;
    %load/vec4 v0x56436c7e9a10_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56436c7e8fb0_0, 0, 1;
    %jmp T_0.55;
T_0.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56436c7e8fb0_0, 0, 1;
T_0.55 ;
    %jmp T_0.53;
T_0.50 ;
    %load/vec4 v0x56436c7e9a10_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56436c7e8fb0_0, 0, 1;
    %jmp T_0.57;
T_0.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56436c7e8fb0_0, 0, 1;
T_0.57 ;
    %jmp T_0.53;
T_0.51 ;
    %load/vec4 v0x56436c7e9a10_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56436c7e8fb0_0, 0, 1;
    %jmp T_0.59;
T_0.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56436c7e8fb0_0, 0, 1;
T_0.59 ;
    %jmp T_0.53;
T_0.52 ;
    %load/vec4 v0x56436c7e9a10_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56436c7e8fb0_0, 0, 1;
    %jmp T_0.61;
T_0.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56436c7e8fb0_0, 0, 1;
T_0.61 ;
    %jmp T_0.53;
T_0.53 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.2 ;
    %load/vec4 v0x56436c7e9a10_0;
    %load/vec4 v0x56436c7e9ad0_0;
    %cmp/e;
    %jmp/0xz  T_0.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56436c7e8fb0_0, 0, 1;
    %jmp T_0.63;
T_0.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56436c7e8fb0_0, 0, 1;
T_0.63 ;
    %jmp T_0.22;
T_0.3 ;
    %load/vec4 v0x56436c7e9a10_0;
    %load/vec4 v0x56436c7e9690_0;
    %cmp/ne;
    %jmp/0xz  T_0.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56436c7e8fb0_0, 0, 1;
    %jmp T_0.65;
T_0.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56436c7e8fb0_0, 0, 1;
T_0.65 ;
    %jmp T_0.22;
T_0.4 ;
    %load/vec4 v0x56436c7e9a10_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56436c7e8fb0_0, 0, 1;
    %jmp T_0.67;
T_0.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56436c7e8fb0_0, 0, 1;
T_0.67 ;
    %jmp T_0.22;
T_0.5 ;
    %load/vec4 v0x56436c7e9a10_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56436c7e8fb0_0, 0, 1;
    %jmp T_0.69;
T_0.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56436c7e8fb0_0, 0, 1;
T_0.69 ;
    %jmp T_0.22;
T_0.6 ;
    %load/vec4 v0x56436c7e9a10_0;
    %load/vec4 v0x56436c7e9b70_0;
    %add;
    %store/vec4 v0x56436c7e9f80_0, 0, 32;
    %jmp T_0.22;
T_0.7 ;
    %load/vec4 v0x56436c7e9db0_0;
    %load/vec4 v0x56436c7e9b70_0;
    %add;
    %store/vec4 v0x56436c7e9f80_0, 0, 32;
    %jmp T_0.22;
T_0.8 ;
    %load/vec4 v0x56436c7e9a10_0;
    %load/vec4 v0x56436c7e9b70_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.71, 8;
T_0.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.71, 8;
 ; End of false expr.
    %blend;
T_0.71;
    %store/vec4 v0x56436c7e9f80_0, 0, 32;
    %jmp T_0.22;
T_0.9 ;
    %load/vec4 v0x56436c7e9db0_0;
    %load/vec4 v0x56436c7e9c30_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.73, 8;
T_0.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.73, 8;
 ; End of false expr.
    %blend;
T_0.73;
    %store/vec4 v0x56436c7e9f80_0, 0, 32;
    %jmp T_0.22;
T_0.10 ;
    %load/vec4 v0x56436c7e9db0_0;
    %load/vec4 v0x56436c7e9cf0_0;
    %and;
    %store/vec4 v0x56436c7e9f80_0, 0, 32;
    %jmp T_0.22;
T_0.11 ;
    %load/vec4 v0x56436c7e9db0_0;
    %load/vec4 v0x56436c7e9cf0_0;
    %or;
    %store/vec4 v0x56436c7e9f80_0, 0, 32;
    %jmp T_0.22;
T_0.12 ;
    %load/vec4 v0x56436c7e9db0_0;
    %load/vec4 v0x56436c7e9cf0_0;
    %xor;
    %store/vec4 v0x56436c7e9f80_0, 0, 32;
    %jmp T_0.22;
T_0.13 ;
    %load/vec4 v0x56436c7e9cf0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x56436c7e9f80_0, 0, 32;
    %jmp T_0.22;
T_0.14 ;
    %load/vec4 v0x56436c7e9a10_0;
    %load/vec4 v0x56436c7e9b70_0;
    %add;
    %store/vec4 v0x56436c7e93f0_0, 0, 32;
    %jmp T_0.22;
T_0.15 ;
    %load/vec4 v0x56436c7e9a10_0;
    %load/vec4 v0x56436c7e9b70_0;
    %add;
    %store/vec4 v0x56436c7e93f0_0, 0, 32;
    %jmp T_0.22;
T_0.16 ;
    %load/vec4 v0x56436c7e9a10_0;
    %load/vec4 v0x56436c7e9b70_0;
    %add;
    %store/vec4 v0x56436c7e93f0_0, 0, 32;
    %jmp T_0.22;
T_0.17 ;
    %load/vec4 v0x56436c7e9a10_0;
    %load/vec4 v0x56436c7e9b70_0;
    %add;
    %store/vec4 v0x56436c7e93f0_0, 0, 32;
    %jmp T_0.22;
T_0.18 ;
    %load/vec4 v0x56436c7e9a10_0;
    %load/vec4 v0x56436c7e9b70_0;
    %add;
    %store/vec4 v0x56436c7e93f0_0, 0, 32;
    %jmp T_0.22;
T_0.19 ;
    %load/vec4 v0x56436c7e9a10_0;
    %load/vec4 v0x56436c7e9b70_0;
    %add;
    %store/vec4 v0x56436c7e93f0_0, 0, 32;
    %jmp T_0.22;
T_0.20 ;
    %load/vec4 v0x56436c7e9a10_0;
    %load/vec4 v0x56436c7e9b70_0;
    %add;
    %store/vec4 v0x56436c7e93f0_0, 0, 32;
    %jmp T_0.22;
T_0.21 ;
    %load/vec4 v0x56436c7e9a10_0;
    %load/vec4 v0x56436c7e9b70_0;
    %add;
    %store/vec4 v0x56436c7e93f0_0, 0, 32;
    %jmp T_0.22;
T_0.22 ;
    %pop/vec4 1;
    %load/vec4 v0x56436c7e9f80_0;
    %store/vec4 v0x56436c7e9850_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x56436c7ca2f0;
T_1 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x56436c7ea860_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x56436c7eaa30_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x56436c7eaaf0_0, 0, 5;
    %pushi/vec4 65534, 0, 16;
    %store/vec4 v0x56436c7ea3d0_0, 0, 16;
    %load/vec4 v0x56436c7ea860_0;
    %load/vec4 v0x56436c7eaa30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56436c7eaaf0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56436c7ea3d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56436c7ea490_0, 0, 32;
    %vpi_call/w 3 33 "$display", "%b", v0x56436c7ea490_0 {0 0 0};
    %load/vec4 v0x56436c7ea490_0;
    %store/vec4 v0x56436c7ea570_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x56436c7ea700_0, 0, 32;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x56436c7ea7a0_0, 0, 32;
    %delay 1, 0;
    %vpi_call/w 3 38 "$display", "-------------------------------------" {0 0 0};
    %vpi_call/w 3 39 "$display", "%h", v0x56436c7ea940_0 {0 0 0};
    %pushi/vec4 0, 0, 26;
    %store/vec4 v0x56436c7eabd0_0, 0, 26;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x56436c7ea270_0, 0, 6;
    %load/vec4 v0x56436c7eabd0_0;
    %load/vec4 v0x56436c7ea270_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56436c7ea570_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x56436c7eaa30_0, 0, 5;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x56436c7eaaf0_0, 0, 5;
    %delay 1, 0;
    %vpi_call/w 3 48 "$display", "-------------------------------------" {0 0 0};
    %vpi_call/w 3 49 "$display", "unsigned of result = %d", v0x56436c7ea940_0 {0 0 0};
    %load/vec4 v0x56436c7ea940_0;
    %vpi_call/w 3 50 "$display", "signed of result = %d", S<0,vec4,s32> {1 0 0};
    %load/vec4 v0x56436c7ea330_0;
    %load/vec4 v0x56436c7ea630_0;
    %vpi_call/w 3 51 "$display", "hi=%h, lo = %h", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 52 "$display", "b flag is %b", v0x56436c7ea1b0_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x56436c7ef590;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56436c7f0420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56436c7f0420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56436c7f0420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56436c7f0420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56436c7f0420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56436c7f0420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56436c7f0420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56436c7f0420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56436c7f0420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56436c7f0420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56436c7f0420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56436c7f0420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56436c7f0420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56436c7f0420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56436c7f0420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56436c7f0420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56436c7f0420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56436c7f0420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56436c7f0420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56436c7f0420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56436c7f0420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56436c7f0420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56436c7f0420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56436c7f0420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56436c7f0420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56436c7f0420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56436c7f0420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56436c7f0420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56436c7f0420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56436c7f0420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56436c7f0420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56436c7f0420, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x56436c7ef590;
T_3 ;
    %wait E_0x56436c728100;
    %load/vec4 v0x56436c7f09f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56436c7f0420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56436c7f0420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56436c7f0420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56436c7f0420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56436c7f0420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56436c7f0420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56436c7f0420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56436c7f0420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56436c7f0420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56436c7f0420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56436c7f0420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56436c7f0420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56436c7f0420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56436c7f0420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56436c7f0420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56436c7f0420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56436c7f0420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56436c7f0420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56436c7f0420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56436c7f0420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56436c7f0420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56436c7f0420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56436c7f0420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56436c7f0420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56436c7f0420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56436c7f0420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56436c7f0420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56436c7f0420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56436c7f0420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56436c7f0420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56436c7f0420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56436c7f0420, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x56436c7eff00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x56436c7f0a90_0;
    %load/vec4 v0x56436c7f0d40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x56436c7f0b50_0;
    %load/vec4 v0x56436c7f0d40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56436c7f0420, 0, 4;
T_3.4 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x56436c7ec210;
T_4 ;
    %wait E_0x56436c7016f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56436c7ecc20_0, 0, 1;
    %load/vec4 v0x56436c7ed470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %jmp T_4.22;
T_4.0 ;
    %load/vec4 v0x56436c7ecce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_4.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.43, 6;
    %jmp T_4.44;
T_4.23 ;
    %load/vec4 v0x56436c7ed7d0_0;
    %ix/getv 4, v0x56436c7ed630_0;
    %shiftl 4;
    %store/vec4 v0x56436c7edce0_0, 0, 32;
    %jmp T_4.44;
T_4.24 ;
    %load/vec4 v0x56436c7ed7d0_0;
    %ix/getv 4, v0x56436c7ed630_0;
    %shiftr 4;
    %store/vec4 v0x56436c7edce0_0, 0, 32;
    %jmp T_4.44;
T_4.25 ;
    %load/vec4 v0x56436c7ed7d0_0;
    %ix/getv 4, v0x56436c7ed630_0;
    %shiftr/s 4;
    %store/vec4 v0x56436c7edce0_0, 0, 32;
    %jmp T_4.44;
T_4.26 ;
    %load/vec4 v0x56436c7ed7d0_0;
    %load/vec4 v0x56436c7edb10_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x56436c7edce0_0, 0, 32;
    %jmp T_4.44;
T_4.27 ;
    %load/vec4 v0x56436c7ed7d0_0;
    %load/vec4 v0x56436c7edb10_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x56436c7edce0_0, 0, 32;
    %jmp T_4.44;
T_4.28 ;
    %load/vec4 v0x56436c7ed7d0_0;
    %load/vec4 v0x56436c7edb10_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x56436c7edce0_0, 0, 32;
    %jmp T_4.44;
T_4.29 ;
    %load/vec4 v0x56436c7ed710_0;
    %pad/s 64;
    %load/vec4 v0x56436c7ed7d0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x56436c7ed1d0_0, 0, 64;
    %load/vec4 v0x56436c7ed1d0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x56436c7ece50_0, 0, 32;
    %load/vec4 v0x56436c7ed1d0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x56436c7ed010_0, 0, 32;
    %jmp T_4.44;
T_4.30 ;
    %load/vec4 v0x56436c7edb10_0;
    %pad/u 64;
    %load/vec4 v0x56436c7edbd0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x56436c7ed1d0_0, 0, 64;
    %load/vec4 v0x56436c7ed1d0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x56436c7ece50_0, 0, 32;
    %load/vec4 v0x56436c7ed1d0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x56436c7ed010_0, 0, 32;
    %jmp T_4.44;
T_4.31 ;
    %load/vec4 v0x56436c7ed710_0;
    %load/vec4 v0x56436c7ed7d0_0;
    %mod/s;
    %store/vec4 v0x56436c7ece50_0, 0, 32;
    %load/vec4 v0x56436c7ed710_0;
    %load/vec4 v0x56436c7ed7d0_0;
    %div/s;
    %store/vec4 v0x56436c7ed010_0, 0, 32;
    %jmp T_4.44;
T_4.32 ;
    %load/vec4 v0x56436c7edb10_0;
    %load/vec4 v0x56436c7edbd0_0;
    %mod;
    %store/vec4 v0x56436c7ece50_0, 0, 32;
    %load/vec4 v0x56436c7edb10_0;
    %load/vec4 v0x56436c7edbd0_0;
    %div;
    %store/vec4 v0x56436c7ed010_0, 0, 32;
    %jmp T_4.44;
T_4.33 ;
    %load/vec4 v0x56436c7ed2b0_0;
    %store/vec4 v0x56436c7ece50_0, 0, 32;
    %jmp T_4.44;
T_4.34 ;
    %load/vec4 v0x56436c7ed2b0_0;
    %store/vec4 v0x56436c7ed010_0, 0, 32;
    %jmp T_4.44;
T_4.35 ;
    %load/vec4 v0x56436c7ed710_0;
    %load/vec4 v0x56436c7ed7d0_0;
    %add;
    %store/vec4 v0x56436c7edce0_0, 0, 32;
    %jmp T_4.44;
T_4.36 ;
    %load/vec4 v0x56436c7edb10_0;
    %load/vec4 v0x56436c7edbd0_0;
    %add;
    %store/vec4 v0x56436c7edce0_0, 0, 32;
    %jmp T_4.44;
T_4.37 ;
    %load/vec4 v0x56436c7edb10_0;
    %load/vec4 v0x56436c7edbd0_0;
    %sub;
    %store/vec4 v0x56436c7edce0_0, 0, 32;
    %jmp T_4.44;
T_4.38 ;
    %load/vec4 v0x56436c7edb10_0;
    %load/vec4 v0x56436c7edbd0_0;
    %and;
    %store/vec4 v0x56436c7edce0_0, 0, 32;
    %jmp T_4.44;
T_4.39 ;
    %load/vec4 v0x56436c7edb10_0;
    %load/vec4 v0x56436c7edbd0_0;
    %or;
    %store/vec4 v0x56436c7edce0_0, 0, 32;
    %jmp T_4.44;
T_4.40 ;
    %load/vec4 v0x56436c7edb10_0;
    %load/vec4 v0x56436c7edbd0_0;
    %xor;
    %store/vec4 v0x56436c7edce0_0, 0, 32;
    %jmp T_4.44;
T_4.41 ;
    %load/vec4 v0x56436c7edb10_0;
    %load/vec4 v0x56436c7edbd0_0;
    %or;
    %inv;
    %store/vec4 v0x56436c7edce0_0, 0, 32;
    %jmp T_4.44;
T_4.42 ;
    %load/vec4 v0x56436c7ed710_0;
    %load/vec4 v0x56436c7ed7d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.46, 8;
T_4.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.46, 8;
 ; End of false expr.
    %blend;
T_4.46;
    %store/vec4 v0x56436c7edce0_0, 0, 32;
    %jmp T_4.44;
T_4.43 ;
    %load/vec4 v0x56436c7edb10_0;
    %load/vec4 v0x56436c7edbd0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.48, 8;
T_4.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.48, 8;
 ; End of false expr.
    %blend;
T_4.48;
    %store/vec4 v0x56436c7edce0_0, 0, 32;
    %jmp T_4.44;
T_4.44 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.1 ;
    %load/vec4 v0x56436c7ecb40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.52, 6;
    %jmp T_4.53;
T_4.49 ;
    %load/vec4 v0x56436c7ed710_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56436c7ecc20_0, 0, 1;
    %jmp T_4.55;
T_4.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56436c7ecc20_0, 0, 1;
T_4.55 ;
    %jmp T_4.53;
T_4.50 ;
    %load/vec4 v0x56436c7ed710_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56436c7ecc20_0, 0, 1;
    %jmp T_4.57;
T_4.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56436c7ecc20_0, 0, 1;
T_4.57 ;
    %jmp T_4.53;
T_4.51 ;
    %load/vec4 v0x56436c7ed710_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56436c7ecc20_0, 0, 1;
    %jmp T_4.59;
T_4.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56436c7ecc20_0, 0, 1;
T_4.59 ;
    %jmp T_4.53;
T_4.52 ;
    %load/vec4 v0x56436c7ed710_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56436c7ecc20_0, 0, 1;
    %jmp T_4.61;
T_4.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56436c7ecc20_0, 0, 1;
T_4.61 ;
    %jmp T_4.53;
T_4.53 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.2 ;
    %load/vec4 v0x56436c7ed710_0;
    %load/vec4 v0x56436c7ed7d0_0;
    %cmp/e;
    %jmp/0xz  T_4.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56436c7ecc20_0, 0, 1;
    %jmp T_4.63;
T_4.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56436c7ecc20_0, 0, 1;
T_4.63 ;
    %jmp T_4.22;
T_4.3 ;
    %load/vec4 v0x56436c7ed710_0;
    %load/vec4 v0x56436c7ed390_0;
    %cmp/ne;
    %jmp/0xz  T_4.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56436c7ecc20_0, 0, 1;
    %jmp T_4.65;
T_4.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56436c7ecc20_0, 0, 1;
T_4.65 ;
    %jmp T_4.22;
T_4.4 ;
    %load/vec4 v0x56436c7ed710_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_4.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56436c7ecc20_0, 0, 1;
    %jmp T_4.67;
T_4.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56436c7ecc20_0, 0, 1;
T_4.67 ;
    %jmp T_4.22;
T_4.5 ;
    %load/vec4 v0x56436c7ed710_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56436c7ecc20_0, 0, 1;
    %jmp T_4.69;
T_4.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56436c7ecc20_0, 0, 1;
T_4.69 ;
    %jmp T_4.22;
T_4.6 ;
    %load/vec4 v0x56436c7ed710_0;
    %load/vec4 v0x56436c7ed8a0_0;
    %add;
    %store/vec4 v0x56436c7edce0_0, 0, 32;
    %jmp T_4.22;
T_4.7 ;
    %load/vec4 v0x56436c7edb10_0;
    %load/vec4 v0x56436c7ed8a0_0;
    %add;
    %store/vec4 v0x56436c7edce0_0, 0, 32;
    %jmp T_4.22;
T_4.8 ;
    %load/vec4 v0x56436c7ed710_0;
    %load/vec4 v0x56436c7ed8a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.71, 8;
T_4.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.71, 8;
 ; End of false expr.
    %blend;
T_4.71;
    %store/vec4 v0x56436c7edce0_0, 0, 32;
    %jmp T_4.22;
T_4.9 ;
    %load/vec4 v0x56436c7edb10_0;
    %load/vec4 v0x56436c7ed960_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.73, 8;
T_4.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.73, 8;
 ; End of false expr.
    %blend;
T_4.73;
    %store/vec4 v0x56436c7edce0_0, 0, 32;
    %jmp T_4.22;
T_4.10 ;
    %load/vec4 v0x56436c7edb10_0;
    %load/vec4 v0x56436c7eda50_0;
    %and;
    %store/vec4 v0x56436c7edce0_0, 0, 32;
    %jmp T_4.22;
T_4.11 ;
    %load/vec4 v0x56436c7edb10_0;
    %load/vec4 v0x56436c7eda50_0;
    %or;
    %store/vec4 v0x56436c7edce0_0, 0, 32;
    %jmp T_4.22;
T_4.12 ;
    %load/vec4 v0x56436c7edb10_0;
    %load/vec4 v0x56436c7eda50_0;
    %xor;
    %store/vec4 v0x56436c7edce0_0, 0, 32;
    %jmp T_4.22;
T_4.13 ;
    %load/vec4 v0x56436c7eda50_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x56436c7edce0_0, 0, 32;
    %jmp T_4.22;
T_4.14 ;
    %load/vec4 v0x56436c7ed710_0;
    %load/vec4 v0x56436c7ed8a0_0;
    %add;
    %store/vec4 v0x56436c7ed0f0_0, 0, 32;
    %jmp T_4.22;
T_4.15 ;
    %load/vec4 v0x56436c7ed710_0;
    %load/vec4 v0x56436c7ed8a0_0;
    %add;
    %store/vec4 v0x56436c7ed0f0_0, 0, 32;
    %jmp T_4.22;
T_4.16 ;
    %load/vec4 v0x56436c7ed710_0;
    %load/vec4 v0x56436c7ed8a0_0;
    %add;
    %store/vec4 v0x56436c7ed0f0_0, 0, 32;
    %jmp T_4.22;
T_4.17 ;
    %load/vec4 v0x56436c7ed710_0;
    %load/vec4 v0x56436c7ed8a0_0;
    %add;
    %store/vec4 v0x56436c7ed0f0_0, 0, 32;
    %jmp T_4.22;
T_4.18 ;
    %load/vec4 v0x56436c7ed710_0;
    %load/vec4 v0x56436c7ed8a0_0;
    %add;
    %store/vec4 v0x56436c7ed0f0_0, 0, 32;
    %jmp T_4.22;
T_4.19 ;
    %load/vec4 v0x56436c7ed710_0;
    %load/vec4 v0x56436c7ed8a0_0;
    %add;
    %store/vec4 v0x56436c7ed0f0_0, 0, 32;
    %jmp T_4.22;
T_4.20 ;
    %load/vec4 v0x56436c7ed710_0;
    %load/vec4 v0x56436c7ed8a0_0;
    %add;
    %store/vec4 v0x56436c7ed0f0_0, 0, 32;
    %jmp T_4.22;
T_4.21 ;
    %load/vec4 v0x56436c7ed710_0;
    %load/vec4 v0x56436c7ed8a0_0;
    %add;
    %store/vec4 v0x56436c7ed0f0_0, 0, 32;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %load/vec4 v0x56436c7edce0_0;
    %store/vec4 v0x56436c7ed550_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x56436c7eed50;
T_5 ;
    %wait E_0x56436c728100;
    %load/vec4 v0x56436c7ef420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56436c7ef0c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x56436c7ef330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x56436c7ef1a0_0;
    %assign/vec4 v0x56436c7ef0c0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x56436c7ee590;
T_6 ;
    %wait E_0x56436c728100;
    %load/vec4 v0x56436c7eec00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56436c7ee870_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x56436c7eeaf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x56436c7ee930_0;
    %assign/vec4 v0x56436c7ee870_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x56436c7edf10;
T_7 ;
    %wait E_0x56436c728100;
    %load/vec4 v0x56436c7ee3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x56436c7ee180_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x56436c7ee260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x56436c7ee300_0;
    %assign/vec4 v0x56436c7ee180_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x56436c7ebef0;
T_8 ;
    %wait E_0x56436c728100;
    %vpi_call/w 8 115 "$display", "reset=%h", v0x56436c7f9780_0 {0 0 0};
    %vpi_call/w 8 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x56436c7f7910_0, v0x56436c7f6810_0, v0x56436c7f9360_0 {0 0 0};
    %vpi_call/w 8 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x56436c7f9050_0, v0x56436c7f91f0_0 {0 0 0};
    %vpi_call/w 8 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x56436c7f8f80_0, v0x56436c7f9120_0 {0 0 0};
    %vpi_call/w 8 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x56436c7f9420_0, v0x56436c7f98b0_0, v0x56436c7f95e0_0 {0 0 0};
    %vpi_call/w 8 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x56436c7f8c60_0, v0x56436c7f9a20_0, v0x56436c7f9980_0, v0x56436c7f7d70_0, v0x56436c7f75e0_0 {0 0 0};
    %vpi_call/w 8 121 "$display", "pc=%h", v0x56436c7f6f30_0 {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_0x56436c7ebef0;
T_9 ;
    %wait E_0x56436c729d40;
    %load/vec4 v0x56436c7f6b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x56436c7f7020_0;
    %load/vec4 v0x56436c7f6c70_0;
    %add;
    %store/vec4 v0x56436c7f8d20_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x56436c7f79d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x56436c7f7020_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x56436c7f7910_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x56436c7f8d20_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x56436c7f7a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x56436c7f8f80_0;
    %store/vec4 v0x56436c7f8d20_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x56436c7f7020_0;
    %store/vec4 v0x56436c7f8d20_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x56436c7ebef0;
T_10 ;
    %wait E_0x56436c728100;
    %load/vec4 v0x56436c7f9780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56436c7f6e90_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x56436c7f6f30_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x56436c7f6e90_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x56436c7b76a0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56436c7f9dc0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x56436c7f9dc0_0;
    %inv;
    %store/vec4 v0x56436c7f9dc0_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x56436c7b76a0;
T_12 ;
    %fork t_1, S_0x56436c7c9f20;
    %jmp t_0;
    .scope S_0x56436c7c9f20;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56436c7fa640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56436c7f9e60_0, 0, 1;
    %wait E_0x56436c728100;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56436c7fa640_0, 0, 1;
    %wait E_0x56436c728100;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x56436c7eb730_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x56436c7fa0e0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x56436c7eba00_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x56436c7ebae0_0, 0, 5;
    %load/vec4 v0x56436c7eb730_0;
    %store/vec4 v0x56436c7ebbc0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56436c7eb7f0_0, 0, 16;
    %load/vec4 v0x56436c7eba00_0;
    %load/vec4 v0x56436c7ebae0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56436c7ebbc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56436c7eb7f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56436c7eb8d0_0, 0, 32;
    %load/vec4 v0x56436c7eb8d0_0;
    %store/vec4 v0x56436c7fa4b0_0, 0, 32;
    %load/vec4 v0x56436c7fa0e0_0;
    %load/vec4 v0x56436c7eb730_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x56436c7fa0e0_0, 0, 32;
    %wait E_0x56436c728100;
    %delay 2, 0;
    %load/vec4 v0x56436c7fa1b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 7 88 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.3 ;
    %load/vec4 v0x56436c7f9ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 7 89 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.5 ;
    %load/vec4 v0x56436c7eb730_0;
    %addi 1, 0, 5;
    %store/vec4 v0x56436c7eb730_0, 0, 5;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x56436c7eb730_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_12.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.7, 5;
    %jmp/1 T_12.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0x56436c7eba00_0, 0, 6;
    %load/vec4 v0x56436c7eb730_0;
    %store/vec4 v0x56436c7ebae0_0, 0, 5;
    %load/vec4 v0x56436c7eb730_0;
    %addi 15, 0, 5;
    %store/vec4 v0x56436c7ebbc0_0, 0, 5;
    %load/vec4 v0x56436c7eb730_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x56436c7eb7f0_0, 0, 16;
    %load/vec4 v0x56436c7eba00_0;
    %load/vec4 v0x56436c7ebae0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56436c7ebbc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56436c7eb7f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56436c7eb8d0_0, 0, 32;
    %load/vec4 v0x56436c7eb8d0_0;
    %store/vec4 v0x56436c7fa4b0_0, 0, 32;
    %wait E_0x56436c728100;
    %delay 2, 0;
    %load/vec4 v0x56436c7eb730_0;
    %addi 1, 0, 5;
    %store/vec4 v0x56436c7eb730_0, 0, 5;
    %jmp T_12.6;
T_12.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x56436c7eb730_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x56436c7ebca0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.9, 5;
    %jmp/1 T_12.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x56436c7eba00_0, 0, 6;
    %load/vec4 v0x56436c7eb730_0;
    %addi 15, 0, 5;
    %store/vec4 v0x56436c7ebae0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x56436c7ebbc0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56436c7eb7f0_0, 0, 16;
    %load/vec4 v0x56436c7eba00_0;
    %load/vec4 v0x56436c7ebae0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56436c7ebbc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56436c7eb7f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56436c7eb8d0_0, 0, 32;
    %load/vec4 v0x56436c7eb8d0_0;
    %store/vec4 v0x56436c7fa4b0_0, 0, 32;
    %wait E_0x56436c728100;
    %delay 2, 0;
    %load/vec4 v0x56436c7eb730_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x56436c7ebe10_0, 0, 16;
    %load/vec4 v0x56436c7ebe10_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_12.10, 8;
    %pushi/vec4 65535, 0, 16;
    %jmp/1 T_12.11, 8;
T_12.10 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_12.11, 8;
 ; End of false expr.
    %blend;
T_12.11;
    %load/vec4 v0x56436c7ebe10_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56436c7eb550_0, 0, 32;
    %vpi_call/w 7 127 "$display", "%b", v0x56436c7eb550_0 {0 0 0};
    %load/vec4 v0x56436c7ebca0_0;
    %load/vec4 v0x56436c7eb730_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x56436c7ebca0_0, 0, 32;
    %load/vec4 v0x56436c7ebca0_0;
    %load/vec4 v0x56436c7eb550_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x56436c7eb650_0, 0, 32;
    %load/vec4 v0x56436c7fa550_0;
    %load/vec4 v0x56436c7eb650_0;
    %cmp/e;
    %jmp/0xz  T_12.12, 4;
    %jmp T_12.13;
T_12.12 ;
    %vpi_call/w 7 131 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x56436c7eb650_0, v0x56436c7fa550_0 {0 0 0};
T_12.13 ;
    %load/vec4 v0x56436c7eb730_0;
    %addi 1, 0, 5;
    %store/vec4 v0x56436c7eb730_0, 0, 5;
    %jmp T_12.8;
T_12.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x56436c7b76a0;
t_0 %join;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/slti_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
