
xbee.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003494  080001bc  080001bc  000011bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000007c  08003650  08003650  00004650  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080036cc  080036cc  0000500c  2**0
                  CONTENTS
  4 .ARM          00000008  080036cc  080036cc  000046cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080036d4  080036d4  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080036d4  080036d4  000046d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080036d8  080036d8  000046d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080036dc  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b4  2000000c  080036e8  0000500c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000c0  080036e8  000050c0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c4fe  00000000  00000000  0000503c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a7e  00000000  00000000  0001153a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009c8  00000000  00000000  00012fb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000785  00000000  00000000  00013980  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028519  00000000  00000000  00014105  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bf93  00000000  00000000  0003c61e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f93ee  00000000  00000000  000485b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014199f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000277c  00000000  00000000  001419e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  00144160  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	@ (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	@ (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	2000000c 	.word	0x2000000c
 80001d8:	00000000 	.word	0x00000000
 80001dc:	08003638 	.word	0x08003638

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	@ (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	@ (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	@ (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20000010 	.word	0x20000010
 80001f8:	08003638 	.word	0x08003638

080001fc <__aeabi_uldivmod>:
 80001fc:	b953      	cbnz	r3, 8000214 <__aeabi_uldivmod+0x18>
 80001fe:	b94a      	cbnz	r2, 8000214 <__aeabi_uldivmod+0x18>
 8000200:	2900      	cmp	r1, #0
 8000202:	bf08      	it	eq
 8000204:	2800      	cmpeq	r0, #0
 8000206:	bf1c      	itt	ne
 8000208:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 800020c:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000210:	f000 b96a 	b.w	80004e8 <__aeabi_idiv0>
 8000214:	f1ad 0c08 	sub.w	ip, sp, #8
 8000218:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800021c:	f000 f806 	bl	800022c <__udivmoddi4>
 8000220:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000224:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000228:	b004      	add	sp, #16
 800022a:	4770      	bx	lr

0800022c <__udivmoddi4>:
 800022c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000230:	9d08      	ldr	r5, [sp, #32]
 8000232:	460c      	mov	r4, r1
 8000234:	2b00      	cmp	r3, #0
 8000236:	d14e      	bne.n	80002d6 <__udivmoddi4+0xaa>
 8000238:	4694      	mov	ip, r2
 800023a:	458c      	cmp	ip, r1
 800023c:	4686      	mov	lr, r0
 800023e:	fab2 f282 	clz	r2, r2
 8000242:	d962      	bls.n	800030a <__udivmoddi4+0xde>
 8000244:	b14a      	cbz	r2, 800025a <__udivmoddi4+0x2e>
 8000246:	f1c2 0320 	rsb	r3, r2, #32
 800024a:	4091      	lsls	r1, r2
 800024c:	fa20 f303 	lsr.w	r3, r0, r3
 8000250:	fa0c fc02 	lsl.w	ip, ip, r2
 8000254:	4319      	orrs	r1, r3
 8000256:	fa00 fe02 	lsl.w	lr, r0, r2
 800025a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800025e:	fa1f f68c 	uxth.w	r6, ip
 8000262:	fbb1 f4f7 	udiv	r4, r1, r7
 8000266:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800026a:	fb07 1114 	mls	r1, r7, r4, r1
 800026e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000272:	fb04 f106 	mul.w	r1, r4, r6
 8000276:	4299      	cmp	r1, r3
 8000278:	d90a      	bls.n	8000290 <__udivmoddi4+0x64>
 800027a:	eb1c 0303 	adds.w	r3, ip, r3
 800027e:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000282:	f080 8112 	bcs.w	80004aa <__udivmoddi4+0x27e>
 8000286:	4299      	cmp	r1, r3
 8000288:	f240 810f 	bls.w	80004aa <__udivmoddi4+0x27e>
 800028c:	3c02      	subs	r4, #2
 800028e:	4463      	add	r3, ip
 8000290:	1a59      	subs	r1, r3, r1
 8000292:	fa1f f38e 	uxth.w	r3, lr
 8000296:	fbb1 f0f7 	udiv	r0, r1, r7
 800029a:	fb07 1110 	mls	r1, r7, r0, r1
 800029e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002a2:	fb00 f606 	mul.w	r6, r0, r6
 80002a6:	429e      	cmp	r6, r3
 80002a8:	d90a      	bls.n	80002c0 <__udivmoddi4+0x94>
 80002aa:	eb1c 0303 	adds.w	r3, ip, r3
 80002ae:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 80002b2:	f080 80fc 	bcs.w	80004ae <__udivmoddi4+0x282>
 80002b6:	429e      	cmp	r6, r3
 80002b8:	f240 80f9 	bls.w	80004ae <__udivmoddi4+0x282>
 80002bc:	4463      	add	r3, ip
 80002be:	3802      	subs	r0, #2
 80002c0:	1b9b      	subs	r3, r3, r6
 80002c2:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002c6:	2100      	movs	r1, #0
 80002c8:	b11d      	cbz	r5, 80002d2 <__udivmoddi4+0xa6>
 80002ca:	40d3      	lsrs	r3, r2
 80002cc:	2200      	movs	r2, #0
 80002ce:	e9c5 3200 	strd	r3, r2, [r5]
 80002d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d905      	bls.n	80002e6 <__udivmoddi4+0xba>
 80002da:	b10d      	cbz	r5, 80002e0 <__udivmoddi4+0xb4>
 80002dc:	e9c5 0100 	strd	r0, r1, [r5]
 80002e0:	2100      	movs	r1, #0
 80002e2:	4608      	mov	r0, r1
 80002e4:	e7f5      	b.n	80002d2 <__udivmoddi4+0xa6>
 80002e6:	fab3 f183 	clz	r1, r3
 80002ea:	2900      	cmp	r1, #0
 80002ec:	d146      	bne.n	800037c <__udivmoddi4+0x150>
 80002ee:	42a3      	cmp	r3, r4
 80002f0:	d302      	bcc.n	80002f8 <__udivmoddi4+0xcc>
 80002f2:	4290      	cmp	r0, r2
 80002f4:	f0c0 80f0 	bcc.w	80004d8 <__udivmoddi4+0x2ac>
 80002f8:	1a86      	subs	r6, r0, r2
 80002fa:	eb64 0303 	sbc.w	r3, r4, r3
 80002fe:	2001      	movs	r0, #1
 8000300:	2d00      	cmp	r5, #0
 8000302:	d0e6      	beq.n	80002d2 <__udivmoddi4+0xa6>
 8000304:	e9c5 6300 	strd	r6, r3, [r5]
 8000308:	e7e3      	b.n	80002d2 <__udivmoddi4+0xa6>
 800030a:	2a00      	cmp	r2, #0
 800030c:	f040 8090 	bne.w	8000430 <__udivmoddi4+0x204>
 8000310:	eba1 040c 	sub.w	r4, r1, ip
 8000314:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000318:	fa1f f78c 	uxth.w	r7, ip
 800031c:	2101      	movs	r1, #1
 800031e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000322:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000326:	fb08 4416 	mls	r4, r8, r6, r4
 800032a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800032e:	fb07 f006 	mul.w	r0, r7, r6
 8000332:	4298      	cmp	r0, r3
 8000334:	d908      	bls.n	8000348 <__udivmoddi4+0x11c>
 8000336:	eb1c 0303 	adds.w	r3, ip, r3
 800033a:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 800033e:	d202      	bcs.n	8000346 <__udivmoddi4+0x11a>
 8000340:	4298      	cmp	r0, r3
 8000342:	f200 80cd 	bhi.w	80004e0 <__udivmoddi4+0x2b4>
 8000346:	4626      	mov	r6, r4
 8000348:	1a1c      	subs	r4, r3, r0
 800034a:	fa1f f38e 	uxth.w	r3, lr
 800034e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000352:	fb08 4410 	mls	r4, r8, r0, r4
 8000356:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800035a:	fb00 f707 	mul.w	r7, r0, r7
 800035e:	429f      	cmp	r7, r3
 8000360:	d908      	bls.n	8000374 <__udivmoddi4+0x148>
 8000362:	eb1c 0303 	adds.w	r3, ip, r3
 8000366:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 800036a:	d202      	bcs.n	8000372 <__udivmoddi4+0x146>
 800036c:	429f      	cmp	r7, r3
 800036e:	f200 80b0 	bhi.w	80004d2 <__udivmoddi4+0x2a6>
 8000372:	4620      	mov	r0, r4
 8000374:	1bdb      	subs	r3, r3, r7
 8000376:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800037a:	e7a5      	b.n	80002c8 <__udivmoddi4+0x9c>
 800037c:	f1c1 0620 	rsb	r6, r1, #32
 8000380:	408b      	lsls	r3, r1
 8000382:	fa22 f706 	lsr.w	r7, r2, r6
 8000386:	431f      	orrs	r7, r3
 8000388:	fa20 fc06 	lsr.w	ip, r0, r6
 800038c:	fa04 f301 	lsl.w	r3, r4, r1
 8000390:	ea43 030c 	orr.w	r3, r3, ip
 8000394:	40f4      	lsrs	r4, r6
 8000396:	fa00 f801 	lsl.w	r8, r0, r1
 800039a:	0c38      	lsrs	r0, r7, #16
 800039c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003a0:	fbb4 fef0 	udiv	lr, r4, r0
 80003a4:	fa1f fc87 	uxth.w	ip, r7
 80003a8:	fb00 441e 	mls	r4, r0, lr, r4
 80003ac:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003b0:	fb0e f90c 	mul.w	r9, lr, ip
 80003b4:	45a1      	cmp	r9, r4
 80003b6:	fa02 f201 	lsl.w	r2, r2, r1
 80003ba:	d90a      	bls.n	80003d2 <__udivmoddi4+0x1a6>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 80003c2:	f080 8084 	bcs.w	80004ce <__udivmoddi4+0x2a2>
 80003c6:	45a1      	cmp	r9, r4
 80003c8:	f240 8081 	bls.w	80004ce <__udivmoddi4+0x2a2>
 80003cc:	f1ae 0e02 	sub.w	lr, lr, #2
 80003d0:	443c      	add	r4, r7
 80003d2:	eba4 0409 	sub.w	r4, r4, r9
 80003d6:	fa1f f983 	uxth.w	r9, r3
 80003da:	fbb4 f3f0 	udiv	r3, r4, r0
 80003de:	fb00 4413 	mls	r4, r0, r3, r4
 80003e2:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003e6:	fb03 fc0c 	mul.w	ip, r3, ip
 80003ea:	45a4      	cmp	ip, r4
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x1d2>
 80003ee:	193c      	adds	r4, r7, r4
 80003f0:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80003f4:	d267      	bcs.n	80004c6 <__udivmoddi4+0x29a>
 80003f6:	45a4      	cmp	ip, r4
 80003f8:	d965      	bls.n	80004c6 <__udivmoddi4+0x29a>
 80003fa:	3b02      	subs	r3, #2
 80003fc:	443c      	add	r4, r7
 80003fe:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000402:	fba0 9302 	umull	r9, r3, r0, r2
 8000406:	eba4 040c 	sub.w	r4, r4, ip
 800040a:	429c      	cmp	r4, r3
 800040c:	46ce      	mov	lr, r9
 800040e:	469c      	mov	ip, r3
 8000410:	d351      	bcc.n	80004b6 <__udivmoddi4+0x28a>
 8000412:	d04e      	beq.n	80004b2 <__udivmoddi4+0x286>
 8000414:	b155      	cbz	r5, 800042c <__udivmoddi4+0x200>
 8000416:	ebb8 030e 	subs.w	r3, r8, lr
 800041a:	eb64 040c 	sbc.w	r4, r4, ip
 800041e:	fa04 f606 	lsl.w	r6, r4, r6
 8000422:	40cb      	lsrs	r3, r1
 8000424:	431e      	orrs	r6, r3
 8000426:	40cc      	lsrs	r4, r1
 8000428:	e9c5 6400 	strd	r6, r4, [r5]
 800042c:	2100      	movs	r1, #0
 800042e:	e750      	b.n	80002d2 <__udivmoddi4+0xa6>
 8000430:	f1c2 0320 	rsb	r3, r2, #32
 8000434:	fa20 f103 	lsr.w	r1, r0, r3
 8000438:	fa0c fc02 	lsl.w	ip, ip, r2
 800043c:	fa24 f303 	lsr.w	r3, r4, r3
 8000440:	4094      	lsls	r4, r2
 8000442:	430c      	orrs	r4, r1
 8000444:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000448:	fa00 fe02 	lsl.w	lr, r0, r2
 800044c:	fa1f f78c 	uxth.w	r7, ip
 8000450:	fbb3 f0f8 	udiv	r0, r3, r8
 8000454:	fb08 3110 	mls	r1, r8, r0, r3
 8000458:	0c23      	lsrs	r3, r4, #16
 800045a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800045e:	fb00 f107 	mul.w	r1, r0, r7
 8000462:	4299      	cmp	r1, r3
 8000464:	d908      	bls.n	8000478 <__udivmoddi4+0x24c>
 8000466:	eb1c 0303 	adds.w	r3, ip, r3
 800046a:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 800046e:	d22c      	bcs.n	80004ca <__udivmoddi4+0x29e>
 8000470:	4299      	cmp	r1, r3
 8000472:	d92a      	bls.n	80004ca <__udivmoddi4+0x29e>
 8000474:	3802      	subs	r0, #2
 8000476:	4463      	add	r3, ip
 8000478:	1a5b      	subs	r3, r3, r1
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000480:	fb08 3311 	mls	r3, r8, r1, r3
 8000484:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000488:	fb01 f307 	mul.w	r3, r1, r7
 800048c:	42a3      	cmp	r3, r4
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x276>
 8000490:	eb1c 0404 	adds.w	r4, ip, r4
 8000494:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000498:	d213      	bcs.n	80004c2 <__udivmoddi4+0x296>
 800049a:	42a3      	cmp	r3, r4
 800049c:	d911      	bls.n	80004c2 <__udivmoddi4+0x296>
 800049e:	3902      	subs	r1, #2
 80004a0:	4464      	add	r4, ip
 80004a2:	1ae4      	subs	r4, r4, r3
 80004a4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004a8:	e739      	b.n	800031e <__udivmoddi4+0xf2>
 80004aa:	4604      	mov	r4, r0
 80004ac:	e6f0      	b.n	8000290 <__udivmoddi4+0x64>
 80004ae:	4608      	mov	r0, r1
 80004b0:	e706      	b.n	80002c0 <__udivmoddi4+0x94>
 80004b2:	45c8      	cmp	r8, r9
 80004b4:	d2ae      	bcs.n	8000414 <__udivmoddi4+0x1e8>
 80004b6:	ebb9 0e02 	subs.w	lr, r9, r2
 80004ba:	eb63 0c07 	sbc.w	ip, r3, r7
 80004be:	3801      	subs	r0, #1
 80004c0:	e7a8      	b.n	8000414 <__udivmoddi4+0x1e8>
 80004c2:	4631      	mov	r1, r6
 80004c4:	e7ed      	b.n	80004a2 <__udivmoddi4+0x276>
 80004c6:	4603      	mov	r3, r0
 80004c8:	e799      	b.n	80003fe <__udivmoddi4+0x1d2>
 80004ca:	4630      	mov	r0, r6
 80004cc:	e7d4      	b.n	8000478 <__udivmoddi4+0x24c>
 80004ce:	46d6      	mov	lr, sl
 80004d0:	e77f      	b.n	80003d2 <__udivmoddi4+0x1a6>
 80004d2:	4463      	add	r3, ip
 80004d4:	3802      	subs	r0, #2
 80004d6:	e74d      	b.n	8000374 <__udivmoddi4+0x148>
 80004d8:	4606      	mov	r6, r0
 80004da:	4623      	mov	r3, r4
 80004dc:	4608      	mov	r0, r1
 80004de:	e70f      	b.n	8000300 <__udivmoddi4+0xd4>
 80004e0:	3e02      	subs	r6, #2
 80004e2:	4463      	add	r3, ip
 80004e4:	e730      	b.n	8000348 <__udivmoddi4+0x11c>
 80004e6:	bf00      	nop

080004e8 <__aeabi_idiv0>:
 80004e8:	4770      	bx	lr
 80004ea:	bf00      	nop

080004ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004ec:	b580      	push	{r7, lr}
 80004ee:	b084      	sub	sp, #16
 80004f0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004f2:	f000 f9ba 	bl	800086a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004f6:	f000 f81b 	bl	8000530 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004fa:	f000 f8ab 	bl	8000654 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80004fe:	f000 f85d 	bl	80005bc <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  uint8_t tx_buff[]={0,1,2,3,4,5,6,7,8,9};
 8000502:	4a09      	ldr	r2, [pc, #36]	@ (8000528 <main+0x3c>)
 8000504:	1d3b      	adds	r3, r7, #4
 8000506:	ca07      	ldmia	r2, {r0, r1, r2}
 8000508:	c303      	stmia	r3!, {r0, r1}
 800050a:	801a      	strh	r2, [r3, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  HAL_UART_Transmit(&huart2, tx_buff, 10, 1000);
 800050c:	1d39      	adds	r1, r7, #4
 800050e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000512:	220a      	movs	r2, #10
 8000514:	4805      	ldr	r0, [pc, #20]	@ (800052c <main+0x40>)
 8000516:	f002 f9bd 	bl	8002894 <HAL_UART_Transmit>
	  HAL_Delay(10000);
 800051a:	f242 7010 	movw	r0, #10000	@ 0x2710
 800051e:	f000 fa19 	bl	8000954 <HAL_Delay>
	  HAL_UART_Transmit(&huart2, tx_buff, 10, 1000);
 8000522:	bf00      	nop
 8000524:	e7f2      	b.n	800050c <main+0x20>
 8000526:	bf00      	nop
 8000528:	08003650 	.word	0x08003650
 800052c:	20000028 	.word	0x20000028

08000530 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000530:	b580      	push	{r7, lr}
 8000532:	b096      	sub	sp, #88	@ 0x58
 8000534:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000536:	f107 0314 	add.w	r3, r7, #20
 800053a:	2244      	movs	r2, #68	@ 0x44
 800053c:	2100      	movs	r1, #0
 800053e:	4618      	mov	r0, r3
 8000540:	f003 f84e 	bl	80035e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000544:	463b      	mov	r3, r7
 8000546:	2200      	movs	r2, #0
 8000548:	601a      	str	r2, [r3, #0]
 800054a:	605a      	str	r2, [r3, #4]
 800054c:	609a      	str	r2, [r3, #8]
 800054e:	60da      	str	r2, [r3, #12]
 8000550:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000552:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000556:	f000 fcb9 	bl	8000ecc <HAL_PWREx_ControlVoltageScaling>
 800055a:	4603      	mov	r3, r0
 800055c:	2b00      	cmp	r3, #0
 800055e:	d001      	beq.n	8000564 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000560:	f000 f890 	bl	8000684 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000564:	2310      	movs	r3, #16
 8000566:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000568:	2301      	movs	r3, #1
 800056a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800056c:	2300      	movs	r3, #0
 800056e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000570:	2360      	movs	r3, #96	@ 0x60
 8000572:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000574:	2300      	movs	r3, #0
 8000576:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000578:	f107 0314 	add.w	r3, r7, #20
 800057c:	4618      	mov	r0, r3
 800057e:	f000 fd49 	bl	8001014 <HAL_RCC_OscConfig>
 8000582:	4603      	mov	r3, r0
 8000584:	2b00      	cmp	r3, #0
 8000586:	d001      	beq.n	800058c <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8000588:	f000 f87c 	bl	8000684 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800058c:	230f      	movs	r3, #15
 800058e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000590:	2300      	movs	r3, #0
 8000592:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000594:	2300      	movs	r3, #0
 8000596:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000598:	2300      	movs	r3, #0
 800059a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800059c:	2300      	movs	r3, #0
 800059e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80005a0:	463b      	mov	r3, r7
 80005a2:	2100      	movs	r1, #0
 80005a4:	4618      	mov	r0, r3
 80005a6:	f001 f94f 	bl	8001848 <HAL_RCC_ClockConfig>
 80005aa:	4603      	mov	r3, r0
 80005ac:	2b00      	cmp	r3, #0
 80005ae:	d001      	beq.n	80005b4 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80005b0:	f000 f868 	bl	8000684 <Error_Handler>
  }
}
 80005b4:	bf00      	nop
 80005b6:	3758      	adds	r7, #88	@ 0x58
 80005b8:	46bd      	mov	sp, r7
 80005ba:	bd80      	pop	{r7, pc}

080005bc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80005c0:	4b22      	ldr	r3, [pc, #136]	@ (800064c <MX_USART2_UART_Init+0x90>)
 80005c2:	4a23      	ldr	r2, [pc, #140]	@ (8000650 <MX_USART2_UART_Init+0x94>)
 80005c4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80005c6:	4b21      	ldr	r3, [pc, #132]	@ (800064c <MX_USART2_UART_Init+0x90>)
 80005c8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80005cc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80005ce:	4b1f      	ldr	r3, [pc, #124]	@ (800064c <MX_USART2_UART_Init+0x90>)
 80005d0:	2200      	movs	r2, #0
 80005d2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80005d4:	4b1d      	ldr	r3, [pc, #116]	@ (800064c <MX_USART2_UART_Init+0x90>)
 80005d6:	2200      	movs	r2, #0
 80005d8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80005da:	4b1c      	ldr	r3, [pc, #112]	@ (800064c <MX_USART2_UART_Init+0x90>)
 80005dc:	2200      	movs	r2, #0
 80005de:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80005e0:	4b1a      	ldr	r3, [pc, #104]	@ (800064c <MX_USART2_UART_Init+0x90>)
 80005e2:	220c      	movs	r2, #12
 80005e4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80005e6:	4b19      	ldr	r3, [pc, #100]	@ (800064c <MX_USART2_UART_Init+0x90>)
 80005e8:	2200      	movs	r2, #0
 80005ea:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80005ec:	4b17      	ldr	r3, [pc, #92]	@ (800064c <MX_USART2_UART_Init+0x90>)
 80005ee:	2200      	movs	r2, #0
 80005f0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80005f2:	4b16      	ldr	r3, [pc, #88]	@ (800064c <MX_USART2_UART_Init+0x90>)
 80005f4:	2200      	movs	r2, #0
 80005f6:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80005f8:	4b14      	ldr	r3, [pc, #80]	@ (800064c <MX_USART2_UART_Init+0x90>)
 80005fa:	2200      	movs	r2, #0
 80005fc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80005fe:	4b13      	ldr	r3, [pc, #76]	@ (800064c <MX_USART2_UART_Init+0x90>)
 8000600:	2200      	movs	r2, #0
 8000602:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000604:	4811      	ldr	r0, [pc, #68]	@ (800064c <MX_USART2_UART_Init+0x90>)
 8000606:	f002 f8f5 	bl	80027f4 <HAL_UART_Init>
 800060a:	4603      	mov	r3, r0
 800060c:	2b00      	cmp	r3, #0
 800060e:	d001      	beq.n	8000614 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000610:	f000 f838 	bl	8000684 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000614:	2100      	movs	r1, #0
 8000616:	480d      	ldr	r0, [pc, #52]	@ (800064c <MX_USART2_UART_Init+0x90>)
 8000618:	f002 ff18 	bl	800344c <HAL_UARTEx_SetTxFifoThreshold>
 800061c:	4603      	mov	r3, r0
 800061e:	2b00      	cmp	r3, #0
 8000620:	d001      	beq.n	8000626 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000622:	f000 f82f 	bl	8000684 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000626:	2100      	movs	r1, #0
 8000628:	4808      	ldr	r0, [pc, #32]	@ (800064c <MX_USART2_UART_Init+0x90>)
 800062a:	f002 ff4d 	bl	80034c8 <HAL_UARTEx_SetRxFifoThreshold>
 800062e:	4603      	mov	r3, r0
 8000630:	2b00      	cmp	r3, #0
 8000632:	d001      	beq.n	8000638 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000634:	f000 f826 	bl	8000684 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000638:	4804      	ldr	r0, [pc, #16]	@ (800064c <MX_USART2_UART_Init+0x90>)
 800063a:	f002 fece 	bl	80033da <HAL_UARTEx_DisableFifoMode>
 800063e:	4603      	mov	r3, r0
 8000640:	2b00      	cmp	r3, #0
 8000642:	d001      	beq.n	8000648 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000644:	f000 f81e 	bl	8000684 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000648:	bf00      	nop
 800064a:	bd80      	pop	{r7, pc}
 800064c:	20000028 	.word	0x20000028
 8000650:	40004400 	.word	0x40004400

08000654 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000654:	b480      	push	{r7}
 8000656:	b083      	sub	sp, #12
 8000658:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800065a:	4b09      	ldr	r3, [pc, #36]	@ (8000680 <MX_GPIO_Init+0x2c>)
 800065c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800065e:	4a08      	ldr	r2, [pc, #32]	@ (8000680 <MX_GPIO_Init+0x2c>)
 8000660:	f043 0308 	orr.w	r3, r3, #8
 8000664:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000666:	4b06      	ldr	r3, [pc, #24]	@ (8000680 <MX_GPIO_Init+0x2c>)
 8000668:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800066a:	f003 0308 	and.w	r3, r3, #8
 800066e:	607b      	str	r3, [r7, #4]
 8000670:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000672:	bf00      	nop
 8000674:	370c      	adds	r7, #12
 8000676:	46bd      	mov	sp, r7
 8000678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800067c:	4770      	bx	lr
 800067e:	bf00      	nop
 8000680:	40021000 	.word	0x40021000

08000684 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000684:	b480      	push	{r7}
 8000686:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000688:	b672      	cpsid	i
}
 800068a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800068c:	bf00      	nop
 800068e:	e7fd      	b.n	800068c <Error_Handler+0x8>

08000690 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000690:	b480      	push	{r7}
 8000692:	b083      	sub	sp, #12
 8000694:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000696:	4b0f      	ldr	r3, [pc, #60]	@ (80006d4 <HAL_MspInit+0x44>)
 8000698:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800069a:	4a0e      	ldr	r2, [pc, #56]	@ (80006d4 <HAL_MspInit+0x44>)
 800069c:	f043 0301 	orr.w	r3, r3, #1
 80006a0:	6613      	str	r3, [r2, #96]	@ 0x60
 80006a2:	4b0c      	ldr	r3, [pc, #48]	@ (80006d4 <HAL_MspInit+0x44>)
 80006a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80006a6:	f003 0301 	and.w	r3, r3, #1
 80006aa:	607b      	str	r3, [r7, #4]
 80006ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006ae:	4b09      	ldr	r3, [pc, #36]	@ (80006d4 <HAL_MspInit+0x44>)
 80006b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80006b2:	4a08      	ldr	r2, [pc, #32]	@ (80006d4 <HAL_MspInit+0x44>)
 80006b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006b8:	6593      	str	r3, [r2, #88]	@ 0x58
 80006ba:	4b06      	ldr	r3, [pc, #24]	@ (80006d4 <HAL_MspInit+0x44>)
 80006bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80006be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006c2:	603b      	str	r3, [r7, #0]
 80006c4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006c6:	bf00      	nop
 80006c8:	370c      	adds	r7, #12
 80006ca:	46bd      	mov	sp, r7
 80006cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d0:	4770      	bx	lr
 80006d2:	bf00      	nop
 80006d4:	40021000 	.word	0x40021000

080006d8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b0ae      	sub	sp, #184	@ 0xb8
 80006dc:	af00      	add	r7, sp, #0
 80006de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006e0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80006e4:	2200      	movs	r2, #0
 80006e6:	601a      	str	r2, [r3, #0]
 80006e8:	605a      	str	r2, [r3, #4]
 80006ea:	609a      	str	r2, [r3, #8]
 80006ec:	60da      	str	r2, [r3, #12]
 80006ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80006f0:	f107 0310 	add.w	r3, r7, #16
 80006f4:	2294      	movs	r2, #148	@ 0x94
 80006f6:	2100      	movs	r1, #0
 80006f8:	4618      	mov	r0, r3
 80006fa:	f002 ff71 	bl	80035e0 <memset>
  if(huart->Instance==USART2)
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	4a21      	ldr	r2, [pc, #132]	@ (8000788 <HAL_UART_MspInit+0xb0>)
 8000704:	4293      	cmp	r3, r2
 8000706:	d13a      	bne.n	800077e <HAL_UART_MspInit+0xa6>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000708:	2302      	movs	r3, #2
 800070a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800070c:	2300      	movs	r3, #0
 800070e:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000710:	f107 0310 	add.w	r3, r7, #16
 8000714:	4618      	mov	r0, r3
 8000716:	f001 fb55 	bl	8001dc4 <HAL_RCCEx_PeriphCLKConfig>
 800071a:	4603      	mov	r3, r0
 800071c:	2b00      	cmp	r3, #0
 800071e:	d001      	beq.n	8000724 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000720:	f7ff ffb0 	bl	8000684 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000724:	4b19      	ldr	r3, [pc, #100]	@ (800078c <HAL_UART_MspInit+0xb4>)
 8000726:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000728:	4a18      	ldr	r2, [pc, #96]	@ (800078c <HAL_UART_MspInit+0xb4>)
 800072a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800072e:	6593      	str	r3, [r2, #88]	@ 0x58
 8000730:	4b16      	ldr	r3, [pc, #88]	@ (800078c <HAL_UART_MspInit+0xb4>)
 8000732:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000734:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000738:	60fb      	str	r3, [r7, #12]
 800073a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800073c:	4b13      	ldr	r3, [pc, #76]	@ (800078c <HAL_UART_MspInit+0xb4>)
 800073e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000740:	4a12      	ldr	r2, [pc, #72]	@ (800078c <HAL_UART_MspInit+0xb4>)
 8000742:	f043 0308 	orr.w	r3, r3, #8
 8000746:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000748:	4b10      	ldr	r3, [pc, #64]	@ (800078c <HAL_UART_MspInit+0xb4>)
 800074a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800074c:	f003 0308 	and.w	r3, r3, #8
 8000750:	60bb      	str	r3, [r7, #8]
 8000752:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8000754:	2360      	movs	r3, #96	@ 0x60
 8000756:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800075a:	2302      	movs	r3, #2
 800075c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000760:	2300      	movs	r3, #0
 8000762:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000766:	2303      	movs	r3, #3
 8000768:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800076c:	2307      	movs	r3, #7
 800076e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000772:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000776:	4619      	mov	r1, r3
 8000778:	4805      	ldr	r0, [pc, #20]	@ (8000790 <HAL_UART_MspInit+0xb8>)
 800077a:	f000 f9f5 	bl	8000b68 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800077e:	bf00      	nop
 8000780:	37b8      	adds	r7, #184	@ 0xb8
 8000782:	46bd      	mov	sp, r7
 8000784:	bd80      	pop	{r7, pc}
 8000786:	bf00      	nop
 8000788:	40004400 	.word	0x40004400
 800078c:	40021000 	.word	0x40021000
 8000790:	48000c00 	.word	0x48000c00

08000794 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000794:	b480      	push	{r7}
 8000796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000798:	bf00      	nop
 800079a:	e7fd      	b.n	8000798 <NMI_Handler+0x4>

0800079c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800079c:	b480      	push	{r7}
 800079e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007a0:	bf00      	nop
 80007a2:	e7fd      	b.n	80007a0 <HardFault_Handler+0x4>

080007a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007a4:	b480      	push	{r7}
 80007a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007a8:	bf00      	nop
 80007aa:	e7fd      	b.n	80007a8 <MemManage_Handler+0x4>

080007ac <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80007ac:	b480      	push	{r7}
 80007ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80007b0:	bf00      	nop
 80007b2:	e7fd      	b.n	80007b0 <BusFault_Handler+0x4>

080007b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80007b4:	b480      	push	{r7}
 80007b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80007b8:	bf00      	nop
 80007ba:	e7fd      	b.n	80007b8 <UsageFault_Handler+0x4>

080007bc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80007bc:	b480      	push	{r7}
 80007be:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80007c0:	bf00      	nop
 80007c2:	46bd      	mov	sp, r7
 80007c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c8:	4770      	bx	lr

080007ca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80007ca:	b480      	push	{r7}
 80007cc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80007ce:	bf00      	nop
 80007d0:	46bd      	mov	sp, r7
 80007d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d6:	4770      	bx	lr

080007d8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80007d8:	b480      	push	{r7}
 80007da:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80007dc:	bf00      	nop
 80007de:	46bd      	mov	sp, r7
 80007e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e4:	4770      	bx	lr

080007e6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80007e6:	b580      	push	{r7, lr}
 80007e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80007ea:	f000 f893 	bl	8000914 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80007ee:	bf00      	nop
 80007f0:	bd80      	pop	{r7, pc}
	...

080007f4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80007f4:	b480      	push	{r7}
 80007f6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80007f8:	4b06      	ldr	r3, [pc, #24]	@ (8000814 <SystemInit+0x20>)
 80007fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80007fe:	4a05      	ldr	r2, [pc, #20]	@ (8000814 <SystemInit+0x20>)
 8000800:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000804:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000808:	bf00      	nop
 800080a:	46bd      	mov	sp, r7
 800080c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000810:	4770      	bx	lr
 8000812:	bf00      	nop
 8000814:	e000ed00 	.word	0xe000ed00

08000818 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000818:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000850 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800081c:	f7ff ffea 	bl	80007f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000820:	480c      	ldr	r0, [pc, #48]	@ (8000854 <LoopForever+0x6>)
  ldr r1, =_edata
 8000822:	490d      	ldr	r1, [pc, #52]	@ (8000858 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000824:	4a0d      	ldr	r2, [pc, #52]	@ (800085c <LoopForever+0xe>)
  movs r3, #0
 8000826:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000828:	e002      	b.n	8000830 <LoopCopyDataInit>

0800082a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800082a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800082c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800082e:	3304      	adds	r3, #4

08000830 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000830:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000832:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000834:	d3f9      	bcc.n	800082a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000836:	4a0a      	ldr	r2, [pc, #40]	@ (8000860 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000838:	4c0a      	ldr	r4, [pc, #40]	@ (8000864 <LoopForever+0x16>)
  movs r3, #0
 800083a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800083c:	e001      	b.n	8000842 <LoopFillZerobss>

0800083e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800083e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000840:	3204      	adds	r2, #4

08000842 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000842:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000844:	d3fb      	bcc.n	800083e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000846:	f002 fed3 	bl	80035f0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800084a:	f7ff fe4f 	bl	80004ec <main>

0800084e <LoopForever>:

LoopForever:
    b LoopForever
 800084e:	e7fe      	b.n	800084e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000850:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8000854:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000858:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800085c:	080036dc 	.word	0x080036dc
  ldr r2, =_sbss
 8000860:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000864:	200000c0 	.word	0x200000c0

08000868 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000868:	e7fe      	b.n	8000868 <ADC1_IRQHandler>

0800086a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800086a:	b580      	push	{r7, lr}
 800086c:	b082      	sub	sp, #8
 800086e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000870:	2300      	movs	r3, #0
 8000872:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000874:	2003      	movs	r0, #3
 8000876:	f000 f943 	bl	8000b00 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800087a:	200f      	movs	r0, #15
 800087c:	f000 f80e 	bl	800089c <HAL_InitTick>
 8000880:	4603      	mov	r3, r0
 8000882:	2b00      	cmp	r3, #0
 8000884:	d002      	beq.n	800088c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000886:	2301      	movs	r3, #1
 8000888:	71fb      	strb	r3, [r7, #7]
 800088a:	e001      	b.n	8000890 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800088c:	f7ff ff00 	bl	8000690 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000890:	79fb      	ldrb	r3, [r7, #7]
}
 8000892:	4618      	mov	r0, r3
 8000894:	3708      	adds	r7, #8
 8000896:	46bd      	mov	sp, r7
 8000898:	bd80      	pop	{r7, pc}
	...

0800089c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	b084      	sub	sp, #16
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80008a4:	2300      	movs	r3, #0
 80008a6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80008a8:	4b17      	ldr	r3, [pc, #92]	@ (8000908 <HAL_InitTick+0x6c>)
 80008aa:	781b      	ldrb	r3, [r3, #0]
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d023      	beq.n	80008f8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80008b0:	4b16      	ldr	r3, [pc, #88]	@ (800090c <HAL_InitTick+0x70>)
 80008b2:	681a      	ldr	r2, [r3, #0]
 80008b4:	4b14      	ldr	r3, [pc, #80]	@ (8000908 <HAL_InitTick+0x6c>)
 80008b6:	781b      	ldrb	r3, [r3, #0]
 80008b8:	4619      	mov	r1, r3
 80008ba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80008be:	fbb3 f3f1 	udiv	r3, r3, r1
 80008c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80008c6:	4618      	mov	r0, r3
 80008c8:	f000 f941 	bl	8000b4e <HAL_SYSTICK_Config>
 80008cc:	4603      	mov	r3, r0
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d10f      	bne.n	80008f2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	2b0f      	cmp	r3, #15
 80008d6:	d809      	bhi.n	80008ec <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80008d8:	2200      	movs	r2, #0
 80008da:	6879      	ldr	r1, [r7, #4]
 80008dc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80008e0:	f000 f919 	bl	8000b16 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80008e4:	4a0a      	ldr	r2, [pc, #40]	@ (8000910 <HAL_InitTick+0x74>)
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	6013      	str	r3, [r2, #0]
 80008ea:	e007      	b.n	80008fc <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80008ec:	2301      	movs	r3, #1
 80008ee:	73fb      	strb	r3, [r7, #15]
 80008f0:	e004      	b.n	80008fc <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80008f2:	2301      	movs	r3, #1
 80008f4:	73fb      	strb	r3, [r7, #15]
 80008f6:	e001      	b.n	80008fc <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80008f8:	2301      	movs	r3, #1
 80008fa:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80008fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80008fe:	4618      	mov	r0, r3
 8000900:	3710      	adds	r7, #16
 8000902:	46bd      	mov	sp, r7
 8000904:	bd80      	pop	{r7, pc}
 8000906:	bf00      	nop
 8000908:	20000008 	.word	0x20000008
 800090c:	20000000 	.word	0x20000000
 8000910:	20000004 	.word	0x20000004

08000914 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000914:	b480      	push	{r7}
 8000916:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000918:	4b06      	ldr	r3, [pc, #24]	@ (8000934 <HAL_IncTick+0x20>)
 800091a:	781b      	ldrb	r3, [r3, #0]
 800091c:	461a      	mov	r2, r3
 800091e:	4b06      	ldr	r3, [pc, #24]	@ (8000938 <HAL_IncTick+0x24>)
 8000920:	681b      	ldr	r3, [r3, #0]
 8000922:	4413      	add	r3, r2
 8000924:	4a04      	ldr	r2, [pc, #16]	@ (8000938 <HAL_IncTick+0x24>)
 8000926:	6013      	str	r3, [r2, #0]
}
 8000928:	bf00      	nop
 800092a:	46bd      	mov	sp, r7
 800092c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000930:	4770      	bx	lr
 8000932:	bf00      	nop
 8000934:	20000008 	.word	0x20000008
 8000938:	200000bc 	.word	0x200000bc

0800093c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800093c:	b480      	push	{r7}
 800093e:	af00      	add	r7, sp, #0
  return uwTick;
 8000940:	4b03      	ldr	r3, [pc, #12]	@ (8000950 <HAL_GetTick+0x14>)
 8000942:	681b      	ldr	r3, [r3, #0]
}
 8000944:	4618      	mov	r0, r3
 8000946:	46bd      	mov	sp, r7
 8000948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800094c:	4770      	bx	lr
 800094e:	bf00      	nop
 8000950:	200000bc 	.word	0x200000bc

08000954 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b084      	sub	sp, #16
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800095c:	f7ff ffee 	bl	800093c <HAL_GetTick>
 8000960:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000966:	68fb      	ldr	r3, [r7, #12]
 8000968:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800096c:	d005      	beq.n	800097a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800096e:	4b0a      	ldr	r3, [pc, #40]	@ (8000998 <HAL_Delay+0x44>)
 8000970:	781b      	ldrb	r3, [r3, #0]
 8000972:	461a      	mov	r2, r3
 8000974:	68fb      	ldr	r3, [r7, #12]
 8000976:	4413      	add	r3, r2
 8000978:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800097a:	bf00      	nop
 800097c:	f7ff ffde 	bl	800093c <HAL_GetTick>
 8000980:	4602      	mov	r2, r0
 8000982:	68bb      	ldr	r3, [r7, #8]
 8000984:	1ad3      	subs	r3, r2, r3
 8000986:	68fa      	ldr	r2, [r7, #12]
 8000988:	429a      	cmp	r2, r3
 800098a:	d8f7      	bhi.n	800097c <HAL_Delay+0x28>
  {
  }
}
 800098c:	bf00      	nop
 800098e:	bf00      	nop
 8000990:	3710      	adds	r7, #16
 8000992:	46bd      	mov	sp, r7
 8000994:	bd80      	pop	{r7, pc}
 8000996:	bf00      	nop
 8000998:	20000008 	.word	0x20000008

0800099c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800099c:	b480      	push	{r7}
 800099e:	b085      	sub	sp, #20
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	f003 0307 	and.w	r3, r3, #7
 80009aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80009ac:	4b0c      	ldr	r3, [pc, #48]	@ (80009e0 <__NVIC_SetPriorityGrouping+0x44>)
 80009ae:	68db      	ldr	r3, [r3, #12]
 80009b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80009b2:	68ba      	ldr	r2, [r7, #8]
 80009b4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80009b8:	4013      	ands	r3, r2
 80009ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80009bc:	68fb      	ldr	r3, [r7, #12]
 80009be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80009c0:	68bb      	ldr	r3, [r7, #8]
 80009c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80009c4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80009c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80009cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80009ce:	4a04      	ldr	r2, [pc, #16]	@ (80009e0 <__NVIC_SetPriorityGrouping+0x44>)
 80009d0:	68bb      	ldr	r3, [r7, #8]
 80009d2:	60d3      	str	r3, [r2, #12]
}
 80009d4:	bf00      	nop
 80009d6:	3714      	adds	r7, #20
 80009d8:	46bd      	mov	sp, r7
 80009da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009de:	4770      	bx	lr
 80009e0:	e000ed00 	.word	0xe000ed00

080009e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80009e4:	b480      	push	{r7}
 80009e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80009e8:	4b04      	ldr	r3, [pc, #16]	@ (80009fc <__NVIC_GetPriorityGrouping+0x18>)
 80009ea:	68db      	ldr	r3, [r3, #12]
 80009ec:	0a1b      	lsrs	r3, r3, #8
 80009ee:	f003 0307 	and.w	r3, r3, #7
}
 80009f2:	4618      	mov	r0, r3
 80009f4:	46bd      	mov	sp, r7
 80009f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fa:	4770      	bx	lr
 80009fc:	e000ed00 	.word	0xe000ed00

08000a00 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a00:	b480      	push	{r7}
 8000a02:	b083      	sub	sp, #12
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	4603      	mov	r3, r0
 8000a08:	6039      	str	r1, [r7, #0]
 8000a0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	db0a      	blt.n	8000a2a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a14:	683b      	ldr	r3, [r7, #0]
 8000a16:	b2da      	uxtb	r2, r3
 8000a18:	490c      	ldr	r1, [pc, #48]	@ (8000a4c <__NVIC_SetPriority+0x4c>)
 8000a1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a1e:	0112      	lsls	r2, r2, #4
 8000a20:	b2d2      	uxtb	r2, r2
 8000a22:	440b      	add	r3, r1
 8000a24:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000a28:	e00a      	b.n	8000a40 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a2a:	683b      	ldr	r3, [r7, #0]
 8000a2c:	b2da      	uxtb	r2, r3
 8000a2e:	4908      	ldr	r1, [pc, #32]	@ (8000a50 <__NVIC_SetPriority+0x50>)
 8000a30:	79fb      	ldrb	r3, [r7, #7]
 8000a32:	f003 030f 	and.w	r3, r3, #15
 8000a36:	3b04      	subs	r3, #4
 8000a38:	0112      	lsls	r2, r2, #4
 8000a3a:	b2d2      	uxtb	r2, r2
 8000a3c:	440b      	add	r3, r1
 8000a3e:	761a      	strb	r2, [r3, #24]
}
 8000a40:	bf00      	nop
 8000a42:	370c      	adds	r7, #12
 8000a44:	46bd      	mov	sp, r7
 8000a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4a:	4770      	bx	lr
 8000a4c:	e000e100 	.word	0xe000e100
 8000a50:	e000ed00 	.word	0xe000ed00

08000a54 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a54:	b480      	push	{r7}
 8000a56:	b089      	sub	sp, #36	@ 0x24
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	60f8      	str	r0, [r7, #12]
 8000a5c:	60b9      	str	r1, [r7, #8]
 8000a5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000a60:	68fb      	ldr	r3, [r7, #12]
 8000a62:	f003 0307 	and.w	r3, r3, #7
 8000a66:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a68:	69fb      	ldr	r3, [r7, #28]
 8000a6a:	f1c3 0307 	rsb	r3, r3, #7
 8000a6e:	2b04      	cmp	r3, #4
 8000a70:	bf28      	it	cs
 8000a72:	2304      	movcs	r3, #4
 8000a74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a76:	69fb      	ldr	r3, [r7, #28]
 8000a78:	3304      	adds	r3, #4
 8000a7a:	2b06      	cmp	r3, #6
 8000a7c:	d902      	bls.n	8000a84 <NVIC_EncodePriority+0x30>
 8000a7e:	69fb      	ldr	r3, [r7, #28]
 8000a80:	3b03      	subs	r3, #3
 8000a82:	e000      	b.n	8000a86 <NVIC_EncodePriority+0x32>
 8000a84:	2300      	movs	r3, #0
 8000a86:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a88:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000a8c:	69bb      	ldr	r3, [r7, #24]
 8000a8e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a92:	43da      	mvns	r2, r3
 8000a94:	68bb      	ldr	r3, [r7, #8]
 8000a96:	401a      	ands	r2, r3
 8000a98:	697b      	ldr	r3, [r7, #20]
 8000a9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a9c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000aa0:	697b      	ldr	r3, [r7, #20]
 8000aa2:	fa01 f303 	lsl.w	r3, r1, r3
 8000aa6:	43d9      	mvns	r1, r3
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000aac:	4313      	orrs	r3, r2
         );
}
 8000aae:	4618      	mov	r0, r3
 8000ab0:	3724      	adds	r7, #36	@ 0x24
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab8:	4770      	bx	lr
	...

08000abc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b082      	sub	sp, #8
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	3b01      	subs	r3, #1
 8000ac8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000acc:	d301      	bcc.n	8000ad2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ace:	2301      	movs	r3, #1
 8000ad0:	e00f      	b.n	8000af2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ad2:	4a0a      	ldr	r2, [pc, #40]	@ (8000afc <SysTick_Config+0x40>)
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	3b01      	subs	r3, #1
 8000ad8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ada:	210f      	movs	r1, #15
 8000adc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000ae0:	f7ff ff8e 	bl	8000a00 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ae4:	4b05      	ldr	r3, [pc, #20]	@ (8000afc <SysTick_Config+0x40>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000aea:	4b04      	ldr	r3, [pc, #16]	@ (8000afc <SysTick_Config+0x40>)
 8000aec:	2207      	movs	r2, #7
 8000aee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000af0:	2300      	movs	r3, #0
}
 8000af2:	4618      	mov	r0, r3
 8000af4:	3708      	adds	r7, #8
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bd80      	pop	{r7, pc}
 8000afa:	bf00      	nop
 8000afc:	e000e010 	.word	0xe000e010

08000b00 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b082      	sub	sp, #8
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b08:	6878      	ldr	r0, [r7, #4]
 8000b0a:	f7ff ff47 	bl	800099c <__NVIC_SetPriorityGrouping>
}
 8000b0e:	bf00      	nop
 8000b10:	3708      	adds	r7, #8
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bd80      	pop	{r7, pc}

08000b16 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b16:	b580      	push	{r7, lr}
 8000b18:	b086      	sub	sp, #24
 8000b1a:	af00      	add	r7, sp, #0
 8000b1c:	4603      	mov	r3, r0
 8000b1e:	60b9      	str	r1, [r7, #8]
 8000b20:	607a      	str	r2, [r7, #4]
 8000b22:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000b24:	2300      	movs	r3, #0
 8000b26:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000b28:	f7ff ff5c 	bl	80009e4 <__NVIC_GetPriorityGrouping>
 8000b2c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000b2e:	687a      	ldr	r2, [r7, #4]
 8000b30:	68b9      	ldr	r1, [r7, #8]
 8000b32:	6978      	ldr	r0, [r7, #20]
 8000b34:	f7ff ff8e 	bl	8000a54 <NVIC_EncodePriority>
 8000b38:	4602      	mov	r2, r0
 8000b3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b3e:	4611      	mov	r1, r2
 8000b40:	4618      	mov	r0, r3
 8000b42:	f7ff ff5d 	bl	8000a00 <__NVIC_SetPriority>
}
 8000b46:	bf00      	nop
 8000b48:	3718      	adds	r7, #24
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	bd80      	pop	{r7, pc}

08000b4e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b4e:	b580      	push	{r7, lr}
 8000b50:	b082      	sub	sp, #8
 8000b52:	af00      	add	r7, sp, #0
 8000b54:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000b56:	6878      	ldr	r0, [r7, #4]
 8000b58:	f7ff ffb0 	bl	8000abc <SysTick_Config>
 8000b5c:	4603      	mov	r3, r0
}
 8000b5e:	4618      	mov	r0, r3
 8000b60:	3708      	adds	r7, #8
 8000b62:	46bd      	mov	sp, r7
 8000b64:	bd80      	pop	{r7, pc}
	...

08000b68 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	b087      	sub	sp, #28
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
 8000b70:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000b72:	2300      	movs	r3, #0
 8000b74:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b76:	e166      	b.n	8000e46 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000b78:	683b      	ldr	r3, [r7, #0]
 8000b7a:	681a      	ldr	r2, [r3, #0]
 8000b7c:	2101      	movs	r1, #1
 8000b7e:	697b      	ldr	r3, [r7, #20]
 8000b80:	fa01 f303 	lsl.w	r3, r1, r3
 8000b84:	4013      	ands	r3, r2
 8000b86:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000b88:	68fb      	ldr	r3, [r7, #12]
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	f000 8158 	beq.w	8000e40 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000b90:	683b      	ldr	r3, [r7, #0]
 8000b92:	685b      	ldr	r3, [r3, #4]
 8000b94:	f003 0303 	and.w	r3, r3, #3
 8000b98:	2b01      	cmp	r3, #1
 8000b9a:	d005      	beq.n	8000ba8 <HAL_GPIO_Init+0x40>
 8000b9c:	683b      	ldr	r3, [r7, #0]
 8000b9e:	685b      	ldr	r3, [r3, #4]
 8000ba0:	f003 0303 	and.w	r3, r3, #3
 8000ba4:	2b02      	cmp	r3, #2
 8000ba6:	d130      	bne.n	8000c0a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	689b      	ldr	r3, [r3, #8]
 8000bac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000bae:	697b      	ldr	r3, [r7, #20]
 8000bb0:	005b      	lsls	r3, r3, #1
 8000bb2:	2203      	movs	r2, #3
 8000bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8000bb8:	43db      	mvns	r3, r3
 8000bba:	693a      	ldr	r2, [r7, #16]
 8000bbc:	4013      	ands	r3, r2
 8000bbe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000bc0:	683b      	ldr	r3, [r7, #0]
 8000bc2:	68da      	ldr	r2, [r3, #12]
 8000bc4:	697b      	ldr	r3, [r7, #20]
 8000bc6:	005b      	lsls	r3, r3, #1
 8000bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8000bcc:	693a      	ldr	r2, [r7, #16]
 8000bce:	4313      	orrs	r3, r2
 8000bd0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	693a      	ldr	r2, [r7, #16]
 8000bd6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	685b      	ldr	r3, [r3, #4]
 8000bdc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000bde:	2201      	movs	r2, #1
 8000be0:	697b      	ldr	r3, [r7, #20]
 8000be2:	fa02 f303 	lsl.w	r3, r2, r3
 8000be6:	43db      	mvns	r3, r3
 8000be8:	693a      	ldr	r2, [r7, #16]
 8000bea:	4013      	ands	r3, r2
 8000bec:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000bee:	683b      	ldr	r3, [r7, #0]
 8000bf0:	685b      	ldr	r3, [r3, #4]
 8000bf2:	091b      	lsrs	r3, r3, #4
 8000bf4:	f003 0201 	and.w	r2, r3, #1
 8000bf8:	697b      	ldr	r3, [r7, #20]
 8000bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8000bfe:	693a      	ldr	r2, [r7, #16]
 8000c00:	4313      	orrs	r3, r2
 8000c02:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	693a      	ldr	r2, [r7, #16]
 8000c08:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000c0a:	683b      	ldr	r3, [r7, #0]
 8000c0c:	685b      	ldr	r3, [r3, #4]
 8000c0e:	f003 0303 	and.w	r3, r3, #3
 8000c12:	2b03      	cmp	r3, #3
 8000c14:	d017      	beq.n	8000c46 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	68db      	ldr	r3, [r3, #12]
 8000c1a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000c1c:	697b      	ldr	r3, [r7, #20]
 8000c1e:	005b      	lsls	r3, r3, #1
 8000c20:	2203      	movs	r2, #3
 8000c22:	fa02 f303 	lsl.w	r3, r2, r3
 8000c26:	43db      	mvns	r3, r3
 8000c28:	693a      	ldr	r2, [r7, #16]
 8000c2a:	4013      	ands	r3, r2
 8000c2c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000c2e:	683b      	ldr	r3, [r7, #0]
 8000c30:	689a      	ldr	r2, [r3, #8]
 8000c32:	697b      	ldr	r3, [r7, #20]
 8000c34:	005b      	lsls	r3, r3, #1
 8000c36:	fa02 f303 	lsl.w	r3, r2, r3
 8000c3a:	693a      	ldr	r2, [r7, #16]
 8000c3c:	4313      	orrs	r3, r2
 8000c3e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	693a      	ldr	r2, [r7, #16]
 8000c44:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000c46:	683b      	ldr	r3, [r7, #0]
 8000c48:	685b      	ldr	r3, [r3, #4]
 8000c4a:	f003 0303 	and.w	r3, r3, #3
 8000c4e:	2b02      	cmp	r3, #2
 8000c50:	d123      	bne.n	8000c9a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000c52:	697b      	ldr	r3, [r7, #20]
 8000c54:	08da      	lsrs	r2, r3, #3
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	3208      	adds	r2, #8
 8000c5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c5e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000c60:	697b      	ldr	r3, [r7, #20]
 8000c62:	f003 0307 	and.w	r3, r3, #7
 8000c66:	009b      	lsls	r3, r3, #2
 8000c68:	220f      	movs	r2, #15
 8000c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c6e:	43db      	mvns	r3, r3
 8000c70:	693a      	ldr	r2, [r7, #16]
 8000c72:	4013      	ands	r3, r2
 8000c74:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000c76:	683b      	ldr	r3, [r7, #0]
 8000c78:	691a      	ldr	r2, [r3, #16]
 8000c7a:	697b      	ldr	r3, [r7, #20]
 8000c7c:	f003 0307 	and.w	r3, r3, #7
 8000c80:	009b      	lsls	r3, r3, #2
 8000c82:	fa02 f303 	lsl.w	r3, r2, r3
 8000c86:	693a      	ldr	r2, [r7, #16]
 8000c88:	4313      	orrs	r3, r2
 8000c8a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000c8c:	697b      	ldr	r3, [r7, #20]
 8000c8e:	08da      	lsrs	r2, r3, #3
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	3208      	adds	r2, #8
 8000c94:	6939      	ldr	r1, [r7, #16]
 8000c96:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000ca0:	697b      	ldr	r3, [r7, #20]
 8000ca2:	005b      	lsls	r3, r3, #1
 8000ca4:	2203      	movs	r2, #3
 8000ca6:	fa02 f303 	lsl.w	r3, r2, r3
 8000caa:	43db      	mvns	r3, r3
 8000cac:	693a      	ldr	r2, [r7, #16]
 8000cae:	4013      	ands	r3, r2
 8000cb0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000cb2:	683b      	ldr	r3, [r7, #0]
 8000cb4:	685b      	ldr	r3, [r3, #4]
 8000cb6:	f003 0203 	and.w	r2, r3, #3
 8000cba:	697b      	ldr	r3, [r7, #20]
 8000cbc:	005b      	lsls	r3, r3, #1
 8000cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8000cc2:	693a      	ldr	r2, [r7, #16]
 8000cc4:	4313      	orrs	r3, r2
 8000cc6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	693a      	ldr	r2, [r7, #16]
 8000ccc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000cce:	683b      	ldr	r3, [r7, #0]
 8000cd0:	685b      	ldr	r3, [r3, #4]
 8000cd2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	f000 80b2 	beq.w	8000e40 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cdc:	4b61      	ldr	r3, [pc, #388]	@ (8000e64 <HAL_GPIO_Init+0x2fc>)
 8000cde:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ce0:	4a60      	ldr	r2, [pc, #384]	@ (8000e64 <HAL_GPIO_Init+0x2fc>)
 8000ce2:	f043 0301 	orr.w	r3, r3, #1
 8000ce6:	6613      	str	r3, [r2, #96]	@ 0x60
 8000ce8:	4b5e      	ldr	r3, [pc, #376]	@ (8000e64 <HAL_GPIO_Init+0x2fc>)
 8000cea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000cec:	f003 0301 	and.w	r3, r3, #1
 8000cf0:	60bb      	str	r3, [r7, #8]
 8000cf2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000cf4:	4a5c      	ldr	r2, [pc, #368]	@ (8000e68 <HAL_GPIO_Init+0x300>)
 8000cf6:	697b      	ldr	r3, [r7, #20]
 8000cf8:	089b      	lsrs	r3, r3, #2
 8000cfa:	3302      	adds	r3, #2
 8000cfc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d00:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000d02:	697b      	ldr	r3, [r7, #20]
 8000d04:	f003 0303 	and.w	r3, r3, #3
 8000d08:	009b      	lsls	r3, r3, #2
 8000d0a:	220f      	movs	r2, #15
 8000d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d10:	43db      	mvns	r3, r3
 8000d12:	693a      	ldr	r2, [r7, #16]
 8000d14:	4013      	ands	r3, r2
 8000d16:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000d1e:	d02b      	beq.n	8000d78 <HAL_GPIO_Init+0x210>
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	4a52      	ldr	r2, [pc, #328]	@ (8000e6c <HAL_GPIO_Init+0x304>)
 8000d24:	4293      	cmp	r3, r2
 8000d26:	d025      	beq.n	8000d74 <HAL_GPIO_Init+0x20c>
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	4a51      	ldr	r2, [pc, #324]	@ (8000e70 <HAL_GPIO_Init+0x308>)
 8000d2c:	4293      	cmp	r3, r2
 8000d2e:	d01f      	beq.n	8000d70 <HAL_GPIO_Init+0x208>
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	4a50      	ldr	r2, [pc, #320]	@ (8000e74 <HAL_GPIO_Init+0x30c>)
 8000d34:	4293      	cmp	r3, r2
 8000d36:	d019      	beq.n	8000d6c <HAL_GPIO_Init+0x204>
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	4a4f      	ldr	r2, [pc, #316]	@ (8000e78 <HAL_GPIO_Init+0x310>)
 8000d3c:	4293      	cmp	r3, r2
 8000d3e:	d013      	beq.n	8000d68 <HAL_GPIO_Init+0x200>
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	4a4e      	ldr	r2, [pc, #312]	@ (8000e7c <HAL_GPIO_Init+0x314>)
 8000d44:	4293      	cmp	r3, r2
 8000d46:	d00d      	beq.n	8000d64 <HAL_GPIO_Init+0x1fc>
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	4a4d      	ldr	r2, [pc, #308]	@ (8000e80 <HAL_GPIO_Init+0x318>)
 8000d4c:	4293      	cmp	r3, r2
 8000d4e:	d007      	beq.n	8000d60 <HAL_GPIO_Init+0x1f8>
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	4a4c      	ldr	r2, [pc, #304]	@ (8000e84 <HAL_GPIO_Init+0x31c>)
 8000d54:	4293      	cmp	r3, r2
 8000d56:	d101      	bne.n	8000d5c <HAL_GPIO_Init+0x1f4>
 8000d58:	2307      	movs	r3, #7
 8000d5a:	e00e      	b.n	8000d7a <HAL_GPIO_Init+0x212>
 8000d5c:	2308      	movs	r3, #8
 8000d5e:	e00c      	b.n	8000d7a <HAL_GPIO_Init+0x212>
 8000d60:	2306      	movs	r3, #6
 8000d62:	e00a      	b.n	8000d7a <HAL_GPIO_Init+0x212>
 8000d64:	2305      	movs	r3, #5
 8000d66:	e008      	b.n	8000d7a <HAL_GPIO_Init+0x212>
 8000d68:	2304      	movs	r3, #4
 8000d6a:	e006      	b.n	8000d7a <HAL_GPIO_Init+0x212>
 8000d6c:	2303      	movs	r3, #3
 8000d6e:	e004      	b.n	8000d7a <HAL_GPIO_Init+0x212>
 8000d70:	2302      	movs	r3, #2
 8000d72:	e002      	b.n	8000d7a <HAL_GPIO_Init+0x212>
 8000d74:	2301      	movs	r3, #1
 8000d76:	e000      	b.n	8000d7a <HAL_GPIO_Init+0x212>
 8000d78:	2300      	movs	r3, #0
 8000d7a:	697a      	ldr	r2, [r7, #20]
 8000d7c:	f002 0203 	and.w	r2, r2, #3
 8000d80:	0092      	lsls	r2, r2, #2
 8000d82:	4093      	lsls	r3, r2
 8000d84:	693a      	ldr	r2, [r7, #16]
 8000d86:	4313      	orrs	r3, r2
 8000d88:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000d8a:	4937      	ldr	r1, [pc, #220]	@ (8000e68 <HAL_GPIO_Init+0x300>)
 8000d8c:	697b      	ldr	r3, [r7, #20]
 8000d8e:	089b      	lsrs	r3, r3, #2
 8000d90:	3302      	adds	r3, #2
 8000d92:	693a      	ldr	r2, [r7, #16]
 8000d94:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000d98:	4b3b      	ldr	r3, [pc, #236]	@ (8000e88 <HAL_GPIO_Init+0x320>)
 8000d9a:	689b      	ldr	r3, [r3, #8]
 8000d9c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d9e:	68fb      	ldr	r3, [r7, #12]
 8000da0:	43db      	mvns	r3, r3
 8000da2:	693a      	ldr	r2, [r7, #16]
 8000da4:	4013      	ands	r3, r2
 8000da6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000da8:	683b      	ldr	r3, [r7, #0]
 8000daa:	685b      	ldr	r3, [r3, #4]
 8000dac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d003      	beq.n	8000dbc <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8000db4:	693a      	ldr	r2, [r7, #16]
 8000db6:	68fb      	ldr	r3, [r7, #12]
 8000db8:	4313      	orrs	r3, r2
 8000dba:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000dbc:	4a32      	ldr	r2, [pc, #200]	@ (8000e88 <HAL_GPIO_Init+0x320>)
 8000dbe:	693b      	ldr	r3, [r7, #16]
 8000dc0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000dc2:	4b31      	ldr	r3, [pc, #196]	@ (8000e88 <HAL_GPIO_Init+0x320>)
 8000dc4:	68db      	ldr	r3, [r3, #12]
 8000dc6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000dc8:	68fb      	ldr	r3, [r7, #12]
 8000dca:	43db      	mvns	r3, r3
 8000dcc:	693a      	ldr	r2, [r7, #16]
 8000dce:	4013      	ands	r3, r2
 8000dd0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000dd2:	683b      	ldr	r3, [r7, #0]
 8000dd4:	685b      	ldr	r3, [r3, #4]
 8000dd6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d003      	beq.n	8000de6 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8000dde:	693a      	ldr	r2, [r7, #16]
 8000de0:	68fb      	ldr	r3, [r7, #12]
 8000de2:	4313      	orrs	r3, r2
 8000de4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000de6:	4a28      	ldr	r2, [pc, #160]	@ (8000e88 <HAL_GPIO_Init+0x320>)
 8000de8:	693b      	ldr	r3, [r7, #16]
 8000dea:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000dec:	4b26      	ldr	r3, [pc, #152]	@ (8000e88 <HAL_GPIO_Init+0x320>)
 8000dee:	685b      	ldr	r3, [r3, #4]
 8000df0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000df2:	68fb      	ldr	r3, [r7, #12]
 8000df4:	43db      	mvns	r3, r3
 8000df6:	693a      	ldr	r2, [r7, #16]
 8000df8:	4013      	ands	r3, r2
 8000dfa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000dfc:	683b      	ldr	r3, [r7, #0]
 8000dfe:	685b      	ldr	r3, [r3, #4]
 8000e00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d003      	beq.n	8000e10 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8000e08:	693a      	ldr	r2, [r7, #16]
 8000e0a:	68fb      	ldr	r3, [r7, #12]
 8000e0c:	4313      	orrs	r3, r2
 8000e0e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000e10:	4a1d      	ldr	r2, [pc, #116]	@ (8000e88 <HAL_GPIO_Init+0x320>)
 8000e12:	693b      	ldr	r3, [r7, #16]
 8000e14:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8000e16:	4b1c      	ldr	r3, [pc, #112]	@ (8000e88 <HAL_GPIO_Init+0x320>)
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e1c:	68fb      	ldr	r3, [r7, #12]
 8000e1e:	43db      	mvns	r3, r3
 8000e20:	693a      	ldr	r2, [r7, #16]
 8000e22:	4013      	ands	r3, r2
 8000e24:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000e26:	683b      	ldr	r3, [r7, #0]
 8000e28:	685b      	ldr	r3, [r3, #4]
 8000e2a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d003      	beq.n	8000e3a <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8000e32:	693a      	ldr	r2, [r7, #16]
 8000e34:	68fb      	ldr	r3, [r7, #12]
 8000e36:	4313      	orrs	r3, r2
 8000e38:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000e3a:	4a13      	ldr	r2, [pc, #76]	@ (8000e88 <HAL_GPIO_Init+0x320>)
 8000e3c:	693b      	ldr	r3, [r7, #16]
 8000e3e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000e40:	697b      	ldr	r3, [r7, #20]
 8000e42:	3301      	adds	r3, #1
 8000e44:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e46:	683b      	ldr	r3, [r7, #0]
 8000e48:	681a      	ldr	r2, [r3, #0]
 8000e4a:	697b      	ldr	r3, [r7, #20]
 8000e4c:	fa22 f303 	lsr.w	r3, r2, r3
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	f47f ae91 	bne.w	8000b78 <HAL_GPIO_Init+0x10>
  }
}
 8000e56:	bf00      	nop
 8000e58:	bf00      	nop
 8000e5a:	371c      	adds	r7, #28
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e62:	4770      	bx	lr
 8000e64:	40021000 	.word	0x40021000
 8000e68:	40010000 	.word	0x40010000
 8000e6c:	48000400 	.word	0x48000400
 8000e70:	48000800 	.word	0x48000800
 8000e74:	48000c00 	.word	0x48000c00
 8000e78:	48001000 	.word	0x48001000
 8000e7c:	48001400 	.word	0x48001400
 8000e80:	48001800 	.word	0x48001800
 8000e84:	48001c00 	.word	0x48001c00
 8000e88:	40010400 	.word	0x40010400

08000e8c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8000e90:	4b0d      	ldr	r3, [pc, #52]	@ (8000ec8 <HAL_PWREx_GetVoltageRange+0x3c>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000e98:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000e9c:	d102      	bne.n	8000ea4 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8000e9e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000ea2:	e00b      	b.n	8000ebc <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8000ea4:	4b08      	ldr	r3, [pc, #32]	@ (8000ec8 <HAL_PWREx_GetVoltageRange+0x3c>)
 8000ea6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000eaa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000eae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000eb2:	d102      	bne.n	8000eba <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8000eb4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000eb8:	e000      	b.n	8000ebc <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8000eba:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec4:	4770      	bx	lr
 8000ec6:	bf00      	nop
 8000ec8:	40007000 	.word	0x40007000

08000ecc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	b085      	sub	sp, #20
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d141      	bne.n	8000f5e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8000eda:	4b4b      	ldr	r3, [pc, #300]	@ (8001008 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000ee2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000ee6:	d131      	bne.n	8000f4c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000ee8:	4b47      	ldr	r3, [pc, #284]	@ (8001008 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000eea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000eee:	4a46      	ldr	r2, [pc, #280]	@ (8001008 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000ef0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000ef4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ef8:	4b43      	ldr	r3, [pc, #268]	@ (8001008 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000f00:	4a41      	ldr	r2, [pc, #260]	@ (8001008 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000f02:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000f06:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8000f08:	4b40      	ldr	r3, [pc, #256]	@ (800100c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	2232      	movs	r2, #50	@ 0x32
 8000f0e:	fb02 f303 	mul.w	r3, r2, r3
 8000f12:	4a3f      	ldr	r2, [pc, #252]	@ (8001010 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8000f14:	fba2 2303 	umull	r2, r3, r2, r3
 8000f18:	0c9b      	lsrs	r3, r3, #18
 8000f1a:	3301      	adds	r3, #1
 8000f1c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000f1e:	e002      	b.n	8000f26 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8000f20:	68fb      	ldr	r3, [r7, #12]
 8000f22:	3b01      	subs	r3, #1
 8000f24:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000f26:	4b38      	ldr	r3, [pc, #224]	@ (8001008 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000f28:	695b      	ldr	r3, [r3, #20]
 8000f2a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000f2e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000f32:	d102      	bne.n	8000f3a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8000f34:	68fb      	ldr	r3, [r7, #12]
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d1f2      	bne.n	8000f20 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000f3a:	4b33      	ldr	r3, [pc, #204]	@ (8001008 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000f3c:	695b      	ldr	r3, [r3, #20]
 8000f3e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000f42:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000f46:	d158      	bne.n	8000ffa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8000f48:	2303      	movs	r3, #3
 8000f4a:	e057      	b.n	8000ffc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000f4c:	4b2e      	ldr	r3, [pc, #184]	@ (8001008 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000f4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000f52:	4a2d      	ldr	r2, [pc, #180]	@ (8001008 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000f54:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000f58:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8000f5c:	e04d      	b.n	8000ffa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000f64:	d141      	bne.n	8000fea <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8000f66:	4b28      	ldr	r3, [pc, #160]	@ (8001008 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000f6e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000f72:	d131      	bne.n	8000fd8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000f74:	4b24      	ldr	r3, [pc, #144]	@ (8001008 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000f76:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000f7a:	4a23      	ldr	r2, [pc, #140]	@ (8001008 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000f7c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f80:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f84:	4b20      	ldr	r3, [pc, #128]	@ (8001008 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000f8c:	4a1e      	ldr	r2, [pc, #120]	@ (8001008 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000f8e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000f92:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8000f94:	4b1d      	ldr	r3, [pc, #116]	@ (800100c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	2232      	movs	r2, #50	@ 0x32
 8000f9a:	fb02 f303 	mul.w	r3, r2, r3
 8000f9e:	4a1c      	ldr	r2, [pc, #112]	@ (8001010 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8000fa0:	fba2 2303 	umull	r2, r3, r2, r3
 8000fa4:	0c9b      	lsrs	r3, r3, #18
 8000fa6:	3301      	adds	r3, #1
 8000fa8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000faa:	e002      	b.n	8000fb2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8000fac:	68fb      	ldr	r3, [r7, #12]
 8000fae:	3b01      	subs	r3, #1
 8000fb0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000fb2:	4b15      	ldr	r3, [pc, #84]	@ (8001008 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000fb4:	695b      	ldr	r3, [r3, #20]
 8000fb6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000fba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000fbe:	d102      	bne.n	8000fc6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d1f2      	bne.n	8000fac <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000fc6:	4b10      	ldr	r3, [pc, #64]	@ (8001008 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000fc8:	695b      	ldr	r3, [r3, #20]
 8000fca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000fce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000fd2:	d112      	bne.n	8000ffa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8000fd4:	2303      	movs	r3, #3
 8000fd6:	e011      	b.n	8000ffc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000fd8:	4b0b      	ldr	r3, [pc, #44]	@ (8001008 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000fda:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000fde:	4a0a      	ldr	r2, [pc, #40]	@ (8001008 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000fe0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000fe4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8000fe8:	e007      	b.n	8000ffa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000fea:	4b07      	ldr	r3, [pc, #28]	@ (8001008 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000ff2:	4a05      	ldr	r2, [pc, #20]	@ (8001008 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000ff4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000ff8:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000ffa:	2300      	movs	r3, #0
}
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	3714      	adds	r7, #20
 8001000:	46bd      	mov	sp, r7
 8001002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001006:	4770      	bx	lr
 8001008:	40007000 	.word	0x40007000
 800100c:	20000000 	.word	0x20000000
 8001010:	431bde83 	.word	0x431bde83

08001014 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b088      	sub	sp, #32
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	2b00      	cmp	r3, #0
 8001020:	d102      	bne.n	8001028 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001022:	2301      	movs	r3, #1
 8001024:	f000 bc08 	b.w	8001838 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001028:	4b96      	ldr	r3, [pc, #600]	@ (8001284 <HAL_RCC_OscConfig+0x270>)
 800102a:	689b      	ldr	r3, [r3, #8]
 800102c:	f003 030c 	and.w	r3, r3, #12
 8001030:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001032:	4b94      	ldr	r3, [pc, #592]	@ (8001284 <HAL_RCC_OscConfig+0x270>)
 8001034:	68db      	ldr	r3, [r3, #12]
 8001036:	f003 0303 	and.w	r3, r3, #3
 800103a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	f003 0310 	and.w	r3, r3, #16
 8001044:	2b00      	cmp	r3, #0
 8001046:	f000 80e4 	beq.w	8001212 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800104a:	69bb      	ldr	r3, [r7, #24]
 800104c:	2b00      	cmp	r3, #0
 800104e:	d007      	beq.n	8001060 <HAL_RCC_OscConfig+0x4c>
 8001050:	69bb      	ldr	r3, [r7, #24]
 8001052:	2b0c      	cmp	r3, #12
 8001054:	f040 808b 	bne.w	800116e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001058:	697b      	ldr	r3, [r7, #20]
 800105a:	2b01      	cmp	r3, #1
 800105c:	f040 8087 	bne.w	800116e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001060:	4b88      	ldr	r3, [pc, #544]	@ (8001284 <HAL_RCC_OscConfig+0x270>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	f003 0302 	and.w	r3, r3, #2
 8001068:	2b00      	cmp	r3, #0
 800106a:	d005      	beq.n	8001078 <HAL_RCC_OscConfig+0x64>
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	699b      	ldr	r3, [r3, #24]
 8001070:	2b00      	cmp	r3, #0
 8001072:	d101      	bne.n	8001078 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8001074:	2301      	movs	r3, #1
 8001076:	e3df      	b.n	8001838 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	6a1a      	ldr	r2, [r3, #32]
 800107c:	4b81      	ldr	r3, [pc, #516]	@ (8001284 <HAL_RCC_OscConfig+0x270>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	f003 0308 	and.w	r3, r3, #8
 8001084:	2b00      	cmp	r3, #0
 8001086:	d004      	beq.n	8001092 <HAL_RCC_OscConfig+0x7e>
 8001088:	4b7e      	ldr	r3, [pc, #504]	@ (8001284 <HAL_RCC_OscConfig+0x270>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001090:	e005      	b.n	800109e <HAL_RCC_OscConfig+0x8a>
 8001092:	4b7c      	ldr	r3, [pc, #496]	@ (8001284 <HAL_RCC_OscConfig+0x270>)
 8001094:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001098:	091b      	lsrs	r3, r3, #4
 800109a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800109e:	4293      	cmp	r3, r2
 80010a0:	d223      	bcs.n	80010ea <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	6a1b      	ldr	r3, [r3, #32]
 80010a6:	4618      	mov	r0, r3
 80010a8:	f000 fdcc 	bl	8001c44 <RCC_SetFlashLatencyFromMSIRange>
 80010ac:	4603      	mov	r3, r0
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d001      	beq.n	80010b6 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80010b2:	2301      	movs	r3, #1
 80010b4:	e3c0      	b.n	8001838 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80010b6:	4b73      	ldr	r3, [pc, #460]	@ (8001284 <HAL_RCC_OscConfig+0x270>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	4a72      	ldr	r2, [pc, #456]	@ (8001284 <HAL_RCC_OscConfig+0x270>)
 80010bc:	f043 0308 	orr.w	r3, r3, #8
 80010c0:	6013      	str	r3, [r2, #0]
 80010c2:	4b70      	ldr	r3, [pc, #448]	@ (8001284 <HAL_RCC_OscConfig+0x270>)
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	6a1b      	ldr	r3, [r3, #32]
 80010ce:	496d      	ldr	r1, [pc, #436]	@ (8001284 <HAL_RCC_OscConfig+0x270>)
 80010d0:	4313      	orrs	r3, r2
 80010d2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80010d4:	4b6b      	ldr	r3, [pc, #428]	@ (8001284 <HAL_RCC_OscConfig+0x270>)
 80010d6:	685b      	ldr	r3, [r3, #4]
 80010d8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	69db      	ldr	r3, [r3, #28]
 80010e0:	021b      	lsls	r3, r3, #8
 80010e2:	4968      	ldr	r1, [pc, #416]	@ (8001284 <HAL_RCC_OscConfig+0x270>)
 80010e4:	4313      	orrs	r3, r2
 80010e6:	604b      	str	r3, [r1, #4]
 80010e8:	e025      	b.n	8001136 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80010ea:	4b66      	ldr	r3, [pc, #408]	@ (8001284 <HAL_RCC_OscConfig+0x270>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	4a65      	ldr	r2, [pc, #404]	@ (8001284 <HAL_RCC_OscConfig+0x270>)
 80010f0:	f043 0308 	orr.w	r3, r3, #8
 80010f4:	6013      	str	r3, [r2, #0]
 80010f6:	4b63      	ldr	r3, [pc, #396]	@ (8001284 <HAL_RCC_OscConfig+0x270>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	6a1b      	ldr	r3, [r3, #32]
 8001102:	4960      	ldr	r1, [pc, #384]	@ (8001284 <HAL_RCC_OscConfig+0x270>)
 8001104:	4313      	orrs	r3, r2
 8001106:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001108:	4b5e      	ldr	r3, [pc, #376]	@ (8001284 <HAL_RCC_OscConfig+0x270>)
 800110a:	685b      	ldr	r3, [r3, #4]
 800110c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	69db      	ldr	r3, [r3, #28]
 8001114:	021b      	lsls	r3, r3, #8
 8001116:	495b      	ldr	r1, [pc, #364]	@ (8001284 <HAL_RCC_OscConfig+0x270>)
 8001118:	4313      	orrs	r3, r2
 800111a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800111c:	69bb      	ldr	r3, [r7, #24]
 800111e:	2b00      	cmp	r3, #0
 8001120:	d109      	bne.n	8001136 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	6a1b      	ldr	r3, [r3, #32]
 8001126:	4618      	mov	r0, r3
 8001128:	f000 fd8c 	bl	8001c44 <RCC_SetFlashLatencyFromMSIRange>
 800112c:	4603      	mov	r3, r0
 800112e:	2b00      	cmp	r3, #0
 8001130:	d001      	beq.n	8001136 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8001132:	2301      	movs	r3, #1
 8001134:	e380      	b.n	8001838 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001136:	f000 fcc1 	bl	8001abc <HAL_RCC_GetSysClockFreq>
 800113a:	4602      	mov	r2, r0
 800113c:	4b51      	ldr	r3, [pc, #324]	@ (8001284 <HAL_RCC_OscConfig+0x270>)
 800113e:	689b      	ldr	r3, [r3, #8]
 8001140:	091b      	lsrs	r3, r3, #4
 8001142:	f003 030f 	and.w	r3, r3, #15
 8001146:	4950      	ldr	r1, [pc, #320]	@ (8001288 <HAL_RCC_OscConfig+0x274>)
 8001148:	5ccb      	ldrb	r3, [r1, r3]
 800114a:	f003 031f 	and.w	r3, r3, #31
 800114e:	fa22 f303 	lsr.w	r3, r2, r3
 8001152:	4a4e      	ldr	r2, [pc, #312]	@ (800128c <HAL_RCC_OscConfig+0x278>)
 8001154:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001156:	4b4e      	ldr	r3, [pc, #312]	@ (8001290 <HAL_RCC_OscConfig+0x27c>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	4618      	mov	r0, r3
 800115c:	f7ff fb9e 	bl	800089c <HAL_InitTick>
 8001160:	4603      	mov	r3, r0
 8001162:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001164:	7bfb      	ldrb	r3, [r7, #15]
 8001166:	2b00      	cmp	r3, #0
 8001168:	d052      	beq.n	8001210 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800116a:	7bfb      	ldrb	r3, [r7, #15]
 800116c:	e364      	b.n	8001838 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	699b      	ldr	r3, [r3, #24]
 8001172:	2b00      	cmp	r3, #0
 8001174:	d032      	beq.n	80011dc <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001176:	4b43      	ldr	r3, [pc, #268]	@ (8001284 <HAL_RCC_OscConfig+0x270>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	4a42      	ldr	r2, [pc, #264]	@ (8001284 <HAL_RCC_OscConfig+0x270>)
 800117c:	f043 0301 	orr.w	r3, r3, #1
 8001180:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001182:	f7ff fbdb 	bl	800093c <HAL_GetTick>
 8001186:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001188:	e008      	b.n	800119c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800118a:	f7ff fbd7 	bl	800093c <HAL_GetTick>
 800118e:	4602      	mov	r2, r0
 8001190:	693b      	ldr	r3, [r7, #16]
 8001192:	1ad3      	subs	r3, r2, r3
 8001194:	2b02      	cmp	r3, #2
 8001196:	d901      	bls.n	800119c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8001198:	2303      	movs	r3, #3
 800119a:	e34d      	b.n	8001838 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800119c:	4b39      	ldr	r3, [pc, #228]	@ (8001284 <HAL_RCC_OscConfig+0x270>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	f003 0302 	and.w	r3, r3, #2
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d0f0      	beq.n	800118a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80011a8:	4b36      	ldr	r3, [pc, #216]	@ (8001284 <HAL_RCC_OscConfig+0x270>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	4a35      	ldr	r2, [pc, #212]	@ (8001284 <HAL_RCC_OscConfig+0x270>)
 80011ae:	f043 0308 	orr.w	r3, r3, #8
 80011b2:	6013      	str	r3, [r2, #0]
 80011b4:	4b33      	ldr	r3, [pc, #204]	@ (8001284 <HAL_RCC_OscConfig+0x270>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	6a1b      	ldr	r3, [r3, #32]
 80011c0:	4930      	ldr	r1, [pc, #192]	@ (8001284 <HAL_RCC_OscConfig+0x270>)
 80011c2:	4313      	orrs	r3, r2
 80011c4:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80011c6:	4b2f      	ldr	r3, [pc, #188]	@ (8001284 <HAL_RCC_OscConfig+0x270>)
 80011c8:	685b      	ldr	r3, [r3, #4]
 80011ca:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	69db      	ldr	r3, [r3, #28]
 80011d2:	021b      	lsls	r3, r3, #8
 80011d4:	492b      	ldr	r1, [pc, #172]	@ (8001284 <HAL_RCC_OscConfig+0x270>)
 80011d6:	4313      	orrs	r3, r2
 80011d8:	604b      	str	r3, [r1, #4]
 80011da:	e01a      	b.n	8001212 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80011dc:	4b29      	ldr	r3, [pc, #164]	@ (8001284 <HAL_RCC_OscConfig+0x270>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	4a28      	ldr	r2, [pc, #160]	@ (8001284 <HAL_RCC_OscConfig+0x270>)
 80011e2:	f023 0301 	bic.w	r3, r3, #1
 80011e6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80011e8:	f7ff fba8 	bl	800093c <HAL_GetTick>
 80011ec:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80011ee:	e008      	b.n	8001202 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80011f0:	f7ff fba4 	bl	800093c <HAL_GetTick>
 80011f4:	4602      	mov	r2, r0
 80011f6:	693b      	ldr	r3, [r7, #16]
 80011f8:	1ad3      	subs	r3, r2, r3
 80011fa:	2b02      	cmp	r3, #2
 80011fc:	d901      	bls.n	8001202 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80011fe:	2303      	movs	r3, #3
 8001200:	e31a      	b.n	8001838 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001202:	4b20      	ldr	r3, [pc, #128]	@ (8001284 <HAL_RCC_OscConfig+0x270>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	f003 0302 	and.w	r3, r3, #2
 800120a:	2b00      	cmp	r3, #0
 800120c:	d1f0      	bne.n	80011f0 <HAL_RCC_OscConfig+0x1dc>
 800120e:	e000      	b.n	8001212 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001210:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	f003 0301 	and.w	r3, r3, #1
 800121a:	2b00      	cmp	r3, #0
 800121c:	d073      	beq.n	8001306 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800121e:	69bb      	ldr	r3, [r7, #24]
 8001220:	2b08      	cmp	r3, #8
 8001222:	d005      	beq.n	8001230 <HAL_RCC_OscConfig+0x21c>
 8001224:	69bb      	ldr	r3, [r7, #24]
 8001226:	2b0c      	cmp	r3, #12
 8001228:	d10e      	bne.n	8001248 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800122a:	697b      	ldr	r3, [r7, #20]
 800122c:	2b03      	cmp	r3, #3
 800122e:	d10b      	bne.n	8001248 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001230:	4b14      	ldr	r3, [pc, #80]	@ (8001284 <HAL_RCC_OscConfig+0x270>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001238:	2b00      	cmp	r3, #0
 800123a:	d063      	beq.n	8001304 <HAL_RCC_OscConfig+0x2f0>
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	685b      	ldr	r3, [r3, #4]
 8001240:	2b00      	cmp	r3, #0
 8001242:	d15f      	bne.n	8001304 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001244:	2301      	movs	r3, #1
 8001246:	e2f7      	b.n	8001838 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	685b      	ldr	r3, [r3, #4]
 800124c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001250:	d106      	bne.n	8001260 <HAL_RCC_OscConfig+0x24c>
 8001252:	4b0c      	ldr	r3, [pc, #48]	@ (8001284 <HAL_RCC_OscConfig+0x270>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	4a0b      	ldr	r2, [pc, #44]	@ (8001284 <HAL_RCC_OscConfig+0x270>)
 8001258:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800125c:	6013      	str	r3, [r2, #0]
 800125e:	e025      	b.n	80012ac <HAL_RCC_OscConfig+0x298>
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	685b      	ldr	r3, [r3, #4]
 8001264:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001268:	d114      	bne.n	8001294 <HAL_RCC_OscConfig+0x280>
 800126a:	4b06      	ldr	r3, [pc, #24]	@ (8001284 <HAL_RCC_OscConfig+0x270>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	4a05      	ldr	r2, [pc, #20]	@ (8001284 <HAL_RCC_OscConfig+0x270>)
 8001270:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001274:	6013      	str	r3, [r2, #0]
 8001276:	4b03      	ldr	r3, [pc, #12]	@ (8001284 <HAL_RCC_OscConfig+0x270>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	4a02      	ldr	r2, [pc, #8]	@ (8001284 <HAL_RCC_OscConfig+0x270>)
 800127c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001280:	6013      	str	r3, [r2, #0]
 8001282:	e013      	b.n	80012ac <HAL_RCC_OscConfig+0x298>
 8001284:	40021000 	.word	0x40021000
 8001288:	0800365c 	.word	0x0800365c
 800128c:	20000000 	.word	0x20000000
 8001290:	20000004 	.word	0x20000004
 8001294:	4ba0      	ldr	r3, [pc, #640]	@ (8001518 <HAL_RCC_OscConfig+0x504>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	4a9f      	ldr	r2, [pc, #636]	@ (8001518 <HAL_RCC_OscConfig+0x504>)
 800129a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800129e:	6013      	str	r3, [r2, #0]
 80012a0:	4b9d      	ldr	r3, [pc, #628]	@ (8001518 <HAL_RCC_OscConfig+0x504>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	4a9c      	ldr	r2, [pc, #624]	@ (8001518 <HAL_RCC_OscConfig+0x504>)
 80012a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80012aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	685b      	ldr	r3, [r3, #4]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d013      	beq.n	80012dc <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012b4:	f7ff fb42 	bl	800093c <HAL_GetTick>
 80012b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80012ba:	e008      	b.n	80012ce <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80012bc:	f7ff fb3e 	bl	800093c <HAL_GetTick>
 80012c0:	4602      	mov	r2, r0
 80012c2:	693b      	ldr	r3, [r7, #16]
 80012c4:	1ad3      	subs	r3, r2, r3
 80012c6:	2b64      	cmp	r3, #100	@ 0x64
 80012c8:	d901      	bls.n	80012ce <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80012ca:	2303      	movs	r3, #3
 80012cc:	e2b4      	b.n	8001838 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80012ce:	4b92      	ldr	r3, [pc, #584]	@ (8001518 <HAL_RCC_OscConfig+0x504>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d0f0      	beq.n	80012bc <HAL_RCC_OscConfig+0x2a8>
 80012da:	e014      	b.n	8001306 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012dc:	f7ff fb2e 	bl	800093c <HAL_GetTick>
 80012e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80012e2:	e008      	b.n	80012f6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80012e4:	f7ff fb2a 	bl	800093c <HAL_GetTick>
 80012e8:	4602      	mov	r2, r0
 80012ea:	693b      	ldr	r3, [r7, #16]
 80012ec:	1ad3      	subs	r3, r2, r3
 80012ee:	2b64      	cmp	r3, #100	@ 0x64
 80012f0:	d901      	bls.n	80012f6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80012f2:	2303      	movs	r3, #3
 80012f4:	e2a0      	b.n	8001838 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80012f6:	4b88      	ldr	r3, [pc, #544]	@ (8001518 <HAL_RCC_OscConfig+0x504>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d1f0      	bne.n	80012e4 <HAL_RCC_OscConfig+0x2d0>
 8001302:	e000      	b.n	8001306 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001304:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	f003 0302 	and.w	r3, r3, #2
 800130e:	2b00      	cmp	r3, #0
 8001310:	d060      	beq.n	80013d4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001312:	69bb      	ldr	r3, [r7, #24]
 8001314:	2b04      	cmp	r3, #4
 8001316:	d005      	beq.n	8001324 <HAL_RCC_OscConfig+0x310>
 8001318:	69bb      	ldr	r3, [r7, #24]
 800131a:	2b0c      	cmp	r3, #12
 800131c:	d119      	bne.n	8001352 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800131e:	697b      	ldr	r3, [r7, #20]
 8001320:	2b02      	cmp	r3, #2
 8001322:	d116      	bne.n	8001352 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001324:	4b7c      	ldr	r3, [pc, #496]	@ (8001518 <HAL_RCC_OscConfig+0x504>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800132c:	2b00      	cmp	r3, #0
 800132e:	d005      	beq.n	800133c <HAL_RCC_OscConfig+0x328>
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	68db      	ldr	r3, [r3, #12]
 8001334:	2b00      	cmp	r3, #0
 8001336:	d101      	bne.n	800133c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001338:	2301      	movs	r3, #1
 800133a:	e27d      	b.n	8001838 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800133c:	4b76      	ldr	r3, [pc, #472]	@ (8001518 <HAL_RCC_OscConfig+0x504>)
 800133e:	685b      	ldr	r3, [r3, #4]
 8001340:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	691b      	ldr	r3, [r3, #16]
 8001348:	061b      	lsls	r3, r3, #24
 800134a:	4973      	ldr	r1, [pc, #460]	@ (8001518 <HAL_RCC_OscConfig+0x504>)
 800134c:	4313      	orrs	r3, r2
 800134e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001350:	e040      	b.n	80013d4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	68db      	ldr	r3, [r3, #12]
 8001356:	2b00      	cmp	r3, #0
 8001358:	d023      	beq.n	80013a2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800135a:	4b6f      	ldr	r3, [pc, #444]	@ (8001518 <HAL_RCC_OscConfig+0x504>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	4a6e      	ldr	r2, [pc, #440]	@ (8001518 <HAL_RCC_OscConfig+0x504>)
 8001360:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001364:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001366:	f7ff fae9 	bl	800093c <HAL_GetTick>
 800136a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800136c:	e008      	b.n	8001380 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800136e:	f7ff fae5 	bl	800093c <HAL_GetTick>
 8001372:	4602      	mov	r2, r0
 8001374:	693b      	ldr	r3, [r7, #16]
 8001376:	1ad3      	subs	r3, r2, r3
 8001378:	2b02      	cmp	r3, #2
 800137a:	d901      	bls.n	8001380 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800137c:	2303      	movs	r3, #3
 800137e:	e25b      	b.n	8001838 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001380:	4b65      	ldr	r3, [pc, #404]	@ (8001518 <HAL_RCC_OscConfig+0x504>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001388:	2b00      	cmp	r3, #0
 800138a:	d0f0      	beq.n	800136e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800138c:	4b62      	ldr	r3, [pc, #392]	@ (8001518 <HAL_RCC_OscConfig+0x504>)
 800138e:	685b      	ldr	r3, [r3, #4]
 8001390:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	691b      	ldr	r3, [r3, #16]
 8001398:	061b      	lsls	r3, r3, #24
 800139a:	495f      	ldr	r1, [pc, #380]	@ (8001518 <HAL_RCC_OscConfig+0x504>)
 800139c:	4313      	orrs	r3, r2
 800139e:	604b      	str	r3, [r1, #4]
 80013a0:	e018      	b.n	80013d4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80013a2:	4b5d      	ldr	r3, [pc, #372]	@ (8001518 <HAL_RCC_OscConfig+0x504>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	4a5c      	ldr	r2, [pc, #368]	@ (8001518 <HAL_RCC_OscConfig+0x504>)
 80013a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80013ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013ae:	f7ff fac5 	bl	800093c <HAL_GetTick>
 80013b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80013b4:	e008      	b.n	80013c8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80013b6:	f7ff fac1 	bl	800093c <HAL_GetTick>
 80013ba:	4602      	mov	r2, r0
 80013bc:	693b      	ldr	r3, [r7, #16]
 80013be:	1ad3      	subs	r3, r2, r3
 80013c0:	2b02      	cmp	r3, #2
 80013c2:	d901      	bls.n	80013c8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80013c4:	2303      	movs	r3, #3
 80013c6:	e237      	b.n	8001838 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80013c8:	4b53      	ldr	r3, [pc, #332]	@ (8001518 <HAL_RCC_OscConfig+0x504>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d1f0      	bne.n	80013b6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	f003 0308 	and.w	r3, r3, #8
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d03c      	beq.n	800145a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	695b      	ldr	r3, [r3, #20]
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d01c      	beq.n	8001422 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80013e8:	4b4b      	ldr	r3, [pc, #300]	@ (8001518 <HAL_RCC_OscConfig+0x504>)
 80013ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80013ee:	4a4a      	ldr	r2, [pc, #296]	@ (8001518 <HAL_RCC_OscConfig+0x504>)
 80013f0:	f043 0301 	orr.w	r3, r3, #1
 80013f4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013f8:	f7ff faa0 	bl	800093c <HAL_GetTick>
 80013fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80013fe:	e008      	b.n	8001412 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001400:	f7ff fa9c 	bl	800093c <HAL_GetTick>
 8001404:	4602      	mov	r2, r0
 8001406:	693b      	ldr	r3, [r7, #16]
 8001408:	1ad3      	subs	r3, r2, r3
 800140a:	2b02      	cmp	r3, #2
 800140c:	d901      	bls.n	8001412 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800140e:	2303      	movs	r3, #3
 8001410:	e212      	b.n	8001838 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001412:	4b41      	ldr	r3, [pc, #260]	@ (8001518 <HAL_RCC_OscConfig+0x504>)
 8001414:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001418:	f003 0302 	and.w	r3, r3, #2
 800141c:	2b00      	cmp	r3, #0
 800141e:	d0ef      	beq.n	8001400 <HAL_RCC_OscConfig+0x3ec>
 8001420:	e01b      	b.n	800145a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001422:	4b3d      	ldr	r3, [pc, #244]	@ (8001518 <HAL_RCC_OscConfig+0x504>)
 8001424:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001428:	4a3b      	ldr	r2, [pc, #236]	@ (8001518 <HAL_RCC_OscConfig+0x504>)
 800142a:	f023 0301 	bic.w	r3, r3, #1
 800142e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001432:	f7ff fa83 	bl	800093c <HAL_GetTick>
 8001436:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001438:	e008      	b.n	800144c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800143a:	f7ff fa7f 	bl	800093c <HAL_GetTick>
 800143e:	4602      	mov	r2, r0
 8001440:	693b      	ldr	r3, [r7, #16]
 8001442:	1ad3      	subs	r3, r2, r3
 8001444:	2b02      	cmp	r3, #2
 8001446:	d901      	bls.n	800144c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001448:	2303      	movs	r3, #3
 800144a:	e1f5      	b.n	8001838 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800144c:	4b32      	ldr	r3, [pc, #200]	@ (8001518 <HAL_RCC_OscConfig+0x504>)
 800144e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001452:	f003 0302 	and.w	r3, r3, #2
 8001456:	2b00      	cmp	r3, #0
 8001458:	d1ef      	bne.n	800143a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	f003 0304 	and.w	r3, r3, #4
 8001462:	2b00      	cmp	r3, #0
 8001464:	f000 80a6 	beq.w	80015b4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001468:	2300      	movs	r3, #0
 800146a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800146c:	4b2a      	ldr	r3, [pc, #168]	@ (8001518 <HAL_RCC_OscConfig+0x504>)
 800146e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001470:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001474:	2b00      	cmp	r3, #0
 8001476:	d10d      	bne.n	8001494 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001478:	4b27      	ldr	r3, [pc, #156]	@ (8001518 <HAL_RCC_OscConfig+0x504>)
 800147a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800147c:	4a26      	ldr	r2, [pc, #152]	@ (8001518 <HAL_RCC_OscConfig+0x504>)
 800147e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001482:	6593      	str	r3, [r2, #88]	@ 0x58
 8001484:	4b24      	ldr	r3, [pc, #144]	@ (8001518 <HAL_RCC_OscConfig+0x504>)
 8001486:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001488:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800148c:	60bb      	str	r3, [r7, #8]
 800148e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001490:	2301      	movs	r3, #1
 8001492:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001494:	4b21      	ldr	r3, [pc, #132]	@ (800151c <HAL_RCC_OscConfig+0x508>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800149c:	2b00      	cmp	r3, #0
 800149e:	d118      	bne.n	80014d2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80014a0:	4b1e      	ldr	r3, [pc, #120]	@ (800151c <HAL_RCC_OscConfig+0x508>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	4a1d      	ldr	r2, [pc, #116]	@ (800151c <HAL_RCC_OscConfig+0x508>)
 80014a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80014aa:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80014ac:	f7ff fa46 	bl	800093c <HAL_GetTick>
 80014b0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80014b2:	e008      	b.n	80014c6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80014b4:	f7ff fa42 	bl	800093c <HAL_GetTick>
 80014b8:	4602      	mov	r2, r0
 80014ba:	693b      	ldr	r3, [r7, #16]
 80014bc:	1ad3      	subs	r3, r2, r3
 80014be:	2b02      	cmp	r3, #2
 80014c0:	d901      	bls.n	80014c6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80014c2:	2303      	movs	r3, #3
 80014c4:	e1b8      	b.n	8001838 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80014c6:	4b15      	ldr	r3, [pc, #84]	@ (800151c <HAL_RCC_OscConfig+0x508>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d0f0      	beq.n	80014b4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	689b      	ldr	r3, [r3, #8]
 80014d6:	2b01      	cmp	r3, #1
 80014d8:	d108      	bne.n	80014ec <HAL_RCC_OscConfig+0x4d8>
 80014da:	4b0f      	ldr	r3, [pc, #60]	@ (8001518 <HAL_RCC_OscConfig+0x504>)
 80014dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80014e0:	4a0d      	ldr	r2, [pc, #52]	@ (8001518 <HAL_RCC_OscConfig+0x504>)
 80014e2:	f043 0301 	orr.w	r3, r3, #1
 80014e6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80014ea:	e029      	b.n	8001540 <HAL_RCC_OscConfig+0x52c>
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	689b      	ldr	r3, [r3, #8]
 80014f0:	2b05      	cmp	r3, #5
 80014f2:	d115      	bne.n	8001520 <HAL_RCC_OscConfig+0x50c>
 80014f4:	4b08      	ldr	r3, [pc, #32]	@ (8001518 <HAL_RCC_OscConfig+0x504>)
 80014f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80014fa:	4a07      	ldr	r2, [pc, #28]	@ (8001518 <HAL_RCC_OscConfig+0x504>)
 80014fc:	f043 0304 	orr.w	r3, r3, #4
 8001500:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001504:	4b04      	ldr	r3, [pc, #16]	@ (8001518 <HAL_RCC_OscConfig+0x504>)
 8001506:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800150a:	4a03      	ldr	r2, [pc, #12]	@ (8001518 <HAL_RCC_OscConfig+0x504>)
 800150c:	f043 0301 	orr.w	r3, r3, #1
 8001510:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001514:	e014      	b.n	8001540 <HAL_RCC_OscConfig+0x52c>
 8001516:	bf00      	nop
 8001518:	40021000 	.word	0x40021000
 800151c:	40007000 	.word	0x40007000
 8001520:	4b9d      	ldr	r3, [pc, #628]	@ (8001798 <HAL_RCC_OscConfig+0x784>)
 8001522:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001526:	4a9c      	ldr	r2, [pc, #624]	@ (8001798 <HAL_RCC_OscConfig+0x784>)
 8001528:	f023 0301 	bic.w	r3, r3, #1
 800152c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001530:	4b99      	ldr	r3, [pc, #612]	@ (8001798 <HAL_RCC_OscConfig+0x784>)
 8001532:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001536:	4a98      	ldr	r2, [pc, #608]	@ (8001798 <HAL_RCC_OscConfig+0x784>)
 8001538:	f023 0304 	bic.w	r3, r3, #4
 800153c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	689b      	ldr	r3, [r3, #8]
 8001544:	2b00      	cmp	r3, #0
 8001546:	d016      	beq.n	8001576 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001548:	f7ff f9f8 	bl	800093c <HAL_GetTick>
 800154c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800154e:	e00a      	b.n	8001566 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001550:	f7ff f9f4 	bl	800093c <HAL_GetTick>
 8001554:	4602      	mov	r2, r0
 8001556:	693b      	ldr	r3, [r7, #16]
 8001558:	1ad3      	subs	r3, r2, r3
 800155a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800155e:	4293      	cmp	r3, r2
 8001560:	d901      	bls.n	8001566 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001562:	2303      	movs	r3, #3
 8001564:	e168      	b.n	8001838 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001566:	4b8c      	ldr	r3, [pc, #560]	@ (8001798 <HAL_RCC_OscConfig+0x784>)
 8001568:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800156c:	f003 0302 	and.w	r3, r3, #2
 8001570:	2b00      	cmp	r3, #0
 8001572:	d0ed      	beq.n	8001550 <HAL_RCC_OscConfig+0x53c>
 8001574:	e015      	b.n	80015a2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001576:	f7ff f9e1 	bl	800093c <HAL_GetTick>
 800157a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800157c:	e00a      	b.n	8001594 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800157e:	f7ff f9dd 	bl	800093c <HAL_GetTick>
 8001582:	4602      	mov	r2, r0
 8001584:	693b      	ldr	r3, [r7, #16]
 8001586:	1ad3      	subs	r3, r2, r3
 8001588:	f241 3288 	movw	r2, #5000	@ 0x1388
 800158c:	4293      	cmp	r3, r2
 800158e:	d901      	bls.n	8001594 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001590:	2303      	movs	r3, #3
 8001592:	e151      	b.n	8001838 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001594:	4b80      	ldr	r3, [pc, #512]	@ (8001798 <HAL_RCC_OscConfig+0x784>)
 8001596:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800159a:	f003 0302 	and.w	r3, r3, #2
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d1ed      	bne.n	800157e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80015a2:	7ffb      	ldrb	r3, [r7, #31]
 80015a4:	2b01      	cmp	r3, #1
 80015a6:	d105      	bne.n	80015b4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80015a8:	4b7b      	ldr	r3, [pc, #492]	@ (8001798 <HAL_RCC_OscConfig+0x784>)
 80015aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015ac:	4a7a      	ldr	r2, [pc, #488]	@ (8001798 <HAL_RCC_OscConfig+0x784>)
 80015ae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80015b2:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	f003 0320 	and.w	r3, r3, #32
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d03c      	beq.n	800163a <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d01c      	beq.n	8001602 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80015c8:	4b73      	ldr	r3, [pc, #460]	@ (8001798 <HAL_RCC_OscConfig+0x784>)
 80015ca:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80015ce:	4a72      	ldr	r2, [pc, #456]	@ (8001798 <HAL_RCC_OscConfig+0x784>)
 80015d0:	f043 0301 	orr.w	r3, r3, #1
 80015d4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015d8:	f7ff f9b0 	bl	800093c <HAL_GetTick>
 80015dc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80015de:	e008      	b.n	80015f2 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80015e0:	f7ff f9ac 	bl	800093c <HAL_GetTick>
 80015e4:	4602      	mov	r2, r0
 80015e6:	693b      	ldr	r3, [r7, #16]
 80015e8:	1ad3      	subs	r3, r2, r3
 80015ea:	2b02      	cmp	r3, #2
 80015ec:	d901      	bls.n	80015f2 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80015ee:	2303      	movs	r3, #3
 80015f0:	e122      	b.n	8001838 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80015f2:	4b69      	ldr	r3, [pc, #420]	@ (8001798 <HAL_RCC_OscConfig+0x784>)
 80015f4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80015f8:	f003 0302 	and.w	r3, r3, #2
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d0ef      	beq.n	80015e0 <HAL_RCC_OscConfig+0x5cc>
 8001600:	e01b      	b.n	800163a <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001602:	4b65      	ldr	r3, [pc, #404]	@ (8001798 <HAL_RCC_OscConfig+0x784>)
 8001604:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001608:	4a63      	ldr	r2, [pc, #396]	@ (8001798 <HAL_RCC_OscConfig+0x784>)
 800160a:	f023 0301 	bic.w	r3, r3, #1
 800160e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001612:	f7ff f993 	bl	800093c <HAL_GetTick>
 8001616:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001618:	e008      	b.n	800162c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800161a:	f7ff f98f 	bl	800093c <HAL_GetTick>
 800161e:	4602      	mov	r2, r0
 8001620:	693b      	ldr	r3, [r7, #16]
 8001622:	1ad3      	subs	r3, r2, r3
 8001624:	2b02      	cmp	r3, #2
 8001626:	d901      	bls.n	800162c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8001628:	2303      	movs	r3, #3
 800162a:	e105      	b.n	8001838 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800162c:	4b5a      	ldr	r3, [pc, #360]	@ (8001798 <HAL_RCC_OscConfig+0x784>)
 800162e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001632:	f003 0302 	and.w	r3, r3, #2
 8001636:	2b00      	cmp	r3, #0
 8001638:	d1ef      	bne.n	800161a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800163e:	2b00      	cmp	r3, #0
 8001640:	f000 80f9 	beq.w	8001836 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001648:	2b02      	cmp	r3, #2
 800164a:	f040 80cf 	bne.w	80017ec <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800164e:	4b52      	ldr	r3, [pc, #328]	@ (8001798 <HAL_RCC_OscConfig+0x784>)
 8001650:	68db      	ldr	r3, [r3, #12]
 8001652:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001654:	697b      	ldr	r3, [r7, #20]
 8001656:	f003 0203 	and.w	r2, r3, #3
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800165e:	429a      	cmp	r2, r3
 8001660:	d12c      	bne.n	80016bc <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001662:	697b      	ldr	r3, [r7, #20]
 8001664:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800166c:	3b01      	subs	r3, #1
 800166e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001670:	429a      	cmp	r2, r3
 8001672:	d123      	bne.n	80016bc <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001674:	697b      	ldr	r3, [r7, #20]
 8001676:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800167e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001680:	429a      	cmp	r2, r3
 8001682:	d11b      	bne.n	80016bc <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001684:	697b      	ldr	r3, [r7, #20]
 8001686:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800168e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001690:	429a      	cmp	r2, r3
 8001692:	d113      	bne.n	80016bc <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001694:	697b      	ldr	r3, [r7, #20]
 8001696:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800169e:	085b      	lsrs	r3, r3, #1
 80016a0:	3b01      	subs	r3, #1
 80016a2:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80016a4:	429a      	cmp	r2, r3
 80016a6:	d109      	bne.n	80016bc <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80016a8:	697b      	ldr	r3, [r7, #20]
 80016aa:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016b2:	085b      	lsrs	r3, r3, #1
 80016b4:	3b01      	subs	r3, #1
 80016b6:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80016b8:	429a      	cmp	r2, r3
 80016ba:	d071      	beq.n	80017a0 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80016bc:	69bb      	ldr	r3, [r7, #24]
 80016be:	2b0c      	cmp	r3, #12
 80016c0:	d068      	beq.n	8001794 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80016c2:	4b35      	ldr	r3, [pc, #212]	@ (8001798 <HAL_RCC_OscConfig+0x784>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d105      	bne.n	80016da <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80016ce:	4b32      	ldr	r3, [pc, #200]	@ (8001798 <HAL_RCC_OscConfig+0x784>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d001      	beq.n	80016de <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80016da:	2301      	movs	r3, #1
 80016dc:	e0ac      	b.n	8001838 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80016de:	4b2e      	ldr	r3, [pc, #184]	@ (8001798 <HAL_RCC_OscConfig+0x784>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	4a2d      	ldr	r2, [pc, #180]	@ (8001798 <HAL_RCC_OscConfig+0x784>)
 80016e4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80016e8:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80016ea:	f7ff f927 	bl	800093c <HAL_GetTick>
 80016ee:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80016f0:	e008      	b.n	8001704 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016f2:	f7ff f923 	bl	800093c <HAL_GetTick>
 80016f6:	4602      	mov	r2, r0
 80016f8:	693b      	ldr	r3, [r7, #16]
 80016fa:	1ad3      	subs	r3, r2, r3
 80016fc:	2b02      	cmp	r3, #2
 80016fe:	d901      	bls.n	8001704 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8001700:	2303      	movs	r3, #3
 8001702:	e099      	b.n	8001838 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001704:	4b24      	ldr	r3, [pc, #144]	@ (8001798 <HAL_RCC_OscConfig+0x784>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800170c:	2b00      	cmp	r3, #0
 800170e:	d1f0      	bne.n	80016f2 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001710:	4b21      	ldr	r3, [pc, #132]	@ (8001798 <HAL_RCC_OscConfig+0x784>)
 8001712:	68da      	ldr	r2, [r3, #12]
 8001714:	4b21      	ldr	r3, [pc, #132]	@ (800179c <HAL_RCC_OscConfig+0x788>)
 8001716:	4013      	ands	r3, r2
 8001718:	687a      	ldr	r2, [r7, #4]
 800171a:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800171c:	687a      	ldr	r2, [r7, #4]
 800171e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001720:	3a01      	subs	r2, #1
 8001722:	0112      	lsls	r2, r2, #4
 8001724:	4311      	orrs	r1, r2
 8001726:	687a      	ldr	r2, [r7, #4]
 8001728:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800172a:	0212      	lsls	r2, r2, #8
 800172c:	4311      	orrs	r1, r2
 800172e:	687a      	ldr	r2, [r7, #4]
 8001730:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001732:	0852      	lsrs	r2, r2, #1
 8001734:	3a01      	subs	r2, #1
 8001736:	0552      	lsls	r2, r2, #21
 8001738:	4311      	orrs	r1, r2
 800173a:	687a      	ldr	r2, [r7, #4]
 800173c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800173e:	0852      	lsrs	r2, r2, #1
 8001740:	3a01      	subs	r2, #1
 8001742:	0652      	lsls	r2, r2, #25
 8001744:	4311      	orrs	r1, r2
 8001746:	687a      	ldr	r2, [r7, #4]
 8001748:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800174a:	06d2      	lsls	r2, r2, #27
 800174c:	430a      	orrs	r2, r1
 800174e:	4912      	ldr	r1, [pc, #72]	@ (8001798 <HAL_RCC_OscConfig+0x784>)
 8001750:	4313      	orrs	r3, r2
 8001752:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001754:	4b10      	ldr	r3, [pc, #64]	@ (8001798 <HAL_RCC_OscConfig+0x784>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	4a0f      	ldr	r2, [pc, #60]	@ (8001798 <HAL_RCC_OscConfig+0x784>)
 800175a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800175e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001760:	4b0d      	ldr	r3, [pc, #52]	@ (8001798 <HAL_RCC_OscConfig+0x784>)
 8001762:	68db      	ldr	r3, [r3, #12]
 8001764:	4a0c      	ldr	r2, [pc, #48]	@ (8001798 <HAL_RCC_OscConfig+0x784>)
 8001766:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800176a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800176c:	f7ff f8e6 	bl	800093c <HAL_GetTick>
 8001770:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001772:	e008      	b.n	8001786 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001774:	f7ff f8e2 	bl	800093c <HAL_GetTick>
 8001778:	4602      	mov	r2, r0
 800177a:	693b      	ldr	r3, [r7, #16]
 800177c:	1ad3      	subs	r3, r2, r3
 800177e:	2b02      	cmp	r3, #2
 8001780:	d901      	bls.n	8001786 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8001782:	2303      	movs	r3, #3
 8001784:	e058      	b.n	8001838 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001786:	4b04      	ldr	r3, [pc, #16]	@ (8001798 <HAL_RCC_OscConfig+0x784>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800178e:	2b00      	cmp	r3, #0
 8001790:	d0f0      	beq.n	8001774 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001792:	e050      	b.n	8001836 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001794:	2301      	movs	r3, #1
 8001796:	e04f      	b.n	8001838 <HAL_RCC_OscConfig+0x824>
 8001798:	40021000 	.word	0x40021000
 800179c:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80017a0:	4b27      	ldr	r3, [pc, #156]	@ (8001840 <HAL_RCC_OscConfig+0x82c>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d144      	bne.n	8001836 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80017ac:	4b24      	ldr	r3, [pc, #144]	@ (8001840 <HAL_RCC_OscConfig+0x82c>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	4a23      	ldr	r2, [pc, #140]	@ (8001840 <HAL_RCC_OscConfig+0x82c>)
 80017b2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80017b6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80017b8:	4b21      	ldr	r3, [pc, #132]	@ (8001840 <HAL_RCC_OscConfig+0x82c>)
 80017ba:	68db      	ldr	r3, [r3, #12]
 80017bc:	4a20      	ldr	r2, [pc, #128]	@ (8001840 <HAL_RCC_OscConfig+0x82c>)
 80017be:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80017c2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80017c4:	f7ff f8ba 	bl	800093c <HAL_GetTick>
 80017c8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80017ca:	e008      	b.n	80017de <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017cc:	f7ff f8b6 	bl	800093c <HAL_GetTick>
 80017d0:	4602      	mov	r2, r0
 80017d2:	693b      	ldr	r3, [r7, #16]
 80017d4:	1ad3      	subs	r3, r2, r3
 80017d6:	2b02      	cmp	r3, #2
 80017d8:	d901      	bls.n	80017de <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 80017da:	2303      	movs	r3, #3
 80017dc:	e02c      	b.n	8001838 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80017de:	4b18      	ldr	r3, [pc, #96]	@ (8001840 <HAL_RCC_OscConfig+0x82c>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d0f0      	beq.n	80017cc <HAL_RCC_OscConfig+0x7b8>
 80017ea:	e024      	b.n	8001836 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80017ec:	69bb      	ldr	r3, [r7, #24]
 80017ee:	2b0c      	cmp	r3, #12
 80017f0:	d01f      	beq.n	8001832 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017f2:	4b13      	ldr	r3, [pc, #76]	@ (8001840 <HAL_RCC_OscConfig+0x82c>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	4a12      	ldr	r2, [pc, #72]	@ (8001840 <HAL_RCC_OscConfig+0x82c>)
 80017f8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80017fc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017fe:	f7ff f89d 	bl	800093c <HAL_GetTick>
 8001802:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001804:	e008      	b.n	8001818 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001806:	f7ff f899 	bl	800093c <HAL_GetTick>
 800180a:	4602      	mov	r2, r0
 800180c:	693b      	ldr	r3, [r7, #16]
 800180e:	1ad3      	subs	r3, r2, r3
 8001810:	2b02      	cmp	r3, #2
 8001812:	d901      	bls.n	8001818 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8001814:	2303      	movs	r3, #3
 8001816:	e00f      	b.n	8001838 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001818:	4b09      	ldr	r3, [pc, #36]	@ (8001840 <HAL_RCC_OscConfig+0x82c>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001820:	2b00      	cmp	r3, #0
 8001822:	d1f0      	bne.n	8001806 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001824:	4b06      	ldr	r3, [pc, #24]	@ (8001840 <HAL_RCC_OscConfig+0x82c>)
 8001826:	68da      	ldr	r2, [r3, #12]
 8001828:	4905      	ldr	r1, [pc, #20]	@ (8001840 <HAL_RCC_OscConfig+0x82c>)
 800182a:	4b06      	ldr	r3, [pc, #24]	@ (8001844 <HAL_RCC_OscConfig+0x830>)
 800182c:	4013      	ands	r3, r2
 800182e:	60cb      	str	r3, [r1, #12]
 8001830:	e001      	b.n	8001836 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001832:	2301      	movs	r3, #1
 8001834:	e000      	b.n	8001838 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8001836:	2300      	movs	r3, #0
}
 8001838:	4618      	mov	r0, r3
 800183a:	3720      	adds	r7, #32
 800183c:	46bd      	mov	sp, r7
 800183e:	bd80      	pop	{r7, pc}
 8001840:	40021000 	.word	0x40021000
 8001844:	feeefffc 	.word	0xfeeefffc

08001848 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b086      	sub	sp, #24
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
 8001850:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8001852:	2300      	movs	r3, #0
 8001854:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	2b00      	cmp	r3, #0
 800185a:	d101      	bne.n	8001860 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800185c:	2301      	movs	r3, #1
 800185e:	e11d      	b.n	8001a9c <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001860:	4b90      	ldr	r3, [pc, #576]	@ (8001aa4 <HAL_RCC_ClockConfig+0x25c>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	f003 030f 	and.w	r3, r3, #15
 8001868:	683a      	ldr	r2, [r7, #0]
 800186a:	429a      	cmp	r2, r3
 800186c:	d910      	bls.n	8001890 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800186e:	4b8d      	ldr	r3, [pc, #564]	@ (8001aa4 <HAL_RCC_ClockConfig+0x25c>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	f023 020f 	bic.w	r2, r3, #15
 8001876:	498b      	ldr	r1, [pc, #556]	@ (8001aa4 <HAL_RCC_ClockConfig+0x25c>)
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	4313      	orrs	r3, r2
 800187c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800187e:	4b89      	ldr	r3, [pc, #548]	@ (8001aa4 <HAL_RCC_ClockConfig+0x25c>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f003 030f 	and.w	r3, r3, #15
 8001886:	683a      	ldr	r2, [r7, #0]
 8001888:	429a      	cmp	r2, r3
 800188a:	d001      	beq.n	8001890 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800188c:	2301      	movs	r3, #1
 800188e:	e105      	b.n	8001a9c <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	f003 0302 	and.w	r3, r3, #2
 8001898:	2b00      	cmp	r3, #0
 800189a:	d010      	beq.n	80018be <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	689a      	ldr	r2, [r3, #8]
 80018a0:	4b81      	ldr	r3, [pc, #516]	@ (8001aa8 <HAL_RCC_ClockConfig+0x260>)
 80018a2:	689b      	ldr	r3, [r3, #8]
 80018a4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80018a8:	429a      	cmp	r2, r3
 80018aa:	d908      	bls.n	80018be <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80018ac:	4b7e      	ldr	r3, [pc, #504]	@ (8001aa8 <HAL_RCC_ClockConfig+0x260>)
 80018ae:	689b      	ldr	r3, [r3, #8]
 80018b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	689b      	ldr	r3, [r3, #8]
 80018b8:	497b      	ldr	r1, [pc, #492]	@ (8001aa8 <HAL_RCC_ClockConfig+0x260>)
 80018ba:	4313      	orrs	r3, r2
 80018bc:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f003 0301 	and.w	r3, r3, #1
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d079      	beq.n	80019be <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	685b      	ldr	r3, [r3, #4]
 80018ce:	2b03      	cmp	r3, #3
 80018d0:	d11e      	bne.n	8001910 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80018d2:	4b75      	ldr	r3, [pc, #468]	@ (8001aa8 <HAL_RCC_ClockConfig+0x260>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d101      	bne.n	80018e2 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 80018de:	2301      	movs	r3, #1
 80018e0:	e0dc      	b.n	8001a9c <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 80018e2:	f000 fa09 	bl	8001cf8 <RCC_GetSysClockFreqFromPLLSource>
 80018e6:	4603      	mov	r3, r0
 80018e8:	4a70      	ldr	r2, [pc, #448]	@ (8001aac <HAL_RCC_ClockConfig+0x264>)
 80018ea:	4293      	cmp	r3, r2
 80018ec:	d946      	bls.n	800197c <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80018ee:	4b6e      	ldr	r3, [pc, #440]	@ (8001aa8 <HAL_RCC_ClockConfig+0x260>)
 80018f0:	689b      	ldr	r3, [r3, #8]
 80018f2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d140      	bne.n	800197c <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80018fa:	4b6b      	ldr	r3, [pc, #428]	@ (8001aa8 <HAL_RCC_ClockConfig+0x260>)
 80018fc:	689b      	ldr	r3, [r3, #8]
 80018fe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001902:	4a69      	ldr	r2, [pc, #420]	@ (8001aa8 <HAL_RCC_ClockConfig+0x260>)
 8001904:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001908:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800190a:	2380      	movs	r3, #128	@ 0x80
 800190c:	617b      	str	r3, [r7, #20]
 800190e:	e035      	b.n	800197c <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	2b02      	cmp	r3, #2
 8001916:	d107      	bne.n	8001928 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001918:	4b63      	ldr	r3, [pc, #396]	@ (8001aa8 <HAL_RCC_ClockConfig+0x260>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001920:	2b00      	cmp	r3, #0
 8001922:	d115      	bne.n	8001950 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8001924:	2301      	movs	r3, #1
 8001926:	e0b9      	b.n	8001a9c <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	685b      	ldr	r3, [r3, #4]
 800192c:	2b00      	cmp	r3, #0
 800192e:	d107      	bne.n	8001940 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001930:	4b5d      	ldr	r3, [pc, #372]	@ (8001aa8 <HAL_RCC_ClockConfig+0x260>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	f003 0302 	and.w	r3, r3, #2
 8001938:	2b00      	cmp	r3, #0
 800193a:	d109      	bne.n	8001950 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800193c:	2301      	movs	r3, #1
 800193e:	e0ad      	b.n	8001a9c <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001940:	4b59      	ldr	r3, [pc, #356]	@ (8001aa8 <HAL_RCC_ClockConfig+0x260>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001948:	2b00      	cmp	r3, #0
 800194a:	d101      	bne.n	8001950 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800194c:	2301      	movs	r3, #1
 800194e:	e0a5      	b.n	8001a9c <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8001950:	f000 f8b4 	bl	8001abc <HAL_RCC_GetSysClockFreq>
 8001954:	4603      	mov	r3, r0
 8001956:	4a55      	ldr	r2, [pc, #340]	@ (8001aac <HAL_RCC_ClockConfig+0x264>)
 8001958:	4293      	cmp	r3, r2
 800195a:	d90f      	bls.n	800197c <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800195c:	4b52      	ldr	r3, [pc, #328]	@ (8001aa8 <HAL_RCC_ClockConfig+0x260>)
 800195e:	689b      	ldr	r3, [r3, #8]
 8001960:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001964:	2b00      	cmp	r3, #0
 8001966:	d109      	bne.n	800197c <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001968:	4b4f      	ldr	r3, [pc, #316]	@ (8001aa8 <HAL_RCC_ClockConfig+0x260>)
 800196a:	689b      	ldr	r3, [r3, #8]
 800196c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001970:	4a4d      	ldr	r2, [pc, #308]	@ (8001aa8 <HAL_RCC_ClockConfig+0x260>)
 8001972:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001976:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001978:	2380      	movs	r3, #128	@ 0x80
 800197a:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800197c:	4b4a      	ldr	r3, [pc, #296]	@ (8001aa8 <HAL_RCC_ClockConfig+0x260>)
 800197e:	689b      	ldr	r3, [r3, #8]
 8001980:	f023 0203 	bic.w	r2, r3, #3
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	685b      	ldr	r3, [r3, #4]
 8001988:	4947      	ldr	r1, [pc, #284]	@ (8001aa8 <HAL_RCC_ClockConfig+0x260>)
 800198a:	4313      	orrs	r3, r2
 800198c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800198e:	f7fe ffd5 	bl	800093c <HAL_GetTick>
 8001992:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001994:	e00a      	b.n	80019ac <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001996:	f7fe ffd1 	bl	800093c <HAL_GetTick>
 800199a:	4602      	mov	r2, r0
 800199c:	693b      	ldr	r3, [r7, #16]
 800199e:	1ad3      	subs	r3, r2, r3
 80019a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80019a4:	4293      	cmp	r3, r2
 80019a6:	d901      	bls.n	80019ac <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 80019a8:	2303      	movs	r3, #3
 80019aa:	e077      	b.n	8001a9c <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019ac:	4b3e      	ldr	r3, [pc, #248]	@ (8001aa8 <HAL_RCC_ClockConfig+0x260>)
 80019ae:	689b      	ldr	r3, [r3, #8]
 80019b0:	f003 020c 	and.w	r2, r3, #12
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	685b      	ldr	r3, [r3, #4]
 80019b8:	009b      	lsls	r3, r3, #2
 80019ba:	429a      	cmp	r2, r3
 80019bc:	d1eb      	bne.n	8001996 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 80019be:	697b      	ldr	r3, [r7, #20]
 80019c0:	2b80      	cmp	r3, #128	@ 0x80
 80019c2:	d105      	bne.n	80019d0 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80019c4:	4b38      	ldr	r3, [pc, #224]	@ (8001aa8 <HAL_RCC_ClockConfig+0x260>)
 80019c6:	689b      	ldr	r3, [r3, #8]
 80019c8:	4a37      	ldr	r2, [pc, #220]	@ (8001aa8 <HAL_RCC_ClockConfig+0x260>)
 80019ca:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80019ce:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	f003 0302 	and.w	r3, r3, #2
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d010      	beq.n	80019fe <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	689a      	ldr	r2, [r3, #8]
 80019e0:	4b31      	ldr	r3, [pc, #196]	@ (8001aa8 <HAL_RCC_ClockConfig+0x260>)
 80019e2:	689b      	ldr	r3, [r3, #8]
 80019e4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80019e8:	429a      	cmp	r2, r3
 80019ea:	d208      	bcs.n	80019fe <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80019ec:	4b2e      	ldr	r3, [pc, #184]	@ (8001aa8 <HAL_RCC_ClockConfig+0x260>)
 80019ee:	689b      	ldr	r3, [r3, #8]
 80019f0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	689b      	ldr	r3, [r3, #8]
 80019f8:	492b      	ldr	r1, [pc, #172]	@ (8001aa8 <HAL_RCC_ClockConfig+0x260>)
 80019fa:	4313      	orrs	r3, r2
 80019fc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80019fe:	4b29      	ldr	r3, [pc, #164]	@ (8001aa4 <HAL_RCC_ClockConfig+0x25c>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	f003 030f 	and.w	r3, r3, #15
 8001a06:	683a      	ldr	r2, [r7, #0]
 8001a08:	429a      	cmp	r2, r3
 8001a0a:	d210      	bcs.n	8001a2e <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a0c:	4b25      	ldr	r3, [pc, #148]	@ (8001aa4 <HAL_RCC_ClockConfig+0x25c>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	f023 020f 	bic.w	r2, r3, #15
 8001a14:	4923      	ldr	r1, [pc, #140]	@ (8001aa4 <HAL_RCC_ClockConfig+0x25c>)
 8001a16:	683b      	ldr	r3, [r7, #0]
 8001a18:	4313      	orrs	r3, r2
 8001a1a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a1c:	4b21      	ldr	r3, [pc, #132]	@ (8001aa4 <HAL_RCC_ClockConfig+0x25c>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	f003 030f 	and.w	r3, r3, #15
 8001a24:	683a      	ldr	r2, [r7, #0]
 8001a26:	429a      	cmp	r2, r3
 8001a28:	d001      	beq.n	8001a2e <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	e036      	b.n	8001a9c <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f003 0304 	and.w	r3, r3, #4
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d008      	beq.n	8001a4c <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a3a:	4b1b      	ldr	r3, [pc, #108]	@ (8001aa8 <HAL_RCC_ClockConfig+0x260>)
 8001a3c:	689b      	ldr	r3, [r3, #8]
 8001a3e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	68db      	ldr	r3, [r3, #12]
 8001a46:	4918      	ldr	r1, [pc, #96]	@ (8001aa8 <HAL_RCC_ClockConfig+0x260>)
 8001a48:	4313      	orrs	r3, r2
 8001a4a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f003 0308 	and.w	r3, r3, #8
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d009      	beq.n	8001a6c <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001a58:	4b13      	ldr	r3, [pc, #76]	@ (8001aa8 <HAL_RCC_ClockConfig+0x260>)
 8001a5a:	689b      	ldr	r3, [r3, #8]
 8001a5c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	691b      	ldr	r3, [r3, #16]
 8001a64:	00db      	lsls	r3, r3, #3
 8001a66:	4910      	ldr	r1, [pc, #64]	@ (8001aa8 <HAL_RCC_ClockConfig+0x260>)
 8001a68:	4313      	orrs	r3, r2
 8001a6a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001a6c:	f000 f826 	bl	8001abc <HAL_RCC_GetSysClockFreq>
 8001a70:	4602      	mov	r2, r0
 8001a72:	4b0d      	ldr	r3, [pc, #52]	@ (8001aa8 <HAL_RCC_ClockConfig+0x260>)
 8001a74:	689b      	ldr	r3, [r3, #8]
 8001a76:	091b      	lsrs	r3, r3, #4
 8001a78:	f003 030f 	and.w	r3, r3, #15
 8001a7c:	490c      	ldr	r1, [pc, #48]	@ (8001ab0 <HAL_RCC_ClockConfig+0x268>)
 8001a7e:	5ccb      	ldrb	r3, [r1, r3]
 8001a80:	f003 031f 	and.w	r3, r3, #31
 8001a84:	fa22 f303 	lsr.w	r3, r2, r3
 8001a88:	4a0a      	ldr	r2, [pc, #40]	@ (8001ab4 <HAL_RCC_ClockConfig+0x26c>)
 8001a8a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001a8c:	4b0a      	ldr	r3, [pc, #40]	@ (8001ab8 <HAL_RCC_ClockConfig+0x270>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	4618      	mov	r0, r3
 8001a92:	f7fe ff03 	bl	800089c <HAL_InitTick>
 8001a96:	4603      	mov	r3, r0
 8001a98:	73fb      	strb	r3, [r7, #15]

  return status;
 8001a9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	3718      	adds	r7, #24
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	bd80      	pop	{r7, pc}
 8001aa4:	40022000 	.word	0x40022000
 8001aa8:	40021000 	.word	0x40021000
 8001aac:	04c4b400 	.word	0x04c4b400
 8001ab0:	0800365c 	.word	0x0800365c
 8001ab4:	20000000 	.word	0x20000000
 8001ab8:	20000004 	.word	0x20000004

08001abc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001abc:	b480      	push	{r7}
 8001abe:	b089      	sub	sp, #36	@ 0x24
 8001ac0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	61fb      	str	r3, [r7, #28]
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001aca:	4b3e      	ldr	r3, [pc, #248]	@ (8001bc4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001acc:	689b      	ldr	r3, [r3, #8]
 8001ace:	f003 030c 	and.w	r3, r3, #12
 8001ad2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001ad4:	4b3b      	ldr	r3, [pc, #236]	@ (8001bc4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001ad6:	68db      	ldr	r3, [r3, #12]
 8001ad8:	f003 0303 	and.w	r3, r3, #3
 8001adc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001ade:	693b      	ldr	r3, [r7, #16]
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d005      	beq.n	8001af0 <HAL_RCC_GetSysClockFreq+0x34>
 8001ae4:	693b      	ldr	r3, [r7, #16]
 8001ae6:	2b0c      	cmp	r3, #12
 8001ae8:	d121      	bne.n	8001b2e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	2b01      	cmp	r3, #1
 8001aee:	d11e      	bne.n	8001b2e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001af0:	4b34      	ldr	r3, [pc, #208]	@ (8001bc4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	f003 0308 	and.w	r3, r3, #8
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d107      	bne.n	8001b0c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001afc:	4b31      	ldr	r3, [pc, #196]	@ (8001bc4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001afe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001b02:	0a1b      	lsrs	r3, r3, #8
 8001b04:	f003 030f 	and.w	r3, r3, #15
 8001b08:	61fb      	str	r3, [r7, #28]
 8001b0a:	e005      	b.n	8001b18 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001b0c:	4b2d      	ldr	r3, [pc, #180]	@ (8001bc4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	091b      	lsrs	r3, r3, #4
 8001b12:	f003 030f 	and.w	r3, r3, #15
 8001b16:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001b18:	4a2b      	ldr	r2, [pc, #172]	@ (8001bc8 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001b1a:	69fb      	ldr	r3, [r7, #28]
 8001b1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b20:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001b22:	693b      	ldr	r3, [r7, #16]
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d10d      	bne.n	8001b44 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001b28:	69fb      	ldr	r3, [r7, #28]
 8001b2a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001b2c:	e00a      	b.n	8001b44 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001b2e:	693b      	ldr	r3, [r7, #16]
 8001b30:	2b04      	cmp	r3, #4
 8001b32:	d102      	bne.n	8001b3a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001b34:	4b25      	ldr	r3, [pc, #148]	@ (8001bcc <HAL_RCC_GetSysClockFreq+0x110>)
 8001b36:	61bb      	str	r3, [r7, #24]
 8001b38:	e004      	b.n	8001b44 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001b3a:	693b      	ldr	r3, [r7, #16]
 8001b3c:	2b08      	cmp	r3, #8
 8001b3e:	d101      	bne.n	8001b44 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001b40:	4b23      	ldr	r3, [pc, #140]	@ (8001bd0 <HAL_RCC_GetSysClockFreq+0x114>)
 8001b42:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001b44:	693b      	ldr	r3, [r7, #16]
 8001b46:	2b0c      	cmp	r3, #12
 8001b48:	d134      	bne.n	8001bb4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001b4a:	4b1e      	ldr	r3, [pc, #120]	@ (8001bc4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001b4c:	68db      	ldr	r3, [r3, #12]
 8001b4e:	f003 0303 	and.w	r3, r3, #3
 8001b52:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001b54:	68bb      	ldr	r3, [r7, #8]
 8001b56:	2b02      	cmp	r3, #2
 8001b58:	d003      	beq.n	8001b62 <HAL_RCC_GetSysClockFreq+0xa6>
 8001b5a:	68bb      	ldr	r3, [r7, #8]
 8001b5c:	2b03      	cmp	r3, #3
 8001b5e:	d003      	beq.n	8001b68 <HAL_RCC_GetSysClockFreq+0xac>
 8001b60:	e005      	b.n	8001b6e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001b62:	4b1a      	ldr	r3, [pc, #104]	@ (8001bcc <HAL_RCC_GetSysClockFreq+0x110>)
 8001b64:	617b      	str	r3, [r7, #20]
      break;
 8001b66:	e005      	b.n	8001b74 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001b68:	4b19      	ldr	r3, [pc, #100]	@ (8001bd0 <HAL_RCC_GetSysClockFreq+0x114>)
 8001b6a:	617b      	str	r3, [r7, #20]
      break;
 8001b6c:	e002      	b.n	8001b74 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001b6e:	69fb      	ldr	r3, [r7, #28]
 8001b70:	617b      	str	r3, [r7, #20]
      break;
 8001b72:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001b74:	4b13      	ldr	r3, [pc, #76]	@ (8001bc4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001b76:	68db      	ldr	r3, [r3, #12]
 8001b78:	091b      	lsrs	r3, r3, #4
 8001b7a:	f003 030f 	and.w	r3, r3, #15
 8001b7e:	3301      	adds	r3, #1
 8001b80:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001b82:	4b10      	ldr	r3, [pc, #64]	@ (8001bc4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001b84:	68db      	ldr	r3, [r3, #12]
 8001b86:	0a1b      	lsrs	r3, r3, #8
 8001b88:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001b8c:	697a      	ldr	r2, [r7, #20]
 8001b8e:	fb03 f202 	mul.w	r2, r3, r2
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b98:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001b9a:	4b0a      	ldr	r3, [pc, #40]	@ (8001bc4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001b9c:	68db      	ldr	r3, [r3, #12]
 8001b9e:	0e5b      	lsrs	r3, r3, #25
 8001ba0:	f003 0303 	and.w	r3, r3, #3
 8001ba4:	3301      	adds	r3, #1
 8001ba6:	005b      	lsls	r3, r3, #1
 8001ba8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001baa:	697a      	ldr	r2, [r7, #20]
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bb2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001bb4:	69bb      	ldr	r3, [r7, #24]
}
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	3724      	adds	r7, #36	@ 0x24
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc0:	4770      	bx	lr
 8001bc2:	bf00      	nop
 8001bc4:	40021000 	.word	0x40021000
 8001bc8:	08003674 	.word	0x08003674
 8001bcc:	00f42400 	.word	0x00f42400
 8001bd0:	007a1200 	.word	0x007a1200

08001bd4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001bd8:	4b03      	ldr	r3, [pc, #12]	@ (8001be8 <HAL_RCC_GetHCLKFreq+0x14>)
 8001bda:	681b      	ldr	r3, [r3, #0]
}
 8001bdc:	4618      	mov	r0, r3
 8001bde:	46bd      	mov	sp, r7
 8001be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be4:	4770      	bx	lr
 8001be6:	bf00      	nop
 8001be8:	20000000 	.word	0x20000000

08001bec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001bf0:	f7ff fff0 	bl	8001bd4 <HAL_RCC_GetHCLKFreq>
 8001bf4:	4602      	mov	r2, r0
 8001bf6:	4b06      	ldr	r3, [pc, #24]	@ (8001c10 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001bf8:	689b      	ldr	r3, [r3, #8]
 8001bfa:	0a1b      	lsrs	r3, r3, #8
 8001bfc:	f003 0307 	and.w	r3, r3, #7
 8001c00:	4904      	ldr	r1, [pc, #16]	@ (8001c14 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001c02:	5ccb      	ldrb	r3, [r1, r3]
 8001c04:	f003 031f 	and.w	r3, r3, #31
 8001c08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	bd80      	pop	{r7, pc}
 8001c10:	40021000 	.word	0x40021000
 8001c14:	0800366c 	.word	0x0800366c

08001c18 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001c1c:	f7ff ffda 	bl	8001bd4 <HAL_RCC_GetHCLKFreq>
 8001c20:	4602      	mov	r2, r0
 8001c22:	4b06      	ldr	r3, [pc, #24]	@ (8001c3c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001c24:	689b      	ldr	r3, [r3, #8]
 8001c26:	0adb      	lsrs	r3, r3, #11
 8001c28:	f003 0307 	and.w	r3, r3, #7
 8001c2c:	4904      	ldr	r1, [pc, #16]	@ (8001c40 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001c2e:	5ccb      	ldrb	r3, [r1, r3]
 8001c30:	f003 031f 	and.w	r3, r3, #31
 8001c34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c38:	4618      	mov	r0, r3
 8001c3a:	bd80      	pop	{r7, pc}
 8001c3c:	40021000 	.word	0x40021000
 8001c40:	0800366c 	.word	0x0800366c

08001c44 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b086      	sub	sp, #24
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001c50:	4b27      	ldr	r3, [pc, #156]	@ (8001cf0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001c52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c54:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d003      	beq.n	8001c64 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001c5c:	f7ff f916 	bl	8000e8c <HAL_PWREx_GetVoltageRange>
 8001c60:	6178      	str	r0, [r7, #20]
 8001c62:	e014      	b.n	8001c8e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001c64:	4b22      	ldr	r3, [pc, #136]	@ (8001cf0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001c66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c68:	4a21      	ldr	r2, [pc, #132]	@ (8001cf0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001c6a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c6e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c70:	4b1f      	ldr	r3, [pc, #124]	@ (8001cf0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001c72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c74:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c78:	60fb      	str	r3, [r7, #12]
 8001c7a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001c7c:	f7ff f906 	bl	8000e8c <HAL_PWREx_GetVoltageRange>
 8001c80:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001c82:	4b1b      	ldr	r3, [pc, #108]	@ (8001cf0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001c84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c86:	4a1a      	ldr	r2, [pc, #104]	@ (8001cf0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001c88:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001c8c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001c8e:	697b      	ldr	r3, [r7, #20]
 8001c90:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001c94:	d10b      	bne.n	8001cae <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	2b80      	cmp	r3, #128	@ 0x80
 8001c9a:	d913      	bls.n	8001cc4 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	2ba0      	cmp	r3, #160	@ 0xa0
 8001ca0:	d902      	bls.n	8001ca8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001ca2:	2302      	movs	r3, #2
 8001ca4:	613b      	str	r3, [r7, #16]
 8001ca6:	e00d      	b.n	8001cc4 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001ca8:	2301      	movs	r3, #1
 8001caa:	613b      	str	r3, [r7, #16]
 8001cac:	e00a      	b.n	8001cc4 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	2b7f      	cmp	r3, #127	@ 0x7f
 8001cb2:	d902      	bls.n	8001cba <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8001cb4:	2302      	movs	r3, #2
 8001cb6:	613b      	str	r3, [r7, #16]
 8001cb8:	e004      	b.n	8001cc4 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	2b70      	cmp	r3, #112	@ 0x70
 8001cbe:	d101      	bne.n	8001cc4 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001cc4:	4b0b      	ldr	r3, [pc, #44]	@ (8001cf4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f023 020f 	bic.w	r2, r3, #15
 8001ccc:	4909      	ldr	r1, [pc, #36]	@ (8001cf4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8001cce:	693b      	ldr	r3, [r7, #16]
 8001cd0:	4313      	orrs	r3, r2
 8001cd2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001cd4:	4b07      	ldr	r3, [pc, #28]	@ (8001cf4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f003 030f 	and.w	r3, r3, #15
 8001cdc:	693a      	ldr	r2, [r7, #16]
 8001cde:	429a      	cmp	r2, r3
 8001ce0:	d001      	beq.n	8001ce6 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	e000      	b.n	8001ce8 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8001ce6:	2300      	movs	r3, #0
}
 8001ce8:	4618      	mov	r0, r3
 8001cea:	3718      	adds	r7, #24
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd80      	pop	{r7, pc}
 8001cf0:	40021000 	.word	0x40021000
 8001cf4:	40022000 	.word	0x40022000

08001cf8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	b087      	sub	sp, #28
 8001cfc:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001cfe:	4b2d      	ldr	r3, [pc, #180]	@ (8001db4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8001d00:	68db      	ldr	r3, [r3, #12]
 8001d02:	f003 0303 	and.w	r3, r3, #3
 8001d06:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	2b03      	cmp	r3, #3
 8001d0c:	d00b      	beq.n	8001d26 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	2b03      	cmp	r3, #3
 8001d12:	d825      	bhi.n	8001d60 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	2b01      	cmp	r3, #1
 8001d18:	d008      	beq.n	8001d2c <RCC_GetSysClockFreqFromPLLSource+0x34>
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	2b02      	cmp	r3, #2
 8001d1e:	d11f      	bne.n	8001d60 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8001d20:	4b25      	ldr	r3, [pc, #148]	@ (8001db8 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8001d22:	613b      	str	r3, [r7, #16]
    break;
 8001d24:	e01f      	b.n	8001d66 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8001d26:	4b25      	ldr	r3, [pc, #148]	@ (8001dbc <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8001d28:	613b      	str	r3, [r7, #16]
    break;
 8001d2a:	e01c      	b.n	8001d66 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001d2c:	4b21      	ldr	r3, [pc, #132]	@ (8001db4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f003 0308 	and.w	r3, r3, #8
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d107      	bne.n	8001d48 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001d38:	4b1e      	ldr	r3, [pc, #120]	@ (8001db4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8001d3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001d3e:	0a1b      	lsrs	r3, r3, #8
 8001d40:	f003 030f 	and.w	r3, r3, #15
 8001d44:	617b      	str	r3, [r7, #20]
 8001d46:	e005      	b.n	8001d54 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001d48:	4b1a      	ldr	r3, [pc, #104]	@ (8001db4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	091b      	lsrs	r3, r3, #4
 8001d4e:	f003 030f 	and.w	r3, r3, #15
 8001d52:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8001d54:	4a1a      	ldr	r2, [pc, #104]	@ (8001dc0 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8001d56:	697b      	ldr	r3, [r7, #20]
 8001d58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d5c:	613b      	str	r3, [r7, #16]
    break;
 8001d5e:	e002      	b.n	8001d66 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8001d60:	2300      	movs	r3, #0
 8001d62:	613b      	str	r3, [r7, #16]
    break;
 8001d64:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001d66:	4b13      	ldr	r3, [pc, #76]	@ (8001db4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8001d68:	68db      	ldr	r3, [r3, #12]
 8001d6a:	091b      	lsrs	r3, r3, #4
 8001d6c:	f003 030f 	and.w	r3, r3, #15
 8001d70:	3301      	adds	r3, #1
 8001d72:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001d74:	4b0f      	ldr	r3, [pc, #60]	@ (8001db4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8001d76:	68db      	ldr	r3, [r3, #12]
 8001d78:	0a1b      	lsrs	r3, r3, #8
 8001d7a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001d7e:	693a      	ldr	r2, [r7, #16]
 8001d80:	fb03 f202 	mul.w	r2, r3, r2
 8001d84:	68bb      	ldr	r3, [r7, #8]
 8001d86:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d8a:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001d8c:	4b09      	ldr	r3, [pc, #36]	@ (8001db4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8001d8e:	68db      	ldr	r3, [r3, #12]
 8001d90:	0e5b      	lsrs	r3, r3, #25
 8001d92:	f003 0303 	and.w	r3, r3, #3
 8001d96:	3301      	adds	r3, #1
 8001d98:	005b      	lsls	r3, r3, #1
 8001d9a:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8001d9c:	693a      	ldr	r2, [r7, #16]
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001da4:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8001da6:	683b      	ldr	r3, [r7, #0]
}
 8001da8:	4618      	mov	r0, r3
 8001daa:	371c      	adds	r7, #28
 8001dac:	46bd      	mov	sp, r7
 8001dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db2:	4770      	bx	lr
 8001db4:	40021000 	.word	0x40021000
 8001db8:	00f42400 	.word	0x00f42400
 8001dbc:	007a1200 	.word	0x007a1200
 8001dc0:	08003674 	.word	0x08003674

08001dc4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b086      	sub	sp, #24
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001dcc:	2300      	movs	r3, #0
 8001dce:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d040      	beq.n	8001e62 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001de4:	2b80      	cmp	r3, #128	@ 0x80
 8001de6:	d02a      	beq.n	8001e3e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8001de8:	2b80      	cmp	r3, #128	@ 0x80
 8001dea:	d825      	bhi.n	8001e38 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8001dec:	2b60      	cmp	r3, #96	@ 0x60
 8001dee:	d026      	beq.n	8001e3e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8001df0:	2b60      	cmp	r3, #96	@ 0x60
 8001df2:	d821      	bhi.n	8001e38 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8001df4:	2b40      	cmp	r3, #64	@ 0x40
 8001df6:	d006      	beq.n	8001e06 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8001df8:	2b40      	cmp	r3, #64	@ 0x40
 8001dfa:	d81d      	bhi.n	8001e38 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d009      	beq.n	8001e14 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8001e00:	2b20      	cmp	r3, #32
 8001e02:	d010      	beq.n	8001e26 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8001e04:	e018      	b.n	8001e38 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001e06:	4b89      	ldr	r3, [pc, #548]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8001e08:	68db      	ldr	r3, [r3, #12]
 8001e0a:	4a88      	ldr	r2, [pc, #544]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8001e0c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e10:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001e12:	e015      	b.n	8001e40 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	3304      	adds	r3, #4
 8001e18:	2100      	movs	r1, #0
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	f000 fb02 	bl	8002424 <RCCEx_PLLSAI1_Config>
 8001e20:	4603      	mov	r3, r0
 8001e22:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001e24:	e00c      	b.n	8001e40 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	3320      	adds	r3, #32
 8001e2a:	2100      	movs	r1, #0
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	f000 fbed 	bl	800260c <RCCEx_PLLSAI2_Config>
 8001e32:	4603      	mov	r3, r0
 8001e34:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001e36:	e003      	b.n	8001e40 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001e38:	2301      	movs	r3, #1
 8001e3a:	74fb      	strb	r3, [r7, #19]
      break;
 8001e3c:	e000      	b.n	8001e40 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8001e3e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001e40:	7cfb      	ldrb	r3, [r7, #19]
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d10b      	bne.n	8001e5e <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001e46:	4b79      	ldr	r3, [pc, #484]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8001e48:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001e4c:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001e54:	4975      	ldr	r1, [pc, #468]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8001e56:	4313      	orrs	r3, r2
 8001e58:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8001e5c:	e001      	b.n	8001e62 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001e5e:	7cfb      	ldrb	r3, [r7, #19]
 8001e60:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d047      	beq.n	8001efe <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e72:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001e76:	d030      	beq.n	8001eda <HAL_RCCEx_PeriphCLKConfig+0x116>
 8001e78:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001e7c:	d82a      	bhi.n	8001ed4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8001e7e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001e82:	d02a      	beq.n	8001eda <HAL_RCCEx_PeriphCLKConfig+0x116>
 8001e84:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001e88:	d824      	bhi.n	8001ed4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8001e8a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001e8e:	d008      	beq.n	8001ea2 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8001e90:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001e94:	d81e      	bhi.n	8001ed4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d00a      	beq.n	8001eb0 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8001e9a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001e9e:	d010      	beq.n	8001ec2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8001ea0:	e018      	b.n	8001ed4 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001ea2:	4b62      	ldr	r3, [pc, #392]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8001ea4:	68db      	ldr	r3, [r3, #12]
 8001ea6:	4a61      	ldr	r2, [pc, #388]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8001ea8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001eac:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001eae:	e015      	b.n	8001edc <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	3304      	adds	r3, #4
 8001eb4:	2100      	movs	r1, #0
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	f000 fab4 	bl	8002424 <RCCEx_PLLSAI1_Config>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001ec0:	e00c      	b.n	8001edc <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	3320      	adds	r3, #32
 8001ec6:	2100      	movs	r1, #0
 8001ec8:	4618      	mov	r0, r3
 8001eca:	f000 fb9f 	bl	800260c <RCCEx_PLLSAI2_Config>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001ed2:	e003      	b.n	8001edc <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001ed4:	2301      	movs	r3, #1
 8001ed6:	74fb      	strb	r3, [r7, #19]
      break;
 8001ed8:	e000      	b.n	8001edc <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8001eda:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001edc:	7cfb      	ldrb	r3, [r7, #19]
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d10b      	bne.n	8001efa <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001ee2:	4b52      	ldr	r3, [pc, #328]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8001ee4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001ee8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ef0:	494e      	ldr	r1, [pc, #312]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8001ef2:	4313      	orrs	r3, r2
 8001ef4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8001ef8:	e001      	b.n	8001efe <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001efa:	7cfb      	ldrb	r3, [r7, #19]
 8001efc:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	f000 809f 	beq.w	800204a <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001f10:	4b46      	ldr	r3, [pc, #280]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8001f12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f14:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d101      	bne.n	8001f20 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8001f1c:	2301      	movs	r3, #1
 8001f1e:	e000      	b.n	8001f22 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8001f20:	2300      	movs	r3, #0
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d00d      	beq.n	8001f42 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f26:	4b41      	ldr	r3, [pc, #260]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8001f28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f2a:	4a40      	ldr	r2, [pc, #256]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8001f2c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f30:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f32:	4b3e      	ldr	r3, [pc, #248]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8001f34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f3a:	60bb      	str	r3, [r7, #8]
 8001f3c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f3e:	2301      	movs	r3, #1
 8001f40:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001f42:	4b3b      	ldr	r3, [pc, #236]	@ (8002030 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	4a3a      	ldr	r2, [pc, #232]	@ (8002030 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8001f48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f4c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001f4e:	f7fe fcf5 	bl	800093c <HAL_GetTick>
 8001f52:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8001f54:	e009      	b.n	8001f6a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f56:	f7fe fcf1 	bl	800093c <HAL_GetTick>
 8001f5a:	4602      	mov	r2, r0
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	1ad3      	subs	r3, r2, r3
 8001f60:	2b02      	cmp	r3, #2
 8001f62:	d902      	bls.n	8001f6a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8001f64:	2303      	movs	r3, #3
 8001f66:	74fb      	strb	r3, [r7, #19]
        break;
 8001f68:	e005      	b.n	8001f76 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8001f6a:	4b31      	ldr	r3, [pc, #196]	@ (8002030 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d0ef      	beq.n	8001f56 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8001f76:	7cfb      	ldrb	r3, [r7, #19]
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d15b      	bne.n	8002034 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001f7c:	4b2b      	ldr	r3, [pc, #172]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8001f7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f82:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001f86:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001f88:	697b      	ldr	r3, [r7, #20]
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d01f      	beq.n	8001fce <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f94:	697a      	ldr	r2, [r7, #20]
 8001f96:	429a      	cmp	r2, r3
 8001f98:	d019      	beq.n	8001fce <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001f9a:	4b24      	ldr	r3, [pc, #144]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8001f9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fa0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001fa4:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001fa6:	4b21      	ldr	r3, [pc, #132]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8001fa8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fac:	4a1f      	ldr	r2, [pc, #124]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8001fae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001fb2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001fb6:	4b1d      	ldr	r3, [pc, #116]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8001fb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fbc:	4a1b      	ldr	r2, [pc, #108]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8001fbe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001fc2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001fc6:	4a19      	ldr	r2, [pc, #100]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8001fc8:	697b      	ldr	r3, [r7, #20]
 8001fca:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001fce:	697b      	ldr	r3, [r7, #20]
 8001fd0:	f003 0301 	and.w	r3, r3, #1
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d016      	beq.n	8002006 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fd8:	f7fe fcb0 	bl	800093c <HAL_GetTick>
 8001fdc:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001fde:	e00b      	b.n	8001ff8 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fe0:	f7fe fcac 	bl	800093c <HAL_GetTick>
 8001fe4:	4602      	mov	r2, r0
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	1ad3      	subs	r3, r2, r3
 8001fea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d902      	bls.n	8001ff8 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8001ff2:	2303      	movs	r3, #3
 8001ff4:	74fb      	strb	r3, [r7, #19]
            break;
 8001ff6:	e006      	b.n	8002006 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001ff8:	4b0c      	ldr	r3, [pc, #48]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8001ffa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ffe:	f003 0302 	and.w	r3, r3, #2
 8002002:	2b00      	cmp	r3, #0
 8002004:	d0ec      	beq.n	8001fe0 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8002006:	7cfb      	ldrb	r3, [r7, #19]
 8002008:	2b00      	cmp	r3, #0
 800200a:	d10c      	bne.n	8002026 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800200c:	4b07      	ldr	r3, [pc, #28]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800200e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002012:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800201c:	4903      	ldr	r1, [pc, #12]	@ (800202c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800201e:	4313      	orrs	r3, r2
 8002020:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002024:	e008      	b.n	8002038 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002026:	7cfb      	ldrb	r3, [r7, #19]
 8002028:	74bb      	strb	r3, [r7, #18]
 800202a:	e005      	b.n	8002038 <HAL_RCCEx_PeriphCLKConfig+0x274>
 800202c:	40021000 	.word	0x40021000
 8002030:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002034:	7cfb      	ldrb	r3, [r7, #19]
 8002036:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002038:	7c7b      	ldrb	r3, [r7, #17]
 800203a:	2b01      	cmp	r3, #1
 800203c:	d105      	bne.n	800204a <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800203e:	4ba0      	ldr	r3, [pc, #640]	@ (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002040:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002042:	4a9f      	ldr	r2, [pc, #636]	@ (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002044:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002048:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f003 0301 	and.w	r3, r3, #1
 8002052:	2b00      	cmp	r3, #0
 8002054:	d00a      	beq.n	800206c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002056:	4b9a      	ldr	r3, [pc, #616]	@ (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002058:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800205c:	f023 0203 	bic.w	r2, r3, #3
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002064:	4996      	ldr	r1, [pc, #600]	@ (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002066:	4313      	orrs	r3, r2
 8002068:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f003 0302 	and.w	r3, r3, #2
 8002074:	2b00      	cmp	r3, #0
 8002076:	d00a      	beq.n	800208e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002078:	4b91      	ldr	r3, [pc, #580]	@ (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800207a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800207e:	f023 020c 	bic.w	r2, r3, #12
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002086:	498e      	ldr	r1, [pc, #568]	@ (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002088:	4313      	orrs	r3, r2
 800208a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f003 0304 	and.w	r3, r3, #4
 8002096:	2b00      	cmp	r3, #0
 8002098:	d00a      	beq.n	80020b0 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800209a:	4b89      	ldr	r3, [pc, #548]	@ (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800209c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020a0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020a8:	4985      	ldr	r1, [pc, #532]	@ (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80020aa:	4313      	orrs	r3, r2
 80020ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f003 0308 	and.w	r3, r3, #8
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d00a      	beq.n	80020d2 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80020bc:	4b80      	ldr	r3, [pc, #512]	@ (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80020be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020c2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80020ca:	497d      	ldr	r1, [pc, #500]	@ (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80020cc:	4313      	orrs	r3, r2
 80020ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f003 0310 	and.w	r3, r3, #16
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d00a      	beq.n	80020f4 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80020de:	4b78      	ldr	r3, [pc, #480]	@ (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80020e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020e4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020ec:	4974      	ldr	r1, [pc, #464]	@ (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80020ee:	4313      	orrs	r3, r2
 80020f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f003 0320 	and.w	r3, r3, #32
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d00a      	beq.n	8002116 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002100:	4b6f      	ldr	r3, [pc, #444]	@ (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002102:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002106:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800210e:	496c      	ldr	r1, [pc, #432]	@ (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002110:	4313      	orrs	r3, r2
 8002112:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800211e:	2b00      	cmp	r3, #0
 8002120:	d00a      	beq.n	8002138 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002122:	4b67      	ldr	r3, [pc, #412]	@ (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002124:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002128:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002130:	4963      	ldr	r1, [pc, #396]	@ (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002132:	4313      	orrs	r3, r2
 8002134:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002140:	2b00      	cmp	r3, #0
 8002142:	d00a      	beq.n	800215a <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002144:	4b5e      	ldr	r3, [pc, #376]	@ (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002146:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800214a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002152:	495b      	ldr	r1, [pc, #364]	@ (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002154:	4313      	orrs	r3, r2
 8002156:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002162:	2b00      	cmp	r3, #0
 8002164:	d00a      	beq.n	800217c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002166:	4b56      	ldr	r3, [pc, #344]	@ (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002168:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800216c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002174:	4952      	ldr	r1, [pc, #328]	@ (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002176:	4313      	orrs	r3, r2
 8002178:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002184:	2b00      	cmp	r3, #0
 8002186:	d00a      	beq.n	800219e <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002188:	4b4d      	ldr	r3, [pc, #308]	@ (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800218a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800218e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002196:	494a      	ldr	r1, [pc, #296]	@ (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002198:	4313      	orrs	r3, r2
 800219a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d00a      	beq.n	80021c0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80021aa:	4b45      	ldr	r3, [pc, #276]	@ (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80021ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021b0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021b8:	4941      	ldr	r1, [pc, #260]	@ (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80021ba:	4313      	orrs	r3, r2
 80021bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d00a      	beq.n	80021e2 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80021cc:	4b3c      	ldr	r3, [pc, #240]	@ (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80021ce:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80021d2:	f023 0203 	bic.w	r2, r3, #3
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021da:	4939      	ldr	r1, [pc, #228]	@ (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80021dc:	4313      	orrs	r3, r2
 80021de:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d028      	beq.n	8002240 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80021ee:	4b34      	ldr	r3, [pc, #208]	@ (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80021f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021f4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80021fc:	4930      	ldr	r1, [pc, #192]	@ (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80021fe:	4313      	orrs	r3, r2
 8002200:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002208:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800220c:	d106      	bne.n	800221c <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800220e:	4b2c      	ldr	r3, [pc, #176]	@ (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002210:	68db      	ldr	r3, [r3, #12]
 8002212:	4a2b      	ldr	r2, [pc, #172]	@ (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002214:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002218:	60d3      	str	r3, [r2, #12]
 800221a:	e011      	b.n	8002240 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002220:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002224:	d10c      	bne.n	8002240 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	3304      	adds	r3, #4
 800222a:	2101      	movs	r1, #1
 800222c:	4618      	mov	r0, r3
 800222e:	f000 f8f9 	bl	8002424 <RCCEx_PLLSAI1_Config>
 8002232:	4603      	mov	r3, r0
 8002234:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002236:	7cfb      	ldrb	r3, [r7, #19]
 8002238:	2b00      	cmp	r3, #0
 800223a:	d001      	beq.n	8002240 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 800223c:	7cfb      	ldrb	r3, [r7, #19]
 800223e:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002248:	2b00      	cmp	r3, #0
 800224a:	d04d      	beq.n	80022e8 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002250:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002254:	d108      	bne.n	8002268 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8002256:	4b1a      	ldr	r3, [pc, #104]	@ (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002258:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800225c:	4a18      	ldr	r2, [pc, #96]	@ (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800225e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002262:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8002266:	e012      	b.n	800228e <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8002268:	4b15      	ldr	r3, [pc, #84]	@ (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800226a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800226e:	4a14      	ldr	r2, [pc, #80]	@ (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002270:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002274:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8002278:	4b11      	ldr	r3, [pc, #68]	@ (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800227a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800227e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002286:	490e      	ldr	r1, [pc, #56]	@ (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002288:	4313      	orrs	r3, r2
 800228a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002292:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002296:	d106      	bne.n	80022a6 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002298:	4b09      	ldr	r3, [pc, #36]	@ (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800229a:	68db      	ldr	r3, [r3, #12]
 800229c:	4a08      	ldr	r2, [pc, #32]	@ (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800229e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80022a2:	60d3      	str	r3, [r2, #12]
 80022a4:	e020      	b.n	80022e8 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80022aa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80022ae:	d109      	bne.n	80022c4 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80022b0:	4b03      	ldr	r3, [pc, #12]	@ (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80022b2:	68db      	ldr	r3, [r3, #12]
 80022b4:	4a02      	ldr	r2, [pc, #8]	@ (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80022b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022ba:	60d3      	str	r3, [r2, #12]
 80022bc:	e014      	b.n	80022e8 <HAL_RCCEx_PeriphCLKConfig+0x524>
 80022be:	bf00      	nop
 80022c0:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80022c8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80022cc:	d10c      	bne.n	80022e8 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	3304      	adds	r3, #4
 80022d2:	2101      	movs	r1, #1
 80022d4:	4618      	mov	r0, r3
 80022d6:	f000 f8a5 	bl	8002424 <RCCEx_PLLSAI1_Config>
 80022da:	4603      	mov	r3, r0
 80022dc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80022de:	7cfb      	ldrb	r3, [r7, #19]
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d001      	beq.n	80022e8 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 80022e4:	7cfb      	ldrb	r3, [r7, #19]
 80022e6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d028      	beq.n	8002346 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80022f4:	4b4a      	ldr	r3, [pc, #296]	@ (8002420 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80022f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022fa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002302:	4947      	ldr	r1, [pc, #284]	@ (8002420 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002304:	4313      	orrs	r3, r2
 8002306:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800230e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002312:	d106      	bne.n	8002322 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002314:	4b42      	ldr	r3, [pc, #264]	@ (8002420 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002316:	68db      	ldr	r3, [r3, #12]
 8002318:	4a41      	ldr	r2, [pc, #260]	@ (8002420 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800231a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800231e:	60d3      	str	r3, [r2, #12]
 8002320:	e011      	b.n	8002346 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002326:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800232a:	d10c      	bne.n	8002346 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	3304      	adds	r3, #4
 8002330:	2101      	movs	r1, #1
 8002332:	4618      	mov	r0, r3
 8002334:	f000 f876 	bl	8002424 <RCCEx_PLLSAI1_Config>
 8002338:	4603      	mov	r3, r0
 800233a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800233c:	7cfb      	ldrb	r3, [r7, #19]
 800233e:	2b00      	cmp	r3, #0
 8002340:	d001      	beq.n	8002346 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8002342:	7cfb      	ldrb	r3, [r7, #19]
 8002344:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800234e:	2b00      	cmp	r3, #0
 8002350:	d01e      	beq.n	8002390 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002352:	4b33      	ldr	r3, [pc, #204]	@ (8002420 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002354:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002358:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002362:	492f      	ldr	r1, [pc, #188]	@ (8002420 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002364:	4313      	orrs	r3, r2
 8002366:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002370:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002374:	d10c      	bne.n	8002390 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	3304      	adds	r3, #4
 800237a:	2102      	movs	r1, #2
 800237c:	4618      	mov	r0, r3
 800237e:	f000 f851 	bl	8002424 <RCCEx_PLLSAI1_Config>
 8002382:	4603      	mov	r3, r0
 8002384:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002386:	7cfb      	ldrb	r3, [r7, #19]
 8002388:	2b00      	cmp	r3, #0
 800238a:	d001      	beq.n	8002390 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 800238c:	7cfb      	ldrb	r3, [r7, #19]
 800238e:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002398:	2b00      	cmp	r3, #0
 800239a:	d00b      	beq.n	80023b4 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800239c:	4b20      	ldr	r3, [pc, #128]	@ (8002420 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800239e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80023a2:	f023 0204 	bic.w	r2, r3, #4
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80023ac:	491c      	ldr	r1, [pc, #112]	@ (8002420 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80023ae:	4313      	orrs	r3, r2
 80023b0:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d00b      	beq.n	80023d8 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80023c0:	4b17      	ldr	r3, [pc, #92]	@ (8002420 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80023c2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80023c6:	f023 0218 	bic.w	r2, r3, #24
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023d0:	4913      	ldr	r1, [pc, #76]	@ (8002420 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80023d2:	4313      	orrs	r3, r2
 80023d4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d017      	beq.n	8002414 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80023e4:	4b0e      	ldr	r3, [pc, #56]	@ (8002420 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80023e6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80023ea:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80023f4:	490a      	ldr	r1, [pc, #40]	@ (8002420 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80023f6:	4313      	orrs	r3, r2
 80023f8:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002402:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002406:	d105      	bne.n	8002414 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002408:	4b05      	ldr	r3, [pc, #20]	@ (8002420 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800240a:	68db      	ldr	r3, [r3, #12]
 800240c:	4a04      	ldr	r2, [pc, #16]	@ (8002420 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800240e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002412:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002414:	7cbb      	ldrb	r3, [r7, #18]
}
 8002416:	4618      	mov	r0, r3
 8002418:	3718      	adds	r7, #24
 800241a:	46bd      	mov	sp, r7
 800241c:	bd80      	pop	{r7, pc}
 800241e:	bf00      	nop
 8002420:	40021000 	.word	0x40021000

08002424 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	b084      	sub	sp, #16
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
 800242c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800242e:	2300      	movs	r3, #0
 8002430:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002432:	4b72      	ldr	r3, [pc, #456]	@ (80025fc <RCCEx_PLLSAI1_Config+0x1d8>)
 8002434:	68db      	ldr	r3, [r3, #12]
 8002436:	f003 0303 	and.w	r3, r3, #3
 800243a:	2b00      	cmp	r3, #0
 800243c:	d00e      	beq.n	800245c <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800243e:	4b6f      	ldr	r3, [pc, #444]	@ (80025fc <RCCEx_PLLSAI1_Config+0x1d8>)
 8002440:	68db      	ldr	r3, [r3, #12]
 8002442:	f003 0203 	and.w	r2, r3, #3
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	429a      	cmp	r2, r3
 800244c:	d103      	bne.n	8002456 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
       ||
 8002452:	2b00      	cmp	r3, #0
 8002454:	d142      	bne.n	80024dc <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8002456:	2301      	movs	r3, #1
 8002458:	73fb      	strb	r3, [r7, #15]
 800245a:	e03f      	b.n	80024dc <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	2b03      	cmp	r3, #3
 8002462:	d018      	beq.n	8002496 <RCCEx_PLLSAI1_Config+0x72>
 8002464:	2b03      	cmp	r3, #3
 8002466:	d825      	bhi.n	80024b4 <RCCEx_PLLSAI1_Config+0x90>
 8002468:	2b01      	cmp	r3, #1
 800246a:	d002      	beq.n	8002472 <RCCEx_PLLSAI1_Config+0x4e>
 800246c:	2b02      	cmp	r3, #2
 800246e:	d009      	beq.n	8002484 <RCCEx_PLLSAI1_Config+0x60>
 8002470:	e020      	b.n	80024b4 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002472:	4b62      	ldr	r3, [pc, #392]	@ (80025fc <RCCEx_PLLSAI1_Config+0x1d8>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f003 0302 	and.w	r3, r3, #2
 800247a:	2b00      	cmp	r3, #0
 800247c:	d11d      	bne.n	80024ba <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 800247e:	2301      	movs	r3, #1
 8002480:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002482:	e01a      	b.n	80024ba <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002484:	4b5d      	ldr	r3, [pc, #372]	@ (80025fc <RCCEx_PLLSAI1_Config+0x1d8>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800248c:	2b00      	cmp	r3, #0
 800248e:	d116      	bne.n	80024be <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8002490:	2301      	movs	r3, #1
 8002492:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002494:	e013      	b.n	80024be <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002496:	4b59      	ldr	r3, [pc, #356]	@ (80025fc <RCCEx_PLLSAI1_Config+0x1d8>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d10f      	bne.n	80024c2 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80024a2:	4b56      	ldr	r3, [pc, #344]	@ (80025fc <RCCEx_PLLSAI1_Config+0x1d8>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d109      	bne.n	80024c2 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 80024ae:	2301      	movs	r3, #1
 80024b0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80024b2:	e006      	b.n	80024c2 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 80024b4:	2301      	movs	r3, #1
 80024b6:	73fb      	strb	r3, [r7, #15]
      break;
 80024b8:	e004      	b.n	80024c4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80024ba:	bf00      	nop
 80024bc:	e002      	b.n	80024c4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80024be:	bf00      	nop
 80024c0:	e000      	b.n	80024c4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80024c2:	bf00      	nop
    }

    if(status == HAL_OK)
 80024c4:	7bfb      	ldrb	r3, [r7, #15]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d108      	bne.n	80024dc <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 80024ca:	4b4c      	ldr	r3, [pc, #304]	@ (80025fc <RCCEx_PLLSAI1_Config+0x1d8>)
 80024cc:	68db      	ldr	r3, [r3, #12]
 80024ce:	f023 0203 	bic.w	r2, r3, #3
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	4949      	ldr	r1, [pc, #292]	@ (80025fc <RCCEx_PLLSAI1_Config+0x1d8>)
 80024d8:	4313      	orrs	r3, r2
 80024da:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80024dc:	7bfb      	ldrb	r3, [r7, #15]
 80024de:	2b00      	cmp	r3, #0
 80024e0:	f040 8086 	bne.w	80025f0 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80024e4:	4b45      	ldr	r3, [pc, #276]	@ (80025fc <RCCEx_PLLSAI1_Config+0x1d8>)
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	4a44      	ldr	r2, [pc, #272]	@ (80025fc <RCCEx_PLLSAI1_Config+0x1d8>)
 80024ea:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80024ee:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80024f0:	f7fe fa24 	bl	800093c <HAL_GetTick>
 80024f4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80024f6:	e009      	b.n	800250c <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80024f8:	f7fe fa20 	bl	800093c <HAL_GetTick>
 80024fc:	4602      	mov	r2, r0
 80024fe:	68bb      	ldr	r3, [r7, #8]
 8002500:	1ad3      	subs	r3, r2, r3
 8002502:	2b02      	cmp	r3, #2
 8002504:	d902      	bls.n	800250c <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8002506:	2303      	movs	r3, #3
 8002508:	73fb      	strb	r3, [r7, #15]
        break;
 800250a:	e005      	b.n	8002518 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800250c:	4b3b      	ldr	r3, [pc, #236]	@ (80025fc <RCCEx_PLLSAI1_Config+0x1d8>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002514:	2b00      	cmp	r3, #0
 8002516:	d1ef      	bne.n	80024f8 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8002518:	7bfb      	ldrb	r3, [r7, #15]
 800251a:	2b00      	cmp	r3, #0
 800251c:	d168      	bne.n	80025f0 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	2b00      	cmp	r3, #0
 8002522:	d113      	bne.n	800254c <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002524:	4b35      	ldr	r3, [pc, #212]	@ (80025fc <RCCEx_PLLSAI1_Config+0x1d8>)
 8002526:	691a      	ldr	r2, [r3, #16]
 8002528:	4b35      	ldr	r3, [pc, #212]	@ (8002600 <RCCEx_PLLSAI1_Config+0x1dc>)
 800252a:	4013      	ands	r3, r2
 800252c:	687a      	ldr	r2, [r7, #4]
 800252e:	6892      	ldr	r2, [r2, #8]
 8002530:	0211      	lsls	r1, r2, #8
 8002532:	687a      	ldr	r2, [r7, #4]
 8002534:	68d2      	ldr	r2, [r2, #12]
 8002536:	06d2      	lsls	r2, r2, #27
 8002538:	4311      	orrs	r1, r2
 800253a:	687a      	ldr	r2, [r7, #4]
 800253c:	6852      	ldr	r2, [r2, #4]
 800253e:	3a01      	subs	r2, #1
 8002540:	0112      	lsls	r2, r2, #4
 8002542:	430a      	orrs	r2, r1
 8002544:	492d      	ldr	r1, [pc, #180]	@ (80025fc <RCCEx_PLLSAI1_Config+0x1d8>)
 8002546:	4313      	orrs	r3, r2
 8002548:	610b      	str	r3, [r1, #16]
 800254a:	e02d      	b.n	80025a8 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	2b01      	cmp	r3, #1
 8002550:	d115      	bne.n	800257e <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002552:	4b2a      	ldr	r3, [pc, #168]	@ (80025fc <RCCEx_PLLSAI1_Config+0x1d8>)
 8002554:	691a      	ldr	r2, [r3, #16]
 8002556:	4b2b      	ldr	r3, [pc, #172]	@ (8002604 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002558:	4013      	ands	r3, r2
 800255a:	687a      	ldr	r2, [r7, #4]
 800255c:	6892      	ldr	r2, [r2, #8]
 800255e:	0211      	lsls	r1, r2, #8
 8002560:	687a      	ldr	r2, [r7, #4]
 8002562:	6912      	ldr	r2, [r2, #16]
 8002564:	0852      	lsrs	r2, r2, #1
 8002566:	3a01      	subs	r2, #1
 8002568:	0552      	lsls	r2, r2, #21
 800256a:	4311      	orrs	r1, r2
 800256c:	687a      	ldr	r2, [r7, #4]
 800256e:	6852      	ldr	r2, [r2, #4]
 8002570:	3a01      	subs	r2, #1
 8002572:	0112      	lsls	r2, r2, #4
 8002574:	430a      	orrs	r2, r1
 8002576:	4921      	ldr	r1, [pc, #132]	@ (80025fc <RCCEx_PLLSAI1_Config+0x1d8>)
 8002578:	4313      	orrs	r3, r2
 800257a:	610b      	str	r3, [r1, #16]
 800257c:	e014      	b.n	80025a8 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800257e:	4b1f      	ldr	r3, [pc, #124]	@ (80025fc <RCCEx_PLLSAI1_Config+0x1d8>)
 8002580:	691a      	ldr	r2, [r3, #16]
 8002582:	4b21      	ldr	r3, [pc, #132]	@ (8002608 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002584:	4013      	ands	r3, r2
 8002586:	687a      	ldr	r2, [r7, #4]
 8002588:	6892      	ldr	r2, [r2, #8]
 800258a:	0211      	lsls	r1, r2, #8
 800258c:	687a      	ldr	r2, [r7, #4]
 800258e:	6952      	ldr	r2, [r2, #20]
 8002590:	0852      	lsrs	r2, r2, #1
 8002592:	3a01      	subs	r2, #1
 8002594:	0652      	lsls	r2, r2, #25
 8002596:	4311      	orrs	r1, r2
 8002598:	687a      	ldr	r2, [r7, #4]
 800259a:	6852      	ldr	r2, [r2, #4]
 800259c:	3a01      	subs	r2, #1
 800259e:	0112      	lsls	r2, r2, #4
 80025a0:	430a      	orrs	r2, r1
 80025a2:	4916      	ldr	r1, [pc, #88]	@ (80025fc <RCCEx_PLLSAI1_Config+0x1d8>)
 80025a4:	4313      	orrs	r3, r2
 80025a6:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80025a8:	4b14      	ldr	r3, [pc, #80]	@ (80025fc <RCCEx_PLLSAI1_Config+0x1d8>)
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	4a13      	ldr	r2, [pc, #76]	@ (80025fc <RCCEx_PLLSAI1_Config+0x1d8>)
 80025ae:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80025b2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025b4:	f7fe f9c2 	bl	800093c <HAL_GetTick>
 80025b8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80025ba:	e009      	b.n	80025d0 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80025bc:	f7fe f9be 	bl	800093c <HAL_GetTick>
 80025c0:	4602      	mov	r2, r0
 80025c2:	68bb      	ldr	r3, [r7, #8]
 80025c4:	1ad3      	subs	r3, r2, r3
 80025c6:	2b02      	cmp	r3, #2
 80025c8:	d902      	bls.n	80025d0 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80025ca:	2303      	movs	r3, #3
 80025cc:	73fb      	strb	r3, [r7, #15]
          break;
 80025ce:	e005      	b.n	80025dc <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80025d0:	4b0a      	ldr	r3, [pc, #40]	@ (80025fc <RCCEx_PLLSAI1_Config+0x1d8>)
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d0ef      	beq.n	80025bc <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80025dc:	7bfb      	ldrb	r3, [r7, #15]
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d106      	bne.n	80025f0 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80025e2:	4b06      	ldr	r3, [pc, #24]	@ (80025fc <RCCEx_PLLSAI1_Config+0x1d8>)
 80025e4:	691a      	ldr	r2, [r3, #16]
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	699b      	ldr	r3, [r3, #24]
 80025ea:	4904      	ldr	r1, [pc, #16]	@ (80025fc <RCCEx_PLLSAI1_Config+0x1d8>)
 80025ec:	4313      	orrs	r3, r2
 80025ee:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80025f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80025f2:	4618      	mov	r0, r3
 80025f4:	3710      	adds	r7, #16
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd80      	pop	{r7, pc}
 80025fa:	bf00      	nop
 80025fc:	40021000 	.word	0x40021000
 8002600:	07ff800f 	.word	0x07ff800f
 8002604:	ff9f800f 	.word	0xff9f800f
 8002608:	f9ff800f 	.word	0xf9ff800f

0800260c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b084      	sub	sp, #16
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
 8002614:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002616:	2300      	movs	r3, #0
 8002618:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800261a:	4b72      	ldr	r3, [pc, #456]	@ (80027e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800261c:	68db      	ldr	r3, [r3, #12]
 800261e:	f003 0303 	and.w	r3, r3, #3
 8002622:	2b00      	cmp	r3, #0
 8002624:	d00e      	beq.n	8002644 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002626:	4b6f      	ldr	r3, [pc, #444]	@ (80027e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8002628:	68db      	ldr	r3, [r3, #12]
 800262a:	f003 0203 	and.w	r2, r3, #3
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	429a      	cmp	r2, r3
 8002634:	d103      	bne.n	800263e <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
       ||
 800263a:	2b00      	cmp	r3, #0
 800263c:	d142      	bne.n	80026c4 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 800263e:	2301      	movs	r3, #1
 8002640:	73fb      	strb	r3, [r7, #15]
 8002642:	e03f      	b.n	80026c4 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	2b03      	cmp	r3, #3
 800264a:	d018      	beq.n	800267e <RCCEx_PLLSAI2_Config+0x72>
 800264c:	2b03      	cmp	r3, #3
 800264e:	d825      	bhi.n	800269c <RCCEx_PLLSAI2_Config+0x90>
 8002650:	2b01      	cmp	r3, #1
 8002652:	d002      	beq.n	800265a <RCCEx_PLLSAI2_Config+0x4e>
 8002654:	2b02      	cmp	r3, #2
 8002656:	d009      	beq.n	800266c <RCCEx_PLLSAI2_Config+0x60>
 8002658:	e020      	b.n	800269c <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800265a:	4b62      	ldr	r3, [pc, #392]	@ (80027e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f003 0302 	and.w	r3, r3, #2
 8002662:	2b00      	cmp	r3, #0
 8002664:	d11d      	bne.n	80026a2 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8002666:	2301      	movs	r3, #1
 8002668:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800266a:	e01a      	b.n	80026a2 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800266c:	4b5d      	ldr	r3, [pc, #372]	@ (80027e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002674:	2b00      	cmp	r3, #0
 8002676:	d116      	bne.n	80026a6 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8002678:	2301      	movs	r3, #1
 800267a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800267c:	e013      	b.n	80026a6 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800267e:	4b59      	ldr	r3, [pc, #356]	@ (80027e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002686:	2b00      	cmp	r3, #0
 8002688:	d10f      	bne.n	80026aa <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800268a:	4b56      	ldr	r3, [pc, #344]	@ (80027e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002692:	2b00      	cmp	r3, #0
 8002694:	d109      	bne.n	80026aa <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8002696:	2301      	movs	r3, #1
 8002698:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800269a:	e006      	b.n	80026aa <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 800269c:	2301      	movs	r3, #1
 800269e:	73fb      	strb	r3, [r7, #15]
      break;
 80026a0:	e004      	b.n	80026ac <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80026a2:	bf00      	nop
 80026a4:	e002      	b.n	80026ac <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80026a6:	bf00      	nop
 80026a8:	e000      	b.n	80026ac <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80026aa:	bf00      	nop
    }

    if(status == HAL_OK)
 80026ac:	7bfb      	ldrb	r3, [r7, #15]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d108      	bne.n	80026c4 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 80026b2:	4b4c      	ldr	r3, [pc, #304]	@ (80027e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80026b4:	68db      	ldr	r3, [r3, #12]
 80026b6:	f023 0203 	bic.w	r2, r3, #3
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	4949      	ldr	r1, [pc, #292]	@ (80027e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80026c0:	4313      	orrs	r3, r2
 80026c2:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80026c4:	7bfb      	ldrb	r3, [r7, #15]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	f040 8086 	bne.w	80027d8 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80026cc:	4b45      	ldr	r3, [pc, #276]	@ (80027e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	4a44      	ldr	r2, [pc, #272]	@ (80027e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80026d2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80026d6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80026d8:	f7fe f930 	bl	800093c <HAL_GetTick>
 80026dc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80026de:	e009      	b.n	80026f4 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80026e0:	f7fe f92c 	bl	800093c <HAL_GetTick>
 80026e4:	4602      	mov	r2, r0
 80026e6:	68bb      	ldr	r3, [r7, #8]
 80026e8:	1ad3      	subs	r3, r2, r3
 80026ea:	2b02      	cmp	r3, #2
 80026ec:	d902      	bls.n	80026f4 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80026ee:	2303      	movs	r3, #3
 80026f0:	73fb      	strb	r3, [r7, #15]
        break;
 80026f2:	e005      	b.n	8002700 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80026f4:	4b3b      	ldr	r3, [pc, #236]	@ (80027e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d1ef      	bne.n	80026e0 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8002700:	7bfb      	ldrb	r3, [r7, #15]
 8002702:	2b00      	cmp	r3, #0
 8002704:	d168      	bne.n	80027d8 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	2b00      	cmp	r3, #0
 800270a:	d113      	bne.n	8002734 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800270c:	4b35      	ldr	r3, [pc, #212]	@ (80027e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800270e:	695a      	ldr	r2, [r3, #20]
 8002710:	4b35      	ldr	r3, [pc, #212]	@ (80027e8 <RCCEx_PLLSAI2_Config+0x1dc>)
 8002712:	4013      	ands	r3, r2
 8002714:	687a      	ldr	r2, [r7, #4]
 8002716:	6892      	ldr	r2, [r2, #8]
 8002718:	0211      	lsls	r1, r2, #8
 800271a:	687a      	ldr	r2, [r7, #4]
 800271c:	68d2      	ldr	r2, [r2, #12]
 800271e:	06d2      	lsls	r2, r2, #27
 8002720:	4311      	orrs	r1, r2
 8002722:	687a      	ldr	r2, [r7, #4]
 8002724:	6852      	ldr	r2, [r2, #4]
 8002726:	3a01      	subs	r2, #1
 8002728:	0112      	lsls	r2, r2, #4
 800272a:	430a      	orrs	r2, r1
 800272c:	492d      	ldr	r1, [pc, #180]	@ (80027e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800272e:	4313      	orrs	r3, r2
 8002730:	614b      	str	r3, [r1, #20]
 8002732:	e02d      	b.n	8002790 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	2b01      	cmp	r3, #1
 8002738:	d115      	bne.n	8002766 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800273a:	4b2a      	ldr	r3, [pc, #168]	@ (80027e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800273c:	695a      	ldr	r2, [r3, #20]
 800273e:	4b2b      	ldr	r3, [pc, #172]	@ (80027ec <RCCEx_PLLSAI2_Config+0x1e0>)
 8002740:	4013      	ands	r3, r2
 8002742:	687a      	ldr	r2, [r7, #4]
 8002744:	6892      	ldr	r2, [r2, #8]
 8002746:	0211      	lsls	r1, r2, #8
 8002748:	687a      	ldr	r2, [r7, #4]
 800274a:	6912      	ldr	r2, [r2, #16]
 800274c:	0852      	lsrs	r2, r2, #1
 800274e:	3a01      	subs	r2, #1
 8002750:	0552      	lsls	r2, r2, #21
 8002752:	4311      	orrs	r1, r2
 8002754:	687a      	ldr	r2, [r7, #4]
 8002756:	6852      	ldr	r2, [r2, #4]
 8002758:	3a01      	subs	r2, #1
 800275a:	0112      	lsls	r2, r2, #4
 800275c:	430a      	orrs	r2, r1
 800275e:	4921      	ldr	r1, [pc, #132]	@ (80027e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8002760:	4313      	orrs	r3, r2
 8002762:	614b      	str	r3, [r1, #20]
 8002764:	e014      	b.n	8002790 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002766:	4b1f      	ldr	r3, [pc, #124]	@ (80027e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8002768:	695a      	ldr	r2, [r3, #20]
 800276a:	4b21      	ldr	r3, [pc, #132]	@ (80027f0 <RCCEx_PLLSAI2_Config+0x1e4>)
 800276c:	4013      	ands	r3, r2
 800276e:	687a      	ldr	r2, [r7, #4]
 8002770:	6892      	ldr	r2, [r2, #8]
 8002772:	0211      	lsls	r1, r2, #8
 8002774:	687a      	ldr	r2, [r7, #4]
 8002776:	6952      	ldr	r2, [r2, #20]
 8002778:	0852      	lsrs	r2, r2, #1
 800277a:	3a01      	subs	r2, #1
 800277c:	0652      	lsls	r2, r2, #25
 800277e:	4311      	orrs	r1, r2
 8002780:	687a      	ldr	r2, [r7, #4]
 8002782:	6852      	ldr	r2, [r2, #4]
 8002784:	3a01      	subs	r2, #1
 8002786:	0112      	lsls	r2, r2, #4
 8002788:	430a      	orrs	r2, r1
 800278a:	4916      	ldr	r1, [pc, #88]	@ (80027e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800278c:	4313      	orrs	r3, r2
 800278e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002790:	4b14      	ldr	r3, [pc, #80]	@ (80027e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	4a13      	ldr	r2, [pc, #76]	@ (80027e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8002796:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800279a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800279c:	f7fe f8ce 	bl	800093c <HAL_GetTick>
 80027a0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80027a2:	e009      	b.n	80027b8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80027a4:	f7fe f8ca 	bl	800093c <HAL_GetTick>
 80027a8:	4602      	mov	r2, r0
 80027aa:	68bb      	ldr	r3, [r7, #8]
 80027ac:	1ad3      	subs	r3, r2, r3
 80027ae:	2b02      	cmp	r3, #2
 80027b0:	d902      	bls.n	80027b8 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80027b2:	2303      	movs	r3, #3
 80027b4:	73fb      	strb	r3, [r7, #15]
          break;
 80027b6:	e005      	b.n	80027c4 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80027b8:	4b0a      	ldr	r3, [pc, #40]	@ (80027e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d0ef      	beq.n	80027a4 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80027c4:	7bfb      	ldrb	r3, [r7, #15]
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d106      	bne.n	80027d8 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80027ca:	4b06      	ldr	r3, [pc, #24]	@ (80027e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80027cc:	695a      	ldr	r2, [r3, #20]
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	699b      	ldr	r3, [r3, #24]
 80027d2:	4904      	ldr	r1, [pc, #16]	@ (80027e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80027d4:	4313      	orrs	r3, r2
 80027d6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80027d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80027da:	4618      	mov	r0, r3
 80027dc:	3710      	adds	r7, #16
 80027de:	46bd      	mov	sp, r7
 80027e0:	bd80      	pop	{r7, pc}
 80027e2:	bf00      	nop
 80027e4:	40021000 	.word	0x40021000
 80027e8:	07ff800f 	.word	0x07ff800f
 80027ec:	ff9f800f 	.word	0xff9f800f
 80027f0:	f9ff800f 	.word	0xf9ff800f

080027f4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b082      	sub	sp, #8
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d101      	bne.n	8002806 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002802:	2301      	movs	r3, #1
 8002804:	e042      	b.n	800288c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800280c:	2b00      	cmp	r3, #0
 800280e:	d106      	bne.n	800281e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2200      	movs	r2, #0
 8002814:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002818:	6878      	ldr	r0, [r7, #4]
 800281a:	f7fd ff5d 	bl	80006d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	2224      	movs	r2, #36	@ 0x24
 8002822:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	681a      	ldr	r2, [r3, #0]
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f022 0201 	bic.w	r2, r2, #1
 8002834:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800283a:	2b00      	cmp	r3, #0
 800283c:	d002      	beq.n	8002844 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800283e:	6878      	ldr	r0, [r7, #4]
 8002840:	f000 fbb2 	bl	8002fa8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002844:	6878      	ldr	r0, [r7, #4]
 8002846:	f000 f8b3 	bl	80029b0 <UART_SetConfig>
 800284a:	4603      	mov	r3, r0
 800284c:	2b01      	cmp	r3, #1
 800284e:	d101      	bne.n	8002854 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8002850:	2301      	movs	r3, #1
 8002852:	e01b      	b.n	800288c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	685a      	ldr	r2, [r3, #4]
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002862:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	689a      	ldr	r2, [r3, #8]
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002872:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	681a      	ldr	r2, [r3, #0]
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f042 0201 	orr.w	r2, r2, #1
 8002882:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002884:	6878      	ldr	r0, [r7, #4]
 8002886:	f000 fc31 	bl	80030ec <UART_CheckIdleState>
 800288a:	4603      	mov	r3, r0
}
 800288c:	4618      	mov	r0, r3
 800288e:	3708      	adds	r7, #8
 8002890:	46bd      	mov	sp, r7
 8002892:	bd80      	pop	{r7, pc}

08002894 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b08a      	sub	sp, #40	@ 0x28
 8002898:	af02      	add	r7, sp, #8
 800289a:	60f8      	str	r0, [r7, #12]
 800289c:	60b9      	str	r1, [r7, #8]
 800289e:	603b      	str	r3, [r7, #0]
 80028a0:	4613      	mov	r3, r2
 80028a2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028aa:	2b20      	cmp	r3, #32
 80028ac:	d17b      	bne.n	80029a6 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80028ae:	68bb      	ldr	r3, [r7, #8]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d002      	beq.n	80028ba <HAL_UART_Transmit+0x26>
 80028b4:	88fb      	ldrh	r3, [r7, #6]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d101      	bne.n	80028be <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80028ba:	2301      	movs	r3, #1
 80028bc:	e074      	b.n	80029a8 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	2200      	movs	r2, #0
 80028c2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	2221      	movs	r2, #33	@ 0x21
 80028ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80028ce:	f7fe f835 	bl	800093c <HAL_GetTick>
 80028d2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	88fa      	ldrh	r2, [r7, #6]
 80028d8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	88fa      	ldrh	r2, [r7, #6]
 80028e0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	689b      	ldr	r3, [r3, #8]
 80028e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80028ec:	d108      	bne.n	8002900 <HAL_UART_Transmit+0x6c>
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	691b      	ldr	r3, [r3, #16]
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d104      	bne.n	8002900 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80028f6:	2300      	movs	r3, #0
 80028f8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80028fa:	68bb      	ldr	r3, [r7, #8]
 80028fc:	61bb      	str	r3, [r7, #24]
 80028fe:	e003      	b.n	8002908 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002900:	68bb      	ldr	r3, [r7, #8]
 8002902:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002904:	2300      	movs	r3, #0
 8002906:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002908:	e030      	b.n	800296c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	9300      	str	r3, [sp, #0]
 800290e:	697b      	ldr	r3, [r7, #20]
 8002910:	2200      	movs	r2, #0
 8002912:	2180      	movs	r1, #128	@ 0x80
 8002914:	68f8      	ldr	r0, [r7, #12]
 8002916:	f000 fc93 	bl	8003240 <UART_WaitOnFlagUntilTimeout>
 800291a:	4603      	mov	r3, r0
 800291c:	2b00      	cmp	r3, #0
 800291e:	d005      	beq.n	800292c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	2220      	movs	r2, #32
 8002924:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8002928:	2303      	movs	r3, #3
 800292a:	e03d      	b.n	80029a8 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800292c:	69fb      	ldr	r3, [r7, #28]
 800292e:	2b00      	cmp	r3, #0
 8002930:	d10b      	bne.n	800294a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002932:	69bb      	ldr	r3, [r7, #24]
 8002934:	881a      	ldrh	r2, [r3, #0]
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800293e:	b292      	uxth	r2, r2
 8002940:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002942:	69bb      	ldr	r3, [r7, #24]
 8002944:	3302      	adds	r3, #2
 8002946:	61bb      	str	r3, [r7, #24]
 8002948:	e007      	b.n	800295a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800294a:	69fb      	ldr	r3, [r7, #28]
 800294c:	781a      	ldrb	r2, [r3, #0]
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002954:	69fb      	ldr	r3, [r7, #28]
 8002956:	3301      	adds	r3, #1
 8002958:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8002960:	b29b      	uxth	r3, r3
 8002962:	3b01      	subs	r3, #1
 8002964:	b29a      	uxth	r2, r3
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8002972:	b29b      	uxth	r3, r3
 8002974:	2b00      	cmp	r3, #0
 8002976:	d1c8      	bne.n	800290a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	9300      	str	r3, [sp, #0]
 800297c:	697b      	ldr	r3, [r7, #20]
 800297e:	2200      	movs	r2, #0
 8002980:	2140      	movs	r1, #64	@ 0x40
 8002982:	68f8      	ldr	r0, [r7, #12]
 8002984:	f000 fc5c 	bl	8003240 <UART_WaitOnFlagUntilTimeout>
 8002988:	4603      	mov	r3, r0
 800298a:	2b00      	cmp	r3, #0
 800298c:	d005      	beq.n	800299a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	2220      	movs	r2, #32
 8002992:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8002996:	2303      	movs	r3, #3
 8002998:	e006      	b.n	80029a8 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	2220      	movs	r2, #32
 800299e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80029a2:	2300      	movs	r3, #0
 80029a4:	e000      	b.n	80029a8 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80029a6:	2302      	movs	r3, #2
  }
}
 80029a8:	4618      	mov	r0, r3
 80029aa:	3720      	adds	r7, #32
 80029ac:	46bd      	mov	sp, r7
 80029ae:	bd80      	pop	{r7, pc}

080029b0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80029b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80029b4:	b08c      	sub	sp, #48	@ 0x30
 80029b6:	af00      	add	r7, sp, #0
 80029b8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80029ba:	2300      	movs	r3, #0
 80029bc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80029c0:	697b      	ldr	r3, [r7, #20]
 80029c2:	689a      	ldr	r2, [r3, #8]
 80029c4:	697b      	ldr	r3, [r7, #20]
 80029c6:	691b      	ldr	r3, [r3, #16]
 80029c8:	431a      	orrs	r2, r3
 80029ca:	697b      	ldr	r3, [r7, #20]
 80029cc:	695b      	ldr	r3, [r3, #20]
 80029ce:	431a      	orrs	r2, r3
 80029d0:	697b      	ldr	r3, [r7, #20]
 80029d2:	69db      	ldr	r3, [r3, #28]
 80029d4:	4313      	orrs	r3, r2
 80029d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80029d8:	697b      	ldr	r3, [r7, #20]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	681a      	ldr	r2, [r3, #0]
 80029de:	4baa      	ldr	r3, [pc, #680]	@ (8002c88 <UART_SetConfig+0x2d8>)
 80029e0:	4013      	ands	r3, r2
 80029e2:	697a      	ldr	r2, [r7, #20]
 80029e4:	6812      	ldr	r2, [r2, #0]
 80029e6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80029e8:	430b      	orrs	r3, r1
 80029ea:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80029ec:	697b      	ldr	r3, [r7, #20]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	685b      	ldr	r3, [r3, #4]
 80029f2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80029f6:	697b      	ldr	r3, [r7, #20]
 80029f8:	68da      	ldr	r2, [r3, #12]
 80029fa:	697b      	ldr	r3, [r7, #20]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	430a      	orrs	r2, r1
 8002a00:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002a02:	697b      	ldr	r3, [r7, #20]
 8002a04:	699b      	ldr	r3, [r3, #24]
 8002a06:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002a08:	697b      	ldr	r3, [r7, #20]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4a9f      	ldr	r2, [pc, #636]	@ (8002c8c <UART_SetConfig+0x2dc>)
 8002a0e:	4293      	cmp	r3, r2
 8002a10:	d004      	beq.n	8002a1c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002a12:	697b      	ldr	r3, [r7, #20]
 8002a14:	6a1b      	ldr	r3, [r3, #32]
 8002a16:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002a18:	4313      	orrs	r3, r2
 8002a1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002a1c:	697b      	ldr	r3, [r7, #20]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	689b      	ldr	r3, [r3, #8]
 8002a22:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8002a26:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8002a2a:	697a      	ldr	r2, [r7, #20]
 8002a2c:	6812      	ldr	r2, [r2, #0]
 8002a2e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002a30:	430b      	orrs	r3, r1
 8002a32:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002a34:	697b      	ldr	r3, [r7, #20]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a3a:	f023 010f 	bic.w	r1, r3, #15
 8002a3e:	697b      	ldr	r3, [r7, #20]
 8002a40:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002a42:	697b      	ldr	r3, [r7, #20]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	430a      	orrs	r2, r1
 8002a48:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002a4a:	697b      	ldr	r3, [r7, #20]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	4a90      	ldr	r2, [pc, #576]	@ (8002c90 <UART_SetConfig+0x2e0>)
 8002a50:	4293      	cmp	r3, r2
 8002a52:	d125      	bne.n	8002aa0 <UART_SetConfig+0xf0>
 8002a54:	4b8f      	ldr	r3, [pc, #572]	@ (8002c94 <UART_SetConfig+0x2e4>)
 8002a56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a5a:	f003 0303 	and.w	r3, r3, #3
 8002a5e:	2b03      	cmp	r3, #3
 8002a60:	d81a      	bhi.n	8002a98 <UART_SetConfig+0xe8>
 8002a62:	a201      	add	r2, pc, #4	@ (adr r2, 8002a68 <UART_SetConfig+0xb8>)
 8002a64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a68:	08002a79 	.word	0x08002a79
 8002a6c:	08002a89 	.word	0x08002a89
 8002a70:	08002a81 	.word	0x08002a81
 8002a74:	08002a91 	.word	0x08002a91
 8002a78:	2301      	movs	r3, #1
 8002a7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002a7e:	e116      	b.n	8002cae <UART_SetConfig+0x2fe>
 8002a80:	2302      	movs	r3, #2
 8002a82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002a86:	e112      	b.n	8002cae <UART_SetConfig+0x2fe>
 8002a88:	2304      	movs	r3, #4
 8002a8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002a8e:	e10e      	b.n	8002cae <UART_SetConfig+0x2fe>
 8002a90:	2308      	movs	r3, #8
 8002a92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002a96:	e10a      	b.n	8002cae <UART_SetConfig+0x2fe>
 8002a98:	2310      	movs	r3, #16
 8002a9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002a9e:	e106      	b.n	8002cae <UART_SetConfig+0x2fe>
 8002aa0:	697b      	ldr	r3, [r7, #20]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4a7c      	ldr	r2, [pc, #496]	@ (8002c98 <UART_SetConfig+0x2e8>)
 8002aa6:	4293      	cmp	r3, r2
 8002aa8:	d138      	bne.n	8002b1c <UART_SetConfig+0x16c>
 8002aaa:	4b7a      	ldr	r3, [pc, #488]	@ (8002c94 <UART_SetConfig+0x2e4>)
 8002aac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ab0:	f003 030c 	and.w	r3, r3, #12
 8002ab4:	2b0c      	cmp	r3, #12
 8002ab6:	d82d      	bhi.n	8002b14 <UART_SetConfig+0x164>
 8002ab8:	a201      	add	r2, pc, #4	@ (adr r2, 8002ac0 <UART_SetConfig+0x110>)
 8002aba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002abe:	bf00      	nop
 8002ac0:	08002af5 	.word	0x08002af5
 8002ac4:	08002b15 	.word	0x08002b15
 8002ac8:	08002b15 	.word	0x08002b15
 8002acc:	08002b15 	.word	0x08002b15
 8002ad0:	08002b05 	.word	0x08002b05
 8002ad4:	08002b15 	.word	0x08002b15
 8002ad8:	08002b15 	.word	0x08002b15
 8002adc:	08002b15 	.word	0x08002b15
 8002ae0:	08002afd 	.word	0x08002afd
 8002ae4:	08002b15 	.word	0x08002b15
 8002ae8:	08002b15 	.word	0x08002b15
 8002aec:	08002b15 	.word	0x08002b15
 8002af0:	08002b0d 	.word	0x08002b0d
 8002af4:	2300      	movs	r3, #0
 8002af6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002afa:	e0d8      	b.n	8002cae <UART_SetConfig+0x2fe>
 8002afc:	2302      	movs	r3, #2
 8002afe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002b02:	e0d4      	b.n	8002cae <UART_SetConfig+0x2fe>
 8002b04:	2304      	movs	r3, #4
 8002b06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002b0a:	e0d0      	b.n	8002cae <UART_SetConfig+0x2fe>
 8002b0c:	2308      	movs	r3, #8
 8002b0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002b12:	e0cc      	b.n	8002cae <UART_SetConfig+0x2fe>
 8002b14:	2310      	movs	r3, #16
 8002b16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002b1a:	e0c8      	b.n	8002cae <UART_SetConfig+0x2fe>
 8002b1c:	697b      	ldr	r3, [r7, #20]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4a5e      	ldr	r2, [pc, #376]	@ (8002c9c <UART_SetConfig+0x2ec>)
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d125      	bne.n	8002b72 <UART_SetConfig+0x1c2>
 8002b26:	4b5b      	ldr	r3, [pc, #364]	@ (8002c94 <UART_SetConfig+0x2e4>)
 8002b28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b2c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8002b30:	2b30      	cmp	r3, #48	@ 0x30
 8002b32:	d016      	beq.n	8002b62 <UART_SetConfig+0x1b2>
 8002b34:	2b30      	cmp	r3, #48	@ 0x30
 8002b36:	d818      	bhi.n	8002b6a <UART_SetConfig+0x1ba>
 8002b38:	2b20      	cmp	r3, #32
 8002b3a:	d00a      	beq.n	8002b52 <UART_SetConfig+0x1a2>
 8002b3c:	2b20      	cmp	r3, #32
 8002b3e:	d814      	bhi.n	8002b6a <UART_SetConfig+0x1ba>
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d002      	beq.n	8002b4a <UART_SetConfig+0x19a>
 8002b44:	2b10      	cmp	r3, #16
 8002b46:	d008      	beq.n	8002b5a <UART_SetConfig+0x1aa>
 8002b48:	e00f      	b.n	8002b6a <UART_SetConfig+0x1ba>
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002b50:	e0ad      	b.n	8002cae <UART_SetConfig+0x2fe>
 8002b52:	2302      	movs	r3, #2
 8002b54:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002b58:	e0a9      	b.n	8002cae <UART_SetConfig+0x2fe>
 8002b5a:	2304      	movs	r3, #4
 8002b5c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002b60:	e0a5      	b.n	8002cae <UART_SetConfig+0x2fe>
 8002b62:	2308      	movs	r3, #8
 8002b64:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002b68:	e0a1      	b.n	8002cae <UART_SetConfig+0x2fe>
 8002b6a:	2310      	movs	r3, #16
 8002b6c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002b70:	e09d      	b.n	8002cae <UART_SetConfig+0x2fe>
 8002b72:	697b      	ldr	r3, [r7, #20]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	4a4a      	ldr	r2, [pc, #296]	@ (8002ca0 <UART_SetConfig+0x2f0>)
 8002b78:	4293      	cmp	r3, r2
 8002b7a:	d125      	bne.n	8002bc8 <UART_SetConfig+0x218>
 8002b7c:	4b45      	ldr	r3, [pc, #276]	@ (8002c94 <UART_SetConfig+0x2e4>)
 8002b7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b82:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8002b86:	2bc0      	cmp	r3, #192	@ 0xc0
 8002b88:	d016      	beq.n	8002bb8 <UART_SetConfig+0x208>
 8002b8a:	2bc0      	cmp	r3, #192	@ 0xc0
 8002b8c:	d818      	bhi.n	8002bc0 <UART_SetConfig+0x210>
 8002b8e:	2b80      	cmp	r3, #128	@ 0x80
 8002b90:	d00a      	beq.n	8002ba8 <UART_SetConfig+0x1f8>
 8002b92:	2b80      	cmp	r3, #128	@ 0x80
 8002b94:	d814      	bhi.n	8002bc0 <UART_SetConfig+0x210>
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d002      	beq.n	8002ba0 <UART_SetConfig+0x1f0>
 8002b9a:	2b40      	cmp	r3, #64	@ 0x40
 8002b9c:	d008      	beq.n	8002bb0 <UART_SetConfig+0x200>
 8002b9e:	e00f      	b.n	8002bc0 <UART_SetConfig+0x210>
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002ba6:	e082      	b.n	8002cae <UART_SetConfig+0x2fe>
 8002ba8:	2302      	movs	r3, #2
 8002baa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002bae:	e07e      	b.n	8002cae <UART_SetConfig+0x2fe>
 8002bb0:	2304      	movs	r3, #4
 8002bb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002bb6:	e07a      	b.n	8002cae <UART_SetConfig+0x2fe>
 8002bb8:	2308      	movs	r3, #8
 8002bba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002bbe:	e076      	b.n	8002cae <UART_SetConfig+0x2fe>
 8002bc0:	2310      	movs	r3, #16
 8002bc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002bc6:	e072      	b.n	8002cae <UART_SetConfig+0x2fe>
 8002bc8:	697b      	ldr	r3, [r7, #20]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	4a35      	ldr	r2, [pc, #212]	@ (8002ca4 <UART_SetConfig+0x2f4>)
 8002bce:	4293      	cmp	r3, r2
 8002bd0:	d12a      	bne.n	8002c28 <UART_SetConfig+0x278>
 8002bd2:	4b30      	ldr	r3, [pc, #192]	@ (8002c94 <UART_SetConfig+0x2e4>)
 8002bd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bd8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002bdc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002be0:	d01a      	beq.n	8002c18 <UART_SetConfig+0x268>
 8002be2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002be6:	d81b      	bhi.n	8002c20 <UART_SetConfig+0x270>
 8002be8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002bec:	d00c      	beq.n	8002c08 <UART_SetConfig+0x258>
 8002bee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002bf2:	d815      	bhi.n	8002c20 <UART_SetConfig+0x270>
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d003      	beq.n	8002c00 <UART_SetConfig+0x250>
 8002bf8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002bfc:	d008      	beq.n	8002c10 <UART_SetConfig+0x260>
 8002bfe:	e00f      	b.n	8002c20 <UART_SetConfig+0x270>
 8002c00:	2300      	movs	r3, #0
 8002c02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002c06:	e052      	b.n	8002cae <UART_SetConfig+0x2fe>
 8002c08:	2302      	movs	r3, #2
 8002c0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002c0e:	e04e      	b.n	8002cae <UART_SetConfig+0x2fe>
 8002c10:	2304      	movs	r3, #4
 8002c12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002c16:	e04a      	b.n	8002cae <UART_SetConfig+0x2fe>
 8002c18:	2308      	movs	r3, #8
 8002c1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002c1e:	e046      	b.n	8002cae <UART_SetConfig+0x2fe>
 8002c20:	2310      	movs	r3, #16
 8002c22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002c26:	e042      	b.n	8002cae <UART_SetConfig+0x2fe>
 8002c28:	697b      	ldr	r3, [r7, #20]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	4a17      	ldr	r2, [pc, #92]	@ (8002c8c <UART_SetConfig+0x2dc>)
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	d13a      	bne.n	8002ca8 <UART_SetConfig+0x2f8>
 8002c32:	4b18      	ldr	r3, [pc, #96]	@ (8002c94 <UART_SetConfig+0x2e4>)
 8002c34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c38:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002c3c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002c40:	d01a      	beq.n	8002c78 <UART_SetConfig+0x2c8>
 8002c42:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002c46:	d81b      	bhi.n	8002c80 <UART_SetConfig+0x2d0>
 8002c48:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002c4c:	d00c      	beq.n	8002c68 <UART_SetConfig+0x2b8>
 8002c4e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002c52:	d815      	bhi.n	8002c80 <UART_SetConfig+0x2d0>
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d003      	beq.n	8002c60 <UART_SetConfig+0x2b0>
 8002c58:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c5c:	d008      	beq.n	8002c70 <UART_SetConfig+0x2c0>
 8002c5e:	e00f      	b.n	8002c80 <UART_SetConfig+0x2d0>
 8002c60:	2300      	movs	r3, #0
 8002c62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002c66:	e022      	b.n	8002cae <UART_SetConfig+0x2fe>
 8002c68:	2302      	movs	r3, #2
 8002c6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002c6e:	e01e      	b.n	8002cae <UART_SetConfig+0x2fe>
 8002c70:	2304      	movs	r3, #4
 8002c72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002c76:	e01a      	b.n	8002cae <UART_SetConfig+0x2fe>
 8002c78:	2308      	movs	r3, #8
 8002c7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002c7e:	e016      	b.n	8002cae <UART_SetConfig+0x2fe>
 8002c80:	2310      	movs	r3, #16
 8002c82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002c86:	e012      	b.n	8002cae <UART_SetConfig+0x2fe>
 8002c88:	cfff69f3 	.word	0xcfff69f3
 8002c8c:	40008000 	.word	0x40008000
 8002c90:	40013800 	.word	0x40013800
 8002c94:	40021000 	.word	0x40021000
 8002c98:	40004400 	.word	0x40004400
 8002c9c:	40004800 	.word	0x40004800
 8002ca0:	40004c00 	.word	0x40004c00
 8002ca4:	40005000 	.word	0x40005000
 8002ca8:	2310      	movs	r3, #16
 8002caa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002cae:	697b      	ldr	r3, [r7, #20]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	4aae      	ldr	r2, [pc, #696]	@ (8002f6c <UART_SetConfig+0x5bc>)
 8002cb4:	4293      	cmp	r3, r2
 8002cb6:	f040 8097 	bne.w	8002de8 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002cba:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002cbe:	2b08      	cmp	r3, #8
 8002cc0:	d823      	bhi.n	8002d0a <UART_SetConfig+0x35a>
 8002cc2:	a201      	add	r2, pc, #4	@ (adr r2, 8002cc8 <UART_SetConfig+0x318>)
 8002cc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cc8:	08002ced 	.word	0x08002ced
 8002ccc:	08002d0b 	.word	0x08002d0b
 8002cd0:	08002cf5 	.word	0x08002cf5
 8002cd4:	08002d0b 	.word	0x08002d0b
 8002cd8:	08002cfb 	.word	0x08002cfb
 8002cdc:	08002d0b 	.word	0x08002d0b
 8002ce0:	08002d0b 	.word	0x08002d0b
 8002ce4:	08002d0b 	.word	0x08002d0b
 8002ce8:	08002d03 	.word	0x08002d03
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002cec:	f7fe ff7e 	bl	8001bec <HAL_RCC_GetPCLK1Freq>
 8002cf0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002cf2:	e010      	b.n	8002d16 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002cf4:	4b9e      	ldr	r3, [pc, #632]	@ (8002f70 <UART_SetConfig+0x5c0>)
 8002cf6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002cf8:	e00d      	b.n	8002d16 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002cfa:	f7fe fedf 	bl	8001abc <HAL_RCC_GetSysClockFreq>
 8002cfe:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002d00:	e009      	b.n	8002d16 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002d02:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002d06:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002d08:	e005      	b.n	8002d16 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8002d0e:	2301      	movs	r3, #1
 8002d10:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8002d14:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002d16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	f000 8130 	beq.w	8002f7e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8002d1e:	697b      	ldr	r3, [r7, #20]
 8002d20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d22:	4a94      	ldr	r2, [pc, #592]	@ (8002f74 <UART_SetConfig+0x5c4>)
 8002d24:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002d28:	461a      	mov	r2, r3
 8002d2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d2c:	fbb3 f3f2 	udiv	r3, r3, r2
 8002d30:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002d32:	697b      	ldr	r3, [r7, #20]
 8002d34:	685a      	ldr	r2, [r3, #4]
 8002d36:	4613      	mov	r3, r2
 8002d38:	005b      	lsls	r3, r3, #1
 8002d3a:	4413      	add	r3, r2
 8002d3c:	69ba      	ldr	r2, [r7, #24]
 8002d3e:	429a      	cmp	r2, r3
 8002d40:	d305      	bcc.n	8002d4e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8002d42:	697b      	ldr	r3, [r7, #20]
 8002d44:	685b      	ldr	r3, [r3, #4]
 8002d46:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002d48:	69ba      	ldr	r2, [r7, #24]
 8002d4a:	429a      	cmp	r2, r3
 8002d4c:	d903      	bls.n	8002d56 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8002d4e:	2301      	movs	r3, #1
 8002d50:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8002d54:	e113      	b.n	8002f7e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002d56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d58:	2200      	movs	r2, #0
 8002d5a:	60bb      	str	r3, [r7, #8]
 8002d5c:	60fa      	str	r2, [r7, #12]
 8002d5e:	697b      	ldr	r3, [r7, #20]
 8002d60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d62:	4a84      	ldr	r2, [pc, #528]	@ (8002f74 <UART_SetConfig+0x5c4>)
 8002d64:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002d68:	b29b      	uxth	r3, r3
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	603b      	str	r3, [r7, #0]
 8002d6e:	607a      	str	r2, [r7, #4]
 8002d70:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002d74:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002d78:	f7fd fa40 	bl	80001fc <__aeabi_uldivmod>
 8002d7c:	4602      	mov	r2, r0
 8002d7e:	460b      	mov	r3, r1
 8002d80:	4610      	mov	r0, r2
 8002d82:	4619      	mov	r1, r3
 8002d84:	f04f 0200 	mov.w	r2, #0
 8002d88:	f04f 0300 	mov.w	r3, #0
 8002d8c:	020b      	lsls	r3, r1, #8
 8002d8e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8002d92:	0202      	lsls	r2, r0, #8
 8002d94:	6979      	ldr	r1, [r7, #20]
 8002d96:	6849      	ldr	r1, [r1, #4]
 8002d98:	0849      	lsrs	r1, r1, #1
 8002d9a:	2000      	movs	r0, #0
 8002d9c:	460c      	mov	r4, r1
 8002d9e:	4605      	mov	r5, r0
 8002da0:	eb12 0804 	adds.w	r8, r2, r4
 8002da4:	eb43 0905 	adc.w	r9, r3, r5
 8002da8:	697b      	ldr	r3, [r7, #20]
 8002daa:	685b      	ldr	r3, [r3, #4]
 8002dac:	2200      	movs	r2, #0
 8002dae:	469a      	mov	sl, r3
 8002db0:	4693      	mov	fp, r2
 8002db2:	4652      	mov	r2, sl
 8002db4:	465b      	mov	r3, fp
 8002db6:	4640      	mov	r0, r8
 8002db8:	4649      	mov	r1, r9
 8002dba:	f7fd fa1f 	bl	80001fc <__aeabi_uldivmod>
 8002dbe:	4602      	mov	r2, r0
 8002dc0:	460b      	mov	r3, r1
 8002dc2:	4613      	mov	r3, r2
 8002dc4:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002dc6:	6a3b      	ldr	r3, [r7, #32]
 8002dc8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002dcc:	d308      	bcc.n	8002de0 <UART_SetConfig+0x430>
 8002dce:	6a3b      	ldr	r3, [r7, #32]
 8002dd0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002dd4:	d204      	bcs.n	8002de0 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8002dd6:	697b      	ldr	r3, [r7, #20]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	6a3a      	ldr	r2, [r7, #32]
 8002ddc:	60da      	str	r2, [r3, #12]
 8002dde:	e0ce      	b.n	8002f7e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8002de0:	2301      	movs	r3, #1
 8002de2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8002de6:	e0ca      	b.n	8002f7e <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002de8:	697b      	ldr	r3, [r7, #20]
 8002dea:	69db      	ldr	r3, [r3, #28]
 8002dec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002df0:	d166      	bne.n	8002ec0 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8002df2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002df6:	2b08      	cmp	r3, #8
 8002df8:	d827      	bhi.n	8002e4a <UART_SetConfig+0x49a>
 8002dfa:	a201      	add	r2, pc, #4	@ (adr r2, 8002e00 <UART_SetConfig+0x450>)
 8002dfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e00:	08002e25 	.word	0x08002e25
 8002e04:	08002e2d 	.word	0x08002e2d
 8002e08:	08002e35 	.word	0x08002e35
 8002e0c:	08002e4b 	.word	0x08002e4b
 8002e10:	08002e3b 	.word	0x08002e3b
 8002e14:	08002e4b 	.word	0x08002e4b
 8002e18:	08002e4b 	.word	0x08002e4b
 8002e1c:	08002e4b 	.word	0x08002e4b
 8002e20:	08002e43 	.word	0x08002e43
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002e24:	f7fe fee2 	bl	8001bec <HAL_RCC_GetPCLK1Freq>
 8002e28:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002e2a:	e014      	b.n	8002e56 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002e2c:	f7fe fef4 	bl	8001c18 <HAL_RCC_GetPCLK2Freq>
 8002e30:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002e32:	e010      	b.n	8002e56 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002e34:	4b4e      	ldr	r3, [pc, #312]	@ (8002f70 <UART_SetConfig+0x5c0>)
 8002e36:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002e38:	e00d      	b.n	8002e56 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002e3a:	f7fe fe3f 	bl	8001abc <HAL_RCC_GetSysClockFreq>
 8002e3e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002e40:	e009      	b.n	8002e56 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002e42:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002e46:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002e48:	e005      	b.n	8002e56 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8002e4e:	2301      	movs	r3, #1
 8002e50:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8002e54:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002e56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	f000 8090 	beq.w	8002f7e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002e5e:	697b      	ldr	r3, [r7, #20]
 8002e60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e62:	4a44      	ldr	r2, [pc, #272]	@ (8002f74 <UART_SetConfig+0x5c4>)
 8002e64:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002e68:	461a      	mov	r2, r3
 8002e6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e6c:	fbb3 f3f2 	udiv	r3, r3, r2
 8002e70:	005a      	lsls	r2, r3, #1
 8002e72:	697b      	ldr	r3, [r7, #20]
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	085b      	lsrs	r3, r3, #1
 8002e78:	441a      	add	r2, r3
 8002e7a:	697b      	ldr	r3, [r7, #20]
 8002e7c:	685b      	ldr	r3, [r3, #4]
 8002e7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e82:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002e84:	6a3b      	ldr	r3, [r7, #32]
 8002e86:	2b0f      	cmp	r3, #15
 8002e88:	d916      	bls.n	8002eb8 <UART_SetConfig+0x508>
 8002e8a:	6a3b      	ldr	r3, [r7, #32]
 8002e8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e90:	d212      	bcs.n	8002eb8 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002e92:	6a3b      	ldr	r3, [r7, #32]
 8002e94:	b29b      	uxth	r3, r3
 8002e96:	f023 030f 	bic.w	r3, r3, #15
 8002e9a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002e9c:	6a3b      	ldr	r3, [r7, #32]
 8002e9e:	085b      	lsrs	r3, r3, #1
 8002ea0:	b29b      	uxth	r3, r3
 8002ea2:	f003 0307 	and.w	r3, r3, #7
 8002ea6:	b29a      	uxth	r2, r3
 8002ea8:	8bfb      	ldrh	r3, [r7, #30]
 8002eaa:	4313      	orrs	r3, r2
 8002eac:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8002eae:	697b      	ldr	r3, [r7, #20]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	8bfa      	ldrh	r2, [r7, #30]
 8002eb4:	60da      	str	r2, [r3, #12]
 8002eb6:	e062      	b.n	8002f7e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8002eb8:	2301      	movs	r3, #1
 8002eba:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8002ebe:	e05e      	b.n	8002f7e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002ec0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002ec4:	2b08      	cmp	r3, #8
 8002ec6:	d828      	bhi.n	8002f1a <UART_SetConfig+0x56a>
 8002ec8:	a201      	add	r2, pc, #4	@ (adr r2, 8002ed0 <UART_SetConfig+0x520>)
 8002eca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ece:	bf00      	nop
 8002ed0:	08002ef5 	.word	0x08002ef5
 8002ed4:	08002efd 	.word	0x08002efd
 8002ed8:	08002f05 	.word	0x08002f05
 8002edc:	08002f1b 	.word	0x08002f1b
 8002ee0:	08002f0b 	.word	0x08002f0b
 8002ee4:	08002f1b 	.word	0x08002f1b
 8002ee8:	08002f1b 	.word	0x08002f1b
 8002eec:	08002f1b 	.word	0x08002f1b
 8002ef0:	08002f13 	.word	0x08002f13
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002ef4:	f7fe fe7a 	bl	8001bec <HAL_RCC_GetPCLK1Freq>
 8002ef8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002efa:	e014      	b.n	8002f26 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002efc:	f7fe fe8c 	bl	8001c18 <HAL_RCC_GetPCLK2Freq>
 8002f00:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002f02:	e010      	b.n	8002f26 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002f04:	4b1a      	ldr	r3, [pc, #104]	@ (8002f70 <UART_SetConfig+0x5c0>)
 8002f06:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002f08:	e00d      	b.n	8002f26 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002f0a:	f7fe fdd7 	bl	8001abc <HAL_RCC_GetSysClockFreq>
 8002f0e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002f10:	e009      	b.n	8002f26 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002f12:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002f16:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002f18:	e005      	b.n	8002f26 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8002f1e:	2301      	movs	r3, #1
 8002f20:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8002f24:	bf00      	nop
    }

    if (pclk != 0U)
 8002f26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d028      	beq.n	8002f7e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002f2c:	697b      	ldr	r3, [r7, #20]
 8002f2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f30:	4a10      	ldr	r2, [pc, #64]	@ (8002f74 <UART_SetConfig+0x5c4>)
 8002f32:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002f36:	461a      	mov	r2, r3
 8002f38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f3a:	fbb3 f2f2 	udiv	r2, r3, r2
 8002f3e:	697b      	ldr	r3, [r7, #20]
 8002f40:	685b      	ldr	r3, [r3, #4]
 8002f42:	085b      	lsrs	r3, r3, #1
 8002f44:	441a      	add	r2, r3
 8002f46:	697b      	ldr	r3, [r7, #20]
 8002f48:	685b      	ldr	r3, [r3, #4]
 8002f4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f4e:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002f50:	6a3b      	ldr	r3, [r7, #32]
 8002f52:	2b0f      	cmp	r3, #15
 8002f54:	d910      	bls.n	8002f78 <UART_SetConfig+0x5c8>
 8002f56:	6a3b      	ldr	r3, [r7, #32]
 8002f58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f5c:	d20c      	bcs.n	8002f78 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002f5e:	6a3b      	ldr	r3, [r7, #32]
 8002f60:	b29a      	uxth	r2, r3
 8002f62:	697b      	ldr	r3, [r7, #20]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	60da      	str	r2, [r3, #12]
 8002f68:	e009      	b.n	8002f7e <UART_SetConfig+0x5ce>
 8002f6a:	bf00      	nop
 8002f6c:	40008000 	.word	0x40008000
 8002f70:	00f42400 	.word	0x00f42400
 8002f74:	080036a4 	.word	0x080036a4
      }
      else
      {
        ret = HAL_ERROR;
 8002f78:	2301      	movs	r3, #1
 8002f7a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8002f7e:	697b      	ldr	r3, [r7, #20]
 8002f80:	2201      	movs	r2, #1
 8002f82:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8002f86:	697b      	ldr	r3, [r7, #20]
 8002f88:	2201      	movs	r2, #1
 8002f8a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002f8e:	697b      	ldr	r3, [r7, #20]
 8002f90:	2200      	movs	r2, #0
 8002f92:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8002f94:	697b      	ldr	r3, [r7, #20]
 8002f96:	2200      	movs	r2, #0
 8002f98:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8002f9a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	3730      	adds	r7, #48	@ 0x30
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08002fa8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	b083      	sub	sp, #12
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fb4:	f003 0308 	and.w	r3, r3, #8
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d00a      	beq.n	8002fd2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	685b      	ldr	r3, [r3, #4]
 8002fc2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	430a      	orrs	r2, r1
 8002fd0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fd6:	f003 0301 	and.w	r3, r3, #1
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d00a      	beq.n	8002ff4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	430a      	orrs	r2, r1
 8002ff2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ff8:	f003 0302 	and.w	r3, r3, #2
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d00a      	beq.n	8003016 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	685b      	ldr	r3, [r3, #4]
 8003006:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	430a      	orrs	r2, r1
 8003014:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800301a:	f003 0304 	and.w	r3, r3, #4
 800301e:	2b00      	cmp	r3, #0
 8003020:	d00a      	beq.n	8003038 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	685b      	ldr	r3, [r3, #4]
 8003028:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	430a      	orrs	r2, r1
 8003036:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800303c:	f003 0310 	and.w	r3, r3, #16
 8003040:	2b00      	cmp	r3, #0
 8003042:	d00a      	beq.n	800305a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	689b      	ldr	r3, [r3, #8]
 800304a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	430a      	orrs	r2, r1
 8003058:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800305e:	f003 0320 	and.w	r3, r3, #32
 8003062:	2b00      	cmp	r3, #0
 8003064:	d00a      	beq.n	800307c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	689b      	ldr	r3, [r3, #8]
 800306c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	430a      	orrs	r2, r1
 800307a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003080:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003084:	2b00      	cmp	r3, #0
 8003086:	d01a      	beq.n	80030be <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	685b      	ldr	r3, [r3, #4]
 800308e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	430a      	orrs	r2, r1
 800309c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030a2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80030a6:	d10a      	bne.n	80030be <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	685b      	ldr	r3, [r3, #4]
 80030ae:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	430a      	orrs	r2, r1
 80030bc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d00a      	beq.n	80030e0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	685b      	ldr	r3, [r3, #4]
 80030d0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	430a      	orrs	r2, r1
 80030de:	605a      	str	r2, [r3, #4]
  }
}
 80030e0:	bf00      	nop
 80030e2:	370c      	adds	r7, #12
 80030e4:	46bd      	mov	sp, r7
 80030e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ea:	4770      	bx	lr

080030ec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b098      	sub	sp, #96	@ 0x60
 80030f0:	af02      	add	r7, sp, #8
 80030f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2200      	movs	r2, #0
 80030f8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80030fc:	f7fd fc1e 	bl	800093c <HAL_GetTick>
 8003100:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f003 0308 	and.w	r3, r3, #8
 800310c:	2b08      	cmp	r3, #8
 800310e:	d12f      	bne.n	8003170 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003110:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003114:	9300      	str	r3, [sp, #0]
 8003116:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003118:	2200      	movs	r2, #0
 800311a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800311e:	6878      	ldr	r0, [r7, #4]
 8003120:	f000 f88e 	bl	8003240 <UART_WaitOnFlagUntilTimeout>
 8003124:	4603      	mov	r3, r0
 8003126:	2b00      	cmp	r3, #0
 8003128:	d022      	beq.n	8003170 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003130:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003132:	e853 3f00 	ldrex	r3, [r3]
 8003136:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003138:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800313a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800313e:	653b      	str	r3, [r7, #80]	@ 0x50
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	461a      	mov	r2, r3
 8003146:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003148:	647b      	str	r3, [r7, #68]	@ 0x44
 800314a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800314c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800314e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003150:	e841 2300 	strex	r3, r2, [r1]
 8003154:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003156:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003158:	2b00      	cmp	r3, #0
 800315a:	d1e6      	bne.n	800312a <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2220      	movs	r2, #32
 8003160:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2200      	movs	r2, #0
 8003168:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800316c:	2303      	movs	r3, #3
 800316e:	e063      	b.n	8003238 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f003 0304 	and.w	r3, r3, #4
 800317a:	2b04      	cmp	r3, #4
 800317c:	d149      	bne.n	8003212 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800317e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003182:	9300      	str	r3, [sp, #0]
 8003184:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003186:	2200      	movs	r2, #0
 8003188:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800318c:	6878      	ldr	r0, [r7, #4]
 800318e:	f000 f857 	bl	8003240 <UART_WaitOnFlagUntilTimeout>
 8003192:	4603      	mov	r3, r0
 8003194:	2b00      	cmp	r3, #0
 8003196:	d03c      	beq.n	8003212 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800319e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031a0:	e853 3f00 	ldrex	r3, [r3]
 80031a4:	623b      	str	r3, [r7, #32]
   return(result);
 80031a6:	6a3b      	ldr	r3, [r7, #32]
 80031a8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80031ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	461a      	mov	r2, r3
 80031b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80031b6:	633b      	str	r3, [r7, #48]	@ 0x30
 80031b8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031ba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80031bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80031be:	e841 2300 	strex	r3, r2, [r1]
 80031c2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80031c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d1e6      	bne.n	8003198 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	3308      	adds	r3, #8
 80031d0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031d2:	693b      	ldr	r3, [r7, #16]
 80031d4:	e853 3f00 	ldrex	r3, [r3]
 80031d8:	60fb      	str	r3, [r7, #12]
   return(result);
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	f023 0301 	bic.w	r3, r3, #1
 80031e0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	3308      	adds	r3, #8
 80031e8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80031ea:	61fa      	str	r2, [r7, #28]
 80031ec:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031ee:	69b9      	ldr	r1, [r7, #24]
 80031f0:	69fa      	ldr	r2, [r7, #28]
 80031f2:	e841 2300 	strex	r3, r2, [r1]
 80031f6:	617b      	str	r3, [r7, #20]
   return(result);
 80031f8:	697b      	ldr	r3, [r7, #20]
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d1e5      	bne.n	80031ca <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	2220      	movs	r2, #32
 8003202:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	2200      	movs	r2, #0
 800320a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800320e:	2303      	movs	r3, #3
 8003210:	e012      	b.n	8003238 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	2220      	movs	r2, #32
 8003216:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2220      	movs	r2, #32
 800321e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	2200      	movs	r2, #0
 8003226:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2200      	movs	r2, #0
 800322c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	2200      	movs	r2, #0
 8003232:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003236:	2300      	movs	r3, #0
}
 8003238:	4618      	mov	r0, r3
 800323a:	3758      	adds	r7, #88	@ 0x58
 800323c:	46bd      	mov	sp, r7
 800323e:	bd80      	pop	{r7, pc}

08003240 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b084      	sub	sp, #16
 8003244:	af00      	add	r7, sp, #0
 8003246:	60f8      	str	r0, [r7, #12]
 8003248:	60b9      	str	r1, [r7, #8]
 800324a:	603b      	str	r3, [r7, #0]
 800324c:	4613      	mov	r3, r2
 800324e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003250:	e049      	b.n	80032e6 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003252:	69bb      	ldr	r3, [r7, #24]
 8003254:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003258:	d045      	beq.n	80032e6 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800325a:	f7fd fb6f 	bl	800093c <HAL_GetTick>
 800325e:	4602      	mov	r2, r0
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	1ad3      	subs	r3, r2, r3
 8003264:	69ba      	ldr	r2, [r7, #24]
 8003266:	429a      	cmp	r2, r3
 8003268:	d302      	bcc.n	8003270 <UART_WaitOnFlagUntilTimeout+0x30>
 800326a:	69bb      	ldr	r3, [r7, #24]
 800326c:	2b00      	cmp	r3, #0
 800326e:	d101      	bne.n	8003274 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003270:	2303      	movs	r3, #3
 8003272:	e048      	b.n	8003306 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f003 0304 	and.w	r3, r3, #4
 800327e:	2b00      	cmp	r3, #0
 8003280:	d031      	beq.n	80032e6 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	69db      	ldr	r3, [r3, #28]
 8003288:	f003 0308 	and.w	r3, r3, #8
 800328c:	2b08      	cmp	r3, #8
 800328e:	d110      	bne.n	80032b2 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	2208      	movs	r2, #8
 8003296:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003298:	68f8      	ldr	r0, [r7, #12]
 800329a:	f000 f838 	bl	800330e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	2208      	movs	r2, #8
 80032a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	2200      	movs	r2, #0
 80032aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80032ae:	2301      	movs	r3, #1
 80032b0:	e029      	b.n	8003306 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	69db      	ldr	r3, [r3, #28]
 80032b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80032bc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80032c0:	d111      	bne.n	80032e6 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80032ca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80032cc:	68f8      	ldr	r0, [r7, #12]
 80032ce:	f000 f81e 	bl	800330e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	2220      	movs	r2, #32
 80032d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	2200      	movs	r2, #0
 80032de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80032e2:	2303      	movs	r3, #3
 80032e4:	e00f      	b.n	8003306 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	69da      	ldr	r2, [r3, #28]
 80032ec:	68bb      	ldr	r3, [r7, #8]
 80032ee:	4013      	ands	r3, r2
 80032f0:	68ba      	ldr	r2, [r7, #8]
 80032f2:	429a      	cmp	r2, r3
 80032f4:	bf0c      	ite	eq
 80032f6:	2301      	moveq	r3, #1
 80032f8:	2300      	movne	r3, #0
 80032fa:	b2db      	uxtb	r3, r3
 80032fc:	461a      	mov	r2, r3
 80032fe:	79fb      	ldrb	r3, [r7, #7]
 8003300:	429a      	cmp	r2, r3
 8003302:	d0a6      	beq.n	8003252 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003304:	2300      	movs	r3, #0
}
 8003306:	4618      	mov	r0, r3
 8003308:	3710      	adds	r7, #16
 800330a:	46bd      	mov	sp, r7
 800330c:	bd80      	pop	{r7, pc}

0800330e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800330e:	b480      	push	{r7}
 8003310:	b095      	sub	sp, #84	@ 0x54
 8003312:	af00      	add	r7, sp, #0
 8003314:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800331c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800331e:	e853 3f00 	ldrex	r3, [r3]
 8003322:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003324:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003326:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800332a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	461a      	mov	r2, r3
 8003332:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003334:	643b      	str	r3, [r7, #64]	@ 0x40
 8003336:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003338:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800333a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800333c:	e841 2300 	strex	r3, r2, [r1]
 8003340:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003342:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003344:	2b00      	cmp	r3, #0
 8003346:	d1e6      	bne.n	8003316 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	3308      	adds	r3, #8
 800334e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003350:	6a3b      	ldr	r3, [r7, #32]
 8003352:	e853 3f00 	ldrex	r3, [r3]
 8003356:	61fb      	str	r3, [r7, #28]
   return(result);
 8003358:	69fb      	ldr	r3, [r7, #28]
 800335a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800335e:	f023 0301 	bic.w	r3, r3, #1
 8003362:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	3308      	adds	r3, #8
 800336a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800336c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800336e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003370:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003372:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003374:	e841 2300 	strex	r3, r2, [r1]
 8003378:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800337a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800337c:	2b00      	cmp	r3, #0
 800337e:	d1e3      	bne.n	8003348 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003384:	2b01      	cmp	r3, #1
 8003386:	d118      	bne.n	80033ba <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	e853 3f00 	ldrex	r3, [r3]
 8003394:	60bb      	str	r3, [r7, #8]
   return(result);
 8003396:	68bb      	ldr	r3, [r7, #8]
 8003398:	f023 0310 	bic.w	r3, r3, #16
 800339c:	647b      	str	r3, [r7, #68]	@ 0x44
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	461a      	mov	r2, r3
 80033a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80033a6:	61bb      	str	r3, [r7, #24]
 80033a8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033aa:	6979      	ldr	r1, [r7, #20]
 80033ac:	69ba      	ldr	r2, [r7, #24]
 80033ae:	e841 2300 	strex	r3, r2, [r1]
 80033b2:	613b      	str	r3, [r7, #16]
   return(result);
 80033b4:	693b      	ldr	r3, [r7, #16]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d1e6      	bne.n	8003388 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2220      	movs	r2, #32
 80033be:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	2200      	movs	r2, #0
 80033c6:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	2200      	movs	r2, #0
 80033cc:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80033ce:	bf00      	nop
 80033d0:	3754      	adds	r7, #84	@ 0x54
 80033d2:	46bd      	mov	sp, r7
 80033d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d8:	4770      	bx	lr

080033da <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80033da:	b480      	push	{r7}
 80033dc:	b085      	sub	sp, #20
 80033de:	af00      	add	r7, sp, #0
 80033e0:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80033e8:	2b01      	cmp	r3, #1
 80033ea:	d101      	bne.n	80033f0 <HAL_UARTEx_DisableFifoMode+0x16>
 80033ec:	2302      	movs	r3, #2
 80033ee:	e027      	b.n	8003440 <HAL_UARTEx_DisableFifoMode+0x66>
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2201      	movs	r2, #1
 80033f4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2224      	movs	r2, #36	@ 0x24
 80033fc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	681a      	ldr	r2, [r3, #0]
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f022 0201 	bic.w	r2, r2, #1
 8003416:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800341e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2200      	movs	r2, #0
 8003424:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	68fa      	ldr	r2, [r7, #12]
 800342c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	2220      	movs	r2, #32
 8003432:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	2200      	movs	r2, #0
 800343a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800343e:	2300      	movs	r3, #0
}
 8003440:	4618      	mov	r0, r3
 8003442:	3714      	adds	r7, #20
 8003444:	46bd      	mov	sp, r7
 8003446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344a:	4770      	bx	lr

0800344c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b084      	sub	sp, #16
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
 8003454:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800345c:	2b01      	cmp	r3, #1
 800345e:	d101      	bne.n	8003464 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8003460:	2302      	movs	r3, #2
 8003462:	e02d      	b.n	80034c0 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2201      	movs	r2, #1
 8003468:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2224      	movs	r2, #36	@ 0x24
 8003470:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	681a      	ldr	r2, [r3, #0]
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f022 0201 	bic.w	r2, r2, #1
 800348a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	689b      	ldr	r3, [r3, #8]
 8003492:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	683a      	ldr	r2, [r7, #0]
 800349c:	430a      	orrs	r2, r1
 800349e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80034a0:	6878      	ldr	r0, [r7, #4]
 80034a2:	f000 f84f 	bl	8003544 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	68fa      	ldr	r2, [r7, #12]
 80034ac:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2220      	movs	r2, #32
 80034b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	2200      	movs	r2, #0
 80034ba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80034be:	2300      	movs	r3, #0
}
 80034c0:	4618      	mov	r0, r3
 80034c2:	3710      	adds	r7, #16
 80034c4:	46bd      	mov	sp, r7
 80034c6:	bd80      	pop	{r7, pc}

080034c8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b084      	sub	sp, #16
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
 80034d0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80034d8:	2b01      	cmp	r3, #1
 80034da:	d101      	bne.n	80034e0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80034dc:	2302      	movs	r3, #2
 80034de:	e02d      	b.n	800353c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	2201      	movs	r2, #1
 80034e4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	2224      	movs	r2, #36	@ 0x24
 80034ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	681a      	ldr	r2, [r3, #0]
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f022 0201 	bic.w	r2, r2, #1
 8003506:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	689b      	ldr	r3, [r3, #8]
 800350e:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	683a      	ldr	r2, [r7, #0]
 8003518:	430a      	orrs	r2, r1
 800351a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800351c:	6878      	ldr	r0, [r7, #4]
 800351e:	f000 f811 	bl	8003544 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	68fa      	ldr	r2, [r7, #12]
 8003528:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	2220      	movs	r2, #32
 800352e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	2200      	movs	r2, #0
 8003536:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800353a:	2300      	movs	r3, #0
}
 800353c:	4618      	mov	r0, r3
 800353e:	3710      	adds	r7, #16
 8003540:	46bd      	mov	sp, r7
 8003542:	bd80      	pop	{r7, pc}

08003544 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8003544:	b480      	push	{r7}
 8003546:	b085      	sub	sp, #20
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003550:	2b00      	cmp	r3, #0
 8003552:	d108      	bne.n	8003566 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2201      	movs	r2, #1
 8003558:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	2201      	movs	r2, #1
 8003560:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8003564:	e031      	b.n	80035ca <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8003566:	2308      	movs	r3, #8
 8003568:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800356a:	2308      	movs	r3, #8
 800356c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	689b      	ldr	r3, [r3, #8]
 8003574:	0e5b      	lsrs	r3, r3, #25
 8003576:	b2db      	uxtb	r3, r3
 8003578:	f003 0307 	and.w	r3, r3, #7
 800357c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	689b      	ldr	r3, [r3, #8]
 8003584:	0f5b      	lsrs	r3, r3, #29
 8003586:	b2db      	uxtb	r3, r3
 8003588:	f003 0307 	and.w	r3, r3, #7
 800358c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800358e:	7bbb      	ldrb	r3, [r7, #14]
 8003590:	7b3a      	ldrb	r2, [r7, #12]
 8003592:	4911      	ldr	r1, [pc, #68]	@ (80035d8 <UARTEx_SetNbDataToProcess+0x94>)
 8003594:	5c8a      	ldrb	r2, [r1, r2]
 8003596:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800359a:	7b3a      	ldrb	r2, [r7, #12]
 800359c:	490f      	ldr	r1, [pc, #60]	@ (80035dc <UARTEx_SetNbDataToProcess+0x98>)
 800359e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80035a0:	fb93 f3f2 	sdiv	r3, r3, r2
 80035a4:	b29a      	uxth	r2, r3
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80035ac:	7bfb      	ldrb	r3, [r7, #15]
 80035ae:	7b7a      	ldrb	r2, [r7, #13]
 80035b0:	4909      	ldr	r1, [pc, #36]	@ (80035d8 <UARTEx_SetNbDataToProcess+0x94>)
 80035b2:	5c8a      	ldrb	r2, [r1, r2]
 80035b4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80035b8:	7b7a      	ldrb	r2, [r7, #13]
 80035ba:	4908      	ldr	r1, [pc, #32]	@ (80035dc <UARTEx_SetNbDataToProcess+0x98>)
 80035bc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80035be:	fb93 f3f2 	sdiv	r3, r3, r2
 80035c2:	b29a      	uxth	r2, r3
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80035ca:	bf00      	nop
 80035cc:	3714      	adds	r7, #20
 80035ce:	46bd      	mov	sp, r7
 80035d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d4:	4770      	bx	lr
 80035d6:	bf00      	nop
 80035d8:	080036bc 	.word	0x080036bc
 80035dc:	080036c4 	.word	0x080036c4

080035e0 <memset>:
 80035e0:	4402      	add	r2, r0
 80035e2:	4603      	mov	r3, r0
 80035e4:	4293      	cmp	r3, r2
 80035e6:	d100      	bne.n	80035ea <memset+0xa>
 80035e8:	4770      	bx	lr
 80035ea:	f803 1b01 	strb.w	r1, [r3], #1
 80035ee:	e7f9      	b.n	80035e4 <memset+0x4>

080035f0 <__libc_init_array>:
 80035f0:	b570      	push	{r4, r5, r6, lr}
 80035f2:	4d0d      	ldr	r5, [pc, #52]	@ (8003628 <__libc_init_array+0x38>)
 80035f4:	4c0d      	ldr	r4, [pc, #52]	@ (800362c <__libc_init_array+0x3c>)
 80035f6:	1b64      	subs	r4, r4, r5
 80035f8:	10a4      	asrs	r4, r4, #2
 80035fa:	2600      	movs	r6, #0
 80035fc:	42a6      	cmp	r6, r4
 80035fe:	d109      	bne.n	8003614 <__libc_init_array+0x24>
 8003600:	4d0b      	ldr	r5, [pc, #44]	@ (8003630 <__libc_init_array+0x40>)
 8003602:	4c0c      	ldr	r4, [pc, #48]	@ (8003634 <__libc_init_array+0x44>)
 8003604:	f000 f818 	bl	8003638 <_init>
 8003608:	1b64      	subs	r4, r4, r5
 800360a:	10a4      	asrs	r4, r4, #2
 800360c:	2600      	movs	r6, #0
 800360e:	42a6      	cmp	r6, r4
 8003610:	d105      	bne.n	800361e <__libc_init_array+0x2e>
 8003612:	bd70      	pop	{r4, r5, r6, pc}
 8003614:	f855 3b04 	ldr.w	r3, [r5], #4
 8003618:	4798      	blx	r3
 800361a:	3601      	adds	r6, #1
 800361c:	e7ee      	b.n	80035fc <__libc_init_array+0xc>
 800361e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003622:	4798      	blx	r3
 8003624:	3601      	adds	r6, #1
 8003626:	e7f2      	b.n	800360e <__libc_init_array+0x1e>
 8003628:	080036d4 	.word	0x080036d4
 800362c:	080036d4 	.word	0x080036d4
 8003630:	080036d4 	.word	0x080036d4
 8003634:	080036d8 	.word	0x080036d8

08003638 <_init>:
 8003638:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800363a:	bf00      	nop
 800363c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800363e:	bc08      	pop	{r3}
 8003640:	469e      	mov	lr, r3
 8003642:	4770      	bx	lr

08003644 <_fini>:
 8003644:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003646:	bf00      	nop
 8003648:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800364a:	bc08      	pop	{r3}
 800364c:	469e      	mov	lr, r3
 800364e:	4770      	bx	lr
