

================================================================
== Vivado HLS Report for 'Filter2D'
================================================================
* Date:           Wed Nov 22 22:28:21 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        lab04_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 ns | 10.166 ns |   1.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   930659|   930659| 9.461 ms | 9.461 ms |  930659|  930659|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_height  |   930658|   930658|      1289|          -|          -|   722|    no    |
        | + loop_width  |     1286|     1286|         6|          1|          1|  1282|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 9 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 3 
9 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va = alloca i8"   --->   Operation 10 'alloca' 'src_kernel_win_0_va' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_18 = alloca i8"   --->   Operation 11 'alloca' 'src_kernel_win_0_va_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_19 = alloca i8"   --->   Operation 12 'alloca' 'src_kernel_win_0_va_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_20 = alloca i8"   --->   Operation 13 'alloca' 'src_kernel_win_0_va_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_21 = alloca i8"   --->   Operation 14 'alloca' 'src_kernel_win_0_va_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_22 = alloca i8"   --->   Operation 15 'alloca' 'src_kernel_win_0_va_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%right_border_buf_0_s = alloca i8"   --->   Operation 16 'alloca' 'right_border_buf_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%right_border_buf_0_14 = alloca i8"   --->   Operation 17 'alloca' 'right_border_buf_0_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%right_border_buf_0_15 = alloca i8"   --->   Operation 18 'alloca' 'right_border_buf_0_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%right_border_buf_0_16 = alloca i8"   --->   Operation 19 'alloca' 'right_border_buf_0_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%right_border_buf_0_17 = alloca i8"   --->   Operation 20 'alloca' 'right_border_buf_0_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%right_border_buf_0_18 = alloca i8"   --->   Operation 21 'alloca' 'right_border_buf_0_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str367, i32 0, i32 0, [1 x i8]* @p_str368, [1 x i8]* @p_str369, [1 x i8]* @p_str370, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str371, [1 x i8]* @p_str372)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str381, i32 0, i32 0, [1 x i8]* @p_str382, [1 x i8]* @p_str383, [1 x i8]* @p_str384, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str385, [1 x i8]* @p_str386)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_kernel_val_2_V_1_s = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %p_kernel_val_2_V_1_read)"   --->   Operation 24 'read' 'p_kernel_val_2_V_1_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_kernel_val_2_V_0_s = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %p_kernel_val_2_V_0_read)"   --->   Operation 25 'read' 'p_kernel_val_2_V_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_kernel_val_1_V_2_s = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %p_kernel_val_1_V_2_read)"   --->   Operation 26 'read' 'p_kernel_val_1_V_2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_kernel_val_1_V_0_s = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %p_kernel_val_1_V_0_read)"   --->   Operation 27 'read' 'p_kernel_val_1_V_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_kernel_val_0_V_2_s = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %p_kernel_val_0_V_2_read)"   --->   Operation 28 'read' 'p_kernel_val_0_V_2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_kernel_val_0_V_1_s = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %p_kernel_val_0_V_1_read)"   --->   Operation 29 'read' 'p_kernel_val_0_V_1_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (3.25ns)   --->   "%k_buf_0_val_3 = alloca [1280 x i8], align 1" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 30 'alloca' 'k_buf_0_val_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_1 : Operation 31 [1/1] (3.25ns)   --->   "%k_buf_0_val_4 = alloca [1280 x i8], align 1" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 31 'alloca' 'k_buf_0_val_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_1 : Operation 32 [1/1] (3.25ns)   --->   "%k_buf_0_val_5 = alloca [1280 x i8], align 1" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 32 'alloca' 'k_buf_0_val_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%rbegin_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @hls_KD_KD_LineBuffe) nounwind" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:627->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 33 'specregionbegin' 'rbegin_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%rend_i_i_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i_i) nounwind" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:627->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 34 'specregionend' 'rend_i_i_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i2 %p_kernel_val_0_V_1_s to i10" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 35 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i2 %p_kernel_val_0_V_2_s to i10" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 36 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i3 %p_kernel_val_1_V_0_s to i11" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 37 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln1118_4 = zext i4 %p_kernel_val_1_V_2_s to i12" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 38 'zext' 'zext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i2 %p_kernel_val_2_V_0_s to i10" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 39 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln1118_5 = zext i3 %p_kernel_val_2_V_1_s to i11" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 40 'zext' 'zext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.76ns)   --->   "br label %0" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 41 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.29>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%t_V = phi i10 [ 0, %"hls::LineBuffer<6, 1280, unsigned char, 0>::LineBuffer.1.region" ], [ %i_V, %loop_height_end ]"   --->   Operation 42 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln443 = zext i10 %t_V to i11" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 43 'zext' 'zext_ln443' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.77ns)   --->   "%icmp_ln443 = icmp eq i10 %t_V, -302" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 44 'icmp' 'icmp_ln443' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 722, i64 722, i64 0)"   --->   Operation 45 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.73ns)   --->   "%i_V = add i10 %t_V, 1" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 46 'add' 'i_V' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %icmp_ln443, label %"filter<0, 3, ap_int<8>, int, 720, 1280, 3, 3>.exit", label %loop_height_begin" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str9) nounwind" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 48 'specloopname' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 49 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.77ns)   --->   "%icmp_ln887 = icmp ult i10 %t_V, -304" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:492->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 50 'icmp' 'icmp_ln887' <Predicate = (!icmp_ln443)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.97ns)   --->   "%xor_ln457 = xor i1 %icmp_ln887, true" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:457->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 51 'xor' 'xor_ln457' <Predicate = (!icmp_ln443)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %t_V, i32 1, i32 9)" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:466->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 52 'partselect' 'tmp' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.66ns)   --->   "%icmp_ln899 = icmp ne i9 %tmp, 0" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:466->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 53 'icmp' 'icmp_ln899' <Predicate = (!icmp_ln443)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.77ns)   --->   "%icmp_ln879 = icmp eq i10 %t_V, 1" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 54 'icmp' 'icmp_ln879' <Predicate = (!icmp_ln443)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.77ns)   --->   "%icmp_ln879_1 = icmp eq i10 %t_V, 0" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 55 'icmp' 'icmp_ln879_1' <Predicate = (!icmp_ln443)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.77ns)   --->   "%icmp_ln899_1 = icmp ugt i10 %t_V, -304" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:502->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 56 'icmp' 'icmp_ln899_1' <Predicate = (!icmp_ln443)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln506 = trunc i10 %t_V to i2" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 57 'trunc' 'trunc_ln506' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.73ns)   --->   "%add_ln506 = add i11 -1, %zext_ln443" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 58 'add' 'add_ln506' <Predicate = (!icmp_ln443)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.56ns)   --->   "%add_ln507 = add i2 -1, %trunc_ln506" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 59 'add' 'add_ln507' <Predicate = (!icmp_ln443)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_1)   --->   "%tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %add_ln506, i32 10)" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 60 'bitselect' 'tmp_28' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_1)   --->   "%xor_ln118_6 = xor i1 %tmp_28, true" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 61 'xor' 'xor_ln118_6' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (1.88ns)   --->   "%icmp_ln118 = icmp slt i11 %add_ln506, 720" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 62 'icmp' 'icmp_ln118' <Predicate = (!icmp_ln443)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_1)   --->   "%and_ln118_1 = and i1 %icmp_ln118, %xor_ln118_6" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 63 'and' 'and_ln118_1' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %add_ln506, i32 10)" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 64 'bitselect' 'tmp_29' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (1.73ns)   --->   "%sub_ln142 = sub i11 1, %zext_ln443" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 65 'sub' 'sub_ln142' <Predicate = (!icmp_ln443)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.69ns)   --->   "%select_ln139_1 = select i1 %tmp_29, i11 %sub_ln142, i11 %add_ln506" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 66 'select' 'select_ln139_1' <Predicate = (!icmp_ln443)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln507 = trunc i11 %select_ln139_1 to i2" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 67 'trunc' 'trunc_ln507' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.88ns)   --->   "%icmp_ln144_1 = icmp slt i11 %select_ln139_1, 720" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 68 'icmp' 'icmp_ln144_1' <Predicate = (!icmp_ln443)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (1.56ns)   --->   "%sub_ln507 = sub i2 -2, %trunc_ln507" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 69 'sub' 'sub_ln507' <Predicate = (!icmp_ln443)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.73ns)   --->   "%add_ln506_1 = add i11 -2, %zext_ln443" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 70 'add' 'add_ln506_1' <Predicate = (!icmp_ln443)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_2)   --->   "%tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %add_ln506_1, i32 10)" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 71 'bitselect' 'tmp_30' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_2)   --->   "%tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %add_ln506_1, i32 10)" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 72 'bitselect' 'tmp_31' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln142 = trunc i10 %t_V to i2" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 73 'trunc' 'trunc_ln142' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.73ns)   --->   "%add_ln506_2 = add i11 -3, %zext_ln443" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 74 'add' 'add_ln506_2' <Predicate = (!icmp_ln443)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_3)   --->   "%tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %add_ln506_2, i32 10)" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 75 'bitselect' 'tmp_32' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_3)   --->   "%tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %add_ln506_2, i32 10)" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 76 'bitselect' 'tmp_33' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_3)   --->   "%trunc_ln142_2 = trunc i10 %t_V to i2" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 77 'trunc' 'trunc_ln142_2' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_1)   --->   "%select_ln507 = select i1 %icmp_ln144_1, i2 %trunc_ln507, i2 %sub_ln507" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 78 'select' 'select_ln507' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_1)   --->   "%select_ln507_1 = select i1 %and_ln118_1, i2 %add_ln507, i2 %select_ln507" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 79 'select' 'select_ln507_1' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln493_1 = xor i2 %select_ln507_1, -1" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:493->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:501->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 80 'xor' 'xor_ln493_1' <Predicate = (!icmp_ln443)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_2)   --->   "%xor_ln118_1 = xor i2 %trunc_ln506, -2" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 81 'xor' 'xor_ln118_1' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (1.56ns)   --->   "%sub_ln118 = sub i2 -2, %trunc_ln142" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 82 'sub' 'sub_ln118' <Predicate = (!icmp_ln443)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_2)   --->   "%trunc_ln118 = trunc i11 %add_ln506_1 to i2" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 83 'trunc' 'trunc_ln118' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_2)   --->   "%select_ln139_4 = select i1 %tmp_31, i2 %sub_ln118, i2 %trunc_ln118" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 84 'select' 'select_ln139_4' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_2)   --->   "%select_ln118 = select i1 %tmp_30, i2 %select_ln139_4, i2 %xor_ln118_1" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 85 'select' 'select_ln118' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln493_2 = xor i2 %select_ln118, -1" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:493->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:501->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 86 'xor' 'xor_ln493_2' <Predicate = (!icmp_ln443)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (1.56ns)   --->   "%add_ln118 = add i2 1, %trunc_ln506" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 87 'add' 'add_ln118' <Predicate = (!icmp_ln443)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_3)   --->   "%xor_ln118_7 = xor i2 %trunc_ln142_2, -1" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 88 'xor' 'xor_ln118_7' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_3)   --->   "%trunc_ln118_2 = trunc i11 %add_ln506_2 to i2" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 89 'trunc' 'trunc_ln118_2' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_3)   --->   "%select_ln139_5 = select i1 %tmp_33, i2 %xor_ln118_7, i2 %trunc_ln118_2" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 90 'select' 'select_ln139_5' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_3)   --->   "%select_ln118_1 = select i1 %tmp_32, i2 %select_ln139_5, i2 %add_ln118" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 91 'select' 'select_ln118_1' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln493_3 = xor i2 %select_ln118_1, -1" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:493->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:501->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 92 'xor' 'xor_ln493_3' <Predicate = (!icmp_ln443)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (1.76ns)   --->   "br label %1" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 93 'br' <Predicate = (!icmp_ln443)> <Delay = 1.76>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "ret void" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1290]   --->   Operation 94 'ret' <Predicate = (icmp_ln443)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%t_V_2 = phi i11 [ 0, %loop_height_begin ], [ %j_V, %loop_width_end ]"   --->   Operation 95 'phi' 't_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln444 = zext i11 %t_V_2 to i12" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 96 'zext' 'zext_ln444' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (1.88ns)   --->   "%icmp_ln444 = icmp eq i11 %t_V_2, -766" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 97 'icmp' 'icmp_ln444' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (1.63ns)   --->   "%j_V = add i11 %t_V_2, 1" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 98 'add' 'j_V' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_34 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %t_V_2, i32 1, i32 10)" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 99 'partselect' 'tmp_34' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (1.77ns)   --->   "%icmp_ln891 = icmp ne i10 %tmp_34, 0" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 100 'icmp' 'icmp_ln891' <Predicate = (!icmp_ln444)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (1.63ns)   --->   "%ImagLoc_x = add i12 -1, %zext_ln444" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:451->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 101 'add' 'ImagLoc_x' <Predicate = (!icmp_ln444)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 102 'bitselect' 'tmp_35' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node and_ln118)   --->   "%xor_ln118_8 = xor i1 %tmp_35, true" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 103 'xor' 'xor_ln118_8' <Predicate = (!icmp_ln444)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (1.99ns)   --->   "%icmp_ln118_1 = icmp slt i12 %ImagLoc_x, 1280" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 104 'icmp' 'icmp_ln118_1' <Predicate = (!icmp_ln444)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln118 = and i1 %icmp_ln118_1, %xor_ln118_8" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 105 'and' 'and_ln118' <Predicate = (!icmp_ln444)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 106 'bitselect' 'tmp_36' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (1.63ns)   --->   "%sub_ln142_2 = sub i12 1, %zext_ln444" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 107 'sub' 'sub_ln142_2' <Predicate = (!icmp_ln444)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.69ns)   --->   "%select_ln139 = select i1 %tmp_36, i12 %sub_ln142_2, i12 %ImagLoc_x" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 108 'select' 'select_ln139' <Predicate = (!icmp_ln444)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%sext_ln139 = sext i12 %select_ln139 to i13" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 109 'sext' 'sext_ln139' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (1.99ns)   --->   "%icmp_ln144 = icmp slt i12 %select_ln139, 1280" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 110 'icmp' 'icmp_ln144' <Predicate = (!icmp_ln444)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (1.54ns)   --->   "%sub_ln147 = sub i12 -1538, %select_ln139" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 111 'sub' 'sub_ln147' <Predicate = (!icmp_ln444)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%select_ln118_3 = select i1 %and_ln118, i12 %ImagLoc_x, i12 %sub_ln147" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 112 'select' 'select_ln118_3' <Predicate = (!icmp_ln444)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%zext_ln118 = zext i12 %select_ln118_3 to i13" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 113 'zext' 'zext_ln118' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node and_ln144)   --->   "%xor_ln118_9 = xor i1 %icmp_ln118_1, true" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 114 'xor' 'xor_ln118_9' <Predicate = (!icmp_ln444)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node and_ln144)   --->   "%or_ln118 = or i1 %tmp_35, %xor_ln118_9" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 115 'or' 'or_ln118' <Predicate = (!icmp_ln444)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln144 = and i1 %icmp_ln144, %or_ln118" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 116 'and' 'and_ln144' <Predicate = (!icmp_ln444)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.69ns) (out node of the LUT)   --->   "%x = select i1 %and_ln144, i13 %sext_ln139, i13 %zext_ln118" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 117 'select' 'x' <Predicate = (!icmp_ln444)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln458 = trunc i13 %x to i2" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 118 'trunc' 'trunc_ln458' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.97ns)   --->   "%or_ln457 = or i1 %icmp_ln118_1, %xor_ln457" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:457->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 119 'or' 'or_ln457' <Predicate = (!icmp_ln444)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "br i1 %and_ln118, label %2, label %._crit_edge476.i_ifconv" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:465->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 120 'br' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "br i1 %icmp_ln899, label %3, label %borderInterpolate.exit493.i.0" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:466->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 121 'br' <Predicate = (!icmp_ln444 & and_ln118)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %"operator().exit536.i.0", label %._crit_edge478.i.0" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 122 'br' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_1, label %"operator().exit536.i.1", label %._crit_edge478.i.1" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 123 'br' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %"operator().exit536.i.2", label %._crit_edge478.i.2" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 124 'br' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "br label %._crit_edge476.i_ifconv"   --->   Operation 125 'br' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %.preheader460.i.preheader.0, label %._crit_edge476.i_ifconv" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:475->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 126 'br' <Predicate = (!icmp_ln444 & and_ln118 & icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.97ns)   --->   "%and_ln512 = and i1 %icmp_ln899, %icmp_ln891" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 127 'and' 'and_ln512' <Predicate = (!icmp_ln444)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "br i1 %and_ln512, label %.preheader.0_ifconv, label %loop_width_end" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 128 'br' <Predicate = (!icmp_ln444)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.88>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%right_border_buf_0_19 = load i8* %right_border_buf_0_18"   --->   Operation 129 'load' 'right_border_buf_0_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1282, i64 1282, i64 0)"   --->   Operation 130 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "br i1 %icmp_ln444, label %loop_height_end, label %loop_width_begin" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 131 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln144 = sext i13 %x to i32" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 132 'sext' 'sext_ln144' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln835 = zext i32 %sext_ln144 to i64" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:835->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:843->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 133 'zext' 'zext_ln835' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%k_buf_0_val_3_addr = getelementptr [1280 x i8]* %k_buf_0_val_3, i64 0, i64 %zext_ln835" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:835->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:843->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 134 'getelementptr' 'k_buf_0_val_3_addr' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 135 [2/2] (3.25ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 135 'load' 'k_buf_0_val_3_load' <Predicate = (!icmp_ln444)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_4 : Operation 136 [1/1] (0.97ns)   --->   "%xor_ln493 = xor i2 %trunc_ln458, -1" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:493->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:501->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 136 'xor' 'xor_ln493' <Predicate = (!icmp_ln444)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%k_buf_0_val_4_addr = getelementptr [1280 x i8]* %k_buf_0_val_4, i64 0, i64 %zext_ln835" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:835->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:843->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 137 'getelementptr' 'k_buf_0_val_4_addr' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 138 [2/2] (3.25ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 138 'load' 'k_buf_0_val_4_load' <Predicate = (!icmp_ln444)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%k_buf_0_val_5_addr = getelementptr [1280 x i8]* %k_buf_0_val_5, i64 0, i64 %zext_ln835" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:835->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:843->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 139 'getelementptr' 'k_buf_0_val_5_addr' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 140 [2/2] (3.25ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 140 'load' 'k_buf_0_val_5_load' <Predicate = (!icmp_ln444 & or_ln457)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_4 : Operation 141 [1/1] (3.63ns)   --->   "%tmp_43 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:468->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 141 'read' 'tmp_43' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_4 : Operation 142 [1/1] (3.25ns)   --->   "store i8 %tmp_43, i8* %k_buf_0_val_5_addr, align 1" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:472->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 142 'store' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899 & icmp_ln879)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "br label %._crit_edge478.i.0" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:473->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 143 'br' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899 & icmp_ln879)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (3.25ns)   --->   "store i8 %tmp_43, i8* %k_buf_0_val_4_addr, align 1" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:472->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 144 'store' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899 & icmp_ln879_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "br label %._crit_edge478.i.1" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:473->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 145 'br' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899 & icmp_ln879_1)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (3.25ns)   --->   "store i8 %tmp_43, i8* %k_buf_0_val_3_addr, align 1" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:472->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 146 'store' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899 & icmp_ln879)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "br label %._crit_edge478.i.2" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:473->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 147 'br' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899 & icmp_ln879)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (3.63ns)   --->   "%tmp_38 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:493->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 148 'read' 'tmp_38' <Predicate = (!icmp_ln444 & and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_4 : Operation 149 [1/1] (3.25ns)   --->   "store i8 %tmp_38, i8* %k_buf_0_val_3_addr, align 1" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:493->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 149 'store' <Predicate = (!icmp_ln444 & and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>

State 5 <SV = 4> <Delay = 7.52>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%right_border_buf_0_20 = load i8* %right_border_buf_0_s" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 150 'load' 'right_border_buf_0_20' <Predicate = (!or_ln457)> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%right_border_buf_0_21 = load i8* %right_border_buf_0_14" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 151 'load' 'right_border_buf_0_21' <Predicate = (!or_ln457)> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%right_border_buf_0_22 = load i8* %right_border_buf_0_15" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 152 'load' 'right_border_buf_0_22' <Predicate = (!or_ln457)> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%right_border_buf_0_23 = load i8* %right_border_buf_0_16" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 153 'load' 'right_border_buf_0_23' <Predicate = (!or_ln457)> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%right_border_buf_0_24 = load i8* %right_border_buf_0_17" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 154 'load' 'right_border_buf_0_24' <Predicate = (!or_ln457)> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str10) nounwind" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 155 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str10)" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 156 'specregionbegin' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:448->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 157 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str37) nounwind" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 158 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 159 [1/2] (3.25ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 159 'load' 'k_buf_0_val_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_5 : Operation 160 [1/1] (1.77ns)   --->   "%tmp_4 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_20, i8 %right_border_buf_0_21, i8 undef, i2 %xor_ln493)" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 160 'mux' 'tmp_4' <Predicate = (!or_ln457)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (1.24ns)   --->   "%col_buf_0_val_0_0 = select i1 %or_ln457, i8 %k_buf_0_val_3_load, i8 %tmp_4" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:457->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 161 'select' 'col_buf_0_val_0_0' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 162 [1/2] (3.25ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 162 'load' 'k_buf_0_val_4_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_5 : Operation 163 [1/1] (1.77ns)   --->   "%tmp_5 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_23, i8 %right_border_buf_0_24, i8 undef, i2 %xor_ln493)" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 163 'mux' 'tmp_5' <Predicate = (!or_ln457)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 164 [1/1] (1.24ns)   --->   "%col_buf_0_val_1_0 = select i1 %or_ln457, i8 %k_buf_0_val_4_load, i8 %tmp_5" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:457->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 164 'select' 'col_buf_0_val_1_0' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 165 [1/2] (3.25ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 165 'load' 'k_buf_0_val_5_load' <Predicate = (or_ln457)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_5 : Operation 166 [1/1] (1.77ns)   --->   "%tmp_6 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_19, i8 %right_border_buf_0_22, i8 undef, i2 %xor_ln493)" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 166 'mux' 'tmp_6' <Predicate = (!or_ln457)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 167 [1/1] (1.24ns)   --->   "%col_buf_0_val_2_0 = select i1 %or_ln457, i8 %k_buf_0_val_5_load, i8 %tmp_6" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:457->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 167 'select' 'col_buf_0_val_2_0' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%right_border_buf_0_25 = load i8* %right_border_buf_0_s" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 168 'load' 'right_border_buf_0_25' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%right_border_buf_0_26 = load i8* %right_border_buf_0_16" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 169 'load' 'right_border_buf_0_26' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (3.25ns)   --->   "store i8 %k_buf_0_val_4_load, i8* %k_buf_0_val_5_addr, align 1" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:489->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 170 'store' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_5 : Operation 171 [1/1] (3.25ns)   --->   "store i8 %k_buf_0_val_3_load, i8* %k_buf_0_val_4_addr, align 1" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:489->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 171 'store' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_2_0, i8* %right_border_buf_0_18" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 172 'store' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_26, i8* %right_border_buf_0_17" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 173 'store' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_1_0, i8* %right_border_buf_0_16" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 174 'store' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_19, i8* %right_border_buf_0_15" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 175 'store' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_25, i8* %right_border_buf_0_14" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 176 'store' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_0_0, i8* %right_border_buf_0_s" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 177 'store' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "br label %._crit_edge476.i_ifconv" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 178 'br' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (1.77ns)   --->   "%tmp_7 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %xor_ln493_1)" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 179 'mux' 'tmp_7' <Predicate = (icmp_ln899_1)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 180 [1/1] (1.24ns)   --->   "%src_kernel_win_0_va_23 = select i1 %icmp_ln899_1, i8 %tmp_7, i8 %col_buf_0_val_0_0" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:502->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 180 'select' 'src_kernel_win_0_va_23' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 181 [1/1] (1.77ns)   --->   "%tmp_8 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %xor_ln493_2)" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 181 'mux' 'tmp_8' <Predicate = (icmp_ln899_1)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 182 [1/1] (1.24ns)   --->   "%src_kernel_win_0_va_24 = select i1 %icmp_ln899_1, i8 %tmp_8, i8 %col_buf_0_val_1_0" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:502->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 182 'select' 'src_kernel_win_0_va_24' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 183 [1/1] (1.77ns)   --->   "%tmp_9 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %xor_ln493_3)" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 183 'mux' 'tmp_9' <Predicate = (icmp_ln899_1)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 184 [1/1] (1.24ns)   --->   "%src_kernel_win_0_va_25 = select i1 %icmp_ln899_1, i8 %tmp_9, i8 %col_buf_0_val_2_0" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:502->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 184 'select' 'src_kernel_win_0_va_25' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_29 = load i8* %src_kernel_win_0_va_21" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 185 'load' 'src_kernel_win_0_va_29' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_30 = load i8* %src_kernel_win_0_va_22" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 186 'load' 'src_kernel_win_0_va_30' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i8 %src_kernel_win_0_va_30 to i9" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 187 'zext' 'zext_ln1118' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (1.91ns)   --->   "%sub_ln1118 = sub i9 0, %zext_ln1118" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 188 'sub' 'sub_ln1118' <Predicate = (and_ln512)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i9 %sub_ln1118 to i11" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 189 'sext' 'sext_ln1118_4' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i8 %src_kernel_win_0_va_29 to i10" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 190 'zext' 'zext_ln1118_1' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (3.36ns) (grouped into DSP with root node add_ln703)   --->   "%mul_ln1118 = mul i10 %zext_ln1118_1, %sext_ln1118" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 191 'mul' 'mul_ln1118' <Predicate = (and_ln512)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 192 [1/1] (0.00ns) (grouped into DSP with root node add_ln703)   --->   "%sext_ln1118_5 = sext i10 %mul_ln1118 to i11" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 192 'sext' 'sext_ln1118_5' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln703 = add i11 %sext_ln1118_5, %sext_ln1118_4" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 193 'add' 'add_ln703' <Predicate = (and_ln512)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 9.40>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_26 = load i8* %src_kernel_win_0_va" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 194 'load' 'src_kernel_win_0_va_26' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_27 = load i8* %src_kernel_win_0_va_18" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 195 'load' 'src_kernel_win_0_va_27' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_28 = load i8* %src_kernel_win_0_va_20" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 196 'load' 'src_kernel_win_0_va_28' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i8 %src_kernel_win_0_va_25 to i10" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 197 'zext' 'zext_ln1118_2' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 198 [1/1] (3.36ns) (grouped into DSP with root node add_ln703_1)   --->   "%mul_ln1118_1 = mul i10 %zext_ln1118_2, %sext_ln1118_1" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 198 'mul' 'mul_ln1118_1' <Predicate = (and_ln512)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 199 [1/1] (0.00ns) (grouped into DSP with root node add_ln703_1)   --->   "%sext_ln703 = sext i10 %mul_ln1118_1 to i11" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 199 'sext' 'sext_ln703' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln703_1 = add i11 %add_ln703, %sext_ln703" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 200 'add' 'add_ln703_1' <Predicate = (and_ln512)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i11 %add_ln703_1 to i12" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 201 'sext' 'sext_ln703_1' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln1118_3 = zext i8 %src_kernel_win_0_va_28 to i11" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 202 'zext' 'zext_ln1118_3' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (3.36ns) (grouped into DSP with root node add_ln703_2)   --->   "%mul_ln1118_2 = mul i11 %zext_ln1118_3, %sext_ln1118_2" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 203 'mul' 'mul_ln1118_2' <Predicate = (and_ln512)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 204 [1/1] (0.00ns) (grouped into DSP with root node add_ln703_2)   --->   "%sext_ln703_2 = sext i11 %mul_ln1118_2 to i12" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 204 'sext' 'sext_ln703_2' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 205 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln703_2 = add i12 %sext_ln703_1, %sext_ln703_2" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 205 'add' 'add_ln703_2' <Predicate = (and_ln512)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln1118_7 = zext i8 %src_kernel_win_0_va_27 to i10" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 206 'zext' 'zext_ln1118_7' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 207 [1/1] (4.17ns)   --->   "%mul_ln1118_4 = mul i10 %zext_ln1118_7, %sext_ln1118_3" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 207 'mul' 'mul_ln1118_4' <Predicate = (and_ln512)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln1118_8 = zext i8 %src_kernel_win_0_va_26 to i11" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 208 'zext' 'zext_ln1118_8' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 209 [1/1] (4.17ns)   --->   "%mul_ln1118_5 = mul i11 %zext_ln1118_8, %zext_ln1118_5" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 209 'mul' 'mul_ln1118_5' <Predicate = (and_ln512)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_31 = load i8* %src_kernel_win_0_va" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 210 'load' 'src_kernel_win_0_va_31' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_6 : Operation 211 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_32 = load i8* %src_kernel_win_0_va_19" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 211 'load' 'src_kernel_win_0_va_32' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_33 = load i8* %src_kernel_win_0_va_21" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 212 'load' 'src_kernel_win_0_va_33' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str10, i32 %tmp_3)" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:518->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 213 'specregionend' 'empty' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_33, i8* %src_kernel_win_0_va_22" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 214 'store' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_6 : Operation 215 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_25, i8* %src_kernel_win_0_va_21" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 215 'store' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_6 : Operation 216 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_32, i8* %src_kernel_win_0_va_20" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 216 'store' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_6 : Operation 217 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_24, i8* %src_kernel_win_0_va_19" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 217 'store' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_6 : Operation 218 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_31, i8* %src_kernel_win_0_va_18" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 218 'store' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_6 : Operation 219 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_23, i8* %src_kernel_win_0_va" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 219 'store' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_6 : Operation 220 [1/1] (0.00ns)   --->   "br label %1" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 220 'br' <Predicate = (!icmp_ln444)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 10.1>
ST_7 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln1118_6 = zext i8 %src_kernel_win_0_va_24 to i12" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 221 'zext' 'zext_ln1118_6' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 222 [1/1] (3.36ns) (grouped into DSP with root node add_ln703_3)   --->   "%mul_ln1118_3 = mul i12 %zext_ln1118_6, %zext_ln1118_4" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 222 'mul' 'mul_ln1118_3' <Predicate = (and_ln512)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i10 %mul_ln1118_4 to i11" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 223 'sext' 'sext_ln703_3' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 224 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln703_3 = add i12 %add_ln703_2, %mul_ln1118_3" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 224 'add' 'add_ln703_3' <Predicate = (and_ln512)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i11 %mul_ln1118_5 to i12" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 225 'zext' 'zext_ln703' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 226 [1/1] (1.63ns)   --->   "%add_ln703_5 = add i11 %mul_ln1118_5, %sext_ln703_3" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 226 'add' 'add_ln703_5' <Predicate = (and_ln512)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i11 %add_ln703_5 to i12" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 227 'sext' 'sext_ln703_4' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 228 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_6 = add i12 %sext_ln703_4, %add_ln703_3" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 228 'add' 'add_ln703_6' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln703_1 = zext i8 %src_kernel_win_0_va_23 to i10" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 229 'zext' 'zext_ln703_1' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln703_2 = zext i8 %src_kernel_win_0_va_23 to i12" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 230 'zext' 'zext_ln703_2' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 231 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%p_Val2_s = add i12 %add_ln703_6, %zext_ln703_2" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 231 'add' 'p_Val2_s' <Predicate = (and_ln512)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 232 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_s, i32 11)" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:349->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 232 'bitselect' 'p_Result_s' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 233 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_8 = add i12 %add_ln703_3, %zext_ln703" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:349->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 233 'add' 'add_ln703_8' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 234 [1/1] (1.73ns)   --->   "%add_ln703_9 = add i10 %mul_ln1118_4, %zext_ln703_1" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:349->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 234 'add' 'add_ln703_9' <Predicate = (and_ln512)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln703_5 = sext i10 %add_ln703_9 to i12" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:349->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 235 'sext' 'sext_ln703_5' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 236 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%p_Val2_5 = add i12 %sext_ln703_5, %add_ln703_8" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:349->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 236 'add' 'p_Val2_5' <Predicate = (and_ln512)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 237 [1/1] (0.00ns)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_5, i32 11)" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:349->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 237 'bitselect' 'p_Result_1' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_s, i32 11)" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:349->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 238 'bitselect' 'tmp_41' <Predicate = (and_ln512)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.54>
ST_8 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln703_6 = sext i12 %p_Val2_5 to i16" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:349->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 239 'sext' 'sext_ln703_6' <Predicate = (and_ln512)> <Delay = 0.00>
ST_8 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%or_ln785 = or i1 %p_Result_1, %tmp_41" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:349->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 240 'or' 'or_ln785' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 241 [1/1] (0.97ns)   --->   "%xor_ln785 = xor i1 %p_Result_s, true" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:349->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 241 'xor' 'xor_ln785' <Predicate = (and_ln512)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%overflow = and i1 %or_ln785, %xor_ln785" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:349->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 242 'and' 'overflow' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 243 [1/1] (0.97ns)   --->   "%and_ln786 = and i1 %tmp_41, %p_Result_1" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:349->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 243 'and' 'and_ln786' <Predicate = (and_ln512)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%xor_ln786 = xor i1 %and_ln786, true" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:349->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 244 'xor' 'xor_ln786' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 245 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow = and i1 %p_Result_s, %xor_ln786" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:349->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 245 'and' 'underflow' <Predicate = (and_ln512)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%or_ln340 = or i1 %underflow, %overflow" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:349->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 246 'or' 'or_ln340' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%or_ln340_1 = or i1 %and_ln786, %xor_ln785" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:349->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 247 'or' 'or_ln340_1' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 248 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340 = select i1 %or_ln340, i16 32767, i16 %sext_ln703_6" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:349->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 248 'select' 'select_ln340' <Predicate = (and_ln512)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%select_ln388 = select i1 %underflow, i16 -32768, i16 %sext_ln703_6" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:349->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 249 'select' 'select_ln388' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 250 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_7 = select i1 %or_ln340_1, i16 %select_ln340, i16 %select_ln388" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:349->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 250 'select' 'p_Val2_7' <Predicate = (and_ln512)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 251 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %p_dst_data_stream_V, i16 %p_Val2_7)" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:515->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 251 'write' <Predicate = (and_ln512)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_8 : Operation 252 [1/1] (0.00ns)   --->   "br label %loop_width_end" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:516->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 252 'br' <Predicate = (and_ln512)> <Delay = 0.00>

State 9 <SV = 4> <Delay = 0.00>
ST_9 : Operation 253 [1/1] (0.00ns)   --->   "%empty_100 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_s)" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:519->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 253 'specregionend' 'empty_100' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 254 [1/1] (0.00ns)   --->   "br label %0" [D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 254 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_kernel_val_0_V_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_0_V_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_1_V_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_1_V_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_2_V_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_2_V_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
src_kernel_win_0_va    (alloca           ) [ 0011111111]
src_kernel_win_0_va_18 (alloca           ) [ 0011111111]
src_kernel_win_0_va_19 (alloca           ) [ 0011111111]
src_kernel_win_0_va_20 (alloca           ) [ 0011111111]
src_kernel_win_0_va_21 (alloca           ) [ 0011111111]
src_kernel_win_0_va_22 (alloca           ) [ 0011111111]
right_border_buf_0_s   (alloca           ) [ 0011111111]
right_border_buf_0_14  (alloca           ) [ 0011111111]
right_border_buf_0_15  (alloca           ) [ 0011111111]
right_border_buf_0_16  (alloca           ) [ 0011111111]
right_border_buf_0_17  (alloca           ) [ 0011111111]
right_border_buf_0_18  (alloca           ) [ 0011111111]
specinterface_ln0      (specinterface    ) [ 0000000000]
specinterface_ln0      (specinterface    ) [ 0000000000]
p_kernel_val_2_V_1_s   (read             ) [ 0000000000]
p_kernel_val_2_V_0_s   (read             ) [ 0000000000]
p_kernel_val_1_V_2_s   (read             ) [ 0000000000]
p_kernel_val_1_V_0_s   (read             ) [ 0000000000]
p_kernel_val_0_V_2_s   (read             ) [ 0000000000]
p_kernel_val_0_V_1_s   (read             ) [ 0000000000]
k_buf_0_val_3          (alloca           ) [ 0011111111]
k_buf_0_val_4          (alloca           ) [ 0011111111]
k_buf_0_val_5          (alloca           ) [ 0011111111]
rbegin_i_i             (specregionbegin  ) [ 0000000000]
rend_i_i_0             (specregionend    ) [ 0000000000]
sext_ln1118            (sext             ) [ 0011111111]
sext_ln1118_1          (sext             ) [ 0011111111]
sext_ln1118_2          (sext             ) [ 0011111111]
zext_ln1118_4          (zext             ) [ 0011111111]
sext_ln1118_3          (sext             ) [ 0011111111]
zext_ln1118_5          (zext             ) [ 0011111111]
br_ln443               (br               ) [ 0111111111]
t_V                    (phi              ) [ 0010000000]
zext_ln443             (zext             ) [ 0000000000]
icmp_ln443             (icmp             ) [ 0011111111]
speclooptripcount_ln0  (speclooptripcount) [ 0000000000]
i_V                    (add              ) [ 0111111111]
br_ln443               (br               ) [ 0000000000]
specloopname_ln443     (specloopname     ) [ 0000000000]
tmp_s                  (specregionbegin  ) [ 0001111111]
icmp_ln887             (icmp             ) [ 0001111110]
xor_ln457              (xor              ) [ 0001111110]
tmp                    (partselect       ) [ 0000000000]
icmp_ln899             (icmp             ) [ 0001111110]
icmp_ln879             (icmp             ) [ 0001111110]
icmp_ln879_1           (icmp             ) [ 0001111110]
icmp_ln899_1           (icmp             ) [ 0001111110]
trunc_ln506            (trunc            ) [ 0000000000]
add_ln506              (add              ) [ 0000000000]
add_ln507              (add              ) [ 0000000000]
tmp_28                 (bitselect        ) [ 0000000000]
xor_ln118_6            (xor              ) [ 0000000000]
icmp_ln118             (icmp             ) [ 0000000000]
and_ln118_1            (and              ) [ 0000000000]
tmp_29                 (bitselect        ) [ 0000000000]
sub_ln142              (sub              ) [ 0000000000]
select_ln139_1         (select           ) [ 0000000000]
trunc_ln507            (trunc            ) [ 0000000000]
icmp_ln144_1           (icmp             ) [ 0000000000]
sub_ln507              (sub              ) [ 0000000000]
add_ln506_1            (add              ) [ 0000000000]
tmp_30                 (bitselect        ) [ 0000000000]
tmp_31                 (bitselect        ) [ 0000000000]
trunc_ln142            (trunc            ) [ 0000000000]
add_ln506_2            (add              ) [ 0000000000]
tmp_32                 (bitselect        ) [ 0000000000]
tmp_33                 (bitselect        ) [ 0000000000]
trunc_ln142_2          (trunc            ) [ 0000000000]
select_ln507           (select           ) [ 0000000000]
select_ln507_1         (select           ) [ 0000000000]
xor_ln493_1            (xor              ) [ 0001111110]
xor_ln118_1            (xor              ) [ 0000000000]
sub_ln118              (sub              ) [ 0000000000]
trunc_ln118            (trunc            ) [ 0000000000]
select_ln139_4         (select           ) [ 0000000000]
select_ln118           (select           ) [ 0000000000]
xor_ln493_2            (xor              ) [ 0001111110]
add_ln118              (add              ) [ 0000000000]
xor_ln118_7            (xor              ) [ 0000000000]
trunc_ln118_2          (trunc            ) [ 0000000000]
select_ln139_5         (select           ) [ 0000000000]
select_ln118_1         (select           ) [ 0000000000]
xor_ln493_3            (xor              ) [ 0001111110]
br_ln444               (br               ) [ 0011111111]
ret_ln1290             (ret              ) [ 0000000000]
t_V_2                  (phi              ) [ 0001000110]
zext_ln444             (zext             ) [ 0000000000]
icmp_ln444             (icmp             ) [ 0011111111]
j_V                    (add              ) [ 0011111111]
tmp_34                 (partselect       ) [ 0000000000]
icmp_ln891             (icmp             ) [ 0000000000]
ImagLoc_x              (add              ) [ 0000000000]
tmp_35                 (bitselect        ) [ 0000000000]
xor_ln118_8            (xor              ) [ 0000000000]
icmp_ln118_1           (icmp             ) [ 0000000000]
and_ln118              (and              ) [ 0011111111]
tmp_36                 (bitselect        ) [ 0000000000]
sub_ln142_2            (sub              ) [ 0000000000]
select_ln139           (select           ) [ 0000000000]
sext_ln139             (sext             ) [ 0000000000]
icmp_ln144             (icmp             ) [ 0000000000]
sub_ln147              (sub              ) [ 0000000000]
select_ln118_3         (select           ) [ 0000000000]
zext_ln118             (zext             ) [ 0000000000]
xor_ln118_9            (xor              ) [ 0000000000]
or_ln118               (or               ) [ 0000000000]
and_ln144              (and              ) [ 0000000000]
x                      (select           ) [ 0001100000]
trunc_ln458            (trunc            ) [ 0001100000]
or_ln457               (or               ) [ 0001110000]
br_ln465               (br               ) [ 0000000000]
br_ln466               (br               ) [ 0000000000]
br_ln471               (br               ) [ 0000000000]
br_ln471               (br               ) [ 0000000000]
br_ln471               (br               ) [ 0000000000]
br_ln0                 (br               ) [ 0000000000]
br_ln475               (br               ) [ 0000000000]
and_ln512              (and              ) [ 0001111110]
br_ln512               (br               ) [ 0000000000]
right_border_buf_0_19  (load             ) [ 0001010000]
speclooptripcount_ln0  (speclooptripcount) [ 0000000000]
br_ln444               (br               ) [ 0000000000]
sext_ln144             (sext             ) [ 0000000000]
zext_ln835             (zext             ) [ 0000000000]
k_buf_0_val_3_addr     (getelementptr    ) [ 0001010000]
xor_ln493              (xor              ) [ 0001010000]
k_buf_0_val_4_addr     (getelementptr    ) [ 0001010000]
k_buf_0_val_5_addr     (getelementptr    ) [ 0001010000]
tmp_43                 (read             ) [ 0000000000]
store_ln472            (store            ) [ 0000000000]
br_ln473               (br               ) [ 0000000000]
store_ln472            (store            ) [ 0000000000]
br_ln473               (br               ) [ 0000000000]
store_ln472            (store            ) [ 0000000000]
br_ln473               (br               ) [ 0000000000]
tmp_38                 (read             ) [ 0000000000]
store_ln493            (store            ) [ 0000000000]
right_border_buf_0_20  (load             ) [ 0000000000]
right_border_buf_0_21  (load             ) [ 0000000000]
right_border_buf_0_22  (load             ) [ 0000000000]
right_border_buf_0_23  (load             ) [ 0000000000]
right_border_buf_0_24  (load             ) [ 0000000000]
specloopname_ln444     (specloopname     ) [ 0000000000]
tmp_3                  (specregionbegin  ) [ 0001001000]
specpipeline_ln448     (specpipeline     ) [ 0000000000]
specloopname_ln450     (specloopname     ) [ 0000000000]
k_buf_0_val_3_load     (load             ) [ 0000000000]
tmp_4                  (mux              ) [ 0000000000]
col_buf_0_val_0_0      (select           ) [ 0000000000]
k_buf_0_val_4_load     (load             ) [ 0000000000]
tmp_5                  (mux              ) [ 0000000000]
col_buf_0_val_1_0      (select           ) [ 0000000000]
k_buf_0_val_5_load     (load             ) [ 0000000000]
tmp_6                  (mux              ) [ 0000000000]
col_buf_0_val_2_0      (select           ) [ 0000000000]
right_border_buf_0_25  (load             ) [ 0000000000]
right_border_buf_0_26  (load             ) [ 0000000000]
store_ln489            (store            ) [ 0000000000]
store_ln489            (store            ) [ 0000000000]
store_ln495            (store            ) [ 0000000000]
store_ln495            (store            ) [ 0000000000]
store_ln495            (store            ) [ 0000000000]
store_ln495            (store            ) [ 0000000000]
store_ln495            (store            ) [ 0000000000]
store_ln495            (store            ) [ 0000000000]
br_ln495               (br               ) [ 0000000000]
tmp_7                  (mux              ) [ 0000000000]
src_kernel_win_0_va_23 (select           ) [ 0001001100]
tmp_8                  (mux              ) [ 0000000000]
src_kernel_win_0_va_24 (select           ) [ 0001001100]
tmp_9                  (mux              ) [ 0000000000]
src_kernel_win_0_va_25 (select           ) [ 0001001000]
src_kernel_win_0_va_29 (load             ) [ 0000000000]
src_kernel_win_0_va_30 (load             ) [ 0000000000]
zext_ln1118            (zext             ) [ 0000000000]
sub_ln1118             (sub              ) [ 0000000000]
sext_ln1118_4          (sext             ) [ 0000000000]
zext_ln1118_1          (zext             ) [ 0000000000]
mul_ln1118             (mul              ) [ 0000000000]
sext_ln1118_5          (sext             ) [ 0000000000]
add_ln703              (add              ) [ 0001001000]
src_kernel_win_0_va_26 (load             ) [ 0000000000]
src_kernel_win_0_va_27 (load             ) [ 0000000000]
src_kernel_win_0_va_28 (load             ) [ 0000000000]
zext_ln1118_2          (zext             ) [ 0000000000]
mul_ln1118_1           (mul              ) [ 0000000000]
sext_ln703             (sext             ) [ 0000000000]
add_ln703_1            (add              ) [ 0000000000]
sext_ln703_1           (sext             ) [ 0000000000]
zext_ln1118_3          (zext             ) [ 0000000000]
mul_ln1118_2           (mul              ) [ 0000000000]
sext_ln703_2           (sext             ) [ 0000000000]
add_ln703_2            (add              ) [ 0001000100]
zext_ln1118_7          (zext             ) [ 0000000000]
mul_ln1118_4           (mul              ) [ 0001000100]
zext_ln1118_8          (zext             ) [ 0000000000]
mul_ln1118_5           (mul              ) [ 0001000100]
src_kernel_win_0_va_31 (load             ) [ 0000000000]
src_kernel_win_0_va_32 (load             ) [ 0000000000]
src_kernel_win_0_va_33 (load             ) [ 0000000000]
empty                  (specregionend    ) [ 0000000000]
store_ln444            (store            ) [ 0000000000]
store_ln444            (store            ) [ 0000000000]
store_ln444            (store            ) [ 0000000000]
store_ln444            (store            ) [ 0000000000]
store_ln444            (store            ) [ 0000000000]
store_ln444            (store            ) [ 0000000000]
br_ln444               (br               ) [ 0011111111]
zext_ln1118_6          (zext             ) [ 0000000000]
mul_ln1118_3           (mul              ) [ 0000000000]
sext_ln703_3           (sext             ) [ 0000000000]
add_ln703_3            (add              ) [ 0000000000]
zext_ln703             (zext             ) [ 0000000000]
add_ln703_5            (add              ) [ 0000000000]
sext_ln703_4           (sext             ) [ 0000000000]
add_ln703_6            (add              ) [ 0000000000]
zext_ln703_1           (zext             ) [ 0000000000]
zext_ln703_2           (zext             ) [ 0000000000]
p_Val2_s               (add              ) [ 0000000000]
p_Result_s             (bitselect        ) [ 0001000010]
add_ln703_8            (add              ) [ 0000000000]
add_ln703_9            (add              ) [ 0000000000]
sext_ln703_5           (sext             ) [ 0000000000]
p_Val2_5               (add              ) [ 0001000010]
p_Result_1             (bitselect        ) [ 0001000010]
tmp_41                 (bitselect        ) [ 0001000010]
sext_ln703_6           (sext             ) [ 0000000000]
or_ln785               (or               ) [ 0000000000]
xor_ln785              (xor              ) [ 0000000000]
overflow               (and              ) [ 0000000000]
and_ln786              (and              ) [ 0000000000]
xor_ln786              (xor              ) [ 0000000000]
underflow              (and              ) [ 0000000000]
or_ln340               (or               ) [ 0000000000]
or_ln340_1             (or               ) [ 0000000000]
select_ln340           (select           ) [ 0000000000]
select_ln388           (select           ) [ 0000000000]
p_Val2_7               (select           ) [ 0000000000]
write_ln515            (write            ) [ 0000000000]
br_ln516               (br               ) [ 0000000000]
empty_100              (specregionend    ) [ 0000000000]
br_ln443               (br               ) [ 0111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_data_stream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_dst_data_stream_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_kernel_val_0_V_1_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_0_V_1_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_kernel_val_0_V_2_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_0_V_2_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_kernel_val_1_V_0_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_1_V_0_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_kernel_val_1_V_2_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_1_V_2_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_kernel_val_2_V_0_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_2_V_0_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_kernel_val_2_V_1_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_2_V_1_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str367"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str368"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str369"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str370"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str371"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str372"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str381"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str382"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str383"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str384"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str385"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str386"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffe"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str37"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i8.i2"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="154" class="1004" name="src_kernel_win_0_va_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="src_kernel_win_0_va_18_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_18/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="src_kernel_win_0_va_19_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_19/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="src_kernel_win_0_va_20_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_20/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="src_kernel_win_0_va_21_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_21/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="src_kernel_win_0_va_22_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_22/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="right_border_buf_0_s_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_s/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="right_border_buf_0_14_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_14/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="right_border_buf_0_15_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_15/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="right_border_buf_0_16_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_16/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="right_border_buf_0_17_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_17/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="right_border_buf_0_18_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_18/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="k_buf_0_val_3_alloca_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_3/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="k_buf_0_val_4_alloca_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_4/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="k_buf_0_val_5_alloca_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_5/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="p_kernel_val_2_V_1_s_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="3" slack="0"/>
<pin id="216" dir="0" index="1" bw="3" slack="0"/>
<pin id="217" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_2_V_1_s/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="p_kernel_val_2_V_0_s_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="2" slack="0"/>
<pin id="222" dir="0" index="1" bw="2" slack="0"/>
<pin id="223" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_2_V_0_s/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="p_kernel_val_1_V_2_s_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="0"/>
<pin id="228" dir="0" index="1" bw="4" slack="0"/>
<pin id="229" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_1_V_2_s/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="p_kernel_val_1_V_0_s_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="3" slack="0"/>
<pin id="234" dir="0" index="1" bw="3" slack="0"/>
<pin id="235" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_1_V_0_s/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="p_kernel_val_0_V_2_s_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="2" slack="0"/>
<pin id="240" dir="0" index="1" bw="2" slack="0"/>
<pin id="241" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_0_V_2_s/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="p_kernel_val_0_V_1_s_read_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="2" slack="0"/>
<pin id="246" dir="0" index="1" bw="2" slack="0"/>
<pin id="247" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_0_V_1_s/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_read_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="0"/>
<pin id="252" dir="0" index="1" bw="8" slack="0"/>
<pin id="253" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_43/4 tmp_38/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="write_ln515_write_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="0" slack="0"/>
<pin id="258" dir="0" index="1" bw="16" slack="0"/>
<pin id="259" dir="0" index="2" bw="16" slack="0"/>
<pin id="260" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln515/8 "/>
</bind>
</comp>

<comp id="263" class="1004" name="k_buf_0_val_3_addr_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="32" slack="0"/>
<pin id="267" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_3_addr/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_access_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="11" slack="0"/>
<pin id="271" dir="0" index="1" bw="8" slack="0"/>
<pin id="272" dir="0" index="2" bw="0" slack="0"/>
<pin id="302" dir="0" index="4" bw="11" slack="0"/>
<pin id="303" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="304" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="3" bw="8" slack="0"/>
<pin id="305" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_3_load/4 store_ln472/4 store_ln493/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="k_buf_0_val_4_addr_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="32" slack="0"/>
<pin id="279" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_4_addr/4 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_access_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="11" slack="0"/>
<pin id="283" dir="0" index="1" bw="8" slack="0"/>
<pin id="284" dir="0" index="2" bw="0" slack="1"/>
<pin id="313" dir="0" index="4" bw="11" slack="0"/>
<pin id="314" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="315" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="3" bw="8" slack="0"/>
<pin id="316" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_4_load/4 store_ln472/4 store_ln489/5 "/>
</bind>
</comp>

<comp id="287" class="1004" name="k_buf_0_val_5_addr_gep_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="32" slack="0"/>
<pin id="291" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_5_addr/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_access_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="11" slack="0"/>
<pin id="295" dir="0" index="1" bw="8" slack="0"/>
<pin id="296" dir="0" index="2" bw="0" slack="1"/>
<pin id="308" dir="0" index="4" bw="11" slack="0"/>
<pin id="309" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="310" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="3" bw="8" slack="0"/>
<pin id="311" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_5_load/4 store_ln472/4 store_ln489/5 "/>
</bind>
</comp>

<comp id="318" class="1005" name="t_V_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="10" slack="1"/>
<pin id="320" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="322" class="1004" name="t_V_phi_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="1"/>
<pin id="324" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="10" slack="0"/>
<pin id="326" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="329" class="1005" name="t_V_2_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="11" slack="1"/>
<pin id="331" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="t_V_2 (phireg) "/>
</bind>
</comp>

<comp id="333" class="1004" name="t_V_2_phi_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="1"/>
<pin id="335" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="336" dir="0" index="2" bw="11" slack="0"/>
<pin id="337" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="338" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_2/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="sext_ln1118_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="2" slack="0"/>
<pin id="342" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="sext_ln1118_1_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="2" slack="0"/>
<pin id="346" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="sext_ln1118_2_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="3" slack="0"/>
<pin id="350" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln1118_4_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="4" slack="0"/>
<pin id="354" dir="1" index="1" bw="12" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_4/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="sext_ln1118_3_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="2" slack="0"/>
<pin id="358" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="zext_ln1118_5_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="3" slack="0"/>
<pin id="362" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_5/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="zext_ln443_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="10" slack="0"/>
<pin id="366" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln443/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="icmp_ln443_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="10" slack="0"/>
<pin id="370" dir="0" index="1" bw="10" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln443/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="i_V_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="10" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="icmp_ln887_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="10" slack="0"/>
<pin id="382" dir="0" index="1" bw="10" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="xor_ln457_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln457/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="9" slack="0"/>
<pin id="394" dir="0" index="1" bw="10" slack="0"/>
<pin id="395" dir="0" index="2" bw="1" slack="0"/>
<pin id="396" dir="0" index="3" bw="5" slack="0"/>
<pin id="397" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="icmp_ln899_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="9" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln899/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="icmp_ln879_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="10" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="icmp_ln879_1_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="10" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_1/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="icmp_ln899_1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="10" slack="0"/>
<pin id="422" dir="0" index="1" bw="10" slack="0"/>
<pin id="423" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln899_1/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="trunc_ln506_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="10" slack="0"/>
<pin id="428" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln506/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="add_ln506_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="10" slack="0"/>
<pin id="433" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln506/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="add_ln507_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="2" slack="0"/>
<pin id="439" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln507/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_28_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="11" slack="0"/>
<pin id="445" dir="0" index="2" bw="5" slack="0"/>
<pin id="446" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_28/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="xor_ln118_6_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln118_6/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="icmp_ln118_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="11" slack="0"/>
<pin id="458" dir="0" index="1" bw="11" slack="0"/>
<pin id="459" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln118/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="and_ln118_1_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln118_1/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_29_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="11" slack="0"/>
<pin id="471" dir="0" index="2" bw="5" slack="0"/>
<pin id="472" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_29/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="sub_ln142_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="10" slack="0"/>
<pin id="479" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln142/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="select_ln139_1_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="11" slack="0"/>
<pin id="485" dir="0" index="2" bw="11" slack="0"/>
<pin id="486" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln139_1/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="trunc_ln507_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="11" slack="0"/>
<pin id="492" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln507/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="icmp_ln144_1_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="11" slack="0"/>
<pin id="496" dir="0" index="1" bw="11" slack="0"/>
<pin id="497" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144_1/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="sub_ln507_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="2" slack="0"/>
<pin id="502" dir="0" index="1" bw="2" slack="0"/>
<pin id="503" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln507/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="add_ln506_1_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="2" slack="0"/>
<pin id="508" dir="0" index="1" bw="10" slack="0"/>
<pin id="509" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln506_1/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_30_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="11" slack="0"/>
<pin id="515" dir="0" index="2" bw="5" slack="0"/>
<pin id="516" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_30/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_31_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="11" slack="0"/>
<pin id="523" dir="0" index="2" bw="5" slack="0"/>
<pin id="524" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_31/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="trunc_ln142_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="10" slack="0"/>
<pin id="530" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln142/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="add_ln506_2_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="3" slack="0"/>
<pin id="534" dir="0" index="1" bw="10" slack="0"/>
<pin id="535" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln506_2/2 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp_32_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="0" index="1" bw="11" slack="0"/>
<pin id="541" dir="0" index="2" bw="5" slack="0"/>
<pin id="542" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_32/2 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp_33_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="0" index="1" bw="11" slack="0"/>
<pin id="549" dir="0" index="2" bw="5" slack="0"/>
<pin id="550" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_33/2 "/>
</bind>
</comp>

<comp id="554" class="1004" name="trunc_ln142_2_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="10" slack="0"/>
<pin id="556" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln142_2/2 "/>
</bind>
</comp>

<comp id="558" class="1004" name="select_ln507_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="2" slack="0"/>
<pin id="561" dir="0" index="2" bw="2" slack="0"/>
<pin id="562" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln507/2 "/>
</bind>
</comp>

<comp id="566" class="1004" name="select_ln507_1_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="2" slack="0"/>
<pin id="569" dir="0" index="2" bw="2" slack="0"/>
<pin id="570" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln507_1/2 "/>
</bind>
</comp>

<comp id="574" class="1004" name="xor_ln493_1_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="2" slack="0"/>
<pin id="576" dir="0" index="1" bw="1" slack="0"/>
<pin id="577" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln493_1/2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="xor_ln118_1_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="2" slack="0"/>
<pin id="582" dir="0" index="1" bw="2" slack="0"/>
<pin id="583" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln118_1/2 "/>
</bind>
</comp>

<comp id="586" class="1004" name="sub_ln118_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="2" slack="0"/>
<pin id="588" dir="0" index="1" bw="2" slack="0"/>
<pin id="589" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln118/2 "/>
</bind>
</comp>

<comp id="592" class="1004" name="trunc_ln118_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="11" slack="0"/>
<pin id="594" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln118/2 "/>
</bind>
</comp>

<comp id="596" class="1004" name="select_ln139_4_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="0" index="1" bw="2" slack="0"/>
<pin id="599" dir="0" index="2" bw="2" slack="0"/>
<pin id="600" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln139_4/2 "/>
</bind>
</comp>

<comp id="604" class="1004" name="select_ln118_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="0"/>
<pin id="606" dir="0" index="1" bw="2" slack="0"/>
<pin id="607" dir="0" index="2" bw="2" slack="0"/>
<pin id="608" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118/2 "/>
</bind>
</comp>

<comp id="612" class="1004" name="xor_ln493_2_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="2" slack="0"/>
<pin id="614" dir="0" index="1" bw="1" slack="0"/>
<pin id="615" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln493_2/2 "/>
</bind>
</comp>

<comp id="618" class="1004" name="add_ln118_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="0" index="1" bw="2" slack="0"/>
<pin id="621" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118/2 "/>
</bind>
</comp>

<comp id="624" class="1004" name="xor_ln118_7_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="2" slack="0"/>
<pin id="626" dir="0" index="1" bw="1" slack="0"/>
<pin id="627" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln118_7/2 "/>
</bind>
</comp>

<comp id="630" class="1004" name="trunc_ln118_2_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="11" slack="0"/>
<pin id="632" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln118_2/2 "/>
</bind>
</comp>

<comp id="634" class="1004" name="select_ln139_5_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="0"/>
<pin id="636" dir="0" index="1" bw="2" slack="0"/>
<pin id="637" dir="0" index="2" bw="2" slack="0"/>
<pin id="638" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln139_5/2 "/>
</bind>
</comp>

<comp id="642" class="1004" name="select_ln118_1_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="0"/>
<pin id="644" dir="0" index="1" bw="2" slack="0"/>
<pin id="645" dir="0" index="2" bw="2" slack="0"/>
<pin id="646" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118_1/2 "/>
</bind>
</comp>

<comp id="650" class="1004" name="xor_ln493_3_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="2" slack="0"/>
<pin id="652" dir="0" index="1" bw="1" slack="0"/>
<pin id="653" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln493_3/2 "/>
</bind>
</comp>

<comp id="656" class="1004" name="zext_ln444_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="11" slack="0"/>
<pin id="658" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln444/3 "/>
</bind>
</comp>

<comp id="660" class="1004" name="icmp_ln444_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="11" slack="0"/>
<pin id="662" dir="0" index="1" bw="11" slack="0"/>
<pin id="663" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln444/3 "/>
</bind>
</comp>

<comp id="666" class="1004" name="j_V_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="11" slack="0"/>
<pin id="668" dir="0" index="1" bw="1" slack="0"/>
<pin id="669" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="672" class="1004" name="tmp_34_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="10" slack="0"/>
<pin id="674" dir="0" index="1" bw="11" slack="0"/>
<pin id="675" dir="0" index="2" bw="1" slack="0"/>
<pin id="676" dir="0" index="3" bw="5" slack="0"/>
<pin id="677" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_34/3 "/>
</bind>
</comp>

<comp id="682" class="1004" name="icmp_ln891_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="10" slack="0"/>
<pin id="684" dir="0" index="1" bw="1" slack="0"/>
<pin id="685" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln891/3 "/>
</bind>
</comp>

<comp id="688" class="1004" name="ImagLoc_x_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="0"/>
<pin id="690" dir="0" index="1" bw="11" slack="0"/>
<pin id="691" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ImagLoc_x/3 "/>
</bind>
</comp>

<comp id="694" class="1004" name="tmp_35_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="0"/>
<pin id="696" dir="0" index="1" bw="12" slack="0"/>
<pin id="697" dir="0" index="2" bw="5" slack="0"/>
<pin id="698" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_35/3 "/>
</bind>
</comp>

<comp id="702" class="1004" name="xor_ln118_8_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="0"/>
<pin id="704" dir="0" index="1" bw="1" slack="0"/>
<pin id="705" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln118_8/3 "/>
</bind>
</comp>

<comp id="708" class="1004" name="icmp_ln118_1_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="12" slack="0"/>
<pin id="710" dir="0" index="1" bw="12" slack="0"/>
<pin id="711" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln118_1/3 "/>
</bind>
</comp>

<comp id="714" class="1004" name="and_ln118_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="0"/>
<pin id="716" dir="0" index="1" bw="1" slack="0"/>
<pin id="717" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln118/3 "/>
</bind>
</comp>

<comp id="720" class="1004" name="tmp_36_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="0"/>
<pin id="722" dir="0" index="1" bw="12" slack="0"/>
<pin id="723" dir="0" index="2" bw="5" slack="0"/>
<pin id="724" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_36/3 "/>
</bind>
</comp>

<comp id="728" class="1004" name="sub_ln142_2_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="0"/>
<pin id="730" dir="0" index="1" bw="11" slack="0"/>
<pin id="731" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln142_2/3 "/>
</bind>
</comp>

<comp id="734" class="1004" name="select_ln139_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="0"/>
<pin id="736" dir="0" index="1" bw="12" slack="0"/>
<pin id="737" dir="0" index="2" bw="12" slack="0"/>
<pin id="738" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln139/3 "/>
</bind>
</comp>

<comp id="742" class="1004" name="sext_ln139_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="12" slack="0"/>
<pin id="744" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln139/3 "/>
</bind>
</comp>

<comp id="746" class="1004" name="icmp_ln144_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="12" slack="0"/>
<pin id="748" dir="0" index="1" bw="12" slack="0"/>
<pin id="749" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/3 "/>
</bind>
</comp>

<comp id="752" class="1004" name="sub_ln147_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="12" slack="0"/>
<pin id="754" dir="0" index="1" bw="12" slack="0"/>
<pin id="755" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln147/3 "/>
</bind>
</comp>

<comp id="758" class="1004" name="select_ln118_3_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="0"/>
<pin id="760" dir="0" index="1" bw="12" slack="0"/>
<pin id="761" dir="0" index="2" bw="12" slack="0"/>
<pin id="762" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118_3/3 "/>
</bind>
</comp>

<comp id="766" class="1004" name="zext_ln118_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="12" slack="0"/>
<pin id="768" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118/3 "/>
</bind>
</comp>

<comp id="770" class="1004" name="xor_ln118_9_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1" slack="0"/>
<pin id="772" dir="0" index="1" bw="1" slack="0"/>
<pin id="773" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln118_9/3 "/>
</bind>
</comp>

<comp id="776" class="1004" name="or_ln118_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="0"/>
<pin id="778" dir="0" index="1" bw="1" slack="0"/>
<pin id="779" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln118/3 "/>
</bind>
</comp>

<comp id="782" class="1004" name="and_ln144_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="0"/>
<pin id="784" dir="0" index="1" bw="1" slack="0"/>
<pin id="785" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln144/3 "/>
</bind>
</comp>

<comp id="788" class="1004" name="x_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="0"/>
<pin id="790" dir="0" index="1" bw="12" slack="0"/>
<pin id="791" dir="0" index="2" bw="12" slack="0"/>
<pin id="792" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="796" class="1004" name="trunc_ln458_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="13" slack="0"/>
<pin id="798" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln458/3 "/>
</bind>
</comp>

<comp id="800" class="1004" name="or_ln457_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="1" slack="0"/>
<pin id="802" dir="0" index="1" bw="1" slack="1"/>
<pin id="803" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln457/3 "/>
</bind>
</comp>

<comp id="805" class="1004" name="and_ln512_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="1"/>
<pin id="807" dir="0" index="1" bw="1" slack="0"/>
<pin id="808" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln512/3 "/>
</bind>
</comp>

<comp id="810" class="1004" name="right_border_buf_0_19_load_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="8" slack="3"/>
<pin id="812" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_19/4 "/>
</bind>
</comp>

<comp id="813" class="1004" name="sext_ln144_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="13" slack="1"/>
<pin id="815" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln144/4 "/>
</bind>
</comp>

<comp id="816" class="1004" name="zext_ln835_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="13" slack="0"/>
<pin id="818" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln835/4 "/>
</bind>
</comp>

<comp id="823" class="1004" name="xor_ln493_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="2" slack="1"/>
<pin id="825" dir="0" index="1" bw="1" slack="0"/>
<pin id="826" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln493/4 "/>
</bind>
</comp>

<comp id="828" class="1004" name="right_border_buf_0_20_load_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="8" slack="4"/>
<pin id="830" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_20/5 "/>
</bind>
</comp>

<comp id="831" class="1004" name="right_border_buf_0_21_load_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="8" slack="4"/>
<pin id="833" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_21/5 "/>
</bind>
</comp>

<comp id="834" class="1004" name="right_border_buf_0_22_load_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="8" slack="4"/>
<pin id="836" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_22/5 "/>
</bind>
</comp>

<comp id="837" class="1004" name="right_border_buf_0_23_load_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="8" slack="4"/>
<pin id="839" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_23/5 "/>
</bind>
</comp>

<comp id="840" class="1004" name="right_border_buf_0_24_load_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="8" slack="4"/>
<pin id="842" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_24/5 "/>
</bind>
</comp>

<comp id="843" class="1004" name="tmp_4_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="8" slack="0"/>
<pin id="845" dir="0" index="1" bw="8" slack="0"/>
<pin id="846" dir="0" index="2" bw="8" slack="0"/>
<pin id="847" dir="0" index="3" bw="1" slack="0"/>
<pin id="848" dir="0" index="4" bw="2" slack="1"/>
<pin id="849" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="854" class="1004" name="col_buf_0_val_0_0_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="1" slack="2"/>
<pin id="856" dir="0" index="1" bw="8" slack="0"/>
<pin id="857" dir="0" index="2" bw="8" slack="0"/>
<pin id="858" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_0_0/5 "/>
</bind>
</comp>

<comp id="861" class="1004" name="tmp_5_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="8" slack="0"/>
<pin id="863" dir="0" index="1" bw="8" slack="0"/>
<pin id="864" dir="0" index="2" bw="8" slack="0"/>
<pin id="865" dir="0" index="3" bw="1" slack="0"/>
<pin id="866" dir="0" index="4" bw="2" slack="1"/>
<pin id="867" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="872" class="1004" name="col_buf_0_val_1_0_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="1" slack="2"/>
<pin id="874" dir="0" index="1" bw="8" slack="0"/>
<pin id="875" dir="0" index="2" bw="8" slack="0"/>
<pin id="876" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_1_0/5 "/>
</bind>
</comp>

<comp id="879" class="1004" name="tmp_6_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="8" slack="0"/>
<pin id="881" dir="0" index="1" bw="8" slack="1"/>
<pin id="882" dir="0" index="2" bw="8" slack="0"/>
<pin id="883" dir="0" index="3" bw="1" slack="0"/>
<pin id="884" dir="0" index="4" bw="2" slack="1"/>
<pin id="885" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="889" class="1004" name="col_buf_0_val_2_0_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="1" slack="2"/>
<pin id="891" dir="0" index="1" bw="8" slack="0"/>
<pin id="892" dir="0" index="2" bw="8" slack="0"/>
<pin id="893" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_2_0/5 "/>
</bind>
</comp>

<comp id="896" class="1004" name="right_border_buf_0_25_load_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="8" slack="4"/>
<pin id="898" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_25/5 "/>
</bind>
</comp>

<comp id="899" class="1004" name="right_border_buf_0_26_load_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="8" slack="4"/>
<pin id="901" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_26/5 "/>
</bind>
</comp>

<comp id="902" class="1004" name="store_ln495_store_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="8" slack="0"/>
<pin id="904" dir="0" index="1" bw="8" slack="4"/>
<pin id="905" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/5 "/>
</bind>
</comp>

<comp id="907" class="1004" name="store_ln495_store_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="8" slack="0"/>
<pin id="909" dir="0" index="1" bw="8" slack="4"/>
<pin id="910" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/5 "/>
</bind>
</comp>

<comp id="912" class="1004" name="store_ln495_store_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="8" slack="0"/>
<pin id="914" dir="0" index="1" bw="8" slack="4"/>
<pin id="915" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/5 "/>
</bind>
</comp>

<comp id="917" class="1004" name="store_ln495_store_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="8" slack="1"/>
<pin id="919" dir="0" index="1" bw="8" slack="4"/>
<pin id="920" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/5 "/>
</bind>
</comp>

<comp id="921" class="1004" name="store_ln495_store_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="8" slack="0"/>
<pin id="923" dir="0" index="1" bw="8" slack="4"/>
<pin id="924" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/5 "/>
</bind>
</comp>

<comp id="926" class="1004" name="store_ln495_store_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="8" slack="0"/>
<pin id="928" dir="0" index="1" bw="8" slack="4"/>
<pin id="929" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/5 "/>
</bind>
</comp>

<comp id="931" class="1004" name="tmp_7_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="8" slack="0"/>
<pin id="933" dir="0" index="1" bw="8" slack="0"/>
<pin id="934" dir="0" index="2" bw="8" slack="0"/>
<pin id="935" dir="0" index="3" bw="8" slack="0"/>
<pin id="936" dir="0" index="4" bw="2" slack="3"/>
<pin id="937" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="942" class="1004" name="src_kernel_win_0_va_23_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="1" slack="3"/>
<pin id="944" dir="0" index="1" bw="8" slack="0"/>
<pin id="945" dir="0" index="2" bw="8" slack="0"/>
<pin id="946" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_23/5 "/>
</bind>
</comp>

<comp id="949" class="1004" name="tmp_8_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="8" slack="0"/>
<pin id="951" dir="0" index="1" bw="8" slack="0"/>
<pin id="952" dir="0" index="2" bw="8" slack="0"/>
<pin id="953" dir="0" index="3" bw="8" slack="0"/>
<pin id="954" dir="0" index="4" bw="2" slack="3"/>
<pin id="955" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="960" class="1004" name="src_kernel_win_0_va_24_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="1" slack="3"/>
<pin id="962" dir="0" index="1" bw="8" slack="0"/>
<pin id="963" dir="0" index="2" bw="8" slack="0"/>
<pin id="964" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_24/5 "/>
</bind>
</comp>

<comp id="967" class="1004" name="tmp_9_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="8" slack="0"/>
<pin id="969" dir="0" index="1" bw="8" slack="0"/>
<pin id="970" dir="0" index="2" bw="8" slack="0"/>
<pin id="971" dir="0" index="3" bw="8" slack="0"/>
<pin id="972" dir="0" index="4" bw="2" slack="3"/>
<pin id="973" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="978" class="1004" name="src_kernel_win_0_va_25_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="1" slack="3"/>
<pin id="980" dir="0" index="1" bw="8" slack="0"/>
<pin id="981" dir="0" index="2" bw="8" slack="0"/>
<pin id="982" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_25/5 "/>
</bind>
</comp>

<comp id="985" class="1004" name="src_kernel_win_0_va_29_load_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="8" slack="4"/>
<pin id="987" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_29/5 "/>
</bind>
</comp>

<comp id="988" class="1004" name="src_kernel_win_0_va_30_load_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="8" slack="4"/>
<pin id="990" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_30/5 "/>
</bind>
</comp>

<comp id="991" class="1004" name="zext_ln1118_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="8" slack="0"/>
<pin id="993" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/5 "/>
</bind>
</comp>

<comp id="995" class="1004" name="sub_ln1118_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="1" slack="0"/>
<pin id="997" dir="0" index="1" bw="8" slack="0"/>
<pin id="998" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118/5 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="sext_ln1118_4_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="9" slack="0"/>
<pin id="1003" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/5 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="zext_ln1118_1_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="8" slack="0"/>
<pin id="1007" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_1/5 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="src_kernel_win_0_va_26_load_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="8" slack="5"/>
<pin id="1011" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_26/6 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="src_kernel_win_0_va_27_load_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="8" slack="5"/>
<pin id="1014" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_27/6 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="src_kernel_win_0_va_28_load_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="8" slack="5"/>
<pin id="1017" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_28/6 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="zext_ln1118_2_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="8" slack="1"/>
<pin id="1020" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_2/6 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="sext_ln703_1_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="11" slack="0"/>
<pin id="1023" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1/6 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="zext_ln1118_3_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="8" slack="0"/>
<pin id="1026" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_3/6 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="zext_ln1118_7_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="8" slack="0"/>
<pin id="1030" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_7/6 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="mul_ln1118_4_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="8" slack="0"/>
<pin id="1034" dir="0" index="1" bw="2" slack="5"/>
<pin id="1035" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_4/6 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="zext_ln1118_8_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="8" slack="0"/>
<pin id="1039" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_8/6 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="mul_ln1118_5_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="8" slack="0"/>
<pin id="1043" dir="0" index="1" bw="3" slack="5"/>
<pin id="1044" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_5/6 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="src_kernel_win_0_va_31_load_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="8" slack="5"/>
<pin id="1048" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_31/6 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="src_kernel_win_0_va_32_load_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="8" slack="5"/>
<pin id="1051" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_32/6 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="src_kernel_win_0_va_33_load_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="8" slack="5"/>
<pin id="1054" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_33/6 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="store_ln444_store_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="8" slack="0"/>
<pin id="1057" dir="0" index="1" bw="8" slack="5"/>
<pin id="1058" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/6 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="store_ln444_store_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="8" slack="1"/>
<pin id="1062" dir="0" index="1" bw="8" slack="5"/>
<pin id="1063" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/6 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="store_ln444_store_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="8" slack="0"/>
<pin id="1066" dir="0" index="1" bw="8" slack="5"/>
<pin id="1067" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/6 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="store_ln444_store_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="8" slack="1"/>
<pin id="1071" dir="0" index="1" bw="8" slack="5"/>
<pin id="1072" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/6 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="store_ln444_store_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="8" slack="0"/>
<pin id="1075" dir="0" index="1" bw="8" slack="5"/>
<pin id="1076" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/6 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="store_ln444_store_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="8" slack="1"/>
<pin id="1080" dir="0" index="1" bw="8" slack="5"/>
<pin id="1081" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/6 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="zext_ln1118_6_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="8" slack="2"/>
<pin id="1084" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_6/7 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="sext_ln703_3_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="10" slack="1"/>
<pin id="1087" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_3/7 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="zext_ln703_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="11" slack="1"/>
<pin id="1090" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/7 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="add_ln703_5_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="11" slack="1"/>
<pin id="1093" dir="0" index="1" bw="10" slack="0"/>
<pin id="1094" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_5/7 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="sext_ln703_4_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="11" slack="0"/>
<pin id="1098" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_4/7 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="add_ln703_6_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="11" slack="0"/>
<pin id="1102" dir="0" index="1" bw="12" slack="0"/>
<pin id="1103" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_6/7 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="zext_ln703_1_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="8" slack="2"/>
<pin id="1107" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_1/7 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="zext_ln703_2_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="8" slack="2"/>
<pin id="1110" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_2/7 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="p_Val2_s_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="12" slack="0"/>
<pin id="1113" dir="0" index="1" bw="8" slack="0"/>
<pin id="1114" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s/7 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="p_Result_s_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="1" slack="0"/>
<pin id="1119" dir="0" index="1" bw="12" slack="0"/>
<pin id="1120" dir="0" index="2" bw="5" slack="0"/>
<pin id="1121" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/7 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="add_ln703_8_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="12" slack="0"/>
<pin id="1127" dir="0" index="1" bw="11" slack="0"/>
<pin id="1128" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_8/7 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="add_ln703_9_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="10" slack="1"/>
<pin id="1132" dir="0" index="1" bw="8" slack="0"/>
<pin id="1133" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_9/7 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="sext_ln703_5_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="10" slack="0"/>
<pin id="1137" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_5/7 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="p_Val2_5_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="10" slack="0"/>
<pin id="1141" dir="0" index="1" bw="12" slack="0"/>
<pin id="1142" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_5/7 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="p_Result_1_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="1" slack="0"/>
<pin id="1147" dir="0" index="1" bw="12" slack="0"/>
<pin id="1148" dir="0" index="2" bw="5" slack="0"/>
<pin id="1149" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_1/7 "/>
</bind>
</comp>

<comp id="1153" class="1004" name="tmp_41_fu_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="1" slack="0"/>
<pin id="1155" dir="0" index="1" bw="12" slack="0"/>
<pin id="1156" dir="0" index="2" bw="5" slack="0"/>
<pin id="1157" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_41/7 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="sext_ln703_6_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="12" slack="1"/>
<pin id="1163" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_6/8 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="or_ln785_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="1" slack="1"/>
<pin id="1166" dir="0" index="1" bw="1" slack="1"/>
<pin id="1167" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785/8 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="xor_ln785_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="1" slack="1"/>
<pin id="1170" dir="0" index="1" bw="1" slack="0"/>
<pin id="1171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785/8 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="overflow_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="1" slack="0"/>
<pin id="1175" dir="0" index="1" bw="1" slack="0"/>
<pin id="1176" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/8 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="and_ln786_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="1" slack="1"/>
<pin id="1181" dir="0" index="1" bw="1" slack="1"/>
<pin id="1182" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786/8 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="xor_ln786_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="1" slack="0"/>
<pin id="1185" dir="0" index="1" bw="1" slack="0"/>
<pin id="1186" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786/8 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="underflow_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="1" slack="1"/>
<pin id="1191" dir="0" index="1" bw="1" slack="0"/>
<pin id="1192" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/8 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="or_ln340_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="1" slack="0"/>
<pin id="1196" dir="0" index="1" bw="1" slack="0"/>
<pin id="1197" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340/8 "/>
</bind>
</comp>

<comp id="1200" class="1004" name="or_ln340_1_fu_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="1" slack="0"/>
<pin id="1202" dir="0" index="1" bw="1" slack="0"/>
<pin id="1203" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_1/8 "/>
</bind>
</comp>

<comp id="1206" class="1004" name="select_ln340_fu_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="1" slack="0"/>
<pin id="1208" dir="0" index="1" bw="16" slack="0"/>
<pin id="1209" dir="0" index="2" bw="12" slack="0"/>
<pin id="1210" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/8 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="select_ln388_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="1" slack="0"/>
<pin id="1216" dir="0" index="1" bw="16" slack="0"/>
<pin id="1217" dir="0" index="2" bw="12" slack="0"/>
<pin id="1218" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388/8 "/>
</bind>
</comp>

<comp id="1222" class="1004" name="p_Val2_7_fu_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="1" slack="0"/>
<pin id="1224" dir="0" index="1" bw="16" slack="0"/>
<pin id="1225" dir="0" index="2" bw="16" slack="0"/>
<pin id="1226" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_7/8 "/>
</bind>
</comp>

<comp id="1231" class="1007" name="grp_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="8" slack="0"/>
<pin id="1233" dir="0" index="1" bw="2" slack="4"/>
<pin id="1234" dir="0" index="2" bw="9" slack="0"/>
<pin id="1235" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1118/5 sext_ln1118_5/5 add_ln703/5 "/>
</bind>
</comp>

<comp id="1238" class="1007" name="grp_fu_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="8" slack="0"/>
<pin id="1240" dir="0" index="1" bw="2" slack="5"/>
<pin id="1241" dir="0" index="2" bw="11" slack="2147483647"/>
<pin id="1242" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1118_1/6 sext_ln703/6 add_ln703_1/6 "/>
</bind>
</comp>

<comp id="1245" class="1007" name="grp_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="8" slack="0"/>
<pin id="1247" dir="0" index="1" bw="3" slack="5"/>
<pin id="1248" dir="0" index="2" bw="11" slack="0"/>
<pin id="1249" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1118_2/6 sext_ln703_2/6 add_ln703_2/6 "/>
</bind>
</comp>

<comp id="1252" class="1007" name="grp_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="8" slack="0"/>
<pin id="1254" dir="0" index="1" bw="4" slack="6"/>
<pin id="1255" dir="0" index="2" bw="12" slack="2147483647"/>
<pin id="1256" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1118_3/7 add_ln703_3/7 "/>
</bind>
</comp>

<comp id="1260" class="1005" name="src_kernel_win_0_va_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="8" slack="5"/>
<pin id="1262" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va "/>
</bind>
</comp>

<comp id="1267" class="1005" name="src_kernel_win_0_va_18_reg_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="8" slack="5"/>
<pin id="1269" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_18 "/>
</bind>
</comp>

<comp id="1273" class="1005" name="src_kernel_win_0_va_19_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="8" slack="5"/>
<pin id="1275" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_19 "/>
</bind>
</comp>

<comp id="1279" class="1005" name="src_kernel_win_0_va_20_reg_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="8" slack="5"/>
<pin id="1281" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_20 "/>
</bind>
</comp>

<comp id="1285" class="1005" name="src_kernel_win_0_va_21_reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="8" slack="4"/>
<pin id="1287" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_21 "/>
</bind>
</comp>

<comp id="1292" class="1005" name="src_kernel_win_0_va_22_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="8" slack="4"/>
<pin id="1294" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_22 "/>
</bind>
</comp>

<comp id="1298" class="1005" name="right_border_buf_0_s_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="8" slack="4"/>
<pin id="1300" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_s "/>
</bind>
</comp>

<comp id="1305" class="1005" name="right_border_buf_0_14_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="8" slack="4"/>
<pin id="1307" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_14 "/>
</bind>
</comp>

<comp id="1311" class="1005" name="right_border_buf_0_15_reg_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="8" slack="4"/>
<pin id="1313" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_15 "/>
</bind>
</comp>

<comp id="1317" class="1005" name="right_border_buf_0_16_reg_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="8" slack="4"/>
<pin id="1319" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_16 "/>
</bind>
</comp>

<comp id="1324" class="1005" name="right_border_buf_0_17_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="8" slack="4"/>
<pin id="1326" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_17 "/>
</bind>
</comp>

<comp id="1330" class="1005" name="right_border_buf_0_18_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="8" slack="3"/>
<pin id="1332" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_18 "/>
</bind>
</comp>

<comp id="1336" class="1005" name="sext_ln1118_reg_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="10" slack="4"/>
<pin id="1338" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="sext_ln1118 "/>
</bind>
</comp>

<comp id="1341" class="1005" name="sext_ln1118_1_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="10" slack="5"/>
<pin id="1343" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opset="sext_ln1118_1 "/>
</bind>
</comp>

<comp id="1346" class="1005" name="sext_ln1118_2_reg_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="11" slack="5"/>
<pin id="1348" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opset="sext_ln1118_2 "/>
</bind>
</comp>

<comp id="1351" class="1005" name="zext_ln1118_4_reg_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="12" slack="6"/>
<pin id="1353" dir="1" index="1" bw="12" slack="6"/>
</pin_list>
<bind>
<opset="zext_ln1118_4 "/>
</bind>
</comp>

<comp id="1356" class="1005" name="sext_ln1118_3_reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="10" slack="5"/>
<pin id="1358" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opset="sext_ln1118_3 "/>
</bind>
</comp>

<comp id="1361" class="1005" name="zext_ln1118_5_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="11" slack="5"/>
<pin id="1363" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln1118_5 "/>
</bind>
</comp>

<comp id="1366" class="1005" name="icmp_ln443_reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="1" slack="1"/>
<pin id="1368" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln443 "/>
</bind>
</comp>

<comp id="1370" class="1005" name="i_V_reg_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="10" slack="0"/>
<pin id="1372" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="1375" class="1005" name="icmp_ln887_reg_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="1" slack="1"/>
<pin id="1377" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln887 "/>
</bind>
</comp>

<comp id="1379" class="1005" name="xor_ln457_reg_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="1" slack="1"/>
<pin id="1381" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln457 "/>
</bind>
</comp>

<comp id="1384" class="1005" name="icmp_ln899_reg_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="1" slack="1"/>
<pin id="1386" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln899 "/>
</bind>
</comp>

<comp id="1389" class="1005" name="icmp_ln879_reg_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="1" slack="1"/>
<pin id="1391" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879 "/>
</bind>
</comp>

<comp id="1393" class="1005" name="icmp_ln879_1_reg_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="1" slack="1"/>
<pin id="1395" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879_1 "/>
</bind>
</comp>

<comp id="1397" class="1005" name="icmp_ln899_1_reg_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="1" slack="3"/>
<pin id="1399" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln899_1 "/>
</bind>
</comp>

<comp id="1404" class="1005" name="xor_ln493_1_reg_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="2" slack="3"/>
<pin id="1406" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="xor_ln493_1 "/>
</bind>
</comp>

<comp id="1409" class="1005" name="xor_ln493_2_reg_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="2" slack="3"/>
<pin id="1411" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="xor_ln493_2 "/>
</bind>
</comp>

<comp id="1414" class="1005" name="xor_ln493_3_reg_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="2" slack="3"/>
<pin id="1416" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="xor_ln493_3 "/>
</bind>
</comp>

<comp id="1419" class="1005" name="icmp_ln444_reg_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="1" slack="1"/>
<pin id="1421" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln444 "/>
</bind>
</comp>

<comp id="1423" class="1005" name="j_V_reg_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="11" slack="0"/>
<pin id="1425" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="1428" class="1005" name="and_ln118_reg_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="1" slack="1"/>
<pin id="1430" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln118 "/>
</bind>
</comp>

<comp id="1432" class="1005" name="x_reg_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="13" slack="1"/>
<pin id="1434" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="1437" class="1005" name="trunc_ln458_reg_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="2" slack="1"/>
<pin id="1439" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln458 "/>
</bind>
</comp>

<comp id="1442" class="1005" name="or_ln457_reg_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="1" slack="1"/>
<pin id="1444" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="or_ln457 "/>
</bind>
</comp>

<comp id="1449" class="1005" name="and_ln512_reg_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="1" slack="2"/>
<pin id="1451" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln512 "/>
</bind>
</comp>

<comp id="1453" class="1005" name="right_border_buf_0_19_reg_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="8" slack="1"/>
<pin id="1455" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="right_border_buf_0_19 "/>
</bind>
</comp>

<comp id="1459" class="1005" name="k_buf_0_val_3_addr_reg_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="11" slack="1"/>
<pin id="1461" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_3_addr "/>
</bind>
</comp>

<comp id="1464" class="1005" name="xor_ln493_reg_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="2" slack="1"/>
<pin id="1466" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln493 "/>
</bind>
</comp>

<comp id="1471" class="1005" name="k_buf_0_val_4_addr_reg_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="11" slack="1"/>
<pin id="1473" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_4_addr "/>
</bind>
</comp>

<comp id="1477" class="1005" name="k_buf_0_val_5_addr_reg_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="11" slack="1"/>
<pin id="1479" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_5_addr "/>
</bind>
</comp>

<comp id="1483" class="1005" name="src_kernel_win_0_va_23_reg_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="8" slack="1"/>
<pin id="1485" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_23 "/>
</bind>
</comp>

<comp id="1490" class="1005" name="src_kernel_win_0_va_24_reg_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="8" slack="1"/>
<pin id="1492" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_24 "/>
</bind>
</comp>

<comp id="1496" class="1005" name="src_kernel_win_0_va_25_reg_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="8" slack="1"/>
<pin id="1498" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_25 "/>
</bind>
</comp>

<comp id="1502" class="1005" name="add_ln703_reg_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="11" slack="1"/>
<pin id="1504" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703 "/>
</bind>
</comp>

<comp id="1507" class="1005" name="add_ln703_2_reg_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="12" slack="1"/>
<pin id="1509" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_2 "/>
</bind>
</comp>

<comp id="1512" class="1005" name="mul_ln1118_4_reg_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="10" slack="1"/>
<pin id="1514" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118_4 "/>
</bind>
</comp>

<comp id="1518" class="1005" name="mul_ln1118_5_reg_1518">
<pin_list>
<pin id="1519" dir="0" index="0" bw="11" slack="1"/>
<pin id="1520" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118_5 "/>
</bind>
</comp>

<comp id="1524" class="1005" name="p_Result_s_reg_1524">
<pin_list>
<pin id="1525" dir="0" index="0" bw="1" slack="1"/>
<pin id="1526" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="1530" class="1005" name="p_Val2_5_reg_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="12" slack="1"/>
<pin id="1532" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_5 "/>
</bind>
</comp>

<comp id="1535" class="1005" name="p_Result_1_reg_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="1" slack="1"/>
<pin id="1537" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_1 "/>
</bind>
</comp>

<comp id="1541" class="1005" name="tmp_41_reg_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="1" slack="1"/>
<pin id="1543" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_41 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="157"><net_src comp="16" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="16" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="16" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="16" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="16" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="16" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="16" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="16" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="16" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="16" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="16" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="16" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="58" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="58" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="58" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="52" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="14" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="54" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="12" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="56" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="10" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="52" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="8" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="54" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="6" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="54" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="4" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="132" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="0" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="261"><net_src comp="152" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="2" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="268"><net_src comp="74" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="274"><net_src comp="263" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="280"><net_src comp="74" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="286"><net_src comp="275" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="292"><net_src comp="74" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="298"><net_src comp="287" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="250" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="250" pin="2"/><net_sink comp="281" pin=1"/></net>

<net id="301"><net_src comp="250" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="306"><net_src comp="250" pin="2"/><net_sink comp="269" pin=4"/></net>

<net id="307"><net_src comp="263" pin="3"/><net_sink comp="269" pin=2"/></net>

<net id="312"><net_src comp="281" pin="3"/><net_sink comp="293" pin=4"/></net>

<net id="317"><net_src comp="269" pin="3"/><net_sink comp="281" pin=4"/></net>

<net id="321"><net_src comp="66" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="328"><net_src comp="318" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="332"><net_src comp="112" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="339"><net_src comp="329" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="343"><net_src comp="244" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="238" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="232" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="226" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="220" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="214" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="322" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="322" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="68" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="322" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="76" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="322" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="82" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="380" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="84" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="398"><net_src comp="86" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="322" pin="4"/><net_sink comp="392" pin=1"/></net>

<net id="400"><net_src comp="16" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="401"><net_src comp="88" pin="0"/><net_sink comp="392" pin=3"/></net>

<net id="406"><net_src comp="392" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="90" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="322" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="76" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="322" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="66" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="322" pin="4"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="82" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="429"><net_src comp="322" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="434"><net_src comp="92" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="364" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="94" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="426" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="447"><net_src comp="96" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="430" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="98" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="454"><net_src comp="442" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="84" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="430" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="100" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="456" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="450" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="473"><net_src comp="96" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="430" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="475"><net_src comp="98" pin="0"/><net_sink comp="468" pin=2"/></net>

<net id="480"><net_src comp="102" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="364" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="487"><net_src comp="468" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="476" pin="2"/><net_sink comp="482" pin=1"/></net>

<net id="489"><net_src comp="430" pin="2"/><net_sink comp="482" pin=2"/></net>

<net id="493"><net_src comp="482" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="498"><net_src comp="482" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="100" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="104" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="490" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="106" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="364" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="517"><net_src comp="96" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="506" pin="2"/><net_sink comp="512" pin=1"/></net>

<net id="519"><net_src comp="98" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="525"><net_src comp="96" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="526"><net_src comp="506" pin="2"/><net_sink comp="520" pin=1"/></net>

<net id="527"><net_src comp="98" pin="0"/><net_sink comp="520" pin=2"/></net>

<net id="531"><net_src comp="322" pin="4"/><net_sink comp="528" pin=0"/></net>

<net id="536"><net_src comp="108" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="364" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="543"><net_src comp="96" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="532" pin="2"/><net_sink comp="538" pin=1"/></net>

<net id="545"><net_src comp="98" pin="0"/><net_sink comp="538" pin=2"/></net>

<net id="551"><net_src comp="96" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="552"><net_src comp="532" pin="2"/><net_sink comp="546" pin=1"/></net>

<net id="553"><net_src comp="98" pin="0"/><net_sink comp="546" pin=2"/></net>

<net id="557"><net_src comp="322" pin="4"/><net_sink comp="554" pin=0"/></net>

<net id="563"><net_src comp="494" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="490" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="565"><net_src comp="500" pin="2"/><net_sink comp="558" pin=2"/></net>

<net id="571"><net_src comp="462" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="436" pin="2"/><net_sink comp="566" pin=1"/></net>

<net id="573"><net_src comp="558" pin="3"/><net_sink comp="566" pin=2"/></net>

<net id="578"><net_src comp="566" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="94" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="584"><net_src comp="426" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="104" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="590"><net_src comp="104" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="528" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="595"><net_src comp="506" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="601"><net_src comp="520" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="602"><net_src comp="586" pin="2"/><net_sink comp="596" pin=1"/></net>

<net id="603"><net_src comp="592" pin="1"/><net_sink comp="596" pin=2"/></net>

<net id="609"><net_src comp="512" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="610"><net_src comp="596" pin="3"/><net_sink comp="604" pin=1"/></net>

<net id="611"><net_src comp="580" pin="2"/><net_sink comp="604" pin=2"/></net>

<net id="616"><net_src comp="604" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="94" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="622"><net_src comp="110" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="426" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="554" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="94" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="633"><net_src comp="532" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="639"><net_src comp="546" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="640"><net_src comp="624" pin="2"/><net_sink comp="634" pin=1"/></net>

<net id="641"><net_src comp="630" pin="1"/><net_sink comp="634" pin=2"/></net>

<net id="647"><net_src comp="538" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="648"><net_src comp="634" pin="3"/><net_sink comp="642" pin=1"/></net>

<net id="649"><net_src comp="618" pin="2"/><net_sink comp="642" pin=2"/></net>

<net id="654"><net_src comp="642" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="94" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="659"><net_src comp="333" pin="4"/><net_sink comp="656" pin=0"/></net>

<net id="664"><net_src comp="333" pin="4"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="114" pin="0"/><net_sink comp="660" pin=1"/></net>

<net id="670"><net_src comp="333" pin="4"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="102" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="678"><net_src comp="116" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="679"><net_src comp="333" pin="4"/><net_sink comp="672" pin=1"/></net>

<net id="680"><net_src comp="16" pin="0"/><net_sink comp="672" pin=2"/></net>

<net id="681"><net_src comp="98" pin="0"/><net_sink comp="672" pin=3"/></net>

<net id="686"><net_src comp="672" pin="4"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="66" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="692"><net_src comp="118" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="656" pin="1"/><net_sink comp="688" pin=1"/></net>

<net id="699"><net_src comp="120" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="700"><net_src comp="688" pin="2"/><net_sink comp="694" pin=1"/></net>

<net id="701"><net_src comp="122" pin="0"/><net_sink comp="694" pin=2"/></net>

<net id="706"><net_src comp="694" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="84" pin="0"/><net_sink comp="702" pin=1"/></net>

<net id="712"><net_src comp="688" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="124" pin="0"/><net_sink comp="708" pin=1"/></net>

<net id="718"><net_src comp="708" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="702" pin="2"/><net_sink comp="714" pin=1"/></net>

<net id="725"><net_src comp="120" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="726"><net_src comp="688" pin="2"/><net_sink comp="720" pin=1"/></net>

<net id="727"><net_src comp="122" pin="0"/><net_sink comp="720" pin=2"/></net>

<net id="732"><net_src comp="126" pin="0"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="656" pin="1"/><net_sink comp="728" pin=1"/></net>

<net id="739"><net_src comp="720" pin="3"/><net_sink comp="734" pin=0"/></net>

<net id="740"><net_src comp="728" pin="2"/><net_sink comp="734" pin=1"/></net>

<net id="741"><net_src comp="688" pin="2"/><net_sink comp="734" pin=2"/></net>

<net id="745"><net_src comp="734" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="750"><net_src comp="734" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="751"><net_src comp="124" pin="0"/><net_sink comp="746" pin=1"/></net>

<net id="756"><net_src comp="128" pin="0"/><net_sink comp="752" pin=0"/></net>

<net id="757"><net_src comp="734" pin="3"/><net_sink comp="752" pin=1"/></net>

<net id="763"><net_src comp="714" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="764"><net_src comp="688" pin="2"/><net_sink comp="758" pin=1"/></net>

<net id="765"><net_src comp="752" pin="2"/><net_sink comp="758" pin=2"/></net>

<net id="769"><net_src comp="758" pin="3"/><net_sink comp="766" pin=0"/></net>

<net id="774"><net_src comp="708" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="775"><net_src comp="84" pin="0"/><net_sink comp="770" pin=1"/></net>

<net id="780"><net_src comp="694" pin="3"/><net_sink comp="776" pin=0"/></net>

<net id="781"><net_src comp="770" pin="2"/><net_sink comp="776" pin=1"/></net>

<net id="786"><net_src comp="746" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="776" pin="2"/><net_sink comp="782" pin=1"/></net>

<net id="793"><net_src comp="782" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="794"><net_src comp="742" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="795"><net_src comp="766" pin="1"/><net_sink comp="788" pin=2"/></net>

<net id="799"><net_src comp="788" pin="3"/><net_sink comp="796" pin=0"/></net>

<net id="804"><net_src comp="708" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="809"><net_src comp="682" pin="2"/><net_sink comp="805" pin=1"/></net>

<net id="819"><net_src comp="813" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="821"><net_src comp="816" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="822"><net_src comp="816" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="827"><net_src comp="94" pin="0"/><net_sink comp="823" pin=1"/></net>

<net id="850"><net_src comp="144" pin="0"/><net_sink comp="843" pin=0"/></net>

<net id="851"><net_src comp="828" pin="1"/><net_sink comp="843" pin=1"/></net>

<net id="852"><net_src comp="831" pin="1"/><net_sink comp="843" pin=2"/></net>

<net id="853"><net_src comp="146" pin="0"/><net_sink comp="843" pin=3"/></net>

<net id="859"><net_src comp="269" pin="3"/><net_sink comp="854" pin=1"/></net>

<net id="860"><net_src comp="843" pin="5"/><net_sink comp="854" pin=2"/></net>

<net id="868"><net_src comp="144" pin="0"/><net_sink comp="861" pin=0"/></net>

<net id="869"><net_src comp="837" pin="1"/><net_sink comp="861" pin=1"/></net>

<net id="870"><net_src comp="840" pin="1"/><net_sink comp="861" pin=2"/></net>

<net id="871"><net_src comp="146" pin="0"/><net_sink comp="861" pin=3"/></net>

<net id="877"><net_src comp="281" pin="3"/><net_sink comp="872" pin=1"/></net>

<net id="878"><net_src comp="861" pin="5"/><net_sink comp="872" pin=2"/></net>

<net id="886"><net_src comp="144" pin="0"/><net_sink comp="879" pin=0"/></net>

<net id="887"><net_src comp="834" pin="1"/><net_sink comp="879" pin=2"/></net>

<net id="888"><net_src comp="146" pin="0"/><net_sink comp="879" pin=3"/></net>

<net id="894"><net_src comp="293" pin="3"/><net_sink comp="889" pin=1"/></net>

<net id="895"><net_src comp="879" pin="5"/><net_sink comp="889" pin=2"/></net>

<net id="906"><net_src comp="889" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="911"><net_src comp="899" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="916"><net_src comp="872" pin="3"/><net_sink comp="912" pin=0"/></net>

<net id="925"><net_src comp="896" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="930"><net_src comp="854" pin="3"/><net_sink comp="926" pin=0"/></net>

<net id="938"><net_src comp="144" pin="0"/><net_sink comp="931" pin=0"/></net>

<net id="939"><net_src comp="854" pin="3"/><net_sink comp="931" pin=1"/></net>

<net id="940"><net_src comp="872" pin="3"/><net_sink comp="931" pin=2"/></net>

<net id="941"><net_src comp="889" pin="3"/><net_sink comp="931" pin=3"/></net>

<net id="947"><net_src comp="931" pin="5"/><net_sink comp="942" pin=1"/></net>

<net id="948"><net_src comp="854" pin="3"/><net_sink comp="942" pin=2"/></net>

<net id="956"><net_src comp="144" pin="0"/><net_sink comp="949" pin=0"/></net>

<net id="957"><net_src comp="854" pin="3"/><net_sink comp="949" pin=1"/></net>

<net id="958"><net_src comp="872" pin="3"/><net_sink comp="949" pin=2"/></net>

<net id="959"><net_src comp="889" pin="3"/><net_sink comp="949" pin=3"/></net>

<net id="965"><net_src comp="949" pin="5"/><net_sink comp="960" pin=1"/></net>

<net id="966"><net_src comp="872" pin="3"/><net_sink comp="960" pin=2"/></net>

<net id="974"><net_src comp="144" pin="0"/><net_sink comp="967" pin=0"/></net>

<net id="975"><net_src comp="854" pin="3"/><net_sink comp="967" pin=1"/></net>

<net id="976"><net_src comp="872" pin="3"/><net_sink comp="967" pin=2"/></net>

<net id="977"><net_src comp="889" pin="3"/><net_sink comp="967" pin=3"/></net>

<net id="983"><net_src comp="967" pin="5"/><net_sink comp="978" pin=1"/></net>

<net id="984"><net_src comp="889" pin="3"/><net_sink comp="978" pin=2"/></net>

<net id="994"><net_src comp="988" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="999"><net_src comp="90" pin="0"/><net_sink comp="995" pin=0"/></net>

<net id="1000"><net_src comp="991" pin="1"/><net_sink comp="995" pin=1"/></net>

<net id="1004"><net_src comp="995" pin="2"/><net_sink comp="1001" pin=0"/></net>

<net id="1008"><net_src comp="985" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1027"><net_src comp="1015" pin="1"/><net_sink comp="1024" pin=0"/></net>

<net id="1031"><net_src comp="1012" pin="1"/><net_sink comp="1028" pin=0"/></net>

<net id="1036"><net_src comp="1028" pin="1"/><net_sink comp="1032" pin=0"/></net>

<net id="1040"><net_src comp="1009" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1045"><net_src comp="1037" pin="1"/><net_sink comp="1041" pin=0"/></net>

<net id="1059"><net_src comp="1052" pin="1"/><net_sink comp="1055" pin=0"/></net>

<net id="1068"><net_src comp="1049" pin="1"/><net_sink comp="1064" pin=0"/></net>

<net id="1077"><net_src comp="1046" pin="1"/><net_sink comp="1073" pin=0"/></net>

<net id="1095"><net_src comp="1085" pin="1"/><net_sink comp="1091" pin=1"/></net>

<net id="1099"><net_src comp="1091" pin="2"/><net_sink comp="1096" pin=0"/></net>

<net id="1104"><net_src comp="1096" pin="1"/><net_sink comp="1100" pin=0"/></net>

<net id="1115"><net_src comp="1100" pin="2"/><net_sink comp="1111" pin=0"/></net>

<net id="1116"><net_src comp="1108" pin="1"/><net_sink comp="1111" pin=1"/></net>

<net id="1122"><net_src comp="120" pin="0"/><net_sink comp="1117" pin=0"/></net>

<net id="1123"><net_src comp="1111" pin="2"/><net_sink comp="1117" pin=1"/></net>

<net id="1124"><net_src comp="122" pin="0"/><net_sink comp="1117" pin=2"/></net>

<net id="1129"><net_src comp="1088" pin="1"/><net_sink comp="1125" pin=1"/></net>

<net id="1134"><net_src comp="1105" pin="1"/><net_sink comp="1130" pin=1"/></net>

<net id="1138"><net_src comp="1130" pin="2"/><net_sink comp="1135" pin=0"/></net>

<net id="1143"><net_src comp="1135" pin="1"/><net_sink comp="1139" pin=0"/></net>

<net id="1144"><net_src comp="1125" pin="2"/><net_sink comp="1139" pin=1"/></net>

<net id="1150"><net_src comp="120" pin="0"/><net_sink comp="1145" pin=0"/></net>

<net id="1151"><net_src comp="1139" pin="2"/><net_sink comp="1145" pin=1"/></net>

<net id="1152"><net_src comp="122" pin="0"/><net_sink comp="1145" pin=2"/></net>

<net id="1158"><net_src comp="120" pin="0"/><net_sink comp="1153" pin=0"/></net>

<net id="1159"><net_src comp="1111" pin="2"/><net_sink comp="1153" pin=1"/></net>

<net id="1160"><net_src comp="122" pin="0"/><net_sink comp="1153" pin=2"/></net>

<net id="1172"><net_src comp="84" pin="0"/><net_sink comp="1168" pin=1"/></net>

<net id="1177"><net_src comp="1164" pin="2"/><net_sink comp="1173" pin=0"/></net>

<net id="1178"><net_src comp="1168" pin="2"/><net_sink comp="1173" pin=1"/></net>

<net id="1187"><net_src comp="1179" pin="2"/><net_sink comp="1183" pin=0"/></net>

<net id="1188"><net_src comp="84" pin="0"/><net_sink comp="1183" pin=1"/></net>

<net id="1193"><net_src comp="1183" pin="2"/><net_sink comp="1189" pin=1"/></net>

<net id="1198"><net_src comp="1189" pin="2"/><net_sink comp="1194" pin=0"/></net>

<net id="1199"><net_src comp="1173" pin="2"/><net_sink comp="1194" pin=1"/></net>

<net id="1204"><net_src comp="1179" pin="2"/><net_sink comp="1200" pin=0"/></net>

<net id="1205"><net_src comp="1168" pin="2"/><net_sink comp="1200" pin=1"/></net>

<net id="1211"><net_src comp="1194" pin="2"/><net_sink comp="1206" pin=0"/></net>

<net id="1212"><net_src comp="148" pin="0"/><net_sink comp="1206" pin=1"/></net>

<net id="1213"><net_src comp="1161" pin="1"/><net_sink comp="1206" pin=2"/></net>

<net id="1219"><net_src comp="1189" pin="2"/><net_sink comp="1214" pin=0"/></net>

<net id="1220"><net_src comp="150" pin="0"/><net_sink comp="1214" pin=1"/></net>

<net id="1221"><net_src comp="1161" pin="1"/><net_sink comp="1214" pin=2"/></net>

<net id="1227"><net_src comp="1200" pin="2"/><net_sink comp="1222" pin=0"/></net>

<net id="1228"><net_src comp="1206" pin="3"/><net_sink comp="1222" pin=1"/></net>

<net id="1229"><net_src comp="1214" pin="3"/><net_sink comp="1222" pin=2"/></net>

<net id="1230"><net_src comp="1222" pin="3"/><net_sink comp="256" pin=2"/></net>

<net id="1236"><net_src comp="1005" pin="1"/><net_sink comp="1231" pin=0"/></net>

<net id="1237"><net_src comp="1001" pin="1"/><net_sink comp="1231" pin=2"/></net>

<net id="1243"><net_src comp="1018" pin="1"/><net_sink comp="1238" pin=0"/></net>

<net id="1244"><net_src comp="1238" pin="3"/><net_sink comp="1021" pin=0"/></net>

<net id="1250"><net_src comp="1024" pin="1"/><net_sink comp="1245" pin=0"/></net>

<net id="1251"><net_src comp="1021" pin="1"/><net_sink comp="1245" pin=2"/></net>

<net id="1257"><net_src comp="1082" pin="1"/><net_sink comp="1252" pin=0"/></net>

<net id="1258"><net_src comp="1252" pin="3"/><net_sink comp="1100" pin=1"/></net>

<net id="1259"><net_src comp="1252" pin="3"/><net_sink comp="1125" pin=0"/></net>

<net id="1263"><net_src comp="154" pin="1"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="1009" pin=0"/></net>

<net id="1265"><net_src comp="1260" pin="1"/><net_sink comp="1046" pin=0"/></net>

<net id="1266"><net_src comp="1260" pin="1"/><net_sink comp="1078" pin=1"/></net>

<net id="1270"><net_src comp="158" pin="1"/><net_sink comp="1267" pin=0"/></net>

<net id="1271"><net_src comp="1267" pin="1"/><net_sink comp="1012" pin=0"/></net>

<net id="1272"><net_src comp="1267" pin="1"/><net_sink comp="1073" pin=1"/></net>

<net id="1276"><net_src comp="162" pin="1"/><net_sink comp="1273" pin=0"/></net>

<net id="1277"><net_src comp="1273" pin="1"/><net_sink comp="1049" pin=0"/></net>

<net id="1278"><net_src comp="1273" pin="1"/><net_sink comp="1069" pin=1"/></net>

<net id="1282"><net_src comp="166" pin="1"/><net_sink comp="1279" pin=0"/></net>

<net id="1283"><net_src comp="1279" pin="1"/><net_sink comp="1015" pin=0"/></net>

<net id="1284"><net_src comp="1279" pin="1"/><net_sink comp="1064" pin=1"/></net>

<net id="1288"><net_src comp="170" pin="1"/><net_sink comp="1285" pin=0"/></net>

<net id="1289"><net_src comp="1285" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="1290"><net_src comp="1285" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1291"><net_src comp="1285" pin="1"/><net_sink comp="1060" pin=1"/></net>

<net id="1295"><net_src comp="174" pin="1"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="1297"><net_src comp="1292" pin="1"/><net_sink comp="1055" pin=1"/></net>

<net id="1301"><net_src comp="178" pin="1"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="1303"><net_src comp="1298" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="1304"><net_src comp="1298" pin="1"/><net_sink comp="926" pin=1"/></net>

<net id="1308"><net_src comp="182" pin="1"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="1310"><net_src comp="1305" pin="1"/><net_sink comp="921" pin=1"/></net>

<net id="1314"><net_src comp="186" pin="1"/><net_sink comp="1311" pin=0"/></net>

<net id="1315"><net_src comp="1311" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="1316"><net_src comp="1311" pin="1"/><net_sink comp="917" pin=1"/></net>

<net id="1320"><net_src comp="190" pin="1"/><net_sink comp="1317" pin=0"/></net>

<net id="1321"><net_src comp="1317" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="1322"><net_src comp="1317" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="1323"><net_src comp="1317" pin="1"/><net_sink comp="912" pin=1"/></net>

<net id="1327"><net_src comp="194" pin="1"/><net_sink comp="1324" pin=0"/></net>

<net id="1328"><net_src comp="1324" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="1329"><net_src comp="1324" pin="1"/><net_sink comp="907" pin=1"/></net>

<net id="1333"><net_src comp="198" pin="1"/><net_sink comp="1330" pin=0"/></net>

<net id="1334"><net_src comp="1330" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="1335"><net_src comp="1330" pin="1"/><net_sink comp="902" pin=1"/></net>

<net id="1339"><net_src comp="340" pin="1"/><net_sink comp="1336" pin=0"/></net>

<net id="1340"><net_src comp="1336" pin="1"/><net_sink comp="1231" pin=1"/></net>

<net id="1344"><net_src comp="344" pin="1"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="1238" pin=1"/></net>

<net id="1349"><net_src comp="348" pin="1"/><net_sink comp="1346" pin=0"/></net>

<net id="1350"><net_src comp="1346" pin="1"/><net_sink comp="1245" pin=1"/></net>

<net id="1354"><net_src comp="352" pin="1"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="1252" pin=1"/></net>

<net id="1359"><net_src comp="356" pin="1"/><net_sink comp="1356" pin=0"/></net>

<net id="1360"><net_src comp="1356" pin="1"/><net_sink comp="1032" pin=1"/></net>

<net id="1364"><net_src comp="360" pin="1"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="1041" pin=1"/></net>

<net id="1369"><net_src comp="368" pin="2"/><net_sink comp="1366" pin=0"/></net>

<net id="1373"><net_src comp="374" pin="2"/><net_sink comp="1370" pin=0"/></net>

<net id="1374"><net_src comp="1370" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="1378"><net_src comp="380" pin="2"/><net_sink comp="1375" pin=0"/></net>

<net id="1382"><net_src comp="386" pin="2"/><net_sink comp="1379" pin=0"/></net>

<net id="1383"><net_src comp="1379" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="1387"><net_src comp="402" pin="2"/><net_sink comp="1384" pin=0"/></net>

<net id="1388"><net_src comp="1384" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="1392"><net_src comp="408" pin="2"/><net_sink comp="1389" pin=0"/></net>

<net id="1396"><net_src comp="414" pin="2"/><net_sink comp="1393" pin=0"/></net>

<net id="1400"><net_src comp="420" pin="2"/><net_sink comp="1397" pin=0"/></net>

<net id="1401"><net_src comp="1397" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="1402"><net_src comp="1397" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="1403"><net_src comp="1397" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="1407"><net_src comp="574" pin="2"/><net_sink comp="1404" pin=0"/></net>

<net id="1408"><net_src comp="1404" pin="1"/><net_sink comp="931" pin=4"/></net>

<net id="1412"><net_src comp="612" pin="2"/><net_sink comp="1409" pin=0"/></net>

<net id="1413"><net_src comp="1409" pin="1"/><net_sink comp="949" pin=4"/></net>

<net id="1417"><net_src comp="650" pin="2"/><net_sink comp="1414" pin=0"/></net>

<net id="1418"><net_src comp="1414" pin="1"/><net_sink comp="967" pin=4"/></net>

<net id="1422"><net_src comp="660" pin="2"/><net_sink comp="1419" pin=0"/></net>

<net id="1426"><net_src comp="666" pin="2"/><net_sink comp="1423" pin=0"/></net>

<net id="1427"><net_src comp="1423" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="1431"><net_src comp="714" pin="2"/><net_sink comp="1428" pin=0"/></net>

<net id="1435"><net_src comp="788" pin="3"/><net_sink comp="1432" pin=0"/></net>

<net id="1436"><net_src comp="1432" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="1440"><net_src comp="796" pin="1"/><net_sink comp="1437" pin=0"/></net>

<net id="1441"><net_src comp="1437" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="1445"><net_src comp="800" pin="2"/><net_sink comp="1442" pin=0"/></net>

<net id="1446"><net_src comp="1442" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="1447"><net_src comp="1442" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="1448"><net_src comp="1442" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="1452"><net_src comp="805" pin="2"/><net_sink comp="1449" pin=0"/></net>

<net id="1456"><net_src comp="810" pin="1"/><net_sink comp="1453" pin=0"/></net>

<net id="1457"><net_src comp="1453" pin="1"/><net_sink comp="879" pin=1"/></net>

<net id="1458"><net_src comp="1453" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="1462"><net_src comp="263" pin="3"/><net_sink comp="1459" pin=0"/></net>

<net id="1463"><net_src comp="1459" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="1467"><net_src comp="823" pin="2"/><net_sink comp="1464" pin=0"/></net>

<net id="1468"><net_src comp="1464" pin="1"/><net_sink comp="843" pin=4"/></net>

<net id="1469"><net_src comp="1464" pin="1"/><net_sink comp="861" pin=4"/></net>

<net id="1470"><net_src comp="1464" pin="1"/><net_sink comp="879" pin=4"/></net>

<net id="1474"><net_src comp="275" pin="3"/><net_sink comp="1471" pin=0"/></net>

<net id="1475"><net_src comp="1471" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="1476"><net_src comp="1471" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="1480"><net_src comp="287" pin="3"/><net_sink comp="1477" pin=0"/></net>

<net id="1481"><net_src comp="1477" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="1482"><net_src comp="1477" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="1486"><net_src comp="942" pin="3"/><net_sink comp="1483" pin=0"/></net>

<net id="1487"><net_src comp="1483" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1488"><net_src comp="1483" pin="1"/><net_sink comp="1105" pin=0"/></net>

<net id="1489"><net_src comp="1483" pin="1"/><net_sink comp="1108" pin=0"/></net>

<net id="1493"><net_src comp="960" pin="3"/><net_sink comp="1490" pin=0"/></net>

<net id="1494"><net_src comp="1490" pin="1"/><net_sink comp="1069" pin=0"/></net>

<net id="1495"><net_src comp="1490" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1499"><net_src comp="978" pin="3"/><net_sink comp="1496" pin=0"/></net>

<net id="1500"><net_src comp="1496" pin="1"/><net_sink comp="1018" pin=0"/></net>

<net id="1501"><net_src comp="1496" pin="1"/><net_sink comp="1060" pin=0"/></net>

<net id="1505"><net_src comp="1231" pin="3"/><net_sink comp="1502" pin=0"/></net>

<net id="1506"><net_src comp="1502" pin="1"/><net_sink comp="1238" pin=0"/></net>

<net id="1510"><net_src comp="1245" pin="3"/><net_sink comp="1507" pin=0"/></net>

<net id="1511"><net_src comp="1507" pin="1"/><net_sink comp="1252" pin=0"/></net>

<net id="1515"><net_src comp="1032" pin="2"/><net_sink comp="1512" pin=0"/></net>

<net id="1516"><net_src comp="1512" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="1517"><net_src comp="1512" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="1521"><net_src comp="1041" pin="2"/><net_sink comp="1518" pin=0"/></net>

<net id="1522"><net_src comp="1518" pin="1"/><net_sink comp="1088" pin=0"/></net>

<net id="1523"><net_src comp="1518" pin="1"/><net_sink comp="1091" pin=0"/></net>

<net id="1527"><net_src comp="1117" pin="3"/><net_sink comp="1524" pin=0"/></net>

<net id="1528"><net_src comp="1524" pin="1"/><net_sink comp="1168" pin=0"/></net>

<net id="1529"><net_src comp="1524" pin="1"/><net_sink comp="1189" pin=0"/></net>

<net id="1533"><net_src comp="1139" pin="2"/><net_sink comp="1530" pin=0"/></net>

<net id="1534"><net_src comp="1530" pin="1"/><net_sink comp="1161" pin=0"/></net>

<net id="1538"><net_src comp="1145" pin="3"/><net_sink comp="1535" pin=0"/></net>

<net id="1539"><net_src comp="1535" pin="1"/><net_sink comp="1164" pin=0"/></net>

<net id="1540"><net_src comp="1535" pin="1"/><net_sink comp="1179" pin=1"/></net>

<net id="1544"><net_src comp="1153" pin="3"/><net_sink comp="1541" pin=0"/></net>

<net id="1545"><net_src comp="1541" pin="1"/><net_sink comp="1164" pin=1"/></net>

<net id="1546"><net_src comp="1541" pin="1"/><net_sink comp="1179" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst_data_stream_V | {8 }
 - Input state : 
	Port: Filter2D : p_src_data_stream_V | {4 }
	Port: Filter2D : p_kernel_val_0_V_1_read | {1 }
	Port: Filter2D : p_kernel_val_0_V_2_read | {1 }
	Port: Filter2D : p_kernel_val_1_V_0_read | {1 }
	Port: Filter2D : p_kernel_val_1_V_2_read | {1 }
	Port: Filter2D : p_kernel_val_2_V_0_read | {1 }
	Port: Filter2D : p_kernel_val_2_V_1_read | {1 }
  - Chain level:
	State 1
		rend_i_i_0 : 1
	State 2
		zext_ln443 : 1
		icmp_ln443 : 1
		i_V : 1
		br_ln443 : 2
		icmp_ln887 : 1
		xor_ln457 : 2
		tmp : 1
		icmp_ln899 : 2
		icmp_ln879 : 1
		icmp_ln879_1 : 1
		icmp_ln899_1 : 1
		trunc_ln506 : 1
		add_ln506 : 2
		add_ln507 : 2
		tmp_28 : 3
		xor_ln118_6 : 4
		icmp_ln118 : 3
		and_ln118_1 : 4
		tmp_29 : 3
		sub_ln142 : 2
		select_ln139_1 : 4
		trunc_ln507 : 5
		icmp_ln144_1 : 5
		sub_ln507 : 6
		add_ln506_1 : 2
		tmp_30 : 3
		tmp_31 : 3
		trunc_ln142 : 1
		add_ln506_2 : 2
		tmp_32 : 3
		tmp_33 : 3
		trunc_ln142_2 : 1
		select_ln507 : 7
		select_ln507_1 : 8
		xor_ln493_1 : 9
		xor_ln118_1 : 2
		sub_ln118 : 2
		trunc_ln118 : 3
		select_ln139_4 : 4
		select_ln118 : 5
		xor_ln493_2 : 6
		add_ln118 : 2
		xor_ln118_7 : 2
		trunc_ln118_2 : 3
		select_ln139_5 : 4
		select_ln118_1 : 5
		xor_ln493_3 : 6
	State 3
		zext_ln444 : 1
		icmp_ln444 : 1
		j_V : 1
		tmp_34 : 1
		icmp_ln891 : 2
		ImagLoc_x : 2
		tmp_35 : 3
		xor_ln118_8 : 4
		icmp_ln118_1 : 3
		and_ln118 : 4
		tmp_36 : 3
		sub_ln142_2 : 2
		select_ln139 : 4
		sext_ln139 : 5
		icmp_ln144 : 5
		sub_ln147 : 5
		select_ln118_3 : 6
		zext_ln118 : 7
		xor_ln118_9 : 4
		or_ln118 : 4
		and_ln144 : 6
		x : 8
		trunc_ln458 : 9
		or_ln457 : 4
		br_ln465 : 4
		and_ln512 : 3
		br_ln512 : 3
	State 4
		zext_ln835 : 1
		k_buf_0_val_3_addr : 2
		k_buf_0_val_3_load : 3
		k_buf_0_val_4_addr : 2
		k_buf_0_val_4_load : 3
		k_buf_0_val_5_addr : 2
		k_buf_0_val_5_load : 3
		store_ln472 : 3
		store_ln472 : 3
		store_ln472 : 3
		store_ln493 : 3
	State 5
		tmp_4 : 1
		col_buf_0_val_0_0 : 2
		tmp_5 : 1
		col_buf_0_val_1_0 : 2
		tmp_6 : 1
		col_buf_0_val_2_0 : 2
		store_ln489 : 1
		store_ln489 : 1
		store_ln495 : 3
		store_ln495 : 1
		store_ln495 : 3
		store_ln495 : 1
		store_ln495 : 3
		tmp_7 : 3
		src_kernel_win_0_va_23 : 4
		tmp_8 : 3
		src_kernel_win_0_va_24 : 4
		tmp_9 : 3
		src_kernel_win_0_va_25 : 4
		zext_ln1118 : 1
		sub_ln1118 : 2
		sext_ln1118_4 : 3
		zext_ln1118_1 : 1
		mul_ln1118 : 2
		sext_ln1118_5 : 3
		add_ln703 : 4
	State 6
		mul_ln1118_1 : 1
		sext_ln703 : 2
		add_ln703_1 : 3
		sext_ln703_1 : 4
		zext_ln1118_3 : 1
		mul_ln1118_2 : 2
		sext_ln703_2 : 3
		add_ln703_2 : 5
		zext_ln1118_7 : 1
		mul_ln1118_4 : 2
		zext_ln1118_8 : 1
		mul_ln1118_5 : 2
		store_ln444 : 1
		store_ln444 : 1
		store_ln444 : 1
	State 7
		mul_ln1118_3 : 1
		add_ln703_3 : 2
		add_ln703_5 : 1
		sext_ln703_4 : 2
		add_ln703_6 : 3
		p_Val2_s : 4
		p_Result_s : 5
		add_ln703_8 : 3
		add_ln703_9 : 1
		sext_ln703_5 : 2
		p_Val2_5 : 4
		p_Result_1 : 5
		tmp_41 : 5
	State 8
		p_Val2_7 : 1
		write_ln515 : 2
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |            i_V_fu_374            |    0    |    0    |    14   |
|          |         add_ln506_fu_430         |    0    |    0    |    14   |
|          |         add_ln507_fu_436         |    0    |    0    |    10   |
|          |        add_ln506_1_fu_506        |    0    |    0    |    14   |
|          |        add_ln506_2_fu_532        |    0    |    0    |    14   |
|          |         add_ln118_fu_618         |    0    |    0    |    10   |
|    add   |            j_V_fu_666            |    0    |    0    |    13   |
|          |         ImagLoc_x_fu_688         |    0    |    0    |    13   |
|          |        add_ln703_5_fu_1091       |    0    |    0    |    13   |
|          |        add_ln703_6_fu_1100       |    0    |    0    |    12   |
|          |         p_Val2_s_fu_1111         |    0    |    0    |    12   |
|          |        add_ln703_8_fu_1125       |    0    |    0    |    12   |
|          |        add_ln703_9_fu_1130       |    0    |    0    |    14   |
|          |         p_Val2_5_fu_1139         |    0    |    0    |    12   |
|----------|----------------------------------|---------|---------|---------|
|          |         icmp_ln443_fu_368        |    0    |    0    |    13   |
|          |         icmp_ln887_fu_380        |    0    |    0    |    13   |
|          |         icmp_ln899_fu_402        |    0    |    0    |    13   |
|          |         icmp_ln879_fu_408        |    0    |    0    |    13   |
|          |        icmp_ln879_1_fu_414       |    0    |    0    |    13   |
|   icmp   |        icmp_ln899_1_fu_420       |    0    |    0    |    13   |
|          |         icmp_ln118_fu_456        |    0    |    0    |    13   |
|          |        icmp_ln144_1_fu_494       |    0    |    0    |    13   |
|          |         icmp_ln444_fu_660        |    0    |    0    |    13   |
|          |         icmp_ln891_fu_682        |    0    |    0    |    13   |
|          |        icmp_ln118_1_fu_708       |    0    |    0    |    13   |
|          |         icmp_ln144_fu_746        |    0    |    0    |    13   |
|----------|----------------------------------|---------|---------|---------|
|          |       select_ln139_1_fu_482      |    0    |    0    |    11   |
|          |        select_ln507_fu_558       |    0    |    0    |    2    |
|          |       select_ln507_1_fu_566      |    0    |    0    |    2    |
|          |       select_ln139_4_fu_596      |    0    |    0    |    2    |
|          |        select_ln118_fu_604       |    0    |    0    |    2    |
|          |       select_ln139_5_fu_634      |    0    |    0    |    2    |
|          |       select_ln118_1_fu_642      |    0    |    0    |    2    |
|          |        select_ln139_fu_734       |    0    |    0    |    12   |
|          |       select_ln118_3_fu_758      |    0    |    0    |    12   |
|  select  |             x_fu_788             |    0    |    0    |    12   |
|          |     col_buf_0_val_0_0_fu_854     |    0    |    0    |    8    |
|          |     col_buf_0_val_1_0_fu_872     |    0    |    0    |    8    |
|          |     col_buf_0_val_2_0_fu_889     |    0    |    0    |    8    |
|          |   src_kernel_win_0_va_23_fu_942  |    0    |    0    |    8    |
|          |   src_kernel_win_0_va_24_fu_960  |    0    |    0    |    8    |
|          |   src_kernel_win_0_va_25_fu_978  |    0    |    0    |    8    |
|          |       select_ln340_fu_1206       |    0    |    0    |    16   |
|          |       select_ln388_fu_1214       |    0    |    0    |    16   |
|          |         p_Val2_7_fu_1222         |    0    |    0    |    16   |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_4_fu_843           |    0    |    0    |    15   |
|          |           tmp_5_fu_861           |    0    |    0    |    15   |
|    mux   |           tmp_6_fu_879           |    0    |    0    |    15   |
|          |           tmp_7_fu_931           |    0    |    0    |    15   |
|          |           tmp_8_fu_949           |    0    |    0    |    15   |
|          |           tmp_9_fu_967           |    0    |    0    |    15   |
|----------|----------------------------------|---------|---------|---------|
|    mul   |       mul_ln1118_4_fu_1032       |    0    |    0    |    41   |
|          |       mul_ln1118_5_fu_1041       |    0    |    0    |    41   |
|----------|----------------------------------|---------|---------|---------|
|          |         sub_ln142_fu_476         |    0    |    0    |    14   |
|          |         sub_ln507_fu_500         |    0    |    0    |    10   |
|    sub   |         sub_ln118_fu_586         |    0    |    0    |    10   |
|          |        sub_ln142_2_fu_728        |    0    |    0    |    13   |
|          |         sub_ln147_fu_752         |    0    |    0    |    12   |
|          |         sub_ln1118_fu_995        |    0    |    0    |    15   |
|----------|----------------------------------|---------|---------|---------|
|          |         xor_ln457_fu_386         |    0    |    0    |    2    |
|          |        xor_ln118_6_fu_450        |    0    |    0    |    2    |
|          |        xor_ln493_1_fu_574        |    0    |    0    |    2    |
|          |        xor_ln118_1_fu_580        |    0    |    0    |    2    |
|          |        xor_ln493_2_fu_612        |    0    |    0    |    2    |
|    xor   |        xor_ln118_7_fu_624        |    0    |    0    |    2    |
|          |        xor_ln493_3_fu_650        |    0    |    0    |    2    |
|          |        xor_ln118_8_fu_702        |    0    |    0    |    2    |
|          |        xor_ln118_9_fu_770        |    0    |    0    |    2    |
|          |         xor_ln493_fu_823         |    0    |    0    |    2    |
|          |         xor_ln785_fu_1168        |    0    |    0    |    2    |
|          |         xor_ln786_fu_1183        |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |        and_ln118_1_fu_462        |    0    |    0    |    2    |
|          |         and_ln118_fu_714         |    0    |    0    |    2    |
|          |         and_ln144_fu_782         |    0    |    0    |    2    |
|    and   |         and_ln512_fu_805         |    0    |    0    |    2    |
|          |         overflow_fu_1173         |    0    |    0    |    2    |
|          |         and_ln786_fu_1179        |    0    |    0    |    2    |
|          |         underflow_fu_1189        |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |          or_ln118_fu_776         |    0    |    0    |    2    |
|          |          or_ln457_fu_800         |    0    |    0    |    2    |
|    or    |         or_ln785_fu_1164         |    0    |    0    |    2    |
|          |         or_ln340_fu_1194         |    0    |    0    |    2    |
|          |        or_ln340_1_fu_1200        |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |            grp_fu_1231           |    1    |    0    |    0    |
|  muladd  |            grp_fu_1238           |    1    |    0    |    0    |
|          |            grp_fu_1245           |    1    |    0    |    0    |
|          |            grp_fu_1252           |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          | p_kernel_val_2_V_1_s_read_fu_214 |    0    |    0    |    0    |
|          | p_kernel_val_2_V_0_s_read_fu_220 |    0    |    0    |    0    |
|          | p_kernel_val_1_V_2_s_read_fu_226 |    0    |    0    |    0    |
|   read   | p_kernel_val_1_V_0_s_read_fu_232 |    0    |    0    |    0    |
|          | p_kernel_val_0_V_2_s_read_fu_238 |    0    |    0    |    0    |
|          | p_kernel_val_0_V_1_s_read_fu_244 |    0    |    0    |    0    |
|          |          grp_read_fu_250         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   write  |     write_ln515_write_fu_256     |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |        sext_ln1118_fu_340        |    0    |    0    |    0    |
|          |       sext_ln1118_1_fu_344       |    0    |    0    |    0    |
|          |       sext_ln1118_2_fu_348       |    0    |    0    |    0    |
|          |       sext_ln1118_3_fu_356       |    0    |    0    |    0    |
|          |         sext_ln139_fu_742        |    0    |    0    |    0    |
|   sext   |         sext_ln144_fu_813        |    0    |    0    |    0    |
|          |       sext_ln1118_4_fu_1001      |    0    |    0    |    0    |
|          |       sext_ln703_1_fu_1021       |    0    |    0    |    0    |
|          |       sext_ln703_3_fu_1085       |    0    |    0    |    0    |
|          |       sext_ln703_4_fu_1096       |    0    |    0    |    0    |
|          |       sext_ln703_5_fu_1135       |    0    |    0    |    0    |
|          |       sext_ln703_6_fu_1161       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |       zext_ln1118_4_fu_352       |    0    |    0    |    0    |
|          |       zext_ln1118_5_fu_360       |    0    |    0    |    0    |
|          |         zext_ln443_fu_364        |    0    |    0    |    0    |
|          |         zext_ln444_fu_656        |    0    |    0    |    0    |
|          |         zext_ln118_fu_766        |    0    |    0    |    0    |
|          |         zext_ln835_fu_816        |    0    |    0    |    0    |
|          |        zext_ln1118_fu_991        |    0    |    0    |    0    |
|   zext   |       zext_ln1118_1_fu_1005      |    0    |    0    |    0    |
|          |       zext_ln1118_2_fu_1018      |    0    |    0    |    0    |
|          |       zext_ln1118_3_fu_1024      |    0    |    0    |    0    |
|          |       zext_ln1118_7_fu_1028      |    0    |    0    |    0    |
|          |       zext_ln1118_8_fu_1037      |    0    |    0    |    0    |
|          |       zext_ln1118_6_fu_1082      |    0    |    0    |    0    |
|          |        zext_ln703_fu_1088        |    0    |    0    |    0    |
|          |       zext_ln703_1_fu_1105       |    0    |    0    |    0    |
|          |       zext_ln703_2_fu_1108       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|partselect|            tmp_fu_392            |    0    |    0    |    0    |
|          |           tmp_34_fu_672          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |        trunc_ln506_fu_426        |    0    |    0    |    0    |
|          |        trunc_ln507_fu_490        |    0    |    0    |    0    |
|          |        trunc_ln142_fu_528        |    0    |    0    |    0    |
|   trunc  |       trunc_ln142_2_fu_554       |    0    |    0    |    0    |
|          |        trunc_ln118_fu_592        |    0    |    0    |    0    |
|          |       trunc_ln118_2_fu_630       |    0    |    0    |    0    |
|          |        trunc_ln458_fu_796        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_28_fu_442          |    0    |    0    |    0    |
|          |           tmp_29_fu_468          |    0    |    0    |    0    |
|          |           tmp_30_fu_512          |    0    |    0    |    0    |
|          |           tmp_31_fu_520          |    0    |    0    |    0    |
|          |           tmp_32_fu_538          |    0    |    0    |    0    |
| bitselect|           tmp_33_fu_546          |    0    |    0    |    0    |
|          |           tmp_35_fu_694          |    0    |    0    |    0    |
|          |           tmp_36_fu_720          |    0    |    0    |    0    |
|          |        p_Result_s_fu_1117        |    0    |    0    |    0    |
|          |        p_Result_1_fu_1145        |    0    |    0    |    0    |
|          |          tmp_41_fu_1153          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    4    |    0    |   782   |
|----------|----------------------------------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------+--------+--------+--------+--------+
|k_buf_0_val_3|    1   |    0   |    0   |    0   |
|k_buf_0_val_4|    1   |    0   |    0   |    0   |
|k_buf_0_val_5|    1   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+
|    Total    |    3   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|      add_ln703_2_reg_1507     |   12   |
|       add_ln703_reg_1502      |   11   |
|       and_ln118_reg_1428      |    1   |
|       and_ln512_reg_1449      |    1   |
|          i_V_reg_1370         |   10   |
|      icmp_ln443_reg_1366      |    1   |
|      icmp_ln444_reg_1419      |    1   |
|     icmp_ln879_1_reg_1393     |    1   |
|      icmp_ln879_reg_1389      |    1   |
|      icmp_ln887_reg_1375      |    1   |
|     icmp_ln899_1_reg_1397     |    1   |
|      icmp_ln899_reg_1384      |    1   |
|          j_V_reg_1423         |   11   |
|  k_buf_0_val_3_addr_reg_1459  |   11   |
|  k_buf_0_val_4_addr_reg_1471  |   11   |
|  k_buf_0_val_5_addr_reg_1477  |   11   |
|     mul_ln1118_4_reg_1512     |   10   |
|     mul_ln1118_5_reg_1518     |   11   |
|       or_ln457_reg_1442       |    1   |
|      p_Result_1_reg_1535      |    1   |
|      p_Result_s_reg_1524      |    1   |
|       p_Val2_5_reg_1530       |   12   |
| right_border_buf_0_14_reg_1305|    8   |
| right_border_buf_0_15_reg_1311|    8   |
| right_border_buf_0_16_reg_1317|    8   |
| right_border_buf_0_17_reg_1324|    8   |
| right_border_buf_0_18_reg_1330|    8   |
| right_border_buf_0_19_reg_1453|    8   |
| right_border_buf_0_s_reg_1298 |    8   |
|     sext_ln1118_1_reg_1341    |   10   |
|     sext_ln1118_2_reg_1346    |   11   |
|     sext_ln1118_3_reg_1356    |   10   |
|      sext_ln1118_reg_1336     |   10   |
|src_kernel_win_0_va_18_reg_1267|    8   |
|src_kernel_win_0_va_19_reg_1273|    8   |
|src_kernel_win_0_va_20_reg_1279|    8   |
|src_kernel_win_0_va_21_reg_1285|    8   |
|src_kernel_win_0_va_22_reg_1292|    8   |
|src_kernel_win_0_va_23_reg_1483|    8   |
|src_kernel_win_0_va_24_reg_1490|    8   |
|src_kernel_win_0_va_25_reg_1496|    8   |
|  src_kernel_win_0_va_reg_1260 |    8   |
|         t_V_2_reg_329         |   11   |
|          t_V_reg_318          |   10   |
|        tmp_41_reg_1541        |    1   |
|      trunc_ln458_reg_1437     |    2   |
|           x_reg_1432          |   13   |
|       xor_ln457_reg_1379      |    1   |
|      xor_ln493_1_reg_1404     |    2   |
|      xor_ln493_2_reg_1409     |    2   |
|      xor_ln493_3_reg_1414     |    2   |
|       xor_ln493_reg_1464      |    2   |
|     zext_ln1118_4_reg_1351    |   12   |
|     zext_ln1118_5_reg_1361    |   11   |
+-------------------------------+--------+
|             Total             |   360  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_269 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_281 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_293 |  p0  |   2  |  11  |   22   ||    9    |
|    grp_fu_1238    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_1252    |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   98   ||  8.845  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |    -   |    0   |   782  |    -   |
|   Memory  |    3   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    8   |    -   |   45   |    -   |
|  Register |    -   |    -   |    -   |   360  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    3   |    4   |    8   |   360  |   827  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
