[board]
type=System
children=cache_hierarchy clk_domain dvfs_handler memory processor workload
auto_unlink_shared_backstore=false
cache_line_size=64
eventq_index=0
exit_on_work_items=true
init_param=0
m5ops_base=4294967296
mem_mode=atomic_noncaching
mem_ranges=0:4294967296
memories=board.memory.mem_ctrl.dram
mmap_using_noreserve=false
multi_thread=false
num_work_ids=16
readfile=
redirect_paths=
shadow_rom_ranges=
shared_backstore=
symbolfile=
thermal_components=
thermal_model=Null
work_begin_ckpt_count=0
work_begin_cpu_id_exit=-1
work_begin_exit_count=0
work_cpus_ckpt_count=0
work_end_ckpt_count=0
work_end_exit_count=0
work_item_id=-1
workload=board.workload
system_port=board.cache_hierarchy.membus.cpu_side_ports[0]

[board.cache_hierarchy]
type=SubSystem
children=l1d-cache-0 l1i-cache-0 l2-cache-0 l2buses membus
eventq_index=0
thermal_domain=Null

[board.cache_hierarchy.l1d-cache-0]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=4
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=32
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.l1d-cache-0.power_state
prefetcher=Null
replace_expansions=true
replacement_policy=board.cache_hierarchy.l1d-cache-0.replacement_policy
response_latency=1
sequential_access=false
size=32768
system=board
tag_latency=1
tags=board.cache_hierarchy.l1d-cache-0.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=board.processor.start.core.dcache_port
mem_side=board.cache_hierarchy.l2buses.cpu_side_ports[1]

[board.cache_hierarchy.l1d-cache-0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1d-cache-0.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1d-cache-0.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=4
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l1d-cache-0.tags.indexing_policy
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.l1d-cache-0.tags.power_state
replacement_policy=board.cache_hierarchy.l1d-cache-0.replacement_policy
sequential_access=false
size=32768
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.l1d-cache-0.tags.indexing_policy]
type=SetAssociative
assoc=4
entry_size=64
eventq_index=0
size=32768

[board.cache_hierarchy.l1d-cache-0.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1i-cache-0]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=4
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=32
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.l1i-cache-0.power_state
prefetcher=Null
replace_expansions=true
replacement_policy=board.cache_hierarchy.l1i-cache-0.replacement_policy
response_latency=1
sequential_access=false
size=32768
system=board
tag_latency=1
tags=board.cache_hierarchy.l1i-cache-0.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=board.processor.start.core.icache_port
mem_side=board.cache_hierarchy.l2buses.cpu_side_ports[0]

[board.cache_hierarchy.l1i-cache-0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l1i-cache-0.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l1i-cache-0.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=4
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l1i-cache-0.tags.indexing_policy
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.l1i-cache-0.tags.power_state
replacement_policy=board.cache_hierarchy.l1i-cache-0.replacement_policy
sequential_access=false
size=32768
system=board
tag_latency=1
warmup_percentage=0

[board.cache_hierarchy.l1i-cache-0.tags.indexing_policy]
type=SetAssociative
assoc=4
entry_size=64
eventq_index=0
size=32768

[board.cache_hierarchy.l1i-cache-0.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2-cache-0]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=board.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=4
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=32
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.l2-cache-0.power_state
prefetcher=board.cache_hierarchy.l2-cache-0.prefetcher
replace_expansions=true
replacement_policy=board.cache_hierarchy.l2-cache-0.replacement_policy
response_latency=4
sequential_access=false
size=1048576
system=board
tag_latency=4
tags=board.cache_hierarchy.l2-cache-0.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=board.cache_hierarchy.l2buses.mem_side_ports[0]
mem_side=board.cache_hierarchy.membus.cpu_side_ports[1]

[board.cache_hierarchy.l2-cache-0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2-cache-0.prefetcher]
type=BOPPrefetcher
children=power_state
bad_score=10
block_size=64
cache_snoop=false
clk_domain=board.clk_domain
delay_queue_cycles=60
delay_queue_enable=true
delay_queue_size=15
eventq_index=0
latency=1
max_prefetch_requests_with_pending_translation=32
negative_offsets_enable=true
offset_list_size=46
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=board.cache_hierarchy.l2-cache-0.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=true
queue_filter=true
queue_size=32
queue_squash=true
round_max=100
rr_size=64
score_max=31
sys=board
tag_bits=12
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[board.cache_hierarchy.l2-cache-0.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2-cache-0.replacement_policy]
type=LRURP
eventq_index=0

[board.cache_hierarchy.l2-cache-0.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=board.clk_domain
entry_size=64
eventq_index=0
indexing_policy=board.cache_hierarchy.l2-cache-0.tags.indexing_policy
partitioning_manager=Null
power_model=
power_state=board.cache_hierarchy.l2-cache-0.tags.power_state
replacement_policy=board.cache_hierarchy.l2-cache-0.replacement_policy
sequential_access=false
size=1048576
system=board
tag_latency=4
warmup_percentage=0

[board.cache_hierarchy.l2-cache-0.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=1048576

[board.cache_hierarchy.l2-cache-0.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2buses]
type=CoherentXBar
children=power_state snoop_filter
clk_domain=board.clk_domain
eventq_index=0
forward_latency=0
frontend_latency=1
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
point_of_coherency=false
point_of_unification=true
power_model=
power_state=board.cache_hierarchy.l2buses.power_state
response_latency=1
snoop_filter=board.cache_hierarchy.l2buses.snoop_filter
snoop_response_latency=1
system=board
use_default_range=false
width=32
cpu_side_ports=board.cache_hierarchy.l1i-cache-0.mem_side board.cache_hierarchy.l1d-cache-0.mem_side
mem_side_ports=board.cache_hierarchy.l2-cache-0.cpu_side

[board.cache_hierarchy.l2buses.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.l2buses.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=8388608
system=board

[board.cache_hierarchy.membus]
type=CoherentXBar
children=badaddr_responder power_state snoop_filter
clk_domain=board.clk_domain
eventq_index=0
forward_latency=4
frontend_latency=3
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
point_of_coherency=true
point_of_unification=true
power_model=
power_state=board.cache_hierarchy.membus.power_state
response_latency=2
snoop_filter=board.cache_hierarchy.membus.snoop_filter
snoop_response_latency=4
system=board
use_default_range=false
width=64
cpu_side_ports=board.system_port board.cache_hierarchy.l2-cache-0.mem_side board.processor.start.core.mmu.itb.walker.port board.processor.start.core.mmu.dtb.walker.port board.processor.start.core.interrupts.int_requestor
default=board.cache_hierarchy.membus.badaddr_responder.pio
mem_side_ports=board.memory.mem_ctrl.port board.processor.start.core.interrupts.pio board.processor.start.core.interrupts.int_responder

[board.cache_hierarchy.membus.badaddr_responder]
type=IsaFake
children=power_state
clk_domain=board.clk_domain
eventq_index=0
fake_mem=false
pio_addr=0
pio_latency=100000
pio_size=8
power_model=
power_state=board.cache_hierarchy.membus.badaddr_responder.power_state
ret_bad_addr=true
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=board
update_data=false
warn_access=
pio=board.cache_hierarchy.membus.default

[board.cache_hierarchy.membus.badaddr_responder.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.membus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.cache_hierarchy.membus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=1
max_capacity=8388608
system=board

[board.clk_domain]
type=SrcClockDomain
children=voltage_domain
clock=333
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=board.clk_domain.voltage_domain

[board.clk_domain.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[board.dvfs_handler]
type=DVFSHandler
domains=
enable=false
eventq_index=0
sys_clk_domain=board.clk_domain
transition_latency=100000000

[board.memory]
type=SubSystem
children=mem_ctrl
eventq_index=0
thermal_domain=Null

[board.memory.mem_ctrl]
type=MemCtrl
children=dram power_state
clk_domain=board.clk_domain
command_window=10000
disable_sanity_check=false
dram=board.memory.mem_ctrl.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=board.memory.mem_ctrl.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=board
write_high_thresh_perc=85
write_low_thresh_perc=50
port=board.cache_hierarchy.membus.mem_side_ports[0]

[board.memory.mem_ctrl.dram]
type=DRAMInterface
children=power_state
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.23500000000000001
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=4
addr_mapping=RoRaBaCoCh
bank_groups_per_rank=0
banks_per_rank=8
beats_per_clock=2
burst_length=8
clk_domain=board.clk_domain
collect_stats=true
conf_table_reported=true
data_clock_sync=false
device_bus_width=8
device_rowbuffer_size=1024
device_size=536870912
devices_per_rank=8
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
null=false
page_policy=open_adaptive
power_model=
power_state=board.memory.mem_ctrl.dram.power_state
range=0:4294967296
ranks_per_channel=2
read_buffer_size=32
tAAD=1250
tBURST=5000
tBURST_MAX=5000
tBURST_MIN=5000
tCCD_L=0
tCCD_L_WR=0
tCK=1250
tCL=13750
tCS=2500
tCWL=13750
tPPD=0
tRAS=35000
tRCD=13750
tRCD_WR=13750
tREFI=7800000
tRFC=260000
tRP=13750
tRRD=6000
tRRD_L=0
tRTP=7500
tRTW=2500
tWR=15000
tWTR=7500
tWTR_L=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64
writeable=true

[board.memory.mem_ctrl.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.memory.mem_ctrl.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor]
type=SubSystem
children=kvm_vm start switch1 switch2
eventq_index=0
thermal_domain=Null

[board.processor.kvm_vm]
type=KvmVM
coalescedMMIO=
eventq_index=0
system=board

[board.processor.start]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.start.core]
type=X86KvmCPU
children=decoder interrupts isa mmu power_state tracer workload
alwaysSyncTC=false
checker=Null
clk_domain=board.clk_domain
cpu_id=0
decoder=board.processor.start.core.decoder
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=1
function_trace=false
function_trace_start=0
hostFactor=1.0
hostFreq=500
interrupts=board.processor.start.core.interrupts
isa=board.processor.start.core.isa
max_insts_all_threads=0
max_insts_any_thread=92800000000
mmu=board.processor.start.core.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.start.core.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=board
tracer=board.processor.start.core.tracer
useCoalescedMMIO=false
usePerf=true
usePerfOverflow=false
useXSave=true
workload=board.processor.start.core.workload
dcache_port=board.cache_hierarchy.l1d-cache-0.cpu_side
icache_port=board.cache_hierarchy.l1i-cache-0.cpu_side

[board.processor.start.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.start.core.isa

[board.processor.start.core.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=board.processor.start.core.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=board
int_requestor=board.cache_hierarchy.membus.cpu_side_ports[4]
int_responder=board.cache_hierarchy.membus.mem_side_ports[2]
pio=board.cache_hierarchy.membus.mem_side_ports[1]

[board.processor.start.core.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=board.clk_domain
eventq_index=0

[board.processor.start.core.isa]
type=X86ISA
APMInfo=2147483672 1752462657 1769238117 1145913699
CacheParams=0 0 0 0
ExtendedFeatures=0 25165824 0 0
ExtendedState=0 0 0 0 0 0 0 0
FamilyModelStepping=134993 2053 4024171519 521
FamilyModelSteppingBrandFeatures=134993 1029 3956538367 131073
L1CacheAndTLB=4278779656 4280352544 1073873216 1073873216
L2L3CacheAndL2TLB=0 1107313152 0 67141952
LongModeAddressSize=12336 0 0 0
eventq_index=0
name_string=Fake gem5 x86_64 CPU
vendor_string=HygonGenuine

[board.processor.start.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.start.core.mmu.dtb
eventq_index=0
itb=board.processor.start.core.mmu.itb

[board.processor.start.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.start.core.mmu.dtb.walker

[board.processor.start.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.start.core.mmu.dtb.walker.power_state
system=board
port=board.cache_hierarchy.membus.cpu_side_ports[3]

[board.processor.start.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.start.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.start.core.mmu.itb.walker

[board.processor.start.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.start.core.mmu.itb.walker.power_state
system=board
port=board.cache_hierarchy.membus.cpu_side_ports[2]

[board.processor.start.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.start.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.start.core.tracer]
type=ExeTracer
children=disassembler
disassembler=board.processor.start.core.tracer.disassembler
eventq_index=0

[board.processor.start.core.tracer.disassembler]
type=InstDisassembler
eventq_index=0

[board.processor.start.core.workload]
type=Process
cmd=lbm_base.gcc44-64bit 3000 reference.dat 0 0 100_100_130_ldc.of
cwd=/home/yashas/SPEC_binaries/benchspec/CPU2006/470.lbm/exe
drivers=
egid=100
env=
errout=cerr
euid=100
eventq_index=0
executable=lbm_base.gcc44-64bit
gid=100
input=cin
kvmInSE=true
maxStackSize=67108864
output=cout
pgid=100
pid=100
ppid=0
release=5.1.0
simpoint=0
system=board
uid=100
useArchPT=true

[board.processor.switch1]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.switch1.core]
type=BaseO3CPU
children=branchPred decoder fuPool isa mmu power_state tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=board.processor.switch1.core.branchPred
cacheLoadPorts=200
cacheStorePorts=200
checker=Null
clk_domain=board.clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=2
cpu_id=0
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=2
decoder=board.processor.switch1.core.decoder
dispatchWidth=8
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=2
forwardComSize=5
fuPool=board.processor.switch1.core.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=
isa=board.processor.switch1.core.isa
issueToExecuteDelay=1
issueWidth=2
max_insts_all_threads=0
max_insts_any_thread=200000000
mmu=board.processor.switch1.core.mmu
needsTSO=true
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numPhysMatRegs=2
numPhysVecPredRegs=32
numPhysVecRegs=256
numROBEntries=192
numRobs=1
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.switch1.core.power_state
progress_interval=0
pwr_gating_latency=300
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=RoundRobin
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=true
syscallRetryLatency=10000
system=board
tracer=board.processor.switch1.core.tracer
trapLatency=13
wbWidth=8
workload=board.processor.start.core.workload

[board.processor.switch1.core.branchPred]
type=TAGE_SC_L_64KB
children=btb indirectBranchPred loop_predictor ras statistical_corrector tage
btb=board.processor.switch1.core.branchPred.btb
eventq_index=0
indirectBranchPred=board.processor.switch1.core.branchPred.indirectBranchPred
instShiftAmt=2
loop_predictor=board.processor.switch1.core.branchPred.loop_predictor
numThreads=1
ras=board.processor.switch1.core.branchPred.ras
requiresBTBHit=false
statistical_corrector=board.processor.switch1.core.branchPred.statistical_corrector
tage=board.processor.switch1.core.branchPred.tage

[board.processor.switch1.core.branchPred.btb]
type=SimpleBTB
children=power_state
clk_domain=board.clk_domain
eventq_index=0
instShiftAmt=2
numEntries=4096
numThreads=1
power_model=
power_state=board.processor.switch1.core.branchPred.btb.power_state
tagBits=16

[board.processor.switch1.core.branchPred.btb.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.switch1.core.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1
speculativePathLength=256

[board.processor.switch1.core.branchPred.loop_predictor]
type=TAGE_SC_L_LoopPredictor
eventq_index=0
initialLoopAge=7
initialLoopIter=0
logLoopTableAssoc=2
logSizeLoopPred=5
loopTableAgeBits=4
loopTableConfidenceBits=4
loopTableIterBits=10
loopTableTagBits=10
optionalAgeReset=false
restrictAllocation=true
useDirectionBit=true
useHashing=true
useSpeculation=false
withLoopBits=7

[board.processor.switch1.core.branchPred.ras]
type=ReturnAddrStack
eventq_index=0
numEntries=32
numThreads=1

[board.processor.switch1.core.branchPred.statistical_corrector]
type=TAGE_SC_L_64KB_StatisticalCorrector
bwWeightInitValue=7
bwm=40 24 10
bwnb=3
chooserConfWidth=7
eventq_index=0
extraWeightsWidth=6
iWeightInitValue=7
im=8
imm=10 4
imnb=2
inb=1
initialUpdateThresholdValue=0
lWeightInitValue=7
lm=11 6 3
lnb=3
logBias=8
logBwnb=10
logImnb=9
logInb=8
logLnb=10
logPnb=9
logSizeUp=6
logSnb=9
logTnb=10
numEntriesFirstLocalHistories=256
numEntriesSecondLocalHistories=16
numEntriesThirdLocalHistories=16
pUpdateThresholdWidth=8
pm=25 16 9
pnb=3
scCountersWidth=6
sm=16 11 6
snb=3
tm=9 4
tnb=2
updateThresholdWidth=12

[board.processor.switch1.core.branchPred.tage]
type=TAGE_SC_L_TAGE_64KB
eventq_index=0
firstLongTagTable=13
histBufferSize=2097152
initialTCounterValue=512
instShiftAmt=2
logRatioBiModalHystEntries=2
logTagTableSize=10
logTagTableSizes=13
logUResetPeriod=10
longTagsSize=12
longTagsTageFactor=20
maxHist=3000
maxNumAlloc=2
minHist=6
nHistoryTables=36
noSkip=false false true false false false true false false true true true true true true true true true true true true true true false true false true false true false false false true false false false true
numThreads=1
numUseAltOnNa=16
pathHistBits=27
shortTagsSize=8
shortTagsTageFactor=10
speculativeHistUpdate=false
tagTableCounterBits=3
tagTableTagWidths=0
tagTableUBits=1
truncatePathHist=true
useAltOnNaBits=5

[board.processor.switch1.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.switch1.core.isa

[board.processor.switch1.core.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8 FUList9
FUList=board.processor.switch1.core.fuPool.FUList0 board.processor.switch1.core.fuPool.FUList1 board.processor.switch1.core.fuPool.FUList2 board.processor.switch1.core.fuPool.FUList3 board.processor.switch1.core.fuPool.FUList4 board.processor.switch1.core.fuPool.FUList5 board.processor.switch1.core.fuPool.FUList6 board.processor.switch1.core.fuPool.FUList7 board.processor.switch1.core.fuPool.FUList8 board.processor.switch1.core.fuPool.FUList9
eventq_index=0

[board.processor.switch1.core.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=board.processor.switch1.core.fuPool.FUList0.opList

[board.processor.switch1.core.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=board.processor.switch1.core.fuPool.FUList1.opList0 board.processor.switch1.core.fuPool.FUList1.opList1

[board.processor.switch1.core.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[board.processor.switch1.core.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=1
pipelined=false

[board.processor.switch1.core.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=board.processor.switch1.core.fuPool.FUList2.opList0 board.processor.switch1.core.fuPool.FUList2.opList1 board.processor.switch1.core.fuPool.FUList2.opList2

[board.processor.switch1.core.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[board.processor.switch1.core.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[board.processor.switch1.core.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[board.processor.switch1.core.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=board.processor.switch1.core.fuPool.FUList3.opList0 board.processor.switch1.core.fuPool.FUList3.opList1 board.processor.switch1.core.fuPool.FUList3.opList2 board.processor.switch1.core.fuPool.FUList3.opList3 board.processor.switch1.core.fuPool.FUList3.opList4

[board.processor.switch1.core.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[board.processor.switch1.core.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[board.processor.switch1.core.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[board.processor.switch1.core.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[board.processor.switch1.core.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[board.processor.switch1.core.fuPool.FUList4]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4 opList5 opList6 opList7
count=0
eventq_index=0
opList=board.processor.switch1.core.fuPool.FUList4.opList0 board.processor.switch1.core.fuPool.FUList4.opList1 board.processor.switch1.core.fuPool.FUList4.opList2 board.processor.switch1.core.fuPool.FUList4.opList3 board.processor.switch1.core.fuPool.FUList4.opList4 board.processor.switch1.core.fuPool.FUList4.opList5 board.processor.switch1.core.fuPool.FUList4.opList6 board.processor.switch1.core.fuPool.FUList4.opList7

[board.processor.switch1.core.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList4.opList2]
type=OpDesc
eventq_index=0
opClass=SimdUnitStrideLoad
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList4.opList3]
type=OpDesc
eventq_index=0
opClass=SimdUnitStrideMaskLoad
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList4.opList4]
type=OpDesc
eventq_index=0
opClass=SimdStridedLoad
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList4.opList5]
type=OpDesc
eventq_index=0
opClass=SimdIndexedLoad
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList4.opList6]
type=OpDesc
eventq_index=0
opClass=SimdUnitStrideFaultOnlyFirstLoad
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList4.opList7]
type=OpDesc
eventq_index=0
opClass=SimdWholeRegisterLoad
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25 opList26 opList27 opList28 opList29 opList30
count=4
eventq_index=0
opList=board.processor.switch1.core.fuPool.FUList5.opList00 board.processor.switch1.core.fuPool.FUList5.opList01 board.processor.switch1.core.fuPool.FUList5.opList02 board.processor.switch1.core.fuPool.FUList5.opList03 board.processor.switch1.core.fuPool.FUList5.opList04 board.processor.switch1.core.fuPool.FUList5.opList05 board.processor.switch1.core.fuPool.FUList5.opList06 board.processor.switch1.core.fuPool.FUList5.opList07 board.processor.switch1.core.fuPool.FUList5.opList08 board.processor.switch1.core.fuPool.FUList5.opList09 board.processor.switch1.core.fuPool.FUList5.opList10 board.processor.switch1.core.fuPool.FUList5.opList11 board.processor.switch1.core.fuPool.FUList5.opList12 board.processor.switch1.core.fuPool.FUList5.opList13 board.processor.switch1.core.fuPool.FUList5.opList14 board.processor.switch1.core.fuPool.FUList5.opList15 board.processor.switch1.core.fuPool.FUList5.opList16 board.processor.switch1.core.fuPool.FUList5.opList17 board.processor.switch1.core.fuPool.FUList5.opList18 board.processor.switch1.core.fuPool.FUList5.opList19 board.processor.switch1.core.fuPool.FUList5.opList20 board.processor.switch1.core.fuPool.FUList5.opList21 board.processor.switch1.core.fuPool.FUList5.opList22 board.processor.switch1.core.fuPool.FUList5.opList23 board.processor.switch1.core.fuPool.FUList5.opList24 board.processor.switch1.core.fuPool.FUList5.opList25 board.processor.switch1.core.fuPool.FUList5.opList26 board.processor.switch1.core.fuPool.FUList5.opList27 board.processor.switch1.core.fuPool.FUList5.opList28 board.processor.switch1.core.fuPool.FUList5.opList29 board.processor.switch1.core.fuPool.FUList5.opList30

[board.processor.switch1.core.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdMatMultAcc
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdDiv
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList5.opList20]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList5.opList21]
type=OpDesc
eventq_index=0
opClass=SimdFloatMatMultAcc
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList5.opList22]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList5.opList23]
type=OpDesc
eventq_index=0
opClass=SimdReduceAdd
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList5.opList24]
type=OpDesc
eventq_index=0
opClass=SimdReduceAlu
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList5.opList25]
type=OpDesc
eventq_index=0
opClass=SimdReduceCmp
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList5.opList26]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceAdd
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList5.opList27]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceCmp
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList5.opList28]
type=OpDesc
eventq_index=0
opClass=SimdExt
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList5.opList29]
type=OpDesc
eventq_index=0
opClass=SimdFloatExt
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList5.opList30]
type=OpDesc
eventq_index=0
opClass=SimdConfig
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList6]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=board.processor.switch1.core.fuPool.FUList6.opList

[board.processor.switch1.core.fuPool.FUList6.opList]
type=OpDesc
eventq_index=0
opClass=SimdPredAlu
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList7]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4 opList5 opList6
count=0
eventq_index=0
opList=board.processor.switch1.core.fuPool.FUList7.opList0 board.processor.switch1.core.fuPool.FUList7.opList1 board.processor.switch1.core.fuPool.FUList7.opList2 board.processor.switch1.core.fuPool.FUList7.opList3 board.processor.switch1.core.fuPool.FUList7.opList4 board.processor.switch1.core.fuPool.FUList7.opList5 board.processor.switch1.core.fuPool.FUList7.opList6

[board.processor.switch1.core.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList7.opList2]
type=OpDesc
eventq_index=0
opClass=SimdUnitStrideStore
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList7.opList3]
type=OpDesc
eventq_index=0
opClass=SimdUnitStrideMaskStore
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList7.opList4]
type=OpDesc
eventq_index=0
opClass=SimdStridedStore
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList7.opList5]
type=OpDesc
eventq_index=0
opClass=SimdIndexedStore
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList7.opList6]
type=OpDesc
eventq_index=0
opClass=SimdWholeRegisterStore
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList8]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14
count=4
eventq_index=0
opList=board.processor.switch1.core.fuPool.FUList8.opList00 board.processor.switch1.core.fuPool.FUList8.opList01 board.processor.switch1.core.fuPool.FUList8.opList02 board.processor.switch1.core.fuPool.FUList8.opList03 board.processor.switch1.core.fuPool.FUList8.opList04 board.processor.switch1.core.fuPool.FUList8.opList05 board.processor.switch1.core.fuPool.FUList8.opList06 board.processor.switch1.core.fuPool.FUList8.opList07 board.processor.switch1.core.fuPool.FUList8.opList08 board.processor.switch1.core.fuPool.FUList8.opList09 board.processor.switch1.core.fuPool.FUList8.opList10 board.processor.switch1.core.fuPool.FUList8.opList11 board.processor.switch1.core.fuPool.FUList8.opList12 board.processor.switch1.core.fuPool.FUList8.opList13 board.processor.switch1.core.fuPool.FUList8.opList14

[board.processor.switch1.core.fuPool.FUList8.opList00]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList8.opList01]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList8.opList02]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList8.opList03]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList8.opList04]
type=OpDesc
eventq_index=0
opClass=SimdUnitStrideLoad
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList8.opList05]
type=OpDesc
eventq_index=0
opClass=SimdUnitStrideStore
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList8.opList06]
type=OpDesc
eventq_index=0
opClass=SimdUnitStrideMaskLoad
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList8.opList07]
type=OpDesc
eventq_index=0
opClass=SimdUnitStrideMaskStore
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList8.opList08]
type=OpDesc
eventq_index=0
opClass=SimdStridedLoad
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList8.opList09]
type=OpDesc
eventq_index=0
opClass=SimdStridedStore
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList8.opList10]
type=OpDesc
eventq_index=0
opClass=SimdIndexedLoad
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList8.opList11]
type=OpDesc
eventq_index=0
opClass=SimdIndexedStore
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList8.opList12]
type=OpDesc
eventq_index=0
opClass=SimdUnitStrideFaultOnlyFirstLoad
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList8.opList13]
type=OpDesc
eventq_index=0
opClass=SimdWholeRegisterLoad
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList8.opList14]
type=OpDesc
eventq_index=0
opClass=SimdWholeRegisterStore
opLat=1
pipelined=true

[board.processor.switch1.core.fuPool.FUList9]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=board.processor.switch1.core.fuPool.FUList9.opList

[board.processor.switch1.core.fuPool.FUList9.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[board.processor.switch1.core.isa]
type=X86ISA
APMInfo=2147483672 1752462657 1769238117 1145913699
CacheParams=0 0 0 0
ExtendedFeatures=0 25165824 0 0
ExtendedState=0 0 0 0 0 0 0 0
FamilyModelStepping=134993 2053 4024171519 521
FamilyModelSteppingBrandFeatures=134993 1029 3956538367 131073
L1CacheAndTLB=4278779656 4280352544 1073873216 1073873216
L2L3CacheAndL2TLB=0 1107313152 0 67141952
LongModeAddressSize=12336 0 0 0
eventq_index=0
name_string=Fake gem5 x86_64 CPU
vendor_string=HygonGenuine

[board.processor.switch1.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.switch1.core.mmu.dtb
eventq_index=0
itb=board.processor.switch1.core.mmu.itb

[board.processor.switch1.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.switch1.core.mmu.dtb.walker

[board.processor.switch1.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.switch1.core.mmu.dtb.walker.power_state
system=board

[board.processor.switch1.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.switch1.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.switch1.core.mmu.itb.walker

[board.processor.switch1.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.switch1.core.mmu.itb.walker.power_state
system=board

[board.processor.switch1.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.switch1.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.switch1.core.tracer]
type=ExeTracer
children=disassembler
disassembler=board.processor.switch1.core.tracer.disassembler
eventq_index=0

[board.processor.switch1.core.tracer.disassembler]
type=InstDisassembler
eventq_index=0

[board.processor.switch2]
type=SubSystem
children=core
eventq_index=0
thermal_domain=Null

[board.processor.switch2.core]
type=BaseO3CPU
children=branchPred decoder fuPool isa mmu power_state tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=board.processor.switch2.core.branchPred
cacheLoadPorts=200
cacheStorePorts=200
checker=Null
clk_domain=board.clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=2
cpu_id=0
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=2
decoder=board.processor.switch2.core.decoder
dispatchWidth=8
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=2
forwardComSize=5
fuPool=board.processor.switch2.core.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=
isa=board.processor.switch2.core.isa
issueToExecuteDelay=1
issueWidth=2
max_insts_all_threads=0
max_insts_any_thread=50000000
mmu=board.processor.switch2.core.mmu
needsTSO=true
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numPhysMatRegs=2
numPhysVecPredRegs=32
numPhysVecRegs=256
numROBEntries=192
numRobs=1
numThreads=1
power_gating_on_idle=false
power_model=
power_state=board.processor.switch2.core.power_state
progress_interval=0
pwr_gating_latency=300
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=RoundRobin
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=true
syscallRetryLatency=10000
system=board
tracer=board.processor.switch2.core.tracer
trapLatency=13
wbWidth=8
workload=board.processor.start.core.workload

[board.processor.switch2.core.branchPred]
type=TAGE_SC_L_64KB
children=btb indirectBranchPred loop_predictor ras statistical_corrector tage
btb=board.processor.switch2.core.branchPred.btb
eventq_index=0
indirectBranchPred=board.processor.switch2.core.branchPred.indirectBranchPred
instShiftAmt=2
loop_predictor=board.processor.switch2.core.branchPred.loop_predictor
numThreads=1
ras=board.processor.switch2.core.branchPred.ras
requiresBTBHit=false
statistical_corrector=board.processor.switch2.core.branchPred.statistical_corrector
tage=board.processor.switch2.core.branchPred.tage

[board.processor.switch2.core.branchPred.btb]
type=SimpleBTB
children=power_state
clk_domain=board.clk_domain
eventq_index=0
instShiftAmt=2
numEntries=4096
numThreads=1
power_model=
power_state=board.processor.switch2.core.branchPred.btb.power_state
tagBits=16

[board.processor.switch2.core.branchPred.btb.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.switch2.core.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1
speculativePathLength=256

[board.processor.switch2.core.branchPred.loop_predictor]
type=TAGE_SC_L_LoopPredictor
eventq_index=0
initialLoopAge=7
initialLoopIter=0
logLoopTableAssoc=2
logSizeLoopPred=5
loopTableAgeBits=4
loopTableConfidenceBits=4
loopTableIterBits=10
loopTableTagBits=10
optionalAgeReset=false
restrictAllocation=true
useDirectionBit=true
useHashing=true
useSpeculation=false
withLoopBits=7

[board.processor.switch2.core.branchPred.ras]
type=ReturnAddrStack
eventq_index=0
numEntries=32
numThreads=1

[board.processor.switch2.core.branchPred.statistical_corrector]
type=TAGE_SC_L_64KB_StatisticalCorrector
bwWeightInitValue=7
bwm=40 24 10
bwnb=3
chooserConfWidth=7
eventq_index=0
extraWeightsWidth=6
iWeightInitValue=7
im=8
imm=10 4
imnb=2
inb=1
initialUpdateThresholdValue=0
lWeightInitValue=7
lm=11 6 3
lnb=3
logBias=8
logBwnb=10
logImnb=9
logInb=8
logLnb=10
logPnb=9
logSizeUp=6
logSnb=9
logTnb=10
numEntriesFirstLocalHistories=256
numEntriesSecondLocalHistories=16
numEntriesThirdLocalHistories=16
pUpdateThresholdWidth=8
pm=25 16 9
pnb=3
scCountersWidth=6
sm=16 11 6
snb=3
tm=9 4
tnb=2
updateThresholdWidth=12

[board.processor.switch2.core.branchPred.tage]
type=TAGE_SC_L_TAGE_64KB
eventq_index=0
firstLongTagTable=13
histBufferSize=2097152
initialTCounterValue=512
instShiftAmt=2
logRatioBiModalHystEntries=2
logTagTableSize=10
logTagTableSizes=13
logUResetPeriod=10
longTagsSize=12
longTagsTageFactor=20
maxHist=3000
maxNumAlloc=2
minHist=6
nHistoryTables=36
noSkip=false false true false false false true false false true true true true true true true true true true true true true true false true false true false true false false false true false false false true
numThreads=1
numUseAltOnNa=16
pathHistBits=27
shortTagsSize=8
shortTagsTageFactor=10
speculativeHistUpdate=false
tagTableCounterBits=3
tagTableTagWidths=0
tagTableUBits=1
truncatePathHist=true
useAltOnNaBits=5

[board.processor.switch2.core.decoder]
type=X86Decoder
eventq_index=0
isa=board.processor.switch2.core.isa

[board.processor.switch2.core.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8 FUList9
FUList=board.processor.switch2.core.fuPool.FUList0 board.processor.switch2.core.fuPool.FUList1 board.processor.switch2.core.fuPool.FUList2 board.processor.switch2.core.fuPool.FUList3 board.processor.switch2.core.fuPool.FUList4 board.processor.switch2.core.fuPool.FUList5 board.processor.switch2.core.fuPool.FUList6 board.processor.switch2.core.fuPool.FUList7 board.processor.switch2.core.fuPool.FUList8 board.processor.switch2.core.fuPool.FUList9
eventq_index=0

[board.processor.switch2.core.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=board.processor.switch2.core.fuPool.FUList0.opList

[board.processor.switch2.core.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[board.processor.switch2.core.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=board.processor.switch2.core.fuPool.FUList1.opList0 board.processor.switch2.core.fuPool.FUList1.opList1

[board.processor.switch2.core.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[board.processor.switch2.core.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=1
pipelined=false

[board.processor.switch2.core.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=board.processor.switch2.core.fuPool.FUList2.opList0 board.processor.switch2.core.fuPool.FUList2.opList1 board.processor.switch2.core.fuPool.FUList2.opList2

[board.processor.switch2.core.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[board.processor.switch2.core.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[board.processor.switch2.core.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[board.processor.switch2.core.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=board.processor.switch2.core.fuPool.FUList3.opList0 board.processor.switch2.core.fuPool.FUList3.opList1 board.processor.switch2.core.fuPool.FUList3.opList2 board.processor.switch2.core.fuPool.FUList3.opList3 board.processor.switch2.core.fuPool.FUList3.opList4

[board.processor.switch2.core.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[board.processor.switch2.core.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[board.processor.switch2.core.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[board.processor.switch2.core.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[board.processor.switch2.core.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[board.processor.switch2.core.fuPool.FUList4]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4 opList5 opList6 opList7
count=0
eventq_index=0
opList=board.processor.switch2.core.fuPool.FUList4.opList0 board.processor.switch2.core.fuPool.FUList4.opList1 board.processor.switch2.core.fuPool.FUList4.opList2 board.processor.switch2.core.fuPool.FUList4.opList3 board.processor.switch2.core.fuPool.FUList4.opList4 board.processor.switch2.core.fuPool.FUList4.opList5 board.processor.switch2.core.fuPool.FUList4.opList6 board.processor.switch2.core.fuPool.FUList4.opList7

[board.processor.switch2.core.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[board.processor.switch2.core.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[board.processor.switch2.core.fuPool.FUList4.opList2]
type=OpDesc
eventq_index=0
opClass=SimdUnitStrideLoad
opLat=1
pipelined=true

[board.processor.switch2.core.fuPool.FUList4.opList3]
type=OpDesc
eventq_index=0
opClass=SimdUnitStrideMaskLoad
opLat=1
pipelined=true

[board.processor.switch2.core.fuPool.FUList4.opList4]
type=OpDesc
eventq_index=0
opClass=SimdStridedLoad
opLat=1
pipelined=true

[board.processor.switch2.core.fuPool.FUList4.opList5]
type=OpDesc
eventq_index=0
opClass=SimdIndexedLoad
opLat=1
pipelined=true

[board.processor.switch2.core.fuPool.FUList4.opList6]
type=OpDesc
eventq_index=0
opClass=SimdUnitStrideFaultOnlyFirstLoad
opLat=1
pipelined=true

[board.processor.switch2.core.fuPool.FUList4.opList7]
type=OpDesc
eventq_index=0
opClass=SimdWholeRegisterLoad
opLat=1
pipelined=true

[board.processor.switch2.core.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25 opList26 opList27 opList28 opList29 opList30
count=4
eventq_index=0
opList=board.processor.switch2.core.fuPool.FUList5.opList00 board.processor.switch2.core.fuPool.FUList5.opList01 board.processor.switch2.core.fuPool.FUList5.opList02 board.processor.switch2.core.fuPool.FUList5.opList03 board.processor.switch2.core.fuPool.FUList5.opList04 board.processor.switch2.core.fuPool.FUList5.opList05 board.processor.switch2.core.fuPool.FUList5.opList06 board.processor.switch2.core.fuPool.FUList5.opList07 board.processor.switch2.core.fuPool.FUList5.opList08 board.processor.switch2.core.fuPool.FUList5.opList09 board.processor.switch2.core.fuPool.FUList5.opList10 board.processor.switch2.core.fuPool.FUList5.opList11 board.processor.switch2.core.fuPool.FUList5.opList12 board.processor.switch2.core.fuPool.FUList5.opList13 board.processor.switch2.core.fuPool.FUList5.opList14 board.processor.switch2.core.fuPool.FUList5.opList15 board.processor.switch2.core.fuPool.FUList5.opList16 board.processor.switch2.core.fuPool.FUList5.opList17 board.processor.switch2.core.fuPool.FUList5.opList18 board.processor.switch2.core.fuPool.FUList5.opList19 board.processor.switch2.core.fuPool.FUList5.opList20 board.processor.switch2.core.fuPool.FUList5.opList21 board.processor.switch2.core.fuPool.FUList5.opList22 board.processor.switch2.core.fuPool.FUList5.opList23 board.processor.switch2.core.fuPool.FUList5.opList24 board.processor.switch2.core.fuPool.FUList5.opList25 board.processor.switch2.core.fuPool.FUList5.opList26 board.processor.switch2.core.fuPool.FUList5.opList27 board.processor.switch2.core.fuPool.FUList5.opList28 board.processor.switch2.core.fuPool.FUList5.opList29 board.processor.switch2.core.fuPool.FUList5.opList30

[board.processor.switch2.core.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[board.processor.switch2.core.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[board.processor.switch2.core.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[board.processor.switch2.core.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[board.processor.switch2.core.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[board.processor.switch2.core.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[board.processor.switch2.core.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[board.processor.switch2.core.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[board.processor.switch2.core.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdMatMultAcc
opLat=1
pipelined=true

[board.processor.switch2.core.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[board.processor.switch2.core.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[board.processor.switch2.core.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdDiv
opLat=1
pipelined=true

[board.processor.switch2.core.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[board.processor.switch2.core.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[board.processor.switch2.core.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[board.processor.switch2.core.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[board.processor.switch2.core.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[board.processor.switch2.core.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[board.processor.switch2.core.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[board.processor.switch2.core.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[board.processor.switch2.core.fuPool.FUList5.opList20]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[board.processor.switch2.core.fuPool.FUList5.opList21]
type=OpDesc
eventq_index=0
opClass=SimdFloatMatMultAcc
opLat=1
pipelined=true

[board.processor.switch2.core.fuPool.FUList5.opList22]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[board.processor.switch2.core.fuPool.FUList5.opList23]
type=OpDesc
eventq_index=0
opClass=SimdReduceAdd
opLat=1
pipelined=true

[board.processor.switch2.core.fuPool.FUList5.opList24]
type=OpDesc
eventq_index=0
opClass=SimdReduceAlu
opLat=1
pipelined=true

[board.processor.switch2.core.fuPool.FUList5.opList25]
type=OpDesc
eventq_index=0
opClass=SimdReduceCmp
opLat=1
pipelined=true

[board.processor.switch2.core.fuPool.FUList5.opList26]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceAdd
opLat=1
pipelined=true

[board.processor.switch2.core.fuPool.FUList5.opList27]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceCmp
opLat=1
pipelined=true

[board.processor.switch2.core.fuPool.FUList5.opList28]
type=OpDesc
eventq_index=0
opClass=SimdExt
opLat=1
pipelined=true

[board.processor.switch2.core.fuPool.FUList5.opList29]
type=OpDesc
eventq_index=0
opClass=SimdFloatExt
opLat=1
pipelined=true

[board.processor.switch2.core.fuPool.FUList5.opList30]
type=OpDesc
eventq_index=0
opClass=SimdConfig
opLat=1
pipelined=true

[board.processor.switch2.core.fuPool.FUList6]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=board.processor.switch2.core.fuPool.FUList6.opList

[board.processor.switch2.core.fuPool.FUList6.opList]
type=OpDesc
eventq_index=0
opClass=SimdPredAlu
opLat=1
pipelined=true

[board.processor.switch2.core.fuPool.FUList7]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4 opList5 opList6
count=0
eventq_index=0
opList=board.processor.switch2.core.fuPool.FUList7.opList0 board.processor.switch2.core.fuPool.FUList7.opList1 board.processor.switch2.core.fuPool.FUList7.opList2 board.processor.switch2.core.fuPool.FUList7.opList3 board.processor.switch2.core.fuPool.FUList7.opList4 board.processor.switch2.core.fuPool.FUList7.opList5 board.processor.switch2.core.fuPool.FUList7.opList6

[board.processor.switch2.core.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[board.processor.switch2.core.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[board.processor.switch2.core.fuPool.FUList7.opList2]
type=OpDesc
eventq_index=0
opClass=SimdUnitStrideStore
opLat=1
pipelined=true

[board.processor.switch2.core.fuPool.FUList7.opList3]
type=OpDesc
eventq_index=0
opClass=SimdUnitStrideMaskStore
opLat=1
pipelined=true

[board.processor.switch2.core.fuPool.FUList7.opList4]
type=OpDesc
eventq_index=0
opClass=SimdStridedStore
opLat=1
pipelined=true

[board.processor.switch2.core.fuPool.FUList7.opList5]
type=OpDesc
eventq_index=0
opClass=SimdIndexedStore
opLat=1
pipelined=true

[board.processor.switch2.core.fuPool.FUList7.opList6]
type=OpDesc
eventq_index=0
opClass=SimdWholeRegisterStore
opLat=1
pipelined=true

[board.processor.switch2.core.fuPool.FUList8]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14
count=4
eventq_index=0
opList=board.processor.switch2.core.fuPool.FUList8.opList00 board.processor.switch2.core.fuPool.FUList8.opList01 board.processor.switch2.core.fuPool.FUList8.opList02 board.processor.switch2.core.fuPool.FUList8.opList03 board.processor.switch2.core.fuPool.FUList8.opList04 board.processor.switch2.core.fuPool.FUList8.opList05 board.processor.switch2.core.fuPool.FUList8.opList06 board.processor.switch2.core.fuPool.FUList8.opList07 board.processor.switch2.core.fuPool.FUList8.opList08 board.processor.switch2.core.fuPool.FUList8.opList09 board.processor.switch2.core.fuPool.FUList8.opList10 board.processor.switch2.core.fuPool.FUList8.opList11 board.processor.switch2.core.fuPool.FUList8.opList12 board.processor.switch2.core.fuPool.FUList8.opList13 board.processor.switch2.core.fuPool.FUList8.opList14

[board.processor.switch2.core.fuPool.FUList8.opList00]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[board.processor.switch2.core.fuPool.FUList8.opList01]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[board.processor.switch2.core.fuPool.FUList8.opList02]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[board.processor.switch2.core.fuPool.FUList8.opList03]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[board.processor.switch2.core.fuPool.FUList8.opList04]
type=OpDesc
eventq_index=0
opClass=SimdUnitStrideLoad
opLat=1
pipelined=true

[board.processor.switch2.core.fuPool.FUList8.opList05]
type=OpDesc
eventq_index=0
opClass=SimdUnitStrideStore
opLat=1
pipelined=true

[board.processor.switch2.core.fuPool.FUList8.opList06]
type=OpDesc
eventq_index=0
opClass=SimdUnitStrideMaskLoad
opLat=1
pipelined=true

[board.processor.switch2.core.fuPool.FUList8.opList07]
type=OpDesc
eventq_index=0
opClass=SimdUnitStrideMaskStore
opLat=1
pipelined=true

[board.processor.switch2.core.fuPool.FUList8.opList08]
type=OpDesc
eventq_index=0
opClass=SimdStridedLoad
opLat=1
pipelined=true

[board.processor.switch2.core.fuPool.FUList8.opList09]
type=OpDesc
eventq_index=0
opClass=SimdStridedStore
opLat=1
pipelined=true

[board.processor.switch2.core.fuPool.FUList8.opList10]
type=OpDesc
eventq_index=0
opClass=SimdIndexedLoad
opLat=1
pipelined=true

[board.processor.switch2.core.fuPool.FUList8.opList11]
type=OpDesc
eventq_index=0
opClass=SimdIndexedStore
opLat=1
pipelined=true

[board.processor.switch2.core.fuPool.FUList8.opList12]
type=OpDesc
eventq_index=0
opClass=SimdUnitStrideFaultOnlyFirstLoad
opLat=1
pipelined=true

[board.processor.switch2.core.fuPool.FUList8.opList13]
type=OpDesc
eventq_index=0
opClass=SimdWholeRegisterLoad
opLat=1
pipelined=true

[board.processor.switch2.core.fuPool.FUList8.opList14]
type=OpDesc
eventq_index=0
opClass=SimdWholeRegisterStore
opLat=1
pipelined=true

[board.processor.switch2.core.fuPool.FUList9]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=board.processor.switch2.core.fuPool.FUList9.opList

[board.processor.switch2.core.fuPool.FUList9.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[board.processor.switch2.core.isa]
type=X86ISA
APMInfo=2147483672 1752462657 1769238117 1145913699
CacheParams=0 0 0 0
ExtendedFeatures=0 25165824 0 0
ExtendedState=0 0 0 0 0 0 0 0
FamilyModelStepping=134993 2053 4024171519 521
FamilyModelSteppingBrandFeatures=134993 1029 3956538367 131073
L1CacheAndTLB=4278779656 4280352544 1073873216 1073873216
L2L3CacheAndL2TLB=0 1107313152 0 67141952
LongModeAddressSize=12336 0 0 0
eventq_index=0
name_string=Fake gem5 x86_64 CPU
vendor_string=HygonGenuine

[board.processor.switch2.core.mmu]
type=X86MMU
children=dtb itb
dtb=board.processor.switch2.core.mmu.dtb
eventq_index=0
itb=board.processor.switch2.core.mmu.itb

[board.processor.switch2.core.mmu.dtb]
type=X86TLB
children=walker
entry_type=data
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.switch2.core.mmu.dtb.walker

[board.processor.switch2.core.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.switch2.core.mmu.dtb.walker.power_state
system=board

[board.processor.switch2.core.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.switch2.core.mmu.itb]
type=X86TLB
children=walker
entry_type=instruction
eventq_index=0
next_level=Null
size=64
system=board
walker=board.processor.switch2.core.mmu.itb.walker

[board.processor.switch2.core.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=board.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=board.processor.switch2.core.mmu.itb.walker.power_state
system=board

[board.processor.switch2.core.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[board.processor.switch2.core.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[board.processor.switch2.core.tracer]
type=ExeTracer
children=disassembler
disassembler=board.processor.switch2.core.tracer.disassembler
eventq_index=0

[board.processor.switch2.core.tracer.disassembler]
type=InstDisassembler
eventq_index=0

[board.workload]
type=X86EmuLinux
eventq_index=0
remote_gdb_port=#7000
wait_for_remote_gdb=false

[root]
type=Root
children=board
eventq_index=0
full_system=false
sim_quantum=1000000000
time_sync_enable=false
time_sync_period=100000000000
time_sync_spin_threshold=100000000

