Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Oct  8 14:25:32 2021
| Host         : acoustics-VirtualBox running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
| Design       : system_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 135
+-----------+------------------+-------------------------------------------------+------------+
| Rule      | Severity         | Description                                     | Violations |
+-----------+------------------+-------------------------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell                     | 1          |
| TIMING-16 | Warning          | Large setup violation                           | 100        |
| TIMING-18 | Warning          | Missing input or output delay                   | 30         |
| XDCC-5    | Warning          | User Non-Timing constraint/property overwritten | 4          |
+-----------+------------------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/dna_0/inst/dna_0/CLK is not reached by a timing clock
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.005 ns between system_i/adc_0/inst/int_dat_a_reg_reg[1]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg[5]/D (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.012 ns between system_i/adc_0/inst/int_dat_a_reg_reg[1]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg[13]/D (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.017 ns between system_i/adc_0/inst/int_dat_a_reg_reg[1]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg[15]/D (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.118 ns between system_i/adc_0/inst/int_dat_a_reg_reg[1]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg[3]/D (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.138 ns between system_i/adc_0/inst/int_dat_a_reg_reg[0]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg__0/PCIN[0] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.138 ns between system_i/adc_0/inst/int_dat_a_reg_reg[0]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg__0/PCIN[10] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.138 ns between system_i/adc_0/inst/int_dat_a_reg_reg[0]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg__0/PCIN[11] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.138 ns between system_i/adc_0/inst/int_dat_a_reg_reg[0]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg__0/PCIN[12] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.138 ns between system_i/adc_0/inst/int_dat_a_reg_reg[0]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg__0/PCIN[13] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.138 ns between system_i/adc_0/inst/int_dat_a_reg_reg[0]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg__0/PCIN[14] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.138 ns between system_i/adc_0/inst/int_dat_a_reg_reg[0]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg__0/PCIN[15] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.138 ns between system_i/adc_0/inst/int_dat_a_reg_reg[0]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg__0/PCIN[16] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.138 ns between system_i/adc_0/inst/int_dat_a_reg_reg[0]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg__0/PCIN[17] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.138 ns between system_i/adc_0/inst/int_dat_a_reg_reg[0]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg__0/PCIN[18] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.138 ns between system_i/adc_0/inst/int_dat_a_reg_reg[0]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg__0/PCIN[19] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.138 ns between system_i/adc_0/inst/int_dat_a_reg_reg[0]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg__0/PCIN[1] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.138 ns between system_i/adc_0/inst/int_dat_a_reg_reg[0]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg__0/PCIN[20] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.138 ns between system_i/adc_0/inst/int_dat_a_reg_reg[0]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg__0/PCIN[21] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.138 ns between system_i/adc_0/inst/int_dat_a_reg_reg[0]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg__0/PCIN[22] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.138 ns between system_i/adc_0/inst/int_dat_a_reg_reg[0]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg__0/PCIN[23] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.138 ns between system_i/adc_0/inst/int_dat_a_reg_reg[0]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg__0/PCIN[24] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.138 ns between system_i/adc_0/inst/int_dat_a_reg_reg[0]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg__0/PCIN[25] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.138 ns between system_i/adc_0/inst/int_dat_a_reg_reg[0]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg__0/PCIN[26] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.138 ns between system_i/adc_0/inst/int_dat_a_reg_reg[0]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg__0/PCIN[27] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.138 ns between system_i/adc_0/inst/int_dat_a_reg_reg[0]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg__0/PCIN[28] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.138 ns between system_i/adc_0/inst/int_dat_a_reg_reg[0]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg__0/PCIN[29] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.138 ns between system_i/adc_0/inst/int_dat_a_reg_reg[0]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg__0/PCIN[2] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.138 ns between system_i/adc_0/inst/int_dat_a_reg_reg[0]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg__0/PCIN[30] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.138 ns between system_i/adc_0/inst/int_dat_a_reg_reg[0]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg__0/PCIN[31] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.138 ns between system_i/adc_0/inst/int_dat_a_reg_reg[0]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg__0/PCIN[32] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.138 ns between system_i/adc_0/inst/int_dat_a_reg_reg[0]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg__0/PCIN[33] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.138 ns between system_i/adc_0/inst/int_dat_a_reg_reg[0]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg__0/PCIN[34] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.138 ns between system_i/adc_0/inst/int_dat_a_reg_reg[0]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg__0/PCIN[35] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.138 ns between system_i/adc_0/inst/int_dat_a_reg_reg[0]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg__0/PCIN[36] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.138 ns between system_i/adc_0/inst/int_dat_a_reg_reg[0]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg__0/PCIN[37] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.138 ns between system_i/adc_0/inst/int_dat_a_reg_reg[0]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg__0/PCIN[38] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.138 ns between system_i/adc_0/inst/int_dat_a_reg_reg[0]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg__0/PCIN[39] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.138 ns between system_i/adc_0/inst/int_dat_a_reg_reg[0]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg__0/PCIN[3] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -1.138 ns between system_i/adc_0/inst/int_dat_a_reg_reg[0]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg__0/PCIN[40] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -1.138 ns between system_i/adc_0/inst/int_dat_a_reg_reg[0]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg__0/PCIN[41] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -1.138 ns between system_i/adc_0/inst/int_dat_a_reg_reg[0]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg__0/PCIN[42] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -1.138 ns between system_i/adc_0/inst/int_dat_a_reg_reg[0]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg__0/PCIN[43] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -1.138 ns between system_i/adc_0/inst/int_dat_a_reg_reg[0]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg__0/PCIN[44] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -1.138 ns between system_i/adc_0/inst/int_dat_a_reg_reg[0]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg__0/PCIN[45] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -1.138 ns between system_i/adc_0/inst/int_dat_a_reg_reg[0]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg__0/PCIN[46] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -1.138 ns between system_i/adc_0/inst/int_dat_a_reg_reg[0]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg__0/PCIN[47] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -1.138 ns between system_i/adc_0/inst/int_dat_a_reg_reg[0]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg__0/PCIN[4] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -1.138 ns between system_i/adc_0/inst/int_dat_a_reg_reg[0]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg__0/PCIN[5] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -1.138 ns between system_i/adc_0/inst/int_dat_a_reg_reg[0]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg__0/PCIN[6] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -1.138 ns between system_i/adc_0/inst/int_dat_a_reg_reg[0]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg__0/PCIN[7] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -1.138 ns between system_i/adc_0/inst/int_dat_a_reg_reg[0]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg__0/PCIN[8] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -1.138 ns between system_i/adc_0/inst/int_dat_a_reg_reg[0]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg__0/PCIN[9] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -1.924 ns between system_i/adc_0/inst/int_dat_a_reg_reg[1]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[0] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -1.924 ns between system_i/adc_0/inst/int_dat_a_reg_reg[1]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[10] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -1.924 ns between system_i/adc_0/inst/int_dat_a_reg_reg[1]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[11] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -1.924 ns between system_i/adc_0/inst/int_dat_a_reg_reg[1]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[12] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -1.924 ns between system_i/adc_0/inst/int_dat_a_reg_reg[1]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[13] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -1.924 ns between system_i/adc_0/inst/int_dat_a_reg_reg[1]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[14] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -1.924 ns between system_i/adc_0/inst/int_dat_a_reg_reg[1]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[15] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -1.924 ns between system_i/adc_0/inst/int_dat_a_reg_reg[1]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[16] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -1.924 ns between system_i/adc_0/inst/int_dat_a_reg_reg[1]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[17] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -1.924 ns between system_i/adc_0/inst/int_dat_a_reg_reg[1]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[18] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -1.924 ns between system_i/adc_0/inst/int_dat_a_reg_reg[1]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[19] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -1.924 ns between system_i/adc_0/inst/int_dat_a_reg_reg[1]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[1] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -1.924 ns between system_i/adc_0/inst/int_dat_a_reg_reg[1]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[20] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -1.924 ns between system_i/adc_0/inst/int_dat_a_reg_reg[1]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[21] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -1.924 ns between system_i/adc_0/inst/int_dat_a_reg_reg[1]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[22] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -1.924 ns between system_i/adc_0/inst/int_dat_a_reg_reg[1]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[23] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -1.924 ns between system_i/adc_0/inst/int_dat_a_reg_reg[1]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[24] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -1.924 ns between system_i/adc_0/inst/int_dat_a_reg_reg[1]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[25] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -1.924 ns between system_i/adc_0/inst/int_dat_a_reg_reg[1]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[26] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -1.924 ns between system_i/adc_0/inst/int_dat_a_reg_reg[1]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[27] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -1.924 ns between system_i/adc_0/inst/int_dat_a_reg_reg[1]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[28] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -1.924 ns between system_i/adc_0/inst/int_dat_a_reg_reg[1]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[29] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -1.924 ns between system_i/adc_0/inst/int_dat_a_reg_reg[1]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[2] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -1.924 ns between system_i/adc_0/inst/int_dat_a_reg_reg[1]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[30] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -1.924 ns between system_i/adc_0/inst/int_dat_a_reg_reg[1]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[31] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -1.924 ns between system_i/adc_0/inst/int_dat_a_reg_reg[1]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[32] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -1.924 ns between system_i/adc_0/inst/int_dat_a_reg_reg[1]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[33] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -1.924 ns between system_i/adc_0/inst/int_dat_a_reg_reg[1]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[34] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -1.924 ns between system_i/adc_0/inst/int_dat_a_reg_reg[1]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[35] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -1.924 ns between system_i/adc_0/inst/int_dat_a_reg_reg[1]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[36] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -1.924 ns between system_i/adc_0/inst/int_dat_a_reg_reg[1]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[37] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -1.924 ns between system_i/adc_0/inst/int_dat_a_reg_reg[1]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[38] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -1.924 ns between system_i/adc_0/inst/int_dat_a_reg_reg[1]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[39] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -1.924 ns between system_i/adc_0/inst/int_dat_a_reg_reg[1]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[3] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -1.924 ns between system_i/adc_0/inst/int_dat_a_reg_reg[1]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[40] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -1.924 ns between system_i/adc_0/inst/int_dat_a_reg_reg[1]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[41] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -1.924 ns between system_i/adc_0/inst/int_dat_a_reg_reg[1]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[42] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -1.924 ns between system_i/adc_0/inst/int_dat_a_reg_reg[1]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[43] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -1.924 ns between system_i/adc_0/inst/int_dat_a_reg_reg[1]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[44] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -1.924 ns between system_i/adc_0/inst/int_dat_a_reg_reg[1]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[45] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -1.924 ns between system_i/adc_0/inst/int_dat_a_reg_reg[1]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[46] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -1.924 ns between system_i/adc_0/inst/int_dat_a_reg_reg[1]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[47] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -1.924 ns between system_i/adc_0/inst/int_dat_a_reg_reg[1]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[4] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -1.924 ns between system_i/adc_0/inst/int_dat_a_reg_reg[1]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[5] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -1.924 ns between system_i/adc_0/inst/int_dat_a_reg_reg[1]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[6] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -1.924 ns between system_i/adc_0/inst/int_dat_a_reg_reg[1]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[7] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -1.924 ns between system_i/adc_0/inst/int_dat_a_reg_reg[1]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[8] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -1.924 ns between system_i/adc_0/inst/int_dat_a_reg_reg[1]/C (clocked by clk_out1_system_pll_0_0) and system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[9] (clocked by clk_out1_system_pll_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[10] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[11] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[12] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[13] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[14] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[15] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[2] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[3] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[4] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[5] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[6] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[7] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[8] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on adc_dat_a_i[9] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[0] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[10] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[11] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[12] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[13] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[1] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[2] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[3] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[4] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[5] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[6] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[7] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[8] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[9] relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on dac_rst_o relative to clock(s) adc_clk_p_i
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on dac_sel_o relative to clock(s) adc_clk_p_i
Related violations: <none>

XDCC-5#1 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on dac_pwm_o[0] overrides a previous user property.
New Source: /home/acoustics/Documents/RP/RP_feedback/feedback.srcs/constrs_1/imports/cfg/ports.xdc (Line: 115)
Previous Source: /home/acoustics/Documents/RP/RP_feedback/feedback.srcs/constrs_1/imports/cfg/ports.xdc (Line: 103)
Related violations: <none>

XDCC-5#2 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on dac_pwm_o[1] overrides a previous user property.
New Source: /home/acoustics/Documents/RP/RP_feedback/feedback.srcs/constrs_1/imports/cfg/ports.xdc (Line: 115)
Previous Source: /home/acoustics/Documents/RP/RP_feedback/feedback.srcs/constrs_1/imports/cfg/ports.xdc (Line: 103)
Related violations: <none>

XDCC-5#3 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on dac_pwm_o[2] overrides a previous user property.
New Source: /home/acoustics/Documents/RP/RP_feedback/feedback.srcs/constrs_1/imports/cfg/ports.xdc (Line: 115)
Previous Source: /home/acoustics/Documents/RP/RP_feedback/feedback.srcs/constrs_1/imports/cfg/ports.xdc (Line: 103)
Related violations: <none>

XDCC-5#4 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on dac_pwm_o[3] overrides a previous user property.
New Source: /home/acoustics/Documents/RP/RP_feedback/feedback.srcs/constrs_1/imports/cfg/ports.xdc (Line: 115)
Previous Source: /home/acoustics/Documents/RP/RP_feedback/feedback.srcs/constrs_1/imports/cfg/ports.xdc (Line: 103)
Related violations: <none>


