{"vcs1":{"timestamp_begin":1728831818.562818865, "rt":1.61, "ut":0.65, "st":0.31}}
{"vcselab":{"timestamp_begin":1728831820.267328980, "rt":1.13, "ut":0.30, "st":0.23}}
{"link":{"timestamp_begin":1728831821.477596164, "rt":0.42, "ut":0.16, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728831817.754685821}
{"VCS_COMP_START_TIME": 1728831817.754685821}
{"VCS_COMP_END_TIME": 1728831825.865641563}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 332052}}
{"stitch_vcselab": {"peak_mem": 231556}}
