#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Sat Feb  8 20:35:30 2020
# Process ID: 4036
# Current directory: C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/base_pynq_dsp_hls_0_0_synth_1
# Command line: vivado.exe -log base_pynq_dsp_hls_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source base_pynq_dsp_hls_0_0.tcl
# Log file: C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/base_pynq_dsp_hls_0_0_synth_1/base_pynq_dsp_hls_0_0.vds
# Journal file: C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/base_pynq_dsp_hls_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source base_pynq_dsp_hls_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/user/repos/pynq_dsp_hw/from_xilinx_pynq'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/user/repos/pynq_dsp_hw/from_kamiyaowl_pynq_dsp_hls'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top base_pynq_dsp_hls_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1420 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 742.848 ; gain = 176.855
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'base_pynq_dsp_hls_0_0' [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_pynq_dsp_hls_0_0/synth/base_pynq_dsp_hls_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'pynq_dsp_hls' [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls.v:12]
	Parameter ap_ST_fsm_state1 bound to: 50'b00000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 50'b00000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 50'b00000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 50'b00000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 50'b00000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 50'b00000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 50'b00000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 50'b00000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 50'b00000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 50'b00000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 50'b00000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 50'b00000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 50'b00000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 50'b00000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 50'b00000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 50'b00000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 50'b00000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 50'b00000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 50'b00000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 50'b00000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 50'b00000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 50'b00000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 50'b00000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 50'b00000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 50'b00000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 50'b00000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 50'b00000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 50'b00000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 50'b00000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 50'b00000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 50'b00000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 50'b00000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 50'b00000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 50'b00000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 50'b00000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 50'b00000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 50'b00000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 50'b00000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 50'b00000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 50'b00000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 50'b00000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 50'b00000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 50'b00000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 50'b00000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 50'b00000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 50'b00001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 50'b00010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 50'b00100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 50'b01000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 50'b10000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_PHYSMEMPTR_V_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_PHYSMEMPTR_V_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_PHYSMEMPTR_V_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_PHYSMEMPTR_V_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_PHYSMEMPTR_V_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_PHYSMEMPTR_V_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_PHYSMEMPTR_V_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_PHYSMEMPTR_V_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_PHYSMEMPTR_V_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_PHYSMEMPTR_V_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_PHYSMEMPTR_V_PROT_VALUE bound to: 3'b000 
	Parameter C_M_AXI_PHYSMEMPTR_V_CACHE_VALUE bound to: 4'b0011 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_PHYSMEMPTR_V_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls.v:224]
INFO: [Synth 8-6157] synthesizing module 'pynq_dsp_hls_AXILiteS_s_axi' [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls_AXILiteS_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 7'b0000000 
	Parameter ADDR_GIE bound to: 7'b0000100 
	Parameter ADDR_IER bound to: 7'b0001000 
	Parameter ADDR_ISR bound to: 7'b0001100 
	Parameter ADDR_BASEPHYSADDR_V_DATA_0 bound to: 7'b0010000 
	Parameter ADDR_BASEPHYSADDR_V_CTRL bound to: 7'b0010100 
	Parameter ADDR_CONFIGREG_BASE bound to: 7'b1000000 
	Parameter ADDR_CONFIGREG_HIGH bound to: 7'b1111111 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pynq_dsp_hls_AXILiteS_s_axi_ram' [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls_AXILiteS_s_axi.v:417]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pynq_dsp_hls_AXILiteS_s_axi_ram' (1#1) [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls_AXILiteS_s_axi.v:417]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls_AXILiteS_s_axi.v:234]
INFO: [Synth 8-6155] done synthesizing module 'pynq_dsp_hls_AXILiteS_s_axi' (2#1) [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls_AXILiteS_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'pynq_dsp_hls_physMemPtr_V_m_axi' [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls_physMemPtr_V_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pynq_dsp_hls_physMemPtr_V_m_axi_throttl' [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls_physMemPtr_V_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pynq_dsp_hls_physMemPtr_V_m_axi_throttl' (3#1) [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls_physMemPtr_V_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'pynq_dsp_hls_physMemPtr_V_m_axi_write' [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls_physMemPtr_V_m_axi.v:1701]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'pynq_dsp_hls_physMemPtr_V_m_axi_fifo' [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls_physMemPtr_V_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pynq_dsp_hls_physMemPtr_V_m_axi_fifo' (4#1) [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls_physMemPtr_V_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'pynq_dsp_hls_physMemPtr_V_m_axi_reg_slice' [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls_physMemPtr_V_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'pynq_dsp_hls_physMemPtr_V_m_axi_reg_slice' (5#1) [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls_physMemPtr_V_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'pynq_dsp_hls_physMemPtr_V_m_axi_fifo__parameterized0' [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls_physMemPtr_V_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pynq_dsp_hls_physMemPtr_V_m_axi_fifo__parameterized0' (5#1) [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls_physMemPtr_V_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'pynq_dsp_hls_physMemPtr_V_m_axi_buffer' [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls_physMemPtr_V_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pynq_dsp_hls_physMemPtr_V_m_axi_buffer' (6#1) [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls_physMemPtr_V_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'pynq_dsp_hls_physMemPtr_V_m_axi_fifo__parameterized1' [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls_physMemPtr_V_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pynq_dsp_hls_physMemPtr_V_m_axi_fifo__parameterized1' (6#1) [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls_physMemPtr_V_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'pynq_dsp_hls_physMemPtr_V_m_axi_fifo__parameterized2' [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls_physMemPtr_V_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pynq_dsp_hls_physMemPtr_V_m_axi_fifo__parameterized2' (6#1) [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls_physMemPtr_V_m_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls_physMemPtr_V_m_axi.v:2069]
INFO: [Synth 8-6155] done synthesizing module 'pynq_dsp_hls_physMemPtr_V_m_axi_write' (7#1) [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls_physMemPtr_V_m_axi.v:1701]
INFO: [Synth 8-6157] synthesizing module 'pynq_dsp_hls_physMemPtr_V_m_axi_read' [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls_physMemPtr_V_m_axi.v:904]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'pynq_dsp_hls_physMemPtr_V_m_axi_buffer__parameterized0' [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls_physMemPtr_V_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pynq_dsp_hls_physMemPtr_V_m_axi_buffer__parameterized0' (7#1) [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls_physMemPtr_V_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'pynq_dsp_hls_physMemPtr_V_m_axi_reg_slice__parameterized0' [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls_physMemPtr_V_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'pynq_dsp_hls_physMemPtr_V_m_axi_reg_slice__parameterized0' (7#1) [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls_physMemPtr_V_m_axi.v:314]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls_physMemPtr_V_m_axi.v:1252]
INFO: [Synth 8-6155] done synthesizing module 'pynq_dsp_hls_physMemPtr_V_m_axi_read' (8#1) [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls_physMemPtr_V_m_axi.v:904]
INFO: [Synth 8-6155] done synthesizing module 'pynq_dsp_hls_physMemPtr_V_m_axi' (9#1) [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls_physMemPtr_V_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'pynq_dsp_hls_fmulbkb' [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls_fmulbkb.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pynq_dsp_hls_ap_fmul_2_max_dsp_32' [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/ip/pynq_dsp_hls_ap_fmul_2_max_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/ip/pynq_dsp_hls_ap_fmul_2_max_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'pynq_dsp_hls_ap_fmul_2_max_dsp_32' (25#1) [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/ip/pynq_dsp_hls_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'pynq_dsp_hls_fmulbkb' (26#1) [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls_fmulbkb.v:8]
INFO: [Synth 8-6157] synthesizing module 'pynq_dsp_hls_sitocud' [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls_sitocud.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pynq_dsp_hls_ap_sitofp_4_no_dsp_32' [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/ip/pynq_dsp_hls_ap_sitofp_4_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/ip/pynq_dsp_hls_ap_sitofp_4_no_dsp_32.vhd:205]
INFO: [Synth 8-256] done synthesizing module 'pynq_dsp_hls_ap_sitofp_4_no_dsp_32' (36#1) [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/ip/pynq_dsp_hls_ap_sitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'pynq_dsp_hls_sitocud' (37#1) [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls_sitocud.v:8]
INFO: [Synth 8-6157] synthesizing module 'pynq_dsp_hls_fcmpdEe' [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls_fcmpdEe.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
	Parameter AP_OEQ bound to: 5'b00001 
	Parameter AP_OGT bound to: 5'b00010 
	Parameter AP_OGE bound to: 5'b00011 
	Parameter AP_OLT bound to: 5'b00100 
	Parameter AP_OLE bound to: 5'b00101 
	Parameter AP_ONE bound to: 5'b00110 
	Parameter AP_UNO bound to: 5'b01000 
	Parameter OP_EQ bound to: 8'b00010100 
	Parameter OP_GT bound to: 8'b00100100 
	Parameter OP_GE bound to: 8'b00110100 
	Parameter OP_LT bound to: 8'b00001100 
	Parameter OP_LE bound to: 8'b00011100 
	Parameter OP_NE bound to: 8'b00101100 
	Parameter OP_UO bound to: 8'b00000100 
INFO: [Synth 8-638] synthesizing module 'pynq_dsp_hls_ap_fcmp_0_no_dsp_32' [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/ip/pynq_dsp_hls_ap_fcmp_0_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/ip/pynq_dsp_hls_ap_fcmp_0_no_dsp_32.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'pynq_dsp_hls_ap_fcmp_0_no_dsp_32' (42#1) [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/ip/pynq_dsp_hls_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'pynq_dsp_hls_fcmpdEe' (43#1) [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls_fcmpdEe.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls.v:1538]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls.v:1586]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls.v:1632]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls.v:1634]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls.v:1636]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls.v:1638]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls.v:1640]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls.v:1642]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls.v:1644]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls.v:1646]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls.v:1648]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls.v:1650]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls.v:1652]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls.v:1654]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls.v:1656]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls.v:1658]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls.v:1660]
INFO: [Synth 8-6155] done synthesizing module 'pynq_dsp_hls' (44#1) [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls.v:12]
INFO: [Synth 8-6155] done synthesizing module 'base_pynq_dsp_hls_0_0' (45#1) [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_pynq_dsp_hls_0_0/synth/base_pynq_dsp_hls_0_0.v:57]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized65 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized65 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized65 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized65 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized65 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized54 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized54 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized54 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized54 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized54 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized1 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_ne_im has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized52 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized52 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized52 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized52 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized52 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized0 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized63 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized63 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized63 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized63 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized63 has unconnected port SINIT
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port m_axis_result_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port m_axis_result_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port aclken
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port aresetn
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_a_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_a_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_b_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_b_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[30]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[29]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[28]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[27]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[26]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[25]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[24]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[23]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[22]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[21]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[20]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[19]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[18]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[17]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[16]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[15]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[14]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[13]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[12]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[11]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[10]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[9]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[8]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[5]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[4]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[3]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_operation_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_operation_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_operation_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_operation_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_operation_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_operation_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_operation_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port m_axis_result_tready
WARNING: [Synth 8-3331] design pynq_dsp_hls_fcmpdEe has unconnected port reset
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized27 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized27 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized27 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized35 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized35 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized35 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized35 has unconnected port SSET
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 912.402 ; gain = 346.410
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 912.402 ; gain = 346.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 912.402 ; gain = 346.410
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 302 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_pynq_dsp_hls_0_0/constraints/pynq_dsp_hls_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_pynq_dsp_hls_0_0/constraints/pynq_dsp_hls_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/base_pynq_dsp_hls_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/base_pynq_dsp_hls_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 923.871 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  FDE => FDRE: 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.186 . Memory (MB): peak = 936.602 ; gain = 12.730
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 936.602 ; gain = 370.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 936.602 ; gain = 370.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/base_pynq_dsp_hls_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 936.602 ; gain = 370.609
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'pynq_dsp_hls_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'pynq_dsp_hls_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pynq_dsp_hls_physMemPtr_V_m_axi_reg_slice'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls_physMemPtr_V_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls_physMemPtr_V_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls_physMemPtr_V_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pynq_dsp_hls_physMemPtr_V_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'labs_reg_1309_reg[31:31]' into 'zext_ln215_reg_1184_reg[30:30]' [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls.v:1586]
INFO: [Synth 8-4471] merging register 'tmp_4_reg_1456_reg[23:23]' into 'tmp_2_reg_1384_reg[23:23]' [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls.v:1758]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "pynq_dsp_hls_AXILiteS_s_axi_ram:/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'pynq_dsp_hls_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'pynq_dsp_hls_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pynq_dsp_hls_physMemPtr_V_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pynq_dsp_hls_physMemPtr_V_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 936.602 ; gain = 370.609
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/pynq_dsp_hls_fmulbkb_U1/pynq_dsp_hls_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/pynq_dsp_hls_fmulbkb_U1/pynq_dsp_hls_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/pynq_dsp_hls_fmulbkb_U1/pynq_dsp_hls_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/pynq_dsp_hls_fmulbkb_U1/pynq_dsp_hls_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/pynq_dsp_hls_sitocud_U2/pynq_dsp_hls_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/pynq_dsp_hls_sitocud_U2/pynq_dsp_hls_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/pynq_dsp_hls_sitocud_U2/pynq_dsp_hls_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/pynq_dsp_hls_sitocud_U2/pynq_dsp_hls_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/pynq_dsp_hls_sitocud_U2/pynq_dsp_hls_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/pynq_dsp_hls_sitocud_U2/pynq_dsp_hls_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/pynq_dsp_hls_sitocud_U2/pynq_dsp_hls_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/pynq_dsp_hls_sitocud_U2/pynq_dsp_hls_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/pynq_dsp_hls_sitocud_U2/pynq_dsp_hls_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/pynq_dsp_hls_sitocud_U2/pynq_dsp_hls_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/pynq_dsp_hls_sitocud_U2/pynq_dsp_hls_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'inst/pynq_dsp_hls_sitocud_U2/pynq_dsp_hls_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/pynq_dsp_hls_sitocud_U2/pynq_dsp_hls_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'inst/pynq_dsp_hls_sitocud_U2/pynq_dsp_hls_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/pynq_dsp_hls_sitocud_U2/pynq_dsp_hls_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized31) to 'inst/pynq_dsp_hls_sitocud_U2/pynq_dsp_hls_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/pynq_dsp_hls_sitocud_U2/pynq_dsp_hls_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized31) to 'inst/pynq_dsp_hls_sitocud_U2/pynq_dsp_hls_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'pynq_dsp_hls_fcmpdEe:/pynq_dsp_hls_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'pynq_dsp_hls_fcmpdEe:/pynq_dsp_hls_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'pynq_dsp_hls_fcmpdEe:/pynq_dsp_hls_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'pynq_dsp_hls_fcmpdEe:/pynq_dsp_hls_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'pynq_dsp_hls_fcmpdEe:/pynq_dsp_hls_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'pynq_dsp_hls_fcmpdEe:/pynq_dsp_hls_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'pynq_dsp_hls_fcmpdEe:/pynq_dsp_hls_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'pynq_dsp_hls_fcmpdEe:/pynq_dsp_hls_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'pynq_dsp_hls_fcmpdEe_U4/ce_r_reg' into 'pynq_dsp_hls_fcmpdEe_U3/ce_r_reg' [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls_fcmpdEe.v:99]
INFO: [Synth 8-4471] merging register 'pynq_dsp_hls_fcmpdEe_U4/opcode_buf1_reg[4:0]' into 'pynq_dsp_hls_fcmpdEe_U3/opcode_buf1_reg[4:0]' [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls_fcmpdEe.v:94]
INFO: [Synth 8-4471] merging register 'pynq_dsp_hls_fcmpdEe_U5/ce_r_reg' into 'pynq_dsp_hls_fcmpdEe_U3/ce_r_reg' [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls_fcmpdEe.v:99]
INFO: [Synth 8-4471] merging register 'pynq_dsp_hls_fcmpdEe_U5/din1_buf1_reg[31:0]' into 'pynq_dsp_hls_fcmpdEe_U4/din1_buf1_reg[31:0]' [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls_fcmpdEe.v:73]
INFO: [Synth 8-4471] merging register 'pynq_dsp_hls_fcmpdEe_U5/opcode_buf1_reg[4:0]' into 'pynq_dsp_hls_fcmpdEe_U3/opcode_buf1_reg[4:0]' [c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ipshared/d677/hdl/verilog/pynq_dsp_hls_fcmpdEe.v:94]
INFO: [Synth 8-3971] The signal "inst/pynq_dsp_hls_AXILiteS_s_axi_U/int_configReg/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln215_reg_1184_reg[30] )
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_fcmpdEe_U3/din0_buf1_reg[5]' (FD) to 'inst/pynq_dsp_hls_fcmpdEe_U4/din0_buf1_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_fcmpdEe_U3/din0_buf1_reg[0]' (FD) to 'inst/pynq_dsp_hls_fcmpdEe_U4/din0_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_fcmpdEe_U3/din0_buf1_reg[1]' (FD) to 'inst/pynq_dsp_hls_fcmpdEe_U4/din0_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_fcmpdEe_U3/din0_buf1_reg[2]' (FD) to 'inst/pynq_dsp_hls_fcmpdEe_U4/din0_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_fcmpdEe_U3/din0_buf1_reg[3]' (FD) to 'inst/pynq_dsp_hls_fcmpdEe_U4/din0_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_fcmpdEe_U3/din0_buf1_reg[4]' (FD) to 'inst/pynq_dsp_hls_fcmpdEe_U4/din0_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_fcmpdEe_U3/din0_buf1_reg[11]' (FD) to 'inst/pynq_dsp_hls_fcmpdEe_U4/din0_buf1_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_fcmpdEe_U3/din0_buf1_reg[6]' (FD) to 'inst/pynq_dsp_hls_fcmpdEe_U4/din0_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_fcmpdEe_U3/din0_buf1_reg[7]' (FD) to 'inst/pynq_dsp_hls_fcmpdEe_U4/din0_buf1_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_fcmpdEe_U3/din0_buf1_reg[8]' (FD) to 'inst/pynq_dsp_hls_fcmpdEe_U4/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_fcmpdEe_U3/din0_buf1_reg[9]' (FD) to 'inst/pynq_dsp_hls_fcmpdEe_U4/din0_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_fcmpdEe_U3/din0_buf1_reg[10]' (FD) to 'inst/pynq_dsp_hls_fcmpdEe_U4/din0_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_fcmpdEe_U3/din0_buf1_reg[17]' (FD) to 'inst/pynq_dsp_hls_fcmpdEe_U4/din0_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_fcmpdEe_U3/din0_buf1_reg[12]' (FD) to 'inst/pynq_dsp_hls_fcmpdEe_U4/din0_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_fcmpdEe_U3/din0_buf1_reg[13]' (FD) to 'inst/pynq_dsp_hls_fcmpdEe_U4/din0_buf1_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_fcmpdEe_U3/din0_buf1_reg[14]' (FD) to 'inst/pynq_dsp_hls_fcmpdEe_U4/din0_buf1_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_fcmpdEe_U3/din0_buf1_reg[15]' (FD) to 'inst/pynq_dsp_hls_fcmpdEe_U4/din0_buf1_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_fcmpdEe_U3/din0_buf1_reg[16]' (FD) to 'inst/pynq_dsp_hls_fcmpdEe_U4/din0_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_fcmpdEe_U3/din0_buf1_reg[18]' (FD) to 'inst/pynq_dsp_hls_fcmpdEe_U4/din0_buf1_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_fcmpdEe_U3/din0_buf1_reg[19]' (FD) to 'inst/pynq_dsp_hls_fcmpdEe_U4/din0_buf1_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_fcmpdEe_U3/din0_buf1_reg[20]' (FD) to 'inst/pynq_dsp_hls_fcmpdEe_U4/din0_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_fcmpdEe_U3/din0_buf1_reg[21]' (FD) to 'inst/pynq_dsp_hls_fcmpdEe_U4/din0_buf1_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_fcmpdEe_U3/din0_buf1_reg[22]' (FD) to 'inst/pynq_dsp_hls_fcmpdEe_U4/din0_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_fcmpdEe_U3/din0_buf1_reg[28]' (FD) to 'inst/pynq_dsp_hls_fcmpdEe_U4/din0_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_fcmpdEe_U3/din0_buf1_reg[23]' (FD) to 'inst/pynq_dsp_hls_fcmpdEe_U4/din0_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_fcmpdEe_U3/din0_buf1_reg[24]' (FD) to 'inst/pynq_dsp_hls_fcmpdEe_U4/din0_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_fcmpdEe_U3/din0_buf1_reg[25]' (FD) to 'inst/pynq_dsp_hls_fcmpdEe_U4/din0_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_fcmpdEe_U3/din0_buf1_reg[26]' (FD) to 'inst/pynq_dsp_hls_fcmpdEe_U4/din0_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_fcmpdEe_U3/din0_buf1_reg[27]' (FD) to 'inst/pynq_dsp_hls_fcmpdEe_U4/din0_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_fcmpdEe_U3/din0_buf1_reg[29]' (FD) to 'inst/pynq_dsp_hls_fcmpdEe_U4/din0_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_fcmpdEe_U3/din0_buf1_reg[30]' (FD) to 'inst/pynq_dsp_hls_fcmpdEe_U4/din0_buf1_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pynq_dsp_hls_fcmpdEe_U4/din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pynq_dsp_hls_fcmpdEe_U4/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pynq_dsp_hls_fcmpdEe_U4/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pynq_dsp_hls_fcmpdEe_U4/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pynq_dsp_hls_fcmpdEe_U4/din1_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pynq_dsp_hls_fcmpdEe_U4/din1_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pynq_dsp_hls_fcmpdEe_U4/din1_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pynq_dsp_hls_fcmpdEe_U4/din1_buf1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pynq_dsp_hls_fcmpdEe_U4/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pynq_dsp_hls_fcmpdEe_U4/din1_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pynq_dsp_hls_fcmpdEe_U4/din1_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pynq_dsp_hls_fcmpdEe_U4/din1_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pynq_dsp_hls_fcmpdEe_U4/din1_buf1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pynq_dsp_hls_fcmpdEe_U4/din1_buf1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pynq_dsp_hls_fcmpdEe_U4/din1_buf1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pynq_dsp_hls_fcmpdEe_U4/din1_buf1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pynq_dsp_hls_fcmpdEe_U4/din1_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pynq_dsp_hls_fcmpdEe_U4/din1_buf1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pynq_dsp_hls_fcmpdEe_U4/din1_buf1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pynq_dsp_hls_fcmpdEe_U4/din1_buf1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pynq_dsp_hls_fcmpdEe_U4/din1_buf1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pynq_dsp_hls_fcmpdEe_U4/din1_buf1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pynq_dsp_hls_fcmpdEe_U4/din1_buf1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pynq_dsp_hls_fcmpdEe_U4/din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pynq_dsp_hls_fcmpdEe_U4/din1_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pynq_dsp_hls_fcmpdEe_U4/din1_buf1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pynq_dsp_hls_fcmpdEe_U4/din1_buf1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pynq_dsp_hls_fcmpdEe_U4/din1_buf1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pynq_dsp_hls_fcmpdEe_U4/din1_buf1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pynq_dsp_hls_fcmpdEe_U4/din1_buf1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pynq_dsp_hls_fcmpdEe_U4/din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pynq_dsp_hls_fcmpdEe_U4/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pynq_dsp_hls_fcmpdEe_U3/opcode_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pynq_dsp_hls_fcmpdEe_U3/opcode_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pynq_dsp_hls_fcmpdEe_U3/opcode_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\pynq_dsp_hls_fcmpdEe_U3/opcode_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\pynq_dsp_hls_fcmpdEe_U3/opcode_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\pynq_dsp_hls_fcmpdEe_U3/ce_r_reg )
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_fmulbkb_U1/din1_buf1_reg[31]' (FDE) to 'inst/pynq_dsp_hls_fmulbkb_U1/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_fmulbkb_U1/din1_buf1_reg[23]' (FDE) to 'inst/pynq_dsp_hls_fmulbkb_U1/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_fmulbkb_U1/din1_buf1_reg[24]' (FDE) to 'inst/pynq_dsp_hls_fmulbkb_U1/din1_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_fmulbkb_U1/din1_buf1_reg[25]' (FDE) to 'inst/pynq_dsp_hls_fmulbkb_U1/din1_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_fmulbkb_U1/din1_buf1_reg[26]' (FDE) to 'inst/pynq_dsp_hls_fmulbkb_U1/din1_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_fmulbkb_U1/din1_buf1_reg[27]' (FDE) to 'inst/pynq_dsp_hls_fmulbkb_U1/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_fmulbkb_U1/din1_buf1_reg[28]' (FDE) to 'inst/pynq_dsp_hls_fmulbkb_U1/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_fmulbkb_U1/din1_buf1_reg[0]' (FDE) to 'inst/pynq_dsp_hls_fmulbkb_U1/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_fmulbkb_U1/din1_buf1_reg[1]' (FDE) to 'inst/pynq_dsp_hls_fmulbkb_U1/din1_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_fmulbkb_U1/din1_buf1_reg[2]' (FDE) to 'inst/pynq_dsp_hls_fmulbkb_U1/din1_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_fmulbkb_U1/din1_buf1_reg[3]' (FDE) to 'inst/pynq_dsp_hls_fmulbkb_U1/din1_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_fmulbkb_U1/din1_buf1_reg[4]' (FDE) to 'inst/pynq_dsp_hls_fmulbkb_U1/din1_buf1_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_fmulbkb_U1/din1_buf1_reg[5]' (FDE) to 'inst/pynq_dsp_hls_fmulbkb_U1/din1_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_fmulbkb_U1/din1_buf1_reg[6]' (FDE) to 'inst/pynq_dsp_hls_fmulbkb_U1/din1_buf1_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_fmulbkb_U1/din1_buf1_reg[7]' (FDE) to 'inst/pynq_dsp_hls_fmulbkb_U1/din1_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_fmulbkb_U1/din1_buf1_reg[8]' (FDE) to 'inst/pynq_dsp_hls_fmulbkb_U1/din1_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_fmulbkb_U1/din1_buf1_reg[9]' (FDE) to 'inst/pynq_dsp_hls_fmulbkb_U1/din1_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_fmulbkb_U1/din1_buf1_reg[10]' (FDE) to 'inst/pynq_dsp_hls_fmulbkb_U1/din1_buf1_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_fmulbkb_U1/din1_buf1_reg[11]' (FDE) to 'inst/pynq_dsp_hls_fmulbkb_U1/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_fmulbkb_U1/din1_buf1_reg[12]' (FDE) to 'inst/pynq_dsp_hls_fmulbkb_U1/din1_buf1_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_fmulbkb_U1/din1_buf1_reg[13]' (FDE) to 'inst/pynq_dsp_hls_fmulbkb_U1/din1_buf1_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_fmulbkb_U1/din1_buf1_reg[14]' (FDE) to 'inst/pynq_dsp_hls_fmulbkb_U1/din1_buf1_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_fmulbkb_U1/din1_buf1_reg[15]' (FDE) to 'inst/pynq_dsp_hls_fmulbkb_U1/din1_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_fmulbkb_U1/din1_buf1_reg[16]' (FDE) to 'inst/pynq_dsp_hls_fmulbkb_U1/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_fmulbkb_U1/din1_buf1_reg[17]' (FDE) to 'inst/pynq_dsp_hls_fmulbkb_U1/din1_buf1_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_fmulbkb_U1/din1_buf1_reg[18]' (FDE) to 'inst/pynq_dsp_hls_fmulbkb_U1/din1_buf1_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_fmulbkb_U1/din1_buf1_reg[19]' (FDE) to 'inst/pynq_dsp_hls_fmulbkb_U1/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_fmulbkb_U1/din1_buf1_reg[20]' (FDE) to 'inst/pynq_dsp_hls_fmulbkb_U1/din1_buf1_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_fmulbkb_U1/din1_buf1_reg[21]' (FDE) to 'inst/pynq_dsp_hls_fmulbkb_U1/din1_buf1_reg[22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pynq_dsp_hls_fmulbkb_U1/\din1_buf1_reg[22] )
INFO: [Synth 8-3886] merging instance 'inst/zext_ln215_reg_1184_reg[0]' (FDE) to 'inst/r_V_reg_1179_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln215_reg_1184_reg[1]' (FDE) to 'inst/r_V_reg_1179_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln215_reg_1184_reg[2]' (FDE) to 'inst/r_V_reg_1179_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln215_reg_1184_reg[3]' (FDE) to 'inst/r_V_reg_1179_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln215_reg_1184_reg[4]' (FDE) to 'inst/r_V_reg_1179_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln215_reg_1184_reg[5]' (FDE) to 'inst/r_V_reg_1179_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln215_reg_1184_reg[6]' (FDE) to 'inst/r_V_reg_1179_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln215_reg_1184_reg[7]' (FDE) to 'inst/r_V_reg_1179_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln215_reg_1184_reg[8]' (FDE) to 'inst/r_V_reg_1179_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln215_reg_1184_reg[9]' (FDE) to 'inst/r_V_reg_1179_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln215_reg_1184_reg[10]' (FDE) to 'inst/r_V_reg_1179_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln215_reg_1184_reg[11]' (FDE) to 'inst/r_V_reg_1179_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln215_reg_1184_reg[12]' (FDE) to 'inst/r_V_reg_1179_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln215_reg_1184_reg[13]' (FDE) to 'inst/r_V_reg_1179_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln215_reg_1184_reg[14]' (FDE) to 'inst/r_V_reg_1179_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln215_reg_1184_reg[15]' (FDE) to 'inst/r_V_reg_1179_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln215_reg_1184_reg[16]' (FDE) to 'inst/r_V_reg_1179_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln215_reg_1184_reg[17]' (FDE) to 'inst/r_V_reg_1179_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln215_reg_1184_reg[18]' (FDE) to 'inst/r_V_reg_1179_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln215_reg_1184_reg[19]' (FDE) to 'inst/r_V_reg_1179_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln215_reg_1184_reg[20]' (FDE) to 'inst/r_V_reg_1179_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln215_reg_1184_reg[21]' (FDE) to 'inst/r_V_reg_1179_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln215_reg_1184_reg[22]' (FDE) to 'inst/r_V_reg_1179_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln215_reg_1184_reg[23]' (FDE) to 'inst/r_V_reg_1179_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln215_reg_1184_reg[24]' (FDE) to 'inst/r_V_reg_1179_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln215_reg_1184_reg[25]' (FDE) to 'inst/r_V_reg_1179_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln215_reg_1184_reg[26]' (FDE) to 'inst/r_V_reg_1179_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln215_reg_1184_reg[27]' (FDE) to 'inst/r_V_reg_1179_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln215_reg_1184_reg[28]' (FDE) to 'inst/r_V_reg_1179_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln215_reg_1184_reg[29]' (FDE) to 'inst/r_V_reg_1179_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/r_V_reg_1179_reg[0]' (FDE) to 'inst/ret_V_reg_1189_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_physMemPtr_V_m_axi_U/bus_read/rs_rreq/data_p2_reg[62]' (FDE) to 'inst/pynq_dsp_hls_physMemPtr_V_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_physMemPtr_V_m_axi_U/bus_read/rs_rreq/data_p2_reg[61]' (FDE) to 'inst/pynq_dsp_hls_physMemPtr_V_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_physMemPtr_V_m_axi_U/bus_read/rs_rreq/data_p2_reg[60]' (FDE) to 'inst/pynq_dsp_hls_physMemPtr_V_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_physMemPtr_V_m_axi_U/bus_read/rs_rreq/data_p2_reg[59]' (FDE) to 'inst/pynq_dsp_hls_physMemPtr_V_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_physMemPtr_V_m_axi_U/bus_read/rs_rreq/data_p2_reg[58]' (FDE) to 'inst/pynq_dsp_hls_physMemPtr_V_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_physMemPtr_V_m_axi_U/bus_read/rs_rreq/data_p2_reg[57]' (FDE) to 'inst/pynq_dsp_hls_physMemPtr_V_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_physMemPtr_V_m_axi_U/bus_read/rs_rreq/data_p2_reg[56]' (FDE) to 'inst/pynq_dsp_hls_physMemPtr_V_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_physMemPtr_V_m_axi_U/bus_read/rs_rreq/data_p2_reg[55]' (FDE) to 'inst/pynq_dsp_hls_physMemPtr_V_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/pynq_dsp_hls_physMemPtr_V_m_axi_U/bus_read/rs_rreq/data_p2_reg[54]' (FDE) to 'inst/pynq_dsp_hls_physMemPtr_V_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pynq_dsp_hls_physMemPtr_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/pynq_dsp_hls_physMemPtr_V_m_axi_U/\bus_write/rs_wreq/data_p2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pynq_dsp_hls_physMemPtr_V_m_axi_U/\bus_write/rs_wreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/pynq_dsp_hls_fmulbkb_U1/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\tmp_2_reg_1384_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pynq_dsp_hls_physMemPtr_V_m_axi_U/\bus_read/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pynq_dsp_hls_physMemPtr_V_m_axi_U/\bus_write/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\configReg_addr_1_reg_1279_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\configReg_addr_1_reg_1279_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pynq_dsp_hls_physMemPtr_V_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pynq_dsp_hls_physMemPtr_V_m_axi_U/\bus_read/could_multi_bursts.araddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pynq_dsp_hls_physMemPtr_V_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pynq_dsp_hls_physMemPtr_V_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pynq_dsp_hls_physMemPtr_V_m_axi_U/\bus_write/could_multi_bursts.awaddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pynq_dsp_hls_physMemPtr_V_m_axi_U/\bus_read/rs_rreq/data_p1_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/pynq_dsp_hls_physMemPtr_V_m_axi_U/\bus_write/rs_wreq/data_p1_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pynq_dsp_hls_physMemPtr_V_m_axi_U/\bus_write/rs_wreq/data_p1_reg[63] )
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module pynq_dsp_hls_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module pynq_dsp_hls_AXILiteS_s_axi.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pynq_dsp_hls_physMemPtr_V_m_axi_U/\bus_read/fifo_rreq/q_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pynq_dsp_hls_physMemPtr_V_m_axi_U/\bus_write/fifo_wreq/q_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pynq_dsp_hls_physMemPtr_V_m_axi_U/\bus_write/bus_equal_gen.fifo_burst/q_reg[5] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 936.602 ; gain = 370.609
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/pynq_dsp_hls_AXILiteS_s_axi_U/i_1/int_configReg/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/pynq_dsp_hls_AXILiteS_s_axi_U/i_1/int_configReg/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/pynq_dsp_hls_physMemPtr_V_m_axi_U/i_2/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/pynq_dsp_hls_physMemPtr_V_m_axi_U/i_6/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:01:03 . Memory (MB): peak = 996.055 ; gain = 430.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:05 . Memory (MB): peak = 1011.102 ; gain = 445.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/pynq_dsp_hls_AXILiteS_s_axi_U/int_configReg/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/pynq_dsp_hls_AXILiteS_s_axi_U/int_configReg/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/pynq_dsp_hls_physMemPtr_V_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/pynq_dsp_hls_physMemPtr_V_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:03 ; elapsed = 00:01:07 . Memory (MB): peak = 1057.020 ; gain = 491.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:06 ; elapsed = 00:01:10 . Memory (MB): peak = 1061.645 ; gain = 495.652
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:06 ; elapsed = 00:01:10 . Memory (MB): peak = 1061.645 ; gain = 495.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:06 ; elapsed = 00:01:10 . Memory (MB): peak = 1061.645 ; gain = 495.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:06 ; elapsed = 00:01:10 . Memory (MB): peak = 1061.645 ; gain = 495.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:06 ; elapsed = 00:01:10 . Memory (MB): peak = 1061.648 ; gain = 495.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:06 ; elapsed = 00:01:10 . Memory (MB): peak = 1061.648 ; gain = 495.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    88|
|2     |DSP48E1   |     1|
|3     |DSP48E1_1 |     1|
|4     |DSP48E1_2 |     1|
|5     |LUT1      |    22|
|6     |LUT2      |   359|
|7     |LUT3      |   566|
|8     |LUT4      |   302|
|9     |LUT5      |   314|
|10    |LUT6      |   596|
|11    |MUXCY     |   215|
|12    |MUXF7     |     3|
|13    |RAMB18E1  |     2|
|14    |RAMB36E1  |     1|
|15    |SRL16E    |    70|
|16    |XORCY     |    64|
|17    |FDE       |    16|
|18    |FDRE      |  2385|
|19    |FDSE      |     4|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:06 ; elapsed = 00:01:10 . Memory (MB): peak = 1061.648 ; gain = 495.656
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 330 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:01:06 . Memory (MB): peak = 1061.648 ; gain = 471.457
Synthesis Optimization Complete : Time (s): cpu = 00:01:07 ; elapsed = 00:01:11 . Memory (MB): peak = 1061.648 ; gain = 495.656
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 392 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1061.648 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 75 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 59 instances
  FDE => FDRE: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
273 Infos, 121 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:14 ; elapsed = 00:01:19 . Memory (MB): peak = 1061.648 ; gain = 765.156
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1061.648 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/base_pynq_dsp_hls_0_0_synth_1/base_pynq_dsp_hls_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP base_pynq_dsp_hls_0_0, cache-ID = bfdee10047f735bc
INFO: [Coretcl 2-1174] Renamed 147 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1061.648 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.runs/base_pynq_dsp_hls_0_0_synth_1/base_pynq_dsp_hls_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file base_pynq_dsp_hls_0_0_utilization_synth.rpt -pb base_pynq_dsp_hls_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Feb  8 20:37:02 2020...
