Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Sep 19 13:47:58 2025
| Host         : 8584d3dcbac9 running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_utilization -file util.rpt -hierarchical -hierarchical_percentages
| Design       : design_1_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+-----------+------------+---------------+----------+----------+------------+
|                                      Instance                                     |                                                                  Module                                                                 |  Total LUTs  |  Logic LUTs  |  LUTRAMs  |    SRLs    |      FFs      |  RAMB36  |  RAMB18  | DSP Blocks |
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+-----------+------------+---------------+----------+----------+------------+
| design_1_wrapper                                                                  |                                                                                                                                   (top) | 9128(17.16%) | 8854(16.64%) | 10(0.06%) | 264(1.52%) | 11969(11.25%) | 0(0.00%) | 2(0.71%) |   0(0.00%) |
|   design_1_i                                                                      |                                                                                                                                design_1 | 9128(17.16%) | 8854(16.64%) | 10(0.06%) | 264(1.52%) | 11969(11.25%) | 0(0.00%) | 2(0.71%) |   0(0.00%) |
|     (design_1_i)                                                                  |                                                                                                                                design_1 |     0(0.00%) |     0(0.00%) |  0(0.00%) |   0(0.00%) |      0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     axi_mem_intercon                                                              |                                                                                                             design_1_axi_mem_intercon_0 |   515(0.97%) |   471(0.89%) | 10(0.06%) |  34(0.20%) |    653(0.61%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       s00_couplers                                                                |                                                                                                                 s00_couplers_imp_7HNO1D |   515(0.97%) |   471(0.89%) | 10(0.06%) |  34(0.20%) |    653(0.61%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         auto_pc                                                                   |                                                                                                                      design_1_auto_pc_1 |   175(0.33%) |   165(0.31%) | 10(0.06%) |   0(0.00%) |    263(0.25%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           inst                                                                    |                                                                design_1_auto_pc_1_axi_protocol_converter_v2_1_29_axi_protocol_converter |   175(0.33%) |   165(0.31%) | 10(0.06%) |   0(0.00%) |    263(0.25%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_axi4_axi3.axi3_conv_inst                                          |                                                                             design_1_auto_pc_1_axi_protocol_converter_v2_1_29_axi3_conv |   175(0.33%) |   165(0.31%) | 10(0.06%) |   0(0.00%) |    263(0.25%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               USE_READ.USE_SPLIT_R.read_addr_inst                                 |                                                           design_1_auto_pc_1_axi_protocol_converter_v2_1_29_a_axi3_conv__parameterized0 |    53(0.10%) |    51(0.10%) |  2(0.01%) |   0(0.00%) |     93(0.09%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (USE_READ.USE_SPLIT_R.read_addr_inst)                             |                                                           design_1_auto_pc_1_axi_protocol_converter_v2_1_29_a_axi3_conv__parameterized0 |     8(0.02%) |     8(0.02%) |  0(0.00%) |   0(0.00%) |     55(0.05%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 USE_R_CHANNEL.cmd_queue                                           |                                                                      design_1_auto_pc_1_axi_data_fifo_v2_1_28_axic_fifo__parameterized0 |    45(0.08%) |    43(0.08%) |  2(0.01%) |   0(0.00%) |     38(0.04%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   inst                                                            |                                                                       design_1_auto_pc_1_axi_data_fifo_v2_1_28_fifo_gen__parameterized0 |    45(0.08%) |    43(0.08%) |  2(0.01%) |   0(0.00%) |     38(0.04%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (inst)                                                        |                                                                       design_1_auto_pc_1_axi_data_fifo_v2_1_28_fifo_gen__parameterized0 |    17(0.03%) |    17(0.03%) |  0(0.00%) |   0(0.00%) |      0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     fifo_gen_inst                                                 |                                                                               design_1_auto_pc_1_fifo_generator_v13_2_9__parameterized0 |    28(0.05%) |    26(0.05%) |  2(0.01%) |   0(0.00%) |     38(0.04%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       inst_fifo_gen                                               |                                                                         design_1_auto_pc_1_fifo_generator_v13_2_9_synth__parameterized0 |    28(0.05%) |    26(0.05%) |  2(0.01%) |   0(0.00%) |     38(0.04%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         gconvfifo.rf                                              |                                                                                   design_1_auto_pc_1_fifo_generator_top__parameterized0 |    28(0.05%) |    26(0.05%) |  2(0.01%) |   0(0.00%) |     38(0.04%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           grf.rf                                                  |                                                                               design_1_auto_pc_1_fifo_generator_ramfifo__parameterized0 |    28(0.05%) |    26(0.05%) |  2(0.01%) |   0(0.00%) |     38(0.04%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                             gntv_or_sync_fifo.gl0.rd                              |                                                                                                           design_1_auto_pc_1_rd_logic_9 |     9(0.02%) |     9(0.02%) |  0(0.00%) |   0(0.00%) |     20(0.02%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               gr1.gr1_int.rfwft                                   |                                                                                                           design_1_auto_pc_1_rd_fwft_13 |     6(0.01%) |     6(0.01%) |  0(0.00%) |   0(0.00%) |      8(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               grss.rsts                                           |                                                                                                design_1_auto_pc_1_rd_status_flags_ss_14 |     0(0.00%) |     0(0.00%) |  0(0.00%) |   0(0.00%) |      2(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               rpntr                                               |                                                                                                       design_1_auto_pc_1_rd_bin_cntr_15 |     3(0.01%) |     3(0.01%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                             gntv_or_sync_fifo.gl0.wr                              |                                                                                                          design_1_auto_pc_1_wr_logic_10 |    12(0.02%) |    12(0.02%) |  0(0.00%) |   0(0.00%) |     12(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               gwss.wsts                                           |                                                                                                design_1_auto_pc_1_wr_status_flags_ss_11 |     2(0.01%) |     2(0.01%) |  0(0.00%) |   0(0.00%) |      2(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               wpntr                                               |                                                                                                       design_1_auto_pc_1_wr_bin_cntr_12 |    11(0.02%) |    11(0.02%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                             gntv_or_sync_fifo.mem                                 |                                                                                               design_1_auto_pc_1_memory__parameterized0 |     3(0.01%) |     1(0.01%) |  2(0.01%) |   0(0.00%) |      2(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               (gntv_or_sync_fifo.mem)                             |                                                                                               design_1_auto_pc_1_memory__parameterized0 |     0(0.00%) |     0(0.00%) |  0(0.00%) |   0(0.00%) |      1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               gdm.dm_gen.dm                                       |                                                                                                 design_1_auto_pc_1_dmem__parameterized0 |     3(0.01%) |     1(0.01%) |  2(0.01%) |   0(0.00%) |      1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                             rstblk                                                |                                                                                                    design_1_auto_pc_1_reset_blk_ramfifo |     4(0.01%) |     4(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               (rstblk)                                            |                                                                                                    design_1_auto_pc_1_reset_blk_ramfifo |     4(0.01%) |     4(0.01%) |  0(0.00%) |   0(0.00%) |      2(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst |                                                                                                    design_1_auto_pc_1_xpm_cdc_async_rst |     0(0.00%) |     0(0.00%) |  0(0.00%) |   0(0.00%) |      2(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                               |                                                                           design_1_auto_pc_1_axi_protocol_converter_v2_1_29_b_downsizer |     7(0.01%) |     7(0.01%) |  0(0.00%) |   0(0.00%) |      5(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               USE_WRITE.write_addr_inst                                           |                                                                           design_1_auto_pc_1_axi_protocol_converter_v2_1_29_a_axi3_conv |   104(0.20%) |    96(0.18%) |  8(0.05%) |   0(0.00%) |    156(0.15%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (USE_WRITE.write_addr_inst)                                       |                                                                           design_1_auto_pc_1_axi_protocol_converter_v2_1_29_a_axi3_conv |    12(0.02%) |    12(0.02%) |  0(0.00%) |   0(0.00%) |     66(0.06%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 USE_BURSTS.cmd_queue                                              |                                                                           design_1_auto_pc_1_axi_data_fifo_v2_1_28_axic_fifo__xdcDup__1 |    48(0.09%) |    44(0.08%) |  4(0.02%) |   0(0.00%) |     44(0.04%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   inst                                                            |                                                                            design_1_auto_pc_1_axi_data_fifo_v2_1_28_fifo_gen__xdcDup__1 |    48(0.09%) |    44(0.08%) |  4(0.02%) |   0(0.00%) |     44(0.04%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (inst)                                                        |                                                                            design_1_auto_pc_1_axi_data_fifo_v2_1_28_fifo_gen__xdcDup__1 |    18(0.03%) |    18(0.03%) |  0(0.00%) |   0(0.00%) |      0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     fifo_gen_inst                                                 |                                                                                    design_1_auto_pc_1_fifo_generator_v13_2_9__xdcDup__1 |    30(0.06%) |    26(0.05%) |  4(0.02%) |   0(0.00%) |     44(0.04%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       inst_fifo_gen                                               |                                                                              design_1_auto_pc_1_fifo_generator_v13_2_9_synth__xdcDup__1 |    30(0.06%) |    26(0.05%) |  4(0.02%) |   0(0.00%) |     44(0.04%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         gconvfifo.rf                                              |                                                                                        design_1_auto_pc_1_fifo_generator_top__xdcDup__1 |    30(0.06%) |    26(0.05%) |  4(0.02%) |   0(0.00%) |     44(0.04%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           grf.rf                                                  |                                                                                    design_1_auto_pc_1_fifo_generator_ramfifo__xdcDup__1 |    30(0.06%) |    26(0.05%) |  4(0.02%) |   0(0.00%) |     44(0.04%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                             gntv_or_sync_fifo.gl0.rd                              |                                                                                                           design_1_auto_pc_1_rd_logic_0 |     9(0.02%) |     9(0.02%) |  0(0.00%) |   0(0.00%) |     20(0.02%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               gr1.gr1_int.rfwft                                   |                                                                                                            design_1_auto_pc_1_rd_fwft_6 |     6(0.01%) |     6(0.01%) |  0(0.00%) |   0(0.00%) |      8(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               grss.rsts                                           |                                                                                                 design_1_auto_pc_1_rd_status_flags_ss_7 |     0(0.00%) |     0(0.00%) |  0(0.00%) |   0(0.00%) |      2(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               rpntr                                               |                                                                                                        design_1_auto_pc_1_rd_bin_cntr_8 |     3(0.01%) |     3(0.01%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                             gntv_or_sync_fifo.gl0.wr                              |                                                                                                           design_1_auto_pc_1_wr_logic_1 |    12(0.02%) |    12(0.02%) |  0(0.00%) |   0(0.00%) |     12(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               gwss.wsts                                           |                                                                                                 design_1_auto_pc_1_wr_status_flags_ss_4 |     2(0.01%) |     2(0.01%) |  0(0.00%) |   0(0.00%) |      2(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               wpntr                                               |                                                                                                        design_1_auto_pc_1_wr_bin_cntr_5 |    11(0.02%) |    11(0.02%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                             gntv_or_sync_fifo.mem                                 |                                                                                                             design_1_auto_pc_1_memory_2 |     4(0.01%) |     0(0.00%) |  4(0.02%) |   0(0.00%) |      8(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               (gntv_or_sync_fifo.mem)                             |                                                                                                             design_1_auto_pc_1_memory_2 |     0(0.00%) |     0(0.00%) |  0(0.00%) |   0(0.00%) |      4(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               gdm.dm_gen.dm                                       |                                                                                                               design_1_auto_pc_1_dmem_3 |     4(0.01%) |     0(0.00%) |  4(0.02%) |   0(0.00%) |      4(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                             rstblk                                                |                                                                                         design_1_auto_pc_1_reset_blk_ramfifo__xdcDup__1 |     5(0.01%) |     5(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               (rstblk)                                            |                                                                                         design_1_auto_pc_1_reset_blk_ramfifo__xdcDup__1 |     5(0.01%) |     5(0.01%) |  0(0.00%) |   0(0.00%) |      2(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst |                                                                                                 design_1_auto_pc_1_xpm_cdc_async_rst__3 |     0(0.00%) |     0(0.00%) |  0(0.00%) |   0(0.00%) |      2(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 USE_B_CHANNEL.cmd_b_queue                                         |                                                                                      design_1_auto_pc_1_axi_data_fifo_v2_1_28_axic_fifo |    44(0.08%) |    40(0.08%) |  4(0.02%) |   0(0.00%) |     46(0.04%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   inst                                                            |                                                                                       design_1_auto_pc_1_axi_data_fifo_v2_1_28_fifo_gen |    44(0.08%) |    40(0.08%) |  4(0.02%) |   0(0.00%) |     46(0.04%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     (inst)                                                        |                                                                                       design_1_auto_pc_1_axi_data_fifo_v2_1_28_fifo_gen |    14(0.03%) |    14(0.03%) |  0(0.00%) |   0(0.00%) |      0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     fifo_gen_inst                                                 |                                                                                               design_1_auto_pc_1_fifo_generator_v13_2_9 |    30(0.06%) |    26(0.05%) |  4(0.02%) |   0(0.00%) |     46(0.04%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       inst_fifo_gen                                               |                                                                                         design_1_auto_pc_1_fifo_generator_v13_2_9_synth |    30(0.06%) |    26(0.05%) |  4(0.02%) |   0(0.00%) |     46(0.04%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         gconvfifo.rf                                              |                                                                                                   design_1_auto_pc_1_fifo_generator_top |    30(0.06%) |    26(0.05%) |  4(0.02%) |   0(0.00%) |     46(0.04%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           grf.rf                                                  |                                                                                               design_1_auto_pc_1_fifo_generator_ramfifo |    30(0.06%) |    26(0.05%) |  4(0.02%) |   0(0.00%) |     46(0.04%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                             gntv_or_sync_fifo.gl0.rd                              |                                                                                                             design_1_auto_pc_1_rd_logic |     9(0.02%) |     9(0.02%) |  0(0.00%) |   0(0.00%) |     20(0.02%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               gr1.gr1_int.rfwft                                   |                                                                                                              design_1_auto_pc_1_rd_fwft |     6(0.01%) |     6(0.01%) |  0(0.00%) |   0(0.00%) |      8(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               grss.rsts                                           |                                                                                                   design_1_auto_pc_1_rd_status_flags_ss |     0(0.00%) |     0(0.00%) |  0(0.00%) |   0(0.00%) |      2(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               rpntr                                               |                                                                                                          design_1_auto_pc_1_rd_bin_cntr |     3(0.01%) |     3(0.01%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                             gntv_or_sync_fifo.gl0.wr                              |                                                                                                             design_1_auto_pc_1_wr_logic |    12(0.02%) |    12(0.02%) |  0(0.00%) |   0(0.00%) |     12(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               gwss.wsts                                           |                                                                                                   design_1_auto_pc_1_wr_status_flags_ss |     2(0.01%) |     2(0.01%) |  0(0.00%) |   0(0.00%) |      2(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               wpntr                                               |                                                                                                          design_1_auto_pc_1_wr_bin_cntr |    11(0.02%) |    11(0.02%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                             gntv_or_sync_fifo.mem                                 |                                                                                                               design_1_auto_pc_1_memory |     4(0.01%) |     0(0.00%) |  4(0.02%) |   0(0.00%) |     10(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               (gntv_or_sync_fifo.mem)                             |                                                                                                               design_1_auto_pc_1_memory |     0(0.00%) |     0(0.00%) |  0(0.00%) |   0(0.00%) |      5(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               gdm.dm_gen.dm                                       |                                                                                                                 design_1_auto_pc_1_dmem |     4(0.01%) |     0(0.00%) |  4(0.02%) |   0(0.00%) |      5(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                             rstblk                                                |                                                                                         design_1_auto_pc_1_reset_blk_ramfifo__xdcDup__2 |     5(0.01%) |     5(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               (rstblk)                                            |                                                                                         design_1_auto_pc_1_reset_blk_ramfifo__xdcDup__2 |     5(0.01%) |     5(0.01%) |  0(0.00%) |   0(0.00%) |      2(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst |                                                                                                 design_1_auto_pc_1_xpm_cdc_async_rst__4 |     0(0.00%) |     0(0.00%) |  0(0.00%) |   0(0.00%) |      2(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               USE_WRITE.write_data_inst                                           |                                                                           design_1_auto_pc_1_axi_protocol_converter_v2_1_29_w_axi3_conv |    15(0.03%) |    15(0.03%) |  0(0.00%) |   0(0.00%) |      9(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         auto_us                                                                   |                                                                                                                      design_1_auto_us_0 |   340(0.64%) |   306(0.58%) |  0(0.00%) |  34(0.20%) |    390(0.37%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           inst                                                                    |                                                                                     design_1_auto_us_0_axi_dwidth_converter_v2_1_29_top |   340(0.64%) |   306(0.58%) |  0(0.00%) |  34(0.20%) |    390(0.37%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                         |                                                                             design_1_auto_us_0_axi_dwidth_converter_v2_1_29_axi_upsizer |   340(0.64%) |   306(0.58%) |  0(0.00%) |  34(0.20%) |    390(0.37%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst              |                                                                        design_1_auto_us_0_axi_register_slice_v2_1_29_axi_register_slice |    38(0.07%) |    38(0.07%) |  0(0.00%) |   0(0.00%) |    132(0.12%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 r.r_pipe                                                          |                                                       design_1_auto_us_0_axi_register_slice_v2_1_29_axic_register_slice__parameterized2 |    38(0.07%) |    38(0.07%) |  0(0.00%) |   0(0.00%) |    132(0.12%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                      |                                                                               design_1_auto_us_0_axi_dwidth_converter_v2_1_29_r_upsizer |    51(0.10%) |    51(0.10%) |  0(0.00%) |   0(0.00%) |     18(0.02%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               USE_READ.read_addr_inst                                             |                                                               design_1_auto_us_0_axi_dwidth_converter_v2_1_29_a_upsizer__parameterized0 |    61(0.11%) |    44(0.08%) |  0(0.00%) |  17(0.10%) |     34(0.03%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (USE_READ.read_addr_inst)                                         |                                                               design_1_auto_us_0_axi_dwidth_converter_v2_1_29_a_upsizer__parameterized0 |     0(0.00%) |     0(0.00%) |  0(0.00%) |   0(0.00%) |      1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 GEN_CMD_QUEUE.cmd_queue                                           |                                                             design_1_auto_us_0_generic_baseblocks_v2_1_1_command_fifo__parameterized0_1 |    52(0.10%) |    35(0.07%) |  0(0.00%) |  17(0.10%) |     25(0.02%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 gen_id_queue.id_queue                                             |                                                                             design_1_auto_us_0_generic_baseblocks_v2_1_1_command_fifo_2 |     9(0.02%) |     9(0.02%) |  0(0.00%) |   0(0.00%) |      8(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                    |                                                                               design_1_auto_us_0_axi_dwidth_converter_v2_1_29_w_upsizer |    96(0.18%) |    96(0.18%) |  0(0.00%) |   0(0.00%) |     90(0.08%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               USE_WRITE.write_addr_inst                                           |                                                                               design_1_auto_us_0_axi_dwidth_converter_v2_1_29_a_upsizer |    63(0.12%) |    46(0.09%) |  0(0.00%) |  17(0.10%) |     34(0.03%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (USE_WRITE.write_addr_inst)                                       |                                                                               design_1_auto_us_0_axi_dwidth_converter_v2_1_29_a_upsizer |     0(0.00%) |     0(0.00%) |  0(0.00%) |   0(0.00%) |      1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 GEN_CMD_QUEUE.cmd_queue                                           |                                                               design_1_auto_us_0_generic_baseblocks_v2_1_1_command_fifo__parameterized0 |    51(0.10%) |    34(0.06%) |  0(0.00%) |  17(0.10%) |     25(0.02%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 gen_id_queue.id_queue                                             |                                                                               design_1_auto_us_0_generic_baseblocks_v2_1_1_command_fifo |    12(0.02%) |    12(0.02%) |  0(0.00%) |   0(0.00%) |      8(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               si_register_slice_inst                                              |                                                        design_1_auto_us_0_axi_register_slice_v2_1_29_axi_register_slice__parameterized0 |    38(0.07%) |    38(0.07%) |  0(0.00%) |   0(0.00%) |     82(0.08%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 ar.ar_pipe                                                        |                                                       design_1_auto_us_0_axi_register_slice_v2_1_29_axic_register_slice__parameterized3 |    19(0.04%) |    19(0.04%) |  0(0.00%) |   0(0.00%) |     41(0.04%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 aw.aw_pipe                                                        |                                                     design_1_auto_us_0_axi_register_slice_v2_1_29_axic_register_slice__parameterized3_0 |    19(0.04%) |    19(0.04%) |  0(0.00%) |   0(0.00%) |     41(0.04%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     conifer_conifer_xgboost_moons                                                 |                                                                                                design_1_conifer_conifer_xgboost_moons_0 | 8236(15.48%) | 8066(15.16%) |  0(0.00%) | 170(0.98%) | 10857(10.20%) | 0(0.00%) | 2(0.71%) |   0(0.00%) |
|       (conifer_conifer_xgboost_moons)                                             |                                                                                                design_1_conifer_conifer_xgboost_moons_0 |     0(0.00%) |     0(0.00%) |  0(0.00%) |   0(0.00%) |      0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       inst                                                                        |                                                              design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator | 8236(15.48%) | 8066(15.16%) |  0(0.00%) | 170(0.98%) | 10857(10.20%) | 0(0.00%) | 2(0.71%) |   0(0.00%) |
|         (inst)                                                                    |                                                              design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator |   442(0.83%) |   441(0.83%) |  0(0.00%) |   1(0.01%) |   1081(1.02%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         control_s_axi_U                                                           |                                                design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_control_s_axi |   130(0.24%) |   130(0.24%) |  0(0.00%) |   0(0.00%) |    155(0.15%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         gmem0_m_axi_U                                                             |                                                  design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_gmem0_m_axi |   910(1.71%) |   816(1.53%) |  0(0.00%) |  94(0.54%) |   1202(1.13%) | 0(0.00%) | 2(0.71%) |   0(0.00%) |
|           bus_read                                                                |                                             design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_gmem0_m_axi_read |   267(0.50%) |   267(0.50%) |  0(0.00%) |   0(0.00%) |    366(0.34%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             fifo_burst                                                            |                          design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_gmem0_m_axi_fifo__parameterized1_24 |    16(0.03%) |    16(0.03%) |  0(0.00%) |   0(0.00%) |     13(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (fifo_burst)                                                        |                          design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_gmem0_m_axi_fifo__parameterized1_24 |    15(0.03%) |    15(0.03%) |  0(0.00%) |   0(0.00%) |     12(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               U_fifo_srl                                                          |                           design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_gmem0_m_axi_srl__parameterized0_28 |     1(0.01%) |     1(0.01%) |  0(0.00%) |   0(0.00%) |      1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             fifo_rctl                                                             |                          design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_gmem0_m_axi_fifo__parameterized1_25 |     9(0.02%) |     9(0.02%) |  0(0.00%) |   0(0.00%) |      8(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             rreq_burst_conv                                                       |                               design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_gmem0_m_axi_burst_converter_26 |   203(0.38%) |   203(0.38%) |  0(0.00%) |   0(0.00%) |    274(0.26%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (rreq_burst_conv)                                                   |                               design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_gmem0_m_axi_burst_converter_26 |   126(0.24%) |   126(0.24%) |  0(0.00%) |   0(0.00%) |    201(0.19%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               rs_req                                                              |                                     design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_gmem0_m_axi_reg_slice_27 |    77(0.14%) |    77(0.14%) |  0(0.00%) |   0(0.00%) |     73(0.07%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             rs_rdata                                                              |                        design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_gmem0_m_axi_reg_slice__parameterized2 |    39(0.07%) |    39(0.07%) |  0(0.00%) |   0(0.00%) |     71(0.07%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           bus_write                                                               |                                            design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_gmem0_m_axi_write |   404(0.76%) |   361(0.68%) |  0(0.00%) |  43(0.25%) |    550(0.52%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (bus_write)                                                           |                                            design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_gmem0_m_axi_write |     6(0.01%) |     6(0.01%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             fifo_burst                                                            |                             design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_gmem0_m_axi_fifo__parameterized4 |    24(0.05%) |    20(0.04%) |  0(0.00%) |   4(0.02%) |     16(0.02%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (fifo_burst)                                                        |                             design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_gmem0_m_axi_fifo__parameterized4 |    10(0.02%) |    10(0.02%) |  0(0.00%) |   0(0.00%) |     12(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               U_fifo_srl                                                          |                              design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_gmem0_m_axi_srl__parameterized2 |    14(0.03%) |    10(0.02%) |  0(0.00%) |   4(0.02%) |      4(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             fifo_resp                                                             |                          design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_gmem0_m_axi_fifo__parameterized1_22 |    17(0.03%) |    16(0.03%) |  0(0.00%) |   1(0.01%) |     13(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (fifo_resp)                                                         |                          design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_gmem0_m_axi_fifo__parameterized1_22 |    13(0.02%) |    13(0.02%) |  0(0.00%) |   0(0.00%) |     12(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               U_fifo_srl                                                          |                           design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_gmem0_m_axi_srl__parameterized0_23 |     4(0.01%) |     3(0.01%) |  0(0.00%) |   1(0.01%) |      1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             rs_resp                                                               |                        design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_gmem0_m_axi_reg_slice__parameterized1 |     4(0.01%) |     4(0.01%) |  0(0.00%) |   0(0.00%) |      5(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             wreq_burst_conv                                                       |                                  design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_gmem0_m_axi_burst_converter |   232(0.44%) |   232(0.44%) |  0(0.00%) |   0(0.00%) |    332(0.31%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (wreq_burst_conv)                                                   |                                  design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_gmem0_m_axi_burst_converter |   129(0.24%) |   129(0.24%) |  0(0.00%) |   0(0.00%) |    207(0.19%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               rs_req                                                              |                                        design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_gmem0_m_axi_reg_slice |   103(0.19%) |   103(0.19%) |  0(0.00%) |   0(0.00%) |    125(0.12%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             wreq_throttle                                                         |                                         design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_gmem0_m_axi_throttle |   122(0.23%) |    84(0.16%) |  0(0.00%) |  38(0.22%) |    174(0.16%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (wreq_throttle)                                                     |                                         design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_gmem0_m_axi_throttle |     1(0.01%) |     1(0.01%) |  0(0.00%) |   0(0.00%) |      6(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               data_fifo                                                           |                             design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_gmem0_m_axi_fifo__parameterized6 |    46(0.09%) |    26(0.05%) |  0(0.00%) |  20(0.11%) |     49(0.05%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (data_fifo)                                                       |                             design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_gmem0_m_axi_fifo__parameterized6 |    17(0.03%) |    17(0.03%) |  0(0.00%) |   0(0.00%) |     12(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 U_fifo_srl                                                        |                              design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_gmem0_m_axi_srl__parameterized4 |    30(0.06%) |    10(0.02%) |  0(0.00%) |  20(0.11%) |     37(0.03%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               req_fifo                                                            |                             design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_gmem0_m_axi_fifo__parameterized5 |    35(0.07%) |    17(0.03%) |  0(0.00%) |  18(0.10%) |     46(0.04%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (req_fifo)                                                        |                             design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_gmem0_m_axi_fifo__parameterized5 |    16(0.03%) |    16(0.03%) |  0(0.00%) |   0(0.00%) |     12(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 U_fifo_srl                                                        |                              design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_gmem0_m_axi_srl__parameterized3 |    20(0.04%) |     2(0.01%) |  0(0.00%) |  18(0.10%) |     34(0.03%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               rs_req                                                              |                        design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_gmem0_m_axi_reg_slice__parameterized0 |    41(0.08%) |    41(0.08%) |  0(0.00%) |   0(0.00%) |     73(0.07%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           load_unit                                                               |                                             design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_gmem0_m_axi_load |    75(0.14%) |    57(0.11%) |  0(0.00%) |  18(0.10%) |    114(0.11%) | 0(0.00%) | 1(0.36%) |   0(0.00%) |
|             (load_unit)                                                           |                                             design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_gmem0_m_axi_load |     1(0.01%) |     1(0.01%) |  0(0.00%) |   0(0.00%) |     36(0.03%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             buff_rdata                                                            |                             design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_gmem0_m_axi_fifo__parameterized3 |    42(0.08%) |    42(0.08%) |  0(0.00%) |   0(0.00%) |     36(0.03%) | 0(0.00%) | 1(0.36%) |   0(0.00%) |
|               (buff_rdata)                                                        |                             design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_gmem0_m_axi_fifo__parameterized3 |    29(0.05%) |    29(0.05%) |  0(0.00%) |   0(0.00%) |     28(0.03%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               U_fifo_mem                                                          |                              design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_gmem0_m_axi_mem__parameterized0 |    13(0.02%) |    13(0.02%) |  0(0.00%) |   0(0.00%) |      8(0.01%) | 0(0.00%) | 1(0.36%) |   0(0.00%) |
|             fifo_rreq                                                             |                                          design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_gmem0_m_axi_fifo_20 |    33(0.06%) |    15(0.03%) |  0(0.00%) |  18(0.10%) |     42(0.04%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (fifo_rreq)                                                         |                                          design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_gmem0_m_axi_fifo_20 |    12(0.02%) |    12(0.02%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               U_fifo_srl                                                          |                                           design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_gmem0_m_axi_srl_21 |    21(0.04%) |     3(0.01%) |  0(0.00%) |  18(0.10%) |     32(0.03%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           store_unit                                                              |                                            design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_gmem0_m_axi_store |   166(0.31%) |   133(0.25%) |  0(0.00%) |  33(0.19%) |    172(0.16%) | 0(0.00%) | 1(0.36%) |   0(0.00%) |
|             (store_unit)                                                          |                                            design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_gmem0_m_axi_store |     1(0.01%) |     1(0.01%) |  0(0.00%) |   0(0.00%) |     61(0.06%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             buff_wdata                                                            |                             design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_gmem0_m_axi_fifo__parameterized0 |    15(0.03%) |    15(0.03%) |  0(0.00%) |   0(0.00%) |     20(0.02%) | 0(0.00%) | 1(0.36%) |   0(0.00%) |
|               (buff_wdata)                                                        |                             design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_gmem0_m_axi_fifo__parameterized0 |    11(0.02%) |    11(0.02%) |  0(0.00%) |   0(0.00%) |     16(0.02%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               U_fifo_mem                                                          |                                              design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_gmem0_m_axi_mem |     4(0.01%) |     4(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) | 0(0.00%) | 1(0.36%) |   0(0.00%) |
|             fifo_wreq                                                             |                                             design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_gmem0_m_axi_fifo |   123(0.23%) |    91(0.17%) |  0(0.00%) |  32(0.18%) |     71(0.07%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (fifo_wreq)                                                         |                                             design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_gmem0_m_axi_fifo |    50(0.09%) |    50(0.09%) |  0(0.00%) |   0(0.00%) |     10(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               U_fifo_srl                                                          |                                              design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_gmem0_m_axi_srl |    73(0.14%) |    41(0.08%) |  0(0.00%) |  32(0.18%) |     61(0.06%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             fifo_wrsp                                                             |                             design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_gmem0_m_axi_fifo__parameterized1 |    19(0.04%) |    18(0.03%) |  0(0.00%) |   1(0.01%) |     13(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (fifo_wrsp)                                                         |                             design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_gmem0_m_axi_fifo__parameterized1 |     5(0.01%) |     5(0.01%) |  0(0.00%) |   0(0.00%) |     12(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               U_fifo_srl                                                          |                              design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_gmem0_m_axi_srl__parameterized0 |    14(0.03%) |    13(0.02%) |  0(0.00%) |   1(0.01%) |      1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             user_resp                                                             |                             design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_gmem0_m_axi_fifo__parameterized2 |    11(0.02%) |    11(0.02%) |  0(0.00%) |   0(0.00%) |      7(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         grp_copy_input_fu_249                                                     |                                                   design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_copy_input |  4066(7.64%) |  4006(7.53%) |  0(0.00%) |  60(0.34%) |   6797(6.39%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (grp_copy_input_fu_249)                                                 |                                                   design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_copy_input |  1732(3.26%) |  1732(3.26%) |  0(0.00%) |   0(0.00%) |   3539(3.33%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           ashr_54ns_11ns_54_7_1_U10                                               |                                        design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_ashr_54ns_11ns_54_7_1 |   163(0.31%) |   157(0.30%) |  0(0.00%) |   6(0.03%) |    298(0.28%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           ashr_54ns_11ns_54_7_1_U12                                               |                                      design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_ashr_54ns_11ns_54_7_1_0 |   163(0.31%) |   157(0.30%) |  0(0.00%) |   6(0.03%) |    298(0.28%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           ashr_54ns_11ns_54_7_1_U14                                               |                                      design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_ashr_54ns_11ns_54_7_1_1 |   139(0.26%) |   133(0.25%) |  0(0.00%) |   6(0.03%) |    262(0.25%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           ashr_54ns_11ns_54_7_1_U16                                               |                                      design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_ashr_54ns_11ns_54_7_1_2 |   128(0.24%) |   122(0.23%) |  0(0.00%) |   6(0.03%) |    250(0.23%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           ashr_54ns_11ns_54_7_1_U18                                               |                                      design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_ashr_54ns_11ns_54_7_1_3 |   163(0.31%) |   157(0.30%) |  0(0.00%) |   6(0.03%) |    298(0.28%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           ashr_54ns_11ns_54_7_1_U2                                                |                                      design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_ashr_54ns_11ns_54_7_1_4 |   139(0.26%) |   133(0.25%) |  0(0.00%) |   6(0.03%) |    262(0.25%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           ashr_54ns_11ns_54_7_1_U20                                               |                                      design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_ashr_54ns_11ns_54_7_1_5 |   164(0.31%) |   158(0.30%) |  0(0.00%) |   6(0.03%) |    298(0.28%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           ashr_54ns_11ns_54_7_1_U4                                                |                                      design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_ashr_54ns_11ns_54_7_1_6 |   136(0.26%) |   130(0.24%) |  0(0.00%) |   6(0.03%) |    262(0.25%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           ashr_54ns_11ns_54_7_1_U6                                                |                                      design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_ashr_54ns_11ns_54_7_1_7 |   163(0.31%) |   157(0.30%) |  0(0.00%) |   6(0.03%) |    298(0.28%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           ashr_54ns_11ns_54_7_1_U8                                                |                                      design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_ashr_54ns_11ns_54_7_1_8 |   165(0.31%) |   159(0.30%) |  0(0.00%) |   6(0.03%) |    298(0.28%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           fpext_32ns_64_4_no_dsp_1_U1                                             |                                     design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_fpext_32ns_64_4_no_dsp_1 |   238(0.45%) |   238(0.45%) |  0(0.00%) |   0(0.00%) |    194(0.18%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             (fpext_32ns_64_4_no_dsp_1_U1)                                         |                                     design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_fpext_32ns_64_4_no_dsp_1 |   194(0.36%) |   194(0.36%) |  0(0.00%) |   0(0.00%) |     97(0.09%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             conifer_xgboost_moons_accelerator_fpext_32ns_64_4_no_dsp_1_ip_u       |                                  design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_fpext_32ns_64_4_no_dsp_1_ip |    44(0.08%) |    44(0.08%) |  0(0.00%) |   0(0.00%) |     97(0.09%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               inst                                                                |                                                                         design_1_conifer_conifer_xgboost_moons_0_floating_point_v7_1_16 |    44(0.08%) |    44(0.08%) |  0(0.00%) |   0(0.00%) |     97(0.09%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 i_synth                                                           |                                                                     design_1_conifer_conifer_xgboost_moons_0_floating_point_v7_1_16_viv |    44(0.08%) |    44(0.08%) |  0(0.00%) |   0(0.00%) |     97(0.09%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   FLT_TO_FLT_OP.SPD.OP                                            |                                                                                design_1_conifer_conifer_xgboost_moons_0_flt_to_flt_conv |    44(0.08%) |    44(0.08%) |  0(0.00%) |   0(0.00%) |     97(0.09%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     EXP                                                           |                                                                            design_1_conifer_conifer_xgboost_moons_0_flt_to_flt_conv_exp |    11(0.02%) |    11(0.02%) |  0(0.00%) |   0(0.00%) |     12(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       COND_DET                                                    |                                                                                 design_1_conifer_conifer_xgboost_moons_0_special_detect |    11(0.02%) |    11(0.02%) |  0(0.00%) |   0(0.00%) |      3(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                               |                                                                          design_1_conifer_conifer_xgboost_moons_0_delay__parameterized1 |     5(0.01%) |     5(0.01%) |  0(0.00%) |   0(0.00%) |      1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           i_pipe                                                  |                                                        design_1_conifer_conifer_xgboost_moons_0_xbip_pipe_v3_0_7_viv__parameterized5_19 |     5(0.01%) |     5(0.01%) |  0(0.00%) |   0(0.00%) |      1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                              |                                                                       design_1_conifer_conifer_xgboost_moons_0_delay__parameterized1_18 |     2(0.01%) |     2(0.01%) |  0(0.00%) |   0(0.00%) |      1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           i_pipe                                                  |                                                           design_1_conifer_conifer_xgboost_moons_0_xbip_pipe_v3_0_7_viv__parameterized5 |     2(0.01%) |     2(0.01%) |  0(0.00%) |   0(0.00%) |      1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                              |                                                                                  design_1_conifer_conifer_xgboost_moons_0_compare_eq_im |     5(0.01%) |     5(0.01%) |  0(0.00%) |   0(0.00%) |      1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           (MANT_CARRY.MANT_ALL_ZERO_DET)                          |                                                                                  design_1_conifer_conifer_xgboost_moons_0_compare_eq_im |     4(0.01%) |     4(0.01%) |  0(0.00%) |   0(0.00%) |      0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                           CARRY_ZERO_DET                                          |                                                                                    design_1_conifer_conifer_xgboost_moons_0_carry_chain |     1(0.01%) |     1(0.01%) |  0(0.00%) |   0(0.00%) |      1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       NO_FLOW.EXP_RND_DELAY                                       |                                                                          design_1_conifer_conifer_xgboost_moons_0_delay__parameterized2 |     0(0.00%) |     0(0.00%) |  0(0.00%) |   0(0.00%) |      8(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         i_pipe                                                    |                                                           design_1_conifer_conifer_xgboost_moons_0_xbip_pipe_v3_0_7_viv__parameterized7 |     0(0.00%) |     0(0.00%) |  0(0.00%) |   0(0.00%) |      8(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       SIGN_RND_DELAY                                              |                                                                          design_1_conifer_conifer_xgboost_moons_0_delay__parameterized3 |     0(0.00%) |     0(0.00%) |  0(0.00%) |   0(0.00%) |      1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                         i_pipe                                                    |                                                           design_1_conifer_conifer_xgboost_moons_0_xbip_pipe_v3_0_7_viv__parameterized9 |     0(0.00%) |     0(0.00%) |  0(0.00%) |   0(0.00%) |      1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     NO_RND_REQ.A_IP_DELAY                                         |                                                                          design_1_conifer_conifer_xgboost_moons_0_delay__parameterized8 |     0(0.00%) |     0(0.00%) |  0(0.00%) |   0(0.00%) |     23(0.02%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                       i_pipe                                                      |                                                          design_1_conifer_conifer_xgboost_moons_0_xbip_pipe_v3_0_7_viv__parameterized17 |     0(0.00%) |     0(0.00%) |  0(0.00%) |   0(0.00%) |     23(0.02%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                     OUTPUT                                                        |                                                                                     design_1_conifer_conifer_xgboost_moons_0_flt_dec_op |    33(0.06%) |    33(0.06%) |  0(0.00%) |   0(0.00%) |     62(0.06%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           shl_18ns_11ns_18_2_1_U11                                                |                                         design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_shl_18ns_11ns_18_2_1 |    61(0.11%) |    61(0.11%) |  0(0.00%) |   0(0.00%) |     24(0.02%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           shl_18ns_11ns_18_2_1_U13                                                |                                       design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_shl_18ns_11ns_18_2_1_9 |    62(0.12%) |    62(0.12%) |  0(0.00%) |   0(0.00%) |     24(0.02%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           shl_18ns_11ns_18_2_1_U15                                                |                                      design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_shl_18ns_11ns_18_2_1_10 |    60(0.11%) |    60(0.11%) |  0(0.00%) |   0(0.00%) |     24(0.02%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           shl_18ns_11ns_18_2_1_U17                                                |                                      design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_shl_18ns_11ns_18_2_1_11 |    49(0.09%) |    49(0.09%) |  0(0.00%) |   0(0.00%) |     24(0.02%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           shl_18ns_11ns_18_2_1_U19                                                |                                      design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_shl_18ns_11ns_18_2_1_12 |    63(0.12%) |    63(0.12%) |  0(0.00%) |   0(0.00%) |     24(0.02%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           shl_18ns_11ns_18_2_1_U21                                                |                                      design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_shl_18ns_11ns_18_2_1_13 |    61(0.11%) |    61(0.11%) |  0(0.00%) |   0(0.00%) |     24(0.02%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           shl_18ns_11ns_18_2_1_U3                                                 |                                      design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_shl_18ns_11ns_18_2_1_14 |    51(0.10%) |    51(0.10%) |  0(0.00%) |   0(0.00%) |     24(0.02%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           shl_18ns_11ns_18_2_1_U5                                                 |                                      design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_shl_18ns_11ns_18_2_1_15 |    53(0.10%) |    53(0.10%) |  0(0.00%) |   0(0.00%) |     24(0.02%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           shl_18ns_11ns_18_2_1_U7                                                 |                                      design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_shl_18ns_11ns_18_2_1_16 |    61(0.11%) |    61(0.11%) |  0(0.00%) |   0(0.00%) |     24(0.02%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           shl_18ns_11ns_18_2_1_U9                                                 |                                      design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_shl_18ns_11ns_18_2_1_17 |    61(0.11%) |    61(0.11%) |  0(0.00%) |   0(0.00%) |     24(0.02%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10_fu_435   | design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10 |   185(0.35%) |   185(0.35%) |  0(0.00%) |   0(0.00%) |     95(0.09%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_11_fu_425   | design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_11 |   201(0.38%) |   201(0.38%) |  0(0.00%) |   0(0.00%) |    102(0.10%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12_fu_415   | design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12 |    42(0.08%) |    41(0.08%) |  0(0.00%) |   1(0.01%) |     66(0.06%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_13_fu_403   | design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_13 |    40(0.08%) |    39(0.07%) |  0(0.00%) |   1(0.01%) |     65(0.06%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_14_fu_392   | design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_14 |    40(0.08%) |    38(0.07%) |  0(0.00%) |   2(0.01%) |     56(0.05%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_15_fu_268   | design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_15 |   251(0.47%) |   250(0.47%) |  0(0.00%) |   1(0.01%) |    206(0.19%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_16_fu_381   | design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_16 |    30(0.06%) |    30(0.06%) |  0(0.00%) |   0(0.00%) |     44(0.04%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_17_fu_292   | design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_17 |  1029(1.93%) |  1028(1.93%) |  0(0.00%) |   1(0.01%) |    187(0.18%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_18_fu_281   | design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_18 |    50(0.09%) |    49(0.09%) |  0(0.00%) |   1(0.01%) |     66(0.06%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1_fu_358    |  design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1 |    49(0.09%) |    48(0.09%) |  0(0.00%) |   1(0.01%) |     67(0.06%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2_fu_348    |  design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2 |    47(0.09%) |    47(0.09%) |  0(0.00%) |   0(0.00%) |     59(0.06%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3_fu_337    |  design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3 |    52(0.10%) |    51(0.10%) |  0(0.00%) |   1(0.01%) |     62(0.06%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4_fu_257    |  design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4 |    44(0.08%) |    43(0.08%) |  0(0.00%) |   1(0.01%) |     75(0.07%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5_fu_325    |  design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5 |    67(0.13%) |    65(0.12%) |  0(0.00%) |   2(0.01%) |     70(0.07%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6_fu_315    |  design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6 |   127(0.24%) |   126(0.24%) |  0(0.00%) |   1(0.01%) |     83(0.08%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7_fu_304    |  design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7 |    60(0.11%) |    59(0.11%) |  0(0.00%) |   1(0.01%) |     69(0.06%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8_fu_458    |  design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8 |   185(0.35%) |   185(0.35%) |  0(0.00%) |   0(0.00%) |     81(0.08%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9_fu_447    |  design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9 |    32(0.06%) |    32(0.06%) |  0(0.00%) |   0(0.00%) |     44(0.04%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_s_fu_370    |  design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_s |    40(0.08%) |    39(0.07%) |  0(0.00%) |   1(0.01%) |     63(0.06%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         lshr_64ns_32ns_64_2_1_U201                                                |                                        design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_lshr_64ns_32ns_64_2_1 |    52(0.10%) |    52(0.10%) |  0(0.00%) |   0(0.00%) |     31(0.03%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         shl_64ns_32ns_64_2_1_U202                                                 |                                         design_1_conifer_conifer_xgboost_moons_0_conifer_xgboost_moons_accelerator_shl_64ns_32ns_64_2_1 |    73(0.14%) |    73(0.14%) |  0(0.00%) |   0(0.00%) |     31(0.03%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     processing_system_0                                                           |                                                                                                          design_1_processing_system_0_0 |     0(0.00%) |     0(0.00%) |  0(0.00%) |   0(0.00%) |      0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       inst                                                                        |                                                               design_1_processing_system_0_0_processing_system7_v5_5_processing_system7 |     0(0.00%) |     0(0.00%) |  0(0.00%) |   0(0.00%) |      0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     processing_system_0_axi_periph                                                |                                                                                               design_1_processing_system_0_axi_periph_0 |   362(0.68%) |   303(0.57%) |  0(0.00%) |  59(0.34%) |    426(0.40%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       s00_couplers                                                                |                                                                                                                 s00_couplers_imp_XK6WQY |   362(0.68%) |   303(0.57%) |  0(0.00%) |  59(0.34%) |    426(0.40%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         auto_pc                                                                   |                                                                                                                      design_1_auto_pc_0 |   362(0.68%) |   303(0.57%) |  0(0.00%) |  59(0.34%) |    426(0.40%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           inst                                                                    |                                                                design_1_auto_pc_0_axi_protocol_converter_v2_1_29_axi_protocol_converter |   362(0.68%) |   303(0.57%) |  0(0.00%) |  59(0.34%) |    426(0.40%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                  |                                                                                   design_1_auto_pc_0_axi_protocol_converter_v2_1_29_b2s |   362(0.68%) |   303(0.57%) |  0(0.00%) |  59(0.34%) |    426(0.40%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               (gen_axilite.gen_b2s_conv.axilite_b2s)                              |                                                                                   design_1_auto_pc_0_axi_protocol_converter_v2_1_29_b2s |     1(0.01%) |     1(0.01%) |  0(0.00%) |   0(0.00%) |      1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               RD.ar_channel_0                                                     |                                                                        design_1_auto_pc_0_axi_protocol_converter_v2_1_29_b2s_ar_channel |    62(0.12%) |    62(0.12%) |  0(0.00%) |   0(0.00%) |     70(0.07%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (RD.ar_channel_0)                                                 |                                                                        design_1_auto_pc_0_axi_protocol_converter_v2_1_29_b2s_ar_channel |     0(0.00%) |     0(0.00%) |  0(0.00%) |   0(0.00%) |     12(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 ar_cmd_fsm_0                                                      |                                                                        design_1_auto_pc_0_axi_protocol_converter_v2_1_29_b2s_rd_cmd_fsm |    32(0.06%) |    32(0.06%) |  0(0.00%) |   0(0.00%) |      2(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 cmd_translator_0                                                  |                                                                  design_1_auto_pc_0_axi_protocol_converter_v2_1_29_b2s_cmd_translator_1 |    30(0.06%) |    30(0.06%) |  0(0.00%) |   0(0.00%) |     56(0.05%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (cmd_translator_0)                                              |                                                                  design_1_auto_pc_0_axi_protocol_converter_v2_1_29_b2s_cmd_translator_1 |     1(0.01%) |     1(0.01%) |  0(0.00%) |   0(0.00%) |      3(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   incr_cmd_0                                                      |                                                                        design_1_auto_pc_0_axi_protocol_converter_v2_1_29_b2s_incr_cmd_2 |    19(0.04%) |    19(0.04%) |  0(0.00%) |   0(0.00%) |     18(0.02%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   wrap_cmd_0                                                      |                                                                        design_1_auto_pc_0_axi_protocol_converter_v2_1_29_b2s_wrap_cmd_3 |    10(0.02%) |    10(0.02%) |  0(0.00%) |   0(0.00%) |     35(0.03%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               RD.r_channel_0                                                      |                                                                         design_1_auto_pc_0_axi_protocol_converter_v2_1_29_b2s_r_channel |    59(0.11%) |    14(0.03%) |  0(0.00%) |  45(0.26%) |     24(0.02%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (RD.r_channel_0)                                                  |                                                                         design_1_auto_pc_0_axi_protocol_converter_v2_1_29_b2s_r_channel |     0(0.00%) |     0(0.00%) |  0(0.00%) |   0(0.00%) |     14(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 rd_data_fifo_0                                                    |                                                       design_1_auto_pc_0_axi_protocol_converter_v2_1_29_b2s_simple_fifo__parameterized1 |    41(0.08%) |     9(0.02%) |  0(0.00%) |  32(0.18%) |      5(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 transaction_fifo_0                                                |                                                       design_1_auto_pc_0_axi_protocol_converter_v2_1_29_b2s_simple_fifo__parameterized2 |    19(0.04%) |     6(0.01%) |  0(0.00%) |  13(0.07%) |      5(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               SI_REG                                                              |                                                                        design_1_auto_pc_0_axi_register_slice_v2_1_29_axi_register_slice |   139(0.26%) |   139(0.26%) |  0(0.00%) |   0(0.00%) |    240(0.23%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 ar.ar_pipe                                                        |                                                                       design_1_auto_pc_0_axi_register_slice_v2_1_29_axic_register_slice |    48(0.09%) |    48(0.09%) |  0(0.00%) |   0(0.00%) |     59(0.06%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 aw.aw_pipe                                                        |                                                                     design_1_auto_pc_0_axi_register_slice_v2_1_29_axic_register_slice_0 |    54(0.10%) |    54(0.10%) |  0(0.00%) |   0(0.00%) |     59(0.06%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 b.b_pipe                                                          |                                                       design_1_auto_pc_0_axi_register_slice_v2_1_29_axic_register_slice__parameterized1 |    10(0.02%) |    10(0.02%) |  0(0.00%) |   0(0.00%) |     30(0.03%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 r.r_pipe                                                          |                                                       design_1_auto_pc_0_axi_register_slice_v2_1_29_axic_register_slice__parameterized2 |    27(0.05%) |    27(0.05%) |  0(0.00%) |   0(0.00%) |     92(0.09%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               WR.aw_channel_0                                                     |                                                                        design_1_auto_pc_0_axi_protocol_converter_v2_1_29_b2s_aw_channel |    71(0.13%) |    71(0.13%) |  0(0.00%) |   0(0.00%) |     74(0.07%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (WR.aw_channel_0)                                                 |                                                                        design_1_auto_pc_0_axi_protocol_converter_v2_1_29_b2s_aw_channel |     0(0.00%) |     0(0.00%) |  0(0.00%) |   0(0.00%) |     16(0.02%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 aw_cmd_fsm_0                                                      |                                                                        design_1_auto_pc_0_axi_protocol_converter_v2_1_29_b2s_wr_cmd_fsm |    40(0.08%) |    40(0.08%) |  0(0.00%) |   0(0.00%) |      2(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 cmd_translator_0                                                  |                                                                    design_1_auto_pc_0_axi_protocol_converter_v2_1_29_b2s_cmd_translator |    31(0.06%) |    31(0.06%) |  0(0.00%) |   0(0.00%) |     56(0.05%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   (cmd_translator_0)                                              |                                                                    design_1_auto_pc_0_axi_protocol_converter_v2_1_29_b2s_cmd_translator |     1(0.01%) |     1(0.01%) |  0(0.00%) |   0(0.00%) |      3(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   incr_cmd_0                                                      |                                                                          design_1_auto_pc_0_axi_protocol_converter_v2_1_29_b2s_incr_cmd |    20(0.04%) |    20(0.04%) |  0(0.00%) |   0(0.00%) |     18(0.02%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                   wrap_cmd_0                                                      |                                                                          design_1_auto_pc_0_axi_protocol_converter_v2_1_29_b2s_wrap_cmd |    10(0.02%) |    10(0.02%) |  0(0.00%) |   0(0.00%) |     35(0.03%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|               WR.b_channel_0                                                      |                                                                         design_1_auto_pc_0_axi_protocol_converter_v2_1_29_b2s_b_channel |    35(0.07%) |    21(0.04%) |  0(0.00%) |  14(0.08%) |     17(0.02%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 (WR.b_channel_0)                                                  |                                                                         design_1_auto_pc_0_axi_protocol_converter_v2_1_29_b2s_b_channel |     8(0.02%) |     8(0.02%) |  0(0.00%) |   0(0.00%) |     13(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 bid_fifo_0                                                        |                                                                       design_1_auto_pc_0_axi_protocol_converter_v2_1_29_b2s_simple_fifo |    21(0.04%) |     9(0.02%) |  0(0.00%) |  12(0.07%) |      2(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|                 bresp_fifo_0                                                      |                                                       design_1_auto_pc_0_axi_protocol_converter_v2_1_29_b2s_simple_fifo__parameterized0 |     6(0.01%) |     4(0.01%) |  0(0.00%) |   2(0.01%) |      2(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     rst_processing_system_0_100M                                                  |                                                                                                 design_1_rst_processing_system_0_100M_0 |    17(0.03%) |    16(0.03%) |  0(0.00%) |   1(0.01%) |     33(0.03%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       U0                                                                          |                                                                                  design_1_rst_processing_system_0_100M_0_proc_sys_reset |    17(0.03%) |    16(0.03%) |  0(0.00%) |   1(0.01%) |     33(0.03%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         (U0)                                                                      |                                                                                  design_1_rst_processing_system_0_100M_0_proc_sys_reset |     0(0.00%) |     0(0.00%) |  0(0.00%) |   0(0.00%) |      1(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         EXT_LPF                                                                   |                                                                                             design_1_rst_processing_system_0_100M_0_lpf |     5(0.01%) |     4(0.01%) |  0(0.00%) |   1(0.01%) |     17(0.02%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (EXT_LPF)                                                               |                                                                                             design_1_rst_processing_system_0_100M_0_lpf |     2(0.01%) |     1(0.01%) |  0(0.00%) |   1(0.01%) |      9(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                               |                                                                                        design_1_rst_processing_system_0_100M_0_cdc_sync |     1(0.01%) |     1(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                               |                                                                                      design_1_rst_processing_system_0_100M_0_cdc_sync_0 |     2(0.01%) |     2(0.01%) |  0(0.00%) |   0(0.00%) |      4(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|         SEQ                                                                       |                                                                                    design_1_rst_processing_system_0_100M_0_sequence_psr |    12(0.02%) |    12(0.02%) |  0(0.00%) |   0(0.00%) |     15(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           (SEQ)                                                                   |                                                                                    design_1_rst_processing_system_0_100M_0_sequence_psr |     7(0.01%) |     7(0.01%) |  0(0.00%) |   0(0.00%) |      9(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|           SEQ_COUNTER                                                             |                                                                                         design_1_rst_processing_system_0_100M_0_upcnt_n |     5(0.01%) |     5(0.01%) |  0(0.00%) |   0(0.00%) |      6(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+-----------+------------+---------------+----------+----------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


