[0m[[0minfo[0m] [0mLoading project definition from /local/ssd/home/tianzhao/DRAMSimulator/plasticine_burst/plasticine/project[0m
[0m[[0minfo[0m] [0mSet current project to plasticine (in build file:/local/ssd/home/tianzhao/DRAMSimulator/plasticine_burst/plasticine/)[0m
[0m[[0minfo[0m] [0mCompiling 1 Scala source to /local/ssd/home/tianzhao/DRAMSimulator/plasticine_burst/plasticine/target/scala-2.11/classes...[0m
[0m[[33mwarn[0m] [0mthere were 144 feature warnings; re-run with -feature for details[0m
[0m[[33mwarn[0m] [0mone warning found[0m
[0m[[0minfo[0m] [0mRunning plasticine.templates.MemoryUnitTest end --targetDir /home/tianzhao/DRAMSimulator/plasticine_burst/plasticine/generated/MemoryUnitTest/ --test --backend v[0m
[[35minfo[0m] [0.995] // COMPILING < (class plasticine.templates.MemoryTester)>(2)
[[35minfo[0m] [1.272] giving names
[[35minfo[0m] [1.407] executing custom transforms
[[35minfo[0m] [1.408] convert masked writes of inline mems
[[35minfo[0m] [1.447] adding clocks and resets
[[35minfo[0m] [1.494] inferring widths
[[35minfo[0m] [1.587] checking widths
[[35minfo[0m] [1.622] lowering complex nodes to primitives
[[35minfo[0m] [1.651] removing type nodes
[[35minfo[0m] [1.682] compiling 3996 nodes
[[35minfo[0m] [1.682] computing memory ports
[[35minfo[0m] [1.716] resolving nodes to the components
[[35minfo[0m] [1.904] creating clock domains
[[35minfo[0m] [1.915] pruning unconnected IOs
[[35minfo[0m] [1.920] checking for combinational loops
[[35minfo[0m] [1.959] NO COMBINATIONAL LOOP FOUND
[[35minfo[0m] [2.032] COMPILING <DRAMSimulator (class plasticine.templates.DRAMSimulator)> 0 CHILDREN (0,1)
[[35minfo[0m] [2.032] COMPILING <SRAM (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.032] COMPILING <SRAM_1 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.033] 	2 components
[[35minfo[0m] [2.033] COMPILING <SRAM_2 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.033] 	3 components
[[35minfo[0m] [2.033] COMPILING <SRAM_3 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.033] 	4 components
[[35minfo[0m] [2.033] COMPILING <SRAM_4 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.033] 	5 components
[[35minfo[0m] [2.033] COMPILING <SRAM_5 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.033] 	6 components
[[35minfo[0m] [2.033] COMPILING <SRAM_6 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.034] 	7 components
[[35minfo[0m] [2.034] COMPILING <SRAM_7 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.034] 	8 components
[[35minfo[0m] [2.034] COMPILING <SRAM_8 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.034] 	9 components
[[35minfo[0m] [2.034] COMPILING <SRAM_9 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.034] 	10 components
[[35minfo[0m] [2.034] COMPILING <SRAM_10 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.034] 	11 components
[[35minfo[0m] [2.034] COMPILING <SRAM_11 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.035] 	12 components
[[35minfo[0m] [2.035] COMPILING <SRAM_12 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.035] 	13 components
[[35minfo[0m] [2.035] COMPILING <SRAM_13 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.035] 	14 components
[[35minfo[0m] [2.035] COMPILING <SRAM_14 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.035] 	15 components
[[35minfo[0m] [2.035] COMPILING <SRAM_15 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.035] 	16 components
[[35minfo[0m] [2.035] COMPILING <MuxN (class plasticine.templates.MuxN)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.047] COMPILING <FF (class plasticine.templates.FF)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.049] COMPILING <SRAM (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.049] 	17 components
[[35minfo[0m] [2.049] COMPILING <SRAM_1 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.049] 	18 components
[[35minfo[0m] [2.050] COMPILING <SRAM_2 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.050] 	19 components
[[35minfo[0m] [2.050] COMPILING <SRAM_3 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.050] 	20 components
[[35minfo[0m] [2.050] COMPILING <SRAM_4 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.050] 	21 components
[[35minfo[0m] [2.050] COMPILING <SRAM_5 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.050] 	22 components
[[35minfo[0m] [2.050] COMPILING <SRAM_6 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.050] 	23 components
[[35minfo[0m] [2.050] COMPILING <SRAM_7 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.051] 	24 components
[[35minfo[0m] [2.051] COMPILING <SRAM_8 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.051] 	25 components
[[35minfo[0m] [2.051] COMPILING <SRAM_9 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.051] 	26 components
[[35minfo[0m] [2.051] COMPILING <SRAM_10 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.051] 	27 components
[[35minfo[0m] [2.051] COMPILING <SRAM_11 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.051] 	28 components
[[35minfo[0m] [2.051] COMPILING <SRAM_12 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.052] 	29 components
[[35minfo[0m] [2.052] COMPILING <SRAM_13 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.052] 	30 components
[[35minfo[0m] [2.052] COMPILING <SRAM_14 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.052] 	31 components
[[35minfo[0m] [2.052] COMPILING <SRAM_15 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.052] 	32 components
[[35minfo[0m] [2.052] COMPILING <MuxN (class plasticine.templates.MuxN)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.059] 	2 components
[[35minfo[0m] [2.059] COMPILING <FF (class plasticine.templates.FF)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.060] 	2 components
[[35minfo[0m] [2.060] COMPILING <SRAM (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.060] 	33 components
[[35minfo[0m] [2.060] COMPILING <SRAM_1 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.060] 	34 components
[[35minfo[0m] [2.060] COMPILING <SRAM_2 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.060] 	35 components
[[35minfo[0m] [2.060] COMPILING <SRAM_3 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.060] 	36 components
[[35minfo[0m] [2.061] COMPILING <SRAM_4 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.061] 	37 components
[[35minfo[0m] [2.061] COMPILING <SRAM_5 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.061] 	38 components
[[35minfo[0m] [2.061] COMPILING <SRAM_6 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.061] 	39 components
[[35minfo[0m] [2.061] COMPILING <SRAM_7 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.061] 	40 components
[[35minfo[0m] [2.061] COMPILING <SRAM_8 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.061] 	41 components
[[35minfo[0m] [2.062] COMPILING <SRAM_9 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.062] 	42 components
[[35minfo[0m] [2.062] COMPILING <SRAM_10 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.062] 	43 components
[[35minfo[0m] [2.062] COMPILING <SRAM_11 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.062] 	44 components
[[35minfo[0m] [2.062] COMPILING <SRAM_12 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.062] 	45 components
[[35minfo[0m] [2.062] COMPILING <SRAM_13 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.062] 	46 components
[[35minfo[0m] [2.062] COMPILING <SRAM_14 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.063] 	47 components
[[35minfo[0m] [2.063] COMPILING <SRAM_15 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.063] 	48 components
[[35minfo[0m] [2.063] COMPILING <MuxN (class plasticine.templates.MuxN)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.065] COMPILING <FF (class plasticine.templates.FF)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.065] 	3 components
[[35minfo[0m] [2.065] COMPILING <SRAM (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.066] 	49 components
[[35minfo[0m] [2.066] COMPILING <SRAM_1 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.066] 	50 components
[[35minfo[0m] [2.066] COMPILING <SRAM_2 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.066] 	51 components
[[35minfo[0m] [2.066] COMPILING <SRAM_3 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.066] 	52 components
[[35minfo[0m] [2.066] COMPILING <SRAM_4 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.066] 	53 components
[[35minfo[0m] [2.066] COMPILING <SRAM_5 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.066] 	54 components
[[35minfo[0m] [2.067] COMPILING <SRAM_6 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.067] 	55 components
[[35minfo[0m] [2.067] COMPILING <SRAM_7 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.067] 	56 components
[[35minfo[0m] [2.067] COMPILING <SRAM_8 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.067] 	57 components
[[35minfo[0m] [2.067] COMPILING <SRAM_9 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.067] 	58 components
[[35minfo[0m] [2.067] COMPILING <SRAM_10 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.067] 	59 components
[[35minfo[0m] [2.067] COMPILING <SRAM_11 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.068] 	60 components
[[35minfo[0m] [2.068] COMPILING <SRAM_12 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.068] 	61 components
[[35minfo[0m] [2.068] COMPILING <SRAM_13 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.068] 	62 components
[[35minfo[0m] [2.068] COMPILING <SRAM_14 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.068] 	63 components
[[35minfo[0m] [2.068] COMPILING <SRAM_15 (class plasticine.templates.SRAM)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.068] 	64 components
[[35minfo[0m] [2.068] COMPILING <MuxN (class plasticine.templates.MuxN)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.071] 	3 components
[[35minfo[0m] [2.071] COMPILING <FF (class plasticine.templates.FF)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.072] 	4 components
[[35minfo[0m] [2.072] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.072] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,3)
[[35minfo[0m] [2.073] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,4)
[[35minfo[0m] [2.073] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,4)
[[35minfo[0m] [2.074] 	2 components
[[35minfo[0m] [2.074] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,4)
[[35minfo[0m] [2.075] 	3 components
[[35minfo[0m] [2.075] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,4)
[[35minfo[0m] [2.076] 	4 components
[[35minfo[0m] [2.076] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.076] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.077] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.079] 	2 components
[[35minfo[0m] [2.079] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.080] 	2 components
[[35minfo[0m] [2.080] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.080] 	3 components
[[35minfo[0m] [2.080] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.081] 	3 components
[[35minfo[0m] [2.081] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.082] 	4 components
[[35minfo[0m] [2.082] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.082] 	4 components
[[35minfo[0m] [2.082] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.083] 	5 components
[[35minfo[0m] [2.083] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.084] 	5 components
[[35minfo[0m] [2.084] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.084] 	6 components
[[35minfo[0m] [2.084] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.085] 	6 components
[[35minfo[0m] [2.085] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.086] 	7 components
[[35minfo[0m] [2.086] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.086] 	7 components
[[35minfo[0m] [2.086] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.087] 	8 components
[[35minfo[0m] [2.087] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.087] 	8 components
[[35minfo[0m] [2.087] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.088] 	9 components
[[35minfo[0m] [2.088] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.088] 	9 components
[[35minfo[0m] [2.088] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.089] 	10 components
[[35minfo[0m] [2.089] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.089] 	10 components
[[35minfo[0m] [2.089] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.090] 	11 components
[[35minfo[0m] [2.090] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.090] 	11 components
[[35minfo[0m] [2.090] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.091] 	12 components
[[35minfo[0m] [2.091] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.091] 	12 components
[[35minfo[0m] [2.091] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.092] 	13 components
[[35minfo[0m] [2.092] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.092] 	13 components
[[35minfo[0m] [2.092] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.093] 	14 components
[[35minfo[0m] [2.093] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.093] 	14 components
[[35minfo[0m] [2.093] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.094] 	15 components
[[35minfo[0m] [2.094] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.094] 	15 components
[[35minfo[0m] [2.094] COMPILING <reg_ (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.095] 	16 components
[[35minfo[0m] [2.095] COMPILING <r (class plasticine.templates.FF)> 0 CHILDREN (0,6)
[[35minfo[0m] [2.095] 	16 components
[[35minfo[0m] [2.095] COMPILING <burstCounter (class plasticine.templates.Counter)> 1 CHILDREN (1,2)
[[35minfo[0m] [2.100] COMPILING <burstTagCounter (class plasticine.templates.Counter)> 1 CHILDREN (1,2)
[[35minfo[0m] [2.102] COMPILING <sizeUDC (class plasticine.templates.UpDownCtr)> 1 CHILDREN (1,3)
[[35minfo[0m] [2.102] COMPILING <sizeUDC (class plasticine.templates.UpDownCtr)> 1 CHILDREN (1,3)
[[35minfo[0m] [2.103] 	2 components
[[35minfo[0m] [2.103] COMPILING <sizeUDC (class plasticine.templates.UpDownCtr)> 1 CHILDREN (1,3)
[[35minfo[0m] [2.105] 	3 components
[[35minfo[0m] [2.106] COMPILING <sizeUDC (class plasticine.templates.UpDownCtr)> 1 CHILDREN (1,3)
[[35minfo[0m] [2.106] 	4 components
[[35minfo[0m] [2.106] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.107] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.108] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.109] 	2 components
[[35minfo[0m] [2.109] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.109] 	2 components
[[35minfo[0m] [2.110] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.111] 	3 components
[[35minfo[0m] [2.111] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.111] 	3 components
[[35minfo[0m] [2.111] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.112] 	4 components
[[35minfo[0m] [2.112] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.113] 	4 components
[[35minfo[0m] [2.113] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.114] 	5 components
[[35minfo[0m] [2.114] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.114] 	5 components
[[35minfo[0m] [2.114] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.115] 	6 components
[[35minfo[0m] [2.116] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.116] 	6 components
[[35minfo[0m] [2.116] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.117] 	7 components
[[35minfo[0m] [2.117] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.118] 	7 components
[[35minfo[0m] [2.118] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.119] 	8 components
[[35minfo[0m] [2.119] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.119] 	8 components
[[35minfo[0m] [2.119] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.120] 	9 components
[[35minfo[0m] [2.120] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.121] 	9 components
[[35minfo[0m] [2.121] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.122] 	10 components
[[35minfo[0m] [2.122] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.122] 	10 components
[[35minfo[0m] [2.122] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.123] 	11 components
[[35minfo[0m] [2.123] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.124] 	11 components
[[35minfo[0m] [2.124] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.125] 	12 components
[[35minfo[0m] [2.125] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.125] 	12 components
[[35minfo[0m] [2.125] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.126] 	13 components
[[35minfo[0m] [2.126] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.127] 	13 components
[[35minfo[0m] [2.127] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.128] 	14 components
[[35minfo[0m] [2.128] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.129] 	14 components
[[35minfo[0m] [2.129] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.130] 	15 components
[[35minfo[0m] [2.130] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.130] 	15 components
[[35minfo[0m] [2.130] COMPILING <counter (class plasticine.templates.Counter)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.131] 	16 components
[[35minfo[0m] [2.131] COMPILING <depulser (class plasticine.templates.Depulser)> 1 CHILDREN (1,5)
[[35minfo[0m] [2.132] 	16 components
[[35minfo[0m] [2.132] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [2.133] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [2.133] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [2.134] 	2 components
[[35minfo[0m] [2.134] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [2.135] 	2 components
[[35minfo[0m] [2.135] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [2.136] 	3 components
[[35minfo[0m] [2.136] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [2.137] 	3 components
[[35minfo[0m] [2.137] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [2.137] 	4 components
[[35minfo[0m] [2.138] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [2.138] 	4 components
[[35minfo[0m] [2.138] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [2.139] 	5 components
[[35minfo[0m] [2.139] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [2.140] 	5 components
[[35minfo[0m] [2.140] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [2.141] 	6 components
[[35minfo[0m] [2.141] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [2.142] 	6 components
[[35minfo[0m] [2.142] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [2.143] 	7 components
[[35minfo[0m] [2.143] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [2.143] 	7 components
[[35minfo[0m] [2.144] COMPILING <CounterRC (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [2.144] 	8 components
[[35minfo[0m] [2.144] COMPILING <CounterRC_1 (class plasticine.templates.CounterRC)> 2 CHILDREN (2,4)
[[35minfo[0m] [2.163] 	8 components
[[35minfo[0m] [2.164] COMPILING <wptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [2.167] COMPILING <rptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [2.169] 	2 components
[[35minfo[0m] [2.170] COMPILING <wptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [2.172] 	3 components
[[35minfo[0m] [2.172] COMPILING <rptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [2.174] 	4 components
[[35minfo[0m] [2.174] COMPILING <wptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [2.177] 	5 components
[[35minfo[0m] [2.177] COMPILING <rptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [2.179] 	6 components
[[35minfo[0m] [2.179] COMPILING <wptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [2.180] COMPILING <rptr (class plasticine.templates.CounterChain)> 2 CHILDREN (3,3)
[[35minfo[0m] [2.181] 	2 components
[[35minfo[0m] [2.181] COMPILING <addrFifo (class plasticine.templates.FIFO)> 21 CHILDREN (4,2)
[[35minfo[0m] [2.194] COMPILING <sizeFifo (class plasticine.templates.FIFO)> 21 CHILDREN (4,2)
[[35minfo[0m] [2.205] 	2 components
[[35minfo[0m] [2.205] COMPILING <rwFifo (class plasticine.templates.FIFO)> 21 CHILDREN (4,2)
[[35minfo[0m] [2.216] COMPILING <dataFifo (class plasticine.templates.FIFO)> 21 CHILDREN (4,2)
[[35minfo[0m] [2.227] COMPILING <mu (class plasticine.templates.MemoryUnit)> 6 CHILDREN (5,1)
[[35minfo[0m] [2.233] COMPILING <MemoryTester (class plasticine.templates.MemoryTester)> 2 CHILDREN (6,0)
[[33mwarn[0m] MemoryUnit.scala:462: 'end' is an unknown argument. in class plasticine.templates.MemoryUnitTest$
[clockDomainCrosser]: clock1 = 666666666, clock2 = 622222222
== Loading device model file '../ini/DDR3_micron_64M_8B_x4_sg15.ini' == 
== Loading system model file '../system.ini' == 
===== MemorySystem 0 =====
CH. 0 TOTAL_STORAGE : 65536MB | 16 Ranks | 16 Devices per rank
sim start on london at Mon Oct 31 03:17:36 2016
inChannelName: 00104861.in
outChannelName: 00104861.out
cmdChannelName: 00104861.cmd
SEED 1477909054541
STARTING /home/tianzhao/DRAMSimulator/plasticine_burst/plasticine/generated/MemoryUnitTest//MemoryTester -q +vcs+initreg+0  
  EXPECT MemoryTester.io_interconnect_rdyOut -> 0x1 == 0x1 PASS
  POKE MemoryTester.io_dram_vldIn <- 0x0
  POKE MemoryTester.io_interconnect_vldIn <- 0x1
  POKE MemoryTester.io_interconnect_addr_0 <- 0x2000
  POKE MemoryTester.io_interconnect_size <- 0x40
  POKE MemoryTester.io_interconnect_isWr <- 0x1
  POKE MemoryTester.io_interconnect_wdata_0 <- 0xcafe
  POKE MemoryTester.io_interconnect_wdata_1 <- 0xcaff
  POKE MemoryTester.io_interconnect_wdata_2 <- 0xcb00
  POKE MemoryTester.io_interconnect_wdata_3 <- 0xcb01
  POKE MemoryTester.io_interconnect_wdata_4 <- 0xcb02
  POKE MemoryTester.io_interconnect_wdata_5 <- 0xcb03
  POKE MemoryTester.io_interconnect_wdata_6 <- 0xcb04
  POKE MemoryTester.io_interconnect_wdata_7 <- 0xcb05
  POKE MemoryTester.io_interconnect_wdata_8 <- 0xcb06
  POKE MemoryTester.io_interconnect_wdata_9 <- 0xcb07
  POKE MemoryTester.io_interconnect_wdata_10 <- 0xcb08
  POKE MemoryTester.io_interconnect_wdata_11 <- 0xcb09
  POKE MemoryTester.io_interconnect_wdata_12 <- 0xcb0a
  POKE MemoryTester.io_interconnect_wdata_13 <- 0xcb0b
  POKE MemoryTester.io_interconnect_wdata_14 <- 0xcb0c
  POKE MemoryTester.io_interconnect_wdata_15 <- 0xcb0d
  POKE MemoryTester.io_interconnect_dataVldIn <- 0x1
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 1
[MultiChannelMemorySystem] currentClockCycle = 0
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
isWr: writing to addr = 128
current clock cycle = 2
>>>>>>>>>> isWR <<<<<<<<<<
checking keys stored in dataMap
key = 128 size of data  = 16
writing vis file to ../results/MemoryTester/DDR3_micron_64M_8B_x4_sg15/64GB.1Ch.16R.scheme2.open_page.32TQ.32CQ.RtB.pRank.vis
DRAMSim2 Clock Frequency =666666666Hz, CPU Clock Frequency=622222222Hz
current clock cycle = 2
  POKE MemoryTester.io_interconnect_vldIn <- 0x0
  POKE MemoryTester.io_interconnect_dataVldIn <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x1
  PEEK MemoryTester.io_dram_addr <- 0x80
  PEEK MemoryTester.io_dram_wdata_0 <- 0xcafe
  PEEK MemoryTester.io_dram_wdata_1 <- 0xcaff
  PEEK MemoryTester.io_dram_wdata_2 <- 0xcb00
  PEEK MemoryTester.io_dram_wdata_3 <- 0xcb01
  PEEK MemoryTester.io_dram_wdata_4 <- 0xcb02
  PEEK MemoryTester.io_dram_wdata_5 <- 0xcb03
  PEEK MemoryTester.io_dram_wdata_6 <- 0xcb04
  PEEK MemoryTester.io_dram_wdata_7 <- 0xcb05
  PEEK MemoryTester.io_dram_wdata_8 <- 0xcb06
  PEEK MemoryTester.io_dram_wdata_9 <- 0xcb07
  PEEK MemoryTester.io_dram_wdata_10 <- 0xcb08
  PEEK MemoryTester.io_dram_wdata_11 <- 0xcb09
  PEEK MemoryTester.io_dram_wdata_12 <- 0xcb0a
  PEEK MemoryTester.io_dram_wdata_13 <- 0xcb0b
  PEEK MemoryTester.io_dram_wdata_14 <- 0xcb0c
  PEEK MemoryTester.io_dram_wdata_15 <- 0xcb0d
  PEEK MemoryTester.io_dram_isWr <- 0x1
  PEEK MemoryTester.io_dram_tagOut <- 0x0
STEP 1 -> 2
[MultiChannelMemorySystem] currentClockCycle = 2
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
STEP 1 -> 3
[MultiChannelMemorySystem] currentClockCycle = 3
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldIn <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 4
[MultiChannelMemorySystem] currentClockCycle = 4
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldIn <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 5
[MultiChannelMemorySystem] currentClockCycle = 5
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldIn <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 6
[MultiChannelMemorySystem] currentClockCycle = 6
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldIn <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 7
[MultiChannelMemorySystem] currentClockCycle = 7
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldIn <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 8
[MultiChannelMemorySystem] currentClockCycle = 8
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldIn <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 9
[MultiChannelMemorySystem] currentClockCycle = 9
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldIn <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 10
[MultiChannelMemorySystem] currentClockCycle = 10
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldIn <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 11
[MultiChannelMemorySystem] currentClockCycle = 11
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldIn <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 12
[MultiChannelMemorySystem] currentClockCycle = 12
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldIn <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 13
[MultiChannelMemorySystem] currentClockCycle = 13
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldIn <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 14
[MultiChannelMemorySystem] currentClockCycle = 14
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldIn <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 15
[MultiChannelMemorySystem] currentClockCycle = 15
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldIn <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 16
[MultiChannelMemorySystem] currentClockCycle = 17
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldIn <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 17
[MultiChannelMemorySystem] currentClockCycle = 18
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldIn <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 18
[MultiChannelMemorySystem] currentClockCycle = 19
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldIn <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 19
[MultiChannelMemorySystem] currentClockCycle = 20
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldIn <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 20
[MultiChannelMemorySystem] currentClockCycle = 21
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldIn <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 21
[MultiChannelMemorySystem] currentClockCycle = 22
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldIn <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 22
[MultiChannelMemorySystem] currentClockCycle = 23
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldIn <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 23
[MultiChannelMemorySystem] currentClockCycle = 24
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldIn <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 24
[MultiChannelMemorySystem] currentClockCycle = 25
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldIn <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 25
[MultiChannelMemorySystem] currentClockCycle = 26
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldIn <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 26
[MultiChannelMemorySystem] currentClockCycle = 27
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldIn <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 27
[MultiChannelMemorySystem] currentClockCycle = 28
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldIn <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 28
[MultiChannelMemorySystem] currentClockCycle = 29
before clock, DRAMSimulator_vldOut = 0
after clock, DRAMSimulator_vldOut = 0
  PEEK MemoryTester.io_dram_vldIn <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 29
[MultiChannelMemorySystem] currentClockCycle = 30
[Callback] write complete: 0 0x80 cycle=31
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldIn <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 30
[MultiChannelMemorySystem] currentClockCycle = 32
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldIn <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 31
[MultiChannelMemorySystem] currentClockCycle = 33
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldIn <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 32
[MultiChannelMemorySystem] currentClockCycle = 34
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldIn <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 33
[MultiChannelMemorySystem] currentClockCycle = 35
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldIn <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 34
[MultiChannelMemorySystem] currentClockCycle = 36
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldIn <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 35
[MultiChannelMemorySystem] currentClockCycle = 37
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldIn <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 36
[MultiChannelMemorySystem] currentClockCycle = 38
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldIn <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 37
[MultiChannelMemorySystem] currentClockCycle = 39
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldIn <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 38
[MultiChannelMemorySystem] currentClockCycle = 40
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldIn <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 39
[MultiChannelMemorySystem] currentClockCycle = 41
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldIn <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 40
[MultiChannelMemorySystem] currentClockCycle = 42
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldIn <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 41
[MultiChannelMemorySystem] currentClockCycle = 43
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldIn <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 42
[MultiChannelMemorySystem] currentClockCycle = 44
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldIn <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 43
[MultiChannelMemorySystem] currentClockCycle = 45
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldIn <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 44
[MultiChannelMemorySystem] currentClockCycle = 47
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldIn <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 45
[MultiChannelMemorySystem] currentClockCycle = 48
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldIn <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 46
[MultiChannelMemorySystem] currentClockCycle = 49
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldIn <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 47
[MultiChannelMemorySystem] currentClockCycle = 50
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldIn <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 48
[MultiChannelMemorySystem] currentClockCycle = 51
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldIn <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 49
[MultiChannelMemorySystem] currentClockCycle = 52
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldIn <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 50
[MultiChannelMemorySystem] currentClockCycle = 53
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldIn <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 51
[MultiChannelMemorySystem] currentClockCycle = 54
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldIn <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
STEP 1 -> 52
[MultiChannelMemorySystem] currentClockCycle = 55
before clock, DRAMSimulator_vldOut = 1
after clock, DRAMSimulator_vldOut = 1
  PEEK MemoryTester.io_dram_vldIn <- 0x0
  PEEK MemoryTester.io_dram_vldOut <- 0x0
[30m[42mPASS: Single burst write[0m
RAN 52 CYCLES PASSED
[0m[[32msuccess[0m] [0mTotal time: 12 s, completed Oct 31, 2016 3:17:36 AM[0m
Copying system configurations to generated folder
CLASSPATH=../target/scala-2.11/classes:$CLASSPATH sbt "; run-main plasticine.templates.MemoryUnitTest  end  --targetDir /home/tianzhao/DRAMSimulator/plasticine_burst/plasticine/generated/MemoryUnitTest/ --test --backend v"
Invoking Chisel...
