#ifndef ORCA_BSP_H__
#define ORCA_BSP_H__

#define orca_CLK_FREQ 100000000
#define ORCA_DUC_ORCA_TIMER_BASE_ADDR 0xFFFE0000
#define ORCA_DUC_ORCA_TIMER_HIGH_ADDR 0xFFFEFFFF
#define ORCA_DUC_AXI_GPIO_LEDS_BASE_ADDR 0xFFFF0000
#define ORCA_DUC_AXI_GPIO_LEDS_HIGH_ADDR 0xFFFFFFFF
#define ORCA_DUC_PS7_DDR_0_BASE_ADDR 0x00100000
#define ORCA_DUC_PS7_DDR_0_HIGH_ADDR 0x1FFFFFFF
#define ORCA_DUC_PS7_RAM_0_BASE_ADDR 0x00000000
#define ORCA_DUC_PS7_RAM_0_HIGH_ADDR 0x0003FFFF
#define ORCA_DUC_PS7_UART_1_BASE_ADDR 0xE0001000
#define ORCA_DUC_PS7_UART_1_HIGH_ADDR 0xE0001FFF
#define ORCA_DUC_PS7_USB_0_BASE_ADDR 0xE0002000
#define ORCA_DUC_PS7_USB_0_HIGH_ADDR 0xE0002FFF
#define ORCA_DUC_PS7_GPIO_0_BASE_ADDR 0xE000A000
#define ORCA_DUC_PS7_GPIO_0_HIGH_ADDR 0xE000AFFF
#define ORCA_DUC_PS7_ETHERNET_0_BASE_ADDR 0xE000B000
#define ORCA_DUC_PS7_ETHERNET_0_HIGH_ADDR 0xE000BFFF
#define ORCA_DUC_PS7_SD_0_BASE_ADDR 0xE0100000
#define ORCA_DUC_PS7_SD_0_HIGH_ADDR 0xE0100FFF
#define ORCA_DUC_PS7_QSPI_0_BASE_ADDR 0xE000D000
#define ORCA_DUC_PS7_QSPI_0_HIGH_ADDR 0xE000DFFF
#define ORCA_DUC_PS7_QSPI_LINEAR_0_BASE_ADDR 0xFC000000
#define ORCA_DUC_PS7_QSPI_LINEAR_0_HIGH_ADDR 0xFCFFFFFF
#define ORCA_IC_PS7_DDR_0_BASE_ADDR 0x00100000
#define ORCA_IC_PS7_DDR_0_HIGH_ADDR 0x1FFFFFFF
#define ORCA_IC_PS7_RAM_0_BASE_ADDR 0x00000000
#define ORCA_IC_PS7_RAM_0_HIGH_ADDR 0x0003FFFF
#define ORCA_DC_PS7_DDR_0_BASE_ADDR 0x00100000
#define ORCA_DC_PS7_DDR_0_HIGH_ADDR 0x1FFFFFFF
#define ORCA_DC_PS7_RAM_0_BASE_ADDR 0x00000000
#define ORCA_DC_PS7_RAM_0_HIGH_ADDR 0x0003FFFF
#define ORCA_IUC_PS7_DDR_0_BASE_ADDR 0x00100000
#define ORCA_IUC_PS7_DDR_0_HIGH_ADDR 0x1FFFFFFF
#define ORCA_IUC_PS7_RAM_0_BASE_ADDR 0x00000000
#define ORCA_IUC_PS7_RAM_0_HIGH_ADDR 0x0003FFFF
#define ORCA_AMR0_ADDR_BASE 0x00000000
#define ORCA_AMR0_ADDR_LAST 0x7FFFFFFF
#define ORCA_AMR0_READ_ONLY 1
#define ORCA_AUX_MEMORY_REGIONS 0
#define ORCA_AVALON_AUX 0
#define ORCA_AXI_ID_WIDTH 1
#define ORCA_BTB_ENTRIES 16
#define ORCA_COMPONENT_NAME orca_system_orca_0
#define ORCA_DATA_REQUEST_REGISTER 1
#define ORCA_DATA_RETURN_REGISTER 0
#define ORCA_DAUX_REQUEST_REGISTER 0
#define ORCA_DAUX_RETURN_REGISTER 0
#define ORCA_DCACHE_EXTERNAL_WIDTH 32
#define ORCA_DCACHE_LINE_SIZE 256
#define ORCA_DCACHE_SIZE 32768
#define ORCA_DCACHE_WRITEBACK 1
#define ORCA_DC_REQUEST_REGISTER 1
#define ORCA_DC_RETURN_REGISTER 0
#define ORCA_DIVIDE_ENABLE 1
#define ORCA_DUC_REQUEST_REGISTER 0
#define ORCA_DUC_RETURN_REGISTER 0
#define ORCA_EDK_IPTYPE PERIPHERAL
#define ORCA_ENABLE_EXCEPTIONS 1
#define ORCA_ENABLE_EXT_INTERRUPTS 0
#define ORCA_FAMILY XILINX
#define ORCA_IAUX_REQUEST_REGISTER 0
#define ORCA_IAUX_RETURN_REGISTER 0
#define ORCA_ICACHE_EXTERNAL_WIDTH 32
#define ORCA_ICACHE_LINE_SIZE 16
#define ORCA_ICACHE_SIZE 32768
#define ORCA_IC_REQUEST_REGISTER 1
#define ORCA_IC_RETURN_REGISTER 0
#define ORCA_INSTRUCTION_REQUEST_REGISTER 0
#define ORCA_INSTRUCTION_RETURN_REGISTER 0
#define ORCA_INTERRUPT_VECTOR 0x00000004
#define ORCA_IUC_REQUEST_REGISTER 0
#define ORCA_IUC_RETURN_REGISTER 0
#define ORCA_LMB_AUX 1
#define ORCA_LOG2_BURSTLENGTH 8
#define ORCA_MAX_IFETCHES_IN_FLIGHT 1
#define ORCA_MTIME_ENABLE 1
#define ORCA_MULTIPLY_ENABLE 1
#define ORCA_NUM_EXT_INTERRUPTS 1
#define ORCA_PIPELINE_STAGES 5
#define ORCA_POWER_OPTIMIZED 0
#define ORCA_REGISTER_SIZE 32
#define ORCA_RESET_VECTOR 0x00000000
#define ORCA_SHIFTER_MAX_CYCLES 1
#define ORCA_UC_MEMORY_REGIONS 1
#define ORCA_UMR0_ADDR_BASE 0x80000000
#define ORCA_UMR0_ADDR_LAST 0xFFFFFFFF
#define ORCA_UMR0_READ_ONLY 1
#define ORCA_VCP_ENABLE 0
#define ORCA_WISHBONE_AUX 0
#endif //ORCA_BSP_H__
