 
****************************************
Report : area
Design : Question_3
Version: L-2016.03
Date   : Sat Feb 24 22:31:54 2018
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'Question_3' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    saed32hvt_ss0p7v125c (File: /usr/local/synopsys/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p7v125c.db)
    saed32rvt_ss0p7v125c (File: /usr/local/synopsys/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p7v125c.db)
    saed32lvt_ss0p7v125c (File: /usr/local/synopsys/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p7v125c.db)

Number of ports:                        18310
Number of nets:                         87053
Number of cells:                        65823
Number of combinational cells:          50268
Number of sequential cells:             15543
Number of macros/black boxes:               0
Number of buf/inv:                       5227
Number of references:                      22

Combinational area:             144454.940184
Buf/Inv area:                     8388.785203
Noncombinational area:          110540.442990
Macro/Black Box area:                0.000000
Net Interconnect area:          129994.127230

Total cell area:                254995.383174
Total area:                     384989.510404
1
