INFO: [VRFC 10-163] Analyzing VHDL file "/home/benni/dev/echessboard/riscv_cpu/optypes.vhdl" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/benni/dev/echessboard/riscv_cpu/sign_extension.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SignExtension'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/benni/dev/echessboard/riscv_cpu/multiplexer.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Multiplexer4_1'
INFO: [VRFC 10-3107] analyzing entity 'Multiplexer2_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/benni/dev/echessboard/riscv_cpu/register_file.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RegisterFile'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/benni/dev/echessboard/riscv_cpu/register_access.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RegisterAccess'
INFO: [VRFC 10-3107] analyzing entity 'RegisterAccessTB'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/benni/dev/echessboard/riscv_cpu/immediate_extend.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ImmediateExtension'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/benni/dev/echessboard/riscv_cpu/instruction_decode.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DecodeUnit'
ERROR: [VRFC 10-9111] index constraint cannot be applied to non-array type 'std_logic' [/home/benni/dev/echessboard/riscv_cpu/instruction_decode.vhdl:9]
ERROR: [VRFC 10-9458] unit 'decodeunit' is ignored due to previous errors [/home/benni/dev/echessboard/riscv_cpu/instruction_decode.vhdl:5]
INFO: [VRFC 10-8704] VHDL file '/home/benni/dev/echessboard/riscv_cpu/instruction_decode.vhdl' is ignored due to errors
