Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date              : Fri Jan 30 10:04:40 2026
| Host              : en4234856l running 64-bit Ubuntu 24.04.3 LTS
| Command           : report_timing -max_paths 10 -file ./report/tensor_slice_test_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-flga2104
| Speed File        : -2  PRODUCTION 1.28 03-30-2022
| Design State      : Routed
| Temperature Grade : I
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.582ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out0__3/DSP_OUTPUT_INST/CEP
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.169ns (14.354%)  route 1.008ns (85.646%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 5.043 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.030     0.030    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/ap_clk
    SLICE_X31Y659        FDRE                                         r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y659        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.197     0.306    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/FSM_onehot_state_reg_n_0_[2]
    SLICE_X31Y659        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.090     0.396 r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out0_i_1/O
                         net (fo=8, routed)           0.811     1.207    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out0__3/CEP
    DSP48E2_X4Y256       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out0__3/DSP_OUTPUT_INST/CEP
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.043     5.043    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out0__3/CLK
    DSP48E2_X4Y256       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out0__3/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     5.043    
                         clock uncertainty           -0.035     5.008    
    DSP48E2_X4Y256       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_CEP)
                                                     -0.218     4.790    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out0__3/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.790    
                         arrival time                          -1.207    
  -------------------------------------------------------------------
                         slack                                  3.582    

Slack (MET) :             3.658ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[72]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.238ns (19.243%)  route 0.999ns (80.757%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y659        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y659        FDSE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.107 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=6, routed)           0.135     0.242    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/Q[0]
    SLICE_X31Y659        LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.161     0.403 r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out_fu_28[127]_i_1/O
                         net (fo=128, routed)         0.864     1.267    bd_0_i/hls_inst/inst/c_data_out_fu_280
    SLICE_X30Y641        FDRE                                         r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[72]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.021     5.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y641        FDRE                                         r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[72]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
    SLICE_X30Y641        FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061     4.925    bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[72]
  -------------------------------------------------------------------
                         required time                          4.925    
                         arrival time                          -1.267    
  -------------------------------------------------------------------
                         slack                                  3.658    

Slack (MET) :             3.658ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[74]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.238ns (19.243%)  route 0.999ns (80.757%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y659        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y659        FDSE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.107 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=6, routed)           0.135     0.242    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/Q[0]
    SLICE_X31Y659        LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.161     0.403 r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out_fu_28[127]_i_1/O
                         net (fo=128, routed)         0.864     1.267    bd_0_i/hls_inst/inst/c_data_out_fu_280
    SLICE_X30Y641        FDRE                                         r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[74]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.021     5.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y641        FDRE                                         r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[74]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
    SLICE_X30Y641        FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.061     4.925    bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[74]
  -------------------------------------------------------------------
                         required time                          4.925    
                         arrival time                          -1.267    
  -------------------------------------------------------------------
                         slack                                  3.658    

Slack (MET) :             3.658ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[76]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.238ns (19.243%)  route 0.999ns (80.757%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y659        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y659        FDSE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.107 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=6, routed)           0.135     0.242    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/Q[0]
    SLICE_X31Y659        LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.161     0.403 r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out_fu_28[127]_i_1/O
                         net (fo=128, routed)         0.864     1.267    bd_0_i/hls_inst/inst/c_data_out_fu_280
    SLICE_X30Y641        FDRE                                         r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[76]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.021     5.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y641        FDRE                                         r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[76]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
    SLICE_X30Y641        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061     4.925    bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[76]
  -------------------------------------------------------------------
                         required time                          4.925    
                         arrival time                          -1.267    
  -------------------------------------------------------------------
                         slack                                  3.658    

Slack (MET) :             3.658ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[78]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.238ns (19.243%)  route 0.999ns (80.757%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y659        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y659        FDSE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.107 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=6, routed)           0.135     0.242    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/Q[0]
    SLICE_X31Y659        LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.161     0.403 r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out_fu_28[127]_i_1/O
                         net (fo=128, routed)         0.864     1.267    bd_0_i/hls_inst/inst/c_data_out_fu_280
    SLICE_X30Y641        FDRE                                         r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[78]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.021     5.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y641        FDRE                                         r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[78]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
    SLICE_X30Y641        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061     4.925    bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[78]
  -------------------------------------------------------------------
                         required time                          4.925    
                         arrival time                          -1.267    
  -------------------------------------------------------------------
                         slack                                  3.658    

Slack (MET) :             3.659ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[73]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.238ns (19.243%)  route 0.999ns (80.757%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y659        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y659        FDSE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.107 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=6, routed)           0.135     0.242    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/Q[0]
    SLICE_X31Y659        LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.161     0.403 r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out_fu_28[127]_i_1/O
                         net (fo=128, routed)         0.864     1.267    bd_0_i/hls_inst/inst/c_data_out_fu_280
    SLICE_X30Y641        FDRE                                         r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[73]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.021     5.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y641        FDRE                                         r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[73]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
    SLICE_X30Y641        FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.060     4.926    bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[73]
  -------------------------------------------------------------------
                         required time                          4.926    
                         arrival time                          -1.267    
  -------------------------------------------------------------------
                         slack                                  3.659    

Slack (MET) :             3.659ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[75]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.238ns (19.243%)  route 0.999ns (80.757%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y659        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y659        FDSE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.107 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=6, routed)           0.135     0.242    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/Q[0]
    SLICE_X31Y659        LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.161     0.403 r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out_fu_28[127]_i_1/O
                         net (fo=128, routed)         0.864     1.267    bd_0_i/hls_inst/inst/c_data_out_fu_280
    SLICE_X30Y641        FDRE                                         r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[75]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.021     5.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y641        FDRE                                         r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[75]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
    SLICE_X30Y641        FDRE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.060     4.926    bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[75]
  -------------------------------------------------------------------
                         required time                          4.926    
                         arrival time                          -1.267    
  -------------------------------------------------------------------
                         slack                                  3.659    

Slack (MET) :             3.659ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[77]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.238ns (19.243%)  route 0.999ns (80.757%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y659        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y659        FDSE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.107 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=6, routed)           0.135     0.242    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/Q[0]
    SLICE_X31Y659        LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.161     0.403 r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out_fu_28[127]_i_1/O
                         net (fo=128, routed)         0.864     1.267    bd_0_i/hls_inst/inst/c_data_out_fu_280
    SLICE_X30Y641        FDRE                                         r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[77]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.021     5.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y641        FDRE                                         r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[77]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
    SLICE_X30Y641        FDRE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.060     4.926    bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[77]
  -------------------------------------------------------------------
                         required time                          4.926    
                         arrival time                          -1.267    
  -------------------------------------------------------------------
                         slack                                  3.659    

Slack (MET) :             3.659ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[79]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.238ns (19.243%)  route 0.999ns (80.757%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 5.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y659        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y659        FDSE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.107 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=6, routed)           0.135     0.242    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/Q[0]
    SLICE_X31Y659        LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.161     0.403 r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out_fu_28[127]_i_1/O
                         net (fo=128, routed)         0.864     1.267    bd_0_i/hls_inst/inst/c_data_out_fu_280
    SLICE_X30Y641        FDRE                                         r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[79]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.021     5.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y641        FDRE                                         r  bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[79]/C
                         clock pessimism              0.000     5.021    
                         clock uncertainty           -0.035     4.986    
    SLICE_X30Y641        FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.060     4.926    bd_0_i/hls_inst/inst/c_data_out_fu_28_reg[79]
  -------------------------------------------------------------------
                         required time                          4.926    
                         arrival time                          -1.267    
  -------------------------------------------------------------------
                         slack                                  3.659    

Slack (MET) :             3.690ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out0__4/DSP_OUTPUT_INST/CEP
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 0.169ns (15.804%)  route 0.900ns (84.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 5.043 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.030     0.030    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/ap_clk
    SLICE_X31Y659        FDRE                                         r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y659        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.197     0.306    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/FSM_onehot_state_reg_n_0_[2]
    SLICE_X31Y659        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.090     0.396 r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out0_i_1/O
                         net (fo=8, routed)           0.703     1.099    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out0__4/CEP
    DSP48E2_X4Y258       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out0__4/DSP_OUTPUT_INST/CEP
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=183, unset)          0.043     5.043    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out0__4/CLK
    DSP48E2_X4Y258       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out0__4/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     5.043    
                         clock uncertainty           -0.035     5.008    
    DSP48E2_X4Y258       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_CEP)
                                                     -0.218     4.790    bd_0_i/hls_inst/inst/grp_tensor_slice_wrapper_fu_44/c_data_out0__4/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.790    
                         arrival time                          -1.099    
  -------------------------------------------------------------------
                         slack                                  3.690    




