# //  ModelSim SE 10.1d Nov  1 2012 Linux 2.6.32-358.23.2.el6.x86_64
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# vsim -L ece411 -L mp3lib -l transcript.txt -i -multisource_delay latest -t ns +typdelays -foreign {hdsInit /software/mentor/HDS_2012.1/resources/downstream/modelsim/ModelSim_32Bit.dll} -pli {"/software/mentor/HDS_2012.1/resources/downstream/modelsim/ModelSim_32Bit.dll"} ece411.mp3_CPU(struct) 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-3865) Due to PLI being present, full design access is being specified.
# Loading /software/mentor/HDS_2012.1/resources/downstream/modelsim/ModelSim_32Bit.dll
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.lc3b_types(body)
# Loading work.mp3_cpu(struct)#1
# Loading work.clkgen(untitled)#1
# Loading work.dram16_dp(untitled)#1
# Loading work.pipelinedp(struct)#1
# Loading work.and2(untitled)#1
# Loading work.or2(untitled)#1
# Loading work.orinv2(untitled)#1
# Loading work.stage_decode(struct)#1
# Loading work.adj9(untitled)#1
# Loading work.branchadd(untitled)#1
# Loading work.cw1sig_ripper(untitled)#1
# Loading work.cw_rom(untitled)#1
# Loading work.irregsplitter(untitled)#1
# Loading work.regmux2(untitled)#1
# Loading work.stage_data(struct)#1
# Loading work.reg32(untitled)#1
# Loading mp3lib.reg1(untitled)#1
# Loading mp3lib.reg16(untitled)#1
# Loading mp3lib.regfile(untitled)#1
# Loading work.stage_execute(struct)#1
# Loading work.adj6(untitled)#1
# Loading work.cw2sig_ripper(untitled)#1
# Loading work.ir2sig_ripper(untitled)#1
# Loading work.sext5(untitled)#1
# Loading work.sext6(untitled)#1
# Loading work.wordmux2(untitled)#1
# Loading work.wordmux8(untitled)#1
# Loading work.zext4(untitled)#1
# Loading work.amp3alu(untitled)#1
# Loading work.stage_fetch(struct)#1
# Loading work.plus2(untitled)#1
# Loading work.stage_memory(struct)#1
# Loading work.cw3sig_ripper(untitled)#1
# Loading work.irnzp_ripper(untitled)#1
# Loading work.memalign(untitled)#1
# Loading work.nand2(untitled)#1
# Loading work.nzp(untitled)#1
# Loading work.nzpsplit(untitled)#1
# Loading work.or3(untitled)#1
# Loading work.wrbyte_sel(untitled)#1
# Loading work.wordmux4(untitled)#1
# Loading work.zext8(untitled)#1
# Loading work.generatecc(untitled)#1
# Loading work.stage_writeback(struct)#1
# Loading work.cw4sig_ripper(untitled)#1
# Loading work.irdest_ripper(untitled)#1
# hds_restart 
restart -force
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-3865) Due to PLI being present, full design access is being specified.
# Loading /software/mentor/HDS_2012.1/resources/downstream/modelsim/ModelSim_32Bit.dll
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.lc3b_types(body)
# Loading work.mp3_cpu(struct)#1
# Loading work.clkgen(untitled)#1
# Loading work.dram16_dp(untitled)#1
# Loading work.pipelinedp(struct)#1
# Loading work.and2(untitled)#1
# Loading work.or2(untitled)#1
# Loading work.orinv2(untitled)#1
# Loading work.stage_decode(struct)#1
# Loading work.adj9(untitled)#1
# Loading work.and3(untitled)#1
# Loading work.branchadd(untitled)#1
# Loading work.cw1sig_ripper(untitled)#1
# Loading work.cw_rom(untitled)#1
# Loading work.irnzp_ripper(untitled)#1
# Loading work.irregsplitter(untitled)#1
# Loading work.nzpsplit(untitled)#1
# Loading work.or3(untitled)#1
# Loading work.regmux2(untitled)#1
# Loading work.stage_data(struct)#1
# Loading work.reg32(untitled)#1
# Loading mp3lib.reg1(untitled)#1
# Loading mp3lib.reg16(untitled)#1
# Loading mp3lib.regfile(untitled)#1
# Loading work.stage_execute(struct)#1
# Loading work.adj6(untitled)#1
# Loading work.cw2sig_ripper(untitled)#1
# Loading work.ir2sig_ripper(untitled)#1
# Loading work.sext5(untitled)#1
# Loading work.sext6(untitled)#1
# Loading work.wordmux2(untitled)#1
# Loading work.wordmux8(untitled)#1
# Loading work.zext4(untitled)#1
# Loading work.amp3alu(untitled)#1
# Loading work.stage_fetch(struct)#1
# Loading work.plus2(untitled)#1
# Loading work.stage_memory(struct)#1
# Loading work.cw3sig_ripper(untitled)#1
# Loading work.memalign(untitled)#1
# Loading work.nand2(untitled)#1
# Loading work.nzp(untitled)#1
# Loading work.wrbyte_sel(untitled)#1
# Loading work.wordmux4(untitled)#1
# Loading work.zext8(untitled)#1
# Loading work.generatecc(untitled)#1
# Loading work.stage_writeback(struct)#1
# Loading work.cw4sig_ripper(untitled)#1
# Loading work.irdest_ripper(untitled)#1
