# 2:1 Multiplexer  

## ğŸ“˜ Truth Table
| S | A | B | Y |
|---|---|---|---|
| 0 | X | B | B |
| 1 | A | X | A |

## ğŸ“ Code
- [mux2_1.v](mux2_1.v) â€“ RTL Design  
- [mux2_1_tb.v](mux2_1_tb.v) â€“ Testbench  

## ğŸ” Simulation
- Tool: QuestaSim / EDA Playground  
- ### ğŸ“Š Waveform Output
Here is the simulation waveform:  

![Waveform](mux2_1_waveform.png)

- Output Verified

---

