0.6
2019.1
May 24 2019
15:06:07
D:/Accedemic/FPGA/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim/glbl.v,1623043187,verilog,,,,glbl,,,,,,,,
D:/Accedemic/FPGA/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/AC.v,1624982117,verilog,,D:/Accedemic/FPGA/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/BUS_MULTIPLEXER.v,,AC,,,,,,,,
D:/Accedemic/FPGA/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/AC_tb.v,1623043187,verilog,,,,ac_tb,,,,,,,,
D:/Accedemic/FPGA/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/BUS_MULTIPLEXER.v,1624982444,verilog,,D:/Accedemic/FPGA/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CONTROL_UNIT.v,,BUS_MULTIPLEXER,,,,,,,,
D:/Accedemic/FPGA/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CONTROL_UNIT.v,1624986680,verilog,,D:/Accedemic/FPGA/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CORE.v,,CONTROL_UNIT,,,,,,,,
D:/Accedemic/FPGA/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CORE.v,1624993635,verilog,,D:/Accedemic/FPGA/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/GENERAL_PURPOSE_REGISTER.v,,CORE,,,,,,,,
D:/Accedemic/FPGA/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/DECODER.v,1624982684,verilog,,D:/Accedemic/FPGA/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/DRAM.v,,DECODER,,,,,,,,
D:/Accedemic/FPGA/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/DRAM.v,1624993561,verilog,,D:/Accedemic/FPGA/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/IRAM.v,,DRAM,,,,,,,,
D:/Accedemic/FPGA/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/GENERAL_PURPOSE_REGISTER.v,1624983569,verilog,,D:/Accedemic/FPGA/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/MAT_X.v,,GENERAL_PURPOSE_REGISTER,,,,,,,,
D:/Accedemic/FPGA/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/IRAM.v,1624993561,verilog,,D:/Accedemic/FPGA/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/MAIN_ALU.v,,IRAM,,,,,,,,
D:/Accedemic/FPGA/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/MAIN_ALU.v,1624984302,verilog,,D:/Accedemic/FPGA/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/MDDR.v,,MAIN_ALU,,,,,,,,
D:/Accedemic/FPGA/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/MAT_X.v,1624990471,verilog,,D:/Accedemic/FPGA/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/PC.v,,MAT_X,,,,,,,,
D:/Accedemic/FPGA/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/MDDR.v,1624984819,verilog,,D:/Accedemic/FPGA/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/PROCESSOR_TB.v,,MDDR,,,,,,,,
D:/Accedemic/FPGA/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Mat_X.v,1624980593,verilog,,D:/Accedemic/FPGA/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/PC.v,,Mat_X,,,,,,,,
D:/Accedemic/FPGA/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/PC.v,1624980593,verilog,,D:/Accedemic/FPGA/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/PROCESSOR.v,,PC,,,,,,,,
D:/Accedemic/FPGA/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/PROCESSOR.v,1624988729,verilog,,D:/Accedemic/FPGA/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/REGISTER_SELECTOR.v,,PROCESSOR,,,,,,,,
D:/Accedemic/FPGA/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/PROCESSOR_TB.v,1624988467,verilog,,,,PROCESSOR_TB,,,,,,,,
D:/Accedemic/FPGA/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Processor.v,1624983422,verilog,,D:/Accedemic/FPGA/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Reg_Selector.v,,Processor,,,,,,,,
D:/Accedemic/FPGA/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/REGISTER_SELECTOR.v,1624985645,verilog,,D:/Accedemic/FPGA/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/REG_X.v,,REGISTER_SELECTOR,,,,,,,,
D:/Accedemic/FPGA/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/REG_X.v,1624986187,verilog,,D:/Accedemic/FPGA/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/DECODER.v,,REG_X,,,,,,,,
D:/Accedemic/FPGA/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/decoder.v,1624980593,verilog,,D:/Accedemic/FPGA/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/dram.v,,decoder,,,,,,,,
D:/Accedemic/FPGA/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/dram.v,1624980593,verilog,,D:/Accedemic/FPGA/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/iram.v,,dram,,,,,,,,
D:/Accedemic/FPGA/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/main_alu.v,1624980593,verilog,,D:/Accedemic/FPGA/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/mddr.v,,main_alu,,,,,,,,
D:/Accedemic/FPGA/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/mddr.v,1623043187,verilog,,D:/Accedemic/FPGA/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/regI.v,,mddr,,,,,,,,
