<html><body><samp><pre>
<!@TC:1458056389>
#Build: Synplify Pro J-2015.03M-3, Build 048R, May 14 2015
#install: C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3
#OS: Windows 8 6.2
#Hostname: NIKELLANJILO

#Implementation: synthesis_1

$ Running Identify Instrumentor. See log file:
@N: : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\synlog\build_identify_compile.log:@N::@XP_MSG">build_identify_compile.log</a><!@TM:1458056389> | 
#Tue Mar 15 19:39:49 2016

<a name=compilerReport1>Synopsys Verilog Compiler, version comp201503p1, Build 094R, built May 14 2015</a>
@N: : <!@TM:1458056389> | Running in 64-bit mode 
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\igloo2.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\umr_capim.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\scemi_objects.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\scemi_pipes.svh"
@I::"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp_pcie_hotreset.v"
@I::"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v"
@I::"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build_sb\CCC_0\build_sb_CCC_0_FCCC.v"
@I::"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\SgCore\OSC\1.0.105\osc_comps.v"
@I::"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build_sb\FABOSC_0\build_sb_FABOSC_0_OSC.v"
@I::"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build_sb_HPMS\build_sb_HPMS_syn.v"
@I::"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build_sb_HPMS\build_sb_HPMS.v"
@I::"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build_sb\build_sb.v"
@I::"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v"
@I:"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v"
@I::"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build\build.v"
Verilog syntax check successful!

Identify db is up to date. No re-compile necessary

@END

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 15 19:39:49 2016

###########################################################]
Running in restricted mode: identify_job

sourcing C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\message_override.tcl


Starting:    C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\bin64\mbin\identify_instrumentor_shell_new.exe
Install:     C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3
Hostname:    NIKELLANJILO
Date:        Tue Mar 15 19:39:55 2016
Version:     J-2015.03M-3

Arguments:   -product identify_instrumentor -tsl PihQDhog -af _CMD_.CML
ProductType: identify_instrumentor





Warning: File already exists in project: "C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v"
Warning: File already exists in project: "C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v"
Warning: File already exists in project: "C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v"
clock_globalthreshold is not supported in current product.
async_globalthreshold is not supported in current product.
globalthreshold is not supported in current product.
opcond is not supported in current product.
auto_infer_blackbox is not supported in current product.
clock_globalthreshold is not supported in current product.
async_globalthreshold is not supported in current product.
globalthreshold is not supported in current product.
opcond is not supported in current product.
auto_infer_blackbox is not supported in current product.

DEBUG: Expanded argument list=
C:/Microsemi/Libero_v11.6/Synopsys/fpga_J-2015.03M-3/bin64/mbin/identify_instrumentor_shell_new.exe -product identify_instrumentor -tsl PihQDhog  -idb  C:/Projects/Verilog/led_IGLOO/led_dac_adc_qudr/led_dac_adc_work/libero/Mayak_DAC_ADC/synthesis/synthesis_1/identify.db  -synplify_install  C:/Microsemi/Libero_v11.6/Synopsys/fpga_J-2015.03M-3  -synplify_tool  synplify_pro  -log  C:/Projects/Verilog/led_IGLOO/led_dac_adc_qudr/led_dac_adc_work/libero/Mayak_DAC_ADC/synthesis/synthesis_1/synlog/build_identify_compile.log  -family  IGLOO2  -prj  C:/Projects/Verilog/led_IGLOO/led_dac_adc_qudr/led_dac_adc_work/libero/Mayak_DAC_ADC/synthesis/build_syn.prj  -curimpl  synthesis_1  -dbgimpl  synthesis_1  -fver  2015.09  -f  C:/Projects/Verilog/led_IGLOO/led_dac_adc_qudr/led_dac_adc_work/libero/Mayak_DAC_ADC/synthesis/synthesis_1/identifylaunch.tcl  -ppid 6300

*** Integrated Instrumentor ***

Added instrumentation 'synthesis_1' to the project

"design_flow" is unrecognized option for current device

Current design is build

Loading instrumentation 'synthesis_1'

Source IDC file C:/Projects/Verilog/led_IGLOO/led_dac_adc_qudr/led_dac_adc_work/libero/Mayak_DAC_ADC/synthesis/synthesis_1/identify.idc

Setting IICE sampler (sampledepth) to 1024 for IICE named 'IICE'(previous value: 128)

Setting IICE sampler (set IICE clock) to 'fab_clk_16MHz' for IICE named 'IICE' (previous value: '')

Instrumenting design `build' in directory C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1

Current instrumentation information: 	IICE=IICE 
		Total instrumentation in bits: Sample Only 0, Trigger Only 0, Sample and trigger 455
		Group wise instrumentation in bits: 
					Groupdefault:Sample Only 0, Sample and trigger 455


exit status=0

<a name=compilerReport2>Synopsys HDL Compiler, version comp201503p1, Build 094R, built May 14 2015</a>
@N: : <!@TM:1458056401> | Running in 64-bit mode 
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

<a name=compilerReport3>Synopsys Verilog Compiler, version comp201503p1, Build 094R, built May 14 2015</a>
@N: : <!@TM:1458056401> | Running in 64-bit mode 
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\igloo2.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\umr_capim.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\scemi_objects.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\scemi_pipes.svh"
@I::"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp_pcie_hotreset.v"
@I::"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v"
@I::"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build_sb\CCC_0\build_sb_CCC_0_FCCC.v"
@I::"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\SgCore\OSC\1.0.105\osc_comps.v"
@I::"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build_sb\FABOSC_0\build_sb_FABOSC_0_OSC.v"
@I::"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build_sb_HPMS\build_sb_HPMS_syn.v"
@I::"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build_sb_HPMS\build_sb_HPMS.v"
@I::"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build_sb\build_sb.v"
@I::"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v"
@I:"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v"
@I::"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build\build.v"
Verilog syntax check successful!
File C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.cdc changed - recompiling
File C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v changed - recompiling
Selecting top level module build
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build_sb_HPMS\build_sb_HPMS_syn.v:5:7:5:14:@N:CG364:@XP_MSG">build_sb_HPMS_syn.v(5)</a><!@TM:1458056401> | Synthesizing module MSS_050

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build_sb_HPMS\build_sb_HPMS.v:9:7:9:20:@N:CG364:@XP_MSG">build_sb_HPMS.v(9)</a><!@TM:1458056401> | Synthesizing module build_sb_HPMS

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\igloo2.v:362:7:362:13:@N:CG364:@XP_MSG">igloo2.v(362)</a><!@TM:1458056401> | Synthesizing module CLKINT

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\igloo2.v:376:7:376:10:@N:CG364:@XP_MSG">igloo2.v(376)</a><!@TM:1458056401> | Synthesizing module VCC

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\igloo2.v:372:7:372:10:@N:CG364:@XP_MSG">igloo2.v(372)</a><!@TM:1458056401> | Synthesizing module GND

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\igloo2.v:727:7:727:10:@N:CG364:@XP_MSG">igloo2.v(727)</a><!@TM:1458056401> | Synthesizing module CCC

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build_sb\CCC_0\build_sb_CCC_0_FCCC.v:5:7:5:26:@N:CG364:@XP_MSG">build_sb_CCC_0_FCCC.v(5)</a><!@TM:1458056401> | Synthesizing module build_sb_CCC_0_FCCC

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:23:7:23:17:@N:CG364:@XP_MSG">coreresetp.v(23)</a><!@TM:1458056401> | Synthesizing module CoreResetP

	FAMILY=32'b00000000000000000000000000010011
	EXT_RESET_CFG=32'b00000000000000000000000000000000
	DEVICE_VOLTAGE=32'b00000000000000000000000000000010
	MDDR_IN_USE=32'b00000000000000000000000000000000
	FDDR_IN_USE=32'b00000000000000000000000000000000
	SDIF0_IN_USE=32'b00000000000000000000000000000000
	SDIF1_IN_USE=32'b00000000000000000000000000000000
	SDIF2_IN_USE=32'b00000000000000000000000000000000
	SDIF3_IN_USE=32'b00000000000000000000000000000000
	SDIF0_PCIE=32'b00000000000000000000000000000000
	SDIF1_PCIE=32'b00000000000000000000000000000000
	SDIF2_PCIE=32'b00000000000000000000000000000000
	SDIF3_PCIE=32'b00000000000000000000000000000000
	SDIF0_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF1_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF2_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF3_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF0_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF1_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF2_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF3_PCIE_L2P2=32'b00000000000000000000000000000001
	ENABLE_SOFT_RESETS=32'b00000000000000000000000000000000
	DEVICE_090=32'b00000000000000000000000000000000
	DDR_WAIT=32'b00000000000000000000000011001000
	RCOSC_MEGAHERTZ=32'b00000000000000000000000000110010
	SDIF_INTERVAL=32'b00000000000000000001100101100100
	DDR_INTERVAL=32'b00000000000000000010011100010000
	COUNT_WIDTH_SDIF=32'b00000000000000000000000000001101
	COUNT_WIDTH_DDR=32'b00000000000000000000000000001110
	S0=32'b00000000000000000000000000000000
	S1=32'b00000000000000000000000000000001
	S2=32'b00000000000000000000000000000010
	S3=32'b00000000000000000000000000000011
	S4=32'b00000000000000000000000000000100
	S5=32'b00000000000000000000000000000101
	S6=32'b00000000000000000000000000000110
   Generated name = CoreResetP_Z1

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:1613:4:1613:10:@W:CL169:@XP_MSG">coreresetp.v(1613)</a><!@TM:1458056401> | Pruning register count_ddr[13:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:1581:4:1581:10:@W:CL169:@XP_MSG">coreresetp.v(1581)</a><!@TM:1458056401> | Pruning register count_sdif3[12:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:1549:4:1549:10:@W:CL169:@XP_MSG">coreresetp.v(1549)</a><!@TM:1458056401> | Pruning register count_sdif2[12:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:1517:4:1517:10:@W:CL169:@XP_MSG">coreresetp.v(1517)</a><!@TM:1458056401> | Pruning register count_sdif1[12:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:1485:4:1485:10:@W:CL169:@XP_MSG">coreresetp.v(1485)</a><!@TM:1458056401> | Pruning register count_sdif0[12:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1458056401> | Pruning register count_sdif0_enable_q1 </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1458056401> | Pruning register count_sdif1_enable_q1 </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1458056401> | Pruning register count_sdif2_enable_q1 </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1458056401> | Pruning register count_sdif3_enable_q1 </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1458056401> | Pruning register count_sdif0_enable_rcosc </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1458056401> | Pruning register count_sdif1_enable_rcosc </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1458056401> | Pruning register count_sdif2_enable_rcosc </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1458056401> | Pruning register count_sdif3_enable_rcosc </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1458056401> | Pruning register count_ddr_enable_q1 </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1458056401> | Pruning register count_ddr_enable_rcosc </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:1365:4:1365:10:@W:CL169:@XP_MSG">coreresetp.v(1365)</a><!@TM:1458056401> | Pruning register count_sdif3_enable </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:1300:4:1300:10:@W:CL169:@XP_MSG">coreresetp.v(1300)</a><!@TM:1458056401> | Pruning register count_sdif2_enable </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:1235:4:1235:10:@W:CL169:@XP_MSG">coreresetp.v(1235)</a><!@TM:1458056401> | Pruning register count_sdif1_enable </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:1170:4:1170:10:@W:CL169:@XP_MSG">coreresetp.v(1170)</a><!@TM:1458056401> | Pruning register count_sdif0_enable </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@W:CL169:@XP_MSG">coreresetp.v(1089)</a><!@TM:1458056401> | Pruning register count_ddr_enable </font>

@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:1388:4:1388:10:@N:CL177:@XP_MSG">coreresetp.v(1388)</a><!@TM:1458056401> | Sharing sequential element M3_RESET_N_int.
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:963:4:963:10:@N:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1458056401> | Sharing sequential element sdif2_spll_lock_q1.
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:963:4:963:10:@N:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1458056401> | Sharing sequential element sdif1_spll_lock_q1.
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:963:4:963:10:@N:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1458056401> | Sharing sequential element sdif0_spll_lock_q1.
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:963:4:963:10:@N:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1458056401> | Sharing sequential element fpll_lock_q1.
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:1433:4:1433:10:@W:CL190:@XP_MSG">coreresetp.v(1433)</a><!@TM:1458056401> | Optimizing register bit EXT_RESET_OUT_int to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@W:CL169:@XP_MSG">coreresetp.v(1089)</a><!@TM:1458056401> | Pruning register release_ext_reset </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:1433:4:1433:10:@W:CL169:@XP_MSG">coreresetp.v(1433)</a><!@TM:1458056401> | Pruning register EXT_RESET_OUT_int </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:1433:4:1433:10:@W:CL169:@XP_MSG">coreresetp.v(1433)</a><!@TM:1458056401> | Pruning register sm2_state[2:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:783:4:783:10:@W:CL169:@XP_MSG">coreresetp.v(783)</a><!@TM:1458056401> | Pruning register sm2_areset_n_q1 </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:783:4:783:10:@W:CL169:@XP_MSG">coreresetp.v(783)</a><!@TM:1458056401> | Pruning register sm2_areset_n_clk_base </font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\SgCore\OSC\1.0.105\osc_comps.v:51:7:51:25:@N:CG364:@XP_MSG">osc_comps.v(51)</a><!@TM:1458056401> | Synthesizing module RCOSC_25_50MHZ_FAB

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\SgCore\OSC\1.0.105\osc_comps.v:11:7:11:21:@N:CG364:@XP_MSG">osc_comps.v(11)</a><!@TM:1458056401> | Synthesizing module RCOSC_25_50MHZ

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build_sb\FABOSC_0\build_sb_FABOSC_0_OSC.v:5:7:5:28:@N:CG364:@XP_MSG">build_sb_FABOSC_0_OSC.v(5)</a><!@TM:1458056401> | Synthesizing module build_sb_FABOSC_0_OSC

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\igloo2.v:718:7:718:15:@N:CG364:@XP_MSG">igloo2.v(718)</a><!@TM:1458056401> | Synthesizing module SYSRESET

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build_sb\build_sb.v:9:7:9:15:@N:CG364:@XP_MSG">build_sb.v(9)</a><!@TM:1458056401> | Synthesizing module build_sb

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:1:7:1:10:@N:CG364:@XP_MSG">dds.v(1)</a><!@TM:1458056401> | Synthesizing module dds

<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_0_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_0_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_0_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_0_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_0_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_0_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_0_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_0_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_1_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_1_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_1_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_1_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_1_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_1_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_1_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_1_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_2_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_2_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_2_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_2_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_2_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_2_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_2_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_2_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_3_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_3_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_3_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_3_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_3_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_3_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_3_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_3_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_4_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_4_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_4_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_4_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_4_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_4_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_4_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_4_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_5_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_5_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_5_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_5_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_5_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_5_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_5_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_5_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_6_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_6_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_6_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_6_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_6_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_6_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_6_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_6_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_7_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_7_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_7_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_7_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_7_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_7_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_7_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_7_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_8_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_8_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_8_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_8_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_8_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_8_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_8_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_8_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_9_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_9_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_9_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_9_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_9_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_9_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_9_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_9_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_10_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_10_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_10_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_10_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_10_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_10_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_10_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_10_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_11_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_11_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_11_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_11_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_11_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_11_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_11_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_11_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_12_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_12_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_12_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_12_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_12_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_12_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_12_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_12_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_13_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_13_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_13_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_13_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_13_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_13_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_13_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_13_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_14_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_14_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_14_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_14_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_14_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_14_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_14_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_14_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_15_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_15_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_15_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_15_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_15_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_15_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_15_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_15_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_16_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_16_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_16_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_16_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_16_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_16_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_16_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_16_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_17_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_17_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_17_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_17_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_17_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_17_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_17_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_17_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_18_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_18_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_18_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_18_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_18_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_18_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_18_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_18_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_19_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_19_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_19_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_19_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_19_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_19_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_19_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_19_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_20_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_20_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_20_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_20_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_20_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_20_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_20_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_20_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_21_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_21_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_21_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_21_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_21_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_21_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_21_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_21_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_22_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_22_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_22_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_22_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_22_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_22_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_22_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_22_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_23_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_23_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_23_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_23_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_23_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_23_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_23_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_23_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_24_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_24_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_24_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_24_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_24_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_24_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_24_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_24_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_25_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_25_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_25_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_25_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_25_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_25_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_25_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_25_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_26_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_26_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_26_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_26_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_26_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_26_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_26_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_26_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_27_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_27_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_27_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_27_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_27_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_27_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_27_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_27_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_28_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_28_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_28_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_28_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_28_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_28_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_28_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_28_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_29_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_29_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_29_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_29_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_29_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_29_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_29_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_29_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_30_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_30_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_30_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_30_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_30_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_30_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_30_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_30_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_31_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_31_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_31_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_31_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_31_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_31_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_31_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_31_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_32_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_32_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_32_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_32_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_32_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_32_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_32_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_32_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_33_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_33_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_33_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_33_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_33_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_33_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_33_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_33_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_34_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_34_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_34_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_34_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_34_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_34_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_34_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_34_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_35_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_35_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_35_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_35_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_35_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_35_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_35_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_35_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_36_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_36_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_36_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_36_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_36_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_36_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_36_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_36_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_37_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_37_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_37_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_37_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_37_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_37_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_37_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_37_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_38_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_38_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_38_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_38_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_38_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_38_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_38_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_38_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_39_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_39_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_39_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_39_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_39_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_39_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_39_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_39_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_40_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_40_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_40_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_40_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_40_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_40_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_40_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_40_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_41_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_41_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_41_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_41_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_41_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_41_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_41_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_41_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_42_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_42_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_42_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_42_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_42_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_42_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_42_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_42_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_43_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_43_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_43_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_43_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_43_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_43_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_43_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_43_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_44_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_44_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_44_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_44_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_44_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_44_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_44_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_44_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_45_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_45_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_45_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_45_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_45_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_45_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_45_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_45_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_46_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_46_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_46_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_46_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_46_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_46_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_46_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_46_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_47_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_47_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_47_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_47_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_47_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_47_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_47_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_47_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_48_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_48_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_48_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_48_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_48_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_48_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_48_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_48_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_49_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_49_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_49_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_49_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_49_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_49_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_49_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_49_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_50_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_50_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_50_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_50_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_50_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_50_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_50_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_50_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_51_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_51_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_51_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_51_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_51_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_51_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_51_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_51_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_52_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_52_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_52_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_52_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_52_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_52_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_52_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_52_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_53_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_53_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_53_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_53_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_53_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_53_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_53_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_53_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_54_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_54_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_54_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_54_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_54_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_54_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_54_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_54_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_55_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_55_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_55_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_55_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_55_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_55_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_55_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_55_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_56_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_56_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_56_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_56_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_56_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_56_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_56_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_56_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_57_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_57_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_57_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_57_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_57_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_57_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_57_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_57_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_58_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_58_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_58_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_58_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_58_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_58_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_58_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_58_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_59_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_59_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_59_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_59_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_59_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_59_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_59_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_59_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_60_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_60_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_60_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_60_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_60_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_60_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_60_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_60_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_61_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_61_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_61_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_61_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_61_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_61_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_61_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_61_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_62_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_62_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_62_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_62_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_62_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_62_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_62_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_62_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_63_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_63_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_63_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_63_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_63_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_63_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_63_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_63_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_64_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_64_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_64_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_64_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_64_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_64_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_64_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_64_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_65_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_65_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_65_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_65_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_65_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_65_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_65_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_65_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_66_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_66_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_66_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_66_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_66_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_66_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_66_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_66_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_67_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_67_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_67_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_67_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_67_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_67_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_67_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_67_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_68_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_68_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_68_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_68_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_68_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_68_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_68_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_68_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_69_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_69_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_69_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_69_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_69_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_69_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_69_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_69_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_70_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_70_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_70_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_70_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_70_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_70_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_70_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_70_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_71_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_71_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_71_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_71_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_71_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_71_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_71_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_71_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_72_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_72_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_72_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_72_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_72_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_72_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_72_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_72_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_73_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_73_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_73_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_73_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_73_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_73_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_73_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_73_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_74_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_74_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_74_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_74_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_74_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_74_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_74_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_74_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_75_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_75_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_75_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_75_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_75_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_75_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_75_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_75_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_76_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_76_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_76_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_76_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_76_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_76_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_76_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_76_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_77_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_77_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_77_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_77_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_77_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_77_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_77_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_77_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_78_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_78_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_78_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_78_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_78_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_78_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_78_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_78_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_79_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_79_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_79_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_79_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_79_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_79_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_79_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_79_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_80_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_80_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_80_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_80_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_80_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_80_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_80_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_80_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_81_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_81_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_81_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_81_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_81_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_81_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_81_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_81_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_82_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_82_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_82_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_82_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_82_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_82_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_82_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_82_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_83_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_83_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_83_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_83_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_83_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_83_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_83_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_83_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_84_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_84_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_84_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_84_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_84_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_84_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_84_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_84_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_85_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_85_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_85_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_85_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_85_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_85_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_85_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_85_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_86_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_86_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_86_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_86_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_86_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_86_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_86_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_86_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_87_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_87_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_87_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_87_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_87_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_87_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_87_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_87_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_88_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_88_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_88_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_88_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_88_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_88_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_88_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_88_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_89_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_89_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_89_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_89_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_89_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_89_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_89_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_89_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_90_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_90_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_90_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_90_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_90_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_90_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_90_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_90_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_91_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_91_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_91_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_91_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_91_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_91_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_91_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_91_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_92_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_92_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_92_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_92_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_92_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_92_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_92_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_92_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_93_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_93_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_93_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_93_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_93_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_93_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_93_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_93_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_94_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_94_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_94_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_94_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_94_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_94_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_94_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_94_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_95_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_95_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_95_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_95_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_95_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_95_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_95_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_95_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_96_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_96_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_96_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_96_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_96_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_96_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_96_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_96_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_97_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_97_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_97_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_97_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_97_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_97_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_97_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_97_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_98_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_98_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_98_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_98_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_98_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_98_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_98_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_98_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_99_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_99_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_99_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_99_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_99_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_99_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_99_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_99_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_100_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_100_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_100_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_100_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_100_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_100_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_100_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_100_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_101_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_101_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_101_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_101_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_101_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_101_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_101_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_101_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_102_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_102_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_102_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_102_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_102_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_102_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_102_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_102_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_103_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_103_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_103_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_103_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_103_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_103_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_103_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_103_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_104_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_104_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_104_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_104_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_104_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_104_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_104_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_104_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_105_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_105_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_105_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_105_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_105_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_105_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_105_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_105_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_106_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_106_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_106_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_106_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_106_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_106_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_106_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_106_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_107_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_107_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_107_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_107_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_107_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_107_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_107_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_107_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_108_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_108_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_108_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_108_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_108_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_108_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_108_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_108_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_109_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_109_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_109_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_109_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_109_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_109_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_109_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_109_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_110_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_110_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_110_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_110_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_110_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_110_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_110_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_110_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_111_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_111_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_111_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_111_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_111_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_111_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_111_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_111_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_112_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_112_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_112_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_112_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_112_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_112_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_112_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_112_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_113_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_113_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_113_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_113_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_113_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_113_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_113_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_113_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_114_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_114_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_114_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_114_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_114_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_114_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_114_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_114_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_115_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_115_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_115_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_115_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_115_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_115_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_115_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_115_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_116_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_116_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_116_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_116_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_116_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_116_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_116_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_116_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_117_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_117_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_117_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_117_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_117_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_117_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_117_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_117_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_118_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_118_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_118_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_118_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_118_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_118_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_118_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_118_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_119_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_119_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_119_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_119_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_119_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_119_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_119_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_119_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_120_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_120_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_120_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_120_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_120_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_120_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_120_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_120_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_121_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_121_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_121_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_121_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_121_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_121_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_121_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_121_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_122_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_122_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_122_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_122_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_122_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_122_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_122_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_122_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_123_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_123_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_123_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_123_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_123_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_123_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_123_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_123_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_124_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_124_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_124_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_124_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_124_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_124_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_124_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_124_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_125_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_125_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_125_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_125_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_125_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_125_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_125_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_125_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_126_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_126_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_126_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_126_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_126_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_126_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_126_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_126_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_127_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_127_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_127_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_127_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_127_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_127_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_127_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_127_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_128_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_128_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_128_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_128_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_128_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_128_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_128_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_128_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_129_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_129_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_129_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_129_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_129_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_129_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_129_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_129_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_130_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_130_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_130_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_130_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_130_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_130_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_130_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_130_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_131_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_131_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_131_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_131_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_131_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_131_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_131_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_131_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_132_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_132_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_132_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_132_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_132_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_132_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_132_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_132_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_133_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_133_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_133_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_133_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_133_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_133_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_133_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_133_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_134_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_134_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_134_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_134_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_134_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_134_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_134_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_134_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_135_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_135_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_135_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_135_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_135_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_135_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_135_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_135_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_136_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_136_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_136_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_136_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_136_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_136_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_136_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_136_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_137_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_137_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_137_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_137_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_137_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_137_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_137_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_137_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_138_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_138_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_138_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_138_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_138_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_138_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_138_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_138_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_139_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_139_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_139_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_139_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_139_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_139_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_139_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_139_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_140_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_140_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_140_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_140_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_140_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_140_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_140_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_140_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_141_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_141_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_141_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_141_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_141_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_141_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_141_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_141_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_142_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_142_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_142_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_142_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_142_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_142_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_142_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_142_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_143_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_143_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_143_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_143_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_143_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_143_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_143_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_143_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_144_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_144_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_144_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_144_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_144_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_144_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_144_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_144_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_145_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_145_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_145_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_145_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_145_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_145_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_145_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_145_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_146_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_146_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_146_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_146_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_146_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_146_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_146_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_146_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_147_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_147_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_147_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_147_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_147_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_147_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_147_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_147_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_148_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_148_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_148_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_148_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_148_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_148_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_148_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_148_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_149_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_149_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_149_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_149_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_149_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_149_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_149_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_149_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_150_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_150_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_150_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_150_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_150_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_150_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_150_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_150_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_151_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_151_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_151_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_151_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_151_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_151_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_151_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_151_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_152_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_152_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_152_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_152_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_152_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_152_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_152_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_152_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_153_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_153_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_153_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_153_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_153_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_153_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_153_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_153_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_154_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_154_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_154_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_154_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_154_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_154_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_154_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_154_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_155_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_155_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_155_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_155_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_155_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_155_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_155_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_155_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_156_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_156_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_156_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_156_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_156_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_156_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_156_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_156_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_157_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_157_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_157_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_157_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_157_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_157_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_157_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_157_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_158_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_158_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_158_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_158_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_158_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_158_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_158_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_158_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_159_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_159_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_159_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_159_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_159_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_159_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_159_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_159_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_160_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_160_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_160_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_160_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_160_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_160_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_160_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_160_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_161_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_161_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_161_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_161_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_161_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_161_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_161_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_161_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_162_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_162_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_162_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_162_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_162_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_162_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_162_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_162_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_163_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_163_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_163_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_163_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_163_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_163_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_163_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_163_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_164_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_164_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_164_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_164_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_164_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_164_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_164_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_164_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_165_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_165_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_165_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_165_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_165_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_165_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_165_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_165_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_166_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_166_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_166_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_166_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_166_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_166_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_166_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_166_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_167_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_167_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_167_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_167_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_167_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_167_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_167_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_167_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_168_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_168_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_168_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_168_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_168_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_168_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_168_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_168_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_169_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_169_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_169_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_169_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_169_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_169_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_169_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_169_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_170_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_170_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_170_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_170_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_170_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_170_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_170_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_170_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_171_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_171_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_171_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_171_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_171_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_171_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_171_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_171_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_172_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_172_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_172_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_172_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_172_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_172_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_172_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_172_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_173_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_173_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_173_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_173_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_173_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_173_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_173_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_173_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_174_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_174_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_174_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_174_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_174_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_174_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_174_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_174_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_175_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_175_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_175_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_175_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_175_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_175_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_175_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_175_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_176_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_176_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_176_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_176_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_176_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_176_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_176_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_176_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_177_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_177_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_177_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_177_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_177_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_177_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_177_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_177_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_178_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_178_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_178_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_178_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_178_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_178_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_178_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_178_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_179_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_179_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_179_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_179_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_179_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_179_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_179_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_179_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_180_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_180_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_180_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_180_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_180_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_180_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_180_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_180_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_181_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_181_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_181_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_181_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_181_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_181_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_181_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_181_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_182_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_182_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_182_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_182_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_182_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_182_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_182_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_182_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_183_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_183_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_183_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_183_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_183_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_183_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_183_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_183_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_184_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_184_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_184_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_184_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_184_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_184_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_184_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_184_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_185_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_185_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_185_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_185_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_185_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_185_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_185_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_185_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_186_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_186_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_186_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_186_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_186_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_186_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_186_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_186_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_187_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_187_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_187_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_187_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_187_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_187_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_187_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_187_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_188_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_188_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_188_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_188_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_188_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_188_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_188_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_188_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_189_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_189_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_189_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_189_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_189_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_189_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_189_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_189_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_190_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_190_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_190_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_190_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_190_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_190_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_190_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_190_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_191_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_191_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_191_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_191_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_191_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_191_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_191_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_191_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_192_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_192_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_192_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_192_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_192_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_192_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_192_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_192_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_193_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_193_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_193_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_193_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_193_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_193_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_193_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_193_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_194_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_194_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_194_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_194_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_194_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_194_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_194_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_194_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_195_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_195_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_195_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_195_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_195_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_195_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_195_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_195_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_196_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_196_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_196_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_196_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_196_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_196_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_196_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_196_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_197_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_197_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_197_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_197_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_197_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_197_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_197_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_197_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_198_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_198_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_198_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_198_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_198_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_198_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_198_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_198_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_199_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_199_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_199_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_199_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_199_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_199_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_199_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_199_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_200_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_200_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_200_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_200_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_200_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_200_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_200_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_200_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_201_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_201_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_201_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_201_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_201_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_201_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_201_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_201_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_202_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_202_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_202_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_202_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_202_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_202_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_202_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_202_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_203_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_203_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_203_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_203_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_203_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_203_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_203_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_203_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_204_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_204_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_204_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_204_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_204_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_204_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_204_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_204_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_205_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_205_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_205_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_205_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_205_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_205_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_205_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_205_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_206_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_206_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_206_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_206_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_206_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_206_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_206_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_206_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_207_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_207_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_207_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_207_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_207_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_207_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_207_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_207_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_208_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_208_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_208_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_208_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_208_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_208_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_208_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_208_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_209_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_209_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_209_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_209_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_209_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_209_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_209_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_209_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_210_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_210_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_210_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_210_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_210_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_210_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_210_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_210_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_211_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_211_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_211_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_211_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_211_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_211_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_211_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_211_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_212_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_212_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_212_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_212_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_212_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_212_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_212_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_212_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_213_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_213_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_213_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_213_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_213_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_213_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_213_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_213_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_214_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_214_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_214_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_214_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_214_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_214_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_214_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_214_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_215_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_215_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_215_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_215_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_215_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_215_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_215_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_215_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_216_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_216_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_216_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_216_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_216_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_216_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_216_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_216_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_217_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_217_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_217_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_217_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_217_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_217_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_217_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_217_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_218_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_218_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_218_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_218_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_218_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_218_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_218_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_218_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_219_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_219_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_219_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_219_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_219_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_219_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_219_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_219_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_220_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_220_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_220_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_220_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_220_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_220_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_220_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_220_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_221_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_221_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_221_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_221_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_221_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_221_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_221_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_221_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_222_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_222_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_222_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_222_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_222_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_222_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_222_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_222_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_223_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_223_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_223_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_223_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_223_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_223_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_223_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_223_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_224_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_224_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_224_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_224_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_224_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_224_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_224_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_224_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_225_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_225_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_225_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_225_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_225_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_225_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_225_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_225_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_226_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_226_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_226_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_226_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_226_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_226_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_226_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_226_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_227_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_227_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_227_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_227_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_227_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_227_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_227_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_227_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_228_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_228_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_228_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_228_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_228_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_228_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_228_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_228_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_229_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_229_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_229_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_229_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_229_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_229_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_229_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_229_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_230_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_230_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_230_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_230_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_230_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_230_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_230_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_230_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_231_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_231_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_231_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_231_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_231_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_231_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_231_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_231_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_232_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_232_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_232_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_232_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_232_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_232_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_232_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_232_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_233_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_233_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_233_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_233_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_233_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_233_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_233_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_233_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_234_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_234_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_234_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_234_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_234_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_234_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_234_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_234_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_235_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_235_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_235_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_235_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_235_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_235_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_235_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_235_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_236_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_236_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_236_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_236_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_236_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_236_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_236_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_236_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_237_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_237_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_237_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_237_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_237_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_237_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_237_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_237_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_238_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_238_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_238_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_238_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_238_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_238_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_238_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_238_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_239_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_239_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_239_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_239_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_239_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_239_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_239_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_239_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_240_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_240_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_240_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_240_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_240_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_240_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_240_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_240_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_241_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_241_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_241_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_241_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_241_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_241_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_241_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_241_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_242_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_242_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_242_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_242_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_242_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_242_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_242_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_242_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_243_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_243_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_243_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_243_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_243_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_243_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_243_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_243_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_244_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_244_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_244_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_244_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_244_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_244_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_244_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_244_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_245_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_245_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_245_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_245_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_245_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_245_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_245_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_245_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_246_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_246_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_246_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_246_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_246_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_246_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_246_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_246_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_247_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_247_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_247_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_247_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_247_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_247_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_247_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_247_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_248_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_248_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_248_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_248_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_248_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_248_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_248_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_248_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_249_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_249_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_249_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_249_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_249_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_249_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_249_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_249_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_250_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_250_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_250_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_250_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_250_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_250_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_250_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_250_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_251_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_251_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_251_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_251_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_251_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_251_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_251_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_251_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_252_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_252_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_252_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_252_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_252_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_252_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_252_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_252_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_253_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_253_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_253_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_253_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_253_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_253_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_253_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_253_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_254_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_254_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_254_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_254_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_254_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_254_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_254_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_254_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_255_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_255_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_255_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_255_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_255_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_255_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_255_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit cosGold_255_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_0_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_0_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_0_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_0_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_0_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_0_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_0_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_0_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_1_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_1_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_1_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_1_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_1_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_1_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_1_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_1_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_2_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_2_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_2_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_2_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_2_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_2_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_2_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_2_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_3_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_3_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_3_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_3_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_3_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_3_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_3_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_3_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_4_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_4_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_4_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_4_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_4_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_4_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_4_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_4_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_5_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_5_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_5_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_5_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_5_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_5_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_5_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_5_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_6_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_6_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_6_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_6_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_6_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_6_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_6_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_6_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_7_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_7_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_7_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_7_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_7_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_7_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_7_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_7_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_8_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_8_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_8_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_8_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_8_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_8_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_8_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_8_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_9_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_9_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_9_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_9_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_9_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_9_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_9_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_9_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_10_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_10_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_10_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_10_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_10_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_10_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_10_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_10_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_11_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_11_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_11_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_11_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_11_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_11_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_11_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_11_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_12_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_12_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_12_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_12_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_12_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_12_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_12_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_12_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_13_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_13_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_13_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_13_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_13_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_13_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_13_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_13_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_14_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_14_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_14_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_14_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_14_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_14_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_14_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_14_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_15_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_15_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_15_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_15_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_15_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_15_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_15_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_15_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_16_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_16_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_16_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_16_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_16_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_16_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_16_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_16_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_17_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_17_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_17_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_17_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_17_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_17_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_17_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_17_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_18_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_18_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_18_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_18_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_18_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_18_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_18_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_18_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_19_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_19_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_19_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_19_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_19_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_19_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_19_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_19_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_20_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_20_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_20_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_20_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_20_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_20_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_20_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_20_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_21_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_21_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_21_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_21_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_21_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_21_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_21_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_21_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_22_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_22_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_22_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_22_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_22_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_22_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_22_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_22_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_23_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_23_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_23_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_23_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_23_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_23_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_23_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_23_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_24_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_24_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_24_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_24_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_24_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_24_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_24_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_24_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_25_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_25_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_25_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_25_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_25_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_25_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_25_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_25_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_26_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_26_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_26_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_26_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_26_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_26_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_26_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_26_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_27_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_27_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_27_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_27_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_27_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_27_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_27_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_27_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_28_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_28_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_28_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_28_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_28_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_28_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_28_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_28_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_29_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_29_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_29_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_29_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_29_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_29_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_29_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_29_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_30_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_30_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_30_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_30_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_30_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_30_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_30_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_30_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_31_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_31_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_31_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_31_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_31_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_31_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_31_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_31_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_32_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_32_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_32_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_32_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_32_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_32_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_32_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_32_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_33_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_33_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_33_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_33_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_33_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_33_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_33_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_33_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_34_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_34_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_34_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_34_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_34_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_34_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_34_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_34_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_35_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_35_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_35_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_35_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_35_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_35_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_35_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_35_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_36_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_36_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_36_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_36_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_36_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_36_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_36_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_36_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_37_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_37_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_37_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_37_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_37_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_37_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_37_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_37_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_38_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_38_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_38_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_38_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_38_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_38_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_38_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_38_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_39_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_39_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_39_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_39_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_39_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_39_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_39_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_39_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_40_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_40_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_40_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_40_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_40_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_40_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_40_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_40_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_41_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_41_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_41_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_41_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_41_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_41_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_41_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_41_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_42_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_42_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_42_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_42_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_42_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_42_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_42_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_42_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_43_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_43_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_43_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_43_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_43_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_43_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_43_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_43_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_44_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_44_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_44_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_44_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_44_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_44_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_44_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_44_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_45_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_45_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_45_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_45_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_45_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_45_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_45_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_45_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_46_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_46_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_46_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_46_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_46_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_46_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_46_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_46_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_47_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_47_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_47_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_47_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_47_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_47_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_47_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_47_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_48_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_48_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_48_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_48_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_48_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_48_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_48_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_48_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_49_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_49_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_49_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_49_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_49_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_49_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_49_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_49_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_50_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_50_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_50_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_50_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_50_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_50_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_50_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_50_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_51_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_51_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_51_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_51_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_51_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_51_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_51_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_51_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_52_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_52_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_52_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_52_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_52_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_52_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_52_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_52_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_53_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_53_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_53_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_53_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_53_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_53_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_53_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_53_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_54_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_54_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_54_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_54_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_54_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_54_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_54_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_54_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_55_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_55_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_55_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_55_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_55_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_55_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_55_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_55_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_56_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_56_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_56_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_56_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_56_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_56_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_56_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_56_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_57_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_57_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_57_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_57_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_57_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_57_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_57_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_57_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_58_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_58_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_58_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_58_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_58_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_58_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_58_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_58_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_59_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_59_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_59_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_59_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_59_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_59_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_59_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_59_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_60_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_60_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_60_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_60_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_60_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_60_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_60_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_60_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_61_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_61_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_61_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_61_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_61_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_61_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_61_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_61_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_62_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_62_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_62_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_62_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_62_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_62_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_62_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_62_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_63_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_63_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_63_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_63_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_63_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_63_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_63_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_63_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_64_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_64_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_64_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_64_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_64_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_64_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_64_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_64_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_65_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_65_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_65_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_65_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_65_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_65_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_65_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_65_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_66_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_66_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_66_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_66_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_66_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_66_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_66_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_66_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_67_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_67_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_67_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_67_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_67_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_67_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_67_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_67_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_68_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_68_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_68_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_68_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_68_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_68_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_68_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_68_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_69_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_69_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_69_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_69_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_69_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_69_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_69_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_69_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_70_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_70_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_70_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_70_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_70_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_70_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_70_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_70_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_71_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_71_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_71_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_71_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_71_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_71_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_71_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_71_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_72_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_72_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_72_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_72_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_72_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_72_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_72_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_72_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_73_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_73_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_73_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_73_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_73_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_73_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_73_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_73_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_74_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_74_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_74_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_74_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_74_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_74_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_74_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_74_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_75_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_75_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_75_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_75_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_75_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_75_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_75_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_75_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_76_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_76_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_76_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_76_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_76_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_76_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_76_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_76_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_77_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_77_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_77_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_77_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_77_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_77_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_77_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_77_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_78_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_78_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_78_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_78_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_78_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_78_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_78_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_78_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_79_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_79_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_79_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_79_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_79_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_79_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_79_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_79_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_80_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_80_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_80_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_80_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_80_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_80_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_80_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_80_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_81_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_81_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_81_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_81_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_81_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_81_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_81_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_81_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_82_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_82_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_82_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_82_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_82_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_82_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_82_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_82_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_83_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_83_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_83_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_83_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_83_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_83_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_83_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_83_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_84_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_84_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_84_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_84_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_84_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_84_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_84_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_84_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_85_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_85_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_85_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_85_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_85_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_85_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_85_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_85_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_86_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_86_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_86_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_86_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_86_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_86_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_86_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_86_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_87_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_87_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_87_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_87_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_87_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_87_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_87_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_87_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_88_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_88_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_88_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_88_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_88_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_88_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_88_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_88_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_89_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_89_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_89_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_89_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_89_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_89_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_89_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_89_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_90_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_90_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_90_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_90_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_90_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_90_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_90_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_90_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_91_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_91_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_91_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_91_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_91_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_91_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_91_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_91_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_92_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_92_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_92_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_92_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_92_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_92_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_92_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_92_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_93_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_93_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_93_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_93_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_93_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_93_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_93_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_93_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_94_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_94_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_94_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_94_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_94_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_94_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_94_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_94_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_95_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_95_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_95_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_95_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_95_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_95_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_95_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_95_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_96_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_96_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_96_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_96_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_96_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_96_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_96_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_96_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_97_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_97_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_97_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_97_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_97_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_97_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_97_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_97_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_98_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_98_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_98_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_98_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_98_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_98_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_98_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_98_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_99_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_99_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_99_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_99_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_99_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_99_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_99_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_99_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_100_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_100_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_100_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_100_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_100_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_100_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_100_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_100_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_101_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_101_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_101_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_101_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_101_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_101_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_101_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_101_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_102_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_102_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_102_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_102_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_102_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_102_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_102_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_102_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_103_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_103_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_103_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_103_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_103_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_103_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_103_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_103_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_104_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_104_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_104_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_104_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_104_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_104_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_104_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_104_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_105_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_105_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_105_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_105_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_105_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_105_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_105_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_105_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_106_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_106_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_106_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_106_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_106_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_106_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_106_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_106_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_107_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_107_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_107_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_107_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_107_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_107_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_107_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_107_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_108_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_108_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_108_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_108_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_108_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_108_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_108_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_108_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_109_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_109_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_109_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_109_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_109_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_109_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_109_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_109_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_110_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_110_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_110_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_110_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_110_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_110_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_110_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_110_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_111_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_111_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_111_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_111_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_111_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_111_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_111_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_111_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_112_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_112_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_112_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_112_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_112_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_112_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_112_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_112_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_113_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_113_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_113_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_113_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_113_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_113_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_113_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_113_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_114_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_114_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_114_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_114_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_114_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_114_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_114_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_114_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_115_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_115_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_115_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_115_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_115_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_115_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_115_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_115_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_116_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_116_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_116_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_116_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_116_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_116_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_116_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_116_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_117_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_117_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_117_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_117_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_117_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_117_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_117_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_117_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_118_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_118_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_118_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_118_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_118_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_118_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_118_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_118_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_119_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_119_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_119_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_119_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_119_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_119_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_119_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_119_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_120_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_120_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_120_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_120_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_120_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_120_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_120_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_120_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_121_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_121_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_121_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_121_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_121_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_121_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_121_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_121_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_122_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_122_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_122_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_122_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_122_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_122_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_122_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_122_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_123_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_123_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_123_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_123_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_123_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_123_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_123_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_123_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_124_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_124_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_124_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_124_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_124_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_124_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_124_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_124_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_125_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_125_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_125_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_125_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_125_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_125_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_125_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_125_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_126_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_126_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_126_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_126_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_126_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_126_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_126_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_126_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_127_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_127_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_127_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_127_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_127_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_127_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_127_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_127_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_128_[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_128_[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_128_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_128_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_128_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_128_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_128_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_128_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_129_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_129_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_129_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_129_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_129_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_129_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_129_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_129_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_130_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_130_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_130_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_130_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_130_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_130_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_130_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_130_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_131_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_131_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_131_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_131_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_131_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_131_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_131_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_131_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_132_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_132_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_132_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_132_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_132_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_132_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_132_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_132_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_133_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_133_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_133_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_133_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_133_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_133_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_133_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_133_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_134_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_134_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_134_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_134_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_134_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_134_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_134_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_134_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_135_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_135_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_135_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_135_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_135_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_135_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_135_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_135_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_136_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_136_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_136_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_136_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_136_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_136_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_136_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_136_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_137_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_137_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_137_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_137_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_137_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_137_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_137_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_137_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_138_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_138_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_138_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_138_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_138_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_138_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_138_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_138_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_139_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_139_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_139_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_139_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_139_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_139_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_139_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_139_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_140_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_140_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_140_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_140_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_140_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_140_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_140_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_140_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_141_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_141_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_141_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_141_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_141_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_141_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_141_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_141_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_142_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_142_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_142_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_142_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_142_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_142_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_142_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_142_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_143_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_143_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_143_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_143_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_143_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_143_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_143_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_143_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_144_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_144_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_144_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_144_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_144_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_144_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_144_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_144_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_145_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_145_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_145_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_145_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_145_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_145_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_145_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_145_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_146_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_146_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_146_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_146_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_146_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_146_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_146_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_146_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_147_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_147_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_147_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_147_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_147_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_147_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_147_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_147_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_148_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_148_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_148_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_148_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_148_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_148_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_148_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_148_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_149_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_149_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_149_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_149_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_149_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_149_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_149_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_149_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_150_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_150_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_150_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_150_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_150_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_150_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_150_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_150_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_151_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_151_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_151_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_151_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_151_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_151_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_151_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_151_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_152_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_152_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_152_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_152_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_152_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_152_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_152_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_152_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_153_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_153_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_153_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_153_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_153_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_153_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_153_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_153_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_154_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_154_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_154_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_154_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_154_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_154_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_154_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_154_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_155_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_155_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_155_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_155_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_155_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_155_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_155_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_155_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_156_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_156_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_156_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_156_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_156_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_156_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_156_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_156_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_157_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_157_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_157_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_157_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_157_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_157_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_157_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_157_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_158_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_158_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_158_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_158_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_158_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_158_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_158_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_158_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_159_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_159_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_159_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_159_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_159_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_159_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_159_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_159_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_160_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_160_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_160_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_160_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_160_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_160_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_160_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_160_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_161_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_161_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_161_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_161_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_161_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_161_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_161_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_161_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_162_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_162_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_162_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_162_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_162_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_162_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_162_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_162_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_163_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_163_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_163_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_163_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_163_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_163_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_163_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_163_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_164_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_164_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_164_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_164_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_164_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_164_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_164_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_164_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_165_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_165_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_165_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_165_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_165_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_165_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_165_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_165_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_166_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_166_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_166_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_166_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_166_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_166_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_166_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_166_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_167_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_167_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_167_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_167_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_167_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_167_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_167_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_167_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_168_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_168_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_168_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_168_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_168_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_168_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_168_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_168_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_169_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_169_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_169_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_169_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_169_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_169_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_169_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_169_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_170_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_170_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_170_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_170_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_170_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_170_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_170_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_170_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_171_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_171_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_171_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_171_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_171_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_171_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_171_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_171_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_172_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_172_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_172_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_172_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_172_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_172_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_172_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_172_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_173_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_173_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_173_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_173_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_173_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_173_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_173_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_173_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_174_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_174_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_174_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_174_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_174_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_174_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_174_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_174_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_175_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_175_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_175_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_175_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_175_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_175_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_175_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_175_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_176_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_176_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_176_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_176_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_176_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_176_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_176_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_176_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_177_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_177_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_177_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_177_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_177_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_177_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_177_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_177_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_178_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_178_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_178_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_178_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_178_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_178_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_178_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_178_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_179_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_179_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_179_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_179_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_179_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_179_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_179_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_179_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_180_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_180_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_180_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_180_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_180_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_180_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_180_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_180_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_181_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_181_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_181_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_181_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_181_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_181_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_181_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_181_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_182_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_182_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_182_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_182_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_182_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_182_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_182_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_182_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_183_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_183_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_183_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_183_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_183_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_183_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_183_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_183_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_184_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_184_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_184_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_184_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_184_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_184_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_184_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_184_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_185_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_185_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_185_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_185_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_185_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_185_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_185_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_185_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_186_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_186_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_186_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_186_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_186_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_186_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_186_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_186_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_187_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_187_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_187_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_187_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_187_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_187_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_187_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_187_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_188_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_188_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_188_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_188_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_188_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_188_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_188_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_188_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_189_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_189_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_189_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_189_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_189_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_189_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_189_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_189_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_190_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_190_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_190_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_190_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_190_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_190_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_190_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_190_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_191_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_191_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_191_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_191_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_191_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_191_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_191_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_191_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_192_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_192_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_192_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_192_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_192_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_192_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_192_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_192_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_193_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_193_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_193_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_193_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_193_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_193_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_193_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_193_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_194_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_194_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_194_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_194_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_194_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_194_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_194_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_194_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_195_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_195_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_195_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_195_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_195_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_195_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_195_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_195_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_196_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_196_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_196_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_196_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_196_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_196_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_196_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_196_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_197_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_197_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_197_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_197_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_197_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_197_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_197_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_197_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_198_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_198_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_198_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_198_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_198_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_198_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_198_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_198_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_199_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_199_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_199_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_199_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_199_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_199_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_199_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_199_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_200_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_200_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_200_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_200_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_200_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_200_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_200_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_200_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_201_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_201_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_201_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_201_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_201_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_201_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_201_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_201_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_202_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_202_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_202_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_202_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_202_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_202_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_202_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_202_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_203_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_203_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_203_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_203_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_203_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_203_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_203_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_203_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_204_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_204_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_204_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_204_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_204_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_204_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_204_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_204_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_205_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_205_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_205_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_205_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_205_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_205_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_205_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_205_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_206_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_206_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_206_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_206_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_206_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_206_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_206_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_206_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_207_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_207_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_207_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_207_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_207_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_207_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_207_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_207_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_208_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_208_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_208_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_208_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_208_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_208_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_208_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_208_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_209_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_209_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_209_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_209_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_209_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_209_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_209_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_209_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_210_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_210_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_210_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_210_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_210_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_210_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_210_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_210_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_211_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_211_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_211_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_211_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_211_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_211_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_211_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_211_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_212_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_212_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_212_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_212_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_212_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_212_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_212_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_212_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_213_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_213_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_213_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_213_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_213_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_213_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_213_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_213_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_214_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_214_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_214_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_214_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_214_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_214_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_214_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_214_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_215_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_215_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_215_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_215_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_215_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_215_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_215_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_215_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_216_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_216_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_216_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_216_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_216_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_216_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_216_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_216_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_217_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_217_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_217_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_217_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_217_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_217_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_217_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_217_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_218_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_218_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_218_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_218_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_218_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_218_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_218_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_218_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_219_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_219_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_219_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_219_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_219_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_219_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_219_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_219_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_220_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_220_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_220_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_220_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_220_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_220_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_220_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_220_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_221_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_221_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_221_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_221_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_221_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_221_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_221_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_221_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_222_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_222_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_222_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_222_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_222_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_222_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_222_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_222_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_223_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_223_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_223_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_223_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_223_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_223_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_223_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_223_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_224_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_224_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_224_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_224_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_224_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_224_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_224_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_224_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_225_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_225_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_225_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_225_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_225_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_225_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_225_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_225_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_226_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_226_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_226_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_226_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_226_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_226_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_226_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_226_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_227_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_227_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_227_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_227_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_227_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_227_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_227_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_227_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_228_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_228_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_228_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_228_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_228_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_228_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_228_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_228_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_229_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_229_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_229_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_229_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_229_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_229_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_229_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_229_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_230_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_230_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_230_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_230_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_230_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_230_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_230_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_230_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_231_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_231_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_231_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_231_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_231_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_231_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_231_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_231_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_232_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_232_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_232_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_232_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_232_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_232_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_232_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_232_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_233_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_233_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_233_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_233_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_233_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_233_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_233_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_233_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_234_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_234_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_234_[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_234_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_234_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_234_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_234_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_234_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_235_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_235_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_235_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_235_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_235_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_235_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_235_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_235_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_236_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_236_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_236_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_236_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_236_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_236_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_236_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_236_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_237_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_237_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_237_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_237_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_237_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_237_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_237_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_237_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_238_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_238_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_238_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_238_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_238_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_238_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_238_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_238_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_239_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_239_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_239_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_239_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_239_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_239_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_239_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_239_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_240_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_240_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_240_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_240_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_240_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_240_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_240_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_240_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_241_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_241_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_241_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_241_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_241_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_241_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_241_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_241_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_242_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_242_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_242_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_242_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_242_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_242_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_242_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_242_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_243_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_243_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_243_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_243_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_243_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_243_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_243_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_243_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_244_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_244_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_244_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_244_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_244_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_244_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_244_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_244_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_245_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_245_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_245_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_245_[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_245_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_245_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_245_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_245_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_246_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_246_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_246_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_246_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_246_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_246_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_246_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_246_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_247_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_247_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_247_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_247_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_247_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_247_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_247_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_247_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_248_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_248_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_248_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_248_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_248_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_248_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_248_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_248_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_249_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_249_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_249_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_249_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_249_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_249_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_249_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_249_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_250_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_250_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_250_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_250_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_250_[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_250_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_250_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_250_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_251_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_251_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_251_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_251_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_251_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_251_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_251_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_251_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_252_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_252_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_252_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_252_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_252_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_252_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_252_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_252_[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_253_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_253_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_253_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_253_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_253_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_253_[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_253_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_253_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_254_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_254_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_254_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_254_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_254_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_254_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_254_[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_254_[0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_255_[7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_255_[6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_255_[5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_255_[4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_255_[3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_255_[2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_255_[1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v:17:2:17:8:@W:CL189:@XP_MSG">dds.v(17)</a><!@TM:1458056401> | Register bit sinGold_255_[0] is always 0, optimizing ...</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v:9:7:9:23:@N:CG364:@XP_MSG">hypermods.v(9)</a><!@TM:1458056401> | Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000000001
	tag=96'b011001100110000101100010010111110110001101101100011010110101111100111000010011010100100001111010
   Generated name = syn_hyper_source_1s_fab_clk_8MHz

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v:9:7:9:23:@N:CG364:@XP_MSG">hypermods.v(9)</a><!@TM:1458056401> | Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000000001
	tag=104'b01100110011000010110001001011111011000110110110001101011010111110011000100110110010011010100100001111010
   Generated name = syn_hyper_source_1s_fab_clk_16MHz

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v:9:7:9:23:@N:CG364:@XP_MSG">hypermods.v(9)</a><!@TM:1458056401> | Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000000001
	tag=64'b0111010001100101011011010111000001011111011100110110001101101011
   Generated name = syn_hyper_source_1s_temp_sck

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v:9:7:9:23:@N:CG364:@XP_MSG">hypermods.v(9)</a><!@TM:1458056401> | Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000000001
	tag=72'b011101000110010101101101011100000011001101011111011000110111001101101110
   Generated name = syn_hyper_source_1s_temp3_csn

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v:9:7:9:23:@N:CG364:@XP_MSG">hypermods.v(9)</a><!@TM:1458056401> | Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000000001
	tag=72'b011101000110010101101101011100000011001001011111011000110111001101101110
   Generated name = syn_hyper_source_1s_temp2_csn

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v:9:7:9:23:@N:CG364:@XP_MSG">hypermods.v(9)</a><!@TM:1458056401> | Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000000001
	tag=72'b011101000110010101101101011100000011000101011111011000110111001101101110
   Generated name = syn_hyper_source_1s_temp1_csn

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v:9:7:9:23:@N:CG364:@XP_MSG">hypermods.v(9)</a><!@TM:1458056401> | Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000000001
	tag=56'b01110100011001010110110101110000010111110111001101101111
   Generated name = syn_hyper_source_1s_temp_so

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v:9:7:9:23:@N:CG364:@XP_MSG">hypermods.v(9)</a><!@TM:1458056401> | Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000001111
	tag=16'b0100001001010111
   Generated name = syn_hyper_source_15s_BW

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v:9:7:9:23:@N:CG364:@XP_MSG">hypermods.v(9)</a><!@TM:1458056401> | Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000001111
	tag=48'b010000100101011101011111011011110111010101110100
   Generated name = syn_hyper_source_15s_BW_out

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v:9:7:9:23:@N:CG364:@XP_MSG">hypermods.v(9)</a><!@TM:1458056401> | Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000001001
	tag=56'b01100100011000010110001100110001010111110110010001100010
   Generated name = syn_hyper_source_9s_dac1_db

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v:9:7:9:23:@N:CG364:@XP_MSG">hypermods.v(9)</a><!@TM:1458056401> | Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000000001
	tag=80'b01010011010001010100111001010011010001010101111101000011010100110101111100110001
   Generated name = syn_hyper_source_1s_SENSE_CS_1

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v:9:7:9:23:@N:CG364:@XP_MSG">hypermods.v(9)</a><!@TM:1458056401> | Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000000010
	tag=72'b010100110100010101001110010100110100010101011111010001000100100101001110
   Generated name = syn_hyper_source_2s_SENSE_DIN

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v:9:7:9:23:@N:CG364:@XP_MSG">hypermods.v(9)</a><!@TM:1458056401> | Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000000010
	tag=80'b01010011010001010100111001010011010001010101111101000100010011110101010101010100
   Generated name = syn_hyper_source_2s_SENSE_DOUT

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v:9:7:9:23:@N:CG364:@XP_MSG">hypermods.v(9)</a><!@TM:1458056401> | Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000000001
	tag=48'b011011110110001101101100011010110101111100110001
   Generated name = syn_hyper_source_1s_oclk_1

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v:9:7:9:23:@N:CG364:@XP_MSG">hypermods.v(9)</a><!@TM:1458056401> | Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000001000
	tag=96'b011001100111001001011111011000010110010001100011010111110110001101101111011101010110111001110100
   Generated name = syn_hyper_source_8s_fr_adc_count

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v:9:7:9:23:@N:CG364:@XP_MSG">hypermods.v(9)</a><!@TM:1458056401> | Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000100000
	tag=32'b01100110011100100110010101110001
   Generated name = syn_hyper_source_32s_freq

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v:9:7:9:23:@N:CG364:@XP_MSG">hypermods.v(9)</a><!@TM:1458056401> | Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000001001
	tag=72'b011001000110000101100011010111110110001101101111011101010110111001110100
   Generated name = syn_hyper_source_9s_dac_count

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v:9:7:9:23:@N:CG364:@XP_MSG">hypermods.v(9)</a><!@TM:1458056401> | Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000000001
	tag=64'b0110001101101100011010110101111101100100011000010110001100110010
   Generated name = syn_hyper_source_1s_clk_dac2

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v:9:7:9:23:@N:CG364:@XP_MSG">hypermods.v(9)</a><!@TM:1458056401> | Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000000001
	tag=64'b0110001101101100011010110101111101100100011000010110001100110001
   Generated name = syn_hyper_source_1s_clk_dac1

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v:9:7:9:23:@N:CG364:@XP_MSG">hypermods.v(9)</a><!@TM:1458056401> | Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000001001000
	tag=72'b011001000110000101110100011000010101111100110010011000010110010001100011
   Generated name = syn_hyper_source_72s_data_2adc

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v:9:7:9:23:@N:CG364:@XP_MSG">hypermods.v(9)</a><!@TM:1458056401> | Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000001101100
	tag=104'b01100100011000010111010001100001010111110110011001110010011011110110110101011111011000010110010001100011
   Generated name = syn_hyper_source_108s_data_from_adc

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v:9:7:9:23:@N:CG364:@XP_MSG">hypermods.v(9)</a><!@TM:1458056401> | Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000000010
	tag=72'b011100110110010001110110010111110110001101101111011101010110111001110100
   Generated name = syn_hyper_source_2s_sdv_count

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v:9:7:9:23:@N:CG364:@XP_MSG">hypermods.v(9)</a><!@TM:1458056401> | Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000001000
	tag=96'b011001100111001001011111011001000110000101100011010111110110001101101111011101010110111001110100
   Generated name = syn_hyper_source_8s_fr_dac_count

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v:9:7:9:23:@N:CG364:@XP_MSG">hypermods.v(9)</a><!@TM:1458056401> | Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000001000
	tag=56'b01100100011001000111001101011111011000110110111101110011
   Generated name = syn_hyper_source_8s_dds_cos

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v:9:7:9:23:@N:CG364:@XP_MSG">hypermods.v(9)</a><!@TM:1458056401> | Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000001000
	tag=56'b01100100011001000111001101011111011100110110100101101110
   Generated name = syn_hyper_source_8s_dds_sin

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v:9:7:9:23:@N:CG364:@XP_MSG">hypermods.v(9)</a><!@TM:1458056401> | Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000001111
	tag=80'b01100110011100000110011101100001010111110110001101101111011101010110111001110100
   Generated name = syn_hyper_source_15s_fpga_count

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v:9:7:9:23:@N:CG364:@XP_MSG">hypermods.v(9)</a><!@TM:1458056401> | Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000001111
	tag=96'b011001100111000001100111011000010101111101110011011010000110100101100110011101000101111100110010
   Generated name = syn_hyper_source_15s_fpga_shift_2

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v:9:7:9:23:@N:CG364:@XP_MSG">hypermods.v(9)</a><!@TM:1458056401> | Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000100000
	tag=80'b01110100011001010110110101110000010111110110001101101111011101010110111001110100
   Generated name = syn_hyper_source_32s_temp_count

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v:9:7:9:23:@N:CG364:@XP_MSG">hypermods.v(9)</a><!@TM:1458056401> | Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000000101
	tag=120'b011101000110010101101101011100000101111101100011011011110111010101101110011101000101111101100100011000010111010001100001
   Generated name = syn_hyper_source_5s_temp_count_data

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v:9:7:9:23:@N:CG364:@XP_MSG">hypermods.v(9)</a><!@TM:1458056401> | Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000010000
	tag=40'b0111010001100101011011010111000000110001
   Generated name = syn_hyper_source_16s_temp1

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v:9:7:9:23:@N:CG364:@XP_MSG">hypermods.v(9)</a><!@TM:1458056401> | Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000010000
	tag=40'b0111010001100101011011010111000000110010
   Generated name = syn_hyper_source_16s_temp2

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v:9:7:9:23:@N:CG364:@XP_MSG">hypermods.v(9)</a><!@TM:1458056401> | Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000010000
	tag=40'b0111010001100101011011010111000000110011
   Generated name = syn_hyper_source_16s_temp3

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v:9:7:9:23:@N:CG364:@XP_MSG">hypermods.v(9)</a><!@TM:1458056401> | Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000100000
	tag=72'b011101000110100101101101011001010101111101110011011001010110111001110011
   Generated name = syn_hyper_source_32s_time_sens

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:4:7:4:16:@N:CG364:@XP_MSG">led.v(4)</a><!@TM:1458056401> | Synthesizing module led_igloo

<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:189:16:189:25:@W:CS263:@XP_MSG">led.v(189)</a><!@TM:1458056401> | Port-width mismatch for port in_value. Formal has width 8, Actual 9</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:17:17:17:21:@W:CG133:@XP_MSG">led.v(17)</a><!@TM:1458056401> | No assignment to out1</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:18:13:18:17:@W:CG360:@XP_MSG">led.v(18)</a><!@TM:1458056401> | No assignment to wire out2</font>

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:30:13:30:18:@W:CG360:@XP_MSG">led.v(30)</a><!@TM:1458056401> | No assignment to wire BW_36</font>

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:35:13:35:23:@W:CG360:@XP_MSG">led.v(35)</a><!@TM:1458056401> | No assignment to wire dac1_sleep</font>

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:37:20:37:24:@W:CG360:@XP_MSG">led.v(37)</a><!@TM:1458056401> | No assignment to wire fl_a</font>

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:38:13:38:21:@W:CG360:@XP_MSG">led.v(38)</a><!@TM:1458056401> | No assignment to wire fl_byten</font>

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:39:13:39:19:@W:CG360:@XP_MSG">led.v(39)</a><!@TM:1458056401> | No assignment to wire fl_cen</font>

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:40:19:40:24:@W:CG360:@XP_MSG">led.v(40)</a><!@TM:1458056401> | No assignment to wire fl_dq</font>

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:41:13:41:19:@W:CG360:@XP_MSG">led.v(41)</a><!@TM:1458056401> | No assignment to wire fl_oen</font>

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:42:13:42:22:@W:CG360:@XP_MSG">led.v(42)</a><!@TM:1458056401> | No assignment to wire fl_resetn</font>

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:43:13:43:20:@W:CG360:@XP_MSG">led.v(43)</a><!@TM:1458056401> | No assignment to wire fl_ryby</font>

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:44:13:44:19:@W:CG360:@XP_MSG">led.v(44)</a><!@TM:1458056401> | No assignment to wire fl_wen</font>

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:45:13:45:19:@W:CG360:@XP_MSG">led.v(45)</a><!@TM:1458056401> | No assignment to wire fl_wpn</font>

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:46:13:46:20:@W:CG360:@XP_MSG">led.v(46)</a><!@TM:1458056401> | No assignment to wire sr_cs1n</font>

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:47:13:47:19:@W:CG360:@XP_MSG">led.v(47)</a><!@TM:1458056401> | No assignment to wire sr_cs2</font>

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:48:13:48:19:@W:CG360:@XP_MSG">led.v(48)</a><!@TM:1458056401> | No assignment to wire sr_lbn</font>

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:49:13:49:19:@W:CG360:@XP_MSG">led.v(49)</a><!@TM:1458056401> | No assignment to wire sr_oen</font>

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:50:13:50:19:@W:CG360:@XP_MSG">led.v(50)</a><!@TM:1458056401> | No assignment to wire sr_ubn</font>

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:51:13:51:19:@W:CG360:@XP_MSG">led.v(51)</a><!@TM:1458056401> | No assignment to wire sr_wen</font>

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:54:13:54:23:@W:CG360:@XP_MSG">led.v(54)</a><!@TM:1458056401> | No assignment to wire clk_out_n1</font>

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:62:13:62:23:@W:CG360:@XP_MSG">led.v(62)</a><!@TM:1458056401> | No assignment to wire clk_out_n2</font>

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:63:13:63:19:@W:CG360:@XP_MSG">led.v(63)</a><!@TM:1458056401> | No assignment to wire CSN_n1</font>

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:66:13:66:22:@W:CG360:@XP_MSG">led.v(66)</a><!@TM:1458056401> | No assignment to wire GPS1_IDLE</font>

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:68:13:68:21:@W:CG360:@XP_MSG">led.v(68)</a><!@TM:1458056401> | No assignment to wire GPS1_PGM</font>

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:71:13:71:22:@W:CG360:@XP_MSG">led.v(71)</a><!@TM:1458056401> | No assignment to wire GPS1_SCLK</font>

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:72:13:72:23:@W:CG360:@XP_MSG">led.v(72)</a><!@TM:1458056401> | No assignment to wire GPS1_SDATA</font>

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:73:13:73:22:@W:CG360:@XP_MSG">led.v(73)</a><!@TM:1458056401> | No assignment to wire GPS1_SHDN</font>

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:75:13:75:19:@W:CG360:@XP_MSG">led.v(75)</a><!@TM:1458056401> | No assignment to wire REF_CE</font>

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:76:13:76:20:@W:CG360:@XP_MSG">led.v(76)</a><!@TM:1458056401> | No assignment to wire REF_CLK</font>

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:77:13:77:21:@W:CG360:@XP_MSG">led.v(77)</a><!@TM:1458056401> | No assignment to wire REF_DATA</font>

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:78:13:78:19:@W:CG360:@XP_MSG">led.v(78)</a><!@TM:1458056401> | No assignment to wire REF_LD</font>

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:79:13:79:19:@W:CG360:@XP_MSG">led.v(79)</a><!@TM:1458056401> | No assignment to wire REF_LE</font>

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:80:13:80:22:@W:CG360:@XP_MSG">led.v(80)</a><!@TM:1458056401> | No assignment to wire REF_MXOUT</font>

<font color=#A52A2A>@W:<a href="@W:CG134:@XP_HELP">CG134</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:84:23:84:33:@W:CG134:@XP_MSG">led.v(84)</a><!@TM:1458056401> | No assignment to bit 0 of SENSE_DOUT</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:87:13:87:20:@W:CG360:@XP_MSG">led.v(87)</a><!@TM:1458056401> | No assignment to wire dsa_clk</font>

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:88:13:88:21:@W:CG360:@XP_MSG">led.v(88)</a><!@TM:1458056401> | No assignment to wire dsa_data</font>

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:89:13:89:19:@W:CG360:@XP_MSG">led.v(89)</a><!@TM:1458056401> | No assignment to wire dsa_le</font>

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:91:13:91:21:@W:CG360:@XP_MSG">led.v(91)</a><!@TM:1458056401> | No assignment to wire en_modul</font>

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:94:13:94:19:@W:CG360:@XP_MSG">led.v(94)</a><!@TM:1458056401> | No assignment to wire GPIO17</font>

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:108:13:108:18:@W:CG360:@XP_MSG">led.v(108)</a><!@TM:1458056401> | No assignment to wire GPIO2</font>

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:109:13:109:18:@W:CG360:@XP_MSG">led.v(109)</a><!@TM:1458056401> | No assignment to wire GPIO1</font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:309:0:309:6:@W:CL169:@XP_MSG">led.v(309)</a><!@TM:1458056401> | Pruning register en_clk_temp </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:203:0:203:6:@W:CL169:@XP_MSG">led.v(203)</a><!@TM:1458056401> | Pruning register fpga_data_receive_pos[14:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[0][0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[0][1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[0][2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[0][3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[0][4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[0][5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[0][6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[0][7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[1][0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[1][1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[1][2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[1][3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[1][4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[1][5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[1][6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[1][7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[2][0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[2][1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[2][2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[2][3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[2][4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[2][5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[2][6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[2][7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[3][0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[3][1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[3][2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[3][3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[3][4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[3][5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[3][6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[3][7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[4][0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[4][1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[4][2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[4][3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[4][4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[4][5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[4][6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[4][7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[5][0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[5][1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[5][2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[5][3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[5][4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[5][5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[5][6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[5][7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[6][0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[6][1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[6][2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[6][3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[6][4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[6][5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[6][6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[6][7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[7][0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[7][1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[7][2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[7][3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[7][4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[7][5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[7][6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[7][7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[8][0] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[8][1] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[8][2] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[8][3] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[8][4] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[8][5] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[8][6] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:321:3:321:9:@W:CL189:@XP_MSG">led.v(321)</a><!@TM:1458056401> | Register bit data_2adc[8][7] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:408:4:408:10:@W:CL189:@XP_MSG">led.v(408)</a><!@TM:1458056401> | Register bit GPIO12 is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:384:4:384:10:@W:CL189:@XP_MSG">led.v(384)</a><!@TM:1458056401> | Register bit fr_adc_count[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:384:4:384:10:@W:CL189:@XP_MSG">led.v(384)</a><!@TM:1458056401> | Register bit fr_adc_count[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:384:4:384:10:@W:CL189:@XP_MSG">led.v(384)</a><!@TM:1458056401> | Register bit freq[0] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:384:4:384:10:@W:CL189:@XP_MSG">led.v(384)</a><!@TM:1458056401> | Register bit freq[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:384:4:384:10:@W:CL189:@XP_MSG">led.v(384)</a><!@TM:1458056401> | Register bit freq[2] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:384:4:384:10:@W:CL189:@XP_MSG">led.v(384)</a><!@TM:1458056401> | Register bit freq[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:384:4:384:10:@W:CL189:@XP_MSG">led.v(384)</a><!@TM:1458056401> | Register bit freq[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:384:4:384:10:@W:CL189:@XP_MSG">led.v(384)</a><!@TM:1458056401> | Register bit freq[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:384:4:384:10:@W:CL189:@XP_MSG">led.v(384)</a><!@TM:1458056401> | Register bit freq[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:384:4:384:10:@W:CL189:@XP_MSG">led.v(384)</a><!@TM:1458056401> | Register bit freq[14] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:384:4:384:10:@W:CL189:@XP_MSG">led.v(384)</a><!@TM:1458056401> | Register bit freq[19] is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:384:4:384:10:@W:CL189:@XP_MSG">led.v(384)</a><!@TM:1458056401> | Register bit freq[23] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:384:4:384:10:@W:CL189:@XP_MSG">led.v(384)</a><!@TM:1458056401> | Register bit freq[24] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:384:4:384:10:@W:CL189:@XP_MSG">led.v(384)</a><!@TM:1458056401> | Register bit freq[25] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:384:4:384:10:@W:CL189:@XP_MSG">led.v(384)</a><!@TM:1458056401> | Register bit freq[26] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:384:4:384:10:@W:CL189:@XP_MSG">led.v(384)</a><!@TM:1458056401> | Register bit freq[27] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:384:4:384:10:@W:CL189:@XP_MSG">led.v(384)</a><!@TM:1458056401> | Register bit freq[28] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:384:4:384:10:@W:CL189:@XP_MSG">led.v(384)</a><!@TM:1458056401> | Register bit freq[29] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:384:4:384:10:@W:CL189:@XP_MSG">led.v(384)</a><!@TM:1458056401> | Register bit freq[30] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:384:4:384:10:@W:CL189:@XP_MSG">led.v(384)</a><!@TM:1458056401> | Register bit freq[31] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:384:4:384:10:@W:CL279:@XP_MSG">led.v(384)</a><!@TM:1458056401> | Pruning register bits 7 to 6 of fr_adc_count[7:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:384:4:384:10:@W:CL279:@XP_MSG">led.v(384)</a><!@TM:1458056401> | Pruning register bits 31 to 23 of freq[31:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:384:4:384:10:@W:CL260:@XP_MSG">led.v(384)</a><!@TM:1458056401> | Pruning register bit 19 of freq[31:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:384:4:384:10:@W:CL260:@XP_MSG">led.v(384)</a><!@TM:1458056401> | Pruning register bit 14 of freq[31:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:384:4:384:10:@W:CL279:@XP_MSG">led.v(384)</a><!@TM:1458056401> | Pruning register bits 6 to 0 of freq[31:0] </font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build\build.v:9:7:9:12:@N:CG364:@XP_MSG">build.v(9)</a><!@TM:1458056401> | Synthesizing module build

<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:334:2:334:8:@W:CL189:@XP_MSG">led.v(334)</a><!@TM:1458056401> | Register bit cnt[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:334:2:334:8:@W:CL189:@XP_MSG">led.v(334)</a><!@TM:1458056401> | Register bit cnt[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:334:2:334:8:@W:CL189:@XP_MSG">led.v(334)</a><!@TM:1458056401> | Register bit cnt[8] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:334:2:334:8:@W:CL189:@XP_MSG">led.v(334)</a><!@TM:1458056401> | Register bit cnt[9] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:156:4:156:10:@W:CL189:@XP_MSG">led.v(156)</a><!@TM:1458056401> | Register bit dac_count[8] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:156:4:156:10:@W:CL260:@XP_MSG">led.v(156)</a><!@TM:1458056401> | Pruning register bit 8 of dac_count[8:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:384:4:384:10:@W:CL260:@XP_MSG">led.v(384)</a><!@TM:1458056401> | Pruning register bit 4 of fr_adc_count[5:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:334:2:334:8:@W:CL279:@XP_MSG">led.v(334)</a><!@TM:1458056401> | Pruning register bits 9 to 6 of cnt[9:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:384:4:384:10:@W:CL279:@XP_MSG">led.v(384)</a><!@TM:1458056401> | Pruning register bits 12 to 10 of freq[13:7] </font>

@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:203:0:203:6:@N:CL177:@XP_MSG">led.v(203)</a><!@TM:1458056401> | Sharing sequential element BW_out.
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:408:4:408:10:@W:CL189:@XP_MSG">led.v(408)</a><!@TM:1458056401> | Register bit cnt_freq[23] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:408:4:408:10:@W:CL189:@XP_MSG">led.v(408)</a><!@TM:1458056401> | Register bit cnt_freq[24] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:408:4:408:10:@W:CL189:@XP_MSG">led.v(408)</a><!@TM:1458056401> | Register bit cnt_freq[25] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:408:4:408:10:@W:CL189:@XP_MSG">led.v(408)</a><!@TM:1458056401> | Register bit cnt_freq[26] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:408:4:408:10:@W:CL189:@XP_MSG">led.v(408)</a><!@TM:1458056401> | Register bit cnt_freq[27] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:408:4:408:10:@W:CL189:@XP_MSG">led.v(408)</a><!@TM:1458056401> | Register bit cnt_freq[28] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:408:4:408:10:@W:CL189:@XP_MSG">led.v(408)</a><!@TM:1458056401> | Register bit cnt_freq[29] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:408:4:408:10:@W:CL189:@XP_MSG">led.v(408)</a><!@TM:1458056401> | Register bit cnt_freq[30] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:408:4:408:10:@W:CL189:@XP_MSG">led.v(408)</a><!@TM:1458056401> | Register bit cnt_freq[31] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:408:4:408:10:@W:CL279:@XP_MSG">led.v(408)</a><!@TM:1458056401> | Pruning register bits 31 to 23 of cnt_freq[31:0] </font>

@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:203:0:203:6:@N:CL177:@XP_MSG">led.v(203)</a><!@TM:1458056401> | Sharing sequential element fpga_shift.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:233:0:233:6:@N:CL201:@XP_MSG">led.v(233)</a><!@TM:1458056401> | Trying to extract state machine for register temp_state
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:334:2:334:8:@N:CL201:@XP_MSG">led.v(334)</a><!@TM:1458056401> | Trying to extract state machine for register state
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:17:17:17:21:@A:CL153:@XP_MSG">led.v(17)</a><!@TM:1458056401> | *Unassigned bits of out1 are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:228:12:228:21:@W:CL156:@XP_MSG">led.v(228)</a><!@TM:1458056401> | *Input SENSE_DOUT_5[1:0] to expression [instance] has undriven bits that are tied to 0 -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:18:13:18:17:@W:CL157:@XP_MSG">led.v(18)</a><!@TM:1458056401> | *Output out2 has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:30:13:30:18:@W:CL157:@XP_MSG">led.v(30)</a><!@TM:1458056401> | *Output BW_36 has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:35:13:35:23:@W:CL157:@XP_MSG">led.v(35)</a><!@TM:1458056401> | *Output dac1_sleep has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:37:20:37:24:@W:CL157:@XP_MSG">led.v(37)</a><!@TM:1458056401> | *Output fl_a has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:38:13:38:21:@W:CL157:@XP_MSG">led.v(38)</a><!@TM:1458056401> | *Output fl_byten has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:39:13:39:19:@W:CL157:@XP_MSG">led.v(39)</a><!@TM:1458056401> | *Output fl_cen has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:40:19:40:24:@W:CL157:@XP_MSG">led.v(40)</a><!@TM:1458056401> | *Output fl_dq has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:41:13:41:19:@W:CL157:@XP_MSG">led.v(41)</a><!@TM:1458056401> | *Output fl_oen has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:42:13:42:22:@W:CL157:@XP_MSG">led.v(42)</a><!@TM:1458056401> | *Output fl_resetn has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:43:13:43:20:@W:CL157:@XP_MSG">led.v(43)</a><!@TM:1458056401> | *Output fl_ryby has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:44:13:44:19:@W:CL157:@XP_MSG">led.v(44)</a><!@TM:1458056401> | *Output fl_wen has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:45:13:45:19:@W:CL157:@XP_MSG">led.v(45)</a><!@TM:1458056401> | *Output fl_wpn has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:46:13:46:20:@W:CL157:@XP_MSG">led.v(46)</a><!@TM:1458056401> | *Output sr_cs1n has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:47:13:47:19:@W:CL157:@XP_MSG">led.v(47)</a><!@TM:1458056401> | *Output sr_cs2 has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:48:13:48:19:@W:CL157:@XP_MSG">led.v(48)</a><!@TM:1458056401> | *Output sr_lbn has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:49:13:49:19:@W:CL157:@XP_MSG">led.v(49)</a><!@TM:1458056401> | *Output sr_oen has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:50:13:50:19:@W:CL157:@XP_MSG">led.v(50)</a><!@TM:1458056401> | *Output sr_ubn has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:51:13:51:19:@W:CL157:@XP_MSG">led.v(51)</a><!@TM:1458056401> | *Output sr_wen has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:54:13:54:23:@W:CL157:@XP_MSG">led.v(54)</a><!@TM:1458056401> | *Output clk_out_n1 has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:62:13:62:23:@W:CL157:@XP_MSG">led.v(62)</a><!@TM:1458056401> | *Output clk_out_n2 has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:63:13:63:19:@W:CL157:@XP_MSG">led.v(63)</a><!@TM:1458056401> | *Output CSN_n1 has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:66:13:66:22:@W:CL157:@XP_MSG">led.v(66)</a><!@TM:1458056401> | *Output GPS1_IDLE has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:68:13:68:21:@W:CL157:@XP_MSG">led.v(68)</a><!@TM:1458056401> | *Output GPS1_PGM has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:71:13:71:22:@W:CL157:@XP_MSG">led.v(71)</a><!@TM:1458056401> | *Output GPS1_SCLK has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:72:13:72:23:@W:CL157:@XP_MSG">led.v(72)</a><!@TM:1458056401> | *Output GPS1_SDATA has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:73:13:73:22:@W:CL157:@XP_MSG">led.v(73)</a><!@TM:1458056401> | *Output GPS1_SHDN has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:75:13:75:19:@W:CL157:@XP_MSG">led.v(75)</a><!@TM:1458056401> | *Output REF_CE has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:76:13:76:20:@W:CL157:@XP_MSG">led.v(76)</a><!@TM:1458056401> | *Output REF_CLK has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:77:13:77:21:@W:CL157:@XP_MSG">led.v(77)</a><!@TM:1458056401> | *Output REF_DATA has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:78:13:78:19:@W:CL157:@XP_MSG">led.v(78)</a><!@TM:1458056401> | *Output REF_LD has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:79:13:79:19:@W:CL157:@XP_MSG">led.v(79)</a><!@TM:1458056401> | *Output REF_LE has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:80:13:80:22:@W:CL157:@XP_MSG">led.v(80)</a><!@TM:1458056401> | *Output REF_MXOUT has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:84:23:84:33:@W:CL157:@XP_MSG">led.v(84)</a><!@TM:1458056401> | *Output SENSE_DOUT has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:87:13:87:20:@W:CL157:@XP_MSG">led.v(87)</a><!@TM:1458056401> | *Output dsa_clk has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:88:13:88:21:@W:CL157:@XP_MSG">led.v(88)</a><!@TM:1458056401> | *Output dsa_data has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:89:13:89:19:@W:CL157:@XP_MSG">led.v(89)</a><!@TM:1458056401> | *Output dsa_le has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:91:13:91:21:@W:CL157:@XP_MSG">led.v(91)</a><!@TM:1458056401> | *Output en_modul has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:94:13:94:19:@W:CL157:@XP_MSG">led.v(94)</a><!@TM:1458056401> | *Output GPIO17 has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:108:13:108:18:@W:CL157:@XP_MSG">led.v(108)</a><!@TM:1458056401> | *Output GPIO2 has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:109:13:109:18:@W:CL157:@XP_MSG">led.v(109)</a><!@TM:1458056401> | *Output GPIO1 has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:5:12:5:21:@W:CL159:@XP_MSG">led.v(5)</a><!@TM:1458056401> | Input init_done is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:6:12:6:26:@W:CL159:@XP_MSG">led.v(6)</a><!@TM:1458056401> | Input fab_clk_100MHz is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v:9:12:9:27:@W:CL159:@XP_MSG">led.v(9)</a><!@TM:1458056401> | Input fab_clk_1_17MHz is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build_sb\FABOSC_0\build_sb_FABOSC_0_OSC.v:17:7:17:21:@W:CL157:@XP_MSG">build_sb_FABOSC_0_OSC.v(17)</a><!@TM:1458056401> | *Output RCOSC_1MHZ_CCC has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build_sb\FABOSC_0\build_sb_FABOSC_0_OSC.v:18:7:18:21:@W:CL157:@XP_MSG">build_sb_FABOSC_0_OSC.v(18)</a><!@TM:1458056401> | *Output RCOSC_1MHZ_O2F has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build_sb\FABOSC_0\build_sb_FABOSC_0_OSC.v:19:7:19:17:@W:CL157:@XP_MSG">build_sb_FABOSC_0_OSC.v(19)</a><!@TM:1458056401> | *Output XTLOSC_CCC has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build_sb\FABOSC_0\build_sb_FABOSC_0_OSC.v:20:7:20:17:@W:CL157:@XP_MSG">build_sb_FABOSC_0_OSC.v(20)</a><!@TM:1458056401> | *Output XTLOSC_O2F has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build_sb\FABOSC_0\build_sb_FABOSC_0_OSC.v:14:7:14:10:@W:CL159:@XP_MSG">build_sb_FABOSC_0_OSC.v(14)</a><!@TM:1458056401> | Input XTL is unused</font>
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:963:4:963:10:@N:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1458056401> | Sharing sequential element sdif0_spll_lock_q2.
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:963:4:963:10:@N:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1458056401> | Sharing sequential element sdif1_spll_lock_q2.
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:963:4:963:10:@N:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1458056401> | Sharing sequential element sdif2_spll_lock_q2.
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:963:4:963:10:@N:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1458056401> | Sharing sequential element fpll_lock_q2.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:1365:4:1365:10:@N:CL201:@XP_MSG">coreresetp.v(1365)</a><!@TM:1458056401> | Trying to extract state machine for register sdif3_state
Extracted state machine for register sdif3_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:1300:4:1300:10:@N:CL201:@XP_MSG">coreresetp.v(1300)</a><!@TM:1458056401> | Trying to extract state machine for register sdif2_state
Extracted state machine for register sdif2_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:1235:4:1235:10:@N:CL201:@XP_MSG">coreresetp.v(1235)</a><!@TM:1458056401> | Trying to extract state machine for register sdif1_state
Extracted state machine for register sdif1_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:1170:4:1170:10:@N:CL201:@XP_MSG">coreresetp.v(1170)</a><!@TM:1458056401> | Trying to extract state machine for register sdif0_state
Extracted state machine for register sdif0_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:CL201:@XP_MSG">coreresetp.v(1089)</a><!@TM:1458056401> | Trying to extract state machine for register sm0_state
Extracted state machine for register sm0_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:29:20:29:29:@W:CL159:@XP_MSG">coreresetp.v(29)</a><!@TM:1458056401> | Input CLK_LTSSM is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:56:20:56:29:@W:CL159:@XP_MSG">coreresetp.v(56)</a><!@TM:1458056401> | Input FPLL_LOCK is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:59:20:59:35:@W:CL159:@XP_MSG">coreresetp.v(59)</a><!@TM:1458056401> | Input SDIF0_SPLL_LOCK is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:68:20:68:35:@W:CL159:@XP_MSG">coreresetp.v(68)</a><!@TM:1458056401> | Input SDIF1_SPLL_LOCK is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:72:20:72:35:@W:CL159:@XP_MSG">coreresetp.v(72)</a><!@TM:1458056401> | Input SDIF2_SPLL_LOCK is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:76:20:76:35:@W:CL159:@XP_MSG">coreresetp.v(76)</a><!@TM:1458056401> | Input SDIF3_SPLL_LOCK is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:90:20:90:30:@W:CL159:@XP_MSG">coreresetp.v(90)</a><!@TM:1458056401> | Input SDIF0_PSEL is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:91:20:91:32:@W:CL159:@XP_MSG">coreresetp.v(91)</a><!@TM:1458056401> | Input SDIF0_PWRITE is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:92:20:92:32:@W:CL159:@XP_MSG">coreresetp.v(92)</a><!@TM:1458056401> | Input SDIF0_PRDATA is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:93:20:93:30:@W:CL159:@XP_MSG">coreresetp.v(93)</a><!@TM:1458056401> | Input SDIF1_PSEL is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:94:20:94:32:@W:CL159:@XP_MSG">coreresetp.v(94)</a><!@TM:1458056401> | Input SDIF1_PWRITE is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:95:20:95:32:@W:CL159:@XP_MSG">coreresetp.v(95)</a><!@TM:1458056401> | Input SDIF1_PRDATA is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:96:20:96:30:@W:CL159:@XP_MSG">coreresetp.v(96)</a><!@TM:1458056401> | Input SDIF2_PSEL is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:97:20:97:32:@W:CL159:@XP_MSG">coreresetp.v(97)</a><!@TM:1458056401> | Input SDIF2_PWRITE is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:98:20:98:32:@W:CL159:@XP_MSG">coreresetp.v(98)</a><!@TM:1458056401> | Input SDIF2_PRDATA is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:99:20:99:30:@W:CL159:@XP_MSG">coreresetp.v(99)</a><!@TM:1458056401> | Input SDIF3_PSEL is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:100:20:100:32:@W:CL159:@XP_MSG">coreresetp.v(100)</a><!@TM:1458056401> | Input SDIF3_PWRITE is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:101:20:101:32:@W:CL159:@XP_MSG">coreresetp.v(101)</a><!@TM:1458056401> | Input SDIF3_PRDATA is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:107:20:107:38:@W:CL159:@XP_MSG">coreresetp.v(107)</a><!@TM:1458056401> | Input SOFT_EXT_RESET_OUT is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:108:20:108:34:@W:CL159:@XP_MSG">coreresetp.v(108)</a><!@TM:1458056401> | Input SOFT_RESET_F2M is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:109:20:109:33:@W:CL159:@XP_MSG">coreresetp.v(109)</a><!@TM:1458056401> | Input SOFT_M3_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:110:20:110:50:@W:CL159:@XP_MSG">coreresetp.v(110)</a><!@TM:1458056401> | Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:111:20:111:40:@W:CL159:@XP_MSG">coreresetp.v(111)</a><!@TM:1458056401> | Input SOFT_FDDR_CORE_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:112:20:112:40:@W:CL159:@XP_MSG">coreresetp.v(112)</a><!@TM:1458056401> | Input SOFT_SDIF0_PHY_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:113:20:113:41:@W:CL159:@XP_MSG">coreresetp.v(113)</a><!@TM:1458056401> | Input SOFT_SDIF0_CORE_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:114:20:114:40:@W:CL159:@XP_MSG">coreresetp.v(114)</a><!@TM:1458056401> | Input SOFT_SDIF1_PHY_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:115:20:115:41:@W:CL159:@XP_MSG">coreresetp.v(115)</a><!@TM:1458056401> | Input SOFT_SDIF1_CORE_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:116:20:116:40:@W:CL159:@XP_MSG">coreresetp.v(116)</a><!@TM:1458056401> | Input SOFT_SDIF2_PHY_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:117:20:117:41:@W:CL159:@XP_MSG">coreresetp.v(117)</a><!@TM:1458056401> | Input SOFT_SDIF2_CORE_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:118:20:118:40:@W:CL159:@XP_MSG">coreresetp.v(118)</a><!@TM:1458056401> | Input SOFT_SDIF3_PHY_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:119:20:119:41:@W:CL159:@XP_MSG">coreresetp.v(119)</a><!@TM:1458056401> | Input SOFT_SDIF3_CORE_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:123:20:123:43:@W:CL159:@XP_MSG">coreresetp.v(123)</a><!@TM:1458056401> | Input SOFT_SDIF0_0_CORE_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v:124:20:124:43:@W:CL159:@XP_MSG">coreresetp.v(124)</a><!@TM:1458056401> | Input SOFT_SDIF0_1_CORE_RESET is unused</font>

At c_ver Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 79MB peak: 90MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Tue Mar 15 19:40:00 2016

###########################################################]
<a name=compilerReport4>Synopsys Netlist Linker, version comp201503p1, Build 094R, built May 14 2015</a>
@N: : <!@TM:1458056401> | Running in 64-bit mode 
File C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 15 19:40:01 2016

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime
# Tue Mar 15 19:40:01 2016

###########################################################]
<a name=compilerReport5>Synopsys Netlist Linker, version comp201503p1, Build 094R, built May 14 2015</a>
@N: : <!@TM:1458056403> | Running in 64-bit mode 
File C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\synwork\build_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 15 19:40:03 2016

###########################################################]
Pre-mapping Report

<a name=mapperReport6>Synopsys Generic Technology Pre-mapping, Version map201503actrcp1, Build 002R, Built Jul  1 2015 06:58:23</a>
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-3

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.sdc
Linked File: <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build_scck.rpt:@XP_FILE">build_scck.rpt</a>
Printing clock  summary report in "C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1458056414> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1458056414> | Clock conversion disabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 108MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 108MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 108MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@W:BN132:@XP_MSG">coreresetp.v(1089)</a><!@TM:1458056414> | Removing sequential instance build_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int,  because it is equivalent to instance build_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int</font>
@N:<a href="@N:MF625:@XP_HELP">MF625</a> : <!@TM:1458056414> | Insert Identify debug core 
*** Launch instrumentor shell: "C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\bin\identify_instrumentor_shell_new.exe" -srs_gen_hw "C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v" -prj "C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\build_syn.prj" -idb "C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\identify.db" -curimpl synthesis_1 -write_sdc -tsl PihQDhog -idc "C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\identify.idc"
@N:<a href="@N:MF625:@XP_HELP">MF625</a> : <!@TM:1458056414> | Insert Identify debug core 
*** Launch instrumentor shell: "C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\bin\identify_instrumentor_shell_new.exe" -srs_gen_hw "C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.v" -prj "C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\build_syn.prj" -idb "C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\identify.db" -curimpl synthesis_1 -write_sdc -tsl PihQDhog -idc "C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\identify.idc"
Reading constraint file: C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.sdc

Making connections to hyper_source modules
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:8073:19:8073:50:@N:BN397:@XP_MSG">syn_dics.v(8073)</a><!@TM:1458056414> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_time_sens_IICE_423, tag led_igloo_0.time_sens
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:8065:19:8065:48:@N:BN397:@XP_MSG">syn_dics.v(8065)</a><!@TM:1458056414> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_temp_so_IICE_422, tag led_igloo_0.temp_so
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:8057:19:8057:49:@N:BN397:@XP_MSG">syn_dics.v(8057)</a><!@TM:1458056414> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_temp_sck_IICE_421, tag led_igloo_0.temp_sck
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:8049:19:8049:56:@N:BN397:@XP_MSG">syn_dics.v(8049)</a><!@TM:1458056414> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_temp_count_data_IICE_416, tag led_igloo_0.temp_count_data
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:8041:19:8041:51:@N:BN397:@XP_MSG">syn_dics.v(8041)</a><!@TM:1458056414> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_temp_count_IICE_384, tag led_igloo_0.temp_count
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:8033:19:8033:50:@N:BN397:@XP_MSG">syn_dics.v(8033)</a><!@TM:1458056414> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_temp3_csn_IICE_383, tag led_igloo_0.temp3_csn
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:8025:19:8025:46:@N:BN397:@XP_MSG">syn_dics.v(8025)</a><!@TM:1458056414> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_temp3_IICE_367, tag led_igloo_0.temp3
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:8017:19:8017:50:@N:BN397:@XP_MSG">syn_dics.v(8017)</a><!@TM:1458056414> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_temp2_csn_IICE_366, tag led_igloo_0.temp2_csn
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:8009:19:8009:46:@N:BN397:@XP_MSG">syn_dics.v(8009)</a><!@TM:1458056414> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_temp2_IICE_350, tag led_igloo_0.temp2
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:8001:19:8001:50:@N:BN397:@XP_MSG">syn_dics.v(8001)</a><!@TM:1458056414> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_temp1_csn_IICE_349, tag led_igloo_0.temp1_csn
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:7993:19:7993:46:@N:BN397:@XP_MSG">syn_dics.v(7993)</a><!@TM:1458056414> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_temp1_IICE_333, tag led_igloo_0.temp1
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:7985:19:7985:50:@N:BN397:@XP_MSG">syn_dics.v(7985)</a><!@TM:1458056414> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_sdv_count_IICE_331, tag led_igloo_0.sdv_count
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:7977:19:7977:47:@N:BN397:@XP_MSG">syn_dics.v(7977)</a><!@TM:1458056414> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_oclk_1_IICE_330, tag led_igloo_0.oclk_1
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:7969:19:7969:45:@N:BN397:@XP_MSG">syn_dics.v(7969)</a><!@TM:1458056414> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_freq_IICE_298, tag led_igloo_0.freq
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:7961:19:7961:53:@N:BN397:@XP_MSG">syn_dics.v(7961)</a><!@TM:1458056414> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_fr_dac_count_IICE_290, tag led_igloo_0.fr_dac_count
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:7953:19:7953:53:@N:BN397:@XP_MSG">syn_dics.v(7953)</a><!@TM:1458056414> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_fr_adc_count_IICE_282, tag led_igloo_0.fr_adc_count
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:7945:19:7945:53:@N:BN397:@XP_MSG">syn_dics.v(7945)</a><!@TM:1458056414> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_fpga_shift_2_IICE_267, tag led_igloo_0.fpga_shift_2
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:7937:19:7937:51:@N:BN397:@XP_MSG">syn_dics.v(7937)</a><!@TM:1458056414> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_fpga_count_IICE_252, tag led_igloo_0.fpga_count
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:7929:19:7929:53:@N:BN397:@XP_MSG">syn_dics.v(7929)</a><!@TM:1458056414> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_fab_clk_8MHz_IICE_251, tag led_igloo_0.fab_clk_8MHz
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:7921:19:7921:48:@N:BN397:@XP_MSG">syn_dics.v(7921)</a><!@TM:1458056414> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_dds_sin_IICE_243, tag led_igloo_0.dds_sin
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:7913:19:7913:48:@N:BN397:@XP_MSG">syn_dics.v(7913)</a><!@TM:1458056414> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_dds_cos_IICE_235, tag led_igloo_0.dds_cos
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:7905:19:7905:54:@N:BN397:@XP_MSG">syn_dics.v(7905)</a><!@TM:1458056414> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_data_from_adc_IICE_127, tag led_igloo_0.data_from_adc
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:7897:19:7897:49:@N:BN397:@XP_MSG">syn_dics.v(7897)</a><!@TM:1458056414> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_data_2adc_IICE_55, tag led_igloo_0.data_2adc
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:7889:19:7889:49:@N:BN397:@XP_MSG">syn_dics.v(7889)</a><!@TM:1458056414> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_dac_count_IICE_46, tag led_igloo_0.dac_count
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:7881:19:7881:47:@N:BN397:@XP_MSG">syn_dics.v(7881)</a><!@TM:1458056414> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_dac1_db_IICE_37, tag led_igloo_0.dac1_db
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:7873:19:7873:48:@N:BN397:@XP_MSG">syn_dics.v(7873)</a><!@TM:1458056414> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_clk_dac2_IICE_36, tag led_igloo_0.clk_dac2
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:7865:19:7865:48:@N:BN397:@XP_MSG">syn_dics.v(7865)</a><!@TM:1458056414> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_clk_dac1_IICE_35, tag led_igloo_0.clk_dac1
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:7857:19:7857:50:@N:BN397:@XP_MSG">syn_dics.v(7857)</a><!@TM:1458056414> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_SENSE_DOUT_IICE_33, tag led_igloo_0.SENSE_DOUT
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:7849:19:7849:49:@N:BN397:@XP_MSG">syn_dics.v(7849)</a><!@TM:1458056414> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_SENSE_DIN_IICE_31, tag led_igloo_0.SENSE_DIN
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:7841:19:7841:50:@N:BN397:@XP_MSG">syn_dics.v(7841)</a><!@TM:1458056414> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_SENSE_CS_1_IICE_30, tag led_igloo_0.SENSE_CS_1
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:7833:19:7833:46:@N:BN397:@XP_MSG">syn_dics.v(7833)</a><!@TM:1458056414> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_BW_out_IICE_15, tag led_igloo_0.BW_out
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:7825:19:7825:41:@N:BN397:@XP_MSG">syn_dics.v(7825)</a><!@TM:1458056414> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_BW_IICE_0, tag led_igloo_0.BW
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:7817:19:7817:45:@N:BN397:@XP_MSG">syn_dics.v(7817)</a><!@TM:1458056414> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_fab_clk_16MHz, tag led_igloo_0.fab_clk_16MHz
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1458056414> | Removing sequential instance DDR_READY_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP_Z1(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1458056414> | Removing sequential instance SDIF_READY_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP_Z1(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1458056414> | Removing sequential instance SDIF_RELEASED_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP_Z1(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1458056414> | Removing sequential instance FDDR_CORE_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP_Z1(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:1170:4:1170:10:@N:BN362:@XP_MSG">coreresetp.v(1170)</a><!@TM:1458056414> | Removing sequential instance SDIF0_PHY_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP_Z1(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:1170:4:1170:10:@N:BN362:@XP_MSG">coreresetp.v(1170)</a><!@TM:1458056414> | Removing sequential instance SDIF0_CORE_RESET_N_0 of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP_Z1(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:1235:4:1235:10:@N:BN362:@XP_MSG">coreresetp.v(1235)</a><!@TM:1458056414> | Removing sequential instance SDIF1_PHY_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP_Z1(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:1235:4:1235:10:@N:BN362:@XP_MSG">coreresetp.v(1235)</a><!@TM:1458056414> | Removing sequential instance SDIF1_CORE_RESET_N_0 of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP_Z1(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:1300:4:1300:10:@N:BN362:@XP_MSG">coreresetp.v(1300)</a><!@TM:1458056414> | Removing sequential instance SDIF2_PHY_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP_Z1(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:1300:4:1300:10:@N:BN362:@XP_MSG">coreresetp.v(1300)</a><!@TM:1458056414> | Removing sequential instance SDIF2_CORE_RESET_N_0 of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP_Z1(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:1365:4:1365:10:@N:BN362:@XP_MSG">coreresetp.v(1365)</a><!@TM:1458056414> | Removing sequential instance SDIF3_PHY_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP_Z1(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:1365:4:1365:10:@N:BN362:@XP_MSG">coreresetp.v(1365)</a><!@TM:1458056414> | Removing sequential instance SDIF3_CORE_RESET_N_0 of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP_Z1(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:3934:2:3934:8:@N:BN362:@XP_MSG">syn_dics.v(3934)</a><!@TM:1458056414> | Removing sequential instance b13_xYTFKCkrt_FH9 of view:PrimLib.dff(prim) in hierarchy view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:1170:4:1170:10:@N:BN362:@XP_MSG">coreresetp.v(1170)</a><!@TM:1458056414> | Removing sequential instance sdif0_state[3:0] of view:PrimLib.statemachine(prim) in hierarchy view:work.CoreResetP_Z1(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:1235:4:1235:10:@N:BN362:@XP_MSG">coreresetp.v(1235)</a><!@TM:1458056414> | Removing sequential instance sdif1_state[3:0] of view:PrimLib.statemachine(prim) in hierarchy view:work.CoreResetP_Z1(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:1300:4:1300:10:@N:BN362:@XP_MSG">coreresetp.v(1300)</a><!@TM:1458056414> | Removing sequential instance sdif2_state[3:0] of view:PrimLib.statemachine(prim) in hierarchy view:work.CoreResetP_Z1(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:1365:4:1365:10:@N:BN362:@XP_MSG">coreresetp.v(1365)</a><!@TM:1458056414> | Removing sequential instance sdif3_state[3:0] of view:PrimLib.statemachine(prim) in hierarchy view:work.CoreResetP_Z1(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:797:4:797:10:@N:BN362:@XP_MSG">coreresetp.v(797)</a><!@TM:1458056414> | Removing sequential instance sdif0_areset_n_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP_Z1(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:811:4:811:10:@N:BN362:@XP_MSG">coreresetp.v(811)</a><!@TM:1458056414> | Removing sequential instance sdif1_areset_n_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP_Z1(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:825:4:825:10:@N:BN362:@XP_MSG">coreresetp.v(825)</a><!@TM:1458056414> | Removing sequential instance sdif2_areset_n_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP_Z1(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:839:4:839:10:@N:BN362:@XP_MSG">coreresetp.v(839)</a><!@TM:1458056414> | Removing sequential instance sdif3_areset_n_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP_Z1(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:797:4:797:10:@N:BN362:@XP_MSG">coreresetp.v(797)</a><!@TM:1458056414> | Removing sequential instance sdif0_areset_n_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP_Z1(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:811:4:811:10:@N:BN362:@XP_MSG">coreresetp.v(811)</a><!@TM:1458056414> | Removing sequential instance sdif1_areset_n_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP_Z1(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:825:4:825:10:@N:BN362:@XP_MSG">coreresetp.v(825)</a><!@TM:1458056414> | Removing sequential instance sdif2_areset_n_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP_Z1(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:839:4:839:10:@N:BN362:@XP_MSG">coreresetp.v(839)</a><!@TM:1458056414> | Removing sequential instance sdif3_areset_n_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP_Z1(verilog) because there are no references to its outputs 
@N:<a href="@N:MT480:@XP_HELP">MT480</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.sdc:2:0:2:1:@N:MT480:@XP_MSG">syn_dics.sdc(2)</a><!@TM:1458056414> | Assigning clock "ident_coreinst.comm_block_INST.tck" to command: define_clock {n:ident_coreinst.comm_block_INST.tck} -period {1000.0} -clockgroup {identify_jtag_group1} 
@N:<a href="@N:MT480:@XP_HELP">MT480</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.sdc:3:0:3:1:@N:MT480:@XP_MSG">syn_dics.sdc(3)</a><!@TM:1458056414> | Assigning clock "ident_coreinst.comm_block_INST.dr2_tck" to command: define_clock {n:ident_coreinst.comm_block_INST.dr2_tck} -period {1000.0} -clockgroup {identify_jtag_group1} 
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:260:4:260:6:@W:MT462:@XP_MSG">syn_dics.v(260)</a><!@TM:1458056414> | Net ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX_3 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:243:4:243:6:@W:MT462:@XP_MSG">syn_dics.v(243)</a><!@TM:1458056414> | Net ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF_3 appears to be an unidentified clock source. Assuming default frequency. </font>
syn_allowed_resources : blockrams=69  set on top level netlist build

Finished netlist restructuring (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:02s; Memory used current: 163MB peak: 166MB)



<a name=mapperReport7>@S |Clock Summary</a>
*****************

Start                                                       Requested     Requested     Clock        Clock               
Clock                                                       Frequency     Period        Type         Group               
-------------------------------------------------------------------------------------------------------------------------
System                                                      100.0 MHz     10.000        system       system_clkgroup     
build_sb_CCC_0_FCCC|GL0_net_inferred_clock                  100.0 MHz     10.000        inferred     Inferred_clkgroup_2 
build_sb_CCC_0_FCCC|GL1_net_inferred_clock                  100.0 MHz     10.000        inferred     Inferred_clkgroup_1 
build_sb_CCC_0_FCCC|GL2_net_inferred_clock                  100.0 MHz     10.000        inferred     Inferred_clkgroup_0 
build_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_3 
ident_coreinst.comm_block_INST.dr2_tck                      1.0 MHz       1000.000      declared     identify_jtag_group1
ident_coreinst.comm_block_INST.tck                          1.0 MHz       1000.000      declared     identify_jtag_group1
=========================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT532:@XP_HELP">MT532</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:7351:6:7351:12:@W:MT532:@XP_MSG">syn_dics.v(7351)</a><!@TM:1458056414> | Found signal identified as System clock which controls 25 sequential elements including ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.b11_nUTGT_khWqH.genblk4\.b9_ibScJX_E2.  Using this clock, which has no specified timing constraint, can adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\dds.v:11:2:11:8:@W:MT530:@XP_MSG">dds.v(11)</a><!@TM:1458056414> | Found inferred clock build_sb_CCC_0_FCCC|GL2_net_inferred_clock which controls 2030 sequential elements including led_igloo_0.dds_w.sin_o[7:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:233:0:233:6:@W:MT530:@XP_MSG">led.v(233)</a><!@TM:1458056414> | Found inferred clock build_sb_CCC_0_FCCC|GL1_net_inferred_clock which controls 1163 sequential elements including led_igloo_0.temp3_csn. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\work\build_sb_hpms\build_sb_hpms.v:208:0:208:14:@W:MT530:@XP_MSG">build_sb_hpms.v(208)</a><!@TM:1458056414> | Found inferred clock build_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 54 sequential elements including build_sb_0.build_sb_HPMS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:912:4:912:10:@W:MT530:@XP_MSG">coreresetp.v(912)</a><!@TM:1458056414> | Found inferred clock build_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock which controls 15 sequential elements including build_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1. This clock has no specified timing constraint which may adversely impact design performance. </font>

Finished Pre Mapping Phase.
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver out2_t on net out2 has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver BW_36_t on net BW_36 has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver dac1_sleep_t on net dac1_sleep has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver fl_a_t[0] on net fl_a[0] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver fl_a_t[1] on net fl_a[1] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver fl_a_t[2] on net fl_a[2] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver fl_a_t[3] on net fl_a[3] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver fl_a_t[4] on net fl_a[4] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver fl_a_t[5] on net fl_a[5] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver fl_a_t[6] on net fl_a[6] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver fl_a_t[7] on net fl_a[7] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver fl_a_t[8] on net fl_a[8] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver fl_a_t[9] on net fl_a[9] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver fl_a_t[10] on net fl_a[10] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver fl_a_t[11] on net fl_a[11] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver fl_a_t[12] on net fl_a[12] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver fl_a_t[13] on net fl_a[13] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver fl_a_t[14] on net fl_a[14] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver fl_a_t[15] on net fl_a[15] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver fl_a_t[16] on net fl_a[16] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver fl_a_t[17] on net fl_a[17] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver fl_a_t[18] on net fl_a[18] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver fl_a_t[19] on net fl_a[19] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver fl_a_t[20] on net fl_a[20] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver fl_a_t[21] on net fl_a[21] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver fl_a_t[22] on net fl_a[22] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver fl_a_t[23] on net fl_a[23] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver fl_a_t[24] on net fl_a[24] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver fl_a_t[25] on net fl_a[25] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver fl_byten_t on net fl_byten has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver fl_cen_t on net fl_cen has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver fl_dq_t[0] on net fl_dq[0] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver fl_dq_t[1] on net fl_dq[1] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver fl_dq_t[2] on net fl_dq[2] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver fl_dq_t[3] on net fl_dq[3] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver fl_dq_t[4] on net fl_dq[4] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver fl_dq_t[5] on net fl_dq[5] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver fl_dq_t[6] on net fl_dq[6] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver fl_dq_t[7] on net fl_dq[7] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver fl_oen_t on net fl_oen has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver fl_resetn_t on net fl_resetn has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver fl_ryby_t on net fl_ryby has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver fl_wen_t on net fl_wen has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver fl_wpn_t on net fl_wpn has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver sr_cs1n_t on net sr_cs1n has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver sr_cs2_t on net sr_cs2 has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver sr_lbn_t on net sr_lbn has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver sr_oen_t on net sr_oen has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver sr_ubn_t on net sr_ubn has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver sr_wen_t on net sr_wen has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver clk_out_n1_t on net clk_out_n1 has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver clk_out_n2_t on net clk_out_n2 has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver CSN_n1_t on net CSN_n1 has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver GPS1_IDLE_t on net GPS1_IDLE has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver GPS1_PGM_t on net GPS1_PGM has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver GPS1_SCLK_t on net GPS1_SCLK has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver GPS1_SDATA_t on net GPS1_SDATA has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver GPS1_SHDN_t on net GPS1_SHDN has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver REF_CE_t on net REF_CE has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver REF_CLK_t on net REF_CLK has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver REF_DATA_t on net REF_DATA has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver REF_LD_t on net REF_LD has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver REF_LE_t on net REF_LE has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver REF_MXOUT_t on net REF_MXOUT has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver SENSE_DOUT_t[0] on net SENSE_DOUT[0] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver dsa_clk_t on net dsa_clk has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver dsa_data_t on net dsa_data has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver dsa_le_t on net dsa_le has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver en_modul_t on net en_modul has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver GPIO17_t on net GPIO17 has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver GPIO2_t on net GPIO2 has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056414> | Tristate driver GPIO1_t on net GPIO1 has its enable tied to GND (module build) </font> 
@N:<a href="@N:MT480:@XP_HELP">MT480</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.sdc:2:0:2:1:@N:MT480:@XP_MSG">syn_dics.sdc(2)</a><!@TM:1458056414> | Assigning clock "ident_coreinst.comm_block_INST.tck" to command: define_clock {n:ident_coreinst.comm_block_INST.tck} -period {1000.0} -clockgroup {identify_jtag_group1} 
@N:<a href="@N:MT480:@XP_HELP">MT480</a> : <a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.sdc:3:0:3:1:@N:MT480:@XP_MSG">syn_dics.sdc(3)</a><!@TM:1458056414> | Assigning clock "ident_coreinst.comm_block_INST.dr2_tck" to command: define_clock {n:ident_coreinst.comm_block_INST.dr2_tck} -period {1000.0} -clockgroup {identify_jtag_group1} 
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1458056414> | Writing default property annotation file C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.sap. 
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:03s; Memory used current: 97MB peak: 166MB)

Process took 0h:00m:11s realtime, 0h:00m:03s cputime
# Tue Mar 15 19:40:14 2016

###########################################################]
Map & Optimize Report

<a name=mapperReport8>Synopsys Generic Technology Mapper, Version map201503actrcp1, Build 002R, Built Jul  1 2015 06:58:23</a>
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-3

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1458056437> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1458056437> | Clock conversion disabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 156MB peak: 159MB)

<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\work\build_sb\fabosc_0\build_sb_fabosc_0_osc.v:20:7:20:17:@W:MO111:@XP_MSG">build_sb_fabosc_0_osc.v(20)</a><!@TM:1458056437> | Tristate driver XTLOSC_O2F on net XTLOSC_O2F has its enable tied to GND (module build_sb_FABOSC_0_OSC) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\work\build_sb\fabosc_0\build_sb_fabosc_0_osc.v:19:7:19:17:@W:MO111:@XP_MSG">build_sb_fabosc_0_osc.v(19)</a><!@TM:1458056437> | Tristate driver XTLOSC_CCC on net XTLOSC_CCC has its enable tied to GND (module build_sb_FABOSC_0_OSC) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\work\build_sb\fabosc_0\build_sb_fabosc_0_osc.v:18:7:18:21:@W:MO111:@XP_MSG">build_sb_fabosc_0_osc.v(18)</a><!@TM:1458056437> | Tristate driver RCOSC_1MHZ_O2F on net RCOSC_1MHZ_O2F has its enable tied to GND (module build_sb_FABOSC_0_OSC) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\work\build_sb\fabosc_0\build_sb_fabosc_0_osc.v:17:7:17:21:@W:MO111:@XP_MSG">build_sb_fabosc_0_osc.v(17)</a><!@TM:1458056437> | Tristate driver RCOSC_1MHZ_CCC on net RCOSC_1MHZ_CCC has its enable tied to GND (module build_sb_FABOSC_0_OSC) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:109:13:109:18:@W:MO111:@XP_MSG">led.v(109)</a><!@TM:1458056437> | Tristate driver GPIO1 on net GPIO1 has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:108:13:108:18:@W:MO111:@XP_MSG">led.v(108)</a><!@TM:1458056437> | Tristate driver GPIO2 on net GPIO2 has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:94:13:94:19:@W:MO111:@XP_MSG">led.v(94)</a><!@TM:1458056437> | Tristate driver GPIO17 on net GPIO17 has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:91:13:91:21:@W:MO111:@XP_MSG">led.v(91)</a><!@TM:1458056437> | Tristate driver en_modul on net en_modul has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:89:13:89:19:@W:MO111:@XP_MSG">led.v(89)</a><!@TM:1458056437> | Tristate driver dsa_le on net dsa_le has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:88:13:88:21:@W:MO111:@XP_MSG">led.v(88)</a><!@TM:1458056437> | Tristate driver dsa_data on net dsa_data has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:87:13:87:20:@W:MO111:@XP_MSG">led.v(87)</a><!@TM:1458056437> | Tristate driver dsa_clk on net dsa_clk has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:228:12:228:21:@W:MO111:@XP_MSG">led.v(228)</a><!@TM:1458056437> | Tristate driver SENSE_DOUT_2 on net SENSE_DOUT_2 has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:80:13:80:22:@W:MO111:@XP_MSG">led.v(80)</a><!@TM:1458056437> | Tristate driver REF_MXOUT on net REF_MXOUT has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:79:13:79:19:@W:MO111:@XP_MSG">led.v(79)</a><!@TM:1458056437> | Tristate driver REF_LE on net REF_LE has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:78:13:78:19:@W:MO111:@XP_MSG">led.v(78)</a><!@TM:1458056437> | Tristate driver REF_LD on net REF_LD has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:77:13:77:21:@W:MO111:@XP_MSG">led.v(77)</a><!@TM:1458056437> | Tristate driver REF_DATA on net REF_DATA has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:76:13:76:20:@W:MO111:@XP_MSG">led.v(76)</a><!@TM:1458056437> | Tristate driver REF_CLK on net REF_CLK has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:75:13:75:19:@W:MO111:@XP_MSG">led.v(75)</a><!@TM:1458056437> | Tristate driver REF_CE on net REF_CE has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:73:13:73:22:@W:MO111:@XP_MSG">led.v(73)</a><!@TM:1458056437> | Tristate driver GPS1_SHDN on net GPS1_SHDN has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:72:13:72:23:@W:MO111:@XP_MSG">led.v(72)</a><!@TM:1458056437> | Tristate driver GPS1_SDATA on net GPS1_SDATA has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:71:13:71:22:@W:MO111:@XP_MSG">led.v(71)</a><!@TM:1458056437> | Tristate driver GPS1_SCLK on net GPS1_SCLK has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:68:13:68:21:@W:MO111:@XP_MSG">led.v(68)</a><!@TM:1458056437> | Tristate driver GPS1_PGM on net GPS1_PGM has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:66:13:66:22:@W:MO111:@XP_MSG">led.v(66)</a><!@TM:1458056437> | Tristate driver GPS1_IDLE on net GPS1_IDLE has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:63:13:63:19:@W:MO111:@XP_MSG">led.v(63)</a><!@TM:1458056437> | Tristate driver CSN_n1 on net CSN_n1 has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:62:13:62:23:@W:MO111:@XP_MSG">led.v(62)</a><!@TM:1458056437> | Tristate driver clk_out_n2 on net clk_out_n2 has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:54:13:54:23:@W:MO111:@XP_MSG">led.v(54)</a><!@TM:1458056437> | Tristate driver clk_out_n1 on net clk_out_n1 has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:51:13:51:19:@W:MO111:@XP_MSG">led.v(51)</a><!@TM:1458056437> | Tristate driver sr_wen on net sr_wen has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:50:13:50:19:@W:MO111:@XP_MSG">led.v(50)</a><!@TM:1458056437> | Tristate driver sr_ubn on net sr_ubn has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:49:13:49:19:@W:MO111:@XP_MSG">led.v(49)</a><!@TM:1458056437> | Tristate driver sr_oen on net sr_oen has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:48:13:48:19:@W:MO111:@XP_MSG">led.v(48)</a><!@TM:1458056437> | Tristate driver sr_lbn on net sr_lbn has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:47:13:47:19:@W:MO111:@XP_MSG">led.v(47)</a><!@TM:1458056437> | Tristate driver sr_cs2 on net sr_cs2 has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:46:13:46:20:@W:MO111:@XP_MSG">led.v(46)</a><!@TM:1458056437> | Tristate driver sr_cs1n on net sr_cs1n has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:45:13:45:19:@W:MO111:@XP_MSG">led.v(45)</a><!@TM:1458056437> | Tristate driver fl_wpn on net fl_wpn has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:44:13:44:19:@W:MO111:@XP_MSG">led.v(44)</a><!@TM:1458056437> | Tristate driver fl_wen on net fl_wen has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:43:13:43:20:@W:MO111:@XP_MSG">led.v(43)</a><!@TM:1458056437> | Tristate driver fl_ryby on net fl_ryby has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:42:13:42:22:@W:MO111:@XP_MSG">led.v(42)</a><!@TM:1458056437> | Tristate driver fl_resetn on net fl_resetn has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:41:13:41:19:@W:MO111:@XP_MSG">led.v(41)</a><!@TM:1458056437> | Tristate driver fl_oen on net fl_oen has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:40:19:40:24:@W:MO111:@XP_MSG">led.v(40)</a><!@TM:1458056437> | Tristate driver fl_dq_1 on net fl_dq_1 has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:40:19:40:24:@W:MO111:@XP_MSG">led.v(40)</a><!@TM:1458056437> | Tristate driver fl_dq_2 on net fl_dq_2 has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:40:19:40:24:@W:MO111:@XP_MSG">led.v(40)</a><!@TM:1458056437> | Tristate driver fl_dq_3 on net fl_dq_3 has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:40:19:40:24:@W:MO111:@XP_MSG">led.v(40)</a><!@TM:1458056437> | Tristate driver fl_dq_4 on net fl_dq_4 has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:40:19:40:24:@W:MO111:@XP_MSG">led.v(40)</a><!@TM:1458056437> | Tristate driver fl_dq_5 on net fl_dq_5 has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:40:19:40:24:@W:MO111:@XP_MSG">led.v(40)</a><!@TM:1458056437> | Tristate driver fl_dq_6 on net fl_dq_6 has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:40:19:40:24:@W:MO111:@XP_MSG">led.v(40)</a><!@TM:1458056437> | Tristate driver fl_dq_7 on net fl_dq_7 has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:40:19:40:24:@W:MO111:@XP_MSG">led.v(40)</a><!@TM:1458056437> | Tristate driver fl_dq_8 on net fl_dq_8 has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:39:13:39:19:@W:MO111:@XP_MSG">led.v(39)</a><!@TM:1458056437> | Tristate driver fl_cen on net fl_cen has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:38:13:38:21:@W:MO111:@XP_MSG">led.v(38)</a><!@TM:1458056437> | Tristate driver fl_byten on net fl_byten has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:37:20:37:24:@W:MO111:@XP_MSG">led.v(37)</a><!@TM:1458056437> | Tristate driver fl_a_1 on net fl_a_1 has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:37:20:37:24:@W:MO111:@XP_MSG">led.v(37)</a><!@TM:1458056437> | Tristate driver fl_a_2 on net fl_a_2 has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:37:20:37:24:@W:MO111:@XP_MSG">led.v(37)</a><!@TM:1458056437> | Tristate driver fl_a_3 on net fl_a_3 has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:37:20:37:24:@W:MO111:@XP_MSG">led.v(37)</a><!@TM:1458056437> | Tristate driver fl_a_4 on net fl_a_4 has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:37:20:37:24:@W:MO111:@XP_MSG">led.v(37)</a><!@TM:1458056437> | Tristate driver fl_a_5 on net fl_a_5 has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:37:20:37:24:@W:MO111:@XP_MSG">led.v(37)</a><!@TM:1458056437> | Tristate driver fl_a_6 on net fl_a_6 has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:37:20:37:24:@W:MO111:@XP_MSG">led.v(37)</a><!@TM:1458056437> | Tristate driver fl_a_7 on net fl_a_7 has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:37:20:37:24:@W:MO111:@XP_MSG">led.v(37)</a><!@TM:1458056437> | Tristate driver fl_a_8 on net fl_a_8 has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:37:20:37:24:@W:MO111:@XP_MSG">led.v(37)</a><!@TM:1458056437> | Tristate driver fl_a_9 on net fl_a_9 has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:37:20:37:24:@W:MO111:@XP_MSG">led.v(37)</a><!@TM:1458056437> | Tristate driver fl_a_10 on net fl_a_10 has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:37:20:37:24:@W:MO111:@XP_MSG">led.v(37)</a><!@TM:1458056437> | Tristate driver fl_a_11 on net fl_a_11 has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:37:20:37:24:@W:MO111:@XP_MSG">led.v(37)</a><!@TM:1458056437> | Tristate driver fl_a_12 on net fl_a_12 has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:37:20:37:24:@W:MO111:@XP_MSG">led.v(37)</a><!@TM:1458056437> | Tristate driver fl_a_13 on net fl_a_13 has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:37:20:37:24:@W:MO111:@XP_MSG">led.v(37)</a><!@TM:1458056437> | Tristate driver fl_a_14 on net fl_a_14 has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:37:20:37:24:@W:MO111:@XP_MSG">led.v(37)</a><!@TM:1458056437> | Tristate driver fl_a_15 on net fl_a_15 has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:37:20:37:24:@W:MO111:@XP_MSG">led.v(37)</a><!@TM:1458056437> | Tristate driver fl_a_16 on net fl_a_16 has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:37:20:37:24:@W:MO111:@XP_MSG">led.v(37)</a><!@TM:1458056437> | Tristate driver fl_a_17 on net fl_a_17 has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:37:20:37:24:@W:MO111:@XP_MSG">led.v(37)</a><!@TM:1458056437> | Tristate driver fl_a_18 on net fl_a_18 has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:37:20:37:24:@W:MO111:@XP_MSG">led.v(37)</a><!@TM:1458056437> | Tristate driver fl_a_19 on net fl_a_19 has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:37:20:37:24:@W:MO111:@XP_MSG">led.v(37)</a><!@TM:1458056437> | Tristate driver fl_a_20 on net fl_a_20 has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:37:20:37:24:@W:MO111:@XP_MSG">led.v(37)</a><!@TM:1458056437> | Tristate driver fl_a_21 on net fl_a_21 has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:37:20:37:24:@W:MO111:@XP_MSG">led.v(37)</a><!@TM:1458056437> | Tristate driver fl_a_22 on net fl_a_22 has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:37:20:37:24:@W:MO111:@XP_MSG">led.v(37)</a><!@TM:1458056437> | Tristate driver fl_a_23 on net fl_a_23 has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:37:20:37:24:@W:MO111:@XP_MSG">led.v(37)</a><!@TM:1458056437> | Tristate driver fl_a_24 on net fl_a_24 has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:37:20:37:24:@W:MO111:@XP_MSG">led.v(37)</a><!@TM:1458056437> | Tristate driver fl_a_25 on net fl_a_25 has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:37:20:37:24:@W:MO111:@XP_MSG">led.v(37)</a><!@TM:1458056437> | Tristate driver fl_a_26 on net fl_a_26 has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:35:13:35:23:@W:MO111:@XP_MSG">led.v(35)</a><!@TM:1458056437> | Tristate driver dac1_sleep on net dac1_sleep has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:30:13:30:18:@W:MO111:@XP_MSG">led.v(30)</a><!@TM:1458056437> | Tristate driver BW_36 on net BW_36 has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:18:13:18:17:@W:MO111:@XP_MSG">led.v(18)</a><!@TM:1458056437> | Tristate driver out2 on net out2 has its enable tied to GND (module led_igloo) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver out2_t on net out2 has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver BW_36_t on net BW_36 has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver dac1_sleep_t on net dac1_sleep has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver fl_a_t[0] on net fl_a[0] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver fl_a_t[1] on net fl_a[1] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver fl_a_t[2] on net fl_a[2] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver fl_a_t[3] on net fl_a[3] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver fl_a_t[4] on net fl_a[4] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver fl_a_t[5] on net fl_a[5] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver fl_a_t[6] on net fl_a[6] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver fl_a_t[7] on net fl_a[7] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver fl_a_t[8] on net fl_a[8] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver fl_a_t[9] on net fl_a[9] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver fl_a_t[10] on net fl_a[10] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver fl_a_t[11] on net fl_a[11] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver fl_a_t[12] on net fl_a[12] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver fl_a_t[13] on net fl_a[13] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver fl_a_t[14] on net fl_a[14] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver fl_a_t[15] on net fl_a[15] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver fl_a_t[16] on net fl_a[16] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver fl_a_t[17] on net fl_a[17] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver fl_a_t[18] on net fl_a[18] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver fl_a_t[19] on net fl_a[19] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver fl_a_t[20] on net fl_a[20] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver fl_a_t[21] on net fl_a[21] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver fl_a_t[22] on net fl_a[22] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver fl_a_t[23] on net fl_a[23] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver fl_a_t[24] on net fl_a[24] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver fl_a_t[25] on net fl_a[25] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver fl_byten_t on net fl_byten has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver fl_cen_t on net fl_cen has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver fl_dq_t[0] on net fl_dq[0] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver fl_dq_t[1] on net fl_dq[1] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver fl_dq_t[2] on net fl_dq[2] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver fl_dq_t[3] on net fl_dq[3] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver fl_dq_t[4] on net fl_dq[4] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver fl_dq_t[5] on net fl_dq[5] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver fl_dq_t[6] on net fl_dq[6] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver fl_dq_t[7] on net fl_dq[7] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver fl_oen_t on net fl_oen has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver fl_resetn_t on net fl_resetn has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver fl_ryby_t on net fl_ryby has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver fl_wen_t on net fl_wen has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver fl_wpn_t on net fl_wpn has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver sr_cs1n_t on net sr_cs1n has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver sr_cs2_t on net sr_cs2 has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver sr_lbn_t on net sr_lbn has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver sr_oen_t on net sr_oen has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver sr_ubn_t on net sr_ubn has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver sr_wen_t on net sr_wen has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver clk_out_n1_t on net clk_out_n1 has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver clk_out_n2_t on net clk_out_n2 has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver CSN_n1_t on net CSN_n1 has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver GPS1_IDLE_t on net GPS1_IDLE has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver GPS1_PGM_t on net GPS1_PGM has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver GPS1_SCLK_t on net GPS1_SCLK has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver GPS1_SDATA_t on net GPS1_SDATA has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver GPS1_SHDN_t on net GPS1_SHDN has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver REF_CE_t on net REF_CE has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver REF_CLK_t on net REF_CLK has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver REF_DATA_t on net REF_DATA has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver REF_LD_t on net REF_LD has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver REF_LE_t on net REF_LE has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver REF_MXOUT_t on net REF_MXOUT has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver SENSE_DOUT_t[0] on net SENSE_DOUT[0] has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver dsa_clk_t on net dsa_clk has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver dsa_data_t on net dsa_data has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver dsa_le_t on net dsa_le has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver en_modul_t on net en_modul has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver GPIO17_t on net GPIO17 has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver GPIO2_t on net GPIO2 has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1458056437> | Tristate driver GPIO1_t on net GPIO1 has its enable tied to GND (module build) </font> 
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:676:4:676:10:@W:MO171:@XP_MSG">coreresetp.v(676)</a><!@TM:1458056437> | Sequential instance build_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:695:4:695:10:@W:MO171:@XP_MSG">coreresetp.v(695)</a><!@TM:1458056437> | Sequential instance build_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:714:4:714:10:@W:MO171:@XP_MSG">coreresetp.v(714)</a><!@TM:1458056437> | Sequential instance build_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:733:4:733:10:@W:MO171:@XP_MSG">coreresetp.v(733)</a><!@TM:1458056437> | Sequential instance build_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:676:4:676:10:@W:MO171:@XP_MSG">coreresetp.v(676)</a><!@TM:1458056437> | Sequential instance build_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:695:4:695:10:@W:MO171:@XP_MSG">coreresetp.v(695)</a><!@TM:1458056437> | Sequential instance build_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:714:4:714:10:@W:MO171:@XP_MSG">coreresetp.v(714)</a><!@TM:1458056437> | Sequential instance build_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:733:4:733:10:@W:MO171:@XP_MSG">coreresetp.v(733)</a><!@TM:1458056437> | Sequential instance build_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:676:4:676:10:@W:MO171:@XP_MSG">coreresetp.v(676)</a><!@TM:1458056437> | Sequential instance build_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:695:4:695:10:@W:MO171:@XP_MSG">coreresetp.v(695)</a><!@TM:1458056437> | Sequential instance build_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:714:4:714:10:@W:MO171:@XP_MSG">coreresetp.v(714)</a><!@TM:1458056437> | Sequential instance build_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:733:4:733:10:@W:MO171:@XP_MSG">coreresetp.v(733)</a><!@TM:1458056437> | Sequential instance build_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 reduced to a combinational gate by constant propagation </font>
Dissolving instances under view:VhdlGenLib.b11_OFWNT9s_8tZ_Z2_x(verilog) (flattening)

<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:769:4:769:10:@W:MO171:@XP_MSG">coreresetp.v(769)</a><!@TM:1458056437> | Sequential instance build_sb_0.CORERESETP_0.sm1_areset_n_q1 reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:769:4:769:10:@W:MO171:@XP_MSG">coreresetp.v(769)</a><!@TM:1458056437> | Sequential instance build_sb_0.CORERESETP_0.sm1_areset_n_clk_base reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:1388:4:1388:10:@W:MO171:@XP_MSG">coreresetp.v(1388)</a><!@TM:1458056437> | Sequential instance build_sb_0.CORERESETP_0.RESET_N_F2M_int reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:BN132:@XP_MSG">coreresetp.v(963)</a><!@TM:1458056437> | Removing sequential instance build_sb_0.CORERESETP_0.sdif3_spll_lock_q1,  because it is equivalent to instance build_sb_0.CORERESETP_0.CONFIG2_DONE_q1</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:946:4:946:10:@W:BN132:@XP_MSG">coreresetp.v(946)</a><!@TM:1458056437> | Removing sequential instance build_sb_0.CORERESETP_0.CONFIG2_DONE_q1,  because it is equivalent to instance build_sb_0.CORERESETP_0.CONFIG1_DONE_q1</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:946:4:946:10:@W:BN132:@XP_MSG">coreresetp.v(946)</a><!@TM:1458056437> | Removing sequential instance build_sb_0.CORERESETP_0.CONFIG2_DONE_clk_base,  because it is equivalent to instance build_sb_0.CORERESETP_0.sdif3_spll_lock_q2</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:929:4:929:10:@W:BN132:@XP_MSG">coreresetp.v(929)</a><!@TM:1458056437> | Removing sequential instance build_sb_0.CORERESETP_0.CONFIG1_DONE_clk_base,  because it is equivalent to instance build_sb_0.CORERESETP_0.sdif3_spll_lock_q2</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:884:4:884:10:@W:BN132:@XP_MSG">coreresetp.v(884)</a><!@TM:1458056437> | Removing sequential instance build_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1,  because it is equivalent to instance build_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:912:4:912:10:@W:BN132:@XP_MSG">coreresetp.v(912)</a><!@TM:1458056437> | Removing sequential instance build_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1,  because it is equivalent to instance build_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:898:4:898:10:@W:BN132:@XP_MSG">coreresetp.v(898)</a><!@TM:1458056437> | Removing sequential instance build_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1,  because it is equivalent to instance build_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:856:4:856:10:@W:BN132:@XP_MSG">coreresetp.v(856)</a><!@TM:1458056437> | Removing sequential instance build_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1,  because it is equivalent to instance build_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:898:4:898:10:@W:BN132:@XP_MSG">coreresetp.v(898)</a><!@TM:1458056437> | Removing sequential instance build_sb_0.CORERESETP_0.sdif2_areset_n_rcosc,  because it is equivalent to instance build_sb_0.CORERESETP_0.sm0_areset_n_rcosc</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:912:4:912:10:@W:BN132:@XP_MSG">coreresetp.v(912)</a><!@TM:1458056437> | Removing sequential instance build_sb_0.CORERESETP_0.sdif3_areset_n_rcosc,  because it is equivalent to instance build_sb_0.CORERESETP_0.sm0_areset_n_rcosc</font>

Available hyper_sources - for debug and ip models
HyperSrc tag led_igloo_0.fab_clk_8MHz
HyperSrc tag led_igloo_0.fab_clk_16MHz
HyperSrc tag led_igloo_0.temp_sck
HyperSrc tag led_igloo_0.temp3_csn
HyperSrc tag led_igloo_0.temp2_csn
HyperSrc tag led_igloo_0.temp1_csn
HyperSrc tag led_igloo_0.temp_so
HyperSrc tag led_igloo_0.BW
HyperSrc tag led_igloo_0.BW_out
HyperSrc tag led_igloo_0.dac1_db
HyperSrc tag led_igloo_0.SENSE_CS_1
HyperSrc tag led_igloo_0.SENSE_DIN
HyperSrc tag led_igloo_0.SENSE_DOUT
HyperSrc tag led_igloo_0.oclk_1
HyperSrc tag led_igloo_0.fr_adc_count
HyperSrc tag led_igloo_0.freq
HyperSrc tag led_igloo_0.dac_count
HyperSrc tag led_igloo_0.clk_dac1
HyperSrc tag led_igloo_0.clk_dac2
HyperSrc tag led_igloo_0.data_2adc
HyperSrc tag led_igloo_0.data_from_adc
HyperSrc tag led_igloo_0.sdv_count
HyperSrc tag led_igloo_0.fr_dac_count
HyperSrc tag led_igloo_0.dds_cos
HyperSrc tag led_igloo_0.dds_sin
HyperSrc tag led_igloo_0.fpga_count
HyperSrc tag led_igloo_0.fpga_shift_2
HyperSrc tag led_igloo_0.temp_count
HyperSrc tag led_igloo_0.temp_count_data
HyperSrc tag led_igloo_0.temp1
HyperSrc tag led_igloo_0.temp2
HyperSrc tag led_igloo_0.temp3
HyperSrc tag led_igloo_0.time_sens
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_uireg
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_urstb
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_udrupd
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_udrck
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_udrcap
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_udrsh
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_utdi

Making connections to hyper_source modules
<font color=#A52A2A>@W:<a href="@W:BN401:@XP_HELP">BN401</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:218:20:218:45:@W:BN401:@XP_MSG">syn_dics.v(218)</a><!@TM:1458056437> | Missing syn_hyper_source with tag ujtag_wrapper_utdo. Connecting to default value '0'</font>
Deleting unused hyper source ident_hs_fab_clk_8MHz (view:work.led_igloo(verilog))
Deleting unused hyper source ident_hs_fab_clk_16MHz (view:work.led_igloo(verilog))
Deleting unused hyper source ident_hs_temp_sck (view:work.led_igloo(verilog))
Deleting unused hyper source ident_hs_temp3_csn (view:work.led_igloo(verilog))
Deleting unused hyper source ident_hs_temp2_csn (view:work.led_igloo(verilog))
Deleting unused hyper source ident_hs_temp1_csn (view:work.led_igloo(verilog))
Deleting unused hyper source ident_hs_temp_so (view:work.led_igloo(verilog))
Deleting unused hyper source ident_hs_BW (view:work.led_igloo(verilog))
Deleting unused hyper source ident_hs_BW_out (view:work.led_igloo(verilog))
Deleting unused hyper source ident_hs_dac1_db (view:work.led_igloo(verilog))
Deleting unused hyper source ident_hs_SENSE_CS_1 (view:work.led_igloo(verilog))
Deleting unused hyper source ident_hs_SENSE_DIN (view:work.led_igloo(verilog))
Deleting unused hyper source ident_hs_SENSE_DOUT (view:work.led_igloo(verilog))
Deleting unused hyper source ident_hs_oclk_1 (view:work.led_igloo(verilog))
Deleting unused hyper source ident_hs_fr_adc_count (view:work.led_igloo(verilog))
Deleting unused hyper source ident_hs_freq (view:work.led_igloo(verilog))
Deleting unused hyper source ident_hs_dac_count (view:work.led_igloo(verilog))
Deleting unused hyper source ident_hs_clk_dac1 (view:work.led_igloo(verilog))
Deleting unused hyper source ident_hs_clk_dac2 (view:work.led_igloo(verilog))
Deleting unused hyper source ident_hs_data_2adc (view:work.led_igloo(verilog))
Deleting unused hyper source ident_hs_data_from_adc (view:work.led_igloo(verilog))
Deleting unused hyper source ident_hs_sdv_count (view:work.led_igloo(verilog))
Deleting unused hyper source ident_hs_fr_dac_count (view:work.led_igloo(verilog))
Deleting unused hyper source ident_hs_dds_cos (view:work.led_igloo(verilog))
Deleting unused hyper source ident_hs_dds_sin (view:work.led_igloo(verilog))
Deleting unused hyper source ident_hs_fpga_count (view:work.led_igloo(verilog))
Deleting unused hyper source ident_hs_fpga_shift_2 (view:work.led_igloo(verilog))
Deleting unused hyper source ident_hs_temp_count (view:work.led_igloo(verilog))
Deleting unused hyper source ident_hs_temp_count_data (view:work.led_igloo(verilog))
Deleting unused hyper source ident_hs_temp1 (view:work.led_igloo(verilog))
Deleting unused hyper source ident_hs_temp2 (view:work.led_igloo(verilog))
Deleting unused hyper source ident_hs_temp3 (view:work.led_igloo(verilog))
Deleting unused hyper source ident_hs_time_sens (view:work.led_igloo(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_uireg (view:VhdlGenLib.comm_block_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_urstb (view:VhdlGenLib.comm_block_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_udrupd (view:VhdlGenLib.comm_block_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_udrck (view:VhdlGenLib.comm_block_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_udrcap (view:VhdlGenLib.comm_block_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_udrsh (view:VhdlGenLib.comm_block_x(verilog))
Deleting unused hyper source jtagi.hypers_ujtag_wrapper_utdi (view:VhdlGenLib.comm_block_x(verilog))
@N:<a href="@N:MT480:@XP_HELP">MT480</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.sdc:2:0:2:1:@N:MT480:@XP_MSG">syn_dics.sdc(2)</a><!@TM:1458056437> | Assigning clock "ident_coreinst.comm_block_INST.tck" to command: define_clock {n:ident_coreinst.comm_block_INST.tck} -period {1000.0} -clockgroup {identify_jtag_group1} 
@N:<a href="@N:MT480:@XP_HELP">MT480</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.sdc:3:0:3:1:@N:MT480:@XP_MSG">syn_dics.sdc(3)</a><!@TM:1458056437> | Assigning clock "ident_coreinst.comm_block_INST.dr2_tck" to command: define_clock {n:ident_coreinst.comm_block_INST.dr2_tck} -period {1000.0} -clockgroup {identify_jtag_group1} 
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:260:4:260:6:@W:MT462:@XP_MSG">syn_dics.v(260)</a><!@TM:1458056437> | Net ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX_3 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:243:4:243:6:@W:MT462:@XP_MSG">syn_dics.v(243)</a><!@TM:1458056437> | Net ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF_3 appears to be an unidentified clock source. Assuming default frequency. </font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:7351:6:7351:12:@N:BN362:@XP_MSG">syn_dics.v(7351)</a><!@TM:1458056437> | Removing sequential instance genblk4\.b9_ibScJX_E2 of view:PrimLib.dff(prim) in hierarchy view:VhdlGenLib.b8_nR_ymqrG_10s_5s_0_0s_0s_1_510_x(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:7370:2:7370:8:@N:BN362:@XP_MSG">syn_dics.v(7370)</a><!@TM:1458056437> | Removing sequential instance b11_ibScJX_E2_P of view:PrimLib.dff(prim) in hierarchy view:VhdlGenLib.b8_nR_ymqrG_10s_5s_0_0s_0s_1_510_x(verilog) because there are no references to its outputs 

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 160MB peak: 164MB)

Encoding state machine sm0_state[6:0] (view:work.CoreResetP_Z1(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N: : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:408:4:408:10:@N::@XP_MSG">led.v(408)</a><!@TM:1458056437> | Found counter in view:work.led_igloo(verilog) inst cnt_freq[22:0]
@N: : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:334:2:334:8:@N::@XP_MSG">led.v(334)</a><!@TM:1458056437> | Found counter in view:work.led_igloo(verilog) inst cnt[5:0]
@N: : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:233:0:233:6:@N::@XP_MSG">led.v(233)</a><!@TM:1458056437> | Found counter in view:work.led_igloo(verilog) inst temp_count_data[4:0]
@N: : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:233:0:233:6:@N::@XP_MSG">led.v(233)</a><!@TM:1458056437> | Found counter in view:work.led_igloo(verilog) inst temp_count[31:0]
@N: : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:203:0:203:6:@N::@XP_MSG">led.v(203)</a><!@TM:1458056437> | Found counter in view:work.led_igloo(verilog) inst fpga_count[14:0]
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:214:8:214:42:@N:MF179:@XP_MSG">led.v(214)</a><!@TM:1458056437> | Found 15 bit by 15 bit '==' comparator, 'fpga_flag4'
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:384:4:384:10:@N:BN362:@XP_MSG">led.v(384)</a><!@TM:1458056437> | Removing sequential instance fr_adc_count[0] in hierarchy view:work.led_igloo(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:384:4:384:10:@A:BN291:@XP_MSG">led.v(384)</a><!@TM:1458056437> | Boundary register fr_adc_count[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
Encoding state machine b13_nAzGfFM_sLsv3[5:0] (view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog))
original code -> new code
   0000 -> 000000
   0001 -> 000011
   0010 -> 000101
   0011 -> 001001
   0100 -> 010001
   1101 -> 100001
@N: : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:3911:2:3911:8:@N::@XP_MSG">syn_dics.v(3911)</a><!@TM:1458056437> | Found counter in view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog) inst b7_nYhI39s[9:0]
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@W:MO129:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[455] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@W:MO129:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[456] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@W:MO129:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[457] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@W:MO129:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[458] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@W:MO129:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[459] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@W:MO129:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[460] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6136:3:6136:9:@W:FX107:@XP_MSG">syn_dics.v(6136)</a><!@TM:1458056437> | No read/write conflict check. Possible simulation mismatch!</font>
@N:<a href="@N:MF707:@XP_HELP">MF707</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6136:3:6136:9:@N:MF707:@XP_MSG">syn_dics.v(6136)</a><!@TM:1458056437> | Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for b3_SoW.b3_SoW[454:0] (view:VhdlGenLib.b11_OFWNT9s_8tZ_Z2_x(verilog)).
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1458056437> | Removing sequential instance build_sb_0.CORERESETP_0.INIT_DONE_int in hierarchy view:work.build(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1458056437> | Removing sequential instance build_sb_0.CORERESETP_0.sm0_state[6] in hierarchy view:work.build(verilog) because there are no references to its outputs 

Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 182MB peak: 183MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:4017:2:4017:8:@N:BN362:@XP_MSG">syn_dics.v(4017)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.b15_uRrc2XfY_rbN_gs[4] in hierarchy view:work.build(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:4017:2:4017:8:@N:BN362:@XP_MSG">syn_dics.v(4017)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.b15_uRrc2XfY_rbN_gr[4] in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:4017:2:4017:8:@A:BN291:@XP_MSG">syn_dics.v(4017)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.b15_uRrc2XfY_rbN_gr[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:3802:3:3802:9:@N:BN362:@XP_MSG">syn_dics.v(3802)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.iclksync.dout[4] in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:3802:3:3802:9:@A:BN291:@XP_MSG">syn_dics.v(3802)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.iclksync.dout[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:3782:3:3782:9:@N:BN362:@XP_MSG">syn_dics.v(3782)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.iclksync.int_data[4] in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:3782:3:3782:9:@A:BN291:@XP_MSG">syn_dics.v(3782)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.iclksync.int_data[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 182MB peak: 188MB)

@N:<a href="@N:BN114:@XP_HELP">BN114</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\work\build_sb\build_sb.v:269:9:269:21:@N:BN114:@XP_MSG">build_sb.v(269)</a><!@TM:1458056437> | Removing instance build_sb_0.SYSRESET_POR of black_box view:ACG4.SYSRESET(PRIM) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:1613:4:1613:10:@N:BN362:@XP_MSG">coreresetp.v(1613)</a><!@TM:1458056437> | Removing sequential instance build_sb_0.CORERESETP_0.ddr_settled in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:1613:4:1613:10:@A:BN291:@XP_MSG">coreresetp.v(1613)</a><!@TM:1458056437> | Boundary register build_sb_0.CORERESETP_0.ddr_settled packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:526:4:526:10:@N:BN362:@XP_MSG">coreresetp.v(526)</a><!@TM:1458056437> | Removing sequential instance build_sb_0.CORERESETP_0.FIC_2_APB_M_PRESET_N_q1 in hierarchy view:work.build(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:511:4:511:10:@N:BN362:@XP_MSG">coreresetp.v(511)</a><!@TM:1458056437> | Removing sequential instance build_sb_0.CORERESETP_0.RESET_N_M2F_q1 in hierarchy view:work.build(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:496:4:496:10:@N:BN362:@XP_MSG">coreresetp.v(496)</a><!@TM:1458056437> | Removing sequential instance build_sb_0.CORERESETP_0.POWER_ON_RESET_N_q1 in hierarchy view:work.build(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:1646:4:1646:10:@N:BN362:@XP_MSG">coreresetp.v(1646)</a><!@TM:1458056437> | Removing sequential instance build_sb_0.CORERESETP_0.ddr_settled_q1 in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:1646:4:1646:10:@A:BN291:@XP_MSG">coreresetp.v(1646)</a><!@TM:1458056437> | Boundary register build_sb_0.CORERESETP_0.ddr_settled_q1 packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:963:4:963:10:@N:BN362:@XP_MSG">coreresetp.v(963)</a><!@TM:1458056437> | Removing sequential instance build_sb_0.CORERESETP_0.sdif3_spll_lock_q2 in hierarchy view:work.build(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:929:4:929:10:@N:BN362:@XP_MSG">coreresetp.v(929)</a><!@TM:1458056437> | Removing sequential instance build_sb_0.CORERESETP_0.CONFIG1_DONE_q1 in hierarchy view:work.build(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:870:4:870:10:@N:BN362:@XP_MSG">coreresetp.v(870)</a><!@TM:1458056437> | Removing sequential instance build_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1 in hierarchy view:work.build(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:565:4:565:10:@N:BN362:@XP_MSG">coreresetp.v(565)</a><!@TM:1458056437> | Removing sequential instance build_sb_0.CORERESETP_0.MSS_HPMS_READY_int in hierarchy view:work.build(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:856:4:856:10:@N:BN362:@XP_MSG">coreresetp.v(856)</a><!@TM:1458056437> | Removing sequential instance build_sb_0.CORERESETP_0.sm0_areset_n_rcosc in hierarchy view:work.build(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:755:4:755:10:@N:BN362:@XP_MSG">coreresetp.v(755)</a><!@TM:1458056437> | Removing sequential instance build_sb_0.CORERESETP_0.sm0_areset_n_q1 in hierarchy view:work.build(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:755:4:755:10:@N:BN362:@XP_MSG">coreresetp.v(755)</a><!@TM:1458056437> | Removing sequential instance build_sb_0.CORERESETP_0.sm0_areset_n_clk_base in hierarchy view:work.build(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:526:4:526:10:@N:BN362:@XP_MSG">coreresetp.v(526)</a><!@TM:1458056437> | Removing sequential instance build_sb_0.CORERESETP_0.FIC_2_APB_M_PRESET_N_clk_base in hierarchy view:work.build(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:511:4:511:10:@N:BN362:@XP_MSG">coreresetp.v(511)</a><!@TM:1458056437> | Removing sequential instance build_sb_0.CORERESETP_0.RESET_N_M2F_clk_base in hierarchy view:work.build(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:496:4:496:10:@N:BN362:@XP_MSG">coreresetp.v(496)</a><!@TM:1458056437> | Removing sequential instance build_sb_0.CORERESETP_0.POWER_ON_RESET_N_clk_base in hierarchy view:work.build(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:1646:4:1646:10:@N:BN362:@XP_MSG">coreresetp.v(1646)</a><!@TM:1458056437> | Removing sequential instance build_sb_0.CORERESETP_0.ddr_settled_clk_base in hierarchy view:work.build(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1458056437> | Removing sequential instance build_sb_0.CORERESETP_0.sm0_state[5] in hierarchy view:work.build(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1458056437> | Removing sequential instance build_sb_0.CORERESETP_0.sm0_state[4] in hierarchy view:work.build(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1458056437> | Removing sequential instance build_sb_0.CORERESETP_0.sm0_state[3] in hierarchy view:work.build(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1458056437> | Removing sequential instance build_sb_0.CORERESETP_0.sm0_state[2] in hierarchy view:work.build(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1458056437> | Removing sequential instance build_sb_0.CORERESETP_0.sm0_state[1] in hierarchy view:work.build(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1458056437> | Removing sequential instance build_sb_0.CORERESETP_0.sm0_state[0] in hierarchy view:work.build(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:545:4:545:10:@N:BN362:@XP_MSG">coreresetp.v(545)</a><!@TM:1458056437> | Removing sequential instance build_sb_0.CORERESETP_0.mss_ready_state in hierarchy view:work.build(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\actel\directcore\coreresetp\7.0.104\rtl\vlog\core\coreresetp.v:545:4:545:10:@N:BN362:@XP_MSG">coreresetp.v(545)</a><!@TM:1458056437> | Removing sequential instance build_sb_0.CORERESETP_0.mss_ready_select in hierarchy view:work.build(verilog) because there are no references to its outputs 
@N:<a href="@N:BN114:@XP_HELP">BN114</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\work\build_sb_hpms\build_sb_hpms.v:208:0:208:14:@N:BN114:@XP_MSG">build_sb_hpms.v(208)</a><!@TM:1458056437> | Removing instance build_sb_0.build_sb_HPMS_0.MSS_ADLIB_INST of black_box view:work.MSS_050(verilog) because there are no references to its outputs 

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 186MB peak: 201MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:156:4:156:10:@N:BN362:@XP_MSG">led.v(156)</a><!@TM:1458056437> | Removing sequential instance led_igloo_0.dac_count[0] in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\led.v:156:4:156:10:@A:BN291:@XP_MSG">led.v(156)</a><!@TM:1458056437> | Boundary register led_igloo_0.dac_count[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 

Starting Early Timing Optimization (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 188MB peak: 201MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 189MB peak: 201MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 186MB peak: 201MB)

@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\hdl\dds.v:13:15:13:33:@N:MO106:@XP_MSG">dds.v(13)</a><!@TM:1458056437> | Found ROM, 'led_igloo_0.dds_w.sin_o_2_0[15:0]', 128 words by 16 bits 

Finished preparing to map (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 187MB peak: 201MB)


Finished technology mapping (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 219MB peak: 224MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:13s		     0.69ns		2877 /      3871
   2		0h:00m:14s		     0.69ns		2855 /      3871
   3		0h:00m:14s		     0.71ns		2854 /      3871
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[441] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[441] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[442] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[442] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[443] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[443] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[444] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[444] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[445] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[445] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[446] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[446] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[447] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[447] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[448] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[448] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[449] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[449] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[450] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[450] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[451] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[451] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[452] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[452] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[453] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[453] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[454] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[454] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[426] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[426] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[427] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[427] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[428] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[428] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[429] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[429] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[430] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[430] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[431] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[431] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[432] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[432] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[433] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[433] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[434] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[434] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[435] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[435] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[436] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[436] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[437] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[437] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[438] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[438] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[439] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[439] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[440] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[440] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[411] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[411] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[412] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[412] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[413] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[413] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[414] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[414] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[415] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[415] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[416] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[416] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[417] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[417] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[418] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[418] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[419] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[419] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[420] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[420] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[421] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[421] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[422] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[422] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[423] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[423] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[424] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[424] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[425] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[425] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[396] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[396] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[397] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[397] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[398] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[398] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[399] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[399] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[400] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[400] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[401] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[401] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[402] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[402] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[403] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[403] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[404] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[404] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[405] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[405] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[406] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[406] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[407] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[407] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[408] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[408] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[409] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[409] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[410] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[410] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[381] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[381] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[382] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[382] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[383] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[383] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[384] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[384] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[385] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[385] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[386] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[386] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[387] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[387] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[388] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[388] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[389] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[389] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[390] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[390] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[391] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[391] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[392] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[392] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[393] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[393] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[394] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[394] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[395] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[395] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[366] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[366] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[367] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[367] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[368] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[368] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[369] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[369] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[370] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[370] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[371] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[371] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[372] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[372] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[373] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[373] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[374] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[374] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[375] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[375] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[376] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[376] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[377] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[377] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[378] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[378] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[379] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[379] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[380] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[380] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[351] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[351] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[352] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[352] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[353] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[353] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[354] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[354] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[355] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[355] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[356] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[356] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[357] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[357] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[358] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[358] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[359] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[359] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[360] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[360] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[361] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[361] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[362] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[362] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[363] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[363] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[364] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[364] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[365] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[365] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[336] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[336] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[337] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[337] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[338] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[338] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[339] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[339] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[340] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[340] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[341] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[341] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[342] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[342] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[343] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[343] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[344] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[344] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[345] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[345] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[346] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[346] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[347] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[347] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[348] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[348] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[349] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[349] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[350] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[350] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[321] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[321] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[322] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[322] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[323] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[323] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[324] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[324] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[325] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[325] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[326] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[326] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[327] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[327] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[328] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[328] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[329] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[329] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[330] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[330] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[331] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[331] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[332] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[332] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[333] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[333] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[334] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[334] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[335] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[335] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[306] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[306] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[307] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[307] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[308] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[308] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[309] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[309] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[310] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[310] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[311] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[311] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[312] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[312] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[313] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[313] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[314] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[314] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[315] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[315] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[316] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[316] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[317] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[317] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[318] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[318] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[319] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[319] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[320] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[320] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[291] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[291] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[292] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[292] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[293] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[293] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[294] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[294] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[295] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[295] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[296] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[296] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[297] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[297] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[298] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[298] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[299] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[299] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[300] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[300] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[301] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[301] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[302] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[302] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[303] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[303] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[304] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[304] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[305] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[305] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[276] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[276] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[277] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[277] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[278] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[278] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[279] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[279] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[280] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[280] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[281] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[281] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[282] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[282] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[283] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[283] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[284] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[284] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[285] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[285] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[286] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[286] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[287] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[287] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[288] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[288] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[289] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[289] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[290] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[290] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[261] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[261] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[262] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[262] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[263] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[263] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[264] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[264] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[265] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[265] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[266] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[266] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[267] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[267] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[268] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[268] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[269] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[269] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[270] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[270] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[271] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[271] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[272] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[272] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[273] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[273] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[274] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[274] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[275] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[275] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[246] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[246] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[247] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[247] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[248] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[248] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[249] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[249] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[250] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[250] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[251] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[251] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[252] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[252] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[253] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[253] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[254] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[254] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[255] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[255] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[256] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[256] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[257] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[257] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[258] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[258] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[259] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[259] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[260] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[260] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[231] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[231] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[232] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[232] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[233] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[233] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[234] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[234] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[235] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[235] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[236] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[236] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[237] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[237] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[238] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[238] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[239] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[239] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[240] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[240] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[241] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[241] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[242] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[242] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[243] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[243] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[244] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[244] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[245] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[245] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[216] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[216] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[217] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[217] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[218] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[218] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[219] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[219] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[220] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[220] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[221] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[221] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[222] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[222] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[223] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[223] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[224] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[224] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[225] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[225] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[226] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[226] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[227] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[227] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[228] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[228] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[229] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[229] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[230] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[230] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[201] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[201] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[202] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[202] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[203] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[203] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[204] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[204] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[205] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[205] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[206] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[206] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[207] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[207] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[208] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[208] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[209] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[209] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[210] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[210] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[211] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[211] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[212] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[212] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[213] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[213] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[214] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[214] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[215] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[215] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[186] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[186] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[187] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[187] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[188] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[188] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[189] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[189] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[190] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[190] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[191] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[191] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[192] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[192] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[193] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[193] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[194] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[194] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[195] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[195] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[196] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[196] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[197] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[197] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[198] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[198] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[199] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[199] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[200] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[200] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[171] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[171] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[172] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[172] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[173] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[173] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[174] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[174] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[175] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[175] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[176] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[176] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[177] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[177] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[178] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[178] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[179] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[179] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[180] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[180] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[181] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[181] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[182] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[182] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[183] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[183] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[184] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[184] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[185] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[185] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[156] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[156] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[157] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[157] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[158] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[158] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[159] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[159] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[160] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[160] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[161] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[161] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[162] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[162] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[163] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[163] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[164] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[164] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[165] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[165] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[166] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[166] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[167] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[167] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[168] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[168] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[169] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[169] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[170] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[170] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[141] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[141] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[142] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[142] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[143] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[143] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[144] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[144] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[145] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[145] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[146] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[146] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[147] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[147] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[148] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[148] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[149] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[149] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[150] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[150] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[151] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[151] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[152] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[152] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[153] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[153] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[154] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[154] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[155] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[155] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[126] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[126] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[127] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[127] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[128] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[128] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[129] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[129] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[130] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[130] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[131] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[131] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[132] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[132] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[133] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[133] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[134] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[134] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[135] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[135] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[136] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[136] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[137] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[137] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[138] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[138] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[139] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[139] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[140] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[140] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[111] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[111] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[112] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[112] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[113] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[113] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[114] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[114] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[115] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[115] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[116] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[116] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[117] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[117] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[118] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[118] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[119] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[119] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[120] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[120] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[121] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[121] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[122] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[122] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[123] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[123] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[124] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[124] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[125] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[125] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[96] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[96] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[97] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[97] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[98] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[98] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[99] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[99] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[100] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[100] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[101] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[101] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[102] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[102] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[103] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[103] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[104] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[104] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[105] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[105] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[106] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[106] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[107] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[107] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[108] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[108] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[109] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[109] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[110] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[110] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[81] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[81] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[82] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[82] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[83] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[83] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[84] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[84] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[85] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[85] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[86] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[86] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[87] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[87] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[88] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[88] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[89] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[89] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[90] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[90] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[91] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[91] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[92] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[92] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[93] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[93] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[94] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[94] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[95] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[95] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[66] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[66] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[67] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[67] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[68] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[68] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[69] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[69] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[70] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[70] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[71] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[71] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[72] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[72] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[73] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[73] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[74] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[74] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[75] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[75] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[76] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[76] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[77] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[77] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[78] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[78] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[79] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[79] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[80] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[80] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[51] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[51] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[52] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[52] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[53] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[53] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[54] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[54] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[55] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[55] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[56] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[56] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[57] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[57] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[58] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[58] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[59] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[59] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[60] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[60] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[61] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[61] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[62] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[62] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[63] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[63] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[64] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[64] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[65] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[65] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[36] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[36] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[37] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[37] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[38] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[38] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[39] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[39] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[40] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[40] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[41] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[41] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[42] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[42] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[43] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[43] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[44] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[44] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[45] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[45] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[46] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[46] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[47] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[47] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[48] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[48] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[49] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[49] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[50] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[50] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[21] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[21] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[22] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[22] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[23] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[23] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[24] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[24] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[25] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[25] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[26] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[26] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[27] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[27] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[28] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[28] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[29] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[29] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[30] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[30] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[31] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[31] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[32] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[32] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[33] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[33] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[34] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[34] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[35] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[35] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[6] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[6] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[7] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[8] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[8] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[9] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[9] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[10] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[10] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[11] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[11] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[12] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[12] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[13] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[13] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[14] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[14] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[15] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[15] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[16] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[16] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[17] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[17] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[18] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[18] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[19] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[19] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[20] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[20] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[0] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[1] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[2] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[3] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[3] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[4] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@N:BN362:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[5] of view:ACG4.SLE(PRIM) in hierarchy view:work.build(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:6140:2:6140:8:@A:BN291:@XP_MSG">syn_dics.v(6140)</a><!@TM:1458056437> | Boundary register ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1\.b8_oFTt_JaY[5] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1458056437> | Promoting Net N_9 on CLKINT  I_4  

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:15s; Memory used current: 222MB peak: 226MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:16s; Memory used current: 228MB peak: 229MB)



<a name=clockReport9>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
4 non-gated/non-generated clock tree(s) driving 3470 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 24 clock pin(s) of sequential element(s)
0 instances converted, 24 sequential instances remain driven by gated/generated clocks

=================================================================== Non-Gated/Non-Generated Clocks ===================================================================
Clock Tree ID     Driving Element                                 Drive Element Type              Fanout     Sample Instance                                          
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:build_sb_0.CCC_0.GL2_INST@|E:led_igloo_0.fpga_count[14]@|F:@syn_sample_clock_path==CKID0003@|M:ClockId0003  @XP_NAMES_BY_PROP">ClockId0003 </a>       build_sb_0.CCC_0.GL2_INST                       CLKINT                          1138       led_igloo_0.fpga_count[14]                               
<a href="@|S:build_sb_0.CCC_0.GL1_INST@|E:led_igloo_0.temp3_csn@|F:@syn_sample_clock_path==CKID0004@|M:ClockId0004  @XP_NAMES_BY_PROP">ClockId0004 </a>       build_sb_0.CCC_0.GL1_INST                       CLKINT                          249        led_igloo_0.temp3_csn                                    
<a href="@|S:ident_coreinst.comm_block_INST.tck@|E:ident_coreinst.comm_block_INST.b9_ORb_xNywD.b3_ORb[7]@|F:@syn_sample_clock_path==CKID0005@|M:ClockId0005  @XP_NAMES_BY_PROP">ClockId0005 </a>       ident_coreinst.comm_block_INST.tck              clock definition on keepbuf     2075       ident_coreinst.comm_block_INST.b9_ORb_xNywD.b3_ORb[7]    
<a href="@|S:ident_coreinst.comm_block_INST.dr2_tck_keep@|E:ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0]@|F:@syn_sample_clock_path==CKID0006@|M:ClockId0006  @XP_NAMES_BY_PROP">ClockId0006 </a>       ident_coreinst.comm_block_INST.dr2_tck_keep     clock definition on keepbuf     8          ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0]
======================================================================================================================================================================
================================================================================================================= Gated/Generated Clocks ==================================================================================================================
Clock Tree ID     Driving Element                                           Drive Element Type     Fanout     Sample Instance                                                                       Explanation                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF_3@|E:ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.b11_nUTGT_khWqH.genblk3.b8_vABZ3qsY@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF_3       CFG3                   16         ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.b11_nUTGT_khWqH.genblk3.b8_vABZ3qsY     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX_3@|E:ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1.b10_dZst39_EF3[7]@|F:@syn_sample_clock_path==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX_3     CFG2                   8          ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1.b10_dZst39_EF3[7]                   No gated clock conversion method for cell cell:ACG4.SLE
===========================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 163MB peak: 230MB)

Writing Analyst data base C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\synwork\build_m.srm
@N:<a href="@N:MT480:@XP_HELP">MT480</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.sdc:2:0:2:1:@N:MT480:@XP_MSG">syn_dics.sdc(2)</a><!@TM:1458056437> | Assigning clock "ident_coreinst.comm_block_INST.tck" to command: define_clock {n:ident_coreinst.comm_block_INST.tck} -period {1000.0} -clockgroup {identify_jtag_group1} 
@N:<a href="@N:MT480:@XP_HELP">MT480</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.sdc:3:0:3:1:@N:MT480:@XP_MSG">syn_dics.sdc(3)</a><!@TM:1458056437> | Assigning clock "ident_coreinst.comm_block_INST.dr2_tck" to command: define_clock {n:ident_coreinst.comm_block_INST.dr2_tck} -period {1000.0} -clockgroup {identify_jtag_group1} 
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:243:4:243:6:@W:MT462:@XP_MSG">syn_dics.v(243)</a><!@TM:1458056437> | Net ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF_3 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:260:4:260:6:@W:MT462:@XP_MSG">syn_dics.v(260)</a><!@TM:1458056437> | Net ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX_3 appears to be an unidentified clock source. Assuming default frequency. </font>

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:18s; Memory used current: 203MB peak: 230MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:MT480:@XP_HELP">MT480</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.sdc:2:0:2:1:@N:MT480:@XP_MSG">syn_dics.sdc(2)</a><!@TM:1458056437> | Assigning clock "ident_coreinst.comm_block_INST.tck" to command: define_clock {n:ident_coreinst.comm_block_INST.tck} -period {1000.0} -clockgroup {identify_jtag_group1} 
@N:<a href="@N:MT480:@XP_HELP">MT480</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.sdc:3:0:3:1:@N:MT480:@XP_MSG">syn_dics.sdc(3)</a><!@TM:1458056437> | Assigning clock "ident_coreinst.comm_block_INST.dr2_tck" to command: define_clock {n:ident_coreinst.comm_block_INST.dr2_tck} -period {1000.0} -clockgroup {identify_jtag_group1} 
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:243:4:243:6:@W:MT462:@XP_MSG">syn_dics.v(243)</a><!@TM:1458056437> | Net ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF_3 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.v:260:4:260:6:@W:MT462:@XP_MSG">syn_dics.v(260)</a><!@TM:1458056437> | Net ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX_3 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT558:@XP_HELP">MT558</a> : <!@TM:1458056437> | Unable to locate source for clock build_sb_CCC_0_FCCC|GL0_net_inferred_clock. Clock will not be forward annotated</font> 
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1458056437> | Synopsys Constraint File time units using default value of 1ns  
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1458056437> | Synopsys Constraint File capacitance units using default value of 1pF  
J-2015.03M-3

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:20s; Memory used current: 205MB peak: 230MB)


Start final timing analysis (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:21s; Memory used current: 204MB peak: 230MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\component\work\build_sb\ccc_0\build_sb_ccc_0_fccc.v:29:36:29:44:@W:MT246:@XP_MSG">build_sb_ccc_0_fccc.v(29)</a><!@TM:1458056437> | Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
@N:<a href="@N:MT480:@XP_HELP">MT480</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.sdc:2:0:2:1:@N:MT480:@XP_MSG">syn_dics.sdc(2)</a><!@TM:1458056437> | Assigning clock "ident_coreinst.comm_block_INST.tck" to command: define_clock {n:ident_coreinst.comm_block_INST.tck} -period {1000.0} -clockgroup {identify_jtag_group1} 
@N:<a href="@N:MT480:@XP_HELP">MT480</a> : <a href="c:\projects\verilog\led_igloo\led_dac_adc_qudr\led_dac_adc_work\libero\mayak_dac_adc\synthesis\synthesis_1\instr_sources\syn_dics.sdc:3:0:3:1:@N:MT480:@XP_MSG">syn_dics.sdc(3)</a><!@TM:1458056437> | Assigning clock "ident_coreinst.comm_block_INST.dr2_tck" to command: define_clock {n:ident_coreinst.comm_block_INST.dr2_tck} -period {1000.0} -clockgroup {identify_jtag_group1} 
Found clock ident_coreinst.comm_block_INST.dr2_tck with period 1000.00ns 
Found clock ident_coreinst.comm_block_INST.tck with period 1000.00ns 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1458056437> | Found inferred clock build_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:build_sb_0.FABOSC_0.RCOSC_25_50MHZ_CCC"</font> 

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1458056437> | Found inferred clock build_sb_CCC_0_FCCC|GL1_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:build_sb_0.CCC_0.GL1_net"</font> 

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1458056437> | Found inferred clock build_sb_CCC_0_FCCC|GL2_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:build_sb_0.CCC_0.GL2_net"</font> 



<a name=timingReport10>@S |##### START OF TIMING REPORT #####[</a>
# Timing Report written on Tue Mar 15 19:40:36 2016
#


Top view:               build
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\instr_sources\syn_dics.sdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1458056437> | Timing report estimates place and route data. Please look at the place and route timing report for final timing. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1458056437> | Clock constraints cover only FF-to-FF paths associated with the clock. 



<a name=performanceSummary11>Performance Summary </a>
*******************


Worst slack in design: 1.411

                                                            Requested     Estimated      Requested     Estimated                 Clock        Clock               
Starting Clock                                              Frequency     Frequency      Period        Period        Slack       Type         Group               
------------------------------------------------------------------------------------------------------------------------------------------------------------------
build_sb_CCC_0_FCCC|GL0_net_inferred_clock                  100.0 MHz     NA             10.000        NA            NA          inferred     Inferred_clkgroup_2 
build_sb_CCC_0_FCCC|GL1_net_inferred_clock                  100.0 MHz     139.3 MHz      10.000        7.178         1.411       inferred     Inferred_clkgroup_1 
build_sb_CCC_0_FCCC|GL2_net_inferred_clock                  100.0 MHz     181.2 MHz      10.000        5.520         3.486       inferred     Inferred_clkgroup_0 
build_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     100.0 MHz     NA             10.000        NA            NA          inferred     Inferred_clkgroup_3 
ident_coreinst.comm_block_INST.dr2_tck                      1.0 MHz       1016.2 MHz     1000.000      0.984         999.016     declared     identify_jtag_group1
ident_coreinst.comm_block_INST.tck                          1.0 MHz       180.5 MHz      1000.000      5.540         994.460     declared     identify_jtag_group1
System                                                      100.0 MHz     152.2 MHz      10.000        6.572         3.428       system       system_clkgroup     
==================================================================================================================================================================
@N:<a href="@N:MT582:@XP_HELP">MT582</a> : <!@TM:1458056437> | Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack 





<a name=clockRelationships12>Clock Relationships</a>
*******************

Clocks                                                                                  |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                    Ending                                      |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                      System                                      |  10.000      3.428    |  No paths    -      |  No paths    -      |  No paths    -    
System                                      build_sb_CCC_0_FCCC|GL2_net_inferred_clock  |  10.000      6.947    |  No paths    -      |  No paths    -      |  No paths    -    
System                                      ident_coreinst.comm_block_INST.tck          |  1000.000    991.382  |  No paths    -      |  No paths    -      |  No paths    -    
System                                      ident_coreinst.comm_block_INST.dr2_tck      |  1000.000    995.398  |  No paths    -      |  No paths    -      |  No paths    -    
build_sb_CCC_0_FCCC|GL2_net_inferred_clock  build_sb_CCC_0_FCCC|GL2_net_inferred_clock  |  10.000      4.480    |  10.000      8.452  |  5.000       3.487  |  No paths    -    
build_sb_CCC_0_FCCC|GL2_net_inferred_clock  ident_coreinst.comm_block_INST.tck          |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
build_sb_CCC_0_FCCC|GL1_net_inferred_clock  build_sb_CCC_0_FCCC|GL2_net_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  Diff grp    -    
build_sb_CCC_0_FCCC|GL1_net_inferred_clock  build_sb_CCC_0_FCCC|GL1_net_inferred_clock  |  10.000      5.132    |  10.000      4.693  |  No paths    -      |  5.000       1.411
ident_coreinst.comm_block_INST.tck          System                                      |  1000.000    990.179  |  No paths    -      |  No paths    -      |  No paths    -    
ident_coreinst.comm_block_INST.tck          build_sb_CCC_0_FCCC|GL2_net_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
ident_coreinst.comm_block_INST.tck          ident_coreinst.comm_block_INST.tck          |  1000.000    994.460  |  No paths    -      |  No paths    -      |  No paths    -    
ident_coreinst.comm_block_INST.dr2_tck      System                                      |  1000.000    998.173  |  No paths    -      |  No paths    -      |  No paths    -    
ident_coreinst.comm_block_INST.dr2_tck      ident_coreinst.comm_block_INST.dr2_tck      |  1000.000    999.016  |  No paths    -      |  No paths    -      |  No paths    -    
================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo13>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport14>Detailed Report for Clock: build_sb_CCC_0_FCCC|GL1_net_inferred_clock</a>
====================================



<a name=startingSlack15>Starting Points with Worst Slack</a>
********************************

                             Starting                                                                         Arrival          
Instance                     Reference                                      Type     Pin     Net              Time        Slack
                             Clock                                                                                             
-------------------------------------------------------------------------------------------------------------------------------
led_igloo_0.cnt_frame[3]     build_sb_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       cnt_frame[3]     0.094       1.411
led_igloo_0.cnt[3]           build_sb_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       cnt[3]           0.094       1.629
led_igloo_0.cnt_frame[1]     build_sb_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       cnt_frame[1]     0.076       1.633
led_igloo_0.cnt[4]           build_sb_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       cnt[4]           0.076       1.670
led_igloo_0.cnt[5]           build_sb_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       cnt[5]           0.076       1.761
led_igloo_0.cnt[1]           build_sb_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       cnt[1]           0.076       1.814
led_igloo_0.cnt_frame[2]     build_sb_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       cnt_frame[2]     0.076       2.083
led_igloo_0.cnt[0]           build_sb_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       GPIO7_c          0.094       2.086
led_igloo_0.cnt[2]           build_sb_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       cnt[2]           0.094       2.090
led_igloo_0.cnt_frame[0]     build_sb_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       cnt_frame[0]     0.076       2.103
===============================================================================================================================


<a name=endingSlack16>Ending Points with Worst Slack</a>
******************************

                                       Starting                                                                                   Required          
Instance                               Reference                                      Type     Pin     Net                        Time         Slack
                                       Clock                                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------
led_igloo_0.data_from_adc\[8\][9]      build_sb_CCC_0_FCCC|GL1_net_inferred_clock     SLE      EN      data_from_adc\[8\]_164     4.707        1.411
led_igloo_0.data_from_adc\[8\][10]     build_sb_CCC_0_FCCC|GL1_net_inferred_clock     SLE      EN      data_from_adc\[8\]_165     4.707        1.411
led_igloo_0.data_from_adc\[8\][11]     build_sb_CCC_0_FCCC|GL1_net_inferred_clock     SLE      EN      data_from_adc\[8\]_166     4.707        1.411
led_igloo_0.data_from_adc\[7\][3]      build_sb_CCC_0_FCCC|GL1_net_inferred_clock     SLE      EN      data_from_adc\[7\]_146     4.707        1.629
led_igloo_0.data_from_adc\[1\][0]      build_sb_CCC_0_FCCC|GL1_net_inferred_clock     SLE      EN      data_from_adc\[1\]_71      4.707        1.734
led_igloo_0.data_from_adc\[2\][0]      build_sb_CCC_0_FCCC|GL1_net_inferred_clock     SLE      EN      data_from_adc\[2\]_83      4.707        1.734
led_igloo_0.data_from_adc\[3\][0]      build_sb_CCC_0_FCCC|GL1_net_inferred_clock     SLE      EN      data_from_adc\[3\]_95      4.707        1.734
led_igloo_0.data_from_adc\[5\][0]      build_sb_CCC_0_FCCC|GL1_net_inferred_clock     SLE      EN      data_from_adc\[5\]_119     4.707        1.734
led_igloo_0.data_from_adc\[6\][0]      build_sb_CCC_0_FCCC|GL1_net_inferred_clock     SLE      EN      data_from_adc\[6\]_131     4.707        1.734
led_igloo_0.data_from_adc\[7\][0]      build_sb_CCC_0_FCCC|GL1_net_inferred_clock     SLE      EN      data_from_adc\[7\]_143     4.707        1.734
====================================================================================================================================================



<a name=worstPaths17>Worst Path Information</a>
<a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr:srsfC:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srs:fp:1242398:1243622:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.293
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.707

    - Propagation time:                      3.296
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     1.411

    Number of logic level(s):                3
    Starting point:                          led_igloo_0.cnt_frame[3] / Q
    Ending point:                            led_igloo_0.data_from_adc\[8\][9] / EN
    The start point is clocked by            build_sb_CCC_0_FCCC|GL1_net_inferred_clock [falling] on pin CLK
    The end   point is clocked by            build_sb_CCC_0_FCCC|GL1_net_inferred_clock [rising] on pin CLK

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                      Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
led_igloo_0.cnt_frame[3]                  SLE      Q        Out     0.094     0.094       -         
cnt_frame[3]                              Net      -        -       0.979     -           24        
led_igloo_0.cnt_RNI1N681[4]               CFG4     D        In      -         1.073       -         
led_igloo_0.cnt_RNI1N681[4]               CFG4     Y        Out     0.408     1.482       -         
N_48_0                                    Net      -        -       0.722     -           9         
led_igloo_0.cnt_RNIMNLM1[3]               CFG3     C        In      -         2.204       -         
led_igloo_0.cnt_RNIMNLM1[3]               CFG3     Y        Out     0.182     2.386       -         
N_491_mux                                 Net      -        -       0.590     -           3         
led_igloo_0.data_from_adc\[8\]_RNO[9]     CFG3     C        In      -         2.976       -         
led_igloo_0.data_from_adc\[8\]_RNO[9]     CFG3     Y        Out     0.182     3.158       -         
data_from_adc\[8\]_164                    Net      -        -       0.138     -           1         
led_igloo_0.data_from_adc\[8\][9]         SLE      EN       In      -         3.296       -         
====================================================================================================
Total path delay (propagation time + setup) of 3.589 is 1.160(32.3%) logic and 2.429(67.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport18>Detailed Report for Clock: build_sb_CCC_0_FCCC|GL2_net_inferred_clock</a>
====================================



<a name=startingSlack19>Starting Points with Worst Slack</a>
********************************

                                 Starting                                                                             Arrival          
Instance                         Reference                                      Type     Pin     Net                  Time        Slack
                                 Clock                                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------
led_igloo_0.fpga_shift_2[1]      build_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      Q       fpga_shift_2[1]      0.094       3.486
led_igloo_0.fpga_shift_2[3]      build_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      Q       fpga_shift_2[3]      0.094       3.499
led_igloo_0.fpga_shift_2[5]      build_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      Q       fpga_shift_2[5]      0.094       3.512
led_igloo_0.fpga_shift_2[7]      build_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      Q       fpga_shift_2[7]      0.094       3.525
led_igloo_0.fpga_shift_2[9]      build_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      Q       fpga_shift_2[9]      0.094       3.537
led_igloo_0.fpga_shift_2[0]      build_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      Q       fpga_shift_2[0]      0.094       3.540
led_igloo_0.fpga_shift_2[11]     build_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      Q       fpga_shift_2[11]     0.094       3.550
led_igloo_0.fpga_shift_2[2]      build_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      Q       fpga_shift_2[2]      0.094       3.553
led_igloo_0.fpga_shift_2[13]     build_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      Q       fpga_shift_2[13]     0.094       3.563
led_igloo_0.fpga_shift_2[4]      build_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      Q       fpga_shift_2[4]      0.094       3.565
=======================================================================================================================================


<a name=endingSlack20>Ending Points with Worst Slack</a>
******************************

                                                                Starting                                                                            Required          
Instance                                                        Reference                                      Type     Pin     Net                 Time         Slack
                                                                Clock                                                                                                 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
led_igloo_0.fpga_flag                                           build_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      D       fpga_flags          4.778        3.486
led_igloo_0.dds_w.sin_o_2_0_dreg[2]                             build_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      D       m71_ns              9.778        4.480
led_igloo_0.dds_w.sin_o_2_0_dreg[1]                             build_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      D       m45                 9.778        4.827
led_igloo_0.dds_w.sin_o_2_0_dreg[9]                             build_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      D       m131                9.778        4.827
led_igloo_0.dds_w.sin_o_2_0_dreg[4]                             build_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      D       m105                9.848        4.843
led_igloo_0.dds_w.sin_o_2_0_dreg[12]                            build_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      D       N_138_i             9.848        4.843
led_igloo_0.dds_w.sin_o_2_0_dreg[10]                            build_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      D       N_134_i             9.778        4.955
led_igloo_0.dds_w.sin_o_2_0_dreg[3]                             build_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      D       m90                 9.778        4.964
led_igloo_0.dds_w.sin_o_2_0_dreg[11]                            build_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      D       N_136_i             9.778        4.964
ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.b7_nYhI39s[9]     build_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      D       b7_nYhI39s_s[9]     9.778        4.974
======================================================================================================================================================================



<a name=worstPaths21>Worst Path Information</a>
<a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr:srsfC:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srs:fp:1250005:1252543:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.222
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.778

    - Propagation time:                      1.292
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.486

    Number of logic level(s):                8
    Starting point:                          led_igloo_0.fpga_shift_2[1] / Q
    Ending point:                            led_igloo_0.fpga_flag / D
    The start point is clocked by            build_sb_CCC_0_FCCC|GL2_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            build_sb_CCC_0_FCCC|GL2_net_inferred_clock [falling] on pin CLK

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                              Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
led_igloo_0.fpga_shift_2[1]       SLE      Q        Out     0.094     0.094       -         
fpga_shift_2[1]                   Net      -        -       0.686     -           2         
led_igloo_0.fpga_flag4_0_I_1      ARI1     C        In      -         0.780       -         
led_igloo_0.fpga_flag4_0_I_1      ARI1     FCO      Out     0.228     1.008       -         
fpga_flag4_0_data_tmp[0]          Net      -        -       0.000     -           1         
led_igloo_0.fpga_flag4_0_I_39     ARI1     FCI      In      -         1.008       -         
led_igloo_0.fpga_flag4_0_I_39     ARI1     FCO      Out     0.013     1.021       -         
fpga_flag4_0_data_tmp[1]          Net      -        -       0.000     -           1         
led_igloo_0.fpga_flag4_0_I_33     ARI1     FCI      In      -         1.021       -         
led_igloo_0.fpga_flag4_0_I_33     ARI1     FCO      Out     0.013     1.034       -         
fpga_flag4_0_data_tmp[2]          Net      -        -       0.000     -           1         
led_igloo_0.fpga_flag4_0_I_27     ARI1     FCI      In      -         1.034       -         
led_igloo_0.fpga_flag4_0_I_27     ARI1     FCO      Out     0.013     1.046       -         
fpga_flag4_0_data_tmp[3]          Net      -        -       0.000     -           1         
led_igloo_0.fpga_flag4_0_I_21     ARI1     FCI      In      -         1.046       -         
led_igloo_0.fpga_flag4_0_I_21     ARI1     FCO      Out     0.013     1.059       -         
fpga_flag4_0_data_tmp[4]          Net      -        -       0.000     -           1         
led_igloo_0.fpga_flag4_0_I_15     ARI1     FCI      In      -         1.059       -         
led_igloo_0.fpga_flag4_0_I_15     ARI1     FCO      Out     0.013     1.072       -         
fpga_flag4_0_data_tmp[5]          Net      -        -       0.000     -           1         
led_igloo_0.fpga_flag4_0_I_9      ARI1     FCI      In      -         1.072       -         
led_igloo_0.fpga_flag4_0_I_9      ARI1     FCO      Out     0.013     1.084       -         
fpga_flag4_0_data_tmp[6]          Net      -        -       0.000     -           1         
led_igloo_0.fpga_flag4_0_I_45     ARI1     FCI      In      -         1.084       -         
led_igloo_0.fpga_flag4_0_I_45     ARI1     FCO      Out     0.013     1.097       -         
fpga_flags                        Net      -        -       0.195     -           1         
led_igloo_0.fpga_flag             SLE      D        In      -         1.292       -         
============================================================================================
Total path delay (propagation time + setup) of 1.514 is 0.633(41.8%) logic and 0.881(58.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport22>Detailed Report for Clock: ident_coreinst.comm_block_INST.dr2_tck</a>
====================================



<a name=startingSlack23>Starting Points with Worst Slack</a>
********************************

                                                              Starting                                                                        Arrival            
Instance                                                      Reference                                  Type     Pin     Net                 Time        Slack  
                                                              Clock                                                                                              
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[0]     0.094       998.173
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[1]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[1]     0.076       999.016
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[2]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[2]     0.076       999.016
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[3]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[3]     0.076       999.016
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[4]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[4]     0.076       999.016
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[5]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[5]     0.076       999.016
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[6]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[6]     0.076       999.016
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[7]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[7]     0.076       999.016
=================================================================================================================================================================


<a name=endingSlack24>Ending Points with Worst Slack</a>
******************************

                                                                         Starting                                                                          Required            
Instance                                                                 Reference                                  Type      Pin      Net                 Time         Slack  
                                                                         Clock                                                                                                 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                        ident_coreinst.comm_block_INST.dr2_tck     UJTAG     UTDO     b9_PLF_6lNa2        1000.000     998.173
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0]                ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[1]     999.778      999.016
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[1]                ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[2]     999.778      999.016
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[2]                ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[3]     999.778      999.016
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[3]                ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[4]     999.778      999.016
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[4]                ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[5]     999.778      999.016
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[5]                ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[6]     999.778      999.016
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[6]                ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[7]     999.778      999.016
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[0]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[0]     999.778      999.016
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[1]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[1]     999.778      999.016
===============================================================================================================================================================================



<a name=worstPaths25>Worst Path Information</a>
<a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr:srsfC:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srs:fp:1259269:1260007:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1000.000

    - Propagation time:                      1.827
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.173

    Number of logic level(s):                1
    Starting point:                          ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0] / Q
    Ending point:                            ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UTDO
    The start point is clocked by            ident_coreinst.comm_block_INST.dr2_tck [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                          Type      Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0]     SLE       Q        Out     0.094     0.094       -         
b9_OvyH3_saL[0]                                               Net       -        -       0.686     -           2         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_1           CFG4      A        In      -         0.780       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_1           CFG4      Y        Out     0.076     0.856       -         
b9_PLF_6lNa2                                                  Net       -        -       0.971     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw             UJTAG     UTDO     In      -         1.827       -         
=========================================================================================================================
Total path delay (propagation time + setup) of 1.827 is 0.170(9.3%) logic and 1.657(90.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport26>Detailed Report for Clock: ident_coreinst.comm_block_INST.tck</a>
====================================



<a name=startingSlack27>Starting Points with Worst Slack</a>
********************************

                                                                Starting                                                                              Arrival            
Instance                                                        Reference                              Type        Pin            Net                 Time        Slack  
                                                                Clock                                                                                                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.IICE_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_8      ident_coreinst.comm_block_INST.tck     RAM1K18     A_DOUT[15]     b7_vFW_PlM[159]     0.291       990.179
ident_coreinst.IICE_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_11     ident_coreinst.comm_block_INST.tck     RAM1K18     A_DOUT[4]      b7_vFW_PlM[202]     0.291       990.179
ident_coreinst.IICE_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_7      ident_coreinst.comm_block_INST.tck     RAM1K18     A_DOUT[11]     b7_vFW_PlM[137]     0.291       990.219
ident_coreinst.IICE_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_4      ident_coreinst.comm_block_INST.tck     RAM1K18     A_DOUT[4]      b7_vFW_PlM[76]      0.291       990.405
ident_coreinst.IICE_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_5      ident_coreinst.comm_block_INST.tck     RAM1K18     A_DOUT[10]     b7_vFW_PlM[100]     0.291       990.405
ident_coreinst.IICE_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_8      ident_coreinst.comm_block_INST.tck     RAM1K18     A_DOUT[16]     b7_vFW_PlM[160]     0.291       990.405
ident_coreinst.IICE_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_19     ident_coreinst.comm_block_INST.tck     RAM1K18     A_DOUT[8]      b7_vFW_PlM[350]     0.291       990.405
ident_coreinst.IICE_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_24     ident_coreinst.comm_block_INST.tck     RAM1K18     A_DOUT[10]     b7_vFW_PlM[442]     0.291       990.405
ident_coreinst.IICE_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_6      ident_coreinst.comm_block_INST.tck     RAM1K18     A_DOUT[7]      b7_vFW_PlM[115]     0.291       990.417
ident_coreinst.IICE_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_0      ident_coreinst.comm_block_INST.tck     RAM1K18     A_DOUT[2]      b7_vFW_PlM[2]       0.291       990.445
=========================================================================================================================================================================


<a name=endingSlack28>Ending Points with Worst Slack</a>
******************************

                                                               Starting                                                                             Required            
Instance                                                       Reference                              Type        Pin            Net                Time         Slack  
                                                               Clock                                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw              ident_coreinst.comm_block_INST.tck     UJTAG       UTDO           b9_PLF_6lNa2       1000.000     990.179
ident_coreinst.IICE_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_0     ident_coreinst.comm_block_INST.tck     RAM1K18     A_ADDR[13]     b9_v_mzCDYXs_3     999.498      994.460
ident_coreinst.IICE_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_1     ident_coreinst.comm_block_INST.tck     RAM1K18     A_ADDR[13]     b9_v_mzCDYXs_3     999.498      994.460
ident_coreinst.IICE_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_2     ident_coreinst.comm_block_INST.tck     RAM1K18     A_ADDR[13]     b9_v_mzCDYXs_3     999.498      994.460
ident_coreinst.IICE_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_3     ident_coreinst.comm_block_INST.tck     RAM1K18     A_ADDR[13]     b9_v_mzCDYXs_3     999.498      994.460
ident_coreinst.IICE_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_4     ident_coreinst.comm_block_INST.tck     RAM1K18     A_ADDR[13]     b9_v_mzCDYXs_3     999.498      994.460
ident_coreinst.IICE_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_5     ident_coreinst.comm_block_INST.tck     RAM1K18     A_ADDR[13]     b9_v_mzCDYXs_3     999.498      994.460
ident_coreinst.IICE_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_6     ident_coreinst.comm_block_INST.tck     RAM1K18     A_ADDR[13]     b9_v_mzCDYXs_3     999.498      994.460
ident_coreinst.IICE_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_7     ident_coreinst.comm_block_INST.tck     RAM1K18     A_ADDR[13]     b9_v_mzCDYXs_3     999.498      994.460
ident_coreinst.IICE_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_8     ident_coreinst.comm_block_INST.tck     RAM1K18     A_ADDR[13]     b9_v_mzCDYXs_3     999.498      994.460
========================================================================================================================================================================



<a name=worstPaths29>Worst Path Information</a>
<a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr:srsfC:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srs:fp:1267160:1271747:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1000.000

    - Propagation time:                      9.821
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 990.179

    Number of logic level(s):                10
    Starting point:                          ident_coreinst.IICE_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_8 / A_DOUT[15]
    Ending point:                            ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UTDO
    The start point is clocked by            ident_coreinst.comm_block_INST.tck [rising] on pin A_DOUT_CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                                    Pin            Pin               Arrival     No. of    
Name                                                                  Type        Name           Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.IICE_INST.b3_SoW_0.b3_SoW.b3_SoW_b3_SoW_0_8            RAM1K18     A_DOUT[15]     Out     0.291     0.291       -         
b7_vFW_PlM[159]                                                       Net         -              -       0.971     -           1         
ident_coreinst.IICE_INST.b3_SoW_0.b3_PLF_55                           CFG4        D              In      -         1.263       -         
ident_coreinst.IICE_INST.b3_SoW_0.b3_PLF_55                           CFG4        Y              Out     0.408     1.671       -         
b3_PLF_55                                                             Net         -              -       0.483     -           1         
ident_coreinst.IICE_INST.b3_SoW_0.b3_PLF_355                          CFG4        D              In      -         2.154       -         
ident_coreinst.IICE_INST.b3_SoW_0.b3_PLF_355                          CFG4        Y              Out     0.408     2.563       -         
b3_PLF_355                                                            Net         -              -       0.483     -           1         
ident_coreinst.IICE_INST.b3_SoW_0.b3_PLF_430                          CFG4        D              In      -         3.046       -         
ident_coreinst.IICE_INST.b3_SoW_0.b3_PLF_430                          CFG4        Y              Out     0.408     3.454       -         
b3_PLF_430                                                            Net         -              -       0.483     -           1         
ident_coreinst.IICE_INST.b3_SoW_0.b3_PLF_442                          CFG4        C              In      -         3.938       -         
ident_coreinst.IICE_INST.b3_SoW_0.b3_PLF_442                          CFG4        Y              Out     0.182     4.120       -         
b3_PLF_442                                                            Net         -              -       0.483     -           1         
ident_coreinst.IICE_INST.b3_SoW_0.b3_PLF_451                          CFG4        D              In      -         4.603       -         
ident_coreinst.IICE_INST.b3_SoW_0.b3_PLF_451                          CFG4        Y              Out     0.408     5.011       -         
b3_PLF_451                                                            Net         -              -       0.483     -           1         
ident_coreinst.IICE_INST.b3_SoW_0.b3_PLF                              CFG4        D              In      -         5.495       -         
ident_coreinst.IICE_INST.b3_SoW_0.b3_PLF                              CFG4        Y              Out     0.408     5.903       -         
b9_OFWNT9Mxf                                                          Net         -              -       0.483     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_u_bm     CFG4        A              In      -         6.386       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_u_bm     CFG4        Y              Out     0.076     6.462       -         
b3_PLF_u_bm                                                           Net         -              -       0.483     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b10_nvscB_rGsL.b3_PLF            CFG4        B              In      -         6.945       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b10_nvscB_rGsL.b3_PLF            CFG4        Y              Out     0.143     7.088       -         
b3_PLF                                                                Net         -              -       0.483     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_1_1                 CFG4        D              In      -         7.571       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_1_1                 CFG4        Y              Out     0.384     7.955       -         
b9_PLF_6lNa2_1_1                                                      Net         -              -       0.483     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_1                   CFG4        D              In      -         8.438       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_1                   CFG4        Y              Out     0.411     8.849       -         
b9_PLF_6lNa2                                                          Net         -              -       0.971     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                     UJTAG       UTDO           In      -         9.821       -         
=========================================================================================================================================
Total path delay (propagation time + setup) of 9.821 is 3.529(35.9%) logic and 6.292(64.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport30>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack31>Starting Points with Worst Slack</a>
********************************

                                                                         Starting                                                      Arrival          
Instance                                                                 Reference     Type      Pin          Net                      Time        Slack
                                                                         Clock                                                                          
--------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[2]     System        SLE       Q            b13_nvmFL_fx2rbuQ[1]     0.076       3.428
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[4]     System        SLE       Q            b13_nvmFL_fx2rbuQ[3]     0.094       3.478
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[1]     System        SLE       Q            b13_nvmFL_fx2rbuQ[0]     0.094       3.482
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                        System        UJTAG     UIREG[4]     b6_uS_MrX[3]             0.000       3.738
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                        System        UJTAG     UIREG[3]     b6_uS_MrX[2]             0.000       3.782
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[6]     System        SLE       Q            b13_nvmFL_fx2rbuQ[5]     0.094       3.806
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[3]     System        SLE       Q            b13_nvmFL_fx2rbuQ[2]     0.076       4.020
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[5]     System        SLE       Q            b13_nvmFL_fx2rbuQ[4]     0.094       4.064
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                        System        UJTAG     UIREG[2]     b6_uS_MrX[1]             0.000       4.146
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                        System        UJTAG     UIREG[5]     b6_uS_MrX[4]             0.000       4.357
========================================================================================================================================================


<a name=endingSlack32>Ending Points with Worst Slack</a>
******************************

                                                                                       Starting                                                 Required          
Instance                                                                               Reference     Type      Pin      Net                     Time         Slack
                                                                                       Clock                                                                      
------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                                      System        UJTAG     UTDO     b9_PLF_6lNa2            10.000       3.428
ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.b11_nUTGT_khWqH.genblk3\.b8_vABZ3qsY     System        SLE       EN       b8_vABZ3qsY_RNO         9.707        4.801
ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.b11_nUTGT_khWqH.genblk2\.b3_nUT[0]       System        SLE       EN       b15_nYhI39swMeEd_Mg     9.707        5.340
ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.b11_nUTGT_khWqH.genblk2\.b3_nUT[1]       System        SLE       EN       b15_nYhI39swMeEd_Mg     9.707        5.340
ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.b11_nUTGT_khWqH.genblk2\.b3_nUT[2]       System        SLE       EN       b15_nYhI39swMeEd_Mg     9.707        5.340
ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.b11_nUTGT_khWqH.genblk2\.b3_nUT[3]       System        SLE       EN       b15_nYhI39swMeEd_Mg     9.707        5.340
ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.b11_nUTGT_khWqH.genblk2\.b3_nUT[4]       System        SLE       EN       b15_nYhI39swMeEd_Mg     9.707        5.340
ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.b11_nUTGT_khWqH.genblk2\.b3_nUT[5]       System        SLE       EN       b15_nYhI39swMeEd_Mg     9.707        5.340
ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.b11_nUTGT_khWqH.genblk2\.b3_nUT[6]       System        SLE       EN       b15_nYhI39swMeEd_Mg     9.707        5.340
ident_coreinst.IICE_INST.b8_12m_IFLY.b5_nUTGT.b11_nUTGT_khWqH.genblk2\.b3_nUT[7]       System        SLE       EN       b15_nYhI39swMeEd_Mg     9.707        5.340
==================================================================================================================================================================



<a name=worstPaths33>Worst Path Information</a>
<a href="C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srr:srsfC:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.srs:fp:1278556:1281892:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.000

    - Propagation time:                      6.572
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 3.428

    Number of logic level(s):                7
    Starting point:                          ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[2] / Q
    Ending point:                            ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UTDO
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                                          Pin      Pin               Arrival     No. of    
Name                                                                          Type      Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[2]          SLE       Q        Out     0.076     0.076       -         
b13_nvmFL_fx2rbuQ[1]                                                          Net       -        -       0.799     -           9         
ident_coreinst.IICE_INST.b3_SoW_0.virOut.un1_b13_PLF_2grFt_FH911_i_a2_0_1     CFG2      A        In      -         0.875       -         
ident_coreinst.IICE_INST.b3_SoW_0.virOut.un1_b13_PLF_2grFt_FH911_i_a2_0_1     CFG2      Y        Out     0.087     0.963       -         
un1_b13_PLF_2grFt_FH911_i_a2_0_1                                              Net       -        -       0.483     -           1         
ident_coreinst.IICE_INST.b3_SoW_0.virOut.un1_b13_PLF_2grFt_FH911_i_a2_0       CFG4      B        In      -         1.446       -         
ident_coreinst.IICE_INST.b3_SoW_0.virOut.un1_b13_PLF_2grFt_FH911_i_a2_0       CFG4      Y        Out     0.143     1.589       -         
N_21                                                                          Net       -        -       0.590     -           3         
ident_coreinst.IICE_INST.b3_SoW_0.b7_yYh03wy_u_0_a2                           CFG4      B        In      -         2.179       -         
ident_coreinst.IICE_INST.b3_SoW_0.b7_yYh03wy_u_0_a2                           CFG4      Y        Out     0.143     2.321       -         
b7_yYh03wy                                                                    Net       -        -       0.483     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_u_am             CFG3      B        In      -         2.805       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b12_PLF_6lN_8tYv.b3_PLF_u_am             CFG3      Y        Out     0.143     2.947       -         
b3_PLF_u_am                                                                   Net       -        -       0.483     -           1         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b10_nvscB_rGsL.b3_PLF                    CFG4      D        In      -         3.431       -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b10_nvscB_rGsL.b3_PLF                    CFG4      Y        Out     0.408     3.839       -         
b3_PLF                                                                        Net       -        -       0.483     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_1_1                         CFG4      D        In      -         4.322       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_1_1                         CFG4      Y        Out     0.384     4.707       -         
b9_PLF_6lNa2_1_1                                                              Net       -        -       0.483     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_1                           CFG4      D        In      -         5.190       -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2_1                           CFG4      Y        Out     0.411     5.601       -         
b9_PLF_6lNa2                                                                  Net       -        -       0.971     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                             UJTAG     UTDO     In      -         6.572       -         
=========================================================================================================================================
Total path delay (propagation time + setup) of 6.572 is 1.795(27.3%) logic and 4.777(72.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished final timing analysis (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:21s; Memory used current: 204MB peak: 230MB)


Finished timing report (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:21s; Memory used current: 204MB peak: 230MB)

---------------------------------------
<a name=resourceUsage34>Resource Usage Report for build </a>

Mapping to part: m2gl050tfbga896-1
Cell usage:
CCC             1 use
CLKINT          3 uses
RCOSC_25_50MHZ  1 use
UJTAG           1 use
CFG1           15 uses
CFG2           135 uses
CFG3           523 uses
CFG4           1755 uses

Carry primitives used for arithmetic functions:
ARI1           174 uses


Sequential Cells: 
SLE            3416 uses

DSP Blocks:    0

I/O ports: 185
I/O primitives: 179
INBUF          52 uses
OUTBUF         55 uses
TRIBUFF        72 uses


Global Clock Buffers: 3


RAM/ROM usage summary
Block Rams (RAM1K18) : 26

Total LUTs:    2602

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 936; LUTs = 936;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  3416 + 0 + 936 + 0 = 4352;
Total number of LUTs after P&R:  2602 + 0 + 936 + 0 = 3538;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:22s; Memory used current: 66MB peak: 230MB)

Process took 0h:00m:22s realtime, 0h:00m:22s cputime
# Tue Mar 15 19:40:37 2016

###########################################################]

</pre></samp></body></html>
