// Seed: 3125910292
module module_0;
  integer id_1 = 1'b0;
  wire id_2;
endmodule
macromodule module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  uwire id_4;
  assign id_1 = id_4;
  module_0();
  assign id_4 = id_4;
  assign id_1 = 1;
endmodule
module module_2 (
    output wor   id_0,
    input  uwire id_1,
    output wor   id_2,
    output wor   id_3
);
  wire id_5;
  supply1 id_6, id_7;
  and (id_0, id_1, id_5, id_6, id_7);
  assign id_6 = 1 - id_1;
  module_0();
  wire id_8;
endmodule
