// Seed: 2978818786
module module_0 (
    input wor id_0,
    input tri id_1,
    input tri id_2,
    output tri0 id_3,
    input tri1 id_4,
    output tri1 id_5,
    input uwire id_6,
    input wand id_7,
    input supply1 id_8
    , id_35,
    input wire id_9,
    input supply0 id_10
    , id_36,
    input tri id_11,
    input wor id_12,
    output tri0 id_13,
    output uwire id_14,
    input wand id_15,
    input wand id_16,
    output uwire id_17,
    input supply1 id_18,
    output wire id_19,
    input wand id_20,
    input tri0 id_21,
    input tri0 id_22
    , id_37,
    input tri id_23,
    output supply1 id_24,
    output supply1 id_25,
    input tri0 id_26
    , id_38,
    output wand id_27,
    input tri1 id_28,
    input wor id_29,
    input tri0 id_30,
    output uwire id_31,
    output wand id_32,
    output tri1 id_33
);
  wire id_39;
endmodule
module module_1 (
    input  tri0  id_0,
    input  uwire id_1,
    input  wor   id_2,
    output tri   id_3,
    input  logic id_4,
    output wor   id_5
);
  wire id_7;
  module_0(
      id_0,
      id_1,
      id_0,
      id_3,
      id_2,
      id_3,
      id_1,
      id_1,
      id_2,
      id_2,
      id_0,
      id_2,
      id_2,
      id_3,
      id_3,
      id_1,
      id_1,
      id_3,
      id_2,
      id_3,
      id_1,
      id_0,
      id_2,
      id_2,
      id_5,
      id_3,
      id_0,
      id_5,
      id_1,
      id_1,
      id_2,
      id_3,
      id_3,
      id_3
  );
  reg id_8;
  initial if (1) id_8 <= id_4;
endmodule
