Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 11b7dfaeee01430fbd0838ae82a0b43d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu16_tb2_behav xil_defaultlib.alu16_tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-277] actual bit length 32 differs from formal bit length 1 [C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/leq.v:43]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/alu16.v:45]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port r2 [C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/invert.v:49]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/alu16.v:46]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port r2 [C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/decrement.v:30]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port r2 [C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/increment.v:30]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port result [C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/alu16.v:57]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/leq.v:39]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port out [C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/leq.v:40]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D12 [C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/alu16.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D12 [C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/alu16.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D12 [C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/alu16.v:69]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D12 [C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/alu16.v:73]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D12 [C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/alu16.v:77]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D12 [C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/alu16.v:81]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D12 [C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/alu16.v:85]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D12 [C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/alu16.v:89]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D12 [C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/alu16.v:93]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D12 [C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/alu16.v:97]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D12 [C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/alu16.v:101]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D12 [C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/alu16.v:105]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D12 [C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/alu16.v:109]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D12 [C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/alu16.v:113]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D12 [C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/alu16.v:117]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D12 [C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/alu16.v:121]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D2 [C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/alu16.v:125]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D9 [C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/alu16.v:126]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.addbit
Compiling module xil_defaultlib.addition
Compiling module xil_defaultlib.invert
Compiling module xil_defaultlib.subtraction
Compiling module xil_defaultlib.bitwiseOR
Compiling module xil_defaultlib.bitwiseAND
Compiling module xil_defaultlib.decrement
Compiling module xil_defaultlib.increment
Compiling module xil_defaultlib.ASL
Compiling module xil_defaultlib.ASR
Compiling module xil_defaultlib.LSL
Compiling module xil_defaultlib.LSR
Compiling module xil_defaultlib.leq
Compiling module xil_defaultlib.m21
Compiling module xil_defaultlib.m41
Compiling module xil_defaultlib.m161
Compiling module xil_defaultlib.zero
Compiling module xil_defaultlib.alu16
Compiling module xil_defaultlib.alu16_tb2
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu16_tb2_behav
