-- VHDL test case input
signal a_bit : bit := '0'

