[{"DBLP title": "Fast and Efficient FPGA-Based Feature Detection Employing the SURF Algorithm.", "DBLP authors": ["Dimitris Bouris", "Antonis Nikitakis", "Ioannis Papaefstathiou"], "year": 2010, "doi": "https://doi.org/10.1109/FCCM.2010.11", "OA papers": [{"PaperId": "https://openalex.org/W2158059210", "PaperTitle": "Fast and Efficient FPGA-Based Feature Detection Employing the SURF Algorithm", "Year": 2010, "CitationCount": 63, "EstimatedCitation": 63, "Affiliations": {"Technical University of Crete": 3.0}, "Authors": ["Dimitris Bouris", "Antonis Nikitakis", "Ioannis Papaefstathiou"]}]}, {"DBLP title": "Accelerating Viola-Jones Face Detection to FPGA-Level Using GPUs.", "DBLP authors": ["Daniel Hefenbrock", "Jason Oberg", "Nhat Thanh", "Ryan Kastner", "Scott B. Baden"], "year": 2010, "doi": "https://doi.org/10.1109/FCCM.2010.12", "OA papers": [{"PaperId": "https://openalex.org/W2105827278", "PaperTitle": "Accelerating Viola-Jones Face Detection to FPGA-Level Using GPUs", "Year": 2010, "CitationCount": 91, "EstimatedCitation": 91, "Affiliations": {"University of California, San Diego": 5.0}, "Authors": ["Daniel Hefenbrock", "Jason Oberg", "Nhat Tan Nguyen Thanh", "Ryan Kastner", "Scott B. Baden"]}]}, {"DBLP title": "Accelerating the Nonuniform Fast Fourier Transform Using FPGAs.", "DBLP authors": ["Srinidhi Kestur", "Sungho Park", "Kevin M. Irick", "Vijaykrishnan Narayanan"], "year": 2010, "doi": "https://doi.org/10.1109/FCCM.2010.13", "OA papers": [{"PaperId": "https://openalex.org/W2118282456", "PaperTitle": "Accelerating the Nonuniform Fast Fourier Transform Using FPGAs", "Year": 2010, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Pennsylvania State University": 4.0}, "Authors": ["Srinidhi Kestur", "Sungho Park", "Kevin M. Irick", "Vijaykrishnan Narayanan"]}]}, {"DBLP title": "Increased Performace of FPGA-Based Color Classification System.", "DBLP authors": ["Junguk Cho", "Bridget Benson", "Sunsern Cheamanunkul", "Ryan Kastner"], "year": 2010, "doi": "https://doi.org/10.1109/FCCM.2010.50", "OA papers": [{"PaperId": "https://openalex.org/W2142570584", "PaperTitle": "Increased Performace of FPGA-Based Color Classification System", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of California, San Diego": 4.0}, "Authors": ["Jung Uk Cho", "Bridget Benson", "Sunsern Cheamanukul", "Ryan Kastner"]}]}, {"DBLP title": "Pipelined Hardware Architecture for High-Speed Optical Flow Estimation Using FPGA.", "DBLP authors": ["Seunghun Jin", "Dongkyun Kim", "Duc Dung Nguyen", "Jae Wook Jeon"], "year": 2010, "doi": "https://doi.org/10.1109/FCCM.2010.14", "OA papers": [{"PaperId": "https://openalex.org/W2107052811", "PaperTitle": "Pipelined Hardware Architecture for High-Speed Optical Flow Estimation Using FPGA", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Sungkyunkwan University": 4.0}, "Authors": ["Seung-Hun Jin", "Dongkyun Kim", "Gopalakrishnan Kumar", "Jae Wook Jeon"]}]}, {"DBLP title": "Distributed Hardware-Based Microkernels: Making Heterogeneous OS Functionality a System Primitive.", "DBLP authors": ["Jason Agron", "David Andrews"], "year": 2010, "doi": "https://doi.org/10.1109/FCCM.2010.15", "OA papers": [{"PaperId": "https://openalex.org/W2135511733", "PaperTitle": "Distributed Hardware-Based Microkernels: Making Heterogeneous OS Functionality a System Primitive", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Arkansas at Fayetteville": 2.0}, "Authors": ["Jason Agron", "David L. Andrews"]}]}, {"DBLP title": "Improving the Robustness of a Softcore Processor against SEUs by Using TMR and Partial Reconfiguration.", "DBLP authors": ["Yoshihiro Ichinomiya", "Shiro Tanoue", "Motoki Amagasaki", "Masahiro Iida", "Morihiro Kuga", "Toshinori Sueyoshi"], "year": 2010, "doi": "https://doi.org/10.1109/FCCM.2010.16", "OA papers": [{"PaperId": "https://openalex.org/W2153224608", "PaperTitle": "Improving the Robustness of a Softcore Processor against SEUs by Using TMR and Partial Reconfiguration", "Year": 2010, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"Kumamoto University": 6.0}, "Authors": ["Yoshihiro Ichinomiya", "Shiro Tanoue", "Motoki Amagasaki", "Masahiro Iida", "Morihiro Kuga", "Toshinori Sueyoshi"]}]}, {"DBLP title": "Energy-Aware Optimisation for Run-Time Reconfiguration.", "DBLP authors": ["Tobias Becker", "Wayne Luk", "Peter Y. K. Cheung"], "year": 2010, "doi": "https://doi.org/10.1109/FCCM.2010.17", "OA papers": [{"PaperId": "https://openalex.org/W2171385931", "PaperTitle": "Energy-Aware Optimisation for Run-Time Reconfiguration", "Year": 2010, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Imperial College London": 3.0}, "Authors": ["Tobias Becker", "Wayne Luk", "Peter Y. K. Cheung"]}]}, {"DBLP title": "A Communication Aware Online Task Scheduling Algorithm for FPGA-Based Partially Reconfigurable Systems.", "DBLP authors": ["Yi Lu", "Thomas Marconi", "Koen Bertels", "Georgi Gaydadjiev"], "year": 2010, "doi": "https://doi.org/10.1109/FCCM.2010.18", "OA papers": [{"PaperId": "https://openalex.org/W2156193917", "PaperTitle": "A Communication Aware Online Task Scheduling Algorithm for FPGA-Based Partially Reconfigurable Systems", "Year": 2010, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Delft University of Technology": 4.0}, "Authors": ["Yi Lu", "Thomas Marconi", "Koen Bertels", "Georgi Gaydadjiev"]}]}, {"DBLP title": "Fine-Grained Partial Runtime Reconfiguration on Virtex-5 FPGAs.", "DBLP authors": ["Dirk Koch", "Christian Beckhoff", "Jim T\u00f8rresen"], "year": 2010, "doi": "https://doi.org/10.1109/FCCM.2010.19", "OA papers": [{"PaperId": "https://openalex.org/W2142315955", "PaperTitle": "Fine-Grained Partial Runtime Reconfiguration on Virtex-5 FPGAs", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Oslo": 3.0}, "Authors": ["Dirk Koch", "Christian Beckhoff", "Jim Torrison"]}]}, {"DBLP title": "Combining Duplication, Partial Reconfiguration and Software for On-line Error Diagnosis and Recovery in SRAM-Based FPGAs.", "DBLP authors": ["Anargyros Ilias", "Kyprianos Papadimitriou", "Apostolos Dollas"], "year": 2010, "doi": "https://doi.org/10.1109/FCCM.2010.20", "OA papers": [{"PaperId": "https://openalex.org/W2164487717", "PaperTitle": "Combining Duplication, Partial Reconfiguration and Software for On-line Error Diagnosis and Recovery in SRAM-Based FPGAs", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Technical University of Crete": 3.0}, "Authors": ["Anargyros Ilias", "Kyprianos Papadimitriou", "Apostolos Dollas"]}]}, {"DBLP title": "Hardware Acceleration of Approximate Tandem Repeat Detection.", "DBLP authors": ["Tom\u00e1s Mart\u00ednek", "Matej Lexa"], "year": 2010, "doi": "https://doi.org/10.1109/FCCM.2010.21", "OA papers": [{"PaperId": "https://openalex.org/W2142616818", "PaperTitle": "Hardware Acceleration of Approximate Tandem Repeat Detection", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Brno University of Technology": 1.0, "Masaryk University": 1.0}, "Authors": ["Tom\u00e1\u0161 Mart\u00ednek", "Matej Lexa"]}]}, {"DBLP title": "Rapid RNA Folding: Analysis and Acceleration of the Zuker Recurrence.", "DBLP authors": ["Arpith C. Jacob", "Jeremy D. Buhler", "Roger D. Chamberlain"], "year": 2010, "doi": "https://doi.org/10.1109/FCCM.2010.22", "OA papers": [{"PaperId": "https://openalex.org/W2097335492", "PaperTitle": "Rapid RNA Folding: Analysis and Acceleration of the Zuker Recurrence", "Year": 2010, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Washington University in St. Louis": 3.0}, "Authors": ["Arpith C. Jacob", "Jeremy Buhler", "Roger D. Chamberlain"]}]}, {"DBLP title": "Reaping the Processing Potential of FPGA on Double-Precision Floating-Point Operations: An Eigenvalue Solver Case Study.", "DBLP authors": ["Miaoqing Huang", "\u00d6zlem Kilic"], "year": 2010, "doi": "https://doi.org/10.1109/FCCM.2010.23", "OA papers": [{"PaperId": "https://openalex.org/W2131646007", "PaperTitle": "Reaping the Processing Potential of FPGA on Double-Precision Floating-Point Operations: An Eigenvalue Solver Case Study", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Arkansas at Fayetteville": 1.0, "University of America": 0.5, "Catholic University of America": 0.5}, "Authors": ["Miaoqing Huang", "Ozlem Kilic"]}]}, {"DBLP title": "Performing Floating-Point Accumulation on a Modern FPGA in Single and Double Precision.", "DBLP authors": ["Tarek Ould Bachir", "Jean-Pierre David"], "year": 2010, "doi": "https://doi.org/10.1109/FCCM.2010.24", "OA papers": [{"PaperId": "https://openalex.org/W2104266867", "PaperTitle": "Performing Floating-Point Accumulation on a Modern FPGA in Single and Double Precision", "Year": 2010, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Polytechnique Montr\u00e9al": 2.0}, "Authors": ["Tarek Ould Bachir", "Jean-Pierre David"]}]}, {"DBLP title": "Blocking LU Decomposition for FPGAs.", "DBLP authors": ["Guiming Wu", "Yong Dou", "Gregory D. Peterson"], "year": 2010, "doi": "https://doi.org/10.1109/FCCM.2010.25", "OA papers": [{"PaperId": "https://openalex.org/W2144934857", "PaperTitle": "Blocking LU Decomposition for FPGAs", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"National University of Defense Technology": 2.0, "University of Tennessee at Knoxville": 1.0}, "Authors": ["Guiming Wu", "Yong Dou", "Gregory M. Peterson"]}]}, {"DBLP title": "Acceleration of a DWT-Based Algorithm for Short Exposure Stellar Images Processing on a HPRC Platform.", "DBLP authors": ["F. Javier Garrig\u00f3s", "J. Javier Mart\u00ednez", "Isidro Vill\u00f3-P\u00e9rez", "F. Javier Toledo", "Jos\u00e9 Manuel Ferr\u00e1ndez"], "year": 2010, "doi": "https://doi.org/10.1109/FCCM.2010.26", "OA papers": [{"PaperId": "https://openalex.org/W2134688426", "PaperTitle": "Acceleration of a DWT-Based Algorithm for Short Exposure Stellar Images Processing on a HPRC Platform", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Universidad Polit\u00e9cnica de Cartagena": 5.0}, "Authors": ["Javier Garrig\u00f3s", "J. Alfredo Mart\u00ednez", "Isidro Vill\u00f3", "F. Javier Toledo", "Jos\u00e9 Manuel Ferr\u00e1ndez"]}]}, {"DBLP title": "A TDMA Ethernet Switch for Dynamic Real-Time Communication.", "DBLP authors": ["Gonzalo Carvajal", "Sebastian Fischmeister"], "year": 2010, "doi": "https://doi.org/10.1109/FCCM.2010.27", "OA papers": [{"PaperId": "https://openalex.org/W2160690473", "PaperTitle": "A TDMA Ethernet Switch for Dynamic Real-Time Communication", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Concepci\u00f3n": 1.0, "University of Waterloo": 1.0}, "Authors": ["Gonzalo Carvajal", "Sebastian Fischmeister"]}]}, {"DBLP title": "Designing Modular Hardware Accelerators in C with ROCCC 2.0.", "DBLP authors": ["Jason R. Villarreal", "Adrian Park", "Walid A. Najjar", "Robert J. Halstead"], "year": 2010, "doi": "https://doi.org/10.1109/FCCM.2010.28", "OA papers": [{"PaperId": "https://openalex.org/W2127699991", "PaperTitle": "Designing Modular Hardware Accelerators in C with ROCCC 2.0", "Year": 2010, "CitationCount": 163, "EstimatedCitation": 163, "Affiliations": {"[Jacquard Computing, Inc., USA]": 2.0, "University of California, Riverside": 2.0}, "Authors": ["Jason Villarreal", "Adrian Park", "Walid Najjar", "Robert J. Halstead"]}]}, {"DBLP title": "SIRC: An Extensible Reconfigurable Computing Communication API.", "DBLP authors": ["Ken Eguro"], "year": 2010, "doi": "https://doi.org/10.1109/FCCM.2010.29", "OA papers": [{"PaperId": "https://openalex.org/W2123495558", "PaperTitle": "SIRC: An Extensible Reconfigurable Computing Communication API", "Year": 2010, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"Microsoft (United States)": 1.0}, "Authors": ["Ken Eguro"]}]}, {"DBLP title": "ShapeUp: A High-Level Design Approach to Simplify Module Interconnection on FPGAs.", "DBLP authors": ["Christopher E. Neely", "Gordon J. Brebner", "Weijia Shang"], "year": 2010, "doi": "https://doi.org/10.1109/FCCM.2010.30", "OA papers": [{"PaperId": "https://openalex.org/W2155264103", "PaperTitle": "ShapeUp: A High-Level Design Approach to Simplify Module Interconnection on FPGAs", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Xilinx (United States)": 2.0, "Santa Clara University": 1.0}, "Authors": ["Christopher E. Neely", "Gordon J. Brebner", "Weijia Shang"]}]}, {"DBLP title": "Odin II - An Open-Source Verilog HDL Synthesis Tool for CAD Research.", "DBLP authors": ["Peter Jamieson", "Kenneth B. Kent", "Farnaz Gharibian", "Lesley Shannon"], "year": 2010, "doi": "https://doi.org/10.1109/FCCM.2010.31", "OA papers": [{"PaperId": "https://openalex.org/W2168493238", "PaperTitle": "Odin II - An Open-Source Verilog HDL Synthesis Tool for CAD Research", "Year": 2010, "CitationCount": 114, "EstimatedCitation": 114, "Affiliations": {"Miami University": 1.0, "University of New Brunswick": 1.0, "Simon Fraser University": 2.0}, "Authors": ["Peter Jamieson", "Kenneth M. Kent", "Farnaz Gharibian", "Lesley Shannon"]}]}, {"DBLP title": "Automated Precision Analysis: A Polynomial Algebraic Approach.", "DBLP authors": ["David Boland", "George A. Constantinides"], "year": 2010, "doi": "https://doi.org/10.1109/FCCM.2010.32", "OA papers": [{"PaperId": "https://openalex.org/W2101571719", "PaperTitle": "Automated Precision Analysis: A Polynomial Algebraic Approach", "Year": 2010, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Imperial College London": 2.0}, "Authors": ["David Boland", "George A. Constantinides"]}]}, {"DBLP title": "FPGA Circuit Synthesis of Accelerator Data-Parallel Programs.", "DBLP authors": ["Barry Bond", "Kerry Hammil", "Lubomir Litchev", "Satnam Singh"], "year": 2010, "doi": "https://doi.org/10.1109/FCCM.2010.51", "OA papers": [{"PaperId": "https://openalex.org/W2118124464", "PaperTitle": "FPGA Circuit Synthesis of Accelerator Data-Parallel Programs", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Microsoft (United States)": 3.0, "Microsoft Research (United Kingdom)": 1.0}, "Authors": ["Barry Bond", "Kerry Hammil", "Lubomir Litchev", "Satnam Singh"]}]}, {"DBLP title": "Impulse C vs. VHDL for Accelerating Tomographic Reconstruction.", "DBLP authors": ["Jimmy Xu", "Nikhil Subramanian", "Adam M. Alessio", "Scott Hauck"], "year": 2010, "doi": "https://doi.org/10.1109/FCCM.2010.33", "OA papers": [{"PaperId": "https://openalex.org/W2102849959", "PaperTitle": "Impulse C vs. VHDL for Accelerating Tomographic Reconstruction", "Year": 2010, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"University of Washington": 4.0}, "Authors": ["Jimmy Xu", "Nikhil Subramanian", "Adam M. Alessio", "Scott Hauck"]}]}, {"DBLP title": "Integrating High-Level Synthesis into MPI.", "DBLP authors": ["Andrew W. H. House", "Manuel Salda\u00f1a", "Paul Chow"], "year": 2010, "doi": "https://doi.org/10.1109/FCCM.2010.34", "OA papers": [{"PaperId": "https://openalex.org/W2167664807", "PaperTitle": "Integrating High-Level Synthesis into MPI", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Toronto": 2.0, "TArchES Comput. Syst., Toronto, ON, Canada": 1.0}, "Authors": ["Andrew W. H. House", "Manuel Saldana", "Paul Chow"]}]}, {"DBLP title": "Interprocedural Placement-Aware Configuration Prefetching for FPGA-Based Systems.", "DBLP authors": ["Joon Edward Sim", "Weng-Fai Wong", "Gregor Walla", "Tobias Ziermann", "J\u00fcrgen Teich"], "year": 2010, "doi": "https://doi.org/10.1109/FCCM.2010.35", "OA papers": [{"PaperId": "https://openalex.org/W2139079886", "PaperTitle": "Interprocedural Placement-Aware Configuration Prefetching for FPGA-Based Systems", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"National University of Singapore": 2.0, "University of Erlangen-Nuremberg": 3.0}, "Authors": ["Joon Seop Sim", "Weng-Fai Wong", "Gregor Walla", "Tobias Ziermann", "J\u00fcrgen Teich"]}]}, {"DBLP title": "BURAQ: A Dynamically Reconfigurable System for Stateful Measurement of Network Traffic.", "DBLP authors": ["Faisal Khan", "Nicholas Hosein", "Scott Vernon", "Soheil Ghiasi"], "year": 2010, "doi": "https://doi.org/10.1109/FCCM.2010.36", "OA papers": [{"PaperId": "https://openalex.org/W2167999795", "PaperTitle": "BURAQ: A Dynamically Reconfigurable System for Stateful Measurement of Network Traffic", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of California, Davis": 4.0}, "Authors": ["Faisal Khan", "Nicholas Hosein", "Scott Vernon", "Soheil Ghiasi"]}]}, {"DBLP title": "A Memory-Efficient and Modular Approach for String Matching on FPGAs.", "DBLP authors": ["Hoang Le", "Viktor K. Prasanna"], "year": 2010, "doi": "https://doi.org/10.1109/FCCM.2010.37", "OA papers": [{"PaperId": "https://openalex.org/W2156356414", "PaperTitle": "A Memory-Efficient and Modular Approach for String Matching on FPGAs", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Southern California": 2.0}, "Authors": ["Hoang M. Le", "Viktor K. Prasanna"]}]}, {"DBLP title": "A Large-Scale Architecture for Restricted Boltzmann Machines.", "DBLP authors": ["Sang Kyun Kim", "Peter Leonard McMahon", "Kunle Olukotun"], "year": 2010, "doi": "https://doi.org/10.1109/FCCM.2010.38", "OA papers": [{"PaperId": "https://openalex.org/W2126838646", "PaperTitle": "A Large-Scale Architecture for Restricted Boltzmann Machines", "Year": 2010, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"Stanford University": 3.0}, "Authors": ["Sang-Kyun Kim", "Peter L. McMahon", "Kunle Olukotun"]}]}, {"DBLP title": "A Heterogeneous FPGA Architecture for Support Vector Machine Training.", "DBLP authors": ["Markos Papadonikolakis", "Christos-Savvas Bouganis"], "year": 2010, "doi": "https://doi.org/10.1109/FCCM.2010.39", "OA papers": [{"PaperId": "https://openalex.org/W2126760474", "PaperTitle": "A Heterogeneous FPGA Architecture for Support Vector Machine Training", "Year": 2010, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"Imperial College London": 2.0}, "Authors": ["Markos Papadonikolakis", "Christos-Savvas Bouganis"]}]}, {"DBLP title": "A High-Speed and Memory Efficient Pipeline Architecture for Packet Classification.", "DBLP authors": ["Yeim-Kuan Chang", "Yi-Shang Lin", "Cheng-Chien Su"], "year": 2010, "doi": "https://doi.org/10.1109/FCCM.2010.40", "OA papers": [{"PaperId": "https://openalex.org/W2121436293", "PaperTitle": "A High-Speed and Memory Efficient Pipeline Architecture for Packet Classification", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"National Cheng Kung University": 3.0}, "Authors": ["Yeim-Kuan Chang", "Yi-Shang Lin", "Cheng-Chien Su"]}]}, {"DBLP title": "FARM: A Prototyping Environment for Tightly-Coupled, Heterogeneous Architectures.", "DBLP authors": ["Tayo Oguntebi", "Sungpack Hong", "Jared Casper", "Nathan Grasso Bronson", "Christos Kozyrakis", "Kunle Olukotun"], "year": 2010, "doi": "https://doi.org/10.1109/FCCM.2010.41", "OA papers": [{"PaperId": "https://openalex.org/W2142543548", "PaperTitle": "FARM: A Prototyping Environment for Tightly-Coupled, Heterogeneous Architectures", "Year": 2010, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Stanford University": 6.0}, "Authors": ["Tayo Oguntebi", "Sungpack Hong", "Jared Casper", "Nathan Bronson", "Christos Kozyrakis", "Kunle Olukotun"]}]}, {"DBLP title": "Highly Versatile DSP Blocks for Improved FPGA Arithmetic Performance.", "DBLP authors": ["Hadi Parandeh-Afshar", "Paolo Ienne"], "year": 2010, "doi": "https://doi.org/10.1109/FCCM.2010.42", "OA papers": [{"PaperId": "https://openalex.org/W2108351048", "PaperTitle": "Highly Versatile DSP Blocks for Improved FPGA Arithmetic Performance", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 2.0}, "Authors": ["Hadi Parandeh-Afshar", "Paolo Ienne"]}]}, {"DBLP title": "Using the Power Side Channel of FPGAs for Communication.", "DBLP authors": ["Daniel Ziener", "Florian Baueregger", "J\u00fcrgen Teich"], "year": 2010, "doi": "https://doi.org/10.1109/FCCM.2010.43", "OA papers": [{"PaperId": "https://openalex.org/W2098222062", "PaperTitle": "Using the Power Side Channel of FPGAs for Communication", "Year": 2010, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"University of Erlangen-Nuremberg": 3.0}, "Authors": ["Daniel Ziener", "Florian Baueregger", "J\u00fcrgen Teich"]}]}, {"DBLP title": "Design of a Reconfigurable Hybrid Database System.", "DBLP authors": ["Bernd Scheuermann"], "year": 2010, "doi": "https://doi.org/10.1109/FCCM.2010.44", "OA papers": [{"PaperId": "https://openalex.org/W2122422797", "PaperTitle": "Design of a Reconfigurable Hybrid Database System", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"SAP Res., SAP AG, Karlsruhe, Germany": 1.0}, "Authors": ["Bernd Scheuermann"]}]}, {"DBLP title": "A Comparative Study on the Architecture Templates for Dynamic Nested Loops.", "DBLP authors": ["Jason Cong", "Yi Zou"], "year": 2010, "doi": "https://doi.org/10.1109/FCCM.2010.45", "OA papers": [{"PaperId": "https://openalex.org/W2105430723", "PaperTitle": "A Comparative Study on the Architecture Templates for Dynamic Nested Loops", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of California, Los Angeles": 2.0}, "Authors": ["Jason Cong", "Yi Zou"]}]}, {"DBLP title": "A Scripting Engine for Combining Design Transformations.", "DBLP authors": ["Tim Todman", "Qiang Liu", "Wayne Luk", "George A. Constantinides"], "year": 2010, "doi": "https://doi.org/10.1109/FCCM.2010.46", "OA papers": [{"PaperId": "https://openalex.org/W2104966432", "PaperTitle": "A Scripting Engine for Combining Design Transformations", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Imperial College London": 4.0}, "Authors": ["Tim Todman", "Qiang Liu", "Wayne Luk", "George A. Constantinides"]}]}, {"DBLP title": "A Design Methodology for Application Partitioning and Architecture Development of Reconfigurable Multiprocessor Systems-on-Chip.", "DBLP authors": ["Diana G\u00f6hringer", "Michael H\u00fcbner", "Michael Benz", "J\u00fcrgen Becker"], "year": 2010, "doi": "https://doi.org/10.1109/FCCM.2010.47", "OA papers": [{"PaperId": "https://openalex.org/W2154531151", "PaperTitle": "A Design Methodology for Application Partitioning and Architecture Development of Reconfigurable Multiprocessor Systems-on-Chip", "Year": 2010, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Fraunhofer Institute of Optronics, System Technologies and Image Exploitation": 2.0, "Karlsruhe Institute of Technology": 2.0}, "Authors": ["Diana Gohringer", "Michael H\u00fcbner", "Michael Benz", "J\u00fcrgen C. Becker"]}]}, {"DBLP title": "Enumeration of Bent Boolean Functions by Reconfigurable Computer.", "DBLP authors": ["J. L. Shafer", "S. W. Schneider", "Jon T. Butler", "Pantelimon Stanica"], "year": 2010, "doi": "https://doi.org/10.1109/FCCM.2010.48", "OA papers": [{"PaperId": "https://openalex.org/W2171179708", "PaperTitle": "Enumeration of Bent Boolean Functions by Reconfigurable Computer", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"United States Naval Academy": 1.0, "Naval Postgraduate School": 3.0}, "Authors": ["J. L. Shafer", "St\u00e9phane M. Schneider", "Jon T. Butler", "Pantelimon Stanica"]}]}, {"DBLP title": "DPA Resistant AES on FPGA Using Partial DDL.", "DBLP authors": ["Jens-Peter Kaps", "Rajesh Velegalati"], "year": 2010, "doi": "https://doi.org/10.1109/FCCM.2010.49", "OA papers": [{"PaperId": "https://openalex.org/W2144696114", "PaperTitle": "DPA Resistant AES on FPGA Using Partial DDL", "Year": 2010, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"George Mason University": 2.0}, "Authors": ["Jens-Peter Kaps", "Rajesh Velegalati"]}]}]