{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544018074947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544018074958 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 05 21:54:34 2018 " "Processing started: Wed Dec 05 21:54:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544018074958 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544018074958 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sha256 -c sha256 " "Command: quartus_map --read_settings_files=on --write_settings_files=off sha256 -c sha256" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544018074958 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1544018075501 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1544018075501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha256.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sha256.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sha256-behaviour " "Found design unit 1: sha256-behaviour" {  } { { "sha256.vhd" "" { Text "G:/FPGA/sha256_3/sha256.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544018086857 ""} { "Info" "ISGN_ENTITY_NAME" "1 sha256 " "Found entity 1: sha256" {  } { { "sha256.vhd" "" { Text "G:/FPGA/sha256_3/sha256.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544018086857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544018086857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha256_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file sha256_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sha256_types " "Found design unit 1: sha256_types" {  } { { "sha256_types.vhd" "" { Text "G:/FPGA/sha256_3/sha256_types.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544018086893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544018086893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha256_functions.vhd 2 0 " "Found 2 design units, including 0 entities, in source file sha256_functions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sha256_functions " "Found design unit 1: sha256_functions" {  } { { "sha256_functions.vhd" "" { Text "G:/FPGA/sha256_3/sha256_functions.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544018086955 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sha256_functions-body " "Found design unit 2: sha256_functions-body" {  } { { "sha256_functions.vhd" "" { Text "G:/FPGA/sha256_3/sha256_functions.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544018086955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544018086955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha256_constants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file sha256_constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sha256_constants " "Found design unit 1: sha256_constants" {  } { { "sha256_constants.vhd" "" { Text "G:/FPGA/sha256_3/sha256_constants.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544018087013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544018087013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.v" "" { Text "G:/FPGA/sha256_3/mem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544018087174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544018087174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "G:/FPGA/sha256_3/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544018087860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544018087860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testrom-behaviour " "Found design unit 1: testrom-behaviour" {  } { { "testrom.vhd" "" { Text "G:/FPGA/sha256_3/testrom.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544018088104 ""} { "Info" "ISGN_ENTITY_NAME" "1 testrom " "Found entity 1: testrom" {  } { { "testrom.vhd" "" { Text "G:/FPGA/sha256_3/testrom.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544018088104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544018088104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem2-SYN " "Found design unit 1: mem2-SYN" {  } { { "mem2.vhd" "" { Text "G:/FPGA/sha256_3/mem2.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544018088106 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem2 " "Found entity 1: mem2" {  } { { "mem2.vhd" "" { Text "G:/FPGA/sha256_3/mem2.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544018088106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544018088106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_sha256.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_sha256.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_sha256-testbench " "Found design unit 1: tb_sha256-testbench" {  } { { "tb_sha256.vhd" "" { Text "G:/FPGA/sha256_3/tb_sha256.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544018088324 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_sha256 " "Found entity 1: tb_sha256" {  } { { "tb_sha256.vhd" "" { Text "G:/FPGA/sha256_3/tb_sha256.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544018088324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544018088324 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sha256 " "Elaborating entity \"sha256\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1544018088594 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "j sha256_functions.vhd(71) " "VHDL Variable Declaration warning at sha256_functions.vhd(71): used initial value expression for variable \"j\" because variable was never assigned a value" {  } { { "sha256_functions.vhd" "" { Text "G:/FPGA/sha256_3/sha256_functions.vhd" 71 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1544018088785 "|sha256"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "debug_port\[0\] GND " "Pin \"debug_port\[0\]\" is stuck at GND" {  } { { "sha256.vhd" "" { Text "G:/FPGA/sha256_3/sha256.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544018093623 "|sha256|debug_port[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_port\[1\] GND " "Pin \"debug_port\[1\]\" is stuck at GND" {  } { { "sha256.vhd" "" { Text "G:/FPGA/sha256_3/sha256.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544018093623 "|sha256|debug_port[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_port\[2\] GND " "Pin \"debug_port\[2\]\" is stuck at GND" {  } { { "sha256.vhd" "" { Text "G:/FPGA/sha256_3/sha256.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544018093623 "|sha256|debug_port[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_port\[3\] GND " "Pin \"debug_port\[3\]\" is stuck at GND" {  } { { "sha256.vhd" "" { Text "G:/FPGA/sha256_3/sha256.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544018093623 "|sha256|debug_port[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_port\[4\] GND " "Pin \"debug_port\[4\]\" is stuck at GND" {  } { { "sha256.vhd" "" { Text "G:/FPGA/sha256_3/sha256.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544018093623 "|sha256|debug_port[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_port\[5\] GND " "Pin \"debug_port\[5\]\" is stuck at GND" {  } { { "sha256.vhd" "" { Text "G:/FPGA/sha256_3/sha256.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544018093623 "|sha256|debug_port[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_port\[6\] GND " "Pin \"debug_port\[6\]\" is stuck at GND" {  } { { "sha256.vhd" "" { Text "G:/FPGA/sha256_3/sha256.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544018093623 "|sha256|debug_port[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_port\[7\] GND " "Pin \"debug_port\[7\]\" is stuck at GND" {  } { { "sha256.vhd" "" { Text "G:/FPGA/sha256_3/sha256.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544018093623 "|sha256|debug_port[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_port\[8\] GND " "Pin \"debug_port\[8\]\" is stuck at GND" {  } { { "sha256.vhd" "" { Text "G:/FPGA/sha256_3/sha256.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544018093623 "|sha256|debug_port[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_port\[9\] GND " "Pin \"debug_port\[9\]\" is stuck at GND" {  } { { "sha256.vhd" "" { Text "G:/FPGA/sha256_3/sha256.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544018093623 "|sha256|debug_port[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_port\[10\] GND " "Pin \"debug_port\[10\]\" is stuck at GND" {  } { { "sha256.vhd" "" { Text "G:/FPGA/sha256_3/sha256.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544018093623 "|sha256|debug_port[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_port\[11\] GND " "Pin \"debug_port\[11\]\" is stuck at GND" {  } { { "sha256.vhd" "" { Text "G:/FPGA/sha256_3/sha256.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544018093623 "|sha256|debug_port[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_port\[12\] GND " "Pin \"debug_port\[12\]\" is stuck at GND" {  } { { "sha256.vhd" "" { Text "G:/FPGA/sha256_3/sha256.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544018093623 "|sha256|debug_port[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_port\[13\] GND " "Pin \"debug_port\[13\]\" is stuck at GND" {  } { { "sha256.vhd" "" { Text "G:/FPGA/sha256_3/sha256.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544018093623 "|sha256|debug_port[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_port\[14\] GND " "Pin \"debug_port\[14\]\" is stuck at GND" {  } { { "sha256.vhd" "" { Text "G:/FPGA/sha256_3/sha256.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544018093623 "|sha256|debug_port[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_port\[15\] GND " "Pin \"debug_port\[15\]\" is stuck at GND" {  } { { "sha256.vhd" "" { Text "G:/FPGA/sha256_3/sha256.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544018093623 "|sha256|debug_port[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_port\[16\] GND " "Pin \"debug_port\[16\]\" is stuck at GND" {  } { { "sha256.vhd" "" { Text "G:/FPGA/sha256_3/sha256.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544018093623 "|sha256|debug_port[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_port\[17\] GND " "Pin \"debug_port\[17\]\" is stuck at GND" {  } { { "sha256.vhd" "" { Text "G:/FPGA/sha256_3/sha256.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544018093623 "|sha256|debug_port[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_port\[18\] GND " "Pin \"debug_port\[18\]\" is stuck at GND" {  } { { "sha256.vhd" "" { Text "G:/FPGA/sha256_3/sha256.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544018093623 "|sha256|debug_port[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_port\[19\] GND " "Pin \"debug_port\[19\]\" is stuck at GND" {  } { { "sha256.vhd" "" { Text "G:/FPGA/sha256_3/sha256.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544018093623 "|sha256|debug_port[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_port\[20\] GND " "Pin \"debug_port\[20\]\" is stuck at GND" {  } { { "sha256.vhd" "" { Text "G:/FPGA/sha256_3/sha256.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544018093623 "|sha256|debug_port[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_port\[21\] GND " "Pin \"debug_port\[21\]\" is stuck at GND" {  } { { "sha256.vhd" "" { Text "G:/FPGA/sha256_3/sha256.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544018093623 "|sha256|debug_port[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_port\[22\] GND " "Pin \"debug_port\[22\]\" is stuck at GND" {  } { { "sha256.vhd" "" { Text "G:/FPGA/sha256_3/sha256.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544018093623 "|sha256|debug_port[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_port\[23\] GND " "Pin \"debug_port\[23\]\" is stuck at GND" {  } { { "sha256.vhd" "" { Text "G:/FPGA/sha256_3/sha256.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544018093623 "|sha256|debug_port[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_port\[24\] GND " "Pin \"debug_port\[24\]\" is stuck at GND" {  } { { "sha256.vhd" "" { Text "G:/FPGA/sha256_3/sha256.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544018093623 "|sha256|debug_port[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_port\[25\] GND " "Pin \"debug_port\[25\]\" is stuck at GND" {  } { { "sha256.vhd" "" { Text "G:/FPGA/sha256_3/sha256.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544018093623 "|sha256|debug_port[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_port\[26\] GND " "Pin \"debug_port\[26\]\" is stuck at GND" {  } { { "sha256.vhd" "" { Text "G:/FPGA/sha256_3/sha256.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544018093623 "|sha256|debug_port[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_port\[27\] GND " "Pin \"debug_port\[27\]\" is stuck at GND" {  } { { "sha256.vhd" "" { Text "G:/FPGA/sha256_3/sha256.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544018093623 "|sha256|debug_port[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_port\[28\] GND " "Pin \"debug_port\[28\]\" is stuck at GND" {  } { { "sha256.vhd" "" { Text "G:/FPGA/sha256_3/sha256.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544018093623 "|sha256|debug_port[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_port\[29\] GND " "Pin \"debug_port\[29\]\" is stuck at GND" {  } { { "sha256.vhd" "" { Text "G:/FPGA/sha256_3/sha256.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544018093623 "|sha256|debug_port[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_port\[30\] GND " "Pin \"debug_port\[30\]\" is stuck at GND" {  } { { "sha256.vhd" "" { Text "G:/FPGA/sha256_3/sha256.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544018093623 "|sha256|debug_port[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_port\[31\] GND " "Pin \"debug_port\[31\]\" is stuck at GND" {  } { { "sha256.vhd" "" { Text "G:/FPGA/sha256_3/sha256.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544018093623 "|sha256|debug_port[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1544018093623 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1544018094006 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1544018096513 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544018096513 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5487 " "Implemented 5487 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1544018097651 ""} { "Info" "ICUT_CUT_TM_OPINS" "293 " "Implemented 293 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1544018097651 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5158 " "Implemented 5158 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1544018097651 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1544018097651 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4917 " "Peak virtual memory: 4917 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544018097669 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 05 21:54:57 2018 " "Processing ended: Wed Dec 05 21:54:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544018097669 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544018097669 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544018097669 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544018097669 ""}
