#-----------------------------------------------------------
# xsim v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Feb 22 01:27:01 2024
# Process ID: 12172
# Current directory: E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/run/xsim_script.tcl}
# Log file: E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog/xsim.log
# Journal file: E:/FPGA/Xilinx/HLS/CNN/minst/solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/run/xsim_script.tcl
source run.tcl
