
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/bgm/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/bgm
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v
# synth_design -part xc7z020clg484-3 -top bgm -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top bgm -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2334 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.535 ; gain = 27.895 ; free physical = 246348 ; free virtual = 314094
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bgm' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:5]
INFO: [Synth 8-6157] synthesizing module 'delay5' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:423]
INFO: [Synth 8-6155] done synthesizing module 'delay5' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:423]
INFO: [Synth 8-6157] synthesizing module 'fpu_mul' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:508]
INFO: [Synth 8-6157] synthesizing module 'except' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:923]
INFO: [Synth 8-4471] merging register 'fracta_00_reg' into 'infa_f_r_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:1019]
INFO: [Synth 8-4471] merging register 'fractb_00_reg' into 'infb_f_r_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:1022]
WARNING: [Synth 8-6014] Unused sequential element fracta_00_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:1019]
WARNING: [Synth 8-6014] Unused sequential element fractb_00_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:1022]
INFO: [Synth 8-6155] done synthesizing module 'except' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:923]
INFO: [Synth 8-6157] synthesizing module 'pre_norm_fmul' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:1042]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:1145]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:1145]
INFO: [Synth 8-6155] done synthesizing module 'pre_norm_fmul' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:1042]
INFO: [Synth 8-6157] synthesizing module 'mul_r2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:1166]
INFO: [Synth 8-6155] done synthesizing module 'mul_r2' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:1166]
INFO: [Synth 8-6157] synthesizing module 'post_norm' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:1186]
INFO: [Synth 8-6157] synthesizing module 'pri_encoder' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:1679]
INFO: [Synth 8-6155] done synthesizing module 'pri_encoder' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:1679]
INFO: [Synth 8-6157] synthesizing module 'b_right_shifter' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:1792]
INFO: [Synth 8-155] case statement is not full and has no default [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:1805]
WARNING: [Synth 8-567] referenced signal 'shift_in' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:1803]
INFO: [Synth 8-6155] done synthesizing module 'b_right_shifter' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:1792]
INFO: [Synth 8-6157] synthesizing module 'b_left_shifter' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:1863]
INFO: [Synth 8-155] case statement is not full and has no default [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:1876]
WARNING: [Synth 8-567] referenced signal 'shift_in' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:1874]
INFO: [Synth 8-6155] done synthesizing module 'b_left_shifter' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:1863]
INFO: [Synth 8-6157] synthesizing module 'b_left_shifter_new' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:1933]
INFO: [Synth 8-155] case statement is not full and has no default [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:1946]
WARNING: [Synth 8-567] referenced signal 'shift_in' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:1944]
INFO: [Synth 8-6155] done synthesizing module 'b_left_shifter_new' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:1933]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:1530]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:1530]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:1538]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:1538]
INFO: [Synth 8-6155] done synthesizing module 'post_norm' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:1186]
WARNING: [Synth 8-6014] Unused sequential element opa_r1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:716]
INFO: [Synth 8-6155] done synthesizing module 'fpu_mul' (10#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:508]
INFO: [Synth 8-6157] synthesizing module 'fpu_add' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:2009]
WARNING: [Synth 8-689] width (32) of port connection 'opa' does not match port width (31) of module 'except' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:2129]
WARNING: [Synth 8-689] width (32) of port connection 'opb' does not match port width (31) of module 'except' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:2129]
INFO: [Synth 8-6157] synthesizing module 'pre_norm' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:2343]
INFO: [Synth 8-6157] synthesizing module 'b_right_shifter_new' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:2591]
INFO: [Synth 8-155] case statement is not full and has no default [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:2604]
WARNING: [Synth 8-567] referenced signal 'shift_in' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:2602]
INFO: [Synth 8-6155] done synthesizing module 'b_right_shifter_new' (11#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:2591]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:2463]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:2463]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:2518]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:2518]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:2571]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:2571]
INFO: [Synth 8-6155] done synthesizing module 'pre_norm' (12#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:2343]
INFO: [Synth 8-6157] synthesizing module 'add_sub27' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:2648]
INFO: [Synth 8-6155] done synthesizing module 'add_sub27' (13#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:2648]
WARNING: [Synth 8-6014] Unused sequential element opa_r1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:2208]
WARNING: [Synth 8-6014] Unused sequential element opa_nan_r_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:2317]
INFO: [Synth 8-6155] done synthesizing module 'fpu_add' (14#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:2009]
INFO: [Synth 8-6155] done synthesizing module 'bgm' (15#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:5]
WARNING: [Synth 8-3331] design bgm has unconnected port reset
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1560.301 ; gain = 86.660 ; free physical = 246213 ; free virtual = 313960
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1560.301 ; gain = 86.660 ; free physical = 246207 ; free virtual = 313953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1568.301 ; gain = 94.660 ; free physical = 246206 ; free virtual = 313953
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:1107]
INFO: [Synth 8-5545] ROM "fi_ldz_r0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fi_ldz_r0" won't be mapped to RAM because address size (47) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fi_ldz_r0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:1490]
INFO: [Synth 8-5544] ROM "exp_i2f0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f2i_emin" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:2425]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:2656]
WARNING: [Synth 8-327] inferring latch for variable 'fi_ldz_r0_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:1685]
WARNING: [Synth 8-327] inferring latch for variable 'shift_out_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:1806]
WARNING: [Synth 8-327] inferring latch for variable 'shift_out_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:1877]
WARNING: [Synth 8-327] inferring latch for variable 'shift_out_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:1947]
WARNING: [Synth 8-327] inferring latch for variable 'shift_out_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:2605]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1630.488 ; gain = 156.848 ; free physical = 246073 ; free virtual = 313820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |post_norm     |           2|     11796|
|2     |fpu_mul__GC0  |           1|      1055|
|3     |fpu_add__GC0  |           1|      2406|
|4     |bgm__GC0      |           1|       384|
+------+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     28 Bit       Adders := 9     
	   2 Input     24 Bit       Adders := 20    
	   3 Input      9 Bit       Adders := 71    
	   2 Input      9 Bit       Adders := 62    
	   2 Input      8 Bit       Adders := 184   
	   4 Input      8 Bit       Adders := 20    
	   3 Input      8 Bit       Adders := 69    
	   2 Input      7 Bit       Adders := 40    
	   2 Input      6 Bit       Adders := 40    
+---Registers : 
	               48 Bit    Registers := 22    
	               32 Bit    Registers := 72    
	               31 Bit    Registers := 20    
	               28 Bit    Registers := 9     
	               27 Bit    Registers := 18    
	                8 Bit    Registers := 40    
	                3 Bit    Registers := 102   
	                2 Bit    Registers := 82    
	                1 Bit    Registers := 1036  
+---Muxes : 
	   2 Input     48 Bit        Muxes := 60    
	   3 Input     31 Bit        Muxes := 20    
	   2 Input     28 Bit        Muxes := 9     
	   2 Input     27 Bit        Muxes := 36    
	   2 Input     24 Bit        Muxes := 40    
	   2 Input     23 Bit        Muxes := 89    
	   4 Input     23 Bit        Muxes := 20    
	   2 Input      9 Bit        Muxes := 93    
	   2 Input      8 Bit        Muxes := 615   
	   3 Input      8 Bit        Muxes := 20    
	   4 Input      8 Bit        Muxes := 20    
	   2 Input      7 Bit        Muxes := 20    
	  48 Input      6 Bit        Muxes := 20    
	   2 Input      5 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 496   
	  48 Input      1 Bit        Muxes := 20    
	  50 Input      1 Bit        Muxes := 40    
	  58 Input      1 Bit        Muxes := 20    
	   4 Input      1 Bit        Muxes := 11    
	  29 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pri_encoder 
Detailed RTL Component Info : 
+---Muxes : 
	  48 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  48 Input      1 Bit        Muxes := 1     
Module b_right_shifter 
Detailed RTL Component Info : 
+---Muxes : 
	  50 Input      1 Bit        Muxes := 1     
Module b_left_shifter 
Detailed RTL Component Info : 
+---Muxes : 
	  50 Input      1 Bit        Muxes := 1     
Module b_left_shifter_new 
Detailed RTL Component Info : 
+---Muxes : 
	  58 Input      1 Bit        Muxes := 1     
Module post_norm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 7     
	   4 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 4     
	   4 Input     23 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 26    
	   3 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
Module except__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 22    
Module pre_norm_fmul 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mul_r2 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
Module fpu_mul 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               31 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 25    
+---Muxes : 
	   3 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module except 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 22    
Module b_right_shifter_new 
Detailed RTL Component Info : 
+---Muxes : 
	  29 Input      1 Bit        Muxes := 1     
Module pre_norm 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 4     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 2     
Module add_sub27 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     28 Bit       Adders := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module fpu_add 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               31 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 23    
+---Muxes : 
	   3 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module delay5__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module delay5__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module delay5__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module delay5__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module delay5__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module delay5__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module delay5__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module delay5__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module delay5__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module delay5__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module delay5__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module delay5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'u5/prod_reg' and it is trimmed from '48' to '31' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:1177]
WARNING: [Synth 8-3936] Found unconnected internal register 'u5/prod1_reg' and it is trimmed from '48' to '31' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:1174]
WARNING: [Synth 8-3936] Found unconnected internal register 'u5/prod_reg' and it is trimmed from '48' to '17' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:1177]
DSP Report: Generating DSP u5/prod1_reg, operation Mode is: (A*B)'.
DSP Report: register u5/prod1_reg is absorbed into DSP u5/prod1_reg.
DSP Report: operator u5/prod10 is absorbed into DSP u5/prod1_reg.
DSP Report: operator u5/prod10 is absorbed into DSP u5/prod1_reg.
DSP Report: Generating DSP u5/prod_reg, operation Mode is: (PCIN>>17)+(A*B)'.
DSP Report: register u5/prod_reg is absorbed into DSP u5/prod_reg.
DSP Report: register u5/prod1_reg is absorbed into DSP u5/prod_reg.
DSP Report: operator u5/prod10 is absorbed into DSP u5/prod_reg.
DSP Report: operator u5/prod10 is absorbed into DSP u5/prod_reg.
INFO: [Synth 8-4471] merging register 'opas_r1_reg' into 'u1/signa_r_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/bgm.v:2215]
WARNING: [Synth 8-3331] design bgm has unconnected port reset
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[47]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[46]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[45]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[44]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[43]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[42]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[41]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[40]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[39]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[38]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[37]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[36]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[35]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[34]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[33]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[32]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[31]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[30]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[29]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[28]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[27]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[26]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[25]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[24]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[23]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[22]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[21]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[20]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[19]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[18]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[17]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[16]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[15]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[14]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[13]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[12]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[11]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[10]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[9]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[8]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[7]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[6]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[5]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[4]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[3]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[2]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[1]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[0]) is unused and will be removed from module b_left_shifter_new.
INFO: [Synth 8-3886] merging instance 'fpu_mul__GC0:/fpu_op_reg[0]' (FD) to 'fpu_mul__GC0:/fpu_op_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fpu_mul__GC0:/\fpu_op_reg[1] )
INFO: [Synth 8-3886] merging instance 'fpu_mul__GC0:/fpu_op_reg[2]' (FD) to 'fpu_mul__GC0:/rmode_r1_reg[0]'
INFO: [Synth 8-3886] merging instance 'fpu_mul__GC0:/rmode_r1_reg[0]' (FD) to 'fpu_mul__GC0:/rmode_r1_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpu_mul__GC0:/\rmode_r1_reg[1] )
INFO: [Synth 8-3886] merging instance 'fpu_mul__GC0:/fpu_op_r1_reg[0]' (FD) to 'fpu_mul__GC0:/rmode_r2_reg[1]'
INFO: [Synth 8-3886] merging instance 'fpu_mul__GC0:/fpu_op_r1_reg[1]' (FD) to 'fpu_mul__GC0:/fpu_op_reg[1]'
INFO: [Synth 8-3886] merging instance 'fpu_mul__GC0:/fpu_op_r1_reg[2]' (FD) to 'fpu_mul__GC0:/rmode_r2_reg[1]'
INFO: [Synth 8-3886] merging instance 'fpu_mul__GC0:/rmode_r2_reg[0]' (FD) to 'fpu_mul__GC0:/rmode_r2_reg[1]'
INFO: [Synth 8-3886] merging instance 'fpu_mul__GC0:/rmode_r2_reg[1]' (FD) to 'fpu_mul__GC0:/rmode_r1_reg[1]'
INFO: [Synth 8-3886] merging instance 'fpu_mul__GC0:/fpu_op_r2_reg[0]' (FD) to 'fpu_mul__GC0:/rmode_r3_reg[1]'
INFO: [Synth 8-3886] merging instance 'fpu_mul__GC0:/fpu_op_r2_reg[2]' (FD) to 'fpu_mul__GC0:/rmode_r3_reg[1]'
INFO: [Synth 8-3886] merging instance 'fpu_mul__GC0:/rmode_r3_reg[0]' (FD) to 'fpu_mul__GC0:/rmode_r3_reg[1]'
INFO: [Synth 8-3886] merging instance 'fpu_mul__GC0:/fpu_op_r3_reg[0]' (FD) to 'fpu_mul__GC0:/fpu_op_r3_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fpu_mul__GC0:/\fpu_op_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpu_mul__GC0:/\rmode_r1_reg[1] )
INFO: [Synth 8-3886] merging instance 'fpu_mul__GC0:/fpu_op_r2_reg[1]' (FD) to 'fpu_mul__GC0:/fpu_op_reg[1]'
INFO: [Synth 8-3886] merging instance 'fpu_mul__GC0:/rmode_r3_reg[1]' (FD) to 'fpu_mul__GC0:/rmode_r1_reg[1]'
INFO: [Synth 8-3886] merging instance 'fpu_mul__GC0:/sign_mul_r_reg' (FD) to 'fpu_mul__GC0:/sign_reg'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fpu_mul__GC0:/\fpu_op_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpu_mul__GC0:/\rmode_r1_reg[1] )
INFO: [Synth 8-3886] merging instance 'fpu_mul__GC0:/fpu_op_r3_reg[1]' (FD) to 'fpu_mul__GC0:/fpu_op_reg[1]'
INFO: [Synth 8-3886] merging instance 'fpu_mul__GC0:/fpu_op_r3_reg[2]' (FD) to 'fpu_mul__GC0:/rmode_r1_reg[1]'
INFO: [Synth 8-3886] merging instance 'fpu_mul__GC0:/opa_nan_r_reg' (FD) to 'fpu_mul__GC0:/rmode_r1_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fpu_mul__GC0:/\fpu_op_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpu_mul__GC0:/\rmode_r1_reg[1] )
INFO: [Synth 8-3886] merging instance 'fpu_mul__GC0:/rmode_r1_reg[1]' (FD) to 'fpu_mul__GC0:/div_by_zero_o1_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpu_mul__GC0:/div_by_zero_o1_reg)
INFO: [Synth 8-3886] merging instance 'fpu_mul__GC0:/div_by_zero_reg' (FD) to 'fpu_mul__GC0:/div_by_zero_o1_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpu_mul__GC0:/div_by_zero_o1_reg)
INFO: [Synth 8-3886] merging instance 'fpu_add__GC0:/fpu_op_reg[0]' (FD) to 'fpu_add__GC0:/div_by_zero_o1_reg'
INFO: [Synth 8-3886] merging instance 'fpu_add__GC0:/fpu_op_reg[1]' (FD) to 'fpu_add__GC0:/div_by_zero_o1_reg'
INFO: [Synth 8-3886] merging instance 'fpu_add__GC0:/fpu_op_reg[2]' (FD) to 'fpu_add__GC0:/div_by_zero_o1_reg'
INFO: [Synth 8-3886] merging instance 'fpu_add__GC0:/rmode_r1_reg[0]' (FD) to 'fpu_add__GC0:/div_by_zero_o1_reg'
INFO: [Synth 8-3886] merging instance 'fpu_add__GC0:/rmode_r1_reg[1]' (FD) to 'fpu_add__GC0:/div_by_zero_o1_reg'
INFO: [Synth 8-3886] merging instance 'fpu_add__GC0:/fpu_op_r1_reg[0]' (FD) to 'fpu_add__GC0:/rmode_r2_reg[1]'
INFO: [Synth 8-3886] merging instance 'fpu_add__GC0:/fpu_op_r1_reg[1]' (FD) to 'fpu_add__GC0:/rmode_r2_reg[1]'
INFO: [Synth 8-3886] merging instance 'fpu_add__GC0:/fpu_op_r1_reg[2]' (FD) to 'fpu_add__GC0:/rmode_r2_reg[1]'
INFO: [Synth 8-3886] merging instance 'fpu_add__GC0:/rmode_r2_reg[0]' (FD) to 'fpu_add__GC0:/rmode_r2_reg[1]'
INFO: [Synth 8-3886] merging instance 'fpu_add__GC0:/rmode_r2_reg[1]' (FD) to 'fpu_add__GC0:/div_by_zero_reg'
INFO: [Synth 8-3886] merging instance 'fpu_add__GC0:/fpu_op_r2_reg[0]' (FD) to 'fpu_add__GC0:/rmode_r3_reg[1]'
INFO: [Synth 8-3886] merging instance 'fpu_add__GC0:/fpu_op_r2_reg[1]' (FD) to 'fpu_add__GC0:/rmode_r3_reg[1]'
INFO: [Synth 8-3886] merging instance 'fpu_add__GC0:/fpu_op_r2_reg[2]' (FD) to 'fpu_add__GC0:/rmode_r3_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpu_add__GC0:/div_by_zero_o1_reg)
INFO: [Synth 8-3886] merging instance 'fpu_add__GC0:/rmode_r3_reg[0]' (FD) to 'fpu_add__GC0:/rmode_r3_reg[1]'
INFO: [Synth 8-3886] merging instance 'fpu_add__GC0:/fpu_op_r3_reg[0]' (FD) to 'fpu_add__GC0:/fpu_op_r3_reg[2]'
INFO: [Synth 8-3886] merging instance 'fpu_add__GC0:/fpu_op_r3_reg[1]' (FD) to 'fpu_add__GC0:/fpu_op_r3_reg[2]'
INFO: [Synth 8-3886] merging instance 'fpu_add__GC0:/div_by_zero_reg' (FD) to 'fpu_add__GC0:/div_by_zero_o1_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpu_add__GC0:/div_by_zero_o1_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fpu_add__GC0:/\u1/add_r_reg )
INFO: [Synth 8-3886] merging instance 'fpu_add__GC0:/sign_fasu_r_reg' (FD) to 'fpu_add__GC0:/sign_reg'
INFO: [Synth 8-3886] merging instance 'fpu_add__GC0:/div_by_zero_o1_reg' (FD) to 'fpu_add__GC0:/rmode_r3_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpu_add__GC0:/\rmode_r3_reg[1] )
INFO: [Synth 8-3886] merging instance 'fpu_add__GC0:/fpu_op_r3_reg[2]' (FD) to 'fpu_add__GC0:/rmode_r3_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpu_add__GC0:/\rmode_r3_reg[1] )
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[55]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[54]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[53]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[52]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[51]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[50]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[49]) is unused and will be removed from module b_left_shifter_new.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[48]) is unused and will be removed from module b_left_shifter_new.
INFO: [Synth 8-3886] merging instance 'post_norm__1:/u7/shift_out_reg[0]' (LD) to 'post_norm__1:/u7/shift_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'post_norm__1:/u7/shift_out_reg[1]' (LD) to 'post_norm__1:/u7/shift_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'post_norm__1:/u7/shift_out_reg[2]' (LD) to 'post_norm__1:/u7/shift_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'post_norm__1:/u7/shift_out_reg[3]' (LD) to 'post_norm__1:/u7/shift_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'post_norm__1:/u7/shift_out_reg[4]' (LD) to 'post_norm__1:/u7/shift_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'post_norm__1:/u7/shift_out_reg[5]' (LD) to 'post_norm__1:/u7/shift_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'post_norm__1:/u7/shift_out_reg[6]' (LD) to 'post_norm__1:/u7/shift_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'post_norm__1:/u7/shift_out_reg[7]' (LD) to 'post_norm__1:/u7/shift_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'post_norm__1:/u7/shift_out_reg[8]' (LD) to 'post_norm__1:/u7/shift_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'post_norm__1:/u7/shift_out_reg[9]' (LD) to 'post_norm__1:/u7/shift_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'post_norm__1:/u7/shift_out_reg[10]' (LD) to 'post_norm__1:/u7/shift_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'post_norm__1:/u7/shift_out_reg[11]' (LD) to 'post_norm__1:/u7/shift_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'post_norm__1:/u7/shift_out_reg[12]' (LD) to 'post_norm__1:/u7/shift_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'post_norm__1:/u7/shift_out_reg[13]' (LD) to 'post_norm__1:/u7/shift_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'post_norm__1:/u7/shift_out_reg[14]' (LD) to 'post_norm__1:/u7/shift_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'post_norm__1:/u7/shift_out_reg[15]' (LD) to 'post_norm__1:/u7/shift_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'post_norm__1:/u7/shift_out_reg[16]' (LD) to 'post_norm__1:/u7/shift_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'post_norm__1:/u7/shift_out_reg[17]' (LD) to 'post_norm__1:/u7/shift_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'post_norm__1:/u7/shift_out_reg[18]' (LD) to 'post_norm__1:/u7/shift_out_reg[19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (post_norm__1:/u7/\shift_out_reg[19] )
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[47]) is unused and will be removed from module b_right_shifter__1.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[46]) is unused and will be removed from module b_right_shifter__1.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[45]) is unused and will be removed from module b_right_shifter__1.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[44]) is unused and will be removed from module b_right_shifter__1.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[43]) is unused and will be removed from module b_right_shifter__1.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[42]) is unused and will be removed from module b_right_shifter__1.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[41]) is unused and will be removed from module b_right_shifter__1.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[40]) is unused and will be removed from module b_right_shifter__1.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[39]) is unused and will be removed from module b_right_shifter__1.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[38]) is unused and will be removed from module b_right_shifter__1.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[37]) is unused and will be removed from module b_right_shifter__1.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[36]) is unused and will be removed from module b_right_shifter__1.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[35]) is unused and will be removed from module b_right_shifter__1.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[34]) is unused and will be removed from module b_right_shifter__1.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[33]) is unused and will be removed from module b_right_shifter__1.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[32]) is unused and will be removed from module b_right_shifter__1.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[31]) is unused and will be removed from module b_right_shifter__1.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[30]) is unused and will be removed from module b_right_shifter__1.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[29]) is unused and will be removed from module b_right_shifter__1.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[28]) is unused and will be removed from module b_right_shifter__1.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[27]) is unused and will be removed from module b_right_shifter__1.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[26]) is unused and will be removed from module b_right_shifter__1.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[25]) is unused and will be removed from module b_right_shifter__1.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[24]) is unused and will be removed from module b_right_shifter__1.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[23]) is unused and will be removed from module b_right_shifter__1.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[22]) is unused and will be removed from module b_right_shifter__1.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[21]) is unused and will be removed from module b_right_shifter__1.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[20]) is unused and will be removed from module b_right_shifter__1.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[19]) is unused and will be removed from module b_right_shifter__1.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[18]) is unused and will be removed from module b_right_shifter__1.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[17]) is unused and will be removed from module b_right_shifter__1.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[16]) is unused and will be removed from module b_right_shifter__1.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[15]) is unused and will be removed from module b_right_shifter__1.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[14]) is unused and will be removed from module b_right_shifter__1.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[13]) is unused and will be removed from module b_right_shifter__1.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[12]) is unused and will be removed from module b_right_shifter__1.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[11]) is unused and will be removed from module b_right_shifter__1.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[10]) is unused and will be removed from module b_right_shifter__1.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[9]) is unused and will be removed from module b_right_shifter__1.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[8]) is unused and will be removed from module b_right_shifter__1.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[7]) is unused and will be removed from module b_right_shifter__1.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[6]) is unused and will be removed from module b_right_shifter__1.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[5]) is unused and will be removed from module b_right_shifter__1.
WARNING: [Synth 8-3332] Sequential element (shift_out_reg[4]) is unused and will be removed from module b_right_shifter__1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1798.570 ; gain = 324.930 ; free physical = 245306 ; free virtual = 313057
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mul_r2      | (A*B)'            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mul_r2      | (PCIN>>17)+(A*B)' | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 1    | 
+------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |post_norm     |          11|      1296|
|2     |fpu_mul__GC0  |          11|       482|
|3     |fpu_add__GC0  |           9|      1455|
|4     |bgm__GC0      |           1|       384|
|5     |post_norm__1  |           9|       579|
+------+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1798.574 ; gain = 324.934 ; free physical = 245381 ; free virtual = 313130
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |post_norm     |          11|      1296|
|2     |fpu_mul__GC0  |          11|       482|
|3     |fpu_add__GC0  |           9|      1455|
|4     |bgm__GC0      |           1|       384|
|5     |post_norm__1  |           9|       579|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'x1_mul/opa_r_reg[3]' (FD) to 'x2_mul/opa_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'x1_mul/opa_r_reg[5]' (FD) to 'x2_mul/opa_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'x1_mul/opa_r_reg[4]' (FD) to 'x2_mul/opa_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'x1_mul/opa_r_reg[16]' (FD) to 'x2_mul/opa_r_reg[16]'
INFO: [Synth 8-3886] merging instance 'x1_mul/opa_r_reg[14]' (FD) to 'x2_mul/opa_r_reg[14]'
INFO: [Synth 8-3886] merging instance 'x1_mul/opa_r_reg[15]' (FD) to 'x2_mul/opa_r_reg[15]'
INFO: [Synth 8-3886] merging instance 'x1_mul/opa_r_reg[8]' (FD) to 'x2_mul/opa_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'x1_mul/opa_r_reg[9]' (FD) to 'x2_mul/opa_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'x1_mul/opa_r_reg[6]' (FD) to 'x2_mul/opa_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'x1_mul/opa_r_reg[7]' (FD) to 'x2_mul/opa_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'x1_mul/opa_r_reg[12]' (FD) to 'x2_mul/opa_r_reg[12]'
INFO: [Synth 8-3886] merging instance 'x1_mul/opa_r_reg[13]' (FD) to 'x2_mul/opa_r_reg[13]'
INFO: [Synth 8-3886] merging instance 'x1_mul/opa_r_reg[10]' (FD) to 'x2_mul/opa_r_reg[10]'
INFO: [Synth 8-3886] merging instance 'x1_mul/opa_r_reg[11]' (FD) to 'x2_mul/opa_r_reg[11]'
INFO: [Synth 8-3886] merging instance 'x1_mul/opa_r_reg[1]' (FD) to 'x2_mul/opa_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'x1_mul/opa_r_reg[2]' (FD) to 'x2_mul/opa_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'x1_mul/opa_r_reg[0]' (FD) to 'x2_mul/opa_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'x0_mul/opa_r_reg[3]' (FD) to 'x2_mul/opa_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'x0_mul/opa_r_reg[5]' (FD) to 'x2_mul/opa_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'x0_mul/opa_r_reg[4]' (FD) to 'x2_mul/opa_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'x0_mul/opa_r_reg[16]' (FD) to 'x2_mul/opa_r_reg[16]'
INFO: [Synth 8-3886] merging instance 'x0_mul/opa_r_reg[14]' (FD) to 'x2_mul/opa_r_reg[14]'
INFO: [Synth 8-3886] merging instance 'x0_mul/opa_r_reg[15]' (FD) to 'x2_mul/opa_r_reg[15]'
INFO: [Synth 8-3886] merging instance 'x0_mul/opa_r_reg[8]' (FD) to 'x2_mul/opa_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'x0_mul/opa_r_reg[9]' (FD) to 'x2_mul/opa_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'x0_mul/opa_r_reg[6]' (FD) to 'x2_mul/opa_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'x0_mul/opa_r_reg[7]' (FD) to 'x2_mul/opa_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'x0_mul/opa_r_reg[12]' (FD) to 'x2_mul/opa_r_reg[12]'
INFO: [Synth 8-3886] merging instance 'x0_mul/opa_r_reg[13]' (FD) to 'x2_mul/opa_r_reg[13]'
INFO: [Synth 8-3886] merging instance 'x0_mul/opa_r_reg[10]' (FD) to 'x2_mul/opa_r_reg[10]'
INFO: [Synth 8-3886] merging instance 'x0_mul/opa_r_reg[11]' (FD) to 'x2_mul/opa_r_reg[11]'
INFO: [Synth 8-3886] merging instance 'x0_mul/opa_r_reg[1]' (FD) to 'x2_mul/opa_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'x0_mul/opa_r_reg[2]' (FD) to 'x2_mul/opa_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'x0_mul/opa_r_reg[0]' (FD) to 'x2_mul/opa_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'x1_mul/opa_r_reg[31]' (FD) to 'x2_mul/opa_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'x1_mul/opb_r_reg[31]' (FD) to 'delay_u5/d5_reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'x1_mul/opb_r_reg[29]' (FD) to 'delay_u5/d5_reg1_reg[29]'
INFO: [Synth 8-3886] merging instance 'x1_mul/opb_r_reg[30]' (FD) to 'delay_u5/d5_reg1_reg[30]'
INFO: [Synth 8-3886] merging instance 'x1_mul/opb_r_reg[27]' (FD) to 'delay_u5/d5_reg1_reg[27]'
INFO: [Synth 8-3886] merging instance 'x1_mul/opb_r_reg[28]' (FD) to 'delay_u5/d5_reg1_reg[28]'
INFO: [Synth 8-3886] merging instance 'x1_mul/opa_r_reg[29]' (FD) to 'x2_mul/opa_r_reg[29]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1798.574 ; gain = 324.934 ; free physical = 247585 ; free virtual = 315333
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1798.574 ; gain = 324.934 ; free physical = 247577 ; free virtual = 315325
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1798.574 ; gain = 324.934 ; free physical = 247578 ; free virtual = 315326
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1798.574 ; gain = 324.934 ; free physical = 247571 ; free virtual = 315319
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1798.574 ; gain = 324.934 ; free physical = 247568 ; free virtual = 315316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1798.574 ; gain = 324.934 ; free physical = 247569 ; free virtual = 315317
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1798.574 ; gain = 324.934 ; free physical = 247569 ; free virtual = 315318
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|bgm         | a0_add/opa_r_reg[31]  | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|bgm         | a1_add/opa_r_reg[31]  | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|bgm         | a2_add/opa_r_reg[31]  | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|bgm         | a3_add/opb_r_reg[31]  | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|bgm         | a3_add/opa_r_reg[31]  | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|bgm         | a4_add/opb_r_reg[31]  | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|bgm         | a4_add/opa_r_reg[31]  | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|bgm         | a5_add/opb_r_reg[31]  | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|bgm         | a5_add/opa_r_reg[31]  | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|bgm         | a6_add/opb_r_reg[31]  | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|bgm         | a6_add/opa_r_reg[31]  | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|bgm         | x9_mul/opb_r_reg[31]  | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|bgm         | a7_add/opb_r_reg[31]  | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|bgm         | a7_add/opa_r_reg[31]  | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|bgm         | a7_add/opa_r_reg[30]  | 3      | 29    | NO           | NO                 | YES               | 29     | 0       | 
|bgm         | x10_mul/opa_r_reg[31] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|bgm         | a8_add/opb_r_reg[31]  | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|bgm         | x6_mul/opa_r_reg[31]  | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|bgm         | x4_mul/opa_r_reg[31]  | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|bgm         | x8_mul/opa_r_reg[31]  | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   384|
|2     |DSP48E1 |    22|
|3     |LUT1    |    91|
|4     |LUT2    |   989|
|5     |LUT3    |  1937|
|6     |LUT4    |  2258|
|7     |LUT5    |  2452|
|8     |LUT6    |  4945|
|9     |SRL16E  |    82|
|10    |FDRE    |  3936|
|11    |FDSE    |   160|
|12    |LD      |  1551|
+------+--------+------+

Report Instance Areas: 
+------+------------------+------------------------+------+
|      |Instance          |Module                  |Cells |
+------+------------------+------------------------+------+
|1     |top               |                        | 18807|
|2     |  delay_u1        |delay5_10               |    32|
|3     |  delay_u2        |delay5_11               |    32|
|4     |  delay_u3        |delay5_12               |    32|
|5     |  a0_add          |fpu_add                 |  1003|
|6     |    u0            |except_131              |    50|
|7     |    u1            |pre_norm_132            |   482|
|8     |      u7          |b_right_shifter_new_136 |   283|
|9     |    u3            |add_sub27_133           |    26|
|10    |    u4            |post_norm_134           |   281|
|11    |      u7          |b_left_shifter_135      |   183|
|12    |  a1_add          |fpu_add_0               |  1003|
|13    |    u0            |except_125              |    50|
|14    |    u1            |pre_norm_126            |   482|
|15    |      u7          |b_right_shifter_new_130 |   283|
|16    |    u3            |add_sub27_127           |    26|
|17    |    u4            |post_norm_128           |   281|
|18    |      u7          |b_left_shifter_129      |   183|
|19    |  a2_add          |fpu_add_1               |  1003|
|20    |    u0            |except_119              |    50|
|21    |    u1            |pre_norm_120            |   482|
|22    |      u7          |b_right_shifter_new_124 |   283|
|23    |    u3            |add_sub27_121           |    26|
|24    |    u4            |post_norm_122           |   281|
|25    |      u7          |b_left_shifter_123      |   183|
|26    |  a3_add          |fpu_add_2               |  1004|
|27    |    u0            |except_113              |    50|
|28    |    u1            |pre_norm_114            |   483|
|29    |      u7          |b_right_shifter_new_118 |   283|
|30    |    u3            |add_sub27_115           |    26|
|31    |    u4            |post_norm_116           |   281|
|32    |      u7          |b_left_shifter_117      |   183|
|33    |  a4_add          |fpu_add_3               |   972|
|34    |    u0            |except_107              |    50|
|35    |    u1            |pre_norm_108            |   483|
|36    |      u7          |b_right_shifter_new_112 |   283|
|37    |    u3            |add_sub27_109           |    26|
|38    |    u4            |post_norm_110           |   281|
|39    |      u7          |b_left_shifter_111      |   183|
|40    |  a5_add          |fpu_add_4               |  1004|
|41    |    u0            |except_101              |    50|
|42    |    u1            |pre_norm_102            |   483|
|43    |      u7          |b_right_shifter_new_106 |   283|
|44    |    u3            |add_sub27_103           |    26|
|45    |    u4            |post_norm_104           |   281|
|46    |      u7          |b_left_shifter_105      |   183|
|47    |  a6_add          |fpu_add_5               |  1004|
|48    |    u0            |except_95               |    50|
|49    |    u1            |pre_norm_96             |   483|
|50    |      u7          |b_right_shifter_new_100 |   283|
|51    |    u3            |add_sub27_97            |    26|
|52    |    u4            |post_norm_98            |   281|
|53    |      u7          |b_left_shifter_99       |   183|
|54    |  a7_add          |fpu_add_6               |  1005|
|55    |    u0            |except_89               |    50|
|56    |    u1            |pre_norm_90             |   483|
|57    |      u7          |b_right_shifter_new_94  |   283|
|58    |    u3            |add_sub27_91            |    26|
|59    |    u4            |post_norm_92            |   281|
|60    |      u7          |b_left_shifter_93       |   183|
|61    |  a8_add          |fpu_add_7               |  1005|
|62    |    u0            |except_86               |    50|
|63    |    u1            |pre_norm                |   482|
|64    |      u7          |b_right_shifter_new     |   283|
|65    |    u3            |add_sub27               |    26|
|66    |    u4            |post_norm_87            |   281|
|67    |      u7          |b_left_shifter_88       |   183|
|68    |  delay_Fn        |delay5                  |    52|
|69    |  delay_Fn_delay5 |delay5_8                |    67|
|70    |  delay_a5        |delay5_9                |    32|
|71    |  delay_u4        |delay5_13               |    72|
|72    |  delay_u5        |delay5_14               |    72|
|73    |  delay_u6        |delay5_15               |    72|
|74    |  x0_mul          |fpu_mul                 |   772|
|75    |    u0            |except_80               |    18|
|76    |    u2            |pre_norm_fmul_81        |    26|
|77    |    u4            |post_norm_82            |   373|
|78    |      u1          |b_right_shifter_84      |   108|
|79    |      u7          |b_left_shifter_85       |   146|
|80    |    u5            |mul_r2_83               |   279|
|81    |  x10_mul         |fpu_mul_16              |   839|
|82    |    u0            |except_74               |    47|
|83    |    u2            |pre_norm_fmul_75        |    31|
|84    |    u4            |post_norm_76            |   373|
|85    |      u1          |b_right_shifter_78      |   108|
|86    |      u7          |b_left_shifter_79       |   146|
|87    |    u5            |mul_r2_77               |   280|
|88    |  x1_mul          |fpu_mul_17              |   773|
|89    |    u0            |except_68               |    19|
|90    |    u2            |pre_norm_fmul_69        |    26|
|91    |    u4            |post_norm_70            |   373|
|92    |      u1          |b_right_shifter_72      |   108|
|93    |      u7          |b_left_shifter_73       |   146|
|94    |    u5            |mul_r2_71               |   279|
|95    |  x2_mul          |fpu_mul_18              |   789|
|96    |    u0            |except_62               |    35|
|97    |    u2            |pre_norm_fmul_63        |    26|
|98    |    u4            |post_norm_64            |   373|
|99    |      u1          |b_right_shifter_66      |   108|
|100   |      u7          |b_left_shifter_67       |   146|
|101   |    u5            |mul_r2_65               |   279|
|102   |  x3_mul          |fpu_mul_19              |   925|
|103   |    u0            |except_56               |    62|
|104   |    u2            |pre_norm_fmul_57        |    63|
|105   |    u4            |post_norm_58            |   373|
|106   |      u1          |b_right_shifter_60      |   108|
|107   |      u7          |b_left_shifter_61       |   146|
|108   |    u5            |mul_r2_59               |   282|
|109   |  x4_mul          |fpu_mul_20              |   829|
|110   |    u0            |except_50               |    37|
|111   |    u2            |pre_norm_fmul_51        |    31|
|112   |    u4            |post_norm_52            |   373|
|113   |      u1          |b_right_shifter_54      |   108|
|114   |      u7          |b_left_shifter_55       |   146|
|115   |    u5            |mul_r2_53               |   280|
|116   |  x5_mul          |fpu_mul_21              |   925|
|117   |    u0            |except_44               |    62|
|118   |    u2            |pre_norm_fmul_45        |    63|
|119   |    u4            |post_norm_46            |   373|
|120   |      u1          |b_right_shifter_48      |   108|
|121   |      u7          |b_left_shifter_49       |   146|
|122   |    u5            |mul_r2_47               |   282|
|123   |  x6_mul          |fpu_mul_22              |   829|
|124   |    u0            |except_38               |    37|
|125   |    u2            |pre_norm_fmul_39        |    31|
|126   |    u4            |post_norm_40            |   373|
|127   |      u1          |b_right_shifter_42      |   108|
|128   |      u7          |b_left_shifter_43       |   146|
|129   |    u5            |mul_r2_41               |   280|
|130   |  x7_mul          |fpu_mul_23              |   925|
|131   |    u0            |except_32               |    62|
|132   |    u2            |pre_norm_fmul_33        |    63|
|133   |    u4            |post_norm_34            |   373|
|134   |      u1          |b_right_shifter_36      |   108|
|135   |      u7          |b_left_shifter_37       |   146|
|136   |    u5            |mul_r2_35               |   282|
|137   |  x8_mul          |fpu_mul_24              |   829|
|138   |    u0            |except_26               |    37|
|139   |    u2            |pre_norm_fmul_27        |    31|
|140   |    u4            |post_norm_28            |   373|
|141   |      u1          |b_right_shifter_30      |   108|
|142   |      u7          |b_left_shifter_31       |   146|
|143   |    u5            |mul_r2_29               |   280|
|144   |  x9_mul          |fpu_mul_25              |   906|
|145   |    u0            |except                  |    61|
|146   |    u2            |pre_norm_fmul           |    47|
|147   |    u4            |post_norm               |   373|
|148   |      u1          |b_right_shifter         |   108|
|149   |      u7          |b_left_shifter          |   146|
|150   |    u5            |mul_r2                  |   282|
+------+------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1798.574 ; gain = 324.934 ; free physical = 247569 ; free virtual = 315318
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 146 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1798.574 ; gain = 324.934 ; free physical = 247570 ; free virtual = 315318
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1798.578 ; gain = 324.934 ; free physical = 247580 ; free virtual = 315328
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1957 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1901.742 ; gain = 0.000 ; free physical = 247131 ; free virtual = 314880
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1551 instances were transformed.
  LD => LDCE: 1551 instances

INFO: [Common 17-83] Releasing license: Synthesis
185 Infos, 121 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1901.742 ; gain = 428.199 ; free physical = 247176 ; free virtual = 314924
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2451.406 ; gain = 549.664 ; free physical = 247246 ; free virtual = 314996
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clock]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2451.406 ; gain = 0.000 ; free physical = 247241 ; free virtual = 314993
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2475.418 ; gain = 0.000 ; free physical = 247196 ; free virtual = 314958
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/bgm/post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2475.426 ; gain = 24.020 ; free physical = 246750 ; free virtual = 314500
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/bgm/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2606.688 ; gain = 0.004 ; free physical = 245823 ; free virtual = 313575

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: ab804601

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2606.688 ; gain = 0.000 ; free physical = 245818 ; free virtual = 313570

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a823fde5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2606.688 ; gain = 0.000 ; free physical = 245742 ; free virtual = 313494
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 36 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1a823fde5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2606.688 ; gain = 0.000 ; free physical = 245747 ; free virtual = 313499
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1648596ee

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2606.688 ; gain = 0.000 ; free physical = 245715 ; free virtual = 313467
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1648596ee

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2606.688 ; gain = 0.000 ; free physical = 245771 ; free virtual = 313523
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: ee5a1fa3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2606.688 ; gain = 0.000 ; free physical = 245698 ; free virtual = 313450
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: ee5a1fa3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2606.688 ; gain = 0.000 ; free physical = 245694 ; free virtual = 313446
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              36  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2606.688 ; gain = 0.000 ; free physical = 245692 ; free virtual = 313444
Ending Logic Optimization Task | Checksum: ee5a1fa3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2606.688 ; gain = 0.000 ; free physical = 245689 ; free virtual = 313441

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: ee5a1fa3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2606.688 ; gain = 0.000 ; free physical = 245684 ; free virtual = 313435

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: ee5a1fa3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2606.688 ; gain = 0.000 ; free physical = 245684 ; free virtual = 313436

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2606.688 ; gain = 0.000 ; free physical = 245685 ; free virtual = 313437
Ending Netlist Obfuscation Task | Checksum: ee5a1fa3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2606.688 ; gain = 0.000 ; free physical = 245683 ; free virtual = 313435
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2606.688 ; gain = 0.004 ; free physical = 245682 ; free virtual = 313433
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: ee5a1fa3
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module bgm ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2652.688 ; gain = 14.004 ; free physical = 245542 ; free virtual = 313294
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2678.695 ; gain = 26.008 ; free physical = 245500 ; free virtual = 313252
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.749 | TNS=-458.431 |
PSMgr Creation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2681.695 ; gain = 43.012 ; free physical = 245497 ; free virtual = 313249
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2893.891 ; gain = 215.195 ; free physical = 245067 ; free virtual = 312819
Power optimization passes: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2893.891 ; gain = 255.207 ; free physical = 245052 ; free virtual = 312804

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 245160 ; free virtual = 312912


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design bgm ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 196 accepted clusters 196

Number of Slice Registers augmented: 0 newly gated: 216 Total: 4096
Number of SRLs augmented: 0  newly gated: 0 Total: 82
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/240 RAMS dropped: 0/0 Clusters dropped: 0/196 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: c3c485d1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 244912 ; free virtual = 312664
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: c3c485d1
Power optimization: Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 2893.891 ; gain = 287.203 ; free physical = 244995 ; free virtual = 312747
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 18798720 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 653d98fd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 245015 ; free virtual = 312767
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 653d98fd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 245006 ; free virtual = 312758
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 653d98fd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 244993 ; free virtual = 312745
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 90c16180

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 244994 ; free virtual = 312746
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 50e64a92

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 244997 ; free virtual = 312750

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 244997 ; free virtual = 312750
Ending Netlist Obfuscation Task | Checksum: 50e64a92

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 244997 ; free virtual = 312750
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:16 . Memory (MB): peak = 2893.891 ; gain = 287.203 ; free physical = 244997 ; free virtual = 312750
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 244929 ; free virtual = 312681
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 197a0a25

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 244929 ; free virtual = 312681
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 244925 ; free virtual = 312677

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 4d57d89b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 244907 ; free virtual = 312660

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 108782ec9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 244904 ; free virtual = 312656

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 108782ec9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 244898 ; free virtual = 312650
Phase 1 Placer Initialization | Checksum: 108782ec9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 244896 ; free virtual = 312648

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 4e59bd8d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 244882 ; free virtual = 312634

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 11 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell x4_mul/u5/prod_reg__0. 31 registers were pushed out.
INFO: [Physopt 32-665] Processed cell x9_mul/u5/prod_reg__0. 31 registers were pushed out.
INFO: [Physopt 32-666] Processed cell x1_mul/u5/prod_reg__0. No change.
INFO: [Physopt 32-665] Processed cell x5_mul/u5/prod_reg__0. 31 registers were pushed out.
INFO: [Physopt 32-665] Processed cell x3_mul/u5/prod_reg__0. 31 registers were pushed out.
INFO: [Physopt 32-665] Processed cell x6_mul/u5/prod_reg__0. 31 registers were pushed out.
INFO: [Physopt 32-665] Processed cell x8_mul/u5/prod_reg__0. 31 registers were pushed out.
INFO: [Physopt 32-665] Processed cell x0_mul/u5/prod_reg__0. 31 registers were pushed out.
INFO: [Physopt 32-665] Processed cell x10_mul/u5/prod_reg__0. 31 registers were pushed out.
INFO: [Physopt 32-665] Processed cell x2_mul/u5/prod_reg__0. 31 registers were pushed out.
INFO: [Physopt 32-665] Processed cell x7_mul/u5/prod_reg__0. 31 registers were pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 10 nets or cells. Created 310 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 246722 ; free virtual = 314471
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 246720 ; free virtual = 314469
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 246731 ; free virtual = 314480

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |          310  |              0  |                    10  |           0  |           1  |  00:00:02  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |          310  |              0  |                    10  |           0  |           5  |  00:00:02  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 126fc1f7f

Time (s): cpu = 00:00:52 ; elapsed = 00:00:25 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 246772 ; free virtual = 314521
Phase 2 Global Placement | Checksum: 149da1d86

Time (s): cpu = 00:00:54 ; elapsed = 00:00:26 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 246741 ; free virtual = 314490

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 149da1d86

Time (s): cpu = 00:00:54 ; elapsed = 00:00:26 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 246745 ; free virtual = 314494

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 184882723

Time (s): cpu = 00:00:57 ; elapsed = 00:00:27 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 246651 ; free virtual = 314400

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13632dcb4

Time (s): cpu = 00:00:57 ; elapsed = 00:00:27 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 246635 ; free virtual = 314384

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b1251218

Time (s): cpu = 00:00:58 ; elapsed = 00:00:27 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 246629 ; free virtual = 314378

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1b0ba2dd4

Time (s): cpu = 00:01:02 ; elapsed = 00:00:30 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 246366 ; free virtual = 314115

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 18494c602

Time (s): cpu = 00:01:07 ; elapsed = 00:00:35 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 247313 ; free virtual = 315062

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 197a5727d

Time (s): cpu = 00:01:08 ; elapsed = 00:00:36 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 247209 ; free virtual = 314958

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 13ff5ce68

Time (s): cpu = 00:01:08 ; elapsed = 00:00:36 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 247219 ; free virtual = 314969

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: e709415b

Time (s): cpu = 00:01:16 ; elapsed = 00:00:42 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 246876 ; free virtual = 314625
Phase 3 Detail Placement | Checksum: e709415b

Time (s): cpu = 00:01:16 ; elapsed = 00:00:42 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 246869 ; free virtual = 314619

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1668306a1

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1668306a1

Time (s): cpu = 00:01:22 ; elapsed = 00:00:44 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 246735 ; free virtual = 314485
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.265. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 192848140

Time (s): cpu = 00:01:37 ; elapsed = 00:01:01 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 245550 ; free virtual = 313301
Phase 4.1 Post Commit Optimization | Checksum: 192848140

Time (s): cpu = 00:01:38 ; elapsed = 00:01:01 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 245542 ; free virtual = 313293

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 192848140

Time (s): cpu = 00:01:38 ; elapsed = 00:01:01 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 245553 ; free virtual = 313305

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 192848140

Time (s): cpu = 00:01:38 ; elapsed = 00:01:01 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 245552 ; free virtual = 313303

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 245552 ; free virtual = 313303
Phase 4.4 Final Placement Cleanup | Checksum: 14d6a3b64

Time (s): cpu = 00:01:38 ; elapsed = 00:01:02 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 245518 ; free virtual = 313269
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14d6a3b64

Time (s): cpu = 00:01:38 ; elapsed = 00:01:02 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 245505 ; free virtual = 313256
Ending Placer Task | Checksum: 12cdc7bd7

Time (s): cpu = 00:01:38 ; elapsed = 00:01:02 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 245514 ; free virtual = 313266
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:42 ; elapsed = 00:01:07 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 245512 ; free virtual = 313263
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 245421 ; free virtual = 313172

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.265 | TNS=-539.736 |
Phase 1 Physical Synthesis Initialization | Checksum: 159dfebba

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 245204 ; free virtual = 312955
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.265 | TNS=-539.736 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 11 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net x2_mul/u4/i___4_i_1__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net x9_mul/u4/i___4_i_1__15_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net x0_mul/u4/i___4_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net x8_mul/u4/i___4_i_1__10_n_0. Replicated 2 times.
INFO: [Physopt 32-572] Net x5_mul/u4/i___4_i_1__7_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net x7_mul/u4/i___4_i_1__9_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net x10_mul/u4/i___4_i_1__17_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net x4_mul/u4/i___4_i_1__6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net x6_mul/u4/i___4_i_1__8_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net x1_mul/u4/i___4_i_1__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net x3_mul/u4/i___4_i_1__5_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 1 net. Created 2 new instances.
INFO: [Physopt 32-775] End 4 Pass. Optimized 1 net or cell. Created 2 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.265 | TNS=-539.116 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 245193 ; free virtual = 312944
Phase 2 Fanout Optimization | Checksum: 26550784f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 245193 ; free virtual = 312944

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net a0_add/u4/out_reg[22]_srl2_i_3__2_n_0.  Did not re-place instance a0_add/u4/out_reg[22]_srl2_i_3__2
INFO: [Physopt 32-662] Processed net a0_add/u4/u7/out_o1[21]_i_3__2_n_0.  Did not re-place instance a0_add/u4/u7/out_o1[21]_i_3__2
INFO: [Physopt 32-662] Processed net a0_add/u4/fi_ldz[0].  Did not re-place instance a0_add/u4/i___39_i_1
INFO: [Physopt 32-662] Processed net a0_add/u4/i___1_i_4_n_0.  Did not re-place instance a0_add/u4/i___1_i_4
INFO: [Physopt 32-662] Processed net a0_add/fract_denorm[24].  Did not re-place instance a0_add/fract_out_q_reg[4]
INFO: [Physopt 32-662] Processed net a0_add/u4/i___1_i_10_n_0.  Did not re-place instance a0_add/u4/i___1_i_10
INFO: [Physopt 32-663] Processed net a0_add/u4/u7/out_o1[0]_i_5_n_0.  Re-placed instance a0_add/u4/u7/out_o1[0]_i_5
INFO: [Physopt 32-662] Processed net a0_add/u4/u7/fract_out_q_reg[27].  Did not re-place instance a0_add/u4/u7/i___2_i_9
INFO: [Physopt 32-662] Processed net a0_add/u4/i___1_i_1__2_n_0.  Did not re-place instance a0_add/u4/i___1_i_1__2
INFO: [Physopt 32-662] Processed net a0_add/u4/u7/out_d[13].  Did not re-place instance a0_add/u4/u7/out_o1[13]_i_1__2
INFO: [Physopt 32-662] Processed net a0_add/u4/u7/fract_out_q_reg[27]_0.  Did not re-place instance a0_add/u4/u7/out_o1[30]_i_5
INFO: [Physopt 32-662] Processed net a0_add/u4/u7/exp_r_reg[7]_4.  Did not re-place instance a0_add/u4/u7/out_o1[0]_i_6
INFO: [Physopt 32-662] Processed net a0_add/u1/result_zero_sign_reg_0.  Did not re-place instance a0_add/u1/out_reg[31]_srl2_i_1__2
INFO: [Physopt 32-662] Processed net a0_add/u4/i___1_n_0.  Did not re-place instance a0_add/u4/i___1
INFO: [Physopt 32-662] Processed net a0_add/u4/i___39_i_11_n_0.  Did not re-place instance a0_add/u4/i___39_i_11
INFO: [Physopt 32-662] Processed net a0_add/u4/i___39_i_4_n_0.  Did not re-place instance a0_add/u4/i___39_i_4
INFO: [Physopt 32-662] Processed net a0_add/u4/i___39_i_8_n_0.  Did not re-place instance a0_add/u4/i___39_i_8
INFO: [Physopt 32-662] Processed net a0_add/u4/u7/i___2_i_15_n_0.  Did not re-place instance a0_add/u4/u7/i___2_i_15
INFO: [Physopt 32-662] Processed net a0_add/u4/u7/out_reg[31]_srl2_i_4_n_0.  Did not re-place instance a0_add/u4/u7/out_reg[31]_srl2_i_4
INFO: [Physopt 32-662] Processed net a0_add/u4/u7/out_reg[31]_srl2_i_7_0.  Did not re-place instance a0_add/u4/u7/out_reg[31]_srl2_i_2__2
INFO: [Physopt 32-662] Processed net a0_add/u4/u7/out_reg[31]_srl2_i_8_n_0.  Did not re-place instance a0_add/u4/u7/out_reg[31]_srl2_i_8
INFO: [Physopt 32-662] Processed net a0_add/clock_0.  Did not re-place instance a0_add/out_reg[31]_srl2
INFO: [Physopt 32-662] Processed net a0_add/u4/u7/out_d[12].  Did not re-place instance a0_add/u4/u7/out_o1[12]_i_1__2
INFO: [Physopt 32-662] Processed net a0_add/fract_denorm[29].  Did not re-place instance a0_add/fract_out_q_reg[9]
INFO: [Physopt 32-662] Processed net a0_add/u4/i___39_i_10_n_0.  Did not re-place instance a0_add/u4/i___39_i_10
INFO: [Physopt 32-662] Processed net a0_add/u4/out_o1[30]_i_9_n_0.  Did not re-place instance a0_add/u4/out_o1[30]_i_9
INFO: [Physopt 32-663] Processed net a0_add/fract_denorm[27].  Re-placed instance a0_add/fract_out_q_reg[7]
INFO: [Physopt 32-662] Processed net a7_add/u4/out_reg[22]_srl2_i_3__15_n_0.  Did not re-place instance a7_add/u4/out_reg[22]_srl2_i_3__15
INFO: [Physopt 32-662] Processed net a7_add/u4/u7/out_o1[21]_i_3__16_n_0.  Did not re-place instance a7_add/u4/u7/out_o1[21]_i_3__16
INFO: [Physopt 32-662] Processed net a7_add/u4/i___1_i_4__6_n_0.  Did not re-place instance a7_add/u4/i___1_i_4__6
INFO: [Physopt 32-663] Processed net a7_add/fract_denorm[25].  Re-placed instance a7_add/fract_out_q_reg[5]
INFO: [Physopt 32-662] Processed net a7_add/u4/fi_ldz[1].  Did not re-place instance a7_add/u4/i___39_i_2
INFO: [Physopt 32-663] Processed net a7_add/u4/u7/out_d[27].  Re-placed instance a7_add/u4/u7/out_o1[27]_i_1__6
INFO: [Physopt 32-662] Processed net a7_add/u4/i___1_i_10__6_n_0.  Did not re-place instance a7_add/u4/i___1_i_10__6
INFO: [Physopt 32-662] Processed net a7_add/u4/u7/fract_out_q_reg[27].  Did not re-place instance a7_add/u4/u7/i___2_i_9__6
INFO: [Physopt 32-663] Processed net a7_add/u4/i___1_i_1__16_n_0.  Re-placed instance a7_add/u4/i___1_i_1__16
INFO: [Physopt 32-663] Processed net a7_add/u4/u7/out_d[13].  Re-placed instance a7_add/u4/u7/out_o1[13]_i_1__16
INFO: [Physopt 32-662] Processed net a7_add/u4/u7/fract_out_q_reg[27]_0.  Did not re-place instance a7_add/u4/u7/out_o1[30]_i_5__6
INFO: [Physopt 32-662] Processed net a7_add/u1/result_zero_sign_reg_0.  Did not re-place instance a7_add/u1/out_reg[31]_srl2_i_1__15
INFO: [Physopt 32-662] Processed net a7_add/u4/i___1_n_0.  Did not re-place instance a7_add/u4/i___1
INFO: [Physopt 32-662] Processed net a7_add/u4/i___39_i_12_n_0.  Did not re-place instance a7_add/u4/i___39_i_12
INFO: [Physopt 32-663] Processed net a7_add/u4/i___39_i_14_n_0.  Re-placed instance a7_add/u4/i___39_i_14
INFO: [Physopt 32-662] Processed net a7_add/u4/i___39_i_7_n_0.  Did not re-place instance a7_add/u4/i___39_i_7
INFO: [Physopt 32-662] Processed net a7_add/u4/i___39_i_9_n_0.  Did not re-place instance a7_add/u4/i___39_i_9
INFO: [Physopt 32-662] Processed net a7_add/u4/u7/S[1].  Did not re-place instance a7_add/u4/u7/out_o1[4]_i_5__6
INFO: [Physopt 32-662] Processed net a7_add/u4/u7/i___2_i_15__6_n_0.  Did not re-place instance a7_add/u4/u7/i___2_i_15__6
INFO: [Physopt 32-662] Processed net a7_add/u4/u7/out_reg[31]_srl2_i_4__5_n_0.  Did not re-place instance a7_add/u4/u7/out_reg[31]_srl2_i_4__5
INFO: [Physopt 32-662] Processed net a7_add/u4/u7/out_reg[31]_srl2_i_7__5_0.  Did not re-place instance a7_add/u4/u7/out_reg[31]_srl2_i_2__15
INFO: [Physopt 32-663] Processed net a7_add/u4/u7/out_reg[31]_srl2_i_8__5_n_0.  Re-placed instance a7_add/u4/u7/out_reg[31]_srl2_i_8__5
INFO: [Physopt 32-662] Processed net a7_add/clock_0.  Did not re-place instance a7_add/out_reg[31]_srl2
INFO: [Physopt 32-662] Processed net a5_add/u4/out_reg[22]_srl2_i_3__12_n_0.  Did not re-place instance a5_add/u4/out_reg[22]_srl2_i_3__12
INFO: [Physopt 32-662] Processed net a5_add/u4/u7/out_o1[21]_i_5__13_n_0.  Did not re-place instance a5_add/u4/u7/out_o1[21]_i_5__13
INFO: [Physopt 32-662] Processed net a5_add/u4/fi_ldz[0].  Did not re-place instance a5_add/u4/i___39_i_1
INFO: [Physopt 32-662] Processed net a5_add/u4/i___1_i_4__4_n_0.  Did not re-place instance a5_add/u4/i___1_i_4__4
INFO: [Physopt 32-663] Processed net a5_add/u4/u7/out_d[25].  Re-placed instance a5_add/u4/u7/out_o1[25]_i_1__13
INFO: [Physopt 32-662] Processed net a5_add/u4/i___1_i_10__4_n_0.  Did not re-place instance a5_add/u4/i___1_i_10__4
INFO: [Physopt 32-663] Processed net a5_add/fract_denorm[29].  Re-placed instance a5_add/fract_out_q_reg[9]
INFO: [Physopt 32-662] Processed net a5_add/u4/u7/fract_out_q_reg[27].  Did not re-place instance a5_add/u4/u7/i___2_i_9__4
INFO: [Physopt 32-662] Processed net a5_add/u4/i___1_i_1__13_n_0.  Did not re-place instance a5_add/u4/i___1_i_1__13
INFO: [Physopt 32-662] Processed net a5_add/u4/u7/out_d[5].  Did not re-place instance a5_add/u4/u7/out_o1[5]_i_1__13
INFO: [Physopt 32-662] Processed net a5_add/u4/u7/fract_out_q_reg[27]_0.  Did not re-place instance a5_add/u4/u7/out_o1[30]_i_5__4
INFO: [Physopt 32-662] Processed net a5_add/u1/result_zero_sign_reg_0.  Did not re-place instance a5_add/u1/out_reg[31]_srl2_i_1__12
INFO: [Physopt 32-662] Processed net a5_add/u4/i___1_n_0.  Did not re-place instance a5_add/u4/i___1
INFO: [Physopt 32-662] Processed net a5_add/u4/i___39_i_10_n_0.  Did not re-place instance a5_add/u4/i___39_i_10
INFO: [Physopt 32-662] Processed net a5_add/u4/i___39_i_4_n_0.  Did not re-place instance a5_add/u4/i___39_i_4
INFO: [Physopt 32-662] Processed net a5_add/u4/i___39_i_8_n_0.  Did not re-place instance a5_add/u4/i___39_i_8
INFO: [Physopt 32-662] Processed net a5_add/u4/u7/S[0].  Did not re-place instance a5_add/u4/u7/out_o1[4]_i_7__1
INFO: [Physopt 32-663] Processed net a5_add/u4/u7/i___2_i_15__4_n_0.  Re-placed instance a5_add/u4/u7/i___2_i_15__4
INFO: [Physopt 32-663] Processed net a5_add/u4/u7/out_reg[31]_srl2_i_5__3_n_0.  Re-placed instance a5_add/u4/u7/out_reg[31]_srl2_i_5__3
INFO: [Physopt 32-662] Processed net a5_add/u4/u7/out_reg[31]_srl2_i_7__3_0.  Did not re-place instance a5_add/u4/u7/out_reg[31]_srl2_i_2__12
INFO: [Physopt 32-662] Processed net a5_add/u4/u7/out_reg[31]_srl2_i_9__3_n_0.  Did not re-place instance a5_add/u4/u7/out_reg[31]_srl2_i_9__3
INFO: [Physopt 32-662] Processed net a5_add/clock_0.  Did not re-place instance a5_add/out_reg[31]_srl2
INFO: [Physopt 32-662] Processed net a7_add/u4/u7/exp_r_reg[7]_4.  Did not re-place instance a7_add/u4/u7/out_o1[0]_i_6__2
INFO: [Physopt 32-662] Processed net a0_add/u4/out_o1[30]_i_15_n_0.  Did not re-place instance a0_add/u4/out_o1[30]_i_15
INFO: [Physopt 32-662] Processed net a5_add/u4/u7/exp_r_reg[7]_4.  Did not re-place instance a5_add/u4/u7/out_o1[4]_i_3__4
INFO: [Physopt 32-662] Processed net a0_add/u4/out_o1[30]_i_10_n_0.  Did not re-place instance a0_add/u4/out_o1[30]_i_10
INFO: [Physopt 32-663] Processed net a0_add/fract_denorm[44].  Re-placed instance a0_add/fract_out_q_reg[24]
INFO: [Physopt 32-663] Processed net a0_add/u4/i___39_i_3_n_0.  Re-placed instance a0_add/u4/i___39_i_3
INFO: [Physopt 32-662] Processed net a0_add/u4/i___39_i_6_n_0.  Did not re-place instance a0_add/u4/i___39_i_6
INFO: [Physopt 32-662] Processed net a6_add/u4/out_reg[22]_srl2_i_3__13_n_0.  Did not re-place instance a6_add/u4/out_reg[22]_srl2_i_3__13
INFO: [Physopt 32-662] Processed net a6_add/u4/fi_ldz[0].  Did not re-place instance a6_add/u4/i___39_i_1
INFO: [Physopt 32-663] Processed net a6_add/u4/i___1_i_4__5_n_0.  Re-placed instance a6_add/u4/i___1_i_4__5
INFO: [Physopt 32-663] Processed net a0_add/fract_denorm[25].  Re-placed instance a0_add/fract_out_q_reg[5]
INFO: [Physopt 32-663] Processed net a6_add/fract_denorm[27].  Re-placed instance a6_add/fract_out_q_reg[7]
INFO: [Physopt 32-662] Processed net a0_add/u4/fi_ldz[2].  Did not re-place instance a0_add/u4/i___4_i_4
INFO: [Physopt 32-663] Processed net a6_add/u4/u7/out_d[25].  Re-placed instance a6_add/u4/u7/out_o1[25]_i_1__14
INFO: [Physopt 32-662] Processed net a6_add/u4/i___1_i_10__5_n_0.  Did not re-place instance a6_add/u4/i___1_i_10__5
INFO: [Physopt 32-662] Processed net a6_add/u4/u7/fract_out_q_reg[27].  Did not re-place instance a6_add/u4/u7/i___2_i_9__5
INFO: [Physopt 32-662] Processed net a6_add/u4/out_o1[30]_i_15__5_n_0.  Did not re-place instance a6_add/u4/out_o1[30]_i_15__5
INFO: [Physopt 32-662] Processed net a6_add/u4/u7/out_d[0].  Did not re-place instance a6_add/u4/u7/out_reg[0]_srl2_i_2__10
INFO: [Physopt 32-663] Processed net a6_add/u4/u7/out_reg[22]_srl2_i_4__4_n_0.  Re-placed instance a6_add/u4/u7/out_reg[22]_srl2_i_4__4
INFO: [Physopt 32-662] Processed net a6_add/u4/u7/fract_out_q_reg[27]_0.  Did not re-place instance a6_add/u4/u7/out_o1[30]_i_5__5
INFO: [Physopt 32-662] Processed net a6_add/u4/u7/exp_r_reg[7]_4.  Did not re-place instance a6_add/u4/u7/out_o1[4]_i_3__5
INFO: [Physopt 32-662] Processed net a0_add/u4/i___4_i_6_n_0.  Did not re-place instance a0_add/u4/i___4_i_6
INFO: [Physopt 32-663] Processed net a0_add/u4/i___4_i_9_n_0.  Re-placed instance a0_add/u4/i___4_i_9
INFO: [Physopt 32-662] Processed net a6_add/u1/result_zero_sign_reg_0.  Did not re-place instance a6_add/u1/out_reg[31]_srl2_i_1__13
INFO: [Physopt 32-662] Processed net a6_add/u4/i___39_i_10_n_0.  Did not re-place instance a6_add/u4/i___39_i_10
INFO: [Physopt 32-662] Processed net a6_add/u4/i___39_i_4_n_0.  Did not re-place instance a6_add/u4/i___39_i_4
INFO: [Physopt 32-662] Processed net a6_add/u4/i___39_i_8_n_0.  Did not re-place instance a6_add/u4/i___39_i_8
INFO: [Physopt 32-662] Processed net a6_add/u4/out_o1[30]_i_10__5_n_0.  Did not re-place instance a6_add/u4/out_o1[30]_i_10__5
INFO: [Physopt 32-661] Optimized 20 nets.  Re-placed 20 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 20 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 20 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.261 | TNS=-527.856 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 245127 ; free virtual = 312878
Phase 3 Placement Based Optimization | Checksum: 2b980fd29

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 245121 ; free virtual = 312873

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 111 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net a0_add/u4/i___1_i_10_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net a0_add/u4/i___1_i_4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net a0_add/u4/u7/i___2_i_15_n_0. Rewired (signal push) a0_add/u4/u7/fract_out_q_reg[27]_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net a0_add/u4/out_reg[22]_srl2_i_3__2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net a0_add/u4/u7/out_reg[31]_srl2_i_8_n_0. Rewired (signal push) a0_add/u4/u7/out_d[13] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net a0_add/u4/u7/out_reg[31]_srl2_i_4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net a0_add/u4/u7/out_reg[31]_srl2_i_7_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net a0_add/u4/out_o1[30]_i_15_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net a1_add/u4/i___1_i_10__0_n_0. Rewired (signal push) a1_add/u4/fi_ldz[0] to 3 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net a1_add/u4/i___1_i_4__0_n_0. Rewired (signal push) a1_add/u4/i___1_i_10__0_n_0 to 3 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net a1_add/u4/out_o1[30]_i_15__0_n_0. Rewired (signal push) a1_add/u4/i___1_i_10__0_n_0 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net a1_add/u4/u7/i___2_i_15__0_n_0. Rewired (signal push) a1_add/u4/u7/fract_out_q_reg[27]_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net a1_add/u4/out_reg[22]_srl2_i_3__3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net a1_add/u4/u7/out_reg[31]_srl2_i_9__0_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net a1_add/u4/u7/out_reg[31]_srl2_i_5__0_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net a1_add/u4/u7/out_reg[31]_srl2_i_7__0_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net a3_add/u4/i___1_i_10__2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net a3_add/u4/i___1_i_4__2_n_0. Rewired (signal push) a3_add/u4/i___1_i_10__2_n_0 to 3 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net a3_add/u4/out_o1[30]_i_15__2_n_0. Rewired (signal push) a3_add/u4/i___1_i_10__2_n_0 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net a3_add/u4/u7/i___2_i_15__2_n_0. Rewired (signal push) a3_add/u4/u7/fract_out_q_reg[27]_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net a3_add/u4/out_reg[22]_srl2_i_3__11_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net a3_add/u4/u7/out_reg[31]_srl2_i_8__2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net a3_add/u4/u7/out_reg[31]_srl2_i_4__2_n_0. Rewired (signal push) a3_add/u4/u7/out_reg[31]_srl2_i_8__2_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net a3_add/u4/u7/out_reg[31]_srl2_i_7__2_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net x2_mul/u5/i___1_i_5__1_n_0. Rewired (signal push) x2_mul/u5/fi_ldz[0] to 3 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net a1_add/u4/u7/out_reg[31]_srl2_i_8__0_n_0. Rewired (signal push) a1_add/u4/u7/out_d[13] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net a1_add/u4/u7/out_reg[31]_srl2_i_4__0_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net a0_add/u4/u7/out_reg[31]_srl2_i_5_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net a3_add/u4/u7/out_reg[31]_srl2_i_9__2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net a3_add/u4/u7/out_reg[31]_srl2_i_5__2_n_0. Rewired (signal push) a3_add/u4/u7/out_reg[31]_srl2_i_9__2_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net a0_add/u4/u7/out_o1[30]_i_4__2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net a3_add/u4/u7/out_o1[30]_i_3__11_n_0. Rewired (signal push) a3_add/u4/u7/fract_out_pl1[22] to 4 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net a3_add/u4/u7/out_reg[31]_srl2_i_10__2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net a3_add/u4/u7/out_reg[31]_srl2_i_6__2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net x9_mul/u5/i___1_i_5__8_n_0. Rewired (signal push) x9_mul/u5/fi_ldz[0] to 3 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net a2_add/u4/i___1_i_10__1_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net a2_add/u4/i___1_i_4__1_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net a2_add/u4/u7/i___2_i_15__1_n_0. Rewired (signal push) a2_add/u4/u7/fract_out_q_reg[27]_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net a2_add/u4/out_reg[22]_srl2_i_3__4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net a2_add/u4/u7/out_reg[31]_srl2_i_8__1_n_0. Rewired (signal push) a2_add/u4/u7/out_d[13] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net a2_add/u4/u7/out_reg[31]_srl2_i_4__1_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net a2_add/u4/u7/out_reg[31]_srl2_i_7__1_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net a0_add/u4/u7/out_reg[31]_srl2_i_9_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net a0_add/u4/u7/out_reg[31]_srl2_i_11_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net a0_add/u4/u7/out_reg[31]_srl2_i_7_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net a4_add/u4/i___1_i_10__3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net a4_add/u4/i___1_i_4__3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net a4_add/u4/out_o1[30]_i_15__3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net a4_add/u4/u7/i___2_i_15__3_n_0. Rewired (signal push) a4_add/u4/u7/fract_out_q_reg[27]_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net a4_add/u4/d5_reg1_reg[22]_srl3_i_3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net a4_add/u4/u7/d5_reg1_reg[31]_srl3_i_8_n_0. Rewired (signal push) a4_add/u4/u7/out_d[13] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net a4_add/u4/u7/d5_reg1_reg[31]_srl3_i_4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net a4_add/u4/u7/d5_reg1_reg[31]_srl3_i_7_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net a0_add/u4/u7/exp_r_reg[2]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net a2_add/u4/u7/out_o1[30]_i_3__4_n_0. Rewired (signal push) a2_add/u4/u7/fract_out_pl1[22] to 4 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net a2_add/u4/u7/out_reg[31]_srl2_i_10__1_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net a2_add/u4/u7/out_reg[31]_srl2_i_6__1_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net a2_add/u4/u7/out_reg[31]_srl2_i_5__1_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net a6_add/u4/i___1_i_10__5_n_0. Rewired (signal push) a6_add/u4/fi_ldz[1] to 3 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net a6_add/u4/i___1_i_4__5_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net a6_add/u4/out_o1[30]_i_15__5_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net a6_add/u4/u7/i___2_i_15__5_n_0. Rewired (signal push) a6_add/u4/u7/fract_out_q_reg[27]_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net a6_add/u4/out_reg[22]_srl2_i_3__13_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net a6_add/u4/u7/out_reg[31]_srl2_i_9__4_n_0. Rewired (signal push) a6_add/u4/u7/out_d[5] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net a6_add/u4/u7/out_reg[31]_srl2_i_5__4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net a6_add/u4/u7/out_reg[31]_srl2_i_7__4_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net a6_add/u4/fi_ldz[0]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net a2_add/u4/u7/out_reg[31]_srl2_i_9__1_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net x0_mul/u5/i___1_i_5_n_0. Rewired (signal push) x0_mul/u5/fi_ldz[0] to 3 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net a2_add/u4/u7/out_reg[31]_srl2_i_11__1_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net a2_add/u4/u7/out_reg[31]_srl2_i_7__1_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net a8_add/u4/i___1_i_10__7_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net a8_add/u4/i___1_i_4__7_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net a8_add/u4/u7/i___2_i_15__7_n_0. Rewired (signal push) a8_add/u4/u7/fract_out_q_reg[27]_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net a8_add/u4/out_o1[22]_i_3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net a8_add/u4/u7/out_o1[31]_i_8_n_0. Rewired (signal push) a8_add/u4/u7/out_d[13] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net a8_add/u4/u7/out_o1[31]_i_4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-77] Pass 2. Identified 30 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net a0_add/u4/i___1_i_10_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net a0_add/u4/i___1_i_4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net a0_add/u4/out_reg[22]_srl2_i_3__2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net x7_mul/u5/i___1_i_5__6_n_0. Rewired (signal push) x7_mul/u5/fi_ldz[0] to 3 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net x10_mul/u5/i___1_i_5__9_n_0. Rewired (signal push) x10_mul/u5/fi_ldz[0] to 3 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net a5_add/u4/i___1_i_10__4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net x4_mul/u5/i___1_i_5__3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net a5_add/u4/i___1_i_4__4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net a5_add/u4/out_reg[22]_srl2_i_3__12_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net a2_add/u4/i___1_i_10__1_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net a2_add/u4/i___1_i_4__1_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net a2_add/u4/out_reg[22]_srl2_i_3__4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net a7_add/u4/i___1_i_10__6_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net a7_add/u4/i___1_i_4__6_n_0. Rewired (signal push) a7_add/u4/i___1_i_10__6_n_0 to 3 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net a7_add/u4/out_reg[22]_srl2_i_3__15_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net a2_add/u4/u7/out_reg[31]_srl2_i_4__1_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net x6_mul/u5/i___1_i_5__5_n_0. Rewired (signal push) x6_mul/u5/fi_ldz[0] to 3 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net x8_mul/u5/i___1_i_5__7_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net a3_add/u4/u7/out_reg[31]_srl2_i_7__2_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net a7_add/u4/u7/out_reg[31]_srl2_i_11__5_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net a7_add/u4/u7/out_reg[31]_srl2_i_7__5_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net a3_add/u4/i___1_i_4__2_n_0. Rewired (signal push) a3_add/u4/fi_ldz[2] to 4 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net a3_add/u4/out_o1[30]_i_15__2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net a1_add/u4/out_o1[30]_i_15__0_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net a5_add/u4/u7/out_o1[30]_i_3__13_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net a5_add/u4/u7/out_reg[31]_srl2_i_10__3_n_0. Rewired (signal push) a5_add/u4/u7/out_d[30] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net a5_add/u4/u7/out_reg[31]_srl2_i_6__3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net a7_add/u4/u7/out_o1[30]_i_3__16_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net a7_add/u4/u7/out_reg[31]_srl2_i_10__5_n_0. Rewired (signal push) a7_add/u4/u7/out_d[30] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net a7_add/u4/u7/out_reg[31]_srl2_i_6__5_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-77] Pass 3. Identified 8 candidate nets for rewire optimization.
INFO: [Physopt 32-242] Processed net a7_add/u4/u7/i___2_i_15__6_n_0. Rewired (signal push) a7_add/u4/u7/fract_out_q_reg[27]_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net a7_add/u4/u7/out_reg[31]_srl2_i_8__5_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net a7_add/u4/u7/out_reg[31]_srl2_i_4__5_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net a7_add/u4/u7/out_reg[31]_srl2_i_7__5_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net a7_add/u4/u7/out_reg[31]_srl2_i_9__5_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net a7_add/u4/u7/out_reg[31]_srl2_i_5__5_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net x6_mul/u5/i___1_i_5__5_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net a7_add/u4/i___1_i_4__6_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 34 nets. Created 13 new instances.
INFO: [Physopt 32-775] End 4 Pass. Optimized 34 nets or cells. Created 13 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 244861 ; free virtual = 312613
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.151 | TNS=-427.086 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 244861 ; free virtual = 312612
Phase 4 Rewire | Checksum: e961a715

Time (s): cpu = 00:00:46 ; elapsed = 00:00:15 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 244873 ; free virtual = 312625

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 100 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net a0_add/u4/out_reg[22]_srl2_i_3__2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net a0_add/u4/u7/out_o1[21]_i_3__2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net a0_add/u4/fi_ldz[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net a0_add/u4/i___1_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net a0_add/fract_denorm[24]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net a0_add/u4/u7/fract_out_q_reg[27]_2. Replicated 1 times.
INFO: [Physopt 32-572] Net a0_add/u4/i___1_i_10_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net a0_add/u4/u7/out_o1[0]_i_5_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net a0_add/u4/u7/fract_out_q_reg[27] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net a0_add/u4/i___1_i_1__2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net a0_add/u4/u7/out_o1[30]_i_4__2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net a0_add/u4/u7/exp_r_reg[7]_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net a0_add/fract_denorm[29]. Replicated 1 times.
INFO: [Physopt 32-572] Net a0_add/u4/out_o1[30]_i_15_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net a0_add/u4/u7/exp_r_reg[2]. Replicated 1 times.
INFO: [Physopt 32-572] Net a0_add/u4/u7/out_d[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net a0_add/u4/u7/out_d[25] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net a0_add/u4/u7/out_o1[21]_i_5__2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net a0_add/fract_denorm[26]. Replicated 1 times.
INFO: [Physopt 32-572] Net a0_add/u4/u7/out_d[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net a0_add/u4/u7/out_d[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net x5_mul/u4/u7/out_o1[21]_i_3__7_n_0. Replicated 2 times.
INFO: [Physopt 32-572] Net x5_mul/u5/prod_reg__0_26 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net x5_mul/u4/i___4_i_3__7_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net x5_mul/u5/i___1_i_5__4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net x5_mul/u4/fi_ldz[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net x5_mul/u4/u7/prod_reg__0_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net x8_mul/u4/u7/out_o1[21]_i_3__10_n_0. Net driver x8_mul/u4/u7/out_o1[21]_i_3__10 was replaced.
INFO: [Physopt 32-572] Net x8_mul/u5/prod_reg__0_26 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net x8_mul/u4/u7/exp_ovf_r_reg[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net x8_mul/u4/i___4_i_3__10_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net x8_mul/u4/fi_ldz[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net x8_mul/u4/i___4_i_1__10_n_0_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net x8_mul/u5/fract_denorm[4]. Replicated 1 times.
INFO: [Physopt 32-601] Processed net x8_mul/u4/i___1_i_19_n_0. Net driver x8_mul/u4/i___1_i_19 was replaced.
INFO: [Physopt 32-81] Processed net x8_mul/u4/u7/exp_r_reg[0]_2. Replicated 1 times.
INFO: [Physopt 32-572] Net a0_add/u4/u7/out_d[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net x8_mul/u4/u7/prod_reg__0_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net x8_mul/u4/u7/prod_reg__0_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net a0_add/u4/fi_ldz[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net a0_add/u4/u7/out_d[27] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net x8_mul/u4/u7/exp_r_reg[0]_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net x8_mul/u4/u7/out_o1[30]_i_2__10_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net a0_add/u4/u7/out_d[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net a0_add/u4/u7/out_d[20] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net a0_add/fract_denorm[27]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net a0_add/fract_denorm[21]. Replicated 1 times.
INFO: [Physopt 32-572] Net a0_add/u4/fi_ldz[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net a0_add/u4/u7/out_d[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net a5_add/u4/out_reg[22]_srl2_i_3__12_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net x4_mul/u4/u7/out_o1[21]_i_3__6_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net a5_add/u4/u7/out_o1[21]_i_3__13_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net x4_mul/u5/prod_reg__0_26. Net driver x4_mul/u5/i___1_i_1__6 was replaced.
INFO: [Physopt 32-572] Net x4_mul/u4/u7/exp_ovf_r_reg[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net a5_add/u4/fi_ldz[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net a5_add/u4/i___1_i_4__4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net a5_add/fract_denorm[27]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net a5_add/u4/u7/out_d[25]. Replicated 2 times.
INFO: [Physopt 32-572] Net a5_add/u4/i___1_i_10__4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net x4_mul/u4/i___4_i_3__6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net x4_mul/u5/i___1_i_5__3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net x4_mul/u4/fi_ldz[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net a5_add/u4/u7/fract_out_q_reg[27] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net a5_add/u4/i___1_i_1__13_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net a5_add/u4/u7/fract_out_q_reg[27]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net x4_mul/u4/u7/exp_r_reg[0]_2. Replicated 1 times.
INFO: [Physopt 32-572] Net a5_add/u4/u7/exp_r_reg[7]_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net x10_mul/u4/u7/out_o1[21]_i_3__17_n_0. Replicated 2 times.
INFO: [Physopt 32-572] Net x10_mul/u4/fi_ldz[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net x10_mul/u5/prod_reg__0_26. Replicated 1 times.
INFO: [Physopt 32-572] Net x10_mul/u4/i___4_i_3__17_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net x10_mul/u5/fract_denorm[14]. Replicated 1 times.
INFO: [Physopt 32-572] Net x10_mul/u4/u7/out_o1[30]_i_2__17_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net x10_mul/u4/u7/prod_reg__0_0. Replicated 1 times.
INFO: [Physopt 32-572] Net a2_add/u4/out_reg[22]_srl2_i_3__4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net a2_add/u4/u7/out_o1[21]_i_3__4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net a2_add/fract_denorm[26]. Replicated 1 times.
INFO: [Physopt 32-572] Net a2_add/u4/fi_ldz[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net a2_add/u4/i___1_i_4__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net a2_add/u4/u7/out_d[27]. Replicated 1 times.
INFO: [Physopt 32-572] Net a2_add/u4/i___1_i_10__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net a2_add/u4/u7/fract_out_q_reg[27] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net a2_add/u4/out_o1[30]_i_15__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net a2_add/u4/u7/out_d[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net a2_add/u4/u7/fract_out_q_reg[27]_1. Replicated 1 times.
INFO: [Physopt 32-572] Net a2_add/u4/u7/exp_r_reg[7]_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net a2_add/fract_denorm[27]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net a2_add/u4/u7/out_d[25]. Replicated 1 times.
INFO: [Physopt 32-572] Net a2_add/u4/u7/out_d[22] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 26 nets. Created 26 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 26 nets or cells. Created 26 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.941 | TNS=-392.085 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 244706 ; free virtual = 312457
Phase 5 Critical Cell Optimization | Checksum: 1519aa05d

Time (s): cpu = 00:01:28 ; elapsed = 00:00:25 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 244702 ; free virtual = 312454

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 1519aa05d

Time (s): cpu = 00:01:28 ; elapsed = 00:00:25 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 244702 ; free virtual = 312454

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 1519aa05d

Time (s): cpu = 00:01:28 ; elapsed = 00:00:25 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 244699 ; free virtual = 312451

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 1519aa05d

Time (s): cpu = 00:01:28 ; elapsed = 00:00:25 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 244694 ; free virtual = 312445

Phase 9 Shift Register Optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 27 nets or cells. Created 27 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.816 | TNS=-387.103 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 244668 ; free virtual = 312420
Phase 9 Shift Register Optimization | Checksum: 1dbd75590

Time (s): cpu = 00:01:39 ; elapsed = 00:00:29 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 244667 ; free virtual = 312419

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 100 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 34 nets.  Swapped 726 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 34 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 726 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.752 | TNS=-329.226 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 244666 ; free virtual = 312418
Phase 10 Critical Pin Optimization | Checksum: 1dbd75590

Time (s): cpu = 00:01:40 ; elapsed = 00:00:29 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 244666 ; free virtual = 312418

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 1dbd75590

Time (s): cpu = 00:01:40 ; elapsed = 00:00:29 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 244664 ; free virtual = 312416

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 1dbd75590

Time (s): cpu = 00:01:40 ; elapsed = 00:00:29 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 244663 ; free virtual = 312414
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 244663 ; free virtual = 312414
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.752 | TNS=-329.226 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.620  |            2  |              0  |                     1  |           0  |           1  |  00:00:02  |
|  Placement Based    |          0.004  |         11.261  |            0  |              0  |                    20  |           0  |           1  |  00:00:03  |
|  Rewire             |          0.110  |        100.770  |           13  |              0  |                    34  |           0  |           1  |  00:00:09  |
|  Critical Cell      |          0.210  |         35.001  |           26  |              0  |                    26  |           0  |           1  |  00:00:10  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.125  |          4.982  |           27  |              0  |                    27  |           0  |           1  |  00:00:03  |
|  Critical Pin       |          0.064  |         57.877  |            0  |              0  |                    34  |           0  |           1  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.513  |        210.510  |           68  |              0  |                   142  |           0  |          11  |  00:00:27  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 244663 ; free virtual = 312414
Ending Physical Synthesis Task | Checksum: 2ac2ce39d

Time (s): cpu = 00:01:40 ; elapsed = 00:00:29 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 244650 ; free virtual = 312402
INFO: [Common 17-83] Releasing license: Implementation
355 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:44 ; elapsed = 00:00:30 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 244659 ; free virtual = 312411
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 244657 ; free virtual = 312409
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 244656 ; free virtual = 312411
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 244628 ; free virtual = 312400
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/bgm/post_place.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 246970 ; free virtual = 314719
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: fb069340 ConstDB: 0 ShapeSum: c1a3da83 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "dw_y[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_y[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_y[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_y[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_y[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_y[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_y[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_y[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_y[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_y[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_y[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_y[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_y[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_y[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_y[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_y[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_y[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_y[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_y[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_y[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_y[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_y[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_y[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_y[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_y[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_y[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_y[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_y[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_y[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_y[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_y[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_y[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_y[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_y[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clock" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "dt[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dt[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dt[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dt[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dt[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dt[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dt[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dt[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dt[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dt[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dt[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dt[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dt[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dt[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dt[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dt[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dt[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dt[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dt[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dt[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dt[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dt[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dt[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dt[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dt[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dt[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dt[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dt[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dt[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dt[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dt[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dt[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dt[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dt[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_x[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_x[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_x[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_x[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_x[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_x[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_x[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_x[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_x[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_x[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_x[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_x[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_x[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_x[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_x[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_x[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_x[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_x[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_x[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_x[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_x[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_x[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_x[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_x[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_x[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_x[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_x[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_x[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_x[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_x[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_x[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_x[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_x[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_x[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Fn[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Fn[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Fn[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Fn[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Fn[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Fn[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Fn[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Fn[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Fn[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Fn[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Fn[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Fn[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Fn[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Fn[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Fn[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Fn[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Fn[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Fn[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Fn[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Fn[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Fn[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Fn[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Fn[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Fn[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Fn[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Fn[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Fn[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Fn[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Fn[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Fn[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Fn[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Fn[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Fn[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Fn[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_z[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_z[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_z[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_z[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_z[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_z[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_z[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_z[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_z[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_z[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_z[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_z[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_z[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_z[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_z[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_z[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_z[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_z[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_z[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_z[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_z[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_z[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_z[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_z[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_z[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_z[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_z[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_z[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_z[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_z[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_z[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_z[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_z[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_z[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_z[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_z[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_z[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_z[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_z[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_z[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_z[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_z[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_z[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_z[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_z[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_z[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_z[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_z[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_z[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_z[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_z[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_z[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_z[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_z[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_z[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_z[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_z[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_z[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_z[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_z[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_z[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_z[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "dw_z[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "dw_z[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 101207154

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 246534 ; free virtual = 314290
Post Restoration Checksum: NetGraph: 14c87ae5 NumContArr: ec57f66f Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 101207154

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 246526 ; free virtual = 314282

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 101207154

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 246470 ; free virtual = 314227

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 101207154

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 246463 ; free virtual = 314221
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 12089c59e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 246236 ; free virtual = 313993
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.235 | TNS=-19.833| WHS=0.021  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 161f772fa

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 246163 ; free virtual = 313921

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1bad88e1b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 246019 ; free virtual = 313776

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4635
 Number of Nodes with overlaps = 1387
 Number of Nodes with overlaps = 620
 Number of Nodes with overlaps = 271
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.736 | TNS=-530.620| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: f28f83ac

Time (s): cpu = 00:01:14 ; elapsed = 00:00:39 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 245014 ; free virtual = 312771

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 624
 Number of Nodes with overlaps = 310
 Number of Nodes with overlaps = 126
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.111 | TNS=-393.483| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 20724b79c

Time (s): cpu = 00:01:30 ; elapsed = 00:00:48 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 244937 ; free virtual = 312694

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 935
 Number of Nodes with overlaps = 267
 Number of Nodes with overlaps = 169
 Number of Nodes with overlaps = 130
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.278 | TNS=-336.609| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1b3ff6f8c

Time (s): cpu = 00:01:48 ; elapsed = 00:00:57 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 244776 ; free virtual = 312534
Phase 4 Rip-up And Reroute | Checksum: 1b3ff6f8c

Time (s): cpu = 00:01:48 ; elapsed = 00:00:58 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 244769 ; free virtual = 312527

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1cc37bf01

Time (s): cpu = 00:01:49 ; elapsed = 00:00:58 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 244778 ; free virtual = 312536
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.111 | TNS=-393.484| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 23a15f3bb

Time (s): cpu = 00:01:50 ; elapsed = 00:00:58 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 244766 ; free virtual = 312524

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 23a15f3bb

Time (s): cpu = 00:01:51 ; elapsed = 00:00:58 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 244766 ; free virtual = 312523
Phase 5 Delay and Skew Optimization | Checksum: 23a15f3bb

Time (s): cpu = 00:01:51 ; elapsed = 00:00:58 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 244766 ; free virtual = 312523

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ca54d5da

Time (s): cpu = 00:01:52 ; elapsed = 00:00:59 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 244758 ; free virtual = 312516
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.092 | TNS=-375.293| WHS=0.095  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1ca54d5da

Time (s): cpu = 00:01:52 ; elapsed = 00:00:59 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 244761 ; free virtual = 312519
Phase 6 Post Hold Fix | Checksum: 1ca54d5da

Time (s): cpu = 00:01:52 ; elapsed = 00:00:59 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 244760 ; free virtual = 312518

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.66677 %
  Global Horizontal Routing Utilization  = 4.07201 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 49.5495%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 44.1441%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 58.8235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 66.1765%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1e0d0dd71

Time (s): cpu = 00:01:52 ; elapsed = 00:00:59 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 244764 ; free virtual = 312521

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e0d0dd71

Time (s): cpu = 00:01:52 ; elapsed = 00:00:59 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 244763 ; free virtual = 312520

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1792572a4

Time (s): cpu = 00:01:53 ; elapsed = 00:01:00 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 244671 ; free virtual = 312429

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.092 | TNS=-375.293| WHS=0.095  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1792572a4

Time (s): cpu = 00:01:53 ; elapsed = 00:01:00 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 244676 ; free virtual = 312434
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:53 ; elapsed = 00:01:00 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 244721 ; free virtual = 312478

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:58 ; elapsed = 00:01:07 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 244720 ; free virtual = 312478
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 244716 ; free virtual = 312474
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 244705 ; free virtual = 312469
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 244680 ; free virtual = 312462
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/bgm/post_route.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2893.891 ; gain = 0.000 ; free physical = 244587 ; free virtual = 312345
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/bgm/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/bgm/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/bgm/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2957.941 ; gain = 0.000 ; free physical = 245562 ; free virtual = 313319
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 22:08:43 2022...
