/*
-- File : tinycore2_chess.h (lab3)
--
-- Contents : Comnpiler header file of tinycore2 processor.
--            
-- Copyright (c) 2014-2017 Synopsys, Inc. This Synopsys processor model 
-- captures an ASIP Designer Design Technique. The model and all associated 
-- documentation are proprietary to Synopsys, Inc. and may only be used 
-- pursuant to the terms and conditions of a written license agreement with 
-- Synopsys, Inc.  All other use, reproduction, modification, or distribution 
-- of the Synopsys processor model or the associated  documentation is 
-- strictly prohibited. 
*/

#ifndef _tinycore2_chess_h
#define _tinycore2_chess_h

#include "tinycore2.h"

chess_properties {

 // General processor properties :

    default_memory  : DM;
    
}

#endif /*_tinycore2_chess_h*/

