// Seed: 3853440752
module module_0 (
    input tri1 id_0,
    output supply0 id_1,
    input tri1 id_2,
    input supply0 id_3,
    input tri0 id_4,
    output supply0 id_5,
    output wor id_6,
    input uwire id_7,
    input wor id_8,
    input tri1 id_9
);
  wire id_11;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    input supply1 id_2,
    output wire id_3,
    output uwire id_4,
    output uwire id_5
);
  initial forever @(negedge 1);
  module_0(
      id_2, id_5, id_2, id_0, id_0, id_3, id_4, id_0, id_2, id_0
  );
endmodule
