<!DOCTYPE html>
<html lang="en">
    <head>
        <meta charset="utf-8" />
        <meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no" />
        <meta name="description" content="Curriculum Vitae" />
        <meta name="author" content="Chonghan Lee" />
        <title>CV - Chonghan Lee</title>
        <link rel="icon" type="image/x-icon" href="assets/img/favicon.ico" />
        <!-- Font Awesome icons (free version)-->
        <script src="https://use.fontawesome.com/releases/v5.15.4/js/all.js" crossorigin="anonymous"></script>
        <!-- Iconify - open source vector icons-->
        <script src="https://code.iconify.design/2/2.1.2/iconify.min.js" crossorigin="anonymous"></script>
        <!-- Google fonts-->
        <link href="https://fonts.googleapis.com/css?family=Saira+Extra+Condensed:500,700" rel="stylesheet" type="text/css" />
        <link href="https://fonts.googleapis.com/css?family=Muli:400,400i,800,800i" rel="stylesheet" type="text/css" />
        <!-- Core theme CSS (includes Bootstrap)-->
        <link href="css/styles.css" rel="stylesheet" />
    </head>
    <body id="page-top">
        <!-- Navigation-->
        <nav class="navbar navbar-expand-lg navbar-dark bg-primary fixed-top" id="sideNav">
            <a class="navbar-brand js-scroll-trigger" href="#page-top"
                ><span class="d-block d-lg-none">Chonghan Lee</span><span class="d-none d-lg-block"><img class="img-fluid img-profile rounded-circle mx-auto mb-2" src="assets/img/profile.jpeg" alt="..." /></span></a
            ><button class="navbar-toggler" type="button" data-bs-toggle="collapse" data-bs-target="#navbarResponsive" aria-controls="navbarResponsive" aria-expanded="false" aria-label="Toggle navigation"><span class="navbar-toggler-icon"></span></button>
            <div class="collapse navbar-collapse" id="navbarResponsive">
                <ul class="navbar-nav">
                    <li class="nav-item"><a class="nav-link js-scroll-trigger" href="#about">About</a></li>
                    <li class="nav-item"><a class="nav-link js-scroll-trigger" href="#interests">Interests</a></li>
                    <li class="nav-item"><a class="nav-link js-scroll-trigger" href="#publication">Publication</a></li>
                    <li class="nav-item"><a class="nav-link js-scroll-trigger" href="#education">Education</a></li>
                    <li class="nav-item"><a class="nav-link js-scroll-trigger" href="#experience">Experience</a></li>
                    <li class="nav-item"><a class="nav-link js-scroll-trigger" href="#skills">Skills</a></li>
                    <li class="nav-item"><a class="nav-link js-scroll-trigger" href="#projects">Projects</a></li>
                </ul>
            </div>
        </nav>
        <!-- Page Content-->
        <div class="container-fluid p-0">
            <!-- About-->
            <section class="resume-section" id="about">
                <div class="resume-section-content">
                    <h1 class="mb-0">Chonghan Lee<span class="text-primary">Lee</span></h1>
                    <div class="subheading mb-5"><a href="mailto:cvl5361@psu.edu">cvl5361 at psu.edu</a></div>
                    <p class="lead mb-5">I am a Ph.D. candidate at the Pennsylvania State University, advised by <a href="https://sites.psu.edu/vijaykrishnannarayanan/">Prof. Vijaykrishnan Narayanan</a>. I design optimization/compression algorithms for Deep Learning models and write code to build compute and memory-efficient Artificial Intelligent systems. My research interests include resource-constrained neural netoworks and HW/SW Co-design of deep learning for edge devices and In-Memory processing architectures.</p>
                    <div class="social-icons">
                        <a class="social-icon" href="https://www.linkedin.com/in/jinhang-choi"><i class="fab fa-linkedin-in"></i></a><a class="social-icon" href="https://github.com/cepiross"><i class="fab fa-github"></i></a><a class="social-icon" href="https://scholar.google.com/citations?user=mz4fY2AAAAAJ"><i class="fab fa-google"></i></a>
                    </div>
                </div>
            </section>
            <hr class="m-0" />
            <!-- Interests-->
            <section class="resume-section" id="interests">
                <div class="resume-section-content">
                    <h2 class="mb-5">Research Interests</h2>
                    <ul class="fa-ul mb-0">
                        <li>
                            <span class="fa-li"><i class="fas fa-bookmark"></i></span>Systematic/Architectural Design and Support for Machine Learning
                        </li>
                        <li>
                            <span class="fa-li"><i class="fas fa-bookmark"></i></span>Energy-efficient/Low-power computing system, Parallel processing techniques
                        </li>
                        <li>
                            <span class="fa-li"><i class="fas fa-bookmark"></i></span>Dynamic power/thermal management
                        </li>
                    </ul>
                </div>
            </section>
            <hr class="m-0" />
            <!-- Publication-->
            <section class="resume-section" id="publication">
                <div class="resume-section-content">
                    <h2 class="mb-5">Selected Papers</h2>
                    <ul class="fa-ul mb-0">
                        <li>
                            <span class="fa-li"><i class="fas fa-book"></i></span>Pan, Yue, Minxuan Zhou, <b>Chonghan Lee</b>, Zheyu Li, Rishika Kushwah, Vijaykrishnan Narayanan, and Tajana Rosing<br> 
                            <a href="https://aspdac.gabia.io/accepted_papers/index.html" target="_blank"> <i>PRIMATE: Processing in Memory Acceleration for Dynamic Token-pruning Transformers</i></a>
                            <br>
                            In Proceedings of the 29th Asia and South Pacific Design Automation Conference (ASP-DAC). 2024.
                            <br><a href="bib/2010master.bib" target="_blank">[bibtex]</a>
                            <br>
                        </li>
                        <li>
                            <span class="fa-li"><i class="fas fa-book"></i></span>Pan, Yue, Minxuan Zhou, <b>Chonghan Lee</b>, Zheyu Li, Rishika Kushwah, Vijaykrishnan Narayanan, and Tajana Rosing<br> 
                            <a href="https://aspdac.gabia.io/accepted_papers/index.html" target="_blank"> <i>PRIMATE: Processing in Memory Acceleration for Dynamic Token-pruning Transformers</i></a>
                            <br>
                            In Proceedings of the 29th Asia and South Pacific Design Automation Conference (ASP-DAC). 2024.
                            <br>
                        </li>
                        
                    </ul>
                </div>
            </section>
            <hr class="m-0" />
            <!-- Education-->
            <section class="resume-section" id="education">
                <div class="resume-section-content">
                    <h2 class="mb-5">Education</h2>
                    <div class="d-flex flex-column flex-md-row justify-content-between mb-5">
                        <div class="flex-grow-1">
                            <h3 class="mb-0"><a href="https://www.eecs.psu.edu/">Pennsylvania State University</a></h3>
                            <div class="subheading mb-3">Doctor of Philosophy</div>
                            <div>Computer Science and Engineering</div>
                            <p>
                                Dissertation: Context-Aware Design and Optimization of Embedded DNN Architectures, co-advised by

                                <a href="https://sites.psu.edu/vijaykrishnannarayanan/">Prof. Vijaykrishnan Narayanan</a> and <a href="http://www.cse.psu.edu/~jms1257/">Prof. John (Jack) Sampson</a>
                            </p>
                            Presented a) hardware/software co-design to mitigate excessive off-chip memory access caused by Deep Neural Networks (DNN), b) DNN memory footprint reduction scheme to expedite training speed in approximate computing, and c) iterative functional verification methodology to validate DNN design in machine learning.<img src="assets/img/wavg-dist-dnn.png" style="height: 225px" />
                        </div>
                        <div class="flex-shrink-0"><span class="text-primary">August 2015 - December 2019</span></div>
                    </div>
                    <div class="d-flex flex-column flex-md-row justify-content-between mb-5">
                        <div class="flex-grow-1">
                            <h3 class="mb-0"><a href="https://cs.korea.ac.kr/">Korea University</a></h3>
                            <div class="subheading mb-3">Master of Engineering</div>
                            <div>Computer Science and Engineering</div>
                            <p>Thesis: A Novel Thermal Simulation Framework to Reflect Ambient Changes, advised by <a href="http://smrl.korea.ac.kr/bbs/professor_biographical_sketch.php">Prof. Sung Woo Chung</a></p>
                            Proposed a system-wide thermal simulation framework for computer architecture design that reflects ambient temperature changes, by using the mechanical heat flow model as well as microarchitectural performance event-based thermal model.<img src="assets/img/dtm.png" style="height: 225px" />
                        </div>
                        <div class="flex-shrink-0"><span class="text-primary">March 2008 - February 2010</span></div>
                    </div>
                    <div class="d-flex flex-column flex-md-row justify-content-between">
                        <div class="flex-grow-1">
                            <h3 class="mb-0">Korea University</h3>
                            <div class="subheading mb-3">Bachelor of Engineering</div>
                            <div>Computer Science and Engineering</div>
                            <p>Undergraduate Research Project: A Dual Integer Register File Structure for Temperature-Aware Microprocessors</p>
                            <img src="assets/img/dual-reg.png" style="height: 225px" />
                        </div>
                        <div class="flex-shrink-0"><span class="text-primary">March 2004 - February 2008</span></div>
                    </div>
                </div>
            </section>
            <hr class="m-0" />
            <!-- Experience-->
            <section class="resume-section" id="experience">
                <div class="resume-section-content">
                    <h2 class="mb-5">Experience</h2>
                    <div class="d-flex flex-column flex-md-row justify-content-between mb-5">
                        <div class="flex-grow-1">
                            <h3 class="mb-0">Senior Software Engineer</h3>
                            <div class="subheading mb-3">Microsoft, Redmond, WA</div>
                            <p>Member of AI Frameworks (AIFX)</p>
                        </div>
                        <div class="flex-shrink-0"><span class="text-primary">August 2022 - Present</span></div>
                    </div>
                    <div class="d-flex flex-column flex-md-row justify-content-between mb-5">
                        <div class="flex-grow-1">
                            <h3 class="mb-0">Senior Hardware Engineer</h3>
                            <h3 class="mb-0">Hardware Engineer</h3>
                            <div class="subheading mb-3">Microsoft, Redmond, WA</div>
                            <p>
                                Member of Cloud AI Systems & Technologies (CAST). Designed Neural Processing Unit (NPU) microarchitecture for Microsoft Floating Point (MSFP) transform/quantization, and its memory layout. The RTL/IP prototype demonstrated
                                <a href="https://onnxruntime.ai/">ONNX Runtime</a>
                                in Intel Stratix10 NX FPGAs with Azure build pipeline automation.
                            </p>
                        </div>
                        <div class="flex-shrink-0"><span class="text-primary">September 2021 - July 2022</span><br /><span class="text-primary">January 2020 - August 2021</span></div>
                    </div>
                    <div class="d-flex flex-column flex-md-row justify-content-between mb-5">
                        <div class="flex-grow-1">
                            <h3 class="mb-0">Research Assistant</h3>
                            <div class="subheading mb-3">Pennsylvania State University, University Park, PA</div>
                            <p>Member of <a href="https://mdl.cse.psu.edu/" title="Microsystems Design Lab">MDL</a>. Conducted research to realize distributed intelligence for embedded visual recognition system. Experimented with the impact of near-data processing on Deep Neural Network (DNN) training & inferencing from the perspective of performance, energy, and accuracy. The studies led to designing DNN-based hardware systems in FPGA platform and Andriod/Linux mobile platforms. Consequently, in the course of this role, published 6 conference papers and 1 journal paper.</p>
                        </div>
                        <div class="flex-shrink-0"><span class="text-primary">June 2016 - December 2019</span></div>
                    </div>
                    <div class="d-flex flex-column flex-md-row justify-content-between mb-5">
                        <div class="flex-grow-1">
                            <h3 class="mb-0">Hardware Engineer Intern</h3>
                            <div class="subheading mb-3">Microsoft, Redmond, WA</div>
                            <p>Intern at AI and Advanced Architectures (AIArch) of Azure Hardware Systems Group. Deployed Microsoft deep learning inference platform, <a href="https://www.microsoft.com/en-us/research/project/project-brainwave/">BrainWave</a>, on Intel Stratix10 GX FPGAs. To enable this transition, upgraded Intel FPGA IP generation, ported the latest FPGA synthesis compiler (a.k.a. Intel QuartusPro 19) on Azure cloudbuild service, verified and corrected the existing BrainWave Neural Processing Unit hardware system designs from automated test suite (pytests). This design exploration also projected FPGA resource estimation and its corresponding restriction to support additional functionalities required in AI inference service, which offered new challenges & opportunities with Microsoft hardware designers.</p>
                        </div>
                        <div class="flex-shrink-0"><span class="text-primary">May 2019 - August 2019</span></div>
                    </div>
                    <div class="d-flex flex-column flex-md-row justify-content-between mb-5">
                        <div class="flex-grow-1">
                            <h3 class="mb-0">Software Engineer Intern</h3>
                            <div class="subheading mb-3">Microsoft, Bellevue, WA</div>
                            <p>Intern at AI and Research (AI+R) Group. Deployed a Machine Reading Comprehension (MRC) model on BrainWave platform. To port the MRC TensorFlow model, modified a graph compiler to offload TensorFlow subgraph, wrote a subgraph firmware for FPGA acceleration based on Instruction Set Architecture (ISA) of BrainWave Neural Processing Unit, then verified its execution on Intel Arria10 FPGAs. It was a working example that firmware developers could leverage to accelerate AI inferencing service in BrainWave plaform.</p>
                        </div>
                        <div class="flex-shrink-0"><span class="text-primary">May 2018 - August 2018</span></div>
                    </div>
                    <div class="d-flex flex-column flex-md-row justify-content-between mb-5">
                        <div class="flex-grow-1">
                            <h3 class="mb-0">Teaching Assistant</h3>
                            <div class="subheading mb-3">Pennsylvania State University, University Park, PA</div>
                            <p>Proposed and graded homeworks of undergraduate class, data structures and algorithms, in Fall 2015/Spring 2016.</p>
                        </div>
                        <div class="flex-shrink-0"><span class="text-primary">August 2015 - May 2016</span></div>
                    </div>
                    <div class="d-flex flex-column flex-md-row justify-content-between mb-5">
                        <div class="flex-grow-1">
                            <h3 class="mb-0">Chief Technology Officer; System Architect</h3>
                            <div class="subheading mb-3"><a href="https://linewalks.com/">LineWalks,</a> Seoul, South Korea</div>
                            <p>
                                Member of start-up company, LineWalks. Led Online Analysis Processing (OLAP) system design. Deployed Apache
                                <a href="https://tajo.apache.org/">Tajo</a>
                                SQL-on-Hadoop engine on clusters of commodity computer systems, thereafter I developed extract/transform/load (ETL)-OLAP interface for geolocation-based medical infographic project.
                            </p>
                        </div>
                        <div class="flex-shrink-0"><span class="text-primary">January 2014 - June 2015</span></div>
                    </div>
                    <div class="d-flex flex-column flex-md-row justify-content-between mb-5">
                        <div class="flex-grow-1">
                            <h3 class="mb-0">Software Architecture Consultant</h3>
                            <div class="subheading mb-3"><a href="https://nexstreaming.kr/">NexStreaming,</a> Seoul, South Korea</div>
                            <p>Provided analysis of Internet Engineering Task Force (IETF) specification against media streaming contents: Real Time Streaming Protocol (RTSP, RFC 2326) & Real Time Transport Protocol (RTP, RFC 3550) for <a href="https://nexplayersdk.com/">NexPlayer SDK</a> engine.</p>
                        </div>
                        <div class="flex-shrink-0"><span class="text-primary">September 2013 - December 2013</span></div>
                    </div>
                    <div class="d-flex flex-column flex-md-row justify-content-between mb-5">
                        <div class="flex-grow-1">
                            <h3 class="mb-0">Software Engineer</h3>
                            <div class="subheading mb-3">NexStreaming, Seoul, South Korea</div>
                            <p>Developed NexPlayer SDK engine for multimedia streaming protocols processing. To support NexPlayer SDK, implemented Apple HTTP Live Streaming (Apple HLS), Microsoft Smooth Streaming (MS-SSTR), and Realtime Streaming Protocols (RTSP, RTP); then integrated NexPlayer SDK with Android media playback engine, Stagefright. To analyze media streaming Quality-of-Service over live network traffic, developed a trace-driven stream depacketizing emulator to replay packet capture (also known as Pcap) dumps.</p>
                        </div>
                        <div class="flex-shrink-0"><span class="text-primary">January 2010 - September 2013</span></div>
                    </div>
                    <div class="d-flex flex-column flex-md-row justify-content-between mb-5">
                        <div class="flex-grow-1">
                            <h3 class="mb-0">Research Assistant</h3>
                            <div class="subheading mb-3">Korea University, Seoul, South Korea</div>
                            <p>Member of <a href="http://smrl.korea.ac.kr/" title="System-on-Chip &amp; Microprocessor Research Lab">SMRL</a>. Conducted study & research to design temperature-aware computer system. To alleviate performance degradation caused by on-chip thermal hotspot problem, developed a computer system-wide CPU/DRAM/HDD activity tracer based on hardware performance event counter monitoring interface. Then, simulated power consumption and correponding on-chip temperature behaviors in the level of Linux operating systems. In the course of this role, presented 1 poster, and published 3 conference papers and 4 journal papers (1 IEEE journal / 3 Korea domestic journals).</p>
                        </div>
                        <div class="flex-shrink-0"><span class="text-primary">March 2008 - February 2010</span></div>
                    </div>
                    <div class="d-flex flex-column flex-md-row justify-content-between mb-5">
                        <div class="flex-grow-1">
                            <h3 class="mb-0">Teaching Assistant</h3>
                            <div class="subheading mb-3">Korea University, Seoul, South Korea</div>
                            <p>Proposed and graded the projects of undergraduate class, Computer Architecture: 1) Implementation of single-cycle Instruction Set Architecture (Simple MIPS) on verilog, and 2) performance modeling & analysis based on microarchitectural simulatior, SimpleScalar.</p>
                        </div>
                        <div class="flex-shrink-0"><span class="text-primary">March 2008 - June 2008</span></div>
                    </div>
                    <div class="d-flex flex-column flex-md-row justify-content-between">
                        <div class="flex-grow-1">
                            <h3 class="mb-0">Undergraduate Research Intern</h3>
                            <div class="subheading mb-3">Korea University, Seoul, South Korea</div>
                            <p>Intern at SMRL. Conducted study & research to design temperature-aware microarchitecture. To mitigate on-chip thermal hotspot problem, developed a microarchitectural simulator that incorporates microarchitectural modeling (SimpleScalar), architectural power estimation (Wattch), and thermal behavior analysis (HotSpot), then experimented with architectural changes from the perspective of performance, power, and temperature. In the course of this role, published 1 Korea domestic journal paper.</p>
                        </div>
                        <div class="flex-shrink-0"><span class="text-primary">July 2006 - February 2008</span></div>
                    </div>
                </div>
            </section>
            <hr class="m-0" />
            <!-- Skills-->
            <section class="resume-section" id="skills">
                <div class="resume-section-content">
                    <h2 class="mb-5">Skills</h2>
                    <div class="subheading mb-3">Languages & Tools</div>
                    <ul class="list-inline dev-icons">
                        <li class="list-inline-item">
                            <a href="https://en.cppreference.com/w/c"><i class="iconify-inline" data-icon="teenyicons:c-solid"></i></a>
                        </li>
                        <li class="list-inline-item">
                            <a href="https://en.cppreference.com/w/cpp"><i class="iconify-inline" data-icon="teenyicons:cplusplus-solid"></i></a>
                        </li>
                        <li class="list-inline-item">
                            <a href="https://docs.microsoft.com/en-us/dotnet/csharp/"><i class="iconify-inline" data-icon="teenyicons:c-sharp-solid"></i></a>
                        </li>
                        <li class="list-inline-item">
                            <a href="https://ieeexplore.ieee.org/document/1560791"><i class="iconify-inline" data-icon="file-icons:systemverilog"></i></a>
                        </li>
                        <li class="list-inline-item">
                            <a href="https://www.intel.com/content/www/us/en/developer/articles/technical/intel-sdm.html"><i class="iconify-inline" data-icon="file-icons:assembly-intel"></i></a>
                        </li>
                        <li class="list-inline-item">
                            <a href="https://developer.arm.com/architectures/cpu-architecture/a-profile/docs"><i class="iconify-inline" data-icon="file-icons:assembly-arm"></i></a>
                        </li>
                        <li class="list-inline-item">
                            <a href="https://www.gnu.org/software/bash/"><i class="iconify-inline" data-icon="codicon:terminal-bash"></i></a>
                        </li>
                        <li class="list-inline-item">
                            <a href="https://docs.python.org/3/"><i class="iconify-inline" data-icon="vscode-icons:file-type-python"></i></a>
                        </li>
                        <li class="list-inline-item">
                            <a href="https://openjdk.java.net/"><i class="iconify-inline" data-icon="vscode-icons:file-type-java"></i></a>
                        </li>
                        <li class="list-inline-item">
                            <a href="https://www.latex-project.org/"><i class="iconify-inline" data-icon="vscode-icons:file-type-light-tex"></i></a>
                        </li>
                        <li class="list-inline-item">
                            <a href="https://daringfireball.net/projects/markdown/"><i class="iconify-inline" data-icon="bx:bxl-markdown"></i></a>
                        </li>
                        <li class="list-inline-item">
                            <a href="https://tc39.es/ecma262/"><i class="iconify-inline" data-icon="bx:bxl-javascript"></i></a>
                        </li>
                    </ul>
                    <ul class="list-inline dev-icons">
                        <li class="list-inline-item">
                            <a href="https://docs.kernel.org/"><i class="iconify-inline" data-icon="logos:linux-tux"></i></a>
                        </li>
                        <li class="list-inline-item">
                            <a href="https://www.debian.org/doc/"><i class="iconify-inline" data-icon="logos:debian"></i></a>
                        </li>
                        <li class="list-inline-item">
                            <a href="https://developer.android.com/about/versions/jelly-bean"><i class="iconify-inline" data-icon="logos:android-icon"></i></a>
                        </li>
                        <li class="list-inline-item">
                            <a href="https://git-scm.com/"><i class="iconify-inline" data-icon="logos:git"></i></a>
                        </li>
                        <li class="list-inline-item">
                            <a href="https://nodejs.org/en/"><i class="iconify-inline" data-icon="logos:nodejs"></i></a>
                        </li>
                        <li class="list-inline-item">
                            <a href="https://numpy.org/"><i class="iconify-inline" data-icon="logos:numpy"></i></a>
                        </li>
                        <li class="list-inline-item">
                            <a href="https://www.tensorflow.org/"><i class="iconify-inline" data-icon="logos:tensorflow"></i></a>
                        </li>
                        <li class="list-inline-item">
                            <a href="https://docs.microsoft.com/en-us/azure/devops"><i class="iconify-inline" data-icon="logos:microsoft-azure"></i></a>
                        </li>
                        <li class="list-inline-item">
                            <a href="https://mariadb.org/"><i class="iconify-inline" data-icon="logos:mariadb-icon"></i></a>
                        </li>
                    </ul>
                    <div class="subheading mb-3">Workflow</div>
                    <ul class="fa-ul mb-0">
                        <li>
                            <span class="fa-li"><i class="fas fa-check"></i></span>Build Data Analytics: <a href="https://docs.microsoft.com/en-us/azure/data-explorer/kusto/query/">Kusto</a>
                        </li>
                        <li>
                            <span class="fa-li"><i class="fas fa-check"></i></span>Test-Driven Development: <a href="https://github.com/svunit/svunit">SVUnit</a>, <a href="https://docs.pytest.org/">PyTest</a>
                        </li>
                        <li>
                            <span class="fa-li"><i class="fas fa-check"></i></span>Package management: <a href="https://docs.microsoft.com/en-us/azure/devops/artifacts/concepts/feeds">Artifact feed</a>
                        </li>
                        <li>
                            <span class="fa-li"><i class="fas fa-check"></i></span>Agile Development & Scrum: <a href="https://docs.microsoft.com/en-us/devops/plan/what-is-agile-development">Build/Test automation</a>
                        </li>
                    </ul>
                </div>
            </section>
            <hr class="m-0" />
            <!-- Projects-->
            <section class="resume-section" id="projects">
                <div class="resume-section-content">
                    <h2 class="mb-5">Service to Profession & Academia</h2>
                    <ul class="fa-ul mb-0">
                        <li>
                            <span class="fa-li"><i class="fas fa-archive text-warning"></i></span>Reviewer - ACM <a href="https://dl.acm.org/journal/todaes" title="Transactions on Design Automation of Electronic Systems">TODAES</a>, 2021 - 2022
                        </li>
                        <li>
                            <span class="fa-li"><i class="fas fa-archive text-warning"></i></span>Reviewer - IEEE <a href="https://ieeexplore.ieee.org/xpl/conhome/8970097/proceeding" title="International Conference on Computer Design">ICCD</a>, 2019
                        </li>
                        <li>
                            <span class="fa-li"><i class="fas fa-archive text-warning"></i></span>Reviewer - IEEE <a href="https://ieee-cas.org/pubs/tbiocas" title="Transactions on Biomedical Circuits and Systems">TBioCAS</a>, 2019
                        </li>
                        <li>
                            <span class="fa-li"><i class="fas fa-archive text-warning"></i></span>Reviewer - IEEE <a href="https://ieeexplore.ieee.org/xpl/conhome/8666628/proceeding" title="Symposium on High-Performance Computer Architecture">HPCA</a>, 2019
                        </li>
                        <li>
                            <span class="fa-li"><i class="fas fa-archive text-warning"></i></span>Reviewer - ACM/IEEE <a href="https://ieeexplore.ieee.org/xpl/conhome/8791231/proceeding" title="Design Automation Conference">DAC</a>, 2019
                        </li>
                        <li>
                            <span class="fa-li"><i class="fas fa-archive text-warning"></i></span>Lab Assistant - PennState EECS inaugural Girls Summer Camp<sup><a href="https://www.eecs.psu.edu/community/EECS-2017-Girls-CSE-Camp.aspx">&ast;</a></sup
                            >, 2017
                        </li>
                        <li>
                            <span class="fa-li"><i class="fas fa-archive text-warning"></i></span>Reviewer - ACM/EDAC/IEEE <a href="https://ieeexplore.ieee.org/xpl/conhome/7502236/proceeding" title="Design Automation Conference">DAC</a>, 2016
                        </li>
                        <li>
                            <span class="fa-li"><i class="fas fa-archive text-warning"></i></span>Contributor - Apache
                            <a href="https://tajo.apache.org/team-list.html#Contributors">Tajo</a>
                            open-source Project, 2014 - 2015
                        </li>
                        <li>
                            <span class="fa-li"><i class="fas fa-archive text-warning"></i></span>InterOp! Participation - IMTC PSS-AG<sup><a href="http://www.imtc.org/carrier-technologies/pss" title="International Multimedia Telecommunications Consortium: Packet-Switched Streaming Services Activity Group">&dagger;</a></sup
                            >, 2011 - 2013
                        </li>
                        <li>
                            <span class="fa-li"><i class="fas fa-archive text-warning"></i></span>Korean Translator - Stanford Open CourseWare, Introduction to Artificial Intelligence<sup><a href="https://sites.google.com/site/aiclass2011archive/">&Dagger;</a></sup
                            >, 2011
                        </li>
                        <li>
                            <span class="fa-li"><i class="fas fa-archive text-warning"></i></span>Reviewer - Internet Engineering Task Force (IETF) Draft <a href="https://datatracker.ietf.org/doc/html/draft-ietf-mmusic-rfc2326bis">RTSP 2.0</a>, 2010
                        </li>
                        <li>
                            <span class="fa-li"><i class="fas fa-archive text-warning"></i></span>Reviewer - IEEE <a href="https://ieeexplore.ieee.org/xpl/conhome/5406656/proceeding" title="International Conference on Computer Design">ICCD</a>, 2009
                        </li>
                    </ul>
                </div>
            </section>
        </div>
        <!-- Bootstrap core JS-->
        <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.1.3/dist/js/bootstrap.bundle.min.js"></script>
        <!-- Core theme JS-->
        <script src="js/scripts.js"></script>
    </body>
</html>
