<strong>vhdl-template-for</strong> is an interactive compiled Lisp function in `<code>vhdl-mode.el</code>'.<br/>
<br/>
(vhdl-template-for)<br/>
<br/>
Insert a block or component configuration if within a configuration<br/>
declaration, a configuration specification if within an architecture<br/>
declarative part (and not within a subprogram), a for-loop if within a<br/>
sequential statement part (subprogram or process), and a for-generate<br/>
otherwise.