

================================================================
== Vivado HLS Report for 'dct_dct_2d'
================================================================
* Date:           Mon Jun 13 11:06:09 2016

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        dct_prj
* Solution:       solution5
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     10.79|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  373|  373|  373|  373|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_DCT_Loop                               |  120|  120|        15|          -|          -|     8|    no    |
        |- Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |   64|   64|         2|          1|          1|    64|    yes   |
        |- Col_DCT_Loop                               |  120|  120|        15|          -|          -|     8|    no    |
        |- Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop  |   64|   64|         2|          1|          1|    64|    yes   |
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 2
  Pipeline-0: II = 1, D = 2, States = { 4 5 }
  Pipeline-1: II = 1, D = 2, States = { 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond5)
	4  / (exitcond5)
3 --> 
	2  / true
4 --> 
	6  / (exitcond_flatten)
	5  / (!exitcond_flatten)
5 --> 
	4  / true
6 --> 
	7  / (!exitcond2)
	8  / (exitcond2)
7 --> 
	6  / true
8 --> 
	10  / (exitcond_flatten1)
	9  / (!exitcond_flatten1)
9 --> 
	8  / true
10 --> 
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: row_outbuf [1/1] 2.71ns
:0  %row_outbuf = alloca [64 x i16], align 2

ST_1: col_outbuf [1/1] 2.71ns
:1  %col_outbuf = alloca [64 x i16], align 2

ST_1: col_inbuf_0 [1/1] 2.39ns
:2  %col_inbuf_0 = alloca [8 x i16], align 2

ST_1: col_inbuf_1 [1/1] 2.39ns
:3  %col_inbuf_1 = alloca [8 x i16], align 2

ST_1: col_inbuf_2 [1/1] 2.39ns
:4  %col_inbuf_2 = alloca [8 x i16], align 2

ST_1: col_inbuf_3 [1/1] 2.39ns
:5  %col_inbuf_3 = alloca [8 x i16], align 2

ST_1: col_inbuf_4 [1/1] 2.39ns
:6  %col_inbuf_4 = alloca [8 x i16], align 2

ST_1: col_inbuf_5 [1/1] 2.39ns
:7  %col_inbuf_5 = alloca [8 x i16], align 2

ST_1: col_inbuf_6 [1/1] 2.39ns
:8  %col_inbuf_6 = alloca [8 x i16], align 2

ST_1: col_inbuf_7 [1/1] 2.39ns
:9  %col_inbuf_7 = alloca [8 x i16], align 2

ST_1: stg_21 [1/1] 1.57ns
:10  br label %1


 <State 2>: 3.45ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i4 [ 0, %0 ], [ %i_4, %2 ]

ST_2: exitcond5 [1/1] 1.88ns
:1  %exitcond5 = icmp eq i4 %i, -8

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_2: i_4 [1/1] 0.80ns
:3  %i_4 = add i4 %i, 1

ST_2: stg_26 [1/1] 1.57ns
:4  br i1 %exitcond5, label %.preheader7.preheader, label %2

ST_2: stg_27 [2/2] 1.04ns
:1  call fastcc void @dct_dct_1d([8 x i16]* %in_block_0, [8 x i16]* %in_block_1, [8 x i16]* %in_block_2, [8 x i16]* %in_block_3, [8 x i16]* %in_block_4, [8 x i16]* %in_block_5, [8 x i16]* %in_block_6, [8 x i16]* %in_block_7, i4 %i, [64 x i16]* %row_outbuf, i4 %i)


 <State 3>: 0.00ns
ST_3: stg_28 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str4) nounwind

ST_3: stg_29 [1/2] 0.00ns
:1  call fastcc void @dct_dct_1d([8 x i16]* %in_block_0, [8 x i16]* %in_block_1, [8 x i16]* %in_block_2, [8 x i16]* %in_block_3, [8 x i16]* %in_block_4, [8 x i16]* %in_block_5, [8 x i16]* %in_block_6, [8 x i16]* %in_block_7, i4 %i, [64 x i16]* %row_outbuf, i4 %i)

ST_3: stg_30 [1/1] 0.00ns
:2  br label %1


 <State 4>: 7.68ns
ST_4: indvar_flatten [1/1] 0.00ns
.preheader7.preheader:0  %indvar_flatten = phi i7 [ %indvar_flatten_next, %ifBlock ], [ 0, %1 ]

ST_4: j [1/1] 0.00ns
.preheader7.preheader:1  %j = phi i4 [ %tmp_mid2_v, %ifBlock ], [ 0, %1 ]

ST_4: i_1 [1/1] 0.00ns
.preheader7.preheader:2  %i_1 = phi i4 [ %i_6, %ifBlock ], [ 0, %1 ]

ST_4: exitcond_flatten [1/1] 1.97ns
.preheader7.preheader:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -64

ST_4: indvar_flatten_next [1/1] 1.72ns
.preheader7.preheader:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

ST_4: stg_36 [1/1] 1.57ns
.preheader7.preheader:5  br i1 %exitcond_flatten, label %.preheader6, label %.preheader7

ST_4: j_2 [1/1] 0.80ns
.preheader7:0  %j_2 = add i4 1, %j

ST_4: exitcond [1/1] 1.88ns
.preheader7:3  %exitcond = icmp eq i4 %i_1, -8

ST_4: i_1_mid2 [1/1] 1.37ns
.preheader7:4  %i_1_mid2 = select i1 %exitcond, i4 0, i4 %i_1

ST_4: tmp_mid2_v [1/1] 1.37ns
.preheader7:5  %tmp_mid2_v = select i1 %exitcond, i4 %j_2, i4 %j

ST_4: tmp_mid2_cast [1/1] 0.00ns
.preheader7:7  %tmp_mid2_cast = zext i4 %tmp_mid2_v to i8

ST_4: tmp [1/1] 0.00ns
.preheader7:11  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_1_mid2, i3 0)

ST_4: tmp_9_cast [1/1] 0.00ns
.preheader7:12  %tmp_9_cast = zext i7 %tmp to i8

ST_4: tmp_s [1/1] 1.72ns
.preheader7:13  %tmp_s = add i8 %tmp_9_cast, %tmp_mid2_cast

ST_4: tmp_10_cast [1/1] 0.00ns
.preheader7:14  %tmp_10_cast = zext i8 %tmp_s to i64

ST_4: row_outbuf_addr [1/1] 0.00ns
.preheader7:15  %row_outbuf_addr = getelementptr [64 x i16]* %row_outbuf, i64 0, i64 %tmp_10_cast

ST_4: row_outbuf_load [2/2] 2.71ns
.preheader7:16  %row_outbuf_load = load i16* %row_outbuf_addr, align 2

ST_4: tmp_3 [1/1] 0.00ns
.preheader7:17  %tmp_3 = trunc i4 %i_1_mid2 to i3

ST_4: stg_49 [1/1] 1.91ns
.preheader7:18  switch i3 %tmp_3, label %branch7 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]

ST_4: i_6 [1/1] 0.80ns
ifBlock:1  %i_6 = add i4 %i_1_mid2, 1


 <State 5>: 5.10ns
ST_5: stg_51 [1/1] 0.00ns
.preheader7:1  call void (...)* @_ssdm_op_SpecLoopName([42 x i8]* @Xpose_Row_Outer_Loop_Xpose_Row)

ST_5: empty_8 [1/1] 0.00ns
.preheader7:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

ST_5: tmp_mid2 [1/1] 0.00ns
.preheader7:6  %tmp_mid2 = zext i4 %tmp_mid2_v to i64

ST_5: stg_54 [1/1] 0.00ns
.preheader7:8  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str6) nounwind

ST_5: tmp_6 [1/1] 0.00ns
.preheader7:9  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str6)

ST_5: stg_56 [1/1] 0.00ns
.preheader7:10  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_5: row_outbuf_load [1/2] 2.71ns
.preheader7:16  %row_outbuf_load = load i16* %row_outbuf_addr, align 2

ST_5: col_inbuf_6_addr [1/1] 0.00ns
branch6:0  %col_inbuf_6_addr = getelementptr [8 x i16]* %col_inbuf_6, i64 0, i64 %tmp_mid2

ST_5: stg_59 [1/1] 2.39ns
branch6:1  store i16 %row_outbuf_load, i16* %col_inbuf_6_addr, align 2

ST_5: stg_60 [1/1] 0.00ns
branch6:2  br label %ifBlock

ST_5: col_inbuf_5_addr [1/1] 0.00ns
branch5:0  %col_inbuf_5_addr = getelementptr [8 x i16]* %col_inbuf_5, i64 0, i64 %tmp_mid2

ST_5: stg_62 [1/1] 2.39ns
branch5:1  store i16 %row_outbuf_load, i16* %col_inbuf_5_addr, align 2

ST_5: stg_63 [1/1] 0.00ns
branch5:2  br label %ifBlock

ST_5: col_inbuf_4_addr [1/1] 0.00ns
branch4:0  %col_inbuf_4_addr = getelementptr [8 x i16]* %col_inbuf_4, i64 0, i64 %tmp_mid2

ST_5: stg_65 [1/1] 2.39ns
branch4:1  store i16 %row_outbuf_load, i16* %col_inbuf_4_addr, align 2

ST_5: stg_66 [1/1] 0.00ns
branch4:2  br label %ifBlock

ST_5: col_inbuf_3_addr [1/1] 0.00ns
branch3:0  %col_inbuf_3_addr = getelementptr [8 x i16]* %col_inbuf_3, i64 0, i64 %tmp_mid2

ST_5: stg_68 [1/1] 2.39ns
branch3:1  store i16 %row_outbuf_load, i16* %col_inbuf_3_addr, align 2

ST_5: stg_69 [1/1] 0.00ns
branch3:2  br label %ifBlock

ST_5: col_inbuf_2_addr [1/1] 0.00ns
branch2:0  %col_inbuf_2_addr = getelementptr [8 x i16]* %col_inbuf_2, i64 0, i64 %tmp_mid2

ST_5: stg_71 [1/1] 2.39ns
branch2:1  store i16 %row_outbuf_load, i16* %col_inbuf_2_addr, align 2

ST_5: stg_72 [1/1] 0.00ns
branch2:2  br label %ifBlock

ST_5: col_inbuf_1_addr [1/1] 0.00ns
branch1:0  %col_inbuf_1_addr = getelementptr [8 x i16]* %col_inbuf_1, i64 0, i64 %tmp_mid2

ST_5: stg_74 [1/1] 2.39ns
branch1:1  store i16 %row_outbuf_load, i16* %col_inbuf_1_addr, align 2

ST_5: stg_75 [1/1] 0.00ns
branch1:2  br label %ifBlock

ST_5: col_inbuf_0_addr [1/1] 0.00ns
branch0:0  %col_inbuf_0_addr = getelementptr [8 x i16]* %col_inbuf_0, i64 0, i64 %tmp_mid2

ST_5: stg_77 [1/1] 2.39ns
branch0:1  store i16 %row_outbuf_load, i16* %col_inbuf_0_addr, align 2

ST_5: stg_78 [1/1] 0.00ns
branch0:2  br label %ifBlock

ST_5: col_inbuf_7_addr [1/1] 0.00ns
branch7:0  %col_inbuf_7_addr = getelementptr [8 x i16]* %col_inbuf_7, i64 0, i64 %tmp_mid2

ST_5: stg_80 [1/1] 2.39ns
branch7:1  store i16 %row_outbuf_load, i16* %col_inbuf_7_addr, align 2

ST_5: stg_81 [1/1] 0.00ns
branch7:2  br label %ifBlock

ST_5: empty_7 [1/1] 0.00ns
ifBlock:0  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str6, i32 %tmp_6)

ST_5: stg_83 [1/1] 0.00ns
ifBlock:2  br label %.preheader7.preheader


 <State 6>: 3.45ns
ST_6: i_2 [1/1] 0.00ns
.preheader6:0  %i_2 = phi i4 [ %i_5, %3 ], [ 0, %.preheader7.preheader ]

ST_6: exitcond2 [1/1] 1.88ns
.preheader6:1  %exitcond2 = icmp eq i4 %i_2, -8

ST_6: empty_9 [1/1] 0.00ns
.preheader6:2  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_6: i_5 [1/1] 0.80ns
.preheader6:3  %i_5 = add i4 %i_2, 1

ST_6: stg_88 [1/1] 1.57ns
.preheader6:4  br i1 %exitcond2, label %.preheader.preheader, label %3

ST_6: stg_89 [2/2] 1.04ns
:1  call fastcc void @dct_dct_1d([8 x i16]* %col_inbuf_0, [8 x i16]* %col_inbuf_1, [8 x i16]* %col_inbuf_2, [8 x i16]* %col_inbuf_3, [8 x i16]* %col_inbuf_4, [8 x i16]* %col_inbuf_5, [8 x i16]* %col_inbuf_6, [8 x i16]* %col_inbuf_7, i4 %i_2, [64 x i16]* %col_outbuf, i4 %i_2)


 <State 7>: 0.00ns
ST_7: stg_90 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str7) nounwind

ST_7: stg_91 [1/2] 0.00ns
:1  call fastcc void @dct_dct_1d([8 x i16]* %col_inbuf_0, [8 x i16]* %col_inbuf_1, [8 x i16]* %col_inbuf_2, [8 x i16]* %col_inbuf_3, [8 x i16]* %col_inbuf_4, [8 x i16]* %col_inbuf_5, [8 x i16]* %col_inbuf_6, [8 x i16]* %col_inbuf_7, i4 %i_2, [64 x i16]* %col_outbuf, i4 %i_2)

ST_7: stg_92 [1/1] 0.00ns
:2  br label %.preheader6


 <State 8>: 7.68ns
ST_8: indvar_flatten1 [1/1] 0.00ns
.preheader.preheader:0  %indvar_flatten1 = phi i7 [ %indvar_flatten_next1, %.preheader ], [ 0, %.preheader6 ]

ST_8: j_1 [1/1] 0.00ns
.preheader.preheader:1  %j_1 = phi i4 [ %tmp_4_mid2_v, %.preheader ], [ 0, %.preheader6 ]

ST_8: i_3 [1/1] 0.00ns
.preheader.preheader:2  %i_3 = phi i4 [ %i_7, %.preheader ], [ 0, %.preheader6 ]

ST_8: exitcond_flatten1 [1/1] 1.97ns
.preheader.preheader:3  %exitcond_flatten1 = icmp eq i7 %indvar_flatten1, -64

ST_8: indvar_flatten_next1 [1/1] 1.72ns
.preheader.preheader:4  %indvar_flatten_next1 = add i7 %indvar_flatten1, 1

ST_8: stg_98 [1/1] 0.00ns
.preheader.preheader:5  br i1 %exitcond_flatten1, label %4, label %.preheader

ST_8: j_3 [1/1] 0.80ns
.preheader:0  %j_3 = add i4 %j_1, 1

ST_8: exitcond4 [1/1] 1.88ns
.preheader:3  %exitcond4 = icmp eq i4 %i_3, -8

ST_8: i_3_mid2 [1/1] 1.37ns
.preheader:4  %i_3_mid2 = select i1 %exitcond4, i4 0, i4 %i_3

ST_8: tmp_4_mid2_v [1/1] 1.37ns
.preheader:5  %tmp_4_mid2_v = select i1 %exitcond4, i4 %j_3, i4 %j_1

ST_8: tmp_4_mid2_cast [1/1] 0.00ns
.preheader:6  %tmp_4_mid2_cast = zext i4 %tmp_4_mid2_v to i8

ST_8: tmp_4 [1/1] 0.00ns
.preheader:16  %tmp_4 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_3_mid2, i3 0)

ST_8: tmp_15_cast [1/1] 0.00ns
.preheader:17  %tmp_15_cast = zext i7 %tmp_4 to i8

ST_8: tmp_5 [1/1] 1.72ns
.preheader:18  %tmp_5 = add i8 %tmp_4_mid2_cast, %tmp_15_cast

ST_8: tmp_16_cast [1/1] 0.00ns
.preheader:19  %tmp_16_cast = zext i8 %tmp_5 to i64

ST_8: col_outbuf_addr [1/1] 0.00ns
.preheader:20  %col_outbuf_addr = getelementptr [64 x i16]* %col_outbuf, i64 0, i64 %tmp_16_cast

ST_8: col_outbuf_load [2/2] 2.71ns
.preheader:21  %col_outbuf_load = load i16* %col_outbuf_addr, align 2

ST_8: i_7 [1/1] 0.80ns
.preheader:24  %i_7 = add i4 %i_3_mid2, 1


 <State 9>: 5.42ns
ST_9: stg_111 [1/1] 0.00ns
.preheader:1  call void (...)* @_ssdm_op_SpecLoopName([42 x i8]* @Xpose_Col_Outer_Loop_Xpose_Col)

ST_9: empty_10 [1/1] 0.00ns
.preheader:2  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

ST_9: tmp_1 [1/1] 0.00ns
.preheader:7  %tmp_1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_4_mid2_v, i3 0)

ST_9: tmp_12_cast [1/1] 0.00ns
.preheader:8  %tmp_12_cast = zext i7 %tmp_1 to i8

ST_9: stg_115 [1/1] 0.00ns
.preheader:9  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str9) nounwind

ST_9: tmp_8 [1/1] 0.00ns
.preheader:10  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str9)

ST_9: stg_117 [1/1] 0.00ns
.preheader:11  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_9: tmp_5_cast [1/1] 0.00ns
.preheader:12  %tmp_5_cast = zext i4 %i_3_mid2 to i8

ST_9: tmp_2 [1/1] 1.72ns
.preheader:13  %tmp_2 = add i8 %tmp_5_cast, %tmp_12_cast

ST_9: tmp_13_cast [1/1] 0.00ns
.preheader:14  %tmp_13_cast = zext i8 %tmp_2 to i64

ST_9: out_block_addr [1/1] 0.00ns
.preheader:15  %out_block_addr = getelementptr [64 x i16]* %out_block, i64 0, i64 %tmp_13_cast

ST_9: col_outbuf_load [1/2] 2.71ns
.preheader:21  %col_outbuf_load = load i16* %col_outbuf_addr, align 2

ST_9: stg_123 [1/1] 2.71ns
.preheader:22  store i16 %col_outbuf_load, i16* %out_block_addr, align 2

ST_9: empty_11 [1/1] 0.00ns
.preheader:23  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str9, i32 %tmp_8)

ST_9: stg_125 [1/1] 0.00ns
.preheader:25  br label %.preheader.preheader


 <State 10>: 0.00ns
ST_10: stg_126 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_block_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_block_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_block_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_block_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_block_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_block_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_block_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_block_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_block]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
row_outbuf           (alloca           ) [ 00111100000]
col_outbuf           (alloca           ) [ 00111111110]
col_inbuf_0          (alloca           ) [ 00111111000]
col_inbuf_1          (alloca           ) [ 00111111000]
col_inbuf_2          (alloca           ) [ 00111111000]
col_inbuf_3          (alloca           ) [ 00111111000]
col_inbuf_4          (alloca           ) [ 00111111000]
col_inbuf_5          (alloca           ) [ 00111111000]
col_inbuf_6          (alloca           ) [ 00111111000]
col_inbuf_7          (alloca           ) [ 00111111000]
stg_21               (br               ) [ 01110000000]
i                    (phi              ) [ 00110000000]
exitcond5            (icmp             ) [ 00111100000]
empty                (speclooptripcount) [ 00000000000]
i_4                  (add              ) [ 01110000000]
stg_26               (br               ) [ 00111100000]
stg_28               (specloopname     ) [ 00000000000]
stg_29               (call             ) [ 00000000000]
stg_30               (br               ) [ 01110000000]
indvar_flatten       (phi              ) [ 00001000000]
j                    (phi              ) [ 00001000000]
i_1                  (phi              ) [ 00001000000]
exitcond_flatten     (icmp             ) [ 00001100000]
indvar_flatten_next  (add              ) [ 00101100000]
stg_36               (br               ) [ 00001111000]
j_2                  (add              ) [ 00000000000]
exitcond             (icmp             ) [ 00000000000]
i_1_mid2             (select           ) [ 00000000000]
tmp_mid2_v           (select           ) [ 00101100000]
tmp_mid2_cast        (zext             ) [ 00000000000]
tmp                  (bitconcatenate   ) [ 00000000000]
tmp_9_cast           (zext             ) [ 00000000000]
tmp_s                (add              ) [ 00000000000]
tmp_10_cast          (zext             ) [ 00000000000]
row_outbuf_addr      (getelementptr    ) [ 00001100000]
tmp_3                (trunc            ) [ 00001100000]
stg_49               (switch           ) [ 00000000000]
i_6                  (add              ) [ 00101100000]
stg_51               (specloopname     ) [ 00000000000]
empty_8              (speclooptripcount) [ 00000000000]
tmp_mid2             (zext             ) [ 00000000000]
stg_54               (specloopname     ) [ 00000000000]
tmp_6                (specregionbegin  ) [ 00000000000]
stg_56               (specpipeline     ) [ 00000000000]
row_outbuf_load      (load             ) [ 00000000000]
col_inbuf_6_addr     (getelementptr    ) [ 00000000000]
stg_59               (store            ) [ 00000000000]
stg_60               (br               ) [ 00000000000]
col_inbuf_5_addr     (getelementptr    ) [ 00000000000]
stg_62               (store            ) [ 00000000000]
stg_63               (br               ) [ 00000000000]
col_inbuf_4_addr     (getelementptr    ) [ 00000000000]
stg_65               (store            ) [ 00000000000]
stg_66               (br               ) [ 00000000000]
col_inbuf_3_addr     (getelementptr    ) [ 00000000000]
stg_68               (store            ) [ 00000000000]
stg_69               (br               ) [ 00000000000]
col_inbuf_2_addr     (getelementptr    ) [ 00000000000]
stg_71               (store            ) [ 00000000000]
stg_72               (br               ) [ 00000000000]
col_inbuf_1_addr     (getelementptr    ) [ 00000000000]
stg_74               (store            ) [ 00000000000]
stg_75               (br               ) [ 00000000000]
col_inbuf_0_addr     (getelementptr    ) [ 00000000000]
stg_77               (store            ) [ 00000000000]
stg_78               (br               ) [ 00000000000]
col_inbuf_7_addr     (getelementptr    ) [ 00000000000]
stg_80               (store            ) [ 00000000000]
stg_81               (br               ) [ 00000000000]
empty_7              (specregionend    ) [ 00000000000]
stg_83               (br               ) [ 00101100000]
i_2                  (phi              ) [ 00000011000]
exitcond2            (icmp             ) [ 00000011110]
empty_9              (speclooptripcount) [ 00000000000]
i_5                  (add              ) [ 00001011000]
stg_88               (br               ) [ 00000011110]
stg_90               (specloopname     ) [ 00000000000]
stg_91               (call             ) [ 00000000000]
stg_92               (br               ) [ 00001011000]
indvar_flatten1      (phi              ) [ 00000000100]
j_1                  (phi              ) [ 00000000100]
i_3                  (phi              ) [ 00000000100]
exitcond_flatten1    (icmp             ) [ 00000000110]
indvar_flatten_next1 (add              ) [ 00000010110]
stg_98               (br               ) [ 00000000000]
j_3                  (add              ) [ 00000000000]
exitcond4            (icmp             ) [ 00000000000]
i_3_mid2             (select           ) [ 00000000110]
tmp_4_mid2_v         (select           ) [ 00000010110]
tmp_4_mid2_cast      (zext             ) [ 00000000000]
tmp_4                (bitconcatenate   ) [ 00000000000]
tmp_15_cast          (zext             ) [ 00000000000]
tmp_5                (add              ) [ 00000000000]
tmp_16_cast          (zext             ) [ 00000000000]
col_outbuf_addr      (getelementptr    ) [ 00000000110]
i_7                  (add              ) [ 00000010110]
stg_111              (specloopname     ) [ 00000000000]
empty_10             (speclooptripcount) [ 00000000000]
tmp_1                (bitconcatenate   ) [ 00000000000]
tmp_12_cast          (zext             ) [ 00000000000]
stg_115              (specloopname     ) [ 00000000000]
tmp_8                (specregionbegin  ) [ 00000000000]
stg_117              (specpipeline     ) [ 00000000000]
tmp_5_cast           (zext             ) [ 00000000000]
tmp_2                (add              ) [ 00000000000]
tmp_13_cast          (zext             ) [ 00000000000]
out_block_addr       (getelementptr    ) [ 00000000000]
col_outbuf_load      (load             ) [ 00000000000]
stg_123              (store            ) [ 00000000000]
empty_11             (specregionend    ) [ 00000000000]
stg_125              (br               ) [ 00000010110]
stg_126              (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_block_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_block_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_block_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_block_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_block_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_block_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_block_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_block_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_block_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_block_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_block_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_block_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_block_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_block_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="in_block_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_block_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_block">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_block"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dct_coeff_table_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dct_coeff_table_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="dct_coeff_table_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="dct_coeff_table_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="dct_coeff_table_4">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="dct_coeff_table_5">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="dct_coeff_table_6">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="dct_coeff_table_7">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_dct_1d"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Xpose_Row_Outer_Loop_Xpose_Row"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Xpose_Col_Outer_Loop_Xpose_Col"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="row_outbuf_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_outbuf/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="col_outbuf_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_outbuf/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="col_inbuf_0_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_0/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="col_inbuf_1_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="col_inbuf_2_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_2/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="col_inbuf_3_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_3/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="col_inbuf_4_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_4/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="col_inbuf_5_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_5/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="col_inbuf_6_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_6/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="col_inbuf_7_alloca_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_7/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="row_outbuf_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="8" slack="0"/>
<pin id="146" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_outbuf_addr/4 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="6" slack="0"/>
<pin id="150" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="151" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_outbuf_load/4 "/>
</bind>
</comp>

<comp id="153" class="1004" name="col_inbuf_6_addr_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="4" slack="0"/>
<pin id="157" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_6_addr/5 "/>
</bind>
</comp>

<comp id="159" class="1004" name="stg_59_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="3" slack="0"/>
<pin id="161" dir="0" index="1" bw="16" slack="0"/>
<pin id="162" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_59/5 "/>
</bind>
</comp>

<comp id="165" class="1004" name="col_inbuf_5_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="4" slack="0"/>
<pin id="169" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_5_addr/5 "/>
</bind>
</comp>

<comp id="171" class="1004" name="stg_62_access_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="3" slack="0"/>
<pin id="173" dir="0" index="1" bw="16" slack="0"/>
<pin id="174" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_62/5 "/>
</bind>
</comp>

<comp id="177" class="1004" name="col_inbuf_4_addr_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="4" slack="0"/>
<pin id="181" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_4_addr/5 "/>
</bind>
</comp>

<comp id="183" class="1004" name="stg_65_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="3" slack="0"/>
<pin id="185" dir="0" index="1" bw="16" slack="0"/>
<pin id="186" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_65/5 "/>
</bind>
</comp>

<comp id="189" class="1004" name="col_inbuf_3_addr_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="4" slack="0"/>
<pin id="193" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_3_addr/5 "/>
</bind>
</comp>

<comp id="195" class="1004" name="stg_68_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="3" slack="0"/>
<pin id="197" dir="0" index="1" bw="16" slack="0"/>
<pin id="198" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_68/5 "/>
</bind>
</comp>

<comp id="201" class="1004" name="col_inbuf_2_addr_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="4" slack="0"/>
<pin id="205" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_2_addr/5 "/>
</bind>
</comp>

<comp id="207" class="1004" name="stg_71_access_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="3" slack="0"/>
<pin id="209" dir="0" index="1" bw="16" slack="0"/>
<pin id="210" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_71/5 "/>
</bind>
</comp>

<comp id="213" class="1004" name="col_inbuf_1_addr_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="4" slack="0"/>
<pin id="217" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_1_addr/5 "/>
</bind>
</comp>

<comp id="219" class="1004" name="stg_74_access_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="3" slack="0"/>
<pin id="221" dir="0" index="1" bw="16" slack="0"/>
<pin id="222" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_74/5 "/>
</bind>
</comp>

<comp id="225" class="1004" name="col_inbuf_0_addr_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="4" slack="0"/>
<pin id="229" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_0_addr/5 "/>
</bind>
</comp>

<comp id="231" class="1004" name="stg_77_access_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="3" slack="0"/>
<pin id="233" dir="0" index="1" bw="16" slack="0"/>
<pin id="234" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_77/5 "/>
</bind>
</comp>

<comp id="237" class="1004" name="col_inbuf_7_addr_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="4" slack="0"/>
<pin id="241" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_7_addr/5 "/>
</bind>
</comp>

<comp id="243" class="1004" name="stg_80_access_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="3" slack="0"/>
<pin id="245" dir="0" index="1" bw="16" slack="0"/>
<pin id="246" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_80/5 "/>
</bind>
</comp>

<comp id="249" class="1004" name="col_outbuf_addr_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="8" slack="0"/>
<pin id="253" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_outbuf_addr/8 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_access_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="6" slack="0"/>
<pin id="257" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="258" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_outbuf_load/8 "/>
</bind>
</comp>

<comp id="260" class="1004" name="out_block_addr_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="8" slack="0"/>
<pin id="264" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_block_addr/9 "/>
</bind>
</comp>

<comp id="267" class="1004" name="stg_123_access_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="6" slack="0"/>
<pin id="269" dir="0" index="1" bw="16" slack="0"/>
<pin id="270" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_123/9 "/>
</bind>
</comp>

<comp id="273" class="1005" name="i_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="4" slack="1"/>
<pin id="275" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="277" class="1004" name="i_phi_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="1"/>
<pin id="279" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="4" slack="0"/>
<pin id="281" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="285" class="1005" name="indvar_flatten_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="7" slack="1"/>
<pin id="287" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="289" class="1004" name="indvar_flatten_phi_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="7" slack="0"/>
<pin id="291" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="292" dir="0" index="2" bw="1" slack="1"/>
<pin id="293" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/4 "/>
</bind>
</comp>

<comp id="296" class="1005" name="j_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="4" slack="1"/>
<pin id="298" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="300" class="1004" name="j_phi_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="4" slack="0"/>
<pin id="302" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="1" slack="1"/>
<pin id="304" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="307" class="1005" name="i_1_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="4" slack="1"/>
<pin id="309" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="311" class="1004" name="i_1_phi_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="4" slack="0"/>
<pin id="313" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="2" bw="1" slack="1"/>
<pin id="315" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="318" class="1005" name="i_2_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="1"/>
<pin id="320" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="322" class="1004" name="i_2_phi_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="4" slack="0"/>
<pin id="324" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="1" slack="1"/>
<pin id="326" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/6 "/>
</bind>
</comp>

<comp id="330" class="1005" name="indvar_flatten1_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="7" slack="1"/>
<pin id="332" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten1 (phireg) "/>
</bind>
</comp>

<comp id="334" class="1004" name="indvar_flatten1_phi_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="7" slack="0"/>
<pin id="336" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="337" dir="0" index="2" bw="1" slack="1"/>
<pin id="338" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten1/8 "/>
</bind>
</comp>

<comp id="341" class="1005" name="j_1_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="4" slack="1"/>
<pin id="343" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="345" class="1004" name="j_1_phi_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="4" slack="0"/>
<pin id="347" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="348" dir="0" index="2" bw="1" slack="1"/>
<pin id="349" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="350" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/8 "/>
</bind>
</comp>

<comp id="352" class="1005" name="i_3_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="4" slack="1"/>
<pin id="354" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="356" class="1004" name="i_3_phi_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="4" slack="0"/>
<pin id="358" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="359" dir="0" index="2" bw="1" slack="1"/>
<pin id="360" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="361" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/8 "/>
</bind>
</comp>

<comp id="363" class="1004" name="grp_dct_dct_1d_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="0" slack="0"/>
<pin id="365" dir="0" index="1" bw="16" slack="0"/>
<pin id="366" dir="0" index="2" bw="16" slack="0"/>
<pin id="367" dir="0" index="3" bw="16" slack="0"/>
<pin id="368" dir="0" index="4" bw="16" slack="0"/>
<pin id="369" dir="0" index="5" bw="16" slack="0"/>
<pin id="370" dir="0" index="6" bw="16" slack="0"/>
<pin id="371" dir="0" index="7" bw="16" slack="0"/>
<pin id="372" dir="0" index="8" bw="16" slack="0"/>
<pin id="373" dir="0" index="9" bw="4" slack="0"/>
<pin id="374" dir="0" index="10" bw="16" slack="2147483647"/>
<pin id="375" dir="0" index="11" bw="4" slack="0"/>
<pin id="376" dir="0" index="12" bw="14" slack="0"/>
<pin id="377" dir="0" index="13" bw="15" slack="0"/>
<pin id="378" dir="0" index="14" bw="15" slack="0"/>
<pin id="379" dir="0" index="15" bw="15" slack="0"/>
<pin id="380" dir="0" index="16" bw="15" slack="0"/>
<pin id="381" dir="0" index="17" bw="15" slack="0"/>
<pin id="382" dir="0" index="18" bw="15" slack="0"/>
<pin id="383" dir="0" index="19" bw="15" slack="0"/>
<pin id="384" dir="1" index="20" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_27/2 stg_89/6 "/>
</bind>
</comp>

<comp id="406" class="1004" name="exitcond5_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="4" slack="0"/>
<pin id="408" dir="0" index="1" bw="4" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="i_4_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="4" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="exitcond_flatten_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="7" slack="0"/>
<pin id="420" dir="0" index="1" bw="7" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/4 "/>
</bind>
</comp>

<comp id="424" class="1004" name="indvar_flatten_next_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="7" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/4 "/>
</bind>
</comp>

<comp id="430" class="1004" name="j_2_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="4" slack="0"/>
<pin id="433" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/4 "/>
</bind>
</comp>

<comp id="436" class="1004" name="exitcond_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="4" slack="0"/>
<pin id="438" dir="0" index="1" bw="4" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="442" class="1004" name="i_1_mid2_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="0" index="2" bw="4" slack="0"/>
<pin id="446" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_1_mid2/4 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_mid2_v_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="4" slack="0"/>
<pin id="453" dir="0" index="2" bw="4" slack="0"/>
<pin id="454" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2_v/4 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_mid2_cast_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="4" slack="0"/>
<pin id="460" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_mid2_cast/4 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="7" slack="0"/>
<pin id="464" dir="0" index="1" bw="4" slack="0"/>
<pin id="465" dir="0" index="2" bw="1" slack="0"/>
<pin id="466" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_9_cast_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="7" slack="0"/>
<pin id="472" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/4 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_s_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="7" slack="0"/>
<pin id="476" dir="0" index="1" bw="4" slack="0"/>
<pin id="477" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_10_cast_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="8" slack="0"/>
<pin id="482" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_cast/4 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_3_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="4" slack="0"/>
<pin id="487" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="489" class="1004" name="i_6_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="4" slack="0"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/4 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_mid2_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="4" slack="1"/>
<pin id="497" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_mid2/5 "/>
</bind>
</comp>

<comp id="506" class="1004" name="exitcond2_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="4" slack="0"/>
<pin id="508" dir="0" index="1" bw="4" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/6 "/>
</bind>
</comp>

<comp id="512" class="1004" name="i_5_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="4" slack="0"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/6 "/>
</bind>
</comp>

<comp id="518" class="1004" name="exitcond_flatten1_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="7" slack="0"/>
<pin id="520" dir="0" index="1" bw="7" slack="0"/>
<pin id="521" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten1/8 "/>
</bind>
</comp>

<comp id="524" class="1004" name="indvar_flatten_next1_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="7" slack="0"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next1/8 "/>
</bind>
</comp>

<comp id="530" class="1004" name="j_3_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="4" slack="0"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/8 "/>
</bind>
</comp>

<comp id="536" class="1004" name="exitcond4_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="4" slack="0"/>
<pin id="538" dir="0" index="1" bw="4" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/8 "/>
</bind>
</comp>

<comp id="542" class="1004" name="i_3_mid2_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="0" index="2" bw="4" slack="0"/>
<pin id="546" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_3_mid2/8 "/>
</bind>
</comp>

<comp id="550" class="1004" name="tmp_4_mid2_v_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="4" slack="0"/>
<pin id="553" dir="0" index="2" bw="4" slack="0"/>
<pin id="554" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_4_mid2_v/8 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_4_mid2_cast_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="4" slack="0"/>
<pin id="560" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_mid2_cast/8 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_4_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="7" slack="0"/>
<pin id="564" dir="0" index="1" bw="4" slack="0"/>
<pin id="565" dir="0" index="2" bw="1" slack="0"/>
<pin id="566" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/8 "/>
</bind>
</comp>

<comp id="570" class="1004" name="tmp_15_cast_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="7" slack="0"/>
<pin id="572" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15_cast/8 "/>
</bind>
</comp>

<comp id="574" class="1004" name="tmp_5_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="4" slack="0"/>
<pin id="576" dir="0" index="1" bw="7" slack="0"/>
<pin id="577" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/8 "/>
</bind>
</comp>

<comp id="580" class="1004" name="tmp_16_cast_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="8" slack="0"/>
<pin id="582" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16_cast/8 "/>
</bind>
</comp>

<comp id="585" class="1004" name="i_7_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="4" slack="0"/>
<pin id="587" dir="0" index="1" bw="1" slack="0"/>
<pin id="588" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/8 "/>
</bind>
</comp>

<comp id="591" class="1004" name="tmp_1_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="7" slack="0"/>
<pin id="593" dir="0" index="1" bw="4" slack="1"/>
<pin id="594" dir="0" index="2" bw="1" slack="0"/>
<pin id="595" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/9 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp_12_cast_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="7" slack="0"/>
<pin id="600" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12_cast/9 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp_5_cast_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="4" slack="1"/>
<pin id="604" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast/9 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_2_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="4" slack="0"/>
<pin id="607" dir="0" index="1" bw="7" slack="0"/>
<pin id="608" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/9 "/>
</bind>
</comp>

<comp id="611" class="1004" name="tmp_13_cast_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="8" slack="0"/>
<pin id="613" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13_cast/9 "/>
</bind>
</comp>

<comp id="616" class="1005" name="exitcond5_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="1"/>
<pin id="618" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond5 "/>
</bind>
</comp>

<comp id="620" class="1005" name="i_4_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="4" slack="0"/>
<pin id="622" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="625" class="1005" name="exitcond_flatten_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="1"/>
<pin id="627" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="629" class="1005" name="indvar_flatten_next_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="7" slack="0"/>
<pin id="631" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="634" class="1005" name="tmp_mid2_v_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="4" slack="0"/>
<pin id="636" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="tmp_mid2_v "/>
</bind>
</comp>

<comp id="640" class="1005" name="row_outbuf_addr_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="6" slack="1"/>
<pin id="642" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="row_outbuf_addr "/>
</bind>
</comp>

<comp id="645" class="1005" name="tmp_3_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="3" slack="1"/>
<pin id="647" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="649" class="1005" name="i_6_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="4" slack="0"/>
<pin id="651" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="654" class="1005" name="exitcond2_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="1"/>
<pin id="656" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2 "/>
</bind>
</comp>

<comp id="658" class="1005" name="i_5_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="4" slack="0"/>
<pin id="660" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="663" class="1005" name="exitcond_flatten1_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="1"/>
<pin id="665" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten1 "/>
</bind>
</comp>

<comp id="667" class="1005" name="indvar_flatten_next1_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="7" slack="0"/>
<pin id="669" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next1 "/>
</bind>
</comp>

<comp id="672" class="1005" name="i_3_mid2_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="4" slack="1"/>
<pin id="674" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_3_mid2 "/>
</bind>
</comp>

<comp id="677" class="1005" name="tmp_4_mid2_v_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="4" slack="0"/>
<pin id="679" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="tmp_4_mid2_v "/>
</bind>
</comp>

<comp id="683" class="1005" name="col_outbuf_addr_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="6" slack="1"/>
<pin id="685" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="col_outbuf_addr "/>
</bind>
</comp>

<comp id="688" class="1005" name="i_7_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="4" slack="0"/>
<pin id="690" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="34" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="34" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="34" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="34" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="34" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="34" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="34" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="34" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="34" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="34" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="62" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="142" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="62" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="148" pin="2"/><net_sink comp="159" pin=1"/></net>

<net id="164"><net_src comp="153" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="170"><net_src comp="62" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="148" pin="2"/><net_sink comp="171" pin=1"/></net>

<net id="176"><net_src comp="165" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="182"><net_src comp="62" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="148" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="188"><net_src comp="177" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="194"><net_src comp="62" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="148" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="200"><net_src comp="189" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="206"><net_src comp="62" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="148" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="212"><net_src comp="201" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="218"><net_src comp="62" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="148" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="224"><net_src comp="213" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="230"><net_src comp="62" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="148" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="236"><net_src comp="225" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="242"><net_src comp="62" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="148" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="248"><net_src comp="237" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="254"><net_src comp="62" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="249" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="16" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="62" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="271"><net_src comp="255" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="272"><net_src comp="260" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="276"><net_src comp="36" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="273" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="277" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="288"><net_src comp="52" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="295"><net_src comp="285" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="299"><net_src comp="36" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="306"><net_src comp="296" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="310"><net_src comp="36" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="317"><net_src comp="307" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="321"><net_src comp="36" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="328"><net_src comp="318" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="329"><net_src comp="322" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="333"><net_src comp="52" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="340"><net_src comp="330" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="344"><net_src comp="36" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="351"><net_src comp="341" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="355"><net_src comp="36" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="362"><net_src comp="352" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="385"><net_src comp="46" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="386"><net_src comp="0" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="387"><net_src comp="2" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="388"><net_src comp="4" pin="0"/><net_sink comp="363" pin=3"/></net>

<net id="389"><net_src comp="6" pin="0"/><net_sink comp="363" pin=4"/></net>

<net id="390"><net_src comp="8" pin="0"/><net_sink comp="363" pin=5"/></net>

<net id="391"><net_src comp="10" pin="0"/><net_sink comp="363" pin=6"/></net>

<net id="392"><net_src comp="12" pin="0"/><net_sink comp="363" pin=7"/></net>

<net id="393"><net_src comp="14" pin="0"/><net_sink comp="363" pin=8"/></net>

<net id="394"><net_src comp="277" pin="4"/><net_sink comp="363" pin=9"/></net>

<net id="395"><net_src comp="277" pin="4"/><net_sink comp="363" pin=11"/></net>

<net id="396"><net_src comp="18" pin="0"/><net_sink comp="363" pin=12"/></net>

<net id="397"><net_src comp="20" pin="0"/><net_sink comp="363" pin=13"/></net>

<net id="398"><net_src comp="22" pin="0"/><net_sink comp="363" pin=14"/></net>

<net id="399"><net_src comp="24" pin="0"/><net_sink comp="363" pin=15"/></net>

<net id="400"><net_src comp="26" pin="0"/><net_sink comp="363" pin=16"/></net>

<net id="401"><net_src comp="28" pin="0"/><net_sink comp="363" pin=17"/></net>

<net id="402"><net_src comp="30" pin="0"/><net_sink comp="363" pin=18"/></net>

<net id="403"><net_src comp="32" pin="0"/><net_sink comp="363" pin=19"/></net>

<net id="404"><net_src comp="322" pin="4"/><net_sink comp="363" pin=9"/></net>

<net id="405"><net_src comp="322" pin="4"/><net_sink comp="363" pin=11"/></net>

<net id="410"><net_src comp="277" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="38" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="277" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="44" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="289" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="54" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="289" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="56" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="44" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="300" pin="4"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="311" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="38" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="447"><net_src comp="436" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="36" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="311" pin="4"/><net_sink comp="442" pin=2"/></net>

<net id="455"><net_src comp="436" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="430" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="457"><net_src comp="300" pin="4"/><net_sink comp="450" pin=2"/></net>

<net id="461"><net_src comp="450" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="467"><net_src comp="58" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="442" pin="3"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="60" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="473"><net_src comp="462" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="478"><net_src comp="470" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="458" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="483"><net_src comp="474" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="488"><net_src comp="442" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="493"><net_src comp="442" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="44" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="498"><net_src comp="495" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="500"><net_src comp="495" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="501"><net_src comp="495" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="502"><net_src comp="495" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="503"><net_src comp="495" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="504"><net_src comp="495" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="505"><net_src comp="495" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="510"><net_src comp="322" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="38" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="322" pin="4"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="44" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="334" pin="4"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="54" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="334" pin="4"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="56" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="345" pin="4"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="44" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="356" pin="4"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="38" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="547"><net_src comp="536" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="36" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="549"><net_src comp="356" pin="4"/><net_sink comp="542" pin=2"/></net>

<net id="555"><net_src comp="536" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="530" pin="2"/><net_sink comp="550" pin=1"/></net>

<net id="557"><net_src comp="345" pin="4"/><net_sink comp="550" pin=2"/></net>

<net id="561"><net_src comp="550" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="567"><net_src comp="58" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="542" pin="3"/><net_sink comp="562" pin=1"/></net>

<net id="569"><net_src comp="60" pin="0"/><net_sink comp="562" pin=2"/></net>

<net id="573"><net_src comp="562" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="578"><net_src comp="558" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="570" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="583"><net_src comp="574" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="589"><net_src comp="542" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="44" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="596"><net_src comp="58" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="597"><net_src comp="60" pin="0"/><net_sink comp="591" pin=2"/></net>

<net id="601"><net_src comp="591" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="609"><net_src comp="602" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="598" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="614"><net_src comp="605" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="619"><net_src comp="406" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="623"><net_src comp="412" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="628"><net_src comp="418" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="632"><net_src comp="424" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="637"><net_src comp="450" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="639"><net_src comp="634" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="643"><net_src comp="142" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="648"><net_src comp="485" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="652"><net_src comp="489" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="657"><net_src comp="506" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="661"><net_src comp="512" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="666"><net_src comp="518" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="670"><net_src comp="524" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="675"><net_src comp="542" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="680"><net_src comp="550" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="682"><net_src comp="677" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="686"><net_src comp="249" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="691"><net_src comp="585" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="356" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_block | {9 }
 - Input state : 
	Port: dct_dct_2d : in_block_0 | {2 3 }
	Port: dct_dct_2d : in_block_1 | {2 3 }
	Port: dct_dct_2d : in_block_2 | {2 3 }
	Port: dct_dct_2d : in_block_3 | {2 3 }
	Port: dct_dct_2d : in_block_4 | {2 3 }
	Port: dct_dct_2d : in_block_5 | {2 3 }
	Port: dct_dct_2d : in_block_6 | {2 3 }
	Port: dct_dct_2d : in_block_7 | {2 3 }
	Port: dct_dct_2d : dct_coeff_table_0 | {2 3 6 7 }
	Port: dct_dct_2d : dct_coeff_table_1 | {2 3 6 7 }
	Port: dct_dct_2d : dct_coeff_table_2 | {2 3 6 7 }
	Port: dct_dct_2d : dct_coeff_table_3 | {2 3 6 7 }
	Port: dct_dct_2d : dct_coeff_table_4 | {2 3 6 7 }
	Port: dct_dct_2d : dct_coeff_table_5 | {2 3 6 7 }
	Port: dct_dct_2d : dct_coeff_table_6 | {2 3 6 7 }
	Port: dct_dct_2d : dct_coeff_table_7 | {2 3 6 7 }
  - Chain level:
	State 1
	State 2
		exitcond5 : 1
		i_4 : 1
		stg_26 : 2
		stg_27 : 1
	State 3
	State 4
		exitcond_flatten : 1
		indvar_flatten_next : 1
		stg_36 : 2
		j_2 : 1
		exitcond : 1
		i_1_mid2 : 2
		tmp_mid2_v : 2
		tmp_mid2_cast : 3
		tmp : 3
		tmp_9_cast : 4
		tmp_s : 5
		tmp_10_cast : 6
		row_outbuf_addr : 7
		row_outbuf_load : 8
		tmp_3 : 3
		stg_49 : 4
		i_6 : 3
	State 5
		col_inbuf_6_addr : 1
		stg_59 : 2
		col_inbuf_5_addr : 1
		stg_62 : 2
		col_inbuf_4_addr : 1
		stg_65 : 2
		col_inbuf_3_addr : 1
		stg_68 : 2
		col_inbuf_2_addr : 1
		stg_71 : 2
		col_inbuf_1_addr : 1
		stg_74 : 2
		col_inbuf_0_addr : 1
		stg_77 : 2
		col_inbuf_7_addr : 1
		stg_80 : 2
		empty_7 : 1
	State 6
		exitcond2 : 1
		i_5 : 1
		stg_88 : 2
		stg_89 : 1
	State 7
	State 8
		exitcond_flatten1 : 1
		indvar_flatten_next1 : 1
		stg_98 : 2
		j_3 : 1
		exitcond4 : 1
		i_3_mid2 : 2
		tmp_4_mid2_v : 2
		tmp_4_mid2_cast : 3
		tmp_4 : 3
		tmp_15_cast : 4
		tmp_5 : 5
		tmp_16_cast : 6
		col_outbuf_addr : 7
		col_outbuf_load : 8
		i_7 : 3
	State 9
		tmp_12_cast : 1
		tmp_2 : 2
		tmp_13_cast : 3
		out_block_addr : 4
		stg_123 : 5
		empty_11 : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|---------|
|   call   |    grp_dct_dct_1d_fu_363    |    8    |  18.852 |   452   |   155   |
|----------|-----------------------------|---------|---------|---------|---------|
|          |          i_4_fu_412         |    0    |    0    |    0    |    4    |
|          |  indvar_flatten_next_fu_424 |    0    |    0    |    0    |    7    |
|          |          j_2_fu_430         |    0    |    0    |    0    |    4    |
|          |         tmp_s_fu_474        |    0    |    0    |    0    |    7    |
|          |          i_6_fu_489         |    0    |    0    |    0    |    4    |
|    add   |          i_5_fu_512         |    0    |    0    |    0    |    4    |
|          | indvar_flatten_next1_fu_524 |    0    |    0    |    0    |    7    |
|          |          j_3_fu_530         |    0    |    0    |    0    |    4    |
|          |         tmp_5_fu_574        |    0    |    0    |    0    |    7    |
|          |          i_7_fu_585         |    0    |    0    |    0    |    4    |
|          |         tmp_2_fu_605        |    0    |    0    |    0    |    7    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |       i_1_mid2_fu_442       |    0    |    0    |    0    |    4    |
|  select  |      tmp_mid2_v_fu_450      |    0    |    0    |    0    |    4    |
|          |       i_3_mid2_fu_542       |    0    |    0    |    0    |    4    |
|          |     tmp_4_mid2_v_fu_550     |    0    |    0    |    0    |    4    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |       exitcond5_fu_406      |    0    |    0    |    0    |    2    |
|          |   exitcond_flatten_fu_418   |    0    |    0    |    0    |    3    |
|   icmp   |       exitcond_fu_436       |    0    |    0    |    0    |    2    |
|          |       exitcond2_fu_506      |    0    |    0    |    0    |    2    |
|          |   exitcond_flatten1_fu_518  |    0    |    0    |    0    |    3    |
|          |       exitcond4_fu_536      |    0    |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |     tmp_mid2_cast_fu_458    |    0    |    0    |    0    |    0    |
|          |      tmp_9_cast_fu_470      |    0    |    0    |    0    |    0    |
|          |      tmp_10_cast_fu_480     |    0    |    0    |    0    |    0    |
|          |       tmp_mid2_fu_495       |    0    |    0    |    0    |    0    |
|   zext   |    tmp_4_mid2_cast_fu_558   |    0    |    0    |    0    |    0    |
|          |      tmp_15_cast_fu_570     |    0    |    0    |    0    |    0    |
|          |      tmp_16_cast_fu_580     |    0    |    0    |    0    |    0    |
|          |      tmp_12_cast_fu_598     |    0    |    0    |    0    |    0    |
|          |      tmp_5_cast_fu_602      |    0    |    0    |    0    |    0    |
|          |      tmp_13_cast_fu_611     |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |          tmp_fu_462         |    0    |    0    |    0    |    0    |
|bitconcatenate|         tmp_4_fu_562        |    0    |    0    |    0    |    0    |
|          |         tmp_1_fu_591        |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|   trunc  |         tmp_3_fu_485        |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|   Total  |                             |    8    |  18.852 |   452   |   244   |
|----------|-----------------------------|---------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|col_inbuf_0|    0   |   32   |    2   |
|col_inbuf_1|    0   |   32   |    2   |
|col_inbuf_2|    0   |   32   |    2   |
|col_inbuf_3|    0   |   32   |    2   |
|col_inbuf_4|    0   |   32   |    2   |
|col_inbuf_5|    0   |   32   |    2   |
|col_inbuf_6|    0   |   32   |    2   |
|col_inbuf_7|    0   |   32   |    2   |
| col_outbuf|    1   |    0   |    0   |
| row_outbuf|    1   |    0   |    0   |
+-----------+--------+--------+--------+
|   Total   |    2   |   256  |   16   |
+-----------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|   col_outbuf_addr_reg_683  |    6   |
|      exitcond2_reg_654     |    1   |
|      exitcond5_reg_616     |    1   |
|  exitcond_flatten1_reg_663 |    1   |
|  exitcond_flatten_reg_625  |    1   |
|         i_1_reg_307        |    4   |
|         i_2_reg_318        |    4   |
|      i_3_mid2_reg_672      |    4   |
|         i_3_reg_352        |    4   |
|         i_4_reg_620        |    4   |
|         i_5_reg_658        |    4   |
|         i_6_reg_649        |    4   |
|         i_7_reg_688        |    4   |
|          i_reg_273         |    4   |
|   indvar_flatten1_reg_330  |    7   |
|indvar_flatten_next1_reg_667|    7   |
| indvar_flatten_next_reg_629|    7   |
|   indvar_flatten_reg_285   |    7   |
|         j_1_reg_341        |    4   |
|          j_reg_296         |    4   |
|   row_outbuf_addr_reg_640  |    6   |
|        tmp_3_reg_645       |    3   |
|    tmp_4_mid2_v_reg_677    |    4   |
|     tmp_mid2_v_reg_634     |    4   |
+----------------------------+--------+
|            Total           |   99   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_148   |  p0  |   2  |   6  |   12   ||    6    |
|   grp_access_fu_255   |  p0  |   2  |   6  |   12   ||    6    |
|       i_reg_273       |  p0  |   2  |   4  |    8   ||    4    |
|      i_2_reg_318      |  p0  |   2  |   4  |    8   ||    4    |
| grp_dct_dct_1d_fu_363 |  p9  |   2  |   4  |    8   ||    4    |
| grp_dct_dct_1d_fu_363 |  p11 |   2  |   4  |    8   ||    4    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |   56   ||  9.426  ||    28   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    8   |   18   |   452  |   244  |
|   Memory  |    2   |    -   |    -   |   256  |   16   |
|Multiplexer|    -   |    -   |    9   |    -   |   28   |
|  Register |    -   |    -   |    -   |   99   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    8   |   28   |   807  |   288  |
+-----------+--------+--------+--------+--------+--------+
