$date
	Mon Feb 26 11:52:44 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module one_tb $end
$var wire 1 ! volb $end
$var wire 1 " vold $end
$var wire 1 # volpc $end
$var wire 1 $ volps $end
$var reg 1 % rolla $end
$var reg 1 & rollb $end
$var reg 1 ' rollc $end
$scope module inst $end
$var wire 1 ( rolla $end
$var wire 1 ) rollb $end
$var wire 1 * rollc $end
$var wire 1 ! volb $end
$var wire 1 " vold $end
$var wire 1 # volpc $end
$var wire 1 $ volps $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1$
1'
1*
#20
1"
1!
0'
0*
1&
1)
#30
1#
0$
1'
1*
#40
0#
0!
1$
0'
0*
0&
0)
1%
1(
#50
0$
1#
1'
1*
#60
0"
0'
0*
1&
1)
#70
1$
1'
1*
#80
