Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Dec 22 02:25:57 2025
| Host         : Nicolas-ainski running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file board_top_control_sets_placed.rpt
| Design       : board_top
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    72 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              53 |           23 |
| No           | No                    | Yes                    |              57 |           30 |
| No           | Yes                   | No                     |             342 |          148 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1126 |          469 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------------------+------------------+----------------+
|      Clock Signal      |                                                  Enable Signal                                                  |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------------------+------------------+----------------+
|  seg7x16_inst/seg7_clk |                                                                                                                 | rst_IBUF                        |                1 |              3 |
|  clk_IBUF_BUFG         |                                                                                                                 |                                 |                6 |             21 |
|  clk_cpu_BUFG          | cpu_inst/imem_inst/E[0]                                                                                         | rst_IBUF                        |                8 |             31 |
|  clk_cpu_BUFG          | cpu_inst/dmem_inst/dmem1_uut/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_0_0_i_1_n_0 |                                 |                8 |             32 |
|  clk_cpu_BUFG          |                                                                                                                 |                                 |               17 |             32 |
|  clk_cpu_BUFG          | cpu_inst/dmem_inst/dmem1_uut/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0_i_1_n_0   |                                 |                8 |             32 |
|  clk_cpu_BUFG          | cpu_inst/dmem_inst/dmem1_uut/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0_i_1_n_0   |                                 |                8 |             32 |
|  clk_cpu_BUFG          | cpu_inst/dmem_inst/dmem4_uut/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_0_0_i_1_n_0  |                                 |                8 |             32 |
|  clk_cpu_BUFG          | cpu_inst/dmem_inst/dmem4_uut/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0_i_1_n_0   |                                 |                8 |             32 |
|  clk_cpu_BUFG          | cpu_inst/dmem_inst/dmem4_uut/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0_i_1_n_0   |                                 |                8 |             32 |
|  clk_cpu_BUFG          | cpu_inst/dmem_inst/dmem4_uut/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_0_0_i_1_n_0 |                                 |                8 |             32 |
|  clk_cpu_BUFG          | cpu_inst/dmem_inst/dmem4_uut/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_0_0_i_1_n_0 |                                 |                8 |             32 |
|  clk_cpu_BUFG          | cpu_inst/dmem_inst/dmem4_uut/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_0_0_i_1_n_0 |                                 |                8 |             32 |
|  clk_cpu_BUFG          | cpu_inst/dmem_inst/dmem4_uut/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_0_0_i_1_n_0 |                                 |                8 |             32 |
|  clk_cpu_BUFG          | cpu_inst/dmem_inst/dmem4_uut/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0_i_1_n_0     |                                 |                8 |             32 |
|  clk_cpu_BUFG          | cpu_inst/dmem_inst/dmem3_uut/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_0_0_i_1_n_0  |                                 |                8 |             32 |
|  clk_cpu_BUFG          | cpu_inst/dmem_inst/dmem3_uut/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0_i_1_n_0   |                                 |                8 |             32 |
|  clk_cpu_BUFG          | cpu_inst/dmem_inst/dmem3_uut/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0_i_1_n_0   |                                 |                8 |             32 |
|  clk_cpu_BUFG          | cpu_inst/dmem_inst/dmem3_uut/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_0_0_i_1_n_0 |                                 |                8 |             32 |
|  clk_cpu_BUFG          | cpu_inst/dmem_inst/dmem3_uut/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_0_0_i_1_n_0 |                                 |                8 |             32 |
|  clk_cpu_BUFG          | cpu_inst/dmem_inst/dmem3_uut/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_0_0_i_1_n_0 |                                 |                8 |             32 |
|  clk_cpu_BUFG          | cpu_inst/dmem_inst/dmem3_uut/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_0_0_i_1_n_0 |                                 |                8 |             32 |
|  clk_cpu_BUFG          | cpu_inst/dmem_inst/dmem3_uut/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0_i_1_n_0     |                                 |                8 |             32 |
|  clk_cpu_BUFG          | cpu_inst/dmem_inst/dmem2_uut/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_0_0_i_1_n_0  |                                 |                8 |             32 |
|  clk_cpu_BUFG          | cpu_inst/dmem_inst/dmem2_uut/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0_i_1_n_0   |                                 |                8 |             32 |
|  clk_cpu_BUFG          | cpu_inst/dmem_inst/dmem2_uut/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0_i_1_n_0   |                                 |                8 |             32 |
|  clk_cpu_BUFG          | cpu_inst/dmem_inst/dmem2_uut/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_0_0_i_1_n_0 |                                 |                8 |             32 |
|  clk_cpu_BUFG          | cpu_inst/dmem_inst/dmem2_uut/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_0_0_i_1_n_0 |                                 |                8 |             32 |
|  clk_cpu_BUFG          | cpu_inst/dmem_inst/dmem2_uut/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_0_0_i_1_n_0 |                                 |                8 |             32 |
|  clk_cpu_BUFG          | cpu_inst/dmem_inst/dmem2_uut/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_0_0_i_1_n_0 |                                 |                8 |             32 |
|  clk_cpu_BUFG          | cpu_inst/dmem_inst/dmem2_uut/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0_i_1_n_0     |                                 |                8 |             32 |
|  clk_cpu_BUFG          | cpu_inst/dmem_inst/dmem1_uut/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_0_0_i_1_n_0  |                                 |                8 |             32 |
|  clk_cpu_BUFG          | cpu_inst/sccpu/MEM_WB_inst/E[0]                                                                                 | rst_IBUF                        |               18 |             32 |
|  clk_cpu_BUFG          | cpu_inst/sccpu/MEM_WB_inst/array_reg_reg[10][31][0]                                                             | rst_IBUF                        |               23 |             32 |
|  clk_cpu_BUFG          | cpu_inst/sccpu/MEM_WB_inst/array_reg_reg[11][31][0]                                                             | rst_IBUF                        |               14 |             32 |
|  clk_cpu_BUFG          | cpu_inst/sccpu/MEM_WB_inst/array_reg_reg[14][31][0]                                                             | rst_IBUF                        |               12 |             32 |
|  clk_cpu_BUFG          | cpu_inst/sccpu/MEM_WB_inst/array_reg_reg[12][31][0]                                                             | rst_IBUF                        |               13 |             32 |
|  clk_cpu_BUFG          | cpu_inst/sccpu/MEM_WB_inst/array_reg_reg[13][31][0]                                                             | rst_IBUF                        |               15 |             32 |
|  clk_cpu_BUFG          | cpu_inst/sccpu/MEM_WB_inst/array_reg_reg[15][31][0]                                                             | rst_IBUF                        |               12 |             32 |
|  clk_cpu_BUFG          | cpu_inst/sccpu/MEM_WB_inst/array_reg_reg[16][31][0]                                                             | rst_IBUF                        |               16 |             32 |
|  clk_cpu_BUFG          | cpu_inst/sccpu/MEM_WB_inst/array_reg_reg[17][31][0]                                                             | rst_IBUF                        |               10 |             32 |
|  clk_cpu_BUFG          | cpu_inst/sccpu/MEM_WB_inst/array_reg_reg[18][31][0]                                                             | rst_IBUF                        |                9 |             32 |
|  clk_cpu_BUFG          | cpu_inst/sccpu/MEM_WB_inst/array_reg_reg[19][31][0]                                                             | rst_IBUF                        |                9 |             32 |
|  clk_cpu_BUFG          | cpu_inst/sccpu/MEM_WB_inst/array_reg_reg[1][31][0]                                                              | rst_IBUF                        |               12 |             32 |
|  clk_cpu_BUFG          | cpu_inst/sccpu/MEM_WB_inst/array_reg_reg[20][31][0]                                                             | rst_IBUF                        |                8 |             32 |
|  clk_cpu_BUFG          | cpu_inst/sccpu/MEM_WB_inst/array_reg_reg[21][31][0]                                                             | rst_IBUF                        |                7 |             32 |
|  clk_cpu_BUFG          | cpu_inst/sccpu/MEM_WB_inst/array_reg_reg[22][31][0]                                                             | rst_IBUF                        |               10 |             32 |
|  clk_cpu_BUFG          | cpu_inst/sccpu/MEM_WB_inst/array_reg_reg[23][31][0]                                                             | rst_IBUF                        |               16 |             32 |
|  clk_cpu_BUFG          | cpu_inst/sccpu/MEM_WB_inst/array_reg_reg[24][31][0]                                                             | rst_IBUF                        |               22 |             32 |
|  clk_cpu_BUFG          | cpu_inst/sccpu/MEM_WB_inst/array_reg_reg[25][31][0]                                                             | rst_IBUF                        |               12 |             32 |
|  clk_cpu_BUFG          | cpu_inst/sccpu/MEM_WB_inst/array_reg_reg[26][31][0]                                                             | rst_IBUF                        |               15 |             32 |
|  clk_cpu_BUFG          | cpu_inst/sccpu/MEM_WB_inst/array_reg_reg[27][31][0]                                                             | rst_IBUF                        |               21 |             32 |
|  clk_cpu_BUFG          | cpu_inst/sccpu/MEM_WB_inst/array_reg_reg[28][31][0]                                                             | rst_IBUF                        |               15 |             32 |
|  clk_cpu_BUFG          | cpu_inst/sccpu/MEM_WB_inst/array_reg_reg[29][31][0]                                                             | rst_IBUF                        |               15 |             32 |
|  clk_cpu_BUFG          | cpu_inst/sccpu/MEM_WB_inst/array_reg_reg[2][31][0]                                                              | rst_IBUF                        |                8 |             32 |
|  clk_cpu_BUFG          | cpu_inst/sccpu/MEM_WB_inst/array_reg_reg[30][31][0]                                                             | rst_IBUF                        |               17 |             32 |
|  clk_cpu_BUFG          | cpu_inst/sccpu/MEM_WB_inst/array_reg_reg[31][31][0]                                                             | rst_IBUF                        |               23 |             32 |
|  clk_cpu_BUFG          | cpu_inst/sccpu/MEM_WB_inst/array_reg_reg[3][31][0]                                                              | rst_IBUF                        |               11 |             32 |
|  clk_cpu_BUFG          | cpu_inst/sccpu/MEM_WB_inst/array_reg_reg[4][31][0]                                                              | rst_IBUF                        |                6 |             32 |
|  clk_cpu_BUFG          | cpu_inst/sccpu/MEM_WB_inst/array_reg_reg[5][31][0]                                                              | rst_IBUF                        |                7 |             32 |
|  clk_cpu_BUFG          | cpu_inst/sccpu/MEM_WB_inst/array_reg_reg[6][31][0]                                                              | rst_IBUF                        |               12 |             32 |
|  clk_cpu_BUFG          | cpu_inst/sccpu/MEM_WB_inst/array_reg_reg[7][31][0]                                                              | rst_IBUF                        |               18 |             32 |
|  clk_cpu_BUFG          | cpu_inst/sccpu/MEM_WB_inst/array_reg_reg[8][31][0]                                                              | rst_IBUF                        |               13 |             32 |
|  clk_cpu_BUFG          | cpu_inst/sccpu/MEM_WB_inst/array_reg_reg[9][31][0]                                                              | rst_IBUF                        |               19 |             32 |
|  clk_cpu_BUFG          | cpu_inst/dmem_inst/dmem1_uut/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0_i_1_n_0     |                                 |                8 |             32 |
|  clk_cpu_BUFG          | cpu_inst/dmem_inst/dmem1_uut/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_0_0_i_1_n_0 |                                 |                8 |             32 |
|  clk_cpu_BUFG          | cpu_inst/dmem_inst/dmem1_uut/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_0_0_i_1_n_0 |                                 |                8 |             32 |
|  clk_cpu_BUFG          | cpu_inst/dmem_inst/dmem1_uut/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_0_0_i_1_n_0 |                                 |                8 |             32 |
|  clk_IBUF_BUFG         |                                                                                                                 | rst_IBUF                        |               29 |             54 |
|  clk_cpu_BUFG          | cpu_inst/sccpu/IF_ID_inst/instr_reg[31]_i_1_n_0                                                                 | rst_IBUF                        |               23 |             71 |
|  clk_cpu_BUFG          |                                                                                                                 | cpu_inst/sccpu/IF_ID_inst/SR[0] |               38 |             89 |
|  clk_cpu_BUFG          |                                                                                                                 | rst_IBUF                        |              110 |            253 |
+------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------------------+------------------+----------------+


