/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [12:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  reg [3:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [4:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [22:0] celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire [8:0] celloutsig_0_33z;
  wire [13:0] celloutsig_0_3z;
  reg [2:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = celloutsig_1_18z ? celloutsig_1_5z : celloutsig_1_7z;
  assign celloutsig_1_10z = celloutsig_1_3z ? celloutsig_1_3z : in_data[99];
  assign celloutsig_0_15z = celloutsig_0_14z ? celloutsig_0_11z : celloutsig_0_3z[13];
  assign celloutsig_0_20z = celloutsig_0_13z[4] ? celloutsig_0_4z[1] : celloutsig_0_0z[1];
  assign celloutsig_0_14z = ~(celloutsig_0_12z & celloutsig_0_3z[6]);
  assign celloutsig_1_2z = !(celloutsig_1_0z[1] ? in_data[128] : in_data[122]);
  assign celloutsig_0_7z = !(celloutsig_0_6z[6] ? celloutsig_0_1z : celloutsig_0_5z);
  assign celloutsig_0_5z = ~(celloutsig_0_4z[2] | celloutsig_0_0z[4]);
  assign celloutsig_0_2z = in_data[0] | in_data[37];
  assign celloutsig_0_29z = celloutsig_0_8z | celloutsig_0_11z;
  assign celloutsig_1_3z = celloutsig_1_1z[1] ^ celloutsig_1_2z;
  assign celloutsig_1_18z = in_data[114] ^ in_data[178];
  assign celloutsig_1_0z = in_data[174:171] + in_data[136:133];
  assign celloutsig_0_6z = { celloutsig_0_0z[3], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_1z } + celloutsig_0_3z[7:1];
  assign celloutsig_0_26z = { in_data[38:29], celloutsig_0_20z, celloutsig_0_13z, celloutsig_0_17z } + { celloutsig_0_0z[10:3], celloutsig_0_20z, celloutsig_0_23z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_20z };
  assign celloutsig_0_0z = in_data[45:33] / { 1'h1, in_data[44:34], in_data[0] };
  assign celloutsig_0_8z = { celloutsig_0_6z[4:0], celloutsig_0_2z } == in_data[52:47];
  assign celloutsig_0_1z = in_data[32:21] == in_data[75:64];
  assign celloutsig_1_7z = { in_data[162:159], celloutsig_1_5z, celloutsig_1_2z } === { celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_0_11z = { celloutsig_0_0z[12:1], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_7z } >= { celloutsig_0_0z[12:6], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_1_5z = { in_data[185:183], celloutsig_1_3z } > { in_data[173:172], celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_10z = { celloutsig_0_4z[1:0], celloutsig_0_4z, celloutsig_0_9z } > celloutsig_0_3z[12:7];
  assign celloutsig_0_32z = celloutsig_0_26z[17:2] <= { celloutsig_0_26z[20:6], celloutsig_0_10z };
  assign celloutsig_1_12z = { celloutsig_1_1z[1:0], celloutsig_1_18z } <= { celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_4z };
  assign celloutsig_1_19z = { celloutsig_1_1z[2:0], celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_18z, celloutsig_1_10z } <= celloutsig_1_1z[9:2];
  assign celloutsig_0_12z = { celloutsig_0_3z[12:6], celloutsig_0_1z, celloutsig_0_1z } <= celloutsig_0_0z[10:2];
  assign celloutsig_0_25z = celloutsig_0_24z[4:1] <= { in_data[11], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_24z = { celloutsig_0_3z[7:6], celloutsig_0_20z, celloutsig_0_15z, celloutsig_0_23z } % { 1'h1, celloutsig_0_22z[2], celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_15z };
  assign celloutsig_0_3z = - { celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_17z = - { celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_16z };
  assign celloutsig_0_16z = celloutsig_0_14z & celloutsig_0_13z[5];
  assign celloutsig_0_33z = { celloutsig_0_22z[3:2], celloutsig_0_8z, celloutsig_0_25z, celloutsig_0_22z, celloutsig_0_10z } >>> { celloutsig_0_14z, celloutsig_0_29z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_22z, celloutsig_0_14z };
  assign celloutsig_0_13z = { celloutsig_0_0z[6:0], celloutsig_0_9z, celloutsig_0_10z } - { celloutsig_0_6z[5:2], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_1_1z = in_data[111:101] ^ in_data[157:147];
  assign celloutsig_1_4z = ~((celloutsig_1_1z[4] & celloutsig_1_3z) | celloutsig_1_2z);
  assign celloutsig_0_9z = ~((celloutsig_0_1z & celloutsig_0_3z[11]) | celloutsig_0_5z);
  assign celloutsig_0_23z = ~((celloutsig_0_14z & celloutsig_0_3z[0]) | celloutsig_0_1z);
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_4z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_4z = celloutsig_0_3z[12:10];
  always_latch
    if (clkin_data[32]) celloutsig_0_22z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_22z = { celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_9z };
  assign { out_data[128], out_data[96], out_data[32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_32z, celloutsig_0_33z };
endmodule
