// Seed: 2082465015
module module_0 (
    input uwire id_0,
    input uwire id_1,
    input supply0 id_2,
    input uwire id_3,
    output wor id_4
);
  wire id_6;
  id_7(
      .id_0(id_3)
  );
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input tri1 id_2,
    input supply0 id_3,
    output supply0 id_4,
    input uwire id_5,
    input tri id_6
    , id_13,
    output wor id_7,
    output supply1 id_8,
    input tri1 id_9,
    output uwire id_10,
    input supply1 id_11
);
  assign id_7 = 1;
  module_0(
      id_11, id_5, id_1, id_5, id_8
  );
endmodule
