// Seed: 178789709
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  assign module_1.id_5 = 0;
  output wire id_3;
  assign module_2.id_2 = 0;
  input wire id_2;
  input wire id_1;
  wire id_6;
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wand id_5 = 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4
  );
endmodule
module module_2 (
    output supply0 id_0,
    output supply1 id_1,
    input wire id_2
    , id_5,
    input supply0 id_3
);
  reg id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  always @((~id_3 == -1) or posedge id_2) begin : LABEL_0
    id_6 = (1);
  end
endmodule
