Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Feb  5 15:28:06 2023
| Host         : m2022 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file PS2Receiver_control_sets_placed.rpt
| Design       : PS2Receiver
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    53 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            5 |
|      4 |            2 |
|      5 |            1 |
|      9 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               4 |            1 |
| Yes          | No                    | No                     |              52 |           21 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               9 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------+----------------------+------------------+----------------+
|  Clock Signal  |       Enable Signal      |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------+--------------------------+----------------------+------------------+----------------+
|  clk_IBUF_BUFG |                          |                      |                1 |              1 |
|  clk_IBUF_BUFG | debounce/O0_i_1_n_0      |                      |                1 |              1 |
|  clk_IBUF_BUFG | debounce/O1_i_1_n_0      |                      |                1 |              1 |
|  clk_IBUF_BUFG | debounce/clear           |                      |                1 |              1 |
|  clk_IBUF_BUFG | debounce/Iv1_i_1_n_0     |                      |                1 |              1 |
| ~debounce/O0   | cnt                      | cnt[3]_i_1_n_0       |                1 |              4 |
|  clk_IBUF_BUFG |                          | debounce/clear       |                1 |              4 |
|  clk_IBUF_BUFG | debounce/cnt1[4]_i_1_n_0 | debounce/Iv1_i_1_n_0 |                2 |              5 |
| ~debounce/O0   |                          |                      |                4 |              9 |
|  flag_BUFG     | keycode[31]_i_1_n_0      |                      |               17 |             48 |
+----------------+--------------------------+----------------------+------------------+----------------+


