[12/07 17:45:43     0s] Checking out Encounter license ...
[12/07 17:45:43     0s] 	edsxl		CHECKED OUT:	"Encounter_Digital_Impl_Sys_XL"
[12/07 17:45:43     0s] Encounter_Digital_Impl_Sys_XL 14.2 license checkout succeeded.
[12/07 17:45:43     0s] You can run 2 CPU jobs with the base license that is currently checked out.
[12/07 17:45:43     0s] If required, use the setMultiCpuUsage command to enable multi-CPU processing.
[12/07 17:45:51     4s] *******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2014.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

[12/07 17:45:51     4s] @(#)CDS: Encounter v14.23-s044_1 (64bit) 03/20/2015 11:30 (Linux 2.6.18-194.el5)
[12/07 17:45:51     4s] @(#)CDS: NanoRoute v14.23-s028 NR150319-1745/14_23-UB (database version 2.30, 255.6.1) {superthreading v1.25}
[12/07 17:45:51     4s] @(#)CDS: CeltIC v14.23-s013_1 (64bit) 03/09/2015 04:15:07 (Linux 2.6.18-194.el5)
[12/07 17:45:51     4s] @(#)CDS: AAE 14.23-s010 (64bit) 03/20/2015 (Linux 2.6.18-194.el5)
[12/07 17:45:51     4s] @(#)CDS: CTE 14.23-s014_1 (64bit) Mar  9 2015 03:15:25 (Linux 2.6.18-194.el5)
[12/07 17:45:51     4s] @(#)CDS: CPE v14.23-s032
[12/07 17:45:51     4s] @(#)CDS: IQRC/TQRC 14.1.6-s260 (64bit) Mon Mar  2 11:26:49 PST 2015 (Linux 2.6.18-194.el5)
[12/07 17:45:51     4s] @(#)CDS: OA 22.50-p011 Tue Nov 11 03:24:55 2014
[12/07 17:45:51     4s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[12/07 17:45:51     4s] @(#)CDS: RCDB 11.5
[12/07 17:45:51     4s] --- Starting "Encounter v14.23-s044_1" on Mon Dec  7 17:45:51 2015 (mem=92.2M) ---
[12/07 17:45:51     4s] --- Running on linuxlab007.seas.wustl.edu (x86_64 w/Linux 3.10.0-229.1.2.el7.x86_64) ---
[12/07 17:45:51     4s] This version was compiled on Fri Mar 20 11:30:09 PDT 2015.
[12/07 17:45:51     4s] Set DBUPerIGU to 1000.
[12/07 17:45:51     4s] Set net toggle Scale Factor to 1.00
[12/07 17:45:51     4s] Set Shrink Factor to 1.00000
[12/07 17:45:51     4s] 
[12/07 17:45:51     4s] **INFO:  MMMC transition support version v31-84 
[12/07 17:45:51     4s] 
[12/07 17:45:51     4s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/07 17:45:51     4s] <CMD> suppressMessage ENCEXT-2799
[12/07 17:45:51     4s] <CMD> win
[12/07 17:54:05   191s] <CMD> set init_gnd_net VSS
[12/07 17:54:05   191s] <CMD> set init_lef_file /project/linuxlab/cadence/vendors/VTVT/vtvt_tsmc180/vtvt_tsmc180_lef/vtvt_tsmc180.lef
[12/07 17:54:05   191s] <CMD> set init_verilog system_top.syn.v
[12/07 17:54:05   191s] <CMD> set init_pwr_net VDD
[12/07 17:54:05   191s] <CMD> init_design
[12/07 17:54:05   191s] 
[12/07 17:54:05   191s] Loading LEF file /project/linuxlab/cadence/vendors/VTVT/vtvt_tsmc180/vtvt_tsmc180_lef/vtvt_tsmc180.lef ...
[12/07 17:54:05   191s] **WARN: (ENCLF-108):	There is no overlap layer defined in any LEF file
[12/07 17:54:05   191s] so you are unable to create rectilinear partition in a hierarchical flow.
[12/07 17:54:05   191s] Set DBUPerIGU to M2 pitch 810.
[12/07 17:54:05   191s] 
[12/07 17:54:05   191s] viaInitial starts at Mon Dec  7 17:54:05 2015
viaInitial ends at Mon Dec  7 17:54:05 2015
*** Begin netlist parsing (mem=324.2M) ***
[12/07 17:54:05   191s] Reading netlist ...
[12/07 17:54:05   191s] Backslashed names will retain backslash and a trailing blank character.
[12/07 17:54:05   191s] Reading verilog netlist 'system_top.syn.v'
[12/07 17:54:05   191s] **WARN: (ENCVL-346):	Module 'CPU_stub' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[12/07 17:54:05   191s] Type 'man ENCVL-346' for more detail.
[12/07 17:54:05   191s] **WARN: (ENCVL-346):	Module 'cortexM0RAM' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[12/07 17:54:05   191s] Type 'man ENCVL-346' for more detail.
[12/07 17:54:05   191s] Undeclared bus ex_i_ahb_AHB_Slave_RAM_hrdata in module cortexM0RAM ... created as [31:0].
[12/07 17:54:05   191s] Undeclared bus ex_i_ahb_AHB_Slave_RAM_hresp in module cortexM0RAM ... created as [1:0].
[12/07 17:54:05   191s] Undeclared bus ex_i_ahb_AHB_Slave_RAM_haddr in module cortexM0RAM ... created as [31:0].
[12/07 17:54:05   191s] Undeclared bus ex_i_ahb_AHB_Slave_RAM_hburst in module cortexM0RAM ... created as [2:0].
[12/07 17:54:05   191s] Undeclared bus ex_i_ahb_AHB_Slave_RAM_hprot in module cortexM0RAM ... created as [3:0].
[12/07 17:54:05   191s] Undeclared bus ex_i_ahb_AHB_Slave_RAM_hsize in module cortexM0RAM ... created as [2:0].
[12/07 17:54:05   191s] Undeclared bus ex_i_ahb_AHB_Slave_RAM_htrans in module cortexM0RAM ... created as [1:0].
[12/07 17:54:05   191s] Undeclared bus ex_i_ahb_AHB_Slave_RAM_hwdata in module cortexM0RAM ... created as [31:0].
[12/07 17:54:05   191s] 
[12/07 17:54:05   191s] *** Memory Usage v#3 (Current mem = 328.215M, initial mem = 92.168M) ***
[12/07 17:54:05   191s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=328.2M) ***
[12/07 17:54:05   191s] Top level cell is system_top.
[12/07 17:54:06   191s] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=3.19min, fe_real=8.38min, fe_mem=328.2M) ***
[12/07 17:54:06   191s] **WARN: (ENCDB-2504):	Cell 'cortexM0RAM' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[12/07 17:54:06   191s] **WARN: (ENCDB-2504):	Cell 'CPU_stub' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[12/07 17:54:06   191s] Cell 'cortexM0RAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'ex_i_ahb_AHB_Slave_RAM_hready_resp' of cell 'cortexM0RAM' as output for net 'RAM_hready_resp_top' in module 'system_top'.
[12/07 17:54:06   191s] Cell 'cortexM0RAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'ex_i_ahb_AHB_Slave_RAM_hresp[0]' of cell 'cortexM0RAM' as output for net '\RAM_hresp_top[0] ' in module 'system_top'.
[12/07 17:54:06   191s] Cell 'CPU_stub' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'i_ssi_ssi_clk' of cell 'CPU_stub' as output for net 'i_ssi_ssi_clk_top' in module 'system_top'.
[12/07 17:54:06   191s] Cell 'CPU_stub' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'i_ssi_ssi_rst_n' of cell 'CPU_stub' as output for net 'i_ssi_ssi_rst_n_top' in module 'system_top'.
[12/07 17:54:06   191s] Cell 'cortexM0RAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'ex_i_ahb_AHB_Slave_RAM_hrdata[31]' of cell 'cortexM0RAM' as output for net 'RAM_hrdata_top[31]' in module 'system_top'.
[12/07 17:54:06   191s] Cell 'cortexM0RAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'ex_i_ahb_AHB_Slave_RAM_hrdata[30]' of cell 'cortexM0RAM' as output for net 'RAM_hrdata_top[30]' in module 'system_top'.
[12/07 17:54:06   191s] Cell 'cortexM0RAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'ex_i_ahb_AHB_Slave_RAM_hrdata[29]' of cell 'cortexM0RAM' as output for net 'RAM_hrdata_top[29]' in module 'system_top'.
[12/07 17:54:06   191s] Cell 'cortexM0RAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'ex_i_ahb_AHB_Slave_RAM_hrdata[28]' of cell 'cortexM0RAM' as output for net 'RAM_hrdata_top[28]' in module 'system_top'.
[12/07 17:54:06   191s] Cell 'cortexM0RAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'ex_i_ahb_AHB_Slave_RAM_hrdata[27]' of cell 'cortexM0RAM' as output for net 'RAM_hrdata_top[27]' in module 'system_top'.
[12/07 17:54:06   191s] Cell 'cortexM0RAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'ex_i_ahb_AHB_Slave_RAM_hrdata[26]' of cell 'cortexM0RAM' as output for net 'RAM_hrdata_top[26]' in module 'system_top'.
[12/07 17:54:06   191s] Cell 'cortexM0RAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'ex_i_ahb_AHB_Slave_RAM_hrdata[25]' of cell 'cortexM0RAM' as output for net 'RAM_hrdata_top[25]' in module 'system_top'.
[12/07 17:54:06   191s] Cell 'cortexM0RAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'ex_i_ahb_AHB_Slave_RAM_hrdata[24]' of cell 'cortexM0RAM' as output for net 'RAM_hrdata_top[24]' in module 'system_top'.
[12/07 17:54:06   191s] Cell 'cortexM0RAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'ex_i_ahb_AHB_Slave_RAM_hrdata[23]' of cell 'cortexM0RAM' as output for net 'RAM_hrdata_top[23]' in module 'system_top'.
[12/07 17:54:06   191s] Cell 'cortexM0RAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'ex_i_ahb_AHB_Slave_RAM_hrdata[22]' of cell 'cortexM0RAM' as output for net 'RAM_hrdata_top[22]' in module 'system_top'.
[12/07 17:54:06   191s] Cell 'cortexM0RAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'ex_i_ahb_AHB_Slave_RAM_hrdata[21]' of cell 'cortexM0RAM' as output for net 'RAM_hrdata_top[21]' in module 'system_top'.
[12/07 17:54:06   191s] Cell 'cortexM0RAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'ex_i_ahb_AHB_Slave_RAM_hrdata[20]' of cell 'cortexM0RAM' as output for net 'RAM_hrdata_top[20]' in module 'system_top'.
[12/07 17:54:06   191s] Cell 'cortexM0RAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'ex_i_ahb_AHB_Slave_RAM_hrdata[19]' of cell 'cortexM0RAM' as output for net 'RAM_hrdata_top[19]' in module 'system_top'.
[12/07 17:54:06   191s] Cell 'cortexM0RAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'ex_i_ahb_AHB_Slave_RAM_hrdata[18]' of cell 'cortexM0RAM' as output for net 'RAM_hrdata_top[18]' in module 'system_top'.
[12/07 17:54:06   191s] Cell 'cortexM0RAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'ex_i_ahb_AHB_Slave_RAM_hrdata[17]' of cell 'cortexM0RAM' as output for net 'RAM_hrdata_top[17]' in module 'system_top'.
[12/07 17:54:06   191s] Cell 'cortexM0RAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'ex_i_ahb_AHB_Slave_RAM_hrdata[16]' of cell 'cortexM0RAM' as output for net 'RAM_hrdata_top[16]' in module 'system_top'.
[12/07 17:54:06   191s] Cell 'cortexM0RAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'ex_i_ahb_AHB_Slave_RAM_hrdata[15]' of cell 'cortexM0RAM' as output for net 'RAM_hrdata_top[15]' in module 'system_top'.
[12/07 17:54:06   191s] Cell 'cortexM0RAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'ex_i_ahb_AHB_Slave_RAM_hrdata[14]' of cell 'cortexM0RAM' as output for net 'RAM_hrdata_top[14]' in module 'system_top'.
[12/07 17:54:06   191s] Cell 'cortexM0RAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'ex_i_ahb_AHB_Slave_RAM_hrdata[13]' of cell 'cortexM0RAM' as output for net 'RAM_hrdata_top[13]' in module 'system_top'.
[12/07 17:54:06   191s] Cell 'cortexM0RAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'ex_i_ahb_AHB_Slave_RAM_hrdata[12]' of cell 'cortexM0RAM' as output for net 'RAM_hrdata_top[12]' in module 'system_top'.
[12/07 17:54:06   191s] Cell 'cortexM0RAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'ex_i_ahb_AHB_Slave_RAM_hrdata[11]' of cell 'cortexM0RAM' as output for net 'RAM_hrdata_top[11]' in module 'system_top'.
[12/07 17:54:06   191s] Cell 'cortexM0RAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'ex_i_ahb_AHB_Slave_RAM_hrdata[10]' of cell 'cortexM0RAM' as output for net 'RAM_hrdata_top[10]' in module 'system_top'.
[12/07 17:54:06   191s] Cell 'cortexM0RAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'ex_i_ahb_AHB_Slave_RAM_hrdata[9]' of cell 'cortexM0RAM' as output for net 'RAM_hrdata_top[9]' in module 'system_top'.
[12/07 17:54:06   191s] Cell 'cortexM0RAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'ex_i_ahb_AHB_Slave_RAM_hrdata[8]' of cell 'cortexM0RAM' as output for net 'RAM_hrdata_top[8]' in module 'system_top'.
[12/07 17:54:06   191s] Cell 'cortexM0RAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'ex_i_ahb_AHB_Slave_RAM_hrdata[7]' of cell 'cortexM0RAM' as output for net 'RAM_hrdata_top[7]' in module 'system_top'.
[12/07 17:54:06   191s] Cell 'cortexM0RAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'ex_i_ahb_AHB_Slave_RAM_hrdata[6]' of cell 'cortexM0RAM' as output for net 'RAM_hrdata_top[6]' in module 'system_top'.
[12/07 17:54:06   191s] Cell 'cortexM0RAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'ex_i_ahb_AHB_Slave_RAM_hrdata[5]' of cell 'cortexM0RAM' as output for net 'RAM_hrdata_top[5]' in module 'system_top'.
[12/07 17:54:06   191s] Cell 'cortexM0RAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'ex_i_ahb_AHB_Slave_RAM_hrdata[4]' of cell 'cortexM0RAM' as output for net 'RAM_hrdata_top[4]' in module 'system_top'.
[12/07 17:54:06   191s] Cell 'cortexM0RAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'ex_i_ahb_AHB_Slave_RAM_hrdata[3]' of cell 'cortexM0RAM' as output for net 'RAM_hrdata_top[3]' in module 'system_top'.
[12/07 17:54:06   191s] Cell 'cortexM0RAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'ex_i_ahb_AHB_Slave_RAM_hrdata[2]' of cell 'cortexM0RAM' as output for net 'RAM_hrdata_top[2]' in module 'system_top'.
[12/07 17:54:06   191s] Cell 'cortexM0RAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'ex_i_ahb_AHB_Slave_RAM_hrdata[1]' of cell 'cortexM0RAM' as output for net 'RAM_hrdata_top[1]' in module 'system_top'.
[12/07 17:54:06   191s] Cell 'cortexM0RAM' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'ex_i_ahb_AHB_Slave_RAM_hrdata[0]' of cell 'cortexM0RAM' as output for net 'RAM_hrdata_top[0]' in module 'system_top'.
[12/07 17:54:06   191s] Found empty module (cortexM0RAM).
[12/07 17:54:06   191s] Found empty module (CPU_stub).
[12/07 17:54:06   191s] Starting recursive module instantiation check.
[12/07 17:54:06   191s] No recursion found.
[12/07 17:54:06   191s] Term dir updated for 0 vinsts of 2 cells.
[12/07 17:54:06   191s] Building hierarchical netlist for Cell system_top ...
[12/07 17:54:06   191s] *** Netlist is unique.
[12/07 17:54:06   191s] ** info: there are 88 modules.
[12/07 17:54:06   191s] ** info: there are 8643 stdCell insts.
[12/07 17:54:06   191s] 
[12/07 17:54:06   191s] *** Memory Usage v#3 (Current mem = 335.965M, initial mem = 92.168M) ***
[12/07 17:54:06   191s] Generated pitch 1.215 in metal6 is different from 1.62 defined in technology file in preferred direction.
[12/07 17:54:06   191s] Set Default Net Delay as 1000 ps.
[12/07 17:54:06   191s] Set Default Net Load as 0.5 pF. 
[12/07 17:54:06   191s] Set Input Pin Transition Delay as 0.1 ps.
[12/07 17:54:06   191s] **WARN: (ENCSYT-7328):	The design has been initialized in physical-only mode because the init_mmmc_file global variable was not defined. Timing analysis will not be possible within this session. You can only use commands that do not depend on timing data. If you need to use timing, you need to restart with an init_mmmc_file to define the timing setup, or you can save this design and use restore_design -mmmc_file <viewDef.tcl> to add the timing setup information.
[12/07 17:54:06   191s] 
[12/07 17:54:06   191s] *** Summary of all messages that are not suppressed in this session:
[12/07 17:54:06   191s] Severity  ID               Count  Summary                                  
[12/07 17:54:06   191s] WARNING   ENCLF-108            1  There is no overlap layer defined in any...
[12/07 17:54:06   191s] WARNING   ENCSYT-7328          1  The design has been initialized in physi...
[12/07 17:54:06   191s] WARNING   ENCVL-346            2  Module '%s' is instantiated in the netli...
[12/07 17:54:06   191s] WARNING   ENCDB-2504           2  Cell '%s' is instantiated in the Verilog...
[12/07 17:54:06   191s] *** Message Summary: 6 warning(s), 0 error(s)
[12/07 17:54:06   191s] 
[12/07 17:54:55   197s] <CMD> init_design
[12/07 17:54:55   197s] **WARN: (ENCSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.
[12/07 17:54:55   197s] 
[12/07 17:54:55   197s] *** Summary of all messages that are not suppressed in this session:
[12/07 17:54:55   197s] Severity  ID               Count  Summary                                  
[12/07 17:54:55   197s] WARNING   ENCSYT-7329          1  Cannot load design with init_design, aft...
[12/07 17:54:55   197s] *** Message Summary: 1 warning(s), 0 error(s)
[12/07 17:54:55   197s] 
[12/07 17:55:59   212s] <CMD> set init_mmmc_file Default.view
[12/07 17:55:59   212s] <CMD> init_design
[12/07 17:55:59   212s] **WARN: (ENCSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.
[12/07 17:55:59   212s] 
[12/07 17:55:59   212s] *** Summary of all messages that are not suppressed in this session:
[12/07 17:55:59   212s] Severity  ID               Count  Summary                                  
[12/07 17:55:59   212s] WARNING   ENCSYT-7329          1  Cannot load design with init_design, aft...
[12/07 17:55:59   212s] *** Message Summary: 1 warning(s), 0 error(s)
[12/07 17:55:59   212s] 
[12/07 17:56:49   235s] <CMD> create_library_set -name vtvt_tsmc180 -timing {/project/linuxlab/cadence/vendors/VTVT/vtvt_tsmc180/Synopsys_Libraries/libs/vtvt_tsmc180.lib}
[12/07 17:56:49   235s] Reading vtvt_tsmc180 timing library '/project/linuxlab/cadence/vendors/VTVT/vtvt_tsmc180/Synopsys_Libraries/libs/vtvt_tsmc180.lib' ...
[12/07 17:56:49   235s] Read 84 cells in library 'vtvt_tsmc180' 
[12/07 17:56:49   235s] <CMD> create_constraint_mode -name CORTEXM0DS -sdc_files {CORTEXM0DS.sdc}
[12/07 17:56:49   235s] **ERROR: (TCLCMD-989):	cannot open SDC file 'CORTEXM0DS.sdc' for mode 'CORTEXM0DS'
[12/07 17:56:52   237s] **ERROR: 
[12/07 17:56:56   238s] <CMD> init_design
[12/07 17:56:56   238s] **WARN: (ENCSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.
[12/07 17:56:56   238s] 
[12/07 17:56:56   238s] *** Summary of all messages that are not suppressed in this session:
[12/07 17:56:56   238s] Severity  ID               Count  Summary                                  
[12/07 17:56:56   238s] WARNING   ENCSYT-7329          1  Cannot load design with init_design, aft...
[12/07 17:56:56   238s] *** Message Summary: 1 warning(s), 0 error(s)
[12/07 17:56:56   238s] 
[12/07 17:57:07   239s] <CMD> zoomOut
[12/07 17:57:09   239s] <CMD> zoomOut
[12/07 17:57:09   239s] <CMD> zoomOut
[12/07 17:57:10   239s] <CMD> zoomOut
[12/07 17:57:10   239s] <CMD> zoomOut
[12/07 17:57:10   239s] <CMD> zoomOut
[12/07 17:57:10   239s] <CMD> zoomOut
[12/07 17:57:12   240s] <CMD> zoomIn
[12/07 17:57:12   240s] <CMD> zoomIn
[12/07 17:57:20   241s] <CMD> windowSelect 145.476 -144.799 -252.592 -377.878
[12/07 17:57:22   241s] <CMD> uiSetTool move
[12/07 17:57:31   243s] <CMD> uiSetTool select
[12/07 17:57:33   243s] <CMD> windowSelect 396.888 415.640 195.235 287.315
[12/07 17:57:34   243s] <CMD> windowSelect -134.743 517.776 -370.441 407.784
[12/07 17:57:37   244s] <CMD> zoomSelected
[12/07 17:57:38   244s] <CMD> zoomSelected
[12/07 17:57:41   244s] <CMD> fit
[12/07 17:58:02   246s] <CMD> fit
[12/07 17:58:05   247s] <CMD> fit
[12/07 17:58:05   247s] <CMD> fit
[12/07 17:58:06   247s] <CMD> fit
[12/07 17:58:25   249s] <CMD> getIoFlowFlag
[12/07 18:00:23   261s] <CMD> setIoFlowFlag 0
[12/07 18:00:23   261s] <CMD> floorPlan -site CoreSite -r 1 0.699982 10 10 10 10
[12/07 18:00:23   261s] Snap core to left to manufacture grid: 9.9900.
[12/07 18:00:23   261s] Snap core to bottom to manufacture grid: 9.9900.
[12/07 18:00:23   261s] Snap core to right to manufacture grid: 9.9900.
[12/07 18:00:23   261s] Snap core to top to manufacture grid: 9.9900.
[12/07 18:00:23   261s] Adjusting Core to Left to: 10.5300. Core to Bottom to: 10.5300.
[12/07 18:00:23   261s] Generated pitch 1.215 in metal6 is different from 1.62 defined in technology file in preferred direction.
[12/07 18:00:23   261s] <CMD> uiSetTool select
[12/07 18:00:23   261s] <CMD> getIoFlowFlag
[12/07 18:00:23   261s] <CMD> fit
[12/07 18:01:42   269s] <CMD> clearGlobalNets
[12/07 18:01:42   269s] <CMD> globalNetConnect {VDD VSS} -type pgpin -pin {VDD VSS} -inst * -module {}
[12/07 18:01:42   269s] **ERROR: (ENCDB-1216):	The global net 'VDD VSS' specified in the global net connection(GNC) rule doesn't exist in the design.
[12/07 18:01:44   270s] <CMD> clearGlobalNets
[12/07 18:01:44   270s] <CMD> globalNetConnect {VDD VSS} -type pgpin -pin {VDD VSS} -inst * -module {}
[12/07 18:01:44   270s] **ERROR: (ENCDB-1216):	The global net 'VDD VSS' specified in the global net connection(GNC) rule doesn't exist in the design.
[12/07 18:02:22   273s] <CMD> set sprCreateIeRingNets {}
[12/07 18:02:22   273s] <CMD> set sprCreateIeRingLayers {}
[12/07 18:02:22   273s] <CMD> set sprCreateIeRingWidth 1.0
[12/07 18:02:22   274s] <CMD> set sprCreateIeRingSpacing 1.0
[12/07 18:02:22   274s] <CMD> set sprCreateIeRingOffset 1.0
[12/07 18:02:22   274s] <CMD> set sprCreateIeRingThreshold 1.0
[12/07 18:02:22   274s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/07 18:03:36   281s] <CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -stacked_via_top_layer metal6 -type core_rings -jog_distance 0.81 -threshold 0.81 -nets {VDD VSS} -follow core -stacked_via_bottom_layer metal1 -layer {bottom metal1 top metal1 right metal2 left metal2} -width 0.45 -spacing 0.45 -offset 0.81
[12/07 18:03:36   281s] 
[12/07 18:03:36   281s] The power planner created 8 wires.
[12/07 18:03:36   281s] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 462.6M) ***
[12/07 18:03:43   282s] <CMD> zoomIn
[12/07 18:03:45   282s] <CMD> zoomOut
[12/07 18:03:47   282s] <CMD> windowSelect -21.322 813.965 143.706 602.300
[12/07 18:03:48   283s] <CMD> zoomIn
[12/07 18:03:49   283s] <CMD> zoomOut
[12/07 18:03:50   283s] <CMD> uiSetTool move
[12/07 18:04:32   287s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[12/07 18:06:15   298s] <CMD> setPinAssignMode -pinEditInBatch false
[12/07 18:06:21   299s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[12/07 18:07:13   305s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1 metal6 } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { metal1 metal6 } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1 metal6 }
[12/07 18:07:13   305s] *** Begin SPECIAL ROUTE on Mon Dec  7 18:07:13 2015 ***
[12/07 18:07:13   305s] SPECIAL ROUTE ran on directory: /home/warehouse/tingtinghuang/Documents/566_project/encounter
[12/07 18:07:13   305s] SPECIAL ROUTE ran on machine: linuxlab007.seas.wustl.edu (Linux 3.10.0-229.1.2.el7.x86_64 Xeon 1.60Ghz)
[12/07 18:07:13   305s] 
[12/07 18:07:13   305s] Begin option processing ...
[12/07 18:07:13   305s] srouteConnectPowerBump set to false
[12/07 18:07:13   305s] routeSelectNet set to "VDD VSS"
[12/07 18:07:13   305s] routeSpecial set to true
[12/07 18:07:13   305s] srouteBlockPin set to "useLef"
[12/07 18:07:13   305s] srouteBottomLayerLimit set to 1
[12/07 18:07:13   305s] srouteBottomTargetLayerLimit set to 1
[12/07 18:07:13   305s] srouteConnectConverterPin set to false
[12/07 18:07:13   305s] srouteCrossoverViaBottomLayer set to 1
[12/07 18:07:13   305s] srouteCrossoverViaTopLayer set to 6
[12/07 18:07:13   305s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[12/07 18:07:13   305s] srouteFollowCorePinEnd set to 3
[12/07 18:07:13   305s] srouteJogControl set to "preferWithChanges differentLayer"
[12/07 18:07:13   305s] sroutePadPinAllPorts set to true
[12/07 18:07:13   305s] sroutePreserveExistingRoutes set to true
[12/07 18:07:13   305s] srouteRoutePowerBarPortOnBothDir set to true
[12/07 18:07:13   305s] srouteStopBlockPin set to "nearestTarget"
[12/07 18:07:13   305s] srouteTopLayerLimit set to 6
[12/07 18:07:13   305s] srouteTopTargetLayerLimit set to 6
[12/07 18:07:13   305s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1122.00 megs.
[12/07 18:07:13   305s] 
[12/07 18:07:13   305s] Reading DB technology information...
[12/07 18:07:13   305s] Finished reading DB technology information.
[12/07 18:07:13   305s] Reading floorplan and netlist information...
[12/07 18:07:13   305s] Finished reading floorplan and netlist information.
[12/07 18:07:13   305s] Read in 12 layers, 6 routing layers, 0 overlap layer
[12/07 18:07:13   305s] Read in 85 macros, 22 used
[12/07 18:07:13   305s] Read in 22 components
[12/07 18:07:13   305s]   22 core components: 22 unplaced, 0 placed, 0 fixed
[12/07 18:07:13   305s] Read in 5 logical pins
[12/07 18:07:13   305s] Read in 5 nets
[12/07 18:07:13   305s] Read in 2 special nets, 2 routed
[12/07 18:07:13   305s] 2 nets selected.
[12/07 18:07:13   305s] 
[12/07 18:07:13   305s] Begin power routing ...
[12/07 18:07:13   305s] Bad via found: M1_N
[12/07 18:07:13   305s] Bad via found: M1_P
[12/07 18:07:13   305s] Bad via found: M1_POLY
[12/07 18:07:13   305s] Bad via found: NTAP
[12/07 18:07:13   305s] **WARN: (ENCSR-1234):	Find 4 vias whose layer defination is incorrect before power routing.
[12/07 18:07:13   305s] **WARN: (ENCSR-1253):	Cannot find any standard cell pin connected to net VDD.
[12/07 18:07:13   305s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[12/07 18:07:13   305s] **WARN: (ENCSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[12/07 18:07:13   305s] **WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
[12/07 18:07:13   305s] Type 'man ENCSR-1256' for more detail.
[12/07 18:07:13   305s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in LEF file, or change option to include pin in given range.
[12/07 18:07:13   305s] **WARN: (ENCSR-1253):	Cannot find any standard cell pin connected to net VSS.
[12/07 18:07:13   305s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[12/07 18:07:13   305s] **WARN: (ENCSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[12/07 18:07:13   305s] **WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
[12/07 18:07:13   305s] Type 'man ENCSR-1256' for more detail.
[12/07 18:07:13   305s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in LEF file, or change option to include pin in given range.
[12/07 18:07:13   305s] **WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net VDD.
[12/07 18:07:13   305s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[12/07 18:07:13   305s] **WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net VDD.
[12/07 18:07:13   305s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[12/07 18:07:13   305s] CPU time for FollowPin 0 seconds
[12/07 18:07:13   305s] **WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net VSS.
[12/07 18:07:13   305s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[12/07 18:07:13   305s] **WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net VSS.
[12/07 18:07:13   305s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[12/07 18:07:13   305s] CPU time for FollowPin 0 seconds
[12/07 18:07:13   305s] Bad via found: M1_N
[12/07 18:07:13   305s] Bad via found: M1_P
[12/07 18:07:13   305s] Bad via found: M1_POLY
[12/07 18:07:13   305s] Bad via found: NTAP
[12/07 18:07:13   305s] **WARN: (ENCSR-1234):	Find 4 vias whose layer defination is incorrect after power routing.
[12/07 18:07:13   305s]   Number of IO ports routed: 0
[12/07 18:07:13   305s]   Number of Block ports routed: 0
[12/07 18:07:13   305s]   Number of Stripe ports routed: 0
[12/07 18:07:13   305s]   Number of Core ports routed: 158
[12/07 18:07:13   305s]   Number of Pad ports routed: 0
[12/07 18:07:13   305s]   Number of Power Bump ports routed: 0
[12/07 18:07:13   305s]   Number of Followpin connections: 79
[12/07 18:07:13   305s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1128.00 megs.
[12/07 18:07:13   305s] 
[12/07 18:07:13   305s] 
[12/07 18:07:13   305s] 
[12/07 18:07:13   305s]  Begin updating DB with routing results ...
[12/07 18:07:13   305s]  Updating DB with 12 via definition ...Extracting standard cell pins and blockage ...... 
[12/07 18:07:13   305s] Pin and blockage extraction finished
[12/07 18:07:13   305s] 
[12/07 18:07:13   305s] 
sroute post-processing starts at Mon Dec  7 18:07:13 2015
The viaGen is rebuilding shadow vias for net VSS.
[12/07 18:07:13   305s] sroute post-processing ends at Mon Dec  7 18:07:13 2015

sroute post-processing starts at Mon Dec  7 18:07:13 2015
The viaGen is rebuilding shadow vias for net VDD.
[12/07 18:07:13   305s] sroute post-processing ends at Mon Dec  7 18:07:13 2015
sroute: Total CPU time used = 0:0:0
[12/07 18:07:13   305s] sroute: Total Real time used = 0:0:0
[12/07 18:07:13   305s] sroute: Total Memory used = 7.30 megs
[12/07 18:07:13   305s] sroute: Total Peak Memory used = 473.07 megs
[12/07 18:07:40   308s] <CMD> setPlaceMode -fp false
[12/07 18:07:40   308s] <CMD> placeDesign
[12/07 18:07:40   308s] **WARN: (ENCSP-9513):	Timing constraint file does not exist
[12/07 18:07:40   308s] **WARN: (ENCSP-9514):	Non-TimingDriven placement will be performed.
[12/07 18:07:40   308s] *** Starting placeDesign default flow ***
[12/07 18:07:40   308s] *** Start deleteBufferTree ***
[12/07 18:07:40   308s] #################################################################################
[12/07 18:07:40   308s] # Design Stage: PreRoute
[12/07 18:07:40   308s] # Design Mode: 90nm
[12/07 18:07:40   308s] # Analysis Mode: non-MMMC non-OCV
[12/07 18:07:40   308s] # Extraction Mode: default
[12/07 18:07:40   308s] # Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
[12/07 18:07:40   308s] # Switching Delay Calculation Engine to AAE
[12/07 18:07:40   308s] #################################################################################
[12/07 18:07:41   308s] Calculate delays in BcWc mode...
[12/07 18:07:41   308s] Topological Sorting (CPU = 0:00:00.0, MEM = 505.2M, InitMEM = 503.9M)
[12/07 18:07:41   308s] Updating RC grid for preRoute extraction ...
[12/07 18:07:41   308s] **WARN: (ENCESI-2013):	The power rail of instance CORTEXM0DS_INST/u_logic/L8m2z4_reg term ck has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[12/07 18:07:41   308s] **WARN: (ENCESI-2013):	The power rail of instance CORTEXM0DS_INST/u_logic/L8m2z4_reg term ck has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[12/07 18:07:41   308s] **WARN: (ENCESI-2013):	The power rail of instance CORTEXM0DS_INST/u_logic/D4a3z4_reg term ck has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[12/07 18:07:41   308s] **WARN: (ENCESI-2013):	The power rail of instance CORTEXM0DS_INST/u_logic/Gdo2z4_reg term ck has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[12/07 18:07:41   308s] **WARN: (ENCESI-2013):	The power rail of instance CORTEXM0DS_INST/u_logic/U5a3z4_reg term ck has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[12/07 18:07:41   308s] **WARN: (ENCESI-2013):	The power rail of instance CORTEXM0DS_INST/u_logic/L7a3z4_reg term ck has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[12/07 18:07:41   308s] **WARN: (ENCESI-2013):	The power rail of instance CORTEXM0DS_INST/u_logic/Nfb3z4_reg term ck has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[12/07 18:07:41   308s] **WARN: (ENCESI-2013):	The power rail of instance CORTEXM0DS_INST/u_logic/Gha3z4_reg term ck has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[12/07 18:07:41   308s] **WARN: (ENCESI-2013):	The power rail of instance CORTEXM0DS_INST/u_logic/Taa3z4_reg term ck has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[12/07 18:07:41   308s] **WARN: (ENCESI-2013):	The power rail of instance CORTEXM0DS_INST/u_logic/Mka3z4_reg term ck has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[12/07 18:07:41   308s] **WARN: (ENCESI-2013):	The power rail of instance CORTEXM0DS_INST/u_logic/Qfa3z4_reg term ck has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[12/07 18:07:41   308s] **WARN: (ENCESI-2013):	The power rail of instance CORTEXM0DS_INST/u_logic/J7b3z4_reg term ck has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[12/07 18:07:41   308s] **WARN: (ENCESI-2013):	The power rail of instance CORTEXM0DS_INST/u_logic/Wia3z4_reg term ck has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[12/07 18:07:41   308s] **WARN: (ENCESI-2013):	The power rail of instance CORTEXM0DS_INST/u_logic/Aea3z4_reg term ck has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[12/07 18:07:41   308s] **WARN: (ENCESI-2013):	The power rail of instance CORTEXM0DS_INST/u_logic/W3f3z4_reg term ck has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[12/07 18:07:41   308s] **WARN: (ENCESI-2013):	The power rail of instance CORTEXM0DS_INST/u_logic/Xyn2z4_reg term ck has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[12/07 18:07:41   308s] **WARN: (ENCESI-2013):	The power rail of instance CORTEXM0DS_INST/u_logic/T5g3z4_reg term ck has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[12/07 18:07:41   308s] **WARN: (ENCESI-2013):	The power rail of instance CORTEXM0DS_INST/u_logic/Bge3z4_reg term ck has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[12/07 18:07:41   308s] **WARN: (ENCESI-2013):	The power rail of instance CORTEXM0DS_INST/u_logic/C9a3z4_reg term ck has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[12/07 18:07:41   308s] **WARN: (ENCESI-2013):	The power rail of instance CORTEXM0DS_INST/u_logic/Cma3z4_reg term ck has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[12/07 18:07:41   308s] **WARN: (EMS-63):	Message <ENCESI-2013> has exceeded the default message display limit of 20.
[12/07 18:07:41   308s] To avoid this warning, increase the display limit per unique message by
[12/07 18:07:41   308s] using the set_message -limit <number> command.
[12/07 18:07:41   308s] The message limit can be removed by using the set_message -no_limit command.
[12/07 18:07:41   308s] Note that setting a very large number using the set_message -limit command
[12/07 18:07:41   308s] or removing the message limit using the set_message -no_limit command can
[12/07 18:07:41   308s] significantly increase the log file size.
[12/07 18:07:41   308s] To suppress a message, use the set_message -suppress command.
[12/07 18:07:41   309s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 18:07:41   309s] AAE_THRD: End delay calculation. (MEM=649.84 CPU=0:00:00.6 REAL=0:00:00.0)
[12/07 18:07:41   309s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 649.8M) ***
[12/07 18:07:41   309s] Info: Detect buffers to remove automatically.
[12/07 18:07:41   309s] Analyzing netlist ...
[12/07 18:07:41   309s] Updating netlist
[12/07 18:07:41   309s] 
[12/07 18:07:41   309s] *summary: 76 instances (buffers/inverters) removed
[12/07 18:07:41   309s] *** Finish deleteBufferTree (0:00:01.0) ***
[12/07 18:07:41   309s] *** Starting "NanoPlace(TM) placement v#1 (mem=641.8M)" ...
[12/07 18:07:41   309s] Options: clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[12/07 18:07:41   309s] **WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
[12/07 18:07:41   309s] Define the scan chains before using this option.
[12/07 18:07:41   309s] Type 'man ENCSP-9042' for more detail.
[12/07 18:07:41   309s] #std cell=8570 (0 fixed + 8570 movable) #block=0 (0 floating + 0 preplaced)
[12/07 18:07:41   309s] #ioInst=0 #net=8620 #term=29862 #term/net=3.46, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=5
[12/07 18:07:41   309s] stdCell: 8570 single + 0 double + 0 multi
[12/07 18:07:41   309s] Total standard cell length = 48.9645 (mm), area = 0.5553 (mm^2)
[12/07 18:07:41   309s] Core basic site is CoreSite
[12/07 18:07:41   309s] **Info: (ENCSP-307): Design contains fractional 1 cell.
[12/07 18:07:41   309s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/07 18:07:42   309s] Average module density = 0.696.
[12/07 18:07:42   309s] Density for the design = 0.696.
[12/07 18:07:42   309s]        = stdcell_area 60450 sites (555257 um^2) / alloc_area 86814 sites (797421 um^2).
[12/07 18:07:42   309s] Pin Density = 0.494.
[12/07 18:07:42   309s]             = total # of pins 29862 / total Instance area 60450.
[12/07 18:07:42   309s] Identified 7 spare or floating instances, with no clusters.
[12/07 18:07:42   309s] === lastAutoLevel = 8 
[12/07 18:07:42   309s] Clock gating cells determined by native netlist tracing.
[12/07 18:07:42   309s] Effort level <high> specified for reg2reg path_group
[12/07 18:07:43   309s] Iteration  1: Total net bbox = 1.468e-08 (6.26e-09 8.43e-09)
[12/07 18:07:43   309s]               Est.  stn bbox = 1.571e-08 (6.72e-09 8.99e-09)
[12/07 18:07:43   309s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 641.8M
[12/07 18:07:43   309s] Iteration  2: Total net bbox = 1.468e-08 (6.26e-09 8.43e-09)
[12/07 18:07:43   309s]               Est.  stn bbox = 1.571e-08 (6.72e-09 8.99e-09)
[12/07 18:07:43   309s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 641.8M
[12/07 18:07:43   310s] Iteration  3: Total net bbox = 3.042e+02 (1.53e+02 1.51e+02)
[12/07 18:07:43   310s]               Est.  stn bbox = 3.720e+02 (1.91e+02 1.81e+02)
[12/07 18:07:43   310s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 641.8M
[12/07 18:07:47   314s] Iteration  4: Total net bbox = 4.912e+05 (2.21e+05 2.70e+05)
[12/07 18:07:47   314s]               Est.  stn bbox = 6.093e+05 (2.66e+05 3.43e+05)
[12/07 18:07:47   314s]               cpu = 0:00:03.8 real = 0:00:04.0 mem = 641.8M
[12/07 18:07:50   317s] Iteration  5: Total net bbox = 5.703e+05 (2.66e+05 3.05e+05)
[12/07 18:07:50   317s]               Est.  stn bbox = 7.143e+05 (3.23e+05 3.92e+05)
[12/07 18:07:50   317s]               cpu = 0:00:03.2 real = 0:00:03.0 mem = 641.8M
[12/07 18:07:56   322s] Iteration  6: Total net bbox = 5.866e+05 (2.77e+05 3.10e+05)
[12/07 18:07:56   322s]               Est.  stn bbox = 7.386e+05 (3.39e+05 4.00e+05)
[12/07 18:07:56   322s]               cpu = 0:00:05.5 real = 0:00:06.0 mem = 619.1M
[12/07 18:07:56   322s] Congestion driven padding in post-place stage.
[12/07 18:07:56   322s] Congestion driven padding increases utilization from 0.696 to 0.950
[12/07 18:07:56   322s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 619.1M
[12/07 18:07:57   324s] Iteration  7: Total net bbox = 5.976e+05 (2.85e+05 3.13e+05)
[12/07 18:07:57   324s]               Est.  stn bbox = 7.504e+05 (3.47e+05 4.03e+05)
[12/07 18:07:57   324s]               cpu = 0:00:01.4 real = 0:00:01.0 mem = 621.1M
[12/07 18:07:57   324s] Iteration  8: Total net bbox = 5.976e+05 (2.85e+05 3.13e+05)
[12/07 18:07:57   324s]               Est.  stn bbox = 7.504e+05 (3.47e+05 4.03e+05)
[12/07 18:07:57   324s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 621.1M
[12/07 18:08:03   330s] Congestion driven padding in post-place stage.
[12/07 18:08:03   330s] Congestion driven padding increases utilization from 0.696 to 0.950
[12/07 18:08:03   330s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 621.1M
[12/07 18:08:05   331s] Iteration  9: Total net bbox = 5.944e+05 (2.82e+05 3.13e+05)
[12/07 18:08:05   331s]               Est.  stn bbox = 7.475e+05 (3.44e+05 4.04e+05)
[12/07 18:08:05   331s]               cpu = 0:00:07.3 real = 0:00:08.0 mem = 622.1M
[12/07 18:08:05   331s] Iteration 10: Total net bbox = 5.944e+05 (2.82e+05 3.13e+05)
[12/07 18:08:05   331s]               Est.  stn bbox = 7.475e+05 (3.44e+05 4.04e+05)
[12/07 18:08:05   331s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 622.1M
[12/07 18:08:14   341s] Iteration 11: Total net bbox = 6.088e+05 (2.90e+05 3.19e+05)
[12/07 18:08:14   341s]               Est.  stn bbox = 7.597e+05 (3.51e+05 4.08e+05)
[12/07 18:08:14   341s]               cpu = 0:00:09.6 real = 0:00:09.0 mem = 622.1M
[12/07 18:08:14   341s] Iteration 12: Total net bbox = 6.088e+05 (2.90e+05 3.19e+05)
[12/07 18:08:14   341s]               Est.  stn bbox = 7.597e+05 (3.51e+05 4.08e+05)
[12/07 18:08:14   341s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 622.1M
[12/07 18:08:14   341s] Iteration 13: Total net bbox = 6.088e+05 (2.90e+05 3.19e+05)
[12/07 18:08:14   341s]               Est.  stn bbox = 7.597e+05 (3.51e+05 4.08e+05)
[12/07 18:08:14   341s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 622.1M
[12/07 18:08:14   341s] *** cost = 6.088e+05 (2.90e+05 3.19e+05) (cpu for global=0:00:31.7) real=0:00:32.0***
[12/07 18:08:14   341s] Info: 0 clock gating cells identified, 0 (on average) moved
[12/07 18:08:14   341s] Core Placement runtime cpu: 0:00:31.3 real: 0:00:32.0
[12/07 18:08:14   341s] **WARN: (ENCSP-9025):	No scan chain specified/traced.
[12/07 18:08:14   341s] Type 'man ENCSP-9025' for more detail.
[12/07 18:08:14   341s] Core basic site is CoreSite
[12/07 18:08:14   341s] **Info: (ENCSP-307): Design contains fractional 1 cell.
[12/07 18:08:14   341s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/07 18:08:14   341s] *** Starting refinePlace (0:05:41 mem=622.1M) ***
[12/07 18:08:14   341s] Total net length = 6.088e+05 (2.898e+05 3.189e+05) (ext = 4.130e+03)
[12/07 18:08:14   341s] Starting refinePlace ...
[12/07 18:08:14   341s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/07 18:08:14   341s]   Spread Effort: high, pre-route mode, useDDP on.
[12/07 18:08:14   341s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=622.1MB) @(0:05:41 - 0:05:41).
[12/07 18:08:14   341s] Move report: preRPlace moves 8570 insts, mean move: 3.32 um, max move: 16.96 um
[12/07 18:08:14   341s] 	Max move on inst (U9887): (825.17, 662.04) --> (835.92, 668.25)
[12/07 18:08:14   341s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: nand2_1
[12/07 18:08:14   341s] wireLenOptFixPriorityInst 0 inst fixed
[12/07 18:08:14   341s] Placement tweakage begins.
[12/07 18:08:14   341s] wire length = 7.575e+05
[12/07 18:08:16   342s] wire length = 7.394e+05
[12/07 18:08:16   342s] Placement tweakage ends.
[12/07 18:08:16   342s] Move report: tweak moves 2413 insts, mean move: 9.36 um, max move: 70.47 um
[12/07 18:08:16   342s] 	Max move on inst (U10372): (302.13, 112.59) --> (304.56, 44.55)
[12/07 18:08:16   342s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.2, real=0:00:02.0, mem=622.1MB) @(0:05:41 - 0:05:43).
[12/07 18:08:16   342s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/07 18:08:16   342s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=622.1MB) @(0:05:43 - 0:05:43).
[12/07 18:08:16   342s] Move report: Detail placement moves 8570 insts, mean move: 5.48 um, max move: 68.52 um
[12/07 18:08:16   342s] 	Max move on inst (U7864): (417.42, 475.53) --> (417.96, 543.51)
[12/07 18:08:16   342s] 	Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 622.1MB
[12/07 18:08:16   342s] Statistics of distance of Instance movement in refine placement:
[12/07 18:08:16   342s]   maximum (X+Y) =        68.52 um
[12/07 18:08:16   342s]   inst (U7864) with max move: (417.415, 475.534) -> (417.96, 543.51)
[12/07 18:08:16   342s]   mean    (X+Y) =         5.48 um
[12/07 18:08:16   342s] Total instances flipped for WireLenOpt: 334
[12/07 18:08:16   342s] Summary Report:
[12/07 18:08:16   342s] Instances move: 8570 (out of 8570 movable)
[12/07 18:08:16   342s] Mean displacement: 5.48 um
[12/07 18:08:16   342s] Max displacement: 68.52 um (Instance: U7864) (417.415, 475.534) -> (417.96, 543.51)
[12/07 18:08:16   342s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: nor2_1
[12/07 18:08:16   342s] Total instances moved : 8570
[12/07 18:08:16   342s] Total net length = 6.042e+05 (2.808e+05 3.235e+05) (ext = 4.160e+03)
[12/07 18:08:16   342s] Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 622.1MB
[12/07 18:08:16   342s] [CPU] RefinePlace/total (cpu=0:00:01.5, real=0:00:02.0, mem=622.1MB) @(0:05:41 - 0:05:43).
[12/07 18:08:16   342s] *** Finished refinePlace (0:05:43 mem=622.1M) ***
[12/07 18:08:16   342s] Total net length = 6.032e+05 (2.798e+05 3.235e+05) (ext = 4.151e+03)
[12/07 18:08:16   342s] *** End of Placement (cpu=0:00:33.2, real=0:00:35.0, mem=622.1M) ***
[12/07 18:08:16   342s] Core basic site is CoreSite
[12/07 18:08:16   342s] **Info: (ENCSP-307): Design contains fractional 1 cell.
[12/07 18:08:16   342s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/07 18:08:16   342s] default core: bins with density >  0.75 = 29.7 % ( 19 / 64 )
[12/07 18:08:16   342s] Density distribution unevenness ratio = 4.325%
[12/07 18:08:16   342s] Starting IO pin assignment...
[12/07 18:08:16   342s] Completed IO pin assignment.
[12/07 18:08:16   342s] Starting congestion repair ...
[12/07 18:08:16   342s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[12/07 18:08:16   342s] *** Starting trialRoute (mem=622.1M) ***
[12/07 18:08:16   342s] 
[12/07 18:08:16   342s] There are 0 guide points passed to trialRoute for fixed pins.
[12/07 18:08:16   342s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[12/07 18:08:16   342s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[12/07 18:08:16   342s] Options:  -noPinGuide
[12/07 18:08:16   342s] 
[12/07 18:08:16   342s] routingBox: (0 0) (922410 905040)
[12/07 18:08:16   342s] coreBox:    (10530 10530) (912420 895050)
[12/07 18:08:16   342s] Number of multi-gpin terms=3113, multi-gpins=6988, moved blk term=0/0
[12/07 18:08:16   342s] 
[12/07 18:08:16   342s] Phase 1a route (0:00:00.1 622.1M):
[12/07 18:08:16   342s] Est net length = 7.098e+05um = 3.444e+05H + 3.654e+05V
[12/07 18:08:16   342s] Usage: (19.0%H 25.7%V) = (3.893e+05um 6.597e+05um) = (95753 58175)
[12/07 18:08:16   342s] Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
[12/07 18:08:16   342s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/07 18:08:16   342s] 
[12/07 18:08:16   342s] Phase 1b route (0:00:00.0 623.1M):
[12/07 18:08:16   342s] Usage: (18.9%H 25.7%V) = (3.885e+05um 6.597e+05um) = (95564 58175)
[12/07 18:08:16   342s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/07 18:08:16   342s] 
[12/07 18:08:16   343s] Phase 1c route (0:00:00.1 623.1M):
[12/07 18:08:16   343s] Usage: (18.9%H 25.7%V) = (3.878e+05um 6.592e+05um) = (95387 58129)
[12/07 18:08:16   343s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/07 18:08:16   343s] 
[12/07 18:08:16   343s] Phase 1d route (0:00:00.0 623.1M):
[12/07 18:08:16   343s] Usage: (18.9%H 25.7%V) = (3.878e+05um 6.592e+05um) = (95387 58129)
[12/07 18:08:16   343s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/07 18:08:16   343s] 
[12/07 18:08:16   343s] Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.1 623.1M)

[12/07 18:08:16   343s] 
[12/07 18:08:16   343s] Phase 1e route (0:00:00.1 623.1M):
[12/07 18:08:16   343s] Usage: (18.9%H 25.7%V) = (3.878e+05um 6.592e+05um) = (95387 58129)
[12/07 18:08:16   343s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/07 18:08:16   343s] 
[12/07 18:08:16   343s] Overflow: 0.00% H + 0.00% V (0:00:00.1 623.1M)

[12/07 18:08:16   343s] Usage: (18.9%H 25.7%V) = (3.878e+05um 6.592e+05um) = (95387 58129)
[12/07 18:08:16   343s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/07 18:08:16   343s] 
[12/07 18:08:16   343s] Congestion distribution:
[12/07 18:08:16   343s] 
[12/07 18:08:16   343s] Remain	cntH		cntV
[12/07 18:08:16   343s] --------------------------------------
[12/07 18:08:16   343s] --------------------------------------
[12/07 18:08:16   343s]   2:	0	 0.00%	4	 0.02%
[12/07 18:08:16   343s]   3:	0	 0.00%	46	 0.25%
[12/07 18:08:16   343s]   4:	0	 0.00%	415	 2.24%
[12/07 18:08:16   343s]   5:	18532	100.00%	18067	97.49%
[12/07 18:08:16   343s] 
[12/07 18:08:16   343s] Global route (cpu=0.2s real=0.2s 623.1M)
[12/07 18:08:16   343s] 
[12/07 18:08:16   343s] 
[12/07 18:08:16   343s] *** After '-updateRemainTrks' operation: 
[12/07 18:08:16   343s] 
[12/07 18:08:16   343s] Usage: (19.7%H 27.7%V) = (4.044e+05um 7.126e+05um) = (99457 62840)
[12/07 18:08:16   343s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/07 18:08:16   343s] 
[12/07 18:08:16   343s] Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.3 631.1M)

[12/07 18:08:16   343s] 
[12/07 18:08:16   343s] Congestion distribution:
[12/07 18:08:16   343s] 
[12/07 18:08:16   343s] Remain	cntH		cntV
[12/07 18:08:16   343s] --------------------------------------
[12/07 18:08:16   343s] --------------------------------------
[12/07 18:08:16   343s]   0:	0	 0.00%	1	 0.01%
[12/07 18:08:16   343s]   1:	0	 0.00%	7	 0.04%
[12/07 18:08:16   343s]   2:	0	 0.00%	53	 0.29%
[12/07 18:08:16   343s]   3:	0	 0.00%	213	 1.15%
[12/07 18:08:16   343s]   4:	0	 0.00%	589	 3.18%
[12/07 18:08:16   343s]   5:	18532	100.00%	17669	95.34%
[12/07 18:08:16   343s] 
[12/07 18:08:16   343s] 
[12/07 18:08:16   343s] *** Completed Phase 1 route (0:00:00.6 631.1M) ***
[12/07 18:08:16   343s] 
[12/07 18:08:17   343s] 
[12/07 18:08:17   343s] Total length: 7.362e+05um, number of vias: 66722
[12/07 18:08:17   343s] M1(H) length: 0.000e+00um, number of vias: 29859
[12/07 18:08:17   343s] M2(V) length: 1.721e+05um, number of vias: 26886
[12/07 18:08:17   343s] M3(H) length: 3.266e+05um, number of vias: 9591
[12/07 18:08:17   343s] M4(V) length: 2.174e+05um, number of vias: 309
[12/07 18:08:17   343s] M5(H) length: 1.700e+04um, number of vias: 77
[12/07 18:08:17   343s] M6(V) length: 3.039e+03um
[12/07 18:08:17   343s] *** Completed Phase 2 route (0:00:00.4 631.1M) ***
[12/07 18:08:17   343s] 
[12/07 18:08:17   343s] *** Finished all Phases (cpu=0:00:01.1 mem=631.1M) ***
[12/07 18:08:17   343s] dbSprFixZeroViaCodes runtime= 0:00:00.0
[12/07 18:08:17   343s] Peak Memory Usage was 631.1M 
[12/07 18:08:17   343s] TrialRoute+GlbRouteEst total runtime= +0:00:01.1 = 0:00:01.2
[12/07 18:08:17   343s]   TrialRoute full (called once) runtime= 0:00:01.1
[12/07 18:08:17   343s]   GlbRouteEst (called 2x) runtime= 0:00:00.1
[12/07 18:08:17   343s] *** Finished trialRoute (cpu=0:00:01.1 mem=631.1M) ***
[12/07 18:08:17   343s] 
[12/07 18:08:17   343s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/07 18:08:17   343s] 
[12/07 18:08:17   343s] ** np local hotspot detection info verbose **
[12/07 18:08:17   343s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[12/07 18:08:17   343s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[12/07 18:08:17   343s] 
[12/07 18:08:17   343s] describeCongestion: hCong = 0.00 vCong = 0.00
[12/07 18:08:17   343s] Trial Route Overflow 0.000000(H) 0.000000(V).
[12/07 18:08:17   343s] Start repairing congestion with level 1.
[12/07 18:08:17   343s] Skipped repairing congestion.
[12/07 18:08:17   343s] End of congRepair (cpu=0:00:01.1, real=0:00:01.0)
[12/07 18:08:17   343s] *** Finishing placeDesign default flow ***
[12/07 18:08:17   343s] **placeDesign ... cpu = 0: 0:35, real = 0: 0:37, mem = 631.1M **
[12/07 18:08:17   343s] 
[12/07 18:08:17   343s] *** Summary of all messages that are not suppressed in this session:
[12/07 18:08:17   343s] Severity  ID               Count  Summary                                  
[12/07 18:08:17   343s] WARNING   ENCESI-2013      29920  The power rail of instance %s term %s ha...
[12/07 18:08:17   343s] WARNING   ENCSP-9513           1  Timing constraint file does not exist    
[12/07 18:08:17   343s] WARNING   ENCSP-9514           1  Non-TimingDriven placement will be perfo...
[12/07 18:08:17   343s] WARNING   ENCSP-9025           1  No scan chain specified/traced.          
[12/07 18:08:17   343s] WARNING   ENCSP-9042           1  Scan chains were not defined, -ignoreSca...
[12/07 18:08:17   343s] *** Message Summary: 29924 warning(s), 0 error(s)
[12/07 18:08:17   343s] 
[12/07 18:23:36   433s] child process exited abnormally
[12/07 18:25:54   447s] <CMD> createClockTreeSpec -bufferList {buf_1 buf_2 buf_4 cd_12 cd_16 cd_8 inv_1 inv_2 inv_4} -file Clock.ctstch
[12/07 18:25:54   447s] **WARN: (ENCCK-1100):	Command createClockTreeSpec is no longer supported when CTS engine is not ck. You can use command setCTSMode with option -engine to set CTS engine.
[12/07 18:25:54   447s] **ERROR: (ENCCK-7120):	Both setup and hold anlaysis view are not available. You must specify analysis views
[12/07 18:25:54   447s] 
[12/07 18:27:05   454s] <CMD> specifyClockTree -clkfile Clock.ctstch
[12/07 18:27:05   454s] **WARN: (ENCTCM-77):	Option "-clkfile" for command specifyClockTree is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/07 18:27:05   454s] **ERROR: (ENCCK-7120):	Both setup and hold anlaysis view are not available. You must specify analysis views
[12/07 18:27:05   454s] 
[12/07 18:27:36   457s] <CMD> setCTSMode -routeGuide true -routeClkNet true
[12/07 18:27:50   458s] <CMD> clockDesign -outDir Clock_reports
[12/07 18:27:50   458s] -engine auto                            # enums={ck ccopt auto ccopt_from_edi_spec}, default=auto
[12/07 18:27:50   458s] **WARN: (ENCCK-9000):	Option -outDir is partially supported when setCTSMode -engine is not ck.
[12/07 18:27:50   458s] <clockDesign CMD> create_ccopt_clock_tree_spec
[12/07 18:27:50   458s] Creating clock tree spec for modes (timing configs):
[12/07 18:27:50   458s] **ERROR: (ENCCK-9000):	
[12/07 18:27:50   458s] *** Summary of all messages that are not suppressed in this session:
[12/07 18:27:50   458s] Severity  ID               Count  Summary                                  
[12/07 18:27:50   458s] ERROR     ENCCK-9000           2  %s                                       
[12/07 18:27:50   458s] *** Message Summary: 0 warning(s), 2 error(s)
[12/07 18:27:50   458s] 
[12/07 18:28:32   462s] <CMD> setOptMode -simplifyNetlist false
[12/07 18:28:44   464s] <CMD> clearClockDomains
[12/07 18:28:44   464s] **WARN: (ENCSYC-6123):	The clearClockDomains command is obsolete - support for this command will 
[12/07 18:28:44   464s]  be discontinued in a future release of the software. You should update your scripts to be 
[12/07 18:28:44   464s]  compatible with the path group based flow - refer to the reset_path_group command. 
[12/07 18:28:44   464s]  In this release, the clearClockDomains command will be translated to the equivalent commands 
[12/07 18:28:44   464s]  for the path group flow. You may also set 'setAnalysisMode -honorClockDomains true' for backward 
[12/07 18:28:44   464s]  compatibility with previous releases.
[12/07 18:29:05   466s] <CMD> optDesign -postCTS -outDir Clock_reports/PostCTS
[12/07 18:29:05   466s] Core basic site is CoreSite
[12/07 18:29:05   466s] **Info: (ENCSP-307): Design contains fractional 1 cell.
[12/07 18:29:05   466s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/07 18:29:05   466s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:05   466s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:05   466s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:05   466s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:05   466s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:05   466s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:05   466s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:05   466s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:05   466s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/include/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:05   466s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/include/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:05   466s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/include/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:05   466s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/include/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:05   466s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/include/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:05   466s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/include/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:05   466s] **WARN: (ENCOPT-3000):	Buffer footprint is not defined or is an invalid buffer footprint.
[12/07 18:29:05   466s] Type 'man ENCOPT-3000' for more detail.
[12/07 18:29:05   466s] **WARN: (ENCOPT-3001):	Inverter footprint is not defined or is an invalid inverter footprint.
[12/07 18:29:05   466s] Type 'man ENCOPT-3001' for more detail.
[12/07 18:29:05   466s] **Info: (ENCSP-307): Design contains fractional 1 cell.
[12/07 18:29:05   466s] GigaOpt running with 1 threads.
[12/07 18:29:05   466s] Updating RC grid for preRoute extraction ...
[12/07 18:29:05   466s] Footprints are not consistent. Synthesis initialization failed
[12/07 18:29:05   466s] **WARN: (ENCTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
[12/07 18:29:05   466s] Type 'man ENCTS-403' for more detail.
[12/07 18:29:05   466s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/op/opUtil.c:6557:update]: Assert "powerView != tocDefaultView"
[12/07 18:29:05   466s] **WARN: (ENCOPT-3638):	Cell xor2_2 is not defined in any timing analysis view. This cell will be marked dont_use.
[12/07 18:29:05   466s] Type 'man ENCOPT-3638' for more detail.
[12/07 18:29:05   466s] **WARN: (ENCOPT-3638):	Cell xor2_1 is not defined in any timing analysis view. This cell will be marked dont_use.
[12/07 18:29:05   466s] Type 'man ENCOPT-3638' for more detail.
[12/07 18:29:05   466s] **WARN: (ENCOPT-3638):	Cell xnor2_2 is not defined in any timing analysis view. This cell will be marked dont_use.
[12/07 18:29:05   466s] Type 'man ENCOPT-3638' for more detail.
[12/07 18:29:05   466s] **WARN: (ENCOPT-3638):	Cell xnor2_1 is not defined in any timing analysis view. This cell will be marked dont_use.
[12/07 18:29:05   466s] Type 'man ENCOPT-3638' for more detail.
[12/07 18:29:05   466s] **WARN: (ENCOPT-3638):	Cell or4_4 is not defined in any timing analysis view. This cell will be marked dont_use.
[12/07 18:29:05   466s] Type 'man ENCOPT-3638' for more detail.
[12/07 18:29:05   466s] **WARN: (ENCOPT-3638):	Cell or4_2 is not defined in any timing analysis view. This cell will be marked dont_use.
[12/07 18:29:05   466s] Type 'man ENCOPT-3638' for more detail.
[12/07 18:29:05   466s] **WARN: (ENCOPT-3638):	Cell or4_1 is not defined in any timing analysis view. This cell will be marked dont_use.
[12/07 18:29:05   466s] Type 'man ENCOPT-3638' for more detail.
[12/07 18:29:05   466s] **WARN: (ENCOPT-3638):	Cell or3_4 is not defined in any timing analysis view. This cell will be marked dont_use.
[12/07 18:29:05   466s] Type 'man ENCOPT-3638' for more detail.
[12/07 18:29:05   466s] **WARN: (ENCOPT-3638):	Cell or3_2 is not defined in any timing analysis view. This cell will be marked dont_use.
[12/07 18:29:05   466s] Type 'man ENCOPT-3638' for more detail.
[12/07 18:29:05   466s] **WARN: (ENCOPT-3638):	Cell or3_1 is not defined in any timing analysis view. This cell will be marked dont_use.
[12/07 18:29:05   466s] Type 'man ENCOPT-3638' for more detail.
[12/07 18:29:05   466s] **WARN: (ENCOPT-3638):	Cell or2_4 is not defined in any timing analysis view. This cell will be marked dont_use.
[12/07 18:29:05   466s] Type 'man ENCOPT-3638' for more detail.
[12/07 18:29:05   466s] **WARN: (ENCOPT-3638):	Cell or2_2 is not defined in any timing analysis view. This cell will be marked dont_use.
[12/07 18:29:05   466s] Type 'man ENCOPT-3638' for more detail.
[12/07 18:29:05   466s] **WARN: (ENCOPT-3638):	Cell or2_1 is not defined in any timing analysis view. This cell will be marked dont_use.
[12/07 18:29:05   466s] Type 'man ENCOPT-3638' for more detail.
[12/07 18:29:05   466s] **WARN: (ENCOPT-3638):	Cell not_ab_or_c_or_d is not defined in any timing analysis view. This cell will be marked dont_use.
[12/07 18:29:05   466s] Type 'man ENCOPT-3638' for more detail.
[12/07 18:29:05   466s] **WARN: (ENCOPT-3638):	Cell nor4_4 is not defined in any timing analysis view. This cell will be marked dont_use.
[12/07 18:29:05   466s] Type 'man ENCOPT-3638' for more detail.
[12/07 18:29:05   466s] **WARN: (ENCOPT-3638):	Cell nor4_2 is not defined in any timing analysis view. This cell will be marked dont_use.
[12/07 18:29:05   466s] Type 'man ENCOPT-3638' for more detail.
[12/07 18:29:05   466s] **WARN: (ENCOPT-3638):	Cell nor4_1 is not defined in any timing analysis view. This cell will be marked dont_use.
[12/07 18:29:05   466s] Type 'man ENCOPT-3638' for more detail.
[12/07 18:29:05   466s] **WARN: (ENCOPT-3638):	Cell nor3_4 is not defined in any timing analysis view. This cell will be marked dont_use.
[12/07 18:29:05   466s] Type 'man ENCOPT-3638' for more detail.
[12/07 18:29:05   466s] **WARN: (ENCOPT-3638):	Cell nor3_2 is not defined in any timing analysis view. This cell will be marked dont_use.
[12/07 18:29:05   466s] Type 'man ENCOPT-3638' for more detail.
[12/07 18:29:05   466s] **WARN: (ENCOPT-3638):	Cell nor3_1 is not defined in any timing analysis view. This cell will be marked dont_use.
[12/07 18:29:05   466s] Type 'man ENCOPT-3638' for more detail.
[12/07 18:29:05   466s] **WARN: (EMS-63):	Message <ENCOPT-3638> has exceeded the default message display limit of 20.
[12/07 18:29:05   466s] To avoid this warning, increase the display limit per unique message by
[12/07 18:29:05   466s] using the set_message -limit <number> command.
[12/07 18:29:05   466s] The message limit can be removed by using the set_message -no_limit command.
[12/07 18:29:05   466s] Note that setting a very large number using the set_message -limit command
[12/07 18:29:05   466s] or removing the message limit using the set_message -no_limit command can
[12/07 18:29:05   466s] significantly increase the log file size.
[12/07 18:29:05   466s] To suppress a message, use the set_message -suppress command.
[12/07 18:29:05   466s] Total number of combinational cells: 0
[12/07 18:29:05   466s] Total number of sequential cells: 0
[12/07 18:29:05   466s] Total number of tristate cells: 0
[12/07 18:29:05   466s] Total number of level shifter cells: 0
[12/07 18:29:05   466s] Total number of power gating cells: 0
[12/07 18:29:05   466s] Total number of isolation cells: 0
[12/07 18:29:05   466s] Total number of power switch cells: 0
[12/07 18:29:05   466s] Total number of pulse generator cells: 0
[12/07 18:29:05   466s] Total number of always on buffers: 0
[12/07 18:29:05   466s] Total number of retention cells: 0
[12/07 18:29:05   466s] List of usable buffers:
[12/07 18:29:05   466s] Total number of usable buffers: 0
[12/07 18:29:05   466s] List of unusable buffers:
[12/07 18:29:05   466s] Total number of unusable buffers: 0
[12/07 18:29:05   466s] List of usable inverters:
[12/07 18:29:05   466s] Total number of usable inverters: 0
[12/07 18:29:05   466s] List of unusable inverters:
[12/07 18:29:05   466s] Total number of unusable inverters: 0
[12/07 18:29:05   466s] List of identified usable delay cells:
[12/07 18:29:05   466s] Total number of identified usable delay cells: 0
[12/07 18:29:05   466s] List of identified unusable delay cells:
[12/07 18:29:05   466s] Total number of identified unusable delay cells: 0
[12/07 18:29:05   466s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[12/07 18:29:05   466s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/op/opUtil.c:6568:update]: Assert "powerViewTlc"
[12/07 18:29:05   466s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:05   466s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:05   466s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:05   466s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:05   466s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:05   466s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:05   466s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:05   466s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:05   466s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/include/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:05   466s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/include/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:05   466s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/include/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:05   466s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/include/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:05   466s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/include/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:05   466s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/include/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:05   466s] **WARN: (ENCOPT-3000):	Buffer footprint is not defined or is an invalid buffer footprint.
[12/07 18:29:05   466s] Type 'man ENCOPT-3000' for more detail.
[12/07 18:29:05   466s] **WARN: (ENCOPT-3001):	Inverter footprint is not defined or is an invalid inverter footprint.
[12/07 18:29:05   466s] Type 'man ENCOPT-3001' for more detail.
[12/07 18:29:06   466s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/op/opUtil.c:6557:update]: Assert "powerView != tocDefaultView"
[12/07 18:29:06   466s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/op/opUtil.c:6568:update]: Assert "powerViewTlc"
[12/07 18:29:06   466s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 631.4M, totSessionCpu=0:07:46 **
[12/07 18:29:06   466s] Added -handlePreroute to trialRouteMode
[12/07 18:29:06   466s] *** optDesign -postCTS ***
[12/07 18:29:06   466s] DRC Margin: user margin 0.0; extra margin 0.2
[12/07 18:29:06   466s] Hold Target Slack: user slack 0
[12/07 18:29:06   466s] Setup Target Slack: user slack 0; extra slack 0.1
[12/07 18:29:06   466s] Multi-VT timing optimization disabled based on library information.
[12/07 18:29:06   466s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:06   466s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:06   466s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:06   466s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:06   466s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:06   466s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:06   466s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:06   466s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:06   466s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/include/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:06   466s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/include/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:06   466s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/include/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:06   466s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/include/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:06   466s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/include/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:06   466s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/include/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:06   466s] **WARN: (ENCOPT-3000):	Buffer footprint is not defined or is an invalid buffer footprint.
[12/07 18:29:06   466s] Type 'man ENCOPT-3000' for more detail.
[12/07 18:29:06   466s] **WARN: (ENCOPT-3001):	Inverter footprint is not defined or is an invalid inverter footprint.
[12/07 18:29:06   466s] Type 'man ENCOPT-3001' for more detail.
[12/07 18:29:06   466s] **ERROR: (ENCOPT-600):	No usable buffer and inverter has been found. At least one of them have to.
[12/07 18:29:06   466s] Type 'man ENCOPT-600' for more detail.
[12/07 18:29:06   466s] *** Starting trialRoute (mem=631.4M) ***
[12/07 18:29:06   466s] 
[12/07 18:29:06   466s] There are 0 guide points passed to trialRoute for fixed pins.
[12/07 18:29:06   466s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[12/07 18:29:06   466s] Start to check current routing status for nets...
[12/07 18:29:06   466s] All nets are already routed correctly.
[12/07 18:29:06   466s] TrialRoute+GlbRouteEst total runtime= +0:00:00.1 = 0:00:01.2
[12/07 18:29:06   466s]   TrialRoute full (called once) runtime= 0:00:01.1
[12/07 18:29:06   466s]   TrialRoute check only (called once) runtime= 0:00:00.1
[12/07 18:29:06   466s]   GlbRouteEst (called 2x) runtime= 0:00:00.1
[12/07 18:29:06   466s] *** Finishing trialRoute (mem=631.4M) ***
[12/07 18:29:06   466s] 
[12/07 18:29:06   466s] Extraction called for design 'system_top' of instances=8570 and nets=8650 using extraction engine 'preRoute' .
[12/07 18:29:06   466s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/07 18:29:06   466s] Type 'man ENCEXT-3530' for more detail.
[12/07 18:29:06   466s] PreRoute RC Extraction called for design system_top.
[12/07 18:29:06   466s] **WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
[12/07 18:29:06   466s] RCMode: PreRoute
[12/07 18:29:06   466s] Capacitance Scaling Factor   : 1.00000
[12/07 18:29:06   466s] Resistance Scaling Factor    : 1.00000
[12/07 18:29:06   466s] Clock Cap Scaling Factor    : 1.00000
[12/07 18:29:06   466s] Clock Res Scaling Factor     : 1.00000
[12/07 18:29:06   466s] Shrink Factor                : 1.00000
[12/07 18:29:06   466s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/07 18:29:06   466s] Updating RC grid for preRoute extraction ...
[12/07 18:29:06   466s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 631.387M)
[12/07 18:29:06   466s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:06   466s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:06   466s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:06   466s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:06   466s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:06   466s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:06   466s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:06   466s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:06   466s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/include/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:06   466s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/include/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:06   466s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/include/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:06   466s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/include/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:06   466s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/include/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:06   466s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/include/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:06   466s] **WARN: (ENCOPT-3000):	Buffer footprint is not defined or is an invalid buffer footprint.
[12/07 18:29:06   466s] Type 'man ENCOPT-3000' for more detail.
[12/07 18:29:06   466s] **WARN: (ENCOPT-3001):	Inverter footprint is not defined or is an invalid inverter footprint.
[12/07 18:29:06   466s] Type 'man ENCOPT-3001' for more detail.
[12/07 18:29:06   466s] *info: There are 6 candidate Buffer cells
[12/07 18:29:06   466s] *info: There are 3 candidate Inverter cells
[12/07 18:29:06   466s] #################################################################################
[12/07 18:29:06   466s] # Design Stage: PreRoute
[12/07 18:29:06   466s] # Design Mode: 90nm
[12/07 18:29:06   466s] # Analysis Mode: non-MMMC non-OCV
[12/07 18:29:06   466s] # Extraction Mode: default
[12/07 18:29:06   466s] # Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
[12/07 18:29:06   466s] # Switching Delay Calculation Engine to AAE
[12/07 18:29:06   466s] #################################################################################
[12/07 18:29:06   466s] AAE_INFO: 1 threads acquired from CTE.
[12/07 18:29:06   466s] Calculate delays in BcWc mode...
[12/07 18:29:06   466s] Topological Sorting (CPU = 0:00:00.0, MEM = 678.4M, InitMEM = 677.1M)
[12/07 18:29:06   466s] **WARN: (ENCESI-2013):	The power rail of instance CORTEXM0DS_INST/u_logic/L8m2z4_reg term ck has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[12/07 18:29:06   466s] **WARN: (ENCESI-2013):	The power rail of instance CORTEXM0DS_INST/u_logic/L8m2z4_reg term ck has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[12/07 18:29:06   466s] **WARN: (ENCESI-2013):	The power rail of instance CORTEXM0DS_INST/u_logic/D4a3z4_reg term ck has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[12/07 18:29:06   466s] **WARN: (ENCESI-2013):	The power rail of instance CORTEXM0DS_INST/u_logic/Gdo2z4_reg term ck has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[12/07 18:29:06   466s] **WARN: (ENCESI-2013):	The power rail of instance CORTEXM0DS_INST/u_logic/U5a3z4_reg term ck has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[12/07 18:29:06   466s] **WARN: (ENCESI-2013):	The power rail of instance CORTEXM0DS_INST/u_logic/L7a3z4_reg term ck has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[12/07 18:29:06   466s] **WARN: (ENCESI-2013):	The power rail of instance CORTEXM0DS_INST/u_logic/Nfb3z4_reg term ck has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[12/07 18:29:06   466s] **WARN: (ENCESI-2013):	The power rail of instance CORTEXM0DS_INST/u_logic/Gha3z4_reg term ck has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[12/07 18:29:06   466s] **WARN: (ENCESI-2013):	The power rail of instance CORTEXM0DS_INST/u_logic/Taa3z4_reg term ck has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[12/07 18:29:06   466s] **WARN: (ENCESI-2013):	The power rail of instance CORTEXM0DS_INST/u_logic/Mka3z4_reg term ck has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[12/07 18:29:06   466s] **WARN: (ENCESI-2013):	The power rail of instance CORTEXM0DS_INST/u_logic/Qfa3z4_reg term ck has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[12/07 18:29:06   466s] **WARN: (ENCESI-2013):	The power rail of instance CORTEXM0DS_INST/u_logic/J7b3z4_reg term ck has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[12/07 18:29:06   466s] **WARN: (ENCESI-2013):	The power rail of instance CORTEXM0DS_INST/u_logic/Wia3z4_reg term ck has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[12/07 18:29:06   466s] **WARN: (ENCESI-2013):	The power rail of instance CORTEXM0DS_INST/u_logic/Aea3z4_reg term ck has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[12/07 18:29:06   466s] **WARN: (ENCESI-2013):	The power rail of instance CORTEXM0DS_INST/u_logic/W3f3z4_reg term ck has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[12/07 18:29:06   466s] **WARN: (ENCESI-2013):	The power rail of instance CORTEXM0DS_INST/u_logic/Xyn2z4_reg term ck has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[12/07 18:29:06   466s] **WARN: (ENCESI-2013):	The power rail of instance CORTEXM0DS_INST/u_logic/T5g3z4_reg term ck has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[12/07 18:29:06   466s] **WARN: (ENCESI-2013):	The power rail of instance CORTEXM0DS_INST/u_logic/Bge3z4_reg term ck has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[12/07 18:29:06   466s] **WARN: (ENCESI-2013):	The power rail of instance CORTEXM0DS_INST/u_logic/C9a3z4_reg term ck has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[12/07 18:29:06   466s] **WARN: (ENCESI-2013):	The power rail of instance CORTEXM0DS_INST/u_logic/Cma3z4_reg term ck has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[12/07 18:29:06   466s] **WARN: (ENCEXT-2882):	Unable to find resistance for via 'M2_M1' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
[12/07 18:29:06   466s] **WARN: (ENCEXT-2882):	Unable to find resistance for via 'M3_M2' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
[12/07 18:29:06   466s] **WARN: (ENCEXT-2882):	Unable to find resistance for via 'M4_M3' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
[12/07 18:29:06   466s] **WARN: (ENCEXT-2882):	Unable to find resistance for via 'M5_M4' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
[12/07 18:29:06   466s] **WARN: (ENCEXT-2882):	Unable to find resistance for via 'M6_M5' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
[12/07 18:29:07   467s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 18:29:07   467s] AAE_THRD: End delay calculation. (MEM=728.605 CPU=0:00:00.7 REAL=0:00:01.0)
[12/07 18:29:07   467s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 728.6M) ***
[12/07 18:29:08   469s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 18:29:08   469s] AAE_THRD: End delay calculation. (MEM=730.785 CPU=0:00:00.7 REAL=0:00:00.0)
[12/07 18:29:08   469s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.000  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    0    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     18 (18)      |  -10.065   |     18 (18)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     17 (17)      |   -2065    |     17 (17)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.632%
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:02, mem = 692.6M, totSessionCpu=0:07:49 **
[12/07 18:29:08   469s] ** INFO : this run is activating placeOpt flow focusing on WNS only...
[12/07 18:29:08   469s] **Info: (ENCSP-307): Design contains fractional 1 cell.
[12/07 18:29:08   469s] *** Starting optimizing excluded clock nets MEM= 692.6M) ***
[12/07 18:29:08   469s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 692.6M) ***
[12/07 18:29:08   469s] *** Starting optimizing excluded clock nets MEM= 692.6M) ***
[12/07 18:29:08   469s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 692.6M) ***
[12/07 18:29:08   469s] Begin: GigaOpt Global Optimization
[12/07 18:29:08   469s] **Info: (ENCSP-307): Design contains fractional 1 cell.
[12/07 18:29:08   469s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/ls/lsInit.c:2172:lsiInitFootPrintForSynthesis]: Assert "lsInvFootPrint() || lsBufferFootPrint()"
[12/07 18:29:10   470s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[12/07 18:29:10   470s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[12/07 18:29:10   470s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[12/07 18:29:10   470s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[12/07 18:29:10   470s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[12/07 18:29:10   470s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[12/07 18:29:10   470s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[12/07 18:29:10   470s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[12/07 18:29:10   470s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[12/07 18:29:10   470s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[12/07 18:29:10   470s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[12/07 18:29:10   470s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[12/07 18:29:10   470s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[12/07 18:29:10   470s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[12/07 18:29:10   470s] *info: 2 special nets excluded.
[12/07 18:29:10   470s] *info: 50 no-driver nets excluded.
[12/07 18:29:10   471s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[12/07 18:29:10   471s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[12/07 18:29:10   471s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[12/07 18:29:10   471s] +--------+--------+----------+------------+--------+------------------+---------+----------------------------------------------------+
[12/07 18:29:10   471s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |    Worst View    |Pathgroup|                     End Point                      |
[12/07 18:29:10   471s] +--------+--------+----------+------------+--------+------------------+---------+----------------------------------------------------+
[12/07 18:29:10   471s] |   0.000|   0.000|    69.63%|   0:00:00.0|  800.0M|default_view_setup|       NA| NA                                                 |
[12/07 18:29:10   471s] +--------+--------+----------+------------+--------+------------------+---------+----------------------------------------------------+
[12/07 18:29:10   471s] 
[12/07 18:29:10   471s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=800.0M) ***
[12/07 18:29:10   471s] 
[12/07 18:29:10   471s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=800.0M) ***
[12/07 18:29:10   471s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[12/07 18:29:10   471s] End: GigaOpt Global Optimization
[12/07 18:29:10   471s] 
------------------------------------------------------------
     Summary (cpu=0.03min real=0.03min mem=702.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.000  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    0    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     18 (18)      |  -10.065   |     18 (18)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     17 (17)      |   -2065    |     17 (17)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.632%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:04, mem = 702.6M, totSessionCpu=0:07:51 **
[12/07 18:29:10   471s] Begin: Area Reclaim Optimization
[12/07 18:29:10   471s] **Info: (ENCSP-307): Design contains fractional 1 cell.
[12/07 18:29:10   471s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/ls/lsInit.c:2172:lsiInitFootPrintForSynthesis]: Assert "lsInvFootPrint() || lsBufferFootPrint()"
[12/07 18:29:11   472s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 69.63
[12/07 18:29:11   472s] +----------+---------+--------+--------+------------+--------+
[12/07 18:29:11   472s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/07 18:29:11   472s] +----------+---------+--------+--------+------------+--------+
[12/07 18:29:11   472s] |    69.63%|        -|   0.100|   0.000|   0:00:00.0|  800.0M|
[12/07 18:29:12   472s] |    69.63%|        1|   0.100|   0.000|   0:00:01.0|  802.8M|
[12/07 18:29:12   472s] |    69.63%|        0|   0.100|   0.000|   0:00:00.0|  802.8M|
[12/07 18:29:12   473s] |    69.63%|        0|   0.100|   0.000|   0:00:00.0|  802.8M|
[12/07 18:29:12   473s] |    69.63%|        0|   0.100|   0.000|   0:00:00.0|  802.8M|
[12/07 18:29:12   473s] +----------+---------+--------+--------+------------+--------+
[12/07 18:29:12   473s] Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 69.63
[12/07 18:29:12   473s] 
[12/07 18:29:12   473s] ** Summary: Restruct = 1 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[12/07 18:29:12   473s] --------------------------------------------------------------
[12/07 18:29:12   473s] |                                   | Total     | Sequential |
[12/07 18:29:12   473s] --------------------------------------------------------------
[12/07 18:29:12   473s] | Num insts resized                 |       0  |       0    |
[12/07 18:29:12   473s] | Num insts undone                  |       0  |       0    |
[12/07 18:29:12   473s] | Num insts Downsized               |       0  |       0    |
[12/07 18:29:12   473s] | Num insts Samesized               |       0  |       0    |
[12/07 18:29:12   473s] | Num insts Upsized                 |       0  |       0    |
[12/07 18:29:12   473s] | Num multiple commits+uncommits    |       0  |       -    |
[12/07 18:29:12   473s] --------------------------------------------------------------
[12/07 18:29:12   473s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:01.9) (real = 0:00:02.0) **
[12/07 18:29:12   473s] Executing incremental physical updates
[12/07 18:29:12   473s] Executing incremental physical updates
[12/07 18:29:12   473s] **Info: (ENCSP-307): Design contains fractional 1 cell.
[12/07 18:29:12   473s] *** Starting refinePlace (0:07:53 mem=743.8M) ***
[12/07 18:29:12   473s] Total net length = 6.174e+05 (2.864e+05 3.310e+05) (ext = 4.158e+03)
[12/07 18:29:12   473s] **WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/07 18:29:12   473s] Type 'man ENCSP-5140' for more detail.
[12/07 18:29:12   473s] **WARN: (ENCSP-315):	Found 8569 instances insts with no PG Term connections.
[12/07 18:29:12   473s] Type 'man ENCSP-315' for more detail.
[12/07 18:29:12   473s] default core: bins with density >  0.75 = 29.7 % ( 19 / 64 )
[12/07 18:29:12   473s] Density distribution unevenness ratio = 4.324%
[12/07 18:29:12   473s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=743.8MB) @(0:07:53 - 0:07:53).
[12/07 18:29:12   473s] Starting refinePlace ...
[12/07 18:29:12   473s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/07 18:29:12   473s]   Spread Effort: high, pre-route mode, useDDP on.
[12/07 18:29:12   473s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=743.8MB) @(0:07:53 - 0:07:53).
[12/07 18:29:12   473s] Move report: preRPlace moves 784 insts, mean move: 0.12 um, max move: 0.98 um
[12/07 18:29:12   473s] 	Max move on inst (U11802): (719.28, 509.49) --> (718.43, 509.36)
[12/07 18:29:12   473s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: nor2_1
[12/07 18:29:12   473s] wireLenOptFixPriorityInst 0 inst fixed
[12/07 18:29:12   473s] Placement tweakage begins.
[12/07 18:29:12   473s] wire length = 7.409e+05
[12/07 18:29:13   473s] wire length = 7.385e+05
[12/07 18:29:13   473s] Placement tweakage ends.
[12/07 18:29:13   473s] Move report: tweak moves 543 insts, mean move: 7.31 um, max move: 100.44 um
[12/07 18:29:13   473s] 	Max move on inst (interconnect_ip_inst/U11791): (687.69, 883.71) --> (788.13, 883.71)
[12/07 18:29:13   473s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.6, real=0:00:01.0, mem=743.8MB) @(0:07:53 - 0:07:54).
[12/07 18:29:13   473s] Move report: legalization moves 967 insts, mean move: 6.91 um, max move: 42.93 um
[12/07 18:29:13   473s] 	Max move on inst (U10804): (587.25, 101.25) --> (578.34, 67.23)
[12/07 18:29:13   473s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=743.8MB) @(0:07:54 - 0:07:54).
[12/07 18:29:13   473s] Move report: Detail placement moves 1261 insts, mean move: 8.43 um, max move: 100.44 um
[12/07 18:29:13   473s] 	Max move on inst (interconnect_ip_inst/U11791): (687.69, 883.71) --> (788.13, 883.71)
[12/07 18:29:13   473s] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 743.8MB
[12/07 18:29:13   473s] Statistics of distance of Instance movement in refine placement:
[12/07 18:29:13   473s]   maximum (X+Y) =       100.44 um
[12/07 18:29:13   473s]   inst (interconnect_ip_inst/U11791) with max move: (687.69, 883.71) -> (788.13, 883.71)
[12/07 18:29:13   473s]   mean    (X+Y) =         8.43 um
[12/07 18:29:13   473s] Total instances flipped for WireLenOpt: 297
[12/07 18:29:13   473s] Total instances flipped, including legalization: 94
[12/07 18:29:13   473s] Summary Report:
[12/07 18:29:13   473s] Instances move: 1261 (out of 8569 movable)
[12/07 18:29:13   473s] Mean displacement: 8.43 um
[12/07 18:29:13   473s] Max displacement: 100.44 um (Instance: interconnect_ip_inst/U11791) (687.69, 883.71) -> (788.13, 883.71)
[12/07 18:29:13   473s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: nand2_1
[12/07 18:29:13   473s] Total instances moved : 1261
[12/07 18:29:13   473s] Total net length = 6.215e+05 (2.905e+05 3.310e+05) (ext = 4.160e+03)
[12/07 18:29:13   473s] Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 743.8MB
[12/07 18:29:13   473s] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:01.0, mem=743.8MB) @(0:07:53 - 0:07:54).
[12/07 18:29:13   473s] *** Finished refinePlace (0:07:54 mem=743.8M) ***
[12/07 18:29:13   473s] Ripped up 898 affected routes.
[12/07 18:29:13   473s] *** Finished Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=709.12M, totSessionCpu=0:07:54).
[12/07 18:29:13   473s] *** Starting trialRoute (mem=709.1M) ***
[12/07 18:29:13   473s] 
[12/07 18:29:13   473s] There are 0 guide points passed to trialRoute for fixed pins.
[12/07 18:29:13   473s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[12/07 18:29:13   473s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[12/07 18:29:13   473s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[12/07 18:29:13   473s] 
[12/07 18:29:13   473s] Nr of prerouted/Fixed nets = 0
[12/07 18:29:13   473s] routingBox: (0 0) (922410 905040)
[12/07 18:29:13   473s] coreBox:    (10530 10530) (912420 895050)
[12/07 18:29:13   473s] Number of multi-gpin terms=3107, multi-gpins=6976, moved blk term=0/0
[12/07 18:29:13   474s] 
[12/07 18:29:13   474s] Phase 1a route (0:00:00.2 711.1M):
[12/07 18:29:13   474s] Est net length = 7.146e+05um = 3.455e+05H + 3.692e+05V
[12/07 18:29:13   474s] Usage: (19.0%H 25.9%V) = (3.907e+05um 6.640e+05um) = (96099 58555)
[12/07 18:29:13   474s] Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
[12/07 18:29:13   474s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/07 18:29:13   474s] 
[12/07 18:29:13   474s] Phase 1b route (0:00:00.0 713.1M):
[12/07 18:29:13   474s] Usage: (19.0%H 25.9%V) = (3.899e+05um 6.640e+05um) = (95902 58555)
[12/07 18:29:13   474s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/07 18:29:13   474s] 
[12/07 18:29:13   474s] Phase 1c route (0:00:00.0 713.1M):
[12/07 18:29:13   474s] Usage: (19.0%H 25.8%V) = (3.891e+05um 6.635e+05um) = (95717 58506)
[12/07 18:29:13   474s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/07 18:29:13   474s] 
[12/07 18:29:13   474s] Phase 1d route (0:00:00.1 713.1M):
[12/07 18:29:13   474s] Usage: (19.0%H 25.8%V) = (3.891e+05um 6.635e+05um) = (95717 58506)
[12/07 18:29:13   474s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/07 18:29:13   474s] 
[12/07 18:29:13   474s] Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.3 713.1M)

[12/07 18:29:13   474s] 
[12/07 18:29:13   474s] Phase 1e route (0:00:00.0 714.1M):
[12/07 18:29:13   474s] Usage: (19.0%H 25.8%V) = (3.891e+05um 6.635e+05um) = (95717 58506)
[12/07 18:29:13   474s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/07 18:29:13   474s] 
[12/07 18:29:13   474s] Overflow: 0.00% H + 0.00% V (0:00:00.0 714.1M)

[12/07 18:29:13   474s] Usage: (19.0%H 25.8%V) = (3.891e+05um 6.635e+05um) = (95717 58506)
[12/07 18:29:13   474s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/07 18:29:13   474s] 
[12/07 18:29:13   474s] Congestion distribution:
[12/07 18:29:13   474s] 
[12/07 18:29:13   474s] Remain	cntH		cntV
[12/07 18:29:13   474s] --------------------------------------
[12/07 18:29:13   474s] --------------------------------------
[12/07 18:29:13   474s]   2:	0	 0.00%	10	 0.05%
[12/07 18:29:13   474s]   3:	0	 0.00%	42	 0.23%
[12/07 18:29:13   474s]   4:	0	 0.00%	420	 2.27%
[12/07 18:29:13   474s]   5:	18532	100.00%	18060	97.45%
[12/07 18:29:13   474s] 
[12/07 18:29:13   474s] Global route (cpu=0.3s real=0.2s 714.1M)
[12/07 18:29:14   474s] 
[12/07 18:29:14   474s] 
[12/07 18:29:14   474s] *** After '-updateRemainTrks' operation: 
[12/07 18:29:14   474s] 
[12/07 18:29:14   474s] Usage: (22.2%H 33.7%V) = (4.553e+05um 8.653e+05um) = (111971 76308)
[12/07 18:29:14   474s] Overflow: 54 = 0 (0.00% H) + 54 (0.29% V)
[12/07 18:29:14   474s] 
[12/07 18:29:14   474s] Phase 1l Overflow: 0.00% H + 0.29% V (0:00:00.4 722.1M)

[12/07 18:29:14   474s] 
[12/07 18:29:14   474s] Congestion distribution:
[12/07 18:29:14   474s] 
[12/07 18:29:14   474s] Remain	cntH		cntV
[12/07 18:29:14   474s] --------------------------------------
[12/07 18:29:14   474s]  -4:	0	 0.00%	3	 0.02%
[12/07 18:29:14   474s]  -3:	0	 0.00%	2	 0.01%
[12/07 18:29:14   474s]  -2:	0	 0.00%	14	 0.08%
[12/07 18:29:14   474s]  -1:	0	 0.00%	25	 0.13%
[12/07 18:29:14   474s] --------------------------------------
[12/07 18:29:14   474s]   0:	0	 0.00%	72	 0.39%
[12/07 18:29:14   474s]   1:	0	 0.00%	152	 0.82%
[12/07 18:29:14   474s]   2:	0	 0.00%	311	 1.68%
[12/07 18:29:14   474s]   3:	0	 0.00%	577	 3.11%
[12/07 18:29:14   474s]   4:	0	 0.00%	1040	 5.61%
[12/07 18:29:14   474s]   5:	18532	100.00%	16336	88.15%
[12/07 18:29:14   474s] 
[12/07 18:29:14   474s] 
[12/07 18:29:14   474s] *** Completed Phase 1 route (0:00:00.6 722.1M) ***
[12/07 18:29:14   474s] 
[12/07 18:29:14   475s] 
[12/07 18:29:14   475s] Total length: 7.521e+05um, number of vias: 92153
[12/07 18:29:14   475s] M1(H) length: 0.000e+00um, number of vias: 29856
[12/07 18:29:14   475s] M2(V) length: 1.059e+05um, number of vias: 27561
[12/07 18:29:14   475s] M3(H) length: 1.955e+05um, number of vias: 15427
[12/07 18:29:14   475s] M4(V) length: 1.233e+05um, number of vias: 10225
[12/07 18:29:14   475s] M5(H) length: 1.605e+05um, number of vias: 9084
[12/07 18:29:14   475s] M6(V) length: 1.669e+05um
[12/07 18:29:14   475s] *** Completed Phase 2 route (0:00:00.5 722.1M) ***
[12/07 18:29:14   475s] 
[12/07 18:29:14   475s] *** Finished all Phases (cpu=0:00:01.2 mem=722.1M) ***
[12/07 18:29:14   475s] dbSprFixZeroViaCodes runtime= 0:00:00.0
[12/07 18:29:14   475s] Peak Memory Usage was 722.1M 
[12/07 18:29:14   475s] TrialRoute+GlbRouteEst total runtime= +0:00:01.3 = 0:00:02.6
[12/07 18:29:14   475s]   TrialRoute full (called 2x) runtime= 0:00:02.4
[12/07 18:29:14   475s]   TrialRoute check only (called once) runtime= 0:00:00.1
[12/07 18:29:14   475s]   GlbRouteEst (called 2x) runtime= 0:00:00.1
[12/07 18:29:14   475s] *** Finished trialRoute (cpu=0:00:01.5 mem=722.1M) ***
[12/07 18:29:14   475s] 
[12/07 18:29:14   475s] Extraction called for design 'system_top' of instances=8569 and nets=8649 using extraction engine 'preRoute' .
[12/07 18:29:14   475s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/07 18:29:14   475s] Type 'man ENCEXT-3530' for more detail.
[12/07 18:29:14   475s] PreRoute RC Extraction called for design system_top.
[12/07 18:29:14   475s] **WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
[12/07 18:29:14   475s] RCMode: PreRoute
[12/07 18:29:14   475s] Capacitance Scaling Factor   : 1.00000
[12/07 18:29:14   475s] Resistance Scaling Factor    : 1.00000
[12/07 18:29:14   475s] Clock Cap Scaling Factor    : 1.00000
[12/07 18:29:14   475s] Clock Res Scaling Factor     : 1.00000
[12/07 18:29:14   475s] Shrink Factor                : 1.00000
[12/07 18:29:14   475s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/07 18:29:14   475s] Updating RC grid for preRoute extraction ...
[12/07 18:29:14   475s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 722.121M)
[12/07 18:29:15   475s] #################################################################################
[12/07 18:29:15   475s] # Design Stage: PreRoute
[12/07 18:29:15   475s] # Design Mode: 90nm
[12/07 18:29:15   475s] # Analysis Mode: non-MMMC non-OCV
[12/07 18:29:15   475s] # Extraction Mode: default
[12/07 18:29:15   475s] # Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
[12/07 18:29:15   475s] # Switching Delay Calculation Engine to AAE
[12/07 18:29:15   475s] #################################################################################
[12/07 18:29:15   475s] AAE_INFO: 1 threads acquired from CTE.
[12/07 18:29:15   475s] Calculate delays in BcWc mode...
[12/07 18:29:15   475s] Topological Sorting (CPU = 0:00:00.0, MEM = 750.2M, InitMEM = 750.2M)
[12/07 18:29:16   476s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 18:29:16   476s] AAE_THRD: End delay calculation. (MEM=747.277 CPU=0:00:00.8 REAL=0:00:01.0)
[12/07 18:29:16   476s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 747.3M) ***
[12/07 18:29:16   476s] 
------------------------------------------------------------
     Summary (cpu=0.09min real=0.10min mem=709.1M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.000  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    0    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     18 (18)      |  -10.065   |     18 (18)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     17 (17)      |   -2065    |     17 (17)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.630%
Routing Overflow: 0.00% H and 0.29% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 709.1M, totSessionCpu=0:07:57 **
[12/07 18:29:16   476s] Begin: GigaOpt DRV Optimization
[12/07 18:29:16   476s] **Info: (ENCSP-307): Design contains fractional 1 cell.
[12/07 18:29:17   478s] +--------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 18:29:17   478s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |         |            |           |
[12/07 18:29:17   478s] +--------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 18:29:17   478s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  |  #Resize  | Density |    Real    |    Mem    |
[12/07 18:29:17   478s] +--------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 18:29:17   478s] |     0   |     0   |    23   |     23  |    17   |    17   |     0   |     0   |  N/A  |          0|          0|  69.63  |            |           |
[12/07 18:29:19   479s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/xn/xnMMMCFixObj.c:15610:xnIsBufCellPowerDomainCompatible]: Assert "net && defaultTlc"
[12/07 18:29:19   479s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/xn/xnMMMCFixObj.c:15610:xnIsBufCellPowerDomainCompatible]: Assert "net && defaultTlc"
[12/07 18:29:19   479s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/xn/xnMMMCFixObj.c:15610:xnIsBufCellPowerDomainCompatible]: Assert "net && defaultTlc"
[12/07 18:29:19   479s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/xn/xnMMMCFixObj.c:15610:xnIsBufCellPowerDomainCompatible]: Assert "net && defaultTlc"
[12/07 18:29:19   479s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/xn/xnMMMCFixObj.c:15610:xnIsBufCellPowerDomainCompatible]: Assert "net && defaultTlc"
[12/07 18:29:19   479s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/xn/xnMMMCFixObj.c:15610:xnIsBufCellPowerDomainCompatible]: Assert "net && defaultTlc"
[12/07 18:29:19   479s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/xn/xnMMMCFixObj.c:15610:xnIsBufCellPowerDomainCompatible]: Assert "net && defaultTlc"
[12/07 18:29:19   479s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/xn/xnMMMCFixObj.c:15610:xnIsBufCellPowerDomainCompatible]: Assert "net && defaultTlc"
[12/07 18:29:19   479s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/xn/xnMMMCFixObj.c:15610:xnIsBufCellPowerDomainCompatible]: Assert "net && defaultTlc"
[12/07 18:29:19   479s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/xn/xnMMMCFixObj.c:15610:xnIsBufCellPowerDomainCompatible]: Assert "net && defaultTlc"
[12/07 18:29:19   479s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/xn/xnMMMCFixObj.c:15610:xnIsBufCellPowerDomainCompatible]: Assert "net && defaultTlc"
[12/07 18:29:19   479s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/xn/xnMMMCFixObj.c:15610:xnIsBufCellPowerDomainCompatible]: Assert "net && defaultTlc"
[12/07 18:29:19   479s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/xn/xnMMMCFixObj.c:15610:xnIsBufCellPowerDomainCompatible]: Assert "net && defaultTlc"
[12/07 18:29:19   479s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/xn/xnMMMCFixObj.c:15610:xnIsBufCellPowerDomainCompatible]: Assert "net && defaultTlc"
[12/07 18:29:19   479s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/xn/xnMMMCFixObj.c:15610:xnIsBufCellPowerDomainCompatible]: Assert "net && defaultTlc"
[12/07 18:29:19   479s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/xn/xnMMMCFixObj.c:15610:xnIsBufCellPowerDomainCompatible]: Assert "net && defaultTlc"
[12/07 18:29:19   479s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/xn/xnMMMCFixObj.c:15610:xnIsBufCellPowerDomainCompatible]: Assert "net && defaultTlc"
[12/07 18:29:19   479s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/xn/xnMMMCFixObj.c:15610:xnIsBufCellPowerDomainCompatible]: Assert "net && defaultTlc"
[12/07 18:29:19   479s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/xn/xnMMMCFixObj.c:15610:xnIsBufCellPowerDomainCompatible]: Assert "net && defaultTlc"
[12/07 18:29:19   479s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/xn/xnMMMCFixObj.c:15610:xnIsBufCellPowerDomainCompatible]: Assert "net && defaultTlc"
[12/07 18:29:19   479s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/xn/xnMMMCFixObj.c:15610:xnIsBufCellPowerDomainCompatible]: Assert "net && defaultTlc"
[12/07 18:29:20   481s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/xn/xnMMMCFixObj.c:15610:xnIsBufCellPowerDomainCompatible]: Assert "net && defaultTlc"
[12/07 18:29:20   481s] |     0   |     0   |     1   |      1  |     1   |     1   |     0   |     0   |  N/A  |         22|          0|  69.88  |   0:00:03.0|     816.1M|
[12/07 18:29:21   482s] |     0   |     0   |     1   |      1  |     1   |     1   |     0   |     0   |  N/A  |          0|          0|  69.88  |   0:00:01.0|     816.1M|
[12/07 18:29:21   482s] +--------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 18:29:21   482s] 
[12/07 18:29:21   482s] *** Finish DRV Fixing (cpu=0:00:03.9 real=0:00:04.0 mem=816.1M) ***
[12/07 18:29:21   482s] 
[12/07 18:29:21   482s] *** Starting refinePlace (0:08:02 mem=816.1M) ***
[12/07 18:29:21   482s] *** Starting refinePlace (0:08:02 mem=816.1M) ***
[12/07 18:29:21   482s] Total net length = 6.239e+05 (2.892e+05 3.347e+05) (ext = 4.160e+03)
[12/07 18:29:21   482s] **WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/07 18:29:21   482s] Type 'man ENCSP-5140' for more detail.
[12/07 18:29:21   482s] **WARN: (ENCSP-315):	Found 8591 instances insts with no PG Term connections.
[12/07 18:29:21   482s] Type 'man ENCSP-315' for more detail.
[12/07 18:29:21   482s] default core: bins with density >  0.75 = 28.1 % ( 18 / 64 )
[12/07 18:29:21   482s] Density distribution unevenness ratio = 4.400%
[12/07 18:29:21   482s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=816.1MB) @(0:08:02 - 0:08:02).
[12/07 18:29:21   482s] Starting refinePlace ...
[12/07 18:29:21   482s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/07 18:29:21   482s]   Spread Effort: high, pre-route mode, useDDP on.
[12/07 18:29:21   482s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=820.3MB) @(0:08:02 - 0:08:02).
[12/07 18:29:21   482s] Move report: preRPlace moves 104 insts, mean move: 3.33 um, max move: 12.96 um
[12/07 18:29:21   482s] 	Max move on inst (FE_OFC5_n11495): (455.22, 89.91) --> (442.26, 89.91)
[12/07 18:29:21   482s] 	Length: 10 sites, height: 1 rows, site name: CoreSite, cell type: cd_8
[12/07 18:29:21   482s] wireLenOptFixPriorityInst 0 inst fixed
[12/07 18:29:21   482s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/07 18:29:21   482s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=820.3MB) @(0:08:02 - 0:08:02).
[12/07 18:29:21   482s] Move report: Detail placement moves 104 insts, mean move: 3.33 um, max move: 12.96 um
[12/07 18:29:21   482s] 	Max move on inst (FE_OFC5_n11495): (455.22, 89.91) --> (442.26, 89.91)
[12/07 18:29:21   482s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 820.3MB
[12/07 18:29:21   482s] Statistics of distance of Instance movement in refine placement:
[12/07 18:29:21   482s]   maximum (X+Y) =        12.96 um
[12/07 18:29:21   482s]   inst (FE_OFC5_n11495) with max move: (455.22, 89.91) -> (442.26, 89.91)
[12/07 18:29:21   482s]   mean    (X+Y) =         3.33 um
[12/07 18:29:21   482s] Summary Report:
[12/07 18:29:21   482s] Instances move: 104 (out of 8591 movable)
[12/07 18:29:21   482s] Mean displacement: 3.33 um
[12/07 18:29:21   482s] Max displacement: 12.96 um (Instance: FE_OFC5_n11495) (455.22, 89.91) -> (442.26, 89.91)
[12/07 18:29:21   482s] 	Length: 10 sites, height: 1 rows, site name: CoreSite, cell type: cd_8
[12/07 18:29:21   482s] Total instances moved : 104
[12/07 18:29:21   482s] Total net length = 6.239e+05 (2.892e+05 3.347e+05) (ext = 4.160e+03)
[12/07 18:29:21   482s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 820.3MB
[12/07 18:29:21   482s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=820.3MB) @(0:08:02 - 0:08:02).
[12/07 18:29:21   482s] *** Finished refinePlace (0:08:02 mem=820.3M) ***
[12/07 18:29:22   482s] *** maximum move = 12.96 um ***
[12/07 18:29:22   482s] *** Finished refinePlace (0:08:02 mem=820.3M) ***
[12/07 18:29:22   482s] *** Finished re-routing un-routed nets (820.3M) ***
[12/07 18:29:22   482s] 
[12/07 18:29:22   482s] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=820.3M) ***
[12/07 18:29:22   482s] End: GigaOpt DRV Optimization
[12/07 18:29:22   482s] 
------------------------------------------------------------
     Summary (cpu=0.10min real=0.10min mem=720.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.000  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    0    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |  -10.065   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      1 (1)       |   -2065    |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.884%
Routing Overflow: 0.00% H and 0.29% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:16, real = 0:00:16, mem = 720.5M, totSessionCpu=0:08:03 **
[12/07 18:29:22   482s] Begin: GigaOpt Optimization in WNS mode
[12/07 18:29:22   482s] **Info: (ENCSP-307): Design contains fractional 1 cell.
[12/07 18:29:23   484s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[12/07 18:29:23   484s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[12/07 18:29:23   484s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[12/07 18:29:23   484s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[12/07 18:29:23   484s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[12/07 18:29:23   484s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[12/07 18:29:23   484s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[12/07 18:29:23   484s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[12/07 18:29:23   484s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[12/07 18:29:23   484s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[12/07 18:29:23   484s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[12/07 18:29:23   484s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[12/07 18:29:23   484s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[12/07 18:29:23   484s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[12/07 18:29:23   484s] *info: 2 special nets excluded.
[12/07 18:29:23   484s] *info: 50 no-driver nets excluded.
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[12/07 18:29:23   484s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:23   484s] Effort level <high> specified for reg2reg path_group
[12/07 18:29:23   484s] ** GigaOpt Optimizer WNS Slack 0.055 TNS Slack 0.000 Density 69.88
[12/07 18:29:23   484s] 
[12/07 18:29:23   484s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=817.9M) ***
[12/07 18:29:23   484s] 
[12/07 18:29:23   484s] End: GigaOpt Optimization in WNS mode
[12/07 18:29:23   484s] 
------------------------------------------------------------
     Summary (cpu=0.03min real=0.02min mem=720.5M)                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |  -10.065   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      1 (1)       |   -2065    |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.884%
Routing Overflow: 0.00% H and 0.29% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:18, real = 0:00:17, mem = 720.5M, totSessionCpu=0:08:04 **
[12/07 18:29:24   484s] *** Starting trialRoute (mem=720.5M) ***
[12/07 18:29:24   484s] 
[12/07 18:29:24   484s] There are 0 guide points passed to trialRoute for fixed pins.
[12/07 18:29:24   484s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[12/07 18:29:24   484s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[12/07 18:29:24   484s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[12/07 18:29:24   484s] 
[12/07 18:29:24   484s] Nr of prerouted/Fixed nets = 0
[12/07 18:29:24   484s] routingBox: (0 0) (922410 905040)
[12/07 18:29:24   484s] coreBox:    (10530 10530) (912420 895050)
[12/07 18:29:24   484s] Number of multi-gpin terms=3120, multi-gpins=7002, moved blk term=0/0
[12/07 18:29:24   484s] 
[12/07 18:29:24   484s] Phase 1a route (0:00:00.0 721.5M):
[12/07 18:29:24   484s] Est net length = 7.149e+05um = 3.455e+05H + 3.694e+05V
[12/07 18:29:24   484s] Usage: (19.0%H 25.9%V) = (3.908e+05um 6.646e+05um) = (96121 58611)
[12/07 18:29:24   484s] Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
[12/07 18:29:24   484s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/07 18:29:24   484s] 
[12/07 18:29:24   484s] Phase 1b route (0:00:00.0 724.5M):
[12/07 18:29:24   484s] Usage: (19.0%H 25.9%V) = (3.900e+05um 6.646e+05um) = (95928 58611)
[12/07 18:29:24   484s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/07 18:29:24   484s] 
[12/07 18:29:24   484s] Phase 1c route (0:00:00.0 724.5M):
[12/07 18:29:24   484s] Usage: (19.0%H 25.9%V) = (3.892e+05um 6.641e+05um) = (95732 58564)
[12/07 18:29:24   484s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/07 18:29:24   484s] 
[12/07 18:29:24   484s] Phase 1d route (0:00:00.0 724.5M):
[12/07 18:29:24   484s] Usage: (19.0%H 25.9%V) = (3.892e+05um 6.641e+05um) = (95732 58564)
[12/07 18:29:24   484s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/07 18:29:24   484s] 
[12/07 18:29:24   484s] Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.0 724.5M)

[12/07 18:29:24   484s] 
[12/07 18:29:24   484s] Phase 1e route (0:00:00.0 724.5M):
[12/07 18:29:24   484s] Usage: (19.0%H 25.9%V) = (3.892e+05um 6.641e+05um) = (95732 58564)
[12/07 18:29:24   484s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/07 18:29:24   484s] 
[12/07 18:29:24   484s] Overflow: 0.00% H + 0.00% V (0:00:00.0 724.5M)

[12/07 18:29:24   484s] Usage: (19.0%H 25.9%V) = (3.892e+05um 6.641e+05um) = (95732 58564)
[12/07 18:29:24   484s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/07 18:29:24   484s] 
[12/07 18:29:24   484s] Congestion distribution:
[12/07 18:29:24   484s] 
[12/07 18:29:24   484s] Remain	cntH		cntV
[12/07 18:29:24   484s] --------------------------------------
[12/07 18:29:24   484s] --------------------------------------
[12/07 18:29:24   484s]   2:	0	 0.00%	7	 0.04%
[12/07 18:29:24   484s]   3:	0	 0.00%	43	 0.23%
[12/07 18:29:24   484s]   4:	0	 0.00%	423	 2.28%
[12/07 18:29:24   484s]   5:	18532	100.00%	18059	97.45%
[12/07 18:29:24   484s] 
[12/07 18:29:24   484s] Global route (cpu=0.0s real=0.2s 724.5M)
[12/07 18:29:24   485s] 
[12/07 18:29:24   485s] 
[12/07 18:29:24   485s] *** After '-updateRemainTrks' operation: 
[12/07 18:29:24   485s] 
[12/07 18:29:24   485s] Usage: (22.2%H 33.8%V) = (4.556e+05um 8.670e+05um) = (112054 76460)
[12/07 18:29:24   485s] Overflow: 53 = 0 (0.00% H) + 53 (0.28% V)
[12/07 18:29:24   485s] 
[12/07 18:29:24   485s] Phase 1l Overflow: 0.00% H + 0.28% V (0:00:00.6 732.5M)

[12/07 18:29:24   485s] 
[12/07 18:29:24   485s] Congestion distribution:
[12/07 18:29:24   485s] 
[12/07 18:29:24   485s] Remain	cntH		cntV
[12/07 18:29:24   485s] --------------------------------------
[12/07 18:29:24   485s]  -4:	0	 0.00%	1	 0.01%
[12/07 18:29:24   485s]  -3:	0	 0.00%	3	 0.02%
[12/07 18:29:24   485s]  -2:	0	 0.00%	13	 0.07%
[12/07 18:29:24   485s]  -1:	0	 0.00%	27	 0.15%
[12/07 18:29:24   485s] --------------------------------------
[12/07 18:29:24   485s]   0:	0	 0.00%	73	 0.39%
[12/07 18:29:24   485s]   1:	0	 0.00%	152	 0.82%
[12/07 18:29:24   485s]   2:	0	 0.00%	311	 1.68%
[12/07 18:29:24   485s]   3:	0	 0.00%	586	 3.16%
[12/07 18:29:24   485s]   4:	0	 0.00%	1026	 5.54%
[12/07 18:29:24   485s]   5:	18532	100.00%	16340	88.17%
[12/07 18:29:24   485s] 
[12/07 18:29:24   485s] 
[12/07 18:29:24   485s] *** Completed Phase 1 route (0:00:00.9 732.5M) ***
[12/07 18:29:24   485s] 
[12/07 18:29:25   485s] 
[12/07 18:29:25   485s] Total length: 7.525e+05um, number of vias: 92385
[12/07 18:29:25   485s] M1(H) length: 0.000e+00um, number of vias: 29900
[12/07 18:29:25   485s] M2(V) length: 1.056e+05um, number of vias: 27591
[12/07 18:29:25   485s] M3(H) length: 1.947e+05um, number of vias: 15474
[12/07 18:29:25   485s] M4(V) length: 1.225e+05um, number of vias: 10284
[12/07 18:29:25   485s] M5(H) length: 1.616e+05um, number of vias: 9136
[12/07 18:29:25   485s] M6(V) length: 1.680e+05um
[12/07 18:29:25   485s] *** Completed Phase 2 route (0:00:00.4 732.5M) ***
[12/07 18:29:25   485s] 
[12/07 18:29:25   485s] *** Finished all Phases (cpu=0:00:01.3 mem=732.5M) ***
[12/07 18:29:25   486s] dbSprFixZeroViaCodes runtime= 0:00:00.0
[12/07 18:29:25   486s] Peak Memory Usage was 732.5M 
[12/07 18:29:25   486s] TrialRoute+GlbRouteEst total runtime= +0:00:01.4 = 0:00:04.0
[12/07 18:29:25   486s]   TrialRoute full (called 3x) runtime= 0:00:03.8
[12/07 18:29:25   486s]   TrialRoute check only (called once) runtime= 0:00:00.1
[12/07 18:29:25   486s]   GlbRouteEst (called 2x) runtime= 0:00:00.1
[12/07 18:29:25   486s] *** Finished trialRoute (cpu=0:00:01.6 mem=732.5M) ***
[12/07 18:29:25   486s] 
[12/07 18:29:25   486s] Extraction called for design 'system_top' of instances=8591 and nets=8671 using extraction engine 'preRoute' .
[12/07 18:29:25   486s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/07 18:29:25   486s] Type 'man ENCEXT-3530' for more detail.
[12/07 18:29:25   486s] PreRoute RC Extraction called for design system_top.
[12/07 18:29:25   486s] **WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
[12/07 18:29:25   486s] RCMode: PreRoute
[12/07 18:29:25   486s] Capacitance Scaling Factor   : 1.00000
[12/07 18:29:25   486s] Resistance Scaling Factor    : 1.00000
[12/07 18:29:25   486s] Clock Cap Scaling Factor    : 1.00000
[12/07 18:29:25   486s] Clock Res Scaling Factor     : 1.00000
[12/07 18:29:25   486s] Shrink Factor                : 1.00000
[12/07 18:29:25   486s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/07 18:29:25   486s] Updating RC grid for preRoute extraction ...
[12/07 18:29:25   486s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 732.488M)
[12/07 18:29:25   486s] #################################################################################
[12/07 18:29:25   486s] # Design Stage: PreRoute
[12/07 18:29:25   486s] # Design Mode: 90nm
[12/07 18:29:25   486s] # Analysis Mode: non-MMMC non-OCV
[12/07 18:29:25   486s] # Extraction Mode: default
[12/07 18:29:25   486s] # Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
[12/07 18:29:25   486s] # Switching Delay Calculation Engine to AAE
[12/07 18:29:25   486s] #################################################################################
[12/07 18:29:25   486s] AAE_INFO: 1 threads acquired from CTE.
[12/07 18:29:25   486s] Calculate delays in BcWc mode...
[12/07 18:29:25   486s] Topological Sorting (CPU = 0:00:00.0, MEM = 760.6M, InitMEM = 760.6M)
[12/07 18:29:26   487s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 18:29:26   487s] AAE_THRD: End delay calculation. (MEM=756.645 CPU=0:00:00.9 REAL=0:00:00.0)
[12/07 18:29:26   487s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 756.6M) ***
[12/07 18:29:26   487s] Begin: GigaOpt postEco DRV Optimization
[12/07 18:29:26   487s] Core basic site is CoreSite
[12/07 18:29:26   487s] **Info: (ENCSP-307): Design contains fractional 1 cell.
[12/07 18:29:26   487s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/07 18:29:27   487s] +--------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 18:29:27   487s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |         |            |           |
[12/07 18:29:27   487s] +--------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 18:29:27   487s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  |  #Resize  | Density |    Real    |    Mem    |
[12/07 18:29:27   487s] +--------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 18:29:27   487s] |     0   |     0   |     1   |      1  |     1   |     1   |     0   |     0   |  N/A  |          0|          0|  69.88  |            |           |
[12/07 18:29:27   487s] |     0   |     0   |     1   |      1  |     1   |     1   |     0   |     0   |  N/A  |          0|          0|  69.88  |   0:00:00.0|     814.9M|
[12/07 18:29:27   487s] +--------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 18:29:27   487s] 
[12/07 18:29:27   487s] *** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=814.9M) ***
[12/07 18:29:27   487s] 
[12/07 18:29:27   487s] End: GigaOpt postEco DRV Optimization
[12/07 18:29:27   487s] GigaOpt: WNS changes after routing: -922337203685477.500 -> -922337203685477.500 (bump = 0.0)
[12/07 18:29:27   487s] Begin: GigaOpt postEco optimization
[12/07 18:29:27   487s] **Info: (ENCSP-307): Design contains fractional 1 cell.
[12/07 18:29:27   487s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[12/07 18:29:27   487s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[12/07 18:29:27   487s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[12/07 18:29:27   487s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[12/07 18:29:27   487s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[12/07 18:29:27   487s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[12/07 18:29:27   487s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[12/07 18:29:27   487s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[12/07 18:29:27   487s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[12/07 18:29:27   487s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[12/07 18:29:27   487s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[12/07 18:29:27   487s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[12/07 18:29:27   487s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[12/07 18:29:27   487s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/ls/lsInit.c:2172:lsiInitFootPrintForSynthesis]: Assert "lsInvFootPrint() || lsBufferFootPrint()"
[12/07 18:29:27   487s] *info: 2 special nets excluded.
[12/07 18:29:27   487s] *info: 50 no-driver nets excluded.
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[12/07 18:29:27   487s] Error: no buffer or inverter cell is specified for multi-buffering transform.
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   487s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   488s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   488s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   488s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   488s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   488s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   488s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmVNetlist.hpp:282:oiTmVInstTermCL]: Assert "timeLibContext_"
[12/07 18:29:27   488s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:27   488s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:27   488s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:995:setTimeLibContext]: Assert "tlc"
[12/07 18:29:27   488s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   488s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   488s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   488s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   488s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   488s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   488s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   488s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   488s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   488s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiTmECORouteNet.cpp:1021:timeLibContext]: Assert "tlc_"
[12/07 18:29:27   488s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1507:getRiseDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   488s] **DIAG[/icd/cm_t1nb_003/EDI142/Rel/14.23/main/lnx86_64_opt/14.23-s044_1/fe/src/optinfra/oiUtil.hpp:1510:getFallDelay]: Assert "(ta !=0) && (tlc_ !=0)"
[12/07 18:29:27   488s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 69.88
[12/07 18:29:27   488s] 
[12/07 18:29:27   488s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=834.0M) ***
[12/07 18:29:27   488s] 
[12/07 18:29:27   488s] End: GigaOpt postEco optimization
[12/07 18:29:28   488s] GigaOpt: WNS changes after postEco optimization: -922337203685477.500 -> -922337203685477.500 (bump = 0.0)
[12/07 18:29:28   488s] GigaOpt: Skipping nonLegal postEco optimization
[12/07 18:29:28   488s] *** Steiner Routed Nets: 0.0%; Threshold: 100; Threshold for Hold: 100
[12/07 18:29:28   488s] Re-routed 0 nets
[12/07 18:29:28   488s] Extraction called for design 'system_top' of instances=8591 and nets=8671 using extraction engine 'preRoute' .
[12/07 18:29:28   488s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/07 18:29:28   488s] Type 'man ENCEXT-3530' for more detail.
[12/07 18:29:28   488s] PreRoute RC Extraction called for design system_top.
[12/07 18:29:28   488s] **WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
[12/07 18:29:28   488s] RCMode: PreRoute
[12/07 18:29:28   488s] Capacitance Scaling Factor   : 1.00000
[12/07 18:29:28   488s] Resistance Scaling Factor    : 1.00000
[12/07 18:29:28   488s] Clock Cap Scaling Factor    : 1.00000
[12/07 18:29:28   488s] Clock Res Scaling Factor     : 1.00000
[12/07 18:29:28   488s] Shrink Factor                : 1.00000
[12/07 18:29:28   488s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/07 18:29:28   488s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 751.605M)
[12/07 18:29:28   488s] #################################################################################
[12/07 18:29:28   488s] # Design Stage: PreRoute
[12/07 18:29:28   488s] # Design Mode: 90nm
[12/07 18:29:28   488s] # Analysis Mode: non-MMMC non-OCV
[12/07 18:29:28   488s] # Extraction Mode: default
[12/07 18:29:28   488s] # Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
[12/07 18:29:28   488s] # Switching Delay Calculation Engine to AAE
[12/07 18:29:28   488s] #################################################################################
[12/07 18:29:28   488s] AAE_INFO: 1 threads acquired from CTE.
[12/07 18:29:28   488s] Calculate delays in BcWc mode...
[12/07 18:29:28   488s] Topological Sorting (CPU = 0:00:00.0, MEM = 749.6M, InitMEM = 749.6M)
[12/07 18:29:29   489s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[12/07 18:29:29   489s] AAE_THRD: End delay calculation. (MEM=759.652 CPU=0:00:00.9 REAL=0:00:01.0)
[12/07 18:29:29   489s] *** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 759.7M) ***
[12/07 18:29:29   489s] Reported timing to dir Clock_reports/PostCTS
[12/07 18:29:29   489s] **optDesign ... cpu = 0:00:23, real = 0:00:23, mem = 721.5M, totSessionCpu=0:08:09 **
[12/07 18:29:29   489s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |  -10.065   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      1 (1)       |   -2065    |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.884%
Routing Overflow: 0.00% H and 0.28% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:23, real = 0:00:23, mem = 721.5M, totSessionCpu=0:08:10 **
[12/07 18:29:29   489s] *** Finished optDesign ***
[12/07 18:29:29   489s] 
[12/07 18:29:29   489s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:26.4 real=0:00:26.6)
[12/07 18:29:29   489s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.9 real=0:00:01.8)
[12/07 18:29:29   489s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:02.6 real=0:00:02.6)
[12/07 18:29:29   489s] 	OPT_RUNTIME:          phyUpdate (count =  1): (cpu=0:00:00.6 real=0:00:00.4)
[12/07 18:29:29   489s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:01.7 real=0:00:01.5)
[12/07 18:29:29   489s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:01.6 real=0:00:02.2)
[12/07 18:32:16   506s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[12/07 18:32:16   506s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
[12/07 18:32:16   506s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[12/07 18:32:16   506s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[12/07 18:32:16   506s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[12/07 18:32:16   506s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[12/07 18:32:16   506s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[12/07 18:32:16   506s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[12/07 18:32:16   506s] Running Native NanoRoute ...
[12/07 18:32:16   506s] <CMD> routeDesign -globalDetail
[12/07 18:32:16   506s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 751.46 (MB), peak = 773.07 (MB)
[12/07 18:32:16   506s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[12/07 18:32:16   506s] Core basic site is CoreSite
[12/07 18:32:16   506s] **Info: (ENCSP-307): Design contains fractional 1 cell.
[12/07 18:32:16   506s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/07 18:32:16   506s] Begin checking placement ... (start mem=721.5M, init mem=721.5M)
[12/07 18:32:16   506s] *info: Placed = 8591          
[12/07 18:32:16   506s] *info: Unplaced = 0           
[12/07 18:32:16   506s] Placement Density:69.88%(557269/797421)
[12/07 18:32:16   506s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=721.5M)
[12/07 18:32:16   506s] #**INFO: honoring user setting for routeWithTimingDriven set to false
[12/07 18:32:16   506s] #**INFO: honoring user setting for routeWithSiDriven set to false
[12/07 18:32:16   506s] 
[12/07 18:32:16   506s] changeUseClockNetStatus Option :  -noFixedNetWires 
[12/07 18:32:16   506s] *** Changed status on (0) nets in Clock.
[12/07 18:32:16   506s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=721.5M) ***
[12/07 18:32:16   506s] 
[12/07 18:32:16   506s] globalDetailRoute
[12/07 18:32:16   506s] 
[12/07 18:32:16   506s] #setNanoRouteMode -routeWithSiDriven false
[12/07 18:32:16   506s] #setNanoRouteMode -routeWithTimingDriven false
[12/07 18:32:16   506s] #Start globalDetailRoute on Mon Dec  7 18:32:16 2015
[12/07 18:32:16   506s] #
[12/07 18:32:16   506s] ### Ignoring a total of 8 master slice layers:
[12/07 18:32:16   506s] ###  glass pad sblock text res_id cap_id metalcap nodrc
[12/07 18:32:16   506s] #WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/07 18:32:16   506s] #WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/07 18:32:16   506s] #WARNING (NRDB-976) The TRACK STEP 1.2150 for preferred direction tracks is smaller than the PITCH 1.6200 for LAYER metal6. This will cause routability problems for NanoRoute.
[12/07 18:32:16   506s] #WARNING (NRIG-100) Ignoring auto generated timing constraints when routeWithTimingDriven set to false.
[12/07 18:32:16   506s] #NanoRoute Version v14.23-s028 NR150319-1745/14_23-UB
[12/07 18:32:16   506s] #Bottom routing layer is M1, bottom routing layer for shielding is M1, bottom shield layer is M1
[12/07 18:32:16   506s] #Start routing data preparation.
[12/07 18:32:16   506s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.270.
[12/07 18:32:16   506s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.270.
[12/07 18:32:16   506s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.270.
[12/07 18:32:16   506s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.270.
[12/07 18:32:16   506s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.270.
[12/07 18:32:16   506s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.270.
[12/07 18:32:16   506s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.270.
[12/07 18:32:16   506s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.270.
[12/07 18:32:16   506s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.270.
[12/07 18:32:16   506s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.270.
[12/07 18:32:16   506s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.270.
[12/07 18:32:16   506s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.270.
[12/07 18:32:16   506s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.270.
[12/07 18:32:16   506s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.360.
[12/07 18:32:16   506s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.270.
[12/07 18:32:16   506s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.360.
[12/07 18:32:16   506s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.360.
[12/07 18:32:16   506s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.450.
[12/07 18:32:16   506s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.360.
[12/07 18:32:16   506s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.450.
[12/07 18:32:17   506s] # metal1       H   Track-Pitch = 0.810    Line-2-Via Pitch = 0.630
[12/07 18:32:17   506s] # metal2       V   Track-Pitch = 0.810    Line-2-Via Pitch = 0.720
[12/07 18:32:17   506s] # metal3       H   Track-Pitch = 0.810    Line-2-Via Pitch = 0.720
[12/07 18:32:17   506s] # metal4       V   Track-Pitch = 0.810    Line-2-Via Pitch = 0.720
[12/07 18:32:17   506s] # metal5       H   Track-Pitch = 0.810    Line-2-Via Pitch = 0.765
[12/07 18:32:17   506s] # metal6       V   Track-Pitch = 1.215    Line-2-Via Pitch = 1.080
[12/07 18:32:17   507s] #Regenerating Ggrids automatically.
[12/07 18:32:17   507s] #Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.810.
[12/07 18:32:17   507s] #Using automatically generated G-grids.
[12/07 18:32:17   507s] #Done routing data preparation.
[12/07 18:32:17   507s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 737.78 (MB), peak = 773.07 (MB)
[12/07 18:32:17   507s] #Merging special wires...
[12/07 18:32:17   507s] #Number of eco nets is 0
[12/07 18:32:17   507s] #
[12/07 18:32:17   507s] #Start data preparation...
[12/07 18:32:17   507s] #
[12/07 18:32:17   507s] #Data preparation is done on Mon Dec  7 18:32:17 2015
[12/07 18:32:17   507s] #
[12/07 18:32:17   507s] #Analyzing routing resource...
[12/07 18:32:17   507s] #Routing resource analysis is done on Mon Dec  7 18:32:17 2015
[12/07 18:32:17   507s] #
[12/07 18:32:17   507s] #  Resource Analysis:
[12/07 18:32:17   507s] #
[12/07 18:32:17   507s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/07 18:32:17   507s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/07 18:32:17   507s] #  --------------------------------------------------------------
[12/07 18:32:17   507s] #  Metal 1        H        1117           0        5624    80.51%
[12/07 18:32:17   507s] #  Metal 2        V        1138           0        5624     7.33%
[12/07 18:32:17   507s] #  Metal 3        H        1117           0        5624     0.00%
[12/07 18:32:17   507s] #  Metal 4        V        1138           0        5624     0.00%
[12/07 18:32:17   507s] #  Metal 5        H        1117           0        5624     0.00%
[12/07 18:32:17   507s] #  Metal 6        V         759           0        5624     0.00%
[12/07 18:32:17   507s] #  --------------------------------------------------------------
[12/07 18:32:17   507s] #  Total                   6386       0.00%  33744    14.64%
[12/07 18:32:17   507s] #
[12/07 18:32:17   507s] #
[12/07 18:32:17   507s] #
[12/07 18:32:17   507s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 738.66 (MB), peak = 773.07 (MB)
[12/07 18:32:17   507s] #
[12/07 18:32:17   507s] #start global routing iteration 1...
[12/07 18:32:17   507s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 741.09 (MB), peak = 773.07 (MB)
[12/07 18:32:17   507s] #
[12/07 18:32:17   507s] #start global routing iteration 2...
[12/07 18:32:19   509s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 747.46 (MB), peak = 773.07 (MB)
[12/07 18:32:19   509s] #
[12/07 18:32:19   509s] #start global routing iteration 3...
[12/07 18:32:19   509s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 747.48 (MB), peak = 773.07 (MB)
[12/07 18:32:19   509s] #
[12/07 18:32:19   509s] #
[12/07 18:32:19   509s] #Total number of trivial nets (e.g. < 2 pins) = 29 (skipped).
[12/07 18:32:19   509s] #Total number of routable nets = 8642.
[12/07 18:32:19   509s] #Total number of nets in the design = 8671.
[12/07 18:32:19   509s] #
[12/07 18:32:19   509s] #8642 routable nets have only global wires.
[12/07 18:32:19   509s] #
[12/07 18:32:19   509s] #Routed nets constraints summary:
[12/07 18:32:19   509s] #-----------------------------
[12/07 18:32:19   509s] #        Rules   Unconstrained  
[12/07 18:32:19   509s] #-----------------------------
[12/07 18:32:19   509s] #      Default            8642  
[12/07 18:32:19   509s] #-----------------------------
[12/07 18:32:19   509s] #        Total            8642  
[12/07 18:32:19   509s] #-----------------------------
[12/07 18:32:19   509s] #
[12/07 18:32:19   509s] #Routing constraints summary of the whole design:
[12/07 18:32:19   509s] #-----------------------------
[12/07 18:32:19   509s] #        Rules   Unconstrained  
[12/07 18:32:19   509s] #-----------------------------
[12/07 18:32:19   509s] #      Default            8642  
[12/07 18:32:19   509s] #-----------------------------
[12/07 18:32:19   509s] #        Total            8642  
[12/07 18:32:19   509s] #-----------------------------
[12/07 18:32:19   509s] #
[12/07 18:32:19   509s] #
[12/07 18:32:19   509s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/07 18:32:19   509s] #
[12/07 18:32:19   509s] #                 OverCon       OverCon       OverCon       OverCon          
[12/07 18:32:19   509s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[12/07 18:32:19   509s] #     Layer         (1-2)         (3-4)         (5-6)           (7)   OverCon
[12/07 18:32:19   509s] #  --------------------------------------------------------------------------
[12/07 18:32:19   509s] #   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/07 18:32:19   509s] #   Metal 2    469(8.42%)    123(2.21%)     37(0.66%)      4(0.07%)   (11.4%)
[12/07 18:32:19   509s] #   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/07 18:32:19   509s] #   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/07 18:32:19   509s] #   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/07 18:32:19   509s] #   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/07 18:32:19   509s] #  --------------------------------------------------------------------------
[12/07 18:32:19   509s] #     Total    469(1.50%)    123(0.39%)     37(0.12%)      4(0.01%)   (2.02%)
[12/07 18:32:19   509s] #
[12/07 18:32:19   509s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 7
[12/07 18:32:19   509s] #
[12/07 18:32:19   509s] #Complete Global Routing.
[12/07 18:32:19   509s] #Total wire length = 720343 um.
[12/07 18:32:19   509s] #Total half perimeter of net bounding box = 646984 um.
[12/07 18:32:19   509s] #Total wire length on LAYER metal1 = 146 um.
[12/07 18:32:19   509s] #Total wire length on LAYER metal2 = 154117 um.
[12/07 18:32:19   509s] #Total wire length on LAYER metal3 = 267003 um.
[12/07 18:32:19   509s] #Total wire length on LAYER metal4 = 220504 um.
[12/07 18:32:19   509s] #Total wire length on LAYER metal5 = 76205 um.
[12/07 18:32:19   509s] #Total wire length on LAYER metal6 = 2369 um.
[12/07 18:32:19   509s] #Total number of vias = 54968
[12/07 18:32:19   509s] #Up-Via Summary (total 54968):
[12/07 18:32:19   509s] #           
[12/07 18:32:19   509s] #-----------------------
[12/07 18:32:19   509s] #  Metal 1        26443
[12/07 18:32:19   509s] #  Metal 2        20088
[12/07 18:32:19   509s] #  Metal 3         7269
[12/07 18:32:19   509s] #  Metal 4         1134
[12/07 18:32:19   509s] #  Metal 5           34
[12/07 18:32:19   509s] #-----------------------
[12/07 18:32:19   509s] #                 54968 
[12/07 18:32:19   509s] #
[12/07 18:32:19   509s] #Max overcon = 7 tracks.
[12/07 18:32:19   509s] #Total overcon = 2.02%.
[12/07 18:32:19   509s] #Worst layer Gcell overcon rate = 0.00%.
[12/07 18:32:19   509s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 747.52 (MB), peak = 773.07 (MB)
[12/07 18:32:19   509s] #
[12/07 18:32:19   509s] #
[12/07 18:32:19   509s] #Start data preparation for track assignment...
[12/07 18:32:19   509s] #
[12/07 18:32:19   509s] #Data preparation is done on Mon Dec  7 18:32:19 2015
[12/07 18:32:19   509s] #
[12/07 18:32:19   509s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 747.54 (MB), peak = 773.07 (MB)
[12/07 18:32:19   509s] #Start Track Assignment.
[12/07 18:32:20   510s] #Done with 14298 horizontal wires in 1 hboxes and 15149 vertical wires in 1 hboxes.
[12/07 18:32:22   512s] #Done with 3512 horizontal wires in 1 hboxes and 2772 vertical wires in 1 hboxes.
[12/07 18:32:22   512s] #Complete Track Assignment.
[12/07 18:32:22   512s] #Total wire length = 712393 um.
[12/07 18:32:22   512s] #Total half perimeter of net bounding box = 646984 um.
[12/07 18:32:22   512s] #Total wire length on LAYER metal1 = 153 um.
[12/07 18:32:22   512s] #Total wire length on LAYER metal2 = 151429 um.
[12/07 18:32:22   512s] #Total wire length on LAYER metal3 = 261662 um.
[12/07 18:32:22   512s] #Total wire length on LAYER metal4 = 220038 um.
[12/07 18:32:22   512s] #Total wire length on LAYER metal5 = 76705 um.
[12/07 18:32:22   512s] #Total wire length on LAYER metal6 = 2406 um.
[12/07 18:32:22   512s] #Total number of vias = 54968
[12/07 18:32:22   512s] #Up-Via Summary (total 54968):
[12/07 18:32:22   512s] #           
[12/07 18:32:22   512s] #-----------------------
[12/07 18:32:22   512s] #  Metal 1        26443
[12/07 18:32:22   512s] #  Metal 2        20088
[12/07 18:32:22   512s] #  Metal 3         7269
[12/07 18:32:22   512s] #  Metal 4         1134
[12/07 18:32:22   512s] #  Metal 5           34
[12/07 18:32:22   512s] #-----------------------
[12/07 18:32:22   512s] #                 54968 
[12/07 18:32:22   512s] #
[12/07 18:32:22   512s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 727.29 (MB), peak = 773.07 (MB)
[12/07 18:32:22   512s] #
[12/07 18:32:22   512s] #Cpu time = 00:00:05
[12/07 18:32:22   512s] #Elapsed time = 00:00:05
[12/07 18:32:22   512s] #Increased memory = 25.98 (MB)
[12/07 18:32:22   512s] #Total memory = 727.29 (MB)
[12/07 18:32:22   512s] #Peak memory = 773.07 (MB)
[12/07 18:32:22   512s] #
[12/07 18:32:22   512s] #Start Detail Routing..
[12/07 18:32:22   512s] #start initial detail routing ...
[12/07 18:32:43   533s] #    number of violations = 23
[12/07 18:32:43   533s] #
[12/07 18:32:43   533s] #    By Layer and Type :
[12/07 18:32:43   533s] #	         MetSpc   Totals
[12/07 18:32:43   533s] #	metal1        0        0
[12/07 18:32:43   533s] #	metal2       23       23
[12/07 18:32:43   533s] #	Totals       23       23
[12/07 18:32:43   533s] #cpu time = 00:00:21, elapsed time = 00:00:21, memory = 761.64 (MB), peak = 773.07 (MB)
[12/07 18:32:43   533s] #start 1st optimization iteration ...
[12/07 18:32:43   533s] #    number of violations = 0
[12/07 18:32:43   533s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 762.07 (MB), peak = 773.07 (MB)
[12/07 18:32:43   533s] #Complete Detail Routing.
[12/07 18:32:43   533s] #Total wire length = 727261 um.
[12/07 18:32:43   533s] #Total half perimeter of net bounding box = 646984 um.
[12/07 18:32:43   533s] #Total wire length on LAYER metal1 = 49381 um.
[12/07 18:32:43   533s] #Total wire length on LAYER metal2 = 188038 um.
[12/07 18:32:43   533s] #Total wire length on LAYER metal3 = 232314 um.
[12/07 18:32:43   533s] #Total wire length on LAYER metal4 = 185010 um.
[12/07 18:32:43   533s] #Total wire length on LAYER metal5 = 70544 um.
[12/07 18:32:43   533s] #Total wire length on LAYER metal6 = 1973 um.
[12/07 18:32:43   533s] #Total number of vias = 57881
[12/07 18:32:43   533s] #Up-Via Summary (total 57881):
[12/07 18:32:43   533s] #           
[12/07 18:32:43   533s] #-----------------------
[12/07 18:32:43   533s] #  Metal 1        27244
[12/07 18:32:43   533s] #  Metal 2        22275
[12/07 18:32:43   533s] #  Metal 3         7249
[12/07 18:32:43   533s] #  Metal 4         1085
[12/07 18:32:43   533s] #  Metal 5           28
[12/07 18:32:43   533s] #-----------------------
[12/07 18:32:43   533s] #                 57881 
[12/07 18:32:43   533s] #
[12/07 18:32:43   533s] #Total number of DRC violations = 0
[12/07 18:32:43   533s] #Cpu time = 00:00:21
[12/07 18:32:43   533s] #Elapsed time = 00:00:21
[12/07 18:32:43   533s] #Increased memory = 34.79 (MB)
[12/07 18:32:43   533s] #Total memory = 762.09 (MB)
[12/07 18:32:43   533s] #Peak memory = 773.07 (MB)
[12/07 18:32:43   534s] #WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/07 18:32:43   534s] #WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/07 18:32:43   534s] #
[12/07 18:32:43   534s] #Start Post Route wire spreading..
[12/07 18:32:43   534s] #
[12/07 18:32:43   534s] #Start data preparation for wire spreading...
[12/07 18:32:43   534s] #
[12/07 18:32:43   534s] #Data preparation is done on Mon Dec  7 18:32:43 2015
[12/07 18:32:43   534s] #
[12/07 18:32:43   534s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 762.10 (MB), peak = 773.07 (MB)
[12/07 18:32:43   534s] #
[12/07 18:32:43   534s] #Spread distance (# of tracks): min = 0.500000; max = 2.000000
[12/07 18:32:43   534s] #
[12/07 18:32:43   534s] #Start Post Route Wire Spread.
[12/07 18:32:44   535s] #Done with 5799 horizontal wires in 2 hboxes and 6292 vertical wires in 2 hboxes.
[12/07 18:32:45   535s] #Complete Post Route Wire Spread.
[12/07 18:32:45   535s] #
[12/07 18:32:45   535s] #Total wire length = 745620 um.
[12/07 18:32:45   535s] #Total half perimeter of net bounding box = 646984 um.
[12/07 18:32:45   535s] #Total wire length on LAYER metal1 = 49423 um.
[12/07 18:32:45   535s] #Total wire length on LAYER metal2 = 193109 um.
[12/07 18:32:45   535s] #Total wire length on LAYER metal3 = 240992 um.
[12/07 18:32:45   535s] #Total wire length on LAYER metal4 = 189198 um.
[12/07 18:32:45   535s] #Total wire length on LAYER metal5 = 70925 um.
[12/07 18:32:45   535s] #Total wire length on LAYER metal6 = 1973 um.
[12/07 18:32:45   535s] #Total number of vias = 57881
[12/07 18:32:45   535s] #Up-Via Summary (total 57881):
[12/07 18:32:45   535s] #           
[12/07 18:32:45   535s] #-----------------------
[12/07 18:32:45   535s] #  Metal 1        27244
[12/07 18:32:45   535s] #  Metal 2        22275
[12/07 18:32:45   535s] #  Metal 3         7249
[12/07 18:32:45   535s] #  Metal 4         1085
[12/07 18:32:45   535s] #  Metal 5           28
[12/07 18:32:45   535s] #-----------------------
[12/07 18:32:45   535s] #                 57881 
[12/07 18:32:45   535s] #
[12/07 18:32:45   535s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 749.20 (MB), peak = 773.07 (MB)
[12/07 18:32:45   535s] #
[12/07 18:32:45   535s] #Post Route wire spread is done.
[12/07 18:32:45   535s] #Total wire length = 745620 um.
[12/07 18:32:45   535s] #Total half perimeter of net bounding box = 646984 um.
[12/07 18:32:45   535s] #Total wire length on LAYER metal1 = 49423 um.
[12/07 18:32:45   535s] #Total wire length on LAYER metal2 = 193109 um.
[12/07 18:32:45   535s] #Total wire length on LAYER metal3 = 240992 um.
[12/07 18:32:45   535s] #Total wire length on LAYER metal4 = 189198 um.
[12/07 18:32:45   535s] #Total wire length on LAYER metal5 = 70925 um.
[12/07 18:32:45   535s] #Total wire length on LAYER metal6 = 1973 um.
[12/07 18:32:45   535s] #Total number of vias = 57881
[12/07 18:32:45   535s] #Up-Via Summary (total 57881):
[12/07 18:32:45   535s] #           
[12/07 18:32:45   535s] #-----------------------
[12/07 18:32:45   535s] #  Metal 1        27244
[12/07 18:32:45   535s] #  Metal 2        22275
[12/07 18:32:45   535s] #  Metal 3         7249
[12/07 18:32:45   535s] #  Metal 4         1085
[12/07 18:32:45   535s] #  Metal 5           28
[12/07 18:32:45   535s] #-----------------------
[12/07 18:32:45   535s] #                 57881 
[12/07 18:32:45   535s] #
[12/07 18:32:45   535s] #WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/07 18:32:45   535s] #WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/07 18:32:45   535s] #
[12/07 18:32:45   535s] #Start DRC checking..
[12/07 18:32:49   539s] #    number of violations = 0
[12/07 18:32:49   539s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 773.45 (MB), peak = 785.14 (MB)
[12/07 18:32:49   539s] #    number of violations = 0
[12/07 18:32:49   539s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 773.45 (MB), peak = 785.14 (MB)
[12/07 18:32:49   539s] #CELL_VIEW system_top,init has no DRC violation.
[12/07 18:32:49   539s] #Total number of DRC violations = 0
[12/07 18:32:49   539s] #detailRoute Statistics:
[12/07 18:32:49   539s] #Cpu time = 00:00:28
[12/07 18:32:49   539s] #Elapsed time = 00:00:27
[12/07 18:32:49   539s] #Increased memory = 46.16 (MB)
[12/07 18:32:49   539s] #Total memory = 773.45 (MB)
[12/07 18:32:49   539s] #Peak memory = 785.14 (MB)
[12/07 18:32:49   539s] #
[12/07 18:32:49   539s] #globalDetailRoute statistics:
[12/07 18:32:49   539s] #Cpu time = 00:00:33
[12/07 18:32:49   539s] #Elapsed time = 00:00:33
[12/07 18:32:49   539s] #Increased memory = 13.96 (MB)
[12/07 18:32:49   539s] #Total memory = 765.48 (MB)
[12/07 18:32:49   539s] #Peak memory = 785.14 (MB)
[12/07 18:32:49   539s] #Number of warnings = 28
[12/07 18:32:49   539s] #Total number of warnings = 29
[12/07 18:32:49   539s] #Number of fails = 0
[12/07 18:32:49   539s] #Total number of fails = 0
[12/07 18:32:49   539s] #Complete globalDetailRoute on Mon Dec  7 18:32:49 2015
[12/07 18:32:49   539s] #
[12/07 18:32:49   539s] #routeDesign: cpu time = 00:00:33, elapsed time = 00:00:33, memory = 765.48 (MB), peak = 785.14 (MB)
[12/07 18:32:49   539s] *** Message Summary: 0 warning(s), 0 error(s)
[12/07 18:32:49   539s] 
[12/07 18:34:12   549s] <CMD> getFillerMode -quiet
[12/07 18:34:58   554s] <CMD> addFiller -cell filler -prefix FILLER
[12/07 18:34:58   554s] Core basic site is CoreSite
[12/07 18:34:58   554s] **Info: (ENCSP-307): Design contains fractional 1 cell.
[12/07 18:34:58   554s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/07 18:34:58   554s] *INFO: Adding fillers to top-module.
[12/07 18:34:58   554s] *INFO:   Added 26145 filler insts (cell filler / prefix FILLER).
[12/07 18:34:58   554s] *INFO: Total 26145 filler insts added - prefix FILLER (CPU: 0:00:00.2).
[12/07 18:34:58   554s] For 26145 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[12/07 18:34:58   554s] Saving Drc markers ...
[12/07 18:34:58   554s] ... 0 markers are saved ...
[12/07 18:34:58   554s] *INFO: Checking for DRC violations on added fillers.
[12/07 18:34:59   555s] **WARN: (ENCVFG-47):	This warning message means the PG pin of macro/macros is not connected to relevant PG net in the design. If we query the particular PG pin 'net:NULL' will be displayed in the Encounter GUI.
[12/07 18:34:59   555s] 
[12/07 18:34:59   555s] *INFO: Iteration 0-#1, Found 0 DRC violation  (real: 0:00:01.0).
[12/07 18:34:59   555s] *INFO: Adding fillers to top-module.
[12/07 18:34:59   555s] *INFO:   Added 0 filler inst of any cell-type.
[12/07 18:34:59   555s] For 0 new insts, *** Applied 0 GNC rules.
[12/07 18:34:59   555s] Loading Drc markers ...
[12/07 18:34:59   555s] ... 0 markers are loaded ...
[12/07 18:34:59   555s] *INFO: End DRC Checks. (real: 0:00:01.0 ).
[12/07 18:35:33   559s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
[12/07 18:35:33   559s] <CMD> verifyGeometry
[12/07 18:35:33   559s]  *** Starting Verify Geometry (MEM: 900.4) ***
[12/07 18:35:33   559s] 
[12/07 18:35:33   559s]   VERIFY GEOMETRY ...... Starting Verification
[12/07 18:35:33   559s]   VERIFY GEOMETRY ...... Initializing
[12/07 18:35:33   559s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[12/07 18:35:33   559s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[12/07 18:35:33   559s]                   ...... bin size: 3600
[12/07 18:35:33   559s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[12/07 18:35:35   561s] **WARN: (ENCVFG-47):	This warning message means the PG pin of macro/macros is not connected to relevant PG net in the design. If we query the particular PG pin 'net:NULL' will be displayed in the Encounter GUI.
[12/07 18:35:35   561s] 
[12/07 18:35:37   562s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/07 18:35:37   562s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/07 18:35:37   562s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/07 18:35:37   562s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/07 18:35:37   563s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[12/07 18:35:37   563s] VG: elapsed time: 4.00
[12/07 18:35:37   563s] Begin Summary ...
[12/07 18:35:37   563s]   Cells       : 0
[12/07 18:35:37   563s]   SameNet     : 0
[12/07 18:35:37   563s]   Wiring      : 0
[12/07 18:35:37   563s]   Antenna     : 0
[12/07 18:35:37   563s]   Short       : 0
[12/07 18:35:37   563s]   Overlap     : 0
[12/07 18:35:37   563s] End Summary
[12/07 18:35:37   563s] 
[12/07 18:35:37   563s]   Verification Complete : 0 Viols.  0 Wrngs.
[12/07 18:35:37   563s] 
[12/07 18:35:37   563s] **********End: VERIFY GEOMETRY**********
[12/07 18:35:37   563s]  *** verify geometry (CPU: 0:00:03.7  MEM: 137.4M)
[12/07 18:35:37   563s] 
[12/07 18:35:37   563s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 }
[12/07 18:40:40   592s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[12/07 18:40:40   592s] VERIFY_CONNECTIVITY use new engine.
[12/07 18:40:40   592s] 
[12/07 18:40:40   592s] ******** Start: VERIFY CONNECTIVITY ********
[12/07 18:40:40   592s] Start Time: Mon Dec  7 18:40:40 2015
[12/07 18:40:40   592s] 
[12/07 18:40:40   592s] Design Name: system_top
[12/07 18:40:40   592s] Database Units: 1000
[12/07 18:40:40   592s] Design Boundary: (0.0000, 0.0000) (922.4100, 905.0400)
[12/07 18:40:40   592s] Error Limit = 1000; Warning Limit = 50
[12/07 18:40:40   592s] Check all nets
[12/07 18:40:40   593s] **** 18:40:40 **** Processed 5000 nets.
[12/07 18:40:41   593s] 
[12/07 18:40:41   593s] Begin Summary 
[12/07 18:40:41   593s]   Found no problems or warnings.
[12/07 18:40:41   593s] End Summary
[12/07 18:40:41   593s] 
[12/07 18:40:41   593s] End Time: Mon Dec  7 18:40:41 2015
[12/07 18:40:41   593s] Time Elapsed: 0:00:01.0
[12/07 18:40:41   593s] 
[12/07 18:40:41   593s] ******** End: VERIFY CONNECTIVITY ********
[12/07 18:40:41   593s]   Verification Complete : 0 Viols.  0 Wrngs.
[12/07 18:40:41   593s]   (CPU Time: 0:00:00.4  MEM: 0.000M)
[12/07 18:40:41   593s] 
[12/07 18:41:50   600s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[12/07 18:41:50   600s] <CMD> timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix system_top_preCTS -outDir timingReports
[12/07 18:41:50   600s] **WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
[12/07 18:41:50   600s] *** Starting trialRoute (mem=901.6M) ***
[12/07 18:41:50   600s] 
[12/07 18:41:50   600s] There are 0 guide points passed to trialRoute for fixed pins.
[12/07 18:41:50   600s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[12/07 18:41:50   600s] Start to check current routing status for nets...
[12/07 18:41:50   600s] Net CORTEXM0DS_INST/cm0_r00[24] is not routed.
[12/07 18:41:50   600s] All nets will be rerouted.
[12/07 18:41:50   600s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[12/07 18:41:50   600s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[12/07 18:41:50   600s] 
[12/07 18:41:50   600s] Nr of prerouted/Fixed nets = 0
[12/07 18:41:50   600s] routingBox: (0 0) (922410 905040)
[12/07 18:41:50   600s] coreBox:    (10530 10530) (912420 895050)
[12/07 18:41:50   600s] Number of multi-gpin terms=3120, multi-gpins=7002, moved blk term=0/0
[12/07 18:41:50   600s] 
[12/07 18:41:50   600s] Phase 1a route (0:00:00.1 901.6M):
[12/07 18:41:50   600s] Est net length = 7.149e+05um = 3.455e+05H + 3.694e+05V
[12/07 18:41:50   600s] Usage: (19.0%H 25.9%V) = (3.908e+05um 6.646e+05um) = (96121 58611)
[12/07 18:41:50   600s] Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
[12/07 18:41:50   600s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/07 18:41:50   600s] 
[12/07 18:41:50   600s] Phase 1b route (0:00:00.1 901.6M):
[12/07 18:41:50   600s] Usage: (19.0%H 25.9%V) = (3.900e+05um 6.646e+05um) = (95928 58611)
[12/07 18:41:50   600s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/07 18:41:50   600s] 
[12/07 18:41:50   600s] Phase 1c route (0:00:00.1 901.6M):
[12/07 18:41:50   600s] Usage: (19.0%H 25.9%V) = (3.892e+05um 6.641e+05um) = (95732 58564)
[12/07 18:41:50   600s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/07 18:41:50   600s] 
[12/07 18:41:50   600s] Phase 1d route (0:00:00.1 901.6M):
[12/07 18:41:50   600s] Usage: (19.0%H 25.9%V) = (3.892e+05um 6.641e+05um) = (95732 58564)
[12/07 18:41:50   600s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/07 18:41:50   600s] 
[12/07 18:41:50   600s] Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.3 901.6M)

[12/07 18:41:50   600s] 
[12/07 18:41:50   600s] Phase 1e route (0:00:00.0 901.6M):
[12/07 18:41:50   600s] Usage: (19.0%H 25.9%V) = (3.892e+05um 6.641e+05um) = (95732 58564)
[12/07 18:41:50   600s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/07 18:41:50   600s] 
[12/07 18:41:50   600s] Overflow: 0.00% H + 0.00% V (0:00:00.0 901.6M)

[12/07 18:41:50   600s] Usage: (19.0%H 25.9%V) = (3.892e+05um 6.641e+05um) = (95732 58564)
[12/07 18:41:50   600s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/07 18:41:50   600s] 
[12/07 18:41:50   600s] Congestion distribution:
[12/07 18:41:50   600s] 
[12/07 18:41:50   600s] Remain	cntH		cntV
[12/07 18:41:50   600s] --------------------------------------
[12/07 18:41:50   600s] --------------------------------------
[12/07 18:41:50   600s]   2:	0	 0.00%	7	 0.04%
[12/07 18:41:50   600s]   3:	0	 0.00%	43	 0.23%
[12/07 18:41:50   600s]   4:	0	 0.00%	423	 2.28%
[12/07 18:41:50   600s]   5:	18532	100.00%	18059	97.45%
[12/07 18:41:50   600s] 
[12/07 18:41:50   600s] Global route (cpu=0.3s real=0.3s 901.6M)
[12/07 18:41:50   600s] Updating RC grid for preRoute extraction ...
[12/07 18:41:51   601s] 
[12/07 18:41:51   601s] 
[12/07 18:41:51   601s] *** After '-updateRemainTrks' operation: 
[12/07 18:41:51   601s] 
[12/07 18:41:51   601s] Usage: (19.8%H 28.0%V) = (4.062e+05um 7.190e+05um) = (99904 63407)
[12/07 18:41:51   601s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/07 18:41:51   601s] 
[12/07 18:41:51   601s] Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.4 909.6M)

[12/07 18:41:51   601s] 
[12/07 18:41:51   601s] Congestion distribution:
[12/07 18:41:51   601s] 
[12/07 18:41:51   601s] Remain	cntH		cntV
[12/07 18:41:51   601s] --------------------------------------
[12/07 18:41:51   601s] --------------------------------------
[12/07 18:41:51   601s]   0:	0	 0.00%	2	 0.01%
[12/07 18:41:51   601s]   1:	0	 0.00%	7	 0.04%
[12/07 18:41:51   601s]   2:	0	 0.00%	46	 0.25%
[12/07 18:41:51   601s]   3:	0	 0.00%	220	 1.19%
[12/07 18:41:51   601s]   4:	0	 0.00%	636	 3.43%
[12/07 18:41:51   601s]   5:	18532	100.00%	17621	95.08%
[12/07 18:41:51   601s] 
[12/07 18:41:51   601s] 
[12/07 18:41:51   601s] *** Completed Phase 1 route (0:00:01.0 909.6M) ***
[12/07 18:41:51   601s] 
[12/07 18:41:51   601s] 
[12/07 18:41:51   601s] Total length: 7.408e+05um, number of vias: 67142
[12/07 18:41:51   601s] M1(H) length: 0.000e+00um, number of vias: 29900
[12/07 18:41:51   601s] M2(V) length: 1.731e+05um, number of vias: 27004
[12/07 18:41:51   601s] M3(H) length: 3.266e+05um, number of vias: 9843
[12/07 18:41:51   601s] M4(V) length: 2.199e+05um, number of vias: 327
[12/07 18:41:51   601s] M5(H) length: 1.799e+04um, number of vias: 68
[12/07 18:41:51   601s] M6(V) length: 3.193e+03um
[12/07 18:41:51   601s] *** Completed Phase 2 route (0:00:00.4 909.6M) ***
[12/07 18:41:51   601s] 
[12/07 18:41:51   601s] *** Finished all Phases (cpu=0:00:01.4 mem=909.6M) ***
[12/07 18:41:51   601s] dbSprFixZeroViaCodes runtime= 0:00:00.0
[12/07 18:41:51   601s] Peak Memory Usage was 909.6M 
[12/07 18:41:51   601s] TrialRoute+GlbRouteEst total runtime= +0:00:01.6 = 0:00:05.6
[12/07 18:41:51   601s]   TrialRoute full (called 4x) runtime= 0:00:05.4
[12/07 18:41:51   601s]   TrialRoute check only (called once) runtime= 0:00:00.1
[12/07 18:41:51   601s]   GlbRouteEst (called 2x) runtime= 0:00:00.1
[12/07 18:41:51   601s] *** Finished trialRoute (cpu=0:00:01.6 mem=909.6M) ***
[12/07 18:41:51   601s] 
[12/07 18:41:51   601s] Extraction called for design 'system_top' of instances=34736 and nets=8671 using extraction engine 'preRoute' .
[12/07 18:41:51   601s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/07 18:41:51   601s] Type 'man ENCEXT-3530' for more detail.
[12/07 18:41:51   601s] PreRoute RC Extraction called for design system_top.
[12/07 18:41:51   601s] **WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
[12/07 18:41:51   601s] RCMode: PreRoute
[12/07 18:41:51   601s] Capacitance Scaling Factor   : 1.00000
[12/07 18:41:51   601s] Resistance Scaling Factor    : 1.00000
[12/07 18:41:51   601s] Clock Cap Scaling Factor    : 1.00000
[12/07 18:41:51   601s] Clock Res Scaling Factor     : 1.00000
[12/07 18:41:51   601s] Shrink Factor                : 1.00000
[12/07 18:41:51   601s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/07 18:41:51   601s] Updating RC grid for preRoute extraction ...
[12/07 18:41:51   601s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 901.609M)
[12/07 18:41:51   601s] Effort level <high> specified for reg2reg path_group
[12/07 18:41:52   602s] **WARN: (ENCESI-2013):	The power rail of instance CORTEXM0DS_INST/u_logic/L8m2z4_reg term ck has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[12/07 18:41:52   602s] **WARN: (ENCESI-2013):	The power rail of instance CORTEXM0DS_INST/u_logic/L8m2z4_reg term ck has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[12/07 18:41:52   602s] **WARN: (ENCESI-2013):	The power rail of instance CORTEXM0DS_INST/u_logic/D4a3z4_reg term ck has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[12/07 18:41:52   602s] **WARN: (ENCESI-2013):	The power rail of instance CORTEXM0DS_INST/u_logic/Gdo2z4_reg term ck has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[12/07 18:41:52   602s] **WARN: (ENCESI-2013):	The power rail of instance CORTEXM0DS_INST/u_logic/U5a3z4_reg term ck has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[12/07 18:41:52   602s] **WARN: (ENCESI-2013):	The power rail of instance CORTEXM0DS_INST/u_logic/L7a3z4_reg term ck has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[12/07 18:41:52   602s] **WARN: (ENCESI-2013):	The power rail of instance CORTEXM0DS_INST/u_logic/Nfb3z4_reg term ck has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[12/07 18:41:52   602s] **WARN: (ENCESI-2013):	The power rail of instance CORTEXM0DS_INST/u_logic/Gha3z4_reg term ck has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[12/07 18:41:52   602s] **WARN: (ENCESI-2013):	The power rail of instance CORTEXM0DS_INST/u_logic/Taa3z4_reg term ck has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[12/07 18:41:52   602s] **WARN: (ENCESI-2013):	The power rail of instance CORTEXM0DS_INST/u_logic/Mka3z4_reg term ck has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[12/07 18:41:52   602s] **WARN: (ENCESI-2013):	The power rail of instance CORTEXM0DS_INST/u_logic/Qfa3z4_reg term ck has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[12/07 18:41:52   602s] **WARN: (ENCESI-2013):	The power rail of instance CORTEXM0DS_INST/u_logic/J7b3z4_reg term ck has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[12/07 18:41:52   602s] **WARN: (ENCESI-2013):	The power rail of instance CORTEXM0DS_INST/u_logic/Wia3z4_reg term ck has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[12/07 18:41:52   602s] **WARN: (ENCESI-2013):	The power rail of instance CORTEXM0DS_INST/u_logic/Aea3z4_reg term ck has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[12/07 18:41:52   602s] **WARN: (ENCESI-2013):	The power rail of instance CORTEXM0DS_INST/u_logic/W3f3z4_reg term ck has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[12/07 18:41:52   602s] **WARN: (ENCESI-2013):	The power rail of instance CORTEXM0DS_INST/u_logic/Xyn2z4_reg term ck has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[12/07 18:41:52   602s] **WARN: (ENCESI-2013):	The power rail of instance CORTEXM0DS_INST/u_logic/T5g3z4_reg term ck has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[12/07 18:41:52   602s] **WARN: (ENCESI-2013):	The power rail of instance CORTEXM0DS_INST/u_logic/Bge3z4_reg term ck has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[12/07 18:41:52   602s] **WARN: (ENCESI-2013):	The power rail of instance CORTEXM0DS_INST/u_logic/C9a3z4_reg term ck has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[12/07 18:41:52   602s] **WARN: (ENCESI-2013):	The power rail of instance CORTEXM0DS_INST/u_logic/Cma3z4_reg term ck has zero voltage, resetting the power rail to default vdd. Check the power specification of this instance.
[12/07 18:41:52   602s] **WARN: (EMS-63):	Message <ENCESI-2013> has exceeded the default message display limit of 20.
[12/07 18:41:52   602s] To avoid this warning, increase the display limit per unique message by
[12/07 18:41:52   602s] using the set_message -limit <number> command.
[12/07 18:41:52   602s] The message limit can be removed by using the set_message -no_limit command.
[12/07 18:41:52   602s] Note that setting a very large number using the set_message -limit command
[12/07 18:41:52   602s] or removing the message limit using the set_message -no_limit command can
[12/07 18:41:52   602s] significantly increase the log file size.
[12/07 18:41:52   602s] To suppress a message, use the set_message -suppress command.
[12/07 18:41:52   603s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 18:41:52   603s] AAE_THRD: End delay calculation. (MEM=951.883 CPU=0:00:00.8 REAL=0:00:00.0)
[12/07 18:41:53   603s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |  -10.065   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      1 (1)       |   -2065    |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
[12/07 18:41:53   603s] Total CPU time: 3.21 sec
[12/07 18:41:53   603s] Total Real time: 3.0 sec
[12/07 18:41:53   603s] Total Memory Usage: 911.664062 Mbytes
[12/07 18:49:45   664s] <CMD> saveFPlan system_top.fp
[12/07 18:49:56   667s] <CMD> savePlace system_top.place.gz
[12/07 18:49:56   667s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=913.7M) ***
[12/07 18:50:11   669s] <CMD> saveNetlist system_top.v
[12/07 18:50:11   669s] Writing Netlist "system_top.v" ...
[12/07 18:55:11   698s] <CMD> global dbgLefDefOutVersion
[12/07 18:55:11   698s] <CMD> set dbgLefDefOutVersion 5.8
[12/07 18:55:11   698s] <CMD> defOut -floorplan -netlist -routing system_top.def
[12/07 18:55:11   698s] Writing DEF file 'system_top.def', current time is Mon Dec  7 18:55:11 2015 ...
[12/07 18:55:11   698s] unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
[12/07 18:55:11   698s] DEF file 'system_top.def' is written, current time is Mon Dec  7 18:55:11 2015 ...
[12/07 18:55:11   698s] <CMD> set dbgLefDefOutVersion 5.8
[12/07 18:57:30   713s] 
[12/07 18:57:30   713s] *** Memory Usage v#3 (Current mem = 913.668M, initial mem = 92.168M) ***
[12/07 18:57:30   713s] 
[12/07 18:57:30   713s] *** Summary of all messages that are not suppressed in this session:
[12/07 18:57:30   713s] Severity  ID               Count  Summary                                  
[12/07 18:57:30   713s] WARNING   ENCLF-108            1  There is no overlap layer defined in any...
[12/07 18:57:30   713s] WARNING   ENCTS-403            1  Delay calculation was forced to extrapol...
[12/07 18:57:30   713s] WARNING   ENCEXT-6197          5  Capacitance table file not specified. Th...
[12/07 18:57:30   713s] WARNING   ENCEXT-2882          5  Unable to find resistance for via '%s' i...
[12/07 18:57:30   713s] WARNING   ENCEXT-3530          5  The process node is not set. Use the com...
[12/07 18:57:30   713s] WARNING   ENCSYT-7329          3  Cannot load design with init_design, aft...
[12/07 18:57:30   713s] WARNING   ENCSYT-7328          1  The design has been initialized in physi...
[12/07 18:57:30   713s] WARNING   ENCSYC-6123          1  The clearClockDomains command is obsolet...
[12/07 18:57:30   713s] WARNING   ENCCK-1100           1  Command %s is no longer supported when C...
[12/07 18:57:30   713s] ERROR     ENCCK-9000           2  %s                                       
[12/07 18:57:30   713s] ERROR     ENCCK-7120           2  Both setup and hold anlaysis view are no...
[12/07 18:57:30   713s] WARNING   ENCVL-346            2  Module '%s' is instantiated in the netli...
[12/07 18:57:30   713s] ERROR     ENCDB-1216           2  The global net '%s' specified in the glo...
[12/07 18:57:30   713s] WARNING   ENCDB-2504           2  Cell '%s' is instantiated in the Verilog...
[12/07 18:57:30   713s] WARNING   ENCESI-2013      249041  The power rail of instance %s term %s ha...
[12/07 18:57:30   713s] WARNING   ENCVFG-47            2  This warning message means the PG pin of...
[12/07 18:57:30   713s] WARNING   ENCSR-1234           2  Find %d vias whose layer defination is i...
[12/07 18:57:30   713s] WARNING   ENCSR-468            4  Cannot find any standard cell pin connec...
[12/07 18:57:30   713s] WARNING   ENCSR-1253           2  Cannot find any standard cell pin connec...
[12/07 18:57:30   713s] WARNING   ENCSR-1254           2  Cannot find any block pin of net %s. Che...
[12/07 18:57:30   713s] WARNING   ENCSR-1256           2  Cannot find any CORE class pad pin of ne...
[12/07 18:57:30   713s] WARNING   ENCSP-5140           2  Global net connect rules have not been c...
[12/07 18:57:30   713s] WARNING   ENCSP-9513           1  Timing constraint file does not exist    
[12/07 18:57:30   713s] WARNING   ENCSP-9514           1  Non-TimingDriven placement will be perfo...
[12/07 18:57:30   713s] WARNING   ENCSP-315            2  Found %d instances insts with no PG Term...
[12/07 18:57:30   713s] WARNING   ENCSP-9025           1  No scan chain specified/traced.          
[12/07 18:57:30   713s] WARNING   ENCSP-9042           1  Scan chains were not defined, -ignoreSca...
[12/07 18:57:30   713s] WARNING   ENCOPT-3638         84  Cell %s is not defined in any timing ana...
[12/07 18:57:30   713s] ERROR     ENCOPT-600           1  No usable buffer and inverter has been f...
[12/07 18:57:30   713s] WARNING   ENCOPT-3000          4  Buffer footprint is not defined or is an...
[12/07 18:57:30   713s] WARNING   ENCOPT-3001          4  Inverter footprint is not defined or is ...
[12/07 18:57:30   713s] WARNING   ENCTCM-70            1  Option "%s" for command %s is obsolete a...
[12/07 18:57:30   713s] WARNING   ENCTCM-77            1  Option "%s" for command %s is obsolete a...
[12/07 18:57:30   713s] *** Message Summary: 249184 warning(s), 7 error(s)
[12/07 18:57:30   713s] 
[12/07 18:57:30   713s] --- Ending "Encounter" (totcpu=0:11:53, real=1:11:47, mem=913.7M) ---
