Warning (10268): Verilog HDL information at spi.sv(88): always construct contains both blocking and non-blocking assignments File: C:/Users/josem/Documents/Quartus/VGA/spi.sv Line: 88
Info (10281): Verilog HDL Declaration information at spi.sv(21): object "active" differs only in case from object "ACTIVE" in the same scope File: C:/Users/josem/Documents/Quartus/VGA/spi.sv Line: 21
