<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">, 2968, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll, 3202, user unroll pragmas are applied</column>
            <column name="">(2) simplification, 2409, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline, 2402, user inline pragmas are applied</column>
            <column name="">(4) simplification, 2218, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 2091, user array partition pragmas are applied</column>
            <column name="">(2) simplification, 1919, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate , 1940, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape, 3479, apply array reshape pragmas</column>
            <column name="">(5) access patterns, 3526, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification, 3458, loop and instruction simplification</column>
            <column name="">(2) parallelization, 3433, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition, 3377, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification, 3377, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering, 3365, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations, 3350, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="v_frmbuf_wr" col1="v_frmbuf_wr.cpp:115" col2="2968" col3="2218" col4="3526" col5="3377" col6="3350">
                    <row id="2" col0="FrmbufWrHlsDataFlow" col1="v_frmbuf_wr.cpp:69" col2="2834" col3="2152" col4="3461" col5="3324" col6="3285">
                        <row id="9" col0="" col1="v_frmbuf_wr.h:250" col2="7" col3="" col4="" col5="" col6=""/>
                        <row id="6" col0="AXIvideo2MultiPixStream" col1="v_frmbuf_wr.cpp:213" col2="617" col3="304" col4="337" col5="269" col6="263">
                            <row id="1" col0="Scalar" col1="hls_video_core.h:196" col2="5" col3="" col4="" col5="" col6=""/>
                            <row id="3" col0="reg&lt;unsigned short&gt;" col1="x_hls_utils.h:222" col2="2" col2_disp="   2 (2 calls)" col3="2" col3_disp="   2 (2 calls)" col4="2" col4_disp="   2 (2 calls)" col5="2" col5_disp="   2 (2 calls)" col6="8" col6_disp="   8 (2 calls)"/>
                            <row id="7" col0="AXIGetBitFields&lt;120, ap_uint&lt;10&gt; &gt;" col1="hls_axi_io.h:83" col2="222" col2_disp=" 222 (3 calls)" col3="" col4="" col5="" col6="">
                                <row id="4" col0="AXIGetBitFields&lt;120, ap_uint&lt;10&gt; &gt;" col1="hls_axi_io.h:60" col2="204" col2_disp=" 204 (3 calls)" col3="" col4="" col5="" col6=""/>
                            </row>
                        </row>
                        <row id="8" col0="MultiPixStream2Bytes" col1="v_frmbuf_wr.cpp:326" col2="2002" col3="1747" col4="3038" col5="2974" col6="2919">
                            <row id="1" col0="Scalar" col1="hls_video_core.h:196" col2="5" col3="" col4="" col5="" col6=""/>
                        </row>
                        <row id="5" col0="Bytes2AXIMMvideo" col1="v_frmbuf_wr.cpp:1296" col2="164" col3="71" col4="72" col5="67" col6="84"/>
                    </row>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

