<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>LVDS_RX_7_1</name><vendor>Microsemi</vendor><library>SolutionCore</library><version>1.0.1</version><fileSets><fileSet fileSetId="HDL_FILESET"><file fileid="0"><name>Obfuscated\cdcfifo.v</name><fileType>verilogSource</fileType></file><file fileid="1"><name>Obfuscated\cdcfiforam.v</name><fileType>verilogSource</fileType></file><file fileid="2"><name>Obfuscated\Deserializer.v</name><fileType>verilogSource</fileType></file><file fileid="3"><name>Obfuscated\LVDS_RX_7_1.v</name><fileType>verilogSource</fileType></file><file fileid="4"><name>Obfuscated\RX_SYNC.v</name><fileType>verilogSource</fileType></file><file fileid="5"><name>Obfuscated\RX_TOP.v</name><fileType>verilogSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel></Component>