Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'A' [C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/top.v:29]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ALUOP' [C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/top.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'O' [C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/top.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/top.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'O' [C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/top.v:38]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'sel' [C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/top.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'O' [C:/Users/training/calc2/proiect-AMD/calc_vivado_2023/calc_vivado_2023.srcs/sources_1/new/top.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.AddALU
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.MainControl
Compiling module xil_defaultlib.ExtSign
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.RegistersBank
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
