// Seed: 1821335182
module module_0 (
    output uwire id_0,
    input supply1 id_1,
    output uwire id_2,
    input wand id_3,
    output tri1 id_4,
    input tri1 id_5,
    input supply0 id_6,
    input uwire id_7,
    output tri id_8
);
  assign id_8 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd27
) (
    input supply1 id_0,
    output wand id_1,
    output supply1 id_2,
    input supply0 _id_3,
    input wor id_4,
    output wire id_5
);
  wire [id_3 : id_3  ==  1] id_7;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_4,
      id_2,
      id_4,
      id_4,
      id_4,
      id_2
  );
  assign modCall_1.id_7 = 0;
  always @(negedge id_7 or posedge id_0.id_0) force id_2 = 1;
endmodule
