<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM6800/ip/hpm_ddrctl_regs.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('hpm__ddrctl__regs_8h.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">hpm_ddrctl_regs.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p><a href="hpm__ddrctl__regs_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDDRCTL__Type.html">DDRCTL_Type</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a7d5f9a163852cbacba62df19f05e6ec6" id="r_a7d5f9a163852cbacba62df19f05e6ec6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7d5f9a163852cbacba62df19f05e6ec6">DDRCTL_MSTR_ACTIVE_RANKS_MASK</a>&#160;&#160;&#160;(0xF000000UL)</td></tr>
<tr class="separator:a7d5f9a163852cbacba62df19f05e6ec6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff87e5e359824be9b01a276384b351b9" id="r_aff87e5e359824be9b01a276384b351b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aff87e5e359824be9b01a276384b351b9">DDRCTL_MSTR_ACTIVE_RANKS_SHIFT</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:aff87e5e359824be9b01a276384b351b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4242644557d81ebc2e6a279d70887743" id="r_a4242644557d81ebc2e6a279d70887743"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4242644557d81ebc2e6a279d70887743">DDRCTL_MSTR_ACTIVE_RANKS_SET</a>(x)</td></tr>
<tr class="separator:a4242644557d81ebc2e6a279d70887743"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd5dcb94e2722663939d15f7733b1bcf" id="r_afd5dcb94e2722663939d15f7733b1bcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afd5dcb94e2722663939d15f7733b1bcf">DDRCTL_MSTR_ACTIVE_RANKS_GET</a>(x)</td></tr>
<tr class="separator:afd5dcb94e2722663939d15f7733b1bcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab84eadb42385a87b7f7372cbcce5ce46" id="r_ab84eadb42385a87b7f7372cbcce5ce46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab84eadb42385a87b7f7372cbcce5ce46">DDRCTL_MSTR_BURST_RDWR_MASK</a>&#160;&#160;&#160;(0xF0000UL)</td></tr>
<tr class="separator:ab84eadb42385a87b7f7372cbcce5ce46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af074fc137cd4b32e8bc7ee7b96b7b6ac" id="r_af074fc137cd4b32e8bc7ee7b96b7b6ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af074fc137cd4b32e8bc7ee7b96b7b6ac">DDRCTL_MSTR_BURST_RDWR_SHIFT</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:af074fc137cd4b32e8bc7ee7b96b7b6ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2720769d7e778fd4fd39d472daaebac" id="r_ae2720769d7e778fd4fd39d472daaebac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae2720769d7e778fd4fd39d472daaebac">DDRCTL_MSTR_BURST_RDWR_SET</a>(x)</td></tr>
<tr class="separator:ae2720769d7e778fd4fd39d472daaebac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad65fbadd5dc41ad287dc581b61b19fbb" id="r_ad65fbadd5dc41ad287dc581b61b19fbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad65fbadd5dc41ad287dc581b61b19fbb">DDRCTL_MSTR_BURST_RDWR_GET</a>(x)</td></tr>
<tr class="separator:ad65fbadd5dc41ad287dc581b61b19fbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d5141572d15db2ca9eb6cd678f593ab" id="r_a8d5141572d15db2ca9eb6cd678f593ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8d5141572d15db2ca9eb6cd678f593ab">DDRCTL_MSTR_DLL_OFF_MODE_MASK</a>&#160;&#160;&#160;(0x8000U)</td></tr>
<tr class="separator:a8d5141572d15db2ca9eb6cd678f593ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6c0ef36aa41ae25b7f7737cf875c831" id="r_af6c0ef36aa41ae25b7f7737cf875c831"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af6c0ef36aa41ae25b7f7737cf875c831">DDRCTL_MSTR_DLL_OFF_MODE_SHIFT</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:af6c0ef36aa41ae25b7f7737cf875c831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d4170e0d161b46d1b1d502728ddff05" id="r_a0d4170e0d161b46d1b1d502728ddff05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0d4170e0d161b46d1b1d502728ddff05">DDRCTL_MSTR_DLL_OFF_MODE_SET</a>(x)</td></tr>
<tr class="separator:a0d4170e0d161b46d1b1d502728ddff05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b37de929ce9d8cdc3c67df8692cd18c" id="r_a4b37de929ce9d8cdc3c67df8692cd18c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4b37de929ce9d8cdc3c67df8692cd18c">DDRCTL_MSTR_DLL_OFF_MODE_GET</a>(x)</td></tr>
<tr class="separator:a4b37de929ce9d8cdc3c67df8692cd18c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44059f640049df6fc7d068ccadd988e4" id="r_a44059f640049df6fc7d068ccadd988e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a44059f640049df6fc7d068ccadd988e4">DDRCTL_MSTR_DATA_BUS_WIDTH_MASK</a>&#160;&#160;&#160;(0x3000U)</td></tr>
<tr class="separator:a44059f640049df6fc7d068ccadd988e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43195f4efab308c30659367ec70e56fc" id="r_a43195f4efab308c30659367ec70e56fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a43195f4efab308c30659367ec70e56fc">DDRCTL_MSTR_DATA_BUS_WIDTH_SHIFT</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:a43195f4efab308c30659367ec70e56fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7995104a32cef7b3eba32eb2af8382b1" id="r_a7995104a32cef7b3eba32eb2af8382b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7995104a32cef7b3eba32eb2af8382b1">DDRCTL_MSTR_DATA_BUS_WIDTH_SET</a>(x)</td></tr>
<tr class="separator:a7995104a32cef7b3eba32eb2af8382b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7b76291dde72c8e5886ed328627cfb5" id="r_aa7b76291dde72c8e5886ed328627cfb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa7b76291dde72c8e5886ed328627cfb5">DDRCTL_MSTR_DATA_BUS_WIDTH_GET</a>(x)</td></tr>
<tr class="separator:aa7b76291dde72c8e5886ed328627cfb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88a1026c4a846dffa5f1349e27994d43" id="r_a88a1026c4a846dffa5f1349e27994d43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a88a1026c4a846dffa5f1349e27994d43">DDRCTL_MSTR_EN_2T_TIMING_MODE_MASK</a>&#160;&#160;&#160;(0x400U)</td></tr>
<tr class="separator:a88a1026c4a846dffa5f1349e27994d43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad37c154b4425df3c2832ea0b7d8154c0" id="r_ad37c154b4425df3c2832ea0b7d8154c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad37c154b4425df3c2832ea0b7d8154c0">DDRCTL_MSTR_EN_2T_TIMING_MODE_SHIFT</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ad37c154b4425df3c2832ea0b7d8154c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafdf2cfcf137b3e043c5d3abb2d7d507" id="r_aafdf2cfcf137b3e043c5d3abb2d7d507"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aafdf2cfcf137b3e043c5d3abb2d7d507">DDRCTL_MSTR_EN_2T_TIMING_MODE_SET</a>(x)</td></tr>
<tr class="separator:aafdf2cfcf137b3e043c5d3abb2d7d507"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2eaf310104b19318005c9a35794a8f68" id="r_a2eaf310104b19318005c9a35794a8f68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2eaf310104b19318005c9a35794a8f68">DDRCTL_MSTR_EN_2T_TIMING_MODE_GET</a>(x)</td></tr>
<tr class="separator:a2eaf310104b19318005c9a35794a8f68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bff1f618ff13787308415adc2481d42" id="r_a3bff1f618ff13787308415adc2481d42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3bff1f618ff13787308415adc2481d42">DDRCTL_MSTR_BURSTCHOP_MASK</a>&#160;&#160;&#160;(0x200U)</td></tr>
<tr class="separator:a3bff1f618ff13787308415adc2481d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89ce9a58081173029eb003c3f82fdd3b" id="r_a89ce9a58081173029eb003c3f82fdd3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a89ce9a58081173029eb003c3f82fdd3b">DDRCTL_MSTR_BURSTCHOP_SHIFT</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:a89ce9a58081173029eb003c3f82fdd3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ece38df0b1eee878335951f6a65a620" id="r_a9ece38df0b1eee878335951f6a65a620"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9ece38df0b1eee878335951f6a65a620">DDRCTL_MSTR_BURSTCHOP_SET</a>(x)</td></tr>
<tr class="separator:a9ece38df0b1eee878335951f6a65a620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f127124c5bf2d09db15e5b22e95219c" id="r_a2f127124c5bf2d09db15e5b22e95219c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2f127124c5bf2d09db15e5b22e95219c">DDRCTL_MSTR_BURSTCHOP_GET</a>(x)</td></tr>
<tr class="separator:a2f127124c5bf2d09db15e5b22e95219c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac69c19db313e725bc92eb929eae586aa" id="r_ac69c19db313e725bc92eb929eae586aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac69c19db313e725bc92eb929eae586aa">DDRCTL_MSTR_DDR3_MASK</a>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ac69c19db313e725bc92eb929eae586aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6067f5ee47414ae9eac0b3fe0de0a38d" id="r_a6067f5ee47414ae9eac0b3fe0de0a38d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6067f5ee47414ae9eac0b3fe0de0a38d">DDRCTL_MSTR_DDR3_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a6067f5ee47414ae9eac0b3fe0de0a38d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a048bb9af8b52446b67cf363cc0b0803f" id="r_a048bb9af8b52446b67cf363cc0b0803f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a048bb9af8b52446b67cf363cc0b0803f">DDRCTL_MSTR_DDR3_SET</a>(x)</td></tr>
<tr class="separator:a048bb9af8b52446b67cf363cc0b0803f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58feea10af11dee754c061ddceaad833" id="r_a58feea10af11dee754c061ddceaad833"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a58feea10af11dee754c061ddceaad833">DDRCTL_MSTR_DDR3_GET</a>(x)</td></tr>
<tr class="separator:a58feea10af11dee754c061ddceaad833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a064b606d9556f995a96f5e5eeb76d820" id="r_a064b606d9556f995a96f5e5eeb76d820"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a064b606d9556f995a96f5e5eeb76d820">DDRCTL_STAT_SELFREF_TYPE_MASK</a>&#160;&#160;&#160;(0x30U)</td></tr>
<tr class="separator:a064b606d9556f995a96f5e5eeb76d820"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64d9d6bf964d17809b01260a6c6e1ca0" id="r_a64d9d6bf964d17809b01260a6c6e1ca0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a64d9d6bf964d17809b01260a6c6e1ca0">DDRCTL_STAT_SELFREF_TYPE_SHIFT</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:a64d9d6bf964d17809b01260a6c6e1ca0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a957d3dc23d958708dc56cca8e428a725" id="r_a957d3dc23d958708dc56cca8e428a725"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a957d3dc23d958708dc56cca8e428a725">DDRCTL_STAT_SELFREF_TYPE_GET</a>(x)</td></tr>
<tr class="separator:a957d3dc23d958708dc56cca8e428a725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15ab963d10cca01289943d88004361af" id="r_a15ab963d10cca01289943d88004361af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a15ab963d10cca01289943d88004361af">DDRCTL_STAT_OPERATING_MODE_MASK</a>&#160;&#160;&#160;(0x7U)</td></tr>
<tr class="separator:a15ab963d10cca01289943d88004361af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d4fb14549fd88a93f8c3f78f1a8a179" id="r_a4d4fb14549fd88a93f8c3f78f1a8a179"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4d4fb14549fd88a93f8c3f78f1a8a179">DDRCTL_STAT_OPERATING_MODE_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a4d4fb14549fd88a93f8c3f78f1a8a179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc61bd9b19b32cef45ae088ee48d4f56" id="r_adc61bd9b19b32cef45ae088ee48d4f56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adc61bd9b19b32cef45ae088ee48d4f56">DDRCTL_STAT_OPERATING_MODE_GET</a>(x)</td></tr>
<tr class="separator:adc61bd9b19b32cef45ae088ee48d4f56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5049e46a529b3aca946d641b7723928" id="r_af5049e46a529b3aca946d641b7723928"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af5049e46a529b3aca946d641b7723928">DDRCTL_MRCTRL0_MR_WR_MASK</a>&#160;&#160;&#160;(0x80000000UL)</td></tr>
<tr class="separator:af5049e46a529b3aca946d641b7723928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a894fa7158e8621a820b85ff46ba2db49" id="r_a894fa7158e8621a820b85ff46ba2db49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a894fa7158e8621a820b85ff46ba2db49">DDRCTL_MRCTRL0_MR_WR_SHIFT</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:a894fa7158e8621a820b85ff46ba2db49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54a643292697435e1eebc619795d8061" id="r_a54a643292697435e1eebc619795d8061"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a54a643292697435e1eebc619795d8061">DDRCTL_MRCTRL0_MR_WR_SET</a>(x)</td></tr>
<tr class="separator:a54a643292697435e1eebc619795d8061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7619eea3ec2adf84122bca31f71c4ef1" id="r_a7619eea3ec2adf84122bca31f71c4ef1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7619eea3ec2adf84122bca31f71c4ef1">DDRCTL_MRCTRL0_MR_WR_GET</a>(x)</td></tr>
<tr class="separator:a7619eea3ec2adf84122bca31f71c4ef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79cec31f7c8bd975cb7fb1342cea346d" id="r_a79cec31f7c8bd975cb7fb1342cea346d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a79cec31f7c8bd975cb7fb1342cea346d">DDRCTL_MRCTRL0_MR_ADDR_MASK</a>&#160;&#160;&#160;(0xF000U)</td></tr>
<tr class="separator:a79cec31f7c8bd975cb7fb1342cea346d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a912dfeebc1ad0ca36acb91bcae6351" id="r_a6a912dfeebc1ad0ca36acb91bcae6351"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6a912dfeebc1ad0ca36acb91bcae6351">DDRCTL_MRCTRL0_MR_ADDR_SHIFT</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:a6a912dfeebc1ad0ca36acb91bcae6351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bae26a39a9358f69f999470849b3e07" id="r_a5bae26a39a9358f69f999470849b3e07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5bae26a39a9358f69f999470849b3e07">DDRCTL_MRCTRL0_MR_ADDR_SET</a>(x)</td></tr>
<tr class="separator:a5bae26a39a9358f69f999470849b3e07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64d561066114a68bc125a4d8d5cf141b" id="r_a64d561066114a68bc125a4d8d5cf141b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a64d561066114a68bc125a4d8d5cf141b">DDRCTL_MRCTRL0_MR_ADDR_GET</a>(x)</td></tr>
<tr class="separator:a64d561066114a68bc125a4d8d5cf141b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28aa3ebbb95d21e198fdc3d9295df4cd" id="r_a28aa3ebbb95d21e198fdc3d9295df4cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a28aa3ebbb95d21e198fdc3d9295df4cd">DDRCTL_MRCTRL0_MR_RANK_MASK</a>&#160;&#160;&#160;(0xF0U)</td></tr>
<tr class="separator:a28aa3ebbb95d21e198fdc3d9295df4cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7945dd4c6620bb892e3b7aa5d923c72" id="r_ac7945dd4c6620bb892e3b7aa5d923c72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac7945dd4c6620bb892e3b7aa5d923c72">DDRCTL_MRCTRL0_MR_RANK_SHIFT</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ac7945dd4c6620bb892e3b7aa5d923c72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3354cc3792681469e6ae505ad0516ec7" id="r_a3354cc3792681469e6ae505ad0516ec7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3354cc3792681469e6ae505ad0516ec7">DDRCTL_MRCTRL0_MR_RANK_SET</a>(x)</td></tr>
<tr class="separator:a3354cc3792681469e6ae505ad0516ec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95199e8c2cb72eef2cbf072211066018" id="r_a95199e8c2cb72eef2cbf072211066018"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a95199e8c2cb72eef2cbf072211066018">DDRCTL_MRCTRL0_MR_RANK_GET</a>(x)</td></tr>
<tr class="separator:a95199e8c2cb72eef2cbf072211066018"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2da66f0aa6548267b967a674e1691ba" id="r_ae2da66f0aa6548267b967a674e1691ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae2da66f0aa6548267b967a674e1691ba">DDRCTL_MRCTRL1_MR_DATA_MASK</a>&#160;&#160;&#160;(0x3FFFFUL)</td></tr>
<tr class="separator:ae2da66f0aa6548267b967a674e1691ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9c4da2ef2edcf89a71b5e64c96af2a4" id="r_ad9c4da2ef2edcf89a71b5e64c96af2a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad9c4da2ef2edcf89a71b5e64c96af2a4">DDRCTL_MRCTRL1_MR_DATA_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ad9c4da2ef2edcf89a71b5e64c96af2a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fa0cc1ba682aa2a4feb4529b5415b44" id="r_a1fa0cc1ba682aa2a4feb4529b5415b44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1fa0cc1ba682aa2a4feb4529b5415b44">DDRCTL_MRCTRL1_MR_DATA_SET</a>(x)</td></tr>
<tr class="separator:a1fa0cc1ba682aa2a4feb4529b5415b44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27acdbf33909d1d5ae9200affef7550e" id="r_a27acdbf33909d1d5ae9200affef7550e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a27acdbf33909d1d5ae9200affef7550e">DDRCTL_MRCTRL1_MR_DATA_GET</a>(x)</td></tr>
<tr class="separator:a27acdbf33909d1d5ae9200affef7550e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61bfc95ab0d8e1f10a1ae85c42ce5619" id="r_a61bfc95ab0d8e1f10a1ae85c42ce5619"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a61bfc95ab0d8e1f10a1ae85c42ce5619">DDRCTL_MRSTAT_MR_WR_BUSY_MASK</a>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:a61bfc95ab0d8e1f10a1ae85c42ce5619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d76077db020f70f02b91051acdadece" id="r_a9d76077db020f70f02b91051acdadece"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9d76077db020f70f02b91051acdadece">DDRCTL_MRSTAT_MR_WR_BUSY_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a9d76077db020f70f02b91051acdadece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7aaf1e1208487c37283edb9c10f259cd" id="r_a7aaf1e1208487c37283edb9c10f259cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7aaf1e1208487c37283edb9c10f259cd">DDRCTL_MRSTAT_MR_WR_BUSY_GET</a>(x)</td></tr>
<tr class="separator:a7aaf1e1208487c37283edb9c10f259cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dc112a5e7b10ea21cd7f47690006f1e" id="r_a8dc112a5e7b10ea21cd7f47690006f1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8dc112a5e7b10ea21cd7f47690006f1e">DDRCTL_PWRCTL_SELFREF_SW_MASK</a>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="separator:a8dc112a5e7b10ea21cd7f47690006f1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd96983f1c8bef048239f82fcd22c7bd" id="r_abd96983f1c8bef048239f82fcd22c7bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abd96983f1c8bef048239f82fcd22c7bd">DDRCTL_PWRCTL_SELFREF_SW_SHIFT</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:abd96983f1c8bef048239f82fcd22c7bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae88d7fc2a9bb2381a967a6f89307e19f" id="r_ae88d7fc2a9bb2381a967a6f89307e19f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae88d7fc2a9bb2381a967a6f89307e19f">DDRCTL_PWRCTL_SELFREF_SW_SET</a>(x)</td></tr>
<tr class="separator:ae88d7fc2a9bb2381a967a6f89307e19f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa8c6374973a3643bbec519c6cfe3b1c" id="r_aaa8c6374973a3643bbec519c6cfe3b1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaa8c6374973a3643bbec519c6cfe3b1c">DDRCTL_PWRCTL_SELFREF_SW_GET</a>(x)</td></tr>
<tr class="separator:aaa8c6374973a3643bbec519c6cfe3b1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3de4047ee519a8ece8014248828dad6" id="r_ab3de4047ee519a8ece8014248828dad6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab3de4047ee519a8ece8014248828dad6">DDRCTL_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_MASK</a>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:ab3de4047ee519a8ece8014248828dad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb7913f2660b22f5376e76f56a0156b1" id="r_afb7913f2660b22f5376e76f56a0156b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afb7913f2660b22f5376e76f56a0156b1">DDRCTL_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_SHIFT</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:afb7913f2660b22f5376e76f56a0156b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a709399bc200bc91e558be6f0c803300d" id="r_a709399bc200bc91e558be6f0c803300d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a709399bc200bc91e558be6f0c803300d">DDRCTL_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_SET</a>(x)</td></tr>
<tr class="separator:a709399bc200bc91e558be6f0c803300d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bcb85360adb8a503c26b5d05050fc23" id="r_a0bcb85360adb8a503c26b5d05050fc23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0bcb85360adb8a503c26b5d05050fc23">DDRCTL_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_GET</a>(x)</td></tr>
<tr class="separator:a0bcb85360adb8a503c26b5d05050fc23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7cff2478d5a5ca44826f5aa0180c29d" id="r_ae7cff2478d5a5ca44826f5aa0180c29d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae7cff2478d5a5ca44826f5aa0180c29d">DDRCTL_PWRCTL_POWERDOWN_EN_MASK</a>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:ae7cff2478d5a5ca44826f5aa0180c29d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b84a4fe8c9d5d02c0bff53d1030a2de" id="r_a9b84a4fe8c9d5d02c0bff53d1030a2de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9b84a4fe8c9d5d02c0bff53d1030a2de">DDRCTL_PWRCTL_POWERDOWN_EN_SHIFT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:a9b84a4fe8c9d5d02c0bff53d1030a2de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abaf417fe7faab8a358cce9214d30ff69" id="r_abaf417fe7faab8a358cce9214d30ff69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abaf417fe7faab8a358cce9214d30ff69">DDRCTL_PWRCTL_POWERDOWN_EN_SET</a>(x)</td></tr>
<tr class="separator:abaf417fe7faab8a358cce9214d30ff69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb9c20b5eb4c5e1bd99092052585f300" id="r_aeb9c20b5eb4c5e1bd99092052585f300"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aeb9c20b5eb4c5e1bd99092052585f300">DDRCTL_PWRCTL_POWERDOWN_EN_GET</a>(x)</td></tr>
<tr class="separator:aeb9c20b5eb4c5e1bd99092052585f300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0384daed68de2d2ae4b7989559ae44ea" id="r_a0384daed68de2d2ae4b7989559ae44ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0384daed68de2d2ae4b7989559ae44ea">DDRCTL_PWRCTL_SELFREF_EN_MASK</a>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:a0384daed68de2d2ae4b7989559ae44ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a645d19242c254c22dd183bcaf054cdb6" id="r_a645d19242c254c22dd183bcaf054cdb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a645d19242c254c22dd183bcaf054cdb6">DDRCTL_PWRCTL_SELFREF_EN_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a645d19242c254c22dd183bcaf054cdb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4389600bc9264c666807291b87d4d235" id="r_a4389600bc9264c666807291b87d4d235"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4389600bc9264c666807291b87d4d235">DDRCTL_PWRCTL_SELFREF_EN_SET</a>(x)</td></tr>
<tr class="separator:a4389600bc9264c666807291b87d4d235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1fc52acc1f5b345b08d847208f9f0a1" id="r_ae1fc52acc1f5b345b08d847208f9f0a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae1fc52acc1f5b345b08d847208f9f0a1">DDRCTL_PWRCTL_SELFREF_EN_GET</a>(x)</td></tr>
<tr class="separator:ae1fc52acc1f5b345b08d847208f9f0a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18559e3b0aed7058a359e7d56ee55ff1" id="r_a18559e3b0aed7058a359e7d56ee55ff1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a18559e3b0aed7058a359e7d56ee55ff1">DDRCTL_PWRTMG_SELFREF_TO_X32_MASK</a>&#160;&#160;&#160;(0xFF0000UL)</td></tr>
<tr class="separator:a18559e3b0aed7058a359e7d56ee55ff1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d9c688a2ef66db813408e63622bdc7f" id="r_a7d9c688a2ef66db813408e63622bdc7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7d9c688a2ef66db813408e63622bdc7f">DDRCTL_PWRTMG_SELFREF_TO_X32_SHIFT</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:a7d9c688a2ef66db813408e63622bdc7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af89b05fdbddc816724c7eab0873beda7" id="r_af89b05fdbddc816724c7eab0873beda7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af89b05fdbddc816724c7eab0873beda7">DDRCTL_PWRTMG_SELFREF_TO_X32_SET</a>(x)</td></tr>
<tr class="separator:af89b05fdbddc816724c7eab0873beda7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9732d8a96fe0e9ac25ee99b4c9ed995b" id="r_a9732d8a96fe0e9ac25ee99b4c9ed995b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9732d8a96fe0e9ac25ee99b4c9ed995b">DDRCTL_PWRTMG_SELFREF_TO_X32_GET</a>(x)</td></tr>
<tr class="separator:a9732d8a96fe0e9ac25ee99b4c9ed995b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4851bf5a06c26469771ded07411ef602" id="r_a4851bf5a06c26469771ded07411ef602"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4851bf5a06c26469771ded07411ef602">DDRCTL_PWRTMG_POWERDOWN_TO_X32_MASK</a>&#160;&#160;&#160;(0x1FU)</td></tr>
<tr class="separator:a4851bf5a06c26469771ded07411ef602"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6a495ce1b9b77fecdc713b8d60ae8d7" id="r_ac6a495ce1b9b77fecdc713b8d60ae8d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac6a495ce1b9b77fecdc713b8d60ae8d7">DDRCTL_PWRTMG_POWERDOWN_TO_X32_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ac6a495ce1b9b77fecdc713b8d60ae8d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acba74480acd0f2563b8cc729919b0c0a" id="r_acba74480acd0f2563b8cc729919b0c0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acba74480acd0f2563b8cc729919b0c0a">DDRCTL_PWRTMG_POWERDOWN_TO_X32_SET</a>(x)</td></tr>
<tr class="separator:acba74480acd0f2563b8cc729919b0c0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81489f3da748517a31c1db5691c1a9bf" id="r_a81489f3da748517a31c1db5691c1a9bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a81489f3da748517a31c1db5691c1a9bf">DDRCTL_PWRTMG_POWERDOWN_TO_X32_GET</a>(x)</td></tr>
<tr class="separator:a81489f3da748517a31c1db5691c1a9bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf8989d11cf55e5f772bf827458c8181" id="r_adf8989d11cf55e5f772bf827458c8181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adf8989d11cf55e5f772bf827458c8181">DDRCTL_HWLPCTL_HW_LP_IDLE_X32_MASK</a>&#160;&#160;&#160;(0xFFF0000UL)</td></tr>
<tr class="separator:adf8989d11cf55e5f772bf827458c8181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab045668f951707d477dd414f40944543" id="r_ab045668f951707d477dd414f40944543"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab045668f951707d477dd414f40944543">DDRCTL_HWLPCTL_HW_LP_IDLE_X32_SHIFT</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ab045668f951707d477dd414f40944543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae116db8d3bf0a069a54152a6723932f4" id="r_ae116db8d3bf0a069a54152a6723932f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae116db8d3bf0a069a54152a6723932f4">DDRCTL_HWLPCTL_HW_LP_IDLE_X32_SET</a>(x)</td></tr>
<tr class="separator:ae116db8d3bf0a069a54152a6723932f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb355862f465ba1f97920ee3f076b530" id="r_acb355862f465ba1f97920ee3f076b530"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acb355862f465ba1f97920ee3f076b530">DDRCTL_HWLPCTL_HW_LP_IDLE_X32_GET</a>(x)</td></tr>
<tr class="separator:acb355862f465ba1f97920ee3f076b530"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4291f129698282a15975000c43779ac2" id="r_a4291f129698282a15975000c43779ac2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4291f129698282a15975000c43779ac2">DDRCTL_HWLPCTL_HW_LP_EXIT_IDLE_EN_MASK</a>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:a4291f129698282a15975000c43779ac2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa558f6064fcb5a4aa60aefc84bb75f5" id="r_aaa558f6064fcb5a4aa60aefc84bb75f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaa558f6064fcb5a4aa60aefc84bb75f5">DDRCTL_HWLPCTL_HW_LP_EXIT_IDLE_EN_SHIFT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:aaa558f6064fcb5a4aa60aefc84bb75f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52d489930a0d2ee28267925aa43f4d7c" id="r_a52d489930a0d2ee28267925aa43f4d7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a52d489930a0d2ee28267925aa43f4d7c">DDRCTL_HWLPCTL_HW_LP_EXIT_IDLE_EN_SET</a>(x)</td></tr>
<tr class="separator:a52d489930a0d2ee28267925aa43f4d7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a127454e5582326d1b3d217775e7c0619" id="r_a127454e5582326d1b3d217775e7c0619"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a127454e5582326d1b3d217775e7c0619">DDRCTL_HWLPCTL_HW_LP_EXIT_IDLE_EN_GET</a>(x)</td></tr>
<tr class="separator:a127454e5582326d1b3d217775e7c0619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b3eb1dd9892418abcaa49de054edcfe" id="r_a1b3eb1dd9892418abcaa49de054edcfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1b3eb1dd9892418abcaa49de054edcfe">DDRCTL_HWLPCTL_HW_LP_EN_MASK</a>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:a1b3eb1dd9892418abcaa49de054edcfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a8c3b43a7ec3d3c171fc556e52079dc" id="r_a9a8c3b43a7ec3d3c171fc556e52079dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9a8c3b43a7ec3d3c171fc556e52079dc">DDRCTL_HWLPCTL_HW_LP_EN_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a9a8c3b43a7ec3d3c171fc556e52079dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0aca79247ccce7c8acb555de1afbfe6" id="r_ae0aca79247ccce7c8acb555de1afbfe6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae0aca79247ccce7c8acb555de1afbfe6">DDRCTL_HWLPCTL_HW_LP_EN_SET</a>(x)</td></tr>
<tr class="separator:ae0aca79247ccce7c8acb555de1afbfe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e98df6916d4c471b97a265550d8b33f" id="r_a8e98df6916d4c471b97a265550d8b33f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8e98df6916d4c471b97a265550d8b33f">DDRCTL_HWLPCTL_HW_LP_EN_GET</a>(x)</td></tr>
<tr class="separator:a8e98df6916d4c471b97a265550d8b33f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2964a960901347c513ce21b11d67e823" id="r_a2964a960901347c513ce21b11d67e823"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2964a960901347c513ce21b11d67e823">DDRCTL_RFSHCTL0_REFRESH_MARGIN_MASK</a>&#160;&#160;&#160;(0xF00000UL)</td></tr>
<tr class="separator:a2964a960901347c513ce21b11d67e823"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa950779f6efb9ebf20a6303dae379137" id="r_aa950779f6efb9ebf20a6303dae379137"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa950779f6efb9ebf20a6303dae379137">DDRCTL_RFSHCTL0_REFRESH_MARGIN_SHIFT</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:aa950779f6efb9ebf20a6303dae379137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04ac2188179308a2ef05dcdcdbcdb49d" id="r_a04ac2188179308a2ef05dcdcdbcdb49d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a04ac2188179308a2ef05dcdcdbcdb49d">DDRCTL_RFSHCTL0_REFRESH_MARGIN_SET</a>(x)</td></tr>
<tr class="separator:a04ac2188179308a2ef05dcdcdbcdb49d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75d90c4f5bd6054a5a70c4d118912ad4" id="r_a75d90c4f5bd6054a5a70c4d118912ad4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a75d90c4f5bd6054a5a70c4d118912ad4">DDRCTL_RFSHCTL0_REFRESH_MARGIN_GET</a>(x)</td></tr>
<tr class="separator:a75d90c4f5bd6054a5a70c4d118912ad4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa884cbadfdd31284c02040502a62b0c5" id="r_aa884cbadfdd31284c02040502a62b0c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa884cbadfdd31284c02040502a62b0c5">DDRCTL_RFSHCTL0_REFRESH_TO_X32_MASK</a>&#160;&#160;&#160;(0x1F000UL)</td></tr>
<tr class="separator:aa884cbadfdd31284c02040502a62b0c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a680a264fc9d7ecb02e3d7d8d227dd51e" id="r_a680a264fc9d7ecb02e3d7d8d227dd51e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a680a264fc9d7ecb02e3d7d8d227dd51e">DDRCTL_RFSHCTL0_REFRESH_TO_X32_SHIFT</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:a680a264fc9d7ecb02e3d7d8d227dd51e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7676fec14bc38576eaa6587176bcc700" id="r_a7676fec14bc38576eaa6587176bcc700"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7676fec14bc38576eaa6587176bcc700">DDRCTL_RFSHCTL0_REFRESH_TO_X32_SET</a>(x)</td></tr>
<tr class="separator:a7676fec14bc38576eaa6587176bcc700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8589346b42ab16d0901daf0926f61374" id="r_a8589346b42ab16d0901daf0926f61374"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8589346b42ab16d0901daf0926f61374">DDRCTL_RFSHCTL0_REFRESH_TO_X32_GET</a>(x)</td></tr>
<tr class="separator:a8589346b42ab16d0901daf0926f61374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6242f6eb44ee610863bb6bad960c2b20" id="r_a6242f6eb44ee610863bb6bad960c2b20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6242f6eb44ee610863bb6bad960c2b20">DDRCTL_RFSHCTL0_REFRESH_BURST_MASK</a>&#160;&#160;&#160;(0x1F0U)</td></tr>
<tr class="separator:a6242f6eb44ee610863bb6bad960c2b20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afacc5644ce5144d6a233215a6302f7ab" id="r_afacc5644ce5144d6a233215a6302f7ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afacc5644ce5144d6a233215a6302f7ab">DDRCTL_RFSHCTL0_REFRESH_BURST_SHIFT</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:afacc5644ce5144d6a233215a6302f7ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec46d79cdf61da3e8b5d8e77531fc015" id="r_aec46d79cdf61da3e8b5d8e77531fc015"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aec46d79cdf61da3e8b5d8e77531fc015">DDRCTL_RFSHCTL0_REFRESH_BURST_SET</a>(x)</td></tr>
<tr class="separator:aec46d79cdf61da3e8b5d8e77531fc015"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6506b10c6745ee158c6771a50fd20b51" id="r_a6506b10c6745ee158c6771a50fd20b51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6506b10c6745ee158c6771a50fd20b51">DDRCTL_RFSHCTL0_REFRESH_BURST_GET</a>(x)</td></tr>
<tr class="separator:a6506b10c6745ee158c6771a50fd20b51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2eaaeec5dceadf3a21702f48787fc625" id="r_a2eaaeec5dceadf3a21702f48787fc625"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2eaaeec5dceadf3a21702f48787fc625">DDRCTL_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32_MASK</a>&#160;&#160;&#160;(0xFFF0000UL)</td></tr>
<tr class="separator:a2eaaeec5dceadf3a21702f48787fc625"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65eadd6fdff9dfc6d97d5258fbb9105a" id="r_a65eadd6fdff9dfc6d97d5258fbb9105a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a65eadd6fdff9dfc6d97d5258fbb9105a">DDRCTL_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32_SHIFT</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:a65eadd6fdff9dfc6d97d5258fbb9105a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af40449b9e5e6cd80cd23b8d30372b130" id="r_af40449b9e5e6cd80cd23b8d30372b130"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af40449b9e5e6cd80cd23b8d30372b130">DDRCTL_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32_SET</a>(x)</td></tr>
<tr class="separator:af40449b9e5e6cd80cd23b8d30372b130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a982af433690bfdc265c60924683d5c" id="r_a5a982af433690bfdc265c60924683d5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5a982af433690bfdc265c60924683d5c">DDRCTL_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32_GET</a>(x)</td></tr>
<tr class="separator:a5a982af433690bfdc265c60924683d5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ae44f9345900be0a422737628f5ef5a" id="r_a9ae44f9345900be0a422737628f5ef5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9ae44f9345900be0a422737628f5ef5a">DDRCTL_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32_MASK</a>&#160;&#160;&#160;(0xFFFU)</td></tr>
<tr class="separator:a9ae44f9345900be0a422737628f5ef5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63fbb15bd682de372d5e227b2e2f71bd" id="r_a63fbb15bd682de372d5e227b2e2f71bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a63fbb15bd682de372d5e227b2e2f71bd">DDRCTL_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a63fbb15bd682de372d5e227b2e2f71bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae529f86cc8810142da5ed7985c89dc05" id="r_ae529f86cc8810142da5ed7985c89dc05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae529f86cc8810142da5ed7985c89dc05">DDRCTL_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32_SET</a>(x)</td></tr>
<tr class="separator:ae529f86cc8810142da5ed7985c89dc05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a363f7d386ecb27fce3363c01dfdb1d83" id="r_a363f7d386ecb27fce3363c01dfdb1d83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a363f7d386ecb27fce3363c01dfdb1d83">DDRCTL_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32_GET</a>(x)</td></tr>
<tr class="separator:a363f7d386ecb27fce3363c01dfdb1d83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15505a151cc3d9a35a305fd6a643d2a3" id="r_a15505a151cc3d9a35a305fd6a643d2a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a15505a151cc3d9a35a305fd6a643d2a3">DDRCTL_RFSHCTL3_REFRESH_UPDATE_LEVEL_MASK</a>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:a15505a151cc3d9a35a305fd6a643d2a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a659b480763b4147677dbe16f0d9d8f1f" id="r_a659b480763b4147677dbe16f0d9d8f1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a659b480763b4147677dbe16f0d9d8f1f">DDRCTL_RFSHCTL3_REFRESH_UPDATE_LEVEL_SHIFT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:a659b480763b4147677dbe16f0d9d8f1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accbd98dd12b0d88fc67c3182685d2c58" id="r_accbd98dd12b0d88fc67c3182685d2c58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#accbd98dd12b0d88fc67c3182685d2c58">DDRCTL_RFSHCTL3_REFRESH_UPDATE_LEVEL_SET</a>(x)</td></tr>
<tr class="separator:accbd98dd12b0d88fc67c3182685d2c58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad991d777038a757ff8aa3541ce216628" id="r_ad991d777038a757ff8aa3541ce216628"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad991d777038a757ff8aa3541ce216628">DDRCTL_RFSHCTL3_REFRESH_UPDATE_LEVEL_GET</a>(x)</td></tr>
<tr class="separator:ad991d777038a757ff8aa3541ce216628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a772f530100fc212b9a852cd2801cf2f9" id="r_a772f530100fc212b9a852cd2801cf2f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a772f530100fc212b9a852cd2801cf2f9">DDRCTL_RFSHCTL3_DIS_AUTO_REFRESH_MASK</a>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:a772f530100fc212b9a852cd2801cf2f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6e34dd5028fcbccbfcec8447472a8ac" id="r_ab6e34dd5028fcbccbfcec8447472a8ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab6e34dd5028fcbccbfcec8447472a8ac">DDRCTL_RFSHCTL3_DIS_AUTO_REFRESH_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ab6e34dd5028fcbccbfcec8447472a8ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e7703f6a6d0b232432847b95fc8f5ff" id="r_a1e7703f6a6d0b232432847b95fc8f5ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1e7703f6a6d0b232432847b95fc8f5ff">DDRCTL_RFSHCTL3_DIS_AUTO_REFRESH_SET</a>(x)</td></tr>
<tr class="separator:a1e7703f6a6d0b232432847b95fc8f5ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60b6629dbbb45d4509a026337dc3d7ae" id="r_a60b6629dbbb45d4509a026337dc3d7ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a60b6629dbbb45d4509a026337dc3d7ae">DDRCTL_RFSHCTL3_DIS_AUTO_REFRESH_GET</a>(x)</td></tr>
<tr class="separator:a60b6629dbbb45d4509a026337dc3d7ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a566e885f761ad8e24100ebb14fb41c89" id="r_a566e885f761ad8e24100ebb14fb41c89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a566e885f761ad8e24100ebb14fb41c89">DDRCTL_RFSHTMG_T_RFC_NOM_X32_MASK</a>&#160;&#160;&#160;(0xFFF0000UL)</td></tr>
<tr class="separator:a566e885f761ad8e24100ebb14fb41c89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a616b988cd37c3053905fdd3bec35ca6a" id="r_a616b988cd37c3053905fdd3bec35ca6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a616b988cd37c3053905fdd3bec35ca6a">DDRCTL_RFSHTMG_T_RFC_NOM_X32_SHIFT</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:a616b988cd37c3053905fdd3bec35ca6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa9cf4f945da449b54bc7a2aea079a81" id="r_aaa9cf4f945da449b54bc7a2aea079a81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaa9cf4f945da449b54bc7a2aea079a81">DDRCTL_RFSHTMG_T_RFC_NOM_X32_SET</a>(x)</td></tr>
<tr class="separator:aaa9cf4f945da449b54bc7a2aea079a81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af873a0867d0006790a8762e5c8b9a017" id="r_af873a0867d0006790a8762e5c8b9a017"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af873a0867d0006790a8762e5c8b9a017">DDRCTL_RFSHTMG_T_RFC_NOM_X32_GET</a>(x)</td></tr>
<tr class="separator:af873a0867d0006790a8762e5c8b9a017"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabba8597bbdf9bfb22a037ca0ee02ed0" id="r_aabba8597bbdf9bfb22a037ca0ee02ed0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aabba8597bbdf9bfb22a037ca0ee02ed0">DDRCTL_RFSHTMG_T_RFC_MIN_MASK</a>&#160;&#160;&#160;(0x1FFU)</td></tr>
<tr class="separator:aabba8597bbdf9bfb22a037ca0ee02ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9339efd2195b102e094754ff89b245d" id="r_ab9339efd2195b102e094754ff89b245d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab9339efd2195b102e094754ff89b245d">DDRCTL_RFSHTMG_T_RFC_MIN_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ab9339efd2195b102e094754ff89b245d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8591007c48740852764cf9f6bc69ee5" id="r_ad8591007c48740852764cf9f6bc69ee5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad8591007c48740852764cf9f6bc69ee5">DDRCTL_RFSHTMG_T_RFC_MIN_SET</a>(x)</td></tr>
<tr class="separator:ad8591007c48740852764cf9f6bc69ee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad14aa6107e6b45eb78ef2110ca38bb0" id="r_aad14aa6107e6b45eb78ef2110ca38bb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aad14aa6107e6b45eb78ef2110ca38bb0">DDRCTL_RFSHTMG_T_RFC_MIN_GET</a>(x)</td></tr>
<tr class="separator:aad14aa6107e6b45eb78ef2110ca38bb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f6258b7b46cf81cb3aa31eea4a39fc9" id="r_a9f6258b7b46cf81cb3aa31eea4a39fc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9f6258b7b46cf81cb3aa31eea4a39fc9">DDRCTL_ECCUADDR0_ECC_UNCORR_RANK_MASK</a>&#160;&#160;&#160;(0x3000000UL)</td></tr>
<tr class="separator:a9f6258b7b46cf81cb3aa31eea4a39fc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80c28f8d1a968f7b7c7332fde0627e3d" id="r_a80c28f8d1a968f7b7c7332fde0627e3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a80c28f8d1a968f7b7c7332fde0627e3d">DDRCTL_ECCUADDR0_ECC_UNCORR_RANK_SHIFT</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:a80c28f8d1a968f7b7c7332fde0627e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ef88ead66eb8b551802bd3cbb511f30" id="r_a9ef88ead66eb8b551802bd3cbb511f30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9ef88ead66eb8b551802bd3cbb511f30">DDRCTL_ECCUADDR0_ECC_UNCORR_RANK_GET</a>(x)</td></tr>
<tr class="separator:a9ef88ead66eb8b551802bd3cbb511f30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70babf2995d3a8ddf898a9456bd8dd20" id="r_a70babf2995d3a8ddf898a9456bd8dd20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a70babf2995d3a8ddf898a9456bd8dd20">DDRCTL_ECCUADDR0_ECC_UNCORR_ROW_MASK</a>&#160;&#160;&#160;(0x3FFFFUL)</td></tr>
<tr class="separator:a70babf2995d3a8ddf898a9456bd8dd20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e2c72d0a329488d2f47ddf87c4f9bea" id="r_a4e2c72d0a329488d2f47ddf87c4f9bea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4e2c72d0a329488d2f47ddf87c4f9bea">DDRCTL_ECCUADDR0_ECC_UNCORR_ROW_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a4e2c72d0a329488d2f47ddf87c4f9bea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69a15dce55343f6846c5decd4268ad3d" id="r_a69a15dce55343f6846c5decd4268ad3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a69a15dce55343f6846c5decd4268ad3d">DDRCTL_ECCUADDR0_ECC_UNCORR_ROW_GET</a>(x)</td></tr>
<tr class="separator:a69a15dce55343f6846c5decd4268ad3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26500f2dd6dc56cdc68551fda39734d8" id="r_a26500f2dd6dc56cdc68551fda39734d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a26500f2dd6dc56cdc68551fda39734d8">DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR_MASK</a>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:a26500f2dd6dc56cdc68551fda39734d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6983c6a0d6dac1cfd00a7f5903022020" id="r_a6983c6a0d6dac1cfd00a7f5903022020"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6983c6a0d6dac1cfd00a7f5903022020">DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR_SHIFT</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:a6983c6a0d6dac1cfd00a7f5903022020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a026473cb0d7aa68898febf54e06a6f52" id="r_a026473cb0d7aa68898febf54e06a6f52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a026473cb0d7aa68898febf54e06a6f52">DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR_SET</a>(x)</td></tr>
<tr class="separator:a026473cb0d7aa68898febf54e06a6f52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa56f17d4aaf35e5888e3c679822466d" id="r_aaa56f17d4aaf35e5888e3c679822466d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaa56f17d4aaf35e5888e3c679822466d">DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR_GET</a>(x)</td></tr>
<tr class="separator:aaa56f17d4aaf35e5888e3c679822466d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5165b2733b85e6075f6d17c78d2f8e7e" id="r_a5165b2733b85e6075f6d17c78d2f8e7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5165b2733b85e6075f6d17c78d2f8e7e">DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR_MASK</a>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:a5165b2733b85e6075f6d17c78d2f8e7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e92545410d6399483805f171425137d" id="r_a1e92545410d6399483805f171425137d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1e92545410d6399483805f171425137d">DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR_SHIFT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:a1e92545410d6399483805f171425137d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac1f017ba67afd2952f091d11db9d442" id="r_aac1f017ba67afd2952f091d11db9d442"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aac1f017ba67afd2952f091d11db9d442">DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR_SET</a>(x)</td></tr>
<tr class="separator:aac1f017ba67afd2952f091d11db9d442"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8241191f0383b57d9f86805d8b6fb5b7" id="r_a8241191f0383b57d9f86805d8b6fb5b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8241191f0383b57d9f86805d8b6fb5b7">DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR_GET</a>(x)</td></tr>
<tr class="separator:a8241191f0383b57d9f86805d8b6fb5b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51f7d7f0add41445b8a53507e0fa270d" id="r_a51f7d7f0add41445b8a53507e0fa270d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a51f7d7f0add41445b8a53507e0fa270d">DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_EN_MASK</a>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:a51f7d7f0add41445b8a53507e0fa270d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb4023a21809eb436a55d3fb642f7b3e" id="r_acb4023a21809eb436a55d3fb642f7b3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acb4023a21809eb436a55d3fb642f7b3e">DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_EN_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:acb4023a21809eb436a55d3fb642f7b3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a909acf2d07f5ec76ff7304c934d63afd" id="r_a909acf2d07f5ec76ff7304c934d63afd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a909acf2d07f5ec76ff7304c934d63afd">DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_EN_SET</a>(x)</td></tr>
<tr class="separator:a909acf2d07f5ec76ff7304c934d63afd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76322b66dccaec08832bf1cebbf8ce46" id="r_a76322b66dccaec08832bf1cebbf8ce46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a76322b66dccaec08832bf1cebbf8ce46">DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_EN_GET</a>(x)</td></tr>
<tr class="separator:a76322b66dccaec08832bf1cebbf8ce46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3492c70fd781bfa46a3b60e021b45f9" id="r_aa3492c70fd781bfa46a3b60e021b45f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa3492c70fd781bfa46a3b60e021b45f9">DDRCTL_CRCPARSTAT_DFI_ALERT_ERR_INT_MASK</a>&#160;&#160;&#160;(0x10000UL)</td></tr>
<tr class="separator:aa3492c70fd781bfa46a3b60e021b45f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a371cd0c1c968b416e7d86818eda26565" id="r_a371cd0c1c968b416e7d86818eda26565"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a371cd0c1c968b416e7d86818eda26565">DDRCTL_CRCPARSTAT_DFI_ALERT_ERR_INT_SHIFT</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:a371cd0c1c968b416e7d86818eda26565"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a318e9a5c5fa64052e9ac322f62989c3b" id="r_a318e9a5c5fa64052e9ac322f62989c3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a318e9a5c5fa64052e9ac322f62989c3b">DDRCTL_CRCPARSTAT_DFI_ALERT_ERR_INT_GET</a>(x)</td></tr>
<tr class="separator:a318e9a5c5fa64052e9ac322f62989c3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d28c18740d305ad637f4941ecbebddb" id="r_a9d28c18740d305ad637f4941ecbebddb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9d28c18740d305ad637f4941ecbebddb">DDRCTL_CRCPARSTAT_DFI_ALERT_ERR_CNT_MASK</a>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:a9d28c18740d305ad637f4941ecbebddb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad739267cb567d8dfd25c8f1f3e9324ea" id="r_ad739267cb567d8dfd25c8f1f3e9324ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad739267cb567d8dfd25c8f1f3e9324ea">DDRCTL_CRCPARSTAT_DFI_ALERT_ERR_CNT_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ad739267cb567d8dfd25c8f1f3e9324ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51a5ef4fdde8fb522555a68908dc6198" id="r_a51a5ef4fdde8fb522555a68908dc6198"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a51a5ef4fdde8fb522555a68908dc6198">DDRCTL_CRCPARSTAT_DFI_ALERT_ERR_CNT_GET</a>(x)</td></tr>
<tr class="separator:a51a5ef4fdde8fb522555a68908dc6198"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7d64e4fefea8d3f87b7a4a39382dbe9" id="r_ac7d64e4fefea8d3f87b7a4a39382dbe9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac7d64e4fefea8d3f87b7a4a39382dbe9">DDRCTL_INIT0_SKIP_DRAM_INIT_MASK</a>&#160;&#160;&#160;(0xC0000000UL)</td></tr>
<tr class="separator:ac7d64e4fefea8d3f87b7a4a39382dbe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaab89748c3649c5420f72153f017cd83" id="r_aaab89748c3649c5420f72153f017cd83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaab89748c3649c5420f72153f017cd83">DDRCTL_INIT0_SKIP_DRAM_INIT_SHIFT</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:aaab89748c3649c5420f72153f017cd83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28fc458e5f29e07cdc9a3e3bb2ffbb89" id="r_a28fc458e5f29e07cdc9a3e3bb2ffbb89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a28fc458e5f29e07cdc9a3e3bb2ffbb89">DDRCTL_INIT0_SKIP_DRAM_INIT_SET</a>(x)</td></tr>
<tr class="separator:a28fc458e5f29e07cdc9a3e3bb2ffbb89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec0d5313419f4530fb91fddddab34961" id="r_aec0d5313419f4530fb91fddddab34961"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aec0d5313419f4530fb91fddddab34961">DDRCTL_INIT0_SKIP_DRAM_INIT_GET</a>(x)</td></tr>
<tr class="separator:aec0d5313419f4530fb91fddddab34961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af03ef000b7bf5f0ab4f0f472ee73c21a" id="r_af03ef000b7bf5f0ab4f0f472ee73c21a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af03ef000b7bf5f0ab4f0f472ee73c21a">DDRCTL_INIT0_POST_CKE_X1024_MASK</a>&#160;&#160;&#160;(0x3FF0000UL)</td></tr>
<tr class="separator:af03ef000b7bf5f0ab4f0f472ee73c21a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a6eaaac99c90abcce44a3168a831776" id="r_a2a6eaaac99c90abcce44a3168a831776"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2a6eaaac99c90abcce44a3168a831776">DDRCTL_INIT0_POST_CKE_X1024_SHIFT</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:a2a6eaaac99c90abcce44a3168a831776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a466f0d1940f84fad29bd5f0898cb5ccf" id="r_a466f0d1940f84fad29bd5f0898cb5ccf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a466f0d1940f84fad29bd5f0898cb5ccf">DDRCTL_INIT0_POST_CKE_X1024_SET</a>(x)</td></tr>
<tr class="separator:a466f0d1940f84fad29bd5f0898cb5ccf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8840e29d1ec2f5c3b332b55c2d4eb6a" id="r_ad8840e29d1ec2f5c3b332b55c2d4eb6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad8840e29d1ec2f5c3b332b55c2d4eb6a">DDRCTL_INIT0_POST_CKE_X1024_GET</a>(x)</td></tr>
<tr class="separator:ad8840e29d1ec2f5c3b332b55c2d4eb6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adab614be66017f30d339074b2216e212" id="r_adab614be66017f30d339074b2216e212"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adab614be66017f30d339074b2216e212">DDRCTL_INIT0_PRE_CKE_X1024_MASK</a>&#160;&#160;&#160;(0x3FFU)</td></tr>
<tr class="separator:adab614be66017f30d339074b2216e212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d9529aadae797b77a1a6e41feaf3d0f" id="r_a3d9529aadae797b77a1a6e41feaf3d0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3d9529aadae797b77a1a6e41feaf3d0f">DDRCTL_INIT0_PRE_CKE_X1024_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a3d9529aadae797b77a1a6e41feaf3d0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92a214f6260064b12acccc4f12a197d6" id="r_a92a214f6260064b12acccc4f12a197d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a92a214f6260064b12acccc4f12a197d6">DDRCTL_INIT0_PRE_CKE_X1024_SET</a>(x)</td></tr>
<tr class="separator:a92a214f6260064b12acccc4f12a197d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77614264a732352df6f2e5309a277065" id="r_a77614264a732352df6f2e5309a277065"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a77614264a732352df6f2e5309a277065">DDRCTL_INIT0_PRE_CKE_X1024_GET</a>(x)</td></tr>
<tr class="separator:a77614264a732352df6f2e5309a277065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5350dce320540748218510c52d0a5da" id="r_ad5350dce320540748218510c52d0a5da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad5350dce320540748218510c52d0a5da">DDRCTL_INIT1_DRAM_RSTN_X1024_MASK</a>&#160;&#160;&#160;(0xFF0000UL)</td></tr>
<tr class="separator:ad5350dce320540748218510c52d0a5da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aada38e877b6d9fa9d164d305340ff5b2" id="r_aada38e877b6d9fa9d164d305340ff5b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aada38e877b6d9fa9d164d305340ff5b2">DDRCTL_INIT1_DRAM_RSTN_X1024_SHIFT</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:aada38e877b6d9fa9d164d305340ff5b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdce278e069144221d07cea76bfe97e6" id="r_acdce278e069144221d07cea76bfe97e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acdce278e069144221d07cea76bfe97e6">DDRCTL_INIT1_DRAM_RSTN_X1024_SET</a>(x)</td></tr>
<tr class="separator:acdce278e069144221d07cea76bfe97e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa72b8f3c14dae4a05255d321f01dc0c4" id="r_aa72b8f3c14dae4a05255d321f01dc0c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa72b8f3c14dae4a05255d321f01dc0c4">DDRCTL_INIT1_DRAM_RSTN_X1024_GET</a>(x)</td></tr>
<tr class="separator:aa72b8f3c14dae4a05255d321f01dc0c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4b82c3b739d38101884962598d7288d" id="r_aa4b82c3b739d38101884962598d7288d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa4b82c3b739d38101884962598d7288d">DDRCTL_INIT1_FINAL_WAIT_X32_MASK</a>&#160;&#160;&#160;(0x7F00U)</td></tr>
<tr class="separator:aa4b82c3b739d38101884962598d7288d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8358402f55084015ab3dbdf2b417ee84" id="r_a8358402f55084015ab3dbdf2b417ee84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8358402f55084015ab3dbdf2b417ee84">DDRCTL_INIT1_FINAL_WAIT_X32_SHIFT</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:a8358402f55084015ab3dbdf2b417ee84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bebfaf6d6e2ecd72227fd86e86e9e7f" id="r_a3bebfaf6d6e2ecd72227fd86e86e9e7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3bebfaf6d6e2ecd72227fd86e86e9e7f">DDRCTL_INIT1_FINAL_WAIT_X32_SET</a>(x)</td></tr>
<tr class="separator:a3bebfaf6d6e2ecd72227fd86e86e9e7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4abd4fc0e827334fc0ac380c7753a3d" id="r_aa4abd4fc0e827334fc0ac380c7753a3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa4abd4fc0e827334fc0ac380c7753a3d">DDRCTL_INIT1_FINAL_WAIT_X32_GET</a>(x)</td></tr>
<tr class="separator:aa4abd4fc0e827334fc0ac380c7753a3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd9a16bc35cc81e3bf05b45fe508383b" id="r_acd9a16bc35cc81e3bf05b45fe508383b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acd9a16bc35cc81e3bf05b45fe508383b">DDRCTL_INIT1_PRE_OCD_X32_MASK</a>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="separator:acd9a16bc35cc81e3bf05b45fe508383b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62d2cb326e2b0ace96796eb042f05d87" id="r_a62d2cb326e2b0ace96796eb042f05d87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a62d2cb326e2b0ace96796eb042f05d87">DDRCTL_INIT1_PRE_OCD_X32_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a62d2cb326e2b0ace96796eb042f05d87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae4a189d1295b8d304421b77ced6e377" id="r_aae4a189d1295b8d304421b77ced6e377"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aae4a189d1295b8d304421b77ced6e377">DDRCTL_INIT1_PRE_OCD_X32_SET</a>(x)</td></tr>
<tr class="separator:aae4a189d1295b8d304421b77ced6e377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dfbe91b8bc5da49057f578286eb8f27" id="r_a5dfbe91b8bc5da49057f578286eb8f27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5dfbe91b8bc5da49057f578286eb8f27">DDRCTL_INIT1_PRE_OCD_X32_GET</a>(x)</td></tr>
<tr class="separator:a5dfbe91b8bc5da49057f578286eb8f27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f4587cf4574c977c28c4bf9eefbc902" id="r_a0f4587cf4574c977c28c4bf9eefbc902"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0f4587cf4574c977c28c4bf9eefbc902">DDRCTL_INIT3_MR_MASK</a>&#160;&#160;&#160;(0xFFFF0000UL)</td></tr>
<tr class="separator:a0f4587cf4574c977c28c4bf9eefbc902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad16fdb2f85033f1cb068edede0ea5f74" id="r_ad16fdb2f85033f1cb068edede0ea5f74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad16fdb2f85033f1cb068edede0ea5f74">DDRCTL_INIT3_MR_SHIFT</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ad16fdb2f85033f1cb068edede0ea5f74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a366eaf167a1daa3f5bcf57e8e7afb069" id="r_a366eaf167a1daa3f5bcf57e8e7afb069"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a366eaf167a1daa3f5bcf57e8e7afb069">DDRCTL_INIT3_MR_SET</a>(x)</td></tr>
<tr class="separator:a366eaf167a1daa3f5bcf57e8e7afb069"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35e9211a2225ea35f78618c8ecc6d56f" id="r_a35e9211a2225ea35f78618c8ecc6d56f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a35e9211a2225ea35f78618c8ecc6d56f">DDRCTL_INIT3_MR_GET</a>(x)</td></tr>
<tr class="separator:a35e9211a2225ea35f78618c8ecc6d56f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16be545d55345eea7128cc83ac536038" id="r_a16be545d55345eea7128cc83ac536038"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a16be545d55345eea7128cc83ac536038">DDRCTL_INIT3_EMR_MASK</a>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:a16be545d55345eea7128cc83ac536038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3acae4d41845e77cadd85edc1b6d0880" id="r_a3acae4d41845e77cadd85edc1b6d0880"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3acae4d41845e77cadd85edc1b6d0880">DDRCTL_INIT3_EMR_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a3acae4d41845e77cadd85edc1b6d0880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3074215eee42bbc8c0ee58973e204872" id="r_a3074215eee42bbc8c0ee58973e204872"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3074215eee42bbc8c0ee58973e204872">DDRCTL_INIT3_EMR_SET</a>(x)</td></tr>
<tr class="separator:a3074215eee42bbc8c0ee58973e204872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1285444f9a82f87290f2256e0be8befd" id="r_a1285444f9a82f87290f2256e0be8befd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1285444f9a82f87290f2256e0be8befd">DDRCTL_INIT3_EMR_GET</a>(x)</td></tr>
<tr class="separator:a1285444f9a82f87290f2256e0be8befd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c1a1dab8e0791c6eccf9248be42656f" id="r_a3c1a1dab8e0791c6eccf9248be42656f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3c1a1dab8e0791c6eccf9248be42656f">DDRCTL_INIT4_EMR2_MASK</a>&#160;&#160;&#160;(0xFFFF0000UL)</td></tr>
<tr class="separator:a3c1a1dab8e0791c6eccf9248be42656f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45d2655cc32039371a4bd97b0f0a7926" id="r_a45d2655cc32039371a4bd97b0f0a7926"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a45d2655cc32039371a4bd97b0f0a7926">DDRCTL_INIT4_EMR2_SHIFT</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:a45d2655cc32039371a4bd97b0f0a7926"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d95ed24142e5c5e0e7e276f413f9880" id="r_a8d95ed24142e5c5e0e7e276f413f9880"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8d95ed24142e5c5e0e7e276f413f9880">DDRCTL_INIT4_EMR2_SET</a>(x)</td></tr>
<tr class="separator:a8d95ed24142e5c5e0e7e276f413f9880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fd58c0bedf1e663c2fc5ad356fe8b98" id="r_a4fd58c0bedf1e663c2fc5ad356fe8b98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4fd58c0bedf1e663c2fc5ad356fe8b98">DDRCTL_INIT4_EMR2_GET</a>(x)</td></tr>
<tr class="separator:a4fd58c0bedf1e663c2fc5ad356fe8b98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c10330dfdd662b4f79227efef981782" id="r_a7c10330dfdd662b4f79227efef981782"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7c10330dfdd662b4f79227efef981782">DDRCTL_INIT4_EMR3_MASK</a>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:a7c10330dfdd662b4f79227efef981782"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2be8c9aa2840625fd0231930155777a8" id="r_a2be8c9aa2840625fd0231930155777a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2be8c9aa2840625fd0231930155777a8">DDRCTL_INIT4_EMR3_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a2be8c9aa2840625fd0231930155777a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1303553377f83c15698b9df739765e53" id="r_a1303553377f83c15698b9df739765e53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1303553377f83c15698b9df739765e53">DDRCTL_INIT4_EMR3_SET</a>(x)</td></tr>
<tr class="separator:a1303553377f83c15698b9df739765e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a168dd7ef22146296022fe0428ef9ade3" id="r_a168dd7ef22146296022fe0428ef9ade3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a168dd7ef22146296022fe0428ef9ade3">DDRCTL_INIT4_EMR3_GET</a>(x)</td></tr>
<tr class="separator:a168dd7ef22146296022fe0428ef9ade3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cb35f58a888c21b91d5159a91003bcd" id="r_a6cb35f58a888c21b91d5159a91003bcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6cb35f58a888c21b91d5159a91003bcd">DDRCTL_INIT5_DEV_ZQINIT_X32_MASK</a>&#160;&#160;&#160;(0xFF0000UL)</td></tr>
<tr class="separator:a6cb35f58a888c21b91d5159a91003bcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89c55acbe5c076da1bc318b080790bf8" id="r_a89c55acbe5c076da1bc318b080790bf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a89c55acbe5c076da1bc318b080790bf8">DDRCTL_INIT5_DEV_ZQINIT_X32_SHIFT</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:a89c55acbe5c076da1bc318b080790bf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a629f103bfb5cabeeead855340b5cf7d7" id="r_a629f103bfb5cabeeead855340b5cf7d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a629f103bfb5cabeeead855340b5cf7d7">DDRCTL_INIT5_DEV_ZQINIT_X32_SET</a>(x)</td></tr>
<tr class="separator:a629f103bfb5cabeeead855340b5cf7d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62cecdec75b566b601ea6b2dd886e341" id="r_a62cecdec75b566b601ea6b2dd886e341"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a62cecdec75b566b601ea6b2dd886e341">DDRCTL_INIT5_DEV_ZQINIT_X32_GET</a>(x)</td></tr>
<tr class="separator:a62cecdec75b566b601ea6b2dd886e341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0835dde96a12e542e7b2a5b290dc1098" id="r_a0835dde96a12e542e7b2a5b290dc1098"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0835dde96a12e542e7b2a5b290dc1098">DDRCTL_DIMMCTL_DIMM_ADDR_MIRR_EN_MASK</a>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:a0835dde96a12e542e7b2a5b290dc1098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd8afa808f111d403df453d36a98892c" id="r_abd8afa808f111d403df453d36a98892c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abd8afa808f111d403df453d36a98892c">DDRCTL_DIMMCTL_DIMM_ADDR_MIRR_EN_SHIFT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:abd8afa808f111d403df453d36a98892c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25007cc4255176c33717683049755c25" id="r_a25007cc4255176c33717683049755c25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a25007cc4255176c33717683049755c25">DDRCTL_DIMMCTL_DIMM_ADDR_MIRR_EN_SET</a>(x)</td></tr>
<tr class="separator:a25007cc4255176c33717683049755c25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2324a811c99192393b3d5ee060206d7" id="r_ab2324a811c99192393b3d5ee060206d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab2324a811c99192393b3d5ee060206d7">DDRCTL_DIMMCTL_DIMM_ADDR_MIRR_EN_GET</a>(x)</td></tr>
<tr class="separator:ab2324a811c99192393b3d5ee060206d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e5aa75ec52925357570bcdf9253491d" id="r_a1e5aa75ec52925357570bcdf9253491d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1e5aa75ec52925357570bcdf9253491d">DDRCTL_DIMMCTL_DIMM_STAGGER_CS_EN_MASK</a>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:a1e5aa75ec52925357570bcdf9253491d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a6cae705f8bb9352c9dc3da25ee9239" id="r_a6a6cae705f8bb9352c9dc3da25ee9239"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6a6cae705f8bb9352c9dc3da25ee9239">DDRCTL_DIMMCTL_DIMM_STAGGER_CS_EN_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a6a6cae705f8bb9352c9dc3da25ee9239"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d19c4ec641810b9235b93b20690f67e" id="r_a7d19c4ec641810b9235b93b20690f67e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7d19c4ec641810b9235b93b20690f67e">DDRCTL_DIMMCTL_DIMM_STAGGER_CS_EN_SET</a>(x)</td></tr>
<tr class="separator:a7d19c4ec641810b9235b93b20690f67e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8f441b577cc399f02786542ca3d9e87" id="r_ae8f441b577cc399f02786542ca3d9e87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae8f441b577cc399f02786542ca3d9e87">DDRCTL_DIMMCTL_DIMM_STAGGER_CS_EN_GET</a>(x)</td></tr>
<tr class="separator:ae8f441b577cc399f02786542ca3d9e87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5208430fccc65f7cd4e80b36dd8fffe5" id="r_a5208430fccc65f7cd4e80b36dd8fffe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5208430fccc65f7cd4e80b36dd8fffe5">DDRCTL_RANKCTL_DIFF_RANK_WR_GAP_MASK</a>&#160;&#160;&#160;(0xF00U)</td></tr>
<tr class="separator:a5208430fccc65f7cd4e80b36dd8fffe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94e9c0a5e28eab681edc3eace707eccf" id="r_a94e9c0a5e28eab681edc3eace707eccf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a94e9c0a5e28eab681edc3eace707eccf">DDRCTL_RANKCTL_DIFF_RANK_WR_GAP_SHIFT</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:a94e9c0a5e28eab681edc3eace707eccf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb668caab4af1a607da32127f8b37567" id="r_adb668caab4af1a607da32127f8b37567"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adb668caab4af1a607da32127f8b37567">DDRCTL_RANKCTL_DIFF_RANK_WR_GAP_SET</a>(x)</td></tr>
<tr class="separator:adb668caab4af1a607da32127f8b37567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6a5ded8c4912a36acf09ce443945249" id="r_ad6a5ded8c4912a36acf09ce443945249"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad6a5ded8c4912a36acf09ce443945249">DDRCTL_RANKCTL_DIFF_RANK_WR_GAP_GET</a>(x)</td></tr>
<tr class="separator:ad6a5ded8c4912a36acf09ce443945249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40a06b0c33e852362abfe5c40d063a12" id="r_a40a06b0c33e852362abfe5c40d063a12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a40a06b0c33e852362abfe5c40d063a12">DDRCTL_RANKCTL_DIFF_RANK_RD_GAP_MASK</a>&#160;&#160;&#160;(0xF0U)</td></tr>
<tr class="separator:a40a06b0c33e852362abfe5c40d063a12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5162680a500d07910b86889768aca398" id="r_a5162680a500d07910b86889768aca398"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5162680a500d07910b86889768aca398">DDRCTL_RANKCTL_DIFF_RANK_RD_GAP_SHIFT</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:a5162680a500d07910b86889768aca398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9827dfe3cf86df56f90f3053b377c981" id="r_a9827dfe3cf86df56f90f3053b377c981"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9827dfe3cf86df56f90f3053b377c981">DDRCTL_RANKCTL_DIFF_RANK_RD_GAP_SET</a>(x)</td></tr>
<tr class="separator:a9827dfe3cf86df56f90f3053b377c981"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a564b498295a444398478aa4d747c07ca" id="r_a564b498295a444398478aa4d747c07ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a564b498295a444398478aa4d747c07ca">DDRCTL_RANKCTL_DIFF_RANK_RD_GAP_GET</a>(x)</td></tr>
<tr class="separator:a564b498295a444398478aa4d747c07ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a648c9817850368bed3124758e3da4297" id="r_a648c9817850368bed3124758e3da4297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a648c9817850368bed3124758e3da4297">DDRCTL_RANKCTL_MAX_RANK_RD_MASK</a>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="separator:a648c9817850368bed3124758e3da4297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a441a31e80e9c1a13943cfdcbc3d6eaf3" id="r_a441a31e80e9c1a13943cfdcbc3d6eaf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a441a31e80e9c1a13943cfdcbc3d6eaf3">DDRCTL_RANKCTL_MAX_RANK_RD_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a441a31e80e9c1a13943cfdcbc3d6eaf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ae31cdc9131db4ab0f5d987ea8a750e" id="r_a5ae31cdc9131db4ab0f5d987ea8a750e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5ae31cdc9131db4ab0f5d987ea8a750e">DDRCTL_RANKCTL_MAX_RANK_RD_SET</a>(x)</td></tr>
<tr class="separator:a5ae31cdc9131db4ab0f5d987ea8a750e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a385441ee137bde117e32ddf78271454e" id="r_a385441ee137bde117e32ddf78271454e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a385441ee137bde117e32ddf78271454e">DDRCTL_RANKCTL_MAX_RANK_RD_GET</a>(x)</td></tr>
<tr class="separator:a385441ee137bde117e32ddf78271454e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9e6f3ae0c7a8e7eeff3fdecba5cef37" id="r_ae9e6f3ae0c7a8e7eeff3fdecba5cef37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae9e6f3ae0c7a8e7eeff3fdecba5cef37">DDRCTL_DRAMTMG0_WR2PRE_MASK</a>&#160;&#160;&#160;(0x7F000000UL)</td></tr>
<tr class="separator:ae9e6f3ae0c7a8e7eeff3fdecba5cef37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af70da63185a18277da60e63fc84bfa9a" id="r_af70da63185a18277da60e63fc84bfa9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af70da63185a18277da60e63fc84bfa9a">DDRCTL_DRAMTMG0_WR2PRE_SHIFT</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:af70da63185a18277da60e63fc84bfa9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af55d28654d2437d984fc8f24929d439f" id="r_af55d28654d2437d984fc8f24929d439f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af55d28654d2437d984fc8f24929d439f">DDRCTL_DRAMTMG0_WR2PRE_SET</a>(x)</td></tr>
<tr class="separator:af55d28654d2437d984fc8f24929d439f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae103997b3e370a2ab51db5c9988f75ad" id="r_ae103997b3e370a2ab51db5c9988f75ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae103997b3e370a2ab51db5c9988f75ad">DDRCTL_DRAMTMG0_WR2PRE_GET</a>(x)</td></tr>
<tr class="separator:ae103997b3e370a2ab51db5c9988f75ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaac6724a128d59a8edadfc559dcb7d48" id="r_aaac6724a128d59a8edadfc559dcb7d48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaac6724a128d59a8edadfc559dcb7d48">DDRCTL_DRAMTMG0_T_FAW_MASK</a>&#160;&#160;&#160;(0x3F0000UL)</td></tr>
<tr class="separator:aaac6724a128d59a8edadfc559dcb7d48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a014253de4b700bb3a083dc5ad78e8e70" id="r_a014253de4b700bb3a083dc5ad78e8e70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a014253de4b700bb3a083dc5ad78e8e70">DDRCTL_DRAMTMG0_T_FAW_SHIFT</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:a014253de4b700bb3a083dc5ad78e8e70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab492b6510d4f5cf2bc11a3132be4aeca" id="r_ab492b6510d4f5cf2bc11a3132be4aeca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab492b6510d4f5cf2bc11a3132be4aeca">DDRCTL_DRAMTMG0_T_FAW_SET</a>(x)</td></tr>
<tr class="separator:ab492b6510d4f5cf2bc11a3132be4aeca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bac253bcdfe60978315bd9732bf8f80" id="r_a7bac253bcdfe60978315bd9732bf8f80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7bac253bcdfe60978315bd9732bf8f80">DDRCTL_DRAMTMG0_T_FAW_GET</a>(x)</td></tr>
<tr class="separator:a7bac253bcdfe60978315bd9732bf8f80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5235bf314b622f4e23207cfbc2085054" id="r_a5235bf314b622f4e23207cfbc2085054"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5235bf314b622f4e23207cfbc2085054">DDRCTL_DRAMTMG0_T_RAS_MAX_MASK</a>&#160;&#160;&#160;(0x7F00U)</td></tr>
<tr class="separator:a5235bf314b622f4e23207cfbc2085054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2701d310960ba3075329a0dd1e0e5a3" id="r_ac2701d310960ba3075329a0dd1e0e5a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac2701d310960ba3075329a0dd1e0e5a3">DDRCTL_DRAMTMG0_T_RAS_MAX_SHIFT</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ac2701d310960ba3075329a0dd1e0e5a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96aad307fc8cca0775bb054e786d8e74" id="r_a96aad307fc8cca0775bb054e786d8e74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a96aad307fc8cca0775bb054e786d8e74">DDRCTL_DRAMTMG0_T_RAS_MAX_SET</a>(x)</td></tr>
<tr class="separator:a96aad307fc8cca0775bb054e786d8e74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adabb8f8ff9eb057ac2befd0011b2de97" id="r_adabb8f8ff9eb057ac2befd0011b2de97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adabb8f8ff9eb057ac2befd0011b2de97">DDRCTL_DRAMTMG0_T_RAS_MAX_GET</a>(x)</td></tr>
<tr class="separator:adabb8f8ff9eb057ac2befd0011b2de97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac612ed2217b118b9f0ef8eb1c87b2332" id="r_ac612ed2217b118b9f0ef8eb1c87b2332"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac612ed2217b118b9f0ef8eb1c87b2332">DDRCTL_DRAMTMG0_T_RAS_MIN_MASK</a>&#160;&#160;&#160;(0x3FU)</td></tr>
<tr class="separator:ac612ed2217b118b9f0ef8eb1c87b2332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a071525c2b493b94385cdbd54ad09fea5" id="r_a071525c2b493b94385cdbd54ad09fea5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a071525c2b493b94385cdbd54ad09fea5">DDRCTL_DRAMTMG0_T_RAS_MIN_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a071525c2b493b94385cdbd54ad09fea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6dd2058ea731a23e11c8b6c4f75d382" id="r_af6dd2058ea731a23e11c8b6c4f75d382"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af6dd2058ea731a23e11c8b6c4f75d382">DDRCTL_DRAMTMG0_T_RAS_MIN_SET</a>(x)</td></tr>
<tr class="separator:af6dd2058ea731a23e11c8b6c4f75d382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a983996ab76454934a5f63093604b3339" id="r_a983996ab76454934a5f63093604b3339"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a983996ab76454934a5f63093604b3339">DDRCTL_DRAMTMG0_T_RAS_MIN_GET</a>(x)</td></tr>
<tr class="separator:a983996ab76454934a5f63093604b3339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b98cc21fa50bc8de0c1743dc5248f18" id="r_a4b98cc21fa50bc8de0c1743dc5248f18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4b98cc21fa50bc8de0c1743dc5248f18">DDRCTL_DRAMTMG1_T_XP_MASK</a>&#160;&#160;&#160;(0x1F0000UL)</td></tr>
<tr class="separator:a4b98cc21fa50bc8de0c1743dc5248f18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacdfb818b2d184f1f2fca3f44d0bb093" id="r_aacdfb818b2d184f1f2fca3f44d0bb093"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aacdfb818b2d184f1f2fca3f44d0bb093">DDRCTL_DRAMTMG1_T_XP_SHIFT</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:aacdfb818b2d184f1f2fca3f44d0bb093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6a403a27eee17fb45b87ae04939d65d" id="r_af6a403a27eee17fb45b87ae04939d65d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af6a403a27eee17fb45b87ae04939d65d">DDRCTL_DRAMTMG1_T_XP_SET</a>(x)</td></tr>
<tr class="separator:af6a403a27eee17fb45b87ae04939d65d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbfdd36f7e221fb6d00c70a45a41e68a" id="r_adbfdd36f7e221fb6d00c70a45a41e68a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adbfdd36f7e221fb6d00c70a45a41e68a">DDRCTL_DRAMTMG1_T_XP_GET</a>(x)</td></tr>
<tr class="separator:adbfdd36f7e221fb6d00c70a45a41e68a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa13669a5458b6f0563d42bdb5bcbe1e4" id="r_aa13669a5458b6f0563d42bdb5bcbe1e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa13669a5458b6f0563d42bdb5bcbe1e4">DDRCTL_DRAMTMG1_RD2PRE_MASK</a>&#160;&#160;&#160;(0x1F00U)</td></tr>
<tr class="separator:aa13669a5458b6f0563d42bdb5bcbe1e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a345f73e08c13ab8bed579e2194babe92" id="r_a345f73e08c13ab8bed579e2194babe92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a345f73e08c13ab8bed579e2194babe92">DDRCTL_DRAMTMG1_RD2PRE_SHIFT</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:a345f73e08c13ab8bed579e2194babe92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a0e61f47946dd5ce53587d2e3821db4" id="r_a5a0e61f47946dd5ce53587d2e3821db4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5a0e61f47946dd5ce53587d2e3821db4">DDRCTL_DRAMTMG1_RD2PRE_SET</a>(x)</td></tr>
<tr class="separator:a5a0e61f47946dd5ce53587d2e3821db4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac89e7ba02d1693f02513d0e1d1f94eaa" id="r_ac89e7ba02d1693f02513d0e1d1f94eaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac89e7ba02d1693f02513d0e1d1f94eaa">DDRCTL_DRAMTMG1_RD2PRE_GET</a>(x)</td></tr>
<tr class="separator:ac89e7ba02d1693f02513d0e1d1f94eaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52cd214ce669062d33bbd6cdefa313ff" id="r_a52cd214ce669062d33bbd6cdefa313ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a52cd214ce669062d33bbd6cdefa313ff">DDRCTL_DRAMTMG1_T_RC_MASK</a>&#160;&#160;&#160;(0x7FU)</td></tr>
<tr class="separator:a52cd214ce669062d33bbd6cdefa313ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae113a9156968cf41d27b9212b98e8561" id="r_ae113a9156968cf41d27b9212b98e8561"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae113a9156968cf41d27b9212b98e8561">DDRCTL_DRAMTMG1_T_RC_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ae113a9156968cf41d27b9212b98e8561"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a161de12d4de6a7f9c5fc03d088699155" id="r_a161de12d4de6a7f9c5fc03d088699155"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a161de12d4de6a7f9c5fc03d088699155">DDRCTL_DRAMTMG1_T_RC_SET</a>(x)</td></tr>
<tr class="separator:a161de12d4de6a7f9c5fc03d088699155"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6bd7611c6b5d9313b01f57b5d3c50bf" id="r_ae6bd7611c6b5d9313b01f57b5d3c50bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae6bd7611c6b5d9313b01f57b5d3c50bf">DDRCTL_DRAMTMG1_T_RC_GET</a>(x)</td></tr>
<tr class="separator:ae6bd7611c6b5d9313b01f57b5d3c50bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6eee79241901cf70280dacdfb0d3c69" id="r_af6eee79241901cf70280dacdfb0d3c69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af6eee79241901cf70280dacdfb0d3c69">DDRCTL_DRAMTMG2_RD2WR_MASK</a>&#160;&#160;&#160;(0x1F00U)</td></tr>
<tr class="separator:af6eee79241901cf70280dacdfb0d3c69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf6f4445150fc8e24b0d3aee8f518bb4" id="r_adf6f4445150fc8e24b0d3aee8f518bb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adf6f4445150fc8e24b0d3aee8f518bb4">DDRCTL_DRAMTMG2_RD2WR_SHIFT</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:adf6f4445150fc8e24b0d3aee8f518bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af87203e382e6051164efd4c08f3b6591" id="r_af87203e382e6051164efd4c08f3b6591"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af87203e382e6051164efd4c08f3b6591">DDRCTL_DRAMTMG2_RD2WR_SET</a>(x)</td></tr>
<tr class="separator:af87203e382e6051164efd4c08f3b6591"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af033e9d0fa801f3acc4c118a167e5ac3" id="r_af033e9d0fa801f3acc4c118a167e5ac3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af033e9d0fa801f3acc4c118a167e5ac3">DDRCTL_DRAMTMG2_RD2WR_GET</a>(x)</td></tr>
<tr class="separator:af033e9d0fa801f3acc4c118a167e5ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09916c1f0c014ba9ab333b358eb66442" id="r_a09916c1f0c014ba9ab333b358eb66442"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a09916c1f0c014ba9ab333b358eb66442">DDRCTL_DRAMTMG2_WR2RD_MASK</a>&#160;&#160;&#160;(0x3FU)</td></tr>
<tr class="separator:a09916c1f0c014ba9ab333b358eb66442"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3672815f0d24fd112b207c127c3b4b5" id="r_aa3672815f0d24fd112b207c127c3b4b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa3672815f0d24fd112b207c127c3b4b5">DDRCTL_DRAMTMG2_WR2RD_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:aa3672815f0d24fd112b207c127c3b4b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a105754728f54a799a899eeb11eb1f431" id="r_a105754728f54a799a899eeb11eb1f431"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a105754728f54a799a899eeb11eb1f431">DDRCTL_DRAMTMG2_WR2RD_SET</a>(x)</td></tr>
<tr class="separator:a105754728f54a799a899eeb11eb1f431"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8d7b528b7d1876daede549eaf689970" id="r_ac8d7b528b7d1876daede549eaf689970"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac8d7b528b7d1876daede549eaf689970">DDRCTL_DRAMTMG2_WR2RD_GET</a>(x)</td></tr>
<tr class="separator:ac8d7b528b7d1876daede549eaf689970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab882b1f7514b3e02e26ed337b9c606e6" id="r_ab882b1f7514b3e02e26ed337b9c606e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab882b1f7514b3e02e26ed337b9c606e6">DDRCTL_DRAMTMG3_T_MRD_MASK</a>&#160;&#160;&#160;(0x3F000UL)</td></tr>
<tr class="separator:ab882b1f7514b3e02e26ed337b9c606e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d04c2ec00fdc62d70fef47992450d87" id="r_a4d04c2ec00fdc62d70fef47992450d87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4d04c2ec00fdc62d70fef47992450d87">DDRCTL_DRAMTMG3_T_MRD_SHIFT</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:a4d04c2ec00fdc62d70fef47992450d87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2719523b9ee1e308e006c297d678f5d1" id="r_a2719523b9ee1e308e006c297d678f5d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2719523b9ee1e308e006c297d678f5d1">DDRCTL_DRAMTMG3_T_MRD_SET</a>(x)</td></tr>
<tr class="separator:a2719523b9ee1e308e006c297d678f5d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a038b7a9401c4d1e999834d07eb207ef3" id="r_a038b7a9401c4d1e999834d07eb207ef3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a038b7a9401c4d1e999834d07eb207ef3">DDRCTL_DRAMTMG3_T_MRD_GET</a>(x)</td></tr>
<tr class="separator:a038b7a9401c4d1e999834d07eb207ef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15a5fe95590783d50ab2a7c53867496d" id="r_a15a5fe95590783d50ab2a7c53867496d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a15a5fe95590783d50ab2a7c53867496d">DDRCTL_DRAMTMG3_T_MOD_MASK</a>&#160;&#160;&#160;(0x3FFU)</td></tr>
<tr class="separator:a15a5fe95590783d50ab2a7c53867496d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7264783485f8e5aac344bbd014dd7654" id="r_a7264783485f8e5aac344bbd014dd7654"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7264783485f8e5aac344bbd014dd7654">DDRCTL_DRAMTMG3_T_MOD_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a7264783485f8e5aac344bbd014dd7654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a757956e7e8abab433bbba9da74fb96c4" id="r_a757956e7e8abab433bbba9da74fb96c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a757956e7e8abab433bbba9da74fb96c4">DDRCTL_DRAMTMG3_T_MOD_SET</a>(x)</td></tr>
<tr class="separator:a757956e7e8abab433bbba9da74fb96c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53980e55e0dfe9bb21bfe34c71bdba2c" id="r_a53980e55e0dfe9bb21bfe34c71bdba2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a53980e55e0dfe9bb21bfe34c71bdba2c">DDRCTL_DRAMTMG3_T_MOD_GET</a>(x)</td></tr>
<tr class="separator:a53980e55e0dfe9bb21bfe34c71bdba2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99c396638f32748f6175be297684fd51" id="r_a99c396638f32748f6175be297684fd51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a99c396638f32748f6175be297684fd51">DDRCTL_DRAMTMG4_T_RCD_MASK</a>&#160;&#160;&#160;(0x1F000000UL)</td></tr>
<tr class="separator:a99c396638f32748f6175be297684fd51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f05dd57f15979d5c00f87972145abc3" id="r_a5f05dd57f15979d5c00f87972145abc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5f05dd57f15979d5c00f87972145abc3">DDRCTL_DRAMTMG4_T_RCD_SHIFT</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:a5f05dd57f15979d5c00f87972145abc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2dbe2d22388e3ec57f1c83c00a8d4b2" id="r_ab2dbe2d22388e3ec57f1c83c00a8d4b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab2dbe2d22388e3ec57f1c83c00a8d4b2">DDRCTL_DRAMTMG4_T_RCD_SET</a>(x)</td></tr>
<tr class="separator:ab2dbe2d22388e3ec57f1c83c00a8d4b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3724ca4d121a329e5c6d8a186aa0ea21" id="r_a3724ca4d121a329e5c6d8a186aa0ea21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3724ca4d121a329e5c6d8a186aa0ea21">DDRCTL_DRAMTMG4_T_RCD_GET</a>(x)</td></tr>
<tr class="separator:a3724ca4d121a329e5c6d8a186aa0ea21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae875cac0da97da1c71f16448cb8e498d" id="r_ae875cac0da97da1c71f16448cb8e498d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae875cac0da97da1c71f16448cb8e498d">DDRCTL_DRAMTMG4_T_CCD_MASK</a>&#160;&#160;&#160;(0x70000UL)</td></tr>
<tr class="separator:ae875cac0da97da1c71f16448cb8e498d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77ed40c6a3c77627fef32bd863743171" id="r_a77ed40c6a3c77627fef32bd863743171"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a77ed40c6a3c77627fef32bd863743171">DDRCTL_DRAMTMG4_T_CCD_SHIFT</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:a77ed40c6a3c77627fef32bd863743171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0eb4bd6f219d75e950f9796145e5d385" id="r_a0eb4bd6f219d75e950f9796145e5d385"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0eb4bd6f219d75e950f9796145e5d385">DDRCTL_DRAMTMG4_T_CCD_SET</a>(x)</td></tr>
<tr class="separator:a0eb4bd6f219d75e950f9796145e5d385"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf9455d1984d9d936869c7a19de435a1" id="r_aaf9455d1984d9d936869c7a19de435a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaf9455d1984d9d936869c7a19de435a1">DDRCTL_DRAMTMG4_T_CCD_GET</a>(x)</td></tr>
<tr class="separator:aaf9455d1984d9d936869c7a19de435a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac54ec4ed7d021c076b65cb4c6d7cc3f7" id="r_ac54ec4ed7d021c076b65cb4c6d7cc3f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac54ec4ed7d021c076b65cb4c6d7cc3f7">DDRCTL_DRAMTMG4_T_RRD_MASK</a>&#160;&#160;&#160;(0xF00U)</td></tr>
<tr class="separator:ac54ec4ed7d021c076b65cb4c6d7cc3f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad18e0d26133f75e295cd3a77dc2f8b1b" id="r_ad18e0d26133f75e295cd3a77dc2f8b1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad18e0d26133f75e295cd3a77dc2f8b1b">DDRCTL_DRAMTMG4_T_RRD_SHIFT</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ad18e0d26133f75e295cd3a77dc2f8b1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6735a944cd626a311ea825f80ae599d" id="r_ab6735a944cd626a311ea825f80ae599d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab6735a944cd626a311ea825f80ae599d">DDRCTL_DRAMTMG4_T_RRD_SET</a>(x)</td></tr>
<tr class="separator:ab6735a944cd626a311ea825f80ae599d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b5516e401b4603206ea17e752c5a51b" id="r_a7b5516e401b4603206ea17e752c5a51b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7b5516e401b4603206ea17e752c5a51b">DDRCTL_DRAMTMG4_T_RRD_GET</a>(x)</td></tr>
<tr class="separator:a7b5516e401b4603206ea17e752c5a51b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af52eea65398365fe19fb9f57c12e8692" id="r_af52eea65398365fe19fb9f57c12e8692"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af52eea65398365fe19fb9f57c12e8692">DDRCTL_DRAMTMG4_T_RP_MASK</a>&#160;&#160;&#160;(0x1FU)</td></tr>
<tr class="separator:af52eea65398365fe19fb9f57c12e8692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6310e3e2f21ac481e0a70ccf305786f" id="r_aa6310e3e2f21ac481e0a70ccf305786f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa6310e3e2f21ac481e0a70ccf305786f">DDRCTL_DRAMTMG4_T_RP_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:aa6310e3e2f21ac481e0a70ccf305786f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67251dd03e90ca4ded24b2eb50567045" id="r_a67251dd03e90ca4ded24b2eb50567045"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a67251dd03e90ca4ded24b2eb50567045">DDRCTL_DRAMTMG4_T_RP_SET</a>(x)</td></tr>
<tr class="separator:a67251dd03e90ca4ded24b2eb50567045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96c7a7f66f2068db00fe23d36e25fd05" id="r_a96c7a7f66f2068db00fe23d36e25fd05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a96c7a7f66f2068db00fe23d36e25fd05">DDRCTL_DRAMTMG4_T_RP_GET</a>(x)</td></tr>
<tr class="separator:a96c7a7f66f2068db00fe23d36e25fd05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc5f70d203dd65f58ed8dbe6377955b4" id="r_abc5f70d203dd65f58ed8dbe6377955b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abc5f70d203dd65f58ed8dbe6377955b4">DDRCTL_DRAMTMG5_T_CKSRX_MASK</a>&#160;&#160;&#160;(0xF000000UL)</td></tr>
<tr class="separator:abc5f70d203dd65f58ed8dbe6377955b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19fb515d2962f9a55d02116f5f3c5960" id="r_a19fb515d2962f9a55d02116f5f3c5960"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a19fb515d2962f9a55d02116f5f3c5960">DDRCTL_DRAMTMG5_T_CKSRX_SHIFT</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:a19fb515d2962f9a55d02116f5f3c5960"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdf5bb6b5c6b4a802d003dc224ba96a3" id="r_acdf5bb6b5c6b4a802d003dc224ba96a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acdf5bb6b5c6b4a802d003dc224ba96a3">DDRCTL_DRAMTMG5_T_CKSRX_SET</a>(x)</td></tr>
<tr class="separator:acdf5bb6b5c6b4a802d003dc224ba96a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8b7f356306a3cafb9f26ea6b02fb9b9" id="r_ab8b7f356306a3cafb9f26ea6b02fb9b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab8b7f356306a3cafb9f26ea6b02fb9b9">DDRCTL_DRAMTMG5_T_CKSRX_GET</a>(x)</td></tr>
<tr class="separator:ab8b7f356306a3cafb9f26ea6b02fb9b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d67210eb2f999e9660093f3e0998ebd" id="r_a4d67210eb2f999e9660093f3e0998ebd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4d67210eb2f999e9660093f3e0998ebd">DDRCTL_DRAMTMG5_T_CKSRE_MASK</a>&#160;&#160;&#160;(0xF0000UL)</td></tr>
<tr class="separator:a4d67210eb2f999e9660093f3e0998ebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a359a0276945b9eb823de0cb83b36ccad" id="r_a359a0276945b9eb823de0cb83b36ccad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a359a0276945b9eb823de0cb83b36ccad">DDRCTL_DRAMTMG5_T_CKSRE_SHIFT</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:a359a0276945b9eb823de0cb83b36ccad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae53ad3c797bdbb96e42da95b0dfe8a93" id="r_ae53ad3c797bdbb96e42da95b0dfe8a93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae53ad3c797bdbb96e42da95b0dfe8a93">DDRCTL_DRAMTMG5_T_CKSRE_SET</a>(x)</td></tr>
<tr class="separator:ae53ad3c797bdbb96e42da95b0dfe8a93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac60f5ddeb4ea329d67d779734c9487b" id="r_aac60f5ddeb4ea329d67d779734c9487b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aac60f5ddeb4ea329d67d779734c9487b">DDRCTL_DRAMTMG5_T_CKSRE_GET</a>(x)</td></tr>
<tr class="separator:aac60f5ddeb4ea329d67d779734c9487b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2d6b91f0ec3b13d7cb755cb2e95fe16" id="r_ae2d6b91f0ec3b13d7cb755cb2e95fe16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae2d6b91f0ec3b13d7cb755cb2e95fe16">DDRCTL_DRAMTMG5_T_CKESR_MASK</a>&#160;&#160;&#160;(0x3F00U)</td></tr>
<tr class="separator:ae2d6b91f0ec3b13d7cb755cb2e95fe16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f2e1e1d557e572766d50224613b670a" id="r_a2f2e1e1d557e572766d50224613b670a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2f2e1e1d557e572766d50224613b670a">DDRCTL_DRAMTMG5_T_CKESR_SHIFT</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:a2f2e1e1d557e572766d50224613b670a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f668b78ec262be61fe0d3dae8c79478" id="r_a8f668b78ec262be61fe0d3dae8c79478"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8f668b78ec262be61fe0d3dae8c79478">DDRCTL_DRAMTMG5_T_CKESR_SET</a>(x)</td></tr>
<tr class="separator:a8f668b78ec262be61fe0d3dae8c79478"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad06ea1d3105225dfd0ea20bc774339f5" id="r_ad06ea1d3105225dfd0ea20bc774339f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad06ea1d3105225dfd0ea20bc774339f5">DDRCTL_DRAMTMG5_T_CKESR_GET</a>(x)</td></tr>
<tr class="separator:ad06ea1d3105225dfd0ea20bc774339f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac56c62386ad51d7e8af6d110362abbd3" id="r_ac56c62386ad51d7e8af6d110362abbd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac56c62386ad51d7e8af6d110362abbd3">DDRCTL_DRAMTMG5_T_CKE_MASK</a>&#160;&#160;&#160;(0x1FU)</td></tr>
<tr class="separator:ac56c62386ad51d7e8af6d110362abbd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7447846bf66267b72e530254420d516" id="r_ab7447846bf66267b72e530254420d516"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab7447846bf66267b72e530254420d516">DDRCTL_DRAMTMG5_T_CKE_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ab7447846bf66267b72e530254420d516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d4befcd6a09774aab7abd766931a100" id="r_a7d4befcd6a09774aab7abd766931a100"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7d4befcd6a09774aab7abd766931a100">DDRCTL_DRAMTMG5_T_CKE_SET</a>(x)</td></tr>
<tr class="separator:a7d4befcd6a09774aab7abd766931a100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac21cab917c51699c7c57c4fdc51c9140" id="r_ac21cab917c51699c7c57c4fdc51c9140"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac21cab917c51699c7c57c4fdc51c9140">DDRCTL_DRAMTMG5_T_CKE_GET</a>(x)</td></tr>
<tr class="separator:ac21cab917c51699c7c57c4fdc51c9140"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb1fbea807bcc81e2cb75f02ed828e0f" id="r_afb1fbea807bcc81e2cb75f02ed828e0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afb1fbea807bcc81e2cb75f02ed828e0f">DDRCTL_DRAMTMG8_T_XS_DLL_X32_MASK</a>&#160;&#160;&#160;(0x7F00U)</td></tr>
<tr class="separator:afb1fbea807bcc81e2cb75f02ed828e0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7c22cd88c55eec2c00ed1f07486da61" id="r_ac7c22cd88c55eec2c00ed1f07486da61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac7c22cd88c55eec2c00ed1f07486da61">DDRCTL_DRAMTMG8_T_XS_DLL_X32_SHIFT</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ac7c22cd88c55eec2c00ed1f07486da61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab42d4cdb3c98d967c1f20d133b3bdc4f" id="r_ab42d4cdb3c98d967c1f20d133b3bdc4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab42d4cdb3c98d967c1f20d133b3bdc4f">DDRCTL_DRAMTMG8_T_XS_DLL_X32_SET</a>(x)</td></tr>
<tr class="separator:ab42d4cdb3c98d967c1f20d133b3bdc4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0de157f3def1b6874570b9c4aee62e7" id="r_ae0de157f3def1b6874570b9c4aee62e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae0de157f3def1b6874570b9c4aee62e7">DDRCTL_DRAMTMG8_T_XS_DLL_X32_GET</a>(x)</td></tr>
<tr class="separator:ae0de157f3def1b6874570b9c4aee62e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab54b7a7c4f2d23a3038f2dcfc4eb876e" id="r_ab54b7a7c4f2d23a3038f2dcfc4eb876e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab54b7a7c4f2d23a3038f2dcfc4eb876e">DDRCTL_DRAMTMG8_T_XS_X32_MASK</a>&#160;&#160;&#160;(0x7FU)</td></tr>
<tr class="separator:ab54b7a7c4f2d23a3038f2dcfc4eb876e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f6650618d1b546f1e80409b495d468b" id="r_a4f6650618d1b546f1e80409b495d468b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4f6650618d1b546f1e80409b495d468b">DDRCTL_DRAMTMG8_T_XS_X32_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a4f6650618d1b546f1e80409b495d468b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa973d2b549d7149c460dfc7c4eab3857" id="r_aa973d2b549d7149c460dfc7c4eab3857"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa973d2b549d7149c460dfc7c4eab3857">DDRCTL_DRAMTMG8_T_XS_X32_SET</a>(x)</td></tr>
<tr class="separator:aa973d2b549d7149c460dfc7c4eab3857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accd2f25846268dd41a56a417969061c4" id="r_accd2f25846268dd41a56a417969061c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#accd2f25846268dd41a56a417969061c4">DDRCTL_DRAMTMG8_T_XS_X32_GET</a>(x)</td></tr>
<tr class="separator:accd2f25846268dd41a56a417969061c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b82f011ffee178acad402bb5df231aa" id="r_a7b82f011ffee178acad402bb5df231aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7b82f011ffee178acad402bb5df231aa">DDRCTL_ZQCTL0_DIS_AUTO_ZQ_MASK</a>&#160;&#160;&#160;(0x80000000UL)</td></tr>
<tr class="separator:a7b82f011ffee178acad402bb5df231aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcb05acd91331618cbe97dd1729a5b7b" id="r_abcb05acd91331618cbe97dd1729a5b7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abcb05acd91331618cbe97dd1729a5b7b">DDRCTL_ZQCTL0_DIS_AUTO_ZQ_SHIFT</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:abcb05acd91331618cbe97dd1729a5b7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab577d4d2d333f2149d34c91243a59e74" id="r_ab577d4d2d333f2149d34c91243a59e74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab577d4d2d333f2149d34c91243a59e74">DDRCTL_ZQCTL0_DIS_AUTO_ZQ_SET</a>(x)</td></tr>
<tr class="separator:ab577d4d2d333f2149d34c91243a59e74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68b535f6151aec200d7922f0b6d588ff" id="r_a68b535f6151aec200d7922f0b6d588ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a68b535f6151aec200d7922f0b6d588ff">DDRCTL_ZQCTL0_DIS_AUTO_ZQ_GET</a>(x)</td></tr>
<tr class="separator:a68b535f6151aec200d7922f0b6d588ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade307bde1b017a660b2afe151558dcd6" id="r_ade307bde1b017a660b2afe151558dcd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ade307bde1b017a660b2afe151558dcd6">DDRCTL_ZQCTL0_DIS_SRX_ZQCL_MASK</a>&#160;&#160;&#160;(0x40000000UL)</td></tr>
<tr class="separator:ade307bde1b017a660b2afe151558dcd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff5ceac5e5bc1c6ec4759d67fdf99853" id="r_aff5ceac5e5bc1c6ec4759d67fdf99853"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aff5ceac5e5bc1c6ec4759d67fdf99853">DDRCTL_ZQCTL0_DIS_SRX_ZQCL_SHIFT</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:aff5ceac5e5bc1c6ec4759d67fdf99853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3ca6686bb094d29e29c3fe983dab9ba" id="r_ab3ca6686bb094d29e29c3fe983dab9ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab3ca6686bb094d29e29c3fe983dab9ba">DDRCTL_ZQCTL0_DIS_SRX_ZQCL_SET</a>(x)</td></tr>
<tr class="separator:ab3ca6686bb094d29e29c3fe983dab9ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe2bdf4deec7297886dafeebbfe94f37" id="r_abe2bdf4deec7297886dafeebbfe94f37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abe2bdf4deec7297886dafeebbfe94f37">DDRCTL_ZQCTL0_DIS_SRX_ZQCL_GET</a>(x)</td></tr>
<tr class="separator:abe2bdf4deec7297886dafeebbfe94f37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e86ed5e18115a84837a470c50fc52df" id="r_a7e86ed5e18115a84837a470c50fc52df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7e86ed5e18115a84837a470c50fc52df">DDRCTL_ZQCTL0_ZQ_RESISTOR_SHARED_MASK</a>&#160;&#160;&#160;(0x20000000UL)</td></tr>
<tr class="separator:a7e86ed5e18115a84837a470c50fc52df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8481d2626c8d80dea5fb15549004adbe" id="r_a8481d2626c8d80dea5fb15549004adbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8481d2626c8d80dea5fb15549004adbe">DDRCTL_ZQCTL0_ZQ_RESISTOR_SHARED_SHIFT</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:a8481d2626c8d80dea5fb15549004adbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b7aac6b447aafd1c5b196e81c8a872b" id="r_a2b7aac6b447aafd1c5b196e81c8a872b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2b7aac6b447aafd1c5b196e81c8a872b">DDRCTL_ZQCTL0_ZQ_RESISTOR_SHARED_SET</a>(x)</td></tr>
<tr class="separator:a2b7aac6b447aafd1c5b196e81c8a872b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a225b38e060e623ee9024742a84887e4d" id="r_a225b38e060e623ee9024742a84887e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a225b38e060e623ee9024742a84887e4d">DDRCTL_ZQCTL0_ZQ_RESISTOR_SHARED_GET</a>(x)</td></tr>
<tr class="separator:a225b38e060e623ee9024742a84887e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05db7ae9d6dc1c3a7c2df5644054599f" id="r_a05db7ae9d6dc1c3a7c2df5644054599f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a05db7ae9d6dc1c3a7c2df5644054599f">DDRCTL_ZQCTL0_T_ZQ_LONG_NOP_MASK</a>&#160;&#160;&#160;(0x3FF0000UL)</td></tr>
<tr class="separator:a05db7ae9d6dc1c3a7c2df5644054599f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f69cb47dca05e1946bd7e329f9ebe0c" id="r_a5f69cb47dca05e1946bd7e329f9ebe0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5f69cb47dca05e1946bd7e329f9ebe0c">DDRCTL_ZQCTL0_T_ZQ_LONG_NOP_SHIFT</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:a5f69cb47dca05e1946bd7e329f9ebe0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3028cb4664a760aa233027a3ffeeefda" id="r_a3028cb4664a760aa233027a3ffeeefda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3028cb4664a760aa233027a3ffeeefda">DDRCTL_ZQCTL0_T_ZQ_LONG_NOP_SET</a>(x)</td></tr>
<tr class="separator:a3028cb4664a760aa233027a3ffeeefda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0a7f62b817611798760efa65af5887a" id="r_aa0a7f62b817611798760efa65af5887a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa0a7f62b817611798760efa65af5887a">DDRCTL_ZQCTL0_T_ZQ_LONG_NOP_GET</a>(x)</td></tr>
<tr class="separator:aa0a7f62b817611798760efa65af5887a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fe3b4a74f80c4f697866e97ca49dbff" id="r_a4fe3b4a74f80c4f697866e97ca49dbff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4fe3b4a74f80c4f697866e97ca49dbff">DDRCTL_ZQCTL0_T_ZQ_SHORT_NOP_MASK</a>&#160;&#160;&#160;(0x3FFU)</td></tr>
<tr class="separator:a4fe3b4a74f80c4f697866e97ca49dbff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedd6e67af6cd3554b8ee079739ba7267" id="r_aedd6e67af6cd3554b8ee079739ba7267"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aedd6e67af6cd3554b8ee079739ba7267">DDRCTL_ZQCTL0_T_ZQ_SHORT_NOP_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:aedd6e67af6cd3554b8ee079739ba7267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42a60d43bc11307494d765210ff141a0" id="r_a42a60d43bc11307494d765210ff141a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a42a60d43bc11307494d765210ff141a0">DDRCTL_ZQCTL0_T_ZQ_SHORT_NOP_SET</a>(x)</td></tr>
<tr class="separator:a42a60d43bc11307494d765210ff141a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a740393c5962fe3727d232b2eafdb729b" id="r_a740393c5962fe3727d232b2eafdb729b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a740393c5962fe3727d232b2eafdb729b">DDRCTL_ZQCTL0_T_ZQ_SHORT_NOP_GET</a>(x)</td></tr>
<tr class="separator:a740393c5962fe3727d232b2eafdb729b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dfaa9a81e4542a1f8e871a71a4684e0" id="r_a7dfaa9a81e4542a1f8e871a71a4684e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7dfaa9a81e4542a1f8e871a71a4684e0">DDRCTL_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_MASK</a>&#160;&#160;&#160;(0xFFFFFUL)</td></tr>
<tr class="separator:a7dfaa9a81e4542a1f8e871a71a4684e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a407d8a8cff61dc99b48fa2fc9149fa67" id="r_a407d8a8cff61dc99b48fa2fc9149fa67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a407d8a8cff61dc99b48fa2fc9149fa67">DDRCTL_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a407d8a8cff61dc99b48fa2fc9149fa67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a945de05834d9fc8c64e00cd0699094eb" id="r_a945de05834d9fc8c64e00cd0699094eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a945de05834d9fc8c64e00cd0699094eb">DDRCTL_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_SET</a>(x)</td></tr>
<tr class="separator:a945de05834d9fc8c64e00cd0699094eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d7fe29a2890dea9de03b91da4fe9887" id="r_a9d7fe29a2890dea9de03b91da4fe9887"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9d7fe29a2890dea9de03b91da4fe9887">DDRCTL_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_GET</a>(x)</td></tr>
<tr class="separator:a9d7fe29a2890dea9de03b91da4fe9887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade0d29eb0250df989686c806dbd5e170" id="r_ade0d29eb0250df989686c806dbd5e170"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ade0d29eb0250df989686c806dbd5e170">DDRCTL_ZQSTAT_ZQ_RESET_BUSY_MASK</a>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ade0d29eb0250df989686c806dbd5e170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f5c9becf59f37e5f4fd20a3cb234ce4" id="r_a8f5c9becf59f37e5f4fd20a3cb234ce4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8f5c9becf59f37e5f4fd20a3cb234ce4">DDRCTL_ZQSTAT_ZQ_RESET_BUSY_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a8f5c9becf59f37e5f4fd20a3cb234ce4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ac657b3bca682fb8e80d366d99a90be" id="r_a5ac657b3bca682fb8e80d366d99a90be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5ac657b3bca682fb8e80d366d99a90be">DDRCTL_ZQSTAT_ZQ_RESET_BUSY_GET</a>(x)</td></tr>
<tr class="separator:a5ac657b3bca682fb8e80d366d99a90be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8fd636ef357fad3d004bf27407e524e" id="r_ac8fd636ef357fad3d004bf27407e524e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac8fd636ef357fad3d004bf27407e524e">DDRCTL_DFITMG0_DFI_T_CTRL_DELAY_MASK</a>&#160;&#160;&#160;(0x1F000000UL)</td></tr>
<tr class="separator:ac8fd636ef357fad3d004bf27407e524e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f13bf9725539f957f2cca1ae358e11d" id="r_a8f13bf9725539f957f2cca1ae358e11d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8f13bf9725539f957f2cca1ae358e11d">DDRCTL_DFITMG0_DFI_T_CTRL_DELAY_SHIFT</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:a8f13bf9725539f957f2cca1ae358e11d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74870b7d4c7299fd68917dfa6304a338" id="r_a74870b7d4c7299fd68917dfa6304a338"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a74870b7d4c7299fd68917dfa6304a338">DDRCTL_DFITMG0_DFI_T_CTRL_DELAY_SET</a>(x)</td></tr>
<tr class="separator:a74870b7d4c7299fd68917dfa6304a338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4e22b136ff808138f7787846bced29c" id="r_ad4e22b136ff808138f7787846bced29c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad4e22b136ff808138f7787846bced29c">DDRCTL_DFITMG0_DFI_T_CTRL_DELAY_GET</a>(x)</td></tr>
<tr class="separator:ad4e22b136ff808138f7787846bced29c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ad507fe740552c75b559c89e94420ee" id="r_a8ad507fe740552c75b559c89e94420ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8ad507fe740552c75b559c89e94420ee">DDRCTL_DFITMG0_DFI_RDDATA_USE_SDR_MASK</a>&#160;&#160;&#160;(0x800000UL)</td></tr>
<tr class="separator:a8ad507fe740552c75b559c89e94420ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad11e757b6052c5b17b6dc3b396e23fa2" id="r_ad11e757b6052c5b17b6dc3b396e23fa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad11e757b6052c5b17b6dc3b396e23fa2">DDRCTL_DFITMG0_DFI_RDDATA_USE_SDR_SHIFT</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ad11e757b6052c5b17b6dc3b396e23fa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af781f4eb35e9d6b989bdb8fa56f6a945" id="r_af781f4eb35e9d6b989bdb8fa56f6a945"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af781f4eb35e9d6b989bdb8fa56f6a945">DDRCTL_DFITMG0_DFI_RDDATA_USE_SDR_SET</a>(x)</td></tr>
<tr class="separator:af781f4eb35e9d6b989bdb8fa56f6a945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2fe3915f23d116071de26cf02e043db" id="r_aa2fe3915f23d116071de26cf02e043db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa2fe3915f23d116071de26cf02e043db">DDRCTL_DFITMG0_DFI_RDDATA_USE_SDR_GET</a>(x)</td></tr>
<tr class="separator:aa2fe3915f23d116071de26cf02e043db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcc94eee8a7fd4bfc0458fbfd3b17fc7" id="r_adcc94eee8a7fd4bfc0458fbfd3b17fc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adcc94eee8a7fd4bfc0458fbfd3b17fc7">DDRCTL_DFITMG0_DFI_T_RDDATA_EN_MASK</a>&#160;&#160;&#160;(0x3F0000UL)</td></tr>
<tr class="separator:adcc94eee8a7fd4bfc0458fbfd3b17fc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a537c5f228cf732752ec844230bc12689" id="r_a537c5f228cf732752ec844230bc12689"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a537c5f228cf732752ec844230bc12689">DDRCTL_DFITMG0_DFI_T_RDDATA_EN_SHIFT</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:a537c5f228cf732752ec844230bc12689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab02c7223f5291b99b722581bf920d58c" id="r_ab02c7223f5291b99b722581bf920d58c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab02c7223f5291b99b722581bf920d58c">DDRCTL_DFITMG0_DFI_T_RDDATA_EN_SET</a>(x)</td></tr>
<tr class="separator:ab02c7223f5291b99b722581bf920d58c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad68e6236ccaf408322802164e26bd60e" id="r_ad68e6236ccaf408322802164e26bd60e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad68e6236ccaf408322802164e26bd60e">DDRCTL_DFITMG0_DFI_T_RDDATA_EN_GET</a>(x)</td></tr>
<tr class="separator:ad68e6236ccaf408322802164e26bd60e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e772ad04065f4a70a279f09c6fa5fff" id="r_a6e772ad04065f4a70a279f09c6fa5fff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6e772ad04065f4a70a279f09c6fa5fff">DDRCTL_DFITMG0_DFI_WRDATA_USE_SDR_MASK</a>&#160;&#160;&#160;(0x8000U)</td></tr>
<tr class="separator:a6e772ad04065f4a70a279f09c6fa5fff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbcd3d0e495207e6546c82586493e5e0" id="r_acbcd3d0e495207e6546c82586493e5e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acbcd3d0e495207e6546c82586493e5e0">DDRCTL_DFITMG0_DFI_WRDATA_USE_SDR_SHIFT</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:acbcd3d0e495207e6546c82586493e5e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab88b47c6a2f7b0ab9c0fd968d785e8aa" id="r_ab88b47c6a2f7b0ab9c0fd968d785e8aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab88b47c6a2f7b0ab9c0fd968d785e8aa">DDRCTL_DFITMG0_DFI_WRDATA_USE_SDR_SET</a>(x)</td></tr>
<tr class="separator:ab88b47c6a2f7b0ab9c0fd968d785e8aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ffbcde6eb79b0eff6569bf545ed4af5" id="r_a9ffbcde6eb79b0eff6569bf545ed4af5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9ffbcde6eb79b0eff6569bf545ed4af5">DDRCTL_DFITMG0_DFI_WRDATA_USE_SDR_GET</a>(x)</td></tr>
<tr class="separator:a9ffbcde6eb79b0eff6569bf545ed4af5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af753d4ebfc1a51a157c06c17e30f2d25" id="r_af753d4ebfc1a51a157c06c17e30f2d25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af753d4ebfc1a51a157c06c17e30f2d25">DDRCTL_DFITMG0_DFI_TPHY_WRDATA_MASK</a>&#160;&#160;&#160;(0x3F00U)</td></tr>
<tr class="separator:af753d4ebfc1a51a157c06c17e30f2d25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fc60a2692f15a96c5fd906af411bbee" id="r_a9fc60a2692f15a96c5fd906af411bbee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9fc60a2692f15a96c5fd906af411bbee">DDRCTL_DFITMG0_DFI_TPHY_WRDATA_SHIFT</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:a9fc60a2692f15a96c5fd906af411bbee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27f3cdb80a263487eab9d07703fc43e7" id="r_a27f3cdb80a263487eab9d07703fc43e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a27f3cdb80a263487eab9d07703fc43e7">DDRCTL_DFITMG0_DFI_TPHY_WRDATA_SET</a>(x)</td></tr>
<tr class="separator:a27f3cdb80a263487eab9d07703fc43e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a768af6df0a2fcb9f3a3fcb37b8e1b37d" id="r_a768af6df0a2fcb9f3a3fcb37b8e1b37d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a768af6df0a2fcb9f3a3fcb37b8e1b37d">DDRCTL_DFITMG0_DFI_TPHY_WRDATA_GET</a>(x)</td></tr>
<tr class="separator:a768af6df0a2fcb9f3a3fcb37b8e1b37d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a01ba10bc96ba9973800dbd7bb8e74d" id="r_a8a01ba10bc96ba9973800dbd7bb8e74d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8a01ba10bc96ba9973800dbd7bb8e74d">DDRCTL_DFITMG0_DFI_TPHY_WRLAT_MASK</a>&#160;&#160;&#160;(0x3FU)</td></tr>
<tr class="separator:a8a01ba10bc96ba9973800dbd7bb8e74d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e5491c81c9e30dfbe188e1162f179ee" id="r_a7e5491c81c9e30dfbe188e1162f179ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7e5491c81c9e30dfbe188e1162f179ee">DDRCTL_DFITMG0_DFI_TPHY_WRLAT_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a7e5491c81c9e30dfbe188e1162f179ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af107ebcf252e4f35558b58e53c9f4b6c" id="r_af107ebcf252e4f35558b58e53c9f4b6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af107ebcf252e4f35558b58e53c9f4b6c">DDRCTL_DFITMG0_DFI_TPHY_WRLAT_SET</a>(x)</td></tr>
<tr class="separator:af107ebcf252e4f35558b58e53c9f4b6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a619c91252eb8e4a1513073f37203bdec" id="r_a619c91252eb8e4a1513073f37203bdec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a619c91252eb8e4a1513073f37203bdec">DDRCTL_DFITMG0_DFI_TPHY_WRLAT_GET</a>(x)</td></tr>
<tr class="separator:a619c91252eb8e4a1513073f37203bdec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a993e9e411820a25b526334826be7d9b6" id="r_a993e9e411820a25b526334826be7d9b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a993e9e411820a25b526334826be7d9b6">DDRCTL_DFITMG1_DFI_T_WRDATA_DELAY_MASK</a>&#160;&#160;&#160;(0x1F0000UL)</td></tr>
<tr class="separator:a993e9e411820a25b526334826be7d9b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1eee95592c771d97463ca4b6361b87d" id="r_ae1eee95592c771d97463ca4b6361b87d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae1eee95592c771d97463ca4b6361b87d">DDRCTL_DFITMG1_DFI_T_WRDATA_DELAY_SHIFT</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ae1eee95592c771d97463ca4b6361b87d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28dd766c518f1d44099f1e44a05f54f3" id="r_a28dd766c518f1d44099f1e44a05f54f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a28dd766c518f1d44099f1e44a05f54f3">DDRCTL_DFITMG1_DFI_T_WRDATA_DELAY_SET</a>(x)</td></tr>
<tr class="separator:a28dd766c518f1d44099f1e44a05f54f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a154c008156233145d966ad11892758c1" id="r_a154c008156233145d966ad11892758c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a154c008156233145d966ad11892758c1">DDRCTL_DFITMG1_DFI_T_WRDATA_DELAY_GET</a>(x)</td></tr>
<tr class="separator:a154c008156233145d966ad11892758c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9338c4fe64c3ac43614fc79376d0fed" id="r_ae9338c4fe64c3ac43614fc79376d0fed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae9338c4fe64c3ac43614fc79376d0fed">DDRCTL_DFITMG1_DFI_T_DRAM_CLK_DISABLE_MASK</a>&#160;&#160;&#160;(0xF00U)</td></tr>
<tr class="separator:ae9338c4fe64c3ac43614fc79376d0fed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee70f68e3957e89a605229fcb5c01615" id="r_aee70f68e3957e89a605229fcb5c01615"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aee70f68e3957e89a605229fcb5c01615">DDRCTL_DFITMG1_DFI_T_DRAM_CLK_DISABLE_SHIFT</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:aee70f68e3957e89a605229fcb5c01615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaab108cad5fcd5e82d68079c983e32cc" id="r_aaab108cad5fcd5e82d68079c983e32cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaab108cad5fcd5e82d68079c983e32cc">DDRCTL_DFITMG1_DFI_T_DRAM_CLK_DISABLE_SET</a>(x)</td></tr>
<tr class="separator:aaab108cad5fcd5e82d68079c983e32cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89fd84d27cb90ec5f0b35d80bd04c0e3" id="r_a89fd84d27cb90ec5f0b35d80bd04c0e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a89fd84d27cb90ec5f0b35d80bd04c0e3">DDRCTL_DFITMG1_DFI_T_DRAM_CLK_DISABLE_GET</a>(x)</td></tr>
<tr class="separator:a89fd84d27cb90ec5f0b35d80bd04c0e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63e657eeb700e012191893e2db02444b" id="r_a63e657eeb700e012191893e2db02444b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a63e657eeb700e012191893e2db02444b">DDRCTL_DFITMG1_DFI_T_DRAM_CLK_ENABLE_MASK</a>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="separator:a63e657eeb700e012191893e2db02444b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a816ef2299cdfea17c10f0219d51041a5" id="r_a816ef2299cdfea17c10f0219d51041a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a816ef2299cdfea17c10f0219d51041a5">DDRCTL_DFITMG1_DFI_T_DRAM_CLK_ENABLE_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a816ef2299cdfea17c10f0219d51041a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a967743a260d2c8e3946bf213e3de444c" id="r_a967743a260d2c8e3946bf213e3de444c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a967743a260d2c8e3946bf213e3de444c">DDRCTL_DFITMG1_DFI_T_DRAM_CLK_ENABLE_SET</a>(x)</td></tr>
<tr class="separator:a967743a260d2c8e3946bf213e3de444c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19457459951373a6bec2b55061359b1e" id="r_a19457459951373a6bec2b55061359b1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a19457459951373a6bec2b55061359b1e">DDRCTL_DFITMG1_DFI_T_DRAM_CLK_ENABLE_GET</a>(x)</td></tr>
<tr class="separator:a19457459951373a6bec2b55061359b1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5ba2275ed2c9a2a0206a80256641d74" id="r_af5ba2275ed2c9a2a0206a80256641d74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af5ba2275ed2c9a2a0206a80256641d74">DDRCTL_DFILPCFG0_DFI_TLP_RESP_MASK</a>&#160;&#160;&#160;(0xF000000UL)</td></tr>
<tr class="separator:af5ba2275ed2c9a2a0206a80256641d74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd8d058f0abed218624ebbe85467f02e" id="r_abd8d058f0abed218624ebbe85467f02e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abd8d058f0abed218624ebbe85467f02e">DDRCTL_DFILPCFG0_DFI_TLP_RESP_SHIFT</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:abd8d058f0abed218624ebbe85467f02e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7157a67ce42b90e436001bf1d0f1a968" id="r_a7157a67ce42b90e436001bf1d0f1a968"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7157a67ce42b90e436001bf1d0f1a968">DDRCTL_DFILPCFG0_DFI_TLP_RESP_SET</a>(x)</td></tr>
<tr class="separator:a7157a67ce42b90e436001bf1d0f1a968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c65f4a263114aa670f95d45d48a1361" id="r_a7c65f4a263114aa670f95d45d48a1361"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7c65f4a263114aa670f95d45d48a1361">DDRCTL_DFILPCFG0_DFI_TLP_RESP_GET</a>(x)</td></tr>
<tr class="separator:a7c65f4a263114aa670f95d45d48a1361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68bbb5f8618cfab81c8726bc4d4c3e35" id="r_a68bbb5f8618cfab81c8726bc4d4c3e35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a68bbb5f8618cfab81c8726bc4d4c3e35">DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_SR_MASK</a>&#160;&#160;&#160;(0xF000U)</td></tr>
<tr class="separator:a68bbb5f8618cfab81c8726bc4d4c3e35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70162782eaebd7b70067831c2f11b3b3" id="r_a70162782eaebd7b70067831c2f11b3b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a70162782eaebd7b70067831c2f11b3b3">DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_SR_SHIFT</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:a70162782eaebd7b70067831c2f11b3b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25ace32917baf16a83f29e7ea71eeca0" id="r_a25ace32917baf16a83f29e7ea71eeca0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a25ace32917baf16a83f29e7ea71eeca0">DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_SR_SET</a>(x)</td></tr>
<tr class="separator:a25ace32917baf16a83f29e7ea71eeca0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa9ae79024fff2125a7c84c6036b0f67" id="r_aaa9ae79024fff2125a7c84c6036b0f67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaa9ae79024fff2125a7c84c6036b0f67">DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_SR_GET</a>(x)</td></tr>
<tr class="separator:aaa9ae79024fff2125a7c84c6036b0f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf001b1b9ae2ec0e5aa4d975dafe8a7a" id="r_adf001b1b9ae2ec0e5aa4d975dafe8a7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adf001b1b9ae2ec0e5aa4d975dafe8a7a">DDRCTL_DFILPCFG0_DFI_LP_EN_SR_MASK</a>&#160;&#160;&#160;(0x100U)</td></tr>
<tr class="separator:adf001b1b9ae2ec0e5aa4d975dafe8a7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e3234d3948c34f5c2ba5b70642aa83d" id="r_a4e3234d3948c34f5c2ba5b70642aa83d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4e3234d3948c34f5c2ba5b70642aa83d">DDRCTL_DFILPCFG0_DFI_LP_EN_SR_SHIFT</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:a4e3234d3948c34f5c2ba5b70642aa83d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a426f241af1a3033e926e20fe43b2f2a3" id="r_a426f241af1a3033e926e20fe43b2f2a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a426f241af1a3033e926e20fe43b2f2a3">DDRCTL_DFILPCFG0_DFI_LP_EN_SR_SET</a>(x)</td></tr>
<tr class="separator:a426f241af1a3033e926e20fe43b2f2a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5ec140c91a2425cd310c74de8887093" id="r_aa5ec140c91a2425cd310c74de8887093"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa5ec140c91a2425cd310c74de8887093">DDRCTL_DFILPCFG0_DFI_LP_EN_SR_GET</a>(x)</td></tr>
<tr class="separator:aa5ec140c91a2425cd310c74de8887093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a137fa583fae116d1822629704b41c545" id="r_a137fa583fae116d1822629704b41c545"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a137fa583fae116d1822629704b41c545">DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_PD_MASK</a>&#160;&#160;&#160;(0xF0U)</td></tr>
<tr class="separator:a137fa583fae116d1822629704b41c545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa94282c4658836235857428dc5350c37" id="r_aa94282c4658836235857428dc5350c37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa94282c4658836235857428dc5350c37">DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_PD_SHIFT</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:aa94282c4658836235857428dc5350c37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ed9120b1aeb2360f6610d8ff0c19c95" id="r_a0ed9120b1aeb2360f6610d8ff0c19c95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0ed9120b1aeb2360f6610d8ff0c19c95">DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_PD_SET</a>(x)</td></tr>
<tr class="separator:a0ed9120b1aeb2360f6610d8ff0c19c95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac498149fa1b080f7417ff7c9ea17f49e" id="r_ac498149fa1b080f7417ff7c9ea17f49e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac498149fa1b080f7417ff7c9ea17f49e">DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_PD_GET</a>(x)</td></tr>
<tr class="separator:ac498149fa1b080f7417ff7c9ea17f49e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a350e41d042d74824b1a442d697191b4c" id="r_a350e41d042d74824b1a442d697191b4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a350e41d042d74824b1a442d697191b4c">DDRCTL_DFILPCFG0_DFI_LP_EN_PD_MASK</a>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:a350e41d042d74824b1a442d697191b4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a179055216b2e7eb10644dd86f8cc8c00" id="r_a179055216b2e7eb10644dd86f8cc8c00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a179055216b2e7eb10644dd86f8cc8c00">DDRCTL_DFILPCFG0_DFI_LP_EN_PD_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a179055216b2e7eb10644dd86f8cc8c00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa785f842f7faa2daa5ff0cab05066671" id="r_aa785f842f7faa2daa5ff0cab05066671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa785f842f7faa2daa5ff0cab05066671">DDRCTL_DFILPCFG0_DFI_LP_EN_PD_SET</a>(x)</td></tr>
<tr class="separator:aa785f842f7faa2daa5ff0cab05066671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12442e8d767e5744c0ed0e696dbd9a70" id="r_a12442e8d767e5744c0ed0e696dbd9a70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a12442e8d767e5744c0ed0e696dbd9a70">DDRCTL_DFILPCFG0_DFI_LP_EN_PD_GET</a>(x)</td></tr>
<tr class="separator:a12442e8d767e5744c0ed0e696dbd9a70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d70e03dcb8da267b6c0f0811e9c5403" id="r_a5d70e03dcb8da267b6c0f0811e9c5403"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5d70e03dcb8da267b6c0f0811e9c5403">DDRCTL_DFIUPD0_DIS_AUTO_CTRLUPD_MASK</a>&#160;&#160;&#160;(0x80000000UL)</td></tr>
<tr class="separator:a5d70e03dcb8da267b6c0f0811e9c5403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f6b2a7a9ac9b927198807f24f34967c" id="r_a3f6b2a7a9ac9b927198807f24f34967c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3f6b2a7a9ac9b927198807f24f34967c">DDRCTL_DFIUPD0_DIS_AUTO_CTRLUPD_SHIFT</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:a3f6b2a7a9ac9b927198807f24f34967c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a163065d4fbd6e983c055f2eb518ac144" id="r_a163065d4fbd6e983c055f2eb518ac144"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a163065d4fbd6e983c055f2eb518ac144">DDRCTL_DFIUPD0_DIS_AUTO_CTRLUPD_SET</a>(x)</td></tr>
<tr class="separator:a163065d4fbd6e983c055f2eb518ac144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2593e6fc4828bb77c210d6edd1111cad" id="r_a2593e6fc4828bb77c210d6edd1111cad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2593e6fc4828bb77c210d6edd1111cad">DDRCTL_DFIUPD0_DIS_AUTO_CTRLUPD_GET</a>(x)</td></tr>
<tr class="separator:a2593e6fc4828bb77c210d6edd1111cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0e8f4f816e879eecccf12dddf28267a" id="r_ac0e8f4f816e879eecccf12dddf28267a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac0e8f4f816e879eecccf12dddf28267a">DDRCTL_DFIUPD0_DFI_T_CTRLUP_MAX_MASK</a>&#160;&#160;&#160;(0x3FF0000UL)</td></tr>
<tr class="separator:ac0e8f4f816e879eecccf12dddf28267a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed0a0cfdbd95b2e10ea81589ea8c9495" id="r_aed0a0cfdbd95b2e10ea81589ea8c9495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aed0a0cfdbd95b2e10ea81589ea8c9495">DDRCTL_DFIUPD0_DFI_T_CTRLUP_MAX_SHIFT</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:aed0a0cfdbd95b2e10ea81589ea8c9495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8cb8c0756e32939e8d49756a50e3e8c" id="r_ad8cb8c0756e32939e8d49756a50e3e8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad8cb8c0756e32939e8d49756a50e3e8c">DDRCTL_DFIUPD0_DFI_T_CTRLUP_MAX_SET</a>(x)</td></tr>
<tr class="separator:ad8cb8c0756e32939e8d49756a50e3e8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55791e00d93a4a58a13e6ad6e61a490c" id="r_a55791e00d93a4a58a13e6ad6e61a490c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a55791e00d93a4a58a13e6ad6e61a490c">DDRCTL_DFIUPD0_DFI_T_CTRLUP_MAX_GET</a>(x)</td></tr>
<tr class="separator:a55791e00d93a4a58a13e6ad6e61a490c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20174cd357f37ed3f956bbf0b5fbb8f1" id="r_a20174cd357f37ed3f956bbf0b5fbb8f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a20174cd357f37ed3f956bbf0b5fbb8f1">DDRCTL_DFIUPD0_DFI_T_CTRLUP_MIN_MASK</a>&#160;&#160;&#160;(0x3FFU)</td></tr>
<tr class="separator:a20174cd357f37ed3f956bbf0b5fbb8f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac427d4777d22437d87e809e27b1ba8da" id="r_ac427d4777d22437d87e809e27b1ba8da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac427d4777d22437d87e809e27b1ba8da">DDRCTL_DFIUPD0_DFI_T_CTRLUP_MIN_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ac427d4777d22437d87e809e27b1ba8da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbdba4708231841cf419e4ccbd9e08ef" id="r_afbdba4708231841cf419e4ccbd9e08ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afbdba4708231841cf419e4ccbd9e08ef">DDRCTL_DFIUPD0_DFI_T_CTRLUP_MIN_SET</a>(x)</td></tr>
<tr class="separator:afbdba4708231841cf419e4ccbd9e08ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af15f71ee463628fb8222dec89ca9e954" id="r_af15f71ee463628fb8222dec89ca9e954"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af15f71ee463628fb8222dec89ca9e954">DDRCTL_DFIUPD0_DFI_T_CTRLUP_MIN_GET</a>(x)</td></tr>
<tr class="separator:af15f71ee463628fb8222dec89ca9e954"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37d60c934af718afe879c6b4bca9b01e" id="r_a37d60c934af718afe879c6b4bca9b01e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a37d60c934af718afe879c6b4bca9b01e">DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_MASK</a>&#160;&#160;&#160;(0xFF0000UL)</td></tr>
<tr class="separator:a37d60c934af718afe879c6b4bca9b01e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1824f71b0fb2af404b5287f907a99dce" id="r_a1824f71b0fb2af404b5287f907a99dce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1824f71b0fb2af404b5287f907a99dce">DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_SHIFT</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:a1824f71b0fb2af404b5287f907a99dce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb5a7f6d6a8f5e26c9a0a97d4fbd8037" id="r_acb5a7f6d6a8f5e26c9a0a97d4fbd8037"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acb5a7f6d6a8f5e26c9a0a97d4fbd8037">DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_SET</a>(x)</td></tr>
<tr class="separator:acb5a7f6d6a8f5e26c9a0a97d4fbd8037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af93c19ef698e37d3a4931f46343562b3" id="r_af93c19ef698e37d3a4931f46343562b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af93c19ef698e37d3a4931f46343562b3">DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_GET</a>(x)</td></tr>
<tr class="separator:af93c19ef698e37d3a4931f46343562b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a31cc668ba1b1481338368b667221f5" id="r_a9a31cc668ba1b1481338368b667221f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9a31cc668ba1b1481338368b667221f5">DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_MASK</a>&#160;&#160;&#160;(0xFFU)</td></tr>
<tr class="separator:a9a31cc668ba1b1481338368b667221f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7708da11a05ff2b87161603df0426804" id="r_a7708da11a05ff2b87161603df0426804"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7708da11a05ff2b87161603df0426804">DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a7708da11a05ff2b87161603df0426804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd8ddeb55e04200486fa54a97daa72c7" id="r_abd8ddeb55e04200486fa54a97daa72c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abd8ddeb55e04200486fa54a97daa72c7">DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_SET</a>(x)</td></tr>
<tr class="separator:abd8ddeb55e04200486fa54a97daa72c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae48f1938707836958bc54611fa6ece1d" id="r_ae48f1938707836958bc54611fa6ece1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae48f1938707836958bc54611fa6ece1d">DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_GET</a>(x)</td></tr>
<tr class="separator:ae48f1938707836958bc54611fa6ece1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75d02630848012af3b5bd9330f987a5c" id="r_a75d02630848012af3b5bd9330f987a5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a75d02630848012af3b5bd9330f987a5c">DDRCTL_DFIUPD2_DFI_PHYUPD_EN_MASK</a>&#160;&#160;&#160;(0x80000000UL)</td></tr>
<tr class="separator:a75d02630848012af3b5bd9330f987a5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05c4dd2fb199c59547098c818449da0f" id="r_a05c4dd2fb199c59547098c818449da0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a05c4dd2fb199c59547098c818449da0f">DDRCTL_DFIUPD2_DFI_PHYUPD_EN_SHIFT</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:a05c4dd2fb199c59547098c818449da0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e560f9a91093ba62eb30a7ac736c309" id="r_a6e560f9a91093ba62eb30a7ac736c309"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6e560f9a91093ba62eb30a7ac736c309">DDRCTL_DFIUPD2_DFI_PHYUPD_EN_SET</a>(x)</td></tr>
<tr class="separator:a6e560f9a91093ba62eb30a7ac736c309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13f22dfd41a8929e25ab890b4c5b4c41" id="r_a13f22dfd41a8929e25ab890b4c5b4c41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a13f22dfd41a8929e25ab890b4c5b4c41">DDRCTL_DFIUPD2_DFI_PHYUPD_EN_GET</a>(x)</td></tr>
<tr class="separator:a13f22dfd41a8929e25ab890b4c5b4c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e0909c50d82393f07e4355ed651e532" id="r_a8e0909c50d82393f07e4355ed651e532"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8e0909c50d82393f07e4355ed651e532">DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE1_MASK</a>&#160;&#160;&#160;(0xFFF0000UL)</td></tr>
<tr class="separator:a8e0909c50d82393f07e4355ed651e532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33029c46186a981cad57fb101791ed83" id="r_a33029c46186a981cad57fb101791ed83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a33029c46186a981cad57fb101791ed83">DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE1_SHIFT</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:a33029c46186a981cad57fb101791ed83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a85708aa02359871dbb77d10fcbcfa7" id="r_a6a85708aa02359871dbb77d10fcbcfa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6a85708aa02359871dbb77d10fcbcfa7">DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE1_SET</a>(x)</td></tr>
<tr class="separator:a6a85708aa02359871dbb77d10fcbcfa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeba67e08f5b606b84e455cfd37898232" id="r_aeba67e08f5b606b84e455cfd37898232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aeba67e08f5b606b84e455cfd37898232">DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE1_GET</a>(x)</td></tr>
<tr class="separator:aeba67e08f5b606b84e455cfd37898232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc2d0648af8b092cc484816a6b584159" id="r_adc2d0648af8b092cc484816a6b584159"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adc2d0648af8b092cc484816a6b584159">DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE0_MASK</a>&#160;&#160;&#160;(0xFFFU)</td></tr>
<tr class="separator:adc2d0648af8b092cc484816a6b584159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22f739fc3aea30c712ca906ce4cde003" id="r_a22f739fc3aea30c712ca906ce4cde003"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a22f739fc3aea30c712ca906ce4cde003">DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE0_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a22f739fc3aea30c712ca906ce4cde003"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40f9e5b4fcdeb18bfb06b4cd3e618412" id="r_a40f9e5b4fcdeb18bfb06b4cd3e618412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a40f9e5b4fcdeb18bfb06b4cd3e618412">DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE0_SET</a>(x)</td></tr>
<tr class="separator:a40f9e5b4fcdeb18bfb06b4cd3e618412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc1866e49702742a322ed3d1190944de" id="r_abc1866e49702742a322ed3d1190944de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abc1866e49702742a322ed3d1190944de">DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE0_GET</a>(x)</td></tr>
<tr class="separator:abc1866e49702742a322ed3d1190944de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8bec7feab1a18c59b5677c4272213cf" id="r_ab8bec7feab1a18c59b5677c4272213cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab8bec7feab1a18c59b5677c4272213cf">DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE3_MASK</a>&#160;&#160;&#160;(0xFFF0000UL)</td></tr>
<tr class="separator:ab8bec7feab1a18c59b5677c4272213cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6866d0ee4318acd8c6290ccaa84451a2" id="r_a6866d0ee4318acd8c6290ccaa84451a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6866d0ee4318acd8c6290ccaa84451a2">DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE3_SHIFT</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:a6866d0ee4318acd8c6290ccaa84451a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae39d02cb875917464f53da39e305ecdb" id="r_ae39d02cb875917464f53da39e305ecdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae39d02cb875917464f53da39e305ecdb">DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE3_SET</a>(x)</td></tr>
<tr class="separator:ae39d02cb875917464f53da39e305ecdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a958909b546a5bdcc26a76d5754b098db" id="r_a958909b546a5bdcc26a76d5754b098db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a958909b546a5bdcc26a76d5754b098db">DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE3_GET</a>(x)</td></tr>
<tr class="separator:a958909b546a5bdcc26a76d5754b098db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2a30569f0b4561f8e4863bcb877eee2" id="r_aa2a30569f0b4561f8e4863bcb877eee2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa2a30569f0b4561f8e4863bcb877eee2">DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE2_MASK</a>&#160;&#160;&#160;(0xFFFU)</td></tr>
<tr class="separator:aa2a30569f0b4561f8e4863bcb877eee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f1f7a22dc1a5f24394e7ee686fdf5fc" id="r_a6f1f7a22dc1a5f24394e7ee686fdf5fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6f1f7a22dc1a5f24394e7ee686fdf5fc">DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE2_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a6f1f7a22dc1a5f24394e7ee686fdf5fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cd774d43141a47d4d179fc0cdf0daba" id="r_a6cd774d43141a47d4d179fc0cdf0daba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6cd774d43141a47d4d179fc0cdf0daba">DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE2_SET</a>(x)</td></tr>
<tr class="separator:a6cd774d43141a47d4d179fc0cdf0daba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c9af96b6420316e1b808e962a537f2e" id="r_a5c9af96b6420316e1b808e962a537f2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5c9af96b6420316e1b808e962a537f2e">DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE2_GET</a>(x)</td></tr>
<tr class="separator:a5c9af96b6420316e1b808e962a537f2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bd561887935a9fcccd66b74b13aca33" id="r_a4bd561887935a9fcccd66b74b13aca33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4bd561887935a9fcccd66b74b13aca33">DDRCTL_DFIMISC_DFI_INIT_COMPLETE_EN_MASK</a>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:a4bd561887935a9fcccd66b74b13aca33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c28454d167ea796d559a9d9057460d2" id="r_a3c28454d167ea796d559a9d9057460d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3c28454d167ea796d559a9d9057460d2">DDRCTL_DFIMISC_DFI_INIT_COMPLETE_EN_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a3c28454d167ea796d559a9d9057460d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09d0b7ad66d17fbc413b28187f02fad4" id="r_a09d0b7ad66d17fbc413b28187f02fad4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a09d0b7ad66d17fbc413b28187f02fad4">DDRCTL_DFIMISC_DFI_INIT_COMPLETE_EN_SET</a>(x)</td></tr>
<tr class="separator:a09d0b7ad66d17fbc413b28187f02fad4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb7da9856218a891832d350566871561" id="r_acb7da9856218a891832d350566871561"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acb7da9856218a891832d350566871561">DDRCTL_DFIMISC_DFI_INIT_COMPLETE_EN_GET</a>(x)</td></tr>
<tr class="separator:acb7da9856218a891832d350566871561"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2849c2f1b6ae48eca8a4e257324e386c" id="r_a2849c2f1b6ae48eca8a4e257324e386c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2849c2f1b6ae48eca8a4e257324e386c">DDRCTL_DFITMG2_DFI_TPHY_RDCSLAT_MASK</a>&#160;&#160;&#160;(0x3F00U)</td></tr>
<tr class="separator:a2849c2f1b6ae48eca8a4e257324e386c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87d503183d7e63a55ea616409e549aa8" id="r_a87d503183d7e63a55ea616409e549aa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a87d503183d7e63a55ea616409e549aa8">DDRCTL_DFITMG2_DFI_TPHY_RDCSLAT_SHIFT</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:a87d503183d7e63a55ea616409e549aa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab1cccc3c501ad0f825faafc45c7528d" id="r_aab1cccc3c501ad0f825faafc45c7528d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aab1cccc3c501ad0f825faafc45c7528d">DDRCTL_DFITMG2_DFI_TPHY_RDCSLAT_SET</a>(x)</td></tr>
<tr class="separator:aab1cccc3c501ad0f825faafc45c7528d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3c7e4bf23b2b91db82838d04b67b3d1" id="r_aa3c7e4bf23b2b91db82838d04b67b3d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa3c7e4bf23b2b91db82838d04b67b3d1">DDRCTL_DFITMG2_DFI_TPHY_RDCSLAT_GET</a>(x)</td></tr>
<tr class="separator:aa3c7e4bf23b2b91db82838d04b67b3d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78104c7e8319fc66600a5e2b7b5a9e8d" id="r_a78104c7e8319fc66600a5e2b7b5a9e8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a78104c7e8319fc66600a5e2b7b5a9e8d">DDRCTL_DFITMG2_DFI_TPHY_WRCSLAT_MASK</a>&#160;&#160;&#160;(0x3FU)</td></tr>
<tr class="separator:a78104c7e8319fc66600a5e2b7b5a9e8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68fe65df2164ab5ea8e34c09dd6ccdfa" id="r_a68fe65df2164ab5ea8e34c09dd6ccdfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a68fe65df2164ab5ea8e34c09dd6ccdfa">DDRCTL_DFITMG2_DFI_TPHY_WRCSLAT_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a68fe65df2164ab5ea8e34c09dd6ccdfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1eaf06d96b85ebc82a5546aa4f0fef66" id="r_a1eaf06d96b85ebc82a5546aa4f0fef66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1eaf06d96b85ebc82a5546aa4f0fef66">DDRCTL_DFITMG2_DFI_TPHY_WRCSLAT_SET</a>(x)</td></tr>
<tr class="separator:a1eaf06d96b85ebc82a5546aa4f0fef66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbbe09435b8d7605f13189ed99881c79" id="r_adbbe09435b8d7605f13189ed99881c79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adbbe09435b8d7605f13189ed99881c79">DDRCTL_DFITMG2_DFI_TPHY_WRCSLAT_GET</a>(x)</td></tr>
<tr class="separator:adbbe09435b8d7605f13189ed99881c79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9067251152441006bedc1c52192ea493" id="r_a9067251152441006bedc1c52192ea493"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9067251152441006bedc1c52192ea493">DDRCTL_ADDRMAP0_ADDRMAP_CS_BIT0_MASK</a>&#160;&#160;&#160;(0x1FU)</td></tr>
<tr class="separator:a9067251152441006bedc1c52192ea493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a580f05b4113bfe4f7b0ae0c7320793c1" id="r_a580f05b4113bfe4f7b0ae0c7320793c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a580f05b4113bfe4f7b0ae0c7320793c1">DDRCTL_ADDRMAP0_ADDRMAP_CS_BIT0_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a580f05b4113bfe4f7b0ae0c7320793c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ba3a1f0496a1cf943fddc00716b8216" id="r_a8ba3a1f0496a1cf943fddc00716b8216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8ba3a1f0496a1cf943fddc00716b8216">DDRCTL_ADDRMAP0_ADDRMAP_CS_BIT0_SET</a>(x)</td></tr>
<tr class="separator:a8ba3a1f0496a1cf943fddc00716b8216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af02fe86a856dee69be210062f9451bc4" id="r_af02fe86a856dee69be210062f9451bc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af02fe86a856dee69be210062f9451bc4">DDRCTL_ADDRMAP0_ADDRMAP_CS_BIT0_GET</a>(x)</td></tr>
<tr class="separator:af02fe86a856dee69be210062f9451bc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0b8492d03f8a564c5e6dd3facdd0936" id="r_aa0b8492d03f8a564c5e6dd3facdd0936"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa0b8492d03f8a564c5e6dd3facdd0936">DDRCTL_ADDRMAP1_ADDRMAP_BANK_B2_MASK</a>&#160;&#160;&#160;(0x1F0000UL)</td></tr>
<tr class="separator:aa0b8492d03f8a564c5e6dd3facdd0936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a086bc4e033b67fa8dd30e39dc0c051e3" id="r_a086bc4e033b67fa8dd30e39dc0c051e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a086bc4e033b67fa8dd30e39dc0c051e3">DDRCTL_ADDRMAP1_ADDRMAP_BANK_B2_SHIFT</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:a086bc4e033b67fa8dd30e39dc0c051e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae84399ce0c21eec2f0f702493fef7494" id="r_ae84399ce0c21eec2f0f702493fef7494"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae84399ce0c21eec2f0f702493fef7494">DDRCTL_ADDRMAP1_ADDRMAP_BANK_B2_SET</a>(x)</td></tr>
<tr class="separator:ae84399ce0c21eec2f0f702493fef7494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1206fd78d7a460e58da1ec59506215c7" id="r_a1206fd78d7a460e58da1ec59506215c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1206fd78d7a460e58da1ec59506215c7">DDRCTL_ADDRMAP1_ADDRMAP_BANK_B2_GET</a>(x)</td></tr>
<tr class="separator:a1206fd78d7a460e58da1ec59506215c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e8afec1adcba5fd4cfa05f56880b615" id="r_a2e8afec1adcba5fd4cfa05f56880b615"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2e8afec1adcba5fd4cfa05f56880b615">DDRCTL_ADDRMAP1_ADDRMAP_BANK_B1_MASK</a>&#160;&#160;&#160;(0x1F00U)</td></tr>
<tr class="separator:a2e8afec1adcba5fd4cfa05f56880b615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a942be270262e73712e8ca9fafdb0a826" id="r_a942be270262e73712e8ca9fafdb0a826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a942be270262e73712e8ca9fafdb0a826">DDRCTL_ADDRMAP1_ADDRMAP_BANK_B1_SHIFT</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:a942be270262e73712e8ca9fafdb0a826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c0da50842bea8e05c45944553f7e540" id="r_a4c0da50842bea8e05c45944553f7e540"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4c0da50842bea8e05c45944553f7e540">DDRCTL_ADDRMAP1_ADDRMAP_BANK_B1_SET</a>(x)</td></tr>
<tr class="separator:a4c0da50842bea8e05c45944553f7e540"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1adc3bd26a23fd199e5a359de3571926" id="r_a1adc3bd26a23fd199e5a359de3571926"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1adc3bd26a23fd199e5a359de3571926">DDRCTL_ADDRMAP1_ADDRMAP_BANK_B1_GET</a>(x)</td></tr>
<tr class="separator:a1adc3bd26a23fd199e5a359de3571926"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cbfe96b045761f02605fcff81db74ac" id="r_a5cbfe96b045761f02605fcff81db74ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5cbfe96b045761f02605fcff81db74ac">DDRCTL_ADDRMAP1_ADDRMAP_BANK_B0_MASK</a>&#160;&#160;&#160;(0x1FU)</td></tr>
<tr class="separator:a5cbfe96b045761f02605fcff81db74ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f2d0abe015f4eb664b887ce9b2317d4" id="r_a0f2d0abe015f4eb664b887ce9b2317d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0f2d0abe015f4eb664b887ce9b2317d4">DDRCTL_ADDRMAP1_ADDRMAP_BANK_B0_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a0f2d0abe015f4eb664b887ce9b2317d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3c3dff4c1e930f5a825c97c9196a77c" id="r_af3c3dff4c1e930f5a825c97c9196a77c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af3c3dff4c1e930f5a825c97c9196a77c">DDRCTL_ADDRMAP1_ADDRMAP_BANK_B0_SET</a>(x)</td></tr>
<tr class="separator:af3c3dff4c1e930f5a825c97c9196a77c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af795b82d005d3c92bf580eca28332f60" id="r_af795b82d005d3c92bf580eca28332f60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af795b82d005d3c92bf580eca28332f60">DDRCTL_ADDRMAP1_ADDRMAP_BANK_B0_GET</a>(x)</td></tr>
<tr class="separator:af795b82d005d3c92bf580eca28332f60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3492a8a66fde11ce4f545cb393634f26" id="r_a3492a8a66fde11ce4f545cb393634f26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3492a8a66fde11ce4f545cb393634f26">DDRCTL_ADDRMAP2_ADDRMAP_COL_B5_MASK</a>&#160;&#160;&#160;(0xF000000UL)</td></tr>
<tr class="separator:a3492a8a66fde11ce4f545cb393634f26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fedf60fbcce1197d4c66606a92825e2" id="r_a7fedf60fbcce1197d4c66606a92825e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7fedf60fbcce1197d4c66606a92825e2">DDRCTL_ADDRMAP2_ADDRMAP_COL_B5_SHIFT</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:a7fedf60fbcce1197d4c66606a92825e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af81a94280783060320c6f87e14b2240a" id="r_af81a94280783060320c6f87e14b2240a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af81a94280783060320c6f87e14b2240a">DDRCTL_ADDRMAP2_ADDRMAP_COL_B5_SET</a>(x)</td></tr>
<tr class="separator:af81a94280783060320c6f87e14b2240a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a35a242bc62270ae536aed494b8682b" id="r_a5a35a242bc62270ae536aed494b8682b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5a35a242bc62270ae536aed494b8682b">DDRCTL_ADDRMAP2_ADDRMAP_COL_B5_GET</a>(x)</td></tr>
<tr class="separator:a5a35a242bc62270ae536aed494b8682b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c4dcb5cdc9a17d3ca023224c34d14f3" id="r_a8c4dcb5cdc9a17d3ca023224c34d14f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8c4dcb5cdc9a17d3ca023224c34d14f3">DDRCTL_ADDRMAP2_ADDRMAP_COL_B4_MASK</a>&#160;&#160;&#160;(0xF0000UL)</td></tr>
<tr class="separator:a8c4dcb5cdc9a17d3ca023224c34d14f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41e25f46c2cf1d0e9f2c5493f76ba8f8" id="r_a41e25f46c2cf1d0e9f2c5493f76ba8f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a41e25f46c2cf1d0e9f2c5493f76ba8f8">DDRCTL_ADDRMAP2_ADDRMAP_COL_B4_SHIFT</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:a41e25f46c2cf1d0e9f2c5493f76ba8f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a686a6eb67888ae97cdf55b62cdc80fb4" id="r_a686a6eb67888ae97cdf55b62cdc80fb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a686a6eb67888ae97cdf55b62cdc80fb4">DDRCTL_ADDRMAP2_ADDRMAP_COL_B4_SET</a>(x)</td></tr>
<tr class="separator:a686a6eb67888ae97cdf55b62cdc80fb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad31a08c67176c50aee8f9b844c3abeb4" id="r_ad31a08c67176c50aee8f9b844c3abeb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad31a08c67176c50aee8f9b844c3abeb4">DDRCTL_ADDRMAP2_ADDRMAP_COL_B4_GET</a>(x)</td></tr>
<tr class="separator:ad31a08c67176c50aee8f9b844c3abeb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe6a3506a1fccdccc7eda029aeb95e9e" id="r_afe6a3506a1fccdccc7eda029aeb95e9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afe6a3506a1fccdccc7eda029aeb95e9e">DDRCTL_ADDRMAP2_ADDRMAP_COL_B3_MASK</a>&#160;&#160;&#160;(0xF00U)</td></tr>
<tr class="separator:afe6a3506a1fccdccc7eda029aeb95e9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac289a8d83c5344497609066c192a3da6" id="r_ac289a8d83c5344497609066c192a3da6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac289a8d83c5344497609066c192a3da6">DDRCTL_ADDRMAP2_ADDRMAP_COL_B3_SHIFT</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ac289a8d83c5344497609066c192a3da6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a448a92a5f6036df6825f751051f9b7b5" id="r_a448a92a5f6036df6825f751051f9b7b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a448a92a5f6036df6825f751051f9b7b5">DDRCTL_ADDRMAP2_ADDRMAP_COL_B3_SET</a>(x)</td></tr>
<tr class="separator:a448a92a5f6036df6825f751051f9b7b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace1b7762b771ae9b4b01f8499f982360" id="r_ace1b7762b771ae9b4b01f8499f982360"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ace1b7762b771ae9b4b01f8499f982360">DDRCTL_ADDRMAP2_ADDRMAP_COL_B3_GET</a>(x)</td></tr>
<tr class="separator:ace1b7762b771ae9b4b01f8499f982360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6106afc63aeb924cbe518bb0d979035" id="r_ad6106afc63aeb924cbe518bb0d979035"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad6106afc63aeb924cbe518bb0d979035">DDRCTL_ADDRMAP2_ADDRMAP_COL_B2_MASK</a>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="separator:ad6106afc63aeb924cbe518bb0d979035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfba2e7423516419f624c031acc59468" id="r_acfba2e7423516419f624c031acc59468"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acfba2e7423516419f624c031acc59468">DDRCTL_ADDRMAP2_ADDRMAP_COL_B2_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:acfba2e7423516419f624c031acc59468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af927ede4f541e0ccbaf6280083032b49" id="r_af927ede4f541e0ccbaf6280083032b49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af927ede4f541e0ccbaf6280083032b49">DDRCTL_ADDRMAP2_ADDRMAP_COL_B2_SET</a>(x)</td></tr>
<tr class="separator:af927ede4f541e0ccbaf6280083032b49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dad7a1c43777c123563ca8edff4b9cf" id="r_a1dad7a1c43777c123563ca8edff4b9cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1dad7a1c43777c123563ca8edff4b9cf">DDRCTL_ADDRMAP2_ADDRMAP_COL_B2_GET</a>(x)</td></tr>
<tr class="separator:a1dad7a1c43777c123563ca8edff4b9cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4a7dc7010f71d7f6ea14a61a0e11886" id="r_aa4a7dc7010f71d7f6ea14a61a0e11886"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa4a7dc7010f71d7f6ea14a61a0e11886">DDRCTL_ADDRMAP3_ADDRMAP_COL_B9_MASK</a>&#160;&#160;&#160;(0xF000000UL)</td></tr>
<tr class="separator:aa4a7dc7010f71d7f6ea14a61a0e11886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af588cc3b90360fdf43e84e905544851c" id="r_af588cc3b90360fdf43e84e905544851c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af588cc3b90360fdf43e84e905544851c">DDRCTL_ADDRMAP3_ADDRMAP_COL_B9_SHIFT</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:af588cc3b90360fdf43e84e905544851c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2057217ac31383adbb87308a95537b7" id="r_aa2057217ac31383adbb87308a95537b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa2057217ac31383adbb87308a95537b7">DDRCTL_ADDRMAP3_ADDRMAP_COL_B9_SET</a>(x)</td></tr>
<tr class="separator:aa2057217ac31383adbb87308a95537b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bb812ea7b1ccc69a93cbe5b80b824df" id="r_a0bb812ea7b1ccc69a93cbe5b80b824df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0bb812ea7b1ccc69a93cbe5b80b824df">DDRCTL_ADDRMAP3_ADDRMAP_COL_B9_GET</a>(x)</td></tr>
<tr class="separator:a0bb812ea7b1ccc69a93cbe5b80b824df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade994ec8013599f973760eb31b27554f" id="r_ade994ec8013599f973760eb31b27554f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ade994ec8013599f973760eb31b27554f">DDRCTL_ADDRMAP3_ADDRMAP_COL_B8_MASK</a>&#160;&#160;&#160;(0xF0000UL)</td></tr>
<tr class="separator:ade994ec8013599f973760eb31b27554f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81970a290018a026d21686ee9739894a" id="r_a81970a290018a026d21686ee9739894a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a81970a290018a026d21686ee9739894a">DDRCTL_ADDRMAP3_ADDRMAP_COL_B8_SHIFT</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:a81970a290018a026d21686ee9739894a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8e5c5549b8b88a74a9d70a3546fdf6a" id="r_ac8e5c5549b8b88a74a9d70a3546fdf6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac8e5c5549b8b88a74a9d70a3546fdf6a">DDRCTL_ADDRMAP3_ADDRMAP_COL_B8_SET</a>(x)</td></tr>
<tr class="separator:ac8e5c5549b8b88a74a9d70a3546fdf6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7e2311909c6c44dfbee61b0d773616a" id="r_aa7e2311909c6c44dfbee61b0d773616a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa7e2311909c6c44dfbee61b0d773616a">DDRCTL_ADDRMAP3_ADDRMAP_COL_B8_GET</a>(x)</td></tr>
<tr class="separator:aa7e2311909c6c44dfbee61b0d773616a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5418a5b8dffb8fcec4483de88848a792" id="r_a5418a5b8dffb8fcec4483de88848a792"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5418a5b8dffb8fcec4483de88848a792">DDRCTL_ADDRMAP3_ADDRMAP_COL_B7_MASK</a>&#160;&#160;&#160;(0xF00U)</td></tr>
<tr class="separator:a5418a5b8dffb8fcec4483de88848a792"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f26c0dfd49ea1f6725d5b7f69891ff5" id="r_a4f26c0dfd49ea1f6725d5b7f69891ff5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4f26c0dfd49ea1f6725d5b7f69891ff5">DDRCTL_ADDRMAP3_ADDRMAP_COL_B7_SHIFT</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:a4f26c0dfd49ea1f6725d5b7f69891ff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58c5fe7ae39e602681ff9dc2f71a2eea" id="r_a58c5fe7ae39e602681ff9dc2f71a2eea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a58c5fe7ae39e602681ff9dc2f71a2eea">DDRCTL_ADDRMAP3_ADDRMAP_COL_B7_SET</a>(x)</td></tr>
<tr class="separator:a58c5fe7ae39e602681ff9dc2f71a2eea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f944d9b4218be45a043db198aa7cdc7" id="r_a1f944d9b4218be45a043db198aa7cdc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1f944d9b4218be45a043db198aa7cdc7">DDRCTL_ADDRMAP3_ADDRMAP_COL_B7_GET</a>(x)</td></tr>
<tr class="separator:a1f944d9b4218be45a043db198aa7cdc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fd4caa6771bd656770ca9c9ae322ce2" id="r_a4fd4caa6771bd656770ca9c9ae322ce2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4fd4caa6771bd656770ca9c9ae322ce2">DDRCTL_ADDRMAP3_ADDRMAP_COL_B6_MASK</a>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="separator:a4fd4caa6771bd656770ca9c9ae322ce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4109303f9800cd69c4225ca311905d8a" id="r_a4109303f9800cd69c4225ca311905d8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4109303f9800cd69c4225ca311905d8a">DDRCTL_ADDRMAP3_ADDRMAP_COL_B6_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a4109303f9800cd69c4225ca311905d8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad7fe0f8a220bd5c1a7b4a9e28456dde" id="r_aad7fe0f8a220bd5c1a7b4a9e28456dde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aad7fe0f8a220bd5c1a7b4a9e28456dde">DDRCTL_ADDRMAP3_ADDRMAP_COL_B6_SET</a>(x)</td></tr>
<tr class="separator:aad7fe0f8a220bd5c1a7b4a9e28456dde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdc47c701cedc17dbb8ef997bdc36587" id="r_afdc47c701cedc17dbb8ef997bdc36587"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afdc47c701cedc17dbb8ef997bdc36587">DDRCTL_ADDRMAP3_ADDRMAP_COL_B6_GET</a>(x)</td></tr>
<tr class="separator:afdc47c701cedc17dbb8ef997bdc36587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe4afb2ed39c5a78540f3659eea95f2c" id="r_afe4afb2ed39c5a78540f3659eea95f2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afe4afb2ed39c5a78540f3659eea95f2c">DDRCTL_ADDRMAP4_ADDRMAP_COL_B11_MASK</a>&#160;&#160;&#160;(0xF00U)</td></tr>
<tr class="separator:afe4afb2ed39c5a78540f3659eea95f2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68c96f0249b4c6ca7eda3875c5f0eb18" id="r_a68c96f0249b4c6ca7eda3875c5f0eb18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a68c96f0249b4c6ca7eda3875c5f0eb18">DDRCTL_ADDRMAP4_ADDRMAP_COL_B11_SHIFT</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:a68c96f0249b4c6ca7eda3875c5f0eb18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb72d1fb858439516402517be05e0a97" id="r_afb72d1fb858439516402517be05e0a97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afb72d1fb858439516402517be05e0a97">DDRCTL_ADDRMAP4_ADDRMAP_COL_B11_SET</a>(x)</td></tr>
<tr class="separator:afb72d1fb858439516402517be05e0a97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b8110fe88117e89503021674dd96730" id="r_a8b8110fe88117e89503021674dd96730"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8b8110fe88117e89503021674dd96730">DDRCTL_ADDRMAP4_ADDRMAP_COL_B11_GET</a>(x)</td></tr>
<tr class="separator:a8b8110fe88117e89503021674dd96730"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1081a676d3c0ffe42307db64d55c252e" id="r_a1081a676d3c0ffe42307db64d55c252e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1081a676d3c0ffe42307db64d55c252e">DDRCTL_ADDRMAP4_ADDRMAP_COL_B10_MASK</a>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="separator:a1081a676d3c0ffe42307db64d55c252e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac21927255b019c7406335fa744059bab" id="r_ac21927255b019c7406335fa744059bab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac21927255b019c7406335fa744059bab">DDRCTL_ADDRMAP4_ADDRMAP_COL_B10_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ac21927255b019c7406335fa744059bab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4acb33ee1650916099b7c08a4d5afe2d" id="r_a4acb33ee1650916099b7c08a4d5afe2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4acb33ee1650916099b7c08a4d5afe2d">DDRCTL_ADDRMAP4_ADDRMAP_COL_B10_SET</a>(x)</td></tr>
<tr class="separator:a4acb33ee1650916099b7c08a4d5afe2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae652765fcb7f9ab5fe568b73180b36a6" id="r_ae652765fcb7f9ab5fe568b73180b36a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae652765fcb7f9ab5fe568b73180b36a6">DDRCTL_ADDRMAP4_ADDRMAP_COL_B10_GET</a>(x)</td></tr>
<tr class="separator:ae652765fcb7f9ab5fe568b73180b36a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3d45c3eb4e4b89f62709b4450d6cf04" id="r_ab3d45c3eb4e4b89f62709b4450d6cf04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab3d45c3eb4e4b89f62709b4450d6cf04">DDRCTL_ADDRMAP5_ADDRMAP_ROW_B11_MASK</a>&#160;&#160;&#160;(0xF000000UL)</td></tr>
<tr class="separator:ab3d45c3eb4e4b89f62709b4450d6cf04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4a253fc7ea956ad1262a15b26fc790d" id="r_ae4a253fc7ea956ad1262a15b26fc790d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae4a253fc7ea956ad1262a15b26fc790d">DDRCTL_ADDRMAP5_ADDRMAP_ROW_B11_SHIFT</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ae4a253fc7ea956ad1262a15b26fc790d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b1f41d17dd675a60a2541b7c32e0b93" id="r_a3b1f41d17dd675a60a2541b7c32e0b93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3b1f41d17dd675a60a2541b7c32e0b93">DDRCTL_ADDRMAP5_ADDRMAP_ROW_B11_SET</a>(x)</td></tr>
<tr class="separator:a3b1f41d17dd675a60a2541b7c32e0b93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb8decf572f72f100fdb1107eab1bea9" id="r_afb8decf572f72f100fdb1107eab1bea9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afb8decf572f72f100fdb1107eab1bea9">DDRCTL_ADDRMAP5_ADDRMAP_ROW_B11_GET</a>(x)</td></tr>
<tr class="separator:afb8decf572f72f100fdb1107eab1bea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef1a2a030a0761cb7d0f20aa4b99e595" id="r_aef1a2a030a0761cb7d0f20aa4b99e595"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aef1a2a030a0761cb7d0f20aa4b99e595">DDRCTL_ADDRMAP5_ADDRMAP_ROW_B2_10_MASK</a>&#160;&#160;&#160;(0xF0000UL)</td></tr>
<tr class="separator:aef1a2a030a0761cb7d0f20aa4b99e595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a088b0d5b4e24afc296e362b8d1d569c9" id="r_a088b0d5b4e24afc296e362b8d1d569c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a088b0d5b4e24afc296e362b8d1d569c9">DDRCTL_ADDRMAP5_ADDRMAP_ROW_B2_10_SHIFT</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:a088b0d5b4e24afc296e362b8d1d569c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa166ed6e75fc24c034fad304e111408a" id="r_aa166ed6e75fc24c034fad304e111408a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa166ed6e75fc24c034fad304e111408a">DDRCTL_ADDRMAP5_ADDRMAP_ROW_B2_10_SET</a>(x)</td></tr>
<tr class="separator:aa166ed6e75fc24c034fad304e111408a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95711522a17d4a2724d33e00ae4df5e4" id="r_a95711522a17d4a2724d33e00ae4df5e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a95711522a17d4a2724d33e00ae4df5e4">DDRCTL_ADDRMAP5_ADDRMAP_ROW_B2_10_GET</a>(x)</td></tr>
<tr class="separator:a95711522a17d4a2724d33e00ae4df5e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56244ce79d44c548abbf972743b2f737" id="r_a56244ce79d44c548abbf972743b2f737"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a56244ce79d44c548abbf972743b2f737">DDRCTL_ADDRMAP5_ADDRMAP_ROW_B1_MASK</a>&#160;&#160;&#160;(0xF00U)</td></tr>
<tr class="separator:a56244ce79d44c548abbf972743b2f737"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc71b3b0e92cba0a334f229d0368c0f6" id="r_adc71b3b0e92cba0a334f229d0368c0f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adc71b3b0e92cba0a334f229d0368c0f6">DDRCTL_ADDRMAP5_ADDRMAP_ROW_B1_SHIFT</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:adc71b3b0e92cba0a334f229d0368c0f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fbafbbdf082aeeb4391c21f4f0ea538" id="r_a4fbafbbdf082aeeb4391c21f4f0ea538"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4fbafbbdf082aeeb4391c21f4f0ea538">DDRCTL_ADDRMAP5_ADDRMAP_ROW_B1_SET</a>(x)</td></tr>
<tr class="separator:a4fbafbbdf082aeeb4391c21f4f0ea538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecc7e2594d3afa6561ffa07b91e4a273" id="r_aecc7e2594d3afa6561ffa07b91e4a273"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aecc7e2594d3afa6561ffa07b91e4a273">DDRCTL_ADDRMAP5_ADDRMAP_ROW_B1_GET</a>(x)</td></tr>
<tr class="separator:aecc7e2594d3afa6561ffa07b91e4a273"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a902fa981d042a63fa2d51b45aac5fc3b" id="r_a902fa981d042a63fa2d51b45aac5fc3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a902fa981d042a63fa2d51b45aac5fc3b">DDRCTL_ADDRMAP5_ADDRMAP_ROW_B0_MASK</a>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="separator:a902fa981d042a63fa2d51b45aac5fc3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2c8441da3056a5b0af2b9201532884a" id="r_ad2c8441da3056a5b0af2b9201532884a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad2c8441da3056a5b0af2b9201532884a">DDRCTL_ADDRMAP5_ADDRMAP_ROW_B0_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ad2c8441da3056a5b0af2b9201532884a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b4792dd0f5c3f2708ccefe33bee2ed9" id="r_a3b4792dd0f5c3f2708ccefe33bee2ed9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3b4792dd0f5c3f2708ccefe33bee2ed9">DDRCTL_ADDRMAP5_ADDRMAP_ROW_B0_SET</a>(x)</td></tr>
<tr class="separator:a3b4792dd0f5c3f2708ccefe33bee2ed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fd2266bafeef246a8322fa04f2a7e20" id="r_a0fd2266bafeef246a8322fa04f2a7e20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0fd2266bafeef246a8322fa04f2a7e20">DDRCTL_ADDRMAP5_ADDRMAP_ROW_B0_GET</a>(x)</td></tr>
<tr class="separator:a0fd2266bafeef246a8322fa04f2a7e20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91d93ee47dfc2dad90f6fe339aed5b16" id="r_a91d93ee47dfc2dad90f6fe339aed5b16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a91d93ee47dfc2dad90f6fe339aed5b16">DDRCTL_ADDRMAP6_ADDRMAP_ROW_B15_MASK</a>&#160;&#160;&#160;(0xF000000UL)</td></tr>
<tr class="separator:a91d93ee47dfc2dad90f6fe339aed5b16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c6e6fd178d5c633d878e87d66673089" id="r_a3c6e6fd178d5c633d878e87d66673089"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3c6e6fd178d5c633d878e87d66673089">DDRCTL_ADDRMAP6_ADDRMAP_ROW_B15_SHIFT</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:a3c6e6fd178d5c633d878e87d66673089"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a999f15757a7f939bc3c0537467db21bf" id="r_a999f15757a7f939bc3c0537467db21bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a999f15757a7f939bc3c0537467db21bf">DDRCTL_ADDRMAP6_ADDRMAP_ROW_B15_SET</a>(x)</td></tr>
<tr class="separator:a999f15757a7f939bc3c0537467db21bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0427d223b64a0e0bf698e2cae46b5933" id="r_a0427d223b64a0e0bf698e2cae46b5933"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0427d223b64a0e0bf698e2cae46b5933">DDRCTL_ADDRMAP6_ADDRMAP_ROW_B15_GET</a>(x)</td></tr>
<tr class="separator:a0427d223b64a0e0bf698e2cae46b5933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2962e15947ea1dc6187b6ab9e004a49" id="r_ae2962e15947ea1dc6187b6ab9e004a49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae2962e15947ea1dc6187b6ab9e004a49">DDRCTL_ADDRMAP6_ADDRMAP_ROW_B14_MASK</a>&#160;&#160;&#160;(0xF0000UL)</td></tr>
<tr class="separator:ae2962e15947ea1dc6187b6ab9e004a49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae20cce8ecbd150c9b80a08cff9dbc379" id="r_ae20cce8ecbd150c9b80a08cff9dbc379"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae20cce8ecbd150c9b80a08cff9dbc379">DDRCTL_ADDRMAP6_ADDRMAP_ROW_B14_SHIFT</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ae20cce8ecbd150c9b80a08cff9dbc379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fa9a848cbe2e1e421d508c62bbbdf90" id="r_a1fa9a848cbe2e1e421d508c62bbbdf90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1fa9a848cbe2e1e421d508c62bbbdf90">DDRCTL_ADDRMAP6_ADDRMAP_ROW_B14_SET</a>(x)</td></tr>
<tr class="separator:a1fa9a848cbe2e1e421d508c62bbbdf90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad1364aba509ca48d0901af83839fbf4" id="r_aad1364aba509ca48d0901af83839fbf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aad1364aba509ca48d0901af83839fbf4">DDRCTL_ADDRMAP6_ADDRMAP_ROW_B14_GET</a>(x)</td></tr>
<tr class="separator:aad1364aba509ca48d0901af83839fbf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8822b1abd06160a2e3c3fd3d1b58abd8" id="r_a8822b1abd06160a2e3c3fd3d1b58abd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8822b1abd06160a2e3c3fd3d1b58abd8">DDRCTL_ADDRMAP6_ADDRMAP_ROW_B13_MASK</a>&#160;&#160;&#160;(0xF00U)</td></tr>
<tr class="separator:a8822b1abd06160a2e3c3fd3d1b58abd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78584b06d79077cc1d2c6d91c759ad76" id="r_a78584b06d79077cc1d2c6d91c759ad76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a78584b06d79077cc1d2c6d91c759ad76">DDRCTL_ADDRMAP6_ADDRMAP_ROW_B13_SHIFT</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:a78584b06d79077cc1d2c6d91c759ad76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01939bc4c83f6d30d6b064d88e36a638" id="r_a01939bc4c83f6d30d6b064d88e36a638"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a01939bc4c83f6d30d6b064d88e36a638">DDRCTL_ADDRMAP6_ADDRMAP_ROW_B13_SET</a>(x)</td></tr>
<tr class="separator:a01939bc4c83f6d30d6b064d88e36a638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55baba962f7094b818d002e7cd75b18b" id="r_a55baba962f7094b818d002e7cd75b18b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a55baba962f7094b818d002e7cd75b18b">DDRCTL_ADDRMAP6_ADDRMAP_ROW_B13_GET</a>(x)</td></tr>
<tr class="separator:a55baba962f7094b818d002e7cd75b18b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78477fd89c3251a3fc3c75ef3cdf2906" id="r_a78477fd89c3251a3fc3c75ef3cdf2906"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a78477fd89c3251a3fc3c75ef3cdf2906">DDRCTL_ADDRMAP6_ADDRMAP_ROW_B12_MASK</a>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="separator:a78477fd89c3251a3fc3c75ef3cdf2906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cba3c70af70e2852c84908078da532d" id="r_a1cba3c70af70e2852c84908078da532d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1cba3c70af70e2852c84908078da532d">DDRCTL_ADDRMAP6_ADDRMAP_ROW_B12_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a1cba3c70af70e2852c84908078da532d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a347368fdb5d7fe81ebd1bf8fa51d594c" id="r_a347368fdb5d7fe81ebd1bf8fa51d594c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a347368fdb5d7fe81ebd1bf8fa51d594c">DDRCTL_ADDRMAP6_ADDRMAP_ROW_B12_SET</a>(x)</td></tr>
<tr class="separator:a347368fdb5d7fe81ebd1bf8fa51d594c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae63d1111ba6e8dd3b3d3d7b699d2d03f" id="r_ae63d1111ba6e8dd3b3d3d7b699d2d03f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae63d1111ba6e8dd3b3d3d7b699d2d03f">DDRCTL_ADDRMAP6_ADDRMAP_ROW_B12_GET</a>(x)</td></tr>
<tr class="separator:ae63d1111ba6e8dd3b3d3d7b699d2d03f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bcc905c4ce87848c4a87d283483e5db" id="r_a8bcc905c4ce87848c4a87d283483e5db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8bcc905c4ce87848c4a87d283483e5db">DDRCTL_ODTCFG_WR_ODT_HOLD_MASK</a>&#160;&#160;&#160;(0xF000000UL)</td></tr>
<tr class="separator:a8bcc905c4ce87848c4a87d283483e5db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acee7cd8c4f8dee9a6e5f3099e62612c9" id="r_acee7cd8c4f8dee9a6e5f3099e62612c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acee7cd8c4f8dee9a6e5f3099e62612c9">DDRCTL_ODTCFG_WR_ODT_HOLD_SHIFT</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:acee7cd8c4f8dee9a6e5f3099e62612c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7364c80f869e382123ae2eeb154be5b7" id="r_a7364c80f869e382123ae2eeb154be5b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7364c80f869e382123ae2eeb154be5b7">DDRCTL_ODTCFG_WR_ODT_HOLD_SET</a>(x)</td></tr>
<tr class="separator:a7364c80f869e382123ae2eeb154be5b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d10704fb4e06dcc2e32882cdced7d56" id="r_a9d10704fb4e06dcc2e32882cdced7d56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9d10704fb4e06dcc2e32882cdced7d56">DDRCTL_ODTCFG_WR_ODT_HOLD_GET</a>(x)</td></tr>
<tr class="separator:a9d10704fb4e06dcc2e32882cdced7d56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb4a764e6c771ceb5051d9e8cfdf6347" id="r_aeb4a764e6c771ceb5051d9e8cfdf6347"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aeb4a764e6c771ceb5051d9e8cfdf6347">DDRCTL_ODTCFG_WR_ODT_DELAY_MASK</a>&#160;&#160;&#160;(0x1F0000UL)</td></tr>
<tr class="separator:aeb4a764e6c771ceb5051d9e8cfdf6347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6363772ab5cb95c35c753a95226f9740" id="r_a6363772ab5cb95c35c753a95226f9740"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6363772ab5cb95c35c753a95226f9740">DDRCTL_ODTCFG_WR_ODT_DELAY_SHIFT</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:a6363772ab5cb95c35c753a95226f9740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acddeac25b84fbb07dfb23034f8944b2b" id="r_acddeac25b84fbb07dfb23034f8944b2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acddeac25b84fbb07dfb23034f8944b2b">DDRCTL_ODTCFG_WR_ODT_DELAY_SET</a>(x)</td></tr>
<tr class="separator:acddeac25b84fbb07dfb23034f8944b2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac64a038c62e24c373e7d40f21a1daba8" id="r_ac64a038c62e24c373e7d40f21a1daba8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac64a038c62e24c373e7d40f21a1daba8">DDRCTL_ODTCFG_WR_ODT_DELAY_GET</a>(x)</td></tr>
<tr class="separator:ac64a038c62e24c373e7d40f21a1daba8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad82da7f748ee8ce78b4d7411eb1b2c08" id="r_ad82da7f748ee8ce78b4d7411eb1b2c08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad82da7f748ee8ce78b4d7411eb1b2c08">DDRCTL_ODTCFG_RD_ODT_HOLD_MASK</a>&#160;&#160;&#160;(0xF00U)</td></tr>
<tr class="separator:ad82da7f748ee8ce78b4d7411eb1b2c08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a457bd943624e28295ff7da5ebc7857b8" id="r_a457bd943624e28295ff7da5ebc7857b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a457bd943624e28295ff7da5ebc7857b8">DDRCTL_ODTCFG_RD_ODT_HOLD_SHIFT</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:a457bd943624e28295ff7da5ebc7857b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7da7b027acb284e50c5b57f2a23b258" id="r_af7da7b027acb284e50c5b57f2a23b258"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af7da7b027acb284e50c5b57f2a23b258">DDRCTL_ODTCFG_RD_ODT_HOLD_SET</a>(x)</td></tr>
<tr class="separator:af7da7b027acb284e50c5b57f2a23b258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40d4d2a08a2f4722d8d73f468722c5e0" id="r_a40d4d2a08a2f4722d8d73f468722c5e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a40d4d2a08a2f4722d8d73f468722c5e0">DDRCTL_ODTCFG_RD_ODT_HOLD_GET</a>(x)</td></tr>
<tr class="separator:a40d4d2a08a2f4722d8d73f468722c5e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4bfacad6edd2b077abde2de5d6d53d3" id="r_ad4bfacad6edd2b077abde2de5d6d53d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad4bfacad6edd2b077abde2de5d6d53d3">DDRCTL_ODTCFG_RD_ODT_DELAY_MASK</a>&#160;&#160;&#160;(0x7CU)</td></tr>
<tr class="separator:ad4bfacad6edd2b077abde2de5d6d53d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab17f13c89fdbfabbb774d86bd17f6cf2" id="r_ab17f13c89fdbfabbb774d86bd17f6cf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab17f13c89fdbfabbb774d86bd17f6cf2">DDRCTL_ODTCFG_RD_ODT_DELAY_SHIFT</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ab17f13c89fdbfabbb774d86bd17f6cf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87f32168eb16b519df2828be198ef4f3" id="r_a87f32168eb16b519df2828be198ef4f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a87f32168eb16b519df2828be198ef4f3">DDRCTL_ODTCFG_RD_ODT_DELAY_SET</a>(x)</td></tr>
<tr class="separator:a87f32168eb16b519df2828be198ef4f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84b55038f250ff79caa484ebdac6854b" id="r_a84b55038f250ff79caa484ebdac6854b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a84b55038f250ff79caa484ebdac6854b">DDRCTL_ODTCFG_RD_ODT_DELAY_GET</a>(x)</td></tr>
<tr class="separator:a84b55038f250ff79caa484ebdac6854b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ad2fb5cb664b6cfe84e642cc87a14f3" id="r_a2ad2fb5cb664b6cfe84e642cc87a14f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2ad2fb5cb664b6cfe84e642cc87a14f3">DDRCTL_ODTMAP_RANK1_RD_ODT_MASK</a>&#160;&#160;&#160;(0xF000U)</td></tr>
<tr class="separator:a2ad2fb5cb664b6cfe84e642cc87a14f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a37058b6adc63b872014304e7f83f67" id="r_a9a37058b6adc63b872014304e7f83f67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9a37058b6adc63b872014304e7f83f67">DDRCTL_ODTMAP_RANK1_RD_ODT_SHIFT</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:a9a37058b6adc63b872014304e7f83f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53d00e09b74f0b327cb67f02d05154ba" id="r_a53d00e09b74f0b327cb67f02d05154ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a53d00e09b74f0b327cb67f02d05154ba">DDRCTL_ODTMAP_RANK1_RD_ODT_SET</a>(x)</td></tr>
<tr class="separator:a53d00e09b74f0b327cb67f02d05154ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac64bb26c14efb3fcef6411e088162056" id="r_ac64bb26c14efb3fcef6411e088162056"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac64bb26c14efb3fcef6411e088162056">DDRCTL_ODTMAP_RANK1_RD_ODT_GET</a>(x)</td></tr>
<tr class="separator:ac64bb26c14efb3fcef6411e088162056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaef65cebc6c6a011c6007a0b774ef379" id="r_aaef65cebc6c6a011c6007a0b774ef379"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaef65cebc6c6a011c6007a0b774ef379">DDRCTL_ODTMAP_RANK1_WR_ODT_MASK</a>&#160;&#160;&#160;(0xF00U)</td></tr>
<tr class="separator:aaef65cebc6c6a011c6007a0b774ef379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af262f311b5c481aa9f081dd8379c5d73" id="r_af262f311b5c481aa9f081dd8379c5d73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af262f311b5c481aa9f081dd8379c5d73">DDRCTL_ODTMAP_RANK1_WR_ODT_SHIFT</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:af262f311b5c481aa9f081dd8379c5d73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a178095650ce102b59e18c797e2cfa123" id="r_a178095650ce102b59e18c797e2cfa123"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a178095650ce102b59e18c797e2cfa123">DDRCTL_ODTMAP_RANK1_WR_ODT_SET</a>(x)</td></tr>
<tr class="separator:a178095650ce102b59e18c797e2cfa123"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8c4f2628bafda71712be9e6e47a6446" id="r_aa8c4f2628bafda71712be9e6e47a6446"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa8c4f2628bafda71712be9e6e47a6446">DDRCTL_ODTMAP_RANK1_WR_ODT_GET</a>(x)</td></tr>
<tr class="separator:aa8c4f2628bafda71712be9e6e47a6446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afad4bc5abb8f2aa3c000199c6b9e5a2a" id="r_afad4bc5abb8f2aa3c000199c6b9e5a2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afad4bc5abb8f2aa3c000199c6b9e5a2a">DDRCTL_ODTMAP_RANK0_RD_ODT_MASK</a>&#160;&#160;&#160;(0xF0U)</td></tr>
<tr class="separator:afad4bc5abb8f2aa3c000199c6b9e5a2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18c53ef2935926688013e0bb548ed9f6" id="r_a18c53ef2935926688013e0bb548ed9f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a18c53ef2935926688013e0bb548ed9f6">DDRCTL_ODTMAP_RANK0_RD_ODT_SHIFT</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:a18c53ef2935926688013e0bb548ed9f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62495327de7cfe90a0b3dc12ee7949ce" id="r_a62495327de7cfe90a0b3dc12ee7949ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a62495327de7cfe90a0b3dc12ee7949ce">DDRCTL_ODTMAP_RANK0_RD_ODT_SET</a>(x)</td></tr>
<tr class="separator:a62495327de7cfe90a0b3dc12ee7949ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2368e3953a5d9b91f2b552a8e059f339" id="r_a2368e3953a5d9b91f2b552a8e059f339"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2368e3953a5d9b91f2b552a8e059f339">DDRCTL_ODTMAP_RANK0_RD_ODT_GET</a>(x)</td></tr>
<tr class="separator:a2368e3953a5d9b91f2b552a8e059f339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a239205491a89ae3ad8c3b087b52fb43e" id="r_a239205491a89ae3ad8c3b087b52fb43e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a239205491a89ae3ad8c3b087b52fb43e">DDRCTL_ODTMAP_RANK0_WR_ODT_MASK</a>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="separator:a239205491a89ae3ad8c3b087b52fb43e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92299275a1b75b578b2ad5a9623ee6f0" id="r_a92299275a1b75b578b2ad5a9623ee6f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a92299275a1b75b578b2ad5a9623ee6f0">DDRCTL_ODTMAP_RANK0_WR_ODT_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a92299275a1b75b578b2ad5a9623ee6f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba26a1b4de6f90a48fdd4ae91eea59cd" id="r_aba26a1b4de6f90a48fdd4ae91eea59cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aba26a1b4de6f90a48fdd4ae91eea59cd">DDRCTL_ODTMAP_RANK0_WR_ODT_SET</a>(x)</td></tr>
<tr class="separator:aba26a1b4de6f90a48fdd4ae91eea59cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab69765f694cc61ac905af1845f15f1c3" id="r_ab69765f694cc61ac905af1845f15f1c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab69765f694cc61ac905af1845f15f1c3">DDRCTL_ODTMAP_RANK0_WR_ODT_GET</a>(x)</td></tr>
<tr class="separator:ab69765f694cc61ac905af1845f15f1c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a490fea2a5a1ec69b0df6b4bdec04f729" id="r_a490fea2a5a1ec69b0df6b4bdec04f729"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a490fea2a5a1ec69b0df6b4bdec04f729">DDRCTL_SCHED_RDWR_IDLE_GAP_MASK</a>&#160;&#160;&#160;(0x7F000000UL)</td></tr>
<tr class="separator:a490fea2a5a1ec69b0df6b4bdec04f729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a097c9f52742343cfb3940383e845e671" id="r_a097c9f52742343cfb3940383e845e671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a097c9f52742343cfb3940383e845e671">DDRCTL_SCHED_RDWR_IDLE_GAP_SHIFT</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:a097c9f52742343cfb3940383e845e671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a522966504d838f723d03f984ce22f210" id="r_a522966504d838f723d03f984ce22f210"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a522966504d838f723d03f984ce22f210">DDRCTL_SCHED_RDWR_IDLE_GAP_SET</a>(x)</td></tr>
<tr class="separator:a522966504d838f723d03f984ce22f210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77a90aa2bd287f892b150ce9cde9465b" id="r_a77a90aa2bd287f892b150ce9cde9465b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a77a90aa2bd287f892b150ce9cde9465b">DDRCTL_SCHED_RDWR_IDLE_GAP_GET</a>(x)</td></tr>
<tr class="separator:a77a90aa2bd287f892b150ce9cde9465b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a096036119de95bd903d40a5139765858" id="r_a096036119de95bd903d40a5139765858"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a096036119de95bd903d40a5139765858">DDRCTL_SCHED_GO2CRITICAL_HYSTERESIS_MASK</a>&#160;&#160;&#160;(0xFF0000UL)</td></tr>
<tr class="separator:a096036119de95bd903d40a5139765858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dc7e167fbee3b39136d5245a9d27ff5" id="r_a9dc7e167fbee3b39136d5245a9d27ff5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9dc7e167fbee3b39136d5245a9d27ff5">DDRCTL_SCHED_GO2CRITICAL_HYSTERESIS_SHIFT</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:a9dc7e167fbee3b39136d5245a9d27ff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d0c3846fbe5cf1ac94fbe97cbc0db03" id="r_a7d0c3846fbe5cf1ac94fbe97cbc0db03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7d0c3846fbe5cf1ac94fbe97cbc0db03">DDRCTL_SCHED_GO2CRITICAL_HYSTERESIS_SET</a>(x)</td></tr>
<tr class="separator:a7d0c3846fbe5cf1ac94fbe97cbc0db03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acacabda3fa5982262cf526596f08437f" id="r_acacabda3fa5982262cf526596f08437f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acacabda3fa5982262cf526596f08437f">DDRCTL_SCHED_GO2CRITICAL_HYSTERESIS_GET</a>(x)</td></tr>
<tr class="separator:acacabda3fa5982262cf526596f08437f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61d44d01355ee32371b3689e3b22ba6b" id="r_a61d44d01355ee32371b3689e3b22ba6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a61d44d01355ee32371b3689e3b22ba6b">DDRCTL_SCHED_LPR_NUM_ENTRIES_MASK</a>&#160;&#160;&#160;(0x3F00U)</td></tr>
<tr class="separator:a61d44d01355ee32371b3689e3b22ba6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9a7a7fb97def612d76924561effb5cb" id="r_ac9a7a7fb97def612d76924561effb5cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac9a7a7fb97def612d76924561effb5cb">DDRCTL_SCHED_LPR_NUM_ENTRIES_SHIFT</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ac9a7a7fb97def612d76924561effb5cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94ca53a03de10976b588d7e13af20d33" id="r_a94ca53a03de10976b588d7e13af20d33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a94ca53a03de10976b588d7e13af20d33">DDRCTL_SCHED_LPR_NUM_ENTRIES_SET</a>(x)</td></tr>
<tr class="separator:a94ca53a03de10976b588d7e13af20d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83be1bc99b3c513afa8489a618b5b42c" id="r_a83be1bc99b3c513afa8489a618b5b42c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a83be1bc99b3c513afa8489a618b5b42c">DDRCTL_SCHED_LPR_NUM_ENTRIES_GET</a>(x)</td></tr>
<tr class="separator:a83be1bc99b3c513afa8489a618b5b42c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95ec20c9c509ed43b6b1083d6f4db8d6" id="r_a95ec20c9c509ed43b6b1083d6f4db8d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a95ec20c9c509ed43b6b1083d6f4db8d6">DDRCTL_SCHED_PAGECLOSE_MASK</a>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:a95ec20c9c509ed43b6b1083d6f4db8d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac99a8154291674ff4079db45877a8843" id="r_ac99a8154291674ff4079db45877a8843"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac99a8154291674ff4079db45877a8843">DDRCTL_SCHED_PAGECLOSE_SHIFT</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ac99a8154291674ff4079db45877a8843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9eb99bcd83a2b95ae484c5797c21066" id="r_ac9eb99bcd83a2b95ae484c5797c21066"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac9eb99bcd83a2b95ae484c5797c21066">DDRCTL_SCHED_PAGECLOSE_SET</a>(x)</td></tr>
<tr class="separator:ac9eb99bcd83a2b95ae484c5797c21066"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dfb0723f1e1cea50b87f1e11f1f69f8" id="r_a4dfb0723f1e1cea50b87f1e11f1f69f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4dfb0723f1e1cea50b87f1e11f1f69f8">DDRCTL_SCHED_PAGECLOSE_GET</a>(x)</td></tr>
<tr class="separator:a4dfb0723f1e1cea50b87f1e11f1f69f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6426cb960bac689a9a69c3a119ae3a60" id="r_a6426cb960bac689a9a69c3a119ae3a60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6426cb960bac689a9a69c3a119ae3a60">DDRCTL_SCHED_PREFER_WRITE_MASK</a>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:a6426cb960bac689a9a69c3a119ae3a60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add670fdffbb80da1ab99b11765cca6ce" id="r_add670fdffbb80da1ab99b11765cca6ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#add670fdffbb80da1ab99b11765cca6ce">DDRCTL_SCHED_PREFER_WRITE_SHIFT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:add670fdffbb80da1ab99b11765cca6ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82dc65c7f3f4722140f1fa2cac98c1b8" id="r_a82dc65c7f3f4722140f1fa2cac98c1b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a82dc65c7f3f4722140f1fa2cac98c1b8">DDRCTL_SCHED_PREFER_WRITE_SET</a>(x)</td></tr>
<tr class="separator:a82dc65c7f3f4722140f1fa2cac98c1b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70d6f176bc8f180be1ea112567722b99" id="r_a70d6f176bc8f180be1ea112567722b99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a70d6f176bc8f180be1ea112567722b99">DDRCTL_SCHED_PREFER_WRITE_GET</a>(x)</td></tr>
<tr class="separator:a70d6f176bc8f180be1ea112567722b99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36aead48556f070987bd8d8deca665a8" id="r_a36aead48556f070987bd8d8deca665a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a36aead48556f070987bd8d8deca665a8">DDRCTL_SCHED_FORCE_LOW_PRI_N_MASK</a>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:a36aead48556f070987bd8d8deca665a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d6db62220a77456cbf77c70053a2d4c" id="r_a0d6db62220a77456cbf77c70053a2d4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0d6db62220a77456cbf77c70053a2d4c">DDRCTL_SCHED_FORCE_LOW_PRI_N_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a0d6db62220a77456cbf77c70053a2d4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff4112dc7292b66f7464c006f91b19ae" id="r_aff4112dc7292b66f7464c006f91b19ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aff4112dc7292b66f7464c006f91b19ae">DDRCTL_SCHED_FORCE_LOW_PRI_N_SET</a>(x)</td></tr>
<tr class="separator:aff4112dc7292b66f7464c006f91b19ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af98414dca909efa2e1fcd351f4123eda" id="r_af98414dca909efa2e1fcd351f4123eda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af98414dca909efa2e1fcd351f4123eda">DDRCTL_SCHED_FORCE_LOW_PRI_N_GET</a>(x)</td></tr>
<tr class="separator:af98414dca909efa2e1fcd351f4123eda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a018b01f3d563ce2dc0af0b4064458e8a" id="r_a018b01f3d563ce2dc0af0b4064458e8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a018b01f3d563ce2dc0af0b4064458e8a">DDRCTL_SCHED1_PAGECLOSE_TIMER_MASK</a>&#160;&#160;&#160;(0xFFU)</td></tr>
<tr class="separator:a018b01f3d563ce2dc0af0b4064458e8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83968eb453b72291e272949f84e13876" id="r_a83968eb453b72291e272949f84e13876"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a83968eb453b72291e272949f84e13876">DDRCTL_SCHED1_PAGECLOSE_TIMER_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a83968eb453b72291e272949f84e13876"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a105a5db94ee55e91181f59e24ad0ee38" id="r_a105a5db94ee55e91181f59e24ad0ee38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a105a5db94ee55e91181f59e24ad0ee38">DDRCTL_SCHED1_PAGECLOSE_TIMER_SET</a>(x)</td></tr>
<tr class="separator:a105a5db94ee55e91181f59e24ad0ee38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad56e8bee06b8305b35e8775dfd09360f" id="r_ad56e8bee06b8305b35e8775dfd09360f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad56e8bee06b8305b35e8775dfd09360f">DDRCTL_SCHED1_PAGECLOSE_TIMER_GET</a>(x)</td></tr>
<tr class="separator:ad56e8bee06b8305b35e8775dfd09360f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4dd2cc431335905506f7eed726e8b64" id="r_ab4dd2cc431335905506f7eed726e8b64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab4dd2cc431335905506f7eed726e8b64">DDRCTL_PERFHPR1_HPR_XACT_RUN_LENGTH_MASK</a>&#160;&#160;&#160;(0xFF000000UL)</td></tr>
<tr class="separator:ab4dd2cc431335905506f7eed726e8b64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c240ff072e6167b5f247c0679f39f8e" id="r_a4c240ff072e6167b5f247c0679f39f8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4c240ff072e6167b5f247c0679f39f8e">DDRCTL_PERFHPR1_HPR_XACT_RUN_LENGTH_SHIFT</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:a4c240ff072e6167b5f247c0679f39f8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af52d7b063494b716a310aff8b88837e5" id="r_af52d7b063494b716a310aff8b88837e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af52d7b063494b716a310aff8b88837e5">DDRCTL_PERFHPR1_HPR_XACT_RUN_LENGTH_SET</a>(x)</td></tr>
<tr class="separator:af52d7b063494b716a310aff8b88837e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4989fa9404d1bc3f3f0017fb64f1dfb2" id="r_a4989fa9404d1bc3f3f0017fb64f1dfb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4989fa9404d1bc3f3f0017fb64f1dfb2">DDRCTL_PERFHPR1_HPR_XACT_RUN_LENGTH_GET</a>(x)</td></tr>
<tr class="separator:a4989fa9404d1bc3f3f0017fb64f1dfb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6882ab5ed67957fa293621c7e4ae4dc4" id="r_a6882ab5ed67957fa293621c7e4ae4dc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6882ab5ed67957fa293621c7e4ae4dc4">DDRCTL_PERFHPR1_HPR_MAX_STARVE_MASK</a>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:a6882ab5ed67957fa293621c7e4ae4dc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a971993234d9955d54d86b5245a4fac96" id="r_a971993234d9955d54d86b5245a4fac96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a971993234d9955d54d86b5245a4fac96">DDRCTL_PERFHPR1_HPR_MAX_STARVE_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a971993234d9955d54d86b5245a4fac96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a737d83251ed8f2677c3d16a92a5d7107" id="r_a737d83251ed8f2677c3d16a92a5d7107"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a737d83251ed8f2677c3d16a92a5d7107">DDRCTL_PERFHPR1_HPR_MAX_STARVE_SET</a>(x)</td></tr>
<tr class="separator:a737d83251ed8f2677c3d16a92a5d7107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad661a5cbb068f8a819665e1f71511dbd" id="r_ad661a5cbb068f8a819665e1f71511dbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad661a5cbb068f8a819665e1f71511dbd">DDRCTL_PERFHPR1_HPR_MAX_STARVE_GET</a>(x)</td></tr>
<tr class="separator:ad661a5cbb068f8a819665e1f71511dbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a310830180267e9e109658254e17e58ba" id="r_a310830180267e9e109658254e17e58ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a310830180267e9e109658254e17e58ba">DDRCTL_PERFLPR1_LPR_XACT_RUN_LENGTH_MASK</a>&#160;&#160;&#160;(0xFF000000UL)</td></tr>
<tr class="separator:a310830180267e9e109658254e17e58ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d76079563918a9ebeaa742febd9d0c1" id="r_a0d76079563918a9ebeaa742febd9d0c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0d76079563918a9ebeaa742febd9d0c1">DDRCTL_PERFLPR1_LPR_XACT_RUN_LENGTH_SHIFT</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:a0d76079563918a9ebeaa742febd9d0c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac52ea0776857ec267bdfa33adf4f2554" id="r_ac52ea0776857ec267bdfa33adf4f2554"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac52ea0776857ec267bdfa33adf4f2554">DDRCTL_PERFLPR1_LPR_XACT_RUN_LENGTH_SET</a>(x)</td></tr>
<tr class="separator:ac52ea0776857ec267bdfa33adf4f2554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6514f680910d280d401906bf7e373f74" id="r_a6514f680910d280d401906bf7e373f74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6514f680910d280d401906bf7e373f74">DDRCTL_PERFLPR1_LPR_XACT_RUN_LENGTH_GET</a>(x)</td></tr>
<tr class="separator:a6514f680910d280d401906bf7e373f74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad87a7768814cb8a140b9e09ccacba5d9" id="r_ad87a7768814cb8a140b9e09ccacba5d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad87a7768814cb8a140b9e09ccacba5d9">DDRCTL_PERFLPR1_LPR_MAX_STARVE_MASK</a>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:ad87a7768814cb8a140b9e09ccacba5d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1617e31bece3114fa5465a18409fd5ea" id="r_a1617e31bece3114fa5465a18409fd5ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1617e31bece3114fa5465a18409fd5ea">DDRCTL_PERFLPR1_LPR_MAX_STARVE_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a1617e31bece3114fa5465a18409fd5ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb63614eadae34fbd68af2d513c2ed93" id="r_afb63614eadae34fbd68af2d513c2ed93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afb63614eadae34fbd68af2d513c2ed93">DDRCTL_PERFLPR1_LPR_MAX_STARVE_SET</a>(x)</td></tr>
<tr class="separator:afb63614eadae34fbd68af2d513c2ed93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba87421f015b35efb097c7ab140aa068" id="r_aba87421f015b35efb097c7ab140aa068"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aba87421f015b35efb097c7ab140aa068">DDRCTL_PERFLPR1_LPR_MAX_STARVE_GET</a>(x)</td></tr>
<tr class="separator:aba87421f015b35efb097c7ab140aa068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9858f9f8c98bc72b6b3353d4971a450e" id="r_a9858f9f8c98bc72b6b3353d4971a450e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9858f9f8c98bc72b6b3353d4971a450e">DDRCTL_PERFWR1_W_XACT_RUN_LENGTH_MASK</a>&#160;&#160;&#160;(0xFF000000UL)</td></tr>
<tr class="separator:a9858f9f8c98bc72b6b3353d4971a450e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7205b10a28110c3eb562186c4ae82758" id="r_a7205b10a28110c3eb562186c4ae82758"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7205b10a28110c3eb562186c4ae82758">DDRCTL_PERFWR1_W_XACT_RUN_LENGTH_SHIFT</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:a7205b10a28110c3eb562186c4ae82758"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78a4cde8c984ac1bd95e617e27d2abaa" id="r_a78a4cde8c984ac1bd95e617e27d2abaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a78a4cde8c984ac1bd95e617e27d2abaa">DDRCTL_PERFWR1_W_XACT_RUN_LENGTH_SET</a>(x)</td></tr>
<tr class="separator:a78a4cde8c984ac1bd95e617e27d2abaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a163474bfe1d912bd08c3c6cb72e6f697" id="r_a163474bfe1d912bd08c3c6cb72e6f697"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a163474bfe1d912bd08c3c6cb72e6f697">DDRCTL_PERFWR1_W_XACT_RUN_LENGTH_GET</a>(x)</td></tr>
<tr class="separator:a163474bfe1d912bd08c3c6cb72e6f697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8850f4fed3b71774d549fab63adf5a4" id="r_ac8850f4fed3b71774d549fab63adf5a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac8850f4fed3b71774d549fab63adf5a4">DDRCTL_PERFWR1_W_MAX_STARVE_MASK</a>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:ac8850f4fed3b71774d549fab63adf5a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c3f3d87fb88ee4d6d51b22a4bd742eb" id="r_a7c3f3d87fb88ee4d6d51b22a4bd742eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7c3f3d87fb88ee4d6d51b22a4bd742eb">DDRCTL_PERFWR1_W_MAX_STARVE_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a7c3f3d87fb88ee4d6d51b22a4bd742eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7be310b803fe5387cf75768b12876182" id="r_a7be310b803fe5387cf75768b12876182"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7be310b803fe5387cf75768b12876182">DDRCTL_PERFWR1_W_MAX_STARVE_SET</a>(x)</td></tr>
<tr class="separator:a7be310b803fe5387cf75768b12876182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72df38a4b9e4d49e2f70eba87c7373ea" id="r_a72df38a4b9e4d49e2f70eba87c7373ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a72df38a4b9e4d49e2f70eba87c7373ea">DDRCTL_PERFWR1_W_MAX_STARVE_GET</a>(x)</td></tr>
<tr class="separator:a72df38a4b9e4d49e2f70eba87c7373ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a470d8492dbc0573670a228dd97d9baf9" id="r_a470d8492dbc0573670a228dd97d9baf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a470d8492dbc0573670a228dd97d9baf9">DDRCTL_PERFVPR1_VPR_TIMEOUT_RANGE_MASK</a>&#160;&#160;&#160;(0x7FFU)</td></tr>
<tr class="separator:a470d8492dbc0573670a228dd97d9baf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a58fdbbf7e1a42a9fd1072101b40c3b" id="r_a1a58fdbbf7e1a42a9fd1072101b40c3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1a58fdbbf7e1a42a9fd1072101b40c3b">DDRCTL_PERFVPR1_VPR_TIMEOUT_RANGE_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a1a58fdbbf7e1a42a9fd1072101b40c3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b4a0dc4de62ca230087670d688e9c67" id="r_a5b4a0dc4de62ca230087670d688e9c67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5b4a0dc4de62ca230087670d688e9c67">DDRCTL_PERFVPR1_VPR_TIMEOUT_RANGE_SET</a>(x)</td></tr>
<tr class="separator:a5b4a0dc4de62ca230087670d688e9c67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97cdd119fb0e4b0d067d0d0e20d6f949" id="r_a97cdd119fb0e4b0d067d0d0e20d6f949"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a97cdd119fb0e4b0d067d0d0e20d6f949">DDRCTL_PERFVPR1_VPR_TIMEOUT_RANGE_GET</a>(x)</td></tr>
<tr class="separator:a97cdd119fb0e4b0d067d0d0e20d6f949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6ae4ce47be0d93b24e7a1a7f9c69e75" id="r_ac6ae4ce47be0d93b24e7a1a7f9c69e75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac6ae4ce47be0d93b24e7a1a7f9c69e75">DDRCTL_PERFVPW1_VPW_TIMEOUT_RANGE_MASK</a>&#160;&#160;&#160;(0x7FFU)</td></tr>
<tr class="separator:ac6ae4ce47be0d93b24e7a1a7f9c69e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d4e83ee25a1a7b9d208287dcb68c60b" id="r_a4d4e83ee25a1a7b9d208287dcb68c60b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4d4e83ee25a1a7b9d208287dcb68c60b">DDRCTL_PERFVPW1_VPW_TIMEOUT_RANGE_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a4d4e83ee25a1a7b9d208287dcb68c60b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60928852bd0cbb47b285911697d3f613" id="r_a60928852bd0cbb47b285911697d3f613"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a60928852bd0cbb47b285911697d3f613">DDRCTL_PERFVPW1_VPW_TIMEOUT_RANGE_SET</a>(x)</td></tr>
<tr class="separator:a60928852bd0cbb47b285911697d3f613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64a178fa46d2bcd306d5103579d5d8e0" id="r_a64a178fa46d2bcd306d5103579d5d8e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a64a178fa46d2bcd306d5103579d5d8e0">DDRCTL_PERFVPW1_VPW_TIMEOUT_RANGE_GET</a>(x)</td></tr>
<tr class="separator:a64a178fa46d2bcd306d5103579d5d8e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a831c13dc1d2943988b0767d60935092a" id="r_a831c13dc1d2943988b0767d60935092a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a831c13dc1d2943988b0767d60935092a">DDRCTL_DBG0_DIS_COLLISION_PAGE_OPT_MASK</a>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:a831c13dc1d2943988b0767d60935092a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4773a5511fbce98a79ffe3793c29ac71" id="r_a4773a5511fbce98a79ffe3793c29ac71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4773a5511fbce98a79ffe3793c29ac71">DDRCTL_DBG0_DIS_COLLISION_PAGE_OPT_SHIFT</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:a4773a5511fbce98a79ffe3793c29ac71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19d5dbd9d4246341aa007cdbb2564e23" id="r_a19d5dbd9d4246341aa007cdbb2564e23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a19d5dbd9d4246341aa007cdbb2564e23">DDRCTL_DBG0_DIS_COLLISION_PAGE_OPT_SET</a>(x)</td></tr>
<tr class="separator:a19d5dbd9d4246341aa007cdbb2564e23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bdc1a57bfbf133843ce68d14b05c32a" id="r_a9bdc1a57bfbf133843ce68d14b05c32a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9bdc1a57bfbf133843ce68d14b05c32a">DDRCTL_DBG0_DIS_COLLISION_PAGE_OPT_GET</a>(x)</td></tr>
<tr class="separator:a9bdc1a57bfbf133843ce68d14b05c32a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b5c1190014c2d438ab7c23956286ce9" id="r_a7b5c1190014c2d438ab7c23956286ce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7b5c1190014c2d438ab7c23956286ce9">DDRCTL_DBG0_DIS_ACT_BYPASS_MASK</a>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:a7b5c1190014c2d438ab7c23956286ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a709d79d87e6a3fb2f86763963f572e88" id="r_a709d79d87e6a3fb2f86763963f572e88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a709d79d87e6a3fb2f86763963f572e88">DDRCTL_DBG0_DIS_ACT_BYPASS_SHIFT</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:a709d79d87e6a3fb2f86763963f572e88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add8af7727402ea75e1c321de26e5a11f" id="r_add8af7727402ea75e1c321de26e5a11f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#add8af7727402ea75e1c321de26e5a11f">DDRCTL_DBG0_DIS_ACT_BYPASS_SET</a>(x)</td></tr>
<tr class="separator:add8af7727402ea75e1c321de26e5a11f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90d91f57fdf3c880d5d935800b625b7e" id="r_a90d91f57fdf3c880d5d935800b625b7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a90d91f57fdf3c880d5d935800b625b7e">DDRCTL_DBG0_DIS_ACT_BYPASS_GET</a>(x)</td></tr>
<tr class="separator:a90d91f57fdf3c880d5d935800b625b7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d3bdb2d00b2fc2d74819ba740615f40" id="r_a5d3bdb2d00b2fc2d74819ba740615f40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5d3bdb2d00b2fc2d74819ba740615f40">DDRCTL_DBG0_DIS_RD_BYPASS_MASK</a>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:a5d3bdb2d00b2fc2d74819ba740615f40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa76a777bbe39d98869c069549ec77ffc" id="r_aa76a777bbe39d98869c069549ec77ffc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa76a777bbe39d98869c069549ec77ffc">DDRCTL_DBG0_DIS_RD_BYPASS_SHIFT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:aa76a777bbe39d98869c069549ec77ffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3edd3e506a6b347364fc18d21b12bbbb" id="r_a3edd3e506a6b347364fc18d21b12bbbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3edd3e506a6b347364fc18d21b12bbbb">DDRCTL_DBG0_DIS_RD_BYPASS_SET</a>(x)</td></tr>
<tr class="separator:a3edd3e506a6b347364fc18d21b12bbbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e5b3d6ffcf802bce35c1d019d16ebc1" id="r_a7e5b3d6ffcf802bce35c1d019d16ebc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7e5b3d6ffcf802bce35c1d019d16ebc1">DDRCTL_DBG0_DIS_RD_BYPASS_GET</a>(x)</td></tr>
<tr class="separator:a7e5b3d6ffcf802bce35c1d019d16ebc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e17e788c8ac503388e034847299138e" id="r_a8e17e788c8ac503388e034847299138e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8e17e788c8ac503388e034847299138e">DDRCTL_DBG0_DIS_WC_MASK</a>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:a8e17e788c8ac503388e034847299138e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55fe07c3e42a83e4e93fd5d906a28a0e" id="r_a55fe07c3e42a83e4e93fd5d906a28a0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a55fe07c3e42a83e4e93fd5d906a28a0e">DDRCTL_DBG0_DIS_WC_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a55fe07c3e42a83e4e93fd5d906a28a0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b81bc0accc57eb684c55610eb9dd379" id="r_a1b81bc0accc57eb684c55610eb9dd379"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1b81bc0accc57eb684c55610eb9dd379">DDRCTL_DBG0_DIS_WC_SET</a>(x)</td></tr>
<tr class="separator:a1b81bc0accc57eb684c55610eb9dd379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dfa0e1d64d0444a9ef7fcc16609845e" id="r_a9dfa0e1d64d0444a9ef7fcc16609845e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9dfa0e1d64d0444a9ef7fcc16609845e">DDRCTL_DBG0_DIS_WC_GET</a>(x)</td></tr>
<tr class="separator:a9dfa0e1d64d0444a9ef7fcc16609845e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a938acacc1f4647284544a5859c169b54" id="r_a938acacc1f4647284544a5859c169b54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a938acacc1f4647284544a5859c169b54">DDRCTL_DBG1_DIS_HIF_MASK</a>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:a938acacc1f4647284544a5859c169b54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9930109ef06b0a12db2247dd2e965cd3" id="r_a9930109ef06b0a12db2247dd2e965cd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9930109ef06b0a12db2247dd2e965cd3">DDRCTL_DBG1_DIS_HIF_SHIFT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:a9930109ef06b0a12db2247dd2e965cd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca51c359e15ec52449d26e5a10ff79b3" id="r_aca51c359e15ec52449d26e5a10ff79b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aca51c359e15ec52449d26e5a10ff79b3">DDRCTL_DBG1_DIS_HIF_SET</a>(x)</td></tr>
<tr class="separator:aca51c359e15ec52449d26e5a10ff79b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e60024eef715735f33d7e427309d714" id="r_a8e60024eef715735f33d7e427309d714"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8e60024eef715735f33d7e427309d714">DDRCTL_DBG1_DIS_HIF_GET</a>(x)</td></tr>
<tr class="separator:a8e60024eef715735f33d7e427309d714"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4aef59cfdd7161735441c2800e125ea" id="r_aa4aef59cfdd7161735441c2800e125ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa4aef59cfdd7161735441c2800e125ea">DDRCTL_DBG1_DIS_DQ_MASK</a>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:aa4aef59cfdd7161735441c2800e125ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbb2c2bc2a825b400108faaab685326b" id="r_adbb2c2bc2a825b400108faaab685326b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adbb2c2bc2a825b400108faaab685326b">DDRCTL_DBG1_DIS_DQ_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:adbb2c2bc2a825b400108faaab685326b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ba8724b872ab594f73f33b70c9bc3e5" id="r_a2ba8724b872ab594f73f33b70c9bc3e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2ba8724b872ab594f73f33b70c9bc3e5">DDRCTL_DBG1_DIS_DQ_SET</a>(x)</td></tr>
<tr class="separator:a2ba8724b872ab594f73f33b70c9bc3e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae89a2f6695b3dfa58c82db6f8b68b91" id="r_aae89a2f6695b3dfa58c82db6f8b68b91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aae89a2f6695b3dfa58c82db6f8b68b91">DDRCTL_DBG1_DIS_DQ_GET</a>(x)</td></tr>
<tr class="separator:aae89a2f6695b3dfa58c82db6f8b68b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fec13d07ca8f99fb40d0a161c00e920" id="r_a7fec13d07ca8f99fb40d0a161c00e920"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7fec13d07ca8f99fb40d0a161c00e920">DDRCTL_DBGCAM_WR_DATA_PIPELINE_EMPTY_MASK</a>&#160;&#160;&#160;(0x20000000UL)</td></tr>
<tr class="separator:a7fec13d07ca8f99fb40d0a161c00e920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c296e645aef9e1f1a48367ead3fe409" id="r_a0c296e645aef9e1f1a48367ead3fe409"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0c296e645aef9e1f1a48367ead3fe409">DDRCTL_DBGCAM_WR_DATA_PIPELINE_EMPTY_SHIFT</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:a0c296e645aef9e1f1a48367ead3fe409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab04c83c5b4f1a6ec7ce35ee8ae81f774" id="r_ab04c83c5b4f1a6ec7ce35ee8ae81f774"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab04c83c5b4f1a6ec7ce35ee8ae81f774">DDRCTL_DBGCAM_WR_DATA_PIPELINE_EMPTY_GET</a>(x)</td></tr>
<tr class="separator:ab04c83c5b4f1a6ec7ce35ee8ae81f774"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d5d61439b23a7d9261955bd3b3ba073" id="r_a9d5d61439b23a7d9261955bd3b3ba073"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9d5d61439b23a7d9261955bd3b3ba073">DDRCTL_DBGCAM_RD_DATA_PIPELINE_EMPTY_MASK</a>&#160;&#160;&#160;(0x10000000UL)</td></tr>
<tr class="separator:a9d5d61439b23a7d9261955bd3b3ba073"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37ed894c054b847c4cd40c4208d39311" id="r_a37ed894c054b847c4cd40c4208d39311"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a37ed894c054b847c4cd40c4208d39311">DDRCTL_DBGCAM_RD_DATA_PIPELINE_EMPTY_SHIFT</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:a37ed894c054b847c4cd40c4208d39311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24e67d5c676523aa8bfee3575465b420" id="r_a24e67d5c676523aa8bfee3575465b420"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a24e67d5c676523aa8bfee3575465b420">DDRCTL_DBGCAM_RD_DATA_PIPELINE_EMPTY_GET</a>(x)</td></tr>
<tr class="separator:a24e67d5c676523aa8bfee3575465b420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad30e2abccb3b234ee8c9b56d88db52d8" id="r_ad30e2abccb3b234ee8c9b56d88db52d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad30e2abccb3b234ee8c9b56d88db52d8">DDRCTL_DBGCAM_DBG_WR_Q_EMPTY_MASK</a>&#160;&#160;&#160;(0x4000000UL)</td></tr>
<tr class="separator:ad30e2abccb3b234ee8c9b56d88db52d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad424ddf768962d4ff02368f5b9b2f242" id="r_ad424ddf768962d4ff02368f5b9b2f242"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad424ddf768962d4ff02368f5b9b2f242">DDRCTL_DBGCAM_DBG_WR_Q_EMPTY_SHIFT</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ad424ddf768962d4ff02368f5b9b2f242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a413d7f3b8421ffb4396ff4e0873be4f6" id="r_a413d7f3b8421ffb4396ff4e0873be4f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a413d7f3b8421ffb4396ff4e0873be4f6">DDRCTL_DBGCAM_DBG_WR_Q_EMPTY_GET</a>(x)</td></tr>
<tr class="separator:a413d7f3b8421ffb4396ff4e0873be4f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d83a5b2c4b43d14628252be2a5a63e9" id="r_a2d83a5b2c4b43d14628252be2a5a63e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2d83a5b2c4b43d14628252be2a5a63e9">DDRCTL_DBGCAM_DBG_RD_Q_EMPTY_MASK</a>&#160;&#160;&#160;(0x2000000UL)</td></tr>
<tr class="separator:a2d83a5b2c4b43d14628252be2a5a63e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a536101476662425e60b012466bfc576c" id="r_a536101476662425e60b012466bfc576c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a536101476662425e60b012466bfc576c">DDRCTL_DBGCAM_DBG_RD_Q_EMPTY_SHIFT</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:a536101476662425e60b012466bfc576c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abddae3df90dd0bc941fa573fcb318c28" id="r_abddae3df90dd0bc941fa573fcb318c28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abddae3df90dd0bc941fa573fcb318c28">DDRCTL_DBGCAM_DBG_RD_Q_EMPTY_GET</a>(x)</td></tr>
<tr class="separator:abddae3df90dd0bc941fa573fcb318c28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a995b6b486d244571e625e4fbb8b2a979" id="r_a995b6b486d244571e625e4fbb8b2a979"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a995b6b486d244571e625e4fbb8b2a979">DDRCTL_DBGCAM_DBG_STALL_MASK</a>&#160;&#160;&#160;(0x1000000UL)</td></tr>
<tr class="separator:a995b6b486d244571e625e4fbb8b2a979"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3abc932c55d6fee7405f4a3913dbe9f" id="r_ad3abc932c55d6fee7405f4a3913dbe9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad3abc932c55d6fee7405f4a3913dbe9f">DDRCTL_DBGCAM_DBG_STALL_SHIFT</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ad3abc932c55d6fee7405f4a3913dbe9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bb2c57b31de54e43d5f0b52c75bb9ee" id="r_a2bb2c57b31de54e43d5f0b52c75bb9ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2bb2c57b31de54e43d5f0b52c75bb9ee">DDRCTL_DBGCAM_DBG_STALL_GET</a>(x)</td></tr>
<tr class="separator:a2bb2c57b31de54e43d5f0b52c75bb9ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0e10412387f2d43aa896b0064d752c7" id="r_af0e10412387f2d43aa896b0064d752c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af0e10412387f2d43aa896b0064d752c7">DDRCTL_DBGCAM_DBG_W_Q_DEPTH_MASK</a>&#160;&#160;&#160;(0x7F0000UL)</td></tr>
<tr class="separator:af0e10412387f2d43aa896b0064d752c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98a18770b798d03e9676d12051a59593" id="r_a98a18770b798d03e9676d12051a59593"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a98a18770b798d03e9676d12051a59593">DDRCTL_DBGCAM_DBG_W_Q_DEPTH_SHIFT</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:a98a18770b798d03e9676d12051a59593"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdd7ba3815dd4e1fa1ecc896b79bb521" id="r_afdd7ba3815dd4e1fa1ecc896b79bb521"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afdd7ba3815dd4e1fa1ecc896b79bb521">DDRCTL_DBGCAM_DBG_W_Q_DEPTH_GET</a>(x)</td></tr>
<tr class="separator:afdd7ba3815dd4e1fa1ecc896b79bb521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fbd27e44de7c082e5fd1de11d00ec8e" id="r_a7fbd27e44de7c082e5fd1de11d00ec8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7fbd27e44de7c082e5fd1de11d00ec8e">DDRCTL_DBGCAM_DBG_LPR_Q_DEPTH_MASK</a>&#160;&#160;&#160;(0x7F00U)</td></tr>
<tr class="separator:a7fbd27e44de7c082e5fd1de11d00ec8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1085ff524aba9ead6a81bef077968b4a" id="r_a1085ff524aba9ead6a81bef077968b4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1085ff524aba9ead6a81bef077968b4a">DDRCTL_DBGCAM_DBG_LPR_Q_DEPTH_SHIFT</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:a1085ff524aba9ead6a81bef077968b4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad23c77e7c5d0ca1c83c7deb7430c8ae0" id="r_ad23c77e7c5d0ca1c83c7deb7430c8ae0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad23c77e7c5d0ca1c83c7deb7430c8ae0">DDRCTL_DBGCAM_DBG_LPR_Q_DEPTH_GET</a>(x)</td></tr>
<tr class="separator:ad23c77e7c5d0ca1c83c7deb7430c8ae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ed04ff7ec2df1b5584f17653f6e7db4" id="r_a7ed04ff7ec2df1b5584f17653f6e7db4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7ed04ff7ec2df1b5584f17653f6e7db4">DDRCTL_DBGCAM_DBG_HPR_Q_DEPTH_MASK</a>&#160;&#160;&#160;(0x7FU)</td></tr>
<tr class="separator:a7ed04ff7ec2df1b5584f17653f6e7db4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad252d4602e187d5aab71049a47195e8c" id="r_ad252d4602e187d5aab71049a47195e8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad252d4602e187d5aab71049a47195e8c">DDRCTL_DBGCAM_DBG_HPR_Q_DEPTH_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ad252d4602e187d5aab71049a47195e8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f11354db0aac7ae2c07e0770f5a6023" id="r_a1f11354db0aac7ae2c07e0770f5a6023"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1f11354db0aac7ae2c07e0770f5a6023">DDRCTL_DBGCAM_DBG_HPR_Q_DEPTH_GET</a>(x)</td></tr>
<tr class="separator:a1f11354db0aac7ae2c07e0770f5a6023"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44b8578e3126801aaf3df08e212e3340" id="r_a44b8578e3126801aaf3df08e212e3340"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a44b8578e3126801aaf3df08e212e3340">DDRCTL_DBGCMD_CTRLUPD_MASK</a>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="separator:a44b8578e3126801aaf3df08e212e3340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8829cde69a095fd12844d8ca9d845f2" id="r_af8829cde69a095fd12844d8ca9d845f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af8829cde69a095fd12844d8ca9d845f2">DDRCTL_DBGCMD_CTRLUPD_SHIFT</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:af8829cde69a095fd12844d8ca9d845f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34d9861a7b1618b452580ce92244a94e" id="r_a34d9861a7b1618b452580ce92244a94e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a34d9861a7b1618b452580ce92244a94e">DDRCTL_DBGCMD_CTRLUPD_SET</a>(x)</td></tr>
<tr class="separator:a34d9861a7b1618b452580ce92244a94e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a346192c3d01f6d0ba182afa2d312bbb9" id="r_a346192c3d01f6d0ba182afa2d312bbb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a346192c3d01f6d0ba182afa2d312bbb9">DDRCTL_DBGCMD_CTRLUPD_GET</a>(x)</td></tr>
<tr class="separator:a346192c3d01f6d0ba182afa2d312bbb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a766c1195d1b8a73a44b911a09153b0c1" id="r_a766c1195d1b8a73a44b911a09153b0c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a766c1195d1b8a73a44b911a09153b0c1">DDRCTL_DBGCMD_ZQ_CALIB_SHORT_MASK</a>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:a766c1195d1b8a73a44b911a09153b0c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa649cdb24587788af416125d18968df9" id="r_aa649cdb24587788af416125d18968df9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa649cdb24587788af416125d18968df9">DDRCTL_DBGCMD_ZQ_CALIB_SHORT_SHIFT</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:aa649cdb24587788af416125d18968df9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cbb4dcb9c91f8576f3d477229d5d090" id="r_a5cbb4dcb9c91f8576f3d477229d5d090"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5cbb4dcb9c91f8576f3d477229d5d090">DDRCTL_DBGCMD_ZQ_CALIB_SHORT_SET</a>(x)</td></tr>
<tr class="separator:a5cbb4dcb9c91f8576f3d477229d5d090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2af553f088b00e1f9ed66c2ba62618fd" id="r_a2af553f088b00e1f9ed66c2ba62618fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2af553f088b00e1f9ed66c2ba62618fd">DDRCTL_DBGCMD_ZQ_CALIB_SHORT_GET</a>(x)</td></tr>
<tr class="separator:a2af553f088b00e1f9ed66c2ba62618fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca0695d990d7d9b84de9dcdd7a1257f7" id="r_aca0695d990d7d9b84de9dcdd7a1257f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aca0695d990d7d9b84de9dcdd7a1257f7">DDRCTL_DBGCMD_RANK1_REFRESH_MASK</a>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:aca0695d990d7d9b84de9dcdd7a1257f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8b1f50b27bd3cae78dc6f0b8eccfe6a" id="r_ac8b1f50b27bd3cae78dc6f0b8eccfe6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac8b1f50b27bd3cae78dc6f0b8eccfe6a">DDRCTL_DBGCMD_RANK1_REFRESH_SHIFT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ac8b1f50b27bd3cae78dc6f0b8eccfe6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a068d7e110e8c9acaac6ed871b0fcf27c" id="r_a068d7e110e8c9acaac6ed871b0fcf27c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a068d7e110e8c9acaac6ed871b0fcf27c">DDRCTL_DBGCMD_RANK1_REFRESH_SET</a>(x)</td></tr>
<tr class="separator:a068d7e110e8c9acaac6ed871b0fcf27c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a111b77f2c6384515db8886720a92e69d" id="r_a111b77f2c6384515db8886720a92e69d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a111b77f2c6384515db8886720a92e69d">DDRCTL_DBGCMD_RANK1_REFRESH_GET</a>(x)</td></tr>
<tr class="separator:a111b77f2c6384515db8886720a92e69d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8653c58d0796a9d68f315eef42f0b2b7" id="r_a8653c58d0796a9d68f315eef42f0b2b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8653c58d0796a9d68f315eef42f0b2b7">DDRCTL_DBGCMD_RANK0_REFRESH_MASK</a>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:a8653c58d0796a9d68f315eef42f0b2b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a19604e5476f6f8e52ee54563cb0346" id="r_a8a19604e5476f6f8e52ee54563cb0346"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8a19604e5476f6f8e52ee54563cb0346">DDRCTL_DBGCMD_RANK0_REFRESH_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a8a19604e5476f6f8e52ee54563cb0346"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac77bb3164c790f91932508e92467f545" id="r_ac77bb3164c790f91932508e92467f545"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac77bb3164c790f91932508e92467f545">DDRCTL_DBGCMD_RANK0_REFRESH_SET</a>(x)</td></tr>
<tr class="separator:ac77bb3164c790f91932508e92467f545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d649aedd4e69cd6c6c13b90bdf3b0fd" id="r_a1d649aedd4e69cd6c6c13b90bdf3b0fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1d649aedd4e69cd6c6c13b90bdf3b0fd">DDRCTL_DBGCMD_RANK0_REFRESH_GET</a>(x)</td></tr>
<tr class="separator:a1d649aedd4e69cd6c6c13b90bdf3b0fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f9aa30687be629ba4372bbaa817ed85" id="r_a7f9aa30687be629ba4372bbaa817ed85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7f9aa30687be629ba4372bbaa817ed85">DDRCTL_DBGSTAT_CTRLUPD_BUSY_MASK</a>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="separator:a7f9aa30687be629ba4372bbaa817ed85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10773f9e7d0b0427b0bd98273959cb6c" id="r_a10773f9e7d0b0427b0bd98273959cb6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a10773f9e7d0b0427b0bd98273959cb6c">DDRCTL_DBGSTAT_CTRLUPD_BUSY_SHIFT</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:a10773f9e7d0b0427b0bd98273959cb6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a831be124ee01b2827b5d2124461c8ac4" id="r_a831be124ee01b2827b5d2124461c8ac4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a831be124ee01b2827b5d2124461c8ac4">DDRCTL_DBGSTAT_CTRLUPD_BUSY_GET</a>(x)</td></tr>
<tr class="separator:a831be124ee01b2827b5d2124461c8ac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99961b45bb958750f1d999a34d30c74e" id="r_a99961b45bb958750f1d999a34d30c74e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a99961b45bb958750f1d999a34d30c74e">DDRCTL_DBGSTAT_ZQ_CALIB_SHORT_BUSY_MASK</a>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:a99961b45bb958750f1d999a34d30c74e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0c43d32c3056588a8021ac190854671" id="r_ae0c43d32c3056588a8021ac190854671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae0c43d32c3056588a8021ac190854671">DDRCTL_DBGSTAT_ZQ_CALIB_SHORT_BUSY_SHIFT</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ae0c43d32c3056588a8021ac190854671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80b0a269e9f23073d6cf9d34dd9c8f1d" id="r_a80b0a269e9f23073d6cf9d34dd9c8f1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a80b0a269e9f23073d6cf9d34dd9c8f1d">DDRCTL_DBGSTAT_ZQ_CALIB_SHORT_BUSY_GET</a>(x)</td></tr>
<tr class="separator:a80b0a269e9f23073d6cf9d34dd9c8f1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2df405c7cd8d50c6cd3e3c5f7e2299b" id="r_aa2df405c7cd8d50c6cd3e3c5f7e2299b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa2df405c7cd8d50c6cd3e3c5f7e2299b">DDRCTL_DBGSTAT_RANK1_REFRESH_BUSY_MASK</a>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:aa2df405c7cd8d50c6cd3e3c5f7e2299b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ac7449b0777b4529e765301882cfa43" id="r_a2ac7449b0777b4529e765301882cfa43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2ac7449b0777b4529e765301882cfa43">DDRCTL_DBGSTAT_RANK1_REFRESH_BUSY_SHIFT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:a2ac7449b0777b4529e765301882cfa43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5090377c6bae5894692071bd8aa59f36" id="r_a5090377c6bae5894692071bd8aa59f36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5090377c6bae5894692071bd8aa59f36">DDRCTL_DBGSTAT_RANK1_REFRESH_BUSY_GET</a>(x)</td></tr>
<tr class="separator:a5090377c6bae5894692071bd8aa59f36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76a66f0ed43a50a215145754fe847854" id="r_a76a66f0ed43a50a215145754fe847854"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a76a66f0ed43a50a215145754fe847854">DDRCTL_DBGSTAT_RANK0_REFRESH_BUSY_MASK</a>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:a76a66f0ed43a50a215145754fe847854"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35ec63e4a309c226a2a680e7fd47c887" id="r_a35ec63e4a309c226a2a680e7fd47c887"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a35ec63e4a309c226a2a680e7fd47c887">DDRCTL_DBGSTAT_RANK0_REFRESH_BUSY_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a35ec63e4a309c226a2a680e7fd47c887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c5179818dded715f390ab143eba0793" id="r_a9c5179818dded715f390ab143eba0793"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9c5179818dded715f390ab143eba0793">DDRCTL_DBGSTAT_RANK0_REFRESH_BUSY_GET</a>(x)</td></tr>
<tr class="separator:a9c5179818dded715f390ab143eba0793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a313238b8521cdbfd665577a9252116e9" id="r_a313238b8521cdbfd665577a9252116e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a313238b8521cdbfd665577a9252116e9">DDRCTL_PSTAT_WR_PORT_BUSY_15_MASK</a>&#160;&#160;&#160;(0x80000000UL)</td></tr>
<tr class="separator:a313238b8521cdbfd665577a9252116e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7faf297913b3196877af0ed60eba22e1" id="r_a7faf297913b3196877af0ed60eba22e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7faf297913b3196877af0ed60eba22e1">DDRCTL_PSTAT_WR_PORT_BUSY_15_SHIFT</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:a7faf297913b3196877af0ed60eba22e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a895d82b2ce6806f795c8358f34006c81" id="r_a895d82b2ce6806f795c8358f34006c81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a895d82b2ce6806f795c8358f34006c81">DDRCTL_PSTAT_WR_PORT_BUSY_15_GET</a>(x)</td></tr>
<tr class="separator:a895d82b2ce6806f795c8358f34006c81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d4e55d4dda1f50460d986ebcb3eb7ee" id="r_a5d4e55d4dda1f50460d986ebcb3eb7ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5d4e55d4dda1f50460d986ebcb3eb7ee">DDRCTL_PSTAT_WR_PORT_BUSY_14_MASK</a>&#160;&#160;&#160;(0x40000000UL)</td></tr>
<tr class="separator:a5d4e55d4dda1f50460d986ebcb3eb7ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a968a0937db6b1631e69704f585448045" id="r_a968a0937db6b1631e69704f585448045"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a968a0937db6b1631e69704f585448045">DDRCTL_PSTAT_WR_PORT_BUSY_14_SHIFT</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:a968a0937db6b1631e69704f585448045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fcf3ae45bd1c423d57a5b273fe84cc1" id="r_a7fcf3ae45bd1c423d57a5b273fe84cc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7fcf3ae45bd1c423d57a5b273fe84cc1">DDRCTL_PSTAT_WR_PORT_BUSY_14_GET</a>(x)</td></tr>
<tr class="separator:a7fcf3ae45bd1c423d57a5b273fe84cc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dffca784402dee141d3ec0aad44f868" id="r_a0dffca784402dee141d3ec0aad44f868"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0dffca784402dee141d3ec0aad44f868">DDRCTL_PSTAT_WR_PORT_BUSY_13_MASK</a>&#160;&#160;&#160;(0x20000000UL)</td></tr>
<tr class="separator:a0dffca784402dee141d3ec0aad44f868"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bc16f68f9b8a89161ff5e155a1e8292" id="r_a8bc16f68f9b8a89161ff5e155a1e8292"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8bc16f68f9b8a89161ff5e155a1e8292">DDRCTL_PSTAT_WR_PORT_BUSY_13_SHIFT</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:a8bc16f68f9b8a89161ff5e155a1e8292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38e247795883d32a8effa9986b3cd109" id="r_a38e247795883d32a8effa9986b3cd109"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a38e247795883d32a8effa9986b3cd109">DDRCTL_PSTAT_WR_PORT_BUSY_13_GET</a>(x)</td></tr>
<tr class="separator:a38e247795883d32a8effa9986b3cd109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbc6ce4594586f54a8fda5456493cd61" id="r_adbc6ce4594586f54a8fda5456493cd61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adbc6ce4594586f54a8fda5456493cd61">DDRCTL_PSTAT_WR_PORT_BUSY_12_MASK</a>&#160;&#160;&#160;(0x10000000UL)</td></tr>
<tr class="separator:adbc6ce4594586f54a8fda5456493cd61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab00f739417cad175f43a73f2910783f5" id="r_ab00f739417cad175f43a73f2910783f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab00f739417cad175f43a73f2910783f5">DDRCTL_PSTAT_WR_PORT_BUSY_12_SHIFT</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ab00f739417cad175f43a73f2910783f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa61acf68146511fb4c60465aafee9066" id="r_aa61acf68146511fb4c60465aafee9066"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa61acf68146511fb4c60465aafee9066">DDRCTL_PSTAT_WR_PORT_BUSY_12_GET</a>(x)</td></tr>
<tr class="separator:aa61acf68146511fb4c60465aafee9066"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a11a0ffd4b3175f20b61d1c22ac3038" id="r_a2a11a0ffd4b3175f20b61d1c22ac3038"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2a11a0ffd4b3175f20b61d1c22ac3038">DDRCTL_PSTAT_WR_PORT_BUSY_11_MASK</a>&#160;&#160;&#160;(0x8000000UL)</td></tr>
<tr class="separator:a2a11a0ffd4b3175f20b61d1c22ac3038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d1911229d3f327c6018b02507445e39" id="r_a0d1911229d3f327c6018b02507445e39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0d1911229d3f327c6018b02507445e39">DDRCTL_PSTAT_WR_PORT_BUSY_11_SHIFT</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:a0d1911229d3f327c6018b02507445e39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38da99540afffb604a8127826f0c2add" id="r_a38da99540afffb604a8127826f0c2add"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a38da99540afffb604a8127826f0c2add">DDRCTL_PSTAT_WR_PORT_BUSY_11_GET</a>(x)</td></tr>
<tr class="separator:a38da99540afffb604a8127826f0c2add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af35968227e38f5994d8f7c6718d6e1c0" id="r_af35968227e38f5994d8f7c6718d6e1c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af35968227e38f5994d8f7c6718d6e1c0">DDRCTL_PSTAT_WR_PORT_BUSY_10_MASK</a>&#160;&#160;&#160;(0x4000000UL)</td></tr>
<tr class="separator:af35968227e38f5994d8f7c6718d6e1c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef871bc4cb5708393e268be1b581abb4" id="r_aef871bc4cb5708393e268be1b581abb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aef871bc4cb5708393e268be1b581abb4">DDRCTL_PSTAT_WR_PORT_BUSY_10_SHIFT</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:aef871bc4cb5708393e268be1b581abb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12236749148eb0dd15b56d0891748f9f" id="r_a12236749148eb0dd15b56d0891748f9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a12236749148eb0dd15b56d0891748f9f">DDRCTL_PSTAT_WR_PORT_BUSY_10_GET</a>(x)</td></tr>
<tr class="separator:a12236749148eb0dd15b56d0891748f9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81285b893304c1e93644dc3a6122e2e6" id="r_a81285b893304c1e93644dc3a6122e2e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a81285b893304c1e93644dc3a6122e2e6">DDRCTL_PSTAT_WR_PORT_BUSY_9_MASK</a>&#160;&#160;&#160;(0x2000000UL)</td></tr>
<tr class="separator:a81285b893304c1e93644dc3a6122e2e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab85a50a827ea954183061fd4cc481c5e" id="r_ab85a50a827ea954183061fd4cc481c5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab85a50a827ea954183061fd4cc481c5e">DDRCTL_PSTAT_WR_PORT_BUSY_9_SHIFT</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ab85a50a827ea954183061fd4cc481c5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5795e795f3b05c53a340565a7018b04a" id="r_a5795e795f3b05c53a340565a7018b04a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5795e795f3b05c53a340565a7018b04a">DDRCTL_PSTAT_WR_PORT_BUSY_9_GET</a>(x)</td></tr>
<tr class="separator:a5795e795f3b05c53a340565a7018b04a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0903e09ad21424184f768384a1ad7e55" id="r_a0903e09ad21424184f768384a1ad7e55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0903e09ad21424184f768384a1ad7e55">DDRCTL_PSTAT_WR_PORT_BUSY_8_MASK</a>&#160;&#160;&#160;(0x1000000UL)</td></tr>
<tr class="separator:a0903e09ad21424184f768384a1ad7e55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f763b4a43f6c8b92362f41081f3a46e" id="r_a7f763b4a43f6c8b92362f41081f3a46e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7f763b4a43f6c8b92362f41081f3a46e">DDRCTL_PSTAT_WR_PORT_BUSY_8_SHIFT</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:a7f763b4a43f6c8b92362f41081f3a46e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a245c4ff1fb804196bdc5b6f121d8e44d" id="r_a245c4ff1fb804196bdc5b6f121d8e44d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a245c4ff1fb804196bdc5b6f121d8e44d">DDRCTL_PSTAT_WR_PORT_BUSY_8_GET</a>(x)</td></tr>
<tr class="separator:a245c4ff1fb804196bdc5b6f121d8e44d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65533d1fc03a4ae070c262dabb2820e2" id="r_a65533d1fc03a4ae070c262dabb2820e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a65533d1fc03a4ae070c262dabb2820e2">DDRCTL_PSTAT_WR_PORT_BUSY_7_MASK</a>&#160;&#160;&#160;(0x800000UL)</td></tr>
<tr class="separator:a65533d1fc03a4ae070c262dabb2820e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07672dc7cd41d6e1cc22c00e1f1b6268" id="r_a07672dc7cd41d6e1cc22c00e1f1b6268"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a07672dc7cd41d6e1cc22c00e1f1b6268">DDRCTL_PSTAT_WR_PORT_BUSY_7_SHIFT</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:a07672dc7cd41d6e1cc22c00e1f1b6268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07775c1267e4bb0477c585b44fd6ad1d" id="r_a07775c1267e4bb0477c585b44fd6ad1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a07775c1267e4bb0477c585b44fd6ad1d">DDRCTL_PSTAT_WR_PORT_BUSY_7_GET</a>(x)</td></tr>
<tr class="separator:a07775c1267e4bb0477c585b44fd6ad1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a644f75d33bbd5b306a3b235683a9c228" id="r_a644f75d33bbd5b306a3b235683a9c228"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a644f75d33bbd5b306a3b235683a9c228">DDRCTL_PSTAT_WR_PORT_BUSY_6_MASK</a>&#160;&#160;&#160;(0x400000UL)</td></tr>
<tr class="separator:a644f75d33bbd5b306a3b235683a9c228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab43cdc7310eab18ae7056740a9bedaf7" id="r_ab43cdc7310eab18ae7056740a9bedaf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab43cdc7310eab18ae7056740a9bedaf7">DDRCTL_PSTAT_WR_PORT_BUSY_6_SHIFT</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ab43cdc7310eab18ae7056740a9bedaf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55b77a2ca1e0a7d96331aa3cbe249633" id="r_a55b77a2ca1e0a7d96331aa3cbe249633"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a55b77a2ca1e0a7d96331aa3cbe249633">DDRCTL_PSTAT_WR_PORT_BUSY_6_GET</a>(x)</td></tr>
<tr class="separator:a55b77a2ca1e0a7d96331aa3cbe249633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa30ad98a2ec17babdcb13d17f146418" id="r_aaa30ad98a2ec17babdcb13d17f146418"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaa30ad98a2ec17babdcb13d17f146418">DDRCTL_PSTAT_WR_PORT_BUSY_5_MASK</a>&#160;&#160;&#160;(0x200000UL)</td></tr>
<tr class="separator:aaa30ad98a2ec17babdcb13d17f146418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae166cc38061bf3103d8caa2a0e913741" id="r_ae166cc38061bf3103d8caa2a0e913741"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae166cc38061bf3103d8caa2a0e913741">DDRCTL_PSTAT_WR_PORT_BUSY_5_SHIFT</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ae166cc38061bf3103d8caa2a0e913741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affce1a2d5b21cd4936e643218e5dd8ee" id="r_affce1a2d5b21cd4936e643218e5dd8ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#affce1a2d5b21cd4936e643218e5dd8ee">DDRCTL_PSTAT_WR_PORT_BUSY_5_GET</a>(x)</td></tr>
<tr class="separator:affce1a2d5b21cd4936e643218e5dd8ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa78d4c053f3a7db8443207c1d0ff50c1" id="r_aa78d4c053f3a7db8443207c1d0ff50c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa78d4c053f3a7db8443207c1d0ff50c1">DDRCTL_PSTAT_WR_PORT_BUSY_4_MASK</a>&#160;&#160;&#160;(0x100000UL)</td></tr>
<tr class="separator:aa78d4c053f3a7db8443207c1d0ff50c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39782ba32998d2f152d61c6dad3a6cf5" id="r_a39782ba32998d2f152d61c6dad3a6cf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a39782ba32998d2f152d61c6dad3a6cf5">DDRCTL_PSTAT_WR_PORT_BUSY_4_SHIFT</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:a39782ba32998d2f152d61c6dad3a6cf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa24eae9bf356e3129bea21ea4af5a0ca" id="r_aa24eae9bf356e3129bea21ea4af5a0ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa24eae9bf356e3129bea21ea4af5a0ca">DDRCTL_PSTAT_WR_PORT_BUSY_4_GET</a>(x)</td></tr>
<tr class="separator:aa24eae9bf356e3129bea21ea4af5a0ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add741ea678eb7576262eb47ac8763ad4" id="r_add741ea678eb7576262eb47ac8763ad4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#add741ea678eb7576262eb47ac8763ad4">DDRCTL_PSTAT_WR_PORT_BUSY_3_MASK</a>&#160;&#160;&#160;(0x80000UL)</td></tr>
<tr class="separator:add741ea678eb7576262eb47ac8763ad4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56d4eb0468d573915bb317224aad04f0" id="r_a56d4eb0468d573915bb317224aad04f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a56d4eb0468d573915bb317224aad04f0">DDRCTL_PSTAT_WR_PORT_BUSY_3_SHIFT</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:a56d4eb0468d573915bb317224aad04f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c711d9c76ccc53dbe37edab5c9bfc44" id="r_a7c711d9c76ccc53dbe37edab5c9bfc44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7c711d9c76ccc53dbe37edab5c9bfc44">DDRCTL_PSTAT_WR_PORT_BUSY_3_GET</a>(x)</td></tr>
<tr class="separator:a7c711d9c76ccc53dbe37edab5c9bfc44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69914c9842591e073d132d66639ca1f7" id="r_a69914c9842591e073d132d66639ca1f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a69914c9842591e073d132d66639ca1f7">DDRCTL_PSTAT_WR_PORT_BUSY_2_MASK</a>&#160;&#160;&#160;(0x40000UL)</td></tr>
<tr class="separator:a69914c9842591e073d132d66639ca1f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeef29d14539fdc50906749937cae95c2" id="r_aeef29d14539fdc50906749937cae95c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aeef29d14539fdc50906749937cae95c2">DDRCTL_PSTAT_WR_PORT_BUSY_2_SHIFT</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:aeef29d14539fdc50906749937cae95c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae62fd7f749fcaf32615cc5bcd84c09cd" id="r_ae62fd7f749fcaf32615cc5bcd84c09cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae62fd7f749fcaf32615cc5bcd84c09cd">DDRCTL_PSTAT_WR_PORT_BUSY_2_GET</a>(x)</td></tr>
<tr class="separator:ae62fd7f749fcaf32615cc5bcd84c09cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f3953bd055114d58131d0f2abf5ba9f" id="r_a1f3953bd055114d58131d0f2abf5ba9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1f3953bd055114d58131d0f2abf5ba9f">DDRCTL_PSTAT_WR_PORT_BUSY_1_MASK</a>&#160;&#160;&#160;(0x20000UL)</td></tr>
<tr class="separator:a1f3953bd055114d58131d0f2abf5ba9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5928b8daa1e28b66f6db3f99c101f7a" id="r_ac5928b8daa1e28b66f6db3f99c101f7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac5928b8daa1e28b66f6db3f99c101f7a">DDRCTL_PSTAT_WR_PORT_BUSY_1_SHIFT</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ac5928b8daa1e28b66f6db3f99c101f7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1f4f8afeb6ca1433d50d0c2e90606a7" id="r_aa1f4f8afeb6ca1433d50d0c2e90606a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa1f4f8afeb6ca1433d50d0c2e90606a7">DDRCTL_PSTAT_WR_PORT_BUSY_1_GET</a>(x)</td></tr>
<tr class="separator:aa1f4f8afeb6ca1433d50d0c2e90606a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70b43f5576273b34ee7e351120ca5fbb" id="r_a70b43f5576273b34ee7e351120ca5fbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a70b43f5576273b34ee7e351120ca5fbb">DDRCTL_PSTAT_WR_PORT_BUSY_0_MASK</a>&#160;&#160;&#160;(0x10000UL)</td></tr>
<tr class="separator:a70b43f5576273b34ee7e351120ca5fbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a32faf1aafef67f4e28335fbabfac44" id="r_a7a32faf1aafef67f4e28335fbabfac44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7a32faf1aafef67f4e28335fbabfac44">DDRCTL_PSTAT_WR_PORT_BUSY_0_SHIFT</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:a7a32faf1aafef67f4e28335fbabfac44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a184d6a1246ca7b9bf38bc1edac0dca9a" id="r_a184d6a1246ca7b9bf38bc1edac0dca9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a184d6a1246ca7b9bf38bc1edac0dca9a">DDRCTL_PSTAT_WR_PORT_BUSY_0_GET</a>(x)</td></tr>
<tr class="separator:a184d6a1246ca7b9bf38bc1edac0dca9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87a89e72fc34db3af996a2559cb8dac4" id="r_a87a89e72fc34db3af996a2559cb8dac4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a87a89e72fc34db3af996a2559cb8dac4">DDRCTL_PSTAT_RD_PORT_BUSY_15_MASK</a>&#160;&#160;&#160;(0x8000U)</td></tr>
<tr class="separator:a87a89e72fc34db3af996a2559cb8dac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1f7e21e0c6dc8e0566f4fa75e5f5023" id="r_ae1f7e21e0c6dc8e0566f4fa75e5f5023"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae1f7e21e0c6dc8e0566f4fa75e5f5023">DDRCTL_PSTAT_RD_PORT_BUSY_15_SHIFT</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ae1f7e21e0c6dc8e0566f4fa75e5f5023"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bfd60741ec97aa9d3fea3108221808a" id="r_a7bfd60741ec97aa9d3fea3108221808a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7bfd60741ec97aa9d3fea3108221808a">DDRCTL_PSTAT_RD_PORT_BUSY_15_GET</a>(x)</td></tr>
<tr class="separator:a7bfd60741ec97aa9d3fea3108221808a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b189e55a2d4b33c37342c8c53413987" id="r_a7b189e55a2d4b33c37342c8c53413987"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7b189e55a2d4b33c37342c8c53413987">DDRCTL_PSTAT_RD_PORT_BUSY_14_MASK</a>&#160;&#160;&#160;(0x4000U)</td></tr>
<tr class="separator:a7b189e55a2d4b33c37342c8c53413987"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ffe7cd09b0c2388df4528118b09e90f" id="r_a9ffe7cd09b0c2388df4528118b09e90f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9ffe7cd09b0c2388df4528118b09e90f">DDRCTL_PSTAT_RD_PORT_BUSY_14_SHIFT</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:a9ffe7cd09b0c2388df4528118b09e90f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fea2aa497b47dc552e1dad58f32c4a8" id="r_a3fea2aa497b47dc552e1dad58f32c4a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3fea2aa497b47dc552e1dad58f32c4a8">DDRCTL_PSTAT_RD_PORT_BUSY_14_GET</a>(x)</td></tr>
<tr class="separator:a3fea2aa497b47dc552e1dad58f32c4a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a142902f1f9fb936030543968c03759fa" id="r_a142902f1f9fb936030543968c03759fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a142902f1f9fb936030543968c03759fa">DDRCTL_PSTAT_RD_PORT_BUSY_13_MASK</a>&#160;&#160;&#160;(0x2000U)</td></tr>
<tr class="separator:a142902f1f9fb936030543968c03759fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a333dd3b7d311b1ff248de3771fe27217" id="r_a333dd3b7d311b1ff248de3771fe27217"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a333dd3b7d311b1ff248de3771fe27217">DDRCTL_PSTAT_RD_PORT_BUSY_13_SHIFT</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:a333dd3b7d311b1ff248de3771fe27217"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab8f21a1b46aeae5b066e9eb0fce359e" id="r_aab8f21a1b46aeae5b066e9eb0fce359e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aab8f21a1b46aeae5b066e9eb0fce359e">DDRCTL_PSTAT_RD_PORT_BUSY_13_GET</a>(x)</td></tr>
<tr class="separator:aab8f21a1b46aeae5b066e9eb0fce359e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7ee42726a7fa4b5ffddd261ce992ec3" id="r_ae7ee42726a7fa4b5ffddd261ce992ec3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae7ee42726a7fa4b5ffddd261ce992ec3">DDRCTL_PSTAT_RD_PORT_BUSY_12_MASK</a>&#160;&#160;&#160;(0x1000U)</td></tr>
<tr class="separator:ae7ee42726a7fa4b5ffddd261ce992ec3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd25fb2fa9d9cd31e07476c4b59cdc18" id="r_acd25fb2fa9d9cd31e07476c4b59cdc18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acd25fb2fa9d9cd31e07476c4b59cdc18">DDRCTL_PSTAT_RD_PORT_BUSY_12_SHIFT</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:acd25fb2fa9d9cd31e07476c4b59cdc18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad649e283f6b9e89dfa31c222582d1584" id="r_ad649e283f6b9e89dfa31c222582d1584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad649e283f6b9e89dfa31c222582d1584">DDRCTL_PSTAT_RD_PORT_BUSY_12_GET</a>(x)</td></tr>
<tr class="separator:ad649e283f6b9e89dfa31c222582d1584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e26c8ab4a44249274759e7d923b42e6" id="r_a8e26c8ab4a44249274759e7d923b42e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8e26c8ab4a44249274759e7d923b42e6">DDRCTL_PSTAT_RD_PORT_BUSY_11_MASK</a>&#160;&#160;&#160;(0x800U)</td></tr>
<tr class="separator:a8e26c8ab4a44249274759e7d923b42e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74709cc1b5ccd00e23a752c2d527a7ce" id="r_a74709cc1b5ccd00e23a752c2d527a7ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a74709cc1b5ccd00e23a752c2d527a7ce">DDRCTL_PSTAT_RD_PORT_BUSY_11_SHIFT</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:a74709cc1b5ccd00e23a752c2d527a7ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a312c2752fd2b4e33beff7486dd990614" id="r_a312c2752fd2b4e33beff7486dd990614"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a312c2752fd2b4e33beff7486dd990614">DDRCTL_PSTAT_RD_PORT_BUSY_11_GET</a>(x)</td></tr>
<tr class="separator:a312c2752fd2b4e33beff7486dd990614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab239a31df0f58dbdc80572ad55949bb7" id="r_ab239a31df0f58dbdc80572ad55949bb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab239a31df0f58dbdc80572ad55949bb7">DDRCTL_PSTAT_RD_PORT_BUSY_10_MASK</a>&#160;&#160;&#160;(0x400U)</td></tr>
<tr class="separator:ab239a31df0f58dbdc80572ad55949bb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae92162d9c41de0938a6fc6907e88a620" id="r_ae92162d9c41de0938a6fc6907e88a620"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae92162d9c41de0938a6fc6907e88a620">DDRCTL_PSTAT_RD_PORT_BUSY_10_SHIFT</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ae92162d9c41de0938a6fc6907e88a620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec41f1ee7c43d09eaed085d3a3d1ee58" id="r_aec41f1ee7c43d09eaed085d3a3d1ee58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aec41f1ee7c43d09eaed085d3a3d1ee58">DDRCTL_PSTAT_RD_PORT_BUSY_10_GET</a>(x)</td></tr>
<tr class="separator:aec41f1ee7c43d09eaed085d3a3d1ee58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab902f5b2c645ccef2b49eced81a12ca" id="r_aab902f5b2c645ccef2b49eced81a12ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aab902f5b2c645ccef2b49eced81a12ca">DDRCTL_PSTAT_RD_PORT_BUSY_9_MASK</a>&#160;&#160;&#160;(0x200U)</td></tr>
<tr class="separator:aab902f5b2c645ccef2b49eced81a12ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e5af7491ef35c28ac041347c6ff6f1e" id="r_a2e5af7491ef35c28ac041347c6ff6f1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2e5af7491ef35c28ac041347c6ff6f1e">DDRCTL_PSTAT_RD_PORT_BUSY_9_SHIFT</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:a2e5af7491ef35c28ac041347c6ff6f1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade0bb8b0362b6dcf3c21fde42a5c95a4" id="r_ade0bb8b0362b6dcf3c21fde42a5c95a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ade0bb8b0362b6dcf3c21fde42a5c95a4">DDRCTL_PSTAT_RD_PORT_BUSY_9_GET</a>(x)</td></tr>
<tr class="separator:ade0bb8b0362b6dcf3c21fde42a5c95a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b604809e5ddf342f90bca0ad6749549" id="r_a2b604809e5ddf342f90bca0ad6749549"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2b604809e5ddf342f90bca0ad6749549">DDRCTL_PSTAT_RD_PORT_BUSY_8_MASK</a>&#160;&#160;&#160;(0x100U)</td></tr>
<tr class="separator:a2b604809e5ddf342f90bca0ad6749549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a570bb7e329b2b8045c5c9cb9e632fb67" id="r_a570bb7e329b2b8045c5c9cb9e632fb67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a570bb7e329b2b8045c5c9cb9e632fb67">DDRCTL_PSTAT_RD_PORT_BUSY_8_SHIFT</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:a570bb7e329b2b8045c5c9cb9e632fb67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f36c7def62eb1892d32daf1a9511805" id="r_a9f36c7def62eb1892d32daf1a9511805"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9f36c7def62eb1892d32daf1a9511805">DDRCTL_PSTAT_RD_PORT_BUSY_8_GET</a>(x)</td></tr>
<tr class="separator:a9f36c7def62eb1892d32daf1a9511805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11d92e20fe178300444d8ff436795bed" id="r_a11d92e20fe178300444d8ff436795bed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a11d92e20fe178300444d8ff436795bed">DDRCTL_PSTAT_RD_PORT_BUSY_7_MASK</a>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:a11d92e20fe178300444d8ff436795bed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae630bf9a3afeba28644c7f6464464108" id="r_ae630bf9a3afeba28644c7f6464464108"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae630bf9a3afeba28644c7f6464464108">DDRCTL_PSTAT_RD_PORT_BUSY_7_SHIFT</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ae630bf9a3afeba28644c7f6464464108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10a7b29f8fdfda1a300e3d263303ea00" id="r_a10a7b29f8fdfda1a300e3d263303ea00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a10a7b29f8fdfda1a300e3d263303ea00">DDRCTL_PSTAT_RD_PORT_BUSY_7_GET</a>(x)</td></tr>
<tr class="separator:a10a7b29f8fdfda1a300e3d263303ea00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96e83c5effa195a13999d5102b999248" id="r_a96e83c5effa195a13999d5102b999248"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a96e83c5effa195a13999d5102b999248">DDRCTL_PSTAT_RD_PORT_BUSY_6_MASK</a>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:a96e83c5effa195a13999d5102b999248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7177a002c68bec721087cf73fc670b05" id="r_a7177a002c68bec721087cf73fc670b05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7177a002c68bec721087cf73fc670b05">DDRCTL_PSTAT_RD_PORT_BUSY_6_SHIFT</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:a7177a002c68bec721087cf73fc670b05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa11cc1f058c5cfc56e43a60764f976e4" id="r_aa11cc1f058c5cfc56e43a60764f976e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa11cc1f058c5cfc56e43a60764f976e4">DDRCTL_PSTAT_RD_PORT_BUSY_6_GET</a>(x)</td></tr>
<tr class="separator:aa11cc1f058c5cfc56e43a60764f976e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a249c39f7aa6b90f4deca37bf8e41f66c" id="r_a249c39f7aa6b90f4deca37bf8e41f66c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a249c39f7aa6b90f4deca37bf8e41f66c">DDRCTL_PSTAT_RD_PORT_BUSY_5_MASK</a>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="separator:a249c39f7aa6b90f4deca37bf8e41f66c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e708a442bde17373c647457bfaea44b" id="r_a5e708a442bde17373c647457bfaea44b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5e708a442bde17373c647457bfaea44b">DDRCTL_PSTAT_RD_PORT_BUSY_5_SHIFT</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:a5e708a442bde17373c647457bfaea44b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8b521f8c8cf9412531f8621947779e1" id="r_af8b521f8c8cf9412531f8621947779e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af8b521f8c8cf9412531f8621947779e1">DDRCTL_PSTAT_RD_PORT_BUSY_5_GET</a>(x)</td></tr>
<tr class="separator:af8b521f8c8cf9412531f8621947779e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0f31f4c86fac5833981ee37cc44f140" id="r_ad0f31f4c86fac5833981ee37cc44f140"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad0f31f4c86fac5833981ee37cc44f140">DDRCTL_PSTAT_RD_PORT_BUSY_4_MASK</a>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:ad0f31f4c86fac5833981ee37cc44f140"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c13041e3f4ace3d8bdcb4223bde53f2" id="r_a7c13041e3f4ace3d8bdcb4223bde53f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7c13041e3f4ace3d8bdcb4223bde53f2">DDRCTL_PSTAT_RD_PORT_BUSY_4_SHIFT</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:a7c13041e3f4ace3d8bdcb4223bde53f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8468c92061e82e9ac203e2f936a8d6f1" id="r_a8468c92061e82e9ac203e2f936a8d6f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8468c92061e82e9ac203e2f936a8d6f1">DDRCTL_PSTAT_RD_PORT_BUSY_4_GET</a>(x)</td></tr>
<tr class="separator:a8468c92061e82e9ac203e2f936a8d6f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a8f413f6d99eebf751d5b2da054c7ba" id="r_a3a8f413f6d99eebf751d5b2da054c7ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3a8f413f6d99eebf751d5b2da054c7ba">DDRCTL_PSTAT_RD_PORT_BUSY_3_MASK</a>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:a3a8f413f6d99eebf751d5b2da054c7ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e7be72052eb5f552d0ebf2b023ce52d" id="r_a0e7be72052eb5f552d0ebf2b023ce52d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0e7be72052eb5f552d0ebf2b023ce52d">DDRCTL_PSTAT_RD_PORT_BUSY_3_SHIFT</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:a0e7be72052eb5f552d0ebf2b023ce52d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a857ef9cacbbc67ef82a0551948a293c8" id="r_a857ef9cacbbc67ef82a0551948a293c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a857ef9cacbbc67ef82a0551948a293c8">DDRCTL_PSTAT_RD_PORT_BUSY_3_GET</a>(x)</td></tr>
<tr class="separator:a857ef9cacbbc67ef82a0551948a293c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0a5ad49ba16540777908dd420f924e2" id="r_ab0a5ad49ba16540777908dd420f924e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab0a5ad49ba16540777908dd420f924e2">DDRCTL_PSTAT_RD_PORT_BUSY_2_MASK</a>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:ab0a5ad49ba16540777908dd420f924e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab14603f869ee6fbc53499284ba106d5f" id="r_ab14603f869ee6fbc53499284ba106d5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab14603f869ee6fbc53499284ba106d5f">DDRCTL_PSTAT_RD_PORT_BUSY_2_SHIFT</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ab14603f869ee6fbc53499284ba106d5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafe4e0c79e63ec8bc2b693cc0e0b3585" id="r_aafe4e0c79e63ec8bc2b693cc0e0b3585"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aafe4e0c79e63ec8bc2b693cc0e0b3585">DDRCTL_PSTAT_RD_PORT_BUSY_2_GET</a>(x)</td></tr>
<tr class="separator:aafe4e0c79e63ec8bc2b693cc0e0b3585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acac256abfc44f28ccc34785602ecc0a2" id="r_acac256abfc44f28ccc34785602ecc0a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acac256abfc44f28ccc34785602ecc0a2">DDRCTL_PSTAT_RD_PORT_BUSY_1_MASK</a>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:acac256abfc44f28ccc34785602ecc0a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24217231e77859cf2c7c0db0fb61cdd4" id="r_a24217231e77859cf2c7c0db0fb61cdd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a24217231e77859cf2c7c0db0fb61cdd4">DDRCTL_PSTAT_RD_PORT_BUSY_1_SHIFT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:a24217231e77859cf2c7c0db0fb61cdd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23f2b96959047d7daa81d0f228e42d34" id="r_a23f2b96959047d7daa81d0f228e42d34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a23f2b96959047d7daa81d0f228e42d34">DDRCTL_PSTAT_RD_PORT_BUSY_1_GET</a>(x)</td></tr>
<tr class="separator:a23f2b96959047d7daa81d0f228e42d34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa24c7b9f2a51dfc6c0ec1a19e995f707" id="r_aa24c7b9f2a51dfc6c0ec1a19e995f707"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa24c7b9f2a51dfc6c0ec1a19e995f707">DDRCTL_PSTAT_RD_PORT_BUSY_0_MASK</a>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:aa24c7b9f2a51dfc6c0ec1a19e995f707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ad52267ded31484f61fffc38009fb92" id="r_a2ad52267ded31484f61fffc38009fb92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2ad52267ded31484f61fffc38009fb92">DDRCTL_PSTAT_RD_PORT_BUSY_0_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a2ad52267ded31484f61fffc38009fb92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09c1292309d2791e5161831dc544fe66" id="r_a09c1292309d2791e5161831dc544fe66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a09c1292309d2791e5161831dc544fe66">DDRCTL_PSTAT_RD_PORT_BUSY_0_GET</a>(x)</td></tr>
<tr class="separator:a09c1292309d2791e5161831dc544fe66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24c4f4df96f61de2e47dae02bd0cb6cf" id="r_a24c4f4df96f61de2e47dae02bd0cb6cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a24c4f4df96f61de2e47dae02bd0cb6cf">DDRCTL_PCCFG_PAGEMATCH_LIMIT_MASK</a>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:a24c4f4df96f61de2e47dae02bd0cb6cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ce93f4fe56c5ff4c89b8c434bae78c7" id="r_a7ce93f4fe56c5ff4c89b8c434bae78c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7ce93f4fe56c5ff4c89b8c434bae78c7">DDRCTL_PCCFG_PAGEMATCH_LIMIT_SHIFT</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:a7ce93f4fe56c5ff4c89b8c434bae78c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67039dbea31c07650cbd6bbcd592f835" id="r_a67039dbea31c07650cbd6bbcd592f835"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a67039dbea31c07650cbd6bbcd592f835">DDRCTL_PCCFG_PAGEMATCH_LIMIT_SET</a>(x)</td></tr>
<tr class="separator:a67039dbea31c07650cbd6bbcd592f835"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a376f252114406e063183811de64b1d69" id="r_a376f252114406e063183811de64b1d69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a376f252114406e063183811de64b1d69">DDRCTL_PCCFG_PAGEMATCH_LIMIT_GET</a>(x)</td></tr>
<tr class="separator:a376f252114406e063183811de64b1d69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5db3939710cc12ab696e9ff84753cb10" id="r_a5db3939710cc12ab696e9ff84753cb10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5db3939710cc12ab696e9ff84753cb10">DDRCTL_PCCFG_GO2CRITICAL_EN_MASK</a>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:a5db3939710cc12ab696e9ff84753cb10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa90632b1034872014d12f26cfee66989" id="r_aa90632b1034872014d12f26cfee66989"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa90632b1034872014d12f26cfee66989">DDRCTL_PCCFG_GO2CRITICAL_EN_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:aa90632b1034872014d12f26cfee66989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ef07d2cf5d5fc15a0e34f32b0c8c5e7" id="r_a2ef07d2cf5d5fc15a0e34f32b0c8c5e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2ef07d2cf5d5fc15a0e34f32b0c8c5e7">DDRCTL_PCCFG_GO2CRITICAL_EN_SET</a>(x)</td></tr>
<tr class="separator:a2ef07d2cf5d5fc15a0e34f32b0c8c5e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7528b784f6f59fe10acc1da4367547c7" id="r_a7528b784f6f59fe10acc1da4367547c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7528b784f6f59fe10acc1da4367547c7">DDRCTL_PCCFG_GO2CRITICAL_EN_GET</a>(x)</td></tr>
<tr class="separator:a7528b784f6f59fe10acc1da4367547c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8551874ab26eba6c3157c43bb5f10bfe" id="r_a8551874ab26eba6c3157c43bb5f10bfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8551874ab26eba6c3157c43bb5f10bfe">DDRCTL_PCFG_R_RD_PORT_PAGEMATCH_EN_MASK</a>&#160;&#160;&#160;(0x4000U)</td></tr>
<tr class="separator:a8551874ab26eba6c3157c43bb5f10bfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac97b6dd6bf53924e122fc47b3736317e" id="r_ac97b6dd6bf53924e122fc47b3736317e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac97b6dd6bf53924e122fc47b3736317e">DDRCTL_PCFG_R_RD_PORT_PAGEMATCH_EN_SHIFT</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ac97b6dd6bf53924e122fc47b3736317e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40be360a7709e8fb772a4da8e971fbb5" id="r_a40be360a7709e8fb772a4da8e971fbb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a40be360a7709e8fb772a4da8e971fbb5">DDRCTL_PCFG_R_RD_PORT_PAGEMATCH_EN_SET</a>(x)</td></tr>
<tr class="separator:a40be360a7709e8fb772a4da8e971fbb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9e92e68515aa5828719d1a395d6d443" id="r_ac9e92e68515aa5828719d1a395d6d443"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac9e92e68515aa5828719d1a395d6d443">DDRCTL_PCFG_R_RD_PORT_PAGEMATCH_EN_GET</a>(x)</td></tr>
<tr class="separator:ac9e92e68515aa5828719d1a395d6d443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c73fcc4e0eae4134a35e06682a9d9c3" id="r_a1c73fcc4e0eae4134a35e06682a9d9c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1c73fcc4e0eae4134a35e06682a9d9c3">DDRCTL_PCFG_R_RD_PORT_URGENT_EN_MASK</a>&#160;&#160;&#160;(0x2000U)</td></tr>
<tr class="separator:a1c73fcc4e0eae4134a35e06682a9d9c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c4532cc3f3ba3ddf8ef315bc0b935ac" id="r_a1c4532cc3f3ba3ddf8ef315bc0b935ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1c4532cc3f3ba3ddf8ef315bc0b935ac">DDRCTL_PCFG_R_RD_PORT_URGENT_EN_SHIFT</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:a1c4532cc3f3ba3ddf8ef315bc0b935ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a080ac545b8767c16a611d2ade969b08e" id="r_a080ac545b8767c16a611d2ade969b08e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a080ac545b8767c16a611d2ade969b08e">DDRCTL_PCFG_R_RD_PORT_URGENT_EN_SET</a>(x)</td></tr>
<tr class="separator:a080ac545b8767c16a611d2ade969b08e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a879b6a09f8165188d9487e79d8b010a1" id="r_a879b6a09f8165188d9487e79d8b010a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a879b6a09f8165188d9487e79d8b010a1">DDRCTL_PCFG_R_RD_PORT_URGENT_EN_GET</a>(x)</td></tr>
<tr class="separator:a879b6a09f8165188d9487e79d8b010a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70f8a4ef4a3f857e9dfb1eb608fa5712" id="r_a70f8a4ef4a3f857e9dfb1eb608fa5712"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a70f8a4ef4a3f857e9dfb1eb608fa5712">DDRCTL_PCFG_R_RD_PORT_AGING_EN_MASK</a>&#160;&#160;&#160;(0x1000U)</td></tr>
<tr class="separator:a70f8a4ef4a3f857e9dfb1eb608fa5712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2351884d128de8c0a6cd3c62a476be91" id="r_a2351884d128de8c0a6cd3c62a476be91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2351884d128de8c0a6cd3c62a476be91">DDRCTL_PCFG_R_RD_PORT_AGING_EN_SHIFT</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:a2351884d128de8c0a6cd3c62a476be91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a262ebcfedd446b33fa905f4548b9c228" id="r_a262ebcfedd446b33fa905f4548b9c228"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a262ebcfedd446b33fa905f4548b9c228">DDRCTL_PCFG_R_RD_PORT_AGING_EN_SET</a>(x)</td></tr>
<tr class="separator:a262ebcfedd446b33fa905f4548b9c228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae906d405274dd1d306f18d73969731a" id="r_aae906d405274dd1d306f18d73969731a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aae906d405274dd1d306f18d73969731a">DDRCTL_PCFG_R_RD_PORT_AGING_EN_GET</a>(x)</td></tr>
<tr class="separator:aae906d405274dd1d306f18d73969731a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8b463ea3fcc26691402091356b5f45e" id="r_aa8b463ea3fcc26691402091356b5f45e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa8b463ea3fcc26691402091356b5f45e">DDRCTL_PCFG_R_RD_PORT_PRIORITY_MASK</a>&#160;&#160;&#160;(0x3FFU)</td></tr>
<tr class="separator:aa8b463ea3fcc26691402091356b5f45e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad81fc27eed47c5ab6bf7b3b46ef03f3c" id="r_ad81fc27eed47c5ab6bf7b3b46ef03f3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad81fc27eed47c5ab6bf7b3b46ef03f3c">DDRCTL_PCFG_R_RD_PORT_PRIORITY_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ad81fc27eed47c5ab6bf7b3b46ef03f3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ba01077b94247d23d580e6ae6e7da87" id="r_a9ba01077b94247d23d580e6ae6e7da87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9ba01077b94247d23d580e6ae6e7da87">DDRCTL_PCFG_R_RD_PORT_PRIORITY_SET</a>(x)</td></tr>
<tr class="separator:a9ba01077b94247d23d580e6ae6e7da87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dab8ad9d7dd8b8bba70de71d480d82d" id="r_a8dab8ad9d7dd8b8bba70de71d480d82d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8dab8ad9d7dd8b8bba70de71d480d82d">DDRCTL_PCFG_R_RD_PORT_PRIORITY_GET</a>(x)</td></tr>
<tr class="separator:a8dab8ad9d7dd8b8bba70de71d480d82d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ae0315a4068b94ed55c1ca40da841bd" id="r_a1ae0315a4068b94ed55c1ca40da841bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1ae0315a4068b94ed55c1ca40da841bd">DDRCTL_PCFG_W_WR_PORT_PAGEMATCH_EN_MASK</a>&#160;&#160;&#160;(0x4000U)</td></tr>
<tr class="separator:a1ae0315a4068b94ed55c1ca40da841bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff27818da9ef88d0280d827f25fa45d7" id="r_aff27818da9ef88d0280d827f25fa45d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aff27818da9ef88d0280d827f25fa45d7">DDRCTL_PCFG_W_WR_PORT_PAGEMATCH_EN_SHIFT</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:aff27818da9ef88d0280d827f25fa45d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2013af34330a7a7ed6fec114ab22866b" id="r_a2013af34330a7a7ed6fec114ab22866b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2013af34330a7a7ed6fec114ab22866b">DDRCTL_PCFG_W_WR_PORT_PAGEMATCH_EN_SET</a>(x)</td></tr>
<tr class="separator:a2013af34330a7a7ed6fec114ab22866b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5487dd39d2a9c263054f81893d38bad" id="r_ab5487dd39d2a9c263054f81893d38bad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab5487dd39d2a9c263054f81893d38bad">DDRCTL_PCFG_W_WR_PORT_PAGEMATCH_EN_GET</a>(x)</td></tr>
<tr class="separator:ab5487dd39d2a9c263054f81893d38bad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf5d14bd3a0ce66182eba16011e1b5ce" id="r_abf5d14bd3a0ce66182eba16011e1b5ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abf5d14bd3a0ce66182eba16011e1b5ce">DDRCTL_PCFG_W_WR_PORT_URGENT_EN_MASK</a>&#160;&#160;&#160;(0x2000U)</td></tr>
<tr class="separator:abf5d14bd3a0ce66182eba16011e1b5ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a692cc5d62cd90f5df9fb97f26bc4a792" id="r_a692cc5d62cd90f5df9fb97f26bc4a792"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a692cc5d62cd90f5df9fb97f26bc4a792">DDRCTL_PCFG_W_WR_PORT_URGENT_EN_SHIFT</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:a692cc5d62cd90f5df9fb97f26bc4a792"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a910c5695660463746b5b0c8504dd6359" id="r_a910c5695660463746b5b0c8504dd6359"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a910c5695660463746b5b0c8504dd6359">DDRCTL_PCFG_W_WR_PORT_URGENT_EN_SET</a>(x)</td></tr>
<tr class="separator:a910c5695660463746b5b0c8504dd6359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17563ee79375d72e7f41ea0629405d25" id="r_a17563ee79375d72e7f41ea0629405d25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a17563ee79375d72e7f41ea0629405d25">DDRCTL_PCFG_W_WR_PORT_URGENT_EN_GET</a>(x)</td></tr>
<tr class="separator:a17563ee79375d72e7f41ea0629405d25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7457772b276855bc8e28936e671ca35" id="r_aa7457772b276855bc8e28936e671ca35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa7457772b276855bc8e28936e671ca35">DDRCTL_PCFG_W_WR_PORT_AGING_EN_MASK</a>&#160;&#160;&#160;(0x1000U)</td></tr>
<tr class="separator:aa7457772b276855bc8e28936e671ca35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe17959b8fc27a6e7f90f1a8d41689af" id="r_afe17959b8fc27a6e7f90f1a8d41689af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afe17959b8fc27a6e7f90f1a8d41689af">DDRCTL_PCFG_W_WR_PORT_AGING_EN_SHIFT</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:afe17959b8fc27a6e7f90f1a8d41689af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2cea97a4b0fe1f81da37ba47bbead6e" id="r_ab2cea97a4b0fe1f81da37ba47bbead6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab2cea97a4b0fe1f81da37ba47bbead6e">DDRCTL_PCFG_W_WR_PORT_AGING_EN_SET</a>(x)</td></tr>
<tr class="separator:ab2cea97a4b0fe1f81da37ba47bbead6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95e2c2aacb841a58e24704099035601d" id="r_a95e2c2aacb841a58e24704099035601d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a95e2c2aacb841a58e24704099035601d">DDRCTL_PCFG_W_WR_PORT_AGING_EN_GET</a>(x)</td></tr>
<tr class="separator:a95e2c2aacb841a58e24704099035601d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a599e8d8704648f395c56ee705cd2bc" id="r_a8a599e8d8704648f395c56ee705cd2bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8a599e8d8704648f395c56ee705cd2bc">DDRCTL_PCFG_W_WR_PORT_PRIORITY_MASK</a>&#160;&#160;&#160;(0x3FFU)</td></tr>
<tr class="separator:a8a599e8d8704648f395c56ee705cd2bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc48f4e7a181a970800be776432b64b2" id="r_afc48f4e7a181a970800be776432b64b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afc48f4e7a181a970800be776432b64b2">DDRCTL_PCFG_W_WR_PORT_PRIORITY_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:afc48f4e7a181a970800be776432b64b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62e7e25f9e09144ae4c335d9b9728992" id="r_a62e7e25f9e09144ae4c335d9b9728992"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a62e7e25f9e09144ae4c335d9b9728992">DDRCTL_PCFG_W_WR_PORT_PRIORITY_SET</a>(x)</td></tr>
<tr class="separator:a62e7e25f9e09144ae4c335d9b9728992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf95cae2a1c18ceef51734749451208e" id="r_adf95cae2a1c18ceef51734749451208e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adf95cae2a1c18ceef51734749451208e">DDRCTL_PCFG_W_WR_PORT_PRIORITY_GET</a>(x)</td></tr>
<tr class="separator:adf95cae2a1c18ceef51734749451208e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cfdbe68db4749f729b6e1d57b6b733b" id="r_a5cfdbe68db4749f729b6e1d57b6b733b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5cfdbe68db4749f729b6e1d57b6b733b">DDRCTL_PCFG_C_AHB_ENDIANNESS_MASK</a>&#160;&#160;&#160;(0x3U)</td></tr>
<tr class="separator:a5cfdbe68db4749f729b6e1d57b6b733b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd6a23a05395780e92838b2ef46ec8a0" id="r_acd6a23a05395780e92838b2ef46ec8a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acd6a23a05395780e92838b2ef46ec8a0">DDRCTL_PCFG_C_AHB_ENDIANNESS_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:acd6a23a05395780e92838b2ef46ec8a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e5e188928fa4d89bc0bf1068295fbde" id="r_a3e5e188928fa4d89bc0bf1068295fbde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3e5e188928fa4d89bc0bf1068295fbde">DDRCTL_PCFG_C_AHB_ENDIANNESS_SET</a>(x)</td></tr>
<tr class="separator:a3e5e188928fa4d89bc0bf1068295fbde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77c1c539f5f52069f9d99912d5711b39" id="r_a77c1c539f5f52069f9d99912d5711b39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a77c1c539f5f52069f9d99912d5711b39">DDRCTL_PCFG_C_AHB_ENDIANNESS_GET</a>(x)</td></tr>
<tr class="separator:a77c1c539f5f52069f9d99912d5711b39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91ce0dd839aff8e224f0ab0d6531c225" id="r_a91ce0dd839aff8e224f0ab0d6531c225"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a91ce0dd839aff8e224f0ab0d6531c225">DDRCTL_PCFG_ID_MASKCH_ID_MASK_MASK</a>&#160;&#160;&#160;(0xFFFFFFFFUL)</td></tr>
<tr class="separator:a91ce0dd839aff8e224f0ab0d6531c225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a941ecc390a0e0ec58de523c8c0d9de43" id="r_a941ecc390a0e0ec58de523c8c0d9de43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a941ecc390a0e0ec58de523c8c0d9de43">DDRCTL_PCFG_ID_MASKCH_ID_MASK_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a941ecc390a0e0ec58de523c8c0d9de43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedb5a6bb24fa2b43566681f926ab880e" id="r_aedb5a6bb24fa2b43566681f926ab880e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aedb5a6bb24fa2b43566681f926ab880e">DDRCTL_PCFG_ID_MASKCH_ID_MASK_SET</a>(x)</td></tr>
<tr class="separator:aedb5a6bb24fa2b43566681f926ab880e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3f93a289231d049ca20006040ae2b8f" id="r_ab3f93a289231d049ca20006040ae2b8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab3f93a289231d049ca20006040ae2b8f">DDRCTL_PCFG_ID_MASKCH_ID_MASK_GET</a>(x)</td></tr>
<tr class="separator:ab3f93a289231d049ca20006040ae2b8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e456f62b6c86b21ce6269aff1e17f0f" id="r_a0e456f62b6c86b21ce6269aff1e17f0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0e456f62b6c86b21ce6269aff1e17f0f">DDRCTL_PCFG_ID_VALUECH_ID_VALUE_MASK</a>&#160;&#160;&#160;(0xFFFFFFFFUL)</td></tr>
<tr class="separator:a0e456f62b6c86b21ce6269aff1e17f0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6c76a7854a836a8f8c9e3036746ba68" id="r_ac6c76a7854a836a8f8c9e3036746ba68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac6c76a7854a836a8f8c9e3036746ba68">DDRCTL_PCFG_ID_VALUECH_ID_VALUE_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ac6c76a7854a836a8f8c9e3036746ba68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf46d19f9aecaf3a36226f1027ba58ea" id="r_aaf46d19f9aecaf3a36226f1027ba58ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaf46d19f9aecaf3a36226f1027ba58ea">DDRCTL_PCFG_ID_VALUECH_ID_VALUE_SET</a>(x)</td></tr>
<tr class="separator:aaf46d19f9aecaf3a36226f1027ba58ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ebdd5c8643a0145cd2ad4a4336c4576" id="r_a3ebdd5c8643a0145cd2ad4a4336c4576"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3ebdd5c8643a0145cd2ad4a4336c4576">DDRCTL_PCFG_ID_VALUECH_ID_VALUE_GET</a>(x)</td></tr>
<tr class="separator:a3ebdd5c8643a0145cd2ad4a4336c4576"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac40414f3a71c86ab1a0ef1d29cdd976b" id="r_ac40414f3a71c86ab1a0ef1d29cdd976b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac40414f3a71c86ab1a0ef1d29cdd976b">DDRCTL_PCFG_CTRL_PORT_EN_MASK</a>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ac40414f3a71c86ab1a0ef1d29cdd976b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeec31dfaee5cd1c72f844d5c0f4b3fc8" id="r_aeec31dfaee5cd1c72f844d5c0f4b3fc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aeec31dfaee5cd1c72f844d5c0f4b3fc8">DDRCTL_PCFG_CTRL_PORT_EN_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:aeec31dfaee5cd1c72f844d5c0f4b3fc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0b9c0a6f4f00056b7ed85ad98735c08" id="r_af0b9c0a6f4f00056b7ed85ad98735c08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af0b9c0a6f4f00056b7ed85ad98735c08">DDRCTL_PCFG_CTRL_PORT_EN_SET</a>(x)</td></tr>
<tr class="separator:af0b9c0a6f4f00056b7ed85ad98735c08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe090205b902471f513dc580a75af59b" id="r_abe090205b902471f513dc580a75af59b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abe090205b902471f513dc580a75af59b">DDRCTL_PCFG_CTRL_PORT_EN_GET</a>(x)</td></tr>
<tr class="separator:abe090205b902471f513dc580a75af59b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f3c8f0ba1c32ad85dbc0a772d94621f" id="r_a2f3c8f0ba1c32ad85dbc0a772d94621f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2f3c8f0ba1c32ad85dbc0a772d94621f">DDRCTL_PCFG_QOS0_RQOS_MAP_REGION1_MASK</a>&#160;&#160;&#160;(0x300000UL)</td></tr>
<tr class="separator:a2f3c8f0ba1c32ad85dbc0a772d94621f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2add4befd99c49775b5b791cfa3b4cc8" id="r_a2add4befd99c49775b5b791cfa3b4cc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2add4befd99c49775b5b791cfa3b4cc8">DDRCTL_PCFG_QOS0_RQOS_MAP_REGION1_SHIFT</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:a2add4befd99c49775b5b791cfa3b4cc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2599a2125ac0701a0dcf84f05537d2a5" id="r_a2599a2125ac0701a0dcf84f05537d2a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2599a2125ac0701a0dcf84f05537d2a5">DDRCTL_PCFG_QOS0_RQOS_MAP_REGION1_SET</a>(x)</td></tr>
<tr class="separator:a2599a2125ac0701a0dcf84f05537d2a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0b2f5dc3594f556486d1c3c40ce6337" id="r_ab0b2f5dc3594f556486d1c3c40ce6337"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab0b2f5dc3594f556486d1c3c40ce6337">DDRCTL_PCFG_QOS0_RQOS_MAP_REGION1_GET</a>(x)</td></tr>
<tr class="separator:ab0b2f5dc3594f556486d1c3c40ce6337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f881c53b4e05d6bc8cd64665b56fa9d" id="r_a5f881c53b4e05d6bc8cd64665b56fa9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5f881c53b4e05d6bc8cd64665b56fa9d">DDRCTL_PCFG_QOS0_RQOS_MAP_REGION0_MASK</a>&#160;&#160;&#160;(0x30000UL)</td></tr>
<tr class="separator:a5f881c53b4e05d6bc8cd64665b56fa9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fd0322e5b123d4f5d6c48c3f1fe0d9e" id="r_a1fd0322e5b123d4f5d6c48c3f1fe0d9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1fd0322e5b123d4f5d6c48c3f1fe0d9e">DDRCTL_PCFG_QOS0_RQOS_MAP_REGION0_SHIFT</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:a1fd0322e5b123d4f5d6c48c3f1fe0d9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6c694f367319596f2d50c8cba510d07" id="r_af6c694f367319596f2d50c8cba510d07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af6c694f367319596f2d50c8cba510d07">DDRCTL_PCFG_QOS0_RQOS_MAP_REGION0_SET</a>(x)</td></tr>
<tr class="separator:af6c694f367319596f2d50c8cba510d07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ec7e0dc66d8c565163401172f2a4d51" id="r_a1ec7e0dc66d8c565163401172f2a4d51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1ec7e0dc66d8c565163401172f2a4d51">DDRCTL_PCFG_QOS0_RQOS_MAP_REGION0_GET</a>(x)</td></tr>
<tr class="separator:a1ec7e0dc66d8c565163401172f2a4d51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03984c703c7ae12e1bf90d470d0f0442" id="r_a03984c703c7ae12e1bf90d470d0f0442"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a03984c703c7ae12e1bf90d470d0f0442">DDRCTL_PCFG_QOS0_RQOS_MAP_LEVEL1_MASK</a>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="separator:a03984c703c7ae12e1bf90d470d0f0442"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ce998e8d48598c3b55554562367af56" id="r_a4ce998e8d48598c3b55554562367af56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4ce998e8d48598c3b55554562367af56">DDRCTL_PCFG_QOS0_RQOS_MAP_LEVEL1_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a4ce998e8d48598c3b55554562367af56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a968e56eb17abe9573f3d6d4a5b8868fd" id="r_a968e56eb17abe9573f3d6d4a5b8868fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a968e56eb17abe9573f3d6d4a5b8868fd">DDRCTL_PCFG_QOS0_RQOS_MAP_LEVEL1_SET</a>(x)</td></tr>
<tr class="separator:a968e56eb17abe9573f3d6d4a5b8868fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c84f02903fcf7f5d7b1e3f901cf22f0" id="r_a1c84f02903fcf7f5d7b1e3f901cf22f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1c84f02903fcf7f5d7b1e3f901cf22f0">DDRCTL_PCFG_QOS0_RQOS_MAP_LEVEL1_GET</a>(x)</td></tr>
<tr class="separator:a1c84f02903fcf7f5d7b1e3f901cf22f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4891a90ed58cf92930f4d48f3b6f1960" id="r_a4891a90ed58cf92930f4d48f3b6f1960"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4891a90ed58cf92930f4d48f3b6f1960">DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTR_MASK</a>&#160;&#160;&#160;(0x7FF0000UL)</td></tr>
<tr class="separator:a4891a90ed58cf92930f4d48f3b6f1960"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04e7fb1ac83f212dd2a18ad433df4d35" id="r_a04e7fb1ac83f212dd2a18ad433df4d35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a04e7fb1ac83f212dd2a18ad433df4d35">DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTR_SHIFT</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:a04e7fb1ac83f212dd2a18ad433df4d35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a984b38d5769f2ee553f2aab3a5d48ad1" id="r_a984b38d5769f2ee553f2aab3a5d48ad1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a984b38d5769f2ee553f2aab3a5d48ad1">DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTR_SET</a>(x)</td></tr>
<tr class="separator:a984b38d5769f2ee553f2aab3a5d48ad1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2787110d32acfea3a9f846d0673aba28" id="r_a2787110d32acfea3a9f846d0673aba28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2787110d32acfea3a9f846d0673aba28">DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTR_GET</a>(x)</td></tr>
<tr class="separator:a2787110d32acfea3a9f846d0673aba28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25fd4d155aabc3567012278b8da64bb4" id="r_a25fd4d155aabc3567012278b8da64bb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a25fd4d155aabc3567012278b8da64bb4">DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTB_MASK</a>&#160;&#160;&#160;(0x7FFU)</td></tr>
<tr class="separator:a25fd4d155aabc3567012278b8da64bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35d7a96c406db93f79b007a52cf4d687" id="r_a35d7a96c406db93f79b007a52cf4d687"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a35d7a96c406db93f79b007a52cf4d687">DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTB_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a35d7a96c406db93f79b007a52cf4d687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac741361c2f148a39aeb182509806315f" id="r_ac741361c2f148a39aeb182509806315f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac741361c2f148a39aeb182509806315f">DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTB_SET</a>(x)</td></tr>
<tr class="separator:ac741361c2f148a39aeb182509806315f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4519082bff431dc7d34a429ac63075f6" id="r_a4519082bff431dc7d34a429ac63075f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4519082bff431dc7d34a429ac63075f6">DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTB_GET</a>(x)</td></tr>
<tr class="separator:a4519082bff431dc7d34a429ac63075f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f9e6af7cef4bad660d1746f9875ea20" id="r_a5f9e6af7cef4bad660d1746f9875ea20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5f9e6af7cef4bad660d1746f9875ea20">DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION1_MASK</a>&#160;&#160;&#160;(0x300000UL)</td></tr>
<tr class="separator:a5f9e6af7cef4bad660d1746f9875ea20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0ed29a7c128f74951d296eda4a23dea" id="r_af0ed29a7c128f74951d296eda4a23dea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af0ed29a7c128f74951d296eda4a23dea">DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION1_SHIFT</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:af0ed29a7c128f74951d296eda4a23dea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c2246a43a8aaf8c349f4c0e14759cd8" id="r_a6c2246a43a8aaf8c349f4c0e14759cd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6c2246a43a8aaf8c349f4c0e14759cd8">DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION1_SET</a>(x)</td></tr>
<tr class="separator:a6c2246a43a8aaf8c349f4c0e14759cd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a576b9ea31f606ce6a0cca86d1d81b6eb" id="r_a576b9ea31f606ce6a0cca86d1d81b6eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a576b9ea31f606ce6a0cca86d1d81b6eb">DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION1_GET</a>(x)</td></tr>
<tr class="separator:a576b9ea31f606ce6a0cca86d1d81b6eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad75be4b10677c141dbc7c2b5808be5f7" id="r_ad75be4b10677c141dbc7c2b5808be5f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad75be4b10677c141dbc7c2b5808be5f7">DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION0_MASK</a>&#160;&#160;&#160;(0x30000UL)</td></tr>
<tr class="separator:ad75be4b10677c141dbc7c2b5808be5f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c84b8bc754345ebdec46eaf626a18b4" id="r_a2c84b8bc754345ebdec46eaf626a18b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2c84b8bc754345ebdec46eaf626a18b4">DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION0_SHIFT</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:a2c84b8bc754345ebdec46eaf626a18b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a079346976353434646986b91b53464dc" id="r_a079346976353434646986b91b53464dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a079346976353434646986b91b53464dc">DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION0_SET</a>(x)</td></tr>
<tr class="separator:a079346976353434646986b91b53464dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab330741f92bc9111340404440e40e61b" id="r_ab330741f92bc9111340404440e40e61b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab330741f92bc9111340404440e40e61b">DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION0_GET</a>(x)</td></tr>
<tr class="separator:ab330741f92bc9111340404440e40e61b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafa9f9d3cc3a8e2c1463a95c6d09d74c" id="r_aafa9f9d3cc3a8e2c1463a95c6d09d74c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aafa9f9d3cc3a8e2c1463a95c6d09d74c">DDRCTL_PCFG_WQOS0_WQOS_MAP_LEVEL_MASK</a>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="separator:aafa9f9d3cc3a8e2c1463a95c6d09d74c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed79efb2c8d3ede59e29a53d5bd96790" id="r_aed79efb2c8d3ede59e29a53d5bd96790"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aed79efb2c8d3ede59e29a53d5bd96790">DDRCTL_PCFG_WQOS0_WQOS_MAP_LEVEL_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:aed79efb2c8d3ede59e29a53d5bd96790"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9c0a21b7a01e2dc00936397b7b81dc8" id="r_ad9c0a21b7a01e2dc00936397b7b81dc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad9c0a21b7a01e2dc00936397b7b81dc8">DDRCTL_PCFG_WQOS0_WQOS_MAP_LEVEL_SET</a>(x)</td></tr>
<tr class="separator:ad9c0a21b7a01e2dc00936397b7b81dc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35ea83bb6524095476d63fdb98647b5c" id="r_a35ea83bb6524095476d63fdb98647b5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a35ea83bb6524095476d63fdb98647b5c">DDRCTL_PCFG_WQOS0_WQOS_MAP_LEVEL_GET</a>(x)</td></tr>
<tr class="separator:a35ea83bb6524095476d63fdb98647b5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfdb2be550bb4633b180fc7c3ca2c0da" id="r_acfdb2be550bb4633b180fc7c3ca2c0da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acfdb2be550bb4633b180fc7c3ca2c0da">DDRCTL_PCFG_WQOS1_WQOS_MAP_TIMEOUT_MASK</a>&#160;&#160;&#160;(0x7FFU)</td></tr>
<tr class="separator:acfdb2be550bb4633b180fc7c3ca2c0da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a668110cb36ac730691b455a7702979c1" id="r_a668110cb36ac730691b455a7702979c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a668110cb36ac730691b455a7702979c1">DDRCTL_PCFG_WQOS1_WQOS_MAP_TIMEOUT_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a668110cb36ac730691b455a7702979c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b676b07e2b441941e49afbe28e3f740" id="r_a2b676b07e2b441941e49afbe28e3f740"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2b676b07e2b441941e49afbe28e3f740">DDRCTL_PCFG_WQOS1_WQOS_MAP_TIMEOUT_SET</a>(x)</td></tr>
<tr class="separator:a2b676b07e2b441941e49afbe28e3f740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a925ed4f55cd87b7aa3d245b604665426" id="r_a925ed4f55cd87b7aa3d245b604665426"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a925ed4f55cd87b7aa3d245b604665426">DDRCTL_PCFG_WQOS1_WQOS_MAP_TIMEOUT_GET</a>(x)</td></tr>
<tr class="separator:a925ed4f55cd87b7aa3d245b604665426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29295f7581890d2f6d531fd2b87bca0b" id="r_a29295f7581890d2f6d531fd2b87bca0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a29295f7581890d2f6d531fd2b87bca0b">DDRCTL_SAR_BASE_BASE_ADDR_MASK</a>&#160;&#160;&#160;(0xFFFFFFFFUL)</td></tr>
<tr class="separator:a29295f7581890d2f6d531fd2b87bca0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd5275dc661181c8344c36a92349f443" id="r_afd5275dc661181c8344c36a92349f443"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afd5275dc661181c8344c36a92349f443">DDRCTL_SAR_BASE_BASE_ADDR_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:afd5275dc661181c8344c36a92349f443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5560c6debb0dc21b7051e05f1c69b03" id="r_ab5560c6debb0dc21b7051e05f1c69b03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab5560c6debb0dc21b7051e05f1c69b03">DDRCTL_SAR_BASE_BASE_ADDR_SET</a>(x)</td></tr>
<tr class="separator:ab5560c6debb0dc21b7051e05f1c69b03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd379e1e9eb5767d85fc85e439408be8" id="r_abd379e1e9eb5767d85fc85e439408be8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abd379e1e9eb5767d85fc85e439408be8">DDRCTL_SAR_BASE_BASE_ADDR_GET</a>(x)</td></tr>
<tr class="separator:abd379e1e9eb5767d85fc85e439408be8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7032ce06c277145269a50b19a7b47b79" id="r_a7032ce06c277145269a50b19a7b47b79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7032ce06c277145269a50b19a7b47b79">DDRCTL_SAR_SIZE_NBLOCKS_MASK</a>&#160;&#160;&#160;(0xFFU)</td></tr>
<tr class="separator:a7032ce06c277145269a50b19a7b47b79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73f9bdf5733f17f46a37d5225e352946" id="r_a73f9bdf5733f17f46a37d5225e352946"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a73f9bdf5733f17f46a37d5225e352946">DDRCTL_SAR_SIZE_NBLOCKS_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a73f9bdf5733f17f46a37d5225e352946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60d8d26218c53b3571525b1bcda4f973" id="r_a60d8d26218c53b3571525b1bcda4f973"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a60d8d26218c53b3571525b1bcda4f973">DDRCTL_SAR_SIZE_NBLOCKS_SET</a>(x)</td></tr>
<tr class="separator:a60d8d26218c53b3571525b1bcda4f973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec203536208af6ddac875265152783c6" id="r_aec203536208af6ddac875265152783c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aec203536208af6ddac875265152783c6">DDRCTL_SAR_SIZE_NBLOCKS_GET</a>(x)</td></tr>
<tr class="separator:aec203536208af6ddac875265152783c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ccafbe92f5e66e522182886f0f6ccfe" id="r_a4ccafbe92f5e66e522182886f0f6ccfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4ccafbe92f5e66e522182886f0f6ccfe">DDRCTL_SBRCTL_SCRUB_INTERVAL_MASK</a>&#160;&#160;&#160;(0x1FFF00UL)</td></tr>
<tr class="separator:a4ccafbe92f5e66e522182886f0f6ccfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac9d9372b94543377674e84dcb9f35e8" id="r_aac9d9372b94543377674e84dcb9f35e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aac9d9372b94543377674e84dcb9f35e8">DDRCTL_SBRCTL_SCRUB_INTERVAL_SHIFT</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:aac9d9372b94543377674e84dcb9f35e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fb7cfdeb7f759866726da9530804b44" id="r_a3fb7cfdeb7f759866726da9530804b44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3fb7cfdeb7f759866726da9530804b44">DDRCTL_SBRCTL_SCRUB_INTERVAL_SET</a>(x)</td></tr>
<tr class="separator:a3fb7cfdeb7f759866726da9530804b44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a475c82d9740c2fab8f254dc6bebd114f" id="r_a475c82d9740c2fab8f254dc6bebd114f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a475c82d9740c2fab8f254dc6bebd114f">DDRCTL_SBRCTL_SCRUB_INTERVAL_GET</a>(x)</td></tr>
<tr class="separator:a475c82d9740c2fab8f254dc6bebd114f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a142acec827042fce1aea39e1ec06ca49" id="r_a142acec827042fce1aea39e1ec06ca49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a142acec827042fce1aea39e1ec06ca49">DDRCTL_SBRCTL_SCRUB_BURST_MASK</a>&#160;&#160;&#160;(0x70U)</td></tr>
<tr class="separator:a142acec827042fce1aea39e1ec06ca49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83b958e5321cf8245bdc4336ae9c7260" id="r_a83b958e5321cf8245bdc4336ae9c7260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a83b958e5321cf8245bdc4336ae9c7260">DDRCTL_SBRCTL_SCRUB_BURST_SHIFT</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:a83b958e5321cf8245bdc4336ae9c7260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a013a95bdbed2f9f8a32ea8a227106410" id="r_a013a95bdbed2f9f8a32ea8a227106410"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a013a95bdbed2f9f8a32ea8a227106410">DDRCTL_SBRCTL_SCRUB_BURST_SET</a>(x)</td></tr>
<tr class="separator:a013a95bdbed2f9f8a32ea8a227106410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a227fea6f1633524ba9cf820690185ae2" id="r_a227fea6f1633524ba9cf820690185ae2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a227fea6f1633524ba9cf820690185ae2">DDRCTL_SBRCTL_SCRUB_BURST_GET</a>(x)</td></tr>
<tr class="separator:a227fea6f1633524ba9cf820690185ae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a153737b9dce0e08e62afa1ad03d80329" id="r_a153737b9dce0e08e62afa1ad03d80329"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a153737b9dce0e08e62afa1ad03d80329">DDRCTL_SBRCTL_SCRUB_MODE_MASK</a>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:a153737b9dce0e08e62afa1ad03d80329"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fb254c107d26835c96da293f4a015e5" id="r_a0fb254c107d26835c96da293f4a015e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0fb254c107d26835c96da293f4a015e5">DDRCTL_SBRCTL_SCRUB_MODE_SHIFT</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:a0fb254c107d26835c96da293f4a015e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9edfc36f519789df54d64605094ff44" id="r_ac9edfc36f519789df54d64605094ff44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac9edfc36f519789df54d64605094ff44">DDRCTL_SBRCTL_SCRUB_MODE_SET</a>(x)</td></tr>
<tr class="separator:ac9edfc36f519789df54d64605094ff44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5b4f7424d06d6183ef16c45a4a00a03" id="r_ae5b4f7424d06d6183ef16c45a4a00a03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae5b4f7424d06d6183ef16c45a4a00a03">DDRCTL_SBRCTL_SCRUB_MODE_GET</a>(x)</td></tr>
<tr class="separator:ae5b4f7424d06d6183ef16c45a4a00a03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18a84eec5a23ac2c095da2b489cc44e7" id="r_a18a84eec5a23ac2c095da2b489cc44e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a18a84eec5a23ac2c095da2b489cc44e7">DDRCTL_SBRCTL_SCRUB_DURING_LOWPOWER_MASK</a>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:a18a84eec5a23ac2c095da2b489cc44e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e9d83371cf1ed8d1c0cc78632e9bbbc" id="r_a7e9d83371cf1ed8d1c0cc78632e9bbbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7e9d83371cf1ed8d1c0cc78632e9bbbc">DDRCTL_SBRCTL_SCRUB_DURING_LOWPOWER_SHIFT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:a7e9d83371cf1ed8d1c0cc78632e9bbbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afccfdedf31906c5e854020628f4dbd6e" id="r_afccfdedf31906c5e854020628f4dbd6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afccfdedf31906c5e854020628f4dbd6e">DDRCTL_SBRCTL_SCRUB_DURING_LOWPOWER_SET</a>(x)</td></tr>
<tr class="separator:afccfdedf31906c5e854020628f4dbd6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b9a01e6559d1cf06a16aac76a6e00e9" id="r_a6b9a01e6559d1cf06a16aac76a6e00e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6b9a01e6559d1cf06a16aac76a6e00e9">DDRCTL_SBRCTL_SCRUB_DURING_LOWPOWER_GET</a>(x)</td></tr>
<tr class="separator:a6b9a01e6559d1cf06a16aac76a6e00e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abca83a96b9f5e21c7c23bc69ac3d68b2" id="r_abca83a96b9f5e21c7c23bc69ac3d68b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abca83a96b9f5e21c7c23bc69ac3d68b2">DDRCTL_SBRCTL_SCRUB_EN_MASK</a>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:abca83a96b9f5e21c7c23bc69ac3d68b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd4560d68a7df109d44a5cdfcbc308ae" id="r_acd4560d68a7df109d44a5cdfcbc308ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acd4560d68a7df109d44a5cdfcbc308ae">DDRCTL_SBRCTL_SCRUB_EN_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:acd4560d68a7df109d44a5cdfcbc308ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca12f0696b37da9b4079ce06b53d0871" id="r_aca12f0696b37da9b4079ce06b53d0871"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aca12f0696b37da9b4079ce06b53d0871">DDRCTL_SBRCTL_SCRUB_EN_SET</a>(x)</td></tr>
<tr class="separator:aca12f0696b37da9b4079ce06b53d0871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8bbd921ece76866002dcc451f47434b" id="r_aa8bbd921ece76866002dcc451f47434b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa8bbd921ece76866002dcc451f47434b">DDRCTL_SBRCTL_SCRUB_EN_GET</a>(x)</td></tr>
<tr class="separator:aa8bbd921ece76866002dcc451f47434b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac118417e64c0ea4d674d27bc4ea44465" id="r_ac118417e64c0ea4d674d27bc4ea44465"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac118417e64c0ea4d674d27bc4ea44465">DDRCTL_SBRSTAT_SCRUB_DONE_MASK</a>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:ac118417e64c0ea4d674d27bc4ea44465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af647de6ab185fb4f1e9091fa12979ca6" id="r_af647de6ab185fb4f1e9091fa12979ca6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af647de6ab185fb4f1e9091fa12979ca6">DDRCTL_SBRSTAT_SCRUB_DONE_SHIFT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:af647de6ab185fb4f1e9091fa12979ca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a384787ba77458bc18737ff2759237525" id="r_a384787ba77458bc18737ff2759237525"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a384787ba77458bc18737ff2759237525">DDRCTL_SBRSTAT_SCRUB_DONE_GET</a>(x)</td></tr>
<tr class="separator:a384787ba77458bc18737ff2759237525"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0055263932bb66b9e78cceb6d0d27e73" id="r_a0055263932bb66b9e78cceb6d0d27e73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0055263932bb66b9e78cceb6d0d27e73">DDRCTL_SBRSTAT_SCRUB_BUSY_MASK</a>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:a0055263932bb66b9e78cceb6d0d27e73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6568c9bfa9ca84d7c0d42f07a6fa1496" id="r_a6568c9bfa9ca84d7c0d42f07a6fa1496"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6568c9bfa9ca84d7c0d42f07a6fa1496">DDRCTL_SBRSTAT_SCRUB_BUSY_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a6568c9bfa9ca84d7c0d42f07a6fa1496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9024a748bf06016a820707551d3772d" id="r_ab9024a748bf06016a820707551d3772d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab9024a748bf06016a820707551d3772d">DDRCTL_SBRSTAT_SCRUB_BUSY_GET</a>(x)</td></tr>
<tr class="separator:ab9024a748bf06016a820707551d3772d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4c0dab07959148598d47e39f04c74b4" id="r_ae4c0dab07959148598d47e39f04c74b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae4c0dab07959148598d47e39f04c74b4">DDRCTL_SBRWDATA0_SCRUB_PATTERN0_MASK</a>&#160;&#160;&#160;(0xFFFFFFFFUL)</td></tr>
<tr class="separator:ae4c0dab07959148598d47e39f04c74b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a458ee3337e9e954321f7a93341717324" id="r_a458ee3337e9e954321f7a93341717324"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a458ee3337e9e954321f7a93341717324">DDRCTL_SBRWDATA0_SCRUB_PATTERN0_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a458ee3337e9e954321f7a93341717324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2c87864790d4426b6558560429ba00b" id="r_af2c87864790d4426b6558560429ba00b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af2c87864790d4426b6558560429ba00b">DDRCTL_SBRWDATA0_SCRUB_PATTERN0_SET</a>(x)</td></tr>
<tr class="separator:af2c87864790d4426b6558560429ba00b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63ab94fb7d895c92644f387d20f795c2" id="r_a63ab94fb7d895c92644f387d20f795c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a63ab94fb7d895c92644f387d20f795c2">DDRCTL_SBRWDATA0_SCRUB_PATTERN0_GET</a>(x)</td></tr>
<tr class="separator:a63ab94fb7d895c92644f387d20f795c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e1d54743af1f6f4a8e9e90757535837" id="r_a8e1d54743af1f6f4a8e9e90757535837"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8e1d54743af1f6f4a8e9e90757535837">DDRCTL_ID_0</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:a8e1d54743af1f6f4a8e9e90757535837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaa851622ec793f8a7ad63a7499acd2f" id="r_acaa851622ec793f8a7ad63a7499acd2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acaa851622ec793f8a7ad63a7499acd2f">DDRCTL_ID_1</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:acaa851622ec793f8a7ad63a7499acd2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af78a0f0d6b457907a31758ce1b32bff6" id="r_af78a0f0d6b457907a31758ce1b32bff6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af78a0f0d6b457907a31758ce1b32bff6">DDRCTL_ID_2</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:af78a0f0d6b457907a31758ce1b32bff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b9b10b1690ba40f377a954cbe0dd0c4" id="r_a3b9b10b1690ba40f377a954cbe0dd0c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3b9b10b1690ba40f377a954cbe0dd0c4">DDRCTL_ID_3</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:a3b9b10b1690ba40f377a954cbe0dd0c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac84ebdf37f1c56d556c03b83ea6d13ad" id="r_ac84ebdf37f1c56d556c03b83ea6d13ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac84ebdf37f1c56d556c03b83ea6d13ad">DDRCTL_ID_4</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:ac84ebdf37f1c56d556c03b83ea6d13ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10471fc4163c543514449b3bf3a09308" id="r_a10471fc4163c543514449b3bf3a09308"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a10471fc4163c543514449b3bf3a09308">DDRCTL_ID_5</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:a10471fc4163c543514449b3bf3a09308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a516e4178826498be4cada683e7848d63" id="r_a516e4178826498be4cada683e7848d63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a516e4178826498be4cada683e7848d63">DDRCTL_ID_6</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:a516e4178826498be4cada683e7848d63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a060c4ff378743cfa461bd331754a7c11" id="r_a060c4ff378743cfa461bd331754a7c11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a060c4ff378743cfa461bd331754a7c11">DDRCTL_ID_7</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:a060c4ff378743cfa461bd331754a7c11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73e994a83ef80b6b53a1e0269a5bcf94" id="r_a73e994a83ef80b6b53a1e0269a5bcf94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a73e994a83ef80b6b53a1e0269a5bcf94">DDRCTL_ID_8</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:a73e994a83ef80b6b53a1e0269a5bcf94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c761d7ff820e8f28649c312576d13a8" id="r_a2c761d7ff820e8f28649c312576d13a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2c761d7ff820e8f28649c312576d13a8">DDRCTL_ID_9</a>&#160;&#160;&#160;(9UL)</td></tr>
<tr class="separator:a2c761d7ff820e8f28649c312576d13a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34b1b463084600ddb93e74147c69f3f6" id="r_a34b1b463084600ddb93e74147c69f3f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a34b1b463084600ddb93e74147c69f3f6">DDRCTL_ID_10</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:a34b1b463084600ddb93e74147c69f3f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a375e45a2559c03d8303b3d55ebe8707b" id="r_a375e45a2559c03d8303b3d55ebe8707b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a375e45a2559c03d8303b3d55ebe8707b">DDRCTL_ID_11</a>&#160;&#160;&#160;(11UL)</td></tr>
<tr class="separator:a375e45a2559c03d8303b3d55ebe8707b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b9a9323a3b2fba0e6846bb09d175515" id="r_a6b9a9323a3b2fba0e6846bb09d175515"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6b9a9323a3b2fba0e6846bb09d175515">DDRCTL_ID_12</a>&#160;&#160;&#160;(12UL)</td></tr>
<tr class="separator:a6b9a9323a3b2fba0e6846bb09d175515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0720dc4212f4a39f04439600980a2f73" id="r_a0720dc4212f4a39f04439600980a2f73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0720dc4212f4a39f04439600980a2f73">DDRCTL_ID_13</a>&#160;&#160;&#160;(13UL)</td></tr>
<tr class="separator:a0720dc4212f4a39f04439600980a2f73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a2a5ef719cfcad5ed36033943337147" id="r_a0a2a5ef719cfcad5ed36033943337147"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0a2a5ef719cfcad5ed36033943337147">DDRCTL_ID_14</a>&#160;&#160;&#160;(14UL)</td></tr>
<tr class="separator:a0a2a5ef719cfcad5ed36033943337147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d646ae5798c223fd4ab8880ee4d4a5b" id="r_a0d646ae5798c223fd4ab8880ee4d4a5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0d646ae5798c223fd4ab8880ee4d4a5b">DDRCTL_ID_15</a>&#160;&#160;&#160;(15UL)</td></tr>
<tr class="separator:a0d646ae5798c223fd4ab8880ee4d4a5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad51d0f7fcb6611d612865f3b31df487d" id="r_ad51d0f7fcb6611d612865f3b31df487d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad51d0f7fcb6611d612865f3b31df487d">DDRCTL_PCFG_0</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ad51d0f7fcb6611d612865f3b31df487d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b11dac70d7f341efcc318b17e28a924" id="r_a0b11dac70d7f341efcc318b17e28a924"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0b11dac70d7f341efcc318b17e28a924">DDRCTL_PCFG_1</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:a0b11dac70d7f341efcc318b17e28a924"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a733efdeb407eef8ddcdd637159bb6108" id="r_a733efdeb407eef8ddcdd637159bb6108"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a733efdeb407eef8ddcdd637159bb6108">DDRCTL_PCFG_2</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:a733efdeb407eef8ddcdd637159bb6108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af218b9087c67088d7e81fe1a6b20dd44" id="r_af218b9087c67088d7e81fe1a6b20dd44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af218b9087c67088d7e81fe1a6b20dd44">DDRCTL_PCFG_3</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:af218b9087c67088d7e81fe1a6b20dd44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a45d19f3f28a76e36a3b6abf7875ef2" id="r_a6a45d19f3f28a76e36a3b6abf7875ef2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6a45d19f3f28a76e36a3b6abf7875ef2">DDRCTL_PCFG_4</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:a6a45d19f3f28a76e36a3b6abf7875ef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f34005f7d04f17bb295d94d74e8a765" id="r_a5f34005f7d04f17bb295d94d74e8a765"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5f34005f7d04f17bb295d94d74e8a765">DDRCTL_PCFG_5</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:a5f34005f7d04f17bb295d94d74e8a765"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a668f7a0200d356480eb15e4c956633f2" id="r_a668f7a0200d356480eb15e4c956633f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a668f7a0200d356480eb15e4c956633f2">DDRCTL_PCFG_6</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:a668f7a0200d356480eb15e4c956633f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebafbed45ed03d5728b993c4850fde4e" id="r_aebafbed45ed03d5728b993c4850fde4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aebafbed45ed03d5728b993c4850fde4e">DDRCTL_PCFG_7</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:aebafbed45ed03d5728b993c4850fde4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae448dd741cef164b2095802a073b7d39" id="r_ae448dd741cef164b2095802a073b7d39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae448dd741cef164b2095802a073b7d39">DDRCTL_PCFG_8</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ae448dd741cef164b2095802a073b7d39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5e84f7d03f6f9193ebc4db868c319f1" id="r_aa5e84f7d03f6f9193ebc4db868c319f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa5e84f7d03f6f9193ebc4db868c319f1">DDRCTL_PCFG_9</a>&#160;&#160;&#160;(9UL)</td></tr>
<tr class="separator:aa5e84f7d03f6f9193ebc4db868c319f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f5d8852c9593ade23864eb9c7dd7c6a" id="r_a3f5d8852c9593ade23864eb9c7dd7c6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3f5d8852c9593ade23864eb9c7dd7c6a">DDRCTL_PCFG_10</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:a3f5d8852c9593ade23864eb9c7dd7c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b1ae62a65a1cb91c626fe1d9aa9081b" id="r_a7b1ae62a65a1cb91c626fe1d9aa9081b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7b1ae62a65a1cb91c626fe1d9aa9081b">DDRCTL_PCFG_11</a>&#160;&#160;&#160;(11UL)</td></tr>
<tr class="separator:a7b1ae62a65a1cb91c626fe1d9aa9081b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9469501781b241df0e1469a20479a8c3" id="r_a9469501781b241df0e1469a20479a8c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9469501781b241df0e1469a20479a8c3">DDRCTL_PCFG_12</a>&#160;&#160;&#160;(12UL)</td></tr>
<tr class="separator:a9469501781b241df0e1469a20479a8c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b3daa9cd5ca76b3fb5b74980a0b4a65" id="r_a8b3daa9cd5ca76b3fb5b74980a0b4a65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8b3daa9cd5ca76b3fb5b74980a0b4a65">DDRCTL_PCFG_13</a>&#160;&#160;&#160;(13UL)</td></tr>
<tr class="separator:a8b3daa9cd5ca76b3fb5b74980a0b4a65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83de5f0e1e83fb4cf06495acdd55d7b8" id="r_a83de5f0e1e83fb4cf06495acdd55d7b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a83de5f0e1e83fb4cf06495acdd55d7b8">DDRCTL_PCFG_14</a>&#160;&#160;&#160;(14UL)</td></tr>
<tr class="separator:a83de5f0e1e83fb4cf06495acdd55d7b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ccc1d794b841ab9e8bbbffd995140fc" id="r_a4ccc1d794b841ab9e8bbbffd995140fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4ccc1d794b841ab9e8bbbffd995140fc">DDRCTL_PCFG_15</a>&#160;&#160;&#160;(15UL)</td></tr>
<tr class="separator:a4ccc1d794b841ab9e8bbbffd995140fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35351a46bdcdaa9b0bf9ed59ae9c9f0d" id="r_a35351a46bdcdaa9b0bf9ed59ae9c9f0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a35351a46bdcdaa9b0bf9ed59ae9c9f0d">DDRCTL_SAR_0</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:a35351a46bdcdaa9b0bf9ed59ae9c9f0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a37d2e5c19301ccc992f30b1abc00f1" id="r_a5a37d2e5c19301ccc992f30b1abc00f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5a37d2e5c19301ccc992f30b1abc00f1">DDRCTL_SAR_1</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:a5a37d2e5c19301ccc992f30b1abc00f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67e4426e2cb90d23182959aca80ed26e" id="r_a67e4426e2cb90d23182959aca80ed26e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a67e4426e2cb90d23182959aca80ed26e">DDRCTL_SAR_2</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:a67e4426e2cb90d23182959aca80ed26e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fc01da3b0905f17e5d1e85922a81da8" id="r_a7fc01da3b0905f17e5d1e85922a81da8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7fc01da3b0905f17e5d1e85922a81da8">DDRCTL_SAR_3</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:a7fc01da3b0905f17e5d1e85922a81da8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="af02fe86a856dee69be210062f9451bc4" name="af02fe86a856dee69be210062f9451bc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af02fe86a856dee69be210062f9451bc4">&#9670;&#160;</a></span>DDRCTL_ADDRMAP0_ADDRMAP_CS_BIT0_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP0_ADDRMAP_CS_BIT0_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a9067251152441006bedc1c52192ea493">DDRCTL_ADDRMAP0_ADDRMAP_CS_BIT0_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a580f05b4113bfe4f7b0ae0c7320793c1">DDRCTL_ADDRMAP0_ADDRMAP_CS_BIT0_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a580f05b4113bfe4f7b0ae0c7320793c1"><div class="ttname"><a href="#a580f05b4113bfe4f7b0ae0c7320793c1">DDRCTL_ADDRMAP0_ADDRMAP_CS_BIT0_SHIFT</a></div><div class="ttdeci">#define DDRCTL_ADDRMAP0_ADDRMAP_CS_BIT0_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1812</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a9067251152441006bedc1c52192ea493"><div class="ttname"><a href="#a9067251152441006bedc1c52192ea493">DDRCTL_ADDRMAP0_ADDRMAP_CS_BIT0_MASK</a></div><div class="ttdeci">#define DDRCTL_ADDRMAP0_ADDRMAP_CS_BIT0_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1811</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a9067251152441006bedc1c52192ea493" name="a9067251152441006bedc1c52192ea493"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9067251152441006bedc1c52192ea493">&#9670;&#160;</a></span>DDRCTL_ADDRMAP0_ADDRMAP_CS_BIT0_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP0_ADDRMAP_CS_BIT0_MASK&#160;&#160;&#160;(0x1FU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ba3a1f0496a1cf943fddc00716b8216" name="a8ba3a1f0496a1cf943fddc00716b8216"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ba3a1f0496a1cf943fddc00716b8216">&#9670;&#160;</a></span>DDRCTL_ADDRMAP0_ADDRMAP_CS_BIT0_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP0_ADDRMAP_CS_BIT0_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a580f05b4113bfe4f7b0ae0c7320793c1">DDRCTL_ADDRMAP0_ADDRMAP_CS_BIT0_SHIFT</a>) &amp; <a class="code hl_define" href="#a9067251152441006bedc1c52192ea493">DDRCTL_ADDRMAP0_ADDRMAP_CS_BIT0_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a580f05b4113bfe4f7b0ae0c7320793c1" name="a580f05b4113bfe4f7b0ae0c7320793c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a580f05b4113bfe4f7b0ae0c7320793c1">&#9670;&#160;</a></span>DDRCTL_ADDRMAP0_ADDRMAP_CS_BIT0_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP0_ADDRMAP_CS_BIT0_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af795b82d005d3c92bf580eca28332f60" name="af795b82d005d3c92bf580eca28332f60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af795b82d005d3c92bf580eca28332f60">&#9670;&#160;</a></span>DDRCTL_ADDRMAP1_ADDRMAP_BANK_B0_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP1_ADDRMAP_BANK_B0_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a5cbfe96b045761f02605fcff81db74ac">DDRCTL_ADDRMAP1_ADDRMAP_BANK_B0_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a0f2d0abe015f4eb664b887ce9b2317d4">DDRCTL_ADDRMAP1_ADDRMAP_BANK_B0_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a0f2d0abe015f4eb664b887ce9b2317d4"><div class="ttname"><a href="#a0f2d0abe015f4eb664b887ce9b2317d4">DDRCTL_ADDRMAP1_ADDRMAP_BANK_B0_SHIFT</a></div><div class="ttdeci">#define DDRCTL_ADDRMAP1_ADDRMAP_BANK_B0_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1859</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a5cbfe96b045761f02605fcff81db74ac"><div class="ttname"><a href="#a5cbfe96b045761f02605fcff81db74ac">DDRCTL_ADDRMAP1_ADDRMAP_BANK_B0_MASK</a></div><div class="ttdeci">#define DDRCTL_ADDRMAP1_ADDRMAP_BANK_B0_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1858</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a5cbfe96b045761f02605fcff81db74ac" name="a5cbfe96b045761f02605fcff81db74ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cbfe96b045761f02605fcff81db74ac">&#9670;&#160;</a></span>DDRCTL_ADDRMAP1_ADDRMAP_BANK_B0_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP1_ADDRMAP_BANK_B0_MASK&#160;&#160;&#160;(0x1FU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af3c3dff4c1e930f5a825c97c9196a77c" name="af3c3dff4c1e930f5a825c97c9196a77c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3c3dff4c1e930f5a825c97c9196a77c">&#9670;&#160;</a></span>DDRCTL_ADDRMAP1_ADDRMAP_BANK_B0_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP1_ADDRMAP_BANK_B0_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a0f2d0abe015f4eb664b887ce9b2317d4">DDRCTL_ADDRMAP1_ADDRMAP_BANK_B0_SHIFT</a>) &amp; <a class="code hl_define" href="#a5cbfe96b045761f02605fcff81db74ac">DDRCTL_ADDRMAP1_ADDRMAP_BANK_B0_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a0f2d0abe015f4eb664b887ce9b2317d4" name="a0f2d0abe015f4eb664b887ce9b2317d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f2d0abe015f4eb664b887ce9b2317d4">&#9670;&#160;</a></span>DDRCTL_ADDRMAP1_ADDRMAP_BANK_B0_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP1_ADDRMAP_BANK_B0_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1adc3bd26a23fd199e5a359de3571926" name="a1adc3bd26a23fd199e5a359de3571926"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1adc3bd26a23fd199e5a359de3571926">&#9670;&#160;</a></span>DDRCTL_ADDRMAP1_ADDRMAP_BANK_B1_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP1_ADDRMAP_BANK_B1_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a2e8afec1adcba5fd4cfa05f56880b615">DDRCTL_ADDRMAP1_ADDRMAP_BANK_B1_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a942be270262e73712e8ca9fafdb0a826">DDRCTL_ADDRMAP1_ADDRMAP_BANK_B1_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a2e8afec1adcba5fd4cfa05f56880b615"><div class="ttname"><a href="#a2e8afec1adcba5fd4cfa05f56880b615">DDRCTL_ADDRMAP1_ADDRMAP_BANK_B1_MASK</a></div><div class="ttdeci">#define DDRCTL_ADDRMAP1_ADDRMAP_BANK_B1_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1843</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a942be270262e73712e8ca9fafdb0a826"><div class="ttname"><a href="#a942be270262e73712e8ca9fafdb0a826">DDRCTL_ADDRMAP1_ADDRMAP_BANK_B1_SHIFT</a></div><div class="ttdeci">#define DDRCTL_ADDRMAP1_ADDRMAP_BANK_B1_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1844</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a2e8afec1adcba5fd4cfa05f56880b615" name="a2e8afec1adcba5fd4cfa05f56880b615"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e8afec1adcba5fd4cfa05f56880b615">&#9670;&#160;</a></span>DDRCTL_ADDRMAP1_ADDRMAP_BANK_B1_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP1_ADDRMAP_BANK_B1_MASK&#160;&#160;&#160;(0x1F00U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c0da50842bea8e05c45944553f7e540" name="a4c0da50842bea8e05c45944553f7e540"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c0da50842bea8e05c45944553f7e540">&#9670;&#160;</a></span>DDRCTL_ADDRMAP1_ADDRMAP_BANK_B1_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP1_ADDRMAP_BANK_B1_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a942be270262e73712e8ca9fafdb0a826">DDRCTL_ADDRMAP1_ADDRMAP_BANK_B1_SHIFT</a>) &amp; <a class="code hl_define" href="#a2e8afec1adcba5fd4cfa05f56880b615">DDRCTL_ADDRMAP1_ADDRMAP_BANK_B1_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a942be270262e73712e8ca9fafdb0a826" name="a942be270262e73712e8ca9fafdb0a826"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a942be270262e73712e8ca9fafdb0a826">&#9670;&#160;</a></span>DDRCTL_ADDRMAP1_ADDRMAP_BANK_B1_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP1_ADDRMAP_BANK_B1_SHIFT&#160;&#160;&#160;(8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1206fd78d7a460e58da1ec59506215c7" name="a1206fd78d7a460e58da1ec59506215c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1206fd78d7a460e58da1ec59506215c7">&#9670;&#160;</a></span>DDRCTL_ADDRMAP1_ADDRMAP_BANK_B2_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP1_ADDRMAP_BANK_B2_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#aa0b8492d03f8a564c5e6dd3facdd0936">DDRCTL_ADDRMAP1_ADDRMAP_BANK_B2_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a086bc4e033b67fa8dd30e39dc0c051e3">DDRCTL_ADDRMAP1_ADDRMAP_BANK_B2_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a086bc4e033b67fa8dd30e39dc0c051e3"><div class="ttname"><a href="#a086bc4e033b67fa8dd30e39dc0c051e3">DDRCTL_ADDRMAP1_ADDRMAP_BANK_B2_SHIFT</a></div><div class="ttdeci">#define DDRCTL_ADDRMAP1_ADDRMAP_BANK_B2_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1829</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_aa0b8492d03f8a564c5e6dd3facdd0936"><div class="ttname"><a href="#aa0b8492d03f8a564c5e6dd3facdd0936">DDRCTL_ADDRMAP1_ADDRMAP_BANK_B2_MASK</a></div><div class="ttdeci">#define DDRCTL_ADDRMAP1_ADDRMAP_BANK_B2_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1828</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="aa0b8492d03f8a564c5e6dd3facdd0936" name="aa0b8492d03f8a564c5e6dd3facdd0936"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0b8492d03f8a564c5e6dd3facdd0936">&#9670;&#160;</a></span>DDRCTL_ADDRMAP1_ADDRMAP_BANK_B2_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP1_ADDRMAP_BANK_B2_MASK&#160;&#160;&#160;(0x1F0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae84399ce0c21eec2f0f702493fef7494" name="ae84399ce0c21eec2f0f702493fef7494"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae84399ce0c21eec2f0f702493fef7494">&#9670;&#160;</a></span>DDRCTL_ADDRMAP1_ADDRMAP_BANK_B2_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP1_ADDRMAP_BANK_B2_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a086bc4e033b67fa8dd30e39dc0c051e3">DDRCTL_ADDRMAP1_ADDRMAP_BANK_B2_SHIFT</a>) &amp; <a class="code hl_define" href="#aa0b8492d03f8a564c5e6dd3facdd0936">DDRCTL_ADDRMAP1_ADDRMAP_BANK_B2_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a086bc4e033b67fa8dd30e39dc0c051e3" name="a086bc4e033b67fa8dd30e39dc0c051e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a086bc4e033b67fa8dd30e39dc0c051e3">&#9670;&#160;</a></span>DDRCTL_ADDRMAP1_ADDRMAP_BANK_B2_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP1_ADDRMAP_BANK_B2_SHIFT&#160;&#160;&#160;(16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1dad7a1c43777c123563ca8edff4b9cf" name="a1dad7a1c43777c123563ca8edff4b9cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dad7a1c43777c123563ca8edff4b9cf">&#9670;&#160;</a></span>DDRCTL_ADDRMAP2_ADDRMAP_COL_B2_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP2_ADDRMAP_COL_B2_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#ad6106afc63aeb924cbe518bb0d979035">DDRCTL_ADDRMAP2_ADDRMAP_COL_B2_MASK</a>) &gt;&gt; <a class="code hl_define" href="#acfba2e7423516419f624c031acc59468">DDRCTL_ADDRMAP2_ADDRMAP_COL_B2_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_acfba2e7423516419f624c031acc59468"><div class="ttname"><a href="#acfba2e7423516419f624c031acc59468">DDRCTL_ADDRMAP2_ADDRMAP_COL_B2_SHIFT</a></div><div class="ttdeci">#define DDRCTL_ADDRMAP2_ADDRMAP_COL_B2_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1932</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ad6106afc63aeb924cbe518bb0d979035"><div class="ttname"><a href="#ad6106afc63aeb924cbe518bb0d979035">DDRCTL_ADDRMAP2_ADDRMAP_COL_B2_MASK</a></div><div class="ttdeci">#define DDRCTL_ADDRMAP2_ADDRMAP_COL_B2_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1931</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ad6106afc63aeb924cbe518bb0d979035" name="ad6106afc63aeb924cbe518bb0d979035"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6106afc63aeb924cbe518bb0d979035">&#9670;&#160;</a></span>DDRCTL_ADDRMAP2_ADDRMAP_COL_B2_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP2_ADDRMAP_COL_B2_MASK&#160;&#160;&#160;(0xFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af927ede4f541e0ccbaf6280083032b49" name="af927ede4f541e0ccbaf6280083032b49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af927ede4f541e0ccbaf6280083032b49">&#9670;&#160;</a></span>DDRCTL_ADDRMAP2_ADDRMAP_COL_B2_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP2_ADDRMAP_COL_B2_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#acfba2e7423516419f624c031acc59468">DDRCTL_ADDRMAP2_ADDRMAP_COL_B2_SHIFT</a>) &amp; <a class="code hl_define" href="#ad6106afc63aeb924cbe518bb0d979035">DDRCTL_ADDRMAP2_ADDRMAP_COL_B2_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="acfba2e7423516419f624c031acc59468" name="acfba2e7423516419f624c031acc59468"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfba2e7423516419f624c031acc59468">&#9670;&#160;</a></span>DDRCTL_ADDRMAP2_ADDRMAP_COL_B2_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP2_ADDRMAP_COL_B2_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace1b7762b771ae9b4b01f8499f982360" name="ace1b7762b771ae9b4b01f8499f982360"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace1b7762b771ae9b4b01f8499f982360">&#9670;&#160;</a></span>DDRCTL_ADDRMAP2_ADDRMAP_COL_B3_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP2_ADDRMAP_COL_B3_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#afe6a3506a1fccdccc7eda029aeb95e9e">DDRCTL_ADDRMAP2_ADDRMAP_COL_B3_MASK</a>) &gt;&gt; <a class="code hl_define" href="#ac289a8d83c5344497609066c192a3da6">DDRCTL_ADDRMAP2_ADDRMAP_COL_B3_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ac289a8d83c5344497609066c192a3da6"><div class="ttname"><a href="#ac289a8d83c5344497609066c192a3da6">DDRCTL_ADDRMAP2_ADDRMAP_COL_B3_SHIFT</a></div><div class="ttdeci">#define DDRCTL_ADDRMAP2_ADDRMAP_COL_B3_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1914</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_afe6a3506a1fccdccc7eda029aeb95e9e"><div class="ttname"><a href="#afe6a3506a1fccdccc7eda029aeb95e9e">DDRCTL_ADDRMAP2_ADDRMAP_COL_B3_MASK</a></div><div class="ttdeci">#define DDRCTL_ADDRMAP2_ADDRMAP_COL_B3_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1913</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="afe6a3506a1fccdccc7eda029aeb95e9e" name="afe6a3506a1fccdccc7eda029aeb95e9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe6a3506a1fccdccc7eda029aeb95e9e">&#9670;&#160;</a></span>DDRCTL_ADDRMAP2_ADDRMAP_COL_B3_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP2_ADDRMAP_COL_B3_MASK&#160;&#160;&#160;(0xF00U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a448a92a5f6036df6825f751051f9b7b5" name="a448a92a5f6036df6825f751051f9b7b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a448a92a5f6036df6825f751051f9b7b5">&#9670;&#160;</a></span>DDRCTL_ADDRMAP2_ADDRMAP_COL_B3_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP2_ADDRMAP_COL_B3_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#ac289a8d83c5344497609066c192a3da6">DDRCTL_ADDRMAP2_ADDRMAP_COL_B3_SHIFT</a>) &amp; <a class="code hl_define" href="#afe6a3506a1fccdccc7eda029aeb95e9e">DDRCTL_ADDRMAP2_ADDRMAP_COL_B3_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="ac289a8d83c5344497609066c192a3da6" name="ac289a8d83c5344497609066c192a3da6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac289a8d83c5344497609066c192a3da6">&#9670;&#160;</a></span>DDRCTL_ADDRMAP2_ADDRMAP_COL_B3_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP2_ADDRMAP_COL_B3_SHIFT&#160;&#160;&#160;(8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad31a08c67176c50aee8f9b844c3abeb4" name="ad31a08c67176c50aee8f9b844c3abeb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad31a08c67176c50aee8f9b844c3abeb4">&#9670;&#160;</a></span>DDRCTL_ADDRMAP2_ADDRMAP_COL_B4_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP2_ADDRMAP_COL_B4_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a8c4dcb5cdc9a17d3ca023224c34d14f3">DDRCTL_ADDRMAP2_ADDRMAP_COL_B4_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a41e25f46c2cf1d0e9f2c5493f76ba8f8">DDRCTL_ADDRMAP2_ADDRMAP_COL_B4_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a41e25f46c2cf1d0e9f2c5493f76ba8f8"><div class="ttname"><a href="#a41e25f46c2cf1d0e9f2c5493f76ba8f8">DDRCTL_ADDRMAP2_ADDRMAP_COL_B4_SHIFT</a></div><div class="ttdeci">#define DDRCTL_ADDRMAP2_ADDRMAP_COL_B4_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1896</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a8c4dcb5cdc9a17d3ca023224c34d14f3"><div class="ttname"><a href="#a8c4dcb5cdc9a17d3ca023224c34d14f3">DDRCTL_ADDRMAP2_ADDRMAP_COL_B4_MASK</a></div><div class="ttdeci">#define DDRCTL_ADDRMAP2_ADDRMAP_COL_B4_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1895</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a8c4dcb5cdc9a17d3ca023224c34d14f3" name="a8c4dcb5cdc9a17d3ca023224c34d14f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c4dcb5cdc9a17d3ca023224c34d14f3">&#9670;&#160;</a></span>DDRCTL_ADDRMAP2_ADDRMAP_COL_B4_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP2_ADDRMAP_COL_B4_MASK&#160;&#160;&#160;(0xF0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a686a6eb67888ae97cdf55b62cdc80fb4" name="a686a6eb67888ae97cdf55b62cdc80fb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a686a6eb67888ae97cdf55b62cdc80fb4">&#9670;&#160;</a></span>DDRCTL_ADDRMAP2_ADDRMAP_COL_B4_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP2_ADDRMAP_COL_B4_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a41e25f46c2cf1d0e9f2c5493f76ba8f8">DDRCTL_ADDRMAP2_ADDRMAP_COL_B4_SHIFT</a>) &amp; <a class="code hl_define" href="#a8c4dcb5cdc9a17d3ca023224c34d14f3">DDRCTL_ADDRMAP2_ADDRMAP_COL_B4_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a41e25f46c2cf1d0e9f2c5493f76ba8f8" name="a41e25f46c2cf1d0e9f2c5493f76ba8f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41e25f46c2cf1d0e9f2c5493f76ba8f8">&#9670;&#160;</a></span>DDRCTL_ADDRMAP2_ADDRMAP_COL_B4_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP2_ADDRMAP_COL_B4_SHIFT&#160;&#160;&#160;(16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5a35a242bc62270ae536aed494b8682b" name="a5a35a242bc62270ae536aed494b8682b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a35a242bc62270ae536aed494b8682b">&#9670;&#160;</a></span>DDRCTL_ADDRMAP2_ADDRMAP_COL_B5_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP2_ADDRMAP_COL_B5_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a3492a8a66fde11ce4f545cb393634f26">DDRCTL_ADDRMAP2_ADDRMAP_COL_B5_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a7fedf60fbcce1197d4c66606a92825e2">DDRCTL_ADDRMAP2_ADDRMAP_COL_B5_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a3492a8a66fde11ce4f545cb393634f26"><div class="ttname"><a href="#a3492a8a66fde11ce4f545cb393634f26">DDRCTL_ADDRMAP2_ADDRMAP_COL_B5_MASK</a></div><div class="ttdeci">#define DDRCTL_ADDRMAP2_ADDRMAP_COL_B5_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1877</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a7fedf60fbcce1197d4c66606a92825e2"><div class="ttname"><a href="#a7fedf60fbcce1197d4c66606a92825e2">DDRCTL_ADDRMAP2_ADDRMAP_COL_B5_SHIFT</a></div><div class="ttdeci">#define DDRCTL_ADDRMAP2_ADDRMAP_COL_B5_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1878</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a3492a8a66fde11ce4f545cb393634f26" name="a3492a8a66fde11ce4f545cb393634f26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3492a8a66fde11ce4f545cb393634f26">&#9670;&#160;</a></span>DDRCTL_ADDRMAP2_ADDRMAP_COL_B5_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP2_ADDRMAP_COL_B5_MASK&#160;&#160;&#160;(0xF000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af81a94280783060320c6f87e14b2240a" name="af81a94280783060320c6f87e14b2240a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af81a94280783060320c6f87e14b2240a">&#9670;&#160;</a></span>DDRCTL_ADDRMAP2_ADDRMAP_COL_B5_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP2_ADDRMAP_COL_B5_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a7fedf60fbcce1197d4c66606a92825e2">DDRCTL_ADDRMAP2_ADDRMAP_COL_B5_SHIFT</a>) &amp; <a class="code hl_define" href="#a3492a8a66fde11ce4f545cb393634f26">DDRCTL_ADDRMAP2_ADDRMAP_COL_B5_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a7fedf60fbcce1197d4c66606a92825e2" name="a7fedf60fbcce1197d4c66606a92825e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fedf60fbcce1197d4c66606a92825e2">&#9670;&#160;</a></span>DDRCTL_ADDRMAP2_ADDRMAP_COL_B5_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP2_ADDRMAP_COL_B5_SHIFT&#160;&#160;&#160;(24U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afdc47c701cedc17dbb8ef997bdc36587" name="afdc47c701cedc17dbb8ef997bdc36587"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdc47c701cedc17dbb8ef997bdc36587">&#9670;&#160;</a></span>DDRCTL_ADDRMAP3_ADDRMAP_COL_B6_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP3_ADDRMAP_COL_B6_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a4fd4caa6771bd656770ca9c9ae322ce2">DDRCTL_ADDRMAP3_ADDRMAP_COL_B6_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a4109303f9800cd69c4225ca311905d8a">DDRCTL_ADDRMAP3_ADDRMAP_COL_B6_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a4109303f9800cd69c4225ca311905d8a"><div class="ttname"><a href="#a4109303f9800cd69c4225ca311905d8a">DDRCTL_ADDRMAP3_ADDRMAP_COL_B6_SHIFT</a></div><div class="ttdeci">#define DDRCTL_ADDRMAP3_ADDRMAP_COL_B6_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2011</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a4fd4caa6771bd656770ca9c9ae322ce2"><div class="ttname"><a href="#a4fd4caa6771bd656770ca9c9ae322ce2">DDRCTL_ADDRMAP3_ADDRMAP_COL_B6_MASK</a></div><div class="ttdeci">#define DDRCTL_ADDRMAP3_ADDRMAP_COL_B6_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2010</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a4fd4caa6771bd656770ca9c9ae322ce2" name="a4fd4caa6771bd656770ca9c9ae322ce2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fd4caa6771bd656770ca9c9ae322ce2">&#9670;&#160;</a></span>DDRCTL_ADDRMAP3_ADDRMAP_COL_B6_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP3_ADDRMAP_COL_B6_MASK&#160;&#160;&#160;(0xFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aad7fe0f8a220bd5c1a7b4a9e28456dde" name="aad7fe0f8a220bd5c1a7b4a9e28456dde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad7fe0f8a220bd5c1a7b4a9e28456dde">&#9670;&#160;</a></span>DDRCTL_ADDRMAP3_ADDRMAP_COL_B6_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP3_ADDRMAP_COL_B6_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a4109303f9800cd69c4225ca311905d8a">DDRCTL_ADDRMAP3_ADDRMAP_COL_B6_SHIFT</a>) &amp; <a class="code hl_define" href="#a4fd4caa6771bd656770ca9c9ae322ce2">DDRCTL_ADDRMAP3_ADDRMAP_COL_B6_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a4109303f9800cd69c4225ca311905d8a" name="a4109303f9800cd69c4225ca311905d8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4109303f9800cd69c4225ca311905d8a">&#9670;&#160;</a></span>DDRCTL_ADDRMAP3_ADDRMAP_COL_B6_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP3_ADDRMAP_COL_B6_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f944d9b4218be45a043db198aa7cdc7" name="a1f944d9b4218be45a043db198aa7cdc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f944d9b4218be45a043db198aa7cdc7">&#9670;&#160;</a></span>DDRCTL_ADDRMAP3_ADDRMAP_COL_B7_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP3_ADDRMAP_COL_B7_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a5418a5b8dffb8fcec4483de88848a792">DDRCTL_ADDRMAP3_ADDRMAP_COL_B7_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a4f26c0dfd49ea1f6725d5b7f69891ff5">DDRCTL_ADDRMAP3_ADDRMAP_COL_B7_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a4f26c0dfd49ea1f6725d5b7f69891ff5"><div class="ttname"><a href="#a4f26c0dfd49ea1f6725d5b7f69891ff5">DDRCTL_ADDRMAP3_ADDRMAP_COL_B7_SHIFT</a></div><div class="ttdeci">#define DDRCTL_ADDRMAP3_ADDRMAP_COL_B7_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1993</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a5418a5b8dffb8fcec4483de88848a792"><div class="ttname"><a href="#a5418a5b8dffb8fcec4483de88848a792">DDRCTL_ADDRMAP3_ADDRMAP_COL_B7_MASK</a></div><div class="ttdeci">#define DDRCTL_ADDRMAP3_ADDRMAP_COL_B7_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1992</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a5418a5b8dffb8fcec4483de88848a792" name="a5418a5b8dffb8fcec4483de88848a792"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5418a5b8dffb8fcec4483de88848a792">&#9670;&#160;</a></span>DDRCTL_ADDRMAP3_ADDRMAP_COL_B7_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP3_ADDRMAP_COL_B7_MASK&#160;&#160;&#160;(0xF00U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a58c5fe7ae39e602681ff9dc2f71a2eea" name="a58c5fe7ae39e602681ff9dc2f71a2eea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58c5fe7ae39e602681ff9dc2f71a2eea">&#9670;&#160;</a></span>DDRCTL_ADDRMAP3_ADDRMAP_COL_B7_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP3_ADDRMAP_COL_B7_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a4f26c0dfd49ea1f6725d5b7f69891ff5">DDRCTL_ADDRMAP3_ADDRMAP_COL_B7_SHIFT</a>) &amp; <a class="code hl_define" href="#a5418a5b8dffb8fcec4483de88848a792">DDRCTL_ADDRMAP3_ADDRMAP_COL_B7_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a4f26c0dfd49ea1f6725d5b7f69891ff5" name="a4f26c0dfd49ea1f6725d5b7f69891ff5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f26c0dfd49ea1f6725d5b7f69891ff5">&#9670;&#160;</a></span>DDRCTL_ADDRMAP3_ADDRMAP_COL_B7_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP3_ADDRMAP_COL_B7_SHIFT&#160;&#160;&#160;(8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa7e2311909c6c44dfbee61b0d773616a" name="aa7e2311909c6c44dfbee61b0d773616a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7e2311909c6c44dfbee61b0d773616a">&#9670;&#160;</a></span>DDRCTL_ADDRMAP3_ADDRMAP_COL_B8_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP3_ADDRMAP_COL_B8_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#ade994ec8013599f973760eb31b27554f">DDRCTL_ADDRMAP3_ADDRMAP_COL_B8_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a81970a290018a026d21686ee9739894a">DDRCTL_ADDRMAP3_ADDRMAP_COL_B8_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a81970a290018a026d21686ee9739894a"><div class="ttname"><a href="#a81970a290018a026d21686ee9739894a">DDRCTL_ADDRMAP3_ADDRMAP_COL_B8_SHIFT</a></div><div class="ttdeci">#define DDRCTL_ADDRMAP3_ADDRMAP_COL_B8_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1974</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ade994ec8013599f973760eb31b27554f"><div class="ttname"><a href="#ade994ec8013599f973760eb31b27554f">DDRCTL_ADDRMAP3_ADDRMAP_COL_B8_MASK</a></div><div class="ttdeci">#define DDRCTL_ADDRMAP3_ADDRMAP_COL_B8_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1973</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ade994ec8013599f973760eb31b27554f" name="ade994ec8013599f973760eb31b27554f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade994ec8013599f973760eb31b27554f">&#9670;&#160;</a></span>DDRCTL_ADDRMAP3_ADDRMAP_COL_B8_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP3_ADDRMAP_COL_B8_MASK&#160;&#160;&#160;(0xF0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac8e5c5549b8b88a74a9d70a3546fdf6a" name="ac8e5c5549b8b88a74a9d70a3546fdf6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8e5c5549b8b88a74a9d70a3546fdf6a">&#9670;&#160;</a></span>DDRCTL_ADDRMAP3_ADDRMAP_COL_B8_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP3_ADDRMAP_COL_B8_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a81970a290018a026d21686ee9739894a">DDRCTL_ADDRMAP3_ADDRMAP_COL_B8_SHIFT</a>) &amp; <a class="code hl_define" href="#ade994ec8013599f973760eb31b27554f">DDRCTL_ADDRMAP3_ADDRMAP_COL_B8_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a81970a290018a026d21686ee9739894a" name="a81970a290018a026d21686ee9739894a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81970a290018a026d21686ee9739894a">&#9670;&#160;</a></span>DDRCTL_ADDRMAP3_ADDRMAP_COL_B8_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP3_ADDRMAP_COL_B8_SHIFT&#160;&#160;&#160;(16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0bb812ea7b1ccc69a93cbe5b80b824df" name="a0bb812ea7b1ccc69a93cbe5b80b824df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bb812ea7b1ccc69a93cbe5b80b824df">&#9670;&#160;</a></span>DDRCTL_ADDRMAP3_ADDRMAP_COL_B9_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP3_ADDRMAP_COL_B9_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#aa4a7dc7010f71d7f6ea14a61a0e11886">DDRCTL_ADDRMAP3_ADDRMAP_COL_B9_MASK</a>) &gt;&gt; <a class="code hl_define" href="#af588cc3b90360fdf43e84e905544851c">DDRCTL_ADDRMAP3_ADDRMAP_COL_B9_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_aa4a7dc7010f71d7f6ea14a61a0e11886"><div class="ttname"><a href="#aa4a7dc7010f71d7f6ea14a61a0e11886">DDRCTL_ADDRMAP3_ADDRMAP_COL_B9_MASK</a></div><div class="ttdeci">#define DDRCTL_ADDRMAP3_ADDRMAP_COL_B9_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1953</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_af588cc3b90360fdf43e84e905544851c"><div class="ttname"><a href="#af588cc3b90360fdf43e84e905544851c">DDRCTL_ADDRMAP3_ADDRMAP_COL_B9_SHIFT</a></div><div class="ttdeci">#define DDRCTL_ADDRMAP3_ADDRMAP_COL_B9_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1954</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="aa4a7dc7010f71d7f6ea14a61a0e11886" name="aa4a7dc7010f71d7f6ea14a61a0e11886"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4a7dc7010f71d7f6ea14a61a0e11886">&#9670;&#160;</a></span>DDRCTL_ADDRMAP3_ADDRMAP_COL_B9_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP3_ADDRMAP_COL_B9_MASK&#160;&#160;&#160;(0xF000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2057217ac31383adbb87308a95537b7" name="aa2057217ac31383adbb87308a95537b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2057217ac31383adbb87308a95537b7">&#9670;&#160;</a></span>DDRCTL_ADDRMAP3_ADDRMAP_COL_B9_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP3_ADDRMAP_COL_B9_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#af588cc3b90360fdf43e84e905544851c">DDRCTL_ADDRMAP3_ADDRMAP_COL_B9_SHIFT</a>) &amp; <a class="code hl_define" href="#aa4a7dc7010f71d7f6ea14a61a0e11886">DDRCTL_ADDRMAP3_ADDRMAP_COL_B9_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="af588cc3b90360fdf43e84e905544851c" name="af588cc3b90360fdf43e84e905544851c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af588cc3b90360fdf43e84e905544851c">&#9670;&#160;</a></span>DDRCTL_ADDRMAP3_ADDRMAP_COL_B9_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP3_ADDRMAP_COL_B9_SHIFT&#160;&#160;&#160;(24U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae652765fcb7f9ab5fe568b73180b36a6" name="ae652765fcb7f9ab5fe568b73180b36a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae652765fcb7f9ab5fe568b73180b36a6">&#9670;&#160;</a></span>DDRCTL_ADDRMAP4_ADDRMAP_COL_B10_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP4_ADDRMAP_COL_B10_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a1081a676d3c0ffe42307db64d55c252e">DDRCTL_ADDRMAP4_ADDRMAP_COL_B10_MASK</a>) &gt;&gt; <a class="code hl_define" href="#ac21927255b019c7406335fa744059bab">DDRCTL_ADDRMAP4_ADDRMAP_COL_B10_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a1081a676d3c0ffe42307db64d55c252e"><div class="ttname"><a href="#a1081a676d3c0ffe42307db64d55c252e">DDRCTL_ADDRMAP4_ADDRMAP_COL_B10_MASK</a></div><div class="ttdeci">#define DDRCTL_ADDRMAP4_ADDRMAP_COL_B10_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2049</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ac21927255b019c7406335fa744059bab"><div class="ttname"><a href="#ac21927255b019c7406335fa744059bab">DDRCTL_ADDRMAP4_ADDRMAP_COL_B10_SHIFT</a></div><div class="ttdeci">#define DDRCTL_ADDRMAP4_ADDRMAP_COL_B10_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2050</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a1081a676d3c0ffe42307db64d55c252e" name="a1081a676d3c0ffe42307db64d55c252e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1081a676d3c0ffe42307db64d55c252e">&#9670;&#160;</a></span>DDRCTL_ADDRMAP4_ADDRMAP_COL_B10_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP4_ADDRMAP_COL_B10_MASK&#160;&#160;&#160;(0xFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4acb33ee1650916099b7c08a4d5afe2d" name="a4acb33ee1650916099b7c08a4d5afe2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4acb33ee1650916099b7c08a4d5afe2d">&#9670;&#160;</a></span>DDRCTL_ADDRMAP4_ADDRMAP_COL_B10_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP4_ADDRMAP_COL_B10_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#ac21927255b019c7406335fa744059bab">DDRCTL_ADDRMAP4_ADDRMAP_COL_B10_SHIFT</a>) &amp; <a class="code hl_define" href="#a1081a676d3c0ffe42307db64d55c252e">DDRCTL_ADDRMAP4_ADDRMAP_COL_B10_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="ac21927255b019c7406335fa744059bab" name="ac21927255b019c7406335fa744059bab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac21927255b019c7406335fa744059bab">&#9670;&#160;</a></span>DDRCTL_ADDRMAP4_ADDRMAP_COL_B10_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP4_ADDRMAP_COL_B10_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8b8110fe88117e89503021674dd96730" name="a8b8110fe88117e89503021674dd96730"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b8110fe88117e89503021674dd96730">&#9670;&#160;</a></span>DDRCTL_ADDRMAP4_ADDRMAP_COL_B11_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP4_ADDRMAP_COL_B11_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#afe4afb2ed39c5a78540f3659eea95f2c">DDRCTL_ADDRMAP4_ADDRMAP_COL_B11_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a68c96f0249b4c6ca7eda3875c5f0eb18">DDRCTL_ADDRMAP4_ADDRMAP_COL_B11_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a68c96f0249b4c6ca7eda3875c5f0eb18"><div class="ttname"><a href="#a68c96f0249b4c6ca7eda3875c5f0eb18">DDRCTL_ADDRMAP4_ADDRMAP_COL_B11_SHIFT</a></div><div class="ttdeci">#define DDRCTL_ADDRMAP4_ADDRMAP_COL_B11_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2031</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_afe4afb2ed39c5a78540f3659eea95f2c"><div class="ttname"><a href="#afe4afb2ed39c5a78540f3659eea95f2c">DDRCTL_ADDRMAP4_ADDRMAP_COL_B11_MASK</a></div><div class="ttdeci">#define DDRCTL_ADDRMAP4_ADDRMAP_COL_B11_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2030</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="afe4afb2ed39c5a78540f3659eea95f2c" name="afe4afb2ed39c5a78540f3659eea95f2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe4afb2ed39c5a78540f3659eea95f2c">&#9670;&#160;</a></span>DDRCTL_ADDRMAP4_ADDRMAP_COL_B11_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP4_ADDRMAP_COL_B11_MASK&#160;&#160;&#160;(0xF00U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb72d1fb858439516402517be05e0a97" name="afb72d1fb858439516402517be05e0a97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb72d1fb858439516402517be05e0a97">&#9670;&#160;</a></span>DDRCTL_ADDRMAP4_ADDRMAP_COL_B11_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP4_ADDRMAP_COL_B11_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a68c96f0249b4c6ca7eda3875c5f0eb18">DDRCTL_ADDRMAP4_ADDRMAP_COL_B11_SHIFT</a>) &amp; <a class="code hl_define" href="#afe4afb2ed39c5a78540f3659eea95f2c">DDRCTL_ADDRMAP4_ADDRMAP_COL_B11_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a68c96f0249b4c6ca7eda3875c5f0eb18" name="a68c96f0249b4c6ca7eda3875c5f0eb18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68c96f0249b4c6ca7eda3875c5f0eb18">&#9670;&#160;</a></span>DDRCTL_ADDRMAP4_ADDRMAP_COL_B11_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP4_ADDRMAP_COL_B11_SHIFT&#160;&#160;&#160;(8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0fd2266bafeef246a8322fa04f2a7e20" name="a0fd2266bafeef246a8322fa04f2a7e20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fd2266bafeef246a8322fa04f2a7e20">&#9670;&#160;</a></span>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B0_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP5_ADDRMAP_ROW_B0_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a902fa981d042a63fa2d51b45aac5fc3b">DDRCTL_ADDRMAP5_ADDRMAP_ROW_B0_MASK</a>) &gt;&gt; <a class="code hl_define" href="#ad2c8441da3056a5b0af2b9201532884a">DDRCTL_ADDRMAP5_ADDRMAP_ROW_B0_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a902fa981d042a63fa2d51b45aac5fc3b"><div class="ttname"><a href="#a902fa981d042a63fa2d51b45aac5fc3b">DDRCTL_ADDRMAP5_ADDRMAP_ROW_B0_MASK</a></div><div class="ttdeci">#define DDRCTL_ADDRMAP5_ADDRMAP_ROW_B0_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2112</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ad2c8441da3056a5b0af2b9201532884a"><div class="ttname"><a href="#ad2c8441da3056a5b0af2b9201532884a">DDRCTL_ADDRMAP5_ADDRMAP_ROW_B0_SHIFT</a></div><div class="ttdeci">#define DDRCTL_ADDRMAP5_ADDRMAP_ROW_B0_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2113</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a902fa981d042a63fa2d51b45aac5fc3b" name="a902fa981d042a63fa2d51b45aac5fc3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a902fa981d042a63fa2d51b45aac5fc3b">&#9670;&#160;</a></span>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B0_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP5_ADDRMAP_ROW_B0_MASK&#160;&#160;&#160;(0xFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b4792dd0f5c3f2708ccefe33bee2ed9" name="a3b4792dd0f5c3f2708ccefe33bee2ed9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b4792dd0f5c3f2708ccefe33bee2ed9">&#9670;&#160;</a></span>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B0_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP5_ADDRMAP_ROW_B0_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#ad2c8441da3056a5b0af2b9201532884a">DDRCTL_ADDRMAP5_ADDRMAP_ROW_B0_SHIFT</a>) &amp; <a class="code hl_define" href="#a902fa981d042a63fa2d51b45aac5fc3b">DDRCTL_ADDRMAP5_ADDRMAP_ROW_B0_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="ad2c8441da3056a5b0af2b9201532884a" name="ad2c8441da3056a5b0af2b9201532884a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2c8441da3056a5b0af2b9201532884a">&#9670;&#160;</a></span>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B0_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP5_ADDRMAP_ROW_B0_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb8decf572f72f100fdb1107eab1bea9" name="afb8decf572f72f100fdb1107eab1bea9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb8decf572f72f100fdb1107eab1bea9">&#9670;&#160;</a></span>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B11_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP5_ADDRMAP_ROW_B11_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#ab3d45c3eb4e4b89f62709b4450d6cf04">DDRCTL_ADDRMAP5_ADDRMAP_ROW_B11_MASK</a>) &gt;&gt; <a class="code hl_define" href="#ae4a253fc7ea956ad1262a15b26fc790d">DDRCTL_ADDRMAP5_ADDRMAP_ROW_B11_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ab3d45c3eb4e4b89f62709b4450d6cf04"><div class="ttname"><a href="#ab3d45c3eb4e4b89f62709b4450d6cf04">DDRCTL_ADDRMAP5_ADDRMAP_ROW_B11_MASK</a></div><div class="ttdeci">#define DDRCTL_ADDRMAP5_ADDRMAP_ROW_B11_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2066</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ae4a253fc7ea956ad1262a15b26fc790d"><div class="ttname"><a href="#ae4a253fc7ea956ad1262a15b26fc790d">DDRCTL_ADDRMAP5_ADDRMAP_ROW_B11_SHIFT</a></div><div class="ttdeci">#define DDRCTL_ADDRMAP5_ADDRMAP_ROW_B11_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2067</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ab3d45c3eb4e4b89f62709b4450d6cf04" name="ab3d45c3eb4e4b89f62709b4450d6cf04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3d45c3eb4e4b89f62709b4450d6cf04">&#9670;&#160;</a></span>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B11_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP5_ADDRMAP_ROW_B11_MASK&#160;&#160;&#160;(0xF000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b1f41d17dd675a60a2541b7c32e0b93" name="a3b1f41d17dd675a60a2541b7c32e0b93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b1f41d17dd675a60a2541b7c32e0b93">&#9670;&#160;</a></span>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B11_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP5_ADDRMAP_ROW_B11_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#ae4a253fc7ea956ad1262a15b26fc790d">DDRCTL_ADDRMAP5_ADDRMAP_ROW_B11_SHIFT</a>) &amp; <a class="code hl_define" href="#ab3d45c3eb4e4b89f62709b4450d6cf04">DDRCTL_ADDRMAP5_ADDRMAP_ROW_B11_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="ae4a253fc7ea956ad1262a15b26fc790d" name="ae4a253fc7ea956ad1262a15b26fc790d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4a253fc7ea956ad1262a15b26fc790d">&#9670;&#160;</a></span>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B11_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP5_ADDRMAP_ROW_B11_SHIFT&#160;&#160;&#160;(24U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aecc7e2594d3afa6561ffa07b91e4a273" name="aecc7e2594d3afa6561ffa07b91e4a273"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecc7e2594d3afa6561ffa07b91e4a273">&#9670;&#160;</a></span>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B1_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP5_ADDRMAP_ROW_B1_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a56244ce79d44c548abbf972743b2f737">DDRCTL_ADDRMAP5_ADDRMAP_ROW_B1_MASK</a>) &gt;&gt; <a class="code hl_define" href="#adc71b3b0e92cba0a334f229d0368c0f6">DDRCTL_ADDRMAP5_ADDRMAP_ROW_B1_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a56244ce79d44c548abbf972743b2f737"><div class="ttname"><a href="#a56244ce79d44c548abbf972743b2f737">DDRCTL_ADDRMAP5_ADDRMAP_ROW_B1_MASK</a></div><div class="ttdeci">#define DDRCTL_ADDRMAP5_ADDRMAP_ROW_B1_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2097</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_adc71b3b0e92cba0a334f229d0368c0f6"><div class="ttname"><a href="#adc71b3b0e92cba0a334f229d0368c0f6">DDRCTL_ADDRMAP5_ADDRMAP_ROW_B1_SHIFT</a></div><div class="ttdeci">#define DDRCTL_ADDRMAP5_ADDRMAP_ROW_B1_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2098</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a56244ce79d44c548abbf972743b2f737" name="a56244ce79d44c548abbf972743b2f737"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56244ce79d44c548abbf972743b2f737">&#9670;&#160;</a></span>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B1_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP5_ADDRMAP_ROW_B1_MASK&#160;&#160;&#160;(0xF00U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4fbafbbdf082aeeb4391c21f4f0ea538" name="a4fbafbbdf082aeeb4391c21f4f0ea538"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fbafbbdf082aeeb4391c21f4f0ea538">&#9670;&#160;</a></span>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B1_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP5_ADDRMAP_ROW_B1_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#adc71b3b0e92cba0a334f229d0368c0f6">DDRCTL_ADDRMAP5_ADDRMAP_ROW_B1_SHIFT</a>) &amp; <a class="code hl_define" href="#a56244ce79d44c548abbf972743b2f737">DDRCTL_ADDRMAP5_ADDRMAP_ROW_B1_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="adc71b3b0e92cba0a334f229d0368c0f6" name="adc71b3b0e92cba0a334f229d0368c0f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc71b3b0e92cba0a334f229d0368c0f6">&#9670;&#160;</a></span>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B1_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP5_ADDRMAP_ROW_B1_SHIFT&#160;&#160;&#160;(8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a95711522a17d4a2724d33e00ae4df5e4" name="a95711522a17d4a2724d33e00ae4df5e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95711522a17d4a2724d33e00ae4df5e4">&#9670;&#160;</a></span>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B2_10_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP5_ADDRMAP_ROW_B2_10_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#aef1a2a030a0761cb7d0f20aa4b99e595">DDRCTL_ADDRMAP5_ADDRMAP_ROW_B2_10_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a088b0d5b4e24afc296e362b8d1d569c9">DDRCTL_ADDRMAP5_ADDRMAP_ROW_B2_10_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a088b0d5b4e24afc296e362b8d1d569c9"><div class="ttname"><a href="#a088b0d5b4e24afc296e362b8d1d569c9">DDRCTL_ADDRMAP5_ADDRMAP_ROW_B2_10_SHIFT</a></div><div class="ttdeci">#define DDRCTL_ADDRMAP5_ADDRMAP_ROW_B2_10_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2083</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_aef1a2a030a0761cb7d0f20aa4b99e595"><div class="ttname"><a href="#aef1a2a030a0761cb7d0f20aa4b99e595">DDRCTL_ADDRMAP5_ADDRMAP_ROW_B2_10_MASK</a></div><div class="ttdeci">#define DDRCTL_ADDRMAP5_ADDRMAP_ROW_B2_10_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2082</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="aef1a2a030a0761cb7d0f20aa4b99e595" name="aef1a2a030a0761cb7d0f20aa4b99e595"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef1a2a030a0761cb7d0f20aa4b99e595">&#9670;&#160;</a></span>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B2_10_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP5_ADDRMAP_ROW_B2_10_MASK&#160;&#160;&#160;(0xF0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa166ed6e75fc24c034fad304e111408a" name="aa166ed6e75fc24c034fad304e111408a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa166ed6e75fc24c034fad304e111408a">&#9670;&#160;</a></span>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B2_10_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP5_ADDRMAP_ROW_B2_10_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a088b0d5b4e24afc296e362b8d1d569c9">DDRCTL_ADDRMAP5_ADDRMAP_ROW_B2_10_SHIFT</a>) &amp; <a class="code hl_define" href="#aef1a2a030a0761cb7d0f20aa4b99e595">DDRCTL_ADDRMAP5_ADDRMAP_ROW_B2_10_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a088b0d5b4e24afc296e362b8d1d569c9" name="a088b0d5b4e24afc296e362b8d1d569c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a088b0d5b4e24afc296e362b8d1d569c9">&#9670;&#160;</a></span>DDRCTL_ADDRMAP5_ADDRMAP_ROW_B2_10_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP5_ADDRMAP_ROW_B2_10_SHIFT&#160;&#160;&#160;(16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae63d1111ba6e8dd3b3d3d7b699d2d03f" name="ae63d1111ba6e8dd3b3d3d7b699d2d03f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae63d1111ba6e8dd3b3d3d7b699d2d03f">&#9670;&#160;</a></span>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B12_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP6_ADDRMAP_ROW_B12_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a78477fd89c3251a3fc3c75ef3cdf2906">DDRCTL_ADDRMAP6_ADDRMAP_ROW_B12_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a1cba3c70af70e2852c84908078da532d">DDRCTL_ADDRMAP6_ADDRMAP_ROW_B12_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a1cba3c70af70e2852c84908078da532d"><div class="ttname"><a href="#a1cba3c70af70e2852c84908078da532d">DDRCTL_ADDRMAP6_ADDRMAP_ROW_B12_SHIFT</a></div><div class="ttdeci">#define DDRCTL_ADDRMAP6_ADDRMAP_ROW_B12_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2178</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a78477fd89c3251a3fc3c75ef3cdf2906"><div class="ttname"><a href="#a78477fd89c3251a3fc3c75ef3cdf2906">DDRCTL_ADDRMAP6_ADDRMAP_ROW_B12_MASK</a></div><div class="ttdeci">#define DDRCTL_ADDRMAP6_ADDRMAP_ROW_B12_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2177</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a78477fd89c3251a3fc3c75ef3cdf2906" name="a78477fd89c3251a3fc3c75ef3cdf2906"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78477fd89c3251a3fc3c75ef3cdf2906">&#9670;&#160;</a></span>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B12_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP6_ADDRMAP_ROW_B12_MASK&#160;&#160;&#160;(0xFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a347368fdb5d7fe81ebd1bf8fa51d594c" name="a347368fdb5d7fe81ebd1bf8fa51d594c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a347368fdb5d7fe81ebd1bf8fa51d594c">&#9670;&#160;</a></span>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B12_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP6_ADDRMAP_ROW_B12_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a1cba3c70af70e2852c84908078da532d">DDRCTL_ADDRMAP6_ADDRMAP_ROW_B12_SHIFT</a>) &amp; <a class="code hl_define" href="#a78477fd89c3251a3fc3c75ef3cdf2906">DDRCTL_ADDRMAP6_ADDRMAP_ROW_B12_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a1cba3c70af70e2852c84908078da532d" name="a1cba3c70af70e2852c84908078da532d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cba3c70af70e2852c84908078da532d">&#9670;&#160;</a></span>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B12_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP6_ADDRMAP_ROW_B12_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a55baba962f7094b818d002e7cd75b18b" name="a55baba962f7094b818d002e7cd75b18b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55baba962f7094b818d002e7cd75b18b">&#9670;&#160;</a></span>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B13_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP6_ADDRMAP_ROW_B13_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a8822b1abd06160a2e3c3fd3d1b58abd8">DDRCTL_ADDRMAP6_ADDRMAP_ROW_B13_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a78584b06d79077cc1d2c6d91c759ad76">DDRCTL_ADDRMAP6_ADDRMAP_ROW_B13_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a78584b06d79077cc1d2c6d91c759ad76"><div class="ttname"><a href="#a78584b06d79077cc1d2c6d91c759ad76">DDRCTL_ADDRMAP6_ADDRMAP_ROW_B13_SHIFT</a></div><div class="ttdeci">#define DDRCTL_ADDRMAP6_ADDRMAP_ROW_B13_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2162</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a8822b1abd06160a2e3c3fd3d1b58abd8"><div class="ttname"><a href="#a8822b1abd06160a2e3c3fd3d1b58abd8">DDRCTL_ADDRMAP6_ADDRMAP_ROW_B13_MASK</a></div><div class="ttdeci">#define DDRCTL_ADDRMAP6_ADDRMAP_ROW_B13_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2161</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a8822b1abd06160a2e3c3fd3d1b58abd8" name="a8822b1abd06160a2e3c3fd3d1b58abd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8822b1abd06160a2e3c3fd3d1b58abd8">&#9670;&#160;</a></span>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B13_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP6_ADDRMAP_ROW_B13_MASK&#160;&#160;&#160;(0xF00U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01939bc4c83f6d30d6b064d88e36a638" name="a01939bc4c83f6d30d6b064d88e36a638"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01939bc4c83f6d30d6b064d88e36a638">&#9670;&#160;</a></span>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B13_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP6_ADDRMAP_ROW_B13_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a78584b06d79077cc1d2c6d91c759ad76">DDRCTL_ADDRMAP6_ADDRMAP_ROW_B13_SHIFT</a>) &amp; <a class="code hl_define" href="#a8822b1abd06160a2e3c3fd3d1b58abd8">DDRCTL_ADDRMAP6_ADDRMAP_ROW_B13_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a78584b06d79077cc1d2c6d91c759ad76" name="a78584b06d79077cc1d2c6d91c759ad76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78584b06d79077cc1d2c6d91c759ad76">&#9670;&#160;</a></span>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B13_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP6_ADDRMAP_ROW_B13_SHIFT&#160;&#160;&#160;(8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aad1364aba509ca48d0901af83839fbf4" name="aad1364aba509ca48d0901af83839fbf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad1364aba509ca48d0901af83839fbf4">&#9670;&#160;</a></span>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B14_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP6_ADDRMAP_ROW_B14_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#ae2962e15947ea1dc6187b6ab9e004a49">DDRCTL_ADDRMAP6_ADDRMAP_ROW_B14_MASK</a>) &gt;&gt; <a class="code hl_define" href="#ae20cce8ecbd150c9b80a08cff9dbc379">DDRCTL_ADDRMAP6_ADDRMAP_ROW_B14_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ae20cce8ecbd150c9b80a08cff9dbc379"><div class="ttname"><a href="#ae20cce8ecbd150c9b80a08cff9dbc379">DDRCTL_ADDRMAP6_ADDRMAP_ROW_B14_SHIFT</a></div><div class="ttdeci">#define DDRCTL_ADDRMAP6_ADDRMAP_ROW_B14_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2146</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ae2962e15947ea1dc6187b6ab9e004a49"><div class="ttname"><a href="#ae2962e15947ea1dc6187b6ab9e004a49">DDRCTL_ADDRMAP6_ADDRMAP_ROW_B14_MASK</a></div><div class="ttdeci">#define DDRCTL_ADDRMAP6_ADDRMAP_ROW_B14_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2145</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ae2962e15947ea1dc6187b6ab9e004a49" name="ae2962e15947ea1dc6187b6ab9e004a49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2962e15947ea1dc6187b6ab9e004a49">&#9670;&#160;</a></span>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B14_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP6_ADDRMAP_ROW_B14_MASK&#160;&#160;&#160;(0xF0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1fa9a848cbe2e1e421d508c62bbbdf90" name="a1fa9a848cbe2e1e421d508c62bbbdf90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fa9a848cbe2e1e421d508c62bbbdf90">&#9670;&#160;</a></span>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B14_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP6_ADDRMAP_ROW_B14_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#ae20cce8ecbd150c9b80a08cff9dbc379">DDRCTL_ADDRMAP6_ADDRMAP_ROW_B14_SHIFT</a>) &amp; <a class="code hl_define" href="#ae2962e15947ea1dc6187b6ab9e004a49">DDRCTL_ADDRMAP6_ADDRMAP_ROW_B14_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="ae20cce8ecbd150c9b80a08cff9dbc379" name="ae20cce8ecbd150c9b80a08cff9dbc379"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae20cce8ecbd150c9b80a08cff9dbc379">&#9670;&#160;</a></span>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B14_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP6_ADDRMAP_ROW_B14_SHIFT&#160;&#160;&#160;(16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0427d223b64a0e0bf698e2cae46b5933" name="a0427d223b64a0e0bf698e2cae46b5933"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0427d223b64a0e0bf698e2cae46b5933">&#9670;&#160;</a></span>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B15_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP6_ADDRMAP_ROW_B15_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a91d93ee47dfc2dad90f6fe339aed5b16">DDRCTL_ADDRMAP6_ADDRMAP_ROW_B15_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a3c6e6fd178d5c633d878e87d66673089">DDRCTL_ADDRMAP6_ADDRMAP_ROW_B15_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a3c6e6fd178d5c633d878e87d66673089"><div class="ttname"><a href="#a3c6e6fd178d5c633d878e87d66673089">DDRCTL_ADDRMAP6_ADDRMAP_ROW_B15_SHIFT</a></div><div class="ttdeci">#define DDRCTL_ADDRMAP6_ADDRMAP_ROW_B15_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2130</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a91d93ee47dfc2dad90f6fe339aed5b16"><div class="ttname"><a href="#a91d93ee47dfc2dad90f6fe339aed5b16">DDRCTL_ADDRMAP6_ADDRMAP_ROW_B15_MASK</a></div><div class="ttdeci">#define DDRCTL_ADDRMAP6_ADDRMAP_ROW_B15_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2129</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a91d93ee47dfc2dad90f6fe339aed5b16" name="a91d93ee47dfc2dad90f6fe339aed5b16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91d93ee47dfc2dad90f6fe339aed5b16">&#9670;&#160;</a></span>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B15_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP6_ADDRMAP_ROW_B15_MASK&#160;&#160;&#160;(0xF000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a999f15757a7f939bc3c0537467db21bf" name="a999f15757a7f939bc3c0537467db21bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a999f15757a7f939bc3c0537467db21bf">&#9670;&#160;</a></span>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B15_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP6_ADDRMAP_ROW_B15_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a3c6e6fd178d5c633d878e87d66673089">DDRCTL_ADDRMAP6_ADDRMAP_ROW_B15_SHIFT</a>) &amp; <a class="code hl_define" href="#a91d93ee47dfc2dad90f6fe339aed5b16">DDRCTL_ADDRMAP6_ADDRMAP_ROW_B15_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a3c6e6fd178d5c633d878e87d66673089" name="a3c6e6fd178d5c633d878e87d66673089"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c6e6fd178d5c633d878e87d66673089">&#9670;&#160;</a></span>DDRCTL_ADDRMAP6_ADDRMAP_ROW_B15_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ADDRMAP6_ADDRMAP_ROW_B15_SHIFT&#160;&#160;&#160;(24U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaa56f17d4aaf35e5888e3c679822466d" name="aaa56f17d4aaf35e5888e3c679822466d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa56f17d4aaf35e5888e3c679822466d">&#9670;&#160;</a></span>DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a26500f2dd6dc56cdc68551fda39734d8">DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a6983c6a0d6dac1cfd00a7f5903022020">DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a26500f2dd6dc56cdc68551fda39734d8"><div class="ttname"><a href="#a26500f2dd6dc56cdc68551fda39734d8">DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR_MASK</a></div><div class="ttdeci">#define DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:653</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a6983c6a0d6dac1cfd00a7f5903022020"><div class="ttname"><a href="#a6983c6a0d6dac1cfd00a7f5903022020">DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR_SHIFT</a></div><div class="ttdeci">#define DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:654</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a26500f2dd6dc56cdc68551fda39734d8" name="a26500f2dd6dc56cdc68551fda39734d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26500f2dd6dc56cdc68551fda39734d8">&#9670;&#160;</a></span>DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR_MASK&#160;&#160;&#160;(0x4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a026473cb0d7aa68898febf54e06a6f52" name="a026473cb0d7aa68898febf54e06a6f52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a026473cb0d7aa68898febf54e06a6f52">&#9670;&#160;</a></span>DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a6983c6a0d6dac1cfd00a7f5903022020">DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR_SHIFT</a>) &amp; <a class="code hl_define" href="#a26500f2dd6dc56cdc68551fda39734d8">DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a6983c6a0d6dac1cfd00a7f5903022020" name="a6983c6a0d6dac1cfd00a7f5903022020"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6983c6a0d6dac1cfd00a7f5903022020">&#9670;&#160;</a></span>DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR_SHIFT&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8241191f0383b57d9f86805d8b6fb5b7" name="a8241191f0383b57d9f86805d8b6fb5b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8241191f0383b57d9f86805d8b6fb5b7">&#9670;&#160;</a></span>DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a5165b2733b85e6075f6d17c78d2f8e7e">DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a1e92545410d6399483805f171425137d">DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a1e92545410d6399483805f171425137d"><div class="ttname"><a href="#a1e92545410d6399483805f171425137d">DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR_SHIFT</a></div><div class="ttdeci">#define DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:666</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a5165b2733b85e6075f6d17c78d2f8e7e"><div class="ttname"><a href="#a5165b2733b85e6075f6d17c78d2f8e7e">DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR_MASK</a></div><div class="ttdeci">#define DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:665</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a5165b2733b85e6075f6d17c78d2f8e7e" name="a5165b2733b85e6075f6d17c78d2f8e7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5165b2733b85e6075f6d17c78d2f8e7e">&#9670;&#160;</a></span>DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR_MASK&#160;&#160;&#160;(0x2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac1f017ba67afd2952f091d11db9d442" name="aac1f017ba67afd2952f091d11db9d442"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac1f017ba67afd2952f091d11db9d442">&#9670;&#160;</a></span>DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a1e92545410d6399483805f171425137d">DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR_SHIFT</a>) &amp; <a class="code hl_define" href="#a5165b2733b85e6075f6d17c78d2f8e7e">DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a1e92545410d6399483805f171425137d" name="a1e92545410d6399483805f171425137d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e92545410d6399483805f171425137d">&#9670;&#160;</a></span>DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR_SHIFT&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76322b66dccaec08832bf1cebbf8ce46" name="a76322b66dccaec08832bf1cebbf8ce46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76322b66dccaec08832bf1cebbf8ce46">&#9670;&#160;</a></span>DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_EN_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_EN_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a51f7d7f0add41445b8a53507e0fa270d">DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_EN_MASK</a>) &gt;&gt; <a class="code hl_define" href="#acb4023a21809eb436a55d3fb642f7b3e">DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_EN_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a51f7d7f0add41445b8a53507e0fa270d"><div class="ttname"><a href="#a51f7d7f0add41445b8a53507e0fa270d">DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_EN_MASK</a></div><div class="ttdeci">#define DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_EN_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:677</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_acb4023a21809eb436a55d3fb642f7b3e"><div class="ttname"><a href="#acb4023a21809eb436a55d3fb642f7b3e">DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_EN_SHIFT</a></div><div class="ttdeci">#define DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_EN_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:678</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a51f7d7f0add41445b8a53507e0fa270d" name="a51f7d7f0add41445b8a53507e0fa270d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51f7d7f0add41445b8a53507e0fa270d">&#9670;&#160;</a></span>DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_EN_MASK&#160;&#160;&#160;(0x1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a909acf2d07f5ec76ff7304c934d63afd" name="a909acf2d07f5ec76ff7304c934d63afd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a909acf2d07f5ec76ff7304c934d63afd">&#9670;&#160;</a></span>DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_EN_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_EN_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#acb4023a21809eb436a55d3fb642f7b3e">DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_EN_SHIFT</a>) &amp; <a class="code hl_define" href="#a51f7d7f0add41445b8a53507e0fa270d">DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_EN_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="acb4023a21809eb436a55d3fb642f7b3e" name="acb4023a21809eb436a55d3fb642f7b3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb4023a21809eb436a55d3fb642f7b3e">&#9670;&#160;</a></span>DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_EN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_EN_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51a5ef4fdde8fb522555a68908dc6198" name="a51a5ef4fdde8fb522555a68908dc6198"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51a5ef4fdde8fb522555a68908dc6198">&#9670;&#160;</a></span>DDRCTL_CRCPARSTAT_DFI_ALERT_ERR_CNT_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_CRCPARSTAT_DFI_ALERT_ERR_CNT_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a9d28c18740d305ad637f4941ecbebddb">DDRCTL_CRCPARSTAT_DFI_ALERT_ERR_CNT_MASK</a>) &gt;&gt; <a class="code hl_define" href="#ad739267cb567d8dfd25c8f1f3e9324ea">DDRCTL_CRCPARSTAT_DFI_ALERT_ERR_CNT_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a9d28c18740d305ad637f4941ecbebddb"><div class="ttname"><a href="#a9d28c18740d305ad637f4941ecbebddb">DDRCTL_CRCPARSTAT_DFI_ALERT_ERR_CNT_MASK</a></div><div class="ttdeci">#define DDRCTL_CRCPARSTAT_DFI_ALERT_ERR_CNT_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:703</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ad739267cb567d8dfd25c8f1f3e9324ea"><div class="ttname"><a href="#ad739267cb567d8dfd25c8f1f3e9324ea">DDRCTL_CRCPARSTAT_DFI_ALERT_ERR_CNT_SHIFT</a></div><div class="ttdeci">#define DDRCTL_CRCPARSTAT_DFI_ALERT_ERR_CNT_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:704</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a9d28c18740d305ad637f4941ecbebddb" name="a9d28c18740d305ad637f4941ecbebddb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d28c18740d305ad637f4941ecbebddb">&#9670;&#160;</a></span>DDRCTL_CRCPARSTAT_DFI_ALERT_ERR_CNT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_CRCPARSTAT_DFI_ALERT_ERR_CNT_MASK&#160;&#160;&#160;(0xFFFFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad739267cb567d8dfd25c8f1f3e9324ea" name="ad739267cb567d8dfd25c8f1f3e9324ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad739267cb567d8dfd25c8f1f3e9324ea">&#9670;&#160;</a></span>DDRCTL_CRCPARSTAT_DFI_ALERT_ERR_CNT_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_CRCPARSTAT_DFI_ALERT_ERR_CNT_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a318e9a5c5fa64052e9ac322f62989c3b" name="a318e9a5c5fa64052e9ac322f62989c3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a318e9a5c5fa64052e9ac322f62989c3b">&#9670;&#160;</a></span>DDRCTL_CRCPARSTAT_DFI_ALERT_ERR_INT_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_CRCPARSTAT_DFI_ALERT_ERR_INT_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#aa3492c70fd781bfa46a3b60e021b45f9">DDRCTL_CRCPARSTAT_DFI_ALERT_ERR_INT_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a371cd0c1c968b416e7d86818eda26565">DDRCTL_CRCPARSTAT_DFI_ALERT_ERR_INT_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a371cd0c1c968b416e7d86818eda26565"><div class="ttname"><a href="#a371cd0c1c968b416e7d86818eda26565">DDRCTL_CRCPARSTAT_DFI_ALERT_ERR_INT_SHIFT</a></div><div class="ttdeci">#define DDRCTL_CRCPARSTAT_DFI_ALERT_ERR_INT_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:692</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_aa3492c70fd781bfa46a3b60e021b45f9"><div class="ttname"><a href="#aa3492c70fd781bfa46a3b60e021b45f9">DDRCTL_CRCPARSTAT_DFI_ALERT_ERR_INT_MASK</a></div><div class="ttdeci">#define DDRCTL_CRCPARSTAT_DFI_ALERT_ERR_INT_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:691</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="aa3492c70fd781bfa46a3b60e021b45f9" name="aa3492c70fd781bfa46a3b60e021b45f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3492c70fd781bfa46a3b60e021b45f9">&#9670;&#160;</a></span>DDRCTL_CRCPARSTAT_DFI_ALERT_ERR_INT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_CRCPARSTAT_DFI_ALERT_ERR_INT_MASK&#160;&#160;&#160;(0x10000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a371cd0c1c968b416e7d86818eda26565" name="a371cd0c1c968b416e7d86818eda26565"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a371cd0c1c968b416e7d86818eda26565">&#9670;&#160;</a></span>DDRCTL_CRCPARSTAT_DFI_ALERT_ERR_INT_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_CRCPARSTAT_DFI_ALERT_ERR_INT_SHIFT&#160;&#160;&#160;(16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90d91f57fdf3c880d5d935800b625b7e" name="a90d91f57fdf3c880d5d935800b625b7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90d91f57fdf3c880d5d935800b625b7e">&#9670;&#160;</a></span>DDRCTL_DBG0_DIS_ACT_BYPASS_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBG0_DIS_ACT_BYPASS_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a7b5c1190014c2d438ab7c23956286ce9">DDRCTL_DBG0_DIS_ACT_BYPASS_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a709d79d87e6a3fb2f86763963f572e88">DDRCTL_DBG0_DIS_ACT_BYPASS_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a709d79d87e6a3fb2f86763963f572e88"><div class="ttname"><a href="#a709d79d87e6a3fb2f86763963f572e88">DDRCTL_DBG0_DIS_ACT_BYPASS_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DBG0_DIS_ACT_BYPASS_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2556</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a7b5c1190014c2d438ab7c23956286ce9"><div class="ttname"><a href="#a7b5c1190014c2d438ab7c23956286ce9">DDRCTL_DBG0_DIS_ACT_BYPASS_MASK</a></div><div class="ttdeci">#define DDRCTL_DBG0_DIS_ACT_BYPASS_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2555</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a7b5c1190014c2d438ab7c23956286ce9" name="a7b5c1190014c2d438ab7c23956286ce9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b5c1190014c2d438ab7c23956286ce9">&#9670;&#160;</a></span>DDRCTL_DBG0_DIS_ACT_BYPASS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBG0_DIS_ACT_BYPASS_MASK&#160;&#160;&#160;(0x4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="add8af7727402ea75e1c321de26e5a11f" name="add8af7727402ea75e1c321de26e5a11f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add8af7727402ea75e1c321de26e5a11f">&#9670;&#160;</a></span>DDRCTL_DBG0_DIS_ACT_BYPASS_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBG0_DIS_ACT_BYPASS_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a709d79d87e6a3fb2f86763963f572e88">DDRCTL_DBG0_DIS_ACT_BYPASS_SHIFT</a>) &amp; <a class="code hl_define" href="#a7b5c1190014c2d438ab7c23956286ce9">DDRCTL_DBG0_DIS_ACT_BYPASS_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a709d79d87e6a3fb2f86763963f572e88" name="a709d79d87e6a3fb2f86763963f572e88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a709d79d87e6a3fb2f86763963f572e88">&#9670;&#160;</a></span>DDRCTL_DBG0_DIS_ACT_BYPASS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBG0_DIS_ACT_BYPASS_SHIFT&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9bdc1a57bfbf133843ce68d14b05c32a" name="a9bdc1a57bfbf133843ce68d14b05c32a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bdc1a57bfbf133843ce68d14b05c32a">&#9670;&#160;</a></span>DDRCTL_DBG0_DIS_COLLISION_PAGE_OPT_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBG0_DIS_COLLISION_PAGE_OPT_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a831c13dc1d2943988b0767d60935092a">DDRCTL_DBG0_DIS_COLLISION_PAGE_OPT_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a4773a5511fbce98a79ffe3793c29ac71">DDRCTL_DBG0_DIS_COLLISION_PAGE_OPT_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a4773a5511fbce98a79ffe3793c29ac71"><div class="ttname"><a href="#a4773a5511fbce98a79ffe3793c29ac71">DDRCTL_DBG0_DIS_COLLISION_PAGE_OPT_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DBG0_DIS_COLLISION_PAGE_OPT_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2543</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a831c13dc1d2943988b0767d60935092a"><div class="ttname"><a href="#a831c13dc1d2943988b0767d60935092a">DDRCTL_DBG0_DIS_COLLISION_PAGE_OPT_MASK</a></div><div class="ttdeci">#define DDRCTL_DBG0_DIS_COLLISION_PAGE_OPT_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2542</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a831c13dc1d2943988b0767d60935092a" name="a831c13dc1d2943988b0767d60935092a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a831c13dc1d2943988b0767d60935092a">&#9670;&#160;</a></span>DDRCTL_DBG0_DIS_COLLISION_PAGE_OPT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBG0_DIS_COLLISION_PAGE_OPT_MASK&#160;&#160;&#160;(0x10U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19d5dbd9d4246341aa007cdbb2564e23" name="a19d5dbd9d4246341aa007cdbb2564e23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19d5dbd9d4246341aa007cdbb2564e23">&#9670;&#160;</a></span>DDRCTL_DBG0_DIS_COLLISION_PAGE_OPT_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBG0_DIS_COLLISION_PAGE_OPT_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a4773a5511fbce98a79ffe3793c29ac71">DDRCTL_DBG0_DIS_COLLISION_PAGE_OPT_SHIFT</a>) &amp; <a class="code hl_define" href="#a831c13dc1d2943988b0767d60935092a">DDRCTL_DBG0_DIS_COLLISION_PAGE_OPT_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a4773a5511fbce98a79ffe3793c29ac71" name="a4773a5511fbce98a79ffe3793c29ac71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4773a5511fbce98a79ffe3793c29ac71">&#9670;&#160;</a></span>DDRCTL_DBG0_DIS_COLLISION_PAGE_OPT_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBG0_DIS_COLLISION_PAGE_OPT_SHIFT&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7e5b3d6ffcf802bce35c1d019d16ebc1" name="a7e5b3d6ffcf802bce35c1d019d16ebc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e5b3d6ffcf802bce35c1d019d16ebc1">&#9670;&#160;</a></span>DDRCTL_DBG0_DIS_RD_BYPASS_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBG0_DIS_RD_BYPASS_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a5d3bdb2d00b2fc2d74819ba740615f40">DDRCTL_DBG0_DIS_RD_BYPASS_MASK</a>) &gt;&gt; <a class="code hl_define" href="#aa76a777bbe39d98869c069549ec77ffc">DDRCTL_DBG0_DIS_RD_BYPASS_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a5d3bdb2d00b2fc2d74819ba740615f40"><div class="ttname"><a href="#a5d3bdb2d00b2fc2d74819ba740615f40">DDRCTL_DBG0_DIS_RD_BYPASS_MASK</a></div><div class="ttdeci">#define DDRCTL_DBG0_DIS_RD_BYPASS_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2568</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_aa76a777bbe39d98869c069549ec77ffc"><div class="ttname"><a href="#aa76a777bbe39d98869c069549ec77ffc">DDRCTL_DBG0_DIS_RD_BYPASS_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DBG0_DIS_RD_BYPASS_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2569</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a5d3bdb2d00b2fc2d74819ba740615f40" name="a5d3bdb2d00b2fc2d74819ba740615f40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d3bdb2d00b2fc2d74819ba740615f40">&#9670;&#160;</a></span>DDRCTL_DBG0_DIS_RD_BYPASS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBG0_DIS_RD_BYPASS_MASK&#160;&#160;&#160;(0x2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3edd3e506a6b347364fc18d21b12bbbb" name="a3edd3e506a6b347364fc18d21b12bbbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3edd3e506a6b347364fc18d21b12bbbb">&#9670;&#160;</a></span>DDRCTL_DBG0_DIS_RD_BYPASS_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBG0_DIS_RD_BYPASS_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#aa76a777bbe39d98869c069549ec77ffc">DDRCTL_DBG0_DIS_RD_BYPASS_SHIFT</a>) &amp; <a class="code hl_define" href="#a5d3bdb2d00b2fc2d74819ba740615f40">DDRCTL_DBG0_DIS_RD_BYPASS_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="aa76a777bbe39d98869c069549ec77ffc" name="aa76a777bbe39d98869c069549ec77ffc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa76a777bbe39d98869c069549ec77ffc">&#9670;&#160;</a></span>DDRCTL_DBG0_DIS_RD_BYPASS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBG0_DIS_RD_BYPASS_SHIFT&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9dfa0e1d64d0444a9ef7fcc16609845e" name="a9dfa0e1d64d0444a9ef7fcc16609845e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9dfa0e1d64d0444a9ef7fcc16609845e">&#9670;&#160;</a></span>DDRCTL_DBG0_DIS_WC_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBG0_DIS_WC_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a8e17e788c8ac503388e034847299138e">DDRCTL_DBG0_DIS_WC_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a55fe07c3e42a83e4e93fd5d906a28a0e">DDRCTL_DBG0_DIS_WC_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a55fe07c3e42a83e4e93fd5d906a28a0e"><div class="ttname"><a href="#a55fe07c3e42a83e4e93fd5d906a28a0e">DDRCTL_DBG0_DIS_WC_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DBG0_DIS_WC_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2581</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a8e17e788c8ac503388e034847299138e"><div class="ttname"><a href="#a8e17e788c8ac503388e034847299138e">DDRCTL_DBG0_DIS_WC_MASK</a></div><div class="ttdeci">#define DDRCTL_DBG0_DIS_WC_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2580</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a8e17e788c8ac503388e034847299138e" name="a8e17e788c8ac503388e034847299138e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e17e788c8ac503388e034847299138e">&#9670;&#160;</a></span>DDRCTL_DBG0_DIS_WC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBG0_DIS_WC_MASK&#160;&#160;&#160;(0x1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b81bc0accc57eb684c55610eb9dd379" name="a1b81bc0accc57eb684c55610eb9dd379"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b81bc0accc57eb684c55610eb9dd379">&#9670;&#160;</a></span>DDRCTL_DBG0_DIS_WC_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBG0_DIS_WC_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a55fe07c3e42a83e4e93fd5d906a28a0e">DDRCTL_DBG0_DIS_WC_SHIFT</a>) &amp; <a class="code hl_define" href="#a8e17e788c8ac503388e034847299138e">DDRCTL_DBG0_DIS_WC_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a55fe07c3e42a83e4e93fd5d906a28a0e" name="a55fe07c3e42a83e4e93fd5d906a28a0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55fe07c3e42a83e4e93fd5d906a28a0e">&#9670;&#160;</a></span>DDRCTL_DBG0_DIS_WC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBG0_DIS_WC_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aae89a2f6695b3dfa58c82db6f8b68b91" name="aae89a2f6695b3dfa58c82db6f8b68b91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae89a2f6695b3dfa58c82db6f8b68b91">&#9670;&#160;</a></span>DDRCTL_DBG1_DIS_DQ_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBG1_DIS_DQ_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#aa4aef59cfdd7161735441c2800e125ea">DDRCTL_DBG1_DIS_DQ_MASK</a>) &gt;&gt; <a class="code hl_define" href="#adbb2c2bc2a825b400108faaab685326b">DDRCTL_DBG1_DIS_DQ_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_aa4aef59cfdd7161735441c2800e125ea"><div class="ttname"><a href="#aa4aef59cfdd7161735441c2800e125ea">DDRCTL_DBG1_DIS_DQ_MASK</a></div><div class="ttdeci">#define DDRCTL_DBG1_DIS_DQ_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2608</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_adbb2c2bc2a825b400108faaab685326b"><div class="ttname"><a href="#adbb2c2bc2a825b400108faaab685326b">DDRCTL_DBG1_DIS_DQ_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DBG1_DIS_DQ_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2609</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="aa4aef59cfdd7161735441c2800e125ea" name="aa4aef59cfdd7161735441c2800e125ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4aef59cfdd7161735441c2800e125ea">&#9670;&#160;</a></span>DDRCTL_DBG1_DIS_DQ_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBG1_DIS_DQ_MASK&#160;&#160;&#160;(0x1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2ba8724b872ab594f73f33b70c9bc3e5" name="a2ba8724b872ab594f73f33b70c9bc3e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ba8724b872ab594f73f33b70c9bc3e5">&#9670;&#160;</a></span>DDRCTL_DBG1_DIS_DQ_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBG1_DIS_DQ_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#adbb2c2bc2a825b400108faaab685326b">DDRCTL_DBG1_DIS_DQ_SHIFT</a>) &amp; <a class="code hl_define" href="#aa4aef59cfdd7161735441c2800e125ea">DDRCTL_DBG1_DIS_DQ_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="adbb2c2bc2a825b400108faaab685326b" name="adbb2c2bc2a825b400108faaab685326b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbb2c2bc2a825b400108faaab685326b">&#9670;&#160;</a></span>DDRCTL_DBG1_DIS_DQ_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBG1_DIS_DQ_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e60024eef715735f33d7e427309d714" name="a8e60024eef715735f33d7e427309d714"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e60024eef715735f33d7e427309d714">&#9670;&#160;</a></span>DDRCTL_DBG1_DIS_HIF_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBG1_DIS_HIF_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a938acacc1f4647284544a5859c169b54">DDRCTL_DBG1_DIS_HIF_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a9930109ef06b0a12db2247dd2e965cd3">DDRCTL_DBG1_DIS_HIF_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a938acacc1f4647284544a5859c169b54"><div class="ttname"><a href="#a938acacc1f4647284544a5859c169b54">DDRCTL_DBG1_DIS_HIF_MASK</a></div><div class="ttdeci">#define DDRCTL_DBG1_DIS_HIF_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2594</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a9930109ef06b0a12db2247dd2e965cd3"><div class="ttname"><a href="#a9930109ef06b0a12db2247dd2e965cd3">DDRCTL_DBG1_DIS_HIF_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DBG1_DIS_HIF_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2595</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a938acacc1f4647284544a5859c169b54" name="a938acacc1f4647284544a5859c169b54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a938acacc1f4647284544a5859c169b54">&#9670;&#160;</a></span>DDRCTL_DBG1_DIS_HIF_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBG1_DIS_HIF_MASK&#160;&#160;&#160;(0x2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca51c359e15ec52449d26e5a10ff79b3" name="aca51c359e15ec52449d26e5a10ff79b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca51c359e15ec52449d26e5a10ff79b3">&#9670;&#160;</a></span>DDRCTL_DBG1_DIS_HIF_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBG1_DIS_HIF_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a9930109ef06b0a12db2247dd2e965cd3">DDRCTL_DBG1_DIS_HIF_SHIFT</a>) &amp; <a class="code hl_define" href="#a938acacc1f4647284544a5859c169b54">DDRCTL_DBG1_DIS_HIF_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a9930109ef06b0a12db2247dd2e965cd3" name="a9930109ef06b0a12db2247dd2e965cd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9930109ef06b0a12db2247dd2e965cd3">&#9670;&#160;</a></span>DDRCTL_DBG1_DIS_HIF_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBG1_DIS_HIF_SHIFT&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f11354db0aac7ae2c07e0770f5a6023" name="a1f11354db0aac7ae2c07e0770f5a6023"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f11354db0aac7ae2c07e0770f5a6023">&#9670;&#160;</a></span>DDRCTL_DBGCAM_DBG_HPR_Q_DEPTH_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBGCAM_DBG_HPR_Q_DEPTH_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a7ed04ff7ec2df1b5584f17653f6e7db4">DDRCTL_DBGCAM_DBG_HPR_Q_DEPTH_MASK</a>) &gt;&gt; <a class="code hl_define" href="#ad252d4602e187d5aab71049a47195e8c">DDRCTL_DBGCAM_DBG_HPR_Q_DEPTH_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a7ed04ff7ec2df1b5584f17653f6e7db4"><div class="ttname"><a href="#a7ed04ff7ec2df1b5584f17653f6e7db4">DDRCTL_DBGCAM_DBG_HPR_Q_DEPTH_MASK</a></div><div class="ttdeci">#define DDRCTL_DBGCAM_DBG_HPR_Q_DEPTH_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2708</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ad252d4602e187d5aab71049a47195e8c"><div class="ttname"><a href="#ad252d4602e187d5aab71049a47195e8c">DDRCTL_DBGCAM_DBG_HPR_Q_DEPTH_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DBGCAM_DBG_HPR_Q_DEPTH_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2709</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a7ed04ff7ec2df1b5584f17653f6e7db4" name="a7ed04ff7ec2df1b5584f17653f6e7db4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ed04ff7ec2df1b5584f17653f6e7db4">&#9670;&#160;</a></span>DDRCTL_DBGCAM_DBG_HPR_Q_DEPTH_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBGCAM_DBG_HPR_Q_DEPTH_MASK&#160;&#160;&#160;(0x7FU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad252d4602e187d5aab71049a47195e8c" name="ad252d4602e187d5aab71049a47195e8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad252d4602e187d5aab71049a47195e8c">&#9670;&#160;</a></span>DDRCTL_DBGCAM_DBG_HPR_Q_DEPTH_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBGCAM_DBG_HPR_Q_DEPTH_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad23c77e7c5d0ca1c83c7deb7430c8ae0" name="ad23c77e7c5d0ca1c83c7deb7430c8ae0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad23c77e7c5d0ca1c83c7deb7430c8ae0">&#9670;&#160;</a></span>DDRCTL_DBGCAM_DBG_LPR_Q_DEPTH_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBGCAM_DBG_LPR_Q_DEPTH_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a7fbd27e44de7c082e5fd1de11d00ec8e">DDRCTL_DBGCAM_DBG_LPR_Q_DEPTH_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a1085ff524aba9ead6a81bef077968b4a">DDRCTL_DBGCAM_DBG_LPR_Q_DEPTH_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a1085ff524aba9ead6a81bef077968b4a"><div class="ttname"><a href="#a1085ff524aba9ead6a81bef077968b4a">DDRCTL_DBGCAM_DBG_LPR_Q_DEPTH_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DBGCAM_DBG_LPR_Q_DEPTH_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2696</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a7fbd27e44de7c082e5fd1de11d00ec8e"><div class="ttname"><a href="#a7fbd27e44de7c082e5fd1de11d00ec8e">DDRCTL_DBGCAM_DBG_LPR_Q_DEPTH_MASK</a></div><div class="ttdeci">#define DDRCTL_DBGCAM_DBG_LPR_Q_DEPTH_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2695</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a7fbd27e44de7c082e5fd1de11d00ec8e" name="a7fbd27e44de7c082e5fd1de11d00ec8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fbd27e44de7c082e5fd1de11d00ec8e">&#9670;&#160;</a></span>DDRCTL_DBGCAM_DBG_LPR_Q_DEPTH_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBGCAM_DBG_LPR_Q_DEPTH_MASK&#160;&#160;&#160;(0x7F00U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1085ff524aba9ead6a81bef077968b4a" name="a1085ff524aba9ead6a81bef077968b4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1085ff524aba9ead6a81bef077968b4a">&#9670;&#160;</a></span>DDRCTL_DBGCAM_DBG_LPR_Q_DEPTH_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBGCAM_DBG_LPR_Q_DEPTH_SHIFT&#160;&#160;&#160;(8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abddae3df90dd0bc941fa573fcb318c28" name="abddae3df90dd0bc941fa573fcb318c28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abddae3df90dd0bc941fa573fcb318c28">&#9670;&#160;</a></span>DDRCTL_DBGCAM_DBG_RD_Q_EMPTY_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBGCAM_DBG_RD_Q_EMPTY_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a2d83a5b2c4b43d14628252be2a5a63e9">DDRCTL_DBGCAM_DBG_RD_Q_EMPTY_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a536101476662425e60b012466bfc576c">DDRCTL_DBGCAM_DBG_RD_Q_EMPTY_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a2d83a5b2c4b43d14628252be2a5a63e9"><div class="ttname"><a href="#a2d83a5b2c4b43d14628252be2a5a63e9">DDRCTL_DBGCAM_DBG_RD_Q_EMPTY_MASK</a></div><div class="ttdeci">#define DDRCTL_DBGCAM_DBG_RD_Q_EMPTY_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2658</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a536101476662425e60b012466bfc576c"><div class="ttname"><a href="#a536101476662425e60b012466bfc576c">DDRCTL_DBGCAM_DBG_RD_Q_EMPTY_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DBGCAM_DBG_RD_Q_EMPTY_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2659</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a2d83a5b2c4b43d14628252be2a5a63e9" name="a2d83a5b2c4b43d14628252be2a5a63e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d83a5b2c4b43d14628252be2a5a63e9">&#9670;&#160;</a></span>DDRCTL_DBGCAM_DBG_RD_Q_EMPTY_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBGCAM_DBG_RD_Q_EMPTY_MASK&#160;&#160;&#160;(0x2000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a536101476662425e60b012466bfc576c" name="a536101476662425e60b012466bfc576c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a536101476662425e60b012466bfc576c">&#9670;&#160;</a></span>DDRCTL_DBGCAM_DBG_RD_Q_EMPTY_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBGCAM_DBG_RD_Q_EMPTY_SHIFT&#160;&#160;&#160;(25U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2bb2c57b31de54e43d5f0b52c75bb9ee" name="a2bb2c57b31de54e43d5f0b52c75bb9ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bb2c57b31de54e43d5f0b52c75bb9ee">&#9670;&#160;</a></span>DDRCTL_DBGCAM_DBG_STALL_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBGCAM_DBG_STALL_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a995b6b486d244571e625e4fbb8b2a979">DDRCTL_DBGCAM_DBG_STALL_MASK</a>) &gt;&gt; <a class="code hl_define" href="#ad3abc932c55d6fee7405f4a3913dbe9f">DDRCTL_DBGCAM_DBG_STALL_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a995b6b486d244571e625e4fbb8b2a979"><div class="ttname"><a href="#a995b6b486d244571e625e4fbb8b2a979">DDRCTL_DBGCAM_DBG_STALL_MASK</a></div><div class="ttdeci">#define DDRCTL_DBGCAM_DBG_STALL_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2669</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ad3abc932c55d6fee7405f4a3913dbe9f"><div class="ttname"><a href="#ad3abc932c55d6fee7405f4a3913dbe9f">DDRCTL_DBGCAM_DBG_STALL_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DBGCAM_DBG_STALL_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2670</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a995b6b486d244571e625e4fbb8b2a979" name="a995b6b486d244571e625e4fbb8b2a979"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a995b6b486d244571e625e4fbb8b2a979">&#9670;&#160;</a></span>DDRCTL_DBGCAM_DBG_STALL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBGCAM_DBG_STALL_MASK&#160;&#160;&#160;(0x1000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad3abc932c55d6fee7405f4a3913dbe9f" name="ad3abc932c55d6fee7405f4a3913dbe9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3abc932c55d6fee7405f4a3913dbe9f">&#9670;&#160;</a></span>DDRCTL_DBGCAM_DBG_STALL_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBGCAM_DBG_STALL_SHIFT&#160;&#160;&#160;(24U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afdd7ba3815dd4e1fa1ecc896b79bb521" name="afdd7ba3815dd4e1fa1ecc896b79bb521"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdd7ba3815dd4e1fa1ecc896b79bb521">&#9670;&#160;</a></span>DDRCTL_DBGCAM_DBG_W_Q_DEPTH_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBGCAM_DBG_W_Q_DEPTH_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#af0e10412387f2d43aa896b0064d752c7">DDRCTL_DBGCAM_DBG_W_Q_DEPTH_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a98a18770b798d03e9676d12051a59593">DDRCTL_DBGCAM_DBG_W_Q_DEPTH_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a98a18770b798d03e9676d12051a59593"><div class="ttname"><a href="#a98a18770b798d03e9676d12051a59593">DDRCTL_DBGCAM_DBG_W_Q_DEPTH_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DBGCAM_DBG_W_Q_DEPTH_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2683</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_af0e10412387f2d43aa896b0064d752c7"><div class="ttname"><a href="#af0e10412387f2d43aa896b0064d752c7">DDRCTL_DBGCAM_DBG_W_Q_DEPTH_MASK</a></div><div class="ttdeci">#define DDRCTL_DBGCAM_DBG_W_Q_DEPTH_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2682</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="af0e10412387f2d43aa896b0064d752c7" name="af0e10412387f2d43aa896b0064d752c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0e10412387f2d43aa896b0064d752c7">&#9670;&#160;</a></span>DDRCTL_DBGCAM_DBG_W_Q_DEPTH_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBGCAM_DBG_W_Q_DEPTH_MASK&#160;&#160;&#160;(0x7F0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a98a18770b798d03e9676d12051a59593" name="a98a18770b798d03e9676d12051a59593"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98a18770b798d03e9676d12051a59593">&#9670;&#160;</a></span>DDRCTL_DBGCAM_DBG_W_Q_DEPTH_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBGCAM_DBG_W_Q_DEPTH_SHIFT&#160;&#160;&#160;(16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a413d7f3b8421ffb4396ff4e0873be4f6" name="a413d7f3b8421ffb4396ff4e0873be4f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a413d7f3b8421ffb4396ff4e0873be4f6">&#9670;&#160;</a></span>DDRCTL_DBGCAM_DBG_WR_Q_EMPTY_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBGCAM_DBG_WR_Q_EMPTY_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#ad30e2abccb3b234ee8c9b56d88db52d8">DDRCTL_DBGCAM_DBG_WR_Q_EMPTY_MASK</a>) &gt;&gt; <a class="code hl_define" href="#ad424ddf768962d4ff02368f5b9b2f242">DDRCTL_DBGCAM_DBG_WR_Q_EMPTY_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ad30e2abccb3b234ee8c9b56d88db52d8"><div class="ttname"><a href="#ad30e2abccb3b234ee8c9b56d88db52d8">DDRCTL_DBGCAM_DBG_WR_Q_EMPTY_MASK</a></div><div class="ttdeci">#define DDRCTL_DBGCAM_DBG_WR_Q_EMPTY_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2645</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ad424ddf768962d4ff02368f5b9b2f242"><div class="ttname"><a href="#ad424ddf768962d4ff02368f5b9b2f242">DDRCTL_DBGCAM_DBG_WR_Q_EMPTY_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DBGCAM_DBG_WR_Q_EMPTY_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2646</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ad30e2abccb3b234ee8c9b56d88db52d8" name="ad30e2abccb3b234ee8c9b56d88db52d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad30e2abccb3b234ee8c9b56d88db52d8">&#9670;&#160;</a></span>DDRCTL_DBGCAM_DBG_WR_Q_EMPTY_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBGCAM_DBG_WR_Q_EMPTY_MASK&#160;&#160;&#160;(0x4000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad424ddf768962d4ff02368f5b9b2f242" name="ad424ddf768962d4ff02368f5b9b2f242"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad424ddf768962d4ff02368f5b9b2f242">&#9670;&#160;</a></span>DDRCTL_DBGCAM_DBG_WR_Q_EMPTY_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBGCAM_DBG_WR_Q_EMPTY_SHIFT&#160;&#160;&#160;(26U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a24e67d5c676523aa8bfee3575465b420" name="a24e67d5c676523aa8bfee3575465b420"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24e67d5c676523aa8bfee3575465b420">&#9670;&#160;</a></span>DDRCTL_DBGCAM_RD_DATA_PIPELINE_EMPTY_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBGCAM_RD_DATA_PIPELINE_EMPTY_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a9d5d61439b23a7d9261955bd3b3ba073">DDRCTL_DBGCAM_RD_DATA_PIPELINE_EMPTY_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a37ed894c054b847c4cd40c4208d39311">DDRCTL_DBGCAM_RD_DATA_PIPELINE_EMPTY_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a37ed894c054b847c4cd40c4208d39311"><div class="ttname"><a href="#a37ed894c054b847c4cd40c4208d39311">DDRCTL_DBGCAM_RD_DATA_PIPELINE_EMPTY_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DBGCAM_RD_DATA_PIPELINE_EMPTY_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2633</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a9d5d61439b23a7d9261955bd3b3ba073"><div class="ttname"><a href="#a9d5d61439b23a7d9261955bd3b3ba073">DDRCTL_DBGCAM_RD_DATA_PIPELINE_EMPTY_MASK</a></div><div class="ttdeci">#define DDRCTL_DBGCAM_RD_DATA_PIPELINE_EMPTY_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2632</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a9d5d61439b23a7d9261955bd3b3ba073" name="a9d5d61439b23a7d9261955bd3b3ba073"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d5d61439b23a7d9261955bd3b3ba073">&#9670;&#160;</a></span>DDRCTL_DBGCAM_RD_DATA_PIPELINE_EMPTY_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBGCAM_RD_DATA_PIPELINE_EMPTY_MASK&#160;&#160;&#160;(0x10000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a37ed894c054b847c4cd40c4208d39311" name="a37ed894c054b847c4cd40c4208d39311"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37ed894c054b847c4cd40c4208d39311">&#9670;&#160;</a></span>DDRCTL_DBGCAM_RD_DATA_PIPELINE_EMPTY_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBGCAM_RD_DATA_PIPELINE_EMPTY_SHIFT&#160;&#160;&#160;(28U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab04c83c5b4f1a6ec7ce35ee8ae81f774" name="ab04c83c5b4f1a6ec7ce35ee8ae81f774"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab04c83c5b4f1a6ec7ce35ee8ae81f774">&#9670;&#160;</a></span>DDRCTL_DBGCAM_WR_DATA_PIPELINE_EMPTY_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBGCAM_WR_DATA_PIPELINE_EMPTY_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a7fec13d07ca8f99fb40d0a161c00e920">DDRCTL_DBGCAM_WR_DATA_PIPELINE_EMPTY_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a0c296e645aef9e1f1a48367ead3fe409">DDRCTL_DBGCAM_WR_DATA_PIPELINE_EMPTY_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a0c296e645aef9e1f1a48367ead3fe409"><div class="ttname"><a href="#a0c296e645aef9e1f1a48367ead3fe409">DDRCTL_DBGCAM_WR_DATA_PIPELINE_EMPTY_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DBGCAM_WR_DATA_PIPELINE_EMPTY_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2622</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a7fec13d07ca8f99fb40d0a161c00e920"><div class="ttname"><a href="#a7fec13d07ca8f99fb40d0a161c00e920">DDRCTL_DBGCAM_WR_DATA_PIPELINE_EMPTY_MASK</a></div><div class="ttdeci">#define DDRCTL_DBGCAM_WR_DATA_PIPELINE_EMPTY_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2621</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a7fec13d07ca8f99fb40d0a161c00e920" name="a7fec13d07ca8f99fb40d0a161c00e920"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fec13d07ca8f99fb40d0a161c00e920">&#9670;&#160;</a></span>DDRCTL_DBGCAM_WR_DATA_PIPELINE_EMPTY_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBGCAM_WR_DATA_PIPELINE_EMPTY_MASK&#160;&#160;&#160;(0x20000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c296e645aef9e1f1a48367ead3fe409" name="a0c296e645aef9e1f1a48367ead3fe409"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c296e645aef9e1f1a48367ead3fe409">&#9670;&#160;</a></span>DDRCTL_DBGCAM_WR_DATA_PIPELINE_EMPTY_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBGCAM_WR_DATA_PIPELINE_EMPTY_SHIFT&#160;&#160;&#160;(29U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a346192c3d01f6d0ba182afa2d312bbb9" name="a346192c3d01f6d0ba182afa2d312bbb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a346192c3d01f6d0ba182afa2d312bbb9">&#9670;&#160;</a></span>DDRCTL_DBGCMD_CTRLUPD_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBGCMD_CTRLUPD_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a44b8578e3126801aaf3df08e212e3340">DDRCTL_DBGCMD_CTRLUPD_MASK</a>) &gt;&gt; <a class="code hl_define" href="#af8829cde69a095fd12844d8ca9d845f2">DDRCTL_DBGCMD_CTRLUPD_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a44b8578e3126801aaf3df08e212e3340"><div class="ttname"><a href="#a44b8578e3126801aaf3df08e212e3340">DDRCTL_DBGCMD_CTRLUPD_MASK</a></div><div class="ttdeci">#define DDRCTL_DBGCMD_CTRLUPD_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2720</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_af8829cde69a095fd12844d8ca9d845f2"><div class="ttname"><a href="#af8829cde69a095fd12844d8ca9d845f2">DDRCTL_DBGCMD_CTRLUPD_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DBGCMD_CTRLUPD_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2721</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a44b8578e3126801aaf3df08e212e3340" name="a44b8578e3126801aaf3df08e212e3340"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44b8578e3126801aaf3df08e212e3340">&#9670;&#160;</a></span>DDRCTL_DBGCMD_CTRLUPD_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBGCMD_CTRLUPD_MASK&#160;&#160;&#160;(0x20U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a34d9861a7b1618b452580ce92244a94e" name="a34d9861a7b1618b452580ce92244a94e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34d9861a7b1618b452580ce92244a94e">&#9670;&#160;</a></span>DDRCTL_DBGCMD_CTRLUPD_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBGCMD_CTRLUPD_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#af8829cde69a095fd12844d8ca9d845f2">DDRCTL_DBGCMD_CTRLUPD_SHIFT</a>) &amp; <a class="code hl_define" href="#a44b8578e3126801aaf3df08e212e3340">DDRCTL_DBGCMD_CTRLUPD_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="af8829cde69a095fd12844d8ca9d845f2" name="af8829cde69a095fd12844d8ca9d845f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8829cde69a095fd12844d8ca9d845f2">&#9670;&#160;</a></span>DDRCTL_DBGCMD_CTRLUPD_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBGCMD_CTRLUPD_SHIFT&#160;&#160;&#160;(5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d649aedd4e69cd6c6c13b90bdf3b0fd" name="a1d649aedd4e69cd6c6c13b90bdf3b0fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d649aedd4e69cd6c6c13b90bdf3b0fd">&#9670;&#160;</a></span>DDRCTL_DBGCMD_RANK0_REFRESH_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBGCMD_RANK0_REFRESH_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a8653c58d0796a9d68f315eef42f0b2b7">DDRCTL_DBGCMD_RANK0_REFRESH_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a8a19604e5476f6f8e52ee54563cb0346">DDRCTL_DBGCMD_RANK0_REFRESH_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a8653c58d0796a9d68f315eef42f0b2b7"><div class="ttname"><a href="#a8653c58d0796a9d68f315eef42f0b2b7">DDRCTL_DBGCMD_RANK0_REFRESH_MASK</a></div><div class="ttdeci">#define DDRCTL_DBGCMD_RANK0_REFRESH_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2756</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a8a19604e5476f6f8e52ee54563cb0346"><div class="ttname"><a href="#a8a19604e5476f6f8e52ee54563cb0346">DDRCTL_DBGCMD_RANK0_REFRESH_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DBGCMD_RANK0_REFRESH_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2757</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a8653c58d0796a9d68f315eef42f0b2b7" name="a8653c58d0796a9d68f315eef42f0b2b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8653c58d0796a9d68f315eef42f0b2b7">&#9670;&#160;</a></span>DDRCTL_DBGCMD_RANK0_REFRESH_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBGCMD_RANK0_REFRESH_MASK&#160;&#160;&#160;(0x1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac77bb3164c790f91932508e92467f545" name="ac77bb3164c790f91932508e92467f545"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac77bb3164c790f91932508e92467f545">&#9670;&#160;</a></span>DDRCTL_DBGCMD_RANK0_REFRESH_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBGCMD_RANK0_REFRESH_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a8a19604e5476f6f8e52ee54563cb0346">DDRCTL_DBGCMD_RANK0_REFRESH_SHIFT</a>) &amp; <a class="code hl_define" href="#a8653c58d0796a9d68f315eef42f0b2b7">DDRCTL_DBGCMD_RANK0_REFRESH_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a8a19604e5476f6f8e52ee54563cb0346" name="a8a19604e5476f6f8e52ee54563cb0346"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a19604e5476f6f8e52ee54563cb0346">&#9670;&#160;</a></span>DDRCTL_DBGCMD_RANK0_REFRESH_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBGCMD_RANK0_REFRESH_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a111b77f2c6384515db8886720a92e69d" name="a111b77f2c6384515db8886720a92e69d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a111b77f2c6384515db8886720a92e69d">&#9670;&#160;</a></span>DDRCTL_DBGCMD_RANK1_REFRESH_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBGCMD_RANK1_REFRESH_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#aca0695d990d7d9b84de9dcdd7a1257f7">DDRCTL_DBGCMD_RANK1_REFRESH_MASK</a>) &gt;&gt; <a class="code hl_define" href="#ac8b1f50b27bd3cae78dc6f0b8eccfe6a">DDRCTL_DBGCMD_RANK1_REFRESH_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ac8b1f50b27bd3cae78dc6f0b8eccfe6a"><div class="ttname"><a href="#ac8b1f50b27bd3cae78dc6f0b8eccfe6a">DDRCTL_DBGCMD_RANK1_REFRESH_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DBGCMD_RANK1_REFRESH_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2745</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_aca0695d990d7d9b84de9dcdd7a1257f7"><div class="ttname"><a href="#aca0695d990d7d9b84de9dcdd7a1257f7">DDRCTL_DBGCMD_RANK1_REFRESH_MASK</a></div><div class="ttdeci">#define DDRCTL_DBGCMD_RANK1_REFRESH_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2744</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="aca0695d990d7d9b84de9dcdd7a1257f7" name="aca0695d990d7d9b84de9dcdd7a1257f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca0695d990d7d9b84de9dcdd7a1257f7">&#9670;&#160;</a></span>DDRCTL_DBGCMD_RANK1_REFRESH_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBGCMD_RANK1_REFRESH_MASK&#160;&#160;&#160;(0x2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a068d7e110e8c9acaac6ed871b0fcf27c" name="a068d7e110e8c9acaac6ed871b0fcf27c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a068d7e110e8c9acaac6ed871b0fcf27c">&#9670;&#160;</a></span>DDRCTL_DBGCMD_RANK1_REFRESH_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBGCMD_RANK1_REFRESH_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#ac8b1f50b27bd3cae78dc6f0b8eccfe6a">DDRCTL_DBGCMD_RANK1_REFRESH_SHIFT</a>) &amp; <a class="code hl_define" href="#aca0695d990d7d9b84de9dcdd7a1257f7">DDRCTL_DBGCMD_RANK1_REFRESH_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="ac8b1f50b27bd3cae78dc6f0b8eccfe6a" name="ac8b1f50b27bd3cae78dc6f0b8eccfe6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8b1f50b27bd3cae78dc6f0b8eccfe6a">&#9670;&#160;</a></span>DDRCTL_DBGCMD_RANK1_REFRESH_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBGCMD_RANK1_REFRESH_SHIFT&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2af553f088b00e1f9ed66c2ba62618fd" name="a2af553f088b00e1f9ed66c2ba62618fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2af553f088b00e1f9ed66c2ba62618fd">&#9670;&#160;</a></span>DDRCTL_DBGCMD_ZQ_CALIB_SHORT_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBGCMD_ZQ_CALIB_SHORT_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a766c1195d1b8a73a44b911a09153b0c1">DDRCTL_DBGCMD_ZQ_CALIB_SHORT_MASK</a>) &gt;&gt; <a class="code hl_define" href="#aa649cdb24587788af416125d18968df9">DDRCTL_DBGCMD_ZQ_CALIB_SHORT_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a766c1195d1b8a73a44b911a09153b0c1"><div class="ttname"><a href="#a766c1195d1b8a73a44b911a09153b0c1">DDRCTL_DBGCMD_ZQ_CALIB_SHORT_MASK</a></div><div class="ttdeci">#define DDRCTL_DBGCMD_ZQ_CALIB_SHORT_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2732</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_aa649cdb24587788af416125d18968df9"><div class="ttname"><a href="#aa649cdb24587788af416125d18968df9">DDRCTL_DBGCMD_ZQ_CALIB_SHORT_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DBGCMD_ZQ_CALIB_SHORT_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2733</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a766c1195d1b8a73a44b911a09153b0c1" name="a766c1195d1b8a73a44b911a09153b0c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a766c1195d1b8a73a44b911a09153b0c1">&#9670;&#160;</a></span>DDRCTL_DBGCMD_ZQ_CALIB_SHORT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBGCMD_ZQ_CALIB_SHORT_MASK&#160;&#160;&#160;(0x10U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5cbb4dcb9c91f8576f3d477229d5d090" name="a5cbb4dcb9c91f8576f3d477229d5d090"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cbb4dcb9c91f8576f3d477229d5d090">&#9670;&#160;</a></span>DDRCTL_DBGCMD_ZQ_CALIB_SHORT_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBGCMD_ZQ_CALIB_SHORT_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#aa649cdb24587788af416125d18968df9">DDRCTL_DBGCMD_ZQ_CALIB_SHORT_SHIFT</a>) &amp; <a class="code hl_define" href="#a766c1195d1b8a73a44b911a09153b0c1">DDRCTL_DBGCMD_ZQ_CALIB_SHORT_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="aa649cdb24587788af416125d18968df9" name="aa649cdb24587788af416125d18968df9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa649cdb24587788af416125d18968df9">&#9670;&#160;</a></span>DDRCTL_DBGCMD_ZQ_CALIB_SHORT_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBGCMD_ZQ_CALIB_SHORT_SHIFT&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a831be124ee01b2827b5d2124461c8ac4" name="a831be124ee01b2827b5d2124461c8ac4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a831be124ee01b2827b5d2124461c8ac4">&#9670;&#160;</a></span>DDRCTL_DBGSTAT_CTRLUPD_BUSY_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBGSTAT_CTRLUPD_BUSY_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a7f9aa30687be629ba4372bbaa817ed85">DDRCTL_DBGSTAT_CTRLUPD_BUSY_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a10773f9e7d0b0427b0bd98273959cb6c">DDRCTL_DBGSTAT_CTRLUPD_BUSY_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a10773f9e7d0b0427b0bd98273959cb6c"><div class="ttname"><a href="#a10773f9e7d0b0427b0bd98273959cb6c">DDRCTL_DBGSTAT_CTRLUPD_BUSY_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DBGSTAT_CTRLUPD_BUSY_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2772</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a7f9aa30687be629ba4372bbaa817ed85"><div class="ttname"><a href="#a7f9aa30687be629ba4372bbaa817ed85">DDRCTL_DBGSTAT_CTRLUPD_BUSY_MASK</a></div><div class="ttdeci">#define DDRCTL_DBGSTAT_CTRLUPD_BUSY_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2771</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a7f9aa30687be629ba4372bbaa817ed85" name="a7f9aa30687be629ba4372bbaa817ed85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f9aa30687be629ba4372bbaa817ed85">&#9670;&#160;</a></span>DDRCTL_DBGSTAT_CTRLUPD_BUSY_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBGSTAT_CTRLUPD_BUSY_MASK&#160;&#160;&#160;(0x20U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10773f9e7d0b0427b0bd98273959cb6c" name="a10773f9e7d0b0427b0bd98273959cb6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10773f9e7d0b0427b0bd98273959cb6c">&#9670;&#160;</a></span>DDRCTL_DBGSTAT_CTRLUPD_BUSY_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBGSTAT_CTRLUPD_BUSY_SHIFT&#160;&#160;&#160;(5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c5179818dded715f390ab143eba0793" name="a9c5179818dded715f390ab143eba0793"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c5179818dded715f390ab143eba0793">&#9670;&#160;</a></span>DDRCTL_DBGSTAT_RANK0_REFRESH_BUSY_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBGSTAT_RANK0_REFRESH_BUSY_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a76a66f0ed43a50a215145754fe847854">DDRCTL_DBGSTAT_RANK0_REFRESH_BUSY_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a35ec63e4a309c226a2a680e7fd47c887">DDRCTL_DBGSTAT_RANK0_REFRESH_BUSY_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a35ec63e4a309c226a2a680e7fd47c887"><div class="ttname"><a href="#a35ec63e4a309c226a2a680e7fd47c887">DDRCTL_DBGSTAT_RANK0_REFRESH_BUSY_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DBGSTAT_RANK0_REFRESH_BUSY_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2811</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a76a66f0ed43a50a215145754fe847854"><div class="ttname"><a href="#a76a66f0ed43a50a215145754fe847854">DDRCTL_DBGSTAT_RANK0_REFRESH_BUSY_MASK</a></div><div class="ttdeci">#define DDRCTL_DBGSTAT_RANK0_REFRESH_BUSY_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2810</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a76a66f0ed43a50a215145754fe847854" name="a76a66f0ed43a50a215145754fe847854"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76a66f0ed43a50a215145754fe847854">&#9670;&#160;</a></span>DDRCTL_DBGSTAT_RANK0_REFRESH_BUSY_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBGSTAT_RANK0_REFRESH_BUSY_MASK&#160;&#160;&#160;(0x1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a35ec63e4a309c226a2a680e7fd47c887" name="a35ec63e4a309c226a2a680e7fd47c887"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35ec63e4a309c226a2a680e7fd47c887">&#9670;&#160;</a></span>DDRCTL_DBGSTAT_RANK0_REFRESH_BUSY_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBGSTAT_RANK0_REFRESH_BUSY_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5090377c6bae5894692071bd8aa59f36" name="a5090377c6bae5894692071bd8aa59f36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5090377c6bae5894692071bd8aa59f36">&#9670;&#160;</a></span>DDRCTL_DBGSTAT_RANK1_REFRESH_BUSY_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBGSTAT_RANK1_REFRESH_BUSY_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#aa2df405c7cd8d50c6cd3e3c5f7e2299b">DDRCTL_DBGSTAT_RANK1_REFRESH_BUSY_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a2ac7449b0777b4529e765301882cfa43">DDRCTL_DBGSTAT_RANK1_REFRESH_BUSY_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a2ac7449b0777b4529e765301882cfa43"><div class="ttname"><a href="#a2ac7449b0777b4529e765301882cfa43">DDRCTL_DBGSTAT_RANK1_REFRESH_BUSY_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DBGSTAT_RANK1_REFRESH_BUSY_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2798</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_aa2df405c7cd8d50c6cd3e3c5f7e2299b"><div class="ttname"><a href="#aa2df405c7cd8d50c6cd3e3c5f7e2299b">DDRCTL_DBGSTAT_RANK1_REFRESH_BUSY_MASK</a></div><div class="ttdeci">#define DDRCTL_DBGSTAT_RANK1_REFRESH_BUSY_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2797</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="aa2df405c7cd8d50c6cd3e3c5f7e2299b" name="aa2df405c7cd8d50c6cd3e3c5f7e2299b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2df405c7cd8d50c6cd3e3c5f7e2299b">&#9670;&#160;</a></span>DDRCTL_DBGSTAT_RANK1_REFRESH_BUSY_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBGSTAT_RANK1_REFRESH_BUSY_MASK&#160;&#160;&#160;(0x2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2ac7449b0777b4529e765301882cfa43" name="a2ac7449b0777b4529e765301882cfa43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ac7449b0777b4529e765301882cfa43">&#9670;&#160;</a></span>DDRCTL_DBGSTAT_RANK1_REFRESH_BUSY_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBGSTAT_RANK1_REFRESH_BUSY_SHIFT&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a80b0a269e9f23073d6cf9d34dd9c8f1d" name="a80b0a269e9f23073d6cf9d34dd9c8f1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80b0a269e9f23073d6cf9d34dd9c8f1d">&#9670;&#160;</a></span>DDRCTL_DBGSTAT_ZQ_CALIB_SHORT_BUSY_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBGSTAT_ZQ_CALIB_SHORT_BUSY_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a99961b45bb958750f1d999a34d30c74e">DDRCTL_DBGSTAT_ZQ_CALIB_SHORT_BUSY_MASK</a>) &gt;&gt; <a class="code hl_define" href="#ae0c43d32c3056588a8021ac190854671">DDRCTL_DBGSTAT_ZQ_CALIB_SHORT_BUSY_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a99961b45bb958750f1d999a34d30c74e"><div class="ttname"><a href="#a99961b45bb958750f1d999a34d30c74e">DDRCTL_DBGSTAT_ZQ_CALIB_SHORT_BUSY_MASK</a></div><div class="ttdeci">#define DDRCTL_DBGSTAT_ZQ_CALIB_SHORT_BUSY_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2784</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ae0c43d32c3056588a8021ac190854671"><div class="ttname"><a href="#ae0c43d32c3056588a8021ac190854671">DDRCTL_DBGSTAT_ZQ_CALIB_SHORT_BUSY_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DBGSTAT_ZQ_CALIB_SHORT_BUSY_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2785</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a99961b45bb958750f1d999a34d30c74e" name="a99961b45bb958750f1d999a34d30c74e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99961b45bb958750f1d999a34d30c74e">&#9670;&#160;</a></span>DDRCTL_DBGSTAT_ZQ_CALIB_SHORT_BUSY_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBGSTAT_ZQ_CALIB_SHORT_BUSY_MASK&#160;&#160;&#160;(0x10U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae0c43d32c3056588a8021ac190854671" name="ae0c43d32c3056588a8021ac190854671"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0c43d32c3056588a8021ac190854671">&#9670;&#160;</a></span>DDRCTL_DBGSTAT_ZQ_CALIB_SHORT_BUSY_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DBGSTAT_ZQ_CALIB_SHORT_BUSY_SHIFT&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a12442e8d767e5744c0ed0e696dbd9a70" name="a12442e8d767e5744c0ed0e696dbd9a70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12442e8d767e5744c0ed0e696dbd9a70">&#9670;&#160;</a></span>DDRCTL_DFILPCFG0_DFI_LP_EN_PD_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFILPCFG0_DFI_LP_EN_PD_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a350e41d042d74824b1a442d697191b4c">DDRCTL_DFILPCFG0_DFI_LP_EN_PD_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a179055216b2e7eb10644dd86f8cc8c00">DDRCTL_DFILPCFG0_DFI_LP_EN_PD_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a179055216b2e7eb10644dd86f8cc8c00"><div class="ttname"><a href="#a179055216b2e7eb10644dd86f8cc8c00">DDRCTL_DFILPCFG0_DFI_LP_EN_PD_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DFILPCFG0_DFI_LP_EN_PD_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1625</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a350e41d042d74824b1a442d697191b4c"><div class="ttname"><a href="#a350e41d042d74824b1a442d697191b4c">DDRCTL_DFILPCFG0_DFI_LP_EN_PD_MASK</a></div><div class="ttdeci">#define DDRCTL_DFILPCFG0_DFI_LP_EN_PD_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1624</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a350e41d042d74824b1a442d697191b4c" name="a350e41d042d74824b1a442d697191b4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a350e41d042d74824b1a442d697191b4c">&#9670;&#160;</a></span>DDRCTL_DFILPCFG0_DFI_LP_EN_PD_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFILPCFG0_DFI_LP_EN_PD_MASK&#160;&#160;&#160;(0x1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa785f842f7faa2daa5ff0cab05066671" name="aa785f842f7faa2daa5ff0cab05066671"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa785f842f7faa2daa5ff0cab05066671">&#9670;&#160;</a></span>DDRCTL_DFILPCFG0_DFI_LP_EN_PD_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFILPCFG0_DFI_LP_EN_PD_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a179055216b2e7eb10644dd86f8cc8c00">DDRCTL_DFILPCFG0_DFI_LP_EN_PD_SHIFT</a>) &amp; <a class="code hl_define" href="#a350e41d042d74824b1a442d697191b4c">DDRCTL_DFILPCFG0_DFI_LP_EN_PD_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a179055216b2e7eb10644dd86f8cc8c00" name="a179055216b2e7eb10644dd86f8cc8c00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a179055216b2e7eb10644dd86f8cc8c00">&#9670;&#160;</a></span>DDRCTL_DFILPCFG0_DFI_LP_EN_PD_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFILPCFG0_DFI_LP_EN_PD_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa5ec140c91a2425cd310c74de8887093" name="aa5ec140c91a2425cd310c74de8887093"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5ec140c91a2425cd310c74de8887093">&#9670;&#160;</a></span>DDRCTL_DFILPCFG0_DFI_LP_EN_SR_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFILPCFG0_DFI_LP_EN_SR_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#adf001b1b9ae2ec0e5aa4d975dafe8a7a">DDRCTL_DFILPCFG0_DFI_LP_EN_SR_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a4e3234d3948c34f5c2ba5b70642aa83d">DDRCTL_DFILPCFG0_DFI_LP_EN_SR_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a4e3234d3948c34f5c2ba5b70642aa83d"><div class="ttname"><a href="#a4e3234d3948c34f5c2ba5b70642aa83d">DDRCTL_DFILPCFG0_DFI_LP_EN_SR_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DFILPCFG0_DFI_LP_EN_SR_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1584</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_adf001b1b9ae2ec0e5aa4d975dafe8a7a"><div class="ttname"><a href="#adf001b1b9ae2ec0e5aa4d975dafe8a7a">DDRCTL_DFILPCFG0_DFI_LP_EN_SR_MASK</a></div><div class="ttdeci">#define DDRCTL_DFILPCFG0_DFI_LP_EN_SR_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1583</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="adf001b1b9ae2ec0e5aa4d975dafe8a7a" name="adf001b1b9ae2ec0e5aa4d975dafe8a7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf001b1b9ae2ec0e5aa4d975dafe8a7a">&#9670;&#160;</a></span>DDRCTL_DFILPCFG0_DFI_LP_EN_SR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFILPCFG0_DFI_LP_EN_SR_MASK&#160;&#160;&#160;(0x100U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a426f241af1a3033e926e20fe43b2f2a3" name="a426f241af1a3033e926e20fe43b2f2a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a426f241af1a3033e926e20fe43b2f2a3">&#9670;&#160;</a></span>DDRCTL_DFILPCFG0_DFI_LP_EN_SR_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFILPCFG0_DFI_LP_EN_SR_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a4e3234d3948c34f5c2ba5b70642aa83d">DDRCTL_DFILPCFG0_DFI_LP_EN_SR_SHIFT</a>) &amp; <a class="code hl_define" href="#adf001b1b9ae2ec0e5aa4d975dafe8a7a">DDRCTL_DFILPCFG0_DFI_LP_EN_SR_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a4e3234d3948c34f5c2ba5b70642aa83d" name="a4e3234d3948c34f5c2ba5b70642aa83d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e3234d3948c34f5c2ba5b70642aa83d">&#9670;&#160;</a></span>DDRCTL_DFILPCFG0_DFI_LP_EN_SR_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFILPCFG0_DFI_LP_EN_SR_SHIFT&#160;&#160;&#160;(8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac498149fa1b080f7417ff7c9ea17f49e" name="ac498149fa1b080f7417ff7c9ea17f49e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac498149fa1b080f7417ff7c9ea17f49e">&#9670;&#160;</a></span>DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_PD_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_PD_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a137fa583fae116d1822629704b41c545">DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_PD_MASK</a>) &gt;&gt; <a class="code hl_define" href="#aa94282c4658836235857428dc5350c37">DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_PD_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a137fa583fae116d1822629704b41c545"><div class="ttname"><a href="#a137fa583fae116d1822629704b41c545">DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_PD_MASK</a></div><div class="ttdeci">#define DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_PD_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1610</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_aa94282c4658836235857428dc5350c37"><div class="ttname"><a href="#aa94282c4658836235857428dc5350c37">DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_PD_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_PD_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1611</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a137fa583fae116d1822629704b41c545" name="a137fa583fae116d1822629704b41c545"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a137fa583fae116d1822629704b41c545">&#9670;&#160;</a></span>DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_PD_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_PD_MASK&#160;&#160;&#160;(0xF0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ed9120b1aeb2360f6610d8ff0c19c95" name="a0ed9120b1aeb2360f6610d8ff0c19c95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ed9120b1aeb2360f6610d8ff0c19c95">&#9670;&#160;</a></span>DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_PD_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_PD_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#aa94282c4658836235857428dc5350c37">DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_PD_SHIFT</a>) &amp; <a class="code hl_define" href="#a137fa583fae116d1822629704b41c545">DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_PD_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="aa94282c4658836235857428dc5350c37" name="aa94282c4658836235857428dc5350c37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa94282c4658836235857428dc5350c37">&#9670;&#160;</a></span>DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_PD_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_PD_SHIFT&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaa9ae79024fff2125a7c84c6036b0f67" name="aaa9ae79024fff2125a7c84c6036b0f67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa9ae79024fff2125a7c84c6036b0f67">&#9670;&#160;</a></span>DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_SR_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_SR_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a68bbb5f8618cfab81c8726bc4d4c3e35">DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_SR_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a70162782eaebd7b70067831c2f11b3b3">DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_SR_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a68bbb5f8618cfab81c8726bc4d4c3e35"><div class="ttname"><a href="#a68bbb5f8618cfab81c8726bc4d4c3e35">DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_SR_MASK</a></div><div class="ttdeci">#define DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_SR_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1569</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a70162782eaebd7b70067831c2f11b3b3"><div class="ttname"><a href="#a70162782eaebd7b70067831c2f11b3b3">DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_SR_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_SR_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1570</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a68bbb5f8618cfab81c8726bc4d4c3e35" name="a68bbb5f8618cfab81c8726bc4d4c3e35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68bbb5f8618cfab81c8726bc4d4c3e35">&#9670;&#160;</a></span>DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_SR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_SR_MASK&#160;&#160;&#160;(0xF000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a25ace32917baf16a83f29e7ea71eeca0" name="a25ace32917baf16a83f29e7ea71eeca0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25ace32917baf16a83f29e7ea71eeca0">&#9670;&#160;</a></span>DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_SR_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_SR_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a70162782eaebd7b70067831c2f11b3b3">DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_SR_SHIFT</a>) &amp; <a class="code hl_define" href="#a68bbb5f8618cfab81c8726bc4d4c3e35">DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_SR_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a70162782eaebd7b70067831c2f11b3b3" name="a70162782eaebd7b70067831c2f11b3b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70162782eaebd7b70067831c2f11b3b3">&#9670;&#160;</a></span>DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_SR_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_SR_SHIFT&#160;&#160;&#160;(12U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7c65f4a263114aa670f95d45d48a1361" name="a7c65f4a263114aa670f95d45d48a1361"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c65f4a263114aa670f95d45d48a1361">&#9670;&#160;</a></span>DDRCTL_DFILPCFG0_DFI_TLP_RESP_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFILPCFG0_DFI_TLP_RESP_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#af5ba2275ed2c9a2a0206a80256641d74">DDRCTL_DFILPCFG0_DFI_TLP_RESP_MASK</a>) &gt;&gt; <a class="code hl_define" href="#abd8d058f0abed218624ebbe85467f02e">DDRCTL_DFILPCFG0_DFI_TLP_RESP_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_abd8d058f0abed218624ebbe85467f02e"><div class="ttname"><a href="#abd8d058f0abed218624ebbe85467f02e">DDRCTL_DFILPCFG0_DFI_TLP_RESP_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DFILPCFG0_DFI_TLP_RESP_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1543</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_af5ba2275ed2c9a2a0206a80256641d74"><div class="ttname"><a href="#af5ba2275ed2c9a2a0206a80256641d74">DDRCTL_DFILPCFG0_DFI_TLP_RESP_MASK</a></div><div class="ttdeci">#define DDRCTL_DFILPCFG0_DFI_TLP_RESP_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1542</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="af5ba2275ed2c9a2a0206a80256641d74" name="af5ba2275ed2c9a2a0206a80256641d74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5ba2275ed2c9a2a0206a80256641d74">&#9670;&#160;</a></span>DDRCTL_DFILPCFG0_DFI_TLP_RESP_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFILPCFG0_DFI_TLP_RESP_MASK&#160;&#160;&#160;(0xF000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7157a67ce42b90e436001bf1d0f1a968" name="a7157a67ce42b90e436001bf1d0f1a968"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7157a67ce42b90e436001bf1d0f1a968">&#9670;&#160;</a></span>DDRCTL_DFILPCFG0_DFI_TLP_RESP_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFILPCFG0_DFI_TLP_RESP_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#abd8d058f0abed218624ebbe85467f02e">DDRCTL_DFILPCFG0_DFI_TLP_RESP_SHIFT</a>) &amp; <a class="code hl_define" href="#af5ba2275ed2c9a2a0206a80256641d74">DDRCTL_DFILPCFG0_DFI_TLP_RESP_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="abd8d058f0abed218624ebbe85467f02e" name="abd8d058f0abed218624ebbe85467f02e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd8d058f0abed218624ebbe85467f02e">&#9670;&#160;</a></span>DDRCTL_DFILPCFG0_DFI_TLP_RESP_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFILPCFG0_DFI_TLP_RESP_SHIFT&#160;&#160;&#160;(24U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb7da9856218a891832d350566871561" name="acb7da9856218a891832d350566871561"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb7da9856218a891832d350566871561">&#9670;&#160;</a></span>DDRCTL_DFIMISC_DFI_INIT_COMPLETE_EN_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFIMISC_DFI_INIT_COMPLETE_EN_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a4bd561887935a9fcccd66b74b13aca33">DDRCTL_DFIMISC_DFI_INIT_COMPLETE_EN_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a3c28454d167ea796d559a9d9057460d2">DDRCTL_DFIMISC_DFI_INIT_COMPLETE_EN_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a3c28454d167ea796d559a9d9057460d2"><div class="ttname"><a href="#a3c28454d167ea796d559a9d9057460d2">DDRCTL_DFIMISC_DFI_INIT_COMPLETE_EN_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DFIMISC_DFI_INIT_COMPLETE_EN_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1769</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a4bd561887935a9fcccd66b74b13aca33"><div class="ttname"><a href="#a4bd561887935a9fcccd66b74b13aca33">DDRCTL_DFIMISC_DFI_INIT_COMPLETE_EN_MASK</a></div><div class="ttdeci">#define DDRCTL_DFIMISC_DFI_INIT_COMPLETE_EN_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1768</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a4bd561887935a9fcccd66b74b13aca33" name="a4bd561887935a9fcccd66b74b13aca33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bd561887935a9fcccd66b74b13aca33">&#9670;&#160;</a></span>DDRCTL_DFIMISC_DFI_INIT_COMPLETE_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFIMISC_DFI_INIT_COMPLETE_EN_MASK&#160;&#160;&#160;(0x1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a09d0b7ad66d17fbc413b28187f02fad4" name="a09d0b7ad66d17fbc413b28187f02fad4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09d0b7ad66d17fbc413b28187f02fad4">&#9670;&#160;</a></span>DDRCTL_DFIMISC_DFI_INIT_COMPLETE_EN_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFIMISC_DFI_INIT_COMPLETE_EN_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a3c28454d167ea796d559a9d9057460d2">DDRCTL_DFIMISC_DFI_INIT_COMPLETE_EN_SHIFT</a>) &amp; <a class="code hl_define" href="#a4bd561887935a9fcccd66b74b13aca33">DDRCTL_DFIMISC_DFI_INIT_COMPLETE_EN_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a3c28454d167ea796d559a9d9057460d2" name="a3c28454d167ea796d559a9d9057460d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c28454d167ea796d559a9d9057460d2">&#9670;&#160;</a></span>DDRCTL_DFIMISC_DFI_INIT_COMPLETE_EN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFIMISC_DFI_INIT_COMPLETE_EN_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2fe3915f23d116071de26cf02e043db" name="aa2fe3915f23d116071de26cf02e043db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2fe3915f23d116071de26cf02e043db">&#9670;&#160;</a></span>DDRCTL_DFITMG0_DFI_RDDATA_USE_SDR_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFITMG0_DFI_RDDATA_USE_SDR_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a8ad507fe740552c75b559c89e94420ee">DDRCTL_DFITMG0_DFI_RDDATA_USE_SDR_MASK</a>) &gt;&gt; <a class="code hl_define" href="#ad11e757b6052c5b17b6dc3b396e23fa2">DDRCTL_DFITMG0_DFI_RDDATA_USE_SDR_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a8ad507fe740552c75b559c89e94420ee"><div class="ttname"><a href="#a8ad507fe740552c75b559c89e94420ee">DDRCTL_DFITMG0_DFI_RDDATA_USE_SDR_MASK</a></div><div class="ttdeci">#define DDRCTL_DFITMG0_DFI_RDDATA_USE_SDR_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1431</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ad11e757b6052c5b17b6dc3b396e23fa2"><div class="ttname"><a href="#ad11e757b6052c5b17b6dc3b396e23fa2">DDRCTL_DFITMG0_DFI_RDDATA_USE_SDR_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DFITMG0_DFI_RDDATA_USE_SDR_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1432</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a8ad507fe740552c75b559c89e94420ee" name="a8ad507fe740552c75b559c89e94420ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ad507fe740552c75b559c89e94420ee">&#9670;&#160;</a></span>DDRCTL_DFITMG0_DFI_RDDATA_USE_SDR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFITMG0_DFI_RDDATA_USE_SDR_MASK&#160;&#160;&#160;(0x800000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af781f4eb35e9d6b989bdb8fa56f6a945" name="af781f4eb35e9d6b989bdb8fa56f6a945"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af781f4eb35e9d6b989bdb8fa56f6a945">&#9670;&#160;</a></span>DDRCTL_DFITMG0_DFI_RDDATA_USE_SDR_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFITMG0_DFI_RDDATA_USE_SDR_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#ad11e757b6052c5b17b6dc3b396e23fa2">DDRCTL_DFITMG0_DFI_RDDATA_USE_SDR_SHIFT</a>) &amp; <a class="code hl_define" href="#a8ad507fe740552c75b559c89e94420ee">DDRCTL_DFITMG0_DFI_RDDATA_USE_SDR_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="ad11e757b6052c5b17b6dc3b396e23fa2" name="ad11e757b6052c5b17b6dc3b396e23fa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad11e757b6052c5b17b6dc3b396e23fa2">&#9670;&#160;</a></span>DDRCTL_DFITMG0_DFI_RDDATA_USE_SDR_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFITMG0_DFI_RDDATA_USE_SDR_SHIFT&#160;&#160;&#160;(23U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad4e22b136ff808138f7787846bced29c" name="ad4e22b136ff808138f7787846bced29c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4e22b136ff808138f7787846bced29c">&#9670;&#160;</a></span>DDRCTL_DFITMG0_DFI_T_CTRL_DELAY_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFITMG0_DFI_T_CTRL_DELAY_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#ac8fd636ef357fad3d004bf27407e524e">DDRCTL_DFITMG0_DFI_T_CTRL_DELAY_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a8f13bf9725539f957f2cca1ae358e11d">DDRCTL_DFITMG0_DFI_T_CTRL_DELAY_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a8f13bf9725539f957f2cca1ae358e11d"><div class="ttname"><a href="#a8f13bf9725539f957f2cca1ae358e11d">DDRCTL_DFITMG0_DFI_T_CTRL_DELAY_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DFITMG0_DFI_T_CTRL_DELAY_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1417</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ac8fd636ef357fad3d004bf27407e524e"><div class="ttname"><a href="#ac8fd636ef357fad3d004bf27407e524e">DDRCTL_DFITMG0_DFI_T_CTRL_DELAY_MASK</a></div><div class="ttdeci">#define DDRCTL_DFITMG0_DFI_T_CTRL_DELAY_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1416</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ac8fd636ef357fad3d004bf27407e524e" name="ac8fd636ef357fad3d004bf27407e524e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8fd636ef357fad3d004bf27407e524e">&#9670;&#160;</a></span>DDRCTL_DFITMG0_DFI_T_CTRL_DELAY_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFITMG0_DFI_T_CTRL_DELAY_MASK&#160;&#160;&#160;(0x1F000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a74870b7d4c7299fd68917dfa6304a338" name="a74870b7d4c7299fd68917dfa6304a338"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74870b7d4c7299fd68917dfa6304a338">&#9670;&#160;</a></span>DDRCTL_DFITMG0_DFI_T_CTRL_DELAY_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFITMG0_DFI_T_CTRL_DELAY_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a8f13bf9725539f957f2cca1ae358e11d">DDRCTL_DFITMG0_DFI_T_CTRL_DELAY_SHIFT</a>) &amp; <a class="code hl_define" href="#ac8fd636ef357fad3d004bf27407e524e">DDRCTL_DFITMG0_DFI_T_CTRL_DELAY_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a8f13bf9725539f957f2cca1ae358e11d" name="a8f13bf9725539f957f2cca1ae358e11d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f13bf9725539f957f2cca1ae358e11d">&#9670;&#160;</a></span>DDRCTL_DFITMG0_DFI_T_CTRL_DELAY_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFITMG0_DFI_T_CTRL_DELAY_SHIFT&#160;&#160;&#160;(24U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad68e6236ccaf408322802164e26bd60e" name="ad68e6236ccaf408322802164e26bd60e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad68e6236ccaf408322802164e26bd60e">&#9670;&#160;</a></span>DDRCTL_DFITMG0_DFI_T_RDDATA_EN_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFITMG0_DFI_T_RDDATA_EN_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#adcc94eee8a7fd4bfc0458fbfd3b17fc7">DDRCTL_DFITMG0_DFI_T_RDDATA_EN_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a537c5f228cf732752ec844230bc12689">DDRCTL_DFITMG0_DFI_T_RDDATA_EN_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a537c5f228cf732752ec844230bc12689"><div class="ttname"><a href="#a537c5f228cf732752ec844230bc12689">DDRCTL_DFITMG0_DFI_T_RDDATA_EN_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DFITMG0_DFI_T_RDDATA_EN_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1446</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_adcc94eee8a7fd4bfc0458fbfd3b17fc7"><div class="ttname"><a href="#adcc94eee8a7fd4bfc0458fbfd3b17fc7">DDRCTL_DFITMG0_DFI_T_RDDATA_EN_MASK</a></div><div class="ttdeci">#define DDRCTL_DFITMG0_DFI_T_RDDATA_EN_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1445</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="adcc94eee8a7fd4bfc0458fbfd3b17fc7" name="adcc94eee8a7fd4bfc0458fbfd3b17fc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcc94eee8a7fd4bfc0458fbfd3b17fc7">&#9670;&#160;</a></span>DDRCTL_DFITMG0_DFI_T_RDDATA_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFITMG0_DFI_T_RDDATA_EN_MASK&#160;&#160;&#160;(0x3F0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab02c7223f5291b99b722581bf920d58c" name="ab02c7223f5291b99b722581bf920d58c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab02c7223f5291b99b722581bf920d58c">&#9670;&#160;</a></span>DDRCTL_DFITMG0_DFI_T_RDDATA_EN_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFITMG0_DFI_T_RDDATA_EN_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a537c5f228cf732752ec844230bc12689">DDRCTL_DFITMG0_DFI_T_RDDATA_EN_SHIFT</a>) &amp; <a class="code hl_define" href="#adcc94eee8a7fd4bfc0458fbfd3b17fc7">DDRCTL_DFITMG0_DFI_T_RDDATA_EN_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a537c5f228cf732752ec844230bc12689" name="a537c5f228cf732752ec844230bc12689"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a537c5f228cf732752ec844230bc12689">&#9670;&#160;</a></span>DDRCTL_DFITMG0_DFI_T_RDDATA_EN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFITMG0_DFI_T_RDDATA_EN_SHIFT&#160;&#160;&#160;(16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a768af6df0a2fcb9f3a3fcb37b8e1b37d" name="a768af6df0a2fcb9f3a3fcb37b8e1b37d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a768af6df0a2fcb9f3a3fcb37b8e1b37d">&#9670;&#160;</a></span>DDRCTL_DFITMG0_DFI_TPHY_WRDATA_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFITMG0_DFI_TPHY_WRDATA_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#af753d4ebfc1a51a157c06c17e30f2d25">DDRCTL_DFITMG0_DFI_TPHY_WRDATA_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a9fc60a2692f15a96c5fd906af411bbee">DDRCTL_DFITMG0_DFI_TPHY_WRDATA_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a9fc60a2692f15a96c5fd906af411bbee"><div class="ttname"><a href="#a9fc60a2692f15a96c5fd906af411bbee">DDRCTL_DFITMG0_DFI_TPHY_WRDATA_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DFITMG0_DFI_TPHY_WRDATA_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1474</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_af753d4ebfc1a51a157c06c17e30f2d25"><div class="ttname"><a href="#af753d4ebfc1a51a157c06c17e30f2d25">DDRCTL_DFITMG0_DFI_TPHY_WRDATA_MASK</a></div><div class="ttdeci">#define DDRCTL_DFITMG0_DFI_TPHY_WRDATA_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1473</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="af753d4ebfc1a51a157c06c17e30f2d25" name="af753d4ebfc1a51a157c06c17e30f2d25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af753d4ebfc1a51a157c06c17e30f2d25">&#9670;&#160;</a></span>DDRCTL_DFITMG0_DFI_TPHY_WRDATA_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFITMG0_DFI_TPHY_WRDATA_MASK&#160;&#160;&#160;(0x3F00U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a27f3cdb80a263487eab9d07703fc43e7" name="a27f3cdb80a263487eab9d07703fc43e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27f3cdb80a263487eab9d07703fc43e7">&#9670;&#160;</a></span>DDRCTL_DFITMG0_DFI_TPHY_WRDATA_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFITMG0_DFI_TPHY_WRDATA_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a9fc60a2692f15a96c5fd906af411bbee">DDRCTL_DFITMG0_DFI_TPHY_WRDATA_SHIFT</a>) &amp; <a class="code hl_define" href="#af753d4ebfc1a51a157c06c17e30f2d25">DDRCTL_DFITMG0_DFI_TPHY_WRDATA_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a9fc60a2692f15a96c5fd906af411bbee" name="a9fc60a2692f15a96c5fd906af411bbee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fc60a2692f15a96c5fd906af411bbee">&#9670;&#160;</a></span>DDRCTL_DFITMG0_DFI_TPHY_WRDATA_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFITMG0_DFI_TPHY_WRDATA_SHIFT&#160;&#160;&#160;(8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a619c91252eb8e4a1513073f37203bdec" name="a619c91252eb8e4a1513073f37203bdec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a619c91252eb8e4a1513073f37203bdec">&#9670;&#160;</a></span>DDRCTL_DFITMG0_DFI_TPHY_WRLAT_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFITMG0_DFI_TPHY_WRLAT_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a8a01ba10bc96ba9973800dbd7bb8e74d">DDRCTL_DFITMG0_DFI_TPHY_WRLAT_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a7e5491c81c9e30dfbe188e1162f179ee">DDRCTL_DFITMG0_DFI_TPHY_WRLAT_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a7e5491c81c9e30dfbe188e1162f179ee"><div class="ttname"><a href="#a7e5491c81c9e30dfbe188e1162f179ee">DDRCTL_DFITMG0_DFI_TPHY_WRLAT_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DFITMG0_DFI_TPHY_WRLAT_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1490</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a8a01ba10bc96ba9973800dbd7bb8e74d"><div class="ttname"><a href="#a8a01ba10bc96ba9973800dbd7bb8e74d">DDRCTL_DFITMG0_DFI_TPHY_WRLAT_MASK</a></div><div class="ttdeci">#define DDRCTL_DFITMG0_DFI_TPHY_WRLAT_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1489</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a8a01ba10bc96ba9973800dbd7bb8e74d" name="a8a01ba10bc96ba9973800dbd7bb8e74d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a01ba10bc96ba9973800dbd7bb8e74d">&#9670;&#160;</a></span>DDRCTL_DFITMG0_DFI_TPHY_WRLAT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFITMG0_DFI_TPHY_WRLAT_MASK&#160;&#160;&#160;(0x3FU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af107ebcf252e4f35558b58e53c9f4b6c" name="af107ebcf252e4f35558b58e53c9f4b6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af107ebcf252e4f35558b58e53c9f4b6c">&#9670;&#160;</a></span>DDRCTL_DFITMG0_DFI_TPHY_WRLAT_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFITMG0_DFI_TPHY_WRLAT_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a7e5491c81c9e30dfbe188e1162f179ee">DDRCTL_DFITMG0_DFI_TPHY_WRLAT_SHIFT</a>) &amp; <a class="code hl_define" href="#a8a01ba10bc96ba9973800dbd7bb8e74d">DDRCTL_DFITMG0_DFI_TPHY_WRLAT_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a7e5491c81c9e30dfbe188e1162f179ee" name="a7e5491c81c9e30dfbe188e1162f179ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e5491c81c9e30dfbe188e1162f179ee">&#9670;&#160;</a></span>DDRCTL_DFITMG0_DFI_TPHY_WRLAT_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFITMG0_DFI_TPHY_WRLAT_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ffbcde6eb79b0eff6569bf545ed4af5" name="a9ffbcde6eb79b0eff6569bf545ed4af5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ffbcde6eb79b0eff6569bf545ed4af5">&#9670;&#160;</a></span>DDRCTL_DFITMG0_DFI_WRDATA_USE_SDR_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFITMG0_DFI_WRDATA_USE_SDR_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a6e772ad04065f4a70a279f09c6fa5fff">DDRCTL_DFITMG0_DFI_WRDATA_USE_SDR_MASK</a>) &gt;&gt; <a class="code hl_define" href="#acbcd3d0e495207e6546c82586493e5e0">DDRCTL_DFITMG0_DFI_WRDATA_USE_SDR_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a6e772ad04065f4a70a279f09c6fa5fff"><div class="ttname"><a href="#a6e772ad04065f4a70a279f09c6fa5fff">DDRCTL_DFITMG0_DFI_WRDATA_USE_SDR_MASK</a></div><div class="ttdeci">#define DDRCTL_DFITMG0_DFI_WRDATA_USE_SDR_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1460</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_acbcd3d0e495207e6546c82586493e5e0"><div class="ttname"><a href="#acbcd3d0e495207e6546c82586493e5e0">DDRCTL_DFITMG0_DFI_WRDATA_USE_SDR_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DFITMG0_DFI_WRDATA_USE_SDR_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1461</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a6e772ad04065f4a70a279f09c6fa5fff" name="a6e772ad04065f4a70a279f09c6fa5fff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e772ad04065f4a70a279f09c6fa5fff">&#9670;&#160;</a></span>DDRCTL_DFITMG0_DFI_WRDATA_USE_SDR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFITMG0_DFI_WRDATA_USE_SDR_MASK&#160;&#160;&#160;(0x8000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab88b47c6a2f7b0ab9c0fd968d785e8aa" name="ab88b47c6a2f7b0ab9c0fd968d785e8aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab88b47c6a2f7b0ab9c0fd968d785e8aa">&#9670;&#160;</a></span>DDRCTL_DFITMG0_DFI_WRDATA_USE_SDR_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFITMG0_DFI_WRDATA_USE_SDR_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#acbcd3d0e495207e6546c82586493e5e0">DDRCTL_DFITMG0_DFI_WRDATA_USE_SDR_SHIFT</a>) &amp; <a class="code hl_define" href="#a6e772ad04065f4a70a279f09c6fa5fff">DDRCTL_DFITMG0_DFI_WRDATA_USE_SDR_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="acbcd3d0e495207e6546c82586493e5e0" name="acbcd3d0e495207e6546c82586493e5e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbcd3d0e495207e6546c82586493e5e0">&#9670;&#160;</a></span>DDRCTL_DFITMG0_DFI_WRDATA_USE_SDR_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFITMG0_DFI_WRDATA_USE_SDR_SHIFT&#160;&#160;&#160;(15U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89fd84d27cb90ec5f0b35d80bd04c0e3" name="a89fd84d27cb90ec5f0b35d80bd04c0e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89fd84d27cb90ec5f0b35d80bd04c0e3">&#9670;&#160;</a></span>DDRCTL_DFITMG1_DFI_T_DRAM_CLK_DISABLE_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFITMG1_DFI_T_DRAM_CLK_DISABLE_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#ae9338c4fe64c3ac43614fc79376d0fed">DDRCTL_DFITMG1_DFI_T_DRAM_CLK_DISABLE_MASK</a>) &gt;&gt; <a class="code hl_define" href="#aee70f68e3957e89a605229fcb5c01615">DDRCTL_DFITMG1_DFI_T_DRAM_CLK_DISABLE_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ae9338c4fe64c3ac43614fc79376d0fed"><div class="ttname"><a href="#ae9338c4fe64c3ac43614fc79376d0fed">DDRCTL_DFITMG1_DFI_T_DRAM_CLK_DISABLE_MASK</a></div><div class="ttdeci">#define DDRCTL_DFITMG1_DFI_T_DRAM_CLK_DISABLE_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1515</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_aee70f68e3957e89a605229fcb5c01615"><div class="ttname"><a href="#aee70f68e3957e89a605229fcb5c01615">DDRCTL_DFITMG1_DFI_T_DRAM_CLK_DISABLE_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DFITMG1_DFI_T_DRAM_CLK_DISABLE_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1516</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ae9338c4fe64c3ac43614fc79376d0fed" name="ae9338c4fe64c3ac43614fc79376d0fed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9338c4fe64c3ac43614fc79376d0fed">&#9670;&#160;</a></span>DDRCTL_DFITMG1_DFI_T_DRAM_CLK_DISABLE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFITMG1_DFI_T_DRAM_CLK_DISABLE_MASK&#160;&#160;&#160;(0xF00U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaab108cad5fcd5e82d68079c983e32cc" name="aaab108cad5fcd5e82d68079c983e32cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaab108cad5fcd5e82d68079c983e32cc">&#9670;&#160;</a></span>DDRCTL_DFITMG1_DFI_T_DRAM_CLK_DISABLE_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFITMG1_DFI_T_DRAM_CLK_DISABLE_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#aee70f68e3957e89a605229fcb5c01615">DDRCTL_DFITMG1_DFI_T_DRAM_CLK_DISABLE_SHIFT</a>) &amp; <a class="code hl_define" href="#ae9338c4fe64c3ac43614fc79376d0fed">DDRCTL_DFITMG1_DFI_T_DRAM_CLK_DISABLE_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="aee70f68e3957e89a605229fcb5c01615" name="aee70f68e3957e89a605229fcb5c01615"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee70f68e3957e89a605229fcb5c01615">&#9670;&#160;</a></span>DDRCTL_DFITMG1_DFI_T_DRAM_CLK_DISABLE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFITMG1_DFI_T_DRAM_CLK_DISABLE_SHIFT&#160;&#160;&#160;(8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19457459951373a6bec2b55061359b1e" name="a19457459951373a6bec2b55061359b1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19457459951373a6bec2b55061359b1e">&#9670;&#160;</a></span>DDRCTL_DFITMG1_DFI_T_DRAM_CLK_ENABLE_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFITMG1_DFI_T_DRAM_CLK_ENABLE_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a63e657eeb700e012191893e2db02444b">DDRCTL_DFITMG1_DFI_T_DRAM_CLK_ENABLE_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a816ef2299cdfea17c10f0219d51041a5">DDRCTL_DFITMG1_DFI_T_DRAM_CLK_ENABLE_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a63e657eeb700e012191893e2db02444b"><div class="ttname"><a href="#a63e657eeb700e012191893e2db02444b">DDRCTL_DFITMG1_DFI_T_DRAM_CLK_ENABLE_MASK</a></div><div class="ttdeci">#define DDRCTL_DFITMG1_DFI_T_DRAM_CLK_ENABLE_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1527</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a816ef2299cdfea17c10f0219d51041a5"><div class="ttname"><a href="#a816ef2299cdfea17c10f0219d51041a5">DDRCTL_DFITMG1_DFI_T_DRAM_CLK_ENABLE_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DFITMG1_DFI_T_DRAM_CLK_ENABLE_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1528</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a63e657eeb700e012191893e2db02444b" name="a63e657eeb700e012191893e2db02444b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63e657eeb700e012191893e2db02444b">&#9670;&#160;</a></span>DDRCTL_DFITMG1_DFI_T_DRAM_CLK_ENABLE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFITMG1_DFI_T_DRAM_CLK_ENABLE_MASK&#160;&#160;&#160;(0xFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a967743a260d2c8e3946bf213e3de444c" name="a967743a260d2c8e3946bf213e3de444c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a967743a260d2c8e3946bf213e3de444c">&#9670;&#160;</a></span>DDRCTL_DFITMG1_DFI_T_DRAM_CLK_ENABLE_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFITMG1_DFI_T_DRAM_CLK_ENABLE_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a816ef2299cdfea17c10f0219d51041a5">DDRCTL_DFITMG1_DFI_T_DRAM_CLK_ENABLE_SHIFT</a>) &amp; <a class="code hl_define" href="#a63e657eeb700e012191893e2db02444b">DDRCTL_DFITMG1_DFI_T_DRAM_CLK_ENABLE_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a816ef2299cdfea17c10f0219d51041a5" name="a816ef2299cdfea17c10f0219d51041a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a816ef2299cdfea17c10f0219d51041a5">&#9670;&#160;</a></span>DDRCTL_DFITMG1_DFI_T_DRAM_CLK_ENABLE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFITMG1_DFI_T_DRAM_CLK_ENABLE_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a154c008156233145d966ad11892758c1" name="a154c008156233145d966ad11892758c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a154c008156233145d966ad11892758c1">&#9670;&#160;</a></span>DDRCTL_DFITMG1_DFI_T_WRDATA_DELAY_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFITMG1_DFI_T_WRDATA_DELAY_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a993e9e411820a25b526334826be7d9b6">DDRCTL_DFITMG1_DFI_T_WRDATA_DELAY_MASK</a>) &gt;&gt; <a class="code hl_define" href="#ae1eee95592c771d97463ca4b6361b87d">DDRCTL_DFITMG1_DFI_T_WRDATA_DELAY_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a993e9e411820a25b526334826be7d9b6"><div class="ttname"><a href="#a993e9e411820a25b526334826be7d9b6">DDRCTL_DFITMG1_DFI_T_WRDATA_DELAY_MASK</a></div><div class="ttdeci">#define DDRCTL_DFITMG1_DFI_T_WRDATA_DELAY_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1503</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ae1eee95592c771d97463ca4b6361b87d"><div class="ttname"><a href="#ae1eee95592c771d97463ca4b6361b87d">DDRCTL_DFITMG1_DFI_T_WRDATA_DELAY_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DFITMG1_DFI_T_WRDATA_DELAY_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1504</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a993e9e411820a25b526334826be7d9b6" name="a993e9e411820a25b526334826be7d9b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a993e9e411820a25b526334826be7d9b6">&#9670;&#160;</a></span>DDRCTL_DFITMG1_DFI_T_WRDATA_DELAY_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFITMG1_DFI_T_WRDATA_DELAY_MASK&#160;&#160;&#160;(0x1F0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a28dd766c518f1d44099f1e44a05f54f3" name="a28dd766c518f1d44099f1e44a05f54f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28dd766c518f1d44099f1e44a05f54f3">&#9670;&#160;</a></span>DDRCTL_DFITMG1_DFI_T_WRDATA_DELAY_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFITMG1_DFI_T_WRDATA_DELAY_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#ae1eee95592c771d97463ca4b6361b87d">DDRCTL_DFITMG1_DFI_T_WRDATA_DELAY_SHIFT</a>) &amp; <a class="code hl_define" href="#a993e9e411820a25b526334826be7d9b6">DDRCTL_DFITMG1_DFI_T_WRDATA_DELAY_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="ae1eee95592c771d97463ca4b6361b87d" name="ae1eee95592c771d97463ca4b6361b87d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1eee95592c771d97463ca4b6361b87d">&#9670;&#160;</a></span>DDRCTL_DFITMG1_DFI_T_WRDATA_DELAY_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFITMG1_DFI_T_WRDATA_DELAY_SHIFT&#160;&#160;&#160;(16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3c7e4bf23b2b91db82838d04b67b3d1" name="aa3c7e4bf23b2b91db82838d04b67b3d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3c7e4bf23b2b91db82838d04b67b3d1">&#9670;&#160;</a></span>DDRCTL_DFITMG2_DFI_TPHY_RDCSLAT_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFITMG2_DFI_TPHY_RDCSLAT_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a2849c2f1b6ae48eca8a4e257324e386c">DDRCTL_DFITMG2_DFI_TPHY_RDCSLAT_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a87d503183d7e63a55ea616409e549aa8">DDRCTL_DFITMG2_DFI_TPHY_RDCSLAT_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a2849c2f1b6ae48eca8a4e257324e386c"><div class="ttname"><a href="#a2849c2f1b6ae48eca8a4e257324e386c">DDRCTL_DFITMG2_DFI_TPHY_RDCSLAT_MASK</a></div><div class="ttdeci">#define DDRCTL_DFITMG2_DFI_TPHY_RDCSLAT_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1781</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a87d503183d7e63a55ea616409e549aa8"><div class="ttname"><a href="#a87d503183d7e63a55ea616409e549aa8">DDRCTL_DFITMG2_DFI_TPHY_RDCSLAT_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DFITMG2_DFI_TPHY_RDCSLAT_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1782</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a2849c2f1b6ae48eca8a4e257324e386c" name="a2849c2f1b6ae48eca8a4e257324e386c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2849c2f1b6ae48eca8a4e257324e386c">&#9670;&#160;</a></span>DDRCTL_DFITMG2_DFI_TPHY_RDCSLAT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFITMG2_DFI_TPHY_RDCSLAT_MASK&#160;&#160;&#160;(0x3F00U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aab1cccc3c501ad0f825faafc45c7528d" name="aab1cccc3c501ad0f825faafc45c7528d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab1cccc3c501ad0f825faafc45c7528d">&#9670;&#160;</a></span>DDRCTL_DFITMG2_DFI_TPHY_RDCSLAT_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFITMG2_DFI_TPHY_RDCSLAT_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a87d503183d7e63a55ea616409e549aa8">DDRCTL_DFITMG2_DFI_TPHY_RDCSLAT_SHIFT</a>) &amp; <a class="code hl_define" href="#a2849c2f1b6ae48eca8a4e257324e386c">DDRCTL_DFITMG2_DFI_TPHY_RDCSLAT_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a87d503183d7e63a55ea616409e549aa8" name="a87d503183d7e63a55ea616409e549aa8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87d503183d7e63a55ea616409e549aa8">&#9670;&#160;</a></span>DDRCTL_DFITMG2_DFI_TPHY_RDCSLAT_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFITMG2_DFI_TPHY_RDCSLAT_SHIFT&#160;&#160;&#160;(8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adbbe09435b8d7605f13189ed99881c79" name="adbbe09435b8d7605f13189ed99881c79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbbe09435b8d7605f13189ed99881c79">&#9670;&#160;</a></span>DDRCTL_DFITMG2_DFI_TPHY_WRCSLAT_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFITMG2_DFI_TPHY_WRCSLAT_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a78104c7e8319fc66600a5e2b7b5a9e8d">DDRCTL_DFITMG2_DFI_TPHY_WRCSLAT_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a68fe65df2164ab5ea8e34c09dd6ccdfa">DDRCTL_DFITMG2_DFI_TPHY_WRCSLAT_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a68fe65df2164ab5ea8e34c09dd6ccdfa"><div class="ttname"><a href="#a68fe65df2164ab5ea8e34c09dd6ccdfa">DDRCTL_DFITMG2_DFI_TPHY_WRCSLAT_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DFITMG2_DFI_TPHY_WRCSLAT_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1795</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a78104c7e8319fc66600a5e2b7b5a9e8d"><div class="ttname"><a href="#a78104c7e8319fc66600a5e2b7b5a9e8d">DDRCTL_DFITMG2_DFI_TPHY_WRCSLAT_MASK</a></div><div class="ttdeci">#define DDRCTL_DFITMG2_DFI_TPHY_WRCSLAT_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1794</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a78104c7e8319fc66600a5e2b7b5a9e8d" name="a78104c7e8319fc66600a5e2b7b5a9e8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78104c7e8319fc66600a5e2b7b5a9e8d">&#9670;&#160;</a></span>DDRCTL_DFITMG2_DFI_TPHY_WRCSLAT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFITMG2_DFI_TPHY_WRCSLAT_MASK&#160;&#160;&#160;(0x3FU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1eaf06d96b85ebc82a5546aa4f0fef66" name="a1eaf06d96b85ebc82a5546aa4f0fef66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1eaf06d96b85ebc82a5546aa4f0fef66">&#9670;&#160;</a></span>DDRCTL_DFITMG2_DFI_TPHY_WRCSLAT_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFITMG2_DFI_TPHY_WRCSLAT_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a68fe65df2164ab5ea8e34c09dd6ccdfa">DDRCTL_DFITMG2_DFI_TPHY_WRCSLAT_SHIFT</a>) &amp; <a class="code hl_define" href="#a78104c7e8319fc66600a5e2b7b5a9e8d">DDRCTL_DFITMG2_DFI_TPHY_WRCSLAT_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a68fe65df2164ab5ea8e34c09dd6ccdfa" name="a68fe65df2164ab5ea8e34c09dd6ccdfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68fe65df2164ab5ea8e34c09dd6ccdfa">&#9670;&#160;</a></span>DDRCTL_DFITMG2_DFI_TPHY_WRCSLAT_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFITMG2_DFI_TPHY_WRCSLAT_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a55791e00d93a4a58a13e6ad6e61a490c" name="a55791e00d93a4a58a13e6ad6e61a490c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55791e00d93a4a58a13e6ad6e61a490c">&#9670;&#160;</a></span>DDRCTL_DFIUPD0_DFI_T_CTRLUP_MAX_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFIUPD0_DFI_T_CTRLUP_MAX_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#ac0e8f4f816e879eecccf12dddf28267a">DDRCTL_DFIUPD0_DFI_T_CTRLUP_MAX_MASK</a>) &gt;&gt; <a class="code hl_define" href="#aed0a0cfdbd95b2e10ea81589ea8c9495">DDRCTL_DFIUPD0_DFI_T_CTRLUP_MAX_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ac0e8f4f816e879eecccf12dddf28267a"><div class="ttname"><a href="#ac0e8f4f816e879eecccf12dddf28267a">DDRCTL_DFIUPD0_DFI_T_CTRLUP_MAX_MASK</a></div><div class="ttdeci">#define DDRCTL_DFIUPD0_DFI_T_CTRLUP_MAX_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1651</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_aed0a0cfdbd95b2e10ea81589ea8c9495"><div class="ttname"><a href="#aed0a0cfdbd95b2e10ea81589ea8c9495">DDRCTL_DFIUPD0_DFI_T_CTRLUP_MAX_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DFIUPD0_DFI_T_CTRLUP_MAX_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1652</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ac0e8f4f816e879eecccf12dddf28267a" name="ac0e8f4f816e879eecccf12dddf28267a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0e8f4f816e879eecccf12dddf28267a">&#9670;&#160;</a></span>DDRCTL_DFIUPD0_DFI_T_CTRLUP_MAX_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFIUPD0_DFI_T_CTRLUP_MAX_MASK&#160;&#160;&#160;(0x3FF0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad8cb8c0756e32939e8d49756a50e3e8c" name="ad8cb8c0756e32939e8d49756a50e3e8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8cb8c0756e32939e8d49756a50e3e8c">&#9670;&#160;</a></span>DDRCTL_DFIUPD0_DFI_T_CTRLUP_MAX_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFIUPD0_DFI_T_CTRLUP_MAX_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#aed0a0cfdbd95b2e10ea81589ea8c9495">DDRCTL_DFIUPD0_DFI_T_CTRLUP_MAX_SHIFT</a>) &amp; <a class="code hl_define" href="#ac0e8f4f816e879eecccf12dddf28267a">DDRCTL_DFIUPD0_DFI_T_CTRLUP_MAX_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="aed0a0cfdbd95b2e10ea81589ea8c9495" name="aed0a0cfdbd95b2e10ea81589ea8c9495"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed0a0cfdbd95b2e10ea81589ea8c9495">&#9670;&#160;</a></span>DDRCTL_DFIUPD0_DFI_T_CTRLUP_MAX_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFIUPD0_DFI_T_CTRLUP_MAX_SHIFT&#160;&#160;&#160;(16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af15f71ee463628fb8222dec89ca9e954" name="af15f71ee463628fb8222dec89ca9e954"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af15f71ee463628fb8222dec89ca9e954">&#9670;&#160;</a></span>DDRCTL_DFIUPD0_DFI_T_CTRLUP_MIN_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFIUPD0_DFI_T_CTRLUP_MIN_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a20174cd357f37ed3f956bbf0b5fbb8f1">DDRCTL_DFIUPD0_DFI_T_CTRLUP_MIN_MASK</a>) &gt;&gt; <a class="code hl_define" href="#ac427d4777d22437d87e809e27b1ba8da">DDRCTL_DFIUPD0_DFI_T_CTRLUP_MIN_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a20174cd357f37ed3f956bbf0b5fbb8f1"><div class="ttname"><a href="#a20174cd357f37ed3f956bbf0b5fbb8f1">DDRCTL_DFIUPD0_DFI_T_CTRLUP_MIN_MASK</a></div><div class="ttdeci">#define DDRCTL_DFIUPD0_DFI_T_CTRLUP_MIN_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1664</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ac427d4777d22437d87e809e27b1ba8da"><div class="ttname"><a href="#ac427d4777d22437d87e809e27b1ba8da">DDRCTL_DFIUPD0_DFI_T_CTRLUP_MIN_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DFIUPD0_DFI_T_CTRLUP_MIN_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1665</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a20174cd357f37ed3f956bbf0b5fbb8f1" name="a20174cd357f37ed3f956bbf0b5fbb8f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20174cd357f37ed3f956bbf0b5fbb8f1">&#9670;&#160;</a></span>DDRCTL_DFIUPD0_DFI_T_CTRLUP_MIN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFIUPD0_DFI_T_CTRLUP_MIN_MASK&#160;&#160;&#160;(0x3FFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afbdba4708231841cf419e4ccbd9e08ef" name="afbdba4708231841cf419e4ccbd9e08ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbdba4708231841cf419e4ccbd9e08ef">&#9670;&#160;</a></span>DDRCTL_DFIUPD0_DFI_T_CTRLUP_MIN_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFIUPD0_DFI_T_CTRLUP_MIN_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#ac427d4777d22437d87e809e27b1ba8da">DDRCTL_DFIUPD0_DFI_T_CTRLUP_MIN_SHIFT</a>) &amp; <a class="code hl_define" href="#a20174cd357f37ed3f956bbf0b5fbb8f1">DDRCTL_DFIUPD0_DFI_T_CTRLUP_MIN_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="ac427d4777d22437d87e809e27b1ba8da" name="ac427d4777d22437d87e809e27b1ba8da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac427d4777d22437d87e809e27b1ba8da">&#9670;&#160;</a></span>DDRCTL_DFIUPD0_DFI_T_CTRLUP_MIN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFIUPD0_DFI_T_CTRLUP_MIN_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2593e6fc4828bb77c210d6edd1111cad" name="a2593e6fc4828bb77c210d6edd1111cad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2593e6fc4828bb77c210d6edd1111cad">&#9670;&#160;</a></span>DDRCTL_DFIUPD0_DIS_AUTO_CTRLUPD_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFIUPD0_DIS_AUTO_CTRLUPD_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a5d70e03dcb8da267b6c0f0811e9c5403">DDRCTL_DFIUPD0_DIS_AUTO_CTRLUPD_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a3f6b2a7a9ac9b927198807f24f34967c">DDRCTL_DFIUPD0_DIS_AUTO_CTRLUPD_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a3f6b2a7a9ac9b927198807f24f34967c"><div class="ttname"><a href="#a3f6b2a7a9ac9b927198807f24f34967c">DDRCTL_DFIUPD0_DIS_AUTO_CTRLUPD_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DFIUPD0_DIS_AUTO_CTRLUPD_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1639</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a5d70e03dcb8da267b6c0f0811e9c5403"><div class="ttname"><a href="#a5d70e03dcb8da267b6c0f0811e9c5403">DDRCTL_DFIUPD0_DIS_AUTO_CTRLUPD_MASK</a></div><div class="ttdeci">#define DDRCTL_DFIUPD0_DIS_AUTO_CTRLUPD_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1638</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a5d70e03dcb8da267b6c0f0811e9c5403" name="a5d70e03dcb8da267b6c0f0811e9c5403"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d70e03dcb8da267b6c0f0811e9c5403">&#9670;&#160;</a></span>DDRCTL_DFIUPD0_DIS_AUTO_CTRLUPD_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFIUPD0_DIS_AUTO_CTRLUPD_MASK&#160;&#160;&#160;(0x80000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a163065d4fbd6e983c055f2eb518ac144" name="a163065d4fbd6e983c055f2eb518ac144"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a163065d4fbd6e983c055f2eb518ac144">&#9670;&#160;</a></span>DDRCTL_DFIUPD0_DIS_AUTO_CTRLUPD_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFIUPD0_DIS_AUTO_CTRLUPD_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a3f6b2a7a9ac9b927198807f24f34967c">DDRCTL_DFIUPD0_DIS_AUTO_CTRLUPD_SHIFT</a>) &amp; <a class="code hl_define" href="#a5d70e03dcb8da267b6c0f0811e9c5403">DDRCTL_DFIUPD0_DIS_AUTO_CTRLUPD_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a3f6b2a7a9ac9b927198807f24f34967c" name="a3f6b2a7a9ac9b927198807f24f34967c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f6b2a7a9ac9b927198807f24f34967c">&#9670;&#160;</a></span>DDRCTL_DFIUPD0_DIS_AUTO_CTRLUPD_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFIUPD0_DIS_AUTO_CTRLUPD_SHIFT&#160;&#160;&#160;(31U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae48f1938707836958bc54611fa6ece1d" name="ae48f1938707836958bc54611fa6ece1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae48f1938707836958bc54611fa6ece1d">&#9670;&#160;</a></span>DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a9a31cc668ba1b1481338368b667221f5">DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a7708da11a05ff2b87161603df0426804">DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a7708da11a05ff2b87161603df0426804"><div class="ttname"><a href="#a7708da11a05ff2b87161603df0426804">DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1692</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a9a31cc668ba1b1481338368b667221f5"><div class="ttname"><a href="#a9a31cc668ba1b1481338368b667221f5">DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_MASK</a></div><div class="ttdeci">#define DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1691</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a9a31cc668ba1b1481338368b667221f5" name="a9a31cc668ba1b1481338368b667221f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a31cc668ba1b1481338368b667221f5">&#9670;&#160;</a></span>DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_MASK&#160;&#160;&#160;(0xFFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abd8ddeb55e04200486fa54a97daa72c7" name="abd8ddeb55e04200486fa54a97daa72c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd8ddeb55e04200486fa54a97daa72c7">&#9670;&#160;</a></span>DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a7708da11a05ff2b87161603df0426804">DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_SHIFT</a>) &amp; <a class="code hl_define" href="#a9a31cc668ba1b1481338368b667221f5">DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a7708da11a05ff2b87161603df0426804" name="a7708da11a05ff2b87161603df0426804"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7708da11a05ff2b87161603df0426804">&#9670;&#160;</a></span>DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af93c19ef698e37d3a4931f46343562b3" name="af93c19ef698e37d3a4931f46343562b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af93c19ef698e37d3a4931f46343562b3">&#9670;&#160;</a></span>DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a37d60c934af718afe879c6b4bca9b01e">DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a1824f71b0fb2af404b5287f907a99dce">DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a1824f71b0fb2af404b5287f907a99dce"><div class="ttname"><a href="#a1824f71b0fb2af404b5287f907a99dce">DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1678</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a37d60c934af718afe879c6b4bca9b01e"><div class="ttname"><a href="#a37d60c934af718afe879c6b4bca9b01e">DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_MASK</a></div><div class="ttdeci">#define DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1677</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a37d60c934af718afe879c6b4bca9b01e" name="a37d60c934af718afe879c6b4bca9b01e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37d60c934af718afe879c6b4bca9b01e">&#9670;&#160;</a></span>DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_MASK&#160;&#160;&#160;(0xFF0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb5a7f6d6a8f5e26c9a0a97d4fbd8037" name="acb5a7f6d6a8f5e26c9a0a97d4fbd8037"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb5a7f6d6a8f5e26c9a0a97d4fbd8037">&#9670;&#160;</a></span>DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a1824f71b0fb2af404b5287f907a99dce">DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_SHIFT</a>) &amp; <a class="code hl_define" href="#a37d60c934af718afe879c6b4bca9b01e">DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a1824f71b0fb2af404b5287f907a99dce" name="a1824f71b0fb2af404b5287f907a99dce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1824f71b0fb2af404b5287f907a99dce">&#9670;&#160;</a></span>DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_SHIFT&#160;&#160;&#160;(16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a13f22dfd41a8929e25ab890b4c5b4c41" name="a13f22dfd41a8929e25ab890b4c5b4c41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13f22dfd41a8929e25ab890b4c5b4c41">&#9670;&#160;</a></span>DDRCTL_DFIUPD2_DFI_PHYUPD_EN_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFIUPD2_DFI_PHYUPD_EN_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a75d02630848012af3b5bd9330f987a5c">DDRCTL_DFIUPD2_DFI_PHYUPD_EN_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a05c4dd2fb199c59547098c818449da0f">DDRCTL_DFIUPD2_DFI_PHYUPD_EN_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a05c4dd2fb199c59547098c818449da0f"><div class="ttname"><a href="#a05c4dd2fb199c59547098c818449da0f">DDRCTL_DFIUPD2_DFI_PHYUPD_EN_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DFIUPD2_DFI_PHYUPD_EN_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1707</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a75d02630848012af3b5bd9330f987a5c"><div class="ttname"><a href="#a75d02630848012af3b5bd9330f987a5c">DDRCTL_DFIUPD2_DFI_PHYUPD_EN_MASK</a></div><div class="ttdeci">#define DDRCTL_DFIUPD2_DFI_PHYUPD_EN_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1706</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a75d02630848012af3b5bd9330f987a5c" name="a75d02630848012af3b5bd9330f987a5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75d02630848012af3b5bd9330f987a5c">&#9670;&#160;</a></span>DDRCTL_DFIUPD2_DFI_PHYUPD_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFIUPD2_DFI_PHYUPD_EN_MASK&#160;&#160;&#160;(0x80000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e560f9a91093ba62eb30a7ac736c309" name="a6e560f9a91093ba62eb30a7ac736c309"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e560f9a91093ba62eb30a7ac736c309">&#9670;&#160;</a></span>DDRCTL_DFIUPD2_DFI_PHYUPD_EN_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFIUPD2_DFI_PHYUPD_EN_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a05c4dd2fb199c59547098c818449da0f">DDRCTL_DFIUPD2_DFI_PHYUPD_EN_SHIFT</a>) &amp; <a class="code hl_define" href="#a75d02630848012af3b5bd9330f987a5c">DDRCTL_DFIUPD2_DFI_PHYUPD_EN_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a05c4dd2fb199c59547098c818449da0f" name="a05c4dd2fb199c59547098c818449da0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05c4dd2fb199c59547098c818449da0f">&#9670;&#160;</a></span>DDRCTL_DFIUPD2_DFI_PHYUPD_EN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFIUPD2_DFI_PHYUPD_EN_SHIFT&#160;&#160;&#160;(31U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc1866e49702742a322ed3d1190944de" name="abc1866e49702742a322ed3d1190944de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc1866e49702742a322ed3d1190944de">&#9670;&#160;</a></span>DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE0_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE0_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#adc2d0648af8b092cc484816a6b584159">DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE0_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a22f739fc3aea30c712ca906ce4cde003">DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE0_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a22f739fc3aea30c712ca906ce4cde003"><div class="ttname"><a href="#a22f739fc3aea30c712ca906ce4cde003">DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE0_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE0_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1731</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_adc2d0648af8b092cc484816a6b584159"><div class="ttname"><a href="#adc2d0648af8b092cc484816a6b584159">DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE0_MASK</a></div><div class="ttdeci">#define DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE0_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1730</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="adc2d0648af8b092cc484816a6b584159" name="adc2d0648af8b092cc484816a6b584159"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc2d0648af8b092cc484816a6b584159">&#9670;&#160;</a></span>DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE0_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE0_MASK&#160;&#160;&#160;(0xFFFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a40f9e5b4fcdeb18bfb06b4cd3e618412" name="a40f9e5b4fcdeb18bfb06b4cd3e618412"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40f9e5b4fcdeb18bfb06b4cd3e618412">&#9670;&#160;</a></span>DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE0_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE0_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a22f739fc3aea30c712ca906ce4cde003">DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE0_SHIFT</a>) &amp; <a class="code hl_define" href="#adc2d0648af8b092cc484816a6b584159">DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE0_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a22f739fc3aea30c712ca906ce4cde003" name="a22f739fc3aea30c712ca906ce4cde003"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22f739fc3aea30c712ca906ce4cde003">&#9670;&#160;</a></span>DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE0_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE0_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeba67e08f5b606b84e455cfd37898232" name="aeba67e08f5b606b84e455cfd37898232"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeba67e08f5b606b84e455cfd37898232">&#9670;&#160;</a></span>DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE1_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE1_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a8e0909c50d82393f07e4355ed651e532">DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE1_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a33029c46186a981cad57fb101791ed83">DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE1_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a33029c46186a981cad57fb101791ed83"><div class="ttname"><a href="#a33029c46186a981cad57fb101791ed83">DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE1_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE1_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1719</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a8e0909c50d82393f07e4355ed651e532"><div class="ttname"><a href="#a8e0909c50d82393f07e4355ed651e532">DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE1_MASK</a></div><div class="ttdeci">#define DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE1_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1718</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a8e0909c50d82393f07e4355ed651e532" name="a8e0909c50d82393f07e4355ed651e532"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e0909c50d82393f07e4355ed651e532">&#9670;&#160;</a></span>DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE1_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE1_MASK&#160;&#160;&#160;(0xFFF0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6a85708aa02359871dbb77d10fcbcfa7" name="a6a85708aa02359871dbb77d10fcbcfa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a85708aa02359871dbb77d10fcbcfa7">&#9670;&#160;</a></span>DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE1_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE1_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a33029c46186a981cad57fb101791ed83">DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE1_SHIFT</a>) &amp; <a class="code hl_define" href="#a8e0909c50d82393f07e4355ed651e532">DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE1_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a33029c46186a981cad57fb101791ed83" name="a33029c46186a981cad57fb101791ed83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33029c46186a981cad57fb101791ed83">&#9670;&#160;</a></span>DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE1_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE1_SHIFT&#160;&#160;&#160;(16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c9af96b6420316e1b808e962a537f2e" name="a5c9af96b6420316e1b808e962a537f2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c9af96b6420316e1b808e962a537f2e">&#9670;&#160;</a></span>DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE2_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE2_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#aa2a30569f0b4561f8e4863bcb877eee2">DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE2_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a6f1f7a22dc1a5f24394e7ee686fdf5fc">DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE2_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a6f1f7a22dc1a5f24394e7ee686fdf5fc"><div class="ttname"><a href="#a6f1f7a22dc1a5f24394e7ee686fdf5fc">DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE2_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE2_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1756</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_aa2a30569f0b4561f8e4863bcb877eee2"><div class="ttname"><a href="#aa2a30569f0b4561f8e4863bcb877eee2">DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE2_MASK</a></div><div class="ttdeci">#define DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE2_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1755</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="aa2a30569f0b4561f8e4863bcb877eee2" name="aa2a30569f0b4561f8e4863bcb877eee2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2a30569f0b4561f8e4863bcb877eee2">&#9670;&#160;</a></span>DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE2_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE2_MASK&#160;&#160;&#160;(0xFFFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6cd774d43141a47d4d179fc0cdf0daba" name="a6cd774d43141a47d4d179fc0cdf0daba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cd774d43141a47d4d179fc0cdf0daba">&#9670;&#160;</a></span>DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE2_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE2_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a6f1f7a22dc1a5f24394e7ee686fdf5fc">DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE2_SHIFT</a>) &amp; <a class="code hl_define" href="#aa2a30569f0b4561f8e4863bcb877eee2">DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE2_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a6f1f7a22dc1a5f24394e7ee686fdf5fc" name="a6f1f7a22dc1a5f24394e7ee686fdf5fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f1f7a22dc1a5f24394e7ee686fdf5fc">&#9670;&#160;</a></span>DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE2_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE2_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a958909b546a5bdcc26a76d5754b098db" name="a958909b546a5bdcc26a76d5754b098db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a958909b546a5bdcc26a76d5754b098db">&#9670;&#160;</a></span>DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE3_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE3_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#ab8bec7feab1a18c59b5677c4272213cf">DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE3_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a6866d0ee4318acd8c6290ccaa84451a2">DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE3_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a6866d0ee4318acd8c6290ccaa84451a2"><div class="ttname"><a href="#a6866d0ee4318acd8c6290ccaa84451a2">DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE3_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE3_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1744</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ab8bec7feab1a18c59b5677c4272213cf"><div class="ttname"><a href="#ab8bec7feab1a18c59b5677c4272213cf">DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE3_MASK</a></div><div class="ttdeci">#define DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE3_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1743</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ab8bec7feab1a18c59b5677c4272213cf" name="ab8bec7feab1a18c59b5677c4272213cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8bec7feab1a18c59b5677c4272213cf">&#9670;&#160;</a></span>DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE3_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE3_MASK&#160;&#160;&#160;(0xFFF0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae39d02cb875917464f53da39e305ecdb" name="ae39d02cb875917464f53da39e305ecdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae39d02cb875917464f53da39e305ecdb">&#9670;&#160;</a></span>DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE3_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE3_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a6866d0ee4318acd8c6290ccaa84451a2">DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE3_SHIFT</a>) &amp; <a class="code hl_define" href="#ab8bec7feab1a18c59b5677c4272213cf">DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE3_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a6866d0ee4318acd8c6290ccaa84451a2" name="a6866d0ee4318acd8c6290ccaa84451a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6866d0ee4318acd8c6290ccaa84451a2">&#9670;&#160;</a></span>DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE3_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE3_SHIFT&#160;&#160;&#160;(16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab2324a811c99192393b3d5ee060206d7" name="ab2324a811c99192393b3d5ee060206d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2324a811c99192393b3d5ee060206d7">&#9670;&#160;</a></span>DDRCTL_DIMMCTL_DIMM_ADDR_MIRR_EN_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DIMMCTL_DIMM_ADDR_MIRR_EN_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a0835dde96a12e542e7b2a5b290dc1098">DDRCTL_DIMMCTL_DIMM_ADDR_MIRR_EN_MASK</a>) &gt;&gt; <a class="code hl_define" href="#abd8afa808f111d403df453d36a98892c">DDRCTL_DIMMCTL_DIMM_ADDR_MIRR_EN_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a0835dde96a12e542e7b2a5b290dc1098"><div class="ttname"><a href="#a0835dde96a12e542e7b2a5b290dc1098">DDRCTL_DIMMCTL_DIMM_ADDR_MIRR_EN_MASK</a></div><div class="ttdeci">#define DDRCTL_DIMMCTL_DIMM_ADDR_MIRR_EN_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:882</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_abd8afa808f111d403df453d36a98892c"><div class="ttname"><a href="#abd8afa808f111d403df453d36a98892c">DDRCTL_DIMMCTL_DIMM_ADDR_MIRR_EN_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DIMMCTL_DIMM_ADDR_MIRR_EN_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:883</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a0835dde96a12e542e7b2a5b290dc1098" name="a0835dde96a12e542e7b2a5b290dc1098"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0835dde96a12e542e7b2a5b290dc1098">&#9670;&#160;</a></span>DDRCTL_DIMMCTL_DIMM_ADDR_MIRR_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DIMMCTL_DIMM_ADDR_MIRR_EN_MASK&#160;&#160;&#160;(0x2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a25007cc4255176c33717683049755c25" name="a25007cc4255176c33717683049755c25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25007cc4255176c33717683049755c25">&#9670;&#160;</a></span>DDRCTL_DIMMCTL_DIMM_ADDR_MIRR_EN_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DIMMCTL_DIMM_ADDR_MIRR_EN_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#abd8afa808f111d403df453d36a98892c">DDRCTL_DIMMCTL_DIMM_ADDR_MIRR_EN_SHIFT</a>) &amp; <a class="code hl_define" href="#a0835dde96a12e542e7b2a5b290dc1098">DDRCTL_DIMMCTL_DIMM_ADDR_MIRR_EN_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="abd8afa808f111d403df453d36a98892c" name="abd8afa808f111d403df453d36a98892c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd8afa808f111d403df453d36a98892c">&#9670;&#160;</a></span>DDRCTL_DIMMCTL_DIMM_ADDR_MIRR_EN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DIMMCTL_DIMM_ADDR_MIRR_EN_SHIFT&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae8f441b577cc399f02786542ca3d9e87" name="ae8f441b577cc399f02786542ca3d9e87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8f441b577cc399f02786542ca3d9e87">&#9670;&#160;</a></span>DDRCTL_DIMMCTL_DIMM_STAGGER_CS_EN_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DIMMCTL_DIMM_STAGGER_CS_EN_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a1e5aa75ec52925357570bcdf9253491d">DDRCTL_DIMMCTL_DIMM_STAGGER_CS_EN_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a6a6cae705f8bb9352c9dc3da25ee9239">DDRCTL_DIMMCTL_DIMM_STAGGER_CS_EN_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a1e5aa75ec52925357570bcdf9253491d"><div class="ttname"><a href="#a1e5aa75ec52925357570bcdf9253491d">DDRCTL_DIMMCTL_DIMM_STAGGER_CS_EN_MASK</a></div><div class="ttdeci">#define DDRCTL_DIMMCTL_DIMM_STAGGER_CS_EN_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:896</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a6a6cae705f8bb9352c9dc3da25ee9239"><div class="ttname"><a href="#a6a6cae705f8bb9352c9dc3da25ee9239">DDRCTL_DIMMCTL_DIMM_STAGGER_CS_EN_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DIMMCTL_DIMM_STAGGER_CS_EN_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:897</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a1e5aa75ec52925357570bcdf9253491d" name="a1e5aa75ec52925357570bcdf9253491d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e5aa75ec52925357570bcdf9253491d">&#9670;&#160;</a></span>DDRCTL_DIMMCTL_DIMM_STAGGER_CS_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DIMMCTL_DIMM_STAGGER_CS_EN_MASK&#160;&#160;&#160;(0x1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d19c4ec641810b9235b93b20690f67e" name="a7d19c4ec641810b9235b93b20690f67e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d19c4ec641810b9235b93b20690f67e">&#9670;&#160;</a></span>DDRCTL_DIMMCTL_DIMM_STAGGER_CS_EN_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DIMMCTL_DIMM_STAGGER_CS_EN_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a6a6cae705f8bb9352c9dc3da25ee9239">DDRCTL_DIMMCTL_DIMM_STAGGER_CS_EN_SHIFT</a>) &amp; <a class="code hl_define" href="#a1e5aa75ec52925357570bcdf9253491d">DDRCTL_DIMMCTL_DIMM_STAGGER_CS_EN_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a6a6cae705f8bb9352c9dc3da25ee9239" name="a6a6cae705f8bb9352c9dc3da25ee9239"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a6cae705f8bb9352c9dc3da25ee9239">&#9670;&#160;</a></span>DDRCTL_DIMMCTL_DIMM_STAGGER_CS_EN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DIMMCTL_DIMM_STAGGER_CS_EN_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7bac253bcdfe60978315bd9732bf8f80" name="a7bac253bcdfe60978315bd9732bf8f80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bac253bcdfe60978315bd9732bf8f80">&#9670;&#160;</a></span>DDRCTL_DRAMTMG0_T_FAW_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG0_T_FAW_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#aaac6724a128d59a8edadfc559dcb7d48">DDRCTL_DRAMTMG0_T_FAW_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a014253de4b700bb3a083dc5ad78e8e70">DDRCTL_DRAMTMG0_T_FAW_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a014253de4b700bb3a083dc5ad78e8e70"><div class="ttname"><a href="#a014253de4b700bb3a083dc5ad78e8e70">DDRCTL_DRAMTMG0_T_FAW_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DRAMTMG0_T_FAW_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:983</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_aaac6724a128d59a8edadfc559dcb7d48"><div class="ttname"><a href="#aaac6724a128d59a8edadfc559dcb7d48">DDRCTL_DRAMTMG0_T_FAW_MASK</a></div><div class="ttdeci">#define DDRCTL_DRAMTMG0_T_FAW_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:982</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="aaac6724a128d59a8edadfc559dcb7d48" name="aaac6724a128d59a8edadfc559dcb7d48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaac6724a128d59a8edadfc559dcb7d48">&#9670;&#160;</a></span>DDRCTL_DRAMTMG0_T_FAW_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG0_T_FAW_MASK&#160;&#160;&#160;(0x3F0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab492b6510d4f5cf2bc11a3132be4aeca" name="ab492b6510d4f5cf2bc11a3132be4aeca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab492b6510d4f5cf2bc11a3132be4aeca">&#9670;&#160;</a></span>DDRCTL_DRAMTMG0_T_FAW_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG0_T_FAW_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a014253de4b700bb3a083dc5ad78e8e70">DDRCTL_DRAMTMG0_T_FAW_SHIFT</a>) &amp; <a class="code hl_define" href="#aaac6724a128d59a8edadfc559dcb7d48">DDRCTL_DRAMTMG0_T_FAW_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a014253de4b700bb3a083dc5ad78e8e70" name="a014253de4b700bb3a083dc5ad78e8e70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a014253de4b700bb3a083dc5ad78e8e70">&#9670;&#160;</a></span>DDRCTL_DRAMTMG0_T_FAW_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG0_T_FAW_SHIFT&#160;&#160;&#160;(16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adabb8f8ff9eb057ac2befd0011b2de97" name="adabb8f8ff9eb057ac2befd0011b2de97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adabb8f8ff9eb057ac2befd0011b2de97">&#9670;&#160;</a></span>DDRCTL_DRAMTMG0_T_RAS_MAX_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG0_T_RAS_MAX_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a5235bf314b622f4e23207cfbc2085054">DDRCTL_DRAMTMG0_T_RAS_MAX_MASK</a>) &gt;&gt; <a class="code hl_define" href="#ac2701d310960ba3075329a0dd1e0e5a3">DDRCTL_DRAMTMG0_T_RAS_MAX_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a5235bf314b622f4e23207cfbc2085054"><div class="ttname"><a href="#a5235bf314b622f4e23207cfbc2085054">DDRCTL_DRAMTMG0_T_RAS_MAX_MASK</a></div><div class="ttdeci">#define DDRCTL_DRAMTMG0_T_RAS_MAX_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:995</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ac2701d310960ba3075329a0dd1e0e5a3"><div class="ttname"><a href="#ac2701d310960ba3075329a0dd1e0e5a3">DDRCTL_DRAMTMG0_T_RAS_MAX_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DRAMTMG0_T_RAS_MAX_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:996</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a5235bf314b622f4e23207cfbc2085054" name="a5235bf314b622f4e23207cfbc2085054"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5235bf314b622f4e23207cfbc2085054">&#9670;&#160;</a></span>DDRCTL_DRAMTMG0_T_RAS_MAX_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG0_T_RAS_MAX_MASK&#160;&#160;&#160;(0x7F00U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a96aad307fc8cca0775bb054e786d8e74" name="a96aad307fc8cca0775bb054e786d8e74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96aad307fc8cca0775bb054e786d8e74">&#9670;&#160;</a></span>DDRCTL_DRAMTMG0_T_RAS_MAX_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG0_T_RAS_MAX_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#ac2701d310960ba3075329a0dd1e0e5a3">DDRCTL_DRAMTMG0_T_RAS_MAX_SHIFT</a>) &amp; <a class="code hl_define" href="#a5235bf314b622f4e23207cfbc2085054">DDRCTL_DRAMTMG0_T_RAS_MAX_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="ac2701d310960ba3075329a0dd1e0e5a3" name="ac2701d310960ba3075329a0dd1e0e5a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2701d310960ba3075329a0dd1e0e5a3">&#9670;&#160;</a></span>DDRCTL_DRAMTMG0_T_RAS_MAX_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG0_T_RAS_MAX_SHIFT&#160;&#160;&#160;(8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a983996ab76454934a5f63093604b3339" name="a983996ab76454934a5f63093604b3339"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a983996ab76454934a5f63093604b3339">&#9670;&#160;</a></span>DDRCTL_DRAMTMG0_T_RAS_MIN_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG0_T_RAS_MIN_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#ac612ed2217b118b9f0ef8eb1c87b2332">DDRCTL_DRAMTMG0_T_RAS_MIN_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a071525c2b493b94385cdbd54ad09fea5">DDRCTL_DRAMTMG0_T_RAS_MIN_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a071525c2b493b94385cdbd54ad09fea5"><div class="ttname"><a href="#a071525c2b493b94385cdbd54ad09fea5">DDRCTL_DRAMTMG0_T_RAS_MIN_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DRAMTMG0_T_RAS_MIN_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1011</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ac612ed2217b118b9f0ef8eb1c87b2332"><div class="ttname"><a href="#ac612ed2217b118b9f0ef8eb1c87b2332">DDRCTL_DRAMTMG0_T_RAS_MIN_MASK</a></div><div class="ttdeci">#define DDRCTL_DRAMTMG0_T_RAS_MIN_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1010</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ac612ed2217b118b9f0ef8eb1c87b2332" name="ac612ed2217b118b9f0ef8eb1c87b2332"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac612ed2217b118b9f0ef8eb1c87b2332">&#9670;&#160;</a></span>DDRCTL_DRAMTMG0_T_RAS_MIN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG0_T_RAS_MIN_MASK&#160;&#160;&#160;(0x3FU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af6dd2058ea731a23e11c8b6c4f75d382" name="af6dd2058ea731a23e11c8b6c4f75d382"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6dd2058ea731a23e11c8b6c4f75d382">&#9670;&#160;</a></span>DDRCTL_DRAMTMG0_T_RAS_MIN_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG0_T_RAS_MIN_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a071525c2b493b94385cdbd54ad09fea5">DDRCTL_DRAMTMG0_T_RAS_MIN_SHIFT</a>) &amp; <a class="code hl_define" href="#ac612ed2217b118b9f0ef8eb1c87b2332">DDRCTL_DRAMTMG0_T_RAS_MIN_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a071525c2b493b94385cdbd54ad09fea5" name="a071525c2b493b94385cdbd54ad09fea5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a071525c2b493b94385cdbd54ad09fea5">&#9670;&#160;</a></span>DDRCTL_DRAMTMG0_T_RAS_MIN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG0_T_RAS_MIN_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae103997b3e370a2ab51db5c9988f75ad" name="ae103997b3e370a2ab51db5c9988f75ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae103997b3e370a2ab51db5c9988f75ad">&#9670;&#160;</a></span>DDRCTL_DRAMTMG0_WR2PRE_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG0_WR2PRE_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#ae9e6f3ae0c7a8e7eeff3fdecba5cef37">DDRCTL_DRAMTMG0_WR2PRE_MASK</a>) &gt;&gt; <a class="code hl_define" href="#af70da63185a18277da60e63fc84bfa9a">DDRCTL_DRAMTMG0_WR2PRE_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ae9e6f3ae0c7a8e7eeff3fdecba5cef37"><div class="ttname"><a href="#ae9e6f3ae0c7a8e7eeff3fdecba5cef37">DDRCTL_DRAMTMG0_WR2PRE_MASK</a></div><div class="ttdeci">#define DDRCTL_DRAMTMG0_WR2PRE_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:966</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_af70da63185a18277da60e63fc84bfa9a"><div class="ttname"><a href="#af70da63185a18277da60e63fc84bfa9a">DDRCTL_DRAMTMG0_WR2PRE_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DRAMTMG0_WR2PRE_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:967</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ae9e6f3ae0c7a8e7eeff3fdecba5cef37" name="ae9e6f3ae0c7a8e7eeff3fdecba5cef37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9e6f3ae0c7a8e7eeff3fdecba5cef37">&#9670;&#160;</a></span>DDRCTL_DRAMTMG0_WR2PRE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG0_WR2PRE_MASK&#160;&#160;&#160;(0x7F000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af55d28654d2437d984fc8f24929d439f" name="af55d28654d2437d984fc8f24929d439f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af55d28654d2437d984fc8f24929d439f">&#9670;&#160;</a></span>DDRCTL_DRAMTMG0_WR2PRE_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG0_WR2PRE_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#af70da63185a18277da60e63fc84bfa9a">DDRCTL_DRAMTMG0_WR2PRE_SHIFT</a>) &amp; <a class="code hl_define" href="#ae9e6f3ae0c7a8e7eeff3fdecba5cef37">DDRCTL_DRAMTMG0_WR2PRE_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="af70da63185a18277da60e63fc84bfa9a" name="af70da63185a18277da60e63fc84bfa9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af70da63185a18277da60e63fc84bfa9a">&#9670;&#160;</a></span>DDRCTL_DRAMTMG0_WR2PRE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG0_WR2PRE_SHIFT&#160;&#160;&#160;(24U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac89e7ba02d1693f02513d0e1d1f94eaa" name="ac89e7ba02d1693f02513d0e1d1f94eaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac89e7ba02d1693f02513d0e1d1f94eaa">&#9670;&#160;</a></span>DDRCTL_DRAMTMG1_RD2PRE_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG1_RD2PRE_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#aa13669a5458b6f0563d42bdb5bcbe1e4">DDRCTL_DRAMTMG1_RD2PRE_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a345f73e08c13ab8bed579e2194babe92">DDRCTL_DRAMTMG1_RD2PRE_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a345f73e08c13ab8bed579e2194babe92"><div class="ttname"><a href="#a345f73e08c13ab8bed579e2194babe92">DDRCTL_DRAMTMG1_RD2PRE_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DRAMTMG1_RD2PRE_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1047</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_aa13669a5458b6f0563d42bdb5bcbe1e4"><div class="ttname"><a href="#aa13669a5458b6f0563d42bdb5bcbe1e4">DDRCTL_DRAMTMG1_RD2PRE_MASK</a></div><div class="ttdeci">#define DDRCTL_DRAMTMG1_RD2PRE_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1046</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="aa13669a5458b6f0563d42bdb5bcbe1e4" name="aa13669a5458b6f0563d42bdb5bcbe1e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa13669a5458b6f0563d42bdb5bcbe1e4">&#9670;&#160;</a></span>DDRCTL_DRAMTMG1_RD2PRE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG1_RD2PRE_MASK&#160;&#160;&#160;(0x1F00U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5a0e61f47946dd5ce53587d2e3821db4" name="a5a0e61f47946dd5ce53587d2e3821db4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a0e61f47946dd5ce53587d2e3821db4">&#9670;&#160;</a></span>DDRCTL_DRAMTMG1_RD2PRE_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG1_RD2PRE_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a345f73e08c13ab8bed579e2194babe92">DDRCTL_DRAMTMG1_RD2PRE_SHIFT</a>) &amp; <a class="code hl_define" href="#aa13669a5458b6f0563d42bdb5bcbe1e4">DDRCTL_DRAMTMG1_RD2PRE_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a345f73e08c13ab8bed579e2194babe92" name="a345f73e08c13ab8bed579e2194babe92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a345f73e08c13ab8bed579e2194babe92">&#9670;&#160;</a></span>DDRCTL_DRAMTMG1_RD2PRE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG1_RD2PRE_SHIFT&#160;&#160;&#160;(8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae6bd7611c6b5d9313b01f57b5d3c50bf" name="ae6bd7611c6b5d9313b01f57b5d3c50bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6bd7611c6b5d9313b01f57b5d3c50bf">&#9670;&#160;</a></span>DDRCTL_DRAMTMG1_T_RC_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG1_T_RC_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a52cd214ce669062d33bbd6cdefa313ff">DDRCTL_DRAMTMG1_T_RC_MASK</a>) &gt;&gt; <a class="code hl_define" href="#ae113a9156968cf41d27b9212b98e8561">DDRCTL_DRAMTMG1_T_RC_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a52cd214ce669062d33bbd6cdefa313ff"><div class="ttname"><a href="#a52cd214ce669062d33bbd6cdefa313ff">DDRCTL_DRAMTMG1_T_RC_MASK</a></div><div class="ttdeci">#define DDRCTL_DRAMTMG1_T_RC_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1060</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ae113a9156968cf41d27b9212b98e8561"><div class="ttname"><a href="#ae113a9156968cf41d27b9212b98e8561">DDRCTL_DRAMTMG1_T_RC_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DRAMTMG1_T_RC_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1061</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a52cd214ce669062d33bbd6cdefa313ff" name="a52cd214ce669062d33bbd6cdefa313ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52cd214ce669062d33bbd6cdefa313ff">&#9670;&#160;</a></span>DDRCTL_DRAMTMG1_T_RC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG1_T_RC_MASK&#160;&#160;&#160;(0x7FU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a161de12d4de6a7f9c5fc03d088699155" name="a161de12d4de6a7f9c5fc03d088699155"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a161de12d4de6a7f9c5fc03d088699155">&#9670;&#160;</a></span>DDRCTL_DRAMTMG1_T_RC_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG1_T_RC_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#ae113a9156968cf41d27b9212b98e8561">DDRCTL_DRAMTMG1_T_RC_SHIFT</a>) &amp; <a class="code hl_define" href="#a52cd214ce669062d33bbd6cdefa313ff">DDRCTL_DRAMTMG1_T_RC_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="ae113a9156968cf41d27b9212b98e8561" name="ae113a9156968cf41d27b9212b98e8561"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae113a9156968cf41d27b9212b98e8561">&#9670;&#160;</a></span>DDRCTL_DRAMTMG1_T_RC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG1_T_RC_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adbfdd36f7e221fb6d00c70a45a41e68a" name="adbfdd36f7e221fb6d00c70a45a41e68a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbfdd36f7e221fb6d00c70a45a41e68a">&#9670;&#160;</a></span>DDRCTL_DRAMTMG1_T_XP_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG1_T_XP_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a4b98cc21fa50bc8de0c1743dc5248f18">DDRCTL_DRAMTMG1_T_XP_MASK</a>) &gt;&gt; <a class="code hl_define" href="#aacdfb818b2d184f1f2fca3f44d0bb093">DDRCTL_DRAMTMG1_T_XP_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a4b98cc21fa50bc8de0c1743dc5248f18"><div class="ttname"><a href="#a4b98cc21fa50bc8de0c1743dc5248f18">DDRCTL_DRAMTMG1_T_XP_MASK</a></div><div class="ttdeci">#define DDRCTL_DRAMTMG1_T_XP_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1025</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_aacdfb818b2d184f1f2fca3f44d0bb093"><div class="ttname"><a href="#aacdfb818b2d184f1f2fca3f44d0bb093">DDRCTL_DRAMTMG1_T_XP_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DRAMTMG1_T_XP_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1026</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a4b98cc21fa50bc8de0c1743dc5248f18" name="a4b98cc21fa50bc8de0c1743dc5248f18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b98cc21fa50bc8de0c1743dc5248f18">&#9670;&#160;</a></span>DDRCTL_DRAMTMG1_T_XP_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG1_T_XP_MASK&#160;&#160;&#160;(0x1F0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af6a403a27eee17fb45b87ae04939d65d" name="af6a403a27eee17fb45b87ae04939d65d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6a403a27eee17fb45b87ae04939d65d">&#9670;&#160;</a></span>DDRCTL_DRAMTMG1_T_XP_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG1_T_XP_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#aacdfb818b2d184f1f2fca3f44d0bb093">DDRCTL_DRAMTMG1_T_XP_SHIFT</a>) &amp; <a class="code hl_define" href="#a4b98cc21fa50bc8de0c1743dc5248f18">DDRCTL_DRAMTMG1_T_XP_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="aacdfb818b2d184f1f2fca3f44d0bb093" name="aacdfb818b2d184f1f2fca3f44d0bb093"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacdfb818b2d184f1f2fca3f44d0bb093">&#9670;&#160;</a></span>DDRCTL_DRAMTMG1_T_XP_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG1_T_XP_SHIFT&#160;&#160;&#160;(16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af033e9d0fa801f3acc4c118a167e5ac3" name="af033e9d0fa801f3acc4c118a167e5ac3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af033e9d0fa801f3acc4c118a167e5ac3">&#9670;&#160;</a></span>DDRCTL_DRAMTMG2_RD2WR_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG2_RD2WR_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#af6eee79241901cf70280dacdfb0d3c69">DDRCTL_DRAMTMG2_RD2WR_MASK</a>) &gt;&gt; <a class="code hl_define" href="#adf6f4445150fc8e24b0d3aee8f518bb4">DDRCTL_DRAMTMG2_RD2WR_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_adf6f4445150fc8e24b0d3aee8f518bb4"><div class="ttname"><a href="#adf6f4445150fc8e24b0d3aee8f518bb4">DDRCTL_DRAMTMG2_RD2WR_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DRAMTMG2_RD2WR_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1082</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_af6eee79241901cf70280dacdfb0d3c69"><div class="ttname"><a href="#af6eee79241901cf70280dacdfb0d3c69">DDRCTL_DRAMTMG2_RD2WR_MASK</a></div><div class="ttdeci">#define DDRCTL_DRAMTMG2_RD2WR_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1081</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="af6eee79241901cf70280dacdfb0d3c69" name="af6eee79241901cf70280dacdfb0d3c69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6eee79241901cf70280dacdfb0d3c69">&#9670;&#160;</a></span>DDRCTL_DRAMTMG2_RD2WR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG2_RD2WR_MASK&#160;&#160;&#160;(0x1F00U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af87203e382e6051164efd4c08f3b6591" name="af87203e382e6051164efd4c08f3b6591"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af87203e382e6051164efd4c08f3b6591">&#9670;&#160;</a></span>DDRCTL_DRAMTMG2_RD2WR_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG2_RD2WR_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#adf6f4445150fc8e24b0d3aee8f518bb4">DDRCTL_DRAMTMG2_RD2WR_SHIFT</a>) &amp; <a class="code hl_define" href="#af6eee79241901cf70280dacdfb0d3c69">DDRCTL_DRAMTMG2_RD2WR_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="adf6f4445150fc8e24b0d3aee8f518bb4" name="adf6f4445150fc8e24b0d3aee8f518bb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf6f4445150fc8e24b0d3aee8f518bb4">&#9670;&#160;</a></span>DDRCTL_DRAMTMG2_RD2WR_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG2_RD2WR_SHIFT&#160;&#160;&#160;(8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac8d7b528b7d1876daede549eaf689970" name="ac8d7b528b7d1876daede549eaf689970"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8d7b528b7d1876daede549eaf689970">&#9670;&#160;</a></span>DDRCTL_DRAMTMG2_WR2RD_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG2_WR2RD_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a09916c1f0c014ba9ab333b358eb66442">DDRCTL_DRAMTMG2_WR2RD_MASK</a>) &gt;&gt; <a class="code hl_define" href="#aa3672815f0d24fd112b207c127c3b4b5">DDRCTL_DRAMTMG2_WR2RD_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a09916c1f0c014ba9ab333b358eb66442"><div class="ttname"><a href="#a09916c1f0c014ba9ab333b358eb66442">DDRCTL_DRAMTMG2_WR2RD_MASK</a></div><div class="ttdeci">#define DDRCTL_DRAMTMG2_WR2RD_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1101</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_aa3672815f0d24fd112b207c127c3b4b5"><div class="ttname"><a href="#aa3672815f0d24fd112b207c127c3b4b5">DDRCTL_DRAMTMG2_WR2RD_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DRAMTMG2_WR2RD_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1102</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a09916c1f0c014ba9ab333b358eb66442" name="a09916c1f0c014ba9ab333b358eb66442"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09916c1f0c014ba9ab333b358eb66442">&#9670;&#160;</a></span>DDRCTL_DRAMTMG2_WR2RD_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG2_WR2RD_MASK&#160;&#160;&#160;(0x3FU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a105754728f54a799a899eeb11eb1f431" name="a105754728f54a799a899eeb11eb1f431"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a105754728f54a799a899eeb11eb1f431">&#9670;&#160;</a></span>DDRCTL_DRAMTMG2_WR2RD_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG2_WR2RD_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#aa3672815f0d24fd112b207c127c3b4b5">DDRCTL_DRAMTMG2_WR2RD_SHIFT</a>) &amp; <a class="code hl_define" href="#a09916c1f0c014ba9ab333b358eb66442">DDRCTL_DRAMTMG2_WR2RD_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="aa3672815f0d24fd112b207c127c3b4b5" name="aa3672815f0d24fd112b207c127c3b4b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3672815f0d24fd112b207c127c3b4b5">&#9670;&#160;</a></span>DDRCTL_DRAMTMG2_WR2RD_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG2_WR2RD_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a53980e55e0dfe9bb21bfe34c71bdba2c" name="a53980e55e0dfe9bb21bfe34c71bdba2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53980e55e0dfe9bb21bfe34c71bdba2c">&#9670;&#160;</a></span>DDRCTL_DRAMTMG3_T_MOD_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG3_T_MOD_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a15a5fe95590783d50ab2a7c53867496d">DDRCTL_DRAMTMG3_T_MOD_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a7264783485f8e5aac344bbd014dd7654">DDRCTL_DRAMTMG3_T_MOD_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a15a5fe95590783d50ab2a7c53867496d"><div class="ttname"><a href="#a15a5fe95590783d50ab2a7c53867496d">DDRCTL_DRAMTMG3_T_MOD_MASK</a></div><div class="ttdeci">#define DDRCTL_DRAMTMG3_T_MOD_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1130</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a7264783485f8e5aac344bbd014dd7654"><div class="ttname"><a href="#a7264783485f8e5aac344bbd014dd7654">DDRCTL_DRAMTMG3_T_MOD_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DRAMTMG3_T_MOD_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1131</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a15a5fe95590783d50ab2a7c53867496d" name="a15a5fe95590783d50ab2a7c53867496d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15a5fe95590783d50ab2a7c53867496d">&#9670;&#160;</a></span>DDRCTL_DRAMTMG3_T_MOD_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG3_T_MOD_MASK&#160;&#160;&#160;(0x3FFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a757956e7e8abab433bbba9da74fb96c4" name="a757956e7e8abab433bbba9da74fb96c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a757956e7e8abab433bbba9da74fb96c4">&#9670;&#160;</a></span>DDRCTL_DRAMTMG3_T_MOD_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG3_T_MOD_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a7264783485f8e5aac344bbd014dd7654">DDRCTL_DRAMTMG3_T_MOD_SHIFT</a>) &amp; <a class="code hl_define" href="#a15a5fe95590783d50ab2a7c53867496d">DDRCTL_DRAMTMG3_T_MOD_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a7264783485f8e5aac344bbd014dd7654" name="a7264783485f8e5aac344bbd014dd7654"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7264783485f8e5aac344bbd014dd7654">&#9670;&#160;</a></span>DDRCTL_DRAMTMG3_T_MOD_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG3_T_MOD_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a038b7a9401c4d1e999834d07eb207ef3" name="a038b7a9401c4d1e999834d07eb207ef3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a038b7a9401c4d1e999834d07eb207ef3">&#9670;&#160;</a></span>DDRCTL_DRAMTMG3_T_MRD_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG3_T_MRD_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#ab882b1f7514b3e02e26ed337b9c606e6">DDRCTL_DRAMTMG3_T_MRD_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a4d04c2ec00fdc62d70fef47992450d87">DDRCTL_DRAMTMG3_T_MRD_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a4d04c2ec00fdc62d70fef47992450d87"><div class="ttname"><a href="#a4d04c2ec00fdc62d70fef47992450d87">DDRCTL_DRAMTMG3_T_MRD_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DRAMTMG3_T_MRD_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1117</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ab882b1f7514b3e02e26ed337b9c606e6"><div class="ttname"><a href="#ab882b1f7514b3e02e26ed337b9c606e6">DDRCTL_DRAMTMG3_T_MRD_MASK</a></div><div class="ttdeci">#define DDRCTL_DRAMTMG3_T_MRD_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1116</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ab882b1f7514b3e02e26ed337b9c606e6" name="ab882b1f7514b3e02e26ed337b9c606e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab882b1f7514b3e02e26ed337b9c606e6">&#9670;&#160;</a></span>DDRCTL_DRAMTMG3_T_MRD_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG3_T_MRD_MASK&#160;&#160;&#160;(0x3F000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2719523b9ee1e308e006c297d678f5d1" name="a2719523b9ee1e308e006c297d678f5d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2719523b9ee1e308e006c297d678f5d1">&#9670;&#160;</a></span>DDRCTL_DRAMTMG3_T_MRD_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG3_T_MRD_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a4d04c2ec00fdc62d70fef47992450d87">DDRCTL_DRAMTMG3_T_MRD_SHIFT</a>) &amp; <a class="code hl_define" href="#ab882b1f7514b3e02e26ed337b9c606e6">DDRCTL_DRAMTMG3_T_MRD_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a4d04c2ec00fdc62d70fef47992450d87" name="a4d04c2ec00fdc62d70fef47992450d87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d04c2ec00fdc62d70fef47992450d87">&#9670;&#160;</a></span>DDRCTL_DRAMTMG3_T_MRD_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG3_T_MRD_SHIFT&#160;&#160;&#160;(12U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf9455d1984d9d936869c7a19de435a1" name="aaf9455d1984d9d936869c7a19de435a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf9455d1984d9d936869c7a19de435a1">&#9670;&#160;</a></span>DDRCTL_DRAMTMG4_T_CCD_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG4_T_CCD_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#ae875cac0da97da1c71f16448cb8e498d">DDRCTL_DRAMTMG4_T_CCD_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a77ed40c6a3c77627fef32bd863743171">DDRCTL_DRAMTMG4_T_CCD_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a77ed40c6a3c77627fef32bd863743171"><div class="ttname"><a href="#a77ed40c6a3c77627fef32bd863743171">DDRCTL_DRAMTMG4_T_CCD_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DRAMTMG4_T_CCD_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1162</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ae875cac0da97da1c71f16448cb8e498d"><div class="ttname"><a href="#ae875cac0da97da1c71f16448cb8e498d">DDRCTL_DRAMTMG4_T_CCD_MASK</a></div><div class="ttdeci">#define DDRCTL_DRAMTMG4_T_CCD_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1161</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ae875cac0da97da1c71f16448cb8e498d" name="ae875cac0da97da1c71f16448cb8e498d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae875cac0da97da1c71f16448cb8e498d">&#9670;&#160;</a></span>DDRCTL_DRAMTMG4_T_CCD_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG4_T_CCD_MASK&#160;&#160;&#160;(0x70000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0eb4bd6f219d75e950f9796145e5d385" name="a0eb4bd6f219d75e950f9796145e5d385"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0eb4bd6f219d75e950f9796145e5d385">&#9670;&#160;</a></span>DDRCTL_DRAMTMG4_T_CCD_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG4_T_CCD_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a77ed40c6a3c77627fef32bd863743171">DDRCTL_DRAMTMG4_T_CCD_SHIFT</a>) &amp; <a class="code hl_define" href="#ae875cac0da97da1c71f16448cb8e498d">DDRCTL_DRAMTMG4_T_CCD_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a77ed40c6a3c77627fef32bd863743171" name="a77ed40c6a3c77627fef32bd863743171"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77ed40c6a3c77627fef32bd863743171">&#9670;&#160;</a></span>DDRCTL_DRAMTMG4_T_CCD_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG4_T_CCD_SHIFT&#160;&#160;&#160;(16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3724ca4d121a329e5c6d8a186aa0ea21" name="a3724ca4d121a329e5c6d8a186aa0ea21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3724ca4d121a329e5c6d8a186aa0ea21">&#9670;&#160;</a></span>DDRCTL_DRAMTMG4_T_RCD_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG4_T_RCD_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a99c396638f32748f6175be297684fd51">DDRCTL_DRAMTMG4_T_RCD_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a5f05dd57f15979d5c00f87972145abc3">DDRCTL_DRAMTMG4_T_RCD_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a5f05dd57f15979d5c00f87972145abc3"><div class="ttname"><a href="#a5f05dd57f15979d5c00f87972145abc3">DDRCTL_DRAMTMG4_T_RCD_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DRAMTMG4_T_RCD_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1147</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a99c396638f32748f6175be297684fd51"><div class="ttname"><a href="#a99c396638f32748f6175be297684fd51">DDRCTL_DRAMTMG4_T_RCD_MASK</a></div><div class="ttdeci">#define DDRCTL_DRAMTMG4_T_RCD_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1146</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a99c396638f32748f6175be297684fd51" name="a99c396638f32748f6175be297684fd51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99c396638f32748f6175be297684fd51">&#9670;&#160;</a></span>DDRCTL_DRAMTMG4_T_RCD_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG4_T_RCD_MASK&#160;&#160;&#160;(0x1F000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab2dbe2d22388e3ec57f1c83c00a8d4b2" name="ab2dbe2d22388e3ec57f1c83c00a8d4b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2dbe2d22388e3ec57f1c83c00a8d4b2">&#9670;&#160;</a></span>DDRCTL_DRAMTMG4_T_RCD_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG4_T_RCD_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a5f05dd57f15979d5c00f87972145abc3">DDRCTL_DRAMTMG4_T_RCD_SHIFT</a>) &amp; <a class="code hl_define" href="#a99c396638f32748f6175be297684fd51">DDRCTL_DRAMTMG4_T_RCD_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a5f05dd57f15979d5c00f87972145abc3" name="a5f05dd57f15979d5c00f87972145abc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f05dd57f15979d5c00f87972145abc3">&#9670;&#160;</a></span>DDRCTL_DRAMTMG4_T_RCD_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG4_T_RCD_SHIFT&#160;&#160;&#160;(24U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a96c7a7f66f2068db00fe23d36e25fd05" name="a96c7a7f66f2068db00fe23d36e25fd05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96c7a7f66f2068db00fe23d36e25fd05">&#9670;&#160;</a></span>DDRCTL_DRAMTMG4_T_RP_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG4_T_RP_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#af52eea65398365fe19fb9f57c12e8692">DDRCTL_DRAMTMG4_T_RP_MASK</a>) &gt;&gt; <a class="code hl_define" href="#aa6310e3e2f21ac481e0a70ccf305786f">DDRCTL_DRAMTMG4_T_RP_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_aa6310e3e2f21ac481e0a70ccf305786f"><div class="ttname"><a href="#aa6310e3e2f21ac481e0a70ccf305786f">DDRCTL_DRAMTMG4_T_RP_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DRAMTMG4_T_RP_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1191</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_af52eea65398365fe19fb9f57c12e8692"><div class="ttname"><a href="#af52eea65398365fe19fb9f57c12e8692">DDRCTL_DRAMTMG4_T_RP_MASK</a></div><div class="ttdeci">#define DDRCTL_DRAMTMG4_T_RP_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1190</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="af52eea65398365fe19fb9f57c12e8692" name="af52eea65398365fe19fb9f57c12e8692"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af52eea65398365fe19fb9f57c12e8692">&#9670;&#160;</a></span>DDRCTL_DRAMTMG4_T_RP_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG4_T_RP_MASK&#160;&#160;&#160;(0x1FU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a67251dd03e90ca4ded24b2eb50567045" name="a67251dd03e90ca4ded24b2eb50567045"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67251dd03e90ca4ded24b2eb50567045">&#9670;&#160;</a></span>DDRCTL_DRAMTMG4_T_RP_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG4_T_RP_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#aa6310e3e2f21ac481e0a70ccf305786f">DDRCTL_DRAMTMG4_T_RP_SHIFT</a>) &amp; <a class="code hl_define" href="#af52eea65398365fe19fb9f57c12e8692">DDRCTL_DRAMTMG4_T_RP_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="aa6310e3e2f21ac481e0a70ccf305786f" name="aa6310e3e2f21ac481e0a70ccf305786f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6310e3e2f21ac481e0a70ccf305786f">&#9670;&#160;</a></span>DDRCTL_DRAMTMG4_T_RP_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG4_T_RP_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b5516e401b4603206ea17e752c5a51b" name="a7b5516e401b4603206ea17e752c5a51b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b5516e401b4603206ea17e752c5a51b">&#9670;&#160;</a></span>DDRCTL_DRAMTMG4_T_RRD_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG4_T_RRD_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#ac54ec4ed7d021c076b65cb4c6d7cc3f7">DDRCTL_DRAMTMG4_T_RRD_MASK</a>) &gt;&gt; <a class="code hl_define" href="#ad18e0d26133f75e295cd3a77dc2f8b1b">DDRCTL_DRAMTMG4_T_RRD_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ac54ec4ed7d021c076b65cb4c6d7cc3f7"><div class="ttname"><a href="#ac54ec4ed7d021c076b65cb4c6d7cc3f7">DDRCTL_DRAMTMG4_T_RRD_MASK</a></div><div class="ttdeci">#define DDRCTL_DRAMTMG4_T_RRD_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1176</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ad18e0d26133f75e295cd3a77dc2f8b1b"><div class="ttname"><a href="#ad18e0d26133f75e295cd3a77dc2f8b1b">DDRCTL_DRAMTMG4_T_RRD_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DRAMTMG4_T_RRD_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1177</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ac54ec4ed7d021c076b65cb4c6d7cc3f7" name="ac54ec4ed7d021c076b65cb4c6d7cc3f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac54ec4ed7d021c076b65cb4c6d7cc3f7">&#9670;&#160;</a></span>DDRCTL_DRAMTMG4_T_RRD_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG4_T_RRD_MASK&#160;&#160;&#160;(0xF00U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab6735a944cd626a311ea825f80ae599d" name="ab6735a944cd626a311ea825f80ae599d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6735a944cd626a311ea825f80ae599d">&#9670;&#160;</a></span>DDRCTL_DRAMTMG4_T_RRD_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG4_T_RRD_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#ad18e0d26133f75e295cd3a77dc2f8b1b">DDRCTL_DRAMTMG4_T_RRD_SHIFT</a>) &amp; <a class="code hl_define" href="#ac54ec4ed7d021c076b65cb4c6d7cc3f7">DDRCTL_DRAMTMG4_T_RRD_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="ad18e0d26133f75e295cd3a77dc2f8b1b" name="ad18e0d26133f75e295cd3a77dc2f8b1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad18e0d26133f75e295cd3a77dc2f8b1b">&#9670;&#160;</a></span>DDRCTL_DRAMTMG4_T_RRD_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG4_T_RRD_SHIFT&#160;&#160;&#160;(8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac21cab917c51699c7c57c4fdc51c9140" name="ac21cab917c51699c7c57c4fdc51c9140"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac21cab917c51699c7c57c4fdc51c9140">&#9670;&#160;</a></span>DDRCTL_DRAMTMG5_T_CKE_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG5_T_CKE_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#ac56c62386ad51d7e8af6d110362abbd3">DDRCTL_DRAMTMG5_T_CKE_MASK</a>) &gt;&gt; <a class="code hl_define" href="#ab7447846bf66267b72e530254420d516">DDRCTL_DRAMTMG5_T_CKE_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ab7447846bf66267b72e530254420d516"><div class="ttname"><a href="#ab7447846bf66267b72e530254420d516">DDRCTL_DRAMTMG5_T_CKE_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DRAMTMG5_T_CKE_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1268</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ac56c62386ad51d7e8af6d110362abbd3"><div class="ttname"><a href="#ac56c62386ad51d7e8af6d110362abbd3">DDRCTL_DRAMTMG5_T_CKE_MASK</a></div><div class="ttdeci">#define DDRCTL_DRAMTMG5_T_CKE_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1267</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ac56c62386ad51d7e8af6d110362abbd3" name="ac56c62386ad51d7e8af6d110362abbd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac56c62386ad51d7e8af6d110362abbd3">&#9670;&#160;</a></span>DDRCTL_DRAMTMG5_T_CKE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG5_T_CKE_MASK&#160;&#160;&#160;(0x1FU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d4befcd6a09774aab7abd766931a100" name="a7d4befcd6a09774aab7abd766931a100"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d4befcd6a09774aab7abd766931a100">&#9670;&#160;</a></span>DDRCTL_DRAMTMG5_T_CKE_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG5_T_CKE_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#ab7447846bf66267b72e530254420d516">DDRCTL_DRAMTMG5_T_CKE_SHIFT</a>) &amp; <a class="code hl_define" href="#ac56c62386ad51d7e8af6d110362abbd3">DDRCTL_DRAMTMG5_T_CKE_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="ab7447846bf66267b72e530254420d516" name="ab7447846bf66267b72e530254420d516"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7447846bf66267b72e530254420d516">&#9670;&#160;</a></span>DDRCTL_DRAMTMG5_T_CKE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG5_T_CKE_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad06ea1d3105225dfd0ea20bc774339f5" name="ad06ea1d3105225dfd0ea20bc774339f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad06ea1d3105225dfd0ea20bc774339f5">&#9670;&#160;</a></span>DDRCTL_DRAMTMG5_T_CKESR_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG5_T_CKESR_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#ae2d6b91f0ec3b13d7cb755cb2e95fe16">DDRCTL_DRAMTMG5_T_CKESR_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a2f2e1e1d557e572766d50224613b670a">DDRCTL_DRAMTMG5_T_CKESR_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a2f2e1e1d557e572766d50224613b670a"><div class="ttname"><a href="#a2f2e1e1d557e572766d50224613b670a">DDRCTL_DRAMTMG5_T_CKESR_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DRAMTMG5_T_CKESR_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1252</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ae2d6b91f0ec3b13d7cb755cb2e95fe16"><div class="ttname"><a href="#ae2d6b91f0ec3b13d7cb755cb2e95fe16">DDRCTL_DRAMTMG5_T_CKESR_MASK</a></div><div class="ttdeci">#define DDRCTL_DRAMTMG5_T_CKESR_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1251</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ae2d6b91f0ec3b13d7cb755cb2e95fe16" name="ae2d6b91f0ec3b13d7cb755cb2e95fe16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2d6b91f0ec3b13d7cb755cb2e95fe16">&#9670;&#160;</a></span>DDRCTL_DRAMTMG5_T_CKESR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG5_T_CKESR_MASK&#160;&#160;&#160;(0x3F00U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f668b78ec262be61fe0d3dae8c79478" name="a8f668b78ec262be61fe0d3dae8c79478"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f668b78ec262be61fe0d3dae8c79478">&#9670;&#160;</a></span>DDRCTL_DRAMTMG5_T_CKESR_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG5_T_CKESR_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a2f2e1e1d557e572766d50224613b670a">DDRCTL_DRAMTMG5_T_CKESR_SHIFT</a>) &amp; <a class="code hl_define" href="#ae2d6b91f0ec3b13d7cb755cb2e95fe16">DDRCTL_DRAMTMG5_T_CKESR_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a2f2e1e1d557e572766d50224613b670a" name="a2f2e1e1d557e572766d50224613b670a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f2e1e1d557e572766d50224613b670a">&#9670;&#160;</a></span>DDRCTL_DRAMTMG5_T_CKESR_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG5_T_CKESR_SHIFT&#160;&#160;&#160;(8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac60f5ddeb4ea329d67d779734c9487b" name="aac60f5ddeb4ea329d67d779734c9487b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac60f5ddeb4ea329d67d779734c9487b">&#9670;&#160;</a></span>DDRCTL_DRAMTMG5_T_CKSRE_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG5_T_CKSRE_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a4d67210eb2f999e9660093f3e0998ebd">DDRCTL_DRAMTMG5_T_CKSRE_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a359a0276945b9eb823de0cb83b36ccad">DDRCTL_DRAMTMG5_T_CKSRE_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a359a0276945b9eb823de0cb83b36ccad"><div class="ttname"><a href="#a359a0276945b9eb823de0cb83b36ccad">DDRCTL_DRAMTMG5_T_CKSRE_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DRAMTMG5_T_CKSRE_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1232</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a4d67210eb2f999e9660093f3e0998ebd"><div class="ttname"><a href="#a4d67210eb2f999e9660093f3e0998ebd">DDRCTL_DRAMTMG5_T_CKSRE_MASK</a></div><div class="ttdeci">#define DDRCTL_DRAMTMG5_T_CKSRE_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1231</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a4d67210eb2f999e9660093f3e0998ebd" name="a4d67210eb2f999e9660093f3e0998ebd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d67210eb2f999e9660093f3e0998ebd">&#9670;&#160;</a></span>DDRCTL_DRAMTMG5_T_CKSRE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG5_T_CKSRE_MASK&#160;&#160;&#160;(0xF0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae53ad3c797bdbb96e42da95b0dfe8a93" name="ae53ad3c797bdbb96e42da95b0dfe8a93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae53ad3c797bdbb96e42da95b0dfe8a93">&#9670;&#160;</a></span>DDRCTL_DRAMTMG5_T_CKSRE_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG5_T_CKSRE_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a359a0276945b9eb823de0cb83b36ccad">DDRCTL_DRAMTMG5_T_CKSRE_SHIFT</a>) &amp; <a class="code hl_define" href="#a4d67210eb2f999e9660093f3e0998ebd">DDRCTL_DRAMTMG5_T_CKSRE_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a359a0276945b9eb823de0cb83b36ccad" name="a359a0276945b9eb823de0cb83b36ccad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a359a0276945b9eb823de0cb83b36ccad">&#9670;&#160;</a></span>DDRCTL_DRAMTMG5_T_CKSRE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG5_T_CKSRE_SHIFT&#160;&#160;&#160;(16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab8b7f356306a3cafb9f26ea6b02fb9b9" name="ab8b7f356306a3cafb9f26ea6b02fb9b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8b7f356306a3cafb9f26ea6b02fb9b9">&#9670;&#160;</a></span>DDRCTL_DRAMTMG5_T_CKSRX_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG5_T_CKSRX_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#abc5f70d203dd65f58ed8dbe6377955b4">DDRCTL_DRAMTMG5_T_CKSRX_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a19fb515d2962f9a55d02116f5f3c5960">DDRCTL_DRAMTMG5_T_CKSRX_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a19fb515d2962f9a55d02116f5f3c5960"><div class="ttname"><a href="#a19fb515d2962f9a55d02116f5f3c5960">DDRCTL_DRAMTMG5_T_CKSRX_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DRAMTMG5_T_CKSRX_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1212</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_abc5f70d203dd65f58ed8dbe6377955b4"><div class="ttname"><a href="#abc5f70d203dd65f58ed8dbe6377955b4">DDRCTL_DRAMTMG5_T_CKSRX_MASK</a></div><div class="ttdeci">#define DDRCTL_DRAMTMG5_T_CKSRX_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1211</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="abc5f70d203dd65f58ed8dbe6377955b4" name="abc5f70d203dd65f58ed8dbe6377955b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc5f70d203dd65f58ed8dbe6377955b4">&#9670;&#160;</a></span>DDRCTL_DRAMTMG5_T_CKSRX_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG5_T_CKSRX_MASK&#160;&#160;&#160;(0xF000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acdf5bb6b5c6b4a802d003dc224ba96a3" name="acdf5bb6b5c6b4a802d003dc224ba96a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdf5bb6b5c6b4a802d003dc224ba96a3">&#9670;&#160;</a></span>DDRCTL_DRAMTMG5_T_CKSRX_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG5_T_CKSRX_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a19fb515d2962f9a55d02116f5f3c5960">DDRCTL_DRAMTMG5_T_CKSRX_SHIFT</a>) &amp; <a class="code hl_define" href="#abc5f70d203dd65f58ed8dbe6377955b4">DDRCTL_DRAMTMG5_T_CKSRX_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a19fb515d2962f9a55d02116f5f3c5960" name="a19fb515d2962f9a55d02116f5f3c5960"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19fb515d2962f9a55d02116f5f3c5960">&#9670;&#160;</a></span>DDRCTL_DRAMTMG5_T_CKSRX_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG5_T_CKSRX_SHIFT&#160;&#160;&#160;(24U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae0de157f3def1b6874570b9c4aee62e7" name="ae0de157f3def1b6874570b9c4aee62e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0de157f3def1b6874570b9c4aee62e7">&#9670;&#160;</a></span>DDRCTL_DRAMTMG8_T_XS_DLL_X32_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG8_T_XS_DLL_X32_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#afb1fbea807bcc81e2cb75f02ed828e0f">DDRCTL_DRAMTMG8_T_XS_DLL_X32_MASK</a>) &gt;&gt; <a class="code hl_define" href="#ac7c22cd88c55eec2c00ed1f07486da61">DDRCTL_DRAMTMG8_T_XS_DLL_X32_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ac7c22cd88c55eec2c00ed1f07486da61"><div class="ttname"><a href="#ac7c22cd88c55eec2c00ed1f07486da61">DDRCTL_DRAMTMG8_T_XS_DLL_X32_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DRAMTMG8_T_XS_DLL_X32_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1284</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_afb1fbea807bcc81e2cb75f02ed828e0f"><div class="ttname"><a href="#afb1fbea807bcc81e2cb75f02ed828e0f">DDRCTL_DRAMTMG8_T_XS_DLL_X32_MASK</a></div><div class="ttdeci">#define DDRCTL_DRAMTMG8_T_XS_DLL_X32_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1283</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="afb1fbea807bcc81e2cb75f02ed828e0f" name="afb1fbea807bcc81e2cb75f02ed828e0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb1fbea807bcc81e2cb75f02ed828e0f">&#9670;&#160;</a></span>DDRCTL_DRAMTMG8_T_XS_DLL_X32_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG8_T_XS_DLL_X32_MASK&#160;&#160;&#160;(0x7F00U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab42d4cdb3c98d967c1f20d133b3bdc4f" name="ab42d4cdb3c98d967c1f20d133b3bdc4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab42d4cdb3c98d967c1f20d133b3bdc4f">&#9670;&#160;</a></span>DDRCTL_DRAMTMG8_T_XS_DLL_X32_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG8_T_XS_DLL_X32_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#ac7c22cd88c55eec2c00ed1f07486da61">DDRCTL_DRAMTMG8_T_XS_DLL_X32_SHIFT</a>) &amp; <a class="code hl_define" href="#afb1fbea807bcc81e2cb75f02ed828e0f">DDRCTL_DRAMTMG8_T_XS_DLL_X32_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="ac7c22cd88c55eec2c00ed1f07486da61" name="ac7c22cd88c55eec2c00ed1f07486da61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7c22cd88c55eec2c00ed1f07486da61">&#9670;&#160;</a></span>DDRCTL_DRAMTMG8_T_XS_DLL_X32_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG8_T_XS_DLL_X32_SHIFT&#160;&#160;&#160;(8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="accd2f25846268dd41a56a417969061c4" name="accd2f25846268dd41a56a417969061c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accd2f25846268dd41a56a417969061c4">&#9670;&#160;</a></span>DDRCTL_DRAMTMG8_T_XS_X32_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG8_T_XS_X32_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#ab54b7a7c4f2d23a3038f2dcfc4eb876e">DDRCTL_DRAMTMG8_T_XS_X32_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a4f6650618d1b546f1e80409b495d468b">DDRCTL_DRAMTMG8_T_XS_X32_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a4f6650618d1b546f1e80409b495d468b"><div class="ttname"><a href="#a4f6650618d1b546f1e80409b495d468b">DDRCTL_DRAMTMG8_T_XS_X32_SHIFT</a></div><div class="ttdeci">#define DDRCTL_DRAMTMG8_T_XS_X32_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1299</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ab54b7a7c4f2d23a3038f2dcfc4eb876e"><div class="ttname"><a href="#ab54b7a7c4f2d23a3038f2dcfc4eb876e">DDRCTL_DRAMTMG8_T_XS_X32_MASK</a></div><div class="ttdeci">#define DDRCTL_DRAMTMG8_T_XS_X32_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1298</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ab54b7a7c4f2d23a3038f2dcfc4eb876e" name="ab54b7a7c4f2d23a3038f2dcfc4eb876e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab54b7a7c4f2d23a3038f2dcfc4eb876e">&#9670;&#160;</a></span>DDRCTL_DRAMTMG8_T_XS_X32_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG8_T_XS_X32_MASK&#160;&#160;&#160;(0x7FU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa973d2b549d7149c460dfc7c4eab3857" name="aa973d2b549d7149c460dfc7c4eab3857"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa973d2b549d7149c460dfc7c4eab3857">&#9670;&#160;</a></span>DDRCTL_DRAMTMG8_T_XS_X32_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG8_T_XS_X32_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a4f6650618d1b546f1e80409b495d468b">DDRCTL_DRAMTMG8_T_XS_X32_SHIFT</a>) &amp; <a class="code hl_define" href="#ab54b7a7c4f2d23a3038f2dcfc4eb876e">DDRCTL_DRAMTMG8_T_XS_X32_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a4f6650618d1b546f1e80409b495d468b" name="a4f6650618d1b546f1e80409b495d468b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f6650618d1b546f1e80409b495d468b">&#9670;&#160;</a></span>DDRCTL_DRAMTMG8_T_XS_X32_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_DRAMTMG8_T_XS_X32_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ef88ead66eb8b551802bd3cbb511f30" name="a9ef88ead66eb8b551802bd3cbb511f30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ef88ead66eb8b551802bd3cbb511f30">&#9670;&#160;</a></span>DDRCTL_ECCUADDR0_ECC_UNCORR_RANK_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ECCUADDR0_ECC_UNCORR_RANK_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a9f6258b7b46cf81cb3aa31eea4a39fc9">DDRCTL_ECCUADDR0_ECC_UNCORR_RANK_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a80c28f8d1a968f7b7c7332fde0627e3d">DDRCTL_ECCUADDR0_ECC_UNCORR_RANK_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a80c28f8d1a968f7b7c7332fde0627e3d"><div class="ttname"><a href="#a80c28f8d1a968f7b7c7332fde0627e3d">DDRCTL_ECCUADDR0_ECC_UNCORR_RANK_SHIFT</a></div><div class="ttdeci">#define DDRCTL_ECCUADDR0_ECC_UNCORR_RANK_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:631</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a9f6258b7b46cf81cb3aa31eea4a39fc9"><div class="ttname"><a href="#a9f6258b7b46cf81cb3aa31eea4a39fc9">DDRCTL_ECCUADDR0_ECC_UNCORR_RANK_MASK</a></div><div class="ttdeci">#define DDRCTL_ECCUADDR0_ECC_UNCORR_RANK_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:630</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a9f6258b7b46cf81cb3aa31eea4a39fc9" name="a9f6258b7b46cf81cb3aa31eea4a39fc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f6258b7b46cf81cb3aa31eea4a39fc9">&#9670;&#160;</a></span>DDRCTL_ECCUADDR0_ECC_UNCORR_RANK_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ECCUADDR0_ECC_UNCORR_RANK_MASK&#160;&#160;&#160;(0x3000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a80c28f8d1a968f7b7c7332fde0627e3d" name="a80c28f8d1a968f7b7c7332fde0627e3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80c28f8d1a968f7b7c7332fde0627e3d">&#9670;&#160;</a></span>DDRCTL_ECCUADDR0_ECC_UNCORR_RANK_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ECCUADDR0_ECC_UNCORR_RANK_SHIFT&#160;&#160;&#160;(24U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69a15dce55343f6846c5decd4268ad3d" name="a69a15dce55343f6846c5decd4268ad3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69a15dce55343f6846c5decd4268ad3d">&#9670;&#160;</a></span>DDRCTL_ECCUADDR0_ECC_UNCORR_ROW_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ECCUADDR0_ECC_UNCORR_ROW_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a70babf2995d3a8ddf898a9456bd8dd20">DDRCTL_ECCUADDR0_ECC_UNCORR_ROW_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a4e2c72d0a329488d2f47ddf87c4f9bea">DDRCTL_ECCUADDR0_ECC_UNCORR_ROW_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a4e2c72d0a329488d2f47ddf87c4f9bea"><div class="ttname"><a href="#a4e2c72d0a329488d2f47ddf87c4f9bea">DDRCTL_ECCUADDR0_ECC_UNCORR_ROW_SHIFT</a></div><div class="ttdeci">#define DDRCTL_ECCUADDR0_ECC_UNCORR_ROW_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:642</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a70babf2995d3a8ddf898a9456bd8dd20"><div class="ttname"><a href="#a70babf2995d3a8ddf898a9456bd8dd20">DDRCTL_ECCUADDR0_ECC_UNCORR_ROW_MASK</a></div><div class="ttdeci">#define DDRCTL_ECCUADDR0_ECC_UNCORR_ROW_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:641</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a70babf2995d3a8ddf898a9456bd8dd20" name="a70babf2995d3a8ddf898a9456bd8dd20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70babf2995d3a8ddf898a9456bd8dd20">&#9670;&#160;</a></span>DDRCTL_ECCUADDR0_ECC_UNCORR_ROW_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ECCUADDR0_ECC_UNCORR_ROW_MASK&#160;&#160;&#160;(0x3FFFFUL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e2c72d0a329488d2f47ddf87c4f9bea" name="a4e2c72d0a329488d2f47ddf87c4f9bea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e2c72d0a329488d2f47ddf87c4f9bea">&#9670;&#160;</a></span>DDRCTL_ECCUADDR0_ECC_UNCORR_ROW_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ECCUADDR0_ECC_UNCORR_ROW_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e98df6916d4c471b97a265550d8b33f" name="a8e98df6916d4c471b97a265550d8b33f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e98df6916d4c471b97a265550d8b33f">&#9670;&#160;</a></span>DDRCTL_HWLPCTL_HW_LP_EN_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_HWLPCTL_HW_LP_EN_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a1b3eb1dd9892418abcaa49de054edcfe">DDRCTL_HWLPCTL_HW_LP_EN_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a9a8c3b43a7ec3d3c171fc556e52079dc">DDRCTL_HWLPCTL_HW_LP_EN_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a1b3eb1dd9892418abcaa49de054edcfe"><div class="ttname"><a href="#a1b3eb1dd9892418abcaa49de054edcfe">DDRCTL_HWLPCTL_HW_LP_EN_MASK</a></div><div class="ttdeci">#define DDRCTL_HWLPCTL_HW_LP_EN_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:480</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a9a8c3b43a7ec3d3c171fc556e52079dc"><div class="ttname"><a href="#a9a8c3b43a7ec3d3c171fc556e52079dc">DDRCTL_HWLPCTL_HW_LP_EN_SHIFT</a></div><div class="ttdeci">#define DDRCTL_HWLPCTL_HW_LP_EN_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:481</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a1b3eb1dd9892418abcaa49de054edcfe" name="a1b3eb1dd9892418abcaa49de054edcfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b3eb1dd9892418abcaa49de054edcfe">&#9670;&#160;</a></span>DDRCTL_HWLPCTL_HW_LP_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_HWLPCTL_HW_LP_EN_MASK&#160;&#160;&#160;(0x1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae0aca79247ccce7c8acb555de1afbfe6" name="ae0aca79247ccce7c8acb555de1afbfe6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0aca79247ccce7c8acb555de1afbfe6">&#9670;&#160;</a></span>DDRCTL_HWLPCTL_HW_LP_EN_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_HWLPCTL_HW_LP_EN_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a9a8c3b43a7ec3d3c171fc556e52079dc">DDRCTL_HWLPCTL_HW_LP_EN_SHIFT</a>) &amp; <a class="code hl_define" href="#a1b3eb1dd9892418abcaa49de054edcfe">DDRCTL_HWLPCTL_HW_LP_EN_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a9a8c3b43a7ec3d3c171fc556e52079dc" name="a9a8c3b43a7ec3d3c171fc556e52079dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a8c3b43a7ec3d3c171fc556e52079dc">&#9670;&#160;</a></span>DDRCTL_HWLPCTL_HW_LP_EN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_HWLPCTL_HW_LP_EN_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a127454e5582326d1b3d217775e7c0619" name="a127454e5582326d1b3d217775e7c0619"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a127454e5582326d1b3d217775e7c0619">&#9670;&#160;</a></span>DDRCTL_HWLPCTL_HW_LP_EXIT_IDLE_EN_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_HWLPCTL_HW_LP_EXIT_IDLE_EN_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a4291f129698282a15975000c43779ac2">DDRCTL_HWLPCTL_HW_LP_EXIT_IDLE_EN_MASK</a>) &gt;&gt; <a class="code hl_define" href="#aaa558f6064fcb5a4aa60aefc84bb75f5">DDRCTL_HWLPCTL_HW_LP_EXIT_IDLE_EN_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a4291f129698282a15975000c43779ac2"><div class="ttname"><a href="#a4291f129698282a15975000c43779ac2">DDRCTL_HWLPCTL_HW_LP_EXIT_IDLE_EN_MASK</a></div><div class="ttdeci">#define DDRCTL_HWLPCTL_HW_LP_EXIT_IDLE_EN_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:468</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_aaa558f6064fcb5a4aa60aefc84bb75f5"><div class="ttname"><a href="#aaa558f6064fcb5a4aa60aefc84bb75f5">DDRCTL_HWLPCTL_HW_LP_EXIT_IDLE_EN_SHIFT</a></div><div class="ttdeci">#define DDRCTL_HWLPCTL_HW_LP_EXIT_IDLE_EN_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:469</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a4291f129698282a15975000c43779ac2" name="a4291f129698282a15975000c43779ac2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4291f129698282a15975000c43779ac2">&#9670;&#160;</a></span>DDRCTL_HWLPCTL_HW_LP_EXIT_IDLE_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_HWLPCTL_HW_LP_EXIT_IDLE_EN_MASK&#160;&#160;&#160;(0x2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a52d489930a0d2ee28267925aa43f4d7c" name="a52d489930a0d2ee28267925aa43f4d7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52d489930a0d2ee28267925aa43f4d7c">&#9670;&#160;</a></span>DDRCTL_HWLPCTL_HW_LP_EXIT_IDLE_EN_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_HWLPCTL_HW_LP_EXIT_IDLE_EN_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#aaa558f6064fcb5a4aa60aefc84bb75f5">DDRCTL_HWLPCTL_HW_LP_EXIT_IDLE_EN_SHIFT</a>) &amp; <a class="code hl_define" href="#a4291f129698282a15975000c43779ac2">DDRCTL_HWLPCTL_HW_LP_EXIT_IDLE_EN_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="aaa558f6064fcb5a4aa60aefc84bb75f5" name="aaa558f6064fcb5a4aa60aefc84bb75f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa558f6064fcb5a4aa60aefc84bb75f5">&#9670;&#160;</a></span>DDRCTL_HWLPCTL_HW_LP_EXIT_IDLE_EN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_HWLPCTL_HW_LP_EXIT_IDLE_EN_SHIFT&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb355862f465ba1f97920ee3f076b530" name="acb355862f465ba1f97920ee3f076b530"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb355862f465ba1f97920ee3f076b530">&#9670;&#160;</a></span>DDRCTL_HWLPCTL_HW_LP_IDLE_X32_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_HWLPCTL_HW_LP_IDLE_X32_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#adf8989d11cf55e5f772bf827458c8181">DDRCTL_HWLPCTL_HW_LP_IDLE_X32_MASK</a>) &gt;&gt; <a class="code hl_define" href="#ab045668f951707d477dd414f40944543">DDRCTL_HWLPCTL_HW_LP_IDLE_X32_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ab045668f951707d477dd414f40944543"><div class="ttname"><a href="#ab045668f951707d477dd414f40944543">DDRCTL_HWLPCTL_HW_LP_IDLE_X32_SHIFT</a></div><div class="ttdeci">#define DDRCTL_HWLPCTL_HW_LP_IDLE_X32_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:457</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_adf8989d11cf55e5f772bf827458c8181"><div class="ttname"><a href="#adf8989d11cf55e5f772bf827458c8181">DDRCTL_HWLPCTL_HW_LP_IDLE_X32_MASK</a></div><div class="ttdeci">#define DDRCTL_HWLPCTL_HW_LP_IDLE_X32_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:456</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="adf8989d11cf55e5f772bf827458c8181" name="adf8989d11cf55e5f772bf827458c8181"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf8989d11cf55e5f772bf827458c8181">&#9670;&#160;</a></span>DDRCTL_HWLPCTL_HW_LP_IDLE_X32_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_HWLPCTL_HW_LP_IDLE_X32_MASK&#160;&#160;&#160;(0xFFF0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae116db8d3bf0a069a54152a6723932f4" name="ae116db8d3bf0a069a54152a6723932f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae116db8d3bf0a069a54152a6723932f4">&#9670;&#160;</a></span>DDRCTL_HWLPCTL_HW_LP_IDLE_X32_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_HWLPCTL_HW_LP_IDLE_X32_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#ab045668f951707d477dd414f40944543">DDRCTL_HWLPCTL_HW_LP_IDLE_X32_SHIFT</a>) &amp; <a class="code hl_define" href="#adf8989d11cf55e5f772bf827458c8181">DDRCTL_HWLPCTL_HW_LP_IDLE_X32_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="ab045668f951707d477dd414f40944543" name="ab045668f951707d477dd414f40944543"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab045668f951707d477dd414f40944543">&#9670;&#160;</a></span>DDRCTL_HWLPCTL_HW_LP_IDLE_X32_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_HWLPCTL_HW_LP_IDLE_X32_SHIFT&#160;&#160;&#160;(16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e1d54743af1f6f4a8e9e90757535837" name="a8e1d54743af1f6f4a8e9e90757535837"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e1d54743af1f6f4a8e9e90757535837">&#9670;&#160;</a></span>DDRCTL_ID_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ID_0&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acaa851622ec793f8a7ad63a7499acd2f" name="acaa851622ec793f8a7ad63a7499acd2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acaa851622ec793f8a7ad63a7499acd2f">&#9670;&#160;</a></span>DDRCTL_ID_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ID_1&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a34b1b463084600ddb93e74147c69f3f6" name="a34b1b463084600ddb93e74147c69f3f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34b1b463084600ddb93e74147c69f3f6">&#9670;&#160;</a></span>DDRCTL_ID_10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ID_10&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a375e45a2559c03d8303b3d55ebe8707b" name="a375e45a2559c03d8303b3d55ebe8707b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a375e45a2559c03d8303b3d55ebe8707b">&#9670;&#160;</a></span>DDRCTL_ID_11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ID_11&#160;&#160;&#160;(11UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b9a9323a3b2fba0e6846bb09d175515" name="a6b9a9323a3b2fba0e6846bb09d175515"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b9a9323a3b2fba0e6846bb09d175515">&#9670;&#160;</a></span>DDRCTL_ID_12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ID_12&#160;&#160;&#160;(12UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0720dc4212f4a39f04439600980a2f73" name="a0720dc4212f4a39f04439600980a2f73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0720dc4212f4a39f04439600980a2f73">&#9670;&#160;</a></span>DDRCTL_ID_13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ID_13&#160;&#160;&#160;(13UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a2a5ef719cfcad5ed36033943337147" name="a0a2a5ef719cfcad5ed36033943337147"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a2a5ef719cfcad5ed36033943337147">&#9670;&#160;</a></span>DDRCTL_ID_14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ID_14&#160;&#160;&#160;(14UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d646ae5798c223fd4ab8880ee4d4a5b" name="a0d646ae5798c223fd4ab8880ee4d4a5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d646ae5798c223fd4ab8880ee4d4a5b">&#9670;&#160;</a></span>DDRCTL_ID_15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ID_15&#160;&#160;&#160;(15UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af78a0f0d6b457907a31758ce1b32bff6" name="af78a0f0d6b457907a31758ce1b32bff6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af78a0f0d6b457907a31758ce1b32bff6">&#9670;&#160;</a></span>DDRCTL_ID_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ID_2&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b9b10b1690ba40f377a954cbe0dd0c4" name="a3b9b10b1690ba40f377a954cbe0dd0c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b9b10b1690ba40f377a954cbe0dd0c4">&#9670;&#160;</a></span>DDRCTL_ID_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ID_3&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac84ebdf37f1c56d556c03b83ea6d13ad" name="ac84ebdf37f1c56d556c03b83ea6d13ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac84ebdf37f1c56d556c03b83ea6d13ad">&#9670;&#160;</a></span>DDRCTL_ID_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ID_4&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10471fc4163c543514449b3bf3a09308" name="a10471fc4163c543514449b3bf3a09308"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10471fc4163c543514449b3bf3a09308">&#9670;&#160;</a></span>DDRCTL_ID_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ID_5&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a516e4178826498be4cada683e7848d63" name="a516e4178826498be4cada683e7848d63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a516e4178826498be4cada683e7848d63">&#9670;&#160;</a></span>DDRCTL_ID_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ID_6&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a060c4ff378743cfa461bd331754a7c11" name="a060c4ff378743cfa461bd331754a7c11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a060c4ff378743cfa461bd331754a7c11">&#9670;&#160;</a></span>DDRCTL_ID_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ID_7&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a73e994a83ef80b6b53a1e0269a5bcf94" name="a73e994a83ef80b6b53a1e0269a5bcf94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73e994a83ef80b6b53a1e0269a5bcf94">&#9670;&#160;</a></span>DDRCTL_ID_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ID_8&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c761d7ff820e8f28649c312576d13a8" name="a2c761d7ff820e8f28649c312576d13a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c761d7ff820e8f28649c312576d13a8">&#9670;&#160;</a></span>DDRCTL_ID_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ID_9&#160;&#160;&#160;(9UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad8840e29d1ec2f5c3b332b55c2d4eb6a" name="ad8840e29d1ec2f5c3b332b55c2d4eb6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8840e29d1ec2f5c3b332b55c2d4eb6a">&#9670;&#160;</a></span>DDRCTL_INIT0_POST_CKE_X1024_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_INIT0_POST_CKE_X1024_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#af03ef000b7bf5f0ab4f0f472ee73c21a">DDRCTL_INIT0_POST_CKE_X1024_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a2a6eaaac99c90abcce44a3168a831776">DDRCTL_INIT0_POST_CKE_X1024_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a2a6eaaac99c90abcce44a3168a831776"><div class="ttname"><a href="#a2a6eaaac99c90abcce44a3168a831776">DDRCTL_INIT0_POST_CKE_X1024_SHIFT</a></div><div class="ttdeci">#define DDRCTL_INIT0_POST_CKE_X1024_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:736</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_af03ef000b7bf5f0ab4f0f472ee73c21a"><div class="ttname"><a href="#af03ef000b7bf5f0ab4f0f472ee73c21a">DDRCTL_INIT0_POST_CKE_X1024_MASK</a></div><div class="ttdeci">#define DDRCTL_INIT0_POST_CKE_X1024_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:735</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="af03ef000b7bf5f0ab4f0f472ee73c21a" name="af03ef000b7bf5f0ab4f0f472ee73c21a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af03ef000b7bf5f0ab4f0f472ee73c21a">&#9670;&#160;</a></span>DDRCTL_INIT0_POST_CKE_X1024_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_INIT0_POST_CKE_X1024_MASK&#160;&#160;&#160;(0x3FF0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a466f0d1940f84fad29bd5f0898cb5ccf" name="a466f0d1940f84fad29bd5f0898cb5ccf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a466f0d1940f84fad29bd5f0898cb5ccf">&#9670;&#160;</a></span>DDRCTL_INIT0_POST_CKE_X1024_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_INIT0_POST_CKE_X1024_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a2a6eaaac99c90abcce44a3168a831776">DDRCTL_INIT0_POST_CKE_X1024_SHIFT</a>) &amp; <a class="code hl_define" href="#af03ef000b7bf5f0ab4f0f472ee73c21a">DDRCTL_INIT0_POST_CKE_X1024_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a2a6eaaac99c90abcce44a3168a831776" name="a2a6eaaac99c90abcce44a3168a831776"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a6eaaac99c90abcce44a3168a831776">&#9670;&#160;</a></span>DDRCTL_INIT0_POST_CKE_X1024_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_INIT0_POST_CKE_X1024_SHIFT&#160;&#160;&#160;(16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a77614264a732352df6f2e5309a277065" name="a77614264a732352df6f2e5309a277065"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77614264a732352df6f2e5309a277065">&#9670;&#160;</a></span>DDRCTL_INIT0_PRE_CKE_X1024_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_INIT0_PRE_CKE_X1024_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#adab614be66017f30d339074b2216e212">DDRCTL_INIT0_PRE_CKE_X1024_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a3d9529aadae797b77a1a6e41feaf3d0f">DDRCTL_INIT0_PRE_CKE_X1024_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a3d9529aadae797b77a1a6e41feaf3d0f"><div class="ttname"><a href="#a3d9529aadae797b77a1a6e41feaf3d0f">DDRCTL_INIT0_PRE_CKE_X1024_SHIFT</a></div><div class="ttdeci">#define DDRCTL_INIT0_PRE_CKE_X1024_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:752</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_adab614be66017f30d339074b2216e212"><div class="ttname"><a href="#adab614be66017f30d339074b2216e212">DDRCTL_INIT0_PRE_CKE_X1024_MASK</a></div><div class="ttdeci">#define DDRCTL_INIT0_PRE_CKE_X1024_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:751</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="adab614be66017f30d339074b2216e212" name="adab614be66017f30d339074b2216e212"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adab614be66017f30d339074b2216e212">&#9670;&#160;</a></span>DDRCTL_INIT0_PRE_CKE_X1024_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_INIT0_PRE_CKE_X1024_MASK&#160;&#160;&#160;(0x3FFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a92a214f6260064b12acccc4f12a197d6" name="a92a214f6260064b12acccc4f12a197d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92a214f6260064b12acccc4f12a197d6">&#9670;&#160;</a></span>DDRCTL_INIT0_PRE_CKE_X1024_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_INIT0_PRE_CKE_X1024_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a3d9529aadae797b77a1a6e41feaf3d0f">DDRCTL_INIT0_PRE_CKE_X1024_SHIFT</a>) &amp; <a class="code hl_define" href="#adab614be66017f30d339074b2216e212">DDRCTL_INIT0_PRE_CKE_X1024_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a3d9529aadae797b77a1a6e41feaf3d0f" name="a3d9529aadae797b77a1a6e41feaf3d0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d9529aadae797b77a1a6e41feaf3d0f">&#9670;&#160;</a></span>DDRCTL_INIT0_PRE_CKE_X1024_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_INIT0_PRE_CKE_X1024_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aec0d5313419f4530fb91fddddab34961" name="aec0d5313419f4530fb91fddddab34961"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec0d5313419f4530fb91fddddab34961">&#9670;&#160;</a></span>DDRCTL_INIT0_SKIP_DRAM_INIT_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_INIT0_SKIP_DRAM_INIT_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#ac7d64e4fefea8d3f87b7a4a39382dbe9">DDRCTL_INIT0_SKIP_DRAM_INIT_MASK</a>) &gt;&gt; <a class="code hl_define" href="#aaab89748c3649c5420f72153f017cd83">DDRCTL_INIT0_SKIP_DRAM_INIT_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_aaab89748c3649c5420f72153f017cd83"><div class="ttname"><a href="#aaab89748c3649c5420f72153f017cd83">DDRCTL_INIT0_SKIP_DRAM_INIT_SHIFT</a></div><div class="ttdeci">#define DDRCTL_INIT0_SKIP_DRAM_INIT_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:720</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ac7d64e4fefea8d3f87b7a4a39382dbe9"><div class="ttname"><a href="#ac7d64e4fefea8d3f87b7a4a39382dbe9">DDRCTL_INIT0_SKIP_DRAM_INIT_MASK</a></div><div class="ttdeci">#define DDRCTL_INIT0_SKIP_DRAM_INIT_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:719</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ac7d64e4fefea8d3f87b7a4a39382dbe9" name="ac7d64e4fefea8d3f87b7a4a39382dbe9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7d64e4fefea8d3f87b7a4a39382dbe9">&#9670;&#160;</a></span>DDRCTL_INIT0_SKIP_DRAM_INIT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_INIT0_SKIP_DRAM_INIT_MASK&#160;&#160;&#160;(0xC0000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a28fc458e5f29e07cdc9a3e3bb2ffbb89" name="a28fc458e5f29e07cdc9a3e3bb2ffbb89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28fc458e5f29e07cdc9a3e3bb2ffbb89">&#9670;&#160;</a></span>DDRCTL_INIT0_SKIP_DRAM_INIT_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_INIT0_SKIP_DRAM_INIT_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#aaab89748c3649c5420f72153f017cd83">DDRCTL_INIT0_SKIP_DRAM_INIT_SHIFT</a>) &amp; <a class="code hl_define" href="#ac7d64e4fefea8d3f87b7a4a39382dbe9">DDRCTL_INIT0_SKIP_DRAM_INIT_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="aaab89748c3649c5420f72153f017cd83" name="aaab89748c3649c5420f72153f017cd83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaab89748c3649c5420f72153f017cd83">&#9670;&#160;</a></span>DDRCTL_INIT0_SKIP_DRAM_INIT_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_INIT0_SKIP_DRAM_INIT_SHIFT&#160;&#160;&#160;(30U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa72b8f3c14dae4a05255d321f01dc0c4" name="aa72b8f3c14dae4a05255d321f01dc0c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa72b8f3c14dae4a05255d321f01dc0c4">&#9670;&#160;</a></span>DDRCTL_INIT1_DRAM_RSTN_X1024_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_INIT1_DRAM_RSTN_X1024_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#ad5350dce320540748218510c52d0a5da">DDRCTL_INIT1_DRAM_RSTN_X1024_MASK</a>) &gt;&gt; <a class="code hl_define" href="#aada38e877b6d9fa9d164d305340ff5b2">DDRCTL_INIT1_DRAM_RSTN_X1024_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_aada38e877b6d9fa9d164d305340ff5b2"><div class="ttname"><a href="#aada38e877b6d9fa9d164d305340ff5b2">DDRCTL_INIT1_DRAM_RSTN_X1024_SHIFT</a></div><div class="ttdeci">#define DDRCTL_INIT1_DRAM_RSTN_X1024_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:766</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ad5350dce320540748218510c52d0a5da"><div class="ttname"><a href="#ad5350dce320540748218510c52d0a5da">DDRCTL_INIT1_DRAM_RSTN_X1024_MASK</a></div><div class="ttdeci">#define DDRCTL_INIT1_DRAM_RSTN_X1024_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:765</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ad5350dce320540748218510c52d0a5da" name="ad5350dce320540748218510c52d0a5da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5350dce320540748218510c52d0a5da">&#9670;&#160;</a></span>DDRCTL_INIT1_DRAM_RSTN_X1024_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_INIT1_DRAM_RSTN_X1024_MASK&#160;&#160;&#160;(0xFF0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acdce278e069144221d07cea76bfe97e6" name="acdce278e069144221d07cea76bfe97e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdce278e069144221d07cea76bfe97e6">&#9670;&#160;</a></span>DDRCTL_INIT1_DRAM_RSTN_X1024_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_INIT1_DRAM_RSTN_X1024_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#aada38e877b6d9fa9d164d305340ff5b2">DDRCTL_INIT1_DRAM_RSTN_X1024_SHIFT</a>) &amp; <a class="code hl_define" href="#ad5350dce320540748218510c52d0a5da">DDRCTL_INIT1_DRAM_RSTN_X1024_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="aada38e877b6d9fa9d164d305340ff5b2" name="aada38e877b6d9fa9d164d305340ff5b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aada38e877b6d9fa9d164d305340ff5b2">&#9670;&#160;</a></span>DDRCTL_INIT1_DRAM_RSTN_X1024_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_INIT1_DRAM_RSTN_X1024_SHIFT&#160;&#160;&#160;(16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa4abd4fc0e827334fc0ac380c7753a3d" name="aa4abd4fc0e827334fc0ac380c7753a3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4abd4fc0e827334fc0ac380c7753a3d">&#9670;&#160;</a></span>DDRCTL_INIT1_FINAL_WAIT_X32_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_INIT1_FINAL_WAIT_X32_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#aa4b82c3b739d38101884962598d7288d">DDRCTL_INIT1_FINAL_WAIT_X32_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a8358402f55084015ab3dbdf2b417ee84">DDRCTL_INIT1_FINAL_WAIT_X32_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a8358402f55084015ab3dbdf2b417ee84"><div class="ttname"><a href="#a8358402f55084015ab3dbdf2b417ee84">DDRCTL_INIT1_FINAL_WAIT_X32_SHIFT</a></div><div class="ttdeci">#define DDRCTL_INIT1_FINAL_WAIT_X32_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:780</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_aa4b82c3b739d38101884962598d7288d"><div class="ttname"><a href="#aa4b82c3b739d38101884962598d7288d">DDRCTL_INIT1_FINAL_WAIT_X32_MASK</a></div><div class="ttdeci">#define DDRCTL_INIT1_FINAL_WAIT_X32_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:779</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="aa4b82c3b739d38101884962598d7288d" name="aa4b82c3b739d38101884962598d7288d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4b82c3b739d38101884962598d7288d">&#9670;&#160;</a></span>DDRCTL_INIT1_FINAL_WAIT_X32_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_INIT1_FINAL_WAIT_X32_MASK&#160;&#160;&#160;(0x7F00U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3bebfaf6d6e2ecd72227fd86e86e9e7f" name="a3bebfaf6d6e2ecd72227fd86e86e9e7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bebfaf6d6e2ecd72227fd86e86e9e7f">&#9670;&#160;</a></span>DDRCTL_INIT1_FINAL_WAIT_X32_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_INIT1_FINAL_WAIT_X32_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a8358402f55084015ab3dbdf2b417ee84">DDRCTL_INIT1_FINAL_WAIT_X32_SHIFT</a>) &amp; <a class="code hl_define" href="#aa4b82c3b739d38101884962598d7288d">DDRCTL_INIT1_FINAL_WAIT_X32_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a8358402f55084015ab3dbdf2b417ee84" name="a8358402f55084015ab3dbdf2b417ee84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8358402f55084015ab3dbdf2b417ee84">&#9670;&#160;</a></span>DDRCTL_INIT1_FINAL_WAIT_X32_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_INIT1_FINAL_WAIT_X32_SHIFT&#160;&#160;&#160;(8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5dfbe91b8bc5da49057f578286eb8f27" name="a5dfbe91b8bc5da49057f578286eb8f27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dfbe91b8bc5da49057f578286eb8f27">&#9670;&#160;</a></span>DDRCTL_INIT1_PRE_OCD_X32_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_INIT1_PRE_OCD_X32_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#acd9a16bc35cc81e3bf05b45fe508383b">DDRCTL_INIT1_PRE_OCD_X32_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a62d2cb326e2b0ace96796eb042f05d87">DDRCTL_INIT1_PRE_OCD_X32_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a62d2cb326e2b0ace96796eb042f05d87"><div class="ttname"><a href="#a62d2cb326e2b0ace96796eb042f05d87">DDRCTL_INIT1_PRE_OCD_X32_SHIFT</a></div><div class="ttdeci">#define DDRCTL_INIT1_PRE_OCD_X32_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:794</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_acd9a16bc35cc81e3bf05b45fe508383b"><div class="ttname"><a href="#acd9a16bc35cc81e3bf05b45fe508383b">DDRCTL_INIT1_PRE_OCD_X32_MASK</a></div><div class="ttdeci">#define DDRCTL_INIT1_PRE_OCD_X32_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:793</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="acd9a16bc35cc81e3bf05b45fe508383b" name="acd9a16bc35cc81e3bf05b45fe508383b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd9a16bc35cc81e3bf05b45fe508383b">&#9670;&#160;</a></span>DDRCTL_INIT1_PRE_OCD_X32_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_INIT1_PRE_OCD_X32_MASK&#160;&#160;&#160;(0xFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aae4a189d1295b8d304421b77ced6e377" name="aae4a189d1295b8d304421b77ced6e377"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae4a189d1295b8d304421b77ced6e377">&#9670;&#160;</a></span>DDRCTL_INIT1_PRE_OCD_X32_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_INIT1_PRE_OCD_X32_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a62d2cb326e2b0ace96796eb042f05d87">DDRCTL_INIT1_PRE_OCD_X32_SHIFT</a>) &amp; <a class="code hl_define" href="#acd9a16bc35cc81e3bf05b45fe508383b">DDRCTL_INIT1_PRE_OCD_X32_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a62d2cb326e2b0ace96796eb042f05d87" name="a62d2cb326e2b0ace96796eb042f05d87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62d2cb326e2b0ace96796eb042f05d87">&#9670;&#160;</a></span>DDRCTL_INIT1_PRE_OCD_X32_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_INIT1_PRE_OCD_X32_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1285444f9a82f87290f2256e0be8befd" name="a1285444f9a82f87290f2256e0be8befd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1285444f9a82f87290f2256e0be8befd">&#9670;&#160;</a></span>DDRCTL_INIT3_EMR_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_INIT3_EMR_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a16be545d55345eea7128cc83ac536038">DDRCTL_INIT3_EMR_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a3acae4d41845e77cadd85edc1b6d0880">DDRCTL_INIT3_EMR_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a16be545d55345eea7128cc83ac536038"><div class="ttname"><a href="#a16be545d55345eea7128cc83ac536038">DDRCTL_INIT3_EMR_MASK</a></div><div class="ttdeci">#define DDRCTL_INIT3_EMR_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:821</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a3acae4d41845e77cadd85edc1b6d0880"><div class="ttname"><a href="#a3acae4d41845e77cadd85edc1b6d0880">DDRCTL_INIT3_EMR_SHIFT</a></div><div class="ttdeci">#define DDRCTL_INIT3_EMR_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:822</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a16be545d55345eea7128cc83ac536038" name="a16be545d55345eea7128cc83ac536038"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16be545d55345eea7128cc83ac536038">&#9670;&#160;</a></span>DDRCTL_INIT3_EMR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_INIT3_EMR_MASK&#160;&#160;&#160;(0xFFFFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3074215eee42bbc8c0ee58973e204872" name="a3074215eee42bbc8c0ee58973e204872"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3074215eee42bbc8c0ee58973e204872">&#9670;&#160;</a></span>DDRCTL_INIT3_EMR_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_INIT3_EMR_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a3acae4d41845e77cadd85edc1b6d0880">DDRCTL_INIT3_EMR_SHIFT</a>) &amp; <a class="code hl_define" href="#a16be545d55345eea7128cc83ac536038">DDRCTL_INIT3_EMR_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a3acae4d41845e77cadd85edc1b6d0880" name="a3acae4d41845e77cadd85edc1b6d0880"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3acae4d41845e77cadd85edc1b6d0880">&#9670;&#160;</a></span>DDRCTL_INIT3_EMR_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_INIT3_EMR_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a35e9211a2225ea35f78618c8ecc6d56f" name="a35e9211a2225ea35f78618c8ecc6d56f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35e9211a2225ea35f78618c8ecc6d56f">&#9670;&#160;</a></span>DDRCTL_INIT3_MR_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_INIT3_MR_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a0f4587cf4574c977c28c4bf9eefbc902">DDRCTL_INIT3_MR_MASK</a>) &gt;&gt; <a class="code hl_define" href="#ad16fdb2f85033f1cb068edede0ea5f74">DDRCTL_INIT3_MR_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a0f4587cf4574c977c28c4bf9eefbc902"><div class="ttname"><a href="#a0f4587cf4574c977c28c4bf9eefbc902">DDRCTL_INIT3_MR_MASK</a></div><div class="ttdeci">#define DDRCTL_INIT3_MR_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:808</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ad16fdb2f85033f1cb068edede0ea5f74"><div class="ttname"><a href="#ad16fdb2f85033f1cb068edede0ea5f74">DDRCTL_INIT3_MR_SHIFT</a></div><div class="ttdeci">#define DDRCTL_INIT3_MR_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:809</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a0f4587cf4574c977c28c4bf9eefbc902" name="a0f4587cf4574c977c28c4bf9eefbc902"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f4587cf4574c977c28c4bf9eefbc902">&#9670;&#160;</a></span>DDRCTL_INIT3_MR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_INIT3_MR_MASK&#160;&#160;&#160;(0xFFFF0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a366eaf167a1daa3f5bcf57e8e7afb069" name="a366eaf167a1daa3f5bcf57e8e7afb069"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a366eaf167a1daa3f5bcf57e8e7afb069">&#9670;&#160;</a></span>DDRCTL_INIT3_MR_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_INIT3_MR_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#ad16fdb2f85033f1cb068edede0ea5f74">DDRCTL_INIT3_MR_SHIFT</a>) &amp; <a class="code hl_define" href="#a0f4587cf4574c977c28c4bf9eefbc902">DDRCTL_INIT3_MR_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="ad16fdb2f85033f1cb068edede0ea5f74" name="ad16fdb2f85033f1cb068edede0ea5f74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad16fdb2f85033f1cb068edede0ea5f74">&#9670;&#160;</a></span>DDRCTL_INIT3_MR_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_INIT3_MR_SHIFT&#160;&#160;&#160;(16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4fd58c0bedf1e663c2fc5ad356fe8b98" name="a4fd58c0bedf1e663c2fc5ad356fe8b98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fd58c0bedf1e663c2fc5ad356fe8b98">&#9670;&#160;</a></span>DDRCTL_INIT4_EMR2_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_INIT4_EMR2_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a3c1a1dab8e0791c6eccf9248be42656f">DDRCTL_INIT4_EMR2_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a45d2655cc32039371a4bd97b0f0a7926">DDRCTL_INIT4_EMR2_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a3c1a1dab8e0791c6eccf9248be42656f"><div class="ttname"><a href="#a3c1a1dab8e0791c6eccf9248be42656f">DDRCTL_INIT4_EMR2_MASK</a></div><div class="ttdeci">#define DDRCTL_INIT4_EMR2_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:834</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a45d2655cc32039371a4bd97b0f0a7926"><div class="ttname"><a href="#a45d2655cc32039371a4bd97b0f0a7926">DDRCTL_INIT4_EMR2_SHIFT</a></div><div class="ttdeci">#define DDRCTL_INIT4_EMR2_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:835</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a3c1a1dab8e0791c6eccf9248be42656f" name="a3c1a1dab8e0791c6eccf9248be42656f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c1a1dab8e0791c6eccf9248be42656f">&#9670;&#160;</a></span>DDRCTL_INIT4_EMR2_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_INIT4_EMR2_MASK&#160;&#160;&#160;(0xFFFF0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8d95ed24142e5c5e0e7e276f413f9880" name="a8d95ed24142e5c5e0e7e276f413f9880"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d95ed24142e5c5e0e7e276f413f9880">&#9670;&#160;</a></span>DDRCTL_INIT4_EMR2_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_INIT4_EMR2_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a45d2655cc32039371a4bd97b0f0a7926">DDRCTL_INIT4_EMR2_SHIFT</a>) &amp; <a class="code hl_define" href="#a3c1a1dab8e0791c6eccf9248be42656f">DDRCTL_INIT4_EMR2_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a45d2655cc32039371a4bd97b0f0a7926" name="a45d2655cc32039371a4bd97b0f0a7926"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45d2655cc32039371a4bd97b0f0a7926">&#9670;&#160;</a></span>DDRCTL_INIT4_EMR2_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_INIT4_EMR2_SHIFT&#160;&#160;&#160;(16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a168dd7ef22146296022fe0428ef9ade3" name="a168dd7ef22146296022fe0428ef9ade3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a168dd7ef22146296022fe0428ef9ade3">&#9670;&#160;</a></span>DDRCTL_INIT4_EMR3_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_INIT4_EMR3_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a7c10330dfdd662b4f79227efef981782">DDRCTL_INIT4_EMR3_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a2be8c9aa2840625fd0231930155777a8">DDRCTL_INIT4_EMR3_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a2be8c9aa2840625fd0231930155777a8"><div class="ttname"><a href="#a2be8c9aa2840625fd0231930155777a8">DDRCTL_INIT4_EMR3_SHIFT</a></div><div class="ttdeci">#define DDRCTL_INIT4_EMR3_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:847</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a7c10330dfdd662b4f79227efef981782"><div class="ttname"><a href="#a7c10330dfdd662b4f79227efef981782">DDRCTL_INIT4_EMR3_MASK</a></div><div class="ttdeci">#define DDRCTL_INIT4_EMR3_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:846</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a7c10330dfdd662b4f79227efef981782" name="a7c10330dfdd662b4f79227efef981782"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c10330dfdd662b4f79227efef981782">&#9670;&#160;</a></span>DDRCTL_INIT4_EMR3_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_INIT4_EMR3_MASK&#160;&#160;&#160;(0xFFFFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1303553377f83c15698b9df739765e53" name="a1303553377f83c15698b9df739765e53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1303553377f83c15698b9df739765e53">&#9670;&#160;</a></span>DDRCTL_INIT4_EMR3_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_INIT4_EMR3_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a2be8c9aa2840625fd0231930155777a8">DDRCTL_INIT4_EMR3_SHIFT</a>) &amp; <a class="code hl_define" href="#a7c10330dfdd662b4f79227efef981782">DDRCTL_INIT4_EMR3_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a2be8c9aa2840625fd0231930155777a8" name="a2be8c9aa2840625fd0231930155777a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2be8c9aa2840625fd0231930155777a8">&#9670;&#160;</a></span>DDRCTL_INIT4_EMR3_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_INIT4_EMR3_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a62cecdec75b566b601ea6b2dd886e341" name="a62cecdec75b566b601ea6b2dd886e341"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62cecdec75b566b601ea6b2dd886e341">&#9670;&#160;</a></span>DDRCTL_INIT5_DEV_ZQINIT_X32_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_INIT5_DEV_ZQINIT_X32_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a6cb35f58a888c21b91d5159a91003bcd">DDRCTL_INIT5_DEV_ZQINIT_X32_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a89c55acbe5c076da1bc318b080790bf8">DDRCTL_INIT5_DEV_ZQINIT_X32_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a6cb35f58a888c21b91d5159a91003bcd"><div class="ttname"><a href="#a6cb35f58a888c21b91d5159a91003bcd">DDRCTL_INIT5_DEV_ZQINIT_X32_MASK</a></div><div class="ttdeci">#define DDRCTL_INIT5_DEV_ZQINIT_X32_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:862</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a89c55acbe5c076da1bc318b080790bf8"><div class="ttname"><a href="#a89c55acbe5c076da1bc318b080790bf8">DDRCTL_INIT5_DEV_ZQINIT_X32_SHIFT</a></div><div class="ttdeci">#define DDRCTL_INIT5_DEV_ZQINIT_X32_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:863</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a6cb35f58a888c21b91d5159a91003bcd" name="a6cb35f58a888c21b91d5159a91003bcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cb35f58a888c21b91d5159a91003bcd">&#9670;&#160;</a></span>DDRCTL_INIT5_DEV_ZQINIT_X32_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_INIT5_DEV_ZQINIT_X32_MASK&#160;&#160;&#160;(0xFF0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a629f103bfb5cabeeead855340b5cf7d7" name="a629f103bfb5cabeeead855340b5cf7d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a629f103bfb5cabeeead855340b5cf7d7">&#9670;&#160;</a></span>DDRCTL_INIT5_DEV_ZQINIT_X32_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_INIT5_DEV_ZQINIT_X32_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a89c55acbe5c076da1bc318b080790bf8">DDRCTL_INIT5_DEV_ZQINIT_X32_SHIFT</a>) &amp; <a class="code hl_define" href="#a6cb35f58a888c21b91d5159a91003bcd">DDRCTL_INIT5_DEV_ZQINIT_X32_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a89c55acbe5c076da1bc318b080790bf8" name="a89c55acbe5c076da1bc318b080790bf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89c55acbe5c076da1bc318b080790bf8">&#9670;&#160;</a></span>DDRCTL_INIT5_DEV_ZQINIT_X32_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_INIT5_DEV_ZQINIT_X32_SHIFT&#160;&#160;&#160;(16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a64d561066114a68bc125a4d8d5cf141b" name="a64d561066114a68bc125a4d8d5cf141b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64d561066114a68bc125a4d8d5cf141b">&#9670;&#160;</a></span>DDRCTL_MRCTRL0_MR_ADDR_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_MRCTRL0_MR_ADDR_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a79cec31f7c8bd975cb7fb1342cea346d">DDRCTL_MRCTRL0_MR_ADDR_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a6a912dfeebc1ad0ca36acb91bcae6351">DDRCTL_MRCTRL0_MR_ADDR_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a6a912dfeebc1ad0ca36acb91bcae6351"><div class="ttname"><a href="#a6a912dfeebc1ad0ca36acb91bcae6351">DDRCTL_MRCTRL0_MR_ADDR_SHIFT</a></div><div class="ttdeci">#define DDRCTL_MRCTRL0_MR_ADDR_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:308</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a79cec31f7c8bd975cb7fb1342cea346d"><div class="ttname"><a href="#a79cec31f7c8bd975cb7fb1342cea346d">DDRCTL_MRCTRL0_MR_ADDR_MASK</a></div><div class="ttdeci">#define DDRCTL_MRCTRL0_MR_ADDR_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:307</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a79cec31f7c8bd975cb7fb1342cea346d" name="a79cec31f7c8bd975cb7fb1342cea346d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79cec31f7c8bd975cb7fb1342cea346d">&#9670;&#160;</a></span>DDRCTL_MRCTRL0_MR_ADDR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_MRCTRL0_MR_ADDR_MASK&#160;&#160;&#160;(0xF000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5bae26a39a9358f69f999470849b3e07" name="a5bae26a39a9358f69f999470849b3e07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bae26a39a9358f69f999470849b3e07">&#9670;&#160;</a></span>DDRCTL_MRCTRL0_MR_ADDR_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_MRCTRL0_MR_ADDR_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a6a912dfeebc1ad0ca36acb91bcae6351">DDRCTL_MRCTRL0_MR_ADDR_SHIFT</a>) &amp; <a class="code hl_define" href="#a79cec31f7c8bd975cb7fb1342cea346d">DDRCTL_MRCTRL0_MR_ADDR_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a6a912dfeebc1ad0ca36acb91bcae6351" name="a6a912dfeebc1ad0ca36acb91bcae6351"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a912dfeebc1ad0ca36acb91bcae6351">&#9670;&#160;</a></span>DDRCTL_MRCTRL0_MR_ADDR_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_MRCTRL0_MR_ADDR_SHIFT&#160;&#160;&#160;(12U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a95199e8c2cb72eef2cbf072211066018" name="a95199e8c2cb72eef2cbf072211066018"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95199e8c2cb72eef2cbf072211066018">&#9670;&#160;</a></span>DDRCTL_MRCTRL0_MR_RANK_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_MRCTRL0_MR_RANK_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a28aa3ebbb95d21e198fdc3d9295df4cd">DDRCTL_MRCTRL0_MR_RANK_MASK</a>) &gt;&gt; <a class="code hl_define" href="#ac7945dd4c6620bb892e3b7aa5d923c72">DDRCTL_MRCTRL0_MR_RANK_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a28aa3ebbb95d21e198fdc3d9295df4cd"><div class="ttname"><a href="#a28aa3ebbb95d21e198fdc3d9295df4cd">DDRCTL_MRCTRL0_MR_RANK_MASK</a></div><div class="ttdeci">#define DDRCTL_MRCTRL0_MR_RANK_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:326</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ac7945dd4c6620bb892e3b7aa5d923c72"><div class="ttname"><a href="#ac7945dd4c6620bb892e3b7aa5d923c72">DDRCTL_MRCTRL0_MR_RANK_SHIFT</a></div><div class="ttdeci">#define DDRCTL_MRCTRL0_MR_RANK_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:327</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a28aa3ebbb95d21e198fdc3d9295df4cd" name="a28aa3ebbb95d21e198fdc3d9295df4cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28aa3ebbb95d21e198fdc3d9295df4cd">&#9670;&#160;</a></span>DDRCTL_MRCTRL0_MR_RANK_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_MRCTRL0_MR_RANK_MASK&#160;&#160;&#160;(0xF0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3354cc3792681469e6ae505ad0516ec7" name="a3354cc3792681469e6ae505ad0516ec7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3354cc3792681469e6ae505ad0516ec7">&#9670;&#160;</a></span>DDRCTL_MRCTRL0_MR_RANK_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_MRCTRL0_MR_RANK_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#ac7945dd4c6620bb892e3b7aa5d923c72">DDRCTL_MRCTRL0_MR_RANK_SHIFT</a>) &amp; <a class="code hl_define" href="#a28aa3ebbb95d21e198fdc3d9295df4cd">DDRCTL_MRCTRL0_MR_RANK_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="ac7945dd4c6620bb892e3b7aa5d923c72" name="ac7945dd4c6620bb892e3b7aa5d923c72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7945dd4c6620bb892e3b7aa5d923c72">&#9670;&#160;</a></span>DDRCTL_MRCTRL0_MR_RANK_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_MRCTRL0_MR_RANK_SHIFT&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7619eea3ec2adf84122bca31f71c4ef1" name="a7619eea3ec2adf84122bca31f71c4ef1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7619eea3ec2adf84122bca31f71c4ef1">&#9670;&#160;</a></span>DDRCTL_MRCTRL0_MR_WR_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_MRCTRL0_MR_WR_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#af5049e46a529b3aca946d641b7723928">DDRCTL_MRCTRL0_MR_WR_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a894fa7158e8621a820b85ff46ba2db49">DDRCTL_MRCTRL0_MR_WR_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a894fa7158e8621a820b85ff46ba2db49"><div class="ttname"><a href="#a894fa7158e8621a820b85ff46ba2db49">DDRCTL_MRCTRL0_MR_WR_SHIFT</a></div><div class="ttdeci">#define DDRCTL_MRCTRL0_MR_WR_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:285</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_af5049e46a529b3aca946d641b7723928"><div class="ttname"><a href="#af5049e46a529b3aca946d641b7723928">DDRCTL_MRCTRL0_MR_WR_MASK</a></div><div class="ttdeci">#define DDRCTL_MRCTRL0_MR_WR_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:284</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="af5049e46a529b3aca946d641b7723928" name="af5049e46a529b3aca946d641b7723928"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5049e46a529b3aca946d641b7723928">&#9670;&#160;</a></span>DDRCTL_MRCTRL0_MR_WR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_MRCTRL0_MR_WR_MASK&#160;&#160;&#160;(0x80000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a54a643292697435e1eebc619795d8061" name="a54a643292697435e1eebc619795d8061"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54a643292697435e1eebc619795d8061">&#9670;&#160;</a></span>DDRCTL_MRCTRL0_MR_WR_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_MRCTRL0_MR_WR_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a894fa7158e8621a820b85ff46ba2db49">DDRCTL_MRCTRL0_MR_WR_SHIFT</a>) &amp; <a class="code hl_define" href="#af5049e46a529b3aca946d641b7723928">DDRCTL_MRCTRL0_MR_WR_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a894fa7158e8621a820b85ff46ba2db49" name="a894fa7158e8621a820b85ff46ba2db49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a894fa7158e8621a820b85ff46ba2db49">&#9670;&#160;</a></span>DDRCTL_MRCTRL0_MR_WR_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_MRCTRL0_MR_WR_SHIFT&#160;&#160;&#160;(31U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a27acdbf33909d1d5ae9200affef7550e" name="a27acdbf33909d1d5ae9200affef7550e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27acdbf33909d1d5ae9200affef7550e">&#9670;&#160;</a></span>DDRCTL_MRCTRL1_MR_DATA_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_MRCTRL1_MR_DATA_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#ae2da66f0aa6548267b967a674e1691ba">DDRCTL_MRCTRL1_MR_DATA_MASK</a>) &gt;&gt; <a class="code hl_define" href="#ad9c4da2ef2edcf89a71b5e64c96af2a4">DDRCTL_MRCTRL1_MR_DATA_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ad9c4da2ef2edcf89a71b5e64c96af2a4"><div class="ttname"><a href="#ad9c4da2ef2edcf89a71b5e64c96af2a4">DDRCTL_MRCTRL1_MR_DATA_SHIFT</a></div><div class="ttdeci">#define DDRCTL_MRCTRL1_MR_DATA_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:341</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ae2da66f0aa6548267b967a674e1691ba"><div class="ttname"><a href="#ae2da66f0aa6548267b967a674e1691ba">DDRCTL_MRCTRL1_MR_DATA_MASK</a></div><div class="ttdeci">#define DDRCTL_MRCTRL1_MR_DATA_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:340</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ae2da66f0aa6548267b967a674e1691ba" name="ae2da66f0aa6548267b967a674e1691ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2da66f0aa6548267b967a674e1691ba">&#9670;&#160;</a></span>DDRCTL_MRCTRL1_MR_DATA_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_MRCTRL1_MR_DATA_MASK&#160;&#160;&#160;(0x3FFFFUL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1fa0cc1ba682aa2a4feb4529b5415b44" name="a1fa0cc1ba682aa2a4feb4529b5415b44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fa0cc1ba682aa2a4feb4529b5415b44">&#9670;&#160;</a></span>DDRCTL_MRCTRL1_MR_DATA_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_MRCTRL1_MR_DATA_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#ad9c4da2ef2edcf89a71b5e64c96af2a4">DDRCTL_MRCTRL1_MR_DATA_SHIFT</a>) &amp; <a class="code hl_define" href="#ae2da66f0aa6548267b967a674e1691ba">DDRCTL_MRCTRL1_MR_DATA_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="ad9c4da2ef2edcf89a71b5e64c96af2a4" name="ad9c4da2ef2edcf89a71b5e64c96af2a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9c4da2ef2edcf89a71b5e64c96af2a4">&#9670;&#160;</a></span>DDRCTL_MRCTRL1_MR_DATA_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_MRCTRL1_MR_DATA_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7aaf1e1208487c37283edb9c10f259cd" name="a7aaf1e1208487c37283edb9c10f259cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7aaf1e1208487c37283edb9c10f259cd">&#9670;&#160;</a></span>DDRCTL_MRSTAT_MR_WR_BUSY_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_MRSTAT_MR_WR_BUSY_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a61bfc95ab0d8e1f10a1ae85c42ce5619">DDRCTL_MRSTAT_MR_WR_BUSY_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a9d76077db020f70f02b91051acdadece">DDRCTL_MRSTAT_MR_WR_BUSY_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a61bfc95ab0d8e1f10a1ae85c42ce5619"><div class="ttname"><a href="#a61bfc95ab0d8e1f10a1ae85c42ce5619">DDRCTL_MRSTAT_MR_WR_BUSY_MASK</a></div><div class="ttdeci">#define DDRCTL_MRSTAT_MR_WR_BUSY_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:355</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a9d76077db020f70f02b91051acdadece"><div class="ttname"><a href="#a9d76077db020f70f02b91051acdadece">DDRCTL_MRSTAT_MR_WR_BUSY_SHIFT</a></div><div class="ttdeci">#define DDRCTL_MRSTAT_MR_WR_BUSY_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:356</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a61bfc95ab0d8e1f10a1ae85c42ce5619" name="a61bfc95ab0d8e1f10a1ae85c42ce5619"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61bfc95ab0d8e1f10a1ae85c42ce5619">&#9670;&#160;</a></span>DDRCTL_MRSTAT_MR_WR_BUSY_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_MRSTAT_MR_WR_BUSY_MASK&#160;&#160;&#160;(0x1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d76077db020f70f02b91051acdadece" name="a9d76077db020f70f02b91051acdadece"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d76077db020f70f02b91051acdadece">&#9670;&#160;</a></span>DDRCTL_MRSTAT_MR_WR_BUSY_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_MRSTAT_MR_WR_BUSY_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd5dcb94e2722663939d15f7733b1bcf" name="afd5dcb94e2722663939d15f7733b1bcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd5dcb94e2722663939d15f7733b1bcf">&#9670;&#160;</a></span>DDRCTL_MSTR_ACTIVE_RANKS_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_MSTR_ACTIVE_RANKS_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a7d5f9a163852cbacba62df19f05e6ec6">DDRCTL_MSTR_ACTIVE_RANKS_MASK</a>) &gt;&gt; <a class="code hl_define" href="#aff87e5e359824be9b01a276384b351b9">DDRCTL_MSTR_ACTIVE_RANKS_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a7d5f9a163852cbacba62df19f05e6ec6"><div class="ttname"><a href="#a7d5f9a163852cbacba62df19f05e6ec6">DDRCTL_MSTR_ACTIVE_RANKS_MASK</a></div><div class="ttdeci">#define DDRCTL_MSTR_ACTIVE_RANKS_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:146</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_aff87e5e359824be9b01a276384b351b9"><div class="ttname"><a href="#aff87e5e359824be9b01a276384b351b9">DDRCTL_MSTR_ACTIVE_RANKS_SHIFT</a></div><div class="ttdeci">#define DDRCTL_MSTR_ACTIVE_RANKS_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:147</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a7d5f9a163852cbacba62df19f05e6ec6" name="a7d5f9a163852cbacba62df19f05e6ec6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d5f9a163852cbacba62df19f05e6ec6">&#9670;&#160;</a></span>DDRCTL_MSTR_ACTIVE_RANKS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_MSTR_ACTIVE_RANKS_MASK&#160;&#160;&#160;(0xF000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4242644557d81ebc2e6a279d70887743" name="a4242644557d81ebc2e6a279d70887743"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4242644557d81ebc2e6a279d70887743">&#9670;&#160;</a></span>DDRCTL_MSTR_ACTIVE_RANKS_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_MSTR_ACTIVE_RANKS_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#aff87e5e359824be9b01a276384b351b9">DDRCTL_MSTR_ACTIVE_RANKS_SHIFT</a>) &amp; <a class="code hl_define" href="#a7d5f9a163852cbacba62df19f05e6ec6">DDRCTL_MSTR_ACTIVE_RANKS_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="aff87e5e359824be9b01a276384b351b9" name="aff87e5e359824be9b01a276384b351b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff87e5e359824be9b01a276384b351b9">&#9670;&#160;</a></span>DDRCTL_MSTR_ACTIVE_RANKS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_MSTR_ACTIVE_RANKS_SHIFT&#160;&#160;&#160;(24U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad65fbadd5dc41ad287dc581b61b19fbb" name="ad65fbadd5dc41ad287dc581b61b19fbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad65fbadd5dc41ad287dc581b61b19fbb">&#9670;&#160;</a></span>DDRCTL_MSTR_BURST_RDWR_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_MSTR_BURST_RDWR_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#ab84eadb42385a87b7f7372cbcce5ce46">DDRCTL_MSTR_BURST_RDWR_MASK</a>) &gt;&gt; <a class="code hl_define" href="#af074fc137cd4b32e8bc7ee7b96b7b6ac">DDRCTL_MSTR_BURST_RDWR_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ab84eadb42385a87b7f7372cbcce5ce46"><div class="ttname"><a href="#ab84eadb42385a87b7f7372cbcce5ce46">DDRCTL_MSTR_BURST_RDWR_MASK</a></div><div class="ttdeci">#define DDRCTL_MSTR_BURST_RDWR_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:164</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_af074fc137cd4b32e8bc7ee7b96b7b6ac"><div class="ttname"><a href="#af074fc137cd4b32e8bc7ee7b96b7b6ac">DDRCTL_MSTR_BURST_RDWR_SHIFT</a></div><div class="ttdeci">#define DDRCTL_MSTR_BURST_RDWR_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:165</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ab84eadb42385a87b7f7372cbcce5ce46" name="ab84eadb42385a87b7f7372cbcce5ce46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab84eadb42385a87b7f7372cbcce5ce46">&#9670;&#160;</a></span>DDRCTL_MSTR_BURST_RDWR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_MSTR_BURST_RDWR_MASK&#160;&#160;&#160;(0xF0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae2720769d7e778fd4fd39d472daaebac" name="ae2720769d7e778fd4fd39d472daaebac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2720769d7e778fd4fd39d472daaebac">&#9670;&#160;</a></span>DDRCTL_MSTR_BURST_RDWR_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_MSTR_BURST_RDWR_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#af074fc137cd4b32e8bc7ee7b96b7b6ac">DDRCTL_MSTR_BURST_RDWR_SHIFT</a>) &amp; <a class="code hl_define" href="#ab84eadb42385a87b7f7372cbcce5ce46">DDRCTL_MSTR_BURST_RDWR_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="af074fc137cd4b32e8bc7ee7b96b7b6ac" name="af074fc137cd4b32e8bc7ee7b96b7b6ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af074fc137cd4b32e8bc7ee7b96b7b6ac">&#9670;&#160;</a></span>DDRCTL_MSTR_BURST_RDWR_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_MSTR_BURST_RDWR_SHIFT&#160;&#160;&#160;(16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f127124c5bf2d09db15e5b22e95219c" name="a2f127124c5bf2d09db15e5b22e95219c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f127124c5bf2d09db15e5b22e95219c">&#9670;&#160;</a></span>DDRCTL_MSTR_BURSTCHOP_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_MSTR_BURSTCHOP_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a3bff1f618ff13787308415adc2481d42">DDRCTL_MSTR_BURSTCHOP_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a89ce9a58081173029eb003c3f82fdd3b">DDRCTL_MSTR_BURSTCHOP_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a3bff1f618ff13787308415adc2481d42"><div class="ttname"><a href="#a3bff1f618ff13787308415adc2481d42">DDRCTL_MSTR_BURSTCHOP_MASK</a></div><div class="ttdeci">#define DDRCTL_MSTR_BURSTCHOP_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:220</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a89ce9a58081173029eb003c3f82fdd3b"><div class="ttname"><a href="#a89ce9a58081173029eb003c3f82fdd3b">DDRCTL_MSTR_BURSTCHOP_SHIFT</a></div><div class="ttdeci">#define DDRCTL_MSTR_BURSTCHOP_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:221</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a3bff1f618ff13787308415adc2481d42" name="a3bff1f618ff13787308415adc2481d42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bff1f618ff13787308415adc2481d42">&#9670;&#160;</a></span>DDRCTL_MSTR_BURSTCHOP_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_MSTR_BURSTCHOP_MASK&#160;&#160;&#160;(0x200U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ece38df0b1eee878335951f6a65a620" name="a9ece38df0b1eee878335951f6a65a620"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ece38df0b1eee878335951f6a65a620">&#9670;&#160;</a></span>DDRCTL_MSTR_BURSTCHOP_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_MSTR_BURSTCHOP_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a89ce9a58081173029eb003c3f82fdd3b">DDRCTL_MSTR_BURSTCHOP_SHIFT</a>) &amp; <a class="code hl_define" href="#a3bff1f618ff13787308415adc2481d42">DDRCTL_MSTR_BURSTCHOP_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a89ce9a58081173029eb003c3f82fdd3b" name="a89ce9a58081173029eb003c3f82fdd3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89ce9a58081173029eb003c3f82fdd3b">&#9670;&#160;</a></span>DDRCTL_MSTR_BURSTCHOP_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_MSTR_BURSTCHOP_SHIFT&#160;&#160;&#160;(9U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa7b76291dde72c8e5886ed328627cfb5" name="aa7b76291dde72c8e5886ed328627cfb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7b76291dde72c8e5886ed328627cfb5">&#9670;&#160;</a></span>DDRCTL_MSTR_DATA_BUS_WIDTH_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_MSTR_DATA_BUS_WIDTH_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a44059f640049df6fc7d068ccadd988e4">DDRCTL_MSTR_DATA_BUS_WIDTH_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a43195f4efab308c30659367ec70e56fc">DDRCTL_MSTR_DATA_BUS_WIDTH_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a43195f4efab308c30659367ec70e56fc"><div class="ttname"><a href="#a43195f4efab308c30659367ec70e56fc">DDRCTL_MSTR_DATA_BUS_WIDTH_SHIFT</a></div><div class="ttdeci">#define DDRCTL_MSTR_DATA_BUS_WIDTH_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:195</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a44059f640049df6fc7d068ccadd988e4"><div class="ttname"><a href="#a44059f640049df6fc7d068ccadd988e4">DDRCTL_MSTR_DATA_BUS_WIDTH_MASK</a></div><div class="ttdeci">#define DDRCTL_MSTR_DATA_BUS_WIDTH_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:194</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a44059f640049df6fc7d068ccadd988e4" name="a44059f640049df6fc7d068ccadd988e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44059f640049df6fc7d068ccadd988e4">&#9670;&#160;</a></span>DDRCTL_MSTR_DATA_BUS_WIDTH_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_MSTR_DATA_BUS_WIDTH_MASK&#160;&#160;&#160;(0x3000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7995104a32cef7b3eba32eb2af8382b1" name="a7995104a32cef7b3eba32eb2af8382b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7995104a32cef7b3eba32eb2af8382b1">&#9670;&#160;</a></span>DDRCTL_MSTR_DATA_BUS_WIDTH_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_MSTR_DATA_BUS_WIDTH_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a43195f4efab308c30659367ec70e56fc">DDRCTL_MSTR_DATA_BUS_WIDTH_SHIFT</a>) &amp; <a class="code hl_define" href="#a44059f640049df6fc7d068ccadd988e4">DDRCTL_MSTR_DATA_BUS_WIDTH_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a43195f4efab308c30659367ec70e56fc" name="a43195f4efab308c30659367ec70e56fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43195f4efab308c30659367ec70e56fc">&#9670;&#160;</a></span>DDRCTL_MSTR_DATA_BUS_WIDTH_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_MSTR_DATA_BUS_WIDTH_SHIFT&#160;&#160;&#160;(12U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a58feea10af11dee754c061ddceaad833" name="a58feea10af11dee754c061ddceaad833"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58feea10af11dee754c061ddceaad833">&#9670;&#160;</a></span>DDRCTL_MSTR_DDR3_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_MSTR_DDR3_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#ac69c19db313e725bc92eb929eae586aa">DDRCTL_MSTR_DDR3_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a6067f5ee47414ae9eac0b3fe0de0a38d">DDRCTL_MSTR_DDR3_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a6067f5ee47414ae9eac0b3fe0de0a38d"><div class="ttname"><a href="#a6067f5ee47414ae9eac0b3fe0de0a38d">DDRCTL_MSTR_DDR3_SHIFT</a></div><div class="ttdeci">#define DDRCTL_MSTR_DDR3_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:235</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ac69c19db313e725bc92eb929eae586aa"><div class="ttname"><a href="#ac69c19db313e725bc92eb929eae586aa">DDRCTL_MSTR_DDR3_MASK</a></div><div class="ttdeci">#define DDRCTL_MSTR_DDR3_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:234</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ac69c19db313e725bc92eb929eae586aa" name="ac69c19db313e725bc92eb929eae586aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac69c19db313e725bc92eb929eae586aa">&#9670;&#160;</a></span>DDRCTL_MSTR_DDR3_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_MSTR_DDR3_MASK&#160;&#160;&#160;(0x1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a048bb9af8b52446b67cf363cc0b0803f" name="a048bb9af8b52446b67cf363cc0b0803f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a048bb9af8b52446b67cf363cc0b0803f">&#9670;&#160;</a></span>DDRCTL_MSTR_DDR3_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_MSTR_DDR3_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a6067f5ee47414ae9eac0b3fe0de0a38d">DDRCTL_MSTR_DDR3_SHIFT</a>) &amp; <a class="code hl_define" href="#ac69c19db313e725bc92eb929eae586aa">DDRCTL_MSTR_DDR3_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a6067f5ee47414ae9eac0b3fe0de0a38d" name="a6067f5ee47414ae9eac0b3fe0de0a38d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6067f5ee47414ae9eac0b3fe0de0a38d">&#9670;&#160;</a></span>DDRCTL_MSTR_DDR3_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_MSTR_DDR3_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4b37de929ce9d8cdc3c67df8692cd18c" name="a4b37de929ce9d8cdc3c67df8692cd18c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b37de929ce9d8cdc3c67df8692cd18c">&#9670;&#160;</a></span>DDRCTL_MSTR_DLL_OFF_MODE_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_MSTR_DLL_OFF_MODE_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a8d5141572d15db2ca9eb6cd678f593ab">DDRCTL_MSTR_DLL_OFF_MODE_MASK</a>) &gt;&gt; <a class="code hl_define" href="#af6c0ef36aa41ae25b7f7737cf875c831">DDRCTL_MSTR_DLL_OFF_MODE_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a8d5141572d15db2ca9eb6cd678f593ab"><div class="ttname"><a href="#a8d5141572d15db2ca9eb6cd678f593ab">DDRCTL_MSTR_DLL_OFF_MODE_MASK</a></div><div class="ttdeci">#define DDRCTL_MSTR_DLL_OFF_MODE_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:177</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_af6c0ef36aa41ae25b7f7737cf875c831"><div class="ttname"><a href="#af6c0ef36aa41ae25b7f7737cf875c831">DDRCTL_MSTR_DLL_OFF_MODE_SHIFT</a></div><div class="ttdeci">#define DDRCTL_MSTR_DLL_OFF_MODE_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:178</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a8d5141572d15db2ca9eb6cd678f593ab" name="a8d5141572d15db2ca9eb6cd678f593ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d5141572d15db2ca9eb6cd678f593ab">&#9670;&#160;</a></span>DDRCTL_MSTR_DLL_OFF_MODE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_MSTR_DLL_OFF_MODE_MASK&#160;&#160;&#160;(0x8000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d4170e0d161b46d1b1d502728ddff05" name="a0d4170e0d161b46d1b1d502728ddff05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d4170e0d161b46d1b1d502728ddff05">&#9670;&#160;</a></span>DDRCTL_MSTR_DLL_OFF_MODE_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_MSTR_DLL_OFF_MODE_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#af6c0ef36aa41ae25b7f7737cf875c831">DDRCTL_MSTR_DLL_OFF_MODE_SHIFT</a>) &amp; <a class="code hl_define" href="#a8d5141572d15db2ca9eb6cd678f593ab">DDRCTL_MSTR_DLL_OFF_MODE_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="af6c0ef36aa41ae25b7f7737cf875c831" name="af6c0ef36aa41ae25b7f7737cf875c831"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6c0ef36aa41ae25b7f7737cf875c831">&#9670;&#160;</a></span>DDRCTL_MSTR_DLL_OFF_MODE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_MSTR_DLL_OFF_MODE_SHIFT&#160;&#160;&#160;(15U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2eaf310104b19318005c9a35794a8f68" name="a2eaf310104b19318005c9a35794a8f68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2eaf310104b19318005c9a35794a8f68">&#9670;&#160;</a></span>DDRCTL_MSTR_EN_2T_TIMING_MODE_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_MSTR_EN_2T_TIMING_MODE_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a88a1026c4a846dffa5f1349e27994d43">DDRCTL_MSTR_EN_2T_TIMING_MODE_MASK</a>) &gt;&gt; <a class="code hl_define" href="#ad37c154b4425df3c2832ea0b7d8154c0">DDRCTL_MSTR_EN_2T_TIMING_MODE_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a88a1026c4a846dffa5f1349e27994d43"><div class="ttname"><a href="#a88a1026c4a846dffa5f1349e27994d43">DDRCTL_MSTR_EN_2T_TIMING_MODE_MASK</a></div><div class="ttdeci">#define DDRCTL_MSTR_EN_2T_TIMING_MODE_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:208</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ad37c154b4425df3c2832ea0b7d8154c0"><div class="ttname"><a href="#ad37c154b4425df3c2832ea0b7d8154c0">DDRCTL_MSTR_EN_2T_TIMING_MODE_SHIFT</a></div><div class="ttdeci">#define DDRCTL_MSTR_EN_2T_TIMING_MODE_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:209</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a88a1026c4a846dffa5f1349e27994d43" name="a88a1026c4a846dffa5f1349e27994d43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88a1026c4a846dffa5f1349e27994d43">&#9670;&#160;</a></span>DDRCTL_MSTR_EN_2T_TIMING_MODE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_MSTR_EN_2T_TIMING_MODE_MASK&#160;&#160;&#160;(0x400U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aafdf2cfcf137b3e043c5d3abb2d7d507" name="aafdf2cfcf137b3e043c5d3abb2d7d507"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafdf2cfcf137b3e043c5d3abb2d7d507">&#9670;&#160;</a></span>DDRCTL_MSTR_EN_2T_TIMING_MODE_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_MSTR_EN_2T_TIMING_MODE_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#ad37c154b4425df3c2832ea0b7d8154c0">DDRCTL_MSTR_EN_2T_TIMING_MODE_SHIFT</a>) &amp; <a class="code hl_define" href="#a88a1026c4a846dffa5f1349e27994d43">DDRCTL_MSTR_EN_2T_TIMING_MODE_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="ad37c154b4425df3c2832ea0b7d8154c0" name="ad37c154b4425df3c2832ea0b7d8154c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad37c154b4425df3c2832ea0b7d8154c0">&#9670;&#160;</a></span>DDRCTL_MSTR_EN_2T_TIMING_MODE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_MSTR_EN_2T_TIMING_MODE_SHIFT&#160;&#160;&#160;(10U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a84b55038f250ff79caa484ebdac6854b" name="a84b55038f250ff79caa484ebdac6854b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84b55038f250ff79caa484ebdac6854b">&#9670;&#160;</a></span>DDRCTL_ODTCFG_RD_ODT_DELAY_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ODTCFG_RD_ODT_DELAY_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#ad4bfacad6edd2b077abde2de5d6d53d3">DDRCTL_ODTCFG_RD_ODT_DELAY_MASK</a>) &gt;&gt; <a class="code hl_define" href="#ab17f13c89fdbfabbb774d86bd17f6cf2">DDRCTL_ODTCFG_RD_ODT_DELAY_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ab17f13c89fdbfabbb774d86bd17f6cf2"><div class="ttname"><a href="#ab17f13c89fdbfabbb774d86bd17f6cf2">DDRCTL_ODTCFG_RD_ODT_DELAY_SHIFT</a></div><div class="ttdeci">#define DDRCTL_ODTCFG_RD_ODT_DELAY_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2246</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ad4bfacad6edd2b077abde2de5d6d53d3"><div class="ttname"><a href="#ad4bfacad6edd2b077abde2de5d6d53d3">DDRCTL_ODTCFG_RD_ODT_DELAY_MASK</a></div><div class="ttdeci">#define DDRCTL_ODTCFG_RD_ODT_DELAY_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2245</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ad4bfacad6edd2b077abde2de5d6d53d3" name="ad4bfacad6edd2b077abde2de5d6d53d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4bfacad6edd2b077abde2de5d6d53d3">&#9670;&#160;</a></span>DDRCTL_ODTCFG_RD_ODT_DELAY_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ODTCFG_RD_ODT_DELAY_MASK&#160;&#160;&#160;(0x7CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87f32168eb16b519df2828be198ef4f3" name="a87f32168eb16b519df2828be198ef4f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87f32168eb16b519df2828be198ef4f3">&#9670;&#160;</a></span>DDRCTL_ODTCFG_RD_ODT_DELAY_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ODTCFG_RD_ODT_DELAY_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#ab17f13c89fdbfabbb774d86bd17f6cf2">DDRCTL_ODTCFG_RD_ODT_DELAY_SHIFT</a>) &amp; <a class="code hl_define" href="#ad4bfacad6edd2b077abde2de5d6d53d3">DDRCTL_ODTCFG_RD_ODT_DELAY_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="ab17f13c89fdbfabbb774d86bd17f6cf2" name="ab17f13c89fdbfabbb774d86bd17f6cf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab17f13c89fdbfabbb774d86bd17f6cf2">&#9670;&#160;</a></span>DDRCTL_ODTCFG_RD_ODT_DELAY_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ODTCFG_RD_ODT_DELAY_SHIFT&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a40d4d2a08a2f4722d8d73f468722c5e0" name="a40d4d2a08a2f4722d8d73f468722c5e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40d4d2a08a2f4722d8d73f468722c5e0">&#9670;&#160;</a></span>DDRCTL_ODTCFG_RD_ODT_HOLD_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ODTCFG_RD_ODT_HOLD_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#ad82da7f748ee8ce78b4d7411eb1b2c08">DDRCTL_ODTCFG_RD_ODT_HOLD_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a457bd943624e28295ff7da5ebc7857b8">DDRCTL_ODTCFG_RD_ODT_HOLD_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a457bd943624e28295ff7da5ebc7857b8"><div class="ttname"><a href="#a457bd943624e28295ff7da5ebc7857b8">DDRCTL_ODTCFG_RD_ODT_HOLD_SHIFT</a></div><div class="ttdeci">#define DDRCTL_ODTCFG_RD_ODT_HOLD_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2227</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ad82da7f748ee8ce78b4d7411eb1b2c08"><div class="ttname"><a href="#ad82da7f748ee8ce78b4d7411eb1b2c08">DDRCTL_ODTCFG_RD_ODT_HOLD_MASK</a></div><div class="ttdeci">#define DDRCTL_ODTCFG_RD_ODT_HOLD_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2226</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ad82da7f748ee8ce78b4d7411eb1b2c08" name="ad82da7f748ee8ce78b4d7411eb1b2c08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad82da7f748ee8ce78b4d7411eb1b2c08">&#9670;&#160;</a></span>DDRCTL_ODTCFG_RD_ODT_HOLD_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ODTCFG_RD_ODT_HOLD_MASK&#160;&#160;&#160;(0xF00U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af7da7b027acb284e50c5b57f2a23b258" name="af7da7b027acb284e50c5b57f2a23b258"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7da7b027acb284e50c5b57f2a23b258">&#9670;&#160;</a></span>DDRCTL_ODTCFG_RD_ODT_HOLD_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ODTCFG_RD_ODT_HOLD_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a457bd943624e28295ff7da5ebc7857b8">DDRCTL_ODTCFG_RD_ODT_HOLD_SHIFT</a>) &amp; <a class="code hl_define" href="#ad82da7f748ee8ce78b4d7411eb1b2c08">DDRCTL_ODTCFG_RD_ODT_HOLD_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a457bd943624e28295ff7da5ebc7857b8" name="a457bd943624e28295ff7da5ebc7857b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a457bd943624e28295ff7da5ebc7857b8">&#9670;&#160;</a></span>DDRCTL_ODTCFG_RD_ODT_HOLD_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ODTCFG_RD_ODT_HOLD_SHIFT&#160;&#160;&#160;(8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac64a038c62e24c373e7d40f21a1daba8" name="ac64a038c62e24c373e7d40f21a1daba8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac64a038c62e24c373e7d40f21a1daba8">&#9670;&#160;</a></span>DDRCTL_ODTCFG_WR_ODT_DELAY_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ODTCFG_WR_ODT_DELAY_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#aeb4a764e6c771ceb5051d9e8cfdf6347">DDRCTL_ODTCFG_WR_ODT_DELAY_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a6363772ab5cb95c35c753a95226f9740">DDRCTL_ODTCFG_WR_ODT_DELAY_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a6363772ab5cb95c35c753a95226f9740"><div class="ttname"><a href="#a6363772ab5cb95c35c753a95226f9740">DDRCTL_ODTCFG_WR_ODT_DELAY_SHIFT</a></div><div class="ttdeci">#define DDRCTL_ODTCFG_WR_ODT_DELAY_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2212</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_aeb4a764e6c771ceb5051d9e8cfdf6347"><div class="ttname"><a href="#aeb4a764e6c771ceb5051d9e8cfdf6347">DDRCTL_ODTCFG_WR_ODT_DELAY_MASK</a></div><div class="ttdeci">#define DDRCTL_ODTCFG_WR_ODT_DELAY_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2211</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="aeb4a764e6c771ceb5051d9e8cfdf6347" name="aeb4a764e6c771ceb5051d9e8cfdf6347"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb4a764e6c771ceb5051d9e8cfdf6347">&#9670;&#160;</a></span>DDRCTL_ODTCFG_WR_ODT_DELAY_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ODTCFG_WR_ODT_DELAY_MASK&#160;&#160;&#160;(0x1F0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acddeac25b84fbb07dfb23034f8944b2b" name="acddeac25b84fbb07dfb23034f8944b2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acddeac25b84fbb07dfb23034f8944b2b">&#9670;&#160;</a></span>DDRCTL_ODTCFG_WR_ODT_DELAY_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ODTCFG_WR_ODT_DELAY_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a6363772ab5cb95c35c753a95226f9740">DDRCTL_ODTCFG_WR_ODT_DELAY_SHIFT</a>) &amp; <a class="code hl_define" href="#aeb4a764e6c771ceb5051d9e8cfdf6347">DDRCTL_ODTCFG_WR_ODT_DELAY_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a6363772ab5cb95c35c753a95226f9740" name="a6363772ab5cb95c35c753a95226f9740"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6363772ab5cb95c35c753a95226f9740">&#9670;&#160;</a></span>DDRCTL_ODTCFG_WR_ODT_DELAY_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ODTCFG_WR_ODT_DELAY_SHIFT&#160;&#160;&#160;(16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d10704fb4e06dcc2e32882cdced7d56" name="a9d10704fb4e06dcc2e32882cdced7d56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d10704fb4e06dcc2e32882cdced7d56">&#9670;&#160;</a></span>DDRCTL_ODTCFG_WR_ODT_HOLD_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ODTCFG_WR_ODT_HOLD_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a8bcc905c4ce87848c4a87d283483e5db">DDRCTL_ODTCFG_WR_ODT_HOLD_MASK</a>) &gt;&gt; <a class="code hl_define" href="#acee7cd8c4f8dee9a6e5f3099e62612c9">DDRCTL_ODTCFG_WR_ODT_HOLD_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a8bcc905c4ce87848c4a87d283483e5db"><div class="ttname"><a href="#a8bcc905c4ce87848c4a87d283483e5db">DDRCTL_ODTCFG_WR_ODT_HOLD_MASK</a></div><div class="ttdeci">#define DDRCTL_ODTCFG_WR_ODT_HOLD_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2193</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_acee7cd8c4f8dee9a6e5f3099e62612c9"><div class="ttname"><a href="#acee7cd8c4f8dee9a6e5f3099e62612c9">DDRCTL_ODTCFG_WR_ODT_HOLD_SHIFT</a></div><div class="ttdeci">#define DDRCTL_ODTCFG_WR_ODT_HOLD_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2194</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a8bcc905c4ce87848c4a87d283483e5db" name="a8bcc905c4ce87848c4a87d283483e5db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bcc905c4ce87848c4a87d283483e5db">&#9670;&#160;</a></span>DDRCTL_ODTCFG_WR_ODT_HOLD_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ODTCFG_WR_ODT_HOLD_MASK&#160;&#160;&#160;(0xF000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7364c80f869e382123ae2eeb154be5b7" name="a7364c80f869e382123ae2eeb154be5b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7364c80f869e382123ae2eeb154be5b7">&#9670;&#160;</a></span>DDRCTL_ODTCFG_WR_ODT_HOLD_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ODTCFG_WR_ODT_HOLD_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#acee7cd8c4f8dee9a6e5f3099e62612c9">DDRCTL_ODTCFG_WR_ODT_HOLD_SHIFT</a>) &amp; <a class="code hl_define" href="#a8bcc905c4ce87848c4a87d283483e5db">DDRCTL_ODTCFG_WR_ODT_HOLD_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="acee7cd8c4f8dee9a6e5f3099e62612c9" name="acee7cd8c4f8dee9a6e5f3099e62612c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acee7cd8c4f8dee9a6e5f3099e62612c9">&#9670;&#160;</a></span>DDRCTL_ODTCFG_WR_ODT_HOLD_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ODTCFG_WR_ODT_HOLD_SHIFT&#160;&#160;&#160;(24U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2368e3953a5d9b91f2b552a8e059f339" name="a2368e3953a5d9b91f2b552a8e059f339"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2368e3953a5d9b91f2b552a8e059f339">&#9670;&#160;</a></span>DDRCTL_ODTMAP_RANK0_RD_ODT_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ODTMAP_RANK0_RD_ODT_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#afad4bc5abb8f2aa3c000199c6b9e5a2a">DDRCTL_ODTMAP_RANK0_RD_ODT_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a18c53ef2935926688013e0bb548ed9f6">DDRCTL_ODTMAP_RANK0_RD_ODT_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a18c53ef2935926688013e0bb548ed9f6"><div class="ttname"><a href="#a18c53ef2935926688013e0bb548ed9f6">DDRCTL_ODTMAP_RANK0_RD_ODT_SHIFT</a></div><div class="ttdeci">#define DDRCTL_ODTMAP_RANK0_RD_ODT_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2290</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_afad4bc5abb8f2aa3c000199c6b9e5a2a"><div class="ttname"><a href="#afad4bc5abb8f2aa3c000199c6b9e5a2a">DDRCTL_ODTMAP_RANK0_RD_ODT_MASK</a></div><div class="ttdeci">#define DDRCTL_ODTMAP_RANK0_RD_ODT_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2289</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="afad4bc5abb8f2aa3c000199c6b9e5a2a" name="afad4bc5abb8f2aa3c000199c6b9e5a2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afad4bc5abb8f2aa3c000199c6b9e5a2a">&#9670;&#160;</a></span>DDRCTL_ODTMAP_RANK0_RD_ODT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ODTMAP_RANK0_RD_ODT_MASK&#160;&#160;&#160;(0xF0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a62495327de7cfe90a0b3dc12ee7949ce" name="a62495327de7cfe90a0b3dc12ee7949ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62495327de7cfe90a0b3dc12ee7949ce">&#9670;&#160;</a></span>DDRCTL_ODTMAP_RANK0_RD_ODT_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ODTMAP_RANK0_RD_ODT_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a18c53ef2935926688013e0bb548ed9f6">DDRCTL_ODTMAP_RANK0_RD_ODT_SHIFT</a>) &amp; <a class="code hl_define" href="#afad4bc5abb8f2aa3c000199c6b9e5a2a">DDRCTL_ODTMAP_RANK0_RD_ODT_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a18c53ef2935926688013e0bb548ed9f6" name="a18c53ef2935926688013e0bb548ed9f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18c53ef2935926688013e0bb548ed9f6">&#9670;&#160;</a></span>DDRCTL_ODTMAP_RANK0_RD_ODT_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ODTMAP_RANK0_RD_ODT_SHIFT&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab69765f694cc61ac905af1845f15f1c3" name="ab69765f694cc61ac905af1845f15f1c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab69765f694cc61ac905af1845f15f1c3">&#9670;&#160;</a></span>DDRCTL_ODTMAP_RANK0_WR_ODT_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ODTMAP_RANK0_WR_ODT_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a239205491a89ae3ad8c3b087b52fb43e">DDRCTL_ODTMAP_RANK0_WR_ODT_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a92299275a1b75b578b2ad5a9623ee6f0">DDRCTL_ODTMAP_RANK0_WR_ODT_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a239205491a89ae3ad8c3b087b52fb43e"><div class="ttname"><a href="#a239205491a89ae3ad8c3b087b52fb43e">DDRCTL_ODTMAP_RANK0_WR_ODT_MASK</a></div><div class="ttdeci">#define DDRCTL_ODTMAP_RANK0_WR_ODT_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2304</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a92299275a1b75b578b2ad5a9623ee6f0"><div class="ttname"><a href="#a92299275a1b75b578b2ad5a9623ee6f0">DDRCTL_ODTMAP_RANK0_WR_ODT_SHIFT</a></div><div class="ttdeci">#define DDRCTL_ODTMAP_RANK0_WR_ODT_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2305</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a239205491a89ae3ad8c3b087b52fb43e" name="a239205491a89ae3ad8c3b087b52fb43e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a239205491a89ae3ad8c3b087b52fb43e">&#9670;&#160;</a></span>DDRCTL_ODTMAP_RANK0_WR_ODT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ODTMAP_RANK0_WR_ODT_MASK&#160;&#160;&#160;(0xFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba26a1b4de6f90a48fdd4ae91eea59cd" name="aba26a1b4de6f90a48fdd4ae91eea59cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba26a1b4de6f90a48fdd4ae91eea59cd">&#9670;&#160;</a></span>DDRCTL_ODTMAP_RANK0_WR_ODT_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ODTMAP_RANK0_WR_ODT_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a92299275a1b75b578b2ad5a9623ee6f0">DDRCTL_ODTMAP_RANK0_WR_ODT_SHIFT</a>) &amp; <a class="code hl_define" href="#a239205491a89ae3ad8c3b087b52fb43e">DDRCTL_ODTMAP_RANK0_WR_ODT_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a92299275a1b75b578b2ad5a9623ee6f0" name="a92299275a1b75b578b2ad5a9623ee6f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92299275a1b75b578b2ad5a9623ee6f0">&#9670;&#160;</a></span>DDRCTL_ODTMAP_RANK0_WR_ODT_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ODTMAP_RANK0_WR_ODT_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac64bb26c14efb3fcef6411e088162056" name="ac64bb26c14efb3fcef6411e088162056"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac64bb26c14efb3fcef6411e088162056">&#9670;&#160;</a></span>DDRCTL_ODTMAP_RANK1_RD_ODT_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ODTMAP_RANK1_RD_ODT_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a2ad2fb5cb664b6cfe84e642cc87a14f3">DDRCTL_ODTMAP_RANK1_RD_ODT_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a9a37058b6adc63b872014304e7f83f67">DDRCTL_ODTMAP_RANK1_RD_ODT_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a2ad2fb5cb664b6cfe84e642cc87a14f3"><div class="ttname"><a href="#a2ad2fb5cb664b6cfe84e642cc87a14f3">DDRCTL_ODTMAP_RANK1_RD_ODT_MASK</a></div><div class="ttdeci">#define DDRCTL_ODTMAP_RANK1_RD_ODT_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2260</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a9a37058b6adc63b872014304e7f83f67"><div class="ttname"><a href="#a9a37058b6adc63b872014304e7f83f67">DDRCTL_ODTMAP_RANK1_RD_ODT_SHIFT</a></div><div class="ttdeci">#define DDRCTL_ODTMAP_RANK1_RD_ODT_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2261</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a2ad2fb5cb664b6cfe84e642cc87a14f3" name="a2ad2fb5cb664b6cfe84e642cc87a14f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ad2fb5cb664b6cfe84e642cc87a14f3">&#9670;&#160;</a></span>DDRCTL_ODTMAP_RANK1_RD_ODT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ODTMAP_RANK1_RD_ODT_MASK&#160;&#160;&#160;(0xF000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a53d00e09b74f0b327cb67f02d05154ba" name="a53d00e09b74f0b327cb67f02d05154ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53d00e09b74f0b327cb67f02d05154ba">&#9670;&#160;</a></span>DDRCTL_ODTMAP_RANK1_RD_ODT_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ODTMAP_RANK1_RD_ODT_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a9a37058b6adc63b872014304e7f83f67">DDRCTL_ODTMAP_RANK1_RD_ODT_SHIFT</a>) &amp; <a class="code hl_define" href="#a2ad2fb5cb664b6cfe84e642cc87a14f3">DDRCTL_ODTMAP_RANK1_RD_ODT_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a9a37058b6adc63b872014304e7f83f67" name="a9a37058b6adc63b872014304e7f83f67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a37058b6adc63b872014304e7f83f67">&#9670;&#160;</a></span>DDRCTL_ODTMAP_RANK1_RD_ODT_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ODTMAP_RANK1_RD_ODT_SHIFT&#160;&#160;&#160;(12U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa8c4f2628bafda71712be9e6e47a6446" name="aa8c4f2628bafda71712be9e6e47a6446"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8c4f2628bafda71712be9e6e47a6446">&#9670;&#160;</a></span>DDRCTL_ODTMAP_RANK1_WR_ODT_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ODTMAP_RANK1_WR_ODT_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#aaef65cebc6c6a011c6007a0b774ef379">DDRCTL_ODTMAP_RANK1_WR_ODT_MASK</a>) &gt;&gt; <a class="code hl_define" href="#af262f311b5c481aa9f081dd8379c5d73">DDRCTL_ODTMAP_RANK1_WR_ODT_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_aaef65cebc6c6a011c6007a0b774ef379"><div class="ttname"><a href="#aaef65cebc6c6a011c6007a0b774ef379">DDRCTL_ODTMAP_RANK1_WR_ODT_MASK</a></div><div class="ttdeci">#define DDRCTL_ODTMAP_RANK1_WR_ODT_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2274</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_af262f311b5c481aa9f081dd8379c5d73"><div class="ttname"><a href="#af262f311b5c481aa9f081dd8379c5d73">DDRCTL_ODTMAP_RANK1_WR_ODT_SHIFT</a></div><div class="ttdeci">#define DDRCTL_ODTMAP_RANK1_WR_ODT_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2275</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="aaef65cebc6c6a011c6007a0b774ef379" name="aaef65cebc6c6a011c6007a0b774ef379"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaef65cebc6c6a011c6007a0b774ef379">&#9670;&#160;</a></span>DDRCTL_ODTMAP_RANK1_WR_ODT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ODTMAP_RANK1_WR_ODT_MASK&#160;&#160;&#160;(0xF00U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a178095650ce102b59e18c797e2cfa123" name="a178095650ce102b59e18c797e2cfa123"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a178095650ce102b59e18c797e2cfa123">&#9670;&#160;</a></span>DDRCTL_ODTMAP_RANK1_WR_ODT_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ODTMAP_RANK1_WR_ODT_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#af262f311b5c481aa9f081dd8379c5d73">DDRCTL_ODTMAP_RANK1_WR_ODT_SHIFT</a>) &amp; <a class="code hl_define" href="#aaef65cebc6c6a011c6007a0b774ef379">DDRCTL_ODTMAP_RANK1_WR_ODT_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="af262f311b5c481aa9f081dd8379c5d73" name="af262f311b5c481aa9f081dd8379c5d73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af262f311b5c481aa9f081dd8379c5d73">&#9670;&#160;</a></span>DDRCTL_ODTMAP_RANK1_WR_ODT_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ODTMAP_RANK1_WR_ODT_SHIFT&#160;&#160;&#160;(8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7528b784f6f59fe10acc1da4367547c7" name="a7528b784f6f59fe10acc1da4367547c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7528b784f6f59fe10acc1da4367547c7">&#9670;&#160;</a></span>DDRCTL_PCCFG_GO2CRITICAL_EN_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCCFG_GO2CRITICAL_EN_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a5db3939710cc12ab696e9ff84753cb10">DDRCTL_PCCFG_GO2CRITICAL_EN_MASK</a>) &gt;&gt; <a class="code hl_define" href="#aa90632b1034872014d12f26cfee66989">DDRCTL_PCCFG_GO2CRITICAL_EN_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a5db3939710cc12ab696e9ff84753cb10"><div class="ttname"><a href="#a5db3939710cc12ab696e9ff84753cb10">DDRCTL_PCCFG_GO2CRITICAL_EN_MASK</a></div><div class="ttdeci">#define DDRCTL_PCCFG_GO2CRITICAL_EN_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3187</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_aa90632b1034872014d12f26cfee66989"><div class="ttname"><a href="#aa90632b1034872014d12f26cfee66989">DDRCTL_PCCFG_GO2CRITICAL_EN_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PCCFG_GO2CRITICAL_EN_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3188</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a5db3939710cc12ab696e9ff84753cb10" name="a5db3939710cc12ab696e9ff84753cb10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5db3939710cc12ab696e9ff84753cb10">&#9670;&#160;</a></span>DDRCTL_PCCFG_GO2CRITICAL_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCCFG_GO2CRITICAL_EN_MASK&#160;&#160;&#160;(0x1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2ef07d2cf5d5fc15a0e34f32b0c8c5e7" name="a2ef07d2cf5d5fc15a0e34f32b0c8c5e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ef07d2cf5d5fc15a0e34f32b0c8c5e7">&#9670;&#160;</a></span>DDRCTL_PCCFG_GO2CRITICAL_EN_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCCFG_GO2CRITICAL_EN_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#aa90632b1034872014d12f26cfee66989">DDRCTL_PCCFG_GO2CRITICAL_EN_SHIFT</a>) &amp; <a class="code hl_define" href="#a5db3939710cc12ab696e9ff84753cb10">DDRCTL_PCCFG_GO2CRITICAL_EN_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="aa90632b1034872014d12f26cfee66989" name="aa90632b1034872014d12f26cfee66989"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa90632b1034872014d12f26cfee66989">&#9670;&#160;</a></span>DDRCTL_PCCFG_GO2CRITICAL_EN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCCFG_GO2CRITICAL_EN_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a376f252114406e063183811de64b1d69" name="a376f252114406e063183811de64b1d69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a376f252114406e063183811de64b1d69">&#9670;&#160;</a></span>DDRCTL_PCCFG_PAGEMATCH_LIMIT_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCCFG_PAGEMATCH_LIMIT_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a24c4f4df96f61de2e47dae02bd0cb6cf">DDRCTL_PCCFG_PAGEMATCH_LIMIT_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a7ce93f4fe56c5ff4c89b8c434bae78c7">DDRCTL_PCCFG_PAGEMATCH_LIMIT_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a24c4f4df96f61de2e47dae02bd0cb6cf"><div class="ttname"><a href="#a24c4f4df96f61de2e47dae02bd0cb6cf">DDRCTL_PCCFG_PAGEMATCH_LIMIT_MASK</a></div><div class="ttdeci">#define DDRCTL_PCCFG_PAGEMATCH_LIMIT_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3175</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a7ce93f4fe56c5ff4c89b8c434bae78c7"><div class="ttname"><a href="#a7ce93f4fe56c5ff4c89b8c434bae78c7">DDRCTL_PCCFG_PAGEMATCH_LIMIT_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PCCFG_PAGEMATCH_LIMIT_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3176</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a24c4f4df96f61de2e47dae02bd0cb6cf" name="a24c4f4df96f61de2e47dae02bd0cb6cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24c4f4df96f61de2e47dae02bd0cb6cf">&#9670;&#160;</a></span>DDRCTL_PCCFG_PAGEMATCH_LIMIT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCCFG_PAGEMATCH_LIMIT_MASK&#160;&#160;&#160;(0x10U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a67039dbea31c07650cbd6bbcd592f835" name="a67039dbea31c07650cbd6bbcd592f835"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67039dbea31c07650cbd6bbcd592f835">&#9670;&#160;</a></span>DDRCTL_PCCFG_PAGEMATCH_LIMIT_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCCFG_PAGEMATCH_LIMIT_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a7ce93f4fe56c5ff4c89b8c434bae78c7">DDRCTL_PCCFG_PAGEMATCH_LIMIT_SHIFT</a>) &amp; <a class="code hl_define" href="#a24c4f4df96f61de2e47dae02bd0cb6cf">DDRCTL_PCCFG_PAGEMATCH_LIMIT_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a7ce93f4fe56c5ff4c89b8c434bae78c7" name="a7ce93f4fe56c5ff4c89b8c434bae78c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ce93f4fe56c5ff4c89b8c434bae78c7">&#9670;&#160;</a></span>DDRCTL_PCCFG_PAGEMATCH_LIMIT_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCCFG_PAGEMATCH_LIMIT_SHIFT&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad51d0f7fcb6611d612865f3b31df487d" name="ad51d0f7fcb6611d612865f3b31df487d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad51d0f7fcb6611d612865f3b31df487d">&#9670;&#160;</a></span>DDRCTL_PCFG_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_0&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b11dac70d7f341efcc318b17e28a924" name="a0b11dac70d7f341efcc318b17e28a924"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b11dac70d7f341efcc318b17e28a924">&#9670;&#160;</a></span>DDRCTL_PCFG_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_1&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f5d8852c9593ade23864eb9c7dd7c6a" name="a3f5d8852c9593ade23864eb9c7dd7c6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f5d8852c9593ade23864eb9c7dd7c6a">&#9670;&#160;</a></span>DDRCTL_PCFG_10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_10&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b1ae62a65a1cb91c626fe1d9aa9081b" name="a7b1ae62a65a1cb91c626fe1d9aa9081b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b1ae62a65a1cb91c626fe1d9aa9081b">&#9670;&#160;</a></span>DDRCTL_PCFG_11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_11&#160;&#160;&#160;(11UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9469501781b241df0e1469a20479a8c3" name="a9469501781b241df0e1469a20479a8c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9469501781b241df0e1469a20479a8c3">&#9670;&#160;</a></span>DDRCTL_PCFG_12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_12&#160;&#160;&#160;(12UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8b3daa9cd5ca76b3fb5b74980a0b4a65" name="a8b3daa9cd5ca76b3fb5b74980a0b4a65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b3daa9cd5ca76b3fb5b74980a0b4a65">&#9670;&#160;</a></span>DDRCTL_PCFG_13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_13&#160;&#160;&#160;(13UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a83de5f0e1e83fb4cf06495acdd55d7b8" name="a83de5f0e1e83fb4cf06495acdd55d7b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83de5f0e1e83fb4cf06495acdd55d7b8">&#9670;&#160;</a></span>DDRCTL_PCFG_14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_14&#160;&#160;&#160;(14UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ccc1d794b841ab9e8bbbffd995140fc" name="a4ccc1d794b841ab9e8bbbffd995140fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ccc1d794b841ab9e8bbbffd995140fc">&#9670;&#160;</a></span>DDRCTL_PCFG_15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_15&#160;&#160;&#160;(15UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a733efdeb407eef8ddcdd637159bb6108" name="a733efdeb407eef8ddcdd637159bb6108"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a733efdeb407eef8ddcdd637159bb6108">&#9670;&#160;</a></span>DDRCTL_PCFG_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_2&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af218b9087c67088d7e81fe1a6b20dd44" name="af218b9087c67088d7e81fe1a6b20dd44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af218b9087c67088d7e81fe1a6b20dd44">&#9670;&#160;</a></span>DDRCTL_PCFG_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_3&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6a45d19f3f28a76e36a3b6abf7875ef2" name="a6a45d19f3f28a76e36a3b6abf7875ef2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a45d19f3f28a76e36a3b6abf7875ef2">&#9670;&#160;</a></span>DDRCTL_PCFG_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_4&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f34005f7d04f17bb295d94d74e8a765" name="a5f34005f7d04f17bb295d94d74e8a765"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f34005f7d04f17bb295d94d74e8a765">&#9670;&#160;</a></span>DDRCTL_PCFG_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_5&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a668f7a0200d356480eb15e4c956633f2" name="a668f7a0200d356480eb15e4c956633f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a668f7a0200d356480eb15e4c956633f2">&#9670;&#160;</a></span>DDRCTL_PCFG_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_6&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aebafbed45ed03d5728b993c4850fde4e" name="aebafbed45ed03d5728b993c4850fde4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebafbed45ed03d5728b993c4850fde4e">&#9670;&#160;</a></span>DDRCTL_PCFG_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_7&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae448dd741cef164b2095802a073b7d39" name="ae448dd741cef164b2095802a073b7d39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae448dd741cef164b2095802a073b7d39">&#9670;&#160;</a></span>DDRCTL_PCFG_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_8&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa5e84f7d03f6f9193ebc4db868c319f1" name="aa5e84f7d03f6f9193ebc4db868c319f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5e84f7d03f6f9193ebc4db868c319f1">&#9670;&#160;</a></span>DDRCTL_PCFG_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_9&#160;&#160;&#160;(9UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a77c1c539f5f52069f9d99912d5711b39" name="a77c1c539f5f52069f9d99912d5711b39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77c1c539f5f52069f9d99912d5711b39">&#9670;&#160;</a></span>DDRCTL_PCFG_C_AHB_ENDIANNESS_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_C_AHB_ENDIANNESS_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a5cfdbe68db4749f729b6e1d57b6b733b">DDRCTL_PCFG_C_AHB_ENDIANNESS_MASK</a>) &gt;&gt; <a class="code hl_define" href="#acd6a23a05395780e92838b2ef46ec8a0">DDRCTL_PCFG_C_AHB_ENDIANNESS_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a5cfdbe68db4749f729b6e1d57b6b733b"><div class="ttname"><a href="#a5cfdbe68db4749f729b6e1d57b6b733b">DDRCTL_PCFG_C_AHB_ENDIANNESS_MASK</a></div><div class="ttdeci">#define DDRCTL_PCFG_C_AHB_ENDIANNESS_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3301</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_acd6a23a05395780e92838b2ef46ec8a0"><div class="ttname"><a href="#acd6a23a05395780e92838b2ef46ec8a0">DDRCTL_PCFG_C_AHB_ENDIANNESS_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PCFG_C_AHB_ENDIANNESS_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3302</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a5cfdbe68db4749f729b6e1d57b6b733b" name="a5cfdbe68db4749f729b6e1d57b6b733b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cfdbe68db4749f729b6e1d57b6b733b">&#9670;&#160;</a></span>DDRCTL_PCFG_C_AHB_ENDIANNESS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_C_AHB_ENDIANNESS_MASK&#160;&#160;&#160;(0x3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e5e188928fa4d89bc0bf1068295fbde" name="a3e5e188928fa4d89bc0bf1068295fbde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e5e188928fa4d89bc0bf1068295fbde">&#9670;&#160;</a></span>DDRCTL_PCFG_C_AHB_ENDIANNESS_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_C_AHB_ENDIANNESS_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#acd6a23a05395780e92838b2ef46ec8a0">DDRCTL_PCFG_C_AHB_ENDIANNESS_SHIFT</a>) &amp; <a class="code hl_define" href="#a5cfdbe68db4749f729b6e1d57b6b733b">DDRCTL_PCFG_C_AHB_ENDIANNESS_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="acd6a23a05395780e92838b2ef46ec8a0" name="acd6a23a05395780e92838b2ef46ec8a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd6a23a05395780e92838b2ef46ec8a0">&#9670;&#160;</a></span>DDRCTL_PCFG_C_AHB_ENDIANNESS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_C_AHB_ENDIANNESS_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abe090205b902471f513dc580a75af59b" name="abe090205b902471f513dc580a75af59b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe090205b902471f513dc580a75af59b">&#9670;&#160;</a></span>DDRCTL_PCFG_CTRL_PORT_EN_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_CTRL_PORT_EN_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#ac40414f3a71c86ab1a0ef1d29cdd976b">DDRCTL_PCFG_CTRL_PORT_EN_MASK</a>) &gt;&gt; <a class="code hl_define" href="#aeec31dfaee5cd1c72f844d5c0f4b3fc8">DDRCTL_PCFG_CTRL_PORT_EN_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ac40414f3a71c86ab1a0ef1d29cdd976b"><div class="ttname"><a href="#ac40414f3a71c86ab1a0ef1d29cdd976b">DDRCTL_PCFG_CTRL_PORT_EN_MASK</a></div><div class="ttdeci">#define DDRCTL_PCFG_CTRL_PORT_EN_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3340</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_aeec31dfaee5cd1c72f844d5c0f4b3fc8"><div class="ttname"><a href="#aeec31dfaee5cd1c72f844d5c0f4b3fc8">DDRCTL_PCFG_CTRL_PORT_EN_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PCFG_CTRL_PORT_EN_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3341</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ac40414f3a71c86ab1a0ef1d29cdd976b" name="ac40414f3a71c86ab1a0ef1d29cdd976b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac40414f3a71c86ab1a0ef1d29cdd976b">&#9670;&#160;</a></span>DDRCTL_PCFG_CTRL_PORT_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_CTRL_PORT_EN_MASK&#160;&#160;&#160;(0x1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af0b9c0a6f4f00056b7ed85ad98735c08" name="af0b9c0a6f4f00056b7ed85ad98735c08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0b9c0a6f4f00056b7ed85ad98735c08">&#9670;&#160;</a></span>DDRCTL_PCFG_CTRL_PORT_EN_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_CTRL_PORT_EN_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#aeec31dfaee5cd1c72f844d5c0f4b3fc8">DDRCTL_PCFG_CTRL_PORT_EN_SHIFT</a>) &amp; <a class="code hl_define" href="#ac40414f3a71c86ab1a0ef1d29cdd976b">DDRCTL_PCFG_CTRL_PORT_EN_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="aeec31dfaee5cd1c72f844d5c0f4b3fc8" name="aeec31dfaee5cd1c72f844d5c0f4b3fc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeec31dfaee5cd1c72f844d5c0f4b3fc8">&#9670;&#160;</a></span>DDRCTL_PCFG_CTRL_PORT_EN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_CTRL_PORT_EN_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3f93a289231d049ca20006040ae2b8f" name="ab3f93a289231d049ca20006040ae2b8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3f93a289231d049ca20006040ae2b8f">&#9670;&#160;</a></span>DDRCTL_PCFG_ID_MASKCH_ID_MASK_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_ID_MASKCH_ID_MASK_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a91ce0dd839aff8e224f0ab0d6531c225">DDRCTL_PCFG_ID_MASKCH_ID_MASK_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a941ecc390a0e0ec58de523c8c0d9de43">DDRCTL_PCFG_ID_MASKCH_ID_MASK_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a91ce0dd839aff8e224f0ab0d6531c225"><div class="ttname"><a href="#a91ce0dd839aff8e224f0ab0d6531c225">DDRCTL_PCFG_ID_MASKCH_ID_MASK_MASK</a></div><div class="ttdeci">#define DDRCTL_PCFG_ID_MASKCH_ID_MASK_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3314</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a941ecc390a0e0ec58de523c8c0d9de43"><div class="ttname"><a href="#a941ecc390a0e0ec58de523c8c0d9de43">DDRCTL_PCFG_ID_MASKCH_ID_MASK_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PCFG_ID_MASKCH_ID_MASK_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3315</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a91ce0dd839aff8e224f0ab0d6531c225" name="a91ce0dd839aff8e224f0ab0d6531c225"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91ce0dd839aff8e224f0ab0d6531c225">&#9670;&#160;</a></span>DDRCTL_PCFG_ID_MASKCH_ID_MASK_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_ID_MASKCH_ID_MASK_MASK&#160;&#160;&#160;(0xFFFFFFFFUL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aedb5a6bb24fa2b43566681f926ab880e" name="aedb5a6bb24fa2b43566681f926ab880e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedb5a6bb24fa2b43566681f926ab880e">&#9670;&#160;</a></span>DDRCTL_PCFG_ID_MASKCH_ID_MASK_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_ID_MASKCH_ID_MASK_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a941ecc390a0e0ec58de523c8c0d9de43">DDRCTL_PCFG_ID_MASKCH_ID_MASK_SHIFT</a>) &amp; <a class="code hl_define" href="#a91ce0dd839aff8e224f0ab0d6531c225">DDRCTL_PCFG_ID_MASKCH_ID_MASK_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a941ecc390a0e0ec58de523c8c0d9de43" name="a941ecc390a0e0ec58de523c8c0d9de43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a941ecc390a0e0ec58de523c8c0d9de43">&#9670;&#160;</a></span>DDRCTL_PCFG_ID_MASKCH_ID_MASK_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_ID_MASKCH_ID_MASK_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ebdd5c8643a0145cd2ad4a4336c4576" name="a3ebdd5c8643a0145cd2ad4a4336c4576"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ebdd5c8643a0145cd2ad4a4336c4576">&#9670;&#160;</a></span>DDRCTL_PCFG_ID_VALUECH_ID_VALUE_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_ID_VALUECH_ID_VALUE_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a0e456f62b6c86b21ce6269aff1e17f0f">DDRCTL_PCFG_ID_VALUECH_ID_VALUE_MASK</a>) &gt;&gt; <a class="code hl_define" href="#ac6c76a7854a836a8f8c9e3036746ba68">DDRCTL_PCFG_ID_VALUECH_ID_VALUE_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a0e456f62b6c86b21ce6269aff1e17f0f"><div class="ttname"><a href="#a0e456f62b6c86b21ce6269aff1e17f0f">DDRCTL_PCFG_ID_VALUECH_ID_VALUE_MASK</a></div><div class="ttdeci">#define DDRCTL_PCFG_ID_VALUECH_ID_VALUE_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3327</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ac6c76a7854a836a8f8c9e3036746ba68"><div class="ttname"><a href="#ac6c76a7854a836a8f8c9e3036746ba68">DDRCTL_PCFG_ID_VALUECH_ID_VALUE_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PCFG_ID_VALUECH_ID_VALUE_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3328</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a0e456f62b6c86b21ce6269aff1e17f0f" name="a0e456f62b6c86b21ce6269aff1e17f0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e456f62b6c86b21ce6269aff1e17f0f">&#9670;&#160;</a></span>DDRCTL_PCFG_ID_VALUECH_ID_VALUE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_ID_VALUECH_ID_VALUE_MASK&#160;&#160;&#160;(0xFFFFFFFFUL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf46d19f9aecaf3a36226f1027ba58ea" name="aaf46d19f9aecaf3a36226f1027ba58ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf46d19f9aecaf3a36226f1027ba58ea">&#9670;&#160;</a></span>DDRCTL_PCFG_ID_VALUECH_ID_VALUE_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_ID_VALUECH_ID_VALUE_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#ac6c76a7854a836a8f8c9e3036746ba68">DDRCTL_PCFG_ID_VALUECH_ID_VALUE_SHIFT</a>) &amp; <a class="code hl_define" href="#a0e456f62b6c86b21ce6269aff1e17f0f">DDRCTL_PCFG_ID_VALUECH_ID_VALUE_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="ac6c76a7854a836a8f8c9e3036746ba68" name="ac6c76a7854a836a8f8c9e3036746ba68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6c76a7854a836a8f8c9e3036746ba68">&#9670;&#160;</a></span>DDRCTL_PCFG_ID_VALUECH_ID_VALUE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_ID_VALUECH_ID_VALUE_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1c84f02903fcf7f5d7b1e3f901cf22f0" name="a1c84f02903fcf7f5d7b1e3f901cf22f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c84f02903fcf7f5d7b1e3f901cf22f0">&#9670;&#160;</a></span>DDRCTL_PCFG_QOS0_RQOS_MAP_LEVEL1_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_QOS0_RQOS_MAP_LEVEL1_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a03984c703c7ae12e1bf90d470d0f0442">DDRCTL_PCFG_QOS0_RQOS_MAP_LEVEL1_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a4ce998e8d48598c3b55554562367af56">DDRCTL_PCFG_QOS0_RQOS_MAP_LEVEL1_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a03984c703c7ae12e1bf90d470d0f0442"><div class="ttname"><a href="#a03984c703c7ae12e1bf90d470d0f0442">DDRCTL_PCFG_QOS0_RQOS_MAP_LEVEL1_MASK</a></div><div class="ttdeci">#define DDRCTL_PCFG_QOS0_RQOS_MAP_LEVEL1_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3379</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a4ce998e8d48598c3b55554562367af56"><div class="ttname"><a href="#a4ce998e8d48598c3b55554562367af56">DDRCTL_PCFG_QOS0_RQOS_MAP_LEVEL1_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PCFG_QOS0_RQOS_MAP_LEVEL1_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3380</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a03984c703c7ae12e1bf90d470d0f0442" name="a03984c703c7ae12e1bf90d470d0f0442"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03984c703c7ae12e1bf90d470d0f0442">&#9670;&#160;</a></span>DDRCTL_PCFG_QOS0_RQOS_MAP_LEVEL1_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_QOS0_RQOS_MAP_LEVEL1_MASK&#160;&#160;&#160;(0xFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a968e56eb17abe9573f3d6d4a5b8868fd" name="a968e56eb17abe9573f3d6d4a5b8868fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a968e56eb17abe9573f3d6d4a5b8868fd">&#9670;&#160;</a></span>DDRCTL_PCFG_QOS0_RQOS_MAP_LEVEL1_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_QOS0_RQOS_MAP_LEVEL1_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a4ce998e8d48598c3b55554562367af56">DDRCTL_PCFG_QOS0_RQOS_MAP_LEVEL1_SHIFT</a>) &amp; <a class="code hl_define" href="#a03984c703c7ae12e1bf90d470d0f0442">DDRCTL_PCFG_QOS0_RQOS_MAP_LEVEL1_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a4ce998e8d48598c3b55554562367af56" name="a4ce998e8d48598c3b55554562367af56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ce998e8d48598c3b55554562367af56">&#9670;&#160;</a></span>DDRCTL_PCFG_QOS0_RQOS_MAP_LEVEL1_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_QOS0_RQOS_MAP_LEVEL1_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ec7e0dc66d8c565163401172f2a4d51" name="a1ec7e0dc66d8c565163401172f2a4d51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ec7e0dc66d8c565163401172f2a4d51">&#9670;&#160;</a></span>DDRCTL_PCFG_QOS0_RQOS_MAP_REGION0_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_QOS0_RQOS_MAP_REGION0_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a5f881c53b4e05d6bc8cd64665b56fa9d">DDRCTL_PCFG_QOS0_RQOS_MAP_REGION0_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a1fd0322e5b123d4f5d6c48c3f1fe0d9e">DDRCTL_PCFG_QOS0_RQOS_MAP_REGION0_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a1fd0322e5b123d4f5d6c48c3f1fe0d9e"><div class="ttname"><a href="#a1fd0322e5b123d4f5d6c48c3f1fe0d9e">DDRCTL_PCFG_QOS0_RQOS_MAP_REGION0_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PCFG_QOS0_RQOS_MAP_REGION0_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3368</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a5f881c53b4e05d6bc8cd64665b56fa9d"><div class="ttname"><a href="#a5f881c53b4e05d6bc8cd64665b56fa9d">DDRCTL_PCFG_QOS0_RQOS_MAP_REGION0_MASK</a></div><div class="ttdeci">#define DDRCTL_PCFG_QOS0_RQOS_MAP_REGION0_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3367</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a5f881c53b4e05d6bc8cd64665b56fa9d" name="a5f881c53b4e05d6bc8cd64665b56fa9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f881c53b4e05d6bc8cd64665b56fa9d">&#9670;&#160;</a></span>DDRCTL_PCFG_QOS0_RQOS_MAP_REGION0_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_QOS0_RQOS_MAP_REGION0_MASK&#160;&#160;&#160;(0x30000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af6c694f367319596f2d50c8cba510d07" name="af6c694f367319596f2d50c8cba510d07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6c694f367319596f2d50c8cba510d07">&#9670;&#160;</a></span>DDRCTL_PCFG_QOS0_RQOS_MAP_REGION0_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_QOS0_RQOS_MAP_REGION0_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a1fd0322e5b123d4f5d6c48c3f1fe0d9e">DDRCTL_PCFG_QOS0_RQOS_MAP_REGION0_SHIFT</a>) &amp; <a class="code hl_define" href="#a5f881c53b4e05d6bc8cd64665b56fa9d">DDRCTL_PCFG_QOS0_RQOS_MAP_REGION0_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a1fd0322e5b123d4f5d6c48c3f1fe0d9e" name="a1fd0322e5b123d4f5d6c48c3f1fe0d9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fd0322e5b123d4f5d6c48c3f1fe0d9e">&#9670;&#160;</a></span>DDRCTL_PCFG_QOS0_RQOS_MAP_REGION0_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_QOS0_RQOS_MAP_REGION0_SHIFT&#160;&#160;&#160;(16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab0b2f5dc3594f556486d1c3c40ce6337" name="ab0b2f5dc3594f556486d1c3c40ce6337"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0b2f5dc3594f556486d1c3c40ce6337">&#9670;&#160;</a></span>DDRCTL_PCFG_QOS0_RQOS_MAP_REGION1_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_QOS0_RQOS_MAP_REGION1_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a2f3c8f0ba1c32ad85dbc0a772d94621f">DDRCTL_PCFG_QOS0_RQOS_MAP_REGION1_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a2add4befd99c49775b5b791cfa3b4cc8">DDRCTL_PCFG_QOS0_RQOS_MAP_REGION1_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a2add4befd99c49775b5b791cfa3b4cc8"><div class="ttname"><a href="#a2add4befd99c49775b5b791cfa3b4cc8">DDRCTL_PCFG_QOS0_RQOS_MAP_REGION1_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PCFG_QOS0_RQOS_MAP_REGION1_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3355</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a2f3c8f0ba1c32ad85dbc0a772d94621f"><div class="ttname"><a href="#a2f3c8f0ba1c32ad85dbc0a772d94621f">DDRCTL_PCFG_QOS0_RQOS_MAP_REGION1_MASK</a></div><div class="ttdeci">#define DDRCTL_PCFG_QOS0_RQOS_MAP_REGION1_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3354</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a2f3c8f0ba1c32ad85dbc0a772d94621f" name="a2f3c8f0ba1c32ad85dbc0a772d94621f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f3c8f0ba1c32ad85dbc0a772d94621f">&#9670;&#160;</a></span>DDRCTL_PCFG_QOS0_RQOS_MAP_REGION1_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_QOS0_RQOS_MAP_REGION1_MASK&#160;&#160;&#160;(0x300000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2599a2125ac0701a0dcf84f05537d2a5" name="a2599a2125ac0701a0dcf84f05537d2a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2599a2125ac0701a0dcf84f05537d2a5">&#9670;&#160;</a></span>DDRCTL_PCFG_QOS0_RQOS_MAP_REGION1_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_QOS0_RQOS_MAP_REGION1_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a2add4befd99c49775b5b791cfa3b4cc8">DDRCTL_PCFG_QOS0_RQOS_MAP_REGION1_SHIFT</a>) &amp; <a class="code hl_define" href="#a2f3c8f0ba1c32ad85dbc0a772d94621f">DDRCTL_PCFG_QOS0_RQOS_MAP_REGION1_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a2add4befd99c49775b5b791cfa3b4cc8" name="a2add4befd99c49775b5b791cfa3b4cc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2add4befd99c49775b5b791cfa3b4cc8">&#9670;&#160;</a></span>DDRCTL_PCFG_QOS0_RQOS_MAP_REGION1_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_QOS0_RQOS_MAP_REGION1_SHIFT&#160;&#160;&#160;(20U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4519082bff431dc7d34a429ac63075f6" name="a4519082bff431dc7d34a429ac63075f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4519082bff431dc7d34a429ac63075f6">&#9670;&#160;</a></span>DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTB_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTB_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a25fd4d155aabc3567012278b8da64bb4">DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTB_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a35d7a96c406db93f79b007a52cf4d687">DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTB_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a25fd4d155aabc3567012278b8da64bb4"><div class="ttname"><a href="#a25fd4d155aabc3567012278b8da64bb4">DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTB_MASK</a></div><div class="ttdeci">#define DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTB_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3404</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a35d7a96c406db93f79b007a52cf4d687"><div class="ttname"><a href="#a35d7a96c406db93f79b007a52cf4d687">DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTB_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTB_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3405</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a25fd4d155aabc3567012278b8da64bb4" name="a25fd4d155aabc3567012278b8da64bb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25fd4d155aabc3567012278b8da64bb4">&#9670;&#160;</a></span>DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTB_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTB_MASK&#160;&#160;&#160;(0x7FFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac741361c2f148a39aeb182509806315f" name="ac741361c2f148a39aeb182509806315f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac741361c2f148a39aeb182509806315f">&#9670;&#160;</a></span>DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTB_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTB_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a35d7a96c406db93f79b007a52cf4d687">DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTB_SHIFT</a>) &amp; <a class="code hl_define" href="#a25fd4d155aabc3567012278b8da64bb4">DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTB_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a35d7a96c406db93f79b007a52cf4d687" name="a35d7a96c406db93f79b007a52cf4d687"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35d7a96c406db93f79b007a52cf4d687">&#9670;&#160;</a></span>DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTB_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTB_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2787110d32acfea3a9f846d0673aba28" name="a2787110d32acfea3a9f846d0673aba28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2787110d32acfea3a9f846d0673aba28">&#9670;&#160;</a></span>DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTR_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTR_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a4891a90ed58cf92930f4d48f3b6f1960">DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTR_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a04e7fb1ac83f212dd2a18ad433df4d35">DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTR_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a04e7fb1ac83f212dd2a18ad433df4d35"><div class="ttname"><a href="#a04e7fb1ac83f212dd2a18ad433df4d35">DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTR_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTR_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3393</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a4891a90ed58cf92930f4d48f3b6f1960"><div class="ttname"><a href="#a4891a90ed58cf92930f4d48f3b6f1960">DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTR_MASK</a></div><div class="ttdeci">#define DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTR_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3392</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a4891a90ed58cf92930f4d48f3b6f1960" name="a4891a90ed58cf92930f4d48f3b6f1960"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4891a90ed58cf92930f4d48f3b6f1960">&#9670;&#160;</a></span>DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTR_MASK&#160;&#160;&#160;(0x7FF0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a984b38d5769f2ee553f2aab3a5d48ad1" name="a984b38d5769f2ee553f2aab3a5d48ad1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a984b38d5769f2ee553f2aab3a5d48ad1">&#9670;&#160;</a></span>DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTR_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTR_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a04e7fb1ac83f212dd2a18ad433df4d35">DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTR_SHIFT</a>) &amp; <a class="code hl_define" href="#a4891a90ed58cf92930f4d48f3b6f1960">DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTR_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a04e7fb1ac83f212dd2a18ad433df4d35" name="a04e7fb1ac83f212dd2a18ad433df4d35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04e7fb1ac83f212dd2a18ad433df4d35">&#9670;&#160;</a></span>DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTR_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTR_SHIFT&#160;&#160;&#160;(16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aae906d405274dd1d306f18d73969731a" name="aae906d405274dd1d306f18d73969731a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae906d405274dd1d306f18d73969731a">&#9670;&#160;</a></span>DDRCTL_PCFG_R_RD_PORT_AGING_EN_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_R_RD_PORT_AGING_EN_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a70f8a4ef4a3f857e9dfb1eb608fa5712">DDRCTL_PCFG_R_RD_PORT_AGING_EN_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a2351884d128de8c0a6cd3c62a476be91">DDRCTL_PCFG_R_RD_PORT_AGING_EN_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a2351884d128de8c0a6cd3c62a476be91"><div class="ttname"><a href="#a2351884d128de8c0a6cd3c62a476be91">DDRCTL_PCFG_R_RD_PORT_AGING_EN_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PCFG_R_RD_PORT_AGING_EN_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3225</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a70f8a4ef4a3f857e9dfb1eb608fa5712"><div class="ttname"><a href="#a70f8a4ef4a3f857e9dfb1eb608fa5712">DDRCTL_PCFG_R_RD_PORT_AGING_EN_MASK</a></div><div class="ttdeci">#define DDRCTL_PCFG_R_RD_PORT_AGING_EN_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3224</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a70f8a4ef4a3f857e9dfb1eb608fa5712" name="a70f8a4ef4a3f857e9dfb1eb608fa5712"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70f8a4ef4a3f857e9dfb1eb608fa5712">&#9670;&#160;</a></span>DDRCTL_PCFG_R_RD_PORT_AGING_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_R_RD_PORT_AGING_EN_MASK&#160;&#160;&#160;(0x1000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a262ebcfedd446b33fa905f4548b9c228" name="a262ebcfedd446b33fa905f4548b9c228"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a262ebcfedd446b33fa905f4548b9c228">&#9670;&#160;</a></span>DDRCTL_PCFG_R_RD_PORT_AGING_EN_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_R_RD_PORT_AGING_EN_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a2351884d128de8c0a6cd3c62a476be91">DDRCTL_PCFG_R_RD_PORT_AGING_EN_SHIFT</a>) &amp; <a class="code hl_define" href="#a70f8a4ef4a3f857e9dfb1eb608fa5712">DDRCTL_PCFG_R_RD_PORT_AGING_EN_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a2351884d128de8c0a6cd3c62a476be91" name="a2351884d128de8c0a6cd3c62a476be91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2351884d128de8c0a6cd3c62a476be91">&#9670;&#160;</a></span>DDRCTL_PCFG_R_RD_PORT_AGING_EN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_R_RD_PORT_AGING_EN_SHIFT&#160;&#160;&#160;(12U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac9e92e68515aa5828719d1a395d6d443" name="ac9e92e68515aa5828719d1a395d6d443"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9e92e68515aa5828719d1a395d6d443">&#9670;&#160;</a></span>DDRCTL_PCFG_R_RD_PORT_PAGEMATCH_EN_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_R_RD_PORT_PAGEMATCH_EN_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a8551874ab26eba6c3157c43bb5f10bfe">DDRCTL_PCFG_R_RD_PORT_PAGEMATCH_EN_MASK</a>) &gt;&gt; <a class="code hl_define" href="#ac97b6dd6bf53924e122fc47b3736317e">DDRCTL_PCFG_R_RD_PORT_PAGEMATCH_EN_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a8551874ab26eba6c3157c43bb5f10bfe"><div class="ttname"><a href="#a8551874ab26eba6c3157c43bb5f10bfe">DDRCTL_PCFG_R_RD_PORT_PAGEMATCH_EN_MASK</a></div><div class="ttdeci">#define DDRCTL_PCFG_R_RD_PORT_PAGEMATCH_EN_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3200</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ac97b6dd6bf53924e122fc47b3736317e"><div class="ttname"><a href="#ac97b6dd6bf53924e122fc47b3736317e">DDRCTL_PCFG_R_RD_PORT_PAGEMATCH_EN_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PCFG_R_RD_PORT_PAGEMATCH_EN_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3201</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a8551874ab26eba6c3157c43bb5f10bfe" name="a8551874ab26eba6c3157c43bb5f10bfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8551874ab26eba6c3157c43bb5f10bfe">&#9670;&#160;</a></span>DDRCTL_PCFG_R_RD_PORT_PAGEMATCH_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_R_RD_PORT_PAGEMATCH_EN_MASK&#160;&#160;&#160;(0x4000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a40be360a7709e8fb772a4da8e971fbb5" name="a40be360a7709e8fb772a4da8e971fbb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40be360a7709e8fb772a4da8e971fbb5">&#9670;&#160;</a></span>DDRCTL_PCFG_R_RD_PORT_PAGEMATCH_EN_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_R_RD_PORT_PAGEMATCH_EN_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#ac97b6dd6bf53924e122fc47b3736317e">DDRCTL_PCFG_R_RD_PORT_PAGEMATCH_EN_SHIFT</a>) &amp; <a class="code hl_define" href="#a8551874ab26eba6c3157c43bb5f10bfe">DDRCTL_PCFG_R_RD_PORT_PAGEMATCH_EN_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="ac97b6dd6bf53924e122fc47b3736317e" name="ac97b6dd6bf53924e122fc47b3736317e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac97b6dd6bf53924e122fc47b3736317e">&#9670;&#160;</a></span>DDRCTL_PCFG_R_RD_PORT_PAGEMATCH_EN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_R_RD_PORT_PAGEMATCH_EN_SHIFT&#160;&#160;&#160;(14U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8dab8ad9d7dd8b8bba70de71d480d82d" name="a8dab8ad9d7dd8b8bba70de71d480d82d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dab8ad9d7dd8b8bba70de71d480d82d">&#9670;&#160;</a></span>DDRCTL_PCFG_R_RD_PORT_PRIORITY_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_R_RD_PORT_PRIORITY_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#aa8b463ea3fcc26691402091356b5f45e">DDRCTL_PCFG_R_RD_PORT_PRIORITY_MASK</a>) &gt;&gt; <a class="code hl_define" href="#ad81fc27eed47c5ab6bf7b3b46ef03f3c">DDRCTL_PCFG_R_RD_PORT_PRIORITY_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_aa8b463ea3fcc26691402091356b5f45e"><div class="ttname"><a href="#aa8b463ea3fcc26691402091356b5f45e">DDRCTL_PCFG_R_RD_PORT_PRIORITY_MASK</a></div><div class="ttdeci">#define DDRCTL_PCFG_R_RD_PORT_PRIORITY_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3238</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ad81fc27eed47c5ab6bf7b3b46ef03f3c"><div class="ttname"><a href="#ad81fc27eed47c5ab6bf7b3b46ef03f3c">DDRCTL_PCFG_R_RD_PORT_PRIORITY_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PCFG_R_RD_PORT_PRIORITY_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3239</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="aa8b463ea3fcc26691402091356b5f45e" name="aa8b463ea3fcc26691402091356b5f45e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8b463ea3fcc26691402091356b5f45e">&#9670;&#160;</a></span>DDRCTL_PCFG_R_RD_PORT_PRIORITY_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_R_RD_PORT_PRIORITY_MASK&#160;&#160;&#160;(0x3FFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ba01077b94247d23d580e6ae6e7da87" name="a9ba01077b94247d23d580e6ae6e7da87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ba01077b94247d23d580e6ae6e7da87">&#9670;&#160;</a></span>DDRCTL_PCFG_R_RD_PORT_PRIORITY_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_R_RD_PORT_PRIORITY_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#ad81fc27eed47c5ab6bf7b3b46ef03f3c">DDRCTL_PCFG_R_RD_PORT_PRIORITY_SHIFT</a>) &amp; <a class="code hl_define" href="#aa8b463ea3fcc26691402091356b5f45e">DDRCTL_PCFG_R_RD_PORT_PRIORITY_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="ad81fc27eed47c5ab6bf7b3b46ef03f3c" name="ad81fc27eed47c5ab6bf7b3b46ef03f3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad81fc27eed47c5ab6bf7b3b46ef03f3c">&#9670;&#160;</a></span>DDRCTL_PCFG_R_RD_PORT_PRIORITY_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_R_RD_PORT_PRIORITY_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a879b6a09f8165188d9487e79d8b010a1" name="a879b6a09f8165188d9487e79d8b010a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a879b6a09f8165188d9487e79d8b010a1">&#9670;&#160;</a></span>DDRCTL_PCFG_R_RD_PORT_URGENT_EN_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_R_RD_PORT_URGENT_EN_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a1c73fcc4e0eae4134a35e06682a9d9c3">DDRCTL_PCFG_R_RD_PORT_URGENT_EN_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a1c4532cc3f3ba3ddf8ef315bc0b935ac">DDRCTL_PCFG_R_RD_PORT_URGENT_EN_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a1c4532cc3f3ba3ddf8ef315bc0b935ac"><div class="ttname"><a href="#a1c4532cc3f3ba3ddf8ef315bc0b935ac">DDRCTL_PCFG_R_RD_PORT_URGENT_EN_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PCFG_R_RD_PORT_URGENT_EN_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3213</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a1c73fcc4e0eae4134a35e06682a9d9c3"><div class="ttname"><a href="#a1c73fcc4e0eae4134a35e06682a9d9c3">DDRCTL_PCFG_R_RD_PORT_URGENT_EN_MASK</a></div><div class="ttdeci">#define DDRCTL_PCFG_R_RD_PORT_URGENT_EN_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3212</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a1c73fcc4e0eae4134a35e06682a9d9c3" name="a1c73fcc4e0eae4134a35e06682a9d9c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c73fcc4e0eae4134a35e06682a9d9c3">&#9670;&#160;</a></span>DDRCTL_PCFG_R_RD_PORT_URGENT_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_R_RD_PORT_URGENT_EN_MASK&#160;&#160;&#160;(0x2000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a080ac545b8767c16a611d2ade969b08e" name="a080ac545b8767c16a611d2ade969b08e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a080ac545b8767c16a611d2ade969b08e">&#9670;&#160;</a></span>DDRCTL_PCFG_R_RD_PORT_URGENT_EN_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_R_RD_PORT_URGENT_EN_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a1c4532cc3f3ba3ddf8ef315bc0b935ac">DDRCTL_PCFG_R_RD_PORT_URGENT_EN_SHIFT</a>) &amp; <a class="code hl_define" href="#a1c73fcc4e0eae4134a35e06682a9d9c3">DDRCTL_PCFG_R_RD_PORT_URGENT_EN_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a1c4532cc3f3ba3ddf8ef315bc0b935ac" name="a1c4532cc3f3ba3ddf8ef315bc0b935ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c4532cc3f3ba3ddf8ef315bc0b935ac">&#9670;&#160;</a></span>DDRCTL_PCFG_R_RD_PORT_URGENT_EN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_R_RD_PORT_URGENT_EN_SHIFT&#160;&#160;&#160;(13U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a95e2c2aacb841a58e24704099035601d" name="a95e2c2aacb841a58e24704099035601d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95e2c2aacb841a58e24704099035601d">&#9670;&#160;</a></span>DDRCTL_PCFG_W_WR_PORT_AGING_EN_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_W_WR_PORT_AGING_EN_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#aa7457772b276855bc8e28936e671ca35">DDRCTL_PCFG_W_WR_PORT_AGING_EN_MASK</a>) &gt;&gt; <a class="code hl_define" href="#afe17959b8fc27a6e7f90f1a8d41689af">DDRCTL_PCFG_W_WR_PORT_AGING_EN_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_aa7457772b276855bc8e28936e671ca35"><div class="ttname"><a href="#aa7457772b276855bc8e28936e671ca35">DDRCTL_PCFG_W_WR_PORT_AGING_EN_MASK</a></div><div class="ttdeci">#define DDRCTL_PCFG_W_WR_PORT_AGING_EN_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3275</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_afe17959b8fc27a6e7f90f1a8d41689af"><div class="ttname"><a href="#afe17959b8fc27a6e7f90f1a8d41689af">DDRCTL_PCFG_W_WR_PORT_AGING_EN_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PCFG_W_WR_PORT_AGING_EN_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3276</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="aa7457772b276855bc8e28936e671ca35" name="aa7457772b276855bc8e28936e671ca35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7457772b276855bc8e28936e671ca35">&#9670;&#160;</a></span>DDRCTL_PCFG_W_WR_PORT_AGING_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_W_WR_PORT_AGING_EN_MASK&#160;&#160;&#160;(0x1000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab2cea97a4b0fe1f81da37ba47bbead6e" name="ab2cea97a4b0fe1f81da37ba47bbead6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2cea97a4b0fe1f81da37ba47bbead6e">&#9670;&#160;</a></span>DDRCTL_PCFG_W_WR_PORT_AGING_EN_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_W_WR_PORT_AGING_EN_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#afe17959b8fc27a6e7f90f1a8d41689af">DDRCTL_PCFG_W_WR_PORT_AGING_EN_SHIFT</a>) &amp; <a class="code hl_define" href="#aa7457772b276855bc8e28936e671ca35">DDRCTL_PCFG_W_WR_PORT_AGING_EN_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="afe17959b8fc27a6e7f90f1a8d41689af" name="afe17959b8fc27a6e7f90f1a8d41689af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe17959b8fc27a6e7f90f1a8d41689af">&#9670;&#160;</a></span>DDRCTL_PCFG_W_WR_PORT_AGING_EN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_W_WR_PORT_AGING_EN_SHIFT&#160;&#160;&#160;(12U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab5487dd39d2a9c263054f81893d38bad" name="ab5487dd39d2a9c263054f81893d38bad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5487dd39d2a9c263054f81893d38bad">&#9670;&#160;</a></span>DDRCTL_PCFG_W_WR_PORT_PAGEMATCH_EN_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_W_WR_PORT_PAGEMATCH_EN_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a1ae0315a4068b94ed55c1ca40da841bd">DDRCTL_PCFG_W_WR_PORT_PAGEMATCH_EN_MASK</a>) &gt;&gt; <a class="code hl_define" href="#aff27818da9ef88d0280d827f25fa45d7">DDRCTL_PCFG_W_WR_PORT_PAGEMATCH_EN_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a1ae0315a4068b94ed55c1ca40da841bd"><div class="ttname"><a href="#a1ae0315a4068b94ed55c1ca40da841bd">DDRCTL_PCFG_W_WR_PORT_PAGEMATCH_EN_MASK</a></div><div class="ttdeci">#define DDRCTL_PCFG_W_WR_PORT_PAGEMATCH_EN_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3251</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_aff27818da9ef88d0280d827f25fa45d7"><div class="ttname"><a href="#aff27818da9ef88d0280d827f25fa45d7">DDRCTL_PCFG_W_WR_PORT_PAGEMATCH_EN_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PCFG_W_WR_PORT_PAGEMATCH_EN_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3252</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a1ae0315a4068b94ed55c1ca40da841bd" name="a1ae0315a4068b94ed55c1ca40da841bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ae0315a4068b94ed55c1ca40da841bd">&#9670;&#160;</a></span>DDRCTL_PCFG_W_WR_PORT_PAGEMATCH_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_W_WR_PORT_PAGEMATCH_EN_MASK&#160;&#160;&#160;(0x4000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2013af34330a7a7ed6fec114ab22866b" name="a2013af34330a7a7ed6fec114ab22866b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2013af34330a7a7ed6fec114ab22866b">&#9670;&#160;</a></span>DDRCTL_PCFG_W_WR_PORT_PAGEMATCH_EN_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_W_WR_PORT_PAGEMATCH_EN_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#aff27818da9ef88d0280d827f25fa45d7">DDRCTL_PCFG_W_WR_PORT_PAGEMATCH_EN_SHIFT</a>) &amp; <a class="code hl_define" href="#a1ae0315a4068b94ed55c1ca40da841bd">DDRCTL_PCFG_W_WR_PORT_PAGEMATCH_EN_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="aff27818da9ef88d0280d827f25fa45d7" name="aff27818da9ef88d0280d827f25fa45d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff27818da9ef88d0280d827f25fa45d7">&#9670;&#160;</a></span>DDRCTL_PCFG_W_WR_PORT_PAGEMATCH_EN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_W_WR_PORT_PAGEMATCH_EN_SHIFT&#160;&#160;&#160;(14U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf95cae2a1c18ceef51734749451208e" name="adf95cae2a1c18ceef51734749451208e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf95cae2a1c18ceef51734749451208e">&#9670;&#160;</a></span>DDRCTL_PCFG_W_WR_PORT_PRIORITY_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_W_WR_PORT_PRIORITY_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a8a599e8d8704648f395c56ee705cd2bc">DDRCTL_PCFG_W_WR_PORT_PRIORITY_MASK</a>) &gt;&gt; <a class="code hl_define" href="#afc48f4e7a181a970800be776432b64b2">DDRCTL_PCFG_W_WR_PORT_PRIORITY_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a8a599e8d8704648f395c56ee705cd2bc"><div class="ttname"><a href="#a8a599e8d8704648f395c56ee705cd2bc">DDRCTL_PCFG_W_WR_PORT_PRIORITY_MASK</a></div><div class="ttdeci">#define DDRCTL_PCFG_W_WR_PORT_PRIORITY_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3288</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_afc48f4e7a181a970800be776432b64b2"><div class="ttname"><a href="#afc48f4e7a181a970800be776432b64b2">DDRCTL_PCFG_W_WR_PORT_PRIORITY_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PCFG_W_WR_PORT_PRIORITY_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3289</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a8a599e8d8704648f395c56ee705cd2bc" name="a8a599e8d8704648f395c56ee705cd2bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a599e8d8704648f395c56ee705cd2bc">&#9670;&#160;</a></span>DDRCTL_PCFG_W_WR_PORT_PRIORITY_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_W_WR_PORT_PRIORITY_MASK&#160;&#160;&#160;(0x3FFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a62e7e25f9e09144ae4c335d9b9728992" name="a62e7e25f9e09144ae4c335d9b9728992"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62e7e25f9e09144ae4c335d9b9728992">&#9670;&#160;</a></span>DDRCTL_PCFG_W_WR_PORT_PRIORITY_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_W_WR_PORT_PRIORITY_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#afc48f4e7a181a970800be776432b64b2">DDRCTL_PCFG_W_WR_PORT_PRIORITY_SHIFT</a>) &amp; <a class="code hl_define" href="#a8a599e8d8704648f395c56ee705cd2bc">DDRCTL_PCFG_W_WR_PORT_PRIORITY_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="afc48f4e7a181a970800be776432b64b2" name="afc48f4e7a181a970800be776432b64b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc48f4e7a181a970800be776432b64b2">&#9670;&#160;</a></span>DDRCTL_PCFG_W_WR_PORT_PRIORITY_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_W_WR_PORT_PRIORITY_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a17563ee79375d72e7f41ea0629405d25" name="a17563ee79375d72e7f41ea0629405d25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17563ee79375d72e7f41ea0629405d25">&#9670;&#160;</a></span>DDRCTL_PCFG_W_WR_PORT_URGENT_EN_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_W_WR_PORT_URGENT_EN_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#abf5d14bd3a0ce66182eba16011e1b5ce">DDRCTL_PCFG_W_WR_PORT_URGENT_EN_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a692cc5d62cd90f5df9fb97f26bc4a792">DDRCTL_PCFG_W_WR_PORT_URGENT_EN_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a692cc5d62cd90f5df9fb97f26bc4a792"><div class="ttname"><a href="#a692cc5d62cd90f5df9fb97f26bc4a792">DDRCTL_PCFG_W_WR_PORT_URGENT_EN_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PCFG_W_WR_PORT_URGENT_EN_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3264</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_abf5d14bd3a0ce66182eba16011e1b5ce"><div class="ttname"><a href="#abf5d14bd3a0ce66182eba16011e1b5ce">DDRCTL_PCFG_W_WR_PORT_URGENT_EN_MASK</a></div><div class="ttdeci">#define DDRCTL_PCFG_W_WR_PORT_URGENT_EN_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3263</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="abf5d14bd3a0ce66182eba16011e1b5ce" name="abf5d14bd3a0ce66182eba16011e1b5ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf5d14bd3a0ce66182eba16011e1b5ce">&#9670;&#160;</a></span>DDRCTL_PCFG_W_WR_PORT_URGENT_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_W_WR_PORT_URGENT_EN_MASK&#160;&#160;&#160;(0x2000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a910c5695660463746b5b0c8504dd6359" name="a910c5695660463746b5b0c8504dd6359"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a910c5695660463746b5b0c8504dd6359">&#9670;&#160;</a></span>DDRCTL_PCFG_W_WR_PORT_URGENT_EN_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_W_WR_PORT_URGENT_EN_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a692cc5d62cd90f5df9fb97f26bc4a792">DDRCTL_PCFG_W_WR_PORT_URGENT_EN_SHIFT</a>) &amp; <a class="code hl_define" href="#abf5d14bd3a0ce66182eba16011e1b5ce">DDRCTL_PCFG_W_WR_PORT_URGENT_EN_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a692cc5d62cd90f5df9fb97f26bc4a792" name="a692cc5d62cd90f5df9fb97f26bc4a792"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a692cc5d62cd90f5df9fb97f26bc4a792">&#9670;&#160;</a></span>DDRCTL_PCFG_W_WR_PORT_URGENT_EN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_W_WR_PORT_URGENT_EN_SHIFT&#160;&#160;&#160;(13U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a35ea83bb6524095476d63fdb98647b5c" name="a35ea83bb6524095476d63fdb98647b5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35ea83bb6524095476d63fdb98647b5c">&#9670;&#160;</a></span>DDRCTL_PCFG_WQOS0_WQOS_MAP_LEVEL_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_WQOS0_WQOS_MAP_LEVEL_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#aafa9f9d3cc3a8e2c1463a95c6d09d74c">DDRCTL_PCFG_WQOS0_WQOS_MAP_LEVEL_MASK</a>) &gt;&gt; <a class="code hl_define" href="#aed79efb2c8d3ede59e29a53d5bd96790">DDRCTL_PCFG_WQOS0_WQOS_MAP_LEVEL_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_aafa9f9d3cc3a8e2c1463a95c6d09d74c"><div class="ttname"><a href="#aafa9f9d3cc3a8e2c1463a95c6d09d74c">DDRCTL_PCFG_WQOS0_WQOS_MAP_LEVEL_MASK</a></div><div class="ttdeci">#define DDRCTL_PCFG_WQOS0_WQOS_MAP_LEVEL_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3449</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_aed79efb2c8d3ede59e29a53d5bd96790"><div class="ttname"><a href="#aed79efb2c8d3ede59e29a53d5bd96790">DDRCTL_PCFG_WQOS0_WQOS_MAP_LEVEL_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PCFG_WQOS0_WQOS_MAP_LEVEL_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3450</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="aafa9f9d3cc3a8e2c1463a95c6d09d74c" name="aafa9f9d3cc3a8e2c1463a95c6d09d74c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafa9f9d3cc3a8e2c1463a95c6d09d74c">&#9670;&#160;</a></span>DDRCTL_PCFG_WQOS0_WQOS_MAP_LEVEL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_WQOS0_WQOS_MAP_LEVEL_MASK&#160;&#160;&#160;(0xFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad9c0a21b7a01e2dc00936397b7b81dc8" name="ad9c0a21b7a01e2dc00936397b7b81dc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9c0a21b7a01e2dc00936397b7b81dc8">&#9670;&#160;</a></span>DDRCTL_PCFG_WQOS0_WQOS_MAP_LEVEL_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_WQOS0_WQOS_MAP_LEVEL_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#aed79efb2c8d3ede59e29a53d5bd96790">DDRCTL_PCFG_WQOS0_WQOS_MAP_LEVEL_SHIFT</a>) &amp; <a class="code hl_define" href="#aafa9f9d3cc3a8e2c1463a95c6d09d74c">DDRCTL_PCFG_WQOS0_WQOS_MAP_LEVEL_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="aed79efb2c8d3ede59e29a53d5bd96790" name="aed79efb2c8d3ede59e29a53d5bd96790"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed79efb2c8d3ede59e29a53d5bd96790">&#9670;&#160;</a></span>DDRCTL_PCFG_WQOS0_WQOS_MAP_LEVEL_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_WQOS0_WQOS_MAP_LEVEL_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab330741f92bc9111340404440e40e61b" name="ab330741f92bc9111340404440e40e61b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab330741f92bc9111340404440e40e61b">&#9670;&#160;</a></span>DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION0_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION0_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#ad75be4b10677c141dbc7c2b5808be5f7">DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION0_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a2c84b8bc754345ebdec46eaf626a18b4">DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION0_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a2c84b8bc754345ebdec46eaf626a18b4"><div class="ttname"><a href="#a2c84b8bc754345ebdec46eaf626a18b4">DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION0_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION0_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3438</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ad75be4b10677c141dbc7c2b5808be5f7"><div class="ttname"><a href="#ad75be4b10677c141dbc7c2b5808be5f7">DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION0_MASK</a></div><div class="ttdeci">#define DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION0_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3437</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ad75be4b10677c141dbc7c2b5808be5f7" name="ad75be4b10677c141dbc7c2b5808be5f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad75be4b10677c141dbc7c2b5808be5f7">&#9670;&#160;</a></span>DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION0_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION0_MASK&#160;&#160;&#160;(0x30000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a079346976353434646986b91b53464dc" name="a079346976353434646986b91b53464dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a079346976353434646986b91b53464dc">&#9670;&#160;</a></span>DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION0_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION0_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a2c84b8bc754345ebdec46eaf626a18b4">DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION0_SHIFT</a>) &amp; <a class="code hl_define" href="#ad75be4b10677c141dbc7c2b5808be5f7">DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION0_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a2c84b8bc754345ebdec46eaf626a18b4" name="a2c84b8bc754345ebdec46eaf626a18b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c84b8bc754345ebdec46eaf626a18b4">&#9670;&#160;</a></span>DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION0_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION0_SHIFT&#160;&#160;&#160;(16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a576b9ea31f606ce6a0cca86d1d81b6eb" name="a576b9ea31f606ce6a0cca86d1d81b6eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a576b9ea31f606ce6a0cca86d1d81b6eb">&#9670;&#160;</a></span>DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION1_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION1_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a5f9e6af7cef4bad660d1746f9875ea20">DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION1_MASK</a>) &gt;&gt; <a class="code hl_define" href="#af0ed29a7c128f74951d296eda4a23dea">DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION1_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a5f9e6af7cef4bad660d1746f9875ea20"><div class="ttname"><a href="#a5f9e6af7cef4bad660d1746f9875ea20">DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION1_MASK</a></div><div class="ttdeci">#define DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION1_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3421</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_af0ed29a7c128f74951d296eda4a23dea"><div class="ttname"><a href="#af0ed29a7c128f74951d296eda4a23dea">DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION1_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION1_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3422</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a5f9e6af7cef4bad660d1746f9875ea20" name="a5f9e6af7cef4bad660d1746f9875ea20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f9e6af7cef4bad660d1746f9875ea20">&#9670;&#160;</a></span>DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION1_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION1_MASK&#160;&#160;&#160;(0x300000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c2246a43a8aaf8c349f4c0e14759cd8" name="a6c2246a43a8aaf8c349f4c0e14759cd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c2246a43a8aaf8c349f4c0e14759cd8">&#9670;&#160;</a></span>DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION1_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION1_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#af0ed29a7c128f74951d296eda4a23dea">DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION1_SHIFT</a>) &amp; <a class="code hl_define" href="#a5f9e6af7cef4bad660d1746f9875ea20">DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION1_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="af0ed29a7c128f74951d296eda4a23dea" name="af0ed29a7c128f74951d296eda4a23dea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0ed29a7c128f74951d296eda4a23dea">&#9670;&#160;</a></span>DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION1_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION1_SHIFT&#160;&#160;&#160;(20U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a925ed4f55cd87b7aa3d245b604665426" name="a925ed4f55cd87b7aa3d245b604665426"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a925ed4f55cd87b7aa3d245b604665426">&#9670;&#160;</a></span>DDRCTL_PCFG_WQOS1_WQOS_MAP_TIMEOUT_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_WQOS1_WQOS_MAP_TIMEOUT_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#acfdb2be550bb4633b180fc7c3ca2c0da">DDRCTL_PCFG_WQOS1_WQOS_MAP_TIMEOUT_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a668110cb36ac730691b455a7702979c1">DDRCTL_PCFG_WQOS1_WQOS_MAP_TIMEOUT_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a668110cb36ac730691b455a7702979c1"><div class="ttname"><a href="#a668110cb36ac730691b455a7702979c1">DDRCTL_PCFG_WQOS1_WQOS_MAP_TIMEOUT_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PCFG_WQOS1_WQOS_MAP_TIMEOUT_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3463</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_acfdb2be550bb4633b180fc7c3ca2c0da"><div class="ttname"><a href="#acfdb2be550bb4633b180fc7c3ca2c0da">DDRCTL_PCFG_WQOS1_WQOS_MAP_TIMEOUT_MASK</a></div><div class="ttdeci">#define DDRCTL_PCFG_WQOS1_WQOS_MAP_TIMEOUT_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3462</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="acfdb2be550bb4633b180fc7c3ca2c0da" name="acfdb2be550bb4633b180fc7c3ca2c0da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfdb2be550bb4633b180fc7c3ca2c0da">&#9670;&#160;</a></span>DDRCTL_PCFG_WQOS1_WQOS_MAP_TIMEOUT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_WQOS1_WQOS_MAP_TIMEOUT_MASK&#160;&#160;&#160;(0x7FFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b676b07e2b441941e49afbe28e3f740" name="a2b676b07e2b441941e49afbe28e3f740"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b676b07e2b441941e49afbe28e3f740">&#9670;&#160;</a></span>DDRCTL_PCFG_WQOS1_WQOS_MAP_TIMEOUT_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_WQOS1_WQOS_MAP_TIMEOUT_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a668110cb36ac730691b455a7702979c1">DDRCTL_PCFG_WQOS1_WQOS_MAP_TIMEOUT_SHIFT</a>) &amp; <a class="code hl_define" href="#acfdb2be550bb4633b180fc7c3ca2c0da">DDRCTL_PCFG_WQOS1_WQOS_MAP_TIMEOUT_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a668110cb36ac730691b455a7702979c1" name="a668110cb36ac730691b455a7702979c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a668110cb36ac730691b455a7702979c1">&#9670;&#160;</a></span>DDRCTL_PCFG_WQOS1_WQOS_MAP_TIMEOUT_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PCFG_WQOS1_WQOS_MAP_TIMEOUT_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad661a5cbb068f8a819665e1f71511dbd" name="ad661a5cbb068f8a819665e1f71511dbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad661a5cbb068f8a819665e1f71511dbd">&#9670;&#160;</a></span>DDRCTL_PERFHPR1_HPR_MAX_STARVE_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PERFHPR1_HPR_MAX_STARVE_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a6882ab5ed67957fa293621c7e4ae4dc4">DDRCTL_PERFHPR1_HPR_MAX_STARVE_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a971993234d9955d54d86b5245a4fac96">DDRCTL_PERFHPR1_HPR_MAX_STARVE_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a6882ab5ed67957fa293621c7e4ae4dc4"><div class="ttname"><a href="#a6882ab5ed67957fa293621c7e4ae4dc4">DDRCTL_PERFHPR1_HPR_MAX_STARVE_MASK</a></div><div class="ttdeci">#define DDRCTL_PERFHPR1_HPR_MAX_STARVE_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2432</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a971993234d9955d54d86b5245a4fac96"><div class="ttname"><a href="#a971993234d9955d54d86b5245a4fac96">DDRCTL_PERFHPR1_HPR_MAX_STARVE_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PERFHPR1_HPR_MAX_STARVE_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2433</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a6882ab5ed67957fa293621c7e4ae4dc4" name="a6882ab5ed67957fa293621c7e4ae4dc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6882ab5ed67957fa293621c7e4ae4dc4">&#9670;&#160;</a></span>DDRCTL_PERFHPR1_HPR_MAX_STARVE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PERFHPR1_HPR_MAX_STARVE_MASK&#160;&#160;&#160;(0xFFFFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a737d83251ed8f2677c3d16a92a5d7107" name="a737d83251ed8f2677c3d16a92a5d7107"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a737d83251ed8f2677c3d16a92a5d7107">&#9670;&#160;</a></span>DDRCTL_PERFHPR1_HPR_MAX_STARVE_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PERFHPR1_HPR_MAX_STARVE_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a971993234d9955d54d86b5245a4fac96">DDRCTL_PERFHPR1_HPR_MAX_STARVE_SHIFT</a>) &amp; <a class="code hl_define" href="#a6882ab5ed67957fa293621c7e4ae4dc4">DDRCTL_PERFHPR1_HPR_MAX_STARVE_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a971993234d9955d54d86b5245a4fac96" name="a971993234d9955d54d86b5245a4fac96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a971993234d9955d54d86b5245a4fac96">&#9670;&#160;</a></span>DDRCTL_PERFHPR1_HPR_MAX_STARVE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PERFHPR1_HPR_MAX_STARVE_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4989fa9404d1bc3f3f0017fb64f1dfb2" name="a4989fa9404d1bc3f3f0017fb64f1dfb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4989fa9404d1bc3f3f0017fb64f1dfb2">&#9670;&#160;</a></span>DDRCTL_PERFHPR1_HPR_XACT_RUN_LENGTH_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PERFHPR1_HPR_XACT_RUN_LENGTH_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#ab4dd2cc431335905506f7eed726e8b64">DDRCTL_PERFHPR1_HPR_XACT_RUN_LENGTH_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a4c240ff072e6167b5f247c0679f39f8e">DDRCTL_PERFHPR1_HPR_XACT_RUN_LENGTH_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a4c240ff072e6167b5f247c0679f39f8e"><div class="ttname"><a href="#a4c240ff072e6167b5f247c0679f39f8e">DDRCTL_PERFHPR1_HPR_XACT_RUN_LENGTH_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PERFHPR1_HPR_XACT_RUN_LENGTH_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2419</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ab4dd2cc431335905506f7eed726e8b64"><div class="ttname"><a href="#ab4dd2cc431335905506f7eed726e8b64">DDRCTL_PERFHPR1_HPR_XACT_RUN_LENGTH_MASK</a></div><div class="ttdeci">#define DDRCTL_PERFHPR1_HPR_XACT_RUN_LENGTH_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2418</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ab4dd2cc431335905506f7eed726e8b64" name="ab4dd2cc431335905506f7eed726e8b64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4dd2cc431335905506f7eed726e8b64">&#9670;&#160;</a></span>DDRCTL_PERFHPR1_HPR_XACT_RUN_LENGTH_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PERFHPR1_HPR_XACT_RUN_LENGTH_MASK&#160;&#160;&#160;(0xFF000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af52d7b063494b716a310aff8b88837e5" name="af52d7b063494b716a310aff8b88837e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af52d7b063494b716a310aff8b88837e5">&#9670;&#160;</a></span>DDRCTL_PERFHPR1_HPR_XACT_RUN_LENGTH_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PERFHPR1_HPR_XACT_RUN_LENGTH_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a4c240ff072e6167b5f247c0679f39f8e">DDRCTL_PERFHPR1_HPR_XACT_RUN_LENGTH_SHIFT</a>) &amp; <a class="code hl_define" href="#ab4dd2cc431335905506f7eed726e8b64">DDRCTL_PERFHPR1_HPR_XACT_RUN_LENGTH_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a4c240ff072e6167b5f247c0679f39f8e" name="a4c240ff072e6167b5f247c0679f39f8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c240ff072e6167b5f247c0679f39f8e">&#9670;&#160;</a></span>DDRCTL_PERFHPR1_HPR_XACT_RUN_LENGTH_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PERFHPR1_HPR_XACT_RUN_LENGTH_SHIFT&#160;&#160;&#160;(24U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba87421f015b35efb097c7ab140aa068" name="aba87421f015b35efb097c7ab140aa068"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba87421f015b35efb097c7ab140aa068">&#9670;&#160;</a></span>DDRCTL_PERFLPR1_LPR_MAX_STARVE_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PERFLPR1_LPR_MAX_STARVE_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#ad87a7768814cb8a140b9e09ccacba5d9">DDRCTL_PERFLPR1_LPR_MAX_STARVE_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a1617e31bece3114fa5465a18409fd5ea">DDRCTL_PERFLPR1_LPR_MAX_STARVE_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a1617e31bece3114fa5465a18409fd5ea"><div class="ttname"><a href="#a1617e31bece3114fa5465a18409fd5ea">DDRCTL_PERFLPR1_LPR_MAX_STARVE_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PERFLPR1_LPR_MAX_STARVE_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2463</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ad87a7768814cb8a140b9e09ccacba5d9"><div class="ttname"><a href="#ad87a7768814cb8a140b9e09ccacba5d9">DDRCTL_PERFLPR1_LPR_MAX_STARVE_MASK</a></div><div class="ttdeci">#define DDRCTL_PERFLPR1_LPR_MAX_STARVE_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2462</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ad87a7768814cb8a140b9e09ccacba5d9" name="ad87a7768814cb8a140b9e09ccacba5d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad87a7768814cb8a140b9e09ccacba5d9">&#9670;&#160;</a></span>DDRCTL_PERFLPR1_LPR_MAX_STARVE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PERFLPR1_LPR_MAX_STARVE_MASK&#160;&#160;&#160;(0xFFFFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb63614eadae34fbd68af2d513c2ed93" name="afb63614eadae34fbd68af2d513c2ed93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb63614eadae34fbd68af2d513c2ed93">&#9670;&#160;</a></span>DDRCTL_PERFLPR1_LPR_MAX_STARVE_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PERFLPR1_LPR_MAX_STARVE_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a1617e31bece3114fa5465a18409fd5ea">DDRCTL_PERFLPR1_LPR_MAX_STARVE_SHIFT</a>) &amp; <a class="code hl_define" href="#ad87a7768814cb8a140b9e09ccacba5d9">DDRCTL_PERFLPR1_LPR_MAX_STARVE_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a1617e31bece3114fa5465a18409fd5ea" name="a1617e31bece3114fa5465a18409fd5ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1617e31bece3114fa5465a18409fd5ea">&#9670;&#160;</a></span>DDRCTL_PERFLPR1_LPR_MAX_STARVE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PERFLPR1_LPR_MAX_STARVE_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6514f680910d280d401906bf7e373f74" name="a6514f680910d280d401906bf7e373f74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6514f680910d280d401906bf7e373f74">&#9670;&#160;</a></span>DDRCTL_PERFLPR1_LPR_XACT_RUN_LENGTH_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PERFLPR1_LPR_XACT_RUN_LENGTH_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a310830180267e9e109658254e17e58ba">DDRCTL_PERFLPR1_LPR_XACT_RUN_LENGTH_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a0d76079563918a9ebeaa742febd9d0c1">DDRCTL_PERFLPR1_LPR_XACT_RUN_LENGTH_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a0d76079563918a9ebeaa742febd9d0c1"><div class="ttname"><a href="#a0d76079563918a9ebeaa742febd9d0c1">DDRCTL_PERFLPR1_LPR_XACT_RUN_LENGTH_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PERFLPR1_LPR_XACT_RUN_LENGTH_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2449</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a310830180267e9e109658254e17e58ba"><div class="ttname"><a href="#a310830180267e9e109658254e17e58ba">DDRCTL_PERFLPR1_LPR_XACT_RUN_LENGTH_MASK</a></div><div class="ttdeci">#define DDRCTL_PERFLPR1_LPR_XACT_RUN_LENGTH_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2448</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a310830180267e9e109658254e17e58ba" name="a310830180267e9e109658254e17e58ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a310830180267e9e109658254e17e58ba">&#9670;&#160;</a></span>DDRCTL_PERFLPR1_LPR_XACT_RUN_LENGTH_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PERFLPR1_LPR_XACT_RUN_LENGTH_MASK&#160;&#160;&#160;(0xFF000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac52ea0776857ec267bdfa33adf4f2554" name="ac52ea0776857ec267bdfa33adf4f2554"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac52ea0776857ec267bdfa33adf4f2554">&#9670;&#160;</a></span>DDRCTL_PERFLPR1_LPR_XACT_RUN_LENGTH_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PERFLPR1_LPR_XACT_RUN_LENGTH_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a0d76079563918a9ebeaa742febd9d0c1">DDRCTL_PERFLPR1_LPR_XACT_RUN_LENGTH_SHIFT</a>) &amp; <a class="code hl_define" href="#a310830180267e9e109658254e17e58ba">DDRCTL_PERFLPR1_LPR_XACT_RUN_LENGTH_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a0d76079563918a9ebeaa742febd9d0c1" name="a0d76079563918a9ebeaa742febd9d0c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d76079563918a9ebeaa742febd9d0c1">&#9670;&#160;</a></span>DDRCTL_PERFLPR1_LPR_XACT_RUN_LENGTH_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PERFLPR1_LPR_XACT_RUN_LENGTH_SHIFT&#160;&#160;&#160;(24U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97cdd119fb0e4b0d067d0d0e20d6f949" name="a97cdd119fb0e4b0d067d0d0e20d6f949"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97cdd119fb0e4b0d067d0d0e20d6f949">&#9670;&#160;</a></span>DDRCTL_PERFVPR1_VPR_TIMEOUT_RANGE_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PERFVPR1_VPR_TIMEOUT_RANGE_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a470d8492dbc0573670a228dd97d9baf9">DDRCTL_PERFVPR1_VPR_TIMEOUT_RANGE_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a1a58fdbbf7e1a42a9fd1072101b40c3b">DDRCTL_PERFVPR1_VPR_TIMEOUT_RANGE_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a1a58fdbbf7e1a42a9fd1072101b40c3b"><div class="ttname"><a href="#a1a58fdbbf7e1a42a9fd1072101b40c3b">DDRCTL_PERFVPR1_VPR_TIMEOUT_RANGE_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PERFVPR1_VPR_TIMEOUT_RANGE_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2511</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a470d8492dbc0573670a228dd97d9baf9"><div class="ttname"><a href="#a470d8492dbc0573670a228dd97d9baf9">DDRCTL_PERFVPR1_VPR_TIMEOUT_RANGE_MASK</a></div><div class="ttdeci">#define DDRCTL_PERFVPR1_VPR_TIMEOUT_RANGE_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2510</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a470d8492dbc0573670a228dd97d9baf9" name="a470d8492dbc0573670a228dd97d9baf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a470d8492dbc0573670a228dd97d9baf9">&#9670;&#160;</a></span>DDRCTL_PERFVPR1_VPR_TIMEOUT_RANGE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PERFVPR1_VPR_TIMEOUT_RANGE_MASK&#160;&#160;&#160;(0x7FFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b4a0dc4de62ca230087670d688e9c67" name="a5b4a0dc4de62ca230087670d688e9c67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b4a0dc4de62ca230087670d688e9c67">&#9670;&#160;</a></span>DDRCTL_PERFVPR1_VPR_TIMEOUT_RANGE_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PERFVPR1_VPR_TIMEOUT_RANGE_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a1a58fdbbf7e1a42a9fd1072101b40c3b">DDRCTL_PERFVPR1_VPR_TIMEOUT_RANGE_SHIFT</a>) &amp; <a class="code hl_define" href="#a470d8492dbc0573670a228dd97d9baf9">DDRCTL_PERFVPR1_VPR_TIMEOUT_RANGE_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a1a58fdbbf7e1a42a9fd1072101b40c3b" name="a1a58fdbbf7e1a42a9fd1072101b40c3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a58fdbbf7e1a42a9fd1072101b40c3b">&#9670;&#160;</a></span>DDRCTL_PERFVPR1_VPR_TIMEOUT_RANGE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PERFVPR1_VPR_TIMEOUT_RANGE_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a64a178fa46d2bcd306d5103579d5d8e0" name="a64a178fa46d2bcd306d5103579d5d8e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64a178fa46d2bcd306d5103579d5d8e0">&#9670;&#160;</a></span>DDRCTL_PERFVPW1_VPW_TIMEOUT_RANGE_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PERFVPW1_VPW_TIMEOUT_RANGE_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#ac6ae4ce47be0d93b24e7a1a7f9c69e75">DDRCTL_PERFVPW1_VPW_TIMEOUT_RANGE_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a4d4e83ee25a1a7b9d208287dcb68c60b">DDRCTL_PERFVPW1_VPW_TIMEOUT_RANGE_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a4d4e83ee25a1a7b9d208287dcb68c60b"><div class="ttname"><a href="#a4d4e83ee25a1a7b9d208287dcb68c60b">DDRCTL_PERFVPW1_VPW_TIMEOUT_RANGE_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PERFVPW1_VPW_TIMEOUT_RANGE_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2529</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ac6ae4ce47be0d93b24e7a1a7f9c69e75"><div class="ttname"><a href="#ac6ae4ce47be0d93b24e7a1a7f9c69e75">DDRCTL_PERFVPW1_VPW_TIMEOUT_RANGE_MASK</a></div><div class="ttdeci">#define DDRCTL_PERFVPW1_VPW_TIMEOUT_RANGE_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2528</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ac6ae4ce47be0d93b24e7a1a7f9c69e75" name="ac6ae4ce47be0d93b24e7a1a7f9c69e75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6ae4ce47be0d93b24e7a1a7f9c69e75">&#9670;&#160;</a></span>DDRCTL_PERFVPW1_VPW_TIMEOUT_RANGE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PERFVPW1_VPW_TIMEOUT_RANGE_MASK&#160;&#160;&#160;(0x7FFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a60928852bd0cbb47b285911697d3f613" name="a60928852bd0cbb47b285911697d3f613"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60928852bd0cbb47b285911697d3f613">&#9670;&#160;</a></span>DDRCTL_PERFVPW1_VPW_TIMEOUT_RANGE_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PERFVPW1_VPW_TIMEOUT_RANGE_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a4d4e83ee25a1a7b9d208287dcb68c60b">DDRCTL_PERFVPW1_VPW_TIMEOUT_RANGE_SHIFT</a>) &amp; <a class="code hl_define" href="#ac6ae4ce47be0d93b24e7a1a7f9c69e75">DDRCTL_PERFVPW1_VPW_TIMEOUT_RANGE_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a4d4e83ee25a1a7b9d208287dcb68c60b" name="a4d4e83ee25a1a7b9d208287dcb68c60b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d4e83ee25a1a7b9d208287dcb68c60b">&#9670;&#160;</a></span>DDRCTL_PERFVPW1_VPW_TIMEOUT_RANGE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PERFVPW1_VPW_TIMEOUT_RANGE_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a72df38a4b9e4d49e2f70eba87c7373ea" name="a72df38a4b9e4d49e2f70eba87c7373ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72df38a4b9e4d49e2f70eba87c7373ea">&#9670;&#160;</a></span>DDRCTL_PERFWR1_W_MAX_STARVE_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PERFWR1_W_MAX_STARVE_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#ac8850f4fed3b71774d549fab63adf5a4">DDRCTL_PERFWR1_W_MAX_STARVE_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a7c3f3d87fb88ee4d6d51b22a4bd742eb">DDRCTL_PERFWR1_W_MAX_STARVE_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a7c3f3d87fb88ee4d6d51b22a4bd742eb"><div class="ttname"><a href="#a7c3f3d87fb88ee4d6d51b22a4bd742eb">DDRCTL_PERFWR1_W_MAX_STARVE_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PERFWR1_W_MAX_STARVE_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2493</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ac8850f4fed3b71774d549fab63adf5a4"><div class="ttname"><a href="#ac8850f4fed3b71774d549fab63adf5a4">DDRCTL_PERFWR1_W_MAX_STARVE_MASK</a></div><div class="ttdeci">#define DDRCTL_PERFWR1_W_MAX_STARVE_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2492</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ac8850f4fed3b71774d549fab63adf5a4" name="ac8850f4fed3b71774d549fab63adf5a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8850f4fed3b71774d549fab63adf5a4">&#9670;&#160;</a></span>DDRCTL_PERFWR1_W_MAX_STARVE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PERFWR1_W_MAX_STARVE_MASK&#160;&#160;&#160;(0xFFFFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7be310b803fe5387cf75768b12876182" name="a7be310b803fe5387cf75768b12876182"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7be310b803fe5387cf75768b12876182">&#9670;&#160;</a></span>DDRCTL_PERFWR1_W_MAX_STARVE_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PERFWR1_W_MAX_STARVE_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a7c3f3d87fb88ee4d6d51b22a4bd742eb">DDRCTL_PERFWR1_W_MAX_STARVE_SHIFT</a>) &amp; <a class="code hl_define" href="#ac8850f4fed3b71774d549fab63adf5a4">DDRCTL_PERFWR1_W_MAX_STARVE_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a7c3f3d87fb88ee4d6d51b22a4bd742eb" name="a7c3f3d87fb88ee4d6d51b22a4bd742eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c3f3d87fb88ee4d6d51b22a4bd742eb">&#9670;&#160;</a></span>DDRCTL_PERFWR1_W_MAX_STARVE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PERFWR1_W_MAX_STARVE_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a163474bfe1d912bd08c3c6cb72e6f697" name="a163474bfe1d912bd08c3c6cb72e6f697"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a163474bfe1d912bd08c3c6cb72e6f697">&#9670;&#160;</a></span>DDRCTL_PERFWR1_W_XACT_RUN_LENGTH_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PERFWR1_W_XACT_RUN_LENGTH_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a9858f9f8c98bc72b6b3353d4971a450e">DDRCTL_PERFWR1_W_XACT_RUN_LENGTH_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a7205b10a28110c3eb562186c4ae82758">DDRCTL_PERFWR1_W_XACT_RUN_LENGTH_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a7205b10a28110c3eb562186c4ae82758"><div class="ttname"><a href="#a7205b10a28110c3eb562186c4ae82758">DDRCTL_PERFWR1_W_XACT_RUN_LENGTH_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PERFWR1_W_XACT_RUN_LENGTH_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2479</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a9858f9f8c98bc72b6b3353d4971a450e"><div class="ttname"><a href="#a9858f9f8c98bc72b6b3353d4971a450e">DDRCTL_PERFWR1_W_XACT_RUN_LENGTH_MASK</a></div><div class="ttdeci">#define DDRCTL_PERFWR1_W_XACT_RUN_LENGTH_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2478</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a9858f9f8c98bc72b6b3353d4971a450e" name="a9858f9f8c98bc72b6b3353d4971a450e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9858f9f8c98bc72b6b3353d4971a450e">&#9670;&#160;</a></span>DDRCTL_PERFWR1_W_XACT_RUN_LENGTH_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PERFWR1_W_XACT_RUN_LENGTH_MASK&#160;&#160;&#160;(0xFF000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a78a4cde8c984ac1bd95e617e27d2abaa" name="a78a4cde8c984ac1bd95e617e27d2abaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78a4cde8c984ac1bd95e617e27d2abaa">&#9670;&#160;</a></span>DDRCTL_PERFWR1_W_XACT_RUN_LENGTH_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PERFWR1_W_XACT_RUN_LENGTH_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a7205b10a28110c3eb562186c4ae82758">DDRCTL_PERFWR1_W_XACT_RUN_LENGTH_SHIFT</a>) &amp; <a class="code hl_define" href="#a9858f9f8c98bc72b6b3353d4971a450e">DDRCTL_PERFWR1_W_XACT_RUN_LENGTH_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a7205b10a28110c3eb562186c4ae82758" name="a7205b10a28110c3eb562186c4ae82758"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7205b10a28110c3eb562186c4ae82758">&#9670;&#160;</a></span>DDRCTL_PERFWR1_W_XACT_RUN_LENGTH_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PERFWR1_W_XACT_RUN_LENGTH_SHIFT&#160;&#160;&#160;(24U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a09c1292309d2791e5161831dc544fe66" name="a09c1292309d2791e5161831dc544fe66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09c1292309d2791e5161831dc544fe66">&#9670;&#160;</a></span>DDRCTL_PSTAT_RD_PORT_BUSY_0_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_RD_PORT_BUSY_0_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#aa24c7b9f2a51dfc6c0ec1a19e995f707">DDRCTL_PSTAT_RD_PORT_BUSY_0_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a2ad52267ded31484f61fffc38009fb92">DDRCTL_PSTAT_RD_PORT_BUSY_0_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a2ad52267ded31484f61fffc38009fb92"><div class="ttname"><a href="#a2ad52267ded31484f61fffc38009fb92">DDRCTL_PSTAT_RD_PORT_BUSY_0_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PSTAT_RD_PORT_BUSY_0_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3164</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_aa24c7b9f2a51dfc6c0ec1a19e995f707"><div class="ttname"><a href="#aa24c7b9f2a51dfc6c0ec1a19e995f707">DDRCTL_PSTAT_RD_PORT_BUSY_0_MASK</a></div><div class="ttdeci">#define DDRCTL_PSTAT_RD_PORT_BUSY_0_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3163</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="aa24c7b9f2a51dfc6c0ec1a19e995f707" name="aa24c7b9f2a51dfc6c0ec1a19e995f707"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa24c7b9f2a51dfc6c0ec1a19e995f707">&#9670;&#160;</a></span>DDRCTL_PSTAT_RD_PORT_BUSY_0_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_RD_PORT_BUSY_0_MASK&#160;&#160;&#160;(0x1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2ad52267ded31484f61fffc38009fb92" name="a2ad52267ded31484f61fffc38009fb92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ad52267ded31484f61fffc38009fb92">&#9670;&#160;</a></span>DDRCTL_PSTAT_RD_PORT_BUSY_0_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_RD_PORT_BUSY_0_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aec41f1ee7c43d09eaed085d3a3d1ee58" name="aec41f1ee7c43d09eaed085d3a3d1ee58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec41f1ee7c43d09eaed085d3a3d1ee58">&#9670;&#160;</a></span>DDRCTL_PSTAT_RD_PORT_BUSY_10_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_RD_PORT_BUSY_10_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#ab239a31df0f58dbdc80572ad55949bb7">DDRCTL_PSTAT_RD_PORT_BUSY_10_MASK</a>) &gt;&gt; <a class="code hl_define" href="#ae92162d9c41de0938a6fc6907e88a620">DDRCTL_PSTAT_RD_PORT_BUSY_10_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ab239a31df0f58dbdc80572ad55949bb7"><div class="ttname"><a href="#ab239a31df0f58dbdc80572ad55949bb7">DDRCTL_PSTAT_RD_PORT_BUSY_10_MASK</a></div><div class="ttdeci">#define DDRCTL_PSTAT_RD_PORT_BUSY_10_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3053</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ae92162d9c41de0938a6fc6907e88a620"><div class="ttname"><a href="#ae92162d9c41de0938a6fc6907e88a620">DDRCTL_PSTAT_RD_PORT_BUSY_10_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PSTAT_RD_PORT_BUSY_10_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3054</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ab239a31df0f58dbdc80572ad55949bb7" name="ab239a31df0f58dbdc80572ad55949bb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab239a31df0f58dbdc80572ad55949bb7">&#9670;&#160;</a></span>DDRCTL_PSTAT_RD_PORT_BUSY_10_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_RD_PORT_BUSY_10_MASK&#160;&#160;&#160;(0x400U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae92162d9c41de0938a6fc6907e88a620" name="ae92162d9c41de0938a6fc6907e88a620"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae92162d9c41de0938a6fc6907e88a620">&#9670;&#160;</a></span>DDRCTL_PSTAT_RD_PORT_BUSY_10_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_RD_PORT_BUSY_10_SHIFT&#160;&#160;&#160;(10U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a312c2752fd2b4e33beff7486dd990614" name="a312c2752fd2b4e33beff7486dd990614"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a312c2752fd2b4e33beff7486dd990614">&#9670;&#160;</a></span>DDRCTL_PSTAT_RD_PORT_BUSY_11_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_RD_PORT_BUSY_11_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a8e26c8ab4a44249274759e7d923b42e6">DDRCTL_PSTAT_RD_PORT_BUSY_11_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a74709cc1b5ccd00e23a752c2d527a7ce">DDRCTL_PSTAT_RD_PORT_BUSY_11_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a74709cc1b5ccd00e23a752c2d527a7ce"><div class="ttname"><a href="#a74709cc1b5ccd00e23a752c2d527a7ce">DDRCTL_PSTAT_RD_PORT_BUSY_11_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PSTAT_RD_PORT_BUSY_11_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3043</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a8e26c8ab4a44249274759e7d923b42e6"><div class="ttname"><a href="#a8e26c8ab4a44249274759e7d923b42e6">DDRCTL_PSTAT_RD_PORT_BUSY_11_MASK</a></div><div class="ttdeci">#define DDRCTL_PSTAT_RD_PORT_BUSY_11_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3042</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a8e26c8ab4a44249274759e7d923b42e6" name="a8e26c8ab4a44249274759e7d923b42e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e26c8ab4a44249274759e7d923b42e6">&#9670;&#160;</a></span>DDRCTL_PSTAT_RD_PORT_BUSY_11_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_RD_PORT_BUSY_11_MASK&#160;&#160;&#160;(0x800U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a74709cc1b5ccd00e23a752c2d527a7ce" name="a74709cc1b5ccd00e23a752c2d527a7ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74709cc1b5ccd00e23a752c2d527a7ce">&#9670;&#160;</a></span>DDRCTL_PSTAT_RD_PORT_BUSY_11_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_RD_PORT_BUSY_11_SHIFT&#160;&#160;&#160;(11U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad649e283f6b9e89dfa31c222582d1584" name="ad649e283f6b9e89dfa31c222582d1584"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad649e283f6b9e89dfa31c222582d1584">&#9670;&#160;</a></span>DDRCTL_PSTAT_RD_PORT_BUSY_12_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_RD_PORT_BUSY_12_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#ae7ee42726a7fa4b5ffddd261ce992ec3">DDRCTL_PSTAT_RD_PORT_BUSY_12_MASK</a>) &gt;&gt; <a class="code hl_define" href="#acd25fb2fa9d9cd31e07476c4b59cdc18">DDRCTL_PSTAT_RD_PORT_BUSY_12_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_acd25fb2fa9d9cd31e07476c4b59cdc18"><div class="ttname"><a href="#acd25fb2fa9d9cd31e07476c4b59cdc18">DDRCTL_PSTAT_RD_PORT_BUSY_12_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PSTAT_RD_PORT_BUSY_12_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3032</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ae7ee42726a7fa4b5ffddd261ce992ec3"><div class="ttname"><a href="#ae7ee42726a7fa4b5ffddd261ce992ec3">DDRCTL_PSTAT_RD_PORT_BUSY_12_MASK</a></div><div class="ttdeci">#define DDRCTL_PSTAT_RD_PORT_BUSY_12_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3031</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ae7ee42726a7fa4b5ffddd261ce992ec3" name="ae7ee42726a7fa4b5ffddd261ce992ec3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7ee42726a7fa4b5ffddd261ce992ec3">&#9670;&#160;</a></span>DDRCTL_PSTAT_RD_PORT_BUSY_12_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_RD_PORT_BUSY_12_MASK&#160;&#160;&#160;(0x1000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acd25fb2fa9d9cd31e07476c4b59cdc18" name="acd25fb2fa9d9cd31e07476c4b59cdc18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd25fb2fa9d9cd31e07476c4b59cdc18">&#9670;&#160;</a></span>DDRCTL_PSTAT_RD_PORT_BUSY_12_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_RD_PORT_BUSY_12_SHIFT&#160;&#160;&#160;(12U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aab8f21a1b46aeae5b066e9eb0fce359e" name="aab8f21a1b46aeae5b066e9eb0fce359e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab8f21a1b46aeae5b066e9eb0fce359e">&#9670;&#160;</a></span>DDRCTL_PSTAT_RD_PORT_BUSY_13_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_RD_PORT_BUSY_13_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a142902f1f9fb936030543968c03759fa">DDRCTL_PSTAT_RD_PORT_BUSY_13_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a333dd3b7d311b1ff248de3771fe27217">DDRCTL_PSTAT_RD_PORT_BUSY_13_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a142902f1f9fb936030543968c03759fa"><div class="ttname"><a href="#a142902f1f9fb936030543968c03759fa">DDRCTL_PSTAT_RD_PORT_BUSY_13_MASK</a></div><div class="ttdeci">#define DDRCTL_PSTAT_RD_PORT_BUSY_13_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3020</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a333dd3b7d311b1ff248de3771fe27217"><div class="ttname"><a href="#a333dd3b7d311b1ff248de3771fe27217">DDRCTL_PSTAT_RD_PORT_BUSY_13_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PSTAT_RD_PORT_BUSY_13_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3021</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a142902f1f9fb936030543968c03759fa" name="a142902f1f9fb936030543968c03759fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a142902f1f9fb936030543968c03759fa">&#9670;&#160;</a></span>DDRCTL_PSTAT_RD_PORT_BUSY_13_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_RD_PORT_BUSY_13_MASK&#160;&#160;&#160;(0x2000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a333dd3b7d311b1ff248de3771fe27217" name="a333dd3b7d311b1ff248de3771fe27217"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a333dd3b7d311b1ff248de3771fe27217">&#9670;&#160;</a></span>DDRCTL_PSTAT_RD_PORT_BUSY_13_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_RD_PORT_BUSY_13_SHIFT&#160;&#160;&#160;(13U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3fea2aa497b47dc552e1dad58f32c4a8" name="a3fea2aa497b47dc552e1dad58f32c4a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fea2aa497b47dc552e1dad58f32c4a8">&#9670;&#160;</a></span>DDRCTL_PSTAT_RD_PORT_BUSY_14_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_RD_PORT_BUSY_14_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a7b189e55a2d4b33c37342c8c53413987">DDRCTL_PSTAT_RD_PORT_BUSY_14_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a9ffe7cd09b0c2388df4528118b09e90f">DDRCTL_PSTAT_RD_PORT_BUSY_14_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a7b189e55a2d4b33c37342c8c53413987"><div class="ttname"><a href="#a7b189e55a2d4b33c37342c8c53413987">DDRCTL_PSTAT_RD_PORT_BUSY_14_MASK</a></div><div class="ttdeci">#define DDRCTL_PSTAT_RD_PORT_BUSY_14_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3009</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a9ffe7cd09b0c2388df4528118b09e90f"><div class="ttname"><a href="#a9ffe7cd09b0c2388df4528118b09e90f">DDRCTL_PSTAT_RD_PORT_BUSY_14_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PSTAT_RD_PORT_BUSY_14_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3010</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a7b189e55a2d4b33c37342c8c53413987" name="a7b189e55a2d4b33c37342c8c53413987"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b189e55a2d4b33c37342c8c53413987">&#9670;&#160;</a></span>DDRCTL_PSTAT_RD_PORT_BUSY_14_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_RD_PORT_BUSY_14_MASK&#160;&#160;&#160;(0x4000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ffe7cd09b0c2388df4528118b09e90f" name="a9ffe7cd09b0c2388df4528118b09e90f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ffe7cd09b0c2388df4528118b09e90f">&#9670;&#160;</a></span>DDRCTL_PSTAT_RD_PORT_BUSY_14_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_RD_PORT_BUSY_14_SHIFT&#160;&#160;&#160;(14U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7bfd60741ec97aa9d3fea3108221808a" name="a7bfd60741ec97aa9d3fea3108221808a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bfd60741ec97aa9d3fea3108221808a">&#9670;&#160;</a></span>DDRCTL_PSTAT_RD_PORT_BUSY_15_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_RD_PORT_BUSY_15_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a87a89e72fc34db3af996a2559cb8dac4">DDRCTL_PSTAT_RD_PORT_BUSY_15_MASK</a>) &gt;&gt; <a class="code hl_define" href="#ae1f7e21e0c6dc8e0566f4fa75e5f5023">DDRCTL_PSTAT_RD_PORT_BUSY_15_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a87a89e72fc34db3af996a2559cb8dac4"><div class="ttname"><a href="#a87a89e72fc34db3af996a2559cb8dac4">DDRCTL_PSTAT_RD_PORT_BUSY_15_MASK</a></div><div class="ttdeci">#define DDRCTL_PSTAT_RD_PORT_BUSY_15_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2998</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ae1f7e21e0c6dc8e0566f4fa75e5f5023"><div class="ttname"><a href="#ae1f7e21e0c6dc8e0566f4fa75e5f5023">DDRCTL_PSTAT_RD_PORT_BUSY_15_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PSTAT_RD_PORT_BUSY_15_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2999</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a87a89e72fc34db3af996a2559cb8dac4" name="a87a89e72fc34db3af996a2559cb8dac4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87a89e72fc34db3af996a2559cb8dac4">&#9670;&#160;</a></span>DDRCTL_PSTAT_RD_PORT_BUSY_15_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_RD_PORT_BUSY_15_MASK&#160;&#160;&#160;(0x8000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae1f7e21e0c6dc8e0566f4fa75e5f5023" name="ae1f7e21e0c6dc8e0566f4fa75e5f5023"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1f7e21e0c6dc8e0566f4fa75e5f5023">&#9670;&#160;</a></span>DDRCTL_PSTAT_RD_PORT_BUSY_15_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_RD_PORT_BUSY_15_SHIFT&#160;&#160;&#160;(15U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a23f2b96959047d7daa81d0f228e42d34" name="a23f2b96959047d7daa81d0f228e42d34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23f2b96959047d7daa81d0f228e42d34">&#9670;&#160;</a></span>DDRCTL_PSTAT_RD_PORT_BUSY_1_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_RD_PORT_BUSY_1_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#acac256abfc44f28ccc34785602ecc0a2">DDRCTL_PSTAT_RD_PORT_BUSY_1_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a24217231e77859cf2c7c0db0fb61cdd4">DDRCTL_PSTAT_RD_PORT_BUSY_1_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a24217231e77859cf2c7c0db0fb61cdd4"><div class="ttname"><a href="#a24217231e77859cf2c7c0db0fb61cdd4">DDRCTL_PSTAT_RD_PORT_BUSY_1_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PSTAT_RD_PORT_BUSY_1_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3153</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_acac256abfc44f28ccc34785602ecc0a2"><div class="ttname"><a href="#acac256abfc44f28ccc34785602ecc0a2">DDRCTL_PSTAT_RD_PORT_BUSY_1_MASK</a></div><div class="ttdeci">#define DDRCTL_PSTAT_RD_PORT_BUSY_1_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3152</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="acac256abfc44f28ccc34785602ecc0a2" name="acac256abfc44f28ccc34785602ecc0a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acac256abfc44f28ccc34785602ecc0a2">&#9670;&#160;</a></span>DDRCTL_PSTAT_RD_PORT_BUSY_1_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_RD_PORT_BUSY_1_MASK&#160;&#160;&#160;(0x2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a24217231e77859cf2c7c0db0fb61cdd4" name="a24217231e77859cf2c7c0db0fb61cdd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24217231e77859cf2c7c0db0fb61cdd4">&#9670;&#160;</a></span>DDRCTL_PSTAT_RD_PORT_BUSY_1_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_RD_PORT_BUSY_1_SHIFT&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aafe4e0c79e63ec8bc2b693cc0e0b3585" name="aafe4e0c79e63ec8bc2b693cc0e0b3585"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafe4e0c79e63ec8bc2b693cc0e0b3585">&#9670;&#160;</a></span>DDRCTL_PSTAT_RD_PORT_BUSY_2_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_RD_PORT_BUSY_2_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#ab0a5ad49ba16540777908dd420f924e2">DDRCTL_PSTAT_RD_PORT_BUSY_2_MASK</a>) &gt;&gt; <a class="code hl_define" href="#ab14603f869ee6fbc53499284ba106d5f">DDRCTL_PSTAT_RD_PORT_BUSY_2_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ab0a5ad49ba16540777908dd420f924e2"><div class="ttname"><a href="#ab0a5ad49ba16540777908dd420f924e2">DDRCTL_PSTAT_RD_PORT_BUSY_2_MASK</a></div><div class="ttdeci">#define DDRCTL_PSTAT_RD_PORT_BUSY_2_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3141</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ab14603f869ee6fbc53499284ba106d5f"><div class="ttname"><a href="#ab14603f869ee6fbc53499284ba106d5f">DDRCTL_PSTAT_RD_PORT_BUSY_2_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PSTAT_RD_PORT_BUSY_2_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3142</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ab0a5ad49ba16540777908dd420f924e2" name="ab0a5ad49ba16540777908dd420f924e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0a5ad49ba16540777908dd420f924e2">&#9670;&#160;</a></span>DDRCTL_PSTAT_RD_PORT_BUSY_2_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_RD_PORT_BUSY_2_MASK&#160;&#160;&#160;(0x4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab14603f869ee6fbc53499284ba106d5f" name="ab14603f869ee6fbc53499284ba106d5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab14603f869ee6fbc53499284ba106d5f">&#9670;&#160;</a></span>DDRCTL_PSTAT_RD_PORT_BUSY_2_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_RD_PORT_BUSY_2_SHIFT&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a857ef9cacbbc67ef82a0551948a293c8" name="a857ef9cacbbc67ef82a0551948a293c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a857ef9cacbbc67ef82a0551948a293c8">&#9670;&#160;</a></span>DDRCTL_PSTAT_RD_PORT_BUSY_3_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_RD_PORT_BUSY_3_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a3a8f413f6d99eebf751d5b2da054c7ba">DDRCTL_PSTAT_RD_PORT_BUSY_3_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a0e7be72052eb5f552d0ebf2b023ce52d">DDRCTL_PSTAT_RD_PORT_BUSY_3_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a0e7be72052eb5f552d0ebf2b023ce52d"><div class="ttname"><a href="#a0e7be72052eb5f552d0ebf2b023ce52d">DDRCTL_PSTAT_RD_PORT_BUSY_3_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PSTAT_RD_PORT_BUSY_3_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3131</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a3a8f413f6d99eebf751d5b2da054c7ba"><div class="ttname"><a href="#a3a8f413f6d99eebf751d5b2da054c7ba">DDRCTL_PSTAT_RD_PORT_BUSY_3_MASK</a></div><div class="ttdeci">#define DDRCTL_PSTAT_RD_PORT_BUSY_3_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3130</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a3a8f413f6d99eebf751d5b2da054c7ba" name="a3a8f413f6d99eebf751d5b2da054c7ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a8f413f6d99eebf751d5b2da054c7ba">&#9670;&#160;</a></span>DDRCTL_PSTAT_RD_PORT_BUSY_3_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_RD_PORT_BUSY_3_MASK&#160;&#160;&#160;(0x8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e7be72052eb5f552d0ebf2b023ce52d" name="a0e7be72052eb5f552d0ebf2b023ce52d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e7be72052eb5f552d0ebf2b023ce52d">&#9670;&#160;</a></span>DDRCTL_PSTAT_RD_PORT_BUSY_3_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_RD_PORT_BUSY_3_SHIFT&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8468c92061e82e9ac203e2f936a8d6f1" name="a8468c92061e82e9ac203e2f936a8d6f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8468c92061e82e9ac203e2f936a8d6f1">&#9670;&#160;</a></span>DDRCTL_PSTAT_RD_PORT_BUSY_4_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_RD_PORT_BUSY_4_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#ad0f31f4c86fac5833981ee37cc44f140">DDRCTL_PSTAT_RD_PORT_BUSY_4_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a7c13041e3f4ace3d8bdcb4223bde53f2">DDRCTL_PSTAT_RD_PORT_BUSY_4_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a7c13041e3f4ace3d8bdcb4223bde53f2"><div class="ttname"><a href="#a7c13041e3f4ace3d8bdcb4223bde53f2">DDRCTL_PSTAT_RD_PORT_BUSY_4_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PSTAT_RD_PORT_BUSY_4_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3120</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ad0f31f4c86fac5833981ee37cc44f140"><div class="ttname"><a href="#ad0f31f4c86fac5833981ee37cc44f140">DDRCTL_PSTAT_RD_PORT_BUSY_4_MASK</a></div><div class="ttdeci">#define DDRCTL_PSTAT_RD_PORT_BUSY_4_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3119</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ad0f31f4c86fac5833981ee37cc44f140" name="ad0f31f4c86fac5833981ee37cc44f140"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0f31f4c86fac5833981ee37cc44f140">&#9670;&#160;</a></span>DDRCTL_PSTAT_RD_PORT_BUSY_4_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_RD_PORT_BUSY_4_MASK&#160;&#160;&#160;(0x10U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7c13041e3f4ace3d8bdcb4223bde53f2" name="a7c13041e3f4ace3d8bdcb4223bde53f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c13041e3f4ace3d8bdcb4223bde53f2">&#9670;&#160;</a></span>DDRCTL_PSTAT_RD_PORT_BUSY_4_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_RD_PORT_BUSY_4_SHIFT&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af8b521f8c8cf9412531f8621947779e1" name="af8b521f8c8cf9412531f8621947779e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8b521f8c8cf9412531f8621947779e1">&#9670;&#160;</a></span>DDRCTL_PSTAT_RD_PORT_BUSY_5_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_RD_PORT_BUSY_5_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a249c39f7aa6b90f4deca37bf8e41f66c">DDRCTL_PSTAT_RD_PORT_BUSY_5_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a5e708a442bde17373c647457bfaea44b">DDRCTL_PSTAT_RD_PORT_BUSY_5_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a249c39f7aa6b90f4deca37bf8e41f66c"><div class="ttname"><a href="#a249c39f7aa6b90f4deca37bf8e41f66c">DDRCTL_PSTAT_RD_PORT_BUSY_5_MASK</a></div><div class="ttdeci">#define DDRCTL_PSTAT_RD_PORT_BUSY_5_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3108</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a5e708a442bde17373c647457bfaea44b"><div class="ttname"><a href="#a5e708a442bde17373c647457bfaea44b">DDRCTL_PSTAT_RD_PORT_BUSY_5_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PSTAT_RD_PORT_BUSY_5_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3109</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a249c39f7aa6b90f4deca37bf8e41f66c" name="a249c39f7aa6b90f4deca37bf8e41f66c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a249c39f7aa6b90f4deca37bf8e41f66c">&#9670;&#160;</a></span>DDRCTL_PSTAT_RD_PORT_BUSY_5_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_RD_PORT_BUSY_5_MASK&#160;&#160;&#160;(0x20U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5e708a442bde17373c647457bfaea44b" name="a5e708a442bde17373c647457bfaea44b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e708a442bde17373c647457bfaea44b">&#9670;&#160;</a></span>DDRCTL_PSTAT_RD_PORT_BUSY_5_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_RD_PORT_BUSY_5_SHIFT&#160;&#160;&#160;(5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa11cc1f058c5cfc56e43a60764f976e4" name="aa11cc1f058c5cfc56e43a60764f976e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa11cc1f058c5cfc56e43a60764f976e4">&#9670;&#160;</a></span>DDRCTL_PSTAT_RD_PORT_BUSY_6_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_RD_PORT_BUSY_6_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a96e83c5effa195a13999d5102b999248">DDRCTL_PSTAT_RD_PORT_BUSY_6_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a7177a002c68bec721087cf73fc670b05">DDRCTL_PSTAT_RD_PORT_BUSY_6_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a7177a002c68bec721087cf73fc670b05"><div class="ttname"><a href="#a7177a002c68bec721087cf73fc670b05">DDRCTL_PSTAT_RD_PORT_BUSY_6_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PSTAT_RD_PORT_BUSY_6_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3098</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a96e83c5effa195a13999d5102b999248"><div class="ttname"><a href="#a96e83c5effa195a13999d5102b999248">DDRCTL_PSTAT_RD_PORT_BUSY_6_MASK</a></div><div class="ttdeci">#define DDRCTL_PSTAT_RD_PORT_BUSY_6_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3097</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a96e83c5effa195a13999d5102b999248" name="a96e83c5effa195a13999d5102b999248"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96e83c5effa195a13999d5102b999248">&#9670;&#160;</a></span>DDRCTL_PSTAT_RD_PORT_BUSY_6_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_RD_PORT_BUSY_6_MASK&#160;&#160;&#160;(0x40U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7177a002c68bec721087cf73fc670b05" name="a7177a002c68bec721087cf73fc670b05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7177a002c68bec721087cf73fc670b05">&#9670;&#160;</a></span>DDRCTL_PSTAT_RD_PORT_BUSY_6_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_RD_PORT_BUSY_6_SHIFT&#160;&#160;&#160;(6U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10a7b29f8fdfda1a300e3d263303ea00" name="a10a7b29f8fdfda1a300e3d263303ea00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10a7b29f8fdfda1a300e3d263303ea00">&#9670;&#160;</a></span>DDRCTL_PSTAT_RD_PORT_BUSY_7_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_RD_PORT_BUSY_7_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a11d92e20fe178300444d8ff436795bed">DDRCTL_PSTAT_RD_PORT_BUSY_7_MASK</a>) &gt;&gt; <a class="code hl_define" href="#ae630bf9a3afeba28644c7f6464464108">DDRCTL_PSTAT_RD_PORT_BUSY_7_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a11d92e20fe178300444d8ff436795bed"><div class="ttname"><a href="#a11d92e20fe178300444d8ff436795bed">DDRCTL_PSTAT_RD_PORT_BUSY_7_MASK</a></div><div class="ttdeci">#define DDRCTL_PSTAT_RD_PORT_BUSY_7_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3086</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ae630bf9a3afeba28644c7f6464464108"><div class="ttname"><a href="#ae630bf9a3afeba28644c7f6464464108">DDRCTL_PSTAT_RD_PORT_BUSY_7_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PSTAT_RD_PORT_BUSY_7_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3087</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a11d92e20fe178300444d8ff436795bed" name="a11d92e20fe178300444d8ff436795bed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11d92e20fe178300444d8ff436795bed">&#9670;&#160;</a></span>DDRCTL_PSTAT_RD_PORT_BUSY_7_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_RD_PORT_BUSY_7_MASK&#160;&#160;&#160;(0x80U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae630bf9a3afeba28644c7f6464464108" name="ae630bf9a3afeba28644c7f6464464108"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae630bf9a3afeba28644c7f6464464108">&#9670;&#160;</a></span>DDRCTL_PSTAT_RD_PORT_BUSY_7_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_RD_PORT_BUSY_7_SHIFT&#160;&#160;&#160;(7U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f36c7def62eb1892d32daf1a9511805" name="a9f36c7def62eb1892d32daf1a9511805"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f36c7def62eb1892d32daf1a9511805">&#9670;&#160;</a></span>DDRCTL_PSTAT_RD_PORT_BUSY_8_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_RD_PORT_BUSY_8_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a2b604809e5ddf342f90bca0ad6749549">DDRCTL_PSTAT_RD_PORT_BUSY_8_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a570bb7e329b2b8045c5c9cb9e632fb67">DDRCTL_PSTAT_RD_PORT_BUSY_8_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a2b604809e5ddf342f90bca0ad6749549"><div class="ttname"><a href="#a2b604809e5ddf342f90bca0ad6749549">DDRCTL_PSTAT_RD_PORT_BUSY_8_MASK</a></div><div class="ttdeci">#define DDRCTL_PSTAT_RD_PORT_BUSY_8_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3075</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a570bb7e329b2b8045c5c9cb9e632fb67"><div class="ttname"><a href="#a570bb7e329b2b8045c5c9cb9e632fb67">DDRCTL_PSTAT_RD_PORT_BUSY_8_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PSTAT_RD_PORT_BUSY_8_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3076</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a2b604809e5ddf342f90bca0ad6749549" name="a2b604809e5ddf342f90bca0ad6749549"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b604809e5ddf342f90bca0ad6749549">&#9670;&#160;</a></span>DDRCTL_PSTAT_RD_PORT_BUSY_8_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_RD_PORT_BUSY_8_MASK&#160;&#160;&#160;(0x100U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a570bb7e329b2b8045c5c9cb9e632fb67" name="a570bb7e329b2b8045c5c9cb9e632fb67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a570bb7e329b2b8045c5c9cb9e632fb67">&#9670;&#160;</a></span>DDRCTL_PSTAT_RD_PORT_BUSY_8_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_RD_PORT_BUSY_8_SHIFT&#160;&#160;&#160;(8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ade0bb8b0362b6dcf3c21fde42a5c95a4" name="ade0bb8b0362b6dcf3c21fde42a5c95a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade0bb8b0362b6dcf3c21fde42a5c95a4">&#9670;&#160;</a></span>DDRCTL_PSTAT_RD_PORT_BUSY_9_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_RD_PORT_BUSY_9_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#aab902f5b2c645ccef2b49eced81a12ca">DDRCTL_PSTAT_RD_PORT_BUSY_9_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a2e5af7491ef35c28ac041347c6ff6f1e">DDRCTL_PSTAT_RD_PORT_BUSY_9_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a2e5af7491ef35c28ac041347c6ff6f1e"><div class="ttname"><a href="#a2e5af7491ef35c28ac041347c6ff6f1e">DDRCTL_PSTAT_RD_PORT_BUSY_9_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PSTAT_RD_PORT_BUSY_9_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3065</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_aab902f5b2c645ccef2b49eced81a12ca"><div class="ttname"><a href="#aab902f5b2c645ccef2b49eced81a12ca">DDRCTL_PSTAT_RD_PORT_BUSY_9_MASK</a></div><div class="ttdeci">#define DDRCTL_PSTAT_RD_PORT_BUSY_9_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3064</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="aab902f5b2c645ccef2b49eced81a12ca" name="aab902f5b2c645ccef2b49eced81a12ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab902f5b2c645ccef2b49eced81a12ca">&#9670;&#160;</a></span>DDRCTL_PSTAT_RD_PORT_BUSY_9_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_RD_PORT_BUSY_9_MASK&#160;&#160;&#160;(0x200U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e5af7491ef35c28ac041347c6ff6f1e" name="a2e5af7491ef35c28ac041347c6ff6f1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e5af7491ef35c28ac041347c6ff6f1e">&#9670;&#160;</a></span>DDRCTL_PSTAT_RD_PORT_BUSY_9_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_RD_PORT_BUSY_9_SHIFT&#160;&#160;&#160;(9U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a184d6a1246ca7b9bf38bc1edac0dca9a" name="a184d6a1246ca7b9bf38bc1edac0dca9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a184d6a1246ca7b9bf38bc1edac0dca9a">&#9670;&#160;</a></span>DDRCTL_PSTAT_WR_PORT_BUSY_0_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_WR_PORT_BUSY_0_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a70b43f5576273b34ee7e351120ca5fbb">DDRCTL_PSTAT_WR_PORT_BUSY_0_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a7a32faf1aafef67f4e28335fbabfac44">DDRCTL_PSTAT_WR_PORT_BUSY_0_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a70b43f5576273b34ee7e351120ca5fbb"><div class="ttname"><a href="#a70b43f5576273b34ee7e351120ca5fbb">DDRCTL_PSTAT_WR_PORT_BUSY_0_MASK</a></div><div class="ttdeci">#define DDRCTL_PSTAT_WR_PORT_BUSY_0_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2987</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a7a32faf1aafef67f4e28335fbabfac44"><div class="ttname"><a href="#a7a32faf1aafef67f4e28335fbabfac44">DDRCTL_PSTAT_WR_PORT_BUSY_0_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PSTAT_WR_PORT_BUSY_0_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2988</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a70b43f5576273b34ee7e351120ca5fbb" name="a70b43f5576273b34ee7e351120ca5fbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70b43f5576273b34ee7e351120ca5fbb">&#9670;&#160;</a></span>DDRCTL_PSTAT_WR_PORT_BUSY_0_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_WR_PORT_BUSY_0_MASK&#160;&#160;&#160;(0x10000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a32faf1aafef67f4e28335fbabfac44" name="a7a32faf1aafef67f4e28335fbabfac44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a32faf1aafef67f4e28335fbabfac44">&#9670;&#160;</a></span>DDRCTL_PSTAT_WR_PORT_BUSY_0_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_WR_PORT_BUSY_0_SHIFT&#160;&#160;&#160;(16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a12236749148eb0dd15b56d0891748f9f" name="a12236749148eb0dd15b56d0891748f9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12236749148eb0dd15b56d0891748f9f">&#9670;&#160;</a></span>DDRCTL_PSTAT_WR_PORT_BUSY_10_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_WR_PORT_BUSY_10_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#af35968227e38f5994d8f7c6718d6e1c0">DDRCTL_PSTAT_WR_PORT_BUSY_10_MASK</a>) &gt;&gt; <a class="code hl_define" href="#aef871bc4cb5708393e268be1b581abb4">DDRCTL_PSTAT_WR_PORT_BUSY_10_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_aef871bc4cb5708393e268be1b581abb4"><div class="ttname"><a href="#aef871bc4cb5708393e268be1b581abb4">DDRCTL_PSTAT_WR_PORT_BUSY_10_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PSTAT_WR_PORT_BUSY_10_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2878</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_af35968227e38f5994d8f7c6718d6e1c0"><div class="ttname"><a href="#af35968227e38f5994d8f7c6718d6e1c0">DDRCTL_PSTAT_WR_PORT_BUSY_10_MASK</a></div><div class="ttdeci">#define DDRCTL_PSTAT_WR_PORT_BUSY_10_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2877</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="af35968227e38f5994d8f7c6718d6e1c0" name="af35968227e38f5994d8f7c6718d6e1c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af35968227e38f5994d8f7c6718d6e1c0">&#9670;&#160;</a></span>DDRCTL_PSTAT_WR_PORT_BUSY_10_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_WR_PORT_BUSY_10_MASK&#160;&#160;&#160;(0x4000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aef871bc4cb5708393e268be1b581abb4" name="aef871bc4cb5708393e268be1b581abb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef871bc4cb5708393e268be1b581abb4">&#9670;&#160;</a></span>DDRCTL_PSTAT_WR_PORT_BUSY_10_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_WR_PORT_BUSY_10_SHIFT&#160;&#160;&#160;(26U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38da99540afffb604a8127826f0c2add" name="a38da99540afffb604a8127826f0c2add"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38da99540afffb604a8127826f0c2add">&#9670;&#160;</a></span>DDRCTL_PSTAT_WR_PORT_BUSY_11_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_WR_PORT_BUSY_11_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a2a11a0ffd4b3175f20b61d1c22ac3038">DDRCTL_PSTAT_WR_PORT_BUSY_11_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a0d1911229d3f327c6018b02507445e39">DDRCTL_PSTAT_WR_PORT_BUSY_11_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a0d1911229d3f327c6018b02507445e39"><div class="ttname"><a href="#a0d1911229d3f327c6018b02507445e39">DDRCTL_PSTAT_WR_PORT_BUSY_11_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PSTAT_WR_PORT_BUSY_11_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2867</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a2a11a0ffd4b3175f20b61d1c22ac3038"><div class="ttname"><a href="#a2a11a0ffd4b3175f20b61d1c22ac3038">DDRCTL_PSTAT_WR_PORT_BUSY_11_MASK</a></div><div class="ttdeci">#define DDRCTL_PSTAT_WR_PORT_BUSY_11_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2866</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a2a11a0ffd4b3175f20b61d1c22ac3038" name="a2a11a0ffd4b3175f20b61d1c22ac3038"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a11a0ffd4b3175f20b61d1c22ac3038">&#9670;&#160;</a></span>DDRCTL_PSTAT_WR_PORT_BUSY_11_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_WR_PORT_BUSY_11_MASK&#160;&#160;&#160;(0x8000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d1911229d3f327c6018b02507445e39" name="a0d1911229d3f327c6018b02507445e39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d1911229d3f327c6018b02507445e39">&#9670;&#160;</a></span>DDRCTL_PSTAT_WR_PORT_BUSY_11_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_WR_PORT_BUSY_11_SHIFT&#160;&#160;&#160;(27U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa61acf68146511fb4c60465aafee9066" name="aa61acf68146511fb4c60465aafee9066"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa61acf68146511fb4c60465aafee9066">&#9670;&#160;</a></span>DDRCTL_PSTAT_WR_PORT_BUSY_12_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_WR_PORT_BUSY_12_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#adbc6ce4594586f54a8fda5456493cd61">DDRCTL_PSTAT_WR_PORT_BUSY_12_MASK</a>) &gt;&gt; <a class="code hl_define" href="#ab00f739417cad175f43a73f2910783f5">DDRCTL_PSTAT_WR_PORT_BUSY_12_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ab00f739417cad175f43a73f2910783f5"><div class="ttname"><a href="#ab00f739417cad175f43a73f2910783f5">DDRCTL_PSTAT_WR_PORT_BUSY_12_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PSTAT_WR_PORT_BUSY_12_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2856</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_adbc6ce4594586f54a8fda5456493cd61"><div class="ttname"><a href="#adbc6ce4594586f54a8fda5456493cd61">DDRCTL_PSTAT_WR_PORT_BUSY_12_MASK</a></div><div class="ttdeci">#define DDRCTL_PSTAT_WR_PORT_BUSY_12_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2855</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="adbc6ce4594586f54a8fda5456493cd61" name="adbc6ce4594586f54a8fda5456493cd61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbc6ce4594586f54a8fda5456493cd61">&#9670;&#160;</a></span>DDRCTL_PSTAT_WR_PORT_BUSY_12_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_WR_PORT_BUSY_12_MASK&#160;&#160;&#160;(0x10000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab00f739417cad175f43a73f2910783f5" name="ab00f739417cad175f43a73f2910783f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab00f739417cad175f43a73f2910783f5">&#9670;&#160;</a></span>DDRCTL_PSTAT_WR_PORT_BUSY_12_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_WR_PORT_BUSY_12_SHIFT&#160;&#160;&#160;(28U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38e247795883d32a8effa9986b3cd109" name="a38e247795883d32a8effa9986b3cd109"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38e247795883d32a8effa9986b3cd109">&#9670;&#160;</a></span>DDRCTL_PSTAT_WR_PORT_BUSY_13_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_WR_PORT_BUSY_13_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a0dffca784402dee141d3ec0aad44f868">DDRCTL_PSTAT_WR_PORT_BUSY_13_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a8bc16f68f9b8a89161ff5e155a1e8292">DDRCTL_PSTAT_WR_PORT_BUSY_13_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a0dffca784402dee141d3ec0aad44f868"><div class="ttname"><a href="#a0dffca784402dee141d3ec0aad44f868">DDRCTL_PSTAT_WR_PORT_BUSY_13_MASK</a></div><div class="ttdeci">#define DDRCTL_PSTAT_WR_PORT_BUSY_13_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2844</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a8bc16f68f9b8a89161ff5e155a1e8292"><div class="ttname"><a href="#a8bc16f68f9b8a89161ff5e155a1e8292">DDRCTL_PSTAT_WR_PORT_BUSY_13_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PSTAT_WR_PORT_BUSY_13_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2845</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a0dffca784402dee141d3ec0aad44f868" name="a0dffca784402dee141d3ec0aad44f868"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0dffca784402dee141d3ec0aad44f868">&#9670;&#160;</a></span>DDRCTL_PSTAT_WR_PORT_BUSY_13_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_WR_PORT_BUSY_13_MASK&#160;&#160;&#160;(0x20000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8bc16f68f9b8a89161ff5e155a1e8292" name="a8bc16f68f9b8a89161ff5e155a1e8292"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bc16f68f9b8a89161ff5e155a1e8292">&#9670;&#160;</a></span>DDRCTL_PSTAT_WR_PORT_BUSY_13_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_WR_PORT_BUSY_13_SHIFT&#160;&#160;&#160;(29U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7fcf3ae45bd1c423d57a5b273fe84cc1" name="a7fcf3ae45bd1c423d57a5b273fe84cc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fcf3ae45bd1c423d57a5b273fe84cc1">&#9670;&#160;</a></span>DDRCTL_PSTAT_WR_PORT_BUSY_14_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_WR_PORT_BUSY_14_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a5d4e55d4dda1f50460d986ebcb3eb7ee">DDRCTL_PSTAT_WR_PORT_BUSY_14_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a968a0937db6b1631e69704f585448045">DDRCTL_PSTAT_WR_PORT_BUSY_14_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a5d4e55d4dda1f50460d986ebcb3eb7ee"><div class="ttname"><a href="#a5d4e55d4dda1f50460d986ebcb3eb7ee">DDRCTL_PSTAT_WR_PORT_BUSY_14_MASK</a></div><div class="ttdeci">#define DDRCTL_PSTAT_WR_PORT_BUSY_14_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2833</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a968a0937db6b1631e69704f585448045"><div class="ttname"><a href="#a968a0937db6b1631e69704f585448045">DDRCTL_PSTAT_WR_PORT_BUSY_14_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PSTAT_WR_PORT_BUSY_14_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2834</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a5d4e55d4dda1f50460d986ebcb3eb7ee" name="a5d4e55d4dda1f50460d986ebcb3eb7ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d4e55d4dda1f50460d986ebcb3eb7ee">&#9670;&#160;</a></span>DDRCTL_PSTAT_WR_PORT_BUSY_14_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_WR_PORT_BUSY_14_MASK&#160;&#160;&#160;(0x40000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a968a0937db6b1631e69704f585448045" name="a968a0937db6b1631e69704f585448045"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a968a0937db6b1631e69704f585448045">&#9670;&#160;</a></span>DDRCTL_PSTAT_WR_PORT_BUSY_14_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_WR_PORT_BUSY_14_SHIFT&#160;&#160;&#160;(30U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a895d82b2ce6806f795c8358f34006c81" name="a895d82b2ce6806f795c8358f34006c81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a895d82b2ce6806f795c8358f34006c81">&#9670;&#160;</a></span>DDRCTL_PSTAT_WR_PORT_BUSY_15_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_WR_PORT_BUSY_15_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a313238b8521cdbfd665577a9252116e9">DDRCTL_PSTAT_WR_PORT_BUSY_15_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a7faf297913b3196877af0ed60eba22e1">DDRCTL_PSTAT_WR_PORT_BUSY_15_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a313238b8521cdbfd665577a9252116e9"><div class="ttname"><a href="#a313238b8521cdbfd665577a9252116e9">DDRCTL_PSTAT_WR_PORT_BUSY_15_MASK</a></div><div class="ttdeci">#define DDRCTL_PSTAT_WR_PORT_BUSY_15_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2822</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a7faf297913b3196877af0ed60eba22e1"><div class="ttname"><a href="#a7faf297913b3196877af0ed60eba22e1">DDRCTL_PSTAT_WR_PORT_BUSY_15_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PSTAT_WR_PORT_BUSY_15_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2823</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a313238b8521cdbfd665577a9252116e9" name="a313238b8521cdbfd665577a9252116e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a313238b8521cdbfd665577a9252116e9">&#9670;&#160;</a></span>DDRCTL_PSTAT_WR_PORT_BUSY_15_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_WR_PORT_BUSY_15_MASK&#160;&#160;&#160;(0x80000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7faf297913b3196877af0ed60eba22e1" name="a7faf297913b3196877af0ed60eba22e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7faf297913b3196877af0ed60eba22e1">&#9670;&#160;</a></span>DDRCTL_PSTAT_WR_PORT_BUSY_15_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_WR_PORT_BUSY_15_SHIFT&#160;&#160;&#160;(31U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa1f4f8afeb6ca1433d50d0c2e90606a7" name="aa1f4f8afeb6ca1433d50d0c2e90606a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1f4f8afeb6ca1433d50d0c2e90606a7">&#9670;&#160;</a></span>DDRCTL_PSTAT_WR_PORT_BUSY_1_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_WR_PORT_BUSY_1_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a1f3953bd055114d58131d0f2abf5ba9f">DDRCTL_PSTAT_WR_PORT_BUSY_1_MASK</a>) &gt;&gt; <a class="code hl_define" href="#ac5928b8daa1e28b66f6db3f99c101f7a">DDRCTL_PSTAT_WR_PORT_BUSY_1_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a1f3953bd055114d58131d0f2abf5ba9f"><div class="ttname"><a href="#a1f3953bd055114d58131d0f2abf5ba9f">DDRCTL_PSTAT_WR_PORT_BUSY_1_MASK</a></div><div class="ttdeci">#define DDRCTL_PSTAT_WR_PORT_BUSY_1_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2976</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ac5928b8daa1e28b66f6db3f99c101f7a"><div class="ttname"><a href="#ac5928b8daa1e28b66f6db3f99c101f7a">DDRCTL_PSTAT_WR_PORT_BUSY_1_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PSTAT_WR_PORT_BUSY_1_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2977</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a1f3953bd055114d58131d0f2abf5ba9f" name="a1f3953bd055114d58131d0f2abf5ba9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f3953bd055114d58131d0f2abf5ba9f">&#9670;&#160;</a></span>DDRCTL_PSTAT_WR_PORT_BUSY_1_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_WR_PORT_BUSY_1_MASK&#160;&#160;&#160;(0x20000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac5928b8daa1e28b66f6db3f99c101f7a" name="ac5928b8daa1e28b66f6db3f99c101f7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5928b8daa1e28b66f6db3f99c101f7a">&#9670;&#160;</a></span>DDRCTL_PSTAT_WR_PORT_BUSY_1_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_WR_PORT_BUSY_1_SHIFT&#160;&#160;&#160;(17U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae62fd7f749fcaf32615cc5bcd84c09cd" name="ae62fd7f749fcaf32615cc5bcd84c09cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae62fd7f749fcaf32615cc5bcd84c09cd">&#9670;&#160;</a></span>DDRCTL_PSTAT_WR_PORT_BUSY_2_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_WR_PORT_BUSY_2_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a69914c9842591e073d132d66639ca1f7">DDRCTL_PSTAT_WR_PORT_BUSY_2_MASK</a>) &gt;&gt; <a class="code hl_define" href="#aeef29d14539fdc50906749937cae95c2">DDRCTL_PSTAT_WR_PORT_BUSY_2_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a69914c9842591e073d132d66639ca1f7"><div class="ttname"><a href="#a69914c9842591e073d132d66639ca1f7">DDRCTL_PSTAT_WR_PORT_BUSY_2_MASK</a></div><div class="ttdeci">#define DDRCTL_PSTAT_WR_PORT_BUSY_2_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2965</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_aeef29d14539fdc50906749937cae95c2"><div class="ttname"><a href="#aeef29d14539fdc50906749937cae95c2">DDRCTL_PSTAT_WR_PORT_BUSY_2_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PSTAT_WR_PORT_BUSY_2_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2966</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a69914c9842591e073d132d66639ca1f7" name="a69914c9842591e073d132d66639ca1f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69914c9842591e073d132d66639ca1f7">&#9670;&#160;</a></span>DDRCTL_PSTAT_WR_PORT_BUSY_2_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_WR_PORT_BUSY_2_MASK&#160;&#160;&#160;(0x40000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeef29d14539fdc50906749937cae95c2" name="aeef29d14539fdc50906749937cae95c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeef29d14539fdc50906749937cae95c2">&#9670;&#160;</a></span>DDRCTL_PSTAT_WR_PORT_BUSY_2_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_WR_PORT_BUSY_2_SHIFT&#160;&#160;&#160;(18U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7c711d9c76ccc53dbe37edab5c9bfc44" name="a7c711d9c76ccc53dbe37edab5c9bfc44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c711d9c76ccc53dbe37edab5c9bfc44">&#9670;&#160;</a></span>DDRCTL_PSTAT_WR_PORT_BUSY_3_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_WR_PORT_BUSY_3_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#add741ea678eb7576262eb47ac8763ad4">DDRCTL_PSTAT_WR_PORT_BUSY_3_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a56d4eb0468d573915bb317224aad04f0">DDRCTL_PSTAT_WR_PORT_BUSY_3_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a56d4eb0468d573915bb317224aad04f0"><div class="ttname"><a href="#a56d4eb0468d573915bb317224aad04f0">DDRCTL_PSTAT_WR_PORT_BUSY_3_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PSTAT_WR_PORT_BUSY_3_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2955</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_add741ea678eb7576262eb47ac8763ad4"><div class="ttname"><a href="#add741ea678eb7576262eb47ac8763ad4">DDRCTL_PSTAT_WR_PORT_BUSY_3_MASK</a></div><div class="ttdeci">#define DDRCTL_PSTAT_WR_PORT_BUSY_3_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2954</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="add741ea678eb7576262eb47ac8763ad4" name="add741ea678eb7576262eb47ac8763ad4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add741ea678eb7576262eb47ac8763ad4">&#9670;&#160;</a></span>DDRCTL_PSTAT_WR_PORT_BUSY_3_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_WR_PORT_BUSY_3_MASK&#160;&#160;&#160;(0x80000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a56d4eb0468d573915bb317224aad04f0" name="a56d4eb0468d573915bb317224aad04f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56d4eb0468d573915bb317224aad04f0">&#9670;&#160;</a></span>DDRCTL_PSTAT_WR_PORT_BUSY_3_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_WR_PORT_BUSY_3_SHIFT&#160;&#160;&#160;(19U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa24eae9bf356e3129bea21ea4af5a0ca" name="aa24eae9bf356e3129bea21ea4af5a0ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa24eae9bf356e3129bea21ea4af5a0ca">&#9670;&#160;</a></span>DDRCTL_PSTAT_WR_PORT_BUSY_4_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_WR_PORT_BUSY_4_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#aa78d4c053f3a7db8443207c1d0ff50c1">DDRCTL_PSTAT_WR_PORT_BUSY_4_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a39782ba32998d2f152d61c6dad3a6cf5">DDRCTL_PSTAT_WR_PORT_BUSY_4_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a39782ba32998d2f152d61c6dad3a6cf5"><div class="ttname"><a href="#a39782ba32998d2f152d61c6dad3a6cf5">DDRCTL_PSTAT_WR_PORT_BUSY_4_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PSTAT_WR_PORT_BUSY_4_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2944</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_aa78d4c053f3a7db8443207c1d0ff50c1"><div class="ttname"><a href="#aa78d4c053f3a7db8443207c1d0ff50c1">DDRCTL_PSTAT_WR_PORT_BUSY_4_MASK</a></div><div class="ttdeci">#define DDRCTL_PSTAT_WR_PORT_BUSY_4_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2943</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="aa78d4c053f3a7db8443207c1d0ff50c1" name="aa78d4c053f3a7db8443207c1d0ff50c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa78d4c053f3a7db8443207c1d0ff50c1">&#9670;&#160;</a></span>DDRCTL_PSTAT_WR_PORT_BUSY_4_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_WR_PORT_BUSY_4_MASK&#160;&#160;&#160;(0x100000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a39782ba32998d2f152d61c6dad3a6cf5" name="a39782ba32998d2f152d61c6dad3a6cf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39782ba32998d2f152d61c6dad3a6cf5">&#9670;&#160;</a></span>DDRCTL_PSTAT_WR_PORT_BUSY_4_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_WR_PORT_BUSY_4_SHIFT&#160;&#160;&#160;(20U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="affce1a2d5b21cd4936e643218e5dd8ee" name="affce1a2d5b21cd4936e643218e5dd8ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affce1a2d5b21cd4936e643218e5dd8ee">&#9670;&#160;</a></span>DDRCTL_PSTAT_WR_PORT_BUSY_5_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_WR_PORT_BUSY_5_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#aaa30ad98a2ec17babdcb13d17f146418">DDRCTL_PSTAT_WR_PORT_BUSY_5_MASK</a>) &gt;&gt; <a class="code hl_define" href="#ae166cc38061bf3103d8caa2a0e913741">DDRCTL_PSTAT_WR_PORT_BUSY_5_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_aaa30ad98a2ec17babdcb13d17f146418"><div class="ttname"><a href="#aaa30ad98a2ec17babdcb13d17f146418">DDRCTL_PSTAT_WR_PORT_BUSY_5_MASK</a></div><div class="ttdeci">#define DDRCTL_PSTAT_WR_PORT_BUSY_5_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2932</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ae166cc38061bf3103d8caa2a0e913741"><div class="ttname"><a href="#ae166cc38061bf3103d8caa2a0e913741">DDRCTL_PSTAT_WR_PORT_BUSY_5_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PSTAT_WR_PORT_BUSY_5_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2933</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="aaa30ad98a2ec17babdcb13d17f146418" name="aaa30ad98a2ec17babdcb13d17f146418"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa30ad98a2ec17babdcb13d17f146418">&#9670;&#160;</a></span>DDRCTL_PSTAT_WR_PORT_BUSY_5_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_WR_PORT_BUSY_5_MASK&#160;&#160;&#160;(0x200000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae166cc38061bf3103d8caa2a0e913741" name="ae166cc38061bf3103d8caa2a0e913741"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae166cc38061bf3103d8caa2a0e913741">&#9670;&#160;</a></span>DDRCTL_PSTAT_WR_PORT_BUSY_5_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_WR_PORT_BUSY_5_SHIFT&#160;&#160;&#160;(21U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a55b77a2ca1e0a7d96331aa3cbe249633" name="a55b77a2ca1e0a7d96331aa3cbe249633"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55b77a2ca1e0a7d96331aa3cbe249633">&#9670;&#160;</a></span>DDRCTL_PSTAT_WR_PORT_BUSY_6_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_WR_PORT_BUSY_6_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a644f75d33bbd5b306a3b235683a9c228">DDRCTL_PSTAT_WR_PORT_BUSY_6_MASK</a>) &gt;&gt; <a class="code hl_define" href="#ab43cdc7310eab18ae7056740a9bedaf7">DDRCTL_PSTAT_WR_PORT_BUSY_6_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a644f75d33bbd5b306a3b235683a9c228"><div class="ttname"><a href="#a644f75d33bbd5b306a3b235683a9c228">DDRCTL_PSTAT_WR_PORT_BUSY_6_MASK</a></div><div class="ttdeci">#define DDRCTL_PSTAT_WR_PORT_BUSY_6_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2921</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ab43cdc7310eab18ae7056740a9bedaf7"><div class="ttname"><a href="#ab43cdc7310eab18ae7056740a9bedaf7">DDRCTL_PSTAT_WR_PORT_BUSY_6_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PSTAT_WR_PORT_BUSY_6_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2922</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a644f75d33bbd5b306a3b235683a9c228" name="a644f75d33bbd5b306a3b235683a9c228"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a644f75d33bbd5b306a3b235683a9c228">&#9670;&#160;</a></span>DDRCTL_PSTAT_WR_PORT_BUSY_6_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_WR_PORT_BUSY_6_MASK&#160;&#160;&#160;(0x400000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab43cdc7310eab18ae7056740a9bedaf7" name="ab43cdc7310eab18ae7056740a9bedaf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab43cdc7310eab18ae7056740a9bedaf7">&#9670;&#160;</a></span>DDRCTL_PSTAT_WR_PORT_BUSY_6_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_WR_PORT_BUSY_6_SHIFT&#160;&#160;&#160;(22U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a07775c1267e4bb0477c585b44fd6ad1d" name="a07775c1267e4bb0477c585b44fd6ad1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07775c1267e4bb0477c585b44fd6ad1d">&#9670;&#160;</a></span>DDRCTL_PSTAT_WR_PORT_BUSY_7_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_WR_PORT_BUSY_7_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a65533d1fc03a4ae070c262dabb2820e2">DDRCTL_PSTAT_WR_PORT_BUSY_7_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a07672dc7cd41d6e1cc22c00e1f1b6268">DDRCTL_PSTAT_WR_PORT_BUSY_7_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a07672dc7cd41d6e1cc22c00e1f1b6268"><div class="ttname"><a href="#a07672dc7cd41d6e1cc22c00e1f1b6268">DDRCTL_PSTAT_WR_PORT_BUSY_7_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PSTAT_WR_PORT_BUSY_7_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2911</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a65533d1fc03a4ae070c262dabb2820e2"><div class="ttname"><a href="#a65533d1fc03a4ae070c262dabb2820e2">DDRCTL_PSTAT_WR_PORT_BUSY_7_MASK</a></div><div class="ttdeci">#define DDRCTL_PSTAT_WR_PORT_BUSY_7_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2910</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a65533d1fc03a4ae070c262dabb2820e2" name="a65533d1fc03a4ae070c262dabb2820e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65533d1fc03a4ae070c262dabb2820e2">&#9670;&#160;</a></span>DDRCTL_PSTAT_WR_PORT_BUSY_7_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_WR_PORT_BUSY_7_MASK&#160;&#160;&#160;(0x800000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a07672dc7cd41d6e1cc22c00e1f1b6268" name="a07672dc7cd41d6e1cc22c00e1f1b6268"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07672dc7cd41d6e1cc22c00e1f1b6268">&#9670;&#160;</a></span>DDRCTL_PSTAT_WR_PORT_BUSY_7_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_WR_PORT_BUSY_7_SHIFT&#160;&#160;&#160;(23U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a245c4ff1fb804196bdc5b6f121d8e44d" name="a245c4ff1fb804196bdc5b6f121d8e44d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a245c4ff1fb804196bdc5b6f121d8e44d">&#9670;&#160;</a></span>DDRCTL_PSTAT_WR_PORT_BUSY_8_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_WR_PORT_BUSY_8_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a0903e09ad21424184f768384a1ad7e55">DDRCTL_PSTAT_WR_PORT_BUSY_8_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a7f763b4a43f6c8b92362f41081f3a46e">DDRCTL_PSTAT_WR_PORT_BUSY_8_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a0903e09ad21424184f768384a1ad7e55"><div class="ttname"><a href="#a0903e09ad21424184f768384a1ad7e55">DDRCTL_PSTAT_WR_PORT_BUSY_8_MASK</a></div><div class="ttdeci">#define DDRCTL_PSTAT_WR_PORT_BUSY_8_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2899</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a7f763b4a43f6c8b92362f41081f3a46e"><div class="ttname"><a href="#a7f763b4a43f6c8b92362f41081f3a46e">DDRCTL_PSTAT_WR_PORT_BUSY_8_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PSTAT_WR_PORT_BUSY_8_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2900</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a0903e09ad21424184f768384a1ad7e55" name="a0903e09ad21424184f768384a1ad7e55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0903e09ad21424184f768384a1ad7e55">&#9670;&#160;</a></span>DDRCTL_PSTAT_WR_PORT_BUSY_8_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_WR_PORT_BUSY_8_MASK&#160;&#160;&#160;(0x1000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7f763b4a43f6c8b92362f41081f3a46e" name="a7f763b4a43f6c8b92362f41081f3a46e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f763b4a43f6c8b92362f41081f3a46e">&#9670;&#160;</a></span>DDRCTL_PSTAT_WR_PORT_BUSY_8_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_WR_PORT_BUSY_8_SHIFT&#160;&#160;&#160;(24U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5795e795f3b05c53a340565a7018b04a" name="a5795e795f3b05c53a340565a7018b04a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5795e795f3b05c53a340565a7018b04a">&#9670;&#160;</a></span>DDRCTL_PSTAT_WR_PORT_BUSY_9_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_WR_PORT_BUSY_9_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a81285b893304c1e93644dc3a6122e2e6">DDRCTL_PSTAT_WR_PORT_BUSY_9_MASK</a>) &gt;&gt; <a class="code hl_define" href="#ab85a50a827ea954183061fd4cc481c5e">DDRCTL_PSTAT_WR_PORT_BUSY_9_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a81285b893304c1e93644dc3a6122e2e6"><div class="ttname"><a href="#a81285b893304c1e93644dc3a6122e2e6">DDRCTL_PSTAT_WR_PORT_BUSY_9_MASK</a></div><div class="ttdeci">#define DDRCTL_PSTAT_WR_PORT_BUSY_9_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2888</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ab85a50a827ea954183061fd4cc481c5e"><div class="ttname"><a href="#ab85a50a827ea954183061fd4cc481c5e">DDRCTL_PSTAT_WR_PORT_BUSY_9_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PSTAT_WR_PORT_BUSY_9_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2889</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a81285b893304c1e93644dc3a6122e2e6" name="a81285b893304c1e93644dc3a6122e2e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81285b893304c1e93644dc3a6122e2e6">&#9670;&#160;</a></span>DDRCTL_PSTAT_WR_PORT_BUSY_9_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_WR_PORT_BUSY_9_MASK&#160;&#160;&#160;(0x2000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab85a50a827ea954183061fd4cc481c5e" name="ab85a50a827ea954183061fd4cc481c5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab85a50a827ea954183061fd4cc481c5e">&#9670;&#160;</a></span>DDRCTL_PSTAT_WR_PORT_BUSY_9_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PSTAT_WR_PORT_BUSY_9_SHIFT&#160;&#160;&#160;(25U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0bcb85360adb8a503c26b5d05050fc23" name="a0bcb85360adb8a503c26b5d05050fc23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bcb85360adb8a503c26b5d05050fc23">&#9670;&#160;</a></span>DDRCTL_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#ab3de4047ee519a8ece8014248828dad6">DDRCTL_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_MASK</a>) &gt;&gt; <a class="code hl_define" href="#afb7913f2660b22f5376e76f56a0156b1">DDRCTL_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ab3de4047ee519a8ece8014248828dad6"><div class="ttname"><a href="#ab3de4047ee519a8ece8014248828dad6">DDRCTL_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_MASK</a></div><div class="ttdeci">#define DDRCTL_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:390</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_afb7913f2660b22f5376e76f56a0156b1"><div class="ttname"><a href="#afb7913f2660b22f5376e76f56a0156b1">DDRCTL_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:391</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ab3de4047ee519a8ece8014248828dad6" name="ab3de4047ee519a8ece8014248828dad6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3de4047ee519a8ece8014248828dad6">&#9670;&#160;</a></span>DDRCTL_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_MASK&#160;&#160;&#160;(0x8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a709399bc200bc91e558be6f0c803300d" name="a709399bc200bc91e558be6f0c803300d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a709399bc200bc91e558be6f0c803300d">&#9670;&#160;</a></span>DDRCTL_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#afb7913f2660b22f5376e76f56a0156b1">DDRCTL_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_SHIFT</a>) &amp; <a class="code hl_define" href="#ab3de4047ee519a8ece8014248828dad6">DDRCTL_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="afb7913f2660b22f5376e76f56a0156b1" name="afb7913f2660b22f5376e76f56a0156b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb7913f2660b22f5376e76f56a0156b1">&#9670;&#160;</a></span>DDRCTL_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_SHIFT&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb9c20b5eb4c5e1bd99092052585f300" name="aeb9c20b5eb4c5e1bd99092052585f300"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb9c20b5eb4c5e1bd99092052585f300">&#9670;&#160;</a></span>DDRCTL_PWRCTL_POWERDOWN_EN_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PWRCTL_POWERDOWN_EN_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#ae7cff2478d5a5ca44826f5aa0180c29d">DDRCTL_PWRCTL_POWERDOWN_EN_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a9b84a4fe8c9d5d02c0bff53d1030a2de">DDRCTL_PWRCTL_POWERDOWN_EN_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a9b84a4fe8c9d5d02c0bff53d1030a2de"><div class="ttname"><a href="#a9b84a4fe8c9d5d02c0bff53d1030a2de">DDRCTL_PWRCTL_POWERDOWN_EN_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PWRCTL_POWERDOWN_EN_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:404</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ae7cff2478d5a5ca44826f5aa0180c29d"><div class="ttname"><a href="#ae7cff2478d5a5ca44826f5aa0180c29d">DDRCTL_PWRCTL_POWERDOWN_EN_MASK</a></div><div class="ttdeci">#define DDRCTL_PWRCTL_POWERDOWN_EN_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:403</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ae7cff2478d5a5ca44826f5aa0180c29d" name="ae7cff2478d5a5ca44826f5aa0180c29d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7cff2478d5a5ca44826f5aa0180c29d">&#9670;&#160;</a></span>DDRCTL_PWRCTL_POWERDOWN_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PWRCTL_POWERDOWN_EN_MASK&#160;&#160;&#160;(0x2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abaf417fe7faab8a358cce9214d30ff69" name="abaf417fe7faab8a358cce9214d30ff69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abaf417fe7faab8a358cce9214d30ff69">&#9670;&#160;</a></span>DDRCTL_PWRCTL_POWERDOWN_EN_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PWRCTL_POWERDOWN_EN_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a9b84a4fe8c9d5d02c0bff53d1030a2de">DDRCTL_PWRCTL_POWERDOWN_EN_SHIFT</a>) &amp; <a class="code hl_define" href="#ae7cff2478d5a5ca44826f5aa0180c29d">DDRCTL_PWRCTL_POWERDOWN_EN_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a9b84a4fe8c9d5d02c0bff53d1030a2de" name="a9b84a4fe8c9d5d02c0bff53d1030a2de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b84a4fe8c9d5d02c0bff53d1030a2de">&#9670;&#160;</a></span>DDRCTL_PWRCTL_POWERDOWN_EN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PWRCTL_POWERDOWN_EN_SHIFT&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae1fc52acc1f5b345b08d847208f9f0a1" name="ae1fc52acc1f5b345b08d847208f9f0a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1fc52acc1f5b345b08d847208f9f0a1">&#9670;&#160;</a></span>DDRCTL_PWRCTL_SELFREF_EN_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PWRCTL_SELFREF_EN_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a0384daed68de2d2ae4b7989559ae44ea">DDRCTL_PWRCTL_SELFREF_EN_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a645d19242c254c22dd183bcaf054cdb6">DDRCTL_PWRCTL_SELFREF_EN_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a0384daed68de2d2ae4b7989559ae44ea"><div class="ttname"><a href="#a0384daed68de2d2ae4b7989559ae44ea">DDRCTL_PWRCTL_SELFREF_EN_MASK</a></div><div class="ttdeci">#define DDRCTL_PWRCTL_SELFREF_EN_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:415</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a645d19242c254c22dd183bcaf054cdb6"><div class="ttname"><a href="#a645d19242c254c22dd183bcaf054cdb6">DDRCTL_PWRCTL_SELFREF_EN_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PWRCTL_SELFREF_EN_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:416</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a0384daed68de2d2ae4b7989559ae44ea" name="a0384daed68de2d2ae4b7989559ae44ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0384daed68de2d2ae4b7989559ae44ea">&#9670;&#160;</a></span>DDRCTL_PWRCTL_SELFREF_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PWRCTL_SELFREF_EN_MASK&#160;&#160;&#160;(0x1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4389600bc9264c666807291b87d4d235" name="a4389600bc9264c666807291b87d4d235"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4389600bc9264c666807291b87d4d235">&#9670;&#160;</a></span>DDRCTL_PWRCTL_SELFREF_EN_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PWRCTL_SELFREF_EN_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a645d19242c254c22dd183bcaf054cdb6">DDRCTL_PWRCTL_SELFREF_EN_SHIFT</a>) &amp; <a class="code hl_define" href="#a0384daed68de2d2ae4b7989559ae44ea">DDRCTL_PWRCTL_SELFREF_EN_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a645d19242c254c22dd183bcaf054cdb6" name="a645d19242c254c22dd183bcaf054cdb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a645d19242c254c22dd183bcaf054cdb6">&#9670;&#160;</a></span>DDRCTL_PWRCTL_SELFREF_EN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PWRCTL_SELFREF_EN_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaa8c6374973a3643bbec519c6cfe3b1c" name="aaa8c6374973a3643bbec519c6cfe3b1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa8c6374973a3643bbec519c6cfe3b1c">&#9670;&#160;</a></span>DDRCTL_PWRCTL_SELFREF_SW_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PWRCTL_SELFREF_SW_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a8dc112a5e7b10ea21cd7f47690006f1e">DDRCTL_PWRCTL_SELFREF_SW_MASK</a>) &gt;&gt; <a class="code hl_define" href="#abd96983f1c8bef048239f82fcd22c7bd">DDRCTL_PWRCTL_SELFREF_SW_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a8dc112a5e7b10ea21cd7f47690006f1e"><div class="ttname"><a href="#a8dc112a5e7b10ea21cd7f47690006f1e">DDRCTL_PWRCTL_SELFREF_SW_MASK</a></div><div class="ttdeci">#define DDRCTL_PWRCTL_SELFREF_SW_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:369</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_abd96983f1c8bef048239f82fcd22c7bd"><div class="ttname"><a href="#abd96983f1c8bef048239f82fcd22c7bd">DDRCTL_PWRCTL_SELFREF_SW_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PWRCTL_SELFREF_SW_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:370</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a8dc112a5e7b10ea21cd7f47690006f1e" name="a8dc112a5e7b10ea21cd7f47690006f1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dc112a5e7b10ea21cd7f47690006f1e">&#9670;&#160;</a></span>DDRCTL_PWRCTL_SELFREF_SW_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PWRCTL_SELFREF_SW_MASK&#160;&#160;&#160;(0x20U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae88d7fc2a9bb2381a967a6f89307e19f" name="ae88d7fc2a9bb2381a967a6f89307e19f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae88d7fc2a9bb2381a967a6f89307e19f">&#9670;&#160;</a></span>DDRCTL_PWRCTL_SELFREF_SW_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PWRCTL_SELFREF_SW_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#abd96983f1c8bef048239f82fcd22c7bd">DDRCTL_PWRCTL_SELFREF_SW_SHIFT</a>) &amp; <a class="code hl_define" href="#a8dc112a5e7b10ea21cd7f47690006f1e">DDRCTL_PWRCTL_SELFREF_SW_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="abd96983f1c8bef048239f82fcd22c7bd" name="abd96983f1c8bef048239f82fcd22c7bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd96983f1c8bef048239f82fcd22c7bd">&#9670;&#160;</a></span>DDRCTL_PWRCTL_SELFREF_SW_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PWRCTL_SELFREF_SW_SHIFT&#160;&#160;&#160;(5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a81489f3da748517a31c1db5691c1a9bf" name="a81489f3da748517a31c1db5691c1a9bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81489f3da748517a31c1db5691c1a9bf">&#9670;&#160;</a></span>DDRCTL_PWRTMG_POWERDOWN_TO_X32_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PWRTMG_POWERDOWN_TO_X32_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a4851bf5a06c26469771ded07411ef602">DDRCTL_PWRTMG_POWERDOWN_TO_X32_MASK</a>) &gt;&gt; <a class="code hl_define" href="#ac6a495ce1b9b77fecdc713b8d60ae8d7">DDRCTL_PWRTMG_POWERDOWN_TO_X32_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a4851bf5a06c26469771ded07411ef602"><div class="ttname"><a href="#a4851bf5a06c26469771ded07411ef602">DDRCTL_PWRTMG_POWERDOWN_TO_X32_MASK</a></div><div class="ttdeci">#define DDRCTL_PWRTMG_POWERDOWN_TO_X32_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:442</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ac6a495ce1b9b77fecdc713b8d60ae8d7"><div class="ttname"><a href="#ac6a495ce1b9b77fecdc713b8d60ae8d7">DDRCTL_PWRTMG_POWERDOWN_TO_X32_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PWRTMG_POWERDOWN_TO_X32_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:443</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a4851bf5a06c26469771ded07411ef602" name="a4851bf5a06c26469771ded07411ef602"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4851bf5a06c26469771ded07411ef602">&#9670;&#160;</a></span>DDRCTL_PWRTMG_POWERDOWN_TO_X32_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PWRTMG_POWERDOWN_TO_X32_MASK&#160;&#160;&#160;(0x1FU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acba74480acd0f2563b8cc729919b0c0a" name="acba74480acd0f2563b8cc729919b0c0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acba74480acd0f2563b8cc729919b0c0a">&#9670;&#160;</a></span>DDRCTL_PWRTMG_POWERDOWN_TO_X32_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PWRTMG_POWERDOWN_TO_X32_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#ac6a495ce1b9b77fecdc713b8d60ae8d7">DDRCTL_PWRTMG_POWERDOWN_TO_X32_SHIFT</a>) &amp; <a class="code hl_define" href="#a4851bf5a06c26469771ded07411ef602">DDRCTL_PWRTMG_POWERDOWN_TO_X32_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="ac6a495ce1b9b77fecdc713b8d60ae8d7" name="ac6a495ce1b9b77fecdc713b8d60ae8d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6a495ce1b9b77fecdc713b8d60ae8d7">&#9670;&#160;</a></span>DDRCTL_PWRTMG_POWERDOWN_TO_X32_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PWRTMG_POWERDOWN_TO_X32_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9732d8a96fe0e9ac25ee99b4c9ed995b" name="a9732d8a96fe0e9ac25ee99b4c9ed995b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9732d8a96fe0e9ac25ee99b4c9ed995b">&#9670;&#160;</a></span>DDRCTL_PWRTMG_SELFREF_TO_X32_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PWRTMG_SELFREF_TO_X32_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a18559e3b0aed7058a359e7d56ee55ff1">DDRCTL_PWRTMG_SELFREF_TO_X32_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a7d9c688a2ef66db813408e63622bdc7f">DDRCTL_PWRTMG_SELFREF_TO_X32_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a18559e3b0aed7058a359e7d56ee55ff1"><div class="ttname"><a href="#a18559e3b0aed7058a359e7d56ee55ff1">DDRCTL_PWRTMG_SELFREF_TO_X32_MASK</a></div><div class="ttdeci">#define DDRCTL_PWRTMG_SELFREF_TO_X32_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:429</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a7d9c688a2ef66db813408e63622bdc7f"><div class="ttname"><a href="#a7d9c688a2ef66db813408e63622bdc7f">DDRCTL_PWRTMG_SELFREF_TO_X32_SHIFT</a></div><div class="ttdeci">#define DDRCTL_PWRTMG_SELFREF_TO_X32_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:430</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a18559e3b0aed7058a359e7d56ee55ff1" name="a18559e3b0aed7058a359e7d56ee55ff1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18559e3b0aed7058a359e7d56ee55ff1">&#9670;&#160;</a></span>DDRCTL_PWRTMG_SELFREF_TO_X32_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PWRTMG_SELFREF_TO_X32_MASK&#160;&#160;&#160;(0xFF0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af89b05fdbddc816724c7eab0873beda7" name="af89b05fdbddc816724c7eab0873beda7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af89b05fdbddc816724c7eab0873beda7">&#9670;&#160;</a></span>DDRCTL_PWRTMG_SELFREF_TO_X32_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PWRTMG_SELFREF_TO_X32_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a7d9c688a2ef66db813408e63622bdc7f">DDRCTL_PWRTMG_SELFREF_TO_X32_SHIFT</a>) &amp; <a class="code hl_define" href="#a18559e3b0aed7058a359e7d56ee55ff1">DDRCTL_PWRTMG_SELFREF_TO_X32_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a7d9c688a2ef66db813408e63622bdc7f" name="a7d9c688a2ef66db813408e63622bdc7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d9c688a2ef66db813408e63622bdc7f">&#9670;&#160;</a></span>DDRCTL_PWRTMG_SELFREF_TO_X32_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_PWRTMG_SELFREF_TO_X32_SHIFT&#160;&#160;&#160;(16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a564b498295a444398478aa4d747c07ca" name="a564b498295a444398478aa4d747c07ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a564b498295a444398478aa4d747c07ca">&#9670;&#160;</a></span>DDRCTL_RANKCTL_DIFF_RANK_RD_GAP_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_RANKCTL_DIFF_RANK_RD_GAP_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a40a06b0c33e852362abfe5c40d063a12">DDRCTL_RANKCTL_DIFF_RANK_RD_GAP_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a5162680a500d07910b86889768aca398">DDRCTL_RANKCTL_DIFF_RANK_RD_GAP_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a40a06b0c33e852362abfe5c40d063a12"><div class="ttname"><a href="#a40a06b0c33e852362abfe5c40d063a12">DDRCTL_RANKCTL_DIFF_RANK_RD_GAP_MASK</a></div><div class="ttdeci">#define DDRCTL_RANKCTL_DIFF_RANK_RD_GAP_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:927</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a5162680a500d07910b86889768aca398"><div class="ttname"><a href="#a5162680a500d07910b86889768aca398">DDRCTL_RANKCTL_DIFF_RANK_RD_GAP_SHIFT</a></div><div class="ttdeci">#define DDRCTL_RANKCTL_DIFF_RANK_RD_GAP_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:928</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a40a06b0c33e852362abfe5c40d063a12" name="a40a06b0c33e852362abfe5c40d063a12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40a06b0c33e852362abfe5c40d063a12">&#9670;&#160;</a></span>DDRCTL_RANKCTL_DIFF_RANK_RD_GAP_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_RANKCTL_DIFF_RANK_RD_GAP_MASK&#160;&#160;&#160;(0xF0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9827dfe3cf86df56f90f3053b377c981" name="a9827dfe3cf86df56f90f3053b377c981"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9827dfe3cf86df56f90f3053b377c981">&#9670;&#160;</a></span>DDRCTL_RANKCTL_DIFF_RANK_RD_GAP_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_RANKCTL_DIFF_RANK_RD_GAP_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a5162680a500d07910b86889768aca398">DDRCTL_RANKCTL_DIFF_RANK_RD_GAP_SHIFT</a>) &amp; <a class="code hl_define" href="#a40a06b0c33e852362abfe5c40d063a12">DDRCTL_RANKCTL_DIFF_RANK_RD_GAP_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a5162680a500d07910b86889768aca398" name="a5162680a500d07910b86889768aca398"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5162680a500d07910b86889768aca398">&#9670;&#160;</a></span>DDRCTL_RANKCTL_DIFF_RANK_RD_GAP_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_RANKCTL_DIFF_RANK_RD_GAP_SHIFT&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad6a5ded8c4912a36acf09ce443945249" name="ad6a5ded8c4912a36acf09ce443945249"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6a5ded8c4912a36acf09ce443945249">&#9670;&#160;</a></span>DDRCTL_RANKCTL_DIFF_RANK_WR_GAP_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_RANKCTL_DIFF_RANK_WR_GAP_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a5208430fccc65f7cd4e80b36dd8fffe5">DDRCTL_RANKCTL_DIFF_RANK_WR_GAP_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a94e9c0a5e28eab681edc3eace707eccf">DDRCTL_RANKCTL_DIFF_RANK_WR_GAP_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a5208430fccc65f7cd4e80b36dd8fffe5"><div class="ttname"><a href="#a5208430fccc65f7cd4e80b36dd8fffe5">DDRCTL_RANKCTL_DIFF_RANK_WR_GAP_MASK</a></div><div class="ttdeci">#define DDRCTL_RANKCTL_DIFF_RANK_WR_GAP_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:912</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a94e9c0a5e28eab681edc3eace707eccf"><div class="ttname"><a href="#a94e9c0a5e28eab681edc3eace707eccf">DDRCTL_RANKCTL_DIFF_RANK_WR_GAP_SHIFT</a></div><div class="ttdeci">#define DDRCTL_RANKCTL_DIFF_RANK_WR_GAP_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:913</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a5208430fccc65f7cd4e80b36dd8fffe5" name="a5208430fccc65f7cd4e80b36dd8fffe5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5208430fccc65f7cd4e80b36dd8fffe5">&#9670;&#160;</a></span>DDRCTL_RANKCTL_DIFF_RANK_WR_GAP_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_RANKCTL_DIFF_RANK_WR_GAP_MASK&#160;&#160;&#160;(0xF00U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb668caab4af1a607da32127f8b37567" name="adb668caab4af1a607da32127f8b37567"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb668caab4af1a607da32127f8b37567">&#9670;&#160;</a></span>DDRCTL_RANKCTL_DIFF_RANK_WR_GAP_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_RANKCTL_DIFF_RANK_WR_GAP_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a94e9c0a5e28eab681edc3eace707eccf">DDRCTL_RANKCTL_DIFF_RANK_WR_GAP_SHIFT</a>) &amp; <a class="code hl_define" href="#a5208430fccc65f7cd4e80b36dd8fffe5">DDRCTL_RANKCTL_DIFF_RANK_WR_GAP_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a94e9c0a5e28eab681edc3eace707eccf" name="a94e9c0a5e28eab681edc3eace707eccf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94e9c0a5e28eab681edc3eace707eccf">&#9670;&#160;</a></span>DDRCTL_RANKCTL_DIFF_RANK_WR_GAP_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_RANKCTL_DIFF_RANK_WR_GAP_SHIFT&#160;&#160;&#160;(8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a385441ee137bde117e32ddf78271454e" name="a385441ee137bde117e32ddf78271454e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a385441ee137bde117e32ddf78271454e">&#9670;&#160;</a></span>DDRCTL_RANKCTL_MAX_RANK_RD_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_RANKCTL_MAX_RANK_RD_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a648c9817850368bed3124758e3da4297">DDRCTL_RANKCTL_MAX_RANK_RD_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a441a31e80e9c1a13943cfdcbc3d6eaf3">DDRCTL_RANKCTL_MAX_RANK_RD_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a441a31e80e9c1a13943cfdcbc3d6eaf3"><div class="ttname"><a href="#a441a31e80e9c1a13943cfdcbc3d6eaf3">DDRCTL_RANKCTL_MAX_RANK_RD_SHIFT</a></div><div class="ttdeci">#define DDRCTL_RANKCTL_MAX_RANK_RD_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:947</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a648c9817850368bed3124758e3da4297"><div class="ttname"><a href="#a648c9817850368bed3124758e3da4297">DDRCTL_RANKCTL_MAX_RANK_RD_MASK</a></div><div class="ttdeci">#define DDRCTL_RANKCTL_MAX_RANK_RD_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:946</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a648c9817850368bed3124758e3da4297" name="a648c9817850368bed3124758e3da4297"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a648c9817850368bed3124758e3da4297">&#9670;&#160;</a></span>DDRCTL_RANKCTL_MAX_RANK_RD_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_RANKCTL_MAX_RANK_RD_MASK&#160;&#160;&#160;(0xFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ae31cdc9131db4ab0f5d987ea8a750e" name="a5ae31cdc9131db4ab0f5d987ea8a750e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ae31cdc9131db4ab0f5d987ea8a750e">&#9670;&#160;</a></span>DDRCTL_RANKCTL_MAX_RANK_RD_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_RANKCTL_MAX_RANK_RD_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a441a31e80e9c1a13943cfdcbc3d6eaf3">DDRCTL_RANKCTL_MAX_RANK_RD_SHIFT</a>) &amp; <a class="code hl_define" href="#a648c9817850368bed3124758e3da4297">DDRCTL_RANKCTL_MAX_RANK_RD_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a441a31e80e9c1a13943cfdcbc3d6eaf3" name="a441a31e80e9c1a13943cfdcbc3d6eaf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a441a31e80e9c1a13943cfdcbc3d6eaf3">&#9670;&#160;</a></span>DDRCTL_RANKCTL_MAX_RANK_RD_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_RANKCTL_MAX_RANK_RD_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6506b10c6745ee158c6771a50fd20b51" name="a6506b10c6745ee158c6771a50fd20b51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6506b10c6745ee158c6771a50fd20b51">&#9670;&#160;</a></span>DDRCTL_RFSHCTL0_REFRESH_BURST_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_RFSHCTL0_REFRESH_BURST_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a6242f6eb44ee610863bb6bad960c2b20">DDRCTL_RFSHCTL0_REFRESH_BURST_MASK</a>) &gt;&gt; <a class="code hl_define" href="#afacc5644ce5144d6a233215a6302f7ab">DDRCTL_RFSHCTL0_REFRESH_BURST_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a6242f6eb44ee610863bb6bad960c2b20"><div class="ttname"><a href="#a6242f6eb44ee610863bb6bad960c2b20">DDRCTL_RFSHCTL0_REFRESH_BURST_MASK</a></div><div class="ttdeci">#define DDRCTL_RFSHCTL0_REFRESH_BURST_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:522</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_afacc5644ce5144d6a233215a6302f7ab"><div class="ttname"><a href="#afacc5644ce5144d6a233215a6302f7ab">DDRCTL_RFSHCTL0_REFRESH_BURST_SHIFT</a></div><div class="ttdeci">#define DDRCTL_RFSHCTL0_REFRESH_BURST_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:523</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a6242f6eb44ee610863bb6bad960c2b20" name="a6242f6eb44ee610863bb6bad960c2b20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6242f6eb44ee610863bb6bad960c2b20">&#9670;&#160;</a></span>DDRCTL_RFSHCTL0_REFRESH_BURST_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_RFSHCTL0_REFRESH_BURST_MASK&#160;&#160;&#160;(0x1F0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aec46d79cdf61da3e8b5d8e77531fc015" name="aec46d79cdf61da3e8b5d8e77531fc015"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec46d79cdf61da3e8b5d8e77531fc015">&#9670;&#160;</a></span>DDRCTL_RFSHCTL0_REFRESH_BURST_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_RFSHCTL0_REFRESH_BURST_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#afacc5644ce5144d6a233215a6302f7ab">DDRCTL_RFSHCTL0_REFRESH_BURST_SHIFT</a>) &amp; <a class="code hl_define" href="#a6242f6eb44ee610863bb6bad960c2b20">DDRCTL_RFSHCTL0_REFRESH_BURST_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="afacc5644ce5144d6a233215a6302f7ab" name="afacc5644ce5144d6a233215a6302f7ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afacc5644ce5144d6a233215a6302f7ab">&#9670;&#160;</a></span>DDRCTL_RFSHCTL0_REFRESH_BURST_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_RFSHCTL0_REFRESH_BURST_SHIFT&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75d90c4f5bd6054a5a70c4d118912ad4" name="a75d90c4f5bd6054a5a70c4d118912ad4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75d90c4f5bd6054a5a70c4d118912ad4">&#9670;&#160;</a></span>DDRCTL_RFSHCTL0_REFRESH_MARGIN_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_RFSHCTL0_REFRESH_MARGIN_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a2964a960901347c513ce21b11d67e823">DDRCTL_RFSHCTL0_REFRESH_MARGIN_MASK</a>) &gt;&gt; <a class="code hl_define" href="#aa950779f6efb9ebf20a6303dae379137">DDRCTL_RFSHCTL0_REFRESH_MARGIN_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a2964a960901347c513ce21b11d67e823"><div class="ttname"><a href="#a2964a960901347c513ce21b11d67e823">DDRCTL_RFSHCTL0_REFRESH_MARGIN_MASK</a></div><div class="ttdeci">#define DDRCTL_RFSHCTL0_REFRESH_MARGIN_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:492</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_aa950779f6efb9ebf20a6303dae379137"><div class="ttname"><a href="#aa950779f6efb9ebf20a6303dae379137">DDRCTL_RFSHCTL0_REFRESH_MARGIN_SHIFT</a></div><div class="ttdeci">#define DDRCTL_RFSHCTL0_REFRESH_MARGIN_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:493</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a2964a960901347c513ce21b11d67e823" name="a2964a960901347c513ce21b11d67e823"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2964a960901347c513ce21b11d67e823">&#9670;&#160;</a></span>DDRCTL_RFSHCTL0_REFRESH_MARGIN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_RFSHCTL0_REFRESH_MARGIN_MASK&#160;&#160;&#160;(0xF00000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a04ac2188179308a2ef05dcdcdbcdb49d" name="a04ac2188179308a2ef05dcdcdbcdb49d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04ac2188179308a2ef05dcdcdbcdb49d">&#9670;&#160;</a></span>DDRCTL_RFSHCTL0_REFRESH_MARGIN_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_RFSHCTL0_REFRESH_MARGIN_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#aa950779f6efb9ebf20a6303dae379137">DDRCTL_RFSHCTL0_REFRESH_MARGIN_SHIFT</a>) &amp; <a class="code hl_define" href="#a2964a960901347c513ce21b11d67e823">DDRCTL_RFSHCTL0_REFRESH_MARGIN_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="aa950779f6efb9ebf20a6303dae379137" name="aa950779f6efb9ebf20a6303dae379137"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa950779f6efb9ebf20a6303dae379137">&#9670;&#160;</a></span>DDRCTL_RFSHCTL0_REFRESH_MARGIN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_RFSHCTL0_REFRESH_MARGIN_SHIFT&#160;&#160;&#160;(20U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8589346b42ab16d0901daf0926f61374" name="a8589346b42ab16d0901daf0926f61374"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8589346b42ab16d0901daf0926f61374">&#9670;&#160;</a></span>DDRCTL_RFSHCTL0_REFRESH_TO_X32_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_RFSHCTL0_REFRESH_TO_X32_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#aa884cbadfdd31284c02040502a62b0c5">DDRCTL_RFSHCTL0_REFRESH_TO_X32_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a680a264fc9d7ecb02e3d7d8d227dd51e">DDRCTL_RFSHCTL0_REFRESH_TO_X32_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a680a264fc9d7ecb02e3d7d8d227dd51e"><div class="ttname"><a href="#a680a264fc9d7ecb02e3d7d8d227dd51e">DDRCTL_RFSHCTL0_REFRESH_TO_X32_SHIFT</a></div><div class="ttdeci">#define DDRCTL_RFSHCTL0_REFRESH_TO_X32_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:506</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_aa884cbadfdd31284c02040502a62b0c5"><div class="ttname"><a href="#aa884cbadfdd31284c02040502a62b0c5">DDRCTL_RFSHCTL0_REFRESH_TO_X32_MASK</a></div><div class="ttdeci">#define DDRCTL_RFSHCTL0_REFRESH_TO_X32_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:505</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="aa884cbadfdd31284c02040502a62b0c5" name="aa884cbadfdd31284c02040502a62b0c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa884cbadfdd31284c02040502a62b0c5">&#9670;&#160;</a></span>DDRCTL_RFSHCTL0_REFRESH_TO_X32_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_RFSHCTL0_REFRESH_TO_X32_MASK&#160;&#160;&#160;(0x1F000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7676fec14bc38576eaa6587176bcc700" name="a7676fec14bc38576eaa6587176bcc700"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7676fec14bc38576eaa6587176bcc700">&#9670;&#160;</a></span>DDRCTL_RFSHCTL0_REFRESH_TO_X32_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_RFSHCTL0_REFRESH_TO_X32_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a680a264fc9d7ecb02e3d7d8d227dd51e">DDRCTL_RFSHCTL0_REFRESH_TO_X32_SHIFT</a>) &amp; <a class="code hl_define" href="#aa884cbadfdd31284c02040502a62b0c5">DDRCTL_RFSHCTL0_REFRESH_TO_X32_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a680a264fc9d7ecb02e3d7d8d227dd51e" name="a680a264fc9d7ecb02e3d7d8d227dd51e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a680a264fc9d7ecb02e3d7d8d227dd51e">&#9670;&#160;</a></span>DDRCTL_RFSHCTL0_REFRESH_TO_X32_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_RFSHCTL0_REFRESH_TO_X32_SHIFT&#160;&#160;&#160;(12U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a363f7d386ecb27fce3363c01dfdb1d83" name="a363f7d386ecb27fce3363c01dfdb1d83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a363f7d386ecb27fce3363c01dfdb1d83">&#9670;&#160;</a></span>DDRCTL_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a9ae44f9345900be0a422737628f5ef5a">DDRCTL_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a63fbb15bd682de372d5e227b2e2f71bd">DDRCTL_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a63fbb15bd682de372d5e227b2e2f71bd"><div class="ttname"><a href="#a63fbb15bd682de372d5e227b2e2f71bd">DDRCTL_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32_SHIFT</a></div><div class="ttdeci">#define DDRCTL_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:550</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a9ae44f9345900be0a422737628f5ef5a"><div class="ttname"><a href="#a9ae44f9345900be0a422737628f5ef5a">DDRCTL_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32_MASK</a></div><div class="ttdeci">#define DDRCTL_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:549</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a9ae44f9345900be0a422737628f5ef5a" name="a9ae44f9345900be0a422737628f5ef5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ae44f9345900be0a422737628f5ef5a">&#9670;&#160;</a></span>DDRCTL_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32_MASK&#160;&#160;&#160;(0xFFFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae529f86cc8810142da5ed7985c89dc05" name="ae529f86cc8810142da5ed7985c89dc05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae529f86cc8810142da5ed7985c89dc05">&#9670;&#160;</a></span>DDRCTL_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a63fbb15bd682de372d5e227b2e2f71bd">DDRCTL_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32_SHIFT</a>) &amp; <a class="code hl_define" href="#a9ae44f9345900be0a422737628f5ef5a">DDRCTL_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a63fbb15bd682de372d5e227b2e2f71bd" name="a63fbb15bd682de372d5e227b2e2f71bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63fbb15bd682de372d5e227b2e2f71bd">&#9670;&#160;</a></span>DDRCTL_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5a982af433690bfdc265c60924683d5c" name="a5a982af433690bfdc265c60924683d5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a982af433690bfdc265c60924683d5c">&#9670;&#160;</a></span>DDRCTL_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a2eaaeec5dceadf3a21702f48787fc625">DDRCTL_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a65eadd6fdff9dfc6d97d5258fbb9105a">DDRCTL_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a2eaaeec5dceadf3a21702f48787fc625"><div class="ttname"><a href="#a2eaaeec5dceadf3a21702f48787fc625">DDRCTL_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32_MASK</a></div><div class="ttdeci">#define DDRCTL_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:536</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a65eadd6fdff9dfc6d97d5258fbb9105a"><div class="ttname"><a href="#a65eadd6fdff9dfc6d97d5258fbb9105a">DDRCTL_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32_SHIFT</a></div><div class="ttdeci">#define DDRCTL_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:537</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a2eaaeec5dceadf3a21702f48787fc625" name="a2eaaeec5dceadf3a21702f48787fc625"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2eaaeec5dceadf3a21702f48787fc625">&#9670;&#160;</a></span>DDRCTL_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32_MASK&#160;&#160;&#160;(0xFFF0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af40449b9e5e6cd80cd23b8d30372b130" name="af40449b9e5e6cd80cd23b8d30372b130"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af40449b9e5e6cd80cd23b8d30372b130">&#9670;&#160;</a></span>DDRCTL_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a65eadd6fdff9dfc6d97d5258fbb9105a">DDRCTL_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32_SHIFT</a>) &amp; <a class="code hl_define" href="#a2eaaeec5dceadf3a21702f48787fc625">DDRCTL_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a65eadd6fdff9dfc6d97d5258fbb9105a" name="a65eadd6fdff9dfc6d97d5258fbb9105a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65eadd6fdff9dfc6d97d5258fbb9105a">&#9670;&#160;</a></span>DDRCTL_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32_SHIFT&#160;&#160;&#160;(16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a60b6629dbbb45d4509a026337dc3d7ae" name="a60b6629dbbb45d4509a026337dc3d7ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60b6629dbbb45d4509a026337dc3d7ae">&#9670;&#160;</a></span>DDRCTL_RFSHCTL3_DIS_AUTO_REFRESH_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_RFSHCTL3_DIS_AUTO_REFRESH_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a772f530100fc212b9a852cd2801cf2f9">DDRCTL_RFSHCTL3_DIS_AUTO_REFRESH_MASK</a>) &gt;&gt; <a class="code hl_define" href="#ab6e34dd5028fcbccbfcec8447472a8ac">DDRCTL_RFSHCTL3_DIS_AUTO_REFRESH_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a772f530100fc212b9a852cd2801cf2f9"><div class="ttname"><a href="#a772f530100fc212b9a852cd2801cf2f9">DDRCTL_RFSHCTL3_DIS_AUTO_REFRESH_MASK</a></div><div class="ttdeci">#define DDRCTL_RFSHCTL3_DIS_AUTO_REFRESH_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:578</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ab6e34dd5028fcbccbfcec8447472a8ac"><div class="ttname"><a href="#ab6e34dd5028fcbccbfcec8447472a8ac">DDRCTL_RFSHCTL3_DIS_AUTO_REFRESH_SHIFT</a></div><div class="ttdeci">#define DDRCTL_RFSHCTL3_DIS_AUTO_REFRESH_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:579</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a772f530100fc212b9a852cd2801cf2f9" name="a772f530100fc212b9a852cd2801cf2f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a772f530100fc212b9a852cd2801cf2f9">&#9670;&#160;</a></span>DDRCTL_RFSHCTL3_DIS_AUTO_REFRESH_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_RFSHCTL3_DIS_AUTO_REFRESH_MASK&#160;&#160;&#160;(0x1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e7703f6a6d0b232432847b95fc8f5ff" name="a1e7703f6a6d0b232432847b95fc8f5ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e7703f6a6d0b232432847b95fc8f5ff">&#9670;&#160;</a></span>DDRCTL_RFSHCTL3_DIS_AUTO_REFRESH_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_RFSHCTL3_DIS_AUTO_REFRESH_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#ab6e34dd5028fcbccbfcec8447472a8ac">DDRCTL_RFSHCTL3_DIS_AUTO_REFRESH_SHIFT</a>) &amp; <a class="code hl_define" href="#a772f530100fc212b9a852cd2801cf2f9">DDRCTL_RFSHCTL3_DIS_AUTO_REFRESH_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="ab6e34dd5028fcbccbfcec8447472a8ac" name="ab6e34dd5028fcbccbfcec8447472a8ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6e34dd5028fcbccbfcec8447472a8ac">&#9670;&#160;</a></span>DDRCTL_RFSHCTL3_DIS_AUTO_REFRESH_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_RFSHCTL3_DIS_AUTO_REFRESH_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad991d777038a757ff8aa3541ce216628" name="ad991d777038a757ff8aa3541ce216628"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad991d777038a757ff8aa3541ce216628">&#9670;&#160;</a></span>DDRCTL_RFSHCTL3_REFRESH_UPDATE_LEVEL_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_RFSHCTL3_REFRESH_UPDATE_LEVEL_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a15505a151cc3d9a35a305fd6a643d2a3">DDRCTL_RFSHCTL3_REFRESH_UPDATE_LEVEL_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a659b480763b4147677dbe16f0d9d8f1f">DDRCTL_RFSHCTL3_REFRESH_UPDATE_LEVEL_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a15505a151cc3d9a35a305fd6a643d2a3"><div class="ttname"><a href="#a15505a151cc3d9a35a305fd6a643d2a3">DDRCTL_RFSHCTL3_REFRESH_UPDATE_LEVEL_MASK</a></div><div class="ttdeci">#define DDRCTL_RFSHCTL3_REFRESH_UPDATE_LEVEL_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:563</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a659b480763b4147677dbe16f0d9d8f1f"><div class="ttname"><a href="#a659b480763b4147677dbe16f0d9d8f1f">DDRCTL_RFSHCTL3_REFRESH_UPDATE_LEVEL_SHIFT</a></div><div class="ttdeci">#define DDRCTL_RFSHCTL3_REFRESH_UPDATE_LEVEL_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:564</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a15505a151cc3d9a35a305fd6a643d2a3" name="a15505a151cc3d9a35a305fd6a643d2a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15505a151cc3d9a35a305fd6a643d2a3">&#9670;&#160;</a></span>DDRCTL_RFSHCTL3_REFRESH_UPDATE_LEVEL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_RFSHCTL3_REFRESH_UPDATE_LEVEL_MASK&#160;&#160;&#160;(0x2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="accbd98dd12b0d88fc67c3182685d2c58" name="accbd98dd12b0d88fc67c3182685d2c58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accbd98dd12b0d88fc67c3182685d2c58">&#9670;&#160;</a></span>DDRCTL_RFSHCTL3_REFRESH_UPDATE_LEVEL_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_RFSHCTL3_REFRESH_UPDATE_LEVEL_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a659b480763b4147677dbe16f0d9d8f1f">DDRCTL_RFSHCTL3_REFRESH_UPDATE_LEVEL_SHIFT</a>) &amp; <a class="code hl_define" href="#a15505a151cc3d9a35a305fd6a643d2a3">DDRCTL_RFSHCTL3_REFRESH_UPDATE_LEVEL_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a659b480763b4147677dbe16f0d9d8f1f" name="a659b480763b4147677dbe16f0d9d8f1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a659b480763b4147677dbe16f0d9d8f1f">&#9670;&#160;</a></span>DDRCTL_RFSHCTL3_REFRESH_UPDATE_LEVEL_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_RFSHCTL3_REFRESH_UPDATE_LEVEL_SHIFT&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aad14aa6107e6b45eb78ef2110ca38bb0" name="aad14aa6107e6b45eb78ef2110ca38bb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad14aa6107e6b45eb78ef2110ca38bb0">&#9670;&#160;</a></span>DDRCTL_RFSHTMG_T_RFC_MIN_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_RFSHTMG_T_RFC_MIN_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#aabba8597bbdf9bfb22a037ca0ee02ed0">DDRCTL_RFSHTMG_T_RFC_MIN_MASK</a>) &gt;&gt; <a class="code hl_define" href="#ab9339efd2195b102e094754ff89b245d">DDRCTL_RFSHTMG_T_RFC_MIN_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_aabba8597bbdf9bfb22a037ca0ee02ed0"><div class="ttname"><a href="#aabba8597bbdf9bfb22a037ca0ee02ed0">DDRCTL_RFSHTMG_T_RFC_MIN_MASK</a></div><div class="ttdeci">#define DDRCTL_RFSHTMG_T_RFC_MIN_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:617</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ab9339efd2195b102e094754ff89b245d"><div class="ttname"><a href="#ab9339efd2195b102e094754ff89b245d">DDRCTL_RFSHTMG_T_RFC_MIN_SHIFT</a></div><div class="ttdeci">#define DDRCTL_RFSHTMG_T_RFC_MIN_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:618</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="aabba8597bbdf9bfb22a037ca0ee02ed0" name="aabba8597bbdf9bfb22a037ca0ee02ed0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabba8597bbdf9bfb22a037ca0ee02ed0">&#9670;&#160;</a></span>DDRCTL_RFSHTMG_T_RFC_MIN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_RFSHTMG_T_RFC_MIN_MASK&#160;&#160;&#160;(0x1FFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad8591007c48740852764cf9f6bc69ee5" name="ad8591007c48740852764cf9f6bc69ee5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8591007c48740852764cf9f6bc69ee5">&#9670;&#160;</a></span>DDRCTL_RFSHTMG_T_RFC_MIN_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_RFSHTMG_T_RFC_MIN_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#ab9339efd2195b102e094754ff89b245d">DDRCTL_RFSHTMG_T_RFC_MIN_SHIFT</a>) &amp; <a class="code hl_define" href="#aabba8597bbdf9bfb22a037ca0ee02ed0">DDRCTL_RFSHTMG_T_RFC_MIN_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="ab9339efd2195b102e094754ff89b245d" name="ab9339efd2195b102e094754ff89b245d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9339efd2195b102e094754ff89b245d">&#9670;&#160;</a></span>DDRCTL_RFSHTMG_T_RFC_MIN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_RFSHTMG_T_RFC_MIN_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af873a0867d0006790a8762e5c8b9a017" name="af873a0867d0006790a8762e5c8b9a017"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af873a0867d0006790a8762e5c8b9a017">&#9670;&#160;</a></span>DDRCTL_RFSHTMG_T_RFC_NOM_X32_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_RFSHTMG_T_RFC_NOM_X32_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a566e885f761ad8e24100ebb14fb41c89">DDRCTL_RFSHTMG_T_RFC_NOM_X32_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a616b988cd37c3053905fdd3bec35ca6a">DDRCTL_RFSHTMG_T_RFC_NOM_X32_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a566e885f761ad8e24100ebb14fb41c89"><div class="ttname"><a href="#a566e885f761ad8e24100ebb14fb41c89">DDRCTL_RFSHTMG_T_RFC_NOM_X32_MASK</a></div><div class="ttdeci">#define DDRCTL_RFSHTMG_T_RFC_NOM_X32_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:598</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a616b988cd37c3053905fdd3bec35ca6a"><div class="ttname"><a href="#a616b988cd37c3053905fdd3bec35ca6a">DDRCTL_RFSHTMG_T_RFC_NOM_X32_SHIFT</a></div><div class="ttdeci">#define DDRCTL_RFSHTMG_T_RFC_NOM_X32_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:599</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a566e885f761ad8e24100ebb14fb41c89" name="a566e885f761ad8e24100ebb14fb41c89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a566e885f761ad8e24100ebb14fb41c89">&#9670;&#160;</a></span>DDRCTL_RFSHTMG_T_RFC_NOM_X32_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_RFSHTMG_T_RFC_NOM_X32_MASK&#160;&#160;&#160;(0xFFF0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaa9cf4f945da449b54bc7a2aea079a81" name="aaa9cf4f945da449b54bc7a2aea079a81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa9cf4f945da449b54bc7a2aea079a81">&#9670;&#160;</a></span>DDRCTL_RFSHTMG_T_RFC_NOM_X32_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_RFSHTMG_T_RFC_NOM_X32_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a616b988cd37c3053905fdd3bec35ca6a">DDRCTL_RFSHTMG_T_RFC_NOM_X32_SHIFT</a>) &amp; <a class="code hl_define" href="#a566e885f761ad8e24100ebb14fb41c89">DDRCTL_RFSHTMG_T_RFC_NOM_X32_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a616b988cd37c3053905fdd3bec35ca6a" name="a616b988cd37c3053905fdd3bec35ca6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a616b988cd37c3053905fdd3bec35ca6a">&#9670;&#160;</a></span>DDRCTL_RFSHTMG_T_RFC_NOM_X32_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_RFSHTMG_T_RFC_NOM_X32_SHIFT&#160;&#160;&#160;(16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a35351a46bdcdaa9b0bf9ed59ae9c9f0d" name="a35351a46bdcdaa9b0bf9ed59ae9c9f0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35351a46bdcdaa9b0bf9ed59ae9c9f0d">&#9670;&#160;</a></span>DDRCTL_SAR_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SAR_0&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5a37d2e5c19301ccc992f30b1abc00f1" name="a5a37d2e5c19301ccc992f30b1abc00f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a37d2e5c19301ccc992f30b1abc00f1">&#9670;&#160;</a></span>DDRCTL_SAR_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SAR_1&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a67e4426e2cb90d23182959aca80ed26e" name="a67e4426e2cb90d23182959aca80ed26e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67e4426e2cb90d23182959aca80ed26e">&#9670;&#160;</a></span>DDRCTL_SAR_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SAR_2&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7fc01da3b0905f17e5d1e85922a81da8" name="a7fc01da3b0905f17e5d1e85922a81da8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fc01da3b0905f17e5d1e85922a81da8">&#9670;&#160;</a></span>DDRCTL_SAR_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SAR_3&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abd379e1e9eb5767d85fc85e439408be8" name="abd379e1e9eb5767d85fc85e439408be8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd379e1e9eb5767d85fc85e439408be8">&#9670;&#160;</a></span>DDRCTL_SAR_BASE_BASE_ADDR_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SAR_BASE_BASE_ADDR_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a29295f7581890d2f6d531fd2b87bca0b">DDRCTL_SAR_BASE_BASE_ADDR_MASK</a>) &gt;&gt; <a class="code hl_define" href="#afd5275dc661181c8344c36a92349f443">DDRCTL_SAR_BASE_BASE_ADDR_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a29295f7581890d2f6d531fd2b87bca0b"><div class="ttname"><a href="#a29295f7581890d2f6d531fd2b87bca0b">DDRCTL_SAR_BASE_BASE_ADDR_MASK</a></div><div class="ttdeci">#define DDRCTL_SAR_BASE_BASE_ADDR_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3475</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_afd5275dc661181c8344c36a92349f443"><div class="ttname"><a href="#afd5275dc661181c8344c36a92349f443">DDRCTL_SAR_BASE_BASE_ADDR_SHIFT</a></div><div class="ttdeci">#define DDRCTL_SAR_BASE_BASE_ADDR_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3476</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a29295f7581890d2f6d531fd2b87bca0b" name="a29295f7581890d2f6d531fd2b87bca0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29295f7581890d2f6d531fd2b87bca0b">&#9670;&#160;</a></span>DDRCTL_SAR_BASE_BASE_ADDR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SAR_BASE_BASE_ADDR_MASK&#160;&#160;&#160;(0xFFFFFFFFUL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab5560c6debb0dc21b7051e05f1c69b03" name="ab5560c6debb0dc21b7051e05f1c69b03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5560c6debb0dc21b7051e05f1c69b03">&#9670;&#160;</a></span>DDRCTL_SAR_BASE_BASE_ADDR_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SAR_BASE_BASE_ADDR_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#afd5275dc661181c8344c36a92349f443">DDRCTL_SAR_BASE_BASE_ADDR_SHIFT</a>) &amp; <a class="code hl_define" href="#a29295f7581890d2f6d531fd2b87bca0b">DDRCTL_SAR_BASE_BASE_ADDR_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="afd5275dc661181c8344c36a92349f443" name="afd5275dc661181c8344c36a92349f443"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd5275dc661181c8344c36a92349f443">&#9670;&#160;</a></span>DDRCTL_SAR_BASE_BASE_ADDR_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SAR_BASE_BASE_ADDR_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aec203536208af6ddac875265152783c6" name="aec203536208af6ddac875265152783c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec203536208af6ddac875265152783c6">&#9670;&#160;</a></span>DDRCTL_SAR_SIZE_NBLOCKS_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SAR_SIZE_NBLOCKS_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a7032ce06c277145269a50b19a7b47b79">DDRCTL_SAR_SIZE_NBLOCKS_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a73f9bdf5733f17f46a37d5225e352946">DDRCTL_SAR_SIZE_NBLOCKS_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a7032ce06c277145269a50b19a7b47b79"><div class="ttname"><a href="#a7032ce06c277145269a50b19a7b47b79">DDRCTL_SAR_SIZE_NBLOCKS_MASK</a></div><div class="ttdeci">#define DDRCTL_SAR_SIZE_NBLOCKS_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3488</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a73f9bdf5733f17f46a37d5225e352946"><div class="ttname"><a href="#a73f9bdf5733f17f46a37d5225e352946">DDRCTL_SAR_SIZE_NBLOCKS_SHIFT</a></div><div class="ttdeci">#define DDRCTL_SAR_SIZE_NBLOCKS_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3489</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a7032ce06c277145269a50b19a7b47b79" name="a7032ce06c277145269a50b19a7b47b79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7032ce06c277145269a50b19a7b47b79">&#9670;&#160;</a></span>DDRCTL_SAR_SIZE_NBLOCKS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SAR_SIZE_NBLOCKS_MASK&#160;&#160;&#160;(0xFFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a60d8d26218c53b3571525b1bcda4f973" name="a60d8d26218c53b3571525b1bcda4f973"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60d8d26218c53b3571525b1bcda4f973">&#9670;&#160;</a></span>DDRCTL_SAR_SIZE_NBLOCKS_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SAR_SIZE_NBLOCKS_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a73f9bdf5733f17f46a37d5225e352946">DDRCTL_SAR_SIZE_NBLOCKS_SHIFT</a>) &amp; <a class="code hl_define" href="#a7032ce06c277145269a50b19a7b47b79">DDRCTL_SAR_SIZE_NBLOCKS_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a73f9bdf5733f17f46a37d5225e352946" name="a73f9bdf5733f17f46a37d5225e352946"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73f9bdf5733f17f46a37d5225e352946">&#9670;&#160;</a></span>DDRCTL_SAR_SIZE_NBLOCKS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SAR_SIZE_NBLOCKS_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a227fea6f1633524ba9cf820690185ae2" name="a227fea6f1633524ba9cf820690185ae2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a227fea6f1633524ba9cf820690185ae2">&#9670;&#160;</a></span>DDRCTL_SBRCTL_SCRUB_BURST_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SBRCTL_SCRUB_BURST_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a142acec827042fce1aea39e1ec06ca49">DDRCTL_SBRCTL_SCRUB_BURST_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a83b958e5321cf8245bdc4336ae9c7260">DDRCTL_SBRCTL_SCRUB_BURST_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a142acec827042fce1aea39e1ec06ca49"><div class="ttname"><a href="#a142acec827042fce1aea39e1ec06ca49">DDRCTL_SBRCTL_SCRUB_BURST_MASK</a></div><div class="ttdeci">#define DDRCTL_SBRCTL_SCRUB_BURST_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3515</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a83b958e5321cf8245bdc4336ae9c7260"><div class="ttname"><a href="#a83b958e5321cf8245bdc4336ae9c7260">DDRCTL_SBRCTL_SCRUB_BURST_SHIFT</a></div><div class="ttdeci">#define DDRCTL_SBRCTL_SCRUB_BURST_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3516</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a142acec827042fce1aea39e1ec06ca49" name="a142acec827042fce1aea39e1ec06ca49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a142acec827042fce1aea39e1ec06ca49">&#9670;&#160;</a></span>DDRCTL_SBRCTL_SCRUB_BURST_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SBRCTL_SCRUB_BURST_MASK&#160;&#160;&#160;(0x70U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a013a95bdbed2f9f8a32ea8a227106410" name="a013a95bdbed2f9f8a32ea8a227106410"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a013a95bdbed2f9f8a32ea8a227106410">&#9670;&#160;</a></span>DDRCTL_SBRCTL_SCRUB_BURST_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SBRCTL_SCRUB_BURST_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a83b958e5321cf8245bdc4336ae9c7260">DDRCTL_SBRCTL_SCRUB_BURST_SHIFT</a>) &amp; <a class="code hl_define" href="#a142acec827042fce1aea39e1ec06ca49">DDRCTL_SBRCTL_SCRUB_BURST_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a83b958e5321cf8245bdc4336ae9c7260" name="a83b958e5321cf8245bdc4336ae9c7260"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83b958e5321cf8245bdc4336ae9c7260">&#9670;&#160;</a></span>DDRCTL_SBRCTL_SCRUB_BURST_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SBRCTL_SCRUB_BURST_SHIFT&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b9a01e6559d1cf06a16aac76a6e00e9" name="a6b9a01e6559d1cf06a16aac76a6e00e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b9a01e6559d1cf06a16aac76a6e00e9">&#9670;&#160;</a></span>DDRCTL_SBRCTL_SCRUB_DURING_LOWPOWER_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SBRCTL_SCRUB_DURING_LOWPOWER_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a18a84eec5a23ac2c095da2b489cc44e7">DDRCTL_SBRCTL_SCRUB_DURING_LOWPOWER_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a7e9d83371cf1ed8d1c0cc78632e9bbbc">DDRCTL_SBRCTL_SCRUB_DURING_LOWPOWER_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a18a84eec5a23ac2c095da2b489cc44e7"><div class="ttname"><a href="#a18a84eec5a23ac2c095da2b489cc44e7">DDRCTL_SBRCTL_SCRUB_DURING_LOWPOWER_MASK</a></div><div class="ttdeci">#define DDRCTL_SBRCTL_SCRUB_DURING_LOWPOWER_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3538</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a7e9d83371cf1ed8d1c0cc78632e9bbbc"><div class="ttname"><a href="#a7e9d83371cf1ed8d1c0cc78632e9bbbc">DDRCTL_SBRCTL_SCRUB_DURING_LOWPOWER_SHIFT</a></div><div class="ttdeci">#define DDRCTL_SBRCTL_SCRUB_DURING_LOWPOWER_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3539</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a18a84eec5a23ac2c095da2b489cc44e7" name="a18a84eec5a23ac2c095da2b489cc44e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18a84eec5a23ac2c095da2b489cc44e7">&#9670;&#160;</a></span>DDRCTL_SBRCTL_SCRUB_DURING_LOWPOWER_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SBRCTL_SCRUB_DURING_LOWPOWER_MASK&#160;&#160;&#160;(0x2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afccfdedf31906c5e854020628f4dbd6e" name="afccfdedf31906c5e854020628f4dbd6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afccfdedf31906c5e854020628f4dbd6e">&#9670;&#160;</a></span>DDRCTL_SBRCTL_SCRUB_DURING_LOWPOWER_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SBRCTL_SCRUB_DURING_LOWPOWER_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a7e9d83371cf1ed8d1c0cc78632e9bbbc">DDRCTL_SBRCTL_SCRUB_DURING_LOWPOWER_SHIFT</a>) &amp; <a class="code hl_define" href="#a18a84eec5a23ac2c095da2b489cc44e7">DDRCTL_SBRCTL_SCRUB_DURING_LOWPOWER_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a7e9d83371cf1ed8d1c0cc78632e9bbbc" name="a7e9d83371cf1ed8d1c0cc78632e9bbbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e9d83371cf1ed8d1c0cc78632e9bbbc">&#9670;&#160;</a></span>DDRCTL_SBRCTL_SCRUB_DURING_LOWPOWER_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SBRCTL_SCRUB_DURING_LOWPOWER_SHIFT&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa8bbd921ece76866002dcc451f47434b" name="aa8bbd921ece76866002dcc451f47434b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8bbd921ece76866002dcc451f47434b">&#9670;&#160;</a></span>DDRCTL_SBRCTL_SCRUB_EN_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SBRCTL_SCRUB_EN_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#abca83a96b9f5e21c7c23bc69ac3d68b2">DDRCTL_SBRCTL_SCRUB_EN_MASK</a>) &gt;&gt; <a class="code hl_define" href="#acd4560d68a7df109d44a5cdfcbc308ae">DDRCTL_SBRCTL_SCRUB_EN_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_abca83a96b9f5e21c7c23bc69ac3d68b2"><div class="ttname"><a href="#abca83a96b9f5e21c7c23bc69ac3d68b2">DDRCTL_SBRCTL_SCRUB_EN_MASK</a></div><div class="ttdeci">#define DDRCTL_SBRCTL_SCRUB_EN_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3550</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_acd4560d68a7df109d44a5cdfcbc308ae"><div class="ttname"><a href="#acd4560d68a7df109d44a5cdfcbc308ae">DDRCTL_SBRCTL_SCRUB_EN_SHIFT</a></div><div class="ttdeci">#define DDRCTL_SBRCTL_SCRUB_EN_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3551</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="abca83a96b9f5e21c7c23bc69ac3d68b2" name="abca83a96b9f5e21c7c23bc69ac3d68b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abca83a96b9f5e21c7c23bc69ac3d68b2">&#9670;&#160;</a></span>DDRCTL_SBRCTL_SCRUB_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SBRCTL_SCRUB_EN_MASK&#160;&#160;&#160;(0x1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca12f0696b37da9b4079ce06b53d0871" name="aca12f0696b37da9b4079ce06b53d0871"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca12f0696b37da9b4079ce06b53d0871">&#9670;&#160;</a></span>DDRCTL_SBRCTL_SCRUB_EN_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SBRCTL_SCRUB_EN_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#acd4560d68a7df109d44a5cdfcbc308ae">DDRCTL_SBRCTL_SCRUB_EN_SHIFT</a>) &amp; <a class="code hl_define" href="#abca83a96b9f5e21c7c23bc69ac3d68b2">DDRCTL_SBRCTL_SCRUB_EN_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="acd4560d68a7df109d44a5cdfcbc308ae" name="acd4560d68a7df109d44a5cdfcbc308ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd4560d68a7df109d44a5cdfcbc308ae">&#9670;&#160;</a></span>DDRCTL_SBRCTL_SCRUB_EN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SBRCTL_SCRUB_EN_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a475c82d9740c2fab8f254dc6bebd114f" name="a475c82d9740c2fab8f254dc6bebd114f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a475c82d9740c2fab8f254dc6bebd114f">&#9670;&#160;</a></span>DDRCTL_SBRCTL_SCRUB_INTERVAL_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SBRCTL_SCRUB_INTERVAL_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a4ccafbe92f5e66e522182886f0f6ccfe">DDRCTL_SBRCTL_SCRUB_INTERVAL_MASK</a>) &gt;&gt; <a class="code hl_define" href="#aac9d9372b94543377674e84dcb9f35e8">DDRCTL_SBRCTL_SCRUB_INTERVAL_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a4ccafbe92f5e66e522182886f0f6ccfe"><div class="ttname"><a href="#a4ccafbe92f5e66e522182886f0f6ccfe">DDRCTL_SBRCTL_SCRUB_INTERVAL_MASK</a></div><div class="ttdeci">#define DDRCTL_SBRCTL_SCRUB_INTERVAL_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3501</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_aac9d9372b94543377674e84dcb9f35e8"><div class="ttname"><a href="#aac9d9372b94543377674e84dcb9f35e8">DDRCTL_SBRCTL_SCRUB_INTERVAL_SHIFT</a></div><div class="ttdeci">#define DDRCTL_SBRCTL_SCRUB_INTERVAL_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3502</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a4ccafbe92f5e66e522182886f0f6ccfe" name="a4ccafbe92f5e66e522182886f0f6ccfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ccafbe92f5e66e522182886f0f6ccfe">&#9670;&#160;</a></span>DDRCTL_SBRCTL_SCRUB_INTERVAL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SBRCTL_SCRUB_INTERVAL_MASK&#160;&#160;&#160;(0x1FFF00UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3fb7cfdeb7f759866726da9530804b44" name="a3fb7cfdeb7f759866726da9530804b44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fb7cfdeb7f759866726da9530804b44">&#9670;&#160;</a></span>DDRCTL_SBRCTL_SCRUB_INTERVAL_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SBRCTL_SCRUB_INTERVAL_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#aac9d9372b94543377674e84dcb9f35e8">DDRCTL_SBRCTL_SCRUB_INTERVAL_SHIFT</a>) &amp; <a class="code hl_define" href="#a4ccafbe92f5e66e522182886f0f6ccfe">DDRCTL_SBRCTL_SCRUB_INTERVAL_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="aac9d9372b94543377674e84dcb9f35e8" name="aac9d9372b94543377674e84dcb9f35e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac9d9372b94543377674e84dcb9f35e8">&#9670;&#160;</a></span>DDRCTL_SBRCTL_SCRUB_INTERVAL_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SBRCTL_SCRUB_INTERVAL_SHIFT&#160;&#160;&#160;(8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae5b4f7424d06d6183ef16c45a4a00a03" name="ae5b4f7424d06d6183ef16c45a4a00a03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5b4f7424d06d6183ef16c45a4a00a03">&#9670;&#160;</a></span>DDRCTL_SBRCTL_SCRUB_MODE_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SBRCTL_SCRUB_MODE_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a153737b9dce0e08e62afa1ad03d80329">DDRCTL_SBRCTL_SCRUB_MODE_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a0fb254c107d26835c96da293f4a015e5">DDRCTL_SBRCTL_SCRUB_MODE_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a0fb254c107d26835c96da293f4a015e5"><div class="ttname"><a href="#a0fb254c107d26835c96da293f4a015e5">DDRCTL_SBRCTL_SCRUB_MODE_SHIFT</a></div><div class="ttdeci">#define DDRCTL_SBRCTL_SCRUB_MODE_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3527</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a153737b9dce0e08e62afa1ad03d80329"><div class="ttname"><a href="#a153737b9dce0e08e62afa1ad03d80329">DDRCTL_SBRCTL_SCRUB_MODE_MASK</a></div><div class="ttdeci">#define DDRCTL_SBRCTL_SCRUB_MODE_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3526</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a153737b9dce0e08e62afa1ad03d80329" name="a153737b9dce0e08e62afa1ad03d80329"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a153737b9dce0e08e62afa1ad03d80329">&#9670;&#160;</a></span>DDRCTL_SBRCTL_SCRUB_MODE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SBRCTL_SCRUB_MODE_MASK&#160;&#160;&#160;(0x4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac9edfc36f519789df54d64605094ff44" name="ac9edfc36f519789df54d64605094ff44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9edfc36f519789df54d64605094ff44">&#9670;&#160;</a></span>DDRCTL_SBRCTL_SCRUB_MODE_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SBRCTL_SCRUB_MODE_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a0fb254c107d26835c96da293f4a015e5">DDRCTL_SBRCTL_SCRUB_MODE_SHIFT</a>) &amp; <a class="code hl_define" href="#a153737b9dce0e08e62afa1ad03d80329">DDRCTL_SBRCTL_SCRUB_MODE_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a0fb254c107d26835c96da293f4a015e5" name="a0fb254c107d26835c96da293f4a015e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fb254c107d26835c96da293f4a015e5">&#9670;&#160;</a></span>DDRCTL_SBRCTL_SCRUB_MODE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SBRCTL_SCRUB_MODE_SHIFT&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9024a748bf06016a820707551d3772d" name="ab9024a748bf06016a820707551d3772d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9024a748bf06016a820707551d3772d">&#9670;&#160;</a></span>DDRCTL_SBRSTAT_SCRUB_BUSY_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SBRSTAT_SCRUB_BUSY_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a0055263932bb66b9e78cceb6d0d27e73">DDRCTL_SBRSTAT_SCRUB_BUSY_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a6568c9bfa9ca84d7c0d42f07a6fa1496">DDRCTL_SBRSTAT_SCRUB_BUSY_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a0055263932bb66b9e78cceb6d0d27e73"><div class="ttname"><a href="#a0055263932bb66b9e78cceb6d0d27e73">DDRCTL_SBRSTAT_SCRUB_BUSY_MASK</a></div><div class="ttdeci">#define DDRCTL_SBRSTAT_SCRUB_BUSY_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3574</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a6568c9bfa9ca84d7c0d42f07a6fa1496"><div class="ttname"><a href="#a6568c9bfa9ca84d7c0d42f07a6fa1496">DDRCTL_SBRSTAT_SCRUB_BUSY_SHIFT</a></div><div class="ttdeci">#define DDRCTL_SBRSTAT_SCRUB_BUSY_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3575</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a0055263932bb66b9e78cceb6d0d27e73" name="a0055263932bb66b9e78cceb6d0d27e73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0055263932bb66b9e78cceb6d0d27e73">&#9670;&#160;</a></span>DDRCTL_SBRSTAT_SCRUB_BUSY_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SBRSTAT_SCRUB_BUSY_MASK&#160;&#160;&#160;(0x1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6568c9bfa9ca84d7c0d42f07a6fa1496" name="a6568c9bfa9ca84d7c0d42f07a6fa1496"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6568c9bfa9ca84d7c0d42f07a6fa1496">&#9670;&#160;</a></span>DDRCTL_SBRSTAT_SCRUB_BUSY_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SBRSTAT_SCRUB_BUSY_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a384787ba77458bc18737ff2759237525" name="a384787ba77458bc18737ff2759237525"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a384787ba77458bc18737ff2759237525">&#9670;&#160;</a></span>DDRCTL_SBRSTAT_SCRUB_DONE_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SBRSTAT_SCRUB_DONE_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#ac118417e64c0ea4d674d27bc4ea44465">DDRCTL_SBRSTAT_SCRUB_DONE_MASK</a>) &gt;&gt; <a class="code hl_define" href="#af647de6ab185fb4f1e9091fa12979ca6">DDRCTL_SBRSTAT_SCRUB_DONE_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ac118417e64c0ea4d674d27bc4ea44465"><div class="ttname"><a href="#ac118417e64c0ea4d674d27bc4ea44465">DDRCTL_SBRSTAT_SCRUB_DONE_MASK</a></div><div class="ttdeci">#define DDRCTL_SBRSTAT_SCRUB_DONE_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3563</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_af647de6ab185fb4f1e9091fa12979ca6"><div class="ttname"><a href="#af647de6ab185fb4f1e9091fa12979ca6">DDRCTL_SBRSTAT_SCRUB_DONE_SHIFT</a></div><div class="ttdeci">#define DDRCTL_SBRSTAT_SCRUB_DONE_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3564</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ac118417e64c0ea4d674d27bc4ea44465" name="ac118417e64c0ea4d674d27bc4ea44465"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac118417e64c0ea4d674d27bc4ea44465">&#9670;&#160;</a></span>DDRCTL_SBRSTAT_SCRUB_DONE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SBRSTAT_SCRUB_DONE_MASK&#160;&#160;&#160;(0x2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af647de6ab185fb4f1e9091fa12979ca6" name="af647de6ab185fb4f1e9091fa12979ca6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af647de6ab185fb4f1e9091fa12979ca6">&#9670;&#160;</a></span>DDRCTL_SBRSTAT_SCRUB_DONE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SBRSTAT_SCRUB_DONE_SHIFT&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a63ab94fb7d895c92644f387d20f795c2" name="a63ab94fb7d895c92644f387d20f795c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63ab94fb7d895c92644f387d20f795c2">&#9670;&#160;</a></span>DDRCTL_SBRWDATA0_SCRUB_PATTERN0_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SBRWDATA0_SCRUB_PATTERN0_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#ae4c0dab07959148598d47e39f04c74b4">DDRCTL_SBRWDATA0_SCRUB_PATTERN0_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a458ee3337e9e954321f7a93341717324">DDRCTL_SBRWDATA0_SCRUB_PATTERN0_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a458ee3337e9e954321f7a93341717324"><div class="ttname"><a href="#a458ee3337e9e954321f7a93341717324">DDRCTL_SBRWDATA0_SCRUB_PATTERN0_SHIFT</a></div><div class="ttdeci">#define DDRCTL_SBRWDATA0_SCRUB_PATTERN0_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3587</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ae4c0dab07959148598d47e39f04c74b4"><div class="ttname"><a href="#ae4c0dab07959148598d47e39f04c74b4">DDRCTL_SBRWDATA0_SCRUB_PATTERN0_MASK</a></div><div class="ttdeci">#define DDRCTL_SBRWDATA0_SCRUB_PATTERN0_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:3586</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ae4c0dab07959148598d47e39f04c74b4" name="ae4c0dab07959148598d47e39f04c74b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4c0dab07959148598d47e39f04c74b4">&#9670;&#160;</a></span>DDRCTL_SBRWDATA0_SCRUB_PATTERN0_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SBRWDATA0_SCRUB_PATTERN0_MASK&#160;&#160;&#160;(0xFFFFFFFFUL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af2c87864790d4426b6558560429ba00b" name="af2c87864790d4426b6558560429ba00b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2c87864790d4426b6558560429ba00b">&#9670;&#160;</a></span>DDRCTL_SBRWDATA0_SCRUB_PATTERN0_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SBRWDATA0_SCRUB_PATTERN0_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a458ee3337e9e954321f7a93341717324">DDRCTL_SBRWDATA0_SCRUB_PATTERN0_SHIFT</a>) &amp; <a class="code hl_define" href="#ae4c0dab07959148598d47e39f04c74b4">DDRCTL_SBRWDATA0_SCRUB_PATTERN0_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a458ee3337e9e954321f7a93341717324" name="a458ee3337e9e954321f7a93341717324"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a458ee3337e9e954321f7a93341717324">&#9670;&#160;</a></span>DDRCTL_SBRWDATA0_SCRUB_PATTERN0_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SBRWDATA0_SCRUB_PATTERN0_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad56e8bee06b8305b35e8775dfd09360f" name="ad56e8bee06b8305b35e8775dfd09360f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad56e8bee06b8305b35e8775dfd09360f">&#9670;&#160;</a></span>DDRCTL_SCHED1_PAGECLOSE_TIMER_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SCHED1_PAGECLOSE_TIMER_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a018b01f3d563ce2dc0af0b4064458e8a">DDRCTL_SCHED1_PAGECLOSE_TIMER_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a83968eb453b72291e272949f84e13876">DDRCTL_SCHED1_PAGECLOSE_TIMER_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a018b01f3d563ce2dc0af0b4064458e8a"><div class="ttname"><a href="#a018b01f3d563ce2dc0af0b4064458e8a">DDRCTL_SCHED1_PAGECLOSE_TIMER_MASK</a></div><div class="ttdeci">#define DDRCTL_SCHED1_PAGECLOSE_TIMER_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2402</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a83968eb453b72291e272949f84e13876"><div class="ttname"><a href="#a83968eb453b72291e272949f84e13876">DDRCTL_SCHED1_PAGECLOSE_TIMER_SHIFT</a></div><div class="ttdeci">#define DDRCTL_SCHED1_PAGECLOSE_TIMER_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2403</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a018b01f3d563ce2dc0af0b4064458e8a" name="a018b01f3d563ce2dc0af0b4064458e8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a018b01f3d563ce2dc0af0b4064458e8a">&#9670;&#160;</a></span>DDRCTL_SCHED1_PAGECLOSE_TIMER_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SCHED1_PAGECLOSE_TIMER_MASK&#160;&#160;&#160;(0xFFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a105a5db94ee55e91181f59e24ad0ee38" name="a105a5db94ee55e91181f59e24ad0ee38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a105a5db94ee55e91181f59e24ad0ee38">&#9670;&#160;</a></span>DDRCTL_SCHED1_PAGECLOSE_TIMER_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SCHED1_PAGECLOSE_TIMER_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a83968eb453b72291e272949f84e13876">DDRCTL_SCHED1_PAGECLOSE_TIMER_SHIFT</a>) &amp; <a class="code hl_define" href="#a018b01f3d563ce2dc0af0b4064458e8a">DDRCTL_SCHED1_PAGECLOSE_TIMER_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a83968eb453b72291e272949f84e13876" name="a83968eb453b72291e272949f84e13876"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83968eb453b72291e272949f84e13876">&#9670;&#160;</a></span>DDRCTL_SCHED1_PAGECLOSE_TIMER_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SCHED1_PAGECLOSE_TIMER_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af98414dca909efa2e1fcd351f4123eda" name="af98414dca909efa2e1fcd351f4123eda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af98414dca909efa2e1fcd351f4123eda">&#9670;&#160;</a></span>DDRCTL_SCHED_FORCE_LOW_PRI_N_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SCHED_FORCE_LOW_PRI_N_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a36aead48556f070987bd8d8deca665a8">DDRCTL_SCHED_FORCE_LOW_PRI_N_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a0d6db62220a77456cbf77c70053a2d4c">DDRCTL_SCHED_FORCE_LOW_PRI_N_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a0d6db62220a77456cbf77c70053a2d4c"><div class="ttname"><a href="#a0d6db62220a77456cbf77c70053a2d4c">DDRCTL_SCHED_FORCE_LOW_PRI_N_SHIFT</a></div><div class="ttdeci">#define DDRCTL_SCHED_FORCE_LOW_PRI_N_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2388</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a36aead48556f070987bd8d8deca665a8"><div class="ttname"><a href="#a36aead48556f070987bd8d8deca665a8">DDRCTL_SCHED_FORCE_LOW_PRI_N_MASK</a></div><div class="ttdeci">#define DDRCTL_SCHED_FORCE_LOW_PRI_N_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2387</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a36aead48556f070987bd8d8deca665a8" name="a36aead48556f070987bd8d8deca665a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36aead48556f070987bd8d8deca665a8">&#9670;&#160;</a></span>DDRCTL_SCHED_FORCE_LOW_PRI_N_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SCHED_FORCE_LOW_PRI_N_MASK&#160;&#160;&#160;(0x1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff4112dc7292b66f7464c006f91b19ae" name="aff4112dc7292b66f7464c006f91b19ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff4112dc7292b66f7464c006f91b19ae">&#9670;&#160;</a></span>DDRCTL_SCHED_FORCE_LOW_PRI_N_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SCHED_FORCE_LOW_PRI_N_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a0d6db62220a77456cbf77c70053a2d4c">DDRCTL_SCHED_FORCE_LOW_PRI_N_SHIFT</a>) &amp; <a class="code hl_define" href="#a36aead48556f070987bd8d8deca665a8">DDRCTL_SCHED_FORCE_LOW_PRI_N_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a0d6db62220a77456cbf77c70053a2d4c" name="a0d6db62220a77456cbf77c70053a2d4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d6db62220a77456cbf77c70053a2d4c">&#9670;&#160;</a></span>DDRCTL_SCHED_FORCE_LOW_PRI_N_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SCHED_FORCE_LOW_PRI_N_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acacabda3fa5982262cf526596f08437f" name="acacabda3fa5982262cf526596f08437f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acacabda3fa5982262cf526596f08437f">&#9670;&#160;</a></span>DDRCTL_SCHED_GO2CRITICAL_HYSTERESIS_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SCHED_GO2CRITICAL_HYSTERESIS_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a096036119de95bd903d40a5139765858">DDRCTL_SCHED_GO2CRITICAL_HYSTERESIS_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a9dc7e167fbee3b39136d5245a9d27ff5">DDRCTL_SCHED_GO2CRITICAL_HYSTERESIS_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a096036119de95bd903d40a5139765858"><div class="ttname"><a href="#a096036119de95bd903d40a5139765858">DDRCTL_SCHED_GO2CRITICAL_HYSTERESIS_MASK</a></div><div class="ttdeci">#define DDRCTL_SCHED_GO2CRITICAL_HYSTERESIS_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2331</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a9dc7e167fbee3b39136d5245a9d27ff5"><div class="ttname"><a href="#a9dc7e167fbee3b39136d5245a9d27ff5">DDRCTL_SCHED_GO2CRITICAL_HYSTERESIS_SHIFT</a></div><div class="ttdeci">#define DDRCTL_SCHED_GO2CRITICAL_HYSTERESIS_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2332</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a096036119de95bd903d40a5139765858" name="a096036119de95bd903d40a5139765858"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a096036119de95bd903d40a5139765858">&#9670;&#160;</a></span>DDRCTL_SCHED_GO2CRITICAL_HYSTERESIS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SCHED_GO2CRITICAL_HYSTERESIS_MASK&#160;&#160;&#160;(0xFF0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d0c3846fbe5cf1ac94fbe97cbc0db03" name="a7d0c3846fbe5cf1ac94fbe97cbc0db03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d0c3846fbe5cf1ac94fbe97cbc0db03">&#9670;&#160;</a></span>DDRCTL_SCHED_GO2CRITICAL_HYSTERESIS_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SCHED_GO2CRITICAL_HYSTERESIS_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a9dc7e167fbee3b39136d5245a9d27ff5">DDRCTL_SCHED_GO2CRITICAL_HYSTERESIS_SHIFT</a>) &amp; <a class="code hl_define" href="#a096036119de95bd903d40a5139765858">DDRCTL_SCHED_GO2CRITICAL_HYSTERESIS_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a9dc7e167fbee3b39136d5245a9d27ff5" name="a9dc7e167fbee3b39136d5245a9d27ff5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9dc7e167fbee3b39136d5245a9d27ff5">&#9670;&#160;</a></span>DDRCTL_SCHED_GO2CRITICAL_HYSTERESIS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SCHED_GO2CRITICAL_HYSTERESIS_SHIFT&#160;&#160;&#160;(16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a83be1bc99b3c513afa8489a618b5b42c" name="a83be1bc99b3c513afa8489a618b5b42c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83be1bc99b3c513afa8489a618b5b42c">&#9670;&#160;</a></span>DDRCTL_SCHED_LPR_NUM_ENTRIES_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SCHED_LPR_NUM_ENTRIES_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a61d44d01355ee32371b3689e3b22ba6b">DDRCTL_SCHED_LPR_NUM_ENTRIES_MASK</a>) &gt;&gt; <a class="code hl_define" href="#ac9a7a7fb97def612d76924561effb5cb">DDRCTL_SCHED_LPR_NUM_ENTRIES_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a61d44d01355ee32371b3689e3b22ba6b"><div class="ttname"><a href="#a61d44d01355ee32371b3689e3b22ba6b">DDRCTL_SCHED_LPR_NUM_ENTRIES_MASK</a></div><div class="ttdeci">#define DDRCTL_SCHED_LPR_NUM_ENTRIES_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2347</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ac9a7a7fb97def612d76924561effb5cb"><div class="ttname"><a href="#ac9a7a7fb97def612d76924561effb5cb">DDRCTL_SCHED_LPR_NUM_ENTRIES_SHIFT</a></div><div class="ttdeci">#define DDRCTL_SCHED_LPR_NUM_ENTRIES_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2348</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a61d44d01355ee32371b3689e3b22ba6b" name="a61d44d01355ee32371b3689e3b22ba6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61d44d01355ee32371b3689e3b22ba6b">&#9670;&#160;</a></span>DDRCTL_SCHED_LPR_NUM_ENTRIES_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SCHED_LPR_NUM_ENTRIES_MASK&#160;&#160;&#160;(0x3F00U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a94ca53a03de10976b588d7e13af20d33" name="a94ca53a03de10976b588d7e13af20d33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94ca53a03de10976b588d7e13af20d33">&#9670;&#160;</a></span>DDRCTL_SCHED_LPR_NUM_ENTRIES_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SCHED_LPR_NUM_ENTRIES_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#ac9a7a7fb97def612d76924561effb5cb">DDRCTL_SCHED_LPR_NUM_ENTRIES_SHIFT</a>) &amp; <a class="code hl_define" href="#a61d44d01355ee32371b3689e3b22ba6b">DDRCTL_SCHED_LPR_NUM_ENTRIES_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="ac9a7a7fb97def612d76924561effb5cb" name="ac9a7a7fb97def612d76924561effb5cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9a7a7fb97def612d76924561effb5cb">&#9670;&#160;</a></span>DDRCTL_SCHED_LPR_NUM_ENTRIES_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SCHED_LPR_NUM_ENTRIES_SHIFT&#160;&#160;&#160;(8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4dfb0723f1e1cea50b87f1e11f1f69f8" name="a4dfb0723f1e1cea50b87f1e11f1f69f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dfb0723f1e1cea50b87f1e11f1f69f8">&#9670;&#160;</a></span>DDRCTL_SCHED_PAGECLOSE_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SCHED_PAGECLOSE_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a95ec20c9c509ed43b6b1083d6f4db8d6">DDRCTL_SCHED_PAGECLOSE_MASK</a>) &gt;&gt; <a class="code hl_define" href="#ac99a8154291674ff4079db45877a8843">DDRCTL_SCHED_PAGECLOSE_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a95ec20c9c509ed43b6b1083d6f4db8d6"><div class="ttname"><a href="#a95ec20c9c509ed43b6b1083d6f4db8d6">DDRCTL_SCHED_PAGECLOSE_MASK</a></div><div class="ttdeci">#define DDRCTL_SCHED_PAGECLOSE_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2361</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ac99a8154291674ff4079db45877a8843"><div class="ttname"><a href="#ac99a8154291674ff4079db45877a8843">DDRCTL_SCHED_PAGECLOSE_SHIFT</a></div><div class="ttdeci">#define DDRCTL_SCHED_PAGECLOSE_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2362</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a95ec20c9c509ed43b6b1083d6f4db8d6" name="a95ec20c9c509ed43b6b1083d6f4db8d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95ec20c9c509ed43b6b1083d6f4db8d6">&#9670;&#160;</a></span>DDRCTL_SCHED_PAGECLOSE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SCHED_PAGECLOSE_MASK&#160;&#160;&#160;(0x4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac9eb99bcd83a2b95ae484c5797c21066" name="ac9eb99bcd83a2b95ae484c5797c21066"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9eb99bcd83a2b95ae484c5797c21066">&#9670;&#160;</a></span>DDRCTL_SCHED_PAGECLOSE_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SCHED_PAGECLOSE_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#ac99a8154291674ff4079db45877a8843">DDRCTL_SCHED_PAGECLOSE_SHIFT</a>) &amp; <a class="code hl_define" href="#a95ec20c9c509ed43b6b1083d6f4db8d6">DDRCTL_SCHED_PAGECLOSE_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="ac99a8154291674ff4079db45877a8843" name="ac99a8154291674ff4079db45877a8843"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac99a8154291674ff4079db45877a8843">&#9670;&#160;</a></span>DDRCTL_SCHED_PAGECLOSE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SCHED_PAGECLOSE_SHIFT&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a70d6f176bc8f180be1ea112567722b99" name="a70d6f176bc8f180be1ea112567722b99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70d6f176bc8f180be1ea112567722b99">&#9670;&#160;</a></span>DDRCTL_SCHED_PREFER_WRITE_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SCHED_PREFER_WRITE_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a6426cb960bac689a9a69c3a119ae3a60">DDRCTL_SCHED_PREFER_WRITE_MASK</a>) &gt;&gt; <a class="code hl_define" href="#add670fdffbb80da1ab99b11765cca6ce">DDRCTL_SCHED_PREFER_WRITE_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a6426cb960bac689a9a69c3a119ae3a60"><div class="ttname"><a href="#a6426cb960bac689a9a69c3a119ae3a60">DDRCTL_SCHED_PREFER_WRITE_MASK</a></div><div class="ttdeci">#define DDRCTL_SCHED_PREFER_WRITE_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2374</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_add670fdffbb80da1ab99b11765cca6ce"><div class="ttname"><a href="#add670fdffbb80da1ab99b11765cca6ce">DDRCTL_SCHED_PREFER_WRITE_SHIFT</a></div><div class="ttdeci">#define DDRCTL_SCHED_PREFER_WRITE_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2375</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a6426cb960bac689a9a69c3a119ae3a60" name="a6426cb960bac689a9a69c3a119ae3a60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6426cb960bac689a9a69c3a119ae3a60">&#9670;&#160;</a></span>DDRCTL_SCHED_PREFER_WRITE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SCHED_PREFER_WRITE_MASK&#160;&#160;&#160;(0x2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a82dc65c7f3f4722140f1fa2cac98c1b8" name="a82dc65c7f3f4722140f1fa2cac98c1b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82dc65c7f3f4722140f1fa2cac98c1b8">&#9670;&#160;</a></span>DDRCTL_SCHED_PREFER_WRITE_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SCHED_PREFER_WRITE_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#add670fdffbb80da1ab99b11765cca6ce">DDRCTL_SCHED_PREFER_WRITE_SHIFT</a>) &amp; <a class="code hl_define" href="#a6426cb960bac689a9a69c3a119ae3a60">DDRCTL_SCHED_PREFER_WRITE_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="add670fdffbb80da1ab99b11765cca6ce" name="add670fdffbb80da1ab99b11765cca6ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add670fdffbb80da1ab99b11765cca6ce">&#9670;&#160;</a></span>DDRCTL_SCHED_PREFER_WRITE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SCHED_PREFER_WRITE_SHIFT&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a77a90aa2bd287f892b150ce9cde9465b" name="a77a90aa2bd287f892b150ce9cde9465b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77a90aa2bd287f892b150ce9cde9465b">&#9670;&#160;</a></span>DDRCTL_SCHED_RDWR_IDLE_GAP_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SCHED_RDWR_IDLE_GAP_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a490fea2a5a1ec69b0df6b4bdec04f729">DDRCTL_SCHED_RDWR_IDLE_GAP_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a097c9f52742343cfb3940383e845e671">DDRCTL_SCHED_RDWR_IDLE_GAP_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a097c9f52742343cfb3940383e845e671"><div class="ttname"><a href="#a097c9f52742343cfb3940383e845e671">DDRCTL_SCHED_RDWR_IDLE_GAP_SHIFT</a></div><div class="ttdeci">#define DDRCTL_SCHED_RDWR_IDLE_GAP_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2322</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a490fea2a5a1ec69b0df6b4bdec04f729"><div class="ttname"><a href="#a490fea2a5a1ec69b0df6b4bdec04f729">DDRCTL_SCHED_RDWR_IDLE_GAP_MASK</a></div><div class="ttdeci">#define DDRCTL_SCHED_RDWR_IDLE_GAP_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:2321</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a490fea2a5a1ec69b0df6b4bdec04f729" name="a490fea2a5a1ec69b0df6b4bdec04f729"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a490fea2a5a1ec69b0df6b4bdec04f729">&#9670;&#160;</a></span>DDRCTL_SCHED_RDWR_IDLE_GAP_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SCHED_RDWR_IDLE_GAP_MASK&#160;&#160;&#160;(0x7F000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a522966504d838f723d03f984ce22f210" name="a522966504d838f723d03f984ce22f210"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a522966504d838f723d03f984ce22f210">&#9670;&#160;</a></span>DDRCTL_SCHED_RDWR_IDLE_GAP_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SCHED_RDWR_IDLE_GAP_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a097c9f52742343cfb3940383e845e671">DDRCTL_SCHED_RDWR_IDLE_GAP_SHIFT</a>) &amp; <a class="code hl_define" href="#a490fea2a5a1ec69b0df6b4bdec04f729">DDRCTL_SCHED_RDWR_IDLE_GAP_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a097c9f52742343cfb3940383e845e671" name="a097c9f52742343cfb3940383e845e671"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a097c9f52742343cfb3940383e845e671">&#9670;&#160;</a></span>DDRCTL_SCHED_RDWR_IDLE_GAP_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_SCHED_RDWR_IDLE_GAP_SHIFT&#160;&#160;&#160;(24U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc61bd9b19b32cef45ae088ee48d4f56" name="adc61bd9b19b32cef45ae088ee48d4f56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc61bd9b19b32cef45ae088ee48d4f56">&#9670;&#160;</a></span>DDRCTL_STAT_OPERATING_MODE_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_STAT_OPERATING_MODE_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a15ab963d10cca01289943d88004361af">DDRCTL_STAT_OPERATING_MODE_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a4d4fb14549fd88a93f8c3f78f1a8a179">DDRCTL_STAT_OPERATING_MODE_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a15ab963d10cca01289943d88004361af"><div class="ttname"><a href="#a15ab963d10cca01289943d88004361af">DDRCTL_STAT_OPERATING_MODE_MASK</a></div><div class="ttdeci">#define DDRCTL_STAT_OPERATING_MODE_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:272</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a4d4fb14549fd88a93f8c3f78f1a8a179"><div class="ttname"><a href="#a4d4fb14549fd88a93f8c3f78f1a8a179">DDRCTL_STAT_OPERATING_MODE_SHIFT</a></div><div class="ttdeci">#define DDRCTL_STAT_OPERATING_MODE_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:273</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a15ab963d10cca01289943d88004361af" name="a15ab963d10cca01289943d88004361af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15ab963d10cca01289943d88004361af">&#9670;&#160;</a></span>DDRCTL_STAT_OPERATING_MODE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_STAT_OPERATING_MODE_MASK&#160;&#160;&#160;(0x7U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d4fb14549fd88a93f8c3f78f1a8a179" name="a4d4fb14549fd88a93f8c3f78f1a8a179"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d4fb14549fd88a93f8c3f78f1a8a179">&#9670;&#160;</a></span>DDRCTL_STAT_OPERATING_MODE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_STAT_OPERATING_MODE_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a957d3dc23d958708dc56cca8e428a725" name="a957d3dc23d958708dc56cca8e428a725"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a957d3dc23d958708dc56cca8e428a725">&#9670;&#160;</a></span>DDRCTL_STAT_SELFREF_TYPE_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_STAT_SELFREF_TYPE_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a064b606d9556f995a96f5e5eeb76d820">DDRCTL_STAT_SELFREF_TYPE_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a64d9d6bf964d17809b01260a6c6e1ca0">DDRCTL_STAT_SELFREF_TYPE_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a064b606d9556f995a96f5e5eeb76d820"><div class="ttname"><a href="#a064b606d9556f995a96f5e5eeb76d820">DDRCTL_STAT_SELFREF_TYPE_MASK</a></div><div class="ttdeci">#define DDRCTL_STAT_SELFREF_TYPE_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:250</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a64d9d6bf964d17809b01260a6c6e1ca0"><div class="ttname"><a href="#a64d9d6bf964d17809b01260a6c6e1ca0">DDRCTL_STAT_SELFREF_TYPE_SHIFT</a></div><div class="ttdeci">#define DDRCTL_STAT_SELFREF_TYPE_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:251</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a064b606d9556f995a96f5e5eeb76d820" name="a064b606d9556f995a96f5e5eeb76d820"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a064b606d9556f995a96f5e5eeb76d820">&#9670;&#160;</a></span>DDRCTL_STAT_SELFREF_TYPE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_STAT_SELFREF_TYPE_MASK&#160;&#160;&#160;(0x30U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a64d9d6bf964d17809b01260a6c6e1ca0" name="a64d9d6bf964d17809b01260a6c6e1ca0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64d9d6bf964d17809b01260a6c6e1ca0">&#9670;&#160;</a></span>DDRCTL_STAT_SELFREF_TYPE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_STAT_SELFREF_TYPE_SHIFT&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a68b535f6151aec200d7922f0b6d588ff" name="a68b535f6151aec200d7922f0b6d588ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68b535f6151aec200d7922f0b6d588ff">&#9670;&#160;</a></span>DDRCTL_ZQCTL0_DIS_AUTO_ZQ_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ZQCTL0_DIS_AUTO_ZQ_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a7b82f011ffee178acad402bb5df231aa">DDRCTL_ZQCTL0_DIS_AUTO_ZQ_MASK</a>) &gt;&gt; <a class="code hl_define" href="#abcb05acd91331618cbe97dd1729a5b7b">DDRCTL_ZQCTL0_DIS_AUTO_ZQ_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a7b82f011ffee178acad402bb5df231aa"><div class="ttname"><a href="#a7b82f011ffee178acad402bb5df231aa">DDRCTL_ZQCTL0_DIS_AUTO_ZQ_MASK</a></div><div class="ttdeci">#define DDRCTL_ZQCTL0_DIS_AUTO_ZQ_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1314</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_abcb05acd91331618cbe97dd1729a5b7b"><div class="ttname"><a href="#abcb05acd91331618cbe97dd1729a5b7b">DDRCTL_ZQCTL0_DIS_AUTO_ZQ_SHIFT</a></div><div class="ttdeci">#define DDRCTL_ZQCTL0_DIS_AUTO_ZQ_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1315</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a7b82f011ffee178acad402bb5df231aa" name="a7b82f011ffee178acad402bb5df231aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b82f011ffee178acad402bb5df231aa">&#9670;&#160;</a></span>DDRCTL_ZQCTL0_DIS_AUTO_ZQ_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ZQCTL0_DIS_AUTO_ZQ_MASK&#160;&#160;&#160;(0x80000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab577d4d2d333f2149d34c91243a59e74" name="ab577d4d2d333f2149d34c91243a59e74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab577d4d2d333f2149d34c91243a59e74">&#9670;&#160;</a></span>DDRCTL_ZQCTL0_DIS_AUTO_ZQ_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ZQCTL0_DIS_AUTO_ZQ_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#abcb05acd91331618cbe97dd1729a5b7b">DDRCTL_ZQCTL0_DIS_AUTO_ZQ_SHIFT</a>) &amp; <a class="code hl_define" href="#a7b82f011ffee178acad402bb5df231aa">DDRCTL_ZQCTL0_DIS_AUTO_ZQ_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="abcb05acd91331618cbe97dd1729a5b7b" name="abcb05acd91331618cbe97dd1729a5b7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcb05acd91331618cbe97dd1729a5b7b">&#9670;&#160;</a></span>DDRCTL_ZQCTL0_DIS_AUTO_ZQ_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ZQCTL0_DIS_AUTO_ZQ_SHIFT&#160;&#160;&#160;(31U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abe2bdf4deec7297886dafeebbfe94f37" name="abe2bdf4deec7297886dafeebbfe94f37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe2bdf4deec7297886dafeebbfe94f37">&#9670;&#160;</a></span>DDRCTL_ZQCTL0_DIS_SRX_ZQCL_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ZQCTL0_DIS_SRX_ZQCL_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#ade307bde1b017a660b2afe151558dcd6">DDRCTL_ZQCTL0_DIS_SRX_ZQCL_MASK</a>) &gt;&gt; <a class="code hl_define" href="#aff5ceac5e5bc1c6ec4759d67fdf99853">DDRCTL_ZQCTL0_DIS_SRX_ZQCL_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ade307bde1b017a660b2afe151558dcd6"><div class="ttname"><a href="#ade307bde1b017a660b2afe151558dcd6">DDRCTL_ZQCTL0_DIS_SRX_ZQCL_MASK</a></div><div class="ttdeci">#define DDRCTL_ZQCTL0_DIS_SRX_ZQCL_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1329</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_aff5ceac5e5bc1c6ec4759d67fdf99853"><div class="ttname"><a href="#aff5ceac5e5bc1c6ec4759d67fdf99853">DDRCTL_ZQCTL0_DIS_SRX_ZQCL_SHIFT</a></div><div class="ttdeci">#define DDRCTL_ZQCTL0_DIS_SRX_ZQCL_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1330</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ade307bde1b017a660b2afe151558dcd6" name="ade307bde1b017a660b2afe151558dcd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade307bde1b017a660b2afe151558dcd6">&#9670;&#160;</a></span>DDRCTL_ZQCTL0_DIS_SRX_ZQCL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ZQCTL0_DIS_SRX_ZQCL_MASK&#160;&#160;&#160;(0x40000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3ca6686bb094d29e29c3fe983dab9ba" name="ab3ca6686bb094d29e29c3fe983dab9ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3ca6686bb094d29e29c3fe983dab9ba">&#9670;&#160;</a></span>DDRCTL_ZQCTL0_DIS_SRX_ZQCL_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ZQCTL0_DIS_SRX_ZQCL_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#aff5ceac5e5bc1c6ec4759d67fdf99853">DDRCTL_ZQCTL0_DIS_SRX_ZQCL_SHIFT</a>) &amp; <a class="code hl_define" href="#ade307bde1b017a660b2afe151558dcd6">DDRCTL_ZQCTL0_DIS_SRX_ZQCL_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="aff5ceac5e5bc1c6ec4759d67fdf99853" name="aff5ceac5e5bc1c6ec4759d67fdf99853"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff5ceac5e5bc1c6ec4759d67fdf99853">&#9670;&#160;</a></span>DDRCTL_ZQCTL0_DIS_SRX_ZQCL_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ZQCTL0_DIS_SRX_ZQCL_SHIFT&#160;&#160;&#160;(30U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa0a7f62b817611798760efa65af5887a" name="aa0a7f62b817611798760efa65af5887a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0a7f62b817611798760efa65af5887a">&#9670;&#160;</a></span>DDRCTL_ZQCTL0_T_ZQ_LONG_NOP_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ZQCTL0_T_ZQ_LONG_NOP_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a05db7ae9d6dc1c3a7c2df5644054599f">DDRCTL_ZQCTL0_T_ZQ_LONG_NOP_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a5f69cb47dca05e1946bd7e329f9ebe0c">DDRCTL_ZQCTL0_T_ZQ_LONG_NOP_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a05db7ae9d6dc1c3a7c2df5644054599f"><div class="ttname"><a href="#a05db7ae9d6dc1c3a7c2df5644054599f">DDRCTL_ZQCTL0_T_ZQ_LONG_NOP_MASK</a></div><div class="ttdeci">#define DDRCTL_ZQCTL0_T_ZQ_LONG_NOP_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1360</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a5f69cb47dca05e1946bd7e329f9ebe0c"><div class="ttname"><a href="#a5f69cb47dca05e1946bd7e329f9ebe0c">DDRCTL_ZQCTL0_T_ZQ_LONG_NOP_SHIFT</a></div><div class="ttdeci">#define DDRCTL_ZQCTL0_T_ZQ_LONG_NOP_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1361</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a05db7ae9d6dc1c3a7c2df5644054599f" name="a05db7ae9d6dc1c3a7c2df5644054599f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05db7ae9d6dc1c3a7c2df5644054599f">&#9670;&#160;</a></span>DDRCTL_ZQCTL0_T_ZQ_LONG_NOP_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ZQCTL0_T_ZQ_LONG_NOP_MASK&#160;&#160;&#160;(0x3FF0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3028cb4664a760aa233027a3ffeeefda" name="a3028cb4664a760aa233027a3ffeeefda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3028cb4664a760aa233027a3ffeeefda">&#9670;&#160;</a></span>DDRCTL_ZQCTL0_T_ZQ_LONG_NOP_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ZQCTL0_T_ZQ_LONG_NOP_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a5f69cb47dca05e1946bd7e329f9ebe0c">DDRCTL_ZQCTL0_T_ZQ_LONG_NOP_SHIFT</a>) &amp; <a class="code hl_define" href="#a05db7ae9d6dc1c3a7c2df5644054599f">DDRCTL_ZQCTL0_T_ZQ_LONG_NOP_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a5f69cb47dca05e1946bd7e329f9ebe0c" name="a5f69cb47dca05e1946bd7e329f9ebe0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f69cb47dca05e1946bd7e329f9ebe0c">&#9670;&#160;</a></span>DDRCTL_ZQCTL0_T_ZQ_LONG_NOP_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ZQCTL0_T_ZQ_LONG_NOP_SHIFT&#160;&#160;&#160;(16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a740393c5962fe3727d232b2eafdb729b" name="a740393c5962fe3727d232b2eafdb729b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a740393c5962fe3727d232b2eafdb729b">&#9670;&#160;</a></span>DDRCTL_ZQCTL0_T_ZQ_SHORT_NOP_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ZQCTL0_T_ZQ_SHORT_NOP_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a4fe3b4a74f80c4f697866e97ca49dbff">DDRCTL_ZQCTL0_T_ZQ_SHORT_NOP_MASK</a>) &gt;&gt; <a class="code hl_define" href="#aedd6e67af6cd3554b8ee079739ba7267">DDRCTL_ZQCTL0_T_ZQ_SHORT_NOP_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a4fe3b4a74f80c4f697866e97ca49dbff"><div class="ttname"><a href="#a4fe3b4a74f80c4f697866e97ca49dbff">DDRCTL_ZQCTL0_T_ZQ_SHORT_NOP_MASK</a></div><div class="ttdeci">#define DDRCTL_ZQCTL0_T_ZQ_SHORT_NOP_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1374</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_aedd6e67af6cd3554b8ee079739ba7267"><div class="ttname"><a href="#aedd6e67af6cd3554b8ee079739ba7267">DDRCTL_ZQCTL0_T_ZQ_SHORT_NOP_SHIFT</a></div><div class="ttdeci">#define DDRCTL_ZQCTL0_T_ZQ_SHORT_NOP_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1375</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a4fe3b4a74f80c4f697866e97ca49dbff" name="a4fe3b4a74f80c4f697866e97ca49dbff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fe3b4a74f80c4f697866e97ca49dbff">&#9670;&#160;</a></span>DDRCTL_ZQCTL0_T_ZQ_SHORT_NOP_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ZQCTL0_T_ZQ_SHORT_NOP_MASK&#160;&#160;&#160;(0x3FFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42a60d43bc11307494d765210ff141a0" name="a42a60d43bc11307494d765210ff141a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42a60d43bc11307494d765210ff141a0">&#9670;&#160;</a></span>DDRCTL_ZQCTL0_T_ZQ_SHORT_NOP_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ZQCTL0_T_ZQ_SHORT_NOP_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#aedd6e67af6cd3554b8ee079739ba7267">DDRCTL_ZQCTL0_T_ZQ_SHORT_NOP_SHIFT</a>) &amp; <a class="code hl_define" href="#a4fe3b4a74f80c4f697866e97ca49dbff">DDRCTL_ZQCTL0_T_ZQ_SHORT_NOP_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="aedd6e67af6cd3554b8ee079739ba7267" name="aedd6e67af6cd3554b8ee079739ba7267"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedd6e67af6cd3554b8ee079739ba7267">&#9670;&#160;</a></span>DDRCTL_ZQCTL0_T_ZQ_SHORT_NOP_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ZQCTL0_T_ZQ_SHORT_NOP_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a225b38e060e623ee9024742a84887e4d" name="a225b38e060e623ee9024742a84887e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a225b38e060e623ee9024742a84887e4d">&#9670;&#160;</a></span>DDRCTL_ZQCTL0_ZQ_RESISTOR_SHARED_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ZQCTL0_ZQ_RESISTOR_SHARED_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a7e86ed5e18115a84837a470c50fc52df">DDRCTL_ZQCTL0_ZQ_RESISTOR_SHARED_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a8481d2626c8d80dea5fb15549004adbe">DDRCTL_ZQCTL0_ZQ_RESISTOR_SHARED_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a7e86ed5e18115a84837a470c50fc52df"><div class="ttname"><a href="#a7e86ed5e18115a84837a470c50fc52df">DDRCTL_ZQCTL0_ZQ_RESISTOR_SHARED_MASK</a></div><div class="ttdeci">#define DDRCTL_ZQCTL0_ZQ_RESISTOR_SHARED_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1344</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a8481d2626c8d80dea5fb15549004adbe"><div class="ttname"><a href="#a8481d2626c8d80dea5fb15549004adbe">DDRCTL_ZQCTL0_ZQ_RESISTOR_SHARED_SHIFT</a></div><div class="ttdeci">#define DDRCTL_ZQCTL0_ZQ_RESISTOR_SHARED_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1345</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a7e86ed5e18115a84837a470c50fc52df" name="a7e86ed5e18115a84837a470c50fc52df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e86ed5e18115a84837a470c50fc52df">&#9670;&#160;</a></span>DDRCTL_ZQCTL0_ZQ_RESISTOR_SHARED_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ZQCTL0_ZQ_RESISTOR_SHARED_MASK&#160;&#160;&#160;(0x20000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b7aac6b447aafd1c5b196e81c8a872b" name="a2b7aac6b447aafd1c5b196e81c8a872b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b7aac6b447aafd1c5b196e81c8a872b">&#9670;&#160;</a></span>DDRCTL_ZQCTL0_ZQ_RESISTOR_SHARED_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ZQCTL0_ZQ_RESISTOR_SHARED_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a8481d2626c8d80dea5fb15549004adbe">DDRCTL_ZQCTL0_ZQ_RESISTOR_SHARED_SHIFT</a>) &amp; <a class="code hl_define" href="#a7e86ed5e18115a84837a470c50fc52df">DDRCTL_ZQCTL0_ZQ_RESISTOR_SHARED_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a8481d2626c8d80dea5fb15549004adbe" name="a8481d2626c8d80dea5fb15549004adbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8481d2626c8d80dea5fb15549004adbe">&#9670;&#160;</a></span>DDRCTL_ZQCTL0_ZQ_RESISTOR_SHARED_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ZQCTL0_ZQ_RESISTOR_SHARED_SHIFT&#160;&#160;&#160;(29U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d7fe29a2890dea9de03b91da4fe9887" name="a9d7fe29a2890dea9de03b91da4fe9887"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d7fe29a2890dea9de03b91da4fe9887">&#9670;&#160;</a></span>DDRCTL_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#a7dfaa9a81e4542a1f8e871a71a4684e0">DDRCTL_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a407d8a8cff61dc99b48fa2fc9149fa67">DDRCTL_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a407d8a8cff61dc99b48fa2fc9149fa67"><div class="ttname"><a href="#a407d8a8cff61dc99b48fa2fc9149fa67">DDRCTL_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_SHIFT</a></div><div class="ttdeci">#define DDRCTL_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1390</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a7dfaa9a81e4542a1f8e871a71a4684e0"><div class="ttname"><a href="#a7dfaa9a81e4542a1f8e871a71a4684e0">DDRCTL_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_MASK</a></div><div class="ttdeci">#define DDRCTL_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1389</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a7dfaa9a81e4542a1f8e871a71a4684e0" name="a7dfaa9a81e4542a1f8e871a71a4684e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7dfaa9a81e4542a1f8e871a71a4684e0">&#9670;&#160;</a></span>DDRCTL_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_MASK&#160;&#160;&#160;(0xFFFFFUL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a945de05834d9fc8c64e00cd0699094eb" name="a945de05834d9fc8c64e00cd0699094eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a945de05834d9fc8c64e00cd0699094eb">&#9670;&#160;</a></span>DDRCTL_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_SET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &lt;&lt; <a class="code hl_define" href="#a407d8a8cff61dc99b48fa2fc9149fa67">DDRCTL_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_SHIFT</a>) &amp; <a class="code hl_define" href="#a7dfaa9a81e4542a1f8e871a71a4684e0">DDRCTL_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_MASK</a>)</div>
</div><!-- fragment -->
</div>
</div>
<a id="a407d8a8cff61dc99b48fa2fc9149fa67" name="a407d8a8cff61dc99b48fa2fc9149fa67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a407d8a8cff61dc99b48fa2fc9149fa67">&#9670;&#160;</a></span>DDRCTL_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ac657b3bca682fb8e80d366d99a90be" name="a5ac657b3bca682fb8e80d366d99a90be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ac657b3bca682fb8e80d366d99a90be">&#9670;&#160;</a></span>DDRCTL_ZQSTAT_ZQ_RESET_BUSY_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ZQSTAT_ZQ_RESET_BUSY_GET</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>x</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(x) &amp; <a class="code hl_define" href="#ade0d29eb0250df989686c806dbd5e170">DDRCTL_ZQSTAT_ZQ_RESET_BUSY_MASK</a>) &gt;&gt; <a class="code hl_define" href="#a8f5c9becf59f37e5f4fd20a3cb234ce4">DDRCTL_ZQSTAT_ZQ_RESET_BUSY_SHIFT</a>)</div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_a8f5c9becf59f37e5f4fd20a3cb234ce4"><div class="ttname"><a href="#a8f5c9becf59f37e5f4fd20a3cb234ce4">DDRCTL_ZQSTAT_ZQ_RESET_BUSY_SHIFT</a></div><div class="ttdeci">#define DDRCTL_ZQSTAT_ZQ_RESET_BUSY_SHIFT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1405</div></div>
<div class="ttc" id="ahpm__ddrctl__regs_8h_html_ade0d29eb0250df989686c806dbd5e170"><div class="ttname"><a href="#ade0d29eb0250df989686c806dbd5e170">DDRCTL_ZQSTAT_ZQ_RESET_BUSY_MASK</a></div><div class="ttdeci">#define DDRCTL_ZQSTAT_ZQ_RESET_BUSY_MASK</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:1404</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ade0d29eb0250df989686c806dbd5e170" name="ade0d29eb0250df989686c806dbd5e170"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade0d29eb0250df989686c806dbd5e170">&#9670;&#160;</a></span>DDRCTL_ZQSTAT_ZQ_RESET_BUSY_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ZQSTAT_ZQ_RESET_BUSY_MASK&#160;&#160;&#160;(0x1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f5c9becf59f37e5f4fd20a3cb234ce4" name="a8f5c9becf59f37e5f4fd20a3cb234ce4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f5c9becf59f37e5f4fd20a3cb234ce4">&#9670;&#160;</a></span>DDRCTL_ZQSTAT_ZQ_RESET_BUSY_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDRCTL_ZQSTAT_ZQ_RESET_BUSY_SHIFT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_167cfdde21eabf48398f9683f9505c8f.html">HPM6800</a></li><li class="navelem"><a class="el" href="dir_7e7cf4a74d6064280ca5f49b65fc101b.html">ip</a></li><li class="navelem"><a class="el" href="hpm__ddrctl__regs_8h.html">hpm_ddrctl_regs.h</a></li>
    <li class="footer">Generated on Mon Sep 30 2024 15:22:50 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0 </li>
  </ul>
</div>
</body>
</html>
