// Seed: 2664424958
module module_0;
  logic [7:0] id_2;
  assign id_2[1'b0] = 1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    input tri0 id_2,
    output tri0 id_3,
    output uwire id_4,
    input wire id_5,
    output tri1 id_6,
    output wire id_7,
    input supply1 id_8,
    output tri1 id_9,
    output tri id_10,
    output wor id_11,
    output tri1 id_12,
    input tri0 id_13,
    output uwire id_14
);
  wire id_16;
  module_0 modCall_1 ();
endmodule
