

================================================================
== Vitis HLS Report for 'cnn_lenet'
================================================================
* Date:           Thu Jan 30 18:34:55 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_lenet5
* Solution:       solution8 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  15.327 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+--------+--------+---------+
    |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
    |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
    +---------+---------+-----------+-----------+--------+--------+---------+
    |   595147|   595147|  11.903 ms|  11.903 ms|  595148|  595148|       no|
    +---------+---------+-----------+-----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |                                                                                     |                                                                          |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
        |                                       Instance                                      |                                  Module                                  |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
        +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |grp_cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop_fu_207  |cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop  |    26463|    26463|   0.529 ms|   0.529 ms|   26463|   26463|       no|
        |grp_cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop_fu_223                 |cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop                 |   190475|   190475|   3.809 ms|   3.809 ms|  190475|  190475|       no|
        |grp_cnn_lenet_Pipeline_col_loop2_kernelRow_Loop2_kernelCol_loop2_fu_234              |cnn_lenet_Pipeline_col_loop2_kernelRow_Loop2_kernelCol_loop2              |     3759|     3759|  75.180 us|  75.180 us|    3759|    3759|       no|
        |grp_SIGMOID_fu_244                                                                   |SIGMOID                                                                   |        9|        9|   0.180 us|   0.180 us|       1|       1|      yes|
        +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+---------+-----------+-----------+--------+--------+---------+

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- calculateLayer4_loop  |   378200|   378200|      3782|          -|          -|   100|        no|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    222|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        9|   21|   19308|  16288|    -|
|Memory           |        6|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    591|    -|
|Register         |        -|    -|     604|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       15|   21|   19912|  17101|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        5|    9|      18|     32|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+----+-------+------+-----+
    |                                       Instance                                      |                                  Module                                  | BRAM_18K| DSP|   FF  |  LUT | URAM|
    +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+----+-------+------+-----+
    |CTRL_bus_s_axi_U                                                                     |CTRL_bus_s_axi                                                            |        0|   0|     36|    40|    0|
    |Layer_Neurons_m_axi_U                                                                |Layer_Neurons_m_axi                                                       |        4|   0|    830|   734|    0|
    |Layer_Weights_m_axi_U                                                                |Layer_Weights_m_axi                                                       |        4|   0|    830|   734|    0|
    |grp_SIGMOID_fu_244                                                                   |SIGMOID                                                                   |        1|  11|    778|  2001|    0|
    |grp_cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop_fu_207  |cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop  |        0|   2|   2624|  2053|    0|
    |grp_cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop_fu_223                 |cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop                 |        0|   2|  13241|  8963|    0|
    |grp_cnn_lenet_Pipeline_col_loop2_kernelRow_Loop2_kernelCol_loop2_fu_234              |cnn_lenet_Pipeline_col_loop2_kernelRow_Loop2_kernelCol_loop2              |        0|   1|    234|   360|    0|
    |control_s_axi_U                                                                      |control_s_axi                                                             |        0|   0|    380|   680|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U46                                                   |fadd_32ns_32ns_32_4_full_dsp_1                                            |        0|   2|    227|   403|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U47                                                    |fmul_32ns_32ns_32_2_max_dsp_1                                             |        0|   3|    128|   320|    0|
    +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+----+-------+------+-----+
    |Total                                                                                |                                                                          |        9|  21|  19308| 16288|    0|
    +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+----+-------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory        |                 Module                | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Layer2_Neurons_CPU_U  |Layer2_Neurons_CPU_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|  1014|   32|     1|        32448|
    |Layer3_Neurons_CPU_U  |Layer3_Neurons_CPU_RAM_AUTO_1R1W       |        4|  0|   0|    0|  1250|   32|     1|        40000|
    +----------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                 |                                       |        6|  0|   0|    0|  2264|   64|     2|        72448|
    +----------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln73_1_fu_287_p2  |         +|   0|  0|  26|          19|          13|
    |add_ln73_fu_299_p2    |         +|   0|  0|  14|           7|           1|
    |add_ln74_1_fu_319_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln74_2_fu_324_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln74_fu_309_p2    |         +|   0|  0|  26|          19|           3|
    |icmp_ln73_fu_293_p2   |      icmp|   0|  0|  14|           7|           6|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 222|         180|         151|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |Layer2_Neurons_CPU_address0  |   14|          3|   10|         30|
    |Layer2_Neurons_CPU_ce0       |   14|          3|    1|          3|
    |Layer2_Neurons_CPU_ce1       |    9|          2|    1|          2|
    |Layer2_Neurons_CPU_we0       |    9|          2|    1|          2|
    |Layer3_Neurons_CPU_address0  |   14|          3|   11|         33|
    |Layer3_Neurons_CPU_ce0       |   14|          3|    1|          3|
    |Layer3_Neurons_CPU_we0       |    9|          2|    1|          2|
    |Layer_Neurons_ARVALID        |    9|          2|    1|          2|
    |Layer_Neurons_RREADY         |    9|          2|    1|          2|
    |Layer_Neurons_blk_n_AW       |    9|          2|    1|          2|
    |Layer_Neurons_blk_n_B        |    9|          2|    1|          2|
    |Layer_Neurons_blk_n_W        |    9|          2|    1|          2|
    |Layer_Weights_ARADDR         |   31|          6|   64|        384|
    |Layer_Weights_ARLEN          |   31|          6|   32|        192|
    |Layer_Weights_ARVALID        |   25|          5|    1|          5|
    |Layer_Weights_RREADY         |   25|          5|    1|          5|
    |Layer_Weights_blk_n_AR       |    9|          2|    1|          2|
    |Layer_Weights_blk_n_R        |    9|          2|    1|          2|
    |ap_NS_fsm                    |  147|         33|    1|         33|
    |grp_SIGMOID_fu_244_ap_ce     |   14|          3|    1|          3|
    |grp_SIGMOID_fu_244_ap_start  |   14|          3|    1|          3|
    |grp_SIGMOID_fu_244_x         |   20|          4|   32|        128|
    |grp_fu_473_ce                |   20|          4|    1|          4|
    |grp_fu_473_p0                |   20|          4|   32|        128|
    |grp_fu_473_p1                |   20|          4|   32|        128|
    |grp_fu_477_ce                |   20|          4|    1|          4|
    |grp_fu_477_p0                |   20|          4|   32|        128|
    |grp_fu_477_p1                |   20|          4|   32|        128|
    |i_fu_126                     |    9|          2|    7|         14|
    |phi_mul_fu_122               |    9|          2|   19|         38|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  591|        125|  322|       1414|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                               Name                                               | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Layer1_Neurons_CPU_read_reg_421                                                                   |  64|   0|   64|          0|
    |Layer1_Weights_CPU_read_reg_416                                                                   |  64|   0|   64|          0|
    |Layer2_Weights_CPU_read_reg_411                                                                   |  64|   0|   64|          0|
    |Layer3_Weights_CPU_read_reg_405                                                                   |  64|   0|   64|          0|
    |Layer_Neurons_addr_reg_432                                                                        |  64|   0|   64|          0|
    |Layer_Weights_addr_2_read_reg_458                                                                 |  32|   0|   32|          0|
    |Layer_Weights_addr_2_reg_441                                                                      |  64|   0|   64|          0|
    |ap_CS_fsm                                                                                         |  32|   0|   32|          0|
    |grp_SIGMOID_fu_244_ap_start_reg                                                                   |   1|   0|    1|          0|
    |grp_cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop_fu_207_ap_start_reg  |   1|   0|    1|          0|
    |grp_cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop_fu_223_ap_start_reg                 |   1|   0|    1|          0|
    |grp_cnn_lenet_Pipeline_col_loop2_kernelRow_Loop2_kernelCol_loop2_fu_234_ap_start_reg              |   1|   0|    1|          0|
    |i_fu_126                                                                                          |   7|   0|    7|          0|
    |phi_mul_fu_122                                                                                    |  19|   0|   19|          0|
    |somme_reg_463                                                                                     |  32|   0|   32|          0|
    |tmp_1_reg_468                                                                                     |  32|   0|   32|          0|
    |trunc_ln4_reg_447                                                                                 |  62|   0|   62|          0|
    +--------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                             | 604|   0|  604|          0|
    +--------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+---------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------------+-----+-----+------------+---------------+--------------+
|s_axi_CTRL_bus_AWVALID        |   in|    1|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_AWREADY        |  out|    1|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_AWADDR         |   in|    4|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_WVALID         |   in|    1|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_WREADY         |  out|    1|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_WDATA          |   in|   32|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_WSTRB          |   in|    4|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_ARVALID        |   in|    1|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_ARREADY        |  out|    1|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_ARADDR         |   in|    4|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_RVALID         |  out|    1|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_RREADY         |   in|    1|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_RDATA          |  out|   32|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_RRESP          |  out|    2|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_BVALID         |  out|    1|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_BREADY         |   in|    1|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_BRESP          |  out|    2|       s_axi|       CTRL_bus|   return void|
|s_axi_control_AWVALID         |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_AWREADY         |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_AWADDR          |   in|    7|       s_axi|        control|        scalar|
|s_axi_control_WVALID          |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_WREADY          |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_WDATA           |   in|   32|       s_axi|        control|        scalar|
|s_axi_control_WSTRB           |   in|    4|       s_axi|        control|        scalar|
|s_axi_control_ARVALID         |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_ARREADY         |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_ARADDR          |   in|    7|       s_axi|        control|        scalar|
|s_axi_control_RVALID          |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_RREADY          |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_RDATA           |  out|   32|       s_axi|        control|        scalar|
|s_axi_control_RRESP           |  out|    2|       s_axi|        control|        scalar|
|s_axi_control_BVALID          |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_BREADY          |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_BRESP           |  out|    2|       s_axi|        control|        scalar|
|ap_clk                        |   in|    1|  ap_ctrl_hs|      cnn_lenet|  return value|
|ap_rst_n                      |   in|    1|  ap_ctrl_hs|      cnn_lenet|  return value|
|interrupt                     |  out|    1|  ap_ctrl_hs|      cnn_lenet|  return value|
|m_axi_Layer_Neurons_AWVALID   |  out|    1|       m_axi|  Layer_Neurons|       pointer|
|m_axi_Layer_Neurons_AWREADY   |   in|    1|       m_axi|  Layer_Neurons|       pointer|
|m_axi_Layer_Neurons_AWADDR    |  out|   64|       m_axi|  Layer_Neurons|       pointer|
|m_axi_Layer_Neurons_AWID      |  out|    1|       m_axi|  Layer_Neurons|       pointer|
|m_axi_Layer_Neurons_AWLEN     |  out|    8|       m_axi|  Layer_Neurons|       pointer|
|m_axi_Layer_Neurons_AWSIZE    |  out|    3|       m_axi|  Layer_Neurons|       pointer|
|m_axi_Layer_Neurons_AWBURST   |  out|    2|       m_axi|  Layer_Neurons|       pointer|
|m_axi_Layer_Neurons_AWLOCK    |  out|    2|       m_axi|  Layer_Neurons|       pointer|
|m_axi_Layer_Neurons_AWCACHE   |  out|    4|       m_axi|  Layer_Neurons|       pointer|
|m_axi_Layer_Neurons_AWPROT    |  out|    3|       m_axi|  Layer_Neurons|       pointer|
|m_axi_Layer_Neurons_AWQOS     |  out|    4|       m_axi|  Layer_Neurons|       pointer|
|m_axi_Layer_Neurons_AWREGION  |  out|    4|       m_axi|  Layer_Neurons|       pointer|
|m_axi_Layer_Neurons_AWUSER    |  out|    1|       m_axi|  Layer_Neurons|       pointer|
|m_axi_Layer_Neurons_WVALID    |  out|    1|       m_axi|  Layer_Neurons|       pointer|
|m_axi_Layer_Neurons_WREADY    |   in|    1|       m_axi|  Layer_Neurons|       pointer|
|m_axi_Layer_Neurons_WDATA     |  out|   32|       m_axi|  Layer_Neurons|       pointer|
|m_axi_Layer_Neurons_WSTRB     |  out|    4|       m_axi|  Layer_Neurons|       pointer|
|m_axi_Layer_Neurons_WLAST     |  out|    1|       m_axi|  Layer_Neurons|       pointer|
|m_axi_Layer_Neurons_WID       |  out|    1|       m_axi|  Layer_Neurons|       pointer|
|m_axi_Layer_Neurons_WUSER     |  out|    1|       m_axi|  Layer_Neurons|       pointer|
|m_axi_Layer_Neurons_ARVALID   |  out|    1|       m_axi|  Layer_Neurons|       pointer|
|m_axi_Layer_Neurons_ARREADY   |   in|    1|       m_axi|  Layer_Neurons|       pointer|
|m_axi_Layer_Neurons_ARADDR    |  out|   64|       m_axi|  Layer_Neurons|       pointer|
|m_axi_Layer_Neurons_ARID      |  out|    1|       m_axi|  Layer_Neurons|       pointer|
|m_axi_Layer_Neurons_ARLEN     |  out|    8|       m_axi|  Layer_Neurons|       pointer|
|m_axi_Layer_Neurons_ARSIZE    |  out|    3|       m_axi|  Layer_Neurons|       pointer|
|m_axi_Layer_Neurons_ARBURST   |  out|    2|       m_axi|  Layer_Neurons|       pointer|
|m_axi_Layer_Neurons_ARLOCK    |  out|    2|       m_axi|  Layer_Neurons|       pointer|
|m_axi_Layer_Neurons_ARCACHE   |  out|    4|       m_axi|  Layer_Neurons|       pointer|
|m_axi_Layer_Neurons_ARPROT    |  out|    3|       m_axi|  Layer_Neurons|       pointer|
|m_axi_Layer_Neurons_ARQOS     |  out|    4|       m_axi|  Layer_Neurons|       pointer|
|m_axi_Layer_Neurons_ARREGION  |  out|    4|       m_axi|  Layer_Neurons|       pointer|
|m_axi_Layer_Neurons_ARUSER    |  out|    1|       m_axi|  Layer_Neurons|       pointer|
|m_axi_Layer_Neurons_RVALID    |   in|    1|       m_axi|  Layer_Neurons|       pointer|
|m_axi_Layer_Neurons_RREADY    |  out|    1|       m_axi|  Layer_Neurons|       pointer|
|m_axi_Layer_Neurons_RDATA     |   in|   32|       m_axi|  Layer_Neurons|       pointer|
|m_axi_Layer_Neurons_RLAST     |   in|    1|       m_axi|  Layer_Neurons|       pointer|
|m_axi_Layer_Neurons_RID       |   in|    1|       m_axi|  Layer_Neurons|       pointer|
|m_axi_Layer_Neurons_RUSER     |   in|    1|       m_axi|  Layer_Neurons|       pointer|
|m_axi_Layer_Neurons_RRESP     |   in|    2|       m_axi|  Layer_Neurons|       pointer|
|m_axi_Layer_Neurons_BVALID    |   in|    1|       m_axi|  Layer_Neurons|       pointer|
|m_axi_Layer_Neurons_BREADY    |  out|    1|       m_axi|  Layer_Neurons|       pointer|
|m_axi_Layer_Neurons_BRESP     |   in|    2|       m_axi|  Layer_Neurons|       pointer|
|m_axi_Layer_Neurons_BID       |   in|    1|       m_axi|  Layer_Neurons|       pointer|
|m_axi_Layer_Neurons_BUSER     |   in|    1|       m_axi|  Layer_Neurons|       pointer|
|m_axi_Layer_Weights_AWVALID   |  out|    1|       m_axi|  Layer_Weights|       pointer|
|m_axi_Layer_Weights_AWREADY   |   in|    1|       m_axi|  Layer_Weights|       pointer|
|m_axi_Layer_Weights_AWADDR    |  out|   64|       m_axi|  Layer_Weights|       pointer|
|m_axi_Layer_Weights_AWID      |  out|    1|       m_axi|  Layer_Weights|       pointer|
|m_axi_Layer_Weights_AWLEN     |  out|    8|       m_axi|  Layer_Weights|       pointer|
|m_axi_Layer_Weights_AWSIZE    |  out|    3|       m_axi|  Layer_Weights|       pointer|
|m_axi_Layer_Weights_AWBURST   |  out|    2|       m_axi|  Layer_Weights|       pointer|
|m_axi_Layer_Weights_AWLOCK    |  out|    2|       m_axi|  Layer_Weights|       pointer|
|m_axi_Layer_Weights_AWCACHE   |  out|    4|       m_axi|  Layer_Weights|       pointer|
|m_axi_Layer_Weights_AWPROT    |  out|    3|       m_axi|  Layer_Weights|       pointer|
|m_axi_Layer_Weights_AWQOS     |  out|    4|       m_axi|  Layer_Weights|       pointer|
|m_axi_Layer_Weights_AWREGION  |  out|    4|       m_axi|  Layer_Weights|       pointer|
|m_axi_Layer_Weights_AWUSER    |  out|    1|       m_axi|  Layer_Weights|       pointer|
|m_axi_Layer_Weights_WVALID    |  out|    1|       m_axi|  Layer_Weights|       pointer|
|m_axi_Layer_Weights_WREADY    |   in|    1|       m_axi|  Layer_Weights|       pointer|
|m_axi_Layer_Weights_WDATA     |  out|   32|       m_axi|  Layer_Weights|       pointer|
|m_axi_Layer_Weights_WSTRB     |  out|    4|       m_axi|  Layer_Weights|       pointer|
|m_axi_Layer_Weights_WLAST     |  out|    1|       m_axi|  Layer_Weights|       pointer|
|m_axi_Layer_Weights_WID       |  out|    1|       m_axi|  Layer_Weights|       pointer|
|m_axi_Layer_Weights_WUSER     |  out|    1|       m_axi|  Layer_Weights|       pointer|
|m_axi_Layer_Weights_ARVALID   |  out|    1|       m_axi|  Layer_Weights|       pointer|
|m_axi_Layer_Weights_ARREADY   |   in|    1|       m_axi|  Layer_Weights|       pointer|
|m_axi_Layer_Weights_ARADDR    |  out|   64|       m_axi|  Layer_Weights|       pointer|
|m_axi_Layer_Weights_ARID      |  out|    1|       m_axi|  Layer_Weights|       pointer|
|m_axi_Layer_Weights_ARLEN     |  out|    8|       m_axi|  Layer_Weights|       pointer|
|m_axi_Layer_Weights_ARSIZE    |  out|    3|       m_axi|  Layer_Weights|       pointer|
|m_axi_Layer_Weights_ARBURST   |  out|    2|       m_axi|  Layer_Weights|       pointer|
|m_axi_Layer_Weights_ARLOCK    |  out|    2|       m_axi|  Layer_Weights|       pointer|
|m_axi_Layer_Weights_ARCACHE   |  out|    4|       m_axi|  Layer_Weights|       pointer|
|m_axi_Layer_Weights_ARPROT    |  out|    3|       m_axi|  Layer_Weights|       pointer|
|m_axi_Layer_Weights_ARQOS     |  out|    4|       m_axi|  Layer_Weights|       pointer|
|m_axi_Layer_Weights_ARREGION  |  out|    4|       m_axi|  Layer_Weights|       pointer|
|m_axi_Layer_Weights_ARUSER    |  out|    1|       m_axi|  Layer_Weights|       pointer|
|m_axi_Layer_Weights_RVALID    |   in|    1|       m_axi|  Layer_Weights|       pointer|
|m_axi_Layer_Weights_RREADY    |  out|    1|       m_axi|  Layer_Weights|       pointer|
|m_axi_Layer_Weights_RDATA     |   in|   32|       m_axi|  Layer_Weights|       pointer|
|m_axi_Layer_Weights_RLAST     |   in|    1|       m_axi|  Layer_Weights|       pointer|
|m_axi_Layer_Weights_RID       |   in|    1|       m_axi|  Layer_Weights|       pointer|
|m_axi_Layer_Weights_RUSER     |   in|    1|       m_axi|  Layer_Weights|       pointer|
|m_axi_Layer_Weights_RRESP     |   in|    2|       m_axi|  Layer_Weights|       pointer|
|m_axi_Layer_Weights_BVALID    |   in|    1|       m_axi|  Layer_Weights|       pointer|
|m_axi_Layer_Weights_BREADY    |  out|    1|       m_axi|  Layer_Weights|       pointer|
|m_axi_Layer_Weights_BRESP     |   in|    2|       m_axi|  Layer_Weights|       pointer|
|m_axi_Layer_Weights_BID       |   in|    1|       m_axi|  Layer_Weights|       pointer|
|m_axi_Layer_Weights_BUSER     |   in|    1|       m_axi|  Layer_Weights|       pointer|
+------------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 28 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 5 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.77>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 33 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [cnn_lenet.cpp:30]   --->   Operation 34 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%Layer4_Neurons_CPU_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %Layer4_Neurons_CPU"   --->   Operation 35 'read' 'Layer4_Neurons_CPU_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%Layer3_Weights_CPU_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %Layer3_Weights_CPU"   --->   Operation 36 'read' 'Layer3_Weights_CPU_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "%Layer2_Weights_CPU_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %Layer2_Weights_CPU"   --->   Operation 37 'read' 'Layer2_Weights_CPU_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 38 [1/1] (1.00ns)   --->   "%Layer1_Weights_CPU_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %Layer1_Weights_CPU"   --->   Operation 38 'read' 'Layer1_Weights_CPU_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 39 [1/1] (1.00ns)   --->   "%Layer1_Neurons_CPU_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %Layer1_Neurons_CPU"   --->   Operation 39 'read' 'Layer1_Neurons_CPU_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%somme_61_loc = alloca i64 1"   --->   Operation 40 'alloca' 'somme_61_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (3.25ns)   --->   "%Layer2_Neurons_CPU = alloca i64 1" [cnn_lenet.cpp:26]   --->   Operation 41 'alloca' 'Layer2_Neurons_CPU' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 42 [1/1] (3.25ns)   --->   "%Layer3_Neurons_CPU = alloca i64 1" [cnn_lenet.cpp:27]   --->   Operation 42 'alloca' 'Layer3_Neurons_CPU' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 43 [2/2] (3.52ns)   --->   "%call_ln0 = call void @cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop, i32 %Layer_Weights, i32 %Layer_Neurons, i64 %Layer1_Weights_CPU_read, i64 %Layer1_Neurons_CPU_read, i32 %Layer2_Neurons_CPU, i32 %sigmoidLUT_1"   --->   Operation 43 'call' 'call_ln0' <Predicate = true> <Delay = 3.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %Layer4_Neurons_CPU_read, i32 2, i32 63" [cnn_lenet.cpp:73]   --->   Operation 44 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i62 %trunc_ln" [cnn_lenet.cpp:73]   --->   Operation 45 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%Layer_Neurons_addr = getelementptr i32 %Layer_Neurons, i64 %sext_ln73" [cnn_lenet.cpp:73]   --->   Operation 46 'getelementptr' 'Layer_Neurons_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln30 = store i7 0, i7 %i" [cnn_lenet.cpp:30]   --->   Operation 47 'store' 'store_ln30' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln0 = store i19 0, i19 %phi_mul"   --->   Operation 48 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 49 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop, i32 %Layer_Weights, i32 %Layer_Neurons, i64 %Layer1_Weights_CPU_read, i64 %Layer1_Neurons_CPU_read, i32 %Layer2_Neurons_CPU, i32 %sigmoidLUT_1"   --->   Operation 49 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 14.6>
ST_3 : Operation 50 [2/2] (3.52ns)   --->   "%call_ln0 = call void @cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop, i32 %Layer_Weights, i64 %Layer2_Weights_CPU_read, i32 %Layer2_Neurons_CPU, i32 %Layer3_Neurons_CPU, i32 %sigmoidLUT_1"   --->   Operation 50 'call' 'call_ln0' <Predicate = true> <Delay = 3.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 51 [1/1] (14.6ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %Layer_Neurons_addr, i32 100" [cnn_lenet.cpp:73]   --->   Operation 51 'writereq' 'empty' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_14" [cnn_lenet.cpp:5]   --->   Operation 52 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Layer_Neurons, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 841, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Layer_Neurons"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Layer_Weights, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 156, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Layer_Weights"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Layer1_Neurons_CPU, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Layer1_Neurons_CPU, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Layer1_Weights_CPU, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Layer1_Weights_CPU, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Layer2_Weights_CPU, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Layer2_Weights_CPU, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Layer3_Weights_CPU, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Layer3_Weights_CPU, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Layer4_Neurons_CPU, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_12, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Layer4_Neurons_CPU, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_13, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop, i32 %Layer_Weights, i64 %Layer2_Weights_CPU_read, i32 %Layer2_Neurons_CPU, i32 %Layer3_Neurons_CPU, i32 %sigmoidLUT_1"   --->   Operation 68 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln73 = br void %col_loop2" [cnn_lenet.cpp:73]   --->   Operation 69 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.68>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%phi_mul_load = load i19 %phi_mul" [cnn_lenet.cpp:74]   --->   Operation 70 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [cnn_lenet.cpp:73]   --->   Operation 71 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (2.16ns)   --->   "%add_ln73_1 = add i19 %phi_mul_load, i19 5004" [cnn_lenet.cpp:73]   --->   Operation 72 'add' 'add_ln73_1' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (1.87ns)   --->   "%icmp_ln73 = icmp_eq  i7 %i_1, i7 100" [cnn_lenet.cpp:73]   --->   Operation 73 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (1.87ns)   --->   "%add_ln73 = add i7 %i_1, i7 1" [cnn_lenet.cpp:73]   --->   Operation 74 'add' 'add_ln73' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %icmp_ln73, void %col_loop2.split, void %for.end252" [cnn_lenet.cpp:73]   --->   Operation 75 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i19 %phi_mul_load" [cnn_lenet.cpp:74]   --->   Operation 76 'zext' 'zext_ln74' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (2.16ns)   --->   "%add_ln74 = add i19 %phi_mul_load, i19 4" [cnn_lenet.cpp:74]   --->   Operation 77 'add' 'add_ln74' <Predicate = (!icmp_ln73)> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln74_1 = zext i19 %add_ln74" [cnn_lenet.cpp:74]   --->   Operation 78 'zext' 'zext_ln74_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (3.52ns)   --->   "%add_ln74_1 = add i64 %zext_ln74_1, i64 %Layer3_Weights_CPU_read" [cnn_lenet.cpp:74]   --->   Operation 79 'add' 'add_ln74_1' <Predicate = (!icmp_ln73)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (3.52ns)   --->   "%add_ln74_2 = add i64 %zext_ln74, i64 %Layer3_Weights_CPU_read" [cnn_lenet.cpp:74]   --->   Operation 80 'add' 'add_ln74_2' <Predicate = (!icmp_ln73)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln74_2, i32 2, i32 63" [cnn_lenet.cpp:74]   --->   Operation 81 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln74 = sext i62 %trunc_ln3" [cnn_lenet.cpp:74]   --->   Operation 82 'sext' 'sext_ln74' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%Layer_Weights_addr_2 = getelementptr i32 %Layer_Weights, i64 %sext_ln74" [cnn_lenet.cpp:74]   --->   Operation 83 'getelementptr' 'Layer_Weights_addr_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln74_1, i32 2, i32 63" [cnn_lenet.cpp:75]   --->   Operation 84 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (1.58ns)   --->   "%store_ln30 = store i7 %add_ln73, i7 %i" [cnn_lenet.cpp:30]   --->   Operation 85 'store' 'store_ln30' <Predicate = (!icmp_ln73)> <Delay = 1.58>
ST_5 : Operation 86 [1/1] (1.58ns)   --->   "%store_ln73 = store i19 %add_ln73_1, i19 %phi_mul" [cnn_lenet.cpp:73]   --->   Operation 86 'store' 'store_ln73' <Predicate = (!icmp_ln73)> <Delay = 1.58>

State 6 <SV = 5> <Delay = 14.6>
ST_6 : Operation 87 [8/8] (14.6ns)   --->   "%Layer_Weights_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %Layer_Weights_addr_2, i32 1" [cnn_lenet.cpp:74]   --->   Operation 87 'readreq' 'Layer_Weights_load_2_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 14.6>
ST_7 : Operation 88 [7/8] (14.6ns)   --->   "%Layer_Weights_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %Layer_Weights_addr_2, i32 1" [cnn_lenet.cpp:74]   --->   Operation 88 'readreq' 'Layer_Weights_load_2_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln75 = sext i62 %trunc_ln4" [cnn_lenet.cpp:75]   --->   Operation 89 'sext' 'sext_ln75' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%Layer_Weights_addr = getelementptr i32 %Layer_Weights, i64 %sext_ln75" [cnn_lenet.cpp:75]   --->   Operation 90 'getelementptr' 'Layer_Weights_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [8/8] (14.6ns)   --->   "%empty_83 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %Layer_Weights_addr, i32 1250" [cnn_lenet.cpp:75]   --->   Operation 91 'readreq' 'empty_83' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 14.6>
ST_8 : Operation 92 [6/8] (14.6ns)   --->   "%Layer_Weights_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %Layer_Weights_addr_2, i32 1" [cnn_lenet.cpp:74]   --->   Operation 92 'readreq' 'Layer_Weights_load_2_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 93 [7/8] (14.6ns)   --->   "%empty_83 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %Layer_Weights_addr, i32 1250" [cnn_lenet.cpp:75]   --->   Operation 93 'readreq' 'empty_83' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 14.6>
ST_9 : Operation 94 [5/8] (14.6ns)   --->   "%Layer_Weights_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %Layer_Weights_addr_2, i32 1" [cnn_lenet.cpp:74]   --->   Operation 94 'readreq' 'Layer_Weights_load_2_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 95 [6/8] (14.6ns)   --->   "%empty_83 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %Layer_Weights_addr, i32 1250" [cnn_lenet.cpp:75]   --->   Operation 95 'readreq' 'empty_83' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 14.6>
ST_10 : Operation 96 [4/8] (14.6ns)   --->   "%Layer_Weights_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %Layer_Weights_addr_2, i32 1" [cnn_lenet.cpp:74]   --->   Operation 96 'readreq' 'Layer_Weights_load_2_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 97 [5/8] (14.6ns)   --->   "%empty_83 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %Layer_Weights_addr, i32 1250" [cnn_lenet.cpp:75]   --->   Operation 97 'readreq' 'empty_83' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 14.6>
ST_11 : Operation 98 [3/8] (14.6ns)   --->   "%Layer_Weights_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %Layer_Weights_addr_2, i32 1" [cnn_lenet.cpp:74]   --->   Operation 98 'readreq' 'Layer_Weights_load_2_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 99 [4/8] (14.6ns)   --->   "%empty_83 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %Layer_Weights_addr, i32 1250" [cnn_lenet.cpp:75]   --->   Operation 99 'readreq' 'empty_83' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 14.6>
ST_12 : Operation 100 [2/8] (14.6ns)   --->   "%Layer_Weights_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %Layer_Weights_addr_2, i32 1" [cnn_lenet.cpp:74]   --->   Operation 100 'readreq' 'Layer_Weights_load_2_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 101 [3/8] (14.6ns)   --->   "%empty_83 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %Layer_Weights_addr, i32 1250" [cnn_lenet.cpp:75]   --->   Operation 101 'readreq' 'empty_83' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 14.6>
ST_13 : Operation 102 [1/8] (14.6ns)   --->   "%Layer_Weights_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %Layer_Weights_addr_2, i32 1" [cnn_lenet.cpp:74]   --->   Operation 102 'readreq' 'Layer_Weights_load_2_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 103 [2/8] (14.6ns)   --->   "%empty_83 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %Layer_Weights_addr, i32 1250" [cnn_lenet.cpp:75]   --->   Operation 103 'readreq' 'empty_83' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 14.6>
ST_14 : Operation 104 [1/1] (14.6ns)   --->   "%Layer_Weights_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %Layer_Weights_addr_2" [cnn_lenet.cpp:74]   --->   Operation 104 'read' 'Layer_Weights_addr_2_read' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 105 [1/8] (14.6ns)   --->   "%empty_83 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %Layer_Weights_addr, i32 1250" [cnn_lenet.cpp:75]   --->   Operation 105 'readreq' 'empty_83' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 1.58>
ST_15 : Operation 106 [1/1] (0.00ns)   --->   "%somme = bitcast i32 %Layer_Weights_addr_2_read" [cnn_lenet.cpp:74]   --->   Operation 106 'bitcast' 'somme' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 107 [2/2] (1.58ns)   --->   "%call_ln74 = call void @cnn_lenet_Pipeline_col_loop2_kernelRow_Loop2_kernelCol_loop2, i32 %somme, i32 %Layer_Weights, i62 %trunc_ln4, i32 %Layer3_Neurons_CPU, i32 %somme_61_loc" [cnn_lenet.cpp:74]   --->   Operation 107 'call' 'call_ln74' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 108 [1/2] (0.00ns)   --->   "%call_ln74 = call void @cnn_lenet_Pipeline_col_loop2_kernelRow_Loop2_kernelCol_loop2, i32 %somme, i32 %Layer_Weights, i62 %trunc_ln4, i32 %Layer3_Neurons_CPU, i32 %somme_61_loc" [cnn_lenet.cpp:74]   --->   Operation 108 'call' 'call_ln74' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 5.43>
ST_17 : Operation 109 [1/1] (0.00ns)   --->   "%somme_61_loc_load = load i32 %somme_61_loc"   --->   Operation 109 'load' 'somme_61_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 110 [10/10] (5.43ns)   --->   "%tmp_1 = call i32 @SIGMOID, i32 %somme_61_loc_load, i32 %sigmoidLUT_1" [cnn_lenet.cpp:80]   --->   Operation 110 'call' 'tmp_1' <Predicate = true> <Delay = 5.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 13.9>
ST_18 : Operation 111 [9/10] (13.9ns)   --->   "%tmp_1 = call i32 @SIGMOID, i32 %somme_61_loc_load, i32 %sigmoidLUT_1" [cnn_lenet.cpp:80]   --->   Operation 111 'call' 'tmp_1' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 13.9>
ST_19 : Operation 112 [8/10] (13.9ns)   --->   "%tmp_1 = call i32 @SIGMOID, i32 %somme_61_loc_load, i32 %sigmoidLUT_1" [cnn_lenet.cpp:80]   --->   Operation 112 'call' 'tmp_1' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 13.9>
ST_20 : Operation 113 [7/10] (13.9ns)   --->   "%tmp_1 = call i32 @SIGMOID, i32 %somme_61_loc_load, i32 %sigmoidLUT_1" [cnn_lenet.cpp:80]   --->   Operation 113 'call' 'tmp_1' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 13.9>
ST_21 : Operation 114 [6/10] (13.9ns)   --->   "%tmp_1 = call i32 @SIGMOID, i32 %somme_61_loc_load, i32 %sigmoidLUT_1" [cnn_lenet.cpp:80]   --->   Operation 114 'call' 'tmp_1' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 13.9>
ST_22 : Operation 115 [5/10] (13.9ns)   --->   "%tmp_1 = call i32 @SIGMOID, i32 %somme_61_loc_load, i32 %sigmoidLUT_1" [cnn_lenet.cpp:80]   --->   Operation 115 'call' 'tmp_1' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 13.9>
ST_23 : Operation 116 [4/10] (13.9ns)   --->   "%tmp_1 = call i32 @SIGMOID, i32 %somme_61_loc_load, i32 %sigmoidLUT_1" [cnn_lenet.cpp:80]   --->   Operation 116 'call' 'tmp_1' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 13.9>
ST_24 : Operation 117 [3/10] (13.9ns)   --->   "%tmp_1 = call i32 @SIGMOID, i32 %somme_61_loc_load, i32 %sigmoidLUT_1" [cnn_lenet.cpp:80]   --->   Operation 117 'call' 'tmp_1' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 13.9>
ST_25 : Operation 118 [2/10] (13.9ns)   --->   "%tmp_1 = call i32 @SIGMOID, i32 %somme_61_loc_load, i32 %sigmoidLUT_1" [cnn_lenet.cpp:80]   --->   Operation 118 'call' 'tmp_1' <Predicate = true> <Delay = 13.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 4.24>
ST_26 : Operation 119 [1/10] (4.24ns)   --->   "%tmp_1 = call i32 @SIGMOID, i32 %somme_61_loc_load, i32 %sigmoidLUT_1" [cnn_lenet.cpp:80]   --->   Operation 119 'call' 'tmp_1' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 14.6>
ST_27 : Operation 120 [1/1] (0.00ns)   --->   "%speclooptripcount_ln30 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100" [cnn_lenet.cpp:30]   --->   Operation 120 'speclooptripcount' 'speclooptripcount_ln30' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 121 [1/1] (0.00ns)   --->   "%specloopname_ln73 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [cnn_lenet.cpp:73]   --->   Operation 121 'specloopname' 'specloopname_ln73' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 122 [1/1] (0.00ns)   --->   "%bitcast_ln80 = bitcast i32 %tmp_1" [cnn_lenet.cpp:80]   --->   Operation 122 'bitcast' 'bitcast_ln80' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 123 [1/1] (14.6ns)   --->   "%write_ln80 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %Layer_Neurons_addr, i32 %bitcast_ln80, i4 15" [cnn_lenet.cpp:80]   --->   Operation 123 'write' 'write_ln80' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln73 = br void %col_loop2" [cnn_lenet.cpp:73]   --->   Operation 124 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>

State 28 <SV = 5> <Delay = 14.6>
ST_28 : Operation 125 [5/5] (14.6ns)   --->   "%empty_84 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %Layer_Neurons_addr" [cnn_lenet.cpp:84]   --->   Operation 125 'writeresp' 'empty_84' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 6> <Delay = 14.6>
ST_29 : Operation 126 [4/5] (14.6ns)   --->   "%empty_84 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %Layer_Neurons_addr" [cnn_lenet.cpp:84]   --->   Operation 126 'writeresp' 'empty_84' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 7> <Delay = 14.6>
ST_30 : Operation 127 [3/5] (14.6ns)   --->   "%empty_84 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %Layer_Neurons_addr" [cnn_lenet.cpp:84]   --->   Operation 127 'writeresp' 'empty_84' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 8> <Delay = 14.6>
ST_31 : Operation 128 [2/5] (14.6ns)   --->   "%empty_84 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %Layer_Neurons_addr" [cnn_lenet.cpp:84]   --->   Operation 128 'writeresp' 'empty_84' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 9> <Delay = 14.6>
ST_32 : Operation 129 [1/5] (14.6ns)   --->   "%empty_84 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %Layer_Neurons_addr" [cnn_lenet.cpp:84]   --->   Operation 129 'writeresp' 'empty_84' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 130 [1/1] (0.00ns)   --->   "%ret_ln84 = ret" [cnn_lenet.cpp:84]   --->   Operation 130 'ret' 'ret_ln84' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Layer_Neurons]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ Layer_Weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ Layer1_Neurons_CPU]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Layer1_Weights_CPU]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Layer2_Weights_CPU]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Layer3_Weights_CPU]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Layer4_Neurons_CPU]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sigmoidLUT_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_mul                   (alloca           ) [ 011111111111111111111111111100000]
i                         (alloca           ) [ 011111111111111111111111111100000]
Layer4_Neurons_CPU_read   (read             ) [ 000000000000000000000000000000000]
Layer3_Weights_CPU_read   (read             ) [ 001111111111111111111111111100000]
Layer2_Weights_CPU_read   (read             ) [ 001110000000000000000000000000000]
Layer1_Weights_CPU_read   (read             ) [ 001000000000000000000000000000000]
Layer1_Neurons_CPU_read   (read             ) [ 001000000000000000000000000000000]
somme_61_loc              (alloca           ) [ 001111111111111111111111111100000]
Layer2_Neurons_CPU        (alloca           ) [ 001110000000000000000000000000000]
Layer3_Neurons_CPU        (alloca           ) [ 001111111111111111111111111100000]
trunc_ln                  (partselect       ) [ 000000000000000000000000000000000]
sext_ln73                 (sext             ) [ 000000000000000000000000000000000]
Layer_Neurons_addr        (getelementptr    ) [ 001111111111111111111111111111111]
store_ln30                (store            ) [ 000000000000000000000000000000000]
store_ln0                 (store            ) [ 000000000000000000000000000000000]
call_ln0                  (call             ) [ 000000000000000000000000000000000]
empty                     (writereq         ) [ 000000000000000000000000000000000]
spectopmodule_ln5         (spectopmodule    ) [ 000000000000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 000000000000000000000000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 000000000000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 000000000000000000000000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 000000000000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 000000000000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 000000000000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 000000000000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 000000000000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 000000000000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 000000000000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 000000000000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 000000000000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 000000000000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 000000000000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 000000000000000000000000000000000]
call_ln0                  (call             ) [ 000000000000000000000000000000000]
br_ln73                   (br               ) [ 000000000000000000000000000000000]
phi_mul_load              (load             ) [ 000000000000000000000000000000000]
i_1                       (load             ) [ 000000000000000000000000000000000]
add_ln73_1                (add              ) [ 000000000000000000000000000000000]
icmp_ln73                 (icmp             ) [ 000001111111111111111111111100000]
add_ln73                  (add              ) [ 000000000000000000000000000000000]
br_ln73                   (br               ) [ 000000000000000000000000000000000]
zext_ln74                 (zext             ) [ 000000000000000000000000000000000]
add_ln74                  (add              ) [ 000000000000000000000000000000000]
zext_ln74_1               (zext             ) [ 000000000000000000000000000000000]
add_ln74_1                (add              ) [ 000000000000000000000000000000000]
add_ln74_2                (add              ) [ 000000000000000000000000000000000]
trunc_ln3                 (partselect       ) [ 000000000000000000000000000000000]
sext_ln74                 (sext             ) [ 000000000000000000000000000000000]
Layer_Weights_addr_2      (getelementptr    ) [ 000000111111111000000000000000000]
trunc_ln4                 (partselect       ) [ 000000111111111110000000000000000]
store_ln30                (store            ) [ 000000000000000000000000000000000]
store_ln73                (store            ) [ 000000000000000000000000000000000]
sext_ln75                 (sext             ) [ 000000000000000000000000000000000]
Layer_Weights_addr        (getelementptr    ) [ 000000001111111000000000000000000]
Layer_Weights_load_2_req  (readreq          ) [ 000000000000000000000000000000000]
Layer_Weights_addr_2_read (read             ) [ 000000000000000100000000000000000]
empty_83                  (readreq          ) [ 000000000000000000000000000000000]
somme                     (bitcast          ) [ 000000000000000010000000000000000]
call_ln74                 (call             ) [ 000000000000000000000000000000000]
somme_61_loc_load         (load             ) [ 000000000000000000000000000000000]
tmp_1                     (call             ) [ 000000000000000000000000000100000]
speclooptripcount_ln30    (speclooptripcount) [ 000000000000000000000000000000000]
specloopname_ln73         (specloopname     ) [ 000000000000000000000000000000000]
bitcast_ln80              (bitcast          ) [ 000000000000000000000000000000000]
write_ln80                (write            ) [ 000000000000000000000000000000000]
br_ln73                   (br               ) [ 000000000000000000000000000000000]
empty_84                  (writeresp        ) [ 000000000000000000000000000000000]
ret_ln84                  (ret              ) [ 000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Layer_Neurons">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Layer_Neurons"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Layer_Weights">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Layer_Weights"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Layer1_Neurons_CPU">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Layer1_Neurons_CPU"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Layer1_Weights_CPU">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Layer1_Weights_CPU"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Layer2_Weights_CPU">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Layer2_Weights_CPU"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="Layer3_Weights_CPU">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Layer3_Weights_CPU"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="Layer4_Neurons_CPU">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Layer4_Neurons_CPU"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sigmoidLUT_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sigmoidLUT_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_lenet_Pipeline_col_loop2_kernelRow_Loop2_kernelCol_loop2"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SIGMOID"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1004" name="phi_mul_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="i_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="somme_61_loc_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="somme_61_loc/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="Layer2_Neurons_CPU_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Layer2_Neurons_CPU/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="Layer3_Neurons_CPU_alloca_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Layer3_Neurons_CPU/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="Layer4_Neurons_CPU_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="0"/>
<pin id="144" dir="0" index="1" bw="64" slack="0"/>
<pin id="145" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Layer4_Neurons_CPU_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="Layer3_Weights_CPU_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="0"/>
<pin id="150" dir="0" index="1" bw="64" slack="0"/>
<pin id="151" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Layer3_Weights_CPU_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="Layer2_Weights_CPU_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="0"/>
<pin id="156" dir="0" index="1" bw="64" slack="0"/>
<pin id="157" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Layer2_Weights_CPU_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="Layer1_Weights_CPU_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="0"/>
<pin id="162" dir="0" index="1" bw="64" slack="0"/>
<pin id="163" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Layer1_Weights_CPU_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="Layer1_Neurons_CPU_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="0"/>
<pin id="168" dir="0" index="1" bw="64" slack="0"/>
<pin id="169" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Layer1_Neurons_CPU_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_writeresp_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="2"/>
<pin id="175" dir="0" index="2" bw="8" slack="0"/>
<pin id="176" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty/3 empty_84/28 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_readreq_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="1"/>
<pin id="182" dir="0" index="2" bw="1" slack="0"/>
<pin id="183" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="Layer_Weights_load_2_req/6 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_readreq_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="0" index="2" bw="12" slack="0"/>
<pin id="190" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_83/7 "/>
</bind>
</comp>

<comp id="193" class="1004" name="Layer_Weights_addr_2_read_read_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="9"/>
<pin id="196" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Layer_Weights_addr_2_read/14 "/>
</bind>
</comp>

<comp id="198" class="1004" name="write_ln80_write_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="26"/>
<pin id="201" dir="0" index="2" bw="32" slack="0"/>
<pin id="202" dir="0" index="3" bw="1" slack="0"/>
<pin id="203" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln80/27 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="0" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="0"/>
<pin id="210" dir="0" index="2" bw="32" slack="0"/>
<pin id="211" dir="0" index="3" bw="64" slack="0"/>
<pin id="212" dir="0" index="4" bw="64" slack="0"/>
<pin id="213" dir="0" index="5" bw="32" slack="0"/>
<pin id="214" dir="0" index="6" bw="32" slack="0"/>
<pin id="215" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="0" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="0"/>
<pin id="226" dir="0" index="2" bw="64" slack="2"/>
<pin id="227" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="228" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="229" dir="0" index="5" bw="32" slack="0"/>
<pin id="230" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_cnn_lenet_Pipeline_col_loop2_kernelRow_Loop2_kernelCol_loop2_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="0" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="0" index="2" bw="32" slack="0"/>
<pin id="238" dir="0" index="3" bw="62" slack="10"/>
<pin id="239" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="240" dir="0" index="5" bw="32" slack="14"/>
<pin id="241" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln74/15 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_SIGMOID_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="0" index="2" bw="32" slack="0"/>
<pin id="248" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_1/17 "/>
</bind>
</comp>

<comp id="251" class="1004" name="trunc_ln_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="62" slack="0"/>
<pin id="253" dir="0" index="1" bw="64" slack="0"/>
<pin id="254" dir="0" index="2" bw="3" slack="0"/>
<pin id="255" dir="0" index="3" bw="7" slack="0"/>
<pin id="256" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="sext_ln73_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="62" slack="0"/>
<pin id="263" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln73/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="Layer_Neurons_addr_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="64" slack="0"/>
<pin id="267" dir="0" index="1" bw="64" slack="0"/>
<pin id="268" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Layer_Neurons_addr/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln30_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="7" slack="0"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln0_store_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="19" slack="0"/>
<pin id="279" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="phi_mul_load_load_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="19" slack="4"/>
<pin id="283" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul_load/5 "/>
</bind>
</comp>

<comp id="284" class="1004" name="i_1_load_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="7" slack="4"/>
<pin id="286" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/5 "/>
</bind>
</comp>

<comp id="287" class="1004" name="add_ln73_1_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="19" slack="0"/>
<pin id="289" dir="0" index="1" bw="14" slack="0"/>
<pin id="290" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73_1/5 "/>
</bind>
</comp>

<comp id="293" class="1004" name="icmp_ln73_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="7" slack="0"/>
<pin id="295" dir="0" index="1" bw="7" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73/5 "/>
</bind>
</comp>

<comp id="299" class="1004" name="add_ln73_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="7" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73/5 "/>
</bind>
</comp>

<comp id="305" class="1004" name="zext_ln74_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="19" slack="0"/>
<pin id="307" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74/5 "/>
</bind>
</comp>

<comp id="309" class="1004" name="add_ln74_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="19" slack="0"/>
<pin id="311" dir="0" index="1" bw="4" slack="0"/>
<pin id="312" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74/5 "/>
</bind>
</comp>

<comp id="315" class="1004" name="zext_ln74_1_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="19" slack="0"/>
<pin id="317" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_1/5 "/>
</bind>
</comp>

<comp id="319" class="1004" name="add_ln74_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="19" slack="0"/>
<pin id="321" dir="0" index="1" bw="64" slack="4"/>
<pin id="322" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74_1/5 "/>
</bind>
</comp>

<comp id="324" class="1004" name="add_ln74_2_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="19" slack="0"/>
<pin id="326" dir="0" index="1" bw="64" slack="4"/>
<pin id="327" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74_2/5 "/>
</bind>
</comp>

<comp id="329" class="1004" name="trunc_ln3_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="62" slack="0"/>
<pin id="331" dir="0" index="1" bw="64" slack="0"/>
<pin id="332" dir="0" index="2" bw="3" slack="0"/>
<pin id="333" dir="0" index="3" bw="7" slack="0"/>
<pin id="334" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/5 "/>
</bind>
</comp>

<comp id="339" class="1004" name="sext_ln74_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="62" slack="0"/>
<pin id="341" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74/5 "/>
</bind>
</comp>

<comp id="343" class="1004" name="Layer_Weights_addr_2_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="64" slack="0"/>
<pin id="345" dir="0" index="1" bw="64" slack="0"/>
<pin id="346" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Layer_Weights_addr_2/5 "/>
</bind>
</comp>

<comp id="349" class="1004" name="trunc_ln4_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="62" slack="0"/>
<pin id="351" dir="0" index="1" bw="64" slack="0"/>
<pin id="352" dir="0" index="2" bw="3" slack="0"/>
<pin id="353" dir="0" index="3" bw="7" slack="0"/>
<pin id="354" dir="1" index="4" bw="62" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/5 "/>
</bind>
</comp>

<comp id="359" class="1004" name="store_ln30_store_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="7" slack="0"/>
<pin id="361" dir="0" index="1" bw="7" slack="4"/>
<pin id="362" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/5 "/>
</bind>
</comp>

<comp id="364" class="1004" name="store_ln73_store_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="19" slack="0"/>
<pin id="366" dir="0" index="1" bw="19" slack="4"/>
<pin id="367" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/5 "/>
</bind>
</comp>

<comp id="369" class="1004" name="sext_ln75_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="62" slack="2"/>
<pin id="371" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75/7 "/>
</bind>
</comp>

<comp id="372" class="1004" name="Layer_Weights_addr_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="64" slack="0"/>
<pin id="374" dir="0" index="1" bw="64" slack="0"/>
<pin id="375" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Layer_Weights_addr/7 "/>
</bind>
</comp>

<comp id="379" class="1004" name="somme_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="1"/>
<pin id="381" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="somme/15 "/>
</bind>
</comp>

<comp id="383" class="1004" name="somme_61_loc_load_load_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="16"/>
<pin id="385" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="somme_61_loc_load/17 "/>
</bind>
</comp>

<comp id="387" class="1004" name="bitcast_ln80_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="1"/>
<pin id="389" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln80/27 "/>
</bind>
</comp>

<comp id="391" class="1005" name="phi_mul_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="19" slack="0"/>
<pin id="393" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul "/>
</bind>
</comp>

<comp id="398" class="1005" name="i_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="7" slack="0"/>
<pin id="400" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="405" class="1005" name="Layer3_Weights_CPU_read_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="64" slack="4"/>
<pin id="407" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="Layer3_Weights_CPU_read "/>
</bind>
</comp>

<comp id="411" class="1005" name="Layer2_Weights_CPU_read_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="64" slack="2"/>
<pin id="413" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="Layer2_Weights_CPU_read "/>
</bind>
</comp>

<comp id="416" class="1005" name="Layer1_Weights_CPU_read_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="64" slack="1"/>
<pin id="418" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="Layer1_Weights_CPU_read "/>
</bind>
</comp>

<comp id="421" class="1005" name="Layer1_Neurons_CPU_read_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="64" slack="1"/>
<pin id="423" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="Layer1_Neurons_CPU_read "/>
</bind>
</comp>

<comp id="426" class="1005" name="somme_61_loc_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="14"/>
<pin id="428" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="somme_61_loc "/>
</bind>
</comp>

<comp id="432" class="1005" name="Layer_Neurons_addr_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="2"/>
<pin id="434" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="Layer_Neurons_addr "/>
</bind>
</comp>

<comp id="441" class="1005" name="Layer_Weights_addr_2_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="1"/>
<pin id="443" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Layer_Weights_addr_2 "/>
</bind>
</comp>

<comp id="447" class="1005" name="trunc_ln4_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="62" slack="2"/>
<pin id="449" dir="1" index="1" bw="62" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln4 "/>
</bind>
</comp>

<comp id="453" class="1005" name="Layer_Weights_addr_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="1"/>
<pin id="455" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Layer_Weights_addr "/>
</bind>
</comp>

<comp id="458" class="1005" name="Layer_Weights_addr_2_read_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="1"/>
<pin id="460" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Layer_Weights_addr_2_read "/>
</bind>
</comp>

<comp id="463" class="1005" name="somme_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="1"/>
<pin id="465" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="somme "/>
</bind>
</comp>

<comp id="468" class="1005" name="tmp_1_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="1"/>
<pin id="470" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="473" class="1004" name="grp_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="475" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="476" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="somme_2/14 somme_3/18 somme_4/22 somme_5/26 somme_6/30 somme_7/34 somme_8/38 somme_9/42 somme/46 somme_153/50 somme_154/54 somme_155/58 somme_156/62 somme_157/67 somme_158/71 somme_159/75 somme_160/79 somme_161/83 somme_162/87 somme_163/91 somme_164/95 somme_165/99 somme_166/103 somme_167/107 somme_168/111 somme_3/14 somme_4/18 somme_5/22 somme_6/26 somme_7/30 somme_8/34 somme_9/38 somme_10/42 somme_11/46 somme_12/50 somme_13/54 somme_14/58 somme_15/62 somme_16/66 somme_17/70 somme_18/74 somme_19/78 somme_20/82 somme_21/86 somme_22/90 somme_23/94 somme_24/98 somme_25/102 somme_26/106 somme_27/110 somme_28/114 somme_29/118 somme_30/122 somme_31/126 somme_32/130 somme_33/134 somme_34/138 somme_35/142 somme_36/146 somme_37/150 somme_38/154 somme_39/158 somme_40/162 somme_41/167 somme_42/171 somme_43/175 somme_44/179 somme_45/183 somme_46/187 somme_47/191 somme_48/195 somme_49/199 somme_50/203 somme_51/207 somme_52/211 somme_53/215 somme_54/219 somme_55/223 somme_56/227 somme_57/231 somme_58/235 somme_59/239 somme_60/243 somme_61/247 somme_62/251 somme_63/255 somme_64/259 somme_65/263 somme_66/267 somme_67/271 somme_68/275 somme_69/279 somme_70/283 somme_71/287 somme_72/291 somme_73/295 somme_74/299 somme_75/303 somme_76/307 somme_77/311 somme_78/315 somme_79/320 somme_80/324 somme_81/328 somme_82/332 somme_83/336 somme_84/340 somme_85/344 somme_86/348 somme_87/352 somme_88/356 somme_89/360 somme_90/364 somme_91/368 somme_92/372 somme_93/376 somme_94/380 somme_95/384 somme_96/388 somme_97/392 somme_98/396 somme_99/400 somme_100/404 somme_101/408 somme_102/412 somme_103/416 somme_104/420 somme_105/424 somme_106/428 somme_107/432 somme_108/436 somme_109/440 somme_110/444 somme_111/448 somme_112/452 somme_113/456 somme_114/460 somme_115/464 somme_116/468 somme_117/473 somme_118/477 somme_119/481 somme_120/485 somme_121/489 somme_122/493 somme_123/497 somme_124/501 somme_125/505 somme_126/509 somme_127/513 somme_128/517 somme_129/521 somme_130/525 somme_131/529 somme_132/533 somme_133/537 somme_134/541 somme_135/545 somme_136/549 somme_137/553 somme_138/557 somme_139/561 somme_140/565 somme_141/569 somme_142/573 somme_143/577 somme_144/581 somme_145/585 somme_146/589 somme_147/593 somme_148/597 somme_149/601 somme_150/605 somme_151/609 somme_152/613 somme_2/8 "/>
</bind>
</comp>

<comp id="477" class="1004" name="grp_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="479" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="480" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/12 mul27_s/13 mul27_5/14 mul27_6/15 mul27_7/16 mul27_1/17 mul27_1_1/18 mul27_1_2/19 mul27_1_3/20 mul27_1_4/21 mul27_2/22 mul27_2_1/23 mul27_2_2/24 mul27_2_3/25 mul27_2_4/26 mul27_3/27 mul27_3_1/28 mul27_3_2/29 mul27_3_3/30 mul27_3_4/31 mul27_4/32 mul27_4_1/33 mul27_4_2/34 mul27_4_3/35 mul27_4_4/36 mul1/12 mul2/13 mul3/14 mul4/15 mul5/16 mul6/17 mul82_s/18 mul102_s/19 mul122_s/20 mul142_s/21 mul162_s/22 mul182_s/23 mul82_5/24 mul102_5/25 mul122_5/26 mul142_5/27 mul162_5/28 mul182_5/29 mul82_6/30 mul102_6/31 mul122_6/32 mul142_6/33 mul162_6/34 mul182_6/35 mul82_7/36 mul102_7/37 mul122_7/38 mul142_7/39 mul162_7/40 mul182_7/41 mul82_1/42 mul102_1/43 mul122_1/44 mul142_1/45 mul162_1/46 mul182_1/47 mul82_1_1/48 mul102_1_1/49 mul122_1_1/50 mul142_1_1/51 mul162_1_1/52 mul182_1_1/53 mul82_1_2/54 mul102_1_2/55 mul122_1_2/56 mul142_1_2/57 mul162_1_2/58 mul182_1_2/59 mul82_1_3/60 mul102_1_3/61 mul122_1_3/62 mul142_1_3/63 mul162_1_3/64 mul182_1_3/65 mul82_1_4/66 mul102_1_4/67 mul122_1_4/68 mul142_1_4/69 mul162_1_4/70 mul182_1_4/71 mul82_2/72 mul102_2/73 mul122_2/74 mul142_2/75 mul162_2/76 mul182_2/77 mul82_2_1/78 mul102_2_1/79 mul122_2_1/80 mul142_2_1/81 mul162_2_1/82 mul182_2_1/83 mul82_2_2/84 mul102_2_2/85 mul122_2_2/86 mul142_2_2/87 mul162_2_2/88 mul182_2_2/89 mul82_2_3/90 mul102_2_3/91 mul122_2_3/92 mul142_2_3/93 mul162_2_3/94 mul182_2_3/95 mul82_2_4/96 mul102_2_4/97 mul122_2_4/98 mul142_2_4/99 mul162_2_4/100 mul182_2_4/101 mul82_3/102 mul102_3/103 mul122_3/104 mul142_3/105 mul162_3/106 mul182_3/107 mul82_3_1/108 mul102_3_1/109 mul122_3_1/110 mul142_3_1/111 mul162_3_1/112 mul182_3_1/113 mul82_3_2/114 mul102_3_2/115 mul122_3_2/116 mul142_3_2/117 mul162_3_2/118 mul182_3_2/119 mul82_3_3/120 mul102_3_3/121 mul122_3_3/122 mul142_3_3/123 mul162_3_3/124 mul182_3_3/125 mul82_3_4/126 mul102_3_4/127 mul122_3_4/128 mul142_3_4/129 mul162_3_4/130 mul182_3_4/131 mul82_4/132 mul102_4/133 mul122_4/134 mul142_4/135 mul162_4/136 mul182_4/137 mul82_4_1/138 mul102_4_1/139 mul122_4_1/140 mul142_4_1/141 mul162_4_1/142 mul182_4_1/143 mul82_4_2/144 mul102_4_2/145 mul122_4_2/146 mul142_4_2/147 mul162_4_2/148 mul182_4_2/149 mul82_4_3/150 mul102_4_3/151 mul122_4_3/152 mul142_4_3/153 mul162_4_3/154 mul182_4_3/155 mul82_4_4/156 mul102_4_4/157 mul122_4_4/158 mul142_4_4/159 mul162_4_4/160 mul182_4_4/161 mul7/6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="125"><net_src comp="16" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="16" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="20" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="20" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="20" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="18" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="12" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="18" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="10" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="18" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="8" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="18" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="6" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="18" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="4" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="36" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="38" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="184"><net_src comp="96" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="16" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="191"><net_src comp="98" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="100" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="197"><net_src comp="102" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="204"><net_src comp="116" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="118" pin="0"/><net_sink comp="198" pin=3"/></net>

<net id="206"><net_src comp="120" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="216"><net_src comp="22" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="2" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="218"><net_src comp="0" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="219"><net_src comp="160" pin="2"/><net_sink comp="207" pin=3"/></net>

<net id="220"><net_src comp="166" pin="2"/><net_sink comp="207" pin=4"/></net>

<net id="221"><net_src comp="134" pin="1"/><net_sink comp="207" pin=5"/></net>

<net id="222"><net_src comp="14" pin="0"/><net_sink comp="207" pin=6"/></net>

<net id="231"><net_src comp="34" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="2" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="14" pin="0"/><net_sink comp="223" pin=5"/></net>

<net id="242"><net_src comp="104" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="2" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="249"><net_src comp="106" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="14" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="257"><net_src comp="24" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="142" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="259"><net_src comp="26" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="260"><net_src comp="28" pin="0"/><net_sink comp="251" pin=3"/></net>

<net id="264"><net_src comp="251" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="269"><net_src comp="0" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="261" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="30" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="32" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="291"><net_src comp="281" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="88" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="284" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="90" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="284" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="92" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="308"><net_src comp="281" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="281" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="94" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="318"><net_src comp="309" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="323"><net_src comp="315" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="328"><net_src comp="305" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="335"><net_src comp="24" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="324" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="337"><net_src comp="26" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="338"><net_src comp="28" pin="0"/><net_sink comp="329" pin=3"/></net>

<net id="342"><net_src comp="329" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="2" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="339" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="355"><net_src comp="24" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="319" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="357"><net_src comp="26" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="358"><net_src comp="28" pin="0"/><net_sink comp="349" pin=3"/></net>

<net id="363"><net_src comp="299" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="368"><net_src comp="287" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="376"><net_src comp="2" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="369" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="378"><net_src comp="372" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="382"><net_src comp="379" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="386"><net_src comp="383" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="390"><net_src comp="387" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="394"><net_src comp="122" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="396"><net_src comp="391" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="397"><net_src comp="391" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="401"><net_src comp="126" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="403"><net_src comp="398" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="404"><net_src comp="398" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="408"><net_src comp="148" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="410"><net_src comp="405" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="414"><net_src comp="154" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="419"><net_src comp="160" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="207" pin=3"/></net>

<net id="424"><net_src comp="166" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="207" pin=4"/></net>

<net id="429"><net_src comp="130" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="234" pin=5"/></net>

<net id="431"><net_src comp="426" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="435"><net_src comp="265" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="437"><net_src comp="432" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="444"><net_src comp="343" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="446"><net_src comp="441" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="450"><net_src comp="349" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="452"><net_src comp="447" pin="1"/><net_sink comp="234" pin=3"/></net>

<net id="456"><net_src comp="372" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="461"><net_src comp="193" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="466"><net_src comp="379" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="471"><net_src comp="244" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="387" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Layer_Neurons | {3 27 28 29 30 31 32 }
 - Input state : 
	Port: cnn_lenet : Layer_Neurons | {1 2 }
	Port: cnn_lenet : Layer_Weights | {1 2 3 4 6 7 8 9 10 11 12 13 14 15 16 }
	Port: cnn_lenet : Layer1_Neurons_CPU | {1 }
	Port: cnn_lenet : Layer1_Weights_CPU | {1 }
	Port: cnn_lenet : Layer2_Weights_CPU | {1 }
	Port: cnn_lenet : Layer3_Weights_CPU | {1 }
	Port: cnn_lenet : Layer4_Neurons_CPU | {1 }
	Port: cnn_lenet : sigmoidLUT_1 | {1 2 3 4 25 26 }
  - Chain level:
	State 1
		call_ln0 : 1
		sext_ln73 : 1
		Layer_Neurons_addr : 2
		store_ln30 : 1
		store_ln0 : 1
	State 2
	State 3
	State 4
	State 5
		add_ln73_1 : 1
		icmp_ln73 : 1
		add_ln73 : 1
		br_ln73 : 2
		zext_ln74 : 1
		add_ln74 : 1
		zext_ln74_1 : 2
		add_ln74_1 : 3
		add_ln74_2 : 2
		trunc_ln3 : 3
		sext_ln74 : 4
		Layer_Weights_addr_2 : 5
		trunc_ln4 : 4
		store_ln30 : 2
		store_ln73 : 2
	State 6
	State 7
		Layer_Weights_addr : 1
		empty_83 : 2
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		call_ln74 : 1
	State 16
	State 17
		tmp_1 : 1
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
		write_ln80 : 1
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                   Functional Unit                                   |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          | grp_cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop_fu_207 |    18   |  22.856 |   4080  |   3446  |
|   call   |         grp_cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop_fu_223        |    18   | 84.4062 |  15489  |   9571  |
|          |       grp_cnn_lenet_Pipeline_col_loop2_kernelRow_Loop2_kernelCol_loop2_fu_234       |    6    |   7.94  |   676   |   919   |
|          |                                  grp_SIGMOID_fu_244                                 |    11   |  6.352  |   488   |   1275  |
|----------|-------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   fadd   |                                      grp_fu_473                                     |    2    |    0    |   227   |   403   |
|----------|-------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   fmul   |                                      grp_fu_477                                     |    3    |    0    |   128   |   320   |
|----------|-------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                  add_ln73_1_fu_287                                  |    0    |    0    |    0    |    26   |
|          |                                   add_ln73_fu_299                                   |    0    |    0    |    0    |    14   |
|    add   |                                   add_ln74_fu_309                                   |    0    |    0    |    0    |    26   |
|          |                                  add_ln74_1_fu_319                                  |    0    |    0    |    0    |    71   |
|          |                                  add_ln74_2_fu_324                                  |    0    |    0    |    0    |    71   |
|----------|-------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                                   icmp_ln73_fu_293                                  |    0    |    0    |    0    |    14   |
|----------|-------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                         Layer4_Neurons_CPU_read_read_fu_142                         |    0    |    0    |    0    |    0    |
|          |                         Layer3_Weights_CPU_read_read_fu_148                         |    0    |    0    |    0    |    0    |
|   read   |                         Layer2_Weights_CPU_read_read_fu_154                         |    0    |    0    |    0    |    0    |
|          |                         Layer1_Weights_CPU_read_read_fu_160                         |    0    |    0    |    0    |    0    |
|          |                         Layer1_Neurons_CPU_read_read_fu_166                         |    0    |    0    |    0    |    0    |
|          |                        Layer_Weights_addr_2_read_read_fu_193                        |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------------|---------|---------|---------|---------|
| writeresp|                                 grp_writeresp_fu_172                                |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------------|---------|---------|---------|---------|
|  readreq |                                  grp_readreq_fu_179                                 |    0    |    0    |    0    |    0    |
|          |                                  grp_readreq_fu_186                                 |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   write  |                               write_ln80_write_fu_198                               |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                   trunc_ln_fu_251                                   |    0    |    0    |    0    |    0    |
|partselect|                                   trunc_ln3_fu_329                                  |    0    |    0    |    0    |    0    |
|          |                                   trunc_ln4_fu_349                                  |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                   sext_ln73_fu_261                                  |    0    |    0    |    0    |    0    |
|   sext   |                                   sext_ln74_fu_339                                  |    0    |    0    |    0    |    0    |
|          |                                   sext_ln75_fu_369                                  |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   zext   |                                   zext_ln74_fu_305                                  |    0    |    0    |    0    |    0    |
|          |                                  zext_ln74_1_fu_315                                 |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                     |    58   | 121.554 |  21088  |  16156  |
|----------|-------------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+------------------+--------+--------+--------+--------+
|                  |  BRAM  |   FF   |   LUT  |  URAM  |
+------------------+--------+--------+--------+--------+
|Layer2_Neurons_CPU|    2   |    0   |    0   |    0   |
|Layer3_Neurons_CPU|    4   |    0   |    0   |    0   |
|   sigmoidLUT_1   |    1   |    0   |    0   |    -   |
+------------------+--------+--------+--------+--------+
|       Total      |    7   |    0   |    0   |    0   |
+------------------+--------+--------+--------+--------+

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
| Layer1_Neurons_CPU_read_reg_421 |   64   |
| Layer1_Weights_CPU_read_reg_416 |   64   |
| Layer2_Weights_CPU_read_reg_411 |   64   |
| Layer3_Weights_CPU_read_reg_405 |   64   |
|    Layer_Neurons_addr_reg_432   |   32   |
|Layer_Weights_addr_2_read_reg_458|   32   |
|   Layer_Weights_addr_2_reg_441  |   32   |
|    Layer_Weights_addr_reg_453   |   32   |
|            i_reg_398            |    7   |
|         phi_mul_reg_391         |   19   |
|       somme_61_loc_reg_426      |   32   |
|          somme_reg_463          |   32   |
|          tmp_1_reg_468          |   32   |
|        trunc_ln4_reg_447        |   62   |
+---------------------------------+--------+
|              Total              |   568  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                         Comp                                        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                 grp_writeresp_fu_172                                |  p0  |   2  |   1  |    2   |
|                                  grp_readreq_fu_186                                 |  p1  |   2  |  32  |   64   ||    9    |
| grp_cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop_fu_207 |  p3  |   2  |  64  |   128  ||    9    |
| grp_cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop_fu_207 |  p4  |   2  |  64  |   128  ||    9    |
|       grp_cnn_lenet_Pipeline_col_loop2_kernelRow_Loop2_kernelCol_loop2_fu_234       |  p1  |   2  |  32  |   64   ||    9    |
|-------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                        Total                                        |      |      |      |   386  ||   7.94  ||    36   |
|-------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   58   |   121  |  21088 |  16156 |    -   |
|   Memory  |    7   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    7   |    -   |   36   |    -   |
|  Register |    -   |    -   |    -   |   568  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    7   |   58   |   129  |  21656 |  16192 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
