// Seed: 1159492713
module module_0 #(
    parameter id_1 = 32'd80
);
  _id_1 :
  assert property (@(posedge 1) (1))
  else $signed(60);
  ;
  wire [id_1 : 1  +  id_1] \id_2 ;
  assign \id_2 = \id_2 ~^ -1 !=? -1'b0;
endmodule
module module_1 #(
    parameter id_2 = 32'd65,
    parameter id_7 = 32'd14
);
  wire id_1;
  wire _id_2;
  ;
  logic id_3, id_4;
  always @(negedge 1) begin : LABEL_0
    repeat (1) #1;
  end
  localparam id_5 = 1;
  task id_6;
    begin : LABEL_1
      id_6 <= "" == id_4;
    end
  endtask
  assign id_1 = id_6;
  wire ["" : -1] _id_7;
  wire id_8;
  logic [id_7 : id_2] id_9, id_10;
  wire id_11;
  module_0 modCall_1 ();
endmodule
