

================================================================
== Vivado HLS Report for 'p_wt_kernel_385'
================================================================
* Date:           Thu Oct 18 23:41:51 2018

* Version:        2017.1 (Build 1846317 on Thu Jun 22 18:17:09 MDT 2017)
* Project:        stream_deconv_fixed
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.90|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1154|  1154|  1154|  1154|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1152|  1152|        33|         32|          1|    36|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    135|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    244|
|Register         |        -|      -|     623|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     623|    379|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |indvar_flatten_next_fu_544_p2      |     +    |      0|  0|  15|           6|           1|
    |kh_V_fu_550_p2                     |     +    |      0|  0|  12|           3|           1|
    |kw_V_fu_578_p2                     |     +    |      0|  0|  12|           3|           1|
    |tmp_209_fu_614_p2                  |     +    |      0|  0|  11|           7|           7|
    |tmp_208_fu_605_p2                  |     -    |      0|  0|  11|           7|           7|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage10_11001         |    and   |      0|  0|   8|           1|           1|
    |ap_block_state10_pp0_stage8_iter0  |    and   |      0|  0|   8|           1|           1|
    |exitcond19_i_fu_556_p2             |   icmp   |      0|  0|   9|           3|           3|
    |exitcond_flatten_fu_538_p2         |   icmp   |      0|  0|  11|           6|           6|
    |ap_block_state1                    |    or    |      0|  0|   8|           1|           1|
    |p_i_mid2_fu_562_p3                 |  select  |      0|  0|   3|           1|           1|
    |tmp_i_mid2_v_fu_570_p3             |  select  |      0|  0|   3|           1|           3|
    |ap_enable_pp0                      |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   8|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 135|          43|          38|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  157|         35|    1|         35|
    |ap_done                       |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   15|          3|    1|          3|
    |indvar_flatten_phi_fu_509_p4  |    9|          2|    6|         12|
    |indvar_flatten_reg_505        |    9|          2|    6|         12|
    |kernel_i_V_V2_blk_n           |    9|          2|    1|          2|
    |p_02_i_phi_fu_520_p4          |    9|          2|    3|          6|
    |p_02_i_reg_516                |    9|          2|    3|          6|
    |p_i_phi_fu_531_p4             |    9|          2|    3|          6|
    |p_i_reg_527                   |    9|          2|    3|          6|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  244|         54|   28|         90|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  34|   0|   34|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |exitcond_flatten_reg_656     |   1|   0|    1|          0|
    |indvar_flatten_next_reg_660  |   6|   0|    6|          0|
    |indvar_flatten_reg_505       |   6|   0|    6|          0|
    |kw_V_reg_833                 |   3|   0|    3|          0|
    |p_02_i_reg_516               |   3|   0|    3|          0|
    |p_i_mid2_reg_665             |   3|   0|    3|          0|
    |p_i_reg_527                  |   3|   0|    3|          0|
    |tmp_V_57_reg_683             |  18|   0|   18|          0|
    |tmp_V_58_reg_688             |  18|   0|   18|          0|
    |tmp_V_59_reg_693             |  18|   0|   18|          0|
    |tmp_V_60_reg_698             |  18|   0|   18|          0|
    |tmp_V_61_reg_703             |  18|   0|   18|          0|
    |tmp_V_62_reg_708             |  18|   0|   18|          0|
    |tmp_V_63_reg_713             |  18|   0|   18|          0|
    |tmp_V_64_reg_718             |  18|   0|   18|          0|
    |tmp_V_65_reg_723             |  18|   0|   18|          0|
    |tmp_V_66_reg_728             |  18|   0|   18|          0|
    |tmp_V_67_reg_733             |  18|   0|   18|          0|
    |tmp_V_68_reg_738             |  18|   0|   18|          0|
    |tmp_V_69_reg_743             |  18|   0|   18|          0|
    |tmp_V_70_reg_748             |  18|   0|   18|          0|
    |tmp_V_71_reg_753             |  18|   0|   18|          0|
    |tmp_V_72_reg_758             |  18|   0|   18|          0|
    |tmp_V_73_reg_763             |  18|   0|   18|          0|
    |tmp_V_74_reg_768             |  18|   0|   18|          0|
    |tmp_V_75_reg_773             |  18|   0|   18|          0|
    |tmp_V_76_reg_778             |  18|   0|   18|          0|
    |tmp_V_77_reg_783             |  18|   0|   18|          0|
    |tmp_V_78_reg_788             |  18|   0|   18|          0|
    |tmp_V_79_reg_793             |  18|   0|   18|          0|
    |tmp_V_80_reg_798             |  18|   0|   18|          0|
    |tmp_V_81_reg_803             |  18|   0|   18|          0|
    |tmp_V_82_reg_808             |  18|   0|   18|          0|
    |tmp_V_83_reg_813             |  18|   0|   18|          0|
    |tmp_V_84_reg_818             |  18|   0|   18|          0|
    |tmp_V_85_reg_823             |  18|   0|   18|          0|
    |tmp_V_86_reg_828             |  18|   0|   18|          0|
    |tmp_V_reg_678                |  18|   0|   18|          0|
    |tmp_i_mid2_v_reg_671         |   3|   0|    3|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 623|   0|  623|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |   _wt_kernel_385   | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |   _wt_kernel_385   | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |   _wt_kernel_385   | return value |
|ap_done                      | out |    1| ap_ctrl_hs |   _wt_kernel_385   | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs |   _wt_kernel_385   | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |   _wt_kernel_385   | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |   _wt_kernel_385   | return value |
|kernel_i_V_V2_dout           |  in |   18|   ap_fifo  |    kernel_i_V_V2   |    pointer   |
|kernel_i_V_V2_empty_n        |  in |    1|   ap_fifo  |    kernel_i_V_V2   |    pointer   |
|kernel_i_V_V2_read           | out |    1|   ap_fifo  |    kernel_i_V_V2   |    pointer   |
|layer3_kernel_V_0_address0   | out |    6|  ap_memory |  layer3_kernel_V_0 |     array    |
|layer3_kernel_V_0_ce0        | out |    1|  ap_memory |  layer3_kernel_V_0 |     array    |
|layer3_kernel_V_0_we0        | out |    1|  ap_memory |  layer3_kernel_V_0 |     array    |
|layer3_kernel_V_0_d0         | out |   18|  ap_memory |  layer3_kernel_V_0 |     array    |
|layer3_kernel_V_1_address0   | out |    6|  ap_memory |  layer3_kernel_V_1 |     array    |
|layer3_kernel_V_1_ce0        | out |    1|  ap_memory |  layer3_kernel_V_1 |     array    |
|layer3_kernel_V_1_we0        | out |    1|  ap_memory |  layer3_kernel_V_1 |     array    |
|layer3_kernel_V_1_d0         | out |   18|  ap_memory |  layer3_kernel_V_1 |     array    |
|layer3_kernel_V_10_address0  | out |    6|  ap_memory | layer3_kernel_V_10 |     array    |
|layer3_kernel_V_10_ce0       | out |    1|  ap_memory | layer3_kernel_V_10 |     array    |
|layer3_kernel_V_10_we0       | out |    1|  ap_memory | layer3_kernel_V_10 |     array    |
|layer3_kernel_V_10_d0        | out |   18|  ap_memory | layer3_kernel_V_10 |     array    |
|layer3_kernel_V_11_address0  | out |    6|  ap_memory | layer3_kernel_V_11 |     array    |
|layer3_kernel_V_11_ce0       | out |    1|  ap_memory | layer3_kernel_V_11 |     array    |
|layer3_kernel_V_11_we0       | out |    1|  ap_memory | layer3_kernel_V_11 |     array    |
|layer3_kernel_V_11_d0        | out |   18|  ap_memory | layer3_kernel_V_11 |     array    |
|layer3_kernel_V_12_address0  | out |    6|  ap_memory | layer3_kernel_V_12 |     array    |
|layer3_kernel_V_12_ce0       | out |    1|  ap_memory | layer3_kernel_V_12 |     array    |
|layer3_kernel_V_12_we0       | out |    1|  ap_memory | layer3_kernel_V_12 |     array    |
|layer3_kernel_V_12_d0        | out |   18|  ap_memory | layer3_kernel_V_12 |     array    |
|layer3_kernel_V_13_address0  | out |    6|  ap_memory | layer3_kernel_V_13 |     array    |
|layer3_kernel_V_13_ce0       | out |    1|  ap_memory | layer3_kernel_V_13 |     array    |
|layer3_kernel_V_13_we0       | out |    1|  ap_memory | layer3_kernel_V_13 |     array    |
|layer3_kernel_V_13_d0        | out |   18|  ap_memory | layer3_kernel_V_13 |     array    |
|layer3_kernel_V_14_address0  | out |    6|  ap_memory | layer3_kernel_V_14 |     array    |
|layer3_kernel_V_14_ce0       | out |    1|  ap_memory | layer3_kernel_V_14 |     array    |
|layer3_kernel_V_14_we0       | out |    1|  ap_memory | layer3_kernel_V_14 |     array    |
|layer3_kernel_V_14_d0        | out |   18|  ap_memory | layer3_kernel_V_14 |     array    |
|layer3_kernel_V_15_address0  | out |    6|  ap_memory | layer3_kernel_V_15 |     array    |
|layer3_kernel_V_15_ce0       | out |    1|  ap_memory | layer3_kernel_V_15 |     array    |
|layer3_kernel_V_15_we0       | out |    1|  ap_memory | layer3_kernel_V_15 |     array    |
|layer3_kernel_V_15_d0        | out |   18|  ap_memory | layer3_kernel_V_15 |     array    |
|layer3_kernel_V_16_address0  | out |    6|  ap_memory | layer3_kernel_V_16 |     array    |
|layer3_kernel_V_16_ce0       | out |    1|  ap_memory | layer3_kernel_V_16 |     array    |
|layer3_kernel_V_16_we0       | out |    1|  ap_memory | layer3_kernel_V_16 |     array    |
|layer3_kernel_V_16_d0        | out |   18|  ap_memory | layer3_kernel_V_16 |     array    |
|layer3_kernel_V_17_address0  | out |    6|  ap_memory | layer3_kernel_V_17 |     array    |
|layer3_kernel_V_17_ce0       | out |    1|  ap_memory | layer3_kernel_V_17 |     array    |
|layer3_kernel_V_17_we0       | out |    1|  ap_memory | layer3_kernel_V_17 |     array    |
|layer3_kernel_V_17_d0        | out |   18|  ap_memory | layer3_kernel_V_17 |     array    |
|layer3_kernel_V_18_address0  | out |    6|  ap_memory | layer3_kernel_V_18 |     array    |
|layer3_kernel_V_18_ce0       | out |    1|  ap_memory | layer3_kernel_V_18 |     array    |
|layer3_kernel_V_18_we0       | out |    1|  ap_memory | layer3_kernel_V_18 |     array    |
|layer3_kernel_V_18_d0        | out |   18|  ap_memory | layer3_kernel_V_18 |     array    |
|layer3_kernel_V_19_address0  | out |    6|  ap_memory | layer3_kernel_V_19 |     array    |
|layer3_kernel_V_19_ce0       | out |    1|  ap_memory | layer3_kernel_V_19 |     array    |
|layer3_kernel_V_19_we0       | out |    1|  ap_memory | layer3_kernel_V_19 |     array    |
|layer3_kernel_V_19_d0        | out |   18|  ap_memory | layer3_kernel_V_19 |     array    |
|layer3_kernel_V_2_address0   | out |    6|  ap_memory |  layer3_kernel_V_2 |     array    |
|layer3_kernel_V_2_ce0        | out |    1|  ap_memory |  layer3_kernel_V_2 |     array    |
|layer3_kernel_V_2_we0        | out |    1|  ap_memory |  layer3_kernel_V_2 |     array    |
|layer3_kernel_V_2_d0         | out |   18|  ap_memory |  layer3_kernel_V_2 |     array    |
|layer3_kernel_V_20_address0  | out |    6|  ap_memory | layer3_kernel_V_20 |     array    |
|layer3_kernel_V_20_ce0       | out |    1|  ap_memory | layer3_kernel_V_20 |     array    |
|layer3_kernel_V_20_we0       | out |    1|  ap_memory | layer3_kernel_V_20 |     array    |
|layer3_kernel_V_20_d0        | out |   18|  ap_memory | layer3_kernel_V_20 |     array    |
|layer3_kernel_V_21_address0  | out |    6|  ap_memory | layer3_kernel_V_21 |     array    |
|layer3_kernel_V_21_ce0       | out |    1|  ap_memory | layer3_kernel_V_21 |     array    |
|layer3_kernel_V_21_we0       | out |    1|  ap_memory | layer3_kernel_V_21 |     array    |
|layer3_kernel_V_21_d0        | out |   18|  ap_memory | layer3_kernel_V_21 |     array    |
|layer3_kernel_V_22_address0  | out |    6|  ap_memory | layer3_kernel_V_22 |     array    |
|layer3_kernel_V_22_ce0       | out |    1|  ap_memory | layer3_kernel_V_22 |     array    |
|layer3_kernel_V_22_we0       | out |    1|  ap_memory | layer3_kernel_V_22 |     array    |
|layer3_kernel_V_22_d0        | out |   18|  ap_memory | layer3_kernel_V_22 |     array    |
|layer3_kernel_V_23_address0  | out |    6|  ap_memory | layer3_kernel_V_23 |     array    |
|layer3_kernel_V_23_ce0       | out |    1|  ap_memory | layer3_kernel_V_23 |     array    |
|layer3_kernel_V_23_we0       | out |    1|  ap_memory | layer3_kernel_V_23 |     array    |
|layer3_kernel_V_23_d0        | out |   18|  ap_memory | layer3_kernel_V_23 |     array    |
|layer3_kernel_V_24_address0  | out |    6|  ap_memory | layer3_kernel_V_24 |     array    |
|layer3_kernel_V_24_ce0       | out |    1|  ap_memory | layer3_kernel_V_24 |     array    |
|layer3_kernel_V_24_we0       | out |    1|  ap_memory | layer3_kernel_V_24 |     array    |
|layer3_kernel_V_24_d0        | out |   18|  ap_memory | layer3_kernel_V_24 |     array    |
|layer3_kernel_V_25_address0  | out |    6|  ap_memory | layer3_kernel_V_25 |     array    |
|layer3_kernel_V_25_ce0       | out |    1|  ap_memory | layer3_kernel_V_25 |     array    |
|layer3_kernel_V_25_we0       | out |    1|  ap_memory | layer3_kernel_V_25 |     array    |
|layer3_kernel_V_25_d0        | out |   18|  ap_memory | layer3_kernel_V_25 |     array    |
|layer3_kernel_V_26_address0  | out |    6|  ap_memory | layer3_kernel_V_26 |     array    |
|layer3_kernel_V_26_ce0       | out |    1|  ap_memory | layer3_kernel_V_26 |     array    |
|layer3_kernel_V_26_we0       | out |    1|  ap_memory | layer3_kernel_V_26 |     array    |
|layer3_kernel_V_26_d0        | out |   18|  ap_memory | layer3_kernel_V_26 |     array    |
|layer3_kernel_V_27_address0  | out |    6|  ap_memory | layer3_kernel_V_27 |     array    |
|layer3_kernel_V_27_ce0       | out |    1|  ap_memory | layer3_kernel_V_27 |     array    |
|layer3_kernel_V_27_we0       | out |    1|  ap_memory | layer3_kernel_V_27 |     array    |
|layer3_kernel_V_27_d0        | out |   18|  ap_memory | layer3_kernel_V_27 |     array    |
|layer3_kernel_V_28_address0  | out |    6|  ap_memory | layer3_kernel_V_28 |     array    |
|layer3_kernel_V_28_ce0       | out |    1|  ap_memory | layer3_kernel_V_28 |     array    |
|layer3_kernel_V_28_we0       | out |    1|  ap_memory | layer3_kernel_V_28 |     array    |
|layer3_kernel_V_28_d0        | out |   18|  ap_memory | layer3_kernel_V_28 |     array    |
|layer3_kernel_V_29_address0  | out |    6|  ap_memory | layer3_kernel_V_29 |     array    |
|layer3_kernel_V_29_ce0       | out |    1|  ap_memory | layer3_kernel_V_29 |     array    |
|layer3_kernel_V_29_we0       | out |    1|  ap_memory | layer3_kernel_V_29 |     array    |
|layer3_kernel_V_29_d0        | out |   18|  ap_memory | layer3_kernel_V_29 |     array    |
|layer3_kernel_V_3_address0   | out |    6|  ap_memory |  layer3_kernel_V_3 |     array    |
|layer3_kernel_V_3_ce0        | out |    1|  ap_memory |  layer3_kernel_V_3 |     array    |
|layer3_kernel_V_3_we0        | out |    1|  ap_memory |  layer3_kernel_V_3 |     array    |
|layer3_kernel_V_3_d0         | out |   18|  ap_memory |  layer3_kernel_V_3 |     array    |
|layer3_kernel_V_30_address0  | out |    6|  ap_memory | layer3_kernel_V_30 |     array    |
|layer3_kernel_V_30_ce0       | out |    1|  ap_memory | layer3_kernel_V_30 |     array    |
|layer3_kernel_V_30_we0       | out |    1|  ap_memory | layer3_kernel_V_30 |     array    |
|layer3_kernel_V_30_d0        | out |   18|  ap_memory | layer3_kernel_V_30 |     array    |
|layer3_kernel_V_31_address0  | out |    6|  ap_memory | layer3_kernel_V_31 |     array    |
|layer3_kernel_V_31_ce0       | out |    1|  ap_memory | layer3_kernel_V_31 |     array    |
|layer3_kernel_V_31_we0       | out |    1|  ap_memory | layer3_kernel_V_31 |     array    |
|layer3_kernel_V_31_d0        | out |   18|  ap_memory | layer3_kernel_V_31 |     array    |
|layer3_kernel_V_4_address0   | out |    6|  ap_memory |  layer3_kernel_V_4 |     array    |
|layer3_kernel_V_4_ce0        | out |    1|  ap_memory |  layer3_kernel_V_4 |     array    |
|layer3_kernel_V_4_we0        | out |    1|  ap_memory |  layer3_kernel_V_4 |     array    |
|layer3_kernel_V_4_d0         | out |   18|  ap_memory |  layer3_kernel_V_4 |     array    |
|layer3_kernel_V_5_address0   | out |    6|  ap_memory |  layer3_kernel_V_5 |     array    |
|layer3_kernel_V_5_ce0        | out |    1|  ap_memory |  layer3_kernel_V_5 |     array    |
|layer3_kernel_V_5_we0        | out |    1|  ap_memory |  layer3_kernel_V_5 |     array    |
|layer3_kernel_V_5_d0         | out |   18|  ap_memory |  layer3_kernel_V_5 |     array    |
|layer3_kernel_V_6_address0   | out |    6|  ap_memory |  layer3_kernel_V_6 |     array    |
|layer3_kernel_V_6_ce0        | out |    1|  ap_memory |  layer3_kernel_V_6 |     array    |
|layer3_kernel_V_6_we0        | out |    1|  ap_memory |  layer3_kernel_V_6 |     array    |
|layer3_kernel_V_6_d0         | out |   18|  ap_memory |  layer3_kernel_V_6 |     array    |
|layer3_kernel_V_7_address0   | out |    6|  ap_memory |  layer3_kernel_V_7 |     array    |
|layer3_kernel_V_7_ce0        | out |    1|  ap_memory |  layer3_kernel_V_7 |     array    |
|layer3_kernel_V_7_we0        | out |    1|  ap_memory |  layer3_kernel_V_7 |     array    |
|layer3_kernel_V_7_d0         | out |   18|  ap_memory |  layer3_kernel_V_7 |     array    |
|layer3_kernel_V_8_address0   | out |    6|  ap_memory |  layer3_kernel_V_8 |     array    |
|layer3_kernel_V_8_ce0        | out |    1|  ap_memory |  layer3_kernel_V_8 |     array    |
|layer3_kernel_V_8_we0        | out |    1|  ap_memory |  layer3_kernel_V_8 |     array    |
|layer3_kernel_V_8_d0         | out |   18|  ap_memory |  layer3_kernel_V_8 |     array    |
|layer3_kernel_V_9_address0   | out |    6|  ap_memory |  layer3_kernel_V_9 |     array    |
|layer3_kernel_V_9_ce0        | out |    1|  ap_memory |  layer3_kernel_V_9 |     array    |
|layer3_kernel_V_9_we0        | out |    1|  ap_memory |  layer3_kernel_V_9 |     array    |
|layer3_kernel_V_9_d0         | out |   18|  ap_memory |  layer3_kernel_V_9 |     array    |
+-----------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 32, depth = 33


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 35
* Pipeline: 1
  Pipeline-0: II = 32, D = 33, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	35  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	2  / true
35 --> 
* FSM state operations: 

 <State 1>: 1.77ns
ST_1: empty (34)  [1/1] 0.00ns
entry:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i18* %kernel_i_V_V2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_37 (35)  [1/1] 1.77ns  loc: stream_deconv_fixed.cpp:259
entry:1  br label %.preheader.i


 <State 2>: 3.02ns
ST_2: indvar_flatten (37)  [1/1] 0.00ns
.preheader.i:0  %indvar_flatten = phi i6 [ 0, %entry ], [ %indvar_flatten_next, %.preheader.preheader.i ]

ST_2: p_02_i (38)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:263
.preheader.i:1  %p_02_i = phi i3 [ 0, %entry ], [ %tmp_i_mid2_v, %.preheader.preheader.i ]

ST_2: p_i (39)  [1/1] 0.00ns
.preheader.i:2  %p_i = phi i3 [ 0, %entry ], [ %kw_V, %.preheader.preheader.i ]

ST_2: exitcond_flatten (40)  [1/1] 1.43ns
.preheader.i:3  %exitcond_flatten = icmp eq i6 %indvar_flatten, -28

ST_2: indvar_flatten_next (41)  [1/1] 1.83ns
.preheader.i:4  %indvar_flatten_next = add i6 %indvar_flatten, 1

ST_2: StgValue_43 (42)  [1/1] 0.00ns
.preheader.i:5  br i1 %exitcond_flatten, label %_wt_kernel_385.exit, label %.preheader.preheader.i

ST_2: kh_V (44)  [1/1] 1.65ns  loc: stream_deconv_fixed.cpp:259
.preheader.preheader.i:0  %kh_V = add i3 %p_02_i, 1

ST_2: exitcond19_i (46)  [1/1] 1.13ns  loc: stream_deconv_fixed.cpp:260
.preheader.preheader.i:2  %exitcond19_i = icmp eq i3 %p_i, -2

ST_2: p_i_mid2 (47)  [1/1] 1.37ns  loc: stream_deconv_fixed.cpp:260
.preheader.preheader.i:3  %p_i_mid2 = select i1 %exitcond19_i, i3 0, i3 %p_i

ST_2: tmp_i_mid2_v (48)  [1/1] 1.37ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:4  %tmp_i_mid2_v = select i1 %exitcond19_i, i3 %kh_V, i3 %p_02_i


 <State 3>: 2.32ns
ST_3: tmp_V (91)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:47  %tmp_V = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)


 <State 4>: 2.32ns
ST_4: tmp_V_57 (93)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:49  %tmp_V_57 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)


 <State 5>: 2.32ns
ST_5: tmp_V_58 (95)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:51  %tmp_V_58 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)


 <State 6>: 2.32ns
ST_6: tmp_V_59 (97)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:53  %tmp_V_59 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)


 <State 7>: 2.32ns
ST_7: tmp_V_60 (99)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:55  %tmp_V_60 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)


 <State 8>: 2.32ns
ST_8: tmp_V_61 (101)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:57  %tmp_V_61 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)


 <State 9>: 2.32ns
ST_9: tmp_V_62 (103)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:59  %tmp_V_62 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)


 <State 10>: 2.32ns
ST_10: tmp_V_63 (105)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:61  %tmp_V_63 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)


 <State 11>: 2.32ns
ST_11: tmp_V_64 (107)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:63  %tmp_V_64 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)


 <State 12>: 2.32ns
ST_12: tmp_V_65 (109)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:65  %tmp_V_65 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)


 <State 13>: 2.32ns
ST_13: tmp_V_66 (111)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:67  %tmp_V_66 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)


 <State 14>: 2.32ns
ST_14: tmp_V_67 (113)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:69  %tmp_V_67 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)


 <State 15>: 2.32ns
ST_15: tmp_V_68 (115)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:71  %tmp_V_68 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)


 <State 16>: 2.32ns
ST_16: tmp_V_69 (117)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:73  %tmp_V_69 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)


 <State 17>: 2.32ns
ST_17: tmp_V_70 (119)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:75  %tmp_V_70 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)


 <State 18>: 2.32ns
ST_18: tmp_V_71 (121)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:77  %tmp_V_71 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)


 <State 19>: 2.32ns
ST_19: tmp_V_72 (123)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:79  %tmp_V_72 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)


 <State 20>: 2.32ns
ST_20: tmp_V_73 (125)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:81  %tmp_V_73 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)


 <State 21>: 2.32ns
ST_21: tmp_V_74 (127)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:83  %tmp_V_74 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)


 <State 22>: 2.32ns
ST_22: tmp_V_75 (129)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:85  %tmp_V_75 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)


 <State 23>: 2.32ns
ST_23: tmp_V_76 (131)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:87  %tmp_V_76 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)


 <State 24>: 2.32ns
ST_24: tmp_V_77 (133)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:89  %tmp_V_77 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)


 <State 25>: 2.32ns
ST_25: tmp_V_78 (135)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:91  %tmp_V_78 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)


 <State 26>: 2.32ns
ST_26: tmp_V_79 (137)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:93  %tmp_V_79 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)


 <State 27>: 2.32ns
ST_27: tmp_V_80 (139)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:95  %tmp_V_80 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)


 <State 28>: 2.32ns
ST_28: tmp_V_81 (141)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:97  %tmp_V_81 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)


 <State 29>: 2.32ns
ST_29: tmp_V_82 (143)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:99  %tmp_V_82 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)


 <State 30>: 2.32ns
ST_30: tmp_V_83 (145)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:101  %tmp_V_83 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)


 <State 31>: 2.32ns
ST_31: tmp_V_84 (147)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:103  %tmp_V_84 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)


 <State 32>: 2.32ns
ST_32: tmp_V_85 (149)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:105  %tmp_V_85 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)


 <State 33>: 2.32ns
ST_33: tmp_V_86 (151)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:107  %tmp_V_86 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)

ST_33: kw_V (156)  [1/1] 1.65ns  loc: stream_deconv_fixed.cpp:260
.preheader.preheader.i:112  %kw_V = add i3 %p_i_mid2, 1


 <State 34>: 5.90ns
ST_34: empty_95 (45)  [1/1] 0.00ns
.preheader.preheader.i:1  %empty_95 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 36, i64 36, i64 36)

ST_34: tmp (49)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:5  %tmp = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_i_mid2_v, i3 0)

ST_34: p_shl_cast (50)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:6  %p_shl_cast = zext i6 %tmp to i7

ST_34: tmp_s (51)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:7  %tmp_s = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %tmp_i_mid2_v, i1 false)

ST_34: p_shl1_cast (52)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:8  %p_shl1_cast = zext i4 %tmp_s to i7

ST_34: tmp_208 (53)  [1/1] 1.79ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:9  %tmp_208 = sub i7 %p_shl_cast, %p_shl1_cast

ST_34: tmp_2333_i (54)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:260
.preheader.preheader.i:10  %tmp_2333_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str26)

ST_34: StgValue_87 (55)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:261
.preheader.preheader.i:11  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_34: tmp_i_cast (56)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:12  %tmp_i_cast = zext i3 %p_i_mid2 to i7

ST_34: tmp_209 (57)  [1/1] 1.79ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:13  %tmp_209 = add i7 %tmp_208, %tmp_i_cast

ST_34: tmp_295_cast (58)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:14  %tmp_295_cast = sext i7 %tmp_209 to i32

ST_34: layer3_kernel_V_0_ad (59)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:15  %layer3_kernel_V_0_ad = getelementptr [36 x i18]* %layer3_kernel_V_0, i32 0, i32 %tmp_295_cast

ST_34: layer3_kernel_V_1_ad (60)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:16  %layer3_kernel_V_1_ad = getelementptr [36 x i18]* %layer3_kernel_V_1, i32 0, i32 %tmp_295_cast

ST_34: layer3_kernel_V_10_a (61)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:17  %layer3_kernel_V_10_a = getelementptr [36 x i18]* %layer3_kernel_V_10, i32 0, i32 %tmp_295_cast

ST_34: layer3_kernel_V_11_a (62)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:18  %layer3_kernel_V_11_a = getelementptr [36 x i18]* %layer3_kernel_V_11, i32 0, i32 %tmp_295_cast

ST_34: layer3_kernel_V_12_a (63)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:19  %layer3_kernel_V_12_a = getelementptr [36 x i18]* %layer3_kernel_V_12, i32 0, i32 %tmp_295_cast

ST_34: layer3_kernel_V_13_a (64)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:20  %layer3_kernel_V_13_a = getelementptr [36 x i18]* %layer3_kernel_V_13, i32 0, i32 %tmp_295_cast

ST_34: layer3_kernel_V_14_a (65)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:21  %layer3_kernel_V_14_a = getelementptr [36 x i18]* %layer3_kernel_V_14, i32 0, i32 %tmp_295_cast

ST_34: layer3_kernel_V_15_a (66)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:22  %layer3_kernel_V_15_a = getelementptr [36 x i18]* %layer3_kernel_V_15, i32 0, i32 %tmp_295_cast

ST_34: layer3_kernel_V_16_a (67)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:23  %layer3_kernel_V_16_a = getelementptr [36 x i18]* %layer3_kernel_V_16, i32 0, i32 %tmp_295_cast

ST_34: layer3_kernel_V_17_a (68)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:24  %layer3_kernel_V_17_a = getelementptr [36 x i18]* %layer3_kernel_V_17, i32 0, i32 %tmp_295_cast

ST_34: layer3_kernel_V_18_a (69)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:25  %layer3_kernel_V_18_a = getelementptr [36 x i18]* %layer3_kernel_V_18, i32 0, i32 %tmp_295_cast

ST_34: layer3_kernel_V_19_a (70)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:26  %layer3_kernel_V_19_a = getelementptr [36 x i18]* %layer3_kernel_V_19, i32 0, i32 %tmp_295_cast

ST_34: layer3_kernel_V_2_ad (71)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:27  %layer3_kernel_V_2_ad = getelementptr [36 x i18]* %layer3_kernel_V_2, i32 0, i32 %tmp_295_cast

ST_34: layer3_kernel_V_20_a (72)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:28  %layer3_kernel_V_20_a = getelementptr [36 x i18]* %layer3_kernel_V_20, i32 0, i32 %tmp_295_cast

ST_34: layer3_kernel_V_21_a (73)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:29  %layer3_kernel_V_21_a = getelementptr [36 x i18]* %layer3_kernel_V_21, i32 0, i32 %tmp_295_cast

ST_34: layer3_kernel_V_22_a (74)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:30  %layer3_kernel_V_22_a = getelementptr [36 x i18]* %layer3_kernel_V_22, i32 0, i32 %tmp_295_cast

ST_34: layer3_kernel_V_23_a (75)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:31  %layer3_kernel_V_23_a = getelementptr [36 x i18]* %layer3_kernel_V_23, i32 0, i32 %tmp_295_cast

ST_34: layer3_kernel_V_24_a (76)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:32  %layer3_kernel_V_24_a = getelementptr [36 x i18]* %layer3_kernel_V_24, i32 0, i32 %tmp_295_cast

ST_34: layer3_kernel_V_25_a (77)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:33  %layer3_kernel_V_25_a = getelementptr [36 x i18]* %layer3_kernel_V_25, i32 0, i32 %tmp_295_cast

ST_34: layer3_kernel_V_26_a (78)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:34  %layer3_kernel_V_26_a = getelementptr [36 x i18]* %layer3_kernel_V_26, i32 0, i32 %tmp_295_cast

ST_34: layer3_kernel_V_27_a (79)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:35  %layer3_kernel_V_27_a = getelementptr [36 x i18]* %layer3_kernel_V_27, i32 0, i32 %tmp_295_cast

ST_34: layer3_kernel_V_28_a (80)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:36  %layer3_kernel_V_28_a = getelementptr [36 x i18]* %layer3_kernel_V_28, i32 0, i32 %tmp_295_cast

ST_34: layer3_kernel_V_29_a (81)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:37  %layer3_kernel_V_29_a = getelementptr [36 x i18]* %layer3_kernel_V_29, i32 0, i32 %tmp_295_cast

ST_34: layer3_kernel_V_3_ad (82)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:38  %layer3_kernel_V_3_ad = getelementptr [36 x i18]* %layer3_kernel_V_3, i32 0, i32 %tmp_295_cast

ST_34: layer3_kernel_V_30_a (83)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:39  %layer3_kernel_V_30_a = getelementptr [36 x i18]* %layer3_kernel_V_30, i32 0, i32 %tmp_295_cast

ST_34: layer3_kernel_V_31_a (84)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:40  %layer3_kernel_V_31_a = getelementptr [36 x i18]* %layer3_kernel_V_31, i32 0, i32 %tmp_295_cast

ST_34: layer3_kernel_V_4_ad (85)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:41  %layer3_kernel_V_4_ad = getelementptr [36 x i18]* %layer3_kernel_V_4, i32 0, i32 %tmp_295_cast

ST_34: layer3_kernel_V_5_ad (86)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:42  %layer3_kernel_V_5_ad = getelementptr [36 x i18]* %layer3_kernel_V_5, i32 0, i32 %tmp_295_cast

ST_34: layer3_kernel_V_6_ad (87)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:43  %layer3_kernel_V_6_ad = getelementptr [36 x i18]* %layer3_kernel_V_6, i32 0, i32 %tmp_295_cast

ST_34: layer3_kernel_V_7_ad (88)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:44  %layer3_kernel_V_7_ad = getelementptr [36 x i18]* %layer3_kernel_V_7, i32 0, i32 %tmp_295_cast

ST_34: layer3_kernel_V_8_ad (89)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:45  %layer3_kernel_V_8_ad = getelementptr [36 x i18]* %layer3_kernel_V_8, i32 0, i32 %tmp_295_cast

ST_34: layer3_kernel_V_9_ad (90)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:46  %layer3_kernel_V_9_ad = getelementptr [36 x i18]* %layer3_kernel_V_9, i32 0, i32 %tmp_295_cast

ST_34: StgValue_123 (92)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:48  store i18 %tmp_V, i18* %layer3_kernel_V_0_ad, align 16

ST_34: StgValue_124 (94)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:50  store i18 %tmp_V_57, i18* %layer3_kernel_V_1_ad, align 4

ST_34: StgValue_125 (96)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:52  store i18 %tmp_V_58, i18* %layer3_kernel_V_2_ad, align 8

ST_34: StgValue_126 (98)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:54  store i18 %tmp_V_59, i18* %layer3_kernel_V_3_ad, align 4

ST_34: StgValue_127 (100)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:56  store i18 %tmp_V_60, i18* %layer3_kernel_V_4_ad, align 16

ST_34: StgValue_128 (102)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:58  store i18 %tmp_V_61, i18* %layer3_kernel_V_5_ad, align 4

ST_34: StgValue_129 (104)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:60  store i18 %tmp_V_62, i18* %layer3_kernel_V_6_ad, align 8

ST_34: StgValue_130 (106)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:62  store i18 %tmp_V_63, i18* %layer3_kernel_V_7_ad, align 4

ST_34: StgValue_131 (108)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:64  store i18 %tmp_V_64, i18* %layer3_kernel_V_8_ad, align 16

ST_34: StgValue_132 (110)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:66  store i18 %tmp_V_65, i18* %layer3_kernel_V_9_ad, align 4

ST_34: StgValue_133 (112)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:68  store i18 %tmp_V_66, i18* %layer3_kernel_V_10_a, align 8

ST_34: StgValue_134 (114)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:70  store i18 %tmp_V_67, i18* %layer3_kernel_V_11_a, align 4

ST_34: StgValue_135 (116)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:72  store i18 %tmp_V_68, i18* %layer3_kernel_V_12_a, align 16

ST_34: StgValue_136 (118)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:74  store i18 %tmp_V_69, i18* %layer3_kernel_V_13_a, align 4

ST_34: StgValue_137 (120)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:76  store i18 %tmp_V_70, i18* %layer3_kernel_V_14_a, align 8

ST_34: StgValue_138 (122)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:78  store i18 %tmp_V_71, i18* %layer3_kernel_V_15_a, align 4

ST_34: StgValue_139 (124)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:80  store i18 %tmp_V_72, i18* %layer3_kernel_V_16_a, align 16

ST_34: StgValue_140 (126)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:82  store i18 %tmp_V_73, i18* %layer3_kernel_V_17_a, align 4

ST_34: StgValue_141 (128)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:84  store i18 %tmp_V_74, i18* %layer3_kernel_V_18_a, align 8

ST_34: StgValue_142 (130)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:86  store i18 %tmp_V_75, i18* %layer3_kernel_V_19_a, align 4

ST_34: StgValue_143 (132)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:88  store i18 %tmp_V_76, i18* %layer3_kernel_V_20_a, align 16

ST_34: StgValue_144 (134)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:90  store i18 %tmp_V_77, i18* %layer3_kernel_V_21_a, align 4

ST_34: StgValue_145 (136)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:92  store i18 %tmp_V_78, i18* %layer3_kernel_V_22_a, align 8

ST_34: StgValue_146 (138)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:94  store i18 %tmp_V_79, i18* %layer3_kernel_V_23_a, align 4

ST_34: StgValue_147 (140)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:96  store i18 %tmp_V_80, i18* %layer3_kernel_V_24_a, align 16

ST_34: StgValue_148 (142)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:98  store i18 %tmp_V_81, i18* %layer3_kernel_V_25_a, align 4

ST_34: StgValue_149 (144)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:100  store i18 %tmp_V_82, i18* %layer3_kernel_V_26_a, align 8

ST_34: StgValue_150 (146)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:102  store i18 %tmp_V_83, i18* %layer3_kernel_V_27_a, align 4

ST_34: StgValue_151 (148)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:104  store i18 %tmp_V_84, i18* %layer3_kernel_V_28_a, align 16

ST_34: StgValue_152 (150)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:106  store i18 %tmp_V_85, i18* %layer3_kernel_V_29_a, align 4

ST_34: StgValue_153 (152)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:108  store i18 %tmp_V_86, i18* %layer3_kernel_V_30_a, align 8

ST_34: tmp_V_87 (153)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:109  %tmp_V_87 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V2)

ST_34: StgValue_155 (154)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:263
.preheader.preheader.i:110  store i18 %tmp_V_87, i18* %layer3_kernel_V_31_a, align 4

ST_34: empty_96 (155)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:265
.preheader.preheader.i:111  %empty_96 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str26, i32 %tmp_2333_i)

ST_34: StgValue_157 (157)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:260
.preheader.preheader.i:113  br label %.preheader.i


 <State 35>: 0.00ns
ST_35: StgValue_158 (159)  [1/1] 0.00ns
_wt_kernel_385.exit:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ kernel_i_V_V2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer3_kernel_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer3_kernel_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer3_kernel_V_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer3_kernel_V_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer3_kernel_V_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer3_kernel_V_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer3_kernel_V_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer3_kernel_V_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer3_kernel_V_16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer3_kernel_V_17]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer3_kernel_V_18]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer3_kernel_V_19]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer3_kernel_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer3_kernel_V_20]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer3_kernel_V_21]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer3_kernel_V_22]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer3_kernel_V_23]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer3_kernel_V_24]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer3_kernel_V_25]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer3_kernel_V_26]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer3_kernel_V_27]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer3_kernel_V_28]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer3_kernel_V_29]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer3_kernel_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer3_kernel_V_30]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer3_kernel_V_31]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer3_kernel_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer3_kernel_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer3_kernel_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer3_kernel_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer3_kernel_V_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer3_kernel_V_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                (specinterface    ) [ 000000000000000000000000000000000000]
StgValue_37          (br               ) [ 011111111111111111111111111111111110]
indvar_flatten       (phi              ) [ 001000000000000000000000000000000000]
p_02_i               (phi              ) [ 001000000000000000000000000000000000]
p_i                  (phi              ) [ 001000000000000000000000000000000000]
exitcond_flatten     (icmp             ) [ 001111111111111111111111111111111110]
indvar_flatten_next  (add              ) [ 011111111111111111111111111111111110]
StgValue_43          (br               ) [ 000000000000000000000000000000000000]
kh_V                 (add              ) [ 000000000000000000000000000000000000]
exitcond19_i         (icmp             ) [ 000000000000000000000000000000000000]
p_i_mid2             (select           ) [ 001111111111111111111111111111111110]
tmp_i_mid2_v         (select           ) [ 011111111111111111111111111111111110]
tmp_V                (read             ) [ 001011111111111111111111111111111110]
tmp_V_57             (read             ) [ 001001111111111111111111111111111110]
tmp_V_58             (read             ) [ 001000111111111111111111111111111110]
tmp_V_59             (read             ) [ 001000011111111111111111111111111110]
tmp_V_60             (read             ) [ 001000001111111111111111111111111110]
tmp_V_61             (read             ) [ 001000000111111111111111111111111110]
tmp_V_62             (read             ) [ 001000000011111111111111111111111110]
tmp_V_63             (read             ) [ 001000000001111111111111111111111110]
tmp_V_64             (read             ) [ 001000000000111111111111111111111110]
tmp_V_65             (read             ) [ 001000000000011111111111111111111110]
tmp_V_66             (read             ) [ 001000000000001111111111111111111110]
tmp_V_67             (read             ) [ 001000000000000111111111111111111110]
tmp_V_68             (read             ) [ 001000000000000011111111111111111110]
tmp_V_69             (read             ) [ 001000000000000001111111111111111110]
tmp_V_70             (read             ) [ 001000000000000000111111111111111110]
tmp_V_71             (read             ) [ 001000000000000000011111111111111110]
tmp_V_72             (read             ) [ 001000000000000000001111111111111110]
tmp_V_73             (read             ) [ 001000000000000000000111111111111110]
tmp_V_74             (read             ) [ 001000000000000000000011111111111110]
tmp_V_75             (read             ) [ 001000000000000000000001111111111110]
tmp_V_76             (read             ) [ 001000000000000000000000111111111110]
tmp_V_77             (read             ) [ 001000000000000000000000011111111110]
tmp_V_78             (read             ) [ 001000000000000000000000001111111110]
tmp_V_79             (read             ) [ 001000000000000000000000000111111110]
tmp_V_80             (read             ) [ 001000000000000000000000000011111110]
tmp_V_81             (read             ) [ 001000000000000000000000000001111110]
tmp_V_82             (read             ) [ 001000000000000000000000000000111110]
tmp_V_83             (read             ) [ 001000000000000000000000000000011110]
tmp_V_84             (read             ) [ 001000000000000000000000000000001110]
tmp_V_85             (read             ) [ 001000000000000000000000000000000110]
tmp_V_86             (read             ) [ 001000000000000000000000000000000010]
kw_V                 (add              ) [ 011000000000000000000000000000000010]
empty_95             (speclooptripcount) [ 000000000000000000000000000000000000]
tmp                  (bitconcatenate   ) [ 000000000000000000000000000000000000]
p_shl_cast           (zext             ) [ 000000000000000000000000000000000000]
tmp_s                (bitconcatenate   ) [ 000000000000000000000000000000000000]
p_shl1_cast          (zext             ) [ 000000000000000000000000000000000000]
tmp_208              (sub              ) [ 000000000000000000000000000000000000]
tmp_2333_i           (specregionbegin  ) [ 000000000000000000000000000000000000]
StgValue_87          (specpipeline     ) [ 000000000000000000000000000000000000]
tmp_i_cast           (zext             ) [ 000000000000000000000000000000000000]
tmp_209              (add              ) [ 000000000000000000000000000000000000]
tmp_295_cast         (sext             ) [ 000000000000000000000000000000000000]
layer3_kernel_V_0_ad (getelementptr    ) [ 000000000000000000000000000000000000]
layer3_kernel_V_1_ad (getelementptr    ) [ 000000000000000000000000000000000000]
layer3_kernel_V_10_a (getelementptr    ) [ 000000000000000000000000000000000000]
layer3_kernel_V_11_a (getelementptr    ) [ 000000000000000000000000000000000000]
layer3_kernel_V_12_a (getelementptr    ) [ 000000000000000000000000000000000000]
layer3_kernel_V_13_a (getelementptr    ) [ 000000000000000000000000000000000000]
layer3_kernel_V_14_a (getelementptr    ) [ 000000000000000000000000000000000000]
layer3_kernel_V_15_a (getelementptr    ) [ 000000000000000000000000000000000000]
layer3_kernel_V_16_a (getelementptr    ) [ 000000000000000000000000000000000000]
layer3_kernel_V_17_a (getelementptr    ) [ 000000000000000000000000000000000000]
layer3_kernel_V_18_a (getelementptr    ) [ 000000000000000000000000000000000000]
layer3_kernel_V_19_a (getelementptr    ) [ 000000000000000000000000000000000000]
layer3_kernel_V_2_ad (getelementptr    ) [ 000000000000000000000000000000000000]
layer3_kernel_V_20_a (getelementptr    ) [ 000000000000000000000000000000000000]
layer3_kernel_V_21_a (getelementptr    ) [ 000000000000000000000000000000000000]
layer3_kernel_V_22_a (getelementptr    ) [ 000000000000000000000000000000000000]
layer3_kernel_V_23_a (getelementptr    ) [ 000000000000000000000000000000000000]
layer3_kernel_V_24_a (getelementptr    ) [ 000000000000000000000000000000000000]
layer3_kernel_V_25_a (getelementptr    ) [ 000000000000000000000000000000000000]
layer3_kernel_V_26_a (getelementptr    ) [ 000000000000000000000000000000000000]
layer3_kernel_V_27_a (getelementptr    ) [ 000000000000000000000000000000000000]
layer3_kernel_V_28_a (getelementptr    ) [ 000000000000000000000000000000000000]
layer3_kernel_V_29_a (getelementptr    ) [ 000000000000000000000000000000000000]
layer3_kernel_V_3_ad (getelementptr    ) [ 000000000000000000000000000000000000]
layer3_kernel_V_30_a (getelementptr    ) [ 000000000000000000000000000000000000]
layer3_kernel_V_31_a (getelementptr    ) [ 000000000000000000000000000000000000]
layer3_kernel_V_4_ad (getelementptr    ) [ 000000000000000000000000000000000000]
layer3_kernel_V_5_ad (getelementptr    ) [ 000000000000000000000000000000000000]
layer3_kernel_V_6_ad (getelementptr    ) [ 000000000000000000000000000000000000]
layer3_kernel_V_7_ad (getelementptr    ) [ 000000000000000000000000000000000000]
layer3_kernel_V_8_ad (getelementptr    ) [ 000000000000000000000000000000000000]
layer3_kernel_V_9_ad (getelementptr    ) [ 000000000000000000000000000000000000]
StgValue_123         (store            ) [ 000000000000000000000000000000000000]
StgValue_124         (store            ) [ 000000000000000000000000000000000000]
StgValue_125         (store            ) [ 000000000000000000000000000000000000]
StgValue_126         (store            ) [ 000000000000000000000000000000000000]
StgValue_127         (store            ) [ 000000000000000000000000000000000000]
StgValue_128         (store            ) [ 000000000000000000000000000000000000]
StgValue_129         (store            ) [ 000000000000000000000000000000000000]
StgValue_130         (store            ) [ 000000000000000000000000000000000000]
StgValue_131         (store            ) [ 000000000000000000000000000000000000]
StgValue_132         (store            ) [ 000000000000000000000000000000000000]
StgValue_133         (store            ) [ 000000000000000000000000000000000000]
StgValue_134         (store            ) [ 000000000000000000000000000000000000]
StgValue_135         (store            ) [ 000000000000000000000000000000000000]
StgValue_136         (store            ) [ 000000000000000000000000000000000000]
StgValue_137         (store            ) [ 000000000000000000000000000000000000]
StgValue_138         (store            ) [ 000000000000000000000000000000000000]
StgValue_139         (store            ) [ 000000000000000000000000000000000000]
StgValue_140         (store            ) [ 000000000000000000000000000000000000]
StgValue_141         (store            ) [ 000000000000000000000000000000000000]
StgValue_142         (store            ) [ 000000000000000000000000000000000000]
StgValue_143         (store            ) [ 000000000000000000000000000000000000]
StgValue_144         (store            ) [ 000000000000000000000000000000000000]
StgValue_145         (store            ) [ 000000000000000000000000000000000000]
StgValue_146         (store            ) [ 000000000000000000000000000000000000]
StgValue_147         (store            ) [ 000000000000000000000000000000000000]
StgValue_148         (store            ) [ 000000000000000000000000000000000000]
StgValue_149         (store            ) [ 000000000000000000000000000000000000]
StgValue_150         (store            ) [ 000000000000000000000000000000000000]
StgValue_151         (store            ) [ 000000000000000000000000000000000000]
StgValue_152         (store            ) [ 000000000000000000000000000000000000]
StgValue_153         (store            ) [ 000000000000000000000000000000000000]
tmp_V_87             (read             ) [ 000000000000000000000000000000000000]
StgValue_155         (store            ) [ 000000000000000000000000000000000000]
empty_96             (specregionend    ) [ 000000000000000000000000000000000000]
StgValue_157         (br               ) [ 011111111111111111111111111111111110]
StgValue_158         (ret              ) [ 000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="kernel_i_V_V2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_i_V_V2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer3_kernel_V_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_kernel_V_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer3_kernel_V_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_kernel_V_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer3_kernel_V_10">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_kernel_V_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layer3_kernel_V_11">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_kernel_V_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="layer3_kernel_V_12">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_kernel_V_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="layer3_kernel_V_13">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_kernel_V_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="layer3_kernel_V_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_kernel_V_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="layer3_kernel_V_15">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_kernel_V_15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="layer3_kernel_V_16">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_kernel_V_16"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="layer3_kernel_V_17">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_kernel_V_17"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="layer3_kernel_V_18">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_kernel_V_18"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="layer3_kernel_V_19">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_kernel_V_19"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="layer3_kernel_V_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_kernel_V_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="layer3_kernel_V_20">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_kernel_V_20"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="layer3_kernel_V_21">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_kernel_V_21"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="layer3_kernel_V_22">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_kernel_V_22"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="layer3_kernel_V_23">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_kernel_V_23"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="layer3_kernel_V_24">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_kernel_V_24"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="layer3_kernel_V_25">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_kernel_V_25"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="layer3_kernel_V_26">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_kernel_V_26"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="layer3_kernel_V_27">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_kernel_V_27"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="layer3_kernel_V_28">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_kernel_V_28"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="layer3_kernel_V_29">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_kernel_V_29"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="layer3_kernel_V_3">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_kernel_V_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="layer3_kernel_V_30">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_kernel_V_30"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="layer3_kernel_V_31">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_kernel_V_31"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="layer3_kernel_V_4">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_kernel_V_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="layer3_kernel_V_5">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_kernel_V_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="layer3_kernel_V_6">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_kernel_V_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="layer3_kernel_V_7">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_kernel_V_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="layer3_kernel_V_8">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_kernel_V_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="layer3_kernel_V_9">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_kernel_V_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i18P"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str26"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="grp_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="18" slack="0"/>
<pin id="116" dir="0" index="1" bw="18" slack="0"/>
<pin id="117" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/3 tmp_V_57/4 tmp_V_58/5 tmp_V_59/6 tmp_V_60/7 tmp_V_61/8 tmp_V_62/9 tmp_V_63/10 tmp_V_64/11 tmp_V_65/12 tmp_V_66/13 tmp_V_67/14 tmp_V_68/15 tmp_V_69/16 tmp_V_70/17 tmp_V_71/18 tmp_V_72/19 tmp_V_73/20 tmp_V_74/21 tmp_V_75/22 tmp_V_76/23 tmp_V_77/24 tmp_V_78/25 tmp_V_79/26 tmp_V_80/27 tmp_V_81/28 tmp_V_82/29 tmp_V_83/30 tmp_V_84/31 tmp_V_85/32 tmp_V_86/33 tmp_V_87/34 "/>
</bind>
</comp>

<comp id="120" class="1004" name="layer3_kernel_V_0_ad_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="18" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="7" slack="0"/>
<pin id="124" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer3_kernel_V_0_ad/34 "/>
</bind>
</comp>

<comp id="127" class="1004" name="layer3_kernel_V_1_ad_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="18" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="7" slack="0"/>
<pin id="131" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer3_kernel_V_1_ad/34 "/>
</bind>
</comp>

<comp id="134" class="1004" name="layer3_kernel_V_10_a_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="18" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="7" slack="0"/>
<pin id="138" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer3_kernel_V_10_a/34 "/>
</bind>
</comp>

<comp id="141" class="1004" name="layer3_kernel_V_11_a_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="18" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="7" slack="0"/>
<pin id="145" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer3_kernel_V_11_a/34 "/>
</bind>
</comp>

<comp id="148" class="1004" name="layer3_kernel_V_12_a_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="18" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="7" slack="0"/>
<pin id="152" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer3_kernel_V_12_a/34 "/>
</bind>
</comp>

<comp id="155" class="1004" name="layer3_kernel_V_13_a_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="18" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="7" slack="0"/>
<pin id="159" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer3_kernel_V_13_a/34 "/>
</bind>
</comp>

<comp id="162" class="1004" name="layer3_kernel_V_14_a_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="18" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="7" slack="0"/>
<pin id="166" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer3_kernel_V_14_a/34 "/>
</bind>
</comp>

<comp id="169" class="1004" name="layer3_kernel_V_15_a_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="18" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="7" slack="0"/>
<pin id="173" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer3_kernel_V_15_a/34 "/>
</bind>
</comp>

<comp id="176" class="1004" name="layer3_kernel_V_16_a_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="18" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="7" slack="0"/>
<pin id="180" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer3_kernel_V_16_a/34 "/>
</bind>
</comp>

<comp id="183" class="1004" name="layer3_kernel_V_17_a_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="18" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="7" slack="0"/>
<pin id="187" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer3_kernel_V_17_a/34 "/>
</bind>
</comp>

<comp id="190" class="1004" name="layer3_kernel_V_18_a_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="18" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="7" slack="0"/>
<pin id="194" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer3_kernel_V_18_a/34 "/>
</bind>
</comp>

<comp id="197" class="1004" name="layer3_kernel_V_19_a_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="18" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="7" slack="0"/>
<pin id="201" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer3_kernel_V_19_a/34 "/>
</bind>
</comp>

<comp id="204" class="1004" name="layer3_kernel_V_2_ad_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="18" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="7" slack="0"/>
<pin id="208" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer3_kernel_V_2_ad/34 "/>
</bind>
</comp>

<comp id="211" class="1004" name="layer3_kernel_V_20_a_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="18" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="7" slack="0"/>
<pin id="215" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer3_kernel_V_20_a/34 "/>
</bind>
</comp>

<comp id="218" class="1004" name="layer3_kernel_V_21_a_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="18" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="7" slack="0"/>
<pin id="222" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer3_kernel_V_21_a/34 "/>
</bind>
</comp>

<comp id="225" class="1004" name="layer3_kernel_V_22_a_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="18" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="7" slack="0"/>
<pin id="229" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer3_kernel_V_22_a/34 "/>
</bind>
</comp>

<comp id="232" class="1004" name="layer3_kernel_V_23_a_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="18" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="7" slack="0"/>
<pin id="236" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer3_kernel_V_23_a/34 "/>
</bind>
</comp>

<comp id="239" class="1004" name="layer3_kernel_V_24_a_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="18" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="7" slack="0"/>
<pin id="243" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer3_kernel_V_24_a/34 "/>
</bind>
</comp>

<comp id="246" class="1004" name="layer3_kernel_V_25_a_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="18" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="7" slack="0"/>
<pin id="250" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer3_kernel_V_25_a/34 "/>
</bind>
</comp>

<comp id="253" class="1004" name="layer3_kernel_V_26_a_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="18" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="7" slack="0"/>
<pin id="257" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer3_kernel_V_26_a/34 "/>
</bind>
</comp>

<comp id="260" class="1004" name="layer3_kernel_V_27_a_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="18" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="7" slack="0"/>
<pin id="264" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer3_kernel_V_27_a/34 "/>
</bind>
</comp>

<comp id="267" class="1004" name="layer3_kernel_V_28_a_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="18" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="7" slack="0"/>
<pin id="271" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer3_kernel_V_28_a/34 "/>
</bind>
</comp>

<comp id="274" class="1004" name="layer3_kernel_V_29_a_gep_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="18" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="7" slack="0"/>
<pin id="278" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer3_kernel_V_29_a/34 "/>
</bind>
</comp>

<comp id="281" class="1004" name="layer3_kernel_V_3_ad_gep_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="18" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="7" slack="0"/>
<pin id="285" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer3_kernel_V_3_ad/34 "/>
</bind>
</comp>

<comp id="288" class="1004" name="layer3_kernel_V_30_a_gep_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="18" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="7" slack="0"/>
<pin id="292" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer3_kernel_V_30_a/34 "/>
</bind>
</comp>

<comp id="295" class="1004" name="layer3_kernel_V_31_a_gep_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="18" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="7" slack="0"/>
<pin id="299" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer3_kernel_V_31_a/34 "/>
</bind>
</comp>

<comp id="302" class="1004" name="layer3_kernel_V_4_ad_gep_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="18" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="0" index="2" bw="7" slack="0"/>
<pin id="306" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer3_kernel_V_4_ad/34 "/>
</bind>
</comp>

<comp id="309" class="1004" name="layer3_kernel_V_5_ad_gep_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="18" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="0" index="2" bw="7" slack="0"/>
<pin id="313" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer3_kernel_V_5_ad/34 "/>
</bind>
</comp>

<comp id="316" class="1004" name="layer3_kernel_V_6_ad_gep_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="18" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="0" index="2" bw="7" slack="0"/>
<pin id="320" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer3_kernel_V_6_ad/34 "/>
</bind>
</comp>

<comp id="323" class="1004" name="layer3_kernel_V_7_ad_gep_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="18" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="0" index="2" bw="7" slack="0"/>
<pin id="327" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer3_kernel_V_7_ad/34 "/>
</bind>
</comp>

<comp id="330" class="1004" name="layer3_kernel_V_8_ad_gep_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="18" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="0" index="2" bw="7" slack="0"/>
<pin id="334" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer3_kernel_V_8_ad/34 "/>
</bind>
</comp>

<comp id="337" class="1004" name="layer3_kernel_V_9_ad_gep_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="18" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="0" index="2" bw="7" slack="0"/>
<pin id="341" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer3_kernel_V_9_ad/34 "/>
</bind>
</comp>

<comp id="344" class="1004" name="StgValue_123_access_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="6" slack="0"/>
<pin id="346" dir="0" index="1" bw="18" slack="31"/>
<pin id="347" dir="1" index="2" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_123/34 "/>
</bind>
</comp>

<comp id="349" class="1004" name="StgValue_124_access_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="6" slack="0"/>
<pin id="351" dir="0" index="1" bw="18" slack="30"/>
<pin id="352" dir="1" index="2" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_124/34 "/>
</bind>
</comp>

<comp id="354" class="1004" name="StgValue_125_access_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="6" slack="0"/>
<pin id="356" dir="0" index="1" bw="18" slack="29"/>
<pin id="357" dir="1" index="2" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_125/34 "/>
</bind>
</comp>

<comp id="359" class="1004" name="StgValue_126_access_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="6" slack="0"/>
<pin id="361" dir="0" index="1" bw="18" slack="28"/>
<pin id="362" dir="1" index="2" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_126/34 "/>
</bind>
</comp>

<comp id="364" class="1004" name="StgValue_127_access_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="6" slack="0"/>
<pin id="366" dir="0" index="1" bw="18" slack="27"/>
<pin id="367" dir="1" index="2" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_127/34 "/>
</bind>
</comp>

<comp id="369" class="1004" name="StgValue_128_access_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="6" slack="0"/>
<pin id="371" dir="0" index="1" bw="18" slack="26"/>
<pin id="372" dir="1" index="2" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_128/34 "/>
</bind>
</comp>

<comp id="374" class="1004" name="StgValue_129_access_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="6" slack="0"/>
<pin id="376" dir="0" index="1" bw="18" slack="25"/>
<pin id="377" dir="1" index="2" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_129/34 "/>
</bind>
</comp>

<comp id="379" class="1004" name="StgValue_130_access_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="6" slack="0"/>
<pin id="381" dir="0" index="1" bw="18" slack="24"/>
<pin id="382" dir="1" index="2" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_130/34 "/>
</bind>
</comp>

<comp id="384" class="1004" name="StgValue_131_access_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="6" slack="0"/>
<pin id="386" dir="0" index="1" bw="18" slack="23"/>
<pin id="387" dir="1" index="2" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_131/34 "/>
</bind>
</comp>

<comp id="389" class="1004" name="StgValue_132_access_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="6" slack="0"/>
<pin id="391" dir="0" index="1" bw="18" slack="22"/>
<pin id="392" dir="1" index="2" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_132/34 "/>
</bind>
</comp>

<comp id="394" class="1004" name="StgValue_133_access_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="6" slack="0"/>
<pin id="396" dir="0" index="1" bw="18" slack="21"/>
<pin id="397" dir="1" index="2" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_133/34 "/>
</bind>
</comp>

<comp id="399" class="1004" name="StgValue_134_access_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="6" slack="0"/>
<pin id="401" dir="0" index="1" bw="18" slack="20"/>
<pin id="402" dir="1" index="2" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_134/34 "/>
</bind>
</comp>

<comp id="404" class="1004" name="StgValue_135_access_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="6" slack="0"/>
<pin id="406" dir="0" index="1" bw="18" slack="19"/>
<pin id="407" dir="1" index="2" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_135/34 "/>
</bind>
</comp>

<comp id="409" class="1004" name="StgValue_136_access_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="6" slack="0"/>
<pin id="411" dir="0" index="1" bw="18" slack="18"/>
<pin id="412" dir="1" index="2" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_136/34 "/>
</bind>
</comp>

<comp id="414" class="1004" name="StgValue_137_access_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="6" slack="0"/>
<pin id="416" dir="0" index="1" bw="18" slack="17"/>
<pin id="417" dir="1" index="2" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_137/34 "/>
</bind>
</comp>

<comp id="419" class="1004" name="StgValue_138_access_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="6" slack="0"/>
<pin id="421" dir="0" index="1" bw="18" slack="16"/>
<pin id="422" dir="1" index="2" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_138/34 "/>
</bind>
</comp>

<comp id="424" class="1004" name="StgValue_139_access_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="6" slack="0"/>
<pin id="426" dir="0" index="1" bw="18" slack="15"/>
<pin id="427" dir="1" index="2" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_139/34 "/>
</bind>
</comp>

<comp id="429" class="1004" name="StgValue_140_access_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="6" slack="0"/>
<pin id="431" dir="0" index="1" bw="18" slack="14"/>
<pin id="432" dir="1" index="2" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_140/34 "/>
</bind>
</comp>

<comp id="434" class="1004" name="StgValue_141_access_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="6" slack="0"/>
<pin id="436" dir="0" index="1" bw="18" slack="13"/>
<pin id="437" dir="1" index="2" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_141/34 "/>
</bind>
</comp>

<comp id="439" class="1004" name="StgValue_142_access_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="6" slack="0"/>
<pin id="441" dir="0" index="1" bw="18" slack="12"/>
<pin id="442" dir="1" index="2" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_142/34 "/>
</bind>
</comp>

<comp id="444" class="1004" name="StgValue_143_access_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="6" slack="0"/>
<pin id="446" dir="0" index="1" bw="18" slack="11"/>
<pin id="447" dir="1" index="2" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_143/34 "/>
</bind>
</comp>

<comp id="449" class="1004" name="StgValue_144_access_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="6" slack="0"/>
<pin id="451" dir="0" index="1" bw="18" slack="10"/>
<pin id="452" dir="1" index="2" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_144/34 "/>
</bind>
</comp>

<comp id="454" class="1004" name="StgValue_145_access_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="6" slack="0"/>
<pin id="456" dir="0" index="1" bw="18" slack="9"/>
<pin id="457" dir="1" index="2" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_145/34 "/>
</bind>
</comp>

<comp id="459" class="1004" name="StgValue_146_access_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="6" slack="0"/>
<pin id="461" dir="0" index="1" bw="18" slack="8"/>
<pin id="462" dir="1" index="2" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_146/34 "/>
</bind>
</comp>

<comp id="464" class="1004" name="StgValue_147_access_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="6" slack="0"/>
<pin id="466" dir="0" index="1" bw="18" slack="7"/>
<pin id="467" dir="1" index="2" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_147/34 "/>
</bind>
</comp>

<comp id="469" class="1004" name="StgValue_148_access_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="6" slack="0"/>
<pin id="471" dir="0" index="1" bw="18" slack="6"/>
<pin id="472" dir="1" index="2" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_148/34 "/>
</bind>
</comp>

<comp id="474" class="1004" name="StgValue_149_access_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="6" slack="0"/>
<pin id="476" dir="0" index="1" bw="18" slack="5"/>
<pin id="477" dir="1" index="2" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_149/34 "/>
</bind>
</comp>

<comp id="479" class="1004" name="StgValue_150_access_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="6" slack="0"/>
<pin id="481" dir="0" index="1" bw="18" slack="4"/>
<pin id="482" dir="1" index="2" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_150/34 "/>
</bind>
</comp>

<comp id="484" class="1004" name="StgValue_151_access_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="6" slack="0"/>
<pin id="486" dir="0" index="1" bw="18" slack="3"/>
<pin id="487" dir="1" index="2" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_151/34 "/>
</bind>
</comp>

<comp id="489" class="1004" name="StgValue_152_access_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="6" slack="0"/>
<pin id="491" dir="0" index="1" bw="18" slack="2"/>
<pin id="492" dir="1" index="2" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_152/34 "/>
</bind>
</comp>

<comp id="494" class="1004" name="StgValue_153_access_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="6" slack="0"/>
<pin id="496" dir="0" index="1" bw="18" slack="1"/>
<pin id="497" dir="1" index="2" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_153/34 "/>
</bind>
</comp>

<comp id="499" class="1004" name="StgValue_155_access_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="6" slack="0"/>
<pin id="501" dir="0" index="1" bw="18" slack="0"/>
<pin id="502" dir="1" index="2" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_155/34 "/>
</bind>
</comp>

<comp id="505" class="1005" name="indvar_flatten_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="6" slack="1"/>
<pin id="507" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="509" class="1004" name="indvar_flatten_phi_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="1"/>
<pin id="511" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="512" dir="0" index="2" bw="6" slack="0"/>
<pin id="513" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="514" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="516" class="1005" name="p_02_i_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="3" slack="1"/>
<pin id="518" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_02_i (phireg) "/>
</bind>
</comp>

<comp id="520" class="1004" name="p_02_i_phi_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="1"/>
<pin id="522" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="523" dir="0" index="2" bw="3" slack="0"/>
<pin id="524" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="525" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_02_i/2 "/>
</bind>
</comp>

<comp id="527" class="1005" name="p_i_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="3" slack="1"/>
<pin id="529" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_i (phireg) "/>
</bind>
</comp>

<comp id="531" class="1004" name="p_i_phi_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="1"/>
<pin id="533" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="534" dir="0" index="2" bw="3" slack="1"/>
<pin id="535" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="536" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_i/2 "/>
</bind>
</comp>

<comp id="538" class="1004" name="exitcond_flatten_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="6" slack="0"/>
<pin id="540" dir="0" index="1" bw="6" slack="0"/>
<pin id="541" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="indvar_flatten_next_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="6" slack="0"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="550" class="1004" name="kh_V_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="3" slack="0"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kh_V/2 "/>
</bind>
</comp>

<comp id="556" class="1004" name="exitcond19_i_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="3" slack="0"/>
<pin id="558" dir="0" index="1" bw="3" slack="0"/>
<pin id="559" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond19_i/2 "/>
</bind>
</comp>

<comp id="562" class="1004" name="p_i_mid2_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="3" slack="0"/>
<pin id="565" dir="0" index="2" bw="3" slack="0"/>
<pin id="566" dir="1" index="3" bw="3" slack="31"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_i_mid2/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="tmp_i_mid2_v_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="3" slack="0"/>
<pin id="573" dir="0" index="2" bw="3" slack="0"/>
<pin id="574" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_i_mid2_v/2 "/>
</bind>
</comp>

<comp id="578" class="1004" name="kw_V_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="3" slack="31"/>
<pin id="580" dir="0" index="1" bw="1" slack="0"/>
<pin id="581" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kw_V/33 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="6" slack="0"/>
<pin id="585" dir="0" index="1" bw="3" slack="32"/>
<pin id="586" dir="0" index="2" bw="1" slack="0"/>
<pin id="587" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/34 "/>
</bind>
</comp>

<comp id="590" class="1004" name="p_shl_cast_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="6" slack="0"/>
<pin id="592" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/34 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp_s_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="4" slack="0"/>
<pin id="596" dir="0" index="1" bw="3" slack="32"/>
<pin id="597" dir="0" index="2" bw="1" slack="0"/>
<pin id="598" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/34 "/>
</bind>
</comp>

<comp id="601" class="1004" name="p_shl1_cast_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="4" slack="0"/>
<pin id="603" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/34 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_208_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="6" slack="0"/>
<pin id="607" dir="0" index="1" bw="4" slack="0"/>
<pin id="608" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_208/34 "/>
</bind>
</comp>

<comp id="611" class="1004" name="tmp_i_cast_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="3" slack="32"/>
<pin id="613" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast/34 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tmp_209_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="7" slack="0"/>
<pin id="616" dir="0" index="1" bw="3" slack="0"/>
<pin id="617" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_209/34 "/>
</bind>
</comp>

<comp id="620" class="1004" name="tmp_295_cast_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="7" slack="0"/>
<pin id="622" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_295_cast/34 "/>
</bind>
</comp>

<comp id="656" class="1005" name="exitcond_flatten_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="1"/>
<pin id="658" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="660" class="1005" name="indvar_flatten_next_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="6" slack="0"/>
<pin id="662" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="665" class="1005" name="p_i_mid2_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="3" slack="31"/>
<pin id="667" dir="1" index="1" bw="3" slack="31"/>
</pin_list>
<bind>
<opset="p_i_mid2 "/>
</bind>
</comp>

<comp id="671" class="1005" name="tmp_i_mid2_v_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="3" slack="0"/>
<pin id="673" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="tmp_i_mid2_v "/>
</bind>
</comp>

<comp id="678" class="1005" name="tmp_V_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="18" slack="31"/>
<pin id="680" dir="1" index="1" bw="18" slack="31"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="683" class="1005" name="tmp_V_57_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="18" slack="30"/>
<pin id="685" dir="1" index="1" bw="18" slack="30"/>
</pin_list>
<bind>
<opset="tmp_V_57 "/>
</bind>
</comp>

<comp id="688" class="1005" name="tmp_V_58_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="18" slack="29"/>
<pin id="690" dir="1" index="1" bw="18" slack="29"/>
</pin_list>
<bind>
<opset="tmp_V_58 "/>
</bind>
</comp>

<comp id="693" class="1005" name="tmp_V_59_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="18" slack="28"/>
<pin id="695" dir="1" index="1" bw="18" slack="28"/>
</pin_list>
<bind>
<opset="tmp_V_59 "/>
</bind>
</comp>

<comp id="698" class="1005" name="tmp_V_60_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="18" slack="27"/>
<pin id="700" dir="1" index="1" bw="18" slack="27"/>
</pin_list>
<bind>
<opset="tmp_V_60 "/>
</bind>
</comp>

<comp id="703" class="1005" name="tmp_V_61_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="18" slack="26"/>
<pin id="705" dir="1" index="1" bw="18" slack="26"/>
</pin_list>
<bind>
<opset="tmp_V_61 "/>
</bind>
</comp>

<comp id="708" class="1005" name="tmp_V_62_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="18" slack="25"/>
<pin id="710" dir="1" index="1" bw="18" slack="25"/>
</pin_list>
<bind>
<opset="tmp_V_62 "/>
</bind>
</comp>

<comp id="713" class="1005" name="tmp_V_63_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="18" slack="24"/>
<pin id="715" dir="1" index="1" bw="18" slack="24"/>
</pin_list>
<bind>
<opset="tmp_V_63 "/>
</bind>
</comp>

<comp id="718" class="1005" name="tmp_V_64_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="18" slack="23"/>
<pin id="720" dir="1" index="1" bw="18" slack="23"/>
</pin_list>
<bind>
<opset="tmp_V_64 "/>
</bind>
</comp>

<comp id="723" class="1005" name="tmp_V_65_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="18" slack="22"/>
<pin id="725" dir="1" index="1" bw="18" slack="22"/>
</pin_list>
<bind>
<opset="tmp_V_65 "/>
</bind>
</comp>

<comp id="728" class="1005" name="tmp_V_66_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="18" slack="21"/>
<pin id="730" dir="1" index="1" bw="18" slack="21"/>
</pin_list>
<bind>
<opset="tmp_V_66 "/>
</bind>
</comp>

<comp id="733" class="1005" name="tmp_V_67_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="18" slack="20"/>
<pin id="735" dir="1" index="1" bw="18" slack="20"/>
</pin_list>
<bind>
<opset="tmp_V_67 "/>
</bind>
</comp>

<comp id="738" class="1005" name="tmp_V_68_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="18" slack="19"/>
<pin id="740" dir="1" index="1" bw="18" slack="19"/>
</pin_list>
<bind>
<opset="tmp_V_68 "/>
</bind>
</comp>

<comp id="743" class="1005" name="tmp_V_69_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="18" slack="18"/>
<pin id="745" dir="1" index="1" bw="18" slack="18"/>
</pin_list>
<bind>
<opset="tmp_V_69 "/>
</bind>
</comp>

<comp id="748" class="1005" name="tmp_V_70_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="18" slack="17"/>
<pin id="750" dir="1" index="1" bw="18" slack="17"/>
</pin_list>
<bind>
<opset="tmp_V_70 "/>
</bind>
</comp>

<comp id="753" class="1005" name="tmp_V_71_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="18" slack="16"/>
<pin id="755" dir="1" index="1" bw="18" slack="16"/>
</pin_list>
<bind>
<opset="tmp_V_71 "/>
</bind>
</comp>

<comp id="758" class="1005" name="tmp_V_72_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="18" slack="15"/>
<pin id="760" dir="1" index="1" bw="18" slack="15"/>
</pin_list>
<bind>
<opset="tmp_V_72 "/>
</bind>
</comp>

<comp id="763" class="1005" name="tmp_V_73_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="18" slack="14"/>
<pin id="765" dir="1" index="1" bw="18" slack="14"/>
</pin_list>
<bind>
<opset="tmp_V_73 "/>
</bind>
</comp>

<comp id="768" class="1005" name="tmp_V_74_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="18" slack="13"/>
<pin id="770" dir="1" index="1" bw="18" slack="13"/>
</pin_list>
<bind>
<opset="tmp_V_74 "/>
</bind>
</comp>

<comp id="773" class="1005" name="tmp_V_75_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="18" slack="12"/>
<pin id="775" dir="1" index="1" bw="18" slack="12"/>
</pin_list>
<bind>
<opset="tmp_V_75 "/>
</bind>
</comp>

<comp id="778" class="1005" name="tmp_V_76_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="18" slack="11"/>
<pin id="780" dir="1" index="1" bw="18" slack="11"/>
</pin_list>
<bind>
<opset="tmp_V_76 "/>
</bind>
</comp>

<comp id="783" class="1005" name="tmp_V_77_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="18" slack="10"/>
<pin id="785" dir="1" index="1" bw="18" slack="10"/>
</pin_list>
<bind>
<opset="tmp_V_77 "/>
</bind>
</comp>

<comp id="788" class="1005" name="tmp_V_78_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="18" slack="9"/>
<pin id="790" dir="1" index="1" bw="18" slack="9"/>
</pin_list>
<bind>
<opset="tmp_V_78 "/>
</bind>
</comp>

<comp id="793" class="1005" name="tmp_V_79_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="18" slack="8"/>
<pin id="795" dir="1" index="1" bw="18" slack="8"/>
</pin_list>
<bind>
<opset="tmp_V_79 "/>
</bind>
</comp>

<comp id="798" class="1005" name="tmp_V_80_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="18" slack="7"/>
<pin id="800" dir="1" index="1" bw="18" slack="7"/>
</pin_list>
<bind>
<opset="tmp_V_80 "/>
</bind>
</comp>

<comp id="803" class="1005" name="tmp_V_81_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="18" slack="6"/>
<pin id="805" dir="1" index="1" bw="18" slack="6"/>
</pin_list>
<bind>
<opset="tmp_V_81 "/>
</bind>
</comp>

<comp id="808" class="1005" name="tmp_V_82_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="18" slack="5"/>
<pin id="810" dir="1" index="1" bw="18" slack="5"/>
</pin_list>
<bind>
<opset="tmp_V_82 "/>
</bind>
</comp>

<comp id="813" class="1005" name="tmp_V_83_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="18" slack="4"/>
<pin id="815" dir="1" index="1" bw="18" slack="4"/>
</pin_list>
<bind>
<opset="tmp_V_83 "/>
</bind>
</comp>

<comp id="818" class="1005" name="tmp_V_84_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="18" slack="3"/>
<pin id="820" dir="1" index="1" bw="18" slack="3"/>
</pin_list>
<bind>
<opset="tmp_V_84 "/>
</bind>
</comp>

<comp id="823" class="1005" name="tmp_V_85_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="18" slack="2"/>
<pin id="825" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_85 "/>
</bind>
</comp>

<comp id="828" class="1005" name="tmp_V_86_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="18" slack="1"/>
<pin id="830" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_86 "/>
</bind>
</comp>

<comp id="833" class="1005" name="kw_V_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="3" slack="1"/>
<pin id="835" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="kw_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="118"><net_src comp="90" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="70" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="4" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="70" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="6" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="70" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="8" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="70" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="10" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="70" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="12" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="70" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="14" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="70" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="16" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="70" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="18" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="70" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="20" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="70" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="22" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="70" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="24" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="70" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="26" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="70" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="28" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="70" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="30" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="70" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="32" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="70" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="34" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="70" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="36" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="70" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="251"><net_src comp="38" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="70" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="40" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="70" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="265"><net_src comp="42" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="70" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="272"><net_src comp="44" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="70" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="279"><net_src comp="46" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="70" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="286"><net_src comp="48" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="70" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="293"><net_src comp="50" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="70" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="300"><net_src comp="52" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="70" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="307"><net_src comp="54" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="70" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="314"><net_src comp="56" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="70" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="321"><net_src comp="58" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="70" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="328"><net_src comp="60" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="70" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="335"><net_src comp="62" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="70" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="342"><net_src comp="64" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="70" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="348"><net_src comp="120" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="353"><net_src comp="127" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="358"><net_src comp="204" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="363"><net_src comp="281" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="368"><net_src comp="302" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="373"><net_src comp="309" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="378"><net_src comp="316" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="383"><net_src comp="323" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="388"><net_src comp="330" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="393"><net_src comp="337" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="398"><net_src comp="134" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="403"><net_src comp="141" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="408"><net_src comp="148" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="413"><net_src comp="155" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="418"><net_src comp="162" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="423"><net_src comp="169" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="428"><net_src comp="176" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="433"><net_src comp="183" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="438"><net_src comp="190" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="443"><net_src comp="197" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="448"><net_src comp="211" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="453"><net_src comp="218" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="458"><net_src comp="225" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="463"><net_src comp="232" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="468"><net_src comp="239" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="473"><net_src comp="246" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="478"><net_src comp="253" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="483"><net_src comp="260" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="488"><net_src comp="267" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="493"><net_src comp="274" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="498"><net_src comp="288" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="503"><net_src comp="114" pin="2"/><net_sink comp="499" pin=1"/></net>

<net id="504"><net_src comp="295" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="508"><net_src comp="78" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="515"><net_src comp="505" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="519"><net_src comp="80" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="526"><net_src comp="516" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="530"><net_src comp="80" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="537"><net_src comp="527" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="542"><net_src comp="509" pin="4"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="82" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="548"><net_src comp="509" pin="4"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="84" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="554"><net_src comp="520" pin="4"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="86" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="560"><net_src comp="531" pin="4"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="88" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="567"><net_src comp="556" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="80" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="569"><net_src comp="531" pin="4"/><net_sink comp="562" pin=2"/></net>

<net id="575"><net_src comp="556" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="576"><net_src comp="550" pin="2"/><net_sink comp="570" pin=1"/></net>

<net id="577"><net_src comp="520" pin="4"/><net_sink comp="570" pin=2"/></net>

<net id="582"><net_src comp="86" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="588"><net_src comp="96" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="589"><net_src comp="80" pin="0"/><net_sink comp="583" pin=2"/></net>

<net id="593"><net_src comp="583" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="599"><net_src comp="98" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="100" pin="0"/><net_sink comp="594" pin=2"/></net>

<net id="604"><net_src comp="594" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="609"><net_src comp="590" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="601" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="618"><net_src comp="605" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="611" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="623"><net_src comp="614" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="625"><net_src comp="620" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="626"><net_src comp="620" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="627"><net_src comp="620" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="628"><net_src comp="620" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="629"><net_src comp="620" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="630"><net_src comp="620" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="631"><net_src comp="620" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="632"><net_src comp="620" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="633"><net_src comp="620" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="634"><net_src comp="620" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="635"><net_src comp="620" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="636"><net_src comp="620" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="637"><net_src comp="620" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="638"><net_src comp="620" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="639"><net_src comp="620" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="640"><net_src comp="620" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="641"><net_src comp="620" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="642"><net_src comp="620" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="643"><net_src comp="620" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="644"><net_src comp="620" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="645"><net_src comp="620" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="646"><net_src comp="620" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="647"><net_src comp="620" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="648"><net_src comp="620" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="649"><net_src comp="620" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="650"><net_src comp="620" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="651"><net_src comp="620" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="652"><net_src comp="620" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="653"><net_src comp="620" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="654"><net_src comp="620" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="655"><net_src comp="620" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="659"><net_src comp="538" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="663"><net_src comp="544" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="509" pin=2"/></net>

<net id="668"><net_src comp="562" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="670"><net_src comp="665" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="674"><net_src comp="570" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="520" pin=2"/></net>

<net id="676"><net_src comp="671" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="677"><net_src comp="671" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="681"><net_src comp="114" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="686"><net_src comp="114" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="691"><net_src comp="114" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="696"><net_src comp="114" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="701"><net_src comp="114" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="706"><net_src comp="114" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="711"><net_src comp="114" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="716"><net_src comp="114" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="721"><net_src comp="114" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="726"><net_src comp="114" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="731"><net_src comp="114" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="736"><net_src comp="114" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="741"><net_src comp="114" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="746"><net_src comp="114" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="751"><net_src comp="114" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="756"><net_src comp="114" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="761"><net_src comp="114" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="766"><net_src comp="114" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="771"><net_src comp="114" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="776"><net_src comp="114" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="781"><net_src comp="114" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="786"><net_src comp="114" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="791"><net_src comp="114" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="796"><net_src comp="114" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="801"><net_src comp="114" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="806"><net_src comp="114" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="811"><net_src comp="114" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="816"><net_src comp="114" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="821"><net_src comp="114" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="826"><net_src comp="114" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="831"><net_src comp="114" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="836"><net_src comp="578" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="531" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: kernel_i_V_V2 | {}
	Port: layer3_kernel_V_0 | {34 }
	Port: layer3_kernel_V_1 | {34 }
	Port: layer3_kernel_V_10 | {34 }
	Port: layer3_kernel_V_11 | {34 }
	Port: layer3_kernel_V_12 | {34 }
	Port: layer3_kernel_V_13 | {34 }
	Port: layer3_kernel_V_14 | {34 }
	Port: layer3_kernel_V_15 | {34 }
	Port: layer3_kernel_V_16 | {34 }
	Port: layer3_kernel_V_17 | {34 }
	Port: layer3_kernel_V_18 | {34 }
	Port: layer3_kernel_V_19 | {34 }
	Port: layer3_kernel_V_2 | {34 }
	Port: layer3_kernel_V_20 | {34 }
	Port: layer3_kernel_V_21 | {34 }
	Port: layer3_kernel_V_22 | {34 }
	Port: layer3_kernel_V_23 | {34 }
	Port: layer3_kernel_V_24 | {34 }
	Port: layer3_kernel_V_25 | {34 }
	Port: layer3_kernel_V_26 | {34 }
	Port: layer3_kernel_V_27 | {34 }
	Port: layer3_kernel_V_28 | {34 }
	Port: layer3_kernel_V_29 | {34 }
	Port: layer3_kernel_V_3 | {34 }
	Port: layer3_kernel_V_30 | {34 }
	Port: layer3_kernel_V_31 | {34 }
	Port: layer3_kernel_V_4 | {34 }
	Port: layer3_kernel_V_5 | {34 }
	Port: layer3_kernel_V_6 | {34 }
	Port: layer3_kernel_V_7 | {34 }
	Port: layer3_kernel_V_8 | {34 }
	Port: layer3_kernel_V_9 | {34 }
 - Input state : 
	Port: _wt_kernel_385 : kernel_i_V_V2 | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 }
	Port: _wt_kernel_385 : layer3_kernel_V_0 | {}
	Port: _wt_kernel_385 : layer3_kernel_V_1 | {}
	Port: _wt_kernel_385 : layer3_kernel_V_10 | {}
	Port: _wt_kernel_385 : layer3_kernel_V_11 | {}
	Port: _wt_kernel_385 : layer3_kernel_V_12 | {}
	Port: _wt_kernel_385 : layer3_kernel_V_13 | {}
	Port: _wt_kernel_385 : layer3_kernel_V_14 | {}
	Port: _wt_kernel_385 : layer3_kernel_V_15 | {}
	Port: _wt_kernel_385 : layer3_kernel_V_16 | {}
	Port: _wt_kernel_385 : layer3_kernel_V_17 | {}
	Port: _wt_kernel_385 : layer3_kernel_V_18 | {}
	Port: _wt_kernel_385 : layer3_kernel_V_19 | {}
	Port: _wt_kernel_385 : layer3_kernel_V_2 | {}
	Port: _wt_kernel_385 : layer3_kernel_V_20 | {}
	Port: _wt_kernel_385 : layer3_kernel_V_21 | {}
	Port: _wt_kernel_385 : layer3_kernel_V_22 | {}
	Port: _wt_kernel_385 : layer3_kernel_V_23 | {}
	Port: _wt_kernel_385 : layer3_kernel_V_24 | {}
	Port: _wt_kernel_385 : layer3_kernel_V_25 | {}
	Port: _wt_kernel_385 : layer3_kernel_V_26 | {}
	Port: _wt_kernel_385 : layer3_kernel_V_27 | {}
	Port: _wt_kernel_385 : layer3_kernel_V_28 | {}
	Port: _wt_kernel_385 : layer3_kernel_V_29 | {}
	Port: _wt_kernel_385 : layer3_kernel_V_3 | {}
	Port: _wt_kernel_385 : layer3_kernel_V_30 | {}
	Port: _wt_kernel_385 : layer3_kernel_V_31 | {}
	Port: _wt_kernel_385 : layer3_kernel_V_4 | {}
	Port: _wt_kernel_385 : layer3_kernel_V_5 | {}
	Port: _wt_kernel_385 : layer3_kernel_V_6 | {}
	Port: _wt_kernel_385 : layer3_kernel_V_7 | {}
	Port: _wt_kernel_385 : layer3_kernel_V_8 | {}
	Port: _wt_kernel_385 : layer3_kernel_V_9 | {}
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_43 : 2
		kh_V : 1
		exitcond19_i : 1
		p_i_mid2 : 2
		tmp_i_mid2_v : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
		p_shl_cast : 1
		p_shl1_cast : 1
		tmp_208 : 2
		tmp_209 : 3
		tmp_295_cast : 4
		layer3_kernel_V_0_ad : 5
		layer3_kernel_V_1_ad : 5
		layer3_kernel_V_10_a : 5
		layer3_kernel_V_11_a : 5
		layer3_kernel_V_12_a : 5
		layer3_kernel_V_13_a : 5
		layer3_kernel_V_14_a : 5
		layer3_kernel_V_15_a : 5
		layer3_kernel_V_16_a : 5
		layer3_kernel_V_17_a : 5
		layer3_kernel_V_18_a : 5
		layer3_kernel_V_19_a : 5
		layer3_kernel_V_2_ad : 5
		layer3_kernel_V_20_a : 5
		layer3_kernel_V_21_a : 5
		layer3_kernel_V_22_a : 5
		layer3_kernel_V_23_a : 5
		layer3_kernel_V_24_a : 5
		layer3_kernel_V_25_a : 5
		layer3_kernel_V_26_a : 5
		layer3_kernel_V_27_a : 5
		layer3_kernel_V_28_a : 5
		layer3_kernel_V_29_a : 5
		layer3_kernel_V_3_ad : 5
		layer3_kernel_V_30_a : 5
		layer3_kernel_V_31_a : 5
		layer3_kernel_V_4_ad : 5
		layer3_kernel_V_5_ad : 5
		layer3_kernel_V_6_ad : 5
		layer3_kernel_V_7_ad : 5
		layer3_kernel_V_8_ad : 5
		layer3_kernel_V_9_ad : 5
		StgValue_123 : 6
		StgValue_124 : 6
		StgValue_125 : 6
		StgValue_126 : 6
		StgValue_127 : 6
		StgValue_128 : 6
		StgValue_129 : 6
		StgValue_130 : 6
		StgValue_131 : 6
		StgValue_132 : 6
		StgValue_133 : 6
		StgValue_134 : 6
		StgValue_135 : 6
		StgValue_136 : 6
		StgValue_137 : 6
		StgValue_138 : 6
		StgValue_139 : 6
		StgValue_140 : 6
		StgValue_141 : 6
		StgValue_142 : 6
		StgValue_143 : 6
		StgValue_144 : 6
		StgValue_145 : 6
		StgValue_146 : 6
		StgValue_147 : 6
		StgValue_148 : 6
		StgValue_149 : 6
		StgValue_150 : 6
		StgValue_151 : 6
		StgValue_152 : 6
		StgValue_153 : 6
		StgValue_155 : 6
		empty_96 : 1
	State 35


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          | indvar_flatten_next_fu_544 |    0    |    15   |
|    add   |         kh_V_fu_550        |    0    |    12   |
|          |         kw_V_fu_578        |    0    |    12   |
|          |       tmp_209_fu_614       |    0    |    11   |
|----------|----------------------------|---------|---------|
|   icmp   |   exitcond_flatten_fu_538  |    0    |    11   |
|          |     exitcond19_i_fu_556    |    0    |    9    |
|----------|----------------------------|---------|---------|
|    sub   |       tmp_208_fu_605       |    0    |    11   |
|----------|----------------------------|---------|---------|
|  select  |       p_i_mid2_fu_562      |    0    |    3    |
|          |     tmp_i_mid2_v_fu_570    |    0    |    3    |
|----------|----------------------------|---------|---------|
|   read   |       grp_read_fu_114      |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|         tmp_fu_583         |    0    |    0    |
|          |        tmp_s_fu_594        |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      p_shl_cast_fu_590     |    0    |    0    |
|   zext   |     p_shl1_cast_fu_601     |    0    |    0    |
|          |      tmp_i_cast_fu_611     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |     tmp_295_cast_fu_620    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    87   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|  exitcond_flatten_reg_656 |    1   |
|indvar_flatten_next_reg_660|    6   |
|   indvar_flatten_reg_505  |    6   |
|        kw_V_reg_833       |    3   |
|       p_02_i_reg_516      |    3   |
|      p_i_mid2_reg_665     |    3   |
|        p_i_reg_527        |    3   |
|      tmp_V_57_reg_683     |   18   |
|      tmp_V_58_reg_688     |   18   |
|      tmp_V_59_reg_693     |   18   |
|      tmp_V_60_reg_698     |   18   |
|      tmp_V_61_reg_703     |   18   |
|      tmp_V_62_reg_708     |   18   |
|      tmp_V_63_reg_713     |   18   |
|      tmp_V_64_reg_718     |   18   |
|      tmp_V_65_reg_723     |   18   |
|      tmp_V_66_reg_728     |   18   |
|      tmp_V_67_reg_733     |   18   |
|      tmp_V_68_reg_738     |   18   |
|      tmp_V_69_reg_743     |   18   |
|      tmp_V_70_reg_748     |   18   |
|      tmp_V_71_reg_753     |   18   |
|      tmp_V_72_reg_758     |   18   |
|      tmp_V_73_reg_763     |   18   |
|      tmp_V_74_reg_768     |   18   |
|      tmp_V_75_reg_773     |   18   |
|      tmp_V_76_reg_778     |   18   |
|      tmp_V_77_reg_783     |   18   |
|      tmp_V_78_reg_788     |   18   |
|      tmp_V_79_reg_793     |   18   |
|      tmp_V_80_reg_798     |   18   |
|      tmp_V_81_reg_803     |   18   |
|      tmp_V_82_reg_808     |   18   |
|      tmp_V_83_reg_813     |   18   |
|      tmp_V_84_reg_818     |   18   |
|      tmp_V_85_reg_823     |   18   |
|      tmp_V_86_reg_828     |   18   |
|       tmp_V_reg_678       |   18   |
|    tmp_i_mid2_v_reg_671   |    3   |
+---------------------------+--------+
|           Total           |   586  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   87   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   586  |    -   |
+-----------+--------+--------+
|   Total   |   586  |   87   |
+-----------+--------+--------+
