{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651197149183 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651197149183 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 28 20:52:29 2022 " "Processing started: Thu Apr 28 20:52:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651197149183 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197149183 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197149183 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651197149537 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651197149537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4to1-Behavior " "Found design unit 1: MUX4to1-Behavior" {  } { { "MUX4to1.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/MUX4to1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651197156787 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4to1 " "Found entity 1: MUX4to1" {  } { { "MUX4to1.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/MUX4to1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651197156787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg-behave " "Found design unit 1: Reg-behave" {  } { { "Reg.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/Reg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651197156789 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Found entity 1: Reg" {  } { { "Reg.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/Reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651197156789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteenbitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sixteenbitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SixteenBitAdder-behave " "Found design unit 1: SixteenBitAdder-behave" {  } { { "SixteenBitAdder.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/SixteenBitAdder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651197156790 ""} { "Info" "ISGN_ENTITY_NAME" "1 SixteenBitAdder " "Found entity 1: SixteenBitAdder" {  } { { "SixteenBitAdder.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/SixteenBitAdder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651197156790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-Behavior " "Found design unit 1: FullAdder-Behavior" {  } { { "FullAdder.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/FullAdder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651197156791 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/FullAdder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651197156791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFlipFlop-behave " "Found design unit 1: DFlipFlop-behave" {  } { { "DFlipFlop.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/DFlipFlop.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651197156792 ""} { "Info" "ISGN_ENTITY_NAME" "1 DFlipFlop " "Found entity 1: DFlipFlop" {  } { { "DFlipFlop.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/DFlipFlop.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651197156792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch_clr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_latch_clr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_Latch_Clr-behave " "Found design unit 1: D_Latch_Clr-behave" {  } { { "D_Latch_Clr.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/D_Latch_Clr.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651197156793 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_Latch_Clr " "Found entity 1: D_Latch_Clr" {  } { { "D_Latch_Clr.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/D_Latch_Clr.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651197156793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_Latch-behave " "Found design unit 1: D_Latch-behave" {  } { { "D_Latch.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/D_Latch.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651197156794 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_Latch " "Found entity 1: D_Latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/D_Latch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651197156794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegFile-behave " "Found design unit 1: RegFile-behave" {  } { { "RegFile.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/RegFile.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651197156795 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "RegFile.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/RegFile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651197156795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rightshifter16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rightshifter16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RightShifter16bit-behave " "Found design unit 1: RightShifter16bit-behave" {  } { { "RightShifter16bit.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/RightShifter16bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651197156796 ""} { "Info" "ISGN_ENTITY_NAME" "1 RightShifter16bit " "Found entity 1: RightShifter16bit" {  } { { "RightShifter16bit.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/RightShifter16bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651197156796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullsubstractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fullsubstractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullSubtractor-Behavior " "Found design unit 1: FullSubtractor-Behavior" {  } { { "FullSubstractor.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/FullSubstractor.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651197156797 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullSubtractor " "Found entity 1: FullSubtractor" {  } { { "FullSubstractor.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/FullSubstractor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651197156797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteenbitsubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sixteenbitsubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SixteenBitSubtractor-behave " "Found design unit 1: SixteenBitSubtractor-behave" {  } { { "SixteenBitSubtractor.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/SixteenBitSubtractor.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651197156799 ""} { "Info" "ISGN_ENTITY_NAME" "1 SixteenBitSubtractor " "Found entity 1: SixteenBitSubtractor" {  } { { "SixteenBitSubtractor.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/SixteenBitSubtractor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651197156799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behave " "Found design unit 1: ALU-behave" {  } { { "ALU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/ALU.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651197156800 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651197156800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristatebus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tristatebus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TristateBus-Behavior " "Found design unit 1: TristateBus-Behavior" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651197156801 ""} { "Info" "ISGN_ENTITY_NAME" "1 TristateBus " "Found entity 1: TristateBus" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651197156801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leftshifter16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leftshifter16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LeftShifter16bit-behave " "Found design unit 1: LeftShifter16bit-behave" {  } { { "LeftShifter16bit.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/LeftShifter16bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651197156802 ""} { "Info" "ISGN_ENTITY_NAME" "1 LeftShifter16bit " "Found entity 1: LeftShifter16bit" {  } { { "LeftShifter16bit.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/LeftShifter16bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651197156802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-Behavior " "Found design unit 1: RAM-Behavior" {  } { { "RAM.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/RAM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651197156803 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/RAM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651197156803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-behave " "Found design unit 1: CPU-behave" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651197156805 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651197156805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tristate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Tristate-Behavior " "Found design unit 1: Tristate-Behavior" {  } { { "Tristate.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/Tristate.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651197156806 ""} { "Info" "ISGN_ENTITY_NAME" "1 Tristate " "Found entity 1: Tristate" {  } { { "Tristate.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/Tristate.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651197156806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-Behavior " "Found design unit 1: IR-Behavior" {  } { { "IR.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651197156807 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651197156807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-Behavior " "Found design unit 1: Decoder-Behavior" {  } { { "Decoder.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/Decoder.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651197156808 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/Decoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651197156808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristatebus4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tristatebus4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TristateBus4bit-Behavior " "Found design unit 1: TristateBus4bit-Behavior" {  } { { "TristateBus4bit.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus4bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651197156809 ""} { "Info" "ISGN_ENTITY_NAME" "1 TristateBus4bit " "Found entity 1: TristateBus4bit" {  } { { "TristateBus4bit.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus4bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651197156809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-Behavior " "Found design unit 1: ROM-Behavior" {  } { { "ROM.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/ROM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651197156810 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/ROM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651197156810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8to1_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8to1_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX8to1_16bit-Behavior " "Found design unit 1: MUX8to1_16bit-Behavior" {  } { { "MUX8to1_16bit.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/MUX8to1_16bit.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651197156811 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX8to1_16bit " "Found entity 1: MUX8to1_16bit" {  } { { "MUX8to1_16bit.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/MUX8to1_16bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651197156811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2to1_16bit-Behavior " "Found design unit 1: MUX2to1_16bit-Behavior" {  } { { "MUX2to1_16bit.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/MUX2to1_16bit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651197156812 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2to1_16bit " "Found entity 1: MUX2to1_16bit" {  } { { "MUX2to1_16bit.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/MUX2to1_16bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651197156812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristatebus3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tristatebus3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TristateBus3bit-Behavior " "Found design unit 1: TristateBus3bit-Behavior" {  } { { "TristateBus3bit.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus3bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651197156813 ""} { "Info" "ISGN_ENTITY_NAME" "1 TristateBus3bit " "Found entity 1: TristateBus3bit" {  } { { "TristateBus3bit.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus3bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651197156813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-Behavior " "Found design unit 1: PC-Behavior" {  } { { "PC.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/PC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651197156815 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/PC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651197156815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment-Behavior " "Found design unit 1: SevenSegment-Behavior" {  } { { "SevenSegment.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/SevenSegment.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651197156816 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "SevenSegment.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/SevenSegment.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651197156816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_Divider-bhv " "Found design unit 1: Clock_Divider-bhv" {  } { { "Clock_Divider.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/Clock_Divider.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651197156817 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_Divider " "Found entity 1: Clock_Divider" {  } { { "Clock_Divider.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/Clock_Divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651197156817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156817 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651197156859 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "op CPU.vhd(25) " "VHDL Signal Declaration warning at CPU.vhd(25): used implicit default value for signal \"op\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651197156861 "|CPU"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ram_mux CPU.vhd(40) " "VHDL Signal Declaration warning at CPU.vhd(40): used implicit default value for signal \"ram_mux\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651197156861 "|CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu_cf CPU.vhd(213) " "Verilog HDL or VHDL warning at CPU.vhd(213): object \"alu_cf\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651197156861 "|CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu_sf CPU.vhd(213) " "Verilog HDL or VHDL warning at CPU.vhd(213): object \"alu_sf\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651197156861 "|CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu_pf CPU.vhd(213) " "Verilog HDL or VHDL warning at CPU.vhd(213): object \"alu_pf\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651197156861 "|CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_memory_strobe CPU.vhd(242) " "Verilog HDL or VHDL warning at CPU.vhd(242): object \"data_memory_strobe\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 242 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651197156862 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "led CPU.vhd(322) " "VHDL Process Statement warning at CPU.vhd(322): inferring latch(es) for signal or variable \"led\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 322 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651197156866 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "imm_value CPU.vhd(334) " "VHDL Process Statement warning at CPU.vhd(334): inferring latch(es) for signal or variable \"imm_value\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 334 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651197156866 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rf_mux_out CPU.vhd(356) " "VHDL Process Statement warning at CPU.vhd(356): inferring latch(es) for signal or variable \"rf_mux_out\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 356 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651197156866 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ram_mux_out CPU.vhd(364) " "VHDL Process Statement warning at CPU.vhd(364): inferring latch(es) for signal or variable \"ram_mux_out\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 364 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651197156867 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_mux_out CPU.vhd(372) " "VHDL Process Statement warning at CPU.vhd(372): inferring latch(es) for signal or variable \"alu_mux_out\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 372 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651197156867 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_mux_out\[0\] CPU.vhd(372) " "Inferred latch for \"alu_mux_out\[0\]\" at CPU.vhd(372)" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156869 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_mux_out\[1\] CPU.vhd(372) " "Inferred latch for \"alu_mux_out\[1\]\" at CPU.vhd(372)" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156870 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_mux_out\[2\] CPU.vhd(372) " "Inferred latch for \"alu_mux_out\[2\]\" at CPU.vhd(372)" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156870 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_mux_out\[3\] CPU.vhd(372) " "Inferred latch for \"alu_mux_out\[3\]\" at CPU.vhd(372)" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156870 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_mux_out\[4\] CPU.vhd(372) " "Inferred latch for \"alu_mux_out\[4\]\" at CPU.vhd(372)" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156870 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_mux_out\[5\] CPU.vhd(372) " "Inferred latch for \"alu_mux_out\[5\]\" at CPU.vhd(372)" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156870 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_mux_out\[6\] CPU.vhd(372) " "Inferred latch for \"alu_mux_out\[6\]\" at CPU.vhd(372)" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156870 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_mux_out\[7\] CPU.vhd(372) " "Inferred latch for \"alu_mux_out\[7\]\" at CPU.vhd(372)" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156870 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_mux_out\[8\] CPU.vhd(372) " "Inferred latch for \"alu_mux_out\[8\]\" at CPU.vhd(372)" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156870 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_mux_out\[9\] CPU.vhd(372) " "Inferred latch for \"alu_mux_out\[9\]\" at CPU.vhd(372)" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156870 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_mux_out\[10\] CPU.vhd(372) " "Inferred latch for \"alu_mux_out\[10\]\" at CPU.vhd(372)" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156870 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_mux_out\[11\] CPU.vhd(372) " "Inferred latch for \"alu_mux_out\[11\]\" at CPU.vhd(372)" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156870 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_mux_out\[12\] CPU.vhd(372) " "Inferred latch for \"alu_mux_out\[12\]\" at CPU.vhd(372)" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156870 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_mux_out\[13\] CPU.vhd(372) " "Inferred latch for \"alu_mux_out\[13\]\" at CPU.vhd(372)" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156870 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_mux_out\[14\] CPU.vhd(372) " "Inferred latch for \"alu_mux_out\[14\]\" at CPU.vhd(372)" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156870 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_mux_out\[15\] CPU.vhd(372) " "Inferred latch for \"alu_mux_out\[15\]\" at CPU.vhd(372)" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 372 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156870 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_mux_out\[0\] CPU.vhd(364) " "Inferred latch for \"ram_mux_out\[0\]\" at CPU.vhd(364)" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156870 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_mux_out\[1\] CPU.vhd(364) " "Inferred latch for \"ram_mux_out\[1\]\" at CPU.vhd(364)" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156870 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_mux_out\[2\] CPU.vhd(364) " "Inferred latch for \"ram_mux_out\[2\]\" at CPU.vhd(364)" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156871 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_mux_out\[3\] CPU.vhd(364) " "Inferred latch for \"ram_mux_out\[3\]\" at CPU.vhd(364)" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156871 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_mux_out\[4\] CPU.vhd(364) " "Inferred latch for \"ram_mux_out\[4\]\" at CPU.vhd(364)" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156871 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_mux_out\[5\] CPU.vhd(364) " "Inferred latch for \"ram_mux_out\[5\]\" at CPU.vhd(364)" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156871 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_mux_out\[6\] CPU.vhd(364) " "Inferred latch for \"ram_mux_out\[6\]\" at CPU.vhd(364)" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156871 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_mux_out\[7\] CPU.vhd(364) " "Inferred latch for \"ram_mux_out\[7\]\" at CPU.vhd(364)" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156871 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_mux_out\[8\] CPU.vhd(364) " "Inferred latch for \"ram_mux_out\[8\]\" at CPU.vhd(364)" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156871 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_mux_out\[9\] CPU.vhd(364) " "Inferred latch for \"ram_mux_out\[9\]\" at CPU.vhd(364)" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156871 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_mux_out\[10\] CPU.vhd(364) " "Inferred latch for \"ram_mux_out\[10\]\" at CPU.vhd(364)" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156871 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_mux_out\[11\] CPU.vhd(364) " "Inferred latch for \"ram_mux_out\[11\]\" at CPU.vhd(364)" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156871 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_mux_out\[12\] CPU.vhd(364) " "Inferred latch for \"ram_mux_out\[12\]\" at CPU.vhd(364)" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156871 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_mux_out\[13\] CPU.vhd(364) " "Inferred latch for \"ram_mux_out\[13\]\" at CPU.vhd(364)" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156871 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_mux_out\[14\] CPU.vhd(364) " "Inferred latch for \"ram_mux_out\[14\]\" at CPU.vhd(364)" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156871 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_mux_out\[15\] CPU.vhd(364) " "Inferred latch for \"ram_mux_out\[15\]\" at CPU.vhd(364)" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 364 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156871 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_mux_out\[0\] CPU.vhd(356) " "Inferred latch for \"rf_mux_out\[0\]\" at CPU.vhd(356)" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 356 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156871 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_mux_out\[1\] CPU.vhd(356) " "Inferred latch for \"rf_mux_out\[1\]\" at CPU.vhd(356)" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 356 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156871 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_mux_out\[2\] CPU.vhd(356) " "Inferred latch for \"rf_mux_out\[2\]\" at CPU.vhd(356)" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 356 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156871 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_value\[0\] CPU.vhd(334) " "Inferred latch for \"imm_value\[0\]\" at CPU.vhd(334)" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156871 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_value\[1\] CPU.vhd(334) " "Inferred latch for \"imm_value\[1\]\" at CPU.vhd(334)" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156872 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_value\[2\] CPU.vhd(334) " "Inferred latch for \"imm_value\[2\]\" at CPU.vhd(334)" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156872 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_value\[3\] CPU.vhd(334) " "Inferred latch for \"imm_value\[3\]\" at CPU.vhd(334)" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156872 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_value\[4\] CPU.vhd(334) " "Inferred latch for \"imm_value\[4\]\" at CPU.vhd(334)" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156872 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_value\[5\] CPU.vhd(334) " "Inferred latch for \"imm_value\[5\]\" at CPU.vhd(334)" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156872 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_value\[6\] CPU.vhd(334) " "Inferred latch for \"imm_value\[6\]\" at CPU.vhd(334)" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156872 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_value\[7\] CPU.vhd(334) " "Inferred latch for \"imm_value\[7\]\" at CPU.vhd(334)" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156872 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_value\[8\] CPU.vhd(334) " "Inferred latch for \"imm_value\[8\]\" at CPU.vhd(334)" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156872 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_value\[9\] CPU.vhd(334) " "Inferred latch for \"imm_value\[9\]\" at CPU.vhd(334)" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156872 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_value\[10\] CPU.vhd(334) " "Inferred latch for \"imm_value\[10\]\" at CPU.vhd(334)" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156872 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_value\[11\] CPU.vhd(334) " "Inferred latch for \"imm_value\[11\]\" at CPU.vhd(334)" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156872 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_value\[12\] CPU.vhd(334) " "Inferred latch for \"imm_value\[12\]\" at CPU.vhd(334)" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156872 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_value\[13\] CPU.vhd(334) " "Inferred latch for \"imm_value\[13\]\" at CPU.vhd(334)" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156872 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_value\[14\] CPU.vhd(334) " "Inferred latch for \"imm_value\[14\]\" at CPU.vhd(334)" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156872 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_value\[15\] CPU.vhd(334) " "Inferred latch for \"imm_value\[15\]\" at CPU.vhd(334)" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197156872 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Divider Clock_Divider:CD " "Elaborating entity \"Clock_Divider\" for hierarchy \"Clock_Divider:CD\"" {  } { { "CPU.vhd" "CD" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651197156896 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp Clock_Divider.vhd(32) " "VHDL Process Statement warning at Clock_Divider.vhd(32): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock_Divider.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/Clock_Divider.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651197156897 "|CPU|Clock_Divider:CD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU0 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU0\"" {  } { { "CPU.vhd" "ALU0" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651197156897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TristateBus ALU:ALU0\|TristateBus:tri_add_a " "Elaborating entity \"TristateBus\" for hierarchy \"ALU:ALU0\|TristateBus:tri_add_a\"" {  } { { "ALU.vhd" "tri_add_a" { Text "C:/Users/przca/Documents/Digital Logic/CPU/ALU.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651197156899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TristateBus3bit ALU:ALU0\|TristateBus3bit:tri_sll_sh " "Elaborating entity \"TristateBus3bit\" for hierarchy \"ALU:ALU0\|TristateBus3bit:tri_sll_sh\"" {  } { { "ALU.vhd" "tri_sll_sh" { Text "C:/Users/przca/Documents/Digital Logic/CPU/ALU.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651197156902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixteenBitAdder ALU:ALU0\|SixteenBitAdder:adder " "Elaborating entity \"SixteenBitAdder\" for hierarchy \"ALU:ALU0\|SixteenBitAdder:adder\"" {  } { { "ALU.vhd" "adder" { Text "C:/Users/przca/Documents/Digital Logic/CPU/ALU.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651197156904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder ALU:ALU0\|SixteenBitAdder:adder\|FullAdder:Adder0 " "Elaborating entity \"FullAdder\" for hierarchy \"ALU:ALU0\|SixteenBitAdder:adder\|FullAdder:Adder0\"" {  } { { "SixteenBitAdder.vhd" "Adder0" { Text "C:/Users/przca/Documents/Digital Logic/CPU/SixteenBitAdder.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651197156905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixteenBitSubtractor ALU:ALU0\|SixteenBitSubtractor:subtractor " "Elaborating entity \"SixteenBitSubtractor\" for hierarchy \"ALU:ALU0\|SixteenBitSubtractor:subtractor\"" {  } { { "ALU.vhd" "subtractor" { Text "C:/Users/przca/Documents/Digital Logic/CPU/ALU.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651197156908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullSubtractor ALU:ALU0\|SixteenBitSubtractor:subtractor\|FullSubtractor:Adder0 " "Elaborating entity \"FullSubtractor\" for hierarchy \"ALU:ALU0\|SixteenBitSubtractor:subtractor\|FullSubtractor:Adder0\"" {  } { { "SixteenBitSubtractor.vhd" "Adder0" { Text "C:/Users/przca/Documents/Digital Logic/CPU/SixteenBitSubtractor.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651197156909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RightShifter16bit ALU:ALU0\|RightShifter16bit:rshifter " "Elaborating entity \"RightShifter16bit\" for hierarchy \"ALU:ALU0\|RightShifter16bit:rshifter\"" {  } { { "ALU.vhd" "rshifter" { Text "C:/Users/przca/Documents/Digital Logic/CPU/ALU.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651197156916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LeftShifter16bit ALU:ALU0\|LeftShifter16bit:lshifter " "Elaborating entity \"LeftShifter16bit\" for hierarchy \"ALU:ALU0\|LeftShifter16bit:lshifter\"" {  } { { "ALU.vhd" "lshifter" { Text "C:/Users/przca/Documents/Digital Logic/CPU/ALU.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651197156917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tristate ALU:ALU0\|Tristate:tri_add_c " "Elaborating entity \"Tristate\" for hierarchy \"ALU:ALU0\|Tristate:tri_add_c\"" {  } { { "ALU.vhd" "tri_add_c" { Text "C:/Users/przca/Documents/Digital Logic/CPU/ALU.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651197156918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:IR0 " "Elaborating entity \"IR\" for hierarchy \"IR:IR0\"" {  } { { "CPU.vhd" "IR0" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651197156921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg IR:IR0\|Reg:r " "Elaborating entity \"Reg\" for hierarchy \"IR:IR0\|Reg:r\"" {  } { { "IR.vhd" "r" { Text "C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651197156922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFlipFlop IR:IR0\|Reg:r\|DFlipFlop:REG0 " "Elaborating entity \"DFlipFlop\" for hierarchy \"IR:IR0\|Reg:r\|DFlipFlop:REG0\"" {  } { { "Reg.vhd" "REG0" { Text "C:/Users/przca/Documents/Digital Logic/CPU/Reg.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651197156923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_Latch_Clr IR:IR0\|Reg:r\|DFlipFlop:REG0\|D_Latch_Clr:Add0 " "Elaborating entity \"D_Latch_Clr\" for hierarchy \"IR:IR0\|Reg:r\|DFlipFlop:REG0\|D_Latch_Clr:Add0\"" {  } { { "DFlipFlop.vhd" "Add0" { Text "C:/Users/przca/Documents/Digital Logic/CPU/DFlipFlop.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651197156924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:Decode0 " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:Decode0\"" {  } { { "CPU.vhd" "Decode0" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651197156933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile RegFile:RF " "Elaborating entity \"RegFile\" for hierarchy \"RegFile:RF\"" {  } { { "CPU.vhd" "RF" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651197156934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2to1_16bit RegFile:RF\|MUX2to1_16bit:m0 " "Elaborating entity \"MUX2to1_16bit\" for hierarchy \"RegFile:RF\|MUX2to1_16bit:m0\"" {  } { { "RegFile.vhd" "m0" { Text "C:/Users/przca/Documents/Digital Logic/CPU/RegFile.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651197157012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8to1_16bit RegFile:RF\|MUX8to1_16bit:muxa " "Elaborating entity \"MUX8to1_16bit\" for hierarchy \"RegFile:RF\|MUX8to1_16bit:muxa\"" {  } { { "RegFile.vhd" "muxa" { Text "C:/Users/przca/Documents/Digital Logic/CPU/RegFile.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651197157015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM_comp " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM_comp\"" {  } { { "CPU.vhd" "RAM_comp" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651197157016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:ROM_comp " "Elaborating entity \"ROM\" for hierarchy \"ROM:ROM_comp\"" {  } { { "CPU.vhd" "ROM_comp" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651197157017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC_comp " "Elaborating entity \"PC\" for hierarchy \"PC:PC_comp\"" {  } { { "CPU.vhd" "PC_comp" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651197157018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment SevenSegment:rom_ss1 " "Elaborating entity \"SevenSegment\" for hierarchy \"SevenSegment:rom_ss1\"" {  } { { "CPU.vhd" "rom_ss1" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651197157026 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROM:ROM_comp\|rom " "RAM logic \"ROM:ROM_comp\|rom\" is uninferred due to inappropriate RAM size" {  } { { "ROM.vhd" "rom" { Text "C:/Users/przca/Documents/Digital Logic/CPU/ROM.vhd" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1651197157617 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1651197157617 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IR:IR0\|ir_address\[0\] " "Converted tri-state buffer \"IR:IR0\|ir_address\[0\]\" feeding internal logic into a wire" {  } { { "IR.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IR:IR0\|ir_address\[1\] " "Converted tri-state buffer \"IR:IR0\|ir_address\[1\]\" feeding internal logic into a wire" {  } { { "IR.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IR:IR0\|ir_address\[2\] " "Converted tri-state buffer \"IR:IR0\|ir_address\[2\]\" feeding internal logic into a wire" {  } { { "IR.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IR:IR0\|ir_address\[3\] " "Converted tri-state buffer \"IR:IR0\|ir_address\[3\]\" feeding internal logic into a wire" {  } { { "IR.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IR:IR0\|ir_address\[4\] " "Converted tri-state buffer \"IR:IR0\|ir_address\[4\]\" feeding internal logic into a wire" {  } { { "IR.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IR:IR0\|ir_address\[5\] " "Converted tri-state buffer \"IR:IR0\|ir_address\[5\]\" feeding internal logic into a wire" {  } { { "IR.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IR:IR0\|ir_address\[6\] " "Converted tri-state buffer \"IR:IR0\|ir_address\[6\]\" feeding internal logic into a wire" {  } { { "IR.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IR:IR0\|ir_address\[7\] " "Converted tri-state buffer \"IR:IR0\|ir_address\[7\]\" feeding internal logic into a wire" {  } { { "IR.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IR:IR0\|ir_address\[8\] " "Converted tri-state buffer \"IR:IR0\|ir_address\[8\]\" feeding internal logic into a wire" {  } { { "IR.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IR:IR0\|ir_address\[9\] " "Converted tri-state buffer \"IR:IR0\|ir_address\[9\]\" feeding internal logic into a wire" {  } { { "IR.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IR:IR0\|ir_address\[10\] " "Converted tri-state buffer \"IR:IR0\|ir_address\[10\]\" feeding internal logic into a wire" {  } { { "IR.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ALU:ALU0\|carry_sig\" " "Converted tri-state node \"ALU:ALU0\|carry_sig\" into a selector" {  } { { "ALU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/ALU.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_srl\|XOUT\[0\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_srl\|XOUT\[0\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_srl\|XOUT\[1\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_srl\|XOUT\[1\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_srl\|XOUT\[2\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_srl\|XOUT\[2\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_srl\|XOUT\[3\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_srl\|XOUT\[3\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_srl\|XOUT\[4\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_srl\|XOUT\[4\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_srl\|XOUT\[5\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_srl\|XOUT\[5\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_srl\|XOUT\[6\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_srl\|XOUT\[6\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_srl\|XOUT\[7\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_srl\|XOUT\[7\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_srl\|XOUT\[8\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_srl\|XOUT\[8\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_srl\|XOUT\[9\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_srl\|XOUT\[9\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_srl\|XOUT\[10\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_srl\|XOUT\[10\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_srl\|XOUT\[11\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_srl\|XOUT\[11\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_srl\|XOUT\[12\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_srl\|XOUT\[12\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_srl\|XOUT\[13\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_srl\|XOUT\[13\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_srl\|XOUT\[14\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_srl\|XOUT\[14\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_srl\|XOUT\[15\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_srl\|XOUT\[15\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_sll\|XOUT\[0\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_sll\|XOUT\[0\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_sll\|XOUT\[1\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_sll\|XOUT\[1\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_sll\|XOUT\[2\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_sll\|XOUT\[2\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_sll\|XOUT\[3\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_sll\|XOUT\[3\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_sll\|XOUT\[4\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_sll\|XOUT\[4\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_sll\|XOUT\[5\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_sll\|XOUT\[5\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_sll\|XOUT\[6\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_sll\|XOUT\[6\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_sll\|XOUT\[7\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_sll\|XOUT\[7\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_sll\|XOUT\[8\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_sll\|XOUT\[8\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_sll\|XOUT\[9\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_sll\|XOUT\[9\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_sll\|XOUT\[10\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_sll\|XOUT\[10\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_sll\|XOUT\[11\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_sll\|XOUT\[11\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_sll\|XOUT\[12\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_sll\|XOUT\[12\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_sll\|XOUT\[13\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_sll\|XOUT\[13\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_sll\|XOUT\[14\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_sll\|XOUT\[14\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_sll\|XOUT\[15\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_sll\|XOUT\[15\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_or_b\|XOUT\[0\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_or_b\|XOUT\[0\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_or_b\|XOUT\[1\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_or_b\|XOUT\[1\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_or_b\|XOUT\[2\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_or_b\|XOUT\[2\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_or_b\|XOUT\[3\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_or_b\|XOUT\[3\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_or_b\|XOUT\[4\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_or_b\|XOUT\[4\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_or_b\|XOUT\[5\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_or_b\|XOUT\[5\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_or_b\|XOUT\[6\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_or_b\|XOUT\[6\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_or_b\|XOUT\[7\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_or_b\|XOUT\[7\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_or_b\|XOUT\[8\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_or_b\|XOUT\[8\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_or_b\|XOUT\[9\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_or_b\|XOUT\[9\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_or_b\|XOUT\[10\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_or_b\|XOUT\[10\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_or_b\|XOUT\[11\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_or_b\|XOUT\[11\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_or_b\|XOUT\[12\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_or_b\|XOUT\[12\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_or_b\|XOUT\[13\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_or_b\|XOUT\[13\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_or_b\|XOUT\[14\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_or_b\|XOUT\[14\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_or_b\|XOUT\[15\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_or_b\|XOUT\[15\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_or_a\|XOUT\[0\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_or_a\|XOUT\[0\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_or_a\|XOUT\[1\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_or_a\|XOUT\[1\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_or_a\|XOUT\[2\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_or_a\|XOUT\[2\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_or_a\|XOUT\[3\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_or_a\|XOUT\[3\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_or_a\|XOUT\[4\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_or_a\|XOUT\[4\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_or_a\|XOUT\[5\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_or_a\|XOUT\[5\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_or_a\|XOUT\[6\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_or_a\|XOUT\[6\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_or_a\|XOUT\[7\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_or_a\|XOUT\[7\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_or_a\|XOUT\[8\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_or_a\|XOUT\[8\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_or_a\|XOUT\[9\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_or_a\|XOUT\[9\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_or_a\|XOUT\[10\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_or_a\|XOUT\[10\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_or_a\|XOUT\[11\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_or_a\|XOUT\[11\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_or_a\|XOUT\[12\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_or_a\|XOUT\[12\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_or_a\|XOUT\[13\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_or_a\|XOUT\[13\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_or_a\|XOUT\[14\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_or_a\|XOUT\[14\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_or_a\|XOUT\[15\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_or_a\|XOUT\[15\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_and_b\|XOUT\[0\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_and_b\|XOUT\[0\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_and_b\|XOUT\[1\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_and_b\|XOUT\[1\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_and_b\|XOUT\[2\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_and_b\|XOUT\[2\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_and_b\|XOUT\[3\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_and_b\|XOUT\[3\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_and_b\|XOUT\[4\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_and_b\|XOUT\[4\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_and_b\|XOUT\[5\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_and_b\|XOUT\[5\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_and_b\|XOUT\[6\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_and_b\|XOUT\[6\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_and_b\|XOUT\[7\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_and_b\|XOUT\[7\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_and_b\|XOUT\[8\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_and_b\|XOUT\[8\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_and_b\|XOUT\[9\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_and_b\|XOUT\[9\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_and_b\|XOUT\[10\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_and_b\|XOUT\[10\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_and_b\|XOUT\[11\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_and_b\|XOUT\[11\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_and_b\|XOUT\[12\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_and_b\|XOUT\[12\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_and_b\|XOUT\[13\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_and_b\|XOUT\[13\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_and_b\|XOUT\[14\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_and_b\|XOUT\[14\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_and_b\|XOUT\[15\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_and_b\|XOUT\[15\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_and_a\|XOUT\[0\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_and_a\|XOUT\[0\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_and_a\|XOUT\[1\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_and_a\|XOUT\[1\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_and_a\|XOUT\[2\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_and_a\|XOUT\[2\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_and_a\|XOUT\[3\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_and_a\|XOUT\[3\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_and_a\|XOUT\[4\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_and_a\|XOUT\[4\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_and_a\|XOUT\[5\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_and_a\|XOUT\[5\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_and_a\|XOUT\[6\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_and_a\|XOUT\[6\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_and_a\|XOUT\[7\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_and_a\|XOUT\[7\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_and_a\|XOUT\[8\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_and_a\|XOUT\[8\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_and_a\|XOUT\[9\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_and_a\|XOUT\[9\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_and_a\|XOUT\[10\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_and_a\|XOUT\[10\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_and_a\|XOUT\[11\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_and_a\|XOUT\[11\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_and_a\|XOUT\[12\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_and_a\|XOUT\[12\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_and_a\|XOUT\[13\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_and_a\|XOUT\[13\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_and_a\|XOUT\[14\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_and_a\|XOUT\[14\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_and_a\|XOUT\[15\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_and_a\|XOUT\[15\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_slt_b\|XOUT\[0\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_slt_b\|XOUT\[0\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_slt_b\|XOUT\[1\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_slt_b\|XOUT\[1\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_slt_b\|XOUT\[2\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_slt_b\|XOUT\[2\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_slt_b\|XOUT\[3\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_slt_b\|XOUT\[3\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_slt_b\|XOUT\[4\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_slt_b\|XOUT\[4\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_slt_b\|XOUT\[5\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_slt_b\|XOUT\[5\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_slt_b\|XOUT\[6\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_slt_b\|XOUT\[6\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_slt_b\|XOUT\[7\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_slt_b\|XOUT\[7\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_slt_b\|XOUT\[8\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_slt_b\|XOUT\[8\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_slt_b\|XOUT\[9\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_slt_b\|XOUT\[9\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_slt_b\|XOUT\[10\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_slt_b\|XOUT\[10\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_slt_b\|XOUT\[11\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_slt_b\|XOUT\[11\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_slt_b\|XOUT\[12\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_slt_b\|XOUT\[12\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_slt_b\|XOUT\[13\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_slt_b\|XOUT\[13\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_slt_b\|XOUT\[14\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_slt_b\|XOUT\[14\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_slt_b\|XOUT\[15\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_slt_b\|XOUT\[15\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_slt_a\|XOUT\[0\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_slt_a\|XOUT\[0\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_slt_a\|XOUT\[1\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_slt_a\|XOUT\[1\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_slt_a\|XOUT\[2\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_slt_a\|XOUT\[2\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_slt_a\|XOUT\[3\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_slt_a\|XOUT\[3\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_slt_a\|XOUT\[4\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_slt_a\|XOUT\[4\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_slt_a\|XOUT\[5\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_slt_a\|XOUT\[5\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_slt_a\|XOUT\[6\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_slt_a\|XOUT\[6\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_slt_a\|XOUT\[7\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_slt_a\|XOUT\[7\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_slt_a\|XOUT\[8\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_slt_a\|XOUT\[8\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_slt_a\|XOUT\[9\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_slt_a\|XOUT\[9\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_slt_a\|XOUT\[10\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_slt_a\|XOUT\[10\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_slt_a\|XOUT\[11\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_slt_a\|XOUT\[11\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_slt_a\|XOUT\[12\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_slt_a\|XOUT\[12\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_slt_a\|XOUT\[13\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_slt_a\|XOUT\[13\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_slt_a\|XOUT\[14\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_slt_a\|XOUT\[14\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_slt_a\|XOUT\[15\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_slt_a\|XOUT\[15\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_sub_b\|XOUT\[0\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_sub_b\|XOUT\[0\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_sub_b\|XOUT\[1\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_sub_b\|XOUT\[1\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_sub_b\|XOUT\[2\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_sub_b\|XOUT\[2\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_sub_b\|XOUT\[3\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_sub_b\|XOUT\[3\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_sub_b\|XOUT\[4\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_sub_b\|XOUT\[4\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_sub_b\|XOUT\[5\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_sub_b\|XOUT\[5\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_sub_b\|XOUT\[6\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_sub_b\|XOUT\[6\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_sub_b\|XOUT\[7\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_sub_b\|XOUT\[7\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_sub_b\|XOUT\[8\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_sub_b\|XOUT\[8\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_sub_b\|XOUT\[9\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_sub_b\|XOUT\[9\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_sub_b\|XOUT\[10\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_sub_b\|XOUT\[10\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_sub_b\|XOUT\[11\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_sub_b\|XOUT\[11\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_sub_b\|XOUT\[12\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_sub_b\|XOUT\[12\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_sub_b\|XOUT\[13\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_sub_b\|XOUT\[13\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_sub_b\|XOUT\[14\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_sub_b\|XOUT\[14\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_sub_b\|XOUT\[15\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_sub_b\|XOUT\[15\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_sub_a\|XOUT\[0\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_sub_a\|XOUT\[0\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_sub_a\|XOUT\[1\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_sub_a\|XOUT\[1\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_sub_a\|XOUT\[2\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_sub_a\|XOUT\[2\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_sub_a\|XOUT\[3\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_sub_a\|XOUT\[3\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_sub_a\|XOUT\[4\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_sub_a\|XOUT\[4\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_sub_a\|XOUT\[5\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_sub_a\|XOUT\[5\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_sub_a\|XOUT\[6\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_sub_a\|XOUT\[6\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_sub_a\|XOUT\[7\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_sub_a\|XOUT\[7\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_sub_a\|XOUT\[8\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_sub_a\|XOUT\[8\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_sub_a\|XOUT\[9\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_sub_a\|XOUT\[9\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_sub_a\|XOUT\[10\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_sub_a\|XOUT\[10\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_sub_a\|XOUT\[11\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_sub_a\|XOUT\[11\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_sub_a\|XOUT\[12\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_sub_a\|XOUT\[12\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_sub_a\|XOUT\[13\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_sub_a\|XOUT\[13\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_sub_a\|XOUT\[14\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_sub_a\|XOUT\[14\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_sub_a\|XOUT\[15\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_sub_a\|XOUT\[15\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_add_b\|XOUT\[0\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_add_b\|XOUT\[0\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_add_b\|XOUT\[1\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_add_b\|XOUT\[1\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_add_b\|XOUT\[2\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_add_b\|XOUT\[2\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_add_b\|XOUT\[3\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_add_b\|XOUT\[3\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_add_b\|XOUT\[4\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_add_b\|XOUT\[4\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_add_b\|XOUT\[5\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_add_b\|XOUT\[5\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_add_b\|XOUT\[6\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_add_b\|XOUT\[6\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_add_b\|XOUT\[7\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_add_b\|XOUT\[7\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_add_b\|XOUT\[8\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_add_b\|XOUT\[8\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_add_b\|XOUT\[9\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_add_b\|XOUT\[9\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_add_b\|XOUT\[10\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_add_b\|XOUT\[10\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_add_b\|XOUT\[11\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_add_b\|XOUT\[11\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_add_b\|XOUT\[12\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_add_b\|XOUT\[12\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_add_b\|XOUT\[13\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_add_b\|XOUT\[13\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_add_b\|XOUT\[14\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_add_b\|XOUT\[14\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_add_b\|XOUT\[15\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_add_b\|XOUT\[15\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_add_a\|XOUT\[0\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_add_a\|XOUT\[0\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_add_a\|XOUT\[1\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_add_a\|XOUT\[1\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_add_a\|XOUT\[2\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_add_a\|XOUT\[2\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_add_a\|XOUT\[3\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_add_a\|XOUT\[3\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_add_a\|XOUT\[4\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_add_a\|XOUT\[4\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_add_a\|XOUT\[5\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_add_a\|XOUT\[5\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_add_a\|XOUT\[6\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_add_a\|XOUT\[6\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_add_a\|XOUT\[7\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_add_a\|XOUT\[7\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_add_a\|XOUT\[8\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_add_a\|XOUT\[8\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_add_a\|XOUT\[9\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_add_a\|XOUT\[9\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_add_a\|XOUT\[10\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_add_a\|XOUT\[10\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_add_a\|XOUT\[11\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_add_a\|XOUT\[11\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_add_a\|XOUT\[12\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_add_a\|XOUT\[12\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_add_a\|XOUT\[13\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_add_a\|XOUT\[13\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_add_a\|XOUT\[14\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_add_a\|XOUT\[14\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALU:ALU0\|TristateBus:tri_add_a\|XOUT\[15\] " "Converted tri-state buffer \"ALU:ALU0\|TristateBus:tri_add_a\|XOUT\[15\]\" feeding internal logic into a wire" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1651197157622 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1651197157622 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM:RAM_comp\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM:RAM_comp\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651197158099 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651197158099 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651197158099 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651197158099 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651197158099 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651197158099 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651197158099 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651197158099 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651197158099 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651197158099 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651197158099 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651197158099 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651197158099 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651197158099 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651197158099 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651197158099 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1651197158099 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:RAM_comp\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"RAM:RAM_comp\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651197158147 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:RAM_comp\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"RAM:RAM_comp\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651197158147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651197158147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651197158147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651197158147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651197158147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651197158147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651197158147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651197158147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651197158147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651197158147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651197158147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651197158147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651197158147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651197158147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651197158147 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651197158147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ubn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ubn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ubn1 " "Found entity 1: altsyncram_ubn1" {  } { { "db/altsyncram_ubn1.tdf" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/db/altsyncram_ubn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651197158187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197158187 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:ALU0\|TristateBus:tri_not\|XOUT\[0\] ALU:ALU0\|TristateBus:tri_not_out\|XOUT\[0\] " "Converted the fan-out from the tri-state buffer \"ALU:ALU0\|TristateBus:tri_not\|XOUT\[0\]\" to the node \"ALU:ALU0\|TristateBus:tri_not_out\|XOUT\[0\]\" into an OR gate" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:ALU0\|TristateBus3bit:tri_srl_sh\|XOUT\[2\] ALU:ALU0\|LeftShifter16bit:lshifter\|ShiftLeft0 " "Converted the fan-out from the tri-state buffer \"ALU:ALU0\|TristateBus3bit:tri_srl_sh\|XOUT\[2\]\" to the node \"ALU:ALU0\|LeftShifter16bit:lshifter\|ShiftLeft0\" into an OR gate" {  } { { "TristateBus3bit.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus3bit.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:ALU0\|TristateBus3bit:tri_srl_sh\|XOUT\[0\] ALU:ALU0\|LeftShifter16bit:lshifter\|ShiftLeft0 " "Converted the fan-out from the tri-state buffer \"ALU:ALU0\|TristateBus3bit:tri_srl_sh\|XOUT\[0\]\" to the node \"ALU:ALU0\|LeftShifter16bit:lshifter\|ShiftLeft0\" into an OR gate" {  } { { "TristateBus3bit.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus3bit.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:ALU0\|TristateBus3bit:tri_srl_sh\|XOUT\[1\] ALU:ALU0\|LeftShifter16bit:lshifter\|ShiftLeft0 " "Converted the fan-out from the tri-state buffer \"ALU:ALU0\|TristateBus3bit:tri_srl_sh\|XOUT\[1\]\" to the node \"ALU:ALU0\|LeftShifter16bit:lshifter\|ShiftLeft0\" into an OR gate" {  } { { "TristateBus3bit.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus3bit.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:ALU0\|TristateBus3bit:tri_sll_sh\|XOUT\[1\] ALU:ALU0\|RightShifter16bit:rshifter\|Mux0 " "Converted the fan-out from the tri-state buffer \"ALU:ALU0\|TristateBus3bit:tri_sll_sh\|XOUT\[1\]\" to the node \"ALU:ALU0\|RightShifter16bit:rshifter\|Mux0\" into an OR gate" {  } { { "TristateBus3bit.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus3bit.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:ALU0\|TristateBus3bit:tri_sll_sh\|XOUT\[0\] ALU:ALU0\|RightShifter16bit:rshifter\|ShiftRight0 " "Converted the fan-out from the tri-state buffer \"ALU:ALU0\|TristateBus3bit:tri_sll_sh\|XOUT\[0\]\" to the node \"ALU:ALU0\|RightShifter16bit:rshifter\|ShiftRight0\" into an OR gate" {  } { { "TristateBus3bit.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus3bit.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:ALU0\|TristateBus3bit:tri_sll_sh\|XOUT\[2\] ALU:ALU0\|RightShifter16bit:rshifter\|ShiftRight0 " "Converted the fan-out from the tri-state buffer \"ALU:ALU0\|TristateBus3bit:tri_sll_sh\|XOUT\[2\]\" to the node \"ALU:ALU0\|RightShifter16bit:rshifter\|ShiftRight0\" into an OR gate" {  } { { "TristateBus3bit.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus3bit.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:ALU0\|TristateBus:tri_not\|XOUT\[1\] ALU:ALU0\|TristateBus:tri_not_out\|XOUT\[1\] " "Converted the fan-out from the tri-state buffer \"ALU:ALU0\|TristateBus:tri_not\|XOUT\[1\]\" to the node \"ALU:ALU0\|TristateBus:tri_not_out\|XOUT\[1\]\" into an OR gate" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:ALU0\|TristateBus:tri_not\|XOUT\[2\] ALU:ALU0\|TristateBus:tri_not_out\|XOUT\[2\] " "Converted the fan-out from the tri-state buffer \"ALU:ALU0\|TristateBus:tri_not\|XOUT\[2\]\" to the node \"ALU:ALU0\|TristateBus:tri_not_out\|XOUT\[2\]\" into an OR gate" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:ALU0\|TristateBus:tri_not\|XOUT\[3\] ALU:ALU0\|TristateBus:tri_not_out\|XOUT\[3\] " "Converted the fan-out from the tri-state buffer \"ALU:ALU0\|TristateBus:tri_not\|XOUT\[3\]\" to the node \"ALU:ALU0\|TristateBus:tri_not_out\|XOUT\[3\]\" into an OR gate" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:ALU0\|TristateBus:tri_not\|XOUT\[4\] ALU:ALU0\|TristateBus:tri_not_out\|XOUT\[4\] " "Converted the fan-out from the tri-state buffer \"ALU:ALU0\|TristateBus:tri_not\|XOUT\[4\]\" to the node \"ALU:ALU0\|TristateBus:tri_not_out\|XOUT\[4\]\" into an OR gate" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:ALU0\|TristateBus:tri_not\|XOUT\[5\] ALU:ALU0\|TristateBus:tri_not_out\|XOUT\[5\] " "Converted the fan-out from the tri-state buffer \"ALU:ALU0\|TristateBus:tri_not\|XOUT\[5\]\" to the node \"ALU:ALU0\|TristateBus:tri_not_out\|XOUT\[5\]\" into an OR gate" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:ALU0\|TristateBus:tri_not\|XOUT\[6\] ALU:ALU0\|TristateBus:tri_not_out\|XOUT\[6\] " "Converted the fan-out from the tri-state buffer \"ALU:ALU0\|TristateBus:tri_not\|XOUT\[6\]\" to the node \"ALU:ALU0\|TristateBus:tri_not_out\|XOUT\[6\]\" into an OR gate" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:ALU0\|TristateBus:tri_not\|XOUT\[7\] ALU:ALU0\|TristateBus:tri_not_out\|XOUT\[7\] " "Converted the fan-out from the tri-state buffer \"ALU:ALU0\|TristateBus:tri_not\|XOUT\[7\]\" to the node \"ALU:ALU0\|TristateBus:tri_not_out\|XOUT\[7\]\" into an OR gate" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:ALU0\|TristateBus:tri_not\|XOUT\[8\] ALU:ALU0\|TristateBus:tri_not_out\|XOUT\[8\] " "Converted the fan-out from the tri-state buffer \"ALU:ALU0\|TristateBus:tri_not\|XOUT\[8\]\" to the node \"ALU:ALU0\|TristateBus:tri_not_out\|XOUT\[8\]\" into an OR gate" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:ALU0\|TristateBus:tri_not\|XOUT\[9\] ALU:ALU0\|TristateBus:tri_not_out\|XOUT\[9\] " "Converted the fan-out from the tri-state buffer \"ALU:ALU0\|TristateBus:tri_not\|XOUT\[9\]\" to the node \"ALU:ALU0\|TristateBus:tri_not_out\|XOUT\[9\]\" into an OR gate" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:ALU0\|TristateBus:tri_not\|XOUT\[10\] ALU:ALU0\|TristateBus:tri_not_out\|XOUT\[10\] " "Converted the fan-out from the tri-state buffer \"ALU:ALU0\|TristateBus:tri_not\|XOUT\[10\]\" to the node \"ALU:ALU0\|TristateBus:tri_not_out\|XOUT\[10\]\" into an OR gate" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:ALU0\|TristateBus:tri_not\|XOUT\[11\] ALU:ALU0\|TristateBus:tri_not_out\|XOUT\[11\] " "Converted the fan-out from the tri-state buffer \"ALU:ALU0\|TristateBus:tri_not\|XOUT\[11\]\" to the node \"ALU:ALU0\|TristateBus:tri_not_out\|XOUT\[11\]\" into an OR gate" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:ALU0\|TristateBus:tri_not\|XOUT\[12\] ALU:ALU0\|TristateBus:tri_not_out\|XOUT\[12\] " "Converted the fan-out from the tri-state buffer \"ALU:ALU0\|TristateBus:tri_not\|XOUT\[12\]\" to the node \"ALU:ALU0\|TristateBus:tri_not_out\|XOUT\[12\]\" into an OR gate" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:ALU0\|TristateBus:tri_not\|XOUT\[13\] ALU:ALU0\|TristateBus:tri_not_out\|XOUT\[13\] " "Converted the fan-out from the tri-state buffer \"ALU:ALU0\|TristateBus:tri_not\|XOUT\[13\]\" to the node \"ALU:ALU0\|TristateBus:tri_not_out\|XOUT\[13\]\" into an OR gate" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:ALU0\|TristateBus:tri_not\|XOUT\[14\] ALU:ALU0\|TristateBus:tri_not_out\|XOUT\[14\] " "Converted the fan-out from the tri-state buffer \"ALU:ALU0\|TristateBus:tri_not\|XOUT\[14\]\" to the node \"ALU:ALU0\|TristateBus:tri_not_out\|XOUT\[14\]\" into an OR gate" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:ALU0\|TristateBus:tri_not\|XOUT\[15\] ALU:ALU0\|TristateBus:tri_not_out\|XOUT\[15\] " "Converted the fan-out from the tri-state buffer \"ALU:ALU0\|TristateBus:tri_not\|XOUT\[15\]\" to the node \"ALU:ALU0\|TristateBus:tri_not_out\|XOUT\[15\]\" into an OR gate" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Decoder:Decode0\|ram_rw TristateBus:tri_rf_enable\|XOUT\[0\] " "Converted the fan-out from the tri-state buffer \"Decoder:Decode0\|ram_rw\" to the node \"TristateBus:tri_rf_enable\|XOUT\[0\]\" into an OR gate" {  } { { "Decoder.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/Decoder.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Decoder:Decode0\|ram_rw TristateBus:tri_rf_enable\|XOUT\[1\] " "Converted the fan-out from the tri-state buffer \"Decoder:Decode0\|ram_rw\" to the node \"TristateBus:tri_rf_enable\|XOUT\[1\]\" into an OR gate" {  } { { "Decoder.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/Decoder.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Decoder:Decode0\|ram_rw TristateBus:tri_rf_enable\|XOUT\[2\] " "Converted the fan-out from the tri-state buffer \"Decoder:Decode0\|ram_rw\" to the node \"TristateBus:tri_rf_enable\|XOUT\[2\]\" into an OR gate" {  } { { "Decoder.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/Decoder.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Decoder:Decode0\|ram_rw TristateBus:tri_rf_enable\|XOUT\[3\] " "Converted the fan-out from the tri-state buffer \"Decoder:Decode0\|ram_rw\" to the node \"TristateBus:tri_rf_enable\|XOUT\[3\]\" into an OR gate" {  } { { "Decoder.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/Decoder.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Decoder:Decode0\|ram_rw TristateBus:tri_rf_enable\|XOUT\[4\] " "Converted the fan-out from the tri-state buffer \"Decoder:Decode0\|ram_rw\" to the node \"TristateBus:tri_rf_enable\|XOUT\[4\]\" into an OR gate" {  } { { "Decoder.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/Decoder.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Decoder:Decode0\|ram_rw TristateBus:tri_rf_enable\|XOUT\[5\] " "Converted the fan-out from the tri-state buffer \"Decoder:Decode0\|ram_rw\" to the node \"TristateBus:tri_rf_enable\|XOUT\[5\]\" into an OR gate" {  } { { "Decoder.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/Decoder.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Decoder:Decode0\|ram_rw TristateBus:tri_rf_enable\|XOUT\[6\] " "Converted the fan-out from the tri-state buffer \"Decoder:Decode0\|ram_rw\" to the node \"TristateBus:tri_rf_enable\|XOUT\[6\]\" into an OR gate" {  } { { "Decoder.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/Decoder.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Decoder:Decode0\|ram_rw TristateBus:tri_rf_enable\|XOUT\[7\] " "Converted the fan-out from the tri-state buffer \"Decoder:Decode0\|ram_rw\" to the node \"TristateBus:tri_rf_enable\|XOUT\[7\]\" into an OR gate" {  } { { "Decoder.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/Decoder.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Decoder:Decode0\|ram_rw TristateBus:tri_rf_enable\|XOUT\[8\] " "Converted the fan-out from the tri-state buffer \"Decoder:Decode0\|ram_rw\" to the node \"TristateBus:tri_rf_enable\|XOUT\[8\]\" into an OR gate" {  } { { "Decoder.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/Decoder.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Decoder:Decode0\|ram_rw TristateBus:tri_rf_enable\|XOUT\[9\] " "Converted the fan-out from the tri-state buffer \"Decoder:Decode0\|ram_rw\" to the node \"TristateBus:tri_rf_enable\|XOUT\[9\]\" into an OR gate" {  } { { "Decoder.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/Decoder.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Decoder:Decode0\|ram_rw TristateBus:tri_rf_enable\|XOUT\[10\] " "Converted the fan-out from the tri-state buffer \"Decoder:Decode0\|ram_rw\" to the node \"TristateBus:tri_rf_enable\|XOUT\[10\]\" into an OR gate" {  } { { "Decoder.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/Decoder.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Decoder:Decode0\|ram_rw TristateBus:tri_rf_enable\|XOUT\[11\] " "Converted the fan-out from the tri-state buffer \"Decoder:Decode0\|ram_rw\" to the node \"TristateBus:tri_rf_enable\|XOUT\[11\]\" into an OR gate" {  } { { "Decoder.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/Decoder.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Decoder:Decode0\|ram_rw TristateBus:tri_rf_enable\|XOUT\[12\] " "Converted the fan-out from the tri-state buffer \"Decoder:Decode0\|ram_rw\" to the node \"TristateBus:tri_rf_enable\|XOUT\[12\]\" into an OR gate" {  } { { "Decoder.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/Decoder.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Decoder:Decode0\|ram_rw TristateBus:tri_rf_enable\|XOUT\[13\] " "Converted the fan-out from the tri-state buffer \"Decoder:Decode0\|ram_rw\" to the node \"TristateBus:tri_rf_enable\|XOUT\[13\]\" into an OR gate" {  } { { "Decoder.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/Decoder.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Decoder:Decode0\|ram_rw TristateBus:tri_rf_enable\|XOUT\[14\] " "Converted the fan-out from the tri-state buffer \"Decoder:Decode0\|ram_rw\" to the node \"TristateBus:tri_rf_enable\|XOUT\[14\]\" into an OR gate" {  } { { "Decoder.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/Decoder.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Decoder:Decode0\|ram_rw TristateBus:tri_rf_enable\|XOUT\[15\] " "Converted the fan-out from the tri-state buffer \"Decoder:Decode0\|ram_rw\" to the node \"TristateBus:tri_rf_enable\|XOUT\[15\]\" into an OR gate" {  } { { "Decoder.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/Decoder.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "TristateBus:tri_rf_enable\|XOUT\[0\] alu_mux_out\[0\] " "Converted the fan-out from the tri-state buffer \"TristateBus:tri_rf_enable\|XOUT\[0\]\" to the node \"alu_mux_out\[0\]\" into an OR gate" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "TristateBus:tri_rf_enable\|XOUT\[1\] alu_mux_out\[1\] " "Converted the fan-out from the tri-state buffer \"TristateBus:tri_rf_enable\|XOUT\[1\]\" to the node \"alu_mux_out\[1\]\" into an OR gate" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "TristateBus:tri_rf_enable\|XOUT\[2\] alu_mux_out\[2\] " "Converted the fan-out from the tri-state buffer \"TristateBus:tri_rf_enable\|XOUT\[2\]\" to the node \"alu_mux_out\[2\]\" into an OR gate" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "TristateBus:tri_rf_enable\|XOUT\[3\] alu_mux_out\[3\] " "Converted the fan-out from the tri-state buffer \"TristateBus:tri_rf_enable\|XOUT\[3\]\" to the node \"alu_mux_out\[3\]\" into an OR gate" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "TristateBus:tri_rf_enable\|XOUT\[4\] alu_mux_out\[4\] " "Converted the fan-out from the tri-state buffer \"TristateBus:tri_rf_enable\|XOUT\[4\]\" to the node \"alu_mux_out\[4\]\" into an OR gate" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "TristateBus:tri_rf_enable\|XOUT\[5\] alu_mux_out\[5\] " "Converted the fan-out from the tri-state buffer \"TristateBus:tri_rf_enable\|XOUT\[5\]\" to the node \"alu_mux_out\[5\]\" into an OR gate" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "TristateBus:tri_rf_enable\|XOUT\[6\] alu_mux_out\[6\] " "Converted the fan-out from the tri-state buffer \"TristateBus:tri_rf_enable\|XOUT\[6\]\" to the node \"alu_mux_out\[6\]\" into an OR gate" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "TristateBus:tri_rf_enable\|XOUT\[7\] alu_mux_out\[7\] " "Converted the fan-out from the tri-state buffer \"TristateBus:tri_rf_enable\|XOUT\[7\]\" to the node \"alu_mux_out\[7\]\" into an OR gate" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "TristateBus:tri_rf_enable\|XOUT\[8\] alu_mux_out\[8\] " "Converted the fan-out from the tri-state buffer \"TristateBus:tri_rf_enable\|XOUT\[8\]\" to the node \"alu_mux_out\[8\]\" into an OR gate" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "TristateBus:tri_rf_enable\|XOUT\[9\] alu_mux_out\[9\] " "Converted the fan-out from the tri-state buffer \"TristateBus:tri_rf_enable\|XOUT\[9\]\" to the node \"alu_mux_out\[9\]\" into an OR gate" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "TristateBus:tri_rf_enable\|XOUT\[10\] alu_mux_out\[10\] " "Converted the fan-out from the tri-state buffer \"TristateBus:tri_rf_enable\|XOUT\[10\]\" to the node \"alu_mux_out\[10\]\" into an OR gate" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "TristateBus:tri_rf_enable\|XOUT\[11\] alu_mux_out\[11\] " "Converted the fan-out from the tri-state buffer \"TristateBus:tri_rf_enable\|XOUT\[11\]\" to the node \"alu_mux_out\[11\]\" into an OR gate" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "TristateBus:tri_rf_enable\|XOUT\[12\] alu_mux_out\[12\] " "Converted the fan-out from the tri-state buffer \"TristateBus:tri_rf_enable\|XOUT\[12\]\" to the node \"alu_mux_out\[12\]\" into an OR gate" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "TristateBus:tri_rf_enable\|XOUT\[13\] alu_mux_out\[13\] " "Converted the fan-out from the tri-state buffer \"TristateBus:tri_rf_enable\|XOUT\[13\]\" to the node \"alu_mux_out\[13\]\" into an OR gate" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "TristateBus:tri_rf_enable\|XOUT\[14\] alu_mux_out\[14\] " "Converted the fan-out from the tri-state buffer \"TristateBus:tri_rf_enable\|XOUT\[14\]\" to the node \"alu_mux_out\[14\]\" into an OR gate" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "TristateBus:tri_rf_enable\|XOUT\[15\] alu_mux_out\[15\] " "Converted the fan-out from the tri-state buffer \"TristateBus:tri_rf_enable\|XOUT\[15\]\" to the node \"alu_mux_out\[15\]\" into an OR gate" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IR:IR0\|ir_rs\[0\] RegFile:RF\|MUX8to1_16bit:muxb\|Mux10 " "Converted the fan-out from the tri-state buffer \"IR:IR0\|ir_rs\[0\]\" to the node \"RegFile:RF\|MUX8to1_16bit:muxb\|Mux10\" into an OR gate" {  } { { "IR.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IR:IR0\|ir_rs\[1\] RegFile:RF\|MUX8to1_16bit:muxb\|Mux10 " "Converted the fan-out from the tri-state buffer \"IR:IR0\|ir_rs\[1\]\" to the node \"RegFile:RF\|MUX8to1_16bit:muxb\|Mux10\" into an OR gate" {  } { { "IR.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IR:IR0\|ir_rs\[2\] RegFile:RF\|MUX8to1_16bit:muxb\|Mux15 " "Converted the fan-out from the tri-state buffer \"IR:IR0\|ir_rs\[2\]\" to the node \"RegFile:RF\|MUX8to1_16bit:muxb\|Mux15\" into an OR gate" {  } { { "IR.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IR:IR0\|ir_rt\[0\] RegFile:RF\|MUX8to1_16bit:muxa\|Mux1 " "Converted the fan-out from the tri-state buffer \"IR:IR0\|ir_rt\[0\]\" to the node \"RegFile:RF\|MUX8to1_16bit:muxa\|Mux1\" into an OR gate" {  } { { "IR.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IR:IR0\|ir_rt\[1\] RegFile:RF\|MUX8to1_16bit:muxa\|Mux1 " "Converted the fan-out from the tri-state buffer \"IR:IR0\|ir_rt\[1\]\" to the node \"RegFile:RF\|MUX8to1_16bit:muxa\|Mux1\" into an OR gate" {  } { { "IR.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IR:IR0\|ir_rt\[2\] rf_mux_out\[2\] " "Converted the fan-out from the tri-state buffer \"IR:IR0\|ir_rt\[2\]\" to the node \"rf_mux_out\[2\]\" into an OR gate" {  } { { "IR.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IR:IR0\|ir_rd\[0\] rf_mux_out\[0\] " "Converted the fan-out from the tri-state buffer \"IR:IR0\|ir_rd\[0\]\" to the node \"rf_mux_out\[0\]\" into an OR gate" {  } { { "IR.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IR:IR0\|ir_rd\[1\] rf_mux_out\[1\] " "Converted the fan-out from the tri-state buffer \"IR:IR0\|ir_rd\[1\]\" to the node \"rf_mux_out\[1\]\" into an OR gate" {  } { { "IR.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IR:IR0\|ir_rd\[2\] rf_mux_out\[2\] " "Converted the fan-out from the tri-state buffer \"IR:IR0\|ir_rd\[2\]\" to the node \"rf_mux_out\[2\]\" into an OR gate" {  } { { "IR.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IR:IR0\|ir_immediate\[0\] SixteenBitAdder:pc_adder2\|FullAdder:Adder1\|COUT " "Converted the fan-out from the tri-state buffer \"IR:IR0\|ir_immediate\[0\]\" to the node \"SixteenBitAdder:pc_adder2\|FullAdder:Adder1\|COUT\" into an OR gate" {  } { { "IR.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IR:IR0\|ir_immediate\[1\] SixteenBitAdder:pc_adder2\|FullAdder:Adder2\|COUT " "Converted the fan-out from the tri-state buffer \"IR:IR0\|ir_immediate\[1\]\" to the node \"SixteenBitAdder:pc_adder2\|FullAdder:Adder2\|COUT\" into an OR gate" {  } { { "IR.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IR:IR0\|ir_immediate\[2\] SixteenBitAdder:pc_adder2\|FullAdder:Adder3\|COUT " "Converted the fan-out from the tri-state buffer \"IR:IR0\|ir_immediate\[2\]\" to the node \"SixteenBitAdder:pc_adder2\|FullAdder:Adder3\|COUT\" into an OR gate" {  } { { "IR.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IR:IR0\|ir_immediate\[3\] SixteenBitAdder:pc_adder2\|FullAdder:Adder4\|COUT " "Converted the fan-out from the tri-state buffer \"IR:IR0\|ir_immediate\[3\]\" to the node \"SixteenBitAdder:pc_adder2\|FullAdder:Adder4\|COUT\" into an OR gate" {  } { { "IR.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IR:IR0\|ir_immediate\[4\] SixteenBitAdder:pc_adder2\|FullAdder:Adder5\|COUT " "Converted the fan-out from the tri-state buffer \"IR:IR0\|ir_immediate\[4\]\" to the node \"SixteenBitAdder:pc_adder2\|FullAdder:Adder5\|COUT\" into an OR gate" {  } { { "IR.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IR:IR0\|ir_immediate\[5\] SixteenBitAdder:pc_adder2\|FullAdder:Adder6\|COUT " "Converted the fan-out from the tri-state buffer \"IR:IR0\|ir_immediate\[5\]\" to the node \"SixteenBitAdder:pc_adder2\|FullAdder:Adder6\|COUT\" into an OR gate" {  } { { "IR.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Decoder:Decode0\|rf_wsel rf_mux_out\[1\] " "Converted the fan-out from the tri-state buffer \"Decoder:Decode0\|rf_wsel\" to the node \"rf_mux_out\[1\]\" into an OR gate" {  } { { "Decoder.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/Decoder.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Decoder:Decode0\|rf_dsel ram_mux_out\[0\] " "Converted the fan-out from the tri-state buffer \"Decoder:Decode0\|rf_dsel\" to the node \"ram_mux_out\[0\]\" into an OR gate" {  } { { "Decoder.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/Decoder.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Decoder:Decode0\|alu_func\[0\] ALU:ALU0\|sub " "Converted the fan-out from the tri-state buffer \"Decoder:Decode0\|alu_func\[0\]\" to the node \"ALU:ALU0\|sub\" into an OR gate" {  } { { "Decoder.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/Decoder.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Decoder:Decode0\|alu_func\[1\] ALU:ALU0\|add " "Converted the fan-out from the tri-state buffer \"Decoder:Decode0\|alu_func\[1\]\" to the node \"ALU:ALU0\|add\" into an OR gate" {  } { { "Decoder.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/Decoder.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Decoder:Decode0\|alu_func\[2\] ALU:ALU0\|add " "Converted the fan-out from the tri-state buffer \"Decoder:Decode0\|alu_func\[2\]\" to the node \"ALU:ALU0\|add\" into an OR gate" {  } { { "Decoder.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/Decoder.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Decoder:Decode0\|alu_sel alu_mux_out\[0\] " "Converted the fan-out from the tri-state buffer \"Decoder:Decode0\|alu_sel\" to the node \"alu_mux_out\[0\]\" into an OR gate" {  } { { "Decoder.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/Decoder.vhd" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Decoder:Decode0\|ram_rw RAM:RAM_comp\|altsyncram:ram_rtl_0\|altsyncram_ubn1:auto_generated\|ram_block1a0 " "Converted the fan-out from the tri-state buffer \"Decoder:Decode0\|ram_rw\" to the node \"RAM:RAM_comp\|altsyncram:ram_rtl_0\|altsyncram_ubn1:auto_generated\|ram_block1a0\" into an OR gate" {  } { { "Decoder.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/Decoder.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IR:IR0\|ir_shift\[0\] ALU:ALU0\|TristateBus3bit:tri_srl_sh\|XOUT\[0\] " "Converted the fan-out from the tri-state buffer \"IR:IR0\|ir_shift\[0\]\" to the node \"ALU:ALU0\|TristateBus3bit:tri_srl_sh\|XOUT\[0\]\" into an OR gate" {  } { { "IR.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IR:IR0\|ir_shift\[1\] ALU:ALU0\|TristateBus3bit:tri_srl_sh\|XOUT\[1\] " "Converted the fan-out from the tri-state buffer \"IR:IR0\|ir_shift\[1\]\" to the node \"ALU:ALU0\|TristateBus3bit:tri_srl_sh\|XOUT\[1\]\" into an OR gate" {  } { { "IR.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IR:IR0\|ir_shift\[2\] ALU:ALU0\|TristateBus3bit:tri_srl_sh\|XOUT\[2\] " "Converted the fan-out from the tri-state buffer \"IR:IR0\|ir_shift\[2\]\" to the node \"ALU:ALU0\|TristateBus3bit:tri_srl_sh\|XOUT\[2\]\" into an OR gate" {  } { { "IR.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IR:IR0\|ir_shift\[0\] ALU:ALU0\|TristateBus3bit:tri_sll_sh\|XOUT\[0\] " "Converted the fan-out from the tri-state buffer \"IR:IR0\|ir_shift\[0\]\" to the node \"ALU:ALU0\|TristateBus3bit:tri_sll_sh\|XOUT\[0\]\" into an OR gate" {  } { { "IR.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IR:IR0\|ir_shift\[1\] ALU:ALU0\|TristateBus3bit:tri_sll_sh\|XOUT\[1\] " "Converted the fan-out from the tri-state buffer \"IR:IR0\|ir_shift\[1\]\" to the node \"ALU:ALU0\|TristateBus3bit:tri_sll_sh\|XOUT\[1\]\" into an OR gate" {  } { { "IR.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IR:IR0\|ir_shift\[2\] ALU:ALU0\|TristateBus3bit:tri_sll_sh\|XOUT\[2\] " "Converted the fan-out from the tri-state buffer \"IR:IR0\|ir_shift\[2\]\" to the node \"ALU:ALU0\|TristateBus3bit:tri_sll_sh\|XOUT\[2\]\" into an OR gate" {  } { { "IR.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/IR.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158353 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1651197158353 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:ALU0\|TristateBus:tri_add_out\|XOUT\[0\] DFlipFlop:zero_FlipFlop\|D_Latch_Clr:Add0\|qsignal " "Converted the fan-out from the tri-state buffer \"ALU:ALU0\|TristateBus:tri_add_out\|XOUT\[0\]\" to the node \"DFlipFlop:zero_FlipFlop\|D_Latch_Clr:Add0\|qsignal\" into an OR gate" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:ALU0\|TristateBus:tri_slt_out\|XOUT\[1\] DFlipFlop:zero_FlipFlop\|D_Latch_Clr:Add0\|qsignal " "Converted the fan-out from the tri-state buffer \"ALU:ALU0\|TristateBus:tri_slt_out\|XOUT\[1\]\" to the node \"DFlipFlop:zero_FlipFlop\|D_Latch_Clr:Add0\|qsignal\" into an OR gate" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:ALU0\|TristateBus:tri_slt_out\|XOUT\[2\] DFlipFlop:zero_FlipFlop\|D_Latch_Clr:Add0\|qsignal " "Converted the fan-out from the tri-state buffer \"ALU:ALU0\|TristateBus:tri_slt_out\|XOUT\[2\]\" to the node \"DFlipFlop:zero_FlipFlop\|D_Latch_Clr:Add0\|qsignal\" into an OR gate" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:ALU0\|TristateBus:tri_slt_out\|XOUT\[3\] DFlipFlop:zero_FlipFlop\|D_Latch_Clr:Add0\|qsignal " "Converted the fan-out from the tri-state buffer \"ALU:ALU0\|TristateBus:tri_slt_out\|XOUT\[3\]\" to the node \"DFlipFlop:zero_FlipFlop\|D_Latch_Clr:Add0\|qsignal\" into an OR gate" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:ALU0\|TristateBus:tri_slt_out\|XOUT\[4\] DFlipFlop:zero_FlipFlop\|D_Latch_Clr:Add0\|qsignal " "Converted the fan-out from the tri-state buffer \"ALU:ALU0\|TristateBus:tri_slt_out\|XOUT\[4\]\" to the node \"DFlipFlop:zero_FlipFlop\|D_Latch_Clr:Add0\|qsignal\" into an OR gate" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:ALU0\|TristateBus:tri_slt_out\|XOUT\[5\] DFlipFlop:zero_FlipFlop\|D_Latch_Clr:Add0\|qsignal " "Converted the fan-out from the tri-state buffer \"ALU:ALU0\|TristateBus:tri_slt_out\|XOUT\[5\]\" to the node \"DFlipFlop:zero_FlipFlop\|D_Latch_Clr:Add0\|qsignal\" into an OR gate" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:ALU0\|TristateBus:tri_slt_out\|XOUT\[6\] DFlipFlop:zero_FlipFlop\|D_Latch_Clr:Add0\|qsignal " "Converted the fan-out from the tri-state buffer \"ALU:ALU0\|TristateBus:tri_slt_out\|XOUT\[6\]\" to the node \"DFlipFlop:zero_FlipFlop\|D_Latch_Clr:Add0\|qsignal\" into an OR gate" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:ALU0\|TristateBus:tri_slt_out\|XOUT\[7\] DFlipFlop:zero_FlipFlop\|D_Latch_Clr:Add0\|qsignal " "Converted the fan-out from the tri-state buffer \"ALU:ALU0\|TristateBus:tri_slt_out\|XOUT\[7\]\" to the node \"DFlipFlop:zero_FlipFlop\|D_Latch_Clr:Add0\|qsignal\" into an OR gate" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:ALU0\|TristateBus:tri_slt_out\|XOUT\[8\] DFlipFlop:zero_FlipFlop\|D_Latch_Clr:Add0\|qsignal " "Converted the fan-out from the tri-state buffer \"ALU:ALU0\|TristateBus:tri_slt_out\|XOUT\[8\]\" to the node \"DFlipFlop:zero_FlipFlop\|D_Latch_Clr:Add0\|qsignal\" into an OR gate" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:ALU0\|TristateBus:tri_slt_out\|XOUT\[9\] DFlipFlop:zero_FlipFlop\|D_Latch_Clr:Add0\|qsignal " "Converted the fan-out from the tri-state buffer \"ALU:ALU0\|TristateBus:tri_slt_out\|XOUT\[9\]\" to the node \"DFlipFlop:zero_FlipFlop\|D_Latch_Clr:Add0\|qsignal\" into an OR gate" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:ALU0\|TristateBus:tri_slt_out\|XOUT\[10\] DFlipFlop:zero_FlipFlop\|D_Latch_Clr:Add0\|qsignal " "Converted the fan-out from the tri-state buffer \"ALU:ALU0\|TristateBus:tri_slt_out\|XOUT\[10\]\" to the node \"DFlipFlop:zero_FlipFlop\|D_Latch_Clr:Add0\|qsignal\" into an OR gate" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:ALU0\|TristateBus:tri_slt_out\|XOUT\[11\] DFlipFlop:zero_FlipFlop\|D_Latch_Clr:Add0\|qsignal " "Converted the fan-out from the tri-state buffer \"ALU:ALU0\|TristateBus:tri_slt_out\|XOUT\[11\]\" to the node \"DFlipFlop:zero_FlipFlop\|D_Latch_Clr:Add0\|qsignal\" into an OR gate" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:ALU0\|TristateBus:tri_slt_out\|XOUT\[12\] DFlipFlop:zero_FlipFlop\|D_Latch_Clr:Add0\|qsignal " "Converted the fan-out from the tri-state buffer \"ALU:ALU0\|TristateBus:tri_slt_out\|XOUT\[12\]\" to the node \"DFlipFlop:zero_FlipFlop\|D_Latch_Clr:Add0\|qsignal\" into an OR gate" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:ALU0\|TristateBus:tri_slt_out\|XOUT\[13\] DFlipFlop:zero_FlipFlop\|D_Latch_Clr:Add0\|qsignal " "Converted the fan-out from the tri-state buffer \"ALU:ALU0\|TristateBus:tri_slt_out\|XOUT\[13\]\" to the node \"DFlipFlop:zero_FlipFlop\|D_Latch_Clr:Add0\|qsignal\" into an OR gate" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:ALU0\|TristateBus:tri_slt_out\|XOUT\[14\] DFlipFlop:zero_FlipFlop\|D_Latch_Clr:Add0\|qsignal " "Converted the fan-out from the tri-state buffer \"ALU:ALU0\|TristateBus:tri_slt_out\|XOUT\[14\]\" to the node \"DFlipFlop:zero_FlipFlop\|D_Latch_Clr:Add0\|qsignal\" into an OR gate" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:ALU0\|TristateBus:tri_slt_out\|XOUT\[15\] DFlipFlop:zero_FlipFlop\|D_Latch_Clr:Add0\|qsignal " "Converted the fan-out from the tri-state buffer \"ALU:ALU0\|TristateBus:tri_slt_out\|XOUT\[15\]\" to the node \"DFlipFlop:zero_FlipFlop\|D_Latch_Clr:Add0\|qsignal\" into an OR gate" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1651197158358 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1651197158358 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ALU:ALU0\|TristateBus:tri_add_out\|XOUT\[0\]~synth " "Node \"ALU:ALU0\|TristateBus:tri_add_out\|XOUT\[0\]~synth\"" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651197160333 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ALU:ALU0\|TristateBus:tri_slt_out\|XOUT\[1\]~synth " "Node \"ALU:ALU0\|TristateBus:tri_slt_out\|XOUT\[1\]~synth\"" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651197160333 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ALU:ALU0\|TristateBus:tri_slt_out\|XOUT\[2\]~synth " "Node \"ALU:ALU0\|TristateBus:tri_slt_out\|XOUT\[2\]~synth\"" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651197160333 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ALU:ALU0\|TristateBus:tri_slt_out\|XOUT\[3\]~synth " "Node \"ALU:ALU0\|TristateBus:tri_slt_out\|XOUT\[3\]~synth\"" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651197160333 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ALU:ALU0\|TristateBus:tri_slt_out\|XOUT\[4\]~synth " "Node \"ALU:ALU0\|TristateBus:tri_slt_out\|XOUT\[4\]~synth\"" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651197160333 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ALU:ALU0\|TristateBus:tri_slt_out\|XOUT\[5\]~synth " "Node \"ALU:ALU0\|TristateBus:tri_slt_out\|XOUT\[5\]~synth\"" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651197160333 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ALU:ALU0\|TristateBus:tri_slt_out\|XOUT\[6\]~synth " "Node \"ALU:ALU0\|TristateBus:tri_slt_out\|XOUT\[6\]~synth\"" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651197160333 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ALU:ALU0\|TristateBus:tri_slt_out\|XOUT\[7\]~synth " "Node \"ALU:ALU0\|TristateBus:tri_slt_out\|XOUT\[7\]~synth\"" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651197160333 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ALU:ALU0\|TristateBus:tri_slt_out\|XOUT\[8\]~synth " "Node \"ALU:ALU0\|TristateBus:tri_slt_out\|XOUT\[8\]~synth\"" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651197160333 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ALU:ALU0\|TristateBus:tri_slt_out\|XOUT\[9\]~synth " "Node \"ALU:ALU0\|TristateBus:tri_slt_out\|XOUT\[9\]~synth\"" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651197160333 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ALU:ALU0\|TristateBus:tri_slt_out\|XOUT\[10\]~synth " "Node \"ALU:ALU0\|TristateBus:tri_slt_out\|XOUT\[10\]~synth\"" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651197160333 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ALU:ALU0\|TristateBus:tri_slt_out\|XOUT\[11\]~synth " "Node \"ALU:ALU0\|TristateBus:tri_slt_out\|XOUT\[11\]~synth\"" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651197160333 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ALU:ALU0\|TristateBus:tri_slt_out\|XOUT\[12\]~synth " "Node \"ALU:ALU0\|TristateBus:tri_slt_out\|XOUT\[12\]~synth\"" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651197160333 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ALU:ALU0\|TristateBus:tri_slt_out\|XOUT\[13\]~synth " "Node \"ALU:ALU0\|TristateBus:tri_slt_out\|XOUT\[13\]~synth\"" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651197160333 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ALU:ALU0\|TristateBus:tri_slt_out\|XOUT\[14\]~synth " "Node \"ALU:ALU0\|TristateBus:tri_slt_out\|XOUT\[14\]~synth\"" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651197160333 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ALU:ALU0\|TristateBus:tri_slt_out\|XOUT\[15\]~synth " "Node \"ALU:ALU0\|TristateBus:tri_slt_out\|XOUT\[15\]~synth\"" {  } { { "TristateBus.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/TristateBus.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651197160333 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651197160333 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "op GND " "Pin \"op\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651197160334 "|CPU|op"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_mux\[0\] GND " "Pin \"ram_mux\[0\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651197160334 "|CPU|ram_mux[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_mux\[1\] GND " "Pin \"ram_mux\[1\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651197160334 "|CPU|ram_mux[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_mux\[2\] GND " "Pin \"ram_mux\[2\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651197160334 "|CPU|ram_mux[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_mux\[3\] GND " "Pin \"ram_mux\[3\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651197160334 "|CPU|ram_mux[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_mux\[4\] GND " "Pin \"ram_mux\[4\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651197160334 "|CPU|ram_mux[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_mux\[5\] GND " "Pin \"ram_mux\[5\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651197160334 "|CPU|ram_mux[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_mux\[6\] GND " "Pin \"ram_mux\[6\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651197160334 "|CPU|ram_mux[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_mux\[7\] GND " "Pin \"ram_mux\[7\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651197160334 "|CPU|ram_mux[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_mux\[8\] GND " "Pin \"ram_mux\[8\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651197160334 "|CPU|ram_mux[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_mux\[9\] GND " "Pin \"ram_mux\[9\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651197160334 "|CPU|ram_mux[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_mux\[10\] GND " "Pin \"ram_mux\[10\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651197160334 "|CPU|ram_mux[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_mux\[11\] GND " "Pin \"ram_mux\[11\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651197160334 "|CPU|ram_mux[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_mux\[12\] GND " "Pin \"ram_mux\[12\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651197160334 "|CPU|ram_mux[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_mux\[13\] GND " "Pin \"ram_mux\[13\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651197160334 "|CPU|ram_mux[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_mux\[14\] GND " "Pin \"ram_mux\[14\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651197160334 "|CPU|ram_mux[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_mux\[15\] GND " "Pin \"ram_mux\[15\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651197160334 "|CPU|ram_mux[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led VCC " "Pin \"led\" is stuck at VCC" {  } { { "CPU.vhd" "" { Text "C:/Users/przca/Documents/Digital Logic/CPU/CPU.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651197160334 "|CPU|led"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1651197160334 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1651197160680 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651197165194 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651197165194 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1193 " "Implemented 1193 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651197165290 ""} { "Info" "ICUT_CUT_TM_OPINS" "155 " "Implemented 155 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651197165290 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1651197165290 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1004 " "Implemented 1004 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651197165290 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1651197165290 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651197165290 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 354 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 354 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4885 " "Peak virtual memory: 4885 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651197165327 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 28 20:52:45 2022 " "Processing ended: Thu Apr 28 20:52:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651197165327 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651197165327 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651197165327 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651197165327 ""}
