
CAN.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006fe8  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000040c  080071e8  080071e8  000171e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080075f4  080075f4  00020348  2**0
                  CONTENTS
  4 .ARM          00000008  080075f4  080075f4  000175f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080075fc  080075fc  00020348  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080075fc  080075fc  000175fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007600  08007600  00017600  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000348  20000000  08007604  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000220  20000348  0800794c  00020348  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000568  0800794c  00020568  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020348  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fd47  00000000  00000000  00020376  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002007  00000000  00000000  000300bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000af0  00000000  00000000  000320c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a28  00000000  00000000  00032bb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002d17  00000000  00000000  000335e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e2e1  00000000  00000000  000362f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f8128  00000000  00000000  000445d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0013c700  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003be8  00000000  00000000  0013c750  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         0000003c  00000000  00000000  00140338  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      00000076  00000000  00000000  00140374  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000348 	.word	0x20000348
 800021c:	00000000 	.word	0x00000000
 8000220:	080071d0 	.word	0x080071d0

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	2000034c 	.word	0x2000034c
 800023c:	080071d0 	.word	0x080071d0

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000300:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000304:	f000 b974 	b.w	80005f0 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	468e      	mov	lr, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	d14d      	bne.n	80003ca <__udivmoddi4+0xaa>
 800032e:	428a      	cmp	r2, r1
 8000330:	4694      	mov	ip, r2
 8000332:	d969      	bls.n	8000408 <__udivmoddi4+0xe8>
 8000334:	fab2 f282 	clz	r2, r2
 8000338:	b152      	cbz	r2, 8000350 <__udivmoddi4+0x30>
 800033a:	fa01 f302 	lsl.w	r3, r1, r2
 800033e:	f1c2 0120 	rsb	r1, r2, #32
 8000342:	fa20 f101 	lsr.w	r1, r0, r1
 8000346:	fa0c fc02 	lsl.w	ip, ip, r2
 800034a:	ea41 0e03 	orr.w	lr, r1, r3
 800034e:	4094      	lsls	r4, r2
 8000350:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000354:	0c21      	lsrs	r1, r4, #16
 8000356:	fbbe f6f8 	udiv	r6, lr, r8
 800035a:	fa1f f78c 	uxth.w	r7, ip
 800035e:	fb08 e316 	mls	r3, r8, r6, lr
 8000362:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000366:	fb06 f107 	mul.w	r1, r6, r7
 800036a:	4299      	cmp	r1, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x64>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000376:	f080 811f 	bcs.w	80005b8 <__udivmoddi4+0x298>
 800037a:	4299      	cmp	r1, r3
 800037c:	f240 811c 	bls.w	80005b8 <__udivmoddi4+0x298>
 8000380:	3e02      	subs	r6, #2
 8000382:	4463      	add	r3, ip
 8000384:	1a5b      	subs	r3, r3, r1
 8000386:	b2a4      	uxth	r4, r4
 8000388:	fbb3 f0f8 	udiv	r0, r3, r8
 800038c:	fb08 3310 	mls	r3, r8, r0, r3
 8000390:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000394:	fb00 f707 	mul.w	r7, r0, r7
 8000398:	42a7      	cmp	r7, r4
 800039a:	d90a      	bls.n	80003b2 <__udivmoddi4+0x92>
 800039c:	eb1c 0404 	adds.w	r4, ip, r4
 80003a0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003a4:	f080 810a 	bcs.w	80005bc <__udivmoddi4+0x29c>
 80003a8:	42a7      	cmp	r7, r4
 80003aa:	f240 8107 	bls.w	80005bc <__udivmoddi4+0x29c>
 80003ae:	4464      	add	r4, ip
 80003b0:	3802      	subs	r0, #2
 80003b2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003b6:	1be4      	subs	r4, r4, r7
 80003b8:	2600      	movs	r6, #0
 80003ba:	b11d      	cbz	r5, 80003c4 <__udivmoddi4+0xa4>
 80003bc:	40d4      	lsrs	r4, r2
 80003be:	2300      	movs	r3, #0
 80003c0:	e9c5 4300 	strd	r4, r3, [r5]
 80003c4:	4631      	mov	r1, r6
 80003c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ca:	428b      	cmp	r3, r1
 80003cc:	d909      	bls.n	80003e2 <__udivmoddi4+0xc2>
 80003ce:	2d00      	cmp	r5, #0
 80003d0:	f000 80ef 	beq.w	80005b2 <__udivmoddi4+0x292>
 80003d4:	2600      	movs	r6, #0
 80003d6:	e9c5 0100 	strd	r0, r1, [r5]
 80003da:	4630      	mov	r0, r6
 80003dc:	4631      	mov	r1, r6
 80003de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e2:	fab3 f683 	clz	r6, r3
 80003e6:	2e00      	cmp	r6, #0
 80003e8:	d14a      	bne.n	8000480 <__udivmoddi4+0x160>
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d302      	bcc.n	80003f4 <__udivmoddi4+0xd4>
 80003ee:	4282      	cmp	r2, r0
 80003f0:	f200 80f9 	bhi.w	80005e6 <__udivmoddi4+0x2c6>
 80003f4:	1a84      	subs	r4, r0, r2
 80003f6:	eb61 0303 	sbc.w	r3, r1, r3
 80003fa:	2001      	movs	r0, #1
 80003fc:	469e      	mov	lr, r3
 80003fe:	2d00      	cmp	r5, #0
 8000400:	d0e0      	beq.n	80003c4 <__udivmoddi4+0xa4>
 8000402:	e9c5 4e00 	strd	r4, lr, [r5]
 8000406:	e7dd      	b.n	80003c4 <__udivmoddi4+0xa4>
 8000408:	b902      	cbnz	r2, 800040c <__udivmoddi4+0xec>
 800040a:	deff      	udf	#255	; 0xff
 800040c:	fab2 f282 	clz	r2, r2
 8000410:	2a00      	cmp	r2, #0
 8000412:	f040 8092 	bne.w	800053a <__udivmoddi4+0x21a>
 8000416:	eba1 010c 	sub.w	r1, r1, ip
 800041a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800041e:	fa1f fe8c 	uxth.w	lr, ip
 8000422:	2601      	movs	r6, #1
 8000424:	0c20      	lsrs	r0, r4, #16
 8000426:	fbb1 f3f7 	udiv	r3, r1, r7
 800042a:	fb07 1113 	mls	r1, r7, r3, r1
 800042e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000432:	fb0e f003 	mul.w	r0, lr, r3
 8000436:	4288      	cmp	r0, r1
 8000438:	d908      	bls.n	800044c <__udivmoddi4+0x12c>
 800043a:	eb1c 0101 	adds.w	r1, ip, r1
 800043e:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x12a>
 8000444:	4288      	cmp	r0, r1
 8000446:	f200 80cb 	bhi.w	80005e0 <__udivmoddi4+0x2c0>
 800044a:	4643      	mov	r3, r8
 800044c:	1a09      	subs	r1, r1, r0
 800044e:	b2a4      	uxth	r4, r4
 8000450:	fbb1 f0f7 	udiv	r0, r1, r7
 8000454:	fb07 1110 	mls	r1, r7, r0, r1
 8000458:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800045c:	fb0e fe00 	mul.w	lr, lr, r0
 8000460:	45a6      	cmp	lr, r4
 8000462:	d908      	bls.n	8000476 <__udivmoddi4+0x156>
 8000464:	eb1c 0404 	adds.w	r4, ip, r4
 8000468:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800046c:	d202      	bcs.n	8000474 <__udivmoddi4+0x154>
 800046e:	45a6      	cmp	lr, r4
 8000470:	f200 80bb 	bhi.w	80005ea <__udivmoddi4+0x2ca>
 8000474:	4608      	mov	r0, r1
 8000476:	eba4 040e 	sub.w	r4, r4, lr
 800047a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800047e:	e79c      	b.n	80003ba <__udivmoddi4+0x9a>
 8000480:	f1c6 0720 	rsb	r7, r6, #32
 8000484:	40b3      	lsls	r3, r6
 8000486:	fa22 fc07 	lsr.w	ip, r2, r7
 800048a:	ea4c 0c03 	orr.w	ip, ip, r3
 800048e:	fa20 f407 	lsr.w	r4, r0, r7
 8000492:	fa01 f306 	lsl.w	r3, r1, r6
 8000496:	431c      	orrs	r4, r3
 8000498:	40f9      	lsrs	r1, r7
 800049a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800049e:	fa00 f306 	lsl.w	r3, r0, r6
 80004a2:	fbb1 f8f9 	udiv	r8, r1, r9
 80004a6:	0c20      	lsrs	r0, r4, #16
 80004a8:	fa1f fe8c 	uxth.w	lr, ip
 80004ac:	fb09 1118 	mls	r1, r9, r8, r1
 80004b0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004b4:	fb08 f00e 	mul.w	r0, r8, lr
 80004b8:	4288      	cmp	r0, r1
 80004ba:	fa02 f206 	lsl.w	r2, r2, r6
 80004be:	d90b      	bls.n	80004d8 <__udivmoddi4+0x1b8>
 80004c0:	eb1c 0101 	adds.w	r1, ip, r1
 80004c4:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80004c8:	f080 8088 	bcs.w	80005dc <__udivmoddi4+0x2bc>
 80004cc:	4288      	cmp	r0, r1
 80004ce:	f240 8085 	bls.w	80005dc <__udivmoddi4+0x2bc>
 80004d2:	f1a8 0802 	sub.w	r8, r8, #2
 80004d6:	4461      	add	r1, ip
 80004d8:	1a09      	subs	r1, r1, r0
 80004da:	b2a4      	uxth	r4, r4
 80004dc:	fbb1 f0f9 	udiv	r0, r1, r9
 80004e0:	fb09 1110 	mls	r1, r9, r0, r1
 80004e4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004e8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004ec:	458e      	cmp	lr, r1
 80004ee:	d908      	bls.n	8000502 <__udivmoddi4+0x1e2>
 80004f0:	eb1c 0101 	adds.w	r1, ip, r1
 80004f4:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 80004f8:	d26c      	bcs.n	80005d4 <__udivmoddi4+0x2b4>
 80004fa:	458e      	cmp	lr, r1
 80004fc:	d96a      	bls.n	80005d4 <__udivmoddi4+0x2b4>
 80004fe:	3802      	subs	r0, #2
 8000500:	4461      	add	r1, ip
 8000502:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000506:	fba0 9402 	umull	r9, r4, r0, r2
 800050a:	eba1 010e 	sub.w	r1, r1, lr
 800050e:	42a1      	cmp	r1, r4
 8000510:	46c8      	mov	r8, r9
 8000512:	46a6      	mov	lr, r4
 8000514:	d356      	bcc.n	80005c4 <__udivmoddi4+0x2a4>
 8000516:	d053      	beq.n	80005c0 <__udivmoddi4+0x2a0>
 8000518:	b15d      	cbz	r5, 8000532 <__udivmoddi4+0x212>
 800051a:	ebb3 0208 	subs.w	r2, r3, r8
 800051e:	eb61 010e 	sbc.w	r1, r1, lr
 8000522:	fa01 f707 	lsl.w	r7, r1, r7
 8000526:	fa22 f306 	lsr.w	r3, r2, r6
 800052a:	40f1      	lsrs	r1, r6
 800052c:	431f      	orrs	r7, r3
 800052e:	e9c5 7100 	strd	r7, r1, [r5]
 8000532:	2600      	movs	r6, #0
 8000534:	4631      	mov	r1, r6
 8000536:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800053a:	f1c2 0320 	rsb	r3, r2, #32
 800053e:	40d8      	lsrs	r0, r3
 8000540:	fa0c fc02 	lsl.w	ip, ip, r2
 8000544:	fa21 f303 	lsr.w	r3, r1, r3
 8000548:	4091      	lsls	r1, r2
 800054a:	4301      	orrs	r1, r0
 800054c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000550:	fa1f fe8c 	uxth.w	lr, ip
 8000554:	fbb3 f0f7 	udiv	r0, r3, r7
 8000558:	fb07 3610 	mls	r6, r7, r0, r3
 800055c:	0c0b      	lsrs	r3, r1, #16
 800055e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000562:	fb00 f60e 	mul.w	r6, r0, lr
 8000566:	429e      	cmp	r6, r3
 8000568:	fa04 f402 	lsl.w	r4, r4, r2
 800056c:	d908      	bls.n	8000580 <__udivmoddi4+0x260>
 800056e:	eb1c 0303 	adds.w	r3, ip, r3
 8000572:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000576:	d22f      	bcs.n	80005d8 <__udivmoddi4+0x2b8>
 8000578:	429e      	cmp	r6, r3
 800057a:	d92d      	bls.n	80005d8 <__udivmoddi4+0x2b8>
 800057c:	3802      	subs	r0, #2
 800057e:	4463      	add	r3, ip
 8000580:	1b9b      	subs	r3, r3, r6
 8000582:	b289      	uxth	r1, r1
 8000584:	fbb3 f6f7 	udiv	r6, r3, r7
 8000588:	fb07 3316 	mls	r3, r7, r6, r3
 800058c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000590:	fb06 f30e 	mul.w	r3, r6, lr
 8000594:	428b      	cmp	r3, r1
 8000596:	d908      	bls.n	80005aa <__udivmoddi4+0x28a>
 8000598:	eb1c 0101 	adds.w	r1, ip, r1
 800059c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 80005a0:	d216      	bcs.n	80005d0 <__udivmoddi4+0x2b0>
 80005a2:	428b      	cmp	r3, r1
 80005a4:	d914      	bls.n	80005d0 <__udivmoddi4+0x2b0>
 80005a6:	3e02      	subs	r6, #2
 80005a8:	4461      	add	r1, ip
 80005aa:	1ac9      	subs	r1, r1, r3
 80005ac:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80005b0:	e738      	b.n	8000424 <__udivmoddi4+0x104>
 80005b2:	462e      	mov	r6, r5
 80005b4:	4628      	mov	r0, r5
 80005b6:	e705      	b.n	80003c4 <__udivmoddi4+0xa4>
 80005b8:	4606      	mov	r6, r0
 80005ba:	e6e3      	b.n	8000384 <__udivmoddi4+0x64>
 80005bc:	4618      	mov	r0, r3
 80005be:	e6f8      	b.n	80003b2 <__udivmoddi4+0x92>
 80005c0:	454b      	cmp	r3, r9
 80005c2:	d2a9      	bcs.n	8000518 <__udivmoddi4+0x1f8>
 80005c4:	ebb9 0802 	subs.w	r8, r9, r2
 80005c8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005cc:	3801      	subs	r0, #1
 80005ce:	e7a3      	b.n	8000518 <__udivmoddi4+0x1f8>
 80005d0:	4646      	mov	r6, r8
 80005d2:	e7ea      	b.n	80005aa <__udivmoddi4+0x28a>
 80005d4:	4620      	mov	r0, r4
 80005d6:	e794      	b.n	8000502 <__udivmoddi4+0x1e2>
 80005d8:	4640      	mov	r0, r8
 80005da:	e7d1      	b.n	8000580 <__udivmoddi4+0x260>
 80005dc:	46d0      	mov	r8, sl
 80005de:	e77b      	b.n	80004d8 <__udivmoddi4+0x1b8>
 80005e0:	3b02      	subs	r3, #2
 80005e2:	4461      	add	r1, ip
 80005e4:	e732      	b.n	800044c <__udivmoddi4+0x12c>
 80005e6:	4630      	mov	r0, r6
 80005e8:	e709      	b.n	80003fe <__udivmoddi4+0xde>
 80005ea:	4464      	add	r4, ip
 80005ec:	3802      	subs	r0, #2
 80005ee:	e742      	b.n	8000476 <__udivmoddi4+0x156>

080005f0 <__aeabi_idiv0>:
 80005f0:	4770      	bx	lr
 80005f2:	bf00      	nop

080005f4 <reverseBits>:


int DLC = 8;

uint32_t reverseBits(uint32_t num)
{
 80005f4:	b480      	push	{r7}
 80005f6:	b087      	sub	sp, #28
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	6078      	str	r0, [r7, #4]
    uint32_t NO_OF_BITS = sizeof(num) * 8;
 80005fc:	2320      	movs	r3, #32
 80005fe:	60fb      	str	r3, [r7, #12]
    uint32_t reverse_num = 0;
 8000600:	2300      	movs	r3, #0
 8000602:	617b      	str	r3, [r7, #20]
    for (int i = 0; i < NO_OF_BITS; i++) {
 8000604:	2300      	movs	r3, #0
 8000606:	613b      	str	r3, [r7, #16]
 8000608:	e016      	b.n	8000638 <reverseBits+0x44>
        if ((num & (1 << i)))
 800060a:	2201      	movs	r2, #1
 800060c:	693b      	ldr	r3, [r7, #16]
 800060e:	fa02 f303 	lsl.w	r3, r2, r3
 8000612:	461a      	mov	r2, r3
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	4013      	ands	r3, r2
 8000618:	2b00      	cmp	r3, #0
 800061a:	d00a      	beq.n	8000632 <reverseBits+0x3e>
            reverse_num |= 1 << ((NO_OF_BITS - 1) - i);
 800061c:	693b      	ldr	r3, [r7, #16]
 800061e:	68fa      	ldr	r2, [r7, #12]
 8000620:	1ad3      	subs	r3, r2, r3
 8000622:	3b01      	subs	r3, #1
 8000624:	2201      	movs	r2, #1
 8000626:	fa02 f303 	lsl.w	r3, r2, r3
 800062a:	461a      	mov	r2, r3
 800062c:	697b      	ldr	r3, [r7, #20]
 800062e:	4313      	orrs	r3, r2
 8000630:	617b      	str	r3, [r7, #20]
    for (int i = 0; i < NO_OF_BITS; i++) {
 8000632:	693b      	ldr	r3, [r7, #16]
 8000634:	3301      	adds	r3, #1
 8000636:	613b      	str	r3, [r7, #16]
 8000638:	693b      	ldr	r3, [r7, #16]
 800063a:	68fa      	ldr	r2, [r7, #12]
 800063c:	429a      	cmp	r2, r3
 800063e:	d8e4      	bhi.n	800060a <reverseBits+0x16>
    }
    return reverse_num;
 8000640:	697b      	ldr	r3, [r7, #20]
}
 8000642:	4618      	mov	r0, r3
 8000644:	371c      	adds	r7, #28
 8000646:	46bd      	mov	sp, r7
 8000648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064c:	4770      	bx	lr
	...

08000650 <IncomingCANMessageHandler>:
	{0x287,     &AMK1_TempIGBT,               	48,      	16}

};

//right now it checks value, will need to change it to update variables
void IncomingCANMessageHandler(uint32_t * ID, uint8_t RxData[]){
 8000650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000654:	b09d      	sub	sp, #116	; 0x74
 8000656:	af00      	add	r7, sp, #0
 8000658:	6278      	str	r0, [r7, #36]	; 0x24
 800065a:	6239      	str	r1, [r7, #32]
	/*This function add all RxData to a uint64 line,
	 * then get the bits we want by bit shifting 'final'
	 * according to offset and length*/
	uint32_t a = RxData[0];
 800065c:	6a3b      	ldr	r3, [r7, #32]
 800065e:	781b      	ldrb	r3, [r3, #0]
 8000660:	66bb      	str	r3, [r7, #104]	; 0x68
	uint32_t b = RxData[1];
 8000662:	6a3b      	ldr	r3, [r7, #32]
 8000664:	3301      	adds	r3, #1
 8000666:	781b      	ldrb	r3, [r3, #0]
 8000668:	667b      	str	r3, [r7, #100]	; 0x64
	uint32_t c = RxData[2];
 800066a:	6a3b      	ldr	r3, [r7, #32]
 800066c:	3302      	adds	r3, #2
 800066e:	781b      	ldrb	r3, [r3, #0]
 8000670:	663b      	str	r3, [r7, #96]	; 0x60
	uint32_t d = RxData[3];
 8000672:	6a3b      	ldr	r3, [r7, #32]
 8000674:	3303      	adds	r3, #3
 8000676:	781b      	ldrb	r3, [r3, #0]
 8000678:	65fb      	str	r3, [r7, #92]	; 0x5c
	uint32_t e = RxData[4];
 800067a:	6a3b      	ldr	r3, [r7, #32]
 800067c:	3304      	adds	r3, #4
 800067e:	781b      	ldrb	r3, [r3, #0]
 8000680:	65bb      	str	r3, [r7, #88]	; 0x58
	uint32_t f = RxData[5];
 8000682:	6a3b      	ldr	r3, [r7, #32]
 8000684:	3305      	adds	r3, #5
 8000686:	781b      	ldrb	r3, [r3, #0]
 8000688:	657b      	str	r3, [r7, #84]	; 0x54
	uint32_t g = RxData[6];
 800068a:	6a3b      	ldr	r3, [r7, #32]
 800068c:	3306      	adds	r3, #6
 800068e:	781b      	ldrb	r3, [r3, #0]
 8000690:	653b      	str	r3, [r7, #80]	; 0x50
	uint32_t h = RxData[7];
 8000692:	6a3b      	ldr	r3, [r7, #32]
 8000694:	3307      	adds	r3, #7
 8000696:	781b      	ldrb	r3, [r3, #0]
 8000698:	64fb      	str	r3, [r7, #76]	; 0x4c

	uint64_t firstSegment = 0;
 800069a:	f04f 0200 	mov.w	r2, #0
 800069e:	f04f 0300 	mov.w	r3, #0
 80006a2:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
	uint32_t secondSegment = 0;
 80006a6:	2300      	movs	r3, #0
 80006a8:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint64_t finalRxData = 0;
 80006aa:	f04f 0200 	mov.w	r2, #0
 80006ae:	f04f 0300 	mov.w	r3, #0
 80006b2:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

    //add all the unit8 arrays to a uint64 line
	firstSegment =  a << 24 | b << 16 | c << 8 | d;
 80006b6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80006b8:	061a      	lsls	r2, r3, #24
 80006ba:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80006bc:	041b      	lsls	r3, r3, #16
 80006be:	431a      	orrs	r2, r3
 80006c0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80006c2:	021b      	lsls	r3, r3, #8
 80006c4:	431a      	orrs	r2, r3
 80006c6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80006c8:	4313      	orrs	r3, r2
 80006ca:	2200      	movs	r2, #0
 80006cc:	60bb      	str	r3, [r7, #8]
 80006ce:	60fa      	str	r2, [r7, #12]
 80006d0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80006d4:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
	secondSegment = e << 24 | f << 16 | g << 8 | h;
 80006d8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80006da:	061a      	lsls	r2, r3, #24
 80006dc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80006de:	041b      	lsls	r3, r3, #16
 80006e0:	431a      	orrs	r2, r3
 80006e2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80006e4:	021b      	lsls	r3, r3, #8
 80006e6:	4313      	orrs	r3, r2
 80006e8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80006ea:	4313      	orrs	r3, r2
 80006ec:	63fb      	str	r3, [r7, #60]	; 0x3c
	finalRxData = firstSegment << 32 | secondSegment;
 80006ee:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80006f2:	f04f 0000 	mov.w	r0, #0
 80006f6:	f04f 0100 	mov.w	r1, #0
 80006fa:	0011      	movs	r1, r2
 80006fc:	2000      	movs	r0, #0
 80006fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000700:	2200      	movs	r2, #0
 8000702:	461c      	mov	r4, r3
 8000704:	4615      	mov	r5, r2
 8000706:	ea40 0304 	orr.w	r3, r0, r4
 800070a:	603b      	str	r3, [r7, #0]
 800070c:	ea41 0305 	orr.w	r3, r1, r5
 8000710:	607b      	str	r3, [r7, #4]
 8000712:	e9d7 3400 	ldrd	r3, r4, [r7]
 8000716:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30

    for(int i = 0; i < MAX_RECEIVE_TABLE_SIZE; i++){
 800071a:	2300      	movs	r3, #0
 800071c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800071e:	e0e1      	b.n	80008e4 <IncomingCANMessageHandler+0x294>

        if (RecieveMessageTable[i].ID == *ID){
 8000720:	4975      	ldr	r1, [pc, #468]	; (80008f8 <IncomingCANMessageHandler+0x2a8>)
 8000722:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8000724:	4613      	mov	r3, r2
 8000726:	005b      	lsls	r3, r3, #1
 8000728:	4413      	add	r3, r2
 800072a:	009b      	lsls	r3, r3, #2
 800072c:	440b      	add	r3, r1
 800072e:	681a      	ldr	r2, [r3, #0]
 8000730:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	429a      	cmp	r2, r3
 8000736:	d158      	bne.n	80007ea <IncomingCANMessageHandler+0x19a>
            //*RecieveMessageTable[i].pointerToUserVariable = CAN_MESSAGE>>(DLC*8 - RecieveMessageTable[i].offset - RecieveMessageTable[i].length) & 0xFFFFFFFFFFFFFFFF>>(64 - RecieveMessageTable[i].length);
            //bit shifting 'final' according to offset and length
        	*RecieveMessageTable[i].pointerToUserVariable = finalRxData>>(DLC*8 - RecieveMessageTable[i].offset - RecieveMessageTable[i].length) & 0xFFFFFFFFFFFFFFFF>>(64 - RecieveMessageTable[i].length);
 8000738:	4b70      	ldr	r3, [pc, #448]	; (80008fc <IncomingCANMessageHandler+0x2ac>)
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	00d9      	lsls	r1, r3, #3
 800073e:	486e      	ldr	r0, [pc, #440]	; (80008f8 <IncomingCANMessageHandler+0x2a8>)
 8000740:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8000742:	4613      	mov	r3, r2
 8000744:	005b      	lsls	r3, r3, #1
 8000746:	4413      	add	r3, r2
 8000748:	009b      	lsls	r3, r3, #2
 800074a:	4403      	add	r3, r0
 800074c:	3308      	adds	r3, #8
 800074e:	881b      	ldrh	r3, [r3, #0]
 8000750:	1ac9      	subs	r1, r1, r3
 8000752:	4869      	ldr	r0, [pc, #420]	; (80008f8 <IncomingCANMessageHandler+0x2a8>)
 8000754:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8000756:	4613      	mov	r3, r2
 8000758:	005b      	lsls	r3, r3, #1
 800075a:	4413      	add	r3, r2
 800075c:	009b      	lsls	r3, r3, #2
 800075e:	4403      	add	r3, r0
 8000760:	330a      	adds	r3, #10
 8000762:	881b      	ldrh	r3, [r3, #0]
 8000764:	1ac9      	subs	r1, r1, r3
 8000766:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800076a:	f1c1 0420 	rsb	r4, r1, #32
 800076e:	f1a1 0020 	sub.w	r0, r1, #32
 8000772:	fa22 f801 	lsr.w	r8, r2, r1
 8000776:	fa03 f404 	lsl.w	r4, r3, r4
 800077a:	ea48 0804 	orr.w	r8, r8, r4
 800077e:	fa23 f000 	lsr.w	r0, r3, r0
 8000782:	ea48 0800 	orr.w	r8, r8, r0
 8000786:	fa23 f901 	lsr.w	r9, r3, r1
 800078a:	fa1f f588 	uxth.w	r5, r8
 800078e:	495a      	ldr	r1, [pc, #360]	; (80008f8 <IncomingCANMessageHandler+0x2a8>)
 8000790:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8000792:	4613      	mov	r3, r2
 8000794:	005b      	lsls	r3, r3, #1
 8000796:	4413      	add	r3, r2
 8000798:	009b      	lsls	r3, r3, #2
 800079a:	440b      	add	r3, r1
 800079c:	330a      	adds	r3, #10
 800079e:	881b      	ldrh	r3, [r3, #0]
 80007a0:	f1c3 0140 	rsb	r1, r3, #64	; 0x40
 80007a4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80007a8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80007ac:	f1c1 0420 	rsb	r4, r1, #32
 80007b0:	f1a1 0020 	sub.w	r0, r1, #32
 80007b4:	fa22 fa01 	lsr.w	sl, r2, r1
 80007b8:	fa03 f404 	lsl.w	r4, r3, r4
 80007bc:	ea4a 0a04 	orr.w	sl, sl, r4
 80007c0:	fa23 f000 	lsr.w	r0, r3, r0
 80007c4:	ea4a 0a00 	orr.w	sl, sl, r0
 80007c8:	fa23 fb01 	lsr.w	fp, r3, r1
 80007cc:	fa1f f18a 	uxth.w	r1, sl
 80007d0:	4849      	ldr	r0, [pc, #292]	; (80008f8 <IncomingCANMessageHandler+0x2a8>)
 80007d2:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80007d4:	4613      	mov	r3, r2
 80007d6:	005b      	lsls	r3, r3, #1
 80007d8:	4413      	add	r3, r2
 80007da:	009b      	lsls	r3, r3, #2
 80007dc:	4403      	add	r3, r0
 80007de:	3304      	adds	r3, #4
 80007e0:	681b      	ldr	r3, [r3, #0]
 80007e2:	ea05 0201 	and.w	r2, r5, r1
 80007e6:	b292      	uxth	r2, r2
 80007e8:	801a      	strh	r2, [r3, #0]
        }
        if(RecieveMessageTable[i].length > 1){
 80007ea:	4943      	ldr	r1, [pc, #268]	; (80008f8 <IncomingCANMessageHandler+0x2a8>)
 80007ec:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80007ee:	4613      	mov	r3, r2
 80007f0:	005b      	lsls	r3, r3, #1
 80007f2:	4413      	add	r3, r2
 80007f4:	009b      	lsls	r3, r3, #2
 80007f6:	440b      	add	r3, r1
 80007f8:	330a      	adds	r3, #10
 80007fa:	881b      	ldrh	r3, [r3, #0]
 80007fc:	2b01      	cmp	r3, #1
 80007fe:	d96e      	bls.n	80008de <IncomingCANMessageHandler+0x28e>
			uint32_t temp = finalRxData>>(DLC*8 - RecieveMessageTable[i].offset - RecieveMessageTable[i].length) & 0xFFFFFFFFFFFFFFFF>>(64 - RecieveMessageTable[i].length);
 8000800:	4b3e      	ldr	r3, [pc, #248]	; (80008fc <IncomingCANMessageHandler+0x2ac>)
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	00d9      	lsls	r1, r3, #3
 8000806:	483c      	ldr	r0, [pc, #240]	; (80008f8 <IncomingCANMessageHandler+0x2a8>)
 8000808:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800080a:	4613      	mov	r3, r2
 800080c:	005b      	lsls	r3, r3, #1
 800080e:	4413      	add	r3, r2
 8000810:	009b      	lsls	r3, r3, #2
 8000812:	4403      	add	r3, r0
 8000814:	3308      	adds	r3, #8
 8000816:	881b      	ldrh	r3, [r3, #0]
 8000818:	1ac9      	subs	r1, r1, r3
 800081a:	4837      	ldr	r0, [pc, #220]	; (80008f8 <IncomingCANMessageHandler+0x2a8>)
 800081c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800081e:	4613      	mov	r3, r2
 8000820:	005b      	lsls	r3, r3, #1
 8000822:	4413      	add	r3, r2
 8000824:	009b      	lsls	r3, r3, #2
 8000826:	4403      	add	r3, r0
 8000828:	330a      	adds	r3, #10
 800082a:	881b      	ldrh	r3, [r3, #0]
 800082c:	1ac9      	subs	r1, r1, r3
 800082e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8000832:	f1c1 0420 	rsb	r4, r1, #32
 8000836:	f1a1 0020 	sub.w	r0, r1, #32
 800083a:	fa22 f501 	lsr.w	r5, r2, r1
 800083e:	61bd      	str	r5, [r7, #24]
 8000840:	fa03 f404 	lsl.w	r4, r3, r4
 8000844:	69bd      	ldr	r5, [r7, #24]
 8000846:	4325      	orrs	r5, r4
 8000848:	61bd      	str	r5, [r7, #24]
 800084a:	fa23 f000 	lsr.w	r0, r3, r0
 800084e:	69bc      	ldr	r4, [r7, #24]
 8000850:	4304      	orrs	r4, r0
 8000852:	61bc      	str	r4, [r7, #24]
 8000854:	40cb      	lsrs	r3, r1
 8000856:	61fb      	str	r3, [r7, #28]
 8000858:	69bd      	ldr	r5, [r7, #24]
 800085a:	4927      	ldr	r1, [pc, #156]	; (80008f8 <IncomingCANMessageHandler+0x2a8>)
 800085c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800085e:	4613      	mov	r3, r2
 8000860:	005b      	lsls	r3, r3, #1
 8000862:	4413      	add	r3, r2
 8000864:	009b      	lsls	r3, r3, #2
 8000866:	440b      	add	r3, r1
 8000868:	330a      	adds	r3, #10
 800086a:	881b      	ldrh	r3, [r3, #0]
 800086c:	f1c3 0140 	rsb	r1, r3, #64	; 0x40
 8000870:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000874:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000878:	f1c1 0420 	rsb	r4, r1, #32
 800087c:	f1a1 0020 	sub.w	r0, r1, #32
 8000880:	fa22 f601 	lsr.w	r6, r2, r1
 8000884:	613e      	str	r6, [r7, #16]
 8000886:	fa03 f404 	lsl.w	r4, r3, r4
 800088a:	693e      	ldr	r6, [r7, #16]
 800088c:	4326      	orrs	r6, r4
 800088e:	613e      	str	r6, [r7, #16]
 8000890:	fa23 f000 	lsr.w	r0, r3, r0
 8000894:	693c      	ldr	r4, [r7, #16]
 8000896:	4304      	orrs	r4, r0
 8000898:	613c      	str	r4, [r7, #16]
 800089a:	40cb      	lsrs	r3, r1
 800089c:	617b      	str	r3, [r7, #20]
 800089e:	693b      	ldr	r3, [r7, #16]
 80008a0:	402b      	ands	r3, r5
 80008a2:	62fb      	str	r3, [r7, #44]	; 0x2c
			temp = reverseBits(temp);
 80008a4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80008a6:	f7ff fea5 	bl	80005f4 <reverseBits>
 80008aa:	62f8      	str	r0, [r7, #44]	; 0x2c
			*RecieveMessageTable[i].pointerToUserVariable = temp>>(32 - RecieveMessageTable[i].length);
 80008ac:	4912      	ldr	r1, [pc, #72]	; (80008f8 <IncomingCANMessageHandler+0x2a8>)
 80008ae:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80008b0:	4613      	mov	r3, r2
 80008b2:	005b      	lsls	r3, r3, #1
 80008b4:	4413      	add	r3, r2
 80008b6:	009b      	lsls	r3, r3, #2
 80008b8:	440b      	add	r3, r1
 80008ba:	330a      	adds	r3, #10
 80008bc:	881b      	ldrh	r3, [r3, #0]
 80008be:	f1c3 0320 	rsb	r3, r3, #32
 80008c2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80008c4:	fa22 f003 	lsr.w	r0, r2, r3
 80008c8:	490b      	ldr	r1, [pc, #44]	; (80008f8 <IncomingCANMessageHandler+0x2a8>)
 80008ca:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80008cc:	4613      	mov	r3, r2
 80008ce:	005b      	lsls	r3, r3, #1
 80008d0:	4413      	add	r3, r2
 80008d2:	009b      	lsls	r3, r3, #2
 80008d4:	440b      	add	r3, r1
 80008d6:	3304      	adds	r3, #4
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	b282      	uxth	r2, r0
 80008dc:	801a      	strh	r2, [r3, #0]
    for(int i = 0; i < MAX_RECEIVE_TABLE_SIZE; i++){
 80008de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80008e0:	3301      	adds	r3, #1
 80008e2:	66fb      	str	r3, [r7, #108]	; 0x6c
 80008e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80008e6:	2b1d      	cmp	r3, #29
 80008e8:	f67f af1a 	bls.w	8000720 <IncomingCANMessageHandler+0xd0>
		}
    }
}
 80008ec:	bf00      	nop
 80008ee:	bf00      	nop
 80008f0:	3774      	adds	r7, #116	; 0x74
 80008f2:	46bd      	mov	sp, r7
 80008f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80008f8:	20000004 	.word	0x20000004
 80008fc:	20000000 	.word	0x20000000

08000900 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000900:	b590      	push	{r4, r7, lr}
 8000902:	b085      	sub	sp, #20
 8000904:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000906:	f000 feb6 	bl	8001676 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800090a:	f000 f8bf 	bl	8000a8c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800090e:	f000 f9bd 	bl	8000c8c <MX_GPIO_Init>
  MX_CAN1_Init();
 8000912:	f000 f917 	bl	8000b44 <MX_CAN1_Init>
  MX_USART3_UART_Init();
 8000916:	f000 f989 	bl	8000c2c <MX_USART3_UART_Init>
  MX_SPI4_Init();
 800091a:	f000 f949 	bl	8000bb0 <MX_SPI4_Init>
  /* USER CODE BEGIN 2 */
  UART_st uart3 = {
 800091e:	4b50      	ldr	r3, [pc, #320]	; (8000a60 <main+0x160>)
 8000920:	463c      	mov	r4, r7
 8000922:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000924:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	  .baudrate = UART_115200,
	  .mode = UART_TX_RX,
	  .datasize = UART_Datasize_8,
	  .uart_num = 3
  };
  Printf_Init(&uart3);
 8000928:	463b      	mov	r3, r7
 800092a:	4618      	mov	r0, r3
 800092c:	f000 fa76 	bl	8000e1c <Printf_Init>


  CAN_Config();
 8000930:	f000 fa1a 	bl	8000d68 <CAN_Config>

  if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 8000934:	2102      	movs	r1, #2
 8000936:	484b      	ldr	r0, [pc, #300]	; (8000a64 <main+0x164>)
 8000938:	f001 fa5c 	bl	8001df4 <HAL_CAN_ActivateNotification>
 800093c:	4603      	mov	r3, r0
 800093e:	2b00      	cmp	r3, #0
 8000940:	d001      	beq.n	8000946 <main+0x46>
	{
	  Error_Handler();
 8000942:	f000 fa65 	bl	8000e10 <Error_Handler>
	}

  if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_TX_MAILBOX_EMPTY) != HAL_OK)
 8000946:	2101      	movs	r1, #1
 8000948:	4846      	ldr	r0, [pc, #280]	; (8000a64 <main+0x164>)
 800094a:	f001 fa53 	bl	8001df4 <HAL_CAN_ActivateNotification>
 800094e:	4603      	mov	r3, r0
 8000950:	2b00      	cmp	r3, #0
 8000952:	d001      	beq.n	8000958 <main+0x58>
  {
	  Error_Handler();
 8000954:	f000 fa5c 	bl	8000e10 <Error_Handler>
  }

  TxHeader.DLC = 8;
 8000958:	4b43      	ldr	r3, [pc, #268]	; (8000a68 <main+0x168>)
 800095a:	2208      	movs	r2, #8
 800095c:	611a      	str	r2, [r3, #16]
  TxHeader.IDE = CAN_ID_STD;
 800095e:	4b42      	ldr	r3, [pc, #264]	; (8000a68 <main+0x168>)
 8000960:	2200      	movs	r2, #0
 8000962:	609a      	str	r2, [r3, #8]
  TxHeader.RTR = CAN_RTR_DATA;
 8000964:	4b40      	ldr	r3, [pc, #256]	; (8000a68 <main+0x168>)
 8000966:	2200      	movs	r2, #0
 8000968:	60da      	str	r2, [r3, #12]
  TxHeader.StdId = 0x200;
 800096a:	4b3f      	ldr	r3, [pc, #252]	; (8000a68 <main+0x168>)
 800096c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000970:	601a      	str	r2, [r3, #0]
  TxHeader.TransmitGlobalTime = DISABLE;
 8000972:	4b3d      	ldr	r3, [pc, #244]	; (8000a68 <main+0x168>)
 8000974:	2200      	movs	r2, #0
 8000976:	751a      	strb	r2, [r3, #20]

  TxHeader2.DLC = 8;
 8000978:	4b3c      	ldr	r3, [pc, #240]	; (8000a6c <main+0x16c>)
 800097a:	2208      	movs	r2, #8
 800097c:	611a      	str	r2, [r3, #16]
  TxHeader2.IDE = CAN_ID_STD;
 800097e:	4b3b      	ldr	r3, [pc, #236]	; (8000a6c <main+0x16c>)
 8000980:	2200      	movs	r2, #0
 8000982:	609a      	str	r2, [r3, #8]
  TxHeader2.RTR = CAN_RTR_DATA;
 8000984:	4b39      	ldr	r3, [pc, #228]	; (8000a6c <main+0x16c>)
 8000986:	2200      	movs	r2, #0
 8000988:	60da      	str	r2, [r3, #12]
  TxHeader2.StdId = 0x200;
 800098a:	4b38      	ldr	r3, [pc, #224]	; (8000a6c <main+0x16c>)
 800098c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000990:	601a      	str	r2, [r3, #0]
  TxHeader2.TransmitGlobalTime = DISABLE;
 8000992:	4b36      	ldr	r3, [pc, #216]	; (8000a6c <main+0x16c>)
 8000994:	2200      	movs	r2, #0
 8000996:	751a      	strb	r2, [r3, #20]

  TxHeader3.DLC = 8;
 8000998:	4b35      	ldr	r3, [pc, #212]	; (8000a70 <main+0x170>)
 800099a:	2208      	movs	r2, #8
 800099c:	611a      	str	r2, [r3, #16]
  TxHeader3.IDE = CAN_ID_STD;
 800099e:	4b34      	ldr	r3, [pc, #208]	; (8000a70 <main+0x170>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	609a      	str	r2, [r3, #8]
  TxHeader3.RTR = CAN_RTR_DATA;
 80009a4:	4b32      	ldr	r3, [pc, #200]	; (8000a70 <main+0x170>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	60da      	str	r2, [r3, #12]
  TxHeader3.StdId = 0x500;
 80009aa:	4b31      	ldr	r3, [pc, #196]	; (8000a70 <main+0x170>)
 80009ac:	f44f 62a0 	mov.w	r2, #1280	; 0x500
 80009b0:	601a      	str	r2, [r3, #0]
  TxHeader3.TransmitGlobalTime = DISABLE;
 80009b2:	4b2f      	ldr	r3, [pc, #188]	; (8000a70 <main+0x170>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	751a      	strb	r2, [r3, #20]

  TxHeader4.DLC = 8;
 80009b8:	4b2e      	ldr	r3, [pc, #184]	; (8000a74 <main+0x174>)
 80009ba:	2208      	movs	r2, #8
 80009bc:	611a      	str	r2, [r3, #16]
  TxHeader4.IDE = CAN_ID_STD;
 80009be:	4b2d      	ldr	r3, [pc, #180]	; (8000a74 <main+0x174>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	609a      	str	r2, [r3, #8]
  TxHeader4.RTR = CAN_RTR_DATA;
 80009c4:	4b2b      	ldr	r3, [pc, #172]	; (8000a74 <main+0x174>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	60da      	str	r2, [r3, #12]
  TxHeader4.StdId = 0x200;
 80009ca:	4b2a      	ldr	r3, [pc, #168]	; (8000a74 <main+0x174>)
 80009cc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80009d0:	601a      	str	r2, [r3, #0]
  TxHeader4.TransmitGlobalTime = DISABLE;
 80009d2:	4b28      	ldr	r3, [pc, #160]	; (8000a74 <main+0x174>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	751a      	strb	r2, [r3, #20]
//  TxData[4] = 0xFF;
//  TxData[5] = 0xFF;
//  TxData[6] = 0xFF;
//  TxData[7] = 0xFF;

  TxData2[0] = 0xAB;
 80009d8:	4b27      	ldr	r3, [pc, #156]	; (8000a78 <main+0x178>)
 80009da:	22ab      	movs	r2, #171	; 0xab
 80009dc:	701a      	strb	r2, [r3, #0]
  TxData2[1] = 0xCD;
 80009de:	4b26      	ldr	r3, [pc, #152]	; (8000a78 <main+0x178>)
 80009e0:	22cd      	movs	r2, #205	; 0xcd
 80009e2:	705a      	strb	r2, [r3, #1]
  TxData2[2] = 0xEF;
 80009e4:	4b24      	ldr	r3, [pc, #144]	; (8000a78 <main+0x178>)
 80009e6:	22ef      	movs	r2, #239	; 0xef
 80009e8:	709a      	strb	r2, [r3, #2]
  TxData2[3] = 0x12;
 80009ea:	4b23      	ldr	r3, [pc, #140]	; (8000a78 <main+0x178>)
 80009ec:	2212      	movs	r2, #18
 80009ee:	70da      	strb	r2, [r3, #3]
  TxData2[4] = 0x33;
 80009f0:	4b21      	ldr	r3, [pc, #132]	; (8000a78 <main+0x178>)
 80009f2:	2233      	movs	r2, #51	; 0x33
 80009f4:	711a      	strb	r2, [r3, #4]
  TxData2[5] = 0x21;
 80009f6:	4b20      	ldr	r3, [pc, #128]	; (8000a78 <main+0x178>)
 80009f8:	2221      	movs	r2, #33	; 0x21
 80009fa:	715a      	strb	r2, [r3, #5]
  TxData2[6] = 0x69;
 80009fc:	4b1e      	ldr	r3, [pc, #120]	; (8000a78 <main+0x178>)
 80009fe:	2269      	movs	r2, #105	; 0x69
 8000a00:	719a      	strb	r2, [r3, #6]
  TxData2[7] = 0x69;
 8000a02:	4b1d      	ldr	r3, [pc, #116]	; (8000a78 <main+0x178>)
 8000a04:	2269      	movs	r2, #105	; 0x69
 8000a06:	71da      	strb	r2, [r3, #7]

  TxData3[0] = 0x01;
 8000a08:	4b1c      	ldr	r3, [pc, #112]	; (8000a7c <main+0x17c>)
 8000a0a:	2201      	movs	r2, #1
 8000a0c:	701a      	strb	r2, [r3, #0]
  TxData3[1] = 0x02;
 8000a0e:	4b1b      	ldr	r3, [pc, #108]	; (8000a7c <main+0x17c>)
 8000a10:	2202      	movs	r2, #2
 8000a12:	705a      	strb	r2, [r3, #1]
  TxData3[2] = 0xFF;
 8000a14:	4b19      	ldr	r3, [pc, #100]	; (8000a7c <main+0x17c>)
 8000a16:	22ff      	movs	r2, #255	; 0xff
 8000a18:	709a      	strb	r2, [r3, #2]
  TxData3[3] = 0xFF;
 8000a1a:	4b18      	ldr	r3, [pc, #96]	; (8000a7c <main+0x17c>)
 8000a1c:	22ff      	movs	r2, #255	; 0xff
 8000a1e:	70da      	strb	r2, [r3, #3]
  TxData3[4] = 0xFF;
 8000a20:	4b16      	ldr	r3, [pc, #88]	; (8000a7c <main+0x17c>)
 8000a22:	22ff      	movs	r2, #255	; 0xff
 8000a24:	711a      	strb	r2, [r3, #4]
  TxData3[5] = 0xFF;
 8000a26:	4b15      	ldr	r3, [pc, #84]	; (8000a7c <main+0x17c>)
 8000a28:	22ff      	movs	r2, #255	; 0xff
 8000a2a:	715a      	strb	r2, [r3, #5]
  TxData3[6] = 0xFF;
 8000a2c:	4b13      	ldr	r3, [pc, #76]	; (8000a7c <main+0x17c>)
 8000a2e:	22ff      	movs	r2, #255	; 0xff
 8000a30:	719a      	strb	r2, [r3, #6]
  TxData3[7] = 0xFF;
 8000a32:	4b12      	ldr	r3, [pc, #72]	; (8000a7c <main+0x17c>)
 8000a34:	22ff      	movs	r2, #255	; 0xff
 8000a36:	71da      	strb	r2, [r3, #7]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)  {
    HAL_Delay(500);
 8000a38:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000a3c:	f000 fe78 	bl	8001730 <HAL_Delay>
//    printf(" \n\r");
//    printf("AMK_SystRdy = %d \n\r",AMK_bSystemReady);
//    printf("AMK_bError = %d \n\r",AMK_bError);


    if(motorTorque == 10){
 8000a40:	4b0f      	ldr	r3, [pc, #60]	; (8000a80 <main+0x180>)
 8000a42:	881b      	ldrh	r3, [r3, #0]
 8000a44:	2b0a      	cmp	r3, #10
 8000a46:	d1f7      	bne.n	8000a38 <main+0x138>
    	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000a48:	2180      	movs	r1, #128	; 0x80
 8000a4a:	480e      	ldr	r0, [pc, #56]	; (8000a84 <main+0x184>)
 8000a4c:	f001 feff 	bl	800284e <HAL_GPIO_TogglePin>
        printf("%d \n\r",motorTorque);
 8000a50:	4b0b      	ldr	r3, [pc, #44]	; (8000a80 <main+0x180>)
 8000a52:	881b      	ldrh	r3, [r3, #0]
 8000a54:	4619      	mov	r1, r3
 8000a56:	480c      	ldr	r0, [pc, #48]	; (8000a88 <main+0x188>)
 8000a58:	f004 faa0 	bl	8004f9c <iprintf>
    HAL_Delay(500);
 8000a5c:	e7ec      	b.n	8000a38 <main+0x138>
 8000a5e:	bf00      	nop
 8000a60:	080071f0 	.word	0x080071f0
 8000a64:	20000364 	.word	0x20000364
 8000a68:	200004b8 	.word	0x200004b8
 8000a6c:	200004d0 	.word	0x200004d0
 8000a70:	200004e8 	.word	0x200004e8
 8000a74:	20000500 	.word	0x20000500
 8000a78:	20000534 	.word	0x20000534
 8000a7c:	2000053c 	.word	0x2000053c
 8000a80:	20000478 	.word	0x20000478
 8000a84:	40020400 	.word	0x40020400
 8000a88:	080071e8 	.word	0x080071e8

08000a8c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b094      	sub	sp, #80	; 0x50
 8000a90:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a92:	f107 031c 	add.w	r3, r7, #28
 8000a96:	2234      	movs	r2, #52	; 0x34
 8000a98:	2100      	movs	r1, #0
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	f003 fe32 	bl	8004704 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000aa0:	f107 0308 	add.w	r3, r7, #8
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	601a      	str	r2, [r3, #0]
 8000aa8:	605a      	str	r2, [r3, #4]
 8000aaa:	609a      	str	r2, [r3, #8]
 8000aac:	60da      	str	r2, [r3, #12]
 8000aae:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ab0:	4b22      	ldr	r3, [pc, #136]	; (8000b3c <SystemClock_Config+0xb0>)
 8000ab2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ab4:	4a21      	ldr	r2, [pc, #132]	; (8000b3c <SystemClock_Config+0xb0>)
 8000ab6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000aba:	6413      	str	r3, [r2, #64]	; 0x40
 8000abc:	4b1f      	ldr	r3, [pc, #124]	; (8000b3c <SystemClock_Config+0xb0>)
 8000abe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ac0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ac4:	607b      	str	r3, [r7, #4]
 8000ac6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000ac8:	4b1d      	ldr	r3, [pc, #116]	; (8000b40 <SystemClock_Config+0xb4>)
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000ad0:	4a1b      	ldr	r2, [pc, #108]	; (8000b40 <SystemClock_Config+0xb4>)
 8000ad2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ad6:	6013      	str	r3, [r2, #0]
 8000ad8:	4b19      	ldr	r3, [pc, #100]	; (8000b40 <SystemClock_Config+0xb4>)
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000ae0:	603b      	str	r3, [r7, #0]
 8000ae2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ae4:	2302      	movs	r3, #2
 8000ae6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ae8:	2301      	movs	r3, #1
 8000aea:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000aec:	2310      	movs	r3, #16
 8000aee:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000af0:	2300      	movs	r3, #0
 8000af2:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000af4:	f107 031c 	add.w	r3, r7, #28
 8000af8:	4618      	mov	r0, r3
 8000afa:	f001 fec3 	bl	8002884 <HAL_RCC_OscConfig>
 8000afe:	4603      	mov	r3, r0
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d001      	beq.n	8000b08 <SystemClock_Config+0x7c>
  {
    Error_Handler();
 8000b04:	f000 f984 	bl	8000e10 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b08:	230f      	movs	r3, #15
 8000b0a:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b10:	2300      	movs	r3, #0
 8000b12:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b14:	2300      	movs	r3, #0
 8000b16:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000b1c:	f107 0308 	add.w	r3, r7, #8
 8000b20:	2100      	movs	r1, #0
 8000b22:	4618      	mov	r0, r3
 8000b24:	f002 f95c 	bl	8002de0 <HAL_RCC_ClockConfig>
 8000b28:	4603      	mov	r3, r0
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d001      	beq.n	8000b32 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000b2e:	f000 f96f 	bl	8000e10 <Error_Handler>
  }
}
 8000b32:	bf00      	nop
 8000b34:	3750      	adds	r7, #80	; 0x50
 8000b36:	46bd      	mov	sp, r7
 8000b38:	bd80      	pop	{r7, pc}
 8000b3a:	bf00      	nop
 8000b3c:	40023800 	.word	0x40023800
 8000b40:	40007000 	.word	0x40007000

08000b44 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000b48:	4b17      	ldr	r3, [pc, #92]	; (8000ba8 <MX_CAN1_Init+0x64>)
 8000b4a:	4a18      	ldr	r2, [pc, #96]	; (8000bac <MX_CAN1_Init+0x68>)
 8000b4c:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 10;
 8000b4e:	4b16      	ldr	r3, [pc, #88]	; (8000ba8 <MX_CAN1_Init+0x64>)
 8000b50:	220a      	movs	r2, #10
 8000b52:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000b54:	4b14      	ldr	r3, [pc, #80]	; (8000ba8 <MX_CAN1_Init+0x64>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000b5a:	4b13      	ldr	r3, [pc, #76]	; (8000ba8 <MX_CAN1_Init+0x64>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 8000b60:	4b11      	ldr	r3, [pc, #68]	; (8000ba8 <MX_CAN1_Init+0x64>)
 8000b62:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 8000b66:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8000b68:	4b0f      	ldr	r3, [pc, #60]	; (8000ba8 <MX_CAN1_Init+0x64>)
 8000b6a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8000b6e:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000b70:	4b0d      	ldr	r3, [pc, #52]	; (8000ba8 <MX_CAN1_Init+0x64>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000b76:	4b0c      	ldr	r3, [pc, #48]	; (8000ba8 <MX_CAN1_Init+0x64>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000b7c:	4b0a      	ldr	r3, [pc, #40]	; (8000ba8 <MX_CAN1_Init+0x64>)
 8000b7e:	2200      	movs	r2, #0
 8000b80:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000b82:	4b09      	ldr	r3, [pc, #36]	; (8000ba8 <MX_CAN1_Init+0x64>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000b88:	4b07      	ldr	r3, [pc, #28]	; (8000ba8 <MX_CAN1_Init+0x64>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000b8e:	4b06      	ldr	r3, [pc, #24]	; (8000ba8 <MX_CAN1_Init+0x64>)
 8000b90:	2200      	movs	r2, #0
 8000b92:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000b94:	4804      	ldr	r0, [pc, #16]	; (8000ba8 <MX_CAN1_Init+0x64>)
 8000b96:	f000 fdef 	bl	8001778 <HAL_CAN_Init>
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d001      	beq.n	8000ba4 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8000ba0:	f000 f936 	bl	8000e10 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8000ba4:	bf00      	nop
 8000ba6:	bd80      	pop	{r7, pc}
 8000ba8:	20000364 	.word	0x20000364
 8000bac:	40006400 	.word	0x40006400

08000bb0 <MX_SPI4_Init>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI4_Init(void)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  /* SPI4 parameter configuration*/
  hspi4.Instance = SPI4;
 8000bb4:	4b1b      	ldr	r3, [pc, #108]	; (8000c24 <MX_SPI4_Init+0x74>)
 8000bb6:	4a1c      	ldr	r2, [pc, #112]	; (8000c28 <MX_SPI4_Init+0x78>)
 8000bb8:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8000bba:	4b1a      	ldr	r3, [pc, #104]	; (8000c24 <MX_SPI4_Init+0x74>)
 8000bbc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000bc0:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8000bc2:	4b18      	ldr	r3, [pc, #96]	; (8000c24 <MX_SPI4_Init+0x74>)
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_4BIT;
 8000bc8:	4b16      	ldr	r3, [pc, #88]	; (8000c24 <MX_SPI4_Init+0x74>)
 8000bca:	f44f 7240 	mov.w	r2, #768	; 0x300
 8000bce:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000bd0:	4b14      	ldr	r3, [pc, #80]	; (8000c24 <MX_SPI4_Init+0x74>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000bd6:	4b13      	ldr	r3, [pc, #76]	; (8000c24 <MX_SPI4_Init+0x74>)
 8000bd8:	2200      	movs	r2, #0
 8000bda:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8000bdc:	4b11      	ldr	r3, [pc, #68]	; (8000c24 <MX_SPI4_Init+0x74>)
 8000bde:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000be2:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000be4:	4b0f      	ldr	r3, [pc, #60]	; (8000c24 <MX_SPI4_Init+0x74>)
 8000be6:	2200      	movs	r2, #0
 8000be8:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000bea:	4b0e      	ldr	r3, [pc, #56]	; (8000c24 <MX_SPI4_Init+0x74>)
 8000bec:	2200      	movs	r2, #0
 8000bee:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8000bf0:	4b0c      	ldr	r3, [pc, #48]	; (8000c24 <MX_SPI4_Init+0x74>)
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000bf6:	4b0b      	ldr	r3, [pc, #44]	; (8000c24 <MX_SPI4_Init+0x74>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 7;
 8000bfc:	4b09      	ldr	r3, [pc, #36]	; (8000c24 <MX_SPI4_Init+0x74>)
 8000bfe:	2207      	movs	r2, #7
 8000c00:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000c02:	4b08      	ldr	r3, [pc, #32]	; (8000c24 <MX_SPI4_Init+0x74>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	631a      	str	r2, [r3, #48]	; 0x30
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000c08:	4b06      	ldr	r3, [pc, #24]	; (8000c24 <MX_SPI4_Init+0x74>)
 8000c0a:	2208      	movs	r2, #8
 8000c0c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8000c0e:	4805      	ldr	r0, [pc, #20]	; (8000c24 <MX_SPI4_Init+0x74>)
 8000c10:	f002 fef4 	bl	80039fc <HAL_SPI_Init>
 8000c14:	4603      	mov	r3, r0
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d001      	beq.n	8000c1e <MX_SPI4_Init+0x6e>
  {
    Error_Handler();
 8000c1a:	f000 f8f9 	bl	8000e10 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8000c1e:	bf00      	nop
 8000c20:	bd80      	pop	{r7, pc}
 8000c22:	bf00      	nop
 8000c24:	2000038c 	.word	0x2000038c
 8000c28:	40013400 	.word	0x40013400

08000c2c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000c30:	4b14      	ldr	r3, [pc, #80]	; (8000c84 <MX_USART3_UART_Init+0x58>)
 8000c32:	4a15      	ldr	r2, [pc, #84]	; (8000c88 <MX_USART3_UART_Init+0x5c>)
 8000c34:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000c36:	4b13      	ldr	r3, [pc, #76]	; (8000c84 <MX_USART3_UART_Init+0x58>)
 8000c38:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000c3c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000c3e:	4b11      	ldr	r3, [pc, #68]	; (8000c84 <MX_USART3_UART_Init+0x58>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000c44:	4b0f      	ldr	r3, [pc, #60]	; (8000c84 <MX_USART3_UART_Init+0x58>)
 8000c46:	2200      	movs	r2, #0
 8000c48:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000c4a:	4b0e      	ldr	r3, [pc, #56]	; (8000c84 <MX_USART3_UART_Init+0x58>)
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000c50:	4b0c      	ldr	r3, [pc, #48]	; (8000c84 <MX_USART3_UART_Init+0x58>)
 8000c52:	220c      	movs	r2, #12
 8000c54:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c56:	4b0b      	ldr	r3, [pc, #44]	; (8000c84 <MX_USART3_UART_Init+0x58>)
 8000c58:	2200      	movs	r2, #0
 8000c5a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c5c:	4b09      	ldr	r3, [pc, #36]	; (8000c84 <MX_USART3_UART_Init+0x58>)
 8000c5e:	2200      	movs	r2, #0
 8000c60:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c62:	4b08      	ldr	r3, [pc, #32]	; (8000c84 <MX_USART3_UART_Init+0x58>)
 8000c64:	2200      	movs	r2, #0
 8000c66:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c68:	4b06      	ldr	r3, [pc, #24]	; (8000c84 <MX_USART3_UART_Init+0x58>)
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000c6e:	4805      	ldr	r0, [pc, #20]	; (8000c84 <MX_USART3_UART_Init+0x58>)
 8000c70:	f002 ff6f 	bl	8003b52 <HAL_UART_Init>
 8000c74:	4603      	mov	r3, r0
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d001      	beq.n	8000c7e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000c7a:	f000 f8c9 	bl	8000e10 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000c7e:	bf00      	nop
 8000c80:	bd80      	pop	{r7, pc}
 8000c82:	bf00      	nop
 8000c84:	200003f0 	.word	0x200003f0
 8000c88:	40004800 	.word	0x40004800

08000c8c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b08a      	sub	sp, #40	; 0x28
 8000c90:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c92:	f107 0314 	add.w	r3, r7, #20
 8000c96:	2200      	movs	r2, #0
 8000c98:	601a      	str	r2, [r3, #0]
 8000c9a:	605a      	str	r2, [r3, #4]
 8000c9c:	609a      	str	r2, [r3, #8]
 8000c9e:	60da      	str	r2, [r3, #12]
 8000ca0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000ca2:	4b2e      	ldr	r3, [pc, #184]	; (8000d5c <MX_GPIO_Init+0xd0>)
 8000ca4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ca6:	4a2d      	ldr	r2, [pc, #180]	; (8000d5c <MX_GPIO_Init+0xd0>)
 8000ca8:	f043 0310 	orr.w	r3, r3, #16
 8000cac:	6313      	str	r3, [r2, #48]	; 0x30
 8000cae:	4b2b      	ldr	r3, [pc, #172]	; (8000d5c <MX_GPIO_Init+0xd0>)
 8000cb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cb2:	f003 0310 	and.w	r3, r3, #16
 8000cb6:	613b      	str	r3, [r7, #16]
 8000cb8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000cba:	4b28      	ldr	r3, [pc, #160]	; (8000d5c <MX_GPIO_Init+0xd0>)
 8000cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cbe:	4a27      	ldr	r2, [pc, #156]	; (8000d5c <MX_GPIO_Init+0xd0>)
 8000cc0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000cc4:	6313      	str	r3, [r2, #48]	; 0x30
 8000cc6:	4b25      	ldr	r3, [pc, #148]	; (8000d5c <MX_GPIO_Init+0xd0>)
 8000cc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000cce:	60fb      	str	r3, [r7, #12]
 8000cd0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cd2:	4b22      	ldr	r3, [pc, #136]	; (8000d5c <MX_GPIO_Init+0xd0>)
 8000cd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cd6:	4a21      	ldr	r2, [pc, #132]	; (8000d5c <MX_GPIO_Init+0xd0>)
 8000cd8:	f043 0302 	orr.w	r3, r3, #2
 8000cdc:	6313      	str	r3, [r2, #48]	; 0x30
 8000cde:	4b1f      	ldr	r3, [pc, #124]	; (8000d5c <MX_GPIO_Init+0xd0>)
 8000ce0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ce2:	f003 0302 	and.w	r3, r3, #2
 8000ce6:	60bb      	str	r3, [r7, #8]
 8000ce8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000cea:	4b1c      	ldr	r3, [pc, #112]	; (8000d5c <MX_GPIO_Init+0xd0>)
 8000cec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cee:	4a1b      	ldr	r2, [pc, #108]	; (8000d5c <MX_GPIO_Init+0xd0>)
 8000cf0:	f043 0308 	orr.w	r3, r3, #8
 8000cf4:	6313      	str	r3, [r2, #48]	; 0x30
 8000cf6:	4b19      	ldr	r3, [pc, #100]	; (8000d5c <MX_GPIO_Init+0xd0>)
 8000cf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cfa:	f003 0308 	and.w	r3, r3, #8
 8000cfe:	607b      	str	r3, [r7, #4]
 8000d00:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI4_SS_GPIO_Port, SPI4_SS_Pin, GPIO_PIN_RESET);
 8000d02:	2200      	movs	r2, #0
 8000d04:	2110      	movs	r1, #16
 8000d06:	4816      	ldr	r0, [pc, #88]	; (8000d60 <MX_GPIO_Init+0xd4>)
 8000d08:	f001 fd88 	bl	800281c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	f244 0181 	movw	r1, #16513	; 0x4081
 8000d12:	4814      	ldr	r0, [pc, #80]	; (8000d64 <MX_GPIO_Init+0xd8>)
 8000d14:	f001 fd82 	bl	800281c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SPI4_SS_Pin */
  GPIO_InitStruct.Pin = SPI4_SS_Pin;
 8000d18:	2310      	movs	r3, #16
 8000d1a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d1c:	2301      	movs	r3, #1
 8000d1e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d20:	2300      	movs	r3, #0
 8000d22:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d24:	2300      	movs	r3, #0
 8000d26:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI4_SS_GPIO_Port, &GPIO_InitStruct);
 8000d28:	f107 0314 	add.w	r3, r7, #20
 8000d2c:	4619      	mov	r1, r3
 8000d2e:	480c      	ldr	r0, [pc, #48]	; (8000d60 <MX_GPIO_Init+0xd4>)
 8000d30:	f001 fbc8 	bl	80024c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000d34:	f244 0381 	movw	r3, #16513	; 0x4081
 8000d38:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d3a:	2301      	movs	r3, #1
 8000d3c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d42:	2300      	movs	r3, #0
 8000d44:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d46:	f107 0314 	add.w	r3, r7, #20
 8000d4a:	4619      	mov	r1, r3
 8000d4c:	4805      	ldr	r0, [pc, #20]	; (8000d64 <MX_GPIO_Init+0xd8>)
 8000d4e:	f001 fbb9 	bl	80024c4 <HAL_GPIO_Init>

}
 8000d52:	bf00      	nop
 8000d54:	3728      	adds	r7, #40	; 0x28
 8000d56:	46bd      	mov	sp, r7
 8000d58:	bd80      	pop	{r7, pc}
 8000d5a:	bf00      	nop
 8000d5c:	40023800 	.word	0x40023800
 8000d60:	40021000 	.word	0x40021000
 8000d64:	40020400 	.word	0x40020400

08000d68 <CAN_Config>:

/* USER CODE BEGIN 4 */
static void CAN_Config(void)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b08a      	sub	sp, #40	; 0x28
 8000d6c:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef sFilterConfig;
	sFilterConfig.FilterBank = 0;
 8000d6e:	2300      	movs	r3, #0
 8000d70:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8000d72:	2300      	movs	r3, #0
 8000d74:	61bb      	str	r3, [r7, #24]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8000d76:	2301      	movs	r3, #1
 8000d78:	61fb      	str	r3, [r7, #28]
	sFilterConfig.FilterIdHigh = 0x0000;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIdLow = 0x0000;
 8000d7e:	2300      	movs	r3, #0
 8000d80:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterMaskIdHigh = 0x0000;
 8000d82:	2300      	movs	r3, #0
 8000d84:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterMaskIdLow = 0x0000;
 8000d86:	2300      	movs	r3, #0
 8000d88:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterActivation = ENABLE;
 8000d8e:	2301      	movs	r3, #1
 8000d90:	623b      	str	r3, [r7, #32]
	sFilterConfig.SlaveStartFilterBank = 14;
 8000d92:	230e      	movs	r3, #14
 8000d94:	627b      	str	r3, [r7, #36]	; 0x24

	if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK)
 8000d96:	463b      	mov	r3, r7
 8000d98:	4619      	mov	r1, r3
 8000d9a:	480a      	ldr	r0, [pc, #40]	; (8000dc4 <CAN_Config+0x5c>)
 8000d9c:	f000 fde8 	bl	8001970 <HAL_CAN_ConfigFilter>
 8000da0:	4603      	mov	r3, r0
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d001      	beq.n	8000daa <CAN_Config+0x42>
	{
		/* Filter configuration Error */
		Error_Handler();
 8000da6:	f000 f833 	bl	8000e10 <Error_Handler>
	}

	if (HAL_CAN_Start(&hcan1) != HAL_OK)
 8000daa:	4806      	ldr	r0, [pc, #24]	; (8000dc4 <CAN_Config+0x5c>)
 8000dac:	f000 fecc 	bl	8001b48 <HAL_CAN_Start>
 8000db0:	4603      	mov	r3, r0
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d001      	beq.n	8000dba <CAN_Config+0x52>
	{
		/* Start Error */
		Error_Handler();
 8000db6:	f000 f82b 	bl	8000e10 <Error_Handler>
	}
}
 8000dba:	bf00      	nop
 8000dbc:	3728      	adds	r7, #40	; 0x28
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	bd80      	pop	{r7, pc}
 8000dc2:	bf00      	nop
 8000dc4:	20000364 	.word	0x20000364

08000dc8 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b082      	sub	sp, #8
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
	//Get Rx message
	if (HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK)
 8000dd0:	4b0b      	ldr	r3, [pc, #44]	; (8000e00 <HAL_CAN_RxFifo0MsgPendingCallback+0x38>)
 8000dd2:	4a0c      	ldr	r2, [pc, #48]	; (8000e04 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	480c      	ldr	r0, [pc, #48]	; (8000e08 <HAL_CAN_RxFifo0MsgPendingCallback+0x40>)
 8000dd8:	f000 fefa 	bl	8001bd0 <HAL_CAN_GetRxMessage>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d001      	beq.n	8000de6 <HAL_CAN_RxFifo0MsgPendingCallback+0x1e>
	{
		Error_Handler();
 8000de2:	f000 f815 	bl	8000e10 <Error_Handler>
	}

	IncomingCANMessageHandler(&RxHeader.StdId, RxData);
 8000de6:	4906      	ldr	r1, [pc, #24]	; (8000e00 <HAL_CAN_RxFifo0MsgPendingCallback+0x38>)
 8000de8:	4806      	ldr	r0, [pc, #24]	; (8000e04 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 8000dea:	f7ff fc31 	bl	8000650 <IncomingCANMessageHandler>

	HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 8000dee:	2101      	movs	r1, #1
 8000df0:	4806      	ldr	r0, [pc, #24]	; (8000e0c <HAL_CAN_RxFifo0MsgPendingCallback+0x44>)
 8000df2:	f001 fd2c 	bl	800284e <HAL_GPIO_TogglePin>
}
 8000df6:	bf00      	nop
 8000df8:	3708      	adds	r7, #8
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}
 8000dfe:	bf00      	nop
 8000e00:	20000544 	.word	0x20000544
 8000e04:	20000518 	.word	0x20000518
 8000e08:	20000364 	.word	0x20000364
 8000e0c:	40020400 	.word	0x40020400

08000e10 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e10:	b480      	push	{r7}
 8000e12:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e14:	b672      	cpsid	i
}
 8000e16:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e18:	e7fe      	b.n	8000e18 <Error_Handler+0x8>
	...

08000e1c <Printf_Init>:

// Must be global
UART_st* Printer;


UART_Return_et Printf_Init(UART_st* uart) {
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b084      	sub	sp, #16
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]

  UART_Return_et response;

  // Set global to selected UART
  Printer = uart;
 8000e24:	4a0c      	ldr	r2, [pc, #48]	; (8000e58 <Printf_Init+0x3c>)
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	6013      	str	r3, [r2, #0]
  response = UART_Init(uart);
 8000e2a:	6878      	ldr	r0, [r7, #4]
 8000e2c:	f000 fb79 	bl	8001522 <UART_Init>
 8000e30:	4603      	mov	r3, r0
 8000e32:	73fb      	strb	r3, [r7, #15]

  if (response != UART_OK) {
 8000e34:	7bfb      	ldrb	r3, [r7, #15]
 8000e36:	2b01      	cmp	r3, #1
 8000e38:	d001      	beq.n	8000e3e <Printf_Init+0x22>
      return response;
 8000e3a:	7bfb      	ldrb	r3, [r7, #15]
 8000e3c:	e008      	b.n	8000e50 <Printf_Init+0x34>
  }

  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */

  setvbuf(stdout, NULL, _IONBF, 0);
 8000e3e:	4b07      	ldr	r3, [pc, #28]	; (8000e5c <Printf_Init+0x40>)
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	6898      	ldr	r0, [r3, #8]
 8000e44:	2300      	movs	r3, #0
 8000e46:	2202      	movs	r2, #2
 8000e48:	2100      	movs	r1, #0
 8000e4a:	f004 f8bf 	bl	8004fcc <setvbuf>

  return UART_OK;
 8000e4e:	2301      	movs	r3, #1
}
 8000e50:	4618      	mov	r0, r3
 8000e52:	3710      	adds	r7, #16
 8000e54:	46bd      	mov	sp, r7
 8000e56:	bd80      	pop	{r7, pc}
 8000e58:	2000054c 	.word	0x2000054c
 8000e5c:	20000178 	.word	0x20000178

08000e60 <_isatty>:


int _isatty(int fd) {
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b082      	sub	sp, #8
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]

  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	db04      	blt.n	8000e78 <_isatty+0x18>
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	2b02      	cmp	r3, #2
 8000e72:	dc01      	bgt.n	8000e78 <_isatty+0x18>
    return 1;
 8000e74:	2301      	movs	r3, #1
 8000e76:	e005      	b.n	8000e84 <_isatty+0x24>

  errno = EBADF;
 8000e78:	f003 fc1a 	bl	80046b0 <__errno>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	2209      	movs	r2, #9
 8000e80:	601a      	str	r2, [r3, #0]
  return 0;
 8000e82:	2300      	movs	r3, #0
}
 8000e84:	4618      	mov	r0, r3
 8000e86:	3708      	adds	r7, #8
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	bd80      	pop	{r7, pc}

08000e8c <_write>:

int _write(int fd, char* ptr, int len) {
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b086      	sub	sp, #24
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	60f8      	str	r0, [r7, #12]
 8000e94:	60b9      	str	r1, [r7, #8]
 8000e96:	607a      	str	r2, [r7, #4]

  UART_Return_et response;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 8000e98:	68fb      	ldr	r3, [r7, #12]
 8000e9a:	2b01      	cmp	r3, #1
 8000e9c:	d002      	beq.n	8000ea4 <_write+0x18>
 8000e9e:	68fb      	ldr	r3, [r7, #12]
 8000ea0:	2b02      	cmp	r3, #2
 8000ea2:	d110      	bne.n	8000ec6 <_write+0x3a>
    response = UART_Transmit(Printer, (uint8_t*) ptr, len);
 8000ea4:	4b0d      	ldr	r3, [pc, #52]	; (8000edc <_write+0x50>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	687a      	ldr	r2, [r7, #4]
 8000eaa:	b2d2      	uxtb	r2, r2
 8000eac:	68b9      	ldr	r1, [r7, #8]
 8000eae:	4618      	mov	r0, r3
 8000eb0:	f000 fb7f 	bl	80015b2 <UART_Transmit>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	75fb      	strb	r3, [r7, #23]

    if (response == UART_OK)
 8000eb8:	7dfb      	ldrb	r3, [r7, #23]
 8000eba:	2b01      	cmp	r3, #1
 8000ebc:	d101      	bne.n	8000ec2 <_write+0x36>
      return len;
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	e008      	b.n	8000ed4 <_write+0x48>
    else
      return EIO;
 8000ec2:	2305      	movs	r3, #5
 8000ec4:	e006      	b.n	8000ed4 <_write+0x48>
  }

  errno = EBADF;
 8000ec6:	f003 fbf3 	bl	80046b0 <__errno>
 8000eca:	4603      	mov	r3, r0
 8000ecc:	2209      	movs	r2, #9
 8000ece:	601a      	str	r2, [r3, #0]
  return -1;
 8000ed0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000ed4:	4618      	mov	r0, r3
 8000ed6:	3718      	adds	r7, #24
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	bd80      	pop	{r7, pc}
 8000edc:	2000054c 	.word	0x2000054c

08000ee0 <_close>:


int _close(int fd) {
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b082      	sub	sp, #8
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]

  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	db04      	blt.n	8000ef8 <_close+0x18>
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	2b02      	cmp	r3, #2
 8000ef2:	dc01      	bgt.n	8000ef8 <_close+0x18>
    return 0;
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	e006      	b.n	8000f06 <_close+0x26>

  errno = EBADF;
 8000ef8:	f003 fbda 	bl	80046b0 <__errno>
 8000efc:	4603      	mov	r3, r0
 8000efe:	2209      	movs	r2, #9
 8000f00:	601a      	str	r2, [r3, #0]
  return -1;
 8000f02:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000f06:	4618      	mov	r0, r3
 8000f08:	3708      	adds	r7, #8
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bd80      	pop	{r7, pc}

08000f0e <_lseek>:

int _lseek(int fd, int ptr, int dir) {
 8000f0e:	b580      	push	{r7, lr}
 8000f10:	b084      	sub	sp, #16
 8000f12:	af00      	add	r7, sp, #0
 8000f14:	60f8      	str	r0, [r7, #12]
 8000f16:	60b9      	str	r1, [r7, #8]
 8000f18:	607a      	str	r2, [r7, #4]

  (void) fd;
  (void) ptr;
  (void) dir;
  errno = EBADF;
 8000f1a:	f003 fbc9 	bl	80046b0 <__errno>
 8000f1e:	4603      	mov	r3, r0
 8000f20:	2209      	movs	r2, #9
 8000f22:	601a      	str	r2, [r3, #0]
  return -1;
 8000f24:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000f28:	4618      	mov	r0, r3
 8000f2a:	3710      	adds	r7, #16
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	bd80      	pop	{r7, pc}

08000f30 <_read>:

int _read(int fd, char* ptr, int len) {
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b086      	sub	sp, #24
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	60f8      	str	r0, [r7, #12]
 8000f38:	60b9      	str	r1, [r7, #8]
 8000f3a:	607a      	str	r2, [r7, #4]

  UART_Return_et response;

  if (fd == STDIN_FILENO) {
 8000f3c:	68fb      	ldr	r3, [r7, #12]
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d110      	bne.n	8000f64 <_read+0x34>
    response = UART_Receive(Printer, (uint8_t*) ptr, len);
 8000f42:	4b0e      	ldr	r3, [pc, #56]	; (8000f7c <_read+0x4c>)
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	687a      	ldr	r2, [r7, #4]
 8000f48:	b2d2      	uxtb	r2, r2
 8000f4a:	68b9      	ldr	r1, [r7, #8]
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	f000 fb4c 	bl	80015ea <UART_Receive>
 8000f52:	4603      	mov	r3, r0
 8000f54:	75fb      	strb	r3, [r7, #23]
    if (response == UART_OK)
 8000f56:	7dfb      	ldrb	r3, [r7, #23]
 8000f58:	2b01      	cmp	r3, #1
 8000f5a:	d101      	bne.n	8000f60 <_read+0x30>
      return 1;
 8000f5c:	2301      	movs	r3, #1
 8000f5e:	e008      	b.n	8000f72 <_read+0x42>
    else
      return EIO;
 8000f60:	2305      	movs	r3, #5
 8000f62:	e006      	b.n	8000f72 <_read+0x42>
  }

  errno = EBADF;
 8000f64:	f003 fba4 	bl	80046b0 <__errno>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	2209      	movs	r2, #9
 8000f6c:	601a      	str	r2, [r3, #0]
  return -1;
 8000f6e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000f72:	4618      	mov	r0, r3
 8000f74:	3718      	adds	r7, #24
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	2000054c 	.word	0x2000054c

08000f80 <_fstat>:


int _fstat(int fd, struct stat* st) {
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b082      	sub	sp, #8
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
 8000f88:	6039      	str	r1, [r7, #0]

  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	db08      	blt.n	8000fa2 <_fstat+0x22>
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	2b02      	cmp	r3, #2
 8000f94:	dc05      	bgt.n	8000fa2 <_fstat+0x22>
    st->st_mode = S_IFCHR;
 8000f96:	683b      	ldr	r3, [r7, #0]
 8000f98:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000f9c:	605a      	str	r2, [r3, #4]
    return 0;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	e005      	b.n	8000fae <_fstat+0x2e>
  }

  errno = EBADF;
 8000fa2:	f003 fb85 	bl	80046b0 <__errno>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	2209      	movs	r2, #9
 8000faa:	601a      	str	r2, [r3, #0]
  return 0;
 8000fac:	2300      	movs	r3, #0
}
 8000fae:	4618      	mov	r0, r3
 8000fb0:	3708      	adds	r7, #8
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bd80      	pop	{r7, pc}
	...

08000fb8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	b083      	sub	sp, #12
 8000fbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000fbe:	4b0f      	ldr	r3, [pc, #60]	; (8000ffc <HAL_MspInit+0x44>)
 8000fc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fc2:	4a0e      	ldr	r2, [pc, #56]	; (8000ffc <HAL_MspInit+0x44>)
 8000fc4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fc8:	6413      	str	r3, [r2, #64]	; 0x40
 8000fca:	4b0c      	ldr	r3, [pc, #48]	; (8000ffc <HAL_MspInit+0x44>)
 8000fcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fd2:	607b      	str	r3, [r7, #4]
 8000fd4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fd6:	4b09      	ldr	r3, [pc, #36]	; (8000ffc <HAL_MspInit+0x44>)
 8000fd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fda:	4a08      	ldr	r2, [pc, #32]	; (8000ffc <HAL_MspInit+0x44>)
 8000fdc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000fe0:	6453      	str	r3, [r2, #68]	; 0x44
 8000fe2:	4b06      	ldr	r3, [pc, #24]	; (8000ffc <HAL_MspInit+0x44>)
 8000fe4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fe6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000fea:	603b      	str	r3, [r7, #0]
 8000fec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fee:	bf00      	nop
 8000ff0:	370c      	adds	r7, #12
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff8:	4770      	bx	lr
 8000ffa:	bf00      	nop
 8000ffc:	40023800 	.word	0x40023800

08001000 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b08a      	sub	sp, #40	; 0x28
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001008:	f107 0314 	add.w	r3, r7, #20
 800100c:	2200      	movs	r2, #0
 800100e:	601a      	str	r2, [r3, #0]
 8001010:	605a      	str	r2, [r3, #4]
 8001012:	609a      	str	r2, [r3, #8]
 8001014:	60da      	str	r2, [r3, #12]
 8001016:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	4a1f      	ldr	r2, [pc, #124]	; (800109c <HAL_CAN_MspInit+0x9c>)
 800101e:	4293      	cmp	r3, r2
 8001020:	d137      	bne.n	8001092 <HAL_CAN_MspInit+0x92>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001022:	4b1f      	ldr	r3, [pc, #124]	; (80010a0 <HAL_CAN_MspInit+0xa0>)
 8001024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001026:	4a1e      	ldr	r2, [pc, #120]	; (80010a0 <HAL_CAN_MspInit+0xa0>)
 8001028:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800102c:	6413      	str	r3, [r2, #64]	; 0x40
 800102e:	4b1c      	ldr	r3, [pc, #112]	; (80010a0 <HAL_CAN_MspInit+0xa0>)
 8001030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001032:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001036:	613b      	str	r3, [r7, #16]
 8001038:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800103a:	4b19      	ldr	r3, [pc, #100]	; (80010a0 <HAL_CAN_MspInit+0xa0>)
 800103c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800103e:	4a18      	ldr	r2, [pc, #96]	; (80010a0 <HAL_CAN_MspInit+0xa0>)
 8001040:	f043 0308 	orr.w	r3, r3, #8
 8001044:	6313      	str	r3, [r2, #48]	; 0x30
 8001046:	4b16      	ldr	r3, [pc, #88]	; (80010a0 <HAL_CAN_MspInit+0xa0>)
 8001048:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800104a:	f003 0308 	and.w	r3, r3, #8
 800104e:	60fb      	str	r3, [r7, #12]
 8001050:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001052:	2303      	movs	r3, #3
 8001054:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001056:	2302      	movs	r3, #2
 8001058:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800105a:	2300      	movs	r3, #0
 800105c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800105e:	2303      	movs	r3, #3
 8001060:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001062:	2309      	movs	r3, #9
 8001064:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001066:	f107 0314 	add.w	r3, r7, #20
 800106a:	4619      	mov	r1, r3
 800106c:	480d      	ldr	r0, [pc, #52]	; (80010a4 <HAL_CAN_MspInit+0xa4>)
 800106e:	f001 fa29 	bl	80024c4 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 8001072:	2200      	movs	r2, #0
 8001074:	2100      	movs	r1, #0
 8001076:	2013      	movs	r0, #19
 8001078:	f001 f9ed 	bl	8002456 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 800107c:	2013      	movs	r0, #19
 800107e:	f001 fa06 	bl	800248e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8001082:	2200      	movs	r2, #0
 8001084:	2100      	movs	r1, #0
 8001086:	2014      	movs	r0, #20
 8001088:	f001 f9e5 	bl	8002456 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 800108c:	2014      	movs	r0, #20
 800108e:	f001 f9fe 	bl	800248e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8001092:	bf00      	nop
 8001094:	3728      	adds	r7, #40	; 0x28
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	40006400 	.word	0x40006400
 80010a0:	40023800 	.word	0x40023800
 80010a4:	40020c00 	.word	0x40020c00

080010a8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b08a      	sub	sp, #40	; 0x28
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010b0:	f107 0314 	add.w	r3, r7, #20
 80010b4:	2200      	movs	r2, #0
 80010b6:	601a      	str	r2, [r3, #0]
 80010b8:	605a      	str	r2, [r3, #4]
 80010ba:	609a      	str	r2, [r3, #8]
 80010bc:	60da      	str	r2, [r3, #12]
 80010be:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI4)
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	4a17      	ldr	r2, [pc, #92]	; (8001124 <HAL_SPI_MspInit+0x7c>)
 80010c6:	4293      	cmp	r3, r2
 80010c8:	d127      	bne.n	800111a <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI4_MspInit 0 */

  /* USER CODE END SPI4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 80010ca:	4b17      	ldr	r3, [pc, #92]	; (8001128 <HAL_SPI_MspInit+0x80>)
 80010cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010ce:	4a16      	ldr	r2, [pc, #88]	; (8001128 <HAL_SPI_MspInit+0x80>)
 80010d0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80010d4:	6453      	str	r3, [r2, #68]	; 0x44
 80010d6:	4b14      	ldr	r3, [pc, #80]	; (8001128 <HAL_SPI_MspInit+0x80>)
 80010d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010da:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80010de:	613b      	str	r3, [r7, #16]
 80010e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80010e2:	4b11      	ldr	r3, [pc, #68]	; (8001128 <HAL_SPI_MspInit+0x80>)
 80010e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010e6:	4a10      	ldr	r2, [pc, #64]	; (8001128 <HAL_SPI_MspInit+0x80>)
 80010e8:	f043 0310 	orr.w	r3, r3, #16
 80010ec:	6313      	str	r3, [r2, #48]	; 0x30
 80010ee:	4b0e      	ldr	r3, [pc, #56]	; (8001128 <HAL_SPI_MspInit+0x80>)
 80010f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010f2:	f003 0310 	and.w	r3, r3, #16
 80010f6:	60fb      	str	r3, [r7, #12]
 80010f8:	68fb      	ldr	r3, [r7, #12]
    /**SPI4 GPIO Configuration
    PE2     ------> SPI4_SCK
    PE5     ------> SPI4_MISO
    PE6     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 80010fa:	2364      	movs	r3, #100	; 0x64
 80010fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010fe:	2302      	movs	r3, #2
 8001100:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001102:	2300      	movs	r3, #0
 8001104:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001106:	2303      	movs	r3, #3
 8001108:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 800110a:	2305      	movs	r3, #5
 800110c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800110e:	f107 0314 	add.w	r3, r7, #20
 8001112:	4619      	mov	r1, r3
 8001114:	4805      	ldr	r0, [pc, #20]	; (800112c <HAL_SPI_MspInit+0x84>)
 8001116:	f001 f9d5 	bl	80024c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }

}
 800111a:	bf00      	nop
 800111c:	3728      	adds	r7, #40	; 0x28
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	40013400 	.word	0x40013400
 8001128:	40023800 	.word	0x40023800
 800112c:	40021000 	.word	0x40021000

08001130 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b0ae      	sub	sp, #184	; 0xb8
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001138:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800113c:	2200      	movs	r2, #0
 800113e:	601a      	str	r2, [r3, #0]
 8001140:	605a      	str	r2, [r3, #4]
 8001142:	609a      	str	r2, [r3, #8]
 8001144:	60da      	str	r2, [r3, #12]
 8001146:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001148:	f107 0314 	add.w	r3, r7, #20
 800114c:	2290      	movs	r2, #144	; 0x90
 800114e:	2100      	movs	r1, #0
 8001150:	4618      	mov	r0, r3
 8001152:	f003 fad7 	bl	8004704 <memset>
  if(huart->Instance==USART3)
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	4a22      	ldr	r2, [pc, #136]	; (80011e4 <HAL_UART_MspInit+0xb4>)
 800115c:	4293      	cmp	r3, r2
 800115e:	d13c      	bne.n	80011da <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001160:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001164:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001166:	2300      	movs	r3, #0
 8001168:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800116a:	f107 0314 	add.w	r3, r7, #20
 800116e:	4618      	mov	r0, r3
 8001170:	f002 f81c 	bl	80031ac <HAL_RCCEx_PeriphCLKConfig>
 8001174:	4603      	mov	r3, r0
 8001176:	2b00      	cmp	r3, #0
 8001178:	d001      	beq.n	800117e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800117a:	f7ff fe49 	bl	8000e10 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800117e:	4b1a      	ldr	r3, [pc, #104]	; (80011e8 <HAL_UART_MspInit+0xb8>)
 8001180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001182:	4a19      	ldr	r2, [pc, #100]	; (80011e8 <HAL_UART_MspInit+0xb8>)
 8001184:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001188:	6413      	str	r3, [r2, #64]	; 0x40
 800118a:	4b17      	ldr	r3, [pc, #92]	; (80011e8 <HAL_UART_MspInit+0xb8>)
 800118c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800118e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001192:	613b      	str	r3, [r7, #16]
 8001194:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001196:	4b14      	ldr	r3, [pc, #80]	; (80011e8 <HAL_UART_MspInit+0xb8>)
 8001198:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800119a:	4a13      	ldr	r2, [pc, #76]	; (80011e8 <HAL_UART_MspInit+0xb8>)
 800119c:	f043 0308 	orr.w	r3, r3, #8
 80011a0:	6313      	str	r3, [r2, #48]	; 0x30
 80011a2:	4b11      	ldr	r3, [pc, #68]	; (80011e8 <HAL_UART_MspInit+0xb8>)
 80011a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011a6:	f003 0308 	and.w	r3, r3, #8
 80011aa:	60fb      	str	r3, [r7, #12]
 80011ac:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80011ae:	f44f 7340 	mov.w	r3, #768	; 0x300
 80011b2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011b6:	2302      	movs	r3, #2
 80011b8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011bc:	2300      	movs	r3, #0
 80011be:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011c2:	2303      	movs	r3, #3
 80011c4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80011c8:	2307      	movs	r3, #7
 80011ca:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80011ce:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80011d2:	4619      	mov	r1, r3
 80011d4:	4805      	ldr	r0, [pc, #20]	; (80011ec <HAL_UART_MspInit+0xbc>)
 80011d6:	f001 f975 	bl	80024c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80011da:	bf00      	nop
 80011dc:	37b8      	adds	r7, #184	; 0xb8
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	40004800 	.word	0x40004800
 80011e8:	40023800 	.word	0x40023800
 80011ec:	40020c00 	.word	0x40020c00

080011f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011f0:	b480      	push	{r7}
 80011f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80011f4:	e7fe      	b.n	80011f4 <NMI_Handler+0x4>

080011f6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011f6:	b480      	push	{r7}
 80011f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011fa:	e7fe      	b.n	80011fa <HardFault_Handler+0x4>

080011fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011fc:	b480      	push	{r7}
 80011fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001200:	e7fe      	b.n	8001200 <MemManage_Handler+0x4>

08001202 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001202:	b480      	push	{r7}
 8001204:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001206:	e7fe      	b.n	8001206 <BusFault_Handler+0x4>

08001208 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001208:	b480      	push	{r7}
 800120a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800120c:	e7fe      	b.n	800120c <UsageFault_Handler+0x4>

0800120e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800120e:	b480      	push	{r7}
 8001210:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001212:	bf00      	nop
 8001214:	46bd      	mov	sp, r7
 8001216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121a:	4770      	bx	lr

0800121c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800121c:	b480      	push	{r7}
 800121e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001220:	bf00      	nop
 8001222:	46bd      	mov	sp, r7
 8001224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001228:	4770      	bx	lr

0800122a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800122a:	b480      	push	{r7}
 800122c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800122e:	bf00      	nop
 8001230:	46bd      	mov	sp, r7
 8001232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001236:	4770      	bx	lr

08001238 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800123c:	f000 fa58 	bl	80016f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001240:	bf00      	nop
 8001242:	bd80      	pop	{r7, pc}

08001244 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */
	HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8001248:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800124c:	4803      	ldr	r0, [pc, #12]	; (800125c <CAN1_TX_IRQHandler+0x18>)
 800124e:	f001 fafe 	bl	800284e <HAL_GPIO_TogglePin>
  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001252:	4803      	ldr	r0, [pc, #12]	; (8001260 <CAN1_TX_IRQHandler+0x1c>)
 8001254:	f000 fdf4 	bl	8001e40 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8001258:	bf00      	nop
 800125a:	bd80      	pop	{r7, pc}
 800125c:	40020400 	.word	0x40020400
 8001260:	20000364 	.word	0x20000364

08001264 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001268:	4802      	ldr	r0, [pc, #8]	; (8001274 <CAN1_RX0_IRQHandler+0x10>)
 800126a:	f000 fde9 	bl	8001e40 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800126e:	bf00      	nop
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	20000364 	.word	0x20000364

08001278 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b086      	sub	sp, #24
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001280:	4a14      	ldr	r2, [pc, #80]	; (80012d4 <_sbrk+0x5c>)
 8001282:	4b15      	ldr	r3, [pc, #84]	; (80012d8 <_sbrk+0x60>)
 8001284:	1ad3      	subs	r3, r2, r3
 8001286:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001288:	697b      	ldr	r3, [r7, #20]
 800128a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800128c:	4b13      	ldr	r3, [pc, #76]	; (80012dc <_sbrk+0x64>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	2b00      	cmp	r3, #0
 8001292:	d102      	bne.n	800129a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001294:	4b11      	ldr	r3, [pc, #68]	; (80012dc <_sbrk+0x64>)
 8001296:	4a12      	ldr	r2, [pc, #72]	; (80012e0 <_sbrk+0x68>)
 8001298:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800129a:	4b10      	ldr	r3, [pc, #64]	; (80012dc <_sbrk+0x64>)
 800129c:	681a      	ldr	r2, [r3, #0]
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	4413      	add	r3, r2
 80012a2:	693a      	ldr	r2, [r7, #16]
 80012a4:	429a      	cmp	r2, r3
 80012a6:	d207      	bcs.n	80012b8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80012a8:	f003 fa02 	bl	80046b0 <__errno>
 80012ac:	4603      	mov	r3, r0
 80012ae:	220c      	movs	r2, #12
 80012b0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80012b2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80012b6:	e009      	b.n	80012cc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80012b8:	4b08      	ldr	r3, [pc, #32]	; (80012dc <_sbrk+0x64>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80012be:	4b07      	ldr	r3, [pc, #28]	; (80012dc <_sbrk+0x64>)
 80012c0:	681a      	ldr	r2, [r3, #0]
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	4413      	add	r3, r2
 80012c6:	4a05      	ldr	r2, [pc, #20]	; (80012dc <_sbrk+0x64>)
 80012c8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80012ca:	68fb      	ldr	r3, [r7, #12]
}
 80012cc:	4618      	mov	r0, r3
 80012ce:	3718      	adds	r7, #24
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	20080000 	.word	0x20080000
 80012d8:	00000400 	.word	0x00000400
 80012dc:	20000550 	.word	0x20000550
 80012e0:	20000568 	.word	0x20000568

080012e4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80012e4:	b480      	push	{r7}
 80012e6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80012e8:	4b06      	ldr	r3, [pc, #24]	; (8001304 <SystemInit+0x20>)
 80012ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80012ee:	4a05      	ldr	r2, [pc, #20]	; (8001304 <SystemInit+0x20>)
 80012f0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80012f4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80012f8:	bf00      	nop
 80012fa:	46bd      	mov	sp, r7
 80012fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001300:	4770      	bx	lr
 8001302:	bf00      	nop
 8001304:	e000ed00 	.word	0xe000ed00

08001308 <UART_Select>:

/*------------- PRIVATE FUNCTION DEFINITIONS ------------ */

// UART_Select configures the corresponding UART number from a UART_st
static UART_Return_et UART_Select(UART_st* uart)
{
 8001308:	b480      	push	{r7}
 800130a:	b083      	sub	sp, #12
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
	// Switch case for selection of 8 UARTS
	switch(uart->uart_num)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	791b      	ldrb	r3, [r3, #4]
 8001314:	3b01      	subs	r3, #1
 8001316:	2b07      	cmp	r3, #7
 8001318:	d83a      	bhi.n	8001390 <UART_Select+0x88>
 800131a:	a201      	add	r2, pc, #4	; (adr r2, 8001320 <UART_Select+0x18>)
 800131c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001320:	08001341 	.word	0x08001341
 8001324:	0800134b 	.word	0x0800134b
 8001328:	08001355 	.word	0x08001355
 800132c:	0800135f 	.word	0x0800135f
 8001330:	08001369 	.word	0x08001369
 8001334:	08001373 	.word	0x08001373
 8001338:	0800137d 	.word	0x0800137d
 800133c:	08001387 	.word	0x08001387
	{
		case 1:
			uart->huart -> Instance = USART1;
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	4a17      	ldr	r2, [pc, #92]	; (80013a4 <UART_Select+0x9c>)
 8001346:	601a      	str	r2, [r3, #0]
			break;
 8001348:	e024      	b.n	8001394 <UART_Select+0x8c>
		case 2:
			uart->huart -> Instance = USART2;
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	4a16      	ldr	r2, [pc, #88]	; (80013a8 <UART_Select+0xa0>)
 8001350:	601a      	str	r2, [r3, #0]
			break;
 8001352:	e01f      	b.n	8001394 <UART_Select+0x8c>
		case 3:
			uart->huart -> Instance = USART3;
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	4a14      	ldr	r2, [pc, #80]	; (80013ac <UART_Select+0xa4>)
 800135a:	601a      	str	r2, [r3, #0]
			break;
 800135c:	e01a      	b.n	8001394 <UART_Select+0x8c>
		case 4:
			uart->huart -> Instance = UART4;
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	4a13      	ldr	r2, [pc, #76]	; (80013b0 <UART_Select+0xa8>)
 8001364:	601a      	str	r2, [r3, #0]
			break;
 8001366:	e015      	b.n	8001394 <UART_Select+0x8c>
		case 5:
			uart->huart -> Instance = UART5;
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	4a11      	ldr	r2, [pc, #68]	; (80013b4 <UART_Select+0xac>)
 800136e:	601a      	str	r2, [r3, #0]
			break;
 8001370:	e010      	b.n	8001394 <UART_Select+0x8c>
		case 6:
			uart->huart -> Instance = USART6;
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	4a10      	ldr	r2, [pc, #64]	; (80013b8 <UART_Select+0xb0>)
 8001378:	601a      	str	r2, [r3, #0]
			break;
 800137a:	e00b      	b.n	8001394 <UART_Select+0x8c>
		case 7:
			uart->huart -> Instance = UART7;
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	4a0e      	ldr	r2, [pc, #56]	; (80013bc <UART_Select+0xb4>)
 8001382:	601a      	str	r2, [r3, #0]
			break;
 8001384:	e006      	b.n	8001394 <UART_Select+0x8c>
		case 8:
			uart->huart -> Instance = UART8;
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	4a0d      	ldr	r2, [pc, #52]	; (80013c0 <UART_Select+0xb8>)
 800138c:	601a      	str	r2, [r3, #0]
			break;
 800138e:	e001      	b.n	8001394 <UART_Select+0x8c>
		default:
			return INVALID_UART_NUM;
 8001390:	2305      	movs	r3, #5
 8001392:	e000      	b.n	8001396 <UART_Select+0x8e>
	}

	return UART_OK;
 8001394:	2301      	movs	r3, #1
}
 8001396:	4618      	mov	r0, r3
 8001398:	370c      	adds	r7, #12
 800139a:	46bd      	mov	sp, r7
 800139c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a0:	4770      	bx	lr
 80013a2:	bf00      	nop
 80013a4:	40011000 	.word	0x40011000
 80013a8:	40004400 	.word	0x40004400
 80013ac:	40004800 	.word	0x40004800
 80013b0:	40004c00 	.word	0x40004c00
 80013b4:	40005000 	.word	0x40005000
 80013b8:	40011400 	.word	0x40011400
 80013bc:	40007800 	.word	0x40007800
 80013c0:	40007c00 	.word	0x40007c00

080013c4 <UART_Baud_Rate_Select>:

// UART_Baud_Rate_Select configures the baud rate from the one specified in baudrate
static UART_Return_et UART_Baud_Rate_Select(UART_st* uart)
{
 80013c4:	b480      	push	{r7}
 80013c6:	b083      	sub	sp, #12
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
	// Baud rate must be between 123 Bits/s and 500 KBits/s, stated in .ioc requirements
	if(uart->baudrate < MIN_UART_BAUDRATE || uart->baudrate > MAX_UART_BAUDRATE){
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	689b      	ldr	r3, [r3, #8]
 80013d0:	2b7a      	cmp	r3, #122	; 0x7a
 80013d2:	d904      	bls.n	80013de <UART_Baud_Rate_Select+0x1a>
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	689b      	ldr	r3, [r3, #8]
 80013d8:	4a08      	ldr	r2, [pc, #32]	; (80013fc <UART_Baud_Rate_Select+0x38>)
 80013da:	4293      	cmp	r3, r2
 80013dc:	d901      	bls.n	80013e2 <UART_Baud_Rate_Select+0x1e>
		return BAUDRATE_OUT_OF_BOUNDS;
 80013de:	2302      	movs	r3, #2
 80013e0:	e005      	b.n	80013ee <UART_Baud_Rate_Select+0x2a>
	}

	uart->huart->Init.BaudRate = uart->baudrate;
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	687a      	ldr	r2, [r7, #4]
 80013e8:	6892      	ldr	r2, [r2, #8]
 80013ea:	605a      	str	r2, [r3, #4]

	return UART_OK;
 80013ec:	2301      	movs	r3, #1
}
 80013ee:	4618      	mov	r0, r3
 80013f0:	370c      	adds	r7, #12
 80013f2:	46bd      	mov	sp, r7
 80013f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f8:	4770      	bx	lr
 80013fa:	bf00      	nop
 80013fc:	0007a120 	.word	0x0007a120

08001400 <UART_Datasize_Select>:

// UART_Datasize_Select configures the data size from a UART_Datasize_et
static UART_Return_et UART_Datasize_Select(UART_st* uart)
{
 8001400:	b480      	push	{r7}
 8001402:	b083      	sub	sp, #12
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
	switch(uart->datasize)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	7b1b      	ldrb	r3, [r3, #12]
 800140c:	2b09      	cmp	r3, #9
 800140e:	d011      	beq.n	8001434 <UART_Datasize_Select+0x34>
 8001410:	2b09      	cmp	r3, #9
 8001412:	dc15      	bgt.n	8001440 <UART_Datasize_Select+0x40>
 8001414:	2b07      	cmp	r3, #7
 8001416:	d002      	beq.n	800141e <UART_Datasize_Select+0x1e>
 8001418:	2b08      	cmp	r3, #8
 800141a:	d006      	beq.n	800142a <UART_Datasize_Select+0x2a>
 800141c:	e010      	b.n	8001440 <UART_Datasize_Select+0x40>
	{
		case UART_Datasize_7:
			uart->huart -> Init.WordLength = UART_WORDLENGTH_7B;
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001426:	609a      	str	r2, [r3, #8]
			break;
 8001428:	e00c      	b.n	8001444 <UART_Datasize_Select+0x44>
		case UART_Datasize_8:
			uart->huart -> Init.WordLength = UART_WORDLENGTH_8B;
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	2200      	movs	r2, #0
 8001430:	609a      	str	r2, [r3, #8]
			break;
 8001432:	e007      	b.n	8001444 <UART_Datasize_Select+0x44>
		case UART_Datasize_9:
			uart->huart -> Init.WordLength = UART_WORDLENGTH_9B;
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800143c:	609a      	str	r2, [r3, #8]
			break;
 800143e:	e001      	b.n	8001444 <UART_Datasize_Select+0x44>
		default:
			return INVALID_DATASIZE;
 8001440:	2306      	movs	r3, #6
 8001442:	e000      	b.n	8001446 <UART_Datasize_Select+0x46>
	}

	return UART_OK;
 8001444:	2301      	movs	r3, #1
}
 8001446:	4618      	mov	r0, r3
 8001448:	370c      	adds	r7, #12
 800144a:	46bd      	mov	sp, r7
 800144c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001450:	4770      	bx	lr

08001452 <UART_Mode_Select>:

// UART_Mode_Select configures the mode based on a UART_Mode_et
static UART_Return_et UART_Mode_Select(UART_st* uart)
{
 8001452:	b480      	push	{r7}
 8001454:	b083      	sub	sp, #12
 8001456:	af00      	add	r7, sp, #0
 8001458:	6078      	str	r0, [r7, #4]
	switch(uart->mode)
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	7b5b      	ldrb	r3, [r3, #13]
 800145e:	2b03      	cmp	r3, #3
 8001460:	d010      	beq.n	8001484 <UART_Mode_Select+0x32>
 8001462:	2b03      	cmp	r3, #3
 8001464:	dc13      	bgt.n	800148e <UART_Mode_Select+0x3c>
 8001466:	2b01      	cmp	r3, #1
 8001468:	d002      	beq.n	8001470 <UART_Mode_Select+0x1e>
 800146a:	2b02      	cmp	r3, #2
 800146c:	d005      	beq.n	800147a <UART_Mode_Select+0x28>
 800146e:	e00e      	b.n	800148e <UART_Mode_Select+0x3c>
	{
		case UART_RX:
			uart->huart -> Init.Mode = UART_MODE_RX;
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	2204      	movs	r2, #4
 8001476:	615a      	str	r2, [r3, #20]
			break;
 8001478:	e00b      	b.n	8001492 <UART_Mode_Select+0x40>
		case UART_TX:
			uart->huart -> Init.Mode = UART_MODE_TX;
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	2208      	movs	r2, #8
 8001480:	615a      	str	r2, [r3, #20]
			break;
 8001482:	e006      	b.n	8001492 <UART_Mode_Select+0x40>
		case UART_TX_RX:
			uart->huart -> Init.Mode = UART_MODE_TX_RX;
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	220c      	movs	r2, #12
 800148a:	615a      	str	r2, [r3, #20]
			break;
 800148c:	e001      	b.n	8001492 <UART_Mode_Select+0x40>
		default:
			return INVALID_MODE;
 800148e:	2303      	movs	r3, #3
 8001490:	e000      	b.n	8001494 <UART_Mode_Select+0x42>
	}

	return UART_OK;
 8001492:	2301      	movs	r3, #1
}
 8001494:	4618      	mov	r0, r3
 8001496:	370c      	adds	r7, #12
 8001498:	46bd      	mov	sp, r7
 800149a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149e:	4770      	bx	lr

080014a0 <UART_MSB_Select>:

// UART_MSB_Select configures the bit position based on a UART_Bit_Position_et
static UART_Return_et UART_MSB_Select(UART_st* uart)
{
 80014a0:	b480      	push	{r7}
 80014a2:	b083      	sub	sp, #12
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
	switch(uart->bit_position){
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	7b9b      	ldrb	r3, [r3, #14]
 80014ac:	2b01      	cmp	r3, #1
 80014ae:	d002      	beq.n	80014b6 <UART_MSB_Select+0x16>
 80014b0:	2b02      	cmp	r3, #2
 80014b2:	d005      	beq.n	80014c0 <UART_MSB_Select+0x20>
 80014b4:	e00e      	b.n	80014d4 <UART_MSB_Select+0x34>
		case LSB_First:
			uart->huart -> AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	2200      	movs	r2, #0
 80014bc:	625a      	str	r2, [r3, #36]	; 0x24
			break;
 80014be:	e00b      	b.n	80014d8 <UART_MSB_Select+0x38>
		case MSB_First:
			uart->huart -> AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_MSBFIRST_INIT;
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	2280      	movs	r2, #128	; 0x80
 80014c6:	625a      	str	r2, [r3, #36]	; 0x24
			uart->huart -> AdvancedInit.MSBFirst = UART_ADVFEATURE_MSBFIRST_ENABLE;
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80014d0:	649a      	str	r2, [r3, #72]	; 0x48
			break;
 80014d2:	e001      	b.n	80014d8 <UART_MSB_Select+0x38>
		default:
			return INVALID_BIT_POSITION;
 80014d4:	2304      	movs	r3, #4
 80014d6:	e000      	b.n	80014da <UART_MSB_Select+0x3a>
	}

	return UART_OK;
 80014d8:	2301      	movs	r3, #1
}
 80014da:	4618      	mov	r0, r3
 80014dc:	370c      	adds	r7, #12
 80014de:	46bd      	mov	sp, r7
 80014e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e4:	4770      	bx	lr

080014e6 <UART_Default_Configs>:

// Current configurations that are not being modified
static void UART_Default_Configs(UART_st* uart)
{
 80014e6:	b480      	push	{r7}
 80014e8:	b083      	sub	sp, #12
 80014ea:	af00      	add	r7, sp, #0
 80014ec:	6078      	str	r0, [r7, #4]
	uart->huart -> Init.StopBits = UART_STOPBITS_1;
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	2200      	movs	r2, #0
 80014f4:	60da      	str	r2, [r3, #12]
	uart->huart -> Init.Parity = UART_PARITY_NONE;
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	2200      	movs	r2, #0
 80014fc:	611a      	str	r2, [r3, #16]
	uart->huart -> Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	2200      	movs	r2, #0
 8001504:	619a      	str	r2, [r3, #24]
	uart->huart -> Init.OverSampling = UART_OVERSAMPLING_16;
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	2200      	movs	r2, #0
 800150c:	61da      	str	r2, [r3, #28]
	uart->huart -> Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	2200      	movs	r2, #0
 8001514:	621a      	str	r2, [r3, #32]
}
 8001516:	bf00      	nop
 8001518:	370c      	adds	r7, #12
 800151a:	46bd      	mov	sp, r7
 800151c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001520:	4770      	bx	lr

08001522 <UART_Init>:

/*------------- PUBLIC FUNCTION DEFINITIONS ------------- */

UART_Return_et UART_Init(UART_st* uart)
{
 8001522:	b580      	push	{r7, lr}
 8001524:	b084      	sub	sp, #16
 8001526:	af00      	add	r7, sp, #0
 8001528:	6078      	str	r0, [r7, #4]
	UART_Return_et response;

	response = UART_Select(uart);
 800152a:	6878      	ldr	r0, [r7, #4]
 800152c:	f7ff feec 	bl	8001308 <UART_Select>
 8001530:	4603      	mov	r3, r0
 8001532:	73fb      	strb	r3, [r7, #15]
	if (response != UART_OK) {
 8001534:	7bfb      	ldrb	r3, [r7, #15]
 8001536:	2b01      	cmp	r3, #1
 8001538:	d001      	beq.n	800153e <UART_Init+0x1c>
		return response;
 800153a:	7bfb      	ldrb	r3, [r7, #15]
 800153c:	e035      	b.n	80015aa <UART_Init+0x88>
	}

	response = UART_Baud_Rate_Select(uart);
 800153e:	6878      	ldr	r0, [r7, #4]
 8001540:	f7ff ff40 	bl	80013c4 <UART_Baud_Rate_Select>
 8001544:	4603      	mov	r3, r0
 8001546:	73fb      	strb	r3, [r7, #15]
	if (response != UART_OK) {
 8001548:	7bfb      	ldrb	r3, [r7, #15]
 800154a:	2b01      	cmp	r3, #1
 800154c:	d001      	beq.n	8001552 <UART_Init+0x30>
		return response;
 800154e:	7bfb      	ldrb	r3, [r7, #15]
 8001550:	e02b      	b.n	80015aa <UART_Init+0x88>
	}

	response = UART_Datasize_Select(uart);
 8001552:	6878      	ldr	r0, [r7, #4]
 8001554:	f7ff ff54 	bl	8001400 <UART_Datasize_Select>
 8001558:	4603      	mov	r3, r0
 800155a:	73fb      	strb	r3, [r7, #15]
	if (response != UART_OK) {
 800155c:	7bfb      	ldrb	r3, [r7, #15]
 800155e:	2b01      	cmp	r3, #1
 8001560:	d001      	beq.n	8001566 <UART_Init+0x44>
		return response;
 8001562:	7bfb      	ldrb	r3, [r7, #15]
 8001564:	e021      	b.n	80015aa <UART_Init+0x88>
	}

	response = UART_Mode_Select(uart);
 8001566:	6878      	ldr	r0, [r7, #4]
 8001568:	f7ff ff73 	bl	8001452 <UART_Mode_Select>
 800156c:	4603      	mov	r3, r0
 800156e:	73fb      	strb	r3, [r7, #15]
	if (response != UART_OK) {
 8001570:	7bfb      	ldrb	r3, [r7, #15]
 8001572:	2b01      	cmp	r3, #1
 8001574:	d001      	beq.n	800157a <UART_Init+0x58>
		return response;
 8001576:	7bfb      	ldrb	r3, [r7, #15]
 8001578:	e017      	b.n	80015aa <UART_Init+0x88>
	}

	response = UART_MSB_Select(uart);
 800157a:	6878      	ldr	r0, [r7, #4]
 800157c:	f7ff ff90 	bl	80014a0 <UART_MSB_Select>
 8001580:	4603      	mov	r3, r0
 8001582:	73fb      	strb	r3, [r7, #15]
	if (response != UART_OK) {
 8001584:	7bfb      	ldrb	r3, [r7, #15]
 8001586:	2b01      	cmp	r3, #1
 8001588:	d001      	beq.n	800158e <UART_Init+0x6c>
		return response;
 800158a:	7bfb      	ldrb	r3, [r7, #15]
 800158c:	e00d      	b.n	80015aa <UART_Init+0x88>
	}

	UART_Default_Configs(uart);
 800158e:	6878      	ldr	r0, [r7, #4]
 8001590:	f7ff ffa9 	bl	80014e6 <UART_Default_Configs>

	if (HAL_UART_Init(uart->huart) != HAL_OK) { Error_Handler(); }
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	4618      	mov	r0, r3
 800159a:	f002 fada 	bl	8003b52 <HAL_UART_Init>
 800159e:	4603      	mov	r3, r0
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d001      	beq.n	80015a8 <UART_Init+0x86>
 80015a4:	f7ff fc34 	bl	8000e10 <Error_Handler>

	return UART_OK;
 80015a8:	2301      	movs	r3, #1
}
 80015aa:	4618      	mov	r0, r3
 80015ac:	3710      	adds	r7, #16
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd80      	pop	{r7, pc}

080015b2 <UART_Transmit>:

// Uses the HAL UART Transmit to transmit a buffer's contents over the channel specified in the uart struct
UART_Return_et UART_Transmit(UART_st* uart, uint8_t tx_buf[], uint8_t buf_len)
{
 80015b2:	b580      	push	{r7, lr}
 80015b4:	b086      	sub	sp, #24
 80015b6:	af00      	add	r7, sp, #0
 80015b8:	60f8      	str	r0, [r7, #12]
 80015ba:	60b9      	str	r1, [r7, #8]
 80015bc:	4613      	mov	r3, r2
 80015be:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef tx_response;

	tx_response = HAL_UART_Transmit(uart->huart, tx_buf, buf_len, TIMEOUT);
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	6818      	ldr	r0, [r3, #0]
 80015c4:	79fb      	ldrb	r3, [r7, #7]
 80015c6:	b29a      	uxth	r2, r3
 80015c8:	f241 3388 	movw	r3, #5000	; 0x1388
 80015cc:	68b9      	ldr	r1, [r7, #8]
 80015ce:	f002 fb0e 	bl	8003bee <HAL_UART_Transmit>
 80015d2:	4603      	mov	r3, r0
 80015d4:	75fb      	strb	r3, [r7, #23]
	if (tx_response != HAL_OK) {
 80015d6:	7dfb      	ldrb	r3, [r7, #23]
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d001      	beq.n	80015e0 <UART_Transmit+0x2e>
		return TRANSMIT_FAILED;
 80015dc:	2307      	movs	r3, #7
 80015de:	e000      	b.n	80015e2 <UART_Transmit+0x30>
	}

	return UART_OK;
 80015e0:	2301      	movs	r3, #1
}
 80015e2:	4618      	mov	r0, r3
 80015e4:	3718      	adds	r7, #24
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}

080015ea <UART_Receive>:

// TODO: check the rx_buf dataframe being sent (casting currently)
UART_Return_et UART_Receive(UART_st* uart, uint8_t rx_buf[], uint8_t buf_len)
{
 80015ea:	b580      	push	{r7, lr}
 80015ec:	b086      	sub	sp, #24
 80015ee:	af00      	add	r7, sp, #0
 80015f0:	60f8      	str	r0, [r7, #12]
 80015f2:	60b9      	str	r1, [r7, #8]
 80015f4:	4613      	mov	r3, r2
 80015f6:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef rx_response;

	rx_response = HAL_UART_Receive(uart->huart, rx_buf, buf_len, TIMEOUT);
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	6818      	ldr	r0, [r3, #0]
 80015fc:	79fb      	ldrb	r3, [r7, #7]
 80015fe:	b29a      	uxth	r2, r3
 8001600:	f241 3388 	movw	r3, #5000	; 0x1388
 8001604:	68b9      	ldr	r1, [r7, #8]
 8001606:	f002 fb75 	bl	8003cf4 <HAL_UART_Receive>
 800160a:	4603      	mov	r3, r0
 800160c:	75fb      	strb	r3, [r7, #23]
	if (rx_response != HAL_OK) {
 800160e:	7dfb      	ldrb	r3, [r7, #23]
 8001610:	2b00      	cmp	r3, #0
 8001612:	d001      	beq.n	8001618 <UART_Receive+0x2e>
		return RECEIVE_FAILED;
 8001614:	2308      	movs	r3, #8
 8001616:	e000      	b.n	800161a <UART_Receive+0x30>
	}

	return UART_OK;
 8001618:	2301      	movs	r3, #1
}
 800161a:	4618      	mov	r0, r3
 800161c:	3718      	adds	r7, #24
 800161e:	46bd      	mov	sp, r7
 8001620:	bd80      	pop	{r7, pc}
	...

08001624 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001624:	f8df d034 	ldr.w	sp, [pc, #52]	; 800165c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001628:	480d      	ldr	r0, [pc, #52]	; (8001660 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800162a:	490e      	ldr	r1, [pc, #56]	; (8001664 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800162c:	4a0e      	ldr	r2, [pc, #56]	; (8001668 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800162e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001630:	e002      	b.n	8001638 <LoopCopyDataInit>

08001632 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001632:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001634:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001636:	3304      	adds	r3, #4

08001638 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001638:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800163a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800163c:	d3f9      	bcc.n	8001632 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800163e:	4a0b      	ldr	r2, [pc, #44]	; (800166c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001640:	4c0b      	ldr	r4, [pc, #44]	; (8001670 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001642:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001644:	e001      	b.n	800164a <LoopFillZerobss>

08001646 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001646:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001648:	3204      	adds	r2, #4

0800164a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800164a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800164c:	d3fb      	bcc.n	8001646 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800164e:	f7ff fe49 	bl	80012e4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001652:	f003 f833 	bl	80046bc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001656:	f7ff f953 	bl	8000900 <main>
  bx  lr    
 800165a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800165c:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8001660:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001664:	20000348 	.word	0x20000348
  ldr r2, =_sidata
 8001668:	08007604 	.word	0x08007604
  ldr r2, =_sbss
 800166c:	20000348 	.word	0x20000348
  ldr r4, =_ebss
 8001670:	20000568 	.word	0x20000568

08001674 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001674:	e7fe      	b.n	8001674 <ADC_IRQHandler>

08001676 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001676:	b580      	push	{r7, lr}
 8001678:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800167a:	2003      	movs	r0, #3
 800167c:	f000 fee0 	bl	8002440 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001680:	200f      	movs	r0, #15
 8001682:	f000 f805 	bl	8001690 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001686:	f7ff fc97 	bl	8000fb8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800168a:	2300      	movs	r3, #0
}
 800168c:	4618      	mov	r0, r3
 800168e:	bd80      	pop	{r7, pc}

08001690 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b082      	sub	sp, #8
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001698:	4b12      	ldr	r3, [pc, #72]	; (80016e4 <HAL_InitTick+0x54>)
 800169a:	681a      	ldr	r2, [r3, #0]
 800169c:	4b12      	ldr	r3, [pc, #72]	; (80016e8 <HAL_InitTick+0x58>)
 800169e:	781b      	ldrb	r3, [r3, #0]
 80016a0:	4619      	mov	r1, r3
 80016a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80016a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80016aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80016ae:	4618      	mov	r0, r3
 80016b0:	f000 fefb 	bl	80024aa <HAL_SYSTICK_Config>
 80016b4:	4603      	mov	r3, r0
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d001      	beq.n	80016be <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80016ba:	2301      	movs	r3, #1
 80016bc:	e00e      	b.n	80016dc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	2b0f      	cmp	r3, #15
 80016c2:	d80a      	bhi.n	80016da <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016c4:	2200      	movs	r2, #0
 80016c6:	6879      	ldr	r1, [r7, #4]
 80016c8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80016cc:	f000 fec3 	bl	8002456 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80016d0:	4a06      	ldr	r2, [pc, #24]	; (80016ec <HAL_InitTick+0x5c>)
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80016d6:	2300      	movs	r3, #0
 80016d8:	e000      	b.n	80016dc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80016da:	2301      	movs	r3, #1
}
 80016dc:	4618      	mov	r0, r3
 80016de:	3708      	adds	r7, #8
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bd80      	pop	{r7, pc}
 80016e4:	2000016c 	.word	0x2000016c
 80016e8:	20000174 	.word	0x20000174
 80016ec:	20000170 	.word	0x20000170

080016f0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016f0:	b480      	push	{r7}
 80016f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016f4:	4b06      	ldr	r3, [pc, #24]	; (8001710 <HAL_IncTick+0x20>)
 80016f6:	781b      	ldrb	r3, [r3, #0]
 80016f8:	461a      	mov	r2, r3
 80016fa:	4b06      	ldr	r3, [pc, #24]	; (8001714 <HAL_IncTick+0x24>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	4413      	add	r3, r2
 8001700:	4a04      	ldr	r2, [pc, #16]	; (8001714 <HAL_IncTick+0x24>)
 8001702:	6013      	str	r3, [r2, #0]
}
 8001704:	bf00      	nop
 8001706:	46bd      	mov	sp, r7
 8001708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170c:	4770      	bx	lr
 800170e:	bf00      	nop
 8001710:	20000174 	.word	0x20000174
 8001714:	20000554 	.word	0x20000554

08001718 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001718:	b480      	push	{r7}
 800171a:	af00      	add	r7, sp, #0
  return uwTick;
 800171c:	4b03      	ldr	r3, [pc, #12]	; (800172c <HAL_GetTick+0x14>)
 800171e:	681b      	ldr	r3, [r3, #0]
}
 8001720:	4618      	mov	r0, r3
 8001722:	46bd      	mov	sp, r7
 8001724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001728:	4770      	bx	lr
 800172a:	bf00      	nop
 800172c:	20000554 	.word	0x20000554

08001730 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b084      	sub	sp, #16
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001738:	f7ff ffee 	bl	8001718 <HAL_GetTick>
 800173c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001748:	d005      	beq.n	8001756 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800174a:	4b0a      	ldr	r3, [pc, #40]	; (8001774 <HAL_Delay+0x44>)
 800174c:	781b      	ldrb	r3, [r3, #0]
 800174e:	461a      	mov	r2, r3
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	4413      	add	r3, r2
 8001754:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001756:	bf00      	nop
 8001758:	f7ff ffde 	bl	8001718 <HAL_GetTick>
 800175c:	4602      	mov	r2, r0
 800175e:	68bb      	ldr	r3, [r7, #8]
 8001760:	1ad3      	subs	r3, r2, r3
 8001762:	68fa      	ldr	r2, [r7, #12]
 8001764:	429a      	cmp	r2, r3
 8001766:	d8f7      	bhi.n	8001758 <HAL_Delay+0x28>
  {
  }
}
 8001768:	bf00      	nop
 800176a:	bf00      	nop
 800176c:	3710      	adds	r7, #16
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}
 8001772:	bf00      	nop
 8001774:	20000174 	.word	0x20000174

08001778 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b084      	sub	sp, #16
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	2b00      	cmp	r3, #0
 8001784:	d101      	bne.n	800178a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001786:	2301      	movs	r3, #1
 8001788:	e0ed      	b.n	8001966 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001790:	b2db      	uxtb	r3, r3
 8001792:	2b00      	cmp	r3, #0
 8001794:	d102      	bne.n	800179c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001796:	6878      	ldr	r0, [r7, #4]
 8001798:	f7ff fc32 	bl	8001000 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	681a      	ldr	r2, [r3, #0]
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f042 0201 	orr.w	r2, r2, #1
 80017aa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80017ac:	f7ff ffb4 	bl	8001718 <HAL_GetTick>
 80017b0:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80017b2:	e012      	b.n	80017da <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80017b4:	f7ff ffb0 	bl	8001718 <HAL_GetTick>
 80017b8:	4602      	mov	r2, r0
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	1ad3      	subs	r3, r2, r3
 80017be:	2b0a      	cmp	r3, #10
 80017c0:	d90b      	bls.n	80017da <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017c6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	2205      	movs	r2, #5
 80017d2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80017d6:	2301      	movs	r3, #1
 80017d8:	e0c5      	b.n	8001966 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	685b      	ldr	r3, [r3, #4]
 80017e0:	f003 0301 	and.w	r3, r3, #1
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d0e5      	beq.n	80017b4 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	681a      	ldr	r2, [r3, #0]
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	f022 0202 	bic.w	r2, r2, #2
 80017f6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80017f8:	f7ff ff8e 	bl	8001718 <HAL_GetTick>
 80017fc:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80017fe:	e012      	b.n	8001826 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001800:	f7ff ff8a 	bl	8001718 <HAL_GetTick>
 8001804:	4602      	mov	r2, r0
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	1ad3      	subs	r3, r2, r3
 800180a:	2b0a      	cmp	r3, #10
 800180c:	d90b      	bls.n	8001826 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001812:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	2205      	movs	r2, #5
 800181e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001822:	2301      	movs	r3, #1
 8001824:	e09f      	b.n	8001966 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	685b      	ldr	r3, [r3, #4]
 800182c:	f003 0302 	and.w	r3, r3, #2
 8001830:	2b00      	cmp	r3, #0
 8001832:	d1e5      	bne.n	8001800 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	7e1b      	ldrb	r3, [r3, #24]
 8001838:	2b01      	cmp	r3, #1
 800183a:	d108      	bne.n	800184e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	681a      	ldr	r2, [r3, #0]
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800184a:	601a      	str	r2, [r3, #0]
 800184c:	e007      	b.n	800185e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	681a      	ldr	r2, [r3, #0]
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800185c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	7e5b      	ldrb	r3, [r3, #25]
 8001862:	2b01      	cmp	r3, #1
 8001864:	d108      	bne.n	8001878 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	681a      	ldr	r2, [r3, #0]
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001874:	601a      	str	r2, [r3, #0]
 8001876:	e007      	b.n	8001888 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	681a      	ldr	r2, [r3, #0]
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001886:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	7e9b      	ldrb	r3, [r3, #26]
 800188c:	2b01      	cmp	r3, #1
 800188e:	d108      	bne.n	80018a2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	681a      	ldr	r2, [r3, #0]
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f042 0220 	orr.w	r2, r2, #32
 800189e:	601a      	str	r2, [r3, #0]
 80018a0:	e007      	b.n	80018b2 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	681a      	ldr	r2, [r3, #0]
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	f022 0220 	bic.w	r2, r2, #32
 80018b0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	7edb      	ldrb	r3, [r3, #27]
 80018b6:	2b01      	cmp	r3, #1
 80018b8:	d108      	bne.n	80018cc <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	681a      	ldr	r2, [r3, #0]
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	f022 0210 	bic.w	r2, r2, #16
 80018c8:	601a      	str	r2, [r3, #0]
 80018ca:	e007      	b.n	80018dc <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	681a      	ldr	r2, [r3, #0]
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f042 0210 	orr.w	r2, r2, #16
 80018da:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	7f1b      	ldrb	r3, [r3, #28]
 80018e0:	2b01      	cmp	r3, #1
 80018e2:	d108      	bne.n	80018f6 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	681a      	ldr	r2, [r3, #0]
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	f042 0208 	orr.w	r2, r2, #8
 80018f2:	601a      	str	r2, [r3, #0]
 80018f4:	e007      	b.n	8001906 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	681a      	ldr	r2, [r3, #0]
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	f022 0208 	bic.w	r2, r2, #8
 8001904:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	7f5b      	ldrb	r3, [r3, #29]
 800190a:	2b01      	cmp	r3, #1
 800190c:	d108      	bne.n	8001920 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	681a      	ldr	r2, [r3, #0]
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	f042 0204 	orr.w	r2, r2, #4
 800191c:	601a      	str	r2, [r3, #0]
 800191e:	e007      	b.n	8001930 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	681a      	ldr	r2, [r3, #0]
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	f022 0204 	bic.w	r2, r2, #4
 800192e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	689a      	ldr	r2, [r3, #8]
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	68db      	ldr	r3, [r3, #12]
 8001938:	431a      	orrs	r2, r3
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	691b      	ldr	r3, [r3, #16]
 800193e:	431a      	orrs	r2, r3
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	695b      	ldr	r3, [r3, #20]
 8001944:	ea42 0103 	orr.w	r1, r2, r3
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	685b      	ldr	r3, [r3, #4]
 800194c:	1e5a      	subs	r2, r3, #1
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	430a      	orrs	r2, r1
 8001954:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	2200      	movs	r2, #0
 800195a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	2201      	movs	r2, #1
 8001960:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001964:	2300      	movs	r3, #0
}
 8001966:	4618      	mov	r0, r3
 8001968:	3710      	adds	r7, #16
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}
	...

08001970 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8001970:	b480      	push	{r7}
 8001972:	b087      	sub	sp, #28
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
 8001978:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001986:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8001988:	7cfb      	ldrb	r3, [r7, #19]
 800198a:	2b01      	cmp	r3, #1
 800198c:	d003      	beq.n	8001996 <HAL_CAN_ConfigFilter+0x26>
 800198e:	7cfb      	ldrb	r3, [r7, #19]
 8001990:	2b02      	cmp	r3, #2
 8001992:	f040 80c7 	bne.w	8001b24 <HAL_CAN_ConfigFilter+0x1b4>
    assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if defined(CAN3)
    /* Check the CAN instance */
    if (hcan->Instance == CAN3)
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	4a69      	ldr	r2, [pc, #420]	; (8001b40 <HAL_CAN_ConfigFilter+0x1d0>)
 800199c:	4293      	cmp	r3, r2
 800199e:	d001      	beq.n	80019a4 <HAL_CAN_ConfigFilter+0x34>
    }
    else
    {
      /* CAN1 and CAN2 are dual instances with 28 common filters banks */
      /* Select master instance to access the filter banks */
      can_ip = CAN1;
 80019a0:	4b68      	ldr	r3, [pc, #416]	; (8001b44 <HAL_CAN_ConfigFilter+0x1d4>)
 80019a2:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80019a4:	697b      	ldr	r3, [r7, #20]
 80019a6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80019aa:	f043 0201 	orr.w	r2, r3, #1
 80019ae:	697b      	ldr	r3, [r7, #20]
 80019b0:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#if defined(CAN3)
    /* Check the CAN instance */
    if (can_ip == CAN1)
 80019b4:	697b      	ldr	r3, [r7, #20]
 80019b6:	4a63      	ldr	r2, [pc, #396]	; (8001b44 <HAL_CAN_ConfigFilter+0x1d4>)
 80019b8:	4293      	cmp	r3, r2
 80019ba:	d111      	bne.n	80019e0 <HAL_CAN_ConfigFilter+0x70>
    {
      /* Select the start filter number of CAN2 slave instance */
      CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80019bc:	697b      	ldr	r3, [r7, #20]
 80019be:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80019c2:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80019c6:	697b      	ldr	r3, [r7, #20]
 80019c8:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80019cc:	697b      	ldr	r3, [r7, #20]
 80019ce:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019d6:	021b      	lsls	r3, r3, #8
 80019d8:	431a      	orrs	r2, r3
 80019da:	697b      	ldr	r3, [r7, #20]
 80019dc:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	695b      	ldr	r3, [r3, #20]
 80019e4:	f003 031f 	and.w	r3, r3, #31
 80019e8:	2201      	movs	r2, #1
 80019ea:	fa02 f303 	lsl.w	r3, r2, r3
 80019ee:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80019f0:	697b      	ldr	r3, [r7, #20]
 80019f2:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	43db      	mvns	r3, r3
 80019fa:	401a      	ands	r2, r3
 80019fc:	697b      	ldr	r3, [r7, #20]
 80019fe:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001a02:	683b      	ldr	r3, [r7, #0]
 8001a04:	69db      	ldr	r3, [r3, #28]
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d123      	bne.n	8001a52 <HAL_CAN_ConfigFilter+0xe2>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001a0a:	697b      	ldr	r3, [r7, #20]
 8001a0c:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	43db      	mvns	r3, r3
 8001a14:	401a      	ands	r2, r3
 8001a16:	697b      	ldr	r3, [r7, #20]
 8001a18:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	68db      	ldr	r3, [r3, #12]
 8001a20:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001a22:	683b      	ldr	r3, [r7, #0]
 8001a24:	685b      	ldr	r3, [r3, #4]
 8001a26:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001a28:	683a      	ldr	r2, [r7, #0]
 8001a2a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001a2c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001a2e:	697b      	ldr	r3, [r7, #20]
 8001a30:	3248      	adds	r2, #72	; 0x48
 8001a32:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	689b      	ldr	r3, [r3, #8]
 8001a3a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001a42:	683b      	ldr	r3, [r7, #0]
 8001a44:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001a46:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001a48:	6979      	ldr	r1, [r7, #20]
 8001a4a:	3348      	adds	r3, #72	; 0x48
 8001a4c:	00db      	lsls	r3, r3, #3
 8001a4e:	440b      	add	r3, r1
 8001a50:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001a52:	683b      	ldr	r3, [r7, #0]
 8001a54:	69db      	ldr	r3, [r3, #28]
 8001a56:	2b01      	cmp	r3, #1
 8001a58:	d122      	bne.n	8001aa0 <HAL_CAN_ConfigFilter+0x130>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001a5a:	697b      	ldr	r3, [r7, #20]
 8001a5c:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	431a      	orrs	r2, r3
 8001a64:	697b      	ldr	r3, [r7, #20]
 8001a66:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001a6a:	683b      	ldr	r3, [r7, #0]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001a70:	683b      	ldr	r3, [r7, #0]
 8001a72:	685b      	ldr	r3, [r3, #4]
 8001a74:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001a76:	683a      	ldr	r2, [r7, #0]
 8001a78:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001a7a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001a7c:	697b      	ldr	r3, [r7, #20]
 8001a7e:	3248      	adds	r2, #72	; 0x48
 8001a80:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001a84:	683b      	ldr	r3, [r7, #0]
 8001a86:	689b      	ldr	r3, [r3, #8]
 8001a88:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001a8a:	683b      	ldr	r3, [r7, #0]
 8001a8c:	68db      	ldr	r3, [r3, #12]
 8001a8e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001a94:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001a96:	6979      	ldr	r1, [r7, #20]
 8001a98:	3348      	adds	r3, #72	; 0x48
 8001a9a:	00db      	lsls	r3, r3, #3
 8001a9c:	440b      	add	r3, r1
 8001a9e:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	699b      	ldr	r3, [r3, #24]
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d109      	bne.n	8001abc <HAL_CAN_ConfigFilter+0x14c>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001aa8:	697b      	ldr	r3, [r7, #20]
 8001aaa:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	43db      	mvns	r3, r3
 8001ab2:	401a      	ands	r2, r3
 8001ab4:	697b      	ldr	r3, [r7, #20]
 8001ab6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8001aba:	e007      	b.n	8001acc <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001abc:	697b      	ldr	r3, [r7, #20]
 8001abe:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	431a      	orrs	r2, r3
 8001ac6:	697b      	ldr	r3, [r7, #20]
 8001ac8:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	691b      	ldr	r3, [r3, #16]
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d109      	bne.n	8001ae8 <HAL_CAN_ConfigFilter+0x178>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001ad4:	697b      	ldr	r3, [r7, #20]
 8001ad6:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	43db      	mvns	r3, r3
 8001ade:	401a      	ands	r2, r3
 8001ae0:	697b      	ldr	r3, [r7, #20]
 8001ae2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8001ae6:	e007      	b.n	8001af8 <HAL_CAN_ConfigFilter+0x188>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001ae8:	697b      	ldr	r3, [r7, #20]
 8001aea:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	431a      	orrs	r2, r3
 8001af2:	697b      	ldr	r3, [r7, #20]
 8001af4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001af8:	683b      	ldr	r3, [r7, #0]
 8001afa:	6a1b      	ldr	r3, [r3, #32]
 8001afc:	2b01      	cmp	r3, #1
 8001afe:	d107      	bne.n	8001b10 <HAL_CAN_ConfigFilter+0x1a0>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001b00:	697b      	ldr	r3, [r7, #20]
 8001b02:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	431a      	orrs	r2, r3
 8001b0a:	697b      	ldr	r3, [r7, #20]
 8001b0c:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001b10:	697b      	ldr	r3, [r7, #20]
 8001b12:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001b16:	f023 0201 	bic.w	r2, r3, #1
 8001b1a:	697b      	ldr	r3, [r7, #20]
 8001b1c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8001b20:	2300      	movs	r3, #0
 8001b22:	e006      	b.n	8001b32 <HAL_CAN_ConfigFilter+0x1c2>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b28:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001b30:	2301      	movs	r3, #1
  }
}
 8001b32:	4618      	mov	r0, r3
 8001b34:	371c      	adds	r7, #28
 8001b36:	46bd      	mov	sp, r7
 8001b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3c:	4770      	bx	lr
 8001b3e:	bf00      	nop
 8001b40:	40003400 	.word	0x40003400
 8001b44:	40006400 	.word	0x40006400

08001b48 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b084      	sub	sp, #16
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b56:	b2db      	uxtb	r3, r3
 8001b58:	2b01      	cmp	r3, #1
 8001b5a:	d12e      	bne.n	8001bba <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	2202      	movs	r2, #2
 8001b60:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	681a      	ldr	r2, [r3, #0]
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f022 0201 	bic.w	r2, r2, #1
 8001b72:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001b74:	f7ff fdd0 	bl	8001718 <HAL_GetTick>
 8001b78:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001b7a:	e012      	b.n	8001ba2 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001b7c:	f7ff fdcc 	bl	8001718 <HAL_GetTick>
 8001b80:	4602      	mov	r2, r0
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	1ad3      	subs	r3, r2, r3
 8001b86:	2b0a      	cmp	r3, #10
 8001b88:	d90b      	bls.n	8001ba2 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b8e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	2205      	movs	r2, #5
 8001b9a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	e012      	b.n	8001bc8 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	f003 0301 	and.w	r3, r3, #1
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d1e5      	bne.n	8001b7c <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	e006      	b.n	8001bc8 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bbe:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001bc6:	2301      	movs	r3, #1
  }
}
 8001bc8:	4618      	mov	r0, r3
 8001bca:	3710      	adds	r7, #16
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	bd80      	pop	{r7, pc}

08001bd0 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	b087      	sub	sp, #28
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	60f8      	str	r0, [r7, #12]
 8001bd8:	60b9      	str	r1, [r7, #8]
 8001bda:	607a      	str	r2, [r7, #4]
 8001bdc:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001be4:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001be6:	7dfb      	ldrb	r3, [r7, #23]
 8001be8:	2b01      	cmp	r3, #1
 8001bea:	d003      	beq.n	8001bf4 <HAL_CAN_GetRxMessage+0x24>
 8001bec:	7dfb      	ldrb	r3, [r7, #23]
 8001bee:	2b02      	cmp	r3, #2
 8001bf0:	f040 80f3 	bne.w	8001dda <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001bf4:	68bb      	ldr	r3, [r7, #8]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d10e      	bne.n	8001c18 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	68db      	ldr	r3, [r3, #12]
 8001c00:	f003 0303 	and.w	r3, r3, #3
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d116      	bne.n	8001c36 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c0c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001c14:	2301      	movs	r3, #1
 8001c16:	e0e7      	b.n	8001de8 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	691b      	ldr	r3, [r3, #16]
 8001c1e:	f003 0303 	and.w	r3, r3, #3
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d107      	bne.n	8001c36 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c2a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001c32:	2301      	movs	r3, #1
 8001c34:	e0d8      	b.n	8001de8 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	681a      	ldr	r2, [r3, #0]
 8001c3a:	68bb      	ldr	r3, [r7, #8]
 8001c3c:	331b      	adds	r3, #27
 8001c3e:	011b      	lsls	r3, r3, #4
 8001c40:	4413      	add	r3, r2
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f003 0204 	and.w	r2, r3, #4
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	689b      	ldr	r3, [r3, #8]
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d10c      	bne.n	8001c6e <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	681a      	ldr	r2, [r3, #0]
 8001c58:	68bb      	ldr	r3, [r7, #8]
 8001c5a:	331b      	adds	r3, #27
 8001c5c:	011b      	lsls	r3, r3, #4
 8001c5e:	4413      	add	r3, r2
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	0d5b      	lsrs	r3, r3, #21
 8001c64:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	601a      	str	r2, [r3, #0]
 8001c6c:	e00b      	b.n	8001c86 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	681a      	ldr	r2, [r3, #0]
 8001c72:	68bb      	ldr	r3, [r7, #8]
 8001c74:	331b      	adds	r3, #27
 8001c76:	011b      	lsls	r3, r3, #4
 8001c78:	4413      	add	r3, r2
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	08db      	lsrs	r3, r3, #3
 8001c7e:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	681a      	ldr	r2, [r3, #0]
 8001c8a:	68bb      	ldr	r3, [r7, #8]
 8001c8c:	331b      	adds	r3, #27
 8001c8e:	011b      	lsls	r3, r3, #4
 8001c90:	4413      	add	r3, r2
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f003 0202 	and.w	r2, r3, #2
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	681a      	ldr	r2, [r3, #0]
 8001ca0:	68bb      	ldr	r3, [r7, #8]
 8001ca2:	331b      	adds	r3, #27
 8001ca4:	011b      	lsls	r3, r3, #4
 8001ca6:	4413      	add	r3, r2
 8001ca8:	3304      	adds	r3, #4
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f003 020f 	and.w	r2, r3, #15
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	681a      	ldr	r2, [r3, #0]
 8001cb8:	68bb      	ldr	r3, [r7, #8]
 8001cba:	331b      	adds	r3, #27
 8001cbc:	011b      	lsls	r3, r3, #4
 8001cbe:	4413      	add	r3, r2
 8001cc0:	3304      	adds	r3, #4
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	0a1b      	lsrs	r3, r3, #8
 8001cc6:	b2da      	uxtb	r2, r3
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	681a      	ldr	r2, [r3, #0]
 8001cd0:	68bb      	ldr	r3, [r7, #8]
 8001cd2:	331b      	adds	r3, #27
 8001cd4:	011b      	lsls	r3, r3, #4
 8001cd6:	4413      	add	r3, r2
 8001cd8:	3304      	adds	r3, #4
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	0c1b      	lsrs	r3, r3, #16
 8001cde:	b29a      	uxth	r2, r3
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	681a      	ldr	r2, [r3, #0]
 8001ce8:	68bb      	ldr	r3, [r7, #8]
 8001cea:	011b      	lsls	r3, r3, #4
 8001cec:	4413      	add	r3, r2
 8001cee:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	b2da      	uxtb	r2, r3
 8001cf6:	683b      	ldr	r3, [r7, #0]
 8001cf8:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	681a      	ldr	r2, [r3, #0]
 8001cfe:	68bb      	ldr	r3, [r7, #8]
 8001d00:	011b      	lsls	r3, r3, #4
 8001d02:	4413      	add	r3, r2
 8001d04:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	0a1a      	lsrs	r2, r3, #8
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	3301      	adds	r3, #1
 8001d10:	b2d2      	uxtb	r2, r2
 8001d12:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	681a      	ldr	r2, [r3, #0]
 8001d18:	68bb      	ldr	r3, [r7, #8]
 8001d1a:	011b      	lsls	r3, r3, #4
 8001d1c:	4413      	add	r3, r2
 8001d1e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	0c1a      	lsrs	r2, r3, #16
 8001d26:	683b      	ldr	r3, [r7, #0]
 8001d28:	3302      	adds	r3, #2
 8001d2a:	b2d2      	uxtb	r2, r2
 8001d2c:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	681a      	ldr	r2, [r3, #0]
 8001d32:	68bb      	ldr	r3, [r7, #8]
 8001d34:	011b      	lsls	r3, r3, #4
 8001d36:	4413      	add	r3, r2
 8001d38:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	0e1a      	lsrs	r2, r3, #24
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	3303      	adds	r3, #3
 8001d44:	b2d2      	uxtb	r2, r2
 8001d46:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	681a      	ldr	r2, [r3, #0]
 8001d4c:	68bb      	ldr	r3, [r7, #8]
 8001d4e:	011b      	lsls	r3, r3, #4
 8001d50:	4413      	add	r3, r2
 8001d52:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001d56:	681a      	ldr	r2, [r3, #0]
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	3304      	adds	r3, #4
 8001d5c:	b2d2      	uxtb	r2, r2
 8001d5e:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	681a      	ldr	r2, [r3, #0]
 8001d64:	68bb      	ldr	r3, [r7, #8]
 8001d66:	011b      	lsls	r3, r3, #4
 8001d68:	4413      	add	r3, r2
 8001d6a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	0a1a      	lsrs	r2, r3, #8
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	3305      	adds	r3, #5
 8001d76:	b2d2      	uxtb	r2, r2
 8001d78:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	681a      	ldr	r2, [r3, #0]
 8001d7e:	68bb      	ldr	r3, [r7, #8]
 8001d80:	011b      	lsls	r3, r3, #4
 8001d82:	4413      	add	r3, r2
 8001d84:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	0c1a      	lsrs	r2, r3, #16
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	3306      	adds	r3, #6
 8001d90:	b2d2      	uxtb	r2, r2
 8001d92:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	681a      	ldr	r2, [r3, #0]
 8001d98:	68bb      	ldr	r3, [r7, #8]
 8001d9a:	011b      	lsls	r3, r3, #4
 8001d9c:	4413      	add	r3, r2
 8001d9e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	0e1a      	lsrs	r2, r3, #24
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	3307      	adds	r3, #7
 8001daa:	b2d2      	uxtb	r2, r2
 8001dac:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001dae:	68bb      	ldr	r3, [r7, #8]
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d108      	bne.n	8001dc6 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	68da      	ldr	r2, [r3, #12]
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f042 0220 	orr.w	r2, r2, #32
 8001dc2:	60da      	str	r2, [r3, #12]
 8001dc4:	e007      	b.n	8001dd6 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	691a      	ldr	r2, [r3, #16]
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f042 0220 	orr.w	r2, r2, #32
 8001dd4:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	e006      	b.n	8001de8 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dde:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001de6:	2301      	movs	r3, #1
  }
}
 8001de8:	4618      	mov	r0, r3
 8001dea:	371c      	adds	r7, #28
 8001dec:	46bd      	mov	sp, r7
 8001dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df2:	4770      	bx	lr

08001df4 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8001df4:	b480      	push	{r7}
 8001df6:	b085      	sub	sp, #20
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
 8001dfc:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e04:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001e06:	7bfb      	ldrb	r3, [r7, #15]
 8001e08:	2b01      	cmp	r3, #1
 8001e0a:	d002      	beq.n	8001e12 <HAL_CAN_ActivateNotification+0x1e>
 8001e0c:	7bfb      	ldrb	r3, [r7, #15]
 8001e0e:	2b02      	cmp	r3, #2
 8001e10:	d109      	bne.n	8001e26 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	6959      	ldr	r1, [r3, #20]
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	683a      	ldr	r2, [r7, #0]
 8001e1e:	430a      	orrs	r2, r1
 8001e20:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001e22:	2300      	movs	r3, #0
 8001e24:	e006      	b.n	8001e34 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e2a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001e32:	2301      	movs	r3, #1
  }
}
 8001e34:	4618      	mov	r0, r3
 8001e36:	3714      	adds	r7, #20
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3e:	4770      	bx	lr

08001e40 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b08a      	sub	sp, #40	; 0x28
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	695b      	ldr	r3, [r3, #20]
 8001e52:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	685b      	ldr	r3, [r3, #4]
 8001e5a:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	689b      	ldr	r3, [r3, #8]
 8001e62:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	68db      	ldr	r3, [r3, #12]
 8001e6a:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	691b      	ldr	r3, [r3, #16]
 8001e72:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	699b      	ldr	r3, [r3, #24]
 8001e7a:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8001e7c:	6a3b      	ldr	r3, [r7, #32]
 8001e7e:	f003 0301 	and.w	r3, r3, #1
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d07c      	beq.n	8001f80 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8001e86:	69bb      	ldr	r3, [r7, #24]
 8001e88:	f003 0301 	and.w	r3, r3, #1
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d023      	beq.n	8001ed8 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	2201      	movs	r2, #1
 8001e96:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001e98:	69bb      	ldr	r3, [r7, #24]
 8001e9a:	f003 0302 	and.w	r3, r3, #2
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d003      	beq.n	8001eaa <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001ea2:	6878      	ldr	r0, [r7, #4]
 8001ea4:	f000 f983 	bl	80021ae <HAL_CAN_TxMailbox0CompleteCallback>
 8001ea8:	e016      	b.n	8001ed8 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001eaa:	69bb      	ldr	r3, [r7, #24]
 8001eac:	f003 0304 	and.w	r3, r3, #4
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d004      	beq.n	8001ebe <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001eb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eb6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001eba:	627b      	str	r3, [r7, #36]	; 0x24
 8001ebc:	e00c      	b.n	8001ed8 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8001ebe:	69bb      	ldr	r3, [r7, #24]
 8001ec0:	f003 0308 	and.w	r3, r3, #8
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d004      	beq.n	8001ed2 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001ec8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eca:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001ece:	627b      	str	r3, [r7, #36]	; 0x24
 8001ed0:	e002      	b.n	8001ed8 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001ed2:	6878      	ldr	r0, [r7, #4]
 8001ed4:	f000 f989 	bl	80021ea <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8001ed8:	69bb      	ldr	r3, [r7, #24]
 8001eda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d024      	beq.n	8001f2c <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001eea:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8001eec:	69bb      	ldr	r3, [r7, #24]
 8001eee:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d003      	beq.n	8001efe <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001ef6:	6878      	ldr	r0, [r7, #4]
 8001ef8:	f000 f963 	bl	80021c2 <HAL_CAN_TxMailbox1CompleteCallback>
 8001efc:	e016      	b.n	8001f2c <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8001efe:	69bb      	ldr	r3, [r7, #24]
 8001f00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d004      	beq.n	8001f12 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001f08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f0a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001f0e:	627b      	str	r3, [r7, #36]	; 0x24
 8001f10:	e00c      	b.n	8001f2c <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001f12:	69bb      	ldr	r3, [r7, #24]
 8001f14:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d004      	beq.n	8001f26 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001f1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f1e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f22:	627b      	str	r3, [r7, #36]	; 0x24
 8001f24:	e002      	b.n	8001f2c <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001f26:	6878      	ldr	r0, [r7, #4]
 8001f28:	f000 f969 	bl	80021fe <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8001f2c:	69bb      	ldr	r3, [r7, #24]
 8001f2e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d024      	beq.n	8001f80 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001f3e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001f40:	69bb      	ldr	r3, [r7, #24]
 8001f42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d003      	beq.n	8001f52 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001f4a:	6878      	ldr	r0, [r7, #4]
 8001f4c:	f000 f943 	bl	80021d6 <HAL_CAN_TxMailbox2CompleteCallback>
 8001f50:	e016      	b.n	8001f80 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001f52:	69bb      	ldr	r3, [r7, #24]
 8001f54:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d004      	beq.n	8001f66 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001f5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f5e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001f62:	627b      	str	r3, [r7, #36]	; 0x24
 8001f64:	e00c      	b.n	8001f80 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001f66:	69bb      	ldr	r3, [r7, #24]
 8001f68:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d004      	beq.n	8001f7a <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001f70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f72:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f76:	627b      	str	r3, [r7, #36]	; 0x24
 8001f78:	e002      	b.n	8001f80 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8001f7a:	6878      	ldr	r0, [r7, #4]
 8001f7c:	f000 f949 	bl	8002212 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8001f80:	6a3b      	ldr	r3, [r7, #32]
 8001f82:	f003 0308 	and.w	r3, r3, #8
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d00c      	beq.n	8001fa4 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8001f8a:	697b      	ldr	r3, [r7, #20]
 8001f8c:	f003 0310 	and.w	r3, r3, #16
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d007      	beq.n	8001fa4 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001f94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f96:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001f9a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	2210      	movs	r2, #16
 8001fa2:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001fa4:	6a3b      	ldr	r3, [r7, #32]
 8001fa6:	f003 0304 	and.w	r3, r3, #4
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d00b      	beq.n	8001fc6 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001fae:	697b      	ldr	r3, [r7, #20]
 8001fb0:	f003 0308 	and.w	r3, r3, #8
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d006      	beq.n	8001fc6 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	2208      	movs	r2, #8
 8001fbe:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001fc0:	6878      	ldr	r0, [r7, #4]
 8001fc2:	f000 f930 	bl	8002226 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8001fc6:	6a3b      	ldr	r3, [r7, #32]
 8001fc8:	f003 0302 	and.w	r3, r3, #2
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d009      	beq.n	8001fe4 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	68db      	ldr	r3, [r3, #12]
 8001fd6:	f003 0303 	and.w	r3, r3, #3
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d002      	beq.n	8001fe4 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8001fde:	6878      	ldr	r0, [r7, #4]
 8001fe0:	f7fe fef2 	bl	8000dc8 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001fe4:	6a3b      	ldr	r3, [r7, #32]
 8001fe6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d00c      	beq.n	8002008 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001fee:	693b      	ldr	r3, [r7, #16]
 8001ff0:	f003 0310 	and.w	r3, r3, #16
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d007      	beq.n	8002008 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001ff8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ffa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001ffe:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	2210      	movs	r2, #16
 8002006:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002008:	6a3b      	ldr	r3, [r7, #32]
 800200a:	f003 0320 	and.w	r3, r3, #32
 800200e:	2b00      	cmp	r3, #0
 8002010:	d00b      	beq.n	800202a <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002012:	693b      	ldr	r3, [r7, #16]
 8002014:	f003 0308 	and.w	r3, r3, #8
 8002018:	2b00      	cmp	r3, #0
 800201a:	d006      	beq.n	800202a <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	2208      	movs	r2, #8
 8002022:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002024:	6878      	ldr	r0, [r7, #4]
 8002026:	f000 f912 	bl	800224e <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800202a:	6a3b      	ldr	r3, [r7, #32]
 800202c:	f003 0310 	and.w	r3, r3, #16
 8002030:	2b00      	cmp	r3, #0
 8002032:	d009      	beq.n	8002048 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	691b      	ldr	r3, [r3, #16]
 800203a:	f003 0303 	and.w	r3, r3, #3
 800203e:	2b00      	cmp	r3, #0
 8002040:	d002      	beq.n	8002048 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002042:	6878      	ldr	r0, [r7, #4]
 8002044:	f000 f8f9 	bl	800223a <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002048:	6a3b      	ldr	r3, [r7, #32]
 800204a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800204e:	2b00      	cmp	r3, #0
 8002050:	d00b      	beq.n	800206a <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002052:	69fb      	ldr	r3, [r7, #28]
 8002054:	f003 0310 	and.w	r3, r3, #16
 8002058:	2b00      	cmp	r3, #0
 800205a:	d006      	beq.n	800206a <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	2210      	movs	r2, #16
 8002062:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002064:	6878      	ldr	r0, [r7, #4]
 8002066:	f000 f8fc 	bl	8002262 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800206a:	6a3b      	ldr	r3, [r7, #32]
 800206c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002070:	2b00      	cmp	r3, #0
 8002072:	d00b      	beq.n	800208c <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002074:	69fb      	ldr	r3, [r7, #28]
 8002076:	f003 0308 	and.w	r3, r3, #8
 800207a:	2b00      	cmp	r3, #0
 800207c:	d006      	beq.n	800208c <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	2208      	movs	r2, #8
 8002084:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002086:	6878      	ldr	r0, [r7, #4]
 8002088:	f000 f8f5 	bl	8002276 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800208c:	6a3b      	ldr	r3, [r7, #32]
 800208e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002092:	2b00      	cmp	r3, #0
 8002094:	d07b      	beq.n	800218e <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002096:	69fb      	ldr	r3, [r7, #28]
 8002098:	f003 0304 	and.w	r3, r3, #4
 800209c:	2b00      	cmp	r3, #0
 800209e:	d072      	beq.n	8002186 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80020a0:	6a3b      	ldr	r3, [r7, #32]
 80020a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d008      	beq.n	80020bc <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d003      	beq.n	80020bc <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80020b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020b6:	f043 0301 	orr.w	r3, r3, #1
 80020ba:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80020bc:	6a3b      	ldr	r3, [r7, #32]
 80020be:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d008      	beq.n	80020d8 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d003      	beq.n	80020d8 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80020d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020d2:	f043 0302 	orr.w	r3, r3, #2
 80020d6:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80020d8:	6a3b      	ldr	r3, [r7, #32]
 80020da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d008      	beq.n	80020f4 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d003      	beq.n	80020f4 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80020ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020ee:	f043 0304 	orr.w	r3, r3, #4
 80020f2:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80020f4:	6a3b      	ldr	r3, [r7, #32]
 80020f6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d043      	beq.n	8002186 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002104:	2b00      	cmp	r3, #0
 8002106:	d03e      	beq.n	8002186 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800210e:	2b60      	cmp	r3, #96	; 0x60
 8002110:	d02b      	beq.n	800216a <HAL_CAN_IRQHandler+0x32a>
 8002112:	2b60      	cmp	r3, #96	; 0x60
 8002114:	d82e      	bhi.n	8002174 <HAL_CAN_IRQHandler+0x334>
 8002116:	2b50      	cmp	r3, #80	; 0x50
 8002118:	d022      	beq.n	8002160 <HAL_CAN_IRQHandler+0x320>
 800211a:	2b50      	cmp	r3, #80	; 0x50
 800211c:	d82a      	bhi.n	8002174 <HAL_CAN_IRQHandler+0x334>
 800211e:	2b40      	cmp	r3, #64	; 0x40
 8002120:	d019      	beq.n	8002156 <HAL_CAN_IRQHandler+0x316>
 8002122:	2b40      	cmp	r3, #64	; 0x40
 8002124:	d826      	bhi.n	8002174 <HAL_CAN_IRQHandler+0x334>
 8002126:	2b30      	cmp	r3, #48	; 0x30
 8002128:	d010      	beq.n	800214c <HAL_CAN_IRQHandler+0x30c>
 800212a:	2b30      	cmp	r3, #48	; 0x30
 800212c:	d822      	bhi.n	8002174 <HAL_CAN_IRQHandler+0x334>
 800212e:	2b10      	cmp	r3, #16
 8002130:	d002      	beq.n	8002138 <HAL_CAN_IRQHandler+0x2f8>
 8002132:	2b20      	cmp	r3, #32
 8002134:	d005      	beq.n	8002142 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8002136:	e01d      	b.n	8002174 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8002138:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800213a:	f043 0308 	orr.w	r3, r3, #8
 800213e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002140:	e019      	b.n	8002176 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002142:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002144:	f043 0310 	orr.w	r3, r3, #16
 8002148:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800214a:	e014      	b.n	8002176 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 800214c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800214e:	f043 0320 	orr.w	r3, r3, #32
 8002152:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002154:	e00f      	b.n	8002176 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8002156:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002158:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800215c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800215e:	e00a      	b.n	8002176 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8002160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002162:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002166:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002168:	e005      	b.n	8002176 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 800216a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800216c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002170:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002172:	e000      	b.n	8002176 <HAL_CAN_IRQHandler+0x336>
            break;
 8002174:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	699a      	ldr	r2, [r3, #24]
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002184:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	2204      	movs	r2, #4
 800218c:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800218e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002190:	2b00      	cmp	r3, #0
 8002192:	d008      	beq.n	80021a6 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002198:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800219a:	431a      	orrs	r2, r3
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80021a0:	6878      	ldr	r0, [r7, #4]
 80021a2:	f000 f872 	bl	800228a <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80021a6:	bf00      	nop
 80021a8:	3728      	adds	r7, #40	; 0x28
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bd80      	pop	{r7, pc}

080021ae <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80021ae:	b480      	push	{r7}
 80021b0:	b083      	sub	sp, #12
 80021b2:	af00      	add	r7, sp, #0
 80021b4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80021b6:	bf00      	nop
 80021b8:	370c      	adds	r7, #12
 80021ba:	46bd      	mov	sp, r7
 80021bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c0:	4770      	bx	lr

080021c2 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80021c2:	b480      	push	{r7}
 80021c4:	b083      	sub	sp, #12
 80021c6:	af00      	add	r7, sp, #0
 80021c8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80021ca:	bf00      	nop
 80021cc:	370c      	adds	r7, #12
 80021ce:	46bd      	mov	sp, r7
 80021d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d4:	4770      	bx	lr

080021d6 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80021d6:	b480      	push	{r7}
 80021d8:	b083      	sub	sp, #12
 80021da:	af00      	add	r7, sp, #0
 80021dc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80021de:	bf00      	nop
 80021e0:	370c      	adds	r7, #12
 80021e2:	46bd      	mov	sp, r7
 80021e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e8:	4770      	bx	lr

080021ea <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80021ea:	b480      	push	{r7}
 80021ec:	b083      	sub	sp, #12
 80021ee:	af00      	add	r7, sp, #0
 80021f0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80021f2:	bf00      	nop
 80021f4:	370c      	adds	r7, #12
 80021f6:	46bd      	mov	sp, r7
 80021f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fc:	4770      	bx	lr

080021fe <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80021fe:	b480      	push	{r7}
 8002200:	b083      	sub	sp, #12
 8002202:	af00      	add	r7, sp, #0
 8002204:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8002206:	bf00      	nop
 8002208:	370c      	adds	r7, #12
 800220a:	46bd      	mov	sp, r7
 800220c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002210:	4770      	bx	lr

08002212 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002212:	b480      	push	{r7}
 8002214:	b083      	sub	sp, #12
 8002216:	af00      	add	r7, sp, #0
 8002218:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800221a:	bf00      	nop
 800221c:	370c      	adds	r7, #12
 800221e:	46bd      	mov	sp, r7
 8002220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002224:	4770      	bx	lr

08002226 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8002226:	b480      	push	{r7}
 8002228:	b083      	sub	sp, #12
 800222a:	af00      	add	r7, sp, #0
 800222c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800222e:	bf00      	nop
 8002230:	370c      	adds	r7, #12
 8002232:	46bd      	mov	sp, r7
 8002234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002238:	4770      	bx	lr

0800223a <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800223a:	b480      	push	{r7}
 800223c:	b083      	sub	sp, #12
 800223e:	af00      	add	r7, sp, #0
 8002240:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8002242:	bf00      	nop
 8002244:	370c      	adds	r7, #12
 8002246:	46bd      	mov	sp, r7
 8002248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224c:	4770      	bx	lr

0800224e <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800224e:	b480      	push	{r7}
 8002250:	b083      	sub	sp, #12
 8002252:	af00      	add	r7, sp, #0
 8002254:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8002256:	bf00      	nop
 8002258:	370c      	adds	r7, #12
 800225a:	46bd      	mov	sp, r7
 800225c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002260:	4770      	bx	lr

08002262 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8002262:	b480      	push	{r7}
 8002264:	b083      	sub	sp, #12
 8002266:	af00      	add	r7, sp, #0
 8002268:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800226a:	bf00      	nop
 800226c:	370c      	adds	r7, #12
 800226e:	46bd      	mov	sp, r7
 8002270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002274:	4770      	bx	lr

08002276 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8002276:	b480      	push	{r7}
 8002278:	b083      	sub	sp, #12
 800227a:	af00      	add	r7, sp, #0
 800227c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800227e:	bf00      	nop
 8002280:	370c      	adds	r7, #12
 8002282:	46bd      	mov	sp, r7
 8002284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002288:	4770      	bx	lr

0800228a <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800228a:	b480      	push	{r7}
 800228c:	b083      	sub	sp, #12
 800228e:	af00      	add	r7, sp, #0
 8002290:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8002292:	bf00      	nop
 8002294:	370c      	adds	r7, #12
 8002296:	46bd      	mov	sp, r7
 8002298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229c:	4770      	bx	lr
	...

080022a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022a0:	b480      	push	{r7}
 80022a2:	b085      	sub	sp, #20
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	f003 0307 	and.w	r3, r3, #7
 80022ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80022b0:	4b0b      	ldr	r3, [pc, #44]	; (80022e0 <__NVIC_SetPriorityGrouping+0x40>)
 80022b2:	68db      	ldr	r3, [r3, #12]
 80022b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80022b6:	68ba      	ldr	r2, [r7, #8]
 80022b8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80022bc:	4013      	ands	r3, r2
 80022be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80022c4:	68bb      	ldr	r3, [r7, #8]
 80022c6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80022c8:	4b06      	ldr	r3, [pc, #24]	; (80022e4 <__NVIC_SetPriorityGrouping+0x44>)
 80022ca:	4313      	orrs	r3, r2
 80022cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80022ce:	4a04      	ldr	r2, [pc, #16]	; (80022e0 <__NVIC_SetPriorityGrouping+0x40>)
 80022d0:	68bb      	ldr	r3, [r7, #8]
 80022d2:	60d3      	str	r3, [r2, #12]
}
 80022d4:	bf00      	nop
 80022d6:	3714      	adds	r7, #20
 80022d8:	46bd      	mov	sp, r7
 80022da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022de:	4770      	bx	lr
 80022e0:	e000ed00 	.word	0xe000ed00
 80022e4:	05fa0000 	.word	0x05fa0000

080022e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80022e8:	b480      	push	{r7}
 80022ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80022ec:	4b04      	ldr	r3, [pc, #16]	; (8002300 <__NVIC_GetPriorityGrouping+0x18>)
 80022ee:	68db      	ldr	r3, [r3, #12]
 80022f0:	0a1b      	lsrs	r3, r3, #8
 80022f2:	f003 0307 	and.w	r3, r3, #7
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	46bd      	mov	sp, r7
 80022fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fe:	4770      	bx	lr
 8002300:	e000ed00 	.word	0xe000ed00

08002304 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002304:	b480      	push	{r7}
 8002306:	b083      	sub	sp, #12
 8002308:	af00      	add	r7, sp, #0
 800230a:	4603      	mov	r3, r0
 800230c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800230e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002312:	2b00      	cmp	r3, #0
 8002314:	db0b      	blt.n	800232e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002316:	79fb      	ldrb	r3, [r7, #7]
 8002318:	f003 021f 	and.w	r2, r3, #31
 800231c:	4907      	ldr	r1, [pc, #28]	; (800233c <__NVIC_EnableIRQ+0x38>)
 800231e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002322:	095b      	lsrs	r3, r3, #5
 8002324:	2001      	movs	r0, #1
 8002326:	fa00 f202 	lsl.w	r2, r0, r2
 800232a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800232e:	bf00      	nop
 8002330:	370c      	adds	r7, #12
 8002332:	46bd      	mov	sp, r7
 8002334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002338:	4770      	bx	lr
 800233a:	bf00      	nop
 800233c:	e000e100 	.word	0xe000e100

08002340 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002340:	b480      	push	{r7}
 8002342:	b083      	sub	sp, #12
 8002344:	af00      	add	r7, sp, #0
 8002346:	4603      	mov	r3, r0
 8002348:	6039      	str	r1, [r7, #0]
 800234a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800234c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002350:	2b00      	cmp	r3, #0
 8002352:	db0a      	blt.n	800236a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	b2da      	uxtb	r2, r3
 8002358:	490c      	ldr	r1, [pc, #48]	; (800238c <__NVIC_SetPriority+0x4c>)
 800235a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800235e:	0112      	lsls	r2, r2, #4
 8002360:	b2d2      	uxtb	r2, r2
 8002362:	440b      	add	r3, r1
 8002364:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002368:	e00a      	b.n	8002380 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	b2da      	uxtb	r2, r3
 800236e:	4908      	ldr	r1, [pc, #32]	; (8002390 <__NVIC_SetPriority+0x50>)
 8002370:	79fb      	ldrb	r3, [r7, #7]
 8002372:	f003 030f 	and.w	r3, r3, #15
 8002376:	3b04      	subs	r3, #4
 8002378:	0112      	lsls	r2, r2, #4
 800237a:	b2d2      	uxtb	r2, r2
 800237c:	440b      	add	r3, r1
 800237e:	761a      	strb	r2, [r3, #24]
}
 8002380:	bf00      	nop
 8002382:	370c      	adds	r7, #12
 8002384:	46bd      	mov	sp, r7
 8002386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238a:	4770      	bx	lr
 800238c:	e000e100 	.word	0xe000e100
 8002390:	e000ed00 	.word	0xe000ed00

08002394 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002394:	b480      	push	{r7}
 8002396:	b089      	sub	sp, #36	; 0x24
 8002398:	af00      	add	r7, sp, #0
 800239a:	60f8      	str	r0, [r7, #12]
 800239c:	60b9      	str	r1, [r7, #8]
 800239e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	f003 0307 	and.w	r3, r3, #7
 80023a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023a8:	69fb      	ldr	r3, [r7, #28]
 80023aa:	f1c3 0307 	rsb	r3, r3, #7
 80023ae:	2b04      	cmp	r3, #4
 80023b0:	bf28      	it	cs
 80023b2:	2304      	movcs	r3, #4
 80023b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80023b6:	69fb      	ldr	r3, [r7, #28]
 80023b8:	3304      	adds	r3, #4
 80023ba:	2b06      	cmp	r3, #6
 80023bc:	d902      	bls.n	80023c4 <NVIC_EncodePriority+0x30>
 80023be:	69fb      	ldr	r3, [r7, #28]
 80023c0:	3b03      	subs	r3, #3
 80023c2:	e000      	b.n	80023c6 <NVIC_EncodePriority+0x32>
 80023c4:	2300      	movs	r3, #0
 80023c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023c8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80023cc:	69bb      	ldr	r3, [r7, #24]
 80023ce:	fa02 f303 	lsl.w	r3, r2, r3
 80023d2:	43da      	mvns	r2, r3
 80023d4:	68bb      	ldr	r3, [r7, #8]
 80023d6:	401a      	ands	r2, r3
 80023d8:	697b      	ldr	r3, [r7, #20]
 80023da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80023dc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80023e0:	697b      	ldr	r3, [r7, #20]
 80023e2:	fa01 f303 	lsl.w	r3, r1, r3
 80023e6:	43d9      	mvns	r1, r3
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023ec:	4313      	orrs	r3, r2
         );
}
 80023ee:	4618      	mov	r0, r3
 80023f0:	3724      	adds	r7, #36	; 0x24
 80023f2:	46bd      	mov	sp, r7
 80023f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f8:	4770      	bx	lr
	...

080023fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b082      	sub	sp, #8
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	3b01      	subs	r3, #1
 8002408:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800240c:	d301      	bcc.n	8002412 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800240e:	2301      	movs	r3, #1
 8002410:	e00f      	b.n	8002432 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002412:	4a0a      	ldr	r2, [pc, #40]	; (800243c <SysTick_Config+0x40>)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	3b01      	subs	r3, #1
 8002418:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800241a:	210f      	movs	r1, #15
 800241c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002420:	f7ff ff8e 	bl	8002340 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002424:	4b05      	ldr	r3, [pc, #20]	; (800243c <SysTick_Config+0x40>)
 8002426:	2200      	movs	r2, #0
 8002428:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800242a:	4b04      	ldr	r3, [pc, #16]	; (800243c <SysTick_Config+0x40>)
 800242c:	2207      	movs	r2, #7
 800242e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002430:	2300      	movs	r3, #0
}
 8002432:	4618      	mov	r0, r3
 8002434:	3708      	adds	r7, #8
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}
 800243a:	bf00      	nop
 800243c:	e000e010 	.word	0xe000e010

08002440 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b082      	sub	sp, #8
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002448:	6878      	ldr	r0, [r7, #4]
 800244a:	f7ff ff29 	bl	80022a0 <__NVIC_SetPriorityGrouping>
}
 800244e:	bf00      	nop
 8002450:	3708      	adds	r7, #8
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}

08002456 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002456:	b580      	push	{r7, lr}
 8002458:	b086      	sub	sp, #24
 800245a:	af00      	add	r7, sp, #0
 800245c:	4603      	mov	r3, r0
 800245e:	60b9      	str	r1, [r7, #8]
 8002460:	607a      	str	r2, [r7, #4]
 8002462:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002464:	2300      	movs	r3, #0
 8002466:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002468:	f7ff ff3e 	bl	80022e8 <__NVIC_GetPriorityGrouping>
 800246c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800246e:	687a      	ldr	r2, [r7, #4]
 8002470:	68b9      	ldr	r1, [r7, #8]
 8002472:	6978      	ldr	r0, [r7, #20]
 8002474:	f7ff ff8e 	bl	8002394 <NVIC_EncodePriority>
 8002478:	4602      	mov	r2, r0
 800247a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800247e:	4611      	mov	r1, r2
 8002480:	4618      	mov	r0, r3
 8002482:	f7ff ff5d 	bl	8002340 <__NVIC_SetPriority>
}
 8002486:	bf00      	nop
 8002488:	3718      	adds	r7, #24
 800248a:	46bd      	mov	sp, r7
 800248c:	bd80      	pop	{r7, pc}

0800248e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800248e:	b580      	push	{r7, lr}
 8002490:	b082      	sub	sp, #8
 8002492:	af00      	add	r7, sp, #0
 8002494:	4603      	mov	r3, r0
 8002496:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002498:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800249c:	4618      	mov	r0, r3
 800249e:	f7ff ff31 	bl	8002304 <__NVIC_EnableIRQ>
}
 80024a2:	bf00      	nop
 80024a4:	3708      	adds	r7, #8
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bd80      	pop	{r7, pc}

080024aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80024aa:	b580      	push	{r7, lr}
 80024ac:	b082      	sub	sp, #8
 80024ae:	af00      	add	r7, sp, #0
 80024b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80024b2:	6878      	ldr	r0, [r7, #4]
 80024b4:	f7ff ffa2 	bl	80023fc <SysTick_Config>
 80024b8:	4603      	mov	r3, r0
}
 80024ba:	4618      	mov	r0, r3
 80024bc:	3708      	adds	r7, #8
 80024be:	46bd      	mov	sp, r7
 80024c0:	bd80      	pop	{r7, pc}
	...

080024c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80024c4:	b480      	push	{r7}
 80024c6:	b089      	sub	sp, #36	; 0x24
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
 80024cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80024ce:	2300      	movs	r3, #0
 80024d0:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80024d2:	2300      	movs	r3, #0
 80024d4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80024d6:	2300      	movs	r3, #0
 80024d8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80024da:	2300      	movs	r3, #0
 80024dc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80024de:	2300      	movs	r3, #0
 80024e0:	61fb      	str	r3, [r7, #28]
 80024e2:	e175      	b.n	80027d0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80024e4:	2201      	movs	r2, #1
 80024e6:	69fb      	ldr	r3, [r7, #28]
 80024e8:	fa02 f303 	lsl.w	r3, r2, r3
 80024ec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	697a      	ldr	r2, [r7, #20]
 80024f4:	4013      	ands	r3, r2
 80024f6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80024f8:	693a      	ldr	r2, [r7, #16]
 80024fa:	697b      	ldr	r3, [r7, #20]
 80024fc:	429a      	cmp	r2, r3
 80024fe:	f040 8164 	bne.w	80027ca <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	685b      	ldr	r3, [r3, #4]
 8002506:	f003 0303 	and.w	r3, r3, #3
 800250a:	2b01      	cmp	r3, #1
 800250c:	d005      	beq.n	800251a <HAL_GPIO_Init+0x56>
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	685b      	ldr	r3, [r3, #4]
 8002512:	f003 0303 	and.w	r3, r3, #3
 8002516:	2b02      	cmp	r3, #2
 8002518:	d130      	bne.n	800257c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	689b      	ldr	r3, [r3, #8]
 800251e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002520:	69fb      	ldr	r3, [r7, #28]
 8002522:	005b      	lsls	r3, r3, #1
 8002524:	2203      	movs	r2, #3
 8002526:	fa02 f303 	lsl.w	r3, r2, r3
 800252a:	43db      	mvns	r3, r3
 800252c:	69ba      	ldr	r2, [r7, #24]
 800252e:	4013      	ands	r3, r2
 8002530:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	68da      	ldr	r2, [r3, #12]
 8002536:	69fb      	ldr	r3, [r7, #28]
 8002538:	005b      	lsls	r3, r3, #1
 800253a:	fa02 f303 	lsl.w	r3, r2, r3
 800253e:	69ba      	ldr	r2, [r7, #24]
 8002540:	4313      	orrs	r3, r2
 8002542:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	69ba      	ldr	r2, [r7, #24]
 8002548:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002550:	2201      	movs	r2, #1
 8002552:	69fb      	ldr	r3, [r7, #28]
 8002554:	fa02 f303 	lsl.w	r3, r2, r3
 8002558:	43db      	mvns	r3, r3
 800255a:	69ba      	ldr	r2, [r7, #24]
 800255c:	4013      	ands	r3, r2
 800255e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	685b      	ldr	r3, [r3, #4]
 8002564:	091b      	lsrs	r3, r3, #4
 8002566:	f003 0201 	and.w	r2, r3, #1
 800256a:	69fb      	ldr	r3, [r7, #28]
 800256c:	fa02 f303 	lsl.w	r3, r2, r3
 8002570:	69ba      	ldr	r2, [r7, #24]
 8002572:	4313      	orrs	r3, r2
 8002574:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	69ba      	ldr	r2, [r7, #24]
 800257a:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	685b      	ldr	r3, [r3, #4]
 8002580:	f003 0303 	and.w	r3, r3, #3
 8002584:	2b03      	cmp	r3, #3
 8002586:	d017      	beq.n	80025b8 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	68db      	ldr	r3, [r3, #12]
 800258c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800258e:	69fb      	ldr	r3, [r7, #28]
 8002590:	005b      	lsls	r3, r3, #1
 8002592:	2203      	movs	r2, #3
 8002594:	fa02 f303 	lsl.w	r3, r2, r3
 8002598:	43db      	mvns	r3, r3
 800259a:	69ba      	ldr	r2, [r7, #24]
 800259c:	4013      	ands	r3, r2
 800259e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	689a      	ldr	r2, [r3, #8]
 80025a4:	69fb      	ldr	r3, [r7, #28]
 80025a6:	005b      	lsls	r3, r3, #1
 80025a8:	fa02 f303 	lsl.w	r3, r2, r3
 80025ac:	69ba      	ldr	r2, [r7, #24]
 80025ae:	4313      	orrs	r3, r2
 80025b0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	69ba      	ldr	r2, [r7, #24]
 80025b6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	685b      	ldr	r3, [r3, #4]
 80025bc:	f003 0303 	and.w	r3, r3, #3
 80025c0:	2b02      	cmp	r3, #2
 80025c2:	d123      	bne.n	800260c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80025c4:	69fb      	ldr	r3, [r7, #28]
 80025c6:	08da      	lsrs	r2, r3, #3
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	3208      	adds	r2, #8
 80025cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80025d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80025d2:	69fb      	ldr	r3, [r7, #28]
 80025d4:	f003 0307 	and.w	r3, r3, #7
 80025d8:	009b      	lsls	r3, r3, #2
 80025da:	220f      	movs	r2, #15
 80025dc:	fa02 f303 	lsl.w	r3, r2, r3
 80025e0:	43db      	mvns	r3, r3
 80025e2:	69ba      	ldr	r2, [r7, #24]
 80025e4:	4013      	ands	r3, r2
 80025e6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	691a      	ldr	r2, [r3, #16]
 80025ec:	69fb      	ldr	r3, [r7, #28]
 80025ee:	f003 0307 	and.w	r3, r3, #7
 80025f2:	009b      	lsls	r3, r3, #2
 80025f4:	fa02 f303 	lsl.w	r3, r2, r3
 80025f8:	69ba      	ldr	r2, [r7, #24]
 80025fa:	4313      	orrs	r3, r2
 80025fc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80025fe:	69fb      	ldr	r3, [r7, #28]
 8002600:	08da      	lsrs	r2, r3, #3
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	3208      	adds	r2, #8
 8002606:	69b9      	ldr	r1, [r7, #24]
 8002608:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002612:	69fb      	ldr	r3, [r7, #28]
 8002614:	005b      	lsls	r3, r3, #1
 8002616:	2203      	movs	r2, #3
 8002618:	fa02 f303 	lsl.w	r3, r2, r3
 800261c:	43db      	mvns	r3, r3
 800261e:	69ba      	ldr	r2, [r7, #24]
 8002620:	4013      	ands	r3, r2
 8002622:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	685b      	ldr	r3, [r3, #4]
 8002628:	f003 0203 	and.w	r2, r3, #3
 800262c:	69fb      	ldr	r3, [r7, #28]
 800262e:	005b      	lsls	r3, r3, #1
 8002630:	fa02 f303 	lsl.w	r3, r2, r3
 8002634:	69ba      	ldr	r2, [r7, #24]
 8002636:	4313      	orrs	r3, r2
 8002638:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	69ba      	ldr	r2, [r7, #24]
 800263e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	685b      	ldr	r3, [r3, #4]
 8002644:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002648:	2b00      	cmp	r3, #0
 800264a:	f000 80be 	beq.w	80027ca <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800264e:	4b66      	ldr	r3, [pc, #408]	; (80027e8 <HAL_GPIO_Init+0x324>)
 8002650:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002652:	4a65      	ldr	r2, [pc, #404]	; (80027e8 <HAL_GPIO_Init+0x324>)
 8002654:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002658:	6453      	str	r3, [r2, #68]	; 0x44
 800265a:	4b63      	ldr	r3, [pc, #396]	; (80027e8 <HAL_GPIO_Init+0x324>)
 800265c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800265e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002662:	60fb      	str	r3, [r7, #12]
 8002664:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8002666:	4a61      	ldr	r2, [pc, #388]	; (80027ec <HAL_GPIO_Init+0x328>)
 8002668:	69fb      	ldr	r3, [r7, #28]
 800266a:	089b      	lsrs	r3, r3, #2
 800266c:	3302      	adds	r3, #2
 800266e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002672:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002674:	69fb      	ldr	r3, [r7, #28]
 8002676:	f003 0303 	and.w	r3, r3, #3
 800267a:	009b      	lsls	r3, r3, #2
 800267c:	220f      	movs	r2, #15
 800267e:	fa02 f303 	lsl.w	r3, r2, r3
 8002682:	43db      	mvns	r3, r3
 8002684:	69ba      	ldr	r2, [r7, #24]
 8002686:	4013      	ands	r3, r2
 8002688:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	4a58      	ldr	r2, [pc, #352]	; (80027f0 <HAL_GPIO_Init+0x32c>)
 800268e:	4293      	cmp	r3, r2
 8002690:	d037      	beq.n	8002702 <HAL_GPIO_Init+0x23e>
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	4a57      	ldr	r2, [pc, #348]	; (80027f4 <HAL_GPIO_Init+0x330>)
 8002696:	4293      	cmp	r3, r2
 8002698:	d031      	beq.n	80026fe <HAL_GPIO_Init+0x23a>
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	4a56      	ldr	r2, [pc, #344]	; (80027f8 <HAL_GPIO_Init+0x334>)
 800269e:	4293      	cmp	r3, r2
 80026a0:	d02b      	beq.n	80026fa <HAL_GPIO_Init+0x236>
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	4a55      	ldr	r2, [pc, #340]	; (80027fc <HAL_GPIO_Init+0x338>)
 80026a6:	4293      	cmp	r3, r2
 80026a8:	d025      	beq.n	80026f6 <HAL_GPIO_Init+0x232>
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	4a54      	ldr	r2, [pc, #336]	; (8002800 <HAL_GPIO_Init+0x33c>)
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d01f      	beq.n	80026f2 <HAL_GPIO_Init+0x22e>
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	4a53      	ldr	r2, [pc, #332]	; (8002804 <HAL_GPIO_Init+0x340>)
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d019      	beq.n	80026ee <HAL_GPIO_Init+0x22a>
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	4a52      	ldr	r2, [pc, #328]	; (8002808 <HAL_GPIO_Init+0x344>)
 80026be:	4293      	cmp	r3, r2
 80026c0:	d013      	beq.n	80026ea <HAL_GPIO_Init+0x226>
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	4a51      	ldr	r2, [pc, #324]	; (800280c <HAL_GPIO_Init+0x348>)
 80026c6:	4293      	cmp	r3, r2
 80026c8:	d00d      	beq.n	80026e6 <HAL_GPIO_Init+0x222>
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	4a50      	ldr	r2, [pc, #320]	; (8002810 <HAL_GPIO_Init+0x34c>)
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d007      	beq.n	80026e2 <HAL_GPIO_Init+0x21e>
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	4a4f      	ldr	r2, [pc, #316]	; (8002814 <HAL_GPIO_Init+0x350>)
 80026d6:	4293      	cmp	r3, r2
 80026d8:	d101      	bne.n	80026de <HAL_GPIO_Init+0x21a>
 80026da:	2309      	movs	r3, #9
 80026dc:	e012      	b.n	8002704 <HAL_GPIO_Init+0x240>
 80026de:	230a      	movs	r3, #10
 80026e0:	e010      	b.n	8002704 <HAL_GPIO_Init+0x240>
 80026e2:	2308      	movs	r3, #8
 80026e4:	e00e      	b.n	8002704 <HAL_GPIO_Init+0x240>
 80026e6:	2307      	movs	r3, #7
 80026e8:	e00c      	b.n	8002704 <HAL_GPIO_Init+0x240>
 80026ea:	2306      	movs	r3, #6
 80026ec:	e00a      	b.n	8002704 <HAL_GPIO_Init+0x240>
 80026ee:	2305      	movs	r3, #5
 80026f0:	e008      	b.n	8002704 <HAL_GPIO_Init+0x240>
 80026f2:	2304      	movs	r3, #4
 80026f4:	e006      	b.n	8002704 <HAL_GPIO_Init+0x240>
 80026f6:	2303      	movs	r3, #3
 80026f8:	e004      	b.n	8002704 <HAL_GPIO_Init+0x240>
 80026fa:	2302      	movs	r3, #2
 80026fc:	e002      	b.n	8002704 <HAL_GPIO_Init+0x240>
 80026fe:	2301      	movs	r3, #1
 8002700:	e000      	b.n	8002704 <HAL_GPIO_Init+0x240>
 8002702:	2300      	movs	r3, #0
 8002704:	69fa      	ldr	r2, [r7, #28]
 8002706:	f002 0203 	and.w	r2, r2, #3
 800270a:	0092      	lsls	r2, r2, #2
 800270c:	4093      	lsls	r3, r2
 800270e:	69ba      	ldr	r2, [r7, #24]
 8002710:	4313      	orrs	r3, r2
 8002712:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002714:	4935      	ldr	r1, [pc, #212]	; (80027ec <HAL_GPIO_Init+0x328>)
 8002716:	69fb      	ldr	r3, [r7, #28]
 8002718:	089b      	lsrs	r3, r3, #2
 800271a:	3302      	adds	r3, #2
 800271c:	69ba      	ldr	r2, [r7, #24]
 800271e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002722:	4b3d      	ldr	r3, [pc, #244]	; (8002818 <HAL_GPIO_Init+0x354>)
 8002724:	689b      	ldr	r3, [r3, #8]
 8002726:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002728:	693b      	ldr	r3, [r7, #16]
 800272a:	43db      	mvns	r3, r3
 800272c:	69ba      	ldr	r2, [r7, #24]
 800272e:	4013      	ands	r3, r2
 8002730:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	685b      	ldr	r3, [r3, #4]
 8002736:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800273a:	2b00      	cmp	r3, #0
 800273c:	d003      	beq.n	8002746 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800273e:	69ba      	ldr	r2, [r7, #24]
 8002740:	693b      	ldr	r3, [r7, #16]
 8002742:	4313      	orrs	r3, r2
 8002744:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002746:	4a34      	ldr	r2, [pc, #208]	; (8002818 <HAL_GPIO_Init+0x354>)
 8002748:	69bb      	ldr	r3, [r7, #24]
 800274a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800274c:	4b32      	ldr	r3, [pc, #200]	; (8002818 <HAL_GPIO_Init+0x354>)
 800274e:	68db      	ldr	r3, [r3, #12]
 8002750:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002752:	693b      	ldr	r3, [r7, #16]
 8002754:	43db      	mvns	r3, r3
 8002756:	69ba      	ldr	r2, [r7, #24]
 8002758:	4013      	ands	r3, r2
 800275a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002764:	2b00      	cmp	r3, #0
 8002766:	d003      	beq.n	8002770 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002768:	69ba      	ldr	r2, [r7, #24]
 800276a:	693b      	ldr	r3, [r7, #16]
 800276c:	4313      	orrs	r3, r2
 800276e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002770:	4a29      	ldr	r2, [pc, #164]	; (8002818 <HAL_GPIO_Init+0x354>)
 8002772:	69bb      	ldr	r3, [r7, #24]
 8002774:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002776:	4b28      	ldr	r3, [pc, #160]	; (8002818 <HAL_GPIO_Init+0x354>)
 8002778:	685b      	ldr	r3, [r3, #4]
 800277a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800277c:	693b      	ldr	r3, [r7, #16]
 800277e:	43db      	mvns	r3, r3
 8002780:	69ba      	ldr	r2, [r7, #24]
 8002782:	4013      	ands	r3, r2
 8002784:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	685b      	ldr	r3, [r3, #4]
 800278a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800278e:	2b00      	cmp	r3, #0
 8002790:	d003      	beq.n	800279a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002792:	69ba      	ldr	r2, [r7, #24]
 8002794:	693b      	ldr	r3, [r7, #16]
 8002796:	4313      	orrs	r3, r2
 8002798:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800279a:	4a1f      	ldr	r2, [pc, #124]	; (8002818 <HAL_GPIO_Init+0x354>)
 800279c:	69bb      	ldr	r3, [r7, #24]
 800279e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80027a0:	4b1d      	ldr	r3, [pc, #116]	; (8002818 <HAL_GPIO_Init+0x354>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027a6:	693b      	ldr	r3, [r7, #16]
 80027a8:	43db      	mvns	r3, r3
 80027aa:	69ba      	ldr	r2, [r7, #24]
 80027ac:	4013      	ands	r3, r2
 80027ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	685b      	ldr	r3, [r3, #4]
 80027b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d003      	beq.n	80027c4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80027bc:	69ba      	ldr	r2, [r7, #24]
 80027be:	693b      	ldr	r3, [r7, #16]
 80027c0:	4313      	orrs	r3, r2
 80027c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80027c4:	4a14      	ldr	r2, [pc, #80]	; (8002818 <HAL_GPIO_Init+0x354>)
 80027c6:	69bb      	ldr	r3, [r7, #24]
 80027c8:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 80027ca:	69fb      	ldr	r3, [r7, #28]
 80027cc:	3301      	adds	r3, #1
 80027ce:	61fb      	str	r3, [r7, #28]
 80027d0:	69fb      	ldr	r3, [r7, #28]
 80027d2:	2b0f      	cmp	r3, #15
 80027d4:	f67f ae86 	bls.w	80024e4 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80027d8:	bf00      	nop
 80027da:	bf00      	nop
 80027dc:	3724      	adds	r7, #36	; 0x24
 80027de:	46bd      	mov	sp, r7
 80027e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e4:	4770      	bx	lr
 80027e6:	bf00      	nop
 80027e8:	40023800 	.word	0x40023800
 80027ec:	40013800 	.word	0x40013800
 80027f0:	40020000 	.word	0x40020000
 80027f4:	40020400 	.word	0x40020400
 80027f8:	40020800 	.word	0x40020800
 80027fc:	40020c00 	.word	0x40020c00
 8002800:	40021000 	.word	0x40021000
 8002804:	40021400 	.word	0x40021400
 8002808:	40021800 	.word	0x40021800
 800280c:	40021c00 	.word	0x40021c00
 8002810:	40022000 	.word	0x40022000
 8002814:	40022400 	.word	0x40022400
 8002818:	40013c00 	.word	0x40013c00

0800281c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800281c:	b480      	push	{r7}
 800281e:	b083      	sub	sp, #12
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
 8002824:	460b      	mov	r3, r1
 8002826:	807b      	strh	r3, [r7, #2]
 8002828:	4613      	mov	r3, r2
 800282a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800282c:	787b      	ldrb	r3, [r7, #1]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d003      	beq.n	800283a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002832:	887a      	ldrh	r2, [r7, #2]
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002838:	e003      	b.n	8002842 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800283a:	887b      	ldrh	r3, [r7, #2]
 800283c:	041a      	lsls	r2, r3, #16
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	619a      	str	r2, [r3, #24]
}
 8002842:	bf00      	nop
 8002844:	370c      	adds	r7, #12
 8002846:	46bd      	mov	sp, r7
 8002848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284c:	4770      	bx	lr

0800284e <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800284e:	b480      	push	{r7}
 8002850:	b085      	sub	sp, #20
 8002852:	af00      	add	r7, sp, #0
 8002854:	6078      	str	r0, [r7, #4]
 8002856:	460b      	mov	r3, r1
 8002858:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	695b      	ldr	r3, [r3, #20]
 800285e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002860:	887a      	ldrh	r2, [r7, #2]
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	4013      	ands	r3, r2
 8002866:	041a      	lsls	r2, r3, #16
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	43d9      	mvns	r1, r3
 800286c:	887b      	ldrh	r3, [r7, #2]
 800286e:	400b      	ands	r3, r1
 8002870:	431a      	orrs	r2, r3
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	619a      	str	r2, [r3, #24]
}
 8002876:	bf00      	nop
 8002878:	3714      	adds	r7, #20
 800287a:	46bd      	mov	sp, r7
 800287c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002880:	4770      	bx	lr
	...

08002884 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b086      	sub	sp, #24
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800288c:	2300      	movs	r3, #0
 800288e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	2b00      	cmp	r3, #0
 8002894:	d101      	bne.n	800289a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8002896:	2301      	movs	r3, #1
 8002898:	e29b      	b.n	8002dd2 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f003 0301 	and.w	r3, r3, #1
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	f000 8087 	beq.w	80029b6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80028a8:	4b96      	ldr	r3, [pc, #600]	; (8002b04 <HAL_RCC_OscConfig+0x280>)
 80028aa:	689b      	ldr	r3, [r3, #8]
 80028ac:	f003 030c 	and.w	r3, r3, #12
 80028b0:	2b04      	cmp	r3, #4
 80028b2:	d00c      	beq.n	80028ce <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80028b4:	4b93      	ldr	r3, [pc, #588]	; (8002b04 <HAL_RCC_OscConfig+0x280>)
 80028b6:	689b      	ldr	r3, [r3, #8]
 80028b8:	f003 030c 	and.w	r3, r3, #12
 80028bc:	2b08      	cmp	r3, #8
 80028be:	d112      	bne.n	80028e6 <HAL_RCC_OscConfig+0x62>
 80028c0:	4b90      	ldr	r3, [pc, #576]	; (8002b04 <HAL_RCC_OscConfig+0x280>)
 80028c2:	685b      	ldr	r3, [r3, #4]
 80028c4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80028c8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80028cc:	d10b      	bne.n	80028e6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028ce:	4b8d      	ldr	r3, [pc, #564]	; (8002b04 <HAL_RCC_OscConfig+0x280>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d06c      	beq.n	80029b4 <HAL_RCC_OscConfig+0x130>
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	685b      	ldr	r3, [r3, #4]
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d168      	bne.n	80029b4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80028e2:	2301      	movs	r3, #1
 80028e4:	e275      	b.n	8002dd2 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	685b      	ldr	r3, [r3, #4]
 80028ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80028ee:	d106      	bne.n	80028fe <HAL_RCC_OscConfig+0x7a>
 80028f0:	4b84      	ldr	r3, [pc, #528]	; (8002b04 <HAL_RCC_OscConfig+0x280>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4a83      	ldr	r2, [pc, #524]	; (8002b04 <HAL_RCC_OscConfig+0x280>)
 80028f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028fa:	6013      	str	r3, [r2, #0]
 80028fc:	e02e      	b.n	800295c <HAL_RCC_OscConfig+0xd8>
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	685b      	ldr	r3, [r3, #4]
 8002902:	2b00      	cmp	r3, #0
 8002904:	d10c      	bne.n	8002920 <HAL_RCC_OscConfig+0x9c>
 8002906:	4b7f      	ldr	r3, [pc, #508]	; (8002b04 <HAL_RCC_OscConfig+0x280>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	4a7e      	ldr	r2, [pc, #504]	; (8002b04 <HAL_RCC_OscConfig+0x280>)
 800290c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002910:	6013      	str	r3, [r2, #0]
 8002912:	4b7c      	ldr	r3, [pc, #496]	; (8002b04 <HAL_RCC_OscConfig+0x280>)
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	4a7b      	ldr	r2, [pc, #492]	; (8002b04 <HAL_RCC_OscConfig+0x280>)
 8002918:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800291c:	6013      	str	r3, [r2, #0]
 800291e:	e01d      	b.n	800295c <HAL_RCC_OscConfig+0xd8>
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	685b      	ldr	r3, [r3, #4]
 8002924:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002928:	d10c      	bne.n	8002944 <HAL_RCC_OscConfig+0xc0>
 800292a:	4b76      	ldr	r3, [pc, #472]	; (8002b04 <HAL_RCC_OscConfig+0x280>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	4a75      	ldr	r2, [pc, #468]	; (8002b04 <HAL_RCC_OscConfig+0x280>)
 8002930:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002934:	6013      	str	r3, [r2, #0]
 8002936:	4b73      	ldr	r3, [pc, #460]	; (8002b04 <HAL_RCC_OscConfig+0x280>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	4a72      	ldr	r2, [pc, #456]	; (8002b04 <HAL_RCC_OscConfig+0x280>)
 800293c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002940:	6013      	str	r3, [r2, #0]
 8002942:	e00b      	b.n	800295c <HAL_RCC_OscConfig+0xd8>
 8002944:	4b6f      	ldr	r3, [pc, #444]	; (8002b04 <HAL_RCC_OscConfig+0x280>)
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	4a6e      	ldr	r2, [pc, #440]	; (8002b04 <HAL_RCC_OscConfig+0x280>)
 800294a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800294e:	6013      	str	r3, [r2, #0]
 8002950:	4b6c      	ldr	r3, [pc, #432]	; (8002b04 <HAL_RCC_OscConfig+0x280>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	4a6b      	ldr	r2, [pc, #428]	; (8002b04 <HAL_RCC_OscConfig+0x280>)
 8002956:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800295a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	685b      	ldr	r3, [r3, #4]
 8002960:	2b00      	cmp	r3, #0
 8002962:	d013      	beq.n	800298c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002964:	f7fe fed8 	bl	8001718 <HAL_GetTick>
 8002968:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800296a:	e008      	b.n	800297e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800296c:	f7fe fed4 	bl	8001718 <HAL_GetTick>
 8002970:	4602      	mov	r2, r0
 8002972:	693b      	ldr	r3, [r7, #16]
 8002974:	1ad3      	subs	r3, r2, r3
 8002976:	2b64      	cmp	r3, #100	; 0x64
 8002978:	d901      	bls.n	800297e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800297a:	2303      	movs	r3, #3
 800297c:	e229      	b.n	8002dd2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800297e:	4b61      	ldr	r3, [pc, #388]	; (8002b04 <HAL_RCC_OscConfig+0x280>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002986:	2b00      	cmp	r3, #0
 8002988:	d0f0      	beq.n	800296c <HAL_RCC_OscConfig+0xe8>
 800298a:	e014      	b.n	80029b6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800298c:	f7fe fec4 	bl	8001718 <HAL_GetTick>
 8002990:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002992:	e008      	b.n	80029a6 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002994:	f7fe fec0 	bl	8001718 <HAL_GetTick>
 8002998:	4602      	mov	r2, r0
 800299a:	693b      	ldr	r3, [r7, #16]
 800299c:	1ad3      	subs	r3, r2, r3
 800299e:	2b64      	cmp	r3, #100	; 0x64
 80029a0:	d901      	bls.n	80029a6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80029a2:	2303      	movs	r3, #3
 80029a4:	e215      	b.n	8002dd2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80029a6:	4b57      	ldr	r3, [pc, #348]	; (8002b04 <HAL_RCC_OscConfig+0x280>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d1f0      	bne.n	8002994 <HAL_RCC_OscConfig+0x110>
 80029b2:	e000      	b.n	80029b6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f003 0302 	and.w	r3, r3, #2
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d069      	beq.n	8002a96 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80029c2:	4b50      	ldr	r3, [pc, #320]	; (8002b04 <HAL_RCC_OscConfig+0x280>)
 80029c4:	689b      	ldr	r3, [r3, #8]
 80029c6:	f003 030c 	and.w	r3, r3, #12
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d00b      	beq.n	80029e6 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80029ce:	4b4d      	ldr	r3, [pc, #308]	; (8002b04 <HAL_RCC_OscConfig+0x280>)
 80029d0:	689b      	ldr	r3, [r3, #8]
 80029d2:	f003 030c 	and.w	r3, r3, #12
 80029d6:	2b08      	cmp	r3, #8
 80029d8:	d11c      	bne.n	8002a14 <HAL_RCC_OscConfig+0x190>
 80029da:	4b4a      	ldr	r3, [pc, #296]	; (8002b04 <HAL_RCC_OscConfig+0x280>)
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d116      	bne.n	8002a14 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80029e6:	4b47      	ldr	r3, [pc, #284]	; (8002b04 <HAL_RCC_OscConfig+0x280>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f003 0302 	and.w	r3, r3, #2
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d005      	beq.n	80029fe <HAL_RCC_OscConfig+0x17a>
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	68db      	ldr	r3, [r3, #12]
 80029f6:	2b01      	cmp	r3, #1
 80029f8:	d001      	beq.n	80029fe <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80029fa:	2301      	movs	r3, #1
 80029fc:	e1e9      	b.n	8002dd2 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029fe:	4b41      	ldr	r3, [pc, #260]	; (8002b04 <HAL_RCC_OscConfig+0x280>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	691b      	ldr	r3, [r3, #16]
 8002a0a:	00db      	lsls	r3, r3, #3
 8002a0c:	493d      	ldr	r1, [pc, #244]	; (8002b04 <HAL_RCC_OscConfig+0x280>)
 8002a0e:	4313      	orrs	r3, r2
 8002a10:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a12:	e040      	b.n	8002a96 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	68db      	ldr	r3, [r3, #12]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d023      	beq.n	8002a64 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a1c:	4b39      	ldr	r3, [pc, #228]	; (8002b04 <HAL_RCC_OscConfig+0x280>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	4a38      	ldr	r2, [pc, #224]	; (8002b04 <HAL_RCC_OscConfig+0x280>)
 8002a22:	f043 0301 	orr.w	r3, r3, #1
 8002a26:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a28:	f7fe fe76 	bl	8001718 <HAL_GetTick>
 8002a2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a2e:	e008      	b.n	8002a42 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a30:	f7fe fe72 	bl	8001718 <HAL_GetTick>
 8002a34:	4602      	mov	r2, r0
 8002a36:	693b      	ldr	r3, [r7, #16]
 8002a38:	1ad3      	subs	r3, r2, r3
 8002a3a:	2b02      	cmp	r3, #2
 8002a3c:	d901      	bls.n	8002a42 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8002a3e:	2303      	movs	r3, #3
 8002a40:	e1c7      	b.n	8002dd2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a42:	4b30      	ldr	r3, [pc, #192]	; (8002b04 <HAL_RCC_OscConfig+0x280>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f003 0302 	and.w	r3, r3, #2
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d0f0      	beq.n	8002a30 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a4e:	4b2d      	ldr	r3, [pc, #180]	; (8002b04 <HAL_RCC_OscConfig+0x280>)
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	691b      	ldr	r3, [r3, #16]
 8002a5a:	00db      	lsls	r3, r3, #3
 8002a5c:	4929      	ldr	r1, [pc, #164]	; (8002b04 <HAL_RCC_OscConfig+0x280>)
 8002a5e:	4313      	orrs	r3, r2
 8002a60:	600b      	str	r3, [r1, #0]
 8002a62:	e018      	b.n	8002a96 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a64:	4b27      	ldr	r3, [pc, #156]	; (8002b04 <HAL_RCC_OscConfig+0x280>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4a26      	ldr	r2, [pc, #152]	; (8002b04 <HAL_RCC_OscConfig+0x280>)
 8002a6a:	f023 0301 	bic.w	r3, r3, #1
 8002a6e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a70:	f7fe fe52 	bl	8001718 <HAL_GetTick>
 8002a74:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a76:	e008      	b.n	8002a8a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a78:	f7fe fe4e 	bl	8001718 <HAL_GetTick>
 8002a7c:	4602      	mov	r2, r0
 8002a7e:	693b      	ldr	r3, [r7, #16]
 8002a80:	1ad3      	subs	r3, r2, r3
 8002a82:	2b02      	cmp	r3, #2
 8002a84:	d901      	bls.n	8002a8a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002a86:	2303      	movs	r3, #3
 8002a88:	e1a3      	b.n	8002dd2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a8a:	4b1e      	ldr	r3, [pc, #120]	; (8002b04 <HAL_RCC_OscConfig+0x280>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f003 0302 	and.w	r3, r3, #2
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d1f0      	bne.n	8002a78 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f003 0308 	and.w	r3, r3, #8
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d038      	beq.n	8002b14 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	695b      	ldr	r3, [r3, #20]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d019      	beq.n	8002ade <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002aaa:	4b16      	ldr	r3, [pc, #88]	; (8002b04 <HAL_RCC_OscConfig+0x280>)
 8002aac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002aae:	4a15      	ldr	r2, [pc, #84]	; (8002b04 <HAL_RCC_OscConfig+0x280>)
 8002ab0:	f043 0301 	orr.w	r3, r3, #1
 8002ab4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ab6:	f7fe fe2f 	bl	8001718 <HAL_GetTick>
 8002aba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002abc:	e008      	b.n	8002ad0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002abe:	f7fe fe2b 	bl	8001718 <HAL_GetTick>
 8002ac2:	4602      	mov	r2, r0
 8002ac4:	693b      	ldr	r3, [r7, #16]
 8002ac6:	1ad3      	subs	r3, r2, r3
 8002ac8:	2b02      	cmp	r3, #2
 8002aca:	d901      	bls.n	8002ad0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002acc:	2303      	movs	r3, #3
 8002ace:	e180      	b.n	8002dd2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ad0:	4b0c      	ldr	r3, [pc, #48]	; (8002b04 <HAL_RCC_OscConfig+0x280>)
 8002ad2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ad4:	f003 0302 	and.w	r3, r3, #2
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d0f0      	beq.n	8002abe <HAL_RCC_OscConfig+0x23a>
 8002adc:	e01a      	b.n	8002b14 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ade:	4b09      	ldr	r3, [pc, #36]	; (8002b04 <HAL_RCC_OscConfig+0x280>)
 8002ae0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ae2:	4a08      	ldr	r2, [pc, #32]	; (8002b04 <HAL_RCC_OscConfig+0x280>)
 8002ae4:	f023 0301 	bic.w	r3, r3, #1
 8002ae8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002aea:	f7fe fe15 	bl	8001718 <HAL_GetTick>
 8002aee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002af0:	e00a      	b.n	8002b08 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002af2:	f7fe fe11 	bl	8001718 <HAL_GetTick>
 8002af6:	4602      	mov	r2, r0
 8002af8:	693b      	ldr	r3, [r7, #16]
 8002afa:	1ad3      	subs	r3, r2, r3
 8002afc:	2b02      	cmp	r3, #2
 8002afe:	d903      	bls.n	8002b08 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002b00:	2303      	movs	r3, #3
 8002b02:	e166      	b.n	8002dd2 <HAL_RCC_OscConfig+0x54e>
 8002b04:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b08:	4b92      	ldr	r3, [pc, #584]	; (8002d54 <HAL_RCC_OscConfig+0x4d0>)
 8002b0a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002b0c:	f003 0302 	and.w	r3, r3, #2
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d1ee      	bne.n	8002af2 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f003 0304 	and.w	r3, r3, #4
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	f000 80a4 	beq.w	8002c6a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b22:	4b8c      	ldr	r3, [pc, #560]	; (8002d54 <HAL_RCC_OscConfig+0x4d0>)
 8002b24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d10d      	bne.n	8002b4a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b2e:	4b89      	ldr	r3, [pc, #548]	; (8002d54 <HAL_RCC_OscConfig+0x4d0>)
 8002b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b32:	4a88      	ldr	r2, [pc, #544]	; (8002d54 <HAL_RCC_OscConfig+0x4d0>)
 8002b34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b38:	6413      	str	r3, [r2, #64]	; 0x40
 8002b3a:	4b86      	ldr	r3, [pc, #536]	; (8002d54 <HAL_RCC_OscConfig+0x4d0>)
 8002b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b42:	60bb      	str	r3, [r7, #8]
 8002b44:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b46:	2301      	movs	r3, #1
 8002b48:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b4a:	4b83      	ldr	r3, [pc, #524]	; (8002d58 <HAL_RCC_OscConfig+0x4d4>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d118      	bne.n	8002b88 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002b56:	4b80      	ldr	r3, [pc, #512]	; (8002d58 <HAL_RCC_OscConfig+0x4d4>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	4a7f      	ldr	r2, [pc, #508]	; (8002d58 <HAL_RCC_OscConfig+0x4d4>)
 8002b5c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b60:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b62:	f7fe fdd9 	bl	8001718 <HAL_GetTick>
 8002b66:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b68:	e008      	b.n	8002b7c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b6a:	f7fe fdd5 	bl	8001718 <HAL_GetTick>
 8002b6e:	4602      	mov	r2, r0
 8002b70:	693b      	ldr	r3, [r7, #16]
 8002b72:	1ad3      	subs	r3, r2, r3
 8002b74:	2b64      	cmp	r3, #100	; 0x64
 8002b76:	d901      	bls.n	8002b7c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002b78:	2303      	movs	r3, #3
 8002b7a:	e12a      	b.n	8002dd2 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b7c:	4b76      	ldr	r3, [pc, #472]	; (8002d58 <HAL_RCC_OscConfig+0x4d4>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d0f0      	beq.n	8002b6a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	689b      	ldr	r3, [r3, #8]
 8002b8c:	2b01      	cmp	r3, #1
 8002b8e:	d106      	bne.n	8002b9e <HAL_RCC_OscConfig+0x31a>
 8002b90:	4b70      	ldr	r3, [pc, #448]	; (8002d54 <HAL_RCC_OscConfig+0x4d0>)
 8002b92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b94:	4a6f      	ldr	r2, [pc, #444]	; (8002d54 <HAL_RCC_OscConfig+0x4d0>)
 8002b96:	f043 0301 	orr.w	r3, r3, #1
 8002b9a:	6713      	str	r3, [r2, #112]	; 0x70
 8002b9c:	e02d      	b.n	8002bfa <HAL_RCC_OscConfig+0x376>
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	689b      	ldr	r3, [r3, #8]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d10c      	bne.n	8002bc0 <HAL_RCC_OscConfig+0x33c>
 8002ba6:	4b6b      	ldr	r3, [pc, #428]	; (8002d54 <HAL_RCC_OscConfig+0x4d0>)
 8002ba8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002baa:	4a6a      	ldr	r2, [pc, #424]	; (8002d54 <HAL_RCC_OscConfig+0x4d0>)
 8002bac:	f023 0301 	bic.w	r3, r3, #1
 8002bb0:	6713      	str	r3, [r2, #112]	; 0x70
 8002bb2:	4b68      	ldr	r3, [pc, #416]	; (8002d54 <HAL_RCC_OscConfig+0x4d0>)
 8002bb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bb6:	4a67      	ldr	r2, [pc, #412]	; (8002d54 <HAL_RCC_OscConfig+0x4d0>)
 8002bb8:	f023 0304 	bic.w	r3, r3, #4
 8002bbc:	6713      	str	r3, [r2, #112]	; 0x70
 8002bbe:	e01c      	b.n	8002bfa <HAL_RCC_OscConfig+0x376>
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	689b      	ldr	r3, [r3, #8]
 8002bc4:	2b05      	cmp	r3, #5
 8002bc6:	d10c      	bne.n	8002be2 <HAL_RCC_OscConfig+0x35e>
 8002bc8:	4b62      	ldr	r3, [pc, #392]	; (8002d54 <HAL_RCC_OscConfig+0x4d0>)
 8002bca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bcc:	4a61      	ldr	r2, [pc, #388]	; (8002d54 <HAL_RCC_OscConfig+0x4d0>)
 8002bce:	f043 0304 	orr.w	r3, r3, #4
 8002bd2:	6713      	str	r3, [r2, #112]	; 0x70
 8002bd4:	4b5f      	ldr	r3, [pc, #380]	; (8002d54 <HAL_RCC_OscConfig+0x4d0>)
 8002bd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bd8:	4a5e      	ldr	r2, [pc, #376]	; (8002d54 <HAL_RCC_OscConfig+0x4d0>)
 8002bda:	f043 0301 	orr.w	r3, r3, #1
 8002bde:	6713      	str	r3, [r2, #112]	; 0x70
 8002be0:	e00b      	b.n	8002bfa <HAL_RCC_OscConfig+0x376>
 8002be2:	4b5c      	ldr	r3, [pc, #368]	; (8002d54 <HAL_RCC_OscConfig+0x4d0>)
 8002be4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002be6:	4a5b      	ldr	r2, [pc, #364]	; (8002d54 <HAL_RCC_OscConfig+0x4d0>)
 8002be8:	f023 0301 	bic.w	r3, r3, #1
 8002bec:	6713      	str	r3, [r2, #112]	; 0x70
 8002bee:	4b59      	ldr	r3, [pc, #356]	; (8002d54 <HAL_RCC_OscConfig+0x4d0>)
 8002bf0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bf2:	4a58      	ldr	r2, [pc, #352]	; (8002d54 <HAL_RCC_OscConfig+0x4d0>)
 8002bf4:	f023 0304 	bic.w	r3, r3, #4
 8002bf8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	689b      	ldr	r3, [r3, #8]
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d015      	beq.n	8002c2e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c02:	f7fe fd89 	bl	8001718 <HAL_GetTick>
 8002c06:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c08:	e00a      	b.n	8002c20 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c0a:	f7fe fd85 	bl	8001718 <HAL_GetTick>
 8002c0e:	4602      	mov	r2, r0
 8002c10:	693b      	ldr	r3, [r7, #16]
 8002c12:	1ad3      	subs	r3, r2, r3
 8002c14:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c18:	4293      	cmp	r3, r2
 8002c1a:	d901      	bls.n	8002c20 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002c1c:	2303      	movs	r3, #3
 8002c1e:	e0d8      	b.n	8002dd2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c20:	4b4c      	ldr	r3, [pc, #304]	; (8002d54 <HAL_RCC_OscConfig+0x4d0>)
 8002c22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c24:	f003 0302 	and.w	r3, r3, #2
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d0ee      	beq.n	8002c0a <HAL_RCC_OscConfig+0x386>
 8002c2c:	e014      	b.n	8002c58 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c2e:	f7fe fd73 	bl	8001718 <HAL_GetTick>
 8002c32:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c34:	e00a      	b.n	8002c4c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c36:	f7fe fd6f 	bl	8001718 <HAL_GetTick>
 8002c3a:	4602      	mov	r2, r0
 8002c3c:	693b      	ldr	r3, [r7, #16]
 8002c3e:	1ad3      	subs	r3, r2, r3
 8002c40:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c44:	4293      	cmp	r3, r2
 8002c46:	d901      	bls.n	8002c4c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002c48:	2303      	movs	r3, #3
 8002c4a:	e0c2      	b.n	8002dd2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c4c:	4b41      	ldr	r3, [pc, #260]	; (8002d54 <HAL_RCC_OscConfig+0x4d0>)
 8002c4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c50:	f003 0302 	and.w	r3, r3, #2
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d1ee      	bne.n	8002c36 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002c58:	7dfb      	ldrb	r3, [r7, #23]
 8002c5a:	2b01      	cmp	r3, #1
 8002c5c:	d105      	bne.n	8002c6a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c5e:	4b3d      	ldr	r3, [pc, #244]	; (8002d54 <HAL_RCC_OscConfig+0x4d0>)
 8002c60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c62:	4a3c      	ldr	r2, [pc, #240]	; (8002d54 <HAL_RCC_OscConfig+0x4d0>)
 8002c64:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002c68:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	699b      	ldr	r3, [r3, #24]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	f000 80ae 	beq.w	8002dd0 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002c74:	4b37      	ldr	r3, [pc, #220]	; (8002d54 <HAL_RCC_OscConfig+0x4d0>)
 8002c76:	689b      	ldr	r3, [r3, #8]
 8002c78:	f003 030c 	and.w	r3, r3, #12
 8002c7c:	2b08      	cmp	r3, #8
 8002c7e:	d06d      	beq.n	8002d5c <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	699b      	ldr	r3, [r3, #24]
 8002c84:	2b02      	cmp	r3, #2
 8002c86:	d14b      	bne.n	8002d20 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c88:	4b32      	ldr	r3, [pc, #200]	; (8002d54 <HAL_RCC_OscConfig+0x4d0>)
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4a31      	ldr	r2, [pc, #196]	; (8002d54 <HAL_RCC_OscConfig+0x4d0>)
 8002c8e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002c92:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c94:	f7fe fd40 	bl	8001718 <HAL_GetTick>
 8002c98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c9a:	e008      	b.n	8002cae <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c9c:	f7fe fd3c 	bl	8001718 <HAL_GetTick>
 8002ca0:	4602      	mov	r2, r0
 8002ca2:	693b      	ldr	r3, [r7, #16]
 8002ca4:	1ad3      	subs	r3, r2, r3
 8002ca6:	2b02      	cmp	r3, #2
 8002ca8:	d901      	bls.n	8002cae <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8002caa:	2303      	movs	r3, #3
 8002cac:	e091      	b.n	8002dd2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002cae:	4b29      	ldr	r3, [pc, #164]	; (8002d54 <HAL_RCC_OscConfig+0x4d0>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d1f0      	bne.n	8002c9c <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	69da      	ldr	r2, [r3, #28]
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6a1b      	ldr	r3, [r3, #32]
 8002cc2:	431a      	orrs	r2, r3
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cc8:	019b      	lsls	r3, r3, #6
 8002cca:	431a      	orrs	r2, r3
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cd0:	085b      	lsrs	r3, r3, #1
 8002cd2:	3b01      	subs	r3, #1
 8002cd4:	041b      	lsls	r3, r3, #16
 8002cd6:	431a      	orrs	r2, r3
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cdc:	061b      	lsls	r3, r3, #24
 8002cde:	431a      	orrs	r2, r3
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ce4:	071b      	lsls	r3, r3, #28
 8002ce6:	491b      	ldr	r1, [pc, #108]	; (8002d54 <HAL_RCC_OscConfig+0x4d0>)
 8002ce8:	4313      	orrs	r3, r2
 8002cea:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002cec:	4b19      	ldr	r3, [pc, #100]	; (8002d54 <HAL_RCC_OscConfig+0x4d0>)
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	4a18      	ldr	r2, [pc, #96]	; (8002d54 <HAL_RCC_OscConfig+0x4d0>)
 8002cf2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002cf6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cf8:	f7fe fd0e 	bl	8001718 <HAL_GetTick>
 8002cfc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002cfe:	e008      	b.n	8002d12 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d00:	f7fe fd0a 	bl	8001718 <HAL_GetTick>
 8002d04:	4602      	mov	r2, r0
 8002d06:	693b      	ldr	r3, [r7, #16]
 8002d08:	1ad3      	subs	r3, r2, r3
 8002d0a:	2b02      	cmp	r3, #2
 8002d0c:	d901      	bls.n	8002d12 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8002d0e:	2303      	movs	r3, #3
 8002d10:	e05f      	b.n	8002dd2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d12:	4b10      	ldr	r3, [pc, #64]	; (8002d54 <HAL_RCC_OscConfig+0x4d0>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d0f0      	beq.n	8002d00 <HAL_RCC_OscConfig+0x47c>
 8002d1e:	e057      	b.n	8002dd0 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d20:	4b0c      	ldr	r3, [pc, #48]	; (8002d54 <HAL_RCC_OscConfig+0x4d0>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	4a0b      	ldr	r2, [pc, #44]	; (8002d54 <HAL_RCC_OscConfig+0x4d0>)
 8002d26:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002d2a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d2c:	f7fe fcf4 	bl	8001718 <HAL_GetTick>
 8002d30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d32:	e008      	b.n	8002d46 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d34:	f7fe fcf0 	bl	8001718 <HAL_GetTick>
 8002d38:	4602      	mov	r2, r0
 8002d3a:	693b      	ldr	r3, [r7, #16]
 8002d3c:	1ad3      	subs	r3, r2, r3
 8002d3e:	2b02      	cmp	r3, #2
 8002d40:	d901      	bls.n	8002d46 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8002d42:	2303      	movs	r3, #3
 8002d44:	e045      	b.n	8002dd2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d46:	4b03      	ldr	r3, [pc, #12]	; (8002d54 <HAL_RCC_OscConfig+0x4d0>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d1f0      	bne.n	8002d34 <HAL_RCC_OscConfig+0x4b0>
 8002d52:	e03d      	b.n	8002dd0 <HAL_RCC_OscConfig+0x54c>
 8002d54:	40023800 	.word	0x40023800
 8002d58:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002d5c:	4b1f      	ldr	r3, [pc, #124]	; (8002ddc <HAL_RCC_OscConfig+0x558>)
 8002d5e:	685b      	ldr	r3, [r3, #4]
 8002d60:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	699b      	ldr	r3, [r3, #24]
 8002d66:	2b01      	cmp	r3, #1
 8002d68:	d030      	beq.n	8002dcc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002d74:	429a      	cmp	r2, r3
 8002d76:	d129      	bne.n	8002dcc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d82:	429a      	cmp	r2, r3
 8002d84:	d122      	bne.n	8002dcc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002d86:	68fa      	ldr	r2, [r7, #12]
 8002d88:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002d8c:	4013      	ands	r3, r2
 8002d8e:	687a      	ldr	r2, [r7, #4]
 8002d90:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002d92:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002d94:	4293      	cmp	r3, r2
 8002d96:	d119      	bne.n	8002dcc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002da2:	085b      	lsrs	r3, r3, #1
 8002da4:	3b01      	subs	r3, #1
 8002da6:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002da8:	429a      	cmp	r2, r3
 8002daa:	d10f      	bne.n	8002dcc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002db6:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002db8:	429a      	cmp	r2, r3
 8002dba:	d107      	bne.n	8002dcc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dc6:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002dc8:	429a      	cmp	r2, r3
 8002dca:	d001      	beq.n	8002dd0 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8002dcc:	2301      	movs	r3, #1
 8002dce:	e000      	b.n	8002dd2 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8002dd0:	2300      	movs	r3, #0
}
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	3718      	adds	r7, #24
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bd80      	pop	{r7, pc}
 8002dda:	bf00      	nop
 8002ddc:	40023800 	.word	0x40023800

08002de0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b084      	sub	sp, #16
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
 8002de8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002dea:	2300      	movs	r3, #0
 8002dec:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d101      	bne.n	8002df8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002df4:	2301      	movs	r3, #1
 8002df6:	e0d0      	b.n	8002f9a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002df8:	4b6a      	ldr	r3, [pc, #424]	; (8002fa4 <HAL_RCC_ClockConfig+0x1c4>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f003 030f 	and.w	r3, r3, #15
 8002e00:	683a      	ldr	r2, [r7, #0]
 8002e02:	429a      	cmp	r2, r3
 8002e04:	d910      	bls.n	8002e28 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e06:	4b67      	ldr	r3, [pc, #412]	; (8002fa4 <HAL_RCC_ClockConfig+0x1c4>)
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f023 020f 	bic.w	r2, r3, #15
 8002e0e:	4965      	ldr	r1, [pc, #404]	; (8002fa4 <HAL_RCC_ClockConfig+0x1c4>)
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	4313      	orrs	r3, r2
 8002e14:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e16:	4b63      	ldr	r3, [pc, #396]	; (8002fa4 <HAL_RCC_ClockConfig+0x1c4>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f003 030f 	and.w	r3, r3, #15
 8002e1e:	683a      	ldr	r2, [r7, #0]
 8002e20:	429a      	cmp	r2, r3
 8002e22:	d001      	beq.n	8002e28 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002e24:	2301      	movs	r3, #1
 8002e26:	e0b8      	b.n	8002f9a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f003 0302 	and.w	r3, r3, #2
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d020      	beq.n	8002e76 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f003 0304 	and.w	r3, r3, #4
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d005      	beq.n	8002e4c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002e40:	4b59      	ldr	r3, [pc, #356]	; (8002fa8 <HAL_RCC_ClockConfig+0x1c8>)
 8002e42:	689b      	ldr	r3, [r3, #8]
 8002e44:	4a58      	ldr	r2, [pc, #352]	; (8002fa8 <HAL_RCC_ClockConfig+0x1c8>)
 8002e46:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002e4a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f003 0308 	and.w	r3, r3, #8
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d005      	beq.n	8002e64 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002e58:	4b53      	ldr	r3, [pc, #332]	; (8002fa8 <HAL_RCC_ClockConfig+0x1c8>)
 8002e5a:	689b      	ldr	r3, [r3, #8]
 8002e5c:	4a52      	ldr	r2, [pc, #328]	; (8002fa8 <HAL_RCC_ClockConfig+0x1c8>)
 8002e5e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002e62:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e64:	4b50      	ldr	r3, [pc, #320]	; (8002fa8 <HAL_RCC_ClockConfig+0x1c8>)
 8002e66:	689b      	ldr	r3, [r3, #8]
 8002e68:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	689b      	ldr	r3, [r3, #8]
 8002e70:	494d      	ldr	r1, [pc, #308]	; (8002fa8 <HAL_RCC_ClockConfig+0x1c8>)
 8002e72:	4313      	orrs	r3, r2
 8002e74:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f003 0301 	and.w	r3, r3, #1
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d040      	beq.n	8002f04 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	685b      	ldr	r3, [r3, #4]
 8002e86:	2b01      	cmp	r3, #1
 8002e88:	d107      	bne.n	8002e9a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e8a:	4b47      	ldr	r3, [pc, #284]	; (8002fa8 <HAL_RCC_ClockConfig+0x1c8>)
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d115      	bne.n	8002ec2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002e96:	2301      	movs	r3, #1
 8002e98:	e07f      	b.n	8002f9a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	685b      	ldr	r3, [r3, #4]
 8002e9e:	2b02      	cmp	r3, #2
 8002ea0:	d107      	bne.n	8002eb2 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ea2:	4b41      	ldr	r3, [pc, #260]	; (8002fa8 <HAL_RCC_ClockConfig+0x1c8>)
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d109      	bne.n	8002ec2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002eae:	2301      	movs	r3, #1
 8002eb0:	e073      	b.n	8002f9a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002eb2:	4b3d      	ldr	r3, [pc, #244]	; (8002fa8 <HAL_RCC_ClockConfig+0x1c8>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f003 0302 	and.w	r3, r3, #2
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d101      	bne.n	8002ec2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	e06b      	b.n	8002f9a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002ec2:	4b39      	ldr	r3, [pc, #228]	; (8002fa8 <HAL_RCC_ClockConfig+0x1c8>)
 8002ec4:	689b      	ldr	r3, [r3, #8]
 8002ec6:	f023 0203 	bic.w	r2, r3, #3
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	685b      	ldr	r3, [r3, #4]
 8002ece:	4936      	ldr	r1, [pc, #216]	; (8002fa8 <HAL_RCC_ClockConfig+0x1c8>)
 8002ed0:	4313      	orrs	r3, r2
 8002ed2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ed4:	f7fe fc20 	bl	8001718 <HAL_GetTick>
 8002ed8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002eda:	e00a      	b.n	8002ef2 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002edc:	f7fe fc1c 	bl	8001718 <HAL_GetTick>
 8002ee0:	4602      	mov	r2, r0
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	1ad3      	subs	r3, r2, r3
 8002ee6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002eea:	4293      	cmp	r3, r2
 8002eec:	d901      	bls.n	8002ef2 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8002eee:	2303      	movs	r3, #3
 8002ef0:	e053      	b.n	8002f9a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ef2:	4b2d      	ldr	r3, [pc, #180]	; (8002fa8 <HAL_RCC_ClockConfig+0x1c8>)
 8002ef4:	689b      	ldr	r3, [r3, #8]
 8002ef6:	f003 020c 	and.w	r2, r3, #12
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	685b      	ldr	r3, [r3, #4]
 8002efe:	009b      	lsls	r3, r3, #2
 8002f00:	429a      	cmp	r2, r3
 8002f02:	d1eb      	bne.n	8002edc <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002f04:	4b27      	ldr	r3, [pc, #156]	; (8002fa4 <HAL_RCC_ClockConfig+0x1c4>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f003 030f 	and.w	r3, r3, #15
 8002f0c:	683a      	ldr	r2, [r7, #0]
 8002f0e:	429a      	cmp	r2, r3
 8002f10:	d210      	bcs.n	8002f34 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f12:	4b24      	ldr	r3, [pc, #144]	; (8002fa4 <HAL_RCC_ClockConfig+0x1c4>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f023 020f 	bic.w	r2, r3, #15
 8002f1a:	4922      	ldr	r1, [pc, #136]	; (8002fa4 <HAL_RCC_ClockConfig+0x1c4>)
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	4313      	orrs	r3, r2
 8002f20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f22:	4b20      	ldr	r3, [pc, #128]	; (8002fa4 <HAL_RCC_ClockConfig+0x1c4>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f003 030f 	and.w	r3, r3, #15
 8002f2a:	683a      	ldr	r2, [r7, #0]
 8002f2c:	429a      	cmp	r2, r3
 8002f2e:	d001      	beq.n	8002f34 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8002f30:	2301      	movs	r3, #1
 8002f32:	e032      	b.n	8002f9a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f003 0304 	and.w	r3, r3, #4
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d008      	beq.n	8002f52 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f40:	4b19      	ldr	r3, [pc, #100]	; (8002fa8 <HAL_RCC_ClockConfig+0x1c8>)
 8002f42:	689b      	ldr	r3, [r3, #8]
 8002f44:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	68db      	ldr	r3, [r3, #12]
 8002f4c:	4916      	ldr	r1, [pc, #88]	; (8002fa8 <HAL_RCC_ClockConfig+0x1c8>)
 8002f4e:	4313      	orrs	r3, r2
 8002f50:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f003 0308 	and.w	r3, r3, #8
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d009      	beq.n	8002f72 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002f5e:	4b12      	ldr	r3, [pc, #72]	; (8002fa8 <HAL_RCC_ClockConfig+0x1c8>)
 8002f60:	689b      	ldr	r3, [r3, #8]
 8002f62:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	691b      	ldr	r3, [r3, #16]
 8002f6a:	00db      	lsls	r3, r3, #3
 8002f6c:	490e      	ldr	r1, [pc, #56]	; (8002fa8 <HAL_RCC_ClockConfig+0x1c8>)
 8002f6e:	4313      	orrs	r3, r2
 8002f70:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002f72:	f000 f821 	bl	8002fb8 <HAL_RCC_GetSysClockFreq>
 8002f76:	4602      	mov	r2, r0
 8002f78:	4b0b      	ldr	r3, [pc, #44]	; (8002fa8 <HAL_RCC_ClockConfig+0x1c8>)
 8002f7a:	689b      	ldr	r3, [r3, #8]
 8002f7c:	091b      	lsrs	r3, r3, #4
 8002f7e:	f003 030f 	and.w	r3, r3, #15
 8002f82:	490a      	ldr	r1, [pc, #40]	; (8002fac <HAL_RCC_ClockConfig+0x1cc>)
 8002f84:	5ccb      	ldrb	r3, [r1, r3]
 8002f86:	fa22 f303 	lsr.w	r3, r2, r3
 8002f8a:	4a09      	ldr	r2, [pc, #36]	; (8002fb0 <HAL_RCC_ClockConfig+0x1d0>)
 8002f8c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002f8e:	4b09      	ldr	r3, [pc, #36]	; (8002fb4 <HAL_RCC_ClockConfig+0x1d4>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	4618      	mov	r0, r3
 8002f94:	f7fe fb7c 	bl	8001690 <HAL_InitTick>

  return HAL_OK;
 8002f98:	2300      	movs	r3, #0
}
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	3710      	adds	r7, #16
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	bd80      	pop	{r7, pc}
 8002fa2:	bf00      	nop
 8002fa4:	40023c00 	.word	0x40023c00
 8002fa8:	40023800 	.word	0x40023800
 8002fac:	08007200 	.word	0x08007200
 8002fb0:	2000016c 	.word	0x2000016c
 8002fb4:	20000170 	.word	0x20000170

08002fb8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002fb8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002fbc:	b090      	sub	sp, #64	; 0x40
 8002fbe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002fc0:	2300      	movs	r3, #0
 8002fc2:	637b      	str	r3, [r7, #52]	; 0x34
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002fc8:	2300      	movs	r3, #0
 8002fca:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0;
 8002fcc:	2300      	movs	r3, #0
 8002fce:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002fd0:	4b59      	ldr	r3, [pc, #356]	; (8003138 <HAL_RCC_GetSysClockFreq+0x180>)
 8002fd2:	689b      	ldr	r3, [r3, #8]
 8002fd4:	f003 030c 	and.w	r3, r3, #12
 8002fd8:	2b08      	cmp	r3, #8
 8002fda:	d00d      	beq.n	8002ff8 <HAL_RCC_GetSysClockFreq+0x40>
 8002fdc:	2b08      	cmp	r3, #8
 8002fde:	f200 80a1 	bhi.w	8003124 <HAL_RCC_GetSysClockFreq+0x16c>
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d002      	beq.n	8002fec <HAL_RCC_GetSysClockFreq+0x34>
 8002fe6:	2b04      	cmp	r3, #4
 8002fe8:	d003      	beq.n	8002ff2 <HAL_RCC_GetSysClockFreq+0x3a>
 8002fea:	e09b      	b.n	8003124 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002fec:	4b53      	ldr	r3, [pc, #332]	; (800313c <HAL_RCC_GetSysClockFreq+0x184>)
 8002fee:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002ff0:	e09b      	b.n	800312a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002ff2:	4b53      	ldr	r3, [pc, #332]	; (8003140 <HAL_RCC_GetSysClockFreq+0x188>)
 8002ff4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002ff6:	e098      	b.n	800312a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002ff8:	4b4f      	ldr	r3, [pc, #316]	; (8003138 <HAL_RCC_GetSysClockFreq+0x180>)
 8002ffa:	685b      	ldr	r3, [r3, #4]
 8002ffc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003000:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003002:	4b4d      	ldr	r3, [pc, #308]	; (8003138 <HAL_RCC_GetSysClockFreq+0x180>)
 8003004:	685b      	ldr	r3, [r3, #4]
 8003006:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800300a:	2b00      	cmp	r3, #0
 800300c:	d028      	beq.n	8003060 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800300e:	4b4a      	ldr	r3, [pc, #296]	; (8003138 <HAL_RCC_GetSysClockFreq+0x180>)
 8003010:	685b      	ldr	r3, [r3, #4]
 8003012:	099b      	lsrs	r3, r3, #6
 8003014:	2200      	movs	r2, #0
 8003016:	623b      	str	r3, [r7, #32]
 8003018:	627a      	str	r2, [r7, #36]	; 0x24
 800301a:	6a3b      	ldr	r3, [r7, #32]
 800301c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003020:	2100      	movs	r1, #0
 8003022:	4b47      	ldr	r3, [pc, #284]	; (8003140 <HAL_RCC_GetSysClockFreq+0x188>)
 8003024:	fb03 f201 	mul.w	r2, r3, r1
 8003028:	2300      	movs	r3, #0
 800302a:	fb00 f303 	mul.w	r3, r0, r3
 800302e:	4413      	add	r3, r2
 8003030:	4a43      	ldr	r2, [pc, #268]	; (8003140 <HAL_RCC_GetSysClockFreq+0x188>)
 8003032:	fba0 1202 	umull	r1, r2, r0, r2
 8003036:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003038:	460a      	mov	r2, r1
 800303a:	62ba      	str	r2, [r7, #40]	; 0x28
 800303c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800303e:	4413      	add	r3, r2
 8003040:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003042:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003044:	2200      	movs	r2, #0
 8003046:	61bb      	str	r3, [r7, #24]
 8003048:	61fa      	str	r2, [r7, #28]
 800304a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800304e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003052:	f7fd f94d 	bl	80002f0 <__aeabi_uldivmod>
 8003056:	4602      	mov	r2, r0
 8003058:	460b      	mov	r3, r1
 800305a:	4613      	mov	r3, r2
 800305c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800305e:	e053      	b.n	8003108 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003060:	4b35      	ldr	r3, [pc, #212]	; (8003138 <HAL_RCC_GetSysClockFreq+0x180>)
 8003062:	685b      	ldr	r3, [r3, #4]
 8003064:	099b      	lsrs	r3, r3, #6
 8003066:	2200      	movs	r2, #0
 8003068:	613b      	str	r3, [r7, #16]
 800306a:	617a      	str	r2, [r7, #20]
 800306c:	693b      	ldr	r3, [r7, #16]
 800306e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003072:	f04f 0b00 	mov.w	fp, #0
 8003076:	4652      	mov	r2, sl
 8003078:	465b      	mov	r3, fp
 800307a:	f04f 0000 	mov.w	r0, #0
 800307e:	f04f 0100 	mov.w	r1, #0
 8003082:	0159      	lsls	r1, r3, #5
 8003084:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003088:	0150      	lsls	r0, r2, #5
 800308a:	4602      	mov	r2, r0
 800308c:	460b      	mov	r3, r1
 800308e:	ebb2 080a 	subs.w	r8, r2, sl
 8003092:	eb63 090b 	sbc.w	r9, r3, fp
 8003096:	f04f 0200 	mov.w	r2, #0
 800309a:	f04f 0300 	mov.w	r3, #0
 800309e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80030a2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80030a6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80030aa:	ebb2 0408 	subs.w	r4, r2, r8
 80030ae:	eb63 0509 	sbc.w	r5, r3, r9
 80030b2:	f04f 0200 	mov.w	r2, #0
 80030b6:	f04f 0300 	mov.w	r3, #0
 80030ba:	00eb      	lsls	r3, r5, #3
 80030bc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80030c0:	00e2      	lsls	r2, r4, #3
 80030c2:	4614      	mov	r4, r2
 80030c4:	461d      	mov	r5, r3
 80030c6:	eb14 030a 	adds.w	r3, r4, sl
 80030ca:	603b      	str	r3, [r7, #0]
 80030cc:	eb45 030b 	adc.w	r3, r5, fp
 80030d0:	607b      	str	r3, [r7, #4]
 80030d2:	f04f 0200 	mov.w	r2, #0
 80030d6:	f04f 0300 	mov.w	r3, #0
 80030da:	e9d7 4500 	ldrd	r4, r5, [r7]
 80030de:	4629      	mov	r1, r5
 80030e0:	028b      	lsls	r3, r1, #10
 80030e2:	4621      	mov	r1, r4
 80030e4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80030e8:	4621      	mov	r1, r4
 80030ea:	028a      	lsls	r2, r1, #10
 80030ec:	4610      	mov	r0, r2
 80030ee:	4619      	mov	r1, r3
 80030f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80030f2:	2200      	movs	r2, #0
 80030f4:	60bb      	str	r3, [r7, #8]
 80030f6:	60fa      	str	r2, [r7, #12]
 80030f8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80030fc:	f7fd f8f8 	bl	80002f0 <__aeabi_uldivmod>
 8003100:	4602      	mov	r2, r0
 8003102:	460b      	mov	r3, r1
 8003104:	4613      	mov	r3, r2
 8003106:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003108:	4b0b      	ldr	r3, [pc, #44]	; (8003138 <HAL_RCC_GetSysClockFreq+0x180>)
 800310a:	685b      	ldr	r3, [r3, #4]
 800310c:	0c1b      	lsrs	r3, r3, #16
 800310e:	f003 0303 	and.w	r3, r3, #3
 8003112:	3301      	adds	r3, #1
 8003114:	005b      	lsls	r3, r3, #1
 8003116:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 8003118:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800311a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800311c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003120:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003122:	e002      	b.n	800312a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003124:	4b05      	ldr	r3, [pc, #20]	; (800313c <HAL_RCC_GetSysClockFreq+0x184>)
 8003126:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003128:	bf00      	nop
    }
  }
  return sysclockfreq;
 800312a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 800312c:	4618      	mov	r0, r3
 800312e:	3740      	adds	r7, #64	; 0x40
 8003130:	46bd      	mov	sp, r7
 8003132:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003136:	bf00      	nop
 8003138:	40023800 	.word	0x40023800
 800313c:	00f42400 	.word	0x00f42400
 8003140:	017d7840 	.word	0x017d7840

08003144 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003144:	b480      	push	{r7}
 8003146:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003148:	4b03      	ldr	r3, [pc, #12]	; (8003158 <HAL_RCC_GetHCLKFreq+0x14>)
 800314a:	681b      	ldr	r3, [r3, #0]
}
 800314c:	4618      	mov	r0, r3
 800314e:	46bd      	mov	sp, r7
 8003150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003154:	4770      	bx	lr
 8003156:	bf00      	nop
 8003158:	2000016c 	.word	0x2000016c

0800315c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003160:	f7ff fff0 	bl	8003144 <HAL_RCC_GetHCLKFreq>
 8003164:	4602      	mov	r2, r0
 8003166:	4b05      	ldr	r3, [pc, #20]	; (800317c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003168:	689b      	ldr	r3, [r3, #8]
 800316a:	0a9b      	lsrs	r3, r3, #10
 800316c:	f003 0307 	and.w	r3, r3, #7
 8003170:	4903      	ldr	r1, [pc, #12]	; (8003180 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003172:	5ccb      	ldrb	r3, [r1, r3]
 8003174:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003178:	4618      	mov	r0, r3
 800317a:	bd80      	pop	{r7, pc}
 800317c:	40023800 	.word	0x40023800
 8003180:	08007210 	.word	0x08007210

08003184 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003188:	f7ff ffdc 	bl	8003144 <HAL_RCC_GetHCLKFreq>
 800318c:	4602      	mov	r2, r0
 800318e:	4b05      	ldr	r3, [pc, #20]	; (80031a4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003190:	689b      	ldr	r3, [r3, #8]
 8003192:	0b5b      	lsrs	r3, r3, #13
 8003194:	f003 0307 	and.w	r3, r3, #7
 8003198:	4903      	ldr	r1, [pc, #12]	; (80031a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800319a:	5ccb      	ldrb	r3, [r1, r3]
 800319c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80031a0:	4618      	mov	r0, r3
 80031a2:	bd80      	pop	{r7, pc}
 80031a4:	40023800 	.word	0x40023800
 80031a8:	08007210 	.word	0x08007210

080031ac <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b088      	sub	sp, #32
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80031b4:	2300      	movs	r3, #0
 80031b6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80031b8:	2300      	movs	r3, #0
 80031ba:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80031bc:	2300      	movs	r3, #0
 80031be:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80031c0:	2300      	movs	r3, #0
 80031c2:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80031c4:	2300      	movs	r3, #0
 80031c6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f003 0301 	and.w	r3, r3, #1
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d012      	beq.n	80031fa <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80031d4:	4b69      	ldr	r3, [pc, #420]	; (800337c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80031d6:	689b      	ldr	r3, [r3, #8]
 80031d8:	4a68      	ldr	r2, [pc, #416]	; (800337c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80031da:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80031de:	6093      	str	r3, [r2, #8]
 80031e0:	4b66      	ldr	r3, [pc, #408]	; (800337c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80031e2:	689a      	ldr	r2, [r3, #8]
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031e8:	4964      	ldr	r1, [pc, #400]	; (800337c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80031ea:	4313      	orrs	r3, r2
 80031ec:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d101      	bne.n	80031fa <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80031f6:	2301      	movs	r3, #1
 80031f8:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003202:	2b00      	cmp	r3, #0
 8003204:	d017      	beq.n	8003236 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003206:	4b5d      	ldr	r3, [pc, #372]	; (800337c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003208:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800320c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003214:	4959      	ldr	r1, [pc, #356]	; (800337c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003216:	4313      	orrs	r3, r2
 8003218:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003220:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003224:	d101      	bne.n	800322a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8003226:	2301      	movs	r3, #1
 8003228:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800322e:	2b00      	cmp	r3, #0
 8003230:	d101      	bne.n	8003236 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8003232:	2301      	movs	r3, #1
 8003234:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800323e:	2b00      	cmp	r3, #0
 8003240:	d017      	beq.n	8003272 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003242:	4b4e      	ldr	r3, [pc, #312]	; (800337c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003244:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003248:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003250:	494a      	ldr	r1, [pc, #296]	; (800337c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003252:	4313      	orrs	r3, r2
 8003254:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800325c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003260:	d101      	bne.n	8003266 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8003262:	2301      	movs	r3, #1
 8003264:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800326a:	2b00      	cmp	r3, #0
 800326c:	d101      	bne.n	8003272 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800326e:	2301      	movs	r3, #1
 8003270:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800327a:	2b00      	cmp	r3, #0
 800327c:	d001      	beq.n	8003282 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800327e:	2301      	movs	r3, #1
 8003280:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f003 0320 	and.w	r3, r3, #32
 800328a:	2b00      	cmp	r3, #0
 800328c:	f000 808b 	beq.w	80033a6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003290:	4b3a      	ldr	r3, [pc, #232]	; (800337c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003292:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003294:	4a39      	ldr	r2, [pc, #228]	; (800337c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003296:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800329a:	6413      	str	r3, [r2, #64]	; 0x40
 800329c:	4b37      	ldr	r3, [pc, #220]	; (800337c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800329e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032a4:	60bb      	str	r3, [r7, #8]
 80032a6:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80032a8:	4b35      	ldr	r3, [pc, #212]	; (8003380 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4a34      	ldr	r2, [pc, #208]	; (8003380 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80032ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032b2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80032b4:	f7fe fa30 	bl	8001718 <HAL_GetTick>
 80032b8:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80032ba:	e008      	b.n	80032ce <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80032bc:	f7fe fa2c 	bl	8001718 <HAL_GetTick>
 80032c0:	4602      	mov	r2, r0
 80032c2:	697b      	ldr	r3, [r7, #20]
 80032c4:	1ad3      	subs	r3, r2, r3
 80032c6:	2b64      	cmp	r3, #100	; 0x64
 80032c8:	d901      	bls.n	80032ce <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80032ca:	2303      	movs	r3, #3
 80032cc:	e38f      	b.n	80039ee <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80032ce:	4b2c      	ldr	r3, [pc, #176]	; (8003380 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d0f0      	beq.n	80032bc <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80032da:	4b28      	ldr	r3, [pc, #160]	; (800337c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80032dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80032e2:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80032e4:	693b      	ldr	r3, [r7, #16]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d035      	beq.n	8003356 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80032f2:	693a      	ldr	r2, [r7, #16]
 80032f4:	429a      	cmp	r2, r3
 80032f6:	d02e      	beq.n	8003356 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80032f8:	4b20      	ldr	r3, [pc, #128]	; (800337c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80032fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003300:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003302:	4b1e      	ldr	r3, [pc, #120]	; (800337c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003304:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003306:	4a1d      	ldr	r2, [pc, #116]	; (800337c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003308:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800330c:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800330e:	4b1b      	ldr	r3, [pc, #108]	; (800337c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003310:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003312:	4a1a      	ldr	r2, [pc, #104]	; (800337c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003314:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003318:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800331a:	4a18      	ldr	r2, [pc, #96]	; (800337c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800331c:	693b      	ldr	r3, [r7, #16]
 800331e:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003320:	4b16      	ldr	r3, [pc, #88]	; (800337c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003322:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003324:	f003 0301 	and.w	r3, r3, #1
 8003328:	2b01      	cmp	r3, #1
 800332a:	d114      	bne.n	8003356 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800332c:	f7fe f9f4 	bl	8001718 <HAL_GetTick>
 8003330:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003332:	e00a      	b.n	800334a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003334:	f7fe f9f0 	bl	8001718 <HAL_GetTick>
 8003338:	4602      	mov	r2, r0
 800333a:	697b      	ldr	r3, [r7, #20]
 800333c:	1ad3      	subs	r3, r2, r3
 800333e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003342:	4293      	cmp	r3, r2
 8003344:	d901      	bls.n	800334a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8003346:	2303      	movs	r3, #3
 8003348:	e351      	b.n	80039ee <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800334a:	4b0c      	ldr	r3, [pc, #48]	; (800337c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800334c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800334e:	f003 0302 	and.w	r3, r3, #2
 8003352:	2b00      	cmp	r3, #0
 8003354:	d0ee      	beq.n	8003334 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800335a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800335e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003362:	d111      	bne.n	8003388 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8003364:	4b05      	ldr	r3, [pc, #20]	; (800337c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003366:	689b      	ldr	r3, [r3, #8]
 8003368:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003370:	4b04      	ldr	r3, [pc, #16]	; (8003384 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003372:	400b      	ands	r3, r1
 8003374:	4901      	ldr	r1, [pc, #4]	; (800337c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003376:	4313      	orrs	r3, r2
 8003378:	608b      	str	r3, [r1, #8]
 800337a:	e00b      	b.n	8003394 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800337c:	40023800 	.word	0x40023800
 8003380:	40007000 	.word	0x40007000
 8003384:	0ffffcff 	.word	0x0ffffcff
 8003388:	4bac      	ldr	r3, [pc, #688]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800338a:	689b      	ldr	r3, [r3, #8]
 800338c:	4aab      	ldr	r2, [pc, #684]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800338e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003392:	6093      	str	r3, [r2, #8]
 8003394:	4ba9      	ldr	r3, [pc, #676]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003396:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800339c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033a0:	49a6      	ldr	r1, [pc, #664]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80033a2:	4313      	orrs	r3, r2
 80033a4:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f003 0310 	and.w	r3, r3, #16
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d010      	beq.n	80033d4 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80033b2:	4ba2      	ldr	r3, [pc, #648]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80033b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80033b8:	4aa0      	ldr	r2, [pc, #640]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80033ba:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80033be:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80033c2:	4b9e      	ldr	r3, [pc, #632]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80033c4:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033cc:	499b      	ldr	r1, [pc, #620]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80033ce:	4313      	orrs	r3, r2
 80033d0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d00a      	beq.n	80033f6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80033e0:	4b96      	ldr	r3, [pc, #600]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80033e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033e6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80033ee:	4993      	ldr	r1, [pc, #588]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80033f0:	4313      	orrs	r3, r2
 80033f2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d00a      	beq.n	8003418 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003402:	4b8e      	ldr	r3, [pc, #568]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003404:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003408:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003410:	498a      	ldr	r1, [pc, #552]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003412:	4313      	orrs	r3, r2
 8003414:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003420:	2b00      	cmp	r3, #0
 8003422:	d00a      	beq.n	800343a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003424:	4b85      	ldr	r3, [pc, #532]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003426:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800342a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003432:	4982      	ldr	r1, [pc, #520]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003434:	4313      	orrs	r3, r2
 8003436:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003442:	2b00      	cmp	r3, #0
 8003444:	d00a      	beq.n	800345c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003446:	4b7d      	ldr	r3, [pc, #500]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003448:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800344c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003454:	4979      	ldr	r1, [pc, #484]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003456:	4313      	orrs	r3, r2
 8003458:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003464:	2b00      	cmp	r3, #0
 8003466:	d00a      	beq.n	800347e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003468:	4b74      	ldr	r3, [pc, #464]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800346a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800346e:	f023 0203 	bic.w	r2, r3, #3
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003476:	4971      	ldr	r1, [pc, #452]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003478:	4313      	orrs	r3, r2
 800347a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003486:	2b00      	cmp	r3, #0
 8003488:	d00a      	beq.n	80034a0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800348a:	4b6c      	ldr	r3, [pc, #432]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800348c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003490:	f023 020c 	bic.w	r2, r3, #12
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003498:	4968      	ldr	r1, [pc, #416]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800349a:	4313      	orrs	r3, r2
 800349c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d00a      	beq.n	80034c2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80034ac:	4b63      	ldr	r3, [pc, #396]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80034ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034b2:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80034ba:	4960      	ldr	r1, [pc, #384]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80034bc:	4313      	orrs	r3, r2
 80034be:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d00a      	beq.n	80034e4 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80034ce:	4b5b      	ldr	r3, [pc, #364]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80034d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034d4:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80034dc:	4957      	ldr	r1, [pc, #348]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80034de:	4313      	orrs	r3, r2
 80034e0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d00a      	beq.n	8003506 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80034f0:	4b52      	ldr	r3, [pc, #328]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80034f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034f6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034fe:	494f      	ldr	r1, [pc, #316]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003500:	4313      	orrs	r3, r2
 8003502:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800350e:	2b00      	cmp	r3, #0
 8003510:	d00a      	beq.n	8003528 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003512:	4b4a      	ldr	r3, [pc, #296]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003514:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003518:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003520:	4946      	ldr	r1, [pc, #280]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003522:	4313      	orrs	r3, r2
 8003524:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003530:	2b00      	cmp	r3, #0
 8003532:	d00a      	beq.n	800354a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003534:	4b41      	ldr	r3, [pc, #260]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003536:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800353a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003542:	493e      	ldr	r1, [pc, #248]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003544:	4313      	orrs	r3, r2
 8003546:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003552:	2b00      	cmp	r3, #0
 8003554:	d00a      	beq.n	800356c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003556:	4b39      	ldr	r3, [pc, #228]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003558:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800355c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003564:	4935      	ldr	r1, [pc, #212]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003566:	4313      	orrs	r3, r2
 8003568:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003574:	2b00      	cmp	r3, #0
 8003576:	d00a      	beq.n	800358e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003578:	4b30      	ldr	r3, [pc, #192]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800357a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800357e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003586:	492d      	ldr	r1, [pc, #180]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003588:	4313      	orrs	r3, r2
 800358a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003596:	2b00      	cmp	r3, #0
 8003598:	d011      	beq.n	80035be <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800359a:	4b28      	ldr	r3, [pc, #160]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800359c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035a0:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80035a8:	4924      	ldr	r1, [pc, #144]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035aa:	4313      	orrs	r3, r2
 80035ac:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80035b4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80035b8:	d101      	bne.n	80035be <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80035ba:	2301      	movs	r3, #1
 80035bc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f003 0308 	and.w	r3, r3, #8
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d001      	beq.n	80035ce <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80035ca:	2301      	movs	r3, #1
 80035cc:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d00a      	beq.n	80035f0 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80035da:	4b18      	ldr	r3, [pc, #96]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035e0:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80035e8:	4914      	ldr	r1, [pc, #80]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035ea:	4313      	orrs	r3, r2
 80035ec:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d00b      	beq.n	8003614 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80035fc:	4b0f      	ldr	r3, [pc, #60]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003602:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800360c:	490b      	ldr	r1, [pc, #44]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800360e:	4313      	orrs	r3, r2
 8003610:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800361c:	2b00      	cmp	r3, #0
 800361e:	d00f      	beq.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8003620:	4b06      	ldr	r3, [pc, #24]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003622:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003626:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003630:	4902      	ldr	r1, [pc, #8]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003632:	4313      	orrs	r3, r2
 8003634:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003638:	e002      	b.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x494>
 800363a:	bf00      	nop
 800363c:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003648:	2b00      	cmp	r3, #0
 800364a:	d00b      	beq.n	8003664 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800364c:	4b8a      	ldr	r3, [pc, #552]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800364e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003652:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800365c:	4986      	ldr	r1, [pc, #536]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800365e:	4313      	orrs	r3, r2
 8003660:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800366c:	2b00      	cmp	r3, #0
 800366e:	d00b      	beq.n	8003688 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003670:	4b81      	ldr	r3, [pc, #516]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003672:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003676:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003680:	497d      	ldr	r1, [pc, #500]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003682:	4313      	orrs	r3, r2
 8003684:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003688:	69fb      	ldr	r3, [r7, #28]
 800368a:	2b01      	cmp	r3, #1
 800368c:	d006      	beq.n	800369c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003696:	2b00      	cmp	r3, #0
 8003698:	f000 80d6 	beq.w	8003848 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800369c:	4b76      	ldr	r3, [pc, #472]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	4a75      	ldr	r2, [pc, #468]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80036a2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80036a6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80036a8:	f7fe f836 	bl	8001718 <HAL_GetTick>
 80036ac:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80036ae:	e008      	b.n	80036c2 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80036b0:	f7fe f832 	bl	8001718 <HAL_GetTick>
 80036b4:	4602      	mov	r2, r0
 80036b6:	697b      	ldr	r3, [r7, #20]
 80036b8:	1ad3      	subs	r3, r2, r3
 80036ba:	2b64      	cmp	r3, #100	; 0x64
 80036bc:	d901      	bls.n	80036c2 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80036be:	2303      	movs	r3, #3
 80036c0:	e195      	b.n	80039ee <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80036c2:	4b6d      	ldr	r3, [pc, #436]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d1f0      	bne.n	80036b0 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f003 0301 	and.w	r3, r3, #1
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d021      	beq.n	800371e <HAL_RCCEx_PeriphCLKConfig+0x572>
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d11d      	bne.n	800371e <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80036e2:	4b65      	ldr	r3, [pc, #404]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80036e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80036e8:	0c1b      	lsrs	r3, r3, #16
 80036ea:	f003 0303 	and.w	r3, r3, #3
 80036ee:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80036f0:	4b61      	ldr	r3, [pc, #388]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80036f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80036f6:	0e1b      	lsrs	r3, r3, #24
 80036f8:	f003 030f 	and.w	r3, r3, #15
 80036fc:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	685b      	ldr	r3, [r3, #4]
 8003702:	019a      	lsls	r2, r3, #6
 8003704:	693b      	ldr	r3, [r7, #16]
 8003706:	041b      	lsls	r3, r3, #16
 8003708:	431a      	orrs	r2, r3
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	061b      	lsls	r3, r3, #24
 800370e:	431a      	orrs	r2, r3
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	689b      	ldr	r3, [r3, #8]
 8003714:	071b      	lsls	r3, r3, #28
 8003716:	4958      	ldr	r1, [pc, #352]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003718:	4313      	orrs	r3, r2
 800371a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003726:	2b00      	cmp	r3, #0
 8003728:	d004      	beq.n	8003734 <HAL_RCCEx_PeriphCLKConfig+0x588>
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800372e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003732:	d00a      	beq.n	800374a <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800373c:	2b00      	cmp	r3, #0
 800373e:	d02e      	beq.n	800379e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003744:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003748:	d129      	bne.n	800379e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800374a:	4b4b      	ldr	r3, [pc, #300]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800374c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003750:	0c1b      	lsrs	r3, r3, #16
 8003752:	f003 0303 	and.w	r3, r3, #3
 8003756:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003758:	4b47      	ldr	r3, [pc, #284]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800375a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800375e:	0f1b      	lsrs	r3, r3, #28
 8003760:	f003 0307 	and.w	r3, r3, #7
 8003764:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	685b      	ldr	r3, [r3, #4]
 800376a:	019a      	lsls	r2, r3, #6
 800376c:	693b      	ldr	r3, [r7, #16]
 800376e:	041b      	lsls	r3, r3, #16
 8003770:	431a      	orrs	r2, r3
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	68db      	ldr	r3, [r3, #12]
 8003776:	061b      	lsls	r3, r3, #24
 8003778:	431a      	orrs	r2, r3
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	071b      	lsls	r3, r3, #28
 800377e:	493e      	ldr	r1, [pc, #248]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003780:	4313      	orrs	r3, r2
 8003782:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003786:	4b3c      	ldr	r3, [pc, #240]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003788:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800378c:	f023 021f 	bic.w	r2, r3, #31
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003794:	3b01      	subs	r3, #1
 8003796:	4938      	ldr	r1, [pc, #224]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003798:	4313      	orrs	r3, r2
 800379a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d01d      	beq.n	80037e6 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80037aa:	4b33      	ldr	r3, [pc, #204]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80037ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80037b0:	0e1b      	lsrs	r3, r3, #24
 80037b2:	f003 030f 	and.w	r3, r3, #15
 80037b6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80037b8:	4b2f      	ldr	r3, [pc, #188]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80037ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80037be:	0f1b      	lsrs	r3, r3, #28
 80037c0:	f003 0307 	and.w	r3, r3, #7
 80037c4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	685b      	ldr	r3, [r3, #4]
 80037ca:	019a      	lsls	r2, r3, #6
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	691b      	ldr	r3, [r3, #16]
 80037d0:	041b      	lsls	r3, r3, #16
 80037d2:	431a      	orrs	r2, r3
 80037d4:	693b      	ldr	r3, [r7, #16]
 80037d6:	061b      	lsls	r3, r3, #24
 80037d8:	431a      	orrs	r2, r3
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	071b      	lsls	r3, r3, #28
 80037de:	4926      	ldr	r1, [pc, #152]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80037e0:	4313      	orrs	r3, r2
 80037e2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d011      	beq.n	8003816 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	685b      	ldr	r3, [r3, #4]
 80037f6:	019a      	lsls	r2, r3, #6
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	691b      	ldr	r3, [r3, #16]
 80037fc:	041b      	lsls	r3, r3, #16
 80037fe:	431a      	orrs	r2, r3
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	68db      	ldr	r3, [r3, #12]
 8003804:	061b      	lsls	r3, r3, #24
 8003806:	431a      	orrs	r2, r3
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	689b      	ldr	r3, [r3, #8]
 800380c:	071b      	lsls	r3, r3, #28
 800380e:	491a      	ldr	r1, [pc, #104]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003810:	4313      	orrs	r3, r2
 8003812:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003816:	4b18      	ldr	r3, [pc, #96]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	4a17      	ldr	r2, [pc, #92]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800381c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003820:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003822:	f7fd ff79 	bl	8001718 <HAL_GetTick>
 8003826:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003828:	e008      	b.n	800383c <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800382a:	f7fd ff75 	bl	8001718 <HAL_GetTick>
 800382e:	4602      	mov	r2, r0
 8003830:	697b      	ldr	r3, [r7, #20]
 8003832:	1ad3      	subs	r3, r2, r3
 8003834:	2b64      	cmp	r3, #100	; 0x64
 8003836:	d901      	bls.n	800383c <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003838:	2303      	movs	r3, #3
 800383a:	e0d8      	b.n	80039ee <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800383c:	4b0e      	ldr	r3, [pc, #56]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003844:	2b00      	cmp	r3, #0
 8003846:	d0f0      	beq.n	800382a <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003848:	69bb      	ldr	r3, [r7, #24]
 800384a:	2b01      	cmp	r3, #1
 800384c:	f040 80ce 	bne.w	80039ec <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003850:	4b09      	ldr	r3, [pc, #36]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	4a08      	ldr	r2, [pc, #32]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003856:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800385a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800385c:	f7fd ff5c 	bl	8001718 <HAL_GetTick>
 8003860:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003862:	e00b      	b.n	800387c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003864:	f7fd ff58 	bl	8001718 <HAL_GetTick>
 8003868:	4602      	mov	r2, r0
 800386a:	697b      	ldr	r3, [r7, #20]
 800386c:	1ad3      	subs	r3, r2, r3
 800386e:	2b64      	cmp	r3, #100	; 0x64
 8003870:	d904      	bls.n	800387c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003872:	2303      	movs	r3, #3
 8003874:	e0bb      	b.n	80039ee <HAL_RCCEx_PeriphCLKConfig+0x842>
 8003876:	bf00      	nop
 8003878:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800387c:	4b5e      	ldr	r3, [pc, #376]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003884:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003888:	d0ec      	beq.n	8003864 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003892:	2b00      	cmp	r3, #0
 8003894:	d003      	beq.n	800389e <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800389a:	2b00      	cmp	r3, #0
 800389c:	d009      	beq.n	80038b2 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d02e      	beq.n	8003908 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d12a      	bne.n	8003908 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80038b2:	4b51      	ldr	r3, [pc, #324]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80038b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038b8:	0c1b      	lsrs	r3, r3, #16
 80038ba:	f003 0303 	and.w	r3, r3, #3
 80038be:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80038c0:	4b4d      	ldr	r3, [pc, #308]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80038c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038c6:	0f1b      	lsrs	r3, r3, #28
 80038c8:	f003 0307 	and.w	r3, r3, #7
 80038cc:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	695b      	ldr	r3, [r3, #20]
 80038d2:	019a      	lsls	r2, r3, #6
 80038d4:	693b      	ldr	r3, [r7, #16]
 80038d6:	041b      	lsls	r3, r3, #16
 80038d8:	431a      	orrs	r2, r3
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	699b      	ldr	r3, [r3, #24]
 80038de:	061b      	lsls	r3, r3, #24
 80038e0:	431a      	orrs	r2, r3
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	071b      	lsls	r3, r3, #28
 80038e6:	4944      	ldr	r1, [pc, #272]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80038e8:	4313      	orrs	r3, r2
 80038ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80038ee:	4b42      	ldr	r3, [pc, #264]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80038f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80038f4:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038fc:	3b01      	subs	r3, #1
 80038fe:	021b      	lsls	r3, r3, #8
 8003900:	493d      	ldr	r1, [pc, #244]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003902:	4313      	orrs	r3, r2
 8003904:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003910:	2b00      	cmp	r3, #0
 8003912:	d022      	beq.n	800395a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003918:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800391c:	d11d      	bne.n	800395a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800391e:	4b36      	ldr	r3, [pc, #216]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003920:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003924:	0e1b      	lsrs	r3, r3, #24
 8003926:	f003 030f 	and.w	r3, r3, #15
 800392a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800392c:	4b32      	ldr	r3, [pc, #200]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800392e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003932:	0f1b      	lsrs	r3, r3, #28
 8003934:	f003 0307 	and.w	r3, r3, #7
 8003938:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	695b      	ldr	r3, [r3, #20]
 800393e:	019a      	lsls	r2, r3, #6
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	6a1b      	ldr	r3, [r3, #32]
 8003944:	041b      	lsls	r3, r3, #16
 8003946:	431a      	orrs	r2, r3
 8003948:	693b      	ldr	r3, [r7, #16]
 800394a:	061b      	lsls	r3, r3, #24
 800394c:	431a      	orrs	r2, r3
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	071b      	lsls	r3, r3, #28
 8003952:	4929      	ldr	r1, [pc, #164]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003954:	4313      	orrs	r3, r2
 8003956:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f003 0308 	and.w	r3, r3, #8
 8003962:	2b00      	cmp	r3, #0
 8003964:	d028      	beq.n	80039b8 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003966:	4b24      	ldr	r3, [pc, #144]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003968:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800396c:	0e1b      	lsrs	r3, r3, #24
 800396e:	f003 030f 	and.w	r3, r3, #15
 8003972:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003974:	4b20      	ldr	r3, [pc, #128]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003976:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800397a:	0c1b      	lsrs	r3, r3, #16
 800397c:	f003 0303 	and.w	r3, r3, #3
 8003980:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	695b      	ldr	r3, [r3, #20]
 8003986:	019a      	lsls	r2, r3, #6
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	041b      	lsls	r3, r3, #16
 800398c:	431a      	orrs	r2, r3
 800398e:	693b      	ldr	r3, [r7, #16]
 8003990:	061b      	lsls	r3, r3, #24
 8003992:	431a      	orrs	r2, r3
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	69db      	ldr	r3, [r3, #28]
 8003998:	071b      	lsls	r3, r3, #28
 800399a:	4917      	ldr	r1, [pc, #92]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800399c:	4313      	orrs	r3, r2
 800399e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80039a2:	4b15      	ldr	r3, [pc, #84]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80039a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80039a8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039b0:	4911      	ldr	r1, [pc, #68]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80039b2:	4313      	orrs	r3, r2
 80039b4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80039b8:	4b0f      	ldr	r3, [pc, #60]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4a0e      	ldr	r2, [pc, #56]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80039be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80039c2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80039c4:	f7fd fea8 	bl	8001718 <HAL_GetTick>
 80039c8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80039ca:	e008      	b.n	80039de <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80039cc:	f7fd fea4 	bl	8001718 <HAL_GetTick>
 80039d0:	4602      	mov	r2, r0
 80039d2:	697b      	ldr	r3, [r7, #20]
 80039d4:	1ad3      	subs	r3, r2, r3
 80039d6:	2b64      	cmp	r3, #100	; 0x64
 80039d8:	d901      	bls.n	80039de <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80039da:	2303      	movs	r3, #3
 80039dc:	e007      	b.n	80039ee <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80039de:	4b06      	ldr	r3, [pc, #24]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80039e6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80039ea:	d1ef      	bne.n	80039cc <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 80039ec:	2300      	movs	r3, #0
}
 80039ee:	4618      	mov	r0, r3
 80039f0:	3720      	adds	r7, #32
 80039f2:	46bd      	mov	sp, r7
 80039f4:	bd80      	pop	{r7, pc}
 80039f6:	bf00      	nop
 80039f8:	40023800 	.word	0x40023800

080039fc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	b084      	sub	sp, #16
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d101      	bne.n	8003a0e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	e09d      	b.n	8003b4a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d108      	bne.n	8003a28 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	685b      	ldr	r3, [r3, #4]
 8003a1a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003a1e:	d009      	beq.n	8003a34 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2200      	movs	r2, #0
 8003a24:	61da      	str	r2, [r3, #28]
 8003a26:	e005      	b.n	8003a34 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	2200      	movs	r2, #0
 8003a32:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2200      	movs	r2, #0
 8003a38:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003a40:	b2db      	uxtb	r3, r3
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d106      	bne.n	8003a54 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	2200      	movs	r2, #0
 8003a4a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003a4e:	6878      	ldr	r0, [r7, #4]
 8003a50:	f7fd fb2a 	bl	80010a8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2202      	movs	r2, #2
 8003a58:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	681a      	ldr	r2, [r3, #0]
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003a6a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	68db      	ldr	r3, [r3, #12]
 8003a70:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003a74:	d902      	bls.n	8003a7c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003a76:	2300      	movs	r3, #0
 8003a78:	60fb      	str	r3, [r7, #12]
 8003a7a:	e002      	b.n	8003a82 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003a7c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003a80:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	68db      	ldr	r3, [r3, #12]
 8003a86:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8003a8a:	d007      	beq.n	8003a9c <HAL_SPI_Init+0xa0>
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	68db      	ldr	r3, [r3, #12]
 8003a90:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003a94:	d002      	beq.n	8003a9c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	2200      	movs	r2, #0
 8003a9a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	685b      	ldr	r3, [r3, #4]
 8003aa0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	689b      	ldr	r3, [r3, #8]
 8003aa8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003aac:	431a      	orrs	r2, r3
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	691b      	ldr	r3, [r3, #16]
 8003ab2:	f003 0302 	and.w	r3, r3, #2
 8003ab6:	431a      	orrs	r2, r3
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	695b      	ldr	r3, [r3, #20]
 8003abc:	f003 0301 	and.w	r3, r3, #1
 8003ac0:	431a      	orrs	r2, r3
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	699b      	ldr	r3, [r3, #24]
 8003ac6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003aca:	431a      	orrs	r2, r3
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	69db      	ldr	r3, [r3, #28]
 8003ad0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003ad4:	431a      	orrs	r2, r3
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6a1b      	ldr	r3, [r3, #32]
 8003ada:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ade:	ea42 0103 	orr.w	r1, r2, r3
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ae6:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	430a      	orrs	r2, r1
 8003af0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	699b      	ldr	r3, [r3, #24]
 8003af6:	0c1b      	lsrs	r3, r3, #16
 8003af8:	f003 0204 	and.w	r2, r3, #4
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b00:	f003 0310 	and.w	r3, r3, #16
 8003b04:	431a      	orrs	r2, r3
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b0a:	f003 0308 	and.w	r3, r3, #8
 8003b0e:	431a      	orrs	r2, r3
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	68db      	ldr	r3, [r3, #12]
 8003b14:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8003b18:	ea42 0103 	orr.w	r1, r2, r3
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	430a      	orrs	r2, r1
 8003b28:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	69da      	ldr	r2, [r3, #28]
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003b38:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2201      	movs	r2, #1
 8003b44:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8003b48:	2300      	movs	r3, #0
}
 8003b4a:	4618      	mov	r0, r3
 8003b4c:	3710      	adds	r7, #16
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	bd80      	pop	{r7, pc}

08003b52 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003b52:	b580      	push	{r7, lr}
 8003b54:	b082      	sub	sp, #8
 8003b56:	af00      	add	r7, sp, #0
 8003b58:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d101      	bne.n	8003b64 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003b60:	2301      	movs	r3, #1
 8003b62:	e040      	b.n	8003be6 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d106      	bne.n	8003b7a <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2200      	movs	r2, #0
 8003b70:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003b74:	6878      	ldr	r0, [r7, #4]
 8003b76:	f7fd fadb 	bl	8001130 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	2224      	movs	r2, #36	; 0x24
 8003b7e:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	681a      	ldr	r2, [r3, #0]
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f022 0201 	bic.w	r2, r2, #1
 8003b8e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003b90:	6878      	ldr	r0, [r7, #4]
 8003b92:	f000 f973 	bl	8003e7c <UART_SetConfig>
 8003b96:	4603      	mov	r3, r0
 8003b98:	2b01      	cmp	r3, #1
 8003b9a:	d101      	bne.n	8003ba0 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	e022      	b.n	8003be6 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d002      	beq.n	8003bae <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003ba8:	6878      	ldr	r0, [r7, #4]
 8003baa:	f000 fbcb 	bl	8004344 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	685a      	ldr	r2, [r3, #4]
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003bbc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	689a      	ldr	r2, [r3, #8]
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003bcc:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	681a      	ldr	r2, [r3, #0]
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f042 0201 	orr.w	r2, r2, #1
 8003bdc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003bde:	6878      	ldr	r0, [r7, #4]
 8003be0:	f000 fc52 	bl	8004488 <UART_CheckIdleState>
 8003be4:	4603      	mov	r3, r0
}
 8003be6:	4618      	mov	r0, r3
 8003be8:	3708      	adds	r7, #8
 8003bea:	46bd      	mov	sp, r7
 8003bec:	bd80      	pop	{r7, pc}

08003bee <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003bee:	b580      	push	{r7, lr}
 8003bf0:	b08a      	sub	sp, #40	; 0x28
 8003bf2:	af02      	add	r7, sp, #8
 8003bf4:	60f8      	str	r0, [r7, #12]
 8003bf6:	60b9      	str	r1, [r7, #8]
 8003bf8:	603b      	str	r3, [r7, #0]
 8003bfa:	4613      	mov	r3, r2
 8003bfc:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003c02:	2b20      	cmp	r3, #32
 8003c04:	d171      	bne.n	8003cea <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8003c06:	68bb      	ldr	r3, [r7, #8]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d002      	beq.n	8003c12 <HAL_UART_Transmit+0x24>
 8003c0c:	88fb      	ldrh	r3, [r7, #6]
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d101      	bne.n	8003c16 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003c12:	2301      	movs	r3, #1
 8003c14:	e06a      	b.n	8003cec <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	2200      	movs	r2, #0
 8003c1a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	2221      	movs	r2, #33	; 0x21
 8003c22:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003c24:	f7fd fd78 	bl	8001718 <HAL_GetTick>
 8003c28:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	88fa      	ldrh	r2, [r7, #6]
 8003c2e:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	88fa      	ldrh	r2, [r7, #6]
 8003c36:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	689b      	ldr	r3, [r3, #8]
 8003c3e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c42:	d108      	bne.n	8003c56 <HAL_UART_Transmit+0x68>
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	691b      	ldr	r3, [r3, #16]
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d104      	bne.n	8003c56 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003c50:	68bb      	ldr	r3, [r7, #8]
 8003c52:	61bb      	str	r3, [r7, #24]
 8003c54:	e003      	b.n	8003c5e <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003c56:	68bb      	ldr	r3, [r7, #8]
 8003c58:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003c5e:	e02c      	b.n	8003cba <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	9300      	str	r3, [sp, #0]
 8003c64:	697b      	ldr	r3, [r7, #20]
 8003c66:	2200      	movs	r2, #0
 8003c68:	2180      	movs	r1, #128	; 0x80
 8003c6a:	68f8      	ldr	r0, [r7, #12]
 8003c6c:	f000 fc59 	bl	8004522 <UART_WaitOnFlagUntilTimeout>
 8003c70:	4603      	mov	r3, r0
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d001      	beq.n	8003c7a <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8003c76:	2303      	movs	r3, #3
 8003c78:	e038      	b.n	8003cec <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8003c7a:	69fb      	ldr	r3, [r7, #28]
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d10b      	bne.n	8003c98 <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003c80:	69bb      	ldr	r3, [r7, #24]
 8003c82:	881b      	ldrh	r3, [r3, #0]
 8003c84:	461a      	mov	r2, r3
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003c8e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003c90:	69bb      	ldr	r3, [r7, #24]
 8003c92:	3302      	adds	r3, #2
 8003c94:	61bb      	str	r3, [r7, #24]
 8003c96:	e007      	b.n	8003ca8 <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003c98:	69fb      	ldr	r3, [r7, #28]
 8003c9a:	781a      	ldrb	r2, [r3, #0]
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003ca2:	69fb      	ldr	r3, [r7, #28]
 8003ca4:	3301      	adds	r3, #1
 8003ca6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003cae:	b29b      	uxth	r3, r3
 8003cb0:	3b01      	subs	r3, #1
 8003cb2:	b29a      	uxth	r2, r3
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003cc0:	b29b      	uxth	r3, r3
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d1cc      	bne.n	8003c60 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003cc6:	683b      	ldr	r3, [r7, #0]
 8003cc8:	9300      	str	r3, [sp, #0]
 8003cca:	697b      	ldr	r3, [r7, #20]
 8003ccc:	2200      	movs	r2, #0
 8003cce:	2140      	movs	r1, #64	; 0x40
 8003cd0:	68f8      	ldr	r0, [r7, #12]
 8003cd2:	f000 fc26 	bl	8004522 <UART_WaitOnFlagUntilTimeout>
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d001      	beq.n	8003ce0 <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 8003cdc:	2303      	movs	r3, #3
 8003cde:	e005      	b.n	8003cec <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	2220      	movs	r2, #32
 8003ce4:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8003ce6:	2300      	movs	r3, #0
 8003ce8:	e000      	b.n	8003cec <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8003cea:	2302      	movs	r3, #2
  }
}
 8003cec:	4618      	mov	r0, r3
 8003cee:	3720      	adds	r7, #32
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	bd80      	pop	{r7, pc}

08003cf4 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b08a      	sub	sp, #40	; 0x28
 8003cf8:	af02      	add	r7, sp, #8
 8003cfa:	60f8      	str	r0, [r7, #12]
 8003cfc:	60b9      	str	r1, [r7, #8]
 8003cfe:	603b      	str	r3, [r7, #0]
 8003d00:	4613      	mov	r3, r2
 8003d02:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003d0a:	2b20      	cmp	r3, #32
 8003d0c:	f040 80b1 	bne.w	8003e72 <HAL_UART_Receive+0x17e>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d10:	68bb      	ldr	r3, [r7, #8]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d002      	beq.n	8003d1c <HAL_UART_Receive+0x28>
 8003d16:	88fb      	ldrh	r3, [r7, #6]
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d101      	bne.n	8003d20 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8003d1c:	2301      	movs	r3, #1
 8003d1e:	e0a9      	b.n	8003e74 <HAL_UART_Receive+0x180>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	2200      	movs	r2, #0
 8003d24:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	2222      	movs	r2, #34	; 0x22
 8003d2c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	2200      	movs	r2, #0
 8003d34:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003d36:	f7fd fcef 	bl	8001718 <HAL_GetTick>
 8003d3a:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	88fa      	ldrh	r2, [r7, #6]
 8003d40:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	88fa      	ldrh	r2, [r7, #6]
 8003d48:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	689b      	ldr	r3, [r3, #8]
 8003d50:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d54:	d10e      	bne.n	8003d74 <HAL_UART_Receive+0x80>
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	691b      	ldr	r3, [r3, #16]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d105      	bne.n	8003d6a <HAL_UART_Receive+0x76>
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	f240 12ff 	movw	r2, #511	; 0x1ff
 8003d64:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003d68:	e02d      	b.n	8003dc6 <HAL_UART_Receive+0xd2>
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	22ff      	movs	r2, #255	; 0xff
 8003d6e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003d72:	e028      	b.n	8003dc6 <HAL_UART_Receive+0xd2>
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	689b      	ldr	r3, [r3, #8]
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d10d      	bne.n	8003d98 <HAL_UART_Receive+0xa4>
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	691b      	ldr	r3, [r3, #16]
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d104      	bne.n	8003d8e <HAL_UART_Receive+0x9a>
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	22ff      	movs	r2, #255	; 0xff
 8003d88:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003d8c:	e01b      	b.n	8003dc6 <HAL_UART_Receive+0xd2>
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	227f      	movs	r2, #127	; 0x7f
 8003d92:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003d96:	e016      	b.n	8003dc6 <HAL_UART_Receive+0xd2>
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	689b      	ldr	r3, [r3, #8]
 8003d9c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003da0:	d10d      	bne.n	8003dbe <HAL_UART_Receive+0xca>
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	691b      	ldr	r3, [r3, #16]
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d104      	bne.n	8003db4 <HAL_UART_Receive+0xc0>
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	227f      	movs	r2, #127	; 0x7f
 8003dae:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003db2:	e008      	b.n	8003dc6 <HAL_UART_Receive+0xd2>
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	223f      	movs	r2, #63	; 0x3f
 8003db8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003dbc:	e003      	b.n	8003dc6 <HAL_UART_Receive+0xd2>
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8003dcc:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	689b      	ldr	r3, [r3, #8]
 8003dd2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003dd6:	d108      	bne.n	8003dea <HAL_UART_Receive+0xf6>
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	691b      	ldr	r3, [r3, #16]
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d104      	bne.n	8003dea <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8003de0:	2300      	movs	r3, #0
 8003de2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003de4:	68bb      	ldr	r3, [r7, #8]
 8003de6:	61bb      	str	r3, [r7, #24]
 8003de8:	e003      	b.n	8003df2 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8003dea:	68bb      	ldr	r3, [r7, #8]
 8003dec:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003dee:	2300      	movs	r3, #0
 8003df0:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8003df2:	e032      	b.n	8003e5a <HAL_UART_Receive+0x166>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003df4:	683b      	ldr	r3, [r7, #0]
 8003df6:	9300      	str	r3, [sp, #0]
 8003df8:	697b      	ldr	r3, [r7, #20]
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	2120      	movs	r1, #32
 8003dfe:	68f8      	ldr	r0, [r7, #12]
 8003e00:	f000 fb8f 	bl	8004522 <UART_WaitOnFlagUntilTimeout>
 8003e04:	4603      	mov	r3, r0
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d001      	beq.n	8003e0e <HAL_UART_Receive+0x11a>
      {
        return HAL_TIMEOUT;
 8003e0a:	2303      	movs	r3, #3
 8003e0c:	e032      	b.n	8003e74 <HAL_UART_Receive+0x180>
      }
      if (pdata8bits == NULL)
 8003e0e:	69fb      	ldr	r3, [r7, #28]
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d10c      	bne.n	8003e2e <HAL_UART_Receive+0x13a>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e1a:	b29a      	uxth	r2, r3
 8003e1c:	8a7b      	ldrh	r3, [r7, #18]
 8003e1e:	4013      	ands	r3, r2
 8003e20:	b29a      	uxth	r2, r3
 8003e22:	69bb      	ldr	r3, [r7, #24]
 8003e24:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8003e26:	69bb      	ldr	r3, [r7, #24]
 8003e28:	3302      	adds	r3, #2
 8003e2a:	61bb      	str	r3, [r7, #24]
 8003e2c:	e00c      	b.n	8003e48 <HAL_UART_Receive+0x154>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e34:	b2da      	uxtb	r2, r3
 8003e36:	8a7b      	ldrh	r3, [r7, #18]
 8003e38:	b2db      	uxtb	r3, r3
 8003e3a:	4013      	ands	r3, r2
 8003e3c:	b2da      	uxtb	r2, r3
 8003e3e:	69fb      	ldr	r3, [r7, #28]
 8003e40:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8003e42:	69fb      	ldr	r3, [r7, #28]
 8003e44:	3301      	adds	r3, #1
 8003e46:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003e4e:	b29b      	uxth	r3, r3
 8003e50:	3b01      	subs	r3, #1
 8003e52:	b29a      	uxth	r2, r3
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003e60:	b29b      	uxth	r3, r3
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d1c6      	bne.n	8003df4 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	2220      	movs	r2, #32
 8003e6a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 8003e6e:	2300      	movs	r3, #0
 8003e70:	e000      	b.n	8003e74 <HAL_UART_Receive+0x180>
  }
  else
  {
    return HAL_BUSY;
 8003e72:	2302      	movs	r3, #2
  }
}
 8003e74:	4618      	mov	r0, r3
 8003e76:	3720      	adds	r7, #32
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	bd80      	pop	{r7, pc}

08003e7c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b088      	sub	sp, #32
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003e84:	2300      	movs	r3, #0
 8003e86:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	689a      	ldr	r2, [r3, #8]
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	691b      	ldr	r3, [r3, #16]
 8003e90:	431a      	orrs	r2, r3
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	695b      	ldr	r3, [r3, #20]
 8003e96:	431a      	orrs	r2, r3
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	69db      	ldr	r3, [r3, #28]
 8003e9c:	4313      	orrs	r3, r2
 8003e9e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	681a      	ldr	r2, [r3, #0]
 8003ea6:	4ba6      	ldr	r3, [pc, #664]	; (8004140 <UART_SetConfig+0x2c4>)
 8003ea8:	4013      	ands	r3, r2
 8003eaa:	687a      	ldr	r2, [r7, #4]
 8003eac:	6812      	ldr	r2, [r2, #0]
 8003eae:	6979      	ldr	r1, [r7, #20]
 8003eb0:	430b      	orrs	r3, r1
 8003eb2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	685b      	ldr	r3, [r3, #4]
 8003eba:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	68da      	ldr	r2, [r3, #12]
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	430a      	orrs	r2, r1
 8003ec8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	699b      	ldr	r3, [r3, #24]
 8003ece:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6a1b      	ldr	r3, [r3, #32]
 8003ed4:	697a      	ldr	r2, [r7, #20]
 8003ed6:	4313      	orrs	r3, r2
 8003ed8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	689b      	ldr	r3, [r3, #8]
 8003ee0:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	697a      	ldr	r2, [r7, #20]
 8003eea:	430a      	orrs	r2, r1
 8003eec:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	4a94      	ldr	r2, [pc, #592]	; (8004144 <UART_SetConfig+0x2c8>)
 8003ef4:	4293      	cmp	r3, r2
 8003ef6:	d120      	bne.n	8003f3a <UART_SetConfig+0xbe>
 8003ef8:	4b93      	ldr	r3, [pc, #588]	; (8004148 <UART_SetConfig+0x2cc>)
 8003efa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003efe:	f003 0303 	and.w	r3, r3, #3
 8003f02:	2b03      	cmp	r3, #3
 8003f04:	d816      	bhi.n	8003f34 <UART_SetConfig+0xb8>
 8003f06:	a201      	add	r2, pc, #4	; (adr r2, 8003f0c <UART_SetConfig+0x90>)
 8003f08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f0c:	08003f1d 	.word	0x08003f1d
 8003f10:	08003f29 	.word	0x08003f29
 8003f14:	08003f23 	.word	0x08003f23
 8003f18:	08003f2f 	.word	0x08003f2f
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	77fb      	strb	r3, [r7, #31]
 8003f20:	e150      	b.n	80041c4 <UART_SetConfig+0x348>
 8003f22:	2302      	movs	r3, #2
 8003f24:	77fb      	strb	r3, [r7, #31]
 8003f26:	e14d      	b.n	80041c4 <UART_SetConfig+0x348>
 8003f28:	2304      	movs	r3, #4
 8003f2a:	77fb      	strb	r3, [r7, #31]
 8003f2c:	e14a      	b.n	80041c4 <UART_SetConfig+0x348>
 8003f2e:	2308      	movs	r3, #8
 8003f30:	77fb      	strb	r3, [r7, #31]
 8003f32:	e147      	b.n	80041c4 <UART_SetConfig+0x348>
 8003f34:	2310      	movs	r3, #16
 8003f36:	77fb      	strb	r3, [r7, #31]
 8003f38:	e144      	b.n	80041c4 <UART_SetConfig+0x348>
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	4a83      	ldr	r2, [pc, #524]	; (800414c <UART_SetConfig+0x2d0>)
 8003f40:	4293      	cmp	r3, r2
 8003f42:	d132      	bne.n	8003faa <UART_SetConfig+0x12e>
 8003f44:	4b80      	ldr	r3, [pc, #512]	; (8004148 <UART_SetConfig+0x2cc>)
 8003f46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f4a:	f003 030c 	and.w	r3, r3, #12
 8003f4e:	2b0c      	cmp	r3, #12
 8003f50:	d828      	bhi.n	8003fa4 <UART_SetConfig+0x128>
 8003f52:	a201      	add	r2, pc, #4	; (adr r2, 8003f58 <UART_SetConfig+0xdc>)
 8003f54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f58:	08003f8d 	.word	0x08003f8d
 8003f5c:	08003fa5 	.word	0x08003fa5
 8003f60:	08003fa5 	.word	0x08003fa5
 8003f64:	08003fa5 	.word	0x08003fa5
 8003f68:	08003f99 	.word	0x08003f99
 8003f6c:	08003fa5 	.word	0x08003fa5
 8003f70:	08003fa5 	.word	0x08003fa5
 8003f74:	08003fa5 	.word	0x08003fa5
 8003f78:	08003f93 	.word	0x08003f93
 8003f7c:	08003fa5 	.word	0x08003fa5
 8003f80:	08003fa5 	.word	0x08003fa5
 8003f84:	08003fa5 	.word	0x08003fa5
 8003f88:	08003f9f 	.word	0x08003f9f
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	77fb      	strb	r3, [r7, #31]
 8003f90:	e118      	b.n	80041c4 <UART_SetConfig+0x348>
 8003f92:	2302      	movs	r3, #2
 8003f94:	77fb      	strb	r3, [r7, #31]
 8003f96:	e115      	b.n	80041c4 <UART_SetConfig+0x348>
 8003f98:	2304      	movs	r3, #4
 8003f9a:	77fb      	strb	r3, [r7, #31]
 8003f9c:	e112      	b.n	80041c4 <UART_SetConfig+0x348>
 8003f9e:	2308      	movs	r3, #8
 8003fa0:	77fb      	strb	r3, [r7, #31]
 8003fa2:	e10f      	b.n	80041c4 <UART_SetConfig+0x348>
 8003fa4:	2310      	movs	r3, #16
 8003fa6:	77fb      	strb	r3, [r7, #31]
 8003fa8:	e10c      	b.n	80041c4 <UART_SetConfig+0x348>
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	4a68      	ldr	r2, [pc, #416]	; (8004150 <UART_SetConfig+0x2d4>)
 8003fb0:	4293      	cmp	r3, r2
 8003fb2:	d120      	bne.n	8003ff6 <UART_SetConfig+0x17a>
 8003fb4:	4b64      	ldr	r3, [pc, #400]	; (8004148 <UART_SetConfig+0x2cc>)
 8003fb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fba:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003fbe:	2b30      	cmp	r3, #48	; 0x30
 8003fc0:	d013      	beq.n	8003fea <UART_SetConfig+0x16e>
 8003fc2:	2b30      	cmp	r3, #48	; 0x30
 8003fc4:	d814      	bhi.n	8003ff0 <UART_SetConfig+0x174>
 8003fc6:	2b20      	cmp	r3, #32
 8003fc8:	d009      	beq.n	8003fde <UART_SetConfig+0x162>
 8003fca:	2b20      	cmp	r3, #32
 8003fcc:	d810      	bhi.n	8003ff0 <UART_SetConfig+0x174>
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d002      	beq.n	8003fd8 <UART_SetConfig+0x15c>
 8003fd2:	2b10      	cmp	r3, #16
 8003fd4:	d006      	beq.n	8003fe4 <UART_SetConfig+0x168>
 8003fd6:	e00b      	b.n	8003ff0 <UART_SetConfig+0x174>
 8003fd8:	2300      	movs	r3, #0
 8003fda:	77fb      	strb	r3, [r7, #31]
 8003fdc:	e0f2      	b.n	80041c4 <UART_SetConfig+0x348>
 8003fde:	2302      	movs	r3, #2
 8003fe0:	77fb      	strb	r3, [r7, #31]
 8003fe2:	e0ef      	b.n	80041c4 <UART_SetConfig+0x348>
 8003fe4:	2304      	movs	r3, #4
 8003fe6:	77fb      	strb	r3, [r7, #31]
 8003fe8:	e0ec      	b.n	80041c4 <UART_SetConfig+0x348>
 8003fea:	2308      	movs	r3, #8
 8003fec:	77fb      	strb	r3, [r7, #31]
 8003fee:	e0e9      	b.n	80041c4 <UART_SetConfig+0x348>
 8003ff0:	2310      	movs	r3, #16
 8003ff2:	77fb      	strb	r3, [r7, #31]
 8003ff4:	e0e6      	b.n	80041c4 <UART_SetConfig+0x348>
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	4a56      	ldr	r2, [pc, #344]	; (8004154 <UART_SetConfig+0x2d8>)
 8003ffc:	4293      	cmp	r3, r2
 8003ffe:	d120      	bne.n	8004042 <UART_SetConfig+0x1c6>
 8004000:	4b51      	ldr	r3, [pc, #324]	; (8004148 <UART_SetConfig+0x2cc>)
 8004002:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004006:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800400a:	2bc0      	cmp	r3, #192	; 0xc0
 800400c:	d013      	beq.n	8004036 <UART_SetConfig+0x1ba>
 800400e:	2bc0      	cmp	r3, #192	; 0xc0
 8004010:	d814      	bhi.n	800403c <UART_SetConfig+0x1c0>
 8004012:	2b80      	cmp	r3, #128	; 0x80
 8004014:	d009      	beq.n	800402a <UART_SetConfig+0x1ae>
 8004016:	2b80      	cmp	r3, #128	; 0x80
 8004018:	d810      	bhi.n	800403c <UART_SetConfig+0x1c0>
 800401a:	2b00      	cmp	r3, #0
 800401c:	d002      	beq.n	8004024 <UART_SetConfig+0x1a8>
 800401e:	2b40      	cmp	r3, #64	; 0x40
 8004020:	d006      	beq.n	8004030 <UART_SetConfig+0x1b4>
 8004022:	e00b      	b.n	800403c <UART_SetConfig+0x1c0>
 8004024:	2300      	movs	r3, #0
 8004026:	77fb      	strb	r3, [r7, #31]
 8004028:	e0cc      	b.n	80041c4 <UART_SetConfig+0x348>
 800402a:	2302      	movs	r3, #2
 800402c:	77fb      	strb	r3, [r7, #31]
 800402e:	e0c9      	b.n	80041c4 <UART_SetConfig+0x348>
 8004030:	2304      	movs	r3, #4
 8004032:	77fb      	strb	r3, [r7, #31]
 8004034:	e0c6      	b.n	80041c4 <UART_SetConfig+0x348>
 8004036:	2308      	movs	r3, #8
 8004038:	77fb      	strb	r3, [r7, #31]
 800403a:	e0c3      	b.n	80041c4 <UART_SetConfig+0x348>
 800403c:	2310      	movs	r3, #16
 800403e:	77fb      	strb	r3, [r7, #31]
 8004040:	e0c0      	b.n	80041c4 <UART_SetConfig+0x348>
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	4a44      	ldr	r2, [pc, #272]	; (8004158 <UART_SetConfig+0x2dc>)
 8004048:	4293      	cmp	r3, r2
 800404a:	d125      	bne.n	8004098 <UART_SetConfig+0x21c>
 800404c:	4b3e      	ldr	r3, [pc, #248]	; (8004148 <UART_SetConfig+0x2cc>)
 800404e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004052:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004056:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800405a:	d017      	beq.n	800408c <UART_SetConfig+0x210>
 800405c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004060:	d817      	bhi.n	8004092 <UART_SetConfig+0x216>
 8004062:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004066:	d00b      	beq.n	8004080 <UART_SetConfig+0x204>
 8004068:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800406c:	d811      	bhi.n	8004092 <UART_SetConfig+0x216>
 800406e:	2b00      	cmp	r3, #0
 8004070:	d003      	beq.n	800407a <UART_SetConfig+0x1fe>
 8004072:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004076:	d006      	beq.n	8004086 <UART_SetConfig+0x20a>
 8004078:	e00b      	b.n	8004092 <UART_SetConfig+0x216>
 800407a:	2300      	movs	r3, #0
 800407c:	77fb      	strb	r3, [r7, #31]
 800407e:	e0a1      	b.n	80041c4 <UART_SetConfig+0x348>
 8004080:	2302      	movs	r3, #2
 8004082:	77fb      	strb	r3, [r7, #31]
 8004084:	e09e      	b.n	80041c4 <UART_SetConfig+0x348>
 8004086:	2304      	movs	r3, #4
 8004088:	77fb      	strb	r3, [r7, #31]
 800408a:	e09b      	b.n	80041c4 <UART_SetConfig+0x348>
 800408c:	2308      	movs	r3, #8
 800408e:	77fb      	strb	r3, [r7, #31]
 8004090:	e098      	b.n	80041c4 <UART_SetConfig+0x348>
 8004092:	2310      	movs	r3, #16
 8004094:	77fb      	strb	r3, [r7, #31]
 8004096:	e095      	b.n	80041c4 <UART_SetConfig+0x348>
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	4a2f      	ldr	r2, [pc, #188]	; (800415c <UART_SetConfig+0x2e0>)
 800409e:	4293      	cmp	r3, r2
 80040a0:	d125      	bne.n	80040ee <UART_SetConfig+0x272>
 80040a2:	4b29      	ldr	r3, [pc, #164]	; (8004148 <UART_SetConfig+0x2cc>)
 80040a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040a8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80040ac:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80040b0:	d017      	beq.n	80040e2 <UART_SetConfig+0x266>
 80040b2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80040b6:	d817      	bhi.n	80040e8 <UART_SetConfig+0x26c>
 80040b8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80040bc:	d00b      	beq.n	80040d6 <UART_SetConfig+0x25a>
 80040be:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80040c2:	d811      	bhi.n	80040e8 <UART_SetConfig+0x26c>
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d003      	beq.n	80040d0 <UART_SetConfig+0x254>
 80040c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80040cc:	d006      	beq.n	80040dc <UART_SetConfig+0x260>
 80040ce:	e00b      	b.n	80040e8 <UART_SetConfig+0x26c>
 80040d0:	2301      	movs	r3, #1
 80040d2:	77fb      	strb	r3, [r7, #31]
 80040d4:	e076      	b.n	80041c4 <UART_SetConfig+0x348>
 80040d6:	2302      	movs	r3, #2
 80040d8:	77fb      	strb	r3, [r7, #31]
 80040da:	e073      	b.n	80041c4 <UART_SetConfig+0x348>
 80040dc:	2304      	movs	r3, #4
 80040de:	77fb      	strb	r3, [r7, #31]
 80040e0:	e070      	b.n	80041c4 <UART_SetConfig+0x348>
 80040e2:	2308      	movs	r3, #8
 80040e4:	77fb      	strb	r3, [r7, #31]
 80040e6:	e06d      	b.n	80041c4 <UART_SetConfig+0x348>
 80040e8:	2310      	movs	r3, #16
 80040ea:	77fb      	strb	r3, [r7, #31]
 80040ec:	e06a      	b.n	80041c4 <UART_SetConfig+0x348>
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	4a1b      	ldr	r2, [pc, #108]	; (8004160 <UART_SetConfig+0x2e4>)
 80040f4:	4293      	cmp	r3, r2
 80040f6:	d138      	bne.n	800416a <UART_SetConfig+0x2ee>
 80040f8:	4b13      	ldr	r3, [pc, #76]	; (8004148 <UART_SetConfig+0x2cc>)
 80040fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040fe:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8004102:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8004106:	d017      	beq.n	8004138 <UART_SetConfig+0x2bc>
 8004108:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800410c:	d82a      	bhi.n	8004164 <UART_SetConfig+0x2e8>
 800410e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004112:	d00b      	beq.n	800412c <UART_SetConfig+0x2b0>
 8004114:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004118:	d824      	bhi.n	8004164 <UART_SetConfig+0x2e8>
 800411a:	2b00      	cmp	r3, #0
 800411c:	d003      	beq.n	8004126 <UART_SetConfig+0x2aa>
 800411e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004122:	d006      	beq.n	8004132 <UART_SetConfig+0x2b6>
 8004124:	e01e      	b.n	8004164 <UART_SetConfig+0x2e8>
 8004126:	2300      	movs	r3, #0
 8004128:	77fb      	strb	r3, [r7, #31]
 800412a:	e04b      	b.n	80041c4 <UART_SetConfig+0x348>
 800412c:	2302      	movs	r3, #2
 800412e:	77fb      	strb	r3, [r7, #31]
 8004130:	e048      	b.n	80041c4 <UART_SetConfig+0x348>
 8004132:	2304      	movs	r3, #4
 8004134:	77fb      	strb	r3, [r7, #31]
 8004136:	e045      	b.n	80041c4 <UART_SetConfig+0x348>
 8004138:	2308      	movs	r3, #8
 800413a:	77fb      	strb	r3, [r7, #31]
 800413c:	e042      	b.n	80041c4 <UART_SetConfig+0x348>
 800413e:	bf00      	nop
 8004140:	efff69f3 	.word	0xefff69f3
 8004144:	40011000 	.word	0x40011000
 8004148:	40023800 	.word	0x40023800
 800414c:	40004400 	.word	0x40004400
 8004150:	40004800 	.word	0x40004800
 8004154:	40004c00 	.word	0x40004c00
 8004158:	40005000 	.word	0x40005000
 800415c:	40011400 	.word	0x40011400
 8004160:	40007800 	.word	0x40007800
 8004164:	2310      	movs	r3, #16
 8004166:	77fb      	strb	r3, [r7, #31]
 8004168:	e02c      	b.n	80041c4 <UART_SetConfig+0x348>
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	4a72      	ldr	r2, [pc, #456]	; (8004338 <UART_SetConfig+0x4bc>)
 8004170:	4293      	cmp	r3, r2
 8004172:	d125      	bne.n	80041c0 <UART_SetConfig+0x344>
 8004174:	4b71      	ldr	r3, [pc, #452]	; (800433c <UART_SetConfig+0x4c0>)
 8004176:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800417a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800417e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004182:	d017      	beq.n	80041b4 <UART_SetConfig+0x338>
 8004184:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004188:	d817      	bhi.n	80041ba <UART_SetConfig+0x33e>
 800418a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800418e:	d00b      	beq.n	80041a8 <UART_SetConfig+0x32c>
 8004190:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004194:	d811      	bhi.n	80041ba <UART_SetConfig+0x33e>
 8004196:	2b00      	cmp	r3, #0
 8004198:	d003      	beq.n	80041a2 <UART_SetConfig+0x326>
 800419a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800419e:	d006      	beq.n	80041ae <UART_SetConfig+0x332>
 80041a0:	e00b      	b.n	80041ba <UART_SetConfig+0x33e>
 80041a2:	2300      	movs	r3, #0
 80041a4:	77fb      	strb	r3, [r7, #31]
 80041a6:	e00d      	b.n	80041c4 <UART_SetConfig+0x348>
 80041a8:	2302      	movs	r3, #2
 80041aa:	77fb      	strb	r3, [r7, #31]
 80041ac:	e00a      	b.n	80041c4 <UART_SetConfig+0x348>
 80041ae:	2304      	movs	r3, #4
 80041b0:	77fb      	strb	r3, [r7, #31]
 80041b2:	e007      	b.n	80041c4 <UART_SetConfig+0x348>
 80041b4:	2308      	movs	r3, #8
 80041b6:	77fb      	strb	r3, [r7, #31]
 80041b8:	e004      	b.n	80041c4 <UART_SetConfig+0x348>
 80041ba:	2310      	movs	r3, #16
 80041bc:	77fb      	strb	r3, [r7, #31]
 80041be:	e001      	b.n	80041c4 <UART_SetConfig+0x348>
 80041c0:	2310      	movs	r3, #16
 80041c2:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	69db      	ldr	r3, [r3, #28]
 80041c8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80041cc:	d15b      	bne.n	8004286 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 80041ce:	7ffb      	ldrb	r3, [r7, #31]
 80041d0:	2b08      	cmp	r3, #8
 80041d2:	d828      	bhi.n	8004226 <UART_SetConfig+0x3aa>
 80041d4:	a201      	add	r2, pc, #4	; (adr r2, 80041dc <UART_SetConfig+0x360>)
 80041d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041da:	bf00      	nop
 80041dc:	08004201 	.word	0x08004201
 80041e0:	08004209 	.word	0x08004209
 80041e4:	08004211 	.word	0x08004211
 80041e8:	08004227 	.word	0x08004227
 80041ec:	08004217 	.word	0x08004217
 80041f0:	08004227 	.word	0x08004227
 80041f4:	08004227 	.word	0x08004227
 80041f8:	08004227 	.word	0x08004227
 80041fc:	0800421f 	.word	0x0800421f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004200:	f7fe ffac 	bl	800315c <HAL_RCC_GetPCLK1Freq>
 8004204:	61b8      	str	r0, [r7, #24]
        break;
 8004206:	e013      	b.n	8004230 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004208:	f7fe ffbc 	bl	8003184 <HAL_RCC_GetPCLK2Freq>
 800420c:	61b8      	str	r0, [r7, #24]
        break;
 800420e:	e00f      	b.n	8004230 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004210:	4b4b      	ldr	r3, [pc, #300]	; (8004340 <UART_SetConfig+0x4c4>)
 8004212:	61bb      	str	r3, [r7, #24]
        break;
 8004214:	e00c      	b.n	8004230 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004216:	f7fe fecf 	bl	8002fb8 <HAL_RCC_GetSysClockFreq>
 800421a:	61b8      	str	r0, [r7, #24]
        break;
 800421c:	e008      	b.n	8004230 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800421e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004222:	61bb      	str	r3, [r7, #24]
        break;
 8004224:	e004      	b.n	8004230 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8004226:	2300      	movs	r3, #0
 8004228:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800422a:	2301      	movs	r3, #1
 800422c:	77bb      	strb	r3, [r7, #30]
        break;
 800422e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004230:	69bb      	ldr	r3, [r7, #24]
 8004232:	2b00      	cmp	r3, #0
 8004234:	d074      	beq.n	8004320 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004236:	69bb      	ldr	r3, [r7, #24]
 8004238:	005a      	lsls	r2, r3, #1
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	685b      	ldr	r3, [r3, #4]
 800423e:	085b      	lsrs	r3, r3, #1
 8004240:	441a      	add	r2, r3
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	685b      	ldr	r3, [r3, #4]
 8004246:	fbb2 f3f3 	udiv	r3, r2, r3
 800424a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800424c:	693b      	ldr	r3, [r7, #16]
 800424e:	2b0f      	cmp	r3, #15
 8004250:	d916      	bls.n	8004280 <UART_SetConfig+0x404>
 8004252:	693b      	ldr	r3, [r7, #16]
 8004254:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004258:	d212      	bcs.n	8004280 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800425a:	693b      	ldr	r3, [r7, #16]
 800425c:	b29b      	uxth	r3, r3
 800425e:	f023 030f 	bic.w	r3, r3, #15
 8004262:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004264:	693b      	ldr	r3, [r7, #16]
 8004266:	085b      	lsrs	r3, r3, #1
 8004268:	b29b      	uxth	r3, r3
 800426a:	f003 0307 	and.w	r3, r3, #7
 800426e:	b29a      	uxth	r2, r3
 8004270:	89fb      	ldrh	r3, [r7, #14]
 8004272:	4313      	orrs	r3, r2
 8004274:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	89fa      	ldrh	r2, [r7, #14]
 800427c:	60da      	str	r2, [r3, #12]
 800427e:	e04f      	b.n	8004320 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004280:	2301      	movs	r3, #1
 8004282:	77bb      	strb	r3, [r7, #30]
 8004284:	e04c      	b.n	8004320 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004286:	7ffb      	ldrb	r3, [r7, #31]
 8004288:	2b08      	cmp	r3, #8
 800428a:	d828      	bhi.n	80042de <UART_SetConfig+0x462>
 800428c:	a201      	add	r2, pc, #4	; (adr r2, 8004294 <UART_SetConfig+0x418>)
 800428e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004292:	bf00      	nop
 8004294:	080042b9 	.word	0x080042b9
 8004298:	080042c1 	.word	0x080042c1
 800429c:	080042c9 	.word	0x080042c9
 80042a0:	080042df 	.word	0x080042df
 80042a4:	080042cf 	.word	0x080042cf
 80042a8:	080042df 	.word	0x080042df
 80042ac:	080042df 	.word	0x080042df
 80042b0:	080042df 	.word	0x080042df
 80042b4:	080042d7 	.word	0x080042d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80042b8:	f7fe ff50 	bl	800315c <HAL_RCC_GetPCLK1Freq>
 80042bc:	61b8      	str	r0, [r7, #24]
        break;
 80042be:	e013      	b.n	80042e8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80042c0:	f7fe ff60 	bl	8003184 <HAL_RCC_GetPCLK2Freq>
 80042c4:	61b8      	str	r0, [r7, #24]
        break;
 80042c6:	e00f      	b.n	80042e8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80042c8:	4b1d      	ldr	r3, [pc, #116]	; (8004340 <UART_SetConfig+0x4c4>)
 80042ca:	61bb      	str	r3, [r7, #24]
        break;
 80042cc:	e00c      	b.n	80042e8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80042ce:	f7fe fe73 	bl	8002fb8 <HAL_RCC_GetSysClockFreq>
 80042d2:	61b8      	str	r0, [r7, #24]
        break;
 80042d4:	e008      	b.n	80042e8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80042d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80042da:	61bb      	str	r3, [r7, #24]
        break;
 80042dc:	e004      	b.n	80042e8 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80042de:	2300      	movs	r3, #0
 80042e0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80042e2:	2301      	movs	r3, #1
 80042e4:	77bb      	strb	r3, [r7, #30]
        break;
 80042e6:	bf00      	nop
    }

    if (pclk != 0U)
 80042e8:	69bb      	ldr	r3, [r7, #24]
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d018      	beq.n	8004320 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	685b      	ldr	r3, [r3, #4]
 80042f2:	085a      	lsrs	r2, r3, #1
 80042f4:	69bb      	ldr	r3, [r7, #24]
 80042f6:	441a      	add	r2, r3
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	685b      	ldr	r3, [r3, #4]
 80042fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004300:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004302:	693b      	ldr	r3, [r7, #16]
 8004304:	2b0f      	cmp	r3, #15
 8004306:	d909      	bls.n	800431c <UART_SetConfig+0x4a0>
 8004308:	693b      	ldr	r3, [r7, #16]
 800430a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800430e:	d205      	bcs.n	800431c <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004310:	693b      	ldr	r3, [r7, #16]
 8004312:	b29a      	uxth	r2, r3
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	60da      	str	r2, [r3, #12]
 800431a:	e001      	b.n	8004320 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800431c:	2301      	movs	r3, #1
 800431e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2200      	movs	r2, #0
 8004324:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	2200      	movs	r2, #0
 800432a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800432c:	7fbb      	ldrb	r3, [r7, #30]
}
 800432e:	4618      	mov	r0, r3
 8004330:	3720      	adds	r7, #32
 8004332:	46bd      	mov	sp, r7
 8004334:	bd80      	pop	{r7, pc}
 8004336:	bf00      	nop
 8004338:	40007c00 	.word	0x40007c00
 800433c:	40023800 	.word	0x40023800
 8004340:	00f42400 	.word	0x00f42400

08004344 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004344:	b480      	push	{r7}
 8004346:	b083      	sub	sp, #12
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004350:	f003 0301 	and.w	r3, r3, #1
 8004354:	2b00      	cmp	r3, #0
 8004356:	d00a      	beq.n	800436e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	685b      	ldr	r3, [r3, #4]
 800435e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	430a      	orrs	r2, r1
 800436c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004372:	f003 0302 	and.w	r3, r3, #2
 8004376:	2b00      	cmp	r3, #0
 8004378:	d00a      	beq.n	8004390 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	685b      	ldr	r3, [r3, #4]
 8004380:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	430a      	orrs	r2, r1
 800438e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004394:	f003 0304 	and.w	r3, r3, #4
 8004398:	2b00      	cmp	r3, #0
 800439a:	d00a      	beq.n	80043b2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	685b      	ldr	r3, [r3, #4]
 80043a2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	430a      	orrs	r2, r1
 80043b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043b6:	f003 0308 	and.w	r3, r3, #8
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d00a      	beq.n	80043d4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	685b      	ldr	r3, [r3, #4]
 80043c4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	430a      	orrs	r2, r1
 80043d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043d8:	f003 0310 	and.w	r3, r3, #16
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d00a      	beq.n	80043f6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	689b      	ldr	r3, [r3, #8]
 80043e6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	430a      	orrs	r2, r1
 80043f4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043fa:	f003 0320 	and.w	r3, r3, #32
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d00a      	beq.n	8004418 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	689b      	ldr	r3, [r3, #8]
 8004408:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	430a      	orrs	r2, r1
 8004416:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800441c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004420:	2b00      	cmp	r3, #0
 8004422:	d01a      	beq.n	800445a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	685b      	ldr	r3, [r3, #4]
 800442a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	430a      	orrs	r2, r1
 8004438:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800443e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004442:	d10a      	bne.n	800445a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	685b      	ldr	r3, [r3, #4]
 800444a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	430a      	orrs	r2, r1
 8004458:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800445e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004462:	2b00      	cmp	r3, #0
 8004464:	d00a      	beq.n	800447c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	685b      	ldr	r3, [r3, #4]
 800446c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	430a      	orrs	r2, r1
 800447a:	605a      	str	r2, [r3, #4]
  }
}
 800447c:	bf00      	nop
 800447e:	370c      	adds	r7, #12
 8004480:	46bd      	mov	sp, r7
 8004482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004486:	4770      	bx	lr

08004488 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	b086      	sub	sp, #24
 800448c:	af02      	add	r7, sp, #8
 800448e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2200      	movs	r2, #0
 8004494:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004498:	f7fd f93e 	bl	8001718 <HAL_GetTick>
 800449c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f003 0308 	and.w	r3, r3, #8
 80044a8:	2b08      	cmp	r3, #8
 80044aa:	d10e      	bne.n	80044ca <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80044ac:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80044b0:	9300      	str	r3, [sp, #0]
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	2200      	movs	r2, #0
 80044b6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80044ba:	6878      	ldr	r0, [r7, #4]
 80044bc:	f000 f831 	bl	8004522 <UART_WaitOnFlagUntilTimeout>
 80044c0:	4603      	mov	r3, r0
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d001      	beq.n	80044ca <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80044c6:	2303      	movs	r3, #3
 80044c8:	e027      	b.n	800451a <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f003 0304 	and.w	r3, r3, #4
 80044d4:	2b04      	cmp	r3, #4
 80044d6:	d10e      	bne.n	80044f6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80044d8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80044dc:	9300      	str	r3, [sp, #0]
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	2200      	movs	r2, #0
 80044e2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80044e6:	6878      	ldr	r0, [r7, #4]
 80044e8:	f000 f81b 	bl	8004522 <UART_WaitOnFlagUntilTimeout>
 80044ec:	4603      	mov	r3, r0
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d001      	beq.n	80044f6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80044f2:	2303      	movs	r3, #3
 80044f4:	e011      	b.n	800451a <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	2220      	movs	r2, #32
 80044fa:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2220      	movs	r2, #32
 8004500:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2200      	movs	r2, #0
 8004508:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	2200      	movs	r2, #0
 800450e:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2200      	movs	r2, #0
 8004514:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8004518:	2300      	movs	r3, #0
}
 800451a:	4618      	mov	r0, r3
 800451c:	3710      	adds	r7, #16
 800451e:	46bd      	mov	sp, r7
 8004520:	bd80      	pop	{r7, pc}

08004522 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004522:	b580      	push	{r7, lr}
 8004524:	b09c      	sub	sp, #112	; 0x70
 8004526:	af00      	add	r7, sp, #0
 8004528:	60f8      	str	r0, [r7, #12]
 800452a:	60b9      	str	r1, [r7, #8]
 800452c:	603b      	str	r3, [r7, #0]
 800452e:	4613      	mov	r3, r2
 8004530:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004532:	e0a7      	b.n	8004684 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004534:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004536:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800453a:	f000 80a3 	beq.w	8004684 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800453e:	f7fd f8eb 	bl	8001718 <HAL_GetTick>
 8004542:	4602      	mov	r2, r0
 8004544:	683b      	ldr	r3, [r7, #0]
 8004546:	1ad3      	subs	r3, r2, r3
 8004548:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800454a:	429a      	cmp	r2, r3
 800454c:	d302      	bcc.n	8004554 <UART_WaitOnFlagUntilTimeout+0x32>
 800454e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004550:	2b00      	cmp	r3, #0
 8004552:	d13f      	bne.n	80045d4 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800455a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800455c:	e853 3f00 	ldrex	r3, [r3]
 8004560:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8004562:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004564:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004568:	667b      	str	r3, [r7, #100]	; 0x64
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	461a      	mov	r2, r3
 8004570:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004572:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004574:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004576:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004578:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800457a:	e841 2300 	strex	r3, r2, [r1]
 800457e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8004580:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004582:	2b00      	cmp	r3, #0
 8004584:	d1e6      	bne.n	8004554 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	3308      	adds	r3, #8
 800458c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800458e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004590:	e853 3f00 	ldrex	r3, [r3]
 8004594:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004596:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004598:	f023 0301 	bic.w	r3, r3, #1
 800459c:	663b      	str	r3, [r7, #96]	; 0x60
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	3308      	adds	r3, #8
 80045a4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80045a6:	64ba      	str	r2, [r7, #72]	; 0x48
 80045a8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045aa:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80045ac:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80045ae:	e841 2300 	strex	r3, r2, [r1]
 80045b2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80045b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d1e5      	bne.n	8004586 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	2220      	movs	r2, #32
 80045be:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	2220      	movs	r2, #32
 80045c4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	2200      	movs	r2, #0
 80045cc:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 80045d0:	2303      	movs	r3, #3
 80045d2:	e068      	b.n	80046a6 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f003 0304 	and.w	r3, r3, #4
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d050      	beq.n	8004684 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	69db      	ldr	r3, [r3, #28]
 80045e8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80045ec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80045f0:	d148      	bne.n	8004684 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80045fa:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004602:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004604:	e853 3f00 	ldrex	r3, [r3]
 8004608:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800460a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800460c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004610:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	461a      	mov	r2, r3
 8004618:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800461a:	637b      	str	r3, [r7, #52]	; 0x34
 800461c:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800461e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004620:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004622:	e841 2300 	strex	r3, r2, [r1]
 8004626:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004628:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800462a:	2b00      	cmp	r3, #0
 800462c:	d1e6      	bne.n	80045fc <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	3308      	adds	r3, #8
 8004634:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004636:	697b      	ldr	r3, [r7, #20]
 8004638:	e853 3f00 	ldrex	r3, [r3]
 800463c:	613b      	str	r3, [r7, #16]
   return(result);
 800463e:	693b      	ldr	r3, [r7, #16]
 8004640:	f023 0301 	bic.w	r3, r3, #1
 8004644:	66bb      	str	r3, [r7, #104]	; 0x68
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	3308      	adds	r3, #8
 800464c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800464e:	623a      	str	r2, [r7, #32]
 8004650:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004652:	69f9      	ldr	r1, [r7, #28]
 8004654:	6a3a      	ldr	r2, [r7, #32]
 8004656:	e841 2300 	strex	r3, r2, [r1]
 800465a:	61bb      	str	r3, [r7, #24]
   return(result);
 800465c:	69bb      	ldr	r3, [r7, #24]
 800465e:	2b00      	cmp	r3, #0
 8004660:	d1e5      	bne.n	800462e <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	2220      	movs	r2, #32
 8004666:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	2220      	movs	r2, #32
 800466c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	2220      	movs	r2, #32
 8004674:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	2200      	movs	r2, #0
 800467c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8004680:	2303      	movs	r3, #3
 8004682:	e010      	b.n	80046a6 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	69da      	ldr	r2, [r3, #28]
 800468a:	68bb      	ldr	r3, [r7, #8]
 800468c:	4013      	ands	r3, r2
 800468e:	68ba      	ldr	r2, [r7, #8]
 8004690:	429a      	cmp	r2, r3
 8004692:	bf0c      	ite	eq
 8004694:	2301      	moveq	r3, #1
 8004696:	2300      	movne	r3, #0
 8004698:	b2db      	uxtb	r3, r3
 800469a:	461a      	mov	r2, r3
 800469c:	79fb      	ldrb	r3, [r7, #7]
 800469e:	429a      	cmp	r2, r3
 80046a0:	f43f af48 	beq.w	8004534 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80046a4:	2300      	movs	r3, #0
}
 80046a6:	4618      	mov	r0, r3
 80046a8:	3770      	adds	r7, #112	; 0x70
 80046aa:	46bd      	mov	sp, r7
 80046ac:	bd80      	pop	{r7, pc}
	...

080046b0 <__errno>:
 80046b0:	4b01      	ldr	r3, [pc, #4]	; (80046b8 <__errno+0x8>)
 80046b2:	6818      	ldr	r0, [r3, #0]
 80046b4:	4770      	bx	lr
 80046b6:	bf00      	nop
 80046b8:	20000178 	.word	0x20000178

080046bc <__libc_init_array>:
 80046bc:	b570      	push	{r4, r5, r6, lr}
 80046be:	4d0d      	ldr	r5, [pc, #52]	; (80046f4 <__libc_init_array+0x38>)
 80046c0:	4c0d      	ldr	r4, [pc, #52]	; (80046f8 <__libc_init_array+0x3c>)
 80046c2:	1b64      	subs	r4, r4, r5
 80046c4:	10a4      	asrs	r4, r4, #2
 80046c6:	2600      	movs	r6, #0
 80046c8:	42a6      	cmp	r6, r4
 80046ca:	d109      	bne.n	80046e0 <__libc_init_array+0x24>
 80046cc:	4d0b      	ldr	r5, [pc, #44]	; (80046fc <__libc_init_array+0x40>)
 80046ce:	4c0c      	ldr	r4, [pc, #48]	; (8004700 <__libc_init_array+0x44>)
 80046d0:	f002 fd7e 	bl	80071d0 <_init>
 80046d4:	1b64      	subs	r4, r4, r5
 80046d6:	10a4      	asrs	r4, r4, #2
 80046d8:	2600      	movs	r6, #0
 80046da:	42a6      	cmp	r6, r4
 80046dc:	d105      	bne.n	80046ea <__libc_init_array+0x2e>
 80046de:	bd70      	pop	{r4, r5, r6, pc}
 80046e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80046e4:	4798      	blx	r3
 80046e6:	3601      	adds	r6, #1
 80046e8:	e7ee      	b.n	80046c8 <__libc_init_array+0xc>
 80046ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80046ee:	4798      	blx	r3
 80046f0:	3601      	adds	r6, #1
 80046f2:	e7f2      	b.n	80046da <__libc_init_array+0x1e>
 80046f4:	080075fc 	.word	0x080075fc
 80046f8:	080075fc 	.word	0x080075fc
 80046fc:	080075fc 	.word	0x080075fc
 8004700:	08007600 	.word	0x08007600

08004704 <memset>:
 8004704:	4402      	add	r2, r0
 8004706:	4603      	mov	r3, r0
 8004708:	4293      	cmp	r3, r2
 800470a:	d100      	bne.n	800470e <memset+0xa>
 800470c:	4770      	bx	lr
 800470e:	f803 1b01 	strb.w	r1, [r3], #1
 8004712:	e7f9      	b.n	8004708 <memset+0x4>

08004714 <__cvt>:
 8004714:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004716:	ed2d 8b02 	vpush	{d8}
 800471a:	eeb0 8b40 	vmov.f64	d8, d0
 800471e:	b085      	sub	sp, #20
 8004720:	4617      	mov	r7, r2
 8004722:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8004724:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8004726:	ee18 2a90 	vmov	r2, s17
 800472a:	f025 0520 	bic.w	r5, r5, #32
 800472e:	2a00      	cmp	r2, #0
 8004730:	bfb6      	itet	lt
 8004732:	222d      	movlt	r2, #45	; 0x2d
 8004734:	2200      	movge	r2, #0
 8004736:	eeb1 8b40 	vneglt.f64	d8, d0
 800473a:	2d46      	cmp	r5, #70	; 0x46
 800473c:	460c      	mov	r4, r1
 800473e:	701a      	strb	r2, [r3, #0]
 8004740:	d004      	beq.n	800474c <__cvt+0x38>
 8004742:	2d45      	cmp	r5, #69	; 0x45
 8004744:	d100      	bne.n	8004748 <__cvt+0x34>
 8004746:	3401      	adds	r4, #1
 8004748:	2102      	movs	r1, #2
 800474a:	e000      	b.n	800474e <__cvt+0x3a>
 800474c:	2103      	movs	r1, #3
 800474e:	ab03      	add	r3, sp, #12
 8004750:	9301      	str	r3, [sp, #4]
 8004752:	ab02      	add	r3, sp, #8
 8004754:	9300      	str	r3, [sp, #0]
 8004756:	4622      	mov	r2, r4
 8004758:	4633      	mov	r3, r6
 800475a:	eeb0 0b48 	vmov.f64	d0, d8
 800475e:	f000 fd87 	bl	8005270 <_dtoa_r>
 8004762:	2d47      	cmp	r5, #71	; 0x47
 8004764:	d101      	bne.n	800476a <__cvt+0x56>
 8004766:	07fb      	lsls	r3, r7, #31
 8004768:	d51a      	bpl.n	80047a0 <__cvt+0x8c>
 800476a:	2d46      	cmp	r5, #70	; 0x46
 800476c:	eb00 0204 	add.w	r2, r0, r4
 8004770:	d10c      	bne.n	800478c <__cvt+0x78>
 8004772:	7803      	ldrb	r3, [r0, #0]
 8004774:	2b30      	cmp	r3, #48	; 0x30
 8004776:	d107      	bne.n	8004788 <__cvt+0x74>
 8004778:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800477c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004780:	bf1c      	itt	ne
 8004782:	f1c4 0401 	rsbne	r4, r4, #1
 8004786:	6034      	strne	r4, [r6, #0]
 8004788:	6833      	ldr	r3, [r6, #0]
 800478a:	441a      	add	r2, r3
 800478c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8004790:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004794:	bf08      	it	eq
 8004796:	9203      	streq	r2, [sp, #12]
 8004798:	2130      	movs	r1, #48	; 0x30
 800479a:	9b03      	ldr	r3, [sp, #12]
 800479c:	4293      	cmp	r3, r2
 800479e:	d307      	bcc.n	80047b0 <__cvt+0x9c>
 80047a0:	9b03      	ldr	r3, [sp, #12]
 80047a2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80047a4:	1a1b      	subs	r3, r3, r0
 80047a6:	6013      	str	r3, [r2, #0]
 80047a8:	b005      	add	sp, #20
 80047aa:	ecbd 8b02 	vpop	{d8}
 80047ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80047b0:	1c5c      	adds	r4, r3, #1
 80047b2:	9403      	str	r4, [sp, #12]
 80047b4:	7019      	strb	r1, [r3, #0]
 80047b6:	e7f0      	b.n	800479a <__cvt+0x86>

080047b8 <__exponent>:
 80047b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80047ba:	4603      	mov	r3, r0
 80047bc:	2900      	cmp	r1, #0
 80047be:	bfb8      	it	lt
 80047c0:	4249      	neglt	r1, r1
 80047c2:	f803 2b02 	strb.w	r2, [r3], #2
 80047c6:	bfb4      	ite	lt
 80047c8:	222d      	movlt	r2, #45	; 0x2d
 80047ca:	222b      	movge	r2, #43	; 0x2b
 80047cc:	2909      	cmp	r1, #9
 80047ce:	7042      	strb	r2, [r0, #1]
 80047d0:	dd2a      	ble.n	8004828 <__exponent+0x70>
 80047d2:	f10d 0407 	add.w	r4, sp, #7
 80047d6:	46a4      	mov	ip, r4
 80047d8:	270a      	movs	r7, #10
 80047da:	46a6      	mov	lr, r4
 80047dc:	460a      	mov	r2, r1
 80047de:	fb91 f6f7 	sdiv	r6, r1, r7
 80047e2:	fb07 1516 	mls	r5, r7, r6, r1
 80047e6:	3530      	adds	r5, #48	; 0x30
 80047e8:	2a63      	cmp	r2, #99	; 0x63
 80047ea:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 80047ee:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80047f2:	4631      	mov	r1, r6
 80047f4:	dcf1      	bgt.n	80047da <__exponent+0x22>
 80047f6:	3130      	adds	r1, #48	; 0x30
 80047f8:	f1ae 0502 	sub.w	r5, lr, #2
 80047fc:	f804 1c01 	strb.w	r1, [r4, #-1]
 8004800:	1c44      	adds	r4, r0, #1
 8004802:	4629      	mov	r1, r5
 8004804:	4561      	cmp	r1, ip
 8004806:	d30a      	bcc.n	800481e <__exponent+0x66>
 8004808:	f10d 0209 	add.w	r2, sp, #9
 800480c:	eba2 020e 	sub.w	r2, r2, lr
 8004810:	4565      	cmp	r5, ip
 8004812:	bf88      	it	hi
 8004814:	2200      	movhi	r2, #0
 8004816:	4413      	add	r3, r2
 8004818:	1a18      	subs	r0, r3, r0
 800481a:	b003      	add	sp, #12
 800481c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800481e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004822:	f804 2f01 	strb.w	r2, [r4, #1]!
 8004826:	e7ed      	b.n	8004804 <__exponent+0x4c>
 8004828:	2330      	movs	r3, #48	; 0x30
 800482a:	3130      	adds	r1, #48	; 0x30
 800482c:	7083      	strb	r3, [r0, #2]
 800482e:	70c1      	strb	r1, [r0, #3]
 8004830:	1d03      	adds	r3, r0, #4
 8004832:	e7f1      	b.n	8004818 <__exponent+0x60>
 8004834:	0000      	movs	r0, r0
	...

08004838 <_printf_float>:
 8004838:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800483c:	b08b      	sub	sp, #44	; 0x2c
 800483e:	460c      	mov	r4, r1
 8004840:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8004844:	4616      	mov	r6, r2
 8004846:	461f      	mov	r7, r3
 8004848:	4605      	mov	r5, r0
 800484a:	f001 fc37 	bl	80060bc <_localeconv_r>
 800484e:	f8d0 b000 	ldr.w	fp, [r0]
 8004852:	4658      	mov	r0, fp
 8004854:	f7fb fcf4 	bl	8000240 <strlen>
 8004858:	2300      	movs	r3, #0
 800485a:	9308      	str	r3, [sp, #32]
 800485c:	f8d8 3000 	ldr.w	r3, [r8]
 8004860:	f894 9018 	ldrb.w	r9, [r4, #24]
 8004864:	6822      	ldr	r2, [r4, #0]
 8004866:	3307      	adds	r3, #7
 8004868:	f023 0307 	bic.w	r3, r3, #7
 800486c:	f103 0108 	add.w	r1, r3, #8
 8004870:	f8c8 1000 	str.w	r1, [r8]
 8004874:	4682      	mov	sl, r0
 8004876:	e9d3 0100 	ldrd	r0, r1, [r3]
 800487a:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 800487e:	ed9f 7b98 	vldr	d7, [pc, #608]	; 8004ae0 <_printf_float+0x2a8>
 8004882:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8004886:	eeb0 6bc0 	vabs.f64	d6, d0
 800488a:	eeb4 6b47 	vcmp.f64	d6, d7
 800488e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004892:	dd24      	ble.n	80048de <_printf_float+0xa6>
 8004894:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8004898:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800489c:	d502      	bpl.n	80048a4 <_printf_float+0x6c>
 800489e:	232d      	movs	r3, #45	; 0x2d
 80048a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80048a4:	4b90      	ldr	r3, [pc, #576]	; (8004ae8 <_printf_float+0x2b0>)
 80048a6:	4891      	ldr	r0, [pc, #580]	; (8004aec <_printf_float+0x2b4>)
 80048a8:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80048ac:	bf94      	ite	ls
 80048ae:	4698      	movls	r8, r3
 80048b0:	4680      	movhi	r8, r0
 80048b2:	2303      	movs	r3, #3
 80048b4:	6123      	str	r3, [r4, #16]
 80048b6:	f022 0204 	bic.w	r2, r2, #4
 80048ba:	2300      	movs	r3, #0
 80048bc:	6022      	str	r2, [r4, #0]
 80048be:	9304      	str	r3, [sp, #16]
 80048c0:	9700      	str	r7, [sp, #0]
 80048c2:	4633      	mov	r3, r6
 80048c4:	aa09      	add	r2, sp, #36	; 0x24
 80048c6:	4621      	mov	r1, r4
 80048c8:	4628      	mov	r0, r5
 80048ca:	f000 f9d3 	bl	8004c74 <_printf_common>
 80048ce:	3001      	adds	r0, #1
 80048d0:	f040 808a 	bne.w	80049e8 <_printf_float+0x1b0>
 80048d4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80048d8:	b00b      	add	sp, #44	; 0x2c
 80048da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80048de:	eeb4 0b40 	vcmp.f64	d0, d0
 80048e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048e6:	d709      	bvc.n	80048fc <_printf_float+0xc4>
 80048e8:	ee10 3a90 	vmov	r3, s1
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	bfbc      	itt	lt
 80048f0:	232d      	movlt	r3, #45	; 0x2d
 80048f2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80048f6:	487e      	ldr	r0, [pc, #504]	; (8004af0 <_printf_float+0x2b8>)
 80048f8:	4b7e      	ldr	r3, [pc, #504]	; (8004af4 <_printf_float+0x2bc>)
 80048fa:	e7d5      	b.n	80048a8 <_printf_float+0x70>
 80048fc:	6863      	ldr	r3, [r4, #4]
 80048fe:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8004902:	9104      	str	r1, [sp, #16]
 8004904:	1c59      	adds	r1, r3, #1
 8004906:	d13c      	bne.n	8004982 <_printf_float+0x14a>
 8004908:	2306      	movs	r3, #6
 800490a:	6063      	str	r3, [r4, #4]
 800490c:	2300      	movs	r3, #0
 800490e:	9303      	str	r3, [sp, #12]
 8004910:	ab08      	add	r3, sp, #32
 8004912:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8004916:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800491a:	ab07      	add	r3, sp, #28
 800491c:	6861      	ldr	r1, [r4, #4]
 800491e:	9300      	str	r3, [sp, #0]
 8004920:	6022      	str	r2, [r4, #0]
 8004922:	f10d 031b 	add.w	r3, sp, #27
 8004926:	4628      	mov	r0, r5
 8004928:	f7ff fef4 	bl	8004714 <__cvt>
 800492c:	9b04      	ldr	r3, [sp, #16]
 800492e:	9907      	ldr	r1, [sp, #28]
 8004930:	2b47      	cmp	r3, #71	; 0x47
 8004932:	4680      	mov	r8, r0
 8004934:	d108      	bne.n	8004948 <_printf_float+0x110>
 8004936:	1cc8      	adds	r0, r1, #3
 8004938:	db02      	blt.n	8004940 <_printf_float+0x108>
 800493a:	6863      	ldr	r3, [r4, #4]
 800493c:	4299      	cmp	r1, r3
 800493e:	dd41      	ble.n	80049c4 <_printf_float+0x18c>
 8004940:	f1a9 0902 	sub.w	r9, r9, #2
 8004944:	fa5f f989 	uxtb.w	r9, r9
 8004948:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800494c:	d820      	bhi.n	8004990 <_printf_float+0x158>
 800494e:	3901      	subs	r1, #1
 8004950:	464a      	mov	r2, r9
 8004952:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004956:	9107      	str	r1, [sp, #28]
 8004958:	f7ff ff2e 	bl	80047b8 <__exponent>
 800495c:	9a08      	ldr	r2, [sp, #32]
 800495e:	9004      	str	r0, [sp, #16]
 8004960:	1813      	adds	r3, r2, r0
 8004962:	2a01      	cmp	r2, #1
 8004964:	6123      	str	r3, [r4, #16]
 8004966:	dc02      	bgt.n	800496e <_printf_float+0x136>
 8004968:	6822      	ldr	r2, [r4, #0]
 800496a:	07d2      	lsls	r2, r2, #31
 800496c:	d501      	bpl.n	8004972 <_printf_float+0x13a>
 800496e:	3301      	adds	r3, #1
 8004970:	6123      	str	r3, [r4, #16]
 8004972:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8004976:	2b00      	cmp	r3, #0
 8004978:	d0a2      	beq.n	80048c0 <_printf_float+0x88>
 800497a:	232d      	movs	r3, #45	; 0x2d
 800497c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004980:	e79e      	b.n	80048c0 <_printf_float+0x88>
 8004982:	9904      	ldr	r1, [sp, #16]
 8004984:	2947      	cmp	r1, #71	; 0x47
 8004986:	d1c1      	bne.n	800490c <_printf_float+0xd4>
 8004988:	2b00      	cmp	r3, #0
 800498a:	d1bf      	bne.n	800490c <_printf_float+0xd4>
 800498c:	2301      	movs	r3, #1
 800498e:	e7bc      	b.n	800490a <_printf_float+0xd2>
 8004990:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8004994:	d118      	bne.n	80049c8 <_printf_float+0x190>
 8004996:	2900      	cmp	r1, #0
 8004998:	6863      	ldr	r3, [r4, #4]
 800499a:	dd0b      	ble.n	80049b4 <_printf_float+0x17c>
 800499c:	6121      	str	r1, [r4, #16]
 800499e:	b913      	cbnz	r3, 80049a6 <_printf_float+0x16e>
 80049a0:	6822      	ldr	r2, [r4, #0]
 80049a2:	07d0      	lsls	r0, r2, #31
 80049a4:	d502      	bpl.n	80049ac <_printf_float+0x174>
 80049a6:	3301      	adds	r3, #1
 80049a8:	440b      	add	r3, r1
 80049aa:	6123      	str	r3, [r4, #16]
 80049ac:	2300      	movs	r3, #0
 80049ae:	65a1      	str	r1, [r4, #88]	; 0x58
 80049b0:	9304      	str	r3, [sp, #16]
 80049b2:	e7de      	b.n	8004972 <_printf_float+0x13a>
 80049b4:	b913      	cbnz	r3, 80049bc <_printf_float+0x184>
 80049b6:	6822      	ldr	r2, [r4, #0]
 80049b8:	07d2      	lsls	r2, r2, #31
 80049ba:	d501      	bpl.n	80049c0 <_printf_float+0x188>
 80049bc:	3302      	adds	r3, #2
 80049be:	e7f4      	b.n	80049aa <_printf_float+0x172>
 80049c0:	2301      	movs	r3, #1
 80049c2:	e7f2      	b.n	80049aa <_printf_float+0x172>
 80049c4:	f04f 0967 	mov.w	r9, #103	; 0x67
 80049c8:	9b08      	ldr	r3, [sp, #32]
 80049ca:	4299      	cmp	r1, r3
 80049cc:	db05      	blt.n	80049da <_printf_float+0x1a2>
 80049ce:	6823      	ldr	r3, [r4, #0]
 80049d0:	6121      	str	r1, [r4, #16]
 80049d2:	07d8      	lsls	r0, r3, #31
 80049d4:	d5ea      	bpl.n	80049ac <_printf_float+0x174>
 80049d6:	1c4b      	adds	r3, r1, #1
 80049d8:	e7e7      	b.n	80049aa <_printf_float+0x172>
 80049da:	2900      	cmp	r1, #0
 80049dc:	bfd4      	ite	le
 80049de:	f1c1 0202 	rsble	r2, r1, #2
 80049e2:	2201      	movgt	r2, #1
 80049e4:	4413      	add	r3, r2
 80049e6:	e7e0      	b.n	80049aa <_printf_float+0x172>
 80049e8:	6823      	ldr	r3, [r4, #0]
 80049ea:	055a      	lsls	r2, r3, #21
 80049ec:	d407      	bmi.n	80049fe <_printf_float+0x1c6>
 80049ee:	6923      	ldr	r3, [r4, #16]
 80049f0:	4642      	mov	r2, r8
 80049f2:	4631      	mov	r1, r6
 80049f4:	4628      	mov	r0, r5
 80049f6:	47b8      	blx	r7
 80049f8:	3001      	adds	r0, #1
 80049fa:	d12a      	bne.n	8004a52 <_printf_float+0x21a>
 80049fc:	e76a      	b.n	80048d4 <_printf_float+0x9c>
 80049fe:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004a02:	f240 80e2 	bls.w	8004bca <_printf_float+0x392>
 8004a06:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8004a0a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8004a0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a12:	d133      	bne.n	8004a7c <_printf_float+0x244>
 8004a14:	4a38      	ldr	r2, [pc, #224]	; (8004af8 <_printf_float+0x2c0>)
 8004a16:	2301      	movs	r3, #1
 8004a18:	4631      	mov	r1, r6
 8004a1a:	4628      	mov	r0, r5
 8004a1c:	47b8      	blx	r7
 8004a1e:	3001      	adds	r0, #1
 8004a20:	f43f af58 	beq.w	80048d4 <_printf_float+0x9c>
 8004a24:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8004a28:	429a      	cmp	r2, r3
 8004a2a:	db02      	blt.n	8004a32 <_printf_float+0x1fa>
 8004a2c:	6823      	ldr	r3, [r4, #0]
 8004a2e:	07d8      	lsls	r0, r3, #31
 8004a30:	d50f      	bpl.n	8004a52 <_printf_float+0x21a>
 8004a32:	4653      	mov	r3, sl
 8004a34:	465a      	mov	r2, fp
 8004a36:	4631      	mov	r1, r6
 8004a38:	4628      	mov	r0, r5
 8004a3a:	47b8      	blx	r7
 8004a3c:	3001      	adds	r0, #1
 8004a3e:	f43f af49 	beq.w	80048d4 <_printf_float+0x9c>
 8004a42:	f04f 0800 	mov.w	r8, #0
 8004a46:	f104 091a 	add.w	r9, r4, #26
 8004a4a:	9b08      	ldr	r3, [sp, #32]
 8004a4c:	3b01      	subs	r3, #1
 8004a4e:	4543      	cmp	r3, r8
 8004a50:	dc09      	bgt.n	8004a66 <_printf_float+0x22e>
 8004a52:	6823      	ldr	r3, [r4, #0]
 8004a54:	079b      	lsls	r3, r3, #30
 8004a56:	f100 8108 	bmi.w	8004c6a <_printf_float+0x432>
 8004a5a:	68e0      	ldr	r0, [r4, #12]
 8004a5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004a5e:	4298      	cmp	r0, r3
 8004a60:	bfb8      	it	lt
 8004a62:	4618      	movlt	r0, r3
 8004a64:	e738      	b.n	80048d8 <_printf_float+0xa0>
 8004a66:	2301      	movs	r3, #1
 8004a68:	464a      	mov	r2, r9
 8004a6a:	4631      	mov	r1, r6
 8004a6c:	4628      	mov	r0, r5
 8004a6e:	47b8      	blx	r7
 8004a70:	3001      	adds	r0, #1
 8004a72:	f43f af2f 	beq.w	80048d4 <_printf_float+0x9c>
 8004a76:	f108 0801 	add.w	r8, r8, #1
 8004a7a:	e7e6      	b.n	8004a4a <_printf_float+0x212>
 8004a7c:	9b07      	ldr	r3, [sp, #28]
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	dc3c      	bgt.n	8004afc <_printf_float+0x2c4>
 8004a82:	4a1d      	ldr	r2, [pc, #116]	; (8004af8 <_printf_float+0x2c0>)
 8004a84:	2301      	movs	r3, #1
 8004a86:	4631      	mov	r1, r6
 8004a88:	4628      	mov	r0, r5
 8004a8a:	47b8      	blx	r7
 8004a8c:	3001      	adds	r0, #1
 8004a8e:	f43f af21 	beq.w	80048d4 <_printf_float+0x9c>
 8004a92:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8004a96:	4313      	orrs	r3, r2
 8004a98:	d102      	bne.n	8004aa0 <_printf_float+0x268>
 8004a9a:	6823      	ldr	r3, [r4, #0]
 8004a9c:	07d9      	lsls	r1, r3, #31
 8004a9e:	d5d8      	bpl.n	8004a52 <_printf_float+0x21a>
 8004aa0:	4653      	mov	r3, sl
 8004aa2:	465a      	mov	r2, fp
 8004aa4:	4631      	mov	r1, r6
 8004aa6:	4628      	mov	r0, r5
 8004aa8:	47b8      	blx	r7
 8004aaa:	3001      	adds	r0, #1
 8004aac:	f43f af12 	beq.w	80048d4 <_printf_float+0x9c>
 8004ab0:	f04f 0900 	mov.w	r9, #0
 8004ab4:	f104 0a1a 	add.w	sl, r4, #26
 8004ab8:	9b07      	ldr	r3, [sp, #28]
 8004aba:	425b      	negs	r3, r3
 8004abc:	454b      	cmp	r3, r9
 8004abe:	dc01      	bgt.n	8004ac4 <_printf_float+0x28c>
 8004ac0:	9b08      	ldr	r3, [sp, #32]
 8004ac2:	e795      	b.n	80049f0 <_printf_float+0x1b8>
 8004ac4:	2301      	movs	r3, #1
 8004ac6:	4652      	mov	r2, sl
 8004ac8:	4631      	mov	r1, r6
 8004aca:	4628      	mov	r0, r5
 8004acc:	47b8      	blx	r7
 8004ace:	3001      	adds	r0, #1
 8004ad0:	f43f af00 	beq.w	80048d4 <_printf_float+0x9c>
 8004ad4:	f109 0901 	add.w	r9, r9, #1
 8004ad8:	e7ee      	b.n	8004ab8 <_printf_float+0x280>
 8004ada:	bf00      	nop
 8004adc:	f3af 8000 	nop.w
 8004ae0:	ffffffff 	.word	0xffffffff
 8004ae4:	7fefffff 	.word	0x7fefffff
 8004ae8:	0800721c 	.word	0x0800721c
 8004aec:	08007220 	.word	0x08007220
 8004af0:	08007228 	.word	0x08007228
 8004af4:	08007224 	.word	0x08007224
 8004af8:	0800722c 	.word	0x0800722c
 8004afc:	9a08      	ldr	r2, [sp, #32]
 8004afe:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004b00:	429a      	cmp	r2, r3
 8004b02:	bfa8      	it	ge
 8004b04:	461a      	movge	r2, r3
 8004b06:	2a00      	cmp	r2, #0
 8004b08:	4691      	mov	r9, r2
 8004b0a:	dc38      	bgt.n	8004b7e <_printf_float+0x346>
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	9305      	str	r3, [sp, #20]
 8004b10:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004b14:	f104 021a 	add.w	r2, r4, #26
 8004b18:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004b1a:	9905      	ldr	r1, [sp, #20]
 8004b1c:	9304      	str	r3, [sp, #16]
 8004b1e:	eba3 0309 	sub.w	r3, r3, r9
 8004b22:	428b      	cmp	r3, r1
 8004b24:	dc33      	bgt.n	8004b8e <_printf_float+0x356>
 8004b26:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8004b2a:	429a      	cmp	r2, r3
 8004b2c:	db3c      	blt.n	8004ba8 <_printf_float+0x370>
 8004b2e:	6823      	ldr	r3, [r4, #0]
 8004b30:	07da      	lsls	r2, r3, #31
 8004b32:	d439      	bmi.n	8004ba8 <_printf_float+0x370>
 8004b34:	9b08      	ldr	r3, [sp, #32]
 8004b36:	9a04      	ldr	r2, [sp, #16]
 8004b38:	9907      	ldr	r1, [sp, #28]
 8004b3a:	1a9a      	subs	r2, r3, r2
 8004b3c:	eba3 0901 	sub.w	r9, r3, r1
 8004b40:	4591      	cmp	r9, r2
 8004b42:	bfa8      	it	ge
 8004b44:	4691      	movge	r9, r2
 8004b46:	f1b9 0f00 	cmp.w	r9, #0
 8004b4a:	dc35      	bgt.n	8004bb8 <_printf_float+0x380>
 8004b4c:	f04f 0800 	mov.w	r8, #0
 8004b50:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004b54:	f104 0a1a 	add.w	sl, r4, #26
 8004b58:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8004b5c:	1a9b      	subs	r3, r3, r2
 8004b5e:	eba3 0309 	sub.w	r3, r3, r9
 8004b62:	4543      	cmp	r3, r8
 8004b64:	f77f af75 	ble.w	8004a52 <_printf_float+0x21a>
 8004b68:	2301      	movs	r3, #1
 8004b6a:	4652      	mov	r2, sl
 8004b6c:	4631      	mov	r1, r6
 8004b6e:	4628      	mov	r0, r5
 8004b70:	47b8      	blx	r7
 8004b72:	3001      	adds	r0, #1
 8004b74:	f43f aeae 	beq.w	80048d4 <_printf_float+0x9c>
 8004b78:	f108 0801 	add.w	r8, r8, #1
 8004b7c:	e7ec      	b.n	8004b58 <_printf_float+0x320>
 8004b7e:	4613      	mov	r3, r2
 8004b80:	4631      	mov	r1, r6
 8004b82:	4642      	mov	r2, r8
 8004b84:	4628      	mov	r0, r5
 8004b86:	47b8      	blx	r7
 8004b88:	3001      	adds	r0, #1
 8004b8a:	d1bf      	bne.n	8004b0c <_printf_float+0x2d4>
 8004b8c:	e6a2      	b.n	80048d4 <_printf_float+0x9c>
 8004b8e:	2301      	movs	r3, #1
 8004b90:	4631      	mov	r1, r6
 8004b92:	4628      	mov	r0, r5
 8004b94:	9204      	str	r2, [sp, #16]
 8004b96:	47b8      	blx	r7
 8004b98:	3001      	adds	r0, #1
 8004b9a:	f43f ae9b 	beq.w	80048d4 <_printf_float+0x9c>
 8004b9e:	9b05      	ldr	r3, [sp, #20]
 8004ba0:	9a04      	ldr	r2, [sp, #16]
 8004ba2:	3301      	adds	r3, #1
 8004ba4:	9305      	str	r3, [sp, #20]
 8004ba6:	e7b7      	b.n	8004b18 <_printf_float+0x2e0>
 8004ba8:	4653      	mov	r3, sl
 8004baa:	465a      	mov	r2, fp
 8004bac:	4631      	mov	r1, r6
 8004bae:	4628      	mov	r0, r5
 8004bb0:	47b8      	blx	r7
 8004bb2:	3001      	adds	r0, #1
 8004bb4:	d1be      	bne.n	8004b34 <_printf_float+0x2fc>
 8004bb6:	e68d      	b.n	80048d4 <_printf_float+0x9c>
 8004bb8:	9a04      	ldr	r2, [sp, #16]
 8004bba:	464b      	mov	r3, r9
 8004bbc:	4442      	add	r2, r8
 8004bbe:	4631      	mov	r1, r6
 8004bc0:	4628      	mov	r0, r5
 8004bc2:	47b8      	blx	r7
 8004bc4:	3001      	adds	r0, #1
 8004bc6:	d1c1      	bne.n	8004b4c <_printf_float+0x314>
 8004bc8:	e684      	b.n	80048d4 <_printf_float+0x9c>
 8004bca:	9a08      	ldr	r2, [sp, #32]
 8004bcc:	2a01      	cmp	r2, #1
 8004bce:	dc01      	bgt.n	8004bd4 <_printf_float+0x39c>
 8004bd0:	07db      	lsls	r3, r3, #31
 8004bd2:	d537      	bpl.n	8004c44 <_printf_float+0x40c>
 8004bd4:	2301      	movs	r3, #1
 8004bd6:	4642      	mov	r2, r8
 8004bd8:	4631      	mov	r1, r6
 8004bda:	4628      	mov	r0, r5
 8004bdc:	47b8      	blx	r7
 8004bde:	3001      	adds	r0, #1
 8004be0:	f43f ae78 	beq.w	80048d4 <_printf_float+0x9c>
 8004be4:	4653      	mov	r3, sl
 8004be6:	465a      	mov	r2, fp
 8004be8:	4631      	mov	r1, r6
 8004bea:	4628      	mov	r0, r5
 8004bec:	47b8      	blx	r7
 8004bee:	3001      	adds	r0, #1
 8004bf0:	f43f ae70 	beq.w	80048d4 <_printf_float+0x9c>
 8004bf4:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8004bf8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8004bfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c00:	d01b      	beq.n	8004c3a <_printf_float+0x402>
 8004c02:	9b08      	ldr	r3, [sp, #32]
 8004c04:	f108 0201 	add.w	r2, r8, #1
 8004c08:	3b01      	subs	r3, #1
 8004c0a:	4631      	mov	r1, r6
 8004c0c:	4628      	mov	r0, r5
 8004c0e:	47b8      	blx	r7
 8004c10:	3001      	adds	r0, #1
 8004c12:	d10e      	bne.n	8004c32 <_printf_float+0x3fa>
 8004c14:	e65e      	b.n	80048d4 <_printf_float+0x9c>
 8004c16:	2301      	movs	r3, #1
 8004c18:	464a      	mov	r2, r9
 8004c1a:	4631      	mov	r1, r6
 8004c1c:	4628      	mov	r0, r5
 8004c1e:	47b8      	blx	r7
 8004c20:	3001      	adds	r0, #1
 8004c22:	f43f ae57 	beq.w	80048d4 <_printf_float+0x9c>
 8004c26:	f108 0801 	add.w	r8, r8, #1
 8004c2a:	9b08      	ldr	r3, [sp, #32]
 8004c2c:	3b01      	subs	r3, #1
 8004c2e:	4543      	cmp	r3, r8
 8004c30:	dcf1      	bgt.n	8004c16 <_printf_float+0x3de>
 8004c32:	9b04      	ldr	r3, [sp, #16]
 8004c34:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004c38:	e6db      	b.n	80049f2 <_printf_float+0x1ba>
 8004c3a:	f04f 0800 	mov.w	r8, #0
 8004c3e:	f104 091a 	add.w	r9, r4, #26
 8004c42:	e7f2      	b.n	8004c2a <_printf_float+0x3f2>
 8004c44:	2301      	movs	r3, #1
 8004c46:	4642      	mov	r2, r8
 8004c48:	e7df      	b.n	8004c0a <_printf_float+0x3d2>
 8004c4a:	2301      	movs	r3, #1
 8004c4c:	464a      	mov	r2, r9
 8004c4e:	4631      	mov	r1, r6
 8004c50:	4628      	mov	r0, r5
 8004c52:	47b8      	blx	r7
 8004c54:	3001      	adds	r0, #1
 8004c56:	f43f ae3d 	beq.w	80048d4 <_printf_float+0x9c>
 8004c5a:	f108 0801 	add.w	r8, r8, #1
 8004c5e:	68e3      	ldr	r3, [r4, #12]
 8004c60:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004c62:	1a5b      	subs	r3, r3, r1
 8004c64:	4543      	cmp	r3, r8
 8004c66:	dcf0      	bgt.n	8004c4a <_printf_float+0x412>
 8004c68:	e6f7      	b.n	8004a5a <_printf_float+0x222>
 8004c6a:	f04f 0800 	mov.w	r8, #0
 8004c6e:	f104 0919 	add.w	r9, r4, #25
 8004c72:	e7f4      	b.n	8004c5e <_printf_float+0x426>

08004c74 <_printf_common>:
 8004c74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c78:	4616      	mov	r6, r2
 8004c7a:	4699      	mov	r9, r3
 8004c7c:	688a      	ldr	r2, [r1, #8]
 8004c7e:	690b      	ldr	r3, [r1, #16]
 8004c80:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004c84:	4293      	cmp	r3, r2
 8004c86:	bfb8      	it	lt
 8004c88:	4613      	movlt	r3, r2
 8004c8a:	6033      	str	r3, [r6, #0]
 8004c8c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004c90:	4607      	mov	r7, r0
 8004c92:	460c      	mov	r4, r1
 8004c94:	b10a      	cbz	r2, 8004c9a <_printf_common+0x26>
 8004c96:	3301      	adds	r3, #1
 8004c98:	6033      	str	r3, [r6, #0]
 8004c9a:	6823      	ldr	r3, [r4, #0]
 8004c9c:	0699      	lsls	r1, r3, #26
 8004c9e:	bf42      	ittt	mi
 8004ca0:	6833      	ldrmi	r3, [r6, #0]
 8004ca2:	3302      	addmi	r3, #2
 8004ca4:	6033      	strmi	r3, [r6, #0]
 8004ca6:	6825      	ldr	r5, [r4, #0]
 8004ca8:	f015 0506 	ands.w	r5, r5, #6
 8004cac:	d106      	bne.n	8004cbc <_printf_common+0x48>
 8004cae:	f104 0a19 	add.w	sl, r4, #25
 8004cb2:	68e3      	ldr	r3, [r4, #12]
 8004cb4:	6832      	ldr	r2, [r6, #0]
 8004cb6:	1a9b      	subs	r3, r3, r2
 8004cb8:	42ab      	cmp	r3, r5
 8004cba:	dc26      	bgt.n	8004d0a <_printf_common+0x96>
 8004cbc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004cc0:	1e13      	subs	r3, r2, #0
 8004cc2:	6822      	ldr	r2, [r4, #0]
 8004cc4:	bf18      	it	ne
 8004cc6:	2301      	movne	r3, #1
 8004cc8:	0692      	lsls	r2, r2, #26
 8004cca:	d42b      	bmi.n	8004d24 <_printf_common+0xb0>
 8004ccc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004cd0:	4649      	mov	r1, r9
 8004cd2:	4638      	mov	r0, r7
 8004cd4:	47c0      	blx	r8
 8004cd6:	3001      	adds	r0, #1
 8004cd8:	d01e      	beq.n	8004d18 <_printf_common+0xa4>
 8004cda:	6823      	ldr	r3, [r4, #0]
 8004cdc:	68e5      	ldr	r5, [r4, #12]
 8004cde:	6832      	ldr	r2, [r6, #0]
 8004ce0:	f003 0306 	and.w	r3, r3, #6
 8004ce4:	2b04      	cmp	r3, #4
 8004ce6:	bf08      	it	eq
 8004ce8:	1aad      	subeq	r5, r5, r2
 8004cea:	68a3      	ldr	r3, [r4, #8]
 8004cec:	6922      	ldr	r2, [r4, #16]
 8004cee:	bf0c      	ite	eq
 8004cf0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004cf4:	2500      	movne	r5, #0
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	bfc4      	itt	gt
 8004cfa:	1a9b      	subgt	r3, r3, r2
 8004cfc:	18ed      	addgt	r5, r5, r3
 8004cfe:	2600      	movs	r6, #0
 8004d00:	341a      	adds	r4, #26
 8004d02:	42b5      	cmp	r5, r6
 8004d04:	d11a      	bne.n	8004d3c <_printf_common+0xc8>
 8004d06:	2000      	movs	r0, #0
 8004d08:	e008      	b.n	8004d1c <_printf_common+0xa8>
 8004d0a:	2301      	movs	r3, #1
 8004d0c:	4652      	mov	r2, sl
 8004d0e:	4649      	mov	r1, r9
 8004d10:	4638      	mov	r0, r7
 8004d12:	47c0      	blx	r8
 8004d14:	3001      	adds	r0, #1
 8004d16:	d103      	bne.n	8004d20 <_printf_common+0xac>
 8004d18:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004d1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d20:	3501      	adds	r5, #1
 8004d22:	e7c6      	b.n	8004cb2 <_printf_common+0x3e>
 8004d24:	18e1      	adds	r1, r4, r3
 8004d26:	1c5a      	adds	r2, r3, #1
 8004d28:	2030      	movs	r0, #48	; 0x30
 8004d2a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004d2e:	4422      	add	r2, r4
 8004d30:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004d34:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004d38:	3302      	adds	r3, #2
 8004d3a:	e7c7      	b.n	8004ccc <_printf_common+0x58>
 8004d3c:	2301      	movs	r3, #1
 8004d3e:	4622      	mov	r2, r4
 8004d40:	4649      	mov	r1, r9
 8004d42:	4638      	mov	r0, r7
 8004d44:	47c0      	blx	r8
 8004d46:	3001      	adds	r0, #1
 8004d48:	d0e6      	beq.n	8004d18 <_printf_common+0xa4>
 8004d4a:	3601      	adds	r6, #1
 8004d4c:	e7d9      	b.n	8004d02 <_printf_common+0x8e>
	...

08004d50 <_printf_i>:
 8004d50:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004d54:	7e0f      	ldrb	r7, [r1, #24]
 8004d56:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004d58:	2f78      	cmp	r7, #120	; 0x78
 8004d5a:	4691      	mov	r9, r2
 8004d5c:	4680      	mov	r8, r0
 8004d5e:	460c      	mov	r4, r1
 8004d60:	469a      	mov	sl, r3
 8004d62:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004d66:	d807      	bhi.n	8004d78 <_printf_i+0x28>
 8004d68:	2f62      	cmp	r7, #98	; 0x62
 8004d6a:	d80a      	bhi.n	8004d82 <_printf_i+0x32>
 8004d6c:	2f00      	cmp	r7, #0
 8004d6e:	f000 80d8 	beq.w	8004f22 <_printf_i+0x1d2>
 8004d72:	2f58      	cmp	r7, #88	; 0x58
 8004d74:	f000 80a3 	beq.w	8004ebe <_printf_i+0x16e>
 8004d78:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004d7c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004d80:	e03a      	b.n	8004df8 <_printf_i+0xa8>
 8004d82:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004d86:	2b15      	cmp	r3, #21
 8004d88:	d8f6      	bhi.n	8004d78 <_printf_i+0x28>
 8004d8a:	a101      	add	r1, pc, #4	; (adr r1, 8004d90 <_printf_i+0x40>)
 8004d8c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004d90:	08004de9 	.word	0x08004de9
 8004d94:	08004dfd 	.word	0x08004dfd
 8004d98:	08004d79 	.word	0x08004d79
 8004d9c:	08004d79 	.word	0x08004d79
 8004da0:	08004d79 	.word	0x08004d79
 8004da4:	08004d79 	.word	0x08004d79
 8004da8:	08004dfd 	.word	0x08004dfd
 8004dac:	08004d79 	.word	0x08004d79
 8004db0:	08004d79 	.word	0x08004d79
 8004db4:	08004d79 	.word	0x08004d79
 8004db8:	08004d79 	.word	0x08004d79
 8004dbc:	08004f09 	.word	0x08004f09
 8004dc0:	08004e2d 	.word	0x08004e2d
 8004dc4:	08004eeb 	.word	0x08004eeb
 8004dc8:	08004d79 	.word	0x08004d79
 8004dcc:	08004d79 	.word	0x08004d79
 8004dd0:	08004f2b 	.word	0x08004f2b
 8004dd4:	08004d79 	.word	0x08004d79
 8004dd8:	08004e2d 	.word	0x08004e2d
 8004ddc:	08004d79 	.word	0x08004d79
 8004de0:	08004d79 	.word	0x08004d79
 8004de4:	08004ef3 	.word	0x08004ef3
 8004de8:	682b      	ldr	r3, [r5, #0]
 8004dea:	1d1a      	adds	r2, r3, #4
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	602a      	str	r2, [r5, #0]
 8004df0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004df4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004df8:	2301      	movs	r3, #1
 8004dfa:	e0a3      	b.n	8004f44 <_printf_i+0x1f4>
 8004dfc:	6820      	ldr	r0, [r4, #0]
 8004dfe:	6829      	ldr	r1, [r5, #0]
 8004e00:	0606      	lsls	r6, r0, #24
 8004e02:	f101 0304 	add.w	r3, r1, #4
 8004e06:	d50a      	bpl.n	8004e1e <_printf_i+0xce>
 8004e08:	680e      	ldr	r6, [r1, #0]
 8004e0a:	602b      	str	r3, [r5, #0]
 8004e0c:	2e00      	cmp	r6, #0
 8004e0e:	da03      	bge.n	8004e18 <_printf_i+0xc8>
 8004e10:	232d      	movs	r3, #45	; 0x2d
 8004e12:	4276      	negs	r6, r6
 8004e14:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004e18:	485e      	ldr	r0, [pc, #376]	; (8004f94 <_printf_i+0x244>)
 8004e1a:	230a      	movs	r3, #10
 8004e1c:	e019      	b.n	8004e52 <_printf_i+0x102>
 8004e1e:	680e      	ldr	r6, [r1, #0]
 8004e20:	602b      	str	r3, [r5, #0]
 8004e22:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004e26:	bf18      	it	ne
 8004e28:	b236      	sxthne	r6, r6
 8004e2a:	e7ef      	b.n	8004e0c <_printf_i+0xbc>
 8004e2c:	682b      	ldr	r3, [r5, #0]
 8004e2e:	6820      	ldr	r0, [r4, #0]
 8004e30:	1d19      	adds	r1, r3, #4
 8004e32:	6029      	str	r1, [r5, #0]
 8004e34:	0601      	lsls	r1, r0, #24
 8004e36:	d501      	bpl.n	8004e3c <_printf_i+0xec>
 8004e38:	681e      	ldr	r6, [r3, #0]
 8004e3a:	e002      	b.n	8004e42 <_printf_i+0xf2>
 8004e3c:	0646      	lsls	r6, r0, #25
 8004e3e:	d5fb      	bpl.n	8004e38 <_printf_i+0xe8>
 8004e40:	881e      	ldrh	r6, [r3, #0]
 8004e42:	4854      	ldr	r0, [pc, #336]	; (8004f94 <_printf_i+0x244>)
 8004e44:	2f6f      	cmp	r7, #111	; 0x6f
 8004e46:	bf0c      	ite	eq
 8004e48:	2308      	moveq	r3, #8
 8004e4a:	230a      	movne	r3, #10
 8004e4c:	2100      	movs	r1, #0
 8004e4e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004e52:	6865      	ldr	r5, [r4, #4]
 8004e54:	60a5      	str	r5, [r4, #8]
 8004e56:	2d00      	cmp	r5, #0
 8004e58:	bfa2      	ittt	ge
 8004e5a:	6821      	ldrge	r1, [r4, #0]
 8004e5c:	f021 0104 	bicge.w	r1, r1, #4
 8004e60:	6021      	strge	r1, [r4, #0]
 8004e62:	b90e      	cbnz	r6, 8004e68 <_printf_i+0x118>
 8004e64:	2d00      	cmp	r5, #0
 8004e66:	d04d      	beq.n	8004f04 <_printf_i+0x1b4>
 8004e68:	4615      	mov	r5, r2
 8004e6a:	fbb6 f1f3 	udiv	r1, r6, r3
 8004e6e:	fb03 6711 	mls	r7, r3, r1, r6
 8004e72:	5dc7      	ldrb	r7, [r0, r7]
 8004e74:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004e78:	4637      	mov	r7, r6
 8004e7a:	42bb      	cmp	r3, r7
 8004e7c:	460e      	mov	r6, r1
 8004e7e:	d9f4      	bls.n	8004e6a <_printf_i+0x11a>
 8004e80:	2b08      	cmp	r3, #8
 8004e82:	d10b      	bne.n	8004e9c <_printf_i+0x14c>
 8004e84:	6823      	ldr	r3, [r4, #0]
 8004e86:	07de      	lsls	r6, r3, #31
 8004e88:	d508      	bpl.n	8004e9c <_printf_i+0x14c>
 8004e8a:	6923      	ldr	r3, [r4, #16]
 8004e8c:	6861      	ldr	r1, [r4, #4]
 8004e8e:	4299      	cmp	r1, r3
 8004e90:	bfde      	ittt	le
 8004e92:	2330      	movle	r3, #48	; 0x30
 8004e94:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004e98:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8004e9c:	1b52      	subs	r2, r2, r5
 8004e9e:	6122      	str	r2, [r4, #16]
 8004ea0:	f8cd a000 	str.w	sl, [sp]
 8004ea4:	464b      	mov	r3, r9
 8004ea6:	aa03      	add	r2, sp, #12
 8004ea8:	4621      	mov	r1, r4
 8004eaa:	4640      	mov	r0, r8
 8004eac:	f7ff fee2 	bl	8004c74 <_printf_common>
 8004eb0:	3001      	adds	r0, #1
 8004eb2:	d14c      	bne.n	8004f4e <_printf_i+0x1fe>
 8004eb4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004eb8:	b004      	add	sp, #16
 8004eba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ebe:	4835      	ldr	r0, [pc, #212]	; (8004f94 <_printf_i+0x244>)
 8004ec0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004ec4:	6829      	ldr	r1, [r5, #0]
 8004ec6:	6823      	ldr	r3, [r4, #0]
 8004ec8:	f851 6b04 	ldr.w	r6, [r1], #4
 8004ecc:	6029      	str	r1, [r5, #0]
 8004ece:	061d      	lsls	r5, r3, #24
 8004ed0:	d514      	bpl.n	8004efc <_printf_i+0x1ac>
 8004ed2:	07df      	lsls	r7, r3, #31
 8004ed4:	bf44      	itt	mi
 8004ed6:	f043 0320 	orrmi.w	r3, r3, #32
 8004eda:	6023      	strmi	r3, [r4, #0]
 8004edc:	b91e      	cbnz	r6, 8004ee6 <_printf_i+0x196>
 8004ede:	6823      	ldr	r3, [r4, #0]
 8004ee0:	f023 0320 	bic.w	r3, r3, #32
 8004ee4:	6023      	str	r3, [r4, #0]
 8004ee6:	2310      	movs	r3, #16
 8004ee8:	e7b0      	b.n	8004e4c <_printf_i+0xfc>
 8004eea:	6823      	ldr	r3, [r4, #0]
 8004eec:	f043 0320 	orr.w	r3, r3, #32
 8004ef0:	6023      	str	r3, [r4, #0]
 8004ef2:	2378      	movs	r3, #120	; 0x78
 8004ef4:	4828      	ldr	r0, [pc, #160]	; (8004f98 <_printf_i+0x248>)
 8004ef6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004efa:	e7e3      	b.n	8004ec4 <_printf_i+0x174>
 8004efc:	0659      	lsls	r1, r3, #25
 8004efe:	bf48      	it	mi
 8004f00:	b2b6      	uxthmi	r6, r6
 8004f02:	e7e6      	b.n	8004ed2 <_printf_i+0x182>
 8004f04:	4615      	mov	r5, r2
 8004f06:	e7bb      	b.n	8004e80 <_printf_i+0x130>
 8004f08:	682b      	ldr	r3, [r5, #0]
 8004f0a:	6826      	ldr	r6, [r4, #0]
 8004f0c:	6961      	ldr	r1, [r4, #20]
 8004f0e:	1d18      	adds	r0, r3, #4
 8004f10:	6028      	str	r0, [r5, #0]
 8004f12:	0635      	lsls	r5, r6, #24
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	d501      	bpl.n	8004f1c <_printf_i+0x1cc>
 8004f18:	6019      	str	r1, [r3, #0]
 8004f1a:	e002      	b.n	8004f22 <_printf_i+0x1d2>
 8004f1c:	0670      	lsls	r0, r6, #25
 8004f1e:	d5fb      	bpl.n	8004f18 <_printf_i+0x1c8>
 8004f20:	8019      	strh	r1, [r3, #0]
 8004f22:	2300      	movs	r3, #0
 8004f24:	6123      	str	r3, [r4, #16]
 8004f26:	4615      	mov	r5, r2
 8004f28:	e7ba      	b.n	8004ea0 <_printf_i+0x150>
 8004f2a:	682b      	ldr	r3, [r5, #0]
 8004f2c:	1d1a      	adds	r2, r3, #4
 8004f2e:	602a      	str	r2, [r5, #0]
 8004f30:	681d      	ldr	r5, [r3, #0]
 8004f32:	6862      	ldr	r2, [r4, #4]
 8004f34:	2100      	movs	r1, #0
 8004f36:	4628      	mov	r0, r5
 8004f38:	f7fb f98a 	bl	8000250 <memchr>
 8004f3c:	b108      	cbz	r0, 8004f42 <_printf_i+0x1f2>
 8004f3e:	1b40      	subs	r0, r0, r5
 8004f40:	6060      	str	r0, [r4, #4]
 8004f42:	6863      	ldr	r3, [r4, #4]
 8004f44:	6123      	str	r3, [r4, #16]
 8004f46:	2300      	movs	r3, #0
 8004f48:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004f4c:	e7a8      	b.n	8004ea0 <_printf_i+0x150>
 8004f4e:	6923      	ldr	r3, [r4, #16]
 8004f50:	462a      	mov	r2, r5
 8004f52:	4649      	mov	r1, r9
 8004f54:	4640      	mov	r0, r8
 8004f56:	47d0      	blx	sl
 8004f58:	3001      	adds	r0, #1
 8004f5a:	d0ab      	beq.n	8004eb4 <_printf_i+0x164>
 8004f5c:	6823      	ldr	r3, [r4, #0]
 8004f5e:	079b      	lsls	r3, r3, #30
 8004f60:	d413      	bmi.n	8004f8a <_printf_i+0x23a>
 8004f62:	68e0      	ldr	r0, [r4, #12]
 8004f64:	9b03      	ldr	r3, [sp, #12]
 8004f66:	4298      	cmp	r0, r3
 8004f68:	bfb8      	it	lt
 8004f6a:	4618      	movlt	r0, r3
 8004f6c:	e7a4      	b.n	8004eb8 <_printf_i+0x168>
 8004f6e:	2301      	movs	r3, #1
 8004f70:	4632      	mov	r2, r6
 8004f72:	4649      	mov	r1, r9
 8004f74:	4640      	mov	r0, r8
 8004f76:	47d0      	blx	sl
 8004f78:	3001      	adds	r0, #1
 8004f7a:	d09b      	beq.n	8004eb4 <_printf_i+0x164>
 8004f7c:	3501      	adds	r5, #1
 8004f7e:	68e3      	ldr	r3, [r4, #12]
 8004f80:	9903      	ldr	r1, [sp, #12]
 8004f82:	1a5b      	subs	r3, r3, r1
 8004f84:	42ab      	cmp	r3, r5
 8004f86:	dcf2      	bgt.n	8004f6e <_printf_i+0x21e>
 8004f88:	e7eb      	b.n	8004f62 <_printf_i+0x212>
 8004f8a:	2500      	movs	r5, #0
 8004f8c:	f104 0619 	add.w	r6, r4, #25
 8004f90:	e7f5      	b.n	8004f7e <_printf_i+0x22e>
 8004f92:	bf00      	nop
 8004f94:	0800722e 	.word	0x0800722e
 8004f98:	0800723f 	.word	0x0800723f

08004f9c <iprintf>:
 8004f9c:	b40f      	push	{r0, r1, r2, r3}
 8004f9e:	4b0a      	ldr	r3, [pc, #40]	; (8004fc8 <iprintf+0x2c>)
 8004fa0:	b513      	push	{r0, r1, r4, lr}
 8004fa2:	681c      	ldr	r4, [r3, #0]
 8004fa4:	b124      	cbz	r4, 8004fb0 <iprintf+0x14>
 8004fa6:	69a3      	ldr	r3, [r4, #24]
 8004fa8:	b913      	cbnz	r3, 8004fb0 <iprintf+0x14>
 8004faa:	4620      	mov	r0, r4
 8004fac:	f000 ffe8 	bl	8005f80 <__sinit>
 8004fb0:	ab05      	add	r3, sp, #20
 8004fb2:	9a04      	ldr	r2, [sp, #16]
 8004fb4:	68a1      	ldr	r1, [r4, #8]
 8004fb6:	9301      	str	r3, [sp, #4]
 8004fb8:	4620      	mov	r0, r4
 8004fba:	f001 fda5 	bl	8006b08 <_vfiprintf_r>
 8004fbe:	b002      	add	sp, #8
 8004fc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004fc4:	b004      	add	sp, #16
 8004fc6:	4770      	bx	lr
 8004fc8:	20000178 	.word	0x20000178

08004fcc <setvbuf>:
 8004fcc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8004fd0:	461d      	mov	r5, r3
 8004fd2:	4b5d      	ldr	r3, [pc, #372]	; (8005148 <setvbuf+0x17c>)
 8004fd4:	681f      	ldr	r7, [r3, #0]
 8004fd6:	4604      	mov	r4, r0
 8004fd8:	460e      	mov	r6, r1
 8004fda:	4690      	mov	r8, r2
 8004fdc:	b127      	cbz	r7, 8004fe8 <setvbuf+0x1c>
 8004fde:	69bb      	ldr	r3, [r7, #24]
 8004fe0:	b913      	cbnz	r3, 8004fe8 <setvbuf+0x1c>
 8004fe2:	4638      	mov	r0, r7
 8004fe4:	f000 ffcc 	bl	8005f80 <__sinit>
 8004fe8:	4b58      	ldr	r3, [pc, #352]	; (800514c <setvbuf+0x180>)
 8004fea:	429c      	cmp	r4, r3
 8004fec:	d167      	bne.n	80050be <setvbuf+0xf2>
 8004fee:	687c      	ldr	r4, [r7, #4]
 8004ff0:	f1b8 0f02 	cmp.w	r8, #2
 8004ff4:	d006      	beq.n	8005004 <setvbuf+0x38>
 8004ff6:	f1b8 0f01 	cmp.w	r8, #1
 8004ffa:	f200 809f 	bhi.w	800513c <setvbuf+0x170>
 8004ffe:	2d00      	cmp	r5, #0
 8005000:	f2c0 809c 	blt.w	800513c <setvbuf+0x170>
 8005004:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005006:	07db      	lsls	r3, r3, #31
 8005008:	d405      	bmi.n	8005016 <setvbuf+0x4a>
 800500a:	89a3      	ldrh	r3, [r4, #12]
 800500c:	0598      	lsls	r0, r3, #22
 800500e:	d402      	bmi.n	8005016 <setvbuf+0x4a>
 8005010:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005012:	f001 f858 	bl	80060c6 <__retarget_lock_acquire_recursive>
 8005016:	4621      	mov	r1, r4
 8005018:	4638      	mov	r0, r7
 800501a:	f000 ff1d 	bl	8005e58 <_fflush_r>
 800501e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005020:	b141      	cbz	r1, 8005034 <setvbuf+0x68>
 8005022:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005026:	4299      	cmp	r1, r3
 8005028:	d002      	beq.n	8005030 <setvbuf+0x64>
 800502a:	4638      	mov	r0, r7
 800502c:	f001 fc62 	bl	80068f4 <_free_r>
 8005030:	2300      	movs	r3, #0
 8005032:	6363      	str	r3, [r4, #52]	; 0x34
 8005034:	2300      	movs	r3, #0
 8005036:	61a3      	str	r3, [r4, #24]
 8005038:	6063      	str	r3, [r4, #4]
 800503a:	89a3      	ldrh	r3, [r4, #12]
 800503c:	0619      	lsls	r1, r3, #24
 800503e:	d503      	bpl.n	8005048 <setvbuf+0x7c>
 8005040:	6921      	ldr	r1, [r4, #16]
 8005042:	4638      	mov	r0, r7
 8005044:	f001 fc56 	bl	80068f4 <_free_r>
 8005048:	89a3      	ldrh	r3, [r4, #12]
 800504a:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 800504e:	f023 0303 	bic.w	r3, r3, #3
 8005052:	f1b8 0f02 	cmp.w	r8, #2
 8005056:	81a3      	strh	r3, [r4, #12]
 8005058:	d06c      	beq.n	8005134 <setvbuf+0x168>
 800505a:	ab01      	add	r3, sp, #4
 800505c:	466a      	mov	r2, sp
 800505e:	4621      	mov	r1, r4
 8005060:	4638      	mov	r0, r7
 8005062:	f001 f832 	bl	80060ca <__swhatbuf_r>
 8005066:	89a3      	ldrh	r3, [r4, #12]
 8005068:	4318      	orrs	r0, r3
 800506a:	81a0      	strh	r0, [r4, #12]
 800506c:	2d00      	cmp	r5, #0
 800506e:	d130      	bne.n	80050d2 <setvbuf+0x106>
 8005070:	9d00      	ldr	r5, [sp, #0]
 8005072:	4628      	mov	r0, r5
 8005074:	f001 f88e 	bl	8006194 <malloc>
 8005078:	4606      	mov	r6, r0
 800507a:	2800      	cmp	r0, #0
 800507c:	d155      	bne.n	800512a <setvbuf+0x15e>
 800507e:	f8dd 9000 	ldr.w	r9, [sp]
 8005082:	45a9      	cmp	r9, r5
 8005084:	d14a      	bne.n	800511c <setvbuf+0x150>
 8005086:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800508a:	2200      	movs	r2, #0
 800508c:	60a2      	str	r2, [r4, #8]
 800508e:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8005092:	6022      	str	r2, [r4, #0]
 8005094:	6122      	str	r2, [r4, #16]
 8005096:	2201      	movs	r2, #1
 8005098:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800509c:	6162      	str	r2, [r4, #20]
 800509e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80050a0:	f043 0302 	orr.w	r3, r3, #2
 80050a4:	07d2      	lsls	r2, r2, #31
 80050a6:	81a3      	strh	r3, [r4, #12]
 80050a8:	d405      	bmi.n	80050b6 <setvbuf+0xea>
 80050aa:	f413 7f00 	tst.w	r3, #512	; 0x200
 80050ae:	d102      	bne.n	80050b6 <setvbuf+0xea>
 80050b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80050b2:	f001 f809 	bl	80060c8 <__retarget_lock_release_recursive>
 80050b6:	4628      	mov	r0, r5
 80050b8:	b003      	add	sp, #12
 80050ba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80050be:	4b24      	ldr	r3, [pc, #144]	; (8005150 <setvbuf+0x184>)
 80050c0:	429c      	cmp	r4, r3
 80050c2:	d101      	bne.n	80050c8 <setvbuf+0xfc>
 80050c4:	68bc      	ldr	r4, [r7, #8]
 80050c6:	e793      	b.n	8004ff0 <setvbuf+0x24>
 80050c8:	4b22      	ldr	r3, [pc, #136]	; (8005154 <setvbuf+0x188>)
 80050ca:	429c      	cmp	r4, r3
 80050cc:	bf08      	it	eq
 80050ce:	68fc      	ldreq	r4, [r7, #12]
 80050d0:	e78e      	b.n	8004ff0 <setvbuf+0x24>
 80050d2:	2e00      	cmp	r6, #0
 80050d4:	d0cd      	beq.n	8005072 <setvbuf+0xa6>
 80050d6:	69bb      	ldr	r3, [r7, #24]
 80050d8:	b913      	cbnz	r3, 80050e0 <setvbuf+0x114>
 80050da:	4638      	mov	r0, r7
 80050dc:	f000 ff50 	bl	8005f80 <__sinit>
 80050e0:	f1b8 0f01 	cmp.w	r8, #1
 80050e4:	bf08      	it	eq
 80050e6:	89a3      	ldrheq	r3, [r4, #12]
 80050e8:	6026      	str	r6, [r4, #0]
 80050ea:	bf04      	itt	eq
 80050ec:	f043 0301 	orreq.w	r3, r3, #1
 80050f0:	81a3      	strheq	r3, [r4, #12]
 80050f2:	89a2      	ldrh	r2, [r4, #12]
 80050f4:	f012 0308 	ands.w	r3, r2, #8
 80050f8:	e9c4 6504 	strd	r6, r5, [r4, #16]
 80050fc:	d01c      	beq.n	8005138 <setvbuf+0x16c>
 80050fe:	07d3      	lsls	r3, r2, #31
 8005100:	bf41      	itttt	mi
 8005102:	2300      	movmi	r3, #0
 8005104:	426d      	negmi	r5, r5
 8005106:	60a3      	strmi	r3, [r4, #8]
 8005108:	61a5      	strmi	r5, [r4, #24]
 800510a:	bf58      	it	pl
 800510c:	60a5      	strpl	r5, [r4, #8]
 800510e:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8005110:	f015 0501 	ands.w	r5, r5, #1
 8005114:	d115      	bne.n	8005142 <setvbuf+0x176>
 8005116:	f412 7f00 	tst.w	r2, #512	; 0x200
 800511a:	e7c8      	b.n	80050ae <setvbuf+0xe2>
 800511c:	4648      	mov	r0, r9
 800511e:	f001 f839 	bl	8006194 <malloc>
 8005122:	4606      	mov	r6, r0
 8005124:	2800      	cmp	r0, #0
 8005126:	d0ae      	beq.n	8005086 <setvbuf+0xba>
 8005128:	464d      	mov	r5, r9
 800512a:	89a3      	ldrh	r3, [r4, #12]
 800512c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005130:	81a3      	strh	r3, [r4, #12]
 8005132:	e7d0      	b.n	80050d6 <setvbuf+0x10a>
 8005134:	2500      	movs	r5, #0
 8005136:	e7a8      	b.n	800508a <setvbuf+0xbe>
 8005138:	60a3      	str	r3, [r4, #8]
 800513a:	e7e8      	b.n	800510e <setvbuf+0x142>
 800513c:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8005140:	e7b9      	b.n	80050b6 <setvbuf+0xea>
 8005142:	2500      	movs	r5, #0
 8005144:	e7b7      	b.n	80050b6 <setvbuf+0xea>
 8005146:	bf00      	nop
 8005148:	20000178 	.word	0x20000178
 800514c:	08007300 	.word	0x08007300
 8005150:	08007320 	.word	0x08007320
 8005154:	080072e0 	.word	0x080072e0

08005158 <quorem>:
 8005158:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800515c:	6903      	ldr	r3, [r0, #16]
 800515e:	690c      	ldr	r4, [r1, #16]
 8005160:	42a3      	cmp	r3, r4
 8005162:	4607      	mov	r7, r0
 8005164:	f2c0 8081 	blt.w	800526a <quorem+0x112>
 8005168:	3c01      	subs	r4, #1
 800516a:	f101 0814 	add.w	r8, r1, #20
 800516e:	f100 0514 	add.w	r5, r0, #20
 8005172:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005176:	9301      	str	r3, [sp, #4]
 8005178:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800517c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005180:	3301      	adds	r3, #1
 8005182:	429a      	cmp	r2, r3
 8005184:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005188:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800518c:	fbb2 f6f3 	udiv	r6, r2, r3
 8005190:	d331      	bcc.n	80051f6 <quorem+0x9e>
 8005192:	f04f 0e00 	mov.w	lr, #0
 8005196:	4640      	mov	r0, r8
 8005198:	46ac      	mov	ip, r5
 800519a:	46f2      	mov	sl, lr
 800519c:	f850 2b04 	ldr.w	r2, [r0], #4
 80051a0:	b293      	uxth	r3, r2
 80051a2:	fb06 e303 	mla	r3, r6, r3, lr
 80051a6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80051aa:	b29b      	uxth	r3, r3
 80051ac:	ebaa 0303 	sub.w	r3, sl, r3
 80051b0:	f8dc a000 	ldr.w	sl, [ip]
 80051b4:	0c12      	lsrs	r2, r2, #16
 80051b6:	fa13 f38a 	uxtah	r3, r3, sl
 80051ba:	fb06 e202 	mla	r2, r6, r2, lr
 80051be:	9300      	str	r3, [sp, #0]
 80051c0:	9b00      	ldr	r3, [sp, #0]
 80051c2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80051c6:	b292      	uxth	r2, r2
 80051c8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80051cc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80051d0:	f8bd 3000 	ldrh.w	r3, [sp]
 80051d4:	4581      	cmp	r9, r0
 80051d6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80051da:	f84c 3b04 	str.w	r3, [ip], #4
 80051de:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80051e2:	d2db      	bcs.n	800519c <quorem+0x44>
 80051e4:	f855 300b 	ldr.w	r3, [r5, fp]
 80051e8:	b92b      	cbnz	r3, 80051f6 <quorem+0x9e>
 80051ea:	9b01      	ldr	r3, [sp, #4]
 80051ec:	3b04      	subs	r3, #4
 80051ee:	429d      	cmp	r5, r3
 80051f0:	461a      	mov	r2, r3
 80051f2:	d32e      	bcc.n	8005252 <quorem+0xfa>
 80051f4:	613c      	str	r4, [r7, #16]
 80051f6:	4638      	mov	r0, r7
 80051f8:	f001 fa64 	bl	80066c4 <__mcmp>
 80051fc:	2800      	cmp	r0, #0
 80051fe:	db24      	blt.n	800524a <quorem+0xf2>
 8005200:	3601      	adds	r6, #1
 8005202:	4628      	mov	r0, r5
 8005204:	f04f 0c00 	mov.w	ip, #0
 8005208:	f858 2b04 	ldr.w	r2, [r8], #4
 800520c:	f8d0 e000 	ldr.w	lr, [r0]
 8005210:	b293      	uxth	r3, r2
 8005212:	ebac 0303 	sub.w	r3, ip, r3
 8005216:	0c12      	lsrs	r2, r2, #16
 8005218:	fa13 f38e 	uxtah	r3, r3, lr
 800521c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005220:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005224:	b29b      	uxth	r3, r3
 8005226:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800522a:	45c1      	cmp	r9, r8
 800522c:	f840 3b04 	str.w	r3, [r0], #4
 8005230:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005234:	d2e8      	bcs.n	8005208 <quorem+0xb0>
 8005236:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800523a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800523e:	b922      	cbnz	r2, 800524a <quorem+0xf2>
 8005240:	3b04      	subs	r3, #4
 8005242:	429d      	cmp	r5, r3
 8005244:	461a      	mov	r2, r3
 8005246:	d30a      	bcc.n	800525e <quorem+0x106>
 8005248:	613c      	str	r4, [r7, #16]
 800524a:	4630      	mov	r0, r6
 800524c:	b003      	add	sp, #12
 800524e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005252:	6812      	ldr	r2, [r2, #0]
 8005254:	3b04      	subs	r3, #4
 8005256:	2a00      	cmp	r2, #0
 8005258:	d1cc      	bne.n	80051f4 <quorem+0x9c>
 800525a:	3c01      	subs	r4, #1
 800525c:	e7c7      	b.n	80051ee <quorem+0x96>
 800525e:	6812      	ldr	r2, [r2, #0]
 8005260:	3b04      	subs	r3, #4
 8005262:	2a00      	cmp	r2, #0
 8005264:	d1f0      	bne.n	8005248 <quorem+0xf0>
 8005266:	3c01      	subs	r4, #1
 8005268:	e7eb      	b.n	8005242 <quorem+0xea>
 800526a:	2000      	movs	r0, #0
 800526c:	e7ee      	b.n	800524c <quorem+0xf4>
	...

08005270 <_dtoa_r>:
 8005270:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005274:	ed2d 8b02 	vpush	{d8}
 8005278:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800527a:	b091      	sub	sp, #68	; 0x44
 800527c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005280:	ec59 8b10 	vmov	r8, r9, d0
 8005284:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 8005286:	9106      	str	r1, [sp, #24]
 8005288:	4606      	mov	r6, r0
 800528a:	9208      	str	r2, [sp, #32]
 800528c:	930c      	str	r3, [sp, #48]	; 0x30
 800528e:	b975      	cbnz	r5, 80052ae <_dtoa_r+0x3e>
 8005290:	2010      	movs	r0, #16
 8005292:	f000 ff7f 	bl	8006194 <malloc>
 8005296:	4602      	mov	r2, r0
 8005298:	6270      	str	r0, [r6, #36]	; 0x24
 800529a:	b920      	cbnz	r0, 80052a6 <_dtoa_r+0x36>
 800529c:	4baa      	ldr	r3, [pc, #680]	; (8005548 <_dtoa_r+0x2d8>)
 800529e:	21ea      	movs	r1, #234	; 0xea
 80052a0:	48aa      	ldr	r0, [pc, #680]	; (800554c <_dtoa_r+0x2dc>)
 80052a2:	f001 fe87 	bl	8006fb4 <__assert_func>
 80052a6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80052aa:	6005      	str	r5, [r0, #0]
 80052ac:	60c5      	str	r5, [r0, #12]
 80052ae:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80052b0:	6819      	ldr	r1, [r3, #0]
 80052b2:	b151      	cbz	r1, 80052ca <_dtoa_r+0x5a>
 80052b4:	685a      	ldr	r2, [r3, #4]
 80052b6:	604a      	str	r2, [r1, #4]
 80052b8:	2301      	movs	r3, #1
 80052ba:	4093      	lsls	r3, r2
 80052bc:	608b      	str	r3, [r1, #8]
 80052be:	4630      	mov	r0, r6
 80052c0:	f000 ffbe 	bl	8006240 <_Bfree>
 80052c4:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80052c6:	2200      	movs	r2, #0
 80052c8:	601a      	str	r2, [r3, #0]
 80052ca:	f1b9 0300 	subs.w	r3, r9, #0
 80052ce:	bfbb      	ittet	lt
 80052d0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80052d4:	9303      	strlt	r3, [sp, #12]
 80052d6:	2300      	movge	r3, #0
 80052d8:	2201      	movlt	r2, #1
 80052da:	bfac      	ite	ge
 80052dc:	6023      	strge	r3, [r4, #0]
 80052de:	6022      	strlt	r2, [r4, #0]
 80052e0:	4b9b      	ldr	r3, [pc, #620]	; (8005550 <_dtoa_r+0x2e0>)
 80052e2:	9c03      	ldr	r4, [sp, #12]
 80052e4:	43a3      	bics	r3, r4
 80052e6:	d11c      	bne.n	8005322 <_dtoa_r+0xb2>
 80052e8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80052ea:	f242 730f 	movw	r3, #9999	; 0x270f
 80052ee:	6013      	str	r3, [r2, #0]
 80052f0:	f3c4 0313 	ubfx	r3, r4, #0, #20
 80052f4:	ea53 0308 	orrs.w	r3, r3, r8
 80052f8:	f000 84fd 	beq.w	8005cf6 <_dtoa_r+0xa86>
 80052fc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80052fe:	b963      	cbnz	r3, 800531a <_dtoa_r+0xaa>
 8005300:	4b94      	ldr	r3, [pc, #592]	; (8005554 <_dtoa_r+0x2e4>)
 8005302:	e01f      	b.n	8005344 <_dtoa_r+0xd4>
 8005304:	4b94      	ldr	r3, [pc, #592]	; (8005558 <_dtoa_r+0x2e8>)
 8005306:	9301      	str	r3, [sp, #4]
 8005308:	3308      	adds	r3, #8
 800530a:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800530c:	6013      	str	r3, [r2, #0]
 800530e:	9801      	ldr	r0, [sp, #4]
 8005310:	b011      	add	sp, #68	; 0x44
 8005312:	ecbd 8b02 	vpop	{d8}
 8005316:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800531a:	4b8e      	ldr	r3, [pc, #568]	; (8005554 <_dtoa_r+0x2e4>)
 800531c:	9301      	str	r3, [sp, #4]
 800531e:	3303      	adds	r3, #3
 8005320:	e7f3      	b.n	800530a <_dtoa_r+0x9a>
 8005322:	ed9d 8b02 	vldr	d8, [sp, #8]
 8005326:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800532a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800532e:	d10b      	bne.n	8005348 <_dtoa_r+0xd8>
 8005330:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005332:	2301      	movs	r3, #1
 8005334:	6013      	str	r3, [r2, #0]
 8005336:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005338:	2b00      	cmp	r3, #0
 800533a:	f000 84d9 	beq.w	8005cf0 <_dtoa_r+0xa80>
 800533e:	4887      	ldr	r0, [pc, #540]	; (800555c <_dtoa_r+0x2ec>)
 8005340:	6018      	str	r0, [r3, #0]
 8005342:	1e43      	subs	r3, r0, #1
 8005344:	9301      	str	r3, [sp, #4]
 8005346:	e7e2      	b.n	800530e <_dtoa_r+0x9e>
 8005348:	a90f      	add	r1, sp, #60	; 0x3c
 800534a:	aa0e      	add	r2, sp, #56	; 0x38
 800534c:	4630      	mov	r0, r6
 800534e:	eeb0 0b48 	vmov.f64	d0, d8
 8005352:	f001 fa5d 	bl	8006810 <__d2b>
 8005356:	f3c4 510a 	ubfx	r1, r4, #20, #11
 800535a:	4605      	mov	r5, r0
 800535c:	980e      	ldr	r0, [sp, #56]	; 0x38
 800535e:	2900      	cmp	r1, #0
 8005360:	d046      	beq.n	80053f0 <_dtoa_r+0x180>
 8005362:	ee18 4a90 	vmov	r4, s17
 8005366:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800536a:	ec53 2b18 	vmov	r2, r3, d8
 800536e:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 8005372:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8005376:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800537a:	2400      	movs	r4, #0
 800537c:	ec43 2b16 	vmov	d6, r2, r3
 8005380:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 8005384:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 8005530 <_dtoa_r+0x2c0>
 8005388:	ee36 7b47 	vsub.f64	d7, d6, d7
 800538c:	ed9f 6b6a 	vldr	d6, [pc, #424]	; 8005538 <_dtoa_r+0x2c8>
 8005390:	eea7 6b05 	vfma.f64	d6, d7, d5
 8005394:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 8005540 <_dtoa_r+0x2d0>
 8005398:	ee07 1a90 	vmov	s15, r1
 800539c:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 80053a0:	eeb0 7b46 	vmov.f64	d7, d6
 80053a4:	eea4 7b05 	vfma.f64	d7, d4, d5
 80053a8:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 80053ac:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80053b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053b4:	ee16 ba90 	vmov	fp, s13
 80053b8:	940a      	str	r4, [sp, #40]	; 0x28
 80053ba:	d508      	bpl.n	80053ce <_dtoa_r+0x15e>
 80053bc:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 80053c0:	eeb4 6b47 	vcmp.f64	d6, d7
 80053c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053c8:	bf18      	it	ne
 80053ca:	f10b 3bff 	addne.w	fp, fp, #4294967295	; 0xffffffff
 80053ce:	f1bb 0f16 	cmp.w	fp, #22
 80053d2:	d82f      	bhi.n	8005434 <_dtoa_r+0x1c4>
 80053d4:	4b62      	ldr	r3, [pc, #392]	; (8005560 <_dtoa_r+0x2f0>)
 80053d6:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80053da:	ed93 7b00 	vldr	d7, [r3]
 80053de:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80053e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053e6:	d501      	bpl.n	80053ec <_dtoa_r+0x17c>
 80053e8:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 80053ec:	2300      	movs	r3, #0
 80053ee:	e022      	b.n	8005436 <_dtoa_r+0x1c6>
 80053f0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80053f2:	4401      	add	r1, r0
 80053f4:	f201 4332 	addw	r3, r1, #1074	; 0x432
 80053f8:	2b20      	cmp	r3, #32
 80053fa:	bfc1      	itttt	gt
 80053fc:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005400:	fa04 f303 	lslgt.w	r3, r4, r3
 8005404:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 8005408:	fa28 f804 	lsrgt.w	r8, r8, r4
 800540c:	bfd6      	itet	le
 800540e:	f1c3 0320 	rsble	r3, r3, #32
 8005412:	ea43 0808 	orrgt.w	r8, r3, r8
 8005416:	fa08 f803 	lslle.w	r8, r8, r3
 800541a:	ee07 8a90 	vmov	s15, r8
 800541e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8005422:	3901      	subs	r1, #1
 8005424:	ee17 4a90 	vmov	r4, s15
 8005428:	ec53 2b17 	vmov	r2, r3, d7
 800542c:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 8005430:	2401      	movs	r4, #1
 8005432:	e7a3      	b.n	800537c <_dtoa_r+0x10c>
 8005434:	2301      	movs	r3, #1
 8005436:	930b      	str	r3, [sp, #44]	; 0x2c
 8005438:	1a43      	subs	r3, r0, r1
 800543a:	1e5a      	subs	r2, r3, #1
 800543c:	bf45      	ittet	mi
 800543e:	f1c3 0301 	rsbmi	r3, r3, #1
 8005442:	9304      	strmi	r3, [sp, #16]
 8005444:	2300      	movpl	r3, #0
 8005446:	2300      	movmi	r3, #0
 8005448:	9205      	str	r2, [sp, #20]
 800544a:	bf54      	ite	pl
 800544c:	9304      	strpl	r3, [sp, #16]
 800544e:	9305      	strmi	r3, [sp, #20]
 8005450:	f1bb 0f00 	cmp.w	fp, #0
 8005454:	db18      	blt.n	8005488 <_dtoa_r+0x218>
 8005456:	9b05      	ldr	r3, [sp, #20]
 8005458:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
 800545c:	445b      	add	r3, fp
 800545e:	9305      	str	r3, [sp, #20]
 8005460:	2300      	movs	r3, #0
 8005462:	9a06      	ldr	r2, [sp, #24]
 8005464:	2a09      	cmp	r2, #9
 8005466:	d849      	bhi.n	80054fc <_dtoa_r+0x28c>
 8005468:	2a05      	cmp	r2, #5
 800546a:	bfc4      	itt	gt
 800546c:	3a04      	subgt	r2, #4
 800546e:	9206      	strgt	r2, [sp, #24]
 8005470:	9a06      	ldr	r2, [sp, #24]
 8005472:	f1a2 0202 	sub.w	r2, r2, #2
 8005476:	bfcc      	ite	gt
 8005478:	2400      	movgt	r4, #0
 800547a:	2401      	movle	r4, #1
 800547c:	2a03      	cmp	r2, #3
 800547e:	d848      	bhi.n	8005512 <_dtoa_r+0x2a2>
 8005480:	e8df f002 	tbb	[pc, r2]
 8005484:	3a2c2e0b 	.word	0x3a2c2e0b
 8005488:	9b04      	ldr	r3, [sp, #16]
 800548a:	2200      	movs	r2, #0
 800548c:	eba3 030b 	sub.w	r3, r3, fp
 8005490:	9304      	str	r3, [sp, #16]
 8005492:	9209      	str	r2, [sp, #36]	; 0x24
 8005494:	f1cb 0300 	rsb	r3, fp, #0
 8005498:	e7e3      	b.n	8005462 <_dtoa_r+0x1f2>
 800549a:	2200      	movs	r2, #0
 800549c:	9207      	str	r2, [sp, #28]
 800549e:	9a08      	ldr	r2, [sp, #32]
 80054a0:	2a00      	cmp	r2, #0
 80054a2:	dc39      	bgt.n	8005518 <_dtoa_r+0x2a8>
 80054a4:	f04f 0a01 	mov.w	sl, #1
 80054a8:	46d1      	mov	r9, sl
 80054aa:	4652      	mov	r2, sl
 80054ac:	f8cd a020 	str.w	sl, [sp, #32]
 80054b0:	6a77      	ldr	r7, [r6, #36]	; 0x24
 80054b2:	2100      	movs	r1, #0
 80054b4:	6079      	str	r1, [r7, #4]
 80054b6:	2004      	movs	r0, #4
 80054b8:	f100 0c14 	add.w	ip, r0, #20
 80054bc:	4594      	cmp	ip, r2
 80054be:	6879      	ldr	r1, [r7, #4]
 80054c0:	d92f      	bls.n	8005522 <_dtoa_r+0x2b2>
 80054c2:	4630      	mov	r0, r6
 80054c4:	930d      	str	r3, [sp, #52]	; 0x34
 80054c6:	f000 fe7b 	bl	80061c0 <_Balloc>
 80054ca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80054cc:	9001      	str	r0, [sp, #4]
 80054ce:	4602      	mov	r2, r0
 80054d0:	2800      	cmp	r0, #0
 80054d2:	d149      	bne.n	8005568 <_dtoa_r+0x2f8>
 80054d4:	4b23      	ldr	r3, [pc, #140]	; (8005564 <_dtoa_r+0x2f4>)
 80054d6:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80054da:	e6e1      	b.n	80052a0 <_dtoa_r+0x30>
 80054dc:	2201      	movs	r2, #1
 80054de:	e7dd      	b.n	800549c <_dtoa_r+0x22c>
 80054e0:	2200      	movs	r2, #0
 80054e2:	9207      	str	r2, [sp, #28]
 80054e4:	9a08      	ldr	r2, [sp, #32]
 80054e6:	eb0b 0a02 	add.w	sl, fp, r2
 80054ea:	f10a 0901 	add.w	r9, sl, #1
 80054ee:	464a      	mov	r2, r9
 80054f0:	2a01      	cmp	r2, #1
 80054f2:	bfb8      	it	lt
 80054f4:	2201      	movlt	r2, #1
 80054f6:	e7db      	b.n	80054b0 <_dtoa_r+0x240>
 80054f8:	2201      	movs	r2, #1
 80054fa:	e7f2      	b.n	80054e2 <_dtoa_r+0x272>
 80054fc:	2401      	movs	r4, #1
 80054fe:	2200      	movs	r2, #0
 8005500:	e9cd 2406 	strd	r2, r4, [sp, #24]
 8005504:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8005508:	2100      	movs	r1, #0
 800550a:	46d1      	mov	r9, sl
 800550c:	2212      	movs	r2, #18
 800550e:	9108      	str	r1, [sp, #32]
 8005510:	e7ce      	b.n	80054b0 <_dtoa_r+0x240>
 8005512:	2201      	movs	r2, #1
 8005514:	9207      	str	r2, [sp, #28]
 8005516:	e7f5      	b.n	8005504 <_dtoa_r+0x294>
 8005518:	f8dd a020 	ldr.w	sl, [sp, #32]
 800551c:	46d1      	mov	r9, sl
 800551e:	4652      	mov	r2, sl
 8005520:	e7c6      	b.n	80054b0 <_dtoa_r+0x240>
 8005522:	3101      	adds	r1, #1
 8005524:	6079      	str	r1, [r7, #4]
 8005526:	0040      	lsls	r0, r0, #1
 8005528:	e7c6      	b.n	80054b8 <_dtoa_r+0x248>
 800552a:	bf00      	nop
 800552c:	f3af 8000 	nop.w
 8005530:	636f4361 	.word	0x636f4361
 8005534:	3fd287a7 	.word	0x3fd287a7
 8005538:	8b60c8b3 	.word	0x8b60c8b3
 800553c:	3fc68a28 	.word	0x3fc68a28
 8005540:	509f79fb 	.word	0x509f79fb
 8005544:	3fd34413 	.word	0x3fd34413
 8005548:	0800725d 	.word	0x0800725d
 800554c:	08007274 	.word	0x08007274
 8005550:	7ff00000 	.word	0x7ff00000
 8005554:	08007259 	.word	0x08007259
 8005558:	08007250 	.word	0x08007250
 800555c:	0800722d 	.word	0x0800722d
 8005560:	080073c8 	.word	0x080073c8
 8005564:	080072cf 	.word	0x080072cf
 8005568:	6a72      	ldr	r2, [r6, #36]	; 0x24
 800556a:	9901      	ldr	r1, [sp, #4]
 800556c:	6011      	str	r1, [r2, #0]
 800556e:	f1b9 0f0e 	cmp.w	r9, #14
 8005572:	d86c      	bhi.n	800564e <_dtoa_r+0x3de>
 8005574:	2c00      	cmp	r4, #0
 8005576:	d06a      	beq.n	800564e <_dtoa_r+0x3de>
 8005578:	f1bb 0f00 	cmp.w	fp, #0
 800557c:	f340 80a0 	ble.w	80056c0 <_dtoa_r+0x450>
 8005580:	49c1      	ldr	r1, [pc, #772]	; (8005888 <_dtoa_r+0x618>)
 8005582:	f00b 020f 	and.w	r2, fp, #15
 8005586:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800558a:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800558e:	ed92 7b00 	vldr	d7, [r2]
 8005592:	ea4f 112b 	mov.w	r1, fp, asr #4
 8005596:	f000 8087 	beq.w	80056a8 <_dtoa_r+0x438>
 800559a:	4abc      	ldr	r2, [pc, #752]	; (800588c <_dtoa_r+0x61c>)
 800559c:	ed92 6b08 	vldr	d6, [r2, #32]
 80055a0:	ee88 6b06 	vdiv.f64	d6, d8, d6
 80055a4:	ed8d 6b02 	vstr	d6, [sp, #8]
 80055a8:	f001 010f 	and.w	r1, r1, #15
 80055ac:	2203      	movs	r2, #3
 80055ae:	48b7      	ldr	r0, [pc, #732]	; (800588c <_dtoa_r+0x61c>)
 80055b0:	2900      	cmp	r1, #0
 80055b2:	d17b      	bne.n	80056ac <_dtoa_r+0x43c>
 80055b4:	ed9d 6b02 	vldr	d6, [sp, #8]
 80055b8:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80055bc:	ed8d 7b02 	vstr	d7, [sp, #8]
 80055c0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80055c2:	2900      	cmp	r1, #0
 80055c4:	f000 80a2 	beq.w	800570c <_dtoa_r+0x49c>
 80055c8:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80055cc:	ed9d 7b02 	vldr	d7, [sp, #8]
 80055d0:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80055d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80055d8:	f140 8098 	bpl.w	800570c <_dtoa_r+0x49c>
 80055dc:	f1b9 0f00 	cmp.w	r9, #0
 80055e0:	f000 8094 	beq.w	800570c <_dtoa_r+0x49c>
 80055e4:	f1ba 0f00 	cmp.w	sl, #0
 80055e8:	dd2f      	ble.n	800564a <_dtoa_r+0x3da>
 80055ea:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 80055ee:	ee27 7b06 	vmul.f64	d7, d7, d6
 80055f2:	ed8d 7b02 	vstr	d7, [sp, #8]
 80055f6:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 80055fa:	3201      	adds	r2, #1
 80055fc:	4650      	mov	r0, sl
 80055fe:	ed9d 6b02 	vldr	d6, [sp, #8]
 8005602:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8005606:	ee07 2a90 	vmov	s15, r2
 800560a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800560e:	eea7 5b06 	vfma.f64	d5, d7, d6
 8005612:	ee15 4a90 	vmov	r4, s11
 8005616:	ec52 1b15 	vmov	r1, r2, d5
 800561a:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 800561e:	2800      	cmp	r0, #0
 8005620:	d177      	bne.n	8005712 <_dtoa_r+0x4a2>
 8005622:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8005626:	ee36 6b47 	vsub.f64	d6, d6, d7
 800562a:	ec42 1b17 	vmov	d7, r1, r2
 800562e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005632:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005636:	f300 8263 	bgt.w	8005b00 <_dtoa_r+0x890>
 800563a:	eeb1 7b47 	vneg.f64	d7, d7
 800563e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005642:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005646:	f100 8258 	bmi.w	8005afa <_dtoa_r+0x88a>
 800564a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800564e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005650:	2a00      	cmp	r2, #0
 8005652:	f2c0 811d 	blt.w	8005890 <_dtoa_r+0x620>
 8005656:	f1bb 0f0e 	cmp.w	fp, #14
 800565a:	f300 8119 	bgt.w	8005890 <_dtoa_r+0x620>
 800565e:	4b8a      	ldr	r3, [pc, #552]	; (8005888 <_dtoa_r+0x618>)
 8005660:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005664:	ed93 6b00 	vldr	d6, [r3]
 8005668:	9b08      	ldr	r3, [sp, #32]
 800566a:	2b00      	cmp	r3, #0
 800566c:	f280 80b7 	bge.w	80057de <_dtoa_r+0x56e>
 8005670:	f1b9 0f00 	cmp.w	r9, #0
 8005674:	f300 80b3 	bgt.w	80057de <_dtoa_r+0x56e>
 8005678:	f040 823f 	bne.w	8005afa <_dtoa_r+0x88a>
 800567c:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8005680:	ee26 6b07 	vmul.f64	d6, d6, d7
 8005684:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005688:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800568c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005690:	464c      	mov	r4, r9
 8005692:	464f      	mov	r7, r9
 8005694:	f280 8215 	bge.w	8005ac2 <_dtoa_r+0x852>
 8005698:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800569c:	2331      	movs	r3, #49	; 0x31
 800569e:	f808 3b01 	strb.w	r3, [r8], #1
 80056a2:	f10b 0b01 	add.w	fp, fp, #1
 80056a6:	e211      	b.n	8005acc <_dtoa_r+0x85c>
 80056a8:	2202      	movs	r2, #2
 80056aa:	e780      	b.n	80055ae <_dtoa_r+0x33e>
 80056ac:	07cc      	lsls	r4, r1, #31
 80056ae:	d504      	bpl.n	80056ba <_dtoa_r+0x44a>
 80056b0:	ed90 6b00 	vldr	d6, [r0]
 80056b4:	3201      	adds	r2, #1
 80056b6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80056ba:	1049      	asrs	r1, r1, #1
 80056bc:	3008      	adds	r0, #8
 80056be:	e777      	b.n	80055b0 <_dtoa_r+0x340>
 80056c0:	d022      	beq.n	8005708 <_dtoa_r+0x498>
 80056c2:	f1cb 0100 	rsb	r1, fp, #0
 80056c6:	4a70      	ldr	r2, [pc, #448]	; (8005888 <_dtoa_r+0x618>)
 80056c8:	f001 000f 	and.w	r0, r1, #15
 80056cc:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 80056d0:	ed92 7b00 	vldr	d7, [r2]
 80056d4:	ee28 7b07 	vmul.f64	d7, d8, d7
 80056d8:	ed8d 7b02 	vstr	d7, [sp, #8]
 80056dc:	486b      	ldr	r0, [pc, #428]	; (800588c <_dtoa_r+0x61c>)
 80056de:	1109      	asrs	r1, r1, #4
 80056e0:	2400      	movs	r4, #0
 80056e2:	2202      	movs	r2, #2
 80056e4:	b929      	cbnz	r1, 80056f2 <_dtoa_r+0x482>
 80056e6:	2c00      	cmp	r4, #0
 80056e8:	f43f af6a 	beq.w	80055c0 <_dtoa_r+0x350>
 80056ec:	ed8d 7b02 	vstr	d7, [sp, #8]
 80056f0:	e766      	b.n	80055c0 <_dtoa_r+0x350>
 80056f2:	07cf      	lsls	r7, r1, #31
 80056f4:	d505      	bpl.n	8005702 <_dtoa_r+0x492>
 80056f6:	ed90 6b00 	vldr	d6, [r0]
 80056fa:	3201      	adds	r2, #1
 80056fc:	2401      	movs	r4, #1
 80056fe:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005702:	1049      	asrs	r1, r1, #1
 8005704:	3008      	adds	r0, #8
 8005706:	e7ed      	b.n	80056e4 <_dtoa_r+0x474>
 8005708:	2202      	movs	r2, #2
 800570a:	e759      	b.n	80055c0 <_dtoa_r+0x350>
 800570c:	465f      	mov	r7, fp
 800570e:	4648      	mov	r0, r9
 8005710:	e775      	b.n	80055fe <_dtoa_r+0x38e>
 8005712:	ec42 1b17 	vmov	d7, r1, r2
 8005716:	4a5c      	ldr	r2, [pc, #368]	; (8005888 <_dtoa_r+0x618>)
 8005718:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800571c:	ed12 4b02 	vldr	d4, [r2, #-8]
 8005720:	9a01      	ldr	r2, [sp, #4]
 8005722:	1814      	adds	r4, r2, r0
 8005724:	9a07      	ldr	r2, [sp, #28]
 8005726:	b352      	cbz	r2, 800577e <_dtoa_r+0x50e>
 8005728:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 800572c:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8005730:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8005734:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8005738:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800573c:	ee35 7b47 	vsub.f64	d7, d5, d7
 8005740:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8005744:	ee14 2a90 	vmov	r2, s9
 8005748:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800574c:	3230      	adds	r2, #48	; 0x30
 800574e:	ee36 6b45 	vsub.f64	d6, d6, d5
 8005752:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005756:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800575a:	f808 2b01 	strb.w	r2, [r8], #1
 800575e:	d439      	bmi.n	80057d4 <_dtoa_r+0x564>
 8005760:	ee32 5b46 	vsub.f64	d5, d2, d6
 8005764:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8005768:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800576c:	d472      	bmi.n	8005854 <_dtoa_r+0x5e4>
 800576e:	45a0      	cmp	r8, r4
 8005770:	f43f af6b 	beq.w	800564a <_dtoa_r+0x3da>
 8005774:	ee27 7b03 	vmul.f64	d7, d7, d3
 8005778:	ee26 6b03 	vmul.f64	d6, d6, d3
 800577c:	e7e0      	b.n	8005740 <_dtoa_r+0x4d0>
 800577e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8005782:	ee27 7b04 	vmul.f64	d7, d7, d4
 8005786:	4621      	mov	r1, r4
 8005788:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800578c:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8005790:	ee14 2a90 	vmov	r2, s9
 8005794:	3230      	adds	r2, #48	; 0x30
 8005796:	f808 2b01 	strb.w	r2, [r8], #1
 800579a:	45a0      	cmp	r8, r4
 800579c:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80057a0:	ee36 6b45 	vsub.f64	d6, d6, d5
 80057a4:	d118      	bne.n	80057d8 <_dtoa_r+0x568>
 80057a6:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 80057aa:	ee37 4b05 	vadd.f64	d4, d7, d5
 80057ae:	eeb4 6bc4 	vcmpe.f64	d6, d4
 80057b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80057b6:	dc4d      	bgt.n	8005854 <_dtoa_r+0x5e4>
 80057b8:	ee35 7b47 	vsub.f64	d7, d5, d7
 80057bc:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80057c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80057c4:	f57f af41 	bpl.w	800564a <_dtoa_r+0x3da>
 80057c8:	4688      	mov	r8, r1
 80057ca:	3901      	subs	r1, #1
 80057cc:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 80057d0:	2b30      	cmp	r3, #48	; 0x30
 80057d2:	d0f9      	beq.n	80057c8 <_dtoa_r+0x558>
 80057d4:	46bb      	mov	fp, r7
 80057d6:	e02a      	b.n	800582e <_dtoa_r+0x5be>
 80057d8:	ee26 6b03 	vmul.f64	d6, d6, d3
 80057dc:	e7d6      	b.n	800578c <_dtoa_r+0x51c>
 80057de:	ed9d 7b02 	vldr	d7, [sp, #8]
 80057e2:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 80057e6:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80057ea:	ee87 5b06 	vdiv.f64	d5, d7, d6
 80057ee:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 80057f2:	ee15 3a10 	vmov	r3, s10
 80057f6:	3330      	adds	r3, #48	; 0x30
 80057f8:	f808 3b01 	strb.w	r3, [r8], #1
 80057fc:	9b01      	ldr	r3, [sp, #4]
 80057fe:	eba8 0303 	sub.w	r3, r8, r3
 8005802:	4599      	cmp	r9, r3
 8005804:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8005808:	eea3 7b46 	vfms.f64	d7, d3, d6
 800580c:	d133      	bne.n	8005876 <_dtoa_r+0x606>
 800580e:	ee37 7b07 	vadd.f64	d7, d7, d7
 8005812:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8005816:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800581a:	dc1a      	bgt.n	8005852 <_dtoa_r+0x5e2>
 800581c:	eeb4 7b46 	vcmp.f64	d7, d6
 8005820:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005824:	d103      	bne.n	800582e <_dtoa_r+0x5be>
 8005826:	ee15 3a10 	vmov	r3, s10
 800582a:	07d9      	lsls	r1, r3, #31
 800582c:	d411      	bmi.n	8005852 <_dtoa_r+0x5e2>
 800582e:	4629      	mov	r1, r5
 8005830:	4630      	mov	r0, r6
 8005832:	f000 fd05 	bl	8006240 <_Bfree>
 8005836:	2300      	movs	r3, #0
 8005838:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800583a:	f888 3000 	strb.w	r3, [r8]
 800583e:	f10b 0301 	add.w	r3, fp, #1
 8005842:	6013      	str	r3, [r2, #0]
 8005844:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005846:	2b00      	cmp	r3, #0
 8005848:	f43f ad61 	beq.w	800530e <_dtoa_r+0x9e>
 800584c:	f8c3 8000 	str.w	r8, [r3]
 8005850:	e55d      	b.n	800530e <_dtoa_r+0x9e>
 8005852:	465f      	mov	r7, fp
 8005854:	4643      	mov	r3, r8
 8005856:	4698      	mov	r8, r3
 8005858:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800585c:	2a39      	cmp	r2, #57	; 0x39
 800585e:	d106      	bne.n	800586e <_dtoa_r+0x5fe>
 8005860:	9a01      	ldr	r2, [sp, #4]
 8005862:	429a      	cmp	r2, r3
 8005864:	d1f7      	bne.n	8005856 <_dtoa_r+0x5e6>
 8005866:	9901      	ldr	r1, [sp, #4]
 8005868:	2230      	movs	r2, #48	; 0x30
 800586a:	3701      	adds	r7, #1
 800586c:	700a      	strb	r2, [r1, #0]
 800586e:	781a      	ldrb	r2, [r3, #0]
 8005870:	3201      	adds	r2, #1
 8005872:	701a      	strb	r2, [r3, #0]
 8005874:	e7ae      	b.n	80057d4 <_dtoa_r+0x564>
 8005876:	ee27 7b04 	vmul.f64	d7, d7, d4
 800587a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800587e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005882:	d1b2      	bne.n	80057ea <_dtoa_r+0x57a>
 8005884:	e7d3      	b.n	800582e <_dtoa_r+0x5be>
 8005886:	bf00      	nop
 8005888:	080073c8 	.word	0x080073c8
 800588c:	080073a0 	.word	0x080073a0
 8005890:	9907      	ldr	r1, [sp, #28]
 8005892:	2900      	cmp	r1, #0
 8005894:	f000 80d0 	beq.w	8005a38 <_dtoa_r+0x7c8>
 8005898:	9906      	ldr	r1, [sp, #24]
 800589a:	2901      	cmp	r1, #1
 800589c:	f300 80b4 	bgt.w	8005a08 <_dtoa_r+0x798>
 80058a0:	990a      	ldr	r1, [sp, #40]	; 0x28
 80058a2:	2900      	cmp	r1, #0
 80058a4:	f000 80ac 	beq.w	8005a00 <_dtoa_r+0x790>
 80058a8:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80058ac:	f8dd 8010 	ldr.w	r8, [sp, #16]
 80058b0:	461c      	mov	r4, r3
 80058b2:	930a      	str	r3, [sp, #40]	; 0x28
 80058b4:	9b04      	ldr	r3, [sp, #16]
 80058b6:	4413      	add	r3, r2
 80058b8:	9304      	str	r3, [sp, #16]
 80058ba:	9b05      	ldr	r3, [sp, #20]
 80058bc:	2101      	movs	r1, #1
 80058be:	4413      	add	r3, r2
 80058c0:	4630      	mov	r0, r6
 80058c2:	9305      	str	r3, [sp, #20]
 80058c4:	f000 fd74 	bl	80063b0 <__i2b>
 80058c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80058ca:	4607      	mov	r7, r0
 80058cc:	f1b8 0f00 	cmp.w	r8, #0
 80058d0:	dd0d      	ble.n	80058ee <_dtoa_r+0x67e>
 80058d2:	9a05      	ldr	r2, [sp, #20]
 80058d4:	2a00      	cmp	r2, #0
 80058d6:	dd0a      	ble.n	80058ee <_dtoa_r+0x67e>
 80058d8:	4542      	cmp	r2, r8
 80058da:	9904      	ldr	r1, [sp, #16]
 80058dc:	bfa8      	it	ge
 80058de:	4642      	movge	r2, r8
 80058e0:	1a89      	subs	r1, r1, r2
 80058e2:	9104      	str	r1, [sp, #16]
 80058e4:	9905      	ldr	r1, [sp, #20]
 80058e6:	eba8 0802 	sub.w	r8, r8, r2
 80058ea:	1a8a      	subs	r2, r1, r2
 80058ec:	9205      	str	r2, [sp, #20]
 80058ee:	b303      	cbz	r3, 8005932 <_dtoa_r+0x6c2>
 80058f0:	9a07      	ldr	r2, [sp, #28]
 80058f2:	2a00      	cmp	r2, #0
 80058f4:	f000 80a5 	beq.w	8005a42 <_dtoa_r+0x7d2>
 80058f8:	2c00      	cmp	r4, #0
 80058fa:	dd13      	ble.n	8005924 <_dtoa_r+0x6b4>
 80058fc:	4639      	mov	r1, r7
 80058fe:	4622      	mov	r2, r4
 8005900:	4630      	mov	r0, r6
 8005902:	930d      	str	r3, [sp, #52]	; 0x34
 8005904:	f000 fe14 	bl	8006530 <__pow5mult>
 8005908:	462a      	mov	r2, r5
 800590a:	4601      	mov	r1, r0
 800590c:	4607      	mov	r7, r0
 800590e:	4630      	mov	r0, r6
 8005910:	f000 fd64 	bl	80063dc <__multiply>
 8005914:	4629      	mov	r1, r5
 8005916:	900a      	str	r0, [sp, #40]	; 0x28
 8005918:	4630      	mov	r0, r6
 800591a:	f000 fc91 	bl	8006240 <_Bfree>
 800591e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005920:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005922:	4615      	mov	r5, r2
 8005924:	1b1a      	subs	r2, r3, r4
 8005926:	d004      	beq.n	8005932 <_dtoa_r+0x6c2>
 8005928:	4629      	mov	r1, r5
 800592a:	4630      	mov	r0, r6
 800592c:	f000 fe00 	bl	8006530 <__pow5mult>
 8005930:	4605      	mov	r5, r0
 8005932:	2101      	movs	r1, #1
 8005934:	4630      	mov	r0, r6
 8005936:	f000 fd3b 	bl	80063b0 <__i2b>
 800593a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800593c:	2b00      	cmp	r3, #0
 800593e:	4604      	mov	r4, r0
 8005940:	f340 8081 	ble.w	8005a46 <_dtoa_r+0x7d6>
 8005944:	461a      	mov	r2, r3
 8005946:	4601      	mov	r1, r0
 8005948:	4630      	mov	r0, r6
 800594a:	f000 fdf1 	bl	8006530 <__pow5mult>
 800594e:	9b06      	ldr	r3, [sp, #24]
 8005950:	2b01      	cmp	r3, #1
 8005952:	4604      	mov	r4, r0
 8005954:	dd7a      	ble.n	8005a4c <_dtoa_r+0x7dc>
 8005956:	2300      	movs	r3, #0
 8005958:	930a      	str	r3, [sp, #40]	; 0x28
 800595a:	6922      	ldr	r2, [r4, #16]
 800595c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8005960:	6910      	ldr	r0, [r2, #16]
 8005962:	f000 fcd5 	bl	8006310 <__hi0bits>
 8005966:	f1c0 0020 	rsb	r0, r0, #32
 800596a:	9b05      	ldr	r3, [sp, #20]
 800596c:	4418      	add	r0, r3
 800596e:	f010 001f 	ands.w	r0, r0, #31
 8005972:	f000 808c 	beq.w	8005a8e <_dtoa_r+0x81e>
 8005976:	f1c0 0220 	rsb	r2, r0, #32
 800597a:	2a04      	cmp	r2, #4
 800597c:	f340 8085 	ble.w	8005a8a <_dtoa_r+0x81a>
 8005980:	f1c0 001c 	rsb	r0, r0, #28
 8005984:	9b04      	ldr	r3, [sp, #16]
 8005986:	4403      	add	r3, r0
 8005988:	9304      	str	r3, [sp, #16]
 800598a:	9b05      	ldr	r3, [sp, #20]
 800598c:	4403      	add	r3, r0
 800598e:	4480      	add	r8, r0
 8005990:	9305      	str	r3, [sp, #20]
 8005992:	9b04      	ldr	r3, [sp, #16]
 8005994:	2b00      	cmp	r3, #0
 8005996:	dd05      	ble.n	80059a4 <_dtoa_r+0x734>
 8005998:	4629      	mov	r1, r5
 800599a:	461a      	mov	r2, r3
 800599c:	4630      	mov	r0, r6
 800599e:	f000 fe21 	bl	80065e4 <__lshift>
 80059a2:	4605      	mov	r5, r0
 80059a4:	9b05      	ldr	r3, [sp, #20]
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	dd05      	ble.n	80059b6 <_dtoa_r+0x746>
 80059aa:	4621      	mov	r1, r4
 80059ac:	461a      	mov	r2, r3
 80059ae:	4630      	mov	r0, r6
 80059b0:	f000 fe18 	bl	80065e4 <__lshift>
 80059b4:	4604      	mov	r4, r0
 80059b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d06a      	beq.n	8005a92 <_dtoa_r+0x822>
 80059bc:	4621      	mov	r1, r4
 80059be:	4628      	mov	r0, r5
 80059c0:	f000 fe80 	bl	80066c4 <__mcmp>
 80059c4:	2800      	cmp	r0, #0
 80059c6:	da64      	bge.n	8005a92 <_dtoa_r+0x822>
 80059c8:	2300      	movs	r3, #0
 80059ca:	4629      	mov	r1, r5
 80059cc:	220a      	movs	r2, #10
 80059ce:	4630      	mov	r0, r6
 80059d0:	f000 fc58 	bl	8006284 <__multadd>
 80059d4:	9b07      	ldr	r3, [sp, #28]
 80059d6:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 80059da:	4605      	mov	r5, r0
 80059dc:	2b00      	cmp	r3, #0
 80059de:	f000 8191 	beq.w	8005d04 <_dtoa_r+0xa94>
 80059e2:	4639      	mov	r1, r7
 80059e4:	2300      	movs	r3, #0
 80059e6:	220a      	movs	r2, #10
 80059e8:	4630      	mov	r0, r6
 80059ea:	f000 fc4b 	bl	8006284 <__multadd>
 80059ee:	f1ba 0f00 	cmp.w	sl, #0
 80059f2:	4607      	mov	r7, r0
 80059f4:	f300 808d 	bgt.w	8005b12 <_dtoa_r+0x8a2>
 80059f8:	9b06      	ldr	r3, [sp, #24]
 80059fa:	2b02      	cmp	r3, #2
 80059fc:	dc50      	bgt.n	8005aa0 <_dtoa_r+0x830>
 80059fe:	e088      	b.n	8005b12 <_dtoa_r+0x8a2>
 8005a00:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005a02:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8005a06:	e751      	b.n	80058ac <_dtoa_r+0x63c>
 8005a08:	f109 34ff 	add.w	r4, r9, #4294967295	; 0xffffffff
 8005a0c:	42a3      	cmp	r3, r4
 8005a0e:	bfbf      	itttt	lt
 8005a10:	9a09      	ldrlt	r2, [sp, #36]	; 0x24
 8005a12:	1ae3      	sublt	r3, r4, r3
 8005a14:	18d2      	addlt	r2, r2, r3
 8005a16:	9209      	strlt	r2, [sp, #36]	; 0x24
 8005a18:	bfb6      	itet	lt
 8005a1a:	4623      	movlt	r3, r4
 8005a1c:	1b1c      	subge	r4, r3, r4
 8005a1e:	2400      	movlt	r4, #0
 8005a20:	f1b9 0f00 	cmp.w	r9, #0
 8005a24:	bfb5      	itete	lt
 8005a26:	9a04      	ldrlt	r2, [sp, #16]
 8005a28:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 8005a2c:	eba2 0809 	sublt.w	r8, r2, r9
 8005a30:	464a      	movge	r2, r9
 8005a32:	bfb8      	it	lt
 8005a34:	2200      	movlt	r2, #0
 8005a36:	e73c      	b.n	80058b2 <_dtoa_r+0x642>
 8005a38:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8005a3c:	9f07      	ldr	r7, [sp, #28]
 8005a3e:	461c      	mov	r4, r3
 8005a40:	e744      	b.n	80058cc <_dtoa_r+0x65c>
 8005a42:	461a      	mov	r2, r3
 8005a44:	e770      	b.n	8005928 <_dtoa_r+0x6b8>
 8005a46:	9b06      	ldr	r3, [sp, #24]
 8005a48:	2b01      	cmp	r3, #1
 8005a4a:	dc18      	bgt.n	8005a7e <_dtoa_r+0x80e>
 8005a4c:	9b02      	ldr	r3, [sp, #8]
 8005a4e:	b9b3      	cbnz	r3, 8005a7e <_dtoa_r+0x80e>
 8005a50:	9b03      	ldr	r3, [sp, #12]
 8005a52:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8005a56:	b9a2      	cbnz	r2, 8005a82 <_dtoa_r+0x812>
 8005a58:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005a5c:	0d12      	lsrs	r2, r2, #20
 8005a5e:	0512      	lsls	r2, r2, #20
 8005a60:	b18a      	cbz	r2, 8005a86 <_dtoa_r+0x816>
 8005a62:	9b04      	ldr	r3, [sp, #16]
 8005a64:	3301      	adds	r3, #1
 8005a66:	9304      	str	r3, [sp, #16]
 8005a68:	9b05      	ldr	r3, [sp, #20]
 8005a6a:	3301      	adds	r3, #1
 8005a6c:	9305      	str	r3, [sp, #20]
 8005a6e:	2301      	movs	r3, #1
 8005a70:	930a      	str	r3, [sp, #40]	; 0x28
 8005a72:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	f47f af70 	bne.w	800595a <_dtoa_r+0x6ea>
 8005a7a:	2001      	movs	r0, #1
 8005a7c:	e775      	b.n	800596a <_dtoa_r+0x6fa>
 8005a7e:	2300      	movs	r3, #0
 8005a80:	e7f6      	b.n	8005a70 <_dtoa_r+0x800>
 8005a82:	9b02      	ldr	r3, [sp, #8]
 8005a84:	e7f4      	b.n	8005a70 <_dtoa_r+0x800>
 8005a86:	920a      	str	r2, [sp, #40]	; 0x28
 8005a88:	e7f3      	b.n	8005a72 <_dtoa_r+0x802>
 8005a8a:	d082      	beq.n	8005992 <_dtoa_r+0x722>
 8005a8c:	4610      	mov	r0, r2
 8005a8e:	301c      	adds	r0, #28
 8005a90:	e778      	b.n	8005984 <_dtoa_r+0x714>
 8005a92:	f1b9 0f00 	cmp.w	r9, #0
 8005a96:	dc37      	bgt.n	8005b08 <_dtoa_r+0x898>
 8005a98:	9b06      	ldr	r3, [sp, #24]
 8005a9a:	2b02      	cmp	r3, #2
 8005a9c:	dd34      	ble.n	8005b08 <_dtoa_r+0x898>
 8005a9e:	46ca      	mov	sl, r9
 8005aa0:	f1ba 0f00 	cmp.w	sl, #0
 8005aa4:	d10d      	bne.n	8005ac2 <_dtoa_r+0x852>
 8005aa6:	4621      	mov	r1, r4
 8005aa8:	4653      	mov	r3, sl
 8005aaa:	2205      	movs	r2, #5
 8005aac:	4630      	mov	r0, r6
 8005aae:	f000 fbe9 	bl	8006284 <__multadd>
 8005ab2:	4601      	mov	r1, r0
 8005ab4:	4604      	mov	r4, r0
 8005ab6:	4628      	mov	r0, r5
 8005ab8:	f000 fe04 	bl	80066c4 <__mcmp>
 8005abc:	2800      	cmp	r0, #0
 8005abe:	f73f adeb 	bgt.w	8005698 <_dtoa_r+0x428>
 8005ac2:	9b08      	ldr	r3, [sp, #32]
 8005ac4:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8005ac8:	ea6f 0b03 	mvn.w	fp, r3
 8005acc:	f04f 0900 	mov.w	r9, #0
 8005ad0:	4621      	mov	r1, r4
 8005ad2:	4630      	mov	r0, r6
 8005ad4:	f000 fbb4 	bl	8006240 <_Bfree>
 8005ad8:	2f00      	cmp	r7, #0
 8005ada:	f43f aea8 	beq.w	800582e <_dtoa_r+0x5be>
 8005ade:	f1b9 0f00 	cmp.w	r9, #0
 8005ae2:	d005      	beq.n	8005af0 <_dtoa_r+0x880>
 8005ae4:	45b9      	cmp	r9, r7
 8005ae6:	d003      	beq.n	8005af0 <_dtoa_r+0x880>
 8005ae8:	4649      	mov	r1, r9
 8005aea:	4630      	mov	r0, r6
 8005aec:	f000 fba8 	bl	8006240 <_Bfree>
 8005af0:	4639      	mov	r1, r7
 8005af2:	4630      	mov	r0, r6
 8005af4:	f000 fba4 	bl	8006240 <_Bfree>
 8005af8:	e699      	b.n	800582e <_dtoa_r+0x5be>
 8005afa:	2400      	movs	r4, #0
 8005afc:	4627      	mov	r7, r4
 8005afe:	e7e0      	b.n	8005ac2 <_dtoa_r+0x852>
 8005b00:	46bb      	mov	fp, r7
 8005b02:	4604      	mov	r4, r0
 8005b04:	4607      	mov	r7, r0
 8005b06:	e5c7      	b.n	8005698 <_dtoa_r+0x428>
 8005b08:	9b07      	ldr	r3, [sp, #28]
 8005b0a:	46ca      	mov	sl, r9
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	f000 8100 	beq.w	8005d12 <_dtoa_r+0xaa2>
 8005b12:	f1b8 0f00 	cmp.w	r8, #0
 8005b16:	dd05      	ble.n	8005b24 <_dtoa_r+0x8b4>
 8005b18:	4639      	mov	r1, r7
 8005b1a:	4642      	mov	r2, r8
 8005b1c:	4630      	mov	r0, r6
 8005b1e:	f000 fd61 	bl	80065e4 <__lshift>
 8005b22:	4607      	mov	r7, r0
 8005b24:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d05d      	beq.n	8005be6 <_dtoa_r+0x976>
 8005b2a:	6879      	ldr	r1, [r7, #4]
 8005b2c:	4630      	mov	r0, r6
 8005b2e:	f000 fb47 	bl	80061c0 <_Balloc>
 8005b32:	4680      	mov	r8, r0
 8005b34:	b928      	cbnz	r0, 8005b42 <_dtoa_r+0x8d2>
 8005b36:	4b82      	ldr	r3, [pc, #520]	; (8005d40 <_dtoa_r+0xad0>)
 8005b38:	4602      	mov	r2, r0
 8005b3a:	f240 21ea 	movw	r1, #746	; 0x2ea
 8005b3e:	f7ff bbaf 	b.w	80052a0 <_dtoa_r+0x30>
 8005b42:	693a      	ldr	r2, [r7, #16]
 8005b44:	3202      	adds	r2, #2
 8005b46:	0092      	lsls	r2, r2, #2
 8005b48:	f107 010c 	add.w	r1, r7, #12
 8005b4c:	300c      	adds	r0, #12
 8005b4e:	f000 fb29 	bl	80061a4 <memcpy>
 8005b52:	2201      	movs	r2, #1
 8005b54:	4641      	mov	r1, r8
 8005b56:	4630      	mov	r0, r6
 8005b58:	f000 fd44 	bl	80065e4 <__lshift>
 8005b5c:	9b01      	ldr	r3, [sp, #4]
 8005b5e:	3301      	adds	r3, #1
 8005b60:	9304      	str	r3, [sp, #16]
 8005b62:	9b01      	ldr	r3, [sp, #4]
 8005b64:	4453      	add	r3, sl
 8005b66:	9308      	str	r3, [sp, #32]
 8005b68:	9b02      	ldr	r3, [sp, #8]
 8005b6a:	f003 0301 	and.w	r3, r3, #1
 8005b6e:	46b9      	mov	r9, r7
 8005b70:	9307      	str	r3, [sp, #28]
 8005b72:	4607      	mov	r7, r0
 8005b74:	9b04      	ldr	r3, [sp, #16]
 8005b76:	4621      	mov	r1, r4
 8005b78:	3b01      	subs	r3, #1
 8005b7a:	4628      	mov	r0, r5
 8005b7c:	9302      	str	r3, [sp, #8]
 8005b7e:	f7ff faeb 	bl	8005158 <quorem>
 8005b82:	4603      	mov	r3, r0
 8005b84:	3330      	adds	r3, #48	; 0x30
 8005b86:	9005      	str	r0, [sp, #20]
 8005b88:	4649      	mov	r1, r9
 8005b8a:	4628      	mov	r0, r5
 8005b8c:	9309      	str	r3, [sp, #36]	; 0x24
 8005b8e:	f000 fd99 	bl	80066c4 <__mcmp>
 8005b92:	463a      	mov	r2, r7
 8005b94:	4682      	mov	sl, r0
 8005b96:	4621      	mov	r1, r4
 8005b98:	4630      	mov	r0, r6
 8005b9a:	f000 fdaf 	bl	80066fc <__mdiff>
 8005b9e:	68c2      	ldr	r2, [r0, #12]
 8005ba0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ba2:	4680      	mov	r8, r0
 8005ba4:	bb0a      	cbnz	r2, 8005bea <_dtoa_r+0x97a>
 8005ba6:	4601      	mov	r1, r0
 8005ba8:	4628      	mov	r0, r5
 8005baa:	f000 fd8b 	bl	80066c4 <__mcmp>
 8005bae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005bb0:	4602      	mov	r2, r0
 8005bb2:	4641      	mov	r1, r8
 8005bb4:	4630      	mov	r0, r6
 8005bb6:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 8005bba:	f000 fb41 	bl	8006240 <_Bfree>
 8005bbe:	9b06      	ldr	r3, [sp, #24]
 8005bc0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005bc2:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8005bc6:	ea43 0102 	orr.w	r1, r3, r2
 8005bca:	9b07      	ldr	r3, [sp, #28]
 8005bcc:	430b      	orrs	r3, r1
 8005bce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005bd0:	d10d      	bne.n	8005bee <_dtoa_r+0x97e>
 8005bd2:	2b39      	cmp	r3, #57	; 0x39
 8005bd4:	d029      	beq.n	8005c2a <_dtoa_r+0x9ba>
 8005bd6:	f1ba 0f00 	cmp.w	sl, #0
 8005bda:	dd01      	ble.n	8005be0 <_dtoa_r+0x970>
 8005bdc:	9b05      	ldr	r3, [sp, #20]
 8005bde:	3331      	adds	r3, #49	; 0x31
 8005be0:	9a02      	ldr	r2, [sp, #8]
 8005be2:	7013      	strb	r3, [r2, #0]
 8005be4:	e774      	b.n	8005ad0 <_dtoa_r+0x860>
 8005be6:	4638      	mov	r0, r7
 8005be8:	e7b8      	b.n	8005b5c <_dtoa_r+0x8ec>
 8005bea:	2201      	movs	r2, #1
 8005bec:	e7e1      	b.n	8005bb2 <_dtoa_r+0x942>
 8005bee:	f1ba 0f00 	cmp.w	sl, #0
 8005bf2:	db06      	blt.n	8005c02 <_dtoa_r+0x992>
 8005bf4:	9906      	ldr	r1, [sp, #24]
 8005bf6:	ea41 0a0a 	orr.w	sl, r1, sl
 8005bfa:	9907      	ldr	r1, [sp, #28]
 8005bfc:	ea5a 0101 	orrs.w	r1, sl, r1
 8005c00:	d120      	bne.n	8005c44 <_dtoa_r+0x9d4>
 8005c02:	2a00      	cmp	r2, #0
 8005c04:	ddec      	ble.n	8005be0 <_dtoa_r+0x970>
 8005c06:	4629      	mov	r1, r5
 8005c08:	2201      	movs	r2, #1
 8005c0a:	4630      	mov	r0, r6
 8005c0c:	9304      	str	r3, [sp, #16]
 8005c0e:	f000 fce9 	bl	80065e4 <__lshift>
 8005c12:	4621      	mov	r1, r4
 8005c14:	4605      	mov	r5, r0
 8005c16:	f000 fd55 	bl	80066c4 <__mcmp>
 8005c1a:	2800      	cmp	r0, #0
 8005c1c:	9b04      	ldr	r3, [sp, #16]
 8005c1e:	dc02      	bgt.n	8005c26 <_dtoa_r+0x9b6>
 8005c20:	d1de      	bne.n	8005be0 <_dtoa_r+0x970>
 8005c22:	07da      	lsls	r2, r3, #31
 8005c24:	d5dc      	bpl.n	8005be0 <_dtoa_r+0x970>
 8005c26:	2b39      	cmp	r3, #57	; 0x39
 8005c28:	d1d8      	bne.n	8005bdc <_dtoa_r+0x96c>
 8005c2a:	9a02      	ldr	r2, [sp, #8]
 8005c2c:	2339      	movs	r3, #57	; 0x39
 8005c2e:	7013      	strb	r3, [r2, #0]
 8005c30:	4643      	mov	r3, r8
 8005c32:	4698      	mov	r8, r3
 8005c34:	3b01      	subs	r3, #1
 8005c36:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8005c3a:	2a39      	cmp	r2, #57	; 0x39
 8005c3c:	d051      	beq.n	8005ce2 <_dtoa_r+0xa72>
 8005c3e:	3201      	adds	r2, #1
 8005c40:	701a      	strb	r2, [r3, #0]
 8005c42:	e745      	b.n	8005ad0 <_dtoa_r+0x860>
 8005c44:	2a00      	cmp	r2, #0
 8005c46:	dd03      	ble.n	8005c50 <_dtoa_r+0x9e0>
 8005c48:	2b39      	cmp	r3, #57	; 0x39
 8005c4a:	d0ee      	beq.n	8005c2a <_dtoa_r+0x9ba>
 8005c4c:	3301      	adds	r3, #1
 8005c4e:	e7c7      	b.n	8005be0 <_dtoa_r+0x970>
 8005c50:	9a04      	ldr	r2, [sp, #16]
 8005c52:	9908      	ldr	r1, [sp, #32]
 8005c54:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005c58:	428a      	cmp	r2, r1
 8005c5a:	d02b      	beq.n	8005cb4 <_dtoa_r+0xa44>
 8005c5c:	4629      	mov	r1, r5
 8005c5e:	2300      	movs	r3, #0
 8005c60:	220a      	movs	r2, #10
 8005c62:	4630      	mov	r0, r6
 8005c64:	f000 fb0e 	bl	8006284 <__multadd>
 8005c68:	45b9      	cmp	r9, r7
 8005c6a:	4605      	mov	r5, r0
 8005c6c:	f04f 0300 	mov.w	r3, #0
 8005c70:	f04f 020a 	mov.w	r2, #10
 8005c74:	4649      	mov	r1, r9
 8005c76:	4630      	mov	r0, r6
 8005c78:	d107      	bne.n	8005c8a <_dtoa_r+0xa1a>
 8005c7a:	f000 fb03 	bl	8006284 <__multadd>
 8005c7e:	4681      	mov	r9, r0
 8005c80:	4607      	mov	r7, r0
 8005c82:	9b04      	ldr	r3, [sp, #16]
 8005c84:	3301      	adds	r3, #1
 8005c86:	9304      	str	r3, [sp, #16]
 8005c88:	e774      	b.n	8005b74 <_dtoa_r+0x904>
 8005c8a:	f000 fafb 	bl	8006284 <__multadd>
 8005c8e:	4639      	mov	r1, r7
 8005c90:	4681      	mov	r9, r0
 8005c92:	2300      	movs	r3, #0
 8005c94:	220a      	movs	r2, #10
 8005c96:	4630      	mov	r0, r6
 8005c98:	f000 faf4 	bl	8006284 <__multadd>
 8005c9c:	4607      	mov	r7, r0
 8005c9e:	e7f0      	b.n	8005c82 <_dtoa_r+0xa12>
 8005ca0:	f1ba 0f00 	cmp.w	sl, #0
 8005ca4:	9a01      	ldr	r2, [sp, #4]
 8005ca6:	bfcc      	ite	gt
 8005ca8:	46d0      	movgt	r8, sl
 8005caa:	f04f 0801 	movle.w	r8, #1
 8005cae:	4490      	add	r8, r2
 8005cb0:	f04f 0900 	mov.w	r9, #0
 8005cb4:	4629      	mov	r1, r5
 8005cb6:	2201      	movs	r2, #1
 8005cb8:	4630      	mov	r0, r6
 8005cba:	9302      	str	r3, [sp, #8]
 8005cbc:	f000 fc92 	bl	80065e4 <__lshift>
 8005cc0:	4621      	mov	r1, r4
 8005cc2:	4605      	mov	r5, r0
 8005cc4:	f000 fcfe 	bl	80066c4 <__mcmp>
 8005cc8:	2800      	cmp	r0, #0
 8005cca:	dcb1      	bgt.n	8005c30 <_dtoa_r+0x9c0>
 8005ccc:	d102      	bne.n	8005cd4 <_dtoa_r+0xa64>
 8005cce:	9b02      	ldr	r3, [sp, #8]
 8005cd0:	07db      	lsls	r3, r3, #31
 8005cd2:	d4ad      	bmi.n	8005c30 <_dtoa_r+0x9c0>
 8005cd4:	4643      	mov	r3, r8
 8005cd6:	4698      	mov	r8, r3
 8005cd8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005cdc:	2a30      	cmp	r2, #48	; 0x30
 8005cde:	d0fa      	beq.n	8005cd6 <_dtoa_r+0xa66>
 8005ce0:	e6f6      	b.n	8005ad0 <_dtoa_r+0x860>
 8005ce2:	9a01      	ldr	r2, [sp, #4]
 8005ce4:	429a      	cmp	r2, r3
 8005ce6:	d1a4      	bne.n	8005c32 <_dtoa_r+0x9c2>
 8005ce8:	f10b 0b01 	add.w	fp, fp, #1
 8005cec:	2331      	movs	r3, #49	; 0x31
 8005cee:	e778      	b.n	8005be2 <_dtoa_r+0x972>
 8005cf0:	4b14      	ldr	r3, [pc, #80]	; (8005d44 <_dtoa_r+0xad4>)
 8005cf2:	f7ff bb27 	b.w	8005344 <_dtoa_r+0xd4>
 8005cf6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	f47f ab03 	bne.w	8005304 <_dtoa_r+0x94>
 8005cfe:	4b12      	ldr	r3, [pc, #72]	; (8005d48 <_dtoa_r+0xad8>)
 8005d00:	f7ff bb20 	b.w	8005344 <_dtoa_r+0xd4>
 8005d04:	f1ba 0f00 	cmp.w	sl, #0
 8005d08:	dc03      	bgt.n	8005d12 <_dtoa_r+0xaa2>
 8005d0a:	9b06      	ldr	r3, [sp, #24]
 8005d0c:	2b02      	cmp	r3, #2
 8005d0e:	f73f aec7 	bgt.w	8005aa0 <_dtoa_r+0x830>
 8005d12:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8005d16:	4621      	mov	r1, r4
 8005d18:	4628      	mov	r0, r5
 8005d1a:	f7ff fa1d 	bl	8005158 <quorem>
 8005d1e:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8005d22:	f808 3b01 	strb.w	r3, [r8], #1
 8005d26:	9a01      	ldr	r2, [sp, #4]
 8005d28:	eba8 0202 	sub.w	r2, r8, r2
 8005d2c:	4592      	cmp	sl, r2
 8005d2e:	ddb7      	ble.n	8005ca0 <_dtoa_r+0xa30>
 8005d30:	4629      	mov	r1, r5
 8005d32:	2300      	movs	r3, #0
 8005d34:	220a      	movs	r2, #10
 8005d36:	4630      	mov	r0, r6
 8005d38:	f000 faa4 	bl	8006284 <__multadd>
 8005d3c:	4605      	mov	r5, r0
 8005d3e:	e7ea      	b.n	8005d16 <_dtoa_r+0xaa6>
 8005d40:	080072cf 	.word	0x080072cf
 8005d44:	0800722c 	.word	0x0800722c
 8005d48:	08007250 	.word	0x08007250

08005d4c <__sflush_r>:
 8005d4c:	898a      	ldrh	r2, [r1, #12]
 8005d4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d52:	4605      	mov	r5, r0
 8005d54:	0710      	lsls	r0, r2, #28
 8005d56:	460c      	mov	r4, r1
 8005d58:	d458      	bmi.n	8005e0c <__sflush_r+0xc0>
 8005d5a:	684b      	ldr	r3, [r1, #4]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	dc05      	bgt.n	8005d6c <__sflush_r+0x20>
 8005d60:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	dc02      	bgt.n	8005d6c <__sflush_r+0x20>
 8005d66:	2000      	movs	r0, #0
 8005d68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005d6c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005d6e:	2e00      	cmp	r6, #0
 8005d70:	d0f9      	beq.n	8005d66 <__sflush_r+0x1a>
 8005d72:	2300      	movs	r3, #0
 8005d74:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005d78:	682f      	ldr	r7, [r5, #0]
 8005d7a:	602b      	str	r3, [r5, #0]
 8005d7c:	d032      	beq.n	8005de4 <__sflush_r+0x98>
 8005d7e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005d80:	89a3      	ldrh	r3, [r4, #12]
 8005d82:	075a      	lsls	r2, r3, #29
 8005d84:	d505      	bpl.n	8005d92 <__sflush_r+0x46>
 8005d86:	6863      	ldr	r3, [r4, #4]
 8005d88:	1ac0      	subs	r0, r0, r3
 8005d8a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005d8c:	b10b      	cbz	r3, 8005d92 <__sflush_r+0x46>
 8005d8e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005d90:	1ac0      	subs	r0, r0, r3
 8005d92:	2300      	movs	r3, #0
 8005d94:	4602      	mov	r2, r0
 8005d96:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005d98:	6a21      	ldr	r1, [r4, #32]
 8005d9a:	4628      	mov	r0, r5
 8005d9c:	47b0      	blx	r6
 8005d9e:	1c43      	adds	r3, r0, #1
 8005da0:	89a3      	ldrh	r3, [r4, #12]
 8005da2:	d106      	bne.n	8005db2 <__sflush_r+0x66>
 8005da4:	6829      	ldr	r1, [r5, #0]
 8005da6:	291d      	cmp	r1, #29
 8005da8:	d82c      	bhi.n	8005e04 <__sflush_r+0xb8>
 8005daa:	4a2a      	ldr	r2, [pc, #168]	; (8005e54 <__sflush_r+0x108>)
 8005dac:	40ca      	lsrs	r2, r1
 8005dae:	07d6      	lsls	r6, r2, #31
 8005db0:	d528      	bpl.n	8005e04 <__sflush_r+0xb8>
 8005db2:	2200      	movs	r2, #0
 8005db4:	6062      	str	r2, [r4, #4]
 8005db6:	04d9      	lsls	r1, r3, #19
 8005db8:	6922      	ldr	r2, [r4, #16]
 8005dba:	6022      	str	r2, [r4, #0]
 8005dbc:	d504      	bpl.n	8005dc8 <__sflush_r+0x7c>
 8005dbe:	1c42      	adds	r2, r0, #1
 8005dc0:	d101      	bne.n	8005dc6 <__sflush_r+0x7a>
 8005dc2:	682b      	ldr	r3, [r5, #0]
 8005dc4:	b903      	cbnz	r3, 8005dc8 <__sflush_r+0x7c>
 8005dc6:	6560      	str	r0, [r4, #84]	; 0x54
 8005dc8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005dca:	602f      	str	r7, [r5, #0]
 8005dcc:	2900      	cmp	r1, #0
 8005dce:	d0ca      	beq.n	8005d66 <__sflush_r+0x1a>
 8005dd0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005dd4:	4299      	cmp	r1, r3
 8005dd6:	d002      	beq.n	8005dde <__sflush_r+0x92>
 8005dd8:	4628      	mov	r0, r5
 8005dda:	f000 fd8b 	bl	80068f4 <_free_r>
 8005dde:	2000      	movs	r0, #0
 8005de0:	6360      	str	r0, [r4, #52]	; 0x34
 8005de2:	e7c1      	b.n	8005d68 <__sflush_r+0x1c>
 8005de4:	6a21      	ldr	r1, [r4, #32]
 8005de6:	2301      	movs	r3, #1
 8005de8:	4628      	mov	r0, r5
 8005dea:	47b0      	blx	r6
 8005dec:	1c41      	adds	r1, r0, #1
 8005dee:	d1c7      	bne.n	8005d80 <__sflush_r+0x34>
 8005df0:	682b      	ldr	r3, [r5, #0]
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d0c4      	beq.n	8005d80 <__sflush_r+0x34>
 8005df6:	2b1d      	cmp	r3, #29
 8005df8:	d001      	beq.n	8005dfe <__sflush_r+0xb2>
 8005dfa:	2b16      	cmp	r3, #22
 8005dfc:	d101      	bne.n	8005e02 <__sflush_r+0xb6>
 8005dfe:	602f      	str	r7, [r5, #0]
 8005e00:	e7b1      	b.n	8005d66 <__sflush_r+0x1a>
 8005e02:	89a3      	ldrh	r3, [r4, #12]
 8005e04:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005e08:	81a3      	strh	r3, [r4, #12]
 8005e0a:	e7ad      	b.n	8005d68 <__sflush_r+0x1c>
 8005e0c:	690f      	ldr	r7, [r1, #16]
 8005e0e:	2f00      	cmp	r7, #0
 8005e10:	d0a9      	beq.n	8005d66 <__sflush_r+0x1a>
 8005e12:	0793      	lsls	r3, r2, #30
 8005e14:	680e      	ldr	r6, [r1, #0]
 8005e16:	bf08      	it	eq
 8005e18:	694b      	ldreq	r3, [r1, #20]
 8005e1a:	600f      	str	r7, [r1, #0]
 8005e1c:	bf18      	it	ne
 8005e1e:	2300      	movne	r3, #0
 8005e20:	eba6 0807 	sub.w	r8, r6, r7
 8005e24:	608b      	str	r3, [r1, #8]
 8005e26:	f1b8 0f00 	cmp.w	r8, #0
 8005e2a:	dd9c      	ble.n	8005d66 <__sflush_r+0x1a>
 8005e2c:	6a21      	ldr	r1, [r4, #32]
 8005e2e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005e30:	4643      	mov	r3, r8
 8005e32:	463a      	mov	r2, r7
 8005e34:	4628      	mov	r0, r5
 8005e36:	47b0      	blx	r6
 8005e38:	2800      	cmp	r0, #0
 8005e3a:	dc06      	bgt.n	8005e4a <__sflush_r+0xfe>
 8005e3c:	89a3      	ldrh	r3, [r4, #12]
 8005e3e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005e42:	81a3      	strh	r3, [r4, #12]
 8005e44:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005e48:	e78e      	b.n	8005d68 <__sflush_r+0x1c>
 8005e4a:	4407      	add	r7, r0
 8005e4c:	eba8 0800 	sub.w	r8, r8, r0
 8005e50:	e7e9      	b.n	8005e26 <__sflush_r+0xda>
 8005e52:	bf00      	nop
 8005e54:	20400001 	.word	0x20400001

08005e58 <_fflush_r>:
 8005e58:	b538      	push	{r3, r4, r5, lr}
 8005e5a:	690b      	ldr	r3, [r1, #16]
 8005e5c:	4605      	mov	r5, r0
 8005e5e:	460c      	mov	r4, r1
 8005e60:	b913      	cbnz	r3, 8005e68 <_fflush_r+0x10>
 8005e62:	2500      	movs	r5, #0
 8005e64:	4628      	mov	r0, r5
 8005e66:	bd38      	pop	{r3, r4, r5, pc}
 8005e68:	b118      	cbz	r0, 8005e72 <_fflush_r+0x1a>
 8005e6a:	6983      	ldr	r3, [r0, #24]
 8005e6c:	b90b      	cbnz	r3, 8005e72 <_fflush_r+0x1a>
 8005e6e:	f000 f887 	bl	8005f80 <__sinit>
 8005e72:	4b14      	ldr	r3, [pc, #80]	; (8005ec4 <_fflush_r+0x6c>)
 8005e74:	429c      	cmp	r4, r3
 8005e76:	d11b      	bne.n	8005eb0 <_fflush_r+0x58>
 8005e78:	686c      	ldr	r4, [r5, #4]
 8005e7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d0ef      	beq.n	8005e62 <_fflush_r+0xa>
 8005e82:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005e84:	07d0      	lsls	r0, r2, #31
 8005e86:	d404      	bmi.n	8005e92 <_fflush_r+0x3a>
 8005e88:	0599      	lsls	r1, r3, #22
 8005e8a:	d402      	bmi.n	8005e92 <_fflush_r+0x3a>
 8005e8c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005e8e:	f000 f91a 	bl	80060c6 <__retarget_lock_acquire_recursive>
 8005e92:	4628      	mov	r0, r5
 8005e94:	4621      	mov	r1, r4
 8005e96:	f7ff ff59 	bl	8005d4c <__sflush_r>
 8005e9a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005e9c:	07da      	lsls	r2, r3, #31
 8005e9e:	4605      	mov	r5, r0
 8005ea0:	d4e0      	bmi.n	8005e64 <_fflush_r+0xc>
 8005ea2:	89a3      	ldrh	r3, [r4, #12]
 8005ea4:	059b      	lsls	r3, r3, #22
 8005ea6:	d4dd      	bmi.n	8005e64 <_fflush_r+0xc>
 8005ea8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005eaa:	f000 f90d 	bl	80060c8 <__retarget_lock_release_recursive>
 8005eae:	e7d9      	b.n	8005e64 <_fflush_r+0xc>
 8005eb0:	4b05      	ldr	r3, [pc, #20]	; (8005ec8 <_fflush_r+0x70>)
 8005eb2:	429c      	cmp	r4, r3
 8005eb4:	d101      	bne.n	8005eba <_fflush_r+0x62>
 8005eb6:	68ac      	ldr	r4, [r5, #8]
 8005eb8:	e7df      	b.n	8005e7a <_fflush_r+0x22>
 8005eba:	4b04      	ldr	r3, [pc, #16]	; (8005ecc <_fflush_r+0x74>)
 8005ebc:	429c      	cmp	r4, r3
 8005ebe:	bf08      	it	eq
 8005ec0:	68ec      	ldreq	r4, [r5, #12]
 8005ec2:	e7da      	b.n	8005e7a <_fflush_r+0x22>
 8005ec4:	08007300 	.word	0x08007300
 8005ec8:	08007320 	.word	0x08007320
 8005ecc:	080072e0 	.word	0x080072e0

08005ed0 <std>:
 8005ed0:	2300      	movs	r3, #0
 8005ed2:	b510      	push	{r4, lr}
 8005ed4:	4604      	mov	r4, r0
 8005ed6:	e9c0 3300 	strd	r3, r3, [r0]
 8005eda:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005ede:	6083      	str	r3, [r0, #8]
 8005ee0:	8181      	strh	r1, [r0, #12]
 8005ee2:	6643      	str	r3, [r0, #100]	; 0x64
 8005ee4:	81c2      	strh	r2, [r0, #14]
 8005ee6:	6183      	str	r3, [r0, #24]
 8005ee8:	4619      	mov	r1, r3
 8005eea:	2208      	movs	r2, #8
 8005eec:	305c      	adds	r0, #92	; 0x5c
 8005eee:	f7fe fc09 	bl	8004704 <memset>
 8005ef2:	4b05      	ldr	r3, [pc, #20]	; (8005f08 <std+0x38>)
 8005ef4:	6263      	str	r3, [r4, #36]	; 0x24
 8005ef6:	4b05      	ldr	r3, [pc, #20]	; (8005f0c <std+0x3c>)
 8005ef8:	62a3      	str	r3, [r4, #40]	; 0x28
 8005efa:	4b05      	ldr	r3, [pc, #20]	; (8005f10 <std+0x40>)
 8005efc:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005efe:	4b05      	ldr	r3, [pc, #20]	; (8005f14 <std+0x44>)
 8005f00:	6224      	str	r4, [r4, #32]
 8005f02:	6323      	str	r3, [r4, #48]	; 0x30
 8005f04:	bd10      	pop	{r4, pc}
 8005f06:	bf00      	nop
 8005f08:	08006d89 	.word	0x08006d89
 8005f0c:	08006dab 	.word	0x08006dab
 8005f10:	08006de3 	.word	0x08006de3
 8005f14:	08006e07 	.word	0x08006e07

08005f18 <_cleanup_r>:
 8005f18:	4901      	ldr	r1, [pc, #4]	; (8005f20 <_cleanup_r+0x8>)
 8005f1a:	f000 b8af 	b.w	800607c <_fwalk_reent>
 8005f1e:	bf00      	nop
 8005f20:	08005e59 	.word	0x08005e59

08005f24 <__sfmoreglue>:
 8005f24:	b570      	push	{r4, r5, r6, lr}
 8005f26:	2268      	movs	r2, #104	; 0x68
 8005f28:	1e4d      	subs	r5, r1, #1
 8005f2a:	4355      	muls	r5, r2
 8005f2c:	460e      	mov	r6, r1
 8005f2e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005f32:	f000 fd4b 	bl	80069cc <_malloc_r>
 8005f36:	4604      	mov	r4, r0
 8005f38:	b140      	cbz	r0, 8005f4c <__sfmoreglue+0x28>
 8005f3a:	2100      	movs	r1, #0
 8005f3c:	e9c0 1600 	strd	r1, r6, [r0]
 8005f40:	300c      	adds	r0, #12
 8005f42:	60a0      	str	r0, [r4, #8]
 8005f44:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005f48:	f7fe fbdc 	bl	8004704 <memset>
 8005f4c:	4620      	mov	r0, r4
 8005f4e:	bd70      	pop	{r4, r5, r6, pc}

08005f50 <__sfp_lock_acquire>:
 8005f50:	4801      	ldr	r0, [pc, #4]	; (8005f58 <__sfp_lock_acquire+0x8>)
 8005f52:	f000 b8b8 	b.w	80060c6 <__retarget_lock_acquire_recursive>
 8005f56:	bf00      	nop
 8005f58:	20000559 	.word	0x20000559

08005f5c <__sfp_lock_release>:
 8005f5c:	4801      	ldr	r0, [pc, #4]	; (8005f64 <__sfp_lock_release+0x8>)
 8005f5e:	f000 b8b3 	b.w	80060c8 <__retarget_lock_release_recursive>
 8005f62:	bf00      	nop
 8005f64:	20000559 	.word	0x20000559

08005f68 <__sinit_lock_acquire>:
 8005f68:	4801      	ldr	r0, [pc, #4]	; (8005f70 <__sinit_lock_acquire+0x8>)
 8005f6a:	f000 b8ac 	b.w	80060c6 <__retarget_lock_acquire_recursive>
 8005f6e:	bf00      	nop
 8005f70:	2000055a 	.word	0x2000055a

08005f74 <__sinit_lock_release>:
 8005f74:	4801      	ldr	r0, [pc, #4]	; (8005f7c <__sinit_lock_release+0x8>)
 8005f76:	f000 b8a7 	b.w	80060c8 <__retarget_lock_release_recursive>
 8005f7a:	bf00      	nop
 8005f7c:	2000055a 	.word	0x2000055a

08005f80 <__sinit>:
 8005f80:	b510      	push	{r4, lr}
 8005f82:	4604      	mov	r4, r0
 8005f84:	f7ff fff0 	bl	8005f68 <__sinit_lock_acquire>
 8005f88:	69a3      	ldr	r3, [r4, #24]
 8005f8a:	b11b      	cbz	r3, 8005f94 <__sinit+0x14>
 8005f8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f90:	f7ff bff0 	b.w	8005f74 <__sinit_lock_release>
 8005f94:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005f98:	6523      	str	r3, [r4, #80]	; 0x50
 8005f9a:	4b13      	ldr	r3, [pc, #76]	; (8005fe8 <__sinit+0x68>)
 8005f9c:	4a13      	ldr	r2, [pc, #76]	; (8005fec <__sinit+0x6c>)
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	62a2      	str	r2, [r4, #40]	; 0x28
 8005fa2:	42a3      	cmp	r3, r4
 8005fa4:	bf04      	itt	eq
 8005fa6:	2301      	moveq	r3, #1
 8005fa8:	61a3      	streq	r3, [r4, #24]
 8005faa:	4620      	mov	r0, r4
 8005fac:	f000 f820 	bl	8005ff0 <__sfp>
 8005fb0:	6060      	str	r0, [r4, #4]
 8005fb2:	4620      	mov	r0, r4
 8005fb4:	f000 f81c 	bl	8005ff0 <__sfp>
 8005fb8:	60a0      	str	r0, [r4, #8]
 8005fba:	4620      	mov	r0, r4
 8005fbc:	f000 f818 	bl	8005ff0 <__sfp>
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	60e0      	str	r0, [r4, #12]
 8005fc4:	2104      	movs	r1, #4
 8005fc6:	6860      	ldr	r0, [r4, #4]
 8005fc8:	f7ff ff82 	bl	8005ed0 <std>
 8005fcc:	68a0      	ldr	r0, [r4, #8]
 8005fce:	2201      	movs	r2, #1
 8005fd0:	2109      	movs	r1, #9
 8005fd2:	f7ff ff7d 	bl	8005ed0 <std>
 8005fd6:	68e0      	ldr	r0, [r4, #12]
 8005fd8:	2202      	movs	r2, #2
 8005fda:	2112      	movs	r1, #18
 8005fdc:	f7ff ff78 	bl	8005ed0 <std>
 8005fe0:	2301      	movs	r3, #1
 8005fe2:	61a3      	str	r3, [r4, #24]
 8005fe4:	e7d2      	b.n	8005f8c <__sinit+0xc>
 8005fe6:	bf00      	nop
 8005fe8:	08007218 	.word	0x08007218
 8005fec:	08005f19 	.word	0x08005f19

08005ff0 <__sfp>:
 8005ff0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ff2:	4607      	mov	r7, r0
 8005ff4:	f7ff ffac 	bl	8005f50 <__sfp_lock_acquire>
 8005ff8:	4b1e      	ldr	r3, [pc, #120]	; (8006074 <__sfp+0x84>)
 8005ffa:	681e      	ldr	r6, [r3, #0]
 8005ffc:	69b3      	ldr	r3, [r6, #24]
 8005ffe:	b913      	cbnz	r3, 8006006 <__sfp+0x16>
 8006000:	4630      	mov	r0, r6
 8006002:	f7ff ffbd 	bl	8005f80 <__sinit>
 8006006:	3648      	adds	r6, #72	; 0x48
 8006008:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800600c:	3b01      	subs	r3, #1
 800600e:	d503      	bpl.n	8006018 <__sfp+0x28>
 8006010:	6833      	ldr	r3, [r6, #0]
 8006012:	b30b      	cbz	r3, 8006058 <__sfp+0x68>
 8006014:	6836      	ldr	r6, [r6, #0]
 8006016:	e7f7      	b.n	8006008 <__sfp+0x18>
 8006018:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800601c:	b9d5      	cbnz	r5, 8006054 <__sfp+0x64>
 800601e:	4b16      	ldr	r3, [pc, #88]	; (8006078 <__sfp+0x88>)
 8006020:	60e3      	str	r3, [r4, #12]
 8006022:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006026:	6665      	str	r5, [r4, #100]	; 0x64
 8006028:	f000 f84c 	bl	80060c4 <__retarget_lock_init_recursive>
 800602c:	f7ff ff96 	bl	8005f5c <__sfp_lock_release>
 8006030:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006034:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006038:	6025      	str	r5, [r4, #0]
 800603a:	61a5      	str	r5, [r4, #24]
 800603c:	2208      	movs	r2, #8
 800603e:	4629      	mov	r1, r5
 8006040:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006044:	f7fe fb5e 	bl	8004704 <memset>
 8006048:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800604c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006050:	4620      	mov	r0, r4
 8006052:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006054:	3468      	adds	r4, #104	; 0x68
 8006056:	e7d9      	b.n	800600c <__sfp+0x1c>
 8006058:	2104      	movs	r1, #4
 800605a:	4638      	mov	r0, r7
 800605c:	f7ff ff62 	bl	8005f24 <__sfmoreglue>
 8006060:	4604      	mov	r4, r0
 8006062:	6030      	str	r0, [r6, #0]
 8006064:	2800      	cmp	r0, #0
 8006066:	d1d5      	bne.n	8006014 <__sfp+0x24>
 8006068:	f7ff ff78 	bl	8005f5c <__sfp_lock_release>
 800606c:	230c      	movs	r3, #12
 800606e:	603b      	str	r3, [r7, #0]
 8006070:	e7ee      	b.n	8006050 <__sfp+0x60>
 8006072:	bf00      	nop
 8006074:	08007218 	.word	0x08007218
 8006078:	ffff0001 	.word	0xffff0001

0800607c <_fwalk_reent>:
 800607c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006080:	4606      	mov	r6, r0
 8006082:	4688      	mov	r8, r1
 8006084:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006088:	2700      	movs	r7, #0
 800608a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800608e:	f1b9 0901 	subs.w	r9, r9, #1
 8006092:	d505      	bpl.n	80060a0 <_fwalk_reent+0x24>
 8006094:	6824      	ldr	r4, [r4, #0]
 8006096:	2c00      	cmp	r4, #0
 8006098:	d1f7      	bne.n	800608a <_fwalk_reent+0xe>
 800609a:	4638      	mov	r0, r7
 800609c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80060a0:	89ab      	ldrh	r3, [r5, #12]
 80060a2:	2b01      	cmp	r3, #1
 80060a4:	d907      	bls.n	80060b6 <_fwalk_reent+0x3a>
 80060a6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80060aa:	3301      	adds	r3, #1
 80060ac:	d003      	beq.n	80060b6 <_fwalk_reent+0x3a>
 80060ae:	4629      	mov	r1, r5
 80060b0:	4630      	mov	r0, r6
 80060b2:	47c0      	blx	r8
 80060b4:	4307      	orrs	r7, r0
 80060b6:	3568      	adds	r5, #104	; 0x68
 80060b8:	e7e9      	b.n	800608e <_fwalk_reent+0x12>
	...

080060bc <_localeconv_r>:
 80060bc:	4800      	ldr	r0, [pc, #0]	; (80060c0 <_localeconv_r+0x4>)
 80060be:	4770      	bx	lr
 80060c0:	200002cc 	.word	0x200002cc

080060c4 <__retarget_lock_init_recursive>:
 80060c4:	4770      	bx	lr

080060c6 <__retarget_lock_acquire_recursive>:
 80060c6:	4770      	bx	lr

080060c8 <__retarget_lock_release_recursive>:
 80060c8:	4770      	bx	lr

080060ca <__swhatbuf_r>:
 80060ca:	b570      	push	{r4, r5, r6, lr}
 80060cc:	460e      	mov	r6, r1
 80060ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060d2:	2900      	cmp	r1, #0
 80060d4:	b096      	sub	sp, #88	; 0x58
 80060d6:	4614      	mov	r4, r2
 80060d8:	461d      	mov	r5, r3
 80060da:	da08      	bge.n	80060ee <__swhatbuf_r+0x24>
 80060dc:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80060e0:	2200      	movs	r2, #0
 80060e2:	602a      	str	r2, [r5, #0]
 80060e4:	061a      	lsls	r2, r3, #24
 80060e6:	d410      	bmi.n	800610a <__swhatbuf_r+0x40>
 80060e8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80060ec:	e00e      	b.n	800610c <__swhatbuf_r+0x42>
 80060ee:	466a      	mov	r2, sp
 80060f0:	f000 ffa0 	bl	8007034 <_fstat_r>
 80060f4:	2800      	cmp	r0, #0
 80060f6:	dbf1      	blt.n	80060dc <__swhatbuf_r+0x12>
 80060f8:	9a01      	ldr	r2, [sp, #4]
 80060fa:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80060fe:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006102:	425a      	negs	r2, r3
 8006104:	415a      	adcs	r2, r3
 8006106:	602a      	str	r2, [r5, #0]
 8006108:	e7ee      	b.n	80060e8 <__swhatbuf_r+0x1e>
 800610a:	2340      	movs	r3, #64	; 0x40
 800610c:	2000      	movs	r0, #0
 800610e:	6023      	str	r3, [r4, #0]
 8006110:	b016      	add	sp, #88	; 0x58
 8006112:	bd70      	pop	{r4, r5, r6, pc}

08006114 <__smakebuf_r>:
 8006114:	898b      	ldrh	r3, [r1, #12]
 8006116:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006118:	079d      	lsls	r5, r3, #30
 800611a:	4606      	mov	r6, r0
 800611c:	460c      	mov	r4, r1
 800611e:	d507      	bpl.n	8006130 <__smakebuf_r+0x1c>
 8006120:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006124:	6023      	str	r3, [r4, #0]
 8006126:	6123      	str	r3, [r4, #16]
 8006128:	2301      	movs	r3, #1
 800612a:	6163      	str	r3, [r4, #20]
 800612c:	b002      	add	sp, #8
 800612e:	bd70      	pop	{r4, r5, r6, pc}
 8006130:	ab01      	add	r3, sp, #4
 8006132:	466a      	mov	r2, sp
 8006134:	f7ff ffc9 	bl	80060ca <__swhatbuf_r>
 8006138:	9900      	ldr	r1, [sp, #0]
 800613a:	4605      	mov	r5, r0
 800613c:	4630      	mov	r0, r6
 800613e:	f000 fc45 	bl	80069cc <_malloc_r>
 8006142:	b948      	cbnz	r0, 8006158 <__smakebuf_r+0x44>
 8006144:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006148:	059a      	lsls	r2, r3, #22
 800614a:	d4ef      	bmi.n	800612c <__smakebuf_r+0x18>
 800614c:	f023 0303 	bic.w	r3, r3, #3
 8006150:	f043 0302 	orr.w	r3, r3, #2
 8006154:	81a3      	strh	r3, [r4, #12]
 8006156:	e7e3      	b.n	8006120 <__smakebuf_r+0xc>
 8006158:	4b0d      	ldr	r3, [pc, #52]	; (8006190 <__smakebuf_r+0x7c>)
 800615a:	62b3      	str	r3, [r6, #40]	; 0x28
 800615c:	89a3      	ldrh	r3, [r4, #12]
 800615e:	6020      	str	r0, [r4, #0]
 8006160:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006164:	81a3      	strh	r3, [r4, #12]
 8006166:	9b00      	ldr	r3, [sp, #0]
 8006168:	6163      	str	r3, [r4, #20]
 800616a:	9b01      	ldr	r3, [sp, #4]
 800616c:	6120      	str	r0, [r4, #16]
 800616e:	b15b      	cbz	r3, 8006188 <__smakebuf_r+0x74>
 8006170:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006174:	4630      	mov	r0, r6
 8006176:	f000 ff6f 	bl	8007058 <_isatty_r>
 800617a:	b128      	cbz	r0, 8006188 <__smakebuf_r+0x74>
 800617c:	89a3      	ldrh	r3, [r4, #12]
 800617e:	f023 0303 	bic.w	r3, r3, #3
 8006182:	f043 0301 	orr.w	r3, r3, #1
 8006186:	81a3      	strh	r3, [r4, #12]
 8006188:	89a0      	ldrh	r0, [r4, #12]
 800618a:	4305      	orrs	r5, r0
 800618c:	81a5      	strh	r5, [r4, #12]
 800618e:	e7cd      	b.n	800612c <__smakebuf_r+0x18>
 8006190:	08005f19 	.word	0x08005f19

08006194 <malloc>:
 8006194:	4b02      	ldr	r3, [pc, #8]	; (80061a0 <malloc+0xc>)
 8006196:	4601      	mov	r1, r0
 8006198:	6818      	ldr	r0, [r3, #0]
 800619a:	f000 bc17 	b.w	80069cc <_malloc_r>
 800619e:	bf00      	nop
 80061a0:	20000178 	.word	0x20000178

080061a4 <memcpy>:
 80061a4:	440a      	add	r2, r1
 80061a6:	4291      	cmp	r1, r2
 80061a8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80061ac:	d100      	bne.n	80061b0 <memcpy+0xc>
 80061ae:	4770      	bx	lr
 80061b0:	b510      	push	{r4, lr}
 80061b2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80061b6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80061ba:	4291      	cmp	r1, r2
 80061bc:	d1f9      	bne.n	80061b2 <memcpy+0xe>
 80061be:	bd10      	pop	{r4, pc}

080061c0 <_Balloc>:
 80061c0:	b570      	push	{r4, r5, r6, lr}
 80061c2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80061c4:	4604      	mov	r4, r0
 80061c6:	460d      	mov	r5, r1
 80061c8:	b976      	cbnz	r6, 80061e8 <_Balloc+0x28>
 80061ca:	2010      	movs	r0, #16
 80061cc:	f7ff ffe2 	bl	8006194 <malloc>
 80061d0:	4602      	mov	r2, r0
 80061d2:	6260      	str	r0, [r4, #36]	; 0x24
 80061d4:	b920      	cbnz	r0, 80061e0 <_Balloc+0x20>
 80061d6:	4b18      	ldr	r3, [pc, #96]	; (8006238 <_Balloc+0x78>)
 80061d8:	4818      	ldr	r0, [pc, #96]	; (800623c <_Balloc+0x7c>)
 80061da:	2166      	movs	r1, #102	; 0x66
 80061dc:	f000 feea 	bl	8006fb4 <__assert_func>
 80061e0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80061e4:	6006      	str	r6, [r0, #0]
 80061e6:	60c6      	str	r6, [r0, #12]
 80061e8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80061ea:	68f3      	ldr	r3, [r6, #12]
 80061ec:	b183      	cbz	r3, 8006210 <_Balloc+0x50>
 80061ee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80061f0:	68db      	ldr	r3, [r3, #12]
 80061f2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80061f6:	b9b8      	cbnz	r0, 8006228 <_Balloc+0x68>
 80061f8:	2101      	movs	r1, #1
 80061fa:	fa01 f605 	lsl.w	r6, r1, r5
 80061fe:	1d72      	adds	r2, r6, #5
 8006200:	0092      	lsls	r2, r2, #2
 8006202:	4620      	mov	r0, r4
 8006204:	f000 fb60 	bl	80068c8 <_calloc_r>
 8006208:	b160      	cbz	r0, 8006224 <_Balloc+0x64>
 800620a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800620e:	e00e      	b.n	800622e <_Balloc+0x6e>
 8006210:	2221      	movs	r2, #33	; 0x21
 8006212:	2104      	movs	r1, #4
 8006214:	4620      	mov	r0, r4
 8006216:	f000 fb57 	bl	80068c8 <_calloc_r>
 800621a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800621c:	60f0      	str	r0, [r6, #12]
 800621e:	68db      	ldr	r3, [r3, #12]
 8006220:	2b00      	cmp	r3, #0
 8006222:	d1e4      	bne.n	80061ee <_Balloc+0x2e>
 8006224:	2000      	movs	r0, #0
 8006226:	bd70      	pop	{r4, r5, r6, pc}
 8006228:	6802      	ldr	r2, [r0, #0]
 800622a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800622e:	2300      	movs	r3, #0
 8006230:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006234:	e7f7      	b.n	8006226 <_Balloc+0x66>
 8006236:	bf00      	nop
 8006238:	0800725d 	.word	0x0800725d
 800623c:	08007340 	.word	0x08007340

08006240 <_Bfree>:
 8006240:	b570      	push	{r4, r5, r6, lr}
 8006242:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006244:	4605      	mov	r5, r0
 8006246:	460c      	mov	r4, r1
 8006248:	b976      	cbnz	r6, 8006268 <_Bfree+0x28>
 800624a:	2010      	movs	r0, #16
 800624c:	f7ff ffa2 	bl	8006194 <malloc>
 8006250:	4602      	mov	r2, r0
 8006252:	6268      	str	r0, [r5, #36]	; 0x24
 8006254:	b920      	cbnz	r0, 8006260 <_Bfree+0x20>
 8006256:	4b09      	ldr	r3, [pc, #36]	; (800627c <_Bfree+0x3c>)
 8006258:	4809      	ldr	r0, [pc, #36]	; (8006280 <_Bfree+0x40>)
 800625a:	218a      	movs	r1, #138	; 0x8a
 800625c:	f000 feaa 	bl	8006fb4 <__assert_func>
 8006260:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006264:	6006      	str	r6, [r0, #0]
 8006266:	60c6      	str	r6, [r0, #12]
 8006268:	b13c      	cbz	r4, 800627a <_Bfree+0x3a>
 800626a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800626c:	6862      	ldr	r2, [r4, #4]
 800626e:	68db      	ldr	r3, [r3, #12]
 8006270:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006274:	6021      	str	r1, [r4, #0]
 8006276:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800627a:	bd70      	pop	{r4, r5, r6, pc}
 800627c:	0800725d 	.word	0x0800725d
 8006280:	08007340 	.word	0x08007340

08006284 <__multadd>:
 8006284:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006288:	690d      	ldr	r5, [r1, #16]
 800628a:	4607      	mov	r7, r0
 800628c:	460c      	mov	r4, r1
 800628e:	461e      	mov	r6, r3
 8006290:	f101 0c14 	add.w	ip, r1, #20
 8006294:	2000      	movs	r0, #0
 8006296:	f8dc 3000 	ldr.w	r3, [ip]
 800629a:	b299      	uxth	r1, r3
 800629c:	fb02 6101 	mla	r1, r2, r1, r6
 80062a0:	0c1e      	lsrs	r6, r3, #16
 80062a2:	0c0b      	lsrs	r3, r1, #16
 80062a4:	fb02 3306 	mla	r3, r2, r6, r3
 80062a8:	b289      	uxth	r1, r1
 80062aa:	3001      	adds	r0, #1
 80062ac:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80062b0:	4285      	cmp	r5, r0
 80062b2:	f84c 1b04 	str.w	r1, [ip], #4
 80062b6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80062ba:	dcec      	bgt.n	8006296 <__multadd+0x12>
 80062bc:	b30e      	cbz	r6, 8006302 <__multadd+0x7e>
 80062be:	68a3      	ldr	r3, [r4, #8]
 80062c0:	42ab      	cmp	r3, r5
 80062c2:	dc19      	bgt.n	80062f8 <__multadd+0x74>
 80062c4:	6861      	ldr	r1, [r4, #4]
 80062c6:	4638      	mov	r0, r7
 80062c8:	3101      	adds	r1, #1
 80062ca:	f7ff ff79 	bl	80061c0 <_Balloc>
 80062ce:	4680      	mov	r8, r0
 80062d0:	b928      	cbnz	r0, 80062de <__multadd+0x5a>
 80062d2:	4602      	mov	r2, r0
 80062d4:	4b0c      	ldr	r3, [pc, #48]	; (8006308 <__multadd+0x84>)
 80062d6:	480d      	ldr	r0, [pc, #52]	; (800630c <__multadd+0x88>)
 80062d8:	21b5      	movs	r1, #181	; 0xb5
 80062da:	f000 fe6b 	bl	8006fb4 <__assert_func>
 80062de:	6922      	ldr	r2, [r4, #16]
 80062e0:	3202      	adds	r2, #2
 80062e2:	f104 010c 	add.w	r1, r4, #12
 80062e6:	0092      	lsls	r2, r2, #2
 80062e8:	300c      	adds	r0, #12
 80062ea:	f7ff ff5b 	bl	80061a4 <memcpy>
 80062ee:	4621      	mov	r1, r4
 80062f0:	4638      	mov	r0, r7
 80062f2:	f7ff ffa5 	bl	8006240 <_Bfree>
 80062f6:	4644      	mov	r4, r8
 80062f8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80062fc:	3501      	adds	r5, #1
 80062fe:	615e      	str	r6, [r3, #20]
 8006300:	6125      	str	r5, [r4, #16]
 8006302:	4620      	mov	r0, r4
 8006304:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006308:	080072cf 	.word	0x080072cf
 800630c:	08007340 	.word	0x08007340

08006310 <__hi0bits>:
 8006310:	0c03      	lsrs	r3, r0, #16
 8006312:	041b      	lsls	r3, r3, #16
 8006314:	b9d3      	cbnz	r3, 800634c <__hi0bits+0x3c>
 8006316:	0400      	lsls	r0, r0, #16
 8006318:	2310      	movs	r3, #16
 800631a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800631e:	bf04      	itt	eq
 8006320:	0200      	lsleq	r0, r0, #8
 8006322:	3308      	addeq	r3, #8
 8006324:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006328:	bf04      	itt	eq
 800632a:	0100      	lsleq	r0, r0, #4
 800632c:	3304      	addeq	r3, #4
 800632e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006332:	bf04      	itt	eq
 8006334:	0080      	lsleq	r0, r0, #2
 8006336:	3302      	addeq	r3, #2
 8006338:	2800      	cmp	r0, #0
 800633a:	db05      	blt.n	8006348 <__hi0bits+0x38>
 800633c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006340:	f103 0301 	add.w	r3, r3, #1
 8006344:	bf08      	it	eq
 8006346:	2320      	moveq	r3, #32
 8006348:	4618      	mov	r0, r3
 800634a:	4770      	bx	lr
 800634c:	2300      	movs	r3, #0
 800634e:	e7e4      	b.n	800631a <__hi0bits+0xa>

08006350 <__lo0bits>:
 8006350:	6803      	ldr	r3, [r0, #0]
 8006352:	f013 0207 	ands.w	r2, r3, #7
 8006356:	4601      	mov	r1, r0
 8006358:	d00b      	beq.n	8006372 <__lo0bits+0x22>
 800635a:	07da      	lsls	r2, r3, #31
 800635c:	d423      	bmi.n	80063a6 <__lo0bits+0x56>
 800635e:	0798      	lsls	r0, r3, #30
 8006360:	bf49      	itett	mi
 8006362:	085b      	lsrmi	r3, r3, #1
 8006364:	089b      	lsrpl	r3, r3, #2
 8006366:	2001      	movmi	r0, #1
 8006368:	600b      	strmi	r3, [r1, #0]
 800636a:	bf5c      	itt	pl
 800636c:	600b      	strpl	r3, [r1, #0]
 800636e:	2002      	movpl	r0, #2
 8006370:	4770      	bx	lr
 8006372:	b298      	uxth	r0, r3
 8006374:	b9a8      	cbnz	r0, 80063a2 <__lo0bits+0x52>
 8006376:	0c1b      	lsrs	r3, r3, #16
 8006378:	2010      	movs	r0, #16
 800637a:	b2da      	uxtb	r2, r3
 800637c:	b90a      	cbnz	r2, 8006382 <__lo0bits+0x32>
 800637e:	3008      	adds	r0, #8
 8006380:	0a1b      	lsrs	r3, r3, #8
 8006382:	071a      	lsls	r2, r3, #28
 8006384:	bf04      	itt	eq
 8006386:	091b      	lsreq	r3, r3, #4
 8006388:	3004      	addeq	r0, #4
 800638a:	079a      	lsls	r2, r3, #30
 800638c:	bf04      	itt	eq
 800638e:	089b      	lsreq	r3, r3, #2
 8006390:	3002      	addeq	r0, #2
 8006392:	07da      	lsls	r2, r3, #31
 8006394:	d403      	bmi.n	800639e <__lo0bits+0x4e>
 8006396:	085b      	lsrs	r3, r3, #1
 8006398:	f100 0001 	add.w	r0, r0, #1
 800639c:	d005      	beq.n	80063aa <__lo0bits+0x5a>
 800639e:	600b      	str	r3, [r1, #0]
 80063a0:	4770      	bx	lr
 80063a2:	4610      	mov	r0, r2
 80063a4:	e7e9      	b.n	800637a <__lo0bits+0x2a>
 80063a6:	2000      	movs	r0, #0
 80063a8:	4770      	bx	lr
 80063aa:	2020      	movs	r0, #32
 80063ac:	4770      	bx	lr
	...

080063b0 <__i2b>:
 80063b0:	b510      	push	{r4, lr}
 80063b2:	460c      	mov	r4, r1
 80063b4:	2101      	movs	r1, #1
 80063b6:	f7ff ff03 	bl	80061c0 <_Balloc>
 80063ba:	4602      	mov	r2, r0
 80063bc:	b928      	cbnz	r0, 80063ca <__i2b+0x1a>
 80063be:	4b05      	ldr	r3, [pc, #20]	; (80063d4 <__i2b+0x24>)
 80063c0:	4805      	ldr	r0, [pc, #20]	; (80063d8 <__i2b+0x28>)
 80063c2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80063c6:	f000 fdf5 	bl	8006fb4 <__assert_func>
 80063ca:	2301      	movs	r3, #1
 80063cc:	6144      	str	r4, [r0, #20]
 80063ce:	6103      	str	r3, [r0, #16]
 80063d0:	bd10      	pop	{r4, pc}
 80063d2:	bf00      	nop
 80063d4:	080072cf 	.word	0x080072cf
 80063d8:	08007340 	.word	0x08007340

080063dc <__multiply>:
 80063dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063e0:	4691      	mov	r9, r2
 80063e2:	690a      	ldr	r2, [r1, #16]
 80063e4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80063e8:	429a      	cmp	r2, r3
 80063ea:	bfb8      	it	lt
 80063ec:	460b      	movlt	r3, r1
 80063ee:	460c      	mov	r4, r1
 80063f0:	bfbc      	itt	lt
 80063f2:	464c      	movlt	r4, r9
 80063f4:	4699      	movlt	r9, r3
 80063f6:	6927      	ldr	r7, [r4, #16]
 80063f8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80063fc:	68a3      	ldr	r3, [r4, #8]
 80063fe:	6861      	ldr	r1, [r4, #4]
 8006400:	eb07 060a 	add.w	r6, r7, sl
 8006404:	42b3      	cmp	r3, r6
 8006406:	b085      	sub	sp, #20
 8006408:	bfb8      	it	lt
 800640a:	3101      	addlt	r1, #1
 800640c:	f7ff fed8 	bl	80061c0 <_Balloc>
 8006410:	b930      	cbnz	r0, 8006420 <__multiply+0x44>
 8006412:	4602      	mov	r2, r0
 8006414:	4b44      	ldr	r3, [pc, #272]	; (8006528 <__multiply+0x14c>)
 8006416:	4845      	ldr	r0, [pc, #276]	; (800652c <__multiply+0x150>)
 8006418:	f240 115d 	movw	r1, #349	; 0x15d
 800641c:	f000 fdca 	bl	8006fb4 <__assert_func>
 8006420:	f100 0514 	add.w	r5, r0, #20
 8006424:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006428:	462b      	mov	r3, r5
 800642a:	2200      	movs	r2, #0
 800642c:	4543      	cmp	r3, r8
 800642e:	d321      	bcc.n	8006474 <__multiply+0x98>
 8006430:	f104 0314 	add.w	r3, r4, #20
 8006434:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006438:	f109 0314 	add.w	r3, r9, #20
 800643c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006440:	9202      	str	r2, [sp, #8]
 8006442:	1b3a      	subs	r2, r7, r4
 8006444:	3a15      	subs	r2, #21
 8006446:	f022 0203 	bic.w	r2, r2, #3
 800644a:	3204      	adds	r2, #4
 800644c:	f104 0115 	add.w	r1, r4, #21
 8006450:	428f      	cmp	r7, r1
 8006452:	bf38      	it	cc
 8006454:	2204      	movcc	r2, #4
 8006456:	9201      	str	r2, [sp, #4]
 8006458:	9a02      	ldr	r2, [sp, #8]
 800645a:	9303      	str	r3, [sp, #12]
 800645c:	429a      	cmp	r2, r3
 800645e:	d80c      	bhi.n	800647a <__multiply+0x9e>
 8006460:	2e00      	cmp	r6, #0
 8006462:	dd03      	ble.n	800646c <__multiply+0x90>
 8006464:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006468:	2b00      	cmp	r3, #0
 800646a:	d05a      	beq.n	8006522 <__multiply+0x146>
 800646c:	6106      	str	r6, [r0, #16]
 800646e:	b005      	add	sp, #20
 8006470:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006474:	f843 2b04 	str.w	r2, [r3], #4
 8006478:	e7d8      	b.n	800642c <__multiply+0x50>
 800647a:	f8b3 a000 	ldrh.w	sl, [r3]
 800647e:	f1ba 0f00 	cmp.w	sl, #0
 8006482:	d024      	beq.n	80064ce <__multiply+0xf2>
 8006484:	f104 0e14 	add.w	lr, r4, #20
 8006488:	46a9      	mov	r9, r5
 800648a:	f04f 0c00 	mov.w	ip, #0
 800648e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006492:	f8d9 1000 	ldr.w	r1, [r9]
 8006496:	fa1f fb82 	uxth.w	fp, r2
 800649a:	b289      	uxth	r1, r1
 800649c:	fb0a 110b 	mla	r1, sl, fp, r1
 80064a0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80064a4:	f8d9 2000 	ldr.w	r2, [r9]
 80064a8:	4461      	add	r1, ip
 80064aa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80064ae:	fb0a c20b 	mla	r2, sl, fp, ip
 80064b2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80064b6:	b289      	uxth	r1, r1
 80064b8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80064bc:	4577      	cmp	r7, lr
 80064be:	f849 1b04 	str.w	r1, [r9], #4
 80064c2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80064c6:	d8e2      	bhi.n	800648e <__multiply+0xb2>
 80064c8:	9a01      	ldr	r2, [sp, #4]
 80064ca:	f845 c002 	str.w	ip, [r5, r2]
 80064ce:	9a03      	ldr	r2, [sp, #12]
 80064d0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80064d4:	3304      	adds	r3, #4
 80064d6:	f1b9 0f00 	cmp.w	r9, #0
 80064da:	d020      	beq.n	800651e <__multiply+0x142>
 80064dc:	6829      	ldr	r1, [r5, #0]
 80064de:	f104 0c14 	add.w	ip, r4, #20
 80064e2:	46ae      	mov	lr, r5
 80064e4:	f04f 0a00 	mov.w	sl, #0
 80064e8:	f8bc b000 	ldrh.w	fp, [ip]
 80064ec:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80064f0:	fb09 220b 	mla	r2, r9, fp, r2
 80064f4:	4492      	add	sl, r2
 80064f6:	b289      	uxth	r1, r1
 80064f8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80064fc:	f84e 1b04 	str.w	r1, [lr], #4
 8006500:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006504:	f8be 1000 	ldrh.w	r1, [lr]
 8006508:	0c12      	lsrs	r2, r2, #16
 800650a:	fb09 1102 	mla	r1, r9, r2, r1
 800650e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8006512:	4567      	cmp	r7, ip
 8006514:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006518:	d8e6      	bhi.n	80064e8 <__multiply+0x10c>
 800651a:	9a01      	ldr	r2, [sp, #4]
 800651c:	50a9      	str	r1, [r5, r2]
 800651e:	3504      	adds	r5, #4
 8006520:	e79a      	b.n	8006458 <__multiply+0x7c>
 8006522:	3e01      	subs	r6, #1
 8006524:	e79c      	b.n	8006460 <__multiply+0x84>
 8006526:	bf00      	nop
 8006528:	080072cf 	.word	0x080072cf
 800652c:	08007340 	.word	0x08007340

08006530 <__pow5mult>:
 8006530:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006534:	4615      	mov	r5, r2
 8006536:	f012 0203 	ands.w	r2, r2, #3
 800653a:	4606      	mov	r6, r0
 800653c:	460f      	mov	r7, r1
 800653e:	d007      	beq.n	8006550 <__pow5mult+0x20>
 8006540:	4c25      	ldr	r4, [pc, #148]	; (80065d8 <__pow5mult+0xa8>)
 8006542:	3a01      	subs	r2, #1
 8006544:	2300      	movs	r3, #0
 8006546:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800654a:	f7ff fe9b 	bl	8006284 <__multadd>
 800654e:	4607      	mov	r7, r0
 8006550:	10ad      	asrs	r5, r5, #2
 8006552:	d03d      	beq.n	80065d0 <__pow5mult+0xa0>
 8006554:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006556:	b97c      	cbnz	r4, 8006578 <__pow5mult+0x48>
 8006558:	2010      	movs	r0, #16
 800655a:	f7ff fe1b 	bl	8006194 <malloc>
 800655e:	4602      	mov	r2, r0
 8006560:	6270      	str	r0, [r6, #36]	; 0x24
 8006562:	b928      	cbnz	r0, 8006570 <__pow5mult+0x40>
 8006564:	4b1d      	ldr	r3, [pc, #116]	; (80065dc <__pow5mult+0xac>)
 8006566:	481e      	ldr	r0, [pc, #120]	; (80065e0 <__pow5mult+0xb0>)
 8006568:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800656c:	f000 fd22 	bl	8006fb4 <__assert_func>
 8006570:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006574:	6004      	str	r4, [r0, #0]
 8006576:	60c4      	str	r4, [r0, #12]
 8006578:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800657c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006580:	b94c      	cbnz	r4, 8006596 <__pow5mult+0x66>
 8006582:	f240 2171 	movw	r1, #625	; 0x271
 8006586:	4630      	mov	r0, r6
 8006588:	f7ff ff12 	bl	80063b0 <__i2b>
 800658c:	2300      	movs	r3, #0
 800658e:	f8c8 0008 	str.w	r0, [r8, #8]
 8006592:	4604      	mov	r4, r0
 8006594:	6003      	str	r3, [r0, #0]
 8006596:	f04f 0900 	mov.w	r9, #0
 800659a:	07eb      	lsls	r3, r5, #31
 800659c:	d50a      	bpl.n	80065b4 <__pow5mult+0x84>
 800659e:	4639      	mov	r1, r7
 80065a0:	4622      	mov	r2, r4
 80065a2:	4630      	mov	r0, r6
 80065a4:	f7ff ff1a 	bl	80063dc <__multiply>
 80065a8:	4639      	mov	r1, r7
 80065aa:	4680      	mov	r8, r0
 80065ac:	4630      	mov	r0, r6
 80065ae:	f7ff fe47 	bl	8006240 <_Bfree>
 80065b2:	4647      	mov	r7, r8
 80065b4:	106d      	asrs	r5, r5, #1
 80065b6:	d00b      	beq.n	80065d0 <__pow5mult+0xa0>
 80065b8:	6820      	ldr	r0, [r4, #0]
 80065ba:	b938      	cbnz	r0, 80065cc <__pow5mult+0x9c>
 80065bc:	4622      	mov	r2, r4
 80065be:	4621      	mov	r1, r4
 80065c0:	4630      	mov	r0, r6
 80065c2:	f7ff ff0b 	bl	80063dc <__multiply>
 80065c6:	6020      	str	r0, [r4, #0]
 80065c8:	f8c0 9000 	str.w	r9, [r0]
 80065cc:	4604      	mov	r4, r0
 80065ce:	e7e4      	b.n	800659a <__pow5mult+0x6a>
 80065d0:	4638      	mov	r0, r7
 80065d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80065d6:	bf00      	nop
 80065d8:	08007490 	.word	0x08007490
 80065dc:	0800725d 	.word	0x0800725d
 80065e0:	08007340 	.word	0x08007340

080065e4 <__lshift>:
 80065e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80065e8:	460c      	mov	r4, r1
 80065ea:	6849      	ldr	r1, [r1, #4]
 80065ec:	6923      	ldr	r3, [r4, #16]
 80065ee:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80065f2:	68a3      	ldr	r3, [r4, #8]
 80065f4:	4607      	mov	r7, r0
 80065f6:	4691      	mov	r9, r2
 80065f8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80065fc:	f108 0601 	add.w	r6, r8, #1
 8006600:	42b3      	cmp	r3, r6
 8006602:	db0b      	blt.n	800661c <__lshift+0x38>
 8006604:	4638      	mov	r0, r7
 8006606:	f7ff fddb 	bl	80061c0 <_Balloc>
 800660a:	4605      	mov	r5, r0
 800660c:	b948      	cbnz	r0, 8006622 <__lshift+0x3e>
 800660e:	4602      	mov	r2, r0
 8006610:	4b2a      	ldr	r3, [pc, #168]	; (80066bc <__lshift+0xd8>)
 8006612:	482b      	ldr	r0, [pc, #172]	; (80066c0 <__lshift+0xdc>)
 8006614:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006618:	f000 fccc 	bl	8006fb4 <__assert_func>
 800661c:	3101      	adds	r1, #1
 800661e:	005b      	lsls	r3, r3, #1
 8006620:	e7ee      	b.n	8006600 <__lshift+0x1c>
 8006622:	2300      	movs	r3, #0
 8006624:	f100 0114 	add.w	r1, r0, #20
 8006628:	f100 0210 	add.w	r2, r0, #16
 800662c:	4618      	mov	r0, r3
 800662e:	4553      	cmp	r3, sl
 8006630:	db37      	blt.n	80066a2 <__lshift+0xbe>
 8006632:	6920      	ldr	r0, [r4, #16]
 8006634:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006638:	f104 0314 	add.w	r3, r4, #20
 800663c:	f019 091f 	ands.w	r9, r9, #31
 8006640:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006644:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8006648:	d02f      	beq.n	80066aa <__lshift+0xc6>
 800664a:	f1c9 0e20 	rsb	lr, r9, #32
 800664e:	468a      	mov	sl, r1
 8006650:	f04f 0c00 	mov.w	ip, #0
 8006654:	681a      	ldr	r2, [r3, #0]
 8006656:	fa02 f209 	lsl.w	r2, r2, r9
 800665a:	ea42 020c 	orr.w	r2, r2, ip
 800665e:	f84a 2b04 	str.w	r2, [sl], #4
 8006662:	f853 2b04 	ldr.w	r2, [r3], #4
 8006666:	4298      	cmp	r0, r3
 8006668:	fa22 fc0e 	lsr.w	ip, r2, lr
 800666c:	d8f2      	bhi.n	8006654 <__lshift+0x70>
 800666e:	1b03      	subs	r3, r0, r4
 8006670:	3b15      	subs	r3, #21
 8006672:	f023 0303 	bic.w	r3, r3, #3
 8006676:	3304      	adds	r3, #4
 8006678:	f104 0215 	add.w	r2, r4, #21
 800667c:	4290      	cmp	r0, r2
 800667e:	bf38      	it	cc
 8006680:	2304      	movcc	r3, #4
 8006682:	f841 c003 	str.w	ip, [r1, r3]
 8006686:	f1bc 0f00 	cmp.w	ip, #0
 800668a:	d001      	beq.n	8006690 <__lshift+0xac>
 800668c:	f108 0602 	add.w	r6, r8, #2
 8006690:	3e01      	subs	r6, #1
 8006692:	4638      	mov	r0, r7
 8006694:	612e      	str	r6, [r5, #16]
 8006696:	4621      	mov	r1, r4
 8006698:	f7ff fdd2 	bl	8006240 <_Bfree>
 800669c:	4628      	mov	r0, r5
 800669e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066a2:	f842 0f04 	str.w	r0, [r2, #4]!
 80066a6:	3301      	adds	r3, #1
 80066a8:	e7c1      	b.n	800662e <__lshift+0x4a>
 80066aa:	3904      	subs	r1, #4
 80066ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80066b0:	f841 2f04 	str.w	r2, [r1, #4]!
 80066b4:	4298      	cmp	r0, r3
 80066b6:	d8f9      	bhi.n	80066ac <__lshift+0xc8>
 80066b8:	e7ea      	b.n	8006690 <__lshift+0xac>
 80066ba:	bf00      	nop
 80066bc:	080072cf 	.word	0x080072cf
 80066c0:	08007340 	.word	0x08007340

080066c4 <__mcmp>:
 80066c4:	b530      	push	{r4, r5, lr}
 80066c6:	6902      	ldr	r2, [r0, #16]
 80066c8:	690c      	ldr	r4, [r1, #16]
 80066ca:	1b12      	subs	r2, r2, r4
 80066cc:	d10e      	bne.n	80066ec <__mcmp+0x28>
 80066ce:	f100 0314 	add.w	r3, r0, #20
 80066d2:	3114      	adds	r1, #20
 80066d4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80066d8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80066dc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80066e0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80066e4:	42a5      	cmp	r5, r4
 80066e6:	d003      	beq.n	80066f0 <__mcmp+0x2c>
 80066e8:	d305      	bcc.n	80066f6 <__mcmp+0x32>
 80066ea:	2201      	movs	r2, #1
 80066ec:	4610      	mov	r0, r2
 80066ee:	bd30      	pop	{r4, r5, pc}
 80066f0:	4283      	cmp	r3, r0
 80066f2:	d3f3      	bcc.n	80066dc <__mcmp+0x18>
 80066f4:	e7fa      	b.n	80066ec <__mcmp+0x28>
 80066f6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80066fa:	e7f7      	b.n	80066ec <__mcmp+0x28>

080066fc <__mdiff>:
 80066fc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006700:	460c      	mov	r4, r1
 8006702:	4606      	mov	r6, r0
 8006704:	4611      	mov	r1, r2
 8006706:	4620      	mov	r0, r4
 8006708:	4690      	mov	r8, r2
 800670a:	f7ff ffdb 	bl	80066c4 <__mcmp>
 800670e:	1e05      	subs	r5, r0, #0
 8006710:	d110      	bne.n	8006734 <__mdiff+0x38>
 8006712:	4629      	mov	r1, r5
 8006714:	4630      	mov	r0, r6
 8006716:	f7ff fd53 	bl	80061c0 <_Balloc>
 800671a:	b930      	cbnz	r0, 800672a <__mdiff+0x2e>
 800671c:	4b3a      	ldr	r3, [pc, #232]	; (8006808 <__mdiff+0x10c>)
 800671e:	4602      	mov	r2, r0
 8006720:	f240 2132 	movw	r1, #562	; 0x232
 8006724:	4839      	ldr	r0, [pc, #228]	; (800680c <__mdiff+0x110>)
 8006726:	f000 fc45 	bl	8006fb4 <__assert_func>
 800672a:	2301      	movs	r3, #1
 800672c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006730:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006734:	bfa4      	itt	ge
 8006736:	4643      	movge	r3, r8
 8006738:	46a0      	movge	r8, r4
 800673a:	4630      	mov	r0, r6
 800673c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006740:	bfa6      	itte	ge
 8006742:	461c      	movge	r4, r3
 8006744:	2500      	movge	r5, #0
 8006746:	2501      	movlt	r5, #1
 8006748:	f7ff fd3a 	bl	80061c0 <_Balloc>
 800674c:	b920      	cbnz	r0, 8006758 <__mdiff+0x5c>
 800674e:	4b2e      	ldr	r3, [pc, #184]	; (8006808 <__mdiff+0x10c>)
 8006750:	4602      	mov	r2, r0
 8006752:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006756:	e7e5      	b.n	8006724 <__mdiff+0x28>
 8006758:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800675c:	6926      	ldr	r6, [r4, #16]
 800675e:	60c5      	str	r5, [r0, #12]
 8006760:	f104 0914 	add.w	r9, r4, #20
 8006764:	f108 0514 	add.w	r5, r8, #20
 8006768:	f100 0e14 	add.w	lr, r0, #20
 800676c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8006770:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006774:	f108 0210 	add.w	r2, r8, #16
 8006778:	46f2      	mov	sl, lr
 800677a:	2100      	movs	r1, #0
 800677c:	f859 3b04 	ldr.w	r3, [r9], #4
 8006780:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006784:	fa1f f883 	uxth.w	r8, r3
 8006788:	fa11 f18b 	uxtah	r1, r1, fp
 800678c:	0c1b      	lsrs	r3, r3, #16
 800678e:	eba1 0808 	sub.w	r8, r1, r8
 8006792:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006796:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800679a:	fa1f f888 	uxth.w	r8, r8
 800679e:	1419      	asrs	r1, r3, #16
 80067a0:	454e      	cmp	r6, r9
 80067a2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80067a6:	f84a 3b04 	str.w	r3, [sl], #4
 80067aa:	d8e7      	bhi.n	800677c <__mdiff+0x80>
 80067ac:	1b33      	subs	r3, r6, r4
 80067ae:	3b15      	subs	r3, #21
 80067b0:	f023 0303 	bic.w	r3, r3, #3
 80067b4:	3304      	adds	r3, #4
 80067b6:	3415      	adds	r4, #21
 80067b8:	42a6      	cmp	r6, r4
 80067ba:	bf38      	it	cc
 80067bc:	2304      	movcc	r3, #4
 80067be:	441d      	add	r5, r3
 80067c0:	4473      	add	r3, lr
 80067c2:	469e      	mov	lr, r3
 80067c4:	462e      	mov	r6, r5
 80067c6:	4566      	cmp	r6, ip
 80067c8:	d30e      	bcc.n	80067e8 <__mdiff+0xec>
 80067ca:	f10c 0203 	add.w	r2, ip, #3
 80067ce:	1b52      	subs	r2, r2, r5
 80067d0:	f022 0203 	bic.w	r2, r2, #3
 80067d4:	3d03      	subs	r5, #3
 80067d6:	45ac      	cmp	ip, r5
 80067d8:	bf38      	it	cc
 80067da:	2200      	movcc	r2, #0
 80067dc:	441a      	add	r2, r3
 80067de:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80067e2:	b17b      	cbz	r3, 8006804 <__mdiff+0x108>
 80067e4:	6107      	str	r7, [r0, #16]
 80067e6:	e7a3      	b.n	8006730 <__mdiff+0x34>
 80067e8:	f856 8b04 	ldr.w	r8, [r6], #4
 80067ec:	fa11 f288 	uxtah	r2, r1, r8
 80067f0:	1414      	asrs	r4, r2, #16
 80067f2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80067f6:	b292      	uxth	r2, r2
 80067f8:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80067fc:	f84e 2b04 	str.w	r2, [lr], #4
 8006800:	1421      	asrs	r1, r4, #16
 8006802:	e7e0      	b.n	80067c6 <__mdiff+0xca>
 8006804:	3f01      	subs	r7, #1
 8006806:	e7ea      	b.n	80067de <__mdiff+0xe2>
 8006808:	080072cf 	.word	0x080072cf
 800680c:	08007340 	.word	0x08007340

08006810 <__d2b>:
 8006810:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006814:	4689      	mov	r9, r1
 8006816:	2101      	movs	r1, #1
 8006818:	ec57 6b10 	vmov	r6, r7, d0
 800681c:	4690      	mov	r8, r2
 800681e:	f7ff fccf 	bl	80061c0 <_Balloc>
 8006822:	4604      	mov	r4, r0
 8006824:	b930      	cbnz	r0, 8006834 <__d2b+0x24>
 8006826:	4602      	mov	r2, r0
 8006828:	4b25      	ldr	r3, [pc, #148]	; (80068c0 <__d2b+0xb0>)
 800682a:	4826      	ldr	r0, [pc, #152]	; (80068c4 <__d2b+0xb4>)
 800682c:	f240 310a 	movw	r1, #778	; 0x30a
 8006830:	f000 fbc0 	bl	8006fb4 <__assert_func>
 8006834:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8006838:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800683c:	bb35      	cbnz	r5, 800688c <__d2b+0x7c>
 800683e:	2e00      	cmp	r6, #0
 8006840:	9301      	str	r3, [sp, #4]
 8006842:	d028      	beq.n	8006896 <__d2b+0x86>
 8006844:	4668      	mov	r0, sp
 8006846:	9600      	str	r6, [sp, #0]
 8006848:	f7ff fd82 	bl	8006350 <__lo0bits>
 800684c:	9900      	ldr	r1, [sp, #0]
 800684e:	b300      	cbz	r0, 8006892 <__d2b+0x82>
 8006850:	9a01      	ldr	r2, [sp, #4]
 8006852:	f1c0 0320 	rsb	r3, r0, #32
 8006856:	fa02 f303 	lsl.w	r3, r2, r3
 800685a:	430b      	orrs	r3, r1
 800685c:	40c2      	lsrs	r2, r0
 800685e:	6163      	str	r3, [r4, #20]
 8006860:	9201      	str	r2, [sp, #4]
 8006862:	9b01      	ldr	r3, [sp, #4]
 8006864:	61a3      	str	r3, [r4, #24]
 8006866:	2b00      	cmp	r3, #0
 8006868:	bf14      	ite	ne
 800686a:	2202      	movne	r2, #2
 800686c:	2201      	moveq	r2, #1
 800686e:	6122      	str	r2, [r4, #16]
 8006870:	b1d5      	cbz	r5, 80068a8 <__d2b+0x98>
 8006872:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006876:	4405      	add	r5, r0
 8006878:	f8c9 5000 	str.w	r5, [r9]
 800687c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006880:	f8c8 0000 	str.w	r0, [r8]
 8006884:	4620      	mov	r0, r4
 8006886:	b003      	add	sp, #12
 8006888:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800688c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006890:	e7d5      	b.n	800683e <__d2b+0x2e>
 8006892:	6161      	str	r1, [r4, #20]
 8006894:	e7e5      	b.n	8006862 <__d2b+0x52>
 8006896:	a801      	add	r0, sp, #4
 8006898:	f7ff fd5a 	bl	8006350 <__lo0bits>
 800689c:	9b01      	ldr	r3, [sp, #4]
 800689e:	6163      	str	r3, [r4, #20]
 80068a0:	2201      	movs	r2, #1
 80068a2:	6122      	str	r2, [r4, #16]
 80068a4:	3020      	adds	r0, #32
 80068a6:	e7e3      	b.n	8006870 <__d2b+0x60>
 80068a8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80068ac:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80068b0:	f8c9 0000 	str.w	r0, [r9]
 80068b4:	6918      	ldr	r0, [r3, #16]
 80068b6:	f7ff fd2b 	bl	8006310 <__hi0bits>
 80068ba:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80068be:	e7df      	b.n	8006880 <__d2b+0x70>
 80068c0:	080072cf 	.word	0x080072cf
 80068c4:	08007340 	.word	0x08007340

080068c8 <_calloc_r>:
 80068c8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80068ca:	fba1 2402 	umull	r2, r4, r1, r2
 80068ce:	b94c      	cbnz	r4, 80068e4 <_calloc_r+0x1c>
 80068d0:	4611      	mov	r1, r2
 80068d2:	9201      	str	r2, [sp, #4]
 80068d4:	f000 f87a 	bl	80069cc <_malloc_r>
 80068d8:	9a01      	ldr	r2, [sp, #4]
 80068da:	4605      	mov	r5, r0
 80068dc:	b930      	cbnz	r0, 80068ec <_calloc_r+0x24>
 80068de:	4628      	mov	r0, r5
 80068e0:	b003      	add	sp, #12
 80068e2:	bd30      	pop	{r4, r5, pc}
 80068e4:	220c      	movs	r2, #12
 80068e6:	6002      	str	r2, [r0, #0]
 80068e8:	2500      	movs	r5, #0
 80068ea:	e7f8      	b.n	80068de <_calloc_r+0x16>
 80068ec:	4621      	mov	r1, r4
 80068ee:	f7fd ff09 	bl	8004704 <memset>
 80068f2:	e7f4      	b.n	80068de <_calloc_r+0x16>

080068f4 <_free_r>:
 80068f4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80068f6:	2900      	cmp	r1, #0
 80068f8:	d044      	beq.n	8006984 <_free_r+0x90>
 80068fa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80068fe:	9001      	str	r0, [sp, #4]
 8006900:	2b00      	cmp	r3, #0
 8006902:	f1a1 0404 	sub.w	r4, r1, #4
 8006906:	bfb8      	it	lt
 8006908:	18e4      	addlt	r4, r4, r3
 800690a:	f000 fbd9 	bl	80070c0 <__malloc_lock>
 800690e:	4a1e      	ldr	r2, [pc, #120]	; (8006988 <_free_r+0x94>)
 8006910:	9801      	ldr	r0, [sp, #4]
 8006912:	6813      	ldr	r3, [r2, #0]
 8006914:	b933      	cbnz	r3, 8006924 <_free_r+0x30>
 8006916:	6063      	str	r3, [r4, #4]
 8006918:	6014      	str	r4, [r2, #0]
 800691a:	b003      	add	sp, #12
 800691c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006920:	f000 bbd4 	b.w	80070cc <__malloc_unlock>
 8006924:	42a3      	cmp	r3, r4
 8006926:	d908      	bls.n	800693a <_free_r+0x46>
 8006928:	6825      	ldr	r5, [r4, #0]
 800692a:	1961      	adds	r1, r4, r5
 800692c:	428b      	cmp	r3, r1
 800692e:	bf01      	itttt	eq
 8006930:	6819      	ldreq	r1, [r3, #0]
 8006932:	685b      	ldreq	r3, [r3, #4]
 8006934:	1949      	addeq	r1, r1, r5
 8006936:	6021      	streq	r1, [r4, #0]
 8006938:	e7ed      	b.n	8006916 <_free_r+0x22>
 800693a:	461a      	mov	r2, r3
 800693c:	685b      	ldr	r3, [r3, #4]
 800693e:	b10b      	cbz	r3, 8006944 <_free_r+0x50>
 8006940:	42a3      	cmp	r3, r4
 8006942:	d9fa      	bls.n	800693a <_free_r+0x46>
 8006944:	6811      	ldr	r1, [r2, #0]
 8006946:	1855      	adds	r5, r2, r1
 8006948:	42a5      	cmp	r5, r4
 800694a:	d10b      	bne.n	8006964 <_free_r+0x70>
 800694c:	6824      	ldr	r4, [r4, #0]
 800694e:	4421      	add	r1, r4
 8006950:	1854      	adds	r4, r2, r1
 8006952:	42a3      	cmp	r3, r4
 8006954:	6011      	str	r1, [r2, #0]
 8006956:	d1e0      	bne.n	800691a <_free_r+0x26>
 8006958:	681c      	ldr	r4, [r3, #0]
 800695a:	685b      	ldr	r3, [r3, #4]
 800695c:	6053      	str	r3, [r2, #4]
 800695e:	4421      	add	r1, r4
 8006960:	6011      	str	r1, [r2, #0]
 8006962:	e7da      	b.n	800691a <_free_r+0x26>
 8006964:	d902      	bls.n	800696c <_free_r+0x78>
 8006966:	230c      	movs	r3, #12
 8006968:	6003      	str	r3, [r0, #0]
 800696a:	e7d6      	b.n	800691a <_free_r+0x26>
 800696c:	6825      	ldr	r5, [r4, #0]
 800696e:	1961      	adds	r1, r4, r5
 8006970:	428b      	cmp	r3, r1
 8006972:	bf04      	itt	eq
 8006974:	6819      	ldreq	r1, [r3, #0]
 8006976:	685b      	ldreq	r3, [r3, #4]
 8006978:	6063      	str	r3, [r4, #4]
 800697a:	bf04      	itt	eq
 800697c:	1949      	addeq	r1, r1, r5
 800697e:	6021      	streq	r1, [r4, #0]
 8006980:	6054      	str	r4, [r2, #4]
 8006982:	e7ca      	b.n	800691a <_free_r+0x26>
 8006984:	b003      	add	sp, #12
 8006986:	bd30      	pop	{r4, r5, pc}
 8006988:	2000055c 	.word	0x2000055c

0800698c <sbrk_aligned>:
 800698c:	b570      	push	{r4, r5, r6, lr}
 800698e:	4e0e      	ldr	r6, [pc, #56]	; (80069c8 <sbrk_aligned+0x3c>)
 8006990:	460c      	mov	r4, r1
 8006992:	6831      	ldr	r1, [r6, #0]
 8006994:	4605      	mov	r5, r0
 8006996:	b911      	cbnz	r1, 800699e <sbrk_aligned+0x12>
 8006998:	f000 f9e6 	bl	8006d68 <_sbrk_r>
 800699c:	6030      	str	r0, [r6, #0]
 800699e:	4621      	mov	r1, r4
 80069a0:	4628      	mov	r0, r5
 80069a2:	f000 f9e1 	bl	8006d68 <_sbrk_r>
 80069a6:	1c43      	adds	r3, r0, #1
 80069a8:	d00a      	beq.n	80069c0 <sbrk_aligned+0x34>
 80069aa:	1cc4      	adds	r4, r0, #3
 80069ac:	f024 0403 	bic.w	r4, r4, #3
 80069b0:	42a0      	cmp	r0, r4
 80069b2:	d007      	beq.n	80069c4 <sbrk_aligned+0x38>
 80069b4:	1a21      	subs	r1, r4, r0
 80069b6:	4628      	mov	r0, r5
 80069b8:	f000 f9d6 	bl	8006d68 <_sbrk_r>
 80069bc:	3001      	adds	r0, #1
 80069be:	d101      	bne.n	80069c4 <sbrk_aligned+0x38>
 80069c0:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80069c4:	4620      	mov	r0, r4
 80069c6:	bd70      	pop	{r4, r5, r6, pc}
 80069c8:	20000560 	.word	0x20000560

080069cc <_malloc_r>:
 80069cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80069d0:	1ccd      	adds	r5, r1, #3
 80069d2:	f025 0503 	bic.w	r5, r5, #3
 80069d6:	3508      	adds	r5, #8
 80069d8:	2d0c      	cmp	r5, #12
 80069da:	bf38      	it	cc
 80069dc:	250c      	movcc	r5, #12
 80069de:	2d00      	cmp	r5, #0
 80069e0:	4607      	mov	r7, r0
 80069e2:	db01      	blt.n	80069e8 <_malloc_r+0x1c>
 80069e4:	42a9      	cmp	r1, r5
 80069e6:	d905      	bls.n	80069f4 <_malloc_r+0x28>
 80069e8:	230c      	movs	r3, #12
 80069ea:	603b      	str	r3, [r7, #0]
 80069ec:	2600      	movs	r6, #0
 80069ee:	4630      	mov	r0, r6
 80069f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80069f4:	4e2e      	ldr	r6, [pc, #184]	; (8006ab0 <_malloc_r+0xe4>)
 80069f6:	f000 fb63 	bl	80070c0 <__malloc_lock>
 80069fa:	6833      	ldr	r3, [r6, #0]
 80069fc:	461c      	mov	r4, r3
 80069fe:	bb34      	cbnz	r4, 8006a4e <_malloc_r+0x82>
 8006a00:	4629      	mov	r1, r5
 8006a02:	4638      	mov	r0, r7
 8006a04:	f7ff ffc2 	bl	800698c <sbrk_aligned>
 8006a08:	1c43      	adds	r3, r0, #1
 8006a0a:	4604      	mov	r4, r0
 8006a0c:	d14d      	bne.n	8006aaa <_malloc_r+0xde>
 8006a0e:	6834      	ldr	r4, [r6, #0]
 8006a10:	4626      	mov	r6, r4
 8006a12:	2e00      	cmp	r6, #0
 8006a14:	d140      	bne.n	8006a98 <_malloc_r+0xcc>
 8006a16:	6823      	ldr	r3, [r4, #0]
 8006a18:	4631      	mov	r1, r6
 8006a1a:	4638      	mov	r0, r7
 8006a1c:	eb04 0803 	add.w	r8, r4, r3
 8006a20:	f000 f9a2 	bl	8006d68 <_sbrk_r>
 8006a24:	4580      	cmp	r8, r0
 8006a26:	d13a      	bne.n	8006a9e <_malloc_r+0xd2>
 8006a28:	6821      	ldr	r1, [r4, #0]
 8006a2a:	3503      	adds	r5, #3
 8006a2c:	1a6d      	subs	r5, r5, r1
 8006a2e:	f025 0503 	bic.w	r5, r5, #3
 8006a32:	3508      	adds	r5, #8
 8006a34:	2d0c      	cmp	r5, #12
 8006a36:	bf38      	it	cc
 8006a38:	250c      	movcc	r5, #12
 8006a3a:	4629      	mov	r1, r5
 8006a3c:	4638      	mov	r0, r7
 8006a3e:	f7ff ffa5 	bl	800698c <sbrk_aligned>
 8006a42:	3001      	adds	r0, #1
 8006a44:	d02b      	beq.n	8006a9e <_malloc_r+0xd2>
 8006a46:	6823      	ldr	r3, [r4, #0]
 8006a48:	442b      	add	r3, r5
 8006a4a:	6023      	str	r3, [r4, #0]
 8006a4c:	e00e      	b.n	8006a6c <_malloc_r+0xa0>
 8006a4e:	6822      	ldr	r2, [r4, #0]
 8006a50:	1b52      	subs	r2, r2, r5
 8006a52:	d41e      	bmi.n	8006a92 <_malloc_r+0xc6>
 8006a54:	2a0b      	cmp	r2, #11
 8006a56:	d916      	bls.n	8006a86 <_malloc_r+0xba>
 8006a58:	1961      	adds	r1, r4, r5
 8006a5a:	42a3      	cmp	r3, r4
 8006a5c:	6025      	str	r5, [r4, #0]
 8006a5e:	bf18      	it	ne
 8006a60:	6059      	strne	r1, [r3, #4]
 8006a62:	6863      	ldr	r3, [r4, #4]
 8006a64:	bf08      	it	eq
 8006a66:	6031      	streq	r1, [r6, #0]
 8006a68:	5162      	str	r2, [r4, r5]
 8006a6a:	604b      	str	r3, [r1, #4]
 8006a6c:	4638      	mov	r0, r7
 8006a6e:	f104 060b 	add.w	r6, r4, #11
 8006a72:	f000 fb2b 	bl	80070cc <__malloc_unlock>
 8006a76:	f026 0607 	bic.w	r6, r6, #7
 8006a7a:	1d23      	adds	r3, r4, #4
 8006a7c:	1af2      	subs	r2, r6, r3
 8006a7e:	d0b6      	beq.n	80069ee <_malloc_r+0x22>
 8006a80:	1b9b      	subs	r3, r3, r6
 8006a82:	50a3      	str	r3, [r4, r2]
 8006a84:	e7b3      	b.n	80069ee <_malloc_r+0x22>
 8006a86:	6862      	ldr	r2, [r4, #4]
 8006a88:	42a3      	cmp	r3, r4
 8006a8a:	bf0c      	ite	eq
 8006a8c:	6032      	streq	r2, [r6, #0]
 8006a8e:	605a      	strne	r2, [r3, #4]
 8006a90:	e7ec      	b.n	8006a6c <_malloc_r+0xa0>
 8006a92:	4623      	mov	r3, r4
 8006a94:	6864      	ldr	r4, [r4, #4]
 8006a96:	e7b2      	b.n	80069fe <_malloc_r+0x32>
 8006a98:	4634      	mov	r4, r6
 8006a9a:	6876      	ldr	r6, [r6, #4]
 8006a9c:	e7b9      	b.n	8006a12 <_malloc_r+0x46>
 8006a9e:	230c      	movs	r3, #12
 8006aa0:	603b      	str	r3, [r7, #0]
 8006aa2:	4638      	mov	r0, r7
 8006aa4:	f000 fb12 	bl	80070cc <__malloc_unlock>
 8006aa8:	e7a1      	b.n	80069ee <_malloc_r+0x22>
 8006aaa:	6025      	str	r5, [r4, #0]
 8006aac:	e7de      	b.n	8006a6c <_malloc_r+0xa0>
 8006aae:	bf00      	nop
 8006ab0:	2000055c 	.word	0x2000055c

08006ab4 <__sfputc_r>:
 8006ab4:	6893      	ldr	r3, [r2, #8]
 8006ab6:	3b01      	subs	r3, #1
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	b410      	push	{r4}
 8006abc:	6093      	str	r3, [r2, #8]
 8006abe:	da08      	bge.n	8006ad2 <__sfputc_r+0x1e>
 8006ac0:	6994      	ldr	r4, [r2, #24]
 8006ac2:	42a3      	cmp	r3, r4
 8006ac4:	db01      	blt.n	8006aca <__sfputc_r+0x16>
 8006ac6:	290a      	cmp	r1, #10
 8006ac8:	d103      	bne.n	8006ad2 <__sfputc_r+0x1e>
 8006aca:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006ace:	f000 b99f 	b.w	8006e10 <__swbuf_r>
 8006ad2:	6813      	ldr	r3, [r2, #0]
 8006ad4:	1c58      	adds	r0, r3, #1
 8006ad6:	6010      	str	r0, [r2, #0]
 8006ad8:	7019      	strb	r1, [r3, #0]
 8006ada:	4608      	mov	r0, r1
 8006adc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006ae0:	4770      	bx	lr

08006ae2 <__sfputs_r>:
 8006ae2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ae4:	4606      	mov	r6, r0
 8006ae6:	460f      	mov	r7, r1
 8006ae8:	4614      	mov	r4, r2
 8006aea:	18d5      	adds	r5, r2, r3
 8006aec:	42ac      	cmp	r4, r5
 8006aee:	d101      	bne.n	8006af4 <__sfputs_r+0x12>
 8006af0:	2000      	movs	r0, #0
 8006af2:	e007      	b.n	8006b04 <__sfputs_r+0x22>
 8006af4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006af8:	463a      	mov	r2, r7
 8006afa:	4630      	mov	r0, r6
 8006afc:	f7ff ffda 	bl	8006ab4 <__sfputc_r>
 8006b00:	1c43      	adds	r3, r0, #1
 8006b02:	d1f3      	bne.n	8006aec <__sfputs_r+0xa>
 8006b04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006b08 <_vfiprintf_r>:
 8006b08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b0c:	460d      	mov	r5, r1
 8006b0e:	b09d      	sub	sp, #116	; 0x74
 8006b10:	4614      	mov	r4, r2
 8006b12:	4698      	mov	r8, r3
 8006b14:	4606      	mov	r6, r0
 8006b16:	b118      	cbz	r0, 8006b20 <_vfiprintf_r+0x18>
 8006b18:	6983      	ldr	r3, [r0, #24]
 8006b1a:	b90b      	cbnz	r3, 8006b20 <_vfiprintf_r+0x18>
 8006b1c:	f7ff fa30 	bl	8005f80 <__sinit>
 8006b20:	4b89      	ldr	r3, [pc, #548]	; (8006d48 <_vfiprintf_r+0x240>)
 8006b22:	429d      	cmp	r5, r3
 8006b24:	d11b      	bne.n	8006b5e <_vfiprintf_r+0x56>
 8006b26:	6875      	ldr	r5, [r6, #4]
 8006b28:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006b2a:	07d9      	lsls	r1, r3, #31
 8006b2c:	d405      	bmi.n	8006b3a <_vfiprintf_r+0x32>
 8006b2e:	89ab      	ldrh	r3, [r5, #12]
 8006b30:	059a      	lsls	r2, r3, #22
 8006b32:	d402      	bmi.n	8006b3a <_vfiprintf_r+0x32>
 8006b34:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006b36:	f7ff fac6 	bl	80060c6 <__retarget_lock_acquire_recursive>
 8006b3a:	89ab      	ldrh	r3, [r5, #12]
 8006b3c:	071b      	lsls	r3, r3, #28
 8006b3e:	d501      	bpl.n	8006b44 <_vfiprintf_r+0x3c>
 8006b40:	692b      	ldr	r3, [r5, #16]
 8006b42:	b9eb      	cbnz	r3, 8006b80 <_vfiprintf_r+0x78>
 8006b44:	4629      	mov	r1, r5
 8006b46:	4630      	mov	r0, r6
 8006b48:	f000 f9c6 	bl	8006ed8 <__swsetup_r>
 8006b4c:	b1c0      	cbz	r0, 8006b80 <_vfiprintf_r+0x78>
 8006b4e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006b50:	07dc      	lsls	r4, r3, #31
 8006b52:	d50e      	bpl.n	8006b72 <_vfiprintf_r+0x6a>
 8006b54:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006b58:	b01d      	add	sp, #116	; 0x74
 8006b5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b5e:	4b7b      	ldr	r3, [pc, #492]	; (8006d4c <_vfiprintf_r+0x244>)
 8006b60:	429d      	cmp	r5, r3
 8006b62:	d101      	bne.n	8006b68 <_vfiprintf_r+0x60>
 8006b64:	68b5      	ldr	r5, [r6, #8]
 8006b66:	e7df      	b.n	8006b28 <_vfiprintf_r+0x20>
 8006b68:	4b79      	ldr	r3, [pc, #484]	; (8006d50 <_vfiprintf_r+0x248>)
 8006b6a:	429d      	cmp	r5, r3
 8006b6c:	bf08      	it	eq
 8006b6e:	68f5      	ldreq	r5, [r6, #12]
 8006b70:	e7da      	b.n	8006b28 <_vfiprintf_r+0x20>
 8006b72:	89ab      	ldrh	r3, [r5, #12]
 8006b74:	0598      	lsls	r0, r3, #22
 8006b76:	d4ed      	bmi.n	8006b54 <_vfiprintf_r+0x4c>
 8006b78:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006b7a:	f7ff faa5 	bl	80060c8 <__retarget_lock_release_recursive>
 8006b7e:	e7e9      	b.n	8006b54 <_vfiprintf_r+0x4c>
 8006b80:	2300      	movs	r3, #0
 8006b82:	9309      	str	r3, [sp, #36]	; 0x24
 8006b84:	2320      	movs	r3, #32
 8006b86:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006b8a:	f8cd 800c 	str.w	r8, [sp, #12]
 8006b8e:	2330      	movs	r3, #48	; 0x30
 8006b90:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006d54 <_vfiprintf_r+0x24c>
 8006b94:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006b98:	f04f 0901 	mov.w	r9, #1
 8006b9c:	4623      	mov	r3, r4
 8006b9e:	469a      	mov	sl, r3
 8006ba0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006ba4:	b10a      	cbz	r2, 8006baa <_vfiprintf_r+0xa2>
 8006ba6:	2a25      	cmp	r2, #37	; 0x25
 8006ba8:	d1f9      	bne.n	8006b9e <_vfiprintf_r+0x96>
 8006baa:	ebba 0b04 	subs.w	fp, sl, r4
 8006bae:	d00b      	beq.n	8006bc8 <_vfiprintf_r+0xc0>
 8006bb0:	465b      	mov	r3, fp
 8006bb2:	4622      	mov	r2, r4
 8006bb4:	4629      	mov	r1, r5
 8006bb6:	4630      	mov	r0, r6
 8006bb8:	f7ff ff93 	bl	8006ae2 <__sfputs_r>
 8006bbc:	3001      	adds	r0, #1
 8006bbe:	f000 80aa 	beq.w	8006d16 <_vfiprintf_r+0x20e>
 8006bc2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006bc4:	445a      	add	r2, fp
 8006bc6:	9209      	str	r2, [sp, #36]	; 0x24
 8006bc8:	f89a 3000 	ldrb.w	r3, [sl]
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	f000 80a2 	beq.w	8006d16 <_vfiprintf_r+0x20e>
 8006bd2:	2300      	movs	r3, #0
 8006bd4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006bd8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006bdc:	f10a 0a01 	add.w	sl, sl, #1
 8006be0:	9304      	str	r3, [sp, #16]
 8006be2:	9307      	str	r3, [sp, #28]
 8006be4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006be8:	931a      	str	r3, [sp, #104]	; 0x68
 8006bea:	4654      	mov	r4, sl
 8006bec:	2205      	movs	r2, #5
 8006bee:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006bf2:	4858      	ldr	r0, [pc, #352]	; (8006d54 <_vfiprintf_r+0x24c>)
 8006bf4:	f7f9 fb2c 	bl	8000250 <memchr>
 8006bf8:	9a04      	ldr	r2, [sp, #16]
 8006bfa:	b9d8      	cbnz	r0, 8006c34 <_vfiprintf_r+0x12c>
 8006bfc:	06d1      	lsls	r1, r2, #27
 8006bfe:	bf44      	itt	mi
 8006c00:	2320      	movmi	r3, #32
 8006c02:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006c06:	0713      	lsls	r3, r2, #28
 8006c08:	bf44      	itt	mi
 8006c0a:	232b      	movmi	r3, #43	; 0x2b
 8006c0c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006c10:	f89a 3000 	ldrb.w	r3, [sl]
 8006c14:	2b2a      	cmp	r3, #42	; 0x2a
 8006c16:	d015      	beq.n	8006c44 <_vfiprintf_r+0x13c>
 8006c18:	9a07      	ldr	r2, [sp, #28]
 8006c1a:	4654      	mov	r4, sl
 8006c1c:	2000      	movs	r0, #0
 8006c1e:	f04f 0c0a 	mov.w	ip, #10
 8006c22:	4621      	mov	r1, r4
 8006c24:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006c28:	3b30      	subs	r3, #48	; 0x30
 8006c2a:	2b09      	cmp	r3, #9
 8006c2c:	d94e      	bls.n	8006ccc <_vfiprintf_r+0x1c4>
 8006c2e:	b1b0      	cbz	r0, 8006c5e <_vfiprintf_r+0x156>
 8006c30:	9207      	str	r2, [sp, #28]
 8006c32:	e014      	b.n	8006c5e <_vfiprintf_r+0x156>
 8006c34:	eba0 0308 	sub.w	r3, r0, r8
 8006c38:	fa09 f303 	lsl.w	r3, r9, r3
 8006c3c:	4313      	orrs	r3, r2
 8006c3e:	9304      	str	r3, [sp, #16]
 8006c40:	46a2      	mov	sl, r4
 8006c42:	e7d2      	b.n	8006bea <_vfiprintf_r+0xe2>
 8006c44:	9b03      	ldr	r3, [sp, #12]
 8006c46:	1d19      	adds	r1, r3, #4
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	9103      	str	r1, [sp, #12]
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	bfbb      	ittet	lt
 8006c50:	425b      	neglt	r3, r3
 8006c52:	f042 0202 	orrlt.w	r2, r2, #2
 8006c56:	9307      	strge	r3, [sp, #28]
 8006c58:	9307      	strlt	r3, [sp, #28]
 8006c5a:	bfb8      	it	lt
 8006c5c:	9204      	strlt	r2, [sp, #16]
 8006c5e:	7823      	ldrb	r3, [r4, #0]
 8006c60:	2b2e      	cmp	r3, #46	; 0x2e
 8006c62:	d10c      	bne.n	8006c7e <_vfiprintf_r+0x176>
 8006c64:	7863      	ldrb	r3, [r4, #1]
 8006c66:	2b2a      	cmp	r3, #42	; 0x2a
 8006c68:	d135      	bne.n	8006cd6 <_vfiprintf_r+0x1ce>
 8006c6a:	9b03      	ldr	r3, [sp, #12]
 8006c6c:	1d1a      	adds	r2, r3, #4
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	9203      	str	r2, [sp, #12]
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	bfb8      	it	lt
 8006c76:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8006c7a:	3402      	adds	r4, #2
 8006c7c:	9305      	str	r3, [sp, #20]
 8006c7e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006d64 <_vfiprintf_r+0x25c>
 8006c82:	7821      	ldrb	r1, [r4, #0]
 8006c84:	2203      	movs	r2, #3
 8006c86:	4650      	mov	r0, sl
 8006c88:	f7f9 fae2 	bl	8000250 <memchr>
 8006c8c:	b140      	cbz	r0, 8006ca0 <_vfiprintf_r+0x198>
 8006c8e:	2340      	movs	r3, #64	; 0x40
 8006c90:	eba0 000a 	sub.w	r0, r0, sl
 8006c94:	fa03 f000 	lsl.w	r0, r3, r0
 8006c98:	9b04      	ldr	r3, [sp, #16]
 8006c9a:	4303      	orrs	r3, r0
 8006c9c:	3401      	adds	r4, #1
 8006c9e:	9304      	str	r3, [sp, #16]
 8006ca0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ca4:	482c      	ldr	r0, [pc, #176]	; (8006d58 <_vfiprintf_r+0x250>)
 8006ca6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006caa:	2206      	movs	r2, #6
 8006cac:	f7f9 fad0 	bl	8000250 <memchr>
 8006cb0:	2800      	cmp	r0, #0
 8006cb2:	d03f      	beq.n	8006d34 <_vfiprintf_r+0x22c>
 8006cb4:	4b29      	ldr	r3, [pc, #164]	; (8006d5c <_vfiprintf_r+0x254>)
 8006cb6:	bb1b      	cbnz	r3, 8006d00 <_vfiprintf_r+0x1f8>
 8006cb8:	9b03      	ldr	r3, [sp, #12]
 8006cba:	3307      	adds	r3, #7
 8006cbc:	f023 0307 	bic.w	r3, r3, #7
 8006cc0:	3308      	adds	r3, #8
 8006cc2:	9303      	str	r3, [sp, #12]
 8006cc4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006cc6:	443b      	add	r3, r7
 8006cc8:	9309      	str	r3, [sp, #36]	; 0x24
 8006cca:	e767      	b.n	8006b9c <_vfiprintf_r+0x94>
 8006ccc:	fb0c 3202 	mla	r2, ip, r2, r3
 8006cd0:	460c      	mov	r4, r1
 8006cd2:	2001      	movs	r0, #1
 8006cd4:	e7a5      	b.n	8006c22 <_vfiprintf_r+0x11a>
 8006cd6:	2300      	movs	r3, #0
 8006cd8:	3401      	adds	r4, #1
 8006cda:	9305      	str	r3, [sp, #20]
 8006cdc:	4619      	mov	r1, r3
 8006cde:	f04f 0c0a 	mov.w	ip, #10
 8006ce2:	4620      	mov	r0, r4
 8006ce4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006ce8:	3a30      	subs	r2, #48	; 0x30
 8006cea:	2a09      	cmp	r2, #9
 8006cec:	d903      	bls.n	8006cf6 <_vfiprintf_r+0x1ee>
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d0c5      	beq.n	8006c7e <_vfiprintf_r+0x176>
 8006cf2:	9105      	str	r1, [sp, #20]
 8006cf4:	e7c3      	b.n	8006c7e <_vfiprintf_r+0x176>
 8006cf6:	fb0c 2101 	mla	r1, ip, r1, r2
 8006cfa:	4604      	mov	r4, r0
 8006cfc:	2301      	movs	r3, #1
 8006cfe:	e7f0      	b.n	8006ce2 <_vfiprintf_r+0x1da>
 8006d00:	ab03      	add	r3, sp, #12
 8006d02:	9300      	str	r3, [sp, #0]
 8006d04:	462a      	mov	r2, r5
 8006d06:	4b16      	ldr	r3, [pc, #88]	; (8006d60 <_vfiprintf_r+0x258>)
 8006d08:	a904      	add	r1, sp, #16
 8006d0a:	4630      	mov	r0, r6
 8006d0c:	f7fd fd94 	bl	8004838 <_printf_float>
 8006d10:	4607      	mov	r7, r0
 8006d12:	1c78      	adds	r0, r7, #1
 8006d14:	d1d6      	bne.n	8006cc4 <_vfiprintf_r+0x1bc>
 8006d16:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006d18:	07d9      	lsls	r1, r3, #31
 8006d1a:	d405      	bmi.n	8006d28 <_vfiprintf_r+0x220>
 8006d1c:	89ab      	ldrh	r3, [r5, #12]
 8006d1e:	059a      	lsls	r2, r3, #22
 8006d20:	d402      	bmi.n	8006d28 <_vfiprintf_r+0x220>
 8006d22:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006d24:	f7ff f9d0 	bl	80060c8 <__retarget_lock_release_recursive>
 8006d28:	89ab      	ldrh	r3, [r5, #12]
 8006d2a:	065b      	lsls	r3, r3, #25
 8006d2c:	f53f af12 	bmi.w	8006b54 <_vfiprintf_r+0x4c>
 8006d30:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006d32:	e711      	b.n	8006b58 <_vfiprintf_r+0x50>
 8006d34:	ab03      	add	r3, sp, #12
 8006d36:	9300      	str	r3, [sp, #0]
 8006d38:	462a      	mov	r2, r5
 8006d3a:	4b09      	ldr	r3, [pc, #36]	; (8006d60 <_vfiprintf_r+0x258>)
 8006d3c:	a904      	add	r1, sp, #16
 8006d3e:	4630      	mov	r0, r6
 8006d40:	f7fe f806 	bl	8004d50 <_printf_i>
 8006d44:	e7e4      	b.n	8006d10 <_vfiprintf_r+0x208>
 8006d46:	bf00      	nop
 8006d48:	08007300 	.word	0x08007300
 8006d4c:	08007320 	.word	0x08007320
 8006d50:	080072e0 	.word	0x080072e0
 8006d54:	0800749c 	.word	0x0800749c
 8006d58:	080074a6 	.word	0x080074a6
 8006d5c:	08004839 	.word	0x08004839
 8006d60:	08006ae3 	.word	0x08006ae3
 8006d64:	080074a2 	.word	0x080074a2

08006d68 <_sbrk_r>:
 8006d68:	b538      	push	{r3, r4, r5, lr}
 8006d6a:	4d06      	ldr	r5, [pc, #24]	; (8006d84 <_sbrk_r+0x1c>)
 8006d6c:	2300      	movs	r3, #0
 8006d6e:	4604      	mov	r4, r0
 8006d70:	4608      	mov	r0, r1
 8006d72:	602b      	str	r3, [r5, #0]
 8006d74:	f7fa fa80 	bl	8001278 <_sbrk>
 8006d78:	1c43      	adds	r3, r0, #1
 8006d7a:	d102      	bne.n	8006d82 <_sbrk_r+0x1a>
 8006d7c:	682b      	ldr	r3, [r5, #0]
 8006d7e:	b103      	cbz	r3, 8006d82 <_sbrk_r+0x1a>
 8006d80:	6023      	str	r3, [r4, #0]
 8006d82:	bd38      	pop	{r3, r4, r5, pc}
 8006d84:	20000564 	.word	0x20000564

08006d88 <__sread>:
 8006d88:	b510      	push	{r4, lr}
 8006d8a:	460c      	mov	r4, r1
 8006d8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d90:	f000 f9a2 	bl	80070d8 <_read_r>
 8006d94:	2800      	cmp	r0, #0
 8006d96:	bfab      	itete	ge
 8006d98:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006d9a:	89a3      	ldrhlt	r3, [r4, #12]
 8006d9c:	181b      	addge	r3, r3, r0
 8006d9e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006da2:	bfac      	ite	ge
 8006da4:	6563      	strge	r3, [r4, #84]	; 0x54
 8006da6:	81a3      	strhlt	r3, [r4, #12]
 8006da8:	bd10      	pop	{r4, pc}

08006daa <__swrite>:
 8006daa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006dae:	461f      	mov	r7, r3
 8006db0:	898b      	ldrh	r3, [r1, #12]
 8006db2:	05db      	lsls	r3, r3, #23
 8006db4:	4605      	mov	r5, r0
 8006db6:	460c      	mov	r4, r1
 8006db8:	4616      	mov	r6, r2
 8006dba:	d505      	bpl.n	8006dc8 <__swrite+0x1e>
 8006dbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006dc0:	2302      	movs	r3, #2
 8006dc2:	2200      	movs	r2, #0
 8006dc4:	f000 f958 	bl	8007078 <_lseek_r>
 8006dc8:	89a3      	ldrh	r3, [r4, #12]
 8006dca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006dce:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006dd2:	81a3      	strh	r3, [r4, #12]
 8006dd4:	4632      	mov	r2, r6
 8006dd6:	463b      	mov	r3, r7
 8006dd8:	4628      	mov	r0, r5
 8006dda:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006dde:	f000 b869 	b.w	8006eb4 <_write_r>

08006de2 <__sseek>:
 8006de2:	b510      	push	{r4, lr}
 8006de4:	460c      	mov	r4, r1
 8006de6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006dea:	f000 f945 	bl	8007078 <_lseek_r>
 8006dee:	1c43      	adds	r3, r0, #1
 8006df0:	89a3      	ldrh	r3, [r4, #12]
 8006df2:	bf15      	itete	ne
 8006df4:	6560      	strne	r0, [r4, #84]	; 0x54
 8006df6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006dfa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006dfe:	81a3      	strheq	r3, [r4, #12]
 8006e00:	bf18      	it	ne
 8006e02:	81a3      	strhne	r3, [r4, #12]
 8006e04:	bd10      	pop	{r4, pc}

08006e06 <__sclose>:
 8006e06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e0a:	f000 b8f1 	b.w	8006ff0 <_close_r>
	...

08006e10 <__swbuf_r>:
 8006e10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e12:	460e      	mov	r6, r1
 8006e14:	4614      	mov	r4, r2
 8006e16:	4605      	mov	r5, r0
 8006e18:	b118      	cbz	r0, 8006e22 <__swbuf_r+0x12>
 8006e1a:	6983      	ldr	r3, [r0, #24]
 8006e1c:	b90b      	cbnz	r3, 8006e22 <__swbuf_r+0x12>
 8006e1e:	f7ff f8af 	bl	8005f80 <__sinit>
 8006e22:	4b21      	ldr	r3, [pc, #132]	; (8006ea8 <__swbuf_r+0x98>)
 8006e24:	429c      	cmp	r4, r3
 8006e26:	d12b      	bne.n	8006e80 <__swbuf_r+0x70>
 8006e28:	686c      	ldr	r4, [r5, #4]
 8006e2a:	69a3      	ldr	r3, [r4, #24]
 8006e2c:	60a3      	str	r3, [r4, #8]
 8006e2e:	89a3      	ldrh	r3, [r4, #12]
 8006e30:	071a      	lsls	r2, r3, #28
 8006e32:	d52f      	bpl.n	8006e94 <__swbuf_r+0x84>
 8006e34:	6923      	ldr	r3, [r4, #16]
 8006e36:	b36b      	cbz	r3, 8006e94 <__swbuf_r+0x84>
 8006e38:	6923      	ldr	r3, [r4, #16]
 8006e3a:	6820      	ldr	r0, [r4, #0]
 8006e3c:	1ac0      	subs	r0, r0, r3
 8006e3e:	6963      	ldr	r3, [r4, #20]
 8006e40:	b2f6      	uxtb	r6, r6
 8006e42:	4283      	cmp	r3, r0
 8006e44:	4637      	mov	r7, r6
 8006e46:	dc04      	bgt.n	8006e52 <__swbuf_r+0x42>
 8006e48:	4621      	mov	r1, r4
 8006e4a:	4628      	mov	r0, r5
 8006e4c:	f7ff f804 	bl	8005e58 <_fflush_r>
 8006e50:	bb30      	cbnz	r0, 8006ea0 <__swbuf_r+0x90>
 8006e52:	68a3      	ldr	r3, [r4, #8]
 8006e54:	3b01      	subs	r3, #1
 8006e56:	60a3      	str	r3, [r4, #8]
 8006e58:	6823      	ldr	r3, [r4, #0]
 8006e5a:	1c5a      	adds	r2, r3, #1
 8006e5c:	6022      	str	r2, [r4, #0]
 8006e5e:	701e      	strb	r6, [r3, #0]
 8006e60:	6963      	ldr	r3, [r4, #20]
 8006e62:	3001      	adds	r0, #1
 8006e64:	4283      	cmp	r3, r0
 8006e66:	d004      	beq.n	8006e72 <__swbuf_r+0x62>
 8006e68:	89a3      	ldrh	r3, [r4, #12]
 8006e6a:	07db      	lsls	r3, r3, #31
 8006e6c:	d506      	bpl.n	8006e7c <__swbuf_r+0x6c>
 8006e6e:	2e0a      	cmp	r6, #10
 8006e70:	d104      	bne.n	8006e7c <__swbuf_r+0x6c>
 8006e72:	4621      	mov	r1, r4
 8006e74:	4628      	mov	r0, r5
 8006e76:	f7fe ffef 	bl	8005e58 <_fflush_r>
 8006e7a:	b988      	cbnz	r0, 8006ea0 <__swbuf_r+0x90>
 8006e7c:	4638      	mov	r0, r7
 8006e7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006e80:	4b0a      	ldr	r3, [pc, #40]	; (8006eac <__swbuf_r+0x9c>)
 8006e82:	429c      	cmp	r4, r3
 8006e84:	d101      	bne.n	8006e8a <__swbuf_r+0x7a>
 8006e86:	68ac      	ldr	r4, [r5, #8]
 8006e88:	e7cf      	b.n	8006e2a <__swbuf_r+0x1a>
 8006e8a:	4b09      	ldr	r3, [pc, #36]	; (8006eb0 <__swbuf_r+0xa0>)
 8006e8c:	429c      	cmp	r4, r3
 8006e8e:	bf08      	it	eq
 8006e90:	68ec      	ldreq	r4, [r5, #12]
 8006e92:	e7ca      	b.n	8006e2a <__swbuf_r+0x1a>
 8006e94:	4621      	mov	r1, r4
 8006e96:	4628      	mov	r0, r5
 8006e98:	f000 f81e 	bl	8006ed8 <__swsetup_r>
 8006e9c:	2800      	cmp	r0, #0
 8006e9e:	d0cb      	beq.n	8006e38 <__swbuf_r+0x28>
 8006ea0:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8006ea4:	e7ea      	b.n	8006e7c <__swbuf_r+0x6c>
 8006ea6:	bf00      	nop
 8006ea8:	08007300 	.word	0x08007300
 8006eac:	08007320 	.word	0x08007320
 8006eb0:	080072e0 	.word	0x080072e0

08006eb4 <_write_r>:
 8006eb4:	b538      	push	{r3, r4, r5, lr}
 8006eb6:	4d07      	ldr	r5, [pc, #28]	; (8006ed4 <_write_r+0x20>)
 8006eb8:	4604      	mov	r4, r0
 8006eba:	4608      	mov	r0, r1
 8006ebc:	4611      	mov	r1, r2
 8006ebe:	2200      	movs	r2, #0
 8006ec0:	602a      	str	r2, [r5, #0]
 8006ec2:	461a      	mov	r2, r3
 8006ec4:	f7f9 ffe2 	bl	8000e8c <_write>
 8006ec8:	1c43      	adds	r3, r0, #1
 8006eca:	d102      	bne.n	8006ed2 <_write_r+0x1e>
 8006ecc:	682b      	ldr	r3, [r5, #0]
 8006ece:	b103      	cbz	r3, 8006ed2 <_write_r+0x1e>
 8006ed0:	6023      	str	r3, [r4, #0]
 8006ed2:	bd38      	pop	{r3, r4, r5, pc}
 8006ed4:	20000564 	.word	0x20000564

08006ed8 <__swsetup_r>:
 8006ed8:	4b32      	ldr	r3, [pc, #200]	; (8006fa4 <__swsetup_r+0xcc>)
 8006eda:	b570      	push	{r4, r5, r6, lr}
 8006edc:	681d      	ldr	r5, [r3, #0]
 8006ede:	4606      	mov	r6, r0
 8006ee0:	460c      	mov	r4, r1
 8006ee2:	b125      	cbz	r5, 8006eee <__swsetup_r+0x16>
 8006ee4:	69ab      	ldr	r3, [r5, #24]
 8006ee6:	b913      	cbnz	r3, 8006eee <__swsetup_r+0x16>
 8006ee8:	4628      	mov	r0, r5
 8006eea:	f7ff f849 	bl	8005f80 <__sinit>
 8006eee:	4b2e      	ldr	r3, [pc, #184]	; (8006fa8 <__swsetup_r+0xd0>)
 8006ef0:	429c      	cmp	r4, r3
 8006ef2:	d10f      	bne.n	8006f14 <__swsetup_r+0x3c>
 8006ef4:	686c      	ldr	r4, [r5, #4]
 8006ef6:	89a3      	ldrh	r3, [r4, #12]
 8006ef8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006efc:	0719      	lsls	r1, r3, #28
 8006efe:	d42c      	bmi.n	8006f5a <__swsetup_r+0x82>
 8006f00:	06dd      	lsls	r5, r3, #27
 8006f02:	d411      	bmi.n	8006f28 <__swsetup_r+0x50>
 8006f04:	2309      	movs	r3, #9
 8006f06:	6033      	str	r3, [r6, #0]
 8006f08:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006f0c:	81a3      	strh	r3, [r4, #12]
 8006f0e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006f12:	e03e      	b.n	8006f92 <__swsetup_r+0xba>
 8006f14:	4b25      	ldr	r3, [pc, #148]	; (8006fac <__swsetup_r+0xd4>)
 8006f16:	429c      	cmp	r4, r3
 8006f18:	d101      	bne.n	8006f1e <__swsetup_r+0x46>
 8006f1a:	68ac      	ldr	r4, [r5, #8]
 8006f1c:	e7eb      	b.n	8006ef6 <__swsetup_r+0x1e>
 8006f1e:	4b24      	ldr	r3, [pc, #144]	; (8006fb0 <__swsetup_r+0xd8>)
 8006f20:	429c      	cmp	r4, r3
 8006f22:	bf08      	it	eq
 8006f24:	68ec      	ldreq	r4, [r5, #12]
 8006f26:	e7e6      	b.n	8006ef6 <__swsetup_r+0x1e>
 8006f28:	0758      	lsls	r0, r3, #29
 8006f2a:	d512      	bpl.n	8006f52 <__swsetup_r+0x7a>
 8006f2c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006f2e:	b141      	cbz	r1, 8006f42 <__swsetup_r+0x6a>
 8006f30:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006f34:	4299      	cmp	r1, r3
 8006f36:	d002      	beq.n	8006f3e <__swsetup_r+0x66>
 8006f38:	4630      	mov	r0, r6
 8006f3a:	f7ff fcdb 	bl	80068f4 <_free_r>
 8006f3e:	2300      	movs	r3, #0
 8006f40:	6363      	str	r3, [r4, #52]	; 0x34
 8006f42:	89a3      	ldrh	r3, [r4, #12]
 8006f44:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006f48:	81a3      	strh	r3, [r4, #12]
 8006f4a:	2300      	movs	r3, #0
 8006f4c:	6063      	str	r3, [r4, #4]
 8006f4e:	6923      	ldr	r3, [r4, #16]
 8006f50:	6023      	str	r3, [r4, #0]
 8006f52:	89a3      	ldrh	r3, [r4, #12]
 8006f54:	f043 0308 	orr.w	r3, r3, #8
 8006f58:	81a3      	strh	r3, [r4, #12]
 8006f5a:	6923      	ldr	r3, [r4, #16]
 8006f5c:	b94b      	cbnz	r3, 8006f72 <__swsetup_r+0x9a>
 8006f5e:	89a3      	ldrh	r3, [r4, #12]
 8006f60:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006f64:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006f68:	d003      	beq.n	8006f72 <__swsetup_r+0x9a>
 8006f6a:	4621      	mov	r1, r4
 8006f6c:	4630      	mov	r0, r6
 8006f6e:	f7ff f8d1 	bl	8006114 <__smakebuf_r>
 8006f72:	89a0      	ldrh	r0, [r4, #12]
 8006f74:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006f78:	f010 0301 	ands.w	r3, r0, #1
 8006f7c:	d00a      	beq.n	8006f94 <__swsetup_r+0xbc>
 8006f7e:	2300      	movs	r3, #0
 8006f80:	60a3      	str	r3, [r4, #8]
 8006f82:	6963      	ldr	r3, [r4, #20]
 8006f84:	425b      	negs	r3, r3
 8006f86:	61a3      	str	r3, [r4, #24]
 8006f88:	6923      	ldr	r3, [r4, #16]
 8006f8a:	b943      	cbnz	r3, 8006f9e <__swsetup_r+0xc6>
 8006f8c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006f90:	d1ba      	bne.n	8006f08 <__swsetup_r+0x30>
 8006f92:	bd70      	pop	{r4, r5, r6, pc}
 8006f94:	0781      	lsls	r1, r0, #30
 8006f96:	bf58      	it	pl
 8006f98:	6963      	ldrpl	r3, [r4, #20]
 8006f9a:	60a3      	str	r3, [r4, #8]
 8006f9c:	e7f4      	b.n	8006f88 <__swsetup_r+0xb0>
 8006f9e:	2000      	movs	r0, #0
 8006fa0:	e7f7      	b.n	8006f92 <__swsetup_r+0xba>
 8006fa2:	bf00      	nop
 8006fa4:	20000178 	.word	0x20000178
 8006fa8:	08007300 	.word	0x08007300
 8006fac:	08007320 	.word	0x08007320
 8006fb0:	080072e0 	.word	0x080072e0

08006fb4 <__assert_func>:
 8006fb4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006fb6:	4614      	mov	r4, r2
 8006fb8:	461a      	mov	r2, r3
 8006fba:	4b09      	ldr	r3, [pc, #36]	; (8006fe0 <__assert_func+0x2c>)
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	4605      	mov	r5, r0
 8006fc0:	68d8      	ldr	r0, [r3, #12]
 8006fc2:	b14c      	cbz	r4, 8006fd8 <__assert_func+0x24>
 8006fc4:	4b07      	ldr	r3, [pc, #28]	; (8006fe4 <__assert_func+0x30>)
 8006fc6:	9100      	str	r1, [sp, #0]
 8006fc8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006fcc:	4906      	ldr	r1, [pc, #24]	; (8006fe8 <__assert_func+0x34>)
 8006fce:	462b      	mov	r3, r5
 8006fd0:	f000 f81e 	bl	8007010 <fiprintf>
 8006fd4:	f000 f89f 	bl	8007116 <abort>
 8006fd8:	4b04      	ldr	r3, [pc, #16]	; (8006fec <__assert_func+0x38>)
 8006fda:	461c      	mov	r4, r3
 8006fdc:	e7f3      	b.n	8006fc6 <__assert_func+0x12>
 8006fde:	bf00      	nop
 8006fe0:	20000178 	.word	0x20000178
 8006fe4:	080074ad 	.word	0x080074ad
 8006fe8:	080074ba 	.word	0x080074ba
 8006fec:	080074e8 	.word	0x080074e8

08006ff0 <_close_r>:
 8006ff0:	b538      	push	{r3, r4, r5, lr}
 8006ff2:	4d06      	ldr	r5, [pc, #24]	; (800700c <_close_r+0x1c>)
 8006ff4:	2300      	movs	r3, #0
 8006ff6:	4604      	mov	r4, r0
 8006ff8:	4608      	mov	r0, r1
 8006ffa:	602b      	str	r3, [r5, #0]
 8006ffc:	f7f9 ff70 	bl	8000ee0 <_close>
 8007000:	1c43      	adds	r3, r0, #1
 8007002:	d102      	bne.n	800700a <_close_r+0x1a>
 8007004:	682b      	ldr	r3, [r5, #0]
 8007006:	b103      	cbz	r3, 800700a <_close_r+0x1a>
 8007008:	6023      	str	r3, [r4, #0]
 800700a:	bd38      	pop	{r3, r4, r5, pc}
 800700c:	20000564 	.word	0x20000564

08007010 <fiprintf>:
 8007010:	b40e      	push	{r1, r2, r3}
 8007012:	b503      	push	{r0, r1, lr}
 8007014:	4601      	mov	r1, r0
 8007016:	ab03      	add	r3, sp, #12
 8007018:	4805      	ldr	r0, [pc, #20]	; (8007030 <fiprintf+0x20>)
 800701a:	f853 2b04 	ldr.w	r2, [r3], #4
 800701e:	6800      	ldr	r0, [r0, #0]
 8007020:	9301      	str	r3, [sp, #4]
 8007022:	f7ff fd71 	bl	8006b08 <_vfiprintf_r>
 8007026:	b002      	add	sp, #8
 8007028:	f85d eb04 	ldr.w	lr, [sp], #4
 800702c:	b003      	add	sp, #12
 800702e:	4770      	bx	lr
 8007030:	20000178 	.word	0x20000178

08007034 <_fstat_r>:
 8007034:	b538      	push	{r3, r4, r5, lr}
 8007036:	4d07      	ldr	r5, [pc, #28]	; (8007054 <_fstat_r+0x20>)
 8007038:	2300      	movs	r3, #0
 800703a:	4604      	mov	r4, r0
 800703c:	4608      	mov	r0, r1
 800703e:	4611      	mov	r1, r2
 8007040:	602b      	str	r3, [r5, #0]
 8007042:	f7f9 ff9d 	bl	8000f80 <_fstat>
 8007046:	1c43      	adds	r3, r0, #1
 8007048:	d102      	bne.n	8007050 <_fstat_r+0x1c>
 800704a:	682b      	ldr	r3, [r5, #0]
 800704c:	b103      	cbz	r3, 8007050 <_fstat_r+0x1c>
 800704e:	6023      	str	r3, [r4, #0]
 8007050:	bd38      	pop	{r3, r4, r5, pc}
 8007052:	bf00      	nop
 8007054:	20000564 	.word	0x20000564

08007058 <_isatty_r>:
 8007058:	b538      	push	{r3, r4, r5, lr}
 800705a:	4d06      	ldr	r5, [pc, #24]	; (8007074 <_isatty_r+0x1c>)
 800705c:	2300      	movs	r3, #0
 800705e:	4604      	mov	r4, r0
 8007060:	4608      	mov	r0, r1
 8007062:	602b      	str	r3, [r5, #0]
 8007064:	f7f9 fefc 	bl	8000e60 <_isatty>
 8007068:	1c43      	adds	r3, r0, #1
 800706a:	d102      	bne.n	8007072 <_isatty_r+0x1a>
 800706c:	682b      	ldr	r3, [r5, #0]
 800706e:	b103      	cbz	r3, 8007072 <_isatty_r+0x1a>
 8007070:	6023      	str	r3, [r4, #0]
 8007072:	bd38      	pop	{r3, r4, r5, pc}
 8007074:	20000564 	.word	0x20000564

08007078 <_lseek_r>:
 8007078:	b538      	push	{r3, r4, r5, lr}
 800707a:	4d07      	ldr	r5, [pc, #28]	; (8007098 <_lseek_r+0x20>)
 800707c:	4604      	mov	r4, r0
 800707e:	4608      	mov	r0, r1
 8007080:	4611      	mov	r1, r2
 8007082:	2200      	movs	r2, #0
 8007084:	602a      	str	r2, [r5, #0]
 8007086:	461a      	mov	r2, r3
 8007088:	f7f9 ff41 	bl	8000f0e <_lseek>
 800708c:	1c43      	adds	r3, r0, #1
 800708e:	d102      	bne.n	8007096 <_lseek_r+0x1e>
 8007090:	682b      	ldr	r3, [r5, #0]
 8007092:	b103      	cbz	r3, 8007096 <_lseek_r+0x1e>
 8007094:	6023      	str	r3, [r4, #0]
 8007096:	bd38      	pop	{r3, r4, r5, pc}
 8007098:	20000564 	.word	0x20000564

0800709c <__ascii_mbtowc>:
 800709c:	b082      	sub	sp, #8
 800709e:	b901      	cbnz	r1, 80070a2 <__ascii_mbtowc+0x6>
 80070a0:	a901      	add	r1, sp, #4
 80070a2:	b142      	cbz	r2, 80070b6 <__ascii_mbtowc+0x1a>
 80070a4:	b14b      	cbz	r3, 80070ba <__ascii_mbtowc+0x1e>
 80070a6:	7813      	ldrb	r3, [r2, #0]
 80070a8:	600b      	str	r3, [r1, #0]
 80070aa:	7812      	ldrb	r2, [r2, #0]
 80070ac:	1e10      	subs	r0, r2, #0
 80070ae:	bf18      	it	ne
 80070b0:	2001      	movne	r0, #1
 80070b2:	b002      	add	sp, #8
 80070b4:	4770      	bx	lr
 80070b6:	4610      	mov	r0, r2
 80070b8:	e7fb      	b.n	80070b2 <__ascii_mbtowc+0x16>
 80070ba:	f06f 0001 	mvn.w	r0, #1
 80070be:	e7f8      	b.n	80070b2 <__ascii_mbtowc+0x16>

080070c0 <__malloc_lock>:
 80070c0:	4801      	ldr	r0, [pc, #4]	; (80070c8 <__malloc_lock+0x8>)
 80070c2:	f7ff b800 	b.w	80060c6 <__retarget_lock_acquire_recursive>
 80070c6:	bf00      	nop
 80070c8:	20000558 	.word	0x20000558

080070cc <__malloc_unlock>:
 80070cc:	4801      	ldr	r0, [pc, #4]	; (80070d4 <__malloc_unlock+0x8>)
 80070ce:	f7fe bffb 	b.w	80060c8 <__retarget_lock_release_recursive>
 80070d2:	bf00      	nop
 80070d4:	20000558 	.word	0x20000558

080070d8 <_read_r>:
 80070d8:	b538      	push	{r3, r4, r5, lr}
 80070da:	4d07      	ldr	r5, [pc, #28]	; (80070f8 <_read_r+0x20>)
 80070dc:	4604      	mov	r4, r0
 80070de:	4608      	mov	r0, r1
 80070e0:	4611      	mov	r1, r2
 80070e2:	2200      	movs	r2, #0
 80070e4:	602a      	str	r2, [r5, #0]
 80070e6:	461a      	mov	r2, r3
 80070e8:	f7f9 ff22 	bl	8000f30 <_read>
 80070ec:	1c43      	adds	r3, r0, #1
 80070ee:	d102      	bne.n	80070f6 <_read_r+0x1e>
 80070f0:	682b      	ldr	r3, [r5, #0]
 80070f2:	b103      	cbz	r3, 80070f6 <_read_r+0x1e>
 80070f4:	6023      	str	r3, [r4, #0]
 80070f6:	bd38      	pop	{r3, r4, r5, pc}
 80070f8:	20000564 	.word	0x20000564

080070fc <__ascii_wctomb>:
 80070fc:	b149      	cbz	r1, 8007112 <__ascii_wctomb+0x16>
 80070fe:	2aff      	cmp	r2, #255	; 0xff
 8007100:	bf85      	ittet	hi
 8007102:	238a      	movhi	r3, #138	; 0x8a
 8007104:	6003      	strhi	r3, [r0, #0]
 8007106:	700a      	strbls	r2, [r1, #0]
 8007108:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800710c:	bf98      	it	ls
 800710e:	2001      	movls	r0, #1
 8007110:	4770      	bx	lr
 8007112:	4608      	mov	r0, r1
 8007114:	4770      	bx	lr

08007116 <abort>:
 8007116:	b508      	push	{r3, lr}
 8007118:	2006      	movs	r0, #6
 800711a:	f000 f82b 	bl	8007174 <raise>
 800711e:	2001      	movs	r0, #1
 8007120:	f000 f854 	bl	80071cc <_exit>

08007124 <_raise_r>:
 8007124:	291f      	cmp	r1, #31
 8007126:	b538      	push	{r3, r4, r5, lr}
 8007128:	4604      	mov	r4, r0
 800712a:	460d      	mov	r5, r1
 800712c:	d904      	bls.n	8007138 <_raise_r+0x14>
 800712e:	2316      	movs	r3, #22
 8007130:	6003      	str	r3, [r0, #0]
 8007132:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007136:	bd38      	pop	{r3, r4, r5, pc}
 8007138:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800713a:	b112      	cbz	r2, 8007142 <_raise_r+0x1e>
 800713c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007140:	b94b      	cbnz	r3, 8007156 <_raise_r+0x32>
 8007142:	4620      	mov	r0, r4
 8007144:	f000 f830 	bl	80071a8 <_getpid_r>
 8007148:	462a      	mov	r2, r5
 800714a:	4601      	mov	r1, r0
 800714c:	4620      	mov	r0, r4
 800714e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007152:	f000 b817 	b.w	8007184 <_kill_r>
 8007156:	2b01      	cmp	r3, #1
 8007158:	d00a      	beq.n	8007170 <_raise_r+0x4c>
 800715a:	1c59      	adds	r1, r3, #1
 800715c:	d103      	bne.n	8007166 <_raise_r+0x42>
 800715e:	2316      	movs	r3, #22
 8007160:	6003      	str	r3, [r0, #0]
 8007162:	2001      	movs	r0, #1
 8007164:	e7e7      	b.n	8007136 <_raise_r+0x12>
 8007166:	2400      	movs	r4, #0
 8007168:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800716c:	4628      	mov	r0, r5
 800716e:	4798      	blx	r3
 8007170:	2000      	movs	r0, #0
 8007172:	e7e0      	b.n	8007136 <_raise_r+0x12>

08007174 <raise>:
 8007174:	4b02      	ldr	r3, [pc, #8]	; (8007180 <raise+0xc>)
 8007176:	4601      	mov	r1, r0
 8007178:	6818      	ldr	r0, [r3, #0]
 800717a:	f7ff bfd3 	b.w	8007124 <_raise_r>
 800717e:	bf00      	nop
 8007180:	20000178 	.word	0x20000178

08007184 <_kill_r>:
 8007184:	b538      	push	{r3, r4, r5, lr}
 8007186:	4d07      	ldr	r5, [pc, #28]	; (80071a4 <_kill_r+0x20>)
 8007188:	2300      	movs	r3, #0
 800718a:	4604      	mov	r4, r0
 800718c:	4608      	mov	r0, r1
 800718e:	4611      	mov	r1, r2
 8007190:	602b      	str	r3, [r5, #0]
 8007192:	f000 f813 	bl	80071bc <_kill>
 8007196:	1c43      	adds	r3, r0, #1
 8007198:	d102      	bne.n	80071a0 <_kill_r+0x1c>
 800719a:	682b      	ldr	r3, [r5, #0]
 800719c:	b103      	cbz	r3, 80071a0 <_kill_r+0x1c>
 800719e:	6023      	str	r3, [r4, #0]
 80071a0:	bd38      	pop	{r3, r4, r5, pc}
 80071a2:	bf00      	nop
 80071a4:	20000564 	.word	0x20000564

080071a8 <_getpid_r>:
 80071a8:	f000 b800 	b.w	80071ac <_getpid>

080071ac <_getpid>:
 80071ac:	4b02      	ldr	r3, [pc, #8]	; (80071b8 <_getpid+0xc>)
 80071ae:	2258      	movs	r2, #88	; 0x58
 80071b0:	601a      	str	r2, [r3, #0]
 80071b2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80071b6:	4770      	bx	lr
 80071b8:	20000564 	.word	0x20000564

080071bc <_kill>:
 80071bc:	4b02      	ldr	r3, [pc, #8]	; (80071c8 <_kill+0xc>)
 80071be:	2258      	movs	r2, #88	; 0x58
 80071c0:	601a      	str	r2, [r3, #0]
 80071c2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80071c6:	4770      	bx	lr
 80071c8:	20000564 	.word	0x20000564

080071cc <_exit>:
 80071cc:	e7fe      	b.n	80071cc <_exit>
	...

080071d0 <_init>:
 80071d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071d2:	bf00      	nop
 80071d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80071d6:	bc08      	pop	{r3}
 80071d8:	469e      	mov	lr, r3
 80071da:	4770      	bx	lr

080071dc <_fini>:
 80071dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071de:	bf00      	nop
 80071e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80071e2:	bc08      	pop	{r3}
 80071e4:	469e      	mov	lr, r3
 80071e6:	4770      	bx	lr
