#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001ee87214640 .scope module, "top_test" "top_test" 2 5;
 .timescale -9 -12;
P_000001ee87219350 .param/l "BIT_WIDTH" 0 2 12, +C4<00000000000000000000000000100000>;
P_000001ee87219388 .param/l "BYTE_SIZE" 0 2 13, +C4<00000000000000000000000000001000>;
P_000001ee872193c0 .param/l "CYCLE" 0 2 8, +C4<00000000000000000000000000001010>;
P_000001ee872193f8 .param/l "DMEM_LATENCY" 0 2 15, +C4<00000000000000000000000000000001>;
P_000001ee87219430 .param/l "DMEM_SIZE" 0 2 19, +C4<00000000011110100001001000000000>;
P_000001ee87219468 .param/l "DMEM_START" 0 2 17, C4<00001000000000000000000000000000>;
P_000001ee872194a0 .param/l "EXIT_ADDR" 0 2 21, C4<11111111000000000000000000000000>;
P_000001ee872194d8 .param/l "HALF_CYCLE" 0 2 9, +C4<00000000000000000000000000000101>;
P_000001ee87219510 .param/l "IMEM_LATENCY" 0 2 14, +C4<00000000000000000000000000000001>;
P_000001ee87219548 .param/l "IMEM_SIZE" 0 2 18, +C4<00000000011110100001001000000000>;
P_000001ee87219580 .param/l "IMEM_START" 0 2 16, C4<00000000000000000000000000000000>;
P_000001ee872195b8 .param/l "SKEW" 0 2 11, +C4<00000000000000000000000000000010>;
P_000001ee872195f0 .param/l "STB" 0 2 10, +C4<00000000000000000000000000001000>;
P_000001ee87219628 .param/l "STDOUT_ADDR" 0 2 20, C4<11110000000000000000000000000000>;
v000001ee8727f650_0 .var "ACKD_n", 0 0;
v000001ee8727f6f0_0 .var "ACKI_n", 0 0;
v000001ee8727ee30_0 .var/i "CDLL", 31 0;
v000001ee8727f8d0_0 .var/i "CDSL", 31 0;
v000001ee8727f970_0 .var/i "CIL", 31 0;
v000001ee8727fa10_0 .net "DAD", 31 0, L_000001ee8720fb40;  1 drivers
v000001ee8727fab0 .array "DATA_Dmem", 142217728 134217728, 7 0;
v000001ee8727fe70 .array "DATA_Imem", 8000000 0, 7 0;
v000001ee87280230_0 .net "DDT", 31 0, L_000001ee8720fad0;  1 drivers
v000001ee8727fbf0_0 .var "Daddr", 31 0;
v000001ee8727ffb0_0 .var/i "Dmem_data", 31 0;
L_000001ee87289bb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ee872800f0_0 .net "IACK_n", 0 0, L_000001ee87289bb8;  1 drivers
v000001ee872802d0_0 .net "IAD", 31 0, L_000001ee8720f910;  1 drivers
v000001ee87281d40_0 .var "IDT", 31 0;
v000001ee87281340_0 .var "Iaddr", 31 0;
v000001ee87280e40_0 .var/i "Imem_data", 31 0;
v000001ee87280ee0_0 .net "MREQ", 0 0, L_000001ee87210080;  1 drivers
v000001ee87282600_0 .var/i "Max_Daddr", 31 0;
v000001ee87280f80_0 .var "OINT_n", 2 0;
v000001ee872826a0_0 .var/i "Reg_data", 31 0;
v000001ee87281a20_0 .var "Reg_temp", 31 0;
v000001ee87281700_0 .net "SIZE", 1 0, L_000001ee87281fc0;  1 drivers
v000001ee872822e0_0 .net "WRITE", 0 0, L_000001ee8720f980;  1 drivers
v000001ee87281020_0 .var "clk", 0 0;
v000001ee87282240_0 .var/i "i", 31 0;
v000001ee87280c60_0 .var "rst", 0 0;
S_000001ee86e62f30 .scope task, "dump_task1" "dump_task1" 2 250, 2 250 0, S_000001ee87214640;
 .timescale -9 -12;
TD_top_test.dump_task1 ;
    %vpi_func 2 252 "$fopen" 32, "./Imem_out.dat" {0 0 0};
    %store/vec4 v000001ee87280e40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ee87282240_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001ee87282240_0;
    %cmpi/u 8000000, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000001ee87282240_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001ee8727fe70, 4;
    %load/vec4 v000001ee87282240_0;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001ee8727fe70, 4;
    %load/vec4 v000001ee87282240_0;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001ee8727fe70, 4;
    %vpi_call 2 255 "$fwrite", v000001ee87280e40_0, "%h :%h %h %h %h\012", v000001ee87282240_0, &A<v000001ee8727fe70, v000001ee87282240_0 >, S<2,vec4,u8>, S<1,vec4,u8>, S<0,vec4,u8> {3 0 0};
    %load/vec4 v000001ee87282240_0;
    %addi 4, 0, 32;
    %store/vec4 v000001ee87282240_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 2 257 "$fclose", v000001ee87280e40_0 {0 0 0};
    %vpi_func 2 258 "$fopen" 32, "./Dmem_out.dat" {0 0 0};
    %store/vec4 v000001ee8727ffb0_0, 0, 32;
    %pushi/vec4 134217728, 0, 32;
    %store/vec4 v000001ee87282240_0, 0, 32;
T_0.2 ;
    %load/vec4 v000001ee87282240_0;
    %cmpi/u 142217728, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_0.3, 5;
    %load/vec4 v000001ee87282240_0;
    %subi 134217728, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001ee8727fab0, 4;
    %load/vec4 v000001ee87282240_0;
    %addi 1, 0, 32;
    %subi 134217728, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001ee8727fab0, 4;
    %load/vec4 v000001ee87282240_0;
    %addi 2, 0, 32;
    %subi 134217728, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001ee8727fab0, 4;
    %load/vec4 v000001ee87282240_0;
    %addi 3, 0, 32;
    %subi 134217728, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001ee8727fab0, 4;
    %vpi_call 2 261 "$fwrite", v000001ee8727ffb0_0, "%h :%h %h %h %h\012", v000001ee87282240_0, S<3,vec4,u8>, S<2,vec4,u8>, S<1,vec4,u8>, S<0,vec4,u8> {4 0 0};
    %load/vec4 v000001ee87282240_0;
    %addi 4, 0, 32;
    %store/vec4 v000001ee87282240_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %vpi_call 2 263 "$fclose", v000001ee8727ffb0_0 {0 0 0};
    %vpi_func 2 265 "$fopen" 32, "./Reg_out.dat" {0 0 0};
    %store/vec4 v000001ee872826a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ee87282240_0, 0, 32;
T_0.4 ;
    %load/vec4 v000001ee87282240_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.5, 5;
    %load/vec4 v000001ee87274af0_0;
    %load/vec4 v000001ee87282240_0;
    %muli 32, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %pad/u 32;
    %store/vec4 v000001ee87281a20_0, 0, 32;
    %vpi_call 2 269 "$fwrite", v000001ee872826a0_0, "%d:%h\012", v000001ee87282240_0, v000001ee87281a20_0 {0 0 0};
    %load/vec4 v000001ee87282240_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ee87282240_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %vpi_call 2 271 "$fclose", v000001ee872826a0_0 {0 0 0};
    %end;
S_000001ee86e630c0 .scope task, "fetch_task1" "fetch_task1" 2 132, 2 132 0, S_000001ee87214640;
 .timescale -9 -12;
TD_top_test.fetch_task1 ;
    %load/vec4 v000001ee8727f970_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ee8727f970_0, 0, 32;
    %load/vec4 v000001ee8727f970_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %ix/getv 4, v000001ee87281340_0;
    %load/vec4a v000001ee8727fe70, 4;
    %load/vec4 v000001ee87281340_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001ee8727fe70, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ee87281340_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001ee8727fe70, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ee87281340_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001ee8727fe70, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001ee87281d40_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ee8727f6f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ee8727f970_0, 0, 32;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001ee87281d40_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ee8727f6f0_0, 0, 1;
T_1.7 ;
    %end;
S_000001ee86e4d990 .scope task, "load_task1" "load_task1" 2 149, 2 149 0, S_000001ee87214640;
 .timescale -9 -12;
TD_top_test.load_task1 ;
    %load/vec4 v000001ee8727d8c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %load/vec4 v000001ee87280550_0;
    %nor/r;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v000001ee87282600_0;
    %load/vec4 v000001ee8727fbf0_0;
    %cmp/u;
    %jmp/0xz  T_2.11, 5;
    %load/vec4 v000001ee8727fbf0_0;
    %store/vec4 v000001ee87282600_0, 0, 32;
T_2.11 ;
    %load/vec4 v000001ee8727ee30_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ee8727ee30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ee8727f8d0_0, 0, 32;
    %load/vec4 v000001ee8727ee30_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.13, 4;
    %load/vec4 v000001ee87281700_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_2.15, 4;
    %load/vec4 v000001ee8727fbf0_0;
    %subi 134217728, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001ee8727fab0, 4;
    %load/vec4 v000001ee8727fbf0_0;
    %addi 1, 0, 32;
    %subi 134217728, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001ee8727fab0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ee8727fbf0_0;
    %addi 2, 0, 32;
    %subi 134217728, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001ee8727fab0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ee8727fbf0_0;
    %addi 3, 0, 32;
    %subi 134217728, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001ee8727fab0, 4;
    %concat/vec4; draw_concat_vec4
    %force/vec4 v000001ee87280230_0;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v000001ee87281700_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_2.17, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000001ee8727fbf0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 2, 0, 2;
    %load/vec4 v000001ee8727fbf0_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %sub;
    %subi 134217728, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001ee8727fab0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ee8727fbf0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 2, 0, 2;
    %load/vec4 v000001ee8727fbf0_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %sub;
    %addi 1, 0, 32;
    %subi 134217728, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001ee8727fab0, 4;
    %concat/vec4; draw_concat_vec4
    %force/vec4 v000001ee87280230_0;
    %jmp T_2.18;
T_2.17 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000001ee8727fbf0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 3, 0, 2;
    %load/vec4 v000001ee8727fbf0_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %sub;
    %subi 134217728, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001ee8727fab0, 4;
    %concat/vec4; draw_concat_vec4
    %force/vec4 v000001ee87280230_0;
T_2.18 ;
T_2.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ee8727f650_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ee8727ee30_0, 0, 32;
    %jmp T_2.14;
T_2.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ee8727f650_0, 0, 1;
T_2.14 ;
T_2.8 ;
    %end;
S_000001ee86e4db20 .scope task, "store_task1" "store_task1" 2 190, 2 190 0, S_000001ee87214640;
 .timescale -9 -12;
TD_top_test.store_task1 ;
    %load/vec4 v000001ee8727d8c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.21, 9;
    %load/vec4 v000001ee87280550_0;
    %and;
T_3.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.19, 8;
    %load/vec4 v000001ee8727fbf0_0;
    %cmpi/e 4278190080, 0, 32;
    %jmp/0xz  T_3.22, 4;
    %vpi_call 2 197 "$display", "\012Exited by program." {0 0 0};
    %fork TD_top_test.dump_task1, S_000001ee86e62f30;
    %join;
    %vpi_call 2 199 "$finish" {0 0 0};
    %jmp T_3.23;
T_3.22 ;
    %load/vec4 v000001ee8727fbf0_0;
    %cmpi/ne 4026531840, 0, 32;
    %jmp/0xz  T_3.24, 4;
    %load/vec4 v000001ee87282600_0;
    %load/vec4 v000001ee8727fbf0_0;
    %cmp/u;
    %jmp/0xz  T_3.26, 5;
    %load/vec4 v000001ee8727fbf0_0;
    %store/vec4 v000001ee87282600_0, 0, 32;
T_3.26 ;
T_3.24 ;
T_3.23 ;
    %load/vec4 v000001ee8727f8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ee8727f8d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ee8727ee30_0, 0, 32;
    %load/vec4 v000001ee8727f8d0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.28, 4;
    %load/vec4 v000001ee87281700_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_3.30, 4;
    %load/vec4 v000001ee87280230_0;
    %parti/s 8, 24, 6;
    %load/vec4 v000001ee8727fbf0_0;
    %subi 134217728, 0, 32;
    %ix/vec4 4;
    %store/vec4a v000001ee8727fab0, 4, 0;
    %load/vec4 v000001ee87280230_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000001ee8727fbf0_0;
    %addi 1, 0, 32;
    %subi 134217728, 0, 32;
    %ix/vec4 4;
    %store/vec4a v000001ee8727fab0, 4, 0;
    %load/vec4 v000001ee87280230_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000001ee8727fbf0_0;
    %addi 2, 0, 32;
    %subi 134217728, 0, 32;
    %ix/vec4 4;
    %store/vec4a v000001ee8727fab0, 4, 0;
    %load/vec4 v000001ee87280230_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000001ee8727fbf0_0;
    %addi 3, 0, 32;
    %subi 134217728, 0, 32;
    %ix/vec4 4;
    %store/vec4a v000001ee8727fab0, 4, 0;
    %jmp T_3.31;
T_3.30 ;
    %load/vec4 v000001ee87281700_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_3.32, 4;
    %load/vec4 v000001ee87280230_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000001ee8727fbf0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 2, 0, 2;
    %load/vec4 v000001ee8727fbf0_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %sub;
    %subi 134217728, 0, 32;
    %ix/vec4 4;
    %store/vec4a v000001ee8727fab0, 4, 0;
    %load/vec4 v000001ee87280230_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000001ee8727fbf0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 2, 0, 2;
    %load/vec4 v000001ee8727fbf0_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %sub;
    %addi 1, 0, 32;
    %subi 134217728, 0, 32;
    %ix/vec4 4;
    %store/vec4a v000001ee8727fab0, 4, 0;
    %jmp T_3.33;
T_3.32 ;
    %load/vec4 v000001ee8727fbf0_0;
    %cmpi/e 4026531840, 0, 32;
    %jmp/0xz  T_3.34, 4;
    %vpi_call 2 230 "$write", "%c", &PV<v000001ee87280230_0, 0, 8> {0 0 0};
    %jmp T_3.35;
T_3.34 ;
    %load/vec4 v000001ee87280230_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000001ee8727fbf0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 3, 0, 2;
    %load/vec4 v000001ee8727fbf0_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %sub;
    %subi 134217728, 0, 32;
    %ix/vec4 4;
    %store/vec4a v000001ee8727fab0, 4, 0;
T_3.35 ;
T_3.33 ;
T_3.31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ee8727f650_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ee8727f8d0_0, 0, 32;
    %jmp T_3.29;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ee8727f650_0, 0, 1;
T_3.29 ;
T_3.19 ;
    %end;
S_000001ee86e44300 .scope module, "u_top_1" "top" 2 49, 3 15 0, S_000001ee87214640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ACKD_n";
    .port_info 3 /INPUT 1 "ACKI_n";
    .port_info 4 /INPUT 32 "IDT";
    .port_info 5 /INPUT 3 "OINT_n";
    .port_info 6 /OUTPUT 32 "IAD";
    .port_info 7 /OUTPUT 32 "DAD";
    .port_info 8 /OUTPUT 1 "MREQ";
    .port_info 9 /OUTPUT 1 "WRITE";
    .port_info 10 /OUTPUT 2 "SIZE";
    .port_info 11 /OUTPUT 1 "IACK_n";
    .port_info 12 /INOUT 32 "DDT";
L_000001ee8720fad0 .functor BUFZ 32, L_000001ee872e4630, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ee8720f440 .functor BUFZ 32, L_000001ee8720fad0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ee8720f910 .functor BUFZ 32, v000001ee8727e040_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ee8720fb40 .functor BUFZ 32, L_000001ee872810c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ee87210080 .functor BUFZ 1, L_000001ee87281660, C4<0>, C4<0>, C4<0>;
L_000001ee8720f980 .functor BUFZ 1, L_000001ee87281480, C4<0>, C4<0>, C4<0>;
L_000001ee8720fec0 .functor BUFZ 32, v000001ee87281d40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ee8720f4b0 .functor NOT 1, L_000001ee87282740, C4<0>, C4<0>, C4<0>;
v000001ee8727e400_0 .net "ACKD_n", 0 0, v000001ee8727f650_0;  1 drivers
v000001ee8727ea40_0 .net "ACKI_n", 0 0, v000001ee8727f6f0_0;  1 drivers
v000001ee8727cd80_0 .net "DAD", 31 0, L_000001ee8720fb40;  alias, 1 drivers
v000001ee8727d320_0 .net "DDT", 31 0, L_000001ee8720fad0;  alias, 1 drivers
v000001ee8727d3c0_0 .net "IACK_n", 0 0, L_000001ee87289bb8;  alias, 1 drivers
v000001ee8727d640_0 .net "IAD", 31 0, L_000001ee8720f910;  alias, 1 drivers
v000001ee8727d6e0_0 .net "IDT", 31 0, v000001ee87281d40_0;  1 drivers
v000001ee8727d8c0_0 .net "MREQ", 0 0, L_000001ee87210080;  alias, 1 drivers
v000001ee8727d960_0 .net "OINT_n", 2 0, v000001ee87280f80_0;  1 drivers
v000001ee87280370_0 .net "SIZE", 1 0, L_000001ee87281fc0;  alias, 1 drivers
v000001ee87280550_0 .net "WRITE", 0 0, L_000001ee8720f980;  alias, 1 drivers
v000001ee872805f0_0 .net "alu_op", 2 0, L_000001ee87282060;  1 drivers
v000001ee8727ef70_0 .net "alu_out_data", 31 0, L_000001ee872810c0;  1 drivers
v000001ee8727f0b0_0 .net "alu_src", 0 0, L_000001ee872824c0;  1 drivers
v000001ee87280690_0 .net "branch", 0 0, L_000001ee87281160;  1 drivers
v000001ee8727f290_0 .net "clk", 0 0, v000001ee87281020_0;  1 drivers
v000001ee8727f330_0 .net "funct3", 2 0, L_000001ee87282100;  1 drivers
v000001ee872809b0_0 .net "funct7", 6 0, L_000001ee87282380;  1 drivers
v000001ee87280410_0 .net "imm", 31 0, L_000001ee872812a0;  1 drivers
v000001ee87280730_0 .net "jalr", 0 0, L_000001ee872829c0;  1 drivers
v000001ee87280a50_0 .net "jump", 0 0, L_000001ee87281e80;  1 drivers
v000001ee872804b0_0 .net "mem_data", 31 0, L_000001ee8720f440;  1 drivers
v000001ee8727f3d0_0 .net "mem_read", 0 0, L_000001ee87281660;  1 drivers
v000001ee8727ec50_0 .net "mem_to_reg", 0 0, L_000001ee872813e0;  1 drivers
v000001ee8727f790_0 .net "mem_write", 0 0, L_000001ee87281480;  1 drivers
v000001ee8727f5b0_0 .net "muxAlu_out_data", 31 0, L_000001ee87281b60;  1 drivers
v000001ee8727f010_0 .net "muxPcSrc_out_data", 31 0, L_000001ee87282920;  1 drivers
v000001ee8727fb50_0 .net "opcode", 6 0, L_000001ee872815c0;  1 drivers
v000001ee8727eed0_0 .net "order_data", 31 0, L_000001ee8720fec0;  1 drivers
v000001ee8727fd30_0 .net "overflow", 0 0, L_000001ee8720fa60;  1 drivers
v000001ee87280190_0 .net "pc_ctr", 0 0, L_000001ee87282880;  1 drivers
v000001ee8727f150_0 .net "pc_in_data", 31 0, L_000001ee87280d00;  1 drivers
v000001ee872807d0_0 .net "pc_out_data", 31 0, v000001ee8727e040_0;  1 drivers
v000001ee8727f1f0_0 .net "plusFour_out_data", 31 0, L_000001ee87281520;  1 drivers
v000001ee87280910_0 .net "plusOffset_out_data", 31 0, L_000001ee872817a0;  1 drivers
v000001ee8727f830_0 .net "rd", 4 0, L_000001ee87281de0;  1 drivers
v000001ee87280870_0 .net "reg_data1", 31 0, L_000001ee872e57b0;  1 drivers
v000001ee8727f470_0 .net "reg_data2", 31 0, L_000001ee872e4630;  1 drivers
v000001ee87280050_0 .net "reg_write", 0 0, L_000001ee87282740;  1 drivers
v000001ee8727ebb0_0 .net "rs1", 4 0, L_000001ee87281ac0;  1 drivers
v000001ee8727f510_0 .net "rs2", 4 0, L_000001ee87281200;  1 drivers
v000001ee8727ecf0_0 .net "rst", 0 0, v000001ee87280c60_0;  1 drivers
v000001ee8727ff10_0 .net "s_slt", 0 0, L_000001ee87210010;  1 drivers
v000001ee8727fc90_0 .net "srcMem_out_data", 31 0, L_000001ee87280da0;  1 drivers
v000001ee8727ed90_0 .net "u_slt", 0 0, L_000001ee8720fbb0;  1 drivers
v000001ee8727fdd0_0 .net "zero", 0 0, L_000001ee87281ca0;  1 drivers
L_000001ee87281fc0 .ufunc/vec4 TD_top_test.u_top_1.size, 2, L_000001ee87282100 (v000001ee872776e0_0) S_000001ee86e29510;
S_000001ee86e44490 .scope module, "register" "rf32x32" 3 202, 4 7 0, S_000001ee86e44300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "wr_n";
    .port_info 3 /INPUT 5 "rd1_addr";
    .port_info 4 /INPUT 5 "rd2_addr";
    .port_info 5 /INPUT 5 "wr_addr";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /OUTPUT 32 "data1_out";
    .port_info 8 /OUTPUT 32 "data2_out";
P_000001ee87214250 .param/l "bit_width_depth" 0 4 21, +C4<00000000000000000000000000000101>;
P_000001ee87214288 .param/l "data_width" 0 4 19, +C4<00000000000000000000000000100000>;
P_000001ee872142c0 .param/l "depth" 0 4 20, +C4<00000000000000000000000000100000>;
P_000001ee872142f8 .param/l "rst_mode" 0 4 22, +C4<00000000000000000000000000000000>;
L_000001ee8720fd00 .functor NOT 1, v000001ee87281020_0, C4<0>, C4<0>, C4<0>;
L_000001ee87289e40 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ee872758b0_0 .net/2u *"_ivl_10", 31 0, L_000001ee87289e40;  1 drivers
v000001ee872745f0_0 .net *"_ivl_3", 0 0, L_000001ee872e4810;  1 drivers
L_000001ee87289df8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ee87274b90_0 .net/2u *"_ivl_4", 31 0, L_000001ee87289df8;  1 drivers
v000001ee87274730_0 .net *"_ivl_9", 0 0, L_000001ee872e5670;  1 drivers
v000001ee872751d0_0 .net "clk", 0 0, v000001ee87281020_0;  alias, 1 drivers
v000001ee872747d0_0 .net "clk_inv", 0 0, L_000001ee8720fd00;  1 drivers
v000001ee87274c30_0 .net "data1_out", 31 0, L_000001ee872e57b0;  alias, 1 drivers
v000001ee87274d70_0 .net "data2_out", 31 0, L_000001ee872e4630;  alias, 1 drivers
v000001ee87277640_0 .net "data_in", 31 0, L_000001ee87280da0;  alias, 1 drivers
v000001ee872773c0_0 .net "ram_data1_out", 31 0, L_000001ee872e49f0;  1 drivers
v000001ee87277140_0 .net "ram_data2_out", 31 0, L_000001ee872e5490;  1 drivers
v000001ee87275c00_0 .net "rd1_addr", 4 0, L_000001ee87281ac0;  alias, 1 drivers
v000001ee872770a0_0 .net "rd2_addr", 4 0, L_000001ee87281200;  alias, 1 drivers
v000001ee87276920_0 .net "reset", 0 0, v000001ee87280c60_0;  alias, 1 drivers
v000001ee87276740_0 .net "wr_addr", 4 0, L_000001ee87281de0;  alias, 1 drivers
v000001ee87277280_0 .net "wr_n", 0 0, L_000001ee8720f4b0;  1 drivers
L_000001ee872e4810 .reduce/or L_000001ee87281ac0;
L_000001ee872e57b0 .functor MUXZ 32, L_000001ee87289df8, L_000001ee872e49f0, L_000001ee872e4810, C4<>;
L_000001ee872e5670 .reduce/or L_000001ee87281200;
L_000001ee872e4630 .functor MUXZ 32, L_000001ee87289e40, L_000001ee872e5490, L_000001ee872e5670, C4<>;
S_000001ee86e13f30 .scope module, "u_DW_ram_2r_w_s_dff" "DW_ram_2r_w_s_dff" 4 50, 5 47 0, S_000001ee86e44490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "cs_n";
    .port_info 3 /INPUT 1 "wr_n";
    .port_info 4 /INPUT 5 "rd1_addr";
    .port_info 5 /INPUT 5 "rd2_addr";
    .port_info 6 /INPUT 5 "wr_addr";
    .port_info 7 /INPUT 32 "data_in";
    .port_info 8 /OUTPUT 32 "data_rd1_out";
    .port_info 9 /OUTPUT 32 "data_rd2_out";
P_000001ee86e54f00 .param/l "data_width" 0 5 50, +C4<00000000000000000000000000100000>;
P_000001ee86e54f38 .param/l "depth" 0 5 51, +C4<00000000000000000000000000100000>;
P_000001ee86e54f70 .param/l "rst_mode" 0 5 52, +C4<00000000000000000000000000000000>;
L_000001ee8720f2f0 .functor XOR 5, L_000001ee87281ac0, L_000001ee87281ac0, C4<00000>, C4<00000>;
L_000001ee8720fe50 .functor XOR 5, L_000001ee87281200, L_000001ee87281200, C4<00000>, C4<00000>;
L_000001ee8720fde0 .functor BUFZ 1, v000001ee87280c60_0, C4<0>, C4<0>, C4<0>;
v000001ee8720aa60_0 .net *"_ivl_0", 31 0, L_000001ee872e4a90;  1 drivers
v000001ee8720aec0_0 .net *"_ivl_10", 4 0, L_000001ee8720f2f0;  1 drivers
L_000001ee87289f18 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001ee8720a9c0_0 .net/2u *"_ivl_12", 4 0, L_000001ee87289f18;  1 drivers
v000001ee87275270_0 .net *"_ivl_14", 0 0, L_000001ee872e5030;  1 drivers
L_000001ee87289f60 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v000001ee87274190_0 .net *"_ivl_16", 31 0, L_000001ee87289f60;  1 drivers
v000001ee87274910_0 .net *"_ivl_18", 31 0, L_000001ee872e52b0;  1 drivers
L_000001ee87289fa8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ee87273dd0_0 .net *"_ivl_21", 26 0, L_000001ee87289fa8;  1 drivers
L_000001ee87289ff0 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v000001ee87274550_0 .net/2u *"_ivl_22", 31 0, L_000001ee87289ff0;  1 drivers
v000001ee87274870_0 .net *"_ivl_24", 0 0, L_000001ee872e5710;  1 drivers
L_000001ee8728a038 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ee872759f0_0 .net/2u *"_ivl_26", 31 0, L_000001ee8728a038;  1 drivers
v000001ee87273c90_0 .net *"_ivl_29", 31 0, L_000001ee872e3eb0;  1 drivers
L_000001ee87289e88 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ee87273b50_0 .net *"_ivl_3", 26 0, L_000001ee87289e88;  1 drivers
v000001ee87275810_0 .net *"_ivl_30", 31 0, L_000001ee872e5210;  1 drivers
v000001ee87275770_0 .net *"_ivl_34", 31 0, L_000001ee872e4130;  1 drivers
L_000001ee8728a080 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ee872753b0_0 .net *"_ivl_37", 26 0, L_000001ee8728a080;  1 drivers
L_000001ee8728a0c8 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v000001ee872740f0_0 .net/2u *"_ivl_38", 31 0, L_000001ee8728a0c8;  1 drivers
L_000001ee87289ed0 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v000001ee87274e10_0 .net/2u *"_ivl_4", 31 0, L_000001ee87289ed0;  1 drivers
v000001ee87273bf0_0 .net *"_ivl_41", 31 0, L_000001ee872e3e10;  1 drivers
v000001ee872749b0_0 .net *"_ivl_44", 4 0, L_000001ee8720fe50;  1 drivers
L_000001ee8728a110 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001ee87274eb0_0 .net/2u *"_ivl_46", 4 0, L_000001ee8728a110;  1 drivers
v000001ee87274370_0 .net *"_ivl_48", 0 0, L_000001ee872e4e50;  1 drivers
L_000001ee8728a158 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v000001ee87274410_0 .net *"_ivl_50", 31 0, L_000001ee8728a158;  1 drivers
v000001ee87275310_0 .net *"_ivl_52", 31 0, L_000001ee872e4d10;  1 drivers
L_000001ee8728a1a0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ee87273d30_0 .net *"_ivl_55", 26 0, L_000001ee8728a1a0;  1 drivers
L_000001ee8728a1e8 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v000001ee87275450_0 .net/2u *"_ivl_56", 31 0, L_000001ee8728a1e8;  1 drivers
v000001ee87274f50_0 .net *"_ivl_58", 0 0, L_000001ee872e3f50;  1 drivers
L_000001ee8728a230 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ee87274ff0_0 .net/2u *"_ivl_60", 31 0, L_000001ee8728a230;  1 drivers
v000001ee87273e70_0 .net *"_ivl_63", 31 0, L_000001ee872e58f0;  1 drivers
v000001ee87274690_0 .net *"_ivl_64", 31 0, L_000001ee872e41d0;  1 drivers
v000001ee87273fb0_0 .net *"_ivl_7", 31 0, L_000001ee872e48b0;  1 drivers
v000001ee87275950_0 .net "a_rst_n", 0 0, L_000001ee8720fde0;  1 drivers
v000001ee872754f0_0 .net "clk", 0 0, L_000001ee8720fd00;  alias, 1 drivers
L_000001ee8728a278 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ee872744b0_0 .net "cs_n", 0 0, L_000001ee8728a278;  1 drivers
v000001ee87275590_0 .net "data_in", 31 0, L_000001ee87280da0;  alias, 1 drivers
v000001ee87274a50_0 .net "data_rd1_out", 31 0, L_000001ee872e49f0;  alias, 1 drivers
v000001ee87275090_0 .net "data_rd2_out", 31 0, L_000001ee872e5490;  alias, 1 drivers
v000001ee87274af0_0 .var "mem", 1023 0;
v000001ee872742d0_0 .net "mem_mux1", 1023 0, L_000001ee872e5850;  1 drivers
v000001ee87274230_0 .net "mem_mux2", 1023 0, L_000001ee872e5350;  1 drivers
v000001ee87275630_0 .var "next_mem", 1023 0;
v000001ee87275130_0 .net "rd1_addr", 4 0, L_000001ee87281ac0;  alias, 1 drivers
v000001ee87273f10_0 .net "rd2_addr", 4 0, L_000001ee87281200;  alias, 1 drivers
v000001ee87274cd0_0 .net "rst_n", 0 0, v000001ee87280c60_0;  alias, 1 drivers
v000001ee872756d0_0 .net "wr_addr", 4 0, L_000001ee87281de0;  alias, 1 drivers
v000001ee87274050_0 .net "wr_n", 0 0, L_000001ee8720f4b0;  alias, 1 drivers
E_000001ee87202b80 .event anyedge, v000001ee872754f0_0;
E_000001ee87203080/0 .event negedge, v000001ee87275950_0;
E_000001ee87203080/1 .event posedge, v000001ee872754f0_0;
E_000001ee87203080 .event/or E_000001ee87203080/0, E_000001ee87203080/1;
L_000001ee872e4a90 .concat [ 5 27 0 0], L_000001ee87281ac0, L_000001ee87289e88;
L_000001ee872e48b0 .arith/mult 32, L_000001ee872e4a90, L_000001ee87289ed0;
L_000001ee872e5850 .shift/r 1024, v000001ee87274af0_0, L_000001ee872e48b0;
L_000001ee872e5030 .cmp/nee 5, L_000001ee8720f2f0, L_000001ee87289f18;
L_000001ee872e52b0 .concat [ 5 27 0 0], L_000001ee87281ac0, L_000001ee87289fa8;
L_000001ee872e5710 .cmp/ge 32, L_000001ee872e52b0, L_000001ee87289ff0;
L_000001ee872e3eb0 .part L_000001ee872e5850, 0, 32;
L_000001ee872e5210 .functor MUXZ 32, L_000001ee872e3eb0, L_000001ee8728a038, L_000001ee872e5710, C4<>;
L_000001ee872e49f0 .functor MUXZ 32, L_000001ee872e5210, L_000001ee87289f60, L_000001ee872e5030, C4<>;
L_000001ee872e4130 .concat [ 5 27 0 0], L_000001ee87281200, L_000001ee8728a080;
L_000001ee872e3e10 .arith/mult 32, L_000001ee872e4130, L_000001ee8728a0c8;
L_000001ee872e5350 .shift/r 1024, v000001ee87274af0_0, L_000001ee872e3e10;
L_000001ee872e4e50 .cmp/nee 5, L_000001ee8720fe50, L_000001ee8728a110;
L_000001ee872e4d10 .concat [ 5 27 0 0], L_000001ee87281200, L_000001ee8728a1a0;
L_000001ee872e3f50 .cmp/ge 32, L_000001ee872e4d10, L_000001ee8728a1e8;
L_000001ee872e58f0 .part L_000001ee872e5350, 0, 32;
L_000001ee872e41d0 .functor MUXZ 32, L_000001ee872e58f0, L_000001ee8728a230, L_000001ee872e3f50, C4<>;
L_000001ee872e5490 .functor MUXZ 32, L_000001ee872e41d0, L_000001ee8728a158, L_000001ee872e4e50, C4<>;
S_000001ee86e140c0 .scope begin, "clk_monitor" "clk_monitor" 5 169, 5 169 0, S_000001ee86e13f30;
 .timescale -9 -12;
S_000001ee86e46a30 .scope begin, "parameter_check" "parameter_check" 5 80, 5 80 0, S_000001ee86e13f30;
 .timescale -9 -12;
v000001ee8720a6a0_0 .var/i "param_err_flg", 31 0;
S_000001ee86e46bc0 .scope begin, "registers" "registers" 5 133, 5 133 0, S_000001ee86e13f30;
 .timescale -9 -12;
v000001ee8720a880_0 .var/i "i", 31 0;
v000001ee8720a920_0 .var/i "j", 31 0;
S_000001ee86e29510 .scope function.vec4.s2, "size" "size" 3 45, 3 45 0, S_000001ee86e44300;
 .timescale -9 -12;
v000001ee872776e0_0 .var "funct3", 2 0;
; Variable size is vec4 return value of scope S_000001ee86e29510
TD_top_test.u_top_1.size ;
    %load/vec4 v000001ee872776e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %jmp T_4.41;
T_4.36 ;
    %pushi/vec4 3, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to size (store_vec4_to_lval)
    %jmp T_4.41;
T_4.37 ;
    %pushi/vec4 3, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to size (store_vec4_to_lval)
    %jmp T_4.41;
T_4.38 ;
    %pushi/vec4 1, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to size (store_vec4_to_lval)
    %jmp T_4.41;
T_4.39 ;
    %pushi/vec4 1, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to size (store_vec4_to_lval)
    %jmp T_4.41;
T_4.40 ;
    %pushi/vec4 0, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to size (store_vec4_to_lval)
    %jmp T_4.41;
T_4.41 ;
    %pop/vec4 1;
    %end;
S_000001ee86e263c0 .scope module, "u_adder_pcPlusFour" "adder_pcPlusFour" 3 130, 6 1 0, S_000001ee86e44300;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /OUTPUT 32 "plusFour_out_data";
L_000001ee87289cd8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001ee87277820_0 .net/2u *"_ivl_0", 31 0, L_000001ee87289cd8;  1 drivers
v000001ee872767e0_0 .net "pc", 31 0, v000001ee8727e040_0;  alias, 1 drivers
v000001ee87276ba0_0 .net "plusFour_out_data", 31 0, L_000001ee87281520;  alias, 1 drivers
L_000001ee87281520 .arith/sum 32, v000001ee8727e040_0, L_000001ee87289cd8;
S_000001ee86e26550 .scope module, "u_adder_pcPlusOffset" "adder_pcPlusOffset" 3 136, 7 1 0, S_000001ee86e44300;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "offset";
    .port_info 2 /OUTPUT 32 "plusOffset_out_data";
v000001ee872771e0_0 .net "offset", 31 0, L_000001ee872812a0;  alias, 1 drivers
v000001ee872778c0_0 .net "pc", 31 0, v000001ee8727e040_0;  alias, 1 drivers
v000001ee87277320_0 .net "plusOffset_out_data", 31 0, L_000001ee872817a0;  alias, 1 drivers
L_000001ee872817a0 .arith/sum 32, v000001ee8727e040_0, L_000001ee872812a0;
S_000001ee86e22c80 .scope module, "u_alu" "alu" 3 151, 8 1 0, S_000001ee86e44300;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "dataA";
    .port_info 1 /INPUT 32 "dataB";
    .port_info 2 /INPUT 3 "alu_op";
    .port_info 3 /OUTPUT 32 "alu_out_data";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "overflow";
    .port_info 6 /OUTPUT 1 "u_slt";
    .port_info 7 /OUTPUT 1 "s_slt";
L_000001ee8720f9f0 .functor XNOR 1, L_000001ee87281840, L_000001ee872818e0, C4<0>, C4<0>;
L_000001ee8720f600 .functor XOR 1, L_000001ee87281f20, L_000001ee872821a0, C4<0>, C4<0>;
L_000001ee8720fa60 .functor AND 1, L_000001ee8720f9f0, L_000001ee8720f600, C4<1>, C4<1>;
L_000001ee8720fbb0 .functor AND 1, L_000001ee87282560, L_000001ee87282a60, C4<1>, C4<1>;
L_000001ee8720fc20 .functor XNOR 1, L_000001ee87281c00, L_000001ee872827e0, C4<0>, C4<0>;
L_000001ee8720fc90 .functor NOT 1, L_000001ee8720fbb0, C4<0>, C4<0>, C4<0>;
L_000001ee87210010 .functor AND 1, L_000001ee87281980, L_000001ee87280bc0, C4<1>, C4<1>;
v000001ee87277960_0 .net *"_ivl_10", 0 0, L_000001ee8720f9f0;  1 drivers
v000001ee87276060_0 .net *"_ivl_13", 0 0, L_000001ee87281f20;  1 drivers
v000001ee872775a0_0 .net *"_ivl_15", 0 0, L_000001ee872821a0;  1 drivers
v000001ee87276ce0_0 .net *"_ivl_16", 0 0, L_000001ee8720f600;  1 drivers
L_000001ee87289d20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ee87277780_0 .net/2u *"_ivl_2", 31 0, L_000001ee87289d20;  1 drivers
L_000001ee87289d68 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001ee87275d40_0 .net/2u *"_ivl_20", 2 0, L_000001ee87289d68;  1 drivers
v000001ee87277500_0 .net *"_ivl_22", 0 0, L_000001ee87282560;  1 drivers
v000001ee87277a00_0 .net *"_ivl_24", 0 0, L_000001ee87282a60;  1 drivers
L_000001ee87289db0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001ee87275ca0_0 .net/2u *"_ivl_28", 2 0, L_000001ee87289db0;  1 drivers
v000001ee87275e80_0 .net *"_ivl_30", 0 0, L_000001ee87281980;  1 drivers
v000001ee872769c0_0 .net *"_ivl_33", 0 0, L_000001ee87281c00;  1 drivers
v000001ee87275f20_0 .net *"_ivl_35", 0 0, L_000001ee872827e0;  1 drivers
v000001ee87276a60_0 .net *"_ivl_36", 0 0, L_000001ee8720fc20;  1 drivers
v000001ee87277000_0 .net *"_ivl_38", 0 0, L_000001ee8720fc90;  1 drivers
v000001ee87276d80_0 .net *"_ivl_40", 0 0, L_000001ee87280bc0;  1 drivers
v000001ee87275de0_0 .net *"_ivl_7", 0 0, L_000001ee87281840;  1 drivers
v000001ee87275fc0_0 .net *"_ivl_9", 0 0, L_000001ee872818e0;  1 drivers
v000001ee87276ec0_0 .net "alu_op", 2 0, L_000001ee87282060;  alias, 1 drivers
v000001ee87276100_0 .net "alu_out_data", 31 0, L_000001ee872810c0;  alias, 1 drivers
v000001ee872761a0_0 .net "dataA", 31 0, L_000001ee872e57b0;  alias, 1 drivers
v000001ee87276240_0 .net "dataB", 31 0, L_000001ee87281b60;  alias, 1 drivers
v000001ee872762e0_0 .net "overflow", 0 0, L_000001ee8720fa60;  alias, 1 drivers
v000001ee87276380_0 .net "s_slt", 0 0, L_000001ee87210010;  alias, 1 drivers
v000001ee87276420_0 .net "u_slt", 0 0, L_000001ee8720fbb0;  alias, 1 drivers
v000001ee872764c0_0 .net "zero", 0 0, L_000001ee87281ca0;  alias, 1 drivers
L_000001ee872810c0 .ufunc/vec4 TD_top_test.u_top_1.u_alu.result, 32, L_000001ee872e57b0, L_000001ee87281b60, L_000001ee87282060 (v000001ee87276c40_0, v000001ee87277460_0, v000001ee87276b00_0) S_000001ee86e22e10;
L_000001ee87281ca0 .cmp/eq 32, L_000001ee872810c0, L_000001ee87289d20;
L_000001ee87281840 .part L_000001ee872e57b0, 31, 1;
L_000001ee872818e0 .part L_000001ee87281b60, 31, 1;
L_000001ee87281f20 .part L_000001ee872810c0, 31, 1;
L_000001ee872821a0 .part L_000001ee872e57b0, 31, 1;
L_000001ee87282560 .cmp/eq 3, L_000001ee87282060, L_000001ee87289d68;
L_000001ee87282a60 .cmp/gt 32, L_000001ee87281b60, L_000001ee872e57b0;
L_000001ee87281980 .cmp/eq 3, L_000001ee87282060, L_000001ee87289db0;
L_000001ee87281c00 .part L_000001ee872e57b0, 31, 1;
L_000001ee872827e0 .part L_000001ee87281b60, 31, 1;
L_000001ee87280bc0 .functor MUXZ 1, L_000001ee8720fc90, L_000001ee8720fbb0, L_000001ee8720fc20, C4<>;
S_000001ee86e22e10 .scope function.vec4.s32, "result" "result" 8 15, 8 15 0, S_000001ee86e22c80;
 .timescale -9 -12;
v000001ee87276c40_0 .var "A", 31 0;
v000001ee87277460_0 .var "B", 31 0;
v000001ee87276b00_0 .var "ctrl", 2 0;
; Variable result is vec4 return value of scope S_000001ee86e22e10
TD_top_test.u_top_1.u_alu.result ;
    %load/vec4 v000001ee87276b00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.42, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.43, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.44, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.45, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.46, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.47, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.48, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.49, 6;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to result (store_vec4_to_lval)
    %jmp T_5.51;
T_5.42 ;
    %load/vec4 v000001ee87276c40_0;
    %load/vec4 v000001ee87277460_0;
    %add;
    %ret/vec4 0, 0, 32;  Assign to result (store_vec4_to_lval)
    %jmp T_5.51;
T_5.43 ;
    %load/vec4 v000001ee87276c40_0;
    %load/vec4 v000001ee87277460_0;
    %sub;
    %ret/vec4 0, 0, 32;  Assign to result (store_vec4_to_lval)
    %jmp T_5.51;
T_5.44 ;
    %load/vec4 v000001ee87276c40_0;
    %load/vec4 v000001ee87277460_0;
    %or;
    %ret/vec4 0, 0, 32;  Assign to result (store_vec4_to_lval)
    %jmp T_5.51;
T_5.45 ;
    %load/vec4 v000001ee87276c40_0;
    %load/vec4 v000001ee87277460_0;
    %and;
    %ret/vec4 0, 0, 32;  Assign to result (store_vec4_to_lval)
    %jmp T_5.51;
T_5.46 ;
    %load/vec4 v000001ee87276c40_0;
    %load/vec4 v000001ee87277460_0;
    %xor;
    %ret/vec4 0, 0, 32;  Assign to result (store_vec4_to_lval)
    %jmp T_5.51;
T_5.47 ;
    %load/vec4 v000001ee87276c40_0;
    %ix/getv 4, v000001ee87277460_0;
    %shiftr 4;
    %ret/vec4 0, 0, 32;  Assign to result (store_vec4_to_lval)
    %jmp T_5.51;
T_5.48 ;
    %load/vec4 v000001ee87276c40_0;
    %ix/getv 4, v000001ee87277460_0;
    %shiftr 4;
    %ret/vec4 0, 0, 32;  Assign to result (store_vec4_to_lval)
    %jmp T_5.51;
T_5.49 ;
    %load/vec4 v000001ee87276c40_0;
    %ix/getv 4, v000001ee87277460_0;
    %shiftl 4;
    %ret/vec4 0, 0, 32;  Assign to result (store_vec4_to_lval)
    %jmp T_5.51;
T_5.51 ;
    %pop/vec4 1;
    %end;
S_000001ee87278020 .scope module, "u_decoder" "decoder" 3 109, 9 1 0, S_000001ee86e44300;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 7 "opcode";
    .port_info 2 /OUTPUT 3 "funct3";
    .port_info 3 /OUTPUT 5 "rd";
    .port_info 4 /OUTPUT 5 "rs1";
    .port_info 5 /OUTPUT 5 "rs2";
    .port_info 6 /OUTPUT 7 "funct7";
    .port_info 7 /OUTPUT 32 "imm";
    .port_info 8 /OUTPUT 3 "alu_op";
    .port_info 9 /OUTPUT 1 "reg_write";
    .port_info 10 /OUTPUT 1 "alu_src";
    .port_info 11 /OUTPUT 1 "jump";
    .port_info 12 /OUTPUT 1 "mem_to_reg";
    .port_info 13 /OUTPUT 1 "mem_read";
    .port_info 14 /OUTPUT 1 "mem_write";
    .port_info 15 /OUTPUT 1 "branch";
    .port_info 16 /OUTPUT 1 "jalr";
v000001ee8727a5c0_0 .net *"_ivl_15", 32 0, L_000001ee87282420;  1 drivers
L_000001ee87289c00 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v000001ee87279260_0 .net/2u *"_ivl_22", 6 0, L_000001ee87289c00;  1 drivers
L_000001ee87289c48 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v000001ee872799e0_0 .net/2u *"_ivl_32", 6 0, L_000001ee87289c48;  1 drivers
L_000001ee87289c90 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v000001ee87278c20_0 .net/2u *"_ivl_36", 6 0, L_000001ee87289c90;  1 drivers
v000001ee8727a160_0 .net "alu_op", 2 0, L_000001ee87282060;  alias, 1 drivers
v000001ee8727a520_0 .net "alu_src", 0 0, L_000001ee872824c0;  alias, 1 drivers
v000001ee8727a3e0_0 .net "branch", 0 0, L_000001ee87281160;  alias, 1 drivers
v000001ee87278cc0_0 .net "funct3", 2 0, L_000001ee87282100;  alias, 1 drivers
v000001ee872794e0_0 .net "funct7", 6 0, L_000001ee87282380;  alias, 1 drivers
v000001ee8727a840_0 .net "imm", 31 0, L_000001ee872812a0;  alias, 1 drivers
v000001ee8727a0c0_0 .net "instruction", 31 0, L_000001ee8720fec0;  alias, 1 drivers
v000001ee87279300_0 .net "jalr", 0 0, L_000001ee872829c0;  alias, 1 drivers
v000001ee8727a2a0_0 .net "jump", 0 0, L_000001ee87281e80;  alias, 1 drivers
v000001ee872793a0_0 .net "mem_read", 0 0, L_000001ee87281660;  alias, 1 drivers
v000001ee87278d60_0 .net "mem_to_reg", 0 0, L_000001ee872813e0;  alias, 1 drivers
v000001ee8727a020_0 .net "mem_write", 0 0, L_000001ee87281480;  alias, 1 drivers
v000001ee8727a340_0 .net "opcode", 6 0, L_000001ee872815c0;  alias, 1 drivers
v000001ee87279580_0 .net "rd", 4 0, L_000001ee87281de0;  alias, 1 drivers
v000001ee87279620_0 .net "reg_write", 0 0, L_000001ee87282740;  alias, 1 drivers
v000001ee8727a660_0 .net "rs1", 4 0, L_000001ee87281ac0;  alias, 1 drivers
v000001ee872796c0_0 .net "rs2", 4 0, L_000001ee87281200;  alias, 1 drivers
L_000001ee872815c0 .part L_000001ee8720fec0, 0, 7;
L_000001ee87282100 .part L_000001ee8720fec0, 12, 3;
L_000001ee87282380 .part L_000001ee8720fec0, 25, 7;
L_000001ee87281de0 .part L_000001ee8720fec0, 7, 5;
L_000001ee87281ac0 .part L_000001ee8720fec0, 15, 5;
L_000001ee87281200 .part L_000001ee8720fec0, 20, 5;
L_000001ee87282060 .ufunc/vec4 TD_top_test.u_top_1.u_decoder.alu_ctr, 3, L_000001ee872815c0, L_000001ee87282100, L_000001ee87282380 (v000001ee872766a0_0, v000001ee87276e20_0, v000001ee87276600_0) S_000001ee87277d00;
L_000001ee87282420 .ufunc/vec4 TD_top_test.u_top_1.u_decoder.immidiate, 33, L_000001ee872815c0, L_000001ee8720fec0 (v000001ee87279440_0, v000001ee8727a200_0) S_000001ee872787f0;
L_000001ee872812a0 .part L_000001ee87282420, 0, 32;
L_000001ee87282740 .ufunc/vec4 TD_top_test.u_top_1.u_decoder.regwrite, 1, L_000001ee872815c0 (v000001ee87279120_0) S_000001ee87278980;
L_000001ee872824c0 .ufunc/vec4 TD_top_test.u_top_1.u_decoder.alusrc, 1, L_000001ee872815c0 (v000001ee87278fe0_0) S_000001ee87277b70;
L_000001ee87281e80 .cmp/eq 7, L_000001ee872815c0, L_000001ee87289c00;
L_000001ee872813e0 .ufunc/vec4 TD_top_test.u_top_1.u_decoder.memtoreg, 1, L_000001ee872815c0 (v000001ee872791c0_0) S_000001ee87278660;
L_000001ee87281660 .ufunc/vec4 TD_top_test.u_top_1.u_decoder.memread, 1, L_000001ee872815c0 (v000001ee8727a480_0) S_000001ee87278340;
L_000001ee87281480 .ufunc/vec4 TD_top_test.u_top_1.u_decoder.memwrite, 1, L_000001ee872815c0 (v000001ee87279c60_0) S_000001ee87277e90;
L_000001ee87281160 .cmp/eq 7, L_000001ee872815c0, L_000001ee87289c48;
L_000001ee872829c0 .cmp/eq 7, L_000001ee872815c0, L_000001ee87289c90;
S_000001ee87277d00 .scope function.vec4.s3, "alu_ctr" "alu_ctr" 9 67, 9 67 0, S_000001ee87278020;
 .timescale -9 -12;
; Variable alu_ctr is vec4 return value of scope S_000001ee87277d00
v000001ee87276e20_0 .var "funct3", 2 0;
v000001ee87276600_0 .var "funct7", 6 0;
v000001ee872766a0_0 .var "opcode", 6 0;
TD_top_test.u_top_1.u_decoder.alu_ctr ;
    %load/vec4 v000001ee872766a0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.52, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.53, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_6.54, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_6.55, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.56, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_6.57, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_6.58, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.59, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.60, 6;
    %jmp T_6.61;
T_6.52 ;
    %load/vec4 v000001ee87276e20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.62, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.63, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.64, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.65, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.66, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.67, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.68, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.69, 6;
    %jmp T_6.70;
T_6.62 ;
    %load/vec4 v000001ee87276600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_6.71, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_6.72, 6;
    %jmp T_6.73;
T_6.71 ;
    %pushi/vec4 0, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to alu_ctr (store_vec4_to_lval)
    %jmp T_6.73;
T_6.72 ;
    %pushi/vec4 1, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to alu_ctr (store_vec4_to_lval)
    %jmp T_6.73;
T_6.73 ;
    %pop/vec4 1;
    %jmp T_6.70;
T_6.63 ;
    %pushi/vec4 7, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to alu_ctr (store_vec4_to_lval)
    %jmp T_6.70;
T_6.64 ;
    %pushi/vec4 1, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to alu_ctr (store_vec4_to_lval)
    %jmp T_6.70;
T_6.65 ;
    %pushi/vec4 1, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to alu_ctr (store_vec4_to_lval)
    %jmp T_6.70;
T_6.66 ;
    %pushi/vec4 3, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to alu_ctr (store_vec4_to_lval)
    %jmp T_6.70;
T_6.67 ;
    %load/vec4 v000001ee87276600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_6.74, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_6.75, 6;
    %jmp T_6.76;
T_6.74 ;
    %pushi/vec4 6, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to alu_ctr (store_vec4_to_lval)
    %jmp T_6.76;
T_6.75 ;
    %pushi/vec4 5, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to alu_ctr (store_vec4_to_lval)
    %jmp T_6.76;
T_6.76 ;
    %pop/vec4 1;
    %jmp T_6.70;
T_6.68 ;
    %pushi/vec4 2, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to alu_ctr (store_vec4_to_lval)
    %jmp T_6.70;
T_6.69 ;
    %pushi/vec4 4, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to alu_ctr (store_vec4_to_lval)
    %jmp T_6.70;
T_6.70 ;
    %pop/vec4 1;
    %jmp T_6.61;
T_6.53 ;
    %load/vec4 v000001ee87276e20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.77, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.78, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.79, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.80, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.81, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.82, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.83, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.84, 6;
    %jmp T_6.85;
T_6.77 ;
    %pushi/vec4 0, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to alu_ctr (store_vec4_to_lval)
    %jmp T_6.85;
T_6.78 ;
    %pushi/vec4 1, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to alu_ctr (store_vec4_to_lval)
    %jmp T_6.85;
T_6.79 ;
    %pushi/vec4 1, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to alu_ctr (store_vec4_to_lval)
    %jmp T_6.85;
T_6.80 ;
    %pushi/vec4 3, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to alu_ctr (store_vec4_to_lval)
    %jmp T_6.85;
T_6.81 ;
    %pushi/vec4 2, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to alu_ctr (store_vec4_to_lval)
    %jmp T_6.85;
T_6.82 ;
    %pushi/vec4 4, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to alu_ctr (store_vec4_to_lval)
    %jmp T_6.85;
T_6.83 ;
    %pushi/vec4 7, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to alu_ctr (store_vec4_to_lval)
    %jmp T_6.85;
T_6.84 ;
    %load/vec4 v000001ee87276600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_6.86, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_6.87, 6;
    %jmp T_6.88;
T_6.86 ;
    %pushi/vec4 6, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to alu_ctr (store_vec4_to_lval)
    %jmp T_6.88;
T_6.87 ;
    %pushi/vec4 5, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to alu_ctr (store_vec4_to_lval)
    %jmp T_6.88;
T_6.88 ;
    %pop/vec4 1;
    %jmp T_6.85;
T_6.85 ;
    %pop/vec4 1;
    %jmp T_6.61;
T_6.54 ;
    %pushi/vec4 7, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to alu_ctr (store_vec4_to_lval)
    %jmp T_6.61;
T_6.55 ;
    %pushi/vec4 7, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to alu_ctr (store_vec4_to_lval)
    %jmp T_6.61;
T_6.56 ;
    %pushi/vec4 1, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to alu_ctr (store_vec4_to_lval)
    %jmp T_6.61;
T_6.57 ;
    %pushi/vec4 0, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to alu_ctr (store_vec4_to_lval)
    %jmp T_6.61;
T_6.58 ;
    %pushi/vec4 0, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to alu_ctr (store_vec4_to_lval)
    %jmp T_6.61;
T_6.59 ;
    %pushi/vec4 0, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to alu_ctr (store_vec4_to_lval)
    %jmp T_6.61;
T_6.60 ;
    %pushi/vec4 0, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to alu_ctr (store_vec4_to_lval)
    %jmp T_6.61;
T_6.61 ;
    %pop/vec4 1;
    %end;
S_000001ee87277b70 .scope function.vec4.s1, "alusrc" "alusrc" 9 144, 9 144 0, S_000001ee87278020;
 .timescale -9 -12;
; Variable alusrc is vec4 return value of scope S_000001ee87277b70
v000001ee87278fe0_0 .var "opcode", 6 0;
TD_top_test.u_top_1.u_decoder.alusrc ;
    %load/vec4 v000001ee87278fe0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_7.89, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_7.90, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_7.91, 6;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to alusrc (store_vec4_to_lval)
    %jmp T_7.93;
T_7.89 ;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to alusrc (store_vec4_to_lval)
    %jmp T_7.93;
T_7.90 ;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to alusrc (store_vec4_to_lval)
    %jmp T_7.93;
T_7.91 ;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to alusrc (store_vec4_to_lval)
    %jmp T_7.93;
T_7.93 ;
    %pop/vec4 1;
    %end;
S_000001ee872787f0 .scope function.vec4.s33, "immidiate" "immidiate" 9 43, 9 43 0, S_000001ee87278020;
 .timescale -9 -12;
; Variable immidiate is vec4 return value of scope S_000001ee872787f0
v000001ee8727a200_0 .var "instruction", 31 0;
v000001ee87279440_0 .var "opcode", 6 0;
TD_top_test.u_top_1.u_decoder.immidiate ;
    %load/vec4 v000001ee87279440_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_8.94, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_8.95, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_8.96, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_8.97, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_8.98, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_8.99, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_8.100, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_8.101, 6;
    %jmp T_8.102;
T_8.94 ;
    %load/vec4 v000001ee8727a200_0;
    %parti/s 12, 20, 6;
    %pad/s 33;
    %ret/vec4 0, 0, 33;  Assign to immidiate (store_vec4_to_lval)
    %jmp T_8.102;
T_8.95 ;
    %load/vec4 v000001ee8727a200_0;
    %parti/s 12, 20, 6;
    %pad/s 33;
    %ret/vec4 0, 0, 33;  Assign to immidiate (store_vec4_to_lval)
    %jmp T_8.102;
T_8.96 ;
    %load/vec4 v000001ee8727a200_0;
    %parti/s 12, 20, 6;
    %pad/s 33;
    %ret/vec4 0, 0, 33;  Assign to immidiate (store_vec4_to_lval)
    %jmp T_8.102;
T_8.97 ;
    %load/vec4 v000001ee8727a200_0;
    %parti/s 12, 20, 6;
    %pad/s 33;
    %ret/vec4 0, 0, 33;  Assign to immidiate (store_vec4_to_lval)
    %jmp T_8.102;
T_8.98 ;
    %load/vec4 v000001ee8727a200_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %pad/u 33;
    %ret/vec4 0, 0, 33;  Assign to immidiate (store_vec4_to_lval)
    %jmp T_8.102;
T_8.99 ;
    %load/vec4 v000001ee8727a200_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %pad/u 33;
    %ret/vec4 0, 0, 33;  Assign to immidiate (store_vec4_to_lval)
    %jmp T_8.102;
T_8.100 ;
    %load/vec4 v000001ee8727a200_0;
    %parti/s 7, 25, 6;
    %load/vec4 v000001ee8727a200_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %pad/s 33;
    %ret/vec4 0, 0, 33;  Assign to immidiate (store_vec4_to_lval)
    %jmp T_8.102;
T_8.101 ;
    %load/vec4 v000001ee8727a200_0;
    %parti/s 7, 25, 6;
    %load/vec4 v000001ee8727a200_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %pad/s 33;
    %ret/vec4 0, 0, 33;  Assign to immidiate (store_vec4_to_lval)
    %jmp T_8.102;
T_8.102 ;
    %pop/vec4 1;
    %end;
S_000001ee87278340 .scope function.vec4.s1, "memread" "memread" 9 173, 9 173 0, S_000001ee87278020;
 .timescale -9 -12;
; Variable memread is vec4 return value of scope S_000001ee87278340
v000001ee8727a480_0 .var "opcode", 6 0;
TD_top_test.u_top_1.u_decoder.memread ;
    %load/vec4 v000001ee8727a480_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_9.103, 6;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to memread (store_vec4_to_lval)
    %jmp T_9.105;
T_9.103 ;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to memread (store_vec4_to_lval)
    %jmp T_9.105;
T_9.105 ;
    %pop/vec4 1;
    %end;
S_000001ee87278660 .scope function.vec4.s1, "memtoreg" "memtoreg" 9 159, 9 159 0, S_000001ee87278020;
 .timescale -9 -12;
; Variable memtoreg is vec4 return value of scope S_000001ee87278660
v000001ee872791c0_0 .var "opcode", 6 0;
TD_top_test.u_top_1.u_decoder.memtoreg ;
    %load/vec4 v000001ee872791c0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_10.106, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_10.107, 6;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to memtoreg (store_vec4_to_lval)
    %jmp T_10.109;
T_10.106 ;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to memtoreg (store_vec4_to_lval)
    %jmp T_10.109;
T_10.107 ;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to memtoreg (store_vec4_to_lval)
    %jmp T_10.109;
T_10.109 ;
    %pop/vec4 1;
    %end;
S_000001ee87277e90 .scope function.vec4.s1, "memwrite" "memwrite" 9 186, 9 186 0, S_000001ee87278020;
 .timescale -9 -12;
; Variable memwrite is vec4 return value of scope S_000001ee87277e90
v000001ee87279c60_0 .var "opcode", 6 0;
TD_top_test.u_top_1.u_decoder.memwrite ;
    %load/vec4 v000001ee87279c60_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_11.110, 6;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to memwrite (store_vec4_to_lval)
    %jmp T_11.112;
T_11.110 ;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to memwrite (store_vec4_to_lval)
    %jmp T_11.112;
T_11.112 ;
    %pop/vec4 1;
    %end;
S_000001ee87278980 .scope function.vec4.s1, "regwrite" "regwrite" 9 125, 9 125 0, S_000001ee87278020;
 .timescale -9 -12;
v000001ee87279120_0 .var "opcode", 6 0;
; Variable regwrite is vec4 return value of scope S_000001ee87278980
TD_top_test.u_top_1.u_decoder.regwrite ;
    %load/vec4 v000001ee87279120_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_12.113, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_12.114, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_12.115, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_12.116, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_12.117, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_12.118, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_12.119, 6;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to regwrite (store_vec4_to_lval)
    %jmp T_12.121;
T_12.113 ;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to regwrite (store_vec4_to_lval)
    %jmp T_12.121;
T_12.114 ;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to regwrite (store_vec4_to_lval)
    %jmp T_12.121;
T_12.115 ;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to regwrite (store_vec4_to_lval)
    %jmp T_12.121;
T_12.116 ;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to regwrite (store_vec4_to_lval)
    %jmp T_12.121;
T_12.117 ;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to regwrite (store_vec4_to_lval)
    %jmp T_12.121;
T_12.118 ;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to regwrite (store_vec4_to_lval)
    %jmp T_12.121;
T_12.119 ;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to regwrite (store_vec4_to_lval)
    %jmp T_12.121;
T_12.121 ;
    %pop/vec4 1;
    %end;
S_000001ee872781b0 .scope module, "u_mux_alu" "mux_alu" 3 143, 10 1 0, S_000001ee86e44300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "alu_src";
    .port_info 1 /INPUT 32 "imm";
    .port_info 2 /INPUT 32 "reg_data";
    .port_info 3 /OUTPUT 32 "muxAlu_out_data";
v000001ee8727a7a0_0 .net "alu_src", 0 0, L_000001ee872824c0;  alias, 1 drivers
v000001ee8727a8e0_0 .net "imm", 31 0, L_000001ee872812a0;  alias, 1 drivers
v000001ee87279f80_0 .net "muxAlu_out_data", 31 0, L_000001ee87281b60;  alias, 1 drivers
v000001ee87279b20_0 .net "reg_data", 31 0, L_000001ee872e4630;  alias, 1 drivers
L_000001ee87281b60 .ufunc/vec4 TD_top_test.u_top_1.u_mux_alu.outdata, 32, L_000001ee872824c0, L_000001ee872812a0, L_000001ee872e4630 (v000001ee87279760_0, v000001ee8727a700_0, v000001ee87279a80_0) S_000001ee872784d0;
S_000001ee872784d0 .scope function.vec4.s32, "outdata" "outdata" 10 11, 10 11 0, S_000001ee872781b0;
 .timescale -9 -12;
v000001ee87279760_0 .var "alu_src", 0 0;
v000001ee8727a700_0 .var "imm", 31 0;
; Variable outdata is vec4 return value of scope S_000001ee872784d0
v000001ee87279a80_0 .var "reg_data", 31 0;
TD_top_test.u_top_1.u_mux_alu.outdata ;
    %load/vec4 v000001ee87279760_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.122, 4;
    %load/vec4 v000001ee8727a700_0;
    %ret/vec4 0, 0, 32;  Assign to outdata (store_vec4_to_lval)
    %jmp T_13.123;
T_13.122 ;
    %load/vec4 v000001ee87279a80_0;
    %ret/vec4 0, 0, 32;  Assign to outdata (store_vec4_to_lval)
T_13.123 ;
    %end;
S_000001ee8727c490 .scope module, "u_mux_jalr" "mux_jalr" 3 182, 11 1 0, S_000001ee86e44300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "jalr";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 32 "mux_out";
    .port_info 3 /OUTPUT 32 "muxJalr_out_data";
v000001ee87278ea0_0 .net "alu_out", 31 0, L_000001ee872810c0;  alias, 1 drivers
v000001ee8727a980_0 .net "jalr", 0 0, L_000001ee872829c0;  alias, 1 drivers
v000001ee8727aa20_0 .net "muxJalr_out_data", 31 0, L_000001ee87280d00;  alias, 1 drivers
v000001ee87278f40_0 .net "mux_out", 31 0, L_000001ee87282920;  alias, 1 drivers
L_000001ee87280d00 .ufunc/vec4 TD_top_test.u_top_1.u_mux_jalr.outdata, 32, L_000001ee872829c0, L_000001ee872810c0, L_000001ee87282920 (v000001ee872798a0_0, v000001ee87279800_0, v000001ee87279da0_0) S_000001ee8727be50;
S_000001ee8727be50 .scope function.vec4.s32, "outdata" "outdata" 11 10, 11 10 0, S_000001ee8727c490;
 .timescale -9 -12;
v000001ee87279800_0 .var "alu_out", 31 0;
v000001ee872798a0_0 .var "jalr", 0 0;
v000001ee87279da0_0 .var "mux_out", 31 0;
; Variable outdata is vec4 return value of scope S_000001ee8727be50
TD_top_test.u_top_1.u_mux_jalr.outdata ;
    %load/vec4 v000001ee872798a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.124, 4;
    %load/vec4 v000001ee87279800_0;
    %ret/vec4 0, 0, 32;  Assign to outdata (store_vec4_to_lval)
    %jmp T_14.125;
T_14.124 ;
    %load/vec4 v000001ee87279da0_0;
    %ret/vec4 0, 0, 32;  Assign to outdata (store_vec4_to_lval)
T_14.125 ;
    %end;
S_000001ee8727c7b0 .scope module, "u_mux_pcsrc" "mux_pcsrc" 3 174, 12 1 0, S_000001ee86e44300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "pc_ctr";
    .port_info 1 /INPUT 32 "pc_plus_four";
    .port_info 2 /INPUT 32 "pc_plus_offset";
    .port_info 3 /OUTPUT 32 "muxPcSrc_out_data";
v000001ee8727dc80_0 .net "muxPcSrc_out_data", 31 0, L_000001ee87282920;  alias, 1 drivers
v000001ee8727dd20_0 .net "pc_ctr", 0 0, L_000001ee87282880;  alias, 1 drivers
v000001ee8727e2c0_0 .net "pc_plus_four", 31 0, L_000001ee87281520;  alias, 1 drivers
v000001ee8727d500_0 .net "pc_plus_offset", 31 0, L_000001ee872817a0;  alias, 1 drivers
L_000001ee87282920 .ufunc/vec4 TD_top_test.u_top_1.u_mux_pcsrc.pcInData, 32, L_000001ee87282880, L_000001ee87281520, L_000001ee872817a0 (v000001ee8727cc40_0, v000001ee8727d0a0_0, v000001ee8727d140_0) S_000001ee8727c300;
S_000001ee8727c300 .scope function.vec4.s32, "pcInData" "pcInData" 12 10, 12 10 0, S_000001ee8727c7b0;
 .timescale -9 -12;
; Variable pcInData is vec4 return value of scope S_000001ee8727c300
v000001ee8727cc40_0 .var "pc_ctr", 0 0;
v000001ee8727d0a0_0 .var "pc_plus_four", 31 0;
v000001ee8727d140_0 .var "pc_plus_offset", 31 0;
TD_top_test.u_top_1.u_mux_pcsrc.pcInData ;
    %load/vec4 v000001ee8727cc40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.126, 4;
    %load/vec4 v000001ee8727d140_0;
    %ret/vec4 0, 0, 32;  Assign to pcInData (store_vec4_to_lval)
    %jmp T_15.127;
T_15.126 ;
    %load/vec4 v000001ee8727d0a0_0;
    %ret/vec4 0, 0, 32;  Assign to pcInData (store_vec4_to_lval)
T_15.127 ;
    %end;
S_000001ee8727c620 .scope module, "u_pc" "pc" 3 101, 13 1 0, S_000001ee86e44300;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "pc_in_data";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "pc_out_data";
v000001ee8727d780_0 .net "clk", 0 0, v000001ee87281020_0;  alias, 1 drivers
v000001ee8727daa0_0 .net "pc_in_data", 31 0, L_000001ee87280d00;  alias, 1 drivers
v000001ee8727e040_0 .var "pc_out_data", 31 0;
v000001ee8727cec0_0 .net "rst", 0 0, v000001ee87280c60_0;  alias, 1 drivers
E_000001ee87203680/0 .event negedge, v000001ee87274cd0_0;
E_000001ee87203680/1 .event posedge, v000001ee872751d0_0;
E_000001ee87203680 .event/or E_000001ee87203680/0, E_000001ee87203680/1;
S_000001ee8727aeb0 .scope module, "u_pc_src" "pc_src" 3 163, 14 1 0, S_000001ee86e44300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "branch";
    .port_info 1 /INPUT 1 "jump";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /INPUT 1 "zero";
    .port_info 4 /INPUT 1 "u_slt";
    .port_info 5 /INPUT 1 "s_slt";
    .port_info 6 /OUTPUT 1 "pc_ctr";
v000001ee8727dbe0_0 .net "branch", 0 0, L_000001ee87281160;  alias, 1 drivers
v000001ee8727d5a0_0 .net "funct3", 2 0, L_000001ee87282100;  alias, 1 drivers
v000001ee8727d1e0_0 .net "jump", 0 0, L_000001ee87281e80;  alias, 1 drivers
v000001ee8727d280_0 .net "pc_ctr", 0 0, L_000001ee87282880;  alias, 1 drivers
v000001ee8727cce0_0 .net "s_slt", 0 0, L_000001ee87210010;  alias, 1 drivers
v000001ee8727da00_0 .net "u_slt", 0 0, L_000001ee8720fbb0;  alias, 1 drivers
v000001ee8727e720_0 .net "zero", 0 0, L_000001ee87281ca0;  alias, 1 drivers
L_000001ee87282880 .ufunc/vec4 TD_top_test.u_top_1.u_pc_src.pcctr, 1, L_000001ee87281160, L_000001ee87281e80, L_000001ee87282100, L_000001ee87281ca0, L_000001ee8720fbb0, L_000001ee87210010 (v000001ee8727e900_0, v000001ee8727d460_0, v000001ee8727e540_0, v000001ee8727de60_0, v000001ee8727e9a0_0, v000001ee8727cba0_0) S_000001ee8727c940;
S_000001ee8727c940 .scope function.vec4.s1, "pcctr" "pcctr" 14 10, 14 10 0, S_000001ee8727aeb0;
 .timescale -9 -12;
v000001ee8727e900_0 .var "branch", 0 0;
v000001ee8727e540_0 .var "funct3", 2 0;
v000001ee8727d460_0 .var "jump", 0 0;
; Variable pcctr is vec4 return value of scope S_000001ee8727c940
v000001ee8727cba0_0 .var "s_slt", 0 0;
v000001ee8727e9a0_0 .var "u_slt", 0 0;
v000001ee8727de60_0 .var "zero", 0 0;
TD_top_test.u_top_1.u_pc_src.pcctr ;
    %load/vec4 v000001ee8727d460_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.128, 4;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to pcctr (store_vec4_to_lval)
    %jmp T_16.129;
T_16.128 ;
    %load/vec4 v000001ee8727e900_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.130, 4;
    %load/vec4 v000001ee8727e540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.132, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.133, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.134, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_16.135, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_16.136, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_16.137, 6;
    %jmp T_16.138;
T_16.132 ;
    %load/vec4 v000001ee8727de60_0;
    %ret/vec4 0, 0, 1;  Assign to pcctr (store_vec4_to_lval)
    %jmp T_16.138;
T_16.133 ;
    %load/vec4 v000001ee8727de60_0;
    %inv;
    %ret/vec4 0, 0, 1;  Assign to pcctr (store_vec4_to_lval)
    %jmp T_16.138;
T_16.134 ;
    %load/vec4 v000001ee8727cba0_0;
    %ret/vec4 0, 0, 1;  Assign to pcctr (store_vec4_to_lval)
    %jmp T_16.138;
T_16.135 ;
    %load/vec4 v000001ee8727cba0_0;
    %inv;
    %ret/vec4 0, 0, 1;  Assign to pcctr (store_vec4_to_lval)
    %jmp T_16.138;
T_16.136 ;
    %load/vec4 v000001ee8727e9a0_0;
    %ret/vec4 0, 0, 1;  Assign to pcctr (store_vec4_to_lval)
    %jmp T_16.138;
T_16.137 ;
    %load/vec4 v000001ee8727e9a0_0;
    %inv;
    %ret/vec4 0, 0, 1;  Assign to pcctr (store_vec4_to_lval)
    %jmp T_16.138;
T_16.138 ;
    %pop/vec4 1;
T_16.130 ;
T_16.129 ;
    %end;
S_000001ee8727b810 .scope module, "u_src_mem" "src_mem" 3 190, 15 1 0, S_000001ee86e44300;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 1 "mem_to_reg";
    .port_info 2 /INPUT 32 "pc_plus_imm";
    .port_info 3 /INPUT 32 "imm";
    .port_info 4 /INPUT 32 "pc_plus_four";
    .port_info 5 /INPUT 32 "mem_data";
    .port_info 6 /INPUT 32 "alu_data";
    .port_info 7 /OUTPUT 32 "srcMem_out_data";
v000001ee8727df00_0 .net "alu_data", 31 0, L_000001ee872810c0;  alias, 1 drivers
v000001ee8727d000_0 .net "imm", 31 0, L_000001ee872812a0;  alias, 1 drivers
v000001ee8727e360_0 .net "mem_data", 31 0, L_000001ee8720f440;  alias, 1 drivers
v000001ee8727e680_0 .net "mem_to_reg", 0 0, L_000001ee872813e0;  alias, 1 drivers
v000001ee8727ddc0_0 .net "opcode", 6 0, L_000001ee872815c0;  alias, 1 drivers
v000001ee8727cf60_0 .net "pc_plus_four", 31 0, L_000001ee87281520;  alias, 1 drivers
v000001ee8727dfa0_0 .net "pc_plus_imm", 31 0, L_000001ee872817a0;  alias, 1 drivers
v000001ee8727e180_0 .net "srcMem_out_data", 31 0, L_000001ee87280da0;  alias, 1 drivers
L_000001ee87280da0 .ufunc/vec4 TD_top_test.u_top_1.u_src_mem.outdata, 32, L_000001ee872815c0, L_000001ee872813e0, L_000001ee872817a0, L_000001ee872812a0, L_000001ee87281520, L_000001ee8720f440, L_000001ee872810c0 (v000001ee8727e860_0, v000001ee8727ce20_0, v000001ee8727d820_0, v000001ee8727e4a0_0, v000001ee8727e220_0, v000001ee8727e5e0_0, v000001ee8727db40_0) S_000001ee8727b4f0;
S_000001ee8727b4f0 .scope function.vec4.s32, "outdata" "outdata" 15 15, 15 15 0, S_000001ee8727b810;
 .timescale -9 -12;
v000001ee8727db40_0 .var "alu_data", 31 0;
v000001ee8727e4a0_0 .var "imm", 31 0;
v000001ee8727e5e0_0 .var "mem_data", 31 0;
v000001ee8727ce20_0 .var "mem_to_reg", 0 0;
v000001ee8727e860_0 .var "opcode", 6 0;
; Variable outdata is vec4 return value of scope S_000001ee8727b4f0
v000001ee8727e220_0 .var "pc_plus_four", 31 0;
v000001ee8727d820_0 .var "pc_plus_imm", 31 0;
TD_top_test.u_top_1.u_src_mem.outdata ;
    %load/vec4 v000001ee8727ce20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.139, 4;
    %load/vec4 v000001ee8727e5e0_0;
    %ret/vec4 0, 0, 32;  Assign to outdata (store_vec4_to_lval)
    %jmp T_17.140;
T_17.139 ;
    %load/vec4 v000001ee8727e860_0;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_17.141, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_17.142, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_17.143, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_17.144, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_17.145, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_17.146, 6;
    %jmp T_17.147;
T_17.141 ;
    %load/vec4 v000001ee8727e4a0_0;
    %ret/vec4 0, 0, 32;  Assign to outdata (store_vec4_to_lval)
    %jmp T_17.147;
T_17.142 ;
    %load/vec4 v000001ee8727d820_0;
    %ret/vec4 0, 0, 32;  Assign to outdata (store_vec4_to_lval)
    %jmp T_17.147;
T_17.143 ;
    %load/vec4 v000001ee8727db40_0;
    %ret/vec4 0, 0, 32;  Assign to outdata (store_vec4_to_lval)
    %jmp T_17.147;
T_17.144 ;
    %load/vec4 v000001ee8727db40_0;
    %ret/vec4 0, 0, 32;  Assign to outdata (store_vec4_to_lval)
    %jmp T_17.147;
T_17.145 ;
    %load/vec4 v000001ee8727e220_0;
    %ret/vec4 0, 0, 32;  Assign to outdata (store_vec4_to_lval)
    %jmp T_17.147;
T_17.146 ;
    %load/vec4 v000001ee8727e220_0;
    %ret/vec4 0, 0, 32;  Assign to outdata (store_vec4_to_lval)
    %jmp T_17.147;
T_17.147 ;
    %pop/vec4 1;
T_17.140 ;
    %end;
    .scope S_000001ee8727c620;
T_18 ;
    %wait E_000001ee87203680;
    %load/vec4 v000001ee8727cec0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 65536, 0, 32;
    %assign/vec4 v000001ee8727e040_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v000001ee8727daa0_0;
    %assign/vec4 v000001ee8727e040_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000001ee86e13f30;
T_19 ;
    %fork t_1, S_000001ee86e46a30;
    %jmp t_0;
    .scope S_000001ee86e46a30;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ee8720a6a0_0, 0, 32;
    %load/vec4 v000001ee8720a6a0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_19.0, 4;
    %vpi_call 5 110 "$display", "%m :\012  Simulation aborted due to invalid parameter value(s)" {0 0 0};
    %vpi_call 5 112 "$finish" {0 0 0};
T_19.0 ;
    %end;
    .scope S_000001ee86e13f30;
t_0 %join;
    %end;
    .thread T_19;
    .scope S_000001ee86e13f30;
T_20 ;
    %wait E_000001ee87203080;
    %fork t_3, S_000001ee86e46bc0;
    %jmp t_2;
    .scope S_000001ee86e46bc0;
t_3 ;
    %load/vec4 v000001ee87274af0_0;
    %store/vec4 v000001ee87275630_0, 0, 1024;
    %load/vec4 v000001ee872744b0_0;
    %load/vec4 v000001ee87274050_0;
    %or;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_20.0, 6;
    %load/vec4 v000001ee872756d0_0;
    %load/vec4 v000001ee872756d0_0;
    %xor;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_20.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001ee87275630_0, 0, 1024;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v000001ee872756d0_0;
    %pad/u 32;
    %cmpi/u 32, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_20.6, 5;
    %load/vec4 v000001ee87274050_0;
    %load/vec4 v000001ee872744b0_0;
    %or;
    %pushi/vec4 1, 0, 1;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
T_20.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ee8720a880_0, 0, 32;
T_20.7 ;
    %load/vec4 v000001ee8720a880_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_20.8, 5;
    %load/vec4 v000001ee872756d0_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %load/vec4 v000001ee8720a880_0;
    %add;
    %store/vec4 v000001ee8720a920_0, 0, 32;
    %load/vec4 v000001ee87274050_0;
    %load/vec4 v000001ee872744b0_0;
    %or;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_20.9, 8;
    %load/vec4 v000001ee87275590_0;
    %load/vec4 v000001ee8720a880_0;
    %part/s 1;
    %pushi/vec4 0, 0, 1;
    %or;
    %jmp/1 T_20.10, 8;
T_20.9 ; End of true expr.
    %load/vec4 v000001ee87274af0_0;
    %load/vec4 v000001ee8720a920_0;
    %part/s 1;
    %jmp/0 T_20.10, 8;
 ; End of false expr.
    %blend;
T_20.10;
    %ix/getv/s 4, v000001ee8720a920_0;
    %store/vec4 v000001ee87275630_0, 4, 1;
    %load/vec4 v000001ee8720a880_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ee8720a880_0, 0, 32;
    %jmp T_20.7;
T_20.8 ;
T_20.4 ;
T_20.3 ;
T_20.0 ;
    %load/vec4 v000001ee87274cd0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_20.11, 6;
    %pushi/vec4 0, 0, 1024;
    %assign/vec4 v000001ee87274af0_0, 0;
    %jmp T_20.12;
T_20.11 ;
    %load/vec4 v000001ee87274cd0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_20.13, 6;
    %load/vec4 v000001ee87275630_0;
    %assign/vec4 v000001ee87274af0_0, 0;
    %jmp T_20.14;
T_20.13 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v000001ee87274af0_0, 0;
T_20.14 ;
T_20.12 ;
    %end;
    .scope S_000001ee86e13f30;
t_2 %join;
    %jmp T_20;
    .thread T_20;
    .scope S_000001ee86e13f30;
T_21 ;
    %wait E_000001ee87202b80;
    %fork t_5, S_000001ee86e140c0;
    %jmp t_4;
    .scope S_000001ee86e140c0;
t_5 ;
    %load/vec4 v000001ee872754f0_0;
    %cmpi/ne 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_21.3, 6;
    %load/vec4 v000001ee872754f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
T_21.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.2, 9;
    %pushi/vec4 0, 0, 64;
    %vpi_func 5 170 "$time" 64 {0 0 0};
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_21.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %vpi_call 5 171 "$display", "WARNING: %m :\012  at time = %t, detected unknown value, %b, on clk input.", $time, v000001ee872754f0_0 {0 0 0};
T_21.0 ;
    %end;
    .scope S_000001ee86e13f30;
t_4 %join;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_000001ee87214640;
T_22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ee87281020_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ee87281020_0, 0, 1;
    %delay 5000, 0;
    %jmp T_22;
    .thread T_22;
    .scope S_000001ee87214640;
T_23 ;
    %vpi_call 2 73 "$readmemh", "./Dmem.dat", v000001ee8727fab0 {0 0 0};
    %vpi_call 2 74 "$readmemh", "./Imem.dat", v000001ee8727fe70 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ee87282600_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001ee87280f80_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ee8727f6f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ee8727f650_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ee8727f970_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ee8727ee30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ee8727f8d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ee87280c60_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ee87280c60_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ee87280c60_0, 0, 1;
    %end;
    .thread T_23;
    .scope S_000001ee87214640;
T_24 ;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ee87282240_0, 0, 32;
T_24.0 ;
    %load/vec4 v000001ee87282240_0;
    %cmpi/s 200, 0, 32;
    %jmp/0xz T_24.1, 5;
    %load/vec4 v000001ee8727d640_0;
    %store/vec4 v000001ee87281340_0, 0, 32;
    %fork TD_top_test.fetch_task1, S_000001ee86e630c0;
    %join;
    %load/vec4 v000001ee8727cd80_0;
    %store/vec4 v000001ee8727fbf0_0, 0, 32;
    %fork TD_top_test.load_task1, S_000001ee86e4d990;
    %join;
    %fork TD_top_test.store_task1, S_000001ee86e4db20;
    %join;
    %delay 10000, 0;
    %release/net v000001ee87280230_0, 0, 32;
    %load/vec4 v000001ee87282240_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ee87282240_0, 0, 32;
    %jmp T_24.0;
T_24.1 ;
    %vpi_call 2 110 "$display", "\012Reach IN_TOTAL." {0 0 0};
    %fork TD_top_test.dump_task1, S_000001ee86e62f30;
    %join;
    %vpi_call 2 114 "$finish" {0 0 0};
    %end;
    .thread T_24;
    .scope S_000001ee87214640;
T_25 ;
    %vpi_call 2 120 "$monitor", $stime, " PC=%h INST=%b sp = %h ra = %h", v000001ee872802d0_0, v000001ee87281d40_0, &PV<v000001ee87274af0_0, 64, 32>, &PV<v000001ee87274af0_0, 32, 32> {0 0 0};
    %vpi_call 2 122 "$dumpfile", "top_test.vcd" {0 0 0};
    %vpi_call 2 123 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001ee86e44300 {0 0 0};
    %end;
    .thread T_25;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "top_test.v";
    "./top.v";
    "./rf32x32.v";
    "./riscv-ex/modules/DW_ram_2r_w_s_dff.v";
    "./adder_pcPlusFour.v";
    "./adder_pcPlusOffset.v";
    "./alu32_func.v";
    "./rv32i_decoder.v";
    "./mux_alu.v";
    "./mux_jalr.v";
    "./mux_pcsrc.v";
    "./pc.v";
    "./src_pc.v";
    "./src_mem.v";
