//: version "1.8.7"

module HalfAdd(B, A, S, C);
//: interface  /sz:(88, 71) /bd:[ Li0>A(16/71) Li1>B(55/71) Ro0<S(12/71) Ro1<C(59/71) ]
input B;    //: /sn:0 {0}(158,202)(250,202){1}
//: {2}(254,202)(320,202)(320,184)(328,184){3}
//: {4}(252,204)(252,248)(337,248){5}
input A;    //: /sn:0 {0}(157,155)(280,155){1}
//: {2}(284,155)(320,155)(320,179)(328,179){3}
//: {4}(282,157)(282,243)(337,243){5}
output C;    //: /sn:0 {0}(449,246)(358,246){1}
output S;    //: /sn:0 {0}(445,182)(349,182){1}
//: enddecls

  //: joint g4 (A) @(282, 155) /w:[ 2 -1 1 4 ]
  //: input g3 (B) @(156,202) /sn:0 /w:[ 0 ]
  //: input g2 (A) @(155,155) /sn:0 /w:[ 0 ]
  xor g1 (.I0(A), .I1(B), .Z(S));   //: @(339,182) /sn:0 /delay:" 2" /w:[ 3 3 1 ]
  //: output g6 (S) @(442,182) /sn:0 /w:[ 0 ]
  //: output g7 (C) @(446,246) /sn:0 /w:[ 0 ]
  //: joint g5 (B) @(252, 202) /w:[ 2 -1 1 4 ]
  and g0 (.I0(A), .I1(B), .Z(C));   //: @(348,246) /sn:0 /delay:" 1" /w:[ 5 5 1 ]

endmodule

module main;    //: root_module
wire w4;    //: /sn:0 {0}(409,173)(459,173)(459,173)(443,173){1}
wire w0;    //: /sn:0 {0}(409,212)(467,212)(467,212)(443,212){1}
wire w1;    //: /sn:0 /dp:1 {0}(568,169)(543,169)(543,169)(533,169){1}
wire w2;    //: /sn:0 /dp:1 {0}(568,216)(543,216)(543,216)(533,216){1}
//: enddecls

  led g4 (.I(w2));   //: @(575,216) /sn:0 /R:3 /w:[ 0 ] /type:3
  led g3 (.I(w1));   //: @(575,169) /sn:0 /R:3 /w:[ 0 ] /type:3
  //: switch g2 (w0) @(392,212) /sn:0 /w:[ 0 ] /st:0
  //: switch g1 (w4) @(392,173) /sn:0 /w:[ 0 ] /st:0
  HalfAdd g0 (.B(w0), .A(w4), .C(w2), .S(w1));   //: @(444, 157) /sz:(88, 71) /sn:0 /p:[ Li0>1 Li1>1 Ro0<1 Ro1<1 ]

endmodule
