WARNING: physical memory size is smaller than virtual memory size.
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 20000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Warmup finished CPU 0 instructions: 5000001 cycles: 1250272 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 32 sec)
Warmup complete CPU 0 instructions: 5000001 cycles: 1250272 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 32 sec)
Heartbeat CPU 0 instructions: 10000000 cycles: 3401365 heartbeat IPC: 2.94 cumulative IPC: 2.324 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 6978124 heartbeat IPC: 2.796 cumulative IPC: 2.619 (Simulation time: 00 hr 02 min 59 sec)
Simulation finished CPU 0 instructions: 20000004 cycles: 7831233 cumulative IPC: 2.554 (Simulation time: 00 hr 03 min 52 sec)
Simulation complete CPU 0 instructions: 20000004 cycles: 7831233 cumulative IPC: 2.554 (Simulation time: 00 hr 03 min 52 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/igor/Documents/traces/600.perlbench_s-1273B.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 2.554 instructions: 20000004 cycles: 7831233
CPU 0 Branch Prediction Accuracy: 96.79% MPKI: 4.293 Average ROB Occupancy at Mispredict: 69.62
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0194
BRANCH_INDIRECT: 0.328
BRANCH_CONDITIONAL: 3.94
BRANCH_DIRECT_CALL: 0.0009
BRANCH_INDIRECT_CALL: 0.0004
BRANCH_RETURN: 0.0009

LLC TOTAL        ACCESS:       1180 HIT:          0 MISS:       1180
LLC LOAD         ACCESS:       1058 HIT:          0 MISS:       1058
LLC RFO          ACCESS:         30 HIT:          0 MISS:         30
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:          0 HIT:          0 MISS:          0
LLC TRANSLATION  ACCESS:         92 HIT:          0 MISS:         92
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 160.2 cycles
cpu0_DTLB TOTAL        ACCESS:    4842159 HIT:    4829052 MISS:      13107
cpu0_DTLB LOAD         ACCESS:    4842159 HIT:    4829052 MISS:      13107
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 10.5 cycles
cpu0_ITLB TOTAL        ACCESS:      13901 HIT:      13701 MISS:        200
cpu0_ITLB LOAD         ACCESS:      13901 HIT:      13701 MISS:        200
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.95 cycles
cpu0_L1D TOTAL        ACCESS:    7114921 HIT:    7112596 MISS:       2325
cpu0_L1D LOAD         ACCESS:    2694872 HIT:    2692808 MISS:       2064
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    4419899 HIT:    4419761 MISS:        138
cpu0_L1D TRANSLATION  ACCESS:        150 HIT:         27 MISS:        123
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 90.57 cycles
cpu0_L1I TOTAL        ACCESS:      15883 HIT:      15170 MISS:        713
cpu0_L1I LOAD         ACCESS:      15883 HIT:      15170 MISS:        713
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 20.02 cycles
cpu0_L2C TOTAL        ACCESS:       1870 HIT:        690 MISS:       1180
cpu0_L2C LOAD         ACCESS:       1590 HIT:        532 MISS:       1058
cpu0_L2C RFO          ACCESS:         40 HIT:         10 MISS:         30
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:        117 HIT:        117 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:        123 HIT:         31 MISS:         92
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 181.2 cycles
cpu0_STLB TOTAL        ACCESS:      11426 HIT:      11285 MISS:        141
cpu0_STLB LOAD         ACCESS:      11426 HIT:      11285 MISS:        141
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 386.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        387
  ROW_BUFFER_MISS:        793
 AVG DBUS CONGESTED CYCLE: 3.71
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
