Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.
WARNING:Xst:3152 - You have chosen to run a version of XST which is not the default solution
   for the specified device family. You are free to use it in order to take
   advantage of its enhanced HDL parsing/elaboration capabilities. However,
   please be aware that you may be impacted by  language support differences.
   This version may also result in circuit performance and device utilization
   differences for your particular design. You can always revert back to the
   default XST solution by setting the "use_new_parser" option to value "no" 
   on the XST command line or in the XST process properties panel.
Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc4vsx35-10-ff668

---- Source Options
Use New Parser                     : yes
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Number of Regional Clock Buffers   : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/ipcore_dir/i2c_mem.vhd" into library work
Parsing entity <i2c_mem>.
Parsing architecture <i2c_mem_a> of entity <i2c_mem>.
Parsing VHDL file "/home/user/workspace/fphdl/fixed_float_types_c.vhdl" into library ieee_proposed
Parsing package <fixed_float_types>.
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/p_package1_constants.vhd" into library work
Parsing package <p_package1_constants>.
Parsing package body <p_package1_constants>.
Parsing VHDL file "/home/user/workspace/fphdl/fixed_pkg_c.vhdl" into library ieee_proposed
Parsing package <fixed_pkg>.
Parsing package body <fixed_pkg>.
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/mem_kvdd_vdd25.vhd" into library work
Parsing entity <mem_kvdd_vdd25>.
Parsing architecture <Behavioral> of entity <mem_kvdd_vdd25>.
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/i2c_r.vhd" into library work
Parsing entity <i2c_r>.
Parsing architecture <Behavioral> of entity <i2c_r>.
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/fpupack.vhd" into library work
Parsing package <fpupack>.
Parsing package body <fpupack>.
Parsing VHDL file "/home/user/workspace/fphdl/float_pkg_c.vhdl" into library ieee_proposed
Parsing package <float_pkg>.
Parsing package body <float_pkg>.
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/top.vhd" into library work
Parsing entity <top>.
Parsing architecture <Behavioral> of entity <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:746 - "/home/user/workspace/fphdl/fixed_pkg_c.vhdl" Line 1470: Range is empty (null range)
WARNING:HDLCompiler:746 - "/home/user/workspace/fphdl/fixed_pkg_c.vhdl" Line 1471: Range is empty (null range)
WARNING:HDLCompiler:746 - "/home/user/workspace/fphdl/fixed_pkg_c.vhdl" Line 1472: Range is empty (null range)
WARNING:HDLCompiler:746 - "/home/user/workspace/fphdl/float_pkg_c.vhdl" Line 1021: Range is empty (null range)
WARNING:HDLCompiler:746 - "/home/user/workspace/fphdl/float_pkg_c.vhdl" Line 1022: Range is empty (null range)

Elaborating entity <top> (architecture <Behavioral>) from library <work>.

Elaborating entity <i2c_r> (architecture <Behavioral>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/user/workspace/melexis_mlx90641/i2c_r.vhd" Line 179. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/user/workspace/melexis_mlx90641/i2c_r.vhd" Line 257. Case statement is complete. others clause is never selected

Elaborating entity <i2c_mem> (architecture <i2c_mem_a>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/user/workspace/melexis_mlx90641/top.vhd" Line 245: Assignment to signal_i2c_mem_data_available ignored, since the identifier is never used

Elaborating entity <mem_kvdd_vdd25> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:89 - "/home/user/workspace/melexis_mlx90641/mem_kvdd_vdd25.vhd" Line 44: <ramb16> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:1127 - "/home/user/workspace/melexis_mlx90641/top.vhd" Line 287: Assignment to fpu_sub_clk_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/user/workspace/melexis_mlx90641/top.vhd" Line 288: Assignment to fpu_div_clk_i ignored, since the identifier is never used
INFO:HDLCompiler:679 - "/home/user/workspace/melexis_mlx90641/top.vhd" Line 378. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/user/workspace/melexis_mlx90641/top.vhd" Line 461. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "/home/user/workspace/melexis_mlx90641/top.vhd" Line 409: Assignment to fpu_sub_opa_i ignored, since the identifier is never used
WARNING:HDLCompiler:746 - "/home/user/workspace/fphdl/float_pkg_c.vhdl" Line 1583: Range is empty (null range)
WARNING:HDLCompiler:746 - "/home/user/workspace/fphdl/float_pkg_c.vhdl" Line 1637: Range is empty (null range)
WARNING:HDLCompiler:746 - "/home/user/workspace/fphdl/float_pkg_c.vhdl" Line 1094: Range is empty (null range)
WARNING:HDLCompiler:220 - "/home/user/workspace/fphdl/float_pkg_c.vhdl" Line 1413: Assignment ignored
WARNING:HDLCompiler:220 - "/home/user/workspace/fphdl/float_pkg_c.vhdl" Line 1639: Assignment ignored
WARNING:HDLCompiler:746 - "/home/user/workspace/fphdl/float_pkg_c.vhdl" Line 1642: Range is empty (null range)
WARNING:HDLCompiler:220 - "/home/user/workspace/fphdl/float_pkg_c.vhdl" Line 1642: Assignment ignored
WARNING:HDLCompiler:746 - "/home/user/workspace/fphdl/float_pkg_c.vhdl" Line 1649: Range is empty (null range)
WARNING:HDLCompiler:220 - "/home/user/workspace/fphdl/float_pkg_c.vhdl" Line 1649: Assignment ignored
INFO:HDLCompiler:679 - "/home/user/workspace/melexis_mlx90641/top.vhd" Line 507. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "/home/user/workspace/melexis_mlx90641/top.vhd" Line 472: Assignment to fpu_div_opa_i ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "/home/user/workspace/melexis_mlx90641/top.vhd" Line 72: Net <i2c_mem_clkb> does not have a driver.
WARNING:HDLCompiler:634 - "/home/user/workspace/melexis_mlx90641/top.vhd" Line 73: Net <i2c_mem_web[0]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/user/workspace/melexis_mlx90641/top.vhd" Line 74: Net <i2c_mem_addrb[10]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/user/workspace/melexis_mlx90641/top.vhd" Line 75: Net <i2c_mem_dinb[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/user/workspace/melexis_mlx90641/top.vhd" Line 138: Net <fpu_div_ready_o> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/user/workspace/melexis_mlx90641/top.vhd".
INFO:Xst:3210 - "/home/user/workspace/melexis_mlx90641/top.vhd" line 206: Output port <o_i2c_address> of the instance <inst_i2c_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/user/workspace/melexis_mlx90641/top.vhd" line 206: Output port <o_i2c_address_rw> of the instance <inst_i2c_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/user/workspace/melexis_mlx90641/top.vhd" line 206: Output port <o_i2c_address_ack> of the instance <inst_i2c_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/user/workspace/melexis_mlx90641/top.vhd" line 206: Output port <o_i2c_data_ack> of the instance <inst_i2c_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/user/workspace/melexis_mlx90641/top.vhd" line 206: Output port <o_done_address> of the instance <inst_i2c_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/user/workspace/melexis_mlx90641/top.vhd" line 206: Output port <o_sta> of the instance <inst_i2c_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/user/workspace/melexis_mlx90641/top.vhd" line 224: Output port <doutb> of the instance <inst_i2c_mem> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <i2c_mem_web> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <i2c_mem_addrb> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <i2c_mem_dinb> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <i2c_mem_clkb> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <fpu_div_ready_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 8-bit register for signal <kvdd>.
    Found 8-bit register for signal <vdd25>.
    Found 1-bit register for signal <i2c_mem_rw_flag>.
    Found 1-bit register for signal <p1.v_wait1>.
    Found 1-bit register for signal <aaa>.
    Found 11-bit register for signal <i2c_mem_kvdd_vdd25_address>.
    Found 8-bit register for signal <mem_kvdd_vdd25_address>.
    Found 32-bit register for signal <f32_data_kvdd>.
    Found 32-bit register for signal <f32_data_vdd25>.
    Found 11-bit register for signal <p0.variable_i2c_mem_addra_index>.
    Found 1-bit register for signal <i2c_r_done_data_prev>.
    Found 11-bit register for signal <signal_i2c_mem_addra_index>.
    Found 2-bit register for signal <p0_fpu_sub.state_fpu_sub>.
    Found 1-bit register for signal <fpu_sub_ready_o>.
    Found 32-bit register for signal <rty>.
    Found 4-bit register for signal <p1.state>.
    Found finite state machine <FSM_0> for signal <p0_fpu_sub.state_fpu_sub>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | i_clock (rising_edge)                          |
    | Reset              | i_reset (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | fpu_sub_state_idle                             |
    | Power Up State     | fpu_sub_state_idle                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <p1.state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 18                                             |
    | Inputs             | 2                                              |
    | Outputs            | 9                                              |
    | Clock              | i_clock (rising_edge)                          |
    | Reset              | i_reset (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | a                                              |
    | Power Up State     | a                                              |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit subtractor for signal <n1864> created at line 1956.
    Found 10-bit subtractor for signal <n1865> created at line 1964.
    Found 7-bit subtractor for signal <PWR_14_o_GND_14_o_sub_268_OUT> created at line 1597.
    Found 8-bit subtractor for signal <PWR_14_o_GND_14_o_sub_269_OUT> created at line 1597.
    Found 10-bit subtractor for signal <X_14_o_unary_minus_275_OUT> created at line 1607.
    Found 7-bit subtractor for signal <GND_14_o_PWR_14_o_sub_503_OUT> created at line 2393.
    Found 7-bit subtractor for signal <GND_14_o_PWR_14_o_sub_535_OUT> created at line 2400.
    Found 30-bit subtractor for signal <n2023> created at line 2169.
    Found 30-bit subtractor for signal <n2026> created at line 2169.
    Found 30-bit subtractor for signal <n2027> created at line 2169.
    Found 30-bit subtractor for signal <n2028> created at line 2169.
    Found 30-bit subtractor for signal <n2029> created at line 2169.
    Found 30-bit subtractor for signal <n2030> created at line 2169.
    Found 30-bit subtractor for signal <n2031> created at line 2169.
    Found 30-bit subtractor for signal <n2032> created at line 2169.
    Found 30-bit subtractor for signal <n2033> created at line 2169.
    Found 30-bit subtractor for signal <n2034> created at line 2169.
    Found 30-bit subtractor for signal <n2035> created at line 2169.
    Found 30-bit subtractor for signal <n2036> created at line 2169.
    Found 30-bit subtractor for signal <n2037> created at line 2169.
    Found 30-bit subtractor for signal <n2038> created at line 2169.
    Found 30-bit subtractor for signal <n2039> created at line 2169.
    Found 30-bit subtractor for signal <n2040> created at line 2169.
    Found 30-bit subtractor for signal <n2041> created at line 2169.
    Found 30-bit subtractor for signal <n2042> created at line 2169.
    Found 30-bit subtractor for signal <n2043> created at line 2169.
    Found 30-bit subtractor for signal <n2044> created at line 2169.
    Found 30-bit subtractor for signal <n2045> created at line 2169.
    Found 30-bit subtractor for signal <n2046> created at line 2169.
    Found 30-bit subtractor for signal <n2047> created at line 2169.
    Found 30-bit subtractor for signal <n2048> created at line 2169.
    Found 30-bit subtractor for signal <n2049> created at line 2169.
    Found 30-bit subtractor for signal <n2050> created at line 2169.
    Found 30-bit subtractor for signal <n2051> created at line 2169.
    Found 30-bit subtractor for signal <n2052> created at line 2169.
    Found 7-bit subtractor for signal <PWR_14_o_GND_14_o_sub_599_OUT> created at line 1597.
    Found 8-bit subtractor for signal <PWR_14_o_GND_14_o_sub_600_OUT> created at line 1597.
    Found 11-bit subtractor for signal <GND_14_o_unary_minus_606_OUT> created at line 1607.
    Found 10-bit subtractor for signal <n2279> created at line 1621.
    Found 11-bit subtractor for signal <n2283> created at line 1621.
    Found 1-bit adder for signal <p1.v_wait1[0]_PWR_14_o_add_18_OUT<0>> created at line 364.
    Found 11-bit adder for signal <p0.variable_i2c_mem_addra_index[10]_GND_14_o_add_50_OUT> created at line 401.
    Found 28-bit adder for signal <X_14_o_X_14_o_add_236_OUT> created at line 2000.
    Found 10-bit adder for signal <X_14_o_PWR_14_o_add_269_OUT> created at line 1253.
    Found 9-bit adder for signal <X_14_o_GND_14_o_add_273_OUT> created at line 1607.
    Found 10-bit adder for signal <X_14_o_GND_14_o_add_314_OUT> created at line 1253.
    Found 23-bit adder for signal <GND_14_o_GND_14_o_add_315_OUT> created at line 1241.
    Found 10-bit adder for signal <GND_14_o_GND_14_o_add_504_OUT> created at line 1253.
    Found 10-bit adder for signal <GND_14_o_PWR_14_o_add_600_OUT> created at line 1253.
    Found 10-bit adder for signal <GND_14_o_GND_14_o_add_604_OUT> created at line 1607.
    Found 10-bit adder for signal <GND_14_o_GND_14_o_add_645_OUT> created at line 1253.
    Found 23-bit adder for signal <PWR_14_o_GND_14_o_add_646_OUT> created at line 1241.
    Found 28-bit subtractor for signal <GND_14_o_GND_14_o_sub_238_OUT<27:0>> created at line 2003.
    Found 10-bit subtractor for signal <PWR_14_o_GND_14_o_sub_285_OUT<9:0>> created at line 1624.
    Found 10-bit subtractor for signal <GND_14_o_GND_14_o_sub_475_OUT<9:0>> created at line 2388.
    Found 10-bit subtractor for signal <n2303> created at line 0.
    Found 10-bit subtractor for signal <GND_14_o_GND_14_o_sub_537_OUT<9:0>> created at line 1320.
    Found 28-bit shifter logical right for signal <GND_14_o_GND_14_o_shift_right_153_OUT> created at line 2964
    Found 28-bit shifter logical right for signal <X_14_o_GND_14_o_mux_229_OUT> created at line 1957
    Found 28-bit shifter logical right for signal <n2281> created at line 1621
    Found 24-bit shifter logical left for signal <GND_14_o_GND_14_o_shift_left_503_OUT> created at line 2955
    Found 24-bit shifter logical left for signal <GND_14_o_GND_14_o_shift_left_535_OUT> created at line 2955
    Found 28-bit shifter logical right for signal <n2285> created at line 1621
    Found 28-bit shifter logical left for signal <n2280> created at line 1621
    Found 28-bit shifter logical left for signal <n2284> created at line 1621
    Found 1-bit 27-to-1 multiplexer for signal <GND_14_o_X_14_o_Mux_190_o> created at line 1537.
    Found 1-bit 28-to-1 multiplexer for signal <PWR_14_o_X_14_o_Mux_285_o> created at line 1537.
    Found 9-bit comparator greater for signal <PWR_14_o_GND_14_o_LessThan_151_o> created at line 1957
    Found 9-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_152_o> created at line 1963
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_157_o> created at line 1539
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_165_o> created at line 1539
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_166_o> created at line 1539
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_169_o> created at line 1539
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_170_o> created at line 1539
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_173_o> created at line 1539
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_174_o> created at line 1539
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_178_o> created at line 1539
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_180_o> created at line 1539
    Found 27-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_185_o> created at line 1974
    Found 9-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_188_o> created at line 1983
    Found 9-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_189_o> created at line 1989
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_193_o> created at line 1539
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_194_o> created at line 1539
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_195_o> created at line 1539
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_196_o> created at line 1539
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_197_o> created at line 1539
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_198_o> created at line 1539
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_199_o> created at line 1539
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_200_o> created at line 1539
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_201_o> created at line 1539
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_202_o> created at line 1539
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_203_o> created at line 1539
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_204_o> created at line 1539
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_205_o> created at line 1539
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_206_o> created at line 1539
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_207_o> created at line 1539
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_208_o> created at line 1539
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_209_o> created at line 1539
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_210_o> created at line 1539
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_211_o> created at line 1539
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_212_o> created at line 1539
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_213_o> created at line 1539
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_214_o> created at line 1539
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_215_o> created at line 1539
    Found 8-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_216_o> created at line 1539
    Found 10-bit comparator lessequal for signal <n0509> created at line 1602
    Found 10-bit comparator greater for signal <X_14_o_INV_141_o> created at line 1604
    Found 10-bit comparator greater for signal <X_14_o_GND_14_o_LessThan_278_o> created at line 1611
    Found 10-bit comparator greater for signal <PWR_14_o_GND_14_o_LessThan_284_o> created at line 1622
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_287_o> created at line 1539
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_288_o> created at line 1539
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_289_o> created at line 1539
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_290_o> created at line 1539
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_291_o> created at line 1539
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_292_o> created at line 1539
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_293_o> created at line 1539
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_294_o> created at line 1539
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_295_o> created at line 1539
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_296_o> created at line 1539
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_297_o> created at line 1539
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_298_o> created at line 1539
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_299_o> created at line 1539
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_300_o> created at line 1539
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_301_o> created at line 1539
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_302_o> created at line 1539
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_303_o> created at line 1539
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_304_o> created at line 1539
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_305_o> created at line 1539
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_306_o> created at line 1539
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_307_o> created at line 1539
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_308_o> created at line 1539
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_309_o> created at line 1539
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_310_o> created at line 1539
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_311_o> created at line 1539
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_312_o> created at line 1539
    Found 10-bit comparator greater for signal <GND_14_o_PWR_14_o_LessThan_313_o> created at line 1539
    Found 10-bit comparator lessequal for signal <n1731> created at line 1602
    Found 10-bit comparator greater for signal <GND_14_o_INV_248_o> created at line 1604
    Found 10-bit comparator greater for signal <GND_14_o_GND_14_o_LessThan_609_o> created at line 1611
    Summary:
	inferred  56 Adder/Subtractor(s).
	inferred 158 D-type flip-flop(s).
	inferred  72 Comparator(s).
	inferred 1016 Multiplexer(s).
	inferred   8 Combinational logic shifter(s).
	inferred   2 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <i2c_r>.
    Related source file is "/home/user/workspace/melexis_mlx90641/i2c_r.vhd".
        g_board_frequency = 100000000
        g_i2c_frequency = 400000
        zero = 0
    Found 1-bit register for signal <scl_ping>.
    Found 1-bit register for signal <psda1>.
    Found 1-bit register for signal <pscl1>.
    Found 4-bit register for signal <s_sda_data_index>.
    Found 1-bit register for signal <s_state_p4_c>.
    Found 1-bit register for signal <counter_enable>.
    Found 9-bit register for signal <s_sda_data_register>.
    Found 1-bit register for signal <s_state_p6_c>.
    Found 1-bit register for signal <s_sda_data_first_flag>.
    Found 1-bit register for signal <done_address>.
    Found 1-bit register for signal <done_data>.
    Found 7-bit register for signal <o_i2c_address>.
    Found 1-bit register for signal <o_i2c_address_rw>.
    Found 1-bit register for signal <o_i2c_address_ack>.
    Found 8-bit register for signal <o_i2c_data>.
    Found 1-bit register for signal <o_i2c_data_ack>.
    Found 7-bit register for signal <p1.i2c_half_period_index>.
    Found 7-bit adder for signal <p1.i2c_half_period_index[6]_GND_15_o_add_1_OUT> created at line 101.
    Found 4-bit adder for signal <s_sda_data_index[3]_GND_15_o_add_6_OUT> created at line 131.
    Found 9-bit 9-to-1 multiplexer for signal <s_sda_data_index[3]_X_15_o_wide_mux_13_OUT> created at line 191.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  47 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <i2c_r> synthesized.

Synthesizing Unit <mem_kvdd_vdd25>.
    Related source file is "/home/user/workspace/melexis_mlx90641/mem_kvdd_vdd25.vhd".
INFO:Xst:3210 - "/home/user/workspace/melexis_mlx90641/mem_kvdd_vdd25.vhd" line 185: Output port <DOPA> of the instance <inst_mem_kvdd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/user/workspace/melexis_mlx90641/mem_kvdd_vdd25.vhd" line 185: Output port <DOPB> of the instance <inst_mem_kvdd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/user/workspace/melexis_mlx90641/mem_kvdd_vdd25.vhd" line 185: Output port <CASCADEOUTA> of the instance <inst_mem_kvdd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/user/workspace/melexis_mlx90641/mem_kvdd_vdd25.vhd" line 185: Output port <CASCADEOUTB> of the instance <inst_mem_kvdd> is unconnected or connected to loadless signal.
    Found 14-bit adder for signal <n0016[13:0]> created at line 179.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <mem_kvdd_vdd25> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 59
 1-bit adder                                           : 1
 10-bit adder                                          : 6
 10-bit subtractor                                     : 8
 11-bit adder                                          : 1
 11-bit subtractor                                     : 2
 14-bit adder                                          : 1
 23-bit adder                                          : 2
 28-bit addsub                                         : 1
 30-bit subtractor                                     : 28
 4-bit adder                                           : 1
 7-bit adder                                           : 1
 7-bit subtractor                                      : 4
 8-bit subtractor                                      : 2
 9-bit adder                                           : 1
# Registers                                            : 31
 1-bit register                                        : 17
 11-bit register                                       : 3
 32-bit register                                       : 3
 4-bit register                                        : 1
 7-bit register                                        : 2
 8-bit register                                        : 4
 9-bit register                                        : 1
# Comparators                                          : 72
 10-bit comparator greater                             : 32
 10-bit comparator lessequal                           : 2
 27-bit comparator greater                             : 1
 8-bit comparator greater                              : 33
 9-bit comparator greater                              : 4
# Multiplexers                                         : 1028
 1-bit 2-to-1 multiplexer                              : 824
 1-bit 27-to-1 multiplexer                             : 1
 1-bit 28-to-1 multiplexer                             : 1
 10-bit 2-to-1 multiplexer                             : 15
 11-bit 2-to-1 multiplexer                             : 8
 23-bit 2-to-1 multiplexer                             : 4
 24-bit 2-to-1 multiplexer                             : 4
 28-bit 2-to-1 multiplexer                             : 17
 32-bit 2-to-1 multiplexer                             : 30
 4-bit 2-to-1 multiplexer                              : 12
 5-bit 2-to-1 multiplexer                              : 96
 54-bit 2-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 4
 7-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 5
 9-bit 2-to-1 multiplexer                              : 3
 9-bit 9-to-1 multiplexer                              : 1
# Logic shifters                                       : 8
 24-bit shifter logical left                           : 2
 28-bit shifter logical left                           : 2
 28-bit shifter logical right                          : 4
# FSMs                                                 : 2
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/i2c_mem.ngc>.
Loading core <i2c_mem> for timing and area information for instance <inst_i2c_mem>.
WARNING:Xst:1710 - FF/Latch <f32_data_kvdd_8> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rty_-23> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rty_-22> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rty_-21> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rty_-20> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rty_-19> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rty_-18> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rty_-17> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rty_-16> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rty_-15> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rty_-14> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rty_-13> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rty_-12> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rty_-11> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rty_-10> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rty_-9> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rty_-8> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rty_-7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rty_-6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rty_-5> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rty_-4> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rty_-3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rty_-2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rty_-1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_kvdd_vdd25_address_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_kvdd_vdd25_address_4> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_kvdd_vdd25_address_5> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_kvdd_vdd25_address_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_kvdd_vdd25_address_8> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_kvdd_vdd25_address_9> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_kvdd_vdd25_address_10> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_vdd25_-7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_vdd25_-6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_vdd25_-5> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_vdd25_-4> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_vdd25_-3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_vdd25_-2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_vdd25_-1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_vdd25_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_vdd25_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_vdd25_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_vdd25_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_vdd25_4> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_vdd25_5> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_vdd25_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_vdd25_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_vdd25_8> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_kvdd_-7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_kvdd_-6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_kvdd_-5> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_kvdd_-4> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_kvdd_-3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_kvdd_-2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_kvdd_-1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_kvdd_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_kvdd_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_kvdd_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_kvdd_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_kvdd_4> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_kvdd_5> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_kvdd_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <f32_data_kvdd_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <rty_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rty_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rty_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rty_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rty_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rty_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rty_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rty_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rty_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2404 -  FFs/Latches <f32_data_kvdd<8:16>> (without init value) have a constant value of 0 in block <top>.
WARNING:Xst:2404 -  FFs/Latches <f32_data_vdd25<8:16>> (without init value) have a constant value of 0 in block <top>.
WARNING:Xst:2404 -  FFs/Latches <i2c_mem_kvdd_vdd25_address<10:7>> (without init value) have a constant value of 0 in block <top>.
WARNING:Xst:2404 -  FFs/Latches <rty<8:16>> (without init value) have a constant value of 0 in block <top>.

Synthesizing (advanced) Unit <i2c_r>.
The following registers are absorbed into counter <p1.i2c_half_period_index>: 1 register on signal <p1.i2c_half_period_index>.
Unit <i2c_r> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 56
 1-bit adder                                           : 1
 10-bit adder                                          : 6
 10-bit subtractor                                     : 6
 11-bit adder                                          : 1
 11-bit subtractor                                     : 2
 14-bit adder                                          : 1
 23-bit adder                                          : 2
 28-bit addsub                                         : 1
 29-bit subtractor                                     : 28
 4-bit adder                                           : 1
 7-bit subtractor                                      : 2
 8-bit adder                                           : 2
 8-bit subtractor                                      : 1
 9-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Counters                                             : 1
 7-bit up counter                                      : 1
# Registers                                            : 146
 Flip-Flops                                            : 146
# Comparators                                          : 72
 10-bit comparator greater                             : 32
 10-bit comparator lessequal                           : 2
 27-bit comparator greater                             : 1
 8-bit comparator greater                              : 33
 9-bit comparator greater                              : 4
# Multiplexers                                         : 1037
 1-bit 2-to-1 multiplexer                              : 835
 1-bit 27-to-1 multiplexer                             : 1
 1-bit 28-to-1 multiplexer                             : 1
 10-bit 2-to-1 multiplexer                             : 15
 11-bit 2-to-1 multiplexer                             : 7
 23-bit 2-to-1 multiplexer                             : 4
 24-bit 2-to-1 multiplexer                             : 4
 28-bit 2-to-1 multiplexer                             : 17
 32-bit 2-to-1 multiplexer                             : 30
 4-bit 2-to-1 multiplexer                              : 12
 5-bit 2-to-1 multiplexer                              : 96
 54-bit 2-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 4
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 5
 9-bit 2-to-1 multiplexer                              : 3
 9-bit 9-to-1 multiplexer                              : 1
# Logic shifters                                       : 8
 24-bit shifter logical left                           : 2
 28-bit shifter logical left                           : 2
 28-bit shifter logical right                          : 4
# FSMs                                                 : 2
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <i2c_mem_kvdd_vdd25_address_5> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_kvdd_vdd25_address_4> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_kvdd_vdd25_address_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rty_0> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rty_1> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rty_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rty_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rty_4> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rty_5> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rty_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rty_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rty_8> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rty_9> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rty_10> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rty_11> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rty_12> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rty_13> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rty_14> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rty_15> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <fpu_sub_ready_o> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <aaa> of sequential type is unconnected in block <top>.
INFO:Xst:2261 - The FF/Latch <p0.variable_i2c_mem_addra_index_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <signal_i2c_mem_addra_index_10> 
INFO:Xst:2261 - The FF/Latch <p0.variable_i2c_mem_addra_index_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <signal_i2c_mem_addra_index_0> 
INFO:Xst:2261 - The FF/Latch <p0.variable_i2c_mem_addra_index_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <signal_i2c_mem_addra_index_1> 
INFO:Xst:2261 - The FF/Latch <p0.variable_i2c_mem_addra_index_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <signal_i2c_mem_addra_index_2> 
INFO:Xst:2261 - The FF/Latch <p0.variable_i2c_mem_addra_index_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <signal_i2c_mem_addra_index_3> 
INFO:Xst:2261 - The FF/Latch <p0.variable_i2c_mem_addra_index_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <signal_i2c_mem_addra_index_4> 
INFO:Xst:2261 - The FF/Latch <p0.variable_i2c_mem_addra_index_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <signal_i2c_mem_addra_index_5> 
INFO:Xst:2261 - The FF/Latch <p0.variable_i2c_mem_addra_index_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <signal_i2c_mem_addra_index_6> 
INFO:Xst:2261 - The FF/Latch <p0.variable_i2c_mem_addra_index_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <signal_i2c_mem_addra_index_7> 
INFO:Xst:2261 - The FF/Latch <p0.variable_i2c_mem_addra_index_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <signal_i2c_mem_addra_index_8> 
INFO:Xst:2261 - The FF/Latch <p0.variable_i2c_mem_addra_index_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <signal_i2c_mem_addra_index_9> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <p1.state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 a     | 0000
 b     | 0001
 c     | 0010
 d     | 0011
 e     | 0100
 f     | 0101
 g     | 0110
 h     | 0111
 i     | 1000
 j     | 1001
 k     | 1010
 l     | 1011
 m     | 1100
-------------------
WARNING:Xst:1710 - FF/Latch <i2c_mem_kvdd_vdd25_address_1> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_kvdd_vdd25_address_2> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_mem_kvdd_vdd25_address_6> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <top> ...

Optimizing unit <i2c_r> ...
WARNING:Xst:2677 - Node <inst_i2c_r/o_i2c_data_ack> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_i2c_r/o_i2c_address_ack> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_i2c_r/o_i2c_address_rw> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_i2c_r/o_i2c_address_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_i2c_r/o_i2c_address_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_i2c_r/o_i2c_address_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_i2c_r/o_i2c_address_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_i2c_r/o_i2c_address_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_i2c_r/o_i2c_address_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_i2c_r/o_i2c_address_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_i2c_r/s_sda_data_register_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_i2c_r/done_address> of sequential type is unconnected in block <top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 10.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 110
 Flip-Flops                                            : 110

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4029
#      GND                         : 2
#      INV                         : 36
#      LUT1                        : 8
#      LUT2                        : 514
#      LUT2_D                      : 1
#      LUT2_L                      : 8
#      LUT3                        : 857
#      LUT3_D                      : 2
#      LUT3_L                      : 2
#      LUT4                        : 1118
#      LUT4_D                      : 2
#      LUT4_L                      : 22
#      MUXCY                       : 646
#      MUXF5                       : 190
#      MUXF6                       : 3
#      MUXF7                       : 1
#      VCC                         : 2
#      XORCY                       : 615
# FlipFlops/Latches                : 110
#      FD                          : 11
#      FDE                         : 41
#      FDR                         : 36
#      FDRE                        : 19
#      FDRSE                       : 1
#      FDS                         : 2
# RAMS                             : 2
#      RAMB16                      : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 35
#      IBUF                        : 3
#      OBUF                        : 32

Device utilization summary:
---------------------------

Selected Device : 4vsx35ff668-10 

 Number of Slices:                     1532  out of  15360     9%  
 Number of Slice Flip Flops:            110  out of  30720     0%  
 Number of 4 input LUTs:               2570  out of  30720     8%  
 Number of IOs:                          36
 Number of bonded IOBs:                  36  out of    448     8%  
 Number of FIFO16/RAMB16s:                2  out of    192     1%  
    Number used as RAMB16s:               2
 Number of GCLKs:                         1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                           | Clock buffer(FF name)                                                                                                                      | Load  |
---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------+
i_clock                                | BUFGP                                                                                                                                      | 98    |
inst_i2c_r/scl_ping                    | NONE(inst_i2c_r/s_sda_data_register_7)                                                                                                     | 14    |
GND_14_o_GND_14_o_mux_542_OUT<29>_mand1| NONE(inst_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP)| 1     |
---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                    | Buffer(FF name)                                                                                                                            | Load  |
--------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------+
inst_i2c_mem/N1(inst_i2c_mem/XST_GND:G)           | NONE(inst_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/TRUE_DP.SINGLE_PRIM.TDP)| 4     |
GND_14_o_GND_14_o_mux_542_OUT<29>_mand1(XST_GND:G)| NONE(inst_mem_kvdd_vdd25/inst_mem_kvdd)                                                                                                    | 2     |
--------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -10

   Minimum period: 3.129ns (Maximum Frequency: 319.550MHz)
   Minimum input arrival time before clock: 4.087ns
   Maximum output required time after clock: 170.740ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'i_clock'
  Clock period: 3.129ns (frequency: 319.550MHz)
  Total number of paths / destination ports: 636 / 186
-------------------------------------------------------------------------
Delay:               3.129ns (Levels of Logic = 2)
  Source:            p1.state_FSM_FFd1 (FF)
  Destination:       kvdd_0 (FF)
  Source Clock:      i_clock rising
  Destination Clock: i_clock rising

  Data Path: p1.state_FSM_FFd1 to kvdd_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             21   0.360   0.871  p1.state_FSM_FFd1 (p1.state_FSM_FFd1)
     LUT2_D:I1->O          1   0.195   0.523  _n2527_inv21 (_n2527_inv_bdd0)
     LUT4:I3->O            8   0.195   0.445  _n2527_inv11 (_n2527_inv)
     FDRE:CE                   0.540          kvdd_0
    ----------------------------------------
    Total                      3.129ns (1.290ns logic, 1.839ns route)
                                       (41.2% logic, 58.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'inst_i2c_r/scl_ping'
  Clock period: 2.034ns (frequency: 491.606MHz)
  Total number of paths / destination ports: 62 / 14
-------------------------------------------------------------------------
Delay:               2.034ns (Levels of Logic = 2)
  Source:            inst_i2c_r/s_sda_data_index_0 (FF)
  Destination:       inst_i2c_r/s_sda_data_register_7 (FF)
  Source Clock:      inst_i2c_r/scl_ping rising
  Destination Clock: inst_i2c_r/scl_ping rising

  Data Path: inst_i2c_r/s_sda_data_index_0 to inst_i2c_r/s_sda_data_register_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             14   0.360   0.934  inst_i2c_r/s_sda_data_index_0 (inst_i2c_r/s_sda_data_index_0)
     LUT4_L:I0->LO         1   0.195   0.328  inst_i2c_r/Mmux_GND_15_o_s_sda_data_index[3]_mux_14_OUT819_SW0 (N380)
     LUT4:I1->O            1   0.195   0.000  inst_i2c_r/Mmux_GND_15_o_s_sda_data_index[3]_mux_14_OUT819 (inst_i2c_r/Mmux_GND_15_o_s_sda_data_index[3]_mux_14_OUT819)
     FDR:D                     0.022          inst_i2c_r/s_sda_data_register_7
    ----------------------------------------
    Total                      2.034ns (0.772ns logic, 1.262ns route)
                                       (38.0% logic, 62.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_clock'
  Total number of paths / destination ports: 130 / 104
-------------------------------------------------------------------------
Offset:              4.087ns (Levels of Logic = 3)
  Source:            i_sda (PAD)
  Destination:       inst_i2c_r/s_state_p4_c (FF)
  Destination Clock: i_clock rising

  Data Path: i_sda to inst_i2c_r/s_state_p4_c
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   0.965   0.725  i_sda_IBUF (i_sda_IBUF)
     LUT2:I0->O            1   0.195   0.585  inst_i2c_r/_n0123_SW0 (N21)
     LUT4:I2->O            1   0.195   0.360  inst_i2c_r/_n0123 (inst_i2c_r/_n0123)
     FDRSE:S                   1.062          inst_i2c_r/s_state_p4_c
    ----------------------------------------
    Total                      4.087ns (2.417ns logic, 1.670ns route)
                                       (59.1% logic, 40.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'inst_i2c_r/scl_ping'
  Total number of paths / destination ports: 24 / 23
-------------------------------------------------------------------------
Offset:              3.103ns (Levels of Logic = 1)
  Source:            i_reset (PAD)
  Destination:       inst_i2c_r/s_sda_data_register_7 (FF)
  Destination Clock: inst_i2c_r/scl_ping rising

  Data Path: i_reset to inst_i2c_r/s_sda_data_register_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            70   0.965   1.076  i_reset_IBUF (i_reset_IBUF)
     FDR:R                     1.062          inst_i2c_r/s_sda_data_first_flag
    ----------------------------------------
    Total                      3.103ns (2.027ns logic, 1.076ns route)
                                       (65.3% logic, 34.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_clock'
  Total number of paths / destination ports: 667609087136465558482385022636197945732194490307261002544842801152 / 32
-------------------------------------------------------------------------
Offset:              170.740ns (Levels of Logic = 615)
  Source:            f32_data_vdd25_12 (FF)
  Destination:       o_data<0> (PAD)
  Source Clock:      i_clock rising

  Data Path: f32_data_vdd25_12 to o_data<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.360   0.703  f32_data_vdd25_12 (f32_data_vdd25_12)
     LUT3:I0->O            1   0.195   0.000  Mcompar_GND_14_o_GND_14_o_LessThan_185_o_lut<2> (Mcompar_GND_14_o_GND_14_o_LessThan_185_o_lut<2>)
     MUXCY:S->O            1   0.366   0.000  Mcompar_GND_14_o_GND_14_o_LessThan_185_o_cy<2> (Mcompar_GND_14_o_GND_14_o_LessThan_185_o_cy<2>)
     MUXCY:CI->O           1   0.044   0.000  Mcompar_GND_14_o_GND_14_o_LessThan_185_o_cy<3> (Mcompar_GND_14_o_GND_14_o_LessThan_185_o_cy<3>)
     MUXCY:CI->O           1   0.044   0.000  Mcompar_GND_14_o_GND_14_o_LessThan_185_o_cy<4> (Mcompar_GND_14_o_GND_14_o_LessThan_185_o_cy<4>)
     MUXCY:CI->O           1   0.044   0.000  Mcompar_GND_14_o_GND_14_o_LessThan_185_o_cy<5> (Mcompar_GND_14_o_GND_14_o_LessThan_185_o_cy<5>)
     MUXCY:CI->O           1   0.044   0.000  Mcompar_GND_14_o_GND_14_o_LessThan_185_o_cy<6> (Mcompar_GND_14_o_GND_14_o_LessThan_185_o_cy<6>)
     MUXCY:CI->O           1   0.044   0.000  Mcompar_GND_14_o_GND_14_o_LessThan_185_o_cy<7> (Mcompar_GND_14_o_GND_14_o_LessThan_185_o_cy<7>)
     MUXCY:CI->O          18   0.370   0.756  Mcompar_GND_14_o_GND_14_o_LessThan_185_o_cy<8> (Mcompar_GND_14_o_GND_14_o_LessThan_185_o_cy<8>)
     LUT2:I1->O            1   0.195   0.585  Mmux_n2291111 (n2291<3>)
     LUT3:I1->O            1   0.195   0.000  Maddsub_GND_14_o_X_14_o_mux_238_OUT_lut<3> (Maddsub_GND_14_o_X_14_o_mux_238_OUT_lut<3>)
     MUXCY:S->O            1   0.366   0.000  Maddsub_GND_14_o_X_14_o_mux_238_OUT_cy<3> (Maddsub_GND_14_o_X_14_o_mux_238_OUT_cy<3>)
     MUXCY:CI->O           1   0.044   0.000  Maddsub_GND_14_o_X_14_o_mux_238_OUT_cy<4> (Maddsub_GND_14_o_X_14_o_mux_238_OUT_cy<4>)
     MUXCY:CI->O           1   0.044   0.000  Maddsub_GND_14_o_X_14_o_mux_238_OUT_cy<5> (Maddsub_GND_14_o_X_14_o_mux_238_OUT_cy<5>)
     MUXCY:CI->O           1   0.044   0.000  Maddsub_GND_14_o_X_14_o_mux_238_OUT_cy<6> (Maddsub_GND_14_o_X_14_o_mux_238_OUT_cy<6>)
     XORCY:CI->O          13   0.360   0.855  Maddsub_GND_14_o_X_14_o_mux_238_OUT_xor<7> (GND_14_o_X_14_o_mux_238_OUT<7>)
     LUT3:I0->O            1   0.195   0.585  Mmux_PWR_14_o_GND_14_o_mux_266_OUT213_SW0 (N530)
     LUT4:I2->O            1   0.195   0.523  Mmux_PWR_14_o_GND_14_o_mux_266_OUT213 (Mmux_PWR_14_o_GND_14_o_mux_266_OUT213)
     LUT4:I3->O            1   0.195   0.523  Mmux_PWR_14_o_GND_14_o_mux_266_OUT246_SW1 (N700)
     LUT4:I3->O            1   0.195   0.585  Mmux_PWR_14_o_GND_14_o_mux_266_OUT246 (Mmux_PWR_14_o_GND_14_o_mux_266_OUT246)
     LUT4:I2->O            1   0.195   0.585  Mmux_PWR_14_o_GND_14_o_mux_266_OUT292_SW0 (N654)
     LUT4:I2->O            2   0.195   0.602  Mmux_PWR_14_o_GND_14_o_mux_266_OUT292 (Mmux_PWR_14_o_GND_14_o_mux_266_OUT292)
     LUT4:I2->O           80   0.195   1.340  Mmux_PWR_14_o_GND_14_o_mux_266_OUT2133 (Mmux_PWR_14_o_GND_14_o_mux_266_OUT2133)
     LUT2:I0->O            1   0.195   0.000  Msub_PWR_14_o_GND_14_o_sub_269_OUT1_xor<2>111 (Msub_PWR_14_o_GND_14_o_sub_269_OUT1_xor<2>11)
     MUXCY:S->O            1   0.366   0.000  Madd_X_14_o_PWR_14_o_add_269_OUT_cy<2> (Madd_X_14_o_PWR_14_o_add_269_OUT_cy<2>)
     XORCY:CI->O          10   0.360   0.869  Madd_X_14_o_PWR_14_o_add_269_OUT_xor<3> (X_14_o_PWR_14_o_add_269_OUT<3>)
     LUT4:I0->O            1   0.195   0.000  Mmux_n2299811 (Mmux_n2299811)
     MUXF5:I0->O           3   0.382   0.600  Mmux_n229981_f5 (Mmux_n229981)
     LUT4:I2->O           15   0.195   0.972  GND_14_o_GND_14_o_OR_515_o121 (GND_14_o_GND_14_o_OR_515_o12)
     LUT4:I0->O          143   0.195   1.525  GND_14_o_GND_14_o_OR_515_o1 (GND_14_o_GND_14_o_OR_515_o1)
     LUT2:I1->O           23   0.195   1.122  Mmux_PWR_14_o_PWR_14_o_mux_281_OUT21 (PWR_14_o_PWR_14_o_mux_281_OUT<1>1)
     LUT4:I0->O            1   0.195   0.523  Mmux_PWR_14_o_GND_14_o_MUX_916_o1296_SW0 (N506)
     LUT4:I3->O            1   0.195   0.741  Mmux_PWR_14_o_GND_14_o_MUX_916_o1296 (Mmux_PWR_14_o_GND_14_o_MUX_916_o1296)
     LUT4:I0->O            1   0.195   0.688  Mmux_PWR_14_o_GND_14_o_MUX_916_o1318 (Mmux_PWR_14_o_GND_14_o_MUX_916_o1318)
     LUT4:I1->O            1   0.195   0.523  Mmux_PWR_14_o_GND_14_o_MUX_916_o1340_SW0 (N746)
     LUT4:I3->O            1   0.195   0.688  Mmux_PWR_14_o_GND_14_o_MUX_916_o1340 (Mmux_PWR_14_o_GND_14_o_MUX_916_o1340)
     LUT4:I1->O            1   0.195   0.585  Mmux_PWR_14_o_GND_14_o_MUX_916_o1365 (Mmux_PWR_14_o_GND_14_o_MUX_916_o1365)
     LUT3:I1->O            2   0.195   0.705  Mmux_PWR_14_o_GND_14_o_MUX_916_o1403 (Mmux_PWR_14_o_GND_14_o_MUX_916_o1403)
     LUT4:I1->O            2   0.195   0.540  Mmux_GND_14_o_GND_14_o_MUX_924_o1191 (Mmux_GND_14_o_GND_14_o_MUX_924_o119)
     LUT4:I3->O            1   0.195   0.688  Mmux_GND_14_o_GND_14_o_MUX_924_o1226 (Mmux_GND_14_o_GND_14_o_MUX_924_o1226)
     LUT4:I1->O            1   0.195   0.741  Mmux_GND_14_o_GND_14_o_MUX_924_o1233_SW0 (N690)
     LUT4:I0->O            5   0.195   0.711  Mmux_GND_14_o_GND_14_o_MUX_924_o1233 (Mmux_GND_14_o_GND_14_o_MUX_924_o1233)
     LUT4:I1->O           20   0.195   0.974  Mmux_mmm251 (Mmux_mmm25)
     LUT4:I1->O           11   0.195   0.881  Mmux_mmm101 (mmm<-19>)
     LUT4:I0->O            1   0.195   0.000  Mmux_PWR_14_o_GND_14_o_mux_533_OUT211_SW01 (Mmux_PWR_14_o_GND_14_o_mux_533_OUT211_SW0)
     MUXF5:I0->O           1   0.382   0.741  Mmux_PWR_14_o_GND_14_o_mux_533_OUT211_SW0_f5 (Mmux_PWR_14_o_GND_14_o_mux_533_OUT211_SW0_f5)
     LUT4:I0->O            1   0.195   0.585  Mmux_PWR_14_o_GND_14_o_mux_533_OUT211 (Mmux_PWR_14_o_GND_14_o_mux_533_OUT211)
     LUT4:I2->O            1   0.195   0.585  Mmux_PWR_14_o_GND_14_o_mux_533_OUT243_SW1 (N696)
     LUT4:I2->O            1   0.195   0.688  Mmux_PWR_14_o_GND_14_o_mux_533_OUT243 (Mmux_PWR_14_o_GND_14_o_mux_533_OUT243)
     LUT4:I1->O            1   0.195   0.585  Mmux_PWR_14_o_GND_14_o_mux_533_OUT284_SW1 (N698)
     LUT4:I2->O            1   0.195   0.585  Mmux_PWR_14_o_GND_14_o_mux_533_OUT284 (Mmux_PWR_14_o_GND_14_o_mux_533_OUT284)
     LUT4:I2->O            1   0.195   0.523  Mmux_PWR_14_o_GND_14_o_mux_533_OUT2122_SW0 (N652)
     LUT4:I3->O           49   0.195   1.322  Mmux_PWR_14_o_GND_14_o_mux_533_OUT2122 (Mmux_PWR_14_o_GND_14_o_mux_533_OUT2122)
     LUT3:I0->O            2   0.195   0.602  Mmux_GND_14_o_GND_14_o_MUX_1231_o12411 (Mmux_GND_14_o_GND_14_o_MUX_1231_o1241)
     LUT3:I1->O            1   0.195   0.741  Mmux_GND_14_o_GND_14_o_MUX_1231_o1244 (Mmux_GND_14_o_GND_14_o_MUX_1231_o1244)
     LUT4:I0->O            1   0.195   0.000  Mmux_GND_14_o_GND_14_o_MUX_1231_o12433_G (N847)
     MUXF5:I1->O           2   0.374   0.705  Mmux_GND_14_o_GND_14_o_MUX_1231_o12433 (Mmux_GND_14_o_GND_14_o_MUX_1231_o124)
     LUT3:I0->O            1   0.195   0.741  Mmux_GND_14_o_GND_14_o_mux_538_OUT13110_SW0 (N674)
     LUT4:I0->O            1   0.195   0.688  Mmux_GND_14_o_GND_14_o_mux_538_OUT13110_SW1 (N764)
     LUT4:I1->O            3   0.195   0.600  Mmux_GND_14_o_GND_14_o_mux_538_OUT13110 (Mmux_GND_14_o_GND_14_o_mux_538_OUT13110)
     LUT2:I0->O            1   0.195   0.000  Msub_n2023_Madd_lut<22> (Msub_n2023_Madd_lut<22>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2023_Madd_cy<22> (Msub_n2023_Madd_cy<22>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2023_Madd_cy<23> (Msub_n2023_Madd_cy<23>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2023_Madd_cy<24> (Msub_n2023_Madd_cy<24>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2023_Madd_cy<25> (Msub_n2023_Madd_cy<25>)
     MUXCY:CI->O           0   0.045   0.000  Msub_n2023_Madd_cy<26> (Msub_n2023_Madd_cy<26>)
     XORCY:CI->O          56   0.360   1.403  Msub_n2023_Madd_xor<27> (n2023<28>)
     LUT4:I0->O            2   0.195   0.377  Mmux_GND_14_o_GND_14_o_mux_542_OUT41 (GND_14_o_GND_14_o_mux_542_OUT<30>)
     INV:I->O              1   0.358   0.000  Msub_n2026_Madd_lut<4>1_INV_0 (Msub_n2026_Madd_lut<4>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2026_Madd_cy<4> (Msub_n2026_Madd_cy<4>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2026_Madd_cy<5> (Msub_n2026_Madd_cy<5>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2026_Madd_cy<6> (Msub_n2026_Madd_cy<6>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2026_Madd_cy<7> (Msub_n2026_Madd_cy<7>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2026_Madd_cy<8> (Msub_n2026_Madd_cy<8>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2026_Madd_cy<9> (Msub_n2026_Madd_cy<9>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2026_Madd_cy<10> (Msub_n2026_Madd_cy<10>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2026_Madd_cy<11> (Msub_n2026_Madd_cy<11>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2026_Madd_cy<12> (Msub_n2026_Madd_cy<12>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2026_Madd_cy<13> (Msub_n2026_Madd_cy<13>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2026_Madd_cy<14> (Msub_n2026_Madd_cy<14>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2026_Madd_cy<15> (Msub_n2026_Madd_cy<15>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2026_Madd_cy<16> (Msub_n2026_Madd_cy<16>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2026_Madd_cy<17> (Msub_n2026_Madd_cy<17>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2026_Madd_cy<18> (Msub_n2026_Madd_cy<18>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2026_Madd_cy<19> (Msub_n2026_Madd_cy<19>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2026_Madd_cy<20> (Msub_n2026_Madd_cy<20>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2026_Madd_cy<21> (Msub_n2026_Madd_cy<21>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2026_Madd_cy<22> (Msub_n2026_Madd_cy<22>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2026_Madd_cy<23> (Msub_n2026_Madd_cy<23>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2026_Madd_cy<24> (Msub_n2026_Madd_cy<24>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2026_Madd_cy<25> (Msub_n2026_Madd_cy<25>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2026_Madd_cy<26> (Msub_n2026_Madd_cy<26>)
     MUXCY:CI->O           0   0.045   0.000  Msub_n2026_Madd_cy<27> (Msub_n2026_Madd_cy<27>)
     XORCY:CI->O          35   0.360   1.268  Msub_n2026_Madd_xor<28> (n2026<28>)
     LUT3:I0->O            2   0.195   0.377  Mmux_GND_14_o_GND_14_o_MUX_1177_o1221 (GND_14_o_GND_14_o_MUX_1199_o)
     INV:I->O              1   0.358   0.000  Msub_n2027_Madd_lut<5>1_INV_0 (Msub_n2027_Madd_lut<5>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2027_Madd_cy<5> (Msub_n2027_Madd_cy<5>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2027_Madd_cy<6> (Msub_n2027_Madd_cy<6>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2027_Madd_cy<7> (Msub_n2027_Madd_cy<7>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2027_Madd_cy<8> (Msub_n2027_Madd_cy<8>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2027_Madd_cy<9> (Msub_n2027_Madd_cy<9>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2027_Madd_cy<10> (Msub_n2027_Madd_cy<10>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2027_Madd_cy<11> (Msub_n2027_Madd_cy<11>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2027_Madd_cy<12> (Msub_n2027_Madd_cy<12>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2027_Madd_cy<13> (Msub_n2027_Madd_cy<13>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2027_Madd_cy<14> (Msub_n2027_Madd_cy<14>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2027_Madd_cy<15> (Msub_n2027_Madd_cy<15>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2027_Madd_cy<16> (Msub_n2027_Madd_cy<16>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2027_Madd_cy<17> (Msub_n2027_Madd_cy<17>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2027_Madd_cy<18> (Msub_n2027_Madd_cy<18>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2027_Madd_cy<19> (Msub_n2027_Madd_cy<19>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2027_Madd_cy<20> (Msub_n2027_Madd_cy<20>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2027_Madd_cy<21> (Msub_n2027_Madd_cy<21>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2027_Madd_cy<22> (Msub_n2027_Madd_cy<22>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2027_Madd_cy<23> (Msub_n2027_Madd_cy<23>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2027_Madd_cy<24> (Msub_n2027_Madd_cy<24>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2027_Madd_cy<25> (Msub_n2027_Madd_cy<25>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2027_Madd_cy<26> (Msub_n2027_Madd_cy<26>)
     MUXCY:CI->O           0   0.045   0.000  Msub_n2027_Madd_cy<27> (Msub_n2027_Madd_cy<27>)
     XORCY:CI->O          34   0.360   1.264  Msub_n2027_Madd_xor<28> (n2027<28>)
     LUT3:I0->O            2   0.195   0.377  Mmux_GND_14_o_GND_14_o_MUX_1204_o1211 (GND_14_o_GND_14_o_MUX_1225_o)
     INV:I->O              1   0.358   0.000  Msub_n2028_Madd_lut<6>1_INV_0 (Msub_n2028_Madd_lut<6>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2028_Madd_cy<6> (Msub_n2028_Madd_cy<6>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2028_Madd_cy<7> (Msub_n2028_Madd_cy<7>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2028_Madd_cy<8> (Msub_n2028_Madd_cy<8>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2028_Madd_cy<9> (Msub_n2028_Madd_cy<9>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2028_Madd_cy<10> (Msub_n2028_Madd_cy<10>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2028_Madd_cy<11> (Msub_n2028_Madd_cy<11>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2028_Madd_cy<12> (Msub_n2028_Madd_cy<12>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2028_Madd_cy<13> (Msub_n2028_Madd_cy<13>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2028_Madd_cy<14> (Msub_n2028_Madd_cy<14>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2028_Madd_cy<15> (Msub_n2028_Madd_cy<15>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2028_Madd_cy<16> (Msub_n2028_Madd_cy<16>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2028_Madd_cy<17> (Msub_n2028_Madd_cy<17>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2028_Madd_cy<18> (Msub_n2028_Madd_cy<18>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2028_Madd_cy<19> (Msub_n2028_Madd_cy<19>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2028_Madd_cy<20> (Msub_n2028_Madd_cy<20>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2028_Madd_cy<21> (Msub_n2028_Madd_cy<21>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2028_Madd_cy<22> (Msub_n2028_Madd_cy<22>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2028_Madd_cy<23> (Msub_n2028_Madd_cy<23>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2028_Madd_cy<24> (Msub_n2028_Madd_cy<24>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2028_Madd_cy<25> (Msub_n2028_Madd_cy<25>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2028_Madd_cy<26> (Msub_n2028_Madd_cy<26>)
     MUXCY:CI->O           0   0.045   0.000  Msub_n2028_Madd_cy<27> (Msub_n2028_Madd_cy<27>)
     XORCY:CI->O          34   0.360   1.264  Msub_n2028_Madd_xor<28> (n2028<28>)
     LUT3:I0->O            2   0.195   0.758  Mmux_GND_14_o_GND_14_o_MUX_1231_o1161 (GND_14_o_GND_14_o_MUX_1247_o)
     LUT4:I0->O            1   0.195   0.000  Msub_n2029_Madd_lut<11> (Msub_n2029_Madd_lut<11>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2029_Madd_cy<11> (Msub_n2029_Madd_cy<11>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2029_Madd_cy<12> (Msub_n2029_Madd_cy<12>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2029_Madd_cy<13> (Msub_n2029_Madd_cy<13>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2029_Madd_cy<14> (Msub_n2029_Madd_cy<14>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2029_Madd_cy<15> (Msub_n2029_Madd_cy<15>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2029_Madd_cy<16> (Msub_n2029_Madd_cy<16>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2029_Madd_cy<17> (Msub_n2029_Madd_cy<17>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2029_Madd_cy<18> (Msub_n2029_Madd_cy<18>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2029_Madd_cy<19> (Msub_n2029_Madd_cy<19>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2029_Madd_cy<20> (Msub_n2029_Madd_cy<20>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2029_Madd_cy<21> (Msub_n2029_Madd_cy<21>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2029_Madd_cy<22> (Msub_n2029_Madd_cy<22>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2029_Madd_cy<23> (Msub_n2029_Madd_cy<23>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2029_Madd_cy<24> (Msub_n2029_Madd_cy<24>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2029_Madd_cy<25> (Msub_n2029_Madd_cy<25>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2029_Madd_cy<26> (Msub_n2029_Madd_cy<26>)
     MUXCY:CI->O           0   0.045   0.000  Msub_n2029_Madd_cy<27> (Msub_n2029_Madd_cy<27>)
     XORCY:CI->O          32   0.360   1.256  Msub_n2029_Madd_xor<28> (n2029<28>)
     LUT3:I0->O            2   0.195   0.758  Mmux_GND_14_o_GND_14_o_MUX_1258_o1161 (GND_14_o_GND_14_o_MUX_1274_o)
     LUT4:I0->O            1   0.195   0.000  Msub_n2030_Madd_lut<11> (Msub_n2030_Madd_lut<11>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2030_Madd_cy<11> (Msub_n2030_Madd_cy<11>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2030_Madd_cy<12> (Msub_n2030_Madd_cy<12>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2030_Madd_cy<13> (Msub_n2030_Madd_cy<13>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2030_Madd_cy<14> (Msub_n2030_Madd_cy<14>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2030_Madd_cy<15> (Msub_n2030_Madd_cy<15>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2030_Madd_cy<16> (Msub_n2030_Madd_cy<16>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2030_Madd_cy<17> (Msub_n2030_Madd_cy<17>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2030_Madd_cy<18> (Msub_n2030_Madd_cy<18>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2030_Madd_cy<19> (Msub_n2030_Madd_cy<19>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2030_Madd_cy<20> (Msub_n2030_Madd_cy<20>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2030_Madd_cy<21> (Msub_n2030_Madd_cy<21>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2030_Madd_cy<22> (Msub_n2030_Madd_cy<22>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2030_Madd_cy<23> (Msub_n2030_Madd_cy<23>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2030_Madd_cy<24> (Msub_n2030_Madd_cy<24>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2030_Madd_cy<25> (Msub_n2030_Madd_cy<25>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2030_Madd_cy<26> (Msub_n2030_Madd_cy<26>)
     MUXCY:CI->O           0   0.045   0.000  Msub_n2030_Madd_cy<27> (Msub_n2030_Madd_cy<27>)
     XORCY:CI->O          31   0.360   1.252  Msub_n2030_Madd_xor<28> (n2030<28>)
     LUT3:I0->O            2   0.195   0.758  Mmux_GND_14_o_GND_14_o_MUX_1285_o1161 (GND_14_o_GND_14_o_MUX_1301_o)
     LUT4:I0->O            1   0.195   0.000  Msub_n2031_Madd_lut<11> (Msub_n2031_Madd_lut<11>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2031_Madd_cy<11> (Msub_n2031_Madd_cy<11>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2031_Madd_cy<12> (Msub_n2031_Madd_cy<12>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2031_Madd_cy<13> (Msub_n2031_Madd_cy<13>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2031_Madd_cy<14> (Msub_n2031_Madd_cy<14>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2031_Madd_cy<15> (Msub_n2031_Madd_cy<15>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2031_Madd_cy<16> (Msub_n2031_Madd_cy<16>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2031_Madd_cy<17> (Msub_n2031_Madd_cy<17>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2031_Madd_cy<18> (Msub_n2031_Madd_cy<18>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2031_Madd_cy<19> (Msub_n2031_Madd_cy<19>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2031_Madd_cy<20> (Msub_n2031_Madd_cy<20>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2031_Madd_cy<21> (Msub_n2031_Madd_cy<21>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2031_Madd_cy<22> (Msub_n2031_Madd_cy<22>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2031_Madd_cy<23> (Msub_n2031_Madd_cy<23>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2031_Madd_cy<24> (Msub_n2031_Madd_cy<24>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2031_Madd_cy<25> (Msub_n2031_Madd_cy<25>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2031_Madd_cy<26> (Msub_n2031_Madd_cy<26>)
     MUXCY:CI->O           0   0.045   0.000  Msub_n2031_Madd_cy<27> (Msub_n2031_Madd_cy<27>)
     XORCY:CI->O          29   0.360   1.244  Msub_n2031_Madd_xor<28> (n2031<28>)
     LUT3:I0->O            2   0.195   0.758  Mmux_GND_14_o_GND_14_o_MUX_1312_o1161 (GND_14_o_GND_14_o_MUX_1328_o)
     LUT4:I0->O            1   0.195   0.000  Msub_n2032_Madd_lut<11> (Msub_n2032_Madd_lut<11>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2032_Madd_cy<11> (Msub_n2032_Madd_cy<11>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2032_Madd_cy<12> (Msub_n2032_Madd_cy<12>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2032_Madd_cy<13> (Msub_n2032_Madd_cy<13>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2032_Madd_cy<14> (Msub_n2032_Madd_cy<14>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2032_Madd_cy<15> (Msub_n2032_Madd_cy<15>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2032_Madd_cy<16> (Msub_n2032_Madd_cy<16>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2032_Madd_cy<17> (Msub_n2032_Madd_cy<17>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2032_Madd_cy<18> (Msub_n2032_Madd_cy<18>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2032_Madd_cy<19> (Msub_n2032_Madd_cy<19>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2032_Madd_cy<20> (Msub_n2032_Madd_cy<20>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2032_Madd_cy<21> (Msub_n2032_Madd_cy<21>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2032_Madd_cy<22> (Msub_n2032_Madd_cy<22>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2032_Madd_cy<23> (Msub_n2032_Madd_cy<23>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2032_Madd_cy<24> (Msub_n2032_Madd_cy<24>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2032_Madd_cy<25> (Msub_n2032_Madd_cy<25>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2032_Madd_cy<26> (Msub_n2032_Madd_cy<26>)
     MUXCY:CI->O           0   0.045   0.000  Msub_n2032_Madd_cy<27> (Msub_n2032_Madd_cy<27>)
     XORCY:CI->O          29   0.360   1.244  Msub_n2032_Madd_xor<28> (n2032<28>)
     LUT3:I0->O            2   0.195   0.758  Mmux_GND_14_o_GND_14_o_MUX_1339_o1161 (GND_14_o_GND_14_o_MUX_1355_o)
     LUT4:I0->O            1   0.195   0.000  Msub_n2033_Madd_lut<11> (Msub_n2033_Madd_lut<11>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2033_Madd_cy<11> (Msub_n2033_Madd_cy<11>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2033_Madd_cy<12> (Msub_n2033_Madd_cy<12>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2033_Madd_cy<13> (Msub_n2033_Madd_cy<13>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2033_Madd_cy<14> (Msub_n2033_Madd_cy<14>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2033_Madd_cy<15> (Msub_n2033_Madd_cy<15>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2033_Madd_cy<16> (Msub_n2033_Madd_cy<16>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2033_Madd_cy<17> (Msub_n2033_Madd_cy<17>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2033_Madd_cy<18> (Msub_n2033_Madd_cy<18>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2033_Madd_cy<19> (Msub_n2033_Madd_cy<19>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2033_Madd_cy<20> (Msub_n2033_Madd_cy<20>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2033_Madd_cy<21> (Msub_n2033_Madd_cy<21>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2033_Madd_cy<22> (Msub_n2033_Madd_cy<22>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2033_Madd_cy<23> (Msub_n2033_Madd_cy<23>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2033_Madd_cy<24> (Msub_n2033_Madd_cy<24>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2033_Madd_cy<25> (Msub_n2033_Madd_cy<25>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2033_Madd_cy<26> (Msub_n2033_Madd_cy<26>)
     MUXCY:CI->O           0   0.045   0.000  Msub_n2033_Madd_cy<27> (Msub_n2033_Madd_cy<27>)
     XORCY:CI->O          26   0.360   1.232  Msub_n2033_Madd_xor<28> (n2033<28>)
     LUT3:I0->O            2   0.195   0.758  Mmux_GND_14_o_GND_14_o_MUX_1366_o1151 (GND_14_o_GND_14_o_MUX_1381_o)
     LUT4:I0->O            1   0.195   0.000  Msub_n2034_Madd_lut<12> (Msub_n2034_Madd_lut<12>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2034_Madd_cy<12> (Msub_n2034_Madd_cy<12>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2034_Madd_cy<13> (Msub_n2034_Madd_cy<13>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2034_Madd_cy<14> (Msub_n2034_Madd_cy<14>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2034_Madd_cy<15> (Msub_n2034_Madd_cy<15>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2034_Madd_cy<16> (Msub_n2034_Madd_cy<16>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2034_Madd_cy<17> (Msub_n2034_Madd_cy<17>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2034_Madd_cy<18> (Msub_n2034_Madd_cy<18>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2034_Madd_cy<19> (Msub_n2034_Madd_cy<19>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2034_Madd_cy<20> (Msub_n2034_Madd_cy<20>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2034_Madd_cy<21> (Msub_n2034_Madd_cy<21>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2034_Madd_cy<22> (Msub_n2034_Madd_cy<22>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2034_Madd_cy<23> (Msub_n2034_Madd_cy<23>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2034_Madd_cy<24> (Msub_n2034_Madd_cy<24>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2034_Madd_cy<25> (Msub_n2034_Madd_cy<25>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2034_Madd_cy<26> (Msub_n2034_Madd_cy<26>)
     MUXCY:CI->O           0   0.045   0.000  Msub_n2034_Madd_cy<27> (Msub_n2034_Madd_cy<27>)
     XORCY:CI->O          29   0.360   1.244  Msub_n2034_Madd_xor<28> (n2034<28>)
     LUT3:I0->O            2   0.195   0.602  Mmux_GND_14_o_GND_14_o_MUX_1393_o1141 (GND_14_o_GND_14_o_MUX_1407_o)
     LUT2:I0->O            1   0.195   0.000  Msub_n2035_Madd_lut<13> (Msub_n2035_Madd_lut<13>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2035_Madd_cy<13> (Msub_n2035_Madd_cy<13>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2035_Madd_cy<14> (Msub_n2035_Madd_cy<14>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2035_Madd_cy<15> (Msub_n2035_Madd_cy<15>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2035_Madd_cy<16> (Msub_n2035_Madd_cy<16>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2035_Madd_cy<17> (Msub_n2035_Madd_cy<17>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2035_Madd_cy<18> (Msub_n2035_Madd_cy<18>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2035_Madd_cy<19> (Msub_n2035_Madd_cy<19>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2035_Madd_cy<20> (Msub_n2035_Madd_cy<20>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2035_Madd_cy<21> (Msub_n2035_Madd_cy<21>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2035_Madd_cy<22> (Msub_n2035_Madd_cy<22>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2035_Madd_cy<23> (Msub_n2035_Madd_cy<23>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2035_Madd_cy<24> (Msub_n2035_Madd_cy<24>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2035_Madd_cy<25> (Msub_n2035_Madd_cy<25>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2035_Madd_cy<26> (Msub_n2035_Madd_cy<26>)
     MUXCY:CI->O           0   0.045   0.000  Msub_n2035_Madd_cy<27> (Msub_n2035_Madd_cy<27>)
     XORCY:CI->O          27   0.360   1.289  Msub_n2035_Madd_xor<28> (n2035<28>)
     LUT4:I0->O            2   0.195   0.602  Mmux_GND_14_o_GND_14_o_MUX_1420_o1141 (GND_14_o_GND_14_o_MUX_1434_o)
     LUT2:I0->O            1   0.195   0.000  Msub_n2036_Madd_lut<13> (Msub_n2036_Madd_lut<13>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2036_Madd_cy<13> (Msub_n2036_Madd_cy<13>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2036_Madd_cy<14> (Msub_n2036_Madd_cy<14>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2036_Madd_cy<15> (Msub_n2036_Madd_cy<15>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2036_Madd_cy<16> (Msub_n2036_Madd_cy<16>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2036_Madd_cy<17> (Msub_n2036_Madd_cy<17>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2036_Madd_cy<18> (Msub_n2036_Madd_cy<18>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2036_Madd_cy<19> (Msub_n2036_Madd_cy<19>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2036_Madd_cy<20> (Msub_n2036_Madd_cy<20>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2036_Madd_cy<21> (Msub_n2036_Madd_cy<21>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2036_Madd_cy<22> (Msub_n2036_Madd_cy<22>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2036_Madd_cy<23> (Msub_n2036_Madd_cy<23>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2036_Madd_cy<24> (Msub_n2036_Madd_cy<24>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2036_Madd_cy<25> (Msub_n2036_Madd_cy<25>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2036_Madd_cy<26> (Msub_n2036_Madd_cy<26>)
     MUXCY:CI->O           0   0.045   0.000  Msub_n2036_Madd_cy<27> (Msub_n2036_Madd_cy<27>)
     XORCY:CI->O          28   0.360   1.293  Msub_n2036_Madd_xor<28> (n2036<28>)
     LUT4:I0->O            2   0.195   0.602  Mmux_GND_14_o_GND_14_o_MUX_1447_o1141 (GND_14_o_GND_14_o_MUX_1461_o)
     LUT2:I0->O            1   0.195   0.000  Msub_n2037_Madd_lut<13> (Msub_n2037_Madd_lut<13>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2037_Madd_cy<13> (Msub_n2037_Madd_cy<13>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2037_Madd_cy<14> (Msub_n2037_Madd_cy<14>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2037_Madd_cy<15> (Msub_n2037_Madd_cy<15>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2037_Madd_cy<16> (Msub_n2037_Madd_cy<16>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2037_Madd_cy<17> (Msub_n2037_Madd_cy<17>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2037_Madd_cy<18> (Msub_n2037_Madd_cy<18>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2037_Madd_cy<19> (Msub_n2037_Madd_cy<19>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2037_Madd_cy<20> (Msub_n2037_Madd_cy<20>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2037_Madd_cy<21> (Msub_n2037_Madd_cy<21>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2037_Madd_cy<22> (Msub_n2037_Madd_cy<22>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2037_Madd_cy<23> (Msub_n2037_Madd_cy<23>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2037_Madd_cy<24> (Msub_n2037_Madd_cy<24>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2037_Madd_cy<25> (Msub_n2037_Madd_cy<25>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2037_Madd_cy<26> (Msub_n2037_Madd_cy<26>)
     MUXCY:CI->O           0   0.045   0.000  Msub_n2037_Madd_cy<27> (Msub_n2037_Madd_cy<27>)
     XORCY:CI->O          27   0.360   1.289  Msub_n2037_Madd_xor<28> (n2037<28>)
     LUT4:I0->O            2   0.195   0.602  Mmux_GND_14_o_GND_14_o_MUX_1474_o1141 (GND_14_o_GND_14_o_MUX_1488_o)
     LUT2:I0->O            1   0.195   0.000  Msub_n2038_Madd_lut<13> (Msub_n2038_Madd_lut<13>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2038_Madd_cy<13> (Msub_n2038_Madd_cy<13>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2038_Madd_cy<14> (Msub_n2038_Madd_cy<14>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2038_Madd_cy<15> (Msub_n2038_Madd_cy<15>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2038_Madd_cy<16> (Msub_n2038_Madd_cy<16>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2038_Madd_cy<17> (Msub_n2038_Madd_cy<17>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2038_Madd_cy<18> (Msub_n2038_Madd_cy<18>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2038_Madd_cy<19> (Msub_n2038_Madd_cy<19>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2038_Madd_cy<20> (Msub_n2038_Madd_cy<20>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2038_Madd_cy<21> (Msub_n2038_Madd_cy<21>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2038_Madd_cy<22> (Msub_n2038_Madd_cy<22>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2038_Madd_cy<23> (Msub_n2038_Madd_cy<23>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2038_Madd_cy<24> (Msub_n2038_Madd_cy<24>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2038_Madd_cy<25> (Msub_n2038_Madd_cy<25>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2038_Madd_cy<26> (Msub_n2038_Madd_cy<26>)
     MUXCY:CI->O           0   0.045   0.000  Msub_n2038_Madd_cy<27> (Msub_n2038_Madd_cy<27>)
     XORCY:CI->O          31   0.360   1.305  Msub_n2038_Madd_xor<28> (n2038<28>)
     LUT4:I0->O            2   0.195   0.602  Mmux_GND_14_o_GND_14_o_MUX_1501_o1141 (GND_14_o_GND_14_o_MUX_1515_o)
     LUT2:I0->O            1   0.195   0.000  Msub_n2039_Madd_lut<13> (Msub_n2039_Madd_lut<13>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2039_Madd_cy<13> (Msub_n2039_Madd_cy<13>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2039_Madd_cy<14> (Msub_n2039_Madd_cy<14>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2039_Madd_cy<15> (Msub_n2039_Madd_cy<15>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2039_Madd_cy<16> (Msub_n2039_Madd_cy<16>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2039_Madd_cy<17> (Msub_n2039_Madd_cy<17>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2039_Madd_cy<18> (Msub_n2039_Madd_cy<18>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2039_Madd_cy<19> (Msub_n2039_Madd_cy<19>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2039_Madd_cy<20> (Msub_n2039_Madd_cy<20>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2039_Madd_cy<21> (Msub_n2039_Madd_cy<21>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2039_Madd_cy<22> (Msub_n2039_Madd_cy<22>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2039_Madd_cy<23> (Msub_n2039_Madd_cy<23>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2039_Madd_cy<24> (Msub_n2039_Madd_cy<24>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2039_Madd_cy<25> (Msub_n2039_Madd_cy<25>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2039_Madd_cy<26> (Msub_n2039_Madd_cy<26>)
     MUXCY:CI->O           0   0.045   0.000  Msub_n2039_Madd_cy<27> (Msub_n2039_Madd_cy<27>)
     XORCY:CI->O          30   0.360   1.301  Msub_n2039_Madd_xor<28> (n2039<28>)
     LUT4:I0->O            2   0.195   0.602  Mmux_GND_14_o_GND_14_o_MUX_1528_o1141 (GND_14_o_GND_14_o_MUX_1542_o)
     LUT2:I0->O            1   0.195   0.000  Msub_n2040_Madd_lut<13> (Msub_n2040_Madd_lut<13>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2040_Madd_cy<13> (Msub_n2040_Madd_cy<13>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2040_Madd_cy<14> (Msub_n2040_Madd_cy<14>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2040_Madd_cy<15> (Msub_n2040_Madd_cy<15>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2040_Madd_cy<16> (Msub_n2040_Madd_cy<16>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2040_Madd_cy<17> (Msub_n2040_Madd_cy<17>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2040_Madd_cy<18> (Msub_n2040_Madd_cy<18>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2040_Madd_cy<19> (Msub_n2040_Madd_cy<19>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2040_Madd_cy<20> (Msub_n2040_Madd_cy<20>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2040_Madd_cy<21> (Msub_n2040_Madd_cy<21>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2040_Madd_cy<22> (Msub_n2040_Madd_cy<22>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2040_Madd_cy<23> (Msub_n2040_Madd_cy<23>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2040_Madd_cy<24> (Msub_n2040_Madd_cy<24>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2040_Madd_cy<25> (Msub_n2040_Madd_cy<25>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2040_Madd_cy<26> (Msub_n2040_Madd_cy<26>)
     MUXCY:CI->O           0   0.045   0.000  Msub_n2040_Madd_cy<27> (Msub_n2040_Madd_cy<27>)
     XORCY:CI->O          30   0.360   1.301  Msub_n2040_Madd_xor<28> (n2040<28>)
     LUT4:I0->O            2   0.195   0.602  Mmux_GND_14_o_GND_14_o_MUX_1555_o1141 (GND_14_o_GND_14_o_MUX_1569_o)
     LUT2:I0->O            1   0.195   0.000  Msub_n2041_Madd_lut<13> (Msub_n2041_Madd_lut<13>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2041_Madd_cy<13> (Msub_n2041_Madd_cy<13>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2041_Madd_cy<14> (Msub_n2041_Madd_cy<14>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2041_Madd_cy<15> (Msub_n2041_Madd_cy<15>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2041_Madd_cy<16> (Msub_n2041_Madd_cy<16>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2041_Madd_cy<17> (Msub_n2041_Madd_cy<17>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2041_Madd_cy<18> (Msub_n2041_Madd_cy<18>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2041_Madd_cy<19> (Msub_n2041_Madd_cy<19>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2041_Madd_cy<20> (Msub_n2041_Madd_cy<20>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2041_Madd_cy<21> (Msub_n2041_Madd_cy<21>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2041_Madd_cy<22> (Msub_n2041_Madd_cy<22>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2041_Madd_cy<23> (Msub_n2041_Madd_cy<23>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2041_Madd_cy<24> (Msub_n2041_Madd_cy<24>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2041_Madd_cy<25> (Msub_n2041_Madd_cy<25>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2041_Madd_cy<26> (Msub_n2041_Madd_cy<26>)
     MUXCY:CI->O           0   0.045   0.000  Msub_n2041_Madd_cy<27> (Msub_n2041_Madd_cy<27>)
     XORCY:CI->O          29   0.360   1.297  Msub_n2041_Madd_xor<28> (n2041<28>)
     LUT4:I0->O            2   0.195   0.602  Mmux_GND_14_o_GND_14_o_MUX_1582_o1141 (GND_14_o_GND_14_o_MUX_1596_o)
     LUT2:I0->O            1   0.195   0.000  Msub_n2042_Madd_lut<13> (Msub_n2042_Madd_lut<13>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2042_Madd_cy<13> (Msub_n2042_Madd_cy<13>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2042_Madd_cy<14> (Msub_n2042_Madd_cy<14>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2042_Madd_cy<15> (Msub_n2042_Madd_cy<15>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2042_Madd_cy<16> (Msub_n2042_Madd_cy<16>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2042_Madd_cy<17> (Msub_n2042_Madd_cy<17>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2042_Madd_cy<18> (Msub_n2042_Madd_cy<18>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2042_Madd_cy<19> (Msub_n2042_Madd_cy<19>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2042_Madd_cy<20> (Msub_n2042_Madd_cy<20>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2042_Madd_cy<21> (Msub_n2042_Madd_cy<21>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2042_Madd_cy<22> (Msub_n2042_Madd_cy<22>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2042_Madd_cy<23> (Msub_n2042_Madd_cy<23>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2042_Madd_cy<24> (Msub_n2042_Madd_cy<24>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2042_Madd_cy<25> (Msub_n2042_Madd_cy<25>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2042_Madd_cy<26> (Msub_n2042_Madd_cy<26>)
     MUXCY:CI->O           0   0.044   0.000  Msub_n2042_Madd_cy<27> (Msub_n2042_Madd_cy<27>)
     XORCY:CI->O          30   0.360   1.301  Msub_n2042_Madd_xor<28> (n2042<28>)
     LUT4:I0->O            2   0.195   0.602  Mmux_GND_14_o_GND_14_o_MUX_1609_o1141 (GND_14_o_GND_14_o_MUX_1623_o)
     LUT2:I0->O            1   0.195   0.000  Msub_n2043_Madd_lut<13> (Msub_n2043_Madd_lut<13>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2043_Madd_cy<13> (Msub_n2043_Madd_cy<13>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2043_Madd_cy<14> (Msub_n2043_Madd_cy<14>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2043_Madd_cy<15> (Msub_n2043_Madd_cy<15>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2043_Madd_cy<16> (Msub_n2043_Madd_cy<16>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2043_Madd_cy<17> (Msub_n2043_Madd_cy<17>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2043_Madd_cy<18> (Msub_n2043_Madd_cy<18>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2043_Madd_cy<19> (Msub_n2043_Madd_cy<19>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2043_Madd_cy<20> (Msub_n2043_Madd_cy<20>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2043_Madd_cy<21> (Msub_n2043_Madd_cy<21>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2043_Madd_cy<22> (Msub_n2043_Madd_cy<22>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2043_Madd_cy<23> (Msub_n2043_Madd_cy<23>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2043_Madd_cy<24> (Msub_n2043_Madd_cy<24>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2043_Madd_cy<25> (Msub_n2043_Madd_cy<25>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2043_Madd_cy<26> (Msub_n2043_Madd_cy<26>)
     MUXCY:CI->O           0   0.044   0.000  Msub_n2043_Madd_cy<27> (Msub_n2043_Madd_cy<27>)
     XORCY:CI->O          32   0.360   1.309  Msub_n2043_Madd_xor<28> (n2043<28>)
     LUT4:I0->O            2   0.195   0.602  Mmux_GND_14_o_GND_14_o_MUX_1636_o1141 (GND_14_o_GND_14_o_MUX_1650_o)
     LUT2:I0->O            1   0.195   0.000  Msub_n2044_Madd_lut<13> (Msub_n2044_Madd_lut<13>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2044_Madd_cy<13> (Msub_n2044_Madd_cy<13>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2044_Madd_cy<14> (Msub_n2044_Madd_cy<14>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2044_Madd_cy<15> (Msub_n2044_Madd_cy<15>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2044_Madd_cy<16> (Msub_n2044_Madd_cy<16>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2044_Madd_cy<17> (Msub_n2044_Madd_cy<17>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2044_Madd_cy<18> (Msub_n2044_Madd_cy<18>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2044_Madd_cy<19> (Msub_n2044_Madd_cy<19>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2044_Madd_cy<20> (Msub_n2044_Madd_cy<20>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2044_Madd_cy<21> (Msub_n2044_Madd_cy<21>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2044_Madd_cy<22> (Msub_n2044_Madd_cy<22>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2044_Madd_cy<23> (Msub_n2044_Madd_cy<23>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2044_Madd_cy<24> (Msub_n2044_Madd_cy<24>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2044_Madd_cy<25> (Msub_n2044_Madd_cy<25>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2044_Madd_cy<26> (Msub_n2044_Madd_cy<26>)
     MUXCY:CI->O           0   0.044   0.000  Msub_n2044_Madd_cy<27> (Msub_n2044_Madd_cy<27>)
     XORCY:CI->O          31   0.360   1.305  Msub_n2044_Madd_xor<28> (n2044<28>)
     LUT4:I0->O            1   0.195   0.585  GND_14_o_GND_14_o_MUX_1677_o1 (GND_14_o_GND_14_o_MUX_1677_o)
     LUT2:I0->O            1   0.195   0.000  Msub_n2045_Madd_lut<13> (Msub_n2045_Madd_lut<13>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2045_Madd_cy<13> (Msub_n2045_Madd_cy<13>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2045_Madd_cy<14> (Msub_n2045_Madd_cy<14>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2045_Madd_cy<15> (Msub_n2045_Madd_cy<15>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2045_Madd_cy<16> (Msub_n2045_Madd_cy<16>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2045_Madd_cy<17> (Msub_n2045_Madd_cy<17>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2045_Madd_cy<18> (Msub_n2045_Madd_cy<18>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2045_Madd_cy<19> (Msub_n2045_Madd_cy<19>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2045_Madd_cy<20> (Msub_n2045_Madd_cy<20>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2045_Madd_cy<21> (Msub_n2045_Madd_cy<21>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2045_Madd_cy<22> (Msub_n2045_Madd_cy<22>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2045_Madd_cy<23> (Msub_n2045_Madd_cy<23>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2045_Madd_cy<24> (Msub_n2045_Madd_cy<24>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2045_Madd_cy<25> (Msub_n2045_Madd_cy<25>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2045_Madd_cy<26> (Msub_n2045_Madd_cy<26>)
     MUXCY:CI->O           0   0.044   0.000  Msub_n2045_Madd_cy<27> (Msub_n2045_Madd_cy<27>)
     XORCY:CI->O          33   0.360   1.313  Msub_n2045_Madd_xor<28> (n2045<28>)
     LUT4:I0->O            1   0.195   0.585  GND_14_o_GND_14_o_MUX_1704_o1 (GND_14_o_GND_14_o_MUX_1704_o)
     LUT2:I0->O            1   0.195   0.000  Msub_n2046_Madd_lut<13> (Msub_n2046_Madd_lut<13>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2046_Madd_cy<13> (Msub_n2046_Madd_cy<13>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2046_Madd_cy<14> (Msub_n2046_Madd_cy<14>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2046_Madd_cy<15> (Msub_n2046_Madd_cy<15>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2046_Madd_cy<16> (Msub_n2046_Madd_cy<16>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2046_Madd_cy<17> (Msub_n2046_Madd_cy<17>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2046_Madd_cy<18> (Msub_n2046_Madd_cy<18>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2046_Madd_cy<19> (Msub_n2046_Madd_cy<19>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2046_Madd_cy<20> (Msub_n2046_Madd_cy<20>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2046_Madd_cy<21> (Msub_n2046_Madd_cy<21>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2046_Madd_cy<22> (Msub_n2046_Madd_cy<22>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2046_Madd_cy<23> (Msub_n2046_Madd_cy<23>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2046_Madd_cy<24> (Msub_n2046_Madd_cy<24>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2046_Madd_cy<25> (Msub_n2046_Madd_cy<25>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2046_Madd_cy<26> (Msub_n2046_Madd_cy<26>)
     MUXCY:CI->O           0   0.044   0.000  Msub_n2046_Madd_cy<27> (Msub_n2046_Madd_cy<27>)
     XORCY:CI->O          33   0.360   1.313  Msub_n2046_Madd_xor<28> (n2046<28>)
     LUT4:I0->O            1   0.195   0.585  GND_14_o_GND_14_o_MUX_1731_o1 (GND_14_o_GND_14_o_MUX_1731_o)
     LUT2:I0->O            1   0.195   0.000  Msub_n2047_Madd_lut<13> (Msub_n2047_Madd_lut<13>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2047_Madd_cy<13> (Msub_n2047_Madd_cy<13>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2047_Madd_cy<14> (Msub_n2047_Madd_cy<14>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2047_Madd_cy<15> (Msub_n2047_Madd_cy<15>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2047_Madd_cy<16> (Msub_n2047_Madd_cy<16>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2047_Madd_cy<17> (Msub_n2047_Madd_cy<17>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2047_Madd_cy<18> (Msub_n2047_Madd_cy<18>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2047_Madd_cy<19> (Msub_n2047_Madd_cy<19>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2047_Madd_cy<20> (Msub_n2047_Madd_cy<20>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2047_Madd_cy<21> (Msub_n2047_Madd_cy<21>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2047_Madd_cy<22> (Msub_n2047_Madd_cy<22>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2047_Madd_cy<23> (Msub_n2047_Madd_cy<23>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2047_Madd_cy<24> (Msub_n2047_Madd_cy<24>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2047_Madd_cy<25> (Msub_n2047_Madd_cy<25>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2047_Madd_cy<26> (Msub_n2047_Madd_cy<26>)
     MUXCY:CI->O           0   0.044   0.000  Msub_n2047_Madd_cy<27> (Msub_n2047_Madd_cy<27>)
     XORCY:CI->O          36   0.360   1.324  Msub_n2047_Madd_xor<28> (n2047<28>)
     LUT4:I0->O            1   0.195   0.585  GND_14_o_GND_14_o_MUX_1758_o1 (GND_14_o_GND_14_o_MUX_1758_o)
     LUT2:I0->O            1   0.195   0.000  Msub_n2048_Madd_lut<13> (Msub_n2048_Madd_lut<13>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2048_Madd_cy<13> (Msub_n2048_Madd_cy<13>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2048_Madd_cy<14> (Msub_n2048_Madd_cy<14>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2048_Madd_cy<15> (Msub_n2048_Madd_cy<15>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2048_Madd_cy<16> (Msub_n2048_Madd_cy<16>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2048_Madd_cy<17> (Msub_n2048_Madd_cy<17>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2048_Madd_cy<18> (Msub_n2048_Madd_cy<18>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2048_Madd_cy<19> (Msub_n2048_Madd_cy<19>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2048_Madd_cy<20> (Msub_n2048_Madd_cy<20>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2048_Madd_cy<21> (Msub_n2048_Madd_cy<21>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2048_Madd_cy<22> (Msub_n2048_Madd_cy<22>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2048_Madd_cy<23> (Msub_n2048_Madd_cy<23>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2048_Madd_cy<24> (Msub_n2048_Madd_cy<24>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2048_Madd_cy<25> (Msub_n2048_Madd_cy<25>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2048_Madd_cy<26> (Msub_n2048_Madd_cy<26>)
     MUXCY:CI->O           0   0.044   0.000  Msub_n2048_Madd_cy<27> (Msub_n2048_Madd_cy<27>)
     XORCY:CI->O          40   0.360   1.340  Msub_n2048_Madd_xor<28> (n2048<28>)
     LUT4:I0->O            1   0.195   0.585  GND_14_o_GND_14_o_MUX_1785_o1 (GND_14_o_GND_14_o_MUX_1785_o)
     LUT2:I0->O            1   0.195   0.000  Msub_n2049_Madd_lut<13> (Msub_n2049_Madd_lut<13>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2049_Madd_cy<13> (Msub_n2049_Madd_cy<13>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2049_Madd_cy<14> (Msub_n2049_Madd_cy<14>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2049_Madd_cy<15> (Msub_n2049_Madd_cy<15>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2049_Madd_cy<16> (Msub_n2049_Madd_cy<16>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2049_Madd_cy<17> (Msub_n2049_Madd_cy<17>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2049_Madd_cy<18> (Msub_n2049_Madd_cy<18>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2049_Madd_cy<19> (Msub_n2049_Madd_cy<19>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2049_Madd_cy<20> (Msub_n2049_Madd_cy<20>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2049_Madd_cy<21> (Msub_n2049_Madd_cy<21>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2049_Madd_cy<22> (Msub_n2049_Madd_cy<22>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2049_Madd_cy<23> (Msub_n2049_Madd_cy<23>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2049_Madd_cy<24> (Msub_n2049_Madd_cy<24>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2049_Madd_cy<25> (Msub_n2049_Madd_cy<25>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2049_Madd_cy<26> (Msub_n2049_Madd_cy<26>)
     MUXCY:CI->O           0   0.044   0.000  Msub_n2049_Madd_cy<27> (Msub_n2049_Madd_cy<27>)
     XORCY:CI->O          46   0.360   1.364  Msub_n2049_Madd_xor<28> (n2049<28>)
     LUT4:I0->O            1   0.195   0.585  GND_14_o_GND_14_o_MUX_1812_o1 (GND_14_o_GND_14_o_MUX_1812_o)
     LUT2:I0->O            1   0.195   0.000  Msub_n2050_Madd_lut<13> (Msub_n2050_Madd_lut<13>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2050_Madd_cy<13> (Msub_n2050_Madd_cy<13>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2050_Madd_cy<14> (Msub_n2050_Madd_cy<14>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2050_Madd_cy<15> (Msub_n2050_Madd_cy<15>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2050_Madd_cy<16> (Msub_n2050_Madd_cy<16>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2050_Madd_cy<17> (Msub_n2050_Madd_cy<17>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2050_Madd_cy<18> (Msub_n2050_Madd_cy<18>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2050_Madd_cy<19> (Msub_n2050_Madd_cy<19>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2050_Madd_cy<20> (Msub_n2050_Madd_cy<20>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2050_Madd_cy<21> (Msub_n2050_Madd_cy<21>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2050_Madd_cy<22> (Msub_n2050_Madd_cy<22>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2050_Madd_cy<23> (Msub_n2050_Madd_cy<23>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2050_Madd_cy<24> (Msub_n2050_Madd_cy<24>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2050_Madd_cy<25> (Msub_n2050_Madd_cy<25>)
     MUXCY:CI->O           1   0.044   0.000  Msub_n2050_Madd_cy<26> (Msub_n2050_Madd_cy<26>)
     MUXCY:CI->O           0   0.044   0.000  Msub_n2050_Madd_cy<27> (Msub_n2050_Madd_cy<27>)
     XORCY:CI->O          46   0.360   1.364  Msub_n2050_Madd_xor<28> (n2050<28>)
     LUT4:I0->O            1   0.195   0.585  GND_14_o_GND_14_o_MUX_1839_o1 (GND_14_o_GND_14_o_MUX_1839_o)
     LUT2:I0->O            1   0.195   0.000  Msub_n2051_Madd_lut<13> (Msub_n2051_Madd_lut<13>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2051_Madd_cy<13> (Msub_n2051_Madd_cy<13>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2051_Madd_cy<14> (Msub_n2051_Madd_cy<14>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2051_Madd_cy<15> (Msub_n2051_Madd_cy<15>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2051_Madd_cy<16> (Msub_n2051_Madd_cy<16>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2051_Madd_cy<17> (Msub_n2051_Madd_cy<17>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2051_Madd_cy<18> (Msub_n2051_Madd_cy<18>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2051_Madd_cy<19> (Msub_n2051_Madd_cy<19>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2051_Madd_cy<20> (Msub_n2051_Madd_cy<20>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2051_Madd_cy<21> (Msub_n2051_Madd_cy<21>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2051_Madd_cy<22> (Msub_n2051_Madd_cy<22>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2051_Madd_cy<23> (Msub_n2051_Madd_cy<23>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2051_Madd_cy<24> (Msub_n2051_Madd_cy<24>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2051_Madd_cy<25> (Msub_n2051_Madd_cy<25>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2051_Madd_cy<26> (Msub_n2051_Madd_cy<26>)
     MUXCY:CI->O           0   0.045   0.000  Msub_n2051_Madd_cy<27> (Msub_n2051_Madd_cy<27>)
     XORCY:CI->O          27   0.360   1.289  Msub_n2051_Madd_xor<28> (n2051<28>)
     LUT4:I0->O            1   0.195   0.585  GND_14_o_GND_14_o_MUX_1866_o1 (GND_14_o_GND_14_o_MUX_1866_o)
     LUT2:I0->O            1   0.195   0.000  Msub_n2052_Madd_lut<13> (Msub_n2052_Madd_lut<13>)
     MUXCY:S->O            1   0.366   0.000  Msub_n2052_Madd_cy<13> (Msub_n2052_Madd_cy<13>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2052_Madd_cy<14> (Msub_n2052_Madd_cy<14>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2052_Madd_cy<15> (Msub_n2052_Madd_cy<15>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2052_Madd_cy<16> (Msub_n2052_Madd_cy<16>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2052_Madd_cy<17> (Msub_n2052_Madd_cy<17>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2052_Madd_cy<18> (Msub_n2052_Madd_cy<18>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2052_Madd_cy<19> (Msub_n2052_Madd_cy<19>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2052_Madd_cy<20> (Msub_n2052_Madd_cy<20>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2052_Madd_cy<21> (Msub_n2052_Madd_cy<21>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2052_Madd_cy<22> (Msub_n2052_Madd_cy<22>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2052_Madd_cy<23> (Msub_n2052_Madd_cy<23>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2052_Madd_cy<24> (Msub_n2052_Madd_cy<24>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2052_Madd_cy<25> (Msub_n2052_Madd_cy<25>)
     MUXCY:CI->O           1   0.045   0.000  Msub_n2052_Madd_cy<26> (Msub_n2052_Madd_cy<26>)
     MUXCY:CI->O           0   0.045   0.000  Msub_n2052_Madd_cy<27> (Msub_n2052_Madd_cy<27>)
     XORCY:CI->O          10   0.360   0.651  Msub_n2052_Madd_xor<28> (n2052<28>)
     LUT3:I2->O            1   0.195   0.523  Mmux_PWR_14_o_GND_14_o_mux_597_OUT268_SW0 (N558)
     LUT4:I3->O            1   0.195   0.523  Mmux_PWR_14_o_GND_14_o_mux_597_OUT268 (Mmux_PWR_14_o_GND_14_o_mux_597_OUT268)
     LUT4:I3->O            1   0.195   0.523  Mmux_PWR_14_o_GND_14_o_mux_597_OUT297_SW1 (N702)
     LUT4:I3->O            1   0.195   0.523  Mmux_PWR_14_o_GND_14_o_mux_597_OUT297 (Mmux_PWR_14_o_GND_14_o_mux_597_OUT297)
     LUT4:I3->O            1   0.195   0.000  Mmux_PWR_14_o_GND_14_o_mux_597_OUT2150_F (N834)
     MUXF5:I0->O          11   0.382   0.725  Mmux_PWR_14_o_GND_14_o_mux_597_OUT2150 (Mmux_PWR_14_o_GND_14_o_mux_597_OUT2150)
     LUT2:I0->O            4   0.195   0.702  Msub_PWR_14_o_GND_14_o_sub_600_OUT1_xor<3>121 (Msub_PWR_14_o_GND_14_o_sub_600_OUT1_xor<3>12)
     LUT4:I1->O            1   0.195   0.585  Madd_GND_14_o_PWR_14_o_add_600_OUT_lut<5>_SW0 (N632)
     LUT4:I2->O            1   0.195   0.000  Madd_GND_14_o_PWR_14_o_add_600_OUT_lut<5> (Madd_GND_14_o_PWR_14_o_add_600_OUT_lut<5>)
     MUXCY:S->O            1   0.366   0.000  Madd_GND_14_o_PWR_14_o_add_600_OUT_cy<5> (Madd_GND_14_o_PWR_14_o_add_600_OUT_cy<5>)
     XORCY:CI->O           6   0.360   0.560  Madd_GND_14_o_PWR_14_o_add_600_OUT_xor<6> (GND_14_o_PWR_14_o_add_600_OUT<6>)
     LUT2:I1->O            4   0.195   0.537  Mmux_PWR_14_o_PWR_14_o_mux_649_OUT11211 (Mmux_PWR_14_o_PWR_14_o_mux_649_OUT1121)
     LUT4:I3->O            3   0.195   0.600  GND_14_o_PWR_14_o_MUX_1907_o10121 (GND_14_o_PWR_14_o_MUX_1907_o1012)
     LUT4:I2->O           17   0.195   0.908  Mmux_PWR_14_o_PWR_14_o_mux_612_OUT8220 (Mmux_PWR_14_o_PWR_14_o_mux_612_OUT82)
     LUT3:I0->O           85   0.195   1.463  Mmux_PWR_14_o_PWR_14_o_mux_612_OUT31 (PWR_14_o_PWR_14_o_mux_612_OUT<1>1)
     LUT3:I0->O            2   0.195   0.540  Mmux_n20928421 (Mmux_n2092842)
     LUT4:I3->O            2   0.195   0.758  Mmux_PWR_14_o_PWR_14_o_mux_649_OUT16211 (Mmux_PWR_14_o_PWR_14_o_mux_649_OUT1621)
     LUT4:I0->O            5   0.195   0.711  Mmux_n20928451 (Mmux_n2092845)
     LUT4:I1->O            1   0.195   0.688  PWR_14_o_PWR_14_o_AND_130_o<10>437 (PWR_14_o_PWR_14_o_AND_130_o<10>437)
     LUT3:I0->O            1   0.195   0.523  PWR_14_o_PWR_14_o_AND_130_o<10>476_SW0 (N554)
     LUT4:I3->O            1   0.195   0.741  PWR_14_o_PWR_14_o_AND_130_o<10>476 (PWR_14_o_PWR_14_o_AND_130_o<10>476)
     LUT4:I0->O           19   0.195   0.764  PWR_14_o_PWR_14_o_AND_130_o<10>485 (PWR_14_o_PWR_14_o_AND_130_o<10>485)
     LUT2:I1->O            2   0.195   0.540  Mmux_o_data26121 (Mmux_o_data2612)
     LUT4:I3->O            1   0.195   0.000  Mmux_o_data2433_SW0_F (N848)
     MUXF5:I0->O           1   0.382   0.688  Mmux_o_data2433_SW0 (N568)
     LUT4:I1->O            1   0.195   0.585  Mmux_o_data2433 (Mmux_o_data2433)
     LUT3:I1->O            1   0.195   0.360  Mmux_o_data2457 (o_data_0_OBUF)
     OBUF:I->O                 3.957          o_data_0_OBUF (o_data<0>)
    ----------------------------------------
    Total                    170.740ns (72.262ns logic, 98.478ns route)
                                       (42.3% logic, 57.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock i_clock
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
i_clock            |    3.129|         |         |         |
inst_i2c_r/scl_ping|    2.176|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock inst_i2c_r/scl_ping
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
i_clock            |    2.025|         |         |         |
inst_i2c_r/scl_ping|    2.034|         |         |         |
-------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 34.00 secs
Total CPU time to Xst completion: 32.17 secs
 
WARNING:Xst:3152 - You have chosen to run a version of XST which is not the default solution
   for the specified device family. You are free to use it in order to take
   advantage of its enhanced HDL parsing/elaboration capabilities. However,
   please be aware that you may be impacted by  language support differences.
   This version may also result in circuit performance and device utilization
   differences for your particular design. You can always revert back to the
   default XST solution by setting the "use_new_parser" option to value "no" 
   on the XST command line or in the XST process properties panel.
--> 


Total memory usage is 449588 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  144 (   0 filtered)
Number of infos    :   23 (   0 filtered)

