// Seed: 3439145919
module module_0;
  assign module_1.id_17 = 0;
  id_1(
      .id_0(-1)
  );
endmodule
module module_1 (
    output tri id_0,
    input wor id_1,
    id_22,
    input wor id_2,
    inout uwire id_3,
    output supply1 id_4,
    output wor id_5,
    input tri1 id_6,
    output tri id_7,
    input supply1 id_8,
    input tri1 id_9,
    input tri1 id_10,
    output wor id_11,
    input supply1 id_12,
    output wor id_13,
    input tri1 id_14,
    input wor id_15,
    output supply0 id_16,
    output uwire id_17,
    input tri id_18,
    input supply1 id_19,
    input supply0 id_20
);
  assign id_7 = 1'b0;
  logic [7:0][1] id_23, id_24;
  wire id_25;
  wire id_26, id_27;
  wire id_28;
  assign id_4 = id_19;
  module_0 modCall_1 ();
endmodule
