---
Title | PCAP15418 2
-- | --
Created @ | `2021-09-26T03:27:07Z`
Updated @| `2023-07-16T08:47:41Z`
Labels | ``
Edit @| [here](https://github.com/junxnone/csc/issues/4)

---
# CMU 15-418 Lecture 2 Instruction-Level Parallelism

- å¤šæ ·çš„å¤„ç†å™¨ CPU/GPU/FPGA/VPU/...
- ä¸åŒå¤„ç†å™¨çš„å¹¶è¡Œæ–¹æ³•
- ILP
  - Pipelining & Superscalar - åŒæ—¶æ‰§è¡Œå¤šæ¡æŒ‡ä»¤
  - Out of order execution - åŠ¨æ€è°ƒåº¦æ‰§è¡ŒæŒ‡ä»¤
  - Speculation - é¢„æµ‹ä¸‹æ¡æŒ‡ä»¤
- in-order/out-of-order


## å„ç§å¤„ç†å™¨

Processors | ç”¨é€” | å¹¶è¡Œæ–¹æ³• | è°ƒåº¦ | Cores | Hardware | ç¼–ç¨‹å›°éš¾åº¦
-- | -- | -- | -- | -- | -- | --
CPU | åºåˆ—åŒ–çš„ code | ILP | ç¡¬ä»¶è°ƒåº¦ | <100 | æ˜‚è´µå¤æ‚ | å®¹æ˜“
GPU | å¾ˆå¤šç‹¬ç«‹çš„ task | çº¿ç¨‹åŠæ•°æ®å¹¶è¡Œ| è½¯ä»¶è°ƒåº¦ | > 1000 | ç®€å•ä¾¿å®œ | å›°éš¾
FPGA | ä¿¡å·å¤„ç†/ç¥ç»ç½‘ç»œ/... 
VPU | ç¥ç»ç½‘ç»œ


## CPU ILP - `instruction-level parallelism`

### Simple CPU Model

- **Fetch** â€“ get the next instruction from memory
- **Decode** â€“ figure out what to do & read inputs
- **Execute** â€“ perform the necessary operations
- **Commit** â€“ write the results back to registers / memory

![image](https://user-images.githubusercontent.com/2216970/139521653-abbc0bdb-5d4e-4b6e-8f18-680103b26877.png) |  ![InkedFoxitReader_BXqXJmKJV8_LI](https://user-images.githubusercontent.com/2216970/134797100-9067690d-c506-4d52-a52b-1b2a8e996499.jpg)
-- | --

### **Pipelining**
- ğ‘-stage pipeline gives up to ğ‘ Ã— speedup(N = 15 æ˜¯ä¸ªä¸´ç•Œç‚¹)
- `Fetch/Decode/Execute/Commit` - 4X Speedup
- ä¸€äº›é™åˆ¶ Pipeling å¹¶è¡Œçš„å› ç´  
  - **Data Hazards**
  - **Control Hazards**


![image](https://user-images.githubusercontent.com/2216970/139521736-2fa7e099-9653-4f7c-82fd-40ea97ce62f9.png) | ![Inkedchrome_k49UtilsYB_LI](https://user-images.githubusercontent.com/2216970/134641857-12563821-6c02-4628-986e-d656c8f76b82.jpg) 
-- | --

#### Data Hazards & Forwarding data
- **Data hazards:** 
  - å¹¶è¡Œéœ€è¦æ˜¯ç‹¬ç«‹çš„ä»»åŠ¡, è€Œè®¸å¤šæŒ‡ä»¤ä¹‹é—´å¹¶ä¸ç‹¬ç«‹(å¯„å­˜å™¨è¯»å†™ä¾èµ–)
  - å½“åä¸€æ¡æŒ‡ä»¤éœ€è¦ç”¨åˆ°å‰ä¸€æ¡æŒ‡ä»¤çš„å¯„å­˜å™¨æ—¶ä¼šå¡«å…… `NOP` æŒ‡ä»¤, ä»¥ç­‰åˆ°å‰ä¸€æ¡æŒ‡ä»¤ `commit` 
  - **example:** å‰ä¸€æ¡æŒ‡ä»¤è¦å†™ `R3`, åä¸€æ¡æŒ‡ä»¤æ‰§è¡Œæ—¶è¦è¯» `R3`, åä¸€æ¡æŒ‡ä»¤æ‰§è¡Œæ—¶,å‰ä¸€æ¡æŒ‡ä»¤è¿˜æ²¡æœ‰ `commit`

![image](https://user-images.githubusercontent.com/2216970/139521888-154069d7-a378-4e5a-821c-632ff910dc2f.png) | ![Inkedchrome_lKvXLJsrqG_LI](https://user-images.githubusercontent.com/2216970/134646854-ac0014f9-d3e9-4263-a6a2-a0c652f192b3.jpg)
-- | --

- è§£å†³æ–¹æ¡ˆ: **Forwarding data** - CPUåœ¨ä¸€ä¸ªæ—¶é’Ÿå‘¨æœŸå†…ï¼ŒæŠŠä¸€ä¸ªå•å…ƒçš„è¾“å‡ºå€¼å†…å®¹æ‹·è´åˆ°å¦ä¸€ä¸ªå•å…ƒçš„è¾“å…¥å€¼ä¸­
  - Forwarding is expensive in deep pipelines

![image](https://user-images.githubusercontent.com/2216970/139522099-a4c262e8-e8f1-47d4-a01a-0c5f46cc2787.png) | ![image](https://user-images.githubusercontent.com/2216970/139522125-b8429f53-0b3d-4d6f-9c32-f7c5c5220e3c.png)
-- | --



#### Control Hazards & Speculation
- **Control Hazards** - æŒ‰ç…§ `Static instruction sequence` é¢„å–æŒ‡ä»¤, é¢„å–åˆ°é”™è¯¯æŒ‡ä»¤
  - **example:** å‰ä¸€æ¡æŒ‡ä»¤æ‰§è¡Œå®Œè·³è½¬äº†, æå‰ Fetch çš„æŒ‡ä»¤æ˜¯é”™è¯¯çš„

![image](https://user-images.githubusercontent.com/2216970/139522325-cde49165-b2b9-4955-881a-e614a3004e03.png) | ![InkedFoxitReader_VtCwFCBeQv_LI](https://user-images.githubusercontent.com/2216970/134799251-a9966841-0923-4adf-a5e7-5cfa216cd237.jpg)
-- | --

- è§£å†³æ–¹æ¡ˆ:  **Speculation** - CPU çŒœæµ‹ä¸‹ä¸€æ¡è¦æ‰§è¡Œçš„æŒ‡ä»¤ - å¦‚æœçŒœé”™, `rolling back`
  - > 95% çŒœå¯¹ï¼Ÿï¼Ÿ


### Out-of-Order
- **Out-Of-Order(OoO):** ä¹±åºæ‰§è¡Œ - `æ‰§è¡Œå·²ç»å‡†å¤‡å¥½çš„æŒ‡ä»¤`
- **Dataflow:** æ ¹æ®å¯„å­˜å™¨ä¾èµ–å¹¶è¡Œæ‰§è¡Œ
  - **True dependence:** `read-after-write`
- **Latency Bound** - `Critical Path` - è¿­ä»£ä¸­æœ€é•¿è·¯å¾„
- **Throughput Bound** - `Execution Unit æ•°é‡(å¹¶è¡Œæ‰§è¡ŒæŒ‡ä»¤çš„ä¸ªæ•°)/Structural hazards`
- Out-of-Order æ¯” In-Order å¯¹å¥½ä»£ç æ›´å°‘é™åˆ¶


![image](https://user-images.githubusercontent.com/2216970/135019570-42f01b5a-b3e9-4319-85ac-6a8848183d60.png) | ![image](https://user-images.githubusercontent.com/2216970/139523505-63a801e0-bf3d-473a-948e-94dc75a588bf.png)
-- | --

![image](https://user-images.githubusercontent.com/2216970/135018839-ab2c87e6-3183-435d-ae35-b14d0926b037.png) | ![InkedFoxitReader_lUNIOkZCSc_LI](https://user-images.githubusercontent.com/2216970/135020663-6b36341d-bc37-4710-ae94-2a324e7605b5.jpg)
-- | --

> - ldr, mul execute in 2 cycles
> - cmp, bne execute in 1 cycle
> - mla executes in 3 cycles
> - æ¯ä¸ªå¾ªç¯æ‰§è¡Œ 3 cycles, ä¸€å…± 5 æ¡æŒ‡ä»¤ 
> - IPC(Instructions per cycle) `= 5/3 =1.66... > 1`(perfect pipeling)


#### Structural hazard
- **Structural hazard**: æµ®ç‚¹æ•°/æ•´æ•°/Memory ç‰¹æ®Šç¡¬ä»¶èµ„æºæœ‰é™

![InkedFoxitReader_K5l8eERM5G_LI](https://user-images.githubusercontent.com/2216970/135027900-51413562-821e-4735-83a7-a62ad350430b.jpg) 



## Summary

- ILP & Pipeline æ‰©å±•æ€§ä¸å¥½/åŠ¨æ€è°ƒåº¦ & OoO æ›´å¤æ‚/ä»£ä»·æ›´é«˜
- å¹¶è¡ŒæŒ‡ä»¤æ˜¯å¦ç‹¬ç«‹éœ€è¦ O(w<sup>2</sup>) çš„æ¯”è¾ƒ,  W= `issue width of processor`
- Multicore æ›´ Efficient

![image](https://user-images.githubusercontent.com/2216970/139524023-a1d0aa75-dbbb-45f8-84c6-ac9b12a5c62a.png)




