//
//Written by GowinSynthesis
//Tool Version "V1.9.11.02 (64-bit)"
//Wed Sep 10 22:33:22 2025

//Source file index table:
//file0 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/debugger/ip_debugger.v"
//file1 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/dvi_tx/dvi_tx.v"
//file2 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_clkdiv/gowin_clkdiv.v"
//file3 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll/gowin_rpll.v"
//file4 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll2/gowin_rpll2.v"
//file5 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/msx_slot/msx_slot.v"
//file6 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ram/ip_ram.v"
//file7 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/sdram/ip_sdram_tangnano20k_c.v"
//file8 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/tangnano20k_vdp_cartridge.v"
//file9 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp.v"
//file10 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette.v"
//file11 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette_ram.v"
//file12 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command.v"
//file13 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command_cache.v"
//file14 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_cpu_interface.v"
//file15 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_info_collect.v"
//file16 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_makeup_pixel.v"
//file17 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_select_visible_planes.v"
//file18 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control.v"
//file19 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_screen_mode.v"
//file20 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_sprite.v"
//file21 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_ssg.v"
//file22 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan.v"
//file23 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan_line_buffer.v"
//file24 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_double_buffer.v"
//file25 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out.v"
//file26 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out_bilinear.v"
//file27 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_ram_line_buffer.v"
//file28 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_vram_interface.v"
//file29 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ws2812_led/ip_ws2812_led.v"
`timescale 100 ps/100 ps
module Gowin_rPLL (
  clk14m_d,
  clk215m
)
;
input clk14m_d;
output clk215m;
wire clkoutp_o;
wire clkoutd_o;
wire clkoutd3_o;
wire pll_lock215;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk215m),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock215),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=14;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=4;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL */
module Gowin_rPLL2 (
  clk14m_d,
  clk85m,
  O_sdram_clk_d,
  pll_lock85
)
;
input clk14m_d;
output clk85m;
output O_sdram_clk_d;
output pll_lock85;
wire clkoutd_o;
wire clkoutd3_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk85m),
    .CLKOUTP(O_sdram_clk_d),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock85),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({VCC,VCC,VCC,VCC}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="false";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=5;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=8;
defparam rpll_inst.PSDA_SEL="1000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL2 */
module Gowin_CLKDIV (
  clk85m,
  pll_lock85,
  clk42m
)
;
input clk85m;
input pll_lock85;
output clk42m;
wire VCC;
wire GND;
  CLKDIV clkdiv_inst (
    .CLKOUT(clk42m),
    .CALIB(GND),
    .HCLKIN(clk85m),
    .RESETN(pll_lock85) 
);
defparam clkdiv_inst.DIV_MODE="2";
defparam clkdiv_inst.GSREN="false";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_CLKDIV */
module msx_slot (
  clk85m,
  n36_6,
  w_bus_vdp_rdata_en,
  slot_wait_d_4,
  slot_rd_n_d,
  slot_wr_n_d,
  slot_iorq_n_d,
  ff_reset_n2_1,
  ff_busy,
  ff_bus_ready,
  slot_a_d,
  slot_d_in,
  w_bus_vdp_rdata,
  w_bus_ioreq,
  w_bus_write,
  slot_data_dir_d,
  p_slot_data_0_7,
  w_bus_valid,
  w_bus_wdata,
  w_bus_address,
  ff_rdata
)
;
input clk85m;
input n36_6;
input w_bus_vdp_rdata_en;
input slot_wait_d_4;
input slot_rd_n_d;
input slot_wr_n_d;
input slot_iorq_n_d;
input ff_reset_n2_1;
input ff_busy;
input ff_bus_ready;
input [7:0] slot_a_d;
input [7:0] slot_d_in;
input [7:0] w_bus_vdp_rdata;
output w_bus_ioreq;
output w_bus_write;
output slot_data_dir_d;
output p_slot_data_0_7;
output w_bus_valid;
output [7:0] w_bus_wdata;
output [1:0] w_bus_address;
output [7:0] ff_rdata;
wire w_active;
wire n230_5;
wire n227_3;
wire ff_write_9;
wire ff_ioreq_7;
wire n73_5;
wire ff_write_10;
wire n89_7;
wire n89_8;
wire n73_7;
wire n89_10;
wire n20_11;
wire n23_7;
wire n92_10;
wire ff_active;
wire ff_initial_busy;
wire ff_slot_rd_n;
wire ff_slot_wr_n;
wire ff_slot_ioreq_n;
wire ff_pre_slot_rd_n;
wire ff_pre_slot_wr_n;
wire ff_pre_slot_ioreq_n;
wire ff_iorq_wr;
wire ff_iorq_rd;
wire ff_slot_address_7_7;
wire ff_slot_data_7_6;
wire [7:0] ff_slot_address;
wire VCC;
wire GND;
  LUT2 w_active_s0 (
    .F(w_active),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam w_active_s0.INIT=4'hE;
  LUT2 n230_s2 (
    .F(n230_5),
    .I0(w_bus_ioreq),
    .I1(ff_reset_n2_1) 
);
defparam n230_s2.INIT=4'h7;
  LUT2 slot_data_dir_d_s (
    .F(slot_data_dir_d),
    .I0(ff_iorq_rd),
    .I1(w_bus_ioreq) 
);
defparam slot_data_dir_d_s.INIT=4'h8;
  LUT2 n227_s0 (
    .F(n227_3),
    .I0(ff_reset_n2_1),
    .I1(n73_7) 
);
defparam n227_s0.INIT=4'h8;
  LUT4 ff_write_s6 (
    .F(ff_write_9),
    .I0(ff_write_10),
    .I1(w_bus_write),
    .I2(ff_ioreq_7),
    .I3(ff_reset_n2_1) 
);
defparam ff_write_s6.INIT=16'h5CFF;
  LUT2 ff_ioreq_s4 (
    .F(ff_ioreq_7),
    .I0(w_bus_valid),
    .I1(ff_active) 
);
defparam ff_ioreq_s4.INIT=4'h1;
  LUT4 n73_s2 (
    .F(n73_5),
    .I0(ff_busy),
    .I1(ff_bus_ready),
    .I2(w_bus_ioreq),
    .I3(w_bus_valid) 
);
defparam n73_s2.INIT=16'h4F00;
  LUT2 ff_write_s7 (
    .F(ff_write_10),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam ff_write_s7.INIT=4'h4;
  LUT3 n89_s2 (
    .F(n89_7),
    .I0(ff_slot_address[2]),
    .I1(ff_slot_address[3]),
    .I2(n89_8) 
);
defparam n89_s2.INIT=8'h40;
  LUT4 n89_s3 (
    .F(n89_8),
    .I0(ff_slot_address[4]),
    .I1(ff_slot_address[5]),
    .I2(ff_slot_address[6]),
    .I3(ff_slot_address[7]) 
);
defparam n89_s3.INIT=16'h0100;
  LUT4 n73_s3 (
    .F(n73_7),
    .I0(w_active),
    .I1(w_bus_valid),
    .I2(ff_active),
    .I3(n89_7) 
);
defparam n73_s3.INIT=16'h0200;
  LUT2 p_slot_data_0_s3 (
    .F(p_slot_data_0_7),
    .I0(ff_iorq_rd),
    .I1(w_bus_ioreq) 
);
defparam p_slot_data_0_s3.INIT=4'h7;
  LUT4 n89_s4 (
    .F(n89_10),
    .I0(n89_7),
    .I1(ff_active),
    .I2(ff_iorq_wr),
    .I3(ff_iorq_rd) 
);
defparam n89_s4.INIT=16'hEEE0;
  LUT4 n20_s3 (
    .F(n20_11),
    .I0(ff_slot_ioreq_n),
    .I1(ff_slot_wr_n),
    .I2(ff_iorq_wr),
    .I3(ff_initial_busy) 
);
defparam n20_s3.INIT=16'hF011;
  LUT4 n23_s3 (
    .F(n23_7),
    .I0(ff_slot_ioreq_n),
    .I1(ff_slot_rd_n),
    .I2(ff_iorq_rd),
    .I3(ff_initial_busy) 
);
defparam n23_s3.INIT=16'hF011;
  LUT3 n92_s4 (
    .F(n92_10),
    .I0(n73_7),
    .I1(n73_5),
    .I2(w_bus_valid) 
);
defparam n92_s4.INIT=8'h1E;
  DFFE ff_slot_address_7_s0 (
    .Q(ff_slot_address[7]),
    .D(slot_a_d[7]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_6_s0 (
    .Q(ff_slot_address[6]),
    .D(slot_a_d[6]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_5_s0 (
    .Q(ff_slot_address[5]),
    .D(slot_a_d[5]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_4_s0 (
    .Q(ff_slot_address[4]),
    .D(slot_a_d[4]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_3_s0 (
    .Q(ff_slot_address[3]),
    .D(slot_a_d[3]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_2_s0 (
    .Q(ff_slot_address[2]),
    .D(slot_a_d[2]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_1_s0 (
    .Q(ff_slot_address[1]),
    .D(slot_a_d[1]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_0_s0 (
    .Q(ff_slot_address[0]),
    .D(slot_a_d[0]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_data_7_s0 (
    .Q(w_bus_wdata[7]),
    .D(slot_d_in[7]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_6_s0 (
    .Q(w_bus_wdata[6]),
    .D(slot_d_in[6]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_5_s0 (
    .Q(w_bus_wdata[5]),
    .D(slot_d_in[5]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_4_s0 (
    .Q(w_bus_wdata[4]),
    .D(slot_d_in[4]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_3_s0 (
    .Q(w_bus_wdata[3]),
    .D(slot_d_in[3]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_2_s0 (
    .Q(w_bus_wdata[2]),
    .D(slot_d_in[2]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_1_s0 (
    .Q(w_bus_wdata[1]),
    .D(slot_d_in[1]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_0_s0 (
    .Q(w_bus_wdata[0]),
    .D(slot_d_in[0]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFR ff_active_s0 (
    .Q(ff_active),
    .D(w_active),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_active_s0.INIT=1'b0;
  DFFRE ff_ioreq_s0 (
    .Q(w_bus_ioreq),
    .D(n89_10),
    .CLK(clk85m),
    .CE(ff_ioreq_7),
    .RESET(n36_6) 
);
defparam ff_ioreq_s0.INIT=1'b0;
  DFFE ff_bus_address_1_s0 (
    .Q(w_bus_address[1]),
    .D(ff_slot_address[1]),
    .CLK(clk85m),
    .CE(n227_3) 
);
  DFFE ff_bus_address_0_s0 (
    .Q(w_bus_address[0]),
    .D(ff_slot_address[0]),
    .CLK(clk85m),
    .CE(n227_3) 
);
  DFFRE ff_rdata_7_s0 (
    .Q(ff_rdata[7]),
    .D(w_bus_vdp_rdata[7]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_7_s0.INIT=1'b0;
  DFFRE ff_rdata_6_s0 (
    .Q(ff_rdata[6]),
    .D(w_bus_vdp_rdata[6]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_6_s0.INIT=1'b0;
  DFFRE ff_rdata_5_s0 (
    .Q(ff_rdata[5]),
    .D(w_bus_vdp_rdata[5]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_5_s0.INIT=1'b0;
  DFFRE ff_rdata_4_s0 (
    .Q(ff_rdata[4]),
    .D(w_bus_vdp_rdata[4]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_4_s0.INIT=1'b0;
  DFFRE ff_rdata_3_s0 (
    .Q(ff_rdata[3]),
    .D(w_bus_vdp_rdata[3]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_3_s0.INIT=1'b0;
  DFFRE ff_rdata_2_s0 (
    .Q(ff_rdata[2]),
    .D(w_bus_vdp_rdata[2]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_2_s0.INIT=1'b0;
  DFFRE ff_rdata_1_s0 (
    .Q(ff_rdata[1]),
    .D(w_bus_vdp_rdata[1]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_1_s0.INIT=1'b0;
  DFFRE ff_rdata_0_s0 (
    .Q(ff_rdata[0]),
    .D(w_bus_vdp_rdata[0]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_0_s0.INIT=1'b0;
  DFFS ff_initial_busy_s0 (
    .Q(ff_initial_busy),
    .D(slot_wait_d_4),
    .CLK(clk85m),
    .SET(n36_6) 
);
defparam ff_initial_busy_s0.INIT=1'b1;
  DFF ff_write_s2 (
    .Q(w_bus_write),
    .D(ff_write_9),
    .CLK(clk85m) 
);
defparam ff_write_s2.INIT=1'b0;
  DFFS ff_slot_rd_n_s1 (
    .Q(ff_slot_rd_n),
    .D(ff_pre_slot_rd_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_rd_n_s1.INIT=1'b1;
  DFFS ff_slot_wr_n_s1 (
    .Q(ff_slot_wr_n),
    .D(ff_pre_slot_wr_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_wr_n_s1.INIT=1'b1;
  DFFS ff_slot_ioreq_n_s1 (
    .Q(ff_slot_ioreq_n),
    .D(ff_pre_slot_ioreq_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_ioreq_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_rd_n_s1 (
    .Q(ff_pre_slot_rd_n),
    .D(slot_rd_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_rd_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_wr_n_s1 (
    .Q(ff_pre_slot_wr_n),
    .D(slot_wr_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_wr_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_ioreq_n_s1 (
    .Q(ff_pre_slot_ioreq_n),
    .D(slot_iorq_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_ioreq_n_s1.INIT=1'b1;
  DFFC ff_iorq_wr_s3 (
    .Q(ff_iorq_wr),
    .D(n20_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_iorq_wr_s3.INIT=1'b0;
  DFFC ff_iorq_rd_s2 (
    .Q(ff_iorq_rd),
    .D(n23_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_iorq_rd_s2.INIT=1'b0;
  DFFR ff_valid_s2 (
    .Q(w_bus_valid),
    .D(n92_10),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_valid_s2.INIT=1'b0;
  INV ff_slot_address_7_s3 (
    .O(ff_slot_address_7_7),
    .I(ff_slot_ioreq_n) 
);
  INV ff_slot_data_7_s3 (
    .O(ff_slot_data_7_6),
    .I(ff_slot_wr_n) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* msx_slot */
module vdp_cpu_interface (
  w_bus_write,
  clk85m,
  n36_6,
  ff_reset_n2_1,
  w_bus_valid,
  w_cpu_vram_rdata_en,
  w_status_command_execute,
  w_sprite_mode2_4,
  n1177_9,
  n1338_12,
  w_sprite_collision,
  w_status_border_detect,
  ff_border_detect_9,
  ff_v_active_8,
  w_status_transfer_ready,
  n185_5,
  w_pre_vram_refresh,
  ff_vram_refresh,
  w_bus_ioreq,
  w_bus_wdata,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_status_color,
  w_bus_address,
  w_cpu_vram_rdata,
  w_status_border_position,
  ff_half_count,
  w_screen_pos_y,
  w_register_write,
  w_pulse1,
  w_cpu_vram_write,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_display_on,
  reg_sprite_disable,
  reg_color0_opaque,
  reg_50hz_mode,
  reg_interleaving_mode,
  reg_interlace_mode,
  reg_212lines_mode,
  reg_scroll_planes,
  reg_left_mask,
  reg_yjk_mode,
  reg_yae_mode,
  w_palette_valid,
  w_bus_vdp_rdata_en,
  ff_bus_ready,
  n28_4,
  n31_3,
  n1646_4,
  n1656_4,
  n1680_4,
  n1686_4,
  n960_38,
  n1061_14,
  n959_44,
  ff_busy,
  w_pulse2,
  n1061_22,
  w_register_data,
  w_register_num,
  w_cpu_vram_wdata,
  reg_screen_mode,
  reg_pattern_name_table_base,
  reg_color_table_base,
  reg_pattern_generator_table_base,
  reg_sprite_attribute_table_base,
  reg_sprite_pattern_generator_table_base,
  reg_backdrop_color,
  reg_text_back_color,
  reg_blink_period,
  ff_status_register_pointer,
  reg_display_adjust,
  reg_vertical_offset,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  w_palette_r,
  w_palette_b,
  w_palette_g,
  w_bus_vdp_rdata,
  w_cpu_vram_address,
  w_palette_num
)
;
input w_bus_write;
input clk85m;
input n36_6;
input ff_reset_n2_1;
input w_bus_valid;
input w_cpu_vram_rdata_en;
input w_status_command_execute;
input w_sprite_mode2_4;
input n1177_9;
input n1338_12;
input w_sprite_collision;
input w_status_border_detect;
input ff_border_detect_9;
input ff_v_active_8;
input w_status_transfer_ready;
input n185_5;
input w_pre_vram_refresh;
input ff_vram_refresh;
input w_bus_ioreq;
input [7:0] w_bus_wdata;
input [8:0] w_sprite_collision_x;
input [8:0] w_sprite_collision_y;
input [7:0] w_status_color;
input [1:0] w_bus_address;
input [7:0] w_cpu_vram_rdata;
input [8:0] w_status_border_position;
input [12:0] ff_half_count;
input [7:0] w_screen_pos_y;
output w_register_write;
output w_pulse1;
output w_cpu_vram_write;
output reg_sprite_magify;
output reg_sprite_16x16;
output reg_display_on;
output reg_sprite_disable;
output reg_color0_opaque;
output reg_50hz_mode;
output reg_interleaving_mode;
output reg_interlace_mode;
output reg_212lines_mode;
output reg_scroll_planes;
output reg_left_mask;
output reg_yjk_mode;
output reg_yae_mode;
output w_palette_valid;
output w_bus_vdp_rdata_en;
output ff_bus_ready;
output n28_4;
output n31_3;
output n1646_4;
output n1656_4;
output n1680_4;
output n1686_4;
output n960_38;
output n1061_14;
output n959_44;
output ff_busy;
output w_pulse2;
output n1061_22;
output [7:0] w_register_data;
output [5:0] w_register_num;
output [7:0] w_cpu_vram_wdata;
output [4:0] reg_screen_mode;
output [16:10] reg_pattern_name_table_base;
output [16:6] reg_color_table_base;
output [16:11] reg_pattern_generator_table_base;
output [16:7] reg_sprite_attribute_table_base;
output [16:11] reg_sprite_pattern_generator_table_base;
output [7:0] reg_backdrop_color;
output [7:0] reg_text_back_color;
output [7:0] reg_blink_period;
output [3:0] ff_status_register_pointer;
output [7:0] reg_display_adjust;
output [7:0] reg_vertical_offset;
output [2:0] reg_horizontal_offset_l;
output [8:3] reg_horizontal_offset_h;
output [2:0] w_palette_r;
output [2:0] w_palette_b;
output [2:0] w_palette_g;
output [7:0] w_bus_vdp_rdata;
output [16:0] w_cpu_vram_address;
output [3:0] w_palette_num;
wire n966_28;
wire n966_29;
wire n23_3;
wire n26_5;
wire n30_4;
wire n96_3;
wire n123_3;
wire n124_3;
wire n125_3;
wire n126_3;
wire n127_3;
wire n128_3;
wire n200_3;
wire n201_3;
wire n202_3;
wire n203_3;
wire n204_3;
wire n205_3;
wire n377_3;
wire n378_3;
wire n379_3;
wire n380_3;
wire n381_3;
wire n382_3;
wire n383_3;
wire n384_3;
wire n385_3;
wire n386_3;
wire n387_3;
wire n388_3;
wire n389_3;
wire n390_3;
wire n391_3;
wire n392_3;
wire n393_3;
wire n879_3;
wire n919_3;
wire n920_3;
wire n921_3;
wire n922_3;
wire n1004_3;
wire n1005_3;
wire n1006_3;
wire n1007_3;
wire n1008_3;
wire n1009_3;
wire n1010_3;
wire n1011_3;
wire n1521_4;
wire n1541_3;
wire n959_37;
wire n960_36;
wire n961_38;
wire n962_35;
wire n963_39;
wire n964_32;
wire n964_34;
wire n965_41;
wire n966_37;
wire n966_39;
wire ff_palette_g_2_5;
wire ff_register_write_7;
wire ff_register_num_5_7;
wire ff_register_pointer_5_8;
wire ff_vram_address_16_6;
wire ff_vram_address_13_6;
wire ff_color_palette_valid_7;
wire n1061_8;
wire n1064_8;
wire n230_6;
wire n229_6;
wire n228_6;
wire n227_6;
wire n226_6;
wire n225_6;
wire n224_6;
wire n223_6;
wire n966_41;
wire n1061_10;
wire n1064_10;
wire n1012_6;
wire n200_4;
wire n203_4;
wire n377_4;
wire n378_4;
wire n379_4;
wire n380_4;
wire n382_4;
wire n383_4;
wire n384_4;
wire n385_4;
wire n386_4;
wire n388_4;
wire n1636_4;
wire n391_4;
wire n391_5;
wire n392_4;
wire n393_4;
wire n1639_4;
wire n1653_4;
wire n1721_4;
wire n1745_4;
wire n920_4;
wire n1004_4;
wire n1005_4;
wire n1006_4;
wire n1007_4;
wire n1008_4;
wire n1009_4;
wire n1010_4;
wire n1011_4;
wire n959_39;
wire n959_40;
wire n960_37;
wire n960_39;
wire n960_40;
wire n961_39;
wire n961_40;
wire n962_36;
wire n962_37;
wire n962_38;
wire n963_40;
wire n963_41;
wire n964_35;
wire n964_36;
wire n965_42;
wire n966_42;
wire ff_vram_address_13_7;
wire n1061_12;
wire n1061_13;
wire n1064_11;
wire n1064_12;
wire n1064_13;
wire n1064_14;
wire n391_6;
wire n959_41;
wire n964_37;
wire n965_43;
wire n965_44;
wire n965_45;
wire n1061_15;
wire n1061_16;
wire n1061_17;
wire n1064_15;
wire n1064_16;
wire ff_vram_valid_12;
wire n387_6;
wire n919_6;
wire n1795_5;
wire ff_vram_write_8;
wire ff_vram_valid_14;
wire n202_6;
wire n201_6;
wire n1061_20;
wire n1701_5;
wire n1664_6;
wire n1709_5;
wire n1672_6;
wire ff_vram_address_16_9;
wire n1680_6;
wire n1737_5;
wire n1717_5;
wire n1686_6;
wire n381_6;
wire n959_46;
wire n879_6;
wire n1694_5;
wire n1636_7;
wire ff_vram_valid_16;
wire n1004_7;
wire n96_6;
wire n881_5;
wire n219_5;
wire n1515_7;
wire n1745_6;
wire n1697_5;
wire n1639_6;
wire n1750_5;
wire n1721_6;
wire n1653_6;
wire n1646_6;
wire n1756_5;
wire n1729_5;
wire n1670_5;
wire n1656_6;
wire n47_8;
wire n254_10;
wire n255_11;
wire n923_14;
wire ff_bus_write;
wire ff_port0;
wire ff_port1;
wire ff_port2;
wire ff_port3;
wire ff_bus_valid;
wire ff_not_increment;
wire ff_line_interrupt_enable;
wire ff_frame_interrupt_enable;
wire ff_vram_type;
wire ff_2nd_access;
wire ff_frame_interrupt;
wire ff_line_interrupt;
wire ff_color_palette_g_phase;
wire n966_31;
wire n966_33;
wire n966_35;
wire n131_5;
wire n243_8;
wire [7:0] ff_bus_wdata;
wire [7:0] reg_interrupt_line;
wire [7:0] ff_status_register;
wire [5:0] ff_register_pointer;
wire VCC;
wire GND;
  LUT3 n966_s30 (
    .F(n966_28),
    .I0(w_sprite_collision_x[8]),
    .I1(w_sprite_collision_y[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n966_s30.INIT=8'hCA;
  LUT3 n966_s31 (
    .F(n966_29),
    .I0(w_sprite_collision_y[8]),
    .I1(w_status_color[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n966_s31.INIT=8'hCA;
  LUT2 n23_s0 (
    .F(n23_3),
    .I0(w_bus_valid),
    .I1(ff_bus_ready) 
);
defparam n23_s0.INIT=4'h8;
  LUT2 n26_s2 (
    .F(n26_5),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n26_s2.INIT=4'h1;
  LUT2 n28_s1 (
    .F(n28_4),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n28_s1.INIT=4'h4;
  LUT2 n30_s1 (
    .F(n30_4),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]) 
);
defparam n30_s1.INIT=4'h4;
  LUT2 n31_s0 (
    .F(n31_3),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n31_s0.INIT=4'h8;
  LUT3 n96_s0 (
    .F(n96_3),
    .I0(n96_6),
    .I1(ff_bus_wdata[7]),
    .I2(n1515_7) 
);
defparam n96_s0.INIT=8'hCA;
  LUT3 n123_s0 (
    .F(n123_3),
    .I0(ff_bus_wdata[5]),
    .I1(ff_register_pointer[5]),
    .I2(n1515_7) 
);
defparam n123_s0.INIT=8'hAC;
  LUT3 n124_s0 (
    .F(n124_3),
    .I0(ff_bus_wdata[4]),
    .I1(ff_register_pointer[4]),
    .I2(n1515_7) 
);
defparam n124_s0.INIT=8'hAC;
  LUT3 n125_s0 (
    .F(n125_3),
    .I0(ff_bus_wdata[3]),
    .I1(ff_register_pointer[3]),
    .I2(n1515_7) 
);
defparam n125_s0.INIT=8'hAC;
  LUT3 n126_s0 (
    .F(n126_3),
    .I0(ff_bus_wdata[2]),
    .I1(ff_register_pointer[2]),
    .I2(n1515_7) 
);
defparam n126_s0.INIT=8'hAC;
  LUT3 n127_s0 (
    .F(n127_3),
    .I0(ff_bus_wdata[1]),
    .I1(ff_register_pointer[1]),
    .I2(n1515_7) 
);
defparam n127_s0.INIT=8'hAC;
  LUT3 n128_s0 (
    .F(n128_3),
    .I0(ff_bus_wdata[0]),
    .I1(ff_register_pointer[0]),
    .I2(n1515_7) 
);
defparam n128_s0.INIT=8'hAC;
  LUT3 n200_s0 (
    .F(n200_3),
    .I0(n200_4),
    .I1(w_register_data[5]),
    .I2(n96_6) 
);
defparam n200_s0.INIT=8'hAC;
  LUT4 n201_s0 (
    .F(n201_3),
    .I0(w_register_data[4]),
    .I1(ff_register_pointer[4]),
    .I2(n201_6),
    .I3(n96_6) 
);
defparam n201_s0.INIT=16'h3CAA;
  LUT3 n202_s0 (
    .F(n202_3),
    .I0(n202_6),
    .I1(w_register_data[3]),
    .I2(n96_6) 
);
defparam n202_s0.INIT=8'hAC;
  LUT4 n203_s0 (
    .F(n203_3),
    .I0(w_register_data[2]),
    .I1(ff_register_pointer[2]),
    .I2(n203_4),
    .I3(n96_6) 
);
defparam n203_s0.INIT=16'h3CAA;
  LUT4 n204_s0 (
    .F(n204_3),
    .I0(w_register_data[1]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]),
    .I3(n96_6) 
);
defparam n204_s0.INIT=16'h3CAA;
  LUT3 n205_s0 (
    .F(n205_3),
    .I0(w_register_data[0]),
    .I1(ff_register_pointer[0]),
    .I2(n96_6) 
);
defparam n205_s0.INIT=8'h3A;
  LUT3 n377_s0 (
    .F(n377_3),
    .I0(n377_4),
    .I1(ff_bus_wdata[5]),
    .I2(w_pulse2) 
);
defparam n377_s0.INIT=8'hAC;
  LUT3 n378_s0 (
    .F(n378_3),
    .I0(n378_4),
    .I1(ff_bus_wdata[4]),
    .I2(w_pulse2) 
);
defparam n378_s0.INIT=8'hAC;
  LUT4 n379_s0 (
    .F(n379_3),
    .I0(ff_bus_wdata[3]),
    .I1(w_cpu_vram_address[11]),
    .I2(n379_4),
    .I3(w_pulse2) 
);
defparam n379_s0.INIT=16'h3CAA;
  LUT3 n380_s0 (
    .F(n380_3),
    .I0(n380_4),
    .I1(ff_bus_wdata[2]),
    .I2(w_pulse2) 
);
defparam n380_s0.INIT=8'hAC;
  LUT3 n381_s0 (
    .F(n381_3),
    .I0(n381_6),
    .I1(ff_bus_wdata[1]),
    .I2(w_pulse2) 
);
defparam n381_s0.INIT=8'hAC;
  LUT4 n382_s0 (
    .F(n382_3),
    .I0(ff_bus_wdata[0]),
    .I1(w_cpu_vram_address[8]),
    .I2(n382_4),
    .I3(w_pulse2) 
);
defparam n382_s0.INIT=16'h3CAA;
  LUT4 n383_s0 (
    .F(n383_3),
    .I0(w_register_data[7]),
    .I1(w_cpu_vram_address[7]),
    .I2(n383_4),
    .I3(w_pulse2) 
);
defparam n383_s0.INIT=16'h3CAA;
  LUT3 n384_s0 (
    .F(n384_3),
    .I0(w_register_data[6]),
    .I1(n384_4),
    .I2(w_pulse2) 
);
defparam n384_s0.INIT=8'hCA;
  LUT3 n385_s0 (
    .F(n385_3),
    .I0(n385_4),
    .I1(w_register_data[5]),
    .I2(w_pulse2) 
);
defparam n385_s0.INIT=8'hAC;
  LUT4 n386_s0 (
    .F(n386_3),
    .I0(w_register_data[4]),
    .I1(w_cpu_vram_address[4]),
    .I2(n386_4),
    .I3(w_pulse2) 
);
defparam n386_s0.INIT=16'h3CAA;
  LUT3 n387_s0 (
    .F(n387_3),
    .I0(n387_6),
    .I1(w_register_data[3]),
    .I2(w_pulse2) 
);
defparam n387_s0.INIT=8'hAC;
  LUT4 n388_s0 (
    .F(n388_3),
    .I0(w_register_data[2]),
    .I1(w_cpu_vram_address[2]),
    .I2(n388_4),
    .I3(w_pulse2) 
);
defparam n388_s0.INIT=16'h3CAA;
  LUT4 n389_s0 (
    .F(n389_3),
    .I0(w_register_data[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]),
    .I3(w_pulse2) 
);
defparam n389_s0.INIT=16'h3CAA;
  LUT3 n390_s0 (
    .F(n390_3),
    .I0(w_cpu_vram_address[0]),
    .I1(w_register_data[0]),
    .I2(w_pulse2) 
);
defparam n390_s0.INIT=8'h5C;
  LUT4 n391_s0 (
    .F(n391_3),
    .I0(n391_4),
    .I1(w_cpu_vram_address[16]),
    .I2(n391_5),
    .I3(w_pulse2) 
);
defparam n391_s0.INIT=16'h3CAA;
  LUT4 n392_s0 (
    .F(n392_3),
    .I0(ff_vram_type),
    .I1(w_register_data[1]),
    .I2(n392_4),
    .I3(w_pulse2) 
);
defparam n392_s0.INIT=16'hF088;
  LUT4 n393_s0 (
    .F(n393_3),
    .I0(ff_vram_type),
    .I1(w_register_data[0]),
    .I2(n393_4),
    .I3(w_pulse2) 
);
defparam n393_s0.INIT=16'hF088;
  LUT4 n879_s0 (
    .F(n879_3),
    .I0(n881_5),
    .I1(w_register_write),
    .I2(w_palette_valid),
    .I3(n879_6) 
);
defparam n879_s0.INIT=16'hFF10;
  LUT4 n919_s0 (
    .F(n919_3),
    .I0(w_register_data[3]),
    .I1(w_palette_num[3]),
    .I2(n919_6),
    .I3(w_register_write) 
);
defparam n919_s0.INIT=16'hAA3C;
  LUT4 n920_s0 (
    .F(n920_3),
    .I0(w_register_data[2]),
    .I1(w_palette_num[2]),
    .I2(n920_4),
    .I3(w_register_write) 
);
defparam n920_s0.INIT=16'hAA3C;
  LUT4 n921_s0 (
    .F(n921_3),
    .I0(w_register_data[1]),
    .I1(w_palette_num[0]),
    .I2(w_palette_num[1]),
    .I3(w_register_write) 
);
defparam n921_s0.INIT=16'hAA3C;
  LUT3 n922_s0 (
    .F(n922_3),
    .I0(w_palette_num[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n922_s0.INIT=8'hC5;
  LUT4 n1004_s0 (
    .F(n1004_3),
    .I0(n1004_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[7]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1004_s0.INIT=16'hF044;
  LUT4 n1005_s0 (
    .F(n1005_3),
    .I0(n1005_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[6]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1005_s0.INIT=16'hF044;
  LUT4 n1006_s0 (
    .F(n1006_3),
    .I0(n1006_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[5]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1006_s0.INIT=16'hF044;
  LUT4 n1007_s0 (
    .F(n1007_3),
    .I0(n1007_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[4]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1007_s0.INIT=16'hF044;
  LUT4 n1008_s0 (
    .F(n1008_3),
    .I0(n1008_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[3]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1008_s0.INIT=16'hF044;
  LUT4 n1009_s0 (
    .F(n1009_3),
    .I0(n1009_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[2]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1009_s0.INIT=16'hF044;
  LUT4 n1010_s0 (
    .F(n1010_3),
    .I0(n1010_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[1]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1010_s0.INIT=16'hF044;
  LUT4 n1011_s0 (
    .F(n1011_3),
    .I0(n1011_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[0]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1011_s0.INIT=16'hF044;
  LUT3 n1521_s1 (
    .F(n1521_4),
    .I0(n96_6),
    .I1(ff_2nd_access),
    .I2(n1515_7) 
);
defparam n1521_s1.INIT=8'h3A;
  LUT3 n1541_s0 (
    .F(n1541_3),
    .I0(n96_6),
    .I1(n1639_4),
    .I2(n1721_4) 
);
defparam n1541_s0.INIT=8'h40;
  LUT4 n959_s23 (
    .F(n959_37),
    .I0(n959_46),
    .I1(w_status_border_position[7]),
    .I2(n959_39),
    .I3(n959_40) 
);
defparam n959_s23.INIT=16'h0D00;
  LUT4 n960_s22 (
    .F(n960_36),
    .I0(n960_37),
    .I1(n960_38),
    .I2(n960_39),
    .I3(n960_40) 
);
defparam n960_s22.INIT=16'h0700;
  LUT4 n961_s22 (
    .F(n961_38),
    .I0(n959_46),
    .I1(w_status_border_position[5]),
    .I2(n961_39),
    .I3(n961_40) 
);
defparam n961_s22.INIT=16'h0D00;
  LUT4 n962_s21 (
    .F(n962_35),
    .I0(n962_36),
    .I1(n960_38),
    .I2(n962_37),
    .I3(n962_38) 
);
defparam n962_s21.INIT=16'h0B00;
  LUT4 n963_s23 (
    .F(n963_39),
    .I0(n959_46),
    .I1(w_status_border_position[3]),
    .I2(n963_40),
    .I3(n963_41) 
);
defparam n963_s23.INIT=16'h0D00;
  LUT4 n964_s20 (
    .F(n964_32),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n964_s20.INIT=16'hC1CE;
  LUT4 n964_s21 (
    .F(n964_34),
    .I0(w_status_border_position[2]),
    .I1(n964_35),
    .I2(n964_36),
    .I3(ff_status_register_pointer[3]) 
);
defparam n964_s21.INIT=16'hBB0F;
  LUT3 n965_s23 (
    .F(n965_41),
    .I0(n959_46),
    .I1(w_status_border_position[1]),
    .I2(n965_42) 
);
defparam n965_s23.INIT=8'h0D;
  LUT3 n966_s33 (
    .F(n966_37),
    .I0(w_status_command_execute),
    .I1(w_sprite_collision_x[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n966_s33.INIT=8'hCA;
  LUT3 n966_s25 (
    .F(n966_39),
    .I0(n966_35),
    .I1(ff_status_register_pointer[3]),
    .I2(n966_42) 
);
defparam n966_s25.INIT=8'hE0;
  LUT4 ff_palette_g_2_s2 (
    .F(ff_palette_g_2_5),
    .I0(w_register_write),
    .I1(ff_reset_n2_1),
    .I2(ff_color_palette_g_phase),
    .I3(n881_5) 
);
defparam ff_palette_g_2_s2.INIT=16'h4000;
  LUT3 ff_register_write_s4 (
    .F(ff_register_write_7),
    .I0(n1515_7),
    .I1(ff_2nd_access),
    .I2(ff_busy) 
);
defparam ff_register_write_s4.INIT=8'h0D;
  LUT3 ff_register_num_5_s4 (
    .F(ff_register_num_5_7),
    .I0(n96_6),
    .I1(ff_2nd_access),
    .I2(n1515_7) 
);
defparam ff_register_num_5_s4.INIT=8'hCA;
  LUT3 ff_register_pointer_5_s3 (
    .F(ff_register_pointer_5_8),
    .I0(ff_not_increment),
    .I1(n96_6),
    .I2(n1541_3) 
);
defparam ff_register_pointer_5_s3.INIT=8'hF4;
  LUT4 ff_vram_address_16_s3 (
    .F(ff_vram_address_16_6),
    .I0(w_sprite_mode2_4),
    .I1(ff_vram_type),
    .I2(ff_vram_address_16_9),
    .I3(w_pulse2) 
);
defparam ff_vram_address_16_s3.INIT=16'h44F0;
  LUT4 ff_vram_address_13_s3 (
    .F(ff_vram_address_13_6),
    .I0(ff_vram_address_16_9),
    .I1(n1515_7),
    .I2(ff_vram_address_13_7),
    .I3(w_pulse2) 
);
defparam ff_vram_address_13_s3.INIT=16'hFF40;
  LUT3 ff_color_palette_valid_s4 (
    .F(ff_color_palette_valid_7),
    .I0(n881_5),
    .I1(ff_color_palette_g_phase),
    .I2(w_register_write) 
);
defparam ff_color_palette_valid_s4.INIT=8'h0D;
  LUT4 n1061_s3 (
    .F(n1061_8),
    .I0(n1061_22),
    .I1(n1061_12),
    .I2(n1061_13),
    .I3(n1061_10) 
);
defparam n1061_s3.INIT=16'h40FF;
  LUT4 n1064_s3 (
    .F(n1064_8),
    .I0(n1064_11),
    .I1(n1064_12),
    .I2(n1064_13),
    .I3(n1064_10) 
);
defparam n1064_s3.INIT=16'h80FF;
  LUT2 n230_s1 (
    .F(n230_6),
    .I0(ff_bus_wdata[0]),
    .I1(n219_5) 
);
defparam n230_s1.INIT=4'h8;
  LUT2 n229_s1 (
    .F(n229_6),
    .I0(ff_bus_wdata[1]),
    .I1(n219_5) 
);
defparam n229_s1.INIT=4'h8;
  LUT2 n228_s1 (
    .F(n228_6),
    .I0(ff_bus_wdata[2]),
    .I1(n219_5) 
);
defparam n228_s1.INIT=4'h8;
  LUT2 n227_s1 (
    .F(n227_6),
    .I0(ff_bus_wdata[3]),
    .I1(n219_5) 
);
defparam n227_s1.INIT=4'h8;
  LUT2 n226_s1 (
    .F(n226_6),
    .I0(ff_bus_wdata[4]),
    .I1(n219_5) 
);
defparam n226_s1.INIT=4'h8;
  LUT2 n225_s1 (
    .F(n225_6),
    .I0(ff_bus_wdata[5]),
    .I1(n219_5) 
);
defparam n225_s1.INIT=4'h8;
  LUT2 n224_s1 (
    .F(n224_6),
    .I0(ff_bus_wdata[6]),
    .I1(n219_5) 
);
defparam n224_s1.INIT=4'h8;
  LUT2 n223_s1 (
    .F(n223_6),
    .I0(ff_bus_wdata[7]),
    .I1(n219_5) 
);
defparam n223_s1.INIT=4'h8;
  LUT2 n966_s32 (
    .F(n966_41),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_line_interrupt) 
);
defparam n966_s32.INIT=4'h8;
  LUT3 n1061_s4 (
    .F(n1061_10),
    .I0(n1061_22),
    .I1(ff_frame_interrupt_enable),
    .I2(n1177_9) 
);
defparam n1061_s4.INIT=8'hE0;
  LUT4 n1064_s4 (
    .F(n1064_10),
    .I0(n960_38),
    .I1(n1064_14),
    .I2(ff_line_interrupt_enable),
    .I3(n1061_22) 
);
defparam n1064_s4.INIT=16'h77F0;
  LUT3 n1012_s1 (
    .F(n1012_6),
    .I0(ff_port0),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata_en) 
);
defparam n1012_s1.INIT=8'hF4;
  LUT3 n200_s1 (
    .F(n200_4),
    .I0(ff_register_pointer[4]),
    .I1(n201_6),
    .I2(ff_register_pointer[5]) 
);
defparam n200_s1.INIT=8'h78;
  LUT2 n203_s1 (
    .F(n203_4),
    .I0(ff_register_pointer[1]),
    .I1(ff_register_pointer[0]) 
);
defparam n203_s1.INIT=4'h8;
  LUT4 n377_s1 (
    .F(n377_4),
    .I0(w_cpu_vram_address[12]),
    .I1(w_cpu_vram_address[11]),
    .I2(n379_4),
    .I3(w_cpu_vram_address[13]) 
);
defparam n377_s1.INIT=16'h7F80;
  LUT3 n378_s1 (
    .F(n378_4),
    .I0(w_cpu_vram_address[11]),
    .I1(n379_4),
    .I2(w_cpu_vram_address[12]) 
);
defparam n378_s1.INIT=8'h78;
  LUT4 n379_s1 (
    .F(n379_4),
    .I0(w_cpu_vram_address[10]),
    .I1(w_cpu_vram_address[9]),
    .I2(w_cpu_vram_address[8]),
    .I3(n382_4) 
);
defparam n379_s1.INIT=16'h8000;
  LUT4 n380_s1 (
    .F(n380_4),
    .I0(w_cpu_vram_address[9]),
    .I1(w_cpu_vram_address[8]),
    .I2(n382_4),
    .I3(w_cpu_vram_address[10]) 
);
defparam n380_s1.INIT=16'h7F80;
  LUT2 n382_s1 (
    .F(n382_4),
    .I0(w_cpu_vram_address[7]),
    .I1(n383_4) 
);
defparam n382_s1.INIT=4'h8;
  LUT4 n383_s1 (
    .F(n383_4),
    .I0(w_cpu_vram_address[6]),
    .I1(w_cpu_vram_address[5]),
    .I2(w_cpu_vram_address[4]),
    .I3(n386_4) 
);
defparam n383_s1.INIT=16'h8000;
  LUT4 n384_s1 (
    .F(n384_4),
    .I0(w_cpu_vram_address[5]),
    .I1(w_cpu_vram_address[4]),
    .I2(n386_4),
    .I3(w_cpu_vram_address[6]) 
);
defparam n384_s1.INIT=16'h7F80;
  LUT3 n385_s1 (
    .F(n385_4),
    .I0(w_cpu_vram_address[4]),
    .I1(n386_4),
    .I2(w_cpu_vram_address[5]) 
);
defparam n385_s1.INIT=8'h78;
  LUT4 n386_s1 (
    .F(n386_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[3]),
    .I2(w_cpu_vram_address[2]),
    .I3(w_cpu_vram_address[1]) 
);
defparam n386_s1.INIT=16'h8000;
  LUT2 n388_s1 (
    .F(n388_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[1]) 
);
defparam n388_s1.INIT=4'h8;
  LUT4 n1636_s1 (
    .F(n1636_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[4]),
    .I2(w_register_num[5]),
    .I3(w_register_write) 
);
defparam n1636_s1.INIT=16'h0100;
  LUT2 n391_s1 (
    .F(n391_4),
    .I0(w_register_data[2]),
    .I1(ff_vram_type) 
);
defparam n391_s1.INIT=4'h8;
  LUT4 n391_s2 (
    .F(n391_5),
    .I0(w_cpu_vram_address[15]),
    .I1(w_cpu_vram_address[14]),
    .I2(n379_4),
    .I3(n391_6) 
);
defparam n391_s2.INIT=16'h8000;
  LUT4 n392_s1 (
    .F(n392_4),
    .I0(w_cpu_vram_address[14]),
    .I1(n379_4),
    .I2(n391_6),
    .I3(w_cpu_vram_address[15]) 
);
defparam n392_s1.INIT=16'h7F80;
  LUT3 n393_s1 (
    .F(n393_4),
    .I0(n379_4),
    .I1(n391_6),
    .I2(w_cpu_vram_address[14]) 
);
defparam n393_s1.INIT=8'h78;
  LUT3 n1639_s1 (
    .F(n1639_4),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]) 
);
defparam n1639_s1.INIT=8'h10;
  LUT3 n1646_s1 (
    .F(n1646_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]) 
);
defparam n1646_s1.INIT=8'h10;
  LUT4 n1653_s1 (
    .F(n1653_4),
    .I0(w_register_num[4]),
    .I1(w_register_num[5]),
    .I2(w_register_write),
    .I3(w_register_num[3]) 
);
defparam n1653_s1.INIT=16'h1000;
  LUT3 n1656_s1 (
    .F(n1656_4),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]) 
);
defparam n1656_s1.INIT=8'h40;
  LUT3 n1680_s1 (
    .F(n1680_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]) 
);
defparam n1680_s1.INIT=8'h40;
  LUT3 n1686_s1 (
    .F(n1686_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]) 
);
defparam n1686_s1.INIT=8'h80;
  LUT4 n1721_s1 (
    .F(n1721_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[5]),
    .I2(w_register_num[4]),
    .I3(w_register_write) 
);
defparam n1721_s1.INIT=16'h1000;
  LUT4 n1745_s1 (
    .F(n1745_4),
    .I0(w_register_num[5]),
    .I1(w_register_num[3]),
    .I2(w_register_num[4]),
    .I3(w_register_write) 
);
defparam n1745_s1.INIT=16'h4000;
  LUT2 n920_s1 (
    .F(n920_4),
    .I0(w_palette_num[0]),
    .I1(w_palette_num[1]) 
);
defparam n920_s1.INIT=4'h8;
  LUT3 n1004_s1 (
    .F(n1004_4),
    .I0(ff_port0),
    .I1(ff_status_register[7]),
    .I2(ff_port1) 
);
defparam n1004_s1.INIT=8'h10;
  LUT3 n1005_s1 (
    .F(n1005_4),
    .I0(ff_port0),
    .I1(ff_status_register[6]),
    .I2(ff_port1) 
);
defparam n1005_s1.INIT=8'h10;
  LUT3 n1006_s1 (
    .F(n1006_4),
    .I0(ff_port0),
    .I1(ff_status_register[5]),
    .I2(ff_port1) 
);
defparam n1006_s1.INIT=8'h10;
  LUT3 n1007_s1 (
    .F(n1007_4),
    .I0(ff_port0),
    .I1(ff_status_register[4]),
    .I2(ff_port1) 
);
defparam n1007_s1.INIT=8'h10;
  LUT3 n1008_s1 (
    .F(n1008_4),
    .I0(ff_port0),
    .I1(ff_status_register[3]),
    .I2(ff_port1) 
);
defparam n1008_s1.INIT=8'h10;
  LUT3 n1009_s1 (
    .F(n1009_4),
    .I0(ff_port0),
    .I1(ff_status_register[2]),
    .I2(ff_port1) 
);
defparam n1009_s1.INIT=8'h10;
  LUT3 n1010_s1 (
    .F(n1010_4),
    .I0(ff_port0),
    .I1(ff_status_register[1]),
    .I2(ff_port1) 
);
defparam n1010_s1.INIT=8'h10;
  LUT3 n1011_s1 (
    .F(n1011_4),
    .I0(ff_port0),
    .I1(ff_status_register[0]),
    .I2(ff_port1) 
);
defparam n1011_s1.INIT=8'h10;
  LUT4 n959_s25 (
    .F(n959_39),
    .I0(n964_35),
    .I1(ff_frame_interrupt),
    .I2(n959_41),
    .I3(n960_38) 
);
defparam n959_s25.INIT=16'h0700;
  LUT4 n959_s26 (
    .F(n959_40),
    .I0(w_sprite_collision_y[7]),
    .I1(n959_44),
    .I2(w_status_color[7]),
    .I3(n1338_12) 
);
defparam n959_s26.INIT=16'hB0BB;
  LUT4 n960_s23 (
    .F(n960_37),
    .I0(w_sprite_collision),
    .I1(w_sprite_collision_x[6]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n960_s23.INIT=16'h3FF5;
  LUT2 n960_s24 (
    .F(n960_38),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[3]) 
);
defparam n960_s24.INIT=4'h1;
  LUT2 n960_s25 (
    .F(n960_39),
    .I0(w_status_border_position[6]),
    .I1(n959_46) 
);
defparam n960_s25.INIT=4'h4;
  LUT4 n960_s26 (
    .F(n960_40),
    .I0(w_sprite_collision_y[6]),
    .I1(n959_44),
    .I2(w_status_color[6]),
    .I3(n1338_12) 
);
defparam n960_s26.INIT=16'hB0BB;
  LUT4 n961_s23 (
    .F(n961_39),
    .I0(ff_status_register_pointer[1]),
    .I1(w_sprite_collision_x[5]),
    .I2(ff_status_register_pointer[0]),
    .I3(n960_38) 
);
defparam n961_s23.INIT=16'h7F00;
  LUT4 n961_s24 (
    .F(n961_40),
    .I0(w_sprite_collision_y[5]),
    .I1(n959_44),
    .I2(w_status_color[5]),
    .I3(n1338_12) 
);
defparam n961_s24.INIT=16'hB0BB;
  LUT4 n962_s22 (
    .F(n962_36),
    .I0(w_status_border_detect),
    .I1(w_sprite_collision_x[4]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n962_s22.INIT=16'hCA00;
  LUT2 n962_s23 (
    .F(n962_37),
    .I0(w_status_border_position[4]),
    .I1(n959_46) 
);
defparam n962_s23.INIT=4'h4;
  LUT4 n962_s24 (
    .F(n962_38),
    .I0(w_sprite_collision_y[4]),
    .I1(n959_44),
    .I2(w_status_color[4]),
    .I3(n1338_12) 
);
defparam n962_s24.INIT=16'hB0BB;
  LUT4 n963_s24 (
    .F(n963_40),
    .I0(w_sprite_collision_x[3]),
    .I1(ff_status_register_pointer[0]),
    .I2(ff_status_register_pointer[1]),
    .I3(n960_38) 
);
defparam n963_s24.INIT=16'h4F00;
  LUT4 n963_s25 (
    .F(n963_41),
    .I0(w_sprite_collision_y[3]),
    .I1(n959_44),
    .I2(w_status_color[3]),
    .I3(n1338_12) 
);
defparam n963_s25.INIT=16'hB0BB;
  LUT2 n964_s22 (
    .F(n964_35),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]) 
);
defparam n964_s22.INIT=4'h1;
  LUT4 n964_s23 (
    .F(n964_36),
    .I0(w_sprite_collision_x[2]),
    .I1(ff_status_register_pointer[1]),
    .I2(n964_37),
    .I3(ff_status_register_pointer[2]) 
);
defparam n964_s23.INIT=16'h0F77;
  LUT4 n965_s24 (
    .F(n965_42),
    .I0(n965_43),
    .I1(n965_44),
    .I2(n965_45),
    .I3(ff_status_register_pointer[3]) 
);
defparam n965_s24.INIT=16'h0007;
  LUT4 n966_s27 (
    .F(n966_42),
    .I0(w_status_border_position[0]),
    .I1(n959_46),
    .I2(w_status_border_position[8]),
    .I3(ff_border_detect_9) 
);
defparam n966_s27.INIT=16'hB0BB;
  LUT2 ff_vram_address_13_s4 (
    .F(ff_vram_address_13_7),
    .I0(ff_bus_wdata[7]),
    .I1(ff_2nd_access) 
);
defparam ff_vram_address_13_s4.INIT=4'h4;
  LUT4 n1061_s6 (
    .F(n1061_12),
    .I0(n1061_14),
    .I1(n1061_15),
    .I2(n1061_16),
    .I3(n1061_17) 
);
defparam n1061_s6.INIT=16'h8000;
  LUT4 n1061_s7 (
    .F(n1061_13),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]),
    .I2(ff_v_active_8),
    .I3(n1061_20) 
);
defparam n1061_s7.INIT=16'h1000;
  LUT4 n1064_s5 (
    .F(n1064_11),
    .I0(w_screen_pos_y[5]),
    .I1(reg_interrupt_line[5]),
    .I2(w_screen_pos_y[7]),
    .I3(reg_interrupt_line[7]) 
);
defparam n1064_s5.INIT=16'h9009;
  LUT4 n1064_s6 (
    .F(n1064_12),
    .I0(n1061_22),
    .I1(reg_interrupt_line[3]),
    .I2(w_screen_pos_y[3]),
    .I3(n1064_15) 
);
defparam n1064_s6.INIT=16'h4100;
  LUT4 n1064_s7 (
    .F(n1064_13),
    .I0(w_screen_pos_y[6]),
    .I1(reg_interrupt_line[6]),
    .I2(ff_v_active_8),
    .I3(n1064_16) 
);
defparam n1064_s7.INIT=16'h9000;
  LUT2 n1064_s8 (
    .F(n1064_14),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[0]) 
);
defparam n1064_s8.INIT=4'h4;
  LUT3 n391_s3 (
    .F(n391_6),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[12]),
    .I2(w_cpu_vram_address[11]) 
);
defparam n391_s3.INIT=8'h80;
  LUT4 n959_s27 (
    .F(n959_41),
    .I0(w_status_transfer_ready),
    .I1(w_sprite_collision_x[7]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n959_s27.INIT=16'hCA00;
  LUT3 n964_s24 (
    .F(n964_37),
    .I0(w_sprite_collision_y[2]),
    .I1(w_status_color[2]),
    .I2(ff_status_register_pointer[1]) 
);
defparam n964_s24.INIT=8'hCA;
  LUT3 n965_s25 (
    .F(n965_43),
    .I0(w_sprite_collision_x[1]),
    .I1(w_status_color[1]),
    .I2(ff_status_register_pointer[2]) 
);
defparam n965_s25.INIT=8'hCA;
  LUT2 n965_s26 (
    .F(n965_44),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]) 
);
defparam n965_s26.INIT=4'h8;
  LUT4 n965_s27 (
    .F(n965_45),
    .I0(w_sprite_collision_y[1]),
    .I1(ff_status_register_pointer[0]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[2]) 
);
defparam n965_s27.INIT=16'h0B00;
  LUT3 n1061_s8 (
    .F(n1061_14),
    .I0(w_screen_pos_y[3]),
    .I1(w_screen_pos_y[5]),
    .I2(w_screen_pos_y[6]) 
);
defparam n1061_s8.INIT=8'h10;
  LUT4 n1061_s9 (
    .F(n1061_15),
    .I0(w_screen_pos_y[0]),
    .I1(w_screen_pos_y[1]),
    .I2(w_screen_pos_y[2]),
    .I3(w_screen_pos_y[4]) 
);
defparam n1061_s9.INIT=16'h1000;
  LUT4 n1061_s10 (
    .F(n1061_16),
    .I0(ff_half_count[5]),
    .I1(ff_half_count[9]),
    .I2(ff_half_count[12]),
    .I3(ff_half_count[6]) 
);
defparam n1061_s10.INIT=16'h0100;
  LUT4 n1061_s11 (
    .F(n1061_17),
    .I0(ff_half_count[2]),
    .I1(ff_half_count[4]),
    .I2(ff_half_count[3]),
    .I3(w_screen_pos_y[7]) 
);
defparam n1061_s11.INIT=16'h1000;
  LUT4 n1064_s9 (
    .F(n1064_15),
    .I0(w_screen_pos_y[1]),
    .I1(reg_interrupt_line[1]),
    .I2(w_screen_pos_y[4]),
    .I3(reg_interrupt_line[4]) 
);
defparam n1064_s9.INIT=16'h9009;
  LUT4 n1064_s10 (
    .F(n1064_16),
    .I0(w_screen_pos_y[0]),
    .I1(reg_interrupt_line[0]),
    .I2(w_screen_pos_y[2]),
    .I3(reg_interrupt_line[2]) 
);
defparam n1064_s10.INIT=16'h9009;
  LUT3 ff_vram_valid_s8 (
    .F(ff_vram_valid_12),
    .I0(n185_5),
    .I1(w_pre_vram_refresh),
    .I2(ff_vram_refresh) 
);
defparam ff_vram_valid_s8.INIT=8'h02;
  LUT4 n387_s2 (
    .F(n387_6),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]),
    .I3(w_cpu_vram_address[3]) 
);
defparam n387_s2.INIT=16'h7F80;
  LUT3 n919_s2 (
    .F(n919_6),
    .I0(w_palette_num[2]),
    .I1(w_palette_num[0]),
    .I2(w_palette_num[1]) 
);
defparam n919_s2.INIT=8'h80;
  LUT4 n1795_s1 (
    .F(n1795_5),
    .I0(ff_reset_n2_1),
    .I1(n881_5),
    .I2(w_register_write),
    .I3(ff_color_palette_g_phase) 
);
defparam n1795_s1.INIT=16'h0008;
  LUT3 ff_vram_write_s4 (
    .F(ff_vram_write_8),
    .I0(ff_vram_valid_16),
    .I1(w_pulse2),
    .I2(w_cpu_vram_rdata_en) 
);
defparam ff_vram_write_s4.INIT=8'h02;
  LUT4 ff_vram_valid_s9 (
    .F(ff_vram_valid_14),
    .I0(ff_vram_valid_16),
    .I1(ff_vram_valid_12),
    .I2(w_pulse2),
    .I3(w_cpu_vram_rdata_en) 
);
defparam ff_vram_valid_s9.INIT=16'h000E;
  LUT4 n959_s29 (
    .F(n959_44),
    .I0(ff_status_register_pointer[3]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n959_s29.INIT=16'h0400;
  LUT4 n202_s2 (
    .F(n202_6),
    .I0(ff_register_pointer[2]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]),
    .I3(ff_register_pointer[3]) 
);
defparam n202_s2.INIT=16'h7F80;
  LUT4 n201_s2 (
    .F(n201_6),
    .I0(ff_register_pointer[3]),
    .I1(ff_register_pointer[2]),
    .I2(ff_register_pointer[1]),
    .I3(ff_register_pointer[0]) 
);
defparam n201_s2.INIT=16'h8000;
  LUT4 n1061_s13 (
    .F(n1061_20),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[10]),
    .I3(ff_half_count[11]) 
);
defparam n1061_s13.INIT=16'h0004;
  LUT4 n1701_s1 (
    .F(n1701_5),
    .I0(n1653_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1701_s1.INIT=16'h0200;
  LUT4 n1664_s2 (
    .F(n1664_6),
    .I0(n1636_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1664_s2.INIT=16'h0200;
  LUT4 n1709_s1 (
    .F(n1709_5),
    .I0(n1653_4),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(w_register_num[2]) 
);
defparam n1709_s1.INIT=16'h2000;
  LUT4 n1672_s2 (
    .F(n1672_6),
    .I0(n1636_4),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(w_register_num[2]) 
);
defparam n1672_s2.INIT=16'h2000;
  LUT4 ff_vram_address_16_s5 (
    .F(ff_vram_address_16_9),
    .I0(n1653_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam ff_vram_address_16_s5.INIT=16'h2000;
  LUT4 n1680_s2 (
    .F(n1680_6),
    .I0(n1636_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1680_s2.INIT=16'h2000;
  LUT4 n1737_s1 (
    .F(n1737_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1721_4) 
);
defparam n1737_s1.INIT=16'h8000;
  LUT4 n1717_s1 (
    .F(n1717_5),
    .I0(n1653_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1717_s1.INIT=16'h8000;
  LUT4 n1686_s2 (
    .F(n1686_6),
    .I0(n1636_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1686_s2.INIT=16'h8000;
  LUT4 n381_s2 (
    .F(n381_6),
    .I0(w_cpu_vram_address[8]),
    .I1(w_cpu_vram_address[7]),
    .I2(n383_4),
    .I3(w_cpu_vram_address[9]) 
);
defparam n381_s2.INIT=16'h7F80;
  LUT4 n959_s30 (
    .F(n959_46),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[3]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n959_s30.INIT=16'h0004;
  LUT4 n879_s2 (
    .F(n879_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1721_4) 
);
defparam n879_s2.INIT=16'h0100;
  LUT4 n1694_s1 (
    .F(n1694_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1653_4) 
);
defparam n1694_s1.INIT=16'h0100;
  LUT4 n1636_s3 (
    .F(n1636_7),
    .I0(n1636_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1636_s3.INIT=16'h0002;
  LUT4 ff_vram_valid_s10 (
    .F(ff_vram_valid_16),
    .I0(w_pulse1),
    .I1(ff_port0),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam ff_vram_valid_s10.INIT=16'h0400;
  LUT3 n1004_s3 (
    .F(n1004_7),
    .I0(ff_bus_write),
    .I1(ff_busy),
    .I2(ff_bus_valid) 
);
defparam n1004_s3.INIT=8'h10;
  LUT4 n96_s2 (
    .F(n96_6),
    .I0(ff_bus_write),
    .I1(ff_port3),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n96_s2.INIT=16'h0800;
  LUT4 n881_s1 (
    .F(n881_5),
    .I0(ff_bus_write),
    .I1(ff_port2),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n881_s1.INIT=16'h0800;
  LUT4 n219_s1 (
    .F(n219_5),
    .I0(ff_bus_write),
    .I1(ff_port0),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n219_s1.INIT=16'h0800;
  LUT4 n1515_s3 (
    .F(n1515_7),
    .I0(ff_bus_write),
    .I1(ff_port1),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n1515_s3.INIT=16'h0800;
  LUT4 n1745_s2 (
    .F(n1745_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1745_4) 
);
defparam n1745_s2.INIT=16'h1000;
  LUT4 n1697_s1 (
    .F(n1697_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1653_4) 
);
defparam n1697_s1.INIT=16'h1000;
  LUT4 n1639_s2 (
    .F(n1639_6),
    .I0(n1636_4),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(w_register_num[0]) 
);
defparam n1639_s2.INIT=16'h0200;
  LUT4 n1750_s1 (
    .F(n1750_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1745_4) 
);
defparam n1750_s1.INIT=16'h1000;
  LUT4 n1721_s2 (
    .F(n1721_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1721_4) 
);
defparam n1721_s2.INIT=16'h1000;
  LUT4 n1653_s2 (
    .F(n1653_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1653_4) 
);
defparam n1653_s2.INIT=16'h1000;
  LUT4 n1646_s2 (
    .F(n1646_6),
    .I0(n1636_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(w_register_num[1]) 
);
defparam n1646_s2.INIT=16'h0200;
  LUT4 n1756_s1 (
    .F(n1756_5),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1745_4) 
);
defparam n1756_s1.INIT=16'h4000;
  LUT4 n1729_s1 (
    .F(n1729_5),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1721_4) 
);
defparam n1729_s1.INIT=16'h4000;
  LUT4 n1670_s1 (
    .F(n1670_5),
    .I0(n1653_4),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(w_register_num[0]) 
);
defparam n1670_s1.INIT=16'h2000;
  LUT4 n1656_s2 (
    .F(n1656_6),
    .I0(n1636_4),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(w_register_num[0]) 
);
defparam n1656_s2.INIT=16'h2000;
  LUT3 n47_s2 (
    .F(n47_8),
    .I0(w_bus_valid),
    .I1(ff_bus_ready),
    .I2(w_bus_ioreq) 
);
defparam n47_s2.INIT=8'h70;
  LUT4 n254_s4 (
    .F(n254_10),
    .I0(ff_vram_valid_16),
    .I1(ff_busy),
    .I2(w_pulse2),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n254_s4.INIT=16'hCC0E;
  LUT4 n255_s5 (
    .F(n255_11),
    .I0(w_pulse2),
    .I1(ff_bus_write),
    .I2(ff_vram_valid_12),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n255_s5.INIT=16'hFF40;
  LUT4 n923_s8 (
    .F(n923_14),
    .I0(n881_5),
    .I1(w_register_write),
    .I2(n879_6),
    .I3(ff_color_palette_g_phase) 
);
defparam n923_s8.INIT=16'h0D32;
  LUT4 n1061_s14 (
    .F(n1061_22),
    .I0(ff_port1),
    .I1(ff_bus_write),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n1061_s14.INIT=16'h0200;
  DFFCE ff_bus_write_s0 (
    .Q(ff_bus_write),
    .D(w_bus_write),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_7_s0 (
    .Q(ff_bus_wdata[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_6_s0 (
    .Q(ff_bus_wdata[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_5_s0 (
    .Q(ff_bus_wdata[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_4_s0 (
    .Q(ff_bus_wdata[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_3_s0 (
    .Q(ff_bus_wdata[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_2_s0 (
    .Q(ff_bus_wdata[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_1_s0 (
    .Q(ff_bus_wdata[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_0_s0 (
    .Q(ff_bus_wdata[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port0_s0 (
    .Q(ff_port0),
    .D(n26_5),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port1_s0 (
    .Q(ff_port1),
    .D(n28_4),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port2_s0 (
    .Q(ff_port2),
    .D(n30_4),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port3_s0 (
    .Q(ff_port3),
    .D(n31_3),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_valid_s0 (
    .Q(ff_bus_valid),
    .D(n23_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_7_s0 (
    .Q(w_register_data[7]),
    .D(ff_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_6_s0 (
    .Q(w_register_data[6]),
    .D(ff_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_5_s0 (
    .Q(w_register_data[5]),
    .D(ff_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_4_s0 (
    .Q(w_register_data[4]),
    .D(ff_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_3_s0 (
    .Q(w_register_data[3]),
    .D(ff_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_2_s0 (
    .Q(w_register_data[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_1_s0 (
    .Q(w_register_data[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_0_s0 (
    .Q(w_register_data[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1521_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_write_s0 (
    .Q(w_register_write),
    .D(n96_3),
    .CLK(clk85m),
    .CE(ff_register_write_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_5_s0 (
    .Q(w_register_num[5]),
    .D(n123_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_4_s0 (
    .Q(w_register_num[4]),
    .D(n124_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_3_s0 (
    .Q(w_register_num[3]),
    .D(n125_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_2_s0 (
    .Q(w_register_num[2]),
    .D(n126_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_1_s0 (
    .Q(w_register_num[1]),
    .D(n127_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_0_s0 (
    .Q(w_register_num[0]),
    .D(n128_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_not_increment_s0 (
    .Q(ff_not_increment),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1541_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(w_pulse1),
    .D(n243_8),
    .CLK(clk85m),
    .CE(ff_vram_valid_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_cpu_vram_write),
    .D(n219_5),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_cpu_vram_wdata[7]),
    .D(n223_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_cpu_vram_wdata[6]),
    .D(n224_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_cpu_vram_wdata[5]),
    .D(n225_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_cpu_vram_wdata[4]),
    .D(n226_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_cpu_vram_wdata[3]),
    .D(n227_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_cpu_vram_wdata[2]),
    .D(n228_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_cpu_vram_wdata[1]),
    .D(n229_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_cpu_vram_wdata[0]),
    .D(n230_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_4_s0 (
    .Q(reg_screen_mode[4]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1636_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_3_s0 (
    .Q(reg_screen_mode[3]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1636_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_2_s0 (
    .Q(reg_screen_mode[2]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1636_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_1_s0 (
    .Q(reg_screen_mode[1]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_0_s0 (
    .Q(reg_screen_mode[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_line_interrupt_enable_s0 (
    .Q(ff_line_interrupt_enable),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1636_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_magify_s0 (
    .Q(reg_sprite_magify),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_16x16_s0 (
    .Q(reg_sprite_16x16),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_frame_interrupt_enable_s0 (
    .Q(ff_frame_interrupt_enable),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_on_s0 (
    .Q(reg_display_on),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1639_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_16_s0 (
    .Q(reg_pattern_name_table_base[16]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_15_s0 (
    .Q(reg_pattern_name_table_base[15]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_14_s0 (
    .Q(reg_pattern_name_table_base[14]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_13_s0 (
    .Q(reg_pattern_name_table_base[13]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_12_s0 (
    .Q(reg_pattern_name_table_base[12]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_11_s0 (
    .Q(reg_pattern_name_table_base[11]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_10_s0 (
    .Q(reg_pattern_name_table_base[10]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1646_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_16_s0 (
    .Q(reg_color_table_base[16]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1653_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_15_s0 (
    .Q(reg_color_table_base[15]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1653_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_14_s0 (
    .Q(reg_color_table_base[14]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1653_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_13_s0 (
    .Q(reg_color_table_base[13]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_12_s0 (
    .Q(reg_color_table_base[12]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_11_s0 (
    .Q(reg_color_table_base[11]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_10_s0 (
    .Q(reg_color_table_base[10]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_9_s0 (
    .Q(reg_color_table_base[9]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_8_s0 (
    .Q(reg_color_table_base[8]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_7_s0 (
    .Q(reg_color_table_base[7]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_6_s0 (
    .Q(reg_color_table_base[6]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1656_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_16_s0 (
    .Q(reg_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1664_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_15_s0 (
    .Q(reg_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1664_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_14_s0 (
    .Q(reg_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1664_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_13_s0 (
    .Q(reg_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1664_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_12_s0 (
    .Q(reg_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1664_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_11_s0 (
    .Q(reg_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1664_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_16_s0 (
    .Q(reg_sprite_attribute_table_base[16]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1670_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_15_s0 (
    .Q(reg_sprite_attribute_table_base[15]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1670_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_14_s0 (
    .Q(reg_sprite_attribute_table_base[14]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1672_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_13_s0 (
    .Q(reg_sprite_attribute_table_base[13]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1672_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_12_s0 (
    .Q(reg_sprite_attribute_table_base[12]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1672_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_11_s0 (
    .Q(reg_sprite_attribute_table_base[11]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1672_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_10_s0 (
    .Q(reg_sprite_attribute_table_base[10]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1672_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_9_s0 (
    .Q(reg_sprite_attribute_table_base[9]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1672_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_8_s0 (
    .Q(reg_sprite_attribute_table_base[8]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1672_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_7_s0 (
    .Q(reg_sprite_attribute_table_base[7]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1672_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_16_s0 (
    .Q(reg_sprite_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1680_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_15_s0 (
    .Q(reg_sprite_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1680_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_14_s0 (
    .Q(reg_sprite_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1680_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_13_s0 (
    .Q(reg_sprite_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1680_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_12_s0 (
    .Q(reg_sprite_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1680_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_11_s0 (
    .Q(reg_sprite_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1680_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_7_s0 (
    .Q(reg_backdrop_color[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1686_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_6_s0 (
    .Q(reg_backdrop_color[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1686_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_5_s0 (
    .Q(reg_backdrop_color[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1686_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_4_s0 (
    .Q(reg_backdrop_color[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1686_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_3_s0 (
    .Q(reg_backdrop_color[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1686_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_2_s0 (
    .Q(reg_backdrop_color[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1686_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_1_s0 (
    .Q(reg_backdrop_color[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1686_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_0_s0 (
    .Q(reg_backdrop_color[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1686_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_disable_s0 (
    .Q(reg_sprite_disable),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1694_5),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_type_s0 (
    .Q(ff_vram_type),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1694_5),
    .PRESET(n36_6) 
);
  DFFCE ff_color0_opaque_s0 (
    .Q(reg_color0_opaque),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1694_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_50hz_mode_s0 (
    .Q(reg_50hz_mode),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1697_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interleaving_mode_s0 (
    .Q(reg_interleaving_mode),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1697_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interlace_mode_s0 (
    .Q(reg_interlace_mode),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1697_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_212lines_mode_s0 (
    .Q(reg_212lines_mode),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1697_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_7_s0 (
    .Q(reg_text_back_color[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1701_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_6_s0 (
    .Q(reg_text_back_color[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1701_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_5_s0 (
    .Q(reg_text_back_color[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1701_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_4_s0 (
    .Q(reg_text_back_color[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1701_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_3_s0 (
    .Q(reg_text_back_color[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1701_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_2_s0 (
    .Q(reg_text_back_color[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1701_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_1_s0 (
    .Q(reg_text_back_color[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1701_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_0_s0 (
    .Q(reg_text_back_color[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1701_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_7_s0 (
    .Q(reg_blink_period[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1709_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_6_s0 (
    .Q(reg_blink_period[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1709_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_5_s0 (
    .Q(reg_blink_period[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1709_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_4_s0 (
    .Q(reg_blink_period[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1709_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_3_s0 (
    .Q(reg_blink_period[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1709_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_2_s0 (
    .Q(reg_blink_period[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1709_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_1_s0 (
    .Q(reg_blink_period[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1709_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_0_s0 (
    .Q(reg_blink_period[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1709_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_3_s0 (
    .Q(ff_status_register_pointer[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1717_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_2_s0 (
    .Q(ff_status_register_pointer[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1717_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_1_s0 (
    .Q(ff_status_register_pointer[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1717_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_0_s0 (
    .Q(ff_status_register_pointer[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1717_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_7_s0 (
    .Q(reg_display_adjust[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_6_s0 (
    .Q(reg_display_adjust[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_5_s0 (
    .Q(reg_display_adjust[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_4_s0 (
    .Q(reg_display_adjust[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_3_s0 (
    .Q(reg_display_adjust[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_2_s0 (
    .Q(reg_display_adjust[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_1_s0 (
    .Q(reg_display_adjust[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_0_s0 (
    .Q(reg_display_adjust[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1721_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_7_s0 (
    .Q(reg_interrupt_line[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_6_s0 (
    .Q(reg_interrupt_line[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_5_s0 (
    .Q(reg_interrupt_line[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_4_s0 (
    .Q(reg_interrupt_line[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_3_s0 (
    .Q(reg_interrupt_line[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_2_s0 (
    .Q(reg_interrupt_line[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_1_s0 (
    .Q(reg_interrupt_line[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_0_s0 (
    .Q(reg_interrupt_line[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1729_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_7_s0 (
    .Q(reg_vertical_offset[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1737_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_6_s0 (
    .Q(reg_vertical_offset[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1737_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_5_s0 (
    .Q(reg_vertical_offset[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1737_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_4_s0 (
    .Q(reg_vertical_offset[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1737_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_3_s0 (
    .Q(reg_vertical_offset[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1737_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_2_s0 (
    .Q(reg_vertical_offset[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1737_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_1_s0 (
    .Q(reg_vertical_offset[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1737_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_0_s0 (
    .Q(reg_vertical_offset[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1737_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_scroll_planes_s0 (
    .Q(reg_scroll_planes),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1745_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_left_mask_s0 (
    .Q(reg_left_mask),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1745_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_yjk_mode_s0 (
    .Q(reg_yjk_mode),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1745_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_yae_mode_s0 (
    .Q(reg_yae_mode),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1745_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(reg_horizontal_offset_l[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1756_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(reg_horizontal_offset_l[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1756_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(reg_horizontal_offset_l[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1756_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(reg_horizontal_offset_h[8]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1750_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(reg_horizontal_offset_h[7]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1750_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(reg_horizontal_offset_h[6]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1750_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(reg_horizontal_offset_h[5]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1750_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(reg_horizontal_offset_h[4]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1750_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(reg_horizontal_offset_h[3]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1750_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_palette_valid_s0 (
    .Q(w_palette_valid),
    .D(n881_5),
    .CLK(clk85m),
    .CE(ff_color_palette_valid_7),
    .CLEAR(n36_6) 
);
  DFFE ff_palette_r_2_s0 (
    .Q(w_palette_r[2]),
    .D(ff_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_r_1_s0 (
    .Q(w_palette_r[1]),
    .D(ff_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_r_0_s0 (
    .Q(w_palette_r[0]),
    .D(ff_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_b_2_s0 (
    .Q(w_palette_b[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_b_1_s0 (
    .Q(w_palette_b[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_b_0_s0 (
    .Q(w_palette_b[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1795_5) 
);
  DFFE ff_palette_g_2_s0 (
    .Q(w_palette_g[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5) 
);
  DFFE ff_palette_g_1_s0 (
    .Q(w_palette_g[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5) 
);
  DFFE ff_palette_g_0_s0 (
    .Q(w_palette_g[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5) 
);
  DFF ff_status_register_7_s0 (
    .Q(ff_status_register[7]),
    .D(n959_37),
    .CLK(clk85m) 
);
  DFF ff_status_register_6_s0 (
    .Q(ff_status_register[6]),
    .D(n960_36),
    .CLK(clk85m) 
);
  DFF ff_status_register_5_s0 (
    .Q(ff_status_register[5]),
    .D(n961_38),
    .CLK(clk85m) 
);
  DFF ff_status_register_4_s0 (
    .Q(ff_status_register[4]),
    .D(n962_35),
    .CLK(clk85m) 
);
  DFF ff_status_register_3_s0 (
    .Q(ff_status_register[3]),
    .D(n963_39),
    .CLK(clk85m) 
);
  DFF ff_status_register_1_s0 (
    .Q(ff_status_register[1]),
    .D(n965_41),
    .CLK(clk85m) 
);
  DFF ff_status_register_0_s0 (
    .Q(ff_status_register[0]),
    .D(n966_39),
    .CLK(clk85m) 
);
  DFFC ff_bus_rdata_en_s0 (
    .Q(w_bus_vdp_rdata_en),
    .D(n1012_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFE ff_bus_rdata_7_s0 (
    .Q(w_bus_vdp_rdata[7]),
    .D(n1004_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_6_s0 (
    .Q(w_bus_vdp_rdata[6]),
    .D(n1005_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_5_s0 (
    .Q(w_bus_vdp_rdata[5]),
    .D(n1006_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_4_s0 (
    .Q(w_bus_vdp_rdata[4]),
    .D(n1007_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_3_s0 (
    .Q(w_bus_vdp_rdata[3]),
    .D(n1008_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_2_s0 (
    .Q(w_bus_vdp_rdata[2]),
    .D(n1009_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_1_s0 (
    .Q(w_bus_vdp_rdata[1]),
    .D(n1010_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_0_s0 (
    .Q(w_bus_vdp_rdata[0]),
    .D(n1011_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFP ff_bus_ready_s0 (
    .Q(ff_bus_ready),
    .D(n47_8),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
  DFFCE ff_2nd_access_s1 (
    .Q(ff_2nd_access),
    .D(n131_5),
    .CLK(clk85m),
    .CE(n1515_7),
    .CLEAR(n36_6) 
);
defparam ff_2nd_access_s1.INIT=1'b0;
  DFFCE ff_register_pointer_5_s1 (
    .Q(ff_register_pointer[5]),
    .D(n200_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_5_s1.INIT=1'b0;
  DFFCE ff_register_pointer_4_s1 (
    .Q(ff_register_pointer[4]),
    .D(n201_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_4_s1.INIT=1'b0;
  DFFCE ff_register_pointer_3_s1 (
    .Q(ff_register_pointer[3]),
    .D(n202_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_3_s1.INIT=1'b0;
  DFFCE ff_register_pointer_2_s1 (
    .Q(ff_register_pointer[2]),
    .D(n203_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_2_s1.INIT=1'b0;
  DFFCE ff_register_pointer_1_s1 (
    .Q(ff_register_pointer[1]),
    .D(n204_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_1_s1.INIT=1'b0;
  DFFCE ff_register_pointer_0_s1 (
    .Q(ff_register_pointer[0]),
    .D(n205_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_0_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_cpu_vram_address[16]),
    .D(n391_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_cpu_vram_address[15]),
    .D(n392_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_cpu_vram_address[14]),
    .D(n393_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_cpu_vram_address[13]),
    .D(n377_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_cpu_vram_address[12]),
    .D(n378_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_cpu_vram_address[11]),
    .D(n379_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_cpu_vram_address[10]),
    .D(n380_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_cpu_vram_address[9]),
    .D(n381_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_cpu_vram_address[8]),
    .D(n382_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_cpu_vram_address[7]),
    .D(n383_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_cpu_vram_address[6]),
    .D(n384_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_cpu_vram_address[5]),
    .D(n385_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_cpu_vram_address[4]),
    .D(n386_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_cpu_vram_address[3]),
    .D(n387_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_cpu_vram_address[2]),
    .D(n388_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_cpu_vram_address[1]),
    .D(n389_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_0_s1 (
    .Q(w_cpu_vram_address[0]),
    .D(n390_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_3_s1 (
    .Q(w_palette_num[3]),
    .D(n919_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_3_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_2_s1 (
    .Q(w_palette_num[2]),
    .D(n920_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_2_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_1_s1 (
    .Q(w_palette_num[1]),
    .D(n921_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_1_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_0_s1 (
    .Q(w_palette_num[0]),
    .D(n922_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_0_s1.INIT=1'b0;
  DFFCE ff_frame_interrupt_s1 (
    .Q(ff_frame_interrupt),
    .D(n1061_10),
    .CLK(clk85m),
    .CE(n1061_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_line_interrupt_s1 (
    .Q(ff_line_interrupt),
    .D(n1064_10),
    .CLK(clk85m),
    .CE(n1064_8),
    .CLEAR(n36_6) 
);
  DFFS ff_status_register_2_s1 (
    .Q(ff_status_register[2]),
    .D(n964_32),
    .CLK(clk85m),
    .SET(n964_34) 
);
  DFFC ff_busy_s5 (
    .Q(ff_busy),
    .D(n254_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_busy_s5.INIT=1'b0;
  DFFC ff_vram_address_inc_s5 (
    .Q(w_pulse2),
    .D(n255_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_inc_s5.INIT=1'b0;
  DFFC ff_color_palette_g_phase_s4 (
    .Q(ff_color_palette_g_phase),
    .D(n923_14),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_g_phase_s4.INIT=1'b0;
  MUX2_LUT5 n966_s29 (
    .O(n966_31),
    .I0(n966_28),
    .I1(n966_29),
    .S0(ff_status_register_pointer[1]) 
);
  MUX2_LUT5 n966_s28 (
    .O(n966_33),
    .I0(n966_41),
    .I1(n966_37),
    .S0(ff_status_register_pointer[1]) 
);
  MUX2_LUT6 n966_s23 (
    .O(n966_35),
    .I0(n966_33),
    .I1(n966_31),
    .S0(ff_status_register_pointer[2]) 
);
  INV n131_s2 (
    .O(n131_5),
    .I(ff_2nd_access) 
);
  INV n243_s3 (
    .O(n243_8),
    .I(w_pulse1) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_cpu_interface */
module vdp_timing_control_ssg (
  clk85m,
  n36_6,
  reg_212lines_mode,
  reg_50hz_mode,
  ff_v_en_8,
  n103_9,
  n1061_14,
  reg_interlace_mode,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_pre_vram_refresh,
  w_screen_v_active,
  ff_interleaving_page,
  w_h_count_end,
  w_h_count_end_13,
  w_h_count_end_14,
  ff_v_active_8,
  w_horizontal_offset_l,
  w_h_count,
  ff_half_count,
  w_v_count,
  w_screen_pos_x_Z,
  w_screen_pos_y_Z,
  w_pixel_pos_x_Z,
  w_pixel_pos_y_Z,
  w_screen_pos_y,
  ff_blink_base
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input reg_50hz_mode;
input ff_v_en_8;
input n103_9;
input n1061_14;
input reg_interlace_mode;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
output w_pre_vram_refresh;
output w_screen_v_active;
output ff_interleaving_page;
output w_h_count_end;
output w_h_count_end_13;
output w_h_count_end_14;
output ff_v_active_8;
output [2:0] w_horizontal_offset_l;
output [11:0] w_h_count;
output [12:0] ff_half_count;
output [9:0] w_v_count;
output [13:0] w_screen_pos_x_Z;
output [7:3] w_screen_pos_y_Z;
output [8:3] w_pixel_pos_x_Z;
output [7:0] w_pixel_pos_y_Z;
output [7:0] w_screen_pos_y;
output [0:0] ff_blink_base;
wire n78_3;
wire n138_3;
wire n264_3;
wire ff_v_active_5;
wire n423_7;
wire n422_7;
wire n421_7;
wire n420_7;
wire n387_7;
wire n386_7;
wire n385_7;
wire n164_8;
wire n163_7;
wire n161_7;
wire n160_7;
wire n158_7;
wire n157_7;
wire n156_7;
wire n155_7;
wire n102_7;
wire n100_7;
wire n99_7;
wire n96_7;
wire n95_7;
wire n93_7;
wire n61_7;
wire n60_7;
wire n58_7;
wire n57_7;
wire n55_7;
wire n53_7;
wire n52_7;
wire n51_7;
wire w_h_count_end_12;
wire n138_4;
wire n138_5;
wire n379_4;
wire n264_4;
wire n264_5;
wire ff_blink_counter_3_9;
wire ff_blink_counter_3_10;
wire ff_interleaving_page_9;
wire n423_9;
wire n422_8;
wire n422_9;
wire n421_9;
wire n420_8;
wire n162_8;
wire n159_8;
wire n156_8;
wire n103_8;
wire n99_8;
wire n97_8;
wire n95_8;
wire n56_8;
wire n54_8;
wire n51_8;
wire n309_12;
wire w_h_count_end_15;
wire n379_5;
wire n379_6;
wire n264_6;
wire ff_v_active_7;
wire ff_blink_counter_3_11;
wire ff_blink_counter_3_12;
wire ff_interleaving_page_10;
wire n421_10;
wire n379_7;
wire n379_8;
wire n379_9;
wire ff_v_active_9;
wire ff_v_active_11;
wire n420_11;
wire n421_12;
wire n94_10;
wire n98_10;
wire n101_10;
wire n103_10;
wire n160_10;
wire n162_10;
wire n309_15;
wire n159_10;
wire n54_10;
wire n97_10;
wire n58_10;
wire n59_9;
wire n443_9;
wire ff_interleaving_page_12;
wire ff_blink_counter_3_14;
wire n94_12;
wire n98_12;
wire n101_12;
wire n104_9;
wire n105_9;
wire n222_7;
wire n379_11;
wire n423_11;
wire n56_10;
wire w_pixel_pos_x_3_2;
wire w_pixel_pos_x_4_2;
wire w_pixel_pos_x_5_2;
wire w_pixel_pos_x_6_2;
wire w_pixel_pos_x_7_2;
wire w_pixel_pos_x_8_0_COUT;
wire w_screen_pos_y_3_1;
wire w_screen_pos_y_3_2;
wire w_screen_pos_y_5_1;
wire w_screen_pos_y_5_2;
wire w_screen_pos_y_6_1;
wire w_screen_pos_y_6_2;
wire w_screen_pos_y_7_1;
wire w_screen_pos_y_7_2;
wire w_screen_pos_y_8_1;
wire w_screen_pos_y_9_6;
wire w_screen_pos_y_0_4;
wire w_screen_pos_y_1_5;
wire w_screen_pos_y_2_5;
wire w_screen_pos_y_4_5;
wire w_screen_pos_y_5_4;
wire w_screen_pos_y_6_4;
wire w_screen_pos_y_7_4;
wire w_screen_pos_y_8_4;
wire w_screen_pos_y_9_1_COUT;
wire w_pixel_pos_y_0_2;
wire w_pixel_pos_y_1_2;
wire w_pixel_pos_y_2_2;
wire w_pixel_pos_y_3_2;
wire w_pixel_pos_y_4_2;
wire w_pixel_pos_y_5_2;
wire w_pixel_pos_y_6_2;
wire w_pixel_pos_y_7_0_COUT;
wire w_screen_pos_y_1_8;
wire w_screen_pos_y_1_7;
wire w_screen_pos_y_2_8;
wire w_screen_pos_y_2_7;
wire w_screen_pos_y_4_8;
wire w_screen_pos_y_4_7;
wire w_screen_pos_y_3_7;
wire n296_6;
wire w_screen_pos_y_9_9;
wire n62_9;
wire w_screen_pos_x_7_12;
wire [12:8] w_screen_pos_x;
wire [8:3] ff_horizontal_offset_h;
wire [4:2] ff_top_line;
wire [3:1] ff_blink_base_0;
wire [3:0] ff_blink_counter;
wire [8:3] w_pixel_pos_x;
wire [9:8] w_screen_pos_y_0;
wire [7:0] w_pixel_pos_y;
wire VCC;
wire GND;
  LUT2 n78_s0 (
    .F(n78_3),
    .I0(w_v_count[0]),
    .I1(w_h_count_end) 
);
defparam n78_s0.INIT=4'h8;
  LUT4 w_h_count_end_s8 (
    .F(w_h_count_end),
    .I0(w_h_count[8]),
    .I1(w_h_count_end_12),
    .I2(w_h_count_end_13),
    .I3(w_h_count_end_14) 
);
defparam w_h_count_end_s8.INIT=16'h4000;
  LUT3 n138_s0 (
    .F(n138_3),
    .I0(w_h_count_end_12),
    .I1(n138_4),
    .I2(n138_5) 
);
defparam n138_s0.INIT=8'h80;
  LUT4 n264_s0 (
    .F(n264_3),
    .I0(w_screen_pos_y[2]),
    .I1(w_screen_pos_y[3]),
    .I2(n264_4),
    .I3(n264_5) 
);
defparam n264_s0.INIT=16'h8000;
  LUT4 ff_v_active_s2 (
    .F(ff_v_active_5),
    .I0(n379_4),
    .I1(n264_3),
    .I2(ff_v_active_11),
    .I3(w_h_count_end) 
);
defparam ff_v_active_s2.INIT=16'hFE00;
  LUT3 w_screen_pos_x_9_s3 (
    .F(w_screen_pos_x[9]),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[9]) 
);
defparam w_screen_pos_x_9_s3.INIT=8'h1E;
  LUT4 n423_s2 (
    .F(n423_7),
    .I0(n423_11),
    .I1(n423_9),
    .I2(ff_blink_counter[0]),
    .I3(ff_blink_counter_3_10) 
);
defparam n423_s2.INIT=16'h000D;
  LUT4 n422_s2 (
    .F(n422_7),
    .I0(n423_11),
    .I1(n422_8),
    .I2(ff_blink_counter_3_10),
    .I3(n422_9) 
);
defparam n422_s2.INIT=16'h0D00;
  LUT4 n421_s2 (
    .F(n421_7),
    .I0(n421_12),
    .I1(ff_blink_counter_3_10),
    .I2(ff_blink_counter[2]),
    .I3(n421_9) 
);
defparam n421_s2.INIT=16'h0130;
  LUT4 n420_s2 (
    .F(n420_7),
    .I0(n420_8),
    .I1(ff_blink_counter_3_10),
    .I2(ff_blink_counter[3]),
    .I3(n420_11) 
);
defparam n420_s2.INIT=16'h0230;
  LUT3 n387_s2 (
    .F(n387_7),
    .I0(ff_blink_counter_3_9),
    .I1(ff_blink_base[0]),
    .I2(ff_blink_base_0[1]) 
);
defparam n387_s2.INIT=8'h14;
  LUT3 n386_s2 (
    .F(n386_7),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base_0[1]),
    .I2(ff_blink_base_0[2]) 
);
defparam n386_s2.INIT=8'h78;
  LUT4 n385_s2 (
    .F(n385_7),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base_0[1]),
    .I2(ff_blink_base_0[2]),
    .I3(ff_blink_base_0[3]) 
);
defparam n385_s2.INIT=16'h7D80;
  LUT2 n164_s3 (
    .F(n164_8),
    .I0(w_v_count[0]),
    .I1(n379_4) 
);
defparam n164_s3.INIT=4'h1;
  LUT3 n163_s2 (
    .F(n163_7),
    .I0(n379_4),
    .I1(w_v_count[0]),
    .I2(w_v_count[1]) 
);
defparam n163_s2.INIT=8'h14;
  LUT4 n161_s2 (
    .F(n161_7),
    .I0(w_v_count[2]),
    .I1(n162_8),
    .I2(n379_4),
    .I3(w_v_count[3]) 
);
defparam n161_s2.INIT=16'h0708;
  LUT3 n160_s2 (
    .F(n160_7),
    .I0(n379_4),
    .I1(w_v_count[4]),
    .I2(n160_10) 
);
defparam n160_s2.INIT=8'h14;
  LUT4 n158_s2 (
    .F(n158_7),
    .I0(w_v_count[5]),
    .I1(n159_8),
    .I2(n379_4),
    .I3(w_v_count[6]) 
);
defparam n158_s2.INIT=16'h0708;
  LUT4 n157_s2 (
    .F(n157_7),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(n159_8),
    .I3(w_v_count[7]) 
);
defparam n157_s2.INIT=16'h7F80;
  LUT2 n156_s2 (
    .F(n156_7),
    .I0(w_v_count[8]),
    .I1(n156_8) 
);
defparam n156_s2.INIT=4'h6;
  LUT4 n155_s2 (
    .F(n155_7),
    .I0(w_v_count[8]),
    .I1(n156_8),
    .I2(n379_4),
    .I3(w_v_count[9]) 
);
defparam n155_s2.INIT=16'h0708;
  LUT4 n102_s2 (
    .F(n102_7),
    .I0(ff_half_count[2]),
    .I1(n103_8),
    .I2(n78_3),
    .I3(ff_half_count[3]) 
);
defparam n102_s2.INIT=16'h0708;
  LUT4 n100_s2 (
    .F(n100_7),
    .I0(ff_half_count[4]),
    .I1(n101_10),
    .I2(n78_3),
    .I3(ff_half_count[5]) 
);
defparam n100_s2.INIT=16'h0708;
  LUT4 n99_s2 (
    .F(n99_7),
    .I0(n101_10),
    .I1(n99_8),
    .I2(n78_3),
    .I3(ff_half_count[6]) 
);
defparam n99_s2.INIT=16'h0708;
  LUT4 n96_s2 (
    .F(n96_7),
    .I0(ff_half_count[8]),
    .I1(n97_8),
    .I2(n78_3),
    .I3(ff_half_count[9]) 
);
defparam n96_s2.INIT=16'h0708;
  LUT4 n95_s2 (
    .F(n95_7),
    .I0(n97_8),
    .I1(n95_8),
    .I2(n78_3),
    .I3(ff_half_count[10]) 
);
defparam n95_s2.INIT=16'h0708;
  LUT4 n93_s2 (
    .F(n93_7),
    .I0(ff_half_count[11]),
    .I1(n94_10),
    .I2(n78_3),
    .I3(ff_half_count[12]) 
);
defparam n93_s2.INIT=16'h0708;
  LUT2 n61_s2 (
    .F(n61_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]) 
);
defparam n61_s2.INIT=4'h6;
  LUT3 n60_s2 (
    .F(n60_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam n60_s2.INIT=8'h78;
  LUT3 n58_s2 (
    .F(n58_7),
    .I0(w_h_count_end),
    .I1(w_h_count[4]),
    .I2(n58_10) 
);
defparam n58_s2.INIT=8'h14;
  LUT4 n57_s2 (
    .F(n57_7),
    .I0(w_h_count[4]),
    .I1(n58_10),
    .I2(w_h_count_end),
    .I3(w_h_count[5]) 
);
defparam n57_s2.INIT=16'h0708;
  LUT4 n55_s2 (
    .F(n55_7),
    .I0(w_h_count[6]),
    .I1(n56_8),
    .I2(w_h_count_end),
    .I3(w_h_count[7]) 
);
defparam n55_s2.INIT=16'h0708;
  LUT4 n53_s2 (
    .F(n53_7),
    .I0(w_h_count[8]),
    .I1(n54_8),
    .I2(w_h_count_end),
    .I3(w_h_count[9]) 
);
defparam n53_s2.INIT=16'h0708;
  LUT4 n52_s2 (
    .F(n52_7),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(n54_8),
    .I3(w_h_count[10]) 
);
defparam n52_s2.INIT=16'h7F80;
  LUT4 n51_s2 (
    .F(n51_7),
    .I0(n54_8),
    .I1(n51_8),
    .I2(w_h_count_end),
    .I3(w_h_count[11]) 
);
defparam n51_s2.INIT=16'h0708;
  LUT2 w_screen_pos_x_8_s4 (
    .F(w_screen_pos_x[8]),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]) 
);
defparam w_screen_pos_x_8_s4.INIT=4'h9;
  LUT3 w_screen_pos_x_11_s4 (
    .F(w_screen_pos_x[11]),
    .I0(ff_half_count[10]),
    .I1(n309_12),
    .I2(ff_half_count[11]) 
);
defparam w_screen_pos_x_11_s4.INIT=8'hE1;
  LUT4 w_h_count_end_s9 (
    .F(w_h_count_end_12),
    .I0(w_h_count[6]),
    .I1(w_h_count[10]),
    .I2(w_h_count[11]),
    .I3(w_h_count_end_15) 
);
defparam w_h_count_end_s9.INIT=16'h1000;
  LUT3 w_h_count_end_s10 (
    .F(w_h_count_end_13),
    .I0(w_h_count[4]),
    .I1(w_h_count[3]),
    .I2(w_h_count[5]) 
);
defparam w_h_count_end_s10.INIT=8'h40;
  LUT3 w_h_count_end_s11 (
    .F(w_h_count_end_14),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam w_h_count_end_s11.INIT=8'h80;
  LUT4 n138_s1 (
    .F(n138_4),
    .I0(w_h_count[2]),
    .I1(w_h_count[3]),
    .I2(w_h_count[5]),
    .I3(w_h_count[4]) 
);
defparam n138_s1.INIT=16'h0100;
  LUT4 n138_s2 (
    .F(n138_5),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[8]),
    .I3(w_v_count[0]) 
);
defparam n138_s2.INIT=16'h0100;
  LUT4 n379_s1 (
    .F(n379_4),
    .I0(n379_5),
    .I1(n379_6),
    .I2(w_v_count[8]),
    .I3(w_v_count[9]) 
);
defparam n379_s1.INIT=16'h0E00;
  LUT2 n264_s1 (
    .F(n264_4),
    .I0(w_v_count[0]),
    .I1(n264_6) 
);
defparam n264_s1.INIT=4'h8;
  LUT4 n264_s2 (
    .F(n264_5),
    .I0(w_screen_pos_y[5]),
    .I1(w_screen_pos_y[6]),
    .I2(w_screen_pos_y_0[8]),
    .I3(w_screen_pos_y_0[9]) 
);
defparam n264_s2.INIT=16'h8000;
  LUT4 ff_blink_counter_3_s4 (
    .F(ff_blink_counter_3_9),
    .I0(ff_blink_base_0[1]),
    .I1(ff_blink_base_0[2]),
    .I2(ff_blink_base[0]),
    .I3(ff_blink_base_0[3]) 
);
defparam ff_blink_counter_3_s4.INIT=16'h1000;
  LUT2 ff_blink_counter_3_s5 (
    .F(ff_blink_counter_3_10),
    .I0(ff_blink_counter_3_11),
    .I1(ff_blink_counter_3_12) 
);
defparam ff_blink_counter_3_s5.INIT=4'h8;
  LUT3 ff_interleaving_page_s4 (
    .F(ff_interleaving_page_9),
    .I0(ff_interleaving_page_10),
    .I1(n423_11),
    .I2(ff_blink_counter_3_9) 
);
defparam ff_interleaving_page_s4.INIT=8'h40;
  LUT3 n423_s4 (
    .F(n423_9),
    .I0(reg_blink_period[0]),
    .I1(reg_blink_period[4]),
    .I2(ff_interleaving_page) 
);
defparam n423_s4.INIT=8'hCA;
  LUT3 n422_s3 (
    .F(n422_8),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(ff_interleaving_page) 
);
defparam n422_s3.INIT=8'hCA;
  LUT2 n422_s4 (
    .F(n422_9),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]) 
);
defparam n422_s4.INIT=4'h9;
  LUT2 n421_s4 (
    .F(n421_9),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]) 
);
defparam n421_s4.INIT=4'h1;
  LUT3 n420_s3 (
    .F(n420_8),
    .I0(reg_blink_period[7]),
    .I1(reg_blink_period[3]),
    .I2(ff_interleaving_page) 
);
defparam n420_s3.INIT=8'hAC;
  LUT2 n162_s3 (
    .F(n162_8),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]) 
);
defparam n162_s3.INIT=4'h8;
  LUT2 n159_s3 (
    .F(n159_8),
    .I0(w_v_count[4]),
    .I1(n160_10) 
);
defparam n159_s3.INIT=4'h8;
  LUT4 n156_s3 (
    .F(n156_8),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(w_v_count[7]),
    .I3(n159_8) 
);
defparam n156_s3.INIT=16'h8000;
  LUT2 n103_s3 (
    .F(n103_8),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]) 
);
defparam n103_s3.INIT=4'h8;
  LUT2 n99_s3 (
    .F(n99_8),
    .I0(ff_half_count[4]),
    .I1(ff_half_count[5]) 
);
defparam n99_s3.INIT=4'h8;
  LUT2 n97_s3 (
    .F(n97_8),
    .I0(ff_half_count[7]),
    .I1(n98_10) 
);
defparam n97_s3.INIT=4'h8;
  LUT2 n95_s3 (
    .F(n95_8),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[9]) 
);
defparam n95_s3.INIT=4'h8;
  LUT3 n56_s3 (
    .F(n56_8),
    .I0(w_h_count[4]),
    .I1(w_h_count[5]),
    .I2(n58_10) 
);
defparam n56_s3.INIT=8'h80;
  LUT3 n54_s3 (
    .F(n54_8),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n56_8) 
);
defparam n54_s3.INIT=8'h80;
  LUT3 n51_s3 (
    .F(n51_8),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(w_h_count[10]) 
);
defparam n51_s3.INIT=8'h80;
  LUT3 n309_s7 (
    .F(n309_12),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[9]) 
);
defparam n309_s7.INIT=8'hE0;
  LUT2 w_h_count_end_s12 (
    .F(w_h_count_end_15),
    .I0(w_h_count[7]),
    .I1(w_h_count[9]) 
);
defparam w_h_count_end_s12.INIT=4'h8;
  LUT4 n379_s2 (
    .F(n379_5),
    .I0(reg_50hz_mode),
    .I1(n379_7),
    .I2(ff_v_en_8),
    .I3(n103_9) 
);
defparam n379_s2.INIT=16'h1000;
  LUT4 n379_s3 (
    .F(n379_6),
    .I0(w_v_count[4]),
    .I1(w_v_count[5]),
    .I2(n379_8),
    .I3(n379_9) 
);
defparam n379_s3.INIT=16'h8000;
  LUT4 n264_s3 (
    .F(n264_6),
    .I0(w_screen_pos_y[0]),
    .I1(w_screen_pos_y[1]),
    .I2(w_screen_pos_y[4]),
    .I3(w_screen_pos_y[7]) 
);
defparam n264_s3.INIT=16'h8000;
  LUT4 ff_v_active_s4 (
    .F(ff_v_active_7),
    .I0(n1061_14),
    .I1(ff_v_active_9),
    .I2(w_screen_pos_y[2]),
    .I3(reg_212lines_mode) 
);
defparam ff_v_active_s4.INIT=16'hF53F;
  LUT2 ff_v_active_s5 (
    .F(ff_v_active_8),
    .I0(w_screen_pos_y_0[8]),
    .I1(w_screen_pos_y_0[9]) 
);
defparam ff_v_active_s5.INIT=4'h1;
  LUT4 ff_blink_counter_3_s6 (
    .F(ff_blink_counter_3_11),
    .I0(reg_blink_period[3]),
    .I1(reg_blink_period[7]),
    .I2(reg_blink_period[2]),
    .I3(reg_blink_period[6]) 
);
defparam ff_blink_counter_3_s6.INIT=16'h0001;
  LUT4 ff_blink_counter_3_s7 (
    .F(ff_blink_counter_3_12),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(reg_blink_period[0]),
    .I3(reg_blink_period[4]) 
);
defparam ff_blink_counter_3_s7.INIT=16'h0001;
  LUT4 ff_interleaving_page_s5 (
    .F(ff_interleaving_page_10),
    .I0(n422_8),
    .I1(n421_10),
    .I2(n423_9),
    .I3(n420_8) 
);
defparam ff_interleaving_page_s5.INIT=16'h0001;
  LUT3 n421_s5 (
    .F(n421_10),
    .I0(reg_blink_period[2]),
    .I1(reg_blink_period[6]),
    .I2(ff_interleaving_page) 
);
defparam n421_s5.INIT=8'hCA;
  LUT4 n379_s4 (
    .F(n379_7),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(reg_interlace_mode),
    .I3(w_v_count[2]) 
);
defparam n379_s4.INIT=16'hEFF7;
  LUT4 n379_s5 (
    .F(n379_8),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[7]),
    .I3(w_v_count[6]) 
);
defparam n379_s5.INIT=16'h0100;
  LUT4 n379_s6 (
    .F(n379_9),
    .I0(reg_50hz_mode),
    .I1(reg_interlace_mode),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n379_s6.INIT=16'h00F8;
  LUT3 ff_v_active_s6 (
    .F(ff_v_active_9),
    .I0(w_screen_pos_y[6]),
    .I1(w_screen_pos_y[5]),
    .I2(w_screen_pos_y[3]) 
);
defparam ff_v_active_s6.INIT=8'h40;
  LUT4 ff_v_active_s7 (
    .F(ff_v_active_11),
    .I0(ff_v_active_7),
    .I1(w_v_count[0]),
    .I2(n264_6),
    .I3(ff_v_active_8) 
);
defparam ff_v_active_s7.INIT=16'h4000;
  LUT3 n420_s5 (
    .F(n420_11),
    .I0(ff_blink_counter[2]),
    .I1(ff_blink_counter[0]),
    .I2(ff_blink_counter[1]) 
);
defparam n420_s5.INIT=8'h01;
  LUT4 n421_s6 (
    .F(n421_12),
    .I0(ff_blink_counter[3]),
    .I1(reg_blink_period[2]),
    .I2(reg_blink_period[6]),
    .I3(ff_interleaving_page) 
);
defparam n421_s6.INIT=16'h0511;
  LUT4 n94_s4 (
    .F(n94_10),
    .I0(ff_half_count[10]),
    .I1(n97_8),
    .I2(ff_half_count[8]),
    .I3(ff_half_count[9]) 
);
defparam n94_s4.INIT=16'h8000;
  LUT4 n98_s4 (
    .F(n98_10),
    .I0(ff_half_count[6]),
    .I1(n101_10),
    .I2(ff_half_count[4]),
    .I3(ff_half_count[5]) 
);
defparam n98_s4.INIT=16'h8000;
  LUT4 n101_s4 (
    .F(n101_10),
    .I0(ff_half_count[2]),
    .I1(ff_half_count[3]),
    .I2(ff_half_count[0]),
    .I3(ff_half_count[1]) 
);
defparam n101_s4.INIT=16'h8000;
  LUT4 n103_s4 (
    .F(n103_10),
    .I0(n78_3),
    .I1(ff_half_count[2]),
    .I2(ff_half_count[0]),
    .I3(ff_half_count[1]) 
);
defparam n103_s4.INIT=16'h1444;
  LUT4 n160_s4 (
    .F(n160_10),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n160_s4.INIT=16'h8000;
  LUT4 n162_s4 (
    .F(n162_10),
    .I0(n379_4),
    .I1(w_v_count[2]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n162_s4.INIT=16'h1444;
  LUT4 w_screen_pos_x_12_s5 (
    .F(w_screen_pos_x[12]),
    .I0(n309_12),
    .I1(ff_half_count[10]),
    .I2(ff_half_count[11]),
    .I3(ff_half_count[12]) 
);
defparam w_screen_pos_x_12_s5.INIT=16'hFE01;
  LUT4 n309_s9 (
    .F(n309_15),
    .I0(ff_half_count[12]),
    .I1(n309_12),
    .I2(ff_half_count[10]),
    .I3(ff_half_count[11]) 
);
defparam n309_s9.INIT=16'h0001;
  LUT4 n159_s4 (
    .F(n159_10),
    .I0(n379_4),
    .I1(w_v_count[5]),
    .I2(w_v_count[4]),
    .I3(n160_10) 
);
defparam n159_s4.INIT=16'h1444;
  LUT4 w_screen_pos_x_10_s5 (
    .F(w_screen_pos_x[10]),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[7]),
    .I3(ff_half_count[9]) 
);
defparam w_screen_pos_x_10_s5.INIT=16'hA955;
  LUT4 n54_s4 (
    .F(n54_10),
    .I0(w_h_count[8]),
    .I1(w_h_count[6]),
    .I2(w_h_count[7]),
    .I3(n56_8) 
);
defparam n54_s4.INIT=16'h6AAA;
  LUT4 n97_s4 (
    .F(n97_10),
    .I0(n78_3),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[7]),
    .I3(n98_10) 
);
defparam n97_s4.INIT=16'h1444;
  LUT4 n58_s4 (
    .F(n58_10),
    .I0(w_h_count[3]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(w_h_count[2]) 
);
defparam n58_s4.INIT=16'h8000;
  LUT4 n59_s3 (
    .F(n59_9),
    .I0(w_h_count[3]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(w_h_count[2]) 
);
defparam n59_s3.INIT=16'h6AAA;
  LUT3 n443_s3 (
    .F(n443_9),
    .I0(ff_blink_counter_3_11),
    .I1(ff_blink_counter_3_12),
    .I2(ff_interleaving_page) 
);
defparam n443_s3.INIT=8'h8F;
  LUT4 ff_interleaving_page_s6 (
    .F(ff_interleaving_page_12),
    .I0(n379_11),
    .I1(ff_interleaving_page_9),
    .I2(ff_blink_counter_3_11),
    .I3(ff_blink_counter_3_12) 
);
defparam ff_interleaving_page_s6.INIT=16'hF888;
  LUT4 ff_blink_counter_3_s8 (
    .F(ff_blink_counter_3_14),
    .I0(ff_blink_counter_3_9),
    .I1(n379_11),
    .I2(ff_blink_counter_3_11),
    .I3(ff_blink_counter_3_12) 
);
defparam ff_blink_counter_3_s8.INIT=16'hF888;
  LUT4 n94_s5 (
    .F(n94_12),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[11]),
    .I3(n94_10) 
);
defparam n94_s5.INIT=16'h0770;
  LUT4 n98_s5 (
    .F(n98_12),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[7]),
    .I3(n98_10) 
);
defparam n98_s5.INIT=16'h0770;
  LUT4 n101_s5 (
    .F(n101_12),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[4]),
    .I3(n101_10) 
);
defparam n101_s5.INIT=16'h0770;
  LUT4 n104_s3 (
    .F(n104_9),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[0]),
    .I3(ff_half_count[1]) 
);
defparam n104_s3.INIT=16'h0770;
  LUT3 n105_s3 (
    .F(n105_9),
    .I0(ff_half_count[0]),
    .I1(w_v_count[0]),
    .I2(w_h_count_end) 
);
defparam n105_s3.INIT=8'h15;
  LUT3 n222_s3 (
    .F(n222_7),
    .I0(w_h_count_end),
    .I1(n379_4),
    .I2(ff_blink_base[0]) 
);
defparam n222_s3.INIT=8'h78;
  LUT2 n379_s7 (
    .F(n379_11),
    .I0(w_h_count_end),
    .I1(n379_4) 
);
defparam n379_s7.INIT=4'h8;
  LUT4 n423_s5 (
    .F(n423_11),
    .I0(ff_blink_counter[3]),
    .I1(ff_blink_counter[2]),
    .I2(ff_blink_counter[0]),
    .I3(ff_blink_counter[1]) 
);
defparam n423_s5.INIT=16'h0001;
  LUT4 n56_s4 (
    .F(n56_10),
    .I0(w_h_count[6]),
    .I1(w_h_count[4]),
    .I2(w_h_count[5]),
    .I3(n58_10) 
);
defparam n56_s4.INIT=16'h6AAA;
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(w_horizontal_offset_l[1]),
    .D(reg_horizontal_offset_l[1]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(w_horizontal_offset_l[0]),
    .D(reg_horizontal_offset_l[0]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(ff_horizontal_offset_h[8]),
    .D(reg_horizontal_offset_h[8]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(ff_horizontal_offset_h[7]),
    .D(reg_horizontal_offset_h[7]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(ff_horizontal_offset_h[6]),
    .D(reg_horizontal_offset_h[6]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(ff_horizontal_offset_h[5]),
    .D(reg_horizontal_offset_h[5]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(ff_horizontal_offset_h[4]),
    .D(reg_horizontal_offset_h[4]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(ff_horizontal_offset_h[3]),
    .D(reg_horizontal_offset_h[3]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_11_s0 (
    .Q(w_h_count[11]),
    .D(n51_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_10_s0 (
    .Q(w_h_count[10]),
    .D(n52_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_9_s0 (
    .Q(w_h_count[9]),
    .D(n53_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_8_s0 (
    .Q(w_h_count[8]),
    .D(n54_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_7_s0 (
    .Q(w_h_count[7]),
    .D(n55_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_6_s0 (
    .Q(w_h_count[6]),
    .D(n56_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_5_s0 (
    .Q(w_h_count[5]),
    .D(n57_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_4_s0 (
    .Q(w_h_count[4]),
    .D(n58_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_3_s0 (
    .Q(w_h_count[3]),
    .D(n59_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_2_s0 (
    .Q(w_h_count[2]),
    .D(n60_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_1_s0 (
    .Q(w_h_count[1]),
    .D(n61_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_0_s0 (
    .Q(w_h_count[0]),
    .D(n62_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_12_s0 (
    .Q(ff_half_count[12]),
    .D(n93_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_11_s0 (
    .Q(ff_half_count[11]),
    .D(n94_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_10_s0 (
    .Q(ff_half_count[10]),
    .D(n95_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_9_s0 (
    .Q(ff_half_count[9]),
    .D(n96_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_8_s0 (
    .Q(ff_half_count[8]),
    .D(n97_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_7_s0 (
    .Q(ff_half_count[7]),
    .D(n98_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_6_s0 (
    .Q(ff_half_count[6]),
    .D(n99_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_5_s0 (
    .Q(ff_half_count[5]),
    .D(n100_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_4_s0 (
    .Q(ff_half_count[4]),
    .D(n101_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_3_s0 (
    .Q(ff_half_count[3]),
    .D(n102_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_2_s0 (
    .Q(ff_half_count[2]),
    .D(n103_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_1_s0 (
    .Q(ff_half_count[1]),
    .D(n104_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_0_s0 (
    .Q(ff_half_count[0]),
    .D(n105_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_refresh_s0 (
    .Q(w_pre_vram_refresh),
    .D(n138_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_9_s0 (
    .Q(w_v_count[9]),
    .D(n155_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_8_s0 (
    .Q(w_v_count[8]),
    .D(n156_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_7_s0 (
    .Q(w_v_count[7]),
    .D(n157_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_6_s0 (
    .Q(w_v_count[6]),
    .D(n158_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_5_s0 (
    .Q(w_v_count[5]),
    .D(n159_10),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_4_s0 (
    .Q(w_v_count[4]),
    .D(n160_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_3_s0 (
    .Q(w_v_count[3]),
    .D(n161_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_2_s0 (
    .Q(w_v_count[2]),
    .D(n162_10),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_1_s0 (
    .Q(w_v_count[1]),
    .D(n163_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_0_s0 (
    .Q(w_v_count[0]),
    .D(n164_8),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_active_s0 (
    .Q(w_screen_v_active),
    .D(n264_3),
    .CLK(clk85m),
    .CE(ff_v_active_5),
    .CLEAR(n36_6) 
);
  DFFP ff_top_line_4_s0 (
    .Q(ff_top_line[4]),
    .D(n296_6),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
  DFFC ff_top_line_2_s0 (
    .Q(ff_top_line[2]),
    .D(reg_212lines_mode),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_base_3_s0 (
    .Q(ff_blink_base_0[3]),
    .D(n385_7),
    .CLK(clk85m),
    .CE(n379_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_base_2_s0 (
    .Q(ff_blink_base_0[2]),
    .D(n386_7),
    .CLK(clk85m),
    .CE(n379_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_base_1_s0 (
    .Q(ff_blink_base_0[1]),
    .D(n387_7),
    .CLK(clk85m),
    .CE(n379_11),
    .CLEAR(n36_6) 
);
  DFF ff_screen_pos_x_13_s0 (
    .Q(w_screen_pos_x_Z[13]),
    .D(n309_15),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_12_s0 (
    .Q(w_screen_pos_x_Z[12]),
    .D(w_screen_pos_x[12]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_11_s0 (
    .Q(w_screen_pos_x_Z[11]),
    .D(w_screen_pos_x[11]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_10_s0 (
    .Q(w_screen_pos_x_Z[10]),
    .D(w_screen_pos_x[10]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_9_s0 (
    .Q(w_screen_pos_x_Z[9]),
    .D(w_screen_pos_x[9]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_8_s0 (
    .Q(w_screen_pos_x_Z[8]),
    .D(w_screen_pos_x[8]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_7_s0 (
    .Q(w_screen_pos_x_Z[7]),
    .D(w_screen_pos_x_7_12),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_6_s0 (
    .Q(w_screen_pos_x_Z[6]),
    .D(ff_half_count[6]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_5_s0 (
    .Q(w_screen_pos_x_Z[5]),
    .D(ff_half_count[5]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_4_s0 (
    .Q(w_screen_pos_x_Z[4]),
    .D(ff_half_count[4]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_3_s0 (
    .Q(w_screen_pos_x_Z[3]),
    .D(ff_half_count[3]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_2_s0 (
    .Q(w_screen_pos_x_Z[2]),
    .D(ff_half_count[2]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_1_s0 (
    .Q(w_screen_pos_x_Z[1]),
    .D(ff_half_count[1]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_0_s0 (
    .Q(w_screen_pos_x_Z[0]),
    .D(ff_half_count[0]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_7_s0 (
    .Q(w_screen_pos_y_Z[7]),
    .D(w_screen_pos_y[7]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_6_s0 (
    .Q(w_screen_pos_y_Z[6]),
    .D(w_screen_pos_y[6]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_5_s0 (
    .Q(w_screen_pos_y_Z[5]),
    .D(w_screen_pos_y[5]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_4_s0 (
    .Q(w_screen_pos_y_Z[4]),
    .D(w_screen_pos_y[4]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_3_s0 (
    .Q(w_screen_pos_y_Z[3]),
    .D(w_screen_pos_y[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_8_s0 (
    .Q(w_pixel_pos_x_Z[8]),
    .D(w_pixel_pos_x[8]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_7_s0 (
    .Q(w_pixel_pos_x_Z[7]),
    .D(w_pixel_pos_x[7]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_6_s0 (
    .Q(w_pixel_pos_x_Z[6]),
    .D(w_pixel_pos_x[6]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_5_s0 (
    .Q(w_pixel_pos_x_Z[5]),
    .D(w_pixel_pos_x[5]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_4_s0 (
    .Q(w_pixel_pos_x_Z[4]),
    .D(w_pixel_pos_x[4]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_3_s0 (
    .Q(w_pixel_pos_x_Z[3]),
    .D(w_pixel_pos_x[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_7_s0 (
    .Q(w_pixel_pos_y_Z[7]),
    .D(w_pixel_pos_y[7]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_6_s0 (
    .Q(w_pixel_pos_y_Z[6]),
    .D(w_pixel_pos_y[6]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_5_s0 (
    .Q(w_pixel_pos_y_Z[5]),
    .D(w_pixel_pos_y[5]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_4_s0 (
    .Q(w_pixel_pos_y_Z[4]),
    .D(w_pixel_pos_y[4]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_3_s0 (
    .Q(w_pixel_pos_y_Z[3]),
    .D(w_pixel_pos_y[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_2_s0 (
    .Q(w_pixel_pos_y_Z[2]),
    .D(w_pixel_pos_y[2]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_1_s0 (
    .Q(w_pixel_pos_y_Z[1]),
    .D(w_pixel_pos_y[1]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_0_s0 (
    .Q(w_pixel_pos_y_Z[0]),
    .D(w_pixel_pos_y[0]),
    .CLK(clk85m) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(w_horizontal_offset_l[2]),
    .D(reg_horizontal_offset_l[2]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_counter_3_s1 (
    .Q(ff_blink_counter[3]),
    .D(n420_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_3_s1.INIT=1'b0;
  DFFCE ff_blink_counter_2_s1 (
    .Q(ff_blink_counter[2]),
    .D(n421_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_2_s1.INIT=1'b0;
  DFFCE ff_blink_counter_1_s1 (
    .Q(ff_blink_counter[1]),
    .D(n422_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_1_s1.INIT=1'b0;
  DFFCE ff_blink_counter_0_s1 (
    .Q(ff_blink_counter[0]),
    .D(n423_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_0_s1.INIT=1'b0;
  DFFPE ff_interleaving_page_s1 (
    .Q(ff_interleaving_page),
    .D(n443_9),
    .CLK(clk85m),
    .CE(ff_interleaving_page_12),
    .PRESET(n36_6) 
);
defparam ff_interleaving_page_s1.INIT=1'b1;
  DFFC ff_blink_base_0_s1 (
    .Q(ff_blink_base[0]),
    .D(n222_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_0_s1.INIT=1'b0;
  ALU w_pixel_pos_x_3_s (
    .SUM(w_pixel_pos_x[3]),
    .COUT(w_pixel_pos_x_3_2),
    .I0(w_screen_pos_x_7_12),
    .I1(ff_horizontal_offset_h[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_x_3_s.ALU_MODE=0;
  ALU w_pixel_pos_x_4_s (
    .SUM(w_pixel_pos_x[4]),
    .COUT(w_pixel_pos_x_4_2),
    .I0(w_screen_pos_x[8]),
    .I1(ff_horizontal_offset_h[4]),
    .I3(GND),
    .CIN(w_pixel_pos_x_3_2) 
);
defparam w_pixel_pos_x_4_s.ALU_MODE=0;
  ALU w_pixel_pos_x_5_s (
    .SUM(w_pixel_pos_x[5]),
    .COUT(w_pixel_pos_x_5_2),
    .I0(w_screen_pos_x[9]),
    .I1(ff_horizontal_offset_h[5]),
    .I3(GND),
    .CIN(w_pixel_pos_x_4_2) 
);
defparam w_pixel_pos_x_5_s.ALU_MODE=0;
  ALU w_pixel_pos_x_6_s (
    .SUM(w_pixel_pos_x[6]),
    .COUT(w_pixel_pos_x_6_2),
    .I0(w_screen_pos_x[10]),
    .I1(ff_horizontal_offset_h[6]),
    .I3(GND),
    .CIN(w_pixel_pos_x_5_2) 
);
defparam w_pixel_pos_x_6_s.ALU_MODE=0;
  ALU w_pixel_pos_x_7_s (
    .SUM(w_pixel_pos_x[7]),
    .COUT(w_pixel_pos_x_7_2),
    .I0(w_screen_pos_x[11]),
    .I1(ff_horizontal_offset_h[7]),
    .I3(GND),
    .CIN(w_pixel_pos_x_6_2) 
);
defparam w_pixel_pos_x_7_s.ALU_MODE=0;
  ALU w_pixel_pos_x_8_s (
    .SUM(w_pixel_pos_x[8]),
    .COUT(w_pixel_pos_x_8_0_COUT),
    .I0(w_screen_pos_x[12]),
    .I1(ff_horizontal_offset_h[8]),
    .I3(GND),
    .CIN(w_pixel_pos_x_7_2) 
);
defparam w_pixel_pos_x_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_3_s (
    .SUM(w_screen_pos_y_3_1),
    .COUT(w_screen_pos_y_3_2),
    .I0(w_v_count[4]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_2_7) 
);
defparam w_screen_pos_y_3_s.ALU_MODE=0;
  ALU w_screen_pos_y_5_s (
    .SUM(w_screen_pos_y_5_1),
    .COUT(w_screen_pos_y_5_2),
    .I0(w_v_count[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_4_7) 
);
defparam w_screen_pos_y_5_s.ALU_MODE=0;
  ALU w_screen_pos_y_6_s (
    .SUM(w_screen_pos_y_6_1),
    .COUT(w_screen_pos_y_6_2),
    .I0(w_v_count[7]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_5_2) 
);
defparam w_screen_pos_y_6_s.ALU_MODE=0;
  ALU w_screen_pos_y_7_s (
    .SUM(w_screen_pos_y_7_1),
    .COUT(w_screen_pos_y_7_2),
    .I0(w_v_count[8]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_6_2) 
);
defparam w_screen_pos_y_7_s.ALU_MODE=0;
  ALU w_screen_pos_y_8_s (
    .SUM(w_screen_pos_y_8_1),
    .COUT(w_screen_pos_y_9_6),
    .I0(w_v_count[9]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_7_2) 
);
defparam w_screen_pos_y_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_0_s0 (
    .SUM(w_screen_pos_y[0]),
    .COUT(w_screen_pos_y_0_4),
    .I0(w_v_count[1]),
    .I1(reg_display_adjust[4]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_screen_pos_y_0_s0.ALU_MODE=0;
  ALU w_screen_pos_y_1_s1 (
    .SUM(w_screen_pos_y[1]),
    .COUT(w_screen_pos_y_1_5),
    .I0(w_screen_pos_y_1_8),
    .I1(reg_display_adjust[5]),
    .I3(GND),
    .CIN(w_screen_pos_y_0_4) 
);
defparam w_screen_pos_y_1_s1.ALU_MODE=0;
  ALU w_screen_pos_y_2_s1 (
    .SUM(w_screen_pos_y[2]),
    .COUT(w_screen_pos_y_2_5),
    .I0(w_screen_pos_y_2_8),
    .I1(reg_display_adjust[6]),
    .I3(GND),
    .CIN(w_screen_pos_y_1_5) 
);
defparam w_screen_pos_y_2_s1.ALU_MODE=0;
  ALU w_screen_pos_y_4_s1 (
    .SUM(w_screen_pos_y[4]),
    .COUT(w_screen_pos_y_4_5),
    .I0(w_screen_pos_y_4_8),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_3_7) 
);
defparam w_screen_pos_y_4_s1.ALU_MODE=0;
  ALU w_screen_pos_y_5_s0 (
    .SUM(w_screen_pos_y[5]),
    .COUT(w_screen_pos_y_5_4),
    .I0(w_screen_pos_y_5_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_4_5) 
);
defparam w_screen_pos_y_5_s0.ALU_MODE=0;
  ALU w_screen_pos_y_6_s0 (
    .SUM(w_screen_pos_y[6]),
    .COUT(w_screen_pos_y_6_4),
    .I0(w_screen_pos_y_6_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_5_4) 
);
defparam w_screen_pos_y_6_s0.ALU_MODE=0;
  ALU w_screen_pos_y_7_s0 (
    .SUM(w_screen_pos_y[7]),
    .COUT(w_screen_pos_y_7_4),
    .I0(w_screen_pos_y_7_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_6_4) 
);
defparam w_screen_pos_y_7_s0.ALU_MODE=0;
  ALU w_screen_pos_y_8_s0 (
    .SUM(w_screen_pos_y_0[8]),
    .COUT(w_screen_pos_y_8_4),
    .I0(w_screen_pos_y_8_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_7_4) 
);
defparam w_screen_pos_y_8_s0.ALU_MODE=0;
  ALU w_screen_pos_y_9_s0 (
    .SUM(w_screen_pos_y_0[9]),
    .COUT(w_screen_pos_y_9_1_COUT),
    .I0(w_screen_pos_y_9_9),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_8_4) 
);
defparam w_screen_pos_y_9_s0.ALU_MODE=0;
  ALU w_pixel_pos_y_0_s (
    .SUM(w_pixel_pos_y[0]),
    .COUT(w_pixel_pos_y_0_2),
    .I0(w_screen_pos_y[0]),
    .I1(reg_vertical_offset[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_y_0_s.ALU_MODE=0;
  ALU w_pixel_pos_y_1_s (
    .SUM(w_pixel_pos_y[1]),
    .COUT(w_pixel_pos_y_1_2),
    .I0(w_screen_pos_y[1]),
    .I1(reg_vertical_offset[1]),
    .I3(GND),
    .CIN(w_pixel_pos_y_0_2) 
);
defparam w_pixel_pos_y_1_s.ALU_MODE=0;
  ALU w_pixel_pos_y_2_s (
    .SUM(w_pixel_pos_y[2]),
    .COUT(w_pixel_pos_y_2_2),
    .I0(w_screen_pos_y[2]),
    .I1(reg_vertical_offset[2]),
    .I3(GND),
    .CIN(w_pixel_pos_y_1_2) 
);
defparam w_pixel_pos_y_2_s.ALU_MODE=0;
  ALU w_pixel_pos_y_3_s (
    .SUM(w_pixel_pos_y[3]),
    .COUT(w_pixel_pos_y_3_2),
    .I0(w_screen_pos_y[3]),
    .I1(reg_vertical_offset[3]),
    .I3(GND),
    .CIN(w_pixel_pos_y_2_2) 
);
defparam w_pixel_pos_y_3_s.ALU_MODE=0;
  ALU w_pixel_pos_y_4_s (
    .SUM(w_pixel_pos_y[4]),
    .COUT(w_pixel_pos_y_4_2),
    .I0(w_screen_pos_y[4]),
    .I1(reg_vertical_offset[4]),
    .I3(GND),
    .CIN(w_pixel_pos_y_3_2) 
);
defparam w_pixel_pos_y_4_s.ALU_MODE=0;
  ALU w_pixel_pos_y_5_s (
    .SUM(w_pixel_pos_y[5]),
    .COUT(w_pixel_pos_y_5_2),
    .I0(w_screen_pos_y[5]),
    .I1(reg_vertical_offset[5]),
    .I3(GND),
    .CIN(w_pixel_pos_y_4_2) 
);
defparam w_pixel_pos_y_5_s.ALU_MODE=0;
  ALU w_pixel_pos_y_6_s (
    .SUM(w_pixel_pos_y[6]),
    .COUT(w_pixel_pos_y_6_2),
    .I0(w_screen_pos_y[6]),
    .I1(reg_vertical_offset[6]),
    .I3(GND),
    .CIN(w_pixel_pos_y_5_2) 
);
defparam w_pixel_pos_y_6_s.ALU_MODE=0;
  ALU w_pixel_pos_y_7_s (
    .SUM(w_pixel_pos_y[7]),
    .COUT(w_pixel_pos_y_7_0_COUT),
    .I0(w_screen_pos_y[7]),
    .I1(reg_vertical_offset[7]),
    .I3(GND),
    .CIN(w_pixel_pos_y_6_2) 
);
defparam w_pixel_pos_y_7_s.ALU_MODE=0;
  ALU w_screen_pos_y_1_s2 (
    .SUM(w_screen_pos_y_1_8),
    .COUT(w_screen_pos_y_1_7),
    .I0(w_v_count[2]),
    .I1(ff_top_line[2]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_screen_pos_y_1_s2.ALU_MODE=1;
  ALU w_screen_pos_y_2_s2 (
    .SUM(w_screen_pos_y_2_8),
    .COUT(w_screen_pos_y_2_7),
    .I0(w_v_count[3]),
    .I1(ff_top_line[2]),
    .I3(GND),
    .CIN(w_screen_pos_y_1_7) 
);
defparam w_screen_pos_y_2_s2.ALU_MODE=1;
  ALU w_screen_pos_y_4_s2 (
    .SUM(w_screen_pos_y_4_8),
    .COUT(w_screen_pos_y_4_7),
    .I0(w_v_count[5]),
    .I1(ff_top_line[4]),
    .I3(GND),
    .CIN(w_screen_pos_y_3_2) 
);
defparam w_screen_pos_y_4_s2.ALU_MODE=1;
  ALU w_screen_pos_y_3_s2 (
    .SUM(w_screen_pos_y[3]),
    .COUT(w_screen_pos_y_3_7),
    .I0(w_screen_pos_y_3_1),
    .I1(reg_display_adjust[7]),
    .I3(GND),
    .CIN(w_screen_pos_y_2_5) 
);
defparam w_screen_pos_y_3_s2.ALU_MODE=1;
  INV n296_s2 (
    .O(n296_6),
    .I(reg_212lines_mode) 
);
  INV w_screen_pos_y_9_s3 (
    .O(w_screen_pos_y_9_9),
    .I(w_screen_pos_y_9_6) 
);
  INV n62_s4 (
    .O(n62_9),
    .I(w_h_count[0]) 
);
  INV w_screen_pos_x_7_s6 (
    .O(w_screen_pos_x_7_12),
    .I(ff_half_count[7]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_ssg */
module vdp_timing_control_screen_mode (
  clk85m,
  n36_6,
  n126_4,
  reg_display_on,
  w_sprite_mode2_11,
  n40_8,
  n507_5,
  w_screen_v_active,
  reg_left_mask,
  w_next_0_9,
  n440_5,
  w_sprite_mode2_7,
  n88_10,
  ff_interleaving_page,
  w_sprite_mode2_6,
  reg_scroll_planes,
  reg_interleaving_mode,
  n1836_99,
  w_screen_mode_vram_rdata,
  w_screen_pos_y_Z,
  w_screen_pos_x_Z,
  w_horizontal_offset_l,
  w_pixel_pos_x_Z,
  reg_screen_mode,
  reg_backdrop_color,
  reg_pattern_generator_table_base,
  w_pixel_pos_y_Z,
  reg_text_back_color,
  reg_color_table_base,
  reg_pattern_name_table_base,
  ff_blink_base,
  w_screen_mode_vram_valid,
  w_screen_mode_display_color_en,
  ff_state_1_7,
  n551_30,
  w_screen_mode_3_3,
  n2015_5,
  n1474_24,
  n1475_25,
  ff_next_vram2_7_10,
  ff_next_vram5_3_9,
  n256_10,
  n2015_6,
  n1751_7,
  n2015_8,
  w_screen_mode_vram_address,
  w_screen_mode_display_color
)
;
input clk85m;
input n36_6;
input n126_4;
input reg_display_on;
input w_sprite_mode2_11;
input n40_8;
input n507_5;
input w_screen_v_active;
input reg_left_mask;
input w_next_0_9;
input n440_5;
input w_sprite_mode2_7;
input n88_10;
input ff_interleaving_page;
input w_sprite_mode2_6;
input reg_scroll_planes;
input reg_interleaving_mode;
input n1836_99;
input [31:0] w_screen_mode_vram_rdata;
input [7:3] w_screen_pos_y_Z;
input [13:0] w_screen_pos_x_Z;
input [2:0] w_horizontal_offset_l;
input [8:3] w_pixel_pos_x_Z;
input [4:0] reg_screen_mode;
input [7:0] reg_backdrop_color;
input [16:11] reg_pattern_generator_table_base;
input [7:0] w_pixel_pos_y_Z;
input [7:0] reg_text_back_color;
input [16:6] reg_color_table_base;
input [16:10] reg_pattern_name_table_base;
input [0:0] ff_blink_base;
output w_screen_mode_vram_valid;
output w_screen_mode_display_color_en;
output ff_state_1_7;
output n551_30;
output w_screen_mode_3_3;
output n2015_5;
output n1474_24;
output n1475_25;
output ff_next_vram2_7_10;
output ff_next_vram5_3_9;
output n256_10;
output n2015_6;
output n1751_7;
output n2015_8;
output [16:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
wire n823_2;
wire n824_2;
wire n825_2;
wire n826_2;
wire n803_6;
wire n803_7;
wire n804_6;
wire n804_7;
wire n805_6;
wire n805_7;
wire n806_6;
wire n806_7;
wire n807_6;
wire n807_7;
wire n808_6;
wire n808_7;
wire n809_6;
wire n809_7;
wire n810_6;
wire n810_7;
wire n839_28;
wire n840_28;
wire n841_28;
wire n842_28;
wire n1752_2;
wire n1478_4;
wire n1479_4;
wire n1480_4;
wire n1481_4;
wire n1482_4;
wire n1486_4;
wire n1487_4;
wire n1488_4;
wire n1489_4;
wire n1490_4;
wire n1491_4;
wire n1492_4;
wire n1493_4;
wire n1494_4;
wire n1495_4;
wire n1496_4;
wire n1497_4;
wire n1498_4;
wire n1499_4;
wire n1502_4;
wire n1503_4;
wire n1504_4;
wire n1505_4;
wire n1510_4;
wire n1511_4;
wire n1512_4;
wire n1513_4;
wire n1514_4;
wire n1515_4;
wire n1518_4;
wire n1519_4;
wire n1520_4;
wire n1521_4;
wire n1522_4;
wire n1751_3;
wire n1800_5;
wire n1801_4;
wire n1802_4;
wire n1803_4;
wire n827_29;
wire n828_29;
wire n829_29;
wire n830_29;
wire n831_22;
wire n832_22;
wire n833_22;
wire n834_22;
wire n835_30;
wire n836_29;
wire n837_29;
wire n838_29;
wire n851_25;
wire n852_25;
wire n853_25;
wire n854_25;
wire n855_26;
wire n856_24;
wire n857_24;
wire n858_24;
wire n1097_17;
wire n1098_16;
wire n1099_16;
wire n1100_16;
wire n1101_18;
wire n1102_18;
wire n1103_18;
wire n1104_18;
wire n1105_17;
wire n1106_17;
wire n1107_17;
wire n1108_17;
wire n1109_18;
wire n1110_17;
wire n1111_17;
wire n1112_17;
wire n1113_13;
wire n1114_13;
wire n1115_13;
wire n1116_13;
wire n1117_13;
wire n1118_13;
wire n1119_13;
wire n1120_13;
wire n1121_14;
wire n1122_14;
wire n1123_14;
wire n1124_14;
wire n1129_14;
wire n1130_14;
wire n1131_14;
wire n1132_14;
wire n1470_29;
wire n1471_29;
wire n1472_29;
wire n1473_29;
wire n1474_23;
wire n1475_23;
wire n1476_23;
wire n1477_23;
wire ff_next_vram6_3_8;
wire ff_screen_h_in_active_9;
wire n728_10;
wire n729_10;
wire n730_10;
wire n731_10;
wire n732_10;
wire n733_10;
wire n734_10;
wire n735_10;
wire n736_10;
wire n737_10;
wire n738_10;
wire n739_10;
wire n740_10;
wire n741_10;
wire n742_10;
wire n743_10;
wire n744_10;
wire ff_next_vram7_3_7;
wire ff_next_vram3_7_8;
wire ff_next_vram3_3_8;
wire ff_next_vram4_7_7;
wire ff_next_vram5_7_8;
wire ff_next_vram5_3_8;
wire n180_7;
wire n179_7;
wire n177_7;
wire n1799_7;
wire n1798_7;
wire n1797_7;
wire n1796_7;
wire n545_6;
wire n138_8;
wire n137_7;
wire n136_7;
wire n256_9;
wire w_screen_mode_3_4;
wire n1478_6;
wire n1479_6;
wire n1480_6;
wire n1481_6;
wire n1482_5;
wire n1482_6;
wire n1482_8;
wire n1483_6;
wire n1484_5;
wire n1484_6;
wire n1485_5;
wire n1486_5;
wire n1487_5;
wire n1488_5;
wire n1489_5;
wire n1490_6;
wire n1491_6;
wire n1492_5;
wire n1492_6;
wire n1492_7;
wire n1493_5;
wire n1493_6;
wire n1493_7;
wire n1494_5;
wire n1495_5;
wire n1496_5;
wire n1497_5;
wire n1498_5;
wire n1499_5;
wire n1500_5;
wire n1501_5;
wire n1502_5;
wire n1503_5;
wire n1504_5;
wire n1505_5;
wire n1506_5;
wire n1507_5;
wire n1508_5;
wire n1509_5;
wire n1510_5;
wire n1511_5;
wire n1512_5;
wire n1513_5;
wire n1514_5;
wire n1515_5;
wire n1515_6;
wire n1516_5;
wire n1517_5;
wire n1518_5;
wire n1519_5;
wire n1520_5;
wire n1521_5;
wire n1522_5;
wire n1522_6;
wire n1523_5;
wire n1524_5;
wire n1525_5;
wire n1526_5;
wire n1527_5;
wire n1528_5;
wire n1529_5;
wire n1530_5;
wire n1531_5;
wire n1532_5;
wire n1533_5;
wire n1751_4;
wire n827_31;
wire n828_31;
wire n829_30;
wire n830_30;
wire n831_23;
wire n831_24;
wire n832_23;
wire n832_24;
wire n833_23;
wire n833_24;
wire n834_23;
wire n834_24;
wire n835_31;
wire n835_32;
wire n835_33;
wire n836_30;
wire n836_31;
wire n837_30;
wire n837_31;
wire n838_30;
wire n838_31;
wire n1097_18;
wire n1097_19;
wire n1097_20;
wire n1098_17;
wire n1098_18;
wire n1098_19;
wire n1099_17;
wire n1099_18;
wire n1099_19;
wire n1100_17;
wire n1100_18;
wire n1100_19;
wire n1101_19;
wire n1101_20;
wire n1102_19;
wire n1102_20;
wire n1103_19;
wire n1103_20;
wire n1103_21;
wire n1104_19;
wire n1104_20;
wire n1105_18;
wire n1105_19;
wire n1106_18;
wire n1106_19;
wire n1107_18;
wire n1107_19;
wire n1108_18;
wire n1108_19;
wire n1109_19;
wire n1110_18;
wire n1111_18;
wire n1112_18;
wire n1113_14;
wire n1117_14;
wire n1119_14;
wire n1121_15;
wire n1122_15;
wire n1123_15;
wire n1124_15;
wire n1125_18;
wire n1470_30;
wire n1470_31;
wire n1471_30;
wire n1471_31;
wire n1472_30;
wire n1472_31;
wire n1473_30;
wire n1473_31;
wire n1474_25;
wire n1475_24;
wire n1476_24;
wire n1476_25;
wire n1477_24;
wire n1477_25;
wire ff_screen_h_in_active_10;
wire n728_13;
wire n729_11;
wire n729_12;
wire n730_11;
wire n731_11;
wire n731_13;
wire n731_14;
wire n732_11;
wire n732_12;
wire n732_13;
wire n733_11;
wire n733_12;
wire n733_13;
wire n734_11;
wire n734_12;
wire n734_13;
wire n735_11;
wire n735_12;
wire n736_11;
wire n736_12;
wire n736_13;
wire n737_11;
wire n737_12;
wire n737_13;
wire n738_11;
wire n738_12;
wire n738_13;
wire n739_11;
wire n739_12;
wire n739_13;
wire n740_11;
wire n740_12;
wire n740_13;
wire n741_11;
wire n741_12;
wire n741_13;
wire n742_11;
wire n742_12;
wire n742_13;
wire n743_11;
wire n743_12;
wire n744_11;
wire n744_13;
wire n744_14;
wire ff_next_vram1_7_9;
wire ff_next_vram1_7_10;
wire ff_next_vram2_7_9;
wire ff_next_vram3_7_10;
wire ff_next_vram3_3_9;
wire ff_next_vram4_7_8;
wire ff_next_vram2_3_10;
wire n182_8;
wire n179_8;
wire n545_7;
wire n138_9;
wire n256_11;
wire n1478_7;
wire n1479_7;
wire n1480_7;
wire n1481_7;
wire n1482_9;
wire n1482_10;
wire n1483_7;
wire n1483_8;
wire n1484_7;
wire n1484_8;
wire n1485_6;
wire n1485_7;
wire n1486_6;
wire n1487_6;
wire n1488_6;
wire n1489_6;
wire n1490_7;
wire n1491_7;
wire n1492_8;
wire n1492_9;
wire n1493_8;
wire n1494_6;
wire n1495_6;
wire n1498_6;
wire n1500_6;
wire n1501_6;
wire n1502_6;
wire n1503_6;
wire n1504_6;
wire n1505_6;
wire n1506_6;
wire n1506_7;
wire n1507_6;
wire n1507_7;
wire n1508_6;
wire n1508_7;
wire n1509_6;
wire n1509_7;
wire n1510_6;
wire n1511_6;
wire n1512_6;
wire n1513_6;
wire n1514_8;
wire n1514_9;
wire n1514_10;
wire n1515_9;
wire n1515_10;
wire n1516_6;
wire n1516_7;
wire n1517_6;
wire n1517_7;
wire n1518_6;
wire n1519_6;
wire n1520_6;
wire n1521_6;
wire n1522_8;
wire n1523_6;
wire n1524_6;
wire n1524_7;
wire n1525_6;
wire n1525_7;
wire n1526_6;
wire n1527_6;
wire n1528_6;
wire n1529_6;
wire n1530_6;
wire n1530_7;
wire n1531_6;
wire n1531_7;
wire n1532_6;
wire n1533_6;
wire n827_32;
wire n829_31;
wire n830_31;
wire n851_28;
wire n1097_21;
wire n1097_22;
wire n1098_20;
wire n1099_21;
wire n1100_21;
wire n1101_22;
wire n1101_23;
wire n1102_22;
wire n1102_23;
wire n1103_22;
wire n1104_22;
wire n1104_23;
wire n1105_20;
wire n1474_26;
wire n1475_27;
wire n1475_28;
wire n1476_26;
wire n1477_26;
wire ff_pos_x_5_10;
wire ff_screen_h_in_active_11;
wire n728_14;
wire n728_16;
wire n729_13;
wire n729_14;
wire n729_15;
wire n730_12;
wire n730_13;
wire n730_14;
wire n731_15;
wire n731_18;
wire n732_14;
wire n732_19;
wire n733_14;
wire n733_16;
wire n733_17;
wire n734_14;
wire n734_15;
wire n734_16;
wire n734_17;
wire n735_13;
wire n735_14;
wire n735_15;
wire n735_17;
wire n735_18;
wire n736_15;
wire n736_17;
wire n736_18;
wire n736_19;
wire n736_20;
wire n737_14;
wire n737_16;
wire n737_17;
wire n737_18;
wire n738_15;
wire n738_16;
wire n738_17;
wire n739_14;
wire n739_15;
wire n740_14;
wire n740_15;
wire n740_16;
wire n740_17;
wire n741_14;
wire n741_15;
wire n742_14;
wire n742_15;
wire n743_13;
wire n743_14;
wire n743_15;
wire n744_15;
wire n744_16;
wire ff_next_vram2_7_12;
wire n545_8;
wire n545_9;
wire n256_12;
wire n1479_8;
wire n1480_8;
wire n1481_8;
wire n1482_11;
wire n1486_7;
wire n1487_7;
wire n1488_7;
wire n1489_7;
wire n1490_8;
wire n1490_9;
wire n1491_9;
wire n1496_7;
wire n1496_8;
wire n1497_7;
wire n1497_8;
wire n1498_7;
wire n1502_7;
wire n1503_7;
wire n1504_7;
wire n1505_7;
wire n1506_8;
wire n1506_9;
wire n1507_8;
wire n1507_9;
wire n1508_8;
wire n1508_9;
wire n1509_8;
wire n1509_9;
wire n1510_7;
wire n1511_7;
wire n1512_7;
wire n1513_7;
wire n1514_11;
wire n1516_8;
wire n1517_8;
wire n1518_7;
wire n1519_7;
wire n1520_7;
wire n1521_7;
wire n1523_7;
wire n1523_8;
wire n1524_8;
wire n1524_9;
wire n1525_8;
wire n1525_9;
wire n1530_8;
wire n1532_7;
wire n1533_7;
wire n851_29;
wire n1097_23;
wire ff_pos_x_5_11;
wire ff_pos_x_5_12;
wire ff_screen_h_in_active_12;
wire ff_screen_h_in_active_13;
wire n728_17;
wire n729_16;
wire n733_18;
wire n734_18;
wire n734_19;
wire n735_19;
wire n736_21;
wire n737_19;
wire n738_20;
wire n739_17;
wire n739_18;
wire n740_18;
wire n741_16;
wire n741_17;
wire n742_16;
wire n744_17;
wire n545_10;
wire n1490_10;
wire n1523_9;
wire n851_30;
wire n728_18;
wire n738_22;
wire n735_22;
wire n737_21;
wire ff_next_vram2_3_12;
wire ff_next_vram2_7_14;
wire n1496_10;
wire n1497_10;
wire n178_10;
wire n732_21;
wire n733_20;
wire n1113_17;
wire n1114_16;
wire n1115_16;
wire n1116_16;
wire ff_next_vram3_7_12;
wire ff_next_vram1_7_13;
wire ff_next_vram5_7_11;
wire ff_next_vram1_7_15;
wire ff_next_vram7_7_11;
wire n1491_11;
wire ff_next_vram1_3_11;
wire ff_next_vram0_7_9;
wire n1799_10;
wire ff_pattern7_7_7;
wire n737_23;
wire n735_24;
wire n738_24;
wire n732_23;
wire n1100_23;
wire n1099_23;
wire n1478_10;
wire n1128_17;
wire n1127_17;
wire n1126_17;
wire n1125_20;
wire n178_12;
wire n181_9;
wire n738_26;
wire n1104_25;
wire n1102_25;
wire n1101_25;
wire n731_20;
wire n732_25;
wire n731_22;
wire n851_32;
wire n728_20;
wire n736_23;
wire n851_34;
wire n1475_30;
wire n1490_12;
wire n1514_13;
wire n1483_11;
wire n1522_10;
wire n1515_14;
wire n1514_15;
wire n1491_13;
wire n1483_13;
wire n1482_13;
wire n1481_10;
wire n1480_10;
wire n1479_10;
wire n1478_12;
wire n1533_9;
wire n1532_9;
wire n1531_9;
wire n1530_10;
wire n1529_8;
wire n1528_8;
wire n1527_8;
wire n1526_8;
wire n1525_11;
wire n1524_11;
wire n1517_10;
wire n1516_10;
wire n1509_11;
wire n1508_11;
wire n1507_11;
wire n1506_11;
wire n1501_8;
wire n1500_8;
wire n1485_9;
wire n1484_10;
wire n1515_16;
wire n739_20;
wire n738_28;
wire n735_26;
wire n738_30;
wire n737_25;
wire n736_25;
wire n728_22;
wire n1473_34;
wire n1472_34;
wire n1471_34;
wire n1470_34;
wire n1120_16;
wire n1118_16;
wire n828_33;
wire n827_34;
wire ff_next_vram6_7_9;
wire n182_13;
wire ff_pos_x_5_14;
wire ff_next_vram1_3_13;
wire n735_28;
wire n1483_15;
wire n1523_11;
wire n1800_8;
wire n732_27;
wire ff_next_vram4_3_10;
wire ff_next_vram0_7_11;
wire n744_19;
wire n731_24;
wire n728_24;
wire ff_pos_x_5_16;
wire ff_screen_h_in_active;
wire w_pattern_name_t12_pre_3_2;
wire w_pattern_name_t12_pre_4_2;
wire w_pattern_name_t12_pre_5_2;
wire w_pattern_name_t12_pre_6_2;
wire w_pattern_name_t12_pre_7_2;
wire w_pattern_name_t12_pre_8_2;
wire w_pattern_name_t12_pre_9_2;
wire w_pattern_name_t12_pre_10_0_COUT;
wire w_scroll_pos_x_0_3;
wire w_scroll_pos_x_1_3;
wire w_scroll_pos_x_2_3;
wire w_scroll_pos_x_3_3;
wire w_scroll_pos_x_4_3;
wire w_scroll_pos_x_5_3;
wire w_scroll_pos_x_6_3;
wire w_scroll_pos_x_7_3;
wire w_scroll_pos_x_8_3;
wire w_scroll_pos_x_9_0_COUT;
wire n317_2;
wire n317_3;
wire n316_2;
wire n316_3;
wire n315_2;
wire n315_3;
wire n314_2;
wire n314_3;
wire n313_2;
wire n312_6;
wire w_pos_x_0_4;
wire w_pos_x_1_4;
wire w_pos_x_2_4;
wire w_pos_x_3_4;
wire w_pos_x_4_4;
wire w_pos_x_5_4;
wire w_pos_x_6_4;
wire w_pos_x_7_4;
wire w_pos_x_8_0_COUT;
wire n803_9;
wire n804_9;
wire n805_9;
wire n806_9;
wire n807_9;
wire n808_9;
wire n809_9;
wire n810_9;
wire n839_30;
wire n840_30;
wire n841_30;
wire n842_30;
wire [3:3] w_screen_mode;
wire [2:0] ff_phase;
wire [7:0] ff_next_vram0;
wire [7:0] ff_next_vram1;
wire [7:0] ff_next_vram2;
wire [7:0] ff_next_vram3;
wire [7:0] ff_next_vram4;
wire [7:0] ff_next_vram5;
wire [7:0] ff_next_vram6;
wire [7:0] ff_next_vram7;
wire [7:0] ff_pattern0;
wire [7:0] ff_pattern1;
wire [7:0] ff_pattern2;
wire [7:0] ff_pattern3;
wire [7:0] ff_pattern4;
wire [7:0] ff_pattern5;
wire [7:0] ff_pattern6;
wire [7:0] ff_pattern7;
wire [5:0] ff_pos_x;
wire [10:3] w_pattern_name_t12_pre;
wire [9:0] w_scroll_pos_x;
wire [8:0] w_pos_x;
wire VCC;
wire GND;
  LUT3 n839_s28 (
    .F(n823_2),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n839_s28.INIT=8'hCA;
  LUT3 n840_s28 (
    .F(n824_2),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n840_s28.INIT=8'hCA;
  LUT3 n841_s28 (
    .F(n825_2),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n841_s28.INIT=8'hCA;
  LUT3 n842_s28 (
    .F(n826_2),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n842_s28.INIT=8'hCA;
  LUT3 n803_s6 (
    .F(n803_6),
    .I0(w_screen_mode_vram_rdata[7]),
    .I1(w_screen_mode_vram_rdata[15]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n803_s6.INIT=8'hCA;
  LUT3 n803_s7 (
    .F(n803_7),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n803_s7.INIT=8'hCA;
  LUT3 n804_s6 (
    .F(n804_6),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(w_screen_mode_vram_rdata[14]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n804_s6.INIT=8'hCA;
  LUT3 n804_s7 (
    .F(n804_7),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n804_s7.INIT=8'hCA;
  LUT3 n805_s6 (
    .F(n805_6),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_screen_mode_vram_rdata[13]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n805_s6.INIT=8'hCA;
  LUT3 n805_s7 (
    .F(n805_7),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n805_s7.INIT=8'hCA;
  LUT3 n806_s6 (
    .F(n806_6),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(w_screen_mode_vram_rdata[12]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n806_s6.INIT=8'hCA;
  LUT3 n806_s7 (
    .F(n806_7),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n806_s7.INIT=8'hCA;
  LUT3 n807_s6 (
    .F(n807_6),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n807_s6.INIT=8'hCA;
  LUT3 n807_s7 (
    .F(n807_7),
    .I0(w_screen_mode_vram_rdata[19]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n807_s7.INIT=8'hCA;
  LUT3 n808_s6 (
    .F(n808_6),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n808_s6.INIT=8'hCA;
  LUT3 n808_s7 (
    .F(n808_7),
    .I0(w_screen_mode_vram_rdata[18]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n808_s7.INIT=8'hCA;
  LUT3 n809_s6 (
    .F(n809_6),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n809_s6.INIT=8'hCA;
  LUT3 n809_s7 (
    .F(n809_7),
    .I0(w_screen_mode_vram_rdata[17]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n809_s7.INIT=8'hCA;
  LUT3 n810_s6 (
    .F(n810_6),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n810_s6.INIT=8'hCA;
  LUT3 n810_s7 (
    .F(n810_7),
    .I0(w_screen_mode_vram_rdata[16]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n810_s7.INIT=8'hCA;
  LUT3 n839_s27 (
    .F(n839_28),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(n551_30) 
);
defparam n839_s27.INIT=8'hCA;
  LUT3 n840_s27 (
    .F(n840_28),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(n551_30) 
);
defparam n840_s27.INIT=8'hCA;
  LUT3 n841_s27 (
    .F(n841_28),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(n551_30) 
);
defparam n841_s27.INIT=8'hCA;
  LUT3 n842_s27 (
    .F(n842_28),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(n551_30) 
);
defparam n842_s27.INIT=8'hCA;
  LUT3 w_screen_mode_3_s (
    .F(w_screen_mode[3]),
    .I0(reg_screen_mode[0]),
    .I1(w_screen_mode_3_3),
    .I2(w_screen_mode_3_4) 
);
defparam w_screen_mode_3_s.INIT=8'hF8;
  LUT4 n98_s4 (
    .F(ff_state_1_7),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n98_s4.INIT=16'h8000;
  LUT4 n2015_s0 (
    .F(n1752_2),
    .I0(n2015_8),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n2015_5),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n2015_s0.INIT=16'hD000;
  LUT2 n1478_s1 (
    .F(n1478_4),
    .I0(n1478_12),
    .I1(n1478_6) 
);
defparam n1478_s1.INIT=4'hE;
  LUT2 n1479_s1 (
    .F(n1479_4),
    .I0(n1479_10),
    .I1(n1479_6) 
);
defparam n1479_s1.INIT=4'hE;
  LUT2 n1480_s1 (
    .F(n1480_4),
    .I0(n1480_10),
    .I1(n1480_6) 
);
defparam n1480_s1.INIT=4'hE;
  LUT2 n1481_s1 (
    .F(n1481_4),
    .I0(n1481_10),
    .I1(n1481_6) 
);
defparam n1481_s1.INIT=4'hE;
  LUT4 n1482_s1 (
    .F(n1482_4),
    .I0(n1482_5),
    .I1(n1482_6),
    .I2(n1482_13),
    .I3(n1482_8) 
);
defparam n1482_s1.INIT=16'h40FF;
  LUT2 n1486_s1 (
    .F(n1486_4),
    .I0(n1478_12),
    .I1(n1486_5) 
);
defparam n1486_s1.INIT=4'hE;
  LUT2 n1487_s1 (
    .F(n1487_4),
    .I0(n1479_10),
    .I1(n1487_5) 
);
defparam n1487_s1.INIT=4'hE;
  LUT2 n1488_s1 (
    .F(n1488_4),
    .I0(n1480_10),
    .I1(n1488_5) 
);
defparam n1488_s1.INIT=4'hE;
  LUT2 n1489_s1 (
    .F(n1489_4),
    .I0(n1481_10),
    .I1(n1489_5) 
);
defparam n1489_s1.INIT=4'hE;
  LUT2 n1490_s1 (
    .F(n1490_4),
    .I0(n1490_12),
    .I1(n1490_6) 
);
defparam n1490_s1.INIT=4'hE;
  LUT4 n1491_s1 (
    .F(n1491_4),
    .I0(n1491_13),
    .I1(ff_pattern2[2]),
    .I2(n1483_13),
    .I3(n1491_6) 
);
defparam n1491_s1.INIT=16'hFFF8;
  LUT4 n1492_s1 (
    .F(n1492_4),
    .I0(n1492_5),
    .I1(n1492_6),
    .I2(n1482_13),
    .I3(n1492_7) 
);
defparam n1492_s1.INIT=16'h1F00;
  LUT4 n1493_s1 (
    .F(n1493_4),
    .I0(n1493_5),
    .I1(n1493_6),
    .I2(n1482_13),
    .I3(n1493_7) 
);
defparam n1493_s1.INIT=16'h1F00;
  LUT2 n1494_s1 (
    .F(n1494_4),
    .I0(n1478_12),
    .I1(n1494_5) 
);
defparam n1494_s1.INIT=4'hE;
  LUT2 n1495_s1 (
    .F(n1495_4),
    .I0(n1479_10),
    .I1(n1495_5) 
);
defparam n1495_s1.INIT=4'hE;
  LUT2 n1496_s1 (
    .F(n1496_4),
    .I0(n1480_10),
    .I1(n1496_5) 
);
defparam n1496_s1.INIT=4'hE;
  LUT2 n1497_s1 (
    .F(n1497_4),
    .I0(n1481_10),
    .I1(n1497_5) 
);
defparam n1497_s1.INIT=4'hE;
  LUT4 n1498_s1 (
    .F(n1498_4),
    .I0(n1491_13),
    .I1(ff_pattern3[3]),
    .I2(n1490_12),
    .I3(n1498_5) 
);
defparam n1498_s1.INIT=16'hFFF8;
  LUT4 n1499_s1 (
    .F(n1499_4),
    .I0(n1491_13),
    .I1(ff_pattern3[2]),
    .I2(n1483_13),
    .I3(n1499_5) 
);
defparam n1499_s1.INIT=16'hFFF8;
  LUT2 n1502_s1 (
    .F(n1502_4),
    .I0(n1478_12),
    .I1(n1502_5) 
);
defparam n1502_s1.INIT=4'hE;
  LUT2 n1503_s1 (
    .F(n1503_4),
    .I0(n1479_10),
    .I1(n1503_5) 
);
defparam n1503_s1.INIT=4'hE;
  LUT2 n1504_s1 (
    .F(n1504_4),
    .I0(n1480_10),
    .I1(n1504_5) 
);
defparam n1504_s1.INIT=4'hE;
  LUT2 n1505_s1 (
    .F(n1505_4),
    .I0(n1481_10),
    .I1(n1505_5) 
);
defparam n1505_s1.INIT=4'hE;
  LUT2 n1510_s1 (
    .F(n1510_4),
    .I0(n1478_12),
    .I1(n1510_5) 
);
defparam n1510_s1.INIT=4'hE;
  LUT2 n1511_s1 (
    .F(n1511_4),
    .I0(n1479_10),
    .I1(n1511_5) 
);
defparam n1511_s1.INIT=4'hE;
  LUT2 n1512_s1 (
    .F(n1512_4),
    .I0(n1480_10),
    .I1(n1512_5) 
);
defparam n1512_s1.INIT=4'hE;
  LUT2 n1513_s1 (
    .F(n1513_4),
    .I0(n1481_10),
    .I1(n1513_5) 
);
defparam n1513_s1.INIT=4'hE;
  LUT3 n1514_s1 (
    .F(n1514_4),
    .I0(n1514_5),
    .I1(n1514_15),
    .I2(n1490_12) 
);
defparam n1514_s1.INIT=8'hF4;
  LUT4 n1515_s1 (
    .F(n1515_4),
    .I0(n1515_5),
    .I1(n1515_6),
    .I2(n1515_14),
    .I3(n1483_13) 
);
defparam n1515_s1.INIT=16'hFF70;
  LUT2 n1518_s1 (
    .F(n1518_4),
    .I0(n1478_12),
    .I1(n1518_5) 
);
defparam n1518_s1.INIT=4'hE;
  LUT2 n1519_s1 (
    .F(n1519_4),
    .I0(n1479_10),
    .I1(n1519_5) 
);
defparam n1519_s1.INIT=4'hE;
  LUT2 n1520_s1 (
    .F(n1520_4),
    .I0(n1480_10),
    .I1(n1520_5) 
);
defparam n1520_s1.INIT=4'hE;
  LUT2 n1521_s1 (
    .F(n1521_4),
    .I0(n1481_10),
    .I1(n1521_5) 
);
defparam n1521_s1.INIT=4'hE;
  LUT4 n1522_s1 (
    .F(n1522_4),
    .I0(n1522_5),
    .I1(n1522_6),
    .I2(n1522_10),
    .I3(n1490_12) 
);
defparam n1522_s1.INIT=16'hFFB0;
  LUT3 n1751_s0 (
    .F(n1751_3),
    .I0(n1751_4),
    .I1(n1751_7),
    .I2(reg_display_on) 
);
defparam n1751_s0.INIT=8'hD0;
  LUT3 n1800_s2 (
    .F(n1800_5),
    .I0(ff_pattern0[3]),
    .I1(ff_pattern0[7]),
    .I2(n1800_8) 
);
defparam n1800_s2.INIT=8'hCA;
  LUT3 n1801_s1 (
    .F(n1801_4),
    .I0(ff_pattern0[2]),
    .I1(ff_pattern0[6]),
    .I2(n1800_8) 
);
defparam n1801_s1.INIT=8'hCA;
  LUT3 n1802_s1 (
    .F(n1802_4),
    .I0(ff_pattern0[1]),
    .I1(ff_pattern0[5]),
    .I2(n1800_8) 
);
defparam n1802_s1.INIT=8'hCA;
  LUT3 n1803_s1 (
    .F(n1803_4),
    .I0(ff_pattern0[0]),
    .I1(ff_pattern0[4]),
    .I2(n1800_8) 
);
defparam n1803_s1.INIT=8'hCA;
  LUT3 n827_s21 (
    .F(n827_29),
    .I0(n827_34),
    .I1(n803_9),
    .I2(n827_31) 
);
defparam n827_s21.INIT=8'h8F;
  LUT4 n828_s21 (
    .F(n828_29),
    .I0(n827_34),
    .I1(n804_9),
    .I2(n828_33),
    .I3(n828_31) 
);
defparam n828_s21.INIT=16'hFFF8;
  LUT3 n829_s21 (
    .F(n829_29),
    .I0(n827_34),
    .I1(n805_9),
    .I2(n829_30) 
);
defparam n829_s21.INIT=8'h8F;
  LUT3 n830_s21 (
    .F(n830_29),
    .I0(n827_34),
    .I1(n806_9),
    .I2(n830_30) 
);
defparam n830_s21.INIT=8'h8F;
  LUT4 n831_s18 (
    .F(n831_22),
    .I0(n827_34),
    .I1(n807_9),
    .I2(n831_23),
    .I3(n831_24) 
);
defparam n831_s18.INIT=16'h0D00;
  LUT4 n832_s18 (
    .F(n832_22),
    .I0(n827_34),
    .I1(n808_9),
    .I2(n832_23),
    .I3(n832_24) 
);
defparam n832_s18.INIT=16'h0D00;
  LUT4 n833_s18 (
    .F(n833_22),
    .I0(n827_34),
    .I1(n809_9),
    .I2(n833_23),
    .I3(n833_24) 
);
defparam n833_s18.INIT=16'h0D00;
  LUT4 n834_s18 (
    .F(n834_22),
    .I0(n827_34),
    .I1(n810_9),
    .I2(n834_23),
    .I3(n834_24) 
);
defparam n834_s18.INIT=16'h0D00;
  LUT4 n835_s24 (
    .F(n835_30),
    .I0(n835_31),
    .I1(ff_next_vram4[7]),
    .I2(n835_32),
    .I3(n835_33) 
);
defparam n835_s24.INIT=16'hFFF8;
  LUT4 n836_s23 (
    .F(n836_29),
    .I0(n835_31),
    .I1(ff_next_vram4[6]),
    .I2(n836_30),
    .I3(n836_31) 
);
defparam n836_s23.INIT=16'hFFF8;
  LUT4 n837_s23 (
    .F(n837_29),
    .I0(n835_31),
    .I1(ff_next_vram4[5]),
    .I2(n837_30),
    .I3(n837_31) 
);
defparam n837_s23.INIT=16'hFFF8;
  LUT4 n838_s23 (
    .F(n838_29),
    .I0(n835_31),
    .I1(ff_next_vram4[4]),
    .I2(n838_30),
    .I3(n838_31) 
);
defparam n838_s23.INIT=16'hFFF8;
  LUT4 n851_s19 (
    .F(n851_25),
    .I0(ff_next_vram6[7]),
    .I1(n851_34),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(n551_30) 
);
defparam n851_s19.INIT=16'hF888;
  LUT4 n852_s19 (
    .F(n852_25),
    .I0(ff_next_vram6[6]),
    .I1(n851_34),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(n551_30) 
);
defparam n852_s19.INIT=16'hF888;
  LUT4 n853_s19 (
    .F(n853_25),
    .I0(ff_next_vram6[5]),
    .I1(n851_34),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(n551_30) 
);
defparam n853_s19.INIT=16'hF888;
  LUT4 n854_s19 (
    .F(n854_25),
    .I0(ff_next_vram6[4]),
    .I1(n851_34),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(n551_30) 
);
defparam n854_s19.INIT=16'hF888;
  LUT3 n855_s22 (
    .F(n855_26),
    .I0(w_screen_mode_vram_rdata[27]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(n551_30) 
);
defparam n855_s22.INIT=8'hAC;
  LUT3 n856_s20 (
    .F(n856_24),
    .I0(w_screen_mode_vram_rdata[26]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(n551_30) 
);
defparam n856_s20.INIT=8'hAC;
  LUT3 n857_s20 (
    .F(n857_24),
    .I0(w_screen_mode_vram_rdata[25]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(n551_30) 
);
defparam n857_s20.INIT=8'hAC;
  LUT3 n858_s20 (
    .F(n858_24),
    .I0(w_screen_mode_vram_rdata[24]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(n551_30) 
);
defparam n858_s20.INIT=8'hAC;
  LUT4 n1097_s13 (
    .F(n1097_17),
    .I0(n1097_18),
    .I1(n1097_19),
    .I2(n1097_20),
    .I3(ff_phase[2]) 
);
defparam n1097_s13.INIT=16'h0FBB;
  LUT4 n1098_s12 (
    .F(n1098_16),
    .I0(n1098_17),
    .I1(n1098_18),
    .I2(n1098_19),
    .I3(ff_phase[2]) 
);
defparam n1098_s12.INIT=16'h0FBB;
  LUT3 n1099_s12 (
    .F(n1099_16),
    .I0(n1099_17),
    .I1(n1099_18),
    .I2(n1099_19) 
);
defparam n1099_s12.INIT=8'h01;
  LUT3 n1100_s12 (
    .F(n1100_16),
    .I0(n1100_17),
    .I1(n1100_18),
    .I2(n1100_19) 
);
defparam n1100_s12.INIT=8'h01;
  LUT4 n1101_s14 (
    .F(n1101_18),
    .I0(n851_34),
    .I1(n807_9),
    .I2(n1101_19),
    .I3(n1101_20) 
);
defparam n1101_s14.INIT=16'h8F00;
  LUT4 n1102_s14 (
    .F(n1102_18),
    .I0(n851_34),
    .I1(n808_9),
    .I2(n1102_19),
    .I3(n1102_20) 
);
defparam n1102_s14.INIT=16'h8F00;
  LUT4 n1103_s14 (
    .F(n1103_18),
    .I0(n1103_19),
    .I1(n1103_20),
    .I2(n1103_21),
    .I3(ff_phase[2]) 
);
defparam n1103_s14.INIT=16'h0FEE;
  LUT4 n1104_s14 (
    .F(n1104_18),
    .I0(n851_34),
    .I1(n810_9),
    .I2(n1104_19),
    .I3(n1104_20) 
);
defparam n1104_s14.INIT=16'h008F;
  LUT3 n1105_s13 (
    .F(n1105_17),
    .I0(n1105_18),
    .I1(n1105_19),
    .I2(ff_phase[2]) 
);
defparam n1105_s13.INIT=8'h35;
  LUT3 n1106_s13 (
    .F(n1106_17),
    .I0(n1106_18),
    .I1(n1106_19),
    .I2(ff_phase[2]) 
);
defparam n1106_s13.INIT=8'h35;
  LUT3 n1107_s13 (
    .F(n1107_17),
    .I0(n1107_18),
    .I1(n1107_19),
    .I2(ff_phase[2]) 
);
defparam n1107_s13.INIT=8'h35;
  LUT3 n1108_s13 (
    .F(n1108_17),
    .I0(n1108_18),
    .I1(n1108_19),
    .I2(ff_phase[2]) 
);
defparam n1108_s13.INIT=8'h35;
  LUT3 n1109_s14 (
    .F(n1109_18),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(n1109_19),
    .I2(ff_phase[2]) 
);
defparam n1109_s14.INIT=8'hCA;
  LUT3 n1110_s13 (
    .F(n1110_17),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(n1110_18),
    .I2(ff_phase[2]) 
);
defparam n1110_s13.INIT=8'hCA;
  LUT3 n1111_s13 (
    .F(n1111_17),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(n1111_18),
    .I2(ff_phase[2]) 
);
defparam n1111_s13.INIT=8'hCA;
  LUT3 n1112_s13 (
    .F(n1112_17),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(n1112_18),
    .I2(ff_phase[2]) 
);
defparam n1112_s13.INIT=8'hCA;
  LUT4 n1113_s9 (
    .F(n1113_13),
    .I0(n1113_14),
    .I1(ff_next_vram5[7]),
    .I2(n1113_17),
    .I3(ff_phase[1]) 
);
defparam n1113_s9.INIT=16'h4F44;
  LUT4 n1114_s9 (
    .F(n1114_13),
    .I0(n1113_14),
    .I1(ff_next_vram5[6]),
    .I2(n1114_16),
    .I3(ff_phase[1]) 
);
defparam n1114_s9.INIT=16'h4F44;
  LUT4 n1115_s9 (
    .F(n1115_13),
    .I0(n1113_14),
    .I1(ff_next_vram5[5]),
    .I2(n1115_16),
    .I3(ff_phase[1]) 
);
defparam n1115_s9.INIT=16'h4F44;
  LUT4 n1116_s9 (
    .F(n1116_13),
    .I0(n1113_14),
    .I1(ff_next_vram5[4]),
    .I2(n1116_16),
    .I3(ff_phase[1]) 
);
defparam n1116_s9.INIT=16'h4F44;
  LUT4 n1117_s9 (
    .F(n1117_13),
    .I0(n551_30),
    .I1(n1117_14),
    .I2(ff_phase[1]),
    .I3(w_screen_mode_vram_rdata[19]) 
);
defparam n1117_s9.INIT=16'hBF30;
  LUT4 n1118_s9 (
    .F(n1118_13),
    .I0(n1118_16),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(n551_30),
    .I3(ff_phase[1]) 
);
defparam n1118_s9.INIT=16'hCACC;
  LUT4 n1119_s9 (
    .F(n1119_13),
    .I0(n551_30),
    .I1(n1119_14),
    .I2(ff_phase[1]),
    .I3(w_screen_mode_vram_rdata[17]) 
);
defparam n1119_s9.INIT=16'hBF30;
  LUT4 n1120_s9 (
    .F(n1120_13),
    .I0(n1120_16),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(n551_30),
    .I3(ff_phase[1]) 
);
defparam n1120_s9.INIT=16'hCACC;
  LUT3 n1121_s10 (
    .F(n1121_14),
    .I0(n1121_15),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(ff_phase[1]) 
);
defparam n1121_s10.INIT=8'hC5;
  LUT3 n1122_s10 (
    .F(n1122_14),
    .I0(n1122_15),
    .I1(w_screen_mode_vram_rdata[6]),
    .I2(ff_phase[1]) 
);
defparam n1122_s10.INIT=8'hC5;
  LUT3 n1123_s10 (
    .F(n1123_14),
    .I0(n1123_15),
    .I1(w_screen_mode_vram_rdata[5]),
    .I2(ff_phase[1]) 
);
defparam n1123_s10.INIT=8'hC5;
  LUT3 n1124_s10 (
    .F(n1124_14),
    .I0(n1124_15),
    .I1(w_screen_mode_vram_rdata[4]),
    .I2(ff_phase[1]) 
);
defparam n1124_s10.INIT=8'hC5;
  LUT4 n1129_s10 (
    .F(n1129_14),
    .I0(ff_next_vram7[7]),
    .I1(n851_34),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(ff_phase[1]) 
);
defparam n1129_s10.INIT=16'hF088;
  LUT4 n1130_s10 (
    .F(n1130_14),
    .I0(ff_next_vram7[6]),
    .I1(n851_34),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(ff_phase[1]) 
);
defparam n1130_s10.INIT=16'hF088;
  LUT4 n1131_s10 (
    .F(n1131_14),
    .I0(ff_next_vram7[5]),
    .I1(n851_34),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(ff_phase[1]) 
);
defparam n1131_s10.INIT=16'hF088;
  LUT4 n1132_s10 (
    .F(n1132_14),
    .I0(ff_next_vram7[4]),
    .I1(n851_34),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(ff_phase[1]) 
);
defparam n1132_s10.INIT=16'hF088;
  LUT4 n1470_s21 (
    .F(n1470_29),
    .I0(n1470_30),
    .I1(n1470_31),
    .I2(n1470_34),
    .I3(n1482_13) 
);
defparam n1470_s21.INIT=16'hFAFC;
  LUT4 n1471_s21 (
    .F(n1471_29),
    .I0(n1471_30),
    .I1(n1471_31),
    .I2(n1471_34),
    .I3(n1482_13) 
);
defparam n1471_s21.INIT=16'hFAFC;
  LUT4 n1472_s21 (
    .F(n1472_29),
    .I0(n1472_30),
    .I1(n1472_31),
    .I2(n1472_34),
    .I3(n1482_13) 
);
defparam n1472_s21.INIT=16'hFAFC;
  LUT4 n1473_s21 (
    .F(n1473_29),
    .I0(n1473_30),
    .I1(n1473_31),
    .I2(n1473_34),
    .I3(n1482_13) 
);
defparam n1473_s21.INIT=16'hFAFC;
  LUT4 n1474_s19 (
    .F(n1474_23),
    .I0(n1474_24),
    .I1(reg_backdrop_color[3]),
    .I2(n1474_25),
    .I3(n1482_13) 
);
defparam n1474_s19.INIT=16'h0F44;
  LUT4 n1475_s19 (
    .F(n1475_23),
    .I0(n1475_24),
    .I1(n1475_25),
    .I2(n1482_13),
    .I3(n1475_30) 
);
defparam n1475_s19.INIT=16'hDF50;
  LUT4 n1476_s19 (
    .F(n1476_23),
    .I0(n1476_24),
    .I1(n1476_25),
    .I2(reg_backdrop_color[1]),
    .I3(n1482_13) 
);
defparam n1476_s19.INIT=16'hBBF0;
  LUT4 n1477_s19 (
    .F(n1477_23),
    .I0(n1477_24),
    .I1(n1477_25),
    .I2(reg_backdrop_color[0]),
    .I3(n1482_13) 
);
defparam n1477_s19.INIT=16'hBBF0;
  LUT2 ff_next_vram6_3_s4 (
    .F(ff_next_vram6_3_8),
    .I0(n851_34),
    .I1(ff_next_vram6_7_9) 
);
defparam ff_next_vram6_3_s4.INIT=4'h4;
  LUT2 ff_screen_h_in_active_s4 (
    .F(ff_screen_h_in_active_9),
    .I0(n256_9),
    .I1(ff_screen_h_in_active_10) 
);
defparam ff_screen_h_in_active_s4.INIT=4'hD;
  LUT4 n728_s6 (
    .F(n728_10),
    .I0(n728_24),
    .I1(n728_20),
    .I2(reg_pattern_generator_table_base[16]),
    .I3(n728_13) 
);
defparam n728_s6.INIT=16'hB0FF;
  LUT2 n729_s6 (
    .F(n729_10),
    .I0(n729_11),
    .I1(n729_12) 
);
defparam n729_s6.INIT=4'h7;
  LUT4 n730_s6 (
    .F(n730_10),
    .I0(n728_24),
    .I1(n728_20),
    .I2(reg_pattern_generator_table_base[14]),
    .I3(n730_11) 
);
defparam n730_s6.INIT=16'hB0FF;
  LUT4 n731_s6 (
    .F(n731_10),
    .I0(n731_11),
    .I1(n731_20),
    .I2(n731_13),
    .I3(n731_14) 
);
defparam n731_s6.INIT=16'hF4FF;
  LUT4 n732_s6 (
    .F(n732_10),
    .I0(n732_11),
    .I1(reg_pattern_generator_table_base[12]),
    .I2(n732_12),
    .I3(n732_13) 
);
defparam n732_s6.INIT=16'hF4FF;
  LUT4 n733_s6 (
    .F(n733_10),
    .I0(n733_11),
    .I1(reg_pattern_generator_table_base[11]),
    .I2(n733_12),
    .I3(n733_13) 
);
defparam n733_s6.INIT=16'hFFF4;
  LUT4 n734_s6 (
    .F(n734_10),
    .I0(n734_11),
    .I1(n734_12),
    .I2(n731_20),
    .I3(n734_13) 
);
defparam n734_s6.INIT=16'hB0FF;
  LUT3 n735_s6 (
    .F(n735_10),
    .I0(n735_11),
    .I1(ff_next_vram0_7_9),
    .I2(n735_12) 
);
defparam n735_s6.INIT=8'h4F;
  LUT4 n736_s6 (
    .F(n736_10),
    .I0(n736_11),
    .I1(n736_12),
    .I2(ff_next_vram0_7_9),
    .I3(n736_13) 
);
defparam n736_s6.INIT=16'hB0FF;
  LUT4 n737_s6 (
    .F(n737_10),
    .I0(n737_11),
    .I1(n737_12),
    .I2(ff_next_vram0_7_9),
    .I3(n737_13) 
);
defparam n737_s6.INIT=16'hB0FF;
  LUT3 n738_s6 (
    .F(n738_10),
    .I0(n738_11),
    .I1(n738_12),
    .I2(n738_13) 
);
defparam n738_s6.INIT=8'hEF;
  LUT4 n739_s6 (
    .F(n739_10),
    .I0(n739_11),
    .I1(ff_next_vram0[2]),
    .I2(n739_12),
    .I3(n739_13) 
);
defparam n739_s6.INIT=16'hF4FF;
  LUT4 n740_s6 (
    .F(n740_10),
    .I0(n740_11),
    .I1(n731_20),
    .I2(n740_12),
    .I3(n740_13) 
);
defparam n740_s6.INIT=16'hF4FF;
  LUT4 n741_s6 (
    .F(n741_10),
    .I0(n741_11),
    .I1(n731_20),
    .I2(n741_12),
    .I3(n741_13) 
);
defparam n741_s6.INIT=16'hF4FF;
  LUT4 n742_s6 (
    .F(n742_10),
    .I0(n742_11),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n742_12),
    .I3(n742_13) 
);
defparam n742_s6.INIT=16'hFFF4;
  LUT4 n743_s6 (
    .F(n743_10),
    .I0(n742_11),
    .I1(w_pixel_pos_y_Z[1]),
    .I2(n743_11),
    .I3(n743_12) 
);
defparam n743_s6.INIT=16'hFFF4;
  LUT4 n744_s6 (
    .F(n744_10),
    .I0(n744_11),
    .I1(n744_19),
    .I2(n744_13),
    .I3(n744_14) 
);
defparam n744_s6.INIT=16'hF4FF;
  LUT4 n551_s22 (
    .F(n551_30),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]),
    .I3(reg_screen_mode[4]) 
);
defparam n551_s22.INIT=16'h1000;
  LUT3 ff_next_vram7_3_s2 (
    .F(ff_next_vram7_3_7),
    .I0(n551_30),
    .I1(ff_phase[1]),
    .I2(ff_next_vram5_3_8) 
);
defparam ff_next_vram7_3_s2.INIT=8'hB0;
  LUT3 ff_next_vram3_7_s3 (
    .F(ff_next_vram3_7_8),
    .I0(ff_next_vram3_7_12),
    .I1(ff_phase[2]),
    .I2(ff_next_vram3_7_10) 
);
defparam ff_next_vram3_7_s3.INIT=8'hE0;
  LUT4 ff_next_vram3_3_s3 (
    .F(ff_next_vram3_3_8),
    .I0(ff_next_vram1_3_11),
    .I1(ff_next_vram3_3_9),
    .I2(ff_phase[2]),
    .I3(ff_next_vram3_7_10) 
);
defparam ff_next_vram3_3_s3.INIT=16'hF400;
  LUT2 ff_next_vram4_7_s3 (
    .F(ff_next_vram4_7_7),
    .I0(ff_next_vram4_7_8),
    .I1(ff_next_vram0_7_11) 
);
defparam ff_next_vram4_7_s3.INIT=4'h4;
  LUT4 ff_next_vram5_7_s3 (
    .F(ff_next_vram5_7_8),
    .I0(w_screen_mode[3]),
    .I1(ff_next_vram1_7_10),
    .I2(ff_phase[1]),
    .I3(ff_next_vram5_7_11) 
);
defparam ff_next_vram5_7_s3.INIT=16'hF400;
  LUT3 ff_next_vram5_3_s3 (
    .F(ff_next_vram5_3_8),
    .I0(ff_next_vram5_3_9),
    .I1(ff_phase[1]),
    .I2(ff_next_vram5_7_11) 
);
defparam ff_next_vram5_3_s3.INIT=8'hE0;
  LUT4 n180_s2 (
    .F(n180_7),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[0]),
    .I2(n182_8),
    .I3(ff_pos_x[2]) 
);
defparam n180_s2.INIT=16'h0708;
  LUT4 n179_s2 (
    .F(n179_7),
    .I0(ff_pos_x[0]),
    .I1(n179_8),
    .I2(n182_8),
    .I3(ff_pos_x[3]) 
);
defparam n179_s2.INIT=16'h0708;
  LUT4 n177_s2 (
    .F(n177_7),
    .I0(ff_pos_x[4]),
    .I1(n178_10),
    .I2(n182_8),
    .I3(ff_pos_x[5]) 
);
defparam n177_s2.INIT=16'h0708;
  LUT3 n1799_s2 (
    .F(n1799_7),
    .I0(n1799_10),
    .I1(n2015_8),
    .I2(ff_pattern0[4]) 
);
defparam n1799_s2.INIT=8'h40;
  LUT3 n1798_s2 (
    .F(n1798_7),
    .I0(n1799_10),
    .I1(n2015_8),
    .I2(ff_pattern0[5]) 
);
defparam n1798_s2.INIT=8'h40;
  LUT3 n1797_s2 (
    .F(n1797_7),
    .I0(n1799_10),
    .I1(n2015_8),
    .I2(ff_pattern0[6]) 
);
defparam n1797_s2.INIT=8'h40;
  LUT3 n1796_s2 (
    .F(n1796_7),
    .I0(n1799_10),
    .I1(n2015_8),
    .I2(ff_pattern0[7]) 
);
defparam n1796_s2.INIT=8'h40;
  LUT4 n545_s1 (
    .F(n545_6),
    .I0(w_sprite_mode2_11),
    .I1(ff_next_vram2_7_10),
    .I2(w_screen_mode[3]),
    .I3(n545_7) 
);
defparam n545_s1.INIT=16'hFE00;
  LUT2 n138_s3 (
    .F(n138_8),
    .I0(ff_phase[0]),
    .I1(n138_9) 
);
defparam n138_s3.INIT=4'h1;
  LUT3 n137_s2 (
    .F(n137_7),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(n138_9) 
);
defparam n137_s2.INIT=8'h06;
  LUT4 n136_s2 (
    .F(n136_7),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(n138_9) 
);
defparam n136_s2.INIT=16'h0078;
  LUT4 n256_s4 (
    .F(n256_9),
    .I0(n40_8),
    .I1(n256_10),
    .I2(n507_5),
    .I3(n256_11) 
);
defparam n256_s4.INIT=16'h35FF;
  LUT4 w_screen_mode_3_s0 (
    .F(w_screen_mode_3_3),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[3]) 
);
defparam w_screen_mode_3_s0.INIT=16'h0100;
  LUT4 w_screen_mode_3_s1 (
    .F(w_screen_mode_3_4),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[1]) 
);
defparam w_screen_mode_3_s1.INIT=16'h0100;
  LUT2 n2015_s2 (
    .F(n2015_5),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]) 
);
defparam n2015_s2.INIT=4'h8;
  LUT4 n1478_s3 (
    .F(n1478_6),
    .I0(n1478_7),
    .I1(ff_pattern1[7]),
    .I2(n1478_10),
    .I3(n1484_6) 
);
defparam n1478_s3.INIT=16'h5C00;
  LUT4 n1479_s3 (
    .F(n1479_6),
    .I0(n1479_7),
    .I1(ff_pattern1[6]),
    .I2(n1478_10),
    .I3(n1484_6) 
);
defparam n1479_s3.INIT=16'h5C00;
  LUT4 n1480_s3 (
    .F(n1480_6),
    .I0(n1480_7),
    .I1(ff_pattern1[5]),
    .I2(n1478_10),
    .I3(n1484_6) 
);
defparam n1480_s3.INIT=16'h5C00;
  LUT4 n1481_s3 (
    .F(n1481_6),
    .I0(n1481_7),
    .I1(ff_pattern1[4]),
    .I2(n1478_10),
    .I3(n1484_6) 
);
defparam n1481_s3.INIT=16'h5C00;
  LUT4 n1482_s2 (
    .F(n1482_5),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(n1482_9),
    .I3(w_screen_mode[3]) 
);
defparam n1482_s2.INIT=16'h5300;
  LUT4 n1482_s3 (
    .F(n1482_6),
    .I0(w_screen_mode[3]),
    .I1(n1482_10),
    .I2(ff_next_vram0[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1482_s3.INIT=16'hF0EE;
  LUT4 n1482_s5 (
    .F(n1482_8),
    .I0(n1478_10),
    .I1(n1484_6),
    .I2(ff_pattern1[3]),
    .I3(n1490_12) 
);
defparam n1482_s5.INIT=16'h00BF;
  LUT4 n1483_s3 (
    .F(n1483_6),
    .I0(n1483_7),
    .I1(n1483_8),
    .I2(n1478_10),
    .I3(n1483_11) 
);
defparam n1483_s3.INIT=16'hBF00;
  LUT4 n1484_s2 (
    .F(n1484_5),
    .I0(n1484_7),
    .I1(n1484_8),
    .I2(ff_pattern1[1]),
    .I3(n1478_10) 
);
defparam n1484_s2.INIT=16'hBB0F;
  LUT2 n1484_s3 (
    .F(n1484_6),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active) 
);
defparam n1484_s3.INIT=4'h8;
  LUT4 n1485_s2 (
    .F(n1485_5),
    .I0(n1485_6),
    .I1(n1485_7),
    .I2(ff_pattern1[0]),
    .I3(n1478_10) 
);
defparam n1485_s2.INIT=16'hEEF0;
  LUT4 n1486_s2 (
    .F(n1486_5),
    .I0(n1486_6),
    .I1(ff_pattern2[7]),
    .I2(n1478_10),
    .I3(n1484_6) 
);
defparam n1486_s2.INIT=16'h5C00;
  LUT4 n1487_s2 (
    .F(n1487_5),
    .I0(n1487_6),
    .I1(ff_pattern2[6]),
    .I2(n1478_10),
    .I3(n1484_6) 
);
defparam n1487_s2.INIT=16'h5C00;
  LUT4 n1488_s2 (
    .F(n1488_5),
    .I0(n1488_6),
    .I1(ff_pattern2[5]),
    .I2(n1478_10),
    .I3(n1484_6) 
);
defparam n1488_s2.INIT=16'h5C00;
  LUT4 n1489_s2 (
    .F(n1489_5),
    .I0(n1489_6),
    .I1(ff_pattern2[4]),
    .I2(n1478_10),
    .I3(n1484_6) 
);
defparam n1489_s2.INIT=16'h5C00;
  LUT4 n1490_s3 (
    .F(n1490_6),
    .I0(n1490_7),
    .I1(ff_pattern2[3]),
    .I2(n1478_10),
    .I3(n1484_6) 
);
defparam n1490_s3.INIT=16'hAC00;
  LUT4 n1491_s3 (
    .F(n1491_6),
    .I0(n1491_7),
    .I1(n1491_11),
    .I2(w_screen_mode[3]),
    .I3(n1482_13) 
);
defparam n1491_s3.INIT=16'hCA00;
  LUT4 n1492_s2 (
    .F(n1492_5),
    .I0(n1492_8),
    .I1(ff_next_vram1[1]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1492_s2.INIT=16'h0305;
  LUT4 n1492_s3 (
    .F(n1492_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1492_9),
    .I3(w_screen_mode[3]) 
);
defparam n1492_s3.INIT=16'h3500;
  LUT4 n1492_s4 (
    .F(n1492_7),
    .I0(ff_pattern2[1]),
    .I1(n1478_10),
    .I2(reg_backdrop_color[1]),
    .I3(n1484_6) 
);
defparam n1492_s4.INIT=16'hEEF0;
  LUT4 n1493_s2 (
    .F(n1493_5),
    .I0(n1493_8),
    .I1(ff_next_vram1[0]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1493_s2.INIT=16'h0305;
  LUT4 n1493_s3 (
    .F(n1493_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1492_9),
    .I3(w_screen_mode[3]) 
);
defparam n1493_s3.INIT=16'h3500;
  LUT4 n1493_s4 (
    .F(n1493_7),
    .I0(ff_pattern2[0]),
    .I1(n1478_10),
    .I2(reg_backdrop_color[0]),
    .I3(n1484_6) 
);
defparam n1493_s4.INIT=16'hEEF0;
  LUT4 n1494_s2 (
    .F(n1494_5),
    .I0(n1494_6),
    .I1(ff_pattern3[7]),
    .I2(n1478_10),
    .I3(n1484_6) 
);
defparam n1494_s2.INIT=16'h5C00;
  LUT4 n1495_s2 (
    .F(n1495_5),
    .I0(n1495_6),
    .I1(ff_pattern3[6]),
    .I2(n1478_10),
    .I3(n1484_6) 
);
defparam n1495_s2.INIT=16'h5C00;
  LUT4 n1496_s2 (
    .F(n1496_5),
    .I0(n1496_10),
    .I1(ff_pattern3[5]),
    .I2(n1478_10),
    .I3(n1484_6) 
);
defparam n1496_s2.INIT=16'h5C00;
  LUT4 n1497_s2 (
    .F(n1497_5),
    .I0(n1497_10),
    .I1(ff_pattern3[4]),
    .I2(n1478_10),
    .I3(n1484_6) 
);
defparam n1497_s2.INIT=16'h5C00;
  LUT4 n1498_s2 (
    .F(n1498_5),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(n1498_6),
    .I3(n1482_13) 
);
defparam n1498_s2.INIT=16'hCA00;
  LUT4 n1499_s2 (
    .F(n1499_5),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(n1498_6),
    .I3(n1482_13) 
);
defparam n1499_s2.INIT=16'hCA00;
  LUT3 n1500_s2 (
    .F(n1500_5),
    .I0(n1500_6),
    .I1(ff_pattern3[1]),
    .I2(n1478_10) 
);
defparam n1500_s2.INIT=8'hAC;
  LUT3 n1501_s2 (
    .F(n1501_5),
    .I0(n1501_6),
    .I1(ff_pattern3[0]),
    .I2(n1478_10) 
);
defparam n1501_s2.INIT=8'hAC;
  LUT4 n1502_s2 (
    .F(n1502_5),
    .I0(n1502_6),
    .I1(ff_pattern4[7]),
    .I2(n1478_10),
    .I3(n1484_6) 
);
defparam n1502_s2.INIT=16'h5C00;
  LUT4 n1503_s2 (
    .F(n1503_5),
    .I0(n1503_6),
    .I1(ff_pattern4[6]),
    .I2(n1478_10),
    .I3(n1484_6) 
);
defparam n1503_s2.INIT=16'h5C00;
  LUT4 n1504_s2 (
    .F(n1504_5),
    .I0(n1504_6),
    .I1(ff_pattern4[5]),
    .I2(n1478_10),
    .I3(n1484_6) 
);
defparam n1504_s2.INIT=16'h5C00;
  LUT4 n1505_s2 (
    .F(n1505_5),
    .I0(n1505_6),
    .I1(ff_pattern4[4]),
    .I2(n1478_10),
    .I3(n1484_6) 
);
defparam n1505_s2.INIT=16'h5C00;
  LUT4 n1506_s2 (
    .F(n1506_5),
    .I0(n1506_6),
    .I1(n1506_7),
    .I2(ff_pattern4[3]),
    .I3(n1478_10) 
);
defparam n1506_s2.INIT=16'hEEF0;
  LUT4 n1507_s2 (
    .F(n1507_5),
    .I0(n1507_6),
    .I1(n1507_7),
    .I2(ff_pattern4[2]),
    .I3(n1478_10) 
);
defparam n1507_s2.INIT=16'h77F0;
  LUT4 n1508_s2 (
    .F(n1508_5),
    .I0(n1508_6),
    .I1(n1508_7),
    .I2(ff_pattern4[1]),
    .I3(n1478_10) 
);
defparam n1508_s2.INIT=16'hEEF0;
  LUT4 n1509_s2 (
    .F(n1509_5),
    .I0(n1509_6),
    .I1(n1509_7),
    .I2(ff_pattern4[0]),
    .I3(n1478_10) 
);
defparam n1509_s2.INIT=16'h77F0;
  LUT4 n1510_s2 (
    .F(n1510_5),
    .I0(n1510_6),
    .I1(ff_pattern5[7]),
    .I2(n1478_10),
    .I3(n1484_6) 
);
defparam n1510_s2.INIT=16'h5C00;
  LUT4 n1511_s2 (
    .F(n1511_5),
    .I0(n1511_6),
    .I1(ff_pattern5[6]),
    .I2(n1478_10),
    .I3(n1484_6) 
);
defparam n1511_s2.INIT=16'h5C00;
  LUT4 n1512_s2 (
    .F(n1512_5),
    .I0(n1512_6),
    .I1(ff_pattern5[5]),
    .I2(n1478_10),
    .I3(n1484_6) 
);
defparam n1512_s2.INIT=16'h5C00;
  LUT4 n1513_s2 (
    .F(n1513_5),
    .I0(n1513_6),
    .I1(ff_pattern5[4]),
    .I2(n1478_10),
    .I3(n1484_6) 
);
defparam n1513_s2.INIT=16'h5C00;
  LUT4 n1514_s2 (
    .F(n1514_5),
    .I0(n1514_13),
    .I1(n1514_8),
    .I2(n1514_9),
    .I3(n1514_10) 
);
defparam n1514_s2.INIT=16'h7000;
  LUT4 n1515_s2 (
    .F(n1515_5),
    .I0(n1515_16),
    .I1(n1515_9),
    .I2(n1515_10),
    .I3(n1514_13) 
);
defparam n1515_s2.INIT=16'h0EEE;
  LUT3 n1515_s3 (
    .F(n1515_6),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram4[2]),
    .I2(n1478_10) 
);
defparam n1515_s3.INIT=8'h70;
  LUT4 n1516_s2 (
    .F(n1516_5),
    .I0(n1516_6),
    .I1(n1516_7),
    .I2(ff_pattern5[1]),
    .I3(n1478_10) 
);
defparam n1516_s2.INIT=16'hBBF0;
  LUT4 n1517_s2 (
    .F(n1517_5),
    .I0(n1517_6),
    .I1(n1517_7),
    .I2(ff_pattern5[0]),
    .I3(n1478_10) 
);
defparam n1517_s2.INIT=16'hBBF0;
  LUT4 n1518_s2 (
    .F(n1518_5),
    .I0(n1518_6),
    .I1(ff_pattern6[7]),
    .I2(n1478_10),
    .I3(n1484_6) 
);
defparam n1518_s2.INIT=16'h5C00;
  LUT4 n1519_s2 (
    .F(n1519_5),
    .I0(n1519_6),
    .I1(ff_pattern6[6]),
    .I2(n1478_10),
    .I3(n1484_6) 
);
defparam n1519_s2.INIT=16'h5C00;
  LUT4 n1520_s2 (
    .F(n1520_5),
    .I0(n1520_6),
    .I1(ff_pattern6[5]),
    .I2(n1478_10),
    .I3(n1484_6) 
);
defparam n1520_s2.INIT=16'h5C00;
  LUT4 n1521_s2 (
    .F(n1521_5),
    .I0(n1521_6),
    .I1(ff_pattern6[4]),
    .I2(n1478_10),
    .I3(n1484_6) 
);
defparam n1521_s2.INIT=16'h5C00;
  LUT4 n1522_s2 (
    .F(n1522_5),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[2]),
    .I3(n1514_13) 
);
defparam n1522_s2.INIT=16'hCA00;
  LUT4 n1522_s3 (
    .F(n1522_6),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram5[3]),
    .I2(n1522_8),
    .I3(n1514_9) 
);
defparam n1522_s3.INIT=16'h0700;
  LUT4 n1523_s2 (
    .F(n1523_5),
    .I0(n1523_6),
    .I1(ff_pattern6[2]),
    .I2(n1478_10),
    .I3(n1484_6) 
);
defparam n1523_s2.INIT=16'h5C00;
  LUT4 n1524_s2 (
    .F(n1524_5),
    .I0(n1524_6),
    .I1(n1524_7),
    .I2(ff_pattern6[1]),
    .I3(n1478_10) 
);
defparam n1524_s2.INIT=16'hEEF0;
  LUT4 n1525_s2 (
    .F(n1525_5),
    .I0(n1525_6),
    .I1(n1525_7),
    .I2(ff_pattern6[0]),
    .I3(n1478_10) 
);
defparam n1525_s2.INIT=16'hEEF0;
  LUT4 n1526_s2 (
    .F(n1526_5),
    .I0(n1470_34),
    .I1(n1526_6),
    .I2(ff_pattern7[7]),
    .I3(n1478_10) 
);
defparam n1526_s2.INIT=16'hEEF0;
  LUT4 n1527_s2 (
    .F(n1527_5),
    .I0(n1471_34),
    .I1(n1527_6),
    .I2(ff_pattern7[6]),
    .I3(n1478_10) 
);
defparam n1527_s2.INIT=16'hEEF0;
  LUT4 n1528_s2 (
    .F(n1528_5),
    .I0(n1472_34),
    .I1(n1528_6),
    .I2(ff_pattern7[5]),
    .I3(n1478_10) 
);
defparam n1528_s2.INIT=16'hEEF0;
  LUT4 n1529_s2 (
    .F(n1529_5),
    .I0(n1473_34),
    .I1(n1529_6),
    .I2(ff_pattern7[4]),
    .I3(n1478_10) 
);
defparam n1529_s2.INIT=16'hEEF0;
  LUT4 n1530_s2 (
    .F(n1530_5),
    .I0(n1530_6),
    .I1(n1530_7),
    .I2(ff_pattern7[3]),
    .I3(n1478_10) 
);
defparam n1530_s2.INIT=16'hBBF0;
  LUT4 n1531_s2 (
    .F(n1531_5),
    .I0(n1531_6),
    .I1(n1531_7),
    .I2(ff_pattern7[2]),
    .I3(n1478_10) 
);
defparam n1531_s2.INIT=16'hBBF0;
  LUT4 n1532_s2 (
    .F(n1532_5),
    .I0(n1532_6),
    .I1(n1476_25),
    .I2(ff_pattern7[1]),
    .I3(n1478_10) 
);
defparam n1532_s2.INIT=16'hBBF0;
  LUT4 n1533_s2 (
    .F(n1533_5),
    .I0(n1533_6),
    .I1(n1477_25),
    .I2(ff_pattern7[0]),
    .I3(n1478_10) 
);
defparam n1533_s2.INIT=16'hBBF0;
  LUT3 n1751_s1 (
    .F(n1751_4),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(reg_left_mask) 
);
defparam n1751_s1.INIT=8'h10;
  LUT4 n827_s23 (
    .F(n827_31),
    .I0(n827_32),
    .I1(n1475_25),
    .I2(w_screen_mode_vram_rdata[7]),
    .I3(n551_30) 
);
defparam n827_s23.INIT=16'h0777;
  LUT4 n828_s23 (
    .F(n828_31),
    .I0(w_screen_mode_vram_address[1]),
    .I1(n1475_25),
    .I2(n551_30),
    .I3(w_screen_mode_vram_rdata[6]) 
);
defparam n828_s23.INIT=16'hF400;
  LUT4 n829_s22 (
    .F(n829_30),
    .I0(n829_31),
    .I1(n1475_25),
    .I2(w_screen_mode_vram_rdata[5]),
    .I3(n551_30) 
);
defparam n829_s22.INIT=16'h0777;
  LUT4 n830_s22 (
    .F(n830_30),
    .I0(n830_31),
    .I1(n1475_25),
    .I2(w_screen_mode_vram_rdata[4]),
    .I3(n551_30) 
);
defparam n830_s22.INIT=16'h0777;
  LUT4 n831_s19 (
    .F(n831_23),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(n1475_25) 
);
defparam n831_s19.INIT=16'h3500;
  LUT4 n831_s20 (
    .F(n831_24),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(n551_30),
    .I2(w_screen_mode_vram_rdata[7]),
    .I3(ff_next_vram5_3_9) 
);
defparam n831_s20.INIT=16'hB0BB;
  LUT4 n832_s19 (
    .F(n832_23),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(n1475_25) 
);
defparam n832_s19.INIT=16'h3500;
  LUT4 n832_s20 (
    .F(n832_24),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(n551_30),
    .I2(w_screen_mode_vram_rdata[6]),
    .I3(ff_next_vram5_3_9) 
);
defparam n832_s20.INIT=16'hB0BB;
  LUT4 n833_s19 (
    .F(n833_23),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(n1475_25) 
);
defparam n833_s19.INIT=16'h3500;
  LUT4 n833_s20 (
    .F(n833_24),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(n551_30),
    .I2(w_screen_mode_vram_rdata[5]),
    .I3(ff_next_vram5_3_9) 
);
defparam n833_s20.INIT=16'hB0BB;
  LUT4 n834_s19 (
    .F(n834_23),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(n1475_25) 
);
defparam n834_s19.INIT=16'h3500;
  LUT4 n834_s20 (
    .F(n834_24),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(n551_30),
    .I2(w_screen_mode_vram_rdata[4]),
    .I3(ff_next_vram5_3_9) 
);
defparam n834_s20.INIT=16'hB0BB;
  LUT3 n835_s25 (
    .F(n835_31),
    .I0(w_screen_mode[3]),
    .I1(ff_next_vram2_3_10),
    .I2(ff_next_vram2_7_10) 
);
defparam n835_s25.INIT=8'h01;
  LUT2 n835_s26 (
    .F(n835_32),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(n551_30) 
);
defparam n835_s26.INIT=4'h8;
  LUT4 n835_s27 (
    .F(n835_33),
    .I0(w_screen_mode_vram_rdata[15]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(w_screen_mode[3]) 
);
defparam n835_s27.INIT=16'hCA00;
  LUT2 n836_s24 (
    .F(n836_30),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(n551_30) 
);
defparam n836_s24.INIT=4'h8;
  LUT4 n836_s25 (
    .F(n836_31),
    .I0(w_screen_mode_vram_rdata[14]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(w_screen_mode[3]) 
);
defparam n836_s25.INIT=16'hCA00;
  LUT2 n837_s24 (
    .F(n837_30),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(n551_30) 
);
defparam n837_s24.INIT=4'h8;
  LUT4 n837_s25 (
    .F(n837_31),
    .I0(w_screen_mode_vram_rdata[13]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(w_screen_mode[3]) 
);
defparam n837_s25.INIT=16'hCA00;
  LUT2 n838_s24 (
    .F(n838_30),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(n551_30) 
);
defparam n838_s24.INIT=4'h8;
  LUT4 n838_s25 (
    .F(n838_31),
    .I0(w_screen_mode_vram_rdata[12]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(w_screen_mode[3]) 
);
defparam n838_s25.INIT=16'hCA00;
  LUT4 n1097_s14 (
    .F(n1097_18),
    .I0(ff_next_vram2[7]),
    .I1(n803_9),
    .I2(ff_phase[1]),
    .I3(n851_34) 
);
defparam n1097_s14.INIT=16'hCA00;
  LUT4 n1097_s15 (
    .F(n1097_19),
    .I0(w_screen_mode_vram_rdata[15]),
    .I1(n551_30),
    .I2(n1097_21),
    .I3(ff_phase[1]) 
);
defparam n1097_s15.INIT=16'hF077;
  LUT3 n1097_s16 (
    .F(n1097_20),
    .I0(reg_text_back_color[7]),
    .I1(reg_backdrop_color[7]),
    .I2(n1097_22) 
);
defparam n1097_s16.INIT=8'h53;
  LUT4 n1098_s13 (
    .F(n1098_17),
    .I0(ff_next_vram2[6]),
    .I1(n804_9),
    .I2(ff_phase[1]),
    .I3(n851_34) 
);
defparam n1098_s13.INIT=16'hCA00;
  LUT4 n1098_s14 (
    .F(n1098_18),
    .I0(w_screen_mode_vram_rdata[14]),
    .I1(n551_30),
    .I2(n1098_20),
    .I3(ff_phase[1]) 
);
defparam n1098_s14.INIT=16'hF077;
  LUT3 n1098_s15 (
    .F(n1098_19),
    .I0(reg_text_back_color[6]),
    .I1(reg_backdrop_color[6]),
    .I2(n1097_22) 
);
defparam n1098_s15.INIT=8'h53;
  LUT3 n1099_s13 (
    .F(n1099_17),
    .I0(n851_34),
    .I1(ff_next_vram2[5]),
    .I2(n1099_23) 
);
defparam n1099_s13.INIT=8'h70;
  LUT3 n1099_s14 (
    .F(n1099_18),
    .I0(n851_34),
    .I1(n805_9),
    .I2(n1099_21) 
);
defparam n1099_s14.INIT=8'h70;
  LUT4 n1099_s15 (
    .F(n1099_19),
    .I0(reg_text_back_color[5]),
    .I1(reg_backdrop_color[5]),
    .I2(n1097_22),
    .I3(ff_phase[2]) 
);
defparam n1099_s15.INIT=16'h5300;
  LUT3 n1100_s13 (
    .F(n1100_17),
    .I0(n851_34),
    .I1(ff_next_vram2[4]),
    .I2(n1100_23) 
);
defparam n1100_s13.INIT=8'h70;
  LUT3 n1100_s14 (
    .F(n1100_18),
    .I0(n851_34),
    .I1(n806_9),
    .I2(n1100_21) 
);
defparam n1100_s14.INIT=8'h70;
  LUT4 n1100_s15 (
    .F(n1100_19),
    .I0(reg_text_back_color[4]),
    .I1(reg_backdrop_color[4]),
    .I2(n1097_22),
    .I3(ff_phase[2]) 
);
defparam n1100_s15.INIT=16'h5300;
  LUT3 n1101_s15 (
    .F(n1101_19),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram2[3]),
    .I2(n1101_25) 
);
defparam n1101_s15.INIT=8'h70;
  LUT4 n1101_s16 (
    .F(n1101_20),
    .I0(n1101_22),
    .I1(ff_phase[1]),
    .I2(n1101_23),
    .I3(ff_phase[2]) 
);
defparam n1101_s16.INIT=16'h0FDD;
  LUT3 n1102_s15 (
    .F(n1102_19),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram2[2]),
    .I2(n1102_25) 
);
defparam n1102_s15.INIT=8'h70;
  LUT4 n1102_s16 (
    .F(n1102_20),
    .I0(ff_phase[1]),
    .I1(n1102_22),
    .I2(n1102_23),
    .I3(ff_phase[2]) 
);
defparam n1102_s16.INIT=16'h0FBB;
  LUT4 n1103_s15 (
    .F(n1103_19),
    .I0(n809_9),
    .I1(n851_34),
    .I2(n1103_22),
    .I3(ff_phase[1]) 
);
defparam n1103_s15.INIT=16'h8F00;
  LUT4 n1103_s16 (
    .F(n1103_20),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[13]),
    .I2(ff_phase[1]),
    .I3(n551_30) 
);
defparam n1103_s16.INIT=16'h0A0C;
  LUT3 n1103_s17 (
    .F(n1103_21),
    .I0(reg_text_back_color[1]),
    .I1(reg_backdrop_color[1]),
    .I2(n1097_22) 
);
defparam n1103_s17.INIT=8'h53;
  LUT3 n1104_s15 (
    .F(n1104_19),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram2[0]),
    .I2(n1104_25) 
);
defparam n1104_s15.INIT=8'h70;
  LUT3 n1104_s16 (
    .F(n1104_20),
    .I0(n1104_22),
    .I1(n1104_23),
    .I2(ff_phase[2]) 
);
defparam n1104_s16.INIT=8'hCA;
  LUT4 n1105_s14 (
    .F(n1105_18),
    .I0(ff_next_vram3[7]),
    .I1(n851_34),
    .I2(w_screen_mode_vram_rdata[15]),
    .I3(ff_phase[1]) 
);
defparam n1105_s14.INIT=16'h0F77;
  LUT3 n1105_s15 (
    .F(n1105_19),
    .I0(reg_text_back_color[7]),
    .I1(reg_backdrop_color[7]),
    .I2(n1105_20) 
);
defparam n1105_s15.INIT=8'h53;
  LUT4 n1106_s14 (
    .F(n1106_18),
    .I0(ff_next_vram3[6]),
    .I1(n851_34),
    .I2(w_screen_mode_vram_rdata[14]),
    .I3(ff_phase[1]) 
);
defparam n1106_s14.INIT=16'h0F77;
  LUT3 n1106_s15 (
    .F(n1106_19),
    .I0(reg_text_back_color[6]),
    .I1(reg_backdrop_color[6]),
    .I2(n1105_20) 
);
defparam n1106_s15.INIT=8'h53;
  LUT4 n1107_s14 (
    .F(n1107_18),
    .I0(ff_next_vram3[5]),
    .I1(n851_34),
    .I2(w_screen_mode_vram_rdata[13]),
    .I3(ff_phase[1]) 
);
defparam n1107_s14.INIT=16'h0F77;
  LUT3 n1107_s15 (
    .F(n1107_19),
    .I0(reg_text_back_color[5]),
    .I1(reg_backdrop_color[5]),
    .I2(n1105_20) 
);
defparam n1107_s15.INIT=8'h53;
  LUT4 n1108_s14 (
    .F(n1108_18),
    .I0(ff_next_vram3[4]),
    .I1(n851_34),
    .I2(w_screen_mode_vram_rdata[12]),
    .I3(ff_phase[1]) 
);
defparam n1108_s14.INIT=16'h0F77;
  LUT3 n1108_s15 (
    .F(n1108_19),
    .I0(reg_text_back_color[4]),
    .I1(reg_backdrop_color[4]),
    .I2(n1105_20) 
);
defparam n1108_s15.INIT=8'h53;
  LUT3 n1109_s15 (
    .F(n1109_19),
    .I0(reg_text_back_color[3]),
    .I1(reg_backdrop_color[3]),
    .I2(n1105_20) 
);
defparam n1109_s15.INIT=8'hAC;
  LUT3 n1110_s14 (
    .F(n1110_18),
    .I0(reg_text_back_color[2]),
    .I1(reg_backdrop_color[2]),
    .I2(n1105_20) 
);
defparam n1110_s14.INIT=8'hAC;
  LUT3 n1111_s14 (
    .F(n1111_18),
    .I0(reg_text_back_color[1]),
    .I1(reg_backdrop_color[1]),
    .I2(n1105_20) 
);
defparam n1111_s14.INIT=8'hAC;
  LUT3 n1112_s14 (
    .F(n1112_18),
    .I0(reg_text_back_color[0]),
    .I1(reg_backdrop_color[0]),
    .I2(n1105_20) 
);
defparam n1112_s14.INIT=8'hAC;
  LUT4 n1113_s10 (
    .F(n1113_14),
    .I0(n1475_25),
    .I1(n551_30),
    .I2(n851_34),
    .I3(ff_phase[1]) 
);
defparam n1113_s10.INIT=16'hEE0F;
  LUT4 n1117_s10 (
    .F(n1117_14),
    .I0(n551_30),
    .I1(ff_next_vram5[3]),
    .I2(n807_9),
    .I3(n1475_25) 
);
defparam n1117_s10.INIT=16'h0FBB;
  LUT4 n1119_s10 (
    .F(n1119_14),
    .I0(n551_30),
    .I1(ff_next_vram5[1]),
    .I2(n809_9),
    .I3(n1475_25) 
);
defparam n1119_s10.INIT=16'h0FBB;
  LUT4 n1121_s11 (
    .F(n1121_15),
    .I0(ff_next_vram1[7]),
    .I1(n851_34),
    .I2(n803_9),
    .I3(ff_phase[0]) 
);
defparam n1121_s11.INIT=16'h0F77;
  LUT4 n1122_s11 (
    .F(n1122_15),
    .I0(ff_next_vram1[6]),
    .I1(n851_34),
    .I2(n804_9),
    .I3(ff_phase[0]) 
);
defparam n1122_s11.INIT=16'h0F77;
  LUT4 n1123_s11 (
    .F(n1123_15),
    .I0(ff_next_vram1[5]),
    .I1(n851_34),
    .I2(n805_9),
    .I3(ff_phase[0]) 
);
defparam n1123_s11.INIT=16'h0F77;
  LUT4 n1124_s11 (
    .F(n1124_15),
    .I0(ff_next_vram1[4]),
    .I1(n851_34),
    .I2(n806_9),
    .I3(ff_phase[0]) 
);
defparam n1124_s11.INIT=16'h0F77;
  LUT2 n1125_s14 (
    .F(n1125_18),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]) 
);
defparam n1125_s14.INIT=4'h4;
  LUT2 n1470_s22 (
    .F(n1470_30),
    .I0(ff_next_vram7[7]),
    .I1(ff_next_vram2_3_10) 
);
defparam n1470_s22.INIT=4'h8;
  LUT2 n1470_s23 (
    .F(n1470_31),
    .I0(reg_backdrop_color[7]),
    .I1(w_next_0_9) 
);
defparam n1470_s23.INIT=4'h8;
  LUT2 n1471_s22 (
    .F(n1471_30),
    .I0(ff_next_vram7[6]),
    .I1(ff_next_vram2_3_10) 
);
defparam n1471_s22.INIT=4'h8;
  LUT2 n1471_s23 (
    .F(n1471_31),
    .I0(reg_backdrop_color[6]),
    .I1(w_next_0_9) 
);
defparam n1471_s23.INIT=4'h8;
  LUT2 n1472_s22 (
    .F(n1472_30),
    .I0(ff_next_vram7[5]),
    .I1(ff_next_vram2_3_10) 
);
defparam n1472_s22.INIT=4'h8;
  LUT2 n1472_s23 (
    .F(n1472_31),
    .I0(reg_backdrop_color[5]),
    .I1(w_next_0_9) 
);
defparam n1472_s23.INIT=4'h8;
  LUT2 n1473_s22 (
    .F(n1473_30),
    .I0(ff_next_vram7[4]),
    .I1(ff_next_vram2_3_10) 
);
defparam n1473_s22.INIT=4'h8;
  LUT2 n1473_s23 (
    .F(n1473_31),
    .I0(reg_backdrop_color[4]),
    .I1(w_next_0_9) 
);
defparam n1473_s23.INIT=4'h8;
  LUT2 n1474_s20 (
    .F(n1474_24),
    .I0(reg_screen_mode[2]),
    .I1(n2015_6) 
);
defparam n1474_s20.INIT=4'h4;
  LUT4 n1474_s21 (
    .F(n1474_25),
    .I0(n1474_26),
    .I1(ff_next_vram7[3]),
    .I2(ff_next_vram2_3_10),
    .I3(n1530_7) 
);
defparam n1474_s21.INIT=16'h3500;
  LUT4 n1475_s20 (
    .F(n1475_24),
    .I0(n1475_27),
    .I1(ff_next_vram7[2]),
    .I2(n1475_28),
    .I3(ff_next_vram2_3_10) 
);
defparam n1475_s20.INIT=16'h0305;
  LUT2 n1475_s21 (
    .F(n1475_25),
    .I0(reg_screen_mode[0]),
    .I1(w_screen_mode_3_3) 
);
defparam n1475_s21.INIT=4'h8;
  LUT4 n1476_s20 (
    .F(n1476_24),
    .I0(n1476_26),
    .I1(ff_next_vram7[1]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1476_s20.INIT=16'h0C0A;
  LUT3 n1476_s21 (
    .F(n1476_25),
    .I0(w_screen_mode_3_4),
    .I1(ff_next_vram2[1]),
    .I2(n1472_34) 
);
defparam n1476_s21.INIT=8'h07;
  LUT4 n1477_s20 (
    .F(n1477_24),
    .I0(n1477_26),
    .I1(ff_next_vram7[0]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1477_s20.INIT=16'h0C0A;
  LUT3 n1477_s21 (
    .F(n1477_25),
    .I0(w_screen_mode_3_4),
    .I1(ff_next_vram2[0]),
    .I2(n1473_34) 
);
defparam n1477_s21.INIT=8'h07;
  LUT4 ff_screen_h_in_active_s5 (
    .F(ff_screen_h_in_active_10),
    .I0(ff_pos_x_5_10),
    .I1(ff_screen_h_in_active_11),
    .I2(n507_5),
    .I3(ff_state_1_7) 
);
defparam ff_screen_h_in_active_s5.INIT=16'hCA00;
  LUT4 n728_s9 (
    .F(n728_13),
    .I0(n835_31),
    .I1(n731_20),
    .I2(reg_color_table_base[16]),
    .I3(n728_16) 
);
defparam n728_s9.INIT=16'h7F00;
  LUT4 n729_s7 (
    .F(n729_11),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(n729_13),
    .I2(reg_pattern_name_table_base[14]),
    .I3(n729_14) 
);
defparam n729_s7.INIT=16'h007F;
  LUT4 n729_s8 (
    .F(n729_12),
    .I0(n729_15),
    .I1(ff_next_vram0_7_9),
    .I2(n728_20),
    .I3(reg_pattern_generator_table_base[15]) 
);
defparam n729_s8.INIT=16'hB0BB;
  LUT4 n730_s7 (
    .F(n730_11),
    .I0(n730_12),
    .I1(n731_20),
    .I2(n730_13),
    .I3(n730_14) 
);
defparam n730_s7.INIT=16'h000B;
  LUT4 n731_s7 (
    .F(n731_11),
    .I0(n1475_25),
    .I1(reg_color_table_base[14]),
    .I2(reg_color_table_base[13]),
    .I3(n835_31) 
);
defparam n731_s7.INIT=16'h0777;
  LUT4 n731_s9 (
    .F(n731_13),
    .I0(n731_22),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n731_24),
    .I3(reg_pattern_name_table_base[13]) 
);
defparam n731_s9.INIT=16'hE000;
  LUT4 n731_s10 (
    .F(n731_14),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(n729_13),
    .I2(reg_pattern_name_table_base[12]),
    .I3(n731_18) 
);
defparam n731_s10.INIT=16'h007F;
  LUT4 n732_s7 (
    .F(n732_11),
    .I0(n732_14),
    .I1(n732_25),
    .I2(n732_23),
    .I3(n732_27) 
);
defparam n732_s7.INIT=16'h4F00;
  LUT4 n732_s8 (
    .F(n732_12),
    .I0(n1475_25),
    .I1(reg_color_table_base[13]),
    .I2(n732_21),
    .I3(n731_20) 
);
defparam n732_s8.INIT=16'hF800;
  LUT4 n732_s9 (
    .F(n732_13),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(n729_13),
    .I2(reg_pattern_name_table_base[11]),
    .I3(n732_19) 
);
defparam n732_s9.INIT=16'h007F;
  LUT4 n733_s7 (
    .F(n733_11),
    .I0(n733_14),
    .I1(n732_25),
    .I2(n732_23),
    .I3(n732_27) 
);
defparam n733_s7.INIT=16'h4F00;
  LUT4 n733_s8 (
    .F(n733_12),
    .I0(n1475_25),
    .I1(reg_color_table_base[12]),
    .I2(n733_20),
    .I3(n731_20) 
);
defparam n733_s8.INIT=16'hF800;
  LUT4 n733_s9 (
    .F(n733_13),
    .I0(n733_16),
    .I1(n733_17),
    .I2(ff_phase[0]),
    .I3(ff_phase[2]) 
);
defparam n733_s9.INIT=16'h000E;
  LUT4 n734_s7 (
    .F(n734_11),
    .I0(n734_14),
    .I1(ff_next_vram0[7]),
    .I2(n734_15),
    .I3(reg_color_table_base[10]) 
);
defparam n734_s7.INIT=16'hF800;
  LUT4 n734_s8 (
    .F(n734_12),
    .I0(w_screen_mode_3_4),
    .I1(ff_next_vram0[7]),
    .I2(reg_color_table_base[11]),
    .I3(n1475_25) 
);
defparam n734_s8.INIT=16'h0777;
  LUT4 n734_s9 (
    .F(n734_13),
    .I0(n729_13),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n734_16),
    .I3(n734_17) 
);
defparam n734_s9.INIT=16'h0700;
  LUT4 n735_s7 (
    .F(n735_11),
    .I0(n735_13),
    .I1(n851_28),
    .I2(n735_14),
    .I3(n735_15) 
);
defparam n735_s7.INIT=16'h0D00;
  LUT4 n735_s8 (
    .F(n735_12),
    .I0(n735_28),
    .I1(w_pixel_pos_y_Z[1]),
    .I2(n735_17),
    .I3(n735_18) 
);
defparam n735_s8.INIT=16'h0700;
  LUT4 n736_s7 (
    .F(n736_11),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n851_32),
    .I3(n736_23) 
);
defparam n736_s7.INIT=16'hAC00;
  LUT4 n736_s8 (
    .F(n736_12),
    .I0(n736_15),
    .I1(n851_28),
    .I2(n736_25),
    .I3(n736_17) 
);
defparam n736_s8.INIT=16'h0E00;
  LUT4 n736_s9 (
    .F(n736_13),
    .I0(n736_18),
    .I1(n731_20),
    .I2(n736_19),
    .I3(n736_20) 
);
defparam n736_s9.INIT=16'h0B00;
  LUT4 n737_s7 (
    .F(n737_11),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(n851_32),
    .I3(n736_23) 
);
defparam n737_s7.INIT=16'hAC00;
  LUT4 n737_s8 (
    .F(n737_12),
    .I0(n737_14),
    .I1(n851_28),
    .I2(n737_25),
    .I3(n737_16) 
);
defparam n737_s8.INIT=16'h0E00;
  LUT4 n737_s9 (
    .F(n737_13),
    .I0(n735_28),
    .I1(w_pos_x[7]),
    .I2(n737_17),
    .I3(n737_18) 
);
defparam n737_s9.INIT=16'h0700;
  LUT4 n738_s7 (
    .F(n738_11),
    .I0(n738_30),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(n738_15),
    .I3(ff_next_vram0_7_9) 
);
defparam n738_s7.INIT=16'h8F00;
  LUT4 n738_s8 (
    .F(n738_12),
    .I0(n734_15),
    .I1(reg_color_table_base[6]),
    .I2(n738_16),
    .I3(n731_20) 
);
defparam n738_s8.INIT=16'h8F00;
  LUT4 n738_s9 (
    .F(n738_13),
    .I0(n738_17),
    .I1(n738_26),
    .I2(ff_next_vram0[3]),
    .I3(n728_14) 
);
defparam n738_s9.INIT=16'h0BBB;
  LUT4 n739_s7 (
    .F(n739_11),
    .I0(w_screen_mode_3_4),
    .I1(n734_14),
    .I2(n731_20),
    .I3(n728_14) 
);
defparam n739_s7.INIT=16'h001F;
  LUT4 n739_s8 (
    .F(n739_12),
    .I0(n738_30),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(n739_14),
    .I3(ff_next_vram0_7_9) 
);
defparam n739_s8.INIT=16'h8F00;
  LUT3 n739_s9 (
    .F(n739_13),
    .I0(n728_22),
    .I1(ff_next_vram4[2]),
    .I2(n739_15) 
);
defparam n739_s9.INIT=8'h70;
  LUT3 n740_s7 (
    .F(n740_11),
    .I0(n734_15),
    .I1(ff_next_vram0[7]),
    .I2(n736_25) 
);
defparam n740_s7.INIT=8'h07;
  LUT4 n740_s8 (
    .F(n740_12),
    .I0(n740_14),
    .I1(n740_15),
    .I2(n740_16),
    .I3(ff_next_vram0_7_9) 
);
defparam n740_s8.INIT=16'hBF00;
  LUT4 n740_s9 (
    .F(n740_13),
    .I0(n740_17),
    .I1(n738_26),
    .I2(n739_11),
    .I3(ff_next_vram0[1]) 
);
defparam n740_s9.INIT=16'hB0BB;
  LUT3 n741_s7 (
    .F(n741_11),
    .I0(n734_15),
    .I1(ff_next_vram0[6]),
    .I2(n737_25) 
);
defparam n741_s7.INIT=8'h07;
  LUT4 n741_s8 (
    .F(n741_12),
    .I0(n738_30),
    .I1(w_pos_x[6]),
    .I2(n741_14),
    .I3(ff_next_vram0_7_9) 
);
defparam n741_s8.INIT=16'h8F00;
  LUT4 n741_s9 (
    .F(n741_13),
    .I0(n741_15),
    .I1(n738_26),
    .I2(n739_11),
    .I3(ff_next_vram0[0]) 
);
defparam n741_s9.INIT=16'hB0BB;
  LUT3 n742_s7 (
    .F(n742_11),
    .I0(n734_14),
    .I1(n731_20),
    .I2(n728_20) 
);
defparam n742_s7.INIT=8'h70;
  LUT4 n742_s8 (
    .F(n742_12),
    .I0(n734_15),
    .I1(ff_next_vram0[5]),
    .I2(n742_14),
    .I3(n731_20) 
);
defparam n742_s8.INIT=16'h8F00;
  LUT4 n742_s9 (
    .F(n742_13),
    .I0(n738_30),
    .I1(w_pos_x[5]),
    .I2(n742_15),
    .I3(ff_next_vram0_7_9) 
);
defparam n742_s9.INIT=16'h8F00;
  LUT4 n743_s7 (
    .F(n743_11),
    .I0(n734_15),
    .I1(ff_next_vram0[4]),
    .I2(n743_13),
    .I3(n731_20) 
);
defparam n743_s7.INIT=16'h8F00;
  LUT3 n743_s8 (
    .F(n743_12),
    .I0(n743_14),
    .I1(n743_15),
    .I2(n744_19) 
);
defparam n743_s8.INIT=8'hD0;
  LUT4 n744_s7 (
    .F(n744_11),
    .I0(n1475_25),
    .I1(w_pos_x[3]),
    .I2(n744_15),
    .I3(n851_28) 
);
defparam n744_s7.INIT=16'hBB0F;
  LUT4 n744_s9 (
    .F(n744_13),
    .I0(n734_15),
    .I1(ff_next_vram0[3]),
    .I2(n744_16),
    .I3(n731_20) 
);
defparam n744_s9.INIT=16'h8F00;
  LUT3 n744_s10 (
    .F(n744_14),
    .I0(n728_20),
    .I1(w_pixel_pos_y_Z[0]),
    .I2(n735_28) 
);
defparam n744_s10.INIT=8'h0B;
  LUT2 ff_next_vram1_7_s4 (
    .F(ff_next_vram1_7_9),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]) 
);
defparam ff_next_vram1_7_s4.INIT=4'h1;
  LUT2 ff_next_vram1_7_s5 (
    .F(ff_next_vram1_7_10),
    .I0(n551_30),
    .I1(ff_next_vram2_7_10) 
);
defparam ff_next_vram1_7_s5.INIT=4'h1;
  LUT2 ff_next_vram2_7_s4 (
    .F(ff_next_vram2_7_9),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]) 
);
defparam ff_next_vram2_7_s4.INIT=4'h1;
  LUT4 ff_next_vram2_7_s5 (
    .F(ff_next_vram2_7_10),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[0]) 
);
defparam ff_next_vram2_7_s5.INIT=16'h0100;
  LUT4 ff_next_vram3_7_s5 (
    .F(ff_next_vram3_7_10),
    .I0(n1475_25),
    .I1(ff_next_vram1_7_9),
    .I2(ff_phase[2]),
    .I3(n440_5) 
);
defparam ff_next_vram3_7_s5.INIT=16'h8F00;
  LUT4 ff_next_vram3_3_s4 (
    .F(ff_next_vram3_3_9),
    .I0(w_screen_mode[3]),
    .I1(n551_30),
    .I2(ff_phase[0]),
    .I3(ff_phase[1]) 
);
defparam ff_next_vram3_3_s4.INIT=16'h0C05;
  LUT4 ff_next_vram4_7_s4 (
    .F(ff_next_vram4_7_8),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[1]) 
);
defparam ff_next_vram4_7_s4.INIT=16'h0110;
  LUT4 ff_next_vram5_3_s4 (
    .F(ff_next_vram5_3_9),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(w_sprite_mode2_7) 
);
defparam ff_next_vram5_3_s4.INIT=16'h1800;
  LUT4 ff_next_vram2_3_s5 (
    .F(ff_next_vram2_3_10),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]),
    .I3(w_sprite_mode2_7) 
);
defparam ff_next_vram2_3_s5.INIT=16'hCA00;
  LUT2 n182_s3 (
    .F(n182_8),
    .I0(ff_state_1_7),
    .I1(ff_pos_x_5_10) 
);
defparam n182_s3.INIT=4'h8;
  LUT2 n179_s3 (
    .F(n179_8),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[2]) 
);
defparam n179_s3.INIT=4'h8;
  LUT4 n545_s2 (
    .F(n545_7),
    .I0(n1125_18),
    .I1(ff_next_vram2_3_10),
    .I2(n545_8),
    .I3(n545_9) 
);
defparam n545_s2.INIT=16'h0700;
  LUT3 n138_s4 (
    .F(n138_9),
    .I0(ff_pos_x_5_16),
    .I1(ff_screen_h_in_active_11),
    .I2(n507_5) 
);
defparam n138_s4.INIT=8'hC5;
  LUT3 n256_s5 (
    .F(n256_10),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_screen_pos_x_Z[12]),
    .I2(n88_10) 
);
defparam n256_s5.INIT=8'h40;
  LUT2 n256_s6 (
    .F(n256_11),
    .I0(ff_state_1_7),
    .I1(n256_12) 
);
defparam n256_s6.INIT=4'h8;
  LUT4 n2015_s3 (
    .F(n2015_6),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam n2015_s3.INIT=16'h0100;
  LUT4 n1478_s4 (
    .F(n1478_7),
    .I0(n1482_10),
    .I1(n1475_25),
    .I2(ff_next_vram0[7]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1478_s4.INIT=16'h0777;
  LUT4 n1479_s4 (
    .F(n1479_7),
    .I0(n1479_8),
    .I1(n1475_25),
    .I2(ff_next_vram0[6]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1479_s4.INIT=16'h0777;
  LUT4 n1480_s4 (
    .F(n1480_7),
    .I0(n1480_8),
    .I1(n1475_25),
    .I2(ff_next_vram0[5]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1480_s4.INIT=16'h0777;
  LUT4 n1481_s4 (
    .F(n1481_7),
    .I0(n1481_8),
    .I1(n1475_25),
    .I2(ff_next_vram0[4]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1481_s4.INIT=16'h0777;
  LUT2 n1482_s6 (
    .F(n1482_9),
    .I0(ff_next_vram1[6]),
    .I1(n1482_11) 
);
defparam n1482_s6.INIT=4'h4;
  LUT3 n1482_s7 (
    .F(n1482_10),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[7]) 
);
defparam n1482_s7.INIT=8'hCA;
  LUT4 n1483_s4 (
    .F(n1483_7),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(n1482_9),
    .I3(w_screen_mode[3]) 
);
defparam n1483_s4.INIT=16'hAC00;
  LUT4 n1483_s5 (
    .F(n1483_8),
    .I0(w_screen_mode[3]),
    .I1(n1479_8),
    .I2(ff_next_vram0[2]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1483_s5.INIT=16'h0FBB;
  LUT4 n1484_s4 (
    .F(n1484_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1482_9),
    .I3(w_screen_mode[3]) 
);
defparam n1484_s4.INIT=16'h3500;
  LUT4 n1484_s5 (
    .F(n1484_8),
    .I0(w_screen_mode[3]),
    .I1(n1480_8),
    .I2(ff_next_vram0[1]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1484_s5.INIT=16'hF0EE;
  LUT4 n1485_s3 (
    .F(n1485_6),
    .I0(n1481_8),
    .I1(ff_next_vram0[0]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1485_s3.INIT=16'h0C0A;
  LUT4 n1485_s4 (
    .F(n1485_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1482_9),
    .I3(w_screen_mode[3]) 
);
defparam n1485_s4.INIT=16'hCA00;
  LUT4 n1486_s3 (
    .F(n1486_6),
    .I0(n1486_7),
    .I1(n1475_25),
    .I2(ff_next_vram1[7]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1486_s3.INIT=16'h0777;
  LUT4 n1487_s3 (
    .F(n1487_6),
    .I0(n1487_7),
    .I1(n1475_25),
    .I2(ff_next_vram1[6]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1487_s3.INIT=16'h0777;
  LUT4 n1488_s3 (
    .F(n1488_6),
    .I0(n1488_7),
    .I1(n1475_25),
    .I2(ff_next_vram1[5]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1488_s3.INIT=16'h0777;
  LUT4 n1489_s3 (
    .F(n1489_6),
    .I0(n1489_7),
    .I1(n1475_25),
    .I2(ff_next_vram1[4]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1489_s3.INIT=16'h0777;
  LUT3 n1490_s4 (
    .F(n1490_7),
    .I0(n1490_8),
    .I1(n1490_9),
    .I2(w_screen_mode[3]) 
);
defparam n1490_s4.INIT=8'hCA;
  LUT3 n1491_s4 (
    .F(n1491_7),
    .I0(n1491_9),
    .I1(ff_next_vram1[2]),
    .I2(ff_next_vram2_3_10) 
);
defparam n1491_s4.INIT=8'hCA;
  LUT3 n1492_s5 (
    .F(n1492_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[6]) 
);
defparam n1492_s5.INIT=8'hAC;
  LUT2 n1492_s6 (
    .F(n1492_9),
    .I0(ff_next_vram1[4]),
    .I1(n1482_11) 
);
defparam n1492_s6.INIT=4'h4;
  LUT3 n1493_s5 (
    .F(n1493_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[6]) 
);
defparam n1493_s5.INIT=8'hAC;
  LUT4 n1494_s3 (
    .F(n1494_6),
    .I0(n1514_8),
    .I1(n1475_25),
    .I2(ff_next_vram2[7]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1494_s3.INIT=16'h0777;
  LUT4 n1495_s3 (
    .F(n1495_6),
    .I0(n1515_10),
    .I1(n1475_25),
    .I2(ff_next_vram2[6]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1495_s3.INIT=16'h0777;
  LUT4 n1498_s3 (
    .F(n1498_6),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram1[5]),
    .I2(w_screen_mode[3]),
    .I3(n1498_7) 
);
defparam n1498_s3.INIT=16'h00F4;
  LUT3 n1500_s3 (
    .F(n1500_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1498_6) 
);
defparam n1500_s3.INIT=8'hAC;
  LUT3 n1501_s3 (
    .F(n1501_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1498_6) 
);
defparam n1501_s3.INIT=8'hAC;
  LUT4 n1502_s3 (
    .F(n1502_6),
    .I0(n1502_7),
    .I1(n1475_25),
    .I2(ff_next_vram3[7]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1502_s3.INIT=16'h0777;
  LUT4 n1503_s3 (
    .F(n1503_6),
    .I0(n1503_7),
    .I1(n1475_25),
    .I2(ff_next_vram3[6]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1503_s3.INIT=16'h0777;
  LUT4 n1504_s3 (
    .F(n1504_6),
    .I0(n1504_7),
    .I1(n1475_25),
    .I2(ff_next_vram3[5]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1504_s3.INIT=16'h0777;
  LUT4 n1505_s3 (
    .F(n1505_6),
    .I0(n1505_7),
    .I1(n1475_25),
    .I2(ff_next_vram3[4]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1505_s3.INIT=16'h0777;
  LUT4 n1506_s3 (
    .F(n1506_6),
    .I0(n1506_8),
    .I1(ff_next_vram2[7]),
    .I2(n1482_11),
    .I3(w_screen_mode[3]) 
);
defparam n1506_s3.INIT=16'hAC00;
  LUT4 n1506_s4 (
    .F(n1506_7),
    .I0(n1506_9),
    .I1(ff_next_vram3[3]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1506_s4.INIT=16'h0C0A;
  LUT4 n1507_s3 (
    .F(n1507_6),
    .I0(n1507_8),
    .I1(n1475_25),
    .I2(ff_next_vram2[6]),
    .I3(w_screen_mode_3_4) 
);
defparam n1507_s3.INIT=16'h0777;
  LUT4 n1507_s4 (
    .F(n1507_7),
    .I0(w_screen_mode[3]),
    .I1(n1507_9),
    .I2(ff_next_vram3[2]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1507_s4.INIT=16'h0FBB;
  LUT4 n1508_s3 (
    .F(n1508_6),
    .I0(n1508_8),
    .I1(ff_next_vram3[1]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1508_s3.INIT=16'h0C0A;
  LUT4 n1508_s4 (
    .F(n1508_7),
    .I0(n1508_9),
    .I1(ff_next_vram2[5]),
    .I2(n1482_11),
    .I3(w_screen_mode[3]) 
);
defparam n1508_s4.INIT=16'hAC00;
  LUT4 n1509_s3 (
    .F(n1509_6),
    .I0(w_screen_mode[3]),
    .I1(n1509_8),
    .I2(ff_next_vram3[0]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1509_s3.INIT=16'h0FBB;
  LUT4 n1509_s4 (
    .F(n1509_7),
    .I0(n1509_9),
    .I1(n1475_25),
    .I2(ff_next_vram2[4]),
    .I3(w_screen_mode_3_4) 
);
defparam n1509_s4.INIT=16'h0777;
  LUT4 n1510_s3 (
    .F(n1510_6),
    .I0(n1510_7),
    .I1(n1475_25),
    .I2(ff_next_vram4[7]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1510_s3.INIT=16'h0777;
  LUT4 n1511_s3 (
    .F(n1511_6),
    .I0(n1511_7),
    .I1(n1475_25),
    .I2(ff_next_vram4[6]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1511_s3.INIT=16'h0777;
  LUT4 n1512_s3 (
    .F(n1512_6),
    .I0(n1512_7),
    .I1(n1475_25),
    .I2(ff_next_vram4[5]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1512_s3.INIT=16'h0777;
  LUT4 n1513_s3 (
    .F(n1513_6),
    .I0(n1513_7),
    .I1(n1475_25),
    .I2(ff_next_vram4[4]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1513_s3.INIT=16'h0777;
  LUT3 n1514_s5 (
    .F(n1514_8),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[3]) 
);
defparam n1514_s5.INIT=8'hCA;
  LUT3 n1514_s6 (
    .F(n1514_9),
    .I0(w_screen_mode_3_4),
    .I1(ff_next_vram2[3]),
    .I2(n1478_10) 
);
defparam n1514_s6.INIT=8'h70;
  LUT4 n1514_s7 (
    .F(n1514_10),
    .I0(n1514_11),
    .I1(n1475_25),
    .I2(ff_next_vram4[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1514_s7.INIT=16'h0777;
  LUT4 n1515_s6 (
    .F(n1515_9),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[4]),
    .I3(n1482_11) 
);
defparam n1515_s6.INIT=16'h5300;
  LUT3 n1515_s7 (
    .F(n1515_10),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[3]) 
);
defparam n1515_s7.INIT=8'hCA;
  LUT4 n1516_s3 (
    .F(n1516_6),
    .I0(w_screen_mode_3_4),
    .I1(ff_next_vram2[1]),
    .I2(n1475_25),
    .I3(n1516_8) 
);
defparam n1516_s3.INIT=16'h00F8;
  LUT4 n1516_s4 (
    .F(n1516_7),
    .I0(w_screen_mode[3]),
    .I1(n1496_7),
    .I2(ff_next_vram4[1]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1516_s4.INIT=16'h0FBB;
  LUT4 n1517_s3 (
    .F(n1517_6),
    .I0(w_screen_mode_3_4),
    .I1(ff_next_vram2[0]),
    .I2(n1475_25),
    .I3(n1517_8) 
);
defparam n1517_s3.INIT=16'h00F8;
  LUT4 n1517_s4 (
    .F(n1517_7),
    .I0(w_screen_mode[3]),
    .I1(n1497_7),
    .I2(ff_next_vram4[0]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1517_s4.INIT=16'h0FBB;
  LUT4 n1518_s3 (
    .F(n1518_6),
    .I0(n1518_7),
    .I1(n1475_25),
    .I2(ff_next_vram5[7]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1518_s3.INIT=16'h0777;
  LUT4 n1519_s3 (
    .F(n1519_6),
    .I0(n1519_7),
    .I1(n1475_25),
    .I2(ff_next_vram5[6]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1519_s3.INIT=16'h0777;
  LUT4 n1520_s3 (
    .F(n1520_6),
    .I0(n1520_7),
    .I1(n1475_25),
    .I2(ff_next_vram5[5]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1520_s3.INIT=16'h0777;
  LUT4 n1521_s3 (
    .F(n1521_6),
    .I0(n1521_7),
    .I1(n1475_25),
    .I2(ff_next_vram5[4]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1521_s3.INIT=16'h0777;
  LUT4 n1522_s5 (
    .F(n1522_8),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[2]),
    .I3(n1475_25) 
);
defparam n1522_s5.INIT=16'hAC00;
  LUT3 n1523_s3 (
    .F(n1523_6),
    .I0(n1523_7),
    .I1(n1515_16),
    .I2(n1523_8) 
);
defparam n1523_s3.INIT=8'h0E;
  LUT4 n1524_s3 (
    .F(n1524_6),
    .I0(n1524_8),
    .I1(ff_next_vram5[1]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1524_s3.INIT=16'h0C0A;
  LUT4 n1524_s4 (
    .F(n1524_7),
    .I0(w_screen_mode_3_4),
    .I1(ff_next_vram2[1]),
    .I2(n1475_25),
    .I3(n1524_9) 
);
defparam n1524_s4.INIT=16'h00F8;
  LUT4 n1525_s3 (
    .F(n1525_6),
    .I0(n1525_8),
    .I1(ff_next_vram5[0]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1525_s3.INIT=16'h0C0A;
  LUT4 n1525_s4 (
    .F(n1525_7),
    .I0(w_screen_mode_3_4),
    .I1(ff_next_vram2[0]),
    .I2(n1475_25),
    .I3(n1525_9) 
);
defparam n1525_s4.INIT=16'h00F8;
  LUT2 n1526_s3 (
    .F(n1526_6),
    .I0(ff_next_vram6[7]),
    .I1(ff_next_vram2_3_10) 
);
defparam n1526_s3.INIT=4'h8;
  LUT2 n1527_s3 (
    .F(n1527_6),
    .I0(ff_next_vram6[6]),
    .I1(ff_next_vram2_3_10) 
);
defparam n1527_s3.INIT=4'h8;
  LUT2 n1528_s3 (
    .F(n1528_6),
    .I0(ff_next_vram6[5]),
    .I1(ff_next_vram2_3_10) 
);
defparam n1528_s3.INIT=4'h8;
  LUT2 n1529_s3 (
    .F(n1529_6),
    .I0(ff_next_vram6[4]),
    .I1(ff_next_vram2_3_10) 
);
defparam n1529_s3.INIT=4'h8;
  LUT4 n1530_s3 (
    .F(n1530_6),
    .I0(n1530_8),
    .I1(ff_next_vram6[3]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1530_s3.INIT=16'h0C0A;
  LUT3 n1530_s4 (
    .F(n1530_7),
    .I0(w_screen_mode_3_4),
    .I1(ff_next_vram2[3]),
    .I2(n1470_34) 
);
defparam n1530_s4.INIT=8'h07;
  LUT4 n1531_s3 (
    .F(n1531_6),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[1]),
    .I3(n1514_13) 
);
defparam n1531_s3.INIT=16'hCA00;
  LUT4 n1531_s4 (
    .F(n1531_7),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram6[2]),
    .I2(n1471_34),
    .I3(n1475_28) 
);
defparam n1531_s4.INIT=16'h0007;
  LUT4 n1532_s3 (
    .F(n1532_6),
    .I0(n1532_7),
    .I1(ff_next_vram6[1]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1532_s3.INIT=16'h0C0A;
  LUT4 n1533_s3 (
    .F(n1533_6),
    .I0(n1533_7),
    .I1(ff_next_vram6[0]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1533_s3.INIT=16'h0C0A;
  LUT3 n827_s24 (
    .F(n827_32),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n827_s24.INIT=8'hAC;
  LUT3 n829_s23 (
    .F(n829_31),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_screen_mode_vram_rdata[21]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n829_s23.INIT=8'hCA;
  LUT3 n830_s23 (
    .F(n830_31),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(w_screen_mode_vram_rdata[20]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n830_s23.INIT=8'hCA;
  LUT3 n851_s22 (
    .F(n851_28),
    .I0(n2015_6),
    .I1(n551_30),
    .I2(ff_next_vram2_7_10) 
);
defparam n851_s22.INIT=8'h01;
  LUT4 n1097_s17 (
    .F(n1097_21),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram2[7]),
    .I2(reg_backdrop_color[7]),
    .I3(ff_next_vram2_7_10) 
);
defparam n1097_s17.INIT=16'h0777;
  LUT4 n1097_s18 (
    .F(n1097_22),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[7]),
    .I2(ff_interleaving_page),
    .I3(n1097_23) 
);
defparam n1097_s18.INIT=16'h0C0A;
  LUT4 n1098_s16 (
    .F(n1098_20),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram2[6]),
    .I2(reg_backdrop_color[6]),
    .I3(ff_next_vram2_7_10) 
);
defparam n1098_s16.INIT=16'h0777;
  LUT4 n1099_s17 (
    .F(n1099_21),
    .I0(ff_next_vram2_7_10),
    .I1(reg_backdrop_color[5]),
    .I2(n1496_8),
    .I3(n731_15) 
);
defparam n1099_s17.INIT=16'h0700;
  LUT4 n1100_s17 (
    .F(n1100_21),
    .I0(ff_next_vram2_7_10),
    .I1(reg_backdrop_color[4]),
    .I2(n1497_8),
    .I3(n731_15) 
);
defparam n1100_s17.INIT=16'h0700;
  LUT3 n1101_s18 (
    .F(n1101_22),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[15]),
    .I2(n551_30) 
);
defparam n1101_s18.INIT=8'h53;
  LUT3 n1101_s19 (
    .F(n1101_23),
    .I0(reg_text_back_color[3]),
    .I1(reg_backdrop_color[3]),
    .I2(n1097_22) 
);
defparam n1101_s19.INIT=8'h53;
  LUT3 n1102_s18 (
    .F(n1102_22),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[14]),
    .I2(n551_30) 
);
defparam n1102_s18.INIT=8'h53;
  LUT3 n1102_s19 (
    .F(n1102_23),
    .I0(reg_text_back_color[2]),
    .I1(reg_backdrop_color[2]),
    .I2(n1097_22) 
);
defparam n1102_s19.INIT=8'h53;
  LUT4 n1103_s18 (
    .F(n1103_22),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram2[1]),
    .I2(reg_backdrop_color[1]),
    .I3(ff_next_vram2_7_10) 
);
defparam n1103_s18.INIT=16'h0777;
  LUT4 n1104_s18 (
    .F(n1104_22),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[12]),
    .I2(ff_phase[1]),
    .I3(n551_30) 
);
defparam n1104_s18.INIT=16'h0503;
  LUT3 n1104_s19 (
    .F(n1104_23),
    .I0(reg_text_back_color[0]),
    .I1(reg_backdrop_color[0]),
    .I2(n1097_22) 
);
defparam n1104_s19.INIT=8'h53;
  LUT4 n1105_s16 (
    .F(n1105_20),
    .I0(ff_next_vram2[0]),
    .I1(ff_next_vram2[6]),
    .I2(ff_interleaving_page),
    .I3(n1097_23) 
);
defparam n1105_s16.INIT=16'h0C0A;
  LUT4 n1474_s22 (
    .F(n1474_26),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram1[0]) 
);
defparam n1474_s22.INIT=16'h0C0A;
  LUT4 n1475_s23 (
    .F(n1475_27),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram1[0]) 
);
defparam n1475_s23.INIT=16'h0C0A;
  LUT2 n1475_s24 (
    .F(n1475_28),
    .I0(ff_next_vram2[2]),
    .I1(w_screen_mode_3_4) 
);
defparam n1475_s24.INIT=4'h8;
  LUT3 n1476_s22 (
    .F(n1476_26),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[0]) 
);
defparam n1476_s22.INIT=8'hAC;
  LUT3 n1477_s22 (
    .F(n1477_26),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[0]) 
);
defparam n1477_s22.INIT=8'hAC;
  LUT4 ff_pos_x_5_s5 (
    .F(ff_pos_x_5_10),
    .I0(w_scroll_pos_x[6]),
    .I1(w_scroll_pos_x[7]),
    .I2(ff_pos_x_5_11),
    .I3(ff_pos_x_5_12) 
);
defparam ff_pos_x_5_s5.INIT=16'h1000;
  LUT4 ff_screen_h_in_active_s6 (
    .F(ff_screen_h_in_active_11),
    .I0(w_scroll_pos_x[6]),
    .I1(w_scroll_pos_x[7]),
    .I2(ff_screen_h_in_active_12),
    .I3(ff_screen_h_in_active_13) 
);
defparam ff_screen_h_in_active_s6.INIT=16'h8000;
  LUT3 n728_s10 (
    .F(n728_14),
    .I0(w_screen_mode_3_4),
    .I1(ff_next_vram2_3_10),
    .I2(n732_23) 
);
defparam n728_s10.INIT=8'h10;
  LUT4 n728_s12 (
    .F(n728_16),
    .I0(n729_13),
    .I1(n728_17),
    .I2(reg_pattern_name_table_base[16]),
    .I3(n731_24) 
);
defparam n728_s12.INIT=16'h0777;
  LUT3 n729_s9 (
    .F(n729_13),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]),
    .I2(n551_30) 
);
defparam n729_s9.INIT=8'h10;
  LUT4 n729_s10 (
    .F(n729_14),
    .I0(n835_31),
    .I1(reg_color_table_base[15]),
    .I2(n729_16),
    .I3(n731_20) 
);
defparam n729_s10.INIT=16'h8F00;
  LUT4 n729_s11 (
    .F(n729_15),
    .I0(n551_30),
    .I1(n728_17),
    .I2(ff_next_vram2_3_10),
    .I3(reg_pattern_name_table_base[15]) 
);
defparam n729_s11.INIT=16'hB0BB;
  LUT4 n730_s8 (
    .F(n730_12),
    .I0(reg_color_table_base[14]),
    .I1(n835_31),
    .I2(reg_color_table_base[15]),
    .I3(n1475_25) 
);
defparam n730_s8.INIT=16'h0777;
  LUT3 n730_s9 (
    .F(n730_13),
    .I0(reg_pattern_name_table_base[13]),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n729_13) 
);
defparam n730_s9.INIT=8'h80;
  LUT4 n730_s10 (
    .F(n730_14),
    .I0(n731_22),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n731_24),
    .I3(reg_pattern_name_table_base[14]) 
);
defparam n730_s10.INIT=16'hE000;
  LUT2 n731_s11 (
    .F(n731_15),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]) 
);
defparam n731_s11.INIT=4'h4;
  LUT4 n731_s14 (
    .F(n731_18),
    .I0(n728_24),
    .I1(n728_14),
    .I2(n728_22),
    .I3(reg_pattern_generator_table_base[13]) 
);
defparam n731_s14.INIT=16'hFE00;
  LUT2 n732_s10 (
    .F(n732_14),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(n734_14) 
);
defparam n732_s10.INIT=4'h8;
  LUT4 n732_s15 (
    .F(n732_19),
    .I0(n731_22),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(n731_24),
    .I3(reg_pattern_name_table_base[12]) 
);
defparam n732_s15.INIT=16'hE000;
  LUT2 n733_s10 (
    .F(n733_14),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(n734_14) 
);
defparam n733_s10.INIT=4'h8;
  LUT3 n733_s12 (
    .F(n733_16),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(n551_30) 
);
defparam n733_s12.INIT=8'h80;
  LUT4 n733_s13 (
    .F(n733_17),
    .I0(n551_30),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(ff_next_vram2_3_10),
    .I3(n733_18) 
);
defparam n733_s13.INIT=16'h4F00;
  LUT4 n734_s10 (
    .F(n734_14),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]),
    .I3(n734_18) 
);
defparam n734_s10.INIT=16'h1400;
  LUT4 n734_s11 (
    .F(n734_15),
    .I0(n1475_25),
    .I1(n851_29),
    .I2(n1482_11),
    .I3(n851_28) 
);
defparam n734_s11.INIT=16'h1000;
  LUT4 n734_s12 (
    .F(n734_16),
    .I0(n551_30),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(ff_next_vram2_3_10),
    .I3(n734_19) 
);
defparam n734_s12.INIT=16'h4F00;
  LUT4 n734_s13 (
    .F(n734_17),
    .I0(ff_next_vram4[7]),
    .I1(n728_22),
    .I2(ff_next_vram0[7]),
    .I3(n728_14) 
);
defparam n734_s13.INIT=16'h0777;
  LUT4 n735_s9 (
    .F(n735_13),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(n735_19),
    .I2(n1482_11),
    .I3(n851_29) 
);
defparam n735_s9.INIT=16'hACCA;
  LUT4 n735_s10 (
    .F(n735_14),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n851_32),
    .I3(n736_23) 
);
defparam n735_s10.INIT=16'hAC00;
  LUT4 n735_s11 (
    .F(n735_15),
    .I0(w_pattern_name_t12_pre[8]),
    .I1(n1475_25),
    .I2(w_pixel_pos_y_Z[7]),
    .I3(w_screen_mode_3_4) 
);
defparam n735_s11.INIT=16'h0777;
  LUT4 n735_s13 (
    .F(n735_17),
    .I0(n734_15),
    .I1(reg_color_table_base[9]),
    .I2(n735_26),
    .I3(n731_20) 
);
defparam n735_s13.INIT=16'h8F00;
  LUT4 n735_s14 (
    .F(n735_18),
    .I0(ff_next_vram4[6]),
    .I1(n728_22),
    .I2(ff_next_vram0[6]),
    .I3(n728_14) 
);
defparam n735_s14.INIT=16'h0777;
  LUT4 n736_s11 (
    .F(n736_15),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(w_pattern_name_t12_pre[8]),
    .I2(n851_29),
    .I3(n1482_11) 
);
defparam n736_s11.INIT=16'hF53F;
  LUT4 n736_s13 (
    .F(n736_17),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(n551_30),
    .I2(w_pixel_pos_y_Z[6]),
    .I3(w_screen_mode_3_4) 
);
defparam n736_s13.INIT=16'h0777;
  LUT4 n736_s14 (
    .F(n736_18),
    .I0(n1475_25),
    .I1(reg_color_table_base[9]),
    .I2(reg_color_table_base[8]),
    .I3(n734_15) 
);
defparam n736_s14.INIT=16'h0777;
  LUT4 n736_s15 (
    .F(n736_19),
    .I0(n728_24),
    .I1(n728_14),
    .I2(n736_21),
    .I3(ff_next_vram0[5]) 
);
defparam n736_s15.INIT=16'hFE00;
  LUT4 n736_s16 (
    .F(n736_20),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(n735_28),
    .I2(ff_next_vram4[5]),
    .I3(n728_22) 
);
defparam n736_s16.INIT=16'h0777;
  LUT4 n737_s10 (
    .F(n737_14),
    .I0(w_pattern_name_t12_pre[7]),
    .I1(w_pixel_pos_y_Z[0]),
    .I2(n1482_11),
    .I3(n851_29) 
);
defparam n737_s10.INIT=16'hF53F;
  LUT4 n737_s12 (
    .F(n737_16),
    .I0(w_pos_x[7]),
    .I1(n551_30),
    .I2(w_pixel_pos_y_Z[5]),
    .I3(w_screen_mode_3_4) 
);
defparam n737_s12.INIT=16'h0777;
  LUT4 n737_s13 (
    .F(n737_17),
    .I0(n734_15),
    .I1(reg_color_table_base[7]),
    .I2(n737_19),
    .I3(n731_20) 
);
defparam n737_s13.INIT=16'h8F00;
  LUT4 n737_s14 (
    .F(n737_18),
    .I0(ff_next_vram4[4]),
    .I1(n728_22),
    .I2(ff_next_vram0[4]),
    .I3(n728_14) 
);
defparam n737_s14.INIT=16'h0777;
  LUT4 n738_s11 (
    .F(n738_15),
    .I0(ff_next_vram5_3_9),
    .I1(w_pos_x[7]),
    .I2(n738_28),
    .I3(n738_20) 
);
defparam n738_s11.INIT=16'h0700;
  LUT4 n738_s12 (
    .F(n738_16),
    .I0(reg_color_table_base[7]),
    .I1(n1475_25),
    .I2(w_pattern_name_t12_pre[9]),
    .I3(n738_24) 
);
defparam n738_s12.INIT=16'h007F;
  LUT4 n738_s13 (
    .F(n738_17),
    .I0(w_pos_x[6]),
    .I1(n551_30),
    .I2(ff_next_vram4[3]),
    .I3(n1475_25) 
);
defparam n738_s13.INIT=16'h0777;
  LUT4 n739_s10 (
    .F(n739_14),
    .I0(n551_30),
    .I1(w_pos_x[5]),
    .I2(n739_20),
    .I3(n739_17) 
);
defparam n739_s10.INIT=16'h0700;
  LUT3 n739_s11 (
    .F(n739_15),
    .I0(n735_28),
    .I1(w_pos_x[5]),
    .I2(n739_18) 
);
defparam n739_s11.INIT=8'h07;
  LUT4 n740_s10 (
    .F(n740_14),
    .I0(w_pos_x[5]),
    .I1(w_pos_x[7]),
    .I2(n851_32),
    .I3(n736_23) 
);
defparam n740_s10.INIT=16'hAC00;
  LUT4 n740_s11 (
    .F(n740_15),
    .I0(n851_28),
    .I1(n740_18),
    .I2(w_pos_x[4]),
    .I3(n551_30) 
);
defparam n740_s11.INIT=16'h0EEE;
  LUT4 n740_s12 (
    .F(n740_16),
    .I0(w_pattern_name_t12_pre[3]),
    .I1(n1475_25),
    .I2(w_pos_x[7]),
    .I3(w_screen_mode_3_4) 
);
defparam n740_s12.INIT=16'h0777;
  LUT4 n740_s13 (
    .F(n740_17),
    .I0(w_pos_x[4]),
    .I1(n551_30),
    .I2(ff_next_vram4[1]),
    .I3(n1475_25) 
);
defparam n740_s13.INIT=16'h0777;
  LUT4 n741_s10 (
    .F(n741_14),
    .I0(n551_30),
    .I1(w_pos_x[3]),
    .I2(n741_16),
    .I3(n741_17) 
);
defparam n741_s10.INIT=16'h0700;
  LUT4 n741_s11 (
    .F(n741_15),
    .I0(w_pos_x[3]),
    .I1(n551_30),
    .I2(ff_next_vram4[0]),
    .I3(n1475_25) 
);
defparam n741_s11.INIT=16'h0777;
  LUT3 n742_s10 (
    .F(n742_14),
    .I0(w_screen_mode_3_4),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(n738_28) 
);
defparam n742_s10.INIT=8'h07;
  LUT3 n742_s11 (
    .F(n742_15),
    .I0(ff_next_vram5_3_9),
    .I1(w_pos_x[3]),
    .I2(n742_16) 
);
defparam n742_s11.INIT=8'h70;
  LUT3 n743_s9 (
    .F(n743_13),
    .I0(w_screen_mode_3_4),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(n739_20) 
);
defparam n743_s9.INIT=8'h07;
  LUT4 n743_s10 (
    .F(n743_14),
    .I0(w_pos_x[4]),
    .I1(n851_28),
    .I2(ff_pos_x[0]),
    .I3(n1475_25) 
);
defparam n743_s10.INIT=16'h0F77;
  LUT3 n743_s11 (
    .F(n743_15),
    .I0(n1482_11),
    .I1(n851_28),
    .I2(ff_pos_x[1]) 
);
defparam n743_s11.INIT=8'h10;
  LUT2 n744_s11 (
    .F(n744_15),
    .I0(n1482_11),
    .I1(ff_pos_x[0]) 
);
defparam n744_s11.INIT=4'h4;
  LUT3 n744_s12 (
    .F(n744_16),
    .I0(w_screen_mode_3_4),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n744_17) 
);
defparam n744_s12.INIT=8'h70;
  LUT4 ff_next_vram2_7_s7 (
    .F(ff_next_vram2_7_12),
    .I0(w_screen_mode[3]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam ff_next_vram2_7_s7.INIT=16'h030E;
  LUT4 n545_s3 (
    .F(n545_8),
    .I0(n545_10),
    .I1(w_screen_mode_3_3),
    .I2(reg_screen_mode[0]),
    .I3(ff_phase[1]) 
);
defparam n545_s3.INIT=16'h3500;
  LUT4 n545_s4 (
    .F(n545_9),
    .I0(ff_phase[2]),
    .I1(reg_display_on),
    .I2(n126_4),
    .I3(n1484_6) 
);
defparam n545_s4.INIT=16'h4000;
  LUT4 n256_s7 (
    .F(n256_12),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[13]),
    .I3(w_screen_pos_x_Z[6]) 
);
defparam n256_s7.INIT=16'h0100;
  LUT3 n1479_s5 (
    .F(n1479_8),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[7]) 
);
defparam n1479_s5.INIT=8'hCA;
  LUT3 n1480_s5 (
    .F(n1480_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[7]) 
);
defparam n1480_s5.INIT=8'hAC;
  LUT3 n1481_s5 (
    .F(n1481_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[7]) 
);
defparam n1481_s5.INIT=8'hAC;
  LUT4 n1482_s8 (
    .F(n1482_11),
    .I0(w_sprite_mode2_6),
    .I1(w_sprite_mode2_7),
    .I2(reg_screen_mode[2]),
    .I3(ff_next_vram4_7_8) 
);
defparam n1482_s8.INIT=16'h00BF;
  LUT3 n1486_s4 (
    .F(n1486_7),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[5]) 
);
defparam n1486_s4.INIT=8'hCA;
  LUT3 n1487_s4 (
    .F(n1487_7),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[5]) 
);
defparam n1487_s4.INIT=8'hCA;
  LUT3 n1488_s4 (
    .F(n1488_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[5]) 
);
defparam n1488_s4.INIT=8'hAC;
  LUT3 n1489_s4 (
    .F(n1489_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[5]) 
);
defparam n1489_s4.INIT=8'hAC;
  LUT3 n1490_s5 (
    .F(n1490_8),
    .I0(n1490_10),
    .I1(ff_next_vram1[3]),
    .I2(ff_next_vram2_3_10) 
);
defparam n1490_s5.INIT=8'hCA;
  LUT3 n1490_s6 (
    .F(n1490_9),
    .I0(n1506_9),
    .I1(ff_next_vram2[7]),
    .I2(n1482_11) 
);
defparam n1490_s6.INIT=8'hAC;
  LUT3 n1491_s6 (
    .F(n1491_9),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[6]) 
);
defparam n1491_s6.INIT=8'hCA;
  LUT3 n1496_s4 (
    .F(n1496_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[3]) 
);
defparam n1496_s4.INIT=8'hAC;
  LUT2 n1496_s5 (
    .F(n1496_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2_3_10) 
);
defparam n1496_s5.INIT=4'h8;
  LUT3 n1497_s4 (
    .F(n1497_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[3]) 
);
defparam n1497_s4.INIT=8'hAC;
  LUT2 n1497_s5 (
    .F(n1497_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2_3_10) 
);
defparam n1497_s5.INIT=4'h8;
  LUT3 n1498_s4 (
    .F(n1498_7),
    .I0(ff_next_vram1[2]),
    .I1(reg_screen_mode[0]),
    .I2(w_screen_mode_3_3) 
);
defparam n1498_s4.INIT=8'h40;
  LUT3 n1502_s4 (
    .F(n1502_7),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[7]) 
);
defparam n1502_s4.INIT=8'hAC;
  LUT3 n1503_s4 (
    .F(n1503_7),
    .I0(ff_next_vram3[2]),
    .I1(ff_next_vram3[6]),
    .I2(ff_next_vram5[7]) 
);
defparam n1503_s4.INIT=8'hCA;
  LUT3 n1504_s4 (
    .F(n1504_7),
    .I0(ff_next_vram3[1]),
    .I1(ff_next_vram3[5]),
    .I2(ff_next_vram5[7]) 
);
defparam n1504_s4.INIT=8'hCA;
  LUT3 n1505_s4 (
    .F(n1505_7),
    .I0(ff_next_vram3[0]),
    .I1(ff_next_vram3[4]),
    .I2(ff_next_vram5[7]) 
);
defparam n1505_s4.INIT=8'hCA;
  LUT3 n1506_s5 (
    .F(n1506_8),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[6]) 
);
defparam n1506_s5.INIT=8'hAC;
  LUT3 n1506_s6 (
    .F(n1506_9),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[4]) 
);
defparam n1506_s6.INIT=8'hCA;
  LUT3 n1507_s5 (
    .F(n1507_8),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[6]) 
);
defparam n1507_s5.INIT=8'hAC;
  LUT3 n1507_s6 (
    .F(n1507_9),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[4]) 
);
defparam n1507_s6.INIT=8'hCA;
  LUT3 n1508_s5 (
    .F(n1508_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[4]) 
);
defparam n1508_s5.INIT=8'hAC;
  LUT3 n1508_s6 (
    .F(n1508_9),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[6]) 
);
defparam n1508_s6.INIT=8'hAC;
  LUT3 n1509_s5 (
    .F(n1509_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[4]) 
);
defparam n1509_s5.INIT=8'hAC;
  LUT3 n1509_s6 (
    .F(n1509_9),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[6]) 
);
defparam n1509_s6.INIT=8'hAC;
  LUT3 n1510_s4 (
    .F(n1510_7),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[5]) 
);
defparam n1510_s4.INIT=8'hAC;
  LUT3 n1511_s4 (
    .F(n1511_7),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[5]) 
);
defparam n1511_s4.INIT=8'hAC;
  LUT3 n1512_s4 (
    .F(n1512_7),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[5]) 
);
defparam n1512_s4.INIT=8'hAC;
  LUT3 n1513_s4 (
    .F(n1513_7),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[5]) 
);
defparam n1513_s4.INIT=8'hAC;
  LUT3 n1514_s8 (
    .F(n1514_11),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[4]) 
);
defparam n1514_s8.INIT=8'hAC;
  LUT4 n1516_s5 (
    .F(n1516_8),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[4]),
    .I3(n1482_11) 
);
defparam n1516_s5.INIT=16'h5300;
  LUT4 n1517_s5 (
    .F(n1517_8),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[4]),
    .I3(n1482_11) 
);
defparam n1517_s5.INIT=16'h5300;
  LUT3 n1518_s4 (
    .F(n1518_7),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[3]) 
);
defparam n1518_s4.INIT=8'hAC;
  LUT3 n1519_s4 (
    .F(n1519_7),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[3]) 
);
defparam n1519_s4.INIT=8'hAC;
  LUT3 n1520_s4 (
    .F(n1520_7),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[3]) 
);
defparam n1520_s4.INIT=8'hAC;
  LUT3 n1521_s4 (
    .F(n1521_7),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[3]) 
);
defparam n1521_s4.INIT=8'hAC;
  LUT4 n1523_s4 (
    .F(n1523_7),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[2]),
    .I3(n1482_11) 
);
defparam n1523_s4.INIT=16'h5300;
  LUT4 n1523_s5 (
    .F(n1523_8),
    .I0(n1523_9),
    .I1(ff_next_vram5[2]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1523_s5.INIT=16'h0C0A;
  LUT3 n1524_s5 (
    .F(n1524_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[2]) 
);
defparam n1524_s5.INIT=8'hAC;
  LUT4 n1524_s6 (
    .F(n1524_9),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[2]),
    .I3(n1482_11) 
);
defparam n1524_s6.INIT=16'h5300;
  LUT3 n1525_s5 (
    .F(n1525_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[2]) 
);
defparam n1525_s5.INIT=8'hAC;
  LUT4 n1525_s6 (
    .F(n1525_9),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[2]),
    .I3(n1482_11) 
);
defparam n1525_s6.INIT=16'h5300;
  LUT3 n1530_s5 (
    .F(n1530_8),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[1]) 
);
defparam n1530_s5.INIT=8'hCA;
  LUT3 n1532_s4 (
    .F(n1532_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[1]) 
);
defparam n1532_s4.INIT=8'hAC;
  LUT3 n1533_s4 (
    .F(n1533_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[1]) 
);
defparam n1533_s4.INIT=8'hAC;
  LUT2 n851_s23 (
    .F(n851_29),
    .I0(reg_screen_mode[1]),
    .I1(n851_30) 
);
defparam n851_s23.INIT=4'h1;
  LUT2 n1097_s19 (
    .F(n1097_23),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[0]) 
);
defparam n1097_s19.INIT=4'h1;
  LUT4 ff_pos_x_5_s6 (
    .F(ff_pos_x_5_11),
    .I0(w_scroll_pos_x[8]),
    .I1(w_scroll_pos_x[9]),
    .I2(w_scroll_pos_x[0]),
    .I3(w_scroll_pos_x[1]) 
);
defparam ff_pos_x_5_s6.INIT=16'h1000;
  LUT4 ff_pos_x_5_s7 (
    .F(ff_pos_x_5_12),
    .I0(w_scroll_pos_x[3]),
    .I1(w_scroll_pos_x[4]),
    .I2(w_scroll_pos_x[5]),
    .I3(w_scroll_pos_x[2]) 
);
defparam ff_pos_x_5_s7.INIT=16'h0100;
  LUT4 ff_screen_h_in_active_s7 (
    .F(ff_screen_h_in_active_12),
    .I0(w_scroll_pos_x[0]),
    .I1(w_scroll_pos_x[1]),
    .I2(w_scroll_pos_x[8]),
    .I3(w_scroll_pos_x[9]) 
);
defparam ff_screen_h_in_active_s7.INIT=16'h8000;
  LUT4 ff_screen_h_in_active_s8 (
    .F(ff_screen_h_in_active_13),
    .I0(w_scroll_pos_x[2]),
    .I1(w_scroll_pos_x[3]),
    .I2(w_scroll_pos_x[4]),
    .I3(w_scroll_pos_x[5]) 
);
defparam ff_screen_h_in_active_s8.INIT=16'h8000;
  LUT4 n728_s13 (
    .F(n728_17),
    .I0(w_pos_x[8]),
    .I1(reg_scroll_planes),
    .I2(n728_18),
    .I3(reg_pattern_name_table_base[15]) 
);
defparam n728_s13.INIT=16'h0B00;
  LUT4 n729_s12 (
    .F(n729_16),
    .I0(reg_color_table_base[16]),
    .I1(n1475_25),
    .I2(reg_pattern_generator_table_base[15]),
    .I3(w_screen_mode_3_4) 
);
defparam n729_s12.INIT=16'h0777;
  LUT4 n733_s14 (
    .F(n733_18),
    .I0(n1475_25),
    .I1(w_pattern_name_t12_pre[10]),
    .I2(ff_phase[1]),
    .I3(reg_pattern_name_table_base[11]) 
);
defparam n733_s14.INIT=16'h0D00;
  LUT2 n734_s14 (
    .F(n734_18),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[4]) 
);
defparam n734_s14.INIT=4'h1;
  LUT4 n734_s15 (
    .F(n734_19),
    .I0(n1475_25),
    .I1(w_pattern_name_t12_pre[9]),
    .I2(reg_pattern_name_table_base[10]),
    .I3(ff_next_vram0_7_9) 
);
defparam n734_s15.INIT=16'hD000;
  LUT3 n735_s15 (
    .F(n735_19),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(w_pattern_name_t12_pre[9]),
    .I2(n1482_11) 
);
defparam n735_s15.INIT=8'hAC;
  LUT3 n736_s17 (
    .F(n736_21),
    .I0(reg_color_table_base[8]),
    .I1(n731_20),
    .I2(n734_14) 
);
defparam n736_s17.INIT=8'h80;
  LUT4 n737_s15 (
    .F(n737_19),
    .I0(reg_color_table_base[8]),
    .I1(n1475_25),
    .I2(w_pattern_name_t12_pre[10]),
    .I3(n737_23) 
);
defparam n737_s15.INIT=16'h007F;
  LUT4 n738_s16 (
    .F(n738_20),
    .I0(n551_30),
    .I1(w_pos_x[6]),
    .I2(w_pattern_name_t12_pre[6]),
    .I3(ff_next_vram2_7_10) 
);
defparam n738_s16.INIT=16'h0777;
  LUT4 n739_s13 (
    .F(n739_17),
    .I0(ff_next_vram2_7_10),
    .I1(w_pattern_name_t12_pre[5]),
    .I2(w_pos_x[6]),
    .I3(ff_next_vram5_3_9) 
);
defparam n739_s13.INIT=16'h0777;
  LUT4 n739_s14 (
    .F(n739_18),
    .I0(reg_color_table_base[6]),
    .I1(w_pattern_name_t12_pre[8]),
    .I2(n1475_25),
    .I3(n731_20) 
);
defparam n739_s14.INIT=16'h8000;
  LUT4 n740_s14 (
    .F(n740_18),
    .I0(w_pattern_name_t12_pre[4]),
    .I1(w_pos_x[5]),
    .I2(n1482_11),
    .I3(n851_29) 
);
defparam n740_s14.INIT=16'hF53F;
  LUT2 n741_s12 (
    .F(n741_16),
    .I0(w_pos_x[4]),
    .I1(ff_next_vram5_3_9) 
);
defparam n741_s12.INIT=4'h8;
  LUT4 n741_s13 (
    .F(n741_17),
    .I0(n1475_25),
    .I1(ff_pos_x[2]),
    .I2(w_pattern_name_t12_pre[3]),
    .I3(ff_next_vram2_7_10) 
);
defparam n741_s13.INIT=16'h0777;
  LUT4 n742_s12 (
    .F(n742_16),
    .I0(ff_pos_x[2]),
    .I1(ff_next_vram2_7_10),
    .I2(ff_pos_x[1]),
    .I3(n1475_25) 
);
defparam n742_s12.INIT=16'h0777;
  LUT4 n744_s13 (
    .F(n744_17),
    .I0(n1475_25),
    .I1(w_pattern_name_t12_pre[3]),
    .I2(w_pixel_pos_y_Z[0]),
    .I3(n734_14) 
);
defparam n744_s13.INIT=16'h0777;
  LUT4 n545_s5 (
    .F(n545_10),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[2]),
    .I3(ff_phase[0]) 
);
defparam n545_s5.INIT=16'h15A8;
  LUT3 n1490_s7 (
    .F(n1490_10),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[6]) 
);
defparam n1490_s7.INIT=8'hCA;
  LUT3 n1523_s6 (
    .F(n1523_9),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[2]) 
);
defparam n1523_s6.INIT=8'hCA;
  LUT4 n851_s24 (
    .F(n851_30),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[3]) 
);
defparam n851_s24.INIT=16'hF4CF;
  LUT3 n728_s14 (
    .F(n728_18),
    .I0(ff_blink_base[0]),
    .I1(ff_interleaving_page),
    .I2(reg_interleaving_mode) 
);
defparam n728_s14.INIT=8'h70;
  LUT4 n738_s18 (
    .F(n738_22),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[2]),
    .I2(reg_color_table_base[6]),
    .I3(reg_screen_mode[3]) 
);
defparam n738_s18.INIT=16'hEF15;
  LUT4 n735_s18 (
    .F(n735_22),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[2]),
    .I2(reg_color_table_base[9]),
    .I3(reg_screen_mode[3]) 
);
defparam n735_s18.INIT=16'hEF15;
  LUT4 n737_s17 (
    .F(n737_21),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[2]),
    .I2(reg_color_table_base[7]),
    .I3(reg_screen_mode[3]) 
);
defparam n737_s17.INIT=16'hEF15;
  LUT4 ff_next_vram2_3_s6 (
    .F(ff_next_vram2_3_12),
    .I0(ff_next_vram2_7_9),
    .I1(ff_next_vram2_3_10),
    .I2(ff_next_vram2_7_12),
    .I3(ff_next_vram3_7_10) 
);
defparam ff_next_vram2_3_s6.INIT=16'h0D00;
  LUT4 ff_next_vram2_7_s8 (
    .F(ff_next_vram2_7_14),
    .I0(ff_next_vram2_7_9),
    .I1(ff_next_vram2_7_10),
    .I2(ff_next_vram2_7_12),
    .I3(ff_next_vram3_7_10) 
);
defparam ff_next_vram2_7_s8.INIT=16'h0700;
  LUT4 n1496_s6 (
    .F(n1496_10),
    .I0(n1496_7),
    .I1(n1475_25),
    .I2(ff_next_vram2[5]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1496_s6.INIT=16'h0777;
  LUT4 n1497_s6 (
    .F(n1497_10),
    .I0(n1497_7),
    .I1(n1475_25),
    .I2(ff_next_vram2[4]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1497_s6.INIT=16'h0777;
  LUT4 n178_s4 (
    .F(n178_10),
    .I0(ff_pos_x[0]),
    .I1(ff_pos_x[3]),
    .I2(ff_pos_x[1]),
    .I3(ff_pos_x[2]) 
);
defparam n178_s4.INIT=16'h8000;
  LUT4 n732_s16 (
    .F(n732_21),
    .I0(n734_15),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n734_14),
    .I3(reg_color_table_base[12]) 
);
defparam n732_s16.INIT=16'hEA00;
  LUT4 n733_s15 (
    .F(n733_20),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(n734_14),
    .I2(n734_15),
    .I3(reg_color_table_base[11]) 
);
defparam n733_s15.INIT=16'hF800;
  LUT4 n1113_s12 (
    .F(n1113_17),
    .I0(n1475_25),
    .I1(n803_9),
    .I2(w_screen_mode_vram_rdata[23]),
    .I3(n551_30) 
);
defparam n1113_s12.INIT=16'h0777;
  LUT4 n1114_s11 (
    .F(n1114_16),
    .I0(n1475_25),
    .I1(n804_9),
    .I2(w_screen_mode_vram_rdata[22]),
    .I3(n551_30) 
);
defparam n1114_s11.INIT=16'h0777;
  LUT4 n1115_s11 (
    .F(n1115_16),
    .I0(n1475_25),
    .I1(n805_9),
    .I2(w_screen_mode_vram_rdata[21]),
    .I3(n551_30) 
);
defparam n1115_s11.INIT=16'h0777;
  LUT4 n1116_s11 (
    .F(n1116_16),
    .I0(n1475_25),
    .I1(n806_9),
    .I2(w_screen_mode_vram_rdata[20]),
    .I3(n551_30) 
);
defparam n1116_s11.INIT=16'h0777;
  LUT4 ff_next_vram3_7_s6 (
    .F(ff_next_vram3_7_12),
    .I0(n551_30),
    .I1(ff_next_vram2_7_10),
    .I2(ff_phase[1]),
    .I3(ff_next_vram3_3_9) 
);
defparam ff_next_vram3_7_s6.INIT=16'hF100;
  LUT4 ff_next_vram1_7_s7 (
    .F(ff_next_vram1_7_13),
    .I0(ff_next_vram1_7_9),
    .I1(n551_30),
    .I2(ff_next_vram2_7_10),
    .I3(ff_next_vram1_7_15) 
);
defparam ff_next_vram1_7_s7.INIT=16'h5700;
  LUT3 ff_next_vram5_7_s5 (
    .F(ff_next_vram5_7_11),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]),
    .I2(n440_5) 
);
defparam ff_next_vram5_7_s5.INIT=8'h10;
  LUT4 ff_next_vram1_7_s8 (
    .F(ff_next_vram1_7_15),
    .I0(ff_next_vram3_3_9),
    .I1(n728_14),
    .I2(ff_phase[2]),
    .I3(n440_5) 
);
defparam ff_next_vram1_7_s8.INIT=16'h0E00;
  LUT3 ff_next_vram7_7_s5 (
    .F(ff_next_vram7_7_11),
    .I0(ff_phase[2]),
    .I1(n440_5),
    .I2(ff_next_vram3_7_12) 
);
defparam ff_next_vram7_7_s5.INIT=8'h40;
  LUT4 n1491_s7 (
    .F(n1491_11),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[4]),
    .I3(n1482_11) 
);
defparam n1491_s7.INIT=16'hCACC;
  LUT3 ff_next_vram1_3_s5 (
    .F(ff_next_vram1_3_11),
    .I0(ff_next_vram5_3_9),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]) 
);
defparam ff_next_vram1_3_s5.INIT=8'h01;
  LUT3 ff_next_vram0_7_s4 (
    .F(ff_next_vram0_7_9),
    .I0(ff_phase[2]),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]) 
);
defparam ff_next_vram0_7_s4.INIT=8'h01;
  LUT4 n1799_s4 (
    .F(n1799_10),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam n1799_s4.INIT=16'h4000;
  LUT4 ff_pattern7_7_s2 (
    .F(ff_pattern7_7_7),
    .I0(w_screen_pos_x_Z[2]),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam ff_pattern7_7_s2.INIT=16'h4000;
  LUT4 n737_s18 (
    .F(n737_23),
    .I0(n737_21),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[4]),
    .I3(ff_next_vram0[4]) 
);
defparam n737_s18.INIT=16'h0100;
  LUT4 n735_s19 (
    .F(n735_24),
    .I0(n735_22),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[4]),
    .I3(ff_next_vram0[6]) 
);
defparam n735_s19.INIT=16'h0100;
  LUT4 n738_s19 (
    .F(n738_24),
    .I0(n738_22),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[4]),
    .I3(ff_next_vram0[3]) 
);
defparam n738_s19.INIT=16'h0100;
  LUT4 n1751_s3 (
    .F(n1751_7),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_screen_pos_x_Z[11]),
    .I2(w_screen_pos_x_Z[8]),
    .I3(w_screen_pos_x_Z[9]) 
);
defparam n1751_s3.INIT=16'h8000;
  LUT3 n732_s17 (
    .F(n732_23),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]) 
);
defparam n732_s17.INIT=8'h02;
  LUT4 n1100_s18 (
    .F(n1100_23),
    .I0(n551_30),
    .I1(w_screen_mode_vram_rdata[12]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam n1100_s18.INIT=16'h0007;
  LUT4 n1099_s18 (
    .F(n1099_23),
    .I0(n551_30),
    .I1(w_screen_mode_vram_rdata[13]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam n1099_s18.INIT=16'h0007;
  LUT3 n1478_s6 (
    .F(n1478_10),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]) 
);
defparam n1478_s6.INIT=8'h20;
  LUT4 n1128_s12 (
    .F(n1128_17),
    .I0(n810_9),
    .I1(w_screen_mode_vram_rdata[0]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1128_s12.INIT=16'hCACC;
  LUT4 n1127_s12 (
    .F(n1127_17),
    .I0(n809_9),
    .I1(w_screen_mode_vram_rdata[1]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1127_s12.INIT=16'hCACC;
  LUT4 n1126_s12 (
    .F(n1126_17),
    .I0(n808_9),
    .I1(w_screen_mode_vram_rdata[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1126_s12.INIT=16'hCACC;
  LUT4 n1125_s15 (
    .F(n1125_20),
    .I0(n807_9),
    .I1(w_screen_mode_vram_rdata[3]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1125_s15.INIT=16'hCACC;
  LUT4 n178_s5 (
    .F(n178_12),
    .I0(ff_state_1_7),
    .I1(ff_pos_x_5_10),
    .I2(ff_pos_x[4]),
    .I3(n178_10) 
);
defparam n178_s5.INIT=16'h0770;
  LUT4 n181_s3 (
    .F(n181_9),
    .I0(ff_state_1_7),
    .I1(ff_pos_x_5_10),
    .I2(ff_pos_x[1]),
    .I3(ff_pos_x[0]) 
);
defparam n181_s3.INIT=16'h0770;
  LUT3 n738_s20 (
    .F(n738_26),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]) 
);
defparam n738_s20.INIT=8'h10;
  LUT4 n1104_s20 (
    .F(n1104_25),
    .I0(ff_next_vram2_7_10),
    .I1(reg_backdrop_color[0]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n1104_s20.INIT=16'h0700;
  LUT4 n1102_s20 (
    .F(n1102_25),
    .I0(ff_next_vram2_7_10),
    .I1(reg_backdrop_color[2]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n1102_s20.INIT=16'h0700;
  LUT4 n1101_s20 (
    .F(n1101_25),
    .I0(ff_next_vram2_7_10),
    .I1(reg_backdrop_color[3]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n1101_s20.INIT=16'h0700;
  LUT3 n731_s15 (
    .F(n731_20),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]) 
);
defparam n731_s15.INIT=8'h20;
  LUT4 n732_s18 (
    .F(n732_25),
    .I0(n1482_11),
    .I1(n851_28),
    .I2(reg_screen_mode[1]),
    .I3(n851_30) 
);
defparam n732_s18.INIT=16'h777E;
  LUT4 n731_s16 (
    .F(n731_22),
    .I0(reg_screen_mode[1]),
    .I1(n851_30),
    .I2(n1482_11),
    .I3(n851_28) 
);
defparam n731_s16.INIT=16'hFE0F;
  LUT3 n851_s25 (
    .F(n851_32),
    .I0(n1482_11),
    .I1(reg_screen_mode[1]),
    .I2(n851_30) 
);
defparam n851_s25.INIT=8'h01;
  LUT4 n728_s15 (
    .F(n728_20),
    .I0(w_screen_mode_3_4),
    .I1(ff_next_vram2_3_10),
    .I2(n732_23),
    .I3(n728_22) 
);
defparam n728_s15.INIT=16'h00EF;
  LUT4 n736_s18 (
    .F(n736_23),
    .I0(w_screen_mode[3]),
    .I1(n2015_6),
    .I2(n551_30),
    .I3(ff_next_vram2_7_10) 
);
defparam n736_s18.INIT=16'h0001;
  LUT4 n851_s26 (
    .F(n851_34),
    .I0(n851_32),
    .I1(n2015_6),
    .I2(n551_30),
    .I3(ff_next_vram2_7_10) 
);
defparam n851_s26.INIT=16'h0001;
  LUT3 n1475_s25 (
    .F(n1475_30),
    .I0(reg_screen_mode[2]),
    .I1(n2015_6),
    .I2(reg_backdrop_color[2]) 
);
defparam n1475_s25.INIT=8'hB0;
  LUT4 n1490_s8 (
    .F(n1490_12),
    .I0(n1484_6),
    .I1(reg_screen_mode[2]),
    .I2(n2015_6),
    .I3(reg_backdrop_color[3]) 
);
defparam n1490_s8.INIT=16'h4500;
  LUT4 n1514_s9 (
    .F(n1514_13),
    .I0(reg_screen_mode[0]),
    .I1(w_screen_mode_3_3),
    .I2(w_screen_mode_3_4),
    .I3(ff_next_vram2_3_10) 
);
defparam n1514_s9.INIT=16'h0007;
  LUT4 n1483_s7 (
    .F(n1483_11),
    .I0(n1478_10),
    .I1(ff_pattern1[2]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1483_s7.INIT=16'hE000;
  LUT4 n1522_s6 (
    .F(n1522_10),
    .I0(n1478_10),
    .I1(ff_pattern6[3]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1522_s6.INIT=16'hE000;
  LUT4 n1515_s9 (
    .F(n1515_14),
    .I0(n1478_10),
    .I1(ff_pattern5[2]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1515_s9.INIT=16'hE000;
  LUT4 n1514_s10 (
    .F(n1514_15),
    .I0(n1478_10),
    .I1(ff_pattern5[3]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1514_s10.INIT=16'hE000;
  LUT3 n1491_s8 (
    .F(n1491_13),
    .I0(n1478_10),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active) 
);
defparam n1491_s8.INIT=8'h40;
  LUT3 n1483_s8 (
    .F(n1483_13),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1475_30) 
);
defparam n1483_s8.INIT=8'h70;
  LUT3 n1482_s9 (
    .F(n1482_13),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1478_10) 
);
defparam n1482_s9.INIT=8'h80;
  LUT4 n1481_s6 (
    .F(n1481_10),
    .I0(n1473_31),
    .I1(n1473_34),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1481_s6.INIT=16'h0EEE;
  LUT4 n1480_s6 (
    .F(n1480_10),
    .I0(n1472_31),
    .I1(n1472_34),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1480_s6.INIT=16'h0EEE;
  LUT4 n1479_s6 (
    .F(n1479_10),
    .I0(n1471_31),
    .I1(n1471_34),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1479_s6.INIT=16'h0EEE;
  LUT4 n1478_s7 (
    .F(n1478_12),
    .I0(n1470_31),
    .I1(n1470_34),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1478_s7.INIT=16'h0EEE;
  LUT4 n1533_s5 (
    .F(n1533_9),
    .I0(n1533_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1533_s5.INIT=16'hACCC;
  LUT4 n1532_s5 (
    .F(n1532_9),
    .I0(n1532_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1532_s5.INIT=16'hACCC;
  LUT4 n1531_s5 (
    .F(n1531_9),
    .I0(n1531_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1483_13) 
);
defparam n1531_s5.INIT=16'hFF80;
  LUT4 n1530_s6 (
    .F(n1530_10),
    .I0(n1530_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1490_12) 
);
defparam n1530_s6.INIT=16'hFF80;
  LUT4 n1529_s4 (
    .F(n1529_8),
    .I0(n1529_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1481_10) 
);
defparam n1529_s4.INIT=16'hFF80;
  LUT4 n1528_s4 (
    .F(n1528_8),
    .I0(n1528_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1480_10) 
);
defparam n1528_s4.INIT=16'hFF80;
  LUT4 n1527_s4 (
    .F(n1527_8),
    .I0(n1527_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1479_10) 
);
defparam n1527_s4.INIT=16'hFF80;
  LUT4 n1526_s4 (
    .F(n1526_8),
    .I0(n1526_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1478_12) 
);
defparam n1526_s4.INIT=16'hFF80;
  LUT4 n1525_s7 (
    .F(n1525_11),
    .I0(n1525_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1525_s7.INIT=16'hACCC;
  LUT4 n1524_s7 (
    .F(n1524_11),
    .I0(n1524_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1524_s7.INIT=16'hACCC;
  LUT4 n1517_s6 (
    .F(n1517_10),
    .I0(n1517_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1517_s6.INIT=16'hACCC;
  LUT4 n1516_s6 (
    .F(n1516_10),
    .I0(n1516_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1516_s6.INIT=16'hACCC;
  LUT4 n1509_s7 (
    .F(n1509_11),
    .I0(n1509_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1509_s7.INIT=16'hACCC;
  LUT4 n1508_s7 (
    .F(n1508_11),
    .I0(n1508_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1508_s7.INIT=16'hACCC;
  LUT4 n1507_s7 (
    .F(n1507_11),
    .I0(n1507_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1483_13) 
);
defparam n1507_s7.INIT=16'hFF80;
  LUT4 n1506_s7 (
    .F(n1506_11),
    .I0(n1506_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1490_12) 
);
defparam n1506_s7.INIT=16'hFF80;
  LUT4 n1501_s4 (
    .F(n1501_8),
    .I0(n1501_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1501_s4.INIT=16'hACCC;
  LUT4 n1500_s4 (
    .F(n1500_8),
    .I0(n1500_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1500_s4.INIT=16'hACCC;
  LUT4 n1485_s5 (
    .F(n1485_9),
    .I0(n1485_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1485_s5.INIT=16'hACCC;
  LUT4 n1484_s6 (
    .F(n1484_10),
    .I0(n1484_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1484_s6.INIT=16'h5CCC;
  LUT4 n1515_s10 (
    .F(n1515_16),
    .I0(reg_screen_mode[0]),
    .I1(w_screen_mode_3_3),
    .I2(ff_next_vram2[2]),
    .I3(w_screen_mode_3_4) 
);
defparam n1515_s10.INIT=16'h0777;
  LUT3 n739_s15 (
    .F(n739_20),
    .I0(w_pattern_name_t12_pre[4]),
    .I1(reg_screen_mode[0]),
    .I2(w_screen_mode_3_3) 
);
defparam n739_s15.INIT=8'h80;
  LUT3 n738_s21 (
    .F(n738_28),
    .I0(w_pattern_name_t12_pre[5]),
    .I1(reg_screen_mode[0]),
    .I2(w_screen_mode_3_3) 
);
defparam n738_s21.INIT=8'h80;
  LUT4 n735_s20 (
    .F(n735_26),
    .I0(reg_screen_mode[0]),
    .I1(w_screen_mode_3_3),
    .I2(reg_color_table_base[10]),
    .I3(n735_24) 
);
defparam n735_s20.INIT=16'h007F;
  LUT4 n738_s22 (
    .F(n738_30),
    .I0(reg_screen_mode[0]),
    .I1(w_screen_mode_3_3),
    .I2(n851_32),
    .I3(n851_28) 
);
defparam n738_s22.INIT=16'h0700;
  LUT3 n737_s19 (
    .F(n737_25),
    .I0(w_pattern_name_t12_pre[6]),
    .I1(reg_screen_mode[0]),
    .I2(w_screen_mode_3_3) 
);
defparam n737_s19.INIT=8'h80;
  LUT3 n736_s19 (
    .F(n736_25),
    .I0(w_pattern_name_t12_pre[7]),
    .I1(reg_screen_mode[0]),
    .I2(w_screen_mode_3_3) 
);
defparam n736_s19.INIT=8'h80;
  LUT3 n728_s16 (
    .F(n728_22),
    .I0(reg_screen_mode[0]),
    .I1(w_screen_mode_3_3),
    .I2(n738_26) 
);
defparam n728_s16.INIT=8'h80;
  LUT3 n1473_s25 (
    .F(n1473_34),
    .I0(reg_backdrop_color[0]),
    .I1(reg_screen_mode[0]),
    .I2(w_screen_mode_3_3) 
);
defparam n1473_s25.INIT=8'h80;
  LUT3 n1472_s25 (
    .F(n1472_34),
    .I0(reg_backdrop_color[1]),
    .I1(reg_screen_mode[0]),
    .I2(w_screen_mode_3_3) 
);
defparam n1472_s25.INIT=8'h80;
  LUT3 n1471_s25 (
    .F(n1471_34),
    .I0(reg_backdrop_color[2]),
    .I1(reg_screen_mode[0]),
    .I2(w_screen_mode_3_3) 
);
defparam n1471_s25.INIT=8'h80;
  LUT3 n1470_s25 (
    .F(n1470_34),
    .I0(reg_backdrop_color[3]),
    .I1(reg_screen_mode[0]),
    .I2(w_screen_mode_3_3) 
);
defparam n1470_s25.INIT=8'h80;
  LUT4 n1120_s11 (
    .F(n1120_16),
    .I0(ff_next_vram5[0]),
    .I1(n810_9),
    .I2(reg_screen_mode[0]),
    .I3(w_screen_mode_3_3) 
);
defparam n1120_s11.INIT=16'hCAAA;
  LUT4 n1118_s11 (
    .F(n1118_16),
    .I0(n808_9),
    .I1(ff_next_vram5[2]),
    .I2(reg_screen_mode[0]),
    .I3(w_screen_mode_3_3) 
);
defparam n1118_s11.INIT=16'hACCC;
  LUT4 n828_s24 (
    .F(n828_33),
    .I0(w_screen_mode_vram_address[1]),
    .I1(w_screen_mode_vram_rdata[22]),
    .I2(reg_screen_mode[0]),
    .I3(w_screen_mode_3_3) 
);
defparam n828_s24.INIT=16'h8000;
  LUT3 n827_s25 (
    .F(n827_34),
    .I0(reg_screen_mode[0]),
    .I1(w_screen_mode_3_3),
    .I2(ff_next_vram2_3_10) 
);
defparam n827_s25.INIT=8'h07;
  LUT3 n2015_s4 (
    .F(n2015_8),
    .I0(reg_screen_mode[0]),
    .I1(w_screen_mode_3_3),
    .I2(n2015_6) 
);
defparam n2015_s4.INIT=8'h07;
  LUT3 ff_next_vram6_7_s4 (
    .F(ff_next_vram6_7_9),
    .I0(reg_screen_mode[0]),
    .I1(w_screen_mode_3_3),
    .I2(ff_next_vram4_7_7) 
);
defparam ff_next_vram6_7_s4.INIT=8'h70;
  LUT4 n182_s6 (
    .F(n182_13),
    .I0(ff_pos_x_5_10),
    .I1(ff_pos_x_5_16),
    .I2(ff_state_1_7),
    .I3(ff_pos_x[0]) 
);
defparam n182_s6.INIT=16'hCF10;
  LUT2 ff_pos_x_5_s8 (
    .F(ff_pos_x_5_14),
    .I0(ff_pos_x_5_16),
    .I1(ff_state_1_7) 
);
defparam ff_pos_x_5_s8.INIT=4'h4;
  LUT4 ff_next_vram1_3_s6 (
    .F(ff_next_vram1_3_13),
    .I0(ff_next_vram5_3_9),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]),
    .I3(ff_next_vram1_7_15) 
);
defparam ff_next_vram1_3_s6.INIT=16'hFE00;
  LUT4 n735_s21 (
    .F(n735_28),
    .I0(n551_30),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n735_s21.INIT=16'h0200;
  LUT4 n1483_s9 (
    .F(n1483_15),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1475_30),
    .I3(n1483_6) 
);
defparam n1483_s9.INIT=16'hFF70;
  LUT4 n1523_s7 (
    .F(n1523_11),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1475_30),
    .I3(n1523_5) 
);
defparam n1523_s7.INIT=16'hFF70;
  LUT4 n1800_s4 (
    .F(n1800_8),
    .I0(reg_screen_mode[0]),
    .I1(w_screen_mode_3_3),
    .I2(n2015_6),
    .I3(n1799_10) 
);
defparam n1800_s4.INIT=16'h00F8;
  LUT4 n732_s19 (
    .F(n732_27),
    .I0(n728_24),
    .I1(reg_screen_mode[0]),
    .I2(w_screen_mode_3_3),
    .I3(n738_26) 
);
defparam n732_s19.INIT=16'h1555;
  LUT4 ff_next_vram4_3_s5 (
    .F(ff_next_vram4_3_10),
    .I0(reg_screen_mode[0]),
    .I1(w_screen_mode_3_3),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram0_7_11) 
);
defparam ff_next_vram4_3_s5.INIT=16'hF800;
  LUT4 ff_next_vram0_7_s5 (
    .F(ff_next_vram0_7_11),
    .I0(n440_5),
    .I1(ff_phase[2]),
    .I2(ff_phase[0]),
    .I3(ff_phase[1]) 
);
defparam ff_next_vram0_7_s5.INIT=16'h0002;
  LUT4 n744_s14 (
    .F(n744_19),
    .I0(n1836_99),
    .I1(ff_phase[2]),
    .I2(ff_phase[0]),
    .I3(ff_phase[1]) 
);
defparam n744_s14.INIT=16'h0001;
  LUT4 n731_s17 (
    .F(n731_24),
    .I0(n551_30),
    .I1(ff_phase[2]),
    .I2(ff_phase[0]),
    .I3(ff_phase[1]) 
);
defparam n731_s17.INIT=16'h0001;
  LUT4 n728_s17 (
    .F(n728_24),
    .I0(w_screen_mode_3_4),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n728_s17.INIT=16'h0800;
  LUT4 ff_pos_x_5_s9 (
    .F(ff_pos_x_5_16),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_pos_x_5_10) 
);
defparam ff_pos_x_5_s9.INIT=16'h00DF;
  DFFCE ff_phase_1_s0 (
    .Q(ff_phase[1]),
    .D(n137_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_phase_0_s0 (
    .Q(ff_phase[0]),
    .D(n138_8),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_s0 (
    .Q(w_screen_mode_vram_valid),
    .D(n545_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_screen_mode_vram_address[16]),
    .D(n728_10),
    .CLK(clk85m),
    .CE(n126_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_screen_mode_vram_address[15]),
    .D(n729_10),
    .CLK(clk85m),
    .CE(n126_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_screen_mode_vram_address[14]),
    .D(n730_10),
    .CLK(clk85m),
    .CE(n126_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_screen_mode_vram_address[13]),
    .D(n731_10),
    .CLK(clk85m),
    .CE(n126_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_screen_mode_vram_address[12]),
    .D(n732_10),
    .CLK(clk85m),
    .CE(n126_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_screen_mode_vram_address[11]),
    .D(n733_10),
    .CLK(clk85m),
    .CE(n126_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_screen_mode_vram_address[10]),
    .D(n734_10),
    .CLK(clk85m),
    .CE(n126_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_screen_mode_vram_address[9]),
    .D(n735_10),
    .CLK(clk85m),
    .CE(n126_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_screen_mode_vram_address[8]),
    .D(n736_10),
    .CLK(clk85m),
    .CE(n126_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_screen_mode_vram_address[7]),
    .D(n737_10),
    .CLK(clk85m),
    .CE(n126_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_screen_mode_vram_address[6]),
    .D(n738_10),
    .CLK(clk85m),
    .CE(n126_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_screen_mode_vram_address[5]),
    .D(n739_10),
    .CLK(clk85m),
    .CE(n126_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_screen_mode_vram_address[4]),
    .D(n740_10),
    .CLK(clk85m),
    .CE(n126_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_screen_mode_vram_address[3]),
    .D(n741_10),
    .CLK(clk85m),
    .CE(n126_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_screen_mode_vram_address[2]),
    .D(n742_10),
    .CLK(clk85m),
    .CE(n126_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s0 (
    .Q(w_screen_mode_vram_address[1]),
    .D(n743_10),
    .CLK(clk85m),
    .CE(n126_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s0 (
    .Q(w_screen_mode_vram_address[0]),
    .D(n744_10),
    .CLK(clk85m),
    .CE(n126_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_7_s0 (
    .Q(ff_next_vram0[7]),
    .D(n827_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_6_s0 (
    .Q(ff_next_vram0[6]),
    .D(n828_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_5_s0 (
    .Q(ff_next_vram0[5]),
    .D(n829_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_4_s0 (
    .Q(ff_next_vram0[4]),
    .D(n830_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_3_s0 (
    .Q(ff_next_vram0[3]),
    .D(n831_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_2_s0 (
    .Q(ff_next_vram0[2]),
    .D(n832_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_1_s0 (
    .Q(ff_next_vram0[1]),
    .D(n833_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_0_s0 (
    .Q(ff_next_vram0[0]),
    .D(n834_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_7_s0 (
    .Q(ff_next_vram1[7]),
    .D(n1121_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_6_s0 (
    .Q(ff_next_vram1[6]),
    .D(n1122_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_5_s0 (
    .Q(ff_next_vram1[5]),
    .D(n1123_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_4_s0 (
    .Q(ff_next_vram1[4]),
    .D(n1124_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_3_s0 (
    .Q(ff_next_vram1[3]),
    .D(n1125_20),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_2_s0 (
    .Q(ff_next_vram1[2]),
    .D(n1126_17),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_1_s0 (
    .Q(ff_next_vram1[1]),
    .D(n1127_17),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_0_s0 (
    .Q(ff_next_vram1[0]),
    .D(n1128_17),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_7_s0 (
    .Q(ff_next_vram2[7]),
    .D(n1097_17),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_6_s0 (
    .Q(ff_next_vram2[6]),
    .D(n1098_16),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_5_s0 (
    .Q(ff_next_vram2[5]),
    .D(n1099_16),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_4_s0 (
    .Q(ff_next_vram2[4]),
    .D(n1100_16),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_3_s0 (
    .Q(ff_next_vram2[3]),
    .D(n1101_18),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_2_s0 (
    .Q(ff_next_vram2[2]),
    .D(n1102_18),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_1_s0 (
    .Q(ff_next_vram2[1]),
    .D(n1103_18),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_0_s0 (
    .Q(ff_next_vram2[0]),
    .D(n1104_18),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_7_s0 (
    .Q(ff_next_vram3[7]),
    .D(n1105_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_6_s0 (
    .Q(ff_next_vram3[6]),
    .D(n1106_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_5_s0 (
    .Q(ff_next_vram3[5]),
    .D(n1107_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_4_s0 (
    .Q(ff_next_vram3[4]),
    .D(n1108_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_3_s0 (
    .Q(ff_next_vram3[3]),
    .D(n1109_18),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_2_s0 (
    .Q(ff_next_vram3[2]),
    .D(n1110_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_1_s0 (
    .Q(ff_next_vram3[1]),
    .D(n1111_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_0_s0 (
    .Q(ff_next_vram3[0]),
    .D(n1112_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_7_s0 (
    .Q(ff_next_vram4[7]),
    .D(n835_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_6_s0 (
    .Q(ff_next_vram4[6]),
    .D(n836_29),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_5_s0 (
    .Q(ff_next_vram4[5]),
    .D(n837_29),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_4_s0 (
    .Q(ff_next_vram4[4]),
    .D(n838_29),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_3_s0 (
    .Q(ff_next_vram4[3]),
    .D(n839_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_2_s0 (
    .Q(ff_next_vram4[2]),
    .D(n840_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_1_s0 (
    .Q(ff_next_vram4[1]),
    .D(n841_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_0_s0 (
    .Q(ff_next_vram4[0]),
    .D(n842_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_7_s0 (
    .Q(ff_next_vram5[7]),
    .D(n1113_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_6_s0 (
    .Q(ff_next_vram5[6]),
    .D(n1114_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_5_s0 (
    .Q(ff_next_vram5[5]),
    .D(n1115_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_4_s0 (
    .Q(ff_next_vram5[4]),
    .D(n1116_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_3_s0 (
    .Q(ff_next_vram5[3]),
    .D(n1117_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_2_s0 (
    .Q(ff_next_vram5[2]),
    .D(n1118_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_1_s0 (
    .Q(ff_next_vram5[1]),
    .D(n1119_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_0_s0 (
    .Q(ff_next_vram5[0]),
    .D(n1120_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_7_s0 (
    .Q(ff_next_vram6[7]),
    .D(n851_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_6_s0 (
    .Q(ff_next_vram6[6]),
    .D(n852_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_5_s0 (
    .Q(ff_next_vram6[5]),
    .D(n853_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_4_s0 (
    .Q(ff_next_vram6[4]),
    .D(n854_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_3_s0 (
    .Q(ff_next_vram6[3]),
    .D(n855_26),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_2_s0 (
    .Q(ff_next_vram6[2]),
    .D(n856_24),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_1_s0 (
    .Q(ff_next_vram6[1]),
    .D(n857_24),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_0_s0 (
    .Q(ff_next_vram6[0]),
    .D(n858_24),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_7_s0 (
    .Q(ff_next_vram7[7]),
    .D(n1129_14),
    .CLK(clk85m),
    .CE(ff_next_vram7_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_6_s0 (
    .Q(ff_next_vram7[6]),
    .D(n1130_14),
    .CLK(clk85m),
    .CE(ff_next_vram7_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_5_s0 (
    .Q(ff_next_vram7[5]),
    .D(n1131_14),
    .CLK(clk85m),
    .CE(ff_next_vram7_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_4_s0 (
    .Q(ff_next_vram7[4]),
    .D(n1132_14),
    .CLK(clk85m),
    .CE(ff_next_vram7_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_3_s0 (
    .Q(ff_next_vram7[3]),
    .D(w_screen_mode_vram_rdata[27]),
    .CLK(clk85m),
    .CE(ff_next_vram7_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_2_s0 (
    .Q(ff_next_vram7[2]),
    .D(w_screen_mode_vram_rdata[26]),
    .CLK(clk85m),
    .CE(ff_next_vram7_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_1_s0 (
    .Q(ff_next_vram7[1]),
    .D(w_screen_mode_vram_rdata[25]),
    .CLK(clk85m),
    .CE(ff_next_vram7_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_0_s0 (
    .Q(ff_next_vram7[0]),
    .D(w_screen_mode_vram_rdata[24]),
    .CLK(clk85m),
    .CE(ff_next_vram7_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(n1478_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(n1479_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(n1480_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(n1481_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(n1482_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(n1483_15),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(n1484_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(n1485_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(n1486_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(n1487_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(n1488_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(n1489_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(n1490_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(n1491_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(n1492_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(n1493_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(n1494_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(n1495_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(n1496_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(n1497_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(n1498_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(n1499_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(n1500_8),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(n1501_8),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(n1502_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(n1503_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(n1504_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(n1505_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(n1506_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(n1507_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(n1508_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(n1509_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(n1510_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(n1511_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(n1512_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(n1513_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(n1514_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(n1515_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(n1516_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(n1517_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(n1518_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(n1519_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(n1520_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(n1521_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(n1522_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(n1523_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(n1524_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(n1525_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(n1526_8),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(n1527_8),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(n1528_8),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(n1529_8),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(n1530_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(n1531_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(n1532_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(n1533_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(n1470_29),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(n1471_29),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(n1472_29),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(n1473_29),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(n1474_23),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(n1475_23),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(n1476_23),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(n1477_23),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFE ff_display_color_en_s0 (
    .Q(w_screen_mode_display_color_en),
    .D(n1751_3),
    .CLK(clk85m),
    .CE(n1752_2) 
);
  DFFCE ff_phase_2_s0 (
    .Q(ff_phase[2]),
    .D(n136_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_x_5_s1 (
    .Q(ff_pos_x[5]),
    .D(n177_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_5_s1.INIT=1'b0;
  DFFCE ff_pos_x_4_s1 (
    .Q(ff_pos_x[4]),
    .D(n178_12),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_4_s1.INIT=1'b0;
  DFFCE ff_pos_x_3_s1 (
    .Q(ff_pos_x[3]),
    .D(n179_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_3_s1.INIT=1'b0;
  DFFCE ff_pos_x_2_s1 (
    .Q(ff_pos_x[2]),
    .D(n180_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_2_s1.INIT=1'b0;
  DFFCE ff_pos_x_1_s1 (
    .Q(ff_pos_x[1]),
    .D(n181_9),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_1_s1.INIT=1'b0;
  DFFCE ff_screen_h_in_active_s1 (
    .Q(ff_screen_h_in_active),
    .D(n256_9),
    .CLK(clk85m),
    .CE(ff_screen_h_in_active_9),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_in_active_s1.INIT=1'b0;
  DFFE ff_display_color_7_s1 (
    .Q(w_screen_mode_display_color[7]),
    .D(n1796_7),
    .CLK(clk85m),
    .CE(n1752_2) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFE ff_display_color_6_s1 (
    .Q(w_screen_mode_display_color[6]),
    .D(n1797_7),
    .CLK(clk85m),
    .CE(n1752_2) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFE ff_display_color_5_s1 (
    .Q(w_screen_mode_display_color[5]),
    .D(n1798_7),
    .CLK(clk85m),
    .CE(n1752_2) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFE ff_display_color_4_s1 (
    .Q(w_screen_mode_display_color[4]),
    .D(n1799_7),
    .CLK(clk85m),
    .CE(n1752_2) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFE ff_display_color_3_s1 (
    .Q(w_screen_mode_display_color[3]),
    .D(n1800_5),
    .CLK(clk85m),
    .CE(n1752_2) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFE ff_display_color_2_s1 (
    .Q(w_screen_mode_display_color[2]),
    .D(n1801_4),
    .CLK(clk85m),
    .CE(n1752_2) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFE ff_display_color_1_s1 (
    .Q(w_screen_mode_display_color[1]),
    .D(n1802_4),
    .CLK(clk85m),
    .CE(n1752_2) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFE ff_display_color_0_s1 (
    .Q(w_screen_mode_display_color[0]),
    .D(n1803_4),
    .CLK(clk85m),
    .CE(n1752_2) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFC ff_pos_x_0_s3 (
    .Q(ff_pos_x[0]),
    .D(n182_13),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_0_s3.INIT=1'b0;
  ALU w_pattern_name_t12_pre_3_s (
    .SUM(w_pattern_name_t12_pre[3]),
    .COUT(w_pattern_name_t12_pre_3_2),
    .I0(w_screen_pos_y_Z[3]),
    .I1(ff_pos_x[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t12_pre_3_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_4_s (
    .SUM(w_pattern_name_t12_pre[4]),
    .COUT(w_pattern_name_t12_pre_4_2),
    .I0(w_screen_pos_y_Z[4]),
    .I1(ff_pos_x[4]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_3_2) 
);
defparam w_pattern_name_t12_pre_4_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_5_s (
    .SUM(w_pattern_name_t12_pre[5]),
    .COUT(w_pattern_name_t12_pre_5_2),
    .I0(n317_2),
    .I1(ff_pos_x[5]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_4_2) 
);
defparam w_pattern_name_t12_pre_5_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_6_s (
    .SUM(w_pattern_name_t12_pre[6]),
    .COUT(w_pattern_name_t12_pre_6_2),
    .I0(n316_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_5_2) 
);
defparam w_pattern_name_t12_pre_6_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_7_s (
    .SUM(w_pattern_name_t12_pre[7]),
    .COUT(w_pattern_name_t12_pre_7_2),
    .I0(n315_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_6_2) 
);
defparam w_pattern_name_t12_pre_7_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_8_s (
    .SUM(w_pattern_name_t12_pre[8]),
    .COUT(w_pattern_name_t12_pre_8_2),
    .I0(n314_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_7_2) 
);
defparam w_pattern_name_t12_pre_8_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_9_s (
    .SUM(w_pattern_name_t12_pre[9]),
    .COUT(w_pattern_name_t12_pre_9_2),
    .I0(n313_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_8_2) 
);
defparam w_pattern_name_t12_pre_9_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_10_s (
    .SUM(w_pattern_name_t12_pre[10]),
    .COUT(w_pattern_name_t12_pre_10_0_COUT),
    .I0(n312_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_9_2) 
);
defparam w_pattern_name_t12_pre_10_s.ALU_MODE=0;
  ALU w_scroll_pos_x_0_s (
    .SUM(w_scroll_pos_x[0]),
    .COUT(w_scroll_pos_x_0_3),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_scroll_pos_x_0_s.ALU_MODE=1;
  ALU w_scroll_pos_x_1_s (
    .SUM(w_scroll_pos_x[1]),
    .COUT(w_scroll_pos_x_1_3),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_scroll_pos_x_0_3) 
);
defparam w_scroll_pos_x_1_s.ALU_MODE=1;
  ALU w_scroll_pos_x_2_s (
    .SUM(w_scroll_pos_x[2]),
    .COUT(w_scroll_pos_x_2_3),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_scroll_pos_x_1_3) 
);
defparam w_scroll_pos_x_2_s.ALU_MODE=1;
  ALU w_scroll_pos_x_3_s (
    .SUM(w_scroll_pos_x[3]),
    .COUT(w_scroll_pos_x_3_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_2_3) 
);
defparam w_scroll_pos_x_3_s.ALU_MODE=1;
  ALU w_scroll_pos_x_4_s (
    .SUM(w_scroll_pos_x[4]),
    .COUT(w_scroll_pos_x_4_3),
    .I0(w_screen_pos_x_Z[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_3_3) 
);
defparam w_scroll_pos_x_4_s.ALU_MODE=1;
  ALU w_scroll_pos_x_5_s (
    .SUM(w_scroll_pos_x[5]),
    .COUT(w_scroll_pos_x_5_3),
    .I0(w_screen_pos_x_Z[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_4_3) 
);
defparam w_scroll_pos_x_5_s.ALU_MODE=1;
  ALU w_scroll_pos_x_6_s (
    .SUM(w_scroll_pos_x[6]),
    .COUT(w_scroll_pos_x_6_3),
    .I0(w_screen_pos_x_Z[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_5_3) 
);
defparam w_scroll_pos_x_6_s.ALU_MODE=1;
  ALU w_scroll_pos_x_7_s (
    .SUM(w_scroll_pos_x[7]),
    .COUT(w_scroll_pos_x_7_3),
    .I0(w_screen_pos_x_Z[11]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_6_3) 
);
defparam w_scroll_pos_x_7_s.ALU_MODE=1;
  ALU w_scroll_pos_x_8_s (
    .SUM(w_scroll_pos_x[8]),
    .COUT(w_scroll_pos_x_8_3),
    .I0(w_screen_pos_x_Z[12]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_7_3) 
);
defparam w_scroll_pos_x_8_s.ALU_MODE=1;
  ALU w_scroll_pos_x_9_s (
    .SUM(w_scroll_pos_x[9]),
    .COUT(w_scroll_pos_x_9_0_COUT),
    .I0(w_screen_pos_x_Z[13]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_8_3) 
);
defparam w_scroll_pos_x_9_s.ALU_MODE=1;
  ALU n317_s (
    .SUM(n317_2),
    .COUT(n317_3),
    .I0(w_screen_pos_y_Z[3]),
    .I1(w_screen_pos_y_Z[5]),
    .I3(GND),
    .CIN(GND) 
);
defparam n317_s.ALU_MODE=0;
  ALU n316_s (
    .SUM(n316_2),
    .COUT(n316_3),
    .I0(w_screen_pos_y_Z[4]),
    .I1(w_screen_pos_y_Z[6]),
    .I3(GND),
    .CIN(n317_3) 
);
defparam n316_s.ALU_MODE=0;
  ALU n315_s (
    .SUM(n315_2),
    .COUT(n315_3),
    .I0(w_screen_pos_y_Z[5]),
    .I1(w_screen_pos_y_Z[7]),
    .I3(GND),
    .CIN(n316_3) 
);
defparam n315_s.ALU_MODE=0;
  ALU n314_s (
    .SUM(n314_2),
    .COUT(n314_3),
    .I0(w_screen_pos_y_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n315_3) 
);
defparam n314_s.ALU_MODE=0;
  ALU n313_s (
    .SUM(n313_2),
    .COUT(n312_6),
    .I0(w_screen_pos_y_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n314_3) 
);
defparam n313_s.ALU_MODE=0;
  ALU w_pos_x_0_s (
    .SUM(w_pos_x[0]),
    .COUT(w_pos_x_0_4),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_pos_x_0_s.ALU_MODE=1;
  ALU w_pos_x_1_s (
    .SUM(w_pos_x[1]),
    .COUT(w_pos_x_1_4),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_pos_x_0_4) 
);
defparam w_pos_x_1_s.ALU_MODE=1;
  ALU w_pos_x_2_s (
    .SUM(w_pos_x[2]),
    .COUT(w_pos_x_2_4),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_pos_x_1_4) 
);
defparam w_pos_x_2_s.ALU_MODE=1;
  ALU w_pos_x_3_s (
    .SUM(w_pos_x[3]),
    .COUT(w_pos_x_3_4),
    .I0(w_pixel_pos_x_Z[3]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_2_4) 
);
defparam w_pos_x_3_s.ALU_MODE=1;
  ALU w_pos_x_4_s (
    .SUM(w_pos_x[4]),
    .COUT(w_pos_x_4_4),
    .I0(w_pixel_pos_x_Z[4]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_3_4) 
);
defparam w_pos_x_4_s.ALU_MODE=1;
  ALU w_pos_x_5_s (
    .SUM(w_pos_x[5]),
    .COUT(w_pos_x_5_4),
    .I0(w_pixel_pos_x_Z[5]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_4_4) 
);
defparam w_pos_x_5_s.ALU_MODE=1;
  ALU w_pos_x_6_s (
    .SUM(w_pos_x[6]),
    .COUT(w_pos_x_6_4),
    .I0(w_pixel_pos_x_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_5_4) 
);
defparam w_pos_x_6_s.ALU_MODE=1;
  ALU w_pos_x_7_s (
    .SUM(w_pos_x[7]),
    .COUT(w_pos_x_7_4),
    .I0(w_pixel_pos_x_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_6_4) 
);
defparam w_pos_x_7_s.ALU_MODE=1;
  ALU w_pos_x_8_s (
    .SUM(w_pos_x[8]),
    .COUT(w_pos_x_8_0_COUT),
    .I0(w_pixel_pos_x_Z[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_7_4) 
);
defparam w_pos_x_8_s.ALU_MODE=1;
  MUX2_LUT5 n803_s5 (
    .O(n803_9),
    .I0(n803_6),
    .I1(n803_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n804_s5 (
    .O(n804_9),
    .I0(n804_6),
    .I1(n804_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n805_s5 (
    .O(n805_9),
    .I0(n805_6),
    .I1(n805_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n806_s5 (
    .O(n806_9),
    .I0(n806_6),
    .I1(n806_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n807_s5 (
    .O(n807_9),
    .I0(n807_6),
    .I1(n807_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n808_s5 (
    .O(n808_9),
    .I0(n808_6),
    .I1(n808_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n809_s5 (
    .O(n809_9),
    .I0(n809_6),
    .I1(n809_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n810_s5 (
    .O(n810_9),
    .I0(n810_6),
    .I1(n810_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n839_s26 (
    .O(n839_30),
    .I0(n839_28),
    .I1(n823_2),
    .S0(w_screen_mode[3]) 
);
  MUX2_LUT5 n840_s26 (
    .O(n840_30),
    .I0(n840_28),
    .I1(n824_2),
    .S0(w_screen_mode[3]) 
);
  MUX2_LUT5 n841_s26 (
    .O(n841_30),
    .I0(n841_28),
    .I1(n825_2),
    .S0(w_screen_mode[3]) 
);
  MUX2_LUT5 n842_s26 (
    .O(n842_30),
    .I0(n842_28),
    .I1(n826_2),
    .S0(w_screen_mode[3]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_screen_mode */
module vdp_sprite_select_visible_planes (
  clk85m,
  n36_6,
  n126_4,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_sprite_disable,
  n878_17,
  n507_5,
  w_screen_v_active,
  ff_screen_h_active,
  ff_pixel_color_en_9,
  w_sprite_mode2,
  reg_212lines_mode,
  reg_display_on,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_screen_pos_x_Z_0,
  w_screen_pos_x_Z_1,
  w_screen_pos_x_Z_2,
  w_screen_pos_x_Z_3,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_8,
  w_screen_pos_x_Z_9,
  w_screen_pos_x_Z_10,
  w_screen_pos_x_Z_11,
  w_screen_pos_x_Z_12,
  w_horizontal_offset_l,
  ff_vram_valid,
  w_selected_en,
  n440_5,
  ff_vram_valid_7,
  n88_10,
  ff_vram_valid_9,
  ff_current_plane_num,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_selected_count,
  w_selected_y
)
;
input clk85m;
input n36_6;
input n126_4;
input reg_sprite_magify;
input reg_sprite_16x16;
input reg_sprite_disable;
input n878_17;
input n507_5;
input w_screen_v_active;
input ff_screen_h_active;
input ff_pixel_color_en_9;
input w_sprite_mode2;
input reg_212lines_mode;
input reg_display_on;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input w_screen_pos_x_Z_0;
input w_screen_pos_x_Z_1;
input w_screen_pos_x_Z_2;
input w_screen_pos_x_Z_3;
input w_screen_pos_x_Z_4;
input w_screen_pos_x_Z_5;
input w_screen_pos_x_Z_6;
input w_screen_pos_x_Z_8;
input w_screen_pos_x_Z_9;
input w_screen_pos_x_Z_10;
input w_screen_pos_x_Z_11;
input w_screen_pos_x_Z_12;
input [2:0] w_horizontal_offset_l;
output ff_vram_valid;
output w_selected_en;
output n440_5;
output ff_vram_valid_7;
output n88_10;
output ff_vram_valid_9;
output [4:0] ff_current_plane_num;
output [7:0] w_selected_x;
output [7:0] w_selected_pattern;
output w_selected_color_0;
output w_selected_color_1;
output w_selected_color_2;
output w_selected_color_3;
output w_selected_color_7;
output [3:0] w_selected_count;
output [3:0] w_selected_y;
wire n440_4;
wire n438_4;
wire ff_selected_count_3_6;
wire ff_select_finish_8;
wire ff_selected_en_6;
wire n321_7;
wire n319_7;
wire n327_9;
wire n117_7;
wire n116_7;
wire n88_6;
wire n78_7;
wire n317_7;
wire ff_selected_count_3_7;
wire ff_selected_count_3_8;
wire ff_select_finish_9;
wire ff_selected_en_7;
wire n320_8;
wire n88_7;
wire n88_8;
wire n88_9;
wire n79_8;
wire ff_select_finish_10;
wire ff_select_finish_11;
wire ff_selected_en_8;
wire ff_selected_en_9;
wire ff_selected_en_10;
wire n320_10;
wire n440_8;
wire n77_10;
wire n79_10;
wire n77_12;
wire n80_9;
wire n81_9;
wire n322_9;
wire ff_select_finish;
wire w_offset_y_0_3;
wire w_offset_y_1_3;
wire w_offset_y_2_3;
wire w_offset_y_3_3;
wire w_offset_y_4_3;
wire w_offset_y_5_3;
wire w_offset_y_6_3;
wire n222_9;
wire w_screen_pos_x_0_4;
wire w_screen_pos_x_1_4;
wire w_screen_pos_x_2_0_COUT;
wire [7:0] ff_y;
wire [7:0] w_offset_y;
wire [2:0] w_screen_pos_x;
wire VCC;
wire GND;
  LUT2 n440_s1 (
    .F(n440_4),
    .I0(n440_5),
    .I1(n440_8) 
);
defparam n440_s1.INIT=4'h8;
  LUT2 n438_s1 (
    .F(n438_4),
    .I0(n126_4),
    .I1(n440_8) 
);
defparam n438_s1.INIT=4'h8;
  LUT3 w_selected_y_3_s0 (
    .F(w_selected_y[3]),
    .I0(w_offset_y[3]),
    .I1(w_offset_y[4]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_3_s0.INIT=8'hCA;
  LUT3 w_selected_y_2_s0 (
    .F(w_selected_y[2]),
    .I0(w_offset_y[2]),
    .I1(w_offset_y[3]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_2_s0.INIT=8'hCA;
  LUT3 w_selected_y_1_s0 (
    .F(w_selected_y[1]),
    .I0(w_offset_y[1]),
    .I1(w_offset_y[2]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_1_s0.INIT=8'hCA;
  LUT3 w_selected_y_0_s0 (
    .F(w_selected_y[0]),
    .I0(w_offset_y[0]),
    .I1(w_offset_y[1]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_0_s0.INIT=8'hCA;
  LUT4 ff_selected_count_3_s3 (
    .F(ff_selected_count_3_6),
    .I0(ff_selected_count_3_7),
    .I1(ff_selected_count_3_8),
    .I2(w_selected_en),
    .I3(n317_7) 
);
defparam ff_selected_count_3_s3.INIT=16'h80FF;
  LUT3 ff_select_finish_s3 (
    .F(ff_select_finish_8),
    .I0(ff_selected_count_3_8),
    .I1(ff_select_finish_9),
    .I2(n317_7) 
);
defparam ff_select_finish_s3.INIT=8'h8F;
  LUT4 ff_selected_en_s3 (
    .F(ff_selected_en_6),
    .I0(ff_selected_en_7),
    .I1(n327_9),
    .I2(ff_selected_count_3_8),
    .I3(n317_7) 
);
defparam ff_selected_en_s3.INIT=16'hB0BB;
  LUT3 n321_s2 (
    .F(n321_7),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(n317_7) 
);
defparam n321_s2.INIT=8'h60;
  LUT4 n319_s2 (
    .F(n319_7),
    .I0(w_selected_count[2]),
    .I1(n320_8),
    .I2(w_selected_count[3]),
    .I3(n317_7) 
);
defparam n319_s2.INIT=16'h7800;
  LUT3 n327_s4 (
    .F(n327_9),
    .I0(ff_selected_count_3_7),
    .I1(ff_select_finish_9),
    .I2(n317_7) 
);
defparam n327_s4.INIT=8'h10;
  LUT2 n117_s2 (
    .F(n117_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_16) 
);
defparam n117_s2.INIT=4'h4;
  LUT2 n116_s2 (
    .F(n116_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_17) 
);
defparam n116_s2.INIT=4'h4;
  LUT4 n88_s1 (
    .F(n88_6),
    .I0(n88_7),
    .I1(n88_8),
    .I2(n126_4),
    .I3(n88_9) 
);
defparam n88_s1.INIT=16'hE000;
  LUT4 n78_s2 (
    .F(n78_7),
    .I0(ff_current_plane_num[2]),
    .I1(n79_8),
    .I2(n88_7),
    .I3(ff_current_plane_num[3]) 
);
defparam n78_s2.INIT=16'h0708;
  LUT3 n317_s2 (
    .F(n317_7),
    .I0(reg_sprite_disable),
    .I1(n878_17),
    .I2(n507_5) 
);
defparam n317_s2.INIT=8'h10;
  LUT4 n440_s2 (
    .F(n440_5),
    .I0(w_screen_pos_x_Z_0),
    .I1(w_screen_pos_x_Z_1),
    .I2(w_screen_pos_x_Z_2),
    .I3(w_screen_pos_x_Z_3) 
);
defparam n440_s2.INIT=16'h1000;
  LUT2 ff_vram_valid_s3 (
    .F(ff_vram_valid_7),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active) 
);
defparam ff_vram_valid_s3.INIT=4'h8;
  LUT4 ff_selected_count_3_s4 (
    .F(ff_selected_count_3_7),
    .I0(w_screen_pos_x_Z_0),
    .I1(w_screen_pos_x_Z_1),
    .I2(w_screen_pos_x_Z_3),
    .I3(w_screen_pos_x_Z_2) 
);
defparam ff_selected_count_3_s4.INIT=16'h0100;
  LUT4 ff_selected_count_3_s5 (
    .F(ff_selected_count_3_8),
    .I0(w_screen_pos_x[0]),
    .I1(w_screen_pos_x[1]),
    .I2(w_screen_pos_x[2]),
    .I3(ff_vram_valid_9) 
);
defparam ff_selected_count_3_s5.INIT=16'h8000;
  LUT4 ff_select_finish_s4 (
    .F(ff_select_finish_9),
    .I0(ff_y[0]),
    .I1(ff_pixel_color_en_9),
    .I2(ff_select_finish_10),
    .I3(ff_select_finish_11) 
);
defparam ff_select_finish_s4.INIT=16'h4000;
  LUT3 ff_selected_en_s4 (
    .F(ff_selected_en_7),
    .I0(ff_pixel_color_en_9),
    .I1(n88_8),
    .I2(ff_selected_en_8) 
);
defparam ff_selected_en_s4.INIT=8'h80;
  LUT2 n320_s3 (
    .F(n320_8),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]) 
);
defparam n320_s3.INIT=4'h8;
  LUT2 n88_s2 (
    .F(n88_7),
    .I0(w_screen_pos_x_Z_12),
    .I1(n88_10) 
);
defparam n88_s2.INIT=4'h4;
  LUT4 n88_s3 (
    .F(n88_8),
    .I0(w_sprite_mode2),
    .I1(w_selected_count[2]),
    .I2(ff_select_finish),
    .I3(w_selected_count[3]) 
);
defparam n88_s3.INIT=16'h000B;
  LUT3 n88_s4 (
    .F(n88_9),
    .I0(w_screen_pos_x[0]),
    .I1(w_screen_pos_x[1]),
    .I2(w_screen_pos_x[2]) 
);
defparam n88_s4.INIT=8'h40;
  LUT2 n79_s3 (
    .F(n79_8),
    .I0(ff_current_plane_num[1]),
    .I1(ff_current_plane_num[0]) 
);
defparam n79_s3.INIT=4'h8;
  LUT4 ff_select_finish_s5 (
    .F(ff_select_finish_10),
    .I0(ff_y[1]),
    .I1(ff_y[2]),
    .I2(ff_y[5]),
    .I3(ff_y[4]) 
);
defparam ff_select_finish_s5.INIT=16'h0100;
  LUT4 ff_select_finish_s6 (
    .F(ff_select_finish_11),
    .I0(reg_212lines_mode),
    .I1(ff_y[3]),
    .I2(ff_y[6]),
    .I3(ff_y[7]) 
);
defparam ff_select_finish_s6.INIT=16'h9000;
  LUT4 ff_selected_en_s5 (
    .F(ff_selected_en_8),
    .I0(w_offset_y[4]),
    .I1(reg_sprite_magify),
    .I2(ff_selected_en_9),
    .I3(ff_selected_en_10) 
);
defparam ff_selected_en_s5.INIT=16'h0D00;
  LUT4 n88_s5 (
    .F(n88_10),
    .I0(w_screen_pos_x_Z_8),
    .I1(w_screen_pos_x_Z_9),
    .I2(w_screen_pos_x_Z_10),
    .I3(w_screen_pos_x_Z_11) 
);
defparam n88_s5.INIT=16'h0001;
  LUT4 ff_selected_en_s6 (
    .F(ff_selected_en_9),
    .I0(reg_sprite_magify),
    .I1(w_offset_y[3]),
    .I2(w_offset_y[4]),
    .I3(reg_sprite_16x16) 
);
defparam ff_selected_en_s6.INIT=16'h00F4;
  LUT4 ff_selected_en_s7 (
    .F(ff_selected_en_10),
    .I0(w_offset_y[5]),
    .I1(w_offset_y[6]),
    .I2(w_offset_y[7]),
    .I3(n222_9) 
);
defparam ff_selected_en_s7.INIT=16'h0100;
  LUT4 n320_s4 (
    .F(n320_10),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[0]),
    .I2(w_selected_count[1]),
    .I3(n317_7) 
);
defparam n320_s4.INIT=16'h6A00;
  LUT4 n440_s4 (
    .F(n440_8),
    .I0(ff_vram_valid_9),
    .I1(w_screen_pos_x[0]),
    .I2(w_screen_pos_x[1]),
    .I3(w_screen_pos_x[2]) 
);
defparam n440_s4.INIT=16'h2000;
  LUT4 n77_s4 (
    .F(n77_10),
    .I0(ff_current_plane_num[2]),
    .I1(ff_current_plane_num[3]),
    .I2(ff_current_plane_num[1]),
    .I3(ff_current_plane_num[0]) 
);
defparam n77_s4.INIT=16'h8000;
  LUT4 n79_s4 (
    .F(n79_10),
    .I0(n88_7),
    .I1(ff_current_plane_num[2]),
    .I2(ff_current_plane_num[1]),
    .I3(ff_current_plane_num[0]) 
);
defparam n79_s4.INIT=16'h1444;
  LUT3 ff_vram_valid_s4 (
    .F(ff_vram_valid_9),
    .I0(reg_display_on),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_active) 
);
defparam ff_vram_valid_s4.INIT=8'h80;
  LUT4 n77_s5 (
    .F(n77_12),
    .I0(w_screen_pos_x_Z_12),
    .I1(n88_10),
    .I2(ff_current_plane_num[4]),
    .I3(n77_10) 
);
defparam n77_s5.INIT=16'h0BB0;
  LUT4 n80_s3 (
    .F(n80_9),
    .I0(w_screen_pos_x_Z_12),
    .I1(n88_10),
    .I2(ff_current_plane_num[1]),
    .I3(ff_current_plane_num[0]) 
);
defparam n80_s3.INIT=16'h0BB0;
  LUT3 n81_s3 (
    .F(n81_9),
    .I0(ff_current_plane_num[0]),
    .I1(w_screen_pos_x_Z_12),
    .I2(n88_10) 
);
defparam n81_s3.INIT=8'h45;
  LUT4 n322_s3 (
    .F(n322_9),
    .I0(w_selected_count[0]),
    .I1(reg_sprite_disable),
    .I2(n878_17),
    .I3(n507_5) 
);
defparam n322_s3.INIT=16'h0100;
  DFFCE ff_current_plane_num_3_s0 (
    .Q(ff_current_plane_num[3]),
    .D(n78_7),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_2_s0 (
    .Q(ff_current_plane_num[2]),
    .D(n79_10),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_1_s0 (
    .Q(ff_current_plane_num[1]),
    .D(n80_9),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_0_s0 (
    .Q(ff_current_plane_num[0]),
    .D(n81_9),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(ff_vram_valid),
    .D(n88_6),
    .CLK(clk85m),
    .CE(ff_vram_valid_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_7_s0 (
    .Q(ff_y[7]),
    .D(w_sprite_vram_rdata_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_6_s0 (
    .Q(ff_y[6]),
    .D(w_sprite_vram_rdata_6),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_5_s0 (
    .Q(ff_y[5]),
    .D(w_sprite_vram_rdata_5),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_4_s0 (
    .Q(ff_y[4]),
    .D(w_sprite_vram_rdata_4),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_3_s0 (
    .Q(ff_y[3]),
    .D(w_sprite_vram_rdata_3),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_2_s0 (
    .Q(ff_y[2]),
    .D(w_sprite_vram_rdata_2),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_1_s0 (
    .Q(ff_y[1]),
    .D(w_sprite_vram_rdata_1),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_0_s0 (
    .Q(ff_y[0]),
    .D(w_sprite_vram_rdata_0),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_7_s0 (
    .Q(w_selected_x[7]),
    .D(w_sprite_vram_rdata_15),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_6_s0 (
    .Q(w_selected_x[6]),
    .D(w_sprite_vram_rdata_14),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_5_s0 (
    .Q(w_selected_x[5]),
    .D(w_sprite_vram_rdata_13),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_4_s0 (
    .Q(w_selected_x[4]),
    .D(w_sprite_vram_rdata_12),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_3_s0 (
    .Q(w_selected_x[3]),
    .D(w_sprite_vram_rdata_11),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_2_s0 (
    .Q(w_selected_x[2]),
    .D(w_sprite_vram_rdata_10),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_1_s0 (
    .Q(w_selected_x[1]),
    .D(w_sprite_vram_rdata_9),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_0_s0 (
    .Q(w_selected_x[0]),
    .D(w_sprite_vram_rdata_8),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_7_s0 (
    .Q(w_selected_pattern[7]),
    .D(w_sprite_vram_rdata_23),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_6_s0 (
    .Q(w_selected_pattern[6]),
    .D(w_sprite_vram_rdata_22),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_5_s0 (
    .Q(w_selected_pattern[5]),
    .D(w_sprite_vram_rdata_21),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_4_s0 (
    .Q(w_selected_pattern[4]),
    .D(w_sprite_vram_rdata_20),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_3_s0 (
    .Q(w_selected_pattern[3]),
    .D(w_sprite_vram_rdata_19),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_2_s0 (
    .Q(w_selected_pattern[2]),
    .D(w_sprite_vram_rdata_18),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_1_s0 (
    .Q(w_selected_pattern[1]),
    .D(n116_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_0_s0 (
    .Q(w_selected_pattern[0]),
    .D(n117_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_7_s0 (
    .Q(w_selected_color_7),
    .D(w_sprite_vram_rdata_31),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_3_s0 (
    .Q(w_selected_color_3),
    .D(w_sprite_vram_rdata_27),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_2_s0 (
    .Q(w_selected_color_2),
    .D(w_sprite_vram_rdata_26),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_1_s0 (
    .Q(w_selected_color_1),
    .D(w_sprite_vram_rdata_25),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_0_s0 (
    .Q(w_selected_color_0),
    .D(w_sprite_vram_rdata_24),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_4_s0 (
    .Q(ff_current_plane_num[4]),
    .D(n77_12),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_selected_count_3_s1 (
    .Q(w_selected_count[3]),
    .D(n319_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_3_s1.INIT=1'b0;
  DFFCE ff_selected_count_2_s1 (
    .Q(w_selected_count[2]),
    .D(n320_10),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_2_s1.INIT=1'b0;
  DFFCE ff_selected_count_1_s1 (
    .Q(w_selected_count[1]),
    .D(n321_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_1_s1.INIT=1'b0;
  DFFCE ff_selected_count_0_s1 (
    .Q(w_selected_count[0]),
    .D(n322_9),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_0_s1.INIT=1'b0;
  DFFCE ff_select_finish_s1 (
    .Q(ff_select_finish),
    .D(n317_7),
    .CLK(clk85m),
    .CE(ff_select_finish_8),
    .CLEAR(n36_6) 
);
defparam ff_select_finish_s1.INIT=1'b0;
  DFFCE ff_selected_en_s1 (
    .Q(w_selected_en),
    .D(n327_9),
    .CLK(clk85m),
    .CE(ff_selected_en_6),
    .CLEAR(n36_6) 
);
  ALU w_offset_y_0_s (
    .SUM(w_offset_y[0]),
    .COUT(w_offset_y_0_3),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(ff_y[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_y_0_s.ALU_MODE=1;
  ALU w_offset_y_1_s (
    .SUM(w_offset_y[1]),
    .COUT(w_offset_y_1_3),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(ff_y[1]),
    .I3(GND),
    .CIN(w_offset_y_0_3) 
);
defparam w_offset_y_1_s.ALU_MODE=1;
  ALU w_offset_y_2_s (
    .SUM(w_offset_y[2]),
    .COUT(w_offset_y_2_3),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(ff_y[2]),
    .I3(GND),
    .CIN(w_offset_y_1_3) 
);
defparam w_offset_y_2_s.ALU_MODE=1;
  ALU w_offset_y_3_s (
    .SUM(w_offset_y[3]),
    .COUT(w_offset_y_3_3),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(ff_y[3]),
    .I3(GND),
    .CIN(w_offset_y_2_3) 
);
defparam w_offset_y_3_s.ALU_MODE=1;
  ALU w_offset_y_4_s (
    .SUM(w_offset_y[4]),
    .COUT(w_offset_y_4_3),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(ff_y[4]),
    .I3(GND),
    .CIN(w_offset_y_3_3) 
);
defparam w_offset_y_4_s.ALU_MODE=1;
  ALU w_offset_y_5_s (
    .SUM(w_offset_y[5]),
    .COUT(w_offset_y_5_3),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(ff_y[5]),
    .I3(GND),
    .CIN(w_offset_y_4_3) 
);
defparam w_offset_y_5_s.ALU_MODE=1;
  ALU w_offset_y_6_s (
    .SUM(w_offset_y[6]),
    .COUT(w_offset_y_6_3),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(ff_y[6]),
    .I3(GND),
    .CIN(w_offset_y_5_3) 
);
defparam w_offset_y_6_s.ALU_MODE=1;
  ALU w_offset_y_7_s (
    .SUM(w_offset_y[7]),
    .COUT(n222_9),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(ff_y[7]),
    .I3(GND),
    .CIN(w_offset_y_6_3) 
);
defparam w_offset_y_7_s.ALU_MODE=1;
  ALU w_screen_pos_x_0_s (
    .SUM(w_screen_pos_x[0]),
    .COUT(w_screen_pos_x_0_4),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_screen_pos_x_0_s.ALU_MODE=1;
  ALU w_screen_pos_x_1_s (
    .SUM(w_screen_pos_x[1]),
    .COUT(w_screen_pos_x_1_4),
    .I0(w_screen_pos_x_Z_5),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_screen_pos_x_0_4) 
);
defparam w_screen_pos_x_1_s.ALU_MODE=1;
  ALU w_screen_pos_x_2_s (
    .SUM(w_screen_pos_x[2]),
    .COUT(w_screen_pos_x_2_0_COUT),
    .I0(w_screen_pos_x_Z_6),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_screen_pos_x_1_4) 
);
defparam w_screen_pos_x_2_s.ALU_MODE=1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_select_visible_planes */
module vdp_sprite_info_collect (
  clk85m,
  w_sprite_mode2,
  n36_6,
  ff_state_1_7,
  ff_reset_n2_1,
  reg_display_on,
  n878_17,
  w_selected_en,
  ff_vram_valid_9,
  n126_4,
  reg_sprite_16x16,
  ff_vram_valid_7,
  n878_18,
  n256_10,
  n538_6,
  w_screen_v_active,
  ff_screen_h_active,
  w_selected_y,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  w_screen_pos_x_Z,
  w_selected_count,
  w_ic_vram_valid,
  ff_active_d1,
  w_plane_x,
  w_makeup_plane,
  ff_state,
  w_ic_vram_address,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_7,
  w_pattern_right
)
;
input clk85m;
input w_sprite_mode2;
input n36_6;
input ff_state_1_7;
input ff_reset_n2_1;
input reg_display_on;
input n878_17;
input w_selected_en;
input ff_vram_valid_9;
input n126_4;
input reg_sprite_16x16;
input ff_vram_valid_7;
input n878_18;
input n256_10;
input n538_6;
input w_screen_v_active;
input ff_screen_h_active;
input [3:0] w_selected_y;
input [7:0] w_selected_x;
input [7:0] w_selected_pattern;
input w_selected_color_0;
input w_selected_color_1;
input w_selected_color_2;
input w_selected_color_3;
input w_selected_color_7;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [13:13] w_screen_pos_x_Z;
input [3:0] w_selected_count;
output w_ic_vram_valid;
output ff_active_d1;
output [7:0] w_plane_x;
output [2:0] w_makeup_plane;
output [1:0] ff_state;
output [16:0] w_ic_vram_address;
output w_color_0;
output w_color_1;
output w_color_2;
output w_color_3;
output w_color_7;
output [7:0] w_pattern_right;
wire \ff_selected_ram[0]_ER_CL_59 ;
wire \ff_selected_ram[0]_ER_CL_60 ;
wire \ff_selected_ram[0]_ER_CL_61 ;
wire \ff_selected_ram[0]_ER_CL_62 ;
wire n1245_3;
wire ff_active_8;
wire ff_current_plane_3_9;
wire \ff_selected_ram[0]_ER_CL_70 ;
wire \ff_selected_ram[0]_ER_CL_72 ;
wire \ff_selected_ram[0]_ER_CL_74 ;
wire \ff_selected_ram[0]_ER_CL_76 ;
wire \ff_selected_ram[0]_ER_CL_78 ;
wire \ff_selected_ram[0]_ER_CL_80 ;
wire \ff_selected_ram[0]_ER_CL_82 ;
wire \ff_selected_ram[0]_ER_CL_84 ;
wire \ff_selected_ram[0]_ER_init ;
wire \ff_selected_ram[0]_ER_init_0 ;
wire \ff_selected_ram[0]_ER_51 ;
wire \ff_selected_ram[0]_ER_53 ;
wire \ff_selected_ram[0]_ER_55 ;
wire \ff_selected_ram[0]_ER_57 ;
wire \ff_selected_ram[0]_ER_59 ;
wire \ff_selected_ram[0]_ER_61 ;
wire \ff_selected_ram[0]_ER_63 ;
wire \ff_selected_ram[0]_ER_65 ;
wire \ff_selected_ram[0]_ER_67 ;
wire \ff_selected_ram[0]_ER_69 ;
wire \ff_selected_ram[0]_ER_71 ;
wire \ff_selected_ram[0]_ER_73 ;
wire \ff_selected_ram[0]_ER_75 ;
wire \ff_selected_ram[0]_ER_77 ;
wire \ff_selected_ram[0]_ER_79 ;
wire \ff_selected_ram[0]_ER_81 ;
wire \ff_selected_ram[0]_ER_83 ;
wire \ff_selected_ram[0]_ER_85 ;
wire \ff_selected_ram[0]_ER_87 ;
wire \ff_selected_ram[0]_ER_89 ;
wire \ff_selected_ram[0]_ER_91 ;
wire \ff_selected_ram[0]_ER_93 ;
wire \ff_selected_ram[0]_ER_95 ;
wire \ff_selected_ram[0]_ER_97 ;
wire \ff_selected_ram[0]_ER_99 ;
wire n1449_7;
wire n1448_7;
wire n1447_7;
wire n1446_7;
wire n1445_7;
wire n1444_7;
wire n1443_7;
wire n1442_7;
wire n1441_7;
wire n1440_7;
wire n1439_7;
wire n1438_7;
wire n1437_7;
wire n1436_7;
wire n1435_7;
wire n1434_7;
wire n1433_7;
wire n1432_7;
wire n1426_8;
wire n1425_8;
wire n1279_7;
wire n1245_4;
wire ff_current_plane_2_12;
wire ff_active_9;
wire ff_active_10;
wire ff_active_11;
wire n1424_9;
wire n1449_8;
wire n1448_8;
wire ff_active_12;
wire ff_active_13;
wire ff_active_14;
wire ff_current_plane_2_14;
wire n1473_9;
wire n1280_10;
wire ff_vram_address_16_8;
wire n1427_11;
wire n1424_12;
wire ff_selected_q_31_8;
wire ff_current_plane_2_19;
wire ff_sprite_mode2;
wire ff_vram_valid;
wire ff_active;
wire \ff_selected_ram[0]_ER_CL_28 ;
wire \ff_selected_ram[0]_ER_CL_30 ;
wire \ff_selected_ram[0]_ER_CL_32 ;
wire \ff_selected_ram[0]_ER_CL_34 ;
wire \ff_selected_ram[0]_ER_CL_36 ;
wire \ff_selected_ram[0]_ER_CL_38 ;
wire \ff_selected_ram[0]_ER_CL_40 ;
wire \ff_selected_ram[0]_ER_CL_42 ;
wire \ff_selected_ram[0]_ER_init_1 ;
wire \ff_selected_ram[0]_ER ;
wire \ff_selected_ram[0]_ER_2 ;
wire \ff_selected_ram[0]_ER_3 ;
wire \ff_selected_ram[0]_ER_4 ;
wire \ff_selected_ram[0]_ER_5 ;
wire \ff_selected_ram[0]_ER_6 ;
wire \ff_selected_ram[0]_ER_7 ;
wire \ff_selected_ram[0]_ER_8 ;
wire \ff_selected_ram[0]_ER_9 ;
wire \ff_selected_ram[0]_ER_10 ;
wire \ff_selected_ram[0]_ER_11 ;
wire \ff_selected_ram[0]_ER_12 ;
wire \ff_selected_ram[0]_ER_13 ;
wire \ff_selected_ram[0]_ER_14 ;
wire \ff_selected_ram[0]_ER_15 ;
wire \ff_selected_ram[0]_ER_16 ;
wire \ff_selected_ram[0]_ER_17 ;
wire \ff_selected_ram[0]_ER_18 ;
wire \ff_selected_ram[0]_ER_19 ;
wire \ff_selected_ram[0]_ER_20 ;
wire \ff_selected_ram[0]_ER_21 ;
wire \ff_selected_ram[0]_ER_22 ;
wire \ff_selected_ram[0]_ER_23 ;
wire \ff_selected_ram[0]_ER_24 ;
wire \ff_selected_ram[0]_ER_25 ;
wire \ff_selected_ram[0]_ER_init_26 ;
wire \ff_selected_ram[0]_ER_CL_64 ;
wire \ff_selected_ram[0]_ER_CL_66 ;
wire \ff_selected_ram[0]_ER_init_27 ;
wire [31:0] ff_selected_q;
wire [3:0] ff_current_plane;
wire [3:1] DO;
wire VCC;
wire GND;
  LUT3 \ff_selected_ram[0]_ER_CL_s75  (
    .F(\ff_selected_ram[0]_ER_CL_59 ),
    .I0(\ff_selected_ram[0]_ER_CL_28 ),
    .I1(\ff_selected_ram[0]_ER_CL_30 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s75 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s76  (
    .F(\ff_selected_ram[0]_ER_CL_60 ),
    .I0(\ff_selected_ram[0]_ER_CL_32 ),
    .I1(\ff_selected_ram[0]_ER_CL_34 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s76 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s77  (
    .F(\ff_selected_ram[0]_ER_CL_61 ),
    .I0(\ff_selected_ram[0]_ER_CL_36 ),
    .I1(\ff_selected_ram[0]_ER_CL_38 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s77 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s78  (
    .F(\ff_selected_ram[0]_ER_CL_62 ),
    .I0(\ff_selected_ram[0]_ER_CL_40 ),
    .I1(\ff_selected_ram[0]_ER_CL_42 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s78 .INIT=8'hCA;
  LUT2 n1245_s0 (
    .F(n1245_3),
    .I0(reg_display_on),
    .I1(n1245_4) 
);
defparam n1245_s0.INIT=4'h8;
  LUT3 w_color_7_s (
    .F(w_color_7),
    .I0(w_sprite_vram_rdata8[7]),
    .I1(ff_selected_q[31]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_7_s.INIT=8'hAC;
  LUT3 w_color_3_s (
    .F(w_color_3),
    .I0(ff_selected_q[23]),
    .I1(w_sprite_vram_rdata8[3]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_3_s.INIT=8'hCA;
  LUT3 w_color_2_s (
    .F(w_color_2),
    .I0(ff_selected_q[22]),
    .I1(w_sprite_vram_rdata8[2]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_2_s.INIT=8'hCA;
  LUT3 w_color_1_s (
    .F(w_color_1),
    .I0(ff_selected_q[21]),
    .I1(w_sprite_vram_rdata8[1]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_1_s.INIT=8'hCA;
  LUT3 w_color_0_s (
    .F(w_color_0),
    .I0(ff_selected_q[20]),
    .I1(w_sprite_vram_rdata8[0]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_0_s.INIT=8'hCA;
  LUT4 ff_active_s3 (
    .F(ff_active_8),
    .I0(n878_17),
    .I1(ff_active_9),
    .I2(ff_active_10),
    .I3(ff_active_11) 
);
defparam ff_active_s3.INIT=16'hFF40;
  LUT3 ff_current_plane_3_s4 (
    .F(ff_current_plane_3_9),
    .I0(ff_current_plane[3]),
    .I1(w_selected_en),
    .I2(ff_vram_valid_9) 
);
defparam ff_current_plane_3_s4.INIT=8'h40;
  LUT4 \ff_selected_ram[0]_ER_CL_s65  (
    .F(\ff_selected_ram[0]_ER_CL_70 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s65 .INIT=16'h0100;
  LUT4 \ff_selected_ram[0]_ER_CL_s66  (
    .F(\ff_selected_ram[0]_ER_CL_72 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[2]),
    .I2(ff_current_plane[0]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s66 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s67  (
    .F(\ff_selected_ram[0]_ER_CL_74 ),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[2]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s67 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s68  (
    .F(\ff_selected_ram[0]_ER_CL_76 ),
    .I0(ff_current_plane[2]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s68 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s69  (
    .F(\ff_selected_ram[0]_ER_CL_78 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s69 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s70  (
    .F(\ff_selected_ram[0]_ER_CL_80 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s70 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s71  (
    .F(\ff_selected_ram[0]_ER_CL_82 ),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[1]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s71 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s72  (
    .F(\ff_selected_ram[0]_ER_CL_84 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s72 .INIT=16'h8000;
  LUT2 \ff_selected_ram[0]_ER_init_s9  (
    .F(\ff_selected_ram[0]_ER_init ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_init_26 ) 
);
defparam \ff_selected_ram[0]_ER_init_s9 .INIT=4'hE;
  LUT3 \ff_selected_ram[0]_ER_init_s10  (
    .F(\ff_selected_ram[0]_ER_init_0 ),
    .I0(\ff_selected_ram[0]_ER_init_27 ),
    .I1(VCC),
    .I2(\ff_selected_ram[0]_ER_init ) 
);
defparam \ff_selected_ram[0]_ER_init_s10 .INIT=8'hAC;
  LUT2 \ff_selected_ram[0]_ER_s49  (
    .F(\ff_selected_ram[0]_ER_51 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_4 ) 
);
defparam \ff_selected_ram[0]_ER_s49 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s50  (
    .F(\ff_selected_ram[0]_ER_53 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_3 ) 
);
defparam \ff_selected_ram[0]_ER_s50 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s51  (
    .F(\ff_selected_ram[0]_ER_55 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_2 ) 
);
defparam \ff_selected_ram[0]_ER_s51 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s52  (
    .F(\ff_selected_ram[0]_ER_57 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER ) 
);
defparam \ff_selected_ram[0]_ER_s52 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s53  (
    .F(\ff_selected_ram[0]_ER_59 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_8 ) 
);
defparam \ff_selected_ram[0]_ER_s53 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s54  (
    .F(\ff_selected_ram[0]_ER_61 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_7 ) 
);
defparam \ff_selected_ram[0]_ER_s54 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s55  (
    .F(\ff_selected_ram[0]_ER_63 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_6 ) 
);
defparam \ff_selected_ram[0]_ER_s55 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s56  (
    .F(\ff_selected_ram[0]_ER_65 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_5 ) 
);
defparam \ff_selected_ram[0]_ER_s56 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s57  (
    .F(\ff_selected_ram[0]_ER_67 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_12 ) 
);
defparam \ff_selected_ram[0]_ER_s57 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s58  (
    .F(\ff_selected_ram[0]_ER_69 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_11 ) 
);
defparam \ff_selected_ram[0]_ER_s58 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s59  (
    .F(\ff_selected_ram[0]_ER_71 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_10 ) 
);
defparam \ff_selected_ram[0]_ER_s59 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s60  (
    .F(\ff_selected_ram[0]_ER_73 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_9 ) 
);
defparam \ff_selected_ram[0]_ER_s60 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s61  (
    .F(\ff_selected_ram[0]_ER_75 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_16 ) 
);
defparam \ff_selected_ram[0]_ER_s61 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s62  (
    .F(\ff_selected_ram[0]_ER_77 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_15 ) 
);
defparam \ff_selected_ram[0]_ER_s62 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s63  (
    .F(\ff_selected_ram[0]_ER_79 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_14 ) 
);
defparam \ff_selected_ram[0]_ER_s63 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s64  (
    .F(\ff_selected_ram[0]_ER_81 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_13 ) 
);
defparam \ff_selected_ram[0]_ER_s64 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s65  (
    .F(\ff_selected_ram[0]_ER_83 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_20 ) 
);
defparam \ff_selected_ram[0]_ER_s65 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s66  (
    .F(\ff_selected_ram[0]_ER_85 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_19 ) 
);
defparam \ff_selected_ram[0]_ER_s66 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s67  (
    .F(\ff_selected_ram[0]_ER_87 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_18 ) 
);
defparam \ff_selected_ram[0]_ER_s67 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s68  (
    .F(\ff_selected_ram[0]_ER_89 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_17 ) 
);
defparam \ff_selected_ram[0]_ER_s68 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s69  (
    .F(\ff_selected_ram[0]_ER_91 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_24 ) 
);
defparam \ff_selected_ram[0]_ER_s69 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s70  (
    .F(\ff_selected_ram[0]_ER_93 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_23 ) 
);
defparam \ff_selected_ram[0]_ER_s70 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s71  (
    .F(\ff_selected_ram[0]_ER_95 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_22 ) 
);
defparam \ff_selected_ram[0]_ER_s71 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s72  (
    .F(\ff_selected_ram[0]_ER_97 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_21 ) 
);
defparam \ff_selected_ram[0]_ER_s72 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s73  (
    .F(\ff_selected_ram[0]_ER_99 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_25 ) 
);
defparam \ff_selected_ram[0]_ER_s73 .INIT=4'h8;
  LUT3 n1449_s2 (
    .F(n1449_7),
    .I0(ff_active),
    .I1(n126_4),
    .I2(n1449_8) 
);
defparam n1449_s2.INIT=8'h08;
  LUT2 n1448_s2 (
    .F(n1448_7),
    .I0(ff_selected_q[0]),
    .I1(n1448_8) 
);
defparam n1448_s2.INIT=4'h8;
  LUT2 n1447_s2 (
    .F(n1447_7),
    .I0(ff_selected_q[1]),
    .I1(n1448_8) 
);
defparam n1447_s2.INIT=4'h8;
  LUT2 n1446_s2 (
    .F(n1446_7),
    .I0(ff_selected_q[2]),
    .I1(n1448_8) 
);
defparam n1446_s2.INIT=4'h8;
  LUT4 n1445_s2 (
    .F(n1445_7),
    .I0(ff_state[1]),
    .I1(ff_selected_q[12]),
    .I2(ff_selected_q[3]),
    .I3(n1448_8) 
);
defparam n1445_s2.INIT=16'hF400;
  LUT3 n1444_s2 (
    .F(n1444_7),
    .I0(ff_selected_q[13]),
    .I1(ff_state[1]),
    .I2(n1448_8) 
);
defparam n1444_s2.INIT=8'hE0;
  LUT2 n1443_s2 (
    .F(n1443_7),
    .I0(ff_selected_q[14]),
    .I1(n1448_8) 
);
defparam n1443_s2.INIT=4'h8;
  LUT2 n1442_s2 (
    .F(n1442_7),
    .I0(ff_selected_q[15]),
    .I1(n1448_8) 
);
defparam n1442_s2.INIT=4'h8;
  LUT2 n1441_s2 (
    .F(n1441_7),
    .I0(ff_selected_q[16]),
    .I1(n1448_8) 
);
defparam n1441_s2.INIT=4'h8;
  LUT2 n1440_s2 (
    .F(n1440_7),
    .I0(ff_selected_q[17]),
    .I1(n1448_8) 
);
defparam n1440_s2.INIT=4'h8;
  LUT2 n1439_s2 (
    .F(n1439_7),
    .I0(ff_selected_q[18]),
    .I1(n1448_8) 
);
defparam n1439_s2.INIT=4'h8;
  LUT2 n1438_s2 (
    .F(n1438_7),
    .I0(ff_selected_q[19]),
    .I1(n1448_8) 
);
defparam n1438_s2.INIT=4'h8;
  LUT2 n1437_s2 (
    .F(n1437_7),
    .I0(reg_sprite_pattern_generator_table_base[11]),
    .I1(n1448_8) 
);
defparam n1437_s2.INIT=4'h8;
  LUT2 n1436_s2 (
    .F(n1436_7),
    .I0(reg_sprite_pattern_generator_table_base[12]),
    .I1(n1448_8) 
);
defparam n1436_s2.INIT=4'h8;
  LUT2 n1435_s2 (
    .F(n1435_7),
    .I0(reg_sprite_pattern_generator_table_base[13]),
    .I1(n1448_8) 
);
defparam n1435_s2.INIT=4'h8;
  LUT2 n1434_s2 (
    .F(n1434_7),
    .I0(reg_sprite_pattern_generator_table_base[14]),
    .I1(n1448_8) 
);
defparam n1434_s2.INIT=4'h8;
  LUT2 n1433_s2 (
    .F(n1433_7),
    .I0(reg_sprite_pattern_generator_table_base[15]),
    .I1(n1448_8) 
);
defparam n1433_s2.INIT=4'h8;
  LUT2 n1432_s2 (
    .F(n1432_7),
    .I0(reg_sprite_pattern_generator_table_base[16]),
    .I1(n1448_8) 
);
defparam n1432_s2.INIT=4'h8;
  LUT3 n1426_s3 (
    .F(n1426_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane_2_14) 
);
defparam n1426_s3.INIT=8'h60;
  LUT4 n1425_s3 (
    .F(n1425_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_2_14) 
);
defparam n1425_s3.INIT=16'h7800;
  LUT4 n1279_s2 (
    .F(n1279_7),
    .I0(n1245_3),
    .I1(n878_17),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1279_s2.INIT=16'h0110;
  LUT2 w_pattern_right_0_s (
    .F(w_pattern_right[0]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[0]) 
);
defparam w_pattern_right_0_s.INIT=4'h8;
  LUT2 w_pattern_right_1_s (
    .F(w_pattern_right[1]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[1]) 
);
defparam w_pattern_right_1_s.INIT=4'h8;
  LUT2 w_pattern_right_2_s (
    .F(w_pattern_right[2]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[2]) 
);
defparam w_pattern_right_2_s.INIT=4'h8;
  LUT2 w_pattern_right_3_s (
    .F(w_pattern_right[3]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[3]) 
);
defparam w_pattern_right_3_s.INIT=4'h8;
  LUT2 w_pattern_right_4_s (
    .F(w_pattern_right[4]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[4]) 
);
defparam w_pattern_right_4_s.INIT=4'h8;
  LUT2 w_pattern_right_5_s (
    .F(w_pattern_right[5]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[5]) 
);
defparam w_pattern_right_5_s.INIT=4'h8;
  LUT2 w_pattern_right_6_s (
    .F(w_pattern_right[6]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[6]) 
);
defparam w_pattern_right_6_s.INIT=4'h8;
  LUT2 w_pattern_right_7_s (
    .F(w_pattern_right[7]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[7]) 
);
defparam w_pattern_right_7_s.INIT=4'h8;
  LUT4 n1245_s1 (
    .F(n1245_4),
    .I0(w_screen_pos_x_Z[13]),
    .I1(ff_vram_valid_7),
    .I2(n878_18),
    .I3(n256_10) 
);
defparam n1245_s1.INIT=16'h4000;
  LUT4 ff_current_plane_2_s7 (
    .F(ff_current_plane_2_12),
    .I0(ff_active_10),
    .I1(ff_active_9),
    .I2(w_selected_en),
    .I3(ff_vram_valid_7) 
);
defparam ff_current_plane_2_s7.INIT=16'h0BBB;
  LUT4 ff_active_s4 (
    .F(ff_active_9),
    .I0(ff_vram_valid_7),
    .I1(ff_state_1_7),
    .I2(ff_active),
    .I3(n538_6) 
);
defparam ff_active_s4.INIT=16'h4000;
  LUT4 ff_active_s5 (
    .F(ff_active_10),
    .I0(ff_active_12),
    .I1(ff_active_13),
    .I2(w_selected_count[3]),
    .I3(n1424_9) 
);
defparam ff_active_s5.INIT=16'h4004;
  LUT2 ff_active_s6 (
    .F(ff_active_11),
    .I0(ff_active_14),
    .I1(n1245_4) 
);
defparam ff_active_s6.INIT=4'h4;
  LUT4 n1424_s4 (
    .F(n1424_9),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane[3]) 
);
defparam n1424_s4.INIT=16'h7F80;
  LUT4 n1449_s3 (
    .F(n1449_8),
    .I0(reg_sprite_16x16),
    .I1(ff_sprite_mode2),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1449_s3.INIT=16'h305F;
  LUT4 n1448_s3 (
    .F(n1448_8),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active),
    .I3(n126_4) 
);
defparam n1448_s3.INIT=16'h6000;
  LUT4 ff_active_s7 (
    .F(ff_active_12),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane[0]) 
);
defparam ff_active_s7.INIT=16'hEB7D;
  LUT4 ff_active_s8 (
    .F(ff_active_13),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(w_selected_count[2]),
    .I3(ff_current_plane[2]) 
);
defparam ff_active_s8.INIT=16'h7887;
  LUT4 ff_active_s9 (
    .F(ff_active_14),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[3]),
    .I2(w_selected_count[0]),
    .I3(w_selected_count[1]) 
);
defparam ff_active_s9.INIT=16'h0001;
  LUT3 ff_current_plane_2_s8 (
    .F(ff_current_plane_2_14),
    .I0(n878_17),
    .I1(ff_active_14),
    .I2(n1245_4) 
);
defparam ff_current_plane_2_s8.INIT=8'h45;
  LUT3 n1473_s3 (
    .F(n1473_9),
    .I0(reg_display_on),
    .I1(ff_active_14),
    .I2(n1245_4) 
);
defparam n1473_s3.INIT=8'h20;
  LUT4 n1280_s4 (
    .F(n1280_10),
    .I0(ff_state[0]),
    .I1(reg_display_on),
    .I2(n1245_4),
    .I3(n878_17) 
);
defparam n1280_s4.INIT=16'h0015;
  LUT3 ff_vram_address_16_s4 (
    .F(ff_vram_address_16_8),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active),
    .I2(ff_current_plane_2_14) 
);
defparam ff_vram_address_16_s4.INIT=8'h7F;
  LUT4 n1427_s5 (
    .F(n1427_11),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane_2_12),
    .I3(ff_current_plane_2_14) 
);
defparam n1427_s5.INIT=16'hC500;
  LUT4 n1424_s6 (
    .F(n1424_12),
    .I0(n1424_9),
    .I1(ff_current_plane[3]),
    .I2(ff_current_plane_2_12),
    .I3(ff_current_plane_2_14) 
);
defparam n1424_s6.INIT=16'hCA00;
  LUT4 ff_selected_q_31_s3 (
    .F(ff_selected_q_31_8),
    .I0(reg_display_on),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_active),
    .I3(ff_reset_n2_1) 
);
defparam ff_selected_q_31_s3.INIT=16'h7F00;
  LUT4 ff_current_plane_2_s10 (
    .F(ff_current_plane_2_19),
    .I0(n878_17),
    .I1(ff_active_14),
    .I2(n1245_4),
    .I3(ff_current_plane_2_12) 
);
defparam ff_current_plane_2_s10.INIT=16'hBAFF;
  DFFE ff_selected_q_31_s0 (
    .Q(ff_selected_q[31]),
    .D(\ff_selected_ram[0]_ER_99 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_23_s0 (
    .Q(ff_selected_q[23]),
    .D(\ff_selected_ram[0]_ER_97 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_22_s0 (
    .Q(ff_selected_q[22]),
    .D(\ff_selected_ram[0]_ER_95 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_21_s0 (
    .Q(ff_selected_q[21]),
    .D(\ff_selected_ram[0]_ER_93 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_20_s0 (
    .Q(ff_selected_q[20]),
    .D(\ff_selected_ram[0]_ER_91 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_19_s0 (
    .Q(ff_selected_q[19]),
    .D(\ff_selected_ram[0]_ER_89 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_18_s0 (
    .Q(ff_selected_q[18]),
    .D(\ff_selected_ram[0]_ER_87 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_17_s0 (
    .Q(ff_selected_q[17]),
    .D(\ff_selected_ram[0]_ER_85 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_16_s0 (
    .Q(ff_selected_q[16]),
    .D(\ff_selected_ram[0]_ER_83 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_15_s0 (
    .Q(ff_selected_q[15]),
    .D(\ff_selected_ram[0]_ER_81 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_14_s0 (
    .Q(ff_selected_q[14]),
    .D(\ff_selected_ram[0]_ER_79 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_13_s0 (
    .Q(ff_selected_q[13]),
    .D(\ff_selected_ram[0]_ER_77 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_12_s0 (
    .Q(ff_selected_q[12]),
    .D(\ff_selected_ram[0]_ER_75 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_11_s0 (
    .Q(w_plane_x[7]),
    .D(\ff_selected_ram[0]_ER_73 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_10_s0 (
    .Q(w_plane_x[6]),
    .D(\ff_selected_ram[0]_ER_71 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_9_s0 (
    .Q(w_plane_x[5]),
    .D(\ff_selected_ram[0]_ER_69 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_8_s0 (
    .Q(w_plane_x[4]),
    .D(\ff_selected_ram[0]_ER_67 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_7_s0 (
    .Q(w_plane_x[3]),
    .D(\ff_selected_ram[0]_ER_65 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_6_s0 (
    .Q(w_plane_x[2]),
    .D(\ff_selected_ram[0]_ER_63 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_5_s0 (
    .Q(w_plane_x[1]),
    .D(\ff_selected_ram[0]_ER_61 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_4_s0 (
    .Q(w_plane_x[0]),
    .D(\ff_selected_ram[0]_ER_59 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_3_s0 (
    .Q(ff_selected_q[3]),
    .D(\ff_selected_ram[0]_ER_57 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_2_s0 (
    .Q(ff_selected_q[2]),
    .D(\ff_selected_ram[0]_ER_55 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_1_s0 (
    .Q(ff_selected_q[1]),
    .D(\ff_selected_ram[0]_ER_53 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_0_s0 (
    .Q(ff_selected_q[0]),
    .D(\ff_selected_ram[0]_ER_51 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFCE ff_sprite_mode2_s0 (
    .Q(ff_sprite_mode2),
    .D(w_sprite_mode2),
    .CLK(clk85m),
    .CE(n1245_3),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_d1_s0 (
    .Q(w_ic_vram_valid),
    .D(ff_vram_valid),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFE ff_current_plane_d1_2_s0 (
    .Q(w_makeup_plane[2]),
    .D(ff_current_plane[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_current_plane_d1_1_s0 (
    .Q(w_makeup_plane[1]),
    .D(ff_current_plane[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_current_plane_d1_0_s0 (
    .Q(w_makeup_plane[0]),
    .D(ff_current_plane[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_active_d1_s0 (
    .Q(ff_active_d1),
    .D(ff_active),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n1279_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_state_1_s1.INIT=1'b0;
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n1280_10),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_state_0_s1.INIT=1'b0;
  DFFCE ff_current_plane_2_s1 (
    .Q(ff_current_plane[2]),
    .D(n1425_8),
    .CLK(clk85m),
    .CE(ff_current_plane_2_19),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_2_s1.INIT=1'b0;
  DFFCE ff_current_plane_1_s1 (
    .Q(ff_current_plane[1]),
    .D(n1426_8),
    .CLK(clk85m),
    .CE(ff_current_plane_2_19),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_ic_vram_address[16]),
    .D(n1432_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_ic_vram_address[15]),
    .D(n1433_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_ic_vram_address[14]),
    .D(n1434_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_ic_vram_address[13]),
    .D(n1435_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_ic_vram_address[12]),
    .D(n1436_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_ic_vram_address[11]),
    .D(n1437_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_ic_vram_address[10]),
    .D(n1438_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_ic_vram_address[9]),
    .D(n1439_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_ic_vram_address[8]),
    .D(n1440_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_ic_vram_address[7]),
    .D(n1441_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_ic_vram_address[6]),
    .D(n1442_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_ic_vram_address[5]),
    .D(n1443_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_ic_vram_address[4]),
    .D(n1444_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_ic_vram_address[3]),
    .D(n1445_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_ic_vram_address[2]),
    .D(n1446_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_ic_vram_address[1]),
    .D(n1447_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_0_s1 (
    .Q(w_ic_vram_address[0]),
    .D(n1448_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s1.INIT=1'b0;
  DFFCE ff_vram_valid_s1 (
    .Q(ff_vram_valid),
    .D(n1449_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s1.INIT=1'b0;
  DFFCE ff_active_s1 (
    .Q(ff_active),
    .D(n1473_9),
    .CLK(clk85m),
    .CE(ff_active_8),
    .CLEAR(n36_6) 
);
defparam ff_active_s1.INIT=1'b0;
  DFFCE \ff_selected_ram[0]_ER_CL_s27  (
    .Q(\ff_selected_ram[0]_ER_CL_28 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_70 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s29  (
    .Q(\ff_selected_ram[0]_ER_CL_30 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_72 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s31  (
    .Q(\ff_selected_ram[0]_ER_CL_32 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_74 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s33  (
    .Q(\ff_selected_ram[0]_ER_CL_34 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_76 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s35  (
    .Q(\ff_selected_ram[0]_ER_CL_36 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_78 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s37  (
    .Q(\ff_selected_ram[0]_ER_CL_38 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_80 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s39  (
    .Q(\ff_selected_ram[0]_ER_CL_40 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_82 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s41  (
    .Q(\ff_selected_ram[0]_ER_CL_42 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_84 ),
    .CLEAR(n36_6) 
);
  DFF \ff_selected_ram[0]_ER_init_s  (
    .Q(\ff_selected_ram[0]_ER_init_1 ),
    .D(\ff_selected_ram[0]_ER_init ),
    .CLK(clk85m) 
);
  DFFC ff_current_plane_0_s5 (
    .Q(ff_current_plane[0]),
    .D(n1427_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_0_s5.INIT=1'b0;
  DFFP ff_current_plane_3_s5 (
    .Q(ff_current_plane[3]),
    .D(n1424_12),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
defparam ff_current_plane_3_s5.INIT=1'b1;
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_0_s  (
    .DO({\ff_selected_ram[0]_ER ,\ff_selected_ram[0]_ER_2 ,\ff_selected_ram[0]_ER_3 ,\ff_selected_ram[0]_ER_4 }),
    .DI(w_selected_y[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_1_s  (
    .DO({\ff_selected_ram[0]_ER_5 ,\ff_selected_ram[0]_ER_6 ,\ff_selected_ram[0]_ER_7 ,\ff_selected_ram[0]_ER_8 }),
    .DI(w_selected_x[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_2_s  (
    .DO({\ff_selected_ram[0]_ER_9 ,\ff_selected_ram[0]_ER_10 ,\ff_selected_ram[0]_ER_11 ,\ff_selected_ram[0]_ER_12 }),
    .DI(w_selected_x[7:4]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_3_s  (
    .DO({\ff_selected_ram[0]_ER_13 ,\ff_selected_ram[0]_ER_14 ,\ff_selected_ram[0]_ER_15 ,\ff_selected_ram[0]_ER_16 }),
    .DI(w_selected_pattern[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_4_s  (
    .DO({\ff_selected_ram[0]_ER_17 ,\ff_selected_ram[0]_ER_18 ,\ff_selected_ram[0]_ER_19 ,\ff_selected_ram[0]_ER_20 }),
    .DI(w_selected_pattern[7:4]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_5_s  (
    .DO({\ff_selected_ram[0]_ER_21 ,\ff_selected_ram[0]_ER_22 ,\ff_selected_ram[0]_ER_23 ,\ff_selected_ram[0]_ER_24 }),
    .DI({w_selected_color_3,w_selected_color_2,w_selected_color_1,w_selected_color_0}),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_6_s  (
    .DO({DO[3:1],\ff_selected_ram[0]_ER_25 }),
    .DI({GND,GND,GND,w_selected_color_7}),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  INV \ff_selected_ram[0]_ER_init_s2  (
    .O(\ff_selected_ram[0]_ER_init_26 ),
    .I(ff_reset_n2_1) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s73  (
    .O(\ff_selected_ram[0]_ER_CL_64 ),
    .I0(\ff_selected_ram[0]_ER_CL_59 ),
    .I1(\ff_selected_ram[0]_ER_CL_60 ),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s74  (
    .O(\ff_selected_ram[0]_ER_CL_66 ),
    .I0(\ff_selected_ram[0]_ER_CL_61 ),
    .I1(\ff_selected_ram[0]_ER_CL_62 ),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT6 \ff_selected_ram[0]_ER_CL_s64  (
    .O(\ff_selected_ram[0]_ER_init_27 ),
    .I0(\ff_selected_ram[0]_ER_CL_64 ),
    .I1(\ff_selected_ram[0]_ER_CL_66 ),
    .S0(ff_current_plane[2]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_info_collect */
module vdp_sprite_makeup_pixel (
  clk85m,
  n36_6,
  reg_display_on,
  ff_state_1_7,
  n1751_7,
  reg_sprite_magify,
  ff_active_d1,
  n959_44,
  n1061_22,
  ff_vram_valid_7,
  reg_color0_opaque,
  reg_sprite_16x16,
  n960_38,
  w_pattern_right,
  w_sprite_vram_rdata8,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_7,
  w_plane_x,
  w_selected_count,
  w_screen_pos_x_Z,
  w_pixel_pos_y_Z,
  ff_state,
  ff_status_register_pointer,
  w_makeup_plane,
  w_sprite_display_color_en,
  w_sprite_collision,
  n878_17,
  n878_18,
  ff_pixel_color_en_9,
  n538_6,
  n1177_9,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_display_on;
input ff_state_1_7;
input n1751_7;
input reg_sprite_magify;
input ff_active_d1;
input n959_44;
input n1061_22;
input ff_vram_valid_7;
input reg_color0_opaque;
input reg_sprite_16x16;
input n960_38;
input [7:0] w_pattern_right;
input [7:0] w_sprite_vram_rdata8;
input w_color_0;
input w_color_1;
input w_color_2;
input w_color_3;
input w_color_7;
input [7:0] w_plane_x;
input [3:0] w_selected_count;
input [13:0] w_screen_pos_x_Z;
input [7:0] w_pixel_pos_y_Z;
input [1:0] ff_state;
input [1:0] ff_status_register_pointer;
input [2:0] w_makeup_plane;
output w_sprite_display_color_en;
output w_sprite_collision;
output n878_17;
output n878_18;
output ff_pixel_color_en_9;
output n538_6;
output n1177_9;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_color_7_30;
wire w_color_7_31;
wire w_color_7_32;
wire w_color_7_33;
wire w_color_3_30;
wire w_color_3_31;
wire w_color_3_32;
wire w_color_3_33;
wire w_color_2_30;
wire w_color_2_31;
wire w_color_2_32;
wire w_color_2_33;
wire w_color_1_30;
wire w_color_1_31;
wire w_color_1_32;
wire w_color_1_33;
wire w_color_0_30;
wire w_color_0_31;
wire w_color_0_32;
wire w_color_0_33;
wire w_x_7_30;
wire w_x_7_31;
wire w_x_7_32;
wire w_x_7_33;
wire w_x_6_30;
wire w_x_6_31;
wire w_x_6_32;
wire w_x_6_33;
wire w_x_5_30;
wire w_x_5_31;
wire w_x_5_32;
wire w_x_5_33;
wire w_x_4_30;
wire w_x_4_31;
wire w_x_4_32;
wire w_x_4_33;
wire w_x_3_30;
wire w_x_3_31;
wire w_x_3_32;
wire w_x_3_33;
wire w_x_2_30;
wire w_x_2_31;
wire w_x_2_32;
wire w_x_2_33;
wire w_x_1_30;
wire w_x_1_31;
wire w_x_1_32;
wire w_x_1_33;
wire w_x_0_30;
wire w_x_0_31;
wire w_x_0_32;
wire w_x_0_33;
wire w_pattern_0_266;
wire w_pattern_0_267;
wire w_pattern_0_268;
wire w_pattern_0_269;
wire w_pattern_0_270;
wire w_pattern_0_271;
wire w_pattern_0_272;
wire w_pattern_0_273;
wire w_pattern_0_274;
wire w_pattern_0_275;
wire w_pattern_0_276;
wire w_pattern_0_277;
wire w_pattern_0_278;
wire w_pattern_0_279;
wire w_pattern_0_280;
wire w_pattern_0_281;
wire w_pattern_0_282;
wire w_pattern_0_283;
wire w_pattern_0_284;
wire w_pattern_0_285;
wire w_pattern_0_286;
wire w_pattern_0_287;
wire w_pattern_0_288;
wire w_pattern_0_289;
wire w_pattern_0_290;
wire w_pattern_0_291;
wire w_pattern_0_292;
wire w_pattern_0_293;
wire w_pattern_0_294;
wire w_pattern_0_295;
wire w_pattern_0_296;
wire w_pattern_0_297;
wire w_pattern_0_298;
wire w_pattern_0_299;
wire w_pattern_0_300;
wire w_pattern_0_301;
wire w_pattern_0_302;
wire w_pattern_0_303;
wire w_pattern_0_304;
wire w_pattern_0_305;
wire w_pattern_0_306;
wire w_pattern_0_307;
wire w_pattern_0_308;
wire w_pattern_0_309;
wire w_pattern_0_310;
wire w_pattern_0_311;
wire w_pattern_0_312;
wire w_pattern_0_313;
wire w_pattern_0_314;
wire w_pattern_0_315;
wire w_pattern_0_316;
wire w_pattern_0_317;
wire w_pattern_0_318;
wire w_pattern_0_319;
wire w_pattern_0_320;
wire w_pattern_0_321;
wire w_pattern_0_322;
wire w_pattern_0_323;
wire w_pattern_0_324;
wire w_pattern_0_325;
wire w_pattern_0_326;
wire w_pattern_0_327;
wire w_pattern_0_328;
wire w_pattern_0_329;
wire n1009_3;
wire ff_pre_pixel_color_en_8;
wire n1151_7;
wire n1142_7;
wire n1140_7;
wire n891_7;
wire n889_7;
wire n878_19;
wire n1009_4;
wire n1009_5;
wire n1009_6;
wire n1009_7;
wire n223_5;
wire n215_5;
wire n733_5;
wire ff_sprite_collision_7;
wire ff_sprite_collision_8;
wire n1152_8;
wire n1143_8;
wire n890_8;
wire n1009_8;
wire n1009_9;
wire n1009_10;
wire ff_sprite_collision_9;
wire ff_sprite_collision_10;
wire n1009_11;
wire n1009_12;
wire n1009_13;
wire n538_8;
wire n890_10;
wire n1150_10;
wire n1152_10;
wire n1139_9;
wire n1143_10;
wire n733_7;
wire n538_10;
wire n215_7;
wire n223_8;
wire n741_6;
wire n546_6;
wire n231_6;
wire n239_7;
wire n749_6;
wire n554_6;
wire n247_6;
wire n255_7;
wire n757_6;
wire n562_6;
wire n263_6;
wire n271_7;
wire n765_6;
wire n570_6;
wire n279_6;
wire n287_7;
wire n773_6;
wire n578_6;
wire n295_6;
wire n303_7;
wire n781_6;
wire n586_6;
wire n311_6;
wire n319_7;
wire n789_6;
wire n594_6;
wire n327_6;
wire n335_7;
wire n1141_12;
wire n1041_9;
wire n1042_9;
wire n1043_9;
wire n1044_9;
wire n1045_9;
wire n1238_9;
wire n1239_9;
wire n1240_9;
wire n1241_9;
wire n1242_9;
wire ff_pixel_color_en_11;
wire n892_10;
wire ff_current_plane_3_10;
wire n1141_14;
wire n1144_9;
wire n1145_10;
wire n1146_9;
wire n1147_9;
wire n1149_9;
wire n1150_12;
wire n1153_9;
wire n1154_9;
wire n1155_9;
wire n1156_9;
wire n1157_9;
wire ff_sprite_collision_x_8_9;
wire ff_sprite_collision_12;
wire ff_active;
wire ff_color_en;
wire ff_pre_pixel_color_en;
wire ff_pixel_color_en;
wire w_offset_x_0_3;
wire w_offset_x_1_3;
wire w_offset_x_2_3;
wire w_offset_x_3_3;
wire w_offset_x_4_3;
wire w_offset_x_5_3;
wire w_offset_x_6_3;
wire w_offset_x_7_3;
wire n965_9;
wire n919_1_SUM;
wire n919_3;
wire n920_1_SUM;
wire n920_3;
wire n921_1_SUM;
wire n921_3;
wire n922_1_SUM;
wire n923_2;
wire w_color_7_35;
wire w_color_7_37;
wire w_color_3_35;
wire w_color_3_37;
wire w_color_2_35;
wire w_color_2_37;
wire w_color_1_35;
wire w_color_1_37;
wire w_color_0_35;
wire w_color_0_37;
wire w_x_7_35;
wire w_x_7_37;
wire w_x_6_35;
wire w_x_6_37;
wire w_x_5_35;
wire w_x_5_37;
wire w_x_4_35;
wire w_x_4_37;
wire w_x_3_35;
wire w_x_3_37;
wire w_x_2_35;
wire w_x_2_37;
wire w_x_1_35;
wire w_x_1_37;
wire w_x_0_35;
wire w_x_0_37;
wire w_pattern_0_331;
wire w_pattern_0_333;
wire w_pattern_0_335;
wire w_pattern_0_337;
wire w_pattern_0_339;
wire w_pattern_0_341;
wire w_pattern_0_343;
wire w_pattern_0_345;
wire w_pattern_0_347;
wire w_pattern_0_349;
wire w_pattern_0_351;
wire w_pattern_0_353;
wire w_pattern_0_355;
wire w_pattern_0_357;
wire w_pattern_0_359;
wire w_pattern_0_361;
wire w_pattern_0_363;
wire w_pattern_0_365;
wire w_pattern_0_367;
wire w_pattern_0_369;
wire w_pattern_0_371;
wire w_pattern_0_373;
wire w_pattern_0_375;
wire w_pattern_0_377;
wire w_pattern_0_379;
wire w_pattern_0_381;
wire w_pattern_0_383;
wire w_pattern_0_385;
wire w_pattern_0_387;
wire w_pattern_0_389;
wire w_pattern_0_391;
wire w_pattern_0_393;
wire w_pattern_0_395;
wire w_pattern_0_397;
wire w_pattern_0_399;
wire w_pattern_0_401;
wire w_pattern_0_403;
wire w_pattern_0_405;
wire w_pattern_0_407;
wire w_pattern_0_409;
wire w_pattern_0_411;
wire w_pattern_0_413;
wire w_pattern_0_415;
wire w_pattern_0_417;
wire w_pattern_0_419;
wire w_pattern_0_421;
wire w_pattern_0_423;
wire w_pattern_0_425;
wire w_pattern_0_427;
wire w_pattern_0_429;
wire w_pattern_0_431;
wire w_pattern_0_433;
wire w_pattern_0_435;
wire w_pattern_0_437;
wire w_pattern_0_439;
wire w_pattern_0_441;
wire w_pattern_0_443;
wire w_pattern_0_445;
wire w_pattern_0_447;
wire w_pattern_0_449;
wire [1:0] w_bit_sel;
wire [15:0] ff_pattern0;
wire [15:0] ff_pattern1;
wire [15:0] ff_pattern2;
wire [15:0] ff_pattern3;
wire [15:0] ff_pattern4;
wire [15:0] ff_pattern5;
wire [15:0] ff_pattern6;
wire [15:0] ff_pattern7;
wire [7:0] ff_color0;
wire [7:0] ff_color1;
wire [7:0] ff_color2;
wire [7:0] ff_color3;
wire [7:0] ff_color4;
wire [7:0] ff_color5;
wire [7:0] ff_color6;
wire [7:0] ff_color7;
wire [7:0] ff_x0;
wire [7:0] ff_x1;
wire [7:0] ff_x2;
wire [7:0] ff_x3;
wire [7:0] ff_x4;
wire [7:0] ff_x5;
wire [7:0] ff_x6;
wire [7:0] ff_x7;
wire [3:0] ff_planes;
wire [3:0] ff_color;
wire [4:0] ff_pixel_color_d0;
wire [4:0] ff_pixel_color_d1;
wire [4:0] ff_pixel_color_d2;
wire [4:0] ff_pixel_color_d3;
wire [4:0] ff_pixel_color_d4;
wire [4:0] ff_pixel_color_d5;
wire [3:0] ff_current_plane;
wire [3:0] ff_pre_pixel_color;
wire [3:0] ff_pixel_color;
wire [8:0] w_offset_x;
wire [7:0] w_color_4;
wire [7:0] w_x;
wire VCC;
wire GND;
  LUT3 w_color_7_s32 (
    .F(w_color_7_30),
    .I0(ff_color0[7]),
    .I1(ff_color1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s32.INIT=8'hCA;
  LUT3 w_color_7_s33 (
    .F(w_color_7_31),
    .I0(ff_color2[7]),
    .I1(ff_color3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s33.INIT=8'hCA;
  LUT3 w_color_7_s34 (
    .F(w_color_7_32),
    .I0(ff_color4[7]),
    .I1(ff_color5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s34.INIT=8'hCA;
  LUT3 w_color_7_s35 (
    .F(w_color_7_33),
    .I0(ff_color6[7]),
    .I1(ff_color7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s35.INIT=8'hCA;
  LUT3 w_color_3_s32 (
    .F(w_color_3_30),
    .I0(ff_color0[3]),
    .I1(ff_color1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s32.INIT=8'hCA;
  LUT3 w_color_3_s33 (
    .F(w_color_3_31),
    .I0(ff_color2[3]),
    .I1(ff_color3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s33.INIT=8'hCA;
  LUT3 w_color_3_s34 (
    .F(w_color_3_32),
    .I0(ff_color4[3]),
    .I1(ff_color5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s34.INIT=8'hCA;
  LUT3 w_color_3_s35 (
    .F(w_color_3_33),
    .I0(ff_color6[3]),
    .I1(ff_color7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s35.INIT=8'hCA;
  LUT3 w_color_2_s32 (
    .F(w_color_2_30),
    .I0(ff_color0[2]),
    .I1(ff_color1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s32.INIT=8'hCA;
  LUT3 w_color_2_s33 (
    .F(w_color_2_31),
    .I0(ff_color2[2]),
    .I1(ff_color3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s33.INIT=8'hCA;
  LUT3 w_color_2_s34 (
    .F(w_color_2_32),
    .I0(ff_color4[2]),
    .I1(ff_color5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s34.INIT=8'hCA;
  LUT3 w_color_2_s35 (
    .F(w_color_2_33),
    .I0(ff_color6[2]),
    .I1(ff_color7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s35.INIT=8'hCA;
  LUT3 w_color_1_s32 (
    .F(w_color_1_30),
    .I0(ff_color0[1]),
    .I1(ff_color1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s32.INIT=8'hCA;
  LUT3 w_color_1_s33 (
    .F(w_color_1_31),
    .I0(ff_color2[1]),
    .I1(ff_color3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s33.INIT=8'hCA;
  LUT3 w_color_1_s34 (
    .F(w_color_1_32),
    .I0(ff_color4[1]),
    .I1(ff_color5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s34.INIT=8'hCA;
  LUT3 w_color_1_s35 (
    .F(w_color_1_33),
    .I0(ff_color6[1]),
    .I1(ff_color7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s35.INIT=8'hCA;
  LUT3 w_color_0_s32 (
    .F(w_color_0_30),
    .I0(ff_color0[0]),
    .I1(ff_color1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s32.INIT=8'hCA;
  LUT3 w_color_0_s33 (
    .F(w_color_0_31),
    .I0(ff_color2[0]),
    .I1(ff_color3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s33.INIT=8'hCA;
  LUT3 w_color_0_s34 (
    .F(w_color_0_32),
    .I0(ff_color4[0]),
    .I1(ff_color5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s34.INIT=8'hCA;
  LUT3 w_color_0_s35 (
    .F(w_color_0_33),
    .I0(ff_color6[0]),
    .I1(ff_color7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s35.INIT=8'hCA;
  LUT3 w_x_7_s32 (
    .F(w_x_7_30),
    .I0(ff_x0[7]),
    .I1(ff_x1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s32.INIT=8'hCA;
  LUT3 w_x_7_s33 (
    .F(w_x_7_31),
    .I0(ff_x2[7]),
    .I1(ff_x3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s33.INIT=8'hCA;
  LUT3 w_x_7_s34 (
    .F(w_x_7_32),
    .I0(ff_x4[7]),
    .I1(ff_x5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s34.INIT=8'hCA;
  LUT3 w_x_7_s35 (
    .F(w_x_7_33),
    .I0(ff_x6[7]),
    .I1(ff_x7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s35.INIT=8'hCA;
  LUT3 w_x_6_s32 (
    .F(w_x_6_30),
    .I0(ff_x0[6]),
    .I1(ff_x1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s32.INIT=8'hCA;
  LUT3 w_x_6_s33 (
    .F(w_x_6_31),
    .I0(ff_x2[6]),
    .I1(ff_x3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s33.INIT=8'hCA;
  LUT3 w_x_6_s34 (
    .F(w_x_6_32),
    .I0(ff_x4[6]),
    .I1(ff_x5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s34.INIT=8'hCA;
  LUT3 w_x_6_s35 (
    .F(w_x_6_33),
    .I0(ff_x6[6]),
    .I1(ff_x7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s35.INIT=8'hCA;
  LUT3 w_x_5_s32 (
    .F(w_x_5_30),
    .I0(ff_x0[5]),
    .I1(ff_x1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s32.INIT=8'hCA;
  LUT3 w_x_5_s33 (
    .F(w_x_5_31),
    .I0(ff_x2[5]),
    .I1(ff_x3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s33.INIT=8'hCA;
  LUT3 w_x_5_s34 (
    .F(w_x_5_32),
    .I0(ff_x4[5]),
    .I1(ff_x5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s34.INIT=8'hCA;
  LUT3 w_x_5_s35 (
    .F(w_x_5_33),
    .I0(ff_x6[5]),
    .I1(ff_x7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s35.INIT=8'hCA;
  LUT3 w_x_4_s32 (
    .F(w_x_4_30),
    .I0(ff_x0[4]),
    .I1(ff_x1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s32.INIT=8'hCA;
  LUT3 w_x_4_s33 (
    .F(w_x_4_31),
    .I0(ff_x2[4]),
    .I1(ff_x3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s33.INIT=8'hCA;
  LUT3 w_x_4_s34 (
    .F(w_x_4_32),
    .I0(ff_x4[4]),
    .I1(ff_x5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s34.INIT=8'hCA;
  LUT3 w_x_4_s35 (
    .F(w_x_4_33),
    .I0(ff_x6[4]),
    .I1(ff_x7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s35.INIT=8'hCA;
  LUT3 w_x_3_s32 (
    .F(w_x_3_30),
    .I0(ff_x0[3]),
    .I1(ff_x1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s32.INIT=8'hCA;
  LUT3 w_x_3_s33 (
    .F(w_x_3_31),
    .I0(ff_x2[3]),
    .I1(ff_x3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s33.INIT=8'hCA;
  LUT3 w_x_3_s34 (
    .F(w_x_3_32),
    .I0(ff_x4[3]),
    .I1(ff_x5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s34.INIT=8'hCA;
  LUT3 w_x_3_s35 (
    .F(w_x_3_33),
    .I0(ff_x6[3]),
    .I1(ff_x7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s35.INIT=8'hCA;
  LUT3 w_x_2_s32 (
    .F(w_x_2_30),
    .I0(ff_x0[2]),
    .I1(ff_x1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s32.INIT=8'hCA;
  LUT3 w_x_2_s33 (
    .F(w_x_2_31),
    .I0(ff_x2[2]),
    .I1(ff_x3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s33.INIT=8'hCA;
  LUT3 w_x_2_s34 (
    .F(w_x_2_32),
    .I0(ff_x4[2]),
    .I1(ff_x5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s34.INIT=8'hCA;
  LUT3 w_x_2_s35 (
    .F(w_x_2_33),
    .I0(ff_x6[2]),
    .I1(ff_x7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s35.INIT=8'hCA;
  LUT3 w_x_1_s32 (
    .F(w_x_1_30),
    .I0(ff_x0[1]),
    .I1(ff_x1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s32.INIT=8'hCA;
  LUT3 w_x_1_s33 (
    .F(w_x_1_31),
    .I0(ff_x2[1]),
    .I1(ff_x3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s33.INIT=8'hCA;
  LUT3 w_x_1_s34 (
    .F(w_x_1_32),
    .I0(ff_x4[1]),
    .I1(ff_x5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s34.INIT=8'hCA;
  LUT3 w_x_1_s35 (
    .F(w_x_1_33),
    .I0(ff_x6[1]),
    .I1(ff_x7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s35.INIT=8'hCA;
  LUT3 w_x_0_s32 (
    .F(w_x_0_30),
    .I0(ff_x0[0]),
    .I1(ff_x1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s32.INIT=8'hCA;
  LUT3 w_x_0_s33 (
    .F(w_x_0_31),
    .I0(ff_x2[0]),
    .I1(ff_x3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s33.INIT=8'hCA;
  LUT3 w_x_0_s34 (
    .F(w_x_0_32),
    .I0(ff_x4[0]),
    .I1(ff_x5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s34.INIT=8'hCA;
  LUT3 w_x_0_s35 (
    .F(w_x_0_33),
    .I0(ff_x6[0]),
    .I1(ff_x7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s35.INIT=8'hCA;
  LUT3 w_pattern_0_s443 (
    .F(w_pattern_0_266),
    .I0(ff_pattern0[0]),
    .I1(ff_pattern1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s443.INIT=8'hCA;
  LUT3 w_pattern_0_s444 (
    .F(w_pattern_0_267),
    .I0(ff_pattern2[0]),
    .I1(ff_pattern3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s444.INIT=8'hCA;
  LUT3 w_pattern_0_s445 (
    .F(w_pattern_0_268),
    .I0(ff_pattern4[0]),
    .I1(ff_pattern5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s445.INIT=8'hCA;
  LUT3 w_pattern_0_s446 (
    .F(w_pattern_0_269),
    .I0(ff_pattern6[0]),
    .I1(ff_pattern7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s446.INIT=8'hCA;
  LUT3 w_pattern_0_s447 (
    .F(w_pattern_0_270),
    .I0(ff_pattern0[1]),
    .I1(ff_pattern1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s447.INIT=8'hCA;
  LUT3 w_pattern_0_s448 (
    .F(w_pattern_0_271),
    .I0(ff_pattern2[1]),
    .I1(ff_pattern3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s448.INIT=8'hCA;
  LUT3 w_pattern_0_s449 (
    .F(w_pattern_0_272),
    .I0(ff_pattern4[1]),
    .I1(ff_pattern5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s449.INIT=8'hCA;
  LUT3 w_pattern_0_s450 (
    .F(w_pattern_0_273),
    .I0(ff_pattern6[1]),
    .I1(ff_pattern7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s450.INIT=8'hCA;
  LUT3 w_pattern_0_s451 (
    .F(w_pattern_0_274),
    .I0(ff_pattern0[2]),
    .I1(ff_pattern1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s451.INIT=8'hCA;
  LUT3 w_pattern_0_s452 (
    .F(w_pattern_0_275),
    .I0(ff_pattern2[2]),
    .I1(ff_pattern3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s452.INIT=8'hCA;
  LUT3 w_pattern_0_s453 (
    .F(w_pattern_0_276),
    .I0(ff_pattern4[2]),
    .I1(ff_pattern5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s453.INIT=8'hCA;
  LUT3 w_pattern_0_s454 (
    .F(w_pattern_0_277),
    .I0(ff_pattern6[2]),
    .I1(ff_pattern7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s454.INIT=8'hCA;
  LUT3 w_pattern_0_s455 (
    .F(w_pattern_0_278),
    .I0(ff_pattern0[3]),
    .I1(ff_pattern1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s455.INIT=8'hCA;
  LUT3 w_pattern_0_s456 (
    .F(w_pattern_0_279),
    .I0(ff_pattern2[3]),
    .I1(ff_pattern3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s456.INIT=8'hCA;
  LUT3 w_pattern_0_s457 (
    .F(w_pattern_0_280),
    .I0(ff_pattern4[3]),
    .I1(ff_pattern5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s457.INIT=8'hCA;
  LUT3 w_pattern_0_s458 (
    .F(w_pattern_0_281),
    .I0(ff_pattern6[3]),
    .I1(ff_pattern7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s458.INIT=8'hCA;
  LUT3 w_pattern_0_s459 (
    .F(w_pattern_0_282),
    .I0(ff_pattern0[4]),
    .I1(ff_pattern1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s459.INIT=8'hCA;
  LUT3 w_pattern_0_s460 (
    .F(w_pattern_0_283),
    .I0(ff_pattern2[4]),
    .I1(ff_pattern3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s460.INIT=8'hCA;
  LUT3 w_pattern_0_s461 (
    .F(w_pattern_0_284),
    .I0(ff_pattern4[4]),
    .I1(ff_pattern5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s461.INIT=8'hCA;
  LUT3 w_pattern_0_s462 (
    .F(w_pattern_0_285),
    .I0(ff_pattern6[4]),
    .I1(ff_pattern7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s462.INIT=8'hCA;
  LUT3 w_pattern_0_s463 (
    .F(w_pattern_0_286),
    .I0(ff_pattern0[5]),
    .I1(ff_pattern1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s463.INIT=8'hCA;
  LUT3 w_pattern_0_s464 (
    .F(w_pattern_0_287),
    .I0(ff_pattern2[5]),
    .I1(ff_pattern3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s464.INIT=8'hCA;
  LUT3 w_pattern_0_s465 (
    .F(w_pattern_0_288),
    .I0(ff_pattern4[5]),
    .I1(ff_pattern5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s465.INIT=8'hCA;
  LUT3 w_pattern_0_s466 (
    .F(w_pattern_0_289),
    .I0(ff_pattern6[5]),
    .I1(ff_pattern7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s466.INIT=8'hCA;
  LUT3 w_pattern_0_s467 (
    .F(w_pattern_0_290),
    .I0(ff_pattern0[6]),
    .I1(ff_pattern1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s467.INIT=8'hCA;
  LUT3 w_pattern_0_s468 (
    .F(w_pattern_0_291),
    .I0(ff_pattern2[6]),
    .I1(ff_pattern3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s468.INIT=8'hCA;
  LUT3 w_pattern_0_s469 (
    .F(w_pattern_0_292),
    .I0(ff_pattern4[6]),
    .I1(ff_pattern5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s469.INIT=8'hCA;
  LUT3 w_pattern_0_s470 (
    .F(w_pattern_0_293),
    .I0(ff_pattern6[6]),
    .I1(ff_pattern7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s470.INIT=8'hCA;
  LUT3 w_pattern_0_s471 (
    .F(w_pattern_0_294),
    .I0(ff_pattern0[7]),
    .I1(ff_pattern1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s471.INIT=8'hCA;
  LUT3 w_pattern_0_s472 (
    .F(w_pattern_0_295),
    .I0(ff_pattern2[7]),
    .I1(ff_pattern3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s472.INIT=8'hCA;
  LUT3 w_pattern_0_s473 (
    .F(w_pattern_0_296),
    .I0(ff_pattern4[7]),
    .I1(ff_pattern5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s473.INIT=8'hCA;
  LUT3 w_pattern_0_s474 (
    .F(w_pattern_0_297),
    .I0(ff_pattern6[7]),
    .I1(ff_pattern7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s474.INIT=8'hCA;
  LUT3 w_pattern_0_s475 (
    .F(w_pattern_0_298),
    .I0(ff_pattern0[8]),
    .I1(ff_pattern1[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s475.INIT=8'hCA;
  LUT3 w_pattern_0_s476 (
    .F(w_pattern_0_299),
    .I0(ff_pattern2[8]),
    .I1(ff_pattern3[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s476.INIT=8'hCA;
  LUT3 w_pattern_0_s477 (
    .F(w_pattern_0_300),
    .I0(ff_pattern4[8]),
    .I1(ff_pattern5[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s477.INIT=8'hCA;
  LUT3 w_pattern_0_s478 (
    .F(w_pattern_0_301),
    .I0(ff_pattern6[8]),
    .I1(ff_pattern7[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s478.INIT=8'hCA;
  LUT3 w_pattern_0_s479 (
    .F(w_pattern_0_302),
    .I0(ff_pattern0[9]),
    .I1(ff_pattern1[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s479.INIT=8'hCA;
  LUT3 w_pattern_0_s480 (
    .F(w_pattern_0_303),
    .I0(ff_pattern2[9]),
    .I1(ff_pattern3[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s480.INIT=8'hCA;
  LUT3 w_pattern_0_s481 (
    .F(w_pattern_0_304),
    .I0(ff_pattern4[9]),
    .I1(ff_pattern5[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s481.INIT=8'hCA;
  LUT3 w_pattern_0_s482 (
    .F(w_pattern_0_305),
    .I0(ff_pattern6[9]),
    .I1(ff_pattern7[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s482.INIT=8'hCA;
  LUT3 w_pattern_0_s483 (
    .F(w_pattern_0_306),
    .I0(ff_pattern0[10]),
    .I1(ff_pattern1[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s483.INIT=8'hCA;
  LUT3 w_pattern_0_s484 (
    .F(w_pattern_0_307),
    .I0(ff_pattern2[10]),
    .I1(ff_pattern3[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s484.INIT=8'hCA;
  LUT3 w_pattern_0_s485 (
    .F(w_pattern_0_308),
    .I0(ff_pattern4[10]),
    .I1(ff_pattern5[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s485.INIT=8'hCA;
  LUT3 w_pattern_0_s486 (
    .F(w_pattern_0_309),
    .I0(ff_pattern6[10]),
    .I1(ff_pattern7[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s486.INIT=8'hCA;
  LUT3 w_pattern_0_s487 (
    .F(w_pattern_0_310),
    .I0(ff_pattern0[11]),
    .I1(ff_pattern1[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s487.INIT=8'hCA;
  LUT3 w_pattern_0_s488 (
    .F(w_pattern_0_311),
    .I0(ff_pattern2[11]),
    .I1(ff_pattern3[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s488.INIT=8'hCA;
  LUT3 w_pattern_0_s489 (
    .F(w_pattern_0_312),
    .I0(ff_pattern4[11]),
    .I1(ff_pattern5[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s489.INIT=8'hCA;
  LUT3 w_pattern_0_s490 (
    .F(w_pattern_0_313),
    .I0(ff_pattern6[11]),
    .I1(ff_pattern7[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s490.INIT=8'hCA;
  LUT3 w_pattern_0_s491 (
    .F(w_pattern_0_314),
    .I0(ff_pattern0[12]),
    .I1(ff_pattern1[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s491.INIT=8'hCA;
  LUT3 w_pattern_0_s492 (
    .F(w_pattern_0_315),
    .I0(ff_pattern2[12]),
    .I1(ff_pattern3[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s492.INIT=8'hCA;
  LUT3 w_pattern_0_s493 (
    .F(w_pattern_0_316),
    .I0(ff_pattern4[12]),
    .I1(ff_pattern5[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s493.INIT=8'hCA;
  LUT3 w_pattern_0_s494 (
    .F(w_pattern_0_317),
    .I0(ff_pattern6[12]),
    .I1(ff_pattern7[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s494.INIT=8'hCA;
  LUT3 w_pattern_0_s495 (
    .F(w_pattern_0_318),
    .I0(ff_pattern0[13]),
    .I1(ff_pattern1[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s495.INIT=8'hCA;
  LUT3 w_pattern_0_s496 (
    .F(w_pattern_0_319),
    .I0(ff_pattern2[13]),
    .I1(ff_pattern3[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s496.INIT=8'hCA;
  LUT3 w_pattern_0_s497 (
    .F(w_pattern_0_320),
    .I0(ff_pattern4[13]),
    .I1(ff_pattern5[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s497.INIT=8'hCA;
  LUT3 w_pattern_0_s498 (
    .F(w_pattern_0_321),
    .I0(ff_pattern6[13]),
    .I1(ff_pattern7[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s498.INIT=8'hCA;
  LUT3 w_pattern_0_s499 (
    .F(w_pattern_0_322),
    .I0(ff_pattern0[14]),
    .I1(ff_pattern1[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s499.INIT=8'hCA;
  LUT3 w_pattern_0_s500 (
    .F(w_pattern_0_323),
    .I0(ff_pattern2[14]),
    .I1(ff_pattern3[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s500.INIT=8'hCA;
  LUT3 w_pattern_0_s501 (
    .F(w_pattern_0_324),
    .I0(ff_pattern4[14]),
    .I1(ff_pattern5[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s501.INIT=8'hCA;
  LUT3 w_pattern_0_s502 (
    .F(w_pattern_0_325),
    .I0(ff_pattern6[14]),
    .I1(ff_pattern7[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s502.INIT=8'hCA;
  LUT3 w_pattern_0_s503 (
    .F(w_pattern_0_326),
    .I0(ff_pattern0[15]),
    .I1(ff_pattern1[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s503.INIT=8'hCA;
  LUT3 w_pattern_0_s504 (
    .F(w_pattern_0_327),
    .I0(ff_pattern2[15]),
    .I1(ff_pattern3[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s504.INIT=8'hCA;
  LUT3 w_pattern_0_s505 (
    .F(w_pattern_0_328),
    .I0(ff_pattern4[15]),
    .I1(ff_pattern5[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s505.INIT=8'hCA;
  LUT3 w_pattern_0_s506 (
    .F(w_pattern_0_329),
    .I0(ff_pattern6[15]),
    .I1(ff_pattern7[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s506.INIT=8'hCA;
  LUT3 n878_s14 (
    .F(n878_17),
    .I0(n1751_7),
    .I1(n878_18),
    .I2(n878_19) 
);
defparam n878_s14.INIT=8'h80;
  LUT3 w_bit_sel_1_s0 (
    .F(w_bit_sel[1]),
    .I0(w_offset_x[1]),
    .I1(w_offset_x[2]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_1_s0.INIT=8'hCA;
  LUT3 w_bit_sel_0_s0 (
    .F(w_bit_sel[0]),
    .I0(w_offset_x[0]),
    .I1(w_offset_x[1]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_0_s0.INIT=8'hCA;
  LUT4 n1009_s0 (
    .F(n1009_3),
    .I0(n1009_4),
    .I1(n1009_5),
    .I2(n1009_6),
    .I3(n1009_7) 
);
defparam n1009_s0.INIT=16'hCA00;
  LUT2 ff_pre_pixel_color_en_s3 (
    .F(ff_pre_pixel_color_en_8),
    .I0(ff_pixel_color_en_11),
    .I1(ff_pre_pixel_color_en) 
);
defparam ff_pre_pixel_color_en_s3.INIT=4'hB;
  LUT4 n1151_s2 (
    .F(n1151_7),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(n1152_8),
    .I2(ff_sprite_collision_7),
    .I3(w_pixel_pos_y_Z[6]) 
);
defparam n1151_s2.INIT=16'h0708;
  LUT4 n1142_s2 (
    .F(n1142_7),
    .I0(n1143_8),
    .I1(w_screen_pos_x_Z[8]),
    .I2(ff_sprite_collision_7),
    .I3(w_screen_pos_x_Z[9]) 
);
defparam n1142_s2.INIT=16'h0B04;
  LUT4 n1140_s2 (
    .F(n1140_7),
    .I0(w_screen_pos_x_Z[10]),
    .I1(n1141_12),
    .I2(ff_sprite_collision_7),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n1140_s2.INIT=16'h0708;
  LUT3 n891_s2 (
    .F(n891_7),
    .I0(ff_state_1_7),
    .I1(ff_current_plane[1]),
    .I2(ff_current_plane[0]) 
);
defparam n891_s2.INIT=8'h14;
  LUT4 n889_s2 (
    .F(n889_7),
    .I0(ff_current_plane[2]),
    .I1(n890_8),
    .I2(ff_state_1_7),
    .I3(ff_current_plane[3]) 
);
defparam n889_s2.INIT=16'h0708;
  LUT4 n878_s15 (
    .F(n878_18),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[6]),
    .I3(ff_state_1_7) 
);
defparam n878_s15.INIT=16'h8000;
  LUT3 n878_s16 (
    .F(n878_19),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_screen_pos_x_Z[12]),
    .I2(w_screen_pos_x_Z[13]) 
);
defparam n878_s16.INIT=8'h80;
  LUT3 n1009_s1 (
    .F(n1009_4),
    .I0(w_pattern_0_447),
    .I1(w_pattern_0_443),
    .I2(n1009_8) 
);
defparam n1009_s1.INIT=8'hAC;
  LUT3 n1009_s2 (
    .F(n1009_5),
    .I0(w_pattern_0_449),
    .I1(w_pattern_0_445),
    .I2(n1009_8) 
);
defparam n1009_s2.INIT=8'hAC;
  LUT3 n1009_s3 (
    .F(n1009_6),
    .I0(w_offset_x[2]),
    .I1(w_offset_x[3]),
    .I2(reg_sprite_magify) 
);
defparam n1009_s3.INIT=8'hCA;
  LUT4 n1009_s4 (
    .F(n1009_7),
    .I0(w_offset_x[4]),
    .I1(reg_sprite_magify),
    .I2(n1009_9),
    .I3(n1009_10) 
);
defparam n1009_s4.INIT=16'h0D00;
  LUT4 n223_s2 (
    .F(n223_5),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_active_d1),
    .I3(ff_pixel_color_en_9) 
);
defparam n223_s2.INIT=16'h4000;
  LUT4 n215_s2 (
    .F(n215_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active_d1),
    .I3(ff_pixel_color_en_9) 
);
defparam n215_s2.INIT=16'h4000;
  LUT4 n733_s2 (
    .F(n733_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active_d1),
    .I3(ff_pixel_color_en_9) 
);
defparam n733_s2.INIT=16'h1000;
  LUT2 ff_sprite_collision_s4 (
    .F(ff_sprite_collision_7),
    .I0(n959_44),
    .I1(n1061_22) 
);
defparam ff_sprite_collision_s4.INIT=4'h8;
  LUT4 ff_sprite_collision_s5 (
    .F(ff_sprite_collision_8),
    .I0(ff_sprite_collision_9),
    .I1(ff_pre_pixel_color[0]),
    .I2(ff_pixel_color_en_9),
    .I3(ff_sprite_collision_10) 
);
defparam ff_sprite_collision_s5.INIT=16'h0D00;
  LUT4 ff_pixel_color_en_s4 (
    .F(ff_pixel_color_en_9),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[3]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam ff_pixel_color_en_s4.INIT=16'h0100;
  LUT2 n1152_s3 (
    .F(n1152_8),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]) 
);
defparam n1152_s3.INIT=4'h8;
  LUT2 n1143_s3 (
    .F(n1143_8),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_screen_pos_x_Z[7]) 
);
defparam n1143_s3.INIT=4'h1;
  LUT2 n890_s3 (
    .F(n890_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]) 
);
defparam n890_s3.INIT=4'h8;
  LUT3 n1009_s5 (
    .F(n1009_8),
    .I0(w_offset_x[3]),
    .I1(w_offset_x[4]),
    .I2(reg_sprite_magify) 
);
defparam n1009_s5.INIT=8'hCA;
  LUT4 n1009_s6 (
    .F(n1009_9),
    .I0(n1009_11),
    .I1(n1009_12),
    .I2(w_offset_x[8]),
    .I3(n965_9) 
);
defparam n1009_s6.INIT=16'hF53F;
  LUT4 n1009_s7 (
    .F(n1009_10),
    .I0(n1009_13),
    .I1(ff_active),
    .I2(ff_vram_valid_7),
    .I3(n923_2) 
);
defparam n1009_s7.INIT=16'h4000;
  LUT2 n538_s3 (
    .F(n538_6),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n538_s3.INIT=4'h8;
  LUT4 ff_sprite_collision_s6 (
    .F(ff_sprite_collision_9),
    .I0(ff_pre_pixel_color[1]),
    .I1(ff_pre_pixel_color[2]),
    .I2(ff_pre_pixel_color[3]),
    .I3(reg_color0_opaque) 
);
defparam ff_sprite_collision_s6.INIT=16'h0001;
  LUT2 ff_sprite_collision_s7 (
    .F(ff_sprite_collision_10),
    .I0(w_sprite_collision),
    .I1(ff_pre_pixel_color_en) 
);
defparam ff_sprite_collision_s7.INIT=4'h4;
  LUT4 n1009_s8 (
    .F(n1009_11),
    .I0(w_offset_x[5]),
    .I1(w_color_4[7]),
    .I2(w_offset_x[6]),
    .I3(w_offset_x[7]) 
);
defparam n1009_s8.INIT=16'h0001;
  LUT4 n1009_s9 (
    .F(n1009_12),
    .I0(w_offset_x[5]),
    .I1(w_color_4[7]),
    .I2(w_offset_x[6]),
    .I3(w_offset_x[7]) 
);
defparam n1009_s9.INIT=16'h8000;
  LUT4 n1009_s10 (
    .F(n1009_13),
    .I0(reg_sprite_magify),
    .I1(w_offset_x[3]),
    .I2(w_offset_x[4]),
    .I3(reg_sprite_16x16) 
);
defparam n1009_s10.INIT=16'h00F4;
  LUT4 n538_s4 (
    .F(n538_8),
    .I0(ff_active_d1),
    .I1(ff_pixel_color_en_9),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n538_s4.INIT=16'h8000;
  LUT4 n890_s4 (
    .F(n890_10),
    .I0(ff_state_1_7),
    .I1(ff_current_plane[2]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane[0]) 
);
defparam n890_s4.INIT=16'h1444;
  LUT4 n1150_s4 (
    .F(n1150_10),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(w_pixel_pos_y_Z[4]) 
);
defparam n1150_s4.INIT=16'h8000;
  LUT4 n1152_s4 (
    .F(n1152_10),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(w_pixel_pos_y_Z[4]) 
);
defparam n1152_s4.INIT=16'h1444;
  LUT4 n1177_s3 (
    .F(n1177_9),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]),
    .I2(n960_38),
    .I3(n1061_22) 
);
defparam n1177_s3.INIT=16'hEFFF;
  LUT4 n1139_s3 (
    .F(n1139_9),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[6]),
    .I2(w_screen_pos_x_Z[7]),
    .I3(n1751_7) 
);
defparam n1139_s3.INIT=16'h5400;
  LUT4 n1143_s4 (
    .F(n1143_10),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[8]),
    .I2(w_screen_pos_x_Z[6]),
    .I3(w_screen_pos_x_Z[7]) 
);
defparam n1143_s4.INIT=16'h1114;
  LUT4 n733_s3 (
    .F(n733_7),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n733_s3.INIT=16'h8000;
  LUT4 n538_s5 (
    .F(n538_10),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n538_s5.INIT=16'h8000;
  LUT4 n215_s3 (
    .F(n215_7),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n215_s3.INIT=16'h8000;
  LUT4 n223_s4 (
    .F(n223_8),
    .I0(n223_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n223_s4.INIT=16'h8000;
  LUT4 n741_s2 (
    .F(n741_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n741_s2.INIT=16'h4000;
  LUT4 n546_s2 (
    .F(n546_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n546_s2.INIT=16'h4000;
  LUT4 n231_s2 (
    .F(n231_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n231_s2.INIT=16'h4000;
  LUT4 n239_s3 (
    .F(n239_7),
    .I0(n223_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n239_s3.INIT=16'h2000;
  LUT4 n749_s2 (
    .F(n749_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n749_s2.INIT=16'h4000;
  LUT4 n554_s2 (
    .F(n554_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n554_s2.INIT=16'h4000;
  LUT4 n247_s2 (
    .F(n247_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n247_s2.INIT=16'h4000;
  LUT4 n255_s3 (
    .F(n255_7),
    .I0(n223_5),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(w_makeup_plane[2]) 
);
defparam n255_s3.INIT=16'h2000;
  LUT4 n757_s2 (
    .F(n757_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n757_s2.INIT=16'h1000;
  LUT4 n562_s2 (
    .F(n562_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n562_s2.INIT=16'h1000;
  LUT4 n263_s2 (
    .F(n263_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n263_s2.INIT=16'h1000;
  LUT4 n271_s3 (
    .F(n271_7),
    .I0(n223_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n271_s3.INIT=16'h0200;
  LUT4 n765_s2 (
    .F(n765_6),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n733_5) 
);
defparam n765_s2.INIT=16'h4000;
  LUT4 n570_s2 (
    .F(n570_6),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n538_8) 
);
defparam n570_s2.INIT=16'h4000;
  LUT4 n279_s2 (
    .F(n279_6),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n215_5) 
);
defparam n279_s2.INIT=16'h4000;
  LUT4 n287_s3 (
    .F(n287_7),
    .I0(n223_5),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[0]) 
);
defparam n287_s3.INIT=16'h2000;
  LUT4 n773_s2 (
    .F(n773_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n733_5) 
);
defparam n773_s2.INIT=16'h1000;
  LUT4 n578_s2 (
    .F(n578_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n538_8) 
);
defparam n578_s2.INIT=16'h1000;
  LUT4 n295_s2 (
    .F(n295_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n215_5) 
);
defparam n295_s2.INIT=16'h1000;
  LUT4 n303_s3 (
    .F(n303_7),
    .I0(n223_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(w_makeup_plane[1]) 
);
defparam n303_s3.INIT=16'h0200;
  LUT4 n781_s2 (
    .F(n781_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n733_5) 
);
defparam n781_s2.INIT=16'h1000;
  LUT4 n586_s2 (
    .F(n586_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n538_8) 
);
defparam n586_s2.INIT=16'h1000;
  LUT4 n311_s2 (
    .F(n311_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n215_5) 
);
defparam n311_s2.INIT=16'h1000;
  LUT4 n319_s3 (
    .F(n319_7),
    .I0(n223_5),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(w_makeup_plane[0]) 
);
defparam n319_s3.INIT=16'h0200;
  LUT4 n789_s2 (
    .F(n789_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n789_s2.INIT=16'h0100;
  LUT4 n594_s2 (
    .F(n594_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n594_s2.INIT=16'h0100;
  LUT4 n327_s2 (
    .F(n327_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n327_s2.INIT=16'h0100;
  LUT4 n335_s3 (
    .F(n335_7),
    .I0(n223_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n335_s3.INIT=16'h0002;
  LUT4 n1141_s5 (
    .F(n1141_12),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_screen_pos_x_Z[7]),
    .I2(w_screen_pos_x_Z[8]),
    .I3(w_screen_pos_x_Z[9]) 
);
defparam n1141_s5.INIT=16'hE000;
  LUT4 n1041_s3 (
    .F(n1041_9),
    .I0(n1751_7),
    .I1(n878_18),
    .I2(n878_19),
    .I3(ff_color_en) 
);
defparam n1041_s3.INIT=16'h7F00;
  LUT4 n1042_s3 (
    .F(n1042_9),
    .I0(n1751_7),
    .I1(n878_18),
    .I2(n878_19),
    .I3(ff_color[3]) 
);
defparam n1042_s3.INIT=16'h7F00;
  LUT4 n1043_s3 (
    .F(n1043_9),
    .I0(n1751_7),
    .I1(n878_18),
    .I2(n878_19),
    .I3(ff_color[2]) 
);
defparam n1043_s3.INIT=16'h7F00;
  LUT4 n1044_s3 (
    .F(n1044_9),
    .I0(n1751_7),
    .I1(n878_18),
    .I2(n878_19),
    .I3(ff_color[1]) 
);
defparam n1044_s3.INIT=16'h7F00;
  LUT4 n1045_s3 (
    .F(n1045_9),
    .I0(n1751_7),
    .I1(n878_18),
    .I2(n878_19),
    .I3(ff_color[0]) 
);
defparam n1045_s3.INIT=16'h7F00;
  LUT4 n1238_s3 (
    .F(n1238_9),
    .I0(n1751_7),
    .I1(n878_18),
    .I2(n878_19),
    .I3(ff_pre_pixel_color_en) 
);
defparam n1238_s3.INIT=16'h7F00;
  LUT4 n1239_s3 (
    .F(n1239_9),
    .I0(n1751_7),
    .I1(n878_18),
    .I2(n878_19),
    .I3(ff_pre_pixel_color[3]) 
);
defparam n1239_s3.INIT=16'h7F00;
  LUT4 n1240_s3 (
    .F(n1240_9),
    .I0(n1751_7),
    .I1(n878_18),
    .I2(n878_19),
    .I3(ff_pre_pixel_color[2]) 
);
defparam n1240_s3.INIT=16'h7F00;
  LUT4 n1241_s3 (
    .F(n1241_9),
    .I0(n1751_7),
    .I1(n878_18),
    .I2(n878_19),
    .I3(ff_pre_pixel_color[1]) 
);
defparam n1241_s3.INIT=16'h7F00;
  LUT4 n1242_s3 (
    .F(n1242_9),
    .I0(n1751_7),
    .I1(n878_18),
    .I2(n878_19),
    .I3(ff_pre_pixel_color[0]) 
);
defparam n1242_s3.INIT=16'h7F00;
  LUT4 ff_pixel_color_en_s5 (
    .F(ff_pixel_color_en_11),
    .I0(n1751_7),
    .I1(n878_18),
    .I2(n878_19),
    .I3(ff_pixel_color_en_9) 
);
defparam ff_pixel_color_en_s5.INIT=16'hFF80;
  LUT4 n892_s4 (
    .F(n892_10),
    .I0(ff_active),
    .I1(n923_2),
    .I2(ff_state_1_7),
    .I3(ff_current_plane[0]) 
);
defparam n892_s4.INIT=16'h0708;
  LUT3 ff_current_plane_3_s4 (
    .F(ff_current_plane_3_10),
    .I0(ff_active),
    .I1(n923_2),
    .I2(ff_state_1_7) 
);
defparam ff_current_plane_3_s4.INIT=8'hF8;
  LUT4 n1141_s6 (
    .F(n1141_14),
    .I0(n959_44),
    .I1(n1061_22),
    .I2(w_screen_pos_x_Z[10]),
    .I3(n1141_12) 
);
defparam n1141_s6.INIT=16'h0770;
  LUT4 n1144_s3 (
    .F(n1144_9),
    .I0(n959_44),
    .I1(n1061_22),
    .I2(w_screen_pos_x_Z[7]),
    .I3(w_screen_pos_x_Z[6]) 
);
defparam n1144_s3.INIT=16'h7007;
  LUT3 n1145_s4 (
    .F(n1145_10),
    .I0(w_screen_pos_x_Z[6]),
    .I1(n959_44),
    .I2(n1061_22) 
);
defparam n1145_s4.INIT=8'h15;
  LUT3 n1146_s3 (
    .F(n1146_9),
    .I0(n959_44),
    .I1(n1061_22),
    .I2(w_screen_pos_x_Z[5]) 
);
defparam n1146_s3.INIT=8'h70;
  LUT3 n1147_s3 (
    .F(n1147_9),
    .I0(n959_44),
    .I1(n1061_22),
    .I2(w_screen_pos_x_Z[4]) 
);
defparam n1147_s3.INIT=8'h70;
  LUT4 n1149_s3 (
    .F(n1149_9),
    .I0(n959_44),
    .I1(n1061_22),
    .I2(w_pixel_pos_y_Z[7]),
    .I3(n1150_10) 
);
defparam n1149_s3.INIT=16'h7000;
  LUT4 n1150_s5 (
    .F(n1150_12),
    .I0(n959_44),
    .I1(n1061_22),
    .I2(w_pixel_pos_y_Z[7]),
    .I3(n1150_10) 
);
defparam n1150_s5.INIT=16'h0770;
  LUT4 n1153_s3 (
    .F(n1153_9),
    .I0(n959_44),
    .I1(n1061_22),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(w_pixel_pos_y_Z[4]) 
);
defparam n1153_s3.INIT=16'h0770;
  LUT3 n1154_s3 (
    .F(n1154_9),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(n959_44),
    .I2(n1061_22) 
);
defparam n1154_s3.INIT=8'h15;
  LUT3 n1155_s3 (
    .F(n1155_9),
    .I0(n959_44),
    .I1(n1061_22),
    .I2(w_pixel_pos_y_Z[2]) 
);
defparam n1155_s3.INIT=8'h70;
  LUT3 n1156_s3 (
    .F(n1156_9),
    .I0(n959_44),
    .I1(n1061_22),
    .I2(w_pixel_pos_y_Z[1]) 
);
defparam n1156_s3.INIT=8'h70;
  LUT3 n1157_s3 (
    .F(n1157_9),
    .I0(n959_44),
    .I1(n1061_22),
    .I2(w_pixel_pos_y_Z[0]) 
);
defparam n1157_s3.INIT=8'h70;
  LUT4 ff_sprite_collision_x_8_s5 (
    .F(ff_sprite_collision_x_8_9),
    .I0(ff_sprite_collision_8),
    .I1(n959_44),
    .I2(n1061_22),
    .I3(n1177_9) 
);
defparam ff_sprite_collision_x_8_s5.INIT=16'hEA00;
  LUT4 ff_sprite_collision_s8 (
    .F(ff_sprite_collision_12),
    .I0(n959_44),
    .I1(n1061_22),
    .I2(ff_sprite_collision_8),
    .I3(n1177_9) 
);
defparam ff_sprite_collision_s8.INIT=16'h70FF;
  DFFCE ff_pattern0_14_s0 (
    .Q(ff_pattern0[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_13_s0 (
    .Q(ff_pattern0[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_12_s0 (
    .Q(ff_pattern0[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_11_s0 (
    .Q(ff_pattern0[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_10_s0 (
    .Q(ff_pattern0[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_9_s0 (
    .Q(ff_pattern0[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_8_s0 (
    .Q(ff_pattern0[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_15_s0 (
    .Q(ff_pattern1[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_14_s0 (
    .Q(ff_pattern1[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_13_s0 (
    .Q(ff_pattern1[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_12_s0 (
    .Q(ff_pattern1[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_11_s0 (
    .Q(ff_pattern1[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_10_s0 (
    .Q(ff_pattern1[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_9_s0 (
    .Q(ff_pattern1[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_8_s0 (
    .Q(ff_pattern1[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_15_s0 (
    .Q(ff_pattern2[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_14_s0 (
    .Q(ff_pattern2[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_13_s0 (
    .Q(ff_pattern2[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_12_s0 (
    .Q(ff_pattern2[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_11_s0 (
    .Q(ff_pattern2[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_10_s0 (
    .Q(ff_pattern2[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_9_s0 (
    .Q(ff_pattern2[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_8_s0 (
    .Q(ff_pattern2[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_15_s0 (
    .Q(ff_pattern3[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_14_s0 (
    .Q(ff_pattern3[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_13_s0 (
    .Q(ff_pattern3[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_12_s0 (
    .Q(ff_pattern3[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_11_s0 (
    .Q(ff_pattern3[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_10_s0 (
    .Q(ff_pattern3[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_9_s0 (
    .Q(ff_pattern3[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_8_s0 (
    .Q(ff_pattern3[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_15_s0 (
    .Q(ff_pattern4[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_14_s0 (
    .Q(ff_pattern4[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_13_s0 (
    .Q(ff_pattern4[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_12_s0 (
    .Q(ff_pattern4[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_11_s0 (
    .Q(ff_pattern4[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_10_s0 (
    .Q(ff_pattern4[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_9_s0 (
    .Q(ff_pattern4[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_8_s0 (
    .Q(ff_pattern4[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_15_s0 (
    .Q(ff_pattern5[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_14_s0 (
    .Q(ff_pattern5[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_13_s0 (
    .Q(ff_pattern5[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_12_s0 (
    .Q(ff_pattern5[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_11_s0 (
    .Q(ff_pattern5[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_10_s0 (
    .Q(ff_pattern5[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_9_s0 (
    .Q(ff_pattern5[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_8_s0 (
    .Q(ff_pattern5[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_15_s0 (
    .Q(ff_pattern6[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_14_s0 (
    .Q(ff_pattern6[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_13_s0 (
    .Q(ff_pattern6[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_12_s0 (
    .Q(ff_pattern6[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_11_s0 (
    .Q(ff_pattern6[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_10_s0 (
    .Q(ff_pattern6[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_9_s0 (
    .Q(ff_pattern6[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_8_s0 (
    .Q(ff_pattern6[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_15_s0 (
    .Q(ff_pattern7[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_14_s0 (
    .Q(ff_pattern7[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_13_s0 (
    .Q(ff_pattern7[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_12_s0 (
    .Q(ff_pattern7[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_11_s0 (
    .Q(ff_pattern7[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_10_s0 (
    .Q(ff_pattern7[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_9_s0 (
    .Q(ff_pattern7[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_8_s0 (
    .Q(ff_pattern7[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_7_s0 (
    .Q(ff_color0[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n594_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_3_s0 (
    .Q(ff_color0[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n594_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_2_s0 (
    .Q(ff_color0[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n594_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_1_s0 (
    .Q(ff_color0[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n594_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_0_s0 (
    .Q(ff_color0[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n594_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_7_s0 (
    .Q(ff_color1[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_3_s0 (
    .Q(ff_color1[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_2_s0 (
    .Q(ff_color1[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_1_s0 (
    .Q(ff_color1[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_0_s0 (
    .Q(ff_color1[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_7_s0 (
    .Q(ff_color2[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_3_s0 (
    .Q(ff_color2[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_2_s0 (
    .Q(ff_color2[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_1_s0 (
    .Q(ff_color2[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_0_s0 (
    .Q(ff_color2[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_7_s0 (
    .Q(ff_color3[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_3_s0 (
    .Q(ff_color3[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_2_s0 (
    .Q(ff_color3[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_1_s0 (
    .Q(ff_color3[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_0_s0 (
    .Q(ff_color3[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_7_s0 (
    .Q(ff_color4[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_3_s0 (
    .Q(ff_color4[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_2_s0 (
    .Q(ff_color4[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_1_s0 (
    .Q(ff_color4[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_0_s0 (
    .Q(ff_color4[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_7_s0 (
    .Q(ff_color5[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_3_s0 (
    .Q(ff_color5[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_2_s0 (
    .Q(ff_color5[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_1_s0 (
    .Q(ff_color5[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_0_s0 (
    .Q(ff_color5[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_7_s0 (
    .Q(ff_color6[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_3_s0 (
    .Q(ff_color6[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_2_s0 (
    .Q(ff_color6[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_1_s0 (
    .Q(ff_color6[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_0_s0 (
    .Q(ff_color6[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_7_s0 (
    .Q(ff_color7[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n538_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_3_s0 (
    .Q(ff_color7[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n538_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_2_s0 (
    .Q(ff_color7[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n538_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_1_s0 (
    .Q(ff_color7[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n538_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_0_s0 (
    .Q(ff_color7[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n538_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_7_s0 (
    .Q(ff_x0[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_6_s0 (
    .Q(ff_x0[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_5_s0 (
    .Q(ff_x0[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_4_s0 (
    .Q(ff_x0[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_3_s0 (
    .Q(ff_x0[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_2_s0 (
    .Q(ff_x0[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_1_s0 (
    .Q(ff_x0[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_0_s0 (
    .Q(ff_x0[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_7_s0 (
    .Q(ff_x1[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_6_s0 (
    .Q(ff_x1[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_5_s0 (
    .Q(ff_x1[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_4_s0 (
    .Q(ff_x1[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_3_s0 (
    .Q(ff_x1[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_2_s0 (
    .Q(ff_x1[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_1_s0 (
    .Q(ff_x1[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_0_s0 (
    .Q(ff_x1[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_7_s0 (
    .Q(ff_x2[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_6_s0 (
    .Q(ff_x2[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_5_s0 (
    .Q(ff_x2[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_4_s0 (
    .Q(ff_x2[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_3_s0 (
    .Q(ff_x2[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_2_s0 (
    .Q(ff_x2[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_1_s0 (
    .Q(ff_x2[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_0_s0 (
    .Q(ff_x2[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_7_s0 (
    .Q(ff_x3[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_6_s0 (
    .Q(ff_x3[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_5_s0 (
    .Q(ff_x3[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_4_s0 (
    .Q(ff_x3[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_3_s0 (
    .Q(ff_x3[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_2_s0 (
    .Q(ff_x3[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_1_s0 (
    .Q(ff_x3[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_0_s0 (
    .Q(ff_x3[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_7_s0 (
    .Q(ff_x4[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_6_s0 (
    .Q(ff_x4[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_5_s0 (
    .Q(ff_x4[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_4_s0 (
    .Q(ff_x4[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_3_s0 (
    .Q(ff_x4[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_2_s0 (
    .Q(ff_x4[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_1_s0 (
    .Q(ff_x4[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_0_s0 (
    .Q(ff_x4[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_7_s0 (
    .Q(ff_x5[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_6_s0 (
    .Q(ff_x5[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_5_s0 (
    .Q(ff_x5[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_4_s0 (
    .Q(ff_x5[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_3_s0 (
    .Q(ff_x5[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_2_s0 (
    .Q(ff_x5[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_1_s0 (
    .Q(ff_x5[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_0_s0 (
    .Q(ff_x5[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_7_s0 (
    .Q(ff_x6[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_6_s0 (
    .Q(ff_x6[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_5_s0 (
    .Q(ff_x6[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_4_s0 (
    .Q(ff_x6[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_3_s0 (
    .Q(ff_x6[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_2_s0 (
    .Q(ff_x6[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_1_s0 (
    .Q(ff_x6[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_0_s0 (
    .Q(ff_x6[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_7_s0 (
    .Q(ff_x7[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_6_s0 (
    .Q(ff_x7[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_5_s0 (
    .Q(ff_x7[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_4_s0 (
    .Q(ff_x7[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_3_s0 (
    .Q(ff_x7[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_2_s0 (
    .Q(ff_x7[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_1_s0 (
    .Q(ff_x7[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_0_s0 (
    .Q(ff_x7[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_active_s0 (
    .Q(ff_active),
    .D(reg_display_on),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_3_s0 (
    .Q(ff_planes[3]),
    .D(w_selected_count[3]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_2_s0 (
    .Q(ff_planes[2]),
    .D(w_selected_count[2]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_1_s0 (
    .Q(ff_planes[1]),
    .D(w_selected_count[1]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_0_s0 (
    .Q(ff_planes[0]),
    .D(w_selected_count[0]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFC ff_color_en_s0 (
    .Q(ff_color_en),
    .D(n1009_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(w_color_4[3]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(w_color_4[2]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(w_color_4[1]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(w_color_4[0]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_8_s0 (
    .Q(w_sprite_collision_x[8]),
    .D(n1139_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_7_s0 (
    .Q(w_sprite_collision_x[7]),
    .D(n1140_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_6_s0 (
    .Q(w_sprite_collision_x[6]),
    .D(n1141_14),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_5_s0 (
    .Q(w_sprite_collision_x[5]),
    .D(n1142_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_4_s0 (
    .Q(w_sprite_collision_x[4]),
    .D(n1143_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_3_s0 (
    .Q(w_sprite_collision_x[3]),
    .D(n1144_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_2_s0 (
    .Q(w_sprite_collision_x[2]),
    .D(n1145_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_1_s0 (
    .Q(w_sprite_collision_x[1]),
    .D(n1146_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_0_s0 (
    .Q(w_sprite_collision_x[0]),
    .D(n1147_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_8_s0 (
    .Q(w_sprite_collision_y[8]),
    .D(n1149_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_7_s0 (
    .Q(w_sprite_collision_y[7]),
    .D(n1150_12),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_6_s0 (
    .Q(w_sprite_collision_y[6]),
    .D(n1151_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_5_s0 (
    .Q(w_sprite_collision_y[5]),
    .D(n1152_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_4_s0 (
    .Q(w_sprite_collision_y[4]),
    .D(n1153_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_3_s0 (
    .Q(w_sprite_collision_y[3]),
    .D(n1154_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_2_s0 (
    .Q(w_sprite_collision_y[2]),
    .D(n1155_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_1_s0 (
    .Q(w_sprite_collision_y[1]),
    .D(n1156_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_0_s0 (
    .Q(w_sprite_collision_y[0]),
    .D(n1157_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_4_s0 (
    .Q(ff_pixel_color_d0[4]),
    .D(ff_pixel_color_en),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_3_s0 (
    .Q(ff_pixel_color_d0[3]),
    .D(ff_pixel_color[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_2_s0 (
    .Q(ff_pixel_color_d0[2]),
    .D(ff_pixel_color[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_1_s0 (
    .Q(ff_pixel_color_d0[1]),
    .D(ff_pixel_color[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_0_s0 (
    .Q(ff_pixel_color_d0[0]),
    .D(ff_pixel_color[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_4_s0 (
    .Q(ff_pixel_color_d1[4]),
    .D(ff_pixel_color_d0[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_3_s0 (
    .Q(ff_pixel_color_d1[3]),
    .D(ff_pixel_color_d0[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_2_s0 (
    .Q(ff_pixel_color_d1[2]),
    .D(ff_pixel_color_d0[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_1_s0 (
    .Q(ff_pixel_color_d1[1]),
    .D(ff_pixel_color_d0[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_0_s0 (
    .Q(ff_pixel_color_d1[0]),
    .D(ff_pixel_color_d0[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_4_s0 (
    .Q(ff_pixel_color_d2[4]),
    .D(ff_pixel_color_d1[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_3_s0 (
    .Q(ff_pixel_color_d2[3]),
    .D(ff_pixel_color_d1[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_2_s0 (
    .Q(ff_pixel_color_d2[2]),
    .D(ff_pixel_color_d1[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_1_s0 (
    .Q(ff_pixel_color_d2[1]),
    .D(ff_pixel_color_d1[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_0_s0 (
    .Q(ff_pixel_color_d2[0]),
    .D(ff_pixel_color_d1[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_4_s0 (
    .Q(ff_pixel_color_d3[4]),
    .D(ff_pixel_color_d2[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_3_s0 (
    .Q(ff_pixel_color_d3[3]),
    .D(ff_pixel_color_d2[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_2_s0 (
    .Q(ff_pixel_color_d3[2]),
    .D(ff_pixel_color_d2[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_1_s0 (
    .Q(ff_pixel_color_d3[1]),
    .D(ff_pixel_color_d2[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_0_s0 (
    .Q(ff_pixel_color_d3[0]),
    .D(ff_pixel_color_d2[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_4_s0 (
    .Q(ff_pixel_color_d4[4]),
    .D(ff_pixel_color_d3[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_3_s0 (
    .Q(ff_pixel_color_d4[3]),
    .D(ff_pixel_color_d3[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_2_s0 (
    .Q(ff_pixel_color_d4[2]),
    .D(ff_pixel_color_d3[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_1_s0 (
    .Q(ff_pixel_color_d4[1]),
    .D(ff_pixel_color_d3[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_0_s0 (
    .Q(ff_pixel_color_d4[0]),
    .D(ff_pixel_color_d3[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_4_s0 (
    .Q(ff_pixel_color_d5[4]),
    .D(ff_pixel_color_d4[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_3_s0 (
    .Q(ff_pixel_color_d5[3]),
    .D(ff_pixel_color_d4[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_2_s0 (
    .Q(ff_pixel_color_d5[2]),
    .D(ff_pixel_color_d4[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_1_s0 (
    .Q(ff_pixel_color_d5[1]),
    .D(ff_pixel_color_d4[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_0_s0 (
    .Q(ff_pixel_color_d5[0]),
    .D(ff_pixel_color_d4[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_4_s0 (
    .Q(w_sprite_display_color_en),
    .D(ff_pixel_color_d5[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_3_s0 (
    .Q(w_sprite_display_color[3]),
    .D(ff_pixel_color_d5[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_2_s0 (
    .Q(w_sprite_display_color[2]),
    .D(ff_pixel_color_d5[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_1_s0 (
    .Q(w_sprite_display_color[1]),
    .D(ff_pixel_color_d5[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_0_s0 (
    .Q(w_sprite_display_color[0]),
    .D(ff_pixel_color_d5[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_15_s0 (
    .Q(ff_pattern0[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_3_s1 (
    .Q(ff_current_plane[3]),
    .D(n889_7),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_3_s1.INIT=1'b0;
  DFFCE ff_current_plane_2_s1 (
    .Q(ff_current_plane[2]),
    .D(n890_10),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_2_s1.INIT=1'b0;
  DFFCE ff_current_plane_1_s1 (
    .Q(ff_current_plane[1]),
    .D(n891_7),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_1_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_en_s1 (
    .Q(ff_pre_pixel_color_en),
    .D(n1041_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_8),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_en_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_3_s1 (
    .Q(ff_pre_pixel_color[3]),
    .D(n1042_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_8),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_3_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_2_s1 (
    .Q(ff_pre_pixel_color[2]),
    .D(n1043_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_8),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_2_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_1_s1 (
    .Q(ff_pre_pixel_color[1]),
    .D(n1044_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_8),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_1_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_0_s1 (
    .Q(ff_pre_pixel_color[0]),
    .D(n1045_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_8),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_0_s1.INIT=1'b0;
  DFFCE ff_sprite_collision_s1 (
    .Q(w_sprite_collision),
    .D(n1177_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_12),
    .CLEAR(n36_6) 
);
defparam ff_sprite_collision_s1.INIT=1'b0;
  DFFCE ff_pixel_color_en_s1 (
    .Q(ff_pixel_color_en),
    .D(n1238_9),
    .CLK(clk85m),
    .CE(ff_pixel_color_en_11),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_en_s1.INIT=1'b0;
  DFFCE ff_pixel_color_3_s1 (
    .Q(ff_pixel_color[3]),
    .D(n1239_9),
    .CLK(clk85m),
    .CE(ff_pixel_color_en_11),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_3_s1.INIT=1'b0;
  DFFCE ff_pixel_color_2_s1 (
    .Q(ff_pixel_color[2]),
    .D(n1240_9),
    .CLK(clk85m),
    .CE(ff_pixel_color_en_11),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_2_s1.INIT=1'b0;
  DFFCE ff_pixel_color_1_s1 (
    .Q(ff_pixel_color[1]),
    .D(n1241_9),
    .CLK(clk85m),
    .CE(ff_pixel_color_en_11),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_1_s1.INIT=1'b0;
  DFFCE ff_pixel_color_0_s1 (
    .Q(ff_pixel_color[0]),
    .D(n1242_9),
    .CLK(clk85m),
    .CE(ff_pixel_color_en_11),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_0_s1.INIT=1'b0;
  DFFC ff_current_plane_0_s3 (
    .Q(ff_current_plane[0]),
    .D(n892_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_0_s3.INIT=1'b0;
  ALU w_offset_x_0_s (
    .SUM(w_offset_x[0]),
    .COUT(w_offset_x_0_3),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_x[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_x_0_s.ALU_MODE=1;
  ALU w_offset_x_1_s (
    .SUM(w_offset_x[1]),
    .COUT(w_offset_x_1_3),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_x[1]),
    .I3(GND),
    .CIN(w_offset_x_0_3) 
);
defparam w_offset_x_1_s.ALU_MODE=1;
  ALU w_offset_x_2_s (
    .SUM(w_offset_x[2]),
    .COUT(w_offset_x_2_3),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_x[2]),
    .I3(GND),
    .CIN(w_offset_x_1_3) 
);
defparam w_offset_x_2_s.ALU_MODE=1;
  ALU w_offset_x_3_s (
    .SUM(w_offset_x[3]),
    .COUT(w_offset_x_3_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_x[3]),
    .I3(GND),
    .CIN(w_offset_x_2_3) 
);
defparam w_offset_x_3_s.ALU_MODE=1;
  ALU w_offset_x_4_s (
    .SUM(w_offset_x[4]),
    .COUT(w_offset_x_4_3),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_x[4]),
    .I3(GND),
    .CIN(w_offset_x_3_3) 
);
defparam w_offset_x_4_s.ALU_MODE=1;
  ALU w_offset_x_5_s (
    .SUM(w_offset_x[5]),
    .COUT(w_offset_x_5_3),
    .I0(w_screen_pos_x_Z[9]),
    .I1(w_x[5]),
    .I3(GND),
    .CIN(w_offset_x_4_3) 
);
defparam w_offset_x_5_s.ALU_MODE=1;
  ALU w_offset_x_6_s (
    .SUM(w_offset_x[6]),
    .COUT(w_offset_x_6_3),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_x[6]),
    .I3(GND),
    .CIN(w_offset_x_5_3) 
);
defparam w_offset_x_6_s.ALU_MODE=1;
  ALU w_offset_x_7_s (
    .SUM(w_offset_x[7]),
    .COUT(w_offset_x_7_3),
    .I0(w_screen_pos_x_Z[11]),
    .I1(w_x[7]),
    .I3(GND),
    .CIN(w_offset_x_6_3) 
);
defparam w_offset_x_7_s.ALU_MODE=1;
  ALU w_offset_x_8_s (
    .SUM(w_offset_x[8]),
    .COUT(n965_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(GND),
    .I3(GND),
    .CIN(w_offset_x_7_3) 
);
defparam w_offset_x_8_s.ALU_MODE=1;
  ALU n919_s0 (
    .SUM(n919_1_SUM),
    .COUT(n919_3),
    .I0(ff_current_plane[0]),
    .I1(ff_planes[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n919_s0.ALU_MODE=3;
  ALU n920_s0 (
    .SUM(n920_1_SUM),
    .COUT(n920_3),
    .I0(ff_current_plane[1]),
    .I1(ff_planes[1]),
    .I3(GND),
    .CIN(n919_3) 
);
defparam n920_s0.ALU_MODE=3;
  ALU n921_s0 (
    .SUM(n921_1_SUM),
    .COUT(n921_3),
    .I0(ff_current_plane[2]),
    .I1(ff_planes[2]),
    .I3(GND),
    .CIN(n920_3) 
);
defparam n921_s0.ALU_MODE=3;
  ALU n922_s0 (
    .SUM(n922_1_SUM),
    .COUT(n923_2),
    .I0(ff_current_plane[3]),
    .I1(ff_planes[3]),
    .I3(GND),
    .CIN(n921_3) 
);
defparam n922_s0.ALU_MODE=3;
  MUX2_LUT5 w_color_7_s30 (
    .O(w_color_7_35),
    .I0(w_color_7_30),
    .I1(w_color_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_7_s31 (
    .O(w_color_7_37),
    .I0(w_color_7_32),
    .I1(w_color_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s30 (
    .O(w_color_3_35),
    .I0(w_color_3_30),
    .I1(w_color_3_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s31 (
    .O(w_color_3_37),
    .I0(w_color_3_32),
    .I1(w_color_3_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s30 (
    .O(w_color_2_35),
    .I0(w_color_2_30),
    .I1(w_color_2_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s31 (
    .O(w_color_2_37),
    .I0(w_color_2_32),
    .I1(w_color_2_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s30 (
    .O(w_color_1_35),
    .I0(w_color_1_30),
    .I1(w_color_1_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s31 (
    .O(w_color_1_37),
    .I0(w_color_1_32),
    .I1(w_color_1_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s30 (
    .O(w_color_0_35),
    .I0(w_color_0_30),
    .I1(w_color_0_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s31 (
    .O(w_color_0_37),
    .I0(w_color_0_32),
    .I1(w_color_0_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s30 (
    .O(w_x_7_35),
    .I0(w_x_7_30),
    .I1(w_x_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s31 (
    .O(w_x_7_37),
    .I0(w_x_7_32),
    .I1(w_x_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s30 (
    .O(w_x_6_35),
    .I0(w_x_6_30),
    .I1(w_x_6_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s31 (
    .O(w_x_6_37),
    .I0(w_x_6_32),
    .I1(w_x_6_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s30 (
    .O(w_x_5_35),
    .I0(w_x_5_30),
    .I1(w_x_5_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s31 (
    .O(w_x_5_37),
    .I0(w_x_5_32),
    .I1(w_x_5_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s30 (
    .O(w_x_4_35),
    .I0(w_x_4_30),
    .I1(w_x_4_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s31 (
    .O(w_x_4_37),
    .I0(w_x_4_32),
    .I1(w_x_4_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s30 (
    .O(w_x_3_35),
    .I0(w_x_3_30),
    .I1(w_x_3_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s31 (
    .O(w_x_3_37),
    .I0(w_x_3_32),
    .I1(w_x_3_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s30 (
    .O(w_x_2_35),
    .I0(w_x_2_30),
    .I1(w_x_2_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s31 (
    .O(w_x_2_37),
    .I0(w_x_2_32),
    .I1(w_x_2_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s30 (
    .O(w_x_1_35),
    .I0(w_x_1_30),
    .I1(w_x_1_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s31 (
    .O(w_x_1_37),
    .I0(w_x_1_32),
    .I1(w_x_1_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s30 (
    .O(w_x_0_35),
    .I0(w_x_0_30),
    .I1(w_x_0_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s31 (
    .O(w_x_0_37),
    .I0(w_x_0_32),
    .I1(w_x_0_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s411 (
    .O(w_pattern_0_331),
    .I0(w_pattern_0_266),
    .I1(w_pattern_0_267),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s412 (
    .O(w_pattern_0_333),
    .I0(w_pattern_0_268),
    .I1(w_pattern_0_269),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s413 (
    .O(w_pattern_0_335),
    .I0(w_pattern_0_270),
    .I1(w_pattern_0_271),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s414 (
    .O(w_pattern_0_337),
    .I0(w_pattern_0_272),
    .I1(w_pattern_0_273),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s415 (
    .O(w_pattern_0_339),
    .I0(w_pattern_0_274),
    .I1(w_pattern_0_275),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s416 (
    .O(w_pattern_0_341),
    .I0(w_pattern_0_276),
    .I1(w_pattern_0_277),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s417 (
    .O(w_pattern_0_343),
    .I0(w_pattern_0_278),
    .I1(w_pattern_0_279),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s418 (
    .O(w_pattern_0_345),
    .I0(w_pattern_0_280),
    .I1(w_pattern_0_281),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s419 (
    .O(w_pattern_0_347),
    .I0(w_pattern_0_282),
    .I1(w_pattern_0_283),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s420 (
    .O(w_pattern_0_349),
    .I0(w_pattern_0_284),
    .I1(w_pattern_0_285),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s421 (
    .O(w_pattern_0_351),
    .I0(w_pattern_0_286),
    .I1(w_pattern_0_287),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s422 (
    .O(w_pattern_0_353),
    .I0(w_pattern_0_288),
    .I1(w_pattern_0_289),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s423 (
    .O(w_pattern_0_355),
    .I0(w_pattern_0_290),
    .I1(w_pattern_0_291),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s424 (
    .O(w_pattern_0_357),
    .I0(w_pattern_0_292),
    .I1(w_pattern_0_293),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s425 (
    .O(w_pattern_0_359),
    .I0(w_pattern_0_294),
    .I1(w_pattern_0_295),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s426 (
    .O(w_pattern_0_361),
    .I0(w_pattern_0_296),
    .I1(w_pattern_0_297),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s427 (
    .O(w_pattern_0_363),
    .I0(w_pattern_0_298),
    .I1(w_pattern_0_299),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s428 (
    .O(w_pattern_0_365),
    .I0(w_pattern_0_300),
    .I1(w_pattern_0_301),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s429 (
    .O(w_pattern_0_367),
    .I0(w_pattern_0_302),
    .I1(w_pattern_0_303),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s430 (
    .O(w_pattern_0_369),
    .I0(w_pattern_0_304),
    .I1(w_pattern_0_305),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s431 (
    .O(w_pattern_0_371),
    .I0(w_pattern_0_306),
    .I1(w_pattern_0_307),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s432 (
    .O(w_pattern_0_373),
    .I0(w_pattern_0_308),
    .I1(w_pattern_0_309),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s433 (
    .O(w_pattern_0_375),
    .I0(w_pattern_0_310),
    .I1(w_pattern_0_311),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s434 (
    .O(w_pattern_0_377),
    .I0(w_pattern_0_312),
    .I1(w_pattern_0_313),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s435 (
    .O(w_pattern_0_379),
    .I0(w_pattern_0_314),
    .I1(w_pattern_0_315),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s436 (
    .O(w_pattern_0_381),
    .I0(w_pattern_0_316),
    .I1(w_pattern_0_317),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s437 (
    .O(w_pattern_0_383),
    .I0(w_pattern_0_318),
    .I1(w_pattern_0_319),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s438 (
    .O(w_pattern_0_385),
    .I0(w_pattern_0_320),
    .I1(w_pattern_0_321),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s439 (
    .O(w_pattern_0_387),
    .I0(w_pattern_0_322),
    .I1(w_pattern_0_323),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s440 (
    .O(w_pattern_0_389),
    .I0(w_pattern_0_324),
    .I1(w_pattern_0_325),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s441 (
    .O(w_pattern_0_391),
    .I0(w_pattern_0_326),
    .I1(w_pattern_0_327),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s442 (
    .O(w_pattern_0_393),
    .I0(w_pattern_0_328),
    .I1(w_pattern_0_329),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT6 w_color_7_s29 (
    .O(w_color_4[7]),
    .I0(w_color_7_35),
    .I1(w_color_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_3_s29 (
    .O(w_color_4[3]),
    .I0(w_color_3_35),
    .I1(w_color_3_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_2_s29 (
    .O(w_color_4[2]),
    .I0(w_color_2_35),
    .I1(w_color_2_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_1_s29 (
    .O(w_color_4[1]),
    .I0(w_color_1_35),
    .I1(w_color_1_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_0_s29 (
    .O(w_color_4[0]),
    .I0(w_color_0_35),
    .I1(w_color_0_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_7_s29 (
    .O(w_x[7]),
    .I0(w_x_7_35),
    .I1(w_x_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_6_s29 (
    .O(w_x[6]),
    .I0(w_x_6_35),
    .I1(w_x_6_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_5_s29 (
    .O(w_x[5]),
    .I0(w_x_5_35),
    .I1(w_x_5_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_4_s29 (
    .O(w_x[4]),
    .I0(w_x_4_35),
    .I1(w_x_4_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_3_s29 (
    .O(w_x[3]),
    .I0(w_x_3_35),
    .I1(w_x_3_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_2_s29 (
    .O(w_x[2]),
    .I0(w_x_2_35),
    .I1(w_x_2_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_1_s29 (
    .O(w_x[1]),
    .I0(w_x_1_35),
    .I1(w_x_1_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_0_s29 (
    .O(w_x[0]),
    .I0(w_x_0_35),
    .I1(w_x_0_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s395 (
    .O(w_pattern_0_395),
    .I0(w_pattern_0_331),
    .I1(w_pattern_0_333),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s396 (
    .O(w_pattern_0_397),
    .I0(w_pattern_0_335),
    .I1(w_pattern_0_337),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s397 (
    .O(w_pattern_0_399),
    .I0(w_pattern_0_339),
    .I1(w_pattern_0_341),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s398 (
    .O(w_pattern_0_401),
    .I0(w_pattern_0_343),
    .I1(w_pattern_0_345),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s399 (
    .O(w_pattern_0_403),
    .I0(w_pattern_0_347),
    .I1(w_pattern_0_349),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s400 (
    .O(w_pattern_0_405),
    .I0(w_pattern_0_351),
    .I1(w_pattern_0_353),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s401 (
    .O(w_pattern_0_407),
    .I0(w_pattern_0_355),
    .I1(w_pattern_0_357),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s402 (
    .O(w_pattern_0_409),
    .I0(w_pattern_0_359),
    .I1(w_pattern_0_361),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s403 (
    .O(w_pattern_0_411),
    .I0(w_pattern_0_363),
    .I1(w_pattern_0_365),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s404 (
    .O(w_pattern_0_413),
    .I0(w_pattern_0_367),
    .I1(w_pattern_0_369),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s405 (
    .O(w_pattern_0_415),
    .I0(w_pattern_0_371),
    .I1(w_pattern_0_373),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s406 (
    .O(w_pattern_0_417),
    .I0(w_pattern_0_375),
    .I1(w_pattern_0_377),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s407 (
    .O(w_pattern_0_419),
    .I0(w_pattern_0_379),
    .I1(w_pattern_0_381),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s408 (
    .O(w_pattern_0_421),
    .I0(w_pattern_0_383),
    .I1(w_pattern_0_385),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s409 (
    .O(w_pattern_0_423),
    .I0(w_pattern_0_387),
    .I1(w_pattern_0_389),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s410 (
    .O(w_pattern_0_425),
    .I0(w_pattern_0_391),
    .I1(w_pattern_0_393),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT7 w_pattern_0_s387 (
    .O(w_pattern_0_427),
    .I0(w_pattern_0_395),
    .I1(w_pattern_0_397),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s388 (
    .O(w_pattern_0_429),
    .I0(w_pattern_0_399),
    .I1(w_pattern_0_401),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s389 (
    .O(w_pattern_0_431),
    .I0(w_pattern_0_403),
    .I1(w_pattern_0_405),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s390 (
    .O(w_pattern_0_433),
    .I0(w_pattern_0_407),
    .I1(w_pattern_0_409),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s391 (
    .O(w_pattern_0_435),
    .I0(w_pattern_0_411),
    .I1(w_pattern_0_413),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s392 (
    .O(w_pattern_0_437),
    .I0(w_pattern_0_415),
    .I1(w_pattern_0_417),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s393 (
    .O(w_pattern_0_439),
    .I0(w_pattern_0_419),
    .I1(w_pattern_0_421),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s394 (
    .O(w_pattern_0_441),
    .I0(w_pattern_0_423),
    .I1(w_pattern_0_425),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT8 w_pattern_0_s383 (
    .O(w_pattern_0_443),
    .I0(w_pattern_0_427),
    .I1(w_pattern_0_429),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s384 (
    .O(w_pattern_0_445),
    .I0(w_pattern_0_431),
    .I1(w_pattern_0_433),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s385 (
    .O(w_pattern_0_447),
    .I0(w_pattern_0_435),
    .I1(w_pattern_0_437),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s386 (
    .O(w_pattern_0_449),
    .I0(w_pattern_0_439),
    .I1(w_pattern_0_441),
    .S0(w_bit_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_makeup_pixel */
module vdp_timing_control_sprite (
  clk85m,
  n36_6,
  n1751_7,
  n126_4,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_sprite_disable,
  n507_5,
  w_screen_v_active,
  reg_212lines_mode,
  reg_display_on,
  ff_state_1_7,
  ff_reset_n2_1,
  n256_10,
  n959_44,
  n1061_22,
  reg_color0_opaque,
  n960_38,
  w_screen_pos_x_Z,
  reg_screen_mode,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_horizontal_offset_l,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer,
  w_sprite_mode2_4,
  n40_8,
  w_sprite_mode2_6,
  w_sprite_mode2_7,
  w_sprite_mode2_11,
  ff_vram_valid,
  n440_5,
  n88_10,
  w_ic_vram_valid,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1177_9,
  ff_current_plane_num,
  w_ic_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input n1751_7;
input n126_4;
input reg_sprite_magify;
input reg_sprite_16x16;
input reg_sprite_disable;
input n507_5;
input w_screen_v_active;
input reg_212lines_mode;
input reg_display_on;
input ff_state_1_7;
input ff_reset_n2_1;
input n256_10;
input n959_44;
input n1061_22;
input reg_color0_opaque;
input n960_38;
input [13:0] w_screen_pos_x_Z;
input [4:0] reg_screen_mode;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input [2:0] w_horizontal_offset_l;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [1:0] ff_status_register_pointer;
output w_sprite_mode2_4;
output n40_8;
output w_sprite_mode2_6;
output w_sprite_mode2_7;
output w_sprite_mode2_11;
output ff_vram_valid;
output n440_5;
output n88_10;
output w_ic_vram_valid;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1177_9;
output [4:0] ff_current_plane_num;
output [16:0] w_ic_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire n40_7;
wire ff_screen_h_active_10;
wire w_sprite_mode2;
wire ff_screen_h_active;
wire w_selected_en;
wire ff_vram_valid_7;
wire ff_vram_valid_9;
wire ff_active_d1;
wire n878_17;
wire n878_18;
wire ff_pixel_color_en_9;
wire n538_6;
wire [7:0] w_selected_x;
wire [7:0] w_selected_pattern;
wire [7:0] w_selected_color;
wire [3:0] w_selected_count;
wire [3:0] w_selected_y;
wire [7:0] w_plane_x;
wire [2:0] w_makeup_plane;
wire [1:0] ff_state;
wire [7:0] w_color;
wire [7:0] w_pattern_right;
wire VCC;
wire GND;
  LUT3 n40_s2 (
    .F(n40_7),
    .I0(w_screen_pos_x_Z[13]),
    .I1(n878_18),
    .I2(n40_8) 
);
defparam n40_s2.INIT=8'hBF;
  LUT2 w_sprite_mode2_s1 (
    .F(w_sprite_mode2_4),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]) 
);
defparam w_sprite_mode2_s1.INIT=4'h1;
  LUT3 n40_s3 (
    .F(n40_8),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[7]),
    .I2(n1751_7) 
);
defparam n40_s3.INIT=8'h40;
  LUT2 w_sprite_mode2_s3 (
    .F(w_sprite_mode2_6),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]) 
);
defparam w_sprite_mode2_s3.INIT=4'h8;
  LUT2 w_sprite_mode2_s4 (
    .F(w_sprite_mode2_7),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]) 
);
defparam w_sprite_mode2_s4.INIT=4'h1;
  LUT4 ff_screen_h_active_s4 (
    .F(ff_screen_h_active_10),
    .I0(n878_17),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(n40_8) 
);
defparam ff_screen_h_active_s4.INIT=16'hBAAA;
  LUT3 w_sprite_mode2_s5 (
    .F(w_sprite_mode2),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(w_sprite_mode2_11) 
);
defparam w_sprite_mode2_s5.INIT=8'hE0;
  LUT4 w_sprite_mode2_s6 (
    .F(w_sprite_mode2_11),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[2]),
    .I3(w_sprite_mode2_7) 
);
defparam w_sprite_mode2_s6.INIT=16'hF700;
  DFFCE ff_screen_h_active_s1 (
    .Q(ff_screen_h_active),
    .D(n40_7),
    .CLK(clk85m),
    .CE(ff_screen_h_active_10),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_active_s1.INIT=1'b0;
  vdp_sprite_select_visible_planes u_select_visible_planes (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .n126_4(n126_4),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .n878_17(n878_17),
    .n507_5(n507_5),
    .w_screen_v_active(w_screen_v_active),
    .ff_screen_h_active(ff_screen_h_active),
    .ff_pixel_color_en_9(ff_pixel_color_en_9),
    .w_sprite_mode2(w_sprite_mode2),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_display_on(reg_display_on),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_x_Z_0(w_screen_pos_x_Z[0]),
    .w_screen_pos_x_Z_1(w_screen_pos_x_Z[1]),
    .w_screen_pos_x_Z_2(w_screen_pos_x_Z[2]),
    .w_screen_pos_x_Z_3(w_screen_pos_x_Z[3]),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z[4]),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z[5]),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z[6]),
    .w_screen_pos_x_Z_8(w_screen_pos_x_Z[8]),
    .w_screen_pos_x_Z_9(w_screen_pos_x_Z[9]),
    .w_screen_pos_x_Z_10(w_screen_pos_x_Z[10]),
    .w_screen_pos_x_Z_11(w_screen_pos_x_Z[11]),
    .w_screen_pos_x_Z_12(w_screen_pos_x_Z[12]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .ff_vram_valid(ff_vram_valid),
    .w_selected_en(w_selected_en),
    .n440_5(n440_5),
    .ff_vram_valid_7(ff_vram_valid_7),
    .n88_10(n88_10),
    .ff_vram_valid_9(ff_vram_valid_9),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_selected_count(w_selected_count[3:0]),
    .w_selected_y(w_selected_y[3:0])
);
  vdp_sprite_info_collect u_info_collect (
    .clk85m(clk85m),
    .w_sprite_mode2(w_sprite_mode2),
    .n36_6(n36_6),
    .ff_state_1_7(ff_state_1_7),
    .ff_reset_n2_1(ff_reset_n2_1),
    .reg_display_on(reg_display_on),
    .n878_17(n878_17),
    .w_selected_en(w_selected_en),
    .ff_vram_valid_9(ff_vram_valid_9),
    .n126_4(n126_4),
    .reg_sprite_16x16(reg_sprite_16x16),
    .ff_vram_valid_7(ff_vram_valid_7),
    .n878_18(n878_18),
    .n256_10(n256_10),
    .n538_6(n538_6),
    .w_screen_v_active(w_screen_v_active),
    .ff_screen_h_active(ff_screen_h_active),
    .w_selected_y(w_selected_y[3:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13]),
    .w_selected_count(w_selected_count[3:0]),
    .w_ic_vram_valid(w_ic_vram_valid),
    .ff_active_d1(ff_active_d1),
    .w_plane_x(w_plane_x[7:0]),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .ff_state(ff_state[1:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_7(w_color[7]),
    .w_pattern_right(w_pattern_right[7:0])
);
  vdp_sprite_makeup_pixel u_makeup_pixel (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_display_on(reg_display_on),
    .ff_state_1_7(ff_state_1_7),
    .n1751_7(n1751_7),
    .reg_sprite_magify(reg_sprite_magify),
    .ff_active_d1(ff_active_d1),
    .n959_44(n959_44),
    .n1061_22(n1061_22),
    .ff_vram_valid_7(ff_vram_valid_7),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_sprite_16x16(reg_sprite_16x16),
    .n960_38(n960_38),
    .w_pattern_right(w_pattern_right[7:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_7(w_color[7]),
    .w_plane_x(w_plane_x[7:0]),
    .w_selected_count(w_selected_count[3:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .ff_state(ff_state[1:0]),
    .ff_status_register_pointer(ff_status_register_pointer[1:0]),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n878_17(n878_17),
    .n878_18(n878_18),
    .ff_pixel_color_en_9(ff_pixel_color_en_9),
    .n538_6(n538_6),
    .n1177_9(n1177_9),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_sprite */
module vdp_timing_control (
  clk85m,
  n36_6,
  reg_212lines_mode,
  reg_50hz_mode,
  ff_v_en_8,
  n103_9,
  n1061_14,
  reg_interlace_mode,
  n126_4,
  reg_display_on,
  n507_5,
  reg_left_mask,
  w_next_0_9,
  reg_scroll_planes,
  reg_interleaving_mode,
  n1836_99,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_sprite_disable,
  ff_reset_n2_1,
  n959_44,
  n1061_22,
  reg_color0_opaque,
  n960_38,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_screen_mode_vram_rdata,
  reg_screen_mode,
  reg_backdrop_color,
  reg_pattern_generator_table_base,
  reg_text_back_color,
  reg_color_table_base,
  reg_pattern_name_table_base,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer,
  w_pre_vram_refresh,
  w_h_count_end,
  w_h_count_end_13,
  w_h_count_end_14,
  ff_v_active_8,
  w_screen_mode_vram_valid,
  w_screen_mode_display_color_en,
  n551_30,
  w_screen_mode_3_3,
  n2015_5,
  n1474_24,
  n1475_25,
  ff_next_vram2_7_10,
  ff_next_vram5_3_9,
  n2015_6,
  n1751_7,
  n2015_8,
  w_sprite_mode2_4,
  w_sprite_mode2_7,
  ff_vram_valid,
  w_ic_vram_valid,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1177_9,
  w_h_count,
  ff_half_count,
  w_v_count,
  w_screen_pos_x_Z,
  w_screen_pos_y,
  w_screen_mode_vram_address,
  w_screen_mode_display_color,
  ff_current_plane_num,
  w_ic_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input reg_50hz_mode;
input ff_v_en_8;
input n103_9;
input n1061_14;
input reg_interlace_mode;
input n126_4;
input reg_display_on;
input n507_5;
input reg_left_mask;
input w_next_0_9;
input reg_scroll_planes;
input reg_interleaving_mode;
input n1836_99;
input reg_sprite_magify;
input reg_sprite_16x16;
input reg_sprite_disable;
input ff_reset_n2_1;
input n959_44;
input n1061_22;
input reg_color0_opaque;
input n960_38;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
input [31:0] w_screen_mode_vram_rdata;
input [4:0] reg_screen_mode;
input [7:0] reg_backdrop_color;
input [16:11] reg_pattern_generator_table_base;
input [7:0] reg_text_back_color;
input [16:6] reg_color_table_base;
input [16:10] reg_pattern_name_table_base;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [1:0] ff_status_register_pointer;
output w_pre_vram_refresh;
output w_h_count_end;
output w_h_count_end_13;
output w_h_count_end_14;
output ff_v_active_8;
output w_screen_mode_vram_valid;
output w_screen_mode_display_color_en;
output n551_30;
output w_screen_mode_3_3;
output n2015_5;
output n1474_24;
output n1475_25;
output ff_next_vram2_7_10;
output ff_next_vram5_3_9;
output n2015_6;
output n1751_7;
output n2015_8;
output w_sprite_mode2_4;
output w_sprite_mode2_7;
output ff_vram_valid;
output w_ic_vram_valid;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1177_9;
output [11:0] w_h_count;
output [12:0] ff_half_count;
output [9:0] w_v_count;
output [13:0] w_screen_pos_x_Z;
output [7:0] w_screen_pos_y;
output [16:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
output [4:0] ff_current_plane_num;
output [16:0] w_ic_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_screen_v_active;
wire ff_interleaving_page;
wire ff_state_1_7;
wire n256_10;
wire n40_8;
wire w_sprite_mode2_6;
wire w_sprite_mode2_11;
wire n440_5;
wire n88_10;
wire [2:0] w_horizontal_offset_l;
wire [7:3] w_screen_pos_y_Z;
wire [8:3] w_pixel_pos_x_Z;
wire [7:0] w_pixel_pos_y_Z;
wire [0:0] ff_blink_base;
wire VCC;
wire GND;
  vdp_timing_control_ssg u_ssg (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_50hz_mode(reg_50hz_mode),
    .ff_v_en_8(ff_v_en_8),
    .n103_9(n103_9),
    .n1061_14(n1061_14),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .w_screen_v_active(w_screen_v_active),
    .ff_interleaving_page(ff_interleaving_page),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end_14(w_h_count_end_14),
    .ff_v_active_8(ff_v_active_8),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_v_count(w_v_count[9:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_y(w_screen_pos_y[7:0]),
    .ff_blink_base(ff_blink_base[0])
);
  vdp_timing_control_screen_mode u_screen_mode (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .n126_4(n126_4),
    .reg_display_on(reg_display_on),
    .w_sprite_mode2_11(w_sprite_mode2_11),
    .n40_8(n40_8),
    .n507_5(n507_5),
    .w_screen_v_active(w_screen_v_active),
    .reg_left_mask(reg_left_mask),
    .w_next_0_9(w_next_0_9),
    .n440_5(n440_5),
    .w_sprite_mode2_7(w_sprite_mode2_7),
    .n88_10(n88_10),
    .ff_interleaving_page(ff_interleaving_page),
    .w_sprite_mode2_6(w_sprite_mode2_6),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_interleaving_mode(reg_interleaving_mode),
    .n1836_99(n1836_99),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .reg_text_back_color(reg_text_back_color[7:0]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .ff_blink_base(ff_blink_base[0]),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_screen_mode_display_color_en(w_screen_mode_display_color_en),
    .ff_state_1_7(ff_state_1_7),
    .n551_30(n551_30),
    .w_screen_mode_3_3(w_screen_mode_3_3),
    .n2015_5(n2015_5),
    .n1474_24(n1474_24),
    .n1475_25(n1475_25),
    .ff_next_vram2_7_10(ff_next_vram2_7_10),
    .ff_next_vram5_3_9(ff_next_vram5_3_9),
    .n256_10(n256_10),
    .n2015_6(n2015_6),
    .n1751_7(n1751_7),
    .n2015_8(n2015_8),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0])
);
  vdp_timing_control_sprite u_sprite (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .n1751_7(n1751_7),
    .n126_4(n126_4),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .n507_5(n507_5),
    .w_screen_v_active(w_screen_v_active),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_display_on(reg_display_on),
    .ff_state_1_7(ff_state_1_7),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n256_10(n256_10),
    .n959_44(n959_44),
    .n1061_22(n1061_22),
    .reg_color0_opaque(reg_color0_opaque),
    .n960_38(n960_38),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .ff_status_register_pointer(ff_status_register_pointer[1:0]),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .n40_8(n40_8),
    .w_sprite_mode2_6(w_sprite_mode2_6),
    .w_sprite_mode2_7(w_sprite_mode2_7),
    .w_sprite_mode2_11(w_sprite_mode2_11),
    .ff_vram_valid(ff_vram_valid),
    .n440_5(n440_5),
    .n88_10(n88_10),
    .w_ic_vram_valid(w_ic_vram_valid),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1177_9(n1177_9),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control */
module vdp_command_cache (
  clk85m,
  n36_6,
  ff_start,
  ff_cache_flush_start,
  ff_cache_vram_valid,
  ff_cache_vram_write,
  n369_7,
  w_pulse1,
  ff_vram_wdata_mask_3_9,
  w_command_vram_rdata_en,
  ff_cache_vram_address,
  w_command_vram_rdata,
  ff_cache_vram_wdata,
  w_screen_pos_x_Z,
  w_command_vram_write,
  w_command_vram_valid,
  w_cache_flush_end,
  n5284_7,
  w_cache_vram_rdata_en,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask,
  w_cache_vram_rdata
)
;
input clk85m;
input n36_6;
input ff_start;
input ff_cache_flush_start;
input ff_cache_vram_valid;
input ff_cache_vram_write;
input n369_7;
input w_pulse1;
input ff_vram_wdata_mask_3_9;
input w_command_vram_rdata_en;
input [16:0] ff_cache_vram_address;
input [31:0] w_command_vram_rdata;
input [7:0] ff_cache_vram_wdata;
input [3:3] w_screen_pos_x_Z;
output w_command_vram_write;
output w_command_vram_valid;
output w_cache_flush_end;
output n5284_7;
output w_cache_vram_rdata_en;
output [16:2] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
output [7:0] w_cache_vram_rdata;
wire n81_6;
wire n81_7;
wire n82_6;
wire n82_7;
wire n83_6;
wire n83_7;
wire n84_6;
wire n84_7;
wire n85_6;
wire n85_7;
wire n86_6;
wire n86_7;
wire n87_6;
wire n87_7;
wire n88_6;
wire n88_7;
wire n89_6;
wire n89_7;
wire n90_6;
wire n90_7;
wire n91_6;
wire n91_7;
wire n92_6;
wire n92_7;
wire n93_6;
wire n93_7;
wire n94_6;
wire n94_7;
wire n95_6;
wire n95_7;
wire n96_6;
wire n96_7;
wire n97_6;
wire n97_7;
wire n98_6;
wire n98_7;
wire n99_6;
wire n99_7;
wire n100_6;
wire n100_7;
wire n101_6;
wire n101_7;
wire n102_6;
wire n102_7;
wire n103_6;
wire n103_7;
wire n104_6;
wire n104_7;
wire n105_6;
wire n105_7;
wire n106_6;
wire n106_7;
wire n107_6;
wire n107_7;
wire n108_6;
wire n108_7;
wire n109_6;
wire n109_7;
wire n110_6;
wire n110_7;
wire n111_6;
wire n111_7;
wire n112_6;
wire n112_7;
wire n113_6;
wire n113_7;
wire n114_6;
wire n114_7;
wire n115_6;
wire n115_7;
wire n116_6;
wire n116_7;
wire n117_6;
wire n117_7;
wire n118_6;
wire n118_7;
wire n119_6;
wire n119_7;
wire n120_6;
wire n120_7;
wire n121_6;
wire n121_7;
wire n122_6;
wire n122_7;
wire n123_6;
wire n123_7;
wire n124_6;
wire n124_7;
wire n125_6;
wire n125_7;
wire n126_6;
wire n126_7;
wire n127_6;
wire n127_7;
wire n466_6;
wire n466_7;
wire n469_6;
wire n469_7;
wire n470_6;
wire n470_7;
wire n471_6;
wire n471_7;
wire n472_6;
wire n472_7;
wire n473_6;
wire n473_7;
wire n474_6;
wire n474_7;
wire n475_6;
wire n475_7;
wire n476_6;
wire n476_7;
wire n508_6;
wire n508_7;
wire n511_6;
wire n511_7;
wire n512_6;
wire n512_7;
wire n513_6;
wire n513_7;
wire n514_6;
wire n514_7;
wire n515_6;
wire n515_7;
wire n516_6;
wire n516_7;
wire n517_6;
wire n517_7;
wire n518_6;
wire n518_7;
wire n550_6;
wire n550_7;
wire n553_6;
wire n553_7;
wire n554_6;
wire n554_7;
wire n555_6;
wire n555_7;
wire n556_6;
wire n556_7;
wire n557_6;
wire n557_7;
wire n558_6;
wire n558_7;
wire n559_6;
wire n559_7;
wire n560_6;
wire n560_7;
wire n592_6;
wire n592_7;
wire n595_6;
wire n595_7;
wire n596_6;
wire n596_7;
wire n597_6;
wire n597_7;
wire n598_6;
wire n598_7;
wire n599_6;
wire n599_7;
wire n600_6;
wire n600_7;
wire n601_6;
wire n601_7;
wire n602_6;
wire n602_7;
wire n4780_6;
wire n4780_7;
wire n4781_6;
wire n4781_7;
wire n4782_6;
wire n4782_7;
wire n4783_6;
wire n4783_7;
wire n4784_6;
wire n4784_7;
wire n4785_6;
wire n4785_7;
wire n4786_6;
wire n4786_7;
wire n4787_6;
wire n4787_7;
wire w_cache2_hit;
wire n5084_5;
wire n5085_4;
wire n5086_4;
wire n5087_4;
wire n5088_4;
wire n5089_4;
wire n5090_4;
wire n5091_4;
wire n5092_4;
wire n5093_4;
wire n5094_4;
wire n5095_4;
wire n5096_4;
wire n5097_4;
wire n5098_4;
wire n5156_5;
wire n5157_4;
wire n5158_4;
wire n5159_4;
wire n5160_4;
wire n5161_4;
wire n5162_4;
wire n5163_4;
wire n5164_5;
wire n5165_4;
wire n5166_4;
wire n5167_4;
wire n5168_4;
wire n5169_4;
wire n5170_4;
wire n5171_4;
wire n5172_5;
wire n5173_4;
wire n5174_4;
wire n5175_4;
wire n5176_4;
wire n5177_4;
wire n5178_4;
wire n5179_4;
wire n5180_5;
wire n5181_4;
wire n5182_4;
wire n5183_4;
wire n5184_4;
wire n5185_4;
wire n5186_4;
wire n5187_4;
wire n5851_9;
wire n5852_9;
wire n5853_9;
wire n5854_9;
wire n5855_9;
wire n5856_9;
wire n5857_9;
wire n5858_9;
wire n5859_9;
wire n5860_9;
wire n5861_9;
wire n5862_9;
wire n5863_9;
wire n5864_9;
wire n5865_9;
wire n5866_4;
wire n5867_4;
wire n5868_4;
wire n5869_4;
wire n5870_4;
wire n5871_4;
wire n5872_4;
wire n5873_4;
wire n5874_4;
wire n5875_4;
wire n5876_4;
wire n5877_4;
wire n5878_4;
wire n5879_4;
wire n5880_4;
wire n5881_4;
wire n5882_4;
wire n5883_4;
wire n5884_4;
wire n5885_4;
wire n5886_4;
wire n5887_4;
wire n5888_4;
wire n5889_4;
wire n5890_4;
wire n5891_4;
wire n5892_4;
wire n5893_4;
wire n5894_4;
wire n5895_4;
wire n5896_4;
wire n5897_4;
wire n5898_9;
wire n5899_9;
wire n5901_9;
wire ff_cache0_already_read_8;
wire ff_cache1_already_read_8;
wire ff_cache2_already_read_8;
wire ff_cache3_already_read_9;
wire ff_flush_state_1_7;
wire n6694_7;
wire ff_vram_wdata_31_7;
wire ff_cache0_address_15_10;
wire ff_cache0_data_31_10;
wire ff_cache0_data_23_10;
wire ff_cache0_data_15_10;
wire ff_cache0_data_7_10;
wire ff_cache1_address_16_10;
wire ff_cache1_data_31_10;
wire ff_cache1_data_23_10;
wire ff_cache1_data_15_10;
wire ff_cache1_data_7_10;
wire ff_cache2_address_16_10;
wire ff_cache2_data_31_10;
wire ff_cache2_data_23_10;
wire ff_cache2_data_15_10;
wire ff_cache2_data_7_10;
wire ff_cache3_address_16_10;
wire ff_cache3_data_31_10;
wire ff_cache3_data_23_10;
wire ff_cache3_data_15_10;
wire ff_cache3_data_7_10;
wire ff_cache0_data_en_8;
wire ff_cache1_data_en_8;
wire ff_cache2_data_en_8;
wire ff_cache3_data_en_8;
wire ff_busy_8;
wire ff_cache0_data_mask_2_11;
wire ff_cache0_data_mask_1_10;
wire ff_cache0_data_mask_0_10;
wire ff_cache0_data_mask_3_10;
wire ff_vram_valid_7;
wire ff_cache1_data_mask_3_12;
wire ff_cache1_data_mask_2_11;
wire ff_cache1_data_mask_1_11;
wire ff_cache1_data_mask_0_11;
wire ff_cache2_data_mask_3_12;
wire ff_cache2_data_mask_2_11;
wire ff_cache2_data_mask_1_11;
wire ff_cache2_data_mask_0_11;
wire n6411_8;
wire n6409_10;
wire n6697_9;
wire n6695_11;
wire n6694_9;
wire n6693_10;
wire n5850_9;
wire n5015_8;
wire n5016_7;
wire n5017_7;
wire n5018_7;
wire n5019_7;
wire n5020_7;
wire n5021_7;
wire n5022_7;
wire n1350_4;
wire n5851_10;
wire n5851_11;
wire n5852_10;
wire n5852_12;
wire n5853_10;
wire n5853_11;
wire n5853_12;
wire n5854_10;
wire n5854_11;
wire n5855_10;
wire n5855_11;
wire n5856_10;
wire n5856_11;
wire n5857_10;
wire n5857_11;
wire n5857_12;
wire n5857_13;
wire n5858_10;
wire n5858_11;
wire n5859_10;
wire n5859_11;
wire n5859_12;
wire n5860_10;
wire n5860_11;
wire n5861_10;
wire n5861_11;
wire n5862_10;
wire n5862_11;
wire n5862_12;
wire n5863_10;
wire n5863_11;
wire n5863_12;
wire n5864_10;
wire n5864_11;
wire n5865_10;
wire n5865_11;
wire n5866_6;
wire n5866_7;
wire n5867_5;
wire n5867_6;
wire n5868_5;
wire n5868_6;
wire n5869_5;
wire n5869_6;
wire n5869_7;
wire n5870_5;
wire n5870_6;
wire n5870_7;
wire n5871_5;
wire n5871_6;
wire n5872_6;
wire n5872_7;
wire n5873_6;
wire n5873_7;
wire n5874_5;
wire n5874_6;
wire n5875_5;
wire n5876_5;
wire n5876_6;
wire n5877_5;
wire n5877_6;
wire n5878_5;
wire n5878_6;
wire n5879_5;
wire n5879_6;
wire n5880_5;
wire n5880_7;
wire n5881_5;
wire n5881_6;
wire n5882_5;
wire n5882_6;
wire n5883_5;
wire n5883_6;
wire n5884_6;
wire n5884_7;
wire n5885_5;
wire n5885_6;
wire n5886_5;
wire n5886_6;
wire n5887_5;
wire n5887_6;
wire n5888_5;
wire n5888_6;
wire n5889_5;
wire n5889_6;
wire n5890_6;
wire n5890_7;
wire n5891_6;
wire n5891_7;
wire n5892_5;
wire n5892_6;
wire n5893_5;
wire n5893_6;
wire n5894_6;
wire n5894_7;
wire n5895_5;
wire n5896_5;
wire n5896_6;
wire n5897_5;
wire n5897_6;
wire n5898_10;
wire n5898_11;
wire n5898_12;
wire n5899_10;
wire n5899_11;
wire n5899_12;
wire n5900_10;
wire n5900_11;
wire n5901_10;
wire n5901_11;
wire n5901_12;
wire ff_cache0_already_read_9;
wire ff_cache1_already_read_9;
wire ff_cache1_already_read_10;
wire ff_cache1_already_read_11;
wire ff_cache2_already_read_9;
wire ff_cache3_already_read_10;
wire ff_cache_vram_rdata_en_8;
wire ff_flush_state_2_9;
wire ff_flush_state_2_10;
wire n6693_11;
wire ff_vram_wdata_31_8;
wire ff_cache0_address_15_11;
wire ff_cache0_data_31_11;
wire ff_cache1_address_16_11;
wire ff_cache1_data_31_11;
wire ff_cache1_data_31_12;
wire ff_cache1_data_23_11;
wire ff_cache1_data_15_11;
wire ff_cache1_data_7_11;
wire ff_cache2_address_16_11;
wire ff_cache2_data_31_11;
wire ff_cache2_data_23_11;
wire ff_cache2_data_15_11;
wire ff_cache2_data_7_11;
wire ff_cache3_address_16_11;
wire ff_cache3_data_31_11;
wire ff_cache3_data_31_12;
wire ff_cache3_data_23_11;
wire ff_cache3_data_15_11;
wire ff_cache3_data_7_11;
wire ff_vram_address_16_15;
wire ff_cache0_data_en_10;
wire ff_cache1_data_en_9;
wire ff_cache1_data_en_10;
wire ff_cache2_data_en_9;
wire ff_cache2_data_en_10;
wire ff_cache3_data_en_9;
wire ff_busy_9;
wire ff_cache0_data_mask_2_12;
wire ff_cache0_data_mask_2_13;
wire ff_cache0_data_mask_1_11;
wire ff_cache0_data_mask_0_11;
wire ff_cache3_data_mask_3_13;
wire ff_cache3_data_mask_2_11;
wire ff_cache3_data_mask_1_11;
wire ff_cache3_data_mask_0_11;
wire ff_cache0_data_mask_3_11;
wire ff_vram_valid_8;
wire ff_vram_valid_9;
wire ff_cache1_data_mask_3_13;
wire ff_cache1_data_mask_3_14;
wire ff_cache1_data_mask_3_15;
wire ff_cache1_data_mask_2_12;
wire ff_cache1_data_mask_1_12;
wire ff_cache1_data_mask_0_12;
wire ff_cache2_data_mask_3_13;
wire ff_cache2_data_mask_3_14;
wire ff_cache2_data_mask_2_12;
wire ff_cache2_data_mask_1_12;
wire ff_cache2_data_mask_0_12;
wire n6411_9;
wire n6188_8;
wire n6409_11;
wire n6695_12;
wire n6693_14;
wire n5850_10;
wire n5850_11;
wire n5643_9;
wire n5643_10;
wire n5625_9;
wire n5851_13;
wire n5851_14;
wire n5851_15;
wire n5852_13;
wire n5852_14;
wire n5852_15;
wire n5853_13;
wire n5853_14;
wire n5853_15;
wire n5853_16;
wire n5853_17;
wire n5853_18;
wire n5854_12;
wire n5854_13;
wire n5854_14;
wire n5855_12;
wire n5855_13;
wire n5855_14;
wire n5856_12;
wire n5856_13;
wire n5857_15;
wire n5858_12;
wire n5858_13;
wire n5859_13;
wire n5860_12;
wire n5860_13;
wire n5861_12;
wire n5861_13;
wire n5862_13;
wire n5863_13;
wire n5864_12;
wire n5864_13;
wire n5865_12;
wire n5865_13;
wire n5866_11;
wire n5866_12;
wire n5866_13;
wire n5866_14;
wire n5867_7;
wire n5867_8;
wire n5867_9;
wire n5867_10;
wire n5868_7;
wire n5868_9;
wire n5868_10;
wire n5868_11;
wire n5869_10;
wire n5869_11;
wire n5869_12;
wire n5869_15;
wire n5870_8;
wire n5870_9;
wire n5870_10;
wire n5870_11;
wire n5871_9;
wire n5871_10;
wire n5871_11;
wire n5871_12;
wire n5872_11;
wire n5872_12;
wire n5872_13;
wire n5873_11;
wire n5873_12;
wire n5873_13;
wire n5874_7;
wire n5874_8;
wire n5874_9;
wire n5874_10;
wire n5874_11;
wire n5875_6;
wire n5875_8;
wire n5875_9;
wire n5876_8;
wire n5876_9;
wire n5876_10;
wire n5876_11;
wire n5876_12;
wire n5877_7;
wire n5877_8;
wire n5877_10;
wire n5877_11;
wire n5878_7;
wire n5878_8;
wire n5878_9;
wire n5878_10;
wire n5879_8;
wire n5879_9;
wire n5879_10;
wire n5879_12;
wire n5880_10;
wire n5880_11;
wire n5880_12;
wire n5881_7;
wire n5881_8;
wire n5881_9;
wire n5881_10;
wire n5882_7;
wire n5882_8;
wire n5882_9;
wire n5882_10;
wire n5882_11;
wire n5883_8;
wire n5883_9;
wire n5883_10;
wire n5883_11;
wire n5884_8;
wire n5884_9;
wire n5884_10;
wire n5884_12;
wire n5884_13;
wire n5885_7;
wire n5885_8;
wire n5885_9;
wire n5885_10;
wire n5886_7;
wire n5886_8;
wire n5886_9;
wire n5886_10;
wire n5887_7;
wire n5887_8;
wire n5887_11;
wire n5887_12;
wire n5888_8;
wire n5888_9;
wire n5888_10;
wire n5889_7;
wire n5889_10;
wire n5889_11;
wire n5890_9;
wire n5890_10;
wire n5890_11;
wire n5890_12;
wire n5891_8;
wire n5891_9;
wire n5891_11;
wire n5891_12;
wire n5892_7;
wire n5892_8;
wire n5892_10;
wire n5892_11;
wire n5893_8;
wire n5893_9;
wire n5893_10;
wire n5894_11;
wire n5894_12;
wire n5894_13;
wire n5895_6;
wire n5895_7;
wire n5895_8;
wire n5896_8;
wire n5896_9;
wire n5896_10;
wire n5897_7;
wire n5897_8;
wire n5897_11;
wire n5898_13;
wire n5898_14;
wire n5898_15;
wire n5899_13;
wire n5899_14;
wire n5900_13;
wire n5900_14;
wire n5900_15;
wire n5900_16;
wire n5901_13;
wire n5901_14;
wire ff_cache0_already_read_13;
wire ff_cache2_already_read_12;
wire ff_cache_vram_rdata_en_10;
wire n6693_16;
wire n6693_17;
wire n6693_18;
wire ff_cache1_address_16_12;
wire ff_cache1_address_16_13;
wire ff_cache2_address_16_13;
wire ff_cache2_address_16_14;
wire ff_cache3_address_16_13;
wire ff_cache3_address_16_14;
wire ff_cache1_data_en_11;
wire ff_cache0_data_mask_2_16;
wire ff_cache0_data_mask_2_17;
wire ff_cache3_data_mask_3_14;
wire ff_cache1_data_mask_3_16;
wire ff_cache2_data_mask_3_16;
wire n6695_13;
wire n6695_14;
wire n5850_12;
wire n5851_16;
wire n5851_18;
wire n5852_16;
wire n5852_17;
wire n5852_18;
wire n5852_19;
wire n5853_19;
wire n5853_20;
wire n5854_15;
wire n5854_16;
wire n5854_17;
wire n5855_15;
wire n5855_16;
wire n5856_14;
wire n5857_16;
wire n5858_14;
wire n5860_14;
wire n5861_14;
wire n5864_14;
wire n5865_14;
wire n5866_16;
wire n5866_17;
wire n5866_18;
wire n5869_16;
wire n5869_17;
wire n5869_18;
wire n5869_19;
wire n5870_12;
wire n5870_13;
wire n5870_15;
wire n5870_16;
wire n5871_14;
wire n5874_14;
wire n5874_15;
wire n5875_10;
wire n5875_13;
wire n5875_14;
wire n5875_15;
wire n5875_16;
wire n5876_15;
wire n5879_13;
wire n5879_15;
wire n5879_16;
wire n5880_15;
wire n5880_16;
wire n5884_16;
wire n5886_12;
wire n5886_13;
wire n5886_14;
wire n5886_15;
wire n5887_16;
wire n5888_13;
wire n5888_14;
wire n5888_15;
wire n5889_12;
wire n5889_13;
wire n5889_14;
wire n5889_15;
wire n5890_13;
wire n5890_15;
wire n5892_15;
wire n5893_11;
wire n5893_12;
wire n5893_13;
wire n5893_14;
wire n5893_15;
wire n5895_10;
wire n5895_12;
wire n5895_13;
wire n5895_14;
wire n5896_12;
wire n5896_14;
wire n5896_15;
wire n5898_16;
wire n5898_19;
wire n5898_20;
wire n5898_21;
wire n5899_16;
wire n5899_17;
wire n5900_17;
wire n5900_18;
wire n5900_19;
wire n5900_20;
wire n5901_15;
wire n5901_16;
wire n5901_17;
wire n5901_18;
wire ff_cache2_already_read_13;
wire ff_cache_vram_rdata_en_11;
wire ff_cache_vram_rdata_en_13;
wire n6693_20;
wire n6695_15;
wire n6695_16;
wire n5850_13;
wire n5850_14;
wire n5895_15;
wire n5898_22;
wire n5898_23;
wire n5898_24;
wire n5898_25;
wire n5899_18;
wire n5899_19;
wire n5901_19;
wire n6695_17;
wire n5898_27;
wire n6693_22;
wire ff_cache2_already_read_15;
wire n5897_17;
wire n5875_18;
wire n5871_19;
wire ff_cache3_already_read_13;
wire n6188_10;
wire ff_vram_address_16_17;
wire ff_vram_address_16_19;
wire ff_cache1_data_31_17;
wire ff_cache1_already_read_14;
wire n5883_18;
wire n5869_21;
wire n5895_17;
wire ff_cache2_address_16_16;
wire n5873_19;
wire ff_cache0_data_7_14;
wire n5625_11;
wire n5633_11;
wire n5638_11;
wire n5643_12;
wire ff_cache0_data_15_14;
wire n5624_10;
wire n5632_11;
wire n5637_11;
wire n5642_10;
wire ff_cache0_data_23_14;
wire n5623_10;
wire n5631_11;
wire n5636_11;
wire n5641_10;
wire ff_cache0_data_31_15;
wire n5622_10;
wire n5630_11;
wire n5635_11;
wire n5640_10;
wire ff_cache0_address_15_14;
wire n5866_20;
wire ff_cache0_already_read_15;
wire ff_cache3_data_mask_3_18;
wire ff_cache3_data_31_15;
wire ff_cache2_data_31_14;
wire n5891_18;
wire n5888_17;
wire n5887_18;
wire ff_cache3_address_16_16;
wire n5890_17;
wire n5897_19;
wire n5875_20;
wire n5871_21;
wire n6411_12;
wire ff_cache_vram_rdata_en_17;
wire ff_cache1_data_31_19;
wire ff_vram_wdata_31_11;
wire n6694_13;
wire n5022_10;
wire n5899_21;
wire n5898_29;
wire n5868_18;
wire ff_cache0_data_mask_2_19;
wire n6693_26;
wire ff_cache_vram_rdata_en_19;
wire n5880_19;
wire n5852_21;
wire n5851_20;
wire n6692_11;
wire ff_cache2_data_mask_3_19;
wire n6693_28;
wire ff_cache_vram_rdata_en_21;
wire ff_cache1_data_31_21;
wire ff_cache0_already_read_17;
wire n1357_5;
wire n1356_5;
wire n1355_5;
wire n1354_5;
wire n1353_5;
wire n1352_5;
wire n1351_5;
wire n1350_6;
wire n5901_22;
wire n5885_18;
wire n5883_20;
wire n5881_18;
wire n5880_21;
wire n5877_17;
wire n5873_21;
wire n5900_22;
wire n5894_17;
wire n5872_17;
wire n5897_21;
wire n5892_17;
wire n5891_20;
wire n5890_19;
wire n5887_20;
wire n5885_20;
wire n5883_22;
wire n5882_17;
wire n5881_20;
wire n5880_23;
wire n5878_17;
wire n5877_19;
wire n5876_17;
wire n5875_22;
wire n5874_17;
wire n5872_19;
wire n5868_20;
wire n5867_17;
wire n5866_22;
wire n5851_22;
wire n5896_17;
wire n5894_19;
wire n5889_17;
wire n5884_18;
wire n5879_18;
wire n5873_23;
wire n5871_23;
wire n5885_22;
wire n5881_22;
wire n5878_19;
wire n5873_25;
wire n5867_19;
wire n5866_24;
wire n5863_16;
wire n5862_16;
wire n5859_16;
wire n6693_30;
wire n5894_21;
wire n5872_21;
wire n5900_24;
wire n5896_19;
wire n5895_19;
wire n5894_23;
wire n5891_22;
wire n5888_19;
wire n5887_22;
wire n5886_17;
wire n5885_24;
wire n5883_24;
wire n5882_19;
wire n5881_24;
wire n5878_21;
wire n5871_25;
wire n5870_18;
wire n5868_22;
wire n5867_21;
wire n5897_23;
wire n5892_19;
wire n5880_25;
wire n5877_21;
wire n5876_19;
wire n5873_27;
wire n5872_23;
wire n5869_23;
wire n5897_25;
wire n5892_21;
wire n5891_24;
wire n5888_21;
wire n5887_24;
wire n5885_26;
wire n5884_20;
wire n5882_21;
wire n5881_26;
wire n5879_20;
wire n5878_23;
wire n5877_23;
wire n5873_29;
wire n5872_25;
wire n5871_27;
wire n5868_24;
wire n5867_23;
wire n5894_25;
wire n5893_17;
wire n5890_21;
wire n5883_26;
wire n5880_27;
wire n5866_26;
wire ff_cache0_data_en_12;
wire n5868_26;
wire n5857_20;
wire n5897_27;
wire n5894_27;
wire n5892_23;
wire n5891_26;
wire n5885_28;
wire n5884_22;
wire n5883_28;
wire n5882_23;
wire n5881_28;
wire n5880_29;
wire n5878_25;
wire n5877_25;
wire n5876_21;
wire n5874_19;
wire n5873_31;
wire n5871_29;
wire n5868_28;
wire n5867_25;
wire n5896_21;
wire n5889_19;
wire n5887_26;
wire n5879_22;
wire n5872_27;
wire n5869_25;
wire n6694_15;
wire ff_cache_vram_rdata_en_23;
wire n5869_27;
wire n5873_33;
wire n5884_24;
wire n5891_28;
wire ff_cache_vram_rdata_en_25;
wire n5023_10;
wire ff_cache_vram_rdata_7_11;
wire ff_cache3_data_mask_0_13;
wire ff_cache3_data_mask_1_13;
wire ff_cache3_data_mask_2_13;
wire ff_cache3_data_mask_3_20;
wire ff_cache3_data_mask_3_22;
wire ff_cache0_data_mask_2_21;
wire ff_cache0_already_read_19;
wire ff_cache2_data_mask_3_21;
wire ff_cache2_already_read_17;
wire ff_cache0_data_31_17;
wire ff_cache0_data_23_16;
wire ff_cache0_data_15_16;
wire ff_cache0_data_7_16;
wire n5866_28;
wire ff_cache0_already_read;
wire ff_cache1_already_read;
wire ff_cache2_already_read;
wire ff_cache3_already_read;
wire ff_cache0_data_en;
wire ff_cache1_data_en;
wire ff_cache2_data_en;
wire ff_cache3_data_en;
wire ff_busy;
wire n4_1_SUM;
wire n4_3;
wire n5_1_SUM;
wire n5_3;
wire n6_1_SUM;
wire n6_3;
wire n7_1_SUM;
wire n7_3;
wire n8_1_SUM;
wire n8_3;
wire n9_1_SUM;
wire n9_3;
wire n10_1_SUM;
wire n10_3;
wire n11_1_SUM;
wire n11_3;
wire n12_1_SUM;
wire n12_3;
wire n13_1_SUM;
wire n13_3;
wire n14_1_SUM;
wire n14_3;
wire n15_1_SUM;
wire n15_3;
wire n16_1_SUM;
wire n16_3;
wire n17_1_SUM;
wire n17_3;
wire n18_1_SUM;
wire n18_3;
wire n21_1_SUM;
wire n21_3;
wire n22_1_SUM;
wire n22_3;
wire n23_1_SUM;
wire n23_3;
wire n24_1_SUM;
wire n24_3;
wire n25_1_SUM;
wire n25_3;
wire n26_1_SUM;
wire n26_3;
wire n27_1_SUM;
wire n27_3;
wire n28_1_SUM;
wire n28_3;
wire n29_1_SUM;
wire n29_3;
wire n30_1_SUM;
wire n30_3;
wire n31_1_SUM;
wire n31_3;
wire n32_1_SUM;
wire n32_3;
wire n33_1_SUM;
wire n33_3;
wire n34_1_SUM;
wire n34_3;
wire n35_1_SUM;
wire n35_3;
wire n38_1_SUM;
wire n38_3;
wire n39_1_SUM;
wire n39_3;
wire n40_1_SUM;
wire n40_3;
wire n41_1_SUM;
wire n41_3;
wire n42_1_SUM;
wire n42_3;
wire n43_1_SUM;
wire n43_3;
wire n44_1_SUM;
wire n44_3;
wire n45_1_SUM;
wire n45_3;
wire n46_1_SUM;
wire n46_3;
wire n47_1_SUM;
wire n47_3;
wire n48_1_SUM;
wire n48_3;
wire n49_1_SUM;
wire n49_3;
wire n50_1_SUM;
wire n50_3;
wire n51_1_SUM;
wire n51_3;
wire n52_1_SUM;
wire n52_3;
wire n55_1_SUM;
wire n55_3;
wire n56_1_SUM;
wire n56_3;
wire n57_1_SUM;
wire n57_3;
wire n58_1_SUM;
wire n58_3;
wire n59_1_SUM;
wire n59_3;
wire n60_1_SUM;
wire n60_3;
wire n61_1_SUM;
wire n61_3;
wire n62_1_SUM;
wire n62_3;
wire n63_1_SUM;
wire n63_3;
wire n64_1_SUM;
wire n64_3;
wire n65_1_SUM;
wire n65_3;
wire n66_1_SUM;
wire n66_3;
wire n67_1_SUM;
wire n67_3;
wire n68_1_SUM;
wire n68_3;
wire n69_1_SUM;
wire n69_3;
wire n81_9;
wire n82_9;
wire n83_9;
wire n84_9;
wire n85_9;
wire n86_9;
wire n87_9;
wire n88_9;
wire n89_9;
wire n90_9;
wire n91_9;
wire n92_9;
wire n93_9;
wire n94_9;
wire n95_9;
wire n96_9;
wire n97_9;
wire n98_9;
wire n100_9;
wire n101_9;
wire n102_9;
wire n104_9;
wire n105_9;
wire n106_9;
wire n107_9;
wire n108_9;
wire n109_9;
wire n110_9;
wire n111_9;
wire n112_9;
wire n113_9;
wire n115_9;
wire n116_9;
wire n117_9;
wire n118_9;
wire n119_9;
wire n120_9;
wire n122_9;
wire n123_9;
wire n124_9;
wire n125_9;
wire n126_9;
wire n127_9;
wire n466_9;
wire n469_9;
wire n470_9;
wire n471_9;
wire n472_9;
wire n473_9;
wire n474_9;
wire n475_9;
wire n476_9;
wire n508_9;
wire n511_9;
wire n512_9;
wire n513_9;
wire n514_9;
wire n515_9;
wire n516_9;
wire n517_9;
wire n518_9;
wire n550_9;
wire n553_9;
wire n554_9;
wire n555_9;
wire n556_9;
wire n557_9;
wire n558_9;
wire n559_9;
wire n560_9;
wire n595_9;
wire n596_9;
wire n597_9;
wire n598_9;
wire n599_9;
wire n600_9;
wire n601_9;
wire n602_9;
wire n4780_9;
wire n4781_9;
wire n4782_9;
wire n4783_9;
wire n4784_9;
wire n4785_9;
wire n4786_9;
wire n4787_9;
wire n1210_3;
wire n1211_3;
wire n1212_3;
wire n1213_3;
wire n1214_3;
wire n1215_3;
wire n1216_3;
wire n1217_3;
wire n5015_6;
wire n5016_5;
wire n5017_5;
wire n5018_5;
wire n5019_5;
wire n5020_5;
wire n5021_5;
wire n5022_5;
wire [16:2] ff_cache0_address;
wire [31:0] ff_cache0_data;
wire [3:0] ff_cache0_data_mask;
wire [16:2] ff_cache1_address;
wire [31:0] ff_cache1_data;
wire [3:0] ff_cache1_data_mask;
wire [16:2] ff_cache2_address;
wire [31:0] ff_cache2_data;
wire [3:0] ff_cache2_data_mask;
wire [16:2] ff_cache3_address;
wire [31:0] ff_cache3_data;
wire [3:0] ff_cache3_data_mask;
wire [2:0] ff_flush_state;
wire [1:0] ff_priority;
wire VCC;
wire GND;
  LUT3 n81_s6 (
    .F(n81_6),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache1_address[16]),
    .I2(ff_priority[0]) 
);
defparam n81_s6.INIT=8'hCA;
  LUT3 n81_s7 (
    .F(n81_7),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache3_address[16]),
    .I2(ff_priority[0]) 
);
defparam n81_s7.INIT=8'hCA;
  LUT3 n82_s6 (
    .F(n82_6),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache1_address[15]),
    .I2(ff_priority[0]) 
);
defparam n82_s6.INIT=8'hCA;
  LUT3 n82_s7 (
    .F(n82_7),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache3_address[15]),
    .I2(ff_priority[0]) 
);
defparam n82_s7.INIT=8'hCA;
  LUT3 n83_s6 (
    .F(n83_6),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache1_address[14]),
    .I2(ff_priority[0]) 
);
defparam n83_s6.INIT=8'hCA;
  LUT3 n83_s7 (
    .F(n83_7),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache3_address[14]),
    .I2(ff_priority[0]) 
);
defparam n83_s7.INIT=8'hCA;
  LUT3 n84_s6 (
    .F(n84_6),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache1_address[13]),
    .I2(ff_priority[0]) 
);
defparam n84_s6.INIT=8'hCA;
  LUT3 n84_s7 (
    .F(n84_7),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache3_address[13]),
    .I2(ff_priority[0]) 
);
defparam n84_s7.INIT=8'hCA;
  LUT3 n85_s6 (
    .F(n85_6),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache1_address[12]),
    .I2(ff_priority[0]) 
);
defparam n85_s6.INIT=8'hCA;
  LUT3 n85_s7 (
    .F(n85_7),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache3_address[12]),
    .I2(ff_priority[0]) 
);
defparam n85_s7.INIT=8'hCA;
  LUT3 n86_s6 (
    .F(n86_6),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache1_address[11]),
    .I2(ff_priority[0]) 
);
defparam n86_s6.INIT=8'hCA;
  LUT3 n86_s7 (
    .F(n86_7),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache3_address[11]),
    .I2(ff_priority[0]) 
);
defparam n86_s7.INIT=8'hCA;
  LUT3 n87_s6 (
    .F(n87_6),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache1_address[10]),
    .I2(ff_priority[0]) 
);
defparam n87_s6.INIT=8'hCA;
  LUT3 n87_s7 (
    .F(n87_7),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache3_address[10]),
    .I2(ff_priority[0]) 
);
defparam n87_s7.INIT=8'hCA;
  LUT3 n88_s6 (
    .F(n88_6),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache1_address[9]),
    .I2(ff_priority[0]) 
);
defparam n88_s6.INIT=8'hCA;
  LUT3 n88_s7 (
    .F(n88_7),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache3_address[9]),
    .I2(ff_priority[0]) 
);
defparam n88_s7.INIT=8'hCA;
  LUT3 n89_s6 (
    .F(n89_6),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache1_address[8]),
    .I2(ff_priority[0]) 
);
defparam n89_s6.INIT=8'hCA;
  LUT3 n89_s7 (
    .F(n89_7),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache3_address[8]),
    .I2(ff_priority[0]) 
);
defparam n89_s7.INIT=8'hCA;
  LUT3 n90_s6 (
    .F(n90_6),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache1_address[7]),
    .I2(ff_priority[0]) 
);
defparam n90_s6.INIT=8'hCA;
  LUT3 n90_s7 (
    .F(n90_7),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache3_address[7]),
    .I2(ff_priority[0]) 
);
defparam n90_s7.INIT=8'hCA;
  LUT3 n91_s6 (
    .F(n91_6),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache1_address[6]),
    .I2(ff_priority[0]) 
);
defparam n91_s6.INIT=8'hCA;
  LUT3 n91_s7 (
    .F(n91_7),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache3_address[6]),
    .I2(ff_priority[0]) 
);
defparam n91_s7.INIT=8'hCA;
  LUT3 n92_s6 (
    .F(n92_6),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache1_address[5]),
    .I2(ff_priority[0]) 
);
defparam n92_s6.INIT=8'hCA;
  LUT3 n92_s7 (
    .F(n92_7),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache3_address[5]),
    .I2(ff_priority[0]) 
);
defparam n92_s7.INIT=8'hCA;
  LUT3 n93_s6 (
    .F(n93_6),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache1_address[4]),
    .I2(ff_priority[0]) 
);
defparam n93_s6.INIT=8'hCA;
  LUT3 n93_s7 (
    .F(n93_7),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache3_address[4]),
    .I2(ff_priority[0]) 
);
defparam n93_s7.INIT=8'hCA;
  LUT3 n94_s6 (
    .F(n94_6),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache1_address[3]),
    .I2(ff_priority[0]) 
);
defparam n94_s6.INIT=8'hCA;
  LUT3 n94_s7 (
    .F(n94_7),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache3_address[3]),
    .I2(ff_priority[0]) 
);
defparam n94_s7.INIT=8'hCA;
  LUT3 n95_s6 (
    .F(n95_6),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache1_address[2]),
    .I2(ff_priority[0]) 
);
defparam n95_s6.INIT=8'hCA;
  LUT3 n95_s7 (
    .F(n95_7),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache3_address[2]),
    .I2(ff_priority[0]) 
);
defparam n95_s7.INIT=8'hCA;
  LUT3 n96_s6 (
    .F(n96_6),
    .I0(ff_cache0_data[31]),
    .I1(ff_cache1_data[31]),
    .I2(ff_priority[0]) 
);
defparam n96_s6.INIT=8'hCA;
  LUT3 n96_s7 (
    .F(n96_7),
    .I0(ff_cache2_data[31]),
    .I1(ff_cache3_data[31]),
    .I2(ff_priority[0]) 
);
defparam n96_s7.INIT=8'hCA;
  LUT3 n97_s6 (
    .F(n97_6),
    .I0(ff_cache0_data[30]),
    .I1(ff_cache1_data[30]),
    .I2(ff_priority[0]) 
);
defparam n97_s6.INIT=8'hCA;
  LUT3 n97_s7 (
    .F(n97_7),
    .I0(ff_cache2_data[30]),
    .I1(ff_cache3_data[30]),
    .I2(ff_priority[0]) 
);
defparam n97_s7.INIT=8'hCA;
  LUT3 n98_s6 (
    .F(n98_6),
    .I0(ff_cache0_data[29]),
    .I1(ff_cache1_data[29]),
    .I2(ff_priority[0]) 
);
defparam n98_s6.INIT=8'hCA;
  LUT3 n98_s7 (
    .F(n98_7),
    .I0(ff_cache2_data[29]),
    .I1(ff_cache3_data[29]),
    .I2(ff_priority[0]) 
);
defparam n98_s7.INIT=8'hCA;
  LUT3 n99_s3 (
    .F(n99_6),
    .I0(ff_cache0_data[28]),
    .I1(ff_cache1_data[28]),
    .I2(ff_priority[0]) 
);
defparam n99_s3.INIT=8'hCA;
  LUT3 n99_s4 (
    .F(n99_7),
    .I0(ff_cache2_data[28]),
    .I1(ff_cache3_data[28]),
    .I2(ff_priority[0]) 
);
defparam n99_s4.INIT=8'hCA;
  LUT3 n100_s6 (
    .F(n100_6),
    .I0(ff_cache0_data[27]),
    .I1(ff_cache1_data[27]),
    .I2(ff_priority[0]) 
);
defparam n100_s6.INIT=8'hCA;
  LUT3 n100_s7 (
    .F(n100_7),
    .I0(ff_cache2_data[27]),
    .I1(ff_cache3_data[27]),
    .I2(ff_priority[0]) 
);
defparam n100_s7.INIT=8'hCA;
  LUT3 n101_s6 (
    .F(n101_6),
    .I0(ff_cache0_data[26]),
    .I1(ff_cache1_data[26]),
    .I2(ff_priority[0]) 
);
defparam n101_s6.INIT=8'hCA;
  LUT3 n101_s7 (
    .F(n101_7),
    .I0(ff_cache2_data[26]),
    .I1(ff_cache3_data[26]),
    .I2(ff_priority[0]) 
);
defparam n101_s7.INIT=8'hCA;
  LUT3 n102_s6 (
    .F(n102_6),
    .I0(ff_cache0_data[25]),
    .I1(ff_cache1_data[25]),
    .I2(ff_priority[0]) 
);
defparam n102_s6.INIT=8'hCA;
  LUT3 n102_s7 (
    .F(n102_7),
    .I0(ff_cache2_data[25]),
    .I1(ff_cache3_data[25]),
    .I2(ff_priority[0]) 
);
defparam n102_s7.INIT=8'hCA;
  LUT3 n103_s3 (
    .F(n103_6),
    .I0(ff_cache0_data[24]),
    .I1(ff_cache1_data[24]),
    .I2(ff_priority[0]) 
);
defparam n103_s3.INIT=8'hCA;
  LUT3 n103_s4 (
    .F(n103_7),
    .I0(ff_cache2_data[24]),
    .I1(ff_cache3_data[24]),
    .I2(ff_priority[0]) 
);
defparam n103_s4.INIT=8'hCA;
  LUT3 n104_s6 (
    .F(n104_6),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache1_data[23]),
    .I2(ff_priority[0]) 
);
defparam n104_s6.INIT=8'hCA;
  LUT3 n104_s7 (
    .F(n104_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache3_data[23]),
    .I2(ff_priority[0]) 
);
defparam n104_s7.INIT=8'hCA;
  LUT3 n105_s6 (
    .F(n105_6),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache1_data[22]),
    .I2(ff_priority[0]) 
);
defparam n105_s6.INIT=8'hCA;
  LUT3 n105_s7 (
    .F(n105_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache3_data[22]),
    .I2(ff_priority[0]) 
);
defparam n105_s7.INIT=8'hCA;
  LUT3 n106_s6 (
    .F(n106_6),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache1_data[21]),
    .I2(ff_priority[0]) 
);
defparam n106_s6.INIT=8'hCA;
  LUT3 n106_s7 (
    .F(n106_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache3_data[21]),
    .I2(ff_priority[0]) 
);
defparam n106_s7.INIT=8'hCA;
  LUT3 n107_s6 (
    .F(n107_6),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache1_data[20]),
    .I2(ff_priority[0]) 
);
defparam n107_s6.INIT=8'hCA;
  LUT3 n107_s7 (
    .F(n107_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache3_data[20]),
    .I2(ff_priority[0]) 
);
defparam n107_s7.INIT=8'hCA;
  LUT3 n108_s6 (
    .F(n108_6),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache1_data[19]),
    .I2(ff_priority[0]) 
);
defparam n108_s6.INIT=8'hCA;
  LUT3 n108_s7 (
    .F(n108_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache3_data[19]),
    .I2(ff_priority[0]) 
);
defparam n108_s7.INIT=8'hCA;
  LUT3 n109_s6 (
    .F(n109_6),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache1_data[18]),
    .I2(ff_priority[0]) 
);
defparam n109_s6.INIT=8'hCA;
  LUT3 n109_s7 (
    .F(n109_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache3_data[18]),
    .I2(ff_priority[0]) 
);
defparam n109_s7.INIT=8'hCA;
  LUT3 n110_s6 (
    .F(n110_6),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache1_data[17]),
    .I2(ff_priority[0]) 
);
defparam n110_s6.INIT=8'hCA;
  LUT3 n110_s7 (
    .F(n110_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache3_data[17]),
    .I2(ff_priority[0]) 
);
defparam n110_s7.INIT=8'hCA;
  LUT3 n111_s6 (
    .F(n111_6),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache1_data[16]),
    .I2(ff_priority[0]) 
);
defparam n111_s6.INIT=8'hCA;
  LUT3 n111_s7 (
    .F(n111_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache3_data[16]),
    .I2(ff_priority[0]) 
);
defparam n111_s7.INIT=8'hCA;
  LUT3 n112_s6 (
    .F(n112_6),
    .I0(ff_cache0_data[15]),
    .I1(ff_cache1_data[15]),
    .I2(ff_priority[0]) 
);
defparam n112_s6.INIT=8'hCA;
  LUT3 n112_s7 (
    .F(n112_7),
    .I0(ff_cache2_data[15]),
    .I1(ff_cache3_data[15]),
    .I2(ff_priority[0]) 
);
defparam n112_s7.INIT=8'hCA;
  LUT3 n113_s6 (
    .F(n113_6),
    .I0(ff_cache0_data[14]),
    .I1(ff_cache1_data[14]),
    .I2(ff_priority[0]) 
);
defparam n113_s6.INIT=8'hCA;
  LUT3 n113_s7 (
    .F(n113_7),
    .I0(ff_cache2_data[14]),
    .I1(ff_cache3_data[14]),
    .I2(ff_priority[0]) 
);
defparam n113_s7.INIT=8'hCA;
  LUT3 n114_s3 (
    .F(n114_6),
    .I0(ff_cache0_data[13]),
    .I1(ff_cache1_data[13]),
    .I2(ff_priority[0]) 
);
defparam n114_s3.INIT=8'hCA;
  LUT3 n114_s4 (
    .F(n114_7),
    .I0(ff_cache2_data[13]),
    .I1(ff_cache3_data[13]),
    .I2(ff_priority[0]) 
);
defparam n114_s4.INIT=8'hCA;
  LUT3 n115_s6 (
    .F(n115_6),
    .I0(ff_cache0_data[12]),
    .I1(ff_cache1_data[12]),
    .I2(ff_priority[0]) 
);
defparam n115_s6.INIT=8'hCA;
  LUT3 n115_s7 (
    .F(n115_7),
    .I0(ff_cache2_data[12]),
    .I1(ff_cache3_data[12]),
    .I2(ff_priority[0]) 
);
defparam n115_s7.INIT=8'hCA;
  LUT3 n116_s6 (
    .F(n116_6),
    .I0(ff_cache0_data[11]),
    .I1(ff_cache1_data[11]),
    .I2(ff_priority[0]) 
);
defparam n116_s6.INIT=8'hCA;
  LUT3 n116_s7 (
    .F(n116_7),
    .I0(ff_cache2_data[11]),
    .I1(ff_cache3_data[11]),
    .I2(ff_priority[0]) 
);
defparam n116_s7.INIT=8'hCA;
  LUT3 n117_s6 (
    .F(n117_6),
    .I0(ff_cache0_data[10]),
    .I1(ff_cache1_data[10]),
    .I2(ff_priority[0]) 
);
defparam n117_s6.INIT=8'hCA;
  LUT3 n117_s7 (
    .F(n117_7),
    .I0(ff_cache2_data[10]),
    .I1(ff_cache3_data[10]),
    .I2(ff_priority[0]) 
);
defparam n117_s7.INIT=8'hCA;
  LUT3 n118_s6 (
    .F(n118_6),
    .I0(ff_cache0_data[9]),
    .I1(ff_cache1_data[9]),
    .I2(ff_priority[0]) 
);
defparam n118_s6.INIT=8'hCA;
  LUT3 n118_s7 (
    .F(n118_7),
    .I0(ff_cache2_data[9]),
    .I1(ff_cache3_data[9]),
    .I2(ff_priority[0]) 
);
defparam n118_s7.INIT=8'hCA;
  LUT3 n119_s6 (
    .F(n119_6),
    .I0(ff_cache0_data[8]),
    .I1(ff_cache1_data[8]),
    .I2(ff_priority[0]) 
);
defparam n119_s6.INIT=8'hCA;
  LUT3 n119_s7 (
    .F(n119_7),
    .I0(ff_cache2_data[8]),
    .I1(ff_cache3_data[8]),
    .I2(ff_priority[0]) 
);
defparam n119_s7.INIT=8'hCA;
  LUT3 n120_s6 (
    .F(n120_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache1_data[7]),
    .I2(ff_priority[0]) 
);
defparam n120_s6.INIT=8'hCA;
  LUT3 n120_s7 (
    .F(n120_7),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache3_data[7]),
    .I2(ff_priority[0]) 
);
defparam n120_s7.INIT=8'hCA;
  LUT3 n121_s3 (
    .F(n121_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache1_data[6]),
    .I2(ff_priority[0]) 
);
defparam n121_s3.INIT=8'hCA;
  LUT3 n121_s4 (
    .F(n121_7),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache3_data[6]),
    .I2(ff_priority[0]) 
);
defparam n121_s4.INIT=8'hCA;
  LUT3 n122_s6 (
    .F(n122_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache1_data[5]),
    .I2(ff_priority[0]) 
);
defparam n122_s6.INIT=8'hCA;
  LUT3 n122_s7 (
    .F(n122_7),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache3_data[5]),
    .I2(ff_priority[0]) 
);
defparam n122_s7.INIT=8'hCA;
  LUT3 n123_s6 (
    .F(n123_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache1_data[4]),
    .I2(ff_priority[0]) 
);
defparam n123_s6.INIT=8'hCA;
  LUT3 n123_s7 (
    .F(n123_7),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache3_data[4]),
    .I2(ff_priority[0]) 
);
defparam n123_s7.INIT=8'hCA;
  LUT3 n124_s6 (
    .F(n124_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache1_data[3]),
    .I2(ff_priority[0]) 
);
defparam n124_s6.INIT=8'hCA;
  LUT3 n124_s7 (
    .F(n124_7),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache3_data[3]),
    .I2(ff_priority[0]) 
);
defparam n124_s7.INIT=8'hCA;
  LUT3 n125_s6 (
    .F(n125_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache1_data[2]),
    .I2(ff_priority[0]) 
);
defparam n125_s6.INIT=8'hCA;
  LUT3 n125_s7 (
    .F(n125_7),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache3_data[2]),
    .I2(ff_priority[0]) 
);
defparam n125_s7.INIT=8'hCA;
  LUT3 n126_s6 (
    .F(n126_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache1_data[1]),
    .I2(ff_priority[0]) 
);
defparam n126_s6.INIT=8'hCA;
  LUT3 n126_s7 (
    .F(n126_7),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache3_data[1]),
    .I2(ff_priority[0]) 
);
defparam n126_s7.INIT=8'hCA;
  LUT3 n127_s6 (
    .F(n127_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache1_data[0]),
    .I2(ff_priority[0]) 
);
defparam n127_s6.INIT=8'hCA;
  LUT3 n127_s7 (
    .F(n127_7),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache3_data[0]),
    .I2(ff_priority[0]) 
);
defparam n127_s7.INIT=8'hCA;
  LUT3 n466_s6 (
    .F(n466_6),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n466_s6.INIT=8'hCA;
  LUT3 n466_s7 (
    .F(n466_7),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n466_s7.INIT=8'hCA;
  LUT3 n469_s6 (
    .F(n469_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache0_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n469_s6.INIT=8'hCA;
  LUT3 n469_s7 (
    .F(n469_7),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache0_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n469_s7.INIT=8'hCA;
  LUT3 n470_s6 (
    .F(n470_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache0_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n470_s6.INIT=8'hCA;
  LUT3 n470_s7 (
    .F(n470_7),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache0_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n470_s7.INIT=8'hCA;
  LUT3 n471_s6 (
    .F(n471_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache0_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n471_s6.INIT=8'hCA;
  LUT3 n471_s7 (
    .F(n471_7),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache0_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n471_s7.INIT=8'hCA;
  LUT3 n472_s6 (
    .F(n472_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache0_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n472_s6.INIT=8'hCA;
  LUT3 n472_s7 (
    .F(n472_7),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache0_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n472_s7.INIT=8'hCA;
  LUT3 n473_s6 (
    .F(n473_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache0_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n473_s6.INIT=8'hCA;
  LUT3 n473_s7 (
    .F(n473_7),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache0_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n473_s7.INIT=8'hCA;
  LUT3 n474_s6 (
    .F(n474_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache0_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n474_s6.INIT=8'hCA;
  LUT3 n474_s7 (
    .F(n474_7),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache0_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n474_s7.INIT=8'hCA;
  LUT3 n475_s6 (
    .F(n475_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache0_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n475_s6.INIT=8'hCA;
  LUT3 n475_s7 (
    .F(n475_7),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache0_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n475_s7.INIT=8'hCA;
  LUT3 n476_s6 (
    .F(n476_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache0_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n476_s6.INIT=8'hCA;
  LUT3 n476_s7 (
    .F(n476_7),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache0_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n476_s7.INIT=8'hCA;
  LUT3 n508_s6 (
    .F(n508_6),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n508_s6.INIT=8'hCA;
  LUT3 n508_s7 (
    .F(n508_7),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache1_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n508_s7.INIT=8'hCA;
  LUT3 n511_s6 (
    .F(n511_6),
    .I0(ff_cache1_data[7]),
    .I1(ff_cache1_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n511_s6.INIT=8'hCA;
  LUT3 n511_s7 (
    .F(n511_7),
    .I0(ff_cache1_data[23]),
    .I1(ff_cache1_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n511_s7.INIT=8'hCA;
  LUT3 n512_s6 (
    .F(n512_6),
    .I0(ff_cache1_data[6]),
    .I1(ff_cache1_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n512_s6.INIT=8'hCA;
  LUT3 n512_s7 (
    .F(n512_7),
    .I0(ff_cache1_data[22]),
    .I1(ff_cache1_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n512_s7.INIT=8'hCA;
  LUT3 n513_s6 (
    .F(n513_6),
    .I0(ff_cache1_data[5]),
    .I1(ff_cache1_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n513_s6.INIT=8'hCA;
  LUT3 n513_s7 (
    .F(n513_7),
    .I0(ff_cache1_data[21]),
    .I1(ff_cache1_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n513_s7.INIT=8'hCA;
  LUT3 n514_s6 (
    .F(n514_6),
    .I0(ff_cache1_data[4]),
    .I1(ff_cache1_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n514_s6.INIT=8'hCA;
  LUT3 n514_s7 (
    .F(n514_7),
    .I0(ff_cache1_data[20]),
    .I1(ff_cache1_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n514_s7.INIT=8'hCA;
  LUT3 n515_s6 (
    .F(n515_6),
    .I0(ff_cache1_data[3]),
    .I1(ff_cache1_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n515_s6.INIT=8'hCA;
  LUT3 n515_s7 (
    .F(n515_7),
    .I0(ff_cache1_data[19]),
    .I1(ff_cache1_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n515_s7.INIT=8'hCA;
  LUT3 n516_s6 (
    .F(n516_6),
    .I0(ff_cache1_data[2]),
    .I1(ff_cache1_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n516_s6.INIT=8'hCA;
  LUT3 n516_s7 (
    .F(n516_7),
    .I0(ff_cache1_data[18]),
    .I1(ff_cache1_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n516_s7.INIT=8'hCA;
  LUT3 n517_s6 (
    .F(n517_6),
    .I0(ff_cache1_data[1]),
    .I1(ff_cache1_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n517_s6.INIT=8'hCA;
  LUT3 n517_s7 (
    .F(n517_7),
    .I0(ff_cache1_data[17]),
    .I1(ff_cache1_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n517_s7.INIT=8'hCA;
  LUT3 n518_s6 (
    .F(n518_6),
    .I0(ff_cache1_data[0]),
    .I1(ff_cache1_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n518_s6.INIT=8'hCA;
  LUT3 n518_s7 (
    .F(n518_7),
    .I0(ff_cache1_data[16]),
    .I1(ff_cache1_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n518_s7.INIT=8'hCA;
  LUT3 n550_s6 (
    .F(n550_6),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n550_s6.INIT=8'hCA;
  LUT3 n550_s7 (
    .F(n550_7),
    .I0(ff_cache2_data_mask[2]),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n550_s7.INIT=8'hCA;
  LUT3 n1210_s3 (
    .F(n553_6),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache2_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s3.INIT=8'hCA;
  LUT3 n1210_s4 (
    .F(n553_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache2_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s4.INIT=8'hCA;
  LUT3 n1211_s3 (
    .F(n554_6),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache2_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s3.INIT=8'hCA;
  LUT3 n1211_s4 (
    .F(n554_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache2_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s4.INIT=8'hCA;
  LUT3 n1212_s3 (
    .F(n555_6),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache2_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s3.INIT=8'hCA;
  LUT3 n1212_s4 (
    .F(n555_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache2_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s4.INIT=8'hCA;
  LUT3 n1213_s3 (
    .F(n556_6),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache2_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s3.INIT=8'hCA;
  LUT3 n1213_s4 (
    .F(n556_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache2_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s4.INIT=8'hCA;
  LUT3 n1214_s3 (
    .F(n557_6),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache2_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s3.INIT=8'hCA;
  LUT3 n1214_s4 (
    .F(n557_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache2_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s4.INIT=8'hCA;
  LUT3 n1215_s3 (
    .F(n558_6),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache2_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s3.INIT=8'hCA;
  LUT3 n1215_s4 (
    .F(n558_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache2_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s4.INIT=8'hCA;
  LUT3 n1216_s3 (
    .F(n559_6),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache2_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s3.INIT=8'hCA;
  LUT3 n1216_s4 (
    .F(n559_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache2_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s4.INIT=8'hCA;
  LUT3 n1217_s3 (
    .F(n560_6),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache2_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s3.INIT=8'hCA;
  LUT3 n1217_s4 (
    .F(n560_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache2_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s4.INIT=8'hCA;
  LUT3 n592_s3 (
    .F(n592_6),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n592_s3.INIT=8'hCA;
  LUT3 n592_s4 (
    .F(n592_7),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache3_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n592_s4.INIT=8'hCA;
  LUT3 n1210_s5 (
    .F(n595_6),
    .I0(ff_cache3_data[7]),
    .I1(ff_cache3_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s5.INIT=8'hCA;
  LUT3 n1210_s6 (
    .F(n595_7),
    .I0(ff_cache3_data[23]),
    .I1(ff_cache3_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s6.INIT=8'hCA;
  LUT3 n1211_s5 (
    .F(n596_6),
    .I0(ff_cache3_data[6]),
    .I1(ff_cache3_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s5.INIT=8'hCA;
  LUT3 n1211_s6 (
    .F(n596_7),
    .I0(ff_cache3_data[22]),
    .I1(ff_cache3_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s6.INIT=8'hCA;
  LUT3 n1212_s5 (
    .F(n597_6),
    .I0(ff_cache3_data[5]),
    .I1(ff_cache3_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s5.INIT=8'hCA;
  LUT3 n1212_s6 (
    .F(n597_7),
    .I0(ff_cache3_data[21]),
    .I1(ff_cache3_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s6.INIT=8'hCA;
  LUT3 n1213_s5 (
    .F(n598_6),
    .I0(ff_cache3_data[4]),
    .I1(ff_cache3_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s5.INIT=8'hCA;
  LUT3 n1213_s6 (
    .F(n598_7),
    .I0(ff_cache3_data[20]),
    .I1(ff_cache3_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s6.INIT=8'hCA;
  LUT3 n1214_s5 (
    .F(n599_6),
    .I0(ff_cache3_data[3]),
    .I1(ff_cache3_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s5.INIT=8'hCA;
  LUT3 n1214_s6 (
    .F(n599_7),
    .I0(ff_cache3_data[19]),
    .I1(ff_cache3_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s6.INIT=8'hCA;
  LUT3 n1215_s5 (
    .F(n600_6),
    .I0(ff_cache3_data[2]),
    .I1(ff_cache3_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s5.INIT=8'hCA;
  LUT3 n1215_s6 (
    .F(n600_7),
    .I0(ff_cache3_data[18]),
    .I1(ff_cache3_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s6.INIT=8'hCA;
  LUT3 n1216_s5 (
    .F(n601_6),
    .I0(ff_cache3_data[1]),
    .I1(ff_cache3_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s5.INIT=8'hCA;
  LUT3 n1216_s6 (
    .F(n601_7),
    .I0(ff_cache3_data[17]),
    .I1(ff_cache3_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s6.INIT=8'hCA;
  LUT3 n1217_s5 (
    .F(n602_6),
    .I0(ff_cache3_data[0]),
    .I1(ff_cache3_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s5.INIT=8'hCA;
  LUT3 n1217_s6 (
    .F(n602_7),
    .I0(ff_cache3_data[16]),
    .I1(ff_cache3_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s6.INIT=8'hCA;
  LUT3 n4780_s6 (
    .F(n4780_6),
    .I0(w_command_vram_rdata[7]),
    .I1(w_command_vram_rdata[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4780_s6.INIT=8'hCA;
  LUT3 n4780_s7 (
    .F(n4780_7),
    .I0(w_command_vram_rdata[23]),
    .I1(w_command_vram_rdata[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4780_s7.INIT=8'hCA;
  LUT3 n4781_s6 (
    .F(n4781_6),
    .I0(w_command_vram_rdata[6]),
    .I1(w_command_vram_rdata[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4781_s6.INIT=8'hCA;
  LUT3 n4781_s7 (
    .F(n4781_7),
    .I0(w_command_vram_rdata[22]),
    .I1(w_command_vram_rdata[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4781_s7.INIT=8'hCA;
  LUT3 n4782_s6 (
    .F(n4782_6),
    .I0(w_command_vram_rdata[5]),
    .I1(w_command_vram_rdata[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4782_s6.INIT=8'hCA;
  LUT3 n4782_s7 (
    .F(n4782_7),
    .I0(w_command_vram_rdata[21]),
    .I1(w_command_vram_rdata[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4782_s7.INIT=8'hCA;
  LUT3 n4783_s6 (
    .F(n4783_6),
    .I0(w_command_vram_rdata[4]),
    .I1(w_command_vram_rdata[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4783_s6.INIT=8'hCA;
  LUT3 n4783_s7 (
    .F(n4783_7),
    .I0(w_command_vram_rdata[20]),
    .I1(w_command_vram_rdata[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4783_s7.INIT=8'hCA;
  LUT3 n4784_s6 (
    .F(n4784_6),
    .I0(w_command_vram_rdata[3]),
    .I1(w_command_vram_rdata[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4784_s6.INIT=8'hCA;
  LUT3 n4784_s7 (
    .F(n4784_7),
    .I0(w_command_vram_rdata[19]),
    .I1(w_command_vram_rdata[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4784_s7.INIT=8'hCA;
  LUT3 n4785_s6 (
    .F(n4785_6),
    .I0(w_command_vram_rdata[2]),
    .I1(w_command_vram_rdata[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4785_s6.INIT=8'hCA;
  LUT3 n4785_s7 (
    .F(n4785_7),
    .I0(w_command_vram_rdata[18]),
    .I1(w_command_vram_rdata[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4785_s7.INIT=8'hCA;
  LUT3 n4786_s6 (
    .F(n4786_6),
    .I0(w_command_vram_rdata[1]),
    .I1(w_command_vram_rdata[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4786_s6.INIT=8'hCA;
  LUT3 n4786_s7 (
    .F(n4786_7),
    .I0(w_command_vram_rdata[17]),
    .I1(w_command_vram_rdata[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4786_s7.INIT=8'hCA;
  LUT3 n4787_s6 (
    .F(n4787_6),
    .I0(w_command_vram_rdata[0]),
    .I1(w_command_vram_rdata[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4787_s6.INIT=8'hCA;
  LUT3 n4787_s7 (
    .F(n4787_7),
    .I0(w_command_vram_rdata[16]),
    .I1(w_command_vram_rdata[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4787_s7.INIT=8'hCA;
  LUT2 w_cache2_hit_s0 (
    .F(w_cache2_hit),
    .I0(n52_3),
    .I1(ff_cache2_data_en) 
);
defparam w_cache2_hit_s0.INIT=4'h4;
  LUT3 n5084_s2 (
    .F(n5084_5),
    .I0(ff_cache_vram_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5284_7) 
);
defparam n5084_s2.INIT=8'hCA;
  LUT3 n5085_s1 (
    .F(n5085_4),
    .I0(ff_cache_vram_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5284_7) 
);
defparam n5085_s1.INIT=8'hCA;
  LUT3 n5086_s1 (
    .F(n5086_4),
    .I0(ff_cache_vram_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5284_7) 
);
defparam n5086_s1.INIT=8'hCA;
  LUT3 n5087_s1 (
    .F(n5087_4),
    .I0(ff_cache_vram_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5284_7) 
);
defparam n5087_s1.INIT=8'hCA;
  LUT3 n5088_s1 (
    .F(n5088_4),
    .I0(ff_cache_vram_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5284_7) 
);
defparam n5088_s1.INIT=8'hCA;
  LUT3 n5089_s1 (
    .F(n5089_4),
    .I0(ff_cache_vram_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5284_7) 
);
defparam n5089_s1.INIT=8'hCA;
  LUT3 n5090_s1 (
    .F(n5090_4),
    .I0(ff_cache_vram_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5284_7) 
);
defparam n5090_s1.INIT=8'hCA;
  LUT3 n5091_s1 (
    .F(n5091_4),
    .I0(ff_cache_vram_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5284_7) 
);
defparam n5091_s1.INIT=8'hCA;
  LUT3 n5092_s1 (
    .F(n5092_4),
    .I0(ff_cache_vram_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5284_7) 
);
defparam n5092_s1.INIT=8'hCA;
  LUT3 n5093_s1 (
    .F(n5093_4),
    .I0(ff_cache_vram_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5284_7) 
);
defparam n5093_s1.INIT=8'hCA;
  LUT3 n5094_s1 (
    .F(n5094_4),
    .I0(ff_cache_vram_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5284_7) 
);
defparam n5094_s1.INIT=8'hCA;
  LUT3 n5095_s1 (
    .F(n5095_4),
    .I0(ff_cache_vram_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5284_7) 
);
defparam n5095_s1.INIT=8'hCA;
  LUT3 n5096_s1 (
    .F(n5096_4),
    .I0(ff_cache_vram_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5284_7) 
);
defparam n5096_s1.INIT=8'hCA;
  LUT3 n5097_s1 (
    .F(n5097_4),
    .I0(ff_cache_vram_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5284_7) 
);
defparam n5097_s1.INIT=8'hCA;
  LUT3 n5098_s1 (
    .F(n5098_4),
    .I0(ff_cache_vram_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5284_7) 
);
defparam n5098_s1.INIT=8'hCA;
  LUT3 n5156_s2 (
    .F(n5156_5),
    .I0(ff_cache_vram_wdata[7]),
    .I1(w_command_vram_rdata[31]),
    .I2(n5284_7) 
);
defparam n5156_s2.INIT=8'hCA;
  LUT3 n5157_s1 (
    .F(n5157_4),
    .I0(ff_cache_vram_wdata[6]),
    .I1(w_command_vram_rdata[30]),
    .I2(n5284_7) 
);
defparam n5157_s1.INIT=8'hCA;
  LUT3 n5158_s1 (
    .F(n5158_4),
    .I0(ff_cache_vram_wdata[5]),
    .I1(w_command_vram_rdata[29]),
    .I2(n5284_7) 
);
defparam n5158_s1.INIT=8'hCA;
  LUT3 n5159_s1 (
    .F(n5159_4),
    .I0(ff_cache_vram_wdata[4]),
    .I1(w_command_vram_rdata[28]),
    .I2(n5284_7) 
);
defparam n5159_s1.INIT=8'hCA;
  LUT3 n5160_s1 (
    .F(n5160_4),
    .I0(ff_cache_vram_wdata[3]),
    .I1(w_command_vram_rdata[27]),
    .I2(n5284_7) 
);
defparam n5160_s1.INIT=8'hCA;
  LUT3 n5161_s1 (
    .F(n5161_4),
    .I0(ff_cache_vram_wdata[2]),
    .I1(w_command_vram_rdata[26]),
    .I2(n5284_7) 
);
defparam n5161_s1.INIT=8'hCA;
  LUT3 n5162_s1 (
    .F(n5162_4),
    .I0(ff_cache_vram_wdata[1]),
    .I1(w_command_vram_rdata[25]),
    .I2(n5284_7) 
);
defparam n5162_s1.INIT=8'hCA;
  LUT3 n5163_s1 (
    .F(n5163_4),
    .I0(ff_cache_vram_wdata[0]),
    .I1(w_command_vram_rdata[24]),
    .I2(n5284_7) 
);
defparam n5163_s1.INIT=8'hCA;
  LUT3 n5164_s2 (
    .F(n5164_5),
    .I0(w_command_vram_rdata[23]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5284_7) 
);
defparam n5164_s2.INIT=8'hAC;
  LUT3 n5165_s1 (
    .F(n5165_4),
    .I0(w_command_vram_rdata[22]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5284_7) 
);
defparam n5165_s1.INIT=8'hAC;
  LUT3 n5166_s1 (
    .F(n5166_4),
    .I0(w_command_vram_rdata[21]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5284_7) 
);
defparam n5166_s1.INIT=8'hAC;
  LUT3 n5167_s1 (
    .F(n5167_4),
    .I0(w_command_vram_rdata[20]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5284_7) 
);
defparam n5167_s1.INIT=8'hAC;
  LUT3 n5168_s1 (
    .F(n5168_4),
    .I0(w_command_vram_rdata[19]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5284_7) 
);
defparam n5168_s1.INIT=8'hAC;
  LUT3 n5169_s1 (
    .F(n5169_4),
    .I0(w_command_vram_rdata[18]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5284_7) 
);
defparam n5169_s1.INIT=8'hAC;
  LUT3 n5170_s1 (
    .F(n5170_4),
    .I0(w_command_vram_rdata[17]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5284_7) 
);
defparam n5170_s1.INIT=8'hAC;
  LUT3 n5171_s1 (
    .F(n5171_4),
    .I0(w_command_vram_rdata[16]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5284_7) 
);
defparam n5171_s1.INIT=8'hAC;
  LUT3 n5172_s2 (
    .F(n5172_5),
    .I0(w_command_vram_rdata[15]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5284_7) 
);
defparam n5172_s2.INIT=8'hAC;
  LUT3 n5173_s1 (
    .F(n5173_4),
    .I0(w_command_vram_rdata[14]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5284_7) 
);
defparam n5173_s1.INIT=8'hAC;
  LUT3 n5174_s1 (
    .F(n5174_4),
    .I0(w_command_vram_rdata[13]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5284_7) 
);
defparam n5174_s1.INIT=8'hAC;
  LUT3 n5175_s1 (
    .F(n5175_4),
    .I0(w_command_vram_rdata[12]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5284_7) 
);
defparam n5175_s1.INIT=8'hAC;
  LUT3 n5176_s1 (
    .F(n5176_4),
    .I0(w_command_vram_rdata[11]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5284_7) 
);
defparam n5176_s1.INIT=8'hAC;
  LUT3 n5177_s1 (
    .F(n5177_4),
    .I0(w_command_vram_rdata[10]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5284_7) 
);
defparam n5177_s1.INIT=8'hAC;
  LUT3 n5178_s1 (
    .F(n5178_4),
    .I0(w_command_vram_rdata[9]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5284_7) 
);
defparam n5178_s1.INIT=8'hAC;
  LUT3 n5179_s1 (
    .F(n5179_4),
    .I0(w_command_vram_rdata[8]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5284_7) 
);
defparam n5179_s1.INIT=8'hAC;
  LUT3 n5180_s2 (
    .F(n5180_5),
    .I0(w_command_vram_rdata[7]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5284_7) 
);
defparam n5180_s2.INIT=8'hAC;
  LUT3 n5181_s1 (
    .F(n5181_4),
    .I0(w_command_vram_rdata[6]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5284_7) 
);
defparam n5181_s1.INIT=8'hAC;
  LUT3 n5182_s1 (
    .F(n5182_4),
    .I0(w_command_vram_rdata[5]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5284_7) 
);
defparam n5182_s1.INIT=8'hAC;
  LUT3 n5183_s1 (
    .F(n5183_4),
    .I0(w_command_vram_rdata[4]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5284_7) 
);
defparam n5183_s1.INIT=8'hAC;
  LUT3 n5184_s1 (
    .F(n5184_4),
    .I0(w_command_vram_rdata[3]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5284_7) 
);
defparam n5184_s1.INIT=8'hAC;
  LUT3 n5185_s1 (
    .F(n5185_4),
    .I0(w_command_vram_rdata[2]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5284_7) 
);
defparam n5185_s1.INIT=8'hAC;
  LUT3 n5186_s1 (
    .F(n5186_4),
    .I0(w_command_vram_rdata[1]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5284_7) 
);
defparam n5186_s1.INIT=8'hAC;
  LUT3 n5187_s1 (
    .F(n5187_4),
    .I0(w_command_vram_rdata[0]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5284_7) 
);
defparam n5187_s1.INIT=8'hAC;
  LUT3 n5851_s6 (
    .F(n5851_9),
    .I0(n5851_10),
    .I1(n5851_11),
    .I2(n5851_20) 
);
defparam n5851_s6.INIT=8'h3A;
  LUT3 n5852_s6 (
    .F(n5852_9),
    .I0(n5852_10),
    .I1(n5852_21),
    .I2(n5852_12) 
);
defparam n5852_s6.INIT=8'h70;
  LUT3 n5853_s6 (
    .F(n5853_9),
    .I0(n5853_10),
    .I1(n5853_11),
    .I2(n5853_12) 
);
defparam n5853_s6.INIT=8'h07;
  LUT3 n5854_s6 (
    .F(n5854_9),
    .I0(n5854_10),
    .I1(n5854_11),
    .I2(n5851_20) 
);
defparam n5854_s6.INIT=8'h3A;
  LUT3 n5855_s6 (
    .F(n5855_9),
    .I0(n5855_10),
    .I1(n5855_11),
    .I2(n5851_20) 
);
defparam n5855_s6.INIT=8'h3A;
  LUT3 n5856_s6 (
    .F(n5856_9),
    .I0(n5856_10),
    .I1(n5856_11),
    .I2(n5851_20) 
);
defparam n5856_s6.INIT=8'h3A;
  LUT4 n5857_s6 (
    .F(n5857_9),
    .I0(n5857_10),
    .I1(n5857_11),
    .I2(n5857_12),
    .I3(n5857_13) 
);
defparam n5857_s6.INIT=16'h004F;
  LUT3 n5858_s6 (
    .F(n5858_9),
    .I0(n5858_10),
    .I1(n5858_11),
    .I2(n5851_20) 
);
defparam n5858_s6.INIT=8'h3A;
  LUT4 n5859_s6 (
    .F(n5859_9),
    .I0(n5859_10),
    .I1(n5857_11),
    .I2(n5859_11),
    .I3(n5859_12) 
);
defparam n5859_s6.INIT=16'h004F;
  LUT3 n5860_s6 (
    .F(n5860_9),
    .I0(n5860_10),
    .I1(n5860_11),
    .I2(n5851_20) 
);
defparam n5860_s6.INIT=8'h3A;
  LUT3 n5861_s6 (
    .F(n5861_9),
    .I0(n5861_10),
    .I1(n5861_11),
    .I2(n5851_20) 
);
defparam n5861_s6.INIT=8'h3A;
  LUT4 n5862_s6 (
    .F(n5862_9),
    .I0(n5862_10),
    .I1(n5857_11),
    .I2(n5862_11),
    .I3(n5862_12) 
);
defparam n5862_s6.INIT=16'h004F;
  LUT4 n5863_s6 (
    .F(n5863_9),
    .I0(n5863_10),
    .I1(n5857_11),
    .I2(n5863_11),
    .I3(n5863_12) 
);
defparam n5863_s6.INIT=16'h004F;
  LUT3 n5864_s6 (
    .F(n5864_9),
    .I0(n5864_10),
    .I1(n5864_11),
    .I2(n5851_20) 
);
defparam n5864_s6.INIT=8'h3A;
  LUT3 n5865_s6 (
    .F(n5865_9),
    .I0(n5865_10),
    .I1(n5865_11),
    .I2(n5851_20) 
);
defparam n5865_s6.INIT=8'h3A;
  LUT4 n5866_s1 (
    .F(n5866_4),
    .I0(n5866_28),
    .I1(n96_9),
    .I2(n5866_6),
    .I3(n5866_7) 
);
defparam n5866_s1.INIT=16'h000D;
  LUT4 n5867_s1 (
    .F(n5867_4),
    .I0(n5866_28),
    .I1(n97_9),
    .I2(n5867_5),
    .I3(n5867_6) 
);
defparam n5867_s1.INIT=16'h000D;
  LUT4 n5868_s1 (
    .F(n5868_4),
    .I0(n5868_5),
    .I1(n5868_6),
    .I2(n98_9),
    .I3(n5866_28) 
);
defparam n5868_s1.INIT=16'hF011;
  LUT4 n5869_s1 (
    .F(n5869_4),
    .I0(n5869_5),
    .I1(n5869_6),
    .I2(n5869_7),
    .I3(n5869_27) 
);
defparam n5869_s1.INIT=16'h000B;
  LUT4 n5870_s1 (
    .F(n5870_4),
    .I0(n5870_5),
    .I1(n100_9),
    .I2(n5870_6),
    .I3(n5870_7) 
);
defparam n5870_s1.INIT=16'h0C05;
  LUT4 n5871_s1 (
    .F(n5871_4),
    .I0(n5871_5),
    .I1(n5871_6),
    .I2(n101_9),
    .I3(n5870_7) 
);
defparam n5871_s1.INIT=16'hF011;
  LUT4 n5872_s1 (
    .F(n5872_4),
    .I0(n5872_21),
    .I1(n5872_6),
    .I2(n5851_20),
    .I3(n5872_7) 
);
defparam n5872_s1.INIT=16'h7770;
  LUT4 n5873_s1 (
    .F(n5873_4),
    .I0(n5873_19),
    .I1(n5873_6),
    .I2(n5873_7),
    .I3(n5873_33) 
);
defparam n5873_s1.INIT=16'h000D;
  LUT4 n5874_s1 (
    .F(n5874_4),
    .I0(n5866_28),
    .I1(n104_9),
    .I2(n5874_5),
    .I3(n5874_6) 
);
defparam n5874_s1.INIT=16'h000D;
  LUT3 n5875_s1 (
    .F(n5875_4),
    .I0(n5866_28),
    .I1(n105_9),
    .I2(n5875_5) 
);
defparam n5875_s1.INIT=8'hD8;
  LUT4 n5876_s1 (
    .F(n5876_4),
    .I0(n5876_5),
    .I1(n106_9),
    .I2(n5876_6),
    .I3(n5866_28) 
);
defparam n5876_s1.INIT=16'h0C05;
  LUT4 n5877_s1 (
    .F(n5877_4),
    .I0(n5877_5),
    .I1(n5877_6),
    .I2(n107_9),
    .I3(n5866_28) 
);
defparam n5877_s1.INIT=16'hF011;
  LUT4 n5878_s1 (
    .F(n5878_4),
    .I0(n5866_28),
    .I1(n108_9),
    .I2(n5878_5),
    .I3(n5878_6) 
);
defparam n5878_s1.INIT=16'h000D;
  LUT4 n5879_s1 (
    .F(n5879_4),
    .I0(n5879_5),
    .I1(n109_9),
    .I2(n5879_6),
    .I3(n5866_28) 
);
defparam n5879_s1.INIT=16'h0C05;
  LUT3 n5880_s1 (
    .F(n5880_4),
    .I0(n5880_5),
    .I1(n5880_19),
    .I2(n5880_7) 
);
defparam n5880_s1.INIT=8'h70;
  LUT4 n5881_s1 (
    .F(n5881_4),
    .I0(n5866_28),
    .I1(n111_9),
    .I2(n5881_5),
    .I3(n5881_6) 
);
defparam n5881_s1.INIT=16'h000D;
  LUT4 n5882_s1 (
    .F(n5882_4),
    .I0(n5866_28),
    .I1(n112_9),
    .I2(n5882_5),
    .I3(n5882_6) 
);
defparam n5882_s1.INIT=16'h000D;
  LUT4 n5883_s1 (
    .F(n5883_4),
    .I0(n5883_5),
    .I1(n113_9),
    .I2(n5883_6),
    .I3(n5866_28) 
);
defparam n5883_s1.INIT=16'h0C05;
  LUT4 n5884_s1 (
    .F(n5884_4),
    .I0(n5884_24),
    .I1(n5884_6),
    .I2(n5851_20),
    .I3(n5884_7) 
);
defparam n5884_s1.INIT=16'h00F1;
  LUT4 n5885_s1 (
    .F(n5885_4),
    .I0(n5866_28),
    .I1(n115_9),
    .I2(n5885_5),
    .I3(n5885_6) 
);
defparam n5885_s1.INIT=16'h000D;
  LUT4 n5886_s1 (
    .F(n5886_4),
    .I0(n5886_5),
    .I1(n5886_6),
    .I2(n116_9),
    .I3(n5866_28) 
);
defparam n5886_s1.INIT=16'hF011;
  LUT4 n5887_s1 (
    .F(n5887_4),
    .I0(n5866_28),
    .I1(n117_9),
    .I2(n5887_5),
    .I3(n5887_6) 
);
defparam n5887_s1.INIT=16'h000D;
  LUT3 n5888_s1 (
    .F(n5888_4),
    .I0(n5888_5),
    .I1(n5888_6),
    .I2(n5851_20) 
);
defparam n5888_s1.INIT=8'h3A;
  LUT4 n5889_s1 (
    .F(n5889_4),
    .I0(n5866_28),
    .I1(n119_9),
    .I2(n5889_5),
    .I3(n5889_6) 
);
defparam n5889_s1.INIT=16'h000D;
  LUT4 n5890_s1 (
    .F(n5890_4),
    .I0(n5890_17),
    .I1(n5890_6),
    .I2(n5880_19),
    .I3(n5890_7) 
);
defparam n5890_s1.INIT=16'hEF00;
  LUT4 n5891_s1 (
    .F(n5891_4),
    .I0(n5891_28),
    .I1(n5891_6),
    .I2(n5891_7),
    .I3(n5851_20) 
);
defparam n5891_s1.INIT=16'h0FEE;
  LUT4 n5892_s1 (
    .F(n5892_4),
    .I0(n5866_28),
    .I1(n122_9),
    .I2(n5892_5),
    .I3(n5892_6) 
);
defparam n5892_s1.INIT=16'h000D;
  LUT4 n5893_s1 (
    .F(n5893_4),
    .I0(n5893_5),
    .I1(n123_9),
    .I2(n5893_6),
    .I3(n5870_7) 
);
defparam n5893_s1.INIT=16'h0C05;
  LUT4 n5894_s1 (
    .F(n5894_4),
    .I0(n5894_21),
    .I1(n5894_6),
    .I2(n5851_20),
    .I3(n5894_7) 
);
defparam n5894_s1.INIT=16'h7077;
  LUT3 n5895_s1 (
    .F(n5895_4),
    .I0(n5895_5),
    .I1(n125_9),
    .I2(n5866_28) 
);
defparam n5895_s1.INIT=8'hCA;
  LUT4 n5896_s1 (
    .F(n5896_4),
    .I0(n5896_5),
    .I1(n126_9),
    .I2(n5896_6),
    .I3(n5866_28) 
);
defparam n5896_s1.INIT=16'h0C05;
  LUT4 n5897_s1 (
    .F(n5897_4),
    .I0(n5897_5),
    .I1(n5897_6),
    .I2(n127_9),
    .I3(n5866_28) 
);
defparam n5897_s1.INIT=16'hF011;
  LUT4 n5898_s6 (
    .F(n5898_9),
    .I0(n5898_10),
    .I1(n5898_11),
    .I2(n5866_28),
    .I3(n5898_12) 
);
defparam n5898_s6.INIT=16'h001F;
  LUT4 n5899_s6 (
    .F(n5899_9),
    .I0(n5899_10),
    .I1(n5899_11),
    .I2(n5866_28),
    .I3(n5899_12) 
);
defparam n5899_s6.INIT=16'h001F;
  LUT4 n5901_s6 (
    .F(n5901_9),
    .I0(n5901_10),
    .I1(n5901_11),
    .I2(n5866_28),
    .I3(n5901_12) 
);
defparam n5901_s6.INIT=16'h001F;
  LUT3 ff_cache0_already_read_s4 (
    .F(ff_cache0_already_read_8),
    .I0(ff_cache0_already_read_9),
    .I1(ff_cache0_already_read_15),
    .I2(ff_cache0_already_read_19) 
);
defparam ff_cache0_already_read_s4.INIT=8'hE0;
  LUT4 ff_cache1_already_read_s4 (
    .F(ff_cache1_already_read_8),
    .I0(ff_cache1_already_read_9),
    .I1(ff_cache1_already_read_10),
    .I2(n5284_7),
    .I3(ff_cache1_already_read_11) 
);
defparam ff_cache1_already_read_s4.INIT=16'hF800;
  LUT2 ff_cache2_already_read_s4 (
    .F(ff_cache2_already_read_8),
    .I0(ff_cache2_already_read_9),
    .I1(ff_cache2_already_read_17) 
);
defparam ff_cache2_already_read_s4.INIT=4'h4;
  LUT2 ff_cache3_already_read_s5 (
    .F(ff_cache3_already_read_9),
    .I0(ff_cache0_already_read_19),
    .I1(ff_cache3_already_read_10) 
);
defparam ff_cache3_already_read_s5.INIT=4'h8;
  LUT4 ff_flush_state_2_s3 (
    .F(ff_flush_state_1_7),
    .I0(n5870_7),
    .I1(ff_flush_state_2_9),
    .I2(w_command_vram_valid),
    .I3(ff_flush_state_2_10) 
);
defparam ff_flush_state_2_s3.INIT=16'h01FF;
  LUT4 n6693_s3 (
    .F(n6694_7),
    .I0(n6693_11),
    .I1(n6693_30),
    .I2(n6693_26),
    .I3(ff_start) 
);
defparam n6693_s3.INIT=16'hFF40;
  LUT4 ff_vram_wdata_31_s4 (
    .F(ff_vram_wdata_31_7),
    .I0(ff_vram_wdata_31_8),
    .I1(n5852_21),
    .I2(w_command_vram_valid),
    .I3(ff_flush_state_2_10) 
);
defparam ff_vram_wdata_31_s4.INIT=16'h0B00;
  LUT4 ff_cache0_address_15_s5 (
    .F(ff_cache0_address_15_10),
    .I0(n5284_7),
    .I1(ff_cache0_address_15_11),
    .I2(ff_cache0_already_read_15),
    .I3(ff_cache0_already_read_19) 
);
defparam ff_cache0_address_15_s5.INIT=16'hF400;
  LUT4 ff_cache0_data_31_s5 (
    .F(ff_cache0_data_31_10),
    .I0(ff_cache0_data_31_11),
    .I1(ff_cache0_data_31_15),
    .I2(ff_cache0_data_31_17),
    .I3(ff_cache0_already_read_19) 
);
defparam ff_cache0_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_23_s5 (
    .F(ff_cache0_data_23_10),
    .I0(ff_cache0_data_31_11),
    .I1(ff_cache0_data_23_14),
    .I2(ff_cache0_data_23_16),
    .I3(ff_cache0_already_read_19) 
);
defparam ff_cache0_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_15_s5 (
    .F(ff_cache0_data_15_10),
    .I0(ff_cache0_data_31_11),
    .I1(ff_cache0_data_15_14),
    .I2(ff_cache0_data_15_16),
    .I3(ff_cache0_already_read_19) 
);
defparam ff_cache0_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_7_s5 (
    .F(ff_cache0_data_7_10),
    .I0(ff_cache0_data_31_11),
    .I1(ff_cache0_data_7_14),
    .I2(ff_cache0_data_7_16),
    .I3(ff_cache0_already_read_19) 
);
defparam ff_cache0_data_7_s5.INIT=16'hF800;
  LUT3 ff_cache1_address_16_s5 (
    .F(ff_cache1_address_16_10),
    .I0(ff_cache1_address_16_11),
    .I1(n5284_7),
    .I2(ff_cache1_already_read_11) 
);
defparam ff_cache1_address_16_s5.INIT=8'hD0;
  LUT2 ff_cache1_data_31_s5 (
    .F(ff_cache1_data_31_10),
    .I0(ff_cache1_data_31_11),
    .I1(ff_cache1_data_31_12) 
);
defparam ff_cache1_data_31_s5.INIT=4'h4;
  LUT2 ff_cache1_data_23_s5 (
    .F(ff_cache1_data_23_10),
    .I0(ff_cache1_data_23_11),
    .I1(ff_cache1_data_31_12) 
);
defparam ff_cache1_data_23_s5.INIT=4'h4;
  LUT2 ff_cache1_data_15_s5 (
    .F(ff_cache1_data_15_10),
    .I0(ff_cache1_data_15_11),
    .I1(ff_cache1_data_31_12) 
);
defparam ff_cache1_data_15_s5.INIT=4'h4;
  LUT2 ff_cache1_data_7_s5 (
    .F(ff_cache1_data_7_10),
    .I0(ff_cache1_data_7_11),
    .I1(ff_cache1_data_31_12) 
);
defparam ff_cache1_data_7_s5.INIT=4'h4;
  LUT3 ff_cache2_address_16_s5 (
    .F(ff_cache2_address_16_10),
    .I0(ff_cache2_address_16_11),
    .I1(ff_cache2_address_16_16),
    .I2(ff_cache0_already_read_19) 
);
defparam ff_cache2_address_16_s5.INIT=8'hE0;
  LUT2 ff_cache2_data_31_s5 (
    .F(ff_cache2_data_31_10),
    .I0(ff_cache2_data_31_11),
    .I1(ff_cache2_already_read_17) 
);
defparam ff_cache2_data_31_s5.INIT=4'h4;
  LUT2 ff_cache2_data_23_s5 (
    .F(ff_cache2_data_23_10),
    .I0(ff_cache2_data_23_11),
    .I1(ff_cache2_already_read_17) 
);
defparam ff_cache2_data_23_s5.INIT=4'h4;
  LUT2 ff_cache2_data_15_s5 (
    .F(ff_cache2_data_15_10),
    .I0(ff_cache2_data_15_11),
    .I1(ff_cache2_already_read_17) 
);
defparam ff_cache2_data_15_s5.INIT=4'h4;
  LUT2 ff_cache2_data_7_s5 (
    .F(ff_cache2_data_7_10),
    .I0(ff_cache2_data_7_11),
    .I1(ff_cache2_already_read_17) 
);
defparam ff_cache2_data_7_s5.INIT=4'h4;
  LUT3 ff_cache3_address_16_s5 (
    .F(ff_cache3_address_16_10),
    .I0(ff_cache3_address_16_11),
    .I1(ff_cache3_address_16_16),
    .I2(ff_cache0_already_read_19) 
);
defparam ff_cache3_address_16_s5.INIT=8'hE0;
  LUT2 ff_cache3_data_31_s5 (
    .F(ff_cache3_data_31_10),
    .I0(ff_cache3_data_31_11),
    .I1(ff_cache3_data_31_12) 
);
defparam ff_cache3_data_31_s5.INIT=4'h4;
  LUT2 ff_cache3_data_23_s5 (
    .F(ff_cache3_data_23_10),
    .I0(ff_cache3_data_23_11),
    .I1(ff_cache3_data_31_12) 
);
defparam ff_cache3_data_23_s5.INIT=4'h4;
  LUT2 ff_cache3_data_15_s5 (
    .F(ff_cache3_data_15_10),
    .I0(ff_cache3_data_15_11),
    .I1(ff_cache3_data_31_12) 
);
defparam ff_cache3_data_15_s5.INIT=4'h4;
  LUT2 ff_cache3_data_7_s5 (
    .F(ff_cache3_data_7_10),
    .I0(ff_cache3_data_7_11),
    .I1(ff_cache3_data_31_12) 
);
defparam ff_cache3_data_7_s5.INIT=4'h4;
  LUT4 ff_cache0_data_en_s3 (
    .F(ff_cache0_data_en_8),
    .I0(ff_cache0_data_en_12),
    .I1(ff_cache0_data_en_10),
    .I2(n6693_30),
    .I3(ff_start) 
);
defparam ff_cache0_data_en_s3.INIT=16'hFF10;
  LUT4 ff_cache1_data_en_s3 (
    .F(ff_cache1_data_en_8),
    .I0(ff_cache1_data_en_9),
    .I1(n6693_30),
    .I2(ff_cache1_data_en_10),
    .I3(ff_start) 
);
defparam ff_cache1_data_en_s3.INIT=16'hFF40;
  LUT3 ff_cache2_data_en_s3 (
    .F(ff_cache2_data_en_8),
    .I0(ff_cache2_data_en_9),
    .I1(ff_cache2_data_en_10),
    .I2(ff_start) 
);
defparam ff_cache2_data_en_s3.INIT=8'hF4;
  LUT4 ff_cache3_data_en_s3 (
    .F(ff_cache3_data_en_8),
    .I0(ff_cache3_already_read_10),
    .I1(ff_flush_state_2_9),
    .I2(ff_cache3_data_en_9),
    .I3(ff_start) 
);
defparam ff_cache3_data_en_s3.INIT=16'hFFB0;
  LUT4 ff_busy_s3 (
    .F(ff_busy_8),
    .I0(w_command_vram_valid),
    .I1(ff_busy_9),
    .I2(n5852_21),
    .I3(ff_flush_state_2_10) 
);
defparam ff_busy_s3.INIT=16'h10FF;
  LUT4 ff_cache0_data_mask_2_s6 (
    .F(ff_cache0_data_mask_2_11),
    .I0(ff_cache0_data_mask_2_12),
    .I1(ff_cache0_data_mask_2_13),
    .I2(ff_cache0_data_mask_2_19),
    .I3(ff_cache0_data_mask_2_21) 
);
defparam ff_cache0_data_mask_2_s6.INIT=16'h1F00;
  LUT4 ff_cache0_data_mask_1_s5 (
    .F(ff_cache0_data_mask_1_10),
    .I0(ff_cache0_data_mask_2_12),
    .I1(ff_cache0_data_mask_1_11),
    .I2(ff_cache0_data_mask_2_19),
    .I3(ff_cache0_data_mask_2_21) 
);
defparam ff_cache0_data_mask_1_s5.INIT=16'h1F00;
  LUT4 ff_cache0_data_mask_0_s5 (
    .F(ff_cache0_data_mask_0_10),
    .I0(ff_cache0_data_mask_2_12),
    .I1(ff_cache0_data_mask_0_11),
    .I2(ff_cache0_data_mask_2_19),
    .I3(ff_cache0_data_mask_2_21) 
);
defparam ff_cache0_data_mask_0_s5.INIT=16'h1F00;
  LUT4 ff_cache0_data_mask_3_s5 (
    .F(ff_cache0_data_mask_3_10),
    .I0(ff_cache0_data_mask_2_12),
    .I1(ff_cache0_data_mask_3_11),
    .I2(ff_cache0_data_mask_2_19),
    .I3(ff_cache0_data_mask_2_21) 
);
defparam ff_cache0_data_mask_3_s5.INIT=16'h1F00;
  LUT4 ff_vram_valid_s4 (
    .F(ff_vram_valid_7),
    .I0(ff_vram_valid_8),
    .I1(ff_vram_valid_9),
    .I2(ff_cache_flush_start),
    .I3(ff_start) 
);
defparam ff_vram_valid_s4.INIT=16'hFF0E;
  LUT4 ff_cache1_data_mask_3_s7 (
    .F(ff_cache1_data_mask_3_12),
    .I0(ff_cache1_data_mask_3_13),
    .I1(n1350_4),
    .I2(ff_cache1_data_mask_3_14),
    .I3(ff_cache1_data_mask_3_15) 
);
defparam ff_cache1_data_mask_3_s7.INIT=16'h8F00;
  LUT4 ff_cache1_data_mask_2_s6 (
    .F(ff_cache1_data_mask_2_11),
    .I0(ff_cache1_data_mask_2_12),
    .I1(n1350_4),
    .I2(ff_cache1_data_mask_3_14),
    .I3(ff_cache1_data_mask_3_15) 
);
defparam ff_cache1_data_mask_2_s6.INIT=16'h8F00;
  LUT4 ff_cache1_data_mask_1_s6 (
    .F(ff_cache1_data_mask_1_11),
    .I0(ff_cache1_data_mask_1_12),
    .I1(n1350_4),
    .I2(ff_cache1_data_mask_3_14),
    .I3(ff_cache1_data_mask_3_15) 
);
defparam ff_cache1_data_mask_1_s6.INIT=16'h8F00;
  LUT4 ff_cache1_data_mask_0_s6 (
    .F(ff_cache1_data_mask_0_11),
    .I0(ff_cache1_data_mask_0_12),
    .I1(n1350_4),
    .I2(ff_cache1_data_mask_3_14),
    .I3(ff_cache1_data_mask_3_15) 
);
defparam ff_cache1_data_mask_0_s6.INIT=16'h8F00;
  LUT2 ff_cache2_data_mask_3_s7 (
    .F(ff_cache2_data_mask_3_12),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_3_14) 
);
defparam ff_cache2_data_mask_3_s7.INIT=4'h4;
  LUT2 ff_cache2_data_mask_2_s6 (
    .F(ff_cache2_data_mask_2_11),
    .I0(ff_cache2_data_mask_2_12),
    .I1(ff_cache2_data_mask_3_14) 
);
defparam ff_cache2_data_mask_2_s6.INIT=4'h4;
  LUT2 ff_cache2_data_mask_1_s6 (
    .F(ff_cache2_data_mask_1_11),
    .I0(ff_cache2_data_mask_1_12),
    .I1(ff_cache2_data_mask_3_14) 
);
defparam ff_cache2_data_mask_1_s6.INIT=4'h4;
  LUT2 ff_cache2_data_mask_0_s6 (
    .F(ff_cache2_data_mask_0_11),
    .I0(ff_cache2_data_mask_0_12),
    .I1(ff_cache2_data_mask_3_14) 
);
defparam ff_cache2_data_mask_0_s6.INIT=4'h4;
  LUT4 n6411_s3 (
    .F(n6411_8),
    .I0(ff_cache_flush_start),
    .I1(n6411_9),
    .I2(n6411_12),
    .I3(ff_start) 
);
defparam n6411_s3.INIT=16'h00FE;
  LUT3 n6409_s5 (
    .F(n6409_10),
    .I0(n6409_11),
    .I1(ff_cache_flush_start),
    .I2(ff_start) 
);
defparam n6409_s5.INIT=8'h0E;
  LUT4 n6697_s4 (
    .F(n6697_9),
    .I0(w_cache_vram_rdata_en),
    .I1(n5284_7),
    .I2(ff_cache_flush_start),
    .I3(ff_start) 
);
defparam n6697_s4.INIT=16'h00F1;
  LUT4 n6695_s6 (
    .F(n6695_11),
    .I0(n6695_12),
    .I1(n5870_7),
    .I2(ff_start),
    .I3(w_command_vram_valid) 
);
defparam n6695_s6.INIT=16'h000E;
  LUT4 n6694_s3 (
    .F(n6694_9),
    .I0(n6694_13),
    .I1(ff_priority[0]),
    .I2(ff_start),
    .I3(n6694_15) 
);
defparam n6694_s3.INIT=16'h0A03;
  LUT4 n6693_s4 (
    .F(n6693_10),
    .I0(n6693_14),
    .I1(n6693_28),
    .I2(ff_start),
    .I3(n6694_15) 
);
defparam n6693_s4.INIT=16'h0C0A;
  LUT4 n5850_s4 (
    .F(n5850_9),
    .I0(n5850_10),
    .I1(n5870_7),
    .I2(ff_flush_state_2_9),
    .I3(n5850_11) 
);
defparam n5850_s4.INIT=16'h01B1;
  LUT4 w_cache_flush_end_s (
    .F(w_cache_flush_end),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_valid),
    .I3(ff_flush_state[0]) 
);
defparam w_cache_flush_end_s.INIT=16'h0100;
  LUT3 n5284_s2 (
    .F(n5284_7),
    .I0(ff_busy),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid) 
);
defparam n5284_s2.INIT=8'hEF;
  LUT3 n5015_s7 (
    .F(n5015_8),
    .I0(n469_9),
    .I1(n4780_9),
    .I2(n5284_7) 
);
defparam n5015_s7.INIT=8'hCA;
  LUT3 n5016_s5 (
    .F(n5016_7),
    .I0(n470_9),
    .I1(n4781_9),
    .I2(n5284_7) 
);
defparam n5016_s5.INIT=8'hCA;
  LUT3 n5017_s5 (
    .F(n5017_7),
    .I0(n471_9),
    .I1(n4782_9),
    .I2(n5284_7) 
);
defparam n5017_s5.INIT=8'hCA;
  LUT3 n5018_s5 (
    .F(n5018_7),
    .I0(n472_9),
    .I1(n4783_9),
    .I2(n5284_7) 
);
defparam n5018_s5.INIT=8'hCA;
  LUT3 n5019_s5 (
    .F(n5019_7),
    .I0(n473_9),
    .I1(n4784_9),
    .I2(n5284_7) 
);
defparam n5019_s5.INIT=8'hCA;
  LUT3 n5020_s5 (
    .F(n5020_7),
    .I0(n474_9),
    .I1(n4785_9),
    .I2(n5284_7) 
);
defparam n5020_s5.INIT=8'hCA;
  LUT3 n5021_s5 (
    .F(n5021_7),
    .I0(n475_9),
    .I1(n4786_9),
    .I2(n5284_7) 
);
defparam n5021_s5.INIT=8'hCA;
  LUT3 n5022_s6 (
    .F(n5022_7),
    .I0(n476_9),
    .I1(n4787_9),
    .I2(n5284_7) 
);
defparam n5022_s6.INIT=8'hCA;
  LUT2 n1350_s1 (
    .F(n1350_4),
    .I0(n35_3),
    .I1(ff_cache1_data_en) 
);
defparam n1350_s1.INIT=4'h4;
  LUT3 n5851_s7 (
    .F(n5851_10),
    .I0(n81_9),
    .I1(ff_cache_vram_address[16]),
    .I2(n5850_11) 
);
defparam n5851_s7.INIT=8'hCA;
  LUT4 n5851_s8 (
    .F(n5851_11),
    .I0(n5851_13),
    .I1(ff_cache2_address[16]),
    .I2(n5851_14),
    .I3(n5851_15) 
);
defparam n5851_s8.INIT=16'h7000;
  LUT4 n5852_s7 (
    .F(n5852_10),
    .I0(ff_cache_vram_address[15]),
    .I1(n82_9),
    .I2(ff_cache_vram_write),
    .I3(n5852_13) 
);
defparam n5852_s7.INIT=16'h3335;
  LUT4 n5852_s9 (
    .F(n5852_12),
    .I0(n5852_14),
    .I1(n5852_15),
    .I2(n82_9),
    .I3(n5870_7) 
);
defparam n5852_s9.INIT=16'hB0BB;
  LUT4 n5853_s7 (
    .F(n5853_10),
    .I0(n5853_13),
    .I1(w_command_vram_address[14]),
    .I2(n5853_14),
    .I3(n5853_15) 
);
defparam n5853_s7.INIT=16'h00F1;
  LUT4 n5853_s8 (
    .F(n5853_11),
    .I0(n5870_7),
    .I1(n5853_16),
    .I2(n5853_17),
    .I3(n5853_18) 
);
defparam n5853_s8.INIT=16'h0001;
  LUT4 n5853_s9 (
    .F(n5853_12),
    .I0(n83_9),
    .I1(ff_cache_vram_address[14]),
    .I2(n5851_20),
    .I3(n5850_11) 
);
defparam n5853_s9.INIT=16'h0305;
  LUT3 n5854_s7 (
    .F(n5854_10),
    .I0(n84_9),
    .I1(ff_cache_vram_address[13]),
    .I2(n5850_11) 
);
defparam n5854_s7.INIT=8'hCA;
  LUT4 n5854_s8 (
    .F(n5854_11),
    .I0(n5854_12),
    .I1(w_command_vram_address[13]),
    .I2(n5854_13),
    .I3(n5854_14) 
);
defparam n5854_s8.INIT=16'h0B00;
  LUT3 n5855_s7 (
    .F(n5855_10),
    .I0(n85_9),
    .I1(ff_cache_vram_address[12]),
    .I2(n5850_11) 
);
defparam n5855_s7.INIT=8'hCA;
  LUT4 n5855_s8 (
    .F(n5855_11),
    .I0(n5855_12),
    .I1(ff_cache3_address[12]),
    .I2(n5855_13),
    .I3(n5855_14) 
);
defparam n5855_s8.INIT=16'h7000;
  LUT3 n5856_s7 (
    .F(n5856_10),
    .I0(n86_9),
    .I1(ff_cache_vram_address[11]),
    .I2(n5850_11) 
);
defparam n5856_s7.INIT=8'hCA;
  LUT4 n5856_s8 (
    .F(n5856_11),
    .I0(n5855_12),
    .I1(ff_cache3_address[11]),
    .I2(n5856_12),
    .I3(n5856_13) 
);
defparam n5856_s8.INIT=16'h7000;
  LUT4 n5857_s7 (
    .F(n5857_10),
    .I0(ff_cache1_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5853_13),
    .I3(n5857_20) 
);
defparam n5857_s7.INIT=16'h0503;
  LUT3 n5857_s8 (
    .F(n5857_11),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam n5857_s8.INIT=8'hD3;
  LUT3 n5857_s9 (
    .F(n5857_12),
    .I0(n5854_12),
    .I1(w_command_vram_address[10]),
    .I2(n5857_15) 
);
defparam n5857_s9.INIT=8'hB0;
  LUT4 n5857_s10 (
    .F(n5857_13),
    .I0(n87_9),
    .I1(ff_cache_vram_address[10]),
    .I2(n5851_20),
    .I3(n5850_11) 
);
defparam n5857_s10.INIT=16'h0305;
  LUT3 n5858_s7 (
    .F(n5858_10),
    .I0(n88_9),
    .I1(ff_cache_vram_address[9]),
    .I2(n5850_11) 
);
defparam n5858_s7.INIT=8'hCA;
  LUT4 n5858_s8 (
    .F(n5858_11),
    .I0(n5851_13),
    .I1(ff_cache2_address[9]),
    .I2(n5858_12),
    .I3(n5858_13) 
);
defparam n5858_s8.INIT=16'h7000;
  LUT4 n5859_s7 (
    .F(n5859_10),
    .I0(ff_cache1_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5853_13),
    .I3(n5857_20) 
);
defparam n5859_s7.INIT=16'h0503;
  LUT4 n5859_s8 (
    .F(n5859_11),
    .I0(n5854_12),
    .I1(w_command_vram_address[8]),
    .I2(n5859_13),
    .I3(n5859_16) 
);
defparam n5859_s8.INIT=16'hB000;
  LUT4 n5859_s9 (
    .F(n5859_12),
    .I0(n89_9),
    .I1(ff_cache_vram_address[8]),
    .I2(n5851_20),
    .I3(n5850_11) 
);
defparam n5859_s9.INIT=16'h0305;
  LUT3 n5860_s7 (
    .F(n5860_10),
    .I0(n90_9),
    .I1(ff_cache_vram_address[7]),
    .I2(n5850_11) 
);
defparam n5860_s7.INIT=8'hCA;
  LUT4 n5860_s8 (
    .F(n5860_11),
    .I0(n5855_12),
    .I1(ff_cache3_address[7]),
    .I2(n5860_12),
    .I3(n5860_13) 
);
defparam n5860_s8.INIT=16'h7000;
  LUT3 n5861_s7 (
    .F(n5861_10),
    .I0(n91_9),
    .I1(ff_cache_vram_address[6]),
    .I2(n5850_11) 
);
defparam n5861_s7.INIT=8'hCA;
  LUT4 n5861_s8 (
    .F(n5861_11),
    .I0(n5855_12),
    .I1(ff_cache3_address[6]),
    .I2(n5861_12),
    .I3(n5861_13) 
);
defparam n5861_s8.INIT=16'h7000;
  LUT4 n5862_s7 (
    .F(n5862_10),
    .I0(ff_cache1_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5853_13),
    .I3(n5857_20) 
);
defparam n5862_s7.INIT=16'h0503;
  LUT4 n5862_s8 (
    .F(n5862_11),
    .I0(n5854_12),
    .I1(w_command_vram_address[5]),
    .I2(n5862_13),
    .I3(n5862_16) 
);
defparam n5862_s8.INIT=16'hB000;
  LUT4 n5862_s9 (
    .F(n5862_12),
    .I0(n92_9),
    .I1(ff_cache_vram_address[5]),
    .I2(n5851_20),
    .I3(n5850_11) 
);
defparam n5862_s9.INIT=16'h0305;
  LUT4 n5863_s7 (
    .F(n5863_10),
    .I0(ff_cache1_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5853_13),
    .I3(n5857_20) 
);
defparam n5863_s7.INIT=16'h0503;
  LUT4 n5863_s8 (
    .F(n5863_11),
    .I0(n5854_12),
    .I1(w_command_vram_address[4]),
    .I2(n5863_13),
    .I3(n5863_16) 
);
defparam n5863_s8.INIT=16'hB000;
  LUT4 n5863_s9 (
    .F(n5863_12),
    .I0(n93_9),
    .I1(ff_cache_vram_address[4]),
    .I2(n5851_20),
    .I3(n5850_11) 
);
defparam n5863_s9.INIT=16'h0305;
  LUT3 n5864_s7 (
    .F(n5864_10),
    .I0(n94_9),
    .I1(ff_cache_vram_address[3]),
    .I2(n5850_11) 
);
defparam n5864_s7.INIT=8'hCA;
  LUT4 n5864_s8 (
    .F(n5864_11),
    .I0(n5854_12),
    .I1(w_command_vram_address[3]),
    .I2(n5864_12),
    .I3(n5864_13) 
);
defparam n5864_s8.INIT=16'h0B00;
  LUT3 n5865_s7 (
    .F(n5865_10),
    .I0(n95_9),
    .I1(ff_cache_vram_address[2]),
    .I2(n5850_11) 
);
defparam n5865_s7.INIT=8'hCA;
  LUT4 n5865_s8 (
    .F(n5865_11),
    .I0(n5855_12),
    .I1(ff_cache3_address[2]),
    .I2(n5865_12),
    .I3(n5865_13) 
);
defparam n5865_s8.INIT=16'h7000;
  LUT4 n5866_s3 (
    .F(n5866_6),
    .I0(n5866_26),
    .I1(n5866_20),
    .I2(n5866_11),
    .I3(n5880_19) 
);
defparam n5866_s3.INIT=16'h5C00;
  LUT4 n5866_s4 (
    .F(n5866_7),
    .I0(n5866_12),
    .I1(n6188_8),
    .I2(n5866_13),
    .I3(n5866_14) 
);
defparam n5866_s4.INIT=16'h7000;
  LUT4 n5867_s2 (
    .F(n5867_5),
    .I0(n5867_7),
    .I1(n5867_8),
    .I2(ff_priority[0]),
    .I3(n5880_19) 
);
defparam n5867_s2.INIT=16'h3A00;
  LUT4 n5867_s3 (
    .F(n5867_6),
    .I0(n5867_9),
    .I1(n5857_11),
    .I2(n5867_10),
    .I3(n5867_19) 
);
defparam n5867_s3.INIT=16'hB000;
  LUT4 n5868_s2 (
    .F(n5868_5),
    .I0(n5868_7),
    .I1(n5857_11),
    .I2(n5868_26),
    .I3(n5868_9) 
);
defparam n5868_s2.INIT=16'h0B00;
  LUT4 n5868_s3 (
    .F(n5868_6),
    .I0(n5868_10),
    .I1(n5868_11),
    .I2(ff_priority[0]),
    .I3(n5868_18) 
);
defparam n5868_s3.INIT=16'h3A00;
  LUT4 n5869_s2 (
    .F(n5869_5),
    .I0(ff_flush_state[1]),
    .I1(n5869_25),
    .I2(ff_flush_state[2]),
    .I3(n5869_10) 
);
defparam n5869_s2.INIT=16'h4F00;
  LUT4 n5869_s3 (
    .F(n5869_6),
    .I0(n5869_11),
    .I1(n6409_11),
    .I2(n5870_7),
    .I3(n5869_12) 
);
defparam n5869_s3.INIT=16'h0700;
  LUT4 n5869_s4 (
    .F(n5869_7),
    .I0(n5869_21),
    .I1(n5869_23),
    .I2(n5869_15),
    .I3(n5880_19) 
);
defparam n5869_s4.INIT=16'h3A00;
  LUT4 n5870_s2 (
    .F(n5870_5),
    .I0(n5870_8),
    .I1(n6411_9),
    .I2(n5870_9),
    .I3(n5870_10) 
);
defparam n5870_s2.INIT=16'h7000;
  LUT4 n5870_s3 (
    .F(n5870_6),
    .I0(n5870_11),
    .I1(n100_9),
    .I2(ff_cache_vram_write),
    .I3(n5852_21) 
);
defparam n5870_s3.INIT=16'h3500;
  LUT2 n5870_s4 (
    .F(n5870_7),
    .I0(ff_busy),
    .I1(w_command_vram_write) 
);
defparam n5870_s4.INIT=4'h8;
  LUT4 n5871_s2 (
    .F(n5871_5),
    .I0(n5871_23),
    .I1(n6409_11),
    .I2(n5871_19),
    .I3(n5871_9) 
);
defparam n5871_s2.INIT=16'h0700;
  LUT4 n5871_s3 (
    .F(n5871_6),
    .I0(ff_cache_vram_write),
    .I1(n5871_10),
    .I2(n5871_11),
    .I3(n5871_12) 
);
defparam n5871_s3.INIT=16'hBF00;
  LUT4 n5872_s3 (
    .F(n5872_6),
    .I0(n5872_23),
    .I1(n6188_8),
    .I2(n5872_17),
    .I3(n5872_11) 
);
defparam n5872_s3.INIT=16'h0700;
  LUT4 n5872_s4 (
    .F(n5872_7),
    .I0(n5872_12),
    .I1(n5872_13),
    .I2(n102_9),
    .I3(n5866_24) 
);
defparam n5872_s4.INIT=16'hEEF0;
  LUT4 n5873_s3 (
    .F(n5873_6),
    .I0(ff_priority[1]),
    .I1(n5873_23),
    .I2(ff_priority[0]),
    .I3(n5873_11) 
);
defparam n5873_s3.INIT=16'hF400;
  LUT3 n5873_s4 (
    .F(n5873_7),
    .I0(n5873_12),
    .I1(n5873_13),
    .I2(n5873_25) 
);
defparam n5873_s4.INIT=8'h80;
  LUT4 n5874_s2 (
    .F(n5874_5),
    .I0(n5874_7),
    .I1(n5874_8),
    .I2(n5874_9),
    .I3(n5880_19) 
);
defparam n5874_s2.INIT=16'h5C00;
  LUT4 n5874_s3 (
    .F(n5874_6),
    .I0(n5874_10),
    .I1(ff_flush_state[1]),
    .I2(n5870_7),
    .I3(n5874_11) 
);
defparam n5874_s3.INIT=16'h0D00;
  LUT4 n5875_s2 (
    .F(n5875_5),
    .I0(n5875_6),
    .I1(n5875_18),
    .I2(n5875_8),
    .I3(n5875_9) 
);
defparam n5875_s2.INIT=16'h00EF;
  LUT4 n5876_s2 (
    .F(n5876_5),
    .I0(n5876_19),
    .I1(n6188_8),
    .I2(n5876_8),
    .I3(n5876_9) 
);
defparam n5876_s2.INIT=16'h7000;
  LUT4 n5876_s3 (
    .F(n5876_6),
    .I0(n5876_10),
    .I1(n5876_11),
    .I2(n5876_12),
    .I3(n5880_19) 
);
defparam n5876_s3.INIT=16'hA300;
  LUT3 n5877_s2 (
    .F(n5877_5),
    .I0(n5877_7),
    .I1(n5877_8),
    .I2(n5868_18) 
);
defparam n5877_s2.INIT=8'h10;
  LUT4 n5877_s3 (
    .F(n5877_6),
    .I0(n5877_21),
    .I1(n6188_8),
    .I2(n5877_10),
    .I3(n5877_11) 
);
defparam n5877_s3.INIT=16'h7000;
  LUT3 n5878_s2 (
    .F(n5878_5),
    .I0(n5878_7),
    .I1(n5878_8),
    .I2(n5880_19) 
);
defparam n5878_s2.INIT=8'hE0;
  LUT4 n5878_s3 (
    .F(n5878_6),
    .I0(n5878_9),
    .I1(n5857_11),
    .I2(n5878_10),
    .I3(n5878_19) 
);
defparam n5878_s3.INIT=16'hB000;
  LUT4 n5879_s2 (
    .F(n5879_5),
    .I0(n5879_22),
    .I1(n6411_12),
    .I2(n5879_8),
    .I3(n5879_9) 
);
defparam n5879_s2.INIT=16'h7000;
  LUT4 n5879_s3 (
    .F(n5879_6),
    .I0(n5879_10),
    .I1(n5879_18),
    .I2(n5879_12),
    .I3(n5880_19) 
);
defparam n5879_s3.INIT=16'h3A00;
  LUT4 n5880_s2 (
    .F(n5880_5),
    .I0(n5880_27),
    .I1(n5880_25),
    .I2(ff_priority[1]),
    .I3(n5880_10) 
);
defparam n5880_s2.INIT=16'h305F;
  LUT4 n5880_s4 (
    .F(n5880_7),
    .I0(n5880_11),
    .I1(n5880_12),
    .I2(n110_9),
    .I3(n5866_28) 
);
defparam n5880_s4.INIT=16'hF077;
  LUT3 n5881_s2 (
    .F(n5881_5),
    .I0(n5881_7),
    .I1(n5881_8),
    .I2(n5880_19) 
);
defparam n5881_s2.INIT=8'hE0;
  LUT3 n5881_s3 (
    .F(n5881_6),
    .I0(n5881_9),
    .I1(n5881_10),
    .I2(n5881_22) 
);
defparam n5881_s3.INIT=8'h80;
  LUT3 n5882_s2 (
    .F(n5882_5),
    .I0(n5882_7),
    .I1(n5882_8),
    .I2(n5882_9) 
);
defparam n5882_s2.INIT=8'h80;
  LUT4 n5882_s3 (
    .F(n5882_6),
    .I0(n5882_10),
    .I1(n5882_11),
    .I2(ff_priority[1]),
    .I3(n5880_19) 
);
defparam n5882_s3.INIT=16'hCA00;
  LUT4 n5883_s2 (
    .F(n5883_5),
    .I0(n5883_26),
    .I1(n6411_9),
    .I2(n5883_8),
    .I3(n5883_9) 
);
defparam n5883_s2.INIT=16'h7000;
  LUT3 n5883_s3 (
    .F(n5883_6),
    .I0(n5883_10),
    .I1(n5883_11),
    .I2(n5883_18) 
);
defparam n5883_s3.INIT=8'hD0;
  LUT4 n5884_s3 (
    .F(n5884_6),
    .I0(n5884_8),
    .I1(n5884_9),
    .I2(n5884_10),
    .I3(n5866_24) 
);
defparam n5884_s3.INIT=16'hF400;
  LUT4 n5884_s4 (
    .F(n5884_7),
    .I0(n5884_18),
    .I1(n6409_11),
    .I2(n5884_12),
    .I3(n5884_13) 
);
defparam n5884_s4.INIT=16'h7000;
  LUT3 n5885_s2 (
    .F(n5885_5),
    .I0(n5885_7),
    .I1(n5885_8),
    .I2(n5880_19) 
);
defparam n5885_s2.INIT=8'hE0;
  LUT3 n5885_s3 (
    .F(n5885_6),
    .I0(n5885_9),
    .I1(n5885_10),
    .I2(n5885_22) 
);
defparam n5885_s3.INIT=8'h80;
  LUT4 n5886_s2 (
    .F(n5886_5),
    .I0(n5853_13),
    .I1(w_command_vram_wdata[11]),
    .I2(n5853_14),
    .I3(n5886_7) 
);
defparam n5886_s2.INIT=16'hF100;
  LUT4 n5886_s3 (
    .F(n5886_6),
    .I0(n5886_8),
    .I1(n5886_9),
    .I2(n5886_10),
    .I3(n5868_18) 
);
defparam n5886_s3.INIT=16'h0D00;
  LUT4 n5887_s2 (
    .F(n5887_5),
    .I0(n5887_7),
    .I1(n5887_8),
    .I2(n5887_18),
    .I3(n5880_19) 
);
defparam n5887_s2.INIT=16'hF400;
  LUT4 n5887_s3 (
    .F(n5887_6),
    .I0(n5887_26),
    .I1(n6411_12),
    .I2(n5887_11),
    .I3(n5887_12) 
);
defparam n5887_s3.INIT=16'h7000;
  LUT4 n5888_s2 (
    .F(n5888_5),
    .I0(n5888_17),
    .I1(n5888_8),
    .I2(n118_9),
    .I3(n5866_24) 
);
defparam n5888_s2.INIT=16'hEEF0;
  LUT4 n5888_s3 (
    .F(n5888_6),
    .I0(n5853_14),
    .I1(w_command_vram_wdata[9]),
    .I2(n5888_9),
    .I3(n5888_10) 
);
defparam n5888_s3.INIT=16'hB000;
  LUT4 n5889_s2 (
    .F(n5889_5),
    .I0(n5889_7),
    .I1(n5889_17),
    .I2(n5879_12),
    .I3(n5880_19) 
);
defparam n5889_s2.INIT=16'h3A00;
  LUT4 n5889_s3 (
    .F(n5889_6),
    .I0(n5889_19),
    .I1(n6411_12),
    .I2(n5889_10),
    .I3(n5889_11) 
);
defparam n5889_s3.INIT=16'h7000;
  LUT3 n5890_s3 (
    .F(n5890_6),
    .I0(n5890_9),
    .I1(ff_priority[1]),
    .I2(n5890_10) 
);
defparam n5890_s3.INIT=8'h0B;
  LUT4 n5890_s4 (
    .F(n5890_7),
    .I0(n5890_11),
    .I1(n5890_12),
    .I2(n120_9),
    .I3(n5866_28) 
);
defparam n5890_s4.INIT=16'h7077;
  LUT4 n5891_s3 (
    .F(n5891_6),
    .I0(n5891_8),
    .I1(n5891_9),
    .I2(n5891_18),
    .I3(n5866_24) 
);
defparam n5891_s3.INIT=16'h0D00;
  LUT4 n5891_s4 (
    .F(n5891_7),
    .I0(n5853_14),
    .I1(w_command_vram_wdata[6]),
    .I2(n5891_11),
    .I3(n5891_12) 
);
defparam n5891_s4.INIT=16'hB000;
  LUT3 n5892_s2 (
    .F(n5892_5),
    .I0(n5892_7),
    .I1(n5892_8),
    .I2(n5880_19) 
);
defparam n5892_s2.INIT=8'h70;
  LUT4 n5892_s3 (
    .F(n5892_6),
    .I0(n5892_19),
    .I1(n6188_8),
    .I2(n5892_10),
    .I3(n5892_11) 
);
defparam n5892_s3.INIT=16'h7000;
  LUT4 n5893_s2 (
    .F(n5893_5),
    .I0(n5893_17),
    .I1(n6411_9),
    .I2(n5893_8),
    .I3(n5893_9) 
);
defparam n5893_s2.INIT=16'h0700;
  LUT4 n5893_s3 (
    .F(n5893_6),
    .I0(n5893_10),
    .I1(n123_9),
    .I2(ff_cache_vram_write),
    .I3(n5852_21) 
);
defparam n5893_s3.INIT=16'h3A00;
  LUT4 n5894_s3 (
    .F(n5894_6),
    .I0(n5894_19),
    .I1(n6409_11),
    .I2(n5894_17),
    .I3(n5894_11) 
);
defparam n5894_s3.INIT=16'h0700;
  LUT4 n5894_s4 (
    .F(n5894_7),
    .I0(n5894_12),
    .I1(n5894_13),
    .I2(n124_9),
    .I3(n5866_24) 
);
defparam n5894_s4.INIT=16'hEE0F;
  LUT4 n5895_s2 (
    .F(n5895_5),
    .I0(n5895_6),
    .I1(n5895_7),
    .I2(n5895_8),
    .I3(n5895_17) 
);
defparam n5895_s2.INIT=16'h7077;
  LUT4 n5896_s2 (
    .F(n5896_5),
    .I0(n5896_21),
    .I1(n6411_12),
    .I2(n5896_8),
    .I3(n5896_9) 
);
defparam n5896_s2.INIT=16'h7000;
  LUT4 n5896_s3 (
    .F(n5896_6),
    .I0(n5896_10),
    .I1(n5896_17),
    .I2(n5879_12),
    .I3(n5880_19) 
);
defparam n5896_s3.INIT=16'h3A00;
  LUT3 n5897_s2 (
    .F(n5897_5),
    .I0(n5897_7),
    .I1(n5897_8),
    .I2(n5868_18) 
);
defparam n5897_s2.INIT=8'h70;
  LUT4 n5897_s3 (
    .F(n5897_6),
    .I0(n5897_23),
    .I1(n6188_8),
    .I2(n5897_17),
    .I3(n5897_11) 
);
defparam n5897_s3.INIT=16'h0700;
  LUT4 n5898_s7 (
    .F(n5898_10),
    .I0(ff_cache3_data_mask[3]),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5898_s7.INIT=16'h5300;
  LUT4 n5898_s8 (
    .F(n5898_11),
    .I0(ff_cache1_data_mask[3]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5898_s8.INIT=16'h0503;
  LUT4 n5898_s9 (
    .F(n5898_12),
    .I0(n5898_13),
    .I1(n5898_14),
    .I2(n5898_15),
    .I3(n5870_7) 
);
defparam n5898_s9.INIT=16'h00F4;
  LUT4 n5899_s7 (
    .F(n5899_10),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache2_data_mask[2]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5899_s7.INIT=16'h5300;
  LUT4 n5899_s8 (
    .F(n5899_11),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache0_data_mask[2]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5899_s8.INIT=16'h0503;
  LUT4 n5899_s9 (
    .F(n5899_12),
    .I0(n5899_13),
    .I1(n5898_14),
    .I2(n5899_14),
    .I3(n5870_7) 
);
defparam n5899_s9.INIT=16'h00F4;
  LUT4 n5900_s7 (
    .F(n5900_10),
    .I0(n5900_22),
    .I1(n5900_13),
    .I2(n5900_14),
    .I3(n5898_14) 
);
defparam n5900_s7.INIT=16'hB0BB;
  LUT3 n5900_s8 (
    .F(n5900_11),
    .I0(n5900_15),
    .I1(n5900_16),
    .I2(n5866_28) 
);
defparam n5900_s8.INIT=8'hE0;
  LUT4 n5901_s7 (
    .F(n5901_10),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache2_data_mask[0]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5901_s7.INIT=16'h5300;
  LUT4 n5901_s8 (
    .F(n5901_11),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache0_data_mask[0]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5901_s8.INIT=16'h0503;
  LUT4 n5901_s9 (
    .F(n5901_12),
    .I0(n5901_13),
    .I1(n5898_14),
    .I2(n5901_14),
    .I3(n5870_7) 
);
defparam n5901_s9.INIT=16'h00F4;
  LUT4 ff_cache0_already_read_s5 (
    .F(ff_cache0_already_read_9),
    .I0(ff_cache0_data_en),
    .I1(n5284_7),
    .I2(ff_cache_vram_write),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache0_already_read_s5.INIT=16'h1000;
  LUT4 ff_cache1_already_read_s5 (
    .F(ff_cache1_already_read_9),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(n52_3),
    .I3(ff_cache2_data_en) 
);
defparam ff_cache1_already_read_s5.INIT=16'hB0BB;
  LUT4 ff_cache1_already_read_s6 (
    .F(ff_cache1_already_read_10),
    .I0(ff_cache1_data_en),
    .I1(ff_cache0_data_en),
    .I2(ff_cache_vram_write),
    .I3(n18_3) 
);
defparam ff_cache1_already_read_s6.INIT=16'h4000;
  LUT2 ff_cache1_already_read_s7 (
    .F(ff_cache1_already_read_11),
    .I0(ff_cache1_already_read_14),
    .I1(ff_cache0_already_read_19) 
);
defparam ff_cache1_already_read_s7.INIT=4'h4;
  LUT4 ff_cache2_already_read_s5 (
    .F(ff_cache2_already_read_9),
    .I0(n5643_9),
    .I1(ff_cache2_data_en),
    .I2(ff_cache2_already_read_15),
    .I3(ff_cache2_address_16_16) 
);
defparam ff_cache2_already_read_s5.INIT=16'h00EF;
  LUT4 ff_cache3_already_read_s6 (
    .F(ff_cache3_already_read_10),
    .I0(ff_cache2_already_read_15),
    .I1(ff_cache2_data_en),
    .I2(ff_cache3_address_16_16),
    .I3(ff_cache3_already_read_13) 
);
defparam ff_cache3_already_read_s6.INIT=16'h00F8;
  LUT2 ff_cache_vram_rdata_en_s5 (
    .F(ff_cache_vram_rdata_en_8),
    .I0(n6694_15),
    .I1(ff_cache_vram_rdata_en_10) 
);
defparam ff_cache_vram_rdata_en_s5.INIT=4'h8;
  LUT3 ff_flush_state_2_s4 (
    .F(ff_flush_state_2_9),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam ff_flush_state_2_s4.INIT=8'h01;
  LUT2 ff_flush_state_2_s5 (
    .F(ff_flush_state_2_10),
    .I0(ff_start),
    .I1(ff_cache_flush_start) 
);
defparam ff_flush_state_2_s5.INIT=4'h1;
  LUT4 n6693_s5 (
    .F(n6693_11),
    .I0(n6693_16),
    .I1(n6693_17),
    .I2(n6693_18),
    .I3(ff_cache_vram_rdata_en_23) 
);
defparam n6693_s5.INIT=16'h00EF;
  LUT4 ff_vram_wdata_31_s5 (
    .F(ff_vram_wdata_31_8),
    .I0(w_cache_vram_rdata_en),
    .I1(n5284_7),
    .I2(n6693_16),
    .I3(ff_vram_wdata_31_11) 
);
defparam ff_vram_wdata_31_s5.INIT=16'h0100;
  LUT4 ff_cache0_address_15_s6 (
    .F(ff_cache0_address_15_11),
    .I0(ff_cache0_address_15_14),
    .I1(ff_vram_wdata_31_11),
    .I2(ff_cache_vram_write),
    .I3(ff_cache0_data_mask_2_12) 
);
defparam ff_cache0_address_15_s6.INIT=16'h004F;
  LUT4 ff_cache0_data_31_s6 (
    .F(ff_cache0_data_31_11),
    .I0(ff_cache0_address_15_14),
    .I1(ff_cache0_already_read_17),
    .I2(n5625_9),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache0_data_31_s6.INIT=16'hF400;
  LUT4 ff_cache1_address_16_s6 (
    .F(ff_cache1_address_16_11),
    .I0(ff_cache1_address_16_12),
    .I1(ff_cache2_already_read_12),
    .I2(ff_cache1_already_read_9),
    .I3(ff_cache1_address_16_13) 
);
defparam ff_cache1_address_16_s6.INIT=16'h00BF;
  LUT4 ff_cache1_data_31_s6 (
    .F(ff_cache1_data_31_11),
    .I0(ff_cache1_data_31_21),
    .I1(ff_cache0_data_31_15),
    .I2(ff_cache1_data_mask[3]),
    .I3(ff_cache1_data_31_17) 
);
defparam ff_cache1_data_31_s6.INIT=16'h0BBB;
  LUT2 ff_cache1_data_31_s7 (
    .F(ff_cache1_data_31_12),
    .I0(ff_cache1_data_31_19),
    .I1(ff_cache0_already_read_19) 
);
defparam ff_cache1_data_31_s7.INIT=4'h4;
  LUT4 ff_cache1_data_23_s6 (
    .F(ff_cache1_data_23_11),
    .I0(ff_cache1_data_31_21),
    .I1(ff_cache0_data_23_14),
    .I2(ff_cache1_data_mask[2]),
    .I3(ff_cache1_data_31_17) 
);
defparam ff_cache1_data_23_s6.INIT=16'h0BBB;
  LUT4 ff_cache1_data_15_s6 (
    .F(ff_cache1_data_15_11),
    .I0(ff_cache1_data_31_21),
    .I1(ff_cache0_data_15_14),
    .I2(ff_cache1_data_mask[1]),
    .I3(ff_cache1_data_31_17) 
);
defparam ff_cache1_data_15_s6.INIT=16'h0BBB;
  LUT4 ff_cache1_data_7_s6 (
    .F(ff_cache1_data_7_11),
    .I0(ff_cache1_data_31_21),
    .I1(ff_cache0_data_7_14),
    .I2(ff_cache1_data_mask[0]),
    .I3(ff_cache1_data_31_17) 
);
defparam ff_cache1_data_7_s6.INIT=16'h0BBB;
  LUT4 ff_cache2_address_16_s6 (
    .F(ff_cache2_address_16_11),
    .I0(ff_cache2_address_16_13),
    .I1(ff_cache_vram_write),
    .I2(ff_cache2_address_16_14),
    .I3(n6693_18) 
);
defparam ff_cache2_address_16_s6.INIT=16'hF800;
  LUT4 ff_cache2_data_31_s6 (
    .F(ff_cache2_data_31_11),
    .I0(ff_cache2_data_31_14),
    .I1(ff_cache0_data_31_15),
    .I2(ff_cache2_data_mask[3]),
    .I3(ff_cache2_address_16_16) 
);
defparam ff_cache2_data_31_s6.INIT=16'h0BBB;
  LUT4 ff_cache2_data_23_s6 (
    .F(ff_cache2_data_23_11),
    .I0(ff_cache2_data_31_14),
    .I1(ff_cache0_data_23_14),
    .I2(ff_cache2_data_mask[2]),
    .I3(ff_cache2_address_16_16) 
);
defparam ff_cache2_data_23_s6.INIT=16'h0BBB;
  LUT4 ff_cache2_data_15_s6 (
    .F(ff_cache2_data_15_11),
    .I0(ff_cache2_data_31_14),
    .I1(ff_cache0_data_15_14),
    .I2(ff_cache2_data_mask[1]),
    .I3(ff_cache2_address_16_16) 
);
defparam ff_cache2_data_15_s6.INIT=16'h0BBB;
  LUT4 ff_cache2_data_7_s6 (
    .F(ff_cache2_data_7_11),
    .I0(ff_cache2_data_31_14),
    .I1(ff_cache0_data_7_14),
    .I2(ff_cache2_data_mask[0]),
    .I3(ff_cache2_address_16_16) 
);
defparam ff_cache2_data_7_s6.INIT=16'h0BBB;
  LUT4 ff_cache3_address_16_s6 (
    .F(ff_cache3_address_16_11),
    .I0(ff_cache3_address_16_13),
    .I1(ff_cache_vram_write),
    .I2(ff_cache3_address_16_14),
    .I3(n6693_18) 
);
defparam ff_cache3_address_16_s6.INIT=16'hF800;
  LUT4 ff_cache3_data_31_s6 (
    .F(ff_cache3_data_31_11),
    .I0(ff_cache3_data_31_15),
    .I1(ff_cache0_data_31_15),
    .I2(ff_cache3_data_mask[3]),
    .I3(ff_cache3_address_16_16) 
);
defparam ff_cache3_data_31_s6.INIT=16'h0BBB;
  LUT4 ff_cache3_data_31_s7 (
    .F(ff_cache3_data_31_12),
    .I0(w_cache2_hit),
    .I1(ff_cache2_already_read_12),
    .I2(n5284_7),
    .I3(ff_cache0_already_read_19) 
);
defparam ff_cache3_data_31_s7.INIT=16'hF400;
  LUT4 ff_cache3_data_23_s6 (
    .F(ff_cache3_data_23_11),
    .I0(ff_cache3_data_31_15),
    .I1(ff_cache0_data_23_14),
    .I2(ff_cache3_data_mask[2]),
    .I3(ff_cache3_address_16_16) 
);
defparam ff_cache3_data_23_s6.INIT=16'h0BBB;
  LUT4 ff_cache3_data_15_s6 (
    .F(ff_cache3_data_15_11),
    .I0(ff_cache3_data_31_15),
    .I1(ff_cache0_data_15_14),
    .I2(ff_cache3_data_mask[1]),
    .I3(ff_cache3_address_16_16) 
);
defparam ff_cache3_data_15_s6.INIT=16'h0BBB;
  LUT4 ff_cache3_data_7_s6 (
    .F(ff_cache3_data_7_11),
    .I0(ff_cache3_data_31_15),
    .I1(ff_cache0_data_7_14),
    .I2(ff_cache3_data_mask[0]),
    .I3(ff_cache3_address_16_16) 
);
defparam ff_cache3_data_7_s6.INIT=16'h0BBB;
  LUT4 ff_vram_address_16_s11 (
    .F(ff_vram_address_16_15),
    .I0(w_cache_vram_rdata_en),
    .I1(n6693_16),
    .I2(n6693_18),
    .I3(n5852_21) 
);
defparam ff_vram_address_16_s11.INIT=16'hEF00;
  LUT4 ff_cache0_data_en_s5 (
    .F(ff_cache0_data_en_10),
    .I0(n5284_7),
    .I1(n6693_16),
    .I2(ff_vram_wdata_31_11),
    .I3(ff_cache0_data_mask_2_19) 
);
defparam ff_cache0_data_en_s5.INIT=16'hBF00;
  LUT4 ff_cache1_data_en_s4 (
    .F(ff_cache1_data_en_9),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_cache3_already_read_13),
    .I2(ff_cache1_data_en_11),
    .I3(ff_flush_state[2]) 
);
defparam ff_cache1_data_en_s4.INIT=16'h00FE;
  LUT2 ff_cache1_data_en_s5 (
    .F(ff_cache1_data_en_10),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]) 
);
defparam ff_cache1_data_en_s5.INIT=4'h1;
  LUT4 ff_cache2_data_en_s4 (
    .F(ff_cache2_data_en_9),
    .I0(ff_cache2_already_read_15),
    .I1(ff_cache2_address_16_16),
    .I2(ff_cache3_already_read_13),
    .I3(ff_flush_state_2_9) 
);
defparam ff_cache2_data_en_s4.INIT=16'hF100;
  LUT3 ff_cache2_data_en_s5 (
    .F(ff_cache2_data_en_10),
    .I0(n6693_26),
    .I1(n6188_8),
    .I2(n6693_30) 
);
defparam ff_cache2_data_en_s5.INIT=8'hE0;
  LUT3 ff_cache3_data_en_s4 (
    .F(ff_cache3_data_en_9),
    .I0(n6693_26),
    .I1(n6411_9),
    .I2(n6693_30) 
);
defparam ff_cache3_data_en_s4.INIT=8'hE0;
  LUT3 ff_busy_s4 (
    .F(ff_busy_9),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_cache_vram_rdata_en_23),
    .I2(n6694_15) 
);
defparam ff_busy_s4.INIT=8'h01;
  LUT4 ff_cache0_data_mask_2_s7 (
    .F(ff_cache0_data_mask_2_12),
    .I0(ff_vram_wdata_31_11),
    .I1(ff_cache0_data_mask_2_16),
    .I2(n5879_12),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache0_data_mask_2_s7.INIT=16'h007F;
  LUT4 ff_cache0_data_mask_2_s8 (
    .F(ff_cache0_data_mask_2_13),
    .I0(n5284_7),
    .I1(n5625_9),
    .I2(ff_cache1_data_mask_2_12),
    .I3(n6693_18) 
);
defparam ff_cache0_data_mask_2_s8.INIT=16'h00BF;
  LUT4 ff_cache0_data_mask_1_s6 (
    .F(ff_cache0_data_mask_1_11),
    .I0(n5284_7),
    .I1(n5625_9),
    .I2(ff_cache1_data_mask_1_12),
    .I3(n6693_18) 
);
defparam ff_cache0_data_mask_1_s6.INIT=16'h00BF;
  LUT4 ff_cache0_data_mask_0_s6 (
    .F(ff_cache0_data_mask_0_11),
    .I0(n5284_7),
    .I1(n5625_9),
    .I2(ff_cache1_data_mask_0_12),
    .I3(n6693_18) 
);
defparam ff_cache0_data_mask_0_s6.INIT=16'h00BF;
  LUT4 ff_cache3_data_mask_3_s8 (
    .F(ff_cache3_data_mask_3_13),
    .I0(ff_cache1_data_mask_3_13),
    .I1(n5643_9),
    .I2(ff_cache3_data_mask_3_18),
    .I3(ff_cache3_data_mask_3_22) 
);
defparam ff_cache3_data_mask_3_s8.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_2_s6 (
    .F(ff_cache3_data_mask_2_11),
    .I0(ff_cache1_data_mask_2_12),
    .I1(n5643_9),
    .I2(ff_cache3_data_mask_3_18),
    .I3(ff_cache3_data_mask_3_22) 
);
defparam ff_cache3_data_mask_2_s6.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_1_s6 (
    .F(ff_cache3_data_mask_1_11),
    .I0(ff_cache1_data_mask_1_12),
    .I1(n5643_9),
    .I2(ff_cache3_data_mask_3_18),
    .I3(ff_cache3_data_mask_3_22) 
);
defparam ff_cache3_data_mask_1_s6.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_0_s6 (
    .F(ff_cache3_data_mask_0_11),
    .I0(ff_cache1_data_mask_0_12),
    .I1(n5643_9),
    .I2(ff_cache3_data_mask_3_18),
    .I3(ff_cache3_data_mask_3_22) 
);
defparam ff_cache3_data_mask_0_s6.INIT=16'h8F00;
  LUT4 ff_cache0_data_mask_3_s6 (
    .F(ff_cache0_data_mask_3_11),
    .I0(n5284_7),
    .I1(n5625_9),
    .I2(ff_cache1_data_mask_3_13),
    .I3(n6693_18) 
);
defparam ff_cache0_data_mask_3_s6.INIT=16'h00BF;
  LUT4 ff_vram_valid_s5 (
    .F(ff_vram_valid_8),
    .I0(ff_cache_vram_rdata_en_10),
    .I1(n5852_21),
    .I2(w_command_vram_valid),
    .I3(ff_vram_address_16_15) 
);
defparam ff_vram_valid_s5.INIT=16'h0007;
  LUT4 ff_vram_valid_s6 (
    .F(ff_vram_valid_9),
    .I0(n369_7),
    .I1(w_pulse1),
    .I2(w_screen_pos_x_Z[3]),
    .I3(ff_vram_wdata_mask_3_9) 
);
defparam ff_vram_valid_s6.INIT=16'h3A00;
  LUT2 ff_cache1_data_mask_3_s8 (
    .F(ff_cache1_data_mask_3_13),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_mask_3_s8.INIT=4'h8;
  LUT3 ff_cache1_data_mask_3_s9 (
    .F(ff_cache1_data_mask_3_14),
    .I0(ff_cache1_address_16_12),
    .I1(ff_cache0_already_read_17),
    .I2(n5643_10) 
);
defparam ff_cache1_data_mask_3_s9.INIT=8'hB0;
  LUT4 ff_cache1_data_mask_3_s10 (
    .F(ff_cache1_data_mask_3_15),
    .I0(ff_cache1_data_mask_3_16),
    .I1(ff_flush_state[2]),
    .I2(ff_cache0_already_read_13),
    .I3(ff_cache1_data_en_10) 
);
defparam ff_cache1_data_mask_3_s10.INIT=16'hE000;
  LUT2 ff_cache1_data_mask_2_s7 (
    .F(ff_cache1_data_mask_2_12),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_mask_2_s7.INIT=4'h4;
  LUT2 ff_cache1_data_mask_1_s7 (
    .F(ff_cache1_data_mask_1_12),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]) 
);
defparam ff_cache1_data_mask_1_s7.INIT=4'h4;
  LUT2 ff_cache1_data_mask_0_s7 (
    .F(ff_cache1_data_mask_0_12),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_mask_0_s7.INIT=4'h1;
  LUT4 ff_cache2_data_mask_3_s8 (
    .F(ff_cache2_data_mask_3_13),
    .I0(ff_cache1_data_mask_3_13),
    .I1(w_cache2_hit),
    .I2(ff_cache1_already_read_9),
    .I3(n5643_10) 
);
defparam ff_cache2_data_mask_3_s8.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_3_s9 (
    .F(ff_cache2_data_mask_3_14),
    .I0(ff_cache2_address_16_16),
    .I1(ff_cache2_data_mask_3_21),
    .I2(ff_flush_state_2_9),
    .I3(ff_cache2_data_mask_3_16) 
);
defparam ff_cache2_data_mask_3_s9.INIT=16'hEF00;
  LUT4 ff_cache2_data_mask_2_s7 (
    .F(ff_cache2_data_mask_2_12),
    .I0(ff_cache1_data_mask_2_12),
    .I1(w_cache2_hit),
    .I2(ff_cache1_already_read_9),
    .I3(n5643_10) 
);
defparam ff_cache2_data_mask_2_s7.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_1_s7 (
    .F(ff_cache2_data_mask_1_12),
    .I0(ff_cache1_data_mask_1_12),
    .I1(w_cache2_hit),
    .I2(ff_cache1_already_read_9),
    .I3(n5643_10) 
);
defparam ff_cache2_data_mask_1_s7.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_0_s7 (
    .F(ff_cache2_data_mask_0_12),
    .I0(ff_cache1_data_mask_0_12),
    .I1(w_cache2_hit),
    .I2(ff_cache1_already_read_9),
    .I3(n5643_10) 
);
defparam ff_cache2_data_mask_0_s7.INIT=16'h0700;
  LUT3 n6411_s4 (
    .F(n6411_9),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[1]) 
);
defparam n6411_s4.INIT=8'h10;
  LUT3 n6188_s3 (
    .F(n6188_8),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[0]) 
);
defparam n6188_s3.INIT=8'h40;
  LUT3 n6409_s6 (
    .F(n6409_11),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]) 
);
defparam n6409_s6.INIT=8'h40;
  LUT4 n6695_s7 (
    .F(n6695_12),
    .I0(n6695_13),
    .I1(ff_cache1_data_en_10),
    .I2(n6695_14),
    .I3(n5854_12) 
);
defparam n6695_s7.INIT=16'h0B0C;
  LUT2 n6693_s8 (
    .F(n6693_14),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam n6693_s8.INIT=4'h6;
  LUT4 n5850_s5 (
    .F(n5850_10),
    .I0(n6695_13),
    .I1(ff_cache1_data_en_10),
    .I2(n5854_12),
    .I3(w_command_vram_write) 
);
defparam n5850_s5.INIT=16'h004F;
  LUT3 n5850_s6 (
    .F(n5850_11),
    .I0(n5850_12),
    .I1(ff_vram_wdata_31_11),
    .I2(n5866_24) 
);
defparam n5850_s6.INIT=8'h70;
  LUT2 n5643_s4 (
    .F(n5643_9),
    .I0(n69_3),
    .I1(ff_cache3_data_en) 
);
defparam n5643_s4.INIT=4'h4;
  LUT3 n5643_s5 (
    .F(n5643_10),
    .I0(n5284_7),
    .I1(ff_cache_vram_write),
    .I2(ff_flush_state_2_9) 
);
defparam n5643_s5.INIT=8'h40;
  LUT2 n5625_s4 (
    .F(n5625_9),
    .I0(n18_3),
    .I1(ff_cache0_data_en) 
);
defparam n5625_s4.INIT=4'h4;
  LUT3 n5851_s10 (
    .F(n5851_13),
    .I0(n5851_16),
    .I1(ff_cache2_data_en),
    .I2(n6188_8) 
);
defparam n5851_s10.INIT=8'h40;
  LUT4 n5851_s11 (
    .F(n5851_14),
    .I0(n5855_12),
    .I1(ff_cache3_address[16]),
    .I2(ff_cache0_address[16]),
    .I3(n5851_22) 
);
defparam n5851_s11.INIT=16'h0777;
  LUT3 n5851_s12 (
    .F(n5851_15),
    .I0(n5854_12),
    .I1(w_command_vram_address[16]),
    .I2(n5851_18) 
);
defparam n5851_s12.INIT=8'h0B;
  LUT2 n5852_s10 (
    .F(n5852_13),
    .I0(n5850_12),
    .I1(ff_vram_wdata_31_11) 
);
defparam n5852_s10.INIT=4'h8;
  LUT4 n5852_s11 (
    .F(n5852_14),
    .I0(ff_cache0_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6409_11) 
);
defparam n5852_s11.INIT=16'hAC00;
  LUT4 n5852_s12 (
    .F(n5852_15),
    .I0(n5852_16),
    .I1(n5852_17),
    .I2(n5852_18),
    .I3(n5852_19) 
);
defparam n5852_s12.INIT=16'h0100;
  LUT2 n5853_s10 (
    .F(n5853_13),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]) 
);
defparam n5853_s10.INIT=4'h1;
  LUT2 n5853_s11 (
    .F(n5853_14),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]) 
);
defparam n5853_s11.INIT=4'h6;
  LUT4 n5853_s12 (
    .F(n5853_15),
    .I0(ff_cache2_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5853_19),
    .I3(n6188_8) 
);
defparam n5853_s12.INIT=16'hAC00;
  LUT4 n5853_s13 (
    .F(n5853_16),
    .I0(ff_cache1_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n6695_13),
    .I3(ff_cache1_data_en_10) 
);
defparam n5853_s13.INIT=16'hAC00;
  LUT4 n5853_s14 (
    .F(n5853_17),
    .I0(ff_cache3_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5853_20),
    .I3(n6411_9) 
);
defparam n5853_s14.INIT=16'hAC00;
  LUT4 n5853_s15 (
    .F(n5853_18),
    .I0(ff_cache0_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6409_11) 
);
defparam n5853_s15.INIT=16'hAC00;
  LUT4 n5854_s9 (
    .F(n5854_12),
    .I0(n6411_9),
    .I1(n5853_20),
    .I2(n5854_15),
    .I3(n5854_16) 
);
defparam n5854_s9.INIT=16'h0D00;
  LUT4 n5854_s10 (
    .F(n5854_13),
    .I0(ff_cache1_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n6695_13),
    .I3(n6411_12) 
);
defparam n5854_s10.INIT=16'hAC00;
  LUT3 n5854_s11 (
    .F(n5854_14),
    .I0(n5851_22),
    .I1(ff_cache0_address[13]),
    .I2(n5854_17) 
);
defparam n5854_s11.INIT=8'h70;
  LUT3 n5855_s9 (
    .F(n5855_12),
    .I0(n5855_15),
    .I1(ff_cache3_data_en),
    .I2(n6411_9) 
);
defparam n5855_s9.INIT=8'h40;
  LUT4 n5855_s10 (
    .F(n5855_13),
    .I0(n5851_13),
    .I1(ff_cache2_address[12]),
    .I2(ff_cache0_address[12]),
    .I3(n5851_22) 
);
defparam n5855_s10.INIT=16'h0777;
  LUT3 n5855_s11 (
    .F(n5855_14),
    .I0(n5854_12),
    .I1(w_command_vram_address[12]),
    .I2(n5855_16) 
);
defparam n5855_s11.INIT=8'h0B;
  LUT4 n5856_s9 (
    .F(n5856_12),
    .I0(n5851_13),
    .I1(ff_cache2_address[11]),
    .I2(ff_cache0_address[11]),
    .I3(n5851_22) 
);
defparam n5856_s9.INIT=16'h0777;
  LUT3 n5856_s10 (
    .F(n5856_13),
    .I0(n5854_12),
    .I1(w_command_vram_address[11]),
    .I2(n5856_14) 
);
defparam n5856_s10.INIT=8'h0B;
  LUT4 n5857_s12 (
    .F(n5857_15),
    .I0(n5851_22),
    .I1(ff_cache0_address[10]),
    .I2(n5870_7),
    .I3(n5857_16) 
);
defparam n5857_s12.INIT=16'h0700;
  LUT4 n5858_s9 (
    .F(n5858_12),
    .I0(n5855_12),
    .I1(ff_cache3_address[9]),
    .I2(ff_cache0_address[9]),
    .I3(n5851_22) 
);
defparam n5858_s9.INIT=16'h0777;
  LUT3 n5858_s10 (
    .F(n5858_13),
    .I0(n5854_12),
    .I1(w_command_vram_address[9]),
    .I2(n5858_14) 
);
defparam n5858_s10.INIT=8'h0B;
  LUT4 n5859_s10 (
    .F(n5859_13),
    .I0(n5851_13),
    .I1(ff_cache2_address[8]),
    .I2(ff_cache0_address[8]),
    .I3(n5851_22) 
);
defparam n5859_s10.INIT=16'h0777;
  LUT4 n5860_s9 (
    .F(n5860_12),
    .I0(n5851_13),
    .I1(ff_cache2_address[7]),
    .I2(ff_cache0_address[7]),
    .I3(n5851_22) 
);
defparam n5860_s9.INIT=16'h0777;
  LUT3 n5860_s10 (
    .F(n5860_13),
    .I0(n5854_12),
    .I1(w_command_vram_address[7]),
    .I2(n5860_14) 
);
defparam n5860_s10.INIT=8'h0B;
  LUT4 n5861_s9 (
    .F(n5861_12),
    .I0(n5851_13),
    .I1(ff_cache2_address[6]),
    .I2(ff_cache0_address[6]),
    .I3(n5851_22) 
);
defparam n5861_s9.INIT=16'h0777;
  LUT3 n5861_s10 (
    .F(n5861_13),
    .I0(n5854_12),
    .I1(w_command_vram_address[6]),
    .I2(n5861_14) 
);
defparam n5861_s10.INIT=8'h0B;
  LUT4 n5862_s10 (
    .F(n5862_13),
    .I0(n5851_13),
    .I1(ff_cache2_address[5]),
    .I2(ff_cache0_address[5]),
    .I3(n5851_22) 
);
defparam n5862_s10.INIT=16'h0777;
  LUT4 n5863_s10 (
    .F(n5863_13),
    .I0(n5851_13),
    .I1(ff_cache2_address[4]),
    .I2(ff_cache0_address[4]),
    .I3(n5851_22) 
);
defparam n5863_s10.INIT=16'h0777;
  LUT4 n5864_s9 (
    .F(n5864_12),
    .I0(ff_cache1_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n6695_13),
    .I3(n6411_12) 
);
defparam n5864_s9.INIT=16'hAC00;
  LUT3 n5864_s10 (
    .F(n5864_13),
    .I0(n5851_22),
    .I1(ff_cache0_address[3]),
    .I2(n5864_14) 
);
defparam n5864_s10.INIT=8'h70;
  LUT4 n5865_s9 (
    .F(n5865_12),
    .I0(n5851_13),
    .I1(ff_cache2_address[2]),
    .I2(ff_cache0_address[2]),
    .I3(n5851_22) 
);
defparam n5865_s9.INIT=16'h0777;
  LUT3 n5865_s10 (
    .F(n5865_13),
    .I0(n5854_12),
    .I1(w_command_vram_address[2]),
    .I2(n5865_14) 
);
defparam n5865_s10.INIT=8'h0B;
  LUT2 n5866_s8 (
    .F(n5866_11),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam n5866_s8.INIT=4'h8;
  LUT4 n5866_s9 (
    .F(n5866_12),
    .I0(ff_cache2_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5851_16),
    .I3(ff_cache2_data_en) 
);
defparam n5866_s9.INIT=16'hCACC;
  LUT4 n5866_s10 (
    .F(n5866_13),
    .I0(n5866_22),
    .I1(n6409_11),
    .I2(n5866_26),
    .I3(n6411_9) 
);
defparam n5866_s10.INIT=16'h0777;
  LUT3 n5866_s11 (
    .F(n5866_14),
    .I0(n5866_17),
    .I1(n6411_12),
    .I2(n5866_18) 
);
defparam n5866_s11.INIT=8'h70;
  LUT3 n5867_s4 (
    .F(n5867_7),
    .I0(n5867_17),
    .I1(n5867_21),
    .I2(ff_priority[1]) 
);
defparam n5867_s4.INIT=8'h35;
  LUT3 n5867_s5 (
    .F(n5867_8),
    .I0(n5867_25),
    .I1(n5867_23),
    .I2(ff_priority[1]) 
);
defparam n5867_s5.INIT=8'hCA;
  LUT4 n5867_s6 (
    .F(n5867_9),
    .I0(ff_cache1_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5853_13),
    .I3(n5857_20) 
);
defparam n5867_s6.INIT=16'h0503;
  LUT4 n5867_s7 (
    .F(n5867_10),
    .I0(n5867_17),
    .I1(n6409_11),
    .I2(n5867_21),
    .I3(n6188_8) 
);
defparam n5867_s7.INIT=16'h0777;
  LUT4 n5868_s4 (
    .F(n5868_7),
    .I0(ff_cache1_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5853_13),
    .I3(n5857_20) 
);
defparam n5868_s4.INIT=16'h0503;
  LUT4 n5868_s6 (
    .F(n5868_9),
    .I0(n5868_20),
    .I1(n6409_11),
    .I2(n5868_22),
    .I3(n6188_8) 
);
defparam n5868_s6.INIT=16'h0777;
  LUT3 n5868_s7 (
    .F(n5868_10),
    .I0(n5868_20),
    .I1(n5868_22),
    .I2(ff_priority[1]) 
);
defparam n5868_s7.INIT=8'h35;
  LUT3 n5868_s8 (
    .F(n5868_11),
    .I0(n5868_28),
    .I1(n5868_24),
    .I2(ff_priority[1]) 
);
defparam n5868_s8.INIT=8'hCA;
  LUT3 n5869_s7 (
    .F(n5869_10),
    .I0(n5869_16),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[0]) 
);
defparam n5869_s7.INIT=8'h0B;
  LUT4 n5869_s8 (
    .F(n5869_11),
    .I0(ff_cache0_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5869_17),
    .I3(ff_cache0_data_en) 
);
defparam n5869_s8.INIT=16'hCACC;
  LUT4 n5869_s9 (
    .F(n5869_12),
    .I0(n5869_23),
    .I1(n6188_8),
    .I2(w_command_vram_wdata[28]),
    .I3(n5853_14) 
);
defparam n5869_s9.INIT=16'h7707;
  LUT2 n5869_s12 (
    .F(n5869_15),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam n5869_s12.INIT=4'h4;
  LUT4 n5870_s5 (
    .F(n5870_8),
    .I0(ff_cache3_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5855_15),
    .I3(ff_cache3_data_en) 
);
defparam n5870_s5.INIT=16'hCACC;
  LUT4 n5870_s6 (
    .F(n5870_9),
    .I0(n5853_13),
    .I1(w_command_vram_wdata[27]),
    .I2(n5853_14),
    .I3(n5870_12) 
);
defparam n5870_s6.INIT=16'h00F1;
  LUT4 n5870_s7 (
    .F(n5870_10),
    .I0(n5870_13),
    .I1(n6411_12),
    .I2(n5870_18),
    .I3(n6188_8) 
);
defparam n5870_s7.INIT=16'h0777;
  LUT4 n5870_s8 (
    .F(n5870_11),
    .I0(n5870_18),
    .I1(n5869_15),
    .I2(n5870_15),
    .I3(n5870_16) 
);
defparam n5870_s8.INIT=16'h000B;
  LUT4 n5871_s6 (
    .F(n5871_9),
    .I0(n5871_27),
    .I1(n6411_9),
    .I2(n5871_25),
    .I3(n6188_8) 
);
defparam n5871_s6.INIT=16'h0777;
  LUT4 n5871_s7 (
    .F(n5871_10),
    .I0(n5871_25),
    .I1(n5871_29),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5871_s7.INIT=16'hFACF;
  LUT4 n5871_s8 (
    .F(n5871_11),
    .I0(n5871_23),
    .I1(n5871_27),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5871_s8.INIT=16'hCFFA;
  LUT3 n5871_s9 (
    .F(n5871_12),
    .I0(n101_9),
    .I1(ff_cache_vram_write),
    .I2(ff_flush_state_2_9) 
);
defparam n5871_s9.INIT=8'h70;
  LUT4 n5872_s8 (
    .F(n5872_11),
    .I0(n5872_19),
    .I1(n6409_11),
    .I2(n5872_25),
    .I3(n6411_9) 
);
defparam n5872_s8.INIT=16'h0777;
  LUT4 n5872_s9 (
    .F(n5872_12),
    .I0(n5872_19),
    .I1(n5872_27),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5872_s9.INIT=16'h0C0A;
  LUT4 n5872_s10 (
    .F(n5872_13),
    .I0(n5872_23),
    .I1(n5872_25),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5872_s10.INIT=16'hCA00;
  LUT4 n5873_s8 (
    .F(n5873_11),
    .I0(ff_priority[0]),
    .I1(n5873_31),
    .I2(n5873_29),
    .I3(ff_priority[1]) 
);
defparam n5873_s8.INIT=16'hF0DD;
  LUT3 n5873_s9 (
    .F(n5873_12),
    .I0(n5873_29),
    .I1(n6411_9),
    .I2(n5873_21) 
);
defparam n5873_s9.INIT=8'h07;
  LUT4 n5873_s10 (
    .F(n5873_13),
    .I0(n5873_31),
    .I1(n6411_12),
    .I2(n5873_23),
    .I3(n6409_11) 
);
defparam n5873_s10.INIT=16'h0777;
  LUT4 n5874_s4 (
    .F(n5874_7),
    .I0(ff_cache2_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5853_19),
    .I3(ff_priority[1]) 
);
defparam n5874_s4.INIT=16'hAC00;
  LUT4 n5874_s5 (
    .F(n5874_8),
    .I0(ff_cache3_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5853_20),
    .I3(ff_priority[1]) 
);
defparam n5874_s5.INIT=16'h5300;
  LUT4 n5874_s6 (
    .F(n5874_9),
    .I0(n5874_17),
    .I1(n5874_19),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5874_s6.INIT=16'h03F5;
  LUT4 n5874_s7 (
    .F(n5874_10),
    .I0(n5874_19),
    .I1(n5874_17),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[0]) 
);
defparam n5874_s7.INIT=16'hC0AF;
  LUT4 n5874_s8 (
    .F(n5874_11),
    .I0(n5853_14),
    .I1(w_command_vram_wdata[23]),
    .I2(n5874_14),
    .I3(n5874_15) 
);
defparam n5874_s8.INIT=16'h000B;
  LUT4 n5875_s3 (
    .F(n5875_6),
    .I0(ff_cache3_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5853_20),
    .I3(n6411_9) 
);
defparam n5875_s3.INIT=16'hAC00;
  LUT4 n5875_s5 (
    .F(n5875_8),
    .I0(n5875_22),
    .I1(n6409_11),
    .I2(n5875_13),
    .I3(n6188_8) 
);
defparam n5875_s5.INIT=16'h0777;
  LUT4 n5875_s6 (
    .F(n5875_9),
    .I0(n5875_14),
    .I1(n5875_15),
    .I2(n5875_16),
    .I3(n5868_18) 
);
defparam n5875_s6.INIT=16'hEF00;
  LUT4 n5876_s5 (
    .F(n5876_8),
    .I0(n5876_21),
    .I1(n6411_12),
    .I2(n5876_17),
    .I3(n6409_11) 
);
defparam n5876_s5.INIT=16'h0777;
  LUT4 n5876_s6 (
    .F(n5876_9),
    .I0(n5853_13),
    .I1(w_command_vram_wdata[21]),
    .I2(n5853_14),
    .I3(n5876_15) 
);
defparam n5876_s6.INIT=16'h00F1;
  LUT2 n5876_s7 (
    .F(n5876_10),
    .I0(ff_priority[1]),
    .I1(n5876_19) 
);
defparam n5876_s7.INIT=4'h2;
  LUT4 n5876_s8 (
    .F(n5876_11),
    .I0(ff_cache3_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5853_20),
    .I3(ff_priority[1]) 
);
defparam n5876_s8.INIT=16'hAC00;
  LUT4 n5876_s9 (
    .F(n5876_12),
    .I0(n5876_17),
    .I1(n5876_21),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5876_s9.INIT=16'h0CFA;
  LUT4 n5877_s4 (
    .F(n5877_7),
    .I0(n5877_21),
    .I1(n5877_23),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5877_s4.INIT=16'hCA00;
  LUT4 n5877_s5 (
    .F(n5877_8),
    .I0(n5877_19),
    .I1(n5877_25),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5877_s5.INIT=16'h0C0A;
  LUT3 n5877_s7 (
    .F(n5877_10),
    .I0(n5877_25),
    .I1(n6411_12),
    .I2(n5877_17) 
);
defparam n5877_s7.INIT=8'h07;
  LUT4 n5877_s8 (
    .F(n5877_11),
    .I0(n5877_19),
    .I1(n6409_11),
    .I2(n5877_23),
    .I3(n6411_9) 
);
defparam n5877_s8.INIT=16'h0777;
  LUT4 n5878_s4 (
    .F(n5878_7),
    .I0(n5878_17),
    .I1(n5878_21),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5878_s4.INIT=16'h0305;
  LUT4 n5878_s5 (
    .F(n5878_8),
    .I0(n5878_25),
    .I1(n5878_23),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5878_s5.INIT=16'h3A00;
  LUT4 n5878_s6 (
    .F(n5878_9),
    .I0(ff_cache1_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5853_13),
    .I3(n5857_20) 
);
defparam n5878_s6.INIT=16'h0503;
  LUT4 n5878_s7 (
    .F(n5878_10),
    .I0(n5878_17),
    .I1(n6409_11),
    .I2(n5878_23),
    .I3(n6411_9) 
);
defparam n5878_s7.INIT=16'h0777;
  LUT4 n5879_s5 (
    .F(n5879_8),
    .I0(n5853_13),
    .I1(w_command_vram_wdata[18]),
    .I2(n5853_14),
    .I3(n5879_13) 
);
defparam n5879_s5.INIT=16'h00F1;
  LUT4 n5879_s6 (
    .F(n5879_9),
    .I0(n5879_18),
    .I1(n6409_11),
    .I2(n5879_20),
    .I3(n6411_9) 
);
defparam n5879_s6.INIT=16'h0777;
  LUT4 n5879_s7 (
    .F(n5879_10),
    .I0(n5879_20),
    .I1(n5866_11),
    .I2(n5879_15),
    .I3(n5879_16) 
);
defparam n5879_s7.INIT=16'h0007;
  LUT2 n5879_s9 (
    .F(n5879_12),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam n5879_s9.INIT=4'h1;
  LUT4 n5880_s7 (
    .F(n5880_10),
    .I0(n5880_23),
    .I1(n5880_29),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5880_s7.INIT=16'h0CFA;
  LUT4 n5880_s8 (
    .F(n5880_11),
    .I0(n5880_23),
    .I1(n6409_11),
    .I2(n5880_15),
    .I3(n5880_16) 
);
defparam n5880_s8.INIT=16'h0007;
  LUT3 n5880_s9 (
    .F(n5880_12),
    .I0(n5880_29),
    .I1(n6411_12),
    .I2(n5880_21) 
);
defparam n5880_s9.INIT=8'h07;
  LUT4 n5881_s4 (
    .F(n5881_7),
    .I0(n5881_28),
    .I1(n5881_26),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5881_s4.INIT=16'h3500;
  LUT4 n5881_s5 (
    .F(n5881_8),
    .I0(n5881_20),
    .I1(n5881_24),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5881_s5.INIT=16'h0305;
  LUT3 n5881_s6 (
    .F(n5881_9),
    .I0(n5881_20),
    .I1(n6409_11),
    .I2(n5881_18) 
);
defparam n5881_s6.INIT=8'h07;
  LUT4 n5881_s7 (
    .F(n5881_10),
    .I0(n5881_26),
    .I1(n6411_9),
    .I2(n5881_24),
    .I3(n6188_8) 
);
defparam n5881_s7.INIT=16'h0777;
  LUT4 n5882_s4 (
    .F(n5882_7),
    .I0(n5882_23),
    .I1(n6411_12),
    .I2(n5882_21),
    .I3(n6411_9) 
);
defparam n5882_s4.INIT=16'h0777;
  LUT4 n5882_s5 (
    .F(n5882_8),
    .I0(n5853_13),
    .I1(w_command_vram_wdata[15]),
    .I2(n5853_14),
    .I3(n5870_7) 
);
defparam n5882_s5.INIT=16'h00F1;
  LUT4 n5882_s6 (
    .F(n5882_9),
    .I0(n5882_17),
    .I1(n6409_11),
    .I2(n5882_19),
    .I3(n6188_8) 
);
defparam n5882_s6.INIT=16'h0777;
  LUT3 n5882_s7 (
    .F(n5882_10),
    .I0(n5882_17),
    .I1(n5882_23),
    .I2(ff_priority[0]) 
);
defparam n5882_s7.INIT=8'h35;
  LUT3 n5882_s8 (
    .F(n5882_11),
    .I0(n5882_19),
    .I1(n5882_21),
    .I2(ff_priority[0]) 
);
defparam n5882_s8.INIT=8'h35;
  LUT4 n5883_s5 (
    .F(n5883_8),
    .I0(n5883_28),
    .I1(n6411_12),
    .I2(n5883_24),
    .I3(n6188_8) 
);
defparam n5883_s5.INIT=16'h0777;
  LUT3 n5883_s6 (
    .F(n5883_9),
    .I0(n5883_22),
    .I1(n6409_11),
    .I2(n5883_20) 
);
defparam n5883_s6.INIT=8'h07;
  LUT4 n5883_s7 (
    .F(n5883_10),
    .I0(ff_priority[0]),
    .I1(n5883_24),
    .I2(n5883_22),
    .I3(ff_priority[1]) 
);
defparam n5883_s7.INIT=16'hEEF0;
  LUT3 n5883_s8 (
    .F(n5883_11),
    .I0(n5883_26),
    .I1(ff_priority[1]),
    .I2(ff_priority[0]) 
);
defparam n5883_s8.INIT=8'h70;
  LUT3 n5884_s5 (
    .F(n5884_8),
    .I0(n5884_20),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]) 
);
defparam n5884_s5.INIT=8'hB0;
  LUT4 n5884_s6 (
    .F(n5884_9),
    .I0(ff_priority[1]),
    .I1(n5884_22),
    .I2(n5884_18),
    .I3(ff_priority[0]) 
);
defparam n5884_s6.INIT=16'hBB0F;
  LUT4 n5884_s7 (
    .F(n5884_10),
    .I0(ff_cache2_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5853_19),
    .I3(n5869_15) 
);
defparam n5884_s7.INIT=16'h5300;
  LUT4 n5884_s9 (
    .F(n5884_12),
    .I0(n5853_14),
    .I1(w_command_vram_wdata[13]),
    .I2(n5884_16),
    .I3(n5851_20) 
);
defparam n5884_s9.INIT=16'h0B00;
  LUT4 n5884_s10 (
    .F(n5884_13),
    .I0(n5884_20),
    .I1(n6411_9),
    .I2(n5884_22),
    .I3(ff_cache1_data_en_10) 
);
defparam n5884_s10.INIT=16'h0777;
  LUT4 n5885_s4 (
    .F(n5885_7),
    .I0(n5885_20),
    .I1(n5885_28),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5885_s4.INIT=16'h0305;
  LUT4 n5885_s5 (
    .F(n5885_8),
    .I0(n5885_24),
    .I1(n5885_26),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5885_s5.INIT=16'h3500;
  LUT3 n5885_s6 (
    .F(n5885_9),
    .I0(n5885_28),
    .I1(n6411_12),
    .I2(n5885_18) 
);
defparam n5885_s6.INIT=8'h07;
  LUT4 n5885_s7 (
    .F(n5885_10),
    .I0(n5885_26),
    .I1(n6411_9),
    .I2(n5885_24),
    .I3(n6188_8) 
);
defparam n5885_s7.INIT=16'h0777;
  LUT4 n5886_s4 (
    .F(n5886_7),
    .I0(n5886_17),
    .I1(n6188_8),
    .I2(n5886_12),
    .I3(n5886_13) 
);
defparam n5886_s4.INIT=16'h0700;
  LUT4 n5886_s5 (
    .F(n5886_8),
    .I0(ff_priority[0]),
    .I1(n5886_14),
    .I2(n5886_17),
    .I3(ff_priority[1]) 
);
defparam n5886_s5.INIT=16'hF0EE;
  LUT3 n5886_s6 (
    .F(n5886_9),
    .I0(n5886_15),
    .I1(ff_priority[1]),
    .I2(ff_priority[0]) 
);
defparam n5886_s6.INIT=8'hD0;
  LUT4 n5886_s7 (
    .F(n5886_10),
    .I0(ff_cache3_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5853_20),
    .I3(n5866_11) 
);
defparam n5886_s7.INIT=16'hAC00;
  LUT3 n5887_s4 (
    .F(n5887_7),
    .I0(n5887_26),
    .I1(ff_priority[1]),
    .I2(ff_priority[0]) 
);
defparam n5887_s4.INIT=8'hE0;
  LUT4 n5887_s5 (
    .F(n5887_8),
    .I0(n5887_20),
    .I1(ff_priority[0]),
    .I2(n5887_22),
    .I3(ff_priority[1]) 
);
defparam n5887_s5.INIT=16'h0FDD;
  LUT3 n5887_s8 (
    .F(n5887_11),
    .I0(n5887_24),
    .I1(n6411_9),
    .I2(n5887_16) 
);
defparam n5887_s8.INIT=8'h70;
  LUT4 n5887_s9 (
    .F(n5887_12),
    .I0(n5887_20),
    .I1(n6409_11),
    .I2(n5887_22),
    .I3(n6188_8) 
);
defparam n5887_s9.INIT=16'h0777;
  LUT3 n5888_s5 (
    .F(n5888_8),
    .I0(n5888_19),
    .I1(ff_priority[1]),
    .I2(n5888_13) 
);
defparam n5888_s5.INIT=8'h0B;
  LUT4 n5888_s6 (
    .F(n5888_9),
    .I0(n5888_21),
    .I1(n6411_9),
    .I2(n5888_19),
    .I3(n6188_8) 
);
defparam n5888_s6.INIT=16'h0777;
  LUT4 n5888_s7 (
    .F(n5888_10),
    .I0(n5888_14),
    .I1(n6409_11),
    .I2(n5888_15),
    .I3(ff_cache1_data_en_10) 
);
defparam n5888_s7.INIT=16'h0777;
  LUT3 n5889_s4 (
    .F(n5889_7),
    .I0(n5889_19),
    .I1(ff_priority[1]),
    .I2(n5889_12) 
);
defparam n5889_s4.INIT=8'hD0;
  LUT3 n5889_s7 (
    .F(n5889_10),
    .I0(n5889_13),
    .I1(n6188_8),
    .I2(n5889_14) 
);
defparam n5889_s7.INIT=8'h70;
  LUT4 n5889_s8 (
    .F(n5889_11),
    .I0(n5889_17),
    .I1(n6409_11),
    .I2(n5889_15),
    .I3(n6411_9) 
);
defparam n5889_s8.INIT=16'h0777;
  LUT4 n5890_s6 (
    .F(n5890_9),
    .I0(ff_cache2_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5851_16),
    .I3(ff_cache2_data_en) 
);
defparam n5890_s6.INIT=16'hCACC;
  LUT4 n5890_s7 (
    .F(n5890_10),
    .I0(n5890_13),
    .I1(n5890_19),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5890_s7.INIT=16'hF503;
  LUT4 n5890_s8 (
    .F(n5890_11),
    .I0(n5890_19),
    .I1(n6409_11),
    .I2(n5851_20),
    .I3(n5890_15) 
);
defparam n5890_s8.INIT=16'h7000;
  LUT4 n5890_s9 (
    .F(n5890_12),
    .I0(n5890_21),
    .I1(n6411_9),
    .I2(w_command_vram_wdata[7]),
    .I3(n5853_14) 
);
defparam n5890_s9.INIT=16'h7707;
  LUT4 n5891_s5 (
    .F(n5891_8),
    .I0(n5891_20),
    .I1(ff_priority[0]),
    .I2(n5891_22),
    .I3(ff_priority[1]) 
);
defparam n5891_s5.INIT=16'h0FDD;
  LUT3 n5891_s6 (
    .F(n5891_9),
    .I0(n5891_26),
    .I1(ff_priority[1]),
    .I2(ff_priority[0]) 
);
defparam n5891_s6.INIT=8'hE0;
  LUT4 n5891_s8 (
    .F(n5891_11),
    .I0(n5891_20),
    .I1(n6409_11),
    .I2(n5891_24),
    .I3(n6411_9) 
);
defparam n5891_s8.INIT=16'h0777;
  LUT4 n5891_s9 (
    .F(n5891_12),
    .I0(n5891_22),
    .I1(n6188_8),
    .I2(n5891_26),
    .I3(ff_cache1_data_en_10) 
);
defparam n5891_s9.INIT=16'h0777;
  LUT4 n5892_s4 (
    .F(n5892_7),
    .I0(n5892_19),
    .I1(n5892_23),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5892_s4.INIT=16'hFACF;
  LUT4 n5892_s5 (
    .F(n5892_8),
    .I0(n5892_17),
    .I1(n5892_21),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5892_s5.INIT=16'hCFFA;
  LUT3 n5892_s7 (
    .F(n5892_10),
    .I0(n5892_23),
    .I1(n6411_12),
    .I2(n5892_15) 
);
defparam n5892_s7.INIT=8'h70;
  LUT4 n5892_s8 (
    .F(n5892_11),
    .I0(n5892_17),
    .I1(n6409_11),
    .I2(n5892_21),
    .I3(n6411_9) 
);
defparam n5892_s8.INIT=16'h0777;
  LUT4 n5893_s5 (
    .F(n5893_8),
    .I0(w_command_vram_wdata[4]),
    .I1(n5853_14),
    .I2(ff_cache1_data_en_10),
    .I3(n5893_11) 
);
defparam n5893_s5.INIT=16'h00F2;
  LUT4 n5893_s6 (
    .F(n5893_9),
    .I0(n5893_12),
    .I1(n6409_11),
    .I2(n5893_13),
    .I3(n6188_8) 
);
defparam n5893_s6.INIT=16'h0777;
  LUT4 n5893_s7 (
    .F(n5893_10),
    .I0(n5893_17),
    .I1(n5866_11),
    .I2(n5893_14),
    .I3(n5893_15) 
);
defparam n5893_s7.INIT=16'h0007;
  LUT4 n5894_s8 (
    .F(n5894_11),
    .I0(n5894_27),
    .I1(n6411_12),
    .I2(n5894_23),
    .I3(n6188_8) 
);
defparam n5894_s8.INIT=16'h0777;
  LUT4 n5894_s9 (
    .F(n5894_12),
    .I0(n5894_27),
    .I1(n5894_25),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5894_s9.INIT=16'h3500;
  LUT4 n5894_s10 (
    .F(n5894_13),
    .I0(n5894_19),
    .I1(n5894_23),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5894_s10.INIT=16'h0305;
  LUT4 n5895_s3 (
    .F(n5895_6),
    .I0(n5895_10),
    .I1(n6411_9),
    .I2(n5895_19),
    .I3(n6188_8) 
);
defparam n5895_s3.INIT=16'h0777;
  LUT4 n5895_s4 (
    .F(n5895_7),
    .I0(n5853_13),
    .I1(w_command_vram_wdata[2]),
    .I2(n5853_14),
    .I3(n5895_12) 
);
defparam n5895_s4.INIT=16'hF100;
  LUT4 n5895_s5 (
    .F(n5895_8),
    .I0(ff_priority[1]),
    .I1(n5895_13),
    .I2(ff_priority[0]),
    .I3(n5895_14) 
);
defparam n5895_s5.INIT=16'hF400;
  LUT4 n5896_s5 (
    .F(n5896_8),
    .I0(n5853_13),
    .I1(w_command_vram_wdata[1]),
    .I2(n5853_14),
    .I3(n5896_12) 
);
defparam n5896_s5.INIT=16'h00F1;
  LUT4 n5896_s6 (
    .F(n5896_9),
    .I0(n5896_17),
    .I1(n6409_11),
    .I2(n5896_19),
    .I3(n6188_8) 
);
defparam n5896_s6.INIT=16'h0777;
  LUT4 n5896_s7 (
    .F(n5896_10),
    .I0(n5896_21),
    .I1(ff_priority[1]),
    .I2(n5896_14),
    .I3(n5896_15) 
);
defparam n5896_s7.INIT=16'h000D;
  LUT4 n5897_s4 (
    .F(n5897_7),
    .I0(n5897_23),
    .I1(n5897_27),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5897_s4.INIT=16'hFACF;
  LUT4 n5897_s5 (
    .F(n5897_8),
    .I0(n5897_21),
    .I1(n5897_25),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5897_s5.INIT=16'hCFFA;
  LUT4 n5897_s8 (
    .F(n5897_11),
    .I0(n5897_21),
    .I1(n6409_11),
    .I2(n5897_25),
    .I3(n6411_9) 
);
defparam n5897_s8.INIT=16'h0777;
  LUT4 n5898_s10 (
    .F(n5898_13),
    .I0(n5898_16),
    .I1(n5898_11),
    .I2(n5898_27),
    .I3(n5898_10) 
);
defparam n5898_s10.INIT=16'hB0BB;
  LUT2 n5898_s11 (
    .F(n5898_14),
    .I0(ff_vram_wdata_31_11),
    .I1(n5868_18) 
);
defparam n5898_s11.INIT=4'h8;
  LUT4 n5898_s12 (
    .F(n5898_15),
    .I0(n5898_29),
    .I1(n5898_19),
    .I2(n5898_20),
    .I3(n5898_21) 
);
defparam n5898_s12.INIT=16'hE000;
  LUT4 n5899_s10 (
    .F(n5899_13),
    .I0(n5898_16),
    .I1(n5899_11),
    .I2(n5898_27),
    .I3(n5899_10) 
);
defparam n5899_s10.INIT=16'hB0BB;
  LUT4 n5899_s11 (
    .F(n5899_14),
    .I0(n5899_21),
    .I1(n5898_19),
    .I2(n5899_16),
    .I3(n5899_17) 
);
defparam n5899_s11.INIT=16'hE000;
  LUT4 n5900_s10 (
    .F(n5900_13),
    .I0(n5900_17),
    .I1(n5900_18),
    .I2(n5900_19),
    .I3(n5900_20) 
);
defparam n5900_s10.INIT=16'h0001;
  LUT4 n5900_s11 (
    .F(n5900_14),
    .I0(n5898_16),
    .I1(n5900_15),
    .I2(n5898_27),
    .I3(n5900_16) 
);
defparam n5900_s11.INIT=16'hB0BB;
  LUT4 n5900_s12 (
    .F(n5900_15),
    .I0(ff_cache1_data_mask[1]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5900_s12.INIT=16'h0503;
  LUT4 n5900_s13 (
    .F(n5900_16),
    .I0(ff_cache3_data_mask[1]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5900_s13.INIT=16'h5300;
  LUT4 n5901_s10 (
    .F(n5901_13),
    .I0(n5898_16),
    .I1(n5901_11),
    .I2(n5898_27),
    .I3(n5901_10) 
);
defparam n5901_s10.INIT=16'hB0BB;
  LUT4 n5901_s11 (
    .F(n5901_14),
    .I0(n5901_15),
    .I1(n5901_16),
    .I2(n5901_17),
    .I3(n5901_18) 
);
defparam n5901_s11.INIT=16'h0100;
  LUT2 ff_cache0_already_read_s9 (
    .F(ff_cache0_already_read_13),
    .I0(ff_start),
    .I1(n6693_30) 
);
defparam ff_cache0_already_read_s9.INIT=4'h4;
  LUT2 ff_cache2_already_read_s8 (
    .F(ff_cache2_already_read_12),
    .I0(ff_cache_vram_write),
    .I1(n6693_28) 
);
defparam ff_cache2_already_read_s8.INIT=4'h8;
  LUT4 ff_cache_vram_rdata_en_s7 (
    .F(ff_cache_vram_rdata_en_10),
    .I0(ff_cache_vram_rdata_en_11),
    .I1(ff_cache_vram_rdata_en_21),
    .I2(ff_cache_vram_rdata_en_13),
    .I3(ff_cache_vram_rdata_en_17) 
);
defparam ff_cache_vram_rdata_en_s7.INIT=16'h008F;
  LUT2 n6693_s10 (
    .F(n6693_16),
    .I0(n6693_22),
    .I1(ff_cache_vram_write) 
);
defparam n6693_s10.INIT=4'h4;
  LUT3 n6693_s11 (
    .F(n6693_17),
    .I0(ff_cache_vram_write),
    .I1(ff_cache_vram_rdata_en_17),
    .I2(n6693_20) 
);
defparam n6693_s11.INIT=8'h01;
  LUT3 n6693_s12 (
    .F(n6693_18),
    .I0(ff_vram_wdata_31_11),
    .I1(ff_cache_vram_write),
    .I2(n5284_7) 
);
defparam n6693_s12.INIT=8'h0B;
  LUT4 ff_cache1_address_16_s7 (
    .F(ff_cache1_address_16_12),
    .I0(n5869_18),
    .I1(n6693_22),
    .I2(ff_cache1_data_en),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache1_address_16_s7.INIT=16'h7077;
  LUT4 ff_cache1_address_16_s8 (
    .F(ff_cache1_address_16_13),
    .I0(ff_cache_vram_write),
    .I1(ff_vram_wdata_31_11),
    .I2(n6695_13),
    .I3(n5869_18) 
);
defparam ff_cache1_address_16_s8.INIT=16'h4000;
  LUT4 ff_cache2_address_16_s8 (
    .F(ff_cache2_address_16_13),
    .I0(ff_cache3_data_en),
    .I1(n5869_15),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_already_read_13) 
);
defparam ff_cache2_address_16_s8.INIT=16'h8F00;
  LUT4 ff_cache2_address_16_s9 (
    .F(ff_cache2_address_16_14),
    .I0(ff_cache_vram_write),
    .I1(n5853_19),
    .I2(ff_vram_wdata_31_11),
    .I3(n5869_15) 
);
defparam ff_cache2_address_16_s9.INIT=16'h4000;
  LUT4 ff_cache3_address_16_s8 (
    .F(ff_cache3_address_16_13),
    .I0(n5866_11),
    .I1(ff_cache3_data_en),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_already_read_13) 
);
defparam ff_cache3_address_16_s8.INIT=16'hB000;
  LUT4 ff_cache3_address_16_s9 (
    .F(ff_cache3_address_16_14),
    .I0(ff_cache_vram_write),
    .I1(n5853_20),
    .I2(ff_vram_wdata_31_11),
    .I3(n5866_11) 
);
defparam ff_cache3_address_16_s9.INIT=16'h4000;
  LUT3 ff_cache1_data_en_s6 (
    .F(ff_cache1_data_en_11),
    .I0(n5284_7),
    .I1(ff_cache0_data_en),
    .I2(ff_cache1_data_31_17) 
);
defparam ff_cache1_data_en_s6.INIT=8'h0B;
  LUT2 ff_cache0_data_mask_2_s11 (
    .F(ff_cache0_data_mask_2_16),
    .I0(n5869_17),
    .I1(ff_cache0_data_en) 
);
defparam ff_cache0_data_mask_2_s11.INIT=4'h4;
  LUT3 ff_cache0_data_mask_2_s12 (
    .F(ff_cache0_data_mask_2_17),
    .I0(n18_3),
    .I1(ff_cache0_address_15_14),
    .I2(n5643_10) 
);
defparam ff_cache0_data_mask_2_s12.INIT=8'h80;
  LUT4 ff_cache3_data_mask_3_s9 (
    .F(ff_cache3_data_mask_3_14),
    .I0(w_cache2_hit),
    .I1(ff_cache2_already_read_12),
    .I2(ff_cache3_address_16_14),
    .I3(n5284_7) 
);
defparam ff_cache3_data_mask_3_s9.INIT=16'h00F4;
  LUT4 ff_cache1_data_mask_3_s11 (
    .F(ff_cache1_data_mask_3_16),
    .I0(ff_cache1_data_31_19),
    .I1(ff_cache1_address_16_13),
    .I2(w_cache_vram_rdata_en),
    .I3(ff_cache1_already_read_14) 
);
defparam ff_cache1_data_mask_3_s11.INIT=16'h000D;
  LUT3 ff_cache2_data_mask_3_s11 (
    .F(ff_cache2_data_mask_3_16),
    .I0(ff_start),
    .I1(ff_cache2_data_mask_3_19),
    .I2(ff_cache2_data_en_10) 
);
defparam ff_cache2_data_mask_3_s11.INIT=8'h10;
  LUT2 n6695_s8 (
    .F(n6695_13),
    .I0(n6695_15),
    .I1(ff_cache1_data_en) 
);
defparam n6695_s8.INIT=4'h4;
  LUT3 n6695_s9 (
    .F(n6695_14),
    .I0(n6695_16),
    .I1(ff_flush_state_2_9),
    .I2(ff_cache_vram_write) 
);
defparam n6695_s9.INIT=8'h80;
  LUT4 n5850_s7 (
    .F(n5850_12),
    .I0(n5850_13),
    .I1(n5850_14),
    .I2(n5898_16),
    .I3(ff_priority[1]) 
);
defparam n5850_s7.INIT=16'hEE0F;
  LUT4 n5851_s13 (
    .F(n5851_16),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache2_data_mask[2]),
    .I3(ff_cache2_data_mask[3]) 
);
defparam n5851_s13.INIT=16'h8000;
  LUT4 n5851_s15 (
    .F(n5851_18),
    .I0(ff_cache1_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n6695_13),
    .I3(n6411_12) 
);
defparam n5851_s15.INIT=16'hAC00;
  LUT4 n5852_s13 (
    .F(n5852_16),
    .I0(ff_cache3_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5853_20),
    .I3(n6411_9) 
);
defparam n5852_s13.INIT=16'hAC00;
  LUT4 n5852_s14 (
    .F(n5852_17),
    .I0(ff_cache2_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5853_19),
    .I3(n6188_8) 
);
defparam n5852_s14.INIT=16'hAC00;
  LUT4 n5852_s15 (
    .F(n5852_18),
    .I0(ff_cache1_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n6695_13),
    .I3(ff_cache1_data_en_10) 
);
defparam n5852_s15.INIT=16'hAC00;
  LUT4 n5852_s16 (
    .F(n5852_19),
    .I0(n5853_13),
    .I1(w_command_vram_address[15]),
    .I2(n5853_14),
    .I3(n5870_7) 
);
defparam n5852_s16.INIT=16'h00F1;
  LUT2 n5853_s16 (
    .F(n5853_19),
    .I0(n5851_16),
    .I1(ff_cache2_data_en) 
);
defparam n5853_s16.INIT=4'h4;
  LUT2 n5853_s17 (
    .F(n5853_20),
    .I0(n5855_15),
    .I1(ff_cache3_data_en) 
);
defparam n5853_s17.INIT=4'h4;
  LUT3 n5854_s12 (
    .F(n5854_15),
    .I0(n5851_16),
    .I1(ff_cache2_data_en),
    .I2(n6188_8) 
);
defparam n5854_s12.INIT=8'hB0;
  LUT4 n5854_s13 (
    .F(n5854_16),
    .I0(n5869_17),
    .I1(ff_cache0_data_en),
    .I2(n6409_11),
    .I3(n5853_14) 
);
defparam n5854_s13.INIT=16'h4F00;
  LUT4 n5854_s14 (
    .F(n5854_17),
    .I0(ff_cache3_address[13]),
    .I1(n5855_12),
    .I2(ff_cache2_address[13]),
    .I3(n5851_13) 
);
defparam n5854_s14.INIT=16'h0777;
  LUT4 n5855_s12 (
    .F(n5855_15),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache3_data_mask[2]),
    .I3(ff_cache3_data_mask[3]) 
);
defparam n5855_s12.INIT=16'h8000;
  LUT4 n5855_s13 (
    .F(n5855_16),
    .I0(ff_cache1_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n6695_13),
    .I3(n6411_12) 
);
defparam n5855_s13.INIT=16'hAC00;
  LUT4 n5856_s11 (
    .F(n5856_14),
    .I0(ff_cache1_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n6695_13),
    .I3(n6411_12) 
);
defparam n5856_s11.INIT=16'hAC00;
  LUT4 n5857_s13 (
    .F(n5857_16),
    .I0(ff_cache3_address[10]),
    .I1(n5855_12),
    .I2(ff_cache2_address[10]),
    .I3(n5851_13) 
);
defparam n5857_s13.INIT=16'h0777;
  LUT4 n5858_s11 (
    .F(n5858_14),
    .I0(ff_cache1_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n6695_13),
    .I3(n6411_12) 
);
defparam n5858_s11.INIT=16'hAC00;
  LUT4 n5860_s11 (
    .F(n5860_14),
    .I0(ff_cache1_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n6695_13),
    .I3(n6411_12) 
);
defparam n5860_s11.INIT=16'hAC00;
  LUT4 n5861_s11 (
    .F(n5861_14),
    .I0(ff_cache1_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n6695_13),
    .I3(n6411_12) 
);
defparam n5861_s11.INIT=16'hAC00;
  LUT4 n5864_s11 (
    .F(n5864_14),
    .I0(ff_cache3_address[3]),
    .I1(n5855_12),
    .I2(ff_cache2_address[3]),
    .I3(n5851_13) 
);
defparam n5864_s11.INIT=16'h0777;
  LUT4 n5865_s11 (
    .F(n5865_14),
    .I0(ff_cache1_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n6695_13),
    .I3(n6411_12) 
);
defparam n5865_s11.INIT=16'hAC00;
  LUT4 n5866_s13 (
    .F(n5866_16),
    .I0(n5866_12),
    .I1(ff_priority[1]),
    .I2(n5866_17),
    .I3(ff_priority[0]) 
);
defparam n5866_s13.INIT=16'h0777;
  LUT4 n5866_s14 (
    .F(n5866_17),
    .I0(ff_cache1_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5866_s14.INIT=16'hCACC;
  LUT4 n5866_s15 (
    .F(n5866_18),
    .I0(n5853_13),
    .I1(w_command_vram_wdata[31]),
    .I2(n5853_14),
    .I3(n5870_7) 
);
defparam n5866_s15.INIT=16'h00F1;
  LUT4 n5869_s13 (
    .F(n5869_16),
    .I0(ff_cache3_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5855_15),
    .I3(ff_cache3_data_en) 
);
defparam n5869_s13.INIT=16'hCACC;
  LUT4 n5869_s14 (
    .F(n5869_17),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache0_data_mask[2]),
    .I3(ff_cache0_data_mask[3]) 
);
defparam n5869_s14.INIT=16'h8000;
  LUT2 n5869_s15 (
    .F(n5869_18),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]) 
);
defparam n5869_s15.INIT=4'h4;
  LUT4 n5869_s16 (
    .F(n5869_19),
    .I0(n5869_16),
    .I1(ff_priority[1]),
    .I2(ff_priority[0]),
    .I3(n5869_11) 
);
defparam n5869_s16.INIT=16'h7077;
  LUT4 n5870_s9 (
    .F(n5870_12),
    .I0(ff_cache0_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6409_11) 
);
defparam n5870_s9.INIT=16'hAC00;
  LUT4 n5870_s10 (
    .F(n5870_13),
    .I0(ff_cache1_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5870_s10.INIT=16'hCACC;
  LUT4 n5870_s12 (
    .F(n5870_15),
    .I0(ff_cache0_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n5879_12) 
);
defparam n5870_s12.INIT=16'h5300;
  LUT4 n5870_s13 (
    .F(n5870_16),
    .I0(n5870_13),
    .I1(n5870_8),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5870_s13.INIT=16'h3500;
  LUT2 n5871_s11 (
    .F(n5871_14),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]) 
);
defparam n5871_s11.INIT=4'h4;
  LUT4 n5874_s11 (
    .F(n5874_14),
    .I0(ff_cache3_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5853_20),
    .I3(n6411_9) 
);
defparam n5874_s11.INIT=16'hAC00;
  LUT4 n5874_s12 (
    .F(n5874_15),
    .I0(ff_cache2_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5853_19),
    .I3(n6188_8) 
);
defparam n5874_s12.INIT=16'hAC00;
  LUT4 n5875_s7 (
    .F(n5875_10),
    .I0(ff_cache1_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5875_s7.INIT=16'hCACC;
  LUT4 n5875_s10 (
    .F(n5875_13),
    .I0(ff_cache2_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5851_16),
    .I3(ff_cache2_data_en) 
);
defparam n5875_s10.INIT=16'hCACC;
  LUT4 n5875_s11 (
    .F(n5875_14),
    .I0(ff_cache3_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5853_20),
    .I3(n5866_11) 
);
defparam n5875_s11.INIT=16'h5300;
  LUT4 n5875_s12 (
    .F(n5875_15),
    .I0(ff_cache0_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n5879_12) 
);
defparam n5875_s12.INIT=16'h5300;
  LUT4 n5875_s13 (
    .F(n5875_16),
    .I0(n5875_13),
    .I1(n5875_10),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5875_s13.INIT=16'hFACF;
  LUT4 n5876_s12 (
    .F(n5876_15),
    .I0(ff_cache3_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5853_20),
    .I3(n6411_9) 
);
defparam n5876_s12.INIT=16'hAC00;
  LUT4 n5879_s10 (
    .F(n5879_13),
    .I0(ff_cache2_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5853_19),
    .I3(n6188_8) 
);
defparam n5879_s10.INIT=16'hAC00;
  LUT4 n5879_s12 (
    .F(n5879_15),
    .I0(ff_cache1_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(ff_priority[1]),
    .I3(n6695_13) 
);
defparam n5879_s12.INIT=16'h0A0C;
  LUT4 n5879_s13 (
    .F(n5879_16),
    .I0(ff_cache2_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(ff_priority[0]),
    .I3(n5853_19) 
);
defparam n5879_s13.INIT=16'h0A0C;
  LUT4 n5880_s12 (
    .F(n5880_15),
    .I0(ff_cache2_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5853_19),
    .I3(n6188_8) 
);
defparam n5880_s12.INIT=16'hAC00;
  LUT4 n5880_s13 (
    .F(n5880_16),
    .I0(ff_cache3_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5853_20),
    .I3(n6411_9) 
);
defparam n5880_s13.INIT=16'hAC00;
  LUT4 n5884_s13 (
    .F(n5884_16),
    .I0(ff_cache2_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5853_19),
    .I3(n6188_8) 
);
defparam n5884_s13.INIT=16'hAC00;
  LUT4 n5886_s9 (
    .F(n5886_12),
    .I0(ff_cache3_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5853_20),
    .I3(n6411_9) 
);
defparam n5886_s9.INIT=16'hAC00;
  LUT4 n5886_s10 (
    .F(n5886_13),
    .I0(n5886_15),
    .I1(n6411_12),
    .I2(n5886_14),
    .I3(n6409_11) 
);
defparam n5886_s10.INIT=16'h0777;
  LUT4 n5886_s11 (
    .F(n5886_14),
    .I0(ff_cache0_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5869_17),
    .I3(ff_cache0_data_en) 
);
defparam n5886_s11.INIT=16'hCACC;
  LUT4 n5886_s12 (
    .F(n5886_15),
    .I0(ff_cache1_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5886_s12.INIT=16'hCACC;
  LUT4 n5887_s13 (
    .F(n5887_16),
    .I0(n5853_13),
    .I1(w_command_vram_wdata[10]),
    .I2(n5853_14),
    .I3(n5870_7) 
);
defparam n5887_s13.INIT=16'h00F1;
  LUT4 n5888_s10 (
    .F(n5888_13),
    .I0(n5888_15),
    .I1(n5888_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5888_s10.INIT=16'hF503;
  LUT4 n5888_s11 (
    .F(n5888_14),
    .I0(ff_cache0_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5869_17),
    .I3(ff_cache0_data_en) 
);
defparam n5888_s11.INIT=16'hCACC;
  LUT4 n5888_s12 (
    .F(n5888_15),
    .I0(ff_cache1_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5888_s12.INIT=16'hCACC;
  LUT4 n5889_s9 (
    .F(n5889_12),
    .I0(n5889_15),
    .I1(ff_priority[1]),
    .I2(n5889_13),
    .I3(ff_priority[0]) 
);
defparam n5889_s9.INIT=16'h770F;
  LUT4 n5889_s10 (
    .F(n5889_13),
    .I0(ff_cache2_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5851_16),
    .I3(ff_cache2_data_en) 
);
defparam n5889_s10.INIT=16'hCACC;
  LUT4 n5889_s11 (
    .F(n5889_14),
    .I0(n5853_13),
    .I1(w_command_vram_wdata[8]),
    .I2(n5853_14),
    .I3(n5870_7) 
);
defparam n5889_s11.INIT=16'h00F1;
  LUT4 n5889_s12 (
    .F(n5889_15),
    .I0(ff_cache3_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5855_15),
    .I3(ff_cache3_data_en) 
);
defparam n5889_s12.INIT=16'hCACC;
  LUT4 n5890_s10 (
    .F(n5890_13),
    .I0(ff_cache1_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5890_s10.INIT=16'hCACC;
  LUT4 n5890_s12 (
    .F(n5890_15),
    .I0(n5890_9),
    .I1(n6188_8),
    .I2(n5890_13),
    .I3(ff_cache1_data_en_10) 
);
defparam n5890_s12.INIT=16'h0777;
  LUT4 n5892_s12 (
    .F(n5892_15),
    .I0(n5853_13),
    .I1(w_command_vram_wdata[5]),
    .I2(n5853_14),
    .I3(n5870_7) 
);
defparam n5892_s12.INIT=16'h00F1;
  LUT4 n5893_s8 (
    .F(n5893_11),
    .I0(ff_cache1_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n6695_13),
    .I3(n5871_14) 
);
defparam n5893_s8.INIT=16'h5300;
  LUT4 n5893_s9 (
    .F(n5893_12),
    .I0(ff_cache0_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5869_17),
    .I3(ff_cache0_data_en) 
);
defparam n5893_s9.INIT=16'hCACC;
  LUT4 n5893_s10 (
    .F(n5893_13),
    .I0(ff_cache2_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5851_16),
    .I3(ff_cache2_data_en) 
);
defparam n5893_s10.INIT=16'hCACC;
  LUT4 n5893_s11 (
    .F(n5893_14),
    .I0(ff_cache1_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n6695_13),
    .I3(n5869_18) 
);
defparam n5893_s11.INIT=16'hAC00;
  LUT4 n5893_s12 (
    .F(n5893_15),
    .I0(n5893_12),
    .I1(n5893_13),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5893_s12.INIT=16'h0C0A;
  LUT4 n5895_s7 (
    .F(n5895_10),
    .I0(ff_cache3_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5855_15),
    .I3(ff_cache3_data_en) 
);
defparam n5895_s7.INIT=16'hCACC;
  LUT4 n5895_s9 (
    .F(n5895_12),
    .I0(n5895_15),
    .I1(n6411_12),
    .I2(n5895_13),
    .I3(n6409_11) 
);
defparam n5895_s9.INIT=16'h0777;
  LUT4 n5895_s10 (
    .F(n5895_13),
    .I0(ff_cache0_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5869_17),
    .I3(ff_cache0_data_en) 
);
defparam n5895_s10.INIT=16'hCACC;
  LUT4 n5895_s11 (
    .F(n5895_14),
    .I0(n5895_15),
    .I1(ff_priority[0]),
    .I2(n5895_10),
    .I3(ff_priority[1]) 
);
defparam n5895_s11.INIT=16'hF0BB;
  LUT4 n5896_s9 (
    .F(n5896_12),
    .I0(ff_cache3_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5853_20),
    .I3(n6411_9) 
);
defparam n5896_s9.INIT=16'hAC00;
  LUT4 n5896_s11 (
    .F(n5896_14),
    .I0(ff_cache3_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5853_20),
    .I3(n5866_11) 
);
defparam n5896_s11.INIT=16'hAC00;
  LUT4 n5896_s12 (
    .F(n5896_15),
    .I0(ff_cache2_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(ff_priority[0]),
    .I3(n5853_19) 
);
defparam n5896_s12.INIT=16'h0A0C;
  LUT4 n5898_s13 (
    .F(n5898_16),
    .I0(n6695_15),
    .I1(n5898_22),
    .I2(n5869_17),
    .I3(n5898_23) 
);
defparam n5898_s13.INIT=16'hB0BB;
  LUT4 n5898_s16 (
    .F(n5898_19),
    .I0(n6411_9),
    .I1(n5853_20),
    .I2(n5853_14),
    .I3(n5854_15) 
);
defparam n5898_s16.INIT=16'h00D0;
  LUT4 n5898_s17 (
    .F(n5898_20),
    .I0(n5898_24),
    .I1(n6409_11),
    .I2(ff_cache3_data_mask[3]),
    .I3(n5855_12) 
);
defparam n5898_s17.INIT=16'h0777;
  LUT4 n5898_s18 (
    .F(n5898_21),
    .I0(n5898_25),
    .I1(n6411_12),
    .I2(ff_cache2_data_mask[3]),
    .I3(n5851_13) 
);
defparam n5898_s18.INIT=16'h0777;
  LUT4 n5899_s13 (
    .F(n5899_16),
    .I0(n5899_18),
    .I1(n6409_11),
    .I2(ff_cache2_data_mask[2]),
    .I3(n5851_13) 
);
defparam n5899_s13.INIT=16'h0777;
  LUT4 n5899_s14 (
    .F(n5899_17),
    .I0(n5899_19),
    .I1(n6411_12),
    .I2(ff_cache3_data_mask[2]),
    .I3(n5855_12) 
);
defparam n5899_s14.INIT=16'h0777;
  LUT4 n5900_s14 (
    .F(n5900_17),
    .I0(ff_cache1_data_mask[1]),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n6695_13),
    .I3(n6411_12) 
);
defparam n5900_s14.INIT=16'hAC00;
  LUT4 n5900_s15 (
    .F(n5900_18),
    .I0(ff_cache3_data_mask[1]),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n5853_20),
    .I3(n6411_9) 
);
defparam n5900_s15.INIT=16'hAC00;
  LUT4 n5900_s16 (
    .F(n5900_19),
    .I0(ff_cache2_data_mask[1]),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n5853_19),
    .I3(n6188_8) 
);
defparam n5900_s16.INIT=16'hAC00;
  LUT4 n5900_s17 (
    .F(n5900_20),
    .I0(w_command_vram_wdata_mask[1]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6409_11) 
);
defparam n5900_s17.INIT=16'hCA00;
  LUT4 n5901_s12 (
    .F(n5901_15),
    .I0(ff_cache3_data_mask[0]),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n5853_20),
    .I3(n6411_9) 
);
defparam n5901_s12.INIT=16'hAC00;
  LUT4 n5901_s13 (
    .F(n5901_16),
    .I0(w_command_vram_wdata_mask[0]),
    .I1(ff_cache0_data_mask[0]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(n6409_11) 
);
defparam n5901_s13.INIT=16'hCA00;
  LUT4 n5901_s14 (
    .F(n5901_17),
    .I0(ff_cache2_data_mask[0]),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n5853_19),
    .I3(n6188_8) 
);
defparam n5901_s14.INIT=16'hAC00;
  LUT3 n5901_s15 (
    .F(n5901_18),
    .I0(n5901_19),
    .I1(n6411_12),
    .I2(n5901_22) 
);
defparam n5901_s15.INIT=8'h07;
  LUT2 ff_cache2_already_read_s9 (
    .F(ff_cache2_already_read_13),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_data_en) 
);
defparam ff_cache2_already_read_s9.INIT=4'h8;
  LUT4 ff_cache_vram_rdata_en_s8 (
    .F(ff_cache_vram_rdata_en_11),
    .I0(ff_cache2_already_read),
    .I1(n550_9),
    .I2(ff_cache_vram_rdata_en_25),
    .I3(w_cache2_hit) 
);
defparam ff_cache_vram_rdata_en_s8.INIT=16'hBB0F;
  LUT4 ff_cache_vram_rdata_en_s10 (
    .F(ff_cache_vram_rdata_en_13),
    .I0(ff_cache1_already_read),
    .I1(n508_9),
    .I2(n1350_4),
    .I3(n5625_9) 
);
defparam ff_cache_vram_rdata_en_s10.INIT=16'h004F;
  LUT4 n6693_s14 (
    .F(n6693_20),
    .I0(ff_cache1_already_read_9),
    .I1(ff_cache_vram_rdata_en_11),
    .I2(n1350_4),
    .I3(ff_cache_vram_rdata_en_13) 
);
defparam n6693_s14.INIT=16'hF100;
  LUT4 n6695_s10 (
    .F(n6695_15),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache1_data_mask[2]),
    .I3(ff_cache1_data_mask[3]) 
);
defparam n6695_s10.INIT=16'h8000;
  LUT4 n6695_s11 (
    .F(n6695_16),
    .I0(n5855_15),
    .I1(n6695_15),
    .I2(ff_priority[0]),
    .I3(n6695_17) 
);
defparam n6695_s11.INIT=16'hAFC0;
  LUT3 n5850_s8 (
    .F(n5850_13),
    .I0(n5855_15),
    .I1(ff_priority[0]),
    .I2(ff_cache3_data_en) 
);
defparam n5850_s8.INIT=8'h40;
  LUT3 n5850_s9 (
    .F(n5850_14),
    .I0(ff_priority[0]),
    .I1(n5851_16),
    .I2(ff_cache2_data_en) 
);
defparam n5850_s9.INIT=8'h10;
  LUT4 n5895_s12 (
    .F(n5895_15),
    .I0(ff_cache1_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5895_s12.INIT=16'hCACC;
  LUT2 n5898_s19 (
    .F(n5898_22),
    .I0(ff_cache1_data_en),
    .I1(ff_priority[0]) 
);
defparam n5898_s19.INIT=4'h8;
  LUT2 n5898_s20 (
    .F(n5898_23),
    .I0(ff_priority[0]),
    .I1(ff_cache0_data_en) 
);
defparam n5898_s20.INIT=4'h4;
  LUT4 n5898_s21 (
    .F(n5898_24),
    .I0(ff_cache0_data_mask[3]),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n5869_17),
    .I3(ff_cache0_data_en) 
);
defparam n5898_s21.INIT=16'hCACC;
  LUT4 n5898_s22 (
    .F(n5898_25),
    .I0(ff_cache1_data_mask[3]),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5898_s22.INIT=16'hCACC;
  LUT4 n5899_s15 (
    .F(n5899_18),
    .I0(ff_cache0_data_mask[2]),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n5869_17),
    .I3(ff_cache0_data_en) 
);
defparam n5899_s15.INIT=16'hCACC;
  LUT4 n5899_s16 (
    .F(n5899_19),
    .I0(ff_cache1_data_mask[2]),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5899_s16.INIT=16'hCACC;
  LUT4 n5901_s16 (
    .F(n5901_19),
    .I0(ff_cache1_data_mask[0]),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5901_s16.INIT=16'hCACC;
  LUT4 n6695_s12 (
    .F(n6695_17),
    .I0(n5851_16),
    .I1(n5869_17),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6695_s12.INIT=16'hFA0C;
  LUT4 n5898_s23 (
    .F(n5898_27),
    .I0(n5855_15),
    .I1(ff_priority[0]),
    .I2(ff_cache3_data_en),
    .I3(n5850_14) 
);
defparam n5898_s23.INIT=16'h00BF;
  LUT4 n6693_s15 (
    .F(n6693_22),
    .I0(ff_cache2_data_en),
    .I1(ff_cache3_data_en),
    .I2(ff_cache0_data_en),
    .I3(ff_cache1_data_en) 
);
defparam n6693_s15.INIT=16'h8000;
  LUT3 ff_cache2_already_read_s10 (
    .F(ff_cache2_already_read_15),
    .I0(n5284_7),
    .I1(ff_cache0_data_en),
    .I2(ff_cache1_data_en) 
);
defparam ff_cache2_already_read_s10.INIT=8'h40;
  LUT4 n5897_s13 (
    .F(n5897_17),
    .I0(n5897_27),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(n5897_19) 
);
defparam n5897_s13.INIT=16'h00EF;
  LUT4 n5875_s14 (
    .F(n5875_18),
    .I0(n5875_10),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(n5875_20) 
);
defparam n5875_s14.INIT=16'h00EF;
  LUT4 n5871_s15 (
    .F(n5871_19),
    .I0(n5871_29),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(n5871_21) 
);
defparam n5871_s15.INIT=16'h00EF;
  LUT4 ff_cache3_already_read_s8 (
    .F(ff_cache3_already_read_13),
    .I0(n6693_22),
    .I1(ff_cache_vram_write),
    .I2(ff_vram_wdata_31_11),
    .I3(n5284_7) 
);
defparam ff_cache3_already_read_s8.INIT=16'h00BF;
  LUT4 n6188_s4 (
    .F(n6188_10),
    .I0(n6411_12),
    .I1(n6188_8),
    .I2(ff_start),
    .I3(ff_cache_flush_start) 
);
defparam n6188_s4.INIT=16'h000E;
  LUT3 ff_vram_address_16_s12 (
    .F(ff_vram_address_16_17),
    .I0(ff_start),
    .I1(ff_cache_flush_start),
    .I2(ff_vram_valid_8) 
);
defparam ff_vram_address_16_s12.INIT=8'h10;
  LUT4 ff_vram_address_16_s13 (
    .F(ff_vram_address_16_19),
    .I0(w_command_vram_valid),
    .I1(ff_vram_address_16_15),
    .I2(ff_start),
    .I3(ff_cache_flush_start) 
);
defparam ff_vram_address_16_s13.INIT=16'h0001;
  LUT3 ff_cache1_data_31_s11 (
    .F(ff_cache1_data_31_17),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]),
    .I2(ff_cache_vram_rdata_en_23) 
);
defparam ff_cache1_data_31_s11.INIT=8'h40;
  LUT4 ff_cache1_already_read_s9 (
    .F(ff_cache1_already_read_14),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]),
    .I2(w_command_vram_rdata_en),
    .I3(n5284_7) 
);
defparam ff_cache1_already_read_s9.INIT=16'hBF00;
  LUT4 n5883_s14 (
    .F(n5883_18),
    .I0(n5883_28),
    .I1(ff_priority[1]),
    .I2(ff_priority[0]),
    .I3(n5880_19) 
);
defparam n5883_s14.INIT=16'hDF00;
  LUT4 n5869_s17 (
    .F(n5869_21),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]),
    .I2(n5869_25),
    .I3(n5869_19) 
);
defparam n5869_s17.INIT=16'hBF00;
  LUT4 n5895_s13 (
    .F(n5895_17),
    .I0(n5895_19),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n5868_18) 
);
defparam n5895_s13.INIT=16'hDF00;
  LUT3 ff_cache2_address_16_s10 (
    .F(ff_cache2_address_16_16),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(ff_cache_vram_rdata_en_23) 
);
defparam ff_cache2_address_16_s10.INIT=8'h40;
  LUT4 n5873_s15 (
    .F(n5873_19),
    .I0(n5873_27),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n5880_19) 
);
defparam n5873_s15.INIT=16'hDF00;
  LUT3 ff_cache0_data_7_s8 (
    .F(ff_cache0_data_7_14),
    .I0(n5284_7),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_7_s8.INIT=8'h01;
  LUT4 n5625_s5 (
    .F(n5625_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5625_9),
    .I3(n5643_10) 
);
defparam n5625_s5.INIT=16'h0EFF;
  LUT4 n5633_s5 (
    .F(n5633_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1350_4),
    .I3(n5643_10) 
);
defparam n5633_s5.INIT=16'h0EFF;
  LUT4 n5638_s5 (
    .F(n5638_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(n5643_10) 
);
defparam n5638_s5.INIT=16'h0EFF;
  LUT4 n5643_s6 (
    .F(n5643_12),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5643_9),
    .I3(n5643_10) 
);
defparam n5643_s6.INIT=16'h0EFF;
  LUT3 ff_cache0_data_15_s8 (
    .F(ff_cache0_data_15_14),
    .I0(n5284_7),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam ff_cache0_data_15_s8.INIT=8'h10;
  LUT4 n5624_s4 (
    .F(n5624_10),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5625_9),
    .I3(n5643_10) 
);
defparam n5624_s4.INIT=16'h0BFF;
  LUT4 n5632_s5 (
    .F(n5632_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n1350_4),
    .I3(n5643_10) 
);
defparam n5632_s5.INIT=16'h0BFF;
  LUT4 n5637_s5 (
    .F(n5637_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(w_cache2_hit),
    .I3(n5643_10) 
);
defparam n5637_s5.INIT=16'h0BFF;
  LUT4 n5642_s4 (
    .F(n5642_10),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5643_9),
    .I3(n5643_10) 
);
defparam n5642_s4.INIT=16'h0BFF;
  LUT3 ff_cache0_data_23_s8 (
    .F(ff_cache0_data_23_14),
    .I0(n5284_7),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_23_s8.INIT=8'h10;
  LUT4 n5623_s4 (
    .F(n5623_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5625_9),
    .I3(n5643_10) 
);
defparam n5623_s4.INIT=16'h0BFF;
  LUT4 n5631_s5 (
    .F(n5631_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1350_4),
    .I3(n5643_10) 
);
defparam n5631_s5.INIT=16'h0BFF;
  LUT4 n5636_s5 (
    .F(n5636_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(n5643_10) 
);
defparam n5636_s5.INIT=16'h0BFF;
  LUT4 n5641_s4 (
    .F(n5641_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5643_9),
    .I3(n5643_10) 
);
defparam n5641_s4.INIT=16'h0BFF;
  LUT3 ff_cache0_data_31_s9 (
    .F(ff_cache0_data_31_15),
    .I0(n5284_7),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_31_s9.INIT=8'h40;
  LUT4 n5622_s4 (
    .F(n5622_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5625_9),
    .I3(n5643_10) 
);
defparam n5622_s4.INIT=16'h07FF;
  LUT4 n5630_s5 (
    .F(n5630_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1350_4),
    .I3(n5643_10) 
);
defparam n5630_s5.INIT=16'h07FF;
  LUT4 n5635_s5 (
    .F(n5635_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(n5643_10) 
);
defparam n5635_s5.INIT=16'h07FF;
  LUT4 n5640_s4 (
    .F(n5640_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5643_9),
    .I3(n5643_10) 
);
defparam n5640_s4.INIT=16'h07FF;
  LUT4 ff_cache0_address_15_s8 (
    .F(ff_cache0_address_15_14),
    .I0(n6693_22),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache0_address_15_s8.INIT=16'hFD00;
  LUT4 n5866_s16 (
    .F(n5866_20),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(n5866_22),
    .I3(n5866_16) 
);
defparam n5866_s16.INIT=16'hEF00;
  LUT3 ff_cache0_already_read_s10 (
    .F(ff_cache0_already_read_15),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(ff_cache_vram_rdata_en_23) 
);
defparam ff_cache0_already_read_s10.INIT=8'h10;
  LUT4 ff_cache3_data_mask_3_s12 (
    .F(ff_cache3_data_mask_3_18),
    .I0(ff_cache3_address_16_13),
    .I1(n69_3),
    .I2(ff_cache3_data_en),
    .I3(n5643_10) 
);
defparam ff_cache3_data_mask_3_s12.INIT=16'h7500;
  LUT3 ff_cache3_data_31_s9 (
    .F(ff_cache3_data_31_15),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(ff_cache3_address_16_13) 
);
defparam ff_cache3_data_31_s9.INIT=8'h0B;
  LUT4 ff_cache2_data_31_s8 (
    .F(ff_cache2_data_31_14),
    .I0(ff_cache2_address_16_13),
    .I1(n69_3),
    .I2(ff_cache3_data_en),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_31_s8.INIT=16'h0075;
  LUT3 n5891_s14 (
    .F(n5891_18),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(n5891_24) 
);
defparam n5891_s14.INIT=8'h08;
  LUT3 n5888_s13 (
    .F(n5888_17),
    .I0(n5888_21),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]) 
);
defparam n5888_s13.INIT=8'h80;
  LUT3 n5887_s14 (
    .F(n5887_18),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(n5887_24) 
);
defparam n5887_s14.INIT=8'h08;
  LUT3 ff_cache3_address_16_s10 (
    .F(ff_cache3_address_16_16),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(ff_cache_vram_rdata_en_23) 
);
defparam ff_cache3_address_16_s10.INIT=8'h80;
  LUT3 n5890_s13 (
    .F(n5890_17),
    .I0(n5890_21),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]) 
);
defparam n5890_s13.INIT=8'h80;
  LUT4 n5897_s14 (
    .F(n5897_19),
    .I0(n5853_14),
    .I1(w_command_vram_wdata[0]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n5897_s14.INIT=16'hBBB0;
  LUT4 n5875_s15 (
    .F(n5875_20),
    .I0(n5853_14),
    .I1(w_command_vram_wdata[22]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n5875_s15.INIT=16'hBBB0;
  LUT4 n5871_s16 (
    .F(n5871_21),
    .I0(n5853_14),
    .I1(w_command_vram_wdata[26]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n5871_s16.INIT=16'hBBB0;
  LUT3 n6411_s6 (
    .F(n6411_12),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n6411_s6.INIT=8'h02;
  LUT4 ff_cache_vram_rdata_en_s13 (
    .F(ff_cache_vram_rdata_en_17),
    .I0(ff_cache0_already_read),
    .I1(n466_9),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache_vram_rdata_en_s13.INIT=16'h0400;
  LUT4 ff_cache1_data_31_s12 (
    .F(ff_cache1_data_31_19),
    .I0(n18_3),
    .I1(ff_cache0_data_en),
    .I2(ff_cache_vram_write),
    .I3(n5284_7) 
);
defparam ff_cache1_data_31_s12.INIT=16'h004F;
  LUT4 ff_vram_wdata_31_s7 (
    .F(ff_vram_wdata_31_11),
    .I0(n1350_4),
    .I1(n18_3),
    .I2(ff_cache0_data_en),
    .I3(ff_cache1_already_read_9) 
);
defparam ff_vram_wdata_31_s7.INIT=16'h4500;
  LUT4 n6694_s6 (
    .F(n6694_13),
    .I0(n1350_4),
    .I1(w_cache2_hit),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam n6694_s6.INIT=16'hB0BB;
  LUT3 n5022_s5 (
    .F(n5022_10),
    .I0(n5284_7),
    .I1(n18_3),
    .I2(ff_cache0_data_en) 
);
defparam n5022_s5.INIT=8'h45;
  LUT4 n5899_s17 (
    .F(n5899_21),
    .I0(w_command_vram_wdata_mask[2]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5899_s17.INIT=16'h5554;
  LUT4 n5898_s24 (
    .F(n5898_29),
    .I0(w_command_vram_wdata_mask[3]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5898_s24.INIT=16'h5554;
  LUT4 n5868_s14 (
    .F(n5868_18),
    .I0(ff_cache_vram_write),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5868_s14.INIT=16'h0001;
  LUT4 ff_cache0_data_mask_2_s13 (
    .F(ff_cache0_data_mask_2_19),
    .I0(ff_cache0_already_read_15),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam ff_cache0_data_mask_2_s13.INIT=16'h0001;
  LUT4 n6693_s17 (
    .F(n6693_26),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n6693_s17.INIT=16'h0001;
  LUT4 ff_cache_vram_rdata_en_s14 (
    .F(ff_cache_vram_rdata_en_19),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(ff_cache0_already_read_13) 
);
defparam ff_cache_vram_rdata_en_s14.INIT=16'h0100;
  LUT4 n5880_s15 (
    .F(n5880_19),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(n5866_24) 
);
defparam n5880_s15.INIT=16'h0100;
  LUT4 n5852_s17 (
    .F(n5852_21),
    .I0(n5870_7),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5852_s17.INIT=16'h0001;
  LUT4 n5851_s16 (
    .F(n5851_20),
    .I0(n5870_7),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5851_s16.INIT=16'h5554;
  LUT4 n6692_s5 (
    .F(n6692_11),
    .I0(ff_start),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n6692_s5.INIT=16'h0001;
  LUT4 ff_cache2_data_mask_3_s13 (
    .F(ff_cache2_data_mask_3_19),
    .I0(n52_3),
    .I1(ff_cache2_data_en),
    .I2(ff_cache2_address_16_13),
    .I3(n5643_10) 
);
defparam ff_cache2_data_mask_3_s13.INIT=16'h0B00;
  LUT4 n6693_s18 (
    .F(n6693_28),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam n6693_s18.INIT=16'hB0BB;
  LUT3 ff_cache_vram_rdata_en_s15 (
    .F(ff_cache_vram_rdata_en_21),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(ff_cache1_already_read_9) 
);
defparam ff_cache_vram_rdata_en_s15.INIT=8'h0B;
  LUT4 ff_cache1_data_31_s13 (
    .F(ff_cache1_data_31_21),
    .I0(ff_cache1_address_16_12),
    .I1(ff_cache1_already_read_9),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam ff_cache1_data_31_s13.INIT=16'hB0BB;
  LUT3 ff_cache0_already_read_s11 (
    .F(ff_cache0_already_read_17),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(ff_cache1_already_read_9) 
);
defparam ff_cache0_already_read_s11.INIT=8'hB0;
  LUT4 n5022_s7 (
    .F(n1357_5),
    .I0(n518_9),
    .I1(n1217_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5022_s7.INIT=16'hCACC;
  LUT4 n5021_s6 (
    .F(n1356_5),
    .I0(n517_9),
    .I1(n1216_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5021_s6.INIT=16'hCACC;
  LUT4 n5020_s6 (
    .F(n1355_5),
    .I0(n516_9),
    .I1(n1215_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5020_s6.INIT=16'hCACC;
  LUT4 n5019_s6 (
    .F(n1354_5),
    .I0(n515_9),
    .I1(n1214_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5019_s6.INIT=16'hCACC;
  LUT4 n5018_s6 (
    .F(n1353_5),
    .I0(n514_9),
    .I1(n1213_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5018_s6.INIT=16'hCACC;
  LUT4 n5017_s6 (
    .F(n1352_5),
    .I0(n513_9),
    .I1(n1212_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5017_s6.INIT=16'hCACC;
  LUT4 n5016_s6 (
    .F(n1351_5),
    .I0(n512_9),
    .I1(n1211_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5016_s6.INIT=16'hCACC;
  LUT4 n5015_s8 (
    .F(n1350_6),
    .I0(n511_9),
    .I1(n1210_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5015_s8.INIT=16'hCACC;
  LUT4 n5901_s18 (
    .F(n5901_22),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata_mask[0]),
    .I3(n5853_14) 
);
defparam n5901_s18.INIT=16'h00F1;
  LUT4 n5885_s14 (
    .F(n5885_18),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[12]),
    .I3(n5853_14) 
);
defparam n5885_s14.INIT=16'h00F1;
  LUT4 n5883_s15 (
    .F(n5883_20),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[14]),
    .I3(n5853_14) 
);
defparam n5883_s15.INIT=16'h00F1;
  LUT4 n5881_s14 (
    .F(n5881_18),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[16]),
    .I3(n5853_14) 
);
defparam n5881_s14.INIT=16'h00F1;
  LUT4 n5880_s16 (
    .F(n5880_21),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[17]),
    .I3(n5853_14) 
);
defparam n5880_s16.INIT=16'h00F1;
  LUT4 n5877_s13 (
    .F(n5877_17),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[20]),
    .I3(n5853_14) 
);
defparam n5877_s13.INIT=16'h00F1;
  LUT4 n5873_s16 (
    .F(n5873_21),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[24]),
    .I3(n5853_14) 
);
defparam n5873_s16.INIT=16'h00F1;
  LUT4 n5900_s18 (
    .F(n5900_22),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata_mask[1]),
    .I3(n5853_14) 
);
defparam n5900_s18.INIT=16'h00F1;
  LUT4 n5894_s13 (
    .F(n5894_17),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[3]),
    .I3(n5853_14) 
);
defparam n5894_s13.INIT=16'h00F1;
  LUT4 n5872_s13 (
    .F(n5872_17),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[25]),
    .I3(n5853_14) 
);
defparam n5872_s13.INIT=16'h00F1;
  LUT4 n5897_s15 (
    .F(n5897_21),
    .I0(ff_cache0_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5869_17),
    .I3(ff_cache0_data_en) 
);
defparam n5897_s15.INIT=16'hCACC;
  LUT4 n5892_s13 (
    .F(n5892_17),
    .I0(ff_cache0_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5869_17),
    .I3(ff_cache0_data_en) 
);
defparam n5892_s13.INIT=16'hCACC;
  LUT4 n5891_s15 (
    .F(n5891_20),
    .I0(ff_cache0_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5869_17),
    .I3(ff_cache0_data_en) 
);
defparam n5891_s15.INIT=16'hCACC;
  LUT4 n5890_s14 (
    .F(n5890_19),
    .I0(ff_cache0_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5869_17),
    .I3(ff_cache0_data_en) 
);
defparam n5890_s14.INIT=16'hCACC;
  LUT4 n5887_s15 (
    .F(n5887_20),
    .I0(ff_cache0_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5869_17),
    .I3(ff_cache0_data_en) 
);
defparam n5887_s15.INIT=16'hCACC;
  LUT4 n5885_s15 (
    .F(n5885_20),
    .I0(ff_cache0_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5869_17),
    .I3(ff_cache0_data_en) 
);
defparam n5885_s15.INIT=16'hCACC;
  LUT4 n5883_s16 (
    .F(n5883_22),
    .I0(ff_cache0_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5869_17),
    .I3(ff_cache0_data_en) 
);
defparam n5883_s16.INIT=16'hCACC;
  LUT4 n5882_s13 (
    .F(n5882_17),
    .I0(ff_cache0_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5869_17),
    .I3(ff_cache0_data_en) 
);
defparam n5882_s13.INIT=16'hCACC;
  LUT4 n5881_s15 (
    .F(n5881_20),
    .I0(ff_cache0_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5869_17),
    .I3(ff_cache0_data_en) 
);
defparam n5881_s15.INIT=16'hCACC;
  LUT4 n5880_s17 (
    .F(n5880_23),
    .I0(ff_cache0_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5869_17),
    .I3(ff_cache0_data_en) 
);
defparam n5880_s17.INIT=16'hCACC;
  LUT4 n5878_s13 (
    .F(n5878_17),
    .I0(ff_cache0_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5869_17),
    .I3(ff_cache0_data_en) 
);
defparam n5878_s13.INIT=16'hCACC;
  LUT4 n5877_s14 (
    .F(n5877_19),
    .I0(ff_cache0_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5869_17),
    .I3(ff_cache0_data_en) 
);
defparam n5877_s14.INIT=16'hCACC;
  LUT4 n5876_s13 (
    .F(n5876_17),
    .I0(ff_cache0_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5869_17),
    .I3(ff_cache0_data_en) 
);
defparam n5876_s13.INIT=16'hCACC;
  LUT4 n5875_s16 (
    .F(n5875_22),
    .I0(ff_cache0_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5869_17),
    .I3(ff_cache0_data_en) 
);
defparam n5875_s16.INIT=16'hCACC;
  LUT4 n5874_s13 (
    .F(n5874_17),
    .I0(ff_cache0_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5869_17),
    .I3(ff_cache0_data_en) 
);
defparam n5874_s13.INIT=16'hCACC;
  LUT4 n5872_s14 (
    .F(n5872_19),
    .I0(ff_cache0_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5869_17),
    .I3(ff_cache0_data_en) 
);
defparam n5872_s14.INIT=16'hCACC;
  LUT4 n5868_s15 (
    .F(n5868_20),
    .I0(ff_cache0_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5869_17),
    .I3(ff_cache0_data_en) 
);
defparam n5868_s15.INIT=16'hCACC;
  LUT4 n5867_s13 (
    .F(n5867_17),
    .I0(ff_cache0_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5869_17),
    .I3(ff_cache0_data_en) 
);
defparam n5867_s13.INIT=16'hCACC;
  LUT4 n5866_s17 (
    .F(n5866_22),
    .I0(ff_cache0_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5869_17),
    .I3(ff_cache0_data_en) 
);
defparam n5866_s17.INIT=16'hCACC;
  LUT3 n5851_s17 (
    .F(n5851_22),
    .I0(n6409_11),
    .I1(n5869_17),
    .I2(ff_cache0_data_en) 
);
defparam n5851_s17.INIT=8'h20;
  LUT4 n5896_s13 (
    .F(n5896_17),
    .I0(ff_cache0_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5869_17),
    .I3(ff_cache0_data_en) 
);
defparam n5896_s13.INIT=16'hCACC;
  LUT4 n5894_s14 (
    .F(n5894_19),
    .I0(ff_cache0_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5869_17),
    .I3(ff_cache0_data_en) 
);
defparam n5894_s14.INIT=16'hCACC;
  LUT4 n5889_s13 (
    .F(n5889_17),
    .I0(ff_cache0_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5869_17),
    .I3(ff_cache0_data_en) 
);
defparam n5889_s13.INIT=16'hCACC;
  LUT4 n5884_s14 (
    .F(n5884_18),
    .I0(ff_cache0_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5869_17),
    .I3(ff_cache0_data_en) 
);
defparam n5884_s14.INIT=16'hCACC;
  LUT4 n5879_s14 (
    .F(n5879_18),
    .I0(ff_cache0_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5869_17),
    .I3(ff_cache0_data_en) 
);
defparam n5879_s14.INIT=16'hCACC;
  LUT4 n5873_s17 (
    .F(n5873_23),
    .I0(ff_cache0_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5869_17),
    .I3(ff_cache0_data_en) 
);
defparam n5873_s17.INIT=16'hCACC;
  LUT4 n5871_s17 (
    .F(n5871_23),
    .I0(ff_cache0_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5869_17),
    .I3(ff_cache0_data_en) 
);
defparam n5871_s17.INIT=16'hCACC;
  LUT4 n5885_s16 (
    .F(n5885_22),
    .I0(n5885_20),
    .I1(n6409_11),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5885_s16.INIT=16'h0777;
  LUT4 n5881_s16 (
    .F(n5881_22),
    .I0(n5881_28),
    .I1(n6411_12),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5881_s16.INIT=16'h0777;
  LUT4 n5878_s14 (
    .F(n5878_19),
    .I0(n5878_21),
    .I1(n6188_8),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5878_s14.INIT=16'h0777;
  LUT4 n5873_s18 (
    .F(n5873_25),
    .I0(n5873_27),
    .I1(n6188_8),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5873_s18.INIT=16'h0777;
  LUT4 n5867_s14 (
    .F(n5867_19),
    .I0(n5867_23),
    .I1(n6411_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5867_s14.INIT=16'h0777;
  LUT3 n5866_s18 (
    .F(n5866_24),
    .I0(ff_cache_vram_write),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5866_s18.INIT=8'h15;
  LUT4 n5863_s12 (
    .F(n5863_16),
    .I0(n5855_12),
    .I1(ff_cache3_address[4]),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5863_s12.INIT=16'h0777;
  LUT4 n5862_s12 (
    .F(n5862_16),
    .I0(n5855_12),
    .I1(ff_cache3_address[5]),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5862_s12.INIT=16'h0777;
  LUT4 n5859_s12 (
    .F(n5859_16),
    .I0(n5855_12),
    .I1(ff_cache3_address[8]),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5859_s12.INIT=16'h0777;
  LUT4 n6693_s19 (
    .F(n6693_30),
    .I0(w_command_vram_valid),
    .I1(ff_cache_flush_start),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n6693_s19.INIT=16'h0111;
  LUT4 n5894_s15 (
    .F(n5894_21),
    .I0(n5894_25),
    .I1(n6411_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5894_s15.INIT=16'h0777;
  LUT4 n5872_s15 (
    .F(n5872_21),
    .I0(n5872_27),
    .I1(n6411_12),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5872_s15.INIT=16'h0777;
  LUT4 n5900_s19 (
    .F(n5900_24),
    .I0(n5900_10),
    .I1(ff_busy),
    .I2(w_command_vram_write),
    .I3(n5900_11) 
);
defparam n5900_s19.INIT=16'h00EA;
  LUT4 n5896_s14 (
    .F(n5896_19),
    .I0(ff_cache2_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5851_16),
    .I3(ff_cache2_data_en) 
);
defparam n5896_s14.INIT=16'hCACC;
  LUT4 n5895_s14 (
    .F(n5895_19),
    .I0(ff_cache2_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5851_16),
    .I3(ff_cache2_data_en) 
);
defparam n5895_s14.INIT=16'hCACC;
  LUT4 n5894_s16 (
    .F(n5894_23),
    .I0(ff_cache2_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5851_16),
    .I3(ff_cache2_data_en) 
);
defparam n5894_s16.INIT=16'hCACC;
  LUT4 n5891_s16 (
    .F(n5891_22),
    .I0(ff_cache2_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5851_16),
    .I3(ff_cache2_data_en) 
);
defparam n5891_s16.INIT=16'hCACC;
  LUT4 n5888_s14 (
    .F(n5888_19),
    .I0(ff_cache2_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5851_16),
    .I3(ff_cache2_data_en) 
);
defparam n5888_s14.INIT=16'hCACC;
  LUT4 n5887_s16 (
    .F(n5887_22),
    .I0(ff_cache2_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5851_16),
    .I3(ff_cache2_data_en) 
);
defparam n5887_s16.INIT=16'hCACC;
  LUT4 n5886_s13 (
    .F(n5886_17),
    .I0(ff_cache2_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5851_16),
    .I3(ff_cache2_data_en) 
);
defparam n5886_s13.INIT=16'hCACC;
  LUT4 n5885_s17 (
    .F(n5885_24),
    .I0(ff_cache2_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5851_16),
    .I3(ff_cache2_data_en) 
);
defparam n5885_s17.INIT=16'hCACC;
  LUT4 n5883_s17 (
    .F(n5883_24),
    .I0(ff_cache2_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5851_16),
    .I3(ff_cache2_data_en) 
);
defparam n5883_s17.INIT=16'hCACC;
  LUT4 n5882_s14 (
    .F(n5882_19),
    .I0(ff_cache2_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5851_16),
    .I3(ff_cache2_data_en) 
);
defparam n5882_s14.INIT=16'hCACC;
  LUT4 n5881_s17 (
    .F(n5881_24),
    .I0(ff_cache2_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5851_16),
    .I3(ff_cache2_data_en) 
);
defparam n5881_s17.INIT=16'hCACC;
  LUT4 n5878_s15 (
    .F(n5878_21),
    .I0(ff_cache2_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5851_16),
    .I3(ff_cache2_data_en) 
);
defparam n5878_s15.INIT=16'hCACC;
  LUT4 n5871_s18 (
    .F(n5871_25),
    .I0(ff_cache2_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5851_16),
    .I3(ff_cache2_data_en) 
);
defparam n5871_s18.INIT=16'hCACC;
  LUT4 n5870_s14 (
    .F(n5870_18),
    .I0(ff_cache2_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5851_16),
    .I3(ff_cache2_data_en) 
);
defparam n5870_s14.INIT=16'hCACC;
  LUT4 n5868_s16 (
    .F(n5868_22),
    .I0(ff_cache2_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5851_16),
    .I3(ff_cache2_data_en) 
);
defparam n5868_s16.INIT=16'hCACC;
  LUT4 n5867_s15 (
    .F(n5867_21),
    .I0(ff_cache2_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5851_16),
    .I3(ff_cache2_data_en) 
);
defparam n5867_s15.INIT=16'hCACC;
  LUT4 n5897_s16 (
    .F(n5897_23),
    .I0(ff_cache2_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5851_16),
    .I3(ff_cache2_data_en) 
);
defparam n5897_s16.INIT=16'hCACC;
  LUT4 n5892_s14 (
    .F(n5892_19),
    .I0(ff_cache2_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5851_16),
    .I3(ff_cache2_data_en) 
);
defparam n5892_s14.INIT=16'hCACC;
  LUT4 n5880_s18 (
    .F(n5880_25),
    .I0(ff_cache2_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5851_16),
    .I3(ff_cache2_data_en) 
);
defparam n5880_s18.INIT=16'hCACC;
  LUT4 n5877_s15 (
    .F(n5877_21),
    .I0(ff_cache2_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5851_16),
    .I3(ff_cache2_data_en) 
);
defparam n5877_s15.INIT=16'hCACC;
  LUT4 n5876_s14 (
    .F(n5876_19),
    .I0(ff_cache2_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5851_16),
    .I3(ff_cache2_data_en) 
);
defparam n5876_s14.INIT=16'hCACC;
  LUT4 n5873_s19 (
    .F(n5873_27),
    .I0(ff_cache2_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5851_16),
    .I3(ff_cache2_data_en) 
);
defparam n5873_s19.INIT=16'hCACC;
  LUT4 n5872_s16 (
    .F(n5872_23),
    .I0(ff_cache2_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5851_16),
    .I3(ff_cache2_data_en) 
);
defparam n5872_s16.INIT=16'hCACC;
  LUT4 n5869_s18 (
    .F(n5869_23),
    .I0(ff_cache2_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5851_16),
    .I3(ff_cache2_data_en) 
);
defparam n5869_s18.INIT=16'hCACC;
  LUT4 n5897_s17 (
    .F(n5897_25),
    .I0(ff_cache3_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5855_15),
    .I3(ff_cache3_data_en) 
);
defparam n5897_s17.INIT=16'hCACC;
  LUT4 n5892_s15 (
    .F(n5892_21),
    .I0(ff_cache3_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5855_15),
    .I3(ff_cache3_data_en) 
);
defparam n5892_s15.INIT=16'hCACC;
  LUT4 n5891_s17 (
    .F(n5891_24),
    .I0(ff_cache3_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5855_15),
    .I3(ff_cache3_data_en) 
);
defparam n5891_s17.INIT=16'hCACC;
  LUT4 n5888_s15 (
    .F(n5888_21),
    .I0(ff_cache3_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5855_15),
    .I3(ff_cache3_data_en) 
);
defparam n5888_s15.INIT=16'hCACC;
  LUT4 n5887_s17 (
    .F(n5887_24),
    .I0(ff_cache3_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5855_15),
    .I3(ff_cache3_data_en) 
);
defparam n5887_s17.INIT=16'hCACC;
  LUT4 n5885_s18 (
    .F(n5885_26),
    .I0(ff_cache3_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5855_15),
    .I3(ff_cache3_data_en) 
);
defparam n5885_s18.INIT=16'hCACC;
  LUT4 n5884_s15 (
    .F(n5884_20),
    .I0(ff_cache3_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5855_15),
    .I3(ff_cache3_data_en) 
);
defparam n5884_s15.INIT=16'hCACC;
  LUT4 n5882_s15 (
    .F(n5882_21),
    .I0(ff_cache3_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5855_15),
    .I3(ff_cache3_data_en) 
);
defparam n5882_s15.INIT=16'hCACC;
  LUT4 n5881_s18 (
    .F(n5881_26),
    .I0(ff_cache3_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5855_15),
    .I3(ff_cache3_data_en) 
);
defparam n5881_s18.INIT=16'hCACC;
  LUT4 n5879_s15 (
    .F(n5879_20),
    .I0(ff_cache3_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5855_15),
    .I3(ff_cache3_data_en) 
);
defparam n5879_s15.INIT=16'hCACC;
  LUT4 n5878_s16 (
    .F(n5878_23),
    .I0(ff_cache3_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5855_15),
    .I3(ff_cache3_data_en) 
);
defparam n5878_s16.INIT=16'hCACC;
  LUT4 n5877_s16 (
    .F(n5877_23),
    .I0(ff_cache3_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5855_15),
    .I3(ff_cache3_data_en) 
);
defparam n5877_s16.INIT=16'hCACC;
  LUT4 n5873_s20 (
    .F(n5873_29),
    .I0(ff_cache3_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5855_15),
    .I3(ff_cache3_data_en) 
);
defparam n5873_s20.INIT=16'hCACC;
  LUT4 n5872_s17 (
    .F(n5872_25),
    .I0(ff_cache3_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5855_15),
    .I3(ff_cache3_data_en) 
);
defparam n5872_s17.INIT=16'hCACC;
  LUT4 n5871_s19 (
    .F(n5871_27),
    .I0(ff_cache3_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5855_15),
    .I3(ff_cache3_data_en) 
);
defparam n5871_s19.INIT=16'hCACC;
  LUT4 n5868_s17 (
    .F(n5868_24),
    .I0(ff_cache3_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5855_15),
    .I3(ff_cache3_data_en) 
);
defparam n5868_s17.INIT=16'hCACC;
  LUT4 n5867_s16 (
    .F(n5867_23),
    .I0(ff_cache3_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5855_15),
    .I3(ff_cache3_data_en) 
);
defparam n5867_s16.INIT=16'hCACC;
  LUT4 n5894_s17 (
    .F(n5894_25),
    .I0(ff_cache3_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5855_15),
    .I3(ff_cache3_data_en) 
);
defparam n5894_s17.INIT=16'hCACC;
  LUT4 n5893_s13 (
    .F(n5893_17),
    .I0(ff_cache3_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5855_15),
    .I3(ff_cache3_data_en) 
);
defparam n5893_s13.INIT=16'hCACC;
  LUT4 n5890_s15 (
    .F(n5890_21),
    .I0(ff_cache3_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5855_15),
    .I3(ff_cache3_data_en) 
);
defparam n5890_s15.INIT=16'hCACC;
  LUT4 n5883_s18 (
    .F(n5883_26),
    .I0(ff_cache3_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5855_15),
    .I3(ff_cache3_data_en) 
);
defparam n5883_s18.INIT=16'hCACC;
  LUT4 n5880_s19 (
    .F(n5880_27),
    .I0(ff_cache3_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5855_15),
    .I3(ff_cache3_data_en) 
);
defparam n5880_s19.INIT=16'hCACC;
  LUT4 n5866_s19 (
    .F(n5866_26),
    .I0(ff_cache3_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5855_15),
    .I3(ff_cache3_data_en) 
);
defparam n5866_s19.INIT=16'hCACC;
  LUT4 ff_cache0_data_en_s6 (
    .F(ff_cache0_data_en_12),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]),
    .I3(n6693_26) 
);
defparam ff_cache0_data_en_s6.INIT=16'h00BF;
  LUT4 n5868_s18 (
    .F(n5868_26),
    .I0(n5868_24),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[1]) 
);
defparam n5868_s18.INIT=16'h0200;
  LUT4 n5857_s15 (
    .F(n5857_20),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5857_s15.INIT=16'h0100;
  LUT4 n5897_s18 (
    .F(n5897_27),
    .I0(ff_cache1_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5897_s18.INIT=16'hCACC;
  LUT4 n5894_s18 (
    .F(n5894_27),
    .I0(ff_cache1_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5894_s18.INIT=16'hCACC;
  LUT4 n5892_s16 (
    .F(n5892_23),
    .I0(ff_cache1_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5892_s16.INIT=16'hCACC;
  LUT4 n5891_s18 (
    .F(n5891_26),
    .I0(ff_cache1_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5891_s18.INIT=16'hCACC;
  LUT4 n5885_s19 (
    .F(n5885_28),
    .I0(ff_cache1_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5885_s19.INIT=16'hCACC;
  LUT4 n5884_s16 (
    .F(n5884_22),
    .I0(ff_cache1_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5884_s16.INIT=16'hCACC;
  LUT4 n5883_s19 (
    .F(n5883_28),
    .I0(ff_cache1_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5883_s19.INIT=16'hCACC;
  LUT4 n5882_s16 (
    .F(n5882_23),
    .I0(ff_cache1_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5882_s16.INIT=16'hCACC;
  LUT4 n5881_s19 (
    .F(n5881_28),
    .I0(ff_cache1_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5881_s19.INIT=16'hCACC;
  LUT4 n5880_s20 (
    .F(n5880_29),
    .I0(ff_cache1_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5880_s20.INIT=16'hCACC;
  LUT4 n5878_s17 (
    .F(n5878_25),
    .I0(ff_cache1_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5878_s17.INIT=16'h3533;
  LUT4 n5877_s17 (
    .F(n5877_25),
    .I0(ff_cache1_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5877_s17.INIT=16'hCACC;
  LUT4 n5876_s15 (
    .F(n5876_21),
    .I0(ff_cache1_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5876_s15.INIT=16'hCACC;
  LUT4 n5874_s14 (
    .F(n5874_19),
    .I0(ff_cache1_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5874_s14.INIT=16'hCACC;
  LUT4 n5873_s21 (
    .F(n5873_31),
    .I0(ff_cache1_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5873_s21.INIT=16'hCACC;
  LUT4 n5871_s20 (
    .F(n5871_29),
    .I0(ff_cache1_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5871_s20.INIT=16'hCACC;
  LUT4 n5868_s19 (
    .F(n5868_28),
    .I0(ff_cache1_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5868_s19.INIT=16'hCACC;
  LUT4 n5867_s17 (
    .F(n5867_25),
    .I0(ff_cache1_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5867_s17.INIT=16'hCACC;
  LUT4 n5896_s15 (
    .F(n5896_21),
    .I0(ff_cache1_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5896_s15.INIT=16'hCACC;
  LUT4 n5889_s14 (
    .F(n5889_19),
    .I0(ff_cache1_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5889_s14.INIT=16'hCACC;
  LUT4 n5887_s18 (
    .F(n5887_26),
    .I0(ff_cache1_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5887_s18.INIT=16'hCACC;
  LUT4 n5879_s16 (
    .F(n5879_22),
    .I0(ff_cache1_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5879_s16.INIT=16'hCACC;
  LUT4 n5872_s18 (
    .F(n5872_27),
    .I0(ff_cache1_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5872_s18.INIT=16'hCACC;
  LUT4 n5869_s19 (
    .F(n5869_25),
    .I0(ff_cache1_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n6695_15),
    .I3(ff_cache1_data_en) 
);
defparam n5869_s19.INIT=16'hCACC;
  LUT4 n6694_s7 (
    .F(n6694_15),
    .I0(ff_cache_vram_write),
    .I1(ff_busy),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n6694_s7.INIT=16'h0100;
  LUT4 ff_cache_vram_rdata_en_s16 (
    .F(ff_cache_vram_rdata_en_23),
    .I0(w_command_vram_rdata_en),
    .I1(ff_busy),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam ff_cache_vram_rdata_en_s16.INIT=16'hA8AA;
  LUT4 n5869_s20 (
    .F(n5869_27),
    .I0(n99_6),
    .I1(n99_7),
    .I2(ff_priority[1]),
    .I3(n5866_28) 
);
defparam n5869_s20.INIT=16'h3500;
  LUT4 n5873_s22 (
    .F(n5873_33),
    .I0(n103_6),
    .I1(n103_7),
    .I2(ff_priority[1]),
    .I3(n5866_28) 
);
defparam n5873_s22.INIT=16'h3500;
  LUT4 n5884_s17 (
    .F(n5884_24),
    .I0(n114_6),
    .I1(n114_7),
    .I2(ff_priority[1]),
    .I3(n5866_24) 
);
defparam n5884_s17.INIT=16'h0035;
  LUT4 n5891_s19 (
    .F(n5891_28),
    .I0(n5866_24),
    .I1(n121_6),
    .I2(n121_7),
    .I3(ff_priority[1]) 
);
defparam n5891_s19.INIT=16'h5044;
  LUT4 ff_cache_vram_rdata_en_s17 (
    .F(ff_cache_vram_rdata_en_25),
    .I0(ff_cache3_already_read),
    .I1(n592_6),
    .I2(n592_7),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache_vram_rdata_en_s17.INIT=16'h5044;
  LUT4 n5023_s4 (
    .F(n5023_10),
    .I0(ff_cache_vram_rdata_en_8),
    .I1(ff_cache_vram_rdata_en_23),
    .I2(w_cache_vram_rdata_en),
    .I3(ff_cache_vram_rdata_en_19) 
);
defparam n5023_s4.INIT=16'h0EF0;
  LUT4 ff_cache_vram_rdata_7_s7 (
    .F(ff_cache_vram_rdata_7_11),
    .I0(n6694_15),
    .I1(ff_cache_vram_rdata_en_10),
    .I2(ff_cache_vram_rdata_en_23),
    .I3(ff_cache0_already_read_19) 
);
defparam ff_cache_vram_rdata_7_s7.INIT=16'hF800;
  LUT4 ff_cache3_data_mask_0_s7 (
    .F(ff_cache3_data_mask_0_13),
    .I0(ff_cache3_address_16_16),
    .I1(ff_cache3_data_mask_3_14),
    .I2(ff_flush_state_2_9),
    .I3(ff_cache3_data_mask_0_11) 
);
defparam ff_cache3_data_mask_0_s7.INIT=16'hEF00;
  LUT4 ff_cache3_data_mask_1_s7 (
    .F(ff_cache3_data_mask_1_13),
    .I0(ff_cache3_address_16_16),
    .I1(ff_cache3_data_mask_3_14),
    .I2(ff_flush_state_2_9),
    .I3(ff_cache3_data_mask_1_11) 
);
defparam ff_cache3_data_mask_1_s7.INIT=16'hEF00;
  LUT4 ff_cache3_data_mask_2_s7 (
    .F(ff_cache3_data_mask_2_13),
    .I0(ff_cache3_address_16_16),
    .I1(ff_cache3_data_mask_3_14),
    .I2(ff_flush_state_2_9),
    .I3(ff_cache3_data_mask_2_11) 
);
defparam ff_cache3_data_mask_2_s7.INIT=16'hEF00;
  LUT4 ff_cache3_data_mask_3_s13 (
    .F(ff_cache3_data_mask_3_20),
    .I0(ff_cache3_address_16_16),
    .I1(ff_cache3_data_mask_3_14),
    .I2(ff_flush_state_2_9),
    .I3(ff_cache3_data_mask_3_13) 
);
defparam ff_cache3_data_mask_3_s13.INIT=16'hEF00;
  LUT4 ff_cache3_data_mask_3_s14 (
    .F(ff_cache3_data_mask_3_22),
    .I0(n6693_26),
    .I1(n6411_9),
    .I2(ff_start),
    .I3(n6693_30) 
);
defparam ff_cache3_data_mask_3_s14.INIT=16'h0E00;
  LUT4 ff_cache0_data_mask_2_s14 (
    .F(ff_cache0_data_mask_2_21),
    .I0(ff_cache0_data_en_12),
    .I1(ff_cache0_data_mask_2_17),
    .I2(ff_start),
    .I3(n6693_30) 
);
defparam ff_cache0_data_mask_2_s14.INIT=16'h0100;
  LUT3 ff_cache0_already_read_s12 (
    .F(ff_cache0_already_read_19),
    .I0(n6693_26),
    .I1(ff_start),
    .I2(n6693_30) 
);
defparam ff_cache0_already_read_s12.INIT=8'h20;
  LUT4 ff_cache2_data_mask_3_s14 (
    .F(ff_cache2_data_mask_3_21),
    .I0(ff_cache2_address_16_14),
    .I1(ff_cache_vram_write),
    .I2(n6693_28),
    .I3(n5284_7) 
);
defparam ff_cache2_data_mask_3_s14.INIT=16'h00EA;
  LUT4 ff_cache2_already_read_s11 (
    .F(ff_cache2_already_read_17),
    .I0(ff_cache_vram_write),
    .I1(n6693_28),
    .I2(n5284_7),
    .I3(ff_cache0_already_read_19) 
);
defparam ff_cache2_already_read_s11.INIT=16'hF800;
  LUT4 ff_cache0_data_31_s10 (
    .F(ff_cache0_data_31_17),
    .I0(ff_cache0_data_mask[3]),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(ff_cache_vram_rdata_en_23) 
);
defparam ff_cache0_data_31_s10.INIT=16'h0200;
  LUT4 ff_cache0_data_23_s9 (
    .F(ff_cache0_data_23_16),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(ff_cache_vram_rdata_en_23) 
);
defparam ff_cache0_data_23_s9.INIT=16'h0200;
  LUT4 ff_cache0_data_15_s9 (
    .F(ff_cache0_data_15_16),
    .I0(ff_cache0_data_mask[1]),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(ff_cache_vram_rdata_en_23) 
);
defparam ff_cache0_data_15_s9.INIT=16'h0200;
  LUT4 ff_cache0_data_7_s9 (
    .F(ff_cache0_data_7_16),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(ff_cache_vram_rdata_en_23) 
);
defparam ff_cache0_data_7_s9.INIT=16'h0200;
  LUT4 n5866_s20 (
    .F(n5866_28),
    .I0(n5851_20),
    .I1(ff_cache_vram_write),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5866_s20.INIT=16'h5444;
  DFFCE ff_cache0_address_15_s0 (
    .Q(ff_cache0_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_14_s0 (
    .Q(ff_cache0_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_13_s0 (
    .Q(ff_cache0_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_12_s0 (
    .Q(ff_cache0_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_11_s0 (
    .Q(ff_cache0_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_10_s0 (
    .Q(ff_cache0_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_9_s0 (
    .Q(ff_cache0_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_8_s0 (
    .Q(ff_cache0_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_7_s0 (
    .Q(ff_cache0_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_6_s0 (
    .Q(ff_cache0_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_5_s0 (
    .Q(ff_cache0_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_4_s0 (
    .Q(ff_cache0_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_3_s0 (
    .Q(ff_cache0_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_2_s0 (
    .Q(ff_cache0_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_31_s0 (
    .Q(ff_cache0_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_30_s0 (
    .Q(ff_cache0_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_29_s0 (
    .Q(ff_cache0_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_28_s0 (
    .Q(ff_cache0_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_27_s0 (
    .Q(ff_cache0_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_26_s0 (
    .Q(ff_cache0_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_25_s0 (
    .Q(ff_cache0_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_24_s0 (
    .Q(ff_cache0_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_23_s0 (
    .Q(ff_cache0_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_22_s0 (
    .Q(ff_cache0_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_21_s0 (
    .Q(ff_cache0_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_20_s0 (
    .Q(ff_cache0_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_19_s0 (
    .Q(ff_cache0_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_18_s0 (
    .Q(ff_cache0_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_17_s0 (
    .Q(ff_cache0_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_16_s0 (
    .Q(ff_cache0_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_15_s0 (
    .Q(ff_cache0_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_14_s0 (
    .Q(ff_cache0_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_13_s0 (
    .Q(ff_cache0_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_12_s0 (
    .Q(ff_cache0_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_11_s0 (
    .Q(ff_cache0_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_10_s0 (
    .Q(ff_cache0_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_9_s0 (
    .Q(ff_cache0_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_8_s0 (
    .Q(ff_cache0_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_7_s0 (
    .Q(ff_cache0_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_6_s0 (
    .Q(ff_cache0_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_5_s0 (
    .Q(ff_cache0_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_4_s0 (
    .Q(ff_cache0_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_3_s0 (
    .Q(ff_cache0_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_2_s0 (
    .Q(ff_cache0_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_1_s0 (
    .Q(ff_cache0_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_0_s0 (
    .Q(ff_cache0_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_2_s0 (
    .Q(ff_cache0_data_mask[2]),
    .D(n5623_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_1_s0 (
    .Q(ff_cache0_data_mask[1]),
    .D(n5624_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_1_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_0_s0 (
    .Q(ff_cache0_data_mask[0]),
    .D(n5625_11),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_0_10),
    .PRESET(n36_6) 
);
  DFFCE ff_cache0_already_read_s0 (
    .Q(ff_cache0_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache0_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_16_s0 (
    .Q(ff_cache1_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_15_s0 (
    .Q(ff_cache1_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_14_s0 (
    .Q(ff_cache1_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_13_s0 (
    .Q(ff_cache1_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_12_s0 (
    .Q(ff_cache1_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_11_s0 (
    .Q(ff_cache1_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_10_s0 (
    .Q(ff_cache1_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_9_s0 (
    .Q(ff_cache1_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_8_s0 (
    .Q(ff_cache1_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_7_s0 (
    .Q(ff_cache1_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_6_s0 (
    .Q(ff_cache1_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_5_s0 (
    .Q(ff_cache1_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_4_s0 (
    .Q(ff_cache1_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_3_s0 (
    .Q(ff_cache1_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_2_s0 (
    .Q(ff_cache1_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_31_s0 (
    .Q(ff_cache1_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_30_s0 (
    .Q(ff_cache1_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_29_s0 (
    .Q(ff_cache1_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_28_s0 (
    .Q(ff_cache1_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_27_s0 (
    .Q(ff_cache1_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_26_s0 (
    .Q(ff_cache1_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_25_s0 (
    .Q(ff_cache1_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_24_s0 (
    .Q(ff_cache1_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_23_s0 (
    .Q(ff_cache1_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_22_s0 (
    .Q(ff_cache1_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_21_s0 (
    .Q(ff_cache1_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_20_s0 (
    .Q(ff_cache1_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_19_s0 (
    .Q(ff_cache1_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_18_s0 (
    .Q(ff_cache1_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_17_s0 (
    .Q(ff_cache1_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_16_s0 (
    .Q(ff_cache1_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_15_s0 (
    .Q(ff_cache1_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_14_s0 (
    .Q(ff_cache1_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_13_s0 (
    .Q(ff_cache1_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_12_s0 (
    .Q(ff_cache1_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_11_s0 (
    .Q(ff_cache1_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_10_s0 (
    .Q(ff_cache1_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_9_s0 (
    .Q(ff_cache1_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_8_s0 (
    .Q(ff_cache1_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_7_s0 (
    .Q(ff_cache1_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_6_s0 (
    .Q(ff_cache1_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_5_s0 (
    .Q(ff_cache1_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_4_s0 (
    .Q(ff_cache1_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_3_s0 (
    .Q(ff_cache1_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_2_s0 (
    .Q(ff_cache1_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_1_s0 (
    .Q(ff_cache1_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_0_s0 (
    .Q(ff_cache1_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache1_data_mask_3_s0 (
    .Q(ff_cache1_data_mask[3]),
    .D(n5630_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_3_12),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_2_s0 (
    .Q(ff_cache1_data_mask[2]),
    .D(n5631_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_1_s0 (
    .Q(ff_cache1_data_mask[1]),
    .D(n5632_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_1_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_0_s0 (
    .Q(ff_cache1_data_mask[0]),
    .D(n5633_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_0_11),
    .PRESET(n36_6) 
);
  DFFCE ff_cache1_already_read_s0 (
    .Q(ff_cache1_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache1_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_16_s0 (
    .Q(ff_cache2_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_15_s0 (
    .Q(ff_cache2_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_14_s0 (
    .Q(ff_cache2_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_13_s0 (
    .Q(ff_cache2_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_12_s0 (
    .Q(ff_cache2_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_11_s0 (
    .Q(ff_cache2_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_10_s0 (
    .Q(ff_cache2_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_9_s0 (
    .Q(ff_cache2_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_8_s0 (
    .Q(ff_cache2_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_7_s0 (
    .Q(ff_cache2_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_6_s0 (
    .Q(ff_cache2_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_5_s0 (
    .Q(ff_cache2_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_4_s0 (
    .Q(ff_cache2_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_3_s0 (
    .Q(ff_cache2_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_2_s0 (
    .Q(ff_cache2_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_31_s0 (
    .Q(ff_cache2_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_30_s0 (
    .Q(ff_cache2_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_29_s0 (
    .Q(ff_cache2_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_28_s0 (
    .Q(ff_cache2_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_27_s0 (
    .Q(ff_cache2_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_26_s0 (
    .Q(ff_cache2_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_25_s0 (
    .Q(ff_cache2_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_24_s0 (
    .Q(ff_cache2_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_23_s0 (
    .Q(ff_cache2_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_22_s0 (
    .Q(ff_cache2_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_21_s0 (
    .Q(ff_cache2_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_20_s0 (
    .Q(ff_cache2_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_19_s0 (
    .Q(ff_cache2_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_18_s0 (
    .Q(ff_cache2_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_17_s0 (
    .Q(ff_cache2_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_16_s0 (
    .Q(ff_cache2_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_15_s0 (
    .Q(ff_cache2_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_14_s0 (
    .Q(ff_cache2_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_13_s0 (
    .Q(ff_cache2_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_12_s0 (
    .Q(ff_cache2_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_11_s0 (
    .Q(ff_cache2_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_10_s0 (
    .Q(ff_cache2_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_9_s0 (
    .Q(ff_cache2_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_8_s0 (
    .Q(ff_cache2_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_7_s0 (
    .Q(ff_cache2_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_6_s0 (
    .Q(ff_cache2_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_5_s0 (
    .Q(ff_cache2_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_4_s0 (
    .Q(ff_cache2_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_3_s0 (
    .Q(ff_cache2_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_2_s0 (
    .Q(ff_cache2_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_1_s0 (
    .Q(ff_cache2_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_0_s0 (
    .Q(ff_cache2_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache2_data_mask_3_s0 (
    .Q(ff_cache2_data_mask[3]),
    .D(n5635_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_3_12),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_2_s0 (
    .Q(ff_cache2_data_mask[2]),
    .D(n5636_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_1_s0 (
    .Q(ff_cache2_data_mask[1]),
    .D(n5637_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_1_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_0_s0 (
    .Q(ff_cache2_data_mask[0]),
    .D(n5638_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_0_11),
    .PRESET(n36_6) 
);
  DFFCE ff_cache2_already_read_s0 (
    .Q(ff_cache2_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache2_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_16_s0 (
    .Q(ff_cache3_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_15_s0 (
    .Q(ff_cache3_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_14_s0 (
    .Q(ff_cache3_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_13_s0 (
    .Q(ff_cache3_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_12_s0 (
    .Q(ff_cache3_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_11_s0 (
    .Q(ff_cache3_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_10_s0 (
    .Q(ff_cache3_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_9_s0 (
    .Q(ff_cache3_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_8_s0 (
    .Q(ff_cache3_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_7_s0 (
    .Q(ff_cache3_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_6_s0 (
    .Q(ff_cache3_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_5_s0 (
    .Q(ff_cache3_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_4_s0 (
    .Q(ff_cache3_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_3_s0 (
    .Q(ff_cache3_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_2_s0 (
    .Q(ff_cache3_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_31_s0 (
    .Q(ff_cache3_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_30_s0 (
    .Q(ff_cache3_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_29_s0 (
    .Q(ff_cache3_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_28_s0 (
    .Q(ff_cache3_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_27_s0 (
    .Q(ff_cache3_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_26_s0 (
    .Q(ff_cache3_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_25_s0 (
    .Q(ff_cache3_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_24_s0 (
    .Q(ff_cache3_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_23_s0 (
    .Q(ff_cache3_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_22_s0 (
    .Q(ff_cache3_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_21_s0 (
    .Q(ff_cache3_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_20_s0 (
    .Q(ff_cache3_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_19_s0 (
    .Q(ff_cache3_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_18_s0 (
    .Q(ff_cache3_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_17_s0 (
    .Q(ff_cache3_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_16_s0 (
    .Q(ff_cache3_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_15_s0 (
    .Q(ff_cache3_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_14_s0 (
    .Q(ff_cache3_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_13_s0 (
    .Q(ff_cache3_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_12_s0 (
    .Q(ff_cache3_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_11_s0 (
    .Q(ff_cache3_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_10_s0 (
    .Q(ff_cache3_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_9_s0 (
    .Q(ff_cache3_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_8_s0 (
    .Q(ff_cache3_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_7_s0 (
    .Q(ff_cache3_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_6_s0 (
    .Q(ff_cache3_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_5_s0 (
    .Q(ff_cache3_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_4_s0 (
    .Q(ff_cache3_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_3_s0 (
    .Q(ff_cache3_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_2_s0 (
    .Q(ff_cache3_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_1_s0 (
    .Q(ff_cache3_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_0_s0 (
    .Q(ff_cache3_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache3_data_mask_3_s0 (
    .Q(ff_cache3_data_mask[3]),
    .D(n5640_10),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_3_20),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_2_s0 (
    .Q(ff_cache3_data_mask[2]),
    .D(n5641_10),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_2_13),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_1_s0 (
    .Q(ff_cache3_data_mask[1]),
    .D(n5642_10),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_1_13),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_0_s0 (
    .Q(ff_cache3_data_mask[0]),
    .D(n5643_12),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_0_13),
    .PRESET(n36_6) 
);
  DFFCE ff_cache3_already_read_s0 (
    .Q(ff_cache3_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache3_already_read_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_command_vram_address[16]),
    .D(n5851_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_command_vram_address[15]),
    .D(n5852_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_command_vram_address[14]),
    .D(n5853_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_command_vram_address[13]),
    .D(n5854_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_command_vram_address[12]),
    .D(n5855_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_command_vram_address[11]),
    .D(n5856_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_command_vram_address[10]),
    .D(n5857_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_command_vram_address[9]),
    .D(n5858_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_command_vram_address[8]),
    .D(n5859_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_command_vram_address[7]),
    .D(n5860_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_command_vram_address[6]),
    .D(n5861_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_command_vram_address[5]),
    .D(n5862_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_command_vram_address[4]),
    .D(n5863_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_command_vram_address[3]),
    .D(n5864_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_command_vram_address[2]),
    .D(n5865_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_command_vram_write),
    .D(n5850_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_19),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_command_vram_wdata[31]),
    .D(n5866_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_command_vram_wdata[30]),
    .D(n5867_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_command_vram_wdata[29]),
    .D(n5868_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_command_vram_wdata[28]),
    .D(n5869_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_command_vram_wdata[27]),
    .D(n5870_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_command_vram_wdata[26]),
    .D(n5871_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_command_vram_wdata[25]),
    .D(n5872_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_command_vram_wdata[24]),
    .D(n5873_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_command_vram_wdata[23]),
    .D(n5874_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_command_vram_wdata[22]),
    .D(n5875_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_command_vram_wdata[21]),
    .D(n5876_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_command_vram_wdata[20]),
    .D(n5877_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_command_vram_wdata[19]),
    .D(n5878_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_command_vram_wdata[18]),
    .D(n5879_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_command_vram_wdata[17]),
    .D(n5880_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_command_vram_wdata[16]),
    .D(n5881_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_command_vram_wdata[15]),
    .D(n5882_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_command_vram_wdata[14]),
    .D(n5883_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_command_vram_wdata[13]),
    .D(n5884_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_command_vram_wdata[12]),
    .D(n5885_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_command_vram_wdata[11]),
    .D(n5886_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_command_vram_wdata[10]),
    .D(n5887_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_command_vram_wdata[9]),
    .D(n5888_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_command_vram_wdata[8]),
    .D(n5889_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_command_vram_wdata[7]),
    .D(n5890_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_command_vram_wdata[6]),
    .D(n5891_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_command_vram_wdata[5]),
    .D(n5892_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_command_vram_wdata[4]),
    .D(n5893_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_command_vram_wdata[3]),
    .D(n5894_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_command_vram_wdata[2]),
    .D(n5895_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_command_vram_wdata[1]),
    .D(n5896_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_command_vram_wdata[0]),
    .D(n5897_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_data_mask_3_s0 (
    .Q(w_command_vram_wdata_mask[3]),
    .D(n5898_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_2_s0 (
    .Q(w_command_vram_wdata_mask[2]),
    .D(n5899_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_1_s0 (
    .Q(w_command_vram_wdata_mask[1]),
    .D(n5900_24),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_0_s0 (
    .Q(w_command_vram_wdata_mask[0]),
    .D(n5901_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .PRESET(n36_6) 
);
  DFFCE ff_cache_vram_rdata_7_s0 (
    .Q(w_cache_vram_rdata[7]),
    .D(n5015_6),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_6_s0 (
    .Q(w_cache_vram_rdata[6]),
    .D(n5016_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_5_s0 (
    .Q(w_cache_vram_rdata[5]),
    .D(n5017_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_4_s0 (
    .Q(w_cache_vram_rdata[4]),
    .D(n5018_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_3_s0 (
    .Q(w_cache_vram_rdata[3]),
    .D(n5019_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_2_s0 (
    .Q(w_cache_vram_rdata[2]),
    .D(n5020_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_1_s0 (
    .Q(w_cache_vram_rdata[1]),
    .D(n5021_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_0_s0 (
    .Q(w_cache_vram_rdata[0]),
    .D(n5022_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_16_s0 (
    .Q(ff_cache0_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_3_s0 (
    .Q(ff_cache0_data_mask[3]),
    .D(n5622_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_3_10),
    .PRESET(n36_6) 
);
  DFFCE ff_flush_state_2_s1 (
    .Q(ff_flush_state[2]),
    .D(n6409_10),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_2_s1.INIT=1'b0;
  DFFCE ff_flush_state_1_s1 (
    .Q(ff_flush_state[1]),
    .D(n6188_10),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_1_s1.INIT=1'b0;
  DFFCE ff_flush_state_0_s1 (
    .Q(ff_flush_state[0]),
    .D(n6411_8),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_0_s1.INIT=1'b0;
  DFFCE ff_cache0_data_en_s1 (
    .Q(ff_cache0_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache0_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_en_s1 (
    .Q(ff_cache1_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_en_s1 (
    .Q(ff_cache2_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_en_s1 (
    .Q(ff_cache3_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_1_s1 (
    .Q(ff_priority[1]),
    .D(n6693_10),
    .CLK(clk85m),
    .CE(n6694_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_0_s1 (
    .Q(ff_priority[0]),
    .D(n6694_9),
    .CLK(clk85m),
    .CE(n6694_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s1 (
    .Q(w_command_vram_valid),
    .D(n6695_11),
    .CLK(clk85m),
    .CE(ff_vram_valid_7),
    .CLEAR(n36_6) 
);
  DFFPE ff_busy_s1 (
    .Q(ff_busy),
    .D(n6697_9),
    .CLK(clk85m),
    .CE(ff_busy_8),
    .PRESET(n36_6) 
);
  DFFC ff_cache_vram_rdata_en_s18 (
    .Q(w_cache_vram_rdata_en),
    .D(n5023_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_cache_vram_rdata_en_s18.INIT=1'b0;
  ALU n4_s0 (
    .SUM(n4_1_SUM),
    .COUT(n4_3),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n4_s0.ALU_MODE=3;
  ALU n5_s0 (
    .SUM(n5_1_SUM),
    .COUT(n5_3),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n4_3) 
);
defparam n5_s0.ALU_MODE=3;
  ALU n6_s0 (
    .SUM(n6_1_SUM),
    .COUT(n6_3),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n5_3) 
);
defparam n6_s0.ALU_MODE=3;
  ALU n7_s0 (
    .SUM(n7_1_SUM),
    .COUT(n7_3),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n6_3) 
);
defparam n7_s0.ALU_MODE=3;
  ALU n8_s0 (
    .SUM(n8_1_SUM),
    .COUT(n8_3),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n7_3) 
);
defparam n8_s0.ALU_MODE=3;
  ALU n9_s0 (
    .SUM(n9_1_SUM),
    .COUT(n9_3),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n8_3) 
);
defparam n9_s0.ALU_MODE=3;
  ALU n10_s0 (
    .SUM(n10_1_SUM),
    .COUT(n10_3),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n9_3) 
);
defparam n10_s0.ALU_MODE=3;
  ALU n11_s0 (
    .SUM(n11_1_SUM),
    .COUT(n11_3),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n10_3) 
);
defparam n11_s0.ALU_MODE=3;
  ALU n12_s0 (
    .SUM(n12_1_SUM),
    .COUT(n12_3),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n11_3) 
);
defparam n12_s0.ALU_MODE=3;
  ALU n13_s0 (
    .SUM(n13_1_SUM),
    .COUT(n13_3),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n12_3) 
);
defparam n13_s0.ALU_MODE=3;
  ALU n14_s0 (
    .SUM(n14_1_SUM),
    .COUT(n14_3),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n13_3) 
);
defparam n14_s0.ALU_MODE=3;
  ALU n15_s0 (
    .SUM(n15_1_SUM),
    .COUT(n15_3),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n14_3) 
);
defparam n15_s0.ALU_MODE=3;
  ALU n16_s0 (
    .SUM(n16_1_SUM),
    .COUT(n16_3),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n15_3) 
);
defparam n16_s0.ALU_MODE=3;
  ALU n17_s0 (
    .SUM(n17_1_SUM),
    .COUT(n17_3),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n16_3) 
);
defparam n17_s0.ALU_MODE=3;
  ALU n18_s0 (
    .SUM(n18_1_SUM),
    .COUT(n18_3),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n17_3) 
);
defparam n18_s0.ALU_MODE=3;
  ALU n21_s0 (
    .SUM(n21_1_SUM),
    .COUT(n21_3),
    .I0(ff_cache1_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n21_s0.ALU_MODE=3;
  ALU n22_s0 (
    .SUM(n22_1_SUM),
    .COUT(n22_3),
    .I0(ff_cache1_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n21_3) 
);
defparam n22_s0.ALU_MODE=3;
  ALU n23_s0 (
    .SUM(n23_1_SUM),
    .COUT(n23_3),
    .I0(ff_cache1_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n22_3) 
);
defparam n23_s0.ALU_MODE=3;
  ALU n24_s0 (
    .SUM(n24_1_SUM),
    .COUT(n24_3),
    .I0(ff_cache1_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n23_3) 
);
defparam n24_s0.ALU_MODE=3;
  ALU n25_s0 (
    .SUM(n25_1_SUM),
    .COUT(n25_3),
    .I0(ff_cache1_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n24_3) 
);
defparam n25_s0.ALU_MODE=3;
  ALU n26_s0 (
    .SUM(n26_1_SUM),
    .COUT(n26_3),
    .I0(ff_cache1_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n25_3) 
);
defparam n26_s0.ALU_MODE=3;
  ALU n27_s0 (
    .SUM(n27_1_SUM),
    .COUT(n27_3),
    .I0(ff_cache1_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n26_3) 
);
defparam n27_s0.ALU_MODE=3;
  ALU n28_s0 (
    .SUM(n28_1_SUM),
    .COUT(n28_3),
    .I0(ff_cache1_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n27_3) 
);
defparam n28_s0.ALU_MODE=3;
  ALU n29_s0 (
    .SUM(n29_1_SUM),
    .COUT(n29_3),
    .I0(ff_cache1_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n28_3) 
);
defparam n29_s0.ALU_MODE=3;
  ALU n30_s0 (
    .SUM(n30_1_SUM),
    .COUT(n30_3),
    .I0(ff_cache1_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n29_3) 
);
defparam n30_s0.ALU_MODE=3;
  ALU n31_s0 (
    .SUM(n31_1_SUM),
    .COUT(n31_3),
    .I0(ff_cache1_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n30_3) 
);
defparam n31_s0.ALU_MODE=3;
  ALU n32_s0 (
    .SUM(n32_1_SUM),
    .COUT(n32_3),
    .I0(ff_cache1_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n31_3) 
);
defparam n32_s0.ALU_MODE=3;
  ALU n33_s0 (
    .SUM(n33_1_SUM),
    .COUT(n33_3),
    .I0(ff_cache1_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n32_3) 
);
defparam n33_s0.ALU_MODE=3;
  ALU n34_s0 (
    .SUM(n34_1_SUM),
    .COUT(n34_3),
    .I0(ff_cache1_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n33_3) 
);
defparam n34_s0.ALU_MODE=3;
  ALU n35_s0 (
    .SUM(n35_1_SUM),
    .COUT(n35_3),
    .I0(ff_cache1_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n34_3) 
);
defparam n35_s0.ALU_MODE=3;
  ALU n38_s0 (
    .SUM(n38_1_SUM),
    .COUT(n38_3),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n38_s0.ALU_MODE=3;
  ALU n39_s0 (
    .SUM(n39_1_SUM),
    .COUT(n39_3),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n38_3) 
);
defparam n39_s0.ALU_MODE=3;
  ALU n40_s0 (
    .SUM(n40_1_SUM),
    .COUT(n40_3),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n39_3) 
);
defparam n40_s0.ALU_MODE=3;
  ALU n41_s0 (
    .SUM(n41_1_SUM),
    .COUT(n41_3),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n40_3) 
);
defparam n41_s0.ALU_MODE=3;
  ALU n42_s0 (
    .SUM(n42_1_SUM),
    .COUT(n42_3),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n41_3) 
);
defparam n42_s0.ALU_MODE=3;
  ALU n43_s0 (
    .SUM(n43_1_SUM),
    .COUT(n43_3),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n42_3) 
);
defparam n43_s0.ALU_MODE=3;
  ALU n44_s0 (
    .SUM(n44_1_SUM),
    .COUT(n44_3),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n43_3) 
);
defparam n44_s0.ALU_MODE=3;
  ALU n45_s0 (
    .SUM(n45_1_SUM),
    .COUT(n45_3),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n44_3) 
);
defparam n45_s0.ALU_MODE=3;
  ALU n46_s0 (
    .SUM(n46_1_SUM),
    .COUT(n46_3),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n45_3) 
);
defparam n46_s0.ALU_MODE=3;
  ALU n47_s0 (
    .SUM(n47_1_SUM),
    .COUT(n47_3),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n46_3) 
);
defparam n47_s0.ALU_MODE=3;
  ALU n48_s0 (
    .SUM(n48_1_SUM),
    .COUT(n48_3),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n47_3) 
);
defparam n48_s0.ALU_MODE=3;
  ALU n49_s0 (
    .SUM(n49_1_SUM),
    .COUT(n49_3),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n48_3) 
);
defparam n49_s0.ALU_MODE=3;
  ALU n50_s0 (
    .SUM(n50_1_SUM),
    .COUT(n50_3),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n49_3) 
);
defparam n50_s0.ALU_MODE=3;
  ALU n51_s0 (
    .SUM(n51_1_SUM),
    .COUT(n51_3),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n50_3) 
);
defparam n51_s0.ALU_MODE=3;
  ALU n52_s0 (
    .SUM(n52_1_SUM),
    .COUT(n52_3),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n51_3) 
);
defparam n52_s0.ALU_MODE=3;
  ALU n55_s0 (
    .SUM(n55_1_SUM),
    .COUT(n55_3),
    .I0(ff_cache3_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n55_s0.ALU_MODE=3;
  ALU n56_s0 (
    .SUM(n56_1_SUM),
    .COUT(n56_3),
    .I0(ff_cache3_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n55_3) 
);
defparam n56_s0.ALU_MODE=3;
  ALU n57_s0 (
    .SUM(n57_1_SUM),
    .COUT(n57_3),
    .I0(ff_cache3_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n56_3) 
);
defparam n57_s0.ALU_MODE=3;
  ALU n58_s0 (
    .SUM(n58_1_SUM),
    .COUT(n58_3),
    .I0(ff_cache3_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n57_3) 
);
defparam n58_s0.ALU_MODE=3;
  ALU n59_s0 (
    .SUM(n59_1_SUM),
    .COUT(n59_3),
    .I0(ff_cache3_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n58_3) 
);
defparam n59_s0.ALU_MODE=3;
  ALU n60_s0 (
    .SUM(n60_1_SUM),
    .COUT(n60_3),
    .I0(ff_cache3_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n59_3) 
);
defparam n60_s0.ALU_MODE=3;
  ALU n61_s0 (
    .SUM(n61_1_SUM),
    .COUT(n61_3),
    .I0(ff_cache3_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n60_3) 
);
defparam n61_s0.ALU_MODE=3;
  ALU n62_s0 (
    .SUM(n62_1_SUM),
    .COUT(n62_3),
    .I0(ff_cache3_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n61_3) 
);
defparam n62_s0.ALU_MODE=3;
  ALU n63_s0 (
    .SUM(n63_1_SUM),
    .COUT(n63_3),
    .I0(ff_cache3_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n62_3) 
);
defparam n63_s0.ALU_MODE=3;
  ALU n64_s0 (
    .SUM(n64_1_SUM),
    .COUT(n64_3),
    .I0(ff_cache3_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n63_3) 
);
defparam n64_s0.ALU_MODE=3;
  ALU n65_s0 (
    .SUM(n65_1_SUM),
    .COUT(n65_3),
    .I0(ff_cache3_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n64_3) 
);
defparam n65_s0.ALU_MODE=3;
  ALU n66_s0 (
    .SUM(n66_1_SUM),
    .COUT(n66_3),
    .I0(ff_cache3_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n65_3) 
);
defparam n66_s0.ALU_MODE=3;
  ALU n67_s0 (
    .SUM(n67_1_SUM),
    .COUT(n67_3),
    .I0(ff_cache3_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n66_3) 
);
defparam n67_s0.ALU_MODE=3;
  ALU n68_s0 (
    .SUM(n68_1_SUM),
    .COUT(n68_3),
    .I0(ff_cache3_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n67_3) 
);
defparam n68_s0.ALU_MODE=3;
  ALU n69_s0 (
    .SUM(n69_1_SUM),
    .COUT(n69_3),
    .I0(ff_cache3_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n68_3) 
);
defparam n69_s0.ALU_MODE=3;
  MUX2_LUT5 n81_s5 (
    .O(n81_9),
    .I0(n81_6),
    .I1(n81_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n82_s5 (
    .O(n82_9),
    .I0(n82_6),
    .I1(n82_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n83_s5 (
    .O(n83_9),
    .I0(n83_6),
    .I1(n83_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n84_s5 (
    .O(n84_9),
    .I0(n84_6),
    .I1(n84_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n85_s5 (
    .O(n85_9),
    .I0(n85_6),
    .I1(n85_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n86_s5 (
    .O(n86_9),
    .I0(n86_6),
    .I1(n86_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n87_s5 (
    .O(n87_9),
    .I0(n87_6),
    .I1(n87_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n88_s5 (
    .O(n88_9),
    .I0(n88_6),
    .I1(n88_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n89_s5 (
    .O(n89_9),
    .I0(n89_6),
    .I1(n89_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n90_s5 (
    .O(n90_9),
    .I0(n90_6),
    .I1(n90_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n91_s5 (
    .O(n91_9),
    .I0(n91_6),
    .I1(n91_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n92_s5 (
    .O(n92_9),
    .I0(n92_6),
    .I1(n92_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n93_s5 (
    .O(n93_9),
    .I0(n93_6),
    .I1(n93_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n94_s5 (
    .O(n94_9),
    .I0(n94_6),
    .I1(n94_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n95_s5 (
    .O(n95_9),
    .I0(n95_6),
    .I1(n95_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n96_s5 (
    .O(n96_9),
    .I0(n96_6),
    .I1(n96_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n97_s5 (
    .O(n97_9),
    .I0(n97_6),
    .I1(n97_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n98_s5 (
    .O(n98_9),
    .I0(n98_6),
    .I1(n98_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n100_s5 (
    .O(n100_9),
    .I0(n100_6),
    .I1(n100_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n101_s5 (
    .O(n101_9),
    .I0(n101_6),
    .I1(n101_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n102_s5 (
    .O(n102_9),
    .I0(n102_6),
    .I1(n102_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n104_s5 (
    .O(n104_9),
    .I0(n104_6),
    .I1(n104_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n105_s5 (
    .O(n105_9),
    .I0(n105_6),
    .I1(n105_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n106_s5 (
    .O(n106_9),
    .I0(n106_6),
    .I1(n106_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n107_s5 (
    .O(n107_9),
    .I0(n107_6),
    .I1(n107_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n108_s5 (
    .O(n108_9),
    .I0(n108_6),
    .I1(n108_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n109_s5 (
    .O(n109_9),
    .I0(n109_6),
    .I1(n109_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n110_s5 (
    .O(n110_9),
    .I0(n110_6),
    .I1(n110_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n111_s5 (
    .O(n111_9),
    .I0(n111_6),
    .I1(n111_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n112_s5 (
    .O(n112_9),
    .I0(n112_6),
    .I1(n112_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n113_s5 (
    .O(n113_9),
    .I0(n113_6),
    .I1(n113_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n115_s5 (
    .O(n115_9),
    .I0(n115_6),
    .I1(n115_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n116_s5 (
    .O(n116_9),
    .I0(n116_6),
    .I1(n116_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n117_s5 (
    .O(n117_9),
    .I0(n117_6),
    .I1(n117_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n118_s5 (
    .O(n118_9),
    .I0(n118_6),
    .I1(n118_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n119_s5 (
    .O(n119_9),
    .I0(n119_6),
    .I1(n119_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n120_s5 (
    .O(n120_9),
    .I0(n120_6),
    .I1(n120_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n122_s5 (
    .O(n122_9),
    .I0(n122_6),
    .I1(n122_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n123_s5 (
    .O(n123_9),
    .I0(n123_6),
    .I1(n123_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n124_s5 (
    .O(n124_9),
    .I0(n124_6),
    .I1(n124_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n125_s5 (
    .O(n125_9),
    .I0(n125_6),
    .I1(n125_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n126_s5 (
    .O(n126_9),
    .I0(n126_6),
    .I1(n126_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n127_s5 (
    .O(n127_9),
    .I0(n127_6),
    .I1(n127_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n466_s5 (
    .O(n466_9),
    .I0(n466_6),
    .I1(n466_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n469_s5 (
    .O(n469_9),
    .I0(n469_6),
    .I1(n469_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n470_s5 (
    .O(n470_9),
    .I0(n470_6),
    .I1(n470_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n471_s5 (
    .O(n471_9),
    .I0(n471_6),
    .I1(n471_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n472_s5 (
    .O(n472_9),
    .I0(n472_6),
    .I1(n472_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n473_s5 (
    .O(n473_9),
    .I0(n473_6),
    .I1(n473_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n474_s5 (
    .O(n474_9),
    .I0(n474_6),
    .I1(n474_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n475_s5 (
    .O(n475_9),
    .I0(n475_6),
    .I1(n475_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n476_s5 (
    .O(n476_9),
    .I0(n476_6),
    .I1(n476_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n508_s5 (
    .O(n508_9),
    .I0(n508_6),
    .I1(n508_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n511_s5 (
    .O(n511_9),
    .I0(n511_6),
    .I1(n511_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n512_s5 (
    .O(n512_9),
    .I0(n512_6),
    .I1(n512_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n513_s5 (
    .O(n513_9),
    .I0(n513_6),
    .I1(n513_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n514_s5 (
    .O(n514_9),
    .I0(n514_6),
    .I1(n514_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n515_s5 (
    .O(n515_9),
    .I0(n515_6),
    .I1(n515_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n516_s5 (
    .O(n516_9),
    .I0(n516_6),
    .I1(n516_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n517_s5 (
    .O(n517_9),
    .I0(n517_6),
    .I1(n517_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n518_s5 (
    .O(n518_9),
    .I0(n518_6),
    .I1(n518_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n550_s5 (
    .O(n550_9),
    .I0(n550_6),
    .I1(n550_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1210_s2 (
    .O(n553_9),
    .I0(n553_6),
    .I1(n553_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1211_s2 (
    .O(n554_9),
    .I0(n554_6),
    .I1(n554_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1212_s2 (
    .O(n555_9),
    .I0(n555_6),
    .I1(n555_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1213_s2 (
    .O(n556_9),
    .I0(n556_6),
    .I1(n556_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1214_s2 (
    .O(n557_9),
    .I0(n557_6),
    .I1(n557_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1215_s2 (
    .O(n558_9),
    .I0(n558_6),
    .I1(n558_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1216_s2 (
    .O(n559_9),
    .I0(n559_6),
    .I1(n559_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1217_s2 (
    .O(n560_9),
    .I0(n560_6),
    .I1(n560_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1210_s1 (
    .O(n595_9),
    .I0(n595_6),
    .I1(n595_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1211_s1 (
    .O(n596_9),
    .I0(n596_6),
    .I1(n596_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1212_s1 (
    .O(n597_9),
    .I0(n597_6),
    .I1(n597_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1213_s1 (
    .O(n598_9),
    .I0(n598_6),
    .I1(n598_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1214_s1 (
    .O(n599_9),
    .I0(n599_6),
    .I1(n599_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1215_s1 (
    .O(n600_9),
    .I0(n600_6),
    .I1(n600_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1216_s1 (
    .O(n601_9),
    .I0(n601_6),
    .I1(n601_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1217_s1 (
    .O(n602_9),
    .I0(n602_6),
    .I1(n602_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4780_s5 (
    .O(n4780_9),
    .I0(n4780_6),
    .I1(n4780_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4781_s5 (
    .O(n4781_9),
    .I0(n4781_6),
    .I1(n4781_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4782_s5 (
    .O(n4782_9),
    .I0(n4782_6),
    .I1(n4782_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4783_s5 (
    .O(n4783_9),
    .I0(n4783_6),
    .I1(n4783_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4784_s5 (
    .O(n4784_9),
    .I0(n4784_6),
    .I1(n4784_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4785_s5 (
    .O(n4785_9),
    .I0(n4785_6),
    .I1(n4785_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4786_s5 (
    .O(n4786_9),
    .I0(n4786_6),
    .I1(n4786_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4787_s5 (
    .O(n4787_9),
    .I0(n4787_6),
    .I1(n4787_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT6 n1210_s0 (
    .O(n1210_3),
    .I0(n595_9),
    .I1(n553_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1211_s0 (
    .O(n1211_3),
    .I0(n596_9),
    .I1(n554_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1212_s0 (
    .O(n1212_3),
    .I0(n597_9),
    .I1(n555_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1213_s0 (
    .O(n1213_3),
    .I0(n598_9),
    .I1(n556_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1214_s0 (
    .O(n1214_3),
    .I0(n599_9),
    .I1(n557_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1215_s0 (
    .O(n1215_3),
    .I0(n600_9),
    .I1(n558_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1216_s0 (
    .O(n1216_3),
    .I0(n601_9),
    .I1(n559_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1217_s0 (
    .O(n1217_3),
    .I0(n602_9),
    .I1(n560_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT5 n5015_s4 (
    .O(n5015_6),
    .I0(n5015_8),
    .I1(n1350_6),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5016_s3 (
    .O(n5016_5),
    .I0(n5016_7),
    .I1(n1351_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5017_s3 (
    .O(n5017_5),
    .I0(n5017_7),
    .I1(n1352_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5018_s3 (
    .O(n5018_5),
    .I0(n5018_7),
    .I1(n1353_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5019_s3 (
    .O(n5019_5),
    .I0(n5019_7),
    .I1(n1354_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5020_s3 (
    .O(n5020_5),
    .I0(n5020_7),
    .I1(n1355_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5021_s3 (
    .O(n5021_5),
    .I0(n5021_7),
    .I1(n1356_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5022_s3 (
    .O(n5022_5),
    .I0(n5022_7),
    .I1(n1357_5),
    .S0(n5022_10) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command_cache */
module vdp_command (
  clk85m,
  n36_6,
  n1656_4,
  n1646_4,
  w_register_write,
  n1686_4,
  n1680_4,
  ff_reset_n2_1,
  n1061_22,
  n551_30,
  ff_next_vram5_3_9,
  n2015_6,
  w_sprite_mode2_7,
  n369_7,
  w_pulse1,
  ff_vram_wdata_mask_3_9,
  w_command_vram_rdata_en,
  w_register_data,
  w_register_num,
  reg_screen_mode,
  ff_status_register_pointer,
  w_command_vram_rdata,
  w_screen_pos_x_Z,
  w_status_transfer_ready,
  w_status_command_execute,
  w_status_border_detect,
  n1836_99,
  n1338_12,
  ff_border_detect_9,
  w_next_0_9,
  w_command_vram_write,
  w_command_vram_valid,
  w_status_border_position,
  w_status_color,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask
)
;
input clk85m;
input n36_6;
input n1656_4;
input n1646_4;
input w_register_write;
input n1686_4;
input n1680_4;
input ff_reset_n2_1;
input n1061_22;
input n551_30;
input ff_next_vram5_3_9;
input n2015_6;
input w_sprite_mode2_7;
input n369_7;
input w_pulse1;
input ff_vram_wdata_mask_3_9;
input w_command_vram_rdata_en;
input [7:0] w_register_data;
input [5:0] w_register_num;
input [4:2] reg_screen_mode;
input [3:0] ff_status_register_pointer;
input [31:0] w_command_vram_rdata;
input [3:3] w_screen_pos_x_Z;
output w_status_transfer_ready;
output w_status_command_execute;
output w_status_border_detect;
output n1836_99;
output n1338_12;
output ff_border_detect_9;
output w_next_0_9;
output w_command_vram_write;
output w_command_vram_valid;
output [8:0] w_status_border_position;
output [7:0] w_status_color;
output [16:2] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
wire n1462_6;
wire n1462_7;
wire n1463_6;
wire n1463_7;
wire n317_3;
wire n318_3;
wire n319_3;
wire n320_3;
wire n321_3;
wire n322_3;
wire n323_3;
wire n324_3;
wire n325_3;
wire n359_3;
wire n367_3;
wire n403_3;
wire n404_3;
wire n405_3;
wire n406_3;
wire n407_3;
wire n408_3;
wire n409_3;
wire n410_3;
wire n411_3;
wire n412_3;
wire n604_6;
wire n605_6;
wire n606_6;
wire n607_6;
wire n608_6;
wire n609_6;
wire n610_6;
wire n611_6;
wire n612_6;
wire n639_3;
wire n647_3;
wire n718_3;
wire n719_3;
wire n720_3;
wire n721_3;
wire n722_3;
wire n723_3;
wire n724_3;
wire n725_3;
wire n726_3;
wire n727_3;
wire n1036_3;
wire n1037_3;
wire n1038_3;
wire n1039_3;
wire n1040_3;
wire n1041_3;
wire n1042_3;
wire n1043_3;
wire n1044_3;
wire n1077_4;
wire n1079_4;
wire n1162_3;
wire n1163_3;
wire n1164_3;
wire n1165_3;
wire n1166_3;
wire n1167_3;
wire n1168_3;
wire n1169_3;
wire n1170_3;
wire n1171_3;
wire n1220_3;
wire n1221_3;
wire n1222_3;
wire n1223_3;
wire n1224_3;
wire n1225_3;
wire n1226_3;
wire n1227_3;
wire n1297_3;
wire n1315_3;
wire n1316_3;
wire n1317_3;
wire n1318_3;
wire n1319_3;
wire n1320_3;
wire n1321_3;
wire n1322_3;
wire n1935_8;
wire n1936_9;
wire n1937_8;
wire n1938_9;
wire n1836_94;
wire n1837_91;
wire n1838_91;
wire n1839_91;
wire n1840_91;
wire n1841_91;
wire n1842_91;
wire n1843_91;
wire n1844_91;
wire n1845_91;
wire n1846_91;
wire n1847_91;
wire n1848_91;
wire n1849_91;
wire n1850_91;
wire n1851_91;
wire n1852_91;
wire n1867_95;
wire n1868_93;
wire ff_read_color_8;
wire ff_transfer_ready_6;
wire ff_command_execute_6;
wire n1930_8;
wire ff_source_7_6;
wire ff_dx_8_8;
wire ff_cache_vram_wdata_7_11;
wire ff_next_state_1_12;
wire ff_state_2_11;
wire ff_cache_flush_start_11;
wire ff_cache_vram_valid_12;
wire ff_count_valid_12;
wire ff_cache_vram_write_15;
wire n1866_105;
wire n1863_117;
wire n1861_112;
wire n1818_151;
wire n1479_7;
wire n1478_7;
wire n1383_8;
wire n1338_9;
wire n1219_7;
wire n1218_7;
wire n1826_93;
wire n1824_90;
wire n1823_90;
wire n1822_90;
wire n1821_90;
wire n1820_90;
wire n1819_92;
wire n1934_12;
wire n1933_13;
wire n1932_13;
wire n1931_12;
wire n1930_10;
wire n1929_13;
wire n1864_114;
wire n1862_106;
wire ff_cache_vram_address_16_11;
wire ff_xsel_1_12;
wire ff_state_0_12;
wire ff_border_detect_6;
wire n1865_126;
wire w_next_0_5;
wire n2490_4;
wire n317_4;
wire n317_5;
wire n317_6;
wire n318_4;
wire n319_4;
wire n320_4;
wire n321_4;
wire n322_4;
wire n323_4;
wire n324_4;
wire n325_4;
wire n604_7;
wire n639_4;
wire n2707_4;
wire n1036_4;
wire n1036_5;
wire n1037_5;
wire n1037_6;
wire n1037_7;
wire n1038_4;
wire n1038_5;
wire n1039_4;
wire n1039_5;
wire n1040_4;
wire n1040_5;
wire n1041_4;
wire n1041_5;
wire n1041_7;
wire n1042_4;
wire n1042_5;
wire n1043_4;
wire n1044_4;
wire n1044_5;
wire n1077_5;
wire n1162_4;
wire n1163_4;
wire n1164_4;
wire n1165_4;
wire n1166_4;
wire n1167_4;
wire n1169_4;
wire n1220_4;
wire n1221_4;
wire n1222_4;
wire n1223_4;
wire n1224_4;
wire n1225_4;
wire n1226_4;
wire n1227_4;
wire n1297_4;
wire n1935_9;
wire n1935_10;
wire n1935_11;
wire n1935_12;
wire n1936_11;
wire n1937_9;
wire n1937_10;
wire n1938_10;
wire n1938_11;
wire n1938_12;
wire n1836_95;
wire n1836_97;
wire n1837_92;
wire n1837_93;
wire n1837_94;
wire n1837_95;
wire n1838_92;
wire n1838_93;
wire n1839_92;
wire n1839_93;
wire n1840_92;
wire n1840_93;
wire n1841_92;
wire n1841_93;
wire n1842_92;
wire n1842_93;
wire n1843_92;
wire n1843_93;
wire n1844_92;
wire n1844_93;
wire n1845_92;
wire n1845_93;
wire n1846_92;
wire n1846_93;
wire n1847_92;
wire n1847_93;
wire n1848_92;
wire n1848_93;
wire n1848_94;
wire n1849_92;
wire n1849_93;
wire n1850_92;
wire n1850_93;
wire n1851_92;
wire n1851_93;
wire n1852_92;
wire n1852_93;
wire n1852_94;
wire ff_sx_9_9;
wire ff_read_color_9;
wire ff_read_color_10;
wire ff_transfer_ready_7;
wire ff_transfer_ready_8;
wire n1930_11;
wire n1930_12;
wire n1930_13;
wire ff_source_7_7;
wire ff_dx_8_9;
wire ff_cache_vram_wdata_7_12;
wire ff_cache_vram_wdata_7_13;
wire ff_next_state_5_13;
wire ff_state_5_12;
wire ff_state_5_13;
wire ff_state_5_14;
wire ff_cache_flush_start_12;
wire ff_cache_flush_start_13;
wire ff_cache_vram_valid_14;
wire ff_cache_vram_valid_15;
wire ff_cache_vram_valid_16;
wire ff_count_valid_13;
wire ff_count_valid_14;
wire ff_count_valid_15;
wire n1863_119;
wire n1861_113;
wire n1861_114;
wire n1818_152;
wire n1818_153;
wire n1818_154;
wire n1479_8;
wire n1479_9;
wire n1478_8;
wire n1477_8;
wire n1383_9;
wire n1826_94;
wire n1826_96;
wire n1826_97;
wire n1825_93;
wire n1825_94;
wire n1825_95;
wire n1824_91;
wire n1824_92;
wire n1824_93;
wire n1824_94;
wire n1823_91;
wire n1823_92;
wire n1823_93;
wire n1822_91;
wire n1822_92;
wire n1822_93;
wire n1821_91;
wire n1821_92;
wire n1820_91;
wire n1820_92;
wire n1820_93;
wire n1819_93;
wire n1819_94;
wire n1819_95;
wire n1934_13;
wire n1934_14;
wire n1934_15;
wire n1933_14;
wire n1933_15;
wire n1933_16;
wire n1932_14;
wire n1932_15;
wire n1931_13;
wire n1931_14;
wire n1930_14;
wire n1929_14;
wire n1929_15;
wire n1862_108;
wire ff_xsel_1_13;
wire ff_xsel_1_14;
wire n317_7;
wire n317_8;
wire n317_9;
wire n604_8;
wire n639_5;
wire n1036_7;
wire n1036_8;
wire n1037_8;
wire n1037_10;
wire n1037_11;
wire n1038_6;
wire n1042_6;
wire n1043_6;
wire n1043_7;
wire n1044_6;
wire n1044_7;
wire n1077_6;
wire n1935_13;
wire n1935_14;
wire n1935_15;
wire n1935_16;
wire n1936_13;
wire n1936_14;
wire n1936_15;
wire n1937_13;
wire n1937_14;
wire n1937_15;
wire n1937_16;
wire n1937_17;
wire n1937_18;
wire n1937_19;
wire n1938_13;
wire n1938_14;
wire n1938_15;
wire n1938_16;
wire n1938_18;
wire n1938_19;
wire n1836_98;
wire n1836_100;
wire n1837_96;
wire n1837_97;
wire n1838_94;
wire n1839_94;
wire n1840_94;
wire n1841_94;
wire n1842_94;
wire n1843_94;
wire n1844_94;
wire n1845_95;
wire n1846_94;
wire n1846_95;
wire n1846_96;
wire n1847_94;
wire n1847_95;
wire n1848_95;
wire n1848_96;
wire n1848_97;
wire n1849_95;
wire n1849_96;
wire n1850_94;
wire n1850_95;
wire n1851_94;
wire n1852_95;
wire n1852_96;
wire ff_read_color_11;
wire ff_transfer_ready_10;
wire ff_transfer_ready_11;
wire n1930_16;
wire n1930_17;
wire ff_source_7_8;
wire ff_dx_8_10;
wire ff_dx_8_11;
wire ff_dx_8_12;
wire ff_cache_vram_wdata_7_14;
wire ff_next_state_5_16;
wire ff_state_5_15;
wire ff_state_5_16;
wire ff_state_5_17;
wire ff_state_5_18;
wire ff_state_5_19;
wire ff_state_5_20;
wire ff_cache_flush_start_14;
wire ff_cache_vram_valid_17;
wire ff_cache_vram_valid_18;
wire ff_cache_vram_valid_19;
wire ff_cache_vram_valid_20;
wire ff_count_valid_17;
wire n1818_155;
wire n1826_99;
wire n1826_100;
wire n1825_96;
wire n1825_97;
wire n1824_95;
wire n1824_97;
wire n1823_94;
wire n1823_95;
wire n1823_96;
wire n1823_97;
wire n1822_94;
wire n1822_95;
wire n1821_93;
wire n1821_94;
wire n1820_94;
wire n1820_95;
wire n1820_96;
wire n1819_96;
wire n1819_97;
wire n1819_98;
wire n1819_99;
wire n1934_16;
wire n1934_18;
wire n1934_19;
wire n1933_17;
wire n1933_18;
wire n1933_19;
wire n1931_15;
wire n1930_18;
wire n1930_19;
wire n1929_16;
wire n1862_109;
wire n1036_9;
wire n1036_10;
wire n1036_11;
wire n1036_12;
wire n1037_12;
wire n1040_7;
wire n1043_8;
wire n1935_19;
wire n1936_17;
wire n1937_20;
wire n1937_21;
wire n1937_22;
wire n1937_23;
wire n1937_24;
wire n1937_25;
wire n1937_26;
wire n1938_21;
wire n1938_22;
wire n1846_97;
wire n1847_96;
wire n1848_98;
wire n1849_97;
wire n1850_96;
wire ff_transfer_ready_12;
wire ff_next_state_5_17;
wire ff_state_5_21;
wire ff_state_5_22;
wire ff_state_5_23;
wire ff_cache_flush_start_15;
wire ff_cache_vram_valid_21;
wire n1826_101;
wire n1826_102;
wire n1824_98;
wire n1823_98;
wire n1823_99;
wire n1822_96;
wire n1822_98;
wire n1821_95;
wire n1821_96;
wire n1820_97;
wire n1819_100;
wire n1819_101;
wire n1819_102;
wire n1819_103;
wire n1819_104;
wire n1819_105;
wire n1934_20;
wire n1930_20;
wire n1930_21;
wire n1930_22;
wire n1930_23;
wire n1929_17;
wire n1938_23;
wire n1938_24;
wire n1938_25;
wire n1826_103;
wire n1826_105;
wire n1826_106;
wire n1825_100;
wire n1825_101;
wire n1824_99;
wire n1824_100;
wire n1823_100;
wire n1822_100;
wire n1826_107;
wire n1168_6;
wire n1474_9;
wire n1475_9;
wire n1476_10;
wire n1477_11;
wire n1826_109;
wire n1930_25;
wire n1937_28;
wire n1864_117;
wire n359_7;
wire ff_sx_9_11;
wire n1935_21;
wire n1039_9;
wire n1037_14;
wire n1476_12;
wire n1472_9;
wire n1477_13;
wire n1473_9;
wire n1819_108;
wire n1820_101;
wire n1822_102;
wire n1824_102;
wire n1826_111;
wire n1825_103;
wire n1037_16;
wire n1934_22;
wire ff_count_valid_19;
wire ff_transfer_ready_14;
wire n1936_19;
wire n1039_11;
wire n1043_10;
wire n1825_105;
wire n1297_10;
wire n2576_5;
wire n2815_5;
wire n2575_5;
wire n1423_5;
wire n1825_107;
wire n2708_5;
wire n2491_5;
wire n1937_30;
wire n1936_21;
wire n2707_6;
wire n2490_6;
wire ff_cache_vram_valid_24;
wire n1861_117;
wire ff_next_state_5_19;
wire n1041_9;
wire n1935_23;
wire n1938_29;
wire n1862_111;
wire ff_next_state_2_13;
wire n1040_9;
wire n1928_7;
wire n1927_7;
wire n1926_7;
wire n1925_7;
wire n1924_7;
wire n1923_7;
wire n1922_7;
wire n1921_9;
wire n1297_12;
wire n1936_23;
wire ff_next_state_5_21;
wire ff_next_state_0_14;
wire n1867_98;
wire n1938_31;
wire ff_cache_vram_valid_26;
wire n316_9;
wire n1820_103;
wire n1821_99;
wire n1826_113;
wire n1863_121;
wire n359_9;
wire n1849_99;
wire n1845_97;
wire n1836_102;
wire n1480_10;
wire ff_read_pixel_7_15;
wire n1481_10;
wire n1482_10;
wire n1483_10;
wire n1484_10;
wire n1485_10;
wire n1486_10;
wire n1487_10;
wire n1036_14;
wire n1036_15;
wire ff_cache_vram_write_18;
wire ff_next_state_5_23;
wire ff_maj;
wire ff_eq;
wire ff_dix;
wire ff_diy;
wire ff_start;
wire ff_cache_vram_write;
wire ff_read_color;
wire ff_cache_flush_start;
wire ff_cache_vram_valid;
wire ff_count_valid;
wire ff_border_detect_request;
wire \w_next_sx[0]_1_1 ;
wire \w_next_sx[1]_1_1 ;
wire \w_next_sx[2]_1_1 ;
wire \w_next_sx[3]_1_1 ;
wire \w_next_sx[4]_1_1 ;
wire \w_next_sx[5]_1_1 ;
wire \w_next_sx[6]_1_1 ;
wire \w_next_sx[7]_1_1 ;
wire \w_next_sx[8]_1_1 ;
wire \w_next_sx[9]_1_0_COUT ;
wire \w_next_sy[0]_1_1 ;
wire \w_next_sy[1]_1_1 ;
wire \w_next_sy[2]_1_1 ;
wire \w_next_sy[3]_1_1 ;
wire \w_next_sy[4]_1_1 ;
wire \w_next_sy[5]_1_1 ;
wire \w_next_sy[6]_1_1 ;
wire \w_next_sy[7]_1_1 ;
wire \w_next_sy[8]_1_1 ;
wire \w_next_sy[9]_1_0_COUT ;
wire \w_next_dx[0]_1_1 ;
wire \w_next_dx[1]_1_1 ;
wire \w_next_dx[2]_1_1 ;
wire \w_next_dx[3]_1_1 ;
wire \w_next_dx[4]_1_1 ;
wire \w_next_dx[5]_1_1 ;
wire \w_next_dx[6]_1_1 ;
wire \w_next_dx[7]_1_1 ;
wire \w_next_dx[8]_1_1 ;
wire \w_next_dx[9]_1_0_COUT ;
wire \w_next_dy[0]_1_1 ;
wire \w_next_dy[1]_1_1 ;
wire \w_next_dy[2]_1_1 ;
wire \w_next_dy[3]_1_1 ;
wire \w_next_dy[4]_1_1 ;
wire \w_next_dy[5]_1_1 ;
wire \w_next_dy[6]_1_1 ;
wire \w_next_dy[7]_1_1 ;
wire \w_next_dy[8]_1_1 ;
wire \w_next_dy[9]_1_0_COUT ;
wire n1197_1;
wire n1197_2;
wire n1196_1;
wire n1196_2;
wire n1195_1;
wire n1195_2;
wire n1194_1;
wire n1194_2;
wire n1193_1;
wire n1193_2;
wire n1192_1;
wire n1192_2;
wire n1191_1;
wire n1191_2;
wire n1190_1;
wire n1190_2;
wire n1189_1;
wire n1189_2;
wire n1188_1;
wire n1188_0_COUT;
wire w_next_nyb_0_3;
wire w_next_nyb_1_3;
wire w_next_nyb_2_3;
wire w_next_nyb_3_3;
wire w_next_nyb_4_3;
wire w_next_nyb_5_3;
wire w_next_nyb_6_3;
wire w_next_nyb_7_3;
wire w_next_nyb_8_3;
wire n1278_9;
wire n1008_2;
wire n1008_3;
wire n1007_2;
wire n1007_3;
wire n1006_2;
wire n1006_3;
wire n1005_2;
wire n1005_3;
wire n1004_2;
wire n1004_3;
wire n1003_2;
wire n1003_3;
wire n1002_2;
wire n1002_3;
wire n1001_2;
wire n1001_3;
wire n1637_1_SUM;
wire n1637_3;
wire n1638_1_SUM;
wire n1638_3;
wire n1639_1_SUM;
wire n1639_3;
wire n1640_1_SUM;
wire n1640_3;
wire n1641_1_SUM;
wire n1641_3;
wire n1642_1_SUM;
wire n1642_3;
wire n1643_1_SUM;
wire n1643_3;
wire n1644_1_SUM;
wire n1644_3;
wire n1462_9;
wire n1463_9;
wire ff_dix_3_4;
wire ff_diy_3_4;
wire w_cache_flush_end;
wire n5284_7;
wire w_cache_vram_rdata_en;
wire [2:0] w_next;
wire [8:0] reg_sx;
wire [8:0] reg_dx;
wire [8:0] reg_nx;
wire [3:0] ff_logical_opration;
wire [3:0] ff_command;
wire [16:0] ff_cache_vram_address;
wire [7:0] ff_cache_vram_wdata;
wire [7:0] ff_source;
wire [5:0] ff_next_state;
wire [1:0] ff_xsel;
wire [9:9] ff_sx;
wire [9:0] ff_sy;
wire [9:0] ff_dy;
wire [8:0] ff_nx;
wire [9:0] ff_ny;
wire [9:0] ff_nyb;
wire [7:0] ff_color;
wire [8:0] ff_dx;
wire [5:0] ff_state;
wire [7:0] ff_read_byte;
wire [9:0] w_next_sx;
wire [9:0] w_next_sy;
wire [9:0] w_next_dx;
wire [9:0] w_next_dy;
wire [9:0] w_next_nyb;
wire [7:0] w_cache_vram_rdata;
wire VCC;
wire GND;
  LUT3 n1462_s6 (
    .F(n1462_6),
    .I0(w_cache_vram_rdata[7]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_xsel[0]) 
);
defparam n1462_s6.INIT=8'hCA;
  LUT3 n1462_s7 (
    .F(n1462_7),
    .I0(w_cache_vram_rdata[3]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_xsel[0]) 
);
defparam n1462_s7.INIT=8'hCA;
  LUT3 n1463_s6 (
    .F(n1463_6),
    .I0(w_cache_vram_rdata[6]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_xsel[0]) 
);
defparam n1463_s6.INIT=8'hCA;
  LUT3 n1463_s7 (
    .F(n1463_7),
    .I0(w_cache_vram_rdata[2]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_xsel[0]) 
);
defparam n1463_s7.INIT=8'hCA;
  LUT4 n317_s0 (
    .F(n317_3),
    .I0(n317_4),
    .I1(n317_5),
    .I2(w_next_sx[8]),
    .I3(n317_6) 
);
defparam n317_s0.INIT=16'hF888;
  LUT4 n318_s0 (
    .F(n318_3),
    .I0(n318_4),
    .I1(n317_5),
    .I2(w_next_sx[7]),
    .I3(n317_6) 
);
defparam n318_s0.INIT=16'h7077;
  LUT4 n319_s0 (
    .F(n319_3),
    .I0(n319_4),
    .I1(n317_5),
    .I2(w_next_sx[6]),
    .I3(n317_6) 
);
defparam n319_s0.INIT=16'hF888;
  LUT4 n320_s0 (
    .F(n320_3),
    .I0(n320_4),
    .I1(n317_5),
    .I2(w_next_sx[5]),
    .I3(n317_6) 
);
defparam n320_s0.INIT=16'hF888;
  LUT4 n321_s0 (
    .F(n321_3),
    .I0(n321_4),
    .I1(n317_5),
    .I2(w_next_sx[4]),
    .I3(n317_6) 
);
defparam n321_s0.INIT=16'hF888;
  LUT4 n322_s0 (
    .F(n322_3),
    .I0(n322_4),
    .I1(n317_5),
    .I2(w_next_sx[3]),
    .I3(n317_6) 
);
defparam n322_s0.INIT=16'hF888;
  LUT4 n323_s0 (
    .F(n323_3),
    .I0(n323_4),
    .I1(n317_5),
    .I2(w_next_sx[2]),
    .I3(n317_6) 
);
defparam n323_s0.INIT=16'hF888;
  LUT4 n324_s0 (
    .F(n324_3),
    .I0(n324_4),
    .I1(n317_5),
    .I2(w_next_sx[1]),
    .I3(n317_6) 
);
defparam n324_s0.INIT=16'hF888;
  LUT4 n325_s0 (
    .F(n325_3),
    .I0(n325_4),
    .I1(n317_5),
    .I2(w_next_sx[0]),
    .I3(n317_6) 
);
defparam n325_s0.INIT=16'hF888;
  LUT3 n359_s0 (
    .F(n359_3),
    .I0(n2490_4),
    .I1(n1656_4),
    .I2(n359_9) 
);
defparam n359_s0.INIT=8'hF8;
  LUT3 n367_s0 (
    .F(n367_3),
    .I0(n2490_4),
    .I1(n1646_4),
    .I2(n359_9) 
);
defparam n367_s0.INIT=8'hF8;
  LUT3 n403_s0 (
    .F(n403_3),
    .I0(w_next_sy[9]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n403_s0.INIT=8'hCA;
  LUT3 n404_s0 (
    .F(n404_3),
    .I0(w_next_sy[8]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n404_s0.INIT=8'hCA;
  LUT3 n405_s0 (
    .F(n405_3),
    .I0(w_next_sy[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n405_s0.INIT=8'hCA;
  LUT3 n406_s0 (
    .F(n406_3),
    .I0(w_next_sy[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n406_s0.INIT=8'hCA;
  LUT3 n407_s0 (
    .F(n407_3),
    .I0(w_next_sy[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n407_s0.INIT=8'hCA;
  LUT3 n408_s0 (
    .F(n408_3),
    .I0(w_next_sy[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n408_s0.INIT=8'hCA;
  LUT3 n409_s0 (
    .F(n409_3),
    .I0(w_next_sy[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n409_s0.INIT=8'hCA;
  LUT3 n410_s0 (
    .F(n410_3),
    .I0(w_next_sy[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n410_s0.INIT=8'hCA;
  LUT3 n411_s0 (
    .F(n411_3),
    .I0(w_next_sy[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n411_s0.INIT=8'hCA;
  LUT3 n412_s0 (
    .F(n412_3),
    .I0(w_next_sy[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n412_s0.INIT=8'hCA;
  LUT3 n604_s3 (
    .F(n604_6),
    .I0(w_next_dx[8]),
    .I1(reg_dx[8]),
    .I2(n604_7) 
);
defparam n604_s3.INIT=8'hAC;
  LUT3 n605_s3 (
    .F(n605_6),
    .I0(w_next_dx[7]),
    .I1(reg_dx[7]),
    .I2(n604_7) 
);
defparam n605_s3.INIT=8'hAC;
  LUT3 n606_s3 (
    .F(n606_6),
    .I0(w_next_dx[6]),
    .I1(reg_dx[6]),
    .I2(n604_7) 
);
defparam n606_s3.INIT=8'hAC;
  LUT3 n607_s3 (
    .F(n607_6),
    .I0(w_next_dx[5]),
    .I1(reg_dx[5]),
    .I2(n604_7) 
);
defparam n607_s3.INIT=8'hAC;
  LUT3 n608_s3 (
    .F(n608_6),
    .I0(w_next_dx[4]),
    .I1(reg_dx[4]),
    .I2(n604_7) 
);
defparam n608_s3.INIT=8'hAC;
  LUT3 n609_s3 (
    .F(n609_6),
    .I0(w_next_dx[3]),
    .I1(reg_dx[3]),
    .I2(n604_7) 
);
defparam n609_s3.INIT=8'hAC;
  LUT3 n610_s3 (
    .F(n610_6),
    .I0(w_next_dx[2]),
    .I1(reg_dx[2]),
    .I2(n604_7) 
);
defparam n610_s3.INIT=8'hAC;
  LUT3 n611_s3 (
    .F(n611_6),
    .I0(w_next_dx[1]),
    .I1(reg_dx[1]),
    .I2(n604_7) 
);
defparam n611_s3.INIT=8'hAC;
  LUT3 n612_s3 (
    .F(n612_6),
    .I0(w_next_dx[0]),
    .I1(reg_dx[0]),
    .I2(n604_7) 
);
defparam n612_s3.INIT=8'hAC;
  LUT3 n639_s0 (
    .F(n639_3),
    .I0(n2490_4),
    .I1(n1686_4),
    .I2(n639_4) 
);
defparam n639_s0.INIT=8'hF8;
  LUT3 n647_s0 (
    .F(n647_3),
    .I0(n2490_4),
    .I1(n1680_4),
    .I2(n639_4) 
);
defparam n647_s0.INIT=8'hF8;
  LUT3 n718_s0 (
    .F(n718_3),
    .I0(w_next_dy[9]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n718_s0.INIT=8'hCA;
  LUT3 n719_s0 (
    .F(n719_3),
    .I0(w_next_dy[8]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n719_s0.INIT=8'hCA;
  LUT3 n720_s0 (
    .F(n720_3),
    .I0(w_next_dy[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n720_s0.INIT=8'hCA;
  LUT3 n721_s0 (
    .F(n721_3),
    .I0(w_next_dy[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n721_s0.INIT=8'hCA;
  LUT3 n722_s0 (
    .F(n722_3),
    .I0(w_next_dy[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n722_s0.INIT=8'hCA;
  LUT3 n723_s0 (
    .F(n723_3),
    .I0(w_next_dy[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n723_s0.INIT=8'hCA;
  LUT3 n724_s0 (
    .F(n724_3),
    .I0(w_next_dy[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n724_s0.INIT=8'hCA;
  LUT3 n725_s0 (
    .F(n725_3),
    .I0(w_next_dy[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n725_s0.INIT=8'hCA;
  LUT3 n726_s0 (
    .F(n726_3),
    .I0(w_next_dy[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n726_s0.INIT=8'hCA;
  LUT3 n727_s0 (
    .F(n727_3),
    .I0(w_next_dy[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n727_s0.INIT=8'hCA;
  LUT3 n1036_s0 (
    .F(n1036_3),
    .I0(n1036_4),
    .I1(n1036_5),
    .I2(ff_start) 
);
defparam n1036_s0.INIT=8'hCA;
  LUT4 n1037_s0 (
    .F(n1037_3),
    .I0(n1037_16),
    .I1(n1037_5),
    .I2(n1037_6),
    .I3(n1037_7) 
);
defparam n1037_s0.INIT=16'h0BFF;
  LUT3 n1038_s0 (
    .F(n1038_3),
    .I0(n1038_4),
    .I1(n1037_6),
    .I2(n1038_5) 
);
defparam n1038_s0.INIT=8'h1F;
  LUT4 n1039_s0 (
    .F(n1039_3),
    .I0(n1037_16),
    .I1(n1039_4),
    .I2(n1037_6),
    .I3(n1039_5) 
);
defparam n1039_s0.INIT=16'h0BFF;
  LUT3 n1040_s0 (
    .F(n1040_3),
    .I0(n1040_4),
    .I1(n1037_6),
    .I2(n1040_5) 
);
defparam n1040_s0.INIT=8'hD0;
  LUT4 n1041_s0 (
    .F(n1041_3),
    .I0(n1041_4),
    .I1(n1041_5),
    .I2(n1041_9),
    .I3(n1041_7) 
);
defparam n1041_s0.INIT=16'hFFF8;
  LUT3 n1042_s0 (
    .F(n1042_3),
    .I0(n1042_4),
    .I1(n1037_6),
    .I2(n1042_5) 
);
defparam n1042_s0.INIT=8'hD0;
  LUT3 n1043_s0 (
    .F(n1043_3),
    .I0(n1043_4),
    .I1(n1043_10),
    .I2(ff_start) 
);
defparam n1043_s0.INIT=8'hCA;
  LUT4 n1044_s0 (
    .F(n1044_3),
    .I0(n1041_5),
    .I1(ff_nx[0]),
    .I2(n1044_4),
    .I3(n1044_5) 
);
defparam n1044_s0.INIT=16'h0007;
  LUT3 n1077_s1 (
    .F(n1077_4),
    .I0(n2707_4),
    .I1(n1656_4),
    .I2(n1077_5) 
);
defparam n1077_s1.INIT=8'hF8;
  LUT3 n1079_s1 (
    .F(n1079_4),
    .I0(n2707_4),
    .I1(n1646_4),
    .I2(n1077_5) 
);
defparam n1079_s1.INIT=8'hF8;
  LUT3 n1162_s0 (
    .F(n1162_3),
    .I0(n1162_4),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n1162_s0.INIT=8'hC5;
  LUT3 n1163_s0 (
    .F(n1163_3),
    .I0(n1163_4),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n1163_s0.INIT=8'hC5;
  LUT4 n1164_s0 (
    .F(n1164_3),
    .I0(w_register_data[7]),
    .I1(ff_ny[7]),
    .I2(n1164_4),
    .I3(w_register_write) 
);
defparam n1164_s0.INIT=16'hAA3C;
  LUT3 n1165_s0 (
    .F(n1165_3),
    .I0(n1165_4),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n1165_s0.INIT=8'hCA;
  LUT4 n1166_s0 (
    .F(n1166_3),
    .I0(w_register_data[5]),
    .I1(ff_ny[5]),
    .I2(n1166_4),
    .I3(w_register_write) 
);
defparam n1166_s0.INIT=16'hAA3C;
  LUT4 n1167_s0 (
    .F(n1167_3),
    .I0(w_register_data[4]),
    .I1(ff_ny[4]),
    .I2(n1167_4),
    .I3(w_register_write) 
);
defparam n1167_s0.INIT=16'hAA3C;
  LUT3 n1168_s0 (
    .F(n1168_3),
    .I0(n1168_6),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n1168_s0.INIT=8'hC5;
  LUT4 n1169_s0 (
    .F(n1169_3),
    .I0(w_register_data[2]),
    .I1(ff_ny[2]),
    .I2(n1169_4),
    .I3(w_register_write) 
);
defparam n1169_s0.INIT=16'hAA3C;
  LUT4 n1170_s0 (
    .F(n1170_3),
    .I0(w_register_data[1]),
    .I1(ff_ny[0]),
    .I2(ff_ny[1]),
    .I3(w_register_write) 
);
defparam n1170_s0.INIT=16'hAAC3;
  LUT3 n1171_s0 (
    .F(n1171_3),
    .I0(ff_ny[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n1171_s0.INIT=8'hC5;
  LUT3 n1220_s0 (
    .F(n1220_3),
    .I0(n1220_4),
    .I1(reg_nx[8]),
    .I2(ff_start) 
);
defparam n1220_s0.INIT=8'hCA;
  LUT3 n1221_s0 (
    .F(n1221_3),
    .I0(n1221_4),
    .I1(reg_nx[7]),
    .I2(ff_start) 
);
defparam n1221_s0.INIT=8'hCA;
  LUT3 n1222_s0 (
    .F(n1222_3),
    .I0(n1222_4),
    .I1(reg_nx[6]),
    .I2(ff_start) 
);
defparam n1222_s0.INIT=8'hCA;
  LUT3 n1223_s0 (
    .F(n1223_3),
    .I0(n1223_4),
    .I1(reg_nx[5]),
    .I2(ff_start) 
);
defparam n1223_s0.INIT=8'hCA;
  LUT3 n1224_s0 (
    .F(n1224_3),
    .I0(n1224_4),
    .I1(reg_nx[4]),
    .I2(ff_start) 
);
defparam n1224_s0.INIT=8'hCA;
  LUT3 n1225_s0 (
    .F(n1225_3),
    .I0(n1225_4),
    .I1(reg_nx[3]),
    .I2(ff_start) 
);
defparam n1225_s0.INIT=8'hCA;
  LUT3 n1226_s0 (
    .F(n1226_3),
    .I0(n1226_4),
    .I1(reg_nx[2]),
    .I2(ff_start) 
);
defparam n1226_s0.INIT=8'hCA;
  LUT3 n1227_s0 (
    .F(n1227_3),
    .I0(n1227_4),
    .I1(reg_nx[1]),
    .I2(ff_start) 
);
defparam n1227_s0.INIT=8'hCA;
  LUT4 n1297_s0 (
    .F(n1297_3),
    .I0(w_register_write),
    .I1(n1297_4),
    .I2(ff_state[5]),
    .I3(n1297_10) 
);
defparam n1297_s0.INIT=16'hFF40;
  LUT3 n1315_s0 (
    .F(n1315_3),
    .I0(w_status_color[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n1315_s0.INIT=8'hCA;
  LUT3 n1316_s0 (
    .F(n1316_3),
    .I0(w_status_color[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n1316_s0.INIT=8'hCA;
  LUT3 n1317_s0 (
    .F(n1317_3),
    .I0(w_status_color[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n1317_s0.INIT=8'hCA;
  LUT3 n1318_s0 (
    .F(n1318_3),
    .I0(w_status_color[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n1318_s0.INIT=8'hCA;
  LUT3 n1319_s0 (
    .F(n1319_3),
    .I0(w_status_color[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n1319_s0.INIT=8'hCA;
  LUT3 n1320_s0 (
    .F(n1320_3),
    .I0(w_status_color[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n1320_s0.INIT=8'hCA;
  LUT3 n1321_s0 (
    .F(n1321_3),
    .I0(w_status_color[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n1321_s0.INIT=8'hCA;
  LUT3 n1322_s0 (
    .F(n1322_3),
    .I0(w_status_color[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n1322_s0.INIT=8'hCA;
  LUT4 n1935_s5 (
    .F(n1935_8),
    .I0(n1935_9),
    .I1(n1935_10),
    .I2(n1935_11),
    .I3(n1935_12) 
);
defparam n1935_s5.INIT=16'hFFF2;
  LUT3 n1936_s6 (
    .F(n1936_9),
    .I0(n1936_19),
    .I1(n1936_11),
    .I2(n1936_21) 
);
defparam n1936_s6.INIT=8'hD0;
  LUT4 n1937_s5 (
    .F(n1937_8),
    .I0(n1937_9),
    .I1(n1937_10),
    .I2(n1935_9),
    .I3(n1937_30) 
);
defparam n1937_s5.INIT=16'h1F00;
  LUT4 n1938_s6 (
    .F(n1938_9),
    .I0(n1938_10),
    .I1(n1935_9),
    .I2(n1938_11),
    .I3(n1938_12) 
);
defparam n1938_s6.INIT=16'h0B00;
  LUT3 n1836_s90 (
    .F(n1836_94),
    .I0(n1836_95),
    .I1(n1836_102),
    .I2(n1836_97) 
);
defparam n1836_s90.INIT=8'hF8;
  LUT4 n1837_s87 (
    .F(n1837_91),
    .I0(n1837_92),
    .I1(n1837_93),
    .I2(n1837_94),
    .I3(n1837_95) 
);
defparam n1837_s87.INIT=16'h880F;
  LUT4 n1838_s87 (
    .F(n1838_91),
    .I0(n1838_92),
    .I1(n1837_92),
    .I2(n1837_93),
    .I3(n1838_93) 
);
defparam n1838_s87.INIT=16'hA0CF;
  LUT4 n1839_s87 (
    .F(n1839_91),
    .I0(n1839_92),
    .I1(n1838_92),
    .I2(n1837_93),
    .I3(n1839_93) 
);
defparam n1839_s87.INIT=16'hA0CF;
  LUT4 n1840_s87 (
    .F(n1840_91),
    .I0(n1840_92),
    .I1(n1839_92),
    .I2(n1837_93),
    .I3(n1840_93) 
);
defparam n1840_s87.INIT=16'hA0CF;
  LUT4 n1841_s87 (
    .F(n1841_91),
    .I0(n1841_92),
    .I1(n1840_92),
    .I2(n1837_93),
    .I3(n1841_93) 
);
defparam n1841_s87.INIT=16'hA0CF;
  LUT4 n1842_s87 (
    .F(n1842_91),
    .I0(n1842_92),
    .I1(n1841_92),
    .I2(n1837_93),
    .I3(n1842_93) 
);
defparam n1842_s87.INIT=16'hA0CF;
  LUT4 n1843_s87 (
    .F(n1843_91),
    .I0(n1843_92),
    .I1(n1842_92),
    .I2(n1837_93),
    .I3(n1843_93) 
);
defparam n1843_s87.INIT=16'hA0CF;
  LUT4 n1844_s87 (
    .F(n1844_91),
    .I0(n1844_92),
    .I1(n1843_92),
    .I2(n1837_93),
    .I3(n1844_93) 
);
defparam n1844_s87.INIT=16'hA0CF;
  LUT4 n1845_s87 (
    .F(n1845_91),
    .I0(n1845_92),
    .I1(n1845_93),
    .I2(n1844_92),
    .I3(n1845_97) 
);
defparam n1845_s87.INIT=16'hB0BB;
  LUT3 n1846_s87 (
    .F(n1846_91),
    .I0(n1846_92),
    .I1(n1836_102),
    .I2(n1846_93) 
);
defparam n1846_s87.INIT=8'h8F;
  LUT3 n1847_s87 (
    .F(n1847_91),
    .I0(n1847_92),
    .I1(n1847_93),
    .I2(n1836_102) 
);
defparam n1847_s87.INIT=8'hCA;
  LUT3 n1848_s87 (
    .F(n1848_91),
    .I0(n1848_92),
    .I1(n1848_93),
    .I2(n1848_94) 
);
defparam n1848_s87.INIT=8'hA3;
  LUT3 n1849_s87 (
    .F(n1849_91),
    .I0(n1849_92),
    .I1(n1849_93),
    .I2(n1849_99) 
);
defparam n1849_s87.INIT=8'hC5;
  LUT4 n1850_s87 (
    .F(n1850_91),
    .I0(n1850_92),
    .I1(n1850_93),
    .I2(n1849_93),
    .I3(n1836_102) 
);
defparam n1850_s87.INIT=16'hF111;
  LUT4 n1851_s87 (
    .F(n1851_91),
    .I0(n1850_92),
    .I1(n1851_92),
    .I2(n1851_93),
    .I3(n1849_99) 
);
defparam n1851_s87.INIT=16'hF111;
  LUT4 n1852_s87 (
    .F(n1852_91),
    .I0(n1852_92),
    .I1(n1845_97),
    .I2(n1852_93),
    .I3(n1852_94) 
);
defparam n1852_s87.INIT=16'hBBB0;
  LUT3 n1867_s91 (
    .F(n1867_95),
    .I0(ff_dx[1]),
    .I1(w_status_border_position[1]),
    .I2(n1867_98) 
);
defparam n1867_s91.INIT=8'hCA;
  LUT3 n1868_s89 (
    .F(n1868_93),
    .I0(ff_dx[0]),
    .I1(w_status_border_position[0]),
    .I2(n1867_98) 
);
defparam n1868_s89.INIT=8'hCA;
  LUT3 ff_read_color_s3 (
    .F(ff_read_color_8),
    .I0(ff_start),
    .I1(ff_read_color_9),
    .I2(ff_read_color_10) 
);
defparam ff_read_color_s3.INIT=8'hFE;
  LUT4 ff_transfer_ready_s3 (
    .F(ff_transfer_ready_6),
    .I0(n1297_10),
    .I1(ff_read_color_10),
    .I2(ff_transfer_ready_7),
    .I3(ff_transfer_ready_8) 
);
defparam ff_transfer_ready_s3.INIT=16'hFFFE;
  LUT2 ff_command_execute_s3 (
    .F(ff_command_execute_6),
    .I0(ff_start),
    .I1(w_cache_flush_end) 
);
defparam ff_command_execute_s3.INIT=4'hE;
  LUT4 n1930_s3 (
    .F(n1930_8),
    .I0(n1930_11),
    .I1(n1930_12),
    .I2(n1930_13),
    .I3(ff_command_execute_6) 
);
defparam n1930_s3.INIT=16'h4F44;
  LUT2 ff_source_7_s2 (
    .F(ff_source_7_6),
    .I0(ff_source_7_7),
    .I1(ff_reset_n2_1) 
);
defparam ff_source_7_s2.INIT=4'h4;
  LUT4 ff_dx_8_s3 (
    .F(ff_dx_8_8),
    .I0(ff_dx_8_9),
    .I1(n1041_5),
    .I2(ff_maj),
    .I3(ff_sx_9_11) 
);
defparam ff_dx_8_s3.INIT=16'h7F00;
  LUT3 ff_cache_vram_wdata_7_s6 (
    .F(ff_cache_vram_wdata_7_11),
    .I0(ff_cache_vram_wdata_7_12),
    .I1(ff_state[5]),
    .I2(ff_cache_vram_wdata_7_13) 
);
defparam ff_cache_vram_wdata_7_s6.INIT=8'hD0;
  LUT2 ff_next_state_0_s7 (
    .F(ff_next_state_1_12),
    .I0(ff_next_state_0_14),
    .I1(ff_next_state_2_13) 
);
defparam ff_next_state_0_s7.INIT=4'h4;
  LUT4 ff_state_5_s6 (
    .F(ff_state_2_11),
    .I0(ff_state_5_12),
    .I1(ff_state_5_13),
    .I2(ff_state_5_14),
    .I3(ff_start) 
);
defparam ff_state_5_s6.INIT=16'hFFE0;
  LUT4 ff_cache_flush_start_s6 (
    .F(ff_cache_flush_start_11),
    .I0(ff_cache_vram_valid),
    .I1(ff_cache_flush_start_12),
    .I2(ff_cache_flush_start_13),
    .I3(ff_start) 
);
defparam ff_cache_flush_start_s6.INIT=16'hFF01;
  LUT4 ff_cache_vram_valid_s7 (
    .F(ff_cache_vram_valid_12),
    .I0(ff_cache_vram_valid_26),
    .I1(ff_cache_vram_valid_14),
    .I2(ff_cache_vram_valid_15),
    .I3(ff_cache_vram_valid_16) 
);
defparam ff_cache_vram_valid_s7.INIT=16'h00DF;
  LUT4 ff_count_valid_s7 (
    .F(ff_count_valid_12),
    .I0(ff_count_valid_13),
    .I1(ff_count_valid_14),
    .I2(ff_count_valid_15),
    .I3(ff_start) 
);
defparam ff_count_valid_s7.INIT=16'hFF10;
  LUT3 ff_cache_vram_write_s11 (
    .F(ff_cache_vram_write_15),
    .I0(ff_cache_vram_write_18),
    .I1(ff_state[5]),
    .I2(ff_cache_vram_wdata_7_13) 
);
defparam ff_cache_vram_write_s11.INIT=8'hE0;
  LUT4 n1866_s91 (
    .F(n1866_105),
    .I0(ff_state[1]),
    .I1(ff_state[3]),
    .I2(ff_state[2]),
    .I3(ff_state[4]) 
);
defparam n1866_s91.INIT=16'h00F8;
  LUT4 n1863_s101 (
    .F(n1863_117),
    .I0(n1863_121),
    .I1(n1863_119),
    .I2(ff_state[4]),
    .I3(ff_state[3]) 
);
defparam n1863_s101.INIT=16'h030A;
  LUT3 n1861_s98 (
    .F(n1861_112),
    .I0(n1861_113),
    .I1(n1861_114),
    .I2(n1861_117) 
);
defparam n1861_s98.INIT=8'h10;
  LUT4 n1818_s125 (
    .F(n1818_151),
    .I0(n1818_152),
    .I1(n1818_153),
    .I2(ff_state[5]),
    .I3(n1818_154) 
);
defparam n1818_s125.INIT=16'h0007;
  LUT4 n1479_s2 (
    .F(n1479_7),
    .I0(n1479_8),
    .I1(n1463_9),
    .I2(ff_start),
    .I3(n1479_9) 
);
defparam n1479_s2.INIT=16'h0C0A;
  LUT4 n1478_s2 (
    .F(n1478_7),
    .I0(n1478_8),
    .I1(n1462_9),
    .I2(ff_start),
    .I3(n1479_9) 
);
defparam n1478_s2.INIT=16'h0C0A;
  LUT3 n1383_s3 (
    .F(n1383_8),
    .I0(n1383_9),
    .I1(ff_transfer_ready_7),
    .I2(n1297_10) 
);
defparam n1383_s3.INIT=8'h0E;
  LUT3 n1338_s4 (
    .F(n1338_9),
    .I0(ff_start),
    .I1(n1338_12),
    .I2(n1061_22) 
);
defparam n1338_s4.INIT=8'h40;
  LUT4 n1219_s2 (
    .F(n1219_7),
    .I0(n1189_1),
    .I1(w_next_nyb[8]),
    .I2(ff_start),
    .I3(ff_dx_8_9) 
);
defparam n1219_s2.INIT=16'h0C0A;
  LUT4 n1218_s2 (
    .F(n1218_7),
    .I0(n1188_1),
    .I1(w_next_nyb[9]),
    .I2(ff_start),
    .I3(ff_dx_8_9) 
);
defparam n1218_s2.INIT=16'h0C0A;
  LUT4 n1826_s87 (
    .F(n1826_93),
    .I0(n1826_94),
    .I1(n1826_113),
    .I2(n1826_96),
    .I3(n1826_97) 
);
defparam n1826_s87.INIT=16'hFFE0;
  LUT4 n1824_s84 (
    .F(n1824_90),
    .I0(n1824_91),
    .I1(n1824_92),
    .I2(n1824_93),
    .I3(n1824_94) 
);
defparam n1824_s84.INIT=16'h1F00;
  LUT4 n1823_s84 (
    .F(n1823_90),
    .I0(n1823_91),
    .I1(w_next_0_9),
    .I2(n1823_92),
    .I3(n1823_93) 
);
defparam n1823_s84.INIT=16'hFF20;
  LUT4 n1822_s84 (
    .F(n1822_90),
    .I0(n1822_91),
    .I1(n1822_92),
    .I2(ff_state[5]),
    .I3(n1822_93) 
);
defparam n1822_s84.INIT=16'h0305;
  LUT4 n1821_s84 (
    .F(n1821_90),
    .I0(n1821_91),
    .I1(n1821_92),
    .I2(ff_state[5]),
    .I3(n1822_93) 
);
defparam n1821_s84.INIT=16'h030A;
  LUT4 n1820_s84 (
    .F(n1820_90),
    .I0(n1820_91),
    .I1(n1824_92),
    .I2(n1820_92),
    .I3(n1820_93) 
);
defparam n1820_s84.INIT=16'h2F00;
  LUT4 n1819_s86 (
    .F(n1819_92),
    .I0(n1819_93),
    .I1(n1819_94),
    .I2(n1823_92),
    .I3(n1819_95) 
);
defparam n1819_s86.INIT=16'hFF40;
  LUT4 n1934_s7 (
    .F(n1934_12),
    .I0(n1934_13),
    .I1(n1934_14),
    .I2(ff_start),
    .I3(n1934_15) 
);
defparam n1934_s7.INIT=16'hFF01;
  LUT4 n1933_s8 (
    .F(n1933_13),
    .I0(n1933_14),
    .I1(n1933_15),
    .I2(n1935_9),
    .I3(n1933_16) 
);
defparam n1933_s8.INIT=16'hFF70;
  LUT4 n1932_s8 (
    .F(n1932_13),
    .I0(n1932_14),
    .I1(n1932_15),
    .I2(ff_cache_vram_valid_14),
    .I3(ff_cache_vram_valid_26) 
);
defparam n1932_s8.INIT=16'hFB00;
  LUT4 n1931_s7 (
    .F(n1931_12),
    .I0(n1931_13),
    .I1(n1931_14),
    .I2(ff_state[5]),
    .I3(ff_start) 
);
defparam n1931_s7.INIT=16'h00EF;
  LUT4 n1930_s4 (
    .F(n1930_10),
    .I0(ff_eq),
    .I1(n1930_14),
    .I2(ff_state[4]),
    .I3(n1935_9) 
);
defparam n1930_s4.INIT=16'hF800;
  LUT4 n1929_s8 (
    .F(n1929_13),
    .I0(ff_state[4]),
    .I1(ff_state[0]),
    .I2(n1929_14),
    .I3(n1929_15) 
);
defparam n1929_s8.INIT=16'hFF10;
  LUT4 n1864_s98 (
    .F(n1864_114),
    .I0(ff_next_state[2]),
    .I1(n1932_15),
    .I2(n1864_117),
    .I3(n1861_117) 
);
defparam n1864_s98.INIT=16'hB0FF;
  LUT4 n1862_s92 (
    .F(n1862_106),
    .I0(n1862_111),
    .I1(ff_next_state_5_19),
    .I2(n1862_108),
    .I3(ff_state[4]) 
);
defparam n1862_s92.INIT=16'hFF0B;
  LUT3 ff_cache_vram_address_16_s7 (
    .F(ff_cache_vram_address_16_11),
    .I0(ff_next_state_0_14),
    .I1(ff_cache_vram_valid_26),
    .I2(ff_cache_vram_write_18) 
);
defparam ff_cache_vram_address_16_s7.INIT=8'h40;
  LUT4 ff_xsel_1_s8 (
    .F(ff_xsel_1_12),
    .I0(ff_xsel_1_13),
    .I1(ff_xsel_1_14),
    .I2(ff_next_state_0_14),
    .I3(ff_next_state_5_23) 
);
defparam ff_xsel_1_s8.INIT=16'h0D00;
  LUT4 ff_state_0_s7 (
    .F(ff_state_0_12),
    .I0(n1818_152),
    .I1(n1935_9),
    .I2(n1818_153),
    .I3(ff_state_2_11) 
);
defparam ff_state_0_s7.INIT=16'h7F00;
  LUT4 ff_border_detect_s3 (
    .F(ff_border_detect_6),
    .I0(ff_border_detect_9),
    .I1(n1061_22),
    .I2(ff_border_detect_request),
    .I3(w_cache_flush_end) 
);
defparam ff_border_detect_s3.INIT=16'hF088;
  LUT4 n1865_s106 (
    .F(n1865_126),
    .I0(n1932_14),
    .I1(ff_state[0]),
    .I2(ff_state[4]),
    .I3(ff_next_state_5_19) 
);
defparam n1865_s106.INIT=16'h000D;
  LUT2 w_next_0_s2 (
    .F(w_next_0_5),
    .I0(ff_command[2]),
    .I1(ff_command[3]) 
);
defparam w_next_0_s2.INIT=4'h8;
  LUT4 n2490_s1 (
    .F(n2490_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[4]),
    .I2(w_register_write),
    .I3(w_register_num[5]) 
);
defparam n2490_s1.INIT=16'h1000;
  LUT3 n317_s1 (
    .F(n317_4),
    .I0(reg_dx[8]),
    .I1(reg_sx[8]),
    .I2(n1037_16) 
);
defparam n317_s1.INIT=8'hAC;
  LUT4 n317_s2 (
    .F(n317_5),
    .I0(ff_start),
    .I1(n317_7),
    .I2(ff_command[3]),
    .I3(n317_6) 
);
defparam n317_s2.INIT=16'h007F;
  LUT3 n317_s3 (
    .F(n317_6),
    .I0(n317_8),
    .I1(n317_9),
    .I2(ff_start) 
);
defparam n317_s3.INIT=8'h0E;
  LUT3 n318_s1 (
    .F(n318_4),
    .I0(reg_dx[7]),
    .I1(reg_sx[7]),
    .I2(n1037_16) 
);
defparam n318_s1.INIT=8'h53;
  LUT3 n319_s1 (
    .F(n319_4),
    .I0(reg_dx[6]),
    .I1(reg_sx[6]),
    .I2(n1037_16) 
);
defparam n319_s1.INIT=8'hAC;
  LUT3 n320_s1 (
    .F(n320_4),
    .I0(reg_dx[5]),
    .I1(reg_sx[5]),
    .I2(n1037_16) 
);
defparam n320_s1.INIT=8'hAC;
  LUT3 n321_s1 (
    .F(n321_4),
    .I0(reg_dx[4]),
    .I1(reg_sx[4]),
    .I2(n1037_16) 
);
defparam n321_s1.INIT=8'hAC;
  LUT3 n322_s1 (
    .F(n322_4),
    .I0(reg_dx[3]),
    .I1(reg_sx[3]),
    .I2(n1037_16) 
);
defparam n322_s1.INIT=8'hAC;
  LUT3 n323_s1 (
    .F(n323_4),
    .I0(reg_dx[2]),
    .I1(reg_sx[2]),
    .I2(n1037_16) 
);
defparam n323_s1.INIT=8'hAC;
  LUT3 n324_s1 (
    .F(n324_4),
    .I0(reg_dx[1]),
    .I1(reg_sx[1]),
    .I2(n1037_16) 
);
defparam n324_s1.INIT=8'hAC;
  LUT3 n325_s1 (
    .F(n325_4),
    .I0(reg_dx[0]),
    .I1(reg_sx[0]),
    .I2(n1037_16) 
);
defparam n325_s1.INIT=8'hAC;
  LUT4 n604_s4 (
    .F(n604_7),
    .I0(n604_8),
    .I1(ff_dx_8_9),
    .I2(ff_maj),
    .I3(n1037_6) 
);
defparam n604_s4.INIT=16'h7F00;
  LUT4 n639_s1 (
    .F(n639_4),
    .I0(n639_5),
    .I1(n317_9),
    .I2(n604_8),
    .I3(n359_7) 
);
defparam n639_s1.INIT=16'h5300;
  LUT4 n2707_s1 (
    .F(n2707_4),
    .I0(w_register_num[4]),
    .I1(w_register_num[3]),
    .I2(w_register_write),
    .I3(w_register_num[5]) 
);
defparam n2707_s1.INIT=16'h4000;
  LUT3 n1036_s1 (
    .F(n1036_4),
    .I0(n1036_14),
    .I1(n1036_7),
    .I2(n604_8) 
);
defparam n1036_s1.INIT=8'hCA;
  LUT3 n1036_s2 (
    .F(n1036_5),
    .I0(n1036_8),
    .I1(w_next_0_9),
    .I2(n1037_16) 
);
defparam n1036_s2.INIT=8'h3A;
  LUT4 n1037_s2 (
    .F(n1037_5),
    .I0(reg_nx[6]),
    .I1(n1037_8),
    .I2(n1037_14),
    .I3(reg_nx[7]) 
);
defparam n1037_s2.INIT=16'h40BF;
  LUT3 n1037_s3 (
    .F(n1037_6),
    .I0(n604_8),
    .I1(n317_9),
    .I2(ff_start) 
);
defparam n1037_s3.INIT=8'h0E;
  LUT4 n1037_s4 (
    .F(n1037_7),
    .I0(n317_9),
    .I1(n1037_10),
    .I2(n1001_2),
    .I3(n1037_11) 
);
defparam n1037_s4.INIT=16'h007F;
  LUT4 n1038_s1 (
    .F(n1038_4),
    .I0(n1037_8),
    .I1(n1037_14),
    .I2(n1037_16),
    .I3(reg_nx[6]) 
);
defparam n1038_s1.INIT=16'h0807;
  LUT4 n1038_s2 (
    .F(n1038_5),
    .I0(n317_9),
    .I1(n1037_10),
    .I2(n1002_2),
    .I3(n1038_6) 
);
defparam n1038_s2.INIT=16'h007F;
  LUT4 n1039_s1 (
    .F(n1039_4),
    .I0(reg_nx[4]),
    .I1(reg_nx[3]),
    .I2(n1039_9),
    .I3(reg_nx[5]) 
);
defparam n1039_s1.INIT=16'h10EF;
  LUT4 n1039_s2 (
    .F(n1039_5),
    .I0(n317_9),
    .I1(n1037_10),
    .I2(n1003_2),
    .I3(n1039_11) 
);
defparam n1039_s2.INIT=16'h007F;
  LUT4 n1040_s1 (
    .F(n1040_4),
    .I0(reg_nx[3]),
    .I1(n1039_9),
    .I2(n1037_16),
    .I3(reg_nx[4]) 
);
defparam n1040_s1.INIT=16'h040B;
  LUT4 n1040_s2 (
    .F(n1040_5),
    .I0(n1004_2),
    .I1(n1037_10),
    .I2(n317_9),
    .I3(n1040_9) 
);
defparam n1040_s2.INIT=16'h00BF;
  LUT4 n1041_s1 (
    .F(n1041_4),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(ff_nx[2]),
    .I3(ff_nx[3]) 
);
defparam n1041_s1.INIT=16'hFE01;
  LUT2 n1041_s2 (
    .F(n1041_5),
    .I0(ff_start),
    .I1(n604_8) 
);
defparam n1041_s2.INIT=4'h4;
  LUT4 n1041_s4 (
    .F(n1041_7),
    .I0(n1037_16),
    .I1(reg_nx[3]),
    .I2(n1039_9),
    .I3(n1037_6) 
);
defparam n1041_s4.INIT=16'h00BE;
  LUT3 n1042_s1 (
    .F(n1042_4),
    .I0(n1037_16),
    .I1(reg_nx[2]),
    .I2(n1037_14) 
);
defparam n1042_s1.INIT=8'h41;
  LUT4 n1042_s2 (
    .F(n1042_5),
    .I0(n1006_2),
    .I1(n1037_10),
    .I2(n317_9),
    .I3(n1042_6) 
);
defparam n1042_s2.INIT=16'h00BF;
  LUT4 n1043_s1 (
    .F(n1043_4),
    .I0(n1043_6),
    .I1(ff_nx[0]),
    .I2(ff_nx[1]),
    .I3(n604_8) 
);
defparam n1043_s1.INIT=16'hC3AA;
  LUT4 n1044_s1 (
    .F(n1044_4),
    .I0(n1044_6),
    .I1(n1008_2),
    .I2(n317_9),
    .I3(n1037_10) 
);
defparam n1044_s1.INIT=16'h3500;
  LUT4 n1044_s2 (
    .F(n1044_5),
    .I0(n1044_7),
    .I1(w_next_0_9),
    .I2(n1037_16),
    .I3(ff_start) 
);
defparam n1044_s2.INIT=16'h3A00;
  LUT3 n1077_s2 (
    .F(n1077_5),
    .I0(w_register_write),
    .I1(n604_8),
    .I2(n1077_6) 
);
defparam n1077_s2.INIT=8'h01;
  LUT4 n1162_s1 (
    .F(n1162_4),
    .I0(ff_ny[7]),
    .I1(ff_ny[8]),
    .I2(n1164_4),
    .I3(ff_ny[9]) 
);
defparam n1162_s1.INIT=16'h10EF;
  LUT3 n1163_s1 (
    .F(n1163_4),
    .I0(ff_ny[7]),
    .I1(n1164_4),
    .I2(ff_ny[8]) 
);
defparam n1163_s1.INIT=8'h4B;
  LUT4 n1164_s1 (
    .F(n1164_4),
    .I0(ff_ny[4]),
    .I1(ff_ny[5]),
    .I2(ff_ny[6]),
    .I3(n1167_4) 
);
defparam n1164_s1.INIT=16'h0100;
  LUT4 n1165_s1 (
    .F(n1165_4),
    .I0(ff_ny[4]),
    .I1(ff_ny[5]),
    .I2(n1167_4),
    .I3(ff_ny[6]) 
);
defparam n1165_s1.INIT=16'hEF10;
  LUT2 n1166_s1 (
    .F(n1166_4),
    .I0(ff_ny[4]),
    .I1(n1167_4) 
);
defparam n1166_s1.INIT=4'h4;
  LUT4 n1167_s1 (
    .F(n1167_4),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]),
    .I2(ff_ny[2]),
    .I3(ff_ny[3]) 
);
defparam n1167_s1.INIT=16'h0001;
  LUT2 n1169_s1 (
    .F(n1169_4),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]) 
);
defparam n1169_s1.INIT=4'h1;
  LUT3 n1220_s1 (
    .F(n1220_4),
    .I0(n1190_1),
    .I1(w_next_nyb[7]),
    .I2(ff_dx_8_9) 
);
defparam n1220_s1.INIT=8'hCA;
  LUT3 n1221_s1 (
    .F(n1221_4),
    .I0(n1191_1),
    .I1(w_next_nyb[6]),
    .I2(ff_dx_8_9) 
);
defparam n1221_s1.INIT=8'hCA;
  LUT3 n1222_s1 (
    .F(n1222_4),
    .I0(n1192_1),
    .I1(w_next_nyb[5]),
    .I2(ff_dx_8_9) 
);
defparam n1222_s1.INIT=8'hCA;
  LUT3 n1223_s1 (
    .F(n1223_4),
    .I0(n1193_1),
    .I1(w_next_nyb[4]),
    .I2(ff_dx_8_9) 
);
defparam n1223_s1.INIT=8'hCA;
  LUT3 n1224_s1 (
    .F(n1224_4),
    .I0(n1194_1),
    .I1(w_next_nyb[3]),
    .I2(ff_dx_8_9) 
);
defparam n1224_s1.INIT=8'hCA;
  LUT3 n1225_s1 (
    .F(n1225_4),
    .I0(n1195_1),
    .I1(w_next_nyb[2]),
    .I2(ff_dx_8_9) 
);
defparam n1225_s1.INIT=8'hCA;
  LUT3 n1226_s1 (
    .F(n1226_4),
    .I0(n1196_1),
    .I1(w_next_nyb[1]),
    .I2(ff_dx_8_9) 
);
defparam n1226_s1.INIT=8'hCA;
  LUT3 n1227_s1 (
    .F(n1227_4),
    .I0(n1197_1),
    .I1(w_next_nyb[0]),
    .I2(ff_dx_8_9) 
);
defparam n1227_s1.INIT=8'hCA;
  LUT2 n1297_s1 (
    .F(n1297_4),
    .I0(ff_state[0]),
    .I1(n1297_12) 
);
defparam n1297_s1.INIT=4'h4;
  LUT2 n1935_s6 (
    .F(n1935_9),
    .I0(ff_start),
    .I1(ff_state[5]) 
);
defparam n1935_s6.INIT=4'h1;
  LUT4 n1935_s7 (
    .F(n1935_10),
    .I0(ff_state_5_12),
    .I1(n1935_13),
    .I2(n1935_14),
    .I3(n1935_15) 
);
defparam n1935_s7.INIT=16'h001F;
  LUT4 n1935_s8 (
    .F(n1935_11),
    .I0(ff_state[2]),
    .I1(ff_state[4]),
    .I2(n1935_16),
    .I3(n1935_21) 
);
defparam n1935_s8.INIT=16'h1800;
  LUT4 n1935_s9 (
    .F(n1935_12),
    .I0(ff_command[2]),
    .I1(ff_command[1]),
    .I2(ff_command[3]),
    .I3(ff_start) 
);
defparam n1935_s9.INIT=16'hE000;
  LUT4 n1936_s8 (
    .F(n1936_11),
    .I0(ff_state[0]),
    .I1(ff_state_5_12),
    .I2(ff_state[4]),
    .I3(n1936_13) 
);
defparam n1936_s8.INIT=16'h5FC0;
  LUT4 n1937_s6 (
    .F(n1937_9),
    .I0(n1932_15),
    .I1(n1937_28),
    .I2(n1937_13),
    .I3(n1937_14) 
);
defparam n1937_s6.INIT=16'hF100;
  LUT4 n1937_s7 (
    .F(n1937_10),
    .I0(n1937_15),
    .I1(ff_state_5_12),
    .I2(n1937_16),
    .I3(n1937_17) 
);
defparam n1937_s7.INIT=16'h1F00;
  LUT4 n1938_s7 (
    .F(n1938_10),
    .I0(n1938_13),
    .I1(ff_state_5_12),
    .I2(n1938_14),
    .I3(n1938_15) 
);
defparam n1938_s7.INIT=16'h001F;
  LUT4 n1938_s8 (
    .F(n1938_11),
    .I0(n1938_16),
    .I1(ff_state[2]),
    .I2(n1938_31),
    .I3(n1935_10) 
);
defparam n1938_s8.INIT=16'h10D0;
  LUT4 n1938_s9 (
    .F(n1938_12),
    .I0(n1938_18),
    .I1(n1297_4),
    .I2(n1929_14),
    .I3(n1938_19) 
);
defparam n1938_s9.INIT=16'h00EF;
  LUT3 n1836_s91 (
    .F(n1836_95),
    .I0(n1836_98),
    .I1(ff_dx[0]),
    .I2(n1836_99) 
);
defparam n1836_s91.INIT=8'hAC;
  LUT4 n1836_s93 (
    .F(n1836_97),
    .I0(n1837_94),
    .I1(n1852_93),
    .I2(n1836_100),
    .I3(n551_30) 
);
defparam n1836_s93.INIT=16'h0C05;
  LUT3 n1837_s88 (
    .F(n1837_92),
    .I0(ff_sy[7]),
    .I1(ff_sy[8]),
    .I2(ff_next_vram5_3_9) 
);
defparam n1837_s88.INIT=8'hCA;
  LUT2 n1837_s89 (
    .F(n1837_93),
    .I0(ff_state[4]),
    .I1(n1837_96) 
);
defparam n1837_s89.INIT=4'h1;
  LUT4 n1837_s90 (
    .F(n1837_94),
    .I0(ff_sy[9]),
    .I1(ff_sy[8]),
    .I2(ff_next_vram5_3_9),
    .I3(n1837_93) 
);
defparam n1837_s90.INIT=16'h5300;
  LUT4 n1837_s91 (
    .F(n1837_95),
    .I0(n1837_93),
    .I1(n1837_97),
    .I2(n1836_100),
    .I3(n551_30) 
);
defparam n1837_s91.INIT=16'hF0BB;
  LUT3 n1838_s88 (
    .F(n1838_92),
    .I0(ff_sy[6]),
    .I1(ff_sy[7]),
    .I2(ff_next_vram5_3_9) 
);
defparam n1838_s88.INIT=8'hCA;
  LUT4 n1838_s89 (
    .F(n1838_93),
    .I0(n1838_94),
    .I1(n1837_97),
    .I2(n1837_93),
    .I3(n551_30) 
);
defparam n1838_s89.INIT=16'h03F5;
  LUT3 n1839_s88 (
    .F(n1839_92),
    .I0(ff_sy[5]),
    .I1(ff_sy[6]),
    .I2(ff_next_vram5_3_9) 
);
defparam n1839_s88.INIT=8'hCA;
  LUT4 n1839_s89 (
    .F(n1839_93),
    .I0(n1839_94),
    .I1(n1838_94),
    .I2(n1837_93),
    .I3(n551_30) 
);
defparam n1839_s89.INIT=16'h03F5;
  LUT3 n1840_s88 (
    .F(n1840_92),
    .I0(ff_sy[4]),
    .I1(ff_sy[5]),
    .I2(ff_next_vram5_3_9) 
);
defparam n1840_s88.INIT=8'hCA;
  LUT4 n1840_s89 (
    .F(n1840_93),
    .I0(n1840_94),
    .I1(n1839_94),
    .I2(n1837_93),
    .I3(n551_30) 
);
defparam n1840_s89.INIT=16'h03F5;
  LUT3 n1841_s88 (
    .F(n1841_92),
    .I0(ff_sy[3]),
    .I1(ff_sy[4]),
    .I2(ff_next_vram5_3_9) 
);
defparam n1841_s88.INIT=8'hCA;
  LUT4 n1841_s89 (
    .F(n1841_93),
    .I0(n1841_94),
    .I1(n1840_94),
    .I2(n1837_93),
    .I3(n551_30) 
);
defparam n1841_s89.INIT=16'h03F5;
  LUT3 n1842_s88 (
    .F(n1842_92),
    .I0(ff_sy[2]),
    .I1(ff_sy[3]),
    .I2(ff_next_vram5_3_9) 
);
defparam n1842_s88.INIT=8'hCA;
  LUT4 n1842_s89 (
    .F(n1842_93),
    .I0(n1842_94),
    .I1(n1841_94),
    .I2(n1837_93),
    .I3(n551_30) 
);
defparam n1842_s89.INIT=16'h03F5;
  LUT3 n1843_s88 (
    .F(n1843_92),
    .I0(ff_sy[1]),
    .I1(ff_sy[2]),
    .I2(ff_next_vram5_3_9) 
);
defparam n1843_s88.INIT=8'hCA;
  LUT4 n1843_s89 (
    .F(n1843_93),
    .I0(n1843_94),
    .I1(n1842_94),
    .I2(n1837_93),
    .I3(n551_30) 
);
defparam n1843_s89.INIT=16'h03F5;
  LUT3 n1844_s88 (
    .F(n1844_92),
    .I0(ff_sy[0]),
    .I1(ff_sy[1]),
    .I2(ff_next_vram5_3_9) 
);
defparam n1844_s88.INIT=8'hCA;
  LUT4 n1844_s89 (
    .F(n1844_93),
    .I0(n1844_94),
    .I1(n1843_94),
    .I2(n1837_93),
    .I3(n551_30) 
);
defparam n1844_s89.INIT=16'h03F5;
  LUT4 n1845_s88 (
    .F(n1845_92),
    .I0(n1845_95),
    .I1(ff_sy[0]),
    .I2(ff_next_vram5_3_9),
    .I3(n1837_93) 
);
defparam n1845_s88.INIT=16'hCA00;
  LUT4 n1845_s89 (
    .F(n1845_93),
    .I0(n1846_92),
    .I1(n1844_94),
    .I2(n1837_93),
    .I3(n551_30) 
);
defparam n1845_s89.INIT=16'h03F5;
  LUT3 n1846_s88 (
    .F(n1846_92),
    .I0(n1846_94),
    .I1(ff_dy[0]),
    .I2(ff_next_vram5_3_9) 
);
defparam n1846_s88.INIT=8'hCA;
  LUT4 n1846_s89 (
    .F(n1846_93),
    .I0(n1846_95),
    .I1(n1846_96),
    .I2(n551_30),
    .I3(n1837_93) 
);
defparam n1846_s89.INIT=16'hC5CC;
  LUT4 n1847_s88 (
    .F(n1847_92),
    .I0(n1847_94),
    .I1(n1846_95),
    .I2(n1848_93),
    .I3(n551_30) 
);
defparam n1847_s88.INIT=16'h0C05;
  LUT3 n1847_s89 (
    .F(n1847_93),
    .I0(n1847_95),
    .I1(ff_dx[6]),
    .I2(n1836_99) 
);
defparam n1847_s89.INIT=8'hAC;
  LUT4 n1848_s88 (
    .F(n1848_92),
    .I0(n1848_95),
    .I1(ff_dx[4]),
    .I2(n1837_93),
    .I3(n1836_99) 
);
defparam n1848_s88.INIT=16'h0A0C;
  LUT4 n1848_s89 (
    .F(n1848_93),
    .I0(n1848_96),
    .I1(ff_dx[5]),
    .I2(n1837_93),
    .I3(n1836_99) 
);
defparam n1848_s89.INIT=16'h0A03;
  LUT3 n1848_s90 (
    .F(n1848_94),
    .I0(n1848_97),
    .I1(n1847_94),
    .I2(n551_30) 
);
defparam n1848_s90.INIT=8'hC5;
  LUT4 n1849_s88 (
    .F(n1849_92),
    .I0(n1849_95),
    .I1(n1848_97),
    .I2(n1848_92),
    .I3(n551_30) 
);
defparam n1849_s88.INIT=16'h0305;
  LUT3 n1849_s89 (
    .F(n1849_93),
    .I0(n1849_96),
    .I1(ff_dx[3]),
    .I2(n1836_99) 
);
defparam n1849_s89.INIT=8'hAC;
  LUT4 n1850_s88 (
    .F(n1850_92),
    .I0(n1850_94),
    .I1(ff_dx[2]),
    .I2(n1837_93),
    .I3(n1836_99) 
);
defparam n1850_s88.INIT=16'h0A03;
  LUT4 n1850_s89 (
    .F(n1850_93),
    .I0(n1849_95),
    .I1(n1837_93),
    .I2(n1850_95),
    .I3(n551_30) 
);
defparam n1850_s89.INIT=16'h77F0;
  LUT4 n1851_s88 (
    .F(n1851_92),
    .I0(n1852_92),
    .I1(n1837_93),
    .I2(n1850_95),
    .I3(n551_30) 
);
defparam n1851_s88.INIT=16'hF077;
  LUT3 n1851_s89 (
    .F(n1851_93),
    .I0(n1851_94),
    .I1(ff_dx[1]),
    .I2(n1836_99) 
);
defparam n1851_s89.INIT=8'hAC;
  LUT3 n1852_s88 (
    .F(n1852_92),
    .I0(n1852_95),
    .I1(w_status_border_position[1]),
    .I2(n1836_99) 
);
defparam n1852_s88.INIT=8'hAC;
  LUT4 n1852_s89 (
    .F(n1852_93),
    .I0(n1852_96),
    .I1(w_status_border_position[0]),
    .I2(n1836_99),
    .I3(n1837_93) 
);
defparam n1852_s89.INIT=16'hAC00;
  LUT4 n1852_s90 (
    .F(n1852_94),
    .I0(n1851_93),
    .I1(n1836_95),
    .I2(n1837_93),
    .I3(n551_30) 
);
defparam n1852_s90.INIT=16'hFA0C;
  LUT3 ff_sx_9_s4 (
    .F(ff_sx_9_9),
    .I0(ff_cache_vram_valid),
    .I1(w_status_command_execute),
    .I2(ff_count_valid) 
);
defparam ff_sx_9_s4.INIT=8'h40;
  LUT4 ff_read_color_s4 (
    .F(ff_read_color_9),
    .I0(ff_state[1]),
    .I1(ff_state[5]),
    .I2(n1937_14),
    .I3(ff_read_color_11) 
);
defparam ff_read_color_s4.INIT=16'h4000;
  LUT2 ff_read_color_s5 (
    .F(ff_read_color_10),
    .I0(n1338_12),
    .I1(n1061_22) 
);
defparam ff_read_color_s5.INIT=4'h8;
  LUT4 ff_transfer_ready_s4 (
    .F(ff_transfer_ready_7),
    .I0(ff_command[2]),
    .I1(ff_state[1]),
    .I2(ff_transfer_ready_14),
    .I3(ff_transfer_ready_10) 
);
defparam ff_transfer_ready_s4.INIT=16'h6000;
  LUT4 ff_transfer_ready_s5 (
    .F(ff_transfer_ready_8),
    .I0(ff_count_valid),
    .I1(ff_start),
    .I2(ff_command[3]),
    .I3(ff_transfer_ready_11) 
);
defparam ff_transfer_ready_s5.INIT=16'hE000;
  LUT4 n1930_s5 (
    .F(n1930_11),
    .I0(n1930_25),
    .I1(n1937_17),
    .I2(n1937_14),
    .I3(n1930_16) 
);
defparam n1930_s5.INIT=16'h0777;
  LUT2 n1930_s6 (
    .F(n1930_12),
    .I0(ff_cache_vram_valid),
    .I1(ff_state[5]) 
);
defparam n1930_s6.INIT=4'h1;
  LUT4 n1930_s7 (
    .F(n1930_13),
    .I0(ff_cache_vram_valid),
    .I1(ff_state[5]),
    .I2(n1930_17),
    .I3(ff_start) 
);
defparam n1930_s7.INIT=16'h00BF;
  LUT4 ff_source_7_s3 (
    .F(ff_source_7_7),
    .I0(ff_source_7_8),
    .I1(n1930_12),
    .I2(ff_read_color_11),
    .I3(ff_start) 
);
defparam ff_source_7_s3.INIT=16'h00BF;
  LUT4 ff_dx_8_s4 (
    .F(ff_dx_8_9),
    .I0(ff_dx_8_10),
    .I1(ff_dx_8_11),
    .I2(ff_dx_8_12),
    .I3(n1278_9) 
);
defparam ff_dx_8_s4.INIT=16'h7F00;
  LUT4 ff_cache_vram_wdata_7_s7 (
    .F(ff_cache_vram_wdata_7_12),
    .I0(ff_next_state_5_13),
    .I1(ff_next_state_5_19),
    .I2(ff_cache_vram_wdata_7_14),
    .I3(ff_state[4]) 
);
defparam ff_cache_vram_wdata_7_s7.INIT=16'hF0BB;
  LUT4 ff_cache_vram_wdata_7_s8 (
    .F(ff_cache_vram_wdata_7_13),
    .I0(n1930_17),
    .I1(ff_state[5]),
    .I2(ff_cache_vram_valid),
    .I3(ff_start) 
);
defparam ff_cache_vram_wdata_7_s8.INIT=16'h000B;
  LUT2 ff_next_state_5_s9 (
    .F(ff_next_state_5_13),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam ff_next_state_5_s9.INIT=4'h1;
  LUT4 ff_state_5_s7 (
    .F(ff_state_5_12),
    .I0(ff_state_5_15),
    .I1(ff_state_5_16),
    .I2(ff_state_5_17),
    .I3(ff_state_5_18) 
);
defparam ff_state_5_s7.INIT=16'hFE00;
  LUT3 ff_state_5_s8 (
    .F(ff_state_5_13),
    .I0(ff_read_color_9),
    .I1(ff_read_color),
    .I2(ff_state_5_19) 
);
defparam ff_state_5_s8.INIT=8'h0D;
  LUT4 ff_state_5_s9 (
    .F(ff_state_5_14),
    .I0(ff_state_5_20),
    .I1(ff_transfer_ready_14),
    .I2(ff_state[5]),
    .I3(ff_cache_vram_valid) 
);
defparam ff_state_5_s9.INIT=16'h007F;
  LUT4 ff_cache_flush_start_s7 (
    .F(ff_cache_flush_start_12),
    .I0(n1932_15),
    .I1(ff_state[2]),
    .I2(n1937_13),
    .I3(ff_state[4]) 
);
defparam ff_cache_flush_start_s7.INIT=16'h00F4;
  LUT4 ff_cache_flush_start_s8 (
    .F(ff_cache_flush_start_13),
    .I0(n1930_25),
    .I1(ff_state[5]),
    .I2(ff_cache_flush_start_14),
    .I3(ff_state[4]) 
);
defparam ff_cache_flush_start_s8.INIT=16'hD3FC;
  LUT4 ff_cache_vram_valid_s9 (
    .F(ff_cache_vram_valid_14),
    .I0(ff_state[2]),
    .I1(ff_cache_vram_valid_17),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam ff_cache_vram_valid_s9.INIT=16'h47F0;
  LUT4 ff_cache_vram_valid_s10 (
    .F(ff_cache_vram_valid_15),
    .I0(n2015_6),
    .I1(w_status_border_position[8]),
    .I2(ff_cache_vram_valid_18),
    .I3(ff_cache_vram_valid_19) 
);
defparam ff_cache_vram_valid_s10.INIT=16'hF400;
  LUT4 ff_cache_vram_valid_s11 (
    .F(ff_cache_vram_valid_16),
    .I0(ff_cache_vram_valid_20),
    .I1(n1930_12),
    .I2(n1930_13),
    .I3(n5284_7) 
);
defparam ff_cache_vram_valid_s11.INIT=16'h7000;
  LUT4 ff_count_valid_s8 (
    .F(ff_count_valid_13),
    .I0(n1931_13),
    .I1(ff_count_valid_19),
    .I2(n1297_12),
    .I3(ff_state[5]) 
);
defparam ff_count_valid_s8.INIT=16'h0700;
  LUT4 ff_count_valid_s9 (
    .F(ff_count_valid_14),
    .I0(n1930_16),
    .I1(n1937_15),
    .I2(ff_state[3]),
    .I3(n1826_96) 
);
defparam ff_count_valid_s9.INIT=16'hC500;
  LUT4 ff_count_valid_s10 (
    .F(ff_count_valid_15),
    .I0(ff_count_valid_17),
    .I1(n1818_153),
    .I2(n1930_25),
    .I3(ff_cache_vram_valid) 
);
defparam ff_count_valid_s10.INIT=16'h0007;
  LUT3 n1863_s103 (
    .F(n1863_119),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[0]) 
);
defparam n1863_s103.INIT=8'h41;
  LUT4 n1861_s99 (
    .F(n1861_113),
    .I0(ff_state[3]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n1861_s99.INIT=16'h5300;
  LUT4 n1861_s100 (
    .F(n1861_114),
    .I0(n2015_6),
    .I1(ff_next_state[5]),
    .I2(ff_dx[8]),
    .I3(ff_count_valid_17) 
);
defparam n1861_s100.INIT=16'hBF00;
  LUT2 n1818_s126 (
    .F(n1818_152),
    .I0(ff_state[3]),
    .I1(ff_state[4]) 
);
defparam n1818_s126.INIT=4'h4;
  LUT2 n1818_s127 (
    .F(n1818_153),
    .I0(ff_state[2]),
    .I1(ff_state[1]) 
);
defparam n1818_s127.INIT=4'h4;
  LUT4 n1818_s128 (
    .F(n1818_154),
    .I0(ff_next_state_5_19),
    .I1(ff_next_state_5_13),
    .I2(ff_state[4]),
    .I3(n1818_155) 
);
defparam n1818_s128.INIT=16'h000D;
  LUT4 n1479_s3 (
    .F(n1479_8),
    .I0(w_cache_vram_rdata[4]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_xsel[0]),
    .I3(w_next_0_9) 
);
defparam n1479_s3.INIT=16'hCCCA;
  LUT2 n1479_s4 (
    .F(n1479_9),
    .I0(reg_screen_mode[2]),
    .I1(n2015_6) 
);
defparam n1479_s4.INIT=4'h8;
  LUT4 n1478_s3 (
    .F(n1478_8),
    .I0(w_cache_vram_rdata[5]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_xsel[0]),
    .I3(w_next_0_9) 
);
defparam n1478_s3.INIT=16'hCCCA;
  LUT3 n1477_s3 (
    .F(n1477_8),
    .I0(n551_30),
    .I1(ff_xsel[0]),
    .I2(w_next_0_9) 
);
defparam n1477_s3.INIT=8'h0B;
  LUT4 n1383_s4 (
    .F(n1383_9),
    .I0(ff_start),
    .I1(ff_command[3]),
    .I2(ff_count_valid),
    .I3(ff_transfer_ready_11) 
);
defparam n1383_s4.INIT=16'h4000;
  LUT4 n1826_s88 (
    .F(n1826_94),
    .I0(n1826_109),
    .I1(ff_read_byte[0]),
    .I2(n1826_99),
    .I3(n1932_14) 
);
defparam n1826_s88.INIT=16'hC500;
  LUT2 n1826_s90 (
    .F(n1826_96),
    .I0(ff_state[4]),
    .I1(ff_state[5]) 
);
defparam n1826_s90.INIT=4'h1;
  LUT4 n1826_s91 (
    .F(n1826_97),
    .I0(n1826_109),
    .I1(ff_read_byte[0]),
    .I2(n1826_100),
    .I3(n1825_94) 
);
defparam n1826_s91.INIT=16'h5C00;
  LUT3 n1825_s87 (
    .F(n1825_93),
    .I0(n1825_96),
    .I1(ff_read_byte[1]),
    .I2(n1826_100) 
);
defparam n1825_s87.INIT=8'hAC;
  LUT2 n1825_s88 (
    .F(n1825_94),
    .I0(ff_state[5]),
    .I1(ff_state[4]) 
);
defparam n1825_s88.INIT=4'h4;
  LUT4 n1825_s89 (
    .F(n1825_95),
    .I0(n1825_97),
    .I1(ff_color[1]),
    .I2(n1932_14),
    .I3(n1826_96) 
);
defparam n1825_s89.INIT=16'hAC00;
  LUT3 n1824_s85 (
    .F(n1824_91),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(n551_30) 
);
defparam n1824_s85.INIT=8'hD3;
  LUT4 n1824_s86 (
    .F(n1824_92),
    .I0(n1826_109),
    .I1(reg_screen_mode[3]),
    .I2(n551_30),
    .I3(n1824_95) 
);
defparam n1824_s86.INIT=16'hE0EF;
  LUT4 n1824_s87 (
    .F(n1824_93),
    .I0(n1824_102),
    .I1(n1824_95),
    .I2(w_next_0_9),
    .I3(n1822_93) 
);
defparam n1824_s87.INIT=16'h3500;
  LUT3 n1824_s88 (
    .F(n1824_94),
    .I0(n1824_97),
    .I1(n1822_93),
    .I2(ff_state[5]) 
);
defparam n1824_s88.INIT=8'h0D;
  LUT3 n1823_s85 (
    .F(n1823_91),
    .I0(n1823_94),
    .I1(ff_read_byte[3]),
    .I2(n1824_91) 
);
defparam n1823_s85.INIT=8'hCA;
  LUT2 n1823_s86 (
    .F(n1823_92),
    .I0(ff_state[5]),
    .I1(n1822_93) 
);
defparam n1823_s86.INIT=4'h4;
  LUT4 n1823_s87 (
    .F(n1823_93),
    .I0(n1823_95),
    .I1(n1823_96),
    .I2(n1823_97),
    .I3(ff_state[5]) 
);
defparam n1823_s87.INIT=16'h00F8;
  LUT3 n1822_s85 (
    .F(n1822_91),
    .I0(ff_color[4]),
    .I1(ff_read_byte[4]),
    .I2(ff_state[4]) 
);
defparam n1822_s85.INIT=8'h35;
  LUT3 n1822_s86 (
    .F(n1822_92),
    .I0(n1822_94),
    .I1(n1822_95),
    .I2(w_next_0_9) 
);
defparam n1822_s86.INIT=8'hC5;
  LUT4 n1822_s87 (
    .F(n1822_93),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1822_s87.INIT=16'hC788;
  LUT3 n1821_s85 (
    .F(n1821_91),
    .I0(ff_color[5]),
    .I1(ff_read_byte[5]),
    .I2(ff_state[4]) 
);
defparam n1821_s85.INIT=8'hCA;
  LUT3 n1821_s86 (
    .F(n1821_92),
    .I0(n1821_93),
    .I1(n1821_94),
    .I2(w_next_0_9) 
);
defparam n1821_s86.INIT=8'hC5;
  LUT3 n1820_s85 (
    .F(n1820_91),
    .I0(n551_30),
    .I1(ff_dx[1]),
    .I2(ff_dx[0]) 
);
defparam n1820_s85.INIT=8'h07;
  LUT3 n1820_s86 (
    .F(n1820_92),
    .I0(n1820_94),
    .I1(w_next_0_9),
    .I2(n1820_95) 
);
defparam n1820_s86.INIT=8'hB0;
  LUT3 n1820_s87 (
    .F(n1820_93),
    .I0(n1820_96),
    .I1(n1822_93),
    .I2(ff_state[5]) 
);
defparam n1820_s87.INIT=8'h0D;
  LUT4 n1819_s87 (
    .F(n1819_93),
    .I0(n1819_96),
    .I1(w_status_color[7]),
    .I2(n1819_97),
    .I3(n1819_98) 
);
defparam n1819_s87.INIT=16'h3A00;
  LUT3 n1819_s88 (
    .F(n1819_94),
    .I0(n1823_94),
    .I1(ff_read_byte[7]),
    .I2(n1820_91) 
);
defparam n1819_s88.INIT=8'hAC;
  LUT4 n1819_s89 (
    .F(n1819_95),
    .I0(n1819_93),
    .I1(n1823_96),
    .I2(n1819_99),
    .I3(ff_state[5]) 
);
defparam n1819_s89.INIT=16'h00F4;
  LUT4 n1934_s8 (
    .F(n1934_13),
    .I0(ff_state_5_12),
    .I1(n1934_16),
    .I2(n1934_22),
    .I3(n1934_18) 
);
defparam n1934_s8.INIT=16'h001F;
  LUT4 n1934_s9 (
    .F(n1934_14),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(n1938_16),
    .I3(ff_next_state_5_13) 
);
defparam n1934_s9.INIT=16'h1000;
  LUT4 n1934_s10 (
    .F(n1934_15),
    .I0(ff_state_5_12),
    .I1(ff_state[3]),
    .I2(n1934_19),
    .I3(n1929_14) 
);
defparam n1934_s10.INIT=16'h0E00;
  LUT4 n1933_s9 (
    .F(n1933_14),
    .I0(ff_state_5_12),
    .I1(n1934_16),
    .I2(n1933_17),
    .I3(ff_state[4]) 
);
defparam n1933_s9.INIT=16'hDD0F;
  LUT4 n1933_s10 (
    .F(n1933_15),
    .I0(n1938_16),
    .I1(n1818_152),
    .I2(n1863_119),
    .I3(n1930_25) 
);
defparam n1933_s10.INIT=16'h00BF;
  LUT3 n1933_s11 (
    .F(n1933_16),
    .I0(n1933_18),
    .I1(n1933_19),
    .I2(n1935_21) 
);
defparam n1933_s11.INIT=8'h20;
  LUT2 n1932_s9 (
    .F(n1932_14),
    .I0(ff_state[1]),
    .I1(ff_state[2]) 
);
defparam n1932_s9.INIT=4'h8;
  LUT3 n1932_s10 (
    .F(n1932_15),
    .I0(n2015_6),
    .I1(ff_state[0]),
    .I2(ff_dx[8]) 
);
defparam n1932_s10.INIT=8'h40;
  LUT2 n1931_s8 (
    .F(n1931_13),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n1931_s8.INIT=4'h4;
  LUT4 n1931_s9 (
    .F(n1931_14),
    .I0(ff_next_state[3]),
    .I1(ff_next_state[4]),
    .I2(ff_next_state[5]),
    .I3(n1931_15) 
);
defparam n1931_s9.INIT=16'h8000;
  LUT3 n1930_s8 (
    .F(n1930_14),
    .I0(ff_sx[9]),
    .I1(n1930_18),
    .I2(n1930_19) 
);
defparam n1930_s8.INIT=8'h40;
  LUT2 n1929_s9 (
    .F(n1929_14),
    .I0(ff_start),
    .I1(ff_state[5]) 
);
defparam n1929_s9.INIT=4'h4;
  LUT4 n1929_s10 (
    .F(n1929_15),
    .I0(ff_eq),
    .I1(n1930_14),
    .I2(n1937_14),
    .I3(n1929_16) 
);
defparam n1929_s10.INIT=16'h4F00;
  LUT4 n1862_s94 (
    .F(n1862_108),
    .I0(n1862_109),
    .I1(n2015_6),
    .I2(n1932_14),
    .I3(ff_count_valid_17) 
);
defparam n1862_s94.INIT=16'h0D00;
  LUT2 ff_xsel_1_s9 (
    .F(ff_xsel_1_13),
    .I0(ff_state[4]),
    .I1(ff_state[3]) 
);
defparam ff_xsel_1_s9.INIT=4'h4;
  LUT2 ff_xsel_1_s10 (
    .F(ff_xsel_1_14),
    .I0(ff_state[1]),
    .I1(ff_state[2]) 
);
defparam ff_xsel_1_s10.INIT=4'h1;
  LUT4 n317_s4 (
    .F(n317_7),
    .I0(ff_command[2]),
    .I1(ff_command[3]),
    .I2(ff_command[0]),
    .I3(ff_command[1]) 
);
defparam n317_s4.INIT=16'hF13F;
  LUT4 n317_s5 (
    .F(n317_8),
    .I0(ff_command[0]),
    .I1(ff_command[3]),
    .I2(ff_command[2]),
    .I3(ff_command[1]) 
);
defparam n317_s5.INIT=16'h1000;
  LUT3 n317_s6 (
    .F(n317_9),
    .I0(ff_state_5_17),
    .I1(ff_state_5_15),
    .I2(ff_state_5_16) 
);
defparam n317_s6.INIT=8'h01;
  LUT4 n604_s5 (
    .F(n604_8),
    .I0(ff_command[3]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_command[0]) 
);
defparam n604_s5.INIT=16'h4000;
  LUT2 n639_s2 (
    .F(n639_5),
    .I0(ff_maj),
    .I1(ff_dx_8_9) 
);
defparam n639_s2.INIT=4'h4;
  LUT4 n1036_s4 (
    .F(n1036_7),
    .I0(ff_nx[7]),
    .I1(n1036_10),
    .I2(n1036_11),
    .I3(ff_nx[8]) 
);
defparam n1036_s4.INIT=16'hBF40;
  LUT3 n1036_s5 (
    .F(n1036_8),
    .I0(n604_8),
    .I1(n1036_12),
    .I2(reg_nx[8]) 
);
defparam n1036_s5.INIT=8'hB4;
  LUT4 n1037_s5 (
    .F(n1037_8),
    .I0(reg_nx[5]),
    .I1(reg_nx[4]),
    .I2(reg_nx[3]),
    .I3(reg_nx[2]) 
);
defparam n1037_s5.INIT=16'h0001;
  LUT2 n1037_s7 (
    .F(n1037_10),
    .I0(ff_start),
    .I1(n604_8) 
);
defparam n1037_s7.INIT=4'h1;
  LUT4 n1037_s8 (
    .F(n1037_11),
    .I0(n1036_10),
    .I1(n1036_11),
    .I2(ff_nx[7]),
    .I3(n1041_5) 
);
defparam n1037_s8.INIT=16'h7800;
  LUT4 n1038_s3 (
    .F(n1038_6),
    .I0(ff_nx[5]),
    .I1(n1036_11),
    .I2(ff_nx[6]),
    .I3(n1041_5) 
);
defparam n1038_s3.INIT=16'hB400;
  LUT4 n1042_s3 (
    .F(n1042_6),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(ff_nx[2]),
    .I3(n1041_5) 
);
defparam n1042_s3.INIT=16'h1E00;
  LUT4 n1043_s3 (
    .F(n1043_6),
    .I0(n1037_16),
    .I1(n1043_8),
    .I2(n1007_2),
    .I3(n317_9) 
);
defparam n1043_s3.INIT=16'hF0EE;
  LUT3 n1043_s4 (
    .F(n1043_7),
    .I0(n1043_8),
    .I1(reg_nx[1]),
    .I2(n604_8) 
);
defparam n1043_s4.INIT=8'hCA;
  LUT3 n1044_s3 (
    .F(n1044_6),
    .I0(reg_nx[0]),
    .I1(n1037_16),
    .I2(w_next[0]) 
);
defparam n1044_s3.INIT=8'h10;
  LUT3 n1044_s4 (
    .F(n1044_7),
    .I0(w_next[0]),
    .I1(reg_nx[0]),
    .I2(n604_8) 
);
defparam n1044_s4.INIT=8'h3D;
  LUT4 n1077_s3 (
    .F(n1077_6),
    .I0(n317_9),
    .I1(ff_state_5_18),
    .I2(ff_sx_9_9),
    .I3(ff_start) 
);
defparam n1077_s3.INIT=16'h00EF;
  LUT3 n1935_s10 (
    .F(n1935_13),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(ff_state[1]) 
);
defparam n1935_s10.INIT=8'hE3;
  LUT4 n1935_s11 (
    .F(n1935_14),
    .I0(ff_state[0]),
    .I1(n1938_16),
    .I2(ff_xsel_1_14),
    .I3(n1935_23) 
);
defparam n1935_s11.INIT=16'h1F00;
  LUT4 n1935_s12 (
    .F(n1935_15),
    .I0(ff_state[1]),
    .I1(ff_state[4]),
    .I2(ff_state[3]),
    .I3(n1935_19) 
);
defparam n1935_s12.INIT=16'hD332;
  LUT4 n1935_s13 (
    .F(n1935_16),
    .I0(ff_next_state[3]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n1935_s13.INIT=16'hC70C;
  LUT4 n1936_s10 (
    .F(n1936_13),
    .I0(ff_state[4]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[3]) 
);
defparam n1936_s10.INIT=16'h3DDE;
  LUT4 n1936_s11 (
    .F(n1936_14),
    .I0(ff_state_5_12),
    .I1(n1936_23),
    .I2(ff_count_valid_19),
    .I3(n1936_17) 
);
defparam n1936_s11.INIT=16'h770F;
  LUT4 n1936_s12 (
    .F(n1936_15),
    .I0(ff_command[3]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_start) 
);
defparam n1936_s12.INIT=16'h3D00;
  LUT4 n1937_s10 (
    .F(n1937_13),
    .I0(n2015_6),
    .I1(ff_state[2]),
    .I2(n1937_21),
    .I3(ff_state[1]) 
);
defparam n1937_s10.INIT=16'hEF30;
  LUT2 n1937_s11 (
    .F(n1937_14),
    .I0(ff_state[3]),
    .I1(ff_state[4]) 
);
defparam n1937_s11.INIT=4'h1;
  LUT3 n1937_s12 (
    .F(n1937_15),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]) 
);
defparam n1937_s12.INIT=8'h3D;
  LUT4 n1937_s13 (
    .F(n1937_16),
    .I0(n1937_22),
    .I1(ff_state[2]),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1937_s13.INIT=16'hDFF3;
  LUT2 n1937_s14 (
    .F(n1937_17),
    .I0(ff_state[3]),
    .I1(ff_state[4]) 
);
defparam n1937_s14.INIT=4'h8;
  LUT4 n1937_s15 (
    .F(n1937_18),
    .I0(ff_state_5_12),
    .I1(n1936_23),
    .I2(ff_count_valid_19),
    .I3(n1937_23) 
);
defparam n1937_s15.INIT=16'h770F;
  LUT4 n1937_s16 (
    .F(n1937_19),
    .I0(n1938_16),
    .I1(n1937_24),
    .I2(n1937_25),
    .I3(n1937_26) 
);
defparam n1937_s16.INIT=16'h004F;
  LUT3 n1938_s10 (
    .F(n1938_13),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]) 
);
defparam n1938_s10.INIT=8'h3E;
  LUT4 n1938_s11 (
    .F(n1938_14),
    .I0(n1932_14),
    .I1(ff_state[0]),
    .I2(n1930_25),
    .I3(n1937_17) 
);
defparam n1938_s11.INIT=16'h0D00;
  LUT4 n1938_s12 (
    .F(n1938_15),
    .I0(ff_next_state_5_19),
    .I1(ff_state[1]),
    .I2(n1938_29),
    .I3(ff_state[4]) 
);
defparam n1938_s12.INIT=16'h00F8;
  LUT3 n1938_s13 (
    .F(n1938_16),
    .I0(ff_state_5_17),
    .I1(n1938_21),
    .I2(n1938_22) 
);
defparam n1938_s13.INIT=8'h10;
  LUT4 n1938_s15 (
    .F(n1938_18),
    .I0(ff_next_state[0]),
    .I1(ff_cache_vram_valid_17),
    .I2(n1931_13),
    .I3(ff_count_valid_19) 
);
defparam n1938_s15.INIT=16'hF800;
  LUT4 n1938_s16 (
    .F(n1938_19),
    .I0(ff_command[3]),
    .I1(ff_command[2]),
    .I2(ff_command[0]),
    .I3(ff_start) 
);
defparam n1938_s16.INIT=16'h0E00;
  LUT3 n1836_s94 (
    .F(n1836_98),
    .I0(ff_dx[2]),
    .I1(ff_dx[1]),
    .I2(reg_screen_mode[2]) 
);
defparam n1836_s94.INIT=8'hCA;
  LUT4 n1836_s95 (
    .F(n1836_99),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[3]),
    .I3(w_sprite_mode2_7) 
);
defparam n1836_s95.INIT=16'h2C00;
  LUT4 n1836_s96 (
    .F(n1836_100),
    .I0(ff_dy[9]),
    .I1(ff_dy[8]),
    .I2(n1837_93),
    .I3(ff_next_vram5_3_9) 
);
defparam n1836_s96.INIT=16'h0503;
  LUT4 n1837_s92 (
    .F(n1837_96),
    .I0(ff_state[3]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[0]) 
);
defparam n1837_s92.INIT=16'hB7CA;
  LUT3 n1837_s93 (
    .F(n1837_97),
    .I0(ff_dy[7]),
    .I1(ff_dy[8]),
    .I2(ff_next_vram5_3_9) 
);
defparam n1837_s93.INIT=8'hCA;
  LUT3 n1838_s90 (
    .F(n1838_94),
    .I0(ff_dy[6]),
    .I1(ff_dy[7]),
    .I2(ff_next_vram5_3_9) 
);
defparam n1838_s90.INIT=8'hCA;
  LUT3 n1839_s90 (
    .F(n1839_94),
    .I0(ff_dy[5]),
    .I1(ff_dy[6]),
    .I2(ff_next_vram5_3_9) 
);
defparam n1839_s90.INIT=8'hCA;
  LUT3 n1840_s90 (
    .F(n1840_94),
    .I0(ff_dy[4]),
    .I1(ff_dy[5]),
    .I2(ff_next_vram5_3_9) 
);
defparam n1840_s90.INIT=8'hCA;
  LUT3 n1841_s90 (
    .F(n1841_94),
    .I0(ff_dy[3]),
    .I1(ff_dy[4]),
    .I2(ff_next_vram5_3_9) 
);
defparam n1841_s90.INIT=8'hCA;
  LUT3 n1842_s90 (
    .F(n1842_94),
    .I0(ff_dy[2]),
    .I1(ff_dy[3]),
    .I2(ff_next_vram5_3_9) 
);
defparam n1842_s90.INIT=8'hCA;
  LUT3 n1843_s90 (
    .F(n1843_94),
    .I0(ff_dy[1]),
    .I1(ff_dy[2]),
    .I2(ff_next_vram5_3_9) 
);
defparam n1843_s90.INIT=8'hCA;
  LUT3 n1844_s90 (
    .F(n1844_94),
    .I0(ff_dy[0]),
    .I1(ff_dy[1]),
    .I2(ff_next_vram5_3_9) 
);
defparam n1844_s90.INIT=8'hCA;
  LUT3 n1845_s91 (
    .F(n1845_95),
    .I0(w_status_border_position[8]),
    .I1(w_status_border_position[7]),
    .I2(n2015_6) 
);
defparam n1845_s91.INIT=8'hAC;
  LUT3 n1846_s90 (
    .F(n1846_94),
    .I0(ff_dx[8]),
    .I1(ff_dx[7]),
    .I2(n2015_6) 
);
defparam n1846_s90.INIT=8'hAC;
  LUT3 n1846_s91 (
    .F(n1846_95),
    .I0(n1846_97),
    .I1(w_status_border_position[6]),
    .I2(n1836_99) 
);
defparam n1846_s91.INIT=8'hAC;
  LUT3 n1846_s92 (
    .F(n1846_96),
    .I0(n1847_93),
    .I1(n551_30),
    .I2(n1845_92) 
);
defparam n1846_s92.INIT=8'h0D;
  LUT4 n1847_s90 (
    .F(n1847_94),
    .I0(n1847_96),
    .I1(w_status_border_position[5]),
    .I2(n1836_99),
    .I3(n1837_93) 
);
defparam n1847_s90.INIT=16'hA300;
  LUT3 n1847_s91 (
    .F(n1847_95),
    .I0(ff_dx[8]),
    .I1(ff_dx[7]),
    .I2(reg_screen_mode[2]) 
);
defparam n1847_s91.INIT=8'hCA;
  LUT3 n1848_s91 (
    .F(n1848_95),
    .I0(ff_dx[6]),
    .I1(ff_dx[5]),
    .I2(reg_screen_mode[2]) 
);
defparam n1848_s91.INIT=8'hCA;
  LUT3 n1848_s92 (
    .F(n1848_96),
    .I0(ff_dx[7]),
    .I1(ff_dx[6]),
    .I2(reg_screen_mode[2]) 
);
defparam n1848_s92.INIT=8'h35;
  LUT4 n1848_s93 (
    .F(n1848_97),
    .I0(n1848_98),
    .I1(w_status_border_position[4]),
    .I2(n1836_99),
    .I3(n1837_93) 
);
defparam n1848_s93.INIT=16'hAC00;
  LUT3 n1849_s91 (
    .F(n1849_95),
    .I0(n1849_97),
    .I1(w_status_border_position[3]),
    .I2(n1836_99) 
);
defparam n1849_s91.INIT=8'hAC;
  LUT3 n1849_s92 (
    .F(n1849_96),
    .I0(ff_dx[5]),
    .I1(ff_dx[4]),
    .I2(reg_screen_mode[2]) 
);
defparam n1849_s92.INIT=8'hCA;
  LUT3 n1850_s90 (
    .F(n1850_94),
    .I0(ff_dx[4]),
    .I1(ff_dx[3]),
    .I2(reg_screen_mode[2]) 
);
defparam n1850_s90.INIT=8'h35;
  LUT4 n1850_s91 (
    .F(n1850_95),
    .I0(n1850_96),
    .I1(w_status_border_position[2]),
    .I2(n1836_99),
    .I3(n1837_93) 
);
defparam n1850_s91.INIT=16'hA300;
  LUT3 n1851_s90 (
    .F(n1851_94),
    .I0(ff_dx[3]),
    .I1(ff_dx[2]),
    .I2(reg_screen_mode[2]) 
);
defparam n1851_s90.INIT=8'hCA;
  LUT3 n1852_s91 (
    .F(n1852_95),
    .I0(w_status_border_position[3]),
    .I1(w_status_border_position[2]),
    .I2(reg_screen_mode[2]) 
);
defparam n1852_s91.INIT=8'hCA;
  LUT3 n1852_s92 (
    .F(n1852_96),
    .I0(w_status_border_position[2]),
    .I1(w_status_border_position[1]),
    .I2(reg_screen_mode[2]) 
);
defparam n1852_s92.INIT=8'hCA;
  LUT2 ff_read_color_s6 (
    .F(ff_read_color_11),
    .I0(ff_state[2]),
    .I1(ff_state[0]) 
);
defparam ff_read_color_s6.INIT=4'h4;
  LUT4 ff_transfer_ready_s7 (
    .F(ff_transfer_ready_10),
    .I0(ff_state[5]),
    .I1(ff_command[1]),
    .I2(ff_command[3]),
    .I3(ff_command[0]) 
);
defparam ff_transfer_ready_s7.INIT=16'h4000;
  LUT3 ff_transfer_ready_s8 (
    .F(ff_transfer_ready_11),
    .I0(ff_command[0]),
    .I1(ff_command[2]),
    .I2(ff_command[1]) 
);
defparam ff_transfer_ready_s8.INIT=8'h10;
  LUT4 n1930_s10 (
    .F(n1930_16),
    .I0(n2015_6),
    .I1(w_status_border_position[8]),
    .I2(ff_sx[9]),
    .I3(n1862_111) 
);
defparam n1930_s10.INIT=16'hF400;
  LUT2 n1930_s11 (
    .F(n1930_17),
    .I0(ff_state[1]),
    .I1(ff_transfer_ready_14) 
);
defparam n1930_s11.INIT=4'h8;
  LUT3 ff_source_7_s4 (
    .F(ff_source_7_8),
    .I0(ff_state[1]),
    .I1(ff_state[4]),
    .I2(ff_state[3]) 
);
defparam ff_source_7_s4.INIT=8'hE7;
  LUT4 ff_dx_8_s5 (
    .F(ff_dx_8_10),
    .I0(w_next_nyb[6]),
    .I1(w_next_nyb[7]),
    .I2(w_next_nyb[8]),
    .I3(w_next_nyb[9]) 
);
defparam ff_dx_8_s5.INIT=16'h0001;
  LUT2 ff_dx_8_s6 (
    .F(ff_dx_8_11),
    .I0(w_next_nyb[0]),
    .I1(w_next_nyb[1]) 
);
defparam ff_dx_8_s6.INIT=4'h1;
  LUT4 ff_dx_8_s7 (
    .F(ff_dx_8_12),
    .I0(w_next_nyb[2]),
    .I1(w_next_nyb[3]),
    .I2(w_next_nyb[4]),
    .I3(w_next_nyb[5]) 
);
defparam ff_dx_8_s7.INIT=16'h0001;
  LUT4 ff_cache_vram_wdata_7_s9 (
    .F(ff_cache_vram_wdata_7_14),
    .I0(ff_state[3]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam ff_cache_vram_wdata_7_s9.INIT=16'h9EF3;
  LUT4 ff_next_state_5_s12 (
    .F(ff_next_state_5_16),
    .I0(n1297_12),
    .I1(ff_next_state_5_17),
    .I2(ff_cache_vram_valid_26),
    .I3(ff_reset_n2_1) 
);
defparam ff_next_state_5_s12.INIT=16'h1000;
  LUT4 ff_state_5_s10 (
    .F(ff_state_5_15),
    .I0(n2015_6),
    .I1(w_next_dx[9]),
    .I2(ff_transfer_ready_11),
    .I3(ff_state_5_21) 
);
defparam ff_state_5_s10.INIT=16'h0D00;
  LUT4 ff_state_5_s11 (
    .F(ff_state_5_16),
    .I0(n2015_6),
    .I1(w_next_sx[8]),
    .I2(w_next_sx[9]),
    .I3(n317_7) 
);
defparam ff_state_5_s11.INIT=16'h00F4;
  LUT4 ff_state_5_s12 (
    .F(ff_state_5_17),
    .I0(ff_nx[4]),
    .I1(n1040_7),
    .I2(n1036_10),
    .I3(ff_state_5_22) 
);
defparam ff_state_5_s12.INIT=16'h4000;
  LUT4 ff_state_5_s13 (
    .F(ff_state_5_18),
    .I0(ff_ny[6]),
    .I1(ff_ny[7]),
    .I2(n1167_4),
    .I3(ff_state_5_23) 
);
defparam ff_state_5_s13.INIT=16'h1000;
  LUT4 ff_state_5_s14 (
    .F(ff_state_5_19),
    .I0(ff_state[0]),
    .I1(w_status_transfer_ready),
    .I2(ff_transfer_ready_12),
    .I3(n1825_94) 
);
defparam ff_state_5_s14.INIT=16'h8000;
  LUT3 ff_state_5_s15 (
    .F(ff_state_5_20),
    .I0(w_cache_vram_rdata_en),
    .I1(w_cache_flush_end),
    .I2(ff_state[1]) 
);
defparam ff_state_5_s15.INIT=8'h35;
  LUT3 ff_cache_flush_start_s9 (
    .F(ff_cache_flush_start_14),
    .I0(ff_cache_flush_start_15),
    .I1(ff_state[5]),
    .I2(ff_state[3]) 
);
defparam ff_cache_flush_start_s9.INIT=8'h7C;
  LUT2 ff_cache_vram_valid_s12 (
    .F(ff_cache_vram_valid_17),
    .I0(ff_state[1]),
    .I1(ff_state[0]) 
);
defparam ff_cache_vram_valid_s12.INIT=4'h4;
  LUT2 ff_cache_vram_valid_s13 (
    .F(ff_cache_vram_valid_18),
    .I0(ff_state[2]),
    .I1(ff_sx[9]) 
);
defparam ff_cache_vram_valid_s13.INIT=4'h8;
  LUT3 ff_cache_vram_valid_s14 (
    .F(ff_cache_vram_valid_19),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[0]) 
);
defparam ff_cache_vram_valid_s14.INIT=8'h07;
  LUT3 ff_cache_vram_valid_s15 (
    .F(ff_cache_vram_valid_20),
    .I0(ff_cache_vram_valid_21),
    .I1(ff_cache_vram_valid_24),
    .I2(n1297_12) 
);
defparam ff_cache_vram_valid_s15.INIT=8'h07;
  LUT2 ff_count_valid_s12 (
    .F(ff_count_valid_17),
    .I0(ff_state[3]),
    .I1(ff_state[0]) 
);
defparam ff_count_valid_s12.INIT=4'h4;
  LUT4 n1818_s129 (
    .F(n1818_155),
    .I0(ff_state[3]),
    .I1(n1932_14),
    .I2(ff_cache_vram_write),
    .I3(n1932_15) 
);
defparam n1818_s129.INIT=16'h1000;
  LUT4 n1826_s93 (
    .F(n1826_99),
    .I0(ff_dx[1]),
    .I1(n551_30),
    .I2(ff_dx[0]),
    .I3(w_next_0_9) 
);
defparam n1826_s93.INIT=16'h004F;
  LUT4 n1826_s94 (
    .F(n1826_100),
    .I0(n1932_14),
    .I1(ff_state[2]),
    .I2(n1826_99),
    .I3(ff_state[3]) 
);
defparam n1826_s94.INIT=16'h0C05;
  LUT4 n1825_s90 (
    .F(n1825_96),
    .I0(ff_logical_opration[2]),
    .I1(n1825_103),
    .I2(n1819_97),
    .I3(n1825_107) 
);
defparam n1825_s90.INIT=16'h3B30;
  LUT3 n1825_s91 (
    .F(n1825_97),
    .I0(n1825_96),
    .I1(ff_read_byte[1]),
    .I2(n1826_99) 
);
defparam n1825_s91.INIT=8'hCA;
  LUT3 n1824_s89 (
    .F(n1824_95),
    .I0(n1819_97),
    .I1(w_status_color[2]),
    .I2(n1824_98) 
);
defparam n1824_s89.INIT=8'h0D;
  LUT3 n1824_s91 (
    .F(n1824_97),
    .I0(ff_color[2]),
    .I1(ff_read_byte[2]),
    .I2(ff_state[4]) 
);
defparam n1824_s91.INIT=8'h35;
  LUT3 n1823_s88 (
    .F(n1823_94),
    .I0(n1823_95),
    .I1(n1825_96),
    .I2(n551_30) 
);
defparam n1823_s88.INIT=8'hCA;
  LUT4 n1823_s89 (
    .F(n1823_95),
    .I0(n1823_98),
    .I1(n1819_97),
    .I2(n1823_99),
    .I3(w_status_color[3]) 
);
defparam n1823_s89.INIT=16'h0E02;
  LUT2 n1823_s90 (
    .F(n1823_96),
    .I0(w_next_0_9),
    .I1(n1822_93) 
);
defparam n1823_s90.INIT=4'h8;
  LUT4 n1823_s91 (
    .F(n1823_97),
    .I0(ff_color[3]),
    .I1(ff_read_byte[3]),
    .I2(n1822_93),
    .I3(ff_state[4]) 
);
defparam n1823_s91.INIT=16'h0C0A;
  LUT4 n1822_s88 (
    .F(n1822_94),
    .I0(n1826_101),
    .I1(n1826_102),
    .I2(ff_read_byte[4]),
    .I3(n1822_96) 
);
defparam n1822_s88.INIT=16'hF0EE;
  LUT4 n1822_s89 (
    .F(n1822_95),
    .I0(n1822_102),
    .I1(w_status_color[4]),
    .I2(n1822_98),
    .I3(n1819_97) 
);
defparam n1822_s89.INIT=16'h0305;
  LUT3 n1821_s87 (
    .F(n1821_93),
    .I0(n1825_96),
    .I1(ff_read_byte[5]),
    .I2(n1822_96) 
);
defparam n1821_s87.INIT=8'hCA;
  LUT4 n1821_s88 (
    .F(n1821_94),
    .I0(n1821_95),
    .I1(n1821_96),
    .I2(n1821_99),
    .I3(ff_source[5]) 
);
defparam n1821_s88.INIT=16'h030A;
  LUT4 n1820_s88 (
    .F(n1820_94),
    .I0(n1820_97),
    .I1(n1820_101),
    .I2(n1820_103),
    .I3(ff_logical_opration[2]) 
);
defparam n1820_s88.INIT=16'h0C05;
  LUT4 n1820_s89 (
    .F(n1820_95),
    .I0(w_next_0_9),
    .I1(n1820_91),
    .I2(ff_read_byte[6]),
    .I3(n1822_93) 
);
defparam n1820_s89.INIT=16'hEF00;
  LUT3 n1820_s90 (
    .F(n1820_96),
    .I0(ff_color[6]),
    .I1(ff_read_byte[6]),
    .I2(ff_state[4]) 
);
defparam n1820_s90.INIT=8'h35;
  LUT4 n1819_s90 (
    .F(n1819_96),
    .I0(n1819_100),
    .I1(n1819_101),
    .I2(n1819_102),
    .I3(n1819_103) 
);
defparam n1819_s90.INIT=16'h0FBB;
  LUT3 n1819_s91 (
    .F(n1819_97),
    .I0(ff_source[0]),
    .I1(n1819_104),
    .I2(n1819_105) 
);
defparam n1819_s91.INIT=8'h40;
  LUT4 n1819_s92 (
    .F(n1819_98),
    .I0(n1819_100),
    .I1(n1819_101),
    .I2(n1819_108),
    .I3(w_next_0_9) 
);
defparam n1819_s92.INIT=16'h0D00;
  LUT4 n1819_s93 (
    .F(n1819_99),
    .I0(ff_color[7]),
    .I1(ff_read_byte[7]),
    .I2(n1822_93),
    .I3(ff_state[4]) 
);
defparam n1819_s93.INIT=16'h0C0A;
  LUT4 n1934_s11 (
    .F(n1934_16),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[0]) 
);
defparam n1934_s11.INIT=16'h3BC5;
  LUT4 n1934_s13 (
    .F(n1934_18),
    .I0(ff_state[3]),
    .I1(ff_state[2]),
    .I2(ff_next_state_5_13),
    .I3(n1826_96) 
);
defparam n1934_s13.INIT=16'hEF00;
  LUT4 n1934_s14 (
    .F(n1934_19),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(n1934_20) 
);
defparam n1934_s14.INIT=16'hFE7F;
  LUT4 n1933_s12 (
    .F(n1933_17),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1933_s12.INIT=16'h3DFE;
  LUT4 n1933_s13 (
    .F(n1933_18),
    .I0(ff_state_5_12),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[4]) 
);
defparam n1933_s13.INIT=16'hF00B;
  LUT4 n1933_s14 (
    .F(n1933_19),
    .I0(ff_next_state[5]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[1]) 
);
defparam n1933_s14.INIT=16'hCF70;
  LUT4 n1931_s10 (
    .F(n1931_15),
    .I0(ff_state[1]),
    .I1(ff_next_state[0]),
    .I2(ff_next_state[1]),
    .I3(ff_next_state[2]) 
);
defparam n1931_s10.INIT=16'h4000;
  LUT4 n1930_s12 (
    .F(n1930_18),
    .I0(n1930_20),
    .I1(n1930_21),
    .I2(n1930_22),
    .I3(n1930_23) 
);
defparam n1930_s12.INIT=16'h8000;
  LUT4 n1930_s13 (
    .F(n1930_19),
    .I0(w_status_border_position[2]),
    .I1(reg_sx[2]),
    .I2(w_status_border_position[0]),
    .I3(reg_sx[0]) 
);
defparam n1930_s13.INIT=16'h9009;
  LUT4 n1929_s11 (
    .F(n1929_16),
    .I0(n1929_17),
    .I1(ff_cache_vram_valid_24),
    .I2(ff_cache_vram_wdata_7_14),
    .I3(n1935_9) 
);
defparam n1929_s11.INIT=16'hBF00;
  LUT2 n1862_s95 (
    .F(n1862_109),
    .I0(ff_dx[8]),
    .I1(ff_next_state[4]) 
);
defparam n1862_s95.INIT=4'h8;
  LUT3 n1036_s6 (
    .F(n1036_9),
    .I0(n1037_16),
    .I1(reg_nx[8]),
    .I2(n1036_12) 
);
defparam n1036_s6.INIT=8'h41;
  LUT2 n1036_s7 (
    .F(n1036_10),
    .I0(ff_nx[5]),
    .I1(ff_nx[6]) 
);
defparam n1036_s7.INIT=4'h1;
  LUT2 n1036_s8 (
    .F(n1036_11),
    .I0(ff_nx[4]),
    .I1(n1040_7) 
);
defparam n1036_s8.INIT=4'h4;
  LUT4 n1036_s9 (
    .F(n1036_12),
    .I0(reg_nx[7]),
    .I1(reg_nx[6]),
    .I2(n1037_8),
    .I3(n1037_12) 
);
defparam n1036_s9.INIT=16'h1000;
  LUT2 n1037_s9 (
    .F(n1037_12),
    .I0(reg_nx[1]),
    .I1(reg_nx[0]) 
);
defparam n1037_s9.INIT=4'h1;
  LUT4 n1040_s4 (
    .F(n1040_7),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(ff_nx[2]),
    .I3(ff_nx[3]) 
);
defparam n1040_s4.INIT=16'h0001;
  LUT4 n1043_s5 (
    .F(n1043_8),
    .I0(w_next_0_5),
    .I1(n1479_9),
    .I2(reg_nx[1]),
    .I3(reg_nx[0]) 
);
defparam n1043_s5.INIT=16'h7007;
  LUT4 n1935_s16 (
    .F(n1935_19),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[4]),
    .I3(ff_state[2]) 
);
defparam n1935_s16.INIT=16'hEBF6;
  LUT4 n1936_s14 (
    .F(n1936_17),
    .I0(ff_next_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n1936_s14.INIT=16'hC70C;
  LUT4 n1937_s17 (
    .F(n1937_20),
    .I0(n2015_6),
    .I1(w_status_border_position[8]),
    .I2(ff_sx[9]),
    .I3(ff_state[2]) 
);
defparam n1937_s17.INIT=16'h0B00;
  LUT4 n1937_s18 (
    .F(n1937_21),
    .I0(w_status_border_position[8]),
    .I1(ff_dx[8]),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1937_s18.INIT=16'hC0AF;
  LUT2 n1937_s19 (
    .F(n1937_22),
    .I0(ff_eq),
    .I1(n1644_3) 
);
defparam n1937_s19.INIT=4'h6;
  LUT4 n1937_s20 (
    .F(n1937_23),
    .I0(ff_next_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n1937_s20.INIT=16'hC70C;
  LUT4 n1937_s21 (
    .F(n1937_24),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[3]) 
);
defparam n1937_s21.INIT=16'h000D;
  LUT4 n1937_s22 (
    .F(n1937_25),
    .I0(ff_xsel_1_13),
    .I1(n1818_152),
    .I2(n1931_13),
    .I3(n1935_9) 
);
defparam n1937_s22.INIT=16'h0E00;
  LUT4 n1937_s23 (
    .F(n1937_26),
    .I0(ff_command[2]),
    .I1(ff_command[3]),
    .I2(ff_command[1]),
    .I3(ff_start) 
);
defparam n1937_s23.INIT=16'hF100;
  LUT3 n1938_s18 (
    .F(n1938_21),
    .I0(n1938_23),
    .I1(n1938_24),
    .I2(n1938_25) 
);
defparam n1938_s18.INIT=8'h80;
  LUT4 n1938_s19 (
    .F(n1938_22),
    .I0(n2015_6),
    .I1(w_next_dx[8]),
    .I2(ff_state[0]),
    .I3(w_next_dx[9]) 
);
defparam n1938_s19.INIT=16'h000B;
  LUT3 n1846_s93 (
    .F(n1846_97),
    .I0(w_status_border_position[8]),
    .I1(w_status_border_position[7]),
    .I2(reg_screen_mode[2]) 
);
defparam n1846_s93.INIT=8'hCA;
  LUT3 n1847_s92 (
    .F(n1847_96),
    .I0(w_status_border_position[7]),
    .I1(w_status_border_position[6]),
    .I2(reg_screen_mode[2]) 
);
defparam n1847_s92.INIT=8'h35;
  LUT3 n1848_s94 (
    .F(n1848_98),
    .I0(w_status_border_position[6]),
    .I1(w_status_border_position[5]),
    .I2(reg_screen_mode[2]) 
);
defparam n1848_s94.INIT=8'hCA;
  LUT3 n1849_s93 (
    .F(n1849_97),
    .I0(w_status_border_position[5]),
    .I1(w_status_border_position[4]),
    .I2(reg_screen_mode[2]) 
);
defparam n1849_s93.INIT=8'hCA;
  LUT3 n1850_s92 (
    .F(n1850_96),
    .I0(w_status_border_position[4]),
    .I1(w_status_border_position[3]),
    .I2(reg_screen_mode[2]) 
);
defparam n1850_s92.INIT=8'h35;
  LUT2 ff_transfer_ready_s9 (
    .F(ff_transfer_ready_12),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam ff_transfer_ready_s9.INIT=4'h8;
  LUT4 ff_next_state_5_s13 (
    .F(ff_next_state_5_17),
    .I0(ff_state[3]),
    .I1(ff_state[1]),
    .I2(ff_read_color_11),
    .I3(ff_state[4]) 
);
defparam ff_next_state_5_s13.INIT=16'hBF00;
  LUT3 ff_state_5_s16 (
    .F(ff_state_5_21),
    .I0(w_next_dx[9]),
    .I1(w_next_dx[8]),
    .I2(ff_command[3]) 
);
defparam ff_state_5_s16.INIT=8'hE0;
  LUT2 ff_state_5_s17 (
    .F(ff_state_5_22),
    .I0(ff_nx[7]),
    .I1(ff_nx[8]) 
);
defparam ff_state_5_s17.INIT=4'h1;
  LUT4 ff_state_5_s18 (
    .F(ff_state_5_23),
    .I0(ff_ny[4]),
    .I1(ff_ny[5]),
    .I2(ff_ny[8]),
    .I3(ff_ny[9]) 
);
defparam ff_state_5_s18.INIT=16'h0001;
  LUT4 ff_cache_flush_start_s10 (
    .F(ff_cache_flush_start_15),
    .I0(ff_state[0]),
    .I1(w_cache_vram_rdata_en),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam ff_cache_flush_start_s10.INIT=16'hF800;
  LUT4 ff_cache_vram_valid_s16 (
    .F(ff_cache_vram_valid_21),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[3]),
    .I3(ff_state[1]) 
);
defparam ff_cache_vram_valid_s16.INIT=16'hD3FD;
  LUT3 n1826_s95 (
    .F(n1826_101),
    .I0(n1826_103),
    .I1(n1819_97),
    .I2(n1826_111) 
);
defparam n1826_s95.INIT=8'h0E;
  LUT4 n1826_s96 (
    .F(n1826_102),
    .I0(n1826_105),
    .I1(n1826_106),
    .I2(n1819_97),
    .I3(ff_logical_opration[2]) 
);
defparam n1826_s96.INIT=16'h0B00;
  LUT4 n1824_s92 (
    .F(n1824_98),
    .I0(n1824_99),
    .I1(n1824_100),
    .I2(n1819_97),
    .I3(ff_source[2]) 
);
defparam n1824_s92.INIT=16'h030A;
  LUT4 n1823_s92 (
    .F(n1823_98),
    .I0(n1823_100),
    .I1(n1819_102),
    .I2(n1819_101),
    .I3(ff_source[3]) 
);
defparam n1823_s92.INIT=16'h13FC;
  LUT4 n1823_s93 (
    .F(n1823_99),
    .I0(n1825_100),
    .I1(ff_source[3]),
    .I2(ff_logical_opration[2]),
    .I3(w_status_color[3]) 
);
defparam n1823_s93.INIT=16'h000B;
  LUT3 n1822_s90 (
    .F(n1822_96),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(n551_30) 
);
defparam n1822_s90.INIT=8'hBC;
  LUT2 n1822_s92 (
    .F(n1822_98),
    .I0(ff_logical_opration[2]),
    .I1(n1822_100) 
);
defparam n1822_s92.INIT=4'h4;
  LUT4 n1821_s89 (
    .F(n1821_95),
    .I0(n1819_97),
    .I1(n1819_102),
    .I2(w_status_color[5]),
    .I3(n1819_101) 
);
defparam n1821_s89.INIT=16'h0BBB;
  LUT4 n1821_s90 (
    .F(n1821_96),
    .I0(w_status_color[5]),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[0]) 
);
defparam n1821_s90.INIT=16'hDEF3;
  LUT4 n1820_s91 (
    .F(n1820_97),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[6]),
    .I2(w_status_color[6]),
    .I3(ff_logical_opration[1]) 
);
defparam n1820_s91.INIT=16'h7CC4;
  LUT3 n1819_s94 (
    .F(n1819_100),
    .I0(w_status_color[7]),
    .I1(ff_source[7]),
    .I2(ff_logical_opration[0]) 
);
defparam n1819_s94.INIT=8'h80;
  LUT2 n1819_s95 (
    .F(n1819_101),
    .I0(ff_logical_opration[2]),
    .I1(ff_logical_opration[1]) 
);
defparam n1819_s95.INIT=4'h4;
  LUT3 n1819_s96 (
    .F(n1819_102),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[2]) 
);
defparam n1819_s96.INIT=8'h10;
  LUT3 n1819_s97 (
    .F(n1819_103),
    .I0(ff_logical_opration[1]),
    .I1(w_status_color[7]),
    .I2(ff_source[7]) 
);
defparam n1819_s97.INIT=8'h07;
  LUT4 n1819_s98 (
    .F(n1819_104),
    .I0(ff_source[1]),
    .I1(ff_source[2]),
    .I2(ff_source[3]),
    .I3(ff_logical_opration[3]) 
);
defparam n1819_s98.INIT=16'h0100;
  LUT4 n1819_s99 (
    .F(n1819_105),
    .I0(ff_source[4]),
    .I1(ff_source[5]),
    .I2(ff_source[6]),
    .I3(ff_source[7]) 
);
defparam n1819_s99.INIT=16'h0001;
  LUT4 n1934_s15 (
    .F(n1934_20),
    .I0(ff_next_state[4]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n1934_s15.INIT=16'hC70C;
  LUT2 n1930_s14 (
    .F(n1930_20),
    .I0(w_status_border_position[3]),
    .I1(reg_sx[3]) 
);
defparam n1930_s14.INIT=4'h9;
  LUT4 n1930_s15 (
    .F(n1930_21),
    .I0(w_status_border_position[4]),
    .I1(reg_sx[4]),
    .I2(w_status_border_position[1]),
    .I3(reg_sx[1]) 
);
defparam n1930_s15.INIT=16'h9009;
  LUT4 n1930_s16 (
    .F(n1930_22),
    .I0(w_status_border_position[6]),
    .I1(reg_sx[6]),
    .I2(w_status_border_position[5]),
    .I3(reg_sx[5]) 
);
defparam n1930_s16.INIT=16'h9009;
  LUT4 n1930_s17 (
    .F(n1930_23),
    .I0(w_status_border_position[7]),
    .I1(reg_sx[7]),
    .I2(reg_sx[8]),
    .I3(w_status_border_position[8]) 
);
defparam n1930_s17.INIT=16'h9009;
  LUT3 n1929_s12 (
    .F(n1929_17),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam n1929_s12.INIT=8'h20;
  LUT4 n1938_s20 (
    .F(n1938_23),
    .I0(ff_dy[5]),
    .I1(ff_dy[4]),
    .I2(ff_dy[3]),
    .I3(ff_dy[2]) 
);
defparam n1938_s20.INIT=16'h0001;
  LUT4 n1938_s21 (
    .F(n1938_24),
    .I0(ff_dy[1]),
    .I1(ff_dy[0]),
    .I2(w_next_dy[9]),
    .I3(ff_diy) 
);
defparam n1938_s21.INIT=16'h1000;
  LUT4 n1938_s22 (
    .F(n1938_25),
    .I0(ff_dy[8]),
    .I1(ff_dy[9]),
    .I2(ff_dy[7]),
    .I3(ff_dy[6]) 
);
defparam n1938_s22.INIT=16'h0001;
  LUT3 n1826_s97 (
    .F(n1826_103),
    .I0(ff_logical_opration[2]),
    .I1(n1826_106),
    .I2(n1826_105) 
);
defparam n1826_s97.INIT=8'h04;
  LUT4 n1826_s99 (
    .F(n1826_105),
    .I0(w_status_color[0]),
    .I1(ff_logical_opration[0]),
    .I2(n1826_107),
    .I3(ff_logical_opration[1]) 
);
defparam n1826_s99.INIT=16'h070C;
  LUT4 n1826_s100 (
    .F(n1826_106),
    .I0(w_status_color[0]),
    .I1(ff_source[0]),
    .I2(ff_logical_opration[0]),
    .I3(ff_logical_opration[1]) 
);
defparam n1826_s100.INIT=16'h7FFC;
  LUT2 n1825_s94 (
    .F(n1825_100),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]) 
);
defparam n1825_s94.INIT=4'h4;
  LUT4 n1825_s95 (
    .F(n1825_101),
    .I0(w_status_color[1]),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[0]) 
);
defparam n1825_s95.INIT=16'hDFF3;
  LUT4 n1824_s93 (
    .F(n1824_99),
    .I0(ff_logical_opration[0]),
    .I1(w_status_color[2]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n1824_s93.INIT=16'hFA3F;
  LUT4 n1824_s94 (
    .F(n1824_100),
    .I0(w_status_color[2]),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[0]) 
);
defparam n1824_s94.INIT=16'hDEF3;
  LUT2 n1823_s94 (
    .F(n1823_100),
    .I0(w_status_color[3]),
    .I1(ff_logical_opration[0]) 
);
defparam n1823_s94.INIT=4'h8;
  LUT4 n1822_s94 (
    .F(n1822_100),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[4]),
    .I2(w_status_color[4]),
    .I3(ff_logical_opration[1]) 
);
defparam n1822_s94.INIT=16'h7CC4;
  LUT3 n1826_s101 (
    .F(n1826_107),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[0]),
    .I2(ff_logical_opration[2]) 
);
defparam n1826_s101.INIT=8'h3D;
  LUT4 n1168_s2 (
    .F(n1168_6),
    .I0(ff_ny[2]),
    .I1(ff_ny[0]),
    .I2(ff_ny[1]),
    .I3(ff_ny[3]) 
);
defparam n1168_s2.INIT=16'h01FE;
  LUT3 n1474_s3 (
    .F(n1474_9),
    .I0(w_next_0_9),
    .I1(ff_start),
    .I2(w_cache_vram_rdata[5]) 
);
defparam n1474_s3.INIT=8'h20;
  LUT3 n1475_s3 (
    .F(n1475_9),
    .I0(w_next_0_9),
    .I1(ff_start),
    .I2(w_cache_vram_rdata[4]) 
);
defparam n1475_s3.INIT=8'h20;
  LUT4 n1476_s4 (
    .F(n1476_10),
    .I0(n1477_8),
    .I1(ff_start),
    .I2(w_cache_vram_rdata[3]),
    .I3(n1476_12) 
);
defparam n1476_s4.INIT=16'hFF10;
  LUT4 n1477_s5 (
    .F(n1477_11),
    .I0(n1477_8),
    .I1(ff_start),
    .I2(w_cache_vram_rdata[2]),
    .I3(n1477_13) 
);
defparam n1477_s5.INIT=16'hFF10;
  LUT4 n1826_s102 (
    .F(n1826_109),
    .I0(n1826_103),
    .I1(n1819_97),
    .I2(n1826_111),
    .I3(n1826_102) 
);
defparam n1826_s102.INIT=16'h00F1;
  LUT4 n1930_s18 (
    .F(n1930_25),
    .I0(ff_state[1]),
    .I1(ff_eq),
    .I2(n1644_3),
    .I3(ff_read_color_11) 
);
defparam n1930_s18.INIT=16'h8200;
  LUT4 n1937_s24 (
    .F(n1937_28),
    .I0(n1937_20),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(ff_state[2]) 
);
defparam n1937_s24.INIT=16'h0554;
  LUT4 n1338_s6 (
    .F(n1338_12),
    .I0(ff_status_register_pointer[3]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n1338_s6.INIT=16'h4000;
  LUT4 n1864_s100 (
    .F(n1864_117),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1864_s100.INIT=16'h004F;
  LUT4 n359_s3 (
    .F(n359_7),
    .I0(w_register_write),
    .I1(ff_cache_vram_valid),
    .I2(w_status_command_execute),
    .I3(ff_count_valid) 
);
defparam n359_s3.INIT=16'h1000;
  LUT4 ff_sx_9_s5 (
    .F(ff_sx_9_11),
    .I0(ff_start),
    .I1(ff_cache_vram_valid),
    .I2(w_status_command_execute),
    .I3(ff_count_valid) 
);
defparam ff_sx_9_s5.INIT=16'hBAAA;
  LUT4 n1935_s17 (
    .F(n1935_21),
    .I0(n1818_152),
    .I1(ff_state[4]),
    .I2(ff_state[3]),
    .I3(n1929_14) 
);
defparam n1935_s17.INIT=16'h4500;
  LUT4 n1039_s5 (
    .F(n1039_9),
    .I0(reg_nx[2]),
    .I1(n604_8),
    .I2(reg_nx[1]),
    .I3(reg_nx[0]) 
);
defparam n1039_s5.INIT=16'h0001;
  LUT3 n1037_s10 (
    .F(n1037_14),
    .I0(n604_8),
    .I1(reg_nx[1]),
    .I2(reg_nx[0]) 
);
defparam n1037_s10.INIT=8'h01;
  LUT4 n1476_s5 (
    .F(n1476_12),
    .I0(ff_xsel[0]),
    .I1(n551_30),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[7]) 
);
defparam n1476_s5.INIT=16'h0100;
  LUT3 n1472_s3 (
    .F(n1472_9),
    .I0(w_next_0_9),
    .I1(ff_start),
    .I2(w_cache_vram_rdata[7]) 
);
defparam n1472_s3.INIT=8'h20;
  LUT4 n1477_s6 (
    .F(n1477_13),
    .I0(ff_xsel[0]),
    .I1(n551_30),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[6]) 
);
defparam n1477_s6.INIT=16'h0100;
  LUT3 n1473_s3 (
    .F(n1473_9),
    .I0(w_next_0_9),
    .I1(ff_start),
    .I2(w_cache_vram_rdata[6]) 
);
defparam n1473_s3.INIT=8'h20;
  LUT4 n1819_s101 (
    .F(n1819_108),
    .I0(ff_logical_opration[2]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_source[7]) 
);
defparam n1819_s101.INIT=16'hA900;
  LUT4 n1820_s94 (
    .F(n1820_101),
    .I0(n1819_97),
    .I1(ff_source[6]),
    .I2(ff_logical_opration[0]),
    .I3(ff_logical_opration[1]) 
);
defparam n1820_s94.INIT=16'h333E;
  LUT4 n1822_s95 (
    .F(n1822_102),
    .I0(ff_source[4]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n1822_s95.INIT=16'hA900;
  LUT4 n1824_s95 (
    .F(n1824_102),
    .I0(ff_read_byte[2]),
    .I1(ff_dx[1]),
    .I2(ff_dx[0]),
    .I3(n551_30) 
);
defparam n1824_s95.INIT=16'hA20A;
  LUT4 n1826_s103 (
    .F(n1826_111),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[0]),
    .I3(w_status_color[0]) 
);
defparam n1826_s103.INIT=16'h004F;
  LUT4 n1825_s96 (
    .F(n1825_103),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[1]),
    .I3(w_status_color[1]) 
);
defparam n1825_s96.INIT=16'h004F;
  LUT4 n1037_s11 (
    .F(n1037_16),
    .I0(ff_command[0]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_command[3]) 
);
defparam n1037_s11.INIT=16'h4000;
  LUT3 w_next_0_s3 (
    .F(w_next[0]),
    .I0(w_next_0_9),
    .I1(ff_command[2]),
    .I2(ff_command[3]) 
);
defparam w_next_0_s3.INIT=8'hBF;
  LUT4 ff_border_detect_s5 (
    .F(ff_border_detect_9),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[3]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam ff_border_detect_s5.INIT=16'h0400;
  LUT4 w_next_0_s4 (
    .F(w_next_0_9),
    .I0(reg_screen_mode[2]),
    .I1(w_sprite_mode2_7),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam w_next_0_s4.INIT=16'h8000;
  LUT4 n1934_s16 (
    .F(n1934_22),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_next_state_5_13),
    .I3(n1825_94) 
);
defparam n1934_s16.INIT=16'h7F00;
  LUT3 ff_count_valid_s13 (
    .F(ff_count_valid_19),
    .I0(ff_state[4]),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam ff_count_valid_s13.INIT=8'h80;
  LUT4 ff_transfer_ready_s10 (
    .F(ff_transfer_ready_14),
    .I0(ff_state[0]),
    .I1(ff_state[4]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam ff_transfer_ready_s10.INIT=16'h8000;
  LUT4 n1936_s15 (
    .F(n1936_19),
    .I0(n1932_14),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(n1935_9) 
);
defparam n1936_s15.INIT=16'hAB00;
  LUT4 n1039_s6 (
    .F(n1039_11),
    .I0(ff_nx[5]),
    .I1(ff_nx[4]),
    .I2(n1040_7),
    .I3(n1041_5) 
);
defparam n1039_s6.INIT=16'h9A00;
  LUT4 n1043_s6 (
    .F(n1043_10),
    .I0(n1043_7),
    .I1(reg_screen_mode[2]),
    .I2(n2015_6),
    .I3(n1037_16) 
);
defparam n1043_s6.INIT=16'h3FAA;
  LUT4 n1825_s97 (
    .F(n1825_105),
    .I0(n1825_93),
    .I1(ff_state[5]),
    .I2(ff_state[4]),
    .I3(n1825_95) 
);
defparam n1825_s97.INIT=16'hFF20;
  LUT4 n1297_s5 (
    .F(n1297_10),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2707_4) 
);
defparam n1297_s5.INIT=16'h1000;
  LUT4 n2576_s1 (
    .F(n2576_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2490_4) 
);
defparam n2576_s1.INIT=16'h1000;
  LUT4 n2815_s1 (
    .F(n2815_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n2707_4) 
);
defparam n2815_s1.INIT=16'h4000;
  LUT4 n2575_s1 (
    .F(n2575_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n2490_4) 
);
defparam n2575_s1.INIT=16'h4000;
  LUT4 n1423_s1 (
    .F(n1423_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2707_4) 
);
defparam n1423_s1.INIT=16'h4000;
  LUT4 n1825_s98 (
    .F(n1825_107),
    .I0(ff_logical_opration[2]),
    .I1(ff_logical_opration[1]),
    .I2(ff_source[1]),
    .I3(n1825_101) 
);
defparam n1825_s98.INIT=16'hF40F;
  LUT4 n2708_s1 (
    .F(n2708_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2707_4) 
);
defparam n2708_s1.INIT=16'h0100;
  LUT4 n2491_s1 (
    .F(n2491_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2490_4) 
);
defparam n2491_s1.INIT=16'h0100;
  LUT4 n1937_s25 (
    .F(n1937_30),
    .I0(n1937_18),
    .I1(ff_start),
    .I2(ff_state[5]),
    .I3(n1937_19) 
);
defparam n1937_s25.INIT=16'hDF00;
  LUT4 n1936_s16 (
    .F(n1936_21),
    .I0(n1936_14),
    .I1(ff_start),
    .I2(ff_state[5]),
    .I3(n1936_15) 
);
defparam n1936_s16.INIT=16'h00DF;
  LUT4 n2707_s2 (
    .F(n2707_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n2707_4) 
);
defparam n2707_s2.INIT=16'h1000;
  LUT4 n2490_s2 (
    .F(n2490_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n2490_4) 
);
defparam n2490_s2.INIT=16'h1000;
  LUT4 ff_cache_vram_valid_s18 (
    .F(ff_cache_vram_valid_24),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[4]) 
);
defparam ff_cache_vram_valid_s18.INIT=16'hFB00;
  LUT4 n1861_s102 (
    .F(n1861_117),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1861_s102.INIT=16'h00BF;
  LUT3 ff_next_state_5_s14 (
    .F(ff_next_state_5_19),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[3]) 
);
defparam ff_next_state_5_s14.INIT=8'hB0;
  LUT4 n1041_s5 (
    .F(n1041_9),
    .I0(n1005_2),
    .I1(n317_9),
    .I2(ff_start),
    .I3(n604_8) 
);
defparam n1041_s5.INIT=16'h0008;
  LUT3 n1935_s18 (
    .F(n1935_23),
    .I0(n1862_111),
    .I1(ff_state[3]),
    .I2(ff_state[4]) 
);
defparam n1935_s18.INIT=8'h10;
  LUT4 n1938_s24 (
    .F(n1938_29),
    .I0(ff_state[3]),
    .I1(n1937_20),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1938_s24.INIT=16'h0001;
  LUT3 n1862_s96 (
    .F(n1862_111),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n1862_s96.INIT=8'h02;
  LUT4 ff_next_state_2_s8 (
    .F(ff_next_state_2_13),
    .I0(ff_next_state_5_19),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_next_state_5_23) 
);
defparam ff_next_state_2_s8.INIT=16'h5700;
  LUT4 n1040_s5 (
    .F(n1040_9),
    .I0(ff_nx[4]),
    .I1(n1040_7),
    .I2(ff_start),
    .I3(n604_8) 
);
defparam n1040_s5.INIT=16'h0900;
  LUT4 n1928_s3 (
    .F(n1928_7),
    .I0(ff_color[0]),
    .I1(w_status_color[0]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1928_s3.INIT=16'hACAA;
  LUT4 n1927_s3 (
    .F(n1927_7),
    .I0(ff_color[1]),
    .I1(w_status_color[1]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1927_s3.INIT=16'hACAA;
  LUT4 n1926_s3 (
    .F(n1926_7),
    .I0(ff_color[2]),
    .I1(w_status_color[2]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1926_s3.INIT=16'hACAA;
  LUT4 n1925_s3 (
    .F(n1925_7),
    .I0(ff_color[3]),
    .I1(w_status_color[3]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1925_s3.INIT=16'hACAA;
  LUT4 n1924_s3 (
    .F(n1924_7),
    .I0(ff_color[4]),
    .I1(w_status_color[4]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1924_s3.INIT=16'hACAA;
  LUT4 n1923_s3 (
    .F(n1923_7),
    .I0(ff_color[5]),
    .I1(w_status_color[5]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1923_s3.INIT=16'hACAA;
  LUT4 n1922_s3 (
    .F(n1922_7),
    .I0(ff_color[6]),
    .I1(w_status_color[6]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1922_s3.INIT=16'hACAA;
  LUT4 n1921_s5 (
    .F(n1921_9),
    .I0(ff_color[7]),
    .I1(w_status_color[7]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1921_s5.INIT=16'hACAA;
  LUT4 n1297_s6 (
    .F(n1297_12),
    .I0(ff_state[3]),
    .I1(ff_state[4]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n1297_s6.INIT=16'h0001;
  LUT3 n1936_s17 (
    .F(n1936_23),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[4]) 
);
defparam n1936_s17.INIT=8'h01;
  LUT3 ff_next_state_5_s15 (
    .F(ff_next_state_5_21),
    .I0(ff_state[3]),
    .I1(ff_state[4]),
    .I2(ff_cache_vram_valid_15) 
);
defparam ff_next_state_5_s15.INIT=8'h10;
  LUT4 ff_next_state_0_s9 (
    .F(ff_next_state_0_14),
    .I0(n1932_14),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(n1932_15) 
);
defparam ff_next_state_0_s9.INIT=16'h0100;
  LUT4 n1867_s93 (
    .F(n1867_98),
    .I0(ff_state[0]),
    .I1(n1932_14),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1867_s93.INIT=16'h0009;
  LUT4 n1938_s25 (
    .F(n1938_31),
    .I0(ff_state[3]),
    .I1(ff_state[4]),
    .I2(ff_start),
    .I3(ff_state[5]) 
);
defparam n1938_s25.INIT=16'h0004;
  LUT3 ff_cache_vram_valid_s19 (
    .F(ff_cache_vram_valid_26),
    .I0(ff_cache_vram_valid),
    .I1(ff_start),
    .I2(ff_state[5]) 
);
defparam ff_cache_vram_valid_s19.INIT=8'h01;
  LUT4 n316_s3 (
    .F(n316_9),
    .I0(w_next_sx[9]),
    .I1(n317_8),
    .I2(n317_9),
    .I3(ff_start) 
);
defparam n316_s3.INIT=16'h00A8;
  LUT4 n1820_s95 (
    .F(n1820_103),
    .I0(w_status_color[6]),
    .I1(ff_source[0]),
    .I2(n1819_104),
    .I3(n1819_105) 
);
defparam n1820_s95.INIT=16'h2000;
  LUT4 n1821_s92 (
    .F(n1821_99),
    .I0(w_status_color[5]),
    .I1(ff_source[0]),
    .I2(n1819_104),
    .I3(n1819_105) 
);
defparam n1821_s92.INIT=16'h2000;
  LUT3 n1826_s104 (
    .F(n1826_113),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_color[0]) 
);
defparam n1826_s104.INIT=8'h70;
  LUT4 n1863_s104 (
    .F(n1863_121),
    .I0(n1932_15),
    .I1(ff_next_state[3]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n1863_s104.INIT=16'h0DDD;
  LUT4 n359_s4 (
    .F(n359_9),
    .I0(ff_state_5_17),
    .I1(ff_state_5_15),
    .I2(ff_state_5_16),
    .I3(n359_7) 
);
defparam n359_s4.INIT=16'hFE00;
  LUT3 w_next_2_s3 (
    .F(w_next[2]),
    .I0(w_next[0]),
    .I1(reg_screen_mode[2]),
    .I2(n2015_6) 
);
defparam w_next_2_s3.INIT=8'h10;
  LUT3 w_next_1_s3 (
    .F(w_next[1]),
    .I0(reg_screen_mode[2]),
    .I1(n2015_6),
    .I2(w_next[0]) 
);
defparam w_next_1_s3.INIT=8'h0B;
  LUT3 n1849_s94 (
    .F(n1849_99),
    .I0(n551_30),
    .I1(ff_state[4]),
    .I2(n1837_96) 
);
defparam n1849_s94.INIT=8'h54;
  LUT3 n1845_s92 (
    .F(n1845_97),
    .I0(n551_30),
    .I1(ff_state[4]),
    .I2(n1837_96) 
);
defparam n1845_s92.INIT=8'h02;
  LUT3 n1836_s97 (
    .F(n1836_102),
    .I0(ff_state[4]),
    .I1(n1837_96),
    .I2(n551_30) 
);
defparam n1836_s97.INIT=8'hE0;
  LUT4 n1480_s4 (
    .F(n1480_10),
    .I0(ff_read_byte[7]),
    .I1(w_cache_vram_rdata[7]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1480_s4.INIT=16'h0C0A;
  LUT2 ff_read_pixel_7_s4 (
    .F(ff_read_pixel_7_15),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_start) 
);
defparam ff_read_pixel_7_s4.INIT=4'hE;
  LUT4 n1481_s4 (
    .F(n1481_10),
    .I0(ff_read_byte[6]),
    .I1(w_cache_vram_rdata[6]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1481_s4.INIT=16'h0C0A;
  LUT4 n1482_s4 (
    .F(n1482_10),
    .I0(ff_read_byte[5]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1482_s4.INIT=16'h0C0A;
  LUT4 n1483_s4 (
    .F(n1483_10),
    .I0(ff_read_byte[4]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1483_s4.INIT=16'h0C0A;
  LUT4 n1484_s4 (
    .F(n1484_10),
    .I0(ff_read_byte[3]),
    .I1(w_cache_vram_rdata[3]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1484_s4.INIT=16'h0C0A;
  LUT4 n1485_s4 (
    .F(n1485_10),
    .I0(ff_read_byte[2]),
    .I1(w_cache_vram_rdata[2]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1485_s4.INIT=16'h0C0A;
  LUT4 n1486_s4 (
    .F(n1486_10),
    .I0(ff_read_byte[1]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1486_s4.INIT=16'h0C0A;
  LUT4 n1487_s4 (
    .F(n1487_10),
    .I0(ff_read_byte[0]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1487_s4.INIT=16'h0C0A;
  LUT3 n1036_s10 (
    .F(n1036_14),
    .I0(n1036_9),
    .I1(n1036_15),
    .I2(n317_9) 
);
defparam n1036_s10.INIT=8'hC5;
  LUT3 n1036_s11 (
    .F(n1036_15),
    .I0(GND),
    .I1(ff_nx[8]),
    .I2(n1001_3) 
);
defparam n1036_s11.INIT=8'h69;
  LUT4 ff_cache_vram_write_s13 (
    .F(ff_cache_vram_write_18),
    .I0(ff_next_state_5_21),
    .I1(ff_cache_vram_valid_21),
    .I2(ff_cache_vram_valid_24),
    .I3(n1297_12) 
);
defparam ff_cache_vram_write_s13.INIT=16'h0015;
  LUT4 ff_next_state_5_s16 (
    .F(ff_next_state_5_23),
    .I0(ff_state[3]),
    .I1(ff_state[4]),
    .I2(ff_cache_vram_valid_15),
    .I3(ff_next_state_5_16) 
);
defparam ff_next_state_5_s16.INIT=16'hEF00;
  DFFCE reg_sx_7_s0 (
    .Q(reg_sx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2491_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_6_s0 (
    .Q(reg_sx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2491_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_5_s0 (
    .Q(reg_sx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2491_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_4_s0 (
    .Q(reg_sx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2491_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_3_s0 (
    .Q(reg_sx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2491_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_2_s0 (
    .Q(reg_sx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2491_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_1_s0 (
    .Q(reg_sx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2491_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_0_s0 (
    .Q(reg_sx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2491_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_8_s0 (
    .Q(reg_dx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2575_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_7_s0 (
    .Q(reg_dx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2576_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_6_s0 (
    .Q(reg_dx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2576_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_5_s0 (
    .Q(reg_dx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2576_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_4_s0 (
    .Q(reg_dx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2576_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_3_s0 (
    .Q(reg_dx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2576_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_2_s0 (
    .Q(reg_dx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2576_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_1_s0 (
    .Q(reg_dx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2576_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_0_s0 (
    .Q(reg_dx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2576_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_8_s0 (
    .Q(reg_nx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2707_6),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_7_s0 (
    .Q(reg_nx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2708_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_6_s0 (
    .Q(reg_nx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2708_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_5_s0 (
    .Q(reg_nx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2708_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_4_s0 (
    .Q(reg_nx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2708_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_3_s0 (
    .Q(reg_nx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2708_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_2_s0 (
    .Q(reg_nx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2708_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_1_s0 (
    .Q(reg_nx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2708_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_0_s0 (
    .Q(reg_nx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2708_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_maj_s0 (
    .Q(ff_maj),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2815_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_eq_s0 (
    .Q(ff_eq),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2815_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_dix_s0 (
    .Q(ff_dix),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2815_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_diy_s0 (
    .Q(ff_diy),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2815_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_3_s0 (
    .Q(ff_logical_opration[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1423_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_2_s0 (
    .Q(ff_logical_opration[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1423_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_1_s0 (
    .Q(ff_logical_opration[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1423_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_0_s0 (
    .Q(ff_logical_opration[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1423_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_3_s0 (
    .Q(ff_command[3]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1423_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_2_s0 (
    .Q(ff_command[2]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1423_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_1_s0 (
    .Q(ff_command[1]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1423_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_0_s0 (
    .Q(ff_command[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1423_5),
    .CLEAR(n36_6) 
);
  DFFC ff_start_s0 (
    .Q(ff_start),
    .D(n1423_5),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_16_s0 (
    .Q(ff_cache_vram_address[16]),
    .D(n1836_94),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_15_s0 (
    .Q(ff_cache_vram_address[15]),
    .D(n1837_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_14_s0 (
    .Q(ff_cache_vram_address[14]),
    .D(n1838_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_13_s0 (
    .Q(ff_cache_vram_address[13]),
    .D(n1839_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_12_s0 (
    .Q(ff_cache_vram_address[12]),
    .D(n1840_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_11_s0 (
    .Q(ff_cache_vram_address[11]),
    .D(n1841_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_10_s0 (
    .Q(ff_cache_vram_address[10]),
    .D(n1842_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_9_s0 (
    .Q(ff_cache_vram_address[9]),
    .D(n1843_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_8_s0 (
    .Q(ff_cache_vram_address[8]),
    .D(n1844_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_7_s0 (
    .Q(ff_cache_vram_address[7]),
    .D(n1845_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_6_s0 (
    .Q(ff_cache_vram_address[6]),
    .D(n1846_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_5_s0 (
    .Q(ff_cache_vram_address[5]),
    .D(n1847_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_4_s0 (
    .Q(ff_cache_vram_address[4]),
    .D(n1848_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_3_s0 (
    .Q(ff_cache_vram_address[3]),
    .D(n1849_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_2_s0 (
    .Q(ff_cache_vram_address[2]),
    .D(n1850_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_1_s0 (
    .Q(ff_cache_vram_address[1]),
    .D(n1851_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_0_s0 (
    .Q(ff_cache_vram_address[0]),
    .D(n1852_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_write_s0 (
    .Q(ff_cache_vram_write),
    .D(n1818_151),
    .CLK(clk85m),
    .CE(ff_cache_vram_write_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_7_s0 (
    .Q(ff_cache_vram_wdata[7]),
    .D(n1819_92),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_6_s0 (
    .Q(ff_cache_vram_wdata[6]),
    .D(n1820_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_5_s0 (
    .Q(ff_cache_vram_wdata[5]),
    .D(n1821_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_4_s0 (
    .Q(ff_cache_vram_wdata[4]),
    .D(n1822_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_3_s0 (
    .Q(ff_cache_vram_wdata[3]),
    .D(n1823_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_2_s0 (
    .Q(ff_cache_vram_wdata[2]),
    .D(n1824_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_1_s0 (
    .Q(ff_cache_vram_wdata[1]),
    .D(n1825_105),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_0_s0 (
    .Q(ff_cache_vram_wdata[0]),
    .D(n1826_93),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFE ff_source_7_s0 (
    .Q(ff_source[7]),
    .D(n1921_9),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_6_s0 (
    .Q(ff_source[6]),
    .D(n1922_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_5_s0 (
    .Q(ff_source[5]),
    .D(n1923_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_4_s0 (
    .Q(ff_source[4]),
    .D(n1924_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_3_s0 (
    .Q(ff_source[3]),
    .D(n1925_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_2_s0 (
    .Q(ff_source[2]),
    .D(n1926_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_1_s0 (
    .Q(ff_source[1]),
    .D(n1927_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_0_s0 (
    .Q(ff_source[0]),
    .D(n1928_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_next_state_5_s0 (
    .Q(ff_next_state[5]),
    .D(n1861_112),
    .CLK(clk85m),
    .CE(ff_next_state_2_13) 
);
  DFFE ff_next_state_4_s0 (
    .Q(ff_next_state[4]),
    .D(n1862_106),
    .CLK(clk85m),
    .CE(ff_next_state_2_13) 
);
  DFFE ff_next_state_3_s0 (
    .Q(ff_next_state[3]),
    .D(n1863_117),
    .CLK(clk85m),
    .CE(ff_next_state_2_13) 
);
  DFFE ff_next_state_2_s0 (
    .Q(ff_next_state[2]),
    .D(n1864_114),
    .CLK(clk85m),
    .CE(ff_next_state_2_13) 
);
  DFFE ff_next_state_1_s0 (
    .Q(ff_next_state[1]),
    .D(n1865_126),
    .CLK(clk85m),
    .CE(ff_next_state_1_12) 
);
  DFFE ff_next_state_0_s0 (
    .Q(ff_next_state[0]),
    .D(n1866_105),
    .CLK(clk85m),
    .CE(ff_next_state_1_12) 
);
  DFFE ff_xsel_1_s0 (
    .Q(ff_xsel[1]),
    .D(n1867_95),
    .CLK(clk85m),
    .CE(ff_xsel_1_12) 
);
  DFFE ff_xsel_0_s0 (
    .Q(ff_xsel[0]),
    .D(n1868_93),
    .CLK(clk85m),
    .CE(ff_xsel_1_12) 
);
  DFFCE reg_sx_8_s0 (
    .Q(reg_sx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2490_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sx_9_s1 (
    .Q(ff_sx[9]),
    .D(n316_9),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_9_s1.INIT=1'b0;
  DFFCE ff_sx_8_s1 (
    .Q(w_status_border_position[8]),
    .D(n317_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_8_s1.INIT=1'b0;
  DFFCE ff_sx_7_s1 (
    .Q(w_status_border_position[7]),
    .D(n318_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_7_s1.INIT=1'b0;
  DFFCE ff_sx_6_s1 (
    .Q(w_status_border_position[6]),
    .D(n319_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_6_s1.INIT=1'b0;
  DFFCE ff_sx_5_s1 (
    .Q(w_status_border_position[5]),
    .D(n320_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_5_s1.INIT=1'b0;
  DFFCE ff_sx_4_s1 (
    .Q(w_status_border_position[4]),
    .D(n321_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_4_s1.INIT=1'b0;
  DFFCE ff_sx_3_s1 (
    .Q(w_status_border_position[3]),
    .D(n322_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_3_s1.INIT=1'b0;
  DFFCE ff_sx_2_s1 (
    .Q(w_status_border_position[2]),
    .D(n323_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_2_s1.INIT=1'b0;
  DFFCE ff_sx_1_s1 (
    .Q(w_status_border_position[1]),
    .D(n324_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_1_s1.INIT=1'b0;
  DFFCE ff_sx_0_s1 (
    .Q(w_status_border_position[0]),
    .D(n325_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_0_s1.INIT=1'b0;
  DFFCE ff_sy_9_s1 (
    .Q(ff_sy[9]),
    .D(n403_3),
    .CLK(clk85m),
    .CE(n359_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_9_s1.INIT=1'b0;
  DFFCE ff_sy_8_s1 (
    .Q(ff_sy[8]),
    .D(n404_3),
    .CLK(clk85m),
    .CE(n359_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_8_s1.INIT=1'b0;
  DFFCE ff_sy_7_s1 (
    .Q(ff_sy[7]),
    .D(n405_3),
    .CLK(clk85m),
    .CE(n367_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_7_s1.INIT=1'b0;
  DFFCE ff_sy_6_s1 (
    .Q(ff_sy[6]),
    .D(n406_3),
    .CLK(clk85m),
    .CE(n367_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_6_s1.INIT=1'b0;
  DFFCE ff_sy_5_s1 (
    .Q(ff_sy[5]),
    .D(n407_3),
    .CLK(clk85m),
    .CE(n367_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_5_s1.INIT=1'b0;
  DFFCE ff_sy_4_s1 (
    .Q(ff_sy[4]),
    .D(n408_3),
    .CLK(clk85m),
    .CE(n367_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_4_s1.INIT=1'b0;
  DFFCE ff_sy_3_s1 (
    .Q(ff_sy[3]),
    .D(n409_3),
    .CLK(clk85m),
    .CE(n367_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_3_s1.INIT=1'b0;
  DFFCE ff_sy_2_s1 (
    .Q(ff_sy[2]),
    .D(n410_3),
    .CLK(clk85m),
    .CE(n367_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_2_s1.INIT=1'b0;
  DFFCE ff_sy_1_s1 (
    .Q(ff_sy[1]),
    .D(n411_3),
    .CLK(clk85m),
    .CE(n367_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_1_s1.INIT=1'b0;
  DFFCE ff_sy_0_s1 (
    .Q(ff_sy[0]),
    .D(n412_3),
    .CLK(clk85m),
    .CE(n367_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_0_s1.INIT=1'b0;
  DFFCE ff_dy_9_s1 (
    .Q(ff_dy[9]),
    .D(n718_3),
    .CLK(clk85m),
    .CE(n639_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_9_s1.INIT=1'b0;
  DFFCE ff_dy_8_s1 (
    .Q(ff_dy[8]),
    .D(n719_3),
    .CLK(clk85m),
    .CE(n639_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_8_s1.INIT=1'b0;
  DFFCE ff_dy_7_s1 (
    .Q(ff_dy[7]),
    .D(n720_3),
    .CLK(clk85m),
    .CE(n647_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_7_s1.INIT=1'b0;
  DFFCE ff_dy_6_s1 (
    .Q(ff_dy[6]),
    .D(n721_3),
    .CLK(clk85m),
    .CE(n647_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_6_s1.INIT=1'b0;
  DFFCE ff_dy_5_s1 (
    .Q(ff_dy[5]),
    .D(n722_3),
    .CLK(clk85m),
    .CE(n647_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_5_s1.INIT=1'b0;
  DFFCE ff_dy_4_s1 (
    .Q(ff_dy[4]),
    .D(n723_3),
    .CLK(clk85m),
    .CE(n647_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_4_s1.INIT=1'b0;
  DFFCE ff_dy_3_s1 (
    .Q(ff_dy[3]),
    .D(n724_3),
    .CLK(clk85m),
    .CE(n647_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_3_s1.INIT=1'b0;
  DFFCE ff_dy_2_s1 (
    .Q(ff_dy[2]),
    .D(n725_3),
    .CLK(clk85m),
    .CE(n647_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_2_s1.INIT=1'b0;
  DFFCE ff_dy_1_s1 (
    .Q(ff_dy[1]),
    .D(n726_3),
    .CLK(clk85m),
    .CE(n647_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_1_s1.INIT=1'b0;
  DFFCE ff_dy_0_s1 (
    .Q(ff_dy[0]),
    .D(n727_3),
    .CLK(clk85m),
    .CE(n647_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_0_s1.INIT=1'b0;
  DFFCE ff_nx_8_s1 (
    .Q(ff_nx[8]),
    .D(n1036_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_8_s1.INIT=1'b0;
  DFFCE ff_nx_7_s1 (
    .Q(ff_nx[7]),
    .D(n1037_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_7_s1.INIT=1'b0;
  DFFCE ff_nx_6_s1 (
    .Q(ff_nx[6]),
    .D(n1038_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_6_s1.INIT=1'b0;
  DFFCE ff_nx_5_s1 (
    .Q(ff_nx[5]),
    .D(n1039_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_5_s1.INIT=1'b0;
  DFFCE ff_nx_4_s1 (
    .Q(ff_nx[4]),
    .D(n1040_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_4_s1.INIT=1'b0;
  DFFCE ff_nx_3_s1 (
    .Q(ff_nx[3]),
    .D(n1041_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_3_s1.INIT=1'b0;
  DFFCE ff_nx_2_s1 (
    .Q(ff_nx[2]),
    .D(n1042_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_2_s1.INIT=1'b0;
  DFFCE ff_nx_1_s1 (
    .Q(ff_nx[1]),
    .D(n1043_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_1_s1.INIT=1'b0;
  DFFCE ff_nx_0_s1 (
    .Q(ff_nx[0]),
    .D(n1044_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_0_s1.INIT=1'b0;
  DFFCE ff_ny_9_s1 (
    .Q(ff_ny[9]),
    .D(n1162_3),
    .CLK(clk85m),
    .CE(n1077_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_9_s1.INIT=1'b0;
  DFFCE ff_ny_8_s1 (
    .Q(ff_ny[8]),
    .D(n1163_3),
    .CLK(clk85m),
    .CE(n1077_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_8_s1.INIT=1'b0;
  DFFCE ff_ny_7_s1 (
    .Q(ff_ny[7]),
    .D(n1164_3),
    .CLK(clk85m),
    .CE(n1079_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_7_s1.INIT=1'b0;
  DFFCE ff_ny_6_s1 (
    .Q(ff_ny[6]),
    .D(n1165_3),
    .CLK(clk85m),
    .CE(n1079_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_6_s1.INIT=1'b0;
  DFFCE ff_ny_5_s1 (
    .Q(ff_ny[5]),
    .D(n1166_3),
    .CLK(clk85m),
    .CE(n1079_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_5_s1.INIT=1'b0;
  DFFCE ff_ny_4_s1 (
    .Q(ff_ny[4]),
    .D(n1167_3),
    .CLK(clk85m),
    .CE(n1079_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_4_s1.INIT=1'b0;
  DFFCE ff_ny_3_s1 (
    .Q(ff_ny[3]),
    .D(n1168_3),
    .CLK(clk85m),
    .CE(n1079_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_3_s1.INIT=1'b0;
  DFFCE ff_ny_2_s1 (
    .Q(ff_ny[2]),
    .D(n1169_3),
    .CLK(clk85m),
    .CE(n1079_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_2_s1.INIT=1'b0;
  DFFCE ff_ny_1_s1 (
    .Q(ff_ny[1]),
    .D(n1170_3),
    .CLK(clk85m),
    .CE(n1079_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_1_s1.INIT=1'b0;
  DFFCE ff_ny_0_s1 (
    .Q(ff_ny[0]),
    .D(n1171_3),
    .CLK(clk85m),
    .CE(n1079_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_0_s1.INIT=1'b0;
  DFFCE ff_nyb_9_s1 (
    .Q(ff_nyb[9]),
    .D(n1218_7),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_9_s1.INIT=1'b0;
  DFFCE ff_nyb_8_s1 (
    .Q(ff_nyb[8]),
    .D(n1219_7),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_8_s1.INIT=1'b0;
  DFFCE ff_nyb_7_s1 (
    .Q(ff_nyb[7]),
    .D(n1220_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_7_s1.INIT=1'b0;
  DFFCE ff_nyb_6_s1 (
    .Q(ff_nyb[6]),
    .D(n1221_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_6_s1.INIT=1'b0;
  DFFCE ff_nyb_5_s1 (
    .Q(ff_nyb[5]),
    .D(n1222_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_5_s1.INIT=1'b0;
  DFFCE ff_nyb_4_s1 (
    .Q(ff_nyb[4]),
    .D(n1223_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_4_s1.INIT=1'b0;
  DFFCE ff_nyb_3_s1 (
    .Q(ff_nyb[3]),
    .D(n1224_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_3_s1.INIT=1'b0;
  DFFCE ff_nyb_2_s1 (
    .Q(ff_nyb[2]),
    .D(n1225_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_2_s1.INIT=1'b0;
  DFFCE ff_nyb_1_s1 (
    .Q(ff_nyb[1]),
    .D(n1226_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_1_s1.INIT=1'b0;
  DFFCE ff_nyb_0_s1 (
    .Q(ff_nyb[0]),
    .D(n1227_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_0_s1.INIT=1'b0;
  DFFCE ff_color_7_s1 (
    .Q(ff_color[7]),
    .D(n1315_3),
    .CLK(clk85m),
    .CE(n1297_3),
    .CLEAR(n36_6) 
);
defparam ff_color_7_s1.INIT=1'b0;
  DFFCE ff_color_6_s1 (
    .Q(ff_color[6]),
    .D(n1316_3),
    .CLK(clk85m),
    .CE(n1297_3),
    .CLEAR(n36_6) 
);
defparam ff_color_6_s1.INIT=1'b0;
  DFFCE ff_color_5_s1 (
    .Q(ff_color[5]),
    .D(n1317_3),
    .CLK(clk85m),
    .CE(n1297_3),
    .CLEAR(n36_6) 
);
defparam ff_color_5_s1.INIT=1'b0;
  DFFCE ff_color_4_s1 (
    .Q(ff_color[4]),
    .D(n1318_3),
    .CLK(clk85m),
    .CE(n1297_3),
    .CLEAR(n36_6) 
);
defparam ff_color_4_s1.INIT=1'b0;
  DFFCE ff_color_3_s1 (
    .Q(ff_color[3]),
    .D(n1319_3),
    .CLK(clk85m),
    .CE(n1297_3),
    .CLEAR(n36_6) 
);
defparam ff_color_3_s1.INIT=1'b0;
  DFFCE ff_color_2_s1 (
    .Q(ff_color[2]),
    .D(n1320_3),
    .CLK(clk85m),
    .CE(n1297_3),
    .CLEAR(n36_6) 
);
defparam ff_color_2_s1.INIT=1'b0;
  DFFCE ff_color_1_s1 (
    .Q(ff_color[1]),
    .D(n1321_3),
    .CLK(clk85m),
    .CE(n1297_3),
    .CLEAR(n36_6) 
);
defparam ff_color_1_s1.INIT=1'b0;
  DFFCE ff_color_0_s1 (
    .Q(ff_color[0]),
    .D(n1322_3),
    .CLK(clk85m),
    .CE(n1297_3),
    .CLEAR(n36_6) 
);
defparam ff_color_0_s1.INIT=1'b0;
  DFFCE ff_read_color_s1 (
    .Q(ff_read_color),
    .D(n1338_9),
    .CLK(clk85m),
    .CE(ff_read_color_8),
    .CLEAR(n36_6) 
);
defparam ff_read_color_s1.INIT=1'b0;
  DFFCE ff_transfer_ready_s1 (
    .Q(w_status_transfer_ready),
    .D(n1383_8),
    .CLK(clk85m),
    .CE(ff_transfer_ready_6),
    .CLEAR(n36_6) 
);
defparam ff_transfer_ready_s1.INIT=1'b0;
  DFFCE ff_command_execute_s1 (
    .Q(w_status_command_execute),
    .D(ff_start),
    .CLK(clk85m),
    .CE(ff_command_execute_6),
    .CLEAR(n36_6) 
);
defparam ff_command_execute_s1.INIT=1'b0;
  DFFCE ff_read_pixel_7_s1 (
    .Q(w_status_color[7]),
    .D(n1472_9),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_7_s1.INIT=1'b0;
  DFFCE ff_read_pixel_6_s1 (
    .Q(w_status_color[6]),
    .D(n1473_9),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_6_s1.INIT=1'b0;
  DFFCE ff_read_pixel_5_s1 (
    .Q(w_status_color[5]),
    .D(n1474_9),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_5_s1.INIT=1'b0;
  DFFCE ff_read_pixel_4_s1 (
    .Q(w_status_color[4]),
    .D(n1475_9),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_4_s1.INIT=1'b0;
  DFFCE ff_read_pixel_3_s1 (
    .Q(w_status_color[3]),
    .D(n1476_10),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_3_s1.INIT=1'b0;
  DFFCE ff_read_pixel_2_s1 (
    .Q(w_status_color[2]),
    .D(n1477_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_2_s1.INIT=1'b0;
  DFFCE ff_read_pixel_1_s1 (
    .Q(w_status_color[1]),
    .D(n1478_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_1_s1.INIT=1'b0;
  DFFCE ff_read_pixel_0_s1 (
    .Q(w_status_color[0]),
    .D(n1479_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_0_s1.INIT=1'b0;
  DFFCE ff_dx_8_s1 (
    .Q(ff_dx[8]),
    .D(n604_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_7_s1 (
    .Q(ff_dx[7]),
    .D(n605_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_6_s1 (
    .Q(ff_dx[6]),
    .D(n606_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_5_s1 (
    .Q(ff_dx[5]),
    .D(n607_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_4_s1 (
    .Q(ff_dx[4]),
    .D(n608_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_3_s1 (
    .Q(ff_dx[3]),
    .D(n609_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_2_s1 (
    .Q(ff_dx[2]),
    .D(n610_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_1_s1 (
    .Q(ff_dx[1]),
    .D(n611_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_0_s1 (
    .Q(ff_dx[0]),
    .D(n612_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_border_detect_s1 (
    .Q(w_status_border_detect),
    .D(w_cache_flush_end),
    .CLK(clk85m),
    .CE(ff_border_detect_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_5_s1 (
    .Q(ff_state[5]),
    .D(n1933_13),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_4_s1 (
    .Q(ff_state[4]),
    .D(n1934_12),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_3_s1 (
    .Q(ff_state[3]),
    .D(n1935_8),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_2_s1 (
    .Q(ff_state[2]),
    .D(n1936_9),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n1937_8),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n1938_9),
    .CLK(clk85m),
    .CE(ff_state_0_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_flush_start_s1 (
    .Q(ff_cache_flush_start),
    .D(n1931_12),
    .CLK(clk85m),
    .CE(ff_cache_flush_start_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_valid_s1 (
    .Q(ff_cache_vram_valid),
    .D(n1932_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_valid_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_valid_s1 (
    .Q(ff_count_valid),
    .D(n1929_13),
    .CLK(clk85m),
    .CE(ff_count_valid_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_border_detect_request_s1 (
    .Q(ff_border_detect_request),
    .D(n1930_10),
    .CLK(clk85m),
    .CE(n1930_8),
    .CLEAR(n36_6) 
);
  DFFC ff_read_byte_7_s3 (
    .Q(ff_read_byte[7]),
    .D(n1480_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_7_s3.INIT=1'b0;
  DFFC ff_read_byte_6_s3 (
    .Q(ff_read_byte[6]),
    .D(n1481_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_6_s3.INIT=1'b0;
  DFFC ff_read_byte_5_s3 (
    .Q(ff_read_byte[5]),
    .D(n1482_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_5_s3.INIT=1'b0;
  DFFC ff_read_byte_4_s3 (
    .Q(ff_read_byte[4]),
    .D(n1483_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_4_s3.INIT=1'b0;
  DFFC ff_read_byte_3_s3 (
    .Q(ff_read_byte[3]),
    .D(n1484_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_3_s3.INIT=1'b0;
  DFFC ff_read_byte_2_s3 (
    .Q(ff_read_byte[2]),
    .D(n1485_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_2_s3.INIT=1'b0;
  DFFC ff_read_byte_1_s3 (
    .Q(ff_read_byte[1]),
    .D(n1486_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_1_s3.INIT=1'b0;
  DFFC ff_read_byte_0_s3 (
    .Q(ff_read_byte[0]),
    .D(n1487_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_0_s3.INIT=1'b0;
  ALU \w_next_sx[0]_1_s  (
    .SUM(w_next_sx[0]),
    .COUT(\w_next_sx[0]_1_1 ),
    .I0(w_status_border_position[0]),
    .I1(w_next[0]),
    .I3(ff_dix_3_4),
    .CIN(ff_dix) 
);
defparam \w_next_sx[0]_1_s .ALU_MODE=2;
  ALU \w_next_sx[1]_1_s  (
    .SUM(w_next_sx[1]),
    .COUT(\w_next_sx[1]_1_1 ),
    .I0(w_status_border_position[1]),
    .I1(w_next[1]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[0]_1_1 ) 
);
defparam \w_next_sx[1]_1_s .ALU_MODE=2;
  ALU \w_next_sx[2]_1_s  (
    .SUM(w_next_sx[2]),
    .COUT(\w_next_sx[2]_1_1 ),
    .I0(w_status_border_position[2]),
    .I1(w_next[2]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[1]_1_1 ) 
);
defparam \w_next_sx[2]_1_s .ALU_MODE=2;
  ALU \w_next_sx[3]_1_s  (
    .SUM(w_next_sx[3]),
    .COUT(\w_next_sx[3]_1_1 ),
    .I0(w_status_border_position[3]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[2]_1_1 ) 
);
defparam \w_next_sx[3]_1_s .ALU_MODE=2;
  ALU \w_next_sx[4]_1_s  (
    .SUM(w_next_sx[4]),
    .COUT(\w_next_sx[4]_1_1 ),
    .I0(w_status_border_position[4]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[3]_1_1 ) 
);
defparam \w_next_sx[4]_1_s .ALU_MODE=2;
  ALU \w_next_sx[5]_1_s  (
    .SUM(w_next_sx[5]),
    .COUT(\w_next_sx[5]_1_1 ),
    .I0(w_status_border_position[5]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[4]_1_1 ) 
);
defparam \w_next_sx[5]_1_s .ALU_MODE=2;
  ALU \w_next_sx[6]_1_s  (
    .SUM(w_next_sx[6]),
    .COUT(\w_next_sx[6]_1_1 ),
    .I0(w_status_border_position[6]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[5]_1_1 ) 
);
defparam \w_next_sx[6]_1_s .ALU_MODE=2;
  ALU \w_next_sx[7]_1_s  (
    .SUM(w_next_sx[7]),
    .COUT(\w_next_sx[7]_1_1 ),
    .I0(w_status_border_position[7]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[6]_1_1 ) 
);
defparam \w_next_sx[7]_1_s .ALU_MODE=2;
  ALU \w_next_sx[8]_1_s  (
    .SUM(w_next_sx[8]),
    .COUT(\w_next_sx[8]_1_1 ),
    .I0(w_status_border_position[8]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[7]_1_1 ) 
);
defparam \w_next_sx[8]_1_s .ALU_MODE=2;
  ALU \w_next_sx[9]_1_s  (
    .SUM(w_next_sx[9]),
    .COUT(\w_next_sx[9]_1_0_COUT ),
    .I0(ff_sx[9]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[8]_1_1 ) 
);
defparam \w_next_sx[9]_1_s .ALU_MODE=2;
  ALU \w_next_sy[0]_1_s  (
    .SUM(w_next_sy[0]),
    .COUT(\w_next_sy[0]_1_1 ),
    .I0(ff_sy[0]),
    .I1(VCC),
    .I3(ff_diy_3_4),
    .CIN(ff_diy) 
);
defparam \w_next_sy[0]_1_s .ALU_MODE=2;
  ALU \w_next_sy[1]_1_s  (
    .SUM(w_next_sy[1]),
    .COUT(\w_next_sy[1]_1_1 ),
    .I0(ff_sy[1]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[0]_1_1 ) 
);
defparam \w_next_sy[1]_1_s .ALU_MODE=2;
  ALU \w_next_sy[2]_1_s  (
    .SUM(w_next_sy[2]),
    .COUT(\w_next_sy[2]_1_1 ),
    .I0(ff_sy[2]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[1]_1_1 ) 
);
defparam \w_next_sy[2]_1_s .ALU_MODE=2;
  ALU \w_next_sy[3]_1_s  (
    .SUM(w_next_sy[3]),
    .COUT(\w_next_sy[3]_1_1 ),
    .I0(ff_sy[3]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[2]_1_1 ) 
);
defparam \w_next_sy[3]_1_s .ALU_MODE=2;
  ALU \w_next_sy[4]_1_s  (
    .SUM(w_next_sy[4]),
    .COUT(\w_next_sy[4]_1_1 ),
    .I0(ff_sy[4]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[3]_1_1 ) 
);
defparam \w_next_sy[4]_1_s .ALU_MODE=2;
  ALU \w_next_sy[5]_1_s  (
    .SUM(w_next_sy[5]),
    .COUT(\w_next_sy[5]_1_1 ),
    .I0(ff_sy[5]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[4]_1_1 ) 
);
defparam \w_next_sy[5]_1_s .ALU_MODE=2;
  ALU \w_next_sy[6]_1_s  (
    .SUM(w_next_sy[6]),
    .COUT(\w_next_sy[6]_1_1 ),
    .I0(ff_sy[6]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[5]_1_1 ) 
);
defparam \w_next_sy[6]_1_s .ALU_MODE=2;
  ALU \w_next_sy[7]_1_s  (
    .SUM(w_next_sy[7]),
    .COUT(\w_next_sy[7]_1_1 ),
    .I0(ff_sy[7]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[6]_1_1 ) 
);
defparam \w_next_sy[7]_1_s .ALU_MODE=2;
  ALU \w_next_sy[8]_1_s  (
    .SUM(w_next_sy[8]),
    .COUT(\w_next_sy[8]_1_1 ),
    .I0(ff_sy[8]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[7]_1_1 ) 
);
defparam \w_next_sy[8]_1_s .ALU_MODE=2;
  ALU \w_next_sy[9]_1_s  (
    .SUM(w_next_sy[9]),
    .COUT(\w_next_sy[9]_1_0_COUT ),
    .I0(ff_sy[9]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[8]_1_1 ) 
);
defparam \w_next_sy[9]_1_s .ALU_MODE=2;
  ALU \w_next_dx[0]_1_s  (
    .SUM(w_next_dx[0]),
    .COUT(\w_next_dx[0]_1_1 ),
    .I0(ff_dx[0]),
    .I1(w_next[0]),
    .I3(ff_dix_3_4),
    .CIN(ff_dix) 
);
defparam \w_next_dx[0]_1_s .ALU_MODE=2;
  ALU \w_next_dx[1]_1_s  (
    .SUM(w_next_dx[1]),
    .COUT(\w_next_dx[1]_1_1 ),
    .I0(ff_dx[1]),
    .I1(w_next[1]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[0]_1_1 ) 
);
defparam \w_next_dx[1]_1_s .ALU_MODE=2;
  ALU \w_next_dx[2]_1_s  (
    .SUM(w_next_dx[2]),
    .COUT(\w_next_dx[2]_1_1 ),
    .I0(ff_dx[2]),
    .I1(w_next[2]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[1]_1_1 ) 
);
defparam \w_next_dx[2]_1_s .ALU_MODE=2;
  ALU \w_next_dx[3]_1_s  (
    .SUM(w_next_dx[3]),
    .COUT(\w_next_dx[3]_1_1 ),
    .I0(ff_dx[3]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[2]_1_1 ) 
);
defparam \w_next_dx[3]_1_s .ALU_MODE=2;
  ALU \w_next_dx[4]_1_s  (
    .SUM(w_next_dx[4]),
    .COUT(\w_next_dx[4]_1_1 ),
    .I0(ff_dx[4]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[3]_1_1 ) 
);
defparam \w_next_dx[4]_1_s .ALU_MODE=2;
  ALU \w_next_dx[5]_1_s  (
    .SUM(w_next_dx[5]),
    .COUT(\w_next_dx[5]_1_1 ),
    .I0(ff_dx[5]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[4]_1_1 ) 
);
defparam \w_next_dx[5]_1_s .ALU_MODE=2;
  ALU \w_next_dx[6]_1_s  (
    .SUM(w_next_dx[6]),
    .COUT(\w_next_dx[6]_1_1 ),
    .I0(ff_dx[6]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[5]_1_1 ) 
);
defparam \w_next_dx[6]_1_s .ALU_MODE=2;
  ALU \w_next_dx[7]_1_s  (
    .SUM(w_next_dx[7]),
    .COUT(\w_next_dx[7]_1_1 ),
    .I0(ff_dx[7]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[6]_1_1 ) 
);
defparam \w_next_dx[7]_1_s .ALU_MODE=2;
  ALU \w_next_dx[8]_1_s  (
    .SUM(w_next_dx[8]),
    .COUT(\w_next_dx[8]_1_1 ),
    .I0(ff_dx[8]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[7]_1_1 ) 
);
defparam \w_next_dx[8]_1_s .ALU_MODE=2;
  ALU \w_next_dx[9]_1_s  (
    .SUM(w_next_dx[9]),
    .COUT(\w_next_dx[9]_1_0_COUT ),
    .I0(GND),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[8]_1_1 ) 
);
defparam \w_next_dx[9]_1_s .ALU_MODE=2;
  ALU \w_next_dy[0]_1_s  (
    .SUM(w_next_dy[0]),
    .COUT(\w_next_dy[0]_1_1 ),
    .I0(ff_dy[0]),
    .I1(VCC),
    .I3(ff_diy_3_4),
    .CIN(ff_diy) 
);
defparam \w_next_dy[0]_1_s .ALU_MODE=2;
  ALU \w_next_dy[1]_1_s  (
    .SUM(w_next_dy[1]),
    .COUT(\w_next_dy[1]_1_1 ),
    .I0(ff_dy[1]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[0]_1_1 ) 
);
defparam \w_next_dy[1]_1_s .ALU_MODE=2;
  ALU \w_next_dy[2]_1_s  (
    .SUM(w_next_dy[2]),
    .COUT(\w_next_dy[2]_1_1 ),
    .I0(ff_dy[2]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[1]_1_1 ) 
);
defparam \w_next_dy[2]_1_s .ALU_MODE=2;
  ALU \w_next_dy[3]_1_s  (
    .SUM(w_next_dy[3]),
    .COUT(\w_next_dy[3]_1_1 ),
    .I0(ff_dy[3]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[2]_1_1 ) 
);
defparam \w_next_dy[3]_1_s .ALU_MODE=2;
  ALU \w_next_dy[4]_1_s  (
    .SUM(w_next_dy[4]),
    .COUT(\w_next_dy[4]_1_1 ),
    .I0(ff_dy[4]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[3]_1_1 ) 
);
defparam \w_next_dy[4]_1_s .ALU_MODE=2;
  ALU \w_next_dy[5]_1_s  (
    .SUM(w_next_dy[5]),
    .COUT(\w_next_dy[5]_1_1 ),
    .I0(ff_dy[5]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[4]_1_1 ) 
);
defparam \w_next_dy[5]_1_s .ALU_MODE=2;
  ALU \w_next_dy[6]_1_s  (
    .SUM(w_next_dy[6]),
    .COUT(\w_next_dy[6]_1_1 ),
    .I0(ff_dy[6]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[5]_1_1 ) 
);
defparam \w_next_dy[6]_1_s .ALU_MODE=2;
  ALU \w_next_dy[7]_1_s  (
    .SUM(w_next_dy[7]),
    .COUT(\w_next_dy[7]_1_1 ),
    .I0(ff_dy[7]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[6]_1_1 ) 
);
defparam \w_next_dy[7]_1_s .ALU_MODE=2;
  ALU \w_next_dy[8]_1_s  (
    .SUM(w_next_dy[8]),
    .COUT(\w_next_dy[8]_1_1 ),
    .I0(ff_dy[8]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[7]_1_1 ) 
);
defparam \w_next_dy[8]_1_s .ALU_MODE=2;
  ALU \w_next_dy[9]_1_s  (
    .SUM(w_next_dy[9]),
    .COUT(\w_next_dy[9]_1_0_COUT ),
    .I0(ff_dy[9]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[8]_1_1 ) 
);
defparam \w_next_dy[9]_1_s .ALU_MODE=2;
  ALU n1197_s (
    .SUM(n1197_1),
    .COUT(n1197_2),
    .I0(w_next_nyb[0]),
    .I1(reg_nx[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1197_s.ALU_MODE=0;
  ALU n1196_s (
    .SUM(n1196_1),
    .COUT(n1196_2),
    .I0(w_next_nyb[1]),
    .I1(reg_nx[1]),
    .I3(GND),
    .CIN(n1197_2) 
);
defparam n1196_s.ALU_MODE=0;
  ALU n1195_s (
    .SUM(n1195_1),
    .COUT(n1195_2),
    .I0(w_next_nyb[2]),
    .I1(reg_nx[2]),
    .I3(GND),
    .CIN(n1196_2) 
);
defparam n1195_s.ALU_MODE=0;
  ALU n1194_s (
    .SUM(n1194_1),
    .COUT(n1194_2),
    .I0(w_next_nyb[3]),
    .I1(reg_nx[3]),
    .I3(GND),
    .CIN(n1195_2) 
);
defparam n1194_s.ALU_MODE=0;
  ALU n1193_s (
    .SUM(n1193_1),
    .COUT(n1193_2),
    .I0(w_next_nyb[4]),
    .I1(reg_nx[4]),
    .I3(GND),
    .CIN(n1194_2) 
);
defparam n1193_s.ALU_MODE=0;
  ALU n1192_s (
    .SUM(n1192_1),
    .COUT(n1192_2),
    .I0(w_next_nyb[5]),
    .I1(reg_nx[5]),
    .I3(GND),
    .CIN(n1193_2) 
);
defparam n1192_s.ALU_MODE=0;
  ALU n1191_s (
    .SUM(n1191_1),
    .COUT(n1191_2),
    .I0(w_next_nyb[6]),
    .I1(reg_nx[6]),
    .I3(GND),
    .CIN(n1192_2) 
);
defparam n1191_s.ALU_MODE=0;
  ALU n1190_s (
    .SUM(n1190_1),
    .COUT(n1190_2),
    .I0(w_next_nyb[7]),
    .I1(reg_nx[7]),
    .I3(GND),
    .CIN(n1191_2) 
);
defparam n1190_s.ALU_MODE=0;
  ALU n1189_s (
    .SUM(n1189_1),
    .COUT(n1189_2),
    .I0(w_next_nyb[8]),
    .I1(reg_nx[8]),
    .I3(GND),
    .CIN(n1190_2) 
);
defparam n1189_s.ALU_MODE=0;
  ALU n1188_s (
    .SUM(n1188_1),
    .COUT(n1188_0_COUT),
    .I0(w_next_nyb[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n1189_2) 
);
defparam n1188_s.ALU_MODE=0;
  ALU w_next_nyb_0_s (
    .SUM(w_next_nyb[0]),
    .COUT(w_next_nyb_0_3),
    .I0(ff_nyb[0]),
    .I1(ff_ny[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_next_nyb_0_s.ALU_MODE=1;
  ALU w_next_nyb_1_s (
    .SUM(w_next_nyb[1]),
    .COUT(w_next_nyb_1_3),
    .I0(ff_nyb[1]),
    .I1(ff_ny[1]),
    .I3(GND),
    .CIN(w_next_nyb_0_3) 
);
defparam w_next_nyb_1_s.ALU_MODE=1;
  ALU w_next_nyb_2_s (
    .SUM(w_next_nyb[2]),
    .COUT(w_next_nyb_2_3),
    .I0(ff_nyb[2]),
    .I1(ff_ny[2]),
    .I3(GND),
    .CIN(w_next_nyb_1_3) 
);
defparam w_next_nyb_2_s.ALU_MODE=1;
  ALU w_next_nyb_3_s (
    .SUM(w_next_nyb[3]),
    .COUT(w_next_nyb_3_3),
    .I0(ff_nyb[3]),
    .I1(ff_ny[3]),
    .I3(GND),
    .CIN(w_next_nyb_2_3) 
);
defparam w_next_nyb_3_s.ALU_MODE=1;
  ALU w_next_nyb_4_s (
    .SUM(w_next_nyb[4]),
    .COUT(w_next_nyb_4_3),
    .I0(ff_nyb[4]),
    .I1(ff_ny[4]),
    .I3(GND),
    .CIN(w_next_nyb_3_3) 
);
defparam w_next_nyb_4_s.ALU_MODE=1;
  ALU w_next_nyb_5_s (
    .SUM(w_next_nyb[5]),
    .COUT(w_next_nyb_5_3),
    .I0(ff_nyb[5]),
    .I1(ff_ny[5]),
    .I3(GND),
    .CIN(w_next_nyb_4_3) 
);
defparam w_next_nyb_5_s.ALU_MODE=1;
  ALU w_next_nyb_6_s (
    .SUM(w_next_nyb[6]),
    .COUT(w_next_nyb_6_3),
    .I0(ff_nyb[6]),
    .I1(ff_ny[6]),
    .I3(GND),
    .CIN(w_next_nyb_5_3) 
);
defparam w_next_nyb_6_s.ALU_MODE=1;
  ALU w_next_nyb_7_s (
    .SUM(w_next_nyb[7]),
    .COUT(w_next_nyb_7_3),
    .I0(ff_nyb[7]),
    .I1(ff_ny[7]),
    .I3(GND),
    .CIN(w_next_nyb_6_3) 
);
defparam w_next_nyb_7_s.ALU_MODE=1;
  ALU w_next_nyb_8_s (
    .SUM(w_next_nyb[8]),
    .COUT(w_next_nyb_8_3),
    .I0(ff_nyb[8]),
    .I1(ff_ny[8]),
    .I3(GND),
    .CIN(w_next_nyb_7_3) 
);
defparam w_next_nyb_8_s.ALU_MODE=1;
  ALU w_next_nyb_9_s (
    .SUM(w_next_nyb[9]),
    .COUT(n1278_9),
    .I0(ff_nyb[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_next_nyb_8_3) 
);
defparam w_next_nyb_9_s.ALU_MODE=1;
  ALU n1008_s (
    .SUM(n1008_2),
    .COUT(n1008_3),
    .I0(ff_nx[0]),
    .I1(w_next[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n1008_s.ALU_MODE=1;
  ALU n1007_s (
    .SUM(n1007_2),
    .COUT(n1007_3),
    .I0(ff_nx[1]),
    .I1(w_next[1]),
    .I3(GND),
    .CIN(n1008_3) 
);
defparam n1007_s.ALU_MODE=1;
  ALU n1006_s (
    .SUM(n1006_2),
    .COUT(n1006_3),
    .I0(ff_nx[2]),
    .I1(w_next[2]),
    .I3(GND),
    .CIN(n1007_3) 
);
defparam n1006_s.ALU_MODE=1;
  ALU n1005_s (
    .SUM(n1005_2),
    .COUT(n1005_3),
    .I0(ff_nx[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n1006_3) 
);
defparam n1005_s.ALU_MODE=1;
  ALU n1004_s (
    .SUM(n1004_2),
    .COUT(n1004_3),
    .I0(ff_nx[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n1005_3) 
);
defparam n1004_s.ALU_MODE=1;
  ALU n1003_s (
    .SUM(n1003_2),
    .COUT(n1003_3),
    .I0(ff_nx[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n1004_3) 
);
defparam n1003_s.ALU_MODE=1;
  ALU n1002_s (
    .SUM(n1002_2),
    .COUT(n1002_3),
    .I0(ff_nx[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n1003_3) 
);
defparam n1002_s.ALU_MODE=1;
  ALU n1001_s (
    .SUM(n1001_2),
    .COUT(n1001_3),
    .I0(ff_nx[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n1002_3) 
);
defparam n1001_s.ALU_MODE=1;
  ALU n1637_s0 (
    .SUM(n1637_1_SUM),
    .COUT(n1637_3),
    .I0(w_status_color[0]),
    .I1(ff_color[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1637_s0.ALU_MODE=3;
  ALU n1638_s0 (
    .SUM(n1638_1_SUM),
    .COUT(n1638_3),
    .I0(w_status_color[1]),
    .I1(ff_color[1]),
    .I3(GND),
    .CIN(n1637_3) 
);
defparam n1638_s0.ALU_MODE=3;
  ALU n1639_s0 (
    .SUM(n1639_1_SUM),
    .COUT(n1639_3),
    .I0(w_status_color[2]),
    .I1(ff_color[2]),
    .I3(GND),
    .CIN(n1638_3) 
);
defparam n1639_s0.ALU_MODE=3;
  ALU n1640_s0 (
    .SUM(n1640_1_SUM),
    .COUT(n1640_3),
    .I0(w_status_color[3]),
    .I1(ff_color[3]),
    .I3(GND),
    .CIN(n1639_3) 
);
defparam n1640_s0.ALU_MODE=3;
  ALU n1641_s0 (
    .SUM(n1641_1_SUM),
    .COUT(n1641_3),
    .I0(w_status_color[4]),
    .I1(ff_color[4]),
    .I3(GND),
    .CIN(n1640_3) 
);
defparam n1641_s0.ALU_MODE=3;
  ALU n1642_s0 (
    .SUM(n1642_1_SUM),
    .COUT(n1642_3),
    .I0(w_status_color[5]),
    .I1(ff_color[5]),
    .I3(GND),
    .CIN(n1641_3) 
);
defparam n1642_s0.ALU_MODE=3;
  ALU n1643_s0 (
    .SUM(n1643_1_SUM),
    .COUT(n1643_3),
    .I0(w_status_color[6]),
    .I1(ff_color[6]),
    .I3(GND),
    .CIN(n1642_3) 
);
defparam n1643_s0.ALU_MODE=3;
  ALU n1644_s0 (
    .SUM(n1644_1_SUM),
    .COUT(n1644_3),
    .I0(w_status_color[7]),
    .I1(ff_color[7]),
    .I3(GND),
    .CIN(n1643_3) 
);
defparam n1644_s0.ALU_MODE=3;
  MUX2_LUT5 n1462_s5 (
    .O(n1462_9),
    .I0(n1462_6),
    .I1(n1462_7),
    .S0(ff_xsel[1]) 
);
  MUX2_LUT5 n1463_s5 (
    .O(n1463_9),
    .I0(n1463_6),
    .I1(n1463_7),
    .S0(ff_xsel[1]) 
);
  INV ff_dix_3_s2 (
    .O(ff_dix_3_4),
    .I(ff_dix) 
);
  INV ff_diy_3_s2 (
    .O(ff_diy_3_4),
    .I(ff_diy) 
);
  vdp_command_cache u_cache (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_start(ff_start),
    .ff_cache_flush_start(ff_cache_flush_start),
    .ff_cache_vram_valid(ff_cache_vram_valid),
    .ff_cache_vram_write(ff_cache_vram_write),
    .n369_7(n369_7),
    .w_pulse1(w_pulse1),
    .ff_vram_wdata_mask_3_9(ff_vram_wdata_mask_3_9),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .ff_cache_vram_address(ff_cache_vram_address[16:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .ff_cache_vram_wdata(ff_cache_vram_wdata[7:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_command_vram_write(w_command_vram_write),
    .w_command_vram_valid(w_command_vram_valid),
    .w_cache_flush_end(w_cache_flush_end),
    .n5284_7(n5284_7),
    .w_cache_vram_rdata_en(w_cache_vram_rdata_en),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_cache_vram_rdata(w_cache_vram_rdata[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command */
module vdp_vram_interface (
  w_pre_vram_refresh,
  clk85m,
  n36_6,
  w_sdram_rdata_en,
  ff_reset_n2_1,
  n341_6,
  ff_sdr_ready,
  w_screen_mode_vram_valid,
  w_cpu_vram_write,
  w_command_vram_write,
  n551_30,
  w_pulse1,
  n1475_25,
  w_ic_vram_valid,
  ff_vram_valid,
  reg_sprite_disable,
  ff_next_vram2_7_10,
  w_command_vram_valid,
  w_screen_mode_3_3,
  w_sdram_rdata,
  w_screen_pos_x_Z,
  w_command_vram_wdata_mask,
  w_cpu_vram_wdata,
  w_command_vram_wdata,
  w_cpu_vram_address,
  w_command_vram_address,
  w_screen_mode_vram_address,
  w_ic_vram_address,
  reg_sprite_attribute_table_base,
  ff_current_plane_num,
  reg_screen_mode,
  w_sdram_refresh,
  w_sdram_write,
  ff_vram_refresh,
  w_cpu_vram_rdata_en,
  w_command_vram_rdata_en,
  n185_5,
  n369_7,
  ff_vram_wdata_mask_3_9,
  w_sdram_valid,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_screen_mode_vram_rdata,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_cpu_vram_rdata,
  w_command_vram_rdata,
  w_sprite_vram_rdata8
)
;
input w_pre_vram_refresh;
input clk85m;
input n36_6;
input w_sdram_rdata_en;
input ff_reset_n2_1;
input n341_6;
input ff_sdr_ready;
input w_screen_mode_vram_valid;
input w_cpu_vram_write;
input w_command_vram_write;
input n551_30;
input w_pulse1;
input n1475_25;
input w_ic_vram_valid;
input ff_vram_valid;
input reg_sprite_disable;
input ff_next_vram2_7_10;
input w_command_vram_valid;
input w_screen_mode_3_3;
input [31:0] w_sdram_rdata;
input [3:0] w_screen_pos_x_Z;
input [3:0] w_command_vram_wdata_mask;
input [7:0] w_cpu_vram_wdata;
input [31:0] w_command_vram_wdata;
input [16:0] w_cpu_vram_address;
input [16:2] w_command_vram_address;
input [16:0] w_screen_mode_vram_address;
input [16:0] w_ic_vram_address;
input [16:7] reg_sprite_attribute_table_base;
input [4:0] ff_current_plane_num;
input [0:0] reg_screen_mode;
output w_sdram_refresh;
output w_sdram_write;
output ff_vram_refresh;
output w_cpu_vram_rdata_en;
output w_command_vram_rdata_en;
output n185_5;
output n369_7;
output ff_vram_wdata_mask_3_9;
output w_sdram_valid;
output [16:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [31:0] w_screen_mode_vram_rdata;
output w_sprite_vram_rdata_0;
output w_sprite_vram_rdata_1;
output w_sprite_vram_rdata_2;
output w_sprite_vram_rdata_3;
output w_sprite_vram_rdata_4;
output w_sprite_vram_rdata_5;
output w_sprite_vram_rdata_6;
output w_sprite_vram_rdata_7;
output w_sprite_vram_rdata_8;
output w_sprite_vram_rdata_9;
output w_sprite_vram_rdata_10;
output w_sprite_vram_rdata_11;
output w_sprite_vram_rdata_12;
output w_sprite_vram_rdata_13;
output w_sprite_vram_rdata_14;
output w_sprite_vram_rdata_15;
output w_sprite_vram_rdata_16;
output w_sprite_vram_rdata_17;
output w_sprite_vram_rdata_18;
output w_sprite_vram_rdata_19;
output w_sprite_vram_rdata_20;
output w_sprite_vram_rdata_21;
output w_sprite_vram_rdata_22;
output w_sprite_vram_rdata_23;
output w_sprite_vram_rdata_24;
output w_sprite_vram_rdata_25;
output w_sprite_vram_rdata_26;
output w_sprite_vram_rdata_27;
output w_sprite_vram_rdata_31;
output [7:0] w_cpu_vram_rdata;
output [31:0] w_command_vram_rdata;
output [7:0] w_sprite_vram_rdata8;
wire w_rdata8_7_6;
wire w_rdata8_7_7;
wire w_rdata8_6_6;
wire w_rdata8_6_7;
wire w_rdata8_5_6;
wire w_rdata8_5_7;
wire w_rdata8_4_6;
wire w_rdata8_4_7;
wire w_rdata8_3_6;
wire w_rdata8_3_7;
wire w_rdata8_2_6;
wire w_rdata8_2_7;
wire w_rdata8_1_6;
wire w_rdata8_1_7;
wire w_rdata8_0_6;
wire w_rdata8_0_7;
wire n602_3;
wire n185_3;
wire n186_3;
wire n187_3;
wire n188_3;
wire n354_5;
wire n355_5;
wire n356_5;
wire n357_5;
wire n358_5;
wire n359_5;
wire n360_5;
wire n361_5;
wire n362_5;
wire n363_5;
wire n364_5;
wire n365_5;
wire n366_5;
wire n367_5;
wire n368_5;
wire n369_5;
wire n370_5;
wire n1486_3;
wire n1613_3;
wire n1518_3;
wire n1558_3;
wire n1566_3;
wire ff_vram_refresh_8;
wire ff_vram_wdata_mask_3_5;
wire ff_cpu_vram_rdata_en_6;
wire ff_command_vram_rdata_en_6;
wire ff_vram_rdata_sel_2_7;
wire n36_10;
wire n404_9;
wire n403_9;
wire n402_9;
wire n401_9;
wire n400_9;
wire n399_9;
wire n398_9;
wire n397_9;
wire n396_9;
wire n395_9;
wire n394_9;
wire n393_9;
wire n392_9;
wire n391_9;
wire n390_9;
wire n389_9;
wire n388_9;
wire n387_9;
wire n386_9;
wire n385_9;
wire n384_9;
wire n383_9;
wire n382_9;
wire n381_9;
wire n380_9;
wire n379_9;
wire n378_9;
wire n377_9;
wire n376_9;
wire n375_9;
wire n374_9;
wire n373_9;
wire n372_10;
wire n35_8;
wire n34_10;
wire n185_4;
wire n186_4;
wire n186_5;
wire n354_6;
wire n354_7;
wire n354_8;
wire n355_6;
wire n355_7;
wire n355_8;
wire n356_6;
wire n356_7;
wire n356_8;
wire n357_6;
wire n357_7;
wire n357_8;
wire n358_6;
wire n358_7;
wire n358_8;
wire n359_6;
wire n359_7;
wire n359_8;
wire n360_6;
wire n360_7;
wire n360_8;
wire n361_6;
wire n361_7;
wire n361_8;
wire n362_6;
wire n362_7;
wire n362_8;
wire n363_6;
wire n363_7;
wire n363_8;
wire n364_6;
wire n364_7;
wire n364_8;
wire n365_6;
wire n365_7;
wire n365_8;
wire n366_6;
wire n366_7;
wire n366_8;
wire n367_6;
wire n367_7;
wire n367_8;
wire n368_6;
wire n368_7;
wire n368_8;
wire n369_6;
wire n370_6;
wire n354_10;
wire n354_11;
wire n354_12;
wire n355_9;
wire n355_10;
wire n356_9;
wire n356_10;
wire n357_9;
wire n357_10;
wire n358_9;
wire n358_10;
wire n359_9;
wire n359_10;
wire n360_9;
wire n360_10;
wire n361_9;
wire n361_10;
wire n362_9;
wire n362_10;
wire n363_9;
wire n363_10;
wire n364_9;
wire n364_10;
wire n365_9;
wire n365_10;
wire n366_9;
wire n366_10;
wire n367_9;
wire n367_10;
wire n368_9;
wire n368_10;
wire n369_8;
wire n369_9;
wire n370_7;
wire ff_vram_write_9;
wire n354_14;
wire n371_10;
wire n371_12;
wire ff_vram_wdata_mask_3_11;
wire [1:0] ff_vram_address;
wire [2:0] ff_vram_rdata_sel_d1;
wire [1:0] ff_vram_byte_sel;
wire [2:0] ff_vram_rdata_sel;
wire [7:0] w_rdata8;
wire VCC;
wire GND;
  LUT3 w_rdata8_7_s6 (
    .F(w_rdata8_7_6),
    .I0(w_sdram_rdata[7]),
    .I1(w_sdram_rdata[15]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s6.INIT=8'hCA;
  LUT3 w_rdata8_7_s7 (
    .F(w_rdata8_7_7),
    .I0(w_sdram_rdata[23]),
    .I1(w_sdram_rdata[31]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s7.INIT=8'hCA;
  LUT3 w_rdata8_6_s6 (
    .F(w_rdata8_6_6),
    .I0(w_sdram_rdata[6]),
    .I1(w_sdram_rdata[14]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s6.INIT=8'hCA;
  LUT3 w_rdata8_6_s7 (
    .F(w_rdata8_6_7),
    .I0(w_sdram_rdata[22]),
    .I1(w_sdram_rdata[30]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s7.INIT=8'hCA;
  LUT3 w_rdata8_5_s6 (
    .F(w_rdata8_5_6),
    .I0(w_sdram_rdata[5]),
    .I1(w_sdram_rdata[13]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s6.INIT=8'hCA;
  LUT3 w_rdata8_5_s7 (
    .F(w_rdata8_5_7),
    .I0(w_sdram_rdata[21]),
    .I1(w_sdram_rdata[29]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s7.INIT=8'hCA;
  LUT3 w_rdata8_4_s6 (
    .F(w_rdata8_4_6),
    .I0(w_sdram_rdata[4]),
    .I1(w_sdram_rdata[12]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s6.INIT=8'hCA;
  LUT3 w_rdata8_4_s7 (
    .F(w_rdata8_4_7),
    .I0(w_sdram_rdata[20]),
    .I1(w_sdram_rdata[28]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s7.INIT=8'hCA;
  LUT3 w_rdata8_3_s6 (
    .F(w_rdata8_3_6),
    .I0(w_sdram_rdata[3]),
    .I1(w_sdram_rdata[11]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s6.INIT=8'hCA;
  LUT3 w_rdata8_3_s7 (
    .F(w_rdata8_3_7),
    .I0(w_sdram_rdata[19]),
    .I1(w_sdram_rdata[27]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s7.INIT=8'hCA;
  LUT3 w_rdata8_2_s6 (
    .F(w_rdata8_2_6),
    .I0(w_sdram_rdata[2]),
    .I1(w_sdram_rdata[10]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s6.INIT=8'hCA;
  LUT3 w_rdata8_2_s7 (
    .F(w_rdata8_2_7),
    .I0(w_sdram_rdata[18]),
    .I1(w_sdram_rdata[26]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s7.INIT=8'hCA;
  LUT3 w_rdata8_1_s6 (
    .F(w_rdata8_1_6),
    .I0(w_sdram_rdata[1]),
    .I1(w_sdram_rdata[9]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s6.INIT=8'hCA;
  LUT3 w_rdata8_1_s7 (
    .F(w_rdata8_1_7),
    .I0(w_sdram_rdata[17]),
    .I1(w_sdram_rdata[25]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s7.INIT=8'hCA;
  LUT3 w_rdata8_0_s6 (
    .F(w_rdata8_0_6),
    .I0(w_sdram_rdata[0]),
    .I1(w_sdram_rdata[8]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s6.INIT=8'hCA;
  LUT3 w_rdata8_0_s7 (
    .F(w_rdata8_0_7),
    .I0(w_sdram_rdata[16]),
    .I1(w_sdram_rdata[24]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s7.INIT=8'hCA;
  LUT3 n602_s0 (
    .F(n602_3),
    .I0(w_screen_pos_x_Z[1]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]) 
);
defparam n602_s0.INIT=8'h10;
  LUT3 n185_s0 (
    .F(n185_3),
    .I0(n185_4),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n185_5) 
);
defparam n185_s0.INIT=8'h5C;
  LUT4 n186_s0 (
    .F(n186_3),
    .I0(n186_4),
    .I1(n186_5),
    .I2(w_command_vram_wdata_mask[2]),
    .I3(n185_5) 
);
defparam n186_s0.INIT=16'hBBB0;
  LUT4 n187_s0 (
    .F(n187_3),
    .I0(n186_5),
    .I1(n186_4),
    .I2(w_command_vram_wdata_mask[1]),
    .I3(n185_5) 
);
defparam n187_s0.INIT=16'hBBB0;
  LUT4 n188_s0 (
    .F(n188_3),
    .I0(n185_5),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n186_4),
    .I3(n186_5) 
);
defparam n188_s0.INIT=16'hFFF4;
  LUT4 n354_s2 (
    .F(n354_5),
    .I0(n354_6),
    .I1(n354_7),
    .I2(n354_8),
    .I3(n354_14) 
);
defparam n354_s2.INIT=16'hEE0F;
  LUT4 n355_s2 (
    .F(n355_5),
    .I0(n355_6),
    .I1(n355_7),
    .I2(n355_8),
    .I3(n354_14) 
);
defparam n355_s2.INIT=16'hEE0F;
  LUT4 n356_s2 (
    .F(n356_5),
    .I0(n356_6),
    .I1(n356_7),
    .I2(n356_8),
    .I3(n354_14) 
);
defparam n356_s2.INIT=16'hEE0F;
  LUT4 n357_s2 (
    .F(n357_5),
    .I0(n357_6),
    .I1(n357_7),
    .I2(n357_8),
    .I3(n354_14) 
);
defparam n357_s2.INIT=16'hEE0F;
  LUT4 n358_s2 (
    .F(n358_5),
    .I0(n358_6),
    .I1(n358_7),
    .I2(n358_8),
    .I3(n354_14) 
);
defparam n358_s2.INIT=16'hEE0F;
  LUT4 n359_s2 (
    .F(n359_5),
    .I0(n359_6),
    .I1(n359_7),
    .I2(n359_8),
    .I3(n354_14) 
);
defparam n359_s2.INIT=16'hEE0F;
  LUT4 n360_s2 (
    .F(n360_5),
    .I0(n360_6),
    .I1(n360_7),
    .I2(n360_8),
    .I3(n354_14) 
);
defparam n360_s2.INIT=16'hEE0F;
  LUT4 n361_s2 (
    .F(n361_5),
    .I0(n361_6),
    .I1(n361_7),
    .I2(n361_8),
    .I3(n354_14) 
);
defparam n361_s2.INIT=16'hEE0F;
  LUT4 n362_s2 (
    .F(n362_5),
    .I0(n362_6),
    .I1(n362_7),
    .I2(n362_8),
    .I3(n354_14) 
);
defparam n362_s2.INIT=16'hEE0F;
  LUT4 n363_s2 (
    .F(n363_5),
    .I0(n363_6),
    .I1(n363_7),
    .I2(n363_8),
    .I3(n354_14) 
);
defparam n363_s2.INIT=16'hEE0F;
  LUT4 n364_s2 (
    .F(n364_5),
    .I0(n364_6),
    .I1(n364_7),
    .I2(n364_8),
    .I3(n354_14) 
);
defparam n364_s2.INIT=16'hEE0F;
  LUT4 n365_s2 (
    .F(n365_5),
    .I0(n365_6),
    .I1(n365_7),
    .I2(n365_8),
    .I3(n354_14) 
);
defparam n365_s2.INIT=16'hEE0F;
  LUT4 n366_s2 (
    .F(n366_5),
    .I0(n366_6),
    .I1(n366_7),
    .I2(n366_8),
    .I3(n354_14) 
);
defparam n366_s2.INIT=16'hEE0F;
  LUT4 n367_s2 (
    .F(n367_5),
    .I0(n367_6),
    .I1(n367_7),
    .I2(n367_8),
    .I3(n354_14) 
);
defparam n367_s2.INIT=16'hEE0F;
  LUT4 n368_s2 (
    .F(n368_5),
    .I0(n368_6),
    .I1(n368_7),
    .I2(n368_8),
    .I3(n354_14) 
);
defparam n368_s2.INIT=16'hEE0F;
  LUT3 n369_s2 (
    .F(n369_5),
    .I0(n369_6),
    .I1(n186_5),
    .I2(n369_7) 
);
defparam n369_s2.INIT=8'hC5;
  LUT3 n370_s2 (
    .F(n370_5),
    .I0(n370_6),
    .I1(n186_4),
    .I2(n369_7) 
);
defparam n370_s2.INIT=8'hCA;
  LUT4 n1486_s0 (
    .F(n1486_3),
    .I0(ff_vram_rdata_sel_d1[1]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[0]) 
);
defparam n1486_s0.INIT=16'h1000;
  LUT2 n1613_s0 (
    .F(n1613_3),
    .I0(ff_reset_n2_1),
    .I1(n1518_3) 
);
defparam n1613_s0.INIT=4'h8;
  LUT4 n1518_s0 (
    .F(n1518_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1518_s0.INIT=16'h1000;
  LUT4 n1558_s0 (
    .F(n1558_3),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[0]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1558_s0.INIT=16'h4000;
  LUT4 n1566_s0 (
    .F(n1566_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[2]) 
);
defparam n1566_s0.INIT=16'h1000;
  LUT3 ff_vram_refresh_s3 (
    .F(ff_vram_refresh_8),
    .I0(w_sdram_refresh),
    .I1(n341_6),
    .I2(w_pre_vram_refresh) 
);
defparam ff_vram_refresh_s3.INIT=8'hF4;
  LUT4 ff_vram_wdata_mask_3_s2 (
    .F(ff_vram_wdata_mask_3_5),
    .I0(ff_vram_wdata_mask_3_11),
    .I1(n369_7),
    .I2(ff_reset_n2_1),
    .I3(n371_12) 
);
defparam ff_vram_wdata_mask_3_s2.INIT=16'h4000;
  LUT4 ff_cpu_vram_rdata_en_s3 (
    .F(ff_cpu_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[0]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_cpu_vram_rdata_en_s3.INIT=16'h40FF;
  LUT4 ff_command_vram_rdata_en_s3 (
    .F(ff_command_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[2]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_command_vram_rdata_en_s3.INIT=16'h10FF;
  LUT3 ff_vram_rdata_sel_1_s3 (
    .F(ff_vram_rdata_sel_2_7),
    .I0(ff_sdr_ready),
    .I1(n369_7),
    .I2(ff_vram_wdata_mask_3_11) 
);
defparam ff_vram_rdata_sel_1_s3.INIT=8'h7F;
  LUT4 n36_s5 (
    .F(n36_10),
    .I0(n185_5),
    .I1(n354_14),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n36_s5.INIT=16'hF800;
  LUT4 n404_s4 (
    .F(n404_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n404_s4.INIT=16'hAC00;
  LUT4 n403_s4 (
    .F(n403_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n403_s4.INIT=16'hAC00;
  LUT4 n402_s4 (
    .F(n402_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n402_s4.INIT=16'hAC00;
  LUT4 n401_s4 (
    .F(n401_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n401_s4.INIT=16'hAC00;
  LUT4 n400_s4 (
    .F(n400_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n400_s4.INIT=16'hAC00;
  LUT4 n399_s4 (
    .F(n399_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n399_s4.INIT=16'hAC00;
  LUT4 n398_s4 (
    .F(n398_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n398_s4.INIT=16'hAC00;
  LUT4 n397_s4 (
    .F(n397_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n397_s4.INIT=16'hAC00;
  LUT4 n396_s4 (
    .F(n396_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[8]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n396_s4.INIT=16'hAC00;
  LUT4 n395_s4 (
    .F(n395_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[9]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n395_s4.INIT=16'hAC00;
  LUT4 n394_s4 (
    .F(n394_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[10]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n394_s4.INIT=16'hAC00;
  LUT4 n393_s4 (
    .F(n393_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[11]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n393_s4.INIT=16'hAC00;
  LUT4 n392_s4 (
    .F(n392_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[12]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n392_s4.INIT=16'hAC00;
  LUT4 n391_s4 (
    .F(n391_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[13]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n391_s4.INIT=16'hAC00;
  LUT4 n390_s4 (
    .F(n390_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[14]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n390_s4.INIT=16'hAC00;
  LUT4 n389_s4 (
    .F(n389_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[15]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n389_s4.INIT=16'hAC00;
  LUT4 n388_s4 (
    .F(n388_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[16]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n388_s4.INIT=16'hAC00;
  LUT4 n387_s4 (
    .F(n387_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[17]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n387_s4.INIT=16'hAC00;
  LUT4 n386_s4 (
    .F(n386_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[18]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n386_s4.INIT=16'hAC00;
  LUT4 n385_s4 (
    .F(n385_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[19]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n385_s4.INIT=16'hAC00;
  LUT4 n384_s4 (
    .F(n384_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[20]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n384_s4.INIT=16'hAC00;
  LUT4 n383_s4 (
    .F(n383_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[21]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n383_s4.INIT=16'hAC00;
  LUT4 n382_s4 (
    .F(n382_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[22]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n382_s4.INIT=16'hAC00;
  LUT4 n381_s4 (
    .F(n381_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[23]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n381_s4.INIT=16'hAC00;
  LUT4 n380_s4 (
    .F(n380_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[24]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n380_s4.INIT=16'hAC00;
  LUT4 n379_s4 (
    .F(n379_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[25]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n379_s4.INIT=16'hAC00;
  LUT4 n378_s4 (
    .F(n378_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[26]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n378_s4.INIT=16'hAC00;
  LUT4 n377_s4 (
    .F(n377_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[27]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n377_s4.INIT=16'hAC00;
  LUT4 n376_s4 (
    .F(n376_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[28]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n376_s4.INIT=16'hAC00;
  LUT4 n375_s4 (
    .F(n375_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[29]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n375_s4.INIT=16'hAC00;
  LUT4 n374_s4 (
    .F(n374_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[30]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n374_s4.INIT=16'hAC00;
  LUT4 n373_s4 (
    .F(n373_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[31]),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n373_s4.INIT=16'hAC00;
  LUT4 n372_s5 (
    .F(n372_10),
    .I0(w_cpu_vram_write),
    .I1(w_command_vram_write),
    .I2(n185_5),
    .I3(n369_7) 
);
defparam n372_s5.INIT=16'hAC00;
  LUT4 n35_s3 (
    .F(n35_8),
    .I0(n354_14),
    .I1(n185_5),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n35_s3.INIT=16'h0D00;
  LUT3 n34_s5 (
    .F(n34_10),
    .I0(n185_5),
    .I1(ff_sdr_ready),
    .I2(n369_7) 
);
defparam n34_s5.INIT=8'h40;
  LUT4 n185_s1 (
    .F(n185_4),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[0]),
    .I2(n551_30),
    .I3(w_cpu_vram_address[1]) 
);
defparam n185_s1.INIT=16'hAC00;
  LUT3 n185_s2 (
    .F(n185_5),
    .I0(w_pulse1),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n602_3) 
);
defparam n185_s2.INIT=8'h80;
  LUT4 n186_s1 (
    .F(n186_4),
    .I0(w_cpu_vram_address[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(n551_30),
    .I3(n185_5) 
);
defparam n186_s1.INIT=16'hAC00;
  LUT4 n186_s2 (
    .F(n186_5),
    .I0(w_cpu_vram_address[1]),
    .I1(w_cpu_vram_address[2]),
    .I2(n551_30),
    .I3(n185_5) 
);
defparam n186_s2.INIT=16'hCA00;
  LUT4 n354_s3 (
    .F(n354_6),
    .I0(n354_10),
    .I1(w_command_vram_address[16]),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n354_s3.INIT=16'h0A0C;
  LUT4 n354_s4 (
    .F(n354_7),
    .I0(w_screen_mode_vram_address[0]),
    .I1(w_screen_mode_vram_address[16]),
    .I2(n551_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n354_s4.INIT=16'hAC00;
  LUT3 n354_s5 (
    .F(n354_8),
    .I0(n354_11),
    .I1(w_ic_vram_address[0]),
    .I2(n551_30) 
);
defparam n354_s5.INIT=8'h3A;
  LUT4 n355_s3 (
    .F(n355_6),
    .I0(n355_9),
    .I1(w_command_vram_address[15]),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n355_s3.INIT=16'h0A0C;
  LUT4 n355_s4 (
    .F(n355_7),
    .I0(w_screen_mode_vram_address[15]),
    .I1(w_screen_mode_vram_address[16]),
    .I2(n551_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n355_s4.INIT=16'hCA00;
  LUT3 n355_s5 (
    .F(n355_8),
    .I0(n355_10),
    .I1(n354_11),
    .I2(n551_30) 
);
defparam n355_s5.INIT=8'hCA;
  LUT4 n356_s3 (
    .F(n356_6),
    .I0(n356_9),
    .I1(w_command_vram_address[14]),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n356_s3.INIT=16'h0A0C;
  LUT4 n356_s4 (
    .F(n356_7),
    .I0(w_screen_mode_vram_address[14]),
    .I1(w_screen_mode_vram_address[15]),
    .I2(n551_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n356_s4.INIT=16'hCA00;
  LUT3 n356_s5 (
    .F(n356_8),
    .I0(n356_10),
    .I1(n355_10),
    .I2(n551_30) 
);
defparam n356_s5.INIT=8'hCA;
  LUT4 n357_s3 (
    .F(n357_6),
    .I0(n357_9),
    .I1(w_command_vram_address[13]),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n357_s3.INIT=16'h0A0C;
  LUT4 n357_s4 (
    .F(n357_7),
    .I0(w_screen_mode_vram_address[13]),
    .I1(w_screen_mode_vram_address[14]),
    .I2(n551_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n357_s4.INIT=16'hCA00;
  LUT3 n357_s5 (
    .F(n357_8),
    .I0(n357_10),
    .I1(n356_10),
    .I2(n551_30) 
);
defparam n357_s5.INIT=8'hCA;
  LUT4 n358_s3 (
    .F(n358_6),
    .I0(n358_9),
    .I1(w_command_vram_address[12]),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n358_s3.INIT=16'h0A0C;
  LUT4 n358_s4 (
    .F(n358_7),
    .I0(w_screen_mode_vram_address[12]),
    .I1(w_screen_mode_vram_address[13]),
    .I2(n551_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n358_s4.INIT=16'hCA00;
  LUT3 n358_s5 (
    .F(n358_8),
    .I0(n358_10),
    .I1(n357_10),
    .I2(n551_30) 
);
defparam n358_s5.INIT=8'hCA;
  LUT4 n359_s3 (
    .F(n359_6),
    .I0(n359_9),
    .I1(w_command_vram_address[11]),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n359_s3.INIT=16'h0A0C;
  LUT4 n359_s4 (
    .F(n359_7),
    .I0(w_screen_mode_vram_address[11]),
    .I1(w_screen_mode_vram_address[12]),
    .I2(n551_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n359_s4.INIT=16'hCA00;
  LUT3 n359_s5 (
    .F(n359_8),
    .I0(n359_10),
    .I1(n358_10),
    .I2(n551_30) 
);
defparam n359_s5.INIT=8'hCA;
  LUT4 n360_s3 (
    .F(n360_6),
    .I0(n360_9),
    .I1(w_command_vram_address[10]),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n360_s3.INIT=16'h0A0C;
  LUT4 n360_s4 (
    .F(n360_7),
    .I0(w_screen_mode_vram_address[10]),
    .I1(w_screen_mode_vram_address[11]),
    .I2(n551_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n360_s4.INIT=16'hCA00;
  LUT3 n360_s5 (
    .F(n360_8),
    .I0(n360_10),
    .I1(n359_10),
    .I2(n551_30) 
);
defparam n360_s5.INIT=8'hCA;
  LUT4 n361_s3 (
    .F(n361_6),
    .I0(n361_9),
    .I1(w_command_vram_address[9]),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n361_s3.INIT=16'h0A0C;
  LUT4 n361_s4 (
    .F(n361_7),
    .I0(w_screen_mode_vram_address[9]),
    .I1(w_screen_mode_vram_address[10]),
    .I2(n551_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n361_s4.INIT=16'hCA00;
  LUT3 n361_s5 (
    .F(n361_8),
    .I0(n361_10),
    .I1(n360_10),
    .I2(n551_30) 
);
defparam n361_s5.INIT=8'hCA;
  LUT4 n362_s3 (
    .F(n362_6),
    .I0(n362_9),
    .I1(w_command_vram_address[8]),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n362_s3.INIT=16'h0A0C;
  LUT4 n362_s4 (
    .F(n362_7),
    .I0(w_screen_mode_vram_address[8]),
    .I1(w_screen_mode_vram_address[9]),
    .I2(n551_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n362_s4.INIT=16'hCA00;
  LUT3 n362_s5 (
    .F(n362_8),
    .I0(n362_10),
    .I1(n361_10),
    .I2(n551_30) 
);
defparam n362_s5.INIT=8'hCA;
  LUT4 n363_s3 (
    .F(n363_6),
    .I0(n363_9),
    .I1(w_command_vram_address[7]),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n363_s3.INIT=16'h0A0C;
  LUT4 n363_s4 (
    .F(n363_7),
    .I0(w_screen_mode_vram_address[7]),
    .I1(w_screen_mode_vram_address[8]),
    .I2(n551_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n363_s4.INIT=16'hCA00;
  LUT3 n363_s5 (
    .F(n363_8),
    .I0(n363_10),
    .I1(n362_10),
    .I2(n551_30) 
);
defparam n363_s5.INIT=8'hCA;
  LUT4 n364_s3 (
    .F(n364_6),
    .I0(n364_9),
    .I1(w_command_vram_address[6]),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n364_s3.INIT=16'h0A0C;
  LUT4 n364_s4 (
    .F(n364_7),
    .I0(w_screen_mode_vram_address[6]),
    .I1(w_screen_mode_vram_address[7]),
    .I2(n551_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n364_s4.INIT=16'hCA00;
  LUT3 n364_s5 (
    .F(n364_8),
    .I0(n364_10),
    .I1(n363_10),
    .I2(n551_30) 
);
defparam n364_s5.INIT=8'hCA;
  LUT4 n365_s3 (
    .F(n365_6),
    .I0(n365_9),
    .I1(w_command_vram_address[5]),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n365_s3.INIT=16'h0A0C;
  LUT4 n365_s4 (
    .F(n365_7),
    .I0(w_screen_mode_vram_address[5]),
    .I1(w_screen_mode_vram_address[6]),
    .I2(n551_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n365_s4.INIT=16'hCA00;
  LUT3 n365_s5 (
    .F(n365_8),
    .I0(n365_10),
    .I1(n364_10),
    .I2(n551_30) 
);
defparam n365_s5.INIT=8'hCA;
  LUT4 n366_s3 (
    .F(n366_6),
    .I0(n366_9),
    .I1(w_command_vram_address[4]),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n366_s3.INIT=16'h0A0C;
  LUT4 n366_s4 (
    .F(n366_7),
    .I0(w_screen_mode_vram_address[4]),
    .I1(w_screen_mode_vram_address[5]),
    .I2(n551_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n366_s4.INIT=16'hCA00;
  LUT3 n366_s5 (
    .F(n366_8),
    .I0(n366_10),
    .I1(n365_10),
    .I2(n551_30) 
);
defparam n366_s5.INIT=8'hCA;
  LUT4 n367_s3 (
    .F(n367_6),
    .I0(n367_9),
    .I1(w_command_vram_address[3]),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n367_s3.INIT=16'h0A0C;
  LUT4 n367_s4 (
    .F(n367_7),
    .I0(w_screen_mode_vram_address[3]),
    .I1(w_screen_mode_vram_address[4]),
    .I2(n551_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n367_s4.INIT=16'hCA00;
  LUT3 n367_s5 (
    .F(n367_8),
    .I0(n367_10),
    .I1(n366_10),
    .I2(n551_30) 
);
defparam n367_s5.INIT=8'hCA;
  LUT4 n368_s3 (
    .F(n368_6),
    .I0(n368_9),
    .I1(w_command_vram_address[2]),
    .I2(w_screen_mode_vram_valid),
    .I3(n185_5) 
);
defparam n368_s3.INIT=16'h0A0C;
  LUT4 n368_s4 (
    .F(n368_7),
    .I0(w_screen_mode_vram_address[2]),
    .I1(w_screen_mode_vram_address[3]),
    .I2(n551_30),
    .I3(w_screen_mode_vram_valid) 
);
defparam n368_s4.INIT=16'hCA00;
  LUT3 n368_s5 (
    .F(n368_8),
    .I0(n368_10),
    .I1(n367_10),
    .I2(n551_30) 
);
defparam n368_s5.INIT=8'hCA;
  LUT3 n369_s3 (
    .F(n369_6),
    .I0(n369_8),
    .I1(n369_9),
    .I2(n551_30) 
);
defparam n369_s3.INIT=8'hC5;
  LUT4 n369_s4 (
    .F(n369_7),
    .I0(n354_12),
    .I1(n1475_25),
    .I2(w_ic_vram_valid),
    .I3(w_screen_mode_vram_valid) 
);
defparam n369_s4.INIT=16'h000D;
  LUT3 n370_s3 (
    .F(n370_6),
    .I0(n370_7),
    .I1(n369_8),
    .I2(n551_30) 
);
defparam n370_s3.INIT=8'hCA;
  LUT3 n354_s7 (
    .F(n354_10),
    .I0(w_cpu_vram_address[16]),
    .I1(w_cpu_vram_address[0]),
    .I2(n551_30) 
);
defparam n354_s7.INIT=8'hCA;
  LUT3 n354_s8 (
    .F(n354_11),
    .I0(reg_sprite_attribute_table_base[16]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[16]) 
);
defparam n354_s8.INIT=8'h07;
  LUT3 n354_s9 (
    .F(n354_12),
    .I0(reg_sprite_disable),
    .I1(ff_next_vram2_7_10),
    .I2(ff_vram_valid) 
);
defparam n354_s9.INIT=8'h10;
  LUT3 n355_s6 (
    .F(n355_9),
    .I0(w_cpu_vram_address[15]),
    .I1(w_cpu_vram_address[16]),
    .I2(n551_30) 
);
defparam n355_s6.INIT=8'hCA;
  LUT3 n355_s7 (
    .F(n355_10),
    .I0(reg_sprite_attribute_table_base[15]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[15]) 
);
defparam n355_s7.INIT=8'h07;
  LUT3 n356_s6 (
    .F(n356_9),
    .I0(w_cpu_vram_address[14]),
    .I1(w_cpu_vram_address[15]),
    .I2(n551_30) 
);
defparam n356_s6.INIT=8'hCA;
  LUT3 n356_s7 (
    .F(n356_10),
    .I0(reg_sprite_attribute_table_base[14]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[14]) 
);
defparam n356_s7.INIT=8'h07;
  LUT3 n357_s6 (
    .F(n357_9),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[14]),
    .I2(n551_30) 
);
defparam n357_s6.INIT=8'hCA;
  LUT3 n357_s7 (
    .F(n357_10),
    .I0(reg_sprite_attribute_table_base[13]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[13]) 
);
defparam n357_s7.INIT=8'h07;
  LUT3 n358_s6 (
    .F(n358_9),
    .I0(w_cpu_vram_address[12]),
    .I1(w_cpu_vram_address[13]),
    .I2(n551_30) 
);
defparam n358_s6.INIT=8'hCA;
  LUT3 n358_s7 (
    .F(n358_10),
    .I0(reg_sprite_attribute_table_base[12]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[12]) 
);
defparam n358_s7.INIT=8'h07;
  LUT3 n359_s6 (
    .F(n359_9),
    .I0(w_cpu_vram_address[11]),
    .I1(w_cpu_vram_address[12]),
    .I2(n551_30) 
);
defparam n359_s6.INIT=8'hCA;
  LUT3 n359_s7 (
    .F(n359_10),
    .I0(reg_sprite_attribute_table_base[11]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[11]) 
);
defparam n359_s7.INIT=8'h07;
  LUT3 n360_s6 (
    .F(n360_9),
    .I0(w_cpu_vram_address[10]),
    .I1(w_cpu_vram_address[11]),
    .I2(n551_30) 
);
defparam n360_s6.INIT=8'hCA;
  LUT3 n360_s7 (
    .F(n360_10),
    .I0(reg_sprite_attribute_table_base[10]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[10]) 
);
defparam n360_s7.INIT=8'h07;
  LUT3 n361_s6 (
    .F(n361_9),
    .I0(w_cpu_vram_address[9]),
    .I1(w_cpu_vram_address[10]),
    .I2(n551_30) 
);
defparam n361_s6.INIT=8'hCA;
  LUT3 n361_s7 (
    .F(n361_10),
    .I0(reg_sprite_attribute_table_base[9]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[9]) 
);
defparam n361_s7.INIT=8'h07;
  LUT3 n362_s6 (
    .F(n362_9),
    .I0(w_cpu_vram_address[8]),
    .I1(w_cpu_vram_address[9]),
    .I2(n551_30) 
);
defparam n362_s6.INIT=8'hCA;
  LUT3 n362_s7 (
    .F(n362_10),
    .I0(reg_sprite_attribute_table_base[8]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[8]) 
);
defparam n362_s7.INIT=8'h07;
  LUT3 n363_s6 (
    .F(n363_9),
    .I0(w_cpu_vram_address[7]),
    .I1(w_cpu_vram_address[8]),
    .I2(n551_30) 
);
defparam n363_s6.INIT=8'hCA;
  LUT3 n363_s7 (
    .F(n363_10),
    .I0(reg_sprite_attribute_table_base[7]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[7]) 
);
defparam n363_s7.INIT=8'h07;
  LUT3 n364_s6 (
    .F(n364_9),
    .I0(w_cpu_vram_address[6]),
    .I1(w_cpu_vram_address[7]),
    .I2(n551_30) 
);
defparam n364_s6.INIT=8'hCA;
  LUT3 n364_s7 (
    .F(n364_10),
    .I0(ff_current_plane_num[4]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[6]) 
);
defparam n364_s7.INIT=8'h07;
  LUT3 n365_s6 (
    .F(n365_9),
    .I0(w_cpu_vram_address[5]),
    .I1(w_cpu_vram_address[6]),
    .I2(n551_30) 
);
defparam n365_s6.INIT=8'hCA;
  LUT3 n365_s7 (
    .F(n365_10),
    .I0(ff_current_plane_num[3]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[5]) 
);
defparam n365_s7.INIT=8'h07;
  LUT3 n366_s6 (
    .F(n366_9),
    .I0(w_cpu_vram_address[4]),
    .I1(w_cpu_vram_address[5]),
    .I2(n551_30) 
);
defparam n366_s6.INIT=8'hCA;
  LUT3 n366_s7 (
    .F(n366_10),
    .I0(ff_current_plane_num[2]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[4]) 
);
defparam n366_s7.INIT=8'h07;
  LUT3 n367_s6 (
    .F(n367_9),
    .I0(w_cpu_vram_address[3]),
    .I1(w_cpu_vram_address[4]),
    .I2(n551_30) 
);
defparam n367_s6.INIT=8'hCA;
  LUT3 n367_s7 (
    .F(n367_10),
    .I0(ff_current_plane_num[1]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[3]) 
);
defparam n367_s7.INIT=8'h07;
  LUT3 n368_s6 (
    .F(n368_9),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[3]),
    .I2(n551_30) 
);
defparam n368_s6.INIT=8'hCA;
  LUT3 n368_s7 (
    .F(n368_10),
    .I0(ff_current_plane_num[0]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[2]) 
);
defparam n368_s7.INIT=8'h07;
  LUT3 n369_s5 (
    .F(n369_8),
    .I0(w_ic_vram_address[1]),
    .I1(w_screen_mode_vram_address[1]),
    .I2(n354_14) 
);
defparam n369_s5.INIT=8'hCA;
  LUT3 n369_s6 (
    .F(n369_9),
    .I0(n368_10),
    .I1(w_screen_mode_vram_address[2]),
    .I2(n354_14) 
);
defparam n369_s6.INIT=8'h3A;
  LUT3 n370_s4 (
    .F(n370_7),
    .I0(w_screen_mode_vram_address[0]),
    .I1(w_ic_vram_address[0]),
    .I2(n354_14) 
);
defparam n370_s4.INIT=8'hAC;
  LUT4 ff_vram_wdata_mask_3_s5 (
    .F(ff_vram_wdata_mask_3_9),
    .I0(w_command_vram_valid),
    .I1(n602_3),
    .I2(w_pre_vram_refresh),
    .I3(ff_vram_refresh) 
);
defparam ff_vram_wdata_mask_3_s5.INIT=16'h0008;
  LUT4 ff_vram_write_s5 (
    .F(ff_vram_write_9),
    .I0(ff_vram_wdata_mask_3_11),
    .I1(n369_7),
    .I2(w_sdram_valid),
    .I3(ff_sdr_ready) 
);
defparam ff_vram_write_s5.INIT=16'h0700;
  LUT4 n354_s10 (
    .F(n354_14),
    .I0(n354_12),
    .I1(reg_screen_mode[0]),
    .I2(w_screen_mode_3_3),
    .I3(w_ic_vram_valid) 
);
defparam n354_s10.INIT=16'h00D5;
  LUT3 n371_s4 (
    .F(n371_10),
    .I0(w_sdram_valid),
    .I1(ff_sdr_ready),
    .I2(ff_vram_rdata_sel_2_7) 
);
defparam n371_s4.INIT=8'h40;
  LUT2 n371_s5 (
    .F(n371_12),
    .I0(w_sdram_valid),
    .I1(ff_sdr_ready) 
);
defparam n371_s5.INIT=4'h4;
  LUT4 ff_vram_wdata_mask_3_s6 (
    .F(ff_vram_wdata_mask_3_11),
    .I0(n185_5),
    .I1(w_pre_vram_refresh),
    .I2(ff_vram_refresh),
    .I3(ff_vram_wdata_mask_3_9) 
);
defparam ff_vram_wdata_mask_3_s6.INIT=16'h00FD;
  DFFC ff_vram_refresh_pulse_s0 (
    .Q(w_sdram_refresh),
    .D(w_pre_vram_refresh),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_sdram_address[16]),
    .D(n354_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_sdram_address[15]),
    .D(n355_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_sdram_address[14]),
    .D(n356_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_sdram_address[13]),
    .D(n357_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_sdram_address[12]),
    .D(n358_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_sdram_address[11]),
    .D(n359_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_sdram_address[10]),
    .D(n360_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_sdram_address[9]),
    .D(n361_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_sdram_address[8]),
    .D(n362_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_sdram_address[7]),
    .D(n363_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_sdram_address[6]),
    .D(n364_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_sdram_address[5]),
    .D(n365_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_sdram_address[4]),
    .D(n366_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_sdram_address[3]),
    .D(n367_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_sdram_address[2]),
    .D(n368_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s0 (
    .Q(ff_vram_address[1]),
    .D(n369_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s0 (
    .Q(ff_vram_address[0]),
    .D(n370_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_sdram_write),
    .D(n372_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_sdram_wdata[31]),
    .D(n373_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_sdram_wdata[30]),
    .D(n374_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_sdram_wdata[29]),
    .D(n375_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_sdram_wdata[28]),
    .D(n376_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_sdram_wdata[27]),
    .D(n377_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_sdram_wdata[26]),
    .D(n378_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_sdram_wdata[25]),
    .D(n379_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_sdram_wdata[24]),
    .D(n380_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_sdram_wdata[23]),
    .D(n381_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_sdram_wdata[22]),
    .D(n382_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_sdram_wdata[21]),
    .D(n383_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_sdram_wdata[20]),
    .D(n384_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_sdram_wdata[19]),
    .D(n385_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_sdram_wdata[18]),
    .D(n386_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_sdram_wdata[17]),
    .D(n387_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_sdram_wdata[16]),
    .D(n388_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_sdram_wdata[15]),
    .D(n389_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_sdram_wdata[14]),
    .D(n390_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_sdram_wdata[13]),
    .D(n391_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_sdram_wdata[12]),
    .D(n392_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_sdram_wdata[11]),
    .D(n393_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_sdram_wdata[10]),
    .D(n394_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_sdram_wdata[9]),
    .D(n395_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_sdram_wdata[8]),
    .D(n396_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_sdram_wdata[7]),
    .D(n397_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_sdram_wdata[6]),
    .D(n398_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_sdram_wdata[5]),
    .D(n399_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_sdram_wdata[4]),
    .D(n400_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_sdram_wdata[3]),
    .D(n401_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_sdram_wdata[2]),
    .D(n402_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_sdram_wdata[1]),
    .D(n403_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_sdram_wdata[0]),
    .D(n404_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFE ff_vram_wdata_mask_3_s0 (
    .Q(w_sdram_wdata_mask[3]),
    .D(n185_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_2_s0 (
    .Q(w_sdram_wdata_mask[2]),
    .D(n186_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_1_s0 (
    .Q(w_sdram_wdata_mask[1]),
    .D(n187_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_0_s0 (
    .Q(w_sdram_wdata_mask[0]),
    .D(n188_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFCE ff_vram_rdata_sel_d1_2_s0 (
    .Q(ff_vram_rdata_sel_d1[2]),
    .D(ff_vram_rdata_sel[2]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_1_s0 (
    .Q(ff_vram_rdata_sel_d1[1]),
    .D(ff_vram_rdata_sel[1]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_0_s0 (
    .Q(ff_vram_rdata_sel_d1[0]),
    .D(ff_vram_rdata_sel[0]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_1_s0 (
    .Q(ff_vram_byte_sel[1]),
    .D(ff_vram_address[1]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_0_s0 (
    .Q(ff_vram_byte_sel[0]),
    .D(ff_vram_address[0]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_31_s0 (
    .Q(w_screen_mode_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_30_s0 (
    .Q(w_screen_mode_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_29_s0 (
    .Q(w_screen_mode_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_28_s0 (
    .Q(w_screen_mode_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_27_s0 (
    .Q(w_screen_mode_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_26_s0 (
    .Q(w_screen_mode_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_25_s0 (
    .Q(w_screen_mode_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_24_s0 (
    .Q(w_screen_mode_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_23_s0 (
    .Q(w_screen_mode_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_22_s0 (
    .Q(w_screen_mode_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_21_s0 (
    .Q(w_screen_mode_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_20_s0 (
    .Q(w_screen_mode_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_19_s0 (
    .Q(w_screen_mode_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_18_s0 (
    .Q(w_screen_mode_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_17_s0 (
    .Q(w_screen_mode_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_16_s0 (
    .Q(w_screen_mode_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_15_s0 (
    .Q(w_screen_mode_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_14_s0 (
    .Q(w_screen_mode_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_13_s0 (
    .Q(w_screen_mode_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_12_s0 (
    .Q(w_screen_mode_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_11_s0 (
    .Q(w_screen_mode_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_10_s0 (
    .Q(w_screen_mode_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_9_s0 (
    .Q(w_screen_mode_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_8_s0 (
    .Q(w_screen_mode_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_7_s0 (
    .Q(w_screen_mode_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_6_s0 (
    .Q(w_screen_mode_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_5_s0 (
    .Q(w_screen_mode_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_4_s0 (
    .Q(w_screen_mode_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_3_s0 (
    .Q(w_screen_mode_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_2_s0 (
    .Q(w_screen_mode_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_1_s0 (
    .Q(w_screen_mode_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_0_s0 (
    .Q(w_screen_mode_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_31_s0 (
    .Q(w_sprite_vram_rdata_31),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_27_s0 (
    .Q(w_sprite_vram_rdata_27),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_26_s0 (
    .Q(w_sprite_vram_rdata_26),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_25_s0 (
    .Q(w_sprite_vram_rdata_25),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_24_s0 (
    .Q(w_sprite_vram_rdata_24),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_23_s0 (
    .Q(w_sprite_vram_rdata_23),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_22_s0 (
    .Q(w_sprite_vram_rdata_22),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_21_s0 (
    .Q(w_sprite_vram_rdata_21),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_20_s0 (
    .Q(w_sprite_vram_rdata_20),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_19_s0 (
    .Q(w_sprite_vram_rdata_19),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_18_s0 (
    .Q(w_sprite_vram_rdata_18),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_17_s0 (
    .Q(w_sprite_vram_rdata_17),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_16_s0 (
    .Q(w_sprite_vram_rdata_16),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_15_s0 (
    .Q(w_sprite_vram_rdata_15),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_14_s0 (
    .Q(w_sprite_vram_rdata_14),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_13_s0 (
    .Q(w_sprite_vram_rdata_13),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_12_s0 (
    .Q(w_sprite_vram_rdata_12),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_11_s0 (
    .Q(w_sprite_vram_rdata_11),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_10_s0 (
    .Q(w_sprite_vram_rdata_10),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_9_s0 (
    .Q(w_sprite_vram_rdata_9),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_8_s0 (
    .Q(w_sprite_vram_rdata_8),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_7_s0 (
    .Q(w_sprite_vram_rdata_7),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_6_s0 (
    .Q(w_sprite_vram_rdata_6),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_5_s0 (
    .Q(w_sprite_vram_rdata_5),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_4_s0 (
    .Q(w_sprite_vram_rdata_4),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_3_s0 (
    .Q(w_sprite_vram_rdata_3),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_2_s0 (
    .Q(w_sprite_vram_rdata_2),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_1_s0 (
    .Q(w_sprite_vram_rdata_1),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_0_s0 (
    .Q(w_sprite_vram_rdata_0),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_7_s0 (
    .Q(w_cpu_vram_rdata[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_6_s0 (
    .Q(w_cpu_vram_rdata[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_5_s0 (
    .Q(w_cpu_vram_rdata[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_4_s0 (
    .Q(w_cpu_vram_rdata[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_3_s0 (
    .Q(w_cpu_vram_rdata[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_2_s0 (
    .Q(w_cpu_vram_rdata[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_1_s0 (
    .Q(w_cpu_vram_rdata[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_0_s0 (
    .Q(w_cpu_vram_rdata[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_31_s0 (
    .Q(w_command_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_30_s0 (
    .Q(w_command_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_29_s0 (
    .Q(w_command_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_28_s0 (
    .Q(w_command_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_27_s0 (
    .Q(w_command_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_26_s0 (
    .Q(w_command_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_25_s0 (
    .Q(w_command_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_24_s0 (
    .Q(w_command_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_23_s0 (
    .Q(w_command_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_22_s0 (
    .Q(w_command_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_21_s0 (
    .Q(w_command_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_20_s0 (
    .Q(w_command_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_19_s0 (
    .Q(w_command_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_18_s0 (
    .Q(w_command_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_17_s0 (
    .Q(w_command_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_16_s0 (
    .Q(w_command_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_15_s0 (
    .Q(w_command_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_14_s0 (
    .Q(w_command_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_13_s0 (
    .Q(w_command_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_12_s0 (
    .Q(w_command_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_11_s0 (
    .Q(w_command_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_10_s0 (
    .Q(w_command_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_9_s0 (
    .Q(w_command_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_8_s0 (
    .Q(w_command_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_7_s0 (
    .Q(w_command_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_6_s0 (
    .Q(w_command_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_5_s0 (
    .Q(w_command_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_4_s0 (
    .Q(w_command_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_3_s0 (
    .Q(w_command_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_2_s0 (
    .Q(w_command_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_1_s0 (
    .Q(w_command_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_0_s0 (
    .Q(w_command_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFE ff_sprite_vram_rdata8_7_s0 (
    .Q(w_sprite_vram_rdata8[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_6_s0 (
    .Q(w_sprite_vram_rdata8[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_5_s0 (
    .Q(w_sprite_vram_rdata8[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_4_s0 (
    .Q(w_sprite_vram_rdata8[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_3_s0 (
    .Q(w_sprite_vram_rdata8[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_2_s0 (
    .Q(w_sprite_vram_rdata8[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_1_s0 (
    .Q(w_sprite_vram_rdata8[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_0_s0 (
    .Q(w_sprite_vram_rdata8[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFCE ff_vram_refresh_s1 (
    .Q(ff_vram_refresh),
    .D(w_pre_vram_refresh),
    .CLK(clk85m),
    .CE(ff_vram_refresh_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_refresh_s1.INIT=1'b0;
  DFFCE ff_cpu_vram_rdata_en_s1 (
    .Q(w_cpu_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_cpu_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_cpu_vram_rdata_en_s1.INIT=1'b0;
  DFFCE ff_command_vram_rdata_en_s1 (
    .Q(w_command_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_command_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_command_vram_rdata_en_s1.INIT=1'b0;
  DFFCE ff_vram_rdata_sel_1_s1 (
    .Q(ff_vram_rdata_sel[1]),
    .D(n35_8),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_0_s1 (
    .Q(ff_vram_rdata_sel[0]),
    .D(n36_10),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_2_s1 (
    .Q(ff_vram_rdata_sel[2]),
    .D(n34_10),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_7),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_s4 (
    .Q(w_sdram_valid),
    .D(n371_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s4.INIT=1'b0;
  MUX2_LUT5 w_rdata8_7_s5 (
    .O(w_rdata8[7]),
    .I0(w_rdata8_7_6),
    .I1(w_rdata8_7_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_6_s5 (
    .O(w_rdata8[6]),
    .I0(w_rdata8_6_6),
    .I1(w_rdata8_6_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_5_s5 (
    .O(w_rdata8[5]),
    .I0(w_rdata8_5_6),
    .I1(w_rdata8_5_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_4_s5 (
    .O(w_rdata8[4]),
    .I0(w_rdata8_4_6),
    .I1(w_rdata8_4_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_3_s5 (
    .O(w_rdata8[3]),
    .I0(w_rdata8_3_6),
    .I1(w_rdata8_3_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_2_s5 (
    .O(w_rdata8[2]),
    .I0(w_rdata8_2_6),
    .I1(w_rdata8_2_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_1_s5 (
    .O(w_rdata8[1]),
    .I0(w_rdata8_1_6),
    .I1(w_rdata8_1_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_0_s5 (
    .O(w_rdata8[0]),
    .I0(w_rdata8_0_6),
    .I1(w_rdata8_0_7),
    .S0(ff_vram_byte_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_vram_interface */
module vdp_color_palette_ram (
  clk85m,
  ff_display_color_oe,
  w_palette_valid,
  w_palette_b,
  w_palette_r,
  w_palette_num,
  ff_display_color,
  w_palette_g,
  w_display_r16,
  w_display_g16,
  w_display_b16
)
;
input clk85m;
input ff_display_color_oe;
input w_palette_valid;
input [2:0] w_palette_b;
input [2:0] w_palette_r;
input [3:0] w_palette_num;
input [3:0] ff_display_color;
input [2:0] w_palette_g;
output [2:0] w_display_r16;
output [2:0] w_display_g16;
output [2:0] w_display_b16;
wire n14_4;
wire n18_3;
wire n19_2;
wire n20_3;
wire n16_3;
wire n17_3;
wire n12_4;
wire n13_3;
wire n15_4;
wire [3:1] DO;
wire VCC;
wire GND;
  DFFE ff_display_r_1_s0 (
    .Q(w_display_r16[1]),
    .D(n13_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_0_s0 (
    .Q(w_display_r16[0]),
    .D(n14_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_2_s0 (
    .Q(w_display_g16[2]),
    .D(n15_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_1_s0 (
    .Q(w_display_g16[1]),
    .D(n16_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_0_s0 (
    .Q(w_display_g16[0]),
    .D(n17_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_2_s0 (
    .Q(w_display_b16[2]),
    .D(n18_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_1_s0 (
    .Q(w_display_b16[1]),
    .D(n19_2),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_0_s0 (
    .Q(w_display_b16[0]),
    .D(n20_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_2_s0 (
    .Q(w_display_r16[2]),
    .D(n12_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  RAM16SDP4 ram_b_ram_b_0_0_s (
    .DO({n14_4,n18_3,n19_2,n20_3}),
    .DI({w_palette_r[0],w_palette_b[2:0]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  RAM16SDP4 ram_b_ram_b_0_1_s (
    .DO({n16_3,n17_3,n12_4,n13_3}),
    .DI({w_palette_g[1:0],w_palette_r[2:1]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  RAM16SDP4 ram_b_ram_b_0_2_s (
    .DO({DO[3:1],n15_4}),
    .DI({GND,GND,GND,w_palette_g[2]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette_ram */
module vdp_color_palette (
  clk85m,
  n36_6,
  w_screen_mode_display_color_en,
  reg_yjk_mode,
  reg_yae_mode,
  w_next_0_9,
  w_sprite_display_color_en,
  n2015_8,
  n2015_5,
  w_palette_valid,
  reg_color0_opaque,
  w_screen_mode_3_3,
  ff_next_vram2_7_10,
  n1474_24,
  n2015_6,
  w_palette_num,
  w_palette_r,
  w_palette_g,
  w_palette_b,
  w_screen_pos_x_Z,
  w_screen_mode_display_color,
  reg_backdrop_color,
  w_sprite_display_color,
  reg_screen_mode_0,
  reg_screen_mode_2,
  n507_5,
  n341_6,
  n126_4,
  w_vdp_r,
  w_vdp_g,
  w_vdp_b
)
;
input clk85m;
input n36_6;
input w_screen_mode_display_color_en;
input reg_yjk_mode;
input reg_yae_mode;
input w_next_0_9;
input w_sprite_display_color_en;
input n2015_8;
input n2015_5;
input w_palette_valid;
input reg_color0_opaque;
input w_screen_mode_3_3;
input ff_next_vram2_7_10;
input n1474_24;
input n2015_6;
input [3:0] w_palette_num;
input [2:0] w_palette_r;
input [2:0] w_palette_g;
input [2:0] w_palette_b;
input [5:0] w_screen_pos_x_Z;
input [7:0] w_screen_mode_display_color;
input [7:0] reg_backdrop_color;
input [3:0] w_sprite_display_color;
input reg_screen_mode_0;
input reg_screen_mode_2;
output n507_5;
output n341_6;
output n126_4;
output [7:0] w_vdp_r;
output [7:0] w_vdp_g;
output [7:0] w_vdp_b;
wire n8_21;
wire n9_21;
wire n10_21;
wire n11_21;
wire n12_21;
wire n13_21;
wire n14_21;
wire n15_21;
wire n16_21;
wire n66_3;
wire n81_3;
wire n82_3;
wire n83_3;
wire n84_3;
wire n104_3;
wire n105_3;
wire n106_3;
wire n98_3;
wire n202_5;
wire n492_4;
wire n493_4;
wire n506_3;
wire n507_3;
wire n508_3;
wire n509_3;
wire n519_3;
wire n545_4;
wire n554_3;
wire n555_3;
wire n556_3;
wire n557_3;
wire n558_3;
wire n559_3;
wire n560_3;
wire n561_4;
wire n593_3;
wire n618_3;
wire n619_3;
wire n620_3;
wire n621_3;
wire n622_3;
wire n623_3;
wire n624_3;
wire n625_3;
wire n626_3;
wire n627_3;
wire n628_3;
wire n629_3;
wire n630_3;
wire n631_3;
wire n632_3;
wire n633_3;
wire n697_3;
wire n698_3;
wire n699_3;
wire n700_3;
wire n701_3;
wire n702_3;
wire n703_3;
wire n704_3;
wire w_b_4_4;
wire ff_display_color_3_8;
wire n514_6;
wire n513_6;
wire n512_6;
wire n511_6;
wire n94_6;
wire n333_6;
wire n331_6;
wire n330_6;
wire n329_6;
wire n323_6;
wire n322_6;
wire n321_6;
wire n320_6;
wire n319_6;
wire n313_6;
wire n312_6;
wire n311_6;
wire n310_6;
wire n309_6;
wire w_palette_valid_28;
wire n500_7;
wire n501_7;
wire n81_4;
wire n82_4;
wire n83_4;
wire n84_4;
wire n492_5;
wire n506_4;
wire n506_6;
wire n507_4;
wire n507_6;
wire n507_7;
wire n508_4;
wire n509_4;
wire n554_4;
wire n557_4;
wire n561_5;
wire n618_4;
wire n618_5;
wire n619_4;
wire n620_4;
wire n625_4;
wire n626_4;
wire n627_4;
wire n628_4;
wire n633_4;
wire n697_4;
wire n697_5;
wire n698_4;
wire n698_5;
wire n699_4;
wire n703_4;
wire n704_4;
wire w_b_4_6;
wire n514_7;
wire n514_8;
wire n513_7;
wire n512_7;
wire n511_7;
wire n94_7;
wire n333_7;
wire n332_7;
wire n500_10;
wire n492_6;
wire n492_7;
wire n506_7;
wire n506_8;
wire n506_9;
wire n506_10;
wire n507_8;
wire n507_9;
wire n507_10;
wire n507_11;
wire n508_6;
wire n508_7;
wire n508_8;
wire n508_9;
wire n509_6;
wire n509_7;
wire n509_8;
wire n509_9;
wire n703_5;
wire n500_11;
wire n506_12;
wire n507_13;
wire n506_15;
wire n508_12;
wire n509_12;
wire w_b_4_8;
wire n332_9;
wire n506_17;
wire n501_10;
wire n509_14;
wire n508_14;
wire n507_15;
wire n506_19;
wire n632_6;
wire n624_6;
wire n22_8;
wire w_r_4_7;
wire w_g_4_6;
wire n514_11;
wire ff_yjk_en;
wire ff_yjk_rgb_en;
wire ff_display_color_oe;
wire ff_rgb_load;
wire n21_1;
wire n21_2;
wire n20_1;
wire n20_2;
wire n19_1;
wire n19_2;
wire n18_1;
wire n18_0_COUT;
wire w_r_yjk_0_2;
wire w_r_yjk_1_2;
wire w_r_yjk_2_2;
wire w_r_yjk_3_2;
wire w_r_yjk_4_2;
wire w_r_yjk_5_2;
wire w_g_yjk_0_2;
wire w_g_yjk_1_2;
wire w_g_yjk_2_2;
wire w_g_yjk_3_2;
wire w_g_yjk_4_2;
wire w_g_yjk_5_2;
wire w_b_jk_1_2;
wire w_b_jk_2_2;
wire w_b_jk_3_2;
wire w_b_jk_4_2;
wire w_b_jk_5_2;
wire w_b_jk_6_2;
wire w_b_jk_7_0_COUT;
wire w_b_y_2_3;
wire w_b_y_3_3;
wire w_b_y_4_3;
wire w_b_y_5_3;
wire w_b_yjk_pre_0_3;
wire n291_2;
wire n291_3;
wire n290_2;
wire n290_3;
wire n289_2;
wire n289_3;
wire n288_2;
wire n288_3;
wire n287_2;
wire n287_3;
wire n286_2;
wire n286_3;
wire n285_2;
wire n285_3;
wire n284_2;
wire n284_0_COUT;
wire n500_5;
wire n501_5;
wire ff_palette_num_3_9;
wire [3:0] w_palette_num_0;
wire [2:0] w_palette_r_0;
wire [2:0] w_palette_g_0;
wire [2:0] w_palette_b_0;
wire [4:0] ff_palette_num;
wire [2:0] ff_palette_r;
wire [2:0] ff_palette_g;
wire [2:0] ff_palette_b;
wire [8:0] ff_display_color_delay0;
wire [8:0] ff_display_color_delay1;
wire [8:0] ff_display_color_delay2;
wire [8:0] ff_display_color_delay3;
wire [8:0] ff_display_color_delay4;
wire [5:0] ff_j;
wire [5:0] ff_k;
wire [4:0] ff_y;
wire [4:0] ff_yjk_r;
wire [4:0] ff_yjk_g;
wire [4:0] ff_yjk_b;
wire [7:0] ff_display_color256;
wire [7:0] ff_display_color;
wire [5:0] w_r_yjk;
wire [5:0] w_g_yjk;
wire [7:1] w_b_jk;
wire [7:2] w_b_y;
wire [0:0] w_b_yjk_pre;
wire [2:0] w_display_r16;
wire [2:0] w_display_g16;
wire [2:0] w_display_b16;
wire VCC;
wire GND;
  LUT4 n8_s16 (
    .F(n8_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n8_s16.INIT=16'h77A0;
  LUT4 n9_s16 (
    .F(n9_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n9_s16.INIT=16'h57D4;
  LUT4 n10_s16 (
    .F(n10_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n10_s16.INIT=16'h69AE;
  LUT4 n11_s16 (
    .F(n11_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n11_s16.INIT=16'h7058;
  LUT4 n12_s16 (
    .F(n12_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n12_s16.INIT=16'h455C;
  LUT4 n13_s16 (
    .F(n13_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n13_s16.INIT=16'h7FFE;
  LUT4 n14_s16 (
    .F(n14_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n14_s16.INIT=16'h6E46;
  LUT4 n15_s16 (
    .F(n15_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n15_s16.INIT=16'h5756;
  LUT4 n16_s16 (
    .F(n16_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n16_s16.INIT=16'h61BC;
  LUT3 w_palette_num_3_s1 (
    .F(w_palette_num_0[3]),
    .I0(w_palette_num[3]),
    .I1(ff_palette_num[3]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_3_s1.INIT=8'hAC;
  LUT3 w_palette_num_2_s1 (
    .F(w_palette_num_0[2]),
    .I0(ff_palette_num[2]),
    .I1(w_palette_num[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_2_s1.INIT=8'hCA;
  LUT3 w_palette_num_1_s1 (
    .F(w_palette_num_0[1]),
    .I0(ff_palette_num[1]),
    .I1(w_palette_num[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_1_s1.INIT=8'hCA;
  LUT3 w_palette_num_0_s1 (
    .F(w_palette_num_0[0]),
    .I0(ff_palette_num[0]),
    .I1(w_palette_num[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_0_s1.INIT=8'hCA;
  LUT3 w_palette_r_2_s0 (
    .F(w_palette_r_0[2]),
    .I0(ff_palette_r[2]),
    .I1(w_palette_r[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_2_s0.INIT=8'hCA;
  LUT3 w_palette_r_1_s0 (
    .F(w_palette_r_0[1]),
    .I0(ff_palette_r[1]),
    .I1(w_palette_r[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_1_s0.INIT=8'hCA;
  LUT3 w_palette_r_0_s0 (
    .F(w_palette_r_0[0]),
    .I0(ff_palette_r[0]),
    .I1(w_palette_r[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_0_s0.INIT=8'hCA;
  LUT3 w_palette_g_2_s0 (
    .F(w_palette_g_0[2]),
    .I0(ff_palette_g[2]),
    .I1(w_palette_g[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_2_s0.INIT=8'hCA;
  LUT3 w_palette_g_1_s0 (
    .F(w_palette_g_0[1]),
    .I0(ff_palette_g[1]),
    .I1(w_palette_g[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_1_s0.INIT=8'hCA;
  LUT3 w_palette_g_0_s0 (
    .F(w_palette_g_0[0]),
    .I0(ff_palette_g[0]),
    .I1(w_palette_g[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_0_s0.INIT=8'hCA;
  LUT3 w_palette_b_2_s0 (
    .F(w_palette_b_0[2]),
    .I0(ff_palette_b[2]),
    .I1(w_palette_b[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_2_s0.INIT=8'hCA;
  LUT3 w_palette_b_1_s0 (
    .F(w_palette_b_0[1]),
    .I0(ff_palette_b[1]),
    .I1(w_palette_b[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_1_s0.INIT=8'hCA;
  LUT3 w_palette_b_0_s0 (
    .F(w_palette_b_0[0]),
    .I0(ff_palette_b[0]),
    .I1(w_palette_b[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_0_s0.INIT=8'hCA;
  LUT3 n66_s0 (
    .F(n66_3),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]) 
);
defparam n66_s0.INIT=8'h01;
  LUT3 n81_s0 (
    .F(n81_3),
    .I0(n81_4),
    .I1(w_screen_mode_display_color[7]),
    .I2(w_screen_mode_display_color_en) 
);
defparam n81_s0.INIT=8'hCA;
  LUT3 n82_s0 (
    .F(n82_3),
    .I0(n82_4),
    .I1(w_screen_mode_display_color[6]),
    .I2(w_screen_mode_display_color_en) 
);
defparam n82_s0.INIT=8'hCA;
  LUT3 n83_s0 (
    .F(n83_3),
    .I0(n83_4),
    .I1(w_screen_mode_display_color[5]),
    .I2(w_screen_mode_display_color_en) 
);
defparam n83_s0.INIT=8'hCA;
  LUT3 n84_s0 (
    .F(n84_3),
    .I0(n84_4),
    .I1(w_screen_mode_display_color[4]),
    .I2(w_screen_mode_display_color_en) 
);
defparam n84_s0.INIT=8'hCA;
  LUT4 n104_s0 (
    .F(n104_3),
    .I0(reg_backdrop_color[2]),
    .I1(w_screen_mode_display_color[2]),
    .I2(reg_yjk_mode),
    .I3(w_screen_mode_display_color_en) 
);
defparam n104_s0.INIT=16'hCCCA;
  LUT4 n105_s0 (
    .F(n105_3),
    .I0(reg_backdrop_color[1]),
    .I1(w_screen_mode_display_color[1]),
    .I2(reg_yjk_mode),
    .I3(w_screen_mode_display_color_en) 
);
defparam n105_s0.INIT=16'hCCCA;
  LUT4 n106_s0 (
    .F(n106_3),
    .I0(reg_backdrop_color[0]),
    .I1(w_screen_mode_display_color[0]),
    .I2(reg_yjk_mode),
    .I3(w_screen_mode_display_color_en) 
);
defparam n106_s0.INIT=16'hCCCA;
  LUT4 n98_s0 (
    .F(n98_3),
    .I0(w_screen_mode_display_color[3]),
    .I1(reg_yae_mode),
    .I2(w_screen_mode_display_color_en),
    .I3(reg_yjk_mode) 
);
defparam n98_s0.INIT=16'h8FFF;
  LUT3 n202_s2 (
    .F(n202_5),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(n126_4) 
);
defparam n202_s2.INIT=8'h80;
  LUT3 n500_s9 (
    .F(n492_4),
    .I0(reg_backdrop_color[1]),
    .I1(n492_5),
    .I2(w_screen_mode_display_color[1]) 
);
defparam n500_s9.INIT=8'hF8;
  LUT3 n501_s7 (
    .F(n493_4),
    .I0(reg_backdrop_color[0]),
    .I1(n492_5),
    .I2(w_screen_mode_display_color[0]) 
);
defparam n501_s7.INIT=8'hF8;
  LUT4 n506_s0 (
    .F(n506_3),
    .I0(n506_4),
    .I1(n506_15),
    .I2(n506_6),
    .I3(n126_4) 
);
defparam n506_s0.INIT=16'hEEF0;
  LUT4 n507_s0 (
    .F(n507_3),
    .I0(n507_4),
    .I1(n507_5),
    .I2(n507_6),
    .I3(n507_7) 
);
defparam n507_s0.INIT=16'h004F;
  LUT4 n508_s0 (
    .F(n508_3),
    .I0(n508_4),
    .I1(n508_12),
    .I2(n500_5),
    .I3(n126_4) 
);
defparam n508_s0.INIT=16'hEEF0;
  LUT4 n509_s0 (
    .F(n509_3),
    .I0(n509_4),
    .I1(n509_12),
    .I2(n501_5),
    .I3(n126_4) 
);
defparam n509_s0.INIT=16'hEEF0;
  LUT4 n519_s0 (
    .F(n519_3),
    .I0(ff_display_color_delay3[8]),
    .I1(reg_yjk_mode),
    .I2(w_next_0_9),
    .I3(ff_display_color_3_8) 
);
defparam n519_s0.INIT=16'h4F00;
  LUT3 n545_s1 (
    .F(n545_4),
    .I0(reg_yjk_mode),
    .I1(w_next_0_9),
    .I2(n341_6) 
);
defparam n545_s1.INIT=8'h40;
  LUT3 n554_s0 (
    .F(n554_3),
    .I0(ff_display_color[7]),
    .I1(n554_4),
    .I2(w_sprite_display_color_en) 
);
defparam n554_s0.INIT=8'hCA;
  LUT3 n555_s0 (
    .F(n555_3),
    .I0(ff_display_color[6]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n555_s0.INIT=8'hCA;
  LUT3 n556_s0 (
    .F(n556_3),
    .I0(ff_display_color[5]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n556_s0.INIT=8'hCA;
  LUT4 n557_s0 (
    .F(n557_3),
    .I0(n557_4),
    .I1(ff_display_color[3]),
    .I2(ff_display_color[4]),
    .I3(w_sprite_display_color_en) 
);
defparam n557_s0.INIT=16'h44F0;
  LUT3 n558_s0 (
    .F(n558_3),
    .I0(ff_display_color[3]),
    .I1(n557_4),
    .I2(w_sprite_display_color_en) 
);
defparam n558_s0.INIT=8'h3A;
  LUT3 n559_s0 (
    .F(n559_3),
    .I0(ff_display_color[2]),
    .I1(n557_4),
    .I2(w_sprite_display_color_en) 
);
defparam n559_s0.INIT=8'h3A;
  LUT4 n560_s0 (
    .F(n560_3),
    .I0(ff_display_color[3]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[1]),
    .I3(w_sprite_display_color_en) 
);
defparam n560_s0.INIT=16'h88F0;
  LUT2 n561_s1 (
    .F(n561_4),
    .I0(ff_display_color[0]),
    .I1(n561_5) 
);
defparam n561_s1.INIT=4'hE;
  LUT4 n593_s0 (
    .F(n593_3),
    .I0(n2015_8),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(n2015_5) 
);
defparam n593_s0.INIT=16'h0700;
  LUT3 n618_s0 (
    .F(n618_3),
    .I0(n618_4),
    .I1(ff_yjk_r[4]),
    .I2(n618_5) 
);
defparam n618_s0.INIT=8'h0D;
  LUT3 n619_s0 (
    .F(n619_3),
    .I0(n619_4),
    .I1(ff_yjk_r[3]),
    .I2(n618_4) 
);
defparam n619_s0.INIT=8'hCA;
  LUT3 n620_s0 (
    .F(n620_3),
    .I0(n620_4),
    .I1(ff_yjk_r[2]),
    .I2(n618_4) 
);
defparam n620_s0.INIT=8'hCA;
  LUT3 n621_s0 (
    .F(n621_3),
    .I0(n618_4),
    .I1(ff_yjk_r[1]),
    .I2(n618_5) 
);
defparam n621_s0.INIT=8'h0D;
  LUT3 n622_s0 (
    .F(n622_3),
    .I0(n619_4),
    .I1(ff_yjk_r[0]),
    .I2(n618_4) 
);
defparam n622_s0.INIT=8'hCA;
  LUT3 n623_s0 (
    .F(n623_3),
    .I0(n620_4),
    .I1(ff_yjk_r[4]),
    .I2(n618_4) 
);
defparam n623_s0.INIT=8'hCA;
  LUT4 n624_s0 (
    .F(n624_3),
    .I0(n619_4),
    .I1(n620_4),
    .I2(n618_5),
    .I3(n624_6) 
);
defparam n624_s0.INIT=16'h008F;
  LUT3 n625_s0 (
    .F(n625_3),
    .I0(n625_4),
    .I1(ff_yjk_r[2]),
    .I2(n618_4) 
);
defparam n625_s0.INIT=8'hCA;
  LUT3 n626_s0 (
    .F(n626_3),
    .I0(n618_4),
    .I1(ff_yjk_g[4]),
    .I2(n626_4) 
);
defparam n626_s0.INIT=8'h0D;
  LUT3 n627_s0 (
    .F(n627_3),
    .I0(n627_4),
    .I1(ff_yjk_g[3]),
    .I2(n618_4) 
);
defparam n627_s0.INIT=8'hCA;
  LUT3 n628_s0 (
    .F(n628_3),
    .I0(n628_4),
    .I1(ff_yjk_g[2]),
    .I2(n618_4) 
);
defparam n628_s0.INIT=8'hCA;
  LUT3 n629_s0 (
    .F(n629_3),
    .I0(n618_4),
    .I1(ff_yjk_g[1]),
    .I2(n626_4) 
);
defparam n629_s0.INIT=8'h0D;
  LUT3 n630_s0 (
    .F(n630_3),
    .I0(n627_4),
    .I1(ff_yjk_g[0]),
    .I2(n618_4) 
);
defparam n630_s0.INIT=8'hCA;
  LUT3 n631_s0 (
    .F(n631_3),
    .I0(n628_4),
    .I1(ff_yjk_g[4]),
    .I2(n618_4) 
);
defparam n631_s0.INIT=8'hCA;
  LUT4 n632_s0 (
    .F(n632_3),
    .I0(n627_4),
    .I1(n628_4),
    .I2(n626_4),
    .I3(n632_6) 
);
defparam n632_s0.INIT=16'h008F;
  LUT3 n633_s0 (
    .F(n633_3),
    .I0(n618_4),
    .I1(ff_yjk_g[2]),
    .I2(n633_4) 
);
defparam n633_s0.INIT=8'hD0;
  LUT4 n697_s0 (
    .F(n697_3),
    .I0(n697_4),
    .I1(n697_5),
    .I2(ff_yjk_b[4]),
    .I3(n618_4) 
);
defparam n697_s0.INIT=16'hF0EE;
  LUT4 n698_s0 (
    .F(n698_3),
    .I0(n698_4),
    .I1(n698_5),
    .I2(ff_yjk_b[3]),
    .I3(n618_4) 
);
defparam n698_s0.INIT=16'hF0EE;
  LUT4 n699_s0 (
    .F(n699_3),
    .I0(n697_5),
    .I1(n699_4),
    .I2(ff_yjk_b[2]),
    .I3(n618_4) 
);
defparam n699_s0.INIT=16'hF0EE;
  LUT4 n700_s0 (
    .F(n700_3),
    .I0(n697_4),
    .I1(n698_5),
    .I2(ff_yjk_b[1]),
    .I3(n618_4) 
);
defparam n700_s0.INIT=16'hF0EE;
  LUT4 n701_s0 (
    .F(n701_3),
    .I0(n697_5),
    .I1(n698_4),
    .I2(ff_yjk_b[0]),
    .I3(n618_4) 
);
defparam n701_s0.INIT=16'hF0EE;
  LUT4 n702_s0 (
    .F(n702_3),
    .I0(n698_5),
    .I1(n699_4),
    .I2(ff_yjk_b[4]),
    .I3(n618_4) 
);
defparam n702_s0.INIT=16'hF0EE;
  LUT3 n703_s0 (
    .F(n703_3),
    .I0(n703_4),
    .I1(ff_yjk_b[3]),
    .I2(n618_4) 
);
defparam n703_s0.INIT=8'hCA;
  LUT4 n704_s0 (
    .F(n704_3),
    .I0(n698_5),
    .I1(n704_4),
    .I2(ff_yjk_b[2]),
    .I3(n618_4) 
);
defparam n704_s0.INIT=16'hF0EE;
  LUT4 w_b_4_s1 (
    .F(w_b_4_4),
    .I0(w_b_4_8),
    .I1(w_b_4_6),
    .I2(n284_2),
    .I3(n341_6) 
);
defparam w_b_4_s1.INIT=16'h7800;
  LUT3 ff_display_color_7_s3 (
    .F(ff_display_color_3_8),
    .I0(n2015_8),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n66_3) 
);
defparam ff_display_color_7_s3.INIT=8'h70;
  LUT4 n514_s1 (
    .F(n514_6),
    .I0(n514_7),
    .I1(ff_display_color_delay3[4]),
    .I2(n514_8),
    .I3(n514_11) 
);
defparam n514_s1.INIT=16'h00F8;
  LUT4 n513_s1 (
    .F(n513_6),
    .I0(n514_7),
    .I1(ff_display_color_delay3[5]),
    .I2(n513_7),
    .I3(n514_11) 
);
defparam n513_s1.INIT=16'h00F8;
  LUT4 n512_s1 (
    .F(n512_6),
    .I0(n514_7),
    .I1(ff_display_color_delay3[6]),
    .I2(n512_7),
    .I3(n514_11) 
);
defparam n512_s1.INIT=16'h00F8;
  LUT4 n511_s1 (
    .F(n511_6),
    .I0(n514_7),
    .I1(ff_display_color_delay3[7]),
    .I2(n511_7),
    .I3(n514_11) 
);
defparam n511_s1.INIT=16'h00F8;
  LUT4 n94_s1 (
    .F(n94_6),
    .I0(reg_yjk_mode),
    .I1(reg_backdrop_color[3]),
    .I2(n94_7),
    .I3(w_screen_mode_display_color_en) 
);
defparam n94_s1.INIT=16'hF044;
  LUT3 n333_s1 (
    .F(n333_6),
    .I0(n290_2),
    .I1(n291_2),
    .I2(n333_7) 
);
defparam n333_s1.INIT=8'hF6;
  LUT4 n331_s1 (
    .F(n331_6),
    .I0(n289_2),
    .I1(n332_7),
    .I2(n288_2),
    .I3(n333_7) 
);
defparam n331_s1.INIT=16'hFF78;
  LUT3 n330_s1 (
    .F(n330_6),
    .I0(n287_2),
    .I1(w_b_4_8),
    .I2(n333_7) 
);
defparam n330_s1.INIT=8'hF6;
  LUT4 n329_s1 (
    .F(n329_6),
    .I0(n287_2),
    .I1(w_b_4_8),
    .I2(n285_2),
    .I3(n286_2) 
);
defparam n329_s1.INIT=16'h7FF8;
  LUT2 n323_s1 (
    .F(n323_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[0]) 
);
defparam n323_s1.INIT=4'hE;
  LUT2 n322_s1 (
    .F(n322_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[1]) 
);
defparam n322_s1.INIT=4'hE;
  LUT2 n321_s1 (
    .F(n321_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[2]) 
);
defparam n321_s1.INIT=4'hE;
  LUT2 n320_s1 (
    .F(n320_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[3]) 
);
defparam n320_s1.INIT=4'hE;
  LUT2 n319_s1 (
    .F(n319_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[4]) 
);
defparam n319_s1.INIT=4'hE;
  LUT2 n313_s1 (
    .F(n313_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[0]) 
);
defparam n313_s1.INIT=4'hE;
  LUT2 n312_s1 (
    .F(n312_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[1]) 
);
defparam n312_s1.INIT=4'hE;
  LUT2 n311_s1 (
    .F(n311_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[2]) 
);
defparam n311_s1.INIT=4'hE;
  LUT2 n310_s1 (
    .F(n310_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[3]) 
);
defparam n310_s1.INIT=4'hE;
  LUT2 n309_s1 (
    .F(n309_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[4]) 
);
defparam n309_s1.INIT=4'hE;
  LUT2 w_palette_valid_s1 (
    .F(w_palette_valid_28),
    .I0(w_palette_valid),
    .I1(ff_palette_num[4]) 
);
defparam w_palette_valid_s1.INIT=4'hB;
  LUT3 n500_s8 (
    .F(n500_7),
    .I0(w_sprite_display_color[1]),
    .I1(w_screen_mode_display_color[1]),
    .I2(n507_5) 
);
defparam n500_s8.INIT=8'hAC;
  LUT3 n501_s6 (
    .F(n501_7),
    .I0(w_sprite_display_color[0]),
    .I1(w_screen_mode_display_color[0]),
    .I2(n507_5) 
);
defparam n501_s6.INIT=8'hAC;
  LUT3 n81_s1 (
    .F(n81_4),
    .I0(reg_backdrop_color[3]),
    .I1(reg_backdrop_color[7]),
    .I2(reg_yjk_mode) 
);
defparam n81_s1.INIT=8'hAC;
  LUT3 n82_s1 (
    .F(n82_4),
    .I0(reg_backdrop_color[2]),
    .I1(reg_backdrop_color[6]),
    .I2(reg_yjk_mode) 
);
defparam n82_s1.INIT=8'hAC;
  LUT3 n83_s1 (
    .F(n83_4),
    .I0(reg_backdrop_color[1]),
    .I1(reg_backdrop_color[5]),
    .I2(reg_yjk_mode) 
);
defparam n83_s1.INIT=8'hAC;
  LUT3 n84_s1 (
    .F(n84_4),
    .I0(reg_backdrop_color[0]),
    .I1(reg_backdrop_color[4]),
    .I2(reg_yjk_mode) 
);
defparam n84_s1.INIT=8'hAC;
  LUT3 n492_s2 (
    .F(n492_5),
    .I0(reg_color0_opaque),
    .I1(n492_6),
    .I2(n492_7) 
);
defparam n492_s2.INIT=8'h40;
  LUT4 n506_s1 (
    .F(n506_4),
    .I0(n506_7),
    .I1(reg_backdrop_color[3]),
    .I2(w_next_0_9),
    .I3(n506_8) 
);
defparam n506_s1.INIT=16'hC500;
  LUT3 n506_s3 (
    .F(n506_6),
    .I0(n506_10),
    .I1(w_screen_mode_display_color[3]),
    .I2(n506_19) 
);
defparam n506_s3.INIT=8'hE0;
  LUT4 n507_s1 (
    .F(n507_4),
    .I0(n507_8),
    .I1(reg_backdrop_color[2]),
    .I2(n507_9),
    .I3(w_next_0_9) 
);
defparam n507_s1.INIT=16'hBBF0;
  LUT3 n507_s2 (
    .F(n507_5),
    .I0(w_screen_mode_3_3),
    .I1(reg_screen_mode_0),
    .I2(ff_next_vram2_7_10) 
);
defparam n507_s2.INIT=8'h07;
  LUT3 n507_s3 (
    .F(n507_6),
    .I0(n507_10),
    .I1(n506_8),
    .I2(n126_4) 
);
defparam n507_s3.INIT=8'hD0;
  LUT4 n507_s4 (
    .F(n507_7),
    .I0(n507_11),
    .I1(w_screen_mode_display_color[2]),
    .I2(n507_15),
    .I3(n126_4) 
);
defparam n507_s4.INIT=16'h001F;
  LUT4 n508_s1 (
    .F(n508_4),
    .I0(n508_6),
    .I1(n508_7),
    .I2(w_next_0_9),
    .I3(n508_8) 
);
defparam n508_s1.INIT=16'hFE00;
  LUT4 n509_s1 (
    .F(n509_4),
    .I0(n509_6),
    .I1(n509_7),
    .I2(w_next_0_9),
    .I3(n509_8) 
);
defparam n509_s1.INIT=16'hFE00;
  LUT4 n554_s1 (
    .F(n554_4),
    .I0(ff_display_color[1]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[2]),
    .I3(ff_display_color[3]) 
);
defparam n554_s1.INIT=16'hF100;
  LUT4 n557_s1 (
    .F(n557_4),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[3]),
    .I3(ff_display_color[1]) 
);
defparam n557_s1.INIT=16'h00EF;
  LUT4 n561_s2 (
    .F(n561_5),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[1]),
    .I2(ff_display_color[3]),
    .I3(w_sprite_display_color_en) 
);
defparam n561_s2.INIT=16'h1000;
  LUT3 n618_s1 (
    .F(n618_4),
    .I0(ff_yjk_rgb_en),
    .I1(reg_yae_mode),
    .I2(reg_yjk_mode) 
);
defparam n618_s1.INIT=8'h70;
  LUT4 n618_s2 (
    .F(n618_5),
    .I0(ff_display_color256[4]),
    .I1(w_display_r16[2]),
    .I2(n618_4),
    .I3(w_next_0_9) 
);
defparam n618_s2.INIT=16'h0503;
  LUT3 n619_s1 (
    .F(n619_4),
    .I0(ff_display_color256[3]),
    .I1(w_display_r16[1]),
    .I2(w_next_0_9) 
);
defparam n619_s1.INIT=8'hAC;
  LUT3 n620_s1 (
    .F(n620_4),
    .I0(ff_display_color256[2]),
    .I1(w_display_r16[0]),
    .I2(w_next_0_9) 
);
defparam n620_s1.INIT=8'hAC;
  LUT3 n625_s1 (
    .F(n625_4),
    .I0(n618_5),
    .I1(n619_4),
    .I2(n620_4) 
);
defparam n625_s1.INIT=8'h7C;
  LUT4 n626_s1 (
    .F(n626_4),
    .I0(ff_display_color256[7]),
    .I1(w_display_g16[2]),
    .I2(n618_4),
    .I3(w_next_0_9) 
);
defparam n626_s1.INIT=16'h0503;
  LUT3 n627_s1 (
    .F(n627_4),
    .I0(ff_display_color256[6]),
    .I1(w_display_g16[1]),
    .I2(w_next_0_9) 
);
defparam n627_s1.INIT=8'hAC;
  LUT3 n628_s1 (
    .F(n628_4),
    .I0(ff_display_color256[5]),
    .I1(w_display_g16[0]),
    .I2(w_next_0_9) 
);
defparam n628_s1.INIT=8'hAC;
  LUT4 n633_s1 (
    .F(n633_4),
    .I0(n626_4),
    .I1(n618_4),
    .I2(n627_4),
    .I3(n628_4) 
);
defparam n633_s1.INIT=16'h5FFC;
  LUT2 n697_s1 (
    .F(n697_4),
    .I0(w_next_0_9),
    .I1(w_display_b16[2]) 
);
defparam n697_s1.INIT=4'h4;
  LUT2 n697_s2 (
    .F(n697_5),
    .I0(ff_display_color256[1]),
    .I1(w_next_0_9) 
);
defparam n697_s2.INIT=4'h8;
  LUT2 n698_s1 (
    .F(n698_4),
    .I0(w_next_0_9),
    .I1(w_display_b16[1]) 
);
defparam n698_s1.INIT=4'h4;
  LUT2 n698_s2 (
    .F(n698_5),
    .I0(ff_display_color256[0]),
    .I1(w_next_0_9) 
);
defparam n698_s2.INIT=4'h8;
  LUT2 n699_s1 (
    .F(n699_4),
    .I0(w_next_0_9),
    .I1(w_display_b16[0]) 
);
defparam n699_s1.INIT=4'h4;
  LUT4 n703_s1 (
    .F(n703_4),
    .I0(w_display_b16[2]),
    .I1(n703_5),
    .I2(ff_display_color256[1]),
    .I3(w_next_0_9) 
);
defparam n703_s1.INIT=16'hF0EE;
  LUT4 n704_s1 (
    .F(n704_4),
    .I0(w_display_b16[2]),
    .I1(w_display_b16[1]),
    .I2(w_next_0_9),
    .I3(w_display_b16[0]) 
);
defparam n704_s1.INIT=16'h0B0C;
  LUT3 w_b_4_s3 (
    .F(w_b_4_6),
    .I0(n287_2),
    .I1(n286_2),
    .I2(n285_2) 
);
defparam w_b_4_s3.INIT=8'h80;
  LUT2 n514_s2 (
    .F(n514_7),
    .I0(reg_yjk_mode),
    .I1(ff_display_color_delay3[8]) 
);
defparam n514_s2.INIT=4'h8;
  LUT4 n514_s3 (
    .F(n514_8),
    .I0(ff_display_color_delay0[4]),
    .I1(reg_backdrop_color[4]),
    .I2(reg_yjk_mode),
    .I3(ff_display_color_delay0[8]) 
);
defparam n514_s3.INIT=16'h0A0C;
  LUT4 n513_s2 (
    .F(n513_7),
    .I0(ff_display_color_delay0[5]),
    .I1(reg_backdrop_color[5]),
    .I2(reg_yjk_mode),
    .I3(ff_display_color_delay0[8]) 
);
defparam n513_s2.INIT=16'h0A0C;
  LUT4 n512_s2 (
    .F(n512_7),
    .I0(ff_display_color_delay0[6]),
    .I1(reg_backdrop_color[6]),
    .I2(reg_yjk_mode),
    .I3(ff_display_color_delay0[8]) 
);
defparam n512_s2.INIT=16'h0A0C;
  LUT4 n511_s2 (
    .F(n511_7),
    .I0(ff_display_color_delay0[7]),
    .I1(reg_backdrop_color[7]),
    .I2(reg_yjk_mode),
    .I3(ff_display_color_delay0[8]) 
);
defparam n511_s2.INIT=16'h0A0C;
  LUT3 n94_s2 (
    .F(n94_7),
    .I0(reg_yae_mode),
    .I1(reg_yjk_mode),
    .I2(w_screen_mode_display_color[3]) 
);
defparam n94_s2.INIT=8'h70;
  LUT4 n333_s2 (
    .F(n333_7),
    .I0(n287_2),
    .I1(n286_2),
    .I2(w_b_4_8),
    .I3(n285_2) 
);
defparam n333_s2.INIT=16'h7F80;
  LUT2 n332_s2 (
    .F(n332_7),
    .I0(n290_2),
    .I1(n291_2) 
);
defparam n332_s2.INIT=4'h8;
  LUT3 n500_s6 (
    .F(n500_10),
    .I0(n500_11),
    .I1(reg_color0_opaque),
    .I2(w_sprite_display_color_en) 
);
defparam n500_s6.INIT=8'hD0;
  LUT4 n492_s3 (
    .F(n492_6),
    .I0(w_screen_mode_display_color[7]),
    .I1(w_screen_mode_display_color[6]),
    .I2(w_screen_mode_display_color[5]),
    .I3(w_screen_mode_display_color[2]) 
);
defparam n492_s3.INIT=16'h0001;
  LUT4 n492_s4 (
    .F(n492_7),
    .I0(w_screen_mode_display_color[4]),
    .I1(w_screen_mode_display_color[1]),
    .I2(w_screen_mode_display_color[0]),
    .I3(w_screen_mode_display_color[3]) 
);
defparam n492_s4.INIT=16'h0001;
  LUT4 n506_s4 (
    .F(n506_7),
    .I0(n1474_24),
    .I1(w_sprite_display_color[3]),
    .I2(n506_12),
    .I3(n500_10) 
);
defparam n506_s4.INIT=16'hBBF0;
  LUT3 n506_s5 (
    .F(n506_8),
    .I0(n507_8),
    .I1(w_next_0_9),
    .I2(n507_5) 
);
defparam n506_s5.INIT=8'h70;
  LUT3 n506_s6 (
    .F(n506_9),
    .I0(ff_display_color_delay0[3]),
    .I1(ff_display_color_delay3[3]),
    .I2(reg_yjk_mode) 
);
defparam n506_s6.INIT=8'hCA;
  LUT4 n506_s7 (
    .F(n506_10),
    .I0(n492_5),
    .I1(reg_backdrop_color[3]),
    .I2(n500_10),
    .I3(n507_5) 
);
defparam n506_s7.INIT=16'hF800;
  LUT3 n507_s5 (
    .F(n507_8),
    .I0(ff_display_color_delay0[8]),
    .I1(ff_display_color_delay3[8]),
    .I2(reg_yjk_mode) 
);
defparam n507_s5.INIT=8'hCA;
  LUT4 n507_s6 (
    .F(n507_9),
    .I0(n1474_24),
    .I1(w_sprite_display_color[2]),
    .I2(n507_13),
    .I3(n500_10) 
);
defparam n507_s6.INIT=16'hBBF0;
  LUT3 n507_s7 (
    .F(n507_10),
    .I0(ff_display_color_delay0[2]),
    .I1(ff_display_color_delay3[2]),
    .I2(reg_yjk_mode) 
);
defparam n507_s7.INIT=8'hCA;
  LUT4 n507_s8 (
    .F(n507_11),
    .I0(n492_5),
    .I1(reg_backdrop_color[2]),
    .I2(n500_10),
    .I3(n507_5) 
);
defparam n507_s8.INIT=16'hF800;
  LUT4 n508_s3 (
    .F(n508_6),
    .I0(n508_9),
    .I1(n508_14),
    .I2(n500_10),
    .I3(n492_5) 
);
defparam n508_s3.INIT=16'h0C0A;
  LUT4 n508_s4 (
    .F(n508_7),
    .I0(w_sprite_display_color[3]),
    .I1(w_sprite_display_color[1]),
    .I2(n1474_24),
    .I3(w_sprite_display_color_en) 
);
defparam n508_s4.INIT=16'hAC00;
  LUT4 n508_s5 (
    .F(n508_8),
    .I0(reg_backdrop_color[1]),
    .I1(n507_8),
    .I2(w_next_0_9),
    .I3(n507_5) 
);
defparam n508_s5.INIT=16'h2F00;
  LUT3 n508_s6 (
    .F(n508_9),
    .I0(ff_display_color_delay0[1]),
    .I1(ff_display_color_delay3[1]),
    .I2(reg_yjk_mode) 
);
defparam n508_s6.INIT=8'hCA;
  LUT4 n509_s3 (
    .F(n509_6),
    .I0(n509_9),
    .I1(n509_14),
    .I2(n500_10),
    .I3(n492_5) 
);
defparam n509_s3.INIT=16'h0C0A;
  LUT4 n509_s4 (
    .F(n509_7),
    .I0(w_sprite_display_color[2]),
    .I1(w_sprite_display_color[0]),
    .I2(n1474_24),
    .I3(w_sprite_display_color_en) 
);
defparam n509_s4.INIT=16'hAC00;
  LUT4 n509_s5 (
    .F(n509_8),
    .I0(reg_backdrop_color[0]),
    .I1(n507_8),
    .I2(w_next_0_9),
    .I3(n507_5) 
);
defparam n509_s5.INIT=16'h2F00;
  LUT3 n509_s6 (
    .F(n509_9),
    .I0(ff_display_color_delay0[0]),
    .I1(ff_display_color_delay3[0]),
    .I2(reg_yjk_mode) 
);
defparam n509_s6.INIT=8'hCA;
  LUT2 n703_s2 (
    .F(n703_5),
    .I0(w_display_b16[1]),
    .I1(w_display_b16[0]) 
);
defparam n703_s2.INIT=4'h8;
  LUT4 n500_s7 (
    .F(n500_11),
    .I0(w_sprite_display_color[0]),
    .I1(w_sprite_display_color[1]),
    .I2(w_sprite_display_color[2]),
    .I3(w_sprite_display_color[3]) 
);
defparam n500_s7.INIT=16'h0001;
  LUT4 n506_s9 (
    .F(n506_12),
    .I0(n1474_24),
    .I1(reg_backdrop_color[3]),
    .I2(n506_9),
    .I3(n492_5) 
);
defparam n506_s9.INIT=16'hBB0F;
  LUT4 n507_s10 (
    .F(n507_13),
    .I0(n1474_24),
    .I1(reg_backdrop_color[2]),
    .I2(n507_10),
    .I3(n492_5) 
);
defparam n507_s10.INIT=16'hBB0F;
  LUT4 n506_s11 (
    .F(n506_15),
    .I0(ff_display_color_delay0[3]),
    .I1(ff_display_color_delay3[3]),
    .I2(reg_yjk_mode),
    .I3(n506_8) 
);
defparam n506_s11.INIT=16'h00CA;
  LUT4 n508_s8 (
    .F(n508_12),
    .I0(n506_8),
    .I1(ff_display_color_delay0[1]),
    .I2(ff_display_color_delay3[1]),
    .I3(reg_yjk_mode) 
);
defparam n508_s8.INIT=16'h5044;
  LUT4 n509_s8 (
    .F(n509_12),
    .I0(n506_8),
    .I1(ff_display_color_delay0[0]),
    .I2(ff_display_color_delay3[0]),
    .I3(reg_yjk_mode) 
);
defparam n509_s8.INIT=16'h5044;
  LUT4 w_b_4_s4 (
    .F(w_b_4_8),
    .I0(n289_2),
    .I1(n288_2),
    .I2(n290_2),
    .I3(n291_2) 
);
defparam w_b_4_s4.INIT=16'h8000;
  LUT4 n332_s3 (
    .F(n332_9),
    .I0(n289_2),
    .I1(n290_2),
    .I2(n291_2),
    .I3(n333_7) 
);
defparam n332_s3.INIT=16'hFF6A;
  LUT4 n506_s12 (
    .F(n506_17),
    .I0(n500_11),
    .I1(reg_color0_opaque),
    .I2(w_sprite_display_color_en),
    .I3(n507_5) 
);
defparam n506_s12.INIT=16'hD000;
  LUT4 n501_s5 (
    .F(n501_10),
    .I0(n500_11),
    .I1(reg_color0_opaque),
    .I2(w_sprite_display_color_en),
    .I3(n507_5) 
);
defparam n501_s5.INIT=16'h2F00;
  LUT4 n341_s2 (
    .F(n341_6),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[0]) 
);
defparam n341_s2.INIT=16'h0100;
  LUT4 n126_s0 (
    .F(n126_4),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n126_s0.INIT=16'h0001;
  LUT4 n509_s9 (
    .F(n509_14),
    .I0(reg_backdrop_color[0]),
    .I1(reg_backdrop_color[2]),
    .I2(reg_screen_mode_2),
    .I3(n2015_6) 
);
defparam n509_s9.INIT=16'hACAA;
  LUT4 n508_s9 (
    .F(n508_14),
    .I0(reg_backdrop_color[1]),
    .I1(reg_backdrop_color[3]),
    .I2(reg_screen_mode_2),
    .I3(n2015_6) 
);
defparam n508_s9.INIT=16'hACAA;
  LUT4 n507_s11 (
    .F(n507_15),
    .I0(n506_17),
    .I1(w_sprite_display_color[2]),
    .I2(reg_screen_mode_2),
    .I3(n2015_6) 
);
defparam n507_s11.INIT=16'hD0DD;
  LUT4 n506_s13 (
    .F(n506_19),
    .I0(n506_17),
    .I1(w_sprite_display_color[3]),
    .I2(reg_screen_mode_2),
    .I3(n2015_6) 
);
defparam n506_s13.INIT=16'hD0DD;
  LUT4 n632_s2 (
    .F(n632_6),
    .I0(ff_yjk_g[3]),
    .I1(ff_yjk_rgb_en),
    .I2(reg_yae_mode),
    .I3(reg_yjk_mode) 
);
defparam n632_s2.INIT=16'h1500;
  LUT4 n624_s2 (
    .F(n624_6),
    .I0(ff_yjk_r[3]),
    .I1(ff_yjk_rgb_en),
    .I2(reg_yae_mode),
    .I3(reg_yjk_mode) 
);
defparam n624_s2.INIT=16'h1500;
  LUT2 n22_s3 (
    .F(n22_8),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[4]) 
);
defparam n22_s3.INIT=4'h9;
  LUT4 w_r_4_s2 (
    .F(w_r_4_7),
    .I0(GND),
    .I1(ff_j[5]),
    .I2(w_r_yjk_5_2),
    .I3(n341_6) 
);
defparam w_r_4_s2.INIT=16'h9600;
  LUT4 w_g_4_s2 (
    .F(w_g_4_6),
    .I0(GND),
    .I1(ff_k[5]),
    .I2(w_g_yjk_5_2),
    .I3(n341_6) 
);
defparam w_g_4_s2.INIT=16'h9600;
  LUT4 n514_s5 (
    .F(n514_11),
    .I0(w_next_0_9),
    .I1(n2015_8),
    .I2(w_screen_pos_x_Z[3]),
    .I3(n66_3) 
);
defparam n514_s5.INIT=16'h1500;
  DFFCE ff_palette_num_3_s0 (
    .Q(ff_palette_num[3]),
    .D(n19_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_2_s0 (
    .Q(ff_palette_num[2]),
    .D(n20_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_1_s0 (
    .Q(ff_palette_num[1]),
    .D(n21_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_2_s0 (
    .Q(ff_palette_r[2]),
    .D(n8_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_1_s0 (
    .Q(ff_palette_r[1]),
    .D(n9_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_0_s0 (
    .Q(ff_palette_r[0]),
    .D(n10_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_2_s0 (
    .Q(ff_palette_g[2]),
    .D(n14_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_1_s0 (
    .Q(ff_palette_g[1]),
    .D(n15_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_0_s0 (
    .Q(ff_palette_g[0]),
    .D(n16_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_2_s0 (
    .Q(ff_palette_b[2]),
    .D(n11_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_1_s0 (
    .Q(ff_palette_b[1]),
    .D(n12_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_0_s0 (
    .Q(ff_palette_b[0]),
    .D(n13_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFE ff_display_color_delay0_8_s0 (
    .Q(ff_display_color_delay0[8]),
    .D(n98_3),
    .CLK(clk85m),
    .CE(n66_3) 
);
  DFFE ff_display_color_delay0_7_s0 (
    .Q(ff_display_color_delay0[7]),
    .D(n81_3),
    .CLK(clk85m),
    .CE(n66_3) 
);
  DFFE ff_display_color_delay0_6_s0 (
    .Q(ff_display_color_delay0[6]),
    .D(n82_3),
    .CLK(clk85m),
    .CE(n66_3) 
);
  DFFE ff_display_color_delay0_5_s0 (
    .Q(ff_display_color_delay0[5]),
    .D(n83_3),
    .CLK(clk85m),
    .CE(n66_3) 
);
  DFFE ff_display_color_delay0_4_s0 (
    .Q(ff_display_color_delay0[4]),
    .D(n84_3),
    .CLK(clk85m),
    .CE(n66_3) 
);
  DFFE ff_display_color_delay0_3_s0 (
    .Q(ff_display_color_delay0[3]),
    .D(n94_6),
    .CLK(clk85m),
    .CE(n66_3) 
);
  DFFE ff_display_color_delay0_2_s0 (
    .Q(ff_display_color_delay0[2]),
    .D(n104_3),
    .CLK(clk85m),
    .CE(n66_3) 
);
  DFFE ff_display_color_delay0_1_s0 (
    .Q(ff_display_color_delay0[1]),
    .D(n105_3),
    .CLK(clk85m),
    .CE(n66_3) 
);
  DFFE ff_display_color_delay0_0_s0 (
    .Q(ff_display_color_delay0[0]),
    .D(n106_3),
    .CLK(clk85m),
    .CE(n66_3) 
);
  DFFE ff_display_color_delay1_8_s0 (
    .Q(ff_display_color_delay1[8]),
    .D(ff_display_color_delay0[8]),
    .CLK(clk85m),
    .CE(n126_4) 
);
  DFFE ff_display_color_delay1_7_s0 (
    .Q(ff_display_color_delay1[7]),
    .D(ff_display_color_delay0[7]),
    .CLK(clk85m),
    .CE(n126_4) 
);
  DFFE ff_display_color_delay1_6_s0 (
    .Q(ff_display_color_delay1[6]),
    .D(ff_display_color_delay0[6]),
    .CLK(clk85m),
    .CE(n126_4) 
);
  DFFE ff_display_color_delay1_5_s0 (
    .Q(ff_display_color_delay1[5]),
    .D(ff_display_color_delay0[5]),
    .CLK(clk85m),
    .CE(n126_4) 
);
  DFFE ff_display_color_delay1_4_s0 (
    .Q(ff_display_color_delay1[4]),
    .D(ff_display_color_delay0[4]),
    .CLK(clk85m),
    .CE(n126_4) 
);
  DFFE ff_display_color_delay1_3_s0 (
    .Q(ff_display_color_delay1[3]),
    .D(ff_display_color_delay0[3]),
    .CLK(clk85m),
    .CE(n126_4) 
);
  DFFE ff_display_color_delay1_2_s0 (
    .Q(ff_display_color_delay1[2]),
    .D(ff_display_color_delay0[2]),
    .CLK(clk85m),
    .CE(n126_4) 
);
  DFFE ff_display_color_delay1_1_s0 (
    .Q(ff_display_color_delay1[1]),
    .D(ff_display_color_delay0[1]),
    .CLK(clk85m),
    .CE(n126_4) 
);
  DFFE ff_display_color_delay1_0_s0 (
    .Q(ff_display_color_delay1[0]),
    .D(ff_display_color_delay0[0]),
    .CLK(clk85m),
    .CE(n126_4) 
);
  DFFE ff_display_color_delay2_8_s0 (
    .Q(ff_display_color_delay2[8]),
    .D(ff_display_color_delay1[8]),
    .CLK(clk85m),
    .CE(n126_4) 
);
  DFFE ff_display_color_delay2_7_s0 (
    .Q(ff_display_color_delay2[7]),
    .D(ff_display_color_delay1[7]),
    .CLK(clk85m),
    .CE(n126_4) 
);
  DFFE ff_display_color_delay2_6_s0 (
    .Q(ff_display_color_delay2[6]),
    .D(ff_display_color_delay1[6]),
    .CLK(clk85m),
    .CE(n126_4) 
);
  DFFE ff_display_color_delay2_5_s0 (
    .Q(ff_display_color_delay2[5]),
    .D(ff_display_color_delay1[5]),
    .CLK(clk85m),
    .CE(n126_4) 
);
  DFFE ff_display_color_delay2_4_s0 (
    .Q(ff_display_color_delay2[4]),
    .D(ff_display_color_delay1[4]),
    .CLK(clk85m),
    .CE(n126_4) 
);
  DFFE ff_display_color_delay2_3_s0 (
    .Q(ff_display_color_delay2[3]),
    .D(ff_display_color_delay1[3]),
    .CLK(clk85m),
    .CE(n126_4) 
);
  DFFE ff_display_color_delay2_2_s0 (
    .Q(ff_display_color_delay2[2]),
    .D(ff_display_color_delay1[2]),
    .CLK(clk85m),
    .CE(n126_4) 
);
  DFFE ff_display_color_delay2_1_s0 (
    .Q(ff_display_color_delay2[1]),
    .D(ff_display_color_delay1[1]),
    .CLK(clk85m),
    .CE(n126_4) 
);
  DFFE ff_display_color_delay2_0_s0 (
    .Q(ff_display_color_delay2[0]),
    .D(ff_display_color_delay1[0]),
    .CLK(clk85m),
    .CE(n126_4) 
);
  DFFE ff_display_color_delay3_8_s0 (
    .Q(ff_display_color_delay3[8]),
    .D(ff_display_color_delay2[8]),
    .CLK(clk85m),
    .CE(n126_4) 
);
  DFFE ff_display_color_delay3_7_s0 (
    .Q(ff_display_color_delay3[7]),
    .D(ff_display_color_delay2[7]),
    .CLK(clk85m),
    .CE(n126_4) 
);
  DFFE ff_display_color_delay3_6_s0 (
    .Q(ff_display_color_delay3[6]),
    .D(ff_display_color_delay2[6]),
    .CLK(clk85m),
    .CE(n126_4) 
);
  DFFE ff_display_color_delay3_5_s0 (
    .Q(ff_display_color_delay3[5]),
    .D(ff_display_color_delay2[5]),
    .CLK(clk85m),
    .CE(n126_4) 
);
  DFFE ff_display_color_delay3_4_s0 (
    .Q(ff_display_color_delay3[4]),
    .D(ff_display_color_delay2[4]),
    .CLK(clk85m),
    .CE(n126_4) 
);
  DFFE ff_display_color_delay3_3_s0 (
    .Q(ff_display_color_delay3[3]),
    .D(ff_display_color_delay2[3]),
    .CLK(clk85m),
    .CE(n126_4) 
);
  DFFE ff_display_color_delay3_2_s0 (
    .Q(ff_display_color_delay3[2]),
    .D(ff_display_color_delay2[2]),
    .CLK(clk85m),
    .CE(n126_4) 
);
  DFFE ff_display_color_delay3_1_s0 (
    .Q(ff_display_color_delay3[1]),
    .D(ff_display_color_delay2[1]),
    .CLK(clk85m),
    .CE(n126_4) 
);
  DFFE ff_display_color_delay3_0_s0 (
    .Q(ff_display_color_delay3[0]),
    .D(ff_display_color_delay2[0]),
    .CLK(clk85m),
    .CE(n126_4) 
);
  DFFE ff_display_color_delay4_8_s0 (
    .Q(ff_display_color_delay4[8]),
    .D(ff_display_color_delay3[8]),
    .CLK(clk85m),
    .CE(n126_4) 
);
  DFFE ff_display_color_delay4_7_s0 (
    .Q(ff_display_color_delay4[7]),
    .D(ff_display_color_delay3[7]),
    .CLK(clk85m),
    .CE(n126_4) 
);
  DFFE ff_display_color_delay4_6_s0 (
    .Q(ff_display_color_delay4[6]),
    .D(ff_display_color_delay3[6]),
    .CLK(clk85m),
    .CE(n126_4) 
);
  DFFE ff_display_color_delay4_5_s0 (
    .Q(ff_display_color_delay4[5]),
    .D(ff_display_color_delay3[5]),
    .CLK(clk85m),
    .CE(n126_4) 
);
  DFFE ff_display_color_delay4_4_s0 (
    .Q(ff_display_color_delay4[4]),
    .D(ff_display_color_delay3[4]),
    .CLK(clk85m),
    .CE(n126_4) 
);
  DFFE ff_display_color_delay4_3_s0 (
    .Q(ff_display_color_delay4[3]),
    .D(ff_display_color_delay3[3]),
    .CLK(clk85m),
    .CE(n126_4) 
);
  DFFE ff_display_color_delay4_2_s0 (
    .Q(ff_display_color_delay4[2]),
    .D(ff_display_color_delay3[2]),
    .CLK(clk85m),
    .CE(n126_4) 
);
  DFFE ff_display_color_delay4_1_s0 (
    .Q(ff_display_color_delay4[1]),
    .D(ff_display_color_delay3[1]),
    .CLK(clk85m),
    .CE(n126_4) 
);
  DFFE ff_display_color_delay4_0_s0 (
    .Q(ff_display_color_delay4[0]),
    .D(ff_display_color_delay3[0]),
    .CLK(clk85m),
    .CE(n126_4) 
);
  DFFE ff_j_5_s0 (
    .Q(ff_j[5]),
    .D(ff_display_color_delay1[2]),
    .CLK(clk85m),
    .CE(n202_5) 
);
  DFFE ff_j_4_s0 (
    .Q(ff_j[4]),
    .D(ff_display_color_delay1[1]),
    .CLK(clk85m),
    .CE(n202_5) 
);
  DFFE ff_j_3_s0 (
    .Q(ff_j[3]),
    .D(ff_display_color_delay1[0]),
    .CLK(clk85m),
    .CE(n202_5) 
);
  DFFE ff_j_2_s0 (
    .Q(ff_j[2]),
    .D(ff_display_color_delay2[2]),
    .CLK(clk85m),
    .CE(n202_5) 
);
  DFFE ff_j_1_s0 (
    .Q(ff_j[1]),
    .D(ff_display_color_delay2[1]),
    .CLK(clk85m),
    .CE(n202_5) 
);
  DFFE ff_j_0_s0 (
    .Q(ff_j[0]),
    .D(ff_display_color_delay2[0]),
    .CLK(clk85m),
    .CE(n202_5) 
);
  DFFE ff_k_5_s0 (
    .Q(ff_k[5]),
    .D(ff_display_color_delay3[2]),
    .CLK(clk85m),
    .CE(n202_5) 
);
  DFFE ff_k_4_s0 (
    .Q(ff_k[4]),
    .D(ff_display_color_delay3[1]),
    .CLK(clk85m),
    .CE(n202_5) 
);
  DFFE ff_k_3_s0 (
    .Q(ff_k[3]),
    .D(ff_display_color_delay3[0]),
    .CLK(clk85m),
    .CE(n202_5) 
);
  DFFE ff_k_2_s0 (
    .Q(ff_k[2]),
    .D(ff_display_color_delay4[2]),
    .CLK(clk85m),
    .CE(n202_5) 
);
  DFFE ff_k_1_s0 (
    .Q(ff_k[1]),
    .D(ff_display_color_delay4[1]),
    .CLK(clk85m),
    .CE(n202_5) 
);
  DFFE ff_k_0_s0 (
    .Q(ff_k[0]),
    .D(ff_display_color_delay4[0]),
    .CLK(clk85m),
    .CE(n202_5) 
);
  DFFE ff_y_4_s0 (
    .Q(ff_y[4]),
    .D(ff_display_color_delay4[7]),
    .CLK(clk85m),
    .CE(n126_4) 
);
  DFFE ff_y_3_s0 (
    .Q(ff_y[3]),
    .D(ff_display_color_delay4[6]),
    .CLK(clk85m),
    .CE(n126_4) 
);
  DFFE ff_y_2_s0 (
    .Q(ff_y[2]),
    .D(ff_display_color_delay4[5]),
    .CLK(clk85m),
    .CE(n126_4) 
);
  DFFE ff_y_1_s0 (
    .Q(ff_y[1]),
    .D(ff_display_color_delay4[4]),
    .CLK(clk85m),
    .CE(n126_4) 
);
  DFFE ff_y_0_s0 (
    .Q(ff_y[0]),
    .D(ff_display_color_delay4[3]),
    .CLK(clk85m),
    .CE(n126_4) 
);
  DFFE ff_yjk_en_s0 (
    .Q(ff_yjk_en),
    .D(ff_display_color_delay4[8]),
    .CLK(clk85m),
    .CE(n126_4) 
);
  DFFRE ff_yjk_r_4_s0 (
    .Q(ff_yjk_r[4]),
    .D(n309_6),
    .CLK(clk85m),
    .CE(n341_6),
    .RESET(w_r_4_7) 
);
  DFFRE ff_yjk_r_3_s0 (
    .Q(ff_yjk_r[3]),
    .D(n310_6),
    .CLK(clk85m),
    .CE(n341_6),
    .RESET(w_r_4_7) 
);
  DFFRE ff_yjk_r_2_s0 (
    .Q(ff_yjk_r[2]),
    .D(n311_6),
    .CLK(clk85m),
    .CE(n341_6),
    .RESET(w_r_4_7) 
);
  DFFRE ff_yjk_r_1_s0 (
    .Q(ff_yjk_r[1]),
    .D(n312_6),
    .CLK(clk85m),
    .CE(n341_6),
    .RESET(w_r_4_7) 
);
  DFFRE ff_yjk_r_0_s0 (
    .Q(ff_yjk_r[0]),
    .D(n313_6),
    .CLK(clk85m),
    .CE(n341_6),
    .RESET(w_r_4_7) 
);
  DFFRE ff_yjk_g_4_s0 (
    .Q(ff_yjk_g[4]),
    .D(n319_6),
    .CLK(clk85m),
    .CE(n341_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_g_3_s0 (
    .Q(ff_yjk_g[3]),
    .D(n320_6),
    .CLK(clk85m),
    .CE(n341_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_g_2_s0 (
    .Q(ff_yjk_g[2]),
    .D(n321_6),
    .CLK(clk85m),
    .CE(n341_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_g_1_s0 (
    .Q(ff_yjk_g[1]),
    .D(n322_6),
    .CLK(clk85m),
    .CE(n341_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_g_0_s0 (
    .Q(ff_yjk_g[0]),
    .D(n323_6),
    .CLK(clk85m),
    .CE(n341_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_b_4_s0 (
    .Q(ff_yjk_b[4]),
    .D(n329_6),
    .CLK(clk85m),
    .CE(n341_6),
    .RESET(w_b_4_4) 
);
  DFFRE ff_yjk_b_3_s0 (
    .Q(ff_yjk_b[3]),
    .D(n330_6),
    .CLK(clk85m),
    .CE(n341_6),
    .RESET(w_b_4_4) 
);
  DFFRE ff_yjk_b_2_s0 (
    .Q(ff_yjk_b[2]),
    .D(n331_6),
    .CLK(clk85m),
    .CE(n341_6),
    .RESET(w_b_4_4) 
);
  DFFRE ff_yjk_b_1_s0 (
    .Q(ff_yjk_b[1]),
    .D(n332_9),
    .CLK(clk85m),
    .CE(n341_6),
    .RESET(w_b_4_4) 
);
  DFFRE ff_yjk_b_0_s0 (
    .Q(ff_yjk_b[0]),
    .D(n333_6),
    .CLK(clk85m),
    .CE(n341_6),
    .RESET(w_b_4_4) 
);
  DFFE ff_yjk_rgb_en_s0 (
    .Q(ff_yjk_rgb_en),
    .D(ff_yjk_en),
    .CLK(clk85m),
    .CE(n341_6) 
);
  DFFC ff_display_color_oe_s0 (
    .Q(ff_display_color_oe),
    .D(n519_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_7_s0 (
    .Q(ff_display_color256[7]),
    .D(n554_3),
    .CLK(clk85m),
    .CE(n545_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_6_s0 (
    .Q(ff_display_color256[6]),
    .D(n555_3),
    .CLK(clk85m),
    .CE(n545_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_5_s0 (
    .Q(ff_display_color256[5]),
    .D(n556_3),
    .CLK(clk85m),
    .CE(n545_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_4_s0 (
    .Q(ff_display_color256[4]),
    .D(n557_3),
    .CLK(clk85m),
    .CE(n545_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_3_s0 (
    .Q(ff_display_color256[3]),
    .D(n558_3),
    .CLK(clk85m),
    .CE(n545_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_2_s0 (
    .Q(ff_display_color256[2]),
    .D(n559_3),
    .CLK(clk85m),
    .CE(n545_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_1_s0 (
    .Q(ff_display_color256[1]),
    .D(n560_3),
    .CLK(clk85m),
    .CE(n545_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_0_s0 (
    .Q(ff_display_color256[0]),
    .D(n561_4),
    .CLK(clk85m),
    .CE(n545_4),
    .CLEAR(n36_6) 
);
  DFF ff_rgb_load_s0 (
    .Q(ff_rgb_load),
    .D(n593_3),
    .CLK(clk85m) 
);
  DFFCE ff_vdp_r_7_s0 (
    .Q(w_vdp_r[7]),
    .D(n618_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_6_s0 (
    .Q(w_vdp_r[6]),
    .D(n619_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_5_s0 (
    .Q(w_vdp_r[5]),
    .D(n620_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_4_s0 (
    .Q(w_vdp_r[4]),
    .D(n621_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_3_s0 (
    .Q(w_vdp_r[3]),
    .D(n622_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_2_s0 (
    .Q(w_vdp_r[2]),
    .D(n623_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_1_s0 (
    .Q(w_vdp_r[1]),
    .D(n624_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_0_s0 (
    .Q(w_vdp_r[0]),
    .D(n625_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_7_s0 (
    .Q(w_vdp_g[7]),
    .D(n626_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_6_s0 (
    .Q(w_vdp_g[6]),
    .D(n627_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_5_s0 (
    .Q(w_vdp_g[5]),
    .D(n628_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_4_s0 (
    .Q(w_vdp_g[4]),
    .D(n629_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_3_s0 (
    .Q(w_vdp_g[3]),
    .D(n630_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_2_s0 (
    .Q(w_vdp_g[2]),
    .D(n631_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_1_s0 (
    .Q(w_vdp_g[1]),
    .D(n632_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_0_s0 (
    .Q(w_vdp_g[0]),
    .D(n633_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_7_s0 (
    .Q(w_vdp_b[7]),
    .D(n697_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_6_s0 (
    .Q(w_vdp_b[6]),
    .D(n698_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_5_s0 (
    .Q(w_vdp_b[5]),
    .D(n699_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_4_s0 (
    .Q(w_vdp_b[4]),
    .D(n700_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_3_s0 (
    .Q(w_vdp_b[3]),
    .D(n701_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_2_s0 (
    .Q(w_vdp_b[2]),
    .D(n702_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_1_s0 (
    .Q(w_vdp_b[1]),
    .D(n703_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_0_s0 (
    .Q(w_vdp_b[0]),
    .D(n704_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_7_s1 (
    .Q(ff_display_color[7]),
    .D(n511_6),
    .CLK(clk85m),
    .CE(ff_display_color_3_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFCE ff_display_color_6_s1 (
    .Q(ff_display_color[6]),
    .D(n512_6),
    .CLK(clk85m),
    .CE(ff_display_color_3_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFCE ff_display_color_5_s1 (
    .Q(ff_display_color[5]),
    .D(n513_6),
    .CLK(clk85m),
    .CE(ff_display_color_3_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFCE ff_display_color_4_s1 (
    .Q(ff_display_color[4]),
    .D(n514_6),
    .CLK(clk85m),
    .CE(ff_display_color_3_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFCE ff_display_color_3_s1 (
    .Q(ff_display_color[3]),
    .D(n506_3),
    .CLK(clk85m),
    .CE(ff_display_color_3_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFCE ff_display_color_2_s1 (
    .Q(ff_display_color[2]),
    .D(n507_3),
    .CLK(clk85m),
    .CE(ff_display_color_3_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFCE ff_display_color_1_s1 (
    .Q(ff_display_color[1]),
    .D(n508_3),
    .CLK(clk85m),
    .CE(ff_display_color_3_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFCE ff_display_color_0_s1 (
    .Q(ff_display_color[0]),
    .D(n509_3),
    .CLK(clk85m),
    .CE(ff_display_color_3_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFCE ff_palette_num_4_s1 (
    .Q(ff_palette_num[4]),
    .D(VCC),
    .CLK(clk85m),
    .CE(n18_1),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_4_s1.INIT=1'b0;
  DFFC ff_palette_num_0_s2 (
    .Q(ff_palette_num[0]),
    .D(n22_8),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_0_s2.INIT=1'b0;
  ALU n21_s (
    .SUM(n21_1),
    .COUT(n21_2),
    .I0(ff_palette_num[1]),
    .I1(ff_palette_num[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n21_s.ALU_MODE=0;
  ALU n20_s (
    .SUM(n20_1),
    .COUT(n20_2),
    .I0(ff_palette_num[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n21_2) 
);
defparam n20_s.ALU_MODE=0;
  ALU n19_s (
    .SUM(n19_1),
    .COUT(n19_2),
    .I0(ff_palette_num[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n20_2) 
);
defparam n19_s.ALU_MODE=0;
  ALU n18_s (
    .SUM(n18_1),
    .COUT(n18_0_COUT),
    .I0(ff_palette_num[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n19_2) 
);
defparam n18_s.ALU_MODE=0;
  ALU w_r_yjk_0_s (
    .SUM(w_r_yjk[0]),
    .COUT(w_r_yjk_0_2),
    .I0(ff_y[0]),
    .I1(ff_j[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_r_yjk_0_s.ALU_MODE=0;
  ALU w_r_yjk_1_s (
    .SUM(w_r_yjk[1]),
    .COUT(w_r_yjk_1_2),
    .I0(ff_y[1]),
    .I1(ff_j[1]),
    .I3(GND),
    .CIN(w_r_yjk_0_2) 
);
defparam w_r_yjk_1_s.ALU_MODE=0;
  ALU w_r_yjk_2_s (
    .SUM(w_r_yjk[2]),
    .COUT(w_r_yjk_2_2),
    .I0(ff_y[2]),
    .I1(ff_j[2]),
    .I3(GND),
    .CIN(w_r_yjk_1_2) 
);
defparam w_r_yjk_2_s.ALU_MODE=0;
  ALU w_r_yjk_3_s (
    .SUM(w_r_yjk[3]),
    .COUT(w_r_yjk_3_2),
    .I0(ff_y[3]),
    .I1(ff_j[3]),
    .I3(GND),
    .CIN(w_r_yjk_2_2) 
);
defparam w_r_yjk_3_s.ALU_MODE=0;
  ALU w_r_yjk_4_s (
    .SUM(w_r_yjk[4]),
    .COUT(w_r_yjk_4_2),
    .I0(ff_y[4]),
    .I1(ff_j[4]),
    .I3(GND),
    .CIN(w_r_yjk_3_2) 
);
defparam w_r_yjk_4_s.ALU_MODE=0;
  ALU w_r_yjk_5_s (
    .SUM(w_r_yjk[5]),
    .COUT(w_r_yjk_5_2),
    .I0(GND),
    .I1(ff_j[5]),
    .I3(GND),
    .CIN(w_r_yjk_4_2) 
);
defparam w_r_yjk_5_s.ALU_MODE=0;
  ALU w_g_yjk_0_s (
    .SUM(w_g_yjk[0]),
    .COUT(w_g_yjk_0_2),
    .I0(ff_y[0]),
    .I1(ff_k[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_g_yjk_0_s.ALU_MODE=0;
  ALU w_g_yjk_1_s (
    .SUM(w_g_yjk[1]),
    .COUT(w_g_yjk_1_2),
    .I0(ff_y[1]),
    .I1(ff_k[1]),
    .I3(GND),
    .CIN(w_g_yjk_0_2) 
);
defparam w_g_yjk_1_s.ALU_MODE=0;
  ALU w_g_yjk_2_s (
    .SUM(w_g_yjk[2]),
    .COUT(w_g_yjk_2_2),
    .I0(ff_y[2]),
    .I1(ff_k[2]),
    .I3(GND),
    .CIN(w_g_yjk_1_2) 
);
defparam w_g_yjk_2_s.ALU_MODE=0;
  ALU w_g_yjk_3_s (
    .SUM(w_g_yjk[3]),
    .COUT(w_g_yjk_3_2),
    .I0(ff_y[3]),
    .I1(ff_k[3]),
    .I3(GND),
    .CIN(w_g_yjk_2_2) 
);
defparam w_g_yjk_3_s.ALU_MODE=0;
  ALU w_g_yjk_4_s (
    .SUM(w_g_yjk[4]),
    .COUT(w_g_yjk_4_2),
    .I0(ff_y[4]),
    .I1(ff_k[4]),
    .I3(GND),
    .CIN(w_g_yjk_3_2) 
);
defparam w_g_yjk_4_s.ALU_MODE=0;
  ALU w_g_yjk_5_s (
    .SUM(w_g_yjk[5]),
    .COUT(w_g_yjk_5_2),
    .I0(GND),
    .I1(ff_k[5]),
    .I3(GND),
    .CIN(w_g_yjk_4_2) 
);
defparam w_g_yjk_5_s.ALU_MODE=0;
  ALU w_b_jk_1_s (
    .SUM(w_b_jk[1]),
    .COUT(w_b_jk_1_2),
    .I0(ff_j[0]),
    .I1(ff_k[1]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_b_jk_1_s.ALU_MODE=0;
  ALU w_b_jk_2_s (
    .SUM(w_b_jk[2]),
    .COUT(w_b_jk_2_2),
    .I0(ff_j[1]),
    .I1(ff_k[2]),
    .I3(GND),
    .CIN(w_b_jk_1_2) 
);
defparam w_b_jk_2_s.ALU_MODE=0;
  ALU w_b_jk_3_s (
    .SUM(w_b_jk[3]),
    .COUT(w_b_jk_3_2),
    .I0(ff_j[2]),
    .I1(ff_k[3]),
    .I3(GND),
    .CIN(w_b_jk_2_2) 
);
defparam w_b_jk_3_s.ALU_MODE=0;
  ALU w_b_jk_4_s (
    .SUM(w_b_jk[4]),
    .COUT(w_b_jk_4_2),
    .I0(ff_j[3]),
    .I1(ff_k[4]),
    .I3(GND),
    .CIN(w_b_jk_3_2) 
);
defparam w_b_jk_4_s.ALU_MODE=0;
  ALU w_b_jk_5_s (
    .SUM(w_b_jk[5]),
    .COUT(w_b_jk_5_2),
    .I0(ff_j[4]),
    .I1(ff_k[5]),
    .I3(GND),
    .CIN(w_b_jk_4_2) 
);
defparam w_b_jk_5_s.ALU_MODE=0;
  ALU w_b_jk_6_s (
    .SUM(w_b_jk[6]),
    .COUT(w_b_jk_6_2),
    .I0(ff_j[5]),
    .I1(ff_k[5]),
    .I3(GND),
    .CIN(w_b_jk_5_2) 
);
defparam w_b_jk_6_s.ALU_MODE=0;
  ALU w_b_jk_7_s (
    .SUM(w_b_jk[7]),
    .COUT(w_b_jk_7_0_COUT),
    .I0(ff_j[5]),
    .I1(ff_k[5]),
    .I3(GND),
    .CIN(w_b_jk_6_2) 
);
defparam w_b_jk_7_s.ALU_MODE=0;
  ALU w_b_y_2_s (
    .SUM(w_b_y[2]),
    .COUT(w_b_y_2_3),
    .I0(ff_y[0]),
    .I1(ff_y[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_b_y_2_s.ALU_MODE=0;
  ALU w_b_y_3_s (
    .SUM(w_b_y[3]),
    .COUT(w_b_y_3_3),
    .I0(ff_y[1]),
    .I1(ff_y[3]),
    .I3(GND),
    .CIN(w_b_y_2_3) 
);
defparam w_b_y_3_s.ALU_MODE=0;
  ALU w_b_y_4_s (
    .SUM(w_b_y[4]),
    .COUT(w_b_y_4_3),
    .I0(ff_y[2]),
    .I1(ff_y[4]),
    .I3(GND),
    .CIN(w_b_y_3_3) 
);
defparam w_b_y_4_s.ALU_MODE=0;
  ALU w_b_y_5_s (
    .SUM(w_b_y[5]),
    .COUT(w_b_y_5_3),
    .I0(ff_y[3]),
    .I1(GND),
    .I3(GND),
    .CIN(w_b_y_4_3) 
);
defparam w_b_y_5_s.ALU_MODE=0;
  ALU w_b_y_6_s (
    .SUM(w_b_y[6]),
    .COUT(w_b_y[7]),
    .I0(ff_y[4]),
    .I1(GND),
    .I3(GND),
    .CIN(w_b_y_5_3) 
);
defparam w_b_y_6_s.ALU_MODE=0;
  ALU w_b_yjk_pre_0_s (
    .SUM(w_b_yjk_pre[0]),
    .COUT(w_b_yjk_pre_0_3),
    .I0(ff_y[0]),
    .I1(ff_k[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_b_yjk_pre_0_s.ALU_MODE=1;
  ALU n291_s (
    .SUM(n291_2),
    .COUT(n291_3),
    .I0(ff_y[1]),
    .I1(w_b_jk[1]),
    .I3(GND),
    .CIN(w_b_yjk_pre_0_3) 
);
defparam n291_s.ALU_MODE=1;
  ALU n290_s (
    .SUM(n290_2),
    .COUT(n290_3),
    .I0(w_b_y[2]),
    .I1(w_b_jk[2]),
    .I3(GND),
    .CIN(n291_3) 
);
defparam n290_s.ALU_MODE=1;
  ALU n289_s (
    .SUM(n289_2),
    .COUT(n289_3),
    .I0(w_b_y[3]),
    .I1(w_b_jk[3]),
    .I3(GND),
    .CIN(n290_3) 
);
defparam n289_s.ALU_MODE=1;
  ALU n288_s (
    .SUM(n288_2),
    .COUT(n288_3),
    .I0(w_b_y[4]),
    .I1(w_b_jk[4]),
    .I3(GND),
    .CIN(n289_3) 
);
defparam n288_s.ALU_MODE=1;
  ALU n287_s (
    .SUM(n287_2),
    .COUT(n287_3),
    .I0(w_b_y[5]),
    .I1(w_b_jk[5]),
    .I3(GND),
    .CIN(n288_3) 
);
defparam n287_s.ALU_MODE=1;
  ALU n286_s (
    .SUM(n286_2),
    .COUT(n286_3),
    .I0(w_b_y[6]),
    .I1(w_b_jk[6]),
    .I3(GND),
    .CIN(n287_3) 
);
defparam n286_s.ALU_MODE=1;
  ALU n285_s (
    .SUM(n285_2),
    .COUT(n285_3),
    .I0(w_b_y[7]),
    .I1(w_b_jk[7]),
    .I3(GND),
    .CIN(n286_3) 
);
defparam n285_s.ALU_MODE=1;
  ALU n284_s (
    .SUM(n284_2),
    .COUT(n284_0_COUT),
    .I0(GND),
    .I1(w_b_jk[7]),
    .I3(GND),
    .CIN(n285_3) 
);
defparam n284_s.ALU_MODE=1;
  MUX2_LUT5 n500_s3 (
    .O(n500_5),
    .I0(n500_7),
    .I1(n492_4),
    .S0(n501_10) 
);
  MUX2_LUT5 n501_s3 (
    .O(n501_5),
    .I0(n501_7),
    .I1(n493_4),
    .S0(n501_10) 
);
  INV ff_palette_num_3_s4 (
    .O(ff_palette_num_3_9),
    .I(ff_palette_num[4]) 
);
  vdp_color_palette_ram u_color_palette_ram (
    .clk85m(clk85m),
    .ff_display_color_oe(ff_display_color_oe),
    .w_palette_valid(w_palette_valid_28),
    .w_palette_b(w_palette_b_0[2:0]),
    .w_palette_r(w_palette_r_0[2:0]),
    .w_palette_num(w_palette_num_0[3:0]),
    .ff_display_color(ff_display_color[3:0]),
    .w_palette_g(w_palette_g_0[2:0]),
    .w_display_r16(w_display_r16[2:0]),
    .w_display_g16(w_display_g16[2:0]),
    .w_display_b16(w_display_b16[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette */
module vdp_upscan_line_buffer (
  w_even_re,
  clk85m,
  w_even_we,
  w_h_count_end_14,
  w_vdp_b,
  w_vdp_g,
  w_even_address,
  w_vdp_r,
  w_v_count,
  w_write_pos,
  w_even_q
)
;
input w_even_re;
input clk85m;
input w_even_we;
input w_h_count_end_14;
input [7:0] w_vdp_b;
input [7:0] w_vdp_g;
input [9:0] w_even_address;
input [7:0] w_vdp_r;
input [1:1] w_v_count;
input [10:10] w_write_pos;
output [23:0] w_even_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_h_count_end_14) 
);
defparam ff_re_s3.INIT=8'hEF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_even_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_even_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g[7:0],w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_even_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer */
module vdp_upscan_line_buffer_0 (
  w_odd_re,
  clk85m,
  w_odd_we,
  w_h_count_end_14,
  w_vdp_b,
  w_vdp_g,
  w_odd_address,
  w_vdp_r,
  w_write_pos,
  w_v_count,
  w_odd_q
)
;
input w_odd_re;
input clk85m;
input w_odd_we;
input w_h_count_end_14;
input [7:0] w_vdp_b;
input [7:0] w_vdp_g;
input [9:0] w_odd_address;
input [7:0] w_vdp_r;
input [10:10] w_write_pos;
input [1:1] w_v_count;
output [23:0] w_odd_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_h_count_end_14) 
);
defparam ff_re_s3.INIT=8'hBF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_odd_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_odd_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g[7:0],w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_odd_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer_0 */
module vdp_upscan (
  w_h_count_end_14,
  n1751_7,
  clk85m,
  w_screen_pos_x_Z,
  reg_display_adjust,
  w_h_count_0,
  w_h_count_2,
  w_h_count_3,
  w_h_count_4,
  w_h_count_5,
  w_h_count_6,
  w_h_count_7,
  w_h_count_8,
  w_h_count_9,
  w_h_count_10,
  w_h_count_11,
  w_v_count,
  w_vdp_b,
  w_vdp_g,
  w_vdp_r,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b
)
;
input w_h_count_end_14;
input n1751_7;
input clk85m;
input [13:3] w_screen_pos_x_Z;
input [3:0] reg_display_adjust;
input w_h_count_0;
input w_h_count_2;
input w_h_count_3;
input w_h_count_4;
input w_h_count_5;
input w_h_count_6;
input w_h_count_7;
input w_h_count_8;
input w_h_count_9;
input w_h_count_10;
input w_h_count_11;
input [1:1] w_v_count;
input [7:0] w_vdp_b;
input [7:0] w_vdp_g;
input [7:0] w_vdp_r;
output [7:0] w_upscan_r;
output [7:0] w_upscan_g;
output [7:0] w_upscan_b;
wire w_even_re;
wire w_even_we;
wire w_odd_re;
wire w_odd_we;
wire n9_7;
wire n6_7;
wire n5_5;
wire n7_9;
wire n8_10;
wire w_write_pos_4_3;
wire w_write_pos_5_3;
wire w_write_pos_6_3;
wire w_write_pos_7_3;
wire w_write_pos_8_3;
wire w_write_pos_9_3;
wire w_write_pos_10_0_COUT;
wire w_write_pos_1_6;
wire w_write_pos_2_6;
wire w_write_pos_3_6;
wire n10_10;
wire [9:0] w_even_address;
wire [9:0] w_odd_address;
wire [10:1] w_write_pos;
wire [23:0] w_even_q;
wire [23:0] w_odd_q;
wire VCC;
wire GND;
  LUT3 w_even_address_9_s3 (
    .F(w_even_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count_11),
    .I2(w_v_count[1]) 
);
defparam w_even_address_9_s3.INIT=8'hCA;
  LUT3 w_even_address_8_s3 (
    .F(w_even_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count_10),
    .I2(w_v_count[1]) 
);
defparam w_even_address_8_s3.INIT=8'hCA;
  LUT3 w_even_address_7_s3 (
    .F(w_even_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count_9),
    .I2(w_v_count[1]) 
);
defparam w_even_address_7_s3.INIT=8'hCA;
  LUT3 w_even_address_6_s3 (
    .F(w_even_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count_8),
    .I2(w_v_count[1]) 
);
defparam w_even_address_6_s3.INIT=8'hCA;
  LUT3 w_even_address_5_s3 (
    .F(w_even_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count_7),
    .I2(w_v_count[1]) 
);
defparam w_even_address_5_s3.INIT=8'hCA;
  LUT3 w_even_address_4_s3 (
    .F(w_even_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count_6),
    .I2(w_v_count[1]) 
);
defparam w_even_address_4_s3.INIT=8'hCA;
  LUT3 w_even_address_3_s3 (
    .F(w_even_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count_5),
    .I2(w_v_count[1]) 
);
defparam w_even_address_3_s3.INIT=8'hCA;
  LUT3 w_even_address_2_s3 (
    .F(w_even_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count_4),
    .I2(w_v_count[1]) 
);
defparam w_even_address_2_s3.INIT=8'hCA;
  LUT3 w_even_address_1_s3 (
    .F(w_even_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count_3),
    .I2(w_v_count[1]) 
);
defparam w_even_address_1_s3.INIT=8'hCA;
  LUT3 w_even_address_0_s3 (
    .F(w_even_address[0]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count_2),
    .I2(w_v_count[1]) 
);
defparam w_even_address_0_s3.INIT=8'hCA;
  LUT2 w_even_re_s1 (
    .F(w_even_re),
    .I0(w_h_count_0),
    .I1(w_v_count[1]) 
);
defparam w_even_re_s1.INIT=4'h4;
  LUT3 w_even_we_s0 (
    .F(w_even_we),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_h_count_end_14) 
);
defparam w_even_we_s0.INIT=8'h10;
  LUT3 w_odd_address_9_s3 (
    .F(w_odd_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count_11),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_9_s3.INIT=8'hAC;
  LUT3 w_odd_address_8_s3 (
    .F(w_odd_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count_10),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_8_s3.INIT=8'hAC;
  LUT3 w_odd_address_7_s3 (
    .F(w_odd_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count_9),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_7_s3.INIT=8'hAC;
  LUT3 w_odd_address_6_s3 (
    .F(w_odd_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count_8),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_6_s3.INIT=8'hAC;
  LUT3 w_odd_address_5_s3 (
    .F(w_odd_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count_7),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_5_s3.INIT=8'hAC;
  LUT3 w_odd_address_4_s3 (
    .F(w_odd_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count_6),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_4_s3.INIT=8'hAC;
  LUT3 w_odd_address_3_s3 (
    .F(w_odd_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count_5),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_3_s3.INIT=8'hAC;
  LUT3 w_odd_address_2_s3 (
    .F(w_odd_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count_4),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_2_s3.INIT=8'hAC;
  LUT3 w_odd_address_1_s3 (
    .F(w_odd_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count_3),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_1_s3.INIT=8'hAC;
  LUT3 w_odd_address_0_s3 (
    .F(w_odd_address[0]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count_2),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_0_s3.INIT=8'hAC;
  LUT2 w_odd_re_s2 (
    .F(w_odd_re),
    .I0(w_h_count_0),
    .I1(w_v_count[1]) 
);
defparam w_odd_re_s2.INIT=4'h1;
  LUT3 w_odd_we_s0 (
    .F(w_odd_we),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_h_count_end_14) 
);
defparam w_odd_we_s0.INIT=8'h40;
  LUT3 w_upscan_r_7_s (
    .F(w_upscan_r[7]),
    .I0(w_odd_q[23]),
    .I1(w_even_q[23]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_7_s.INIT=8'hCA;
  LUT3 w_upscan_r_6_s (
    .F(w_upscan_r[6]),
    .I0(w_odd_q[22]),
    .I1(w_even_q[22]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_6_s.INIT=8'hCA;
  LUT3 w_upscan_r_5_s (
    .F(w_upscan_r[5]),
    .I0(w_odd_q[21]),
    .I1(w_even_q[21]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_5_s.INIT=8'hCA;
  LUT3 w_upscan_r_4_s (
    .F(w_upscan_r[4]),
    .I0(w_odd_q[20]),
    .I1(w_even_q[20]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_4_s.INIT=8'hCA;
  LUT3 w_upscan_r_3_s (
    .F(w_upscan_r[3]),
    .I0(w_odd_q[19]),
    .I1(w_even_q[19]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_3_s.INIT=8'hCA;
  LUT3 w_upscan_r_2_s (
    .F(w_upscan_r[2]),
    .I0(w_odd_q[18]),
    .I1(w_even_q[18]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_2_s.INIT=8'hCA;
  LUT3 w_upscan_r_1_s (
    .F(w_upscan_r[1]),
    .I0(w_odd_q[17]),
    .I1(w_even_q[17]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_1_s.INIT=8'hCA;
  LUT3 w_upscan_r_0_s (
    .F(w_upscan_r[0]),
    .I0(w_odd_q[16]),
    .I1(w_even_q[16]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_0_s.INIT=8'hCA;
  LUT3 w_upscan_g_7_s (
    .F(w_upscan_g[7]),
    .I0(w_odd_q[15]),
    .I1(w_even_q[15]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_7_s.INIT=8'hCA;
  LUT3 w_upscan_g_6_s (
    .F(w_upscan_g[6]),
    .I0(w_odd_q[14]),
    .I1(w_even_q[14]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_6_s.INIT=8'hCA;
  LUT3 w_upscan_g_5_s (
    .F(w_upscan_g[5]),
    .I0(w_odd_q[13]),
    .I1(w_even_q[13]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_5_s.INIT=8'hCA;
  LUT3 w_upscan_g_4_s (
    .F(w_upscan_g[4]),
    .I0(w_odd_q[12]),
    .I1(w_even_q[12]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_4_s.INIT=8'hCA;
  LUT3 w_upscan_g_3_s (
    .F(w_upscan_g[3]),
    .I0(w_odd_q[11]),
    .I1(w_even_q[11]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_3_s.INIT=8'hCA;
  LUT3 w_upscan_g_2_s (
    .F(w_upscan_g[2]),
    .I0(w_odd_q[10]),
    .I1(w_even_q[10]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_2_s.INIT=8'hCA;
  LUT3 w_upscan_g_1_s (
    .F(w_upscan_g[1]),
    .I0(w_odd_q[9]),
    .I1(w_even_q[9]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_1_s.INIT=8'hCA;
  LUT3 w_upscan_g_0_s (
    .F(w_upscan_g[0]),
    .I0(w_odd_q[8]),
    .I1(w_even_q[8]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_0_s.INIT=8'hCA;
  LUT3 w_upscan_b_7_s (
    .F(w_upscan_b[7]),
    .I0(w_odd_q[7]),
    .I1(w_even_q[7]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_7_s.INIT=8'hCA;
  LUT3 w_upscan_b_6_s (
    .F(w_upscan_b[6]),
    .I0(w_odd_q[6]),
    .I1(w_even_q[6]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_6_s.INIT=8'hCA;
  LUT3 w_upscan_b_5_s (
    .F(w_upscan_b[5]),
    .I0(w_odd_q[5]),
    .I1(w_even_q[5]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_5_s.INIT=8'hCA;
  LUT3 w_upscan_b_4_s (
    .F(w_upscan_b[4]),
    .I0(w_odd_q[4]),
    .I1(w_even_q[4]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_4_s.INIT=8'hCA;
  LUT3 w_upscan_b_3_s (
    .F(w_upscan_b[3]),
    .I0(w_odd_q[3]),
    .I1(w_even_q[3]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_3_s.INIT=8'hCA;
  LUT3 w_upscan_b_2_s (
    .F(w_upscan_b[2]),
    .I0(w_odd_q[2]),
    .I1(w_even_q[2]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_2_s.INIT=8'hCA;
  LUT3 w_upscan_b_1_s (
    .F(w_upscan_b[1]),
    .I0(w_odd_q[1]),
    .I1(w_even_q[1]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_1_s.INIT=8'hCA;
  LUT3 w_upscan_b_0_s (
    .F(w_upscan_b[0]),
    .I0(w_odd_q[0]),
    .I1(w_even_q[0]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_0_s.INIT=8'hCA;
  LUT2 n9_s3 (
    .F(n9_7),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]) 
);
defparam n9_s3.INIT=4'h6;
  LUT2 n6_s3 (
    .F(n6_7),
    .I0(w_screen_pos_x_Z[12]),
    .I1(n1751_7) 
);
defparam n6_s3.INIT=4'h6;
  LUT3 n5_s2 (
    .F(n5_5),
    .I0(w_screen_pos_x_Z[12]),
    .I1(n1751_7),
    .I2(w_screen_pos_x_Z[13]) 
);
defparam n5_s2.INIT=8'h78;
  LUT4 n7_s4 (
    .F(n7_9),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_screen_pos_x_Z[8]),
    .I2(w_screen_pos_x_Z[9]),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n7_s4.INIT=16'h7F80;
  LUT3 n8_s5 (
    .F(n8_10),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_screen_pos_x_Z[8]),
    .I2(w_screen_pos_x_Z[9]) 
);
defparam n8_s5.INIT=8'h6A;
  ALU w_write_pos_4_s (
    .SUM(w_write_pos[4]),
    .COUT(w_write_pos_4_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(reg_display_adjust[3]),
    .I3(GND),
    .CIN(w_write_pos_3_6) 
);
defparam w_write_pos_4_s.ALU_MODE=0;
  ALU w_write_pos_5_s (
    .SUM(w_write_pos[5]),
    .COUT(w_write_pos_5_3),
    .I0(n10_10),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_4_3) 
);
defparam w_write_pos_5_s.ALU_MODE=0;
  ALU w_write_pos_6_s (
    .SUM(w_write_pos[6]),
    .COUT(w_write_pos_6_3),
    .I0(n9_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_5_3) 
);
defparam w_write_pos_6_s.ALU_MODE=0;
  ALU w_write_pos_7_s (
    .SUM(w_write_pos[7]),
    .COUT(w_write_pos_7_3),
    .I0(n8_10),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_6_3) 
);
defparam w_write_pos_7_s.ALU_MODE=0;
  ALU w_write_pos_8_s (
    .SUM(w_write_pos[8]),
    .COUT(w_write_pos_8_3),
    .I0(n7_9),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_7_3) 
);
defparam w_write_pos_8_s.ALU_MODE=0;
  ALU w_write_pos_9_s (
    .SUM(w_write_pos[9]),
    .COUT(w_write_pos_9_3),
    .I0(n6_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_8_3) 
);
defparam w_write_pos_9_s.ALU_MODE=0;
  ALU w_write_pos_10_s (
    .SUM(w_write_pos[10]),
    .COUT(w_write_pos_10_0_COUT),
    .I0(n5_5),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_9_3) 
);
defparam w_write_pos_10_s.ALU_MODE=0;
  ALU w_write_pos_1_s1 (
    .SUM(w_write_pos[1]),
    .COUT(w_write_pos_1_6),
    .I0(w_screen_pos_x_Z[4]),
    .I1(reg_display_adjust[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_write_pos_1_s1.ALU_MODE=1;
  ALU w_write_pos_2_s1 (
    .SUM(w_write_pos[2]),
    .COUT(w_write_pos_2_6),
    .I0(w_screen_pos_x_Z[5]),
    .I1(reg_display_adjust[1]),
    .I3(GND),
    .CIN(w_write_pos_1_6) 
);
defparam w_write_pos_2_s1.ALU_MODE=1;
  ALU w_write_pos_3_s1 (
    .SUM(w_write_pos[3]),
    .COUT(w_write_pos_3_6),
    .I0(w_screen_pos_x_Z[6]),
    .I1(reg_display_adjust[2]),
    .I3(GND),
    .CIN(w_write_pos_2_6) 
);
defparam w_write_pos_3_s1.ALU_MODE=1;
  INV n10_s5 (
    .O(n10_10),
    .I(w_screen_pos_x_Z[8]) 
);
  vdp_upscan_line_buffer u_even_line_buffer (
    .w_even_re(w_even_re),
    .clk85m(clk85m),
    .w_even_we(w_even_we),
    .w_h_count_end_14(w_h_count_end_14),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g(w_vdp_g[7:0]),
    .w_even_address(w_even_address[9:0]),
    .w_vdp_r(w_vdp_r[7:0]),
    .w_v_count(w_v_count[1]),
    .w_write_pos(w_write_pos[10]),
    .w_even_q(w_even_q[23:0])
);
  vdp_upscan_line_buffer_0 u_odd_line_buffer (
    .w_odd_re(w_odd_re),
    .clk85m(clk85m),
    .w_odd_we(w_odd_we),
    .w_h_count_end_14(w_h_count_end_14),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g(w_vdp_g[7:0]),
    .w_odd_address(w_odd_address[9:0]),
    .w_vdp_r(w_vdp_r[7:0]),
    .w_write_pos(w_write_pos[10]),
    .w_v_count(w_v_count[1]),
    .w_odd_q(w_odd_q[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan */
module vdp_video_ram_line_buffer (
  clk85m,
  n87,
  n86,
  n85,
  n84,
  n83,
  n82,
  n81,
  n80,
  n79,
  n78,
  ff_we_even,
  ff_re,
  ff_d,
  ff_address_even,
  out_e,
  ff_imem_13440_DIAREG_G
)
;
input clk85m;
input n87;
input n86;
input n85;
input n84;
input n83;
input n82;
input n81;
input n80;
input n79;
input n78;
input ff_we_even;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_even;
output [23:0] out_e;
output [23:0] ff_imem_13440_DIAREG_G;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_n29_DOAL_G_0_19;
wire ff_imem_13440_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT4 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_address_even[0]),
    .I1(n87),
    .I2(ff_imem_n29_DOAL_G_0_13),
    .I3(ff_imem_n29_DOAL_G_0_14) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=16'h9000;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_13440_DIAREG_G[22]),
    .I2(ff_imem_13440_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_13440_DIAREG_G[21]),
    .I2(ff_imem_13440_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_13440_DIAREG_G[20]),
    .I2(ff_imem_13440_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_13440_DIAREG_G[19]),
    .I2(ff_imem_13440_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_13440_DIAREG_G[18]),
    .I2(ff_imem_13440_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_13440_DIAREG_G[17]),
    .I2(ff_imem_13440_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_13440_DIAREG_G[16]),
    .I2(ff_imem_13440_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_13440_DIAREG_G[15]),
    .I2(ff_imem_13440_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_13440_DIAREG_G[14]),
    .I2(ff_imem_13440_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_13440_DIAREG_G[13]),
    .I2(ff_imem_13440_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_13440_DIAREG_G[12]),
    .I2(ff_imem_13440_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_13440_DIAREG_G[11]),
    .I2(ff_imem_13440_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_13440_DIAREG_G[10]),
    .I2(ff_imem_13440_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_13440_DIAREG_G[9]),
    .I2(ff_imem_13440_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_13440_DIAREG_G[8]),
    .I2(ff_imem_13440_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_13440_DIAREG_G[7]),
    .I2(ff_imem_13440_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_13440_DIAREG_G[6]),
    .I2(ff_imem_13440_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_13440_DIAREG_G[5]),
    .I2(ff_imem_13440_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_13440_DIAREG_G[4]),
    .I2(ff_imem_13440_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_13440_DIAREG_G[3]),
    .I2(ff_imem_13440_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_13440_DIAREG_G[2]),
    .I2(ff_imem_13440_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_13440_DIAREG_G[1]),
    .I2(ff_imem_13440_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(ff_imem_13440_DIAREG_G[0]),
    .I1(n29_1),
    .I2(ff_imem_13440_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h53;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_13440_DIAREG_G[23]),
    .I2(ff_imem_13440_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT4 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_address_even[8]),
    .I1(n79),
    .I2(ff_imem_n29_DOAL_G_0_15),
    .I3(ff_imem_n29_DOAL_G_0_16) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=16'h9000;
  LUT4 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_we_even),
    .I1(ff_imem_n29_DOAL_G_0_17),
    .I2(ff_imem_n29_DOAL_G_0_18),
    .I3(ff_imem_n29_DOAL_G_0_19) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=16'h8000;
  LUT4 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(n86),
    .I1(ff_address_even[1]),
    .I2(ff_address_even[4]),
    .I3(n83) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=16'hB00B;
  LUT4 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(n81),
    .I1(ff_address_even[6]),
    .I2(ff_address_even[5]),
    .I3(n82) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=16'hB00B;
  LUT4 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(ff_address_even[6]),
    .I1(n81),
    .I2(ff_address_even[9]),
    .I3(n78) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=16'hB00B;
  LUT4 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(ff_address_even[1]),
    .I1(n86),
    .I2(ff_address_even[2]),
    .I3(n85) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=16'hB00B;
  LUT4 ff_imem_n29_DOAL_G_0_s17 (
    .F(ff_imem_n29_DOAL_G_0_19),
    .I0(ff_address_even[3]),
    .I1(n84),
    .I2(ff_address_even[7]),
    .I3(n80) 
);
defparam ff_imem_n29_DOAL_G_0_s17.INIT=16'h9009;
  DFF ff_q_out_23_s0 (
    .Q(out_e[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_e[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_e[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_e[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_e[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_e[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_e[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_e[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_e[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_e[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_e[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_e[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_e[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_e[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_e[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_e[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_e[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_e[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_e[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_e[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_e[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_e[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_e[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_e[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_13440_REDUCAREG_G_s (
    .Q(ff_imem_13440_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFF ff_imem_13440_DIAREG_G_0_s (
    .Q(ff_imem_13440_DIAREG_G[0]),
    .D(ff_d[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_13440_DIAREG_G_1_s (
    .Q(ff_imem_13440_DIAREG_G[1]),
    .D(ff_d[1]),
    .CLK(clk85m) 
);
  DFF ff_imem_13440_DIAREG_G_2_s (
    .Q(ff_imem_13440_DIAREG_G[2]),
    .D(ff_d[2]),
    .CLK(clk85m) 
);
  DFF ff_imem_13440_DIAREG_G_3_s (
    .Q(ff_imem_13440_DIAREG_G[3]),
    .D(ff_d[3]),
    .CLK(clk85m) 
);
  DFF ff_imem_13440_DIAREG_G_4_s (
    .Q(ff_imem_13440_DIAREG_G[4]),
    .D(ff_d[4]),
    .CLK(clk85m) 
);
  DFF ff_imem_13440_DIAREG_G_5_s (
    .Q(ff_imem_13440_DIAREG_G[5]),
    .D(ff_d[5]),
    .CLK(clk85m) 
);
  DFF ff_imem_13440_DIAREG_G_6_s (
    .Q(ff_imem_13440_DIAREG_G[6]),
    .D(ff_d[6]),
    .CLK(clk85m) 
);
  DFF ff_imem_13440_DIAREG_G_7_s (
    .Q(ff_imem_13440_DIAREG_G[7]),
    .D(ff_d[7]),
    .CLK(clk85m) 
);
  DFF ff_imem_13440_DIAREG_G_8_s (
    .Q(ff_imem_13440_DIAREG_G[8]),
    .D(ff_d[8]),
    .CLK(clk85m) 
);
  DFF ff_imem_13440_DIAREG_G_9_s (
    .Q(ff_imem_13440_DIAREG_G[9]),
    .D(ff_d[9]),
    .CLK(clk85m) 
);
  DFF ff_imem_13440_DIAREG_G_10_s (
    .Q(ff_imem_13440_DIAREG_G[10]),
    .D(ff_d[10]),
    .CLK(clk85m) 
);
  DFF ff_imem_13440_DIAREG_G_11_s (
    .Q(ff_imem_13440_DIAREG_G[11]),
    .D(ff_d[11]),
    .CLK(clk85m) 
);
  DFF ff_imem_13440_DIAREG_G_12_s (
    .Q(ff_imem_13440_DIAREG_G[12]),
    .D(ff_d[12]),
    .CLK(clk85m) 
);
  DFF ff_imem_13440_DIAREG_G_13_s (
    .Q(ff_imem_13440_DIAREG_G[13]),
    .D(ff_d[13]),
    .CLK(clk85m) 
);
  DFF ff_imem_13440_DIAREG_G_14_s (
    .Q(ff_imem_13440_DIAREG_G[14]),
    .D(ff_d[14]),
    .CLK(clk85m) 
);
  DFF ff_imem_13440_DIAREG_G_15_s (
    .Q(ff_imem_13440_DIAREG_G[15]),
    .D(ff_d[15]),
    .CLK(clk85m) 
);
  DFF ff_imem_13440_DIAREG_G_16_s (
    .Q(ff_imem_13440_DIAREG_G[16]),
    .D(ff_d[16]),
    .CLK(clk85m) 
);
  DFF ff_imem_13440_DIAREG_G_17_s (
    .Q(ff_imem_13440_DIAREG_G[17]),
    .D(ff_d[17]),
    .CLK(clk85m) 
);
  DFF ff_imem_13440_DIAREG_G_18_s (
    .Q(ff_imem_13440_DIAREG_G[18]),
    .D(ff_d[18]),
    .CLK(clk85m) 
);
  DFF ff_imem_13440_DIAREG_G_19_s (
    .Q(ff_imem_13440_DIAREG_G[19]),
    .D(ff_d[19]),
    .CLK(clk85m) 
);
  DFF ff_imem_13440_DIAREG_G_20_s (
    .Q(ff_imem_13440_DIAREG_G[20]),
    .D(ff_d[20]),
    .CLK(clk85m) 
);
  DFF ff_imem_13440_DIAREG_G_21_s (
    .Q(ff_imem_13440_DIAREG_G[21]),
    .D(ff_d[21]),
    .CLK(clk85m) 
);
  DFF ff_imem_13440_DIAREG_G_22_s (
    .Q(ff_imem_13440_DIAREG_G[22]),
    .D(ff_d[22]),
    .CLK(clk85m) 
);
  DFF ff_imem_13440_DIAREG_G_23_s (
    .Q(ff_imem_13440_DIAREG_G[23]),
    .D(ff_d[23]),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer */
module vdp_video_ram_line_buffer_0 (
  clk85m,
  n98,
  n97,
  n96,
  n95,
  n94,
  n93,
  n92,
  n91,
  n90,
  n89,
  ff_we_odd,
  ff_re,
  ff_d,
  ff_address_odd,
  ff_imem_13440_DIAREG_G,
  out_o
)
;
input clk85m;
input n98;
input n97;
input n96;
input n95;
input n94;
input n93;
input n92;
input n91;
input n90;
input n89;
input ff_we_odd;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_odd;
input [23:0] ff_imem_13440_DIAREG_G;
output [23:0] out_o;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_13541_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT4 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_imem_n29_DOAL_G_0_13),
    .I1(ff_imem_n29_DOAL_G_0_14),
    .I2(ff_imem_n29_DOAL_G_0_15),
    .I3(ff_imem_n29_DOAL_G_0_16) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=16'h8000;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_13440_DIAREG_G[22]),
    .I2(ff_imem_13541_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_13440_DIAREG_G[21]),
    .I2(ff_imem_13541_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_13440_DIAREG_G[20]),
    .I2(ff_imem_13541_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_13440_DIAREG_G[19]),
    .I2(ff_imem_13541_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_13440_DIAREG_G[18]),
    .I2(ff_imem_13541_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_13440_DIAREG_G[17]),
    .I2(ff_imem_13541_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_13440_DIAREG_G[16]),
    .I2(ff_imem_13541_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_13440_DIAREG_G[15]),
    .I2(ff_imem_13541_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_13440_DIAREG_G[14]),
    .I2(ff_imem_13541_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_13440_DIAREG_G[13]),
    .I2(ff_imem_13541_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_13440_DIAREG_G[12]),
    .I2(ff_imem_13541_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_13440_DIAREG_G[11]),
    .I2(ff_imem_13541_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_13440_DIAREG_G[10]),
    .I2(ff_imem_13541_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_13440_DIAREG_G[9]),
    .I2(ff_imem_13541_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_13440_DIAREG_G[8]),
    .I2(ff_imem_13541_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_13440_DIAREG_G[7]),
    .I2(ff_imem_13541_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_13440_DIAREG_G[6]),
    .I2(ff_imem_13541_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_13440_DIAREG_G[5]),
    .I2(ff_imem_13541_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_13440_DIAREG_G[4]),
    .I2(ff_imem_13541_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_13440_DIAREG_G[3]),
    .I2(ff_imem_13541_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_13440_DIAREG_G[2]),
    .I2(ff_imem_13541_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_13440_DIAREG_G[1]),
    .I2(ff_imem_13541_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(n29_1),
    .I1(ff_imem_13440_DIAREG_G[0]),
    .I2(ff_imem_13541_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h35;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_13440_DIAREG_G[23]),
    .I2(ff_imem_13541_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT4 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_address_odd[3]),
    .I1(n95),
    .I2(ff_address_odd[4]),
    .I3(n94) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=16'h9009;
  LUT3 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_address_odd[0]),
    .I1(n98),
    .I2(ff_imem_n29_DOAL_G_0_17) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=8'h90;
  LUT4 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(ff_address_odd[5]),
    .I1(n93),
    .I2(ff_address_odd[6]),
    .I3(n92) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(ff_address_odd[7]),
    .I1(n91),
    .I2(ff_we_odd),
    .I3(ff_imem_n29_DOAL_G_0_18) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=16'h9000;
  LUT4 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(ff_address_odd[1]),
    .I1(n97),
    .I2(ff_address_odd[2]),
    .I3(n96) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(ff_address_odd[8]),
    .I1(n90),
    .I2(ff_address_odd[9]),
    .I3(n89) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=16'h9009;
  DFF ff_q_out_23_s0 (
    .Q(out_o[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_o[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_o[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_o[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_o[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_o[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_o[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_o[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_o[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_o[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_o[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_o[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_o[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_o[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_o[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_o[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_o[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_o[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_o[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_o[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_o[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_o[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_o[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_o[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_13541_REDUCAREG_G_s (
    .Q(ff_imem_13541_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer_0 */
module vdp_video_double_buffer (
  clk85m,
  ff_active,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_v_count,
  w_h_count,
  ff_x_position_r,
  n77_6,
  w_pixel_r,
  w_pixel_g,
  w_pixel_b
)
;
input clk85m;
input ff_active;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
input [0:0] w_v_count;
input [11:2] w_h_count;
input [9:0] ff_x_position_r;
output n77_6;
output [7:0] w_pixel_r;
output [7:0] w_pixel_g;
output [7:0] w_pixel_b;
wire n78;
wire n79;
wire n80;
wire n81;
wire n82;
wire n83;
wire n84;
wire n85;
wire n86;
wire n87;
wire n89;
wire n90;
wire n91;
wire n92;
wire n93;
wire n94;
wire n95;
wire n96;
wire n97;
wire n98;
wire n147_3;
wire n148_3;
wire n149_3;
wire n150_3;
wire n151_3;
wire n152_3;
wire n153_3;
wire n154_3;
wire n155_3;
wire n156_3;
wire n157_3;
wire n158_3;
wire n159_3;
wire n160_3;
wire n161_3;
wire n162_3;
wire n163_3;
wire n164_3;
wire n165_3;
wire n166_3;
wire n167_3;
wire n168_3;
wire n169_3;
wire n170_3;
wire ff_we_even;
wire ff_we_odd;
wire ff_re;
wire [23:0] ff_d;
wire [9:0] ff_address_even;
wire [9:0] ff_address_odd;
wire [23:0] out_e;
wire [23:0] ff_imem_13440_DIAREG_G;
wire [23:0] out_o;
wire VCC;
wire GND;
  LUT3 n78_s1 (
    .F(n78),
    .I0(w_h_count[11]),
    .I1(ff_x_position_r[9]),
    .I2(w_v_count[0]) 
);
defparam n78_s1.INIT=8'hCA;
  LUT3 n79_s1 (
    .F(n79),
    .I0(w_h_count[10]),
    .I1(ff_x_position_r[8]),
    .I2(w_v_count[0]) 
);
defparam n79_s1.INIT=8'hCA;
  LUT3 n80_s1 (
    .F(n80),
    .I0(w_h_count[9]),
    .I1(ff_x_position_r[7]),
    .I2(w_v_count[0]) 
);
defparam n80_s1.INIT=8'hCA;
  LUT3 n81_s1 (
    .F(n81),
    .I0(w_h_count[8]),
    .I1(ff_x_position_r[6]),
    .I2(w_v_count[0]) 
);
defparam n81_s1.INIT=8'hCA;
  LUT3 n82_s1 (
    .F(n82),
    .I0(w_h_count[7]),
    .I1(ff_x_position_r[5]),
    .I2(w_v_count[0]) 
);
defparam n82_s1.INIT=8'hCA;
  LUT3 n83_s1 (
    .F(n83),
    .I0(w_h_count[6]),
    .I1(ff_x_position_r[4]),
    .I2(w_v_count[0]) 
);
defparam n83_s1.INIT=8'hCA;
  LUT3 n84_s1 (
    .F(n84),
    .I0(w_h_count[5]),
    .I1(ff_x_position_r[3]),
    .I2(w_v_count[0]) 
);
defparam n84_s1.INIT=8'hCA;
  LUT3 n85_s1 (
    .F(n85),
    .I0(w_h_count[4]),
    .I1(ff_x_position_r[2]),
    .I2(w_v_count[0]) 
);
defparam n85_s1.INIT=8'hCA;
  LUT3 n86_s1 (
    .F(n86),
    .I0(w_h_count[3]),
    .I1(ff_x_position_r[1]),
    .I2(w_v_count[0]) 
);
defparam n86_s1.INIT=8'hCA;
  LUT3 n87_s1 (
    .F(n87),
    .I0(w_h_count[2]),
    .I1(ff_x_position_r[0]),
    .I2(w_v_count[0]) 
);
defparam n87_s1.INIT=8'hCA;
  LUT3 n89_s1 (
    .F(n89),
    .I0(ff_x_position_r[9]),
    .I1(w_h_count[11]),
    .I2(w_v_count[0]) 
);
defparam n89_s1.INIT=8'hCA;
  LUT3 n90_s1 (
    .F(n90),
    .I0(ff_x_position_r[8]),
    .I1(w_h_count[10]),
    .I2(w_v_count[0]) 
);
defparam n90_s1.INIT=8'hCA;
  LUT3 n91_s1 (
    .F(n91),
    .I0(ff_x_position_r[7]),
    .I1(w_h_count[9]),
    .I2(w_v_count[0]) 
);
defparam n91_s1.INIT=8'hCA;
  LUT3 n92_s1 (
    .F(n92),
    .I0(ff_x_position_r[6]),
    .I1(w_h_count[8]),
    .I2(w_v_count[0]) 
);
defparam n92_s1.INIT=8'hCA;
  LUT3 n93_s1 (
    .F(n93),
    .I0(ff_x_position_r[5]),
    .I1(w_h_count[7]),
    .I2(w_v_count[0]) 
);
defparam n93_s1.INIT=8'hCA;
  LUT3 n94_s1 (
    .F(n94),
    .I0(ff_x_position_r[4]),
    .I1(w_h_count[6]),
    .I2(w_v_count[0]) 
);
defparam n94_s1.INIT=8'hCA;
  LUT3 n95_s1 (
    .F(n95),
    .I0(ff_x_position_r[3]),
    .I1(w_h_count[5]),
    .I2(w_v_count[0]) 
);
defparam n95_s1.INIT=8'hCA;
  LUT3 n96_s1 (
    .F(n96),
    .I0(ff_x_position_r[2]),
    .I1(w_h_count[4]),
    .I2(w_v_count[0]) 
);
defparam n96_s1.INIT=8'hCA;
  LUT3 n97_s1 (
    .F(n97),
    .I0(ff_x_position_r[1]),
    .I1(w_h_count[3]),
    .I2(w_v_count[0]) 
);
defparam n97_s1.INIT=8'hCA;
  LUT3 n98_s1 (
    .F(n98),
    .I0(ff_x_position_r[0]),
    .I1(w_h_count[2]),
    .I2(w_v_count[0]) 
);
defparam n98_s1.INIT=8'hCA;
  LUT3 n147_s0 (
    .F(n147_3),
    .I0(out_o[23]),
    .I1(out_e[23]),
    .I2(w_v_count[0]) 
);
defparam n147_s0.INIT=8'hCA;
  LUT3 n148_s0 (
    .F(n148_3),
    .I0(out_o[22]),
    .I1(out_e[22]),
    .I2(w_v_count[0]) 
);
defparam n148_s0.INIT=8'hCA;
  LUT3 n149_s0 (
    .F(n149_3),
    .I0(out_o[21]),
    .I1(out_e[21]),
    .I2(w_v_count[0]) 
);
defparam n149_s0.INIT=8'hCA;
  LUT3 n150_s0 (
    .F(n150_3),
    .I0(out_o[20]),
    .I1(out_e[20]),
    .I2(w_v_count[0]) 
);
defparam n150_s0.INIT=8'hCA;
  LUT3 n151_s0 (
    .F(n151_3),
    .I0(out_o[19]),
    .I1(out_e[19]),
    .I2(w_v_count[0]) 
);
defparam n151_s0.INIT=8'hCA;
  LUT3 n152_s0 (
    .F(n152_3),
    .I0(out_o[18]),
    .I1(out_e[18]),
    .I2(w_v_count[0]) 
);
defparam n152_s0.INIT=8'hCA;
  LUT3 n153_s0 (
    .F(n153_3),
    .I0(out_o[17]),
    .I1(out_e[17]),
    .I2(w_v_count[0]) 
);
defparam n153_s0.INIT=8'hCA;
  LUT3 n154_s0 (
    .F(n154_3),
    .I0(out_o[16]),
    .I1(out_e[16]),
    .I2(w_v_count[0]) 
);
defparam n154_s0.INIT=8'hCA;
  LUT3 n155_s0 (
    .F(n155_3),
    .I0(out_o[15]),
    .I1(out_e[15]),
    .I2(w_v_count[0]) 
);
defparam n155_s0.INIT=8'hCA;
  LUT3 n156_s0 (
    .F(n156_3),
    .I0(out_o[14]),
    .I1(out_e[14]),
    .I2(w_v_count[0]) 
);
defparam n156_s0.INIT=8'hCA;
  LUT3 n157_s0 (
    .F(n157_3),
    .I0(out_o[13]),
    .I1(out_e[13]),
    .I2(w_v_count[0]) 
);
defparam n157_s0.INIT=8'hCA;
  LUT3 n158_s0 (
    .F(n158_3),
    .I0(out_o[12]),
    .I1(out_e[12]),
    .I2(w_v_count[0]) 
);
defparam n158_s0.INIT=8'hCA;
  LUT3 n159_s0 (
    .F(n159_3),
    .I0(out_o[11]),
    .I1(out_e[11]),
    .I2(w_v_count[0]) 
);
defparam n159_s0.INIT=8'hCA;
  LUT3 n160_s0 (
    .F(n160_3),
    .I0(out_o[10]),
    .I1(out_e[10]),
    .I2(w_v_count[0]) 
);
defparam n160_s0.INIT=8'hCA;
  LUT3 n161_s0 (
    .F(n161_3),
    .I0(out_o[9]),
    .I1(out_e[9]),
    .I2(w_v_count[0]) 
);
defparam n161_s0.INIT=8'hCA;
  LUT3 n162_s0 (
    .F(n162_3),
    .I0(out_o[8]),
    .I1(out_e[8]),
    .I2(w_v_count[0]) 
);
defparam n162_s0.INIT=8'hCA;
  LUT3 n163_s0 (
    .F(n163_3),
    .I0(out_o[7]),
    .I1(out_e[7]),
    .I2(w_v_count[0]) 
);
defparam n163_s0.INIT=8'hCA;
  LUT3 n164_s0 (
    .F(n164_3),
    .I0(out_o[6]),
    .I1(out_e[6]),
    .I2(w_v_count[0]) 
);
defparam n164_s0.INIT=8'hCA;
  LUT3 n165_s0 (
    .F(n165_3),
    .I0(out_o[5]),
    .I1(out_e[5]),
    .I2(w_v_count[0]) 
);
defparam n165_s0.INIT=8'hCA;
  LUT3 n166_s0 (
    .F(n166_3),
    .I0(out_o[4]),
    .I1(out_e[4]),
    .I2(w_v_count[0]) 
);
defparam n166_s0.INIT=8'hCA;
  LUT3 n167_s0 (
    .F(n167_3),
    .I0(out_o[3]),
    .I1(out_e[3]),
    .I2(w_v_count[0]) 
);
defparam n167_s0.INIT=8'hCA;
  LUT3 n168_s0 (
    .F(n168_3),
    .I0(out_o[2]),
    .I1(out_e[2]),
    .I2(w_v_count[0]) 
);
defparam n168_s0.INIT=8'hCA;
  LUT3 n169_s0 (
    .F(n169_3),
    .I0(out_o[1]),
    .I1(out_e[1]),
    .I2(w_v_count[0]) 
);
defparam n169_s0.INIT=8'hCA;
  LUT3 n170_s0 (
    .F(n170_3),
    .I0(out_o[0]),
    .I1(out_e[0]),
    .I2(w_v_count[0]) 
);
defparam n170_s0.INIT=8'hCA;
  DFF ff_d_23_s0 (
    .Q(ff_d[23]),
    .D(w_upscan_r[7]),
    .CLK(clk85m) 
);
  DFF ff_d_22_s0 (
    .Q(ff_d[22]),
    .D(w_upscan_r[6]),
    .CLK(clk85m) 
);
  DFF ff_d_21_s0 (
    .Q(ff_d[21]),
    .D(w_upscan_r[5]),
    .CLK(clk85m) 
);
  DFF ff_d_20_s0 (
    .Q(ff_d[20]),
    .D(w_upscan_r[4]),
    .CLK(clk85m) 
);
  DFF ff_d_19_s0 (
    .Q(ff_d[19]),
    .D(w_upscan_r[3]),
    .CLK(clk85m) 
);
  DFF ff_d_18_s0 (
    .Q(ff_d[18]),
    .D(w_upscan_r[2]),
    .CLK(clk85m) 
);
  DFF ff_d_17_s0 (
    .Q(ff_d[17]),
    .D(w_upscan_r[1]),
    .CLK(clk85m) 
);
  DFF ff_d_16_s0 (
    .Q(ff_d[16]),
    .D(w_upscan_r[0]),
    .CLK(clk85m) 
);
  DFF ff_d_15_s0 (
    .Q(ff_d[15]),
    .D(w_upscan_g[7]),
    .CLK(clk85m) 
);
  DFF ff_d_14_s0 (
    .Q(ff_d[14]),
    .D(w_upscan_g[6]),
    .CLK(clk85m) 
);
  DFF ff_d_13_s0 (
    .Q(ff_d[13]),
    .D(w_upscan_g[5]),
    .CLK(clk85m) 
);
  DFF ff_d_12_s0 (
    .Q(ff_d[12]),
    .D(w_upscan_g[4]),
    .CLK(clk85m) 
);
  DFF ff_d_11_s0 (
    .Q(ff_d[11]),
    .D(w_upscan_g[3]),
    .CLK(clk85m) 
);
  DFF ff_d_10_s0 (
    .Q(ff_d[10]),
    .D(w_upscan_g[2]),
    .CLK(clk85m) 
);
  DFF ff_d_9_s0 (
    .Q(ff_d[9]),
    .D(w_upscan_g[1]),
    .CLK(clk85m) 
);
  DFF ff_d_8_s0 (
    .Q(ff_d[8]),
    .D(w_upscan_g[0]),
    .CLK(clk85m) 
);
  DFF ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(w_upscan_b[7]),
    .CLK(clk85m) 
);
  DFF ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(w_upscan_b[6]),
    .CLK(clk85m) 
);
  DFF ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(w_upscan_b[5]),
    .CLK(clk85m) 
);
  DFF ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(w_upscan_b[4]),
    .CLK(clk85m) 
);
  DFF ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(w_upscan_b[3]),
    .CLK(clk85m) 
);
  DFF ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(w_upscan_b[2]),
    .CLK(clk85m) 
);
  DFF ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(w_upscan_b[1]),
    .CLK(clk85m) 
);
  DFF ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(w_upscan_b[0]),
    .CLK(clk85m) 
);
  DFF ff_we_even_s0 (
    .Q(ff_we_even),
    .D(n77_6),
    .CLK(clk85m) 
);
  DFF ff_address_even_9_s0 (
    .Q(ff_address_even[9]),
    .D(n78),
    .CLK(clk85m) 
);
  DFF ff_address_even_8_s0 (
    .Q(ff_address_even[8]),
    .D(n79),
    .CLK(clk85m) 
);
  DFF ff_address_even_7_s0 (
    .Q(ff_address_even[7]),
    .D(n80),
    .CLK(clk85m) 
);
  DFF ff_address_even_6_s0 (
    .Q(ff_address_even[6]),
    .D(n81),
    .CLK(clk85m) 
);
  DFF ff_address_even_5_s0 (
    .Q(ff_address_even[5]),
    .D(n82),
    .CLK(clk85m) 
);
  DFF ff_address_even_4_s0 (
    .Q(ff_address_even[4]),
    .D(n83),
    .CLK(clk85m) 
);
  DFF ff_address_even_3_s0 (
    .Q(ff_address_even[3]),
    .D(n84),
    .CLK(clk85m) 
);
  DFF ff_address_even_2_s0 (
    .Q(ff_address_even[2]),
    .D(n85),
    .CLK(clk85m) 
);
  DFF ff_address_even_1_s0 (
    .Q(ff_address_even[1]),
    .D(n86),
    .CLK(clk85m) 
);
  DFF ff_address_even_0_s0 (
    .Q(ff_address_even[0]),
    .D(n87),
    .CLK(clk85m) 
);
  DFF ff_we_odd_s0 (
    .Q(ff_we_odd),
    .D(w_v_count[0]),
    .CLK(clk85m) 
);
  DFF ff_address_odd_9_s0 (
    .Q(ff_address_odd[9]),
    .D(n89),
    .CLK(clk85m) 
);
  DFF ff_address_odd_8_s0 (
    .Q(ff_address_odd[8]),
    .D(n90),
    .CLK(clk85m) 
);
  DFF ff_address_odd_7_s0 (
    .Q(ff_address_odd[7]),
    .D(n91),
    .CLK(clk85m) 
);
  DFF ff_address_odd_6_s0 (
    .Q(ff_address_odd[6]),
    .D(n92),
    .CLK(clk85m) 
);
  DFF ff_address_odd_5_s0 (
    .Q(ff_address_odd[5]),
    .D(n93),
    .CLK(clk85m) 
);
  DFF ff_address_odd_4_s0 (
    .Q(ff_address_odd[4]),
    .D(n94),
    .CLK(clk85m) 
);
  DFF ff_address_odd_3_s0 (
    .Q(ff_address_odd[3]),
    .D(n95),
    .CLK(clk85m) 
);
  DFF ff_address_odd_2_s0 (
    .Q(ff_address_odd[2]),
    .D(n96),
    .CLK(clk85m) 
);
  DFF ff_address_odd_1_s0 (
    .Q(ff_address_odd[1]),
    .D(n97),
    .CLK(clk85m) 
);
  DFF ff_address_odd_0_s0 (
    .Q(ff_address_odd[0]),
    .D(n98),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_7_s0 (
    .Q(w_pixel_r[7]),
    .D(n147_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_6_s0 (
    .Q(w_pixel_r[6]),
    .D(n148_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_5_s0 (
    .Q(w_pixel_r[5]),
    .D(n149_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_4_s0 (
    .Q(w_pixel_r[4]),
    .D(n150_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_3_s0 (
    .Q(w_pixel_r[3]),
    .D(n151_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_2_s0 (
    .Q(w_pixel_r[2]),
    .D(n152_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_1_s0 (
    .Q(w_pixel_r[1]),
    .D(n153_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_0_s0 (
    .Q(w_pixel_r[0]),
    .D(n154_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_7_s0 (
    .Q(w_pixel_g[7]),
    .D(n155_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_6_s0 (
    .Q(w_pixel_g[6]),
    .D(n156_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_5_s0 (
    .Q(w_pixel_g[5]),
    .D(n157_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_4_s0 (
    .Q(w_pixel_g[4]),
    .D(n158_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_3_s0 (
    .Q(w_pixel_g[3]),
    .D(n159_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_2_s0 (
    .Q(w_pixel_g[2]),
    .D(n160_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_1_s0 (
    .Q(w_pixel_g[1]),
    .D(n161_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_0_s0 (
    .Q(w_pixel_g[0]),
    .D(n162_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_7_s0 (
    .Q(w_pixel_b[7]),
    .D(n163_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_6_s0 (
    .Q(w_pixel_b[6]),
    .D(n164_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_5_s0 (
    .Q(w_pixel_b[5]),
    .D(n165_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_4_s0 (
    .Q(w_pixel_b[4]),
    .D(n166_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_3_s0 (
    .Q(w_pixel_b[3]),
    .D(n167_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_2_s0 (
    .Q(w_pixel_b[2]),
    .D(n168_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_1_s0 (
    .Q(w_pixel_b[1]),
    .D(n169_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_0_s0 (
    .Q(w_pixel_b[0]),
    .D(n170_3),
    .CLK(clk85m) 
);
  DFF ff_re_s0 (
    .Q(ff_re),
    .D(ff_active),
    .CLK(clk85m) 
);
  INV n77_s2 (
    .O(n77_6),
    .I(w_v_count[0]) 
);
  vdp_video_ram_line_buffer u_buf_even (
    .clk85m(clk85m),
    .n87(n87),
    .n86(n86),
    .n85(n85),
    .n84(n84),
    .n83(n83),
    .n82(n82),
    .n81(n81),
    .n80(n80),
    .n79(n79),
    .n78(n78),
    .ff_we_even(ff_we_even),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_even(ff_address_even[9:0]),
    .out_e(out_e[23:0]),
    .ff_imem_13440_DIAREG_G(ff_imem_13440_DIAREG_G[23:0])
);
  vdp_video_ram_line_buffer_0 u_buf_odd (
    .clk85m(clk85m),
    .n98(n98),
    .n97(n97),
    .n96(n96),
    .n95(n95),
    .n94(n94),
    .n93(n93),
    .n92(n92),
    .n91(n91),
    .n90(n90),
    .n89(n89),
    .ff_we_odd(ff_we_odd),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_odd(ff_address_odd[9:0]),
    .ff_imem_13440_DIAREG_G(ff_imem_13440_DIAREG_G[23:0]),
    .out_o(out_o[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_double_buffer */
module vdp_video_out_bilinear (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_r,
  ff_tap0_r,
  ff_tap1_delay,
  w_bilinear_r
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_r;
input [7:0] ff_tap0_r;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_r;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_r[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_r[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_r[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_r[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_r[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_r[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_r[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_r[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_r[7:0]}),
    .B({GND,ff_tap0_r[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear */
module vdp_video_out_bilinear_0 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_g,
  ff_tap0_g,
  ff_tap1_delay,
  w_bilinear_g
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_g;
input [7:0] ff_tap0_g;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_g;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_g[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_g[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_g[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_g[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_g[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_g[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_g[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_g[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_g[7:0]}),
    .B({GND,ff_tap0_g[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_0 */
module vdp_video_out_bilinear_1 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_b,
  ff_tap0_b,
  ff_tap1_delay,
  w_bilinear_b
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_b;
input [7:0] ff_tap0_b;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_b;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_b[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_b[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_b[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_b[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_b[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_b[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_b[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_b[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_b[7:0]}),
    .B({GND,ff_tap0_b[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_1 */
module vdp_video_out (
  clk85m,
  n36_6,
  w_h_count_end_14,
  w_h_count_end,
  w_h_count_end_13,
  w_h_count,
  w_v_count,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_video_vs,
  w_video_hs,
  w_video_de,
  n103_9,
  ff_v_en_8,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input clk85m;
input n36_6;
input w_h_count_end_14;
input w_h_count_end;
input w_h_count_end_13;
input [11:0] w_h_count;
input [9:0] w_v_count;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
output w_video_vs;
output w_video_hs;
output w_video_de;
output n103_9;
output ff_v_en_8;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire n75_9;
wire n103_6;
wire w_gain_6_5;
wire ff_h_en_8;
wire ff_v_en_6;
wire ff_vs_5;
wire ff_numerator_7_8;
wire ff_active_8;
wire ff_hs_6;
wire n218_7;
wire n217_7;
wire n216_7;
wire n215_7;
wire n165_7;
wire n164_7;
wire n163_7;
wire n162_7;
wire n161_7;
wire n160_7;
wire n159_7;
wire n158_7;
wire n157_7;
wire n62_7;
wire n75_10;
wire n75_11;
wire n103_7;
wire n103_8;
wire ff_h_en_9;
wire ff_h_en_10;
wire ff_h_en_11;
wire ff_v_en_7;
wire ff_vs_6;
wire ff_x_position_r_9_9;
wire n218_8;
wire n216_8;
wire n163_8;
wire n162_8;
wire n160_8;
wire n157_8;
wire n22_8;
wire ff_h_en_12;
wire ff_v_en_9;
wire n216_9;
wire ff_x_position_r_9_12;
wire n159_10;
wire n215_10;
wire n22_10;
wire n41_9;
wire n219_11;
wire ff_numerator_3_9;
wire ff_v_en;
wire ff_h_en;
wire ff_active;
wire ff_tap1_b_0_5;
wire w_scanline_gain_0_2;
wire w_scanline_gain_0_3;
wire w_scanline_gain_1_2;
wire w_scanline_gain_1_3;
wire w_scanline_gain_2_2;
wire w_scanline_gain_2_3;
wire w_scanline_gain_3_2;
wire w_scanline_gain_3_3;
wire w_scanline_gain_4_2;
wire w_scanline_gain_4_3;
wire w_scanline_gain_5_2;
wire w_scanline_gain_5_3;
wire w_scanline_gain_6_2;
wire w_scanline_gain_6_3;
wire w_scanline_gain_7_2;
wire w_scanline_gain_8_6;
wire w_scanline_gain_0_5;
wire w_scanline_gain_1_5;
wire w_scanline_gain_2_5;
wire w_scanline_gain_3_5;
wire w_scanline_gain_4_5;
wire w_scanline_gain_5_5;
wire w_scanline_gain_6_5;
wire w_scanline_gain_7_5;
wire ff_tap1_b_0_18;
wire n77_6;
wire [7:0] ff_coeff1;
wire [7:0] ff_tap0_r;
wire [7:0] ff_tap0_g;
wire [7:0] ff_tap0_b;
wire [7:0] ff_gain;
wire [9:0] ff_x_position_r;
wire [7:4] ff_numerator;
wire [7:0] ff_tap1_delay;
wire [7:0] ff_tap1_delay_0;
wire [7:0] ff_tap1_delay_1;
wire [7:0] ff_display_r;
wire [7:0] ff_display_g;
wire [7:0] ff_display_b;
wire [7:0] ff_coeff;
wire [9:0] w_scanline_gain;
wire [7:0] w_pixel_r;
wire [7:0] w_pixel_g;
wire [7:0] w_pixel_b;
wire [7:0] w_bilinear_r;
wire [7:0] w_bilinear_g;
wire [7:0] w_bilinear_b;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [17:0] DOUT_0;
wire [8:0] SOA_0;
wire [8:0] SOB_0;
wire [17:0] DOUT_1;
wire [8:0] SOA_1;
wire [8:0] SOB_1;
wire [17:0] DOUT_2;
wire [8:0] SOA_2;
wire [8:0] SOB_2;
wire VCC;
wire GND;
  LUT4 n75_s6 (
    .F(n75_9),
    .I0(w_h_count[3]),
    .I1(w_h_count_end_14),
    .I2(n75_10),
    .I3(n75_11) 
);
defparam n75_s6.INIT=16'h4000;
  LUT2 n103_s3 (
    .F(n103_6),
    .I0(n103_7),
    .I1(n103_8) 
);
defparam n103_s3.INIT=4'h8;
  LUT2 w_video_de_s (
    .F(w_video_de),
    .I0(ff_h_en),
    .I1(ff_v_en) 
);
defparam w_video_de_s.INIT=4'h8;
  LUT2 w_gain_6_s2 (
    .F(w_gain_6_5),
    .I0(w_v_count[0]),
    .I1(w_h_count[0]) 
);
defparam w_gain_6_s2.INIT=4'h4;
  LUT3 ff_h_en_s3 (
    .F(ff_h_en_8),
    .I0(ff_h_en_9),
    .I1(ff_h_en_10),
    .I2(ff_h_en_11) 
);
defparam ff_h_en_s3.INIT=8'hE0;
  LUT4 ff_v_en_s2 (
    .F(ff_v_en_6),
    .I0(w_v_count[5]),
    .I1(w_v_count[9]),
    .I2(w_h_count_end),
    .I3(ff_v_en_7) 
);
defparam ff_v_en_s2.INIT=16'h6000;
  LUT3 ff_vs_s2 (
    .F(ff_vs_5),
    .I0(ff_vs_6),
    .I1(n103_8),
    .I2(w_h_count_end) 
);
defparam ff_vs_s2.INIT=8'h40;
  LUT3 ff_numerator_7_s3 (
    .F(ff_numerator_7_8),
    .I0(ff_active),
    .I1(w_h_count[0]),
    .I2(ff_x_position_r_9_12) 
);
defparam ff_numerator_7_s3.INIT=8'hF8;
  LUT2 ff_active_s3 (
    .F(ff_active_8),
    .I0(ff_x_position_r_9_12),
    .I1(n22_10) 
);
defparam ff_active_s3.INIT=4'hB;
  LUT2 ff_hs_s3 (
    .F(ff_hs_6),
    .I0(w_h_count_end),
    .I1(n75_9) 
);
defparam ff_hs_s3.INIT=4'hE;
  LUT3 n218_s2 (
    .F(n218_7),
    .I0(ff_x_position_r_9_12),
    .I1(ff_numerator[4]),
    .I2(n218_8) 
);
defparam n218_s2.INIT=8'h41;
  LUT4 n217_s2 (
    .F(n217_7),
    .I0(n218_8),
    .I1(ff_numerator[4]),
    .I2(ff_x_position_r_9_12),
    .I3(ff_numerator[5]) 
);
defparam n217_s2.INIT=16'h0B04;
  LUT2 n216_s2 (
    .F(n216_7),
    .I0(ff_x_position_r_9_12),
    .I1(n216_8) 
);
defparam n216_s2.INIT=4'h1;
  LUT4 n215_s2 (
    .F(n215_7),
    .I0(ff_numerator[6]),
    .I1(n215_10),
    .I2(ff_x_position_r_9_12),
    .I3(ff_numerator[7]) 
);
defparam n215_s2.INIT=16'h0E01;
  LUT3 n165_s2 (
    .F(n165_7),
    .I0(ff_x_position_r_9_12),
    .I1(ff_x_position_r[1]),
    .I2(ff_x_position_r[0]) 
);
defparam n165_s2.INIT=8'h14;
  LUT4 n164_s2 (
    .F(n164_7),
    .I0(ff_x_position_r[1]),
    .I1(ff_x_position_r[0]),
    .I2(ff_x_position_r_9_12),
    .I3(ff_x_position_r[2]) 
);
defparam n164_s2.INIT=16'h0708;
  LUT2 n163_s2 (
    .F(n163_7),
    .I0(ff_x_position_r_9_12),
    .I1(n163_8) 
);
defparam n163_s2.INIT=4'h4;
  LUT3 n162_s2 (
    .F(n162_7),
    .I0(ff_x_position_r_9_12),
    .I1(ff_x_position_r[4]),
    .I2(n162_8) 
);
defparam n162_s2.INIT=8'h14;
  LUT4 n161_s2 (
    .F(n161_7),
    .I0(ff_x_position_r[4]),
    .I1(n162_8),
    .I2(ff_x_position_r_9_12),
    .I3(ff_x_position_r[5]) 
);
defparam n161_s2.INIT=16'h0708;
  LUT4 n160_s2 (
    .F(n160_7),
    .I0(n162_8),
    .I1(n160_8),
    .I2(ff_x_position_r_9_12),
    .I3(ff_x_position_r[6]) 
);
defparam n160_s2.INIT=16'h0708;
  LUT3 n159_s2 (
    .F(n159_7),
    .I0(ff_x_position_r_9_12),
    .I1(ff_x_position_r[7]),
    .I2(n159_10) 
);
defparam n159_s2.INIT=8'h14;
  LUT4 n158_s2 (
    .F(n158_7),
    .I0(ff_x_position_r[7]),
    .I1(n159_10),
    .I2(ff_x_position_r_9_12),
    .I3(ff_x_position_r[8]) 
);
defparam n158_s2.INIT=16'h0708;
  LUT2 n157_s2 (
    .F(n157_7),
    .I0(ff_x_position_r_9_12),
    .I1(n157_8) 
);
defparam n157_s2.INIT=4'h4;
  LUT3 n62_s2 (
    .F(n62_7),
    .I0(w_v_count[5]),
    .I1(w_v_count[9]),
    .I2(ff_v_en_7) 
);
defparam n62_s2.INIT=8'hBF;
  LUT4 n75_s7 (
    .F(n75_10),
    .I0(w_h_count[8]),
    .I1(w_h_count[10]),
    .I2(w_h_count[11]),
    .I3(w_h_count[9]) 
);
defparam n75_s7.INIT=16'h0100;
  LUT4 n75_s8 (
    .F(n75_11),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(w_h_count[4]),
    .I3(w_h_count[5]) 
);
defparam n75_s8.INIT=16'h1000;
  LUT4 n103_s4 (
    .F(n103_7),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[1]),
    .I3(w_v_count[4]) 
);
defparam n103_s4.INIT=16'h1000;
  LUT4 n103_s5 (
    .F(n103_8),
    .I0(w_v_count[8]),
    .I1(w_v_count[9]),
    .I2(w_v_count[0]),
    .I3(n103_9) 
);
defparam n103_s5.INIT=16'h1000;
  LUT3 ff_h_en_s4 (
    .F(ff_h_en_9),
    .I0(w_h_count[9]),
    .I1(w_h_count[8]),
    .I2(ff_h_en_12) 
);
defparam ff_h_en_s4.INIT=8'h40;
  LUT3 ff_h_en_s5 (
    .F(ff_h_en_10),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n75_10) 
);
defparam ff_h_en_s5.INIT=8'h80;
  LUT4 ff_h_en_s6 (
    .F(ff_h_en_11),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]),
    .I3(w_h_count_end_13) 
);
defparam ff_h_en_s6.INIT=16'h1000;
  LUT4 ff_v_en_s3 (
    .F(ff_v_en_7),
    .I0(w_v_count[1]),
    .I1(w_v_count[2]),
    .I2(ff_v_en_8),
    .I3(ff_v_en_9) 
);
defparam ff_v_en_s3.INIT=16'h1000;
  LUT4 ff_vs_s3 (
    .F(ff_vs_6),
    .I0(w_v_count[1]),
    .I1(w_v_count[4]),
    .I2(w_v_count[3]),
    .I3(w_v_count[2]) 
);
defparam ff_vs_s3.INIT=16'hEFF7;
  LUT3 ff_x_position_r_9_s4 (
    .F(ff_x_position_r_9_9),
    .I0(ff_numerator[6]),
    .I1(ff_numerator[7]),
    .I2(n215_10) 
);
defparam ff_x_position_r_9_s4.INIT=8'h01;
  LUT3 n218_s3 (
    .F(n218_8),
    .I0(ff_numerator[7]),
    .I1(ff_numerator[6]),
    .I2(ff_x_position_r[0]) 
);
defparam n218_s3.INIT=8'h0E;
  LUT4 n216_s3 (
    .F(n216_8),
    .I0(ff_numerator[7]),
    .I1(ff_x_position_r[0]),
    .I2(ff_numerator[6]),
    .I3(n216_9) 
);
defparam n216_s3.INIT=16'h3CF5;
  LUT4 n163_s3 (
    .F(n163_8),
    .I0(ff_x_position_r[2]),
    .I1(ff_x_position_r[1]),
    .I2(ff_x_position_r[0]),
    .I3(ff_x_position_r[3]) 
);
defparam n163_s3.INIT=16'h7F80;
  LUT4 n162_s3 (
    .F(n162_8),
    .I0(ff_x_position_r[3]),
    .I1(ff_x_position_r[2]),
    .I2(ff_x_position_r[1]),
    .I3(ff_x_position_r[0]) 
);
defparam n162_s3.INIT=16'h8000;
  LUT2 n160_s3 (
    .F(n160_8),
    .I0(ff_x_position_r[5]),
    .I1(ff_x_position_r[4]) 
);
defparam n160_s3.INIT=4'h8;
  LUT4 n157_s3 (
    .F(n157_8),
    .I0(ff_x_position_r[8]),
    .I1(ff_x_position_r[7]),
    .I2(n159_10),
    .I3(ff_x_position_r[9]) 
);
defparam n157_s3.INIT=16'h7F80;
  LUT4 n22_s3 (
    .F(n22_8),
    .I0(w_h_count[2]),
    .I1(w_h_count[1]),
    .I2(w_h_count[0]),
    .I3(w_h_count_end_13) 
);
defparam n22_s3.INIT=16'h4000;
  LUT3 n103_s6 (
    .F(n103_9),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(w_v_count[7]) 
);
defparam n103_s6.INIT=8'h01;
  LUT4 ff_h_en_s7 (
    .F(ff_h_en_12),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(w_h_count[10]),
    .I3(w_h_count[11]) 
);
defparam ff_h_en_s7.INIT=16'h0100;
  LUT2 ff_v_en_s4 (
    .F(ff_v_en_8),
    .I0(w_v_count[4]),
    .I1(w_v_count[3]) 
);
defparam ff_v_en_s4.INIT=4'h4;
  LUT4 ff_v_en_s5 (
    .F(ff_v_en_9),
    .I0(w_v_count[0]),
    .I1(w_v_count[6]),
    .I2(w_v_count[7]),
    .I3(w_v_count[8]) 
);
defparam ff_v_en_s5.INIT=16'h0001;
  LUT2 n216_s4 (
    .F(n216_9),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]) 
);
defparam n216_s4.INIT=4'h8;
  LUT4 ff_x_position_r_9_s6 (
    .F(ff_x_position_r_9_12),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n75_10),
    .I3(n22_8) 
);
defparam ff_x_position_r_9_s6.INIT=16'h8000;
  LUT4 n159_s4 (
    .F(n159_10),
    .I0(ff_x_position_r[6]),
    .I1(n162_8),
    .I2(ff_x_position_r[5]),
    .I3(ff_x_position_r[4]) 
);
defparam n159_s4.INIT=16'h8000;
  LUT3 n215_s4 (
    .F(n215_10),
    .I0(ff_x_position_r[0]),
    .I1(ff_numerator[4]),
    .I2(ff_numerator[5]) 
);
defparam n215_s4.INIT=8'h80;
  LUT4 n22_s4 (
    .F(n22_10),
    .I0(w_h_count[9]),
    .I1(w_h_count[8]),
    .I2(ff_h_en_12),
    .I3(n22_8) 
);
defparam n22_s4.INIT=16'hBFFF;
  LUT4 n41_s3 (
    .F(n41_9),
    .I0(w_h_count[9]),
    .I1(w_h_count[8]),
    .I2(ff_h_en_12),
    .I3(ff_h_en_11) 
);
defparam n41_s3.INIT=16'hBFFF;
  LUT3 w_video_r_7_s0 (
    .F(w_video_r[7]),
    .I0(ff_display_r[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_7_s0.INIT=8'h80;
  LUT3 w_video_r_6_s0 (
    .F(w_video_r[6]),
    .I0(ff_display_r[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_6_s0.INIT=8'h80;
  LUT3 w_video_r_5_s0 (
    .F(w_video_r[5]),
    .I0(ff_display_r[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_5_s0.INIT=8'h80;
  LUT3 w_video_r_4_s0 (
    .F(w_video_r[4]),
    .I0(ff_display_r[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_4_s0.INIT=8'h80;
  LUT3 w_video_r_3_s0 (
    .F(w_video_r[3]),
    .I0(ff_display_r[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_3_s0.INIT=8'h80;
  LUT3 w_video_r_2_s0 (
    .F(w_video_r[2]),
    .I0(ff_display_r[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_2_s0.INIT=8'h80;
  LUT3 w_video_r_1_s0 (
    .F(w_video_r[1]),
    .I0(ff_display_r[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_1_s0.INIT=8'h80;
  LUT3 w_video_r_0_s0 (
    .F(w_video_r[0]),
    .I0(ff_display_r[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_0_s0.INIT=8'h80;
  LUT3 w_video_g_7_s0 (
    .F(w_video_g[7]),
    .I0(ff_display_g[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_7_s0.INIT=8'h80;
  LUT3 w_video_g_6_s0 (
    .F(w_video_g[6]),
    .I0(ff_display_g[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_6_s0.INIT=8'h80;
  LUT3 w_video_g_5_s0 (
    .F(w_video_g[5]),
    .I0(ff_display_g[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_5_s0.INIT=8'h80;
  LUT3 w_video_g_4_s0 (
    .F(w_video_g[4]),
    .I0(ff_display_g[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_4_s0.INIT=8'h80;
  LUT3 w_video_g_3_s0 (
    .F(w_video_g[3]),
    .I0(ff_display_g[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_3_s0.INIT=8'h80;
  LUT3 w_video_g_2_s0 (
    .F(w_video_g[2]),
    .I0(ff_display_g[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_2_s0.INIT=8'h80;
  LUT3 w_video_g_1_s0 (
    .F(w_video_g[1]),
    .I0(ff_display_g[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_1_s0.INIT=8'h80;
  LUT3 w_video_g_0_s0 (
    .F(w_video_g[0]),
    .I0(ff_display_g[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_0_s0.INIT=8'h80;
  LUT3 w_video_b_7_s0 (
    .F(w_video_b[7]),
    .I0(ff_display_b[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_7_s0.INIT=8'h80;
  LUT3 w_video_b_6_s0 (
    .F(w_video_b[6]),
    .I0(ff_display_b[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_6_s0.INIT=8'h80;
  LUT3 w_video_b_5_s0 (
    .F(w_video_b[5]),
    .I0(ff_display_b[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_5_s0.INIT=8'h80;
  LUT3 w_video_b_4_s0 (
    .F(w_video_b[4]),
    .I0(ff_display_b[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_4_s0.INIT=8'h80;
  LUT3 w_video_b_3_s0 (
    .F(w_video_b[3]),
    .I0(ff_display_b[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_3_s0.INIT=8'h80;
  LUT3 w_video_b_2_s0 (
    .F(w_video_b[2]),
    .I0(ff_display_b[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_2_s0.INIT=8'h80;
  LUT3 w_video_b_1_s0 (
    .F(w_video_b[1]),
    .I0(ff_display_b[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_1_s0.INIT=8'h80;
  LUT3 w_video_b_0_s0 (
    .F(w_video_b[0]),
    .I0(ff_display_b[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_0_s0.INIT=8'h80;
  LUT4 n219_s5 (
    .F(n219_11),
    .I0(ff_x_position_r_9_12),
    .I1(ff_x_position_r_9_9),
    .I2(ff_numerator_7_8),
    .I3(ff_x_position_r[0]) 
);
defparam n219_s5.INIT=16'h4F10;
  LUT3 ff_numerator_3_s3 (
    .F(ff_numerator_3_9),
    .I0(ff_x_position_r_9_9),
    .I1(ff_x_position_r_9_12),
    .I2(ff_numerator_7_8) 
);
defparam ff_numerator_3_s3.INIT=8'hD0;
  DFFCE ff_v_en_s0 (
    .Q(ff_v_en),
    .D(n62_7),
    .CLK(clk85m),
    .CE(ff_v_en_6),
    .CLEAR(n36_6) 
);
  DFFPE ff_vs_s0 (
    .Q(w_video_vs),
    .D(n103_6),
    .CLK(clk85m),
    .CE(ff_vs_5),
    .PRESET(n36_6) 
);
  DFFE ff_coeff1_7_s0 (
    .Q(ff_coeff1[7]),
    .D(ff_coeff[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_6_s0 (
    .Q(ff_coeff1[6]),
    .D(ff_coeff[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_5_s0 (
    .Q(ff_coeff1[5]),
    .D(ff_coeff[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_4_s0 (
    .Q(ff_coeff1[4]),
    .D(ff_coeff[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_3_s0 (
    .Q(ff_coeff1[3]),
    .D(ff_coeff[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_2_s0 (
    .Q(ff_coeff1[2]),
    .D(ff_coeff[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_1_s0 (
    .Q(ff_coeff1[1]),
    .D(ff_coeff[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_0_s0 (
    .Q(ff_coeff1[0]),
    .D(ff_coeff[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_7_s0 (
    .Q(ff_tap0_r[7]),
    .D(w_pixel_r[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_6_s0 (
    .Q(ff_tap0_r[6]),
    .D(w_pixel_r[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_5_s0 (
    .Q(ff_tap0_r[5]),
    .D(w_pixel_r[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_4_s0 (
    .Q(ff_tap0_r[4]),
    .D(w_pixel_r[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_3_s0 (
    .Q(ff_tap0_r[3]),
    .D(w_pixel_r[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_2_s0 (
    .Q(ff_tap0_r[2]),
    .D(w_pixel_r[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_1_s0 (
    .Q(ff_tap0_r[1]),
    .D(w_pixel_r[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_0_s0 (
    .Q(ff_tap0_r[0]),
    .D(w_pixel_r[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_7_s0 (
    .Q(ff_tap0_g[7]),
    .D(w_pixel_g[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_6_s0 (
    .Q(ff_tap0_g[6]),
    .D(w_pixel_g[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_5_s0 (
    .Q(ff_tap0_g[5]),
    .D(w_pixel_g[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_4_s0 (
    .Q(ff_tap0_g[4]),
    .D(w_pixel_g[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_3_s0 (
    .Q(ff_tap0_g[3]),
    .D(w_pixel_g[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_2_s0 (
    .Q(ff_tap0_g[2]),
    .D(w_pixel_g[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_1_s0 (
    .Q(ff_tap0_g[1]),
    .D(w_pixel_g[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_0_s0 (
    .Q(ff_tap0_g[0]),
    .D(w_pixel_g[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_7_s0 (
    .Q(ff_tap0_b[7]),
    .D(w_pixel_b[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_6_s0 (
    .Q(ff_tap0_b[6]),
    .D(w_pixel_b[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_5_s0 (
    .Q(ff_tap0_b[5]),
    .D(w_pixel_b[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_4_s0 (
    .Q(ff_tap0_b[4]),
    .D(w_pixel_b[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_3_s0 (
    .Q(ff_tap0_b[3]),
    .D(w_pixel_b[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_2_s0 (
    .Q(ff_tap0_b[2]),
    .D(w_pixel_b[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_1_s0 (
    .Q(ff_tap0_b[1]),
    .D(w_pixel_b[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_0_s0 (
    .Q(ff_tap0_b[0]),
    .D(w_pixel_b[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_gain_7_s0 (
    .Q(ff_gain[7]),
    .D(n77_6),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFRE ff_gain_6_s0 (
    .Q(ff_gain[6]),
    .D(w_scanline_gain[9]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_5_s0 (
    .Q(ff_gain[5]),
    .D(w_scanline_gain[8]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_4_s0 (
    .Q(ff_gain[4]),
    .D(w_scanline_gain[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_3_s0 (
    .Q(ff_gain[3]),
    .D(w_scanline_gain[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_2_s0 (
    .Q(ff_gain[2]),
    .D(w_scanline_gain[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_1_s0 (
    .Q(ff_gain[1]),
    .D(w_scanline_gain[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_0_s0 (
    .Q(ff_gain[0]),
    .D(w_scanline_gain[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFCE ff_h_en_s1 (
    .Q(ff_h_en),
    .D(n41_9),
    .CLK(clk85m),
    .CE(ff_h_en_8),
    .CLEAR(n36_6) 
);
defparam ff_h_en_s1.INIT=1'b0;
  DFFCE ff_x_position_r_9_s1 (
    .Q(ff_x_position_r[9]),
    .D(n157_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_9_s1.INIT=1'b0;
  DFFCE ff_x_position_r_8_s1 (
    .Q(ff_x_position_r[8]),
    .D(n158_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_8_s1.INIT=1'b0;
  DFFCE ff_x_position_r_7_s1 (
    .Q(ff_x_position_r[7]),
    .D(n159_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_7_s1.INIT=1'b0;
  DFFCE ff_x_position_r_6_s1 (
    .Q(ff_x_position_r[6]),
    .D(n160_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_6_s1.INIT=1'b0;
  DFFCE ff_x_position_r_5_s1 (
    .Q(ff_x_position_r[5]),
    .D(n161_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_5_s1.INIT=1'b0;
  DFFCE ff_x_position_r_4_s1 (
    .Q(ff_x_position_r[4]),
    .D(n162_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_4_s1.INIT=1'b0;
  DFFCE ff_x_position_r_3_s1 (
    .Q(ff_x_position_r[3]),
    .D(n163_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_3_s1.INIT=1'b0;
  DFFCE ff_x_position_r_2_s1 (
    .Q(ff_x_position_r[2]),
    .D(n164_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_2_s1.INIT=1'b0;
  DFFCE ff_x_position_r_1_s1 (
    .Q(ff_x_position_r[1]),
    .D(n165_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_1_s1.INIT=1'b0;
  DFFCE ff_numerator_7_s1 (
    .Q(ff_numerator[7]),
    .D(n215_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_7_s1.INIT=1'b0;
  DFFCE ff_numerator_6_s1 (
    .Q(ff_numerator[6]),
    .D(n216_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_6_s1.INIT=1'b0;
  DFFCE ff_numerator_5_s1 (
    .Q(ff_numerator[5]),
    .D(n217_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_5_s1.INIT=1'b0;
  DFFCE ff_numerator_4_s1 (
    .Q(ff_numerator[4]),
    .D(n218_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_4_s1.INIT=1'b0;
  DFFCE ff_active_s1 (
    .Q(ff_active),
    .D(n22_10),
    .CLK(clk85m),
    .CE(ff_active_8),
    .CLEAR(n36_6) 
);
defparam ff_active_s1.INIT=1'b0;
  DFFPE ff_hs_s1 (
    .Q(w_video_hs),
    .D(n75_9),
    .CLK(clk85m),
    .CE(ff_hs_6),
    .PRESET(n36_6) 
);
defparam ff_hs_s1.INIT=1'b1;
  DFFE ff_tap1_b_0_s2 (
    .Q(ff_tap1_b_0_5),
    .D(ff_tap1_b_0_18),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFC ff_x_position_r_0_s3 (
    .Q(ff_x_position_r[0]),
    .D(n219_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_0_s3.INIT=1'b0;
  RAM16S4 ff_tap1_b_0_s4 (
    .DO(ff_tap1_delay[3:0]),
    .DI(ff_tap0_b[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_b_0_s6 (
    .DO(ff_tap1_delay[7:4]),
    .DI(ff_tap0_b[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s4 (
    .DO(ff_tap1_delay_0[3:0]),
    .DI(ff_tap0_g[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s6 (
    .DO(ff_tap1_delay_0[7:4]),
    .DI(ff_tap0_g[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s4 (
    .DO(ff_tap1_delay_1[3:0]),
    .DI(ff_tap0_r[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s6 (
    .DO(ff_tap1_delay_1[7:4]),
    .DI(ff_tap0_r[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  MULT9X9 w_display_r_15_s2 (
    .DOUT({DOUT[17:15],ff_display_r[7:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({GND,w_bilinear_r[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_r_15_s2.AREG=1'b1;
defparam w_display_r_15_s2.ASIGN_REG=1'b0;
defparam w_display_r_15_s2.BREG=1'b0;
defparam w_display_r_15_s2.BSIGN_REG=1'b0;
defparam w_display_r_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_r_15_s2.OUT_REG=1'b1;
defparam w_display_r_15_s2.PIPE_REG=1'b0;
defparam w_display_r_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_g_15_s2 (
    .DOUT({DOUT_0[17:15],ff_display_g[7:0],DOUT_0[6:0]}),
    .SOA(SOA_0[8:0]),
    .SOB(SOB_0[8:0]),
    .A({GND,w_bilinear_g[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_g_15_s2.AREG=1'b1;
defparam w_display_g_15_s2.ASIGN_REG=1'b0;
defparam w_display_g_15_s2.BREG=1'b0;
defparam w_display_g_15_s2.BSIGN_REG=1'b0;
defparam w_display_g_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_g_15_s2.OUT_REG=1'b1;
defparam w_display_g_15_s2.PIPE_REG=1'b0;
defparam w_display_g_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_b_15_s2 (
    .DOUT({DOUT_1[17:15],ff_display_b[7:0],DOUT_1[6:0]}),
    .SOA(SOA_1[8:0]),
    .SOB(SOB_1[8:0]),
    .A({GND,w_bilinear_b[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_b_15_s2.AREG=1'b1;
defparam w_display_b_15_s2.ASIGN_REG=1'b0;
defparam w_display_b_15_s2.BREG=1'b0;
defparam w_display_b_15_s2.BSIGN_REG=1'b0;
defparam w_display_b_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_b_15_s2.OUT_REG=1'b1;
defparam w_display_b_15_s2.PIPE_REG=1'b0;
defparam w_display_b_15_s2.SOA_REG=1'b0;
  MULT9X9 w_normalized_numerator_15_s3 (
    .DOUT({DOUT_2[17:15],ff_coeff[7:0],DOUT_2[6:0]}),
    .SOA(SOA_2[8:0]),
    .SOB(SOB_2[8:0]),
    .A({GND,GND,GND,VCC,GND,VCC,GND,GND,VCC}),
    .B({GND,ff_numerator[7:4],ff_x_position_r[0],GND,GND,GND}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(n36_6) 
);
defparam w_normalized_numerator_15_s3.AREG=1'b0;
defparam w_normalized_numerator_15_s3.ASIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.BREG=1'b0;
defparam w_normalized_numerator_15_s3.BSIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.MULT_RESET_MODE="ASYNC";
defparam w_normalized_numerator_15_s3.OUT_REG=1'b1;
defparam w_normalized_numerator_15_s3.PIPE_REG=1'b0;
defparam w_normalized_numerator_15_s3.SOA_REG=1'b0;
  ALU w_scanline_gain_0_s (
    .SUM(w_scanline_gain_0_2),
    .COUT(w_scanline_gain_0_3),
    .I0(w_bilinear_r[0]),
    .I1(w_bilinear_g[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s.ALU_MODE=0;
  ALU w_scanline_gain_1_s (
    .SUM(w_scanline_gain_1_2),
    .COUT(w_scanline_gain_1_3),
    .I0(w_bilinear_r[1]),
    .I1(w_bilinear_g[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_3) 
);
defparam w_scanline_gain_1_s.ALU_MODE=0;
  ALU w_scanline_gain_2_s (
    .SUM(w_scanline_gain_2_2),
    .COUT(w_scanline_gain_2_3),
    .I0(w_bilinear_r[2]),
    .I1(w_bilinear_g[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_3) 
);
defparam w_scanline_gain_2_s.ALU_MODE=0;
  ALU w_scanline_gain_3_s (
    .SUM(w_scanline_gain_3_2),
    .COUT(w_scanline_gain_3_3),
    .I0(w_bilinear_r[3]),
    .I1(w_bilinear_g[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_3) 
);
defparam w_scanline_gain_3_s.ALU_MODE=0;
  ALU w_scanline_gain_4_s (
    .SUM(w_scanline_gain_4_2),
    .COUT(w_scanline_gain_4_3),
    .I0(w_bilinear_r[4]),
    .I1(w_bilinear_g[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_3) 
);
defparam w_scanline_gain_4_s.ALU_MODE=0;
  ALU w_scanline_gain_5_s (
    .SUM(w_scanline_gain_5_2),
    .COUT(w_scanline_gain_5_3),
    .I0(w_bilinear_r[5]),
    .I1(w_bilinear_g[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_3) 
);
defparam w_scanline_gain_5_s.ALU_MODE=0;
  ALU w_scanline_gain_6_s (
    .SUM(w_scanline_gain_6_2),
    .COUT(w_scanline_gain_6_3),
    .I0(w_bilinear_r[6]),
    .I1(w_bilinear_g[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_3) 
);
defparam w_scanline_gain_6_s.ALU_MODE=0;
  ALU w_scanline_gain_7_s (
    .SUM(w_scanline_gain_7_2),
    .COUT(w_scanline_gain_8_6),
    .I0(w_bilinear_r[7]),
    .I1(w_bilinear_g[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_3) 
);
defparam w_scanline_gain_7_s.ALU_MODE=0;
  ALU w_scanline_gain_0_s0 (
    .SUM(w_scanline_gain[0]),
    .COUT(w_scanline_gain_0_5),
    .I0(w_scanline_gain_0_2),
    .I1(w_bilinear_b[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s0.ALU_MODE=0;
  ALU w_scanline_gain_1_s0 (
    .SUM(w_scanline_gain[1]),
    .COUT(w_scanline_gain_1_5),
    .I0(w_scanline_gain_1_2),
    .I1(w_bilinear_b[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_5) 
);
defparam w_scanline_gain_1_s0.ALU_MODE=0;
  ALU w_scanline_gain_2_s0 (
    .SUM(w_scanline_gain[2]),
    .COUT(w_scanline_gain_2_5),
    .I0(w_scanline_gain_2_2),
    .I1(w_bilinear_b[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_5) 
);
defparam w_scanline_gain_2_s0.ALU_MODE=0;
  ALU w_scanline_gain_3_s0 (
    .SUM(w_scanline_gain[3]),
    .COUT(w_scanline_gain_3_5),
    .I0(w_scanline_gain_3_2),
    .I1(w_bilinear_b[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_5) 
);
defparam w_scanline_gain_3_s0.ALU_MODE=0;
  ALU w_scanline_gain_4_s0 (
    .SUM(w_scanline_gain[4]),
    .COUT(w_scanline_gain_4_5),
    .I0(w_scanline_gain_4_2),
    .I1(w_bilinear_b[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_5) 
);
defparam w_scanline_gain_4_s0.ALU_MODE=0;
  ALU w_scanline_gain_5_s0 (
    .SUM(w_scanline_gain[5]),
    .COUT(w_scanline_gain_5_5),
    .I0(w_scanline_gain_5_2),
    .I1(w_bilinear_b[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_5) 
);
defparam w_scanline_gain_5_s0.ALU_MODE=0;
  ALU w_scanline_gain_6_s0 (
    .SUM(w_scanline_gain[6]),
    .COUT(w_scanline_gain_6_5),
    .I0(w_scanline_gain_6_2),
    .I1(w_bilinear_b[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_5) 
);
defparam w_scanline_gain_6_s0.ALU_MODE=0;
  ALU w_scanline_gain_7_s0 (
    .SUM(w_scanline_gain[7]),
    .COUT(w_scanline_gain_7_5),
    .I0(w_scanline_gain_7_2),
    .I1(w_bilinear_b[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_5) 
);
defparam w_scanline_gain_7_s0.ALU_MODE=0;
  ALU w_scanline_gain_8_s0 (
    .SUM(w_scanline_gain[8]),
    .COUT(w_scanline_gain[9]),
    .I0(w_scanline_gain_8_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_scanline_gain_7_5) 
);
defparam w_scanline_gain_8_s0.ALU_MODE=0;
  INV ff_tap1_b_0_s12 (
    .O(ff_tap1_b_0_18),
    .I(ff_tap1_b_0_5) 
);
  vdp_video_double_buffer u_double_buffer (
    .clk85m(clk85m),
    .ff_active(ff_active),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_v_count(w_v_count[0]),
    .w_h_count(w_h_count[11:2]),
    .ff_x_position_r(ff_x_position_r[9:0]),
    .n77_6(n77_6),
    .w_pixel_r(w_pixel_r[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .w_pixel_b(w_pixel_b[7:0])
);
  vdp_video_out_bilinear u_bilinear_r (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_r(w_pixel_r[7:0]),
    .ff_tap0_r(ff_tap0_r[7:0]),
    .ff_tap1_delay(ff_tap1_delay_1[7:0]),
    .w_bilinear_r(w_bilinear_r[7:0])
);
  vdp_video_out_bilinear_0 u_bilinear_g (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .ff_tap0_g(ff_tap0_g[7:0]),
    .ff_tap1_delay(ff_tap1_delay_0[7:0]),
    .w_bilinear_g(w_bilinear_g[7:0])
);
  vdp_video_out_bilinear_1 u_bilinear_b (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_b(w_pixel_b[7:0]),
    .ff_tap0_b(ff_tap0_b[7:0]),
    .ff_tap1_delay(ff_tap1_delay[7:0]),
    .w_bilinear_b(w_bilinear_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out */
module vdp (
  w_bus_write,
  clk85m,
  n36_6,
  ff_reset_n2_1,
  w_bus_valid,
  w_bus_ioreq,
  w_sdram_rdata_en,
  ff_sdr_ready,
  w_bus_wdata,
  w_bus_address,
  w_sdram_rdata,
  w_pulse1,
  w_bus_vdp_rdata_en,
  ff_bus_ready,
  n28_4,
  n31_3,
  ff_busy,
  w_pulse2,
  w_sdram_refresh,
  w_sdram_write,
  w_sdram_valid,
  w_video_vs,
  w_video_hs,
  w_video_de,
  w_bus_vdp_rdata,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input w_bus_write;
input clk85m;
input n36_6;
input ff_reset_n2_1;
input w_bus_valid;
input w_bus_ioreq;
input w_sdram_rdata_en;
input ff_sdr_ready;
input [7:0] w_bus_wdata;
input [1:0] w_bus_address;
input [31:0] w_sdram_rdata;
output w_pulse1;
output w_bus_vdp_rdata_en;
output ff_bus_ready;
output n28_4;
output n31_3;
output ff_busy;
output w_pulse2;
output w_sdram_refresh;
output w_sdram_write;
output w_sdram_valid;
output w_video_vs;
output w_video_hs;
output w_video_de;
output [7:0] w_bus_vdp_rdata;
output [16:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire w_register_write;
wire w_cpu_vram_write;
wire reg_sprite_magify;
wire reg_sprite_16x16;
wire reg_display_on;
wire reg_sprite_disable;
wire reg_color0_opaque;
wire reg_50hz_mode;
wire reg_interleaving_mode;
wire reg_interlace_mode;
wire reg_212lines_mode;
wire reg_scroll_planes;
wire reg_left_mask;
wire reg_yjk_mode;
wire reg_yae_mode;
wire w_palette_valid;
wire n1646_4;
wire n1656_4;
wire n1680_4;
wire n1686_4;
wire n960_38;
wire n1061_14;
wire n959_44;
wire n1061_22;
wire w_pre_vram_refresh;
wire w_h_count_end;
wire w_h_count_end_13;
wire w_h_count_end_14;
wire ff_v_active_8;
wire w_screen_mode_vram_valid;
wire w_screen_mode_display_color_en;
wire n551_30;
wire w_screen_mode_3_3;
wire n2015_5;
wire n1474_24;
wire n1475_25;
wire ff_next_vram2_7_10;
wire ff_next_vram5_3_9;
wire n2015_6;
wire n1751_7;
wire n2015_8;
wire w_sprite_mode2_4;
wire w_sprite_mode2_7;
wire ff_vram_valid;
wire w_ic_vram_valid;
wire w_sprite_display_color_en;
wire w_sprite_collision;
wire n1177_9;
wire w_status_transfer_ready;
wire w_status_command_execute;
wire w_status_border_detect;
wire n1836_99;
wire n1338_12;
wire ff_border_detect_9;
wire w_next_0_9;
wire w_command_vram_write;
wire w_command_vram_valid;
wire ff_vram_refresh;
wire w_cpu_vram_rdata_en;
wire w_command_vram_rdata_en;
wire n185_5;
wire n369_7;
wire ff_vram_wdata_mask_3_9;
wire n507_5;
wire n341_6;
wire n126_4;
wire n103_9;
wire ff_v_en_8;
wire [7:0] w_register_data;
wire [5:0] w_register_num;
wire [7:0] w_cpu_vram_wdata;
wire [4:0] reg_screen_mode;
wire [16:10] reg_pattern_name_table_base;
wire [16:6] reg_color_table_base;
wire [16:11] reg_pattern_generator_table_base;
wire [16:7] reg_sprite_attribute_table_base;
wire [16:11] reg_sprite_pattern_generator_table_base;
wire [7:0] reg_backdrop_color;
wire [7:0] reg_text_back_color;
wire [7:0] reg_blink_period;
wire [3:0] ff_status_register_pointer;
wire [7:0] reg_display_adjust;
wire [7:0] reg_vertical_offset;
wire [2:0] reg_horizontal_offset_l;
wire [8:3] reg_horizontal_offset_h;
wire [2:0] w_palette_r;
wire [2:0] w_palette_b;
wire [2:0] w_palette_g;
wire [16:0] w_cpu_vram_address;
wire [3:0] w_palette_num;
wire [11:0] w_h_count;
wire [12:0] ff_half_count;
wire [9:0] w_v_count;
wire [13:0] w_screen_pos_x_Z;
wire [7:0] w_screen_pos_y;
wire [16:0] w_screen_mode_vram_address;
wire [7:0] w_screen_mode_display_color;
wire [4:0] ff_current_plane_num;
wire [16:0] w_ic_vram_address;
wire [8:0] w_sprite_collision_x;
wire [8:0] w_sprite_collision_y;
wire [3:0] w_sprite_display_color;
wire [8:0] w_status_border_position;
wire [7:0] w_status_color;
wire [16:2] w_command_vram_address;
wire [31:0] w_command_vram_wdata;
wire [3:0] w_command_vram_wdata_mask;
wire [31:0] w_screen_mode_vram_rdata;
wire [31:0] w_sprite_vram_rdata;
wire [7:0] w_cpu_vram_rdata;
wire [31:0] w_command_vram_rdata;
wire [7:0] w_sprite_vram_rdata8;
wire [7:0] w_vdp_r;
wire [7:0] w_vdp_g;
wire [7:0] w_vdp_b;
wire [7:0] w_upscan_r;
wire [7:0] w_upscan_g;
wire [7:0] w_upscan_b;
wire VCC;
wire GND;
  vdp_cpu_interface u_cpu_interface (
    .w_bus_write(w_bus_write),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_bus_valid(w_bus_valid),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_status_command_execute(w_status_command_execute),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .n1177_9(n1177_9),
    .n1338_12(n1338_12),
    .w_sprite_collision(w_sprite_collision),
    .w_status_border_detect(w_status_border_detect),
    .ff_border_detect_9(ff_border_detect_9),
    .ff_v_active_8(ff_v_active_8),
    .w_status_transfer_ready(w_status_transfer_ready),
    .n185_5(n185_5),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .ff_vram_refresh(ff_vram_refresh),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_status_color(w_status_color[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_status_border_position(w_status_border_position[8:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_screen_pos_y(w_screen_pos_y[7:0]),
    .w_register_write(w_register_write),
    .w_pulse1(w_pulse1),
    .w_cpu_vram_write(w_cpu_vram_write),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_display_on(reg_display_on),
    .reg_sprite_disable(reg_sprite_disable),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_50hz_mode(reg_50hz_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_left_mask(reg_left_mask),
    .reg_yjk_mode(reg_yjk_mode),
    .reg_yae_mode(reg_yae_mode),
    .w_palette_valid(w_palette_valid),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .ff_bus_ready(ff_bus_ready),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .n1646_4(n1646_4),
    .n1656_4(n1656_4),
    .n1680_4(n1680_4),
    .n1686_4(n1686_4),
    .n960_38(n960_38),
    .n1061_14(n1061_14),
    .n959_44(n959_44),
    .ff_busy(ff_busy),
    .w_pulse2(w_pulse2),
    .n1061_22(n1061_22),
    .w_register_data(w_register_data[7:0]),
    .w_register_num(w_register_num[5:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[16:7]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_text_back_color(reg_text_back_color[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .reg_display_adjust(reg_display_adjust[7:0]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_cpu_vram_address(w_cpu_vram_address[16:0]),
    .w_palette_num(w_palette_num[3:0])
);
  vdp_timing_control u_timing_control (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_50hz_mode(reg_50hz_mode),
    .ff_v_en_8(ff_v_en_8),
    .n103_9(n103_9),
    .n1061_14(n1061_14),
    .reg_interlace_mode(reg_interlace_mode),
    .n126_4(n126_4),
    .reg_display_on(reg_display_on),
    .n507_5(n507_5),
    .reg_left_mask(reg_left_mask),
    .w_next_0_9(w_next_0_9),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_interleaving_mode(reg_interleaving_mode),
    .n1836_99(n1836_99),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n959_44(n959_44),
    .n1061_22(n1061_22),
    .reg_color0_opaque(reg_color0_opaque),
    .n960_38(n960_38),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .reg_text_back_color(reg_text_back_color[7:0]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .ff_status_register_pointer(ff_status_register_pointer[1:0]),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end_14(w_h_count_end_14),
    .ff_v_active_8(ff_v_active_8),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_screen_mode_display_color_en(w_screen_mode_display_color_en),
    .n551_30(n551_30),
    .w_screen_mode_3_3(w_screen_mode_3_3),
    .n2015_5(n2015_5),
    .n1474_24(n1474_24),
    .n1475_25(n1475_25),
    .ff_next_vram2_7_10(ff_next_vram2_7_10),
    .ff_next_vram5_3_9(ff_next_vram5_3_9),
    .n2015_6(n2015_6),
    .n1751_7(n1751_7),
    .n2015_8(n2015_8),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .w_sprite_mode2_7(w_sprite_mode2_7),
    .ff_vram_valid(ff_vram_valid),
    .w_ic_vram_valid(w_ic_vram_valid),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1177_9(n1177_9),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_v_count(w_v_count[9:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_screen_pos_y(w_screen_pos_y[7:0]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  vdp_command u_command (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .n1656_4(n1656_4),
    .n1646_4(n1646_4),
    .w_register_write(w_register_write),
    .n1686_4(n1686_4),
    .n1680_4(n1680_4),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n1061_22(n1061_22),
    .n551_30(n551_30),
    .ff_next_vram5_3_9(ff_next_vram5_3_9),
    .n2015_6(n2015_6),
    .w_sprite_mode2_7(w_sprite_mode2_7),
    .n369_7(n369_7),
    .w_pulse1(w_pulse1),
    .ff_vram_wdata_mask_3_9(ff_vram_wdata_mask_3_9),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .w_register_data(w_register_data[7:0]),
    .w_register_num(w_register_num[5:0]),
    .reg_screen_mode(reg_screen_mode[4:2]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_status_transfer_ready(w_status_transfer_ready),
    .w_status_command_execute(w_status_command_execute),
    .w_status_border_detect(w_status_border_detect),
    .n1836_99(n1836_99),
    .n1338_12(n1338_12),
    .ff_border_detect_9(ff_border_detect_9),
    .w_next_0_9(w_next_0_9),
    .w_command_vram_write(w_command_vram_write),
    .w_command_vram_valid(w_command_vram_valid),
    .w_status_border_position(w_status_border_position[8:0]),
    .w_status_color(w_status_color[7:0]),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0])
);
  vdp_vram_interface u_vram_interface (
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n341_6(n341_6),
    .ff_sdr_ready(ff_sdr_ready),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_cpu_vram_write(w_cpu_vram_write),
    .w_command_vram_write(w_command_vram_write),
    .n551_30(n551_30),
    .w_pulse1(w_pulse1),
    .n1475_25(n1475_25),
    .w_ic_vram_valid(w_ic_vram_valid),
    .ff_vram_valid(ff_vram_valid),
    .reg_sprite_disable(reg_sprite_disable),
    .ff_next_vram2_7_10(ff_next_vram2_7_10),
    .w_command_vram_valid(w_command_vram_valid),
    .w_screen_mode_3_3(w_screen_mode_3_3),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_cpu_vram_address(w_cpu_vram_address[16:0]),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[16:7]),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .reg_screen_mode(reg_screen_mode[0]),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_write(w_sdram_write),
    .ff_vram_refresh(ff_vram_refresh),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n185_5(n185_5),
    .n369_7(n369_7),
    .ff_vram_wdata_mask_3_9(ff_vram_wdata_mask_3_9),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_address(w_sdram_address[16:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0])
);
  vdp_color_palette u_color_palette (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_screen_mode_display_color_en(w_screen_mode_display_color_en),
    .reg_yjk_mode(reg_yjk_mode),
    .reg_yae_mode(reg_yae_mode),
    .w_next_0_9(w_next_0_9),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .n2015_8(n2015_8),
    .n2015_5(n2015_5),
    .w_palette_valid(w_palette_valid),
    .reg_color0_opaque(reg_color0_opaque),
    .w_screen_mode_3_3(w_screen_mode_3_3),
    .ff_next_vram2_7_10(ff_next_vram2_7_10),
    .n1474_24(n1474_24),
    .n2015_6(n2015_6),
    .w_palette_num(w_palette_num[3:0]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[5:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0]),
    .reg_screen_mode_0(reg_screen_mode[0]),
    .reg_screen_mode_2(reg_screen_mode[2]),
    .n507_5(n507_5),
    .n341_6(n341_6),
    .n126_4(n126_4),
    .w_vdp_r(w_vdp_r[7:0]),
    .w_vdp_g(w_vdp_g[7:0]),
    .w_vdp_b(w_vdp_b[7:0])
);
  vdp_upscan u_upscan (
    .w_h_count_end_14(w_h_count_end_14),
    .n1751_7(n1751_7),
    .clk85m(clk85m),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:3]),
    .reg_display_adjust(reg_display_adjust[3:0]),
    .w_h_count_0(w_h_count[0]),
    .w_h_count_2(w_h_count[2]),
    .w_h_count_3(w_h_count[3]),
    .w_h_count_4(w_h_count[4]),
    .w_h_count_5(w_h_count[5]),
    .w_h_count_6(w_h_count[6]),
    .w_h_count_7(w_h_count[7]),
    .w_h_count_8(w_h_count[8]),
    .w_h_count_9(w_h_count[9]),
    .w_h_count_10(w_h_count[10]),
    .w_h_count_11(w_h_count[11]),
    .w_v_count(w_v_count[1]),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g(w_vdp_g[7:0]),
    .w_vdp_r(w_vdp_r[7:0]),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0])
);
  vdp_video_out u_video_out (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_h_count_end_14(w_h_count_end_14),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count(w_h_count[11:0]),
    .w_v_count(w_v_count[9:0]),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .n103_9(n103_9),
    .ff_v_en_8(ff_v_en_8),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp */
`pragma protect begin_protected
`pragma protect version="2.3"
`pragma protect author="default"
`pragma protect author_info="default"
`pragma protect encrypt_agent="GOWIN"
`pragma protect encrypt_agent_info="GOWIN Encrypt Version 2.3"

`pragma protect encoding=(enctype="base64", line_length=76, bytes=256)
`pragma protect key_keyowner="GOWIN",key_keyname="GWK2023-09",key_method="rsa"
`pragma protect key_block
SUT5UrL+5mpZ8QQGaRJ31/O90fv6MrDg/wz0fXec4/Kn/de/0FT21pg5pmRYVy06zlPgFie6QPsL
/r0d5LqjSKkBSvk+r1uRn+T3cX4gawXUrTUguLn+MXW6sIekxiF6EFaKIxmvPcm5cI0+cAsZM9rx
2nX8PD6ntKwkiHvq5MWrqXFcFNPYuS3oFdyCbk5ct+DqB1gOPTE9JPrSVKZk47oydG6yq0R5lQTD
80zkluPIAq9JskV35wD3DSMv3z8+PCO6IVLyug0SwiSYjUrzdcVvZkATzq7TCUKo9wW56ZKXT4v2
U/fBOcM4krouNqi7gdLgeHnPunmmxI5CfHhJFw==

`pragma protect encoding=(enctype="base64", line_length=76, bytes=59184)
`pragma protect data_keyowner="default-ip-vendor"
`pragma protect data_keyname="default-ip-key"
`pragma protect data_method="aes128-cfb"
`pragma protect data_block
xLL2L+g/p1QQQmb8pxGFQdsMbK8/A5eIAgsOdu/BnOgNbMcWKoQX2IVrUpEJ0h/1p3qOm1hZv+QB
/W2v9fdgZ62+50etu6HC/yaGjBMSkgK7XI11kcrh9SxcaDy2Qmh4MUZ6L2QXpVop5vx/UjeFi5em
h0ITNMe52wTbXMzJ2BX0uGwfriPkC6oyCQ1LvNfH7O1XPNw/PLxZKMO6dlF1h2sfOcA+5okJnqp2
455DhT+l40PPARf/uRE0uAg7yYoJqcqOQ1ohFMOI9iZSaXvbgg6fzOjloggY3855ziyvxlfRNtdt
Ga1GnjKcg0rnjqzDl23LDmMloZEDjQJP3z1cyk8892Sx1/lDC/eX5eUqpm6RBD7CcsEH3dGM3ruR
NG9CauDYMEmXu22x2aw4SUCTLKl2twnSaLPT5QRShaRE046PxhvKG3gjq5vyJT+71lSXWDivolS5
UNB7DDDc/+dRBzb72aEW19Wxa9MapMm3ihDBJ3oKvjfgrKOOkDmQlP5LzHKJ4gh1spemhXlH+qCs
m4bcz9bcxkX/diaDo5dSdIEl2dbZXvz91sMn2HZIQXAE4MRnjJ52F2MHMZZn7Kb1DqU86KS8+ZEd
6ThgZGGJFQfoU1nNdOvJ4qPGMXkyXGvEWmQRbQA7zvJviyMqzwiYQDK/l3gfyO0jIGe3pUIXp8m4
aD1z4o3ZTnxHd5cgAGvSloHvSaX5HG/Qa0AqNFGja0IosEgxeo3/UruNcreG5pOzn7oXEyVHYSPz
uQZaMpvpYWoqvbS6rwv9Db4b8d4Gae/VfB1YRIMU8aYd1RIKA6g9fyZGcf7HaDatGbRv6dNumfT/
kuHvUSvcfq2+76eA1hP94S8NlteKEa4g8U4nfmThJ9VCMJYXrfm2RIsrY/t3mM4on6IFesNo/c3A
GWwmrjIPCZOusn5NgwodFpeYSNDeqrXUZTvuGo+KngJeDlqeQU6rd8NPrHS4iovitDZ/5LR2KF/H
KIYZyZWyMQj4cwmzOGuMV5R7lFu9hTZ3JNjjRwA38nDxf3HRt04KZoERgXcoIpZHQ/cnqHSyoYdE
/EMqAFrluaGU+VMYccAo6zCoskpMPd8PzGehDlYjEwqVQ4qYFl6eIE9gbDd+Irv3B5bFW6F+98en
CJwQGqZfp/5wWuA+TmGw5oTcalzgAsQfE63mkSlQaMA6ZHPoes2wkvvBebw3YM+9vUNmuH/zWM8U
Qi7fUPVwKemTyalGjHYc/oEmqdzUB8lvQmRkd5a87Axl5Sdy8RnV2VKoQyvogC3theH8ECnHLN8W
zg7Z4bP9SgbTEZ13RS7JpP2js2aGBeBij/qtZ1C2j5NF1pOPdxiloWS4pWggPoIGBJMlOkvuMJVs
sfHlPIVZQiu0T8G0DTfFy4r0uCMZ9sxVfK7bmWyxlyl1Mk9m9MyyAxUFQ6PtuRLFDq7+TOrpyIGx
I0qvfAaP/2eOeGSAx3WmFlYsIii96yBQKPDyqgi6zdEl7dKUYLExwjxOQsnjGIqU8xl8gzKpLnfv
T5AHNxKyLJMQkrABeiVN4mGMPiCpQ/Uj4nMjy+pQN52AbmuIlVJZemdatfy58DBhvekpplqOVSwn
IKjxEfSKgvU4uJi5NCYKyOMqWbvVM9JNyuV/fbUFWQYPafr+oClIOJSzDZuIotrDGUp13A8fgY6U
ZxQiS4scGPmZdy3sd2UObrihzKRyxj+Ium1pdBJdE3n7EYNzOKJl/VuZiXn5VNCPtR3piVioNbJo
XD2m0N6GqHbZ7Q+To5kaDN0GPn5Urb0aPHy9nigyKpZTRXzFS7lbPvzS2VHk5G9WCjaTMC6XqwMA
vh3ERyFyM437e48Y4pBGuo01mzHso3O4JwE8PC6udEfxgYyTVtC2Ec8HYDEKAHkVa6dNA2bh98zj
FbI5OBDJcIe+RxuRQY6/LVWcdD50Ijoaju1+M1JxY4jn+SFQ/j0iqzuHdKiBdYUbOq0zFh6aGGr7
/13dY114yjk8GjimxEZKhB+Ln8Tbh3kgqC+7/5q5SOwEFiQJCtkyaBtfmzV//QKvCrCC9eSQ0FqH
Gyiuj1TuMkPDo85bGYbfeMp3twbMkZlIkKihxi/Eu4Mh0saLFLanqhNKMGZ7afjoTgJBj1zqm6/G
itzSiH3lXjkQWITmC4cMzJm5HWVp8VpIB5ENtEX4zvS0AxsMHQvnzUwZF1Eq4I+tIXm/l/dunAbL
An9zMC7T6XBuXs6UTKuytgz6HQw1WxEqSpaDE0rwlfyhiG5MWBoUfWGCpn5SDaivVKt0Kb0h646a
0BfUtQJBonP8u4z4l9cMAtH+5LFHUCnAv6U+eGOGEDRN+hXV87V/VQkvdO8NurcSZ+LUGcYcKuDX
b4V13HgChqt4/D8TOI5bG4MKZlltZMpM2No6PgeQFhU9nvcCq85uRb3Z0JsVaxFWFabu3yRlNsbf
PbOlp+QDIscAuI560nOuprff8NCbYbOKR0cK43pr+lKN42JnvtGFp74sUbsFSkuVCaWMSQFxD7ok
jijkJAYe2mmrzF36IqeR4nrG797UVDIXBHc6IbKSGGlIKDazaTScf2dWWz8TIPhNfhCBalsM6FuB
tYn9vchZMse+AAV8LJi3SJ6HKJ46v5kzv05NAiRVu5twm6h9A2rjSa2fEn6VveZ0vVBWanBa6KjH
5031ojbS+GrR20HK6o3zBpjWdk294qi9WPItgDG3HuSf9bxz9f7SX+c0isgnXkRI0tjVKv8O2+Jm
1Rh08C2tXg1vhp0k8cAIQoM8XB4TKNAYAIeP+KGSovFPw8hRdMzPaQYRmdlGE9QWwTwTH6BsnIfh
FKVi4uHtnCHMx4uZKo/QRO7T357bOhkxZGhqxvsffjkrEwT4Fo7xqYtEic4BkVxbCj9pdrSkVxeP
ywNq9JA8IxxtfgpfdN39MKBvE0SXHlGmljkfTBvrqNCqMXFcZQExqSiSLvfVxaUkn1wMk/k8MDfd
rAYUVknBKJ86Po/jaE975iTNAtfNFSQaoiYosiTn8LH0mX8j2ijhoyhvsKkwbFLNZckFRVcb2w8f
/+XOFOH4YGzS1lOeTxOvQjEkJ2zlLeTL8+YO7AUEzawsj2QwTHg8b4ZDPjGbqhEfhIkwgxNIl90F
h+EzH+e3P3fLSl3PQQ/YTcbkMkngWauOqGr5FUOYWZ0PNkAzCwf9u6nNXxHR6gFtIO/6yX1PjHK9
3qXbQIUZXKmgXs1R+nF0LnYthebZeO7XDU4LhONw/BaAzvj5ilJJK6THUYv2NEjKh1Pkv6hiipuE
uFsR7A88uAf31GMR3LO+OkKVz9Jdy7x6eNJDnWyeRvuM0xj1slwZtCjDBap/D9N5RwqCDw7Yt+j6
w5dzcFZzoWnxRaghzpYT/TLlBXqEvlspHe4H7y0ZnoYGAL/WLgSs5n/OiaLyLwg2sw8pLpzPQ9zc
cIpUZWP5R5kNvu09adToF6EcjxGV9rCNYtxkW3EPoec8Mpwr0TWQcCDA+Hpv7/d76gl9zMV/YJV8
iMHRK0ZLuHy09a0BFXlaZk7ImHdbFgPlpr42MssLOkqE+LyKchgeESsALqGB4iwa9IPwvzIBSO7L
aLn8PSMe5kPpDRRpS47QJIwqeqJoEQt1eniMp4lEyA6r7FaczImHW0taQ57hz12S793pBmdLAT+1
S3Lom1aUMKstu9SCu8d4wBcundFUKTUDDn1wxNiEtywhu+nABCjrqAFHF3yQEog4jbOLGhVGbTnj
Trr2nsi05sewAGfEyfAMH1qWPRK0UCsXdvaZcafy6uupK83IjHqQskDZ2Ij7cma05sWkgKasej/h
5Gi8n9+duK05IV9JBwMl0BGhUyUPKaf82YztCumRn3R9TZLDdQ3O7WQwwgGaX1trEWW4lqCGaKsk
yzRSNHpadV5mnvc2xkeodtEh1WO6oW4OtZ/8mU28jYiM/lRpc4mBLbpHQeA5BMwEMcAST10oHP2j
6uy6uzatHWhgr4Ha+iV6c3MTwEQO35ppUJ5X1baduXBip5KzkezScaqSOzCatu6ySTEYqs3YC19w
vvOgb1nESsxLa3j8kddWkbapRA2nnPu59JjOQidWez5uxhaZEW1lhQXEr+smZH1wcHkOhfNTA6ER
AIvDKaeV4reLXVsX6dvLw35A0mobmpCMY/DKzqE4vExodgI34LGh0qPphUsaz0FrMWgbdvX/cW0q
5VKfjIcm3r0SSz7sHlwWdx02Qd8WBf8f577nm+I5mI8AFZZwWQCvl9TI2GHv9np3QfrDygdgFbSh
MLsB7Leq8/gJ/eJ/3VoBo6tex7aMXsoTpPSutukRnC4L2oEgFzq2g/Un0nO/gN6irjAQmGP+r5ir
UjpoJN18QJnB5T8Qf3LaChe6Xvzd2UXhnT4qo2NGTLjuZgwHVfy6hJ4MZq9Wo5rfGk0pMgROvPsF
Qv3rmshVsp24jsz1XWXAmYkypwb/YLocSnMJwTvgWLCqXSuDfkudTcYrIYSaoCfYNNHEjTZzHrPk
juy3JtTO/KVLrNWAyif1E5QhUkc/BpxgBsfn3oh8djM8qz09NyEcTgsUUhuiKkzrTX+Ni6at8yCe
WwJ8kr1k+PVzJ5qn8pEJZnDLO2BqtMK5ngaYPX0oEPd7Qla9fQOyFbmsHMNv9m70HyqK+/V0OQhc
c9pbPU7NF022JMsxuyaRPbPJ4+jq2B19waM/avRCl8BgdoOtdyaAt4ZN4G1JeUr5VDqhAomxpJJ1
TpmrS89LRN3RfSeNk8UU3aK8cvTsAxi6yMGqxbfgiakbvwfRpSXCM4o737w9war7O9+rqXKdkYpV
1WMMrQGhvmHTvXRC542UKa4eTZ1xzp7QLP/f6TQa96wskAJSuQxBVHt8czHpLI8B4VBqhyfUpHKA
7Q8HT09QsCd/UIx8R/apJD6XPs/r/IVp+ur4Agt+qNW8I31gczpGSFul07G4UnmYDw8kyWKuJ7BK
2Z9ZE81KEE8dS5EyXD2j292VMRE2kBpW13kzr+BhJ3lOkPK1Q611xLB/NiBRmbI48hHJ7moGYqz2
lV201UmoHetFT5XK5HHf/8c11Q4HXZM1653JTPOo0vJGLpYN87xNiopMeCQulanPV5kIW3lweOXK
BS08T/Udwy9q/jK4ZL9FPYU1XH35dPrlUkZR5Yp3LwLAFY6mUx2fN2mgv2a7GdsygX4/NXgKgCS9
eafAG8TUofHbk//QRDPk0WYu3OEmCVNUT7vx3fZa1QUJC6svjd28HLNORHJjufhnQLefQV1hkKXK
2Jg0Ph+Nx9Yzyq6vgx5JWWzYZHDZ06jdf0ztZb7kMlYxjMwmmtGacD8cuVPsthWKrMOISYHuGlL0
T3sB4ISZu5wt3jVSZFvdiSgBWthpKRhMiYzfoYn0lBDeP26TjdBsk2g7+RuXoRvhN8dCLgs1V1Ks
S1VMW04Wxo0iv1fTVHiC6QD2wrPtyOtJ2qCOZqQ+SzcoNzc+uhmnkgQGAdS+9R6GOmurwBMsumst
OzFZJ59P63RRqqb34zbGD2+T4SObjwWkhUbCa8OmNPWpWKrujD7ORQ4b3S8sZO268PbFwzg4ZXL3
wE9Pqa/idimJ5puhKyZV2dbrhZC783wE++kPogoPq7vQ7/x72cQCo0QeLZ0c6ftSKJxxTn64yLTr
ZhVRDbSJ68/ZTcb6W3aAFMgLyalvB0ZAldGjIkNDjNU96JUyXuwU+RmnD0d6M4geO7tBiPbKsIKB
Vtnh9GINbdRqL+E74OIFwL0fq0M+y2k01L5+y7O6HDCUMGs+wZkbr+W97oyvr3mHcMfkcrasFuYh
a1a26NhD4GI+leXFs0nZMDkXDj2GrWc6LMCnsfyTqT9G/JOjgwXDVUxOkCpoamQk4GJbvd+cXpx0
eWyVUsA9jZk9cLe6+2QOVXlmK7saFWRxJSWEdKUwj4RkGQfcRkO8hD1b/nVitKZB1tMzxJCdX9Ua
Q3fqtsdRkoyskoExrnOKQOYv9Ula8FcyPO5Cc3If/TMMxawbnAi5mm6TWIVI5FwaxidiLRiVY2Wo
LnJGrXen6Qw5H0uWRela8BAOSW1T4PpT2+BIAradMSaNPMf6RRS/6Zv6+7mFWBor/n4tC/Vk6Li8
SYLwr3k28lDeFTRMKMu5fI0MqQj96dnV78bFBHl6o0eprJGwdCclCf0iDQXObklMITHgLziB5bEu
cbX/yFGA+iNGUt8z65A/pQHpqn1rilJtNOT6EOzYxBDKjU9jf1WQAKe9Z1B14c9Yp1hRMukfzRaR
kZm8jH6QEYJ4NtyDvn+yOZltmfRFl5mqXlV6HwQIUULrq91QfMLDGDXBEDpo1nsv62OYp1/0inZz
EanWPszqzTeCz/cfcgPCtkABsOO9lIY9cB6PrALSPZPeXF7iX+quLr2J2+2Mc7kOlciEdT5gibQm
n25JmgwbpbhZyWeNZXplAnmAOLBsVLZqqKgwP/i4K/wYqBxc9VIkqcz0PFVxKBy1LaLdkXjI6GZD
7KGJuCDf7U3vV75vH+sfZ4e1DYBxYMp9A/bxWmqA3UY44i/X3+Up/v04m/hHklGSVbzIlYDQ+WHc
9N6t8QhE2AaL/WUtYFM3yRuy7gWwucT6CYJ63g3Z16PrIKfqfob4PBWWb54wFTWATc6aiAl9C/7A
HQ+fE3LFmmhAD0o+joi6jEaYACMsn08IBDI80Vc1PazQTtBjybKowXpmpf+kifG7PBWo4QfcaRqG
jl5QYaCxfjlwlTLE173CN31FuQwhfQ6LfDu/TlrZZlMx9xCz25t/j4NhSOWG9CEGDYBfDN+ITmfF
4+eysaJFhUvt4HEfsD2lixTgR07z5xvaSNR8KEeHWQ5VFy5ZLW1tS/bAlYWzLFbVRemVlDKKA+hy
sJBjzvPPEK985BwwwdDaTVZoyGnhxhc9rL3gtx35U4FNjVqlQXVOmhvAZ8iTljt7ugd6qYxh1F4W
yuN9RShMn5NqjSV/kp7DjFzL6+wXDfCtYATSXVNjGrpfO8LhjLYqkow1ze57WPj2rYNOkr8Jm97J
QBY2pU+at4dp8zDeAqQ7gTdq3NHLP9PLhKbmls+wBW+eFmDEdacp0HjUq4RVSBd6SII+jxbvFwzY
F1LX/CTWgBegdlwZEmUdRk413C+v+P4yKzXaKQsmcLSNaNILlzic7bc6epBQTO3li4cgwEN9wvIZ
0ry2Ys885t1BALJdExwahSf5tenh8tVUxdlNWMgtcgNdmywupAOnO55JHJ75gXtXfLh/m4YBahJ9
Kuo1oRdgGEPHeMs1sfVAlY3aVTXWBwVF++LwQNuRKSEHhUKKiPcn6/+tm2iRJuv4WIPXTqOCLckh
HveIolVDKbrkOQDjjNh3k/YcJgIhjWiY8vBYFWW/2ulekOP4qGV5pyA/SjOLRaTPbNzHiNOD0KAC
FTN8Vh68gJ9lZAewUUk9Y/KA7SdH3XkK3rD8M6w80ruM4XOWzaP9ImdCUyweGto8vrCAsa1e/kFU
Vmy+FZoU6RWST6VXakQGmCFsVdXCZg5pzB320Dy3RUbB2V2ar86zIWKzLg/MM6KcEQynkxM1rLq3
iSgyVB4sp2fdOrmJlCip3ZQIq2LcDNVxZLo7KWL2AxgZMvSu5Z0ulnSvGjowjVMkRBPChKVbXxwT
S2tXkh/p/gnq04ooOcxUt/zWkCVMmRlGG9UwFxJ2xVwGIUiMVCFC1LtlQumO42shKRIsbCwUnbLF
MFGptWaXBdK02iWOS5yXLY16NHuj5u/3F+akkNLwkASORVdD/ma76E2gcL0d2FjacDuwZZS8YTJU
g4HQTG3Fr4cvD8jZxbACBWCybuZ1fmBF/E2HfQyrompwfLJpwSzyYnrCRgTl20/k38FUIfweX4T7
Y7n/f3rDSUB8AtfvC0yACLcbKe4v3uoLw9U2Qy8WwBiMhjvfx/ue7jQ85kZXVLJwQpTnCrWOfVFt
38idpBrhuzZ+0WHaHSM02NNDpb8zGYCFqfjtNo2vtERCpF6ZEA3vBG8sYOHGZka5NOeDa6MxCgmp
U9KXWvnanFdY2LjwUEHAd09WGvqrgiMH3UorAN/CtWSqFd3uLIrl5gX/PZHSMeXTYiPa+1eK+oSk
BF9QPqRCtEIWlv2O3Y2BgaPVqFi3WB44/QrkNqTYetkywirbYV+Fht+AcOTOIELe3SfKYdKyd+Wg
JLanj8dVtbCjeuvAHPeEPoisorjbiBQHJwYW7oGT7auyM/OBj2X65o7qio5EEFoKNJmd1DEmrJXE
yvhTSwuEbW/9AdlJeljzqYEtp+v6CaHbwduVIWkBRTTeoCYt36GlyY/YJEjcXUGS9X/2XwLY6LCu
LDGGRgYFk8rCZNCuXtpyvZmDfk2lB94a7aix86in69A21vSmvHeV2VqIxIHIPbbcUOfNsWEs2/T2
JTemL0x2jWsn0jVCvxRbgUNV3MDOXdbLZzOEei0K/RuFeGd8c5p88ZbjaQZ7MelO8i+6Z9wFw9Mw
fJTBlVtwq2rDnJUZ38EbsnL0Tasqzf10I5Kx7gjgIdbN88Jvcnh6+6dbpi5TggQf5RxzJ0quEpGE
DHg1ye14j54abuWCDQbtzkPSWF2Wo2XcfezSzcsT0cPL/YhwWPgcKSxJFkVPdmtoG0KtL/8wdDfi
dFOtPVGD84XxiCLqfGd3lqbUxA65ZVVfBQcSwtxwxTeb5hLNj6M1Bt2jpPOXunogfhFGfl6j/onS
iQGjYDHhyCdBfSHG2wOpXXa+fNQyAYJIpb73wt1vcRVkr3S5V7ttuAKVfOq/gL7i/s23F+5AxERr
jPCYNkabFArZ/B/mcMWVab0iXp3bzLwyHKDaXcI4SHbnZmN8zObHYEe6eXAUaOWlQi8VSKEsMLci
keZkpYE2x/k+Up1N+k2WZCrIqFreHCP2ihqWg2glhMYzg6xKBwisBGZdLYPrnbpfyTDuuloqhe8k
5Uh5kCRxNB+E96IgREYTCxOgDLTX21wffaWHcS+xI5n2IrIpmfv08Fo0KpQBQxoSbVFcW+tVtkgv
jF7Y9/rQ459USHuIziPcafyR9IO7ErrCAvKPpXrHT7gMW01zquUMVSBS7mohz1mQjjNFgEs8C8+y
0R33vajkc9eWzseOGeHsNNcwXXQ66ul9RAGWpAgphuzScSc6p7SZb0Vxp4qCaRhGVi7qTxtsVIOA
YydGVfwZNGqJhddTL0HMwFsq6Kum2SB1OLLxBkkHyvnqC1Oyj5ZWgra8G/3tdmcnwRHoLFA2eK2G
G9IeVnbDglv8xUiVTihJNrZfTLByroj3HxMBL0oIGNelE+UmXlGcOtGlXnUCe+5kufDOBIu0DdjY
FEAzBS9I8+MjzyKD7YhkdaX8RUb93/qa4GhS7Kh2N0oSkoxyH1/9hiFmKF5qJNHt3+ekzooEtAGz
y/GktYEgYrqVvAgIE+UxB2poZKFAw2etJymx9l5qPNLhPC2eX2Ji8lzFwzX7cdALFZAO/r3xst9M
dMMMLDW07a6oNVooOjESFFIA548TughfXpH5GM1svntNOpd7ezBmDss6ugW66xEmIfh4ZlesvKTy
Qn/THuFhXmIE9Sh3L2YFdzXe/UpYT5WEZcT9z48lRPFhXQV/LyTNL8wAEYe3xmRWLKuGdElU1BjK
5LpdTbmaXhWzU6Bs6kDuNJD3pSU8hFb4uUsYaU9GSPxNvI/zPgVoXHk0LPll6hgIf9202fyCNWU+
xfiGcuW1UyOZkRXIz6xP+0nB/Z7P6TffnF/TYRXaWj124+taPl2D/1SoG7UrDst06NFMfx3LPAfG
W6U95OgNbWXRPrT1Yags/Pb3IDT57UeG9uCL5v4gkZYVe6WgCK9lnS6vnqVJmLMb8eMDQ8cgeteO
XQZCgupFSM7sy/o9qg/VjZfk0Rxsog24GNz8wAvqdAa2C4jFOev1xD4NKX6HRi6/MRId30AZbHVF
EiQrOcefcZNh/Um3c4b11NW5zHdmICxGBmdFVoQS1YNXbfRNs3ybfBxDni4cn9aCMUdaZyjUKvOl
PRQ1iA0O+CPcr0EK0cju2nVcgaez/jzVYc2T77rluffr7gUQXi9F27rNf9p723qKs/LwygfTeWAn
YV64Q6Wpj7ZJeEoUTAfSlRkL7K1yDaEfzCuVWwJPiIaTNRXsAVdHR0l7YJ1t8i+uPAU6Pv/XMDZ2
Uu1B9rAS0lyyvDBICQkhEX1HqcbCbVSWU7xqJ0280zTFBLP6fvEDDQgmUTB5SHf2+4C4jRS4v6uh
1Zi1F2ZwKtb08mh47DuVfCQ0DObzzuVnmIZhHGpF6x73fCviotxOBsX5aW1ljTBwc7ugl/jwtdjR
V6VwWuhQyqpV9Zn4JAQHutZ92QSsUfWiaXnFEKhwyfwOEot/SCDBQSsAFDDNgVy5cAnWx6icFLDh
nIjNi4aJ0ozOz+grRO+L1ubmmOnIm2Fwqz7n4jDIpo1hhvEl9jMNpOm5GrTdC7Eo3lHl0eggRY/5
kZRODrC4jz5Ec1TrxkP7DvNvNipFslNduhyZPgZRd0gicrgDA9EolkPeUV+V1MRjDEr6q1hGwAI+
wN6V26m20bADwLfzlC9Bg4twFGt64/eK0kOxPWkqc4yNGjSaEOHIVh3fI3Q2KkjDtyERfbkPxlt/
wd4FhREUvzPMBVQFCSsSgkXfPR5D7oxVy2lsfjqihfqWjNZFUgk3eeH+RItgX4NoFIhsIZzVYnfa
YTogm2r4d8TazR0hzwuVYX0ZHNe2vIJotLvLq5+UGPriXFOl1Pmy8AQm/1uDvdmgsofyU0iGp/FL
a9L1gJi2OdP6O6/DEVEnEZH9R0/kYRvK2IWQVWbNp02uxyYPO/i2mBU9b4cUwm/4JnDDDuqTj1KW
/AjQyej1pojzyR/4icDTjsrnuximt/aChvRdN1e+U2sqsdA0+F6Dca4b9cWyiwjZO7Iwm7uOyM14
cYzsYjHfpH3Wd0ssS+DEAiVUDpzkPsmFF90aP6buAGmGPQ025g0PGLhanf67FqoAFZGpDl+1r7ij
kH5eKv+AjEfkhZ8upF+2WVE8/VmJrErcN5LN6qEYVRO3RGPuiGUaTF+Y7lfmw1TK9edMDbYM13Jw
SHUnEMn4YzY3RyX6PYfsFMcgx/bzc1UhleKb+ImdWoQsu9zwyhDpatc1l6FZWo5vE5mFF8NSEs0T
OO+fyekHFT5ArGEat/8VJOvxlU85VQOeHp39rGVwEdknCEJd6Bn4LMgZzqP1F6BVtTvKawiIVCyx
lCto3+zvr61QCAhvNZDvfvuSaHnEpQtGAqUqAocnk/xwmdjTrI6iKNR5IMEt+5aAZGcBqfRjEZO+
20DIh0LfnN3z9IH2LoOO3ydeiPHSqCwYw3KCSgA5aoKIUY1l+upsqU9Lcr4mMcM2ZXGs3ijdxU7k
9jiDgu1apsqsF39BuiZCIwxZ/p2ziTxpLhuVG8qD2PFf8JjR820Cr7WbD4v7ItmTkndGsY8WqpPh
r9d8uKkhW2WJYOE3LeUioPiS6tJTuSs4NFtBGHkiIlyeWPAd5czCtbhUHWZpg7po5D4dDWrH6KSS
JFytI0njvN5GXWaw1J4fhRhOeZ+oTHMHX6zNDiXxjPUEBs98lB4yAKJBUalF8MMcpIDvgYjk88Hw
f1f4AaRvVMmKe5NeL9VcXp/xeEVwt8dwNXyUelM0EEp6rUgppmifcq+nEh/VwSta1fnYYObanuuw
F/laddN1noOlHzKmP+s1RxNx11Nq9OgdGi8MdVuQrXnAGYnaxsDCMCBFB2zsh8Oh1bvE6zHzxe4r
oR0fGeJ/RInl+iMUTVCWEfDMBV72YYI9c1zrUs4OaaBGRrwPx0cHVABsVFfORYb4mUf4nJn9hp/g
Ln+ZvqNKzf3xq2Zx1pNl/P9bCqYN9c9C0axBkNhBIv0oPH8OgoAlwhifh887ftPqR+d7PhWlB4w3
Je7CFD8w0kzXnSXvds2kEQ8QZ5XSXc6rTi/w5Lx5i4d1lV4q8TPBxYLYNW+UPi3U4fnBg64m6Hel
jpa30ikb25V4vaPI71tnGLnvbCx/aRuJxTD3ipLdEu12vNBb1CqVPFJpg/0rFR+cwl8+4Gvtw8T+
y1XyTi3euCKZGeSkqJPXddiJlZ9DsNwttsO/NO1YxFJX04iAUL2CuAm4XlQqBc+gWkrFDk+fQteN
JbQ3DHtOSHUj1CrdK62bDb1gOU+URi8sEEgVLklBvqAb8AmgGNmkxvrkIm8r8qPpidpF0wiVacUb
mYcK0+Mvj6RVhEfbOTNoYD9EGkPtx1HyTd8J8orYQ7G0wC4ikLd4Yvlvrsg98tySt43EWMXBT3DN
mDAbWvv+8ikRZKXZDIviwFkVoYrN6HEkhR03pohUNMv44GZSTv3m7FHnm68RGWyr1yToNLzk4U+Q
noB3qJ5x95W1dMxC3LFFfn8wMSWnMUurqj/rkgaDuD36EbIngmi7hc0Iq6WAYLpazDO24T8Isuyo
YlebInTtYx9GRa1qgfpcjLj73dJxSowEC7sIs+o2BOYe//K8gej2FMnWbbLKaH/8MzYLySA6sdqw
yejOOYnTleau8huA3UTY5s7cg2MP1QEvdpuAVt5Z6cqyC3tK5ed3WmnACVwAHN/1NCiwv4sXP6Nt
hQq05U6yN4mlqdYRROrv5/TQJPxItQaI3ODv5d0ehtXB5ubJcZc+9cMdnxZloVrzL+i8pAlpP3Tg
/yYo/s6vPTxAPR+eVrFlurnNt5o56Uhv56CW7j6FpyvYxv59/Obo2YnxcYmifFj5d6/xotSSn5/I
7f7j6NELedlmMbs1eKoOGyw69mLRTe35pGaETq09crxdNLkkHdDzVYULbaKevNbMmWgHfF4Fbj+o
opdD3WMp6osg/6eWnkfY8Mj2qzqN1wMBuhdMxYzHvdejZGBwjX5Ev2kQ3WmUFl87Y7C1l2RkSb/G
TRmFSTvclrBm5HJaG+VlO2IDBmjEuIbDalTEMlJv7OBlFOIeowCzifpaHPMBnCOWe58+TNLsFV/K
F/cb/fkwiJa65pk440pP2/0RjVKvAqvjVRNUWgD0pc7so07wybumk0dVNjPyahmqfrFu0eqK8XHZ
nkmGFt/cKj/ti0Ppe4jcZpLK0ckFDfjR1Fm3Asod+0ODik4Clwzw10Jnd5Ptn5Ck7wT1i9pdYLMz
eiHqtTAhHxH9Xhr62O821gxz743wrMajaJ+wtdhWOQv16hv7ALm52Ep+tLzdItOVN7QSohmmc+iZ
Cw3wiIfl2ULwYKcMK9B0kVEvVTZCCk3Ejq5n3ZdGsE9e3Jml04Xi7O2FEicU1n4WlKwi/E6IDyIr
JwCX2+sa+45pHS+7M2sAMlMFOgqtWirPVVX6J914fxG2y1pucXLo7TBvQRB0kjrPGoWsogXsgj8Q
4/h0SjbKHwuDOj74m2npVVNNc1bB3KpW+UJpBFBb8NqwiwiUdkAQmAXMNg496ZEOuOFkC1BGaYs5
emwF+4avwXiPlcT4KJgLS9/3JF+RYY14h5yLbNixkXodPkxD8FYIRiZ6Q01jzMz4cMiKHksS9XEX
0cwOPCDl+b2YYe+IdOiVVzTBM2o2Mf7Ck8Dv2qbw+GRLvMU6pccxz/qu6j8AQXy6nEEGG+pDL4Wf
a6NFQVfpxXpeV33Lr+W3mce5TMuguC6fpKQ5Lmcsje+r+9plbIi/v5AjFUDRr3p5ksapxGUEcdMY
WYM5BCoT+csC0hnlPm6I8T5b4mwcqPlDS2XmKE1bxLLzC2c+YOhoApBJo7UeCRpdR27EcyzU8XSb
TtEGR5JtF/QXQkYa6YYXoAFdYrjO01QLdlbjrWGn098s0Egu8kamg566cpV5Sjs72HMhK4U9XfUC
nZqGiuKhD+yzs7qFMhRMcDv/iYidvnDhUIaviA74VtccrWi/+6ygz3MA8PqxTCeJCFtaMW8SMyVZ
PX3i1wLzzut5CDNkbsYZ2RyWrCAnqfBtyDNbfG9IKOiIoMcZKoDgbEASxc6t1zS1IOWUgLNGSbP9
FoShrrVuEmzNGnVx9I7pY90+SN1YEenQUWWRmXpo7DrksU5OBAMQS9N41sas9xVXMV9RpnCVDUez
skguFY0xDKaWzN00xTCjfatnTQrT8vSBUTWz6OGgl+h2ePTWoK8pKMJsH0f8l5mx/qHlzkX8VG/u
3LhR7umYKHyA/iVM80sGVuzlAXkh0Rf7KQmEggMHzFGTtUxTDAM6uMwXGXQeVb74TEfFSv4k++tF
6aV/TW02StHymSi8f/tGtKz01QuZbSHdAn9VU/Yv0THr3Z7skRIXwdz2BXxAwkrpET/L/1qj1BWy
80jvePOWIEJNIdp3Ao1Wa5fSif3PO9OYJSaaZkEONBAFzIqlbawNjnyUmbcPRXbG1v/InmpX7R7V
G9jVYE25NYSqVIv5t3uLTNCfznAtuhBznDyvMxr7GY5RHGlYH2pth9BPLp60XaQRHJg06hhol/pd
7hbSd90Vi5aAu7xCUzrqPbkAcnO0xaGt3uvxR+83xbqmZ1SNPkNfqnP7Rw9qJBx61SMoNjuHQDZf
CrK8JJQaWA56U4PE6X0YeYhLtFXBE52sZs3ix2NJ17hr+xAVOqXD4sSbzp9+uGC5fVUYZDqa2orj
JrFFA3fn/rgtBaq1/d7Nk0D+ZjpbFugEePLvLzx93/mHzbWkKHvfJnVpEzSbJJXRtiGSvnE3JRXv
qY1gTy+wTqbEFra4Nsh0cEjd7hk/GueunCn8G12pAg+fuKUIYcwjyPYK1g53InuPuPiPesb29VJ7
DMR7ut20VHW7u4fcJEmHLgrrs+LIhK3Ie+Ddxb0g1BBtiV9kNSIok+yq1koDEpkFO7924lkoWGYw
f7RV/QYizhT4IlxdCz6aO6he3djSKPqWyEarmPuCM/T61qGOeo4f61hcT5GH++wB/8cR0TD/M9R4
LqxflO9ZJ5dLC6szEmXeROwbGhGOPEQPS9Gb/RuIHs2lBQZEeR53A48qI1WdJtZAL5d8uRtQHpPC
VmRt2ndd1/9LAEN+0awmbERWZ4/4EcsGY+vvCS6jl4zwMQb8COU0mfK3KNlWOg0DuUaY2bTZtGiG
cuQmJbingSzk5e0DvD+uoBP0pXtu+3ZunNknDxL37jietMy2/qh/y2b/urXfJWttt9J8bdN2Ia0H
6aK9VImhab1enXW1WEK7YjlWn2OsIQ4tI+v5YHUdJAb7lYlv9mItsrpZpYgvYo4RpMgdq9sPjNh3
ScoAMbcoPLTgIWEGc6hR/VMfiPE85saYjfjftwStM6dgiQWAyMgTIgYmFJ/9EPwm5GjnqdgtoMuF
CzfaKKlnHRJ57/3F7v7lgaePMNmEthmrNRmoUQO/jfc9E1FQks9MeEXzbCLGhID1oqqHyLYmTVJY
8tIkcSLueuVuUwCKCOe2t4ASed+eVcojMHMhW1ETBGtRwB+WbDJ8FZPWOu+JknPGAUQpxVofNsKT
Kv5a2O9AIlFJkoc5ELmq2vlGMlRsWKrfZ6v4exDDTx8/3+ObvKH6lSmKgBvauklbaHnfXRWgGAQZ
pzTPgKBVyY2xwG9sK5kySmsfQysJ54G/rAd4TqHqVcI9Nm2htVKTKjC2mGfqt49yHvEqTPlDZ8AK
Ky1xsZBSLZ3UVad44xRmcdIqNU1WcSbx2GM+Wug7oaPrYoDLpeH35VuxXBCS/LxWQTK1cY2ztlqI
PZhe31qL2i10+f7SKst+/lrLXq8Sw6wAuB0OZXsQXhN3o7F41RsqPiuirEHgjKDmTY0sDSC+72xY
SgmhQZJGhEl/MXQG3z989ilmEK0XXU0xgiF6l+xQkEdiQ7r+vz8ernBe2rOZTaLiz6K2hEZ6V9Fl
ORr/3pnlPtk6/IO4SMWOFy2mOswFAMmzb1ghLrCqnJQIK9xTTpxDU9hQ+AqvQQaDwd5dMKJO2p6Q
0Zk6PmPaKdK/Br2DLtEDjZjz9i6QsCGj4aL+/Co3rFPAcDBQjwwEDnzfno0UkYvVNwRPgnY/KwOf
e719bs1A/ZM4ezT3FQCwGUFEunYO7u9XMk9e38Y8neBXPn+XtavSLVvj5ziT9jHywRkraZ4AAcJJ
73ogv5X+1+mzedC3n8UN/m8Di+Dv8FUSScW15XhqOcpk6hqoVRx8NlTfywTfgXaKVC1N5zXENVzE
jLBWJbuJ8e0JAy1wpxm8RtAMMlmefks9ula6AgGpNYhXKSUsMyZTpf0GX3zbi3iwIi4zHYZLbXIz
2w9KZDF9YAgHvUHP5WZzdLTp8Yke8lVeiQh4F0kwJx95N0UP/p1Jc7IJnADsEmWQQ0rM4Xfhq4xi
wFNXhqgqTn+kgYKxSSb5mH55zk0JSa546pQ+rpi+l6pyvl6DenBPvpawxMQqW69ztEVgZxWVaABc
Teg24fATZ3JjEvGx1G3wD/ESVENq4FE1OmdA8BOfx5xfUm65QCFk/NnunNL507jkQK9pib1pVA4o
tmWI6ebZdripXXVsg51oa009bn2aaEVNywAVhGp3H4r/ZZsCZxewdlL/8NV34C5Ps/cj++QqzqsQ
8fSt+ACI1ctB84M7rMS14h/c/wJqR6cxW0KyC77HRs4145zoPKDnv6PZHbwHYMgspKEEsMfSMSDw
Ll6R2w28YWGvF8RpGjb282hBhvJUupDplZD9nEyOaUkXhEUR1XOQREQ92+weetrS8MW9qqUsVArW
2LUYdLTViDMGjtABnwUWNjcEqToMSW8pjsmpg7PFVTL8IdlAdX0D1AF6J5JkBITBWrRDDJN+x2/N
b02/otSo4PCWuxPO+egWi97tP6dmvgAUNz9wEJpgNfifI9NdZOKpojFVbyqoBh4zi3ZeSpeHruIo
AcoTw1gCDhOZkgzCsT5sdSmsgp8aSKUgHmmhb/OI1c757pHgYBsel4PtyInPuwOih4H05qC6ejl2
l4ej8+CXX/cayArmH6Dovh1Vh/nk0CFSQYq+UyMfLxub2h6FPsYvENaJQDLDCzb+PLPwwBCfqpQb
4V4NuoicBmlWL0r2oXlbgVCL1mlWNbHVRIsACtkRJs5s1H10CVx6OZTWiCOZc+7Nijk2Whhmjhrn
6MxScT3iWLL/F10kVPytd3jnJxBo54tn9jlClU5dBLoRMhiUejZdMTFw0UkthftLCnTjEgvXTZIr
byiLo6tsME5BTy8X4Y01kyZs9VkarLXVhDTy5jXWPyCB0FoZQo4Fsj21iG6QurR36xsXV8NOM3IW
6LY0tpv0+X1vlzYlkKEcREWNYJgaX3vm2Kzx1KCZ4Ltf6+AWCzLFxEZjBGmkBspftPHSjqE7pjYe
eSAyh78fiNxufhXk5Ga2zOBDKCD1IPaG0fDHTXmOaYwsHFbif78dcz8O2sJDwtV8FWyzgHrpkG9P
fnbdpJTDhSbjHgOlufywelRwDnLoMyfGLDGgceLzmmnb9RMQvqdQcY0Z7vsdFAiT58hLZknzDDDS
fRkhrUPShcS+GDc/A6fHWwY4FY9FebVlvGQKDKDQURcmhdFTP+ZR9Dcs7KByPhLC26H73jymxWkc
hPg824u/FTu7AdyBt+CEuofXAYBSuO5J3tFxqwFOwwi4Le3UTIsmZ+1RlmvnfZm5N1e/Wm9AxocD
kbNpjAPwA0ZXDTz+PoLP6GTXCmgmkA5A26Nodi6Fm+Zwhgk+q40phA9czBg/t1Mu+MBJCUDr0HKV
posXu++ilHGPvo4YQv/AwqnL8O3u9Bwj5WvRw2+wJ1fD1dy0flyPGjiAAFbkXVcIaSO02U5cYyuH
1vQLM75v3vWDUWEiJD6Nq4gyo+IqL+8eCtTa9EoBTae0CeMALuVeWGQUJKBjomXbWnXcV5hbpL9W
U6NU2MDjm9w5WOyruAwiBR6O3PpKkP9WNf1S3buILpSr3/qdrUP+t2sVpx0+NRYrtFSqYAFBilpE
z6S3d7Gi22JNLBcReUBoUGmA+554u/Y/8xwSxBieqbY/TPaDIfJ9QOJ+zwqu4oc3l2eBGD/fBKLn
2WZCWwPkiajw0jRNEEHTPC9jBLmoP4xEEtHM9xOVAlNi2RU40WLGQWqDK8wi0rvpRgP3daHSNFLk
wO/CdDU6bTmCHa1yGMrlfUx/ktnRb/ioMFBU13Gh0EC3EDlbCbSO4uJ6KaU6KLIjPw1paWwFXxVE
vXzwIb3+dll8vqa5rAeGWk8T6HTvgoch3TaUkbUoWwoCkDERPfp3eKqPLed2j6TVg9E9ZiOOtAsA
fMK08gq9kJRGFI8NEkdXWTFyn5lMAaD/c723Z1jxj9ME6DZWWK/aXYIBh1T+vTwx29pHqyy/p9kv
P/gwgS9b+MJxV6WcIjaXPVSLavz38beShxl7rxf3Q1y/WFBc3I41XnsqvzMbkzO4AGJM0AyXCw8i
j3O6wn3gsc2pAjE3dbE/s4o8s/38jUIc1x8Cl/I6nI5GR6ef3Ur2qTdP3wWWjiPuMreo9iUWTFbu
vXodDyjgdYC88O3cKgX24CMe2rOmuKrnKQPxnqS9u8DWvGuTzj4TRtPCtyP6oDtltjmFABggltNL
dEyjxFyJVH1D+uXv/WJjS4fh7Zq+fRym5bOadZusNhhDtqI2rbvJwQ+kNwwXbYNLmmzo8xwR6uH4
cA/CRuvs1EHv2GNNdM3Ojnhgin+Sw+nidAxKLEnLX9P5CxWPCVR0oAlN0XQKEK/dvQnQGSgHW56u
c4inKLtjTbyfy78IWEtWVmayjEsOQXoQ1tIEvpx0GhcHn7KhsmU0zzDkyz+rI9HlS449i6pcOE7t
qmPQUUpqScKxHmNGc6KtCuAy7NEsy9Mnwxis2RAV84f+ZlFdHW/Qn1E3RUt7JBq5rLAd4ugYUZKx
qA5m9cSCEh9WahVqBlDbMYKCdgM45yBtrBZcxJEn0F5UxA0Ed7Aeix0QhAq0iRzZEyMqio7q8juC
3NFFQs4rvvg4XH5TdEUw+uWVsNpfVsQpOf3ZIsttHlnc+VR6ojZQb8bSDs/1buGv5wZmfk3Prf1C
V/vlRCUIfoA+uszLd30WJE9iirBH9URG01tuPbs0/nO/sHg0MSyNg4lBBovFq0Gl9jXPInejnFL8
rGBWsPrujJvzNnSCDqT/WE10lEhptwm6LzrxhH6Gh3vuKQqIu3ofIIcfEwpIDsRUAzWlzR8g4FzQ
TjsGaJJcZIjEGV0tFepnAcgwO7+UGE6Ktxq3/fSUUTn1e6o+de5CV4fCA2cgW/kEjBBQ3ogAsl8N
3n79N/++QfssI0NbW2SYz/JzASjYFiTM0nItDeGL+jiCqOoP2onV0PIFMUIl9wyznQhcWJmfMpEv
wGgiygTgUd8YrQC7XC2Q3U1/yNVBpDr6LYXdzwxUrRThJG19bMY6rCtbNQou1g6usQcvsf2HQZah
czu7C5wya5/q7K9M4yYkZACXpOy4X4fN9JUZjNKP9HcWtBLZOyaF1qFblqbmJeF6agPmf94E1CCZ
RmdLHNeIAh/uFAOVKHVouktK/ccyWJHTbyyWG+jbyppXsrJpTUnGR1rOwI3Ge7BsCNsQkQC6FusH
BTRu0U3H5cG/CeeNHOruKdmCwkbD3dgJ+MHoUhcTnBkImYqNG07/vNZQFCwkbhlHnsK1WrZKIeAT
KYRw8Elhhb5H7I3Dv/H3OaMG2MQBRGnbFZolUWWlu8K1elQ5npsfygcrn9jtOmn2da2KL2hPDLyO
yrkalcsICb6rxdkM1wN96pDnqzifE5yXawI0WcTomX4V+o+WuzpOfs+yx+ubQ2Y4PDlQKPcS+/VK
oZU3/K4B9aNV3p/Wqg6fc8P8sEWk1UyOW6EyG9kZIoCxEul8GcybZWzBkiIscuSOmJgymz7sXj/R
2TAPhyzwbAbc7mpSdUV4PIKGXKVoc151gKscLmfyKkjIAQbQVrWA01CG3hNBr4TQkQCDdx5eaWba
enrMZGnjltXvPrqVhX30DWQ9i4lOcMJkHzikCCZTnbEJH66JmretnpbC16cPnorCzfOiWpyRfuZM
bajX5q9c79Pmj3mpVEUqd7JTE+zzuWSn/Fq8M//orjxmmlHlsZ1IOMrsvfeCAAwEWRri/7pwHVvJ
q/ory4X3BRsI7AVsAEIujAjVseM9Z/ybCOfEVGO1l2ji7riY/AqeD84vScHR/O52/obfCKll6WIz
jJWNhLxY7V4TGAW2GHHliJIRAucMp6eEIyQOKwsblW6kCZj6CqrY46sUYjjfdm7c4PVrfzFEedP5
ik28Jud7rRwao4KJf53/Ulmwrt3bmjEZEyY/bcNAitfSmUWKxKTbjxvrpe3KowM11n1eoA9qGXnk
u+O1vyLQiSehOwfkoNSdG6JDSpL+CEPV4c8rKzbaACJaPaRo2aNJzNJqMlpG002VOHObqolrL3m4
kOY/CEpEkkgTJ0FrgC6ItglSVO2VJk0hY0HLFl/+FqwIIQgFTJN66TD+40UU2Z5g7gNelNGPi0ri
FQ+ThLVzdK/Km/aRBltNBI9D7Dux8FH1124QFf+ntN70vI0ONnA4YDd36buDnCngogZhYUBcjqCo
/QHg5BXNxxADFvpbv2K+hs1JAyRqihqnv0M264+CXDy7ys7z+dW6iYZ8TkIb12e0gHS3EmKxaWHr
uXdtzvCWU1KP7myRxS5pWzF7S/fdQKfKvAhyOBm+1u3dzURje20OMnSE0gnspGQgBJi5sQ56ZFSu
PdgISxZrnynoyZIWJDzDByoLEec0hFd9P+IZHrjcII3brRnHQb3W2LpOinOHoB2vqqQ9JAqh2d10
CZb/aH0UjnXRgI6VwlofufLkXd17Ogiv9DH+/06dT+H74b/B+6b74He7bHxBOOis/AmsQkvUlIZO
ubpHs37VujhSWD5qR8lyCxJ2CTZwVgqGaaY0ufKXHaNSJze/0bUcX2tq9gD4pnuxL2NdBd7HS1N7
5o3a1B1FqtJDhTph9m8/gSVUwhoBpgWaNrG0HIaYCamuiZYVtuHQpJuTJNZU/NhXqJs4Xp7UBUfE
MkqJYPrBuAjdBvjTC8eiMlWRexbdgHqIG+9veY/fQFZ2X7lIpQt+6fkfEG5S2a8+WWg2/aqL6/xP
ijp81UsmAHf0PBH/+rFTvRplAuUIeWGQXO4CNPVe7nhNAUfJrs+oizd5o7iAlOfdYV5I7veqru2w
MxxeLk94M+HzDnm5ODLY6PEGyXtwHGyAE0WGqyJOFsEruoxEMYzsCDTLu1LrmI19ZrLI6/pEwqC2
fDpEJX5eGkTSAKHMcHeM15CJO7I3JByXBlR1kA83ESF+pKOVEbg/UM0qOXH0995eMcDRfoNg7Rps
zicFLZn4ghzlH2PLH36rp9Nw/A896QBT3JBhbg/WzOGB5osDS1Rt1RFYtZKZQ+RsYdX1DL5qh0wf
iT36Xa1hhL1qAvUmQkffWFHman2vniCjWwynvs7d0KNI6cZkPJE6rSYY5WR5nCq6zn6LnW++a+a5
Ib+0mW8nw/o8M3mEmiQjV6IrKR1QwLkqA0Ht4S7GU2w2Y7DuxPECgqTQ80meBGnkNSR3qKJV8Niz
2oaPMilgmj3r0R9Tu/ITsagKn4VEnOWh55FWhKg/AP/PfPaKpmVvOe8gDX8Ocy6wdeJ0H4XA7oi4
U8Rrs0lAp1+NwZ0sN9MbuoYjlCNM5UYO6XUt5XvAcg29InFnKGu+K7cK4w4bYX0yON9sT8cb8TUm
nboLFHzWRtEZR5AcujOj3MUu9b7EzC+F4Ld+BzNEZhpRRnB8aR07EFe8AuFo7IdeXcwx2UDywUAL
pm4v1sk7DljmRX/pjV9ZoW7jyEaON7UZzOOyIZPLYqS/Iv3VzYdsIMSQxvPHBFKBkVbcP7cZTPfB
aeN5uWMsT1lX9LQOM0tbFliNbv4hFwuJESHfaOo57NI+4Ok9iAcJgzqDvXqASFDL0WAd5I7WSmS8
H6L+wbzzr1xMaZmdicGko1o8NyzMJK4oFZd3XF8nIS+LYZ9grClBZtztZnsDjcowpuEogv1QbYwg
D6+6h9GWiLCEqJ7nzpjpdAO0p9slIZ5JbtIFpKUVYWYjg9NR3FXAO/KPvhiJ6zXz8ly+s8i2/2uD
OvMne3QXN87m/SaOc9kgyBTjEcLf4nZFilQZdX9UFel75Ve3kiTim3UB/WcnIG16fmrOj41zNhWk
xv57ebLR14gf6KfJ+7hEUqvkorwAV9NoA+yxfBKa6ouGURzQofzVzQFG4FOdY+HZt9scIg90AmKK
Lt7jCbf89+0THbp9op1JxRxZyUrA1A7lcdgrw3nUVORaNi6FZC6GhCn0+g2kGBXM+jOHy39Lc6Qz
Y5mH+xkQO8QQCVSlZSR0KLZIFmDyYoM2IXvkZwfGNaER7h3NsHcvCu5+OtSwwTST3lk+Am7d7F9g
FpGYV86D+mbrQoSXl3X+iB/TGWKVQV0boMOByqRF6Ci3kbqycQexEWeuswrQ7clkMc2XnwLs3YmW
WqSVbwpAmoBhbd1nHwEjYSqz4DpuHN92DXTU3zQzC+kkzuL+xGsMyCnuvABGUdJibwhTJysHNtdn
f8RfVPAbrHvcxG6qJdlmCp7MD9i/4SLOOtQMYb/PrSM92bQnA+8Uhfx5+oWcmjwPxhRs+eJcs46f
Z+mA9IcRFmT6ev2Gr8I3zkdf2CYBvrc95m94QFQZSt1OJKpmazyIZYdyrAm4/GdWFn7XZ+foAkFL
jKKOwd3paHLURkbwqu+OQVcspdkC7Yj3gS2nv4UqBNVj9pEWGdoayDdft4aqe22S6PCzxw6aDTa6
MsVGOCExUN3GZt4h+t0E1hy2jaMh533wshwRbb7rb8ly6nV6QeZJ3cwWJMz6t5cQojIv2iqn6Lsh
sh+o2VsX/667MFsVxuHklsEbxpac50/DOaZhPuKFKEFFa6ZSfyKIPndzKIVno9kljV79lhUE7o11
IENjuxaGK5Z3Nk3AnB24DwEkEhw14XU7BrBUXvq6Aarn568gBqd9JAOysN5ZT4um9ibqdMuSzoE9
2mLa2UQxOFq0fDX9Z2jPtPUFm7iZygB5nF3stRsaz4TxQUrBm1PSc7oA+waz+VPIAzm2tz1wBwBf
BJuJW+cFkc2kWubsOjIzR9B9V38KanY8bWqmKbmNR0W3UrdDPy3v8p85GW21aBwAQdAia+QuzAqC
5kTEx2dOt8cn/6R8/GjDNSiMN8jLE3gTkodwdyQRlOSOO9XB29Yf6/JazM0varjTC3yaQTh3jwH3
T6NF4AMRwE5OfU4DgVFhXfTf0cCkpzsyrVw9dbs1pXGlhfh6BmYcHDjYXwx/ZvkLVx6UAjjWlGCF
p0kjuS2uIpy7zoLE/6+owGrAqjuhUfxsGVZlu3eEDGjJE6sApdt8XlMKUcVssw/R+/onYhNsoMMk
DcmOA/xiLeYyfCSW7BGdnzBZe9K9LMIA3oR2nNB78aDkv1Jo63MChLjOxckVlj3dSV3zNRt5TfWU
3FtZVw3cVfZO0M7QAQJNROGfhIa3kNrrE4i1QddNn4QbRVw7VffYYvMEWGZy4/3FcpUeu5zYNxF/
uiBBYF7QIVqpLM+P1iPOu7NqRPMkOcfGKbWEcd61Zu5g1xGD27/+nUb4rPZvV0KTkqiCwfdNd71n
QQwcOCSepl/3g09lXF9IZ1FxX1lLB/jiAIyk3//qtu+IJXrJ41S4htJvkfdA3Vz7RqHj7XQUX3OL
/uJLajRmgk71yVniCnNCA5WAV4HMFPdiKIoW4XcE/xqxS5qwFI1xcLRK11o8kFRcklSfN2tKLCPP
wM40bUEVR+H/TgQD5+OEU4SdUip7GghRQuQgDGgSddCC6nYub+hgB+6eiy84NTLQBvVqdesBOWZp
v+M235iWhBi/yutxD327aXqilFtACnpzDTmsnTrv/f/mcd37i7ROqJyRpj+1pvORrprPefKtbNjo
bzSsImeSBrSsZKByA/DPPNj6StgA+pzqzDkByZcIq5pVSyv2TG4BDgc43XT/NDbXqcd1ued6liy8
NKYpEmbR3WczMgdIlUvw+261fz3HksZ1baU73+ESeB9W1dxIy4jsJY9bxRSgJEwqbAAm+wu6oHGJ
fbT3mx3cZIAPjBEb0NHtKXr7tIjKA2ibyrbsqX/QUbaQr9Vdjz+YAL5QkWXHVTNibDPfE4Fkek34
zrnBntava/CtQop3/RckHwXgyXgwD/jLEjJuIJtxQv/mGBvh8+7tNBOWqKv812Ms021XGUBy+pVM
xotMgJHYgfz97kSNIgxDoDX8cIQgOdDiz9e3Evf5OEsQq5URBh6RLkZFXXP+EsTbKwU9kloCj3o8
ra4FM0jtdy0VxpZWiQSs3OYHlpDin5DrBk2BGhs1DptlUafsjUsQW8zjPfaxQZsmIfpGvfGivgey
vLzvgf8QuxBW2haVdVtW8VZQkqyZSYSs67b8/4njFwy4WGuVVmAMZkK8lCc31VEIEgxCxUnhx7mW
kpbmsfe8yzl9z3Iq1D8v6GA1Io9JeqobTl0IZT/NwXTPBNeAfKwwA2HB9P1MiDsbcilloInP4B8U
7F+jUmwoZjPcmmiiJ7muE3ux9qIafeBKiossLaWtejhFDb9NP+jB+3e0w2NO7BXOgL7fy6hBopjt
s41QO+0pSgZx352v/SBInm4WZ08SN5S2rtZJC0P2oLnUuDE0plZ0VyoRtKluwRQSsZGfXO85VEdN
dRwKd9HFJrjm9rIg/rXuKgW5V7mdOfyurkDaU+1kqugCrbJXwLW0OlrNNXqOntv9zDE8ZqVUuGlH
wIS35iokkQ34OitcDq/P9Mg4dYiKAhicK2IHEEGllOUHXsVYNVjdaBaHpj4sTJsydkOyvzl0If6U
vJSSBcHY7CeyYRyKZDqRScsmcNLpP5DgXqMRm57zgIXcIVSxTl6NzdjuGCvLnNiP97ay6kGwx9Rs
N9vdKXm/Xlz4VCI3ul0kEbnwdhbG9vWS68Z5mN4RBR/yV/+TCUBYVmBZIW2SMeXoZ+qaNjIiQqod
Bfgk+RDIiNW92nu/27vOgr+W0abds+HEyzp7YRqT9j1M0LbZtzsJYgG8wt7VnDh0YCVJU6yCk6Lh
kr/yqbdGMlGQXo9LepRclmkK0YOM1EyCccITkXmpZ88fd2foExQ5/ebPr1qC4HGFLmSb0yu6Linm
Tl46FJxrjbWyrmZaoEnES5Ljzx0L/IH+0iaMRqGj1JjDGsoSThc/DJobsih88ZzyHa/XJW+aE6yi
szLl9rUz07SfbLdiU2efAkOHMO8Z6NDtC/echRLqiDi/R2HCeDhjGXs32hdJ+0kftBzm2SD9qLE/
g1eK8WYre8IZ/5bQMiNwkXPbcaZCl30N+N2OffJxLVp09jXVo9ScswgYI7Y2kxIm9K16oG3d7iWs
m/ETTwgZW59U9muLHwNfqGhPtSwSFzI1G11GB597qu5mtDuqJDH0BmOCxEYjY2Lj8HgkqMLHRhBL
xQUYmKw27zNALkIWrFpNgm4CU2H0xpeUhndE6u9pbGGfAXnsfN7TBuTnyYEXCTjkE95aaAz5bJtI
l0Jp/HtBPJpmbPmuwl+vc3Jx3vx0dSTvhEFe1u+QDuh8dQrx45RclYIm6IQwErGPat3O8t5UU+/o
UNUdOiuA1DAMEF5mqG5dtE9n6PAI267CkXLLD2lV8rzoP6y0EcidwdnLghehCxBLA304wwa2OMsq
jYMbbkQiT1zzs5mQA1hnFv6ZI1+5gTuSzU6u2ApfZzpvZaTx4KopE7zH42Mhd+kKgGXu2lMpWqXl
smjxmdSqXrz97g/IcSfQhSkndTmIbJODs4DzAllPHlxyjNmVNW2BJL4BaOXgdr/Eq4FRX4oRZONz
g32QOccklzoMpMvNfA2RBOM2OLLSfyil5xQGVefzyjRgLnwVTQPYcucTctGAIaO65V0fUqGjpJUy
XS1YrgXUUhbnJ3nQtjYlcX0PpD0kbTtbRnk4bPpwTWXvYnFDa5itoeZE6bYpY+jrSl2kbGIMSPft
LqGr40AR7ASw41p/ayoUbD6B32Mwn5on9wOPBJoxKOcS5s13EIGDw309eZCnL4jV4X2UI+6DLrsu
UctvN5se1vBy6O7L3Z1S1ibR8Y6UzwlKjXklR9Lp1MtK34VjqRpVbbk1BuwrcZ6uh/nH6JukCHpR
tQzlqbb5qnPlhbbEbntk4JcYQs/wdxlqbMTDrGBdjecCugS7srz6IO+kz2phyq3r6xO/2qgd+aWT
Z80FU3VmQBmXT58+Jf2p08smGcjjYhS+SvCEbSL0x8attD6jvZXTmNm5kwAFjihpdFTgqNaOs488
aNgEUqZAYOlcFDqU82sgU3gmz/ojXSqKDMcqblsrTzxjWyusJhvioraiaXLKk00VSk2TYl+5sTtC
vSeTw+pyddjumSSXoM7X8gqoVYGn8JaVBpu50/sq8PpDjF3eG6mVIqylIfrjb64naN7zz+97loTH
B+1c+3wuXzzPVIYDyssLKP0Mv6vNz3xTlwvsJxXH/6wYpbEi5dbdRD5Yw/2idLvu9BOdjaOQ6ael
CDbkRtPJUqhSozkYcyMVL1wb7w+lDBj76E4F0l1wB0HNq+XyjYJm5iffxGahwg2mf6H76u+CkhIv
CyTQ9C8h4zkF/8J3Q6hV4D4qeTn1ZEKmnt9ovfj/qv+/IBmiA49nGK0wqi0ddGir1pJW6ndSpn71
wIZcRi8djfgZO+FsTzW52IgLfmoIwG+MGz2rEnPiG22JwVeC1QJyDyFolN6Gflwc6sC08xRTfv02
hVkmW6TbuV6ZrS8gYgNskysps2VlT5GyNSYiYM4LxQ6CYqqcKmcBRThCwoRK8pu41Z8hV1CufEsJ
GKC4pbpdbAtf8bia62p37qxEAYeR8/PI8ls691ZmJ2GZfcpiPQSjaI0nu3nKJV25zFpCNbrRHMBp
5KkjrP2k/7nXdTBM8bttPyqFM3ppqVhbd4HSt0cgGxnFNMbKS5mKXnG5N8EgXXnsEhXThFojTx3I
ZujL9Tw5fzUoaye+Ak9hhOT71wyqmC7YmhpDEANI9AAm+yCS005Klz6bVW9CBen9Ak+7LhSFqRqB
doS0fD6Wt4xST19VmgccaY5/wKkLQJyRRtFqj8pJv8jnEE9tQ99/bSAVErlYmRoPTSnyeyX6/TQk
ByPa9a2Z1CeXEjBPrsF8iFwBoHMEEu9mk/CVaggfXAsq+AKyN8MDnx1BjS1L0ds2MiJVh6ngx11U
FP8UByCOKfKGqw2fMcEWtQZ9rKzSSDgpeIaqnVf//9IzZLe495UP+jkikPnX50Q4/DCNjtRfSmz2
dzmSwdPABxVtZXahz5R6rEEAoDoKxXnNC+ORfYl+Ttncc2tvsXqtc+Talu1q940a4JYHsqPnJ5no
2JHlhSYSzzwsFx6iAx6dwu5f11ZSfXvCPB+Wcte7m8cShwH5szG4KCONJoXYvzEgHpWlJC3P8r4y
kRVpEtPuLNYLK3s8NKZZLY3xI984tKmJcCbgY2tyiYWv7mjOKYtDozLUoTKDX569u4rG/ul/Fv79
DkOoLw4JtINh+Gn6TxH3Idz2TnEXwMZBEvHa3EQkWwd70NGHGgVjFtk9wDf79syhRJPfMMWtCsrh
loXnIKD5/5p16FEucvxN12J8jOQjShPLeeTTTSwDkCXlax05HfMDM8u5WS+x/C1ywtu0rj29KRkX
MiCSZEXaykUXiC2UPzwGI+cEDUk+L2MQTNOjgKS+T1UDD17E2Kp4K5b97h8bSQ6IygY1RLThhC3L
Lkkt9RUPAaISUBwUYG7X18XMMBnkXlM41ZqvisaRXdrOhLqUW82D+V0ogaOT4t3lIW6yRUco8FC8
SmDl889Nh75bEvPd5cAqqVKqRbqlNr/CLz/wwft2BO7RTlFWNsbOIE/83IX3M1hX93XC/eR0Uqfw
MSbaUMt+2mMl41fwuv4c9KeeJzGIqVJIr5/a2jNAIpbESqD8vtdYncuovxM551GUdc2i74O6u2RO
CIarBwDez8w/l+HrsPU4qRSIOsZnLdUZNyZ1UH2RTzEMgW2JDcsHCZJ4HB+xJ+1G5h/o4LfQs+FN
9vijliNR2LTSksM+pSbIZQIDqpEzI0TTx/uQwEketPYNQCB6ed3QHQgMjXtQjhfoLTRKa/QsDv4n
G9sbJMGNQK2XN5gE9Ef+NgEFy1SEhBf68xa6Eljtv04LB2bDitKrjXIgeSVGuHiwrgAI+pqtXDsS
O+8B4nO2TzUYu98V/pgtn2HTgQKtLEeFiWkO0YDOE5UcAjwkCrN/QIyUcBRXj8eY1llzUL0OEpX0
YCmdQYwncloEBkbPtecENBx88/JpQ8WQo6oI/FDTrI+KYdepW1mX4QvZPyh4tNxZpI1E3N+5s6Ee
J5zOY5wxWUn0AJnh681VT77F8xGZchSdJchadVpNX90TtTgc7/NgwykQreEWkAiZGGxbqWqL42oX
Dp7x8AJjYArLvyj8CjNoE8uptUwMyD0okFLK05jKLmStckGhH43YTIyq0EwkreaHCb/hMDQZVkyw
qCGMkvS5X53yh/VicfFgJiYuLEyHy1t33x0H0SyhZkux00tyhZRyR1ZnegGeYy8uJddoPqs3jEA0
UPFvhsPbFS72oXNEua1z0QbhA2xzkFBp+D7lhax/LXPFWB/XLR8xOa3B2ScfSlkBTopvh4lnNoTk
Zkm5MAExISbXW1/zgeKv6byT7osJBuGJS5bMEFRsRdKm9SnImG4LPut9ADt8oFTo2PdJAgnu852M
vCtcRIGoqkd7ksPycS+eFJfAiJEz2p6mBJVQuprhSB0o8DRVqHeG65UCQhjxK8JcWb1jbUYep+c/
W/jLlyyE3hmqjWE4emzV7gdjbV/rGEWMEU/qxinDGBXDi9XvGpQWen33INNmHtxcp1gjNFGBco2f
XkvY6a7iUD7vXoEEWYtTwpUTBpIRRZqu/p3FRWs/fniX6OzlPmO8z0glFwo0czQcPR4sZC/dt5TX
5gH8Xdqx/Bnv0QiR8uhbKDmCzaHnQauUWjX66/hx497WlxULGNQcZa0s3PZL9aIIsoGIFb+9lIVs
cyHo0UB4t016ty9F1ZL/aTSv6WT2i8pDs18STYTDq+zM7Ua1dqAS7kmsKJAcyms0BeKe6S4s6Op5
1CJD3XISOzWUeujwlFejf43GmH+iv9bRwTsgv9CjW3kLAyT/LpPxUHPibThq4XquX6MwUTurMgkX
mnywoiO7y6aq8z7UCY3yFm2nYSwR+RVKSi5l3wzTRL4PtvoOYvAQH0cfrqw8SKTxgliycpCR9MGv
CVGTmGKuJWXwCa8Tq15D/VwrMyu1jTxdA+5cvzqPlrPg4TDVXAFayf6fKFuow8Mj2PiXDMALNwEg
x20PtaeCoPl46URAmv+1HcJR9eOr2mA/M1SU9dNHlETG61z0acN6yzd35BoDx9wkoqQo4962b4z7
rok5vbwCXM4HUruIIqqNxyc+9Kb1JlK3JlI3G/lW7HnKYhC2CLL4x8pFmoet+YeQb2SVIL0hdZVl
y/4KkqWrzYfaL4qbCrGFF3krv4DY4om8VIr+QThyGuNZ/ttFcDax4dOkgVduyQFH0rGIVCTi97Z5
oPo21WkI9pc4dUSHb2NGv2YYRg9LIzLyg3qL1D/FZkztu6HxVWp6Lt6pSFBWEvz8yPWTkKyMJCjg
NklZEmAcVwgdczHmH0qSPedRCFDXgylAD3ywPTYVxqM5i9cvTBNSCBbHV3vqLVixz067mO1y6UgA
izAIULZuQWOsMMxEzlWhF8M9gOMHUdBc6mq29ujdYFGu45A2Ml9t2houR8GrJQ3mKofPMbhChh8M
kpl8Z8E8URl7yac0s1yj1aS3HWaMpMTknLUxgRWGrObq2eRqcCyAwNgnKBVsh3IOKkVmJzhI6d1T
oatlSb7+o91EMrXeUkQa6SlEhDj5EQlOJ5x0EILJ2tyefxQUYkZOBQUG3WF6IurP0wFH6+TdzQNn
8JjMY7KgIVJXAHmLz0fgg41WXB2NUc/dne2Q6NbMzeRgcIxfWiLpNKr/PzHbCzpfEWn78SAlMTjJ
ZpbuaSnpoqy4OTW5m6X6zo1m5z9VSngW16EjQmDj3PE1Kty7h8MB4CDk1PXWblYsTBJxDJLIuPaT
EGrHBmGgntJDduFUNntcHhReJTbfEBXuukZX6hZi0NTMo02ciJ5ZfHQnqFdNDBgs+DU+wYU+OCiz
PUcgXiIp3CqvYH2FlXbgtSeVedphVOfhiV2OjGKGgfHg1Ru43S+C+tX8WE/Qzik/fQYsbczA+b6v
cJvOo/Q878cXjqwnRwg+qMXay17DU73mqCM12QYf6v+tcWTMTp6o2ZlXJeKhfCFcwNAsPonxJvm3
arU6Onx8MUoDTC1A1jSL1c/st5clQjSzfY2Hv5oVaL1SJOcAq5+QYxGIcGCM/UzLzJOGYouS3FlY
rKjaZzUEGFxZlPqMw3KjmxP/aaZ5uTfqltugFIs74oq54yaEEMIAn95NKKzBKCx4Pe4npqRwSxla
vZPORfB8PV0mrHmdftna+GtsI0da1Gk2uqe6Tk70Hc1FwoDuktTFql+Hqzlg3BbUiTUqM1uYyqfs
mujfzkI2Ay0VF7XYXAJKLVewK/HEShGalc4JE3mtli/SKn+HN5syFQr7vg3IvKBinrXD/VXcmtP/
BNJWWLvRkHRCbGlSHRtlv8PCIK4Fz+JHCPCyOQQvyS8x1tGBBAVfq/UyqvD5mfwcZFVRWW8d5LSb
0TWCm9urrZRVAm9PnPD/8sIoOoLtgXAY5xxvE6qC0N4fZcOLZO8Kndg3HGN/oeHGXAYHYmfeiS8N
7MXC4tW8xs4V1SeT6ni7HJEyDbnrCPpBLCgfDDSpU2Wv0YJC8ymul5z8bDgw5WG4w2cFEu/9pKJQ
dpMJ7a3UoGuBtKPib2TmzOiO33q8M/B7Yh+woEvkLb/fDPVyLr8pgVlxjIstRCQs8VZyq+gT9kaW
gVmIU7hIO5EN7VgVGNkfyZbCYWTVSHSEHysqO91VnTqR60X6Ko7/fhZ5wJiZ7kyH3k8rZNhQusrk
zrPLsvPirFriO94wgPbBJ/RMKlwfBars0MIjFvuyCL35TTaYR5sp/CDXqW+jWi9jrpnbfECGk/HW
/C0dbh7gR9yFaghQC+OKlE+YygNyLTweXHuCqzZH0ucRUMFvHkGr6ZDK176rksyEycOiMc6JvGt0
tsXvbHjmFS40PavHaClBXDg7L/piAFGvlrM+n1763xKuiswkI93Dy013SX/XsKLPAgFzemUrMJoR
nomrxR8PyL2w2GDiO/6rIdER1/ypjQtYnQM+B/dWLVykxjt07yBeADaF7NGd+btWRu9rTVD6d34g
R7rKFE58Jcm6K7t06Hp5yToa7Q+HFroDxk4MLMv8riEPVHmyup6k3cSs8KsL7BISDlqNRcKSt9r+
nFQ3ygGSfO1Lj8ztW9nn8QKQzOVp0QradLhlLGX41RVucLHMP2/15PUJCIgobcrpwS/4QcluHJfA
/xWU9Hxe/b0f23MZoW/sL7XlHLSnLwpzLbqsUDH+cK+TflN0lNF1McKbjqjDqo9kL0D+ChBcKr1P
BRk63CiedINcuQmo+5oqFSUPjU5dt/Mk/R9dfrEencOmQLBR9cCzfkGw/Zj836ldpoJPTgwkpzEV
wrNhjKx/EWYE84XOx/elS1JyBUqjLXkL1k0wIrXC1DJ3P8fpN1YESiTIIRQt+UEidF6vbfAxF0Wz
nNK3rjhnzV0eLC6QRVO6Dnak2cIcADyTTZsoaUIfCXQcQoBHJX6CnYQNCwv14dNY7BP7k1tzHyHj
ZO0Hz5fQvxZYK/kpi9ejNaiZMFyuZByL3HHvqYciHj2JIbCBN3FtFSLRxeaCzVhZD9UgYN/jZ8QI
llpQbQ48hxwLgH55RKa3+/VGU15ANf9eFwdwHUq4d748ECwML4rjkO/QpRqtWmC/zPpnDHtQeM/i
7DwJGNqPCtxwz3E4D+il5/57aOiTp/2jXHXRHWtetc3zLT9kFchqKGIF/55XoKZ5QskrAROJrcNm
gEwsiqd4HQNHE/x/cq9hS6TD3KM3QHY+9lbdot0KPl2GkxiAvmPPsHpt9aW6df5Oj/ScjwhOi5mr
HcKA/FYfTNmL1xLf/79IOZ9vP63Bxt37b+i9RGhiKJeqDAepWEcXvlpuJH0LRYJepUtcEde5Ir79
/O1kmhXxBXWgKif6RzZ4RFydWETSZbEk9mQeSJNG/DBBen7b3VT2bsPHNSxJTTNvwqm66x+IxDhJ
llOHbxDV9FQJNovbOec3E4OFLDXGLZ2+wyaN7Ez7j382u5e3b5YeX3drCh+bmprnylzqnF2jCdym
b+CNM0W0t/QfMc5+xtaZhaYxaFHv56lZ0S2Z8fEx6j4NeIkvN601qdKOhQliu3ELJtwm3/2CWU1I
YTIZJaVgjKU93pGFbL0ocY+mLmRW8/wXfXHCrGV9lC/jXml7zGRJJMpYEDOjWchb9BXe0v5UG/Tw
ZaVHPfVeAHZMF5P0LJVeE6WGtgxF53Qiqjow9+3XACo4uKunlX9jAa4YqbTmmMZp7mYs7x8fnZpo
6xRIIpvl1MGXEZYK0JAUj6XMLM++/V55EwyQofz6PMxFt7JkzgKpJOTMDAQVjz8/MyTW0hCjW5h3
7O9JFIGFILRbhdmXI7slA46dd5IvHM1kF0IvlLgDPkTPpSNVaXNnRpSHod9R7Gme+RsVrBSpkz+E
B1Et9+cmSp9TgkHT/dhICMd1uauAVkoFlSJfJq20vlaJfrBKeicoft6XHP+skGJNEochnAvkT7DW
GXDgVtoTw5U8HR4nEyGrBpZOMlRj1WsrcA5/8M6Hpz3OIpj4ghLLR0zrX774wCgzmvrc/25XvMgL
+xItSa9qz3+wWmQidS8k1/xujx4TA4cNEJvjaKjgsqSgBjf5cUHOyIgJpeW/T0sSP27q47y4X7IN
rRhLsgjC0WNlYg3QBZThPnr47F6c7HJrXuCsdWeSeDJl/PK+YRueBPv5B5RsilKyyFKZZPrv1GXX
cQBCAOJiYmljDERLKEy5J5VP4no/6ArWvjdESj4FJRMkKK1bYm5U8Joe0u5Cwz0xWhZWgh9Nr4aG
mxXjlZjDDdqY/XvPsJ2GsUohNCeegj2MtVjZ1Ftv7vk+JgVoaK35r1+qRCfoOjW+FuX/piH7rn67
PQFUk2WkARW4ynKvwo+j9lrqw5hTscSlxjt+ASf6rnoAnfR9/9tatb7xbwbPhb119QdrEZ08xafY
iIs7WASTbSw4zRVlN+arjYijD1zQI3WLdK9mbx1hvrMTM4bDVHKjaW/TaiVTZcexxZr4iQlizdDc
iUOwdS0q94Ar0JuITWLBZo/FRsmFH9B4KXyYf4SjhYSuojlZrVRr++GFqY8rG641H3WasWOr/scn
m7akMPcw1BUqIVofY14D0Ievj7L4wKMYQduN6kUqMFqCHXL8NrPftWzupB4ig1MdmKvIsGNQcE4F
sXy717EFI3G18qFcHoInrUTs3sVWDv0IKVJyfqOSni/CSnpvmhU793dhk8dKgZoQveU3KJiLBdIE
uNnLqHWfpW27ZvwMWkD3zh2swZVCHYHBRU5iMLblMEuxJ/b4bhQsZ6SZLBJ16STSVQUmaa6ODuhy
kSbUzqSSCKrPSkvxpk2nvEtSwiECsPWlAoe+rvITfY3B9TOVCYMHxsfMJ40u9amDMVu55AupSLNE
rmt+YAGWxDHB2EISUWgN9ZExkoe2yXu+p6GOMHiHbj456kjQCcMW0mvsPZMyEQU5WZYrgV8VuovL
LsOvR1fpSJGv1br/fomd9ZPjEh1pS0ZRJUa6w8cbINPTIe2PWkpJ+gREJXkol8Onbd3wEwZ3jIg7
6T6Y1Pk2XwAo9f40u+CkaidoIPcsw12zOSFLuV2LaiETZpgia4WvcBdruAHAAlGl0GbZPvNn9yJd
UqrEIY1ccWwkssFxyqk8T2de2YePukb8kFmLWOKVi4suIKZjWKrVmjimDsarrCokJG+vcWM9VxsD
z7pzu36l/YGbNWZJrL8e5cRm/qdb19uZTWRWJU7oHxQVzAeWicnLnVHDfRAE40eQ2JaTVJ7xC+8j
NRXcO6G9jy0YkSrt+gNWOmIMml+C/+fYuvlffsSTVO0FB3H3hAH1oyLl7fhEcLHIEUIEovfkf66W
gwb0eg/KpuFE3p/pc2muvXEXL19YQVScSTRV8Fk2J984bfxkyQbVrYroRDE4V7I8as8DP2erzSam
HiPEwnxph+a+0oFvXAOvEonX/XiZ4rIjMAZ+FKjQEQrmdncPxAtmdTKe/bCR9k+rm/sKcKVNTMAe
NgrkMqxl+7L6Q2N1a+qcfhrL8KoYEaNE1FVISNMtPpUrAgWibKIO1CuGwy0MRhr4EYmfOp7RP+6l
HvB/5/LaRQDO70AlVWz3veaZifRLdwwaktyGgIFzxHoAPX1DitBBtf1jJ/VOyiGfZfUMa+rG9X2n
wwn9a0ZDQYxhzIAuwkGO48QEdwdwNTNMVNWolZAnC/UtX+F33TeTydHLpIvbvRD54Vm+2ks9cHyd
vlF9ypq9VKVNKeCHCuJKVlXqd4OK0lSi0W8J5W/rQ7jAAR1MJoSW9rE0esn11shaoULXsC8sS7Qv
+OK8hq8Lvrbos24OxTmfLouo2SU93pwy+TEitq9oFkAr+rtincLjQhDqcybwumOOHDkdUCAMIiID
K4mq+HVO5sMarFGSkPXVzaDH57gWhvccSOjLhPinbXA0LZkk7OuzZQTRDPgMdNTgywDMvgR/Aym1
jeaKRkEqQFdJOV0G7Nd9wTpu8Vq08iAfNezYqi86YE5qeQ61495GzjMtHmYMIXxqpeCQEsEZywiT
1EuJh5JTj12rS04KONT+Ka4FmllOs6CpsKjTbQVMlKRzoUvs7vF/WtGuH7Xy2O2XsxfAaqKCpqDC
9xUMIaBrSRjzdCFcw6ACVz7Zqw8nR3EAFpYqs/aw0T5rijXB076bmQ8hvwVRCDUrIVS2ZgV+rOdH
VEQqBvOG54gPMd/6W2egahRXEdNIpnx+un7ve5sggRzSop77SXWZSmyXaox76pWfQErYOdUQDrjF
2qPTLR7dVrcB0rLlVx2qTdYrSWrstZhI50Bx5pUPqrCAPpU/0g2efHG/OatlZ8IRUr6HwxojKT2q
9yKgvqwtyE/iEV0TwJ9JL8R5ez6Ec7V6S6tPCd+xk74ZZhxtDS+X6FXkbL0Mewdp/HwPMBIqR8kf
v06yb0h2srwZ8KeIVvOW7JX6i4nYj9bVuqkJpBubv7VG6yCp13EYeEv51nxkv1EWpIkDMIIjMOWP
AWVcHQQ0PDAlnZlr0ULd27iHrWB2eC6LOvJq4tJ3YqU6Z7c/t4mmVd1wWrfz06f4AmA2zwae20vh
Cculbsk0UlIU6dkfo6mCAYd+XkfFZM3l5sUONbV/tTAT03PmrsMyyEz6KdMmdTRE01CA1rlC6zt7
jWwWrIXgSkHUW4T25fOvMcHsgAsTll3ubnw1rnIB8/KmdbU19oNZTN1u4R+SB8FVKXOvEjFDK+Ly
+LXSY0r/Zo3yTiTAEPjL5YDuEoWadzvFNapoova9+h4cnCwwKWiy0NBEOEzVYXGVCi8QvHoLnIvE
/1g6LKhJ/h+CZ27BeT2QQmTv92UGGNYnpCDgHwYbUBuwlfcihnGaGRcTqRldqQCHwsznR1iXOiAG
EN0zB10ZAIwQS8dWvVYtIaYG3eBBVh1CLiMcPOcJKMNhg984edg4H5tFoPw6ucJrVJks3G4wewYA
DBtwB847S55PvNYmXre7jCRmxSuVCrv7tOyeVcHjfTrybHh1LVrF9fToD59a1BZB5b5ymGqySg6S
0hq2DjoRuBuTUbEalL38rSfcXEEKeklrOCco+vMQfbb1zDXvz/0AGIIsG77O/cowQVLtdatktuLZ
I91SUOsS8ZYa//pQ/3MzQPWZ8qvKiBhE0u9VpesTU9lix5y0eFjYWMMZ9zPAB4MNgNdrO1nrgXqM
JTbDVMvjjMCPIe3ci1B0ZLvNJHbpCHP82VlN97ILD+uj5IyDeKiuZmCvvoORZGamLzvwHryNUobx
6gLfG7qYujkGCR95co8QjU0iewYrZqeFvOtC0I/mbe/OEyLbc9vNGtzUQXv6CQz/+RjKuGY5FClv
yb+x1FbOXR9drYyW+ci6RKjdaVthAHNiL+VPg4y+54DIkuIRhuP/RzeDGIKLIxpQ/DRFP/0unBr6
Wkp592io9ItU4JlJjcAWPFGBdHzzyAEldsZNcd4bGqTuz2Fu3vbB6O5/ujJs9QK/LVUVVdlMRIk8
cGIG9v9m4/UVPXpl2Nl+wHJdy1bMCkN29+0YQsoPRHU312psdEj8GLPt1Ua5AFZBcuxruf40CYto
0IjDgapI9R8slyVg813yFuyaf7vVNXUeKxVdYOQh8dRAbTOTxVaVx9bE3o4JUC2N7GSuGZcqQAUv
nc8chrzDX49uEcYs3BHP47WpfOKkq96AJUsH4yatJ8lu3Jd5+x4wpGyG+DIoYgmy1VHmkKp1pzcn
t4yhc4wws2dIoS8tO9ERetzmBJAZppGXK3zCWmqEpm1kP5PcFUWtPPiOyN2nXdyFfOaXwvc8XsQX
EYMqk98arG5WMxZsRV9P/qvuZbk13aSbhHE2vmUpJKUDTyroF4OQVMf1Qh4DaGT8QnvxIV7ftvme
FzL64EutkA0hqckJjkqgjy33b0znJ3zztE/HbVf5EPgVqFg15Cocwto0BDP7W0w4LkGnVZlNxKLG
BfGSNQsc1uzJ39qwumF5t9NciJOqSZ/ArNhn2SPHQ0mt9w1j0Wi7aULIDr81op+fH+1EoIxBL83H
ROR1F9NAugGZ3pUh4dB93aEcJSSfkNOSKlztWMa4gSB/BPlj45XbJVelNp4s9jJiLtT44vV34xes
tpx9PDhHlCh+aWSeWSm3AL8Bxznxrr0bMBVLuer0n1LXm18cDuOd88aDI8nIxUDi/x4kkUv/Oxkh
jMVLr1Z8rLwQJ+F8RuYlHKCs8pUYmwZraOg/t/NndfrhmGrxhGQaG+m80jQWNOFpuezVakWAbWcJ
DdrwH29fLX0hL0TiIZ0K6HNDHyz33Npud1AZZkoTWqOlvbi/OkN4xwztzoOQou6cwTKLQFyit7SD
uueJxs5jJf6ur+gsYuPlzKjs0UwWUth730IXwZPtV/bksxrtJ3huh5m5kQJuG903yVYOvn+KH74a
yQYhLH6JZ2CtVVq5wp1p71tKOuX5IIF2cUs1d1bkQqPQElYvGgjfp39bSqJHp1bwt5ARUX6Iwgi4
5/6vlM2teHR6JD7qCJO5fMusoJ06LJ8QU1PnbVhnoXLpP/7nQUrEMVLnSS8HDtL0YmPANqw2LgEH
H8kmRiHywgVcvk3CfgXORDPNjuUIloAduYO2dwm6oyIzNpTAh8iPvf5NTJaf/lqIQ/D+PJ7ECIAm
8UGGid1ApNXXzKVOy8yKxMZeuWkUNLAgKIHenpnh2V8OZrPyB6uggu7gFwvqFe4H+HgWxLw1qY4z
KGvqQrA5VZggUDjghbYY0+49dCh72ZvMkwOWH8SKkjY6qLgVF0BdAxdRjAzf0qLMLi9jNw2YW1Fw
ME1v2E6dtlwCudtG9ku1RAdfRDgk8y9I4SyFeN21gfAoSI63ao6cMREh7rLF1PPMm1y70WBHz2oC
yvU7TTzNMqHHYxaglklwjMztb/M48QxI6rbbLlZ+BTpOEIxOzYXgj0gdr9uwYSdZUCItdzXE4U15
IghR1HC7CrPoJiV8cm8gWcp/djk/FEvqvzA+goEhyZtJ5Ztl1czq44m3HQsg6ZKNgstEpls1AyzN
2dazn7Ult0kkLlK19qC8Xpp1SQU5Xqpn0WfP2yAVvF1oRHEZr/7JPVKgQcC7SMIgseAMnqO7Sc5Q
BI09zur+NREAIjjSOrCUH0MNwTZZg3IAMLhHic/Ee5wok+X6bn8FhfK8UzH3XRbdIxFIPsJBoLdX
DGShcT39k6iSPq3k3uuPP29Vsixh7AcUq+vwdKMDgpXv4ueFmFL+Zjmmxi/K9Zd1B8/B2F2Pjwgd
lV32t+cByhJYHqmvUsxsWtwFlip0xSz8/L0N4V9gCX5fLoMXKdUsSQCns8VL54QEi3Yf4QSVNMXg
2078j8HaD5UxvM45Lgmg6mb4n6RQPaJBeoqrct3wPGUpyN3I187aIXgFHO8ToZ/35DbuXYdik/tc
J+xc9OARrHglpgF04loCsrVEovRIBxyXwK6Rj21NIKtTj3SyuH1BxjoByvSeea3dulwzIg+LTdCB
3gHdC/Xv5smniOWstSysotDxMUIrx+xWDQtO2P6VzpRvNcOKvW+qgl2J6ieicOaowFDiT/gECagV
fFYXwUo17/4usyr7IVVlIKD61SzhtEFgX55bt/8/h8W1R1oe5hSDibGVoHQtHOp097cMTFTDRfZB
oAiDpKOOJu0ipK4O4yBGqONKQKHsJ3yB0Jsb3AIT277E+YGsqnoHgnKd6tLeQuc+1WBN2rNABtGg
bFylz5yHfEHWQ2kIGRmoPLn0CuZH/rIyD/TlEhwzZNouYtEZx+QXIW2xCdx6xzpx0DvhFKzqA0SF
Bi4BAJ6NtQrEg6oQ1zLuMAbjD+JICB5rDuC8GFA/8T8zkw0YZG1PGKaVE3/jEF2uwIOXLqpZZM10
b0US/aXSFvw5d9YkYoUEhlrqOZPyyPRJMsLV5FyMnqQPINhw+glc8CBvnS78DIQO7hglD9O3qoma
sCDJtQbXFKkICSh99N+xyCM8jvQCC3wgeFyfL5OEJs1Imv6fB0LR6QprBLBJC2/uvTQ5rePEDa0Y
rsSoeh0KHO9KZZgGtUW8NuxPrrQaD/jADDcfDTda1/1qe1t1fBOakNcv4HPRIg4fRfs9wOfJ3r8W
HeiLFtDS/1p2BrbFiYD04UaGW3A/lPe+lCjHYloNizuKXttUrZaxcopyBLqMc1qQZ+ATOfm81XZC
ueak6pwdn7H6FeDsGX0IN3NG4luE8TGVhi0+KrdFCwhdEBc+CHNa1G4KzkzAYsGaYXIPCl0PgvPJ
KO5N3zgitZxhdaZdynfBVxCTj5th/64/5TKdVT7HIAXRFzliLcs1EWF7RQXqrrhw3i8qKnkucoP+
fgJuJYJKnWLRED1wqJ0pyeUp/7IFlpeMsgi5nW83KowZzT9APjN+wUftTqa2mqZL9W1Hr3PlaXcI
/8icr68kYlPSBcZlp/lGARYBFCal9cIncetWpr10zQElMhqLrhDR7jwH4MJGaYDI16W3J9UOVkvG
os0ZP1LzPAHkv496DnXDjXRlyvI14z0mbZeTryyek8XvcP/VliOz4tQT/OgCWpmM85iL9fo1/t9B
dl8VMTOQOIgW7AHH5/LIUnkDWegwyu1n5DXmobpjT8Z/qouHROoJGLn15M2T50Gl3v9oWu9k9OP3
cHgI5r52OxernWDTpmB798JsS7qOsrMwpTepGqOissUz+zY8yuh68zxaL2dbHCjALf47tki0RJwS
Su3UQ6nVw3nUTiE+tmVJopAkacmHAm7oecxDVy9lqAyF4n9cAkr88qR9B9NQdXdWeGKljwjhPRiC
IDO3nD4ZNFLxfFJYsBiG9zlc1UCHI6YAvEJQICycDu/w29ss14xPpXjdemOtL/pkaAR7/CHBVzbB
cAJ/uBznQLqNemdwLzk7POvsfgGnozBaswwz7MkCv4qtKxG1hmvR2gib/jVj9FvxkS5W+P+XhUjD
IqBt33iS8vavlSJJjyc1ftfFmGtrvtBokZkUsR31AwP6BVOkAH/JQGgOzvmoiL/pkwFNLHpXS2mW
QD99pOSgVFJeKqFabXQOt95I+uojGe3BsfJ576taB/PGDg86x8UM1X7EqB5ImjC5nDPShM4qMHOk
DTsk8eJIRz934XKREhq5zjW2Yb5YzRUwEFzE9yKxxIQqKSUhtK+s4oR0jJZMRZBWBsWAjE5O8o+8
9Sfqh8U0cAXzem9dPAkv66lWrRNwK5o9DNHPlllPaKK0uiw+zHUZLINfDXeFrsLfpUi9AgkBPiyC
flndnmHMn+zjL1oUzM4L9ipPss0T+ueTzq6dLSJ6VsH0xtg+11KILgDjz0cCjG+vR/orqUTxv6hb
JdWNaivCcnyTSb5shf7hF/1J7aIIUTHpVjQ6KpJDyYIIrtln11LAaQ0o0bQI8IT8WbCg+SlYGYpW
d/mTCJMbDhAgPb8mZOxe4YRIBQijZLiyoQEWF/17SyiyxmkWSHgApakYm6+OLXnQgpn+iuvJqU1R
BCxmMULMU8JbXoOK0V30qomToZzeLc7BoVPH10OfjrwZkwcsXMcuzUA2Dag2rtInTjqpD5asgNAg
LKw3dzISfKIzbAfE5PwCv/Shy85hc7tqev1uMvpHyVsEvhvYSpRoGkq2wsJ86AvZEgPVo7HkIRI3
MzqLMzWVELhgR2JreOfCjy5olqnqCu/m1RxNxSN6GdNf85rSGEVf3GmMP4J9YJIZalo3Bfa7r5FK
+lnLcPlBbt3TDUfdvKU+DmegEaR4WFioB3botIaTRt3L+ZjzAhe0bzl85XrV8mP5u9v8uSWAWvki
RkGw8DVPEMDKvOvwI5wzhtOzgacvefQPnYKMSrXoTp+84/ptH+pM37zdSAcmvySzI4QHc12BAnPV
Cz36tOdKjk2KmiBzbpIIVjnKN/f9I+1TvN60Nes15r/k79UEwgVlb7UsPpIw83xXiUlP7CnO3i8P
SWAaiRG7fbS+Yf3mjvWcTCwzqvpRSDjUZ4uTQ1IFSs0OlLE/FnLVeoGpRp6jmJWWogGM0xB/PlSx
xVw1F1BbyBXYDrH7kcZsQ1WsGoWVnNCfEo4BS9cmiUJgxem8eQTn4AcBIRvzc+YmgLUPLl1/vG7I
ZxpuKchAGTsZlYc1wC7/Ahv/3e9Se0oQRijsYT9bqhwL88rcPbUhBeAp8bmoGyAGMwh3IqOxMZkx
8ORja9G7ZQCrWWTDadPjLCzdgWdNcT+AJWP2plTWcNb4Z73JkdbOMOCu2P8CShFLov/iqCytT548
EMLKf3m73Pd99wjWkMb27L1xpzojOTuOpQlAYTDq5ZuLgUtjRdygkqz9b3U0EBT2Cp91CFX5waJz
tN8cUZrACcUYNuCeqPwVLYr4FXCgogwGoMJ46ZPc/6fNdqqjj/0/GccQjWiYSBplytRMwSU+ZJEn
Us3ZRBEQNC3kqCUc+z246aK1K8ZHjX3NshbvqDGyqoWDL8oDc3SdnsYEzuK+50S0WbcmuNmzMpr5
F0nzf1EQ+ZFIZ5mQcCaZ8yOBQXVT6Jxtq29mTXOFx4j9zXk0Fwij15eyMIeUQJeQl2kdCPeL0eM7
MVEHsGtuD/bxA5Mi0UQr2VasI/56J4IAOaU1A6g84LJEA0SEN//OngFoXZ8nNQUC88DUDv0IKmSH
JzxYQI88g1/ZoAqWIoitqo3kT9p9KPWxHxEZlkwW+YrvwcW9WY86yFLu8CPjyy6dLYdbTGz8FcXD
UfShoBcU/xeahJhd/Orl1AmPPz7365kcOEpmtFEZMPcSNd5I6NY1qDxLLh38fRUvCmlmJ0twXn3r
cur4GkVBWKZ2FqsIAGluGCG0JgCD1RZ2Y/LmLqKvB9AbOtbEvw6MaJQ0o6apsPj++Rjf4tLvmO63
CKT94Rmh7I9lcAEr8oVj2+fDQr3BSAwuE5durE8pci/OOG2pCH8IcR8Fzqpkd3WNjdR2aJFt3F9X
adEP/fidR1ROt32f2A59J5MUnSZUKVSNZVDaAbCESeG+fitCRk7FF6oErPibX2JcHoimFHnRutec
lXOkVfi0tBSgw5hl+rkdHA8bXR24Q7uP6waOID6r2w6vLYprzt9i6r/ehm4k9hu5AvRqUssC+zlO
mVPoqZEAcgOm8CwXKEWCaXiu71zqMTuzi57SZ9HEdf8Zi0A0aom0R/p7B2Un9a6XIYH/4qk+OwE2
ZzZEOpbJ/atV9eo/6kCMg+m+M7On0gMnMNTbQ1ki1hPoEf5Kvz8kief+YPhBUSWEzvMfxyA7Hlz1
zahLj1SvUobOp9nZ75MdDsde8nAvhF8x0c3OG7a3uo38oHSQdkyljkSKOmG7fQO+bmYSFHvLVZw9
gjiwjkprn+55An7VtKMvZmqH/HH9rwGNW19aMbJwcpvo2fSCpFtRa9jW9OWwCR37Ud6VQY3slz/8
dD9Wfo+SCP+eKkCcWzKE4yKqaKPYiXpiqdN6NcNajiZxO9UkQoI3Q11TQy53DgOX7+G5c/tYEMRW
Q8qFr9VGedpy39q6YSCnlnAGn6eiReW5uI+9k6AnxsczjdJEq5oy2L1ka9ZwYbsNV0LkF01yHgbq
DBK4HmAFSEFGQ8abKSUicypisA28CCKyLtEoNmpX85ewc/A21jgAhwoY5jnFJtP7ToEwlC7J8CAE
OqeEf1xZn/VdPR508NTyn4CpFKs2dxCprOiWhxdc8HuYv+1nJn0Ebxu7ffwwOgBsZ+OkWd+z9HTT
wS1wKa/+yoSMxBJpfh3/iA5IhuapQmlfceIM8x6LA0sPQk+r+WIceLc3ONGelaJl1SjvB0XpMR2s
d7C/knVBp426FakTEkHTbspFYLJyBSn1AhYiLwhmG/zC6CvSSotFnyro0D0HErGOypWk22LxWPBB
DBQWTB9SdebM5HqU1K+2d9Hx9SpPigd7g8LAnGYcLCJR1Edzf8LN6Wfarx3jx3U83kCImlro3Phj
WvVnTJKNikLR1Y+u+gkvPcocAQH5HDABNr5wWqLh5VBrwenDh0JRjQ/1rSdnYxBYPgwGQpxDN99B
IZijNsevtkNhjKIIcTviUGNDS3NnLIQy+vsDnqpYXWyvGVCIsba4Cz4h4iP3u9QpLCF34tniryZx
FmVh2Vu+vYDmuielvHaSC+SygjPfDaMEtQOw4SHBNU7WCnbwjBErUokp1DC9FaP3obJ+mk3rgQ2W
jiI9CzUcrJhds7xnNp/4S/TRyU87GbMyTDYHeSEldeqz3CY0B2a/ByALOCdYe8jyID7TNd0zQz17
NOLJ4d8UslYJjMyxv3HcsKAChxR+M8WQvBpD+HPdHrnlS3cbGOzQaH68qmgsj1CE8TMIJAnDc3Pf
R4LLHu5me8cAw0W1HncPrNoMq3vbhuMRiDCCS+q2dl112elssR08smtVmvCV1ZQfCdtW1eGlK2mP
wshsadcRFpXIEevuzgguHnkEI+PGEGVfc6ejMw8vgHdFIhf2KiQ5mkp4mc3H7PAsn06MvpoxvA78
o2ItOppzk//Efys87QftduqPsZ5rWvkE8Vv8Im1m9Kuuq3Y8nnPJRiUbSl8nAJCzn3rirnHvO6c/
iOrfm98dWCPqqLMdlg1V+bMVDE0Rch7EQLoS7qU0q3igjFjvhmWquc5/z1Ejog0h8QEnUjuRbFHO
sB6Pw+1OvkCKzor36W4gXVbB7OAtu3SC9OBfwEwJtNu673KOcItQkor+ATjE1x2Pj1DVmsXPZeij
Mx+SgxmTCsrtOSfT5726xteWzkYRD3Mi0GBD4mBpuRMuLeirOc3f+d5exwt6k2vZEp7Nv8BZPunx
VuDA1M4u/AJgflDB5BDjBTHsYzmNKwJupTNX4dd2spCLQ2QVR/zIu3h86WzKCLqWkef8g6X4kx81
IcxE2pTFjc0SiSbLXnTxtJqfUhxYGHejGz5G/bHVHzRyrObcBLhn9LpURBfOz3gIveDx2al2yZ3h
jb54GJtbs74YU9uHyFiKAyyh0AxFtK47RCo9eMtPWSpLYTDxpM3IYg4aB5T5bXxSg5tWDfDYHFkk
lLkrlzCwh4qlv9NZ+BBIHVpjlj+JF3BeROoMox5B5y3dqMxhAtfAXNZ0nApXU/w4AXgGqHTmSB/m
igARxQbwMvbuz7wOG16GIl3nlA9C83r7nBk8bTIHJ+mlYBAiwvXZww7hMwhZK7xRaRh/s6GEfIcS
qEEp1tqn3boWNLy7+rIphdOCsVIuNCJp7IQYnn4wm82kd5sPBUbS/FILNfi92c2HVUZtTKlNQ4j9
EDEqSqLPGEN5khMRfw38NU78ov9TC/6UceKV/6bUMz3iCsedAA7lP2+4d689IsUCOT1Kj/hrSJOK
javxBOPpLBpbFeX/2Ec5CUvbjHZjDGlYFOi9TVkVEUCLGs4HKa2nYPMaaL2hEHNyaRDvwEEaxT0a
/STEFR+gA7mkUXVAYs5JrCSZafBcOxoJkzL3xXW9rNCuK/cLP5kHwDrcdkCu46Rf63Qp+pkeuIRH
gBB4eMww5daxPqBp63YCSlW0Jx1GBCa24s75dksYYrWdPNufPLPSRknE0g5Mdlp3yetiyRzRa+sQ
UY4aUPFW20MQdVy2B5l6XutooFUu4pRNQTLEi5jHEepCFbnvLumA9Y+zr5Tg+ucCIiacEoBwJL4y
M6CMM9d+j0nQkOyCSlvc5ztwxj3WFxXDHEUy2kek11nGeX5f0cpzUdRwIq538aGL/8CNKWS8gxFp
f9OV1rpsjzbB9KcNnr2fnIJcFjPFIaJbcFS3iaTY8pNcpc69oWjt0zEKO7wQnUO3ByywSHSINRNi
f5Fr9QcPzKAV3hnoRFxMFIqkF5dOVAJmocsIxTokOPksi5rvUuCQLTKnS/LeETIMyUncsKi3Yyy/
k9r2usjDvhDXJ53/sBT4TPnoPkUEP/LE47QAzZyoNG0tcpWV9gElrxkW8/LB+o3XReus9/J8WjTG
BIZyv8Cl/+t3Cdhg5K2Lf4wNrRBd5te1A4MLDI5c4S2WIn07ABj60PzWOzUew4Q3bccWZJhnLcqM
eJ0FcfVLtVcQ2oAcvKzTsB3opI/MpRJfwGqxK+yLiLkBqLk/TvWLiqBHGZmNnr0mGWjXEKmcLB7i
g/PG6Is4Cks1uXpuxz72beWrnhv+Chr+tUno1J1kIHZCTPwJ3WJkFFeuDbLpNk/GBbGAtjrsnWjH
oMdAfdWq80JI8UZdqN6jrl9/zzp6MRRw0q5SGVf6gfkuMaOL4R1DjSKzgzYscbpXbnxymQ7XPLTM
C6txjAbvoWg54+71jQNH3PK9oAILZu4oCO0gLqAn1RQk892Z3BpM0MHYrI4LYerze1BC0tMtzTF7
EZtjmCgx+hhYUKmfNJZ27B/YPe3cKTsaNyiMmmP73HtbOUaEHgAkckCCtqG6bXVrHt0iiC+OJMyi
KW8eoI5keKDztiOt41q599vzQTo/yyMFTbGM24YaPYDPjWIfKqErpU72nqKxOWF4d1xfi7kUFcVk
bDXUzaOWQusWW27Fk2zy4f4dBhuY+eYmDJw1dBAczDFT9C+VdpfEhLCgRCqUTyn2kQYj4nx5DMZF
2Cfwqkr10El5jUH5e82x2IKrkT4YTy6qRukEzwYRnYUg0NNzjlGNnwF6++hAYRvPe7e77IQ1rWbb
Kx91iBSWI+1nEAPN/MYNQCrZVRmZEFVDslRLXNYi+Okm4OVLQAYYpYHqjiylXcyNLl/vtOdhWdKm
EdRfcB/1rIpbBnS83MN1op8ohspcWRwIC6M31mHMLA6qM4Zj2l1oN3Oyzx4cLea8tY/H04OHVAkS
f124Lc3xREtD7hTKPEx7opr3T2polH/jn/KIx7rKBVNd4Arg46cKBNRt5qg+V3dwemX7lMqQDe4+
YzbkEWDZcXA8zG/q388iRTQJLeLLxibPskLxnNrTEoVWR21AHMKd0+xuYOW2igh/cnzURQGqY84E
gvpYR3xqk7WG2sU4e/EsvN+H2i9pUeylDSTrk2DJO+F6uoYkiUVWDhJZ+AwQopLzdG/ujWhwBuWR
RhhhhEePxdmRpI1p5P8RjSPObohrSjxM38lFXhnC9kqgMd23ZhTtFMzIlfMYC7WKa2FbHDhmJeOD
w1wPEDipGhtKoNysyTy673Hgv6aNlTGf/hFTCOWtoU33nJX5qtUz5W8kPqoTet7fJh4gvluMVIhq
UiXhmIlxVk0bQUElhZaGIjW0XMeuXBtzhphRbjHKF2IFAW5CvF+PCBXQVchhU/3eu5GvaoeLBYjH
IGeV8rRUq7nLtU1ESaxiY+QCPE3NZ4TXk+9ZAoumGHK6tAsaT50O8sXhiN9XhaThCse/sEOYQ6Sl
S6NmvxVlj1L/cRQl4MnHMQ3+CPRMzR/Ogn5UsyPfyluvLYlWuLxvXcJAJAoMYTisJmiJQ5Hq3qCb
QyHuTjt8OKNT+go0JQt5atR4YlkvSFzNbdQxqFxboGaxv8nboRQO7wKJgufG8lczqYdkEvZfCpeN
5OFjn0jnpLpXVw0t6DnmDLJdOflxjQJc0AW75X/UslfXC+AzdGzhbkidELaQAKNIisBJkX2vGH9/
+s222Ztyiazo3vOMbV+rRRxD//1q2IkgRBvwrcP7zXZaD8cV7K6nv+anxNvZ8+NDAhR+uxgaLrah
tC+QCjubjP7YrI6fzYe8TG4abGcYmlz+DmVPOn0sA8HyvXgUKq+0XXyRg6r/VsC7NaSQBofsFvhZ
/ZffGSq1UsM2Y4EkDchki1uP3hk+PzY3iZllxl3XcTAGhjinI7AGRkb8gF7cvz0dCSbsN2juzI3k
x4r+5mq12x2SRQGCUrpBE2Ouf7QyGS9J4V8zJ4n1MDrWz4aTXTNaKT48WiykxO3JmShWZ36CA4lK
shi4rXyfIdEzGEWmMPgMM+ppN3+3iouLvi1szmM69JsxtEXEwmsMFLNVVAlH9tSqRZEOFyZdaeMs
ydJ8HbuXtwko01ugBKEe9nkuTUJDnFx+m0tClyh957DdVSRhu5mQbFsZIZtU00ddqI65mM8iCo9i
cm7Bo44GkXycJKaqCq3ZBp3Vts4G6e3AAY+enWbh1b1fXl1Cv3hgY8ZO80xTao0ZdI8B9wCcrMOj
CBxfPebV+S6lWO564Sm9Va0CCtncgXr4gTFQNmz84HVIn+QaVprI76QpxMrOsTkfD/0JLdz+gNJx
8ThaI2+OypD2zdfTohltQgB8XqZ7ZpXeHiUgCw5MJFZ0eRw7waYQJB6XtmNGdJHMONBWd1B+YdlU
aoR4q3j865XIGlLdilw6YUFhoIe+nUTqnwYPiJn8lIk5P7HgKhB8l1lWPcEYPWgOzg/kJLT6f5VC
DesXPqXQwGwyyDCcQ5V8NTxXcORqyrlBqOKM+C2RTtMIt5yjVGxh021Wgn4wmvWCRtIw7EHe09Xy
oWKYUVEjT9HNKXVBo/SeDCyBVFwx6KSGyPlzIX/sSTLU6wlgBSBsMtIG/i3ZSGt7eMAPCHsxreNc
MkAR2i0LqWrW1qA/JXJephq4PEYx02rh8M1A2FAmEt6GeVhmqXHPxPLeQufLKZGC3D2/Q2yYRxdz
h2A0EEVHfIgeztogF4BVAd9Tesv/xrW3FWwLqCbn3Y4uiqUR2DPyZM02XpTq8Uuo4GAm0i56iAj7
JeJDHGh0bXRaGrJrEOgOh6D12dzx2b15enrUIN2ZZc89T7P5iMd8EW2Sw/zIhD6sltpsEveZlD9X
POO3U98rZarmsKNZOoi1XtFiB+tP+jJflGufxcqIbNoJbgEcwUqsKU0fS1ji1Zy0tlxKwTai9EzN
xFj29nlEepQ6yO4AX6nLdtcBnjPz3fYJAMfHEgteUvNyUNFipaAkGLGe/+Hlhr0vve4ezsSzWvye
hXWP0bmyruEe99OnMiyYtmZ8XzqaOkXS9q+mU5hwsDsYKEcMuhFFQGbaJzsqrIa4gdH73LY3/+Ho
jzAgKdw8oFCnJvYLq5q0pySgJ2HI/ExYO30MUINWbONngDZxBfYwhzDNa43ifBzJMnQzSCQA+cAx
lHhM/eo7Ng+rcFbC7UvwqKDWo4j1VeRJMp+cggL7Te6mJqPXrhsaSSjL6egGOV7I0wwIaGYD+Q0Z
GWrhgfkfzm1y2iyMyMeKsaiRcoL/2UU1wdxjc/+mGTBZjki+qBy2Lx4waHYw3637CvnkHiBxDK0O
jiA/bXDnVuAfI6+1cmOYZ3HaVGNiGMUlLs2PH27bGvtJ9846T2ityqB1bP4klzCFjdtWJ9vbD4Bq
eciV9df/hrfryM/wzSyy7ceiHPKAO8oBJ6Ad3IR0qOOvDFe2Blvv9h7O8/UvSiqMA232CMGHXUVO
gE+l9rpuXo2Ku+JVM0fLFZgDDPy3eJbUwpDcEpmeKmBdFVm0Li6J0XwVhZ22mtzVMbE6XqyXOq5L
UC64neDYCBCFjeF1SmZMhJB0zpUKzoI5JqpV/eCegNL5NuBdNnYktFlvbs3fT6NQ62EQaxrfz+Of
LOgztl3C9BP8jnmO/H6k8DlcjY56HkhIRl1OWvvkCMjO85qOB1H0MDfiReIv+29oEhJiS6xXC0tf
hZFs8y1kuyxbV80nTgkve1RgBoWjRkDuqiTQ7YXr1gvmfRGfL579B8SJS96S1InODJOchelo8Ij+
ax27iL8Xy8XKvD5/+XXaOhMmBAE9n8+o8ceeyXhWVE/FxHUjk0LlGR2yTRWCdanxF9OUDUnyh3uZ
YnJlI226I453PlWgHFrER9JAWKUiZrZ7/u8CFwhLlUK+BuKDuczg1OYfagGpqG0P8MAn7qbNZydD
PjVQ3OXv1SYLkPEgQF/pADC85N8OeynIU2Sxn23tMW5WHl8kLwiQcd1b1yirKVu7g7hjUs1+ISC8
rcu0XuWTxSWntllepLOz+Kfhma0T6SK7PmWDQDIwD2yNc2SYtMyO3v8RQG70KFQxk5Wfcfp+PU51
PsIxZrh8zubCuMwpxv4UzUrYjNrJI41muT3Gh6detQmmh4+bwK4nDFEsXjl9sXm+EaFBvgE0Zq+K
hiTUmrjIPATnk9fUBKFXalJsCKeUI63N35HKvD2sWJizQREbYdewo1GaJHH+X7yCClLJ807G5hZE
TLKHg1sUbHMl6hLwh06pAardFJB2IbZFlkhCaoYvqUnqz9nEelezai0k4JuCnur+k4sm+Sc0247p
yg1JpS/fPma7J0Xh/J1pLz3wQivkaV38meqgcGsLIgLyAL+Zj52liR2fJbwm7ZienpqC8w9IrpyS
JvbZz91n95sKYlnIi4unbJhnt+0aPfGuoPJs8F3WRvxtIrPtnV5uzlbaiqoZiwkiac8X/z0MBKh4
jG2uwZllZhEUeqmMtTD7r070wf+mUA764nQ1csVBFaLizZUcnkQXkl9m2TlLRpTM5vmjSWYEpOC0
Gt8fslFT+nDD79TYMKnaThVYbVZ8gCgh4yEySqlTjtXGgrDyRplci8y+7Dd7l6UkgGZn175OtAO8
Xcg2w8/22gKCpXjF3aNqaZkwHp5Glvx8WKiVb3q4332sfehRJMbP5NNPBuwe9O+tjfw6eZ1iyGyS
LPw4ice+ZB7DPgoCv7kWoDltDM3xcAKClBbXY9KgISFrsallDWAZ4NmQ/pgH3viIQ6PFtKak8Pj/
uJZ1sBy7KrW6nFkHhCrDOgbuvWxC987gxxWnm89QYoi7mhSxS7dfyopvmzeZ6m2M4TO8LVqNqux/
CRTKNb5vl7eIkoNGwLQ8VttHaKbAYpBFR+kxaeFSngg0euJVae0zPPiLm/XkG56kSh0QhCzCTSzy
fAj4rXMjslJHUNhZWincD51Q/yZDoJvgJy3QWcMiCUctJCFal3Z8P7q/P0uEhy89YTFR3J9krEw5
sdMZrra7aIRqFmIeUIGsF0IMl3wCBEGYMOf63SmtuZTuy8Cfw11PunINWzMZB3HQhhQJmS/20BqF
qQ9nOfa9IQDylaJZIZQTort4+TZinW/cmXVSfcKZOne6GkQ4OloYC8HVXP9Nan2mT34/NdSm+fIu
d1wc08XvqZsApuTlKbTDbp2I+7hl9fWogsXTAki7eLZyjucAp6t0kWqine/LSrTC4uKkSQFQVjfa
qN3MR9iq6b+0QXQtUqr6anhiDvFfmPvlAhNrnToMxNtQ0n+nbMgIjqSAJhgMrOQ86HBnE0KMPx+u
4s74/jvJNoS9SXibkY7vQmcCFjteiq7TowcGAt99zwP4s9de0gg6J86srjazVH6nz5yIoGCbGZYg
0kglx7bXBTE70nLnd85miBjt65tcuV/LTZgPdanGyTqnPND1zEz0P7jMFupDgo+dyPcdoS3cMa9l
WSBqFD/eZr1dyf6aURAeGmBZu3MK1pkcBwCcD+vJN9cO8nhfAM2gaJtouH4sFEZ8hDDPzvAfPbC0
n5TmsGdpBKcGARhlH4b/6J/sM0BCLsboGvKwA2L8gpB94PuPn7rphEfIkqt0E4gpmrjxi9aWqUrp
+wkwzVqWT4nlbZtx//CjlGeL1L2O33Z4H4X7SJ1USdh5p+MCvfnTwjSm2COJxtsQ5q+GMkWqxuI0
SmxhgD5mDeOllmfy3xZeP39rY2ooJac4rVHosE/Ks2iRrFHLOe3K2TZ73KcS8UUS9ecgt+bkxXtb
b5+DYoWvrTthEteyJgybK/0qae54m2mh7dGD5xh404hhjdw2ssqHGvxukfjTYVT/qd2cUMtHROhC
ZYnKdkSfNctOwxyyXU5C70pSn1ZD5E7imdpTWsXz+npUj0vIAcWHC/SvrDSnyX91a0Q9aFBrQHUi
ZXjKeh+5k3mM5MFO1h9JBxC46DrzxlPN5Sw+B35rzlMBhLZflzSO+RR8hJ0yHc3JRP/De0QVac3M
8+l52Czv5FgUdImI27Tz3/2VIOEypqVVU9Hj+jSXVw1XdAqYtaIJ4FkiB1zDvrxINEV7DlKQk4iW
HKbGaiAFCLWOnHGSRusPVvX5CfcjP4Fwllqwq+XzFaWk9uAkusVRxDb/z6Zx2cG5yelnqCLZF1Rd
LPs04Fnv9sy28gr4klYoENQNwQy86bvQLU08QyTNgKr63seqCnPerNuGuZ4EJ3Bk0TQqwJiJKZEO
/4DWaHCAuI3oauiiB5iy2tFFLxqL+gyds/W3rBhZ9totOK7ihmgRz6/rQyh3TdxIW9FGs7aAVuhY
ovxphuZ86+AmUZbvLxzfdfWwlerK8743hlHMHR2d85ieOl1s9AcCftpEBlWbS7Y1BWAYtVGXrQtG
CRGefwXaC7SKUkuy2ULb392QhcvpwoRaZWu7v44a1gMh85Dw3njAGlqKKsQUnDJAyXHtYUIxu45i
ZQcZuXBSsdc/4E8vn2zoajoan9DID/BGUPIZKumRhInWD5FlRfFv8eIJYIId224c9mOmeNwMF225
meK7irtqIuZxqsrTzo46bnCR3GiHAtWYaWdur45XUJAuXwOjN+437N8ABAYuFHAHUwKZjvDa2jFc
vlGWZAV/vuIn9+jIPh/SAuIpQTuTWQlaZiHD0b7WsOA6AkGBnYtofTzlsELqTa8/uceVZ4EyLexA
o+0mNlUzhd+agTQaqNVZ9JOrILAxPhi0ktpKBDRbW1z2KiQR6sgi3C8W86+0fuSiQbaDghEAevAQ
kyeYq4C/zR+iFJEr24CZ9Ta8LrLvPA7GGkM7Cn/ug3GJ6nqMAY/BIZ1PM8JybG4zOBnWFRtVwKoG
qfV8c8UYX3vIgW3VMxE0LfuMkz1WiY9ddvgr1K9tkdvyUO/2Kq5zCZJjdK/rYFPeCTwnAZZWkfwq
/d42kEIPfT4jwcnembhqYDvv4OqJnsQ1lo8Acn2oEU2aF5HAzc5ovEYvubK/DipXDh+IKd3OkGTA
Qmqc1YD5n2oGLaRrfmsf+CNMEDtsiFaU/S5ezcHfpK2vQ8KKVXPwKkFygrdimdn8IlsjIi4Suqbe
GhYGJIzypqaQ54USUIFS7w4kKbr4xqxD70nkuvV9RrewIFbG4jblWvPhb/BwIy3XeLieEcmsA4xo
J7GiVMQcuwW33pj/qAsw3AovKAXgx32wy5nXDlIZfdLSwNyWPxv+tygV56WzfLwYSuyKL4TwzR2Q
B4LvayxBDQheOWpGXA60rpJ2zmOTwdnudr1664P3nlAbfFXywxR3S7fBDGom17dgaI9s+R1JXeYS
8HPt6xalJz/wvEBWJIGB4tx5HOTKYPaIJUYQa33SEkZdWYBqYe0pcnC2L7N6o+Tu908lOsloIylO
cLc2aejoue9KXY8vYCKlNI/J8jNT/Fj5mSzQl+5imhY2he99TLjAe3PrNDO+Y0BlfARIP4c1Mg8b
EFOWBwOfiOoebWIyFXaxAmbT12qzrItOlPk8oNA+33gkZv49OV01im28z6cPKDFXSgzJ79jhH8xL
i4so6WRc8B1e2NP7I6FiW3ShdZ4qccpsHbD1HzvIrtQb6niXy7dTAY3ScZ1V9NGoMFxCxtQ+E7QY
nma2FMvoLCxkSMBV1BMZcbpvDhWoZBCVswkRSdsG0l3S5PDLRoNUIHymmEiPUMgyWB10qnXloL65
gax+uQyJJQBwzhzpOe6YFvAJl0KXV0wUGtFU5rrtPPK/zwzRObAhv47b74OsNB7YFO+rz7eDFpTi
dAHnS4K1q1G+M+MIXH7uhFTPGXLK0OIlZW94OfF3uw4wXnqvdWvf+JFm3Fqv3LDe2ul0NmG5tCTj
dlmGSMASuCKOzSeT4DjGjV28RIhqJErlKHBadjNjFAj9AuUXUx46Hu5ljUFHR48zpBrMgZehqj5B
NhOfeKsvXNWfDazIX5pPQCzNZTr61KiNAlT+eSvgAeHHOoPlRQGLjeoVPiKhSi3w0H5GHfuAOG+j
3UskmKUIucJiKwM/RU05pwtYotycIZdjdCUkjs5FwNxOKo8sO1RQztHrXufRuB4ybAGrcgIVAQzN
RVSXBJhO1NpHodUHnxbKVckfGhoJs1QPUn/ZKTrlSDdLMM5/NDmx6Or5UNxxqZk1mn9sz73UlFof
K1enhGqs8Bm5P+fcNmaSVbhNycx1ukCsP32/3+ciSawGVS7lpFX3MpN4/pYc7qRKbSRN9aS8JLeA
ytCrBcV/VXuNu3MzlR3Rxdc3ejnOKAxbLn8tY5yzWOY//6OpcQZDU+76E/+cEHRiw+Bft625jQq1
vd43tyfBBVOomEfkEpz3RiEEoxTH3y79klhad/czr9rC0pRCBG9OZGiItml17eiUf5RQiPxmhoSy
dLMYSp2uL6eVuFhUXDD3cj/chJbaYTpHUrgJreRPNCfpC+w2oti/gu/NCV3uaDSzMQI9itJ67Rpi
K6rYq9mrlp3p6Ni5PuDi0PFr6fwKTqccISIP5JpO4z4DmMTtO3vKp8toigGh+KGsXwii+5xE63/T
Y80lCSzLZFhQs+7mrHXtGuLKNrXAl+Dc0IrIWxaQUkwlgBCzahuFfabz297fSsWmcB75VkEVCEgG
bshcEI9VEV42jBSdynBAg0lHPGOF9zxlNVk6Xk1R1oweTH4i8iUGvbBtUSG39GaD0Y84cuTzmv0/
eMTqf03r8AS1bSZHPVewSxHifQlsXQro+UwoE4GkwTg5O39h8H0fi6JH3/pFQVP4XfeA6qNRxaMS
HKjg+YpU+McLtqsEeyhgfMkvR+EXk1YE5RoSVrzvxiTLExFR5BzbLMNpPl8AOnHqjRUyBAOot9ww
jY05eGKjZJF9LeMtlRCuzTjEsTfhvnzEzFQH+cPUR6DwoLFsfM0qzRXLhGwSQvOdVhNPiyUm5LrT
oHNi4kA8ww1bbFOMTiDoc+Sn8IXYezOAkWHajc68O5CgxzB+qdXmRnE1jZ9u0LlMzL2CLNdCu08s
q0u9Zg7HpkdxFlp0HUkdxoKCUdjJ2CD2gzCEKzjfq6l6Sm6XRTDCrGlA9nTrKDMzMrXrmCWMoeqp
JpOOYy5Y9cMyeFQYn7W7Ug4i2SBF1H7PjLuw11VmlPyEepr/DKaQzgf3VlS/rHUiiCkozTCkd3KV
yff13+IArKL7Xd7qlZhypWqO5rZkOXKOUiZVSeWKV5yHl1sPXn8t84frJtyl3K7ex7lUNzn2rA0Y
Onhwsp0eZ/LPG73jKBr3QR0qbji4v428Nu+jM9FH3G8vNyR+4+FID3Mf3Q6AsNVMYNYMgsaNACNb
vzAdkqMuhJyY0WX83AG0RjBkdCagW+9Hk7e3Fxgdhyy4hUIt0w5iB5ybJARpvT4RVjIyc0Td+M15
wH60k2InfGNf/OrTObpvI3WO1WrkZJBwkRNzneFF3CPn7bsxw3vh557RUux4TW+wp5XhyX9NCscQ
2DRdLXsiFPhMALUpgVSh0CKrMTi3O9Z3ucBz+mQEhf2sg4jPF3w1wI5rsH88XQ9+6WmWAgPaTfif
Z72xdKW9NI9of2XCm0ok41r35CVR7daTe8ofSb7z59bw5BukyPxGxRh3qlYCZRxTCOt6tb/QyrHQ
abo3hPBJfRPqo00M4rwFazf3lnwbjP5bhm8CMl6LjfTRDKpQVOkvdc8tPwUY7o94k7bAO+/HuP3P
+xrSJgZNWpNZy3Y+cypD6mU4nh9SUbfQ300ehHnTqO30K1m34KSrjlybZlraE8Kj9wqc0Wvlx4o/
OLkd1u6KRescgm6LzP7tw+OstOIKx5x/3bo7USv8A7IS0971IqmxbXpdbKd2VjwfuXqUfwOoVmJM
d/o/KFeLvoTEdNbZqqRlvc/ge+0Rq9ZUXK3824zAN5v/N+aEXXBvD0TQKckYHtPVhC9smeukyH6l
3wNwxgZsGQ8k14Ue8J2bPVCvLfcIISCbKTtX8tYAV37uHGIfN96JPACi8azthacEtWxqdt8iCvT0
Zr7FVAxMC3J8DZP4VvtwDUQhvwZGBv/c7zcEIqNx5XbDYybabt98QGsh4riqfz+z4sonmzP5ldgZ
yhxucaTQwkTnaTfkp1nTF4rEsGLxqyiw+3IjA50nHDr3x5ENOkMZgA2wVeriZ4LC6420vcT6rCsf
jvt5bF6qdQN85lUEgwO3r6Z7czTMVUpjoipMmhy/cJBi2Ok6msr0oToVW2+oPTpU4ei3QpXTAR7Z
u1RK4nimF/Ex4zHag9oNnOWdTt91JPRs1B5RnocYvXGbLsjANlf0hXAj/gUa8GNplBOehhi8edZ9
U/5styV7yyCm9d0jK9Vv+uNEzP3dyQd5nHd9ExDc6GAkQlqjbYk+Mk8A4RqwJ6R+TTjqf0ExpxRY
RJ+ufpOo2GnCwjUK09Wc7tpA4NbPgVTS9tZ+zNY4Ie9tWM/MJMZW07CLAUHqybRxwxSj1noBNlC2
/YJ9SX/euz2uHG46MRunxRBIPLr4fqrOxzrFOH7oY2YWw0zti0CQki3LMnyv/silL1s5zXuZ16oH
n9HoB/EXSFOPg9MIggaxsbMfx88yor64tq+nAc1FNSweUhlojEo9Zx17Vk1sPe+oFlOc15ChGB/z
wV6h8XeGJ/NbPUGzIK701Ay4JNa2aQ/YH80pla586BE+fqgrAb51gbOm5CQ8n0B43nuooTAcPBWX
4rbWTdMm7QIIAtHtVcQjttPwr8s4xBF+f27dglaQ7qLNwct8QvRYeNqqvS4bPmKdekMud2SM3eNI
Y6VldROLT7+PvMfjjWzbdVDCg5S4IPFdhibbLfCmKHIpa9uDOdEGATuaECCtC/Iz3wMFStOaGoQn
EA1fZKrsb/BecPq/h37aEKWb/lUi1nxrTZro9w4Icj4oeDyIlg0j/EkLOqtvHDG2YjsuTN2c+QbG
9jXQCXFc0juFIPEpV45m+gukLrEr1P6cY/zMWga68FYv0XL8Ns4O3se4oR7v14Gn840f1tmJ1Eky
NoFSJYhrCidOD1wiJFdQ1p0VOC30TE8daBEL/gC1DbRDXj2B44B3tbCr5i8UN9JT8Kgu+Uf9hGuu
NFEbClvpCzBdcWLXM51wiJY67rKNNO7/tElIVCcttr7brB0rGblnd52vmyT3bhqteSFaeILJ3XbD
n5ZnBgjKY090iwFb3/NhIASkALC4sCmrYolLmwURQUg01oewyFNC42L5r3arerKqlFkBK/Y/78rO
pSmJm0CEnKMLuTNfkDoLE4x7JUmM3iWFI7nXFdL401uI11yznQsqyjZOEZ8Qk9Nbq82jn3QYtjhA
QBy8ZhkaVzVD+xleJ52/Yuac4O8Sw+Ny1VQSIp+GkWCHOHJB+fLZUIxJ/uO0OOrCnivAJWDFQvB1
dodX4TP4VdIfrmzGIE/0HxpmVUpj5KlT3l2wRJcLfbZ9qEQzwC50ImM9zS6y4ItrDtILiMze7SWy
UWiULudyPi742c6GbHRWcphG2OjSqyK3uq/x31MKpzOop3CBPc+5AwoNSxVwDCK/iovQmJ00FzxC
se8Fo+vOV2+QgdiUGkR1cBwwCDleI62zXivZC9O3pMrLXYcLREcKURJu5TonkobowbrK3iVF9PYk
niE55MIskImIIaRaaYJqWCHzVtFTL+DKX0+Iw2gE4zUhdtv5gViagQ4+vcyksBjs1/ukIWvAZQSY
kTH0cnEA6gNtR4nmre+bPdbsrETHO4/7Nz9UtoYIuzmcVREIeWgbay3WfGvGrDJvU15mBfjTqlB3
INGgEuohYH32m8h/e0agHl3lWufnQYd+SAwo05wCW5MU8l7eCk4dfpwv5+jf7Lo4pjXK9J+g0Pt5
S7l19b/J/FJYYjcUWAen9IWZZI5DphNoRpWqCpXG9wf+0s7l0IijGrbENxiLiXGSfRA1ZVi+bPMQ
7gEs7LOEEBgxLZOsXCPcc18pF1SQtRn0IBts+/EJBT6iuccKsTc41zW97EEoW/cMnbJQnRyqQVGM
CAb1R+JSpSMPe/+zi6M8OLrgdW/XNANIEgUYCTH3afxON44oVEDjxngAmh6ABh6dPXxKdT4L3htC
82PVOW3CbLNJF0x9WoiAFwVK9y1NJuiKwSkIMvjtmfpyXFd7XxeZmFHsTlwYJxE7ygzpjxno7knL
lui0PgJOq8Yhj//CMGHMkb6/lUSMFaP86IqFuawERU0+xyPuDYhYdYnLbVdbsMWcN6PYLGc8B3aW
anAhGE9/J7PcKnNfzN0yOqUTpZluzcyWjv9DJBdoEjbIxMoTWiw9pkhXgkN6BZ0YgeKfkeQiB5Gp
kFMp0b45oC2elAqOgbeVY7xZnFBprqfqcSl6LtNE/bAwocnPS8+Y3SrUJuN14TmvM6qtZGbhRjRe
nN5ur6mclFgHp0hK8Wf5ewGNmJNz6/6VoKXuXfC3UeC0lmMywf5RQR4HMFnvwrTQ/mH3R7DIjkxs
D+3R+h9TXdDDACxmdPiOFvPKtPiSqAQvJp4RATv9fQ7ZEcwjibJO0xN/729ONCgwICoRthBggflN
TksBYfAqcYrJS26klTqW70SpnaUO/AlUlbC32mZgI/iXXE0Ijnbl7OaOBL7EVB5VI4mbUwTWmG2Z
xCef7EdmDV6ajtBml3cyu+NwihV9kTWw7VlwDl48La85TvJQqj4kXJ++EtKiNLLLSgkbYqeIMufD
4yY5Jqisw20CtYqcXxhh/gbuUM0j3+EB8/PUApqwuKZqal3HCGtXWxfYXYxy0WjgQzVEwqpjeht+
cet+OKRDhMNJlgWdN0HE7psAjO7b3p1Uy2IwfeLvQB3CNjuRpytKBEaaVUte1OVyd1WPWYnr762H
vOFI//CYtVgFFEYlpvu/ithPnV4zKtF2it1IHT7JXy7fTTEENn9RXWHekR1a4Xw6begvAyV5SdlB
5uAXxe/zPNinzLMbD9u8bjO6RTSPTipdY/eJ9cEBg3ynV5O9VrZxQktKH2uJBOXEl04LsvQ8vEhs
5LPlcGFlVd3GG0Hq00LX19MuUQt3JE9TngppPGqPm/CqSbW1wYeaatBeuectd1fN9zwahQDKUcU/
DBzbr2ubU+FoS6bDVP3FajNm+gRPhYc9ejyIDP/pQ7R41QBYexWAw6kSXefzmFmbYCb8u+LnnQy+
ScDRiDJg5pdENxB03fwW96MHtCsvpHXXJDKs/9Ke9X8sbESLcY4CiGcIzYbML0RjcrwDct54QYWh
Q7/IdWgV+4uDyPhnj2RlJXHTPsxAcfaTUT+CyyN/KD7GaNiLw9TJ/5DORqLsmWh9Saf40lzDixf+
aj/2KMzPj5H+AmlDV81T2FRH3ltETcUWTuOfv03e7DljX6yRxQcteJUyTyQEw9joWqNx0oXEeYPv
uyBh1wYCRRWYLffGwaumFO3j0NH7Lbf0divwaYLdaQqWcDozYo6i1ou80GMZMGuB1jOyOIj6Eddj
KAO8+fy6XfQJow6wYBagWXp5x+CUtU4Icse2EfwKIvMXo9EKJ8rCgydrm1esu9qTeJLE+PxlVr1x
xuRZ36Edlpsm47OkoJqZ2Kkefu4eQTfve59RYdFBlw0nZCFwMIwGoSV66jiejzpVZ8nihgveJYko
zUsBvLyYXKojPUkwNWu6asiwdjDmcfBOXfOLdWw+J49VTlk28MhxjN91aZc+/aRoah5AcUPy3jqR
4pnIeb8Yz3nNT6Of2KkZsxblA+UbqB8MMIh+nPXmpeqGuQiDKSUQZMFxnK7xe0HzlL8hkQHby51o
2InG30SoQJTYqdpf0DrijHLlrlE7uAitu5GDhlEPDKXwbUNce+IUJF9aeW+Cf+6prF7MTOmoH5R1
SC9CAf10PJG28aN2XZueyiIsuasuCXSOPKMPnKblgkIpLtK56kS0FMqNg9uDcbeiInl+mXZeMs6O
Bek4FltUKjGnNu41RUyLB6ga9VRoPAaSxE7L1pWlUNZBnXiwWS+qyQrsrOnEh948qesf8kV5HfrF
eEmp6rjQxtlF10rz6vOG3g7Vvhm17whhQSuK8mNaXC6xkFosKnbxq69yHzWulJFctLeg1EAshu9I
zYGzBunM7430r1WvtE/YDuupI1/K0A2eMtrvfUXTfh+U8rcqV9VkLaiy0dV+yAkAJsdenrjajiu1
Kqe1zq5gYfXUPHwnd9F4qw6Xc2gfCOwgc3f6X0Gj8PsaSuMkidpJQwAQOPFO7GqduUAbH/miU/nU
7u+5naKsWRRuKtCvbhyYK5tV5iOIN58PXKLBGp3tSW8vgkWl8m8MURca6WMgl5UV579Dw8H5VEEz
fl+zH8nMfZwnDCdDZHWZaEB2a1df1oPFJ/0P4bkpUctYZiRh5CeO6XtwfB9S29BD1K10pUp4UId+
r5bOgsViYFl0v3oznWy3Hb0Yp2rZ7zTRih6jhQyfzErDXPLSe+rQGYvfPxjDPof/4G9yPtANZvXW
S4sC+FVqJR6SdP53EXJ2Wk+/8W9Toog5Bdyfj5mybrbg/hI1duSrwfqqpc7EBtOy0MrDzRl8T8+e
xYo/9uqUMAhx8JUFWaGNzCO12Mus39ql0chpqMutRI8mv+TJD9d9GT+BBPau4mUV3X6hEtexqEOg
/KyoCTBXEJ1BirpyHoT+fhc/OeEuBcdNYzkCY50QwHkIPJNOIkOYWuMFFG2YjfUGYarsRlGjRUd6
NSYEmk+0hsbAxKshC95A3K628fOar1uUPEEQ42LTY4zPUdxi6j2RJmchmHmBNIhMkkDmnLWwYb+D
M792iMUMLl9xXGX/8vx8xuROjB8IKHFOqlMOtHaSunyMV+tF6TTk2l6kKAzvpo0I2gaQbFDmaPjZ
V7wzrZo+LTUUFnv6QF2LN2YgbOfsfBxVXWW+koWng7xjzG0f+NNlVE9tUXH+8IIbZmfGVbaWH0ym
5Ndz8w8bFIzTZqJHrWtp4vmHm2SqY5Ta/V3Vr1cNaqWbqACQxe7aPQ7bwMOnfe0EN6h8Rn5k7nLL
148y4//zNlVj+xAJGWAw0sKQSMP+QbB6OPIDtxdkvwtAKdZT2V5cGYM34PlA8PZr1yxeUkp3tDUc
rHRMsKcfDcYctCXKZx3Q9pzyqFIGcuJspAQIOZnYtVkAh1hV76sEiF76vemMamwj+0xkvNVsFPzx
nzAsnBal3z9+Z6MCEPbTnV8BmTVY9e+ZU74cbHpp8kCER/UdABQ8qGIuwmAWuYPMNgvlOnHOegx9
quAL5H1g6qPIepYXog8WVVyMo2wsyQSkMKAhwEdN+oXIbSPBT5w66DfQt+W3y1eXFCdoJytpqlje
xxWQqa0sZzuf28y9U/VYeKdGKalrzKrg/1Jf5G4SUBT7ptxG8LGuKhv1SpoSDwHqy8exLLsZQGt9
WnRZr5QG+uXChRsSDaiIUBgBegRIEreKgcrUC3gcbF6xrDFMgz/ykostcg4qcgnveaWAGeHGQVuP
33mPhhIQ0XZOzcOfmvedsYNR5V+bmzaB2UsUKIFFcyu9+FgMjZFiZVFAdPLc/MAHkL0kV3AwtrWR
qlKG919M1aNXB7WZJkXabF2m05aY876Go0lUY+o+d/rUEqxcf0WQ1FJectRrn2PjtwlAyfNCMmYn
tyFVG6T82wxIRPjFW8ugwaPICtL94rsdxJ/Y6qxER0uC+M8b8tXiZS9OIaLbcNscYbapNVlOyPQa
3QaGdgV90XTB6C3xC0NMTGUaIFkgv3DofSvnyhlff/PtCRm1meawpvvCvqie/AJ87OpgOJ7btjE8
Xw+9DIX1zPSXWKNI9fsqJ3Tuhd2yuvsrmtQIvam3DAxYj3BTaXFGKU3RR0MfST8Hwqi2JvV9CsOE
oUGoTTHMw6tod5Cnr2IO7oPvzxU5IPA5S+JI83PqD6reKU91xWko2UQdLHuE+xA2rSJZEd6WDqLq
ZU6NEUByEIWPj3dDiyT+jWP2WdXetztNsWa+CDOfWd90g8hAWHYwFRUrsa5pJG3BU/Qj6wWYnNQw
WI6AJHCSKuTvi68TCg+SixkoI8S+nZ1a3zuilEXzPnQ4TbejUsGVyJFlG0DAyW2CbDIlQy7nJCa9
+hx70FLMecHLfHb39NPjThl1qPNMC8yaJdDtrYpasjtrKe20INOCLuvybBlpja1w7WA/zXyh3K2g
sZ/23cDdKEw4mFjRn3ZUMYd3vepRKyKGUOViVTTeGl94PRpFL0rEoT5Qwerz1h2KcmvEiGbjFeg2
fNYEq5ZW3uIqIcKL88JBULYSluJgSOLcrMftPSJEJ3gcsIZ5bmr63zbTqwsiZyZoJKYn/LS8hEDL
B5n143Dc9JM9jTctGbAL38xJLKaLIz5458VFpjjbwT8W41/gIZEUtg/AgKgIMgvY98jx4wlvxyei
VjseFzpfotrGfhbJUlXsZlOfZ94jjxPdMT6Xtz44EtpEd7lDb+ntjst33KROmbmCzUvdJgi8rkzL
NZ4E1izYWa3FxnHygwau4jc2tsGbqkInMTb6cG1xV/IDkguAoXlm6qmhNSjCQcnotvJ6vBYQOlLH
WXI8byYPV5uUoIT9CV3ElK+Rzxc5b1OqzeKk8SbgkigEFnYWvmXcgKgw9UKuNEZNE3Z0tBjhyOak
fY1fsqrrK9yb5G+8TOmnzm3uMI8hzubH1LGeaewrarua6gJ5HmYkEqRX4KnW4CU5pcLKhJ8TpAVl
iCajAkv7P3x2vxH1UNaAE7r2VrW0ygm8IbhjW2QvwonmSBrf1ybVSe+ydqsyE63um/jQgKzJhCXp
OBvE16etjFDqzR4qvovgKP3g84npmED1U1LlysN8YoxWCYbvaM8Xn5vyCmNCs15yu65XnMz/TWB6
0SkL9hKzZpOk3ij96T/ZiEd7sIxkDz68INeFcO68bNV7fTjpMdCZevYQF/Xow1AM/tEk9kZ+9CWW
ixRSCAn0Sv2F9X4AZ9qTgi6iUwmkh/mpRqEDJr7Tk2boN4IqHB3W4T+HE/jTnRgB9t7DIk1R0sMf
BTnUjMNcJ9VK5KqZ9OmwCyjx28IBROQQOKQSPc6iiIFXHT6TafnKTp7SwmY7kC53Gs20nWtctMtM
qohHAuP9a3L0+G8RLJaWF8PxbIthZjZrKG1D6O7dOnk1ElBBpbNI4nuZux9DKYjEFi+2uHzot52c
hVvhis5qtBh9j9cH9HDA+W+hr4OEe/SdN5GRljX0IiBQB9B0Y5DCHkbAhBakn/5CRMt0NYvmiXTI
tTBtRMNghTFiXfdNSiaQRL4Co0uGK20GOgaGDug84ugdHJQcUaHHDSIBWIWXRZ0VHn6DaiNJOFMV
zlPqnsCjASs+b1NQR3IXoSMK4FG9rn0cx+NOcYGGubY19WcurAerosl/JEJVBLdLj+UR3c3wz4vR
S5loyRR1D//M+RPecC1FlNEHVvqP1oeAQSczeoRHP+a6umvMezdigz1HGb22HyLyOjcg33fXWYbL
FNKxVIUypzpMtT5tiMlvWUgiF4ezrpI01pigQFaur0v+UJZdJUpaLxlHU6zhIHMaBj2+x7anNnKf
5sNp2Z/TcNbMDqL8N3pcDQRr9kJeGfEsb+h7/JKuQR9vLukAL4vtASTZ47sL5eOvxArV24fqPQw7
LpORlYrutl1MLc0gjbb1w4W0ryr+uF/+IJwIpzdcs+R31Xk3NYq45BtxPYx2WNjQcwnl9Egr+a+e
q1gf+sqKPXhhnzqnY5GI17O4w3+S+7rmSMNUi/qwHdhJErtLapSBGcLAZbfkIquk/rB+0Ae5wa/y
x0AJRvEPM110O3JPAUGWCyvskjwtTBNhHMnpz9mufOEERU4gQjXkPetB1selqjFXMlQBV3SFESmU
dKvyOtgguzOnUTAQJUWNoatOfj/8yFocK1Y8+Jf8RzEL8h6DueQi5JA5AhdshJDWe/HIxCDRipkZ
0doo/az2PchSuqDJzSlIqMAxcqeylAipdJIHY2UlmKMsAhdAdgDjI1oBjyaeBCc058NSf1kBiS5E
Dcw9giBFYOeo2J1LXy3rDP2TgA+sXetpcSWJHISa9v+acxEAaYS1PlSc5TF8OEHKoH3S20pZfgG4
b108zZD83d6iiNmwplmTCBpi3WyVtlyqmNBjwnr6ltBGYVKXkQEC+oIUZBYHmyqyN/XfMSViVKCp
TOLJk5gQTFzLhmw//f+cyrdqRjRG+HE/qitQ9W3jGSaCS7xGk4ZykZhz3Bs+H1HEL4imq9x87EIU
900GX59qOfAsAO/mwLzaTQns1qmWC2ILbiLbwRDLVlH4/ci674I5pP2NHRhrVRv05+Wz3tvvVB/7
cZUpLsWG00i+dxIDxJva3dVHwTED3qeCs8hsfI5BvxKisdB+HslYLaQAMwkvEewDLacs+OjXdVGp
Elqx0z6yUBGiVTyHHLhvrhhLeBr/lM7rgRhcU3PkEOsSUGttiITKSuZKzVzk76iK6JA8rMNAtypF
7F+4yOP8uVqqMPAi+sNgcE9D5WhW1gYfg3rTgsnwGHDBspJRuHwcdAzeOUnIhtQvso96ZRJlvZZf
X6ea+kFRT8lOd5VPw4FaUcrRLrTo626+9/zFSag7gxHdGg1sUW5J/VSLtJ7k9s0cNysISC1mYZQW
2h6XEuAmcQpNSSkInmpeOfQBXd5U+Ci8wPIINRRTM0bEEtLKCoaafkse9fR5mMckAGlu2AGNSxAa
E1IML7kb6PEIW8YuJnLINT0B8j2oHvtVNFV+6EnvDB9690jp9OTsHAAo5KuZpRRxMjRKJ/EIP0lY
Z7l0TwWq+qesWyZUeoJxSzaDmyfrkwGdAApgtOSwXtnGUIB9w73L10/VpgpMNEVluJHBacttr6QT
/0nW1iJruauBbtRHElvmA7/sOlQMN1VgDljAYf0r1K5UtqMrKmvq690bW5hoUZ+eAfodpVtgwILi
+K8dAOIxYWGRpsZKjUlpLuwWhiSIspmsB1Y/vOm6HVcKyZrJSafYYwwPbDgK6IdSMDLuPzo2zkiu
8q4WJk+XzFG4JZgJgoIrWkuWqcaLtHMogod5mLOlIPFmkgYuqahtPHS7AsioTULbYjzINeleJ30u
5CMszBYRbCdL00YJz4EzzQR1h4nlS0cyF7i/uvxScNDovhZP7Klal4wakqQkm7kEnmQPZhdoI2uC
nntWpcKJ40trfZI4umyejTXESeR2DwrD3lz12x2/fLDzIt5tNyyj2P9YwekvIipc2/cUgtbXe5qO
rXr4rarnYKJiW6wzefk+Njf5yUbFTH+33ibgCwmhWxBxwpjJ/YW+/bIanL50MxwqiKNWx2K7rnXV
7qCw/H0K2/oTTDz5SqtXA4/lX14MpRPSnuh2BrJmLNPk+gynv/jYn42wvoHa2vl6UK2DiZpRRUVY
ZHrSaSFcIAZe0U1tj/9vKOmJBaIuKAQxiMn23yI3/Qbha3KE8pKkPcu0ac/StuOVWtmXBXKauKGf
D72CewUOI/pGnuBuzwAjoN2y3i/QMpuNQa2dmZXb16oGzCiem4jeq/plcpNEgpOm0Phor3in3eRO
O9cjEbosjcx7o/3461zVKMLzxeAZEO00LUTr4V2NU6tBFjo6b7m30v6lkSeCOjeGecRu0DmrRcJZ
4WdCO9sfIDzxty2lPouRYcVyf9a5wjqTkKki+h3MOg75eFWDQE41XbGSpP85/uYsGVAVOKEXnA+j
n0d7r2sJmiq8HJqQwBOBhwl52y5RwrN9fq854HXfZ9LFhnKRJloauYeOsKkCKhG9rALAmkxqbNDw
wiogPTid+XWjs0y51YKX3KMgclaTgcdfrwE6mpVO2qyLsX74F1S6KoS5bEQ+SbO46QAu0WCJ+zTp
yf2KiikPPu1OhlYzX2haT5NhoRafT1sHewkjyd/cgparxZAKSdqrXIRnNeFzR0x9WQwjZs0JQaRa
RPlx1iablYSWfaaNjjyPkwfH7WYZm7i+IZJt7JRLBgtfxqd9QNkR/oulRRgUJoi3ePFoMtw5k8sm
hHzz0DTAgPNaMBe6xct5K004F9SyN6KdWTafSlBunKKBt5qtUxNq+OcIlYwse/mz8OzYRT4t6lUb
ZvcAdWS4F96NHc7sHT55ud7/T2qNcQiLQNQ+o+d2/wI/GhRGR5HTZfCQMMYR7qXW3fxyBnaNZZVJ
OXePSXOLpGGLdT8cP3GAzZPgHUdhmbvvoGmP3g7SLhRM7uosgDu4vi44bhnKBi8qNCHxGS52fXKn
fxfdMsfaY2Mt8dWD4v3jWGFPdDCR/7BjuOAdKsUZhN1VSdhLe3F7bPIO4p9tLwPBzMNe+THNWMnm
Tr0CKovCI9zqCuIKnWjnVYl4Woh7alQNtK6K0OC129GPW5P7fLGS/MLw1dRMHJdKb901mSSzccLA
CdkXxmF3kREYX/huNkxt5yY4NMaQVBaEZwTqBR4tHfuwFLiM7qh8QqHtV7AP9JHcqKZF2gi3AQ5o
aZmMnSb98Om6jeZgGhwKRHeHhPj3y4pBziTM4A5Os7u7KSVQWgxlBpub/CTi5vooe0WaBUiuM3+b
CNM1TAdcrFxvJTE8k/zP43q9Il6Cp4H2KnSy/XZfT30UR6xZAkHxi4V/u1o3kQJhd11FGhqhz6fw
kw1ewAvx0SdGf4i2HbUSm3M5pU+/aEcK3M+6O1UAAkfUxYFeNy2OYVxtU2u6NL+EoUwH0RonA58C
XO2y6M2wJFzFdPq318dsYt7vTzMHXJXLcIJrCKLrHtmy7E1iPsAVetDjKF2M1VHI6CEV+MKcyT/g
CCkaeGikzcxabkc+YRK4KZ0ZXetWmvBsypX8c7jW+qdW+npwWe+UYFPfcoYs2v/TyGvmecOwYFjZ
mWPXVViBLl6HF2AoDHBH6v5INiGwmK8GpJTo/rbIqq7nyax69b/9/nI0NZULz0JXFPGoEXTvyxFh
ancy52Ir0594QBJrExISn/0mE9j6N9PJCChLc7yRP2coRJwvHLF6PEIYjHASsAF7bcGkDwvYVtBr
L/rZSkpf1tbp4Pj1HsFOgSt+6/83r3pIhQ/62+4a21zMWCwe2ulDhcsxLcwp3EnF/o16wWS36HeB
f93OjV5BoF32WXdEEWZB6mFm5AnB54wbsBm1tMkxYNIcr/iiPcLxyPKHmHnUOv/P38ooMpiSblOS
wvakyuvt2V/aYco8GPG7Ieeay+N+RVz0zEJ+CruKUKYdmz1SB3zQglQp8m8GM2lJNNWfWaJGFa+v
P3If455mz1BwizkZVMSv7viHAkyChiZZA/HUIi6hQToGcpEQBTdSYV7epRsNlZcuuhCKxx9JER4E
rLrWwUSTF1SrGgWVMbx5Pr0XRw359NtfRryhnJKVy7DLtyvkfWA46QxBE/1TrpXWru/ACft46W73
dCp0chZmBLHOiAwDSm8N4Ol79TM86jUY4uoE98k5a2PcVQy8Ga8SEyIKM7DFIPQFq0x5j6gCwtpv
eiKctaIQQNGCRXIbBbnjJfa9tKuLZRF7ohByuSeqZSblVcIijAnHOJbFwaCAYiH5w04Ct9/q0Aw6
IX/aDj5pCCOXaRVCnWsXoF/aB8vnSDhnKhpHUPxxGW2yEH7S4XJRa6xxbQ4oWLYXIIOBCYHXUEmM
ioZOZDeWuJxuyl/bQXFDAJoND9xTNshIjjdbeWygtDoR4aNs15zq2lTluzVkhDSxC5wzPwWyO4vt
TOeVaCBPSsWfHFXahdSw9B7BgfkmFxIysKKAR06Ky1INEoGHbZJLzMI/HR90y51KMnoOdtyj6IBK
FJzzMJFm/VmhFasRocBuYq0xZRswWQPL2Er2jn7rbgahK0Wjq8AtaxrSnWBKajDy16qcWLm7N1Rb
37JIhA+nWfLcjBIccs7lfv/tYYovT/5cEEl5RK8U/lkGoLtAzqNZTLqNVxug8PJb1Ulw4FwBZ0wT
2BvMtosXDLYOJgUy1qEjNJe45lkZIn6/RS1/uxPy1yqftkHgJkquvV1D3Qe+bD/FiZ35LjcDmkc0
ztCroExntkFdmmI60k+vc5lZaKyVlrR9uN5raH6ypZ/YoaLJ7CeyVf3LNC/YhlK9H+chHAXfjpaQ
qauJbNYFUsl2dgeJqk6BDEdlHrXHd3Z7wuqR8jolsw0Yx02jB8x1LBx/qBJZsmRmDM1ZCjNA3t2n
arXwZxglBsWZL8hkFzVqUgagVrg21Ms29qMV+GPspVoh/KmNsKv6QLJCPTiASW7ylkrIuPlAWLse
78JT34t7tp9ZV9mYf1fLb84dOjQdEzsIWXsYXxIBlosMl+yi2F0IUy2fD9U3g6myaRPMFw+iKbQo
5A/blERdZ7nSP4ly1UclQsfsA/VDXOjfznRQ4bS8DWrBHeOoCGNUGbw42z3fKh+E6edxm4ph0ynu
cBs1q5zyu6uU81r4B364yRTohgNaFwCHZM82Ru2Qj87Gawcsz1bDuX1MjLW2SmkwO6j61almCjda
9leXhW4OrNJo0kUXXumO7mYEVhYjNOCpl+lkl7qIw5bzjgLxdmV7DUHVKCrMlj+uK3TUHpybbSuG
Njh/KUBieaZX0S/HOgXydDzcPgcfWVlCjJPxNChen7GcozNiDvC5n2PwU3EmZCuWC/wUAPcc1tNv
YmVCQSVE40mJRk0CzZz5gsNgc00BT+tkKoHpE5b2Vx2Nu7uI+2+Lh3/CPN+o8BZLyePfc3pYLU2C
6vFg0THuTVWmEafX8S2OSvpyLjiy1pNB01Pnw6Ey7y5XsZ98EYADBB8c8l9MCJEGAtn+zBxOhlu5
rRGiNm8ox42E2vYQZzpdmfYlRS2YP1ltT7RZiZuML12FsW+RqPTweVgMEnMjjEWQ/WT9RdliT81H
okhhkKPuEpLZD6xrlPfGvfuYwbB+korSCKEGv6rbnBA5pjimb40OaZphR4UzwTfd6gAocOkNpgRM
iifQbWt4eEIQcjk3uD3AqUyV7jL8jUyIqVAayfkia8XeaXgB8vgMqDwoZRyWXWWemlcfTIzzN/VL
Gi+h82kPqnUHcwT5m8mQGWzXot9uZLUV6DvvGXB3Y5bmDPv2EkuMjf90be6hOSIrRjESdMy9zr33
ZiQYdxZXEY4oLcYNBFOPlrhnTt4It4Q04/cWREO6tgnNFsZyLlUUSmeFjMrEeMGOSnLk82etLJYv
3N3CznuQ8dZ4IeB6i9FdBAUJ6sUa7QPshgxx6UP6psH9fcAcjcTufi/AIb3o8jGzaIlIvYm1GtXA
qf0tFG6ktaU7opZWekIDX6LXxfhoJHauBGbLZ3b46UqNN/UIqI6l/aK4MZCWebgfY+xPpheFhLoR
sg27NnwRDcPB0hvxYYiVjNx3RSP69Rn4CwaiBk75NZ6zwwWurpnyZAbl8zFYXxZzTFmtDMxKqlfM
DhWieEckJKMfPr8UurlA9BMBsylbkPNMVBDuaLCpeSgmlPsTw57lOP7T54nduVvlaVwLSLiC3w8F
r7rBl56OEjxF5D1JlrwSlmZ/WQkfrl4RbL3BG+oBZipDQ43i8THa9I30Q1vJOCPQcbdF0UQpCbbs
TrWfEpmsPJuxj1zvZnA6D0xy07KQyVa00WNNfrsLE1VtLA5Xeyo3Z+Rflbwl+nWgF9Aq+2fYSw9d
2HStawWIpuYpGa4rNlF6IBiR9FBTLaNtn4xxh1CMCzK++FMBkURypV0DyKkRv9rYKTSLYh6S/qPD
R2Q5PC2hdTrRMN1ztBayeOTZqTTw9a7wxJEw2Dk31Gf+Dhmhk5tejZC0QgLEmkdZzHGA2fFTOuxE
LrBANT+XLR7sfCLLFuwSuZUj4JuLsobDy/xYUtqHClAdGMAIwCqilq/jQRgHDrFIHkzxI/ukX7pL
gA3y/M+y5GlRUwkAm0ZPnaM6qr9ACmUxBjxuYdzZSPeF5QhYuAhhQcAwlxGvpvF3dRgoMjwQHJGC
44Z/iZmBF46r+xNrRMWKDqYjsehmHivoMoTmLZvh+62ShQ/fFIW/HumTV4B35kaAESPYHAWCHVzS
eK+IAAAiJ70x8HXlbheFKk2T8bwsErj572Juctm4rlvCw6JKLpUgnTlsZVqh/zw5VofB7XqJgxZC
xh3ADxdouvcHgUp2jxhFV3aq3ifIgto2QMG+ghcHg/i/nwyvJp0YsdHUXbtdv9oZRtnPqoDh4EO7
KCDVaT+Gs2h5Gvzuda/S6NFPMHZZ0yN0GyItEx9bnVdZvcH+y6x2vhFzQJNaE3xI5g3ToAAtShpF
oBhOi3ZqSf0usmPu77gaPSDCaOkisFZxVTEPAe1EKDq9VeUwX/kxgTuPHOyb72HTdkjHdFhHjsS5
hzLq7vutVhHe1xJpx6QIIZjZ6BmNmwRR/YRCrB0AuWZV3pjRaA4cZT830+rrkuOrQJPItmPnklUu
FdL6RCcs4Yfdj2FLnaqO2uFUa30sF5YSQrMAcOh6I9ULFNE0k0ZrEgjTiHkbNkbcSPZdqA7Q5wXf
9XrO2CLqHVuF48ZpQk0ADl9PfhfeccLkZxUCfsCxH5sAf6qGl8Vgr7WA2Vu/r3tVJM9GcMlw5uEL
lqWc2+oWZLMCLQJHhLU1pVQOBJka/0lJHskLZbMesOTKpn2vrjThJyt/9KBN/7gudqTTU1xeCUMt
e54w10whi8cVYKnTob3wYrmjUj8qUZIVMtqTFmhjVU43U/zzjt6VRbcM3vLURKA8r/hv1WyAjLCq
+93nVTi2MZRTNJpWw7iGyzKqK60pCPk06HIsEcHcFZTVSK347G1VD42YtHqefZf87QDd08rVlRpG
AqD8/2WSYCa4WYXbu3jONHTNce6HbAlJyY7KguRsWBRNgYatduQ9d/fm9fEdCFYuXOXsf1uB9Asd
XAozIjH3alh3jNLZxEMgX3nnlji20nxiLBwP4oQJsfNFQvPUexiMv9IjtQLeSoH27WlARDATENMx
Kbsl09+tXIFU4EcM7ndHYhRmjAQOt6xiZoJENYXzRM3lTBblt1lVcsJwmGTFLrMuPO9jELvcWAh0
gdJOOEyvTtd2PuErMJR8YOiTH1IbkH2q4o/5GpLts5/JXTK6qaoqbzf095bMOsGQgA807aFTqdd5
xuH67g5V9TRj1P46o4v7jR4m/bHxYWKUI7COOSGB9DDF7Xnsa0BhH2kUI/IIdO1NM0uoxEl/zcTb
IqSLAlUgV+Y2wj83AtL1/5/1Lo5/dwZawx8R9hlEw7taSavjus4CMxba5GHF6q76cxSuCcrg5yea
SA7Mv+9mnCbb8fsJe4+U89n8BLhFHKq9iQLUPapz19UU9FocCSYL6ggQu/QmKKaa8ql1w+pD5uU3
7p8j1md932BGeMcy3JCtE85YvzGM0naEQkxFFrRm/vhjXMkK7sblcKoDtC8LR6CkinIPtU63FoFq
0U+1Zw+BPn0bHCQVVQ7VK29T9puTKMaWmyjvIDeTFUTAkSiZpo4X8Q0V15r9I01W6VF6geqdOfiE
i70fbqiFh1QqGDeJET3+jdvo0y48+KCS5wuxBAkuSlSdJbbvS57T/wvbjpS70BCh75dRCrhkmgKI
RYbtnZH7Iyauxg2A8xjQUJYTrOW9aQIcmI1mQHmgvxpJ33stsUO/t9rwW0hZjSb49CJDon4xEyoK
k4NcQr91s/UDi8bCK5FsaPj0PxC4YTPGU0FNWvkPOzKVRmbv6EXvZyhDBw6MnvmznJevPKOqlru3
s0xREDwXQKUYbILmq+tlueG7m7vs9SZbammIcfQUiSI9U5byJPGz3jO6JrPk/MMhW8rpPj7md5H5
aOPiXFpK3iCGxKg694BjWvJDHQjA6JeaogOkTXJg6orszGirmWCLdX4rAJI0NJEPdRRPmZz+Vbsu
Rm1hecnIvtM+fWRd6Aw4UBxRW/FMkgdX7XitA+94Nf2RRKtU0yrMWtWycnA80sC9w0mTllrFp1yl
HgXqmixndwLMFlRSQGEWu3pH0d8l97fGMq4DiIflVT/fTLJOyCdqAYHgmXJjjYugNI244nG6IYXa
KgnsYzuhGaPhF2lZVaKL6HlK78J5Ob2ZjPG2sjGBYOFXRZUQ0cjIZbwvIDtnWcWwv/GKFJdbW7LP
X6LjtnG6+7QjF2V6q5sviZEE5m/KJmsQ71PutqxvRVaP7VE5xjPShKWpBPRawguVNNVvx25s/hFt
Cw0JhZMz2TV1hi1BZVy0aPw7Q3ZDaWk6+s9kKZsen8XafrFvhLlZzpQ/k1Vtt7F1Iv0x4MVL4dF+
GtnrZ93gQ9d1my+xnb6Buewm48Sk+wDZzuMbrzfxWDLXJpgToPDUJ+fDHKOORVXsCwR9Z8fh4kJe
9wUxUi3/XhAQN3BDz5BAjtNdqc/iO+v9vAwugFJC4ZCeVe18xWKRZDUd3qjSWrfufLshwOTlqP2v
MQWmy8b5Wbxtf91tTKfGgCzlyzlwOD7zM4URvpaOgo3Qkblm4eC+0T/eMladcEHI7EmoDbeApAiY
woUJbecSwz7kxNt1OpWkhcDGb5wiunprNUA2bmEcBeFPNzNeUT//4jf3275Ig5WFMfc5LZPEqy6o
bgwhwFkggd5OaYeahmeG8jBx3DXMuka7Gne7DuaqBjjAnCU0rAapifypqzjHb5q8SO67TFqqSOAJ
3I6nFMuO5msANcUEFkHi2U6KfEk8s32d2pAbgVPOUrxeOMpLs7b3FlMDsLuuM0mUGRcQ0hrfCncC
V0/foJ924g7trtDZ6QDyeddhqkN8NrCW/oPwoWc0pH5trQNQYSmOLpnCKhbdh0Xrv/nL8XA7Jcik
JNHNMUw1oHBAaogGiThSRHnGdPXBAk34Rt15bKwS0mWuRYyIsWPpbu7s60cVqniRCYsdwvCTQkra
rp2zjl2fqb/AmViebW2OUAAzFYGQaF2OUHAF18gBW5gCtXppeVEs7cbHCn9zBuBhxT44w27vFyf5
rovW1n8PJM62CNOHoOfg3liK7RT76NFCbzOpZ4zQwdCNI/w/73WAp0BLLuUNHE7JMehkllaiGzG/
FNXWF3QkPw1t7AruLh/AC7i/PV4eO6VZOT8lCc1oD3nKY1iP1W86J4k7qJ+JiPN1MdbMSf5pRxZs
07JlsMy9H2dkiO/VtXrizLQeoKPpsBb0m1T7QjElsrqjRRSlqG9J8v9bU7cZtTkP5cjGMZRITzBN
A8+NS+SLJZpl0EoI4rv/JSETPJnLW8+NxzceJHrlB38N9Cy5nshiC2aUpQUoJu1ZvnfoVT8MG62k
8nIJJFMsHvo8iGSSSO46WX4gLnaVq1uA3HXKEwN5mOY1r+PLq670ipKZyaRZDKXFlrsneJBGqSUH
VU+SOfLuBfjy3IHi9yaEExd2HPu1dBTjyM2ShZictxkhDpH6OHc+S3dLwnFf75CHlFP3ZwaX99jN
Elml1IaLGZr4T4XqvQNMEVkHbWwVU/io67T5u2J3hPfLfZOnAi5beNvZ1+fl4HRRCwXBZKCVrSXO
W3DqV1+9b9cUbF024/k85/msb0evIYMvhwyOyrDBoeaXpuQ5HZFCefQuHOFsrnP8zkpI2Q13UNOo
0erN4aZPN6AiV3S5Hk18ODV6abOsm2Ilji6usdDCqTLIbFKXtJh2MKSnGcxdAHi/z+aEw5JldK13
ibDOBVlZY332YF5KMJHkkha65lcPAyza9wfgnl3+T3bRT8ah8zxXtA/xPhNHWFIz4on7ua0qud3J
8jy71/yAdbKDjZE/OjSD80xBV1Neqlb4jbf8VWEIG8d3TfqnEPWsnNMoqRbv+fyA9v1XFpcx0tn4
uAkWiYzRATEHRTnpu+fXxZO0RK0RdUHJRVjhMcsQu06EPRlvlsn8I/I+VxcUysyQKH9E1Q74GePp
WX+FWPvLj/ulIqljaGDUs/zgc5ilJ6kkwqNF34yS7ZGYLRqkOfUHVtmfI+IbhbhauaYN8IXPCCuB
cWzmsnHcAhU7QJgjTnpKKBuy22dlcZnb+aM9jyNk3XTKqaQWgVERYSW7fCYTftBNWJex5z6xIfYz
Wvz3chiLdl9kCjO7RUM9FZMjYi5yscvkbb9BwW58dLKxdzpxhpwYOwKMAs9Aj71sliZmY1R0MX7o
HIyIXD+WmljmiHCm/DzQgzFOKNEEL+cEkww8RV/DSNXaF4ZfBqSNWMgZ5oSSy1+1rjMWPqC8wyw9
Jqhjt0jzRhR+UW73jIbt7AI/5LgYJW6EVL2aVSTEvtNJq5PBx2IomB2aT1tFHs8jGj1hWqaTjMaR
Y359IIOEElo57mxaAThnH4LFSCFgZF24c21hkAw2UQHY9OROKIcYUnegwzlG5fUKZ9TWOijXO7ik
PwjT8c7sfEvqGsyYEgOTT4B/6NIlSfZnKQB0cwrTj8z6kPAAYXP0vyEQKl426zFZ98hxrv6JbTSo
zLPholhgRqDqy2rEMgPFQm3834XFKe5oeaoZgfaS4HqXvhu0fjE8Z/cT6/wLW/TsIxsR+5ILkaiB
37aHLaEKmJ518/Y9U7T4nSY4ZJqPnnqAuOfXiLBqS0TFlBZyWXf1iDFs7487cTdqxcm2mhhSC5DZ
SZugkoTMR0PakaCjzN0L6A93CGqFdaECFksT5V147mElp763rzBMk5YhD7AW0FDr7kUuOTILeNHm
RJn7y4T9L96tgOugOmTIPr3LSBsQpS2gjmes0bEWEBLRyeVgAOMfsFbJy0kHt8cs+lfwakJKWiCP
uxgPbQlDbuYe/YYqir1m3aN6DybmO0WK6QdVzTcP7DyOFsND+Vy6u/OKNxQjjcb0EYlSN0+EFrPH
pO5WJiAwe/cPO3vlB9nfi6aNWKTz3fhhSydHirJlg+LFYcgMS8dM6YtChgklH+uOg4c6nvhue261
zrREiCtnOr48BAGmu3se3btmc4RiZKqkN+wzeFxRothAJtYGf0xCzOmtDV6n0ybac/W3H1++Bede
Tk764n9kwDm15zzpym/XvSp97J1lQ+ia+MF70ieAX0NDWJxxZ7ZdCDY7RiFY41XesY7BEEWOA5aR
E/+zOKwFjMIMKLnxcft8CS4ZDefdZKjb639trze9mvAK0ws+yuArKfJ1hFL1j6qrMbaj6W/7JHof
kMVztKS4i3Qz5wxdjTh8zCPWx4khx8suIG1BKnjvJP73Kdjdv4j5v79ALEyjd7ynFDg0RZoNtM5O
KgWSKaYNB3GRFJ7CKXTKrxgakiimifIRSkiza10NJ0v/7gqEIQfQ/edQyeYgLbFe3jGqGVHoWZu/
+bKgo/RidJsL0u6glnMXfEoFRFrB8IKSLGA0OA9RGhl3Zf5VzYzdpmiCaR7H4RY5oMKyVlYuPuAT
sMOzT2DWfQTBXXKY0lV19DgU093MZA4a22aFKZ7Ah4rJpqDCYtPj5mJFmhfJE18QQCMIXnrgGvm1
GzSU4V6WubRcHnFEmIGEGtICPtWvqaHLiVXiLL2f5V52aS4HUgQ3vQiOux8TtbZE84nowhuaSEbc
AELlw+7MvfLHkC7yvt57/qTbATSFyuoNg94OOwaA/Uoqd8mChP7EsHHCP7zCNNkzDDVEPo8J77zy
/aNIH51gB/VhLPo8RdzG3GVS+J7+E8PSbJxS+xl6zC8gU3e4xQnx1MlCEYh2zTdOSk4KjgWWWCkZ
Szi4Hox809tSTtykSuuMirDtaacDKXKCxyUn8WpExNBiiFidqx3h7kM7xAHx8daVT3J/vF30RVqc
zDF8mGf50MqWoU98XiUXidN5ubnceEecM5bwp2WzK7dsL4jYrrGKLnuziZfDpuIZRmEoQmT7Gq6m
2kA+No9dhk6gFg69MkziTs6nJv+xlYbd6Gj4nVqJBKsH5OKoC6NMdpIOxHU34EveDUWutyK9hsG4
Ns2FCwa8s0+T3UxKrJSOtdibi+pk8O6EoLDxzbW558Mqb3h1kOkbxKI/iX/HF53P24dQD/+emCR8
R7tajhdHyurBSsiCGRqdtRV0cS0HcEogKSn87bBrkOLEl1rB7LjQtQ7mja7RnHBa3m6KipZG21fX
WlnwG+HgPfU5XSKM+mAc51+AjJPVluUAwylJKuWCStdI6q8btwm4IU74y4sSmWzehrA21PkvXuKz
GBEXKU7hjfWyvKP/JGOSVe8rWhIVucaW1nBCOSaJEtDE7o+J0Rt71BJ4tt6I05n7Bwkf5ik2YdHO
irFhTC7Q9CopvpZ1rcpmQR+5R/RliEG2yHjaN84YEloXVLcBY0Kdznf+B05ku+MRVUr9gqjMu0z/
ARX8jRoAuBaCepeMJsV/FwBRY0jpVJaL7EGDPKAUQ8S+x/8Bus82rJPG4/5pJB72qL6ZyoBstnu+
X2HAyKemDqhPGRJ1+QxaaGLb0jGZ1bcnAaPUpKEesdqkA3whWgxABrQwMhx9u+K0wAMVzgATpp6i
6mP+XgSxr2gONqwt0crulENHVJz9IRk9ZXKxA5d6sO7/jGzIuOOdykW4A+Z5F2YVqWhlTcB+n+L0
KiYOmWFO/WGu8taOhGedj/sjhpzhzIfHa84c986gBL+n+BB1m35t27ZoNeCiVFRk1eFBibyE6EIe
2+RLQ6ceXxxj/pSYaVGOnczUREqnjiMmo1X2h+Z0ZIrhSENyGnIZMhRqAAtRQtHAMhqlNyMOBz31
o4uOI0TVEZ2b2qsWN/HEEu3Nj6CHXjMtwWKt88C/vjzLP2H7ZjFI3z/j+rwRRb926mCbGtAjBDJv
J3z0xrtz07rmqRvRKTDY3+F0LNhHdfGsa5QCnLdgTd+ru00o2e4HZiO/W9R9eP/j6G8CGzy4IQrU
cGwNXH4CVx11nLvGj//BiWyURqgGH2TgSw+7UYlzSVSAr/G9r6Jq8cdtOyiJQbzui6HeRJGgHROs
6Ywx8OfNe/RYgD3idWhZDE6XcSiakml8/IkdTk9rOjqdCI0cyDhM3k96tsAAG7+Pcm6DLZjY5yfd
/p/G3j3m3i0XtTyuZjWiW9j95cwaxmvt5dxjfY2OrO1aJ3acYmDsZ716Uf0bTECoI/IimwY5OqtK
Q55aEJwraLvmlb39jikhro1PWsyjq9mBmmHYmwZHMlNppwiH86ugO5tRxGts7/4gdLGNEuhQh0iI
8cEP/cBf+vOkW24nkt23pdxu6CCmIdotptKMIEtsFygWepA7NUajhNL0g4WLGdqhU8WXRwoDO7Y1
LeARnJrZgazRw8M4YwS0jgelsvrrNIGve0SHiMbuN6nEAJ+KEbkWT1loWST36LaS5+rnd7l+Fifm
HIgl1D7DxjhIddElEIatfYL2fi7Xs/QyPfhvbys2At2IO4OlpKEIAQ6OixAagltqee2/ElyfcTld
wqY5/hSu2oWbkWWXbK4VZ9PyBF4XRLXjmX3wvg+Q6SWGsjhZls8aoiMGSjByQeHP3QBZODtArFyP
LAO7M/KOMTW8/MuSQtVsD3Qu9u2ZKtJwLDadTYYS6nrhevSiqda8MHSVcJIOuzBsNP8oK0XnqegN
N2REKBIFa9yN3PsGZcDRoZ0Ve2Spo2CLvPjrEMuAUSuirNyPZeR0v3hob/sdkOayWUHEQmtpHZ9e
kdOiLOLWpEKrbcUhhseVm7TrIKRfAg+mM7tNvkJBhkg78ZQ+82w8s2PGJ3wWRzXfCiYynwT7HP4R
pAlNTHQMuB+naCSUOx2iuf1/yCrKFgoGsbmGJsiIFe2yoQ+ZjPdcywKBxRJy4Kbevg6BGFpxXpLA
jdhiTJiREwZosXsWo3vcgIYlIHiW7iYezUXINMnijH8TEJ/6cK8oEiY4KnmyeTy0NmUlUBLdHQ/b
I8NiTFb/rqpOxhdgmm2ZA+397i4Sz4PFxT1Ole1MY0kHg8PTU+5vAhwFQrNeVSxMgZYlD53t3dAJ
odangRj0CtB0aiMwO3CiRfaG8tj2BkLlKRFiyBWZc6XhzcffJ9KQ5Ir92LMo6jFPpdQiRdGwThtX
u49iKKgBKWP6d4jKjEQlEosOwcmPWEDHpDNZxj/NmnDI4DaEdk6KpMuHLr/X4gnC/Kefs8oXPMxZ
zBoSR+ZyMzO3ICslI7iWwEOp5IsJ3SLtZtquOwd7GLGsB4uGZMuV0fKO2TZle4xF8SF2GKolYhz/
boDrDk8ka43PvSrv8ko+kG06VgL21uJSzcYNjta6W1h1GbPxybbehvTR46K0lBpPOdq5Zu/oSCg8
xsgsBwvYzc+O6QRmtjPdO5SlIdyAj7CaO2XlS7OAb2E20d7EsytDYJ0D1v1kjshLLhPlnHfL2O3O
iq3Q+jIMX1DYyWR5Kq8II+e4FcKXEsPgZoFQ+pT4u7zhVCUF5zIRIx6iDYNis3h8TeI7ZOa28d5H
S82fdgu9KrYgVK91TaAtTglrrHaHZflYpQqYArIF0Ue0Lyrlk+KhGXdpIeDcs3DnkjP6Qc2w4BIW
UkM8S/K6Xbc5Iq1VJ6MHIfosBuMKV4rWs4+JQWsJ27YaaD5KZUkTxM/eRgM7Ne8bVOpBhX2wcDAZ
FSpiHLToU9lb+U444RdxQJQphZLEI1KUnjUnpSdQ2EueEbHJvEKUcnhuBsuTzw2ZLOBr/z7b0VD/
6ujl6agdr3FLGHrvz57HGfuAp+vVuq3SSTOvfkxHywK9EP3/gwW3qsdsst7JVhBdJ+4Edc6OFJq4
FYUfc7P2KZ7tCIRMOYdVC9fKQxmFZVu4mtYLr9U1Y8aaWWSQg1ypMjrP6+NNF+7ehHTsWyU6H8aR
4FBduCXjhJsYQJJs2cp47boLBPLxPCHepOqr0lPrIVG10k/SNF5ch0X+ALCdhXVdizgG+Gj7jysa
Jv1tWD0G9O8MYMb+x3UqRcnhtmtHZ7K3Rv8Ta9P1nO7iD5o5PNtr7tAPQdDV6z0pYSXgpS3bTUy4
tAeNUHXOGRGUlFk27zxzJmHeNG68A4OOsA1bGhKK0n9eg3ob2sKhqFWr2mFJgM76Zn65LAnldNxN
DqjhQ3h8JtyMN1g/SJ8xdgh+0MvnmniDVQbHgJ5vHO3O/NEVmYhlcRO3BtBiAQ8z/ZM1k/vxC9Kr
NjZvl1WiESuMn6+qUVmBSHQXRIsMk6JVdqxCt05F23+HSGYmIv11tC570pNFIJ3jzUGTlOMmuPqV
/4mYKi6LNxwSQAmok2/tSxUiEdLyuWR7weFyfCABKAsbcwpXZlvwcqzjJokIBx4pgXVPz8FbS7sZ
SSENV3FiTxSnG75uHRdLpWoXwpf0Tx0q+O3opCwNwkaDlf/wcTwOXjAAdH/9ESUBfgPoVVr9i2gM
DTl/ZHDZjlQrGhBfgw6kpTU3YsAXofAn0s1gpUdjcZPShakaLpqmM391WYJb5Cbd+KWyobyVm18m
xaLEbC6cjGMDtpMbAolVv0A0qcyp5iERCRI137yIhQ4T6xBngev4ilo+vj2j1/lI0TNiS830x1RM
Zxg/9O2mak8IXx/xsk3oAtI3p5l0kD6abcVvzSjU/nDTR65FrLB6tWTPZyzIYc3h2kop8IZlSfp6
IXXP0v9AckoUAHzTbtvVwMOuddRDaKqxZW0i9q9UiI/NWgaOe5f5s00Mm0ctPbg3BvBoAx3+iNrB
Ib0kgxvF40TRBrdF2H3OA/jp1xLfZy8TUiuwY6pppP01x4Pp+4pdkeKvtxgDllUpxdPHoNLUAjlI
1F3y7UQ3QvmpCSIB3ZL3XLX3UB2N7AyqOJqdAWeTnRVXLUXDVemRXU5LfRfmZ+l6d5CTR9i61qZ7
/Y9+TRk8or43jkN8Lq0zk7WuOaca6uPTq1H+OhHDBf25ji4wqNPwe8j6yJgy5kSW8QLvlHL0IaDR
7kSccNfQ8Fr3RTMYOjRQDs3gbGw6LdDwQVOHVs+HeahTgfi46xVeOgq7PGROGLNQkyGk8GHCHpGd
Km4rvSwZ1yRzp+C6kq04FxN1bOyXhS6q5tZgG1yzplTYTyChAEWqeNRol54XjWWcuE1Q5bB3D/oj
Fzk7K3jaQUQpaUpS958B5VMWLIOfnY/y8yNK/irB051hGq+jmnfGphjLC0weJuRhbQwtmrUzCaZw
Tensnt9zcRB28o1LPHWGUBYKKL24R+0x/nQlYpgPmh2x9FrImeuMDEQEKEppjQA1j/7AbZFA3Tsa
G40agVARwYMPmxYmZSQybjVII5Lf44yQm/ujhEddCe2c6lIziNDgfeZf3EfcsXj19XdDHSXdRUMV
Xz6gglE0ebnGhLlI0a8+0KRXS/mEsoBqoAw+OehdEbR3Y+NjbMyXA55xVZJYnNN0O1TcXFAG9/LS
UA9pW+ZmT/PaoumyjT1D8BYsrhJRXMxIn0FD4rktGzqz+szeRZo1UbGe0dGbPUq4aUs3tEfIZiFe
TZPPUbcZZDjVZrIJrSvu+6EDMeH8p9hO/fDPW2iUfcQKWDUZTVUDMyynwZLxS++1yNlgqjPN5FC7
364zhXD6GmnX+A1sG8nDm2YW8RD5aeImR8UoC5cdr8oUNIp6LD1ebPJ6uJCnhQNx33qZbs+8ZQec
YYR4EeOJZ1JrSlVVTNQbQGU+RhHjQDg2XzOOZBrXj0/SioWJQPK3ObkyfbcKcGjl4r9no6vprmaQ
h7qHHEsTa5OcKG9fQVRCaoLfxxbqRsOJEBPM8n90YN1F1xe+ZJBjbBhQr3dQuKT14qw5amC/uvrc
OqY22tg5Vr4sihvtX9IUNeZZvyPxXLK/MKQcl2uL5D1m8YUHU/gH/g56ZkufoWGPMNeWtK7BiHWs
VZ4rTBnUmB5Iqerjk86S+5nmuGjw4rhyiAESBxSA1nkpGgmLe19Ss1m2qowZsm5aUZqv83C2JrtM
HzkpFgSG80ZbmVVbtQxbWkhajK758yZTHiVZ/RNpe4vqSrt6ls57YPwBZ23I2DEzLLXncp5uofm7
f/e3SBgPDJWijuUOHGFWxfBzeH+LLs2BTW+9zoi+TB5mVupzcvK6r1RE9xf39skC6YQdNfuFhbeD
L7tzDwHB0c9my6+JLI9fsdyjfa59QQzsafITFsi0jcGUxypzu5RaVJt2B8FRwvjSYFgRCoT3OneE
jcAkwpfPnjdd+6rqY46OY8Zk
`pragma protect end_protected
module DVI_TX_Top (
  clk42m,
  clk215m,
  ff_reset_n2_1,
  w_video_de,
  w_video_vs,
  w_video_hs,
  w_video_r,
  w_video_g,
  w_video_b,
  tmds_clk_p,
  tmds_clk_n,
  n36_6,
  tmds_d_p,
  tmds_d_n
)
;
input clk42m;
input clk215m;
input ff_reset_n2_1;
input w_video_de;
input w_video_vs;
input w_video_hs;
input [7:0] w_video_r;
input [7:0] w_video_g;
input [7:0] w_video_b;
output tmds_clk_p;
output tmds_clk_n;
output n36_6;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
wire VCC;
wire GND;
  \~rgb2dvi.DVI_TX_Top  rgb2dvi_inst (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* DVI_TX_Top */
module ip_sdram (
  clk85m,
  n36_6,
  O_sdram_clk_d,
  w_sdram_valid,
  w_sdram_refresh,
  ff_reset_n2_1,
  w_sdram_write,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_sdram_address,
  IO_sdram_dq_in,
  O_sdram_cke_d,
  ff_sdr_ready,
  O_sdram_ras_n_d,
  O_sdram_cas_n_d,
  O_sdram_wen_n_d,
  n646_3,
  n647_3,
  n648_3,
  n649_3,
  n650_3,
  n651_3,
  n652_3,
  n653_3,
  n654_3,
  n655_3,
  n656_3,
  n657_3,
  n658_3,
  n659_3,
  n660_3,
  n661_3,
  n662_3,
  n663_3,
  n664_3,
  n665_3,
  n666_3,
  n667_3,
  n668_3,
  n669_3,
  n670_3,
  n671_3,
  n672_3,
  n673_3,
  n674_3,
  n675_3,
  n676_3,
  n677_3,
  n680_4,
  w_sdram_rdata_en,
  slot_wait_d_4,
  O_sdram_dqm_d,
  O_sdram_addr_d_0,
  O_sdram_addr_d_1,
  O_sdram_addr_d_2,
  O_sdram_addr_d_3,
  O_sdram_addr_d_4,
  O_sdram_addr_d_5,
  O_sdram_addr_d_6,
  O_sdram_addr_d_7,
  O_sdram_addr_d_9,
  O_sdram_addr_d_10,
  w_sdram_rdata
)
;
input clk85m;
input n36_6;
input O_sdram_clk_d;
input w_sdram_valid;
input w_sdram_refresh;
input ff_reset_n2_1;
input w_sdram_write;
input [31:0] w_sdram_wdata;
input [3:0] w_sdram_wdata_mask;
input [16:2] w_sdram_address;
input [31:0] IO_sdram_dq_in;
output O_sdram_cke_d;
output ff_sdr_ready;
output O_sdram_ras_n_d;
output O_sdram_cas_n_d;
output O_sdram_wen_n_d;
output n646_3;
output n647_3;
output n648_3;
output n649_3;
output n650_3;
output n651_3;
output n652_3;
output n653_3;
output n654_3;
output n655_3;
output n656_3;
output n657_3;
output n658_3;
output n659_3;
output n660_3;
output n661_3;
output n662_3;
output n663_3;
output n664_3;
output n665_3;
output n666_3;
output n667_3;
output n668_3;
output n669_3;
output n670_3;
output n671_3;
output n672_3;
output n673_3;
output n674_3;
output n675_3;
output n676_3;
output n677_3;
output n680_4;
output w_sdram_rdata_en;
output slot_wait_d_4;
output [3:0] O_sdram_dqm_d;
output O_sdram_addr_d_0;
output O_sdram_addr_d_1;
output O_sdram_addr_d_2;
output O_sdram_addr_d_3;
output O_sdram_addr_d_4;
output O_sdram_addr_d_5;
output O_sdram_addr_d_6;
output O_sdram_addr_d_7;
output O_sdram_addr_d_9;
output O_sdram_addr_d_10;
output [31:0] w_sdram_rdata;
wire n10_3;
wire n810_5;
wire n356_3;
wire n581_6;
wire n291_3;
wire n387_3;
wire n1223_5;
wire n914_5;
wire n523_24;
wire ff_main_timer_12_6;
wire ff_write_8;
wire n274_9;
wire n259_11;
wire n262_13;
wire n265_12;
wire n268_11;
wire n271_12;
wire n394_11;
wire n465_10;
wire n468_10;
wire n471_10;
wire n474_10;
wire n477_10;
wire n480_10;
wire n530_11;
wire n532_11;
wire n533_11;
wire n534_11;
wire n535_11;
wire n536_11;
wire n20_6;
wire n21_6;
wire n320_10;
wire n319_10;
wire n318_10;
wire n316_10;
wire n314_10;
wire n312_10;
wire n354_6;
wire n352_6;
wire n348_6;
wire n346_6;
wire n344_6;
wire n810_6;
wire n356_4;
wire n245_7;
wire n245_8;
wire n390_4;
wire ff_main_timer_12_7;
wire ff_write_9;
wire n259_12;
wire n259_13;
wire n262_14;
wire n265_13;
wire n265_14;
wire n268_12;
wire n471_12;
wire n320_11;
wire n314_11;
wire n312_11;
wire n353_7;
wire n544_7;
wire ff_main_timer_12_8;
wire ff_main_timer_12_9;
wire ff_write_10;
wire ff_write_11;
wire n316_13;
wire n468_13;
wire n353_9;
wire n10_6;
wire n302_5;
wire n245_10;
wire n387_6;
wire n383_6;
wire n371_6;
wire n463_9;
wire n390_6;
wire n383_8;
wire n463_11;
wire ff_sdr_address_9_7;
wire n471_14;
wire n271_15;
wire n262_17;
wire n544_9;
wire n529_11;
wire n917_6;
wire n341_9;
wire ff_main_timer_14_18;
wire n342_9;
wire n527_15;
wire n526_19;
wire n544_11;
wire ff_write;
wire ff_do_refresh;
wire ff_do_main_state;
wire [31:0] ff_wdata;
wire [3:0] ff_wdata_mask;
wire [6:0] ff_row_address;
wire [7:0] ff_col_address;
wire [4:0] ff_main_state;
wire [14:0] ff_main_timer;
wire VCC;
wire GND;
  LUT4 n10_s0 (
    .F(n10_3),
    .I0(w_sdram_valid),
    .I1(w_sdram_refresh),
    .I2(ff_main_state[1]),
    .I3(n10_6) 
);
defparam n10_s0.INIT=16'hE000;
  LUT3 n810_s2 (
    .F(n810_5),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[4]),
    .I2(n810_6) 
);
defparam n810_s2.INIT=8'h40;
  LUT3 n356_s0 (
    .F(n356_3),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n356_4) 
);
defparam n356_s0.INIT=8'h10;
  LUT4 n581_s3 (
    .F(n581_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(n245_7) 
);
defparam n581_s3.INIT=16'h4000;
  LUT4 n291_s0 (
    .F(n291_3),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[4]),
    .I2(ff_main_timer_12_6),
    .I3(n810_6) 
);
defparam n291_s0.INIT=16'h0100;
  LUT2 n387_s0 (
    .F(n387_3),
    .I0(n383_6),
    .I1(n387_6) 
);
defparam n387_s0.INIT=4'hE;
  LUT2 n1223_s2 (
    .F(n1223_5),
    .I0(ff_reset_n2_1),
    .I1(ff_sdr_ready) 
);
defparam n1223_s2.INIT=4'h7;
  LUT2 n914_s2 (
    .F(n914_5),
    .I0(ff_do_refresh),
    .I1(ff_write) 
);
defparam n914_s2.INIT=4'h1;
  LUT2 n523_s20 (
    .F(n523_24),
    .I0(n245_10),
    .I1(n581_6) 
);
defparam n523_s20.INIT=4'hE;
  LUT3 ff_main_timer_12_s2 (
    .F(ff_main_timer_12_6),
    .I0(ff_main_timer[13]),
    .I1(ff_main_timer[14]),
    .I2(ff_main_timer_12_7) 
);
defparam ff_main_timer_12_s2.INIT=8'hEF;
  LUT3 ff_write_s3 (
    .F(ff_write_8),
    .I0(ff_write_9),
    .I1(ff_main_state[4]),
    .I2(n10_3) 
);
defparam ff_write_s3.INIT=8'hF4;
  LUT3 n274_s5 (
    .F(n274_9),
    .I0(ff_write_9),
    .I1(ff_main_state[4]),
    .I2(n245_10) 
);
defparam n274_s5.INIT=8'hF4;
  LUT4 n259_s7 (
    .F(n259_11),
    .I0(n259_12),
    .I1(ff_main_state[4]),
    .I2(n259_13),
    .I3(ff_write_9) 
);
defparam n259_s7.INIT=16'hBEAA;
  LUT3 n262_s9 (
    .F(n262_13),
    .I0(n262_14),
    .I1(ff_write_9),
    .I2(n262_17) 
);
defparam n262_s9.INIT=8'h8F;
  LUT4 n265_s8 (
    .F(n265_12),
    .I0(n245_10),
    .I1(n383_6),
    .I2(n265_13),
    .I3(n265_14) 
);
defparam n265_s8.INIT=16'hFFFE;
  LUT4 n268_s7 (
    .F(n268_11),
    .I0(ff_write_9),
    .I1(n268_12),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n268_s7.INIT=16'h2FD0;
  LUT4 n271_s8 (
    .F(n271_12),
    .I0(n271_15),
    .I1(n268_12),
    .I2(ff_main_state[0]),
    .I3(ff_write_9) 
);
defparam n271_s8.INIT=16'h7D55;
  LUT3 n394_s6 (
    .F(n394_11),
    .I0(ff_main_timer[0]),
    .I1(n371_6),
    .I2(ff_main_timer_12_6) 
);
defparam n394_s6.INIT=8'h10;
  LUT3 n465_s5 (
    .F(n465_10),
    .I0(n581_6),
    .I1(ff_sdr_ready),
    .I2(n390_6) 
);
defparam n465_s5.INIT=8'h07;
  LUT4 n468_s5 (
    .F(n468_10),
    .I0(n387_6),
    .I1(n390_4),
    .I2(n468_13),
    .I3(n383_6) 
);
defparam n468_s5.INIT=16'hFF01;
  LUT4 n471_s5 (
    .F(n471_10),
    .I0(ff_wdata_mask[3]),
    .I1(n471_14),
    .I2(n471_12),
    .I3(n383_6) 
);
defparam n471_s5.INIT=16'h008F;
  LUT4 n474_s5 (
    .F(n474_10),
    .I0(ff_wdata_mask[2]),
    .I1(n471_14),
    .I2(n471_12),
    .I3(n383_6) 
);
defparam n474_s5.INIT=16'h008F;
  LUT4 n477_s5 (
    .F(n477_10),
    .I0(ff_wdata_mask[1]),
    .I1(n471_14),
    .I2(n471_12),
    .I3(n383_6) 
);
defparam n477_s5.INIT=16'h008F;
  LUT4 n480_s5 (
    .F(n480_10),
    .I0(ff_wdata_mask[0]),
    .I1(n471_14),
    .I2(n471_12),
    .I3(n383_6) 
);
defparam n480_s5.INIT=16'h008F;
  LUT4 n530_s6 (
    .F(n530_11),
    .I0(ff_col_address[6]),
    .I1(n265_13),
    .I2(ff_row_address[6]),
    .I3(n245_10) 
);
defparam n530_s6.INIT=16'hF888;
  LUT4 n532_s6 (
    .F(n532_11),
    .I0(ff_col_address[4]),
    .I1(n265_13),
    .I2(ff_row_address[4]),
    .I3(n245_10) 
);
defparam n532_s6.INIT=16'hF888;
  LUT4 n533_s6 (
    .F(n533_11),
    .I0(ff_col_address[3]),
    .I1(n265_13),
    .I2(ff_row_address[3]),
    .I3(n245_10) 
);
defparam n533_s6.INIT=16'hF888;
  LUT4 n534_s6 (
    .F(n534_11),
    .I0(ff_col_address[2]),
    .I1(n265_13),
    .I2(ff_row_address[2]),
    .I3(n245_10) 
);
defparam n534_s6.INIT=16'hF888;
  LUT4 n535_s6 (
    .F(n535_11),
    .I0(ff_col_address[1]),
    .I1(n265_13),
    .I2(ff_row_address[1]),
    .I3(n245_10) 
);
defparam n535_s6.INIT=16'hF888;
  LUT4 n536_s6 (
    .F(n536_11),
    .I0(ff_col_address[0]),
    .I1(n265_13),
    .I2(ff_row_address[0]),
    .I3(n245_10) 
);
defparam n536_s6.INIT=16'hF888;
  LUT3 n20_s1 (
    .F(n20_6),
    .I0(w_sdram_refresh),
    .I1(ff_main_state[1]),
    .I2(n10_6) 
);
defparam n20_s1.INIT=8'h80;
  LUT2 n21_s1 (
    .F(n21_6),
    .I0(w_sdram_write),
    .I1(n10_3) 
);
defparam n21_s1.INIT=4'h8;
  LUT2 n320_s4 (
    .F(n320_10),
    .I0(ff_main_timer[4]),
    .I1(n320_11) 
);
defparam n320_s4.INIT=4'h6;
  LUT3 n319_s4 (
    .F(n319_10),
    .I0(ff_main_timer[4]),
    .I1(n320_11),
    .I2(ff_main_timer[5]) 
);
defparam n319_s4.INIT=8'hB4;
  LUT4 n318_s4 (
    .F(n318_10),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(n320_11),
    .I3(ff_main_timer[6]) 
);
defparam n318_s4.INIT=16'hEF10;
  LUT3 n316_s4 (
    .F(n316_10),
    .I0(ff_main_timer[7]),
    .I1(n316_13),
    .I2(ff_main_timer[8]) 
);
defparam n316_s4.INIT=8'hB4;
  LUT4 n314_s4 (
    .F(n314_10),
    .I0(ff_main_timer[9]),
    .I1(n314_11),
    .I2(n316_13),
    .I3(ff_main_timer[10]) 
);
defparam n314_s4.INIT=16'hBF40;
  LUT4 n312_s4 (
    .F(n312_10),
    .I0(ff_main_timer[11]),
    .I1(n312_11),
    .I2(n316_13),
    .I3(ff_main_timer[12]) 
);
defparam n312_s4.INIT=16'hBF40;
  LUT3 n354_s1 (
    .F(n354_6),
    .I0(n371_6),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[0]) 
);
defparam n354_s1.INIT=8'h41;
  LUT4 n352_s1 (
    .F(n352_6),
    .I0(ff_main_timer[2]),
    .I1(n353_7),
    .I2(n371_6),
    .I3(ff_main_timer[3]) 
);
defparam n352_s1.INIT=16'h0B04;
  LUT3 n348_s1 (
    .F(n348_6),
    .I0(n371_6),
    .I1(ff_main_timer[7]),
    .I2(n316_13) 
);
defparam n348_s1.INIT=8'h14;
  LUT4 n346_s1 (
    .F(n346_6),
    .I0(n314_11),
    .I1(n316_13),
    .I2(n371_6),
    .I3(ff_main_timer[9]) 
);
defparam n346_s1.INIT=16'h0708;
  LUT4 n344_s1 (
    .F(n344_6),
    .I0(n312_11),
    .I1(n316_13),
    .I2(n371_6),
    .I3(ff_main_timer[11]) 
);
defparam n344_s1.INIT=16'h0708;
  LUT3 n810_s3 (
    .F(n810_6),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[0]) 
);
defparam n810_s3.INIT=8'h10;
  LUT3 n356_s1 (
    .F(n356_4),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]) 
);
defparam n356_s1.INIT=8'h01;
  LUT2 n245_s4 (
    .F(n245_7),
    .I0(ff_main_state[4]),
    .I1(ff_main_state[3]) 
);
defparam n245_s4.INIT=4'h4;
  LUT2 n245_s5 (
    .F(n245_8),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]) 
);
defparam n245_s5.INIT=4'h8;
  LUT2 n390_s1 (
    .F(n390_4),
    .I0(ff_main_state[1]),
    .I1(n10_6) 
);
defparam n390_s1.INIT=4'h4;
  LUT4 ff_main_timer_12_s3 (
    .F(ff_main_timer_12_7),
    .I0(n320_11),
    .I1(ff_main_timer_12_8),
    .I2(n312_11),
    .I3(ff_main_timer_12_9) 
);
defparam ff_main_timer_12_s3.INIT=16'h8000;
  LUT4 ff_write_s4 (
    .F(ff_write_9),
    .I0(ff_write_10),
    .I1(ff_main_state[1]),
    .I2(n810_5),
    .I3(ff_write_11) 
);
defparam ff_write_s4.INIT=16'h3307;
  LUT2 n259_s8 (
    .F(n259_12),
    .I0(ff_do_refresh),
    .I1(n581_6) 
);
defparam n259_s8.INIT=4'h8;
  LUT4 n259_s9 (
    .F(n259_13),
    .I0(n268_12),
    .I1(ff_main_state[3]),
    .I2(n245_8),
    .I3(ff_main_state[2]) 
);
defparam n259_s9.INIT=16'h8000;
  LUT4 n262_s10 (
    .F(n262_14),
    .I0(n268_12),
    .I1(ff_main_state[2]),
    .I2(n245_8),
    .I3(ff_main_state[3]) 
);
defparam n262_s10.INIT=16'h7F80;
  LUT2 n265_s9 (
    .F(n265_13),
    .I0(ff_do_refresh),
    .I1(n581_6) 
);
defparam n265_s9.INIT=4'h4;
  LUT4 n265_s10 (
    .F(n265_14),
    .I0(n268_12),
    .I1(n245_8),
    .I2(ff_main_state[2]),
    .I3(ff_write_9) 
);
defparam n265_s10.INIT=16'h7800;
  LUT3 n268_s8 (
    .F(n268_12),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready) 
);
defparam n268_s8.INIT=8'hC5;
  LUT4 n471_s7 (
    .F(n471_12),
    .I0(ff_do_refresh),
    .I1(n245_10),
    .I2(n581_6),
    .I3(ff_sdr_ready) 
);
defparam n471_s7.INIT=16'hF800;
  LUT4 n320_s5 (
    .F(n320_11),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]),
    .I3(ff_main_timer[3]) 
);
defparam n320_s5.INIT=16'h0001;
  LUT2 n314_s5 (
    .F(n314_11),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]) 
);
defparam n314_s5.INIT=4'h1;
  LUT4 n312_s5 (
    .F(n312_11),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]),
    .I2(ff_main_timer[9]),
    .I3(ff_main_timer[10]) 
);
defparam n312_s5.INIT=16'h0001;
  LUT2 n353_s2 (
    .F(n353_7),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]) 
);
defparam n353_s2.INIT=4'h1;
  LUT4 n544_s4 (
    .F(n544_7),
    .I0(n581_6),
    .I1(O_sdram_addr_d_5),
    .I2(ff_row_address[5]),
    .I3(n245_10) 
);
defparam n544_s4.INIT=16'h0FBB;
  LUT3 ff_main_timer_12_s4 (
    .F(ff_main_timer_12_8),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(ff_main_timer[6]) 
);
defparam ff_main_timer_12_s4.INIT=8'h01;
  LUT2 ff_main_timer_12_s5 (
    .F(ff_main_timer_12_9),
    .I0(ff_main_timer[11]),
    .I1(ff_main_timer[12]) 
);
defparam ff_main_timer_12_s5.INIT=4'h1;
  LUT3 ff_write_s5 (
    .F(ff_write_10),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[2]) 
);
defparam ff_write_s5.INIT=8'h10;
  LUT4 ff_write_s6 (
    .F(ff_write_11),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[4]) 
);
defparam ff_write_s6.INIT=16'h004F;
  LUT4 n316_s6 (
    .F(n316_13),
    .I0(n320_11),
    .I1(ff_main_timer[4]),
    .I2(ff_main_timer[5]),
    .I3(ff_main_timer[6]) 
);
defparam n316_s6.INIT=16'h0002;
  LUT4 n468_s7 (
    .F(n468_13),
    .I0(n914_5),
    .I1(ff_do_refresh),
    .I2(n581_6),
    .I3(n471_12) 
);
defparam n468_s7.INIT=16'h1500;
  LUT4 n353_s3 (
    .F(n353_9),
    .I0(n371_6),
    .I1(ff_main_timer[2]),
    .I2(ff_main_timer[0]),
    .I3(ff_main_timer[1]) 
);
defparam n353_s3.INIT=16'h4441;
  LUT4 n10_s2 (
    .F(n10_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[4]),
    .I3(ff_main_state[3]) 
);
defparam n10_s2.INIT=16'h0100;
  LUT4 n302_s1 (
    .F(n302_5),
    .I0(ff_main_timer_12_6),
    .I1(n810_6),
    .I2(ff_main_state[4]),
    .I3(ff_main_state[3]) 
);
defparam n302_s1.INIT=16'h0400;
  LUT4 n245_s6 (
    .F(n245_10),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[3]),
    .I3(n245_8) 
);
defparam n245_s6.INIT=16'h1000;
  LUT4 n387_s2 (
    .F(n387_6),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n387_s2.INIT=16'h0002;
  LUT4 n383_s2 (
    .F(n383_6),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n383_s2.INIT=16'h0002;
  LUT4 n371_s2 (
    .F(n371_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]),
    .I3(n390_4) 
);
defparam n371_s2.INIT=16'hFF01;
  LUT4 n463_s3 (
    .F(n463_9),
    .I0(n387_3),
    .I1(ff_main_state[1]),
    .I2(n10_6),
    .I3(n463_11) 
);
defparam n463_s3.INIT=16'h0045;
  LUT3 n390_s2 (
    .F(n390_6),
    .I0(n383_6),
    .I1(ff_main_state[1]),
    .I2(n10_6) 
);
defparam n390_s2.INIT=8'hBA;
  LUT4 n383_s3 (
    .F(n383_8),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n356_4),
    .I3(n383_6) 
);
defparam n383_s3.INIT=16'hFF10;
  LUT4 n463_s4 (
    .F(n463_11),
    .I0(n265_13),
    .I1(ff_sdr_ready),
    .I2(n245_10),
    .I3(n581_6) 
);
defparam n463_s4.INIT=16'h4440;
  LUT3 ff_sdr_address_9_s3 (
    .F(ff_sdr_address_9_7),
    .I0(n245_10),
    .I1(n581_6),
    .I2(ff_sdr_ready) 
);
defparam ff_sdr_address_9_s3.INIT=8'hEF;
  LUT3 n471_s8 (
    .F(n471_14),
    .I0(ff_write),
    .I1(ff_do_refresh),
    .I2(n581_6) 
);
defparam n471_s8.INIT=8'h20;
  LUT4 n271_s10 (
    .F(n271_15),
    .I0(n10_3),
    .I1(ff_do_refresh),
    .I2(n581_6),
    .I3(n371_6) 
);
defparam n271_s10.INIT=16'h0045;
  LUT4 n262_s12 (
    .F(n262_17),
    .I0(n10_6),
    .I1(ff_do_refresh),
    .I2(n581_6),
    .I3(n274_9) 
);
defparam n262_s12.INIT=16'h0045;
  LUT4 n544_s5 (
    .F(n544_9),
    .I0(ff_do_refresh),
    .I1(n581_6),
    .I2(ff_col_address[5]),
    .I3(n544_7) 
);
defparam n544_s5.INIT=16'hBF00;
  LUT3 n529_s6 (
    .F(n529_11),
    .I0(ff_col_address[7]),
    .I1(ff_do_refresh),
    .I2(n581_6) 
);
defparam n529_s6.INIT=8'h20;
  LUT4 n917_s2 (
    .F(n917_6),
    .I0(ff_reset_n2_1),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]),
    .I3(n810_6) 
);
defparam n917_s2.INIT=16'hDFFF;
  LUT4 n341_s3 (
    .F(n341_9),
    .I0(ff_main_timer_12_7),
    .I1(ff_main_timer[13]),
    .I2(n371_6),
    .I3(ff_main_timer[14]) 
);
defparam n341_s3.INIT=16'h0D00;
  LUT4 ff_main_timer_14_s8 (
    .F(ff_main_timer_14_18),
    .I0(ff_main_timer[14]),
    .I1(ff_main_timer[13]),
    .I2(n371_6),
    .I3(ff_main_timer_12_7) 
);
defparam ff_main_timer_14_s8.INIT=16'hFEFF;
  LUT4 n342_s3 (
    .F(n342_9),
    .I0(ff_main_timer[14]),
    .I1(n371_6),
    .I2(ff_main_timer[13]),
    .I3(ff_main_timer_12_7) 
);
defparam n342_s3.INIT=16'h0230;
  LUT3 n527_s8 (
    .F(n527_15),
    .I0(ff_sdr_ready),
    .I1(ff_main_state[2]),
    .I2(n387_6) 
);
defparam n527_s8.INIT=8'h45;
  LUT4 n526_s11 (
    .F(n526_19),
    .I0(ff_main_state[2]),
    .I1(n387_6),
    .I2(n581_6),
    .I3(ff_sdr_ready) 
);
defparam n526_s11.INIT=16'hF044;
  LUT4 n544_s6 (
    .F(n544_11),
    .I0(ff_main_state[2]),
    .I1(n387_6),
    .I2(n544_9),
    .I3(ff_sdr_ready) 
);
defparam n544_s6.INIT=16'h0FBB;
  DFFRE ff_wdata_31_s0 (
    .Q(ff_wdata[31]),
    .D(w_sdram_wdata[31]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_30_s0 (
    .Q(ff_wdata[30]),
    .D(w_sdram_wdata[30]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_29_s0 (
    .Q(ff_wdata[29]),
    .D(w_sdram_wdata[29]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_28_s0 (
    .Q(ff_wdata[28]),
    .D(w_sdram_wdata[28]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_27_s0 (
    .Q(ff_wdata[27]),
    .D(w_sdram_wdata[27]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_26_s0 (
    .Q(ff_wdata[26]),
    .D(w_sdram_wdata[26]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_25_s0 (
    .Q(ff_wdata[25]),
    .D(w_sdram_wdata[25]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_24_s0 (
    .Q(ff_wdata[24]),
    .D(w_sdram_wdata[24]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_23_s0 (
    .Q(ff_wdata[23]),
    .D(w_sdram_wdata[23]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_22_s0 (
    .Q(ff_wdata[22]),
    .D(w_sdram_wdata[22]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_21_s0 (
    .Q(ff_wdata[21]),
    .D(w_sdram_wdata[21]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_20_s0 (
    .Q(ff_wdata[20]),
    .D(w_sdram_wdata[20]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_19_s0 (
    .Q(ff_wdata[19]),
    .D(w_sdram_wdata[19]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_18_s0 (
    .Q(ff_wdata[18]),
    .D(w_sdram_wdata[18]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_17_s0 (
    .Q(ff_wdata[17]),
    .D(w_sdram_wdata[17]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_16_s0 (
    .Q(ff_wdata[16]),
    .D(w_sdram_wdata[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_15_s0 (
    .Q(ff_wdata[15]),
    .D(w_sdram_wdata[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_14_s0 (
    .Q(ff_wdata[14]),
    .D(w_sdram_wdata[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_13_s0 (
    .Q(ff_wdata[13]),
    .D(w_sdram_wdata[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_12_s0 (
    .Q(ff_wdata[12]),
    .D(w_sdram_wdata[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_11_s0 (
    .Q(ff_wdata[11]),
    .D(w_sdram_wdata[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_10_s0 (
    .Q(ff_wdata[10]),
    .D(w_sdram_wdata[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_9_s0 (
    .Q(ff_wdata[9]),
    .D(w_sdram_wdata[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_8_s0 (
    .Q(ff_wdata[8]),
    .D(w_sdram_wdata[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_7_s0 (
    .Q(ff_wdata[7]),
    .D(w_sdram_wdata[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_6_s0 (
    .Q(ff_wdata[6]),
    .D(w_sdram_wdata[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_5_s0 (
    .Q(ff_wdata[5]),
    .D(w_sdram_wdata[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_4_s0 (
    .Q(ff_wdata[4]),
    .D(w_sdram_wdata[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_3_s0 (
    .Q(ff_wdata[3]),
    .D(w_sdram_wdata[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_2_s0 (
    .Q(ff_wdata[2]),
    .D(w_sdram_wdata[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_1_s0 (
    .Q(ff_wdata[1]),
    .D(w_sdram_wdata[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_0_s0 (
    .Q(ff_wdata[0]),
    .D(w_sdram_wdata[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_3_s0 (
    .Q(ff_wdata_mask[3]),
    .D(w_sdram_wdata_mask[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_2_s0 (
    .Q(ff_wdata_mask[2]),
    .D(w_sdram_wdata_mask[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_1_s0 (
    .Q(ff_wdata_mask[1]),
    .D(w_sdram_wdata_mask[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_0_s0 (
    .Q(ff_wdata_mask[0]),
    .D(w_sdram_wdata_mask[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_6_s0 (
    .Q(ff_row_address[6]),
    .D(w_sdram_address[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_5_s0 (
    .Q(ff_row_address[5]),
    .D(w_sdram_address[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_4_s0 (
    .Q(ff_row_address[4]),
    .D(w_sdram_address[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_3_s0 (
    .Q(ff_row_address[3]),
    .D(w_sdram_address[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_2_s0 (
    .Q(ff_row_address[2]),
    .D(w_sdram_address[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_1_s0 (
    .Q(ff_row_address[1]),
    .D(w_sdram_address[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_0_s0 (
    .Q(ff_row_address[0]),
    .D(w_sdram_address[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_7_s0 (
    .Q(ff_col_address[7]),
    .D(w_sdram_address[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_6_s0 (
    .Q(ff_col_address[6]),
    .D(w_sdram_address[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_5_s0 (
    .Q(ff_col_address[5]),
    .D(w_sdram_address[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_4_s0 (
    .Q(ff_col_address[4]),
    .D(w_sdram_address[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_3_s0 (
    .Q(ff_col_address[3]),
    .D(w_sdram_address[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_2_s0 (
    .Q(ff_col_address[2]),
    .D(w_sdram_address[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_1_s0 (
    .Q(ff_col_address[1]),
    .D(w_sdram_address[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_0_s0 (
    .Q(ff_col_address[0]),
    .D(w_sdram_address[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFR ff_main_state_4_s0 (
    .Q(ff_main_state[4]),
    .D(n259_11),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_3_s0 (
    .Q(ff_main_state[3]),
    .D(n262_13),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_2_s0 (
    .Q(ff_main_state[2]),
    .D(n265_12),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_1_s0 (
    .Q(ff_main_state[1]),
    .D(n268_11),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_0_s0 (
    .Q(ff_main_state[0]),
    .D(n271_12),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFRE ff_initial_finish_s0 (
    .Q(O_sdram_cke_d),
    .D(VCC),
    .CLK(clk85m),
    .CE(n291_3),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_ready_s0 (
    .Q(ff_sdr_ready),
    .D(VCC),
    .CLK(clk85m),
    .CE(n302_5),
    .RESET(n36_6) 
);
  DFFRE ff_main_timer_12_s0 (
    .Q(ff_main_timer[12]),
    .D(n312_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_10_s0 (
    .Q(ff_main_timer[10]),
    .D(n314_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_8_s0 (
    .Q(ff_main_timer[8]),
    .D(n316_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_6_s0 (
    .Q(ff_main_timer[6]),
    .D(n318_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_5_s0 (
    .Q(ff_main_timer[5]),
    .D(n319_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_4_s0 (
    .Q(ff_main_timer[4]),
    .D(n320_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFS ff_sdr_command_2_s0 (
    .Q(O_sdram_ras_n_d),
    .D(n463_9),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_1_s0 (
    .Q(O_sdram_cas_n_d),
    .D(n465_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_0_s0 (
    .Q(O_sdram_wen_n_d),
    .D(n468_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_3_s0 (
    .Q(O_sdram_dqm_d[3]),
    .D(n471_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_2_s0 (
    .Q(O_sdram_dqm_d[2]),
    .D(n474_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_1_s0 (
    .Q(O_sdram_dqm_d[1]),
    .D(n477_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_0_s0 (
    .Q(O_sdram_dqm_d[0]),
    .D(n480_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFR ff_sdr_address_5_s0 (
    .Q(O_sdram_addr_d_5),
    .D(n544_11),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFF n646_s0 (
    .Q(n646_3),
    .D(ff_wdata[31]),
    .CLK(clk85m) 
);
  DFF n647_s0 (
    .Q(n647_3),
    .D(ff_wdata[30]),
    .CLK(clk85m) 
);
  DFF n648_s0 (
    .Q(n648_3),
    .D(ff_wdata[29]),
    .CLK(clk85m) 
);
  DFF n649_s0 (
    .Q(n649_3),
    .D(ff_wdata[28]),
    .CLK(clk85m) 
);
  DFF n650_s0 (
    .Q(n650_3),
    .D(ff_wdata[27]),
    .CLK(clk85m) 
);
  DFF n651_s0 (
    .Q(n651_3),
    .D(ff_wdata[26]),
    .CLK(clk85m) 
);
  DFF n652_s0 (
    .Q(n652_3),
    .D(ff_wdata[25]),
    .CLK(clk85m) 
);
  DFF n653_s0 (
    .Q(n653_3),
    .D(ff_wdata[24]),
    .CLK(clk85m) 
);
  DFF n654_s0 (
    .Q(n654_3),
    .D(ff_wdata[23]),
    .CLK(clk85m) 
);
  DFF n655_s0 (
    .Q(n655_3),
    .D(ff_wdata[22]),
    .CLK(clk85m) 
);
  DFF n656_s0 (
    .Q(n656_3),
    .D(ff_wdata[21]),
    .CLK(clk85m) 
);
  DFF n657_s0 (
    .Q(n657_3),
    .D(ff_wdata[20]),
    .CLK(clk85m) 
);
  DFF n658_s0 (
    .Q(n658_3),
    .D(ff_wdata[19]),
    .CLK(clk85m) 
);
  DFF n659_s0 (
    .Q(n659_3),
    .D(ff_wdata[18]),
    .CLK(clk85m) 
);
  DFF n660_s0 (
    .Q(n660_3),
    .D(ff_wdata[17]),
    .CLK(clk85m) 
);
  DFF n661_s0 (
    .Q(n661_3),
    .D(ff_wdata[16]),
    .CLK(clk85m) 
);
  DFF n662_s0 (
    .Q(n662_3),
    .D(ff_wdata[15]),
    .CLK(clk85m) 
);
  DFF n663_s0 (
    .Q(n663_3),
    .D(ff_wdata[14]),
    .CLK(clk85m) 
);
  DFF n664_s0 (
    .Q(n664_3),
    .D(ff_wdata[13]),
    .CLK(clk85m) 
);
  DFF n665_s0 (
    .Q(n665_3),
    .D(ff_wdata[12]),
    .CLK(clk85m) 
);
  DFF n666_s0 (
    .Q(n666_3),
    .D(ff_wdata[11]),
    .CLK(clk85m) 
);
  DFF n667_s0 (
    .Q(n667_3),
    .D(ff_wdata[10]),
    .CLK(clk85m) 
);
  DFF n668_s0 (
    .Q(n668_3),
    .D(ff_wdata[9]),
    .CLK(clk85m) 
);
  DFF n669_s0 (
    .Q(n669_3),
    .D(ff_wdata[8]),
    .CLK(clk85m) 
);
  DFF n670_s0 (
    .Q(n670_3),
    .D(ff_wdata[7]),
    .CLK(clk85m) 
);
  DFF n671_s0 (
    .Q(n671_3),
    .D(ff_wdata[6]),
    .CLK(clk85m) 
);
  DFF n672_s0 (
    .Q(n672_3),
    .D(ff_wdata[5]),
    .CLK(clk85m) 
);
  DFF n673_s0 (
    .Q(n673_3),
    .D(ff_wdata[4]),
    .CLK(clk85m) 
);
  DFF n674_s0 (
    .Q(n674_3),
    .D(ff_wdata[3]),
    .CLK(clk85m) 
);
  DFF n675_s0 (
    .Q(n675_3),
    .D(ff_wdata[2]),
    .CLK(clk85m) 
);
  DFF n676_s0 (
    .Q(n676_3),
    .D(ff_wdata[1]),
    .CLK(clk85m) 
);
  DFF n677_s0 (
    .Q(n677_3),
    .D(ff_wdata[0]),
    .CLK(clk85m) 
);
  DFFR n680_s0 (
    .Q(n680_4),
    .D(n581_6),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_31_s0 (
    .Q(w_sdram_rdata[31]),
    .D(IO_sdram_dq_in[31]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_30_s0 (
    .Q(w_sdram_rdata[30]),
    .D(IO_sdram_dq_in[30]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_29_s0 (
    .Q(w_sdram_rdata[29]),
    .D(IO_sdram_dq_in[29]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_28_s0 (
    .Q(w_sdram_rdata[28]),
    .D(IO_sdram_dq_in[28]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_27_s0 (
    .Q(w_sdram_rdata[27]),
    .D(IO_sdram_dq_in[27]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_26_s0 (
    .Q(w_sdram_rdata[26]),
    .D(IO_sdram_dq_in[26]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_25_s0 (
    .Q(w_sdram_rdata[25]),
    .D(IO_sdram_dq_in[25]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_24_s0 (
    .Q(w_sdram_rdata[24]),
    .D(IO_sdram_dq_in[24]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_23_s0 (
    .Q(w_sdram_rdata[23]),
    .D(IO_sdram_dq_in[23]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_22_s0 (
    .Q(w_sdram_rdata[22]),
    .D(IO_sdram_dq_in[22]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_21_s0 (
    .Q(w_sdram_rdata[21]),
    .D(IO_sdram_dq_in[21]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_20_s0 (
    .Q(w_sdram_rdata[20]),
    .D(IO_sdram_dq_in[20]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_19_s0 (
    .Q(w_sdram_rdata[19]),
    .D(IO_sdram_dq_in[19]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_18_s0 (
    .Q(w_sdram_rdata[18]),
    .D(IO_sdram_dq_in[18]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_17_s0 (
    .Q(w_sdram_rdata[17]),
    .D(IO_sdram_dq_in[17]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_16_s0 (
    .Q(w_sdram_rdata[16]),
    .D(IO_sdram_dq_in[16]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_15_s0 (
    .Q(w_sdram_rdata[15]),
    .D(IO_sdram_dq_in[15]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_14_s0 (
    .Q(w_sdram_rdata[14]),
    .D(IO_sdram_dq_in[14]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_13_s0 (
    .Q(w_sdram_rdata[13]),
    .D(IO_sdram_dq_in[13]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_12_s0 (
    .Q(w_sdram_rdata[12]),
    .D(IO_sdram_dq_in[12]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_11_s0 (
    .Q(w_sdram_rdata[11]),
    .D(IO_sdram_dq_in[11]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_10_s0 (
    .Q(w_sdram_rdata[10]),
    .D(IO_sdram_dq_in[10]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_9_s0 (
    .Q(w_sdram_rdata[9]),
    .D(IO_sdram_dq_in[9]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_8_s0 (
    .Q(w_sdram_rdata[8]),
    .D(IO_sdram_dq_in[8]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_7_s0 (
    .Q(w_sdram_rdata[7]),
    .D(IO_sdram_dq_in[7]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_6_s0 (
    .Q(w_sdram_rdata[6]),
    .D(IO_sdram_dq_in[6]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_5_s0 (
    .Q(w_sdram_rdata[5]),
    .D(IO_sdram_dq_in[5]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_4_s0 (
    .Q(w_sdram_rdata[4]),
    .D(IO_sdram_dq_in[4]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_3_s0 (
    .Q(w_sdram_rdata[3]),
    .D(IO_sdram_dq_in[3]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_2_s0 (
    .Q(w_sdram_rdata[2]),
    .D(IO_sdram_dq_in[2]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_1_s0 (
    .Q(w_sdram_rdata[1]),
    .D(IO_sdram_dq_in[1]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_0_s0 (
    .Q(w_sdram_rdata[0]),
    .D(IO_sdram_dq_in[0]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFR ff_sdr_read_data_en_s0 (
    .Q(w_sdram_rdata_en),
    .D(n914_5),
    .CLK(clk85m),
    .RESET(n917_6) 
);
  DFFRE ff_write_s1 (
    .Q(ff_write),
    .D(n21_6),
    .CLK(clk85m),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
defparam ff_write_s1.INIT=1'b0;
  DFFRE ff_do_refresh_s1 (
    .Q(ff_do_refresh),
    .D(n20_6),
    .CLK(clk85m),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
defparam ff_do_refresh_s1.INIT=1'b0;
  DFFRE ff_do_main_state_s1 (
    .Q(ff_do_main_state),
    .D(n245_10),
    .CLK(clk85m),
    .CE(n274_9),
    .RESET(n36_6) 
);
defparam ff_do_main_state_s1.INIT=1'b0;
  DFFRE ff_sdr_address_7_s1 (
    .Q(O_sdram_addr_d_7),
    .D(n529_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_7_s1.INIT=1'b0;
  DFFRE ff_sdr_address_6_s1 (
    .Q(O_sdram_addr_d_6),
    .D(n530_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_6_s1.INIT=1'b0;
  DFFRE ff_sdr_address_4_s1 (
    .Q(O_sdram_addr_d_4),
    .D(n532_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_4_s1.INIT=1'b0;
  DFFRE ff_sdr_address_3_s1 (
    .Q(O_sdram_addr_d_3),
    .D(n533_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_3_s1.INIT=1'b0;
  DFFRE ff_sdr_address_2_s1 (
    .Q(O_sdram_addr_d_2),
    .D(n534_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_2_s1.INIT=1'b0;
  DFFRE ff_sdr_address_1_s1 (
    .Q(O_sdram_addr_d_1),
    .D(n535_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_1_s1.INIT=1'b0;
  DFFRE ff_sdr_address_0_s1 (
    .Q(O_sdram_addr_d_0),
    .D(n536_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_0_s1.INIT=1'b0;
  DFFS ff_main_timer_0_s2 (
    .Q(ff_main_timer[0]),
    .D(n394_11),
    .CLK(clk85m),
    .SET(n387_3) 
);
  DFFRE ff_sdr_address_10_s1 (
    .Q(O_sdram_addr_d_10),
    .D(n526_19),
    .CLK(clk85m),
    .CE(ff_sdr_address_9_7),
    .RESET(n36_6) 
);
defparam ff_sdr_address_10_s1.INIT=1'b0;
  DFFRE ff_sdr_address_9_s1 (
    .Q(O_sdram_addr_d_9),
    .D(n527_15),
    .CLK(clk85m),
    .CE(ff_sdr_address_9_7),
    .RESET(n36_6) 
);
defparam ff_sdr_address_9_s1.INIT=1'b0;
  DFFSE ff_main_timer_11_s3 (
    .Q(ff_main_timer[11]),
    .D(n344_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n356_3) 
);
defparam ff_main_timer_11_s3.INIT=1'b1;
  DFFSE ff_main_timer_9_s3 (
    .Q(ff_main_timer[9]),
    .D(n346_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n356_3) 
);
defparam ff_main_timer_9_s3.INIT=1'b1;
  DFFSE ff_main_timer_7_s3 (
    .Q(ff_main_timer[7]),
    .D(n348_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n356_3) 
);
defparam ff_main_timer_7_s3.INIT=1'b1;
  DFFSE ff_main_timer_3_s3 (
    .Q(ff_main_timer[3]),
    .D(n352_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n383_8) 
);
defparam ff_main_timer_3_s3.INIT=1'b1;
  DFFSE ff_main_timer_2_s3 (
    .Q(ff_main_timer[2]),
    .D(n353_9),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n387_3) 
);
defparam ff_main_timer_2_s3.INIT=1'b1;
  DFFSE ff_main_timer_1_s3 (
    .Q(ff_main_timer[1]),
    .D(n354_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n390_6) 
);
defparam ff_main_timer_1_s3.INIT=1'b1;
  DFFS ff_main_timer_14_s7 (
    .Q(ff_main_timer[14]),
    .D(n341_9),
    .CLK(clk85m),
    .SET(n356_3) 
);
defparam ff_main_timer_14_s7.INIT=1'b1;
  DFFS ff_main_timer_13_s5 (
    .Q(ff_main_timer[13]),
    .D(n342_9),
    .CLK(clk85m),
    .SET(n356_3) 
);
defparam ff_main_timer_13_s5.INIT=1'b1;
  INV slot_wait_d_s0 (
    .O(slot_wait_d_4),
    .I(ff_sdr_ready) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_sdram */
module ip_ws2812_led (
  clk85m,
  n36_6,
  ff_wr,
  w_green,
  w_red,
  w_blue,
  ws2812_led_d,
  w_sending
)
;
input clk85m;
input n36_6;
input ff_wr;
input [5:4] w_green;
input [5:5] w_red;
input [5:5] w_blue;
output ws2812_led_d;
output w_sending;
wire n172_3;
wire n124_5;
wire n125_5;
wire n128_5;
wire n131_5;
wire n132_5;
wire n133_5;
wire n135_5;
wire n138_6;
wire n304_3;
wire n305_3;
wire n312_3;
wire n320_3;
wire n102_92;
wire n103_90;
wire n104_90;
wire n106_90;
wire n107_93;
wire n119_85;
wire n121_85;
wire n122_86;
wire ff_send_data_23_8;
wire ff_sending_6;
wire ff_count_14_7;
wire n114_88;
wire n115_88;
wire n172_4;
wire n124_6;
wire n128_6;
wire n131_7;
wire n132_8;
wire n133_6;
wire n135_6;
wire n102_94;
wire n104_91;
wire n104_92;
wire n121_86;
wire ff_send_data_23_9;
wire ff_send_data_23_10;
wire ff_sending_7;
wire ff_led_9;
wire n114_89;
wire n114_90;
wire ff_send_data_23_11;
wire ff_sending_8;
wire ff_send_data_23_13;
wire ff_state_5_10;
wire n102_96;
wire n105_92;
wire n132_10;
wire ff_send_data_23_15;
wire n128_9;
wire n103_93;
wire n108_84;
wire n319_9;
wire n318_9;
wire n309_9;
wire n308_9;
wire n307_9;
wire n306_9;
wire n303_9;
wire n302_9;
wire n317_9;
wire n316_9;
wire n315_9;
wire n314_9;
wire n313_9;
wire n311_9;
wire n310_9;
wire n321_8;
wire n132_12;
wire n112_90;
wire n111_92;
wire n131_9;
wire [5:0] ff_state;
wire [14:0] ff_count;
wire [23:4] ff_send_data;
wire VCC;
wire GND;
  LUT3 n172_s0 (
    .F(n172_3),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4) 
);
defparam n172_s0.INIT=8'h40;
  LUT4 n124_s2 (
    .F(n124_5),
    .I0(n172_4),
    .I1(ff_count[13]),
    .I2(n124_6),
    .I3(ff_count[14]) 
);
defparam n124_s2.INIT=16'hCF20;
  LUT4 n125_s2 (
    .F(n125_5),
    .I0(n172_4),
    .I1(ff_count[14]),
    .I2(ff_count[13]),
    .I3(n124_6) 
);
defparam n125_s2.INIT=16'h0EF0;
  LUT4 n128_s2 (
    .F(n128_5),
    .I0(n128_6),
    .I1(n172_4),
    .I2(ff_count[10]),
    .I3(n128_9) 
);
defparam n128_s2.INIT=16'h0DF0;
  LUT3 n131_s2 (
    .F(n131_5),
    .I0(n131_9),
    .I1(ff_count[7]),
    .I2(n131_7) 
);
defparam n131_s2.INIT=8'h14;
  LUT4 n132_s2 (
    .F(n132_5),
    .I0(n172_4),
    .I1(n132_12),
    .I2(n132_10),
    .I3(n132_8) 
);
defparam n132_s2.INIT=16'h1F00;
  LUT4 n133_s2 (
    .F(n133_5),
    .I0(ff_count[4]),
    .I1(n133_6),
    .I2(n131_9),
    .I3(ff_count[5]) 
);
defparam n133_s2.INIT=16'h0B04;
  LUT4 n135_s2 (
    .F(n135_5),
    .I0(n132_12),
    .I1(n172_4),
    .I2(n135_6),
    .I3(n132_10) 
);
defparam n135_s2.INIT=16'hEEF0;
  LUT2 n138_s3 (
    .F(n138_6),
    .I0(ff_count[0]),
    .I1(n131_9) 
);
defparam n138_s3.INIT=4'h1;
  LUT3 n304_s0 (
    .F(n304_3),
    .I0(w_green[5]),
    .I1(ff_send_data[20]),
    .I2(n172_3) 
);
defparam n304_s0.INIT=8'hAC;
  LUT3 n305_s0 (
    .F(n305_3),
    .I0(w_green[4]),
    .I1(ff_send_data[19]),
    .I2(n172_3) 
);
defparam n305_s0.INIT=8'hAC;
  LUT3 n312_s0 (
    .F(n312_3),
    .I0(w_red[5]),
    .I1(ff_send_data[12]),
    .I2(n172_3) 
);
defparam n312_s0.INIT=8'hAC;
  LUT3 n320_s0 (
    .F(n320_3),
    .I0(w_blue[5]),
    .I1(ff_send_data[4]),
    .I2(n172_3) 
);
defparam n320_s0.INIT=8'hAC;
  LUT4 n102_s80 (
    .F(n102_92),
    .I0(n102_96),
    .I1(n102_94),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam n102_s80.INIT=16'hCFA0;
  LUT3 n103_s78 (
    .F(n103_90),
    .I0(n103_93),
    .I1(ff_state[4]),
    .I2(n102_96) 
);
defparam n103_s78.INIT=8'h14;
  LUT4 n104_s78 (
    .F(n104_90),
    .I0(ff_state[2]),
    .I1(n104_91),
    .I2(n104_92),
    .I3(ff_state[3]) 
);
defparam n104_s78.INIT=16'h0708;
  LUT3 n106_s78 (
    .F(n106_90),
    .I0(n103_93),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n106_s78.INIT=8'h14;
  LUT2 n107_s81 (
    .F(n107_93),
    .I0(ff_state[0]),
    .I1(n103_93) 
);
defparam n107_s81.INIT=4'h1;
  LUT4 n119_s79 (
    .F(n119_85),
    .I0(n132_12),
    .I1(ff_count[4]),
    .I2(n133_6),
    .I3(n132_10) 
);
defparam n119_s79.INIT=16'hAA3C;
  LUT3 n121_s79 (
    .F(n121_85),
    .I0(n132_12),
    .I1(n132_10),
    .I2(n121_86) 
);
defparam n121_s79.INIT=8'h70;
  LUT4 n122_s80 (
    .F(n122_86),
    .I0(n132_12),
    .I1(ff_count[1]),
    .I2(ff_count[0]),
    .I3(n132_10) 
);
defparam n122_s80.INIT=16'hAAC3;
  LUT3 ff_send_data_23_s3 (
    .F(ff_send_data_23_8),
    .I0(ff_send_data_23_9),
    .I1(ff_send_data_23_10),
    .I2(n172_3) 
);
defparam ff_send_data_23_s3.INIT=8'hF8;
  LUT3 ff_sending_s3 (
    .F(ff_sending_6),
    .I0(n132_10),
    .I1(ff_sending_7),
    .I2(n172_3) 
);
defparam ff_sending_s3.INIT=8'hF8;
  LUT3 ff_count_12_s5 (
    .F(ff_count_14_7),
    .I0(n103_93),
    .I1(ff_led_9),
    .I2(n132_10) 
);
defparam ff_count_12_s5.INIT=8'h1F;
  LUT4 n114_s80 (
    .F(n114_88),
    .I0(n114_89),
    .I1(n131_7),
    .I2(n114_90),
    .I3(ff_count[9]) 
);
defparam n114_s80.INIT=16'h3F40;
  LUT4 n115_s80 (
    .F(n115_88),
    .I0(ff_count[7]),
    .I1(n131_7),
    .I2(n132_10),
    .I3(ff_count[8]) 
);
defparam n115_s80.INIT=16'h0B04;
  LUT4 n172_s1 (
    .F(n172_4),
    .I0(ff_state[0]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(n102_94) 
);
defparam n172_s1.INIT=16'h0100;
  LUT4 n124_s3 (
    .F(n124_6),
    .I0(ff_count[10]),
    .I1(ff_count[11]),
    .I2(ff_count[12]),
    .I3(n128_9) 
);
defparam n124_s3.INIT=16'h0100;
  LUT4 n128_s3 (
    .F(n128_6),
    .I0(ff_count[11]),
    .I1(ff_count[12]),
    .I2(ff_count[13]),
    .I3(ff_count[14]) 
);
defparam n128_s3.INIT=16'h0001;
  LUT4 n131_s4 (
    .F(n131_7),
    .I0(ff_count[4]),
    .I1(ff_count[5]),
    .I2(ff_count[6]),
    .I3(n133_6) 
);
defparam n131_s4.INIT=16'h0100;
  LUT4 n132_s5 (
    .F(n132_8),
    .I0(ff_count[4]),
    .I1(ff_count[5]),
    .I2(n133_6),
    .I3(ff_count[6]) 
);
defparam n132_s5.INIT=16'hEF10;
  LUT4 n133_s3 (
    .F(n133_6),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]),
    .I3(ff_count[3]) 
);
defparam n133_s3.INIT=16'h0001;
  LUT4 n135_s3 (
    .F(n135_6),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]),
    .I3(ff_count[3]) 
);
defparam n135_s3.INIT=16'hFE01;
  LUT3 n102_s82 (
    .F(n102_94),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam n102_s82.INIT=8'h01;
  LUT2 n104_s79 (
    .F(n104_91),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n104_s79.INIT=4'h8;
  LUT2 n104_s80 (
    .F(n104_92),
    .I0(ff_state[4]),
    .I1(ff_state[5]) 
);
defparam n104_s80.INIT=4'h8;
  LUT3 n121_s80 (
    .F(n121_86),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]) 
);
defparam n121_s80.INIT=8'hE1;
  LUT3 ff_send_data_23_s4 (
    .F(ff_send_data_23_9),
    .I0(n103_93),
    .I1(ff_send_data_23_11),
    .I2(ff_send_data_23_15) 
);
defparam ff_send_data_23_s4.INIT=8'h40;
  LUT4 ff_send_data_23_s5 (
    .F(ff_send_data_23_10),
    .I0(ff_state[5]),
    .I1(ff_state[4]),
    .I2(n102_94),
    .I3(n114_89) 
);
defparam ff_send_data_23_s5.INIT=16'hEF00;
  LUT4 ff_sending_s4 (
    .F(ff_sending_7),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_sending_8),
    .I3(n104_92) 
);
defparam ff_sending_s4.INIT=16'h4000;
  LUT3 ff_led_s6 (
    .F(ff_led_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4) 
);
defparam ff_led_s6.INIT=8'hB0;
  LUT2 n114_s81 (
    .F(n114_89),
    .I0(ff_count[10]),
    .I1(n128_6) 
);
defparam n114_s81.INIT=4'h4;
  LUT2 n114_s82 (
    .F(n114_90),
    .I0(ff_count[7]),
    .I1(ff_count[8]) 
);
defparam n114_s82.INIT=4'h1;
  LUT4 ff_send_data_23_s6 (
    .F(ff_send_data_23_11),
    .I0(ff_count[3]),
    .I1(ff_count[4]),
    .I2(ff_count[9]),
    .I3(ff_send_data_23_13) 
);
defparam ff_send_data_23_s6.INIT=16'h0100;
  LUT2 ff_sending_s5 (
    .F(ff_sending_8),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam ff_sending_s5.INIT=4'h1;
  LUT4 ff_send_data_23_s8 (
    .F(ff_send_data_23_13),
    .I0(ff_count[1]),
    .I1(ff_count[2]),
    .I2(ff_state[0]),
    .I3(ff_count[0]) 
);
defparam ff_send_data_23_s8.INIT=16'h1000;
  LUT4 ff_state_5_s5 (
    .F(ff_state_5_10),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(n132_10) 
);
defparam ff_state_5_s5.INIT=16'h4F00;
  LUT4 n102_s83 (
    .F(n102_96),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n102_s83.INIT=16'h8000;
  LUT4 n105_s79 (
    .F(n105_92),
    .I0(n104_92),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n105_s79.INIT=16'h1444;
  LUT3 n132_s6 (
    .F(n132_10),
    .I0(n128_9),
    .I1(ff_count[10]),
    .I2(n128_6) 
);
defparam n132_s6.INIT=8'h20;
  LUT4 ff_send_data_23_s9 (
    .F(ff_send_data_23_15),
    .I0(ff_count[5]),
    .I1(ff_count[6]),
    .I2(ff_count[7]),
    .I3(ff_count[8]) 
);
defparam ff_send_data_23_s9.INIT=16'h0001;
  LUT4 n128_s5 (
    .F(n128_9),
    .I0(ff_count[9]),
    .I1(n131_7),
    .I2(ff_count[7]),
    .I3(ff_count[8]) 
);
defparam n128_s5.INIT=16'h0004;
  LUT4 n103_s80 (
    .F(n103_93),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(n104_92) 
);
defparam n103_s80.INIT=16'hFE00;
  LUT3 n108_s77 (
    .F(n108_84),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(ff_state[0]) 
);
defparam n108_s77.INIT=8'h70;
  LUT4 n319_s3 (
    .F(n319_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[5]) 
);
defparam n319_s3.INIT=16'hBF00;
  LUT4 n318_s3 (
    .F(n318_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[6]) 
);
defparam n318_s3.INIT=16'hBF00;
  LUT4 n309_s3 (
    .F(n309_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[15]) 
);
defparam n309_s3.INIT=16'hBF00;
  LUT4 n308_s3 (
    .F(n308_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[16]) 
);
defparam n308_s3.INIT=16'hBF00;
  LUT4 n307_s3 (
    .F(n307_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[17]) 
);
defparam n307_s3.INIT=16'hBF00;
  LUT4 n306_s3 (
    .F(n306_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[18]) 
);
defparam n306_s3.INIT=16'hBF00;
  LUT4 n303_s3 (
    .F(n303_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[21]) 
);
defparam n303_s3.INIT=16'hBF00;
  LUT4 n302_s3 (
    .F(n302_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[22]) 
);
defparam n302_s3.INIT=16'hBF00;
  LUT4 n317_s3 (
    .F(n317_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[7]) 
);
defparam n317_s3.INIT=16'hBF00;
  LUT4 n316_s3 (
    .F(n316_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[8]) 
);
defparam n316_s3.INIT=16'hBF00;
  LUT4 n315_s3 (
    .F(n315_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[9]) 
);
defparam n315_s3.INIT=16'hBF00;
  LUT4 n314_s3 (
    .F(n314_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[10]) 
);
defparam n314_s3.INIT=16'hBF00;
  LUT4 n313_s3 (
    .F(n313_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[11]) 
);
defparam n313_s3.INIT=16'hBF00;
  LUT4 n311_s3 (
    .F(n311_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[13]) 
);
defparam n311_s3.INIT=16'hBF00;
  LUT4 n310_s3 (
    .F(n310_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[14]) 
);
defparam n310_s3.INIT=16'hBF00;
  LUT4 n321_s2 (
    .F(n321_8),
    .I0(w_green[4]),
    .I1(w_sending),
    .I2(ff_wr),
    .I3(n172_4) 
);
defparam n321_s2.INIT=16'h2000;
  LUT4 n132_s7 (
    .F(n132_12),
    .I0(ff_send_data[23]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(ff_state[0]) 
);
defparam n132_s7.INIT=16'h1500;
  LUT4 n112_s81 (
    .F(n112_90),
    .I0(n128_6),
    .I1(ff_count[11]),
    .I2(ff_count[10]),
    .I3(n128_9) 
);
defparam n112_s81.INIT=16'h4144;
  LUT4 n111_s83 (
    .F(n111_92),
    .I0(ff_count[10]),
    .I1(n128_9),
    .I2(n112_90),
    .I3(ff_count[12]) 
);
defparam n111_s83.INIT=16'hBF40;
  LUT4 n131_s5 (
    .F(n131_9),
    .I0(n172_4),
    .I1(n128_9),
    .I2(ff_count[10]),
    .I3(n128_6) 
);
defparam n131_s5.INIT=16'h0400;
  DFFCE ff_state_5_s0 (
    .Q(ff_state[5]),
    .D(n102_92),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_4_s0 (
    .Q(ff_state[4]),
    .D(n103_90),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_3_s0 (
    .Q(ff_state[3]),
    .D(n104_90),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_2_s0 (
    .Q(ff_state[2]),
    .D(n105_92),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_1_s0 (
    .Q(ff_state[1]),
    .D(n106_90),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_0_s0 (
    .Q(ff_state[0]),
    .D(n107_93),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_led_s0 (
    .Q(ws2812_led_d),
    .D(n108_84),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_12_s1 (
    .Q(ff_count[12]),
    .D(n111_92),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_12_s1.INIT=1'b0;
  DFFCE ff_count_11_s1 (
    .Q(ff_count[11]),
    .D(n112_90),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_11_s1.INIT=1'b0;
  DFFCE ff_count_9_s1 (
    .Q(ff_count[9]),
    .D(n114_88),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_9_s1.INIT=1'b0;
  DFFCE ff_count_8_s1 (
    .Q(ff_count[8]),
    .D(n115_88),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_8_s1.INIT=1'b0;
  DFFCE ff_count_4_s1 (
    .Q(ff_count[4]),
    .D(n119_85),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_4_s1.INIT=1'b0;
  DFFCE ff_count_2_s1 (
    .Q(ff_count[2]),
    .D(n121_85),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_2_s1.INIT=1'b0;
  DFFCE ff_count_1_s1 (
    .Q(ff_count[1]),
    .D(n122_86),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_1_s1.INIT=1'b0;
  DFFCE ff_send_data_23_s1 (
    .Q(ff_send_data[23]),
    .D(n302_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_23_s1.INIT=1'b0;
  DFFCE ff_send_data_22_s1 (
    .Q(ff_send_data[22]),
    .D(n303_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_22_s1.INIT=1'b0;
  DFFCE ff_send_data_21_s1 (
    .Q(ff_send_data[21]),
    .D(n304_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_21_s1.INIT=1'b0;
  DFFCE ff_send_data_20_s1 (
    .Q(ff_send_data[20]),
    .D(n305_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_20_s1.INIT=1'b0;
  DFFCE ff_send_data_19_s1 (
    .Q(ff_send_data[19]),
    .D(n306_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_19_s1.INIT=1'b0;
  DFFCE ff_send_data_18_s1 (
    .Q(ff_send_data[18]),
    .D(n307_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_18_s1.INIT=1'b0;
  DFFCE ff_send_data_17_s1 (
    .Q(ff_send_data[17]),
    .D(n308_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_17_s1.INIT=1'b0;
  DFFCE ff_send_data_16_s1 (
    .Q(ff_send_data[16]),
    .D(n309_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_16_s1.INIT=1'b0;
  DFFCE ff_send_data_15_s1 (
    .Q(ff_send_data[15]),
    .D(n310_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_15_s1.INIT=1'b0;
  DFFCE ff_send_data_14_s1 (
    .Q(ff_send_data[14]),
    .D(n311_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_14_s1.INIT=1'b0;
  DFFCE ff_send_data_13_s1 (
    .Q(ff_send_data[13]),
    .D(n312_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_13_s1.INIT=1'b0;
  DFFCE ff_send_data_12_s1 (
    .Q(ff_send_data[12]),
    .D(n313_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_12_s1.INIT=1'b0;
  DFFCE ff_send_data_11_s1 (
    .Q(ff_send_data[11]),
    .D(n314_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_11_s1.INIT=1'b0;
  DFFCE ff_send_data_10_s1 (
    .Q(ff_send_data[10]),
    .D(n315_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_10_s1.INIT=1'b0;
  DFFCE ff_send_data_9_s1 (
    .Q(ff_send_data[9]),
    .D(n316_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_9_s1.INIT=1'b0;
  DFFCE ff_send_data_8_s1 (
    .Q(ff_send_data[8]),
    .D(n317_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_8_s1.INIT=1'b0;
  DFFCE ff_send_data_7_s1 (
    .Q(ff_send_data[7]),
    .D(n318_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_7_s1.INIT=1'b0;
  DFFCE ff_send_data_6_s1 (
    .Q(ff_send_data[6]),
    .D(n319_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_6_s1.INIT=1'b0;
  DFFCE ff_send_data_5_s1 (
    .Q(ff_send_data[5]),
    .D(n320_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_5_s1.INIT=1'b0;
  DFFCE ff_send_data_4_s1 (
    .Q(ff_send_data[4]),
    .D(n321_8),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_4_s1.INIT=1'b0;
  DFFCE ff_sending_s1 (
    .Q(w_sending),
    .D(n172_3),
    .CLK(clk85m),
    .CE(ff_sending_6),
    .CLEAR(n36_6) 
);
defparam ff_sending_s1.INIT=1'b0;
  DFFCE ff_count_14_s1 (
    .Q(ff_count[14]),
    .D(n124_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_13_s1 (
    .Q(ff_count[13]),
    .D(n125_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_10_s1 (
    .Q(ff_count[10]),
    .D(n128_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_7_s1 (
    .Q(ff_count[7]),
    .D(n131_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_6_s1 (
    .Q(ff_count[6]),
    .D(n132_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_5_s1 (
    .Q(ff_count[5]),
    .D(n133_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_3_s1 (
    .Q(ff_count[3]),
    .D(n135_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_0_s1 (
    .Q(ff_count[0]),
    .D(n138_6),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_ws2812_led */
module ip_debugger (
  clk85m,
  n36_6,
  w_bus_valid,
  w_pulse1,
  w_pulse2,
  w_sending,
  n28_4,
  n31_3,
  w_bus_address,
  ff_wr,
  w_red,
  w_green,
  w_blue
)
;
input clk85m;
input n36_6;
input w_bus_valid;
input w_pulse1;
input w_pulse2;
input w_sending;
input n28_4;
input n31_3;
input [1:0] w_bus_address;
output ff_wr;
output [5:5] w_red;
output [5:4] w_green;
output [5:5] w_blue;
wire ff_blue_5_5;
wire n605_3;
wire ff_wr_8;
wire n339_9;
wire n331_8;
wire n66_6;
wire n64_6;
wire n63_6;
wire n62_6;
wire n61_6;
wire n60_6;
wire n59_6;
wire n58_6;
wire n57_6;
wire n56_6;
wire n55_6;
wire n54_6;
wire n53_6;
wire n52_6;
wire n51_6;
wire n50_6;
wire n49_6;
wire n48_6;
wire n47_6;
wire n46_6;
wire n44_6;
wire n43_6;
wire n472_4;
wire n339_10;
wire n65_7;
wire n63_7;
wire n61_7;
wire n58_7;
wire n57_7;
wire n55_7;
wire n52_7;
wire n51_7;
wire n47_7;
wire n45_7;
wire n43_7;
wire n472_5;
wire n57_8;
wire n49_8;
wire n298_11;
wire n240_11;
wire n54_9;
wire n65_9;
wire n45_9;
wire n46_9;
wire n49_10;
wire n50_9;
wire n60_9;
wire n67_8;
wire n42_9;
wire ff_counter_24_10;
wire ff_on;
wire [25:0] ff_counter;
wire VCC;
wire GND;
  LUT4 n472_s0 (
    .F(ff_blue_5_5),
    .I0(ff_counter[25]),
    .I1(ff_on),
    .I2(n472_4),
    .I3(n605_3) 
);
defparam n472_s0.INIT=16'hFF40;
  LUT3 n605_s0 (
    .F(n605_3),
    .I0(w_bus_valid),
    .I1(w_pulse1),
    .I2(w_pulse2) 
);
defparam n605_s0.INIT=8'hFE;
  LUT2 ff_wr_s3 (
    .F(ff_wr_8),
    .I0(ff_blue_5_5),
    .I1(w_sending) 
);
defparam ff_wr_s3.INIT=4'hB;
  LUT2 n339_s4 (
    .F(n339_9),
    .I0(w_pulse1),
    .I1(n339_10) 
);
defparam n339_s4.INIT=4'h1;
  LUT4 n331_s3 (
    .F(n331_8),
    .I0(w_bus_address[1]),
    .I1(w_pulse2),
    .I2(w_bus_valid),
    .I3(w_pulse1) 
);
defparam n331_s3.INIT=16'hFF10;
  LUT3 n66_s1 (
    .F(n66_6),
    .I0(n605_3),
    .I1(ff_counter[0]),
    .I2(ff_counter[1]) 
);
defparam n66_s1.INIT=8'hEB;
  LUT4 n64_s1 (
    .F(n64_6),
    .I0(ff_counter[2]),
    .I1(n65_7),
    .I2(n605_3),
    .I3(ff_counter[3]) 
);
defparam n64_s1.INIT=16'hFBF4;
  LUT3 n63_s1 (
    .F(n63_6),
    .I0(n605_3),
    .I1(n63_7),
    .I2(ff_counter[4]) 
);
defparam n63_s1.INIT=8'hBE;
  LUT4 n62_s1 (
    .F(n62_6),
    .I0(ff_counter[4]),
    .I1(n63_7),
    .I2(n605_3),
    .I3(ff_counter[5]) 
);
defparam n62_s1.INIT=16'hFBF4;
  LUT4 n61_s1 (
    .F(n61_6),
    .I0(n63_7),
    .I1(n61_7),
    .I2(n605_3),
    .I3(ff_counter[6]) 
);
defparam n61_s1.INIT=16'hF7F8;
  LUT3 n60_s1 (
    .F(n60_6),
    .I0(n605_3),
    .I1(n60_9),
    .I2(ff_counter[7]) 
);
defparam n60_s1.INIT=8'hBE;
  LUT4 n59_s1 (
    .F(n59_6),
    .I0(ff_counter[7]),
    .I1(n60_9),
    .I2(n605_3),
    .I3(ff_counter[8]) 
);
defparam n59_s1.INIT=16'hFBF4;
  LUT4 n58_s1 (
    .F(n58_6),
    .I0(n58_7),
    .I1(n60_9),
    .I2(n605_3),
    .I3(ff_counter[9]) 
);
defparam n58_s1.INIT=16'hF7F8;
  LUT3 n57_s1 (
    .F(n57_6),
    .I0(n605_3),
    .I1(n57_7),
    .I2(ff_counter[10]) 
);
defparam n57_s1.INIT=8'hBE;
  LUT4 n56_s1 (
    .F(n56_6),
    .I0(ff_counter[10]),
    .I1(n57_7),
    .I2(n605_3),
    .I3(ff_counter[11]) 
);
defparam n56_s1.INIT=16'hFBF4;
  LUT4 n55_s1 (
    .F(n55_6),
    .I0(n57_7),
    .I1(n55_7),
    .I2(n605_3),
    .I3(ff_counter[12]) 
);
defparam n55_s1.INIT=16'hF7F8;
  LUT3 n54_s1 (
    .F(n54_6),
    .I0(n605_3),
    .I1(n54_9),
    .I2(ff_counter[13]) 
);
defparam n54_s1.INIT=8'hBE;
  LUT4 n53_s1 (
    .F(n53_6),
    .I0(ff_counter[13]),
    .I1(n54_9),
    .I2(n605_3),
    .I3(ff_counter[14]) 
);
defparam n53_s1.INIT=16'hFBF4;
  LUT4 n52_s1 (
    .F(n52_6),
    .I0(n52_7),
    .I1(n54_9),
    .I2(n605_3),
    .I3(ff_counter[15]) 
);
defparam n52_s1.INIT=16'hF7F8;
  LUT4 n51_s1 (
    .F(n51_6),
    .I0(n51_7),
    .I1(n54_9),
    .I2(n605_3),
    .I3(ff_counter[16]) 
);
defparam n51_s1.INIT=16'hF7F8;
  LUT4 n50_s1 (
    .F(n50_6),
    .I0(n54_9),
    .I1(n50_9),
    .I2(n605_3),
    .I3(ff_counter[17]) 
);
defparam n50_s1.INIT=16'hF7F8;
  LUT3 n49_s1 (
    .F(n49_6),
    .I0(n605_3),
    .I1(ff_counter[18]),
    .I2(n49_10) 
);
defparam n49_s1.INIT=8'hBE;
  LUT4 n48_s1 (
    .F(n48_6),
    .I0(ff_counter[18]),
    .I1(n49_10),
    .I2(n605_3),
    .I3(ff_counter[19]) 
);
defparam n48_s1.INIT=16'hFBF4;
  LUT4 n47_s1 (
    .F(n47_6),
    .I0(n47_7),
    .I1(n49_10),
    .I2(n605_3),
    .I3(ff_counter[20]) 
);
defparam n47_s1.INIT=16'hF7F8;
  LUT4 n46_s1 (
    .F(n46_6),
    .I0(n54_9),
    .I1(n46_9),
    .I2(n605_3),
    .I3(ff_counter[21]) 
);
defparam n46_s1.INIT=16'hF7F8;
  LUT4 n44_s1 (
    .F(n44_6),
    .I0(ff_counter[22]),
    .I1(n45_7),
    .I2(n605_3),
    .I3(ff_counter[23]) 
);
defparam n44_s1.INIT=16'hFBF4;
  LUT4 n43_s1 (
    .F(n43_6),
    .I0(n43_7),
    .I1(n45_7),
    .I2(n605_3),
    .I3(ff_counter[24]) 
);
defparam n43_s1.INIT=16'hF7F8;
  LUT4 n472_s1 (
    .F(n472_4),
    .I0(ff_counter[24]),
    .I1(n43_7),
    .I2(n472_5),
    .I3(n54_9) 
);
defparam n472_s1.INIT=16'h4000;
  LUT4 n339_s5 (
    .F(n339_10),
    .I0(w_bus_valid),
    .I1(w_bus_address[1]),
    .I2(w_bus_address[0]),
    .I3(w_pulse2) 
);
defparam n339_s5.INIT=16'h00D7;
  LUT2 n65_s2 (
    .F(n65_7),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]) 
);
defparam n65_s2.INIT=4'h1;
  LUT4 n63_s2 (
    .F(n63_7),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]),
    .I2(ff_counter[2]),
    .I3(ff_counter[3]) 
);
defparam n63_s2.INIT=16'h0001;
  LUT2 n61_s2 (
    .F(n61_7),
    .I0(ff_counter[4]),
    .I1(ff_counter[5]) 
);
defparam n61_s2.INIT=4'h1;
  LUT2 n58_s2 (
    .F(n58_7),
    .I0(ff_counter[7]),
    .I1(ff_counter[8]) 
);
defparam n58_s2.INIT=4'h1;
  LUT4 n57_s2 (
    .F(n57_7),
    .I0(ff_counter[6]),
    .I1(n63_7),
    .I2(n61_7),
    .I3(n57_8) 
);
defparam n57_s2.INIT=16'h4000;
  LUT2 n55_s2 (
    .F(n55_7),
    .I0(ff_counter[10]),
    .I1(ff_counter[11]) 
);
defparam n55_s2.INIT=4'h1;
  LUT2 n52_s2 (
    .F(n52_7),
    .I0(ff_counter[13]),
    .I1(ff_counter[14]) 
);
defparam n52_s2.INIT=4'h1;
  LUT3 n51_s2 (
    .F(n51_7),
    .I0(ff_counter[13]),
    .I1(ff_counter[14]),
    .I2(ff_counter[15]) 
);
defparam n51_s2.INIT=8'h01;
  LUT2 n47_s2 (
    .F(n47_7),
    .I0(ff_counter[18]),
    .I1(ff_counter[19]) 
);
defparam n47_s2.INIT=4'h1;
  LUT2 n45_s2 (
    .F(n45_7),
    .I0(n472_5),
    .I1(n54_9) 
);
defparam n45_s2.INIT=4'h8;
  LUT2 n43_s2 (
    .F(n43_7),
    .I0(ff_counter[22]),
    .I1(ff_counter[23]) 
);
defparam n43_s2.INIT=4'h1;
  LUT4 n472_s2 (
    .F(n472_5),
    .I0(ff_counter[20]),
    .I1(ff_counter[21]),
    .I2(n49_8),
    .I3(n47_7) 
);
defparam n472_s2.INIT=16'h1000;
  LUT3 n57_s3 (
    .F(n57_8),
    .I0(ff_counter[7]),
    .I1(ff_counter[8]),
    .I2(ff_counter[9]) 
);
defparam n57_s3.INIT=8'h01;
  LUT3 n49_s3 (
    .F(n49_8),
    .I0(ff_counter[16]),
    .I1(ff_counter[17]),
    .I2(n51_7) 
);
defparam n49_s3.INIT=8'h10;
  LUT4 n298_s5 (
    .F(n298_11),
    .I0(n28_4),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(w_bus_valid) 
);
defparam n298_s5.INIT=16'h0100;
  LUT4 n240_s5 (
    .F(n240_11),
    .I0(n31_3),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(w_bus_valid) 
);
defparam n240_s5.INIT=16'h0200;
  LUT4 n54_s3 (
    .F(n54_9),
    .I0(ff_counter[12]),
    .I1(n57_7),
    .I2(ff_counter[10]),
    .I3(ff_counter[11]) 
);
defparam n54_s3.INIT=16'h0004;
  LUT4 n65_s3 (
    .F(n65_9),
    .I0(n605_3),
    .I1(ff_counter[0]),
    .I2(ff_counter[1]),
    .I3(ff_counter[2]) 
);
defparam n65_s3.INIT=16'hFEAB;
  LUT4 n45_s3 (
    .F(n45_9),
    .I0(n605_3),
    .I1(ff_counter[22]),
    .I2(n472_5),
    .I3(n54_9) 
);
defparam n45_s3.INIT=16'hBEEE;
  LUT4 n46_s3 (
    .F(n46_9),
    .I0(ff_counter[20]),
    .I1(n49_8),
    .I2(ff_counter[18]),
    .I3(ff_counter[19]) 
);
defparam n46_s3.INIT=16'h0004;
  LUT4 n49_s4 (
    .F(n49_10),
    .I0(ff_counter[16]),
    .I1(ff_counter[17]),
    .I2(n51_7),
    .I3(n54_9) 
);
defparam n49_s4.INIT=16'h1000;
  LUT4 n50_s3 (
    .F(n50_9),
    .I0(ff_counter[16]),
    .I1(ff_counter[13]),
    .I2(ff_counter[14]),
    .I3(ff_counter[15]) 
);
defparam n50_s3.INIT=16'h0001;
  LUT4 n60_s3 (
    .F(n60_9),
    .I0(ff_counter[6]),
    .I1(n63_7),
    .I2(ff_counter[4]),
    .I3(ff_counter[5]) 
);
defparam n60_s3.INIT=16'h0004;
  LUT4 n67_s2 (
    .F(n67_8),
    .I0(w_bus_valid),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(ff_counter[0]) 
);
defparam n67_s2.INIT=16'hFEFF;
  LUT3 n42_s3 (
    .F(n42_9),
    .I0(n472_4),
    .I1(ff_counter[25]),
    .I2(n605_3) 
);
defparam n42_s3.INIT=8'hF4;
  LUT3 ff_counter_24_s4 (
    .F(ff_counter_24_10),
    .I0(ff_counter[25]),
    .I1(n605_3),
    .I2(n472_4) 
);
defparam ff_counter_24_s4.INIT=8'hEF;
  DFFCE ff_counter_24_s1 (
    .Q(ff_counter[24]),
    .D(n43_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_24_s1.INIT=1'b0;
  DFFCE ff_counter_23_s1 (
    .Q(ff_counter[23]),
    .D(n44_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_23_s1.INIT=1'b0;
  DFFCE ff_counter_22_s1 (
    .Q(ff_counter[22]),
    .D(n45_9),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_22_s1.INIT=1'b0;
  DFFCE ff_counter_21_s1 (
    .Q(ff_counter[21]),
    .D(n46_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_21_s1.INIT=1'b0;
  DFFCE ff_counter_20_s1 (
    .Q(ff_counter[20]),
    .D(n47_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_20_s1.INIT=1'b0;
  DFFCE ff_counter_19_s1 (
    .Q(ff_counter[19]),
    .D(n48_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_19_s1.INIT=1'b0;
  DFFCE ff_counter_18_s1 (
    .Q(ff_counter[18]),
    .D(n49_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_18_s1.INIT=1'b0;
  DFFCE ff_counter_17_s1 (
    .Q(ff_counter[17]),
    .D(n50_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_17_s1.INIT=1'b0;
  DFFCE ff_counter_16_s1 (
    .Q(ff_counter[16]),
    .D(n51_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_16_s1.INIT=1'b0;
  DFFCE ff_counter_15_s1 (
    .Q(ff_counter[15]),
    .D(n52_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_15_s1.INIT=1'b0;
  DFFCE ff_counter_14_s1 (
    .Q(ff_counter[14]),
    .D(n53_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_14_s1.INIT=1'b0;
  DFFCE ff_counter_13_s1 (
    .Q(ff_counter[13]),
    .D(n54_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_13_s1.INIT=1'b0;
  DFFCE ff_counter_12_s1 (
    .Q(ff_counter[12]),
    .D(n55_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_12_s1.INIT=1'b0;
  DFFCE ff_counter_11_s1 (
    .Q(ff_counter[11]),
    .D(n56_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_11_s1.INIT=1'b0;
  DFFCE ff_counter_10_s1 (
    .Q(ff_counter[10]),
    .D(n57_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_10_s1.INIT=1'b0;
  DFFCE ff_counter_9_s1 (
    .Q(ff_counter[9]),
    .D(n58_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_9_s1.INIT=1'b0;
  DFFCE ff_counter_8_s1 (
    .Q(ff_counter[8]),
    .D(n59_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_8_s1.INIT=1'b0;
  DFFCE ff_counter_7_s1 (
    .Q(ff_counter[7]),
    .D(n60_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_7_s1.INIT=1'b0;
  DFFCE ff_counter_6_s1 (
    .Q(ff_counter[6]),
    .D(n61_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_6_s1.INIT=1'b0;
  DFFCE ff_counter_5_s1 (
    .Q(ff_counter[5]),
    .D(n62_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_5_s1.INIT=1'b0;
  DFFCE ff_counter_4_s1 (
    .Q(ff_counter[4]),
    .D(n63_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_4_s1.INIT=1'b0;
  DFFCE ff_counter_3_s1 (
    .Q(ff_counter[3]),
    .D(n64_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_3_s1.INIT=1'b0;
  DFFCE ff_counter_2_s1 (
    .Q(ff_counter[2]),
    .D(n65_9),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_2_s1.INIT=1'b0;
  DFFCE ff_counter_1_s1 (
    .Q(ff_counter[1]),
    .D(n66_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_1_s1.INIT=1'b0;
  DFFCE ff_counter_0_s1 (
    .Q(ff_counter[0]),
    .D(n67_8),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_0_s1.INIT=1'b0;
  DFFCE ff_wr_s1 (
    .Q(ff_wr),
    .D(ff_blue_5_5),
    .CLK(clk85m),
    .CE(ff_wr_8),
    .CLEAR(n36_6) 
);
defparam ff_wr_s1.INIT=1'b0;
  DFFCE ff_on_s1 (
    .Q(ff_on),
    .D(n605_3),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_on_s1.INIT=1'b0;
  DFFCE ff_red_5_s1 (
    .Q(w_red[5]),
    .D(n298_11),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_red_5_s1.INIT=1'b0;
  DFFCE ff_green_5_s1 (
    .Q(w_green[5]),
    .D(n331_8),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_green_5_s1.INIT=1'b0;
  DFFCE ff_green_4_s1 (
    .Q(w_green[4]),
    .D(n240_11),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_green_4_s1.INIT=1'b0;
  DFFCE ff_blue_5_s1 (
    .Q(w_blue[5]),
    .D(n339_9),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_blue_5_s1.INIT=1'b0;
  DFFC ff_counter_25_s3 (
    .Q(ff_counter[25]),
    .D(n42_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_counter_25_s3.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_debugger */
module tangnano20k_vdp_cartridge (
  clk,
  clk14m,
  slot_reset_n,
  slot_iorq_n,
  slot_rd_n,
  slot_wr_n,
  slot_wait,
  slot_intr,
  slot_data_dir,
  slot_a,
  slot_d,
  busdir,
  oe_n,
  dipsw,
  ws2812_led,
  button,
  tmds_clk_p,
  tmds_clk_n,
  tmds_d_p,
  tmds_d_n,
  O_sdram_clk,
  O_sdram_cke,
  O_sdram_cs_n,
  O_sdram_ras_n,
  O_sdram_cas_n,
  O_sdram_wen_n,
  IO_sdram_dq,
  O_sdram_addr,
  O_sdram_ba,
  O_sdram_dqm
)
;
input clk;
input clk14m;
input slot_reset_n;
input slot_iorq_n;
input slot_rd_n;
input slot_wr_n;
output slot_wait;
output slot_intr;
output slot_data_dir;
input [7:0] slot_a;
inout [7:0] slot_d;
output busdir;
output oe_n;
input dipsw;
output ws2812_led;
input [1:0] button;
output tmds_clk_p;
output tmds_clk_n;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
output O_sdram_clk;
output O_sdram_cke;
output O_sdram_cs_n;
output O_sdram_ras_n;
output O_sdram_cas_n;
output O_sdram_wen_n;
inout [31:0] IO_sdram_dq;
output [10:0] O_sdram_addr;
output [1:0] O_sdram_ba;
output [3:0] O_sdram_dqm;
wire clk14m_d;
wire slot_reset_n_d;
wire slot_iorq_n_d;
wire slot_rd_n_d;
wire slot_wr_n_d;
wire ff_reset_n1;
wire ff_reset_n2_1;
wire ff_reset_n0;
wire IO_sdram_dq_31_101;
wire clk215m;
wire clk85m;
wire O_sdram_clk_d;
wire pll_lock85;
wire clk42m;
wire w_bus_ioreq;
wire w_bus_write;
wire slot_data_dir_d;
wire p_slot_data_0_7;
wire w_bus_valid;
wire w_pulse1;
wire w_bus_vdp_rdata_en;
wire ff_bus_ready;
wire n28_4;
wire n31_3;
wire ff_busy;
wire w_pulse2;
wire w_sdram_refresh;
wire w_sdram_write;
wire w_sdram_valid;
wire w_video_vs;
wire w_video_hs;
wire w_video_de;
wire n36_6;
wire O_sdram_cke_d;
wire ff_sdr_ready;
wire O_sdram_ras_n_d;
wire O_sdram_cas_n_d;
wire O_sdram_wen_n_d;
wire n646_3;
wire n647_3;
wire n648_3;
wire n649_3;
wire n650_3;
wire n651_3;
wire n652_3;
wire n653_3;
wire n654_3;
wire n655_3;
wire n656_3;
wire n657_3;
wire n658_3;
wire n659_3;
wire n660_3;
wire n661_3;
wire n662_3;
wire n663_3;
wire n664_3;
wire n665_3;
wire n666_3;
wire n667_3;
wire n668_3;
wire n669_3;
wire n670_3;
wire n671_3;
wire n672_3;
wire n673_3;
wire n674_3;
wire n675_3;
wire n676_3;
wire n677_3;
wire n680_4;
wire w_sdram_rdata_en;
wire slot_wait_d_4;
wire ws2812_led_d;
wire w_sending;
wire ff_wr;
wire [7:0] slot_a_d;
wire [7:0] slot_d_in;
wire [31:0] IO_sdram_dq_in;
wire [7:0] w_bus_wdata;
wire [1:0] w_bus_address;
wire [7:0] ff_rdata;
wire [7:0] w_bus_vdp_rdata;
wire [16:2] w_sdram_address;
wire [31:0] w_sdram_wdata;
wire [3:0] w_sdram_wdata_mask;
wire [7:0] w_video_r;
wire [7:0] w_video_g;
wire [7:0] w_video_b;
wire [3:0] O_sdram_dqm_d;
wire [10:0] O_sdram_addr_d;
wire [31:0] w_sdram_rdata;
wire [5:5] w_red;
wire [5:4] w_green;
wire [5:5] w_blue;
wire VCC;
wire GND;
  IBUF clk14m_ibuf (
    .O(clk14m_d),
    .I(clk14m) 
);
  IBUF slot_reset_n_ibuf (
    .O(slot_reset_n_d),
    .I(slot_reset_n) 
);
  IBUF slot_iorq_n_ibuf (
    .O(slot_iorq_n_d),
    .I(slot_iorq_n) 
);
  IBUF slot_rd_n_ibuf (
    .O(slot_rd_n_d),
    .I(slot_rd_n) 
);
  IBUF slot_wr_n_ibuf (
    .O(slot_wr_n_d),
    .I(slot_wr_n) 
);
  IBUF slot_a_0_ibuf (
    .O(slot_a_d[0]),
    .I(slot_a[0]) 
);
  IBUF slot_a_1_ibuf (
    .O(slot_a_d[1]),
    .I(slot_a[1]) 
);
  IBUF slot_a_2_ibuf (
    .O(slot_a_d[2]),
    .I(slot_a[2]) 
);
  IBUF slot_a_3_ibuf (
    .O(slot_a_d[3]),
    .I(slot_a[3]) 
);
  IBUF slot_a_4_ibuf (
    .O(slot_a_d[4]),
    .I(slot_a[4]) 
);
  IBUF slot_a_5_ibuf (
    .O(slot_a_d[5]),
    .I(slot_a[5]) 
);
  IBUF slot_a_6_ibuf (
    .O(slot_a_d[6]),
    .I(slot_a[6]) 
);
  IBUF slot_a_7_ibuf (
    .O(slot_a_d[7]),
    .I(slot_a[7]) 
);
  IOBUF slot_d_0_iobuf (
    .O(slot_d_in[0]),
    .IO(slot_d[0]),
    .I(ff_rdata[0]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_1_iobuf (
    .O(slot_d_in[1]),
    .IO(slot_d[1]),
    .I(ff_rdata[1]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_2_iobuf (
    .O(slot_d_in[2]),
    .IO(slot_d[2]),
    .I(ff_rdata[2]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_3_iobuf (
    .O(slot_d_in[3]),
    .IO(slot_d[3]),
    .I(ff_rdata[3]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_4_iobuf (
    .O(slot_d_in[4]),
    .IO(slot_d[4]),
    .I(ff_rdata[4]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_5_iobuf (
    .O(slot_d_in[5]),
    .IO(slot_d[5]),
    .I(ff_rdata[5]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_6_iobuf (
    .O(slot_d_in[6]),
    .IO(slot_d[6]),
    .I(ff_rdata[6]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_7_iobuf (
    .O(slot_d_in[7]),
    .IO(slot_d[7]),
    .I(ff_rdata[7]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF IO_sdram_dq_0_iobuf (
    .O(IO_sdram_dq_in[0]),
    .IO(IO_sdram_dq[0]),
    .I(n677_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_1_iobuf (
    .O(IO_sdram_dq_in[1]),
    .IO(IO_sdram_dq[1]),
    .I(n676_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_2_iobuf (
    .O(IO_sdram_dq_in[2]),
    .IO(IO_sdram_dq[2]),
    .I(n675_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_3_iobuf (
    .O(IO_sdram_dq_in[3]),
    .IO(IO_sdram_dq[3]),
    .I(n674_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_4_iobuf (
    .O(IO_sdram_dq_in[4]),
    .IO(IO_sdram_dq[4]),
    .I(n673_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_5_iobuf (
    .O(IO_sdram_dq_in[5]),
    .IO(IO_sdram_dq[5]),
    .I(n672_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_6_iobuf (
    .O(IO_sdram_dq_in[6]),
    .IO(IO_sdram_dq[6]),
    .I(n671_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_7_iobuf (
    .O(IO_sdram_dq_in[7]),
    .IO(IO_sdram_dq[7]),
    .I(n670_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_8_iobuf (
    .O(IO_sdram_dq_in[8]),
    .IO(IO_sdram_dq[8]),
    .I(n669_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_9_iobuf (
    .O(IO_sdram_dq_in[9]),
    .IO(IO_sdram_dq[9]),
    .I(n668_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_10_iobuf (
    .O(IO_sdram_dq_in[10]),
    .IO(IO_sdram_dq[10]),
    .I(n667_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_11_iobuf (
    .O(IO_sdram_dq_in[11]),
    .IO(IO_sdram_dq[11]),
    .I(n666_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_12_iobuf (
    .O(IO_sdram_dq_in[12]),
    .IO(IO_sdram_dq[12]),
    .I(n665_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_13_iobuf (
    .O(IO_sdram_dq_in[13]),
    .IO(IO_sdram_dq[13]),
    .I(n664_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_14_iobuf (
    .O(IO_sdram_dq_in[14]),
    .IO(IO_sdram_dq[14]),
    .I(n663_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_15_iobuf (
    .O(IO_sdram_dq_in[15]),
    .IO(IO_sdram_dq[15]),
    .I(n662_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_16_iobuf (
    .O(IO_sdram_dq_in[16]),
    .IO(IO_sdram_dq[16]),
    .I(n661_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_17_iobuf (
    .O(IO_sdram_dq_in[17]),
    .IO(IO_sdram_dq[17]),
    .I(n660_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_18_iobuf (
    .O(IO_sdram_dq_in[18]),
    .IO(IO_sdram_dq[18]),
    .I(n659_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_19_iobuf (
    .O(IO_sdram_dq_in[19]),
    .IO(IO_sdram_dq[19]),
    .I(n658_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_20_iobuf (
    .O(IO_sdram_dq_in[20]),
    .IO(IO_sdram_dq[20]),
    .I(n657_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_21_iobuf (
    .O(IO_sdram_dq_in[21]),
    .IO(IO_sdram_dq[21]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_22_iobuf (
    .O(IO_sdram_dq_in[22]),
    .IO(IO_sdram_dq[22]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_23_iobuf (
    .O(IO_sdram_dq_in[23]),
    .IO(IO_sdram_dq[23]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_24_iobuf (
    .O(IO_sdram_dq_in[24]),
    .IO(IO_sdram_dq[24]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_25_iobuf (
    .O(IO_sdram_dq_in[25]),
    .IO(IO_sdram_dq[25]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_26_iobuf (
    .O(IO_sdram_dq_in[26]),
    .IO(IO_sdram_dq[26]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_27_iobuf (
    .O(IO_sdram_dq_in[27]),
    .IO(IO_sdram_dq[27]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_28_iobuf (
    .O(IO_sdram_dq_in[28]),
    .IO(IO_sdram_dq[28]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_29_iobuf (
    .O(IO_sdram_dq_in[29]),
    .IO(IO_sdram_dq[29]),
    .I(n648_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_30_iobuf (
    .O(IO_sdram_dq_in[30]),
    .IO(IO_sdram_dq[30]),
    .I(n647_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_31_iobuf (
    .O(IO_sdram_dq_in[31]),
    .IO(IO_sdram_dq[31]),
    .I(n646_3),
    .OEN(IO_sdram_dq_31_101) 
);
  OBUF slot_wait_obuf (
    .O(slot_wait),
    .I(slot_wait_d_4) 
);
  OBUF slot_intr_obuf (
    .O(slot_intr),
    .I(GND) 
);
  OBUF slot_data_dir_obuf (
    .O(slot_data_dir),
    .I(slot_data_dir_d) 
);
  OBUF busdir_obuf (
    .O(busdir),
    .I(slot_data_dir_d) 
);
  OBUF oe_n_obuf (
    .O(oe_n),
    .I(GND) 
);
  OBUF ws2812_led_obuf (
    .O(ws2812_led),
    .I(ws2812_led_d) 
);
  OBUF O_sdram_clk_obuf (
    .O(O_sdram_clk),
    .I(O_sdram_clk_d) 
);
  OBUF O_sdram_cke_obuf (
    .O(O_sdram_cke),
    .I(O_sdram_cke_d) 
);
  OBUF O_sdram_cs_n_obuf (
    .O(O_sdram_cs_n),
    .I(GND) 
);
  OBUF O_sdram_ras_n_obuf (
    .O(O_sdram_ras_n),
    .I(O_sdram_ras_n_d) 
);
  OBUF O_sdram_cas_n_obuf (
    .O(O_sdram_cas_n),
    .I(O_sdram_cas_n_d) 
);
  OBUF O_sdram_wen_n_obuf (
    .O(O_sdram_wen_n),
    .I(O_sdram_wen_n_d) 
);
  OBUF O_sdram_addr_0_obuf (
    .O(O_sdram_addr[0]),
    .I(O_sdram_addr_d[0]) 
);
  OBUF O_sdram_addr_1_obuf (
    .O(O_sdram_addr[1]),
    .I(O_sdram_addr_d[1]) 
);
  OBUF O_sdram_addr_2_obuf (
    .O(O_sdram_addr[2]),
    .I(O_sdram_addr_d[2]) 
);
  OBUF O_sdram_addr_3_obuf (
    .O(O_sdram_addr[3]),
    .I(O_sdram_addr_d[3]) 
);
  OBUF O_sdram_addr_4_obuf (
    .O(O_sdram_addr[4]),
    .I(O_sdram_addr_d[4]) 
);
  OBUF O_sdram_addr_5_obuf (
    .O(O_sdram_addr[5]),
    .I(O_sdram_addr_d[5]) 
);
  OBUF O_sdram_addr_6_obuf (
    .O(O_sdram_addr[6]),
    .I(O_sdram_addr_d[6]) 
);
  OBUF O_sdram_addr_7_obuf (
    .O(O_sdram_addr[7]),
    .I(O_sdram_addr_d[7]) 
);
  OBUF O_sdram_addr_8_obuf (
    .O(O_sdram_addr[8]),
    .I(GND) 
);
  OBUF O_sdram_addr_9_obuf (
    .O(O_sdram_addr[9]),
    .I(O_sdram_addr_d[9]) 
);
  OBUF O_sdram_addr_10_obuf (
    .O(O_sdram_addr[10]),
    .I(O_sdram_addr_d[10]) 
);
  OBUF O_sdram_ba_0_obuf (
    .O(O_sdram_ba[0]),
    .I(GND) 
);
  OBUF O_sdram_ba_1_obuf (
    .O(O_sdram_ba[1]),
    .I(GND) 
);
  OBUF O_sdram_dqm_0_obuf (
    .O(O_sdram_dqm[0]),
    .I(O_sdram_dqm_d[0]) 
);
  OBUF O_sdram_dqm_1_obuf (
    .O(O_sdram_dqm[1]),
    .I(O_sdram_dqm_d[1]) 
);
  OBUF O_sdram_dqm_2_obuf (
    .O(O_sdram_dqm[2]),
    .I(O_sdram_dqm_d[2]) 
);
  OBUF O_sdram_dqm_3_obuf (
    .O(O_sdram_dqm[3]),
    .I(O_sdram_dqm_d[3]) 
);
  DFF ff_reset_n1_s0 (
    .Q(ff_reset_n1),
    .D(ff_reset_n0),
    .CLK(clk85m) 
);
defparam ff_reset_n1_s0.INIT=1'b0;
  DFF ff_reset_n2_1_s0 (
    .Q(ff_reset_n2_1),
    .D(ff_reset_n1),
    .CLK(clk85m) 
);
defparam ff_reset_n2_1_s0.INIT=1'b0;
  DFF ff_reset_n0_s0 (
    .Q(ff_reset_n0),
    .D(slot_reset_n_d),
    .CLK(clk85m) 
);
defparam ff_reset_n0_s0.INIT=1'b0;
  INV IO_sdram_dq_31_s66 (
    .O(IO_sdram_dq_31_101),
    .I(n680_4) 
);
  Gowin_rPLL u_pll (
    .clk14m_d(clk14m_d),
    .clk215m(clk215m)
);
  Gowin_rPLL2 u_pll2 (
    .clk14m_d(clk14m_d),
    .clk85m(clk85m),
    .O_sdram_clk_d(O_sdram_clk_d),
    .pll_lock85(pll_lock85)
);
  Gowin_CLKDIV u_clkdiv (
    .clk85m(clk85m),
    .pll_lock85(pll_lock85),
    .clk42m(clk42m)
);
  msx_slot u_msx_slot (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .slot_rd_n_d(slot_rd_n_d),
    .slot_wr_n_d(slot_wr_n_d),
    .slot_iorq_n_d(slot_iorq_n_d),
    .ff_reset_n2_1(ff_reset_n2_1),
    .ff_busy(ff_busy),
    .ff_bus_ready(ff_bus_ready),
    .slot_a_d(slot_a_d[7:0]),
    .slot_d_in(slot_d_in[7:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_write(w_bus_write),
    .slot_data_dir_d(slot_data_dir_d),
    .p_slot_data_0_7(p_slot_data_0_7),
    .w_bus_valid(w_bus_valid),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .ff_rdata(ff_rdata[7:0])
);
  vdp u_v9958 (
    .w_bus_write(w_bus_write),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_bus_valid(w_bus_valid),
    .w_bus_ioreq(w_bus_ioreq),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .ff_sdr_ready(ff_sdr_ready),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_pulse1(w_pulse1),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .ff_bus_ready(ff_bus_ready),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .ff_busy(ff_busy),
    .w_pulse2(w_pulse2),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_write(w_sdram_write),
    .w_sdram_valid(w_sdram_valid),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_sdram_address(w_sdram_address[16:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  DVI_TX_Top u_dvi (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  ip_sdram u_sdram (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .O_sdram_clk_d(O_sdram_clk_d),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_refresh(w_sdram_refresh),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_sdram_write(w_sdram_write),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_sdram_address(w_sdram_address[16:2]),
    .IO_sdram_dq_in(IO_sdram_dq_in[31:0]),
    .O_sdram_cke_d(O_sdram_cke_d),
    .ff_sdr_ready(ff_sdr_ready),
    .O_sdram_ras_n_d(O_sdram_ras_n_d),
    .O_sdram_cas_n_d(O_sdram_cas_n_d),
    .O_sdram_wen_n_d(O_sdram_wen_n_d),
    .n646_3(n646_3),
    .n647_3(n647_3),
    .n648_3(n648_3),
    .n649_3(n649_3),
    .n650_3(n650_3),
    .n651_3(n651_3),
    .n652_3(n652_3),
    .n653_3(n653_3),
    .n654_3(n654_3),
    .n655_3(n655_3),
    .n656_3(n656_3),
    .n657_3(n657_3),
    .n658_3(n658_3),
    .n659_3(n659_3),
    .n660_3(n660_3),
    .n661_3(n661_3),
    .n662_3(n662_3),
    .n663_3(n663_3),
    .n664_3(n664_3),
    .n665_3(n665_3),
    .n666_3(n666_3),
    .n667_3(n667_3),
    .n668_3(n668_3),
    .n669_3(n669_3),
    .n670_3(n670_3),
    .n671_3(n671_3),
    .n672_3(n672_3),
    .n673_3(n673_3),
    .n674_3(n674_3),
    .n675_3(n675_3),
    .n676_3(n676_3),
    .n677_3(n677_3),
    .n680_4(n680_4),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .O_sdram_dqm_d(O_sdram_dqm_d[3:0]),
    .O_sdram_addr_d_0(O_sdram_addr_d[0]),
    .O_sdram_addr_d_1(O_sdram_addr_d[1]),
    .O_sdram_addr_d_2(O_sdram_addr_d[2]),
    .O_sdram_addr_d_3(O_sdram_addr_d[3]),
    .O_sdram_addr_d_4(O_sdram_addr_d[4]),
    .O_sdram_addr_d_5(O_sdram_addr_d[5]),
    .O_sdram_addr_d_6(O_sdram_addr_d[6]),
    .O_sdram_addr_d_7(O_sdram_addr_d[7]),
    .O_sdram_addr_d_9(O_sdram_addr_d[9]),
    .O_sdram_addr_d_10(O_sdram_addr_d[10]),
    .w_sdram_rdata(w_sdram_rdata[31:0])
);
  ip_ws2812_led u_led (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_wr(ff_wr),
    .w_green(w_green[5:4]),
    .w_red(w_red[5]),
    .w_blue(w_blue[5]),
    .ws2812_led_d(ws2812_led_d),
    .w_sending(w_sending)
);
  ip_debugger u_debugger (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_valid(w_bus_valid),
    .w_pulse1(w_pulse1),
    .w_pulse2(w_pulse2),
    .w_sending(w_sending),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .w_bus_address(w_bus_address[1:0]),
    .ff_wr(ff_wr),
    .w_red(w_red[5]),
    .w_green(w_green[5:4]),
    .w_blue(w_blue[5])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* tangnano20k_vdp_cartridge */
