<profile>

<section name = "Vitis HLS Report for 'guitar_effects'" level="0">
<item name = "Date">Thu Apr 25 16:16:29 2024
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">Guitar_Effects</item>
<item name = "Solution">int_to_short (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_compression_fu_580">compression, 6205, 6250, 62.050 us, 62.500 us, 6205, 6250, no</column>
<column name="grp_wah_fu_594">wah, 660, 660, 6.600 us, 6.600 us, 660, 660, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">441, 441, 1, -, -, 441, no</column>
<column name="- Loop 2">88200, 88200, 1, -, -, 88200, no</column>
<column name="- VITIS_LOOP_84_2">100, 100, 1, -, -, 100, no</column>
<column name="- VITIS_LOOP_97_3">?, ?, 6 ~ 6970, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1121, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">1, 11, 6492, 10681, -</column>
<column name="Memory">130, -, 5, 8, 0</column>
<column name="Multiplexer">-, -, -, 962, -</column>
<column name="Register">-, -, 1376, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">46, 5, 7, 24, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_compression_fu_580">compression, 1, 1, 2146, 4419, 0</column>
<column name="control_r_s_axi_U">control_r_s_axi, 0, 0, 508, 840, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U52">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 0, 0, 718, 1318, 0</column>
<column name="mul_32s_8s_40_2_1_U54">mul_32s_8s_40_2_1, 0, 1, 165, 50, 0</column>
<column name="mul_32s_8s_40_2_1_U55">mul_32s_8s_40_2_1, 0, 1, 165, 50, 0</column>
<column name="sitofp_32s_32_6_no_dsp_1_U53">sitofp_32s_32_6_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="srem_32ns_18ns_17_36_seq_1_U56">srem_32ns_18ns_17_36_seq_1, 0, 0, 394, 238, 0</column>
<column name="srem_32ns_18ns_32_36_seq_1_U57">srem_32ns_18ns_32_36_seq_1, 0, 0, 394, 238, 0</column>
<column name="grp_wah_fu_594">wah, 0, 5, 1859, 3207, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="compression_buffer_U">compression_buffer_RAM_AUTO_1R1W, 1, 0, 0, 0, 441, 16, 1, 7056</column>
<column name="control_signals_buffer_U">control_signals_buffer_RAM_AUTO_1R1W, 0, 5, 8, 0, 100, 5, 1, 500</column>
<column name="delay_buffer_U">delay_buffer_RAM_AUTO_1R1W, 128, 0, 0, 0, 88200, 16, 1, 1411200</column>
<column name="wah_values_buffer_U">wah_values_buffer_RAM_AUTO_1R1W, 1, 0, 0, 0, 100, 16, 1, 1600</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln346_fu_1072_p2">+, 0, 0, 14, 9, 8</column>
<column name="add_ln84_fu_698_p2">+, 0, 0, 14, 7, 1</column>
<column name="current_sample_fu_833_p2">+, 0, 0, 39, 32, 1</column>
<column name="empty_53_fu_637_p2">+, 0, 0, 14, 9, 1</column>
<column name="empty_56_fu_667_p2">+, 0, 0, 24, 17, 1</column>
<column name="grp_fu_1028_p0">+, 0, 0, 39, 32, 1</column>
<column name="output_fu_1190_p2">+, 0, 0, 23, 16, 16</column>
<column name="r_V_fu_859_p2">+, 0, 0, 39, 32, 32</column>
<column name="result_fu_980_p2">+, 0, 0, 23, 16, 16</column>
<column name="ret_V_2_fu_903_p2">+, 0, 0, 23, 16, 1</column>
<column name="ret_V_fu_961_p2">+, 0, 0, 23, 16, 1</column>
<column name="grp_fu_1016_p0">-, 0, 0, 39, 32, 32</column>
<column name="negative_threshold_fu_778_p2">-, 0, 0, 23, 1, 16</column>
<column name="r_V_2_fu_864_p2">-, 0, 0, 39, 32, 32</column>
<column name="result_1_fu_922_p2">-, 0, 0, 23, 16, 16</column>
<column name="result_V_4_fu_1165_p2">-, 0, 0, 23, 1, 16</column>
<column name="sub_ln1512_fu_1086_p2">-, 0, 0, 15, 7, 8</column>
<column name="ap_block_state75_on_subcall_done">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1800">and, 0, 0, 2, 1, 1</column>
<column name="exitcond3712_fu_661_p2">icmp, 0, 0, 13, 17, 17</column>
<column name="exitcond3725_fu_631_p2">icmp, 0, 0, 11, 9, 8</column>
<column name="icmp_ln1049_1_fu_898_p2">icmp, 0, 0, 10, 7, 1</column>
<column name="icmp_ln1049_fu_956_p2">icmp, 0, 0, 10, 7, 1</column>
<column name="icmp_ln148_fu_849_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln150_fu_854_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln84_fu_692_p2">icmp, 0, 0, 10, 7, 6</column>
<column name="r_V_7_fu_1124_p2">lshr, 0, 0, 179, 63, 63</column>
<column name="ap_block_state75">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state77">or, 0, 0, 2, 1, 1</column>
<column name="or_ln105_fu_839_p2">or, 0, 0, 32, 32, 4</column>
<column name="or_ln110_fu_989_p2">or, 0, 0, 32, 32, 3</column>
<column name="or_ln115_fu_1171_p2">or, 0, 0, 32, 32, 2</column>
<column name="or_ln120_fu_1210_p2">or, 0, 0, 32, 32, 1</column>
<column name="result_V_fu_1184_p3">select, 0, 0, 16, 1, 16</column>
<column name="ret_V_1_fu_973_p3">select, 0, 0, 16, 1, 16</column>
<column name="ret_V_3_fu_915_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln1048_1_fu_908_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln1048_fu_966_p3">select, 0, 0, 16, 1, 16</column>
<column name="ush_fu_1096_p3">select, 0, 0, 9, 1, 9</column>
<column name="val_fu_1158_p3">select, 0, 0, 16, 1, 16</column>
<column name="r_V_8_fu_1130_p2">shl, 0, 0, 179, 63, 63</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="INPUT_r_TDATA_blk_n">9, 2, 1, 2</column>
<column name="OUTPUT_r_TDATA_blk_n">9, 2, 1, 2</column>
<column name="OUTPUT_r_TLAST_int_regslice">14, 3, 1, 3</column>
<column name="ap_NS_fsm">385, 78, 1, 78</column>
<column name="ap_phi_mux_empty_64_phi_fu_562_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_tmp_short_9_phi_fu_573_p4">9, 2, 16, 32</column>
<column name="compression_buffer_address0">14, 3, 9, 27</column>
<column name="compression_buffer_ce0">14, 3, 1, 3</column>
<column name="compression_buffer_d0">14, 3, 16, 48</column>
<column name="compression_buffer_index_1_fu_284">9, 2, 16, 32</column>
<column name="compression_buffer_we0">14, 3, 1, 3</column>
<column name="control_signals_buffer_address0">14, 3, 7, 21</column>
<column name="control_signals_buffer_ce0">14, 3, 1, 3</column>
<column name="control_signals_buffer_d0">14, 3, 5, 15</column>
<column name="control_signals_buffer_we0">14, 3, 1, 3</column>
<column name="current_sample_1_fu_272">9, 2, 32, 64</column>
<column name="debug_output_local_0_fu_292">9, 2, 32, 64</column>
<column name="delay_buffer_address0">20, 4, 17, 68</column>
<column name="delay_buffer_d0">14, 3, 16, 48</column>
<column name="delay_buffer_index_fu_280">9, 2, 32, 64</column>
<column name="empty_54_fu_264">9, 2, 17, 34</column>
<column name="empty_58_fu_276">9, 2, 32, 64</column>
<column name="empty_61_reg_487">14, 3, 32, 96</column>
<column name="empty_62_reg_515">9, 2, 32, 64</column>
<column name="empty_63_reg_537">9, 2, 32, 64</column>
<column name="empty_64_reg_559">9, 2, 32, 64</column>
<column name="empty_fu_244">9, 2, 9, 18</column>
<column name="gmem_ARADDR">14, 3, 64, 192</column>
<column name="gmem_ARLEN">14, 3, 32, 96</column>
<column name="gmem_ARVALID">14, 3, 1, 3</column>
<column name="gmem_RREADY">14, 3, 1, 3</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="grp_fu_607_ce">14, 3, 1, 3</column>
<column name="grp_fu_607_p0">20, 4, 32, 128</column>
<column name="grp_fu_607_p1">20, 4, 32, 128</column>
<column name="grp_fu_611_ce">14, 3, 1, 3</column>
<column name="grp_fu_611_p0">20, 4, 32, 128</column>
<column name="i_fu_268">9, 2, 7, 14</column>
<column name="tmp_short_2_reg_548">9, 2, 16, 32</column>
<column name="tmp_short_4_reg_526">9, 2, 16, 32</column>
<column name="tmp_short_9_reg_570">9, 2, 16, 32</column>
<column name="tmp_short_reg_501">14, 3, 16, 48</column>
<column name="wah_buffer_index_1_fu_288">9, 2, 16, 32</column>
<column name="wah_values_buffer_address0">14, 3, 7, 21</column>
<column name="wah_values_buffer_ce0">14, 3, 1, 3</column>
<column name="wah_values_buffer_d0">14, 3, 16, 48</column>
<column name="wah_values_buffer_we0">14, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">77, 0, 77, 0</column>
<column name="compression_buffer_index_1_fu_284">16, 0, 16, 0</column>
<column name="compression_max_threshold_read_reg_1277">32, 0, 32, 0</column>
<column name="compression_min_threshold_read_reg_1282">32, 0, 32, 0</column>
<column name="compression_zero_threshold_read_reg_1272">32, 0, 32, 0</column>
<column name="control_read_reg_1300">8, 0, 8, 0</column>
<column name="conv2_i_reg_1592">32, 0, 32, 0</column>
<column name="conv7_i_i_i_reg_1410">40, 0, 40, 0</column>
<column name="current_sample_1_fu_272">32, 0, 32, 0</column>
<column name="current_sample_reg_1462">32, 0, 32, 0</column>
<column name="data_V_reg_1602">32, 0, 32, 0</column>
<column name="dc_reg_1597">32, 0, 32, 0</column>
<column name="debug_output_local_0_fu_292">32, 0, 32, 0</column>
<column name="delay_buffer_index_fu_280">32, 0, 32, 0</column>
<column name="delay_buffer_index_load_reg_1557">32, 0, 32, 0</column>
<column name="delay_buffer_load_reg_1582">16, 0, 16, 0</column>
<column name="delay_mult_read_reg_1267">32, 0, 32, 0</column>
<column name="delay_samples_read_reg_1262">32, 0, 32, 0</column>
<column name="distortion_clip_factor_read_reg_1287">8, 0, 8, 0</column>
<column name="distortion_threshold_read_reg_1292">32, 0, 32, 0</column>
<column name="empty_54_fu_264">17, 0, 17, 0</column>
<column name="empty_58_fu_276">32, 0, 32, 0</column>
<column name="empty_59_reg_1399">16, 0, 16, 0</column>
<column name="empty_61_reg_487">32, 0, 32, 0</column>
<column name="empty_62_reg_515">32, 0, 32, 0</column>
<column name="empty_63_reg_537">32, 0, 32, 0</column>
<column name="empty_64_reg_559">32, 0, 32, 0</column>
<column name="empty_fu_244">9, 0, 9, 0</column>
<column name="gmem_addr_read_reg_1394">32, 0, 32, 0</column>
<column name="grp_compression_fu_580_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_wah_fu_594_ap_start_reg">1, 0, 1, 0</column>
<column name="i_fu_268">7, 0, 7, 0</column>
<column name="isNeg_reg_1612">1, 0, 1, 0</column>
<column name="negative_threshold_reg_1405">16, 0, 16, 0</column>
<column name="or_ln105_reg_1467">31, 0, 32, 1</column>
<column name="p_Result_13_reg_1607">23, 0, 23, 0</column>
<column name="r_V_10_reg_1495">40, 0, 40, 0</column>
<column name="r_V_2_reg_1485">32, 0, 32, 0</column>
<column name="r_V_9_reg_1522">40, 0, 40, 0</column>
<column name="r_V_reg_1480">32, 0, 32, 0</column>
<column name="result_V_4_reg_1627">16, 0, 16, 0</column>
<column name="ret_V_3_cast_reg_1500">16, 0, 16, 0</column>
<column name="ret_V_cast_reg_1527">16, 0, 16, 0</column>
<column name="srem_ln209_reg_1572">17, 0, 17, 0</column>
<column name="tmp_12_reg_1380">1, 0, 1, 0</column>
<column name="tmp_13_reg_1384">1, 0, 1, 0</column>
<column name="tmp_dest_V_reg_1451">6, 0, 6, 0</column>
<column name="tmp_id_V_reg_1446">5, 0, 5, 0</column>
<column name="tmp_keep_V_reg_1427">4, 0, 4, 0</column>
<column name="tmp_last_V_reg_1442">1, 0, 1, 0</column>
<column name="tmp_reg_1376">1, 0, 1, 0</column>
<column name="tmp_short_2_reg_548">16, 0, 16, 0</column>
<column name="tmp_short_4_reg_526">16, 0, 16, 0</column>
<column name="tmp_short_9_reg_570">16, 0, 16, 0</column>
<column name="tmp_short_reg_501">16, 0, 16, 0</column>
<column name="tmp_strb_V_reg_1432">4, 0, 4, 0</column>
<column name="tmp_user_V_reg_1437">2, 0, 2, 0</column>
<column name="trunc_ln1049_1_reg_1507">7, 0, 7, 0</column>
<column name="trunc_ln1049_reg_1534">7, 0, 7, 0</column>
<column name="trunc_ln24_reg_1307">1, 0, 1, 0</column>
<column name="trunc_ln77_reg_1422">31, 0, 31, 0</column>
<column name="ush_reg_1617">9, 0, 9, 0</column>
<column name="val_reg_1622">16, 0, 16, 0</column>
<column name="wah_buffer_index_1_fu_288">16, 0, 16, 0</column>
<column name="wah_coeffs_read_reg_1256">64, 0, 64, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_r_AWVALID">in, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_AWREADY">out, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_AWADDR">in, 8, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_WVALID">in, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_WREADY">out, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_WDATA">in, 32, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_WSTRB">in, 4, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_ARVALID">in, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_ARREADY">out, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_ARADDR">in, 8, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_RVALID">out, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_RREADY">in, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_RDATA">out, 32, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_RRESP">out, 2, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_BVALID">out, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_BREADY">in, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_BRESP">out, 2, s_axi, control_r, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_none, guitar_effects, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, guitar_effects, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="INPUT_r_TDATA">in, 32, axis, INPUT_r_V_data_V, pointer</column>
<column name="INPUT_r_TVALID">in, 1, axis, INPUT_r_V_dest_V, pointer</column>
<column name="INPUT_r_TREADY">out, 1, axis, INPUT_r_V_dest_V, pointer</column>
<column name="INPUT_r_TDEST">in, 6, axis, INPUT_r_V_dest_V, pointer</column>
<column name="INPUT_r_TKEEP">in, 4, axis, INPUT_r_V_keep_V, pointer</column>
<column name="INPUT_r_TSTRB">in, 4, axis, INPUT_r_V_strb_V, pointer</column>
<column name="INPUT_r_TUSER">in, 2, axis, INPUT_r_V_user_V, pointer</column>
<column name="INPUT_r_TLAST">in, 1, axis, INPUT_r_V_last_V, pointer</column>
<column name="INPUT_r_TID">in, 5, axis, INPUT_r_V_id_V, pointer</column>
<column name="OUTPUT_r_TDATA">out, 32, axis, OUTPUT_r_V_data_V, pointer</column>
<column name="OUTPUT_r_TVALID">out, 1, axis, OUTPUT_r_V_dest_V, pointer</column>
<column name="OUTPUT_r_TREADY">in, 1, axis, OUTPUT_r_V_dest_V, pointer</column>
<column name="OUTPUT_r_TDEST">out, 6, axis, OUTPUT_r_V_dest_V, pointer</column>
<column name="OUTPUT_r_TKEEP">out, 4, axis, OUTPUT_r_V_keep_V, pointer</column>
<column name="OUTPUT_r_TSTRB">out, 4, axis, OUTPUT_r_V_strb_V, pointer</column>
<column name="OUTPUT_r_TUSER">out, 2, axis, OUTPUT_r_V_user_V, pointer</column>
<column name="OUTPUT_r_TLAST">out, 1, axis, OUTPUT_r_V_last_V, pointer</column>
<column name="OUTPUT_r_TID">out, 5, axis, OUTPUT_r_V_id_V, pointer</column>
</table>
</item>
</section>
</profile>
