From b75b2d7f703525e367f64e2b06a15273832929f6 Mon Sep 17 00:00:00 2001
From: John Jacques <john.jacques@intel.com>
Date: Thu, 18 Jul 2019 19:42:09 -0500
Subject: [PATCH 3/4] datalogger: Device Tree Changes for Axxia Test Case

Signed-off-by: John Jacques <john.jacques@intel.com>
---
 arch/arm64/boot/dts/intel/axm5616-victoria.dts | 16 ++++++++++++++++
 arch/arm64/boot/dts/intel/axm56xx.dtsi         | 18 ++++++------------
 2 files changed, 22 insertions(+), 12 deletions(-)

diff --git a/arch/arm64/boot/dts/intel/axm5616-victoria.dts b/arch/arm64/boot/dts/intel/axm5616-victoria.dts
index 7c52d9f..a70471f 100644
--- a/arch/arm64/boot/dts/intel/axm5616-victoria.dts
+++ b/arch/arm64/boot/dts/intel/axm5616-victoria.dts
@@ -25,6 +25,18 @@
 		reg = <0 0x00000000 0 0x40000000>;
 	};
 
+        reserved-memory {
+                #address-cells = <2>;
+                #size-cells = <2>;
+                ranges;
+
+		datalogger_reserved: datalogger@30000000 {
+                        compatible = "datalogger";
+                        reg = <0 0x30000000 0 0x00020000>;
+                        no-map;
+                };
+        };
+
 	mmc_3v3: fixedregulator@0 {
 		compatible = "regulator-fixed";
 		regulator-name = "3V3";
@@ -245,3 +257,7 @@
 &cm1 {
 	status = "okay";
 };
+
+&watchdog0 {
+	status ="okay";
+};
diff --git a/arch/arm64/boot/dts/intel/axm56xx.dtsi b/arch/arm64/boot/dts/intel/axm56xx.dtsi
index 1c2d3b0..dead68f 100644
--- a/arch/arm64/boot/dts/intel/axm56xx.dtsi
+++ b/arch/arm64/boot/dts/intel/axm56xx.dtsi
@@ -32,7 +32,7 @@
 		serial1   = &serial1;
 		serial2	  = &serial2;
 		serial3	  = &serial3;
-		timer	  = &timer0;
+		watchdog0 = &watchdog0;
 		ethernet0 = &nemac;
 		i2c0	  = &i2c0;
 		i2c1	  = &i2c1;
@@ -478,17 +478,11 @@
 				status = "disabled";
 			};
 
-			timer0: timer@8080220000 {
-				compatible = "arm,sp804", "arm,primecell";
-				reg = <0x80 0x80220000 0 0x10000>;
-				interrupts = <GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH>,
-					     <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>,
-					     <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>,
-					     <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>,
-					     <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>,
-					     <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>,
-					     <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH>,
-					     <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>;
+			watchdog0: watchdog@0x80802200e0 {
+				compatible = "arm,sp804_wdt_axxia", "arm,primecell";
+				arm,primecell-periphid = <0x00141805>;
+				reg = <0x80 0x802200e0 0 0x1000>;
+				interrupts = <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>;
 				clocks = <&clk_per 0>;
 				clock-names = "apb_pclk";
 			};
-- 
2.7.4

