{
  "module_name": "phy_lcn.c",
  "hash_id": "ebc554010bdb0023a2e7c113cd86e95c677aad1838d0cae2141ddfdc3126880e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/broadcom/b43/phy_lcn.c",
  "human_readable_source": " \n\n#include <linux/slab.h>\n\n#include \"b43.h\"\n#include \"phy_lcn.h\"\n#include \"tables_phy_lcn.h\"\n#include \"main.h\"\n\nstruct lcn_tx_gains {\n\tu16 gm_gain;\n\tu16 pga_gain;\n\tu16 pad_gain;\n\tu16 dac_gain;\n};\n\nstruct lcn_tx_iir_filter {\n\tu8 type;\n\tu16 values[16];\n};\n\nenum lcn_sense_type {\n\tB43_SENSE_TEMP,\n\tB43_SENSE_VBAT,\n};\n\n \n\n \nstatic void b43_radio_2064_channel_setup(struct b43_wldev *dev)\n{\n\tu16 save[2];\n\n\tb43_radio_set(dev, 0x09d, 0x4);\n\tb43_radio_write(dev, 0x09e, 0xf);\n\n\t \n\tb43_radio_write(dev, 0x02a, 0xb);\n\tb43_radio_maskset(dev, 0x030, ~0x3, 0xa);\n\tb43_radio_maskset(dev, 0x091, ~0x3, 0);\n\tb43_radio_maskset(dev, 0x038, ~0xf, 0x7);\n\tb43_radio_maskset(dev, 0x030, ~0xc, 0x8);\n\tb43_radio_maskset(dev, 0x05e, ~0xf, 0x8);\n\tb43_radio_maskset(dev, 0x05e, ~0xf0, 0x80);\n\tb43_radio_write(dev, 0x06c, 0x80);\n\n\tsave[0] = b43_radio_read(dev, 0x044);\n\tsave[1] = b43_radio_read(dev, 0x12b);\n\n\tb43_radio_set(dev, 0x044, 0x7);\n\tb43_radio_set(dev, 0x12b, 0xe);\n\n\t \n\n\tb43_radio_write(dev, 0x040, 0xfb);\n\n\tb43_radio_write(dev, 0x041, 0x9a);\n\tb43_radio_write(dev, 0x042, 0xa3);\n\tb43_radio_write(dev, 0x043, 0x0c);\n\n\t \n\n\tb43_radio_set(dev, 0x044, 0x0c);\n\tudelay(1);\n\n\tb43_radio_write(dev, 0x044, save[0]);\n\tb43_radio_write(dev, 0x12b, save[1]);\n\n\tif (dev->phy.rev == 1) {\n\t\t \n\t\tb43_radio_write(dev, 0x038, 0x0);\n\t\tb43_radio_write(dev, 0x091, 0x7);\n\t}\n}\n\n \nstatic void b43_radio_2064_init(struct b43_wldev *dev)\n{\n\tif (b43_current_band(dev->wl) == NL80211_BAND_2GHZ) {\n\t\tb43_radio_write(dev, 0x09c, 0x0020);\n\t\tb43_radio_write(dev, 0x105, 0x0008);\n\t} else {\n\t\t \n\t}\n\tb43_radio_write(dev, 0x032, 0x0062);\n\tb43_radio_write(dev, 0x033, 0x0019);\n\tb43_radio_write(dev, 0x090, 0x0010);\n\tb43_radio_write(dev, 0x010, 0x0000);\n\tif (dev->phy.rev == 1) {\n\t\tb43_radio_write(dev, 0x060, 0x007f);\n\t\tb43_radio_write(dev, 0x061, 0x0072);\n\t\tb43_radio_write(dev, 0x062, 0x007f);\n\t}\n\tb43_radio_write(dev, 0x01d, 0x0002);\n\tb43_radio_write(dev, 0x01e, 0x0006);\n\n\tb43_phy_write(dev, 0x4ea, 0x4688);\n\tb43_phy_maskset(dev, 0x4eb, ~0x7, 0x2);\n\tb43_phy_mask(dev, 0x4eb, ~0x01c0);\n\tb43_phy_maskset(dev, 0x46a, 0xff00, 0x19);\n\n\tb43_lcntab_write(dev, B43_LCNTAB16(0x00, 0x55), 0);\n\n\tb43_radio_mask(dev, 0x05b, (u16) ~0xff02);\n\tb43_radio_set(dev, 0x004, 0x40);\n\tb43_radio_set(dev, 0x120, 0x10);\n\tb43_radio_set(dev, 0x078, 0x80);\n\tb43_radio_set(dev, 0x129, 0x2);\n\tb43_radio_set(dev, 0x057, 0x1);\n\tb43_radio_set(dev, 0x05b, 0x2);\n\n\t \n\tb43_radio_read(dev, 0x05c);\n\n\tb43_radio_mask(dev, 0x05b, (u16) ~0xff02);\n\tb43_radio_mask(dev, 0x057, (u16) ~0xff01);\n\n\tb43_phy_write(dev, 0x933, 0x2d6b);\n\tb43_phy_write(dev, 0x934, 0x2d6b);\n\tb43_phy_write(dev, 0x935, 0x2d6b);\n\tb43_phy_write(dev, 0x936, 0x2d6b);\n\tb43_phy_write(dev, 0x937, 0x016b);\n\n\tb43_radio_mask(dev, 0x057, (u16) ~0xff02);\n\tb43_radio_write(dev, 0x0c2, 0x006f);\n}\n\n \n\n \nstatic void b43_phy_lcn_afe_set_unset(struct b43_wldev *dev)\n{\n\tu16 afe_ctl2 = b43_phy_read(dev, B43_PHY_LCN_AFE_CTL2);\n\tu16 afe_ctl1 = b43_phy_read(dev, B43_PHY_LCN_AFE_CTL1);\n\n\tb43_phy_write(dev, B43_PHY_LCN_AFE_CTL2, afe_ctl2 | 0x1);\n\tb43_phy_write(dev, B43_PHY_LCN_AFE_CTL1, afe_ctl1 | 0x1);\n\n\tb43_phy_write(dev, B43_PHY_LCN_AFE_CTL2, afe_ctl2 & ~0x1);\n\tb43_phy_write(dev, B43_PHY_LCN_AFE_CTL1, afe_ctl1 & ~0x1);\n\n\tb43_phy_write(dev, B43_PHY_LCN_AFE_CTL2, afe_ctl2);\n\tb43_phy_write(dev, B43_PHY_LCN_AFE_CTL1, afe_ctl1);\n}\n\n \nstatic u16 b43_phy_lcn_get_pa_gain(struct b43_wldev *dev)\n{\n\treturn (b43_phy_read(dev, 0x4fb) & 0x7f00) >> 8;\n}\n\n \nstatic void b43_phy_lcn_set_dac_gain(struct b43_wldev *dev, u16 dac_gain)\n{\n\tu16 dac_ctrl;\n\n\tdac_ctrl = b43_phy_read(dev, 0x439);\n\tdac_ctrl = dac_ctrl & 0xc7f;\n\tdac_ctrl = dac_ctrl | (dac_gain << 7);\n\tb43_phy_maskset(dev, 0x439, ~0xfff, dac_ctrl);\n}\n\n \nstatic void b43_phy_lcn_set_bbmult(struct b43_wldev *dev, u8 m0)\n{\n\tb43_lcntab_write(dev, B43_LCNTAB16(0x00, 0x57), m0 << 8);\n}\n\n \nstatic void b43_phy_lcn_clear_tx_power_offsets(struct b43_wldev *dev)\n{\n\tu8 i;\n\n\tif (1) {  \n\t\tb43_phy_write(dev, B43_PHY_LCN_TABLE_ADDR, (0x7 << 10) | 0x340);\n\t\tfor (i = 0; i < 30; i++) {\n\t\t\tb43_phy_write(dev, B43_PHY_LCN_TABLE_DATAHI, 0);\n\t\t\tb43_phy_write(dev, B43_PHY_LCN_TABLE_DATALO, 0);\n\t\t}\n\t}\n\n\tb43_phy_write(dev, B43_PHY_LCN_TABLE_ADDR, (0x7 << 10) | 0x80);\n\tfor (i = 0; i < 64; i++) {\n\t\tb43_phy_write(dev, B43_PHY_LCN_TABLE_DATAHI, 0);\n\t\tb43_phy_write(dev, B43_PHY_LCN_TABLE_DATALO, 0);\n\t}\n}\n\n \nstatic void b43_phy_lcn_rev0_baseband_init(struct b43_wldev *dev)\n{\n\tb43_radio_write(dev, 0x11c, 0);\n\n\tb43_phy_write(dev, 0x43b, 0);\n\tb43_phy_write(dev, 0x43c, 0);\n\tb43_phy_write(dev, 0x44c, 0);\n\tb43_phy_write(dev, 0x4e6, 0);\n\tb43_phy_write(dev, 0x4f9, 0);\n\tb43_phy_write(dev, 0x4b0, 0);\n\tb43_phy_write(dev, 0x938, 0);\n\tb43_phy_write(dev, 0x4b0, 0);\n\tb43_phy_write(dev, 0x44e, 0);\n\n\tb43_phy_set(dev, 0x567, 0x03);\n\n\tb43_phy_set(dev, 0x44a, 0x44);\n\tb43_phy_write(dev, 0x44a, 0x80);\n\n\tif (!(dev->dev->bus_sprom->boardflags_lo & B43_BFL_FEM))\n\t\t;  \n\tb43_phy_maskset(dev, 0x634, ~0xff, 0xc);\n\tif (dev->dev->bus_sprom->boardflags_lo & B43_BFL_FEM) {\n\t\tb43_phy_maskset(dev, 0x634, ~0xff, 0xa);\n\t\tb43_phy_write(dev, 0x910, 0x1);\n\t}\n\n\tb43_phy_write(dev, 0x910, 0x1);\n\n\tb43_phy_maskset(dev, 0x448, ~0x300, 0x100);\n\tb43_phy_maskset(dev, 0x608, ~0xff, 0x17);\n\tb43_phy_maskset(dev, 0x604, ~0x7ff, 0x3ea);\n}\n\n \nstatic void b43_phy_lcn_bu_tweaks(struct b43_wldev *dev)\n{\n\tb43_phy_set(dev, 0x805, 0x1);\n\n\tb43_phy_maskset(dev, 0x42f, ~0x7, 0x3);\n\tb43_phy_maskset(dev, 0x030, ~0x7, 0x3);\n\n\tb43_phy_write(dev, 0x414, 0x1e10);\n\tb43_phy_write(dev, 0x415, 0x0640);\n\n\tb43_phy_maskset(dev, 0x4df, (u16) ~0xff00, 0xf700);\n\n\tb43_phy_set(dev, 0x44a, 0x44);\n\tb43_phy_write(dev, 0x44a, 0x80);\n\n\tb43_phy_maskset(dev, 0x434, ~0xff, 0xfd);\n\tb43_phy_maskset(dev, 0x420, ~0xff, 0x10);\n\n\tif (dev->dev->bus_sprom->board_rev >= 0x1204)\n\t\tb43_radio_set(dev, 0x09b, 0xf0);\n\n\tb43_phy_write(dev, 0x7d6, 0x0902);\n\n\tb43_phy_maskset(dev, 0x429, ~0xf, 0x9);\n\tb43_phy_maskset(dev, 0x429, ~(0x3f << 4), 0xe << 4);\n\n\tif (dev->phy.rev == 1) {\n\t\tb43_phy_maskset(dev, 0x423, ~0xff, 0x46);\n\t\tb43_phy_maskset(dev, 0x411, ~0xff, 1);\n\t\tb43_phy_set(dev, 0x434, 0xff);  \n\n\t\t \n\n\t\tb43_phy_maskset(dev, 0x656, ~0xf, 2);\n\t\tb43_phy_set(dev, 0x44d, 4);\n\n\t\tb43_radio_set(dev, 0x0f7, 0x4);\n\t\tb43_radio_mask(dev, 0x0f1, ~0x3);\n\t\tb43_radio_maskset(dev, 0x0f2, ~0xf8, 0x90);\n\t\tb43_radio_maskset(dev, 0x0f3, ~0x3, 0x2);\n\t\tb43_radio_maskset(dev, 0x0f3, ~0xf0, 0xa0);\n\n\t\tb43_radio_set(dev, 0x11f, 0x2);\n\n\t\tb43_phy_lcn_clear_tx_power_offsets(dev);\n\n\t\t \n\t}\n}\n\n \nstatic void b43_phy_lcn_sense_setup(struct b43_wldev *dev,\n\t\t\t\t    enum lcn_sense_type sense_type)\n{\n\tu8 auxpga_vmidcourse, auxpga_vmidfine, auxpga_gain;\n\tu16 auxpga_vmid;\n\tu8 tx_pwr_idx;\n\tu8 i;\n\n\tu16 save_radio_regs[6][2] = {\n\t\t{ 0x007, 0 }, { 0x0ff, 0 }, { 0x11f, 0 }, { 0x005, 0 },\n\t\t{ 0x025, 0 }, { 0x112, 0 },\n\t};\n\tu16 save_phy_regs[14][2] = {\n\t\t{ 0x503, 0 }, { 0x4a4, 0 }, { 0x4d0, 0 }, { 0x4d9, 0 },\n\t\t{ 0x4da, 0 }, { 0x4a6, 0 }, { 0x938, 0 }, { 0x939, 0 },\n\t\t{ 0x4d8, 0 }, { 0x4d0, 0 }, { 0x4d7, 0 }, { 0x4a5, 0 },\n\t\t{ 0x40d, 0 }, { 0x4a2, 0 },\n\t};\n\tu16 save_radio_4a4;\n\n\tmsleep(1);\n\n\t \n\tfor (i = 0; i < 6; i++)\n\t\tsave_radio_regs[i][1] = b43_radio_read(dev,\n\t\t\t\t\t\t       save_radio_regs[i][0]);\n\tfor (i = 0; i < 14; i++)\n\t\tsave_phy_regs[i][1] = b43_phy_read(dev, save_phy_regs[i][0]);\n\tb43_mac_suspend(dev);\n\tsave_radio_4a4 = b43_radio_read(dev, 0x4a4);\n\t \n\ttx_pwr_idx = dev->phy.lcn->tx_pwr_curr_idx;\n\n\t \n\t \n\tb43_radio_set(dev, 0x007, 0x1);\n\tb43_radio_set(dev, 0x0ff, 0x10);\n\tb43_radio_set(dev, 0x11f, 0x4);\n\n\tb43_phy_mask(dev, 0x503, ~0x1);\n\tb43_phy_mask(dev, 0x503, ~0x4);\n\tb43_phy_mask(dev, 0x4a4, ~0x4000);\n\tb43_phy_mask(dev, 0x4a4, (u16) ~0x8000);\n\tb43_phy_mask(dev, 0x4d0, ~0x20);\n\tb43_phy_set(dev, 0x4a5, 0xff);\n\tb43_phy_maskset(dev, 0x4a5, ~0x7000, 0x5000);\n\tb43_phy_mask(dev, 0x4a5, ~0x700);\n\tb43_phy_maskset(dev, 0x40d, ~0xff, 64);\n\tb43_phy_maskset(dev, 0x40d, ~0x700, 0x600);\n\tb43_phy_maskset(dev, 0x4a2, ~0xff, 64);\n\tb43_phy_maskset(dev, 0x4a2, ~0x700, 0x600);\n\tb43_phy_maskset(dev, 0x4d9, ~0x70, 0x20);\n\tb43_phy_maskset(dev, 0x4d9, ~0x700, 0x300);\n\tb43_phy_maskset(dev, 0x4d9, ~0x7000, 0x1000);\n\tb43_phy_mask(dev, 0x4da, ~0x1000);\n\tb43_phy_set(dev, 0x4da, 0x2000);\n\tb43_phy_set(dev, 0x4a6, 0x8000);\n\n\tb43_radio_write(dev, 0x025, 0xc);\n\tb43_radio_set(dev, 0x005, 0x8);\n\tb43_phy_set(dev, 0x938, 0x4);\n\tb43_phy_set(dev, 0x939, 0x4);\n\tb43_phy_set(dev, 0x4a4, 0x1000);\n\n\t \n\tb43_lcntab_write(dev, B43_LCNTAB16(0x8, 0x6), 0x640);\n\n\tswitch (sense_type) {\n\tcase B43_SENSE_TEMP:\n\t\tb43_phy_set(dev, 0x4d7, 0x8);\n\t\tb43_phy_maskset(dev, 0x4d7, ~0x7000, 0x1000);\n\t\tauxpga_vmidcourse = 8;\n\t\tauxpga_vmidfine = 0x4;\n\t\tauxpga_gain = 2;\n\t\tb43_radio_set(dev, 0x082, 0x20);\n\t\tbreak;\n\tcase B43_SENSE_VBAT:\n\t\tb43_phy_set(dev, 0x4d7, 0x8);\n\t\tb43_phy_maskset(dev, 0x4d7, ~0x7000, 0x3000);\n\t\tauxpga_vmidcourse = 7;\n\t\tauxpga_vmidfine = 0xa;\n\t\tauxpga_gain = 2;\n\t\tbreak;\n\t}\n\tauxpga_vmid = (0x200 | (auxpga_vmidcourse << 4) | auxpga_vmidfine);\n\n\tb43_phy_set(dev, 0x4d8, 0x1);\n\tb43_phy_maskset(dev, 0x4d8, ~(0x3ff << 2), auxpga_vmid << 2);\n\tb43_phy_set(dev, 0x4d8, 0x2);\n\tb43_phy_maskset(dev, 0x4d8, ~(0x7 << 12), auxpga_gain << 12);\n\tb43_phy_set(dev, 0x4d0, 0x20);\n\tb43_radio_write(dev, 0x112, 0x6);\n\n\tb43_dummy_transmission(dev, true, false);\n\t \n\tif (!(b43_phy_read(dev, 0x476) & 0x8000))\n\t\tudelay(10);\n\n\t \n\tfor (i = 0; i < 6; i++)\n\t\tb43_radio_write(dev, save_radio_regs[i][0],\n\t\t\t\tsave_radio_regs[i][1]);\n\tfor (i = 0; i < 14; i++)\n\t\tb43_phy_write(dev, save_phy_regs[i][0], save_phy_regs[i][1]);\n\t \n\tb43_radio_write(dev, 0x4a4, save_radio_4a4);\n\n\tb43_mac_enable(dev);\n\n\tmsleep(1);\n}\n\nstatic bool b43_phy_lcn_load_tx_iir_cck_filter(struct b43_wldev *dev,\n\t\t\t\t\t       u8 filter_type)\n{\n\tint i, j;\n\tu16 phy_regs[] = { 0x910, 0x91e, 0x91f, 0x924, 0x925, 0x926, 0x920,\n\t\t\t   0x921, 0x927, 0x928, 0x929, 0x922, 0x923, 0x930,\n\t\t\t   0x931, 0x932 };\n\t \n\tstruct lcn_tx_iir_filter tx_iir_filters_cck[] = {\n\t\t{ 0,  { 1, 415, 1874, 64, 128, 64, 792, 1656, 64, 128, 64, 778,\n\t\t\t1582, 64, 128, 64 } },\n\t\t{ 1,  { 1, 402, 1847, 259, 59, 259, 671, 1794, 68, 54, 68, 608,\n\t\t\t1863, 93, 167, 93 } },\n\t\t{ 2,  { 1, 415, 1874, 64, 128, 64, 792, 1656, 192, 384, 192,\n\t\t\t778, 1582, 64, 128, 64 } },\n\t\t{ 3,  { 1, 302, 1841, 129, 258, 129, 658, 1720, 205, 410, 205,\n\t\t\t754, 1760, 170, 340, 170 } },\n\t\t{ 20, { 1, 360, 1884, 242, 1734, 242, 752, 1720, 205, 1845, 205,\n\t\t\t767, 1760, 256, 185, 256 } },\n\t\t{ 21, { 1, 360, 1884, 149, 1874, 149, 752, 1720, 205, 1883, 205,\n\t\t\t767, 1760, 256, 273, 256 } },\n\t\t{ 22, { 1, 360, 1884, 98, 1948, 98, 752, 1720, 205, 1924, 205,\n\t\t\t767, 1760, 256, 352, 256 } },\n\t\t{ 23, { 1, 350, 1884, 116, 1966, 116, 752, 1720, 205, 2008, 205,\n\t\t\t767, 1760, 128, 233, 128 } },\n\t\t{ 24, { 1, 325, 1884, 32, 40, 32, 756, 1720, 256, 471, 256, 766,\n\t\t\t1760, 256, 1881, 256 } },\n\t\t{ 25, { 1, 299, 1884, 51, 64, 51, 736, 1720, 256, 471, 256, 765,\n\t\t\t1760, 262, 1878, 262 } },\n\t\t \n\t\t{ 26, { 1, 277, 1943, 39, 117, 88, 637, 1838, 64, 192, 144, 614,\n\t\t\t1864, 128, 384, 288 } },\n\t\t{ 27, { 1, 245, 1943, 49, 147, 110, 626, 1838, 256, 768, 576,\n\t\t\t613, 1864, 128, 384, 288 } },\n\t\t{ 30, { 1, 302, 1841, 61, 122, 61, 658, 1720, 205, 410, 205,\n\t\t\t754, 1760, 170, 340, 170 } },\n\t};\n\n\tfor (i = 0; i < ARRAY_SIZE(tx_iir_filters_cck); i++) {\n\t\tif (tx_iir_filters_cck[i].type == filter_type) {\n\t\t\tfor (j = 0; j < 16; j++)\n\t\t\t\tb43_phy_write(dev, phy_regs[j],\n\t\t\t\t\t      tx_iir_filters_cck[i].values[j]);\n\t\t\treturn true;\n\t\t}\n\t}\n\n\treturn false;\n}\n\nstatic bool b43_phy_lcn_load_tx_iir_ofdm_filter(struct b43_wldev *dev,\n\t\t\t\t\t\tu8 filter_type)\n{\n\tint i, j;\n\tu16 phy_regs[] = { 0x90f, 0x900, 0x901, 0x906, 0x907, 0x908, 0x902,\n\t\t\t   0x903, 0x909, 0x90a, 0x90b, 0x904, 0x905, 0x90c,\n\t\t\t   0x90d, 0x90e };\n\tstruct lcn_tx_iir_filter tx_iir_filters_ofdm[] = {\n\t\t{ 0, { 0, 0xa2, 0x0, 0x100, 0x100, 0x0, 0x0, 0x0, 0x100, 0x0,\n\t\t       0x0, 0x278, 0xfea0, 0x80, 0x100, 0x80 } },\n\t\t{ 1, { 0, 374, 0xFF79, 16, 32, 16, 799, 0xFE74, 50, 32, 50, 750,\n\t\t       0xFE2B, 212, 0xFFCE, 212 } },\n\t\t{ 2, { 0, 375, 0xFF16, 37, 76, 37, 799, 0xFE74, 32, 20, 32, 748,\n\t\t       0xFEF2, 128, 0xFFE2, 128 } },\n\t};\n\n\tfor (i = 0; i < ARRAY_SIZE(tx_iir_filters_ofdm); i++) {\n\t\tif (tx_iir_filters_ofdm[i].type == filter_type) {\n\t\t\tfor (j = 0; j < 16; j++)\n\t\t\t\tb43_phy_write(dev, phy_regs[j],\n\t\t\t\t\t      tx_iir_filters_ofdm[i].values[j]);\n\t\t\treturn true;\n\t\t}\n\t}\n\n\treturn false;\n}\n\n \nstatic void b43_phy_lcn_set_tx_gain_override(struct b43_wldev *dev, bool enable)\n{\n\tb43_phy_maskset(dev, 0x4b0, ~(0x1 << 7), enable << 7);\n\tb43_phy_maskset(dev, 0x4b0, ~(0x1 << 14), enable << 14);\n\tb43_phy_maskset(dev, 0x43b, ~(0x1 << 6), enable << 6);\n}\n\n \nstatic void b43_phy_lcn_set_tx_gain(struct b43_wldev *dev,\n\t\t\t\t    struct lcn_tx_gains *target_gains)\n{\n\tu16 pa_gain = b43_phy_lcn_get_pa_gain(dev);\n\n\tb43_phy_write(dev, 0x4b5,\n\t\t      (target_gains->gm_gain | (target_gains->pga_gain << 8)));\n\tb43_phy_maskset(dev, 0x4fb, ~0x7fff,\n\t\t\t(target_gains->pad_gain | (pa_gain << 8)));\n\tb43_phy_write(dev, 0x4fc,\n\t\t      (target_gains->gm_gain | (target_gains->pga_gain << 8)));\n\tb43_phy_maskset(dev, 0x4fd, ~0x7fff,\n\t\t\t(target_gains->pad_gain | (pa_gain << 8)));\n\n\tb43_phy_lcn_set_dac_gain(dev, target_gains->dac_gain);\n\tb43_phy_lcn_set_tx_gain_override(dev, true);\n}\n\n \nstatic void b43_phy_lcn_tx_pwr_ctl_init(struct b43_wldev *dev)\n{\n\tstruct lcn_tx_gains tx_gains;\n\tu8 bbmult;\n\n\tb43_mac_suspend(dev);\n\n\tif (!dev->phy.lcn->hw_pwr_ctl_capable) {\n\t\tif (b43_current_band(dev->wl) == NL80211_BAND_2GHZ) {\n\t\t\ttx_gains.gm_gain = 4;\n\t\t\ttx_gains.pga_gain = 12;\n\t\t\ttx_gains.pad_gain = 12;\n\t\t\ttx_gains.dac_gain = 0;\n\t\t\tbbmult = 150;\n\t\t} else {\n\t\t\ttx_gains.gm_gain = 7;\n\t\t\ttx_gains.pga_gain = 15;\n\t\t\ttx_gains.pad_gain = 14;\n\t\t\ttx_gains.dac_gain = 0;\n\t\t\tbbmult = 150;\n\t\t}\n\t\tb43_phy_lcn_set_tx_gain(dev, &tx_gains);\n\t\tb43_phy_lcn_set_bbmult(dev, bbmult);\n\t\tb43_phy_lcn_sense_setup(dev, B43_SENSE_TEMP);\n\t} else {\n\t\tb43err(dev->wl, \"TX power control not supported for this HW\\n\");\n\t}\n\n\tb43_mac_enable(dev);\n}\n\n \nstatic void b43_phy_lcn_txrx_spur_avoidance_mode(struct b43_wldev *dev,\n\t\t\t\t\t\t bool enable)\n{\n\tif (enable) {\n\t\tb43_phy_write(dev, 0x942, 0x7);\n\t\tb43_phy_write(dev, 0x93b, ((1 << 13) + 23));\n\t\tb43_phy_write(dev, 0x93c, ((1 << 13) + 1989));\n\n\t\tb43_phy_write(dev, 0x44a, 0x084);\n\t\tb43_phy_write(dev, 0x44a, 0x080);\n\t\tb43_phy_write(dev, 0x6d3, 0x2222);\n\t\tb43_phy_write(dev, 0x6d3, 0x2220);\n\t} else {\n\t\tb43_phy_write(dev, 0x942, 0x0);\n\t\tb43_phy_write(dev, 0x93b, ((0 << 13) + 23));\n\t\tb43_phy_write(dev, 0x93c, ((0 << 13) + 1989));\n\t}\n\tb43_mac_switch_freq(dev, enable);\n}\n\n \n\n \nstatic void b43_phy_lcn_set_channel_tweaks(struct b43_wldev *dev, int channel)\n{\n\tstruct bcma_drv_cc *cc = &dev->dev->bdev->bus->drv_cc;\n\n\tb43_phy_maskset(dev, 0x448, ~0x300, (channel == 14) ? 0x200 : 0x100);\n\n\tif (channel == 1 || channel == 2 || channel == 3 || channel == 4 ||\n\t    channel == 9 || channel == 10 || channel == 11 || channel == 12) {\n\t\tbcma_chipco_pll_write(cc, 0x2, 0x03000c04);\n\t\tbcma_chipco_pll_maskset(cc, 0x3, 0x00ffffff, 0x0);\n\t\tbcma_chipco_pll_write(cc, 0x4, 0x200005c0);\n\n\t\tbcma_cc_set32(cc, BCMA_CC_PMU_CTL, 0x400);\n\n\t\tb43_phy_write(dev, 0x942, 0);\n\n\t\tb43_phy_lcn_txrx_spur_avoidance_mode(dev, false);\n\t\tb43_phy_maskset(dev, 0x424, (u16) ~0xff00, 0x1b00);\n\t\tb43_phy_write(dev, 0x425, 0x5907);\n\t} else {\n\t\tbcma_chipco_pll_write(cc, 0x2, 0x03140c04);\n\t\tbcma_chipco_pll_maskset(cc, 0x3, 0x00ffffff, 0x333333);\n\t\tbcma_chipco_pll_write(cc, 0x4, 0x202c2820);\n\n\t\tbcma_cc_set32(cc, BCMA_CC_PMU_CTL, 0x400);\n\n\t\tb43_phy_write(dev, 0x942, 0);\n\n\t\tb43_phy_lcn_txrx_spur_avoidance_mode(dev, true);\n\t\tb43_phy_maskset(dev, 0x424, (u16) ~0xff00, 0x1f00);\n\t\tb43_phy_write(dev, 0x425, 0x590a);\n\t}\n\n\tb43_phy_set(dev, 0x44a, 0x44);\n\tb43_phy_write(dev, 0x44a, 0x80);\n}\n\n \nstatic int b43_phy_lcn_set_channel(struct b43_wldev *dev,\n\t\t\t\t   struct ieee80211_channel *channel,\n\t\t\t\t   enum nl80211_channel_type channel_type)\n{\n\tstatic const u16 sfo_cfg[14][2] = {\n\t\t{965, 1087}, {967, 1085}, {969, 1082}, {971, 1080}, {973, 1078},\n\t\t{975, 1076}, {977, 1073}, {979, 1071}, {981, 1069}, {983, 1067},\n\t\t{985, 1065}, {987, 1063}, {989, 1060}, {994, 1055},\n\t};\n\n\tb43_phy_lcn_set_channel_tweaks(dev, channel->hw_value);\n\n\tb43_phy_set(dev, 0x44a, 0x44);\n\tb43_phy_write(dev, 0x44a, 0x80);\n\n\tb43_radio_2064_channel_setup(dev);\n\tmdelay(1);\n\n\tb43_phy_lcn_afe_set_unset(dev);\n\n\tb43_phy_write(dev, 0x657, sfo_cfg[channel->hw_value - 1][0]);\n\tb43_phy_write(dev, 0x658, sfo_cfg[channel->hw_value - 1][1]);\n\n\tif (channel->hw_value == 14) {\n\t\tb43_phy_maskset(dev, 0x448, ~(0x3 << 8), (2) << 8);\n\t\tb43_phy_lcn_load_tx_iir_cck_filter(dev, 3);\n\t} else {\n\t\tb43_phy_maskset(dev, 0x448, ~(0x3 << 8), (1) << 8);\n\t\t \n\t\tb43_phy_lcn_load_tx_iir_cck_filter(dev, 25);\n\t}\n\t \n\tb43_phy_lcn_load_tx_iir_ofdm_filter(dev, 0);\n\n\tb43_phy_maskset(dev, 0x4eb, ~(0x7 << 3), 0x1 << 3);\n\n\treturn 0;\n}\n\n \n\nstatic int b43_phy_lcn_op_allocate(struct b43_wldev *dev)\n{\n\tstruct b43_phy_lcn *phy_lcn;\n\n\tphy_lcn = kzalloc(sizeof(*phy_lcn), GFP_KERNEL);\n\tif (!phy_lcn)\n\t\treturn -ENOMEM;\n\tdev->phy.lcn = phy_lcn;\n\n\treturn 0;\n}\n\nstatic void b43_phy_lcn_op_free(struct b43_wldev *dev)\n{\n\tstruct b43_phy *phy = &dev->phy;\n\tstruct b43_phy_lcn *phy_lcn = phy->lcn;\n\n\tkfree(phy_lcn);\n\tphy->lcn = NULL;\n}\n\nstatic void b43_phy_lcn_op_prepare_structs(struct b43_wldev *dev)\n{\n\tstruct b43_phy *phy = &dev->phy;\n\tstruct b43_phy_lcn *phy_lcn = phy->lcn;\n\n\tmemset(phy_lcn, 0, sizeof(*phy_lcn));\n}\n\n \nstatic int b43_phy_lcn_op_init(struct b43_wldev *dev)\n{\n\tstruct bcma_drv_cc *cc = &dev->dev->bdev->bus->drv_cc;\n\n\tb43_phy_set(dev, 0x44a, 0x80);\n\tb43_phy_mask(dev, 0x44a, 0x7f);\n\tb43_phy_set(dev, 0x6d1, 0x80);\n\tb43_phy_write(dev, 0x6d0, 0x7);\n\n\tb43_phy_lcn_afe_set_unset(dev);\n\n\tb43_phy_write(dev, 0x60a, 0xa0);\n\tb43_phy_write(dev, 0x46a, 0x19);\n\tb43_phy_maskset(dev, 0x663, 0xFF00, 0x64);\n\n\tb43_phy_lcn_tables_init(dev);\n\n\tb43_phy_lcn_rev0_baseband_init(dev);\n\tb43_phy_lcn_bu_tweaks(dev);\n\n\tif (dev->phy.radio_ver == 0x2064)\n\t\tb43_radio_2064_init(dev);\n\telse\n\t\tB43_WARN_ON(1);\n\n\tif (b43_current_band(dev->wl) == NL80211_BAND_2GHZ)\n\t\tb43_phy_lcn_tx_pwr_ctl_init(dev);\n\n\tb43_switch_channel(dev, dev->phy.channel);\n\n\tbcma_chipco_regctl_maskset(cc, 0, 0xf, 0x9);\n\tbcma_chipco_chipctl_maskset(cc, 0, 0, 0x03cddddd);\n\n\t \n\n\tb43_phy_set(dev, 0x448, 0x4000);\n\tudelay(100);\n\tb43_phy_mask(dev, 0x448, ~0x4000);\n\n\t \n\n\treturn 0;\n}\n\nstatic void b43_phy_lcn_op_software_rfkill(struct b43_wldev *dev,\n\t\t\t\t\tbool blocked)\n{\n\tif (b43_read32(dev, B43_MMIO_MACCTL) & B43_MACCTL_ENABLED)\n\t\tb43err(dev->wl, \"MAC not suspended\\n\");\n\n\tif (blocked) {\n\t\tb43_phy_mask(dev, B43_PHY_LCN_RF_CTL2, ~0x7c00);\n\t\tb43_phy_set(dev, B43_PHY_LCN_RF_CTL1, 0x1f00);\n\n\t\tb43_phy_mask(dev, B43_PHY_LCN_RF_CTL5, ~0x7f00);\n\t\tb43_phy_mask(dev, B43_PHY_LCN_RF_CTL4, ~0x2);\n\t\tb43_phy_set(dev, B43_PHY_LCN_RF_CTL3, 0x808);\n\n\t\tb43_phy_mask(dev, B43_PHY_LCN_RF_CTL7, ~0x8);\n\t\tb43_phy_set(dev, B43_PHY_LCN_RF_CTL6, 0x8);\n\t} else {\n\t\tb43_phy_mask(dev, B43_PHY_LCN_RF_CTL1, ~0x1f00);\n\t\tb43_phy_mask(dev, B43_PHY_LCN_RF_CTL3, ~0x808);\n\t\tb43_phy_mask(dev, B43_PHY_LCN_RF_CTL6, ~0x8);\n\t}\n}\n\nstatic void b43_phy_lcn_op_switch_analog(struct b43_wldev *dev, bool on)\n{\n\tif (on) {\n\t\tb43_phy_mask(dev, B43_PHY_LCN_AFE_CTL1, ~0x7);\n\t} else {\n\t\tb43_phy_set(dev, B43_PHY_LCN_AFE_CTL2, 0x7);\n\t\tb43_phy_set(dev, B43_PHY_LCN_AFE_CTL1, 0x7);\n\t}\n}\n\nstatic int b43_phy_lcn_op_switch_channel(struct b43_wldev *dev,\n\t\t\t\t\tunsigned int new_channel)\n{\n\tstruct ieee80211_channel *channel = dev->wl->hw->conf.chandef.chan;\n\tenum nl80211_channel_type channel_type =\n\t\tcfg80211_get_chandef_type(&dev->wl->hw->conf.chandef);\n\n\tif (b43_current_band(dev->wl) == NL80211_BAND_2GHZ) {\n\t\tif ((new_channel < 1) || (new_channel > 14))\n\t\t\treturn -EINVAL;\n\t} else {\n\t\treturn -EINVAL;\n\t}\n\n\treturn b43_phy_lcn_set_channel(dev, channel, channel_type);\n}\n\nstatic unsigned int b43_phy_lcn_op_get_default_chan(struct b43_wldev *dev)\n{\n\tif (b43_current_band(dev->wl) == NL80211_BAND_2GHZ)\n\t\treturn 1;\n\treturn 36;\n}\n\nstatic enum b43_txpwr_result\nb43_phy_lcn_op_recalc_txpower(struct b43_wldev *dev, bool ignore_tssi)\n{\n\treturn B43_TXPWR_RES_DONE;\n}\n\nstatic void b43_phy_lcn_op_adjust_txpower(struct b43_wldev *dev)\n{\n}\n\n \n\nstatic void b43_phy_lcn_op_maskset(struct b43_wldev *dev, u16 reg, u16 mask,\n\t\t\t\t   u16 set)\n{\n\tb43_write16f(dev, B43_MMIO_PHY_CONTROL, reg);\n\tb43_write16(dev, B43_MMIO_PHY_DATA,\n\t\t    (b43_read16(dev, B43_MMIO_PHY_DATA) & mask) | set);\n}\n\nstatic u16 b43_phy_lcn_op_radio_read(struct b43_wldev *dev, u16 reg)\n{\n\t \n\treg |= 0x200;\n\n\tb43_write16f(dev, B43_MMIO_RADIO24_CONTROL, reg);\n\treturn b43_read16(dev, B43_MMIO_RADIO24_DATA);\n}\n\nstatic void b43_phy_lcn_op_radio_write(struct b43_wldev *dev, u16 reg,\n\t\t\t\t       u16 value)\n{\n\tb43_write16f(dev, B43_MMIO_RADIO24_CONTROL, reg);\n\tb43_write16(dev, B43_MMIO_RADIO24_DATA, value);\n}\n\n \n\nconst struct b43_phy_operations b43_phyops_lcn = {\n\t.allocate\t\t= b43_phy_lcn_op_allocate,\n\t.free\t\t\t= b43_phy_lcn_op_free,\n\t.prepare_structs\t= b43_phy_lcn_op_prepare_structs,\n\t.init\t\t\t= b43_phy_lcn_op_init,\n\t.phy_maskset\t\t= b43_phy_lcn_op_maskset,\n\t.radio_read\t\t= b43_phy_lcn_op_radio_read,\n\t.radio_write\t\t= b43_phy_lcn_op_radio_write,\n\t.software_rfkill\t= b43_phy_lcn_op_software_rfkill,\n\t.switch_analog\t\t= b43_phy_lcn_op_switch_analog,\n\t.switch_channel\t\t= b43_phy_lcn_op_switch_channel,\n\t.get_default_chan\t= b43_phy_lcn_op_get_default_chan,\n\t.recalc_txpower\t\t= b43_phy_lcn_op_recalc_txpower,\n\t.adjust_txpower\t\t= b43_phy_lcn_op_adjust_txpower,\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}