Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,66
design__inferred_latch__count,0
design__instance__count,1747
design__instance__area,15264.6
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,10
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0020831169094890356
power__switching__total,0.003188720904290676
power__leakage__total,1.563926410597105e-08
power__total,0.005271853879094124
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.780004
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.780004
timing__hold__ws__corner:nom_tt_025C_1v80,0.35443
timing__setup__ws__corner:nom_tt_025C_1v80,10.141177
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.35443
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,10.141177
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,100
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,10
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,1.456337
clock__skew__worst_setup__corner:nom_ss_100C_1v60,1.456337
timing__hold__ws__corner:nom_ss_100C_1v60,0.973067
timing__setup__ws__corner:nom_ss_100C_1v60,0.309301
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.973067
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,0.309301
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,10
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.518264
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.518264
timing__hold__ws__corner:nom_ff_n40C_1v95,0.130591
timing__setup__ws__corner:nom_ff_n40C_1v95,13.898469
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.130591
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,13.898469
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,122
design__max_fanout_violation__count,10
design__max_cap_violation__count,0
clock__skew__worst_hold,1.48967
clock__skew__worst_setup,0.50641
timing__hold__ws,0.125895
timing__setup__ws,-0.145176
timing__hold__tns,0.0
timing__setup__tns,-0.152662
timing__hold__wns,0.0
timing__setup__wns,-0.145176
timing__hold_vio__count,0
timing__hold_r2r__ws,0.125895
timing__hold_r2r_vio__count,0
timing__setup_vio__count,2
timing__setup_r2r__ws,-0.145176
timing__setup_r2r_vio__count,2
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,1747
design__instance__area__stdcell,15264.6
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.925504
design__instance__utilization__stdcell,0.925504
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,53232.1
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,180
antenna__violating__nets,9
antenna__violating__pins,10
route__antenna_violation__count,9
route__net,1541
route__net__special,2
route__drc_errors__iter:1,3166
route__wirelength__iter:1,63349
route__drc_errors__iter:2,2142
route__wirelength__iter:2,62552
route__drc_errors__iter:3,1916
route__wirelength__iter:3,62195
route__drc_errors__iter:4,1145
route__wirelength__iter:4,62205
route__drc_errors__iter:5,735
route__wirelength__iter:5,62164
route__drc_errors__iter:6,546
route__wirelength__iter:6,62177
route__drc_errors__iter:7,500
route__wirelength__iter:7,62193
route__drc_errors__iter:8,404
route__wirelength__iter:8,62163
route__drc_errors__iter:9,320
route__wirelength__iter:9,62144
route__drc_errors__iter:10,311
route__wirelength__iter:10,62081
route__drc_errors__iter:11,249
route__wirelength__iter:11,62157
route__drc_errors__iter:12,133
route__wirelength__iter:12,62178
route__drc_errors__iter:13,117
route__wirelength__iter:13,62170
route__drc_errors__iter:14,68
route__wirelength__iter:14,62172
route__drc_errors__iter:15,50
route__wirelength__iter:15,62140
route__drc_errors__iter:16,50
route__wirelength__iter:16,62140
route__drc_errors__iter:17,47
route__wirelength__iter:17,62115
route__drc_errors__iter:18,47
route__wirelength__iter:18,62115
route__drc_errors__iter:19,33
route__wirelength__iter:19,62119
route__drc_errors__iter:20,28
route__wirelength__iter:20,62136
route__drc_errors__iter:21,28
route__wirelength__iter:21,62136
route__drc_errors__iter:22,7
route__wirelength__iter:22,62188
route__drc_errors__iter:23,7
route__wirelength__iter:23,62188
route__drc_errors__iter:24,7
route__wirelength__iter:24,62188
route__drc_errors__iter:25,7
route__wirelength__iter:25,62214
route__drc_errors__iter:26,7
route__wirelength__iter:26,62214
route__drc_errors__iter:27,5
route__wirelength__iter:27,62214
route__drc_errors__iter:28,5
route__wirelength__iter:28,62209
route__drc_errors__iter:29,5
route__wirelength__iter:29,62233
route__drc_errors__iter:30,5
route__wirelength__iter:30,62233
route__drc_errors__iter:31,5
route__wirelength__iter:31,62233
route__drc_errors__iter:32,5
route__wirelength__iter:32,62233
route__drc_errors__iter:33,5
route__wirelength__iter:33,62233
route__drc_errors__iter:34,5
route__wirelength__iter:34,62233
route__drc_errors__iter:35,5
route__wirelength__iter:35,62233
route__drc_errors__iter:36,5
route__wirelength__iter:36,62233
route__drc_errors__iter:37,4
route__wirelength__iter:37,62443
route__drc_errors__iter:38,4
route__wirelength__iter:38,62443
route__drc_errors__iter:39,0
route__wirelength__iter:39,62465
route__drc_errors,0
route__wirelength,62465
route__vias,13968
route__vias__singlecut,13968
route__vias__multicut,0
design__disconnected_pin__count,15
design__critical_disconnected_pin__count,0
route__wirelength__max,389.875
timing__unannotated_net__count__corner:nom_tt_025C_1v80,35
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,35
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,35
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,10
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.76213
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.76213
timing__hold__ws__corner:min_tt_025C_1v80,0.347291
timing__setup__ws__corner:min_tt_025C_1v80,10.385049
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.347291
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,10.385049
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,35
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,67
design__max_fanout_violation__count__corner:min_ss_100C_1v60,10
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,1.426159
clock__skew__worst_setup__corner:min_ss_100C_1v60,1.426159
timing__hold__ws__corner:min_ss_100C_1v60,0.955815
timing__setup__ws__corner:min_ss_100C_1v60,0.768086
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.955815
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,0.768086
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,35
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,10
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.50641
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.50641
timing__hold__ws__corner:min_ff_n40C_1v95,0.125895
timing__setup__ws__corner:min_ff_n40C_1v95,14.061577
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.125895
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,14.061577
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,35
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,8
design__max_fanout_violation__count__corner:max_tt_025C_1v80,10
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.799862
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.799862
timing__hold__ws__corner:max_tt_025C_1v80,0.362119
timing__setup__ws__corner:max_tt_025C_1v80,9.861888
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.362119
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,9.861888
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,35
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,122
design__max_fanout_violation__count__corner:max_ss_100C_1v60,10
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,1.48967
clock__skew__worst_setup__corner:max_ss_100C_1v60,1.48967
timing__hold__ws__corner:max_ss_100C_1v60,0.986135
timing__setup__ws__corner:max_ss_100C_1v60,-0.145176
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-0.152662
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,-0.145176
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.986135
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,2
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-0.145176
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,2
timing__unannotated_net__count__corner:max_ss_100C_1v60,35
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,10
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.531541
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.531541
timing__hold__ws__corner:max_ff_n40C_1v95,0.135681
timing__setup__ws__corner:max_ff_n40C_1v95,13.693036
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.135681
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,13.693036
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,35
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,35
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79524
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79865
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.00475686
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.00498974
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00128673
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.00498974
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0013500000000000000714706072102444522897712886333465576171875
ir__drop__worst,0.00476000000000000034194869158454821445047855377197265625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
