# Aladdin SoC APB Register Map (Empirical)

This register map was generated by tracing OS interactions with hardware during boot.
**All data is from actual OS behavior - no speculation.**

## APB Peripheral Summary

| Base Address | Hit Count | Peripheral |
|--------------|-----------|------------|
| `0x90000xxx` | 47 | Timers/GPIO |
| `0x90020xxx` | 163K | Serial Port 1 |
| `0x90030xxx` | 68 | Fastboot |
| `0x90040xxx` | 2.9K | LCD SPI |
| `0x90050xxx` | 205 | Touchpad Ctrl |
| `0x90060xxx` | 35 | Watchdog |
| `0x90070xxx` | 149K | Serial Port 2 |
| `0x90080xxx` | 240 | Unknown |
| `0x90090xxx` | 259 | Unknown |
| `0x900A0xxx` | 32 | Unknown |
| `0x900B0xxx` | 5K | ADC |
| `0x900C0xxx` | 55 | LCD Controller |
| `0x900D0xxx` | 2.3M | Touchpad I2C |
| `0x900E0xxx` | 12K | Unknown |
| `0x900F0xxx` | 1 | Unknown |
| `0x90110xxx` | 13 | Unknown |
| `0x90120xxx` | 77 | DDR Controller |
| `0x90130xxx` | 9 | Backlight PWM |
| `0x90140xxx` | 15.6K | PMU |

## PMU Register Map (0x90140xxx)

| Offset | Hits | Sample Values | Purpose |
|--------|------|---------------|---------|
| `0x000` | 3 | `0x040000` | Wakeup reason |
| `0x004` | 1 | - | Unknown |
| `0x008` | 62 | `0x2000` | Oscillator control |
| `0x020` | 709 | `0x0`, `0x400` | PMSR - Power status |
| `0x024` | 240 | - | PGSR - Interrupt status |
| `0x030` | 1972 | `0x21020303` | PLL clock config |
| `0x050` | 646 | `0x20` | Scratchpad 0 |
| `0x060` | 488 | `0x0` | Scratchpad 1 |
| `0x0C4` | 1 | - | Unknown |
| `0x800` | 17 | `0x0A` written | TI-specific |
| `0x804` | 6 | - | TI-specific |
| `0x808` | 17 | `0x0021DB19` | eFuse/Device ID |
| `0x80C` | 37 | `0x00100000` | ASIC user flags |
| `0x810` | 285 | `0x111` | ON key / power button |
| `0x814` | 2 | - | Unknown |
| `0x820` | 6 | `0x100` | Unknown |
| `0x828` | 6 | `0x1A`, `0x11A` | Unknown |
| `0x83C` | 16 | varies | GPIO pinmux? |
| `0x840` | 64 | varies | GPIO pinmux? |
| `0x850` | 480 | `0xFFFFFFFF` | Interrupt mask? |
| `0x854` | 960 | `0xFFFFFFFF` | Interrupt mask? |
| `0x858` | 9612 | varies | Interrupt status (polled) |

## Notes

- Offset `0x858` is polled **heavily** (9612 times in 15s) - likely interrupt status
- Offset `0x030` is read frequently - OS checking clock config
- Offsets `0x850-0x858` appear to be interrupt controller registers
- TI-specific registers at `0x800+` are separate from standard Faraday PMU

---
*Generated: 2026-01-11 via APB tracing*
