#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Mon Apr  2 20:04:40 2018
# Process ID: 11676
# Current directory: C:/Users/slippman/DonkeyKong/DonkeyKong.runs/impl_1
# Command line: vivado.exe -log donkey_kong_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source donkey_kong_wrapper.tcl -notrace
# Log file: C:/Users/slippman/DonkeyKong/DonkeyKong.runs/impl_1/donkey_kong_wrapper.vdi
# Journal file: C:/Users/slippman/DonkeyKong/DonkeyKong.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source donkey_kong_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/slippman/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'donkey_kong_auto_pc_0' generated file not found 'c:/Users/slippman/DonkeyKong/DonkeyKong.srcs/sources_1/bd/donkey_kong/ip/donkey_kong_auto_pc_0/stats.txt'. Please regenerate to continue.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 354.949 ; gain = 65.594
Command: link_design -top donkey_kong_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/slippman/DonkeyKong/DonkeyKong.srcs/sources_1/bd/donkey_kong/ip/donkey_kong_AXI_VGA_0_0/donkey_kong_AXI_VGA_0_0.dcp' for cell 'donkey_kong_i/AXI_VGA_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/slippman/DonkeyKong/DonkeyKong.srcs/sources_1/bd/donkey_kong/ip/donkey_kong_Debouncer_0_0/donkey_kong_Debouncer_0_0.dcp' for cell 'donkey_kong_i/Debouncer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/slippman/DonkeyKong/DonkeyKong.srcs/sources_1/bd/donkey_kong/ip/donkey_kong_axi_audio_codec_0_0/donkey_kong_axi_audio_codec_0_0.dcp' for cell 'donkey_kong_i/axi_audio_codec_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/slippman/DonkeyKong/DonkeyKong.srcs/sources_1/bd/donkey_kong/ip/donkey_kong_axi_dma_0_0/donkey_kong_axi_dma_0_0.dcp' for cell 'donkey_kong_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/slippman/DonkeyKong/DonkeyKong.srcs/sources_1/bd/donkey_kong/ip/donkey_kong_axi_dma_1_0/donkey_kong_axi_dma_1_0.dcp' for cell 'donkey_kong_i/axi_dma_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/slippman/DonkeyKong/DonkeyKong.srcs/sources_1/bd/donkey_kong/ip/donkey_kong_axi_gpio_0_0/donkey_kong_axi_gpio_0_0.dcp' for cell 'donkey_kong_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/slippman/DonkeyKong/DonkeyKong.srcs/sources_1/bd/donkey_kong/ip/donkey_kong_axi_smc_0/donkey_kong_axi_smc_0.dcp' for cell 'donkey_kong_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/slippman/DonkeyKong/DonkeyKong.srcs/sources_1/bd/donkey_kong/ip/donkey_kong_processing_system7_0_0/donkey_kong_processing_system7_0_0.dcp' for cell 'donkey_kong_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/slippman/DonkeyKong/DonkeyKong.srcs/sources_1/bd/donkey_kong/ip/donkey_kong_rst_ps7_0_100M_0/donkey_kong_rst_ps7_0_100M_0.dcp' for cell 'donkey_kong_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/slippman/DonkeyKong/DonkeyKong.srcs/sources_1/bd/donkey_kong/ip/donkey_kong_xlconcat_0_0/donkey_kong_xlconcat_0_0.dcp' for cell 'donkey_kong_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/slippman/DonkeyKong/DonkeyKong.srcs/sources_1/bd/donkey_kong/ip/donkey_kong_xbar_0/donkey_kong_xbar_0.dcp' for cell 'donkey_kong_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/slippman/DonkeyKong/DonkeyKong.srcs/sources_1/bd/donkey_kong/ip/donkey_kong_auto_pc_0/donkey_kong_auto_pc_0.dcp' for cell 'donkey_kong_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 233 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. donkey_kong_i/AXI_VGA_0/U0/clock_switch/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/i_clocking/clkin1_buf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'donkey_kong_i/AXI_VGA_0/s00_axis_aclk' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/slippman/DonkeyKong/DonkeyKong.runs/impl_1/.Xil/Vivado-11676-ensc-pit-30/dcp9/donkey_kong_AXI_VGA_0_0.edf:16715]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'donkey_kong_i/axi_audio_codec_0/s00_axis_aclk' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/slippman/DonkeyKong/DonkeyKong.runs/impl_1/.Xil/Vivado-11676-ensc-pit-30/dcp29/donkey_kong_axi_audio_codec_0_0.edf:18711]
Parsing XDC File [c:/Users/slippman/DonkeyKong/DonkeyKong.srcs/sources_1/bd/donkey_kong/ip/donkey_kong_AXI_VGA_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_0/U0'
Finished Parsing XDC File [c:/Users/slippman/DonkeyKong/DonkeyKong.srcs/sources_1/bd/donkey_kong/ip/donkey_kong_AXI_VGA_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_0/U0'
Parsing XDC File [c:/Users/slippman/DonkeyKong/DonkeyKong.srcs/sources_1/bd/donkey_kong/ip/donkey_kong_AXI_VGA_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'donkey_kong_i/AXI_VGA_0/U0/pixel_buffer/U0'
Finished Parsing XDC File [c:/Users/slippman/DonkeyKong/DonkeyKong.srcs/sources_1/bd/donkey_kong/ip/donkey_kong_AXI_VGA_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'donkey_kong_i/AXI_VGA_0/U0/pixel_buffer/U0'
Parsing XDC File [c:/Users/slippman/DonkeyKong/DonkeyKong.srcs/sources_1/bd/donkey_kong/ip/donkey_kong_AXI_VGA_0_0/src/clk_wiz_0/clk_wiz_0.xdc] for cell 'donkey_kong_i/AXI_VGA_0/U0/clock_switch/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/slippman/DonkeyKong/DonkeyKong.srcs/sources_1/bd/donkey_kong/ip/donkey_kong_AXI_VGA_0_0/src/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/slippman/DonkeyKong/DonkeyKong.srcs/sources_1/bd/donkey_kong/ip/donkey_kong_AXI_VGA_0_0/src/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1234.641 ; gain = 515.543
Finished Parsing XDC File [c:/Users/slippman/DonkeyKong/DonkeyKong.srcs/sources_1/bd/donkey_kong/ip/donkey_kong_AXI_VGA_0_0/src/clk_wiz_0/clk_wiz_0.xdc] for cell 'donkey_kong_i/AXI_VGA_0/U0/clock_switch/inst'
Parsing XDC File [c:/Users/slippman/DonkeyKong/DonkeyKong.srcs/sources_1/bd/donkey_kong/ip/donkey_kong_processing_system7_0_0/donkey_kong_processing_system7_0_0.xdc] for cell 'donkey_kong_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/slippman/DonkeyKong/DonkeyKong.srcs/sources_1/bd/donkey_kong/ip/donkey_kong_processing_system7_0_0/donkey_kong_processing_system7_0_0.xdc] for cell 'donkey_kong_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/slippman/DonkeyKong/DonkeyKong.srcs/sources_1/bd/donkey_kong/ip/donkey_kong_axi_dma_0_0/donkey_kong_axi_dma_0_0.xdc] for cell 'donkey_kong_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/slippman/DonkeyKong/DonkeyKong.srcs/sources_1/bd/donkey_kong/ip/donkey_kong_axi_dma_0_0/donkey_kong_axi_dma_0_0.xdc] for cell 'donkey_kong_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/slippman/DonkeyKong/DonkeyKong.srcs/sources_1/bd/donkey_kong/ip/donkey_kong_rst_ps7_0_100M_0/donkey_kong_rst_ps7_0_100M_0_board.xdc] for cell 'donkey_kong_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/slippman/DonkeyKong/DonkeyKong.srcs/sources_1/bd/donkey_kong/ip/donkey_kong_rst_ps7_0_100M_0/donkey_kong_rst_ps7_0_100M_0_board.xdc] for cell 'donkey_kong_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/slippman/DonkeyKong/DonkeyKong.srcs/sources_1/bd/donkey_kong/ip/donkey_kong_rst_ps7_0_100M_0/donkey_kong_rst_ps7_0_100M_0.xdc] for cell 'donkey_kong_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/slippman/DonkeyKong/DonkeyKong.srcs/sources_1/bd/donkey_kong/ip/donkey_kong_rst_ps7_0_100M_0/donkey_kong_rst_ps7_0_100M_0.xdc] for cell 'donkey_kong_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/slippman/DonkeyKong/DonkeyKong.srcs/sources_1/bd/donkey_kong/ip/donkey_kong_axi_smc_0/bd_0/ip/ip_1/bd_1b69_psr_aclk_0_board.xdc] for cell 'donkey_kong_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/slippman/DonkeyKong/DonkeyKong.srcs/sources_1/bd/donkey_kong/ip/donkey_kong_axi_smc_0/bd_0/ip/ip_1/bd_1b69_psr_aclk_0_board.xdc] for cell 'donkey_kong_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/slippman/DonkeyKong/DonkeyKong.srcs/sources_1/bd/donkey_kong/ip/donkey_kong_axi_smc_0/bd_0/ip/ip_1/bd_1b69_psr_aclk_0.xdc] for cell 'donkey_kong_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/slippman/DonkeyKong/DonkeyKong.srcs/sources_1/bd/donkey_kong/ip/donkey_kong_axi_smc_0/bd_0/ip/ip_1/bd_1b69_psr_aclk_0.xdc] for cell 'donkey_kong_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/slippman/DonkeyKong/DonkeyKong.srcs/sources_1/bd/donkey_kong/ip/donkey_kong_axi_gpio_0_0/donkey_kong_axi_gpio_0_0_board.xdc] for cell 'donkey_kong_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/slippman/DonkeyKong/DonkeyKong.srcs/sources_1/bd/donkey_kong/ip/donkey_kong_axi_gpio_0_0/donkey_kong_axi_gpio_0_0_board.xdc] for cell 'donkey_kong_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/slippman/DonkeyKong/DonkeyKong.srcs/sources_1/bd/donkey_kong/ip/donkey_kong_axi_gpio_0_0/donkey_kong_axi_gpio_0_0.xdc] for cell 'donkey_kong_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/slippman/DonkeyKong/DonkeyKong.srcs/sources_1/bd/donkey_kong/ip/donkey_kong_axi_gpio_0_0/donkey_kong_axi_gpio_0_0.xdc] for cell 'donkey_kong_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/slippman/DonkeyKong/DonkeyKong.srcs/sources_1/bd/donkey_kong/ip/donkey_kong_axi_dma_1_0/donkey_kong_axi_dma_1_0.xdc] for cell 'donkey_kong_i/axi_dma_1/U0'
Finished Parsing XDC File [c:/Users/slippman/DonkeyKong/DonkeyKong.srcs/sources_1/bd/donkey_kong/ip/donkey_kong_axi_dma_1_0/donkey_kong_axi_dma_1_0.xdc] for cell 'donkey_kong_i/axi_dma_1/U0'
Parsing XDC File [c:/Users/slippman/DonkeyKong/DonkeyKong.srcs/sources_1/bd/donkey_kong/ip/donkey_kong_axi_audio_codec_0_0/src/fifo_generator_0_2/fifo_generator_0.xdc] for cell 'donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_0/U0'
Finished Parsing XDC File [c:/Users/slippman/DonkeyKong/DonkeyKong.srcs/sources_1/bd/donkey_kong/ip/donkey_kong_axi_audio_codec_0_0/src/fifo_generator_0_2/fifo_generator_0.xdc] for cell 'donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_0/U0'
Parsing XDC File [c:/Users/slippman/DonkeyKong/DonkeyKong.srcs/sources_1/bd/donkey_kong/ip/donkey_kong_axi_audio_codec_0_0/src/fifo_generator_0_2/fifo_generator_0.xdc] for cell 'donkey_kong_i/AXI_VGA_0/U0/pixel_buffer/U0'
Finished Parsing XDC File [c:/Users/slippman/DonkeyKong/DonkeyKong.srcs/sources_1/bd/donkey_kong/ip/donkey_kong_axi_audio_codec_0_0/src/fifo_generator_0_2/fifo_generator_0.xdc] for cell 'donkey_kong_i/AXI_VGA_0/U0/pixel_buffer/U0'
Parsing XDC File [C:/Users/slippman/DonkeyKong/DonkeyKong.srcs/constrs_1/imports/new/pin_config.xdc]
Finished Parsing XDC File [C:/Users/slippman/DonkeyKong/DonkeyKong.srcs/constrs_1/imports/new/pin_config.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/slippman/DonkeyKong/DonkeyKong.srcs/sources_1/bd/donkey_kong/ip/donkey_kong_AXI_VGA_0_0/donkey_kong_AXI_VGA_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/slippman/DonkeyKong/DonkeyKong.srcs/sources_1/bd/donkey_kong/ip/donkey_kong_axi_dma_0_0/donkey_kong_axi_dma_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/slippman/DonkeyKong/DonkeyKong.srcs/sources_1/bd/donkey_kong/ip/donkey_kong_axi_dma_1_0/donkey_kong_axi_dma_1_0.dcp'
Parsing XDC File [c:/Users/slippman/DonkeyKong/DonkeyKong.srcs/sources_1/bd/donkey_kong/ip/donkey_kong_AXI_VGA_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_0/U0'
Finished Parsing XDC File [c:/Users/slippman/DonkeyKong/DonkeyKong.srcs/sources_1/bd/donkey_kong/ip/donkey_kong_AXI_VGA_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_0/U0'
Parsing XDC File [c:/Users/slippman/DonkeyKong/DonkeyKong.srcs/sources_1/bd/donkey_kong/ip/donkey_kong_AXI_VGA_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'donkey_kong_i/AXI_VGA_0/U0/pixel_buffer/U0'
Finished Parsing XDC File [c:/Users/slippman/DonkeyKong/DonkeyKong.srcs/sources_1/bd/donkey_kong/ip/donkey_kong_AXI_VGA_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'donkey_kong_i/AXI_VGA_0/U0/pixel_buffer/U0'
Parsing XDC File [c:/Users/slippman/DonkeyKong/DonkeyKong.srcs/sources_1/bd/donkey_kong/ip/donkey_kong_axi_dma_0_0/donkey_kong_axi_dma_0_0_clocks.xdc] for cell 'donkey_kong_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/slippman/DonkeyKong/DonkeyKong.srcs/sources_1/bd/donkey_kong/ip/donkey_kong_axi_dma_0_0/donkey_kong_axi_dma_0_0_clocks.xdc] for cell 'donkey_kong_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/slippman/DonkeyKong/DonkeyKong.srcs/sources_1/bd/donkey_kong/ip/donkey_kong_axi_dma_1_0/donkey_kong_axi_dma_1_0_clocks.xdc] for cell 'donkey_kong_i/axi_dma_1/U0'
Finished Parsing XDC File [c:/Users/slippman/DonkeyKong/DonkeyKong.srcs/sources_1/bd/donkey_kong/ip/donkey_kong_axi_dma_1_0/donkey_kong_axi_dma_1_0_clocks.xdc] for cell 'donkey_kong_i/axi_dma_1/U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'donkey_kong_i/AXI_VGA_0/U0/pixel_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'donkey_kong_i/AXI_VGA_0/U0/pixel_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'donkey_kong_i/AXI_VGA_0/U0/pixel_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'donkey_kong_i/AXI_VGA_0/U0/pixel_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'donkey_kong_i/AXI_VGA_0/U0/pixel_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'donkey_kong_i/AXI_VGA_0/U0/pixel_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'donkey_kong_i/AXI_VGA_0/U0/pixel_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'donkey_kong_i/AXI_VGA_0/U0/pixel_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'donkey_kong_i/AXI_VGA_0/U0/pixel_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnrst_full.gsckt_bsy_o.xpm_cdc_sync_rst_sckt_bsy_o'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'donkey_kong_i/AXI_VGA_0/U0/pixel_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnrst_full.gsckt_bsy_o.xpm_cdc_sync_rst_sckt_bsy_o'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'donkey_kong_i/AXI_VGA_0/U0/pixel_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'donkey_kong_i/AXI_VGA_0/U0/pixel_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'donkey_kong_i/AXI_VGA_0/U0/pixel_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'donkey_kong_i/AXI_VGA_0/U0/pixel_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'donkey_kong_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'donkey_kong_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'donkey_kong_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'donkey_kong_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 76 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 75 instances

27 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1237.648 ; gain = 882.699
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.634 . Memory (MB): peak = 1237.648 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 12 inverter(s) to 53 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1142e3439

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.861 . Memory (MB): peak = 1237.648 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 57 cells and removed 114 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1c41e5396

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1237.648 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 23 cells and removed 354 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1eed118a8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1237.648 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 606 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1eed118a8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1237.648 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1eed118a8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1237.648 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1237.648 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 24956526e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1237.648 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.996 | TNS=-188.022 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 5 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 2 Total Ports: 10
Number of Flops added for Enable Generation: 1

Ending PowerOpt Patch Enables Task | Checksum: e1b7596f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.564 . Memory (MB): peak = 1485.535 ; gain = 0.000
Ending Power Optimization Task | Checksum: e1b7596f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1485.535 ; gain = 247.887
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1485.535 ; gain = 247.887
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1485.535 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/slippman/DonkeyKong/DonkeyKong.runs/impl_1/donkey_kong_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file donkey_kong_wrapper_drc_opted.rpt -pb donkey_kong_wrapper_drc_opted.pb -rpx donkey_kong_wrapper_drc_opted.rpx
Command: report_drc -file donkey_kong_wrapper_drc_opted.rpt -pb donkey_kong_wrapper_drc_opted.pb -rpx donkey_kong_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/slippman/DonkeyKong/DonkeyKong.runs/impl_1/donkey_kong_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1485.535 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b13eeaea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1485.535 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1485.535 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 16b6f6676

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1485.535 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1212139a7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1485.535 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1212139a7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1485.535 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1212139a7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1485.535 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: ed499b13

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1485.535 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ed499b13

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1485.535 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1051b52a3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1485.535 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1cafb313b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1485.535 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a00e8a73

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1485.535 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1a00e8a73

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1485.535 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 10ac24a47

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1485.535 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 188d060a8

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1485.535 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 157a630cb

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1485.535 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 21ef20494

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1485.535 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: d7a984be

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1485.535 ; gain = 0.000
Phase 3 Detail Placement | Checksum: d7a984be

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1485.535 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: d4304b70

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: d4304b70

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 1485.535 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.707. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 19d59d3f7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 1485.535 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 19d59d3f7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 1485.535 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19d59d3f7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 1485.535 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 19d59d3f7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 1485.535 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1e674f3cb

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 1485.535 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e674f3cb

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 1485.535 ; gain = 0.000
Ending Placer Task | Checksum: 11ef3046c

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 1485.535 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1485.535 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.645 . Memory (MB): peak = 1485.535 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/slippman/DonkeyKong/DonkeyKong.runs/impl_1/donkey_kong_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file donkey_kong_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1485.535 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file donkey_kong_wrapper_utilization_placed.rpt -pb donkey_kong_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 1485.535 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -file donkey_kong_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1485.535 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: a2ed63b9 ConstDB: 0 ShapeSum: 7c05a0b3 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 0aad9d51

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1485.535 ; gain = 0.000
Post Restoration Checksum: NetGraph: 3f9afb5 NumContArr: 6b3ed9c Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 0aad9d51

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1485.535 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 0aad9d51

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1485.535 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 0aad9d51

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1485.535 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 13901b231

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1485.535 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.643 | TNS=-173.743| WHS=-2.132 | THS=-406.173|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1f132bcdb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 1485.535 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.643 | TNS=-173.656| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 15b6f78bf

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 1485.535 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 2041d5070

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 1485.535 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 189d02199

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 1485.535 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 557
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.641 | TNS=-268.345| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 19fe62a4b

Time (s): cpu = 00:00:45 ; elapsed = 00:00:32 . Memory (MB): peak = 1485.535 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.641 | TNS=-268.316| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2548b71d9

Time (s): cpu = 00:00:45 ; elapsed = 00:00:33 . Memory (MB): peak = 1485.535 ; gain = 0.000

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.641 | TNS=-268.316| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 263ef0a59

Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 1485.535 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 263ef0a59

Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 1485.535 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 23aa1fba9

Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 1485.535 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.641 | TNS=-268.316| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1d48fd69d

Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 1485.535 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d48fd69d

Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 1485.535 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1d48fd69d

Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 1485.535 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 25f556546

Time (s): cpu = 00:00:47 ; elapsed = 00:00:34 . Memory (MB): peak = 1485.535 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.641 | TNS=-271.173| WHS=-0.767 | THS=-10.775|


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: cfaf3e1f

Time (s): cpu = 00:01:21 ; elapsed = 00:00:52 . Memory (MB): peak = 2119.918 ; gain = 634.383
Phase 6.1 Hold Fix Iter | Checksum: cfaf3e1f

Time (s): cpu = 00:01:21 ; elapsed = 00:00:52 . Memory (MB): peak = 2119.918 ; gain = 634.383

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.919 | TNS=-298.764| WHS=-0.569 | THS=-6.292 |

Phase 6.2 Additional Hold Fix | Checksum: f994e12f

Time (s): cpu = 00:01:54 ; elapsed = 00:01:09 . Memory (MB): peak = 2128.430 ; gain = 642.895
 Number of Nodes with overlaps = 0
WARNING: [Route 35-468] The router encountered 26 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	donkey_kong_i/AXI_VGA_0/U0/VGA/h_count_reg[0]/R
	donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[22]_i_1/I0
	donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[23]_i_1/I0
	donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[24]_i_1/I0
	donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[21]_i_1/I0
	donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[26]_i_1/I0
	donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[20]_i_1/I0
	donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[25]_i_1/I0
	donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[40]_i_1/I0
	donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_1/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[41]_i_1/I0
	.. and 16 more pins.

Phase 6 Post Hold Fix | Checksum: 884c8575

Time (s): cpu = 00:02:09 ; elapsed = 00:01:20 . Memory (MB): peak = 2128.430 ; gain = 642.895

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.30517 %
  Global Horizontal Routing Utilization  = 1.53761 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 42.3423%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 41.4414%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 54.4118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 44.1176%, No Congested Regions.
Phase 7 Route finalize | Checksum: 131b5727b

Time (s): cpu = 00:02:10 ; elapsed = 00:01:20 . Memory (MB): peak = 2128.430 ; gain = 642.895

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 131b5727b

Time (s): cpu = 00:02:10 ; elapsed = 00:01:20 . Memory (MB): peak = 2128.430 ; gain = 642.895

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 13e6bd1b6

Time (s): cpu = 00:02:10 ; elapsed = 00:01:20 . Memory (MB): peak = 2128.430 ; gain = 642.895

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: f2e1dfd3

Time (s): cpu = 00:02:11 ; elapsed = 00:01:21 . Memory (MB): peak = 2128.430 ; gain = 642.895
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.919 | TNS=-334.736| WHS=0.052  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: f2e1dfd3

Time (s): cpu = 00:02:11 ; elapsed = 00:01:21 . Memory (MB): peak = 2128.430 ; gain = 642.895
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:11 ; elapsed = 00:01:21 . Memory (MB): peak = 2128.430 ; gain = 642.895

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:14 ; elapsed = 00:01:22 . Memory (MB): peak = 2128.430 ; gain = 642.895
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.828 . Memory (MB): peak = 2128.430 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/slippman/DonkeyKong/DonkeyKong.runs/impl_1/donkey_kong_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file donkey_kong_wrapper_drc_routed.rpt -pb donkey_kong_wrapper_drc_routed.pb -rpx donkey_kong_wrapper_drc_routed.rpx
Command: report_drc -file donkey_kong_wrapper_drc_routed.rpt -pb donkey_kong_wrapper_drc_routed.pb -rpx donkey_kong_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/slippman/DonkeyKong/DonkeyKong.runs/impl_1/donkey_kong_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file donkey_kong_wrapper_methodology_drc_routed.rpt -pb donkey_kong_wrapper_methodology_drc_routed.pb -rpx donkey_kong_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file donkey_kong_wrapper_methodology_drc_routed.rpt -pb donkey_kong_wrapper_methodology_drc_routed.pb -rpx donkey_kong_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/slippman/DonkeyKong/DonkeyKong.runs/impl_1/donkey_kong_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file donkey_kong_wrapper_power_routed.rpt -pb donkey_kong_wrapper_power_summary_routed.pb -rpx donkey_kong_wrapper_power_routed.rpx
Command: report_power -file donkey_kong_wrapper_power_routed.rpt -pb donkey_kong_wrapper_power_summary_routed.pb -rpx donkey_kong_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
101 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file donkey_kong_wrapper_route_status.rpt -pb donkey_kong_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -file donkey_kong_wrapper_timing_summary_routed.rpt -warn_on_violation  -rpx donkey_kong_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file donkey_kong_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file donkey_kong_wrapper_clock_utilization_routed.rpt
WARNING: [Memdata 28-167] Found XPM memory block donkey_kong_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the donkey_kong_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block donkey_kong_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the donkey_kong_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block donkey_kong_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the donkey_kong_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block donkey_kong_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the donkey_kong_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block donkey_kong_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the donkey_kong_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block donkey_kong_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the donkey_kong_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
WARNING: [Memdata 28-167] Found XPM memory block donkey_kong_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the donkey_kong_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory block.
INFO: [Memdata 28-208] The XPM instance: <donkey_kong_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <donkey_kong_i/axi_dma_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <donkey_kong_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <donkey_kong_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force donkey_kong_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RTSTAT-10] No routable loads: 9 net(s) have no routable loads. The problem bus(es) and/or net(s) are donkey_kong_i/AXI_VGA_0/U0/pixel_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_dly_D, donkey_kong_i/AXI_VGA_0/U0/pixel_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, donkey_kong_i/AXI_VGA_0/U0/pixel_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, donkey_kong_i/AXI_VGA_0/U0/pixel_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid, and donkey_kong_i/axi_audio_codec_0/U0/axi_audio_codec_v1_0_S00_AXIS_inst_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (donkey_kong_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (donkey_kong_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings, 2 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./donkey_kong_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] 'C:/Users/slippman/DonkeyKong/DonkeyKong.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Apr  2 20:08:06 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.3/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
122 Infos, 19 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2128.430 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr  2 20:08:06 2018...
