Fitter Status : Successful - Wed Jul 09 16:34:52 2014
Quartus II 32-bit Version : 13.1.0 Build 162 10/23/2013 SJ Full Version
Revision Name : clock_divider
Top-level Entity Name : clock_divider
Family : Cyclone V
Device : 5CGXFC7D6F31C7ES
Timing Models : Preliminary
Logic utilization (in ALMs) : 20 / 56,480 ( < 1 % )
Total registers : 27
Total pins : 3 / 522 ( < 1 % )
Total virtual pins : 0
Total block memory bits : 0 / 7,024,640 ( 0 % )
Total DSP Blocks : 0 / 156 ( 0 % )
Total HSSI RX PCSs : 0 / 9 ( 0 % )
Total HSSI PMA RX Deserializers : 0 / 9 ( 0 % )
Total HSSI TX PCSs : 0 / 9 ( 0 % )
Total HSSI TX Channels : 0 / 9 ( 0 % )
Total PLLs : 0 / 16 ( 0 % )
Total DLLs : 0 / 4 ( 0 % )
