$date
   Sat May 10 18:54:04 2025 UTC
$end
$version
    MyHDL 0.11.51
$end
$timescale
    1ns
$end

  $scope module RingCounterTest $end
    $var reg 3 ! Q $end
    $var reg 1 " clk $end
    $var reg 1 # rst $end
    $scope module ring_counter0 $end
      $var reg 1 " clk $end
      $var reg 1 # rst $end
      $var reg 3 ! Q $end
    $upscope $end
    $scope module clock_driver0 $end
      $var reg 1 " clk $end
    $upscope $end
  $upscope $end

$enddefinitions $end

$dumpvars
b000 !
0"
0#
$end
1#
b001 !
#500
1"
#501
#1000
0"
#1500
1"
#1501
0#
#2000
0"
#2500
1"
b010 !
#2501
#3000
0"
#3500
1"
b100 !
#3501
#4000
0"
#4500
1"
b001 !
#4501
#5000
0"
#5500
1"
b010 !
#5501
#6000
0"
#6500
1"
b100 !
#6501
1#
b001 !
#7000
0"
#7500
1"
#7501
0#
#8000
0"
#8500
1"
b010 !
#8501
#9000
0"
#9500
1"
b100 !
#9501
