* c:\fossee\esim\library\subcircuitlibrary\74hc393\74hc393.cir

* u9  net-_u11-pad1_ net-_u5-pad3_ net-_u1-pad3_ net-_u11-pad4_ net-_u11-pad2_ ? d_tff
* u11  net-_u11-pad1_ net-_u11-pad2_ net-_u1-pad3_ net-_u11-pad4_ net-_u11-pad5_ ? d_tff
* u13  net-_u11-pad1_ net-_u11-pad5_ net-_u1-pad3_ net-_u11-pad4_ net-_u13-pad5_ ? d_tff
* u15  net-_u11-pad1_ net-_u13-pad5_ net-_u1-pad3_ net-_u11-pad4_ net-_u15-pad5_ ? d_tff
* u5  net-_u1-pad2_ net-_u1-pad4_ net-_u5-pad3_ net-_u5-pad4_ adc_bridge_2
* u3  net-_u1-pad1_ net-_u11-pad1_ adc_bridge_1
* u7  net-_u5-pad4_ net-_u11-pad4_ d_inverter
* u8  net-_u10-pad1_ net-_u4-pad3_ net-_u1-pad7_ net-_u10-pad4_ net-_u10-pad2_ ? d_tff
* u10  net-_u10-pad1_ net-_u10-pad2_ net-_u1-pad7_ net-_u10-pad4_ net-_u10-pad5_ ? d_tff
* u12  net-_u10-pad1_ net-_u10-pad5_ net-_u1-pad7_ net-_u10-pad4_ net-_u12-pad5_ ? d_tff
* u14  net-_u10-pad1_ net-_u12-pad5_ net-_u1-pad7_ net-_u10-pad4_ net-_u14-pad5_ ? d_tff
* u4  net-_u1-pad6_ net-_u1-pad8_ net-_u4-pad3_ net-_u4-pad4_ adc_bridge_2
* u2  net-_u1-pad5_ net-_u10-pad1_ adc_bridge_1
* u6  net-_u4-pad4_ net-_u10-pad4_ d_inverter
* u1  net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ net-_u1-pad5_ net-_u1-pad6_ net-_u1-pad7_ net-_u1-pad8_ net-_u1-pad9_ net-_u1-pad10_ net-_u1-pad11_ net-_u1-pad12_ net-_u1-pad13_ net-_u1-pad14_ net-_u1-pad15_ net-_u1-pad16_ port
* u16  net-_u11-pad2_ net-_u11-pad5_ net-_u13-pad5_ net-_u15-pad5_ net-_u1-pad9_ net-_u1-pad10_ net-_u1-pad11_ net-_u1-pad12_ dac_bridge_4
* u17  net-_u10-pad2_ net-_u10-pad5_ net-_u12-pad5_ net-_u14-pad5_ net-_u1-pad13_ net-_u1-pad14_ net-_u1-pad15_ net-_u1-pad16_ dac_bridge_4
a1 net-_u11-pad1_ net-_u5-pad3_ net-_u1-pad3_ net-_u11-pad4_ net-_u11-pad2_ ? u9
a2 net-_u11-pad1_ net-_u11-pad2_ net-_u1-pad3_ net-_u11-pad4_ net-_u11-pad5_ ? u11
a3 net-_u11-pad1_ net-_u11-pad5_ net-_u1-pad3_ net-_u11-pad4_ net-_u13-pad5_ ? u13
a4 net-_u11-pad1_ net-_u13-pad5_ net-_u1-pad3_ net-_u11-pad4_ net-_u15-pad5_ ? u15
a5 [net-_u1-pad2_ net-_u1-pad4_ ] [net-_u5-pad3_ net-_u5-pad4_ ] u5
a6 [net-_u1-pad1_ ] [net-_u11-pad1_ ] u3
a7 net-_u5-pad4_ net-_u11-pad4_ u7
a8 net-_u10-pad1_ net-_u4-pad3_ net-_u1-pad7_ net-_u10-pad4_ net-_u10-pad2_ ? u8
a9 net-_u10-pad1_ net-_u10-pad2_ net-_u1-pad7_ net-_u10-pad4_ net-_u10-pad5_ ? u10
a10 net-_u10-pad1_ net-_u10-pad5_ net-_u1-pad7_ net-_u10-pad4_ net-_u12-pad5_ ? u12
a11 net-_u10-pad1_ net-_u12-pad5_ net-_u1-pad7_ net-_u10-pad4_ net-_u14-pad5_ ? u14
a12 [net-_u1-pad6_ net-_u1-pad8_ ] [net-_u4-pad3_ net-_u4-pad4_ ] u4
a13 [net-_u1-pad5_ ] [net-_u10-pad1_ ] u2
a14 net-_u4-pad4_ net-_u10-pad4_ u6
a15 [net-_u11-pad2_ net-_u11-pad5_ net-_u13-pad5_ net-_u15-pad5_ ] [net-_u1-pad9_ net-_u1-pad10_ net-_u1-pad11_ net-_u1-pad12_ ] u16
a16 [net-_u10-pad2_ net-_u10-pad5_ net-_u12-pad5_ net-_u14-pad5_ ] [net-_u1-pad13_ net-_u1-pad14_ net-_u1-pad15_ net-_u1-pad16_ ] u17
* Schematic Name:                             d_tff, NgSpice Name: d_tff
.model u9 d_tff(clk_delay=1.0e-9 set_delay=1.0e-9 reset_delay=1.0 ic=0 t_load=1.0e-12 clk_load=1.0e-12 set_load=1.0e-12 reset_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) 
* Schematic Name:                             d_tff, NgSpice Name: d_tff
.model u11 d_tff(clk_delay=1.0e-9 set_delay=1.0e-9 reset_delay=1.0 ic=0 t_load=1.0e-12 clk_load=1.0e-12 set_load=1.0e-12 reset_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) 
* Schematic Name:                             d_tff, NgSpice Name: d_tff
.model u13 d_tff(clk_delay=1.0e-9 set_delay=1.0e-9 reset_delay=1.0 ic=0 t_load=1.0e-12 clk_load=1.0e-12 set_load=1.0e-12 reset_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) 
* Schematic Name:                             d_tff, NgSpice Name: d_tff
.model u15 d_tff(clk_delay=1.0e-9 set_delay=1.0e-9 reset_delay=1.0 ic=0 t_load=1.0e-12 clk_load=1.0e-12 set_load=1.0e-12 reset_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) 
* Schematic Name:                             adc_bridge_2, NgSpice Name: adc_bridge
.model u5 adc_bridge(in_low=1.0 in_high=2.0 rise_delay=1.0e-9 fall_delay=1.0e-9 ) 
* Schematic Name:                             adc_bridge_1, NgSpice Name: adc_bridge
.model u3 adc_bridge(in_low=1.0 in_high=2.0 rise_delay=1.0e-9 fall_delay=1.0e-9 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u7 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_tff, NgSpice Name: d_tff
.model u8 d_tff(clk_delay=1.0e-9 set_delay=1.0e-9 reset_delay=1.0 ic=0 t_load=1.0e-12 clk_load=1.0e-12 set_load=1.0e-12 reset_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) 
* Schematic Name:                             d_tff, NgSpice Name: d_tff
.model u10 d_tff(clk_delay=1.0e-9 set_delay=1.0e-9 reset_delay=1.0 ic=0 t_load=1.0e-12 clk_load=1.0e-12 set_load=1.0e-12 reset_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) 
* Schematic Name:                             d_tff, NgSpice Name: d_tff
.model u12 d_tff(clk_delay=1.0e-9 set_delay=1.0e-9 reset_delay=1.0 ic=0 t_load=1.0e-12 clk_load=1.0e-12 set_load=1.0e-12 reset_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) 
* Schematic Name:                             d_tff, NgSpice Name: d_tff
.model u14 d_tff(clk_delay=1.0e-9 set_delay=1.0e-9 reset_delay=1.0 ic=0 t_load=1.0e-12 clk_load=1.0e-12 set_load=1.0e-12 reset_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) 
* Schematic Name:                             adc_bridge_2, NgSpice Name: adc_bridge
.model u4 adc_bridge(in_low=1.0 in_high=4 rise_delay=1.0e-9 fall_delay=1.0e-9 ) 
* Schematic Name:                             adc_bridge_1, NgSpice Name: adc_bridge
.model u2 adc_bridge(in_low=1.0 in_high=4 rise_delay=1.0e-9 fall_delay=1.0e-9 ) 
* Schematic Name:                             d_inverter, NgSpice Name: d_inverter
.model u6 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             dac_bridge_4, NgSpice Name: dac_bridge
.model u16 dac_bridge(out_low=0.0 out_high=5.0 out_undef=0.5 input_load=1.0e-12 t_rise=1.0e-9 t_fall=1.0e-9 ) 
* Schematic Name:                             dac_bridge_4, NgSpice Name: dac_bridge
.model u17 dac_bridge(out_low=0.0 out_high=5.0 out_undef=0.5 input_load=1.0e-12 t_rise=1.0e-9 t_fall=1.0e-9 ) 
.tran 0e-00 0e-00 0e-00

* Control Statements 
.control
run
print allv > plot_data_v.txt
print alli > plot_data_i.txt
.endc
.end
