-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

-- DATE "12/11/2018 19:19:13"

-- 
-- Device: Altera EP2C70F896C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	multiciclo IS
    PORT (
	clk : IN std_logic;
	clk_rom : IN std_logic;
	rst : IN std_logic;
	debug : IN std_logic_vector(1 DOWNTO 0);
	data : OUT std_logic_vector(31 DOWNTO 0);
	Saida_Primeiro_7seg : OUT std_logic_vector(7 DOWNTO 0);
	Saida_Segundo_7seg : OUT std_logic_vector(7 DOWNTO 0);
	Saida_Terceiro_7seg : OUT std_logic_vector(7 DOWNTO 0);
	Saida_Quarto_7seg : OUT std_logic_vector(7 DOWNTO 0);
	Saida_Quinto_7seg : OUT std_logic_vector(7 DOWNTO 0);
	Saida_Sexto_7seg : OUT std_logic_vector(7 DOWNTO 0);
	Saida_Setimo_7seg : OUT std_logic_vector(7 DOWNTO 0);
	Saida_Oitavo_7seg : OUT std_logic_vector(7 DOWNTO 0);
	led_clk : OUT std_logic
	);
END multiciclo;

-- Design Ports Information
-- data[0]	=>  Location: PIN_AJ11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data[1]	=>  Location: PIN_AK11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data[2]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data[3]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data[4]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data[5]	=>  Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data[6]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data[7]	=>  Location: PIN_AK20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data[8]	=>  Location: PIN_AJ22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data[9]	=>  Location: PIN_AK22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data[10]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data[11]	=>  Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data[12]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data[13]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data[14]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data[15]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data[16]	=>  Location: PIN_AA30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data[17]	=>  Location: PIN_W29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data[18]	=>  Location: PIN_V27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data[19]	=>  Location: PIN_AB29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data[20]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data[21]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data[22]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data[23]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data[24]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data[25]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data[26]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data[27]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data[28]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data[29]	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data[30]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data[31]	=>  Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Primeiro_7seg[0]	=>  Location: PIN_AF12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Primeiro_7seg[1]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Primeiro_7seg[2]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Primeiro_7seg[3]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Primeiro_7seg[4]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Primeiro_7seg[5]	=>  Location: PIN_AH9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Primeiro_7seg[6]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Primeiro_7seg[7]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Segundo_7seg[0]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Segundo_7seg[1]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Segundo_7seg[2]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Segundo_7seg[3]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Segundo_7seg[4]	=>  Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Segundo_7seg[5]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Segundo_7seg[6]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Segundo_7seg[7]	=>  Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Terceiro_7seg[0]	=>  Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Terceiro_7seg[1]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Terceiro_7seg[2]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Terceiro_7seg[3]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Terceiro_7seg[4]	=>  Location: PIN_AG4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Terceiro_7seg[5]	=>  Location: PIN_AH5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Terceiro_7seg[6]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Terceiro_7seg[7]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Quarto_7seg[0]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Quarto_7seg[1]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Quarto_7seg[2]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Quarto_7seg[3]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Quarto_7seg[4]	=>  Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Quarto_7seg[5]	=>  Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Quarto_7seg[6]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Quarto_7seg[7]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Quinto_7seg[0]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Quinto_7seg[1]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Quinto_7seg[2]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Quinto_7seg[3]	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Quinto_7seg[4]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Quinto_7seg[5]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Quinto_7seg[6]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Quinto_7seg[7]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Sexto_7seg[0]	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Sexto_7seg[1]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Sexto_7seg[2]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Sexto_7seg[3]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Sexto_7seg[4]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Sexto_7seg[5]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Sexto_7seg[6]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Sexto_7seg[7]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Setimo_7seg[0]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Setimo_7seg[1]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Setimo_7seg[2]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Setimo_7seg[3]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Setimo_7seg[4]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Setimo_7seg[5]	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Setimo_7seg[6]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Setimo_7seg[7]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Oitavo_7seg[0]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Oitavo_7seg[1]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Oitavo_7seg[2]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Oitavo_7seg[3]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Oitavo_7seg[4]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Oitavo_7seg[5]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Oitavo_7seg[6]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Saida_Oitavo_7seg[7]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- led_clk	=>  Location: PIN_AJ6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- debug[1]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- debug[0]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- clk	=>  Location: PIN_T29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- rst	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- clk_rom	=>  Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF multiciclo IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_clk_rom : std_logic;
SIGNAL ww_rst : std_logic;
SIGNAL ww_debug : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_data : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Saida_Primeiro_7seg : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_Saida_Segundo_7seg : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_Saida_Terceiro_7seg : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_Saida_Quarto_7seg : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_Saida_Quinto_7seg : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_Saida_Sexto_7seg : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_Saida_Setimo_7seg : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_Saida_Oitavo_7seg : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_led_clk : std_logic;
SIGNAL \memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \memory|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \memory|altsyncram_component|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \memory|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \memory|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \memory|altsyncram_component|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \memory|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \clk_rom~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \alu|tmp[6]~12_combout\ : std_logic;
SIGNAL \alu|tmp[7]~14_combout\ : std_logic;
SIGNAL \alu|tmp[12]~24_combout\ : std_logic;
SIGNAL \alu|tmp[13]~26_combout\ : std_logic;
SIGNAL \alu|tmp[16]~32_combout\ : std_logic;
SIGNAL \alu|tmp[17]~34_combout\ : std_logic;
SIGNAL \alu|tmp[24]~48_combout\ : std_logic;
SIGNAL \alu|Add1~4_combout\ : std_logic;
SIGNAL \alu|Add1~6_combout\ : std_logic;
SIGNAL \alu|Add1~10_combout\ : std_logic;
SIGNAL \alu|Add1~12_combout\ : std_logic;
SIGNAL \alu|Add1~14_combout\ : std_logic;
SIGNAL \alu|Add1~16_combout\ : std_logic;
SIGNAL \alu|Add1~22_combout\ : std_logic;
SIGNAL \alu|Add1~24_combout\ : std_logic;
SIGNAL \alu|Add1~36_combout\ : std_logic;
SIGNAL \alu|Add1~40_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a31\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a30\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a25\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \pc|sr_out[14]~13_combout\ : std_logic;
SIGNAL \pc|sr_out[10]~17_combout\ : std_logic;
SIGNAL \rdm|sr_out[23]~23_combout\ : std_logic;
SIGNAL \rdm|sr_out[15]~15_combout\ : std_logic;
SIGNAL \rdm|sr_out[6]~6_combout\ : std_logic;
SIGNAL \rdm|sr_out[14]~14_combout\ : std_logic;
SIGNAL \rdm|sr_out[10]~10_combout\ : std_logic;
SIGNAL \rdm|sr_out[8]~8_combout\ : std_logic;
SIGNAL \actr|alu_ctr~3_combout\ : std_logic;
SIGNAL \actr|alu_ctr[2]~5_combout\ : std_logic;
SIGNAL \actr|Equal5~2_combout\ : std_logic;
SIGNAL \actr|alu_ctr~16_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~11_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[15]~35_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[14]~37_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[11]~43_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[3]~59_combout\ : std_logic;
SIGNAL \alu|Mux31~8_combout\ : std_logic;
SIGNAL \alu|Mux30~5_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~58_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~56_combout\ : std_logic;
SIGNAL \alu|a32~3_combout\ : std_logic;
SIGNAL \alu|Mux27~3_combout\ : std_logic;
SIGNAL \alu|Mux27~11_combout\ : std_logic;
SIGNAL \alu|a32~5_combout\ : std_logic;
SIGNAL \alu|a32~6_combout\ : std_logic;
SIGNAL \alu|Mux25~6_combout\ : std_logic;
SIGNAL \alu|a32~7_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~46_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~47_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~80_combout\ : std_logic;
SIGNAL \alu|Mux23~2_combout\ : std_logic;
SIGNAL \alu|Mux23~3_combout\ : std_logic;
SIGNAL \alu|Mux23~6_combout\ : std_logic;
SIGNAL \alu|Mux22~2_combout\ : std_logic;
SIGNAL \alu|Mux22~6_combout\ : std_logic;
SIGNAL \alu|Mux22~9_combout\ : std_logic;
SIGNAL \alu|Mux21~2_combout\ : std_logic;
SIGNAL \alu|Mux21~6_combout\ : std_logic;
SIGNAL \alu|Mux21~10_combout\ : std_logic;
SIGNAL \alu|a32~11_combout\ : std_logic;
SIGNAL \alu|Mux20~2_combout\ : std_logic;
SIGNAL \alu|Mux20~3_combout\ : std_logic;
SIGNAL \alu|Mux20~10_combout\ : std_logic;
SIGNAL \alu|Mux19~6_combout\ : std_logic;
SIGNAL \alu|a32~13_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~86_combout\ : std_logic;
SIGNAL \alu|Mux18~9_combout\ : std_logic;
SIGNAL \alu|a32~14_combout\ : std_logic;
SIGNAL \alu|Mux17~2_combout\ : std_logic;
SIGNAL \alu|Mux17~6_combout\ : std_logic;
SIGNAL \alu|Mux17~9_combout\ : std_logic;
SIGNAL \alu|Mux17~10_combout\ : std_logic;
SIGNAL \alu|Mux16~6_combout\ : std_logic;
SIGNAL \alu|Mux16~7_combout\ : std_logic;
SIGNAL \alu|Mux15~0_combout\ : std_logic;
SIGNAL \alu|a32~15_combout\ : std_logic;
SIGNAL \alu|Mux14~6_combout\ : std_logic;
SIGNAL \alu|Mux10~4_combout\ : std_logic;
SIGNAL \alu|Mux9~4_combout\ : std_logic;
SIGNAL \alu|Mux8~0_combout\ : std_logic;
SIGNAL \alu|Mux8~4_combout\ : std_logic;
SIGNAL \alu|Mux7~8_combout\ : std_logic;
SIGNAL \alu|a32~17_combout\ : std_logic;
SIGNAL \alu|Mux6~4_combout\ : std_logic;
SIGNAL \alu|Mux6~8_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~116_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~118_combout\ : std_logic;
SIGNAL \alu|Mux5~2_combout\ : std_logic;
SIGNAL \alu|a32~18_combout\ : std_logic;
SIGNAL \alu|Mux5~8_combout\ : std_logic;
SIGNAL \alu|a32~19_combout\ : std_logic;
SIGNAL \alu|Mux3~7_combout\ : std_logic;
SIGNAL \alu|Mux3~8_combout\ : std_logic;
SIGNAL \alu|Mux3~10_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~123_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~125_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~126_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~127_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~128_combout\ : std_logic;
SIGNAL \alu|Mux1~5_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~131_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~132_combout\ : std_logic;
SIGNAL \alu|Mux0~6_combout\ : std_logic;
SIGNAL \ctr_mips|nstate.stregbyte_st~0_combout\ : std_logic;
SIGNAL \bcoreg|breg32~38_combout\ : std_logic;
SIGNAL \ctr_mips|Mux7~0_combout\ : std_logic;
SIGNAL \ctr_mips|Mux0~0_combout\ : std_logic;
SIGNAL \ctr_mips|Mux0~1_combout\ : std_logic;
SIGNAL \ctr_mips|Selector1~0_combout\ : std_logic;
SIGNAL \mux_pc|Equal1~0_combout\ : std_logic;
SIGNAL \ctr_mips|Selector1~1_combout\ : std_logic;
SIGNAL \bcoreg|breg32~41_combout\ : std_logic;
SIGNAL \alu|Equal0~1_combout\ : std_logic;
SIGNAL \alu|Equal0~8_combout\ : std_logic;
SIGNAL \alu|Equal0~9_combout\ : std_logic;
SIGNAL \alu|Equal0~10_combout\ : std_logic;
SIGNAL \alu|Equal0~11_combout\ : std_logic;
SIGNAL \alu|Equal0~12_combout\ : std_logic;
SIGNAL \bcoreg|regA[30]~5_combout\ : std_logic;
SIGNAL \bcoreg|regA[29]~6_combout\ : std_logic;
SIGNAL \bcoreg|regA[21]~14_combout\ : std_logic;
SIGNAL \bcoreg|regA[19]~16_combout\ : std_logic;
SIGNAL \bcoreg|regA[17]~18_combout\ : std_logic;
SIGNAL \bcoreg|regA[16]~19_combout\ : std_logic;
SIGNAL \bcoreg|regA[6]~21_combout\ : std_logic;
SIGNAL \bcoreg|regA[5]~22_combout\ : std_logic;
SIGNAL \bcoreg|regA[13]~24_combout\ : std_logic;
SIGNAL \bcoreg|regA[9]~28_combout\ : std_logic;
SIGNAL \bcoreg|regA[8]~29_combout\ : std_logic;
SIGNAL \bcoreg|regA[31]~31_combout\ : std_logic;
SIGNAL \bcoreg|regB[17]~15_combout\ : std_logic;
SIGNAL \bcoreg|regB[9]~23_combout\ : std_logic;
SIGNAL \bcoreg|regB[8]~24_combout\ : std_logic;
SIGNAL \ctr_mips|Selector0~0_combout\ : std_logic;
SIGNAL \mux_mdr|m_out[6]~6_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[28]~68_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[25]~71_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~136_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1_bypass[1]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1_bypass[3]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1_bypass[49]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1_bypass[45]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1_bypass[31]~feeder_combout\ : std_logic;
SIGNAL \clk_rom~combout\ : std_logic;
SIGNAL \clk_rom~clkctrl_outclk\ : std_logic;
SIGNAL \ctr_mips|nstate.ldregbyte_st~0_combout\ : std_logic;
SIGNAL \ctr_mips|pstate.decode_st~0_combout\ : std_logic;
SIGNAL \rst~combout\ : std_logic;
SIGNAL \ctr_mips|pstate.decode_st~regout\ : std_logic;
SIGNAL \ctr_mips|nstate.andi_ex_st~2_combout\ : std_logic;
SIGNAL \pc|sr_out[2]~23_combout\ : std_logic;
SIGNAL \ctr_mips|nstate.andi_ex_st~3_combout\ : std_logic;
SIGNAL \ctr_mips|pstate.andi_ex_st~regout\ : std_logic;
SIGNAL \ctr_mips|WideOr0~0_combout\ : std_logic;
SIGNAL \mux_ulaB|Equal2~0_combout\ : std_logic;
SIGNAL \ctr_mips|nstate.readmem_st~0_combout\ : std_logic;
SIGNAL \ctr_mips|pstate.readmem_st~feeder_combout\ : std_logic;
SIGNAL \ctr_mips|pstate.readmem_st~regout\ : std_logic;
SIGNAL \ctr_mips|nstate.ldregbyte_st~1_combout\ : std_logic;
SIGNAL \ctr_mips|pstate.ldregbyte_st~feeder_combout\ : std_logic;
SIGNAL \ctr_mips|pstate.ldregbyte_st~regout\ : std_logic;
SIGNAL \ctr_mips|nstate.ldreghalf_st~0_combout\ : std_logic;
SIGNAL \ctr_mips|pstate.ldreghalf_st~feeder_combout\ : std_logic;
SIGNAL \ctr_mips|pstate.ldreghalf_st~regout\ : std_logic;
SIGNAL \ctr_mips|Selector2~0_combout\ : std_logic;
SIGNAL \ctr_mips|pstate.ldreg_st~regout\ : std_logic;
SIGNAL \actr|Equal5~4_combout\ : std_logic;
SIGNAL \ctr_mips|nstate.stregbyte_st~1_combout\ : std_logic;
SIGNAL \ctr_mips|nstate.stregbyte_st~2_combout\ : std_logic;
SIGNAL \ctr_mips|pstate.stregbyte_st~regout\ : std_logic;
SIGNAL \ctr_mips|nstate.writemem_st~0_combout\ : std_logic;
SIGNAL \ctr_mips|pstate.writemem_st~feeder_combout\ : std_logic;
SIGNAL \ctr_mips|pstate.writemem_st~regout\ : std_logic;
SIGNAL \ctr_mips|WideOr2~1_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[0]~28_combout\ : std_logic;
SIGNAL \alu|tmp[0]~1\ : std_logic;
SIGNAL \alu|tmp[1]~2_combout\ : std_logic;
SIGNAL \actr|Equal5~0_combout\ : std_logic;
SIGNAL \clk~combout\ : std_logic;
SIGNAL \mux_store|m_out[3]~4_combout\ : std_logic;
SIGNAL \mux_store|m_out[4]~5_combout\ : std_logic;
SIGNAL \mux_store|m_out[5]~6_combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[6]~21_combout\ : std_logic;
SIGNAL \bcoreg|regB[6]~26_combout\ : std_logic;
SIGNAL \mux_store|m_out[6]~7_combout\ : std_logic;
SIGNAL \mux_store|m_out[7]~8_combout\ : std_logic;
SIGNAL \mux_store|m_out[10]~10_combout\ : std_logic;
SIGNAL \mux_store|m_out[8]~9_combout\ : std_logic;
SIGNAL \mux_store|m_out[8]~11_combout\ : std_logic;
SIGNAL \mux_store|m_out[9]~12_combout\ : std_logic;
SIGNAL \mux_store|m_out[9]~13_combout\ : std_logic;
SIGNAL \mem_sel|Mux1~0_combout\ : std_logic;
SIGNAL \mux_store|m_out[23]~26_combout\ : std_logic;
SIGNAL \mux_store|m_out[17]~28_combout\ : std_logic;
SIGNAL \actr|alu_ctr~7_combout\ : std_logic;
SIGNAL \actr|alu_ctr~8_combout\ : std_logic;
SIGNAL \mux_store|m_out[19]~30_combout\ : std_logic;
SIGNAL \mux_store|m_out[21]~32_combout\ : std_logic;
SIGNAL \mux_store|m_out[22]~33_combout\ : std_logic;
SIGNAL \mux_store|m_out[31]~35_combout\ : std_logic;
SIGNAL \mux_byte|m_out[7]~0_combout\ : std_logic;
SIGNAL \sgnext16|output[16]~0_combout\ : std_logic;
SIGNAL \rdm|sr_out[24]~24_combout\ : std_logic;
SIGNAL \mux_byte|m_out[7]~1_combout\ : std_logic;
SIGNAL \mux_byte|m_out[7]~2_combout\ : std_logic;
SIGNAL \sgnext8|output[8]~0_combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[24]~11_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1_bypass[59]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|regB[24]~8_combout\ : std_logic;
SIGNAL \mux_store|m_out[24]~36_combout\ : std_logic;
SIGNAL \mux_store|m_out[24]~37_combout\ : std_logic;
SIGNAL \mux_reg_add|m_out[4]~4_combout\ : std_logic;
SIGNAL \mux_store|m_out[14]~22_combout\ : std_logic;
SIGNAL \mux_store|m_out[14]~23_combout\ : std_logic;
SIGNAL \mux_store|m_out[15]~24_combout\ : std_logic;
SIGNAL \mux_store|m_out[15]~25_combout\ : std_logic;
SIGNAL \mem_sel|Mux2~0_combout\ : std_logic;
SIGNAL \rdm|sr_out[2]~2_combout\ : std_logic;
SIGNAL \rdm|sr_out[0]~32_combout\ : std_logic;
SIGNAL \mux_mdr|m_out[2]~2_combout\ : std_logic;
SIGNAL \rdm|sr_out[0]~33_combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[2]~2_combout\ : std_logic;
SIGNAL \bcoreg|regB[2]~30_combout\ : std_logic;
SIGNAL \rdm|sr_out[26]~26_combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[26]~9_combout\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \rdm|sr_out[1]~1_combout\ : std_logic;
SIGNAL \mux_mdr|m_out[1]~3_combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[1]~3_combout\ : std_logic;
SIGNAL \rdm|sr_out[3]~3_combout\ : std_logic;
SIGNAL \mux_mdr|m_out[3]~1_combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[3]~1_combout\ : std_logic;
SIGNAL \rdm|sr_out[4]~4_combout\ : std_logic;
SIGNAL \mux_mdr|m_out[4]~4_combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[4]~4_combout\ : std_logic;
SIGNAL \rdm|sr_out[5]~5_combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[8]~29_combout\ : std_logic;
SIGNAL \rdm|sr_out[28]~28_combout\ : std_logic;
SIGNAL \alu|Mux3~0_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~28_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~29_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[2]~61_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[2]~62_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[4]~57_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[4]~58_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~30_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~31_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~60_combout\ : std_logic;
SIGNAL \ir|sr_out[6]~feeder_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[6]~53_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[6]~54_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~44_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[7]~51_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[7]~52_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~41_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~45_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[11]~44_combout\ : std_logic;
SIGNAL \ir|sr_out[9]~feeder_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[9]~47_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[9]~48_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~56_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[10]~45_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[10]~46_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~61_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~62_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~63_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~64_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[17]~32_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[17]~33_combout\ : std_logic;
SIGNAL \mux_mdr|m_out[7]~5_combout\ : std_logic;
SIGNAL \rdm|sr_out[13]~13_combout\ : std_logic;
SIGNAL \alu|Mux18~10_combout\ : std_logic;
SIGNAL \alu|Mux28~4_combout\ : std_logic;
SIGNAL \pc|sr_out[4]~25_combout\ : std_logic;
SIGNAL \pc_wr_s~0_combout\ : std_logic;
SIGNAL \ctr_mips|Equal2~0_combout\ : std_logic;
SIGNAL \rdm|sr_out[31]~31_combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[31]~31_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1_bypass[73]~feeder_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[8]~49_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[8]~50_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~52_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~48_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~53_combout\ : std_logic;
SIGNAL \pc|sr_out[13]~14_combout\ : std_logic;
SIGNAL \actr|Equal13~1_combout\ : std_logic;
SIGNAL \mux_ulaA|m_out[13]~29_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~24_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~25_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~26_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~21_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~22_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~23_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~27_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~35_combout\ : std_logic;
SIGNAL \actr|alu_ctr~26_combout\ : std_logic;
SIGNAL \actr|alu_ctr[2]~10_combout\ : std_logic;
SIGNAL \actr|alu_ctr~11_combout\ : std_logic;
SIGNAL \actr|alu_ctr~12_combout\ : std_logic;
SIGNAL \actr|Equal5~3_combout\ : std_logic;
SIGNAL \actr|alu_ctr[3]~13_combout\ : std_logic;
SIGNAL \actr|alu_ctr[3]~14_combout\ : std_logic;
SIGNAL \alu|Mux30~17_combout\ : std_logic;
SIGNAL \rdm|sr_out[17]~17_combout\ : std_logic;
SIGNAL \alu|Mux12~8_combout\ : std_logic;
SIGNAL \pc|sr_out[19]~8_combout\ : std_logic;
SIGNAL \mux_ulaA|m_out[19]~21_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~20_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~63_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~64_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~65_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~62_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~66_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[20]~76_combout\ : std_logic;
SIGNAL \alu|tmp[19]~39\ : std_logic;
SIGNAL \alu|tmp[20]~40_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~71_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~72_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1_bypass[9]~feeder_combout\ : std_logic;
SIGNAL \ctr_mips|Selector3~2_combout\ : std_logic;
SIGNAL \ctr_mips|pstate.arith_imm_st~feeder_combout\ : std_logic;
SIGNAL \ctr_mips|pstate.arith_imm_st~regout\ : std_logic;
SIGNAL \ctr_mips|WideOr4~0_combout\ : std_logic;
SIGNAL \bcoreg|breg32~43_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1_bypass[5]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|breg32~42_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1_bypass[12]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|breg32~combout\ : std_logic;
SIGNAL \rdm|sr_out[21]~21_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~22_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~68_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~25_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~36_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~69_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~70_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~71_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[21]~75_combout\ : std_logic;
SIGNAL \alu|tmp[20]~41\ : std_logic;
SIGNAL \alu|tmp[21]~42_combout\ : std_logic;
SIGNAL \pc|sr_out[21]~6_combout\ : std_logic;
SIGNAL \mux_ulaA|m_out[21]~19_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~12_combout\ : std_logic;
SIGNAL \pc|sr_out[16]~11_combout\ : std_logic;
SIGNAL \mux_ulaA|m_out[16]~24_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1_bypass[41]~feeder_combout\ : std_logic;
SIGNAL \rdm|sr_out[22]~22_combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[22]~13_combout\ : std_logic;
SIGNAL \rdm|sr_out[25]~25_combout\ : std_logic;
SIGNAL \mux_ulaA|m_out[5]~27_combout\ : std_logic;
SIGNAL \rdm|sr_out[29]~29_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[29]~67_combout\ : std_logic;
SIGNAL \pc|sr_out~43_combout\ : std_logic;
SIGNAL \pc|sr_out[28]~39_combout\ : std_logic;
SIGNAL \mux_ulaA|m_out[29]~11_combout\ : std_logic;
SIGNAL \alu|Mux3~6_combout\ : std_logic;
SIGNAL \alu|Mux2~4_combout\ : std_logic;
SIGNAL \alu|Mux2~0_combout\ : std_logic;
SIGNAL \alu|Mux2~1_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~114_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~113_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~115_combout\ : std_logic;
SIGNAL \rdm|sr_out[30]~30_combout\ : std_logic;
SIGNAL \alu|Mux16~2_combout\ : std_logic;
SIGNAL \alu|Mux1~3_combout\ : std_logic;
SIGNAL \alu|Mux1~4_combout\ : std_logic;
SIGNAL \alu|Mux1~6_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~46_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~87_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[30]~66_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a28\ : std_logic;
SIGNAL \bcoreg|regA[28]~7_combout\ : std_logic;
SIGNAL \mux_ulaA|m_out[28]~12_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a27\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1_bypass[65]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|Equal0~0_combout\ : std_logic;
SIGNAL \bcoreg|Equal0~1_combout\ : std_logic;
SIGNAL \bcoreg|regA[27]~8_combout\ : std_logic;
SIGNAL \mux_ulaA|m_out[27]~13_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[26]~70_combout\ : std_logic;
SIGNAL \pc|sr_out[25]~2_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1_bypass[61]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|regA[25]~10_combout\ : std_logic;
SIGNAL \mux_ulaA|m_out[25]~15_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[24]~72_combout\ : std_logic;
SIGNAL \pc|sr_out[23]~4_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \bcoreg|regA[23]~12_combout\ : std_logic;
SIGNAL \mux_ulaA|m_out[23]~17_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \bcoreg|regA[22]~13_combout\ : std_logic;
SIGNAL \pc|sr_out[22]~5_combout\ : std_logic;
SIGNAL \mux_ulaA|m_out[22]~18_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[18]~78_combout\ : std_logic;
SIGNAL \pc|sr_out[17]~10_combout\ : std_logic;
SIGNAL \mux_ulaA|m_out[17]~23_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[12]~41_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[12]~42_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \bcoreg|regA[11]~26_combout\ : std_logic;
SIGNAL \mux_ulaA|m_out[11]~31_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \bcoreg|regA[10]~27_combout\ : std_logic;
SIGNAL \mux_ulaA|m_out[10]~32_combout\ : std_logic;
SIGNAL \pc|sr_out[8]~19_combout\ : std_logic;
SIGNAL \mux_ulaA|m_out[8]~34_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \bcoreg|regA[7]~30_combout\ : std_logic;
SIGNAL \mux_ulaA|m_out[7]~35_combout\ : std_logic;
SIGNAL \mux_ulaA|m_out[6]~26_combout\ : std_logic;
SIGNAL \alu|Add1~1\ : std_logic;
SIGNAL \alu|Add1~3\ : std_logic;
SIGNAL \alu|Add1~5\ : std_logic;
SIGNAL \alu|Add1~7\ : std_logic;
SIGNAL \alu|Add1~9\ : std_logic;
SIGNAL \alu|Add1~11\ : std_logic;
SIGNAL \alu|Add1~13\ : std_logic;
SIGNAL \alu|Add1~15\ : std_logic;
SIGNAL \alu|Add1~17\ : std_logic;
SIGNAL \alu|Add1~19\ : std_logic;
SIGNAL \alu|Add1~21\ : std_logic;
SIGNAL \alu|Add1~23\ : std_logic;
SIGNAL \alu|Add1~25\ : std_logic;
SIGNAL \alu|Add1~27\ : std_logic;
SIGNAL \alu|Add1~29\ : std_logic;
SIGNAL \alu|Add1~31\ : std_logic;
SIGNAL \alu|Add1~33\ : std_logic;
SIGNAL \alu|Add1~35\ : std_logic;
SIGNAL \alu|Add1~37\ : std_logic;
SIGNAL \alu|Add1~39\ : std_logic;
SIGNAL \alu|Add1~41\ : std_logic;
SIGNAL \alu|Add1~43\ : std_logic;
SIGNAL \alu|Add1~45\ : std_logic;
SIGNAL \alu|Add1~47\ : std_logic;
SIGNAL \alu|Add1~49\ : std_logic;
SIGNAL \alu|Add1~51\ : std_logic;
SIGNAL \alu|Add1~53\ : std_logic;
SIGNAL \alu|Add1~55\ : std_logic;
SIGNAL \alu|Add1~57\ : std_logic;
SIGNAL \alu|Add1~59\ : std_logic;
SIGNAL \alu|Add1~60_combout\ : std_logic;
SIGNAL \alu|Mux1~1_combout\ : std_logic;
SIGNAL \pc|sr_out~42_combout\ : std_logic;
SIGNAL \mux_ulaA|m_out[30]~10_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~10_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~103_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~104_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~135_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~88_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~85_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~89_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~105_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~124_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~129_combout\ : std_logic;
SIGNAL \alu|Mux1~8_combout\ : std_logic;
SIGNAL \alu|Mux1~9_combout\ : std_logic;
SIGNAL \alu|Mux1~2_combout\ : std_logic;
SIGNAL \actr|alu_ctr~15_combout\ : std_logic;
SIGNAL \actr|alu_ctr[3]~24_combout\ : std_logic;
SIGNAL \alu|Mux30~16_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \bcoreg|regA[24]~11_combout\ : std_logic;
SIGNAL \alu|a32~16_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~91_combout\ : std_logic;
SIGNAL \alu|Mux4~4_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~96_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~95_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~97_combout\ : std_logic;
SIGNAL \alu|Mux7~2_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~81_combout\ : std_logic;
SIGNAL \alu|Mux7~3_combout\ : std_logic;
SIGNAL \alu|Mux28~5_combout\ : std_logic;
SIGNAL \alu|Mux28~7_combout\ : std_logic;
SIGNAL \alu|Mux28~9_combout\ : std_logic;
SIGNAL \alu|Mux7~4_combout\ : std_logic;
SIGNAL \alu|Add1~48_combout\ : std_logic;
SIGNAL \alu|Mux7~5_combout\ : std_logic;
SIGNAL \alu|Mux7~6_combout\ : std_logic;
SIGNAL \alu|Mux7~7_combout\ : std_logic;
SIGNAL \alu|Mux7~10_combout\ : std_logic;
SIGNAL \alu|Mux7~9_combout\ : std_logic;
SIGNAL \alu|Mux7~combout\ : std_logic;
SIGNAL \pc|sr_out[24]~3_combout\ : std_logic;
SIGNAL \mux_ulaA|m_out[24]~16_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[23]~73_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[22]~74_combout\ : std_logic;
SIGNAL \alu|tmp[21]~43\ : std_logic;
SIGNAL \alu|tmp[22]~45\ : std_logic;
SIGNAL \alu|tmp[23]~47\ : std_logic;
SIGNAL \alu|tmp[24]~49\ : std_logic;
SIGNAL \alu|tmp[25]~51\ : std_logic;
SIGNAL \alu|tmp[26]~53\ : std_logic;
SIGNAL \alu|tmp[27]~55\ : std_logic;
SIGNAL \alu|tmp[28]~57\ : std_logic;
SIGNAL \alu|tmp[29]~59\ : std_logic;
SIGNAL \alu|tmp[30]~60_combout\ : std_logic;
SIGNAL \alu|Mux1~0_combout\ : std_logic;
SIGNAL \alu|Mux1~7_combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[30]~5_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \bcoreg|regB[19]~13_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~99_combout\ : std_logic;
SIGNAL \bcoreg|regB[21]~11_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~100_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~101_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~79_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~86_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~102_combout\ : std_logic;
SIGNAL \alu|Mux2~2_combout\ : std_logic;
SIGNAL \alu|Mux2~3_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~49_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[13]~39_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[13]~40_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~65_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~66_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~67_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~68_combout\ : std_logic;
SIGNAL \alu|Mux2~5_combout\ : std_logic;
SIGNAL \alu|Mux28~10_combout\ : std_logic;
SIGNAL \alu|Mux3~1_combout\ : std_logic;
SIGNAL \alu|Mux3~2_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~91_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~100_combout\ : std_logic;
SIGNAL \alu|Mux2~6_combout\ : std_logic;
SIGNAL \alu|Add1~58_combout\ : std_logic;
SIGNAL \alu|Mux2~7_combout\ : std_logic;
SIGNAL \alu|tmp[29]~58_combout\ : std_logic;
SIGNAL \alu|Mux2~8_combout\ : std_logic;
SIGNAL \alu|Mux2~9_combout\ : std_logic;
SIGNAL \alu|Mux2~10_combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[29]~6_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \bcoreg|regB[20]~12_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~107_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~106_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~108_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~119_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~117_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~120_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~137_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~92_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~91_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~93_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~76_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~94_combout\ : std_logic;
SIGNAL \alu|Mux4~5_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~36_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~42_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~57_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~58_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~59_combout\ : std_logic;
SIGNAL \alu|Mux4~6_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[27]~69_combout\ : std_logic;
SIGNAL \alu|Mux4~11_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~59_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~60_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~88_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~89_combout\ : std_logic;
SIGNAL \alu|tmp[27]~54_combout\ : std_logic;
SIGNAL \alu|Mux4~7_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \bcoreg|regA[2]~2_combout\ : std_logic;
SIGNAL \mux_ulaA|m_out[2]~4_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~20_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~64_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~83_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~26_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~84_combout\ : std_logic;
SIGNAL \alu|Add1~54_combout\ : std_logic;
SIGNAL \alu|Mux4~8_combout\ : std_logic;
SIGNAL \alu|Mux4~9_combout\ : std_logic;
SIGNAL \alu|Mux4~10_combout\ : std_logic;
SIGNAL \alu|Mux4~14_combout\ : std_logic;
SIGNAL \alu|Mux4~12_combout\ : std_logic;
SIGNAL \alu|Mux4~combout\ : std_logic;
SIGNAL \rdm|sr_out[27]~27_combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[27]~8_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1_bypass[39]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|regA[14]~23_combout\ : std_logic;
SIGNAL \mux_ulaA|m_out[14]~28_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~15_combout\ : std_logic;
SIGNAL \mux_ulaA|m_out[9]~33_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~16_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~17_combout\ : std_logic;
SIGNAL \alu|Mux4~13_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~39_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~34_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~50_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~51_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~87_combout\ : std_logic;
SIGNAL \alu|Mux6~2_combout\ : std_logic;
SIGNAL \alu|Mux6~3_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~47_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~84_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~85_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~86_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~21_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~23_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~24_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~81_combout\ : std_logic;
SIGNAL \alu|Add1~50_combout\ : std_logic;
SIGNAL \alu|Mux6~5_combout\ : std_logic;
SIGNAL \alu|tmp[25]~50_combout\ : std_logic;
SIGNAL \alu|Mux6~6_combout\ : std_logic;
SIGNAL \alu|Mux6~7_combout\ : std_logic;
SIGNAL \alu|Mux6~10_combout\ : std_logic;
SIGNAL \alu|Mux6~9_combout\ : std_logic;
SIGNAL \alu|Mux6~combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[25]~10_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \bcoreg|regA[15]~20_combout\ : std_logic;
SIGNAL \mux_ulaA|m_out[15]~25_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~13_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~10_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~14_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~19_combout\ : std_logic;
SIGNAL \alu|Mux12~7_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~49_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~89_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~50_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~73_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~74_combout\ : std_logic;
SIGNAL \alu|Add1~42_combout\ : std_logic;
SIGNAL \alu|Mux10~5_combout\ : std_logic;
SIGNAL \alu|Mux10~6_combout\ : std_logic;
SIGNAL \alu|Mux10~7_combout\ : std_logic;
SIGNAL \alu|Mux10~0_combout\ : std_logic;
SIGNAL \alu|Mux12~18_combout\ : std_logic;
SIGNAL \alu|Mux12~19_combout\ : std_logic;
SIGNAL \alu|Mux12~6_combout\ : std_logic;
SIGNAL \alu|Mux10~1_combout\ : std_logic;
SIGNAL \alu|Mux10~2_combout\ : std_logic;
SIGNAL \alu|Mux10~3_combout\ : std_logic;
SIGNAL \alu|Mux10~8_combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[21]~14_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \bcoreg|regA[20]~15_combout\ : std_logic;
SIGNAL \rgA|sr_out[20]~feeder_combout\ : std_logic;
SIGNAL \mux_ulaA|m_out[20]~20_combout\ : std_logic;
SIGNAL \alu|Mux11~4_combout\ : std_logic;
SIGNAL \alu|Mux11~5_combout\ : std_logic;
SIGNAL \alu|Mux11~6_combout\ : std_logic;
SIGNAL \alu|Mux11~7_combout\ : std_logic;
SIGNAL \alu|Mux11~0_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~75_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~80_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~98_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~32_combout\ : std_logic;
SIGNAL \alu|Mux11~1_combout\ : std_logic;
SIGNAL \alu|Mux11~2_combout\ : std_logic;
SIGNAL \alu|Mux11~3_combout\ : std_logic;
SIGNAL \alu|Mux11~8_combout\ : std_logic;
SIGNAL \rdm|sr_out[20]~20_combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[20]~15_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \bcoreg|regA[18]~17_combout\ : std_logic;
SIGNAL \mux_ulaA|m_out[18]~22_combout\ : std_logic;
SIGNAL \alu|tmp[15]~31\ : std_logic;
SIGNAL \alu|tmp[16]~33\ : std_logic;
SIGNAL \alu|tmp[17]~35\ : std_logic;
SIGNAL \alu|tmp[18]~37\ : std_logic;
SIGNAL \alu|tmp[19]~38_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[19]~77_combout\ : std_logic;
SIGNAL \alu|Mux12~13_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~42_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~61_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~44_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~18_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~62_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~63_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~65_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~66_combout\ : std_logic;
SIGNAL \alu|Add1~38_combout\ : std_logic;
SIGNAL \alu|Mux12~14_combout\ : std_logic;
SIGNAL \alu|Mux12~15_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~58_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~57_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~59_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~60_combout\ : std_logic;
SIGNAL \alu|Mux12~16_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~26_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[1]~64_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[0]~65_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~20_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~27_combout\ : std_logic;
SIGNAL \alu|Mux12~9_combout\ : std_logic;
SIGNAL \alu|Mux12~10_combout\ : std_logic;
SIGNAL \alu|Mux12~11_combout\ : std_logic;
SIGNAL \alu|Mux12~12_combout\ : std_logic;
SIGNAL \alu|Mux12~17_combout\ : std_logic;
SIGNAL \rdm|sr_out[19]~19_combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[19]~16_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \bcoreg|regB[22]~10_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~37_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~38_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~39_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~28_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~48_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~49_combout\ : std_logic;
SIGNAL \alu|Add1~34_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~27_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~88_combout\ : std_logic;
SIGNAL \alu|Mux14~7_combout\ : std_logic;
SIGNAL \alu|Mux14~8_combout\ : std_logic;
SIGNAL \alu|Mux14~9_combout\ : std_logic;
SIGNAL \alu|Mux14~2_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~21_combout\ : std_logic;
SIGNAL \alu|Mux14~3_combout\ : std_logic;
SIGNAL \alu|Mux14~4_combout\ : std_logic;
SIGNAL \alu|Mux14~5_combout\ : std_logic;
SIGNAL \alu|Mux14~11_combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[17]~18_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \bcoreg|regB[16]~16_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[16]~34_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[16]~79_combout\ : std_logic;
SIGNAL \alu|Mux15~3_combout\ : std_logic;
SIGNAL \alu|Mux15~4_combout\ : std_logic;
SIGNAL \alu|Mux15~5_combout\ : std_logic;
SIGNAL \alu|Add1~32_combout\ : std_logic;
SIGNAL \alu|Mux15~1_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~83_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~84_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~38_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~82_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~134_combout\ : std_logic;
SIGNAL \alu|Mux15~7_combout\ : std_logic;
SIGNAL \alu|Mux15~8_combout\ : std_logic;
SIGNAL \alu|Mux15~2_combout\ : std_logic;
SIGNAL \alu|Mux15~6_combout\ : std_logic;
SIGNAL \rdm|sr_out[16]~16_combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[16]~19_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a30\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1_bypass[71]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|regB[30]~2_combout\ : std_logic;
SIGNAL \mux_store|m_out[30]~48_combout\ : std_logic;
SIGNAL \mux_store|m_out[30]~49_combout\ : std_logic;
SIGNAL \mux_store|m_out[31]~50_combout\ : std_logic;
SIGNAL \mux_store|m_out[31]~51_combout\ : std_logic;
SIGNAL \mem_sel|Mux0~0_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \bcoreg|regA[12]~25_combout\ : std_logic;
SIGNAL \mux_ulaA|m_out[12]~30_combout\ : std_logic;
SIGNAL \alu|tmp[1]~3\ : std_logic;
SIGNAL \alu|tmp[2]~5\ : std_logic;
SIGNAL \alu|tmp[3]~7\ : std_logic;
SIGNAL \alu|tmp[4]~9\ : std_logic;
SIGNAL \alu|tmp[5]~11\ : std_logic;
SIGNAL \alu|tmp[6]~13\ : std_logic;
SIGNAL \alu|tmp[7]~15\ : std_logic;
SIGNAL \alu|tmp[8]~17\ : std_logic;
SIGNAL \alu|tmp[9]~19\ : std_logic;
SIGNAL \alu|tmp[10]~21\ : std_logic;
SIGNAL \alu|tmp[11]~23\ : std_logic;
SIGNAL \alu|tmp[12]~25\ : std_logic;
SIGNAL \alu|tmp[13]~27\ : std_logic;
SIGNAL \alu|tmp[14]~29\ : std_logic;
SIGNAL \alu|tmp[15]~30_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~74_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~77_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~78_combout\ : std_logic;
SIGNAL \alu|Mux16~10_combout\ : std_logic;
SIGNAL \alu|Mux16~11_combout\ : std_logic;
SIGNAL \alu|Add1~30_combout\ : std_logic;
SIGNAL \alu|Mux16~1_combout\ : std_logic;
SIGNAL \alu|Mux30~7_combout\ : std_logic;
SIGNAL \alu|Mux16~3_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~97_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~68_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~69_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~82_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~93_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~94_combout\ : std_logic;
SIGNAL \alu|Mux16~4_combout\ : std_logic;
SIGNAL \alu|Mux16~5_combout\ : std_logic;
SIGNAL \alu|Mux16~8_combout\ : std_logic;
SIGNAL \alu|Mux16~9_combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[15]~20_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \bcoreg|regB[14]~18_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[14]~38_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~70_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~71_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~72_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~23_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~24_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~69_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~73_combout\ : std_logic;
SIGNAL \alu|Add1~28_combout\ : std_logic;
SIGNAL \alu|Mux28~8_combout\ : std_logic;
SIGNAL \alu|Mux17~3_combout\ : std_logic;
SIGNAL \alu|tmp[14]~28_combout\ : std_logic;
SIGNAL \alu|Mux17~4_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~75_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~92_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~101_combout\ : std_logic;
SIGNAL \alu|Mux17~5_combout\ : std_logic;
SIGNAL \alu|Mux17~12_combout\ : std_logic;
SIGNAL \alu|Mux17~7_combout\ : std_logic;
SIGNAL \alu|Mux17~8_combout\ : std_logic;
SIGNAL \alu|Mux17~11_combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[14]~23_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a31\ : std_logic;
SIGNAL \bcoreg|regB[31]~1_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[31]~31_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~74_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~76_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~77_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~96_combout\ : std_logic;
SIGNAL \alu|tmp[22]~44_combout\ : std_logic;
SIGNAL \alu|Add1~44_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~75_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~40_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~73_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~76_combout\ : std_logic;
SIGNAL \alu|Mux9~5_combout\ : std_logic;
SIGNAL \alu|Mux9~6_combout\ : std_logic;
SIGNAL \alu|Mux9~7_combout\ : std_logic;
SIGNAL \alu|Mux9~0_combout\ : std_logic;
SIGNAL \alu|Mux9~1_combout\ : std_logic;
SIGNAL \alu|Mux9~2_combout\ : std_logic;
SIGNAL \alu|Mux9~3_combout\ : std_logic;
SIGNAL \alu|Mux9~8_combout\ : std_logic;
SIGNAL \alu|Equal0~0_combout\ : std_logic;
SIGNAL \alu|Equal0~4_combout\ : std_logic;
SIGNAL \alu|Equal0~5_combout\ : std_logic;
SIGNAL \alu|Mux0~0_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~109_combout\ : std_logic;
SIGNAL \alu|Mux0~1_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~130_combout\ : std_logic;
SIGNAL \alu|Mux0~2_combout\ : std_logic;
SIGNAL \pc|sr_out~45_combout\ : std_logic;
SIGNAL \mux_ulaA|m_out[31]~36_combout\ : std_logic;
SIGNAL \alu|Mux0~9_combout\ : std_logic;
SIGNAL \alu|Mux0~10_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~95_combout\ : std_logic;
SIGNAL \alu|Mux0~5_combout\ : std_logic;
SIGNAL \alu|tmp[30]~61\ : std_logic;
SIGNAL \alu|tmp[31]~62_combout\ : std_logic;
SIGNAL \alu|Add1~61\ : std_logic;
SIGNAL \alu|Add1~62_combout\ : std_logic;
SIGNAL \alu|Mux0~3_combout\ : std_logic;
SIGNAL \alu|Mux0~4_combout\ : std_logic;
SIGNAL \alu|Mux0~7_combout\ : std_logic;
SIGNAL \alu|Mux0~8_combout\ : std_logic;
SIGNAL \alu|Equal0~6_combout\ : std_logic;
SIGNAL \alu|Equal0~7_combout\ : std_logic;
SIGNAL \alu|a32~8_combout\ : std_logic;
SIGNAL \alu|tmp[8]~16_combout\ : std_logic;
SIGNAL \alu|Mux28~23_combout\ : std_logic;
SIGNAL \alu|Mux23~4_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~83_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~98_combout\ : std_logic;
SIGNAL \alu|Mux23~5_combout\ : std_logic;
SIGNAL \alu|Mux23~11_combout\ : std_logic;
SIGNAL \alu|Mux23~7_combout\ : std_logic;
SIGNAL \alu|Mux23~8_combout\ : std_logic;
SIGNAL \alu|Equal0~2_combout\ : std_logic;
SIGNAL \alu|Equal0~3_combout\ : std_logic;
SIGNAL \alu|Equal0~13_combout\ : std_logic;
SIGNAL \pc_wr_s~1_combout\ : std_logic;
SIGNAL \pc|sr_out[0]~38_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \bcoreg|regA[4]~4_combout\ : std_logic;
SIGNAL \mux_ulaA|m_out[4]~8_combout\ : std_logic;
SIGNAL \mux_ulaA|m_out[4]~9_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~18_combout\ : std_logic;
SIGNAL \alu|Mux28~6_combout\ : std_logic;
SIGNAL \alu|Mux18~6_combout\ : std_logic;
SIGNAL \alu|Mux18~2_combout\ : std_logic;
SIGNAL \alu|Add1~26_combout\ : std_logic;
SIGNAL \alu|Mux18~3_combout\ : std_logic;
SIGNAL \alu|Mux18~4_combout\ : std_logic;
SIGNAL \alu|Mux18~5_combout\ : std_logic;
SIGNAL \alu|Mux18~12_combout\ : std_logic;
SIGNAL \alu|Mux18~7_combout\ : std_logic;
SIGNAL \alu|Mux18~8_combout\ : std_logic;
SIGNAL \alu|Mux18~11_combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[13]~24_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \bcoreg|regB[15]~17_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[15]~36_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~55_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~56_combout\ : std_logic;
SIGNAL \alu|Mux21~9_combout\ : std_logic;
SIGNAL \alu|a32~10_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~54_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~55_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~50_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~41_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~51_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~80_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~87_combout\ : std_logic;
SIGNAL \alu|tmp[10]~20_combout\ : std_logic;
SIGNAL \alu|Add1~20_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~47_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~82_combout\ : std_logic;
SIGNAL \alu|Mux21~3_combout\ : std_logic;
SIGNAL \alu|Mux21~4_combout\ : std_logic;
SIGNAL \alu|Mux21~5_combout\ : std_logic;
SIGNAL \alu|Mux21~12_combout\ : std_logic;
SIGNAL \alu|Mux21~7_combout\ : std_logic;
SIGNAL \alu|Mux21~8_combout\ : std_logic;
SIGNAL \alu|Mux21~11_combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[10]~27_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \bcoreg|regB[29]~3_combout\ : std_logic;
SIGNAL \rgB|sr_out[29]~feeder_combout\ : std_logic;
SIGNAL \mux_store|m_out[29]~46_combout\ : std_logic;
SIGNAL \mux_store|m_out[29]~47_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \bcoreg|regA[3]~1_combout\ : std_logic;
SIGNAL \mux_ulaA|m_out[3]~2_combout\ : std_logic;
SIGNAL \alu|Mux31~14_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~122_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~121_combout\ : std_logic;
SIGNAL \alu|Mux3~3_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~110_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~111_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~112_combout\ : std_logic;
SIGNAL \alu|Mux3~4_combout\ : std_logic;
SIGNAL \alu|Mux3~5_combout\ : std_logic;
SIGNAL \alu|Mux3~9_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~90_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~99_combout\ : std_logic;
SIGNAL \alu|tmp[28]~56_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~90_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~85_combout\ : std_logic;
SIGNAL \alu|Add1~56_combout\ : std_logic;
SIGNAL \alu|Mux3~11_combout\ : std_logic;
SIGNAL \alu|Mux3~12_combout\ : std_logic;
SIGNAL \alu|Mux3~13_combout\ : std_logic;
SIGNAL \alu|Mux3~14_combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[28]~7_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a28\ : std_logic;
SIGNAL \bcoreg|regB[28]~4_combout\ : std_logic;
SIGNAL \mux_store|m_out[28]~44_combout\ : std_logic;
SIGNAL \mux_store|m_out[28]~45_combout\ : std_logic;
SIGNAL \rdm|sr_out[9]~9_combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[9]~28_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a27\ : std_logic;
SIGNAL \bcoreg|regB[27]~5_combout\ : std_logic;
SIGNAL \mux_store|m_out[27]~42_combout\ : std_logic;
SIGNAL \mux_store|m_out[27]~43_combout\ : std_logic;
SIGNAL \mux_mdr|m_out[5]~7_combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[5]~22_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a26\ : std_logic;
SIGNAL \bcoreg|regB[26]~6_combout\ : std_logic;
SIGNAL \mux_store|m_out[26]~40_combout\ : std_logic;
SIGNAL \mux_store|m_out[26]~41_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a25\ : std_logic;
SIGNAL \bcoreg|regB[25]~7_combout\ : std_logic;
SIGNAL \mux_store|m_out[25]~38_combout\ : std_logic;
SIGNAL \mux_store|m_out[25]~39_combout\ : std_logic;
SIGNAL \rdm|sr_out[7]~7_combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[7]~30_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1_bypass[25]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|regB[7]~25_combout\ : std_logic;
SIGNAL \mux_store|m_out[23]~34_combout\ : std_logic;
SIGNAL \mux_reg_add|m_out[2]~2_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1_bypass[19]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|regB[4]~28_combout\ : std_logic;
SIGNAL \mux_store|m_out[20]~31_combout\ : std_logic;
SIGNAL \ir|sr_out[17]~feeder_combout\ : std_logic;
SIGNAL \mux_reg_add|m_out[1]~1_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1_bypass[37]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|regB[13]~19_combout\ : std_logic;
SIGNAL \mux_store|m_out[13]~20_combout\ : std_logic;
SIGNAL \mux_store|m_out[13]~21_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[31]~30_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~32_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~31_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~33_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~14_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~15_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~16_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~67_combout\ : std_logic;
SIGNAL \alu|Mux19~9_combout\ : std_logic;
SIGNAL \alu|Mux19~10_combout\ : std_logic;
SIGNAL \alu|a32~12_combout\ : std_logic;
SIGNAL \alu|Mux19~2_combout\ : std_logic;
SIGNAL \alu|Mux19~3_combout\ : std_logic;
SIGNAL \alu|Mux19~4_combout\ : std_logic;
SIGNAL \alu|Mux19~5_combout\ : std_logic;
SIGNAL \alu|Mux19~12_combout\ : std_logic;
SIGNAL \alu|Mux19~7_combout\ : std_logic;
SIGNAL \alu|Mux19~8_combout\ : std_logic;
SIGNAL \alu|Mux19~11_combout\ : std_logic;
SIGNAL \rdm|sr_out[12]~12_combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[12]~25_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1_bypass[35]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \bcoreg|regB[12]~20_combout\ : std_logic;
SIGNAL \mux_store|m_out[12]~18_combout\ : std_logic;
SIGNAL \mux_store|m_out[12]~19_combout\ : std_logic;
SIGNAL \rdm|sr_out[11]~11_combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[11]~26_combout\ : std_logic;
SIGNAL \bcoreg|regB[11]~21_combout\ : std_logic;
SIGNAL \mux_store|m_out[11]~16_combout\ : std_logic;
SIGNAL \mux_store|m_out[11]~17_combout\ : std_logic;
SIGNAL \actr|alu_ctr~2_combout\ : std_logic;
SIGNAL \actr|Equal5~1_combout\ : std_logic;
SIGNAL \actr|alu_ctr[2]~6_combout\ : std_logic;
SIGNAL \actr|alu_ctr[2]~9_combout\ : std_logic;
SIGNAL \actr|alu_ctr[1]~17_combout\ : std_logic;
SIGNAL \alu|Mux14~12_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~54_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~55_combout\ : std_logic;
SIGNAL \alu|tmp[18]~36_combout\ : std_logic;
SIGNAL \alu|Mux13~4_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~48_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~43_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~45_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~52_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~53_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~51_combout\ : std_logic;
SIGNAL \alu|Mux13~5_combout\ : std_logic;
SIGNAL \alu|Mux13~6_combout\ : std_logic;
SIGNAL \alu|Mux13~7_combout\ : std_logic;
SIGNAL \alu|Mux13~0_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~25_combout\ : std_logic;
SIGNAL \alu|Mux13~1_combout\ : std_logic;
SIGNAL \alu|Mux13~2_combout\ : std_logic;
SIGNAL \alu|Mux13~3_combout\ : std_logic;
SIGNAL \alu|Mux13~8_combout\ : std_logic;
SIGNAL \rdm|sr_out[18]~18_combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[18]~17_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1_bypass[47]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \bcoreg|regB[18]~14_combout\ : std_logic;
SIGNAL \mux_store|m_out[18]~29_combout\ : std_logic;
SIGNAL \mux_reg_add|m_out[0]~0_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \bcoreg|regB[10]~22_combout\ : std_logic;
SIGNAL \mux_store|m_out[10]~14_combout\ : std_logic;
SIGNAL \mux_store|m_out[10]~15_combout\ : std_logic;
SIGNAL \actr|Equal13~0_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1_bypass[11]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|regA[0]~0_combout\ : std_logic;
SIGNAL \mux_ulaA|m_out[0]~0_combout\ : std_logic;
SIGNAL \mux_ulaA|m_out[0]~1_combout\ : std_logic;
SIGNAL \alu|Add1~0_combout\ : std_logic;
SIGNAL \alu|Mux31~4_combout\ : std_logic;
SIGNAL \alu|Mux31~5_combout\ : std_logic;
SIGNAL \alu|Mux31~6_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~18_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~17_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~19_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~16_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~12_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~13_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~12_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~13_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~14_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~15_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~17_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~19_combout\ : std_logic;
SIGNAL \alu|Mux31~11_combout\ : std_logic;
SIGNAL \alu|Mux31~9_combout\ : std_logic;
SIGNAL \alu|Mux31~10_combout\ : std_logic;
SIGNAL \alu|tmp[0]~0_combout\ : std_logic;
SIGNAL \alu|Mux31~7_combout\ : std_logic;
SIGNAL \alu|Mux31~12_combout\ : std_logic;
SIGNAL \alu|Mux31~13_combout\ : std_logic;
SIGNAL \mux_store|m_out[3]~0_combout\ : std_logic;
SIGNAL \mux_store|m_out[2]~3_combout\ : std_logic;
SIGNAL \rdm|sr_out[0]~0_combout\ : std_logic;
SIGNAL \mux_mdr|m_out[0]~0_combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[0]~0_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \bcoreg|regB[1]~31_combout\ : std_logic;
SIGNAL \mux_store|m_out[1]~2_combout\ : std_logic;
SIGNAL \actr|alu_ctr[3]~22_combout\ : std_logic;
SIGNAL \actr|alu_ctr[3]~23_combout\ : std_logic;
SIGNAL \actr|alu_ctr[3]~25_combout\ : std_logic;
SIGNAL \alu|Mux30~4_combout\ : std_logic;
SIGNAL \alu|Mux30~12_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~37_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~46_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~29_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~43_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~30_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~34_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[1]~63_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~33_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~35_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~44_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~31_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~45_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~32_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~36_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~39_combout\ : std_logic;
SIGNAL \alu|Mux30~13_combout\ : std_logic;
SIGNAL \alu|Mux30~14_combout\ : std_logic;
SIGNAL \pc|sr_out~41_combout\ : std_logic;
SIGNAL \alu|a32~2_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~22_combout\ : std_logic;
SIGNAL \alu|Mux30~6_combout\ : std_logic;
SIGNAL \alu|Add1~2_combout\ : std_logic;
SIGNAL \alu|Mux30~9_combout\ : std_logic;
SIGNAL \alu|Mux30~8_combout\ : std_logic;
SIGNAL \alu|Mux30~10_combout\ : std_logic;
SIGNAL \alu|Mux30~11_combout\ : std_logic;
SIGNAL \alu|Mux30~15_combout\ : std_logic;
SIGNAL \mem_sel|Mux3~0_combout\ : std_logic;
SIGNAL \actr|alu_ctr[0]~19_combout\ : std_logic;
SIGNAL \actr|alu_ctr[0]~18_combout\ : std_logic;
SIGNAL \actr|alu_ctr[0]~20_combout\ : std_logic;
SIGNAL \alu|Mux16~0_combout\ : std_logic;
SIGNAL \alu|Mux28~12_combout\ : std_logic;
SIGNAL \alu|Mux22~10_combout\ : std_logic;
SIGNAL \alu|a32~9_combout\ : std_logic;
SIGNAL \alu|tmp[9]~18_combout\ : std_logic;
SIGNAL \alu|Add1~18_combout\ : std_logic;
SIGNAL \alu|Mux22~3_combout\ : std_logic;
SIGNAL \alu|Mux22~4_combout\ : std_logic;
SIGNAL \alu|Mux22~5_combout\ : std_logic;
SIGNAL \alu|Mux22~12_combout\ : std_logic;
SIGNAL \alu|Mux22~7_combout\ : std_logic;
SIGNAL \alu|Mux22~8_combout\ : std_logic;
SIGNAL \alu|Mux22~11_combout\ : std_logic;
SIGNAL \pc|sr_out[9]~18_combout\ : std_logic;
SIGNAL \mux_mem|m_out[7]~7_combout\ : std_logic;
SIGNAL \actr|alu_ctr~4_combout\ : std_logic;
SIGNAL \actr|alu_ctr[2]~21_combout\ : std_logic;
SIGNAL \alu|Mux14~10_combout\ : std_logic;
SIGNAL \alu|Mux8~1_combout\ : std_logic;
SIGNAL \alu|Mux8~2_combout\ : std_logic;
SIGNAL \alu|Mux8~3_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~77_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~81_combout\ : std_logic;
SIGNAL \alu|tmp[23]~46_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~78_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~79_combout\ : std_logic;
SIGNAL \alu|Add1~46_combout\ : std_logic;
SIGNAL \alu|Mux8~5_combout\ : std_logic;
SIGNAL \alu|Mux8~6_combout\ : std_logic;
SIGNAL \alu|Mux8~7_combout\ : std_logic;
SIGNAL \alu|Mux8~8_combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[23]~12_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1_bypass[57]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \bcoreg|regB[23]~9_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~28_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~29_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~30_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~34_combout\ : std_logic;
SIGNAL \alu|Mux23~9_combout\ : std_logic;
SIGNAL \alu|Mux23~10_combout\ : std_logic;
SIGNAL \ctr_mips|WideOr2~0_combout\ : std_logic;
SIGNAL \ctr_mips|WideOr2~combout\ : std_logic;
SIGNAL \mux_mem|m_out[6]~6_combout\ : std_logic;
SIGNAL \bcoreg|regA[1]~3_combout\ : std_logic;
SIGNAL \mux_ulaA|m_out[1]~6_combout\ : std_logic;
SIGNAL \mux_ulaA|m_out[1]~7_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~40_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~43_combout\ : std_logic;
SIGNAL \alu|Mux24~6_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~53_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~67_combout\ : std_logic;
SIGNAL \alu|Mux27~2_combout\ : std_logic;
SIGNAL \alu|Mux27~13_combout\ : std_logic;
SIGNAL \alu|Mux27~7_combout\ : std_logic;
SIGNAL \alu|Mux24~0_combout\ : std_logic;
SIGNAL \alu|Mux24~1_combout\ : std_logic;
SIGNAL \alu|Mux24~2_combout\ : std_logic;
SIGNAL \alu|Mux24~3_combout\ : std_logic;
SIGNAL \alu|Mux24~4_combout\ : std_logic;
SIGNAL \alu|Mux24~5_combout\ : std_logic;
SIGNAL \alu|Mux24~7_combout\ : std_logic;
SIGNAL \alu|Mux24~combout\ : std_logic;
SIGNAL \pc|sr_out[7]~20_combout\ : std_logic;
SIGNAL \mux_mem|m_out[5]~5_combout\ : std_logic;
SIGNAL \bcoreg|Equal1~0_combout\ : std_logic;
SIGNAL \bcoreg|Equal1~1_combout\ : std_logic;
SIGNAL \bcoreg|regB[3]~29_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[3]~60_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~33_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~37_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~38_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~52_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~54_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~78_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~79_combout\ : std_logic;
SIGNAL \alu|Mux25~0_combout\ : std_logic;
SIGNAL \alu|Mux25~1_combout\ : std_logic;
SIGNAL \alu|Mux25~2_combout\ : std_logic;
SIGNAL \alu|Mux25~3_combout\ : std_logic;
SIGNAL \alu|Mux25~4_combout\ : std_logic;
SIGNAL \alu|Mux25~5_combout\ : std_logic;
SIGNAL \alu|Mux25~7_combout\ : std_logic;
SIGNAL \alu|Mux25~combout\ : std_logic;
SIGNAL \pc|sr_out[6]~21_combout\ : std_logic;
SIGNAL \mux_mem|m_out[4]~4_combout\ : std_logic;
SIGNAL \ir|sr_out[26]~feeder_combout\ : std_logic;
SIGNAL \ctr_mips|nstate.jump_ex_st~0_combout\ : std_logic;
SIGNAL \ctr_mips|nstate.jump_ex_st~1_combout\ : std_logic;
SIGNAL \ctr_mips|pstate.jump_ex_st~regout\ : std_logic;
SIGNAL \mux_ulaA|m_out[2]~5_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~35_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~133_combout\ : std_logic;
SIGNAL \alu|Mux26~6_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~40_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~41_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~42_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~72_combout\ : std_logic;
SIGNAL \alu|Mux26~0_combout\ : std_logic;
SIGNAL \alu|Mux26~1_combout\ : std_logic;
SIGNAL \alu|tmp[5]~10_combout\ : std_logic;
SIGNAL \alu|Mux26~2_combout\ : std_logic;
SIGNAL \alu|Mux26~3_combout\ : std_logic;
SIGNAL \alu|Mux26~4_combout\ : std_logic;
SIGNAL \alu|Mux26~5_combout\ : std_logic;
SIGNAL \alu|Mux26~7_combout\ : std_logic;
SIGNAL \alu|Mux26~combout\ : std_logic;
SIGNAL \regULA|sr_out[5]~feeder_combout\ : std_logic;
SIGNAL \pc|sr_out[5]~22_combout\ : std_logic;
SIGNAL \mux_mem|m_out[3]~3_combout\ : std_logic;
SIGNAL \ctr_mips|nstate.ori_ex_st~0_combout\ : std_logic;
SIGNAL \ctr_mips|pstate.ori_ex_st~regout\ : std_logic;
SIGNAL \mux_ulaB|m_out[31]~29_combout\ : std_logic;
SIGNAL \ctr_mips|WideOr1~combout\ : std_logic;
SIGNAL \alu|a32~4_combout\ : std_logic;
SIGNAL \alu|Mux27~8_combout\ : std_logic;
SIGNAL \alu|tmp[4]~8_combout\ : std_logic;
SIGNAL \alu|Add1~8_combout\ : std_logic;
SIGNAL \alu|Mux27~4_combout\ : std_logic;
SIGNAL \alu|Mux27~5_combout\ : std_logic;
SIGNAL \alu|Mux27~6_combout\ : std_logic;
SIGNAL \alu|Mux27~9_combout\ : std_logic;
SIGNAL \alu|Mux27~10_combout\ : std_logic;
SIGNAL \alu|Mux27~12_combout\ : std_logic;
SIGNAL \alu|Mux27~combout\ : std_logic;
SIGNAL \mux_mem|m_out[2]~2_combout\ : std_logic;
SIGNAL \ctr_mips|nstate.branch_ex_st~0_combout\ : std_logic;
SIGNAL \ctr_mips|pstate.branch_ex_st~regout\ : std_logic;
SIGNAL \pc|sr_out[3]~24_combout\ : std_logic;
SIGNAL \mux_ulaA|m_out[3]~3_combout\ : std_logic;
SIGNAL \alu|Mux28~11_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~57_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~70_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~61_combout\ : std_logic;
SIGNAL \alu|Mux28~20_combout\ : std_logic;
SIGNAL \alu|Mux28~21_combout\ : std_logic;
SIGNAL \alu|Mux28~17_combout\ : std_logic;
SIGNAL \alu|tmp[3]~6_combout\ : std_logic;
SIGNAL \alu|Mux28~13_combout\ : std_logic;
SIGNAL \alu|Mux28~14_combout\ : std_logic;
SIGNAL \alu|Mux28~15_combout\ : std_logic;
SIGNAL \alu|Mux28~16_combout\ : std_logic;
SIGNAL \alu|Mux28~24_combout\ : std_logic;
SIGNAL \alu|Mux28~18_combout\ : std_logic;
SIGNAL \alu|Mux28~19_combout\ : std_logic;
SIGNAL \alu|Mux28~22_combout\ : std_logic;
SIGNAL \mux_mem|m_out[1]~1_combout\ : std_logic;
SIGNAL \ctr_mips|nstate.rtype_ex_st~2_combout\ : std_logic;
SIGNAL \ctr_mips|pstate.rtype_ex_st~regout\ : std_logic;
SIGNAL \ctr_mips|pstate.writereg_st~regout\ : std_logic;
SIGNAL \mux_reg_add|m_out[3]~3_combout\ : std_logic;
SIGNAL \bcoreg|breg32~39_combout\ : std_logic;
SIGNAL \bcoreg|breg32~40_combout\ : std_logic;
SIGNAL \bcoreg|breg32~45\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \bcoreg|regB[5]~27_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[5]~55_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[5]~56_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~11_combout\ : std_logic;
SIGNAL \alu|Mux29~9_combout\ : std_logic;
SIGNAL \alu|Mux29~10_combout\ : std_logic;
SIGNAL \alu|a32~20_combout\ : std_logic;
SIGNAL \alu|Mux29~6_combout\ : std_logic;
SIGNAL \alu|tmp[2]~4_combout\ : std_logic;
SIGNAL \alu|Mux29~2_combout\ : std_logic;
SIGNAL \alu|Mux29~3_combout\ : std_logic;
SIGNAL \alu|Mux29~4_combout\ : std_logic;
SIGNAL \alu|Mux29~5_combout\ : std_logic;
SIGNAL \alu|Mux29~12_combout\ : std_logic;
SIGNAL \alu|Mux29~7_combout\ : std_logic;
SIGNAL \alu|Mux29~8_combout\ : std_logic;
SIGNAL \alu|Mux29~11_combout\ : std_logic;
SIGNAL \mux_mem|m_out[0]~0_combout\ : std_logic;
SIGNAL \ctr_mips|Mux15~0_combout\ : std_logic;
SIGNAL \ctr_mips|nstate.streghalf_st~0_combout\ : std_logic;
SIGNAL \ctr_mips|pstate.streghalf_st~regout\ : std_logic;
SIGNAL \mux_store|Equal1~0_combout\ : std_logic;
SIGNAL \mux_store|m_out[16]~27_combout\ : std_logic;
SIGNAL \ir|sr_out[30]~feeder_combout\ : std_logic;
SIGNAL \ctr_mips|Mux7~1_combout\ : std_logic;
SIGNAL \ctr_mips|Mux7~2_combout\ : std_logic;
SIGNAL \ctr_mips|nstate.c_mem_add_st~0_combout\ : std_logic;
SIGNAL \ctr_mips|pstate.c_mem_add_st~regout\ : std_logic;
SIGNAL \ctr_mips|Mux15~1_combout\ : std_logic;
SIGNAL \ctr_mips|Selector1~2_combout\ : std_logic;
SIGNAL \ctr_mips|Selector1~3_combout\ : std_logic;
SIGNAL \ctr_mips|pstate.fetch_st~regout\ : std_logic;
SIGNAL \ctr_mips|pstate.fetch_st~_wirecell_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \bcoreg|regB[0]~0_combout\ : std_logic;
SIGNAL \mux_store|m_out[0]~1_combout\ : std_logic;
SIGNAL \pc|sr_out~40_combout\ : std_logic;
SIGNAL \fpga_out[0]~0_combout\ : std_logic;
SIGNAL \fpga_out[0]~1_combout\ : std_logic;
SIGNAL \fpga_out[1]~2_combout\ : std_logic;
SIGNAL \fpga_out[1]~3_combout\ : std_logic;
SIGNAL \fpga_out[2]~4_combout\ : std_logic;
SIGNAL \fpga_out[2]~5_combout\ : std_logic;
SIGNAL \fpga_out[3]~6_combout\ : std_logic;
SIGNAL \fpga_out[3]~7_combout\ : std_logic;
SIGNAL \fpga_out[4]~8_combout\ : std_logic;
SIGNAL \fpga_out[4]~9_combout\ : std_logic;
SIGNAL \fpga_out[5]~10_combout\ : std_logic;
SIGNAL \fpga_out[5]~11_combout\ : std_logic;
SIGNAL \fpga_out[6]~12_combout\ : std_logic;
SIGNAL \fpga_out[6]~13_combout\ : std_logic;
SIGNAL \fpga_out[7]~14_combout\ : std_logic;
SIGNAL \fpga_out[7]~15_combout\ : std_logic;
SIGNAL \fpga_out[8]~16_combout\ : std_logic;
SIGNAL \fpga_out[8]~17_combout\ : std_logic;
SIGNAL \fpga_out[9]~18_combout\ : std_logic;
SIGNAL \fpga_out[9]~19_combout\ : std_logic;
SIGNAL \fpga_out[10]~20_combout\ : std_logic;
SIGNAL \fpga_out[10]~21_combout\ : std_logic;
SIGNAL \alu|Mux20~9_combout\ : std_logic;
SIGNAL \alu|Mux20~6_combout\ : std_logic;
SIGNAL \alu|tmp[11]~22_combout\ : std_logic;
SIGNAL \alu|Mux20~4_combout\ : std_logic;
SIGNAL \alu|Mux20~5_combout\ : std_logic;
SIGNAL \alu|Mux20~12_combout\ : std_logic;
SIGNAL \alu|Mux20~7_combout\ : std_logic;
SIGNAL \alu|Mux20~8_combout\ : std_logic;
SIGNAL \alu|Mux20~11_combout\ : std_logic;
SIGNAL \pc|sr_out[11]~16_combout\ : std_logic;
SIGNAL \fpga_out[11]~22_combout\ : std_logic;
SIGNAL \fpga_out[11]~23_combout\ : std_logic;
SIGNAL \pc|sr_out[12]~15_combout\ : std_logic;
SIGNAL \fpga_out[12]~24_combout\ : std_logic;
SIGNAL \fpga_out[12]~25_combout\ : std_logic;
SIGNAL \fpga_out[13]~26_combout\ : std_logic;
SIGNAL \fpga_out[13]~27_combout\ : std_logic;
SIGNAL \fpga_out[14]~28_combout\ : std_logic;
SIGNAL \fpga_out[14]~29_combout\ : std_logic;
SIGNAL \pc|sr_out[15]~12_combout\ : std_logic;
SIGNAL \fpga_out[15]~30_combout\ : std_logic;
SIGNAL \fpga_out[15]~31_combout\ : std_logic;
SIGNAL \fpga_out[16]~32_combout\ : std_logic;
SIGNAL \fpga_out[16]~33_combout\ : std_logic;
SIGNAL \fpga_out[17]~34_combout\ : std_logic;
SIGNAL \fpga_out[17]~35_combout\ : std_logic;
SIGNAL \pc|sr_out[18]~9_combout\ : std_logic;
SIGNAL \fpga_out[18]~36_combout\ : std_logic;
SIGNAL \fpga_out[18]~37_combout\ : std_logic;
SIGNAL \fpga_out[19]~38_combout\ : std_logic;
SIGNAL \fpga_out[19]~39_combout\ : std_logic;
SIGNAL \pc|sr_out[20]~7_combout\ : std_logic;
SIGNAL \fpga_out[20]~40_combout\ : std_logic;
SIGNAL \fpga_out[20]~41_combout\ : std_logic;
SIGNAL \fpga_out[21]~42_combout\ : std_logic;
SIGNAL \fpga_out[21]~43_combout\ : std_logic;
SIGNAL \fpga_out[22]~44_combout\ : std_logic;
SIGNAL \fpga_out[22]~45_combout\ : std_logic;
SIGNAL \fpga_out[23]~46_combout\ : std_logic;
SIGNAL \fpga_out[23]~47_combout\ : std_logic;
SIGNAL \fpga_out[24]~48_combout\ : std_logic;
SIGNAL \fpga_out[24]~49_combout\ : std_logic;
SIGNAL \fpga_out[25]~50_combout\ : std_logic;
SIGNAL \fpga_out[25]~51_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~90_combout\ : std_logic;
SIGNAL \alu|Mux5~3_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a26\ : std_logic;
SIGNAL \bcoreg|regA[26]~9_combout\ : std_logic;
SIGNAL \mux_ulaA|m_out[26]~14_combout\ : std_logic;
SIGNAL \alu|Mux5~4_combout\ : std_logic;
SIGNAL \alu|Add1~52_combout\ : std_logic;
SIGNAL \alu|Mux5~5_combout\ : std_logic;
SIGNAL \alu|tmp[26]~52_combout\ : std_logic;
SIGNAL \alu|Mux5~6_combout\ : std_logic;
SIGNAL \alu|Mux5~7_combout\ : std_logic;
SIGNAL \alu|Mux5~10_combout\ : std_logic;
SIGNAL \alu|Mux5~9_combout\ : std_logic;
SIGNAL \alu|Mux5~combout\ : std_logic;
SIGNAL \pc|sr_out[26]~1_combout\ : std_logic;
SIGNAL \fpga_out[26]~52_combout\ : std_logic;
SIGNAL \fpga_out[26]~53_combout\ : std_logic;
SIGNAL \pc|sr_out[27]~0_combout\ : std_logic;
SIGNAL \fpga_out[27]~54_combout\ : std_logic;
SIGNAL \fpga_out[27]~55_combout\ : std_logic;
SIGNAL \pc|sr_out~44_combout\ : std_logic;
SIGNAL \fpga_out[28]~56_combout\ : std_logic;
SIGNAL \fpga_out[28]~57_combout\ : std_logic;
SIGNAL \fpga_out[29]~58_combout\ : std_logic;
SIGNAL \fpga_out[29]~59_combout\ : std_logic;
SIGNAL \fpga_out[30]~60_combout\ : std_logic;
SIGNAL \fpga_out[30]~61_combout\ : std_logic;
SIGNAL \fpga_out[31]~62_combout\ : std_logic;
SIGNAL \fpga_out[31]~63_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_3ao0|Mux6~0_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_3ao0|Mux5~0_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_3ao0|Mux4~0_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_3ao0|Mux3~0_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_3ao0|Mux2~0_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_3ao0|Mux1~0_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_3ao0|Mux0~0_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_7ao4|Mux6~0_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_7ao4|Mux5~0_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_7ao4|Mux4~0_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_7ao4|Mux3~0_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_7ao4|Mux2~0_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_7ao4|Mux1~0_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_7ao4|Mux0~0_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_11ao8|Mux6~0_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_11ao8|Mux5~0_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_11ao8|Mux4~0_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_11ao8|Mux3~0_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_11ao8|Mux2~0_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_11ao8|Mux1~0_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_11ao8|Mux0~0_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_15ao12|Mux6~0_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_15ao12|Mux5~0_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_15ao12|Mux4~0_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_15ao12|Mux3~0_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_15ao12|Mux2~0_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_15ao12|Mux1~0_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_15ao12|Mux0~0_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_19ao16|Mux6~0_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_19ao16|Mux5~0_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_19ao16|Mux4~0_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_19ao16|Mux3~0_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_19ao16|Mux2~0_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_19ao16|Mux1~0_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_19ao16|Mux0~0_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_23ao20|Mux6~0_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_23ao20|Mux5~0_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_23ao20|Mux4~0_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_23ao20|Mux3~0_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_23ao20|Mux2~0_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_23ao20|Mux1~0_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_23ao20|Mux0~0_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_27ao24|Mux6~0_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_27ao24|Mux5~0_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_27ao24|Mux4~0_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_27ao24|Mux3~0_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_27ao24|Mux2~0_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_27ao24|Mux1~0_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_27ao24|Mux0~0_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_31ao28|Mux6~0_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_31ao28|Mux5~0_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_31ao28|Mux4~0_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_31ao28|Mux3~0_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_31ao28|Mux2~0_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_31ao28|Mux1~0_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_31ao28|Mux0~0_combout\ : std_logic;
SIGNAL \ctr_mips|s_aluBin\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \debug~combout\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \bcoreg|breg32_rtl_1_bypass\ : std_logic_vector(0 TO 74);
SIGNAL \ir|sr_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \rgA|sr_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \rgB|sr_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regULA|sr_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \pc|sr_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \memory|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \rdm|sr_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ctr_mips|ALT_INV_pstate.fetch_st~regout\ : std_logic;
SIGNAL \ctr_mips|ALT_INV_pstate.fetch_st~_wirecell_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_31ao28|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_27ao24|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_23ao20|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_19ao16|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_15ao12|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_11ao8|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_7ao4|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \MUX_para_SAIDA|saida|seg7_3ao0|ALT_INV_Mux6~0_combout\ : std_logic;

BEGIN

ww_clk <= clk;
ww_clk_rom <= clk_rom;
ww_rst <= rst;
ww_debug <= debug;
data <= ww_data;
Saida_Primeiro_7seg <= ww_Saida_Primeiro_7seg;
Saida_Segundo_7seg <= ww_Saida_Segundo_7seg;
Saida_Terceiro_7seg <= ww_Saida_Terceiro_7seg;
Saida_Quarto_7seg <= ww_Saida_Quarto_7seg;
Saida_Quinto_7seg <= ww_Saida_Quinto_7seg;
Saida_Sexto_7seg <= ww_Saida_Sexto_7seg;
Saida_Setimo_7seg <= ww_Saida_Setimo_7seg;
Saida_Oitavo_7seg <= ww_Saida_Oitavo_7seg;
led_clk <= ww_led_clk;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\mux_store|m_out[15]~25_combout\ & \mux_store|m_out[14]~23_combout\ & \mux_store|m_out[13]~21_combout\ & \mux_store|m_out[12]~19_combout\ & \mux_store|m_out[11]~17_combout\ & 
\mux_store|m_out[10]~15_combout\ & \mux_store|m_out[9]~13_combout\ & \mux_store|m_out[8]~11_combout\ & \mux_store|m_out[7]~8_combout\ & \mux_store|m_out[6]~7_combout\ & \mux_store|m_out[5]~6_combout\ & \mux_store|m_out[4]~5_combout\ & 
\mux_store|m_out[3]~4_combout\ & \mux_store|m_out[2]~3_combout\ & \mux_store|m_out[1]~2_combout\ & \mux_store|m_out[0]~1_combout\);

\memory|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\mux_mem|m_out[7]~7_combout\ & \mux_mem|m_out[6]~6_combout\ & \mux_mem|m_out[5]~5_combout\ & \mux_mem|m_out[4]~4_combout\ & \mux_mem|m_out[3]~3_combout\ & 
\mux_mem|m_out[2]~2_combout\ & \mux_mem|m_out[1]~1_combout\ & \mux_mem|m_out[0]~0_combout\);

\memory|altsyncram_component|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ <= (\mem_sel|Mux2~0_combout\ & \mem_sel|Mux3~0_combout\);

\memory|altsyncram_component|auto_generated|q_a\(0) <= \memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\memory|altsyncram_component|auto_generated|q_a\(1) <= \memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\memory|altsyncram_component|auto_generated|q_a\(2) <= \memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\memory|altsyncram_component|auto_generated|q_a\(3) <= \memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\memory|altsyncram_component|auto_generated|q_a\(4) <= \memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\memory|altsyncram_component|auto_generated|q_a\(5) <= \memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\memory|altsyncram_component|auto_generated|q_a\(6) <= \memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\memory|altsyncram_component|auto_generated|q_a\(7) <= \memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\memory|altsyncram_component|auto_generated|q_a\(8) <= \memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\memory|altsyncram_component|auto_generated|q_a\(9) <= \memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\memory|altsyncram_component|auto_generated|q_a\(10) <= \memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\memory|altsyncram_component|auto_generated|q_a\(11) <= \memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\memory|altsyncram_component|auto_generated|q_a\(12) <= \memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\memory|altsyncram_component|auto_generated|q_a\(13) <= \memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\memory|altsyncram_component|auto_generated|q_a\(14) <= \memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\memory|altsyncram_component|auto_generated|q_a\(15) <= \memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);

\memory|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ <= (\mux_store|m_out[31]~51_combout\ & \mux_store|m_out[30]~49_combout\ & \mux_store|m_out[29]~47_combout\ & \mux_store|m_out[28]~45_combout\ & \mux_store|m_out[27]~43_combout\ & 
\mux_store|m_out[26]~41_combout\ & \mux_store|m_out[25]~39_combout\ & \mux_store|m_out[24]~37_combout\ & \mux_store|m_out[23]~34_combout\ & \mux_store|m_out[22]~33_combout\ & \mux_store|m_out[21]~32_combout\ & \mux_store|m_out[20]~31_combout\ & 
\mux_store|m_out[19]~30_combout\ & \mux_store|m_out[18]~29_combout\ & \mux_store|m_out[17]~28_combout\ & \mux_store|m_out[16]~27_combout\);

\memory|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\mux_mem|m_out[7]~7_combout\ & \mux_mem|m_out[6]~6_combout\ & \mux_mem|m_out[5]~5_combout\ & \mux_mem|m_out[4]~4_combout\ & \mux_mem|m_out[3]~3_combout\ & 
\mux_mem|m_out[2]~2_combout\ & \mux_mem|m_out[1]~1_combout\ & \mux_mem|m_out[0]~0_combout\);

\memory|altsyncram_component|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\ <= (\mem_sel|Mux0~0_combout\ & \mem_sel|Mux1~0_combout\);

\memory|altsyncram_component|auto_generated|q_a\(16) <= \memory|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);
\memory|altsyncram_component|auto_generated|q_a\(17) <= \memory|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(1);
\memory|altsyncram_component|auto_generated|q_a\(18) <= \memory|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(2);
\memory|altsyncram_component|auto_generated|q_a\(19) <= \memory|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(3);
\memory|altsyncram_component|auto_generated|q_a\(20) <= \memory|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(4);
\memory|altsyncram_component|auto_generated|q_a\(21) <= \memory|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(5);
\memory|altsyncram_component|auto_generated|q_a\(22) <= \memory|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(6);
\memory|altsyncram_component|auto_generated|q_a\(23) <= \memory|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(7);
\memory|altsyncram_component|auto_generated|q_a\(24) <= \memory|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(8);
\memory|altsyncram_component|auto_generated|q_a\(25) <= \memory|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(9);
\memory|altsyncram_component|auto_generated|q_a\(26) <= \memory|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(10);
\memory|altsyncram_component|auto_generated|q_a\(27) <= \memory|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(11);
\memory|altsyncram_component|auto_generated|q_a\(28) <= \memory|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(12);
\memory|altsyncram_component|auto_generated|q_a\(29) <= \memory|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(13);
\memory|altsyncram_component|auto_generated|q_a\(30) <= \memory|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(14);
\memory|altsyncram_component|auto_generated|q_a\(31) <= \memory|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(15);

\bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\breg_data_mux|m_out[31]~31_combout\ & \breg_data_mux|m_out[30]~5_combout\ & \breg_data_mux|m_out[29]~6_combout\ & \breg_data_mux|m_out[28]~7_combout\ & 
\breg_data_mux|m_out[27]~8_combout\ & \breg_data_mux|m_out[26]~9_combout\ & \breg_data_mux|m_out[25]~10_combout\ & \breg_data_mux|m_out[24]~11_combout\ & \breg_data_mux|m_out[23]~12_combout\ & \breg_data_mux|m_out[22]~13_combout\ & 
\breg_data_mux|m_out[21]~14_combout\ & \breg_data_mux|m_out[20]~15_combout\ & \breg_data_mux|m_out[19]~16_combout\ & \breg_data_mux|m_out[18]~17_combout\ & \breg_data_mux|m_out[17]~18_combout\ & \breg_data_mux|m_out[16]~19_combout\ & 
\breg_data_mux|m_out[15]~20_combout\ & \breg_data_mux|m_out[14]~23_combout\ & \breg_data_mux|m_out[13]~24_combout\ & \breg_data_mux|m_out[12]~25_combout\ & \breg_data_mux|m_out[11]~26_combout\ & \breg_data_mux|m_out[10]~27_combout\ & 
\breg_data_mux|m_out[9]~28_combout\ & \breg_data_mux|m_out[8]~29_combout\ & \breg_data_mux|m_out[7]~30_combout\ & \breg_data_mux|m_out[6]~21_combout\ & \breg_data_mux|m_out[5]~22_combout\ & \breg_data_mux|m_out[4]~4_combout\ & 
\breg_data_mux|m_out[3]~1_combout\ & \breg_data_mux|m_out[2]~2_combout\ & \breg_data_mux|m_out[1]~3_combout\ & \breg_data_mux|m_out[0]~0_combout\);

\bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\mux_reg_add|m_out[4]~4_combout\ & \mux_reg_add|m_out[3]~3_combout\ & \mux_reg_add|m_out[2]~2_combout\ & \mux_reg_add|m_out[1]~1_combout\ & \mux_reg_add|m_out[0]~0_combout\);

\bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\memory|altsyncram_component|auto_generated|q_a\(20) & \memory|altsyncram_component|auto_generated|q_a\(19) & \memory|altsyncram_component|auto_generated|q_a\(18) & 
\memory|altsyncram_component|auto_generated|q_a\(17) & \memory|altsyncram_component|auto_generated|q_a\(16));

\bcoreg|breg32_rtl_1|auto_generated|ram_block1a0~portbdataout\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a1\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a2\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a3\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a4\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a5\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a6\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a7\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a8\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a9\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a10\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a11\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a12\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a13\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a14\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a15\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a16\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a17\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a18\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a19\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a20\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a21\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a22\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a23\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a24\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a25\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a26\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a27\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a28\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a29\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a30\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a31\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\breg_data_mux|m_out[31]~31_combout\ & \breg_data_mux|m_out[30]~5_combout\ & \breg_data_mux|m_out[29]~6_combout\ & \breg_data_mux|m_out[28]~7_combout\ & 
\breg_data_mux|m_out[27]~8_combout\ & \breg_data_mux|m_out[26]~9_combout\ & \breg_data_mux|m_out[25]~10_combout\ & \breg_data_mux|m_out[24]~11_combout\ & \breg_data_mux|m_out[23]~12_combout\ & \breg_data_mux|m_out[22]~13_combout\ & 
\breg_data_mux|m_out[21]~14_combout\ & \breg_data_mux|m_out[20]~15_combout\ & \breg_data_mux|m_out[19]~16_combout\ & \breg_data_mux|m_out[18]~17_combout\ & \breg_data_mux|m_out[17]~18_combout\ & \breg_data_mux|m_out[16]~19_combout\ & 
\breg_data_mux|m_out[15]~20_combout\ & \breg_data_mux|m_out[14]~23_combout\ & \breg_data_mux|m_out[13]~24_combout\ & \breg_data_mux|m_out[12]~25_combout\ & \breg_data_mux|m_out[11]~26_combout\ & \breg_data_mux|m_out[10]~27_combout\ & 
\breg_data_mux|m_out[9]~28_combout\ & \breg_data_mux|m_out[8]~29_combout\ & \breg_data_mux|m_out[7]~30_combout\ & \breg_data_mux|m_out[6]~21_combout\ & \breg_data_mux|m_out[5]~22_combout\ & \breg_data_mux|m_out[4]~4_combout\ & 
\breg_data_mux|m_out[3]~1_combout\ & \breg_data_mux|m_out[2]~2_combout\ & \breg_data_mux|m_out[1]~3_combout\ & \breg_data_mux|m_out[0]~0_combout\);

\bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\mux_reg_add|m_out[4]~4_combout\ & \mux_reg_add|m_out[3]~3_combout\ & \mux_reg_add|m_out[2]~2_combout\ & \mux_reg_add|m_out[1]~1_combout\ & \mux_reg_add|m_out[0]~0_combout\);

\bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\memory|altsyncram_component|auto_generated|q_a\(25) & \memory|altsyncram_component|auto_generated|q_a\(24) & \memory|altsyncram_component|auto_generated|q_a\(23) & 
\memory|altsyncram_component|auto_generated|q_a\(22) & \memory|altsyncram_component|auto_generated|q_a\(21));

\bcoreg|breg32_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a1\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a2\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a3\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a4\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a5\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a6\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a7\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a8\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a9\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a10\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a11\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a12\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a13\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a14\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a15\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a16\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a17\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a18\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a19\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a20\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a21\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a22\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a23\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a24\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a25\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a26\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a27\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a28\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a29\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a30\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a31\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\clk_rom~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \clk_rom~combout\);
\ctr_mips|ALT_INV_pstate.fetch_st~regout\ <= NOT \ctr_mips|pstate.fetch_st~regout\;
\ctr_mips|ALT_INV_pstate.fetch_st~_wirecell_combout\ <= NOT \ctr_mips|pstate.fetch_st~_wirecell_combout\;
\MUX_para_SAIDA|saida|seg7_31ao28|ALT_INV_Mux6~0_combout\ <= NOT \MUX_para_SAIDA|saida|seg7_31ao28|Mux6~0_combout\;
\MUX_para_SAIDA|saida|seg7_27ao24|ALT_INV_Mux6~0_combout\ <= NOT \MUX_para_SAIDA|saida|seg7_27ao24|Mux6~0_combout\;
\MUX_para_SAIDA|saida|seg7_23ao20|ALT_INV_Mux6~0_combout\ <= NOT \MUX_para_SAIDA|saida|seg7_23ao20|Mux6~0_combout\;
\MUX_para_SAIDA|saida|seg7_19ao16|ALT_INV_Mux6~0_combout\ <= NOT \MUX_para_SAIDA|saida|seg7_19ao16|Mux6~0_combout\;
\MUX_para_SAIDA|saida|seg7_15ao12|ALT_INV_Mux6~0_combout\ <= NOT \MUX_para_SAIDA|saida|seg7_15ao12|Mux6~0_combout\;
\MUX_para_SAIDA|saida|seg7_11ao8|ALT_INV_Mux6~0_combout\ <= NOT \MUX_para_SAIDA|saida|seg7_11ao8|Mux6~0_combout\;
\MUX_para_SAIDA|saida|seg7_7ao4|ALT_INV_Mux6~0_combout\ <= NOT \MUX_para_SAIDA|saida|seg7_7ao4|Mux6~0_combout\;
\MUX_para_SAIDA|saida|seg7_3ao0|ALT_INV_Mux6~0_combout\ <= NOT \MUX_para_SAIDA|saida|seg7_3ao0|Mux6~0_combout\;

-- Location: LCFF_X71_Y19_N13
\pc|sr_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \pc|sr_out[14]~13_combout\,
	sdata => \ir|sr_out\(12),
	sclr => \rst~combout\,
	sload => \ctr_mips|pstate.jump_ex_st~regout\,
	ena => \pc|sr_out[0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|sr_out\(14));

-- Location: LCFF_X71_Y21_N13
\pc|sr_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \pc|sr_out[10]~17_combout\,
	sdata => \ir|sr_out\(8),
	sclr => \rst~combout\,
	sload => \ctr_mips|pstate.jump_ex_st~regout\,
	ena => \pc|sr_out[0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|sr_out\(10));

-- Location: LCCOMB_X70_Y22_N12
\alu|tmp[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[6]~12_combout\ = ((\mux_ulaA|m_out[6]~26_combout\ $ (\mux_ulaB|m_out[6]~54_combout\ $ (\alu|tmp[5]~11\)))) # (GND)
-- \alu|tmp[6]~13\ = CARRY((\mux_ulaA|m_out[6]~26_combout\ & ((!\alu|tmp[5]~11\) # (!\mux_ulaB|m_out[6]~54_combout\))) # (!\mux_ulaA|m_out[6]~26_combout\ & (!\mux_ulaB|m_out[6]~54_combout\ & !\alu|tmp[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[6]~26_combout\,
	datab => \mux_ulaB|m_out[6]~54_combout\,
	datad => VCC,
	cin => \alu|tmp[5]~11\,
	combout => \alu|tmp[6]~12_combout\,
	cout => \alu|tmp[6]~13\);

-- Location: LCCOMB_X70_Y22_N14
\alu|tmp[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[7]~14_combout\ = (\mux_ulaB|m_out[7]~52_combout\ & ((\mux_ulaA|m_out[7]~35_combout\ & (!\alu|tmp[6]~13\)) # (!\mux_ulaA|m_out[7]~35_combout\ & ((\alu|tmp[6]~13\) # (GND))))) # (!\mux_ulaB|m_out[7]~52_combout\ & ((\mux_ulaA|m_out[7]~35_combout\ & 
-- (\alu|tmp[6]~13\ & VCC)) # (!\mux_ulaA|m_out[7]~35_combout\ & (!\alu|tmp[6]~13\))))
-- \alu|tmp[7]~15\ = CARRY((\mux_ulaB|m_out[7]~52_combout\ & ((!\alu|tmp[6]~13\) # (!\mux_ulaA|m_out[7]~35_combout\))) # (!\mux_ulaB|m_out[7]~52_combout\ & (!\mux_ulaA|m_out[7]~35_combout\ & !\alu|tmp[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[7]~52_combout\,
	datab => \mux_ulaA|m_out[7]~35_combout\,
	datad => VCC,
	cin => \alu|tmp[6]~13\,
	combout => \alu|tmp[7]~14_combout\,
	cout => \alu|tmp[7]~15\);

-- Location: LCCOMB_X70_Y22_N24
\alu|tmp[12]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[12]~24_combout\ = ((\mux_ulaB|m_out[12]~42_combout\ $ (\mux_ulaA|m_out[12]~30_combout\ $ (\alu|tmp[11]~23\)))) # (GND)
-- \alu|tmp[12]~25\ = CARRY((\mux_ulaB|m_out[12]~42_combout\ & (\mux_ulaA|m_out[12]~30_combout\ & !\alu|tmp[11]~23\)) # (!\mux_ulaB|m_out[12]~42_combout\ & ((\mux_ulaA|m_out[12]~30_combout\) # (!\alu|tmp[11]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[12]~42_combout\,
	datab => \mux_ulaA|m_out[12]~30_combout\,
	datad => VCC,
	cin => \alu|tmp[11]~23\,
	combout => \alu|tmp[12]~24_combout\,
	cout => \alu|tmp[12]~25\);

-- Location: LCCOMB_X70_Y22_N26
\alu|tmp[13]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[13]~26_combout\ = (\mux_ulaB|m_out[13]~40_combout\ & ((\mux_ulaA|m_out[13]~29_combout\ & (!\alu|tmp[12]~25\)) # (!\mux_ulaA|m_out[13]~29_combout\ & ((\alu|tmp[12]~25\) # (GND))))) # (!\mux_ulaB|m_out[13]~40_combout\ & 
-- ((\mux_ulaA|m_out[13]~29_combout\ & (\alu|tmp[12]~25\ & VCC)) # (!\mux_ulaA|m_out[13]~29_combout\ & (!\alu|tmp[12]~25\))))
-- \alu|tmp[13]~27\ = CARRY((\mux_ulaB|m_out[13]~40_combout\ & ((!\alu|tmp[12]~25\) # (!\mux_ulaA|m_out[13]~29_combout\))) # (!\mux_ulaB|m_out[13]~40_combout\ & (!\mux_ulaA|m_out[13]~29_combout\ & !\alu|tmp[12]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[13]~40_combout\,
	datab => \mux_ulaA|m_out[13]~29_combout\,
	datad => VCC,
	cin => \alu|tmp[12]~25\,
	combout => \alu|tmp[13]~26_combout\,
	cout => \alu|tmp[13]~27\);

-- Location: LCCOMB_X70_Y21_N0
\alu|tmp[16]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[16]~32_combout\ = ((\mux_ulaA|m_out[16]~24_combout\ $ (\mux_ulaB|m_out[16]~79_combout\ $ (\alu|tmp[15]~31\)))) # (GND)
-- \alu|tmp[16]~33\ = CARRY((\mux_ulaA|m_out[16]~24_combout\ & ((!\alu|tmp[15]~31\) # (!\mux_ulaB|m_out[16]~79_combout\))) # (!\mux_ulaA|m_out[16]~24_combout\ & (!\mux_ulaB|m_out[16]~79_combout\ & !\alu|tmp[15]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[16]~24_combout\,
	datab => \mux_ulaB|m_out[16]~79_combout\,
	datad => VCC,
	cin => \alu|tmp[15]~31\,
	combout => \alu|tmp[16]~32_combout\,
	cout => \alu|tmp[16]~33\);

-- Location: LCCOMB_X70_Y21_N2
\alu|tmp[17]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[17]~34_combout\ = (\mux_ulaB|m_out[17]~33_combout\ & ((\mux_ulaA|m_out[17]~23_combout\ & (!\alu|tmp[16]~33\)) # (!\mux_ulaA|m_out[17]~23_combout\ & ((\alu|tmp[16]~33\) # (GND))))) # (!\mux_ulaB|m_out[17]~33_combout\ & 
-- ((\mux_ulaA|m_out[17]~23_combout\ & (\alu|tmp[16]~33\ & VCC)) # (!\mux_ulaA|m_out[17]~23_combout\ & (!\alu|tmp[16]~33\))))
-- \alu|tmp[17]~35\ = CARRY((\mux_ulaB|m_out[17]~33_combout\ & ((!\alu|tmp[16]~33\) # (!\mux_ulaA|m_out[17]~23_combout\))) # (!\mux_ulaB|m_out[17]~33_combout\ & (!\mux_ulaA|m_out[17]~23_combout\ & !\alu|tmp[16]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[17]~33_combout\,
	datab => \mux_ulaA|m_out[17]~23_combout\,
	datad => VCC,
	cin => \alu|tmp[16]~33\,
	combout => \alu|tmp[17]~34_combout\,
	cout => \alu|tmp[17]~35\);

-- Location: LCCOMB_X70_Y21_N16
\alu|tmp[24]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[24]~48_combout\ = ((\mux_ulaB|m_out[24]~72_combout\ $ (\mux_ulaA|m_out[24]~16_combout\ $ (\alu|tmp[23]~47\)))) # (GND)
-- \alu|tmp[24]~49\ = CARRY((\mux_ulaB|m_out[24]~72_combout\ & (\mux_ulaA|m_out[24]~16_combout\ & !\alu|tmp[23]~47\)) # (!\mux_ulaB|m_out[24]~72_combout\ & ((\mux_ulaA|m_out[24]~16_combout\) # (!\alu|tmp[23]~47\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[24]~72_combout\,
	datab => \mux_ulaA|m_out[24]~16_combout\,
	datad => VCC,
	cin => \alu|tmp[23]~47\,
	combout => \alu|tmp[24]~48_combout\,
	cout => \alu|tmp[24]~49\);

-- Location: LCCOMB_X70_Y20_N4
\alu|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~4_combout\ = ((\mux_ulaA|m_out[2]~5_combout\ $ (\mux_ulaB|m_out[2]~62_combout\ $ (!\alu|Add1~3\)))) # (GND)
-- \alu|Add1~5\ = CARRY((\mux_ulaA|m_out[2]~5_combout\ & ((\mux_ulaB|m_out[2]~62_combout\) # (!\alu|Add1~3\))) # (!\mux_ulaA|m_out[2]~5_combout\ & (\mux_ulaB|m_out[2]~62_combout\ & !\alu|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[2]~5_combout\,
	datab => \mux_ulaB|m_out[2]~62_combout\,
	datad => VCC,
	cin => \alu|Add1~3\,
	combout => \alu|Add1~4_combout\,
	cout => \alu|Add1~5\);

-- Location: LCCOMB_X70_Y20_N6
\alu|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~6_combout\ = (\mux_ulaA|m_out[3]~3_combout\ & ((\mux_ulaB|m_out[3]~60_combout\ & (\alu|Add1~5\ & VCC)) # (!\mux_ulaB|m_out[3]~60_combout\ & (!\alu|Add1~5\)))) # (!\mux_ulaA|m_out[3]~3_combout\ & ((\mux_ulaB|m_out[3]~60_combout\ & 
-- (!\alu|Add1~5\)) # (!\mux_ulaB|m_out[3]~60_combout\ & ((\alu|Add1~5\) # (GND)))))
-- \alu|Add1~7\ = CARRY((\mux_ulaA|m_out[3]~3_combout\ & (!\mux_ulaB|m_out[3]~60_combout\ & !\alu|Add1~5\)) # (!\mux_ulaA|m_out[3]~3_combout\ & ((!\alu|Add1~5\) # (!\mux_ulaB|m_out[3]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[3]~3_combout\,
	datab => \mux_ulaB|m_out[3]~60_combout\,
	datad => VCC,
	cin => \alu|Add1~5\,
	combout => \alu|Add1~6_combout\,
	cout => \alu|Add1~7\);

-- Location: LCCOMB_X70_Y20_N10
\alu|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~10_combout\ = (\mux_ulaA|m_out[5]~27_combout\ & ((\mux_ulaB|m_out[5]~56_combout\ & (\alu|Add1~9\ & VCC)) # (!\mux_ulaB|m_out[5]~56_combout\ & (!\alu|Add1~9\)))) # (!\mux_ulaA|m_out[5]~27_combout\ & ((\mux_ulaB|m_out[5]~56_combout\ & 
-- (!\alu|Add1~9\)) # (!\mux_ulaB|m_out[5]~56_combout\ & ((\alu|Add1~9\) # (GND)))))
-- \alu|Add1~11\ = CARRY((\mux_ulaA|m_out[5]~27_combout\ & (!\mux_ulaB|m_out[5]~56_combout\ & !\alu|Add1~9\)) # (!\mux_ulaA|m_out[5]~27_combout\ & ((!\alu|Add1~9\) # (!\mux_ulaB|m_out[5]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[5]~27_combout\,
	datab => \mux_ulaB|m_out[5]~56_combout\,
	datad => VCC,
	cin => \alu|Add1~9\,
	combout => \alu|Add1~10_combout\,
	cout => \alu|Add1~11\);

-- Location: LCCOMB_X70_Y20_N12
\alu|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~12_combout\ = ((\mux_ulaB|m_out[6]~54_combout\ $ (\mux_ulaA|m_out[6]~26_combout\ $ (!\alu|Add1~11\)))) # (GND)
-- \alu|Add1~13\ = CARRY((\mux_ulaB|m_out[6]~54_combout\ & ((\mux_ulaA|m_out[6]~26_combout\) # (!\alu|Add1~11\))) # (!\mux_ulaB|m_out[6]~54_combout\ & (\mux_ulaA|m_out[6]~26_combout\ & !\alu|Add1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[6]~54_combout\,
	datab => \mux_ulaA|m_out[6]~26_combout\,
	datad => VCC,
	cin => \alu|Add1~11\,
	combout => \alu|Add1~12_combout\,
	cout => \alu|Add1~13\);

-- Location: LCCOMB_X70_Y20_N14
\alu|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~14_combout\ = (\mux_ulaB|m_out[7]~52_combout\ & ((\mux_ulaA|m_out[7]~35_combout\ & (\alu|Add1~13\ & VCC)) # (!\mux_ulaA|m_out[7]~35_combout\ & (!\alu|Add1~13\)))) # (!\mux_ulaB|m_out[7]~52_combout\ & ((\mux_ulaA|m_out[7]~35_combout\ & 
-- (!\alu|Add1~13\)) # (!\mux_ulaA|m_out[7]~35_combout\ & ((\alu|Add1~13\) # (GND)))))
-- \alu|Add1~15\ = CARRY((\mux_ulaB|m_out[7]~52_combout\ & (!\mux_ulaA|m_out[7]~35_combout\ & !\alu|Add1~13\)) # (!\mux_ulaB|m_out[7]~52_combout\ & ((!\alu|Add1~13\) # (!\mux_ulaA|m_out[7]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[7]~52_combout\,
	datab => \mux_ulaA|m_out[7]~35_combout\,
	datad => VCC,
	cin => \alu|Add1~13\,
	combout => \alu|Add1~14_combout\,
	cout => \alu|Add1~15\);

-- Location: LCCOMB_X70_Y20_N16
\alu|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~16_combout\ = ((\mux_ulaB|m_out[8]~50_combout\ $ (\mux_ulaA|m_out[8]~34_combout\ $ (!\alu|Add1~15\)))) # (GND)
-- \alu|Add1~17\ = CARRY((\mux_ulaB|m_out[8]~50_combout\ & ((\mux_ulaA|m_out[8]~34_combout\) # (!\alu|Add1~15\))) # (!\mux_ulaB|m_out[8]~50_combout\ & (\mux_ulaA|m_out[8]~34_combout\ & !\alu|Add1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[8]~50_combout\,
	datab => \mux_ulaA|m_out[8]~34_combout\,
	datad => VCC,
	cin => \alu|Add1~15\,
	combout => \alu|Add1~16_combout\,
	cout => \alu|Add1~17\);

-- Location: LCCOMB_X70_Y20_N22
\alu|Add1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~22_combout\ = (\mux_ulaB|m_out[11]~44_combout\ & ((\mux_ulaA|m_out[11]~31_combout\ & (\alu|Add1~21\ & VCC)) # (!\mux_ulaA|m_out[11]~31_combout\ & (!\alu|Add1~21\)))) # (!\mux_ulaB|m_out[11]~44_combout\ & ((\mux_ulaA|m_out[11]~31_combout\ & 
-- (!\alu|Add1~21\)) # (!\mux_ulaA|m_out[11]~31_combout\ & ((\alu|Add1~21\) # (GND)))))
-- \alu|Add1~23\ = CARRY((\mux_ulaB|m_out[11]~44_combout\ & (!\mux_ulaA|m_out[11]~31_combout\ & !\alu|Add1~21\)) # (!\mux_ulaB|m_out[11]~44_combout\ & ((!\alu|Add1~21\) # (!\mux_ulaA|m_out[11]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[11]~44_combout\,
	datab => \mux_ulaA|m_out[11]~31_combout\,
	datad => VCC,
	cin => \alu|Add1~21\,
	combout => \alu|Add1~22_combout\,
	cout => \alu|Add1~23\);

-- Location: LCCOMB_X70_Y20_N24
\alu|Add1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~24_combout\ = ((\mux_ulaA|m_out[12]~30_combout\ $ (\mux_ulaB|m_out[12]~42_combout\ $ (!\alu|Add1~23\)))) # (GND)
-- \alu|Add1~25\ = CARRY((\mux_ulaA|m_out[12]~30_combout\ & ((\mux_ulaB|m_out[12]~42_combout\) # (!\alu|Add1~23\))) # (!\mux_ulaA|m_out[12]~30_combout\ & (\mux_ulaB|m_out[12]~42_combout\ & !\alu|Add1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[12]~30_combout\,
	datab => \mux_ulaB|m_out[12]~42_combout\,
	datad => VCC,
	cin => \alu|Add1~23\,
	combout => \alu|Add1~24_combout\,
	cout => \alu|Add1~25\);

-- Location: LCCOMB_X70_Y19_N4
\alu|Add1~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~36_combout\ = ((\mux_ulaA|m_out[18]~22_combout\ $ (\mux_ulaB|m_out[18]~78_combout\ $ (!\alu|Add1~35\)))) # (GND)
-- \alu|Add1~37\ = CARRY((\mux_ulaA|m_out[18]~22_combout\ & ((\mux_ulaB|m_out[18]~78_combout\) # (!\alu|Add1~35\))) # (!\mux_ulaA|m_out[18]~22_combout\ & (\mux_ulaB|m_out[18]~78_combout\ & !\alu|Add1~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[18]~22_combout\,
	datab => \mux_ulaB|m_out[18]~78_combout\,
	datad => VCC,
	cin => \alu|Add1~35\,
	combout => \alu|Add1~36_combout\,
	cout => \alu|Add1~37\);

-- Location: LCCOMB_X70_Y19_N8
\alu|Add1~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~40_combout\ = ((\mux_ulaA|m_out[20]~20_combout\ $ (\mux_ulaB|m_out[20]~76_combout\ $ (!\alu|Add1~39\)))) # (GND)
-- \alu|Add1~41\ = CARRY((\mux_ulaA|m_out[20]~20_combout\ & ((\mux_ulaB|m_out[20]~76_combout\) # (!\alu|Add1~39\))) # (!\mux_ulaA|m_out[20]~20_combout\ & (\mux_ulaB|m_out[20]~76_combout\ & !\alu|Add1~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[20]~20_combout\,
	datab => \mux_ulaB|m_out[20]~76_combout\,
	datad => VCC,
	cin => \alu|Add1~39\,
	combout => \alu|Add1~40_combout\,
	cout => \alu|Add1~41\);

-- Location: M4K_X64_Y19
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/multiciclo.ram0_breg_9a0f9e64.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_dbi1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 32,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 32,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \ctr_mips|WideOr4~0_combout\,
	portbrewe => VCC,
	portbaddrstall => \ctr_mips|ALT_INV_pstate.fetch_st~_wirecell_combout\,
	clk0 => \clk~combout\,
	portadatain => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M4K_X64_Y20
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/multiciclo.ram0_breg_9a0f9e64.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_dbi1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 32,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 32,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \ctr_mips|WideOr4~0_combout\,
	portbrewe => VCC,
	portbaddrstall => \ctr_mips|ALT_INV_pstate.fetch_st~_wirecell_combout\,
	clk0 => \clk~combout\,
	portadatain => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X71_Y19_N12
\pc|sr_out[14]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc|sr_out[14]~13_combout\ = (\ctr_mips|pstate.branch_ex_st~regout\ & (\regULA|sr_out\(14))) # (!\ctr_mips|pstate.branch_ex_st~regout\ & ((\alu|Mux17~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.branch_ex_st~regout\,
	datab => \regULA|sr_out\(14),
	datad => \alu|Mux17~11_combout\,
	combout => \pc|sr_out[14]~13_combout\);

-- Location: LCCOMB_X71_Y21_N12
\pc|sr_out[10]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc|sr_out[10]~17_combout\ = (\ctr_mips|pstate.branch_ex_st~regout\ & (\regULA|sr_out\(10))) # (!\ctr_mips|pstate.branch_ex_st~regout\ & ((\alu|Mux21~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.branch_ex_st~regout\,
	datab => \regULA|sr_out\(10),
	datad => \alu|Mux21~11_combout\,
	combout => \pc|sr_out[10]~17_combout\);

-- Location: LCFF_X66_Y17_N11
\rdm|sr_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \rdm|sr_out[23]~23_combout\,
	sdata => \sgnext8|output[8]~0_combout\,
	sload => \ctr_mips|pstate.ldregbyte_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rdm|sr_out\(23));

-- Location: LCFF_X65_Y17_N11
\rdm|sr_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \rdm|sr_out[15]~15_combout\,
	sdata => \sgnext8|output[8]~0_combout\,
	sload => \ctr_mips|pstate.ldregbyte_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rdm|sr_out\(15));

-- Location: LCFF_X63_Y17_N7
\rdm|sr_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \rdm|sr_out[6]~6_combout\,
	sdata => \mux_mdr|m_out[6]~6_combout\,
	sload => \rdm|sr_out[0]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rdm|sr_out\(6));

-- Location: LCFF_X66_Y17_N21
\rdm|sr_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \rdm|sr_out[14]~14_combout\,
	sdata => \sgnext8|output[8]~0_combout\,
	sload => \ctr_mips|pstate.ldregbyte_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rdm|sr_out\(14));

-- Location: LCFF_X65_Y17_N25
\rdm|sr_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \rdm|sr_out[10]~10_combout\,
	sdata => \sgnext8|output[8]~0_combout\,
	sload => \ctr_mips|pstate.ldregbyte_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rdm|sr_out\(10));

-- Location: LCFF_X65_Y17_N9
\rdm|sr_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \rdm|sr_out[8]~8_combout\,
	sdata => \sgnext8|output[8]~0_combout\,
	sload => \ctr_mips|pstate.ldregbyte_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rdm|sr_out\(8));

-- Location: LCCOMB_X66_Y17_N10
\rdm|sr_out[23]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \rdm|sr_out[23]~23_combout\ = (\ctr_mips|pstate.ldreghalf_st~regout\ & ((\sgnext16|output[16]~0_combout\))) # (!\ctr_mips|pstate.ldreghalf_st~regout\ & (\memory|altsyncram_component|auto_generated|q_a\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|altsyncram_component|auto_generated|q_a\(23),
	datab => \ctr_mips|pstate.ldreghalf_st~regout\,
	datad => \sgnext16|output[16]~0_combout\,
	combout => \rdm|sr_out[23]~23_combout\);

-- Location: LCCOMB_X65_Y17_N10
\rdm|sr_out[15]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \rdm|sr_out[15]~15_combout\ = (\mux_mdr|m_out[7]~5_combout\ & (\memory|altsyncram_component|auto_generated|q_a\(31))) # (!\mux_mdr|m_out[7]~5_combout\ & ((\memory|altsyncram_component|auto_generated|q_a\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_mdr|m_out[7]~5_combout\,
	datab => \memory|altsyncram_component|auto_generated|q_a\(31),
	datad => \memory|altsyncram_component|auto_generated|q_a\(15),
	combout => \rdm|sr_out[15]~15_combout\);

-- Location: LCCOMB_X63_Y17_N6
\rdm|sr_out[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \rdm|sr_out[6]~6_combout\ = (\regULA|sr_out\(1) & (\memory|altsyncram_component|auto_generated|q_a\(30))) # (!\regULA|sr_out\(1) & ((\memory|altsyncram_component|auto_generated|q_a\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|altsyncram_component|auto_generated|q_a\(30),
	datab => \regULA|sr_out\(1),
	datad => \memory|altsyncram_component|auto_generated|q_a\(14),
	combout => \rdm|sr_out[6]~6_combout\);

-- Location: LCCOMB_X66_Y17_N20
\rdm|sr_out[14]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \rdm|sr_out[14]~14_combout\ = (\mux_mdr|m_out[7]~5_combout\ & ((\memory|altsyncram_component|auto_generated|q_a\(30)))) # (!\mux_mdr|m_out[7]~5_combout\ & (\memory|altsyncram_component|auto_generated|q_a\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|altsyncram_component|auto_generated|q_a\(14),
	datab => \mux_mdr|m_out[7]~5_combout\,
	datad => \memory|altsyncram_component|auto_generated|q_a\(30),
	combout => \rdm|sr_out[14]~14_combout\);

-- Location: LCCOMB_X65_Y17_N24
\rdm|sr_out[10]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \rdm|sr_out[10]~10_combout\ = (\mux_mdr|m_out[7]~5_combout\ & ((\memory|altsyncram_component|auto_generated|q_a\(26)))) # (!\mux_mdr|m_out[7]~5_combout\ & (\memory|altsyncram_component|auto_generated|q_a\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_mdr|m_out[7]~5_combout\,
	datab => \memory|altsyncram_component|auto_generated|q_a\(10),
	datad => \memory|altsyncram_component|auto_generated|q_a\(26),
	combout => \rdm|sr_out[10]~10_combout\);

-- Location: LCCOMB_X65_Y17_N8
\rdm|sr_out[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \rdm|sr_out[8]~8_combout\ = (\mux_mdr|m_out[7]~5_combout\ & ((\memory|altsyncram_component|auto_generated|q_a\(24)))) # (!\mux_mdr|m_out[7]~5_combout\ & (\memory|altsyncram_component|auto_generated|q_a\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_mdr|m_out[7]~5_combout\,
	datab => \memory|altsyncram_component|auto_generated|q_a\(8),
	datad => \memory|altsyncram_component|auto_generated|q_a\(24),
	combout => \rdm|sr_out[8]~8_combout\);

-- Location: LCCOMB_X70_Y16_N20
\actr|alu_ctr~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \actr|alu_ctr~3_combout\ = (!\ir|sr_out\(5) & (\ir|sr_out\(1) & \ir|sr_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(5),
	datab => \ir|sr_out\(1),
	datac => \ir|sr_out\(0),
	combout => \actr|alu_ctr~3_combout\);

-- Location: LCCOMB_X70_Y16_N16
\actr|alu_ctr[2]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \actr|alu_ctr[2]~5_combout\ = (((\ir|sr_out\(0) & \ir|sr_out\(1))) # (!\ir|sr_out\(2))) # (!\ir|sr_out\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(0),
	datab => \ir|sr_out\(1),
	datac => \ir|sr_out\(5),
	datad => \ir|sr_out\(2),
	combout => \actr|alu_ctr[2]~5_combout\);

-- Location: LCCOMB_X68_Y17_N20
\actr|Equal5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \actr|Equal5~2_combout\ = (!\ctr_mips|pstate.ori_ex_st~regout\ & ((\ctr_mips|pstate.andi_ex_st~regout\) # ((\ctr_mips|pstate.branch_ex_st~regout\ & \ctr_mips|pstate.rtype_ex_st~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.branch_ex_st~regout\,
	datab => \ctr_mips|pstate.rtype_ex_st~regout\,
	datac => \ctr_mips|pstate.ori_ex_st~regout\,
	datad => \ctr_mips|pstate.andi_ex_st~regout\,
	combout => \actr|Equal5~2_combout\);

-- Location: LCCOMB_X69_Y16_N20
\actr|alu_ctr~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \actr|alu_ctr~16_combout\ = ((!\actr|alu_ctr~15_combout\) # (!\ir|sr_out\(0))) # (!\ir|sr_out\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(1),
	datab => \ir|sr_out\(0),
	datad => \actr|alu_ctr~15_combout\,
	combout => \actr|alu_ctr~16_combout\);

-- Location: LCFF_X75_Y18_N7
\rgA|sr_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|regA[30]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgA|sr_out\(30));

-- Location: LCFF_X75_Y18_N11
\rgA|sr_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|regA[29]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgA|sr_out\(29));

-- Location: LCCOMB_X70_Y18_N4
\alu|ShiftLeft0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~11_combout\ = (\mux_ulaA|m_out[24]~16_combout\) # ((\mux_ulaA|m_out[25]~15_combout\) # ((\mux_ulaA|m_out[26]~14_combout\) # (\mux_ulaA|m_out[23]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[24]~16_combout\,
	datab => \mux_ulaA|m_out[25]~15_combout\,
	datac => \mux_ulaA|m_out[26]~14_combout\,
	datad => \mux_ulaA|m_out[23]~17_combout\,
	combout => \alu|ShiftLeft0~11_combout\);

-- Location: LCFF_X74_Y21_N29
\rgA|sr_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|regA[21]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgA|sr_out\(21));

-- Location: LCFF_X75_Y18_N19
\rgA|sr_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|regA[19]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgA|sr_out\(19));

-- Location: LCFF_X74_Y21_N11
\rgA|sr_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|regA[17]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgA|sr_out\(17));

-- Location: LCFF_X75_Y20_N1
\rgA|sr_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|regA[16]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgA|sr_out\(16));

-- Location: LCFF_X74_Y21_N9
\rgA|sr_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|regA[6]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgA|sr_out\(6));

-- Location: LCFF_X75_Y20_N13
\rgA|sr_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|regA[5]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgA|sr_out\(5));

-- Location: LCFF_X70_Y19_N21
\rgA|sr_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \bcoreg|regA[13]~24_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgA|sr_out\(13));

-- Location: LCFF_X74_Y21_N1
\rgA|sr_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|regA[9]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgA|sr_out\(9));

-- Location: LCFF_X74_Y21_N7
\rgA|sr_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|regA[8]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgA|sr_out\(8));

-- Location: LCFF_X75_Y20_N27
\rgA|sr_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|regA[31]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgA|sr_out\(31));

-- Location: LCFF_X66_Y21_N21
\rgB|sr_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|regB[17]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgB|sr_out\(17));

-- Location: LCCOMB_X67_Y19_N6
\mux_ulaB|m_out[15]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[15]~35_combout\ = (\ctr_mips|pstate.fetch_st~regout\ & ((\ctr_mips|pstate.decode_st~regout\ & (\ir|sr_out\(13))) # (!\ctr_mips|pstate.decode_st~regout\ & ((\ir|sr_out\(15)))))) # (!\ctr_mips|pstate.fetch_st~regout\ & (((\ir|sr_out\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.fetch_st~regout\,
	datab => \ctr_mips|pstate.decode_st~regout\,
	datac => \ir|sr_out\(13),
	datad => \ir|sr_out\(15),
	combout => \mux_ulaB|m_out[15]~35_combout\);

-- Location: LCCOMB_X67_Y19_N16
\mux_ulaB|m_out[14]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[14]~37_combout\ = (\ctr_mips|pstate.fetch_st~regout\ & ((\ctr_mips|pstate.decode_st~regout\ & ((\ir|sr_out\(12)))) # (!\ctr_mips|pstate.decode_st~regout\ & (\ir|sr_out\(14))))) # (!\ctr_mips|pstate.fetch_st~regout\ & (((\ir|sr_out\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.fetch_st~regout\,
	datab => \ctr_mips|pstate.decode_st~regout\,
	datac => \ir|sr_out\(14),
	datad => \ir|sr_out\(12),
	combout => \mux_ulaB|m_out[14]~37_combout\);

-- Location: LCCOMB_X67_Y19_N10
\mux_ulaB|m_out[11]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[11]~43_combout\ = (\ctr_mips|pstate.fetch_st~regout\ & ((\ctr_mips|pstate.decode_st~regout\ & ((\ir|sr_out\(9)))) # (!\ctr_mips|pstate.decode_st~regout\ & (\ir|sr_out\(11))))) # (!\ctr_mips|pstate.fetch_st~regout\ & (((\ir|sr_out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(11),
	datab => \ir|sr_out\(9),
	datac => \ctr_mips|pstate.fetch_st~regout\,
	datad => \ctr_mips|pstate.decode_st~regout\,
	combout => \mux_ulaB|m_out[11]~43_combout\);

-- Location: LCFF_X66_Y16_N9
\rgB|sr_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|regB[9]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgB|sr_out\(9));

-- Location: LCFF_X66_Y16_N21
\rgB|sr_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|regB[8]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgB|sr_out\(8));

-- Location: LCCOMB_X69_Y14_N20
\mux_ulaB|m_out[3]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[3]~59_combout\ = (\ctr_mips|pstate.decode_st~regout\ & (\ir|sr_out\(1))) # (!\ctr_mips|pstate.decode_st~regout\ & ((\ctr_mips|pstate.fetch_st~regout\ & ((\ir|sr_out\(3)))) # (!\ctr_mips|pstate.fetch_st~regout\ & (\ir|sr_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.decode_st~regout\,
	datab => \ir|sr_out\(1),
	datac => \ctr_mips|pstate.fetch_st~regout\,
	datad => \ir|sr_out\(3),
	combout => \mux_ulaB|m_out[3]~59_combout\);

-- Location: LCCOMB_X72_Y15_N10
\alu|Mux31~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux31~8_combout\ = (\actr|alu_ctr[0]~20_combout\ & ((\mux_ulaA|m_out[0]~1_combout\) # (\mux_ulaB|m_out[0]~28_combout\))) # (!\actr|alu_ctr[0]~20_combout\ & (\mux_ulaA|m_out[0]~1_combout\ & \mux_ulaB|m_out[0]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[0]~20_combout\,
	datab => \mux_ulaA|m_out[0]~1_combout\,
	datad => \mux_ulaB|m_out[0]~28_combout\,
	combout => \alu|Mux31~8_combout\);

-- Location: LCCOMB_X67_Y18_N6
\alu|Mux30~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux30~5_combout\ = (\actr|alu_ctr[0]~20_combout\ & ((\mux_ulaA|m_out[1]~7_combout\) # ((\actr|alu_ctr[3]~25_combout\) # (\mux_ulaB|m_out[1]~63_combout\)))) # (!\actr|alu_ctr[0]~20_combout\ & (\mux_ulaA|m_out[1]~7_combout\ & 
-- (!\actr|alu_ctr[3]~25_combout\ & \mux_ulaB|m_out[1]~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[0]~20_combout\,
	datab => \mux_ulaA|m_out[1]~7_combout\,
	datac => \actr|alu_ctr[3]~25_combout\,
	datad => \mux_ulaB|m_out[1]~63_combout\,
	combout => \alu|Mux30~5_combout\);

-- Location: LCCOMB_X66_Y19_N28
\alu|ShiftRight1~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~58_combout\ = (\mux_ulaA|m_out[0]~1_combout\ & (\alu|ShiftRight1~57_combout\)) # (!\mux_ulaA|m_out[0]~1_combout\ & ((\alu|ShiftRight1~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA|m_out[0]~1_combout\,
	datac => \alu|ShiftRight1~57_combout\,
	datad => \alu|ShiftRight1~29_combout\,
	combout => \alu|ShiftRight1~58_combout\);

-- Location: LCCOMB_X67_Y15_N10
\alu|ShiftRight0~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~56_combout\ = (\mux_ulaA|m_out[2]~5_combout\ & ((\alu|ShiftRight1~56_combout\))) # (!\mux_ulaA|m_out[2]~5_combout\ & (\alu|ShiftRight1~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~58_combout\,
	datac => \alu|ShiftRight1~56_combout\,
	datad => \mux_ulaA|m_out[2]~5_combout\,
	combout => \alu|ShiftRight0~56_combout\);

-- Location: LCCOMB_X69_Y14_N16
\alu|a32~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|a32~3_combout\ = \mux_ulaB|m_out[3]~60_combout\ $ (((\ctr_mips|WideOr1~combout\ & ((\mux_ulaA|m_out[3]~2_combout\))) # (!\ctr_mips|WideOr1~combout\ & (\pc|sr_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|sr_out\(3),
	datab => \mux_ulaA|m_out[3]~2_combout\,
	datac => \ctr_mips|WideOr1~combout\,
	datad => \mux_ulaB|m_out[3]~60_combout\,
	combout => \alu|a32~3_combout\);

-- Location: LCCOMB_X68_Y20_N2
\alu|Mux27~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux27~3_combout\ = (\actr|alu_ctr[0]~20_combout\ & (\actr|alu_ctr[1]~17_combout\ & ((\mux_ulaB|m_out[4]~58_combout\) # (\mux_ulaA|m_out[4]~9_combout\)))) # (!\actr|alu_ctr[0]~20_combout\ & (((\mux_ulaB|m_out[4]~58_combout\ & 
-- \mux_ulaA|m_out[4]~9_combout\)) # (!\actr|alu_ctr[1]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[4]~58_combout\,
	datab => \mux_ulaA|m_out[4]~9_combout\,
	datac => \actr|alu_ctr[0]~20_combout\,
	datad => \actr|alu_ctr[1]~17_combout\,
	combout => \alu|Mux27~3_combout\);

-- Location: LCCOMB_X67_Y22_N14
\alu|Mux27~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux27~11_combout\ = ((\mux_ulaA|m_out[4]~9_combout\) # ((\actr|alu_ctr[0]~20_combout\) # (\mux_ulaB|m_out[4]~58_combout\))) # (!\actr|alu_ctr[1]~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[1]~17_combout\,
	datab => \mux_ulaA|m_out[4]~9_combout\,
	datac => \actr|alu_ctr[0]~20_combout\,
	datad => \mux_ulaB|m_out[4]~58_combout\,
	combout => \alu|Mux27~11_combout\);

-- Location: LCCOMB_X68_Y15_N24
\alu|a32~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|a32~5_combout\ = \mux_ulaA|m_out[5]~27_combout\ $ (\mux_ulaB|m_out[5]~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA|m_out[5]~27_combout\,
	datad => \mux_ulaB|m_out[5]~56_combout\,
	combout => \alu|a32~5_combout\);

-- Location: LCCOMB_X72_Y20_N6
\alu|a32~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|a32~6_combout\ = \mux_ulaA|m_out[6]~26_combout\ $ (\mux_ulaB|m_out[6]~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[6]~26_combout\,
	datab => \mux_ulaB|m_out[6]~54_combout\,
	combout => \alu|a32~6_combout\);

-- Location: LCCOMB_X72_Y20_N16
\alu|Mux25~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux25~6_combout\ = (\mux_ulaA|m_out[6]~26_combout\) # ((\mux_ulaB|m_out[6]~54_combout\) # ((\actr|alu_ctr[0]~20_combout\) # (!\actr|alu_ctr[1]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[6]~26_combout\,
	datab => \mux_ulaB|m_out[6]~54_combout\,
	datac => \actr|alu_ctr[1]~17_combout\,
	datad => \actr|alu_ctr[0]~20_combout\,
	combout => \alu|Mux25~6_combout\);

-- Location: LCCOMB_X72_Y20_N10
\alu|a32~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|a32~7_combout\ = \mux_ulaB|m_out[7]~52_combout\ $ (\mux_ulaA|m_out[7]~35_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[7]~52_combout\,
	datad => \mux_ulaA|m_out[7]~35_combout\,
	combout => \alu|a32~7_combout\);

-- Location: LCCOMB_X69_Y23_N18
\alu|ShiftLeft0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~46_combout\ = (!\mux_ulaA|m_out[2]~5_combout\ & ((\mux_ulaA|m_out[3]~3_combout\ & (\alu|ShiftLeft0~28_combout\)) # (!\mux_ulaA|m_out[3]~3_combout\ & ((\alu|ShiftLeft0~45_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[3]~3_combout\,
	datab => \mux_ulaA|m_out[2]~5_combout\,
	datac => \alu|ShiftLeft0~28_combout\,
	datad => \alu|ShiftLeft0~45_combout\,
	combout => \alu|ShiftLeft0~46_combout\);

-- Location: LCCOMB_X69_Y23_N16
\alu|ShiftLeft0~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~47_combout\ = (\alu|ShiftLeft0~46_combout\) # ((!\mux_ulaA|m_out[3]~3_combout\ & (\mux_ulaA|m_out[2]~5_combout\ & \alu|ShiftLeft0~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[3]~3_combout\,
	datab => \mux_ulaA|m_out[2]~5_combout\,
	datac => \alu|ShiftLeft0~31_combout\,
	datad => \alu|ShiftLeft0~46_combout\,
	combout => \alu|ShiftLeft0~47_combout\);

-- Location: LCCOMB_X69_Y23_N30
\alu|ShiftRight1~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~80_combout\ = (\alu|ShiftRight1~49_combout\) # ((\alu|ShiftRight1~50_combout\ & ((\alu|ShiftRight0~23_combout\) # (\alu|ShiftRight0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~50_combout\,
	datab => \alu|ShiftRight1~49_combout\,
	datac => \alu|ShiftRight0~23_combout\,
	datad => \alu|ShiftRight0~26_combout\,
	combout => \alu|ShiftRight1~80_combout\);

-- Location: LCCOMB_X70_Y23_N26
\alu|Mux23~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux23~2_combout\ = (\actr|alu_ctr[1]~17_combout\ & ((\mux_ulaA|m_out[8]~34_combout\ & ((\mux_ulaB|m_out[8]~50_combout\) # (\actr|alu_ctr[0]~20_combout\))) # (!\mux_ulaA|m_out[8]~34_combout\ & (\mux_ulaB|m_out[8]~50_combout\ & 
-- \actr|alu_ctr[0]~20_combout\)))) # (!\actr|alu_ctr[1]~17_combout\ & (((!\actr|alu_ctr[0]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[8]~34_combout\,
	datab => \mux_ulaB|m_out[8]~50_combout\,
	datac => \actr|alu_ctr[1]~17_combout\,
	datad => \actr|alu_ctr[0]~20_combout\,
	combout => \alu|Mux23~2_combout\);

-- Location: LCCOMB_X70_Y23_N20
\alu|Mux23~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux23~3_combout\ = (\alu|Mux23~2_combout\ & ((\alu|Add1~16_combout\) # ((!\alu|Mux28~8_combout\)))) # (!\alu|Mux23~2_combout\ & (((\alu|ShiftRight1~80_combout\ & \alu|Mux28~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Add1~16_combout\,
	datab => \alu|Mux23~2_combout\,
	datac => \alu|ShiftRight1~80_combout\,
	datad => \alu|Mux28~8_combout\,
	combout => \alu|Mux23~3_combout\);

-- Location: LCCOMB_X69_Y23_N24
\alu|Mux23~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux23~6_combout\ = ((\mux_ulaB|m_out[8]~50_combout\) # ((\mux_ulaA|m_out[8]~34_combout\) # (\actr|alu_ctr[0]~20_combout\))) # (!\actr|alu_ctr[1]~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[1]~17_combout\,
	datab => \mux_ulaB|m_out[8]~50_combout\,
	datac => \mux_ulaA|m_out[8]~34_combout\,
	datad => \actr|alu_ctr[0]~20_combout\,
	combout => \alu|Mux23~6_combout\);

-- Location: LCCOMB_X68_Y16_N10
\alu|Mux22~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux22~2_combout\ = (\actr|alu_ctr[0]~20_combout\ & (\actr|alu_ctr[1]~17_combout\ & ((\mux_ulaB|m_out[9]~48_combout\) # (\mux_ulaA|m_out[9]~33_combout\)))) # (!\actr|alu_ctr[0]~20_combout\ & (((\mux_ulaB|m_out[9]~48_combout\ & 
-- \mux_ulaA|m_out[9]~33_combout\)) # (!\actr|alu_ctr[1]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[9]~48_combout\,
	datab => \mux_ulaA|m_out[9]~33_combout\,
	datac => \actr|alu_ctr[0]~20_combout\,
	datad => \actr|alu_ctr[1]~17_combout\,
	combout => \alu|Mux22~2_combout\);

-- Location: LCCOMB_X67_Y17_N6
\alu|Mux22~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux22~6_combout\ = (\mux_ulaA|m_out[9]~33_combout\) # ((\mux_ulaB|m_out[9]~48_combout\) # ((\actr|alu_ctr[0]~20_combout\) # (!\actr|alu_ctr[1]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[9]~33_combout\,
	datab => \mux_ulaB|m_out[9]~48_combout\,
	datac => \actr|alu_ctr[1]~17_combout\,
	datad => \actr|alu_ctr[0]~20_combout\,
	combout => \alu|Mux22~6_combout\);

-- Location: LCCOMB_X70_Y15_N22
\alu|Mux22~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux22~9_combout\ = (\mux_ulaA|m_out[3]~3_combout\ & ((\alu|ShiftRight0~39_combout\) # ((\alu|ShiftRight0~42_combout\ & !\mux_ulaA|m_out[2]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~42_combout\,
	datab => \alu|ShiftRight0~39_combout\,
	datac => \mux_ulaA|m_out[3]~3_combout\,
	datad => \mux_ulaA|m_out[2]~5_combout\,
	combout => \alu|Mux22~9_combout\);

-- Location: LCCOMB_X69_Y17_N16
\alu|Mux21~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux21~2_combout\ = (\actr|alu_ctr[0]~20_combout\ & (\actr|alu_ctr[1]~17_combout\ & ((\mux_ulaB|m_out[10]~46_combout\) # (\mux_ulaA|m_out[10]~32_combout\)))) # (!\actr|alu_ctr[0]~20_combout\ & (((\mux_ulaB|m_out[10]~46_combout\ & 
-- \mux_ulaA|m_out[10]~32_combout\)) # (!\actr|alu_ctr[1]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[0]~20_combout\,
	datab => \mux_ulaB|m_out[10]~46_combout\,
	datac => \mux_ulaA|m_out[10]~32_combout\,
	datad => \actr|alu_ctr[1]~17_combout\,
	combout => \alu|Mux21~2_combout\);

-- Location: LCCOMB_X69_Y17_N4
\alu|Mux21~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux21~6_combout\ = (\actr|alu_ctr[0]~20_combout\) # ((\mux_ulaB|m_out[10]~46_combout\) # ((\mux_ulaA|m_out[10]~32_combout\) # (!\actr|alu_ctr[1]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[0]~20_combout\,
	datab => \mux_ulaB|m_out[10]~46_combout\,
	datac => \mux_ulaA|m_out[10]~32_combout\,
	datad => \actr|alu_ctr[1]~17_combout\,
	combout => \alu|Mux21~6_combout\);

-- Location: LCCOMB_X69_Y15_N14
\alu|Mux21~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux21~10_combout\ = (\mux_ulaA|m_out[3]~3_combout\ & ((\mux_ulaB|m_out[31]~30_combout\) # ((!\mux_ulaB|Equal2~0_combout\ & \alu|ShiftRight0~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[3]~3_combout\,
	datab => \mux_ulaB|m_out[31]~30_combout\,
	datac => \mux_ulaB|Equal2~0_combout\,
	datad => \alu|ShiftRight0~53_combout\,
	combout => \alu|Mux21~10_combout\);

-- Location: LCCOMB_X72_Y22_N6
\alu|a32~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|a32~11_combout\ = \mux_ulaB|m_out[11]~44_combout\ $ (\mux_ulaA|m_out[11]~31_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux_ulaB|m_out[11]~44_combout\,
	datad => \mux_ulaA|m_out[11]~31_combout\,
	combout => \alu|a32~11_combout\);

-- Location: LCCOMB_X71_Y19_N22
\alu|Mux20~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux20~2_combout\ = (\actr|alu_ctr[1]~17_combout\ & ((\mux_ulaA|m_out[11]~31_combout\ & ((\mux_ulaB|m_out[11]~44_combout\) # (\actr|alu_ctr[0]~20_combout\))) # (!\mux_ulaA|m_out[11]~31_combout\ & (\mux_ulaB|m_out[11]~44_combout\ & 
-- \actr|alu_ctr[0]~20_combout\)))) # (!\actr|alu_ctr[1]~17_combout\ & (((!\actr|alu_ctr[0]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[11]~31_combout\,
	datab => \mux_ulaB|m_out[11]~44_combout\,
	datac => \actr|alu_ctr[1]~17_combout\,
	datad => \actr|alu_ctr[0]~20_combout\,
	combout => \alu|Mux20~2_combout\);

-- Location: LCCOMB_X71_Y22_N10
\alu|Mux20~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux20~3_combout\ = (\alu|Mux20~2_combout\ & ((\alu|Add1~22_combout\) # ((!\alu|Mux28~8_combout\)))) # (!\alu|Mux20~2_combout\ & (((\alu|ShiftRight1~84_combout\ & \alu|Mux28~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Add1~22_combout\,
	datab => \alu|Mux20~2_combout\,
	datac => \alu|ShiftRight1~84_combout\,
	datad => \alu|Mux28~8_combout\,
	combout => \alu|Mux20~3_combout\);

-- Location: LCCOMB_X68_Y21_N0
\alu|Mux20~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux20~10_combout\ = (\mux_ulaA|m_out[3]~3_combout\ & ((\mux_ulaB|m_out[31]~30_combout\) # ((!\mux_ulaB|Equal2~0_combout\ & \alu|ShiftRight0~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|Equal2~0_combout\,
	datab => \mux_ulaA|m_out[3]~3_combout\,
	datac => \alu|ShiftRight0~58_combout\,
	datad => \mux_ulaB|m_out[31]~30_combout\,
	combout => \alu|Mux20~10_combout\);

-- Location: LCCOMB_X71_Y23_N4
\alu|Mux19~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux19~6_combout\ = (\mux_ulaB|m_out[12]~42_combout\) # ((\actr|alu_ctr[0]~20_combout\) # ((\mux_ulaA|m_out[12]~30_combout\) # (!\actr|alu_ctr[1]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[12]~42_combout\,
	datab => \actr|alu_ctr[0]~20_combout\,
	datac => \mux_ulaA|m_out[12]~30_combout\,
	datad => \actr|alu_ctr[1]~17_combout\,
	combout => \alu|Mux19~6_combout\);

-- Location: LCCOMB_X74_Y19_N20
\alu|a32~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|a32~13_combout\ = \mux_ulaA|m_out[13]~29_combout\ $ (\mux_ulaB|m_out[13]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA|m_out[13]~29_combout\,
	datac => \mux_ulaB|m_out[13]~40_combout\,
	combout => \alu|a32~13_combout\);

-- Location: LCCOMB_X74_Y19_N6
\alu|ShiftRight1~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~86_combout\ = (\alu|Mux31~14_combout\ & \alu|ShiftRight1~23_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux31~14_combout\,
	datad => \alu|ShiftRight1~23_combout\,
	combout => \alu|ShiftRight1~86_combout\);

-- Location: LCCOMB_X69_Y21_N22
\alu|Mux18~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux18~9_combout\ = (!\mux_ulaA|m_out[3]~3_combout\ & ((\mux_ulaA|m_out[2]~5_combout\ & ((\alu|ShiftRight0~42_combout\))) # (!\mux_ulaA|m_out[2]~5_combout\ & (\alu|ShiftRight0~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[2]~5_combout\,
	datab => \mux_ulaA|m_out[3]~3_combout\,
	datac => \alu|ShiftRight0~46_combout\,
	datad => \alu|ShiftRight0~42_combout\,
	combout => \alu|Mux18~9_combout\);

-- Location: LCCOMB_X71_Y14_N16
\alu|a32~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|a32~14_combout\ = \mux_ulaB|m_out[14]~38_combout\ $ (\mux_ulaA|m_out[14]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux_ulaB|m_out[14]~38_combout\,
	datad => \mux_ulaA|m_out[14]~28_combout\,
	combout => \alu|a32~14_combout\);

-- Location: LCCOMB_X71_Y14_N24
\alu|Mux17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux17~2_combout\ = (\actr|alu_ctr[0]~20_combout\ & (\actr|alu_ctr[1]~17_combout\ & ((\mux_ulaA|m_out[14]~28_combout\) # (\mux_ulaB|m_out[14]~38_combout\)))) # (!\actr|alu_ctr[0]~20_combout\ & (((\mux_ulaA|m_out[14]~28_combout\ & 
-- \mux_ulaB|m_out[14]~38_combout\)) # (!\actr|alu_ctr[1]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[14]~28_combout\,
	datab => \mux_ulaB|m_out[14]~38_combout\,
	datac => \actr|alu_ctr[0]~20_combout\,
	datad => \actr|alu_ctr[1]~17_combout\,
	combout => \alu|Mux17~2_combout\);

-- Location: LCCOMB_X71_Y14_N20
\alu|Mux17~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux17~6_combout\ = (\mux_ulaB|m_out[14]~38_combout\) # (((\actr|alu_ctr[0]~20_combout\) # (\mux_ulaA|m_out[14]~28_combout\)) # (!\actr|alu_ctr[1]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[14]~38_combout\,
	datab => \actr|alu_ctr[1]~17_combout\,
	datac => \actr|alu_ctr[0]~20_combout\,
	datad => \mux_ulaA|m_out[14]~28_combout\,
	combout => \alu|Mux17~6_combout\);

-- Location: LCCOMB_X68_Y22_N30
\alu|Mux17~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux17~9_combout\ = (\ctr_mips|WideOr0~0_combout\ & (\ctr_mips|pstate.fetch_st~regout\ & ((\alu|ShiftRight0~74_combout\) # (\alu|ShiftRight0~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|WideOr0~0_combout\,
	datab => \ctr_mips|pstate.fetch_st~regout\,
	datac => \alu|ShiftRight0~74_combout\,
	datad => \alu|ShiftRight0~73_combout\,
	combout => \alu|Mux17~9_combout\);

-- Location: LCCOMB_X68_Y15_N18
\alu|Mux17~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux17~10_combout\ = (\mux_ulaA|m_out[3]~3_combout\ & ((\mux_ulaB|m_out[31]~30_combout\) # ((\alu|Mux17~9_combout\)))) # (!\mux_ulaA|m_out[3]~3_combout\ & (((\alu|ShiftRight0~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~30_combout\,
	datab => \mux_ulaA|m_out[3]~3_combout\,
	datac => \alu|ShiftRight0~79_combout\,
	datad => \alu|Mux17~9_combout\,
	combout => \alu|Mux17~10_combout\);

-- Location: LCCOMB_X67_Y16_N24
\alu|Mux16~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux16~6_combout\ = (!\actr|alu_ctr[3]~25_combout\ & ((\alu|ShiftLeft0~18_combout\ & ((\alu|ShiftRight0~94_combout\))) # (!\alu|ShiftLeft0~18_combout\ & (\mux_ulaB|m_out[31]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[3]~25_combout\,
	datab => \mux_ulaB|m_out[31]~31_combout\,
	datac => \alu|ShiftLeft0~18_combout\,
	datad => \alu|ShiftRight0~94_combout\,
	combout => \alu|Mux16~6_combout\);

-- Location: LCCOMB_X67_Y16_N22
\alu|Mux16~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux16~7_combout\ = (\alu|Mux16~6_combout\) # ((\actr|alu_ctr[3]~25_combout\ & (!\mux_ulaA|m_out[15]~25_combout\ & !\mux_ulaB|m_out[15]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[3]~25_combout\,
	datab => \mux_ulaA|m_out[15]~25_combout\,
	datac => \alu|Mux16~6_combout\,
	datad => \mux_ulaB|m_out[15]~36_combout\,
	combout => \alu|Mux16~7_combout\);

-- Location: LCCOMB_X70_Y17_N8
\alu|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux15~0_combout\ = (!\actr|alu_ctr[3]~25_combout\ & (!\actr|alu_ctr[0]~20_combout\ & \alu|tmp[16]~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \actr|alu_ctr[3]~25_combout\,
	datac => \actr|alu_ctr[0]~20_combout\,
	datad => \alu|tmp[16]~32_combout\,
	combout => \alu|Mux15~0_combout\);

-- Location: LCCOMB_X70_Y14_N24
\alu|a32~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|a32~15_combout\ = \mux_ulaB|m_out[17]~33_combout\ $ (\mux_ulaA|m_out[17]~23_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux_ulaB|m_out[17]~33_combout\,
	datad => \mux_ulaA|m_out[17]~23_combout\,
	combout => \alu|a32~15_combout\);

-- Location: LCCOMB_X69_Y19_N0
\alu|Mux14~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux14~6_combout\ = (\actr|alu_ctr[1]~17_combout\ & ((\mux_ulaA|m_out[17]~23_combout\ & ((\mux_ulaB|m_out[17]~33_combout\) # (\actr|alu_ctr[0]~20_combout\))) # (!\mux_ulaA|m_out[17]~23_combout\ & (\mux_ulaB|m_out[17]~33_combout\ & 
-- \actr|alu_ctr[0]~20_combout\)))) # (!\actr|alu_ctr[1]~17_combout\ & (((!\actr|alu_ctr[0]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[17]~23_combout\,
	datab => \mux_ulaB|m_out[17]~33_combout\,
	datac => \actr|alu_ctr[1]~17_combout\,
	datad => \actr|alu_ctr[0]~20_combout\,
	combout => \alu|Mux14~6_combout\);

-- Location: LCCOMB_X74_Y22_N24
\alu|Mux10~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux10~4_combout\ = (\actr|alu_ctr[1]~17_combout\ & ((\mux_ulaB|m_out[21]~75_combout\ & ((\mux_ulaA|m_out[21]~19_combout\) # (\actr|alu_ctr[0]~20_combout\))) # (!\mux_ulaB|m_out[21]~75_combout\ & (\mux_ulaA|m_out[21]~19_combout\ & 
-- \actr|alu_ctr[0]~20_combout\)))) # (!\actr|alu_ctr[1]~17_combout\ & (((!\actr|alu_ctr[0]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[21]~75_combout\,
	datab => \mux_ulaA|m_out[21]~19_combout\,
	datac => \actr|alu_ctr[1]~17_combout\,
	datad => \actr|alu_ctr[0]~20_combout\,
	combout => \alu|Mux10~4_combout\);

-- Location: LCCOMB_X72_Y19_N10
\alu|Mux9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux9~4_combout\ = (\actr|alu_ctr[1]~17_combout\ & ((\mux_ulaA|m_out[22]~18_combout\ & ((\mux_ulaB|m_out[22]~74_combout\) # (\actr|alu_ctr[0]~20_combout\))) # (!\mux_ulaA|m_out[22]~18_combout\ & (\mux_ulaB|m_out[22]~74_combout\ & 
-- \actr|alu_ctr[0]~20_combout\)))) # (!\actr|alu_ctr[1]~17_combout\ & (((!\actr|alu_ctr[0]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[22]~18_combout\,
	datab => \mux_ulaB|m_out[22]~74_combout\,
	datac => \actr|alu_ctr[1]~17_combout\,
	datad => \actr|alu_ctr[0]~20_combout\,
	combout => \alu|Mux9~4_combout\);

-- Location: LCCOMB_X71_Y20_N14
\alu|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux8~0_combout\ = (\mux_ulaA|m_out[23]~17_combout\ & ((\actr|alu_ctr[2]~21_combout\) # (!\mux_ulaB|m_out[23]~73_combout\))) # (!\mux_ulaA|m_out[23]~17_combout\ & ((\mux_ulaB|m_out[23]~73_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA|m_out[23]~17_combout\,
	datac => \actr|alu_ctr[2]~21_combout\,
	datad => \mux_ulaB|m_out[23]~73_combout\,
	combout => \alu|Mux8~0_combout\);

-- Location: LCCOMB_X71_Y20_N20
\alu|Mux8~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux8~4_combout\ = (\actr|alu_ctr[1]~17_combout\ & ((\mux_ulaA|m_out[23]~17_combout\ & ((\mux_ulaB|m_out[23]~73_combout\) # (\actr|alu_ctr[0]~20_combout\))) # (!\mux_ulaA|m_out[23]~17_combout\ & (\mux_ulaB|m_out[23]~73_combout\ & 
-- \actr|alu_ctr[0]~20_combout\)))) # (!\actr|alu_ctr[1]~17_combout\ & (((!\actr|alu_ctr[0]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[23]~17_combout\,
	datab => \mux_ulaB|m_out[23]~73_combout\,
	datac => \actr|alu_ctr[1]~17_combout\,
	datad => \actr|alu_ctr[0]~20_combout\,
	combout => \alu|Mux8~4_combout\);

-- Location: LCCOMB_X70_Y23_N24
\alu|Mux7~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux7~8_combout\ = ((\mux_ulaB|m_out[24]~72_combout\) # ((\mux_ulaA|m_out[24]~16_combout\) # (\actr|alu_ctr[0]~20_combout\))) # (!\actr|alu_ctr[1]~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[1]~17_combout\,
	datab => \mux_ulaB|m_out[24]~72_combout\,
	datac => \mux_ulaA|m_out[24]~16_combout\,
	datad => \actr|alu_ctr[0]~20_combout\,
	combout => \alu|Mux7~8_combout\);

-- Location: LCCOMB_X72_Y14_N20
\alu|a32~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|a32~17_combout\ = \mux_ulaB|m_out[25]~71_combout\ $ (\mux_ulaA|m_out[25]~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[25]~71_combout\,
	datac => \mux_ulaA|m_out[25]~15_combout\,
	combout => \alu|a32~17_combout\);

-- Location: LCCOMB_X72_Y14_N10
\alu|Mux6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux6~4_combout\ = (\actr|alu_ctr[0]~20_combout\ & (\actr|alu_ctr[1]~17_combout\ & ((\mux_ulaB|m_out[25]~71_combout\) # (\mux_ulaA|m_out[25]~15_combout\)))) # (!\actr|alu_ctr[0]~20_combout\ & (((\mux_ulaB|m_out[25]~71_combout\ & 
-- \mux_ulaA|m_out[25]~15_combout\)) # (!\actr|alu_ctr[1]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[25]~71_combout\,
	datab => \mux_ulaA|m_out[25]~15_combout\,
	datac => \actr|alu_ctr[0]~20_combout\,
	datad => \actr|alu_ctr[1]~17_combout\,
	combout => \alu|Mux6~4_combout\);

-- Location: LCCOMB_X72_Y14_N18
\alu|Mux6~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux6~8_combout\ = (\mux_ulaB|m_out[25]~71_combout\) # ((\mux_ulaA|m_out[25]~15_combout\) # ((\actr|alu_ctr[0]~20_combout\) # (!\actr|alu_ctr[1]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[25]~71_combout\,
	datab => \mux_ulaA|m_out[25]~15_combout\,
	datac => \actr|alu_ctr[0]~20_combout\,
	datad => \actr|alu_ctr[1]~17_combout\,
	combout => \alu|Mux6~8_combout\);

-- Location: LCCOMB_X68_Y14_N18
\alu|ShiftLeft0~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~116_combout\ = (\mux_ulaA|m_out[0]~1_combout\ & ((\mux_ulaA|m_out[1]~7_combout\ & ((\rgB|sr_out\(23)))) # (!\mux_ulaA|m_out[1]~7_combout\ & (\rgB|sr_out\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(25),
	datab => \rgB|sr_out\(23),
	datac => \mux_ulaA|m_out[0]~1_combout\,
	datad => \mux_ulaA|m_out[1]~7_combout\,
	combout => \alu|ShiftLeft0~116_combout\);

-- Location: LCCOMB_X68_Y14_N26
\alu|ShiftLeft0~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~118_combout\ = (\alu|ShiftLeft0~116_combout\) # ((\alu|ShiftLeft0~117_combout\ & !\mux_ulaA|m_out[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|ShiftLeft0~117_combout\,
	datac => \mux_ulaA|m_out[0]~1_combout\,
	datad => \alu|ShiftLeft0~116_combout\,
	combout => \alu|ShiftLeft0~118_combout\);

-- Location: LCCOMB_X70_Y17_N16
\alu|Mux5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux5~2_combout\ = (\alu|ShiftRight1~91_combout\ & ((\alu|Mux4~4_combout\ & (\alu|ShiftLeft0~135_combout\)) # (!\alu|Mux4~4_combout\ & ((\alu|ShiftLeft0~136_combout\))))) # (!\alu|ShiftRight1~91_combout\ & (((\alu|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~135_combout\,
	datab => \alu|ShiftRight1~91_combout\,
	datac => \alu|ShiftLeft0~136_combout\,
	datad => \alu|Mux4~4_combout\,
	combout => \alu|Mux5~2_combout\);

-- Location: LCCOMB_X69_Y17_N30
\alu|a32~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|a32~18_combout\ = \mux_ulaB|m_out[26]~70_combout\ $ (\mux_ulaA|m_out[26]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux_ulaB|m_out[26]~70_combout\,
	datad => \mux_ulaA|m_out[26]~14_combout\,
	combout => \alu|a32~18_combout\);

-- Location: LCCOMB_X69_Y17_N20
\alu|Mux5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux5~8_combout\ = ((\mux_ulaB|m_out[26]~70_combout\) # ((\mux_ulaA|m_out[26]~14_combout\) # (\actr|alu_ctr[0]~20_combout\))) # (!\actr|alu_ctr[1]~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[1]~17_combout\,
	datab => \mux_ulaB|m_out[26]~70_combout\,
	datac => \mux_ulaA|m_out[26]~14_combout\,
	datad => \actr|alu_ctr[0]~20_combout\,
	combout => \alu|Mux5~8_combout\);

-- Location: LCCOMB_X71_Y22_N16
\alu|a32~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|a32~19_combout\ = \mux_ulaA|m_out[27]~13_combout\ $ (\mux_ulaB|m_out[27]~69_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA|m_out[27]~13_combout\,
	datad => \mux_ulaB|m_out[27]~69_combout\,
	combout => \alu|a32~19_combout\);

-- Location: LCCOMB_X67_Y21_N10
\alu|Mux3~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux3~7_combout\ = \actr|alu_ctr[0]~20_combout\ $ (!\actr|alu_ctr[2]~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \actr|alu_ctr[0]~20_combout\,
	datad => \actr|alu_ctr[2]~21_combout\,
	combout => \alu|Mux3~7_combout\);

-- Location: LCCOMB_X67_Y21_N20
\alu|Mux3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux3~8_combout\ = (\mux_ulaB|m_out[28]~68_combout\ & (!\alu|Mux3~6_combout\ & ((\alu|Mux3~7_combout\) # (!\mux_ulaA|m_out[28]~12_combout\)))) # (!\mux_ulaB|m_out[28]~68_combout\ & (\alu|Mux3~6_combout\ $ (((\mux_ulaA|m_out[28]~12_combout\) # 
-- (\alu|Mux3~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[28]~68_combout\,
	datab => \alu|Mux3~6_combout\,
	datac => \mux_ulaA|m_out[28]~12_combout\,
	datad => \alu|Mux3~7_combout\,
	combout => \alu|Mux3~8_combout\);

-- Location: LCCOMB_X72_Y19_N24
\alu|Mux3~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux3~10_combout\ = (\actr|alu_ctr[1]~17_combout\ & ((\mux_ulaB|m_out[28]~68_combout\ & ((\mux_ulaA|m_out[28]~12_combout\) # (\actr|alu_ctr[0]~20_combout\))) # (!\mux_ulaB|m_out[28]~68_combout\ & (\mux_ulaA|m_out[28]~12_combout\ & 
-- \actr|alu_ctr[0]~20_combout\)))) # (!\actr|alu_ctr[1]~17_combout\ & (((!\actr|alu_ctr[0]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[28]~68_combout\,
	datab => \mux_ulaA|m_out[28]~12_combout\,
	datac => \actr|alu_ctr[1]~17_combout\,
	datad => \actr|alu_ctr[0]~20_combout\,
	combout => \alu|Mux3~10_combout\);

-- Location: LCCOMB_X68_Y14_N4
\alu|ShiftLeft0~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~123_combout\ = (\mux_ulaA|m_out[0]~1_combout\ & (\rgB|sr_out\(28))) # (!\mux_ulaA|m_out[0]~1_combout\ & ((\rgB|sr_out\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(28),
	datac => \rgB|sr_out\(29),
	datad => \mux_ulaA|m_out[0]~1_combout\,
	combout => \alu|ShiftLeft0~123_combout\);

-- Location: LCCOMB_X69_Y14_N24
\alu|ShiftLeft0~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~125_combout\ = (\mux_ulaA|m_out[1]~7_combout\ & ((\mux_ulaA|m_out[0]~1_combout\ & (\rgB|sr_out\(27))) # (!\mux_ulaA|m_out[0]~1_combout\ & ((\rgB|sr_out\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[1]~7_combout\,
	datab => \mux_ulaA|m_out[0]~1_combout\,
	datac => \rgB|sr_out\(27),
	datad => \rgB|sr_out\(28),
	combout => \alu|ShiftLeft0~125_combout\);

-- Location: LCCOMB_X68_Y15_N0
\alu|ShiftLeft0~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~126_combout\ = (!\mux_ulaA|m_out[1]~7_combout\ & ((\mux_ulaA|m_out[0]~1_combout\ & (\rgB|sr_out\(29))) # (!\mux_ulaA|m_out[0]~1_combout\ & ((\rgB|sr_out\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[0]~1_combout\,
	datab => \rgB|sr_out\(29),
	datac => \rgB|sr_out\(30),
	datad => \mux_ulaA|m_out[1]~7_combout\,
	combout => \alu|ShiftLeft0~126_combout\);

-- Location: LCCOMB_X72_Y16_N4
\alu|ShiftLeft0~127\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~127_combout\ = (\mux_ulaA|m_out[2]~5_combout\ & (((\alu|ShiftLeft0~118_combout\)))) # (!\mux_ulaA|m_out[2]~5_combout\ & ((\alu|ShiftLeft0~126_combout\) # ((\alu|ShiftLeft0~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[2]~5_combout\,
	datab => \alu|ShiftLeft0~126_combout\,
	datac => \alu|ShiftLeft0~125_combout\,
	datad => \alu|ShiftLeft0~118_combout\,
	combout => \alu|ShiftLeft0~127_combout\);

-- Location: LCCOMB_X72_Y16_N10
\alu|ShiftLeft0~128\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~128_combout\ = (\alu|ShiftLeft0~18_combout\ & ((\alu|ShiftRight1~49_combout\) # ((\alu|ShiftRight1~50_combout\ & \alu|ShiftLeft0~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~49_combout\,
	datab => \alu|ShiftRight1~50_combout\,
	datac => \alu|ShiftLeft0~127_combout\,
	datad => \alu|ShiftLeft0~18_combout\,
	combout => \alu|ShiftLeft0~128_combout\);

-- Location: LCCOMB_X67_Y21_N16
\alu|Mux1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux1~5_combout\ = (!\mux_ulaB|m_out[30]~66_combout\ & !\mux_ulaA|m_out[30]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaB|m_out[30]~66_combout\,
	datad => \mux_ulaA|m_out[30]~10_combout\,
	combout => \alu|Mux1~5_combout\);

-- Location: LCCOMB_X68_Y14_N16
\alu|ShiftLeft0~131\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~131_combout\ = (!\mux_ulaA|m_out[1]~7_combout\ & ((\mux_ulaA|m_out[0]~1_combout\ & (\rgB|sr_out\(30))) # (!\mux_ulaA|m_out[0]~1_combout\ & ((\rgB|sr_out\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[1]~7_combout\,
	datab => \rgB|sr_out\(30),
	datac => \rgB|sr_out\(31),
	datad => \mux_ulaA|m_out[0]~1_combout\,
	combout => \alu|ShiftLeft0~131_combout\);

-- Location: LCCOMB_X68_Y14_N6
\alu|ShiftLeft0~132\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~132_combout\ = (!\mux_ulaA|m_out[2]~5_combout\ & ((\alu|ShiftLeft0~131_combout\) # ((\mux_ulaA|m_out[1]~7_combout\ & \alu|ShiftLeft0~123_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[1]~7_combout\,
	datab => \alu|ShiftLeft0~123_combout\,
	datac => \alu|ShiftLeft0~131_combout\,
	datad => \mux_ulaA|m_out[2]~5_combout\,
	combout => \alu|ShiftLeft0~132_combout\);

-- Location: LCCOMB_X71_Y16_N10
\alu|Mux0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux0~6_combout\ = (\mux_ulaB|m_out[31]~31_combout\ & (\actr|alu_ctr[0]~20_combout\ & ((\actr|alu_ctr[1]~17_combout\) # (!\actr|alu_ctr[2]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[2]~21_combout\,
	datab => \actr|alu_ctr[1]~17_combout\,
	datac => \mux_ulaB|m_out[31]~31_combout\,
	datad => \actr|alu_ctr[0]~20_combout\,
	combout => \alu|Mux0~6_combout\);

-- Location: LCCOMB_X70_Y17_N6
\ctr_mips|nstate.stregbyte_st~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctr_mips|nstate.stregbyte_st~0_combout\ = (!\ir|sr_out\(27) & (!\ir|sr_out\(26) & !\ir|sr_out\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(27),
	datab => \ir|sr_out\(26),
	datac => \ir|sr_out\(30),
	combout => \ctr_mips|nstate.stregbyte_st~0_combout\);

-- Location: LCFF_X75_Y20_N29
\bcoreg|breg32_rtl_1_bypass[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|breg32_rtl_1_bypass[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bcoreg|breg32_rtl_1_bypass\(3));

-- Location: LCFF_X94_Y24_N25
\bcoreg|breg32_rtl_1_bypass[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|breg32_rtl_1_bypass[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bcoreg|breg32_rtl_1_bypass\(1));

-- Location: LCCOMB_X75_Y16_N4
\bcoreg|breg32~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|breg32~38_combout\ = (\ir|sr_out\(17) & (\bcoreg|breg32_rtl_1_bypass\(3) & (\ir|sr_out\(16) $ (!\bcoreg|breg32_rtl_1_bypass\(1))))) # (!\ir|sr_out\(17) & (!\bcoreg|breg32_rtl_1_bypass\(3) & (\ir|sr_out\(16) $ (!\bcoreg|breg32_rtl_1_bypass\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(17),
	datab => \ir|sr_out\(16),
	datac => \bcoreg|breg32_rtl_1_bypass\(3),
	datad => \bcoreg|breg32_rtl_1_bypass\(1),
	combout => \bcoreg|breg32~38_combout\);

-- Location: LCCOMB_X63_Y21_N12
\ctr_mips|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctr_mips|Mux7~0_combout\ = (!\ir|sr_out\(28) & ((\ir|sr_out\(31) & (\ir|sr_out\(27))) # (!\ir|sr_out\(31) & (!\ir|sr_out\(27) & \ir|sr_out\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(31),
	datab => \ir|sr_out\(28),
	datac => \ir|sr_out\(27),
	datad => \ir|sr_out\(29),
	combout => \ctr_mips|Mux7~0_combout\);

-- Location: LCCOMB_X63_Y21_N26
\ctr_mips|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctr_mips|Mux0~0_combout\ = (\ir|sr_out\(28)) # ((\ir|sr_out\(31) & ((!\ir|sr_out\(26)))) # (!\ir|sr_out\(31) & ((\ir|sr_out\(29)) # (\ir|sr_out\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(31),
	datab => \ir|sr_out\(29),
	datac => \ir|sr_out\(26),
	datad => \ir|sr_out\(28),
	combout => \ctr_mips|Mux0~0_combout\);

-- Location: LCCOMB_X63_Y21_N28
\ctr_mips|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctr_mips|Mux0~1_combout\ = (\ir|sr_out\(31) & (\ir|sr_out\(29) & ((\ir|sr_out\(28))))) # (!\ir|sr_out\(31) & (((\ir|sr_out\(26) & !\ir|sr_out\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(31),
	datab => \ir|sr_out\(29),
	datac => \ir|sr_out\(26),
	datad => \ir|sr_out\(28),
	combout => \ctr_mips|Mux0~1_combout\);

-- Location: LCCOMB_X63_Y21_N22
\ctr_mips|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctr_mips|Selector1~0_combout\ = (\ir|sr_out\(30)) # ((\ir|sr_out\(27) & (\ctr_mips|Mux0~0_combout\)) # (!\ir|sr_out\(27) & ((\ctr_mips|Mux0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(27),
	datab => \ctr_mips|Mux0~0_combout\,
	datac => \ir|sr_out\(30),
	datad => \ctr_mips|Mux0~1_combout\,
	combout => \ctr_mips|Selector1~0_combout\);

-- Location: LCCOMB_X71_Y21_N22
\mux_pc|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_pc|Equal1~0_combout\ = (!\ctr_mips|pstate.jump_ex_st~regout\ & !\ctr_mips|pstate.branch_ex_st~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ctr_mips|pstate.jump_ex_st~regout\,
	datad => \ctr_mips|pstate.branch_ex_st~regout\,
	combout => \mux_pc|Equal1~0_combout\);

-- Location: LCCOMB_X66_Y21_N12
\ctr_mips|Selector1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctr_mips|Selector1~1_combout\ = ((\ctr_mips|WideOr4~0_combout\) # ((\ctr_mips|Selector1~0_combout\ & \ctr_mips|pstate.decode_st~regout\))) # (!\mux_pc|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|Selector1~0_combout\,
	datab => \mux_pc|Equal1~0_combout\,
	datac => \ctr_mips|pstate.decode_st~regout\,
	datad => \ctr_mips|WideOr4~0_combout\,
	combout => \ctr_mips|Selector1~1_combout\);

-- Location: LCCOMB_X75_Y16_N6
\bcoreg|breg32~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|breg32~41_combout\ = (\ir|sr_out\(21) & (\bcoreg|breg32_rtl_1_bypass\(1) & (\ir|sr_out\(22) $ (!\bcoreg|breg32_rtl_1_bypass\(3))))) # (!\ir|sr_out\(21) & (!\bcoreg|breg32_rtl_1_bypass\(1) & (\ir|sr_out\(22) $ (!\bcoreg|breg32_rtl_1_bypass\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(21),
	datab => \ir|sr_out\(22),
	datac => \bcoreg|breg32_rtl_1_bypass\(3),
	datad => \bcoreg|breg32_rtl_1_bypass\(1),
	combout => \bcoreg|breg32~41_combout\);

-- Location: LCCOMB_X72_Y21_N26
\alu|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Equal0~1_combout\ = (!\alu|Mux3~14_combout\ & !\alu|Mux2~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux3~14_combout\,
	datad => \alu|Mux2~10_combout\,
	combout => \alu|Equal0~1_combout\);

-- Location: LCCOMB_X71_Y18_N14
\alu|Equal0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Equal0~8_combout\ = (!\alu|Mux7~combout\ & (!\alu|Mux4~combout\ & (!\alu|Mux5~combout\ & !\alu|Mux6~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux7~combout\,
	datab => \alu|Mux4~combout\,
	datac => \alu|Mux5~combout\,
	datad => \alu|Mux6~combout\,
	combout => \alu|Equal0~8_combout\);

-- Location: LCCOMB_X72_Y17_N16
\alu|Equal0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Equal0~9_combout\ = (\alu|Mux28~12_combout\ & (((\alu|Mux22~8_combout\)))) # (!\alu|Mux28~12_combout\ & ((\alu|Mux22~9_combout\) # ((\alu|Mux22~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux22~9_combout\,
	datab => \alu|Mux28~12_combout\,
	datac => \alu|Mux22~10_combout\,
	datad => \alu|Mux22~8_combout\,
	combout => \alu|Equal0~9_combout\);

-- Location: LCCOMB_X72_Y17_N2
\alu|Equal0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Equal0~10_combout\ = (!\alu|Equal0~9_combout\ & (!\alu|Mux21~11_combout\ & (!\alu|Mux13~8_combout\ & !\alu|Mux12~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Equal0~9_combout\,
	datab => \alu|Mux21~11_combout\,
	datac => \alu|Mux13~8_combout\,
	datad => \alu|Mux12~17_combout\,
	combout => \alu|Equal0~10_combout\);

-- Location: LCCOMB_X72_Y22_N8
\alu|Equal0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Equal0~11_combout\ = (!\alu|Mux11~8_combout\ & (!\alu|Mux10~8_combout\ & (!\alu|Mux20~11_combout\ & !\alu|Mux19~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux11~8_combout\,
	datab => \alu|Mux10~8_combout\,
	datac => \alu|Mux20~11_combout\,
	datad => \alu|Mux19~11_combout\,
	combout => \alu|Equal0~11_combout\);

-- Location: LCCOMB_X72_Y18_N10
\alu|Equal0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Equal0~12_combout\ = (\alu|Equal0~10_combout\ & (!\alu|Mux27~combout\ & (\alu|Equal0~11_combout\ & \alu|Equal0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Equal0~10_combout\,
	datab => \alu|Mux27~combout\,
	datac => \alu|Equal0~11_combout\,
	datad => \alu|Equal0~8_combout\,
	combout => \alu|Equal0~12_combout\);

-- Location: LCCOMB_X75_Y18_N6
\bcoreg|regA[30]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regA[30]~5_combout\ = (!\bcoreg|Equal0~1_combout\ & ((\bcoreg|breg32~combout\ & (\bcoreg|breg32_rtl_1_bypass\(71))) # (!\bcoreg|breg32~combout\ & ((\bcoreg|breg32_rtl_0|auto_generated|ram_block1a30\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|Equal0~1_combout\,
	datab => \bcoreg|breg32~combout\,
	datac => \bcoreg|breg32_rtl_1_bypass\(71),
	datad => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a30\,
	combout => \bcoreg|regA[30]~5_combout\);

-- Location: LCFF_X74_Y21_N23
\bcoreg|breg32_rtl_1_bypass[69]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \breg_data_mux|m_out[29]~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bcoreg|breg32_rtl_1_bypass\(69));

-- Location: LCCOMB_X75_Y18_N10
\bcoreg|regA[29]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regA[29]~6_combout\ = (!\bcoreg|Equal0~1_combout\ & ((\bcoreg|breg32~combout\ & ((\bcoreg|breg32_rtl_1_bypass\(69)))) # (!\bcoreg|breg32~combout\ & (\bcoreg|breg32_rtl_0|auto_generated|ram_block1a29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|Equal0~1_combout\,
	datab => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a29\,
	datac => \bcoreg|breg32~combout\,
	datad => \bcoreg|breg32_rtl_1_bypass\(69),
	combout => \bcoreg|regA[29]~6_combout\);

-- Location: LCCOMB_X74_Y21_N28
\bcoreg|regA[21]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regA[21]~14_combout\ = (!\bcoreg|Equal0~1_combout\ & ((\bcoreg|breg32~combout\ & (\bcoreg|breg32_rtl_1_bypass\(53))) # (!\bcoreg|breg32~combout\ & ((\bcoreg|breg32_rtl_0|auto_generated|ram_block1a21\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_1_bypass\(53),
	datab => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a21\,
	datac => \bcoreg|Equal0~1_combout\,
	datad => \bcoreg|breg32~combout\,
	combout => \bcoreg|regA[21]~14_combout\);

-- Location: LCFF_X94_Y24_N5
\bcoreg|breg32_rtl_1_bypass[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|breg32_rtl_1_bypass[49]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bcoreg|breg32_rtl_1_bypass\(49));

-- Location: LCCOMB_X75_Y18_N18
\bcoreg|regA[19]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regA[19]~16_combout\ = (!\bcoreg|Equal0~1_combout\ & ((\bcoreg|breg32~combout\ & (\bcoreg|breg32_rtl_1_bypass\(49))) # (!\bcoreg|breg32~combout\ & ((\bcoreg|breg32_rtl_0|auto_generated|ram_block1a19\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|Equal0~1_combout\,
	datab => \bcoreg|breg32~combout\,
	datac => \bcoreg|breg32_rtl_1_bypass\(49),
	datad => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a19\,
	combout => \bcoreg|regA[19]~16_combout\);

-- Location: LCFF_X74_Y21_N19
\bcoreg|breg32_rtl_1_bypass[45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|breg32_rtl_1_bypass[45]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bcoreg|breg32_rtl_1_bypass\(45));

-- Location: LCCOMB_X74_Y21_N10
\bcoreg|regA[17]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regA[17]~18_combout\ = (!\bcoreg|Equal0~1_combout\ & ((\bcoreg|breg32~combout\ & (\bcoreg|breg32_rtl_1_bypass\(45))) # (!\bcoreg|breg32~combout\ & ((\bcoreg|breg32_rtl_0|auto_generated|ram_block1a17\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32~combout\,
	datab => \bcoreg|breg32_rtl_1_bypass\(45),
	datac => \bcoreg|Equal0~1_combout\,
	datad => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a17\,
	combout => \bcoreg|regA[17]~18_combout\);

-- Location: LCCOMB_X75_Y20_N0
\bcoreg|regA[16]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regA[16]~19_combout\ = (!\bcoreg|Equal0~1_combout\ & ((\bcoreg|breg32~combout\ & ((\bcoreg|breg32_rtl_1_bypass\(43)))) # (!\bcoreg|breg32~combout\ & (\bcoreg|breg32_rtl_0|auto_generated|ram_block1a16\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a16\,
	datab => \bcoreg|breg32_rtl_1_bypass\(43),
	datac => \bcoreg|breg32~combout\,
	datad => \bcoreg|Equal0~1_combout\,
	combout => \bcoreg|regA[16]~19_combout\);

-- Location: LCCOMB_X74_Y21_N8
\bcoreg|regA[6]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regA[6]~21_combout\ = (!\bcoreg|Equal0~1_combout\ & ((\bcoreg|breg32~combout\ & (\bcoreg|breg32_rtl_1_bypass\(23))) # (!\bcoreg|breg32~combout\ & ((\bcoreg|breg32_rtl_0|auto_generated|ram_block1a6\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32~combout\,
	datab => \bcoreg|breg32_rtl_1_bypass\(23),
	datac => \bcoreg|Equal0~1_combout\,
	datad => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a6\,
	combout => \bcoreg|regA[6]~21_combout\);

-- Location: LCCOMB_X75_Y20_N12
\bcoreg|regA[5]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regA[5]~22_combout\ = (!\bcoreg|Equal0~1_combout\ & ((\bcoreg|breg32~combout\ & ((\bcoreg|breg32_rtl_1_bypass\(21)))) # (!\bcoreg|breg32~combout\ & (\bcoreg|breg32_rtl_0|auto_generated|ram_block1a5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a5\,
	datab => \bcoreg|breg32_rtl_1_bypass\(21),
	datac => \bcoreg|breg32~combout\,
	datad => \bcoreg|Equal0~1_combout\,
	combout => \bcoreg|regA[5]~22_combout\);

-- Location: LCCOMB_X66_Y20_N22
\bcoreg|regA[13]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regA[13]~24_combout\ = (!\bcoreg|Equal0~1_combout\ & ((\bcoreg|breg32~combout\ & ((\bcoreg|breg32_rtl_1_bypass\(37)))) # (!\bcoreg|breg32~combout\ & (\bcoreg|breg32_rtl_0|auto_generated|ram_block1a13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|Equal0~1_combout\,
	datab => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a13\,
	datac => \bcoreg|breg32_rtl_1_bypass\(37),
	datad => \bcoreg|breg32~combout\,
	combout => \bcoreg|regA[13]~24_combout\);

-- Location: LCFF_X72_Y22_N15
\regULA|sr_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \alu|Mux20~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regULA|sr_out\(11));

-- Location: LCFF_X74_Y21_N13
\bcoreg|breg32_rtl_1_bypass[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|breg32_rtl_1_bypass[31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bcoreg|breg32_rtl_1_bypass\(31));

-- Location: LCFF_X94_Y24_N21
\bcoreg|breg32_rtl_1_bypass[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \breg_data_mux|m_out[9]~28_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bcoreg|breg32_rtl_1_bypass\(29));

-- Location: LCCOMB_X74_Y21_N0
\bcoreg|regA[9]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regA[9]~28_combout\ = (!\bcoreg|Equal0~1_combout\ & ((\bcoreg|breg32~combout\ & ((\bcoreg|breg32_rtl_1_bypass\(29)))) # (!\bcoreg|breg32~combout\ & (\bcoreg|breg32_rtl_0|auto_generated|ram_block1a9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32~combout\,
	datab => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a9\,
	datac => \bcoreg|Equal0~1_combout\,
	datad => \bcoreg|breg32_rtl_1_bypass\(29),
	combout => \bcoreg|regA[9]~28_combout\);

-- Location: LCFF_X74_Y21_N15
\bcoreg|breg32_rtl_1_bypass[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \breg_data_mux|m_out[8]~29_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bcoreg|breg32_rtl_1_bypass\(27));

-- Location: LCCOMB_X74_Y21_N6
\bcoreg|regA[8]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regA[8]~29_combout\ = (!\bcoreg|Equal0~1_combout\ & ((\bcoreg|breg32~combout\ & (\bcoreg|breg32_rtl_1_bypass\(27))) # (!\bcoreg|breg32~combout\ & ((\bcoreg|breg32_rtl_0|auto_generated|ram_block1a8\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32~combout\,
	datab => \bcoreg|Equal0~1_combout\,
	datac => \bcoreg|breg32_rtl_1_bypass\(27),
	datad => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a8\,
	combout => \bcoreg|regA[8]~29_combout\);

-- Location: LCCOMB_X75_Y20_N26
\bcoreg|regA[31]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regA[31]~31_combout\ = (!\bcoreg|Equal0~1_combout\ & ((\bcoreg|breg32~combout\ & (\bcoreg|breg32_rtl_1_bypass\(73))) # (!\bcoreg|breg32~combout\ & ((\bcoreg|breg32_rtl_0|auto_generated|ram_block1a31\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32~combout\,
	datab => \bcoreg|breg32_rtl_1_bypass\(73),
	datac => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a31\,
	datad => \bcoreg|Equal0~1_combout\,
	combout => \bcoreg|regA[31]~31_combout\);

-- Location: LCCOMB_X66_Y21_N20
\bcoreg|regB[17]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regB[17]~15_combout\ = (!\bcoreg|Equal1~1_combout\ & ((\bcoreg|breg32~45\ & (\bcoreg|breg32_rtl_1_bypass\(45))) # (!\bcoreg|breg32~45\ & ((\bcoreg|breg32_rtl_1|auto_generated|ram_block1a17\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_1_bypass\(45),
	datab => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a17\,
	datac => \bcoreg|breg32~45\,
	datad => \bcoreg|Equal1~1_combout\,
	combout => \bcoreg|regB[17]~15_combout\);

-- Location: LCCOMB_X66_Y16_N8
\bcoreg|regB[9]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regB[9]~23_combout\ = (!\bcoreg|Equal1~1_combout\ & ((\bcoreg|breg32~45\ & (\bcoreg|breg32_rtl_1_bypass\(29))) # (!\bcoreg|breg32~45\ & ((\bcoreg|breg32_rtl_1|auto_generated|ram_block1a9\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_1_bypass\(29),
	datab => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a9\,
	datac => \bcoreg|Equal1~1_combout\,
	datad => \bcoreg|breg32~45\,
	combout => \bcoreg|regB[9]~23_combout\);

-- Location: LCCOMB_X66_Y16_N20
\bcoreg|regB[8]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regB[8]~24_combout\ = (!\bcoreg|Equal1~1_combout\ & ((\bcoreg|breg32~45\ & ((\bcoreg|breg32_rtl_1_bypass\(27)))) # (!\bcoreg|breg32~45\ & (\bcoreg|breg32_rtl_1|auto_generated|ram_block1a8\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a8\,
	datab => \bcoreg|breg32_rtl_1_bypass\(27),
	datac => \bcoreg|Equal1~1_combout\,
	datad => \bcoreg|breg32~45\,
	combout => \bcoreg|regB[8]~24_combout\);

-- Location: LCCOMB_X68_Y17_N28
\ctr_mips|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctr_mips|Selector0~0_combout\ = (\ir|sr_out\(28) & ((\ir|sr_out\(26) & ((\ctr_mips|pstate.ldreghalf_st~regout\))) # (!\ir|sr_out\(26) & (\ctr_mips|pstate.ldregbyte_st~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(28),
	datab => \ir|sr_out\(26),
	datac => \ctr_mips|pstate.ldregbyte_st~regout\,
	datad => \ctr_mips|pstate.ldreghalf_st~regout\,
	combout => \ctr_mips|Selector0~0_combout\);

-- Location: LCCOMB_X62_Y17_N0
\mux_mdr|m_out[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_mdr|m_out[6]~6_combout\ = (\rdm|sr_out[0]~32_combout\ & (\memory|altsyncram_component|auto_generated|q_a\(22))) # (!\rdm|sr_out[0]~32_combout\ & ((\memory|altsyncram_component|auto_generated|q_a\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|altsyncram_component|auto_generated|q_a\(22),
	datab => \rdm|sr_out[0]~32_combout\,
	datad => \memory|altsyncram_component|auto_generated|q_a\(6),
	combout => \mux_mdr|m_out[6]~6_combout\);

-- Location: LCCOMB_X67_Y19_N18
\mux_ulaB|m_out[28]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[28]~68_combout\ = (\mux_ulaB|m_out[31]~30_combout\) # ((\ctr_mips|pstate.fetch_st~regout\ & (\ctr_mips|WideOr0~0_combout\ & \rgB|sr_out\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.fetch_st~regout\,
	datab => \ctr_mips|WideOr0~0_combout\,
	datac => \mux_ulaB|m_out[31]~30_combout\,
	datad => \rgB|sr_out\(28),
	combout => \mux_ulaB|m_out[28]~68_combout\);

-- Location: LCCOMB_X68_Y17_N18
\mux_ulaB|m_out[25]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[25]~71_combout\ = (\mux_ulaB|m_out[31]~30_combout\) # ((\ctr_mips|pstate.fetch_st~regout\ & (\ctr_mips|WideOr0~0_combout\ & \rgB|sr_out\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.fetch_st~regout\,
	datab => \ctr_mips|WideOr0~0_combout\,
	datac => \rgB|sr_out\(25),
	datad => \mux_ulaB|m_out[31]~30_combout\,
	combout => \mux_ulaB|m_out[25]~71_combout\);

-- Location: LCCOMB_X70_Y15_N20
\alu|ShiftLeft0~136\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~136_combout\ = (\mux_ulaB|m_out[31]~30_combout\) # ((\ctr_mips|pstate.fetch_st~regout\ & (\alu|ShiftLeft0~118_combout\ & \ctr_mips|WideOr0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.fetch_st~regout\,
	datab => \mux_ulaB|m_out[31]~30_combout\,
	datac => \alu|ShiftLeft0~118_combout\,
	datad => \ctr_mips|WideOr0~0_combout\,
	combout => \alu|ShiftLeft0~136_combout\);

-- Location: LCCOMB_X94_Y24_N24
\bcoreg|breg32_rtl_1_bypass[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_1_bypass[1]~feeder_combout\ = \mux_reg_add|m_out[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_reg_add|m_out[0]~0_combout\,
	combout => \bcoreg|breg32_rtl_1_bypass[1]~feeder_combout\);

-- Location: LCCOMB_X75_Y20_N28
\bcoreg|breg32_rtl_1_bypass[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_1_bypass[3]~feeder_combout\ = \mux_reg_add|m_out[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_reg_add|m_out[1]~1_combout\,
	combout => \bcoreg|breg32_rtl_1_bypass[3]~feeder_combout\);

-- Location: LCCOMB_X94_Y24_N4
\bcoreg|breg32_rtl_1_bypass[49]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_1_bypass[49]~feeder_combout\ = \breg_data_mux|m_out[19]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \breg_data_mux|m_out[19]~16_combout\,
	combout => \bcoreg|breg32_rtl_1_bypass[49]~feeder_combout\);

-- Location: LCCOMB_X74_Y21_N18
\bcoreg|breg32_rtl_1_bypass[45]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_1_bypass[45]~feeder_combout\ = \breg_data_mux|m_out[17]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \breg_data_mux|m_out[17]~18_combout\,
	combout => \bcoreg|breg32_rtl_1_bypass[45]~feeder_combout\);

-- Location: LCCOMB_X74_Y21_N12
\bcoreg|breg32_rtl_1_bypass[31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_1_bypass[31]~feeder_combout\ = \breg_data_mux|m_out[10]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \breg_data_mux|m_out[10]~27_combout\,
	combout => \bcoreg|breg32_rtl_1_bypass[31]~feeder_combout\);

-- Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\clk_rom~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_clk_rom,
	combout => \clk_rom~combout\);

-- Location: CLKCTRL_G10
\clk_rom~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk_rom~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk_rom~clkctrl_outclk\);

-- Location: LCCOMB_X63_Y21_N18
\ctr_mips|nstate.ldregbyte_st~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctr_mips|nstate.ldregbyte_st~0_combout\ = (!\ir|sr_out\(27) & (!\ir|sr_out\(30) & !\ir|sr_out\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(27),
	datac => \ir|sr_out\(30),
	datad => \ir|sr_out\(29),
	combout => \ctr_mips|nstate.ldregbyte_st~0_combout\);

-- Location: LCCOMB_X72_Y18_N26
\ctr_mips|pstate.decode_st~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctr_mips|pstate.decode_st~0_combout\ = !\ctr_mips|pstate.fetch_st~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ctr_mips|pstate.fetch_st~regout\,
	combout => \ctr_mips|pstate.decode_st~0_combout\);

-- Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\rst~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_rst,
	combout => \rst~combout\);

-- Location: LCFF_X68_Y18_N25
\ctr_mips|pstate.decode_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ctr_mips|pstate.decode_st~0_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctr_mips|pstate.decode_st~regout\);

-- Location: LCCOMB_X68_Y17_N8
\ctr_mips|nstate.andi_ex_st~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctr_mips|nstate.andi_ex_st~2_combout\ = (\ir|sr_out\(28) & (!\ir|sr_out\(31) & (\ir|sr_out\(29) & \ctr_mips|pstate.decode_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(28),
	datab => \ir|sr_out\(31),
	datac => \ir|sr_out\(29),
	datad => \ctr_mips|pstate.decode_st~regout\,
	combout => \ctr_mips|nstate.andi_ex_st~2_combout\);

-- Location: LCCOMB_X71_Y17_N6
\pc|sr_out[2]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc|sr_out[2]~23_combout\ = (\ctr_mips|pstate.branch_ex_st~regout\ & ((\regULA|sr_out\(2)))) # (!\ctr_mips|pstate.branch_ex_st~regout\ & (\alu|Mux29~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.branch_ex_st~regout\,
	datab => \alu|Mux29~11_combout\,
	datad => \regULA|sr_out\(2),
	combout => \pc|sr_out[2]~23_combout\);

-- Location: LCFF_X70_Y16_N21
\ir|sr_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \memory|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ir|sr_out\(0));

-- Location: LCCOMB_X65_Y20_N22
\ctr_mips|nstate.andi_ex_st~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctr_mips|nstate.andi_ex_st~3_combout\ = (!\ir|sr_out\(26) & (\ctr_mips|nstate.andi_ex_st~2_combout\ & (!\ir|sr_out\(30) & !\ir|sr_out\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(26),
	datab => \ctr_mips|nstate.andi_ex_st~2_combout\,
	datac => \ir|sr_out\(30),
	datad => \ir|sr_out\(27),
	combout => \ctr_mips|nstate.andi_ex_st~3_combout\);

-- Location: LCFF_X68_Y18_N1
\ctr_mips|pstate.andi_ex_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ctr_mips|nstate.andi_ex_st~3_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctr_mips|pstate.andi_ex_st~regout\);

-- Location: LCCOMB_X68_Y18_N14
\ctr_mips|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctr_mips|WideOr0~0_combout\ = (!\ctr_mips|pstate.decode_st~regout\ & (!\ctr_mips|pstate.c_mem_add_st~regout\ & (!\ctr_mips|pstate.ori_ex_st~regout\ & !\ctr_mips|pstate.andi_ex_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.decode_st~regout\,
	datab => \ctr_mips|pstate.c_mem_add_st~regout\,
	datac => \ctr_mips|pstate.ori_ex_st~regout\,
	datad => \ctr_mips|pstate.andi_ex_st~regout\,
	combout => \ctr_mips|WideOr0~0_combout\);

-- Location: LCCOMB_X68_Y18_N18
\mux_ulaB|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaB|Equal2~0_combout\ = (!\ctr_mips|WideOr0~0_combout\) # (!\ctr_mips|pstate.fetch_st~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctr_mips|pstate.fetch_st~regout\,
	datad => \ctr_mips|WideOr0~0_combout\,
	combout => \mux_ulaB|Equal2~0_combout\);

-- Location: LCCOMB_X70_Y17_N20
\ctr_mips|nstate.readmem_st~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctr_mips|nstate.readmem_st~0_combout\ = (\ctr_mips|Mux15~0_combout\ & (!\ir|sr_out\(29) & (\ctr_mips|pstate.c_mem_add_st~regout\ & \ir|sr_out\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|Mux15~0_combout\,
	datab => \ir|sr_out\(29),
	datac => \ctr_mips|pstate.c_mem_add_st~regout\,
	datad => \ir|sr_out\(27),
	combout => \ctr_mips|nstate.readmem_st~0_combout\);

-- Location: LCCOMB_X62_Y17_N24
\ctr_mips|pstate.readmem_st~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctr_mips|pstate.readmem_st~feeder_combout\ = \ctr_mips|nstate.readmem_st~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctr_mips|nstate.readmem_st~0_combout\,
	combout => \ctr_mips|pstate.readmem_st~feeder_combout\);

-- Location: LCFF_X62_Y17_N25
\ctr_mips|pstate.readmem_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ctr_mips|pstate.readmem_st~feeder_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctr_mips|pstate.readmem_st~regout\);

-- Location: LCCOMB_X68_Y17_N22
\ctr_mips|nstate.ldregbyte_st~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctr_mips|nstate.ldregbyte_st~1_combout\ = (\ctr_mips|nstate.ldregbyte_st~0_combout\ & (\ctr_mips|pstate.c_mem_add_st~regout\ & (\ir|sr_out\(31) & !\ir|sr_out\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|nstate.ldregbyte_st~0_combout\,
	datab => \ctr_mips|pstate.c_mem_add_st~regout\,
	datac => \ir|sr_out\(31),
	datad => \ir|sr_out\(26),
	combout => \ctr_mips|nstate.ldregbyte_st~1_combout\);

-- Location: LCCOMB_X61_Y17_N0
\ctr_mips|pstate.ldregbyte_st~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctr_mips|pstate.ldregbyte_st~feeder_combout\ = \ctr_mips|nstate.ldregbyte_st~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctr_mips|nstate.ldregbyte_st~1_combout\,
	combout => \ctr_mips|pstate.ldregbyte_st~feeder_combout\);

-- Location: LCFF_X61_Y17_N1
\ctr_mips|pstate.ldregbyte_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ctr_mips|pstate.ldregbyte_st~feeder_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctr_mips|pstate.ldregbyte_st~regout\);

-- Location: LCCOMB_X63_Y18_N10
\ctr_mips|nstate.ldreghalf_st~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctr_mips|nstate.ldreghalf_st~0_combout\ = (\ir|sr_out\(31) & (\ctr_mips|nstate.ldregbyte_st~0_combout\ & (\ctr_mips|pstate.c_mem_add_st~regout\ & \ir|sr_out\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(31),
	datab => \ctr_mips|nstate.ldregbyte_st~0_combout\,
	datac => \ctr_mips|pstate.c_mem_add_st~regout\,
	datad => \ir|sr_out\(26),
	combout => \ctr_mips|nstate.ldreghalf_st~0_combout\);

-- Location: LCCOMB_X62_Y17_N4
\ctr_mips|pstate.ldreghalf_st~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctr_mips|pstate.ldreghalf_st~feeder_combout\ = \ctr_mips|nstate.ldreghalf_st~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctr_mips|nstate.ldreghalf_st~0_combout\,
	combout => \ctr_mips|pstate.ldreghalf_st~feeder_combout\);

-- Location: LCFF_X62_Y17_N5
\ctr_mips|pstate.ldreghalf_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ctr_mips|pstate.ldreghalf_st~feeder_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctr_mips|pstate.ldreghalf_st~regout\);

-- Location: LCCOMB_X68_Y17_N24
\ctr_mips|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctr_mips|Selector2~0_combout\ = (\ctr_mips|pstate.ldregbyte_st~regout\) # ((\ctr_mips|pstate.ldreghalf_st~regout\) # ((\ctr_mips|Mux15~1_combout\ & \ctr_mips|pstate.readmem_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|Mux15~1_combout\,
	datab => \ctr_mips|pstate.readmem_st~regout\,
	datac => \ctr_mips|pstate.ldregbyte_st~regout\,
	datad => \ctr_mips|pstate.ldreghalf_st~regout\,
	combout => \ctr_mips|Selector2~0_combout\);

-- Location: LCFF_X68_Y17_N25
\ctr_mips|pstate.ldreg_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ctr_mips|Selector2~0_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctr_mips|pstate.ldreg_st~regout\);

-- Location: LCCOMB_X68_Y17_N16
\actr|Equal5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \actr|Equal5~4_combout\ = (!\ctr_mips|pstate.branch_ex_st~regout\ & (!\ctr_mips|pstate.rtype_ex_st~regout\ & (!\ctr_mips|pstate.ori_ex_st~regout\ & !\ctr_mips|pstate.andi_ex_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.branch_ex_st~regout\,
	datab => \ctr_mips|pstate.rtype_ex_st~regout\,
	datac => \ctr_mips|pstate.ori_ex_st~regout\,
	datad => \ctr_mips|pstate.andi_ex_st~regout\,
	combout => \actr|Equal5~4_combout\);

-- Location: LCCOMB_X70_Y17_N18
\ctr_mips|nstate.stregbyte_st~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctr_mips|nstate.stregbyte_st~1_combout\ = (\ctr_mips|nstate.stregbyte_st~0_combout\ & (\ir|sr_out\(29) & (!\ir|sr_out\(28) & \ctr_mips|pstate.c_mem_add_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|nstate.stregbyte_st~0_combout\,
	datab => \ir|sr_out\(29),
	datac => \ir|sr_out\(28),
	datad => \ctr_mips|pstate.c_mem_add_st~regout\,
	combout => \ctr_mips|nstate.stregbyte_st~1_combout\);

-- Location: LCCOMB_X70_Y17_N28
\ctr_mips|nstate.stregbyte_st~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctr_mips|nstate.stregbyte_st~2_combout\ = (\ir|sr_out\(31) & \ctr_mips|nstate.stregbyte_st~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ir|sr_out\(31),
	datad => \ctr_mips|nstate.stregbyte_st~1_combout\,
	combout => \ctr_mips|nstate.stregbyte_st~2_combout\);

-- Location: LCFF_X62_Y17_N3
\ctr_mips|pstate.stregbyte_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ctr_mips|nstate.stregbyte_st~2_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctr_mips|pstate.stregbyte_st~regout\);

-- Location: LCCOMB_X70_Y17_N22
\ctr_mips|nstate.writemem_st~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctr_mips|nstate.writemem_st~0_combout\ = (\ctr_mips|Mux15~0_combout\ & (\ir|sr_out\(29) & (\ctr_mips|pstate.c_mem_add_st~regout\ & \ir|sr_out\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|Mux15~0_combout\,
	datab => \ir|sr_out\(29),
	datac => \ctr_mips|pstate.c_mem_add_st~regout\,
	datad => \ir|sr_out\(27),
	combout => \ctr_mips|nstate.writemem_st~0_combout\);

-- Location: LCCOMB_X62_Y17_N14
\ctr_mips|pstate.writemem_st~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctr_mips|pstate.writemem_st~feeder_combout\ = \ctr_mips|nstate.writemem_st~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctr_mips|nstate.writemem_st~0_combout\,
	combout => \ctr_mips|pstate.writemem_st~feeder_combout\);

-- Location: LCFF_X62_Y17_N15
\ctr_mips|pstate.writemem_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ctr_mips|pstate.writemem_st~feeder_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctr_mips|pstate.writemem_st~regout\);

-- Location: LCCOMB_X62_Y17_N22
\ctr_mips|WideOr2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctr_mips|WideOr2~1_combout\ = (\ctr_mips|pstate.readmem_st~regout\) # ((\ctr_mips|pstate.stregbyte_st~regout\) # ((\ctr_mips|pstate.writemem_st~regout\) # (\ctr_mips|pstate.streghalf_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.readmem_st~regout\,
	datab => \ctr_mips|pstate.stregbyte_st~regout\,
	datac => \ctr_mips|pstate.writemem_st~regout\,
	datad => \ctr_mips|pstate.streghalf_st~regout\,
	combout => \ctr_mips|WideOr2~1_combout\);

-- Location: LCCOMB_X68_Y18_N0
\ctr_mips|s_aluBin[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctr_mips|s_aluBin\(0) = (\ctr_mips|pstate.decode_st~regout\) # (!\ctr_mips|pstate.fetch_st~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.decode_st~regout\,
	datad => \ctr_mips|pstate.fetch_st~regout\,
	combout => \ctr_mips|s_aluBin\(0));

-- Location: LCCOMB_X68_Y18_N2
\mux_ulaB|m_out[0]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[0]~28_combout\ = (!\ctr_mips|s_aluBin\(0) & ((\ctr_mips|WideOr0~0_combout\ & (\rgB|sr_out\(0))) # (!\ctr_mips|WideOr0~0_combout\ & ((\ir|sr_out\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(0),
	datab => \ctr_mips|WideOr0~0_combout\,
	datac => \ctr_mips|s_aluBin\(0),
	datad => \ir|sr_out\(0),
	combout => \mux_ulaB|m_out[0]~28_combout\);

-- Location: LCCOMB_X70_Y22_N0
\alu|tmp[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[0]~0_combout\ = (\mux_ulaA|m_out[0]~1_combout\ & ((GND) # (!\mux_ulaB|m_out[0]~28_combout\))) # (!\mux_ulaA|m_out[0]~1_combout\ & (\mux_ulaB|m_out[0]~28_combout\ $ (GND)))
-- \alu|tmp[0]~1\ = CARRY((\mux_ulaA|m_out[0]~1_combout\) # (!\mux_ulaB|m_out[0]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[0]~1_combout\,
	datab => \mux_ulaB|m_out[0]~28_combout\,
	datad => VCC,
	combout => \alu|tmp[0]~0_combout\,
	cout => \alu|tmp[0]~1\);

-- Location: LCCOMB_X70_Y22_N2
\alu|tmp[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[1]~2_combout\ = (\mux_ulaB|m_out[1]~63_combout\ & ((\mux_ulaA|m_out[1]~7_combout\ & (!\alu|tmp[0]~1\)) # (!\mux_ulaA|m_out[1]~7_combout\ & ((\alu|tmp[0]~1\) # (GND))))) # (!\mux_ulaB|m_out[1]~63_combout\ & ((\mux_ulaA|m_out[1]~7_combout\ & 
-- (\alu|tmp[0]~1\ & VCC)) # (!\mux_ulaA|m_out[1]~7_combout\ & (!\alu|tmp[0]~1\))))
-- \alu|tmp[1]~3\ = CARRY((\mux_ulaB|m_out[1]~63_combout\ & ((!\alu|tmp[0]~1\) # (!\mux_ulaA|m_out[1]~7_combout\))) # (!\mux_ulaB|m_out[1]~63_combout\ & (!\mux_ulaA|m_out[1]~7_combout\ & !\alu|tmp[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[1]~63_combout\,
	datab => \mux_ulaA|m_out[1]~7_combout\,
	datad => VCC,
	cin => \alu|tmp[0]~1\,
	combout => \alu|tmp[1]~2_combout\,
	cout => \alu|tmp[1]~3\);

-- Location: LCCOMB_X69_Y16_N28
\actr|Equal5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \actr|Equal5~0_combout\ = (\ctr_mips|pstate.rtype_ex_st~regout\ & (!\ctr_mips|pstate.branch_ex_st~regout\ & (!\ctr_mips|pstate.andi_ex_st~regout\ & !\ctr_mips|pstate.ori_ex_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.rtype_ex_st~regout\,
	datab => \ctr_mips|pstate.branch_ex_st~regout\,
	datac => \ctr_mips|pstate.andi_ex_st~regout\,
	datad => \ctr_mips|pstate.ori_ex_st~regout\,
	combout => \actr|Equal5~0_combout\);

-- Location: PIN_T29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\clk~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_clk,
	combout => \clk~combout\);

-- Location: LCCOMB_X63_Y17_N28
\mux_store|m_out[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_store|m_out[3]~4_combout\ = (\rgB|sr_out\(3) & !\mux_store|m_out[3]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rgB|sr_out\(3),
	datad => \mux_store|m_out[3]~0_combout\,
	combout => \mux_store|m_out[3]~4_combout\);

-- Location: LCCOMB_X63_Y17_N10
\mux_store|m_out[4]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_store|m_out[4]~5_combout\ = (\rgB|sr_out\(4) & !\mux_store|m_out[3]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(4),
	datad => \mux_store|m_out[3]~0_combout\,
	combout => \mux_store|m_out[4]~5_combout\);

-- Location: LCCOMB_X62_Y17_N10
\mux_store|m_out[5]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_store|m_out[5]~6_combout\ = (\rgB|sr_out\(5) & !\mux_store|m_out[3]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rgB|sr_out\(5),
	datad => \mux_store|m_out[3]~0_combout\,
	combout => \mux_store|m_out[5]~6_combout\);

-- Location: LCFF_X72_Y20_N7
\regULA|sr_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \alu|Mux25~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regULA|sr_out\(6));

-- Location: LCCOMB_X63_Y18_N2
\breg_data_mux|m_out[6]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[6]~21_combout\ = (\ctr_mips|pstate.ldreg_st~regout\ & (\rdm|sr_out\(6))) # (!\ctr_mips|pstate.ldreg_st~regout\ & ((\regULA|sr_out\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rdm|sr_out\(6),
	datac => \ctr_mips|pstate.ldreg_st~regout\,
	datad => \regULA|sr_out\(6),
	combout => \breg_data_mux|m_out[6]~21_combout\);

-- Location: LCFF_X74_Y21_N27
\bcoreg|breg32_rtl_1_bypass[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \breg_data_mux|m_out[6]~21_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bcoreg|breg32_rtl_1_bypass\(23));

-- Location: LCCOMB_X65_Y19_N22
\bcoreg|regB[6]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regB[6]~26_combout\ = (!\bcoreg|Equal1~1_combout\ & ((\bcoreg|breg32~45\ & ((\bcoreg|breg32_rtl_1_bypass\(23)))) # (!\bcoreg|breg32~45\ & (\bcoreg|breg32_rtl_1|auto_generated|ram_block1a6\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a6\,
	datab => \bcoreg|breg32_rtl_1_bypass\(23),
	datac => \bcoreg|breg32~45\,
	datad => \bcoreg|Equal1~1_combout\,
	combout => \bcoreg|regB[6]~26_combout\);

-- Location: LCFF_X65_Y19_N23
\rgB|sr_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|regB[6]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgB|sr_out\(6));

-- Location: LCCOMB_X63_Y17_N12
\mux_store|m_out[6]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_store|m_out[6]~7_combout\ = (\rgB|sr_out\(6) & !\mux_store|m_out[3]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rgB|sr_out\(6),
	datad => \mux_store|m_out[3]~0_combout\,
	combout => \mux_store|m_out[6]~7_combout\);

-- Location: LCCOMB_X63_Y17_N22
\mux_store|m_out[7]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_store|m_out[7]~8_combout\ = (\rgB|sr_out\(7) & !\mux_store|m_out[3]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(7),
	datad => \mux_store|m_out[3]~0_combout\,
	combout => \mux_store|m_out[7]~8_combout\);

-- Location: LCCOMB_X65_Y15_N24
\mux_store|m_out[10]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_store|m_out[10]~10_combout\ = (\regULA|sr_out\(1) & \ctr_mips|pstate.streghalf_st~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regULA|sr_out\(1),
	datad => \ctr_mips|pstate.streghalf_st~regout\,
	combout => \mux_store|m_out[10]~10_combout\);

-- Location: LCCOMB_X66_Y15_N30
\mux_store|m_out[8]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_store|m_out[8]~9_combout\ = (\regULA|sr_out\(0) & (\rgB|sr_out\(0) & (!\regULA|sr_out\(1) & \ctr_mips|pstate.stregbyte_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regULA|sr_out\(0),
	datab => \rgB|sr_out\(0),
	datac => \regULA|sr_out\(1),
	datad => \ctr_mips|pstate.stregbyte_st~regout\,
	combout => \mux_store|m_out[8]~9_combout\);

-- Location: LCCOMB_X65_Y15_N22
\mux_store|m_out[8]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_store|m_out[8]~11_combout\ = (!\mux_store|m_out[10]~10_combout\ & ((\mux_store|m_out[8]~9_combout\) # ((\rgB|sr_out\(8) & !\ctr_mips|pstate.stregbyte_st~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(8),
	datab => \ctr_mips|pstate.stregbyte_st~regout\,
	datac => \mux_store|m_out[10]~10_combout\,
	datad => \mux_store|m_out[8]~9_combout\,
	combout => \mux_store|m_out[8]~11_combout\);

-- Location: LCCOMB_X66_Y15_N28
\mux_store|m_out[9]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_store|m_out[9]~12_combout\ = (\rgB|sr_out\(1) & (\regULA|sr_out\(0) & (!\regULA|sr_out\(1) & \ctr_mips|pstate.stregbyte_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(1),
	datab => \regULA|sr_out\(0),
	datac => \regULA|sr_out\(1),
	datad => \ctr_mips|pstate.stregbyte_st~regout\,
	combout => \mux_store|m_out[9]~12_combout\);

-- Location: LCCOMB_X65_Y15_N28
\mux_store|m_out[9]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_store|m_out[9]~13_combout\ = (!\mux_store|m_out[10]~10_combout\ & ((\mux_store|m_out[9]~12_combout\) # ((\rgB|sr_out\(9) & !\ctr_mips|pstate.stregbyte_st~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(9),
	datab => \ctr_mips|pstate.stregbyte_st~regout\,
	datac => \mux_store|m_out[10]~10_combout\,
	datad => \mux_store|m_out[9]~12_combout\,
	combout => \mux_store|m_out[9]~13_combout\);

-- Location: LCCOMB_X63_Y18_N18
\mem_sel|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem_sel|Mux1~0_combout\ = (\regULA|sr_out\(1) & (((!\ctr_mips|pstate.streghalf_st~regout\ & !\regULA|sr_out\(0))) # (!\ctr_mips|pstate.stregbyte_st~regout\))) # (!\regULA|sr_out\(1) & (!\ctr_mips|pstate.stregbyte_st~regout\ & 
-- (!\ctr_mips|pstate.streghalf_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regULA|sr_out\(1),
	datab => \ctr_mips|pstate.stregbyte_st~regout\,
	datac => \ctr_mips|pstate.streghalf_st~regout\,
	datad => \regULA|sr_out\(0),
	combout => \mem_sel|Mux1~0_combout\);

-- Location: LCCOMB_X65_Y18_N12
\mux_store|m_out[23]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_store|m_out[23]~26_combout\ = (\regULA|sr_out\(1) & ((\ctr_mips|pstate.streghalf_st~regout\) # ((\ctr_mips|pstate.stregbyte_st~regout\ & !\regULA|sr_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regULA|sr_out\(1),
	datab => \ctr_mips|pstate.streghalf_st~regout\,
	datac => \ctr_mips|pstate.stregbyte_st~regout\,
	datad => \regULA|sr_out\(0),
	combout => \mux_store|m_out[23]~26_combout\);

-- Location: LCCOMB_X65_Y18_N26
\mux_store|m_out[17]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_store|m_out[17]~28_combout\ = (\rgB|sr_out\(17) & ((\mux_store|Equal1~0_combout\) # ((\rgB|sr_out\(1) & \mux_store|m_out[23]~26_combout\)))) # (!\rgB|sr_out\(17) & (\rgB|sr_out\(1) & ((\mux_store|m_out[23]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(17),
	datab => \rgB|sr_out\(1),
	datac => \mux_store|Equal1~0_combout\,
	datad => \mux_store|m_out[23]~26_combout\,
	combout => \mux_store|m_out[17]~28_combout\);

-- Location: LCCOMB_X70_Y16_N30
\actr|alu_ctr~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \actr|alu_ctr~7_combout\ = (!\ir|sr_out\(5) & (!\ir|sr_out\(1) & !\ir|sr_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(5),
	datab => \ir|sr_out\(1),
	datad => \ir|sr_out\(2),
	combout => \actr|alu_ctr~7_combout\);

-- Location: LCCOMB_X69_Y16_N24
\actr|alu_ctr~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \actr|alu_ctr~8_combout\ = (\actr|alu_ctr~2_combout\ & (!\ir|sr_out\(0) & (\actr|alu_ctr~7_combout\ & \actr|Equal5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr~2_combout\,
	datab => \ir|sr_out\(0),
	datac => \actr|alu_ctr~7_combout\,
	datad => \actr|Equal5~0_combout\,
	combout => \actr|alu_ctr~8_combout\);

-- Location: LCCOMB_X65_Y18_N18
\mux_store|m_out[19]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_store|m_out[19]~30_combout\ = (\rgB|sr_out\(19) & ((\mux_store|Equal1~0_combout\) # ((\rgB|sr_out\(3) & \mux_store|m_out[23]~26_combout\)))) # (!\rgB|sr_out\(19) & (\rgB|sr_out\(3) & ((\mux_store|m_out[23]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(19),
	datab => \rgB|sr_out\(3),
	datac => \mux_store|Equal1~0_combout\,
	datad => \mux_store|m_out[23]~26_combout\,
	combout => \mux_store|m_out[19]~30_combout\);

-- Location: LCCOMB_X65_Y18_N10
\mux_store|m_out[21]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_store|m_out[21]~32_combout\ = (\rgB|sr_out\(21) & ((\mux_store|Equal1~0_combout\) # ((\rgB|sr_out\(5) & \mux_store|m_out[23]~26_combout\)))) # (!\rgB|sr_out\(21) & (\rgB|sr_out\(5) & ((\mux_store|m_out[23]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(21),
	datab => \rgB|sr_out\(5),
	datac => \mux_store|Equal1~0_combout\,
	datad => \mux_store|m_out[23]~26_combout\,
	combout => \mux_store|m_out[21]~32_combout\);

-- Location: LCCOMB_X65_Y18_N28
\mux_store|m_out[22]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_store|m_out[22]~33_combout\ = (\rgB|sr_out\(22) & ((\mux_store|Equal1~0_combout\) # ((\rgB|sr_out\(6) & \mux_store|m_out[23]~26_combout\)))) # (!\rgB|sr_out\(22) & (\rgB|sr_out\(6) & ((\mux_store|m_out[23]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(22),
	datab => \rgB|sr_out\(6),
	datac => \mux_store|Equal1~0_combout\,
	datad => \mux_store|m_out[23]~26_combout\,
	combout => \mux_store|m_out[22]~33_combout\);

-- Location: LCCOMB_X63_Y16_N20
\mux_store|m_out[31]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_store|m_out[31]~35_combout\ = (\ctr_mips|pstate.stregbyte_st~regout\ & (\regULA|sr_out\(1) & \regULA|sr_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.stregbyte_st~regout\,
	datac => \regULA|sr_out\(1),
	datad => \regULA|sr_out\(0),
	combout => \mux_store|m_out[31]~35_combout\);

-- Location: LCCOMB_X65_Y17_N6
\mux_byte|m_out[7]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_byte|m_out[7]~0_combout\ = (\regULA|sr_out\(1) & ((\memory|altsyncram_component|auto_generated|q_a\(31)))) # (!\regULA|sr_out\(1) & (\memory|altsyncram_component|auto_generated|q_a\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regULA|sr_out\(1),
	datac => \memory|altsyncram_component|auto_generated|q_a\(15),
	datad => \memory|altsyncram_component|auto_generated|q_a\(31),
	combout => \mux_byte|m_out[7]~0_combout\);

-- Location: LCCOMB_X65_Y17_N28
\sgnext16|output[16]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \sgnext16|output[16]~0_combout\ = (\mux_byte|m_out[7]~0_combout\ & (((!\ctr_mips|nstate.ldregbyte_st~0_combout\) # (!\ir|sr_out\(31))) # (!\ctr_mips|Selector0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|Selector0~0_combout\,
	datab => \ir|sr_out\(31),
	datac => \ctr_mips|nstate.ldregbyte_st~0_combout\,
	datad => \mux_byte|m_out[7]~0_combout\,
	combout => \sgnext16|output[16]~0_combout\);

-- Location: LCCOMB_X66_Y17_N24
\rdm|sr_out[24]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \rdm|sr_out[24]~24_combout\ = (\ctr_mips|pstate.ldreghalf_st~regout\ & ((\sgnext16|output[16]~0_combout\))) # (!\ctr_mips|pstate.ldreghalf_st~regout\ & (\memory|altsyncram_component|auto_generated|q_a\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|altsyncram_component|auto_generated|q_a\(24),
	datab => \ctr_mips|pstate.ldreghalf_st~regout\,
	datad => \sgnext16|output[16]~0_combout\,
	combout => \rdm|sr_out[24]~24_combout\);

-- Location: LCCOMB_X65_Y17_N14
\mux_byte|m_out[7]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_byte|m_out[7]~1_combout\ = (!\regULA|sr_out\(0) & ((\regULA|sr_out\(1) & ((\memory|altsyncram_component|auto_generated|q_a\(23)))) # (!\regULA|sr_out\(1) & (\memory|altsyncram_component|auto_generated|q_a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regULA|sr_out\(0),
	datab => \regULA|sr_out\(1),
	datac => \memory|altsyncram_component|auto_generated|q_a\(7),
	datad => \memory|altsyncram_component|auto_generated|q_a\(23),
	combout => \mux_byte|m_out[7]~1_combout\);

-- Location: LCCOMB_X65_Y17_N0
\mux_byte|m_out[7]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_byte|m_out[7]~2_combout\ = (\mux_byte|m_out[7]~1_combout\) # ((\regULA|sr_out\(0) & \mux_byte|m_out[7]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regULA|sr_out\(0),
	datac => \mux_byte|m_out[7]~1_combout\,
	datad => \mux_byte|m_out[7]~0_combout\,
	combout => \mux_byte|m_out[7]~2_combout\);

-- Location: LCCOMB_X65_Y17_N30
\sgnext8|output[8]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \sgnext8|output[8]~0_combout\ = (\mux_byte|m_out[7]~2_combout\ & (((!\ctr_mips|nstate.ldregbyte_st~0_combout\) # (!\ir|sr_out\(31))) # (!\ctr_mips|Selector0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|Selector0~0_combout\,
	datab => \ir|sr_out\(31),
	datac => \ctr_mips|nstate.ldregbyte_st~0_combout\,
	datad => \mux_byte|m_out[7]~2_combout\,
	combout => \sgnext8|output[8]~0_combout\);

-- Location: LCFF_X66_Y17_N25
\rdm|sr_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \rdm|sr_out[24]~24_combout\,
	sdata => \sgnext8|output[8]~0_combout\,
	sload => \ctr_mips|pstate.ldregbyte_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rdm|sr_out\(24));

-- Location: LCCOMB_X66_Y20_N18
\breg_data_mux|m_out[24]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[24]~11_combout\ = (\ctr_mips|pstate.ldreg_st~regout\ & ((\rdm|sr_out\(24)))) # (!\ctr_mips|pstate.ldreg_st~regout\ & (\regULA|sr_out\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regULA|sr_out\(24),
	datab => \rdm|sr_out\(24),
	datad => \ctr_mips|pstate.ldreg_st~regout\,
	combout => \breg_data_mux|m_out[24]~11_combout\);

-- Location: LCCOMB_X66_Y20_N16
\bcoreg|breg32_rtl_1_bypass[59]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_1_bypass[59]~feeder_combout\ = \breg_data_mux|m_out[24]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \breg_data_mux|m_out[24]~11_combout\,
	combout => \bcoreg|breg32_rtl_1_bypass[59]~feeder_combout\);

-- Location: LCFF_X66_Y20_N17
\bcoreg|breg32_rtl_1_bypass[59]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|breg32_rtl_1_bypass[59]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bcoreg|breg32_rtl_1_bypass\(59));

-- Location: LCCOMB_X66_Y19_N2
\bcoreg|regB[24]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regB[24]~8_combout\ = (!\bcoreg|Equal1~1_combout\ & ((\bcoreg|breg32~45\ & ((\bcoreg|breg32_rtl_1_bypass\(59)))) # (!\bcoreg|breg32~45\ & (\bcoreg|breg32_rtl_1|auto_generated|ram_block1a24\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a24\,
	datab => \bcoreg|Equal1~1_combout\,
	datac => \bcoreg|breg32_rtl_1_bypass\(59),
	datad => \bcoreg|breg32~45\,
	combout => \bcoreg|regB[24]~8_combout\);

-- Location: LCFF_X66_Y19_N3
\rgB|sr_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|regB[24]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgB|sr_out\(24));

-- Location: LCCOMB_X63_Y16_N18
\mux_store|m_out[24]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_store|m_out[24]~36_combout\ = (\ctr_mips|pstate.streghalf_st~regout\ & (\rgB|sr_out\(8) & ((\regULA|sr_out\(1))))) # (!\ctr_mips|pstate.streghalf_st~regout\ & (((\rgB|sr_out\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(8),
	datab => \ctr_mips|pstate.streghalf_st~regout\,
	datac => \rgB|sr_out\(24),
	datad => \regULA|sr_out\(1),
	combout => \mux_store|m_out[24]~36_combout\);

-- Location: LCCOMB_X63_Y16_N24
\mux_store|m_out[24]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_store|m_out[24]~37_combout\ = (\ctr_mips|pstate.stregbyte_st~regout\ & (\rgB|sr_out\(0) & (\mux_store|m_out[31]~35_combout\))) # (!\ctr_mips|pstate.stregbyte_st~regout\ & ((\mux_store|m_out[24]~36_combout\) # ((\rgB|sr_out\(0) & 
-- \mux_store|m_out[31]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.stregbyte_st~regout\,
	datab => \rgB|sr_out\(0),
	datac => \mux_store|m_out[31]~35_combout\,
	datad => \mux_store|m_out[24]~36_combout\,
	combout => \mux_store|m_out[24]~37_combout\);

-- Location: LCCOMB_X74_Y16_N16
\mux_reg_add|m_out[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_reg_add|m_out[4]~4_combout\ = (\ctr_mips|pstate.writereg_st~regout\ & ((\ir|sr_out\(15)))) # (!\ctr_mips|pstate.writereg_st~regout\ & (\ir|sr_out\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctr_mips|pstate.writereg_st~regout\,
	datac => \ir|sr_out\(20),
	datad => \ir|sr_out\(15),
	combout => \mux_reg_add|m_out[4]~4_combout\);

-- Location: LCCOMB_X65_Y15_N2
\mux_store|m_out[14]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_store|m_out[14]~22_combout\ = (\rgB|sr_out\(6) & (\regULA|sr_out\(0) & (!\regULA|sr_out\(1) & \ctr_mips|pstate.stregbyte_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(6),
	datab => \regULA|sr_out\(0),
	datac => \regULA|sr_out\(1),
	datad => \ctr_mips|pstate.stregbyte_st~regout\,
	combout => \mux_store|m_out[14]~22_combout\);

-- Location: LCCOMB_X65_Y15_N4
\mux_store|m_out[14]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_store|m_out[14]~23_combout\ = (!\mux_store|m_out[10]~10_combout\ & ((\mux_store|m_out[14]~22_combout\) # ((\rgB|sr_out\(14) & !\ctr_mips|pstate.stregbyte_st~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(14),
	datab => \ctr_mips|pstate.stregbyte_st~regout\,
	datac => \mux_store|m_out[10]~10_combout\,
	datad => \mux_store|m_out[14]~22_combout\,
	combout => \mux_store|m_out[14]~23_combout\);

-- Location: LCCOMB_X65_Y15_N10
\mux_store|m_out[15]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_store|m_out[15]~24_combout\ = (\regULA|sr_out\(0) & (\rgB|sr_out\(7) & (!\regULA|sr_out\(1) & \ctr_mips|pstate.stregbyte_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regULA|sr_out\(0),
	datab => \rgB|sr_out\(7),
	datac => \regULA|sr_out\(1),
	datad => \ctr_mips|pstate.stregbyte_st~regout\,
	combout => \mux_store|m_out[15]~24_combout\);

-- Location: LCCOMB_X65_Y15_N12
\mux_store|m_out[15]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_store|m_out[15]~25_combout\ = (!\mux_store|m_out[10]~10_combout\ & ((\mux_store|m_out[15]~24_combout\) # ((\rgB|sr_out\(15) & !\ctr_mips|pstate.stregbyte_st~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(15),
	datab => \ctr_mips|pstate.stregbyte_st~regout\,
	datac => \mux_store|m_out[10]~10_combout\,
	datad => \mux_store|m_out[15]~24_combout\,
	combout => \mux_store|m_out[15]~25_combout\);

-- Location: LCCOMB_X63_Y17_N4
\mem_sel|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem_sel|Mux2~0_combout\ = (\ctr_mips|pstate.streghalf_st~regout\ & (!\ctr_mips|pstate.stregbyte_st~regout\ & (!\regULA|sr_out\(1)))) # (!\ctr_mips|pstate.streghalf_st~regout\ & (((!\regULA|sr_out\(1) & \regULA|sr_out\(0))) # 
-- (!\ctr_mips|pstate.stregbyte_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.streghalf_st~regout\,
	datab => \ctr_mips|pstate.stregbyte_st~regout\,
	datac => \regULA|sr_out\(1),
	datad => \regULA|sr_out\(0),
	combout => \mem_sel|Mux2~0_combout\);

-- Location: M4K_X64_Y17
\memory|altsyncram_component|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem:memory|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 8,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 16,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 8,
	port_b_data_width => 16,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \ctr_mips|WideOr2~0_combout\,
	clk0 => \clk_rom~clkctrl_outclk\,
	portadatain => \memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \memory|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portabyteenamasks => \memory|altsyncram_component|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X63_Y18_N8
\rdm|sr_out[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \rdm|sr_out[2]~2_combout\ = (\regULA|sr_out\(1) & ((\memory|altsyncram_component|auto_generated|q_a\(26)))) # (!\regULA|sr_out\(1) & (\memory|altsyncram_component|auto_generated|q_a\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regULA|sr_out\(1),
	datab => \memory|altsyncram_component|auto_generated|q_a\(10),
	datad => \memory|altsyncram_component|auto_generated|q_a\(26),
	combout => \rdm|sr_out[2]~2_combout\);

-- Location: LCCOMB_X62_Y17_N8
\rdm|sr_out[0]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \rdm|sr_out[0]~32_combout\ = (\regULA|sr_out\(1) & ((\ctr_mips|pstate.ldreghalf_st~regout\) # ((\ctr_mips|pstate.ldregbyte_st~regout\ & !\regULA|sr_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.ldregbyte_st~regout\,
	datab => \ctr_mips|pstate.ldreghalf_st~regout\,
	datac => \regULA|sr_out\(1),
	datad => \regULA|sr_out\(0),
	combout => \rdm|sr_out[0]~32_combout\);

-- Location: LCCOMB_X63_Y18_N20
\mux_mdr|m_out[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_mdr|m_out[2]~2_combout\ = (\rdm|sr_out[0]~32_combout\ & ((\memory|altsyncram_component|auto_generated|q_a\(18)))) # (!\rdm|sr_out[0]~32_combout\ & (\memory|altsyncram_component|auto_generated|q_a\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rdm|sr_out[0]~32_combout\,
	datac => \memory|altsyncram_component|auto_generated|q_a\(2),
	datad => \memory|altsyncram_component|auto_generated|q_a\(18),
	combout => \mux_mdr|m_out[2]~2_combout\);

-- Location: LCCOMB_X62_Y17_N2
\rdm|sr_out[0]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \rdm|sr_out[0]~33_combout\ = (!\regULA|sr_out\(0)) # (!\ctr_mips|pstate.ldregbyte_st~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.ldregbyte_st~regout\,
	datad => \regULA|sr_out\(0),
	combout => \rdm|sr_out[0]~33_combout\);

-- Location: LCFF_X63_Y18_N9
\rdm|sr_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \rdm|sr_out[2]~2_combout\,
	sdata => \mux_mdr|m_out[2]~2_combout\,
	sload => \rdm|sr_out[0]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rdm|sr_out\(2));

-- Location: LCCOMB_X63_Y18_N22
\breg_data_mux|m_out[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[2]~2_combout\ = (\ctr_mips|pstate.ldreg_st~regout\ & ((\rdm|sr_out\(2)))) # (!\ctr_mips|pstate.ldreg_st~regout\ & (\regULA|sr_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regULA|sr_out\(2),
	datab => \rdm|sr_out\(2),
	datac => \ctr_mips|pstate.ldreg_st~regout\,
	combout => \breg_data_mux|m_out[2]~2_combout\);

-- Location: LCFF_X72_Y20_N11
\bcoreg|breg32_rtl_1_bypass[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \breg_data_mux|m_out[2]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bcoreg|breg32_rtl_1_bypass\(15));

-- Location: LCCOMB_X66_Y16_N16
\bcoreg|regB[2]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regB[2]~30_combout\ = (!\bcoreg|Equal1~1_combout\ & ((\bcoreg|breg32~45\ & ((\bcoreg|breg32_rtl_1_bypass\(15)))) # (!\bcoreg|breg32~45\ & (\bcoreg|breg32_rtl_1|auto_generated|ram_block1a2\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a2\,
	datab => \bcoreg|breg32~45\,
	datac => \bcoreg|Equal1~1_combout\,
	datad => \bcoreg|breg32_rtl_1_bypass\(15),
	combout => \bcoreg|regB[2]~30_combout\);

-- Location: LCFF_X66_Y16_N17
\rgB|sr_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|regB[2]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgB|sr_out\(2));

-- Location: LCCOMB_X66_Y17_N28
\rdm|sr_out[26]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \rdm|sr_out[26]~26_combout\ = (\ctr_mips|pstate.ldreghalf_st~regout\ & ((\sgnext16|output[16]~0_combout\))) # (!\ctr_mips|pstate.ldreghalf_st~regout\ & (\memory|altsyncram_component|auto_generated|q_a\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|altsyncram_component|auto_generated|q_a\(26),
	datab => \ctr_mips|pstate.ldreghalf_st~regout\,
	datad => \sgnext16|output[16]~0_combout\,
	combout => \rdm|sr_out[26]~26_combout\);

-- Location: LCFF_X66_Y17_N29
\rdm|sr_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \rdm|sr_out[26]~26_combout\,
	sdata => \sgnext8|output[8]~0_combout\,
	sload => \ctr_mips|pstate.ldregbyte_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rdm|sr_out\(26));

-- Location: LCCOMB_X67_Y17_N30
\breg_data_mux|m_out[26]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[26]~9_combout\ = (\ctr_mips|pstate.ldreg_st~regout\ & ((\rdm|sr_out\(26)))) # (!\ctr_mips|pstate.ldreg_st~regout\ & (\regULA|sr_out\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regULA|sr_out\(26),
	datab => \ctr_mips|pstate.ldreg_st~regout\,
	datac => \rdm|sr_out\(26),
	combout => \breg_data_mux|m_out[26]~9_combout\);

-- Location: LCFF_X75_Y20_N19
\bcoreg|breg32_rtl_1_bypass[63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \breg_data_mux|m_out[26]~9_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bcoreg|breg32_rtl_1_bypass\(63));

-- Location: LCCOMB_X63_Y20_N18
\~QUARTUS_CREATED_GND~I\ : cycloneii_lcell_comb
-- Equation(s):
-- \~QUARTUS_CREATED_GND~I_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~QUARTUS_CREATED_GND~I_combout\);

-- Location: LCCOMB_X63_Y17_N0
\rdm|sr_out[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \rdm|sr_out[1]~1_combout\ = (\regULA|sr_out\(1) & (\memory|altsyncram_component|auto_generated|q_a\(25))) # (!\regULA|sr_out\(1) & ((\memory|altsyncram_component|auto_generated|q_a\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|altsyncram_component|auto_generated|q_a\(25),
	datab => \regULA|sr_out\(1),
	datad => \memory|altsyncram_component|auto_generated|q_a\(9),
	combout => \rdm|sr_out[1]~1_combout\);

-- Location: LCCOMB_X62_Y17_N30
\mux_mdr|m_out[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_mdr|m_out[1]~3_combout\ = (\rdm|sr_out[0]~32_combout\ & (\memory|altsyncram_component|auto_generated|q_a\(17))) # (!\rdm|sr_out[0]~32_combout\ & ((\memory|altsyncram_component|auto_generated|q_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rdm|sr_out[0]~32_combout\,
	datac => \memory|altsyncram_component|auto_generated|q_a\(17),
	datad => \memory|altsyncram_component|auto_generated|q_a\(1),
	combout => \mux_mdr|m_out[1]~3_combout\);

-- Location: LCFF_X63_Y17_N1
\rdm|sr_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \rdm|sr_out[1]~1_combout\,
	sdata => \mux_mdr|m_out[1]~3_combout\,
	sload => \rdm|sr_out[0]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rdm|sr_out\(1));

-- Location: LCCOMB_X63_Y17_N26
\breg_data_mux|m_out[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[1]~3_combout\ = (\ctr_mips|pstate.ldreg_st~regout\ & (\rdm|sr_out\(1))) # (!\ctr_mips|pstate.ldreg_st~regout\ & ((\regULA|sr_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rdm|sr_out\(1),
	datac => \regULA|sr_out\(1),
	datad => \ctr_mips|pstate.ldreg_st~regout\,
	combout => \breg_data_mux|m_out[1]~3_combout\);

-- Location: LCCOMB_X66_Y19_N8
\rdm|sr_out[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \rdm|sr_out[3]~3_combout\ = (\regULA|sr_out\(1) & ((\memory|altsyncram_component|auto_generated|q_a\(27)))) # (!\regULA|sr_out\(1) & (\memory|altsyncram_component|auto_generated|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|altsyncram_component|auto_generated|q_a\(11),
	datab => \regULA|sr_out\(1),
	datad => \memory|altsyncram_component|auto_generated|q_a\(27),
	combout => \rdm|sr_out[3]~3_combout\);

-- Location: LCCOMB_X65_Y19_N30
\mux_mdr|m_out[3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_mdr|m_out[3]~1_combout\ = (\rdm|sr_out[0]~32_combout\ & ((\memory|altsyncram_component|auto_generated|q_a\(19)))) # (!\rdm|sr_out[0]~32_combout\ & (\memory|altsyncram_component|auto_generated|q_a\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rdm|sr_out[0]~32_combout\,
	datac => \memory|altsyncram_component|auto_generated|q_a\(3),
	datad => \memory|altsyncram_component|auto_generated|q_a\(19),
	combout => \mux_mdr|m_out[3]~1_combout\);

-- Location: LCFF_X66_Y19_N9
\rdm|sr_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \rdm|sr_out[3]~3_combout\,
	sdata => \mux_mdr|m_out[3]~1_combout\,
	sload => \rdm|sr_out[0]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rdm|sr_out\(3));

-- Location: LCCOMB_X65_Y19_N0
\breg_data_mux|m_out[3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[3]~1_combout\ = (\ctr_mips|pstate.ldreg_st~regout\ & (\rdm|sr_out\(3))) # (!\ctr_mips|pstate.ldreg_st~regout\ & ((\regULA|sr_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctr_mips|pstate.ldreg_st~regout\,
	datac => \rdm|sr_out\(3),
	datad => \regULA|sr_out\(3),
	combout => \breg_data_mux|m_out[3]~1_combout\);

-- Location: LCCOMB_X63_Y18_N26
\rdm|sr_out[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \rdm|sr_out[4]~4_combout\ = (\regULA|sr_out\(1) & (\memory|altsyncram_component|auto_generated|q_a\(28))) # (!\regULA|sr_out\(1) & ((\memory|altsyncram_component|auto_generated|q_a\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regULA|sr_out\(1),
	datab => \memory|altsyncram_component|auto_generated|q_a\(28),
	datad => \memory|altsyncram_component|auto_generated|q_a\(12),
	combout => \rdm|sr_out[4]~4_combout\);

-- Location: LCCOMB_X63_Y18_N14
\mux_mdr|m_out[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_mdr|m_out[4]~4_combout\ = (\rdm|sr_out[0]~32_combout\ & (\memory|altsyncram_component|auto_generated|q_a\(20))) # (!\rdm|sr_out[0]~32_combout\ & ((\memory|altsyncram_component|auto_generated|q_a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rdm|sr_out[0]~32_combout\,
	datac => \memory|altsyncram_component|auto_generated|q_a\(20),
	datad => \memory|altsyncram_component|auto_generated|q_a\(4),
	combout => \mux_mdr|m_out[4]~4_combout\);

-- Location: LCFF_X63_Y18_N27
\rdm|sr_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \rdm|sr_out[4]~4_combout\,
	sdata => \mux_mdr|m_out[4]~4_combout\,
	sload => \rdm|sr_out[0]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rdm|sr_out\(4));

-- Location: LCCOMB_X63_Y18_N0
\breg_data_mux|m_out[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[4]~4_combout\ = (\ctr_mips|pstate.ldreg_st~regout\ & (\rdm|sr_out\(4))) # (!\ctr_mips|pstate.ldreg_st~regout\ & ((\regULA|sr_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rdm|sr_out\(4),
	datac => \ctr_mips|pstate.ldreg_st~regout\,
	datad => \regULA|sr_out\(4),
	combout => \breg_data_mux|m_out[4]~4_combout\);

-- Location: LCCOMB_X63_Y18_N24
\rdm|sr_out[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \rdm|sr_out[5]~5_combout\ = (\regULA|sr_out\(1) & (\memory|altsyncram_component|auto_generated|q_a\(29))) # (!\regULA|sr_out\(1) & ((\memory|altsyncram_component|auto_generated|q_a\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regULA|sr_out\(1),
	datab => \memory|altsyncram_component|auto_generated|q_a\(29),
	datad => \memory|altsyncram_component|auto_generated|q_a\(13),
	combout => \rdm|sr_out[5]~5_combout\);

-- Location: LCCOMB_X65_Y18_N30
\breg_data_mux|m_out[8]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[8]~29_combout\ = (\ctr_mips|pstate.ldreg_st~regout\ & (\rdm|sr_out\(8))) # (!\ctr_mips|pstate.ldreg_st~regout\ & ((\regULA|sr_out\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rdm|sr_out\(8),
	datab => \regULA|sr_out\(8),
	datad => \ctr_mips|pstate.ldreg_st~regout\,
	combout => \breg_data_mux|m_out[8]~29_combout\);

-- Location: LCCOMB_X66_Y17_N16
\rdm|sr_out[28]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \rdm|sr_out[28]~28_combout\ = (\ctr_mips|pstate.ldreghalf_st~regout\ & ((\sgnext16|output[16]~0_combout\))) # (!\ctr_mips|pstate.ldreghalf_st~regout\ & (\memory|altsyncram_component|auto_generated|q_a\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.ldreghalf_st~regout\,
	datab => \memory|altsyncram_component|auto_generated|q_a\(28),
	datad => \sgnext16|output[16]~0_combout\,
	combout => \rdm|sr_out[28]~28_combout\);

-- Location: LCFF_X66_Y17_N17
\rdm|sr_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \rdm|sr_out[28]~28_combout\,
	sdata => \sgnext8|output[8]~0_combout\,
	sload => \ctr_mips|pstate.ldregbyte_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rdm|sr_out\(28));

-- Location: LCCOMB_X72_Y21_N24
\alu|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux3~0_combout\ = (\actr|alu_ctr[0]~20_combout\) # (\actr|alu_ctr[2]~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \actr|alu_ctr[0]~20_combout\,
	datad => \actr|alu_ctr[2]~21_combout\,
	combout => \alu|Mux3~0_combout\);

-- Location: LCCOMB_X71_Y23_N20
\alu|ShiftLeft0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~28_combout\ = (!\mux_ulaA|m_out[1]~7_combout\ & (!\mux_ulaA|m_out[0]~1_combout\ & \mux_ulaB|m_out[0]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA|m_out[1]~7_combout\,
	datac => \mux_ulaA|m_out[0]~1_combout\,
	datad => \mux_ulaB|m_out[0]~28_combout\,
	combout => \alu|ShiftLeft0~28_combout\);

-- Location: LCCOMB_X68_Y16_N4
\alu|ShiftLeft0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~29_combout\ = (\mux_ulaA|m_out[0]~1_combout\ & ((\mux_ulaA|m_out[1]~7_combout\ & (\mux_ulaB|m_out[1]~63_combout\)) # (!\mux_ulaA|m_out[1]~7_combout\ & ((\mux_ulaB|m_out[3]~60_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[1]~63_combout\,
	datab => \mux_ulaB|m_out[3]~60_combout\,
	datac => \mux_ulaA|m_out[1]~7_combout\,
	datad => \mux_ulaA|m_out[0]~1_combout\,
	combout => \alu|ShiftLeft0~29_combout\);

-- Location: LCCOMB_X69_Y14_N28
\mux_ulaB|m_out[2]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[2]~61_combout\ = (\ctr_mips|s_aluBin\(0) & (((\ir|sr_out\(0))))) # (!\ctr_mips|s_aluBin\(0) & (\ir|sr_out\(2) & ((!\ctr_mips|WideOr0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(2),
	datab => \ir|sr_out\(0),
	datac => \ctr_mips|WideOr0~0_combout\,
	datad => \ctr_mips|s_aluBin\(0),
	combout => \mux_ulaB|m_out[2]~61_combout\);

-- Location: LCCOMB_X69_Y14_N10
\mux_ulaB|m_out[2]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[2]~62_combout\ = (\mux_ulaB|m_out[2]~61_combout\) # ((\ctr_mips|WideOr0~0_combout\ & ((\ctr_mips|s_aluBin\(0)) # (\rgB|sr_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|s_aluBin\(0),
	datab => \rgB|sr_out\(2),
	datac => \ctr_mips|WideOr0~0_combout\,
	datad => \mux_ulaB|m_out[2]~61_combout\,
	combout => \mux_ulaB|m_out[2]~62_combout\);

-- Location: LCCOMB_X68_Y18_N26
\mux_ulaB|m_out[4]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[4]~57_combout\ = (\ctr_mips|pstate.decode_st~regout\ & (((\ir|sr_out\(2))))) # (!\ctr_mips|pstate.decode_st~regout\ & ((\ctr_mips|pstate.fetch_st~regout\ & ((\ir|sr_out\(4)))) # (!\ctr_mips|pstate.fetch_st~regout\ & (\ir|sr_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.decode_st~regout\,
	datab => \ctr_mips|pstate.fetch_st~regout\,
	datac => \ir|sr_out\(2),
	datad => \ir|sr_out\(4),
	combout => \mux_ulaB|m_out[4]~57_combout\);

-- Location: LCCOMB_X68_Y18_N12
\mux_ulaB|m_out[4]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[4]~58_combout\ = (\ctr_mips|WideOr0~0_combout\ & (!\ctr_mips|s_aluBin\(0) & ((\rgB|sr_out\(4))))) # (!\ctr_mips|WideOr0~0_combout\ & (((\mux_ulaB|m_out[4]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|s_aluBin\(0),
	datab => \mux_ulaB|m_out[4]~57_combout\,
	datac => \rgB|sr_out\(4),
	datad => \ctr_mips|WideOr0~0_combout\,
	combout => \mux_ulaB|m_out[4]~58_combout\);

-- Location: LCCOMB_X68_Y16_N26
\alu|ShiftLeft0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~30_combout\ = (\mux_ulaA|m_out[1]~7_combout\ & (\mux_ulaB|m_out[2]~62_combout\)) # (!\mux_ulaA|m_out[1]~7_combout\ & ((\mux_ulaB|m_out[4]~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[1]~7_combout\,
	datab => \mux_ulaB|m_out[2]~62_combout\,
	datad => \mux_ulaB|m_out[4]~58_combout\,
	combout => \alu|ShiftLeft0~30_combout\);

-- Location: LCCOMB_X68_Y16_N28
\alu|ShiftLeft0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~31_combout\ = (\alu|ShiftLeft0~29_combout\) # ((!\mux_ulaA|m_out[0]~1_combout\ & \alu|ShiftLeft0~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA|m_out[0]~1_combout\,
	datac => \alu|ShiftLeft0~29_combout\,
	datad => \alu|ShiftLeft0~30_combout\,
	combout => \alu|ShiftLeft0~31_combout\);

-- Location: LCCOMB_X71_Y23_N16
\alu|ShiftLeft0~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~60_combout\ = (\mux_ulaA|m_out[2]~5_combout\ & (\alu|ShiftLeft0~28_combout\)) # (!\mux_ulaA|m_out[2]~5_combout\ & ((\alu|ShiftLeft0~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA|m_out[2]~5_combout\,
	datac => \alu|ShiftLeft0~28_combout\,
	datad => \alu|ShiftLeft0~31_combout\,
	combout => \alu|ShiftLeft0~60_combout\);

-- Location: LCCOMB_X67_Y16_N12
\ir|sr_out[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ir|sr_out[6]~feeder_combout\ = \memory|altsyncram_component|auto_generated|q_a\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memory|altsyncram_component|auto_generated|q_a\(6),
	combout => \ir|sr_out[6]~feeder_combout\);

-- Location: LCFF_X67_Y16_N13
\ir|sr_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ir|sr_out[6]~feeder_combout\,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ir|sr_out\(6));

-- Location: LCCOMB_X69_Y19_N16
\mux_ulaB|m_out[6]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[6]~53_combout\ = (\ctr_mips|pstate.decode_st~regout\ & (\ir|sr_out\(4))) # (!\ctr_mips|pstate.decode_st~regout\ & ((\ctr_mips|pstate.fetch_st~regout\ & ((\ir|sr_out\(6)))) # (!\ctr_mips|pstate.fetch_st~regout\ & (\ir|sr_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.decode_st~regout\,
	datab => \ir|sr_out\(4),
	datac => \ir|sr_out\(6),
	datad => \ctr_mips|pstate.fetch_st~regout\,
	combout => \mux_ulaB|m_out[6]~53_combout\);

-- Location: LCCOMB_X69_Y19_N10
\mux_ulaB|m_out[6]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[6]~54_combout\ = (\ctr_mips|WideOr0~0_combout\ & (!\ctr_mips|s_aluBin\(0) & (\rgB|sr_out\(6)))) # (!\ctr_mips|WideOr0~0_combout\ & (((\mux_ulaB|m_out[6]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|s_aluBin\(0),
	datab => \rgB|sr_out\(6),
	datac => \mux_ulaB|m_out[6]~53_combout\,
	datad => \ctr_mips|WideOr0~0_combout\,
	combout => \mux_ulaB|m_out[6]~54_combout\);

-- Location: LCCOMB_X68_Y16_N14
\alu|ShiftLeft0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~44_combout\ = (\mux_ulaA|m_out[1]~7_combout\ & ((\mux_ulaB|m_out[6]~54_combout\))) # (!\mux_ulaA|m_out[1]~7_combout\ & (\mux_ulaB|m_out[8]~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[8]~50_combout\,
	datac => \mux_ulaA|m_out[1]~7_combout\,
	datad => \mux_ulaB|m_out[6]~54_combout\,
	combout => \alu|ShiftLeft0~44_combout\);

-- Location: LCCOMB_X70_Y16_N6
\mux_ulaB|m_out[7]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[7]~51_combout\ = (\ctr_mips|pstate.fetch_st~regout\ & ((\ctr_mips|pstate.decode_st~regout\ & (\ir|sr_out\(5))) # (!\ctr_mips|pstate.decode_st~regout\ & ((\ir|sr_out\(7)))))) # (!\ctr_mips|pstate.fetch_st~regout\ & (\ir|sr_out\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(5),
	datab => \ctr_mips|pstate.fetch_st~regout\,
	datac => \ir|sr_out\(7),
	datad => \ctr_mips|pstate.decode_st~regout\,
	combout => \mux_ulaB|m_out[7]~51_combout\);

-- Location: LCCOMB_X66_Y16_N6
\mux_ulaB|m_out[7]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[7]~52_combout\ = (\ctr_mips|WideOr0~0_combout\ & (\rgB|sr_out\(7) & (!\ctr_mips|s_aluBin\(0)))) # (!\ctr_mips|WideOr0~0_combout\ & (((\mux_ulaB|m_out[7]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(7),
	datab => \ctr_mips|s_aluBin\(0),
	datac => \ctr_mips|WideOr0~0_combout\,
	datad => \mux_ulaB|m_out[7]~51_combout\,
	combout => \mux_ulaB|m_out[7]~52_combout\);

-- Location: LCCOMB_X68_Y16_N6
\alu|ShiftLeft0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~41_combout\ = (\mux_ulaA|m_out[1]~7_combout\ & (\mux_ulaB|m_out[5]~56_combout\)) # (!\mux_ulaA|m_out[1]~7_combout\ & ((\mux_ulaB|m_out[7]~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaB|m_out[5]~56_combout\,
	datac => \mux_ulaA|m_out[1]~7_combout\,
	datad => \mux_ulaB|m_out[7]~52_combout\,
	combout => \alu|ShiftLeft0~41_combout\);

-- Location: LCCOMB_X68_Y16_N8
\alu|ShiftLeft0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~45_combout\ = (\mux_ulaA|m_out[0]~1_combout\ & ((\alu|ShiftLeft0~41_combout\))) # (!\mux_ulaA|m_out[0]~1_combout\ & (\alu|ShiftLeft0~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA|m_out[0]~1_combout\,
	datac => \alu|ShiftLeft0~44_combout\,
	datad => \alu|ShiftLeft0~41_combout\,
	combout => \alu|ShiftLeft0~45_combout\);

-- Location: LCCOMB_X67_Y19_N28
\mux_ulaB|m_out[11]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[11]~44_combout\ = (\ctr_mips|WideOr0~0_combout\ & (((\rgB|sr_out\(11) & !\ctr_mips|s_aluBin\(0))))) # (!\ctr_mips|WideOr0~0_combout\ & (\mux_ulaB|m_out[11]~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[11]~43_combout\,
	datab => \rgB|sr_out\(11),
	datac => \ctr_mips|s_aluBin\(0),
	datad => \ctr_mips|WideOr0~0_combout\,
	combout => \mux_ulaB|m_out[11]~44_combout\);

-- Location: LCCOMB_X68_Y16_N18
\ir|sr_out[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ir|sr_out[9]~feeder_combout\ = \memory|altsyncram_component|auto_generated|q_a\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memory|altsyncram_component|auto_generated|q_a\(9),
	combout => \ir|sr_out[9]~feeder_combout\);

-- Location: LCFF_X68_Y16_N19
\ir|sr_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ir|sr_out[9]~feeder_combout\,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ir|sr_out\(9));

-- Location: LCCOMB_X67_Y16_N10
\mux_ulaB|m_out[9]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[9]~47_combout\ = (\ctr_mips|pstate.fetch_st~regout\ & ((\ctr_mips|pstate.decode_st~regout\ & (\ir|sr_out\(7))) # (!\ctr_mips|pstate.decode_st~regout\ & ((\ir|sr_out\(9)))))) # (!\ctr_mips|pstate.fetch_st~regout\ & (\ir|sr_out\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(7),
	datab => \ctr_mips|pstate.fetch_st~regout\,
	datac => \ir|sr_out\(9),
	datad => \ctr_mips|pstate.decode_st~regout\,
	combout => \mux_ulaB|m_out[9]~47_combout\);

-- Location: LCCOMB_X66_Y16_N30
\mux_ulaB|m_out[9]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[9]~48_combout\ = (\ctr_mips|WideOr0~0_combout\ & (\rgB|sr_out\(9) & ((!\ctr_mips|s_aluBin\(0))))) # (!\ctr_mips|WideOr0~0_combout\ & (((\mux_ulaB|m_out[9]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(9),
	datab => \mux_ulaB|m_out[9]~47_combout\,
	datac => \ctr_mips|WideOr0~0_combout\,
	datad => \ctr_mips|s_aluBin\(0),
	combout => \mux_ulaB|m_out[9]~48_combout\);

-- Location: LCCOMB_X67_Y19_N8
\alu|ShiftLeft0~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~56_combout\ = (\mux_ulaA|m_out[1]~7_combout\ & ((\mux_ulaB|m_out[9]~48_combout\))) # (!\mux_ulaA|m_out[1]~7_combout\ & (\mux_ulaB|m_out[11]~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaB|m_out[11]~44_combout\,
	datac => \mux_ulaB|m_out[9]~48_combout\,
	datad => \mux_ulaA|m_out[1]~7_combout\,
	combout => \alu|ShiftLeft0~56_combout\);

-- Location: LCFF_X70_Y16_N23
\ir|sr_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \memory|altsyncram_component|auto_generated|q_a\(8),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ir|sr_out\(8));

-- Location: LCCOMB_X69_Y19_N14
\mux_ulaB|m_out[10]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[10]~45_combout\ = (\ctr_mips|pstate.decode_st~regout\ & (((\ir|sr_out\(8))))) # (!\ctr_mips|pstate.decode_st~regout\ & ((\ctr_mips|pstate.fetch_st~regout\ & (\ir|sr_out\(10))) # (!\ctr_mips|pstate.fetch_st~regout\ & ((\ir|sr_out\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(10),
	datab => \ir|sr_out\(8),
	datac => \ctr_mips|pstate.decode_st~regout\,
	datad => \ctr_mips|pstate.fetch_st~regout\,
	combout => \mux_ulaB|m_out[10]~45_combout\);

-- Location: LCCOMB_X69_Y19_N18
\mux_ulaB|m_out[10]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[10]~46_combout\ = (\ctr_mips|WideOr0~0_combout\ & (!\ctr_mips|s_aluBin\(0) & ((\rgB|sr_out\(10))))) # (!\ctr_mips|WideOr0~0_combout\ & (((\mux_ulaB|m_out[10]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|s_aluBin\(0),
	datab => \mux_ulaB|m_out[10]~45_combout\,
	datac => \rgB|sr_out\(10),
	datad => \ctr_mips|WideOr0~0_combout\,
	combout => \mux_ulaB|m_out[10]~46_combout\);

-- Location: LCCOMB_X70_Y23_N30
\alu|ShiftLeft0~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~61_combout\ = (\mux_ulaA|m_out[1]~7_combout\ & ((\mux_ulaB|m_out[10]~46_combout\))) # (!\mux_ulaA|m_out[1]~7_combout\ & (\mux_ulaB|m_out[12]~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[12]~42_combout\,
	datac => \mux_ulaB|m_out[10]~46_combout\,
	datad => \mux_ulaA|m_out[1]~7_combout\,
	combout => \alu|ShiftLeft0~61_combout\);

-- Location: LCCOMB_X70_Y23_N12
\alu|ShiftLeft0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~62_combout\ = (\mux_ulaA|m_out[0]~1_combout\ & (\alu|ShiftLeft0~56_combout\)) # (!\mux_ulaA|m_out[0]~1_combout\ & ((\alu|ShiftLeft0~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA|m_out[0]~1_combout\,
	datac => \alu|ShiftLeft0~56_combout\,
	datad => \alu|ShiftLeft0~61_combout\,
	combout => \alu|ShiftLeft0~62_combout\);

-- Location: LCCOMB_X71_Y23_N18
\alu|ShiftLeft0~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~63_combout\ = (\mux_ulaA|m_out[2]~5_combout\ & (\alu|ShiftLeft0~45_combout\)) # (!\mux_ulaA|m_out[2]~5_combout\ & ((\alu|ShiftLeft0~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA|m_out[2]~5_combout\,
	datac => \alu|ShiftLeft0~45_combout\,
	datad => \alu|ShiftLeft0~62_combout\,
	combout => \alu|ShiftLeft0~63_combout\);

-- Location: LCCOMB_X71_Y23_N24
\alu|ShiftLeft0~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~64_combout\ = (\mux_ulaA|m_out[3]~3_combout\ & (\alu|ShiftLeft0~60_combout\)) # (!\mux_ulaA|m_out[3]~3_combout\ & ((\alu|ShiftLeft0~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[3]~3_combout\,
	datac => \alu|ShiftLeft0~60_combout\,
	datad => \alu|ShiftLeft0~63_combout\,
	combout => \alu|ShiftLeft0~64_combout\);

-- Location: LCFF_X66_Y20_N3
\bcoreg|breg32_rtl_1_bypass[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \breg_data_mux|m_out[3]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bcoreg|breg32_rtl_1_bypass\(17));

-- Location: LCCOMB_X68_Y18_N30
\mux_ulaB|m_out[17]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[17]~32_combout\ = (\ir|sr_out\(15) & (!\ctr_mips|WideOr0~0_combout\ & ((\mux_ulaB|m_out[31]~29_combout\) # (\ctr_mips|s_aluBin\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~29_combout\,
	datab => \ir|sr_out\(15),
	datac => \ctr_mips|s_aluBin\(0),
	datad => \ctr_mips|WideOr0~0_combout\,
	combout => \mux_ulaB|m_out[17]~32_combout\);

-- Location: LCCOMB_X68_Y18_N8
\mux_ulaB|m_out[17]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[17]~33_combout\ = (\mux_ulaB|m_out[17]~32_combout\) # ((\rgB|sr_out\(17) & (!\ctr_mips|s_aluBin\(0) & \ctr_mips|WideOr0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(17),
	datab => \mux_ulaB|m_out[17]~32_combout\,
	datac => \ctr_mips|s_aluBin\(0),
	datad => \ctr_mips|WideOr0~0_combout\,
	combout => \mux_ulaB|m_out[17]~33_combout\);

-- Location: LCCOMB_X66_Y17_N2
\mux_mdr|m_out[7]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_mdr|m_out[7]~5_combout\ = (\regULA|sr_out\(1) & \ctr_mips|pstate.ldreghalf_st~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regULA|sr_out\(1),
	datad => \ctr_mips|pstate.ldreghalf_st~regout\,
	combout => \mux_mdr|m_out[7]~5_combout\);

-- Location: LCCOMB_X66_Y17_N22
\rdm|sr_out[13]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \rdm|sr_out[13]~13_combout\ = (\mux_mdr|m_out[7]~5_combout\ & ((\memory|altsyncram_component|auto_generated|q_a\(29)))) # (!\mux_mdr|m_out[7]~5_combout\ & (\memory|altsyncram_component|auto_generated|q_a\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|altsyncram_component|auto_generated|q_a\(13),
	datab => \mux_mdr|m_out[7]~5_combout\,
	datad => \memory|altsyncram_component|auto_generated|q_a\(29),
	combout => \rdm|sr_out[13]~13_combout\);

-- Location: LCFF_X66_Y17_N23
\rdm|sr_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \rdm|sr_out[13]~13_combout\,
	sdata => \sgnext8|output[8]~0_combout\,
	sload => \ctr_mips|pstate.ldregbyte_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rdm|sr_out\(13));

-- Location: LCCOMB_X70_Y15_N24
\alu|Mux18~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux18~10_combout\ = (\mux_ulaA|m_out[3]~3_combout\ & ((\mux_ulaB|m_out[31]~30_combout\) # ((\alu|ShiftRight0~69_combout\ & !\mux_ulaB|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~69_combout\,
	datab => \mux_ulaB|m_out[31]~30_combout\,
	datac => \mux_ulaA|m_out[3]~3_combout\,
	datad => \mux_ulaB|Equal2~0_combout\,
	combout => \alu|Mux18~10_combout\);

-- Location: LCCOMB_X72_Y20_N14
\alu|Mux28~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux28~4_combout\ = (\actr|alu_ctr[3]~25_combout\ & ((\actr|alu_ctr[2]~21_combout\) # ((\actr|alu_ctr[0]~20_combout\) # (!\actr|alu_ctr[1]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[3]~25_combout\,
	datab => \actr|alu_ctr[2]~21_combout\,
	datac => \actr|alu_ctr[1]~17_combout\,
	datad => \actr|alu_ctr[0]~20_combout\,
	combout => \alu|Mux28~4_combout\);

-- Location: LCCOMB_X71_Y17_N24
\pc|sr_out[4]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc|sr_out[4]~25_combout\ = (\ctr_mips|pstate.branch_ex_st~regout\ & (\regULA|sr_out\(4))) # (!\ctr_mips|pstate.branch_ex_st~regout\ & ((\alu|Mux27~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regULA|sr_out\(4),
	datab => \ctr_mips|pstate.branch_ex_st~regout\,
	datad => \alu|Mux27~combout\,
	combout => \pc|sr_out[4]~25_combout\);

-- Location: LCCOMB_X72_Y18_N18
\pc_wr_s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc_wr_s~0_combout\ = (\ctr_mips|pstate.fetch_st~regout\ & !\ctr_mips|pstate.jump_ex_st~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ctr_mips|pstate.fetch_st~regout\,
	datad => \ctr_mips|pstate.jump_ex_st~regout\,
	combout => \pc_wr_s~0_combout\);

-- Location: LCCOMB_X63_Y21_N8
\ctr_mips|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctr_mips|Equal2~0_combout\ = (\ir|sr_out\(31)) # (((\ir|sr_out\(26)) # (!\ir|sr_out\(28))) # (!\ctr_mips|nstate.ldregbyte_st~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(31),
	datab => \ctr_mips|nstate.ldregbyte_st~0_combout\,
	datac => \ir|sr_out\(26),
	datad => \ir|sr_out\(28),
	combout => \ctr_mips|Equal2~0_combout\);

-- Location: LCCOMB_X65_Y17_N16
\rdm|sr_out[31]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \rdm|sr_out[31]~31_combout\ = (\ctr_mips|pstate.ldreghalf_st~regout\ & ((\sgnext16|output[16]~0_combout\))) # (!\ctr_mips|pstate.ldreghalf_st~regout\ & (\memory|altsyncram_component|auto_generated|q_a\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.ldreghalf_st~regout\,
	datab => \memory|altsyncram_component|auto_generated|q_a\(31),
	datad => \sgnext16|output[16]~0_combout\,
	combout => \rdm|sr_out[31]~31_combout\);

-- Location: LCFF_X65_Y17_N17
\rdm|sr_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \rdm|sr_out[31]~31_combout\,
	sdata => \sgnext8|output[8]~0_combout\,
	sload => \ctr_mips|pstate.ldregbyte_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rdm|sr_out\(31));

-- Location: LCCOMB_X66_Y20_N8
\breg_data_mux|m_out[31]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[31]~31_combout\ = (\ctr_mips|pstate.ldreg_st~regout\ & ((\rdm|sr_out\(31)))) # (!\ctr_mips|pstate.ldreg_st~regout\ & (\regULA|sr_out\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regULA|sr_out\(31),
	datac => \rdm|sr_out\(31),
	datad => \ctr_mips|pstate.ldreg_st~regout\,
	combout => \breg_data_mux|m_out[31]~31_combout\);

-- Location: LCCOMB_X94_Y24_N10
\bcoreg|breg32_rtl_1_bypass[73]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_1_bypass[73]~feeder_combout\ = \breg_data_mux|m_out[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \breg_data_mux|m_out[31]~31_combout\,
	combout => \bcoreg|breg32_rtl_1_bypass[73]~feeder_combout\);

-- Location: LCFF_X94_Y24_N11
\bcoreg|breg32_rtl_1_bypass[73]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|breg32_rtl_1_bypass[73]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bcoreg|breg32_rtl_1_bypass\(73));

-- Location: LCCOMB_X67_Y16_N8
\mux_ulaB|m_out[8]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[8]~49_combout\ = (\ctr_mips|pstate.fetch_st~regout\ & ((\ctr_mips|pstate.decode_st~regout\ & (\ir|sr_out\(6))) # (!\ctr_mips|pstate.decode_st~regout\ & ((\ir|sr_out\(8)))))) # (!\ctr_mips|pstate.fetch_st~regout\ & (\ir|sr_out\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(6),
	datab => \ctr_mips|pstate.fetch_st~regout\,
	datac => \ir|sr_out\(8),
	datad => \ctr_mips|pstate.decode_st~regout\,
	combout => \mux_ulaB|m_out[8]~49_combout\);

-- Location: LCCOMB_X66_Y16_N26
\mux_ulaB|m_out[8]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[8]~50_combout\ = (\ctr_mips|WideOr0~0_combout\ & (\rgB|sr_out\(8) & ((!\ctr_mips|s_aluBin\(0))))) # (!\ctr_mips|WideOr0~0_combout\ & (((\mux_ulaB|m_out[8]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(8),
	datab => \mux_ulaB|m_out[8]~49_combout\,
	datac => \ctr_mips|WideOr0~0_combout\,
	datad => \ctr_mips|s_aluBin\(0),
	combout => \mux_ulaB|m_out[8]~50_combout\);

-- Location: LCCOMB_X66_Y16_N4
\alu|ShiftLeft0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~52_combout\ = (\mux_ulaA|m_out[1]~7_combout\ & (\mux_ulaB|m_out[8]~50_combout\)) # (!\mux_ulaA|m_out[1]~7_combout\ & ((\mux_ulaB|m_out[10]~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaB|m_out[8]~50_combout\,
	datac => \mux_ulaB|m_out[10]~46_combout\,
	datad => \mux_ulaA|m_out[1]~7_combout\,
	combout => \alu|ShiftLeft0~52_combout\);

-- Location: LCCOMB_X66_Y16_N2
\alu|ShiftLeft0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~48_combout\ = (\mux_ulaA|m_out[1]~7_combout\ & (\mux_ulaB|m_out[7]~52_combout\)) # (!\mux_ulaA|m_out[1]~7_combout\ & ((\mux_ulaB|m_out[9]~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[7]~52_combout\,
	datab => \mux_ulaB|m_out[9]~48_combout\,
	datad => \mux_ulaA|m_out[1]~7_combout\,
	combout => \alu|ShiftLeft0~48_combout\);

-- Location: LCCOMB_X66_Y16_N22
\alu|ShiftLeft0~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~53_combout\ = (\mux_ulaA|m_out[0]~1_combout\ & ((\alu|ShiftLeft0~48_combout\))) # (!\mux_ulaA|m_out[0]~1_combout\ & (\alu|ShiftLeft0~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[0]~1_combout\,
	datac => \alu|ShiftLeft0~52_combout\,
	datad => \alu|ShiftLeft0~48_combout\,
	combout => \alu|ShiftLeft0~53_combout\);

-- Location: LCCOMB_X71_Y19_N26
\pc|sr_out[13]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc|sr_out[13]~14_combout\ = (\ctr_mips|pstate.branch_ex_st~regout\ & (\regULA|sr_out\(13))) # (!\ctr_mips|pstate.branch_ex_st~regout\ & ((\alu|Mux18~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regULA|sr_out\(13),
	datab => \alu|Mux18~11_combout\,
	datad => \ctr_mips|pstate.branch_ex_st~regout\,
	combout => \pc|sr_out[13]~14_combout\);

-- Location: LCFF_X67_Y19_N13
\ir|sr_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \memory|altsyncram_component|auto_generated|q_a\(11),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ir|sr_out\(11));

-- Location: LCFF_X71_Y19_N27
\pc|sr_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \pc|sr_out[13]~14_combout\,
	sdata => \ir|sr_out\(11),
	sclr => \rst~combout\,
	sload => \ctr_mips|pstate.jump_ex_st~regout\,
	ena => \pc|sr_out[0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|sr_out\(13));

-- Location: LCCOMB_X71_Y18_N22
\actr|Equal13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \actr|Equal13~1_combout\ = (!\ir|sr_out\(5) & \actr|Equal13~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ir|sr_out\(5),
	datad => \actr|Equal13~0_combout\,
	combout => \actr|Equal13~1_combout\);

-- Location: LCCOMB_X71_Y19_N30
\mux_ulaA|m_out[13]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaA|m_out[13]~29_combout\ = (\ctr_mips|WideOr1~combout\ & (\rgA|sr_out\(13) & ((!\actr|Equal13~1_combout\)))) # (!\ctr_mips|WideOr1~combout\ & (((\pc|sr_out\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgA|sr_out\(13),
	datab => \pc|sr_out\(13),
	datac => \actr|Equal13~1_combout\,
	datad => \ctr_mips|WideOr1~combout\,
	combout => \mux_ulaA|m_out[13]~29_combout\);

-- Location: LCCOMB_X68_Y22_N14
\alu|ShiftRight0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~24_combout\ = (\mux_ulaA|m_out[1]~7_combout\ & ((\rgB|sr_out\(27)))) # (!\mux_ulaA|m_out[1]~7_combout\ & (\rgB|sr_out\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rgB|sr_out\(25),
	datac => \rgB|sr_out\(27),
	datad => \mux_ulaA|m_out[1]~7_combout\,
	combout => \alu|ShiftRight0~24_combout\);

-- Location: LCCOMB_X68_Y19_N16
\alu|ShiftRight0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~25_combout\ = (\mux_ulaA|m_out[1]~7_combout\ & (\rgB|sr_out\(26))) # (!\mux_ulaA|m_out[1]~7_combout\ & ((\rgB|sr_out\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(26),
	datab => \rgB|sr_out\(24),
	datad => \mux_ulaA|m_out[1]~7_combout\,
	combout => \alu|ShiftRight0~25_combout\);

-- Location: LCCOMB_X68_Y22_N0
\alu|ShiftRight0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~26_combout\ = (!\mux_ulaA|m_out[2]~5_combout\ & ((\mux_ulaA|m_out[0]~1_combout\ & (\alu|ShiftRight0~24_combout\)) # (!\mux_ulaA|m_out[0]~1_combout\ & ((\alu|ShiftRight0~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[2]~5_combout\,
	datab => \mux_ulaA|m_out[0]~1_combout\,
	datac => \alu|ShiftRight0~24_combout\,
	datad => \alu|ShiftRight0~25_combout\,
	combout => \alu|ShiftRight0~26_combout\);

-- Location: LCCOMB_X68_Y20_N20
\alu|ShiftRight0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~21_combout\ = (\mux_ulaA|m_out[0]~1_combout\ & ((\mux_ulaA|m_out[1]~7_combout\ & ((\rgB|sr_out\(31)))) # (!\mux_ulaA|m_out[1]~7_combout\ & (\rgB|sr_out\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(29),
	datab => \rgB|sr_out\(31),
	datac => \mux_ulaA|m_out[1]~7_combout\,
	datad => \mux_ulaA|m_out[0]~1_combout\,
	combout => \alu|ShiftRight0~21_combout\);

-- Location: LCCOMB_X67_Y20_N28
\alu|ShiftRight0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~22_combout\ = (!\mux_ulaA|m_out[0]~1_combout\ & ((\mux_ulaA|m_out[1]~7_combout\ & (\rgB|sr_out\(30))) # (!\mux_ulaA|m_out[1]~7_combout\ & ((\rgB|sr_out\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(30),
	datab => \rgB|sr_out\(28),
	datac => \mux_ulaA|m_out[0]~1_combout\,
	datad => \mux_ulaA|m_out[1]~7_combout\,
	combout => \alu|ShiftRight0~22_combout\);

-- Location: LCCOMB_X68_Y20_N30
\alu|ShiftRight0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~23_combout\ = (\mux_ulaA|m_out[2]~5_combout\ & ((\alu|ShiftRight0~21_combout\) # (\alu|ShiftRight0~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[2]~5_combout\,
	datac => \alu|ShiftRight0~21_combout\,
	datad => \alu|ShiftRight0~22_combout\,
	combout => \alu|ShiftRight0~23_combout\);

-- Location: LCCOMB_X67_Y15_N0
\alu|ShiftRight0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~27_combout\ = (\alu|ShiftRight0~20_combout\ & ((\alu|ShiftRight0~26_combout\) # (\alu|ShiftRight0~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~20_combout\,
	datac => \alu|ShiftRight0~26_combout\,
	datad => \alu|ShiftRight0~23_combout\,
	combout => \alu|ShiftRight0~27_combout\);

-- Location: LCCOMB_X67_Y15_N2
\alu|ShiftRight0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~35_combout\ = (\alu|ShiftRight0~27_combout\) # ((\mux_ulaA|m_out[3]~3_combout\ & (\mux_ulaB|m_out[31]~30_combout\)) # (!\mux_ulaA|m_out[3]~3_combout\ & ((\alu|ShiftRight0~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[3]~3_combout\,
	datab => \mux_ulaB|m_out[31]~30_combout\,
	datac => \alu|ShiftRight0~34_combout\,
	datad => \alu|ShiftRight0~27_combout\,
	combout => \alu|ShiftRight0~35_combout\);

-- Location: LCCOMB_X70_Y16_N28
\actr|alu_ctr~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \actr|alu_ctr~26_combout\ = (!\ir|sr_out\(4) & (!\ir|sr_out\(2) & (!\ir|sr_out\(3) & \actr|Equal5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(4),
	datab => \ir|sr_out\(2),
	datac => \ir|sr_out\(3),
	datad => \actr|Equal5~0_combout\,
	combout => \actr|alu_ctr~26_combout\);

-- Location: LCCOMB_X70_Y16_N10
\actr|alu_ctr[2]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \actr|alu_ctr[2]~10_combout\ = (\ir|sr_out\(0)) # ((\ir|sr_out\(1) $ (!\ir|sr_out\(5))) # (!\actr|alu_ctr~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(0),
	datab => \ir|sr_out\(1),
	datac => \ir|sr_out\(5),
	datad => \actr|alu_ctr~26_combout\,
	combout => \actr|alu_ctr[2]~10_combout\);

-- Location: LCCOMB_X70_Y16_N26
\actr|alu_ctr~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \actr|alu_ctr~11_combout\ = (!\ir|sr_out\(0) & (\ir|sr_out\(1) & !\ir|sr_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(0),
	datab => \ir|sr_out\(1),
	datac => \ir|sr_out\(2),
	combout => \actr|alu_ctr~11_combout\);

-- Location: LCCOMB_X69_Y16_N8
\actr|alu_ctr~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \actr|alu_ctr~12_combout\ = (\actr|alu_ctr~2_combout\ & (\actr|Equal5~0_combout\ & (\ir|sr_out\(5) & \actr|alu_ctr~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr~2_combout\,
	datab => \actr|Equal5~0_combout\,
	datac => \ir|sr_out\(5),
	datad => \actr|alu_ctr~11_combout\,
	combout => \actr|alu_ctr~12_combout\);

-- Location: LCCOMB_X68_Y17_N30
\actr|Equal5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \actr|Equal5~3_combout\ = (\ctr_mips|pstate.branch_ex_st~regout\ & (!\ctr_mips|pstate.rtype_ex_st~regout\ & (!\ctr_mips|pstate.ori_ex_st~regout\ & !\ctr_mips|pstate.andi_ex_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.branch_ex_st~regout\,
	datab => \ctr_mips|pstate.rtype_ex_st~regout\,
	datac => \ctr_mips|pstate.ori_ex_st~regout\,
	datad => \ctr_mips|pstate.andi_ex_st~regout\,
	combout => \actr|Equal5~3_combout\);

-- Location: LCCOMB_X69_Y16_N26
\actr|alu_ctr[3]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \actr|alu_ctr[3]~13_combout\ = (!\actr|alu_ctr~12_combout\ & (!\actr|Equal5~3_combout\ & ((!\actr|alu_ctr~26_combout\) # (!\actr|alu_ctr~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr~3_combout\,
	datab => \actr|alu_ctr~12_combout\,
	datac => \actr|Equal5~3_combout\,
	datad => \actr|alu_ctr~26_combout\,
	combout => \actr|alu_ctr[3]~13_combout\);

-- Location: LCCOMB_X69_Y16_N12
\actr|alu_ctr[3]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \actr|alu_ctr[3]~14_combout\ = (!\actr|Equal5~4_combout\ & (\actr|alu_ctr[2]~10_combout\ & (\actr|alu_ctr[2]~9_combout\ & \actr|alu_ctr[3]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|Equal5~4_combout\,
	datab => \actr|alu_ctr[2]~10_combout\,
	datac => \actr|alu_ctr[2]~9_combout\,
	datad => \actr|alu_ctr[3]~13_combout\,
	combout => \actr|alu_ctr[3]~14_combout\);

-- Location: LCCOMB_X68_Y15_N4
\alu|Mux30~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux30~17_combout\ = (\actr|alu_ctr[0]~20_combout\ & ((\actr|alu_ctr[3]~14_combout\ & ((!\actr|alu_ctr[3]~23_combout\))) # (!\actr|alu_ctr[3]~14_combout\ & (!\actr|alu_ctr[3]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[3]~24_combout\,
	datab => \actr|alu_ctr[3]~23_combout\,
	datac => \actr|alu_ctr[0]~20_combout\,
	datad => \actr|alu_ctr[3]~14_combout\,
	combout => \alu|Mux30~17_combout\);

-- Location: LCFF_X74_Y21_N17
\bcoreg|breg32_rtl_1_bypass[43]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \breg_data_mux|m_out[16]~19_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bcoreg|breg32_rtl_1_bypass\(43));

-- Location: LCCOMB_X65_Y17_N26
\rdm|sr_out[17]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \rdm|sr_out[17]~17_combout\ = (\ctr_mips|pstate.ldreghalf_st~regout\ & ((\sgnext16|output[16]~0_combout\))) # (!\ctr_mips|pstate.ldreghalf_st~regout\ & (\memory|altsyncram_component|auto_generated|q_a\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.ldreghalf_st~regout\,
	datab => \memory|altsyncram_component|auto_generated|q_a\(17),
	datad => \sgnext16|output[16]~0_combout\,
	combout => \rdm|sr_out[17]~17_combout\);

-- Location: LCFF_X65_Y17_N27
\rdm|sr_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \rdm|sr_out[17]~17_combout\,
	sdata => \sgnext8|output[8]~0_combout\,
	sload => \ctr_mips|pstate.ldregbyte_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rdm|sr_out\(17));

-- Location: LCCOMB_X70_Y18_N8
\alu|Mux12~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux12~8_combout\ = (\actr|alu_ctr[2]~21_combout\ & ((!\alu|ShiftLeft0~18_combout\) # (!\actr|alu_ctr[1]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \actr|alu_ctr[2]~21_combout\,
	datac => \actr|alu_ctr[1]~17_combout\,
	datad => \alu|ShiftLeft0~18_combout\,
	combout => \alu|Mux12~8_combout\);

-- Location: LCCOMB_X71_Y18_N28
\pc|sr_out[19]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc|sr_out[19]~8_combout\ = (\ctr_mips|pstate.branch_ex_st~regout\ & (\regULA|sr_out\(19))) # (!\ctr_mips|pstate.branch_ex_st~regout\ & ((\alu|Mux12~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.branch_ex_st~regout\,
	datab => \regULA|sr_out\(19),
	datad => \alu|Mux12~17_combout\,
	combout => \pc|sr_out[19]~8_combout\);

-- Location: LCFF_X71_Y18_N29
\pc|sr_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \pc|sr_out[19]~8_combout\,
	sdata => \ir|sr_out\(17),
	sclr => \rst~combout\,
	sload => \ctr_mips|pstate.jump_ex_st~regout\,
	ena => \pc|sr_out[0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|sr_out\(19));

-- Location: LCCOMB_X71_Y18_N0
\mux_ulaA|m_out[19]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaA|m_out[19]~21_combout\ = (\ctr_mips|WideOr1~combout\ & (\rgA|sr_out\(19) & ((!\actr|Equal13~1_combout\)))) # (!\ctr_mips|WideOr1~combout\ & (((\pc|sr_out\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgA|sr_out\(19),
	datab => \pc|sr_out\(19),
	datac => \ctr_mips|WideOr1~combout\,
	datad => \actr|Equal13~1_combout\,
	combout => \mux_ulaA|m_out[19]~21_combout\);

-- Location: LCCOMB_X68_Y15_N16
\alu|ShiftRight0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~20_combout\ = (!\mux_ulaB|Equal2~0_combout\ & ((\ctr_mips|WideOr1~combout\ & (\mux_ulaA|m_out[3]~2_combout\)) # (!\ctr_mips|WideOr1~combout\ & ((\pc|sr_out\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[3]~2_combout\,
	datab => \mux_ulaB|Equal2~0_combout\,
	datac => \pc|sr_out\(3),
	datad => \ctr_mips|WideOr1~combout\,
	combout => \alu|ShiftRight0~20_combout\);

-- Location: LCCOMB_X67_Y15_N6
\alu|ShiftRight0~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~63_combout\ = (\mux_ulaB|m_out[31]~30_combout\) # ((\rgB|sr_out\(31) & (\alu|ShiftRight0~20_combout\ & \mux_ulaA|m_out[2]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~30_combout\,
	datab => \rgB|sr_out\(31),
	datac => \alu|ShiftRight0~20_combout\,
	datad => \mux_ulaA|m_out[2]~5_combout\,
	combout => \alu|ShiftRight0~63_combout\);

-- Location: LCCOMB_X69_Y22_N10
\alu|ShiftRight0~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~64_combout\ = (\mux_ulaA|m_out[2]~5_combout\ & ((\mux_ulaA|m_out[0]~1_combout\ & ((\alu|ShiftRight0~24_combout\))) # (!\mux_ulaA|m_out[0]~1_combout\ & (\alu|ShiftRight0~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[0]~1_combout\,
	datab => \mux_ulaA|m_out[2]~5_combout\,
	datac => \alu|ShiftRight0~25_combout\,
	datad => \alu|ShiftRight0~24_combout\,
	combout => \alu|ShiftRight0~64_combout\);

-- Location: LCCOMB_X69_Y22_N4
\alu|ShiftRight0~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~65_combout\ = (\alu|ShiftRight0~64_combout\) # ((!\mux_ulaA|m_out[2]~5_combout\ & \alu|ShiftRight0~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA|m_out[2]~5_combout\,
	datac => \alu|ShiftRight0~29_combout\,
	datad => \alu|ShiftRight0~64_combout\,
	combout => \alu|ShiftRight0~65_combout\);

-- Location: LCCOMB_X68_Y20_N8
\alu|ShiftRight0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~62_combout\ = (\alu|ShiftRight1~89_combout\ & (!\mux_ulaB|Equal2~0_combout\ & ((\alu|ShiftRight0~21_combout\) # (\alu|ShiftRight0~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~89_combout\,
	datab => \mux_ulaB|Equal2~0_combout\,
	datac => \alu|ShiftRight0~21_combout\,
	datad => \alu|ShiftRight0~22_combout\,
	combout => \alu|ShiftRight0~62_combout\);

-- Location: LCCOMB_X69_Y22_N26
\alu|ShiftRight0~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~66_combout\ = (\alu|ShiftRight0~63_combout\) # ((\alu|ShiftRight0~62_combout\) # ((\alu|ShiftRight1~50_combout\ & \alu|ShiftRight0~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~50_combout\,
	datab => \alu|ShiftRight0~63_combout\,
	datac => \alu|ShiftRight0~65_combout\,
	datad => \alu|ShiftRight0~62_combout\,
	combout => \alu|ShiftRight0~66_combout\);

-- Location: LCCOMB_X67_Y22_N22
\mux_ulaB|m_out[20]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[20]~76_combout\ = (\mux_ulaB|m_out[31]~30_combout\) # ((\rgB|sr_out\(20) & (\ctr_mips|pstate.fetch_st~regout\ & \ctr_mips|WideOr0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(20),
	datab => \ctr_mips|pstate.fetch_st~regout\,
	datac => \ctr_mips|WideOr0~0_combout\,
	datad => \mux_ulaB|m_out[31]~30_combout\,
	combout => \mux_ulaB|m_out[20]~76_combout\);

-- Location: LCCOMB_X70_Y21_N6
\alu|tmp[19]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[19]~38_combout\ = (\mux_ulaB|m_out[19]~77_combout\ & ((\mux_ulaA|m_out[19]~21_combout\ & (!\alu|tmp[18]~37\)) # (!\mux_ulaA|m_out[19]~21_combout\ & ((\alu|tmp[18]~37\) # (GND))))) # (!\mux_ulaB|m_out[19]~77_combout\ & 
-- ((\mux_ulaA|m_out[19]~21_combout\ & (\alu|tmp[18]~37\ & VCC)) # (!\mux_ulaA|m_out[19]~21_combout\ & (!\alu|tmp[18]~37\))))
-- \alu|tmp[19]~39\ = CARRY((\mux_ulaB|m_out[19]~77_combout\ & ((!\alu|tmp[18]~37\) # (!\mux_ulaA|m_out[19]~21_combout\))) # (!\mux_ulaB|m_out[19]~77_combout\ & (!\mux_ulaA|m_out[19]~21_combout\ & !\alu|tmp[18]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[19]~77_combout\,
	datab => \mux_ulaA|m_out[19]~21_combout\,
	datad => VCC,
	cin => \alu|tmp[18]~37\,
	combout => \alu|tmp[19]~38_combout\,
	cout => \alu|tmp[19]~39\);

-- Location: LCCOMB_X70_Y21_N8
\alu|tmp[20]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[20]~40_combout\ = ((\mux_ulaA|m_out[20]~20_combout\ $ (\mux_ulaB|m_out[20]~76_combout\ $ (\alu|tmp[19]~39\)))) # (GND)
-- \alu|tmp[20]~41\ = CARRY((\mux_ulaA|m_out[20]~20_combout\ & ((!\alu|tmp[19]~39\) # (!\mux_ulaB|m_out[20]~76_combout\))) # (!\mux_ulaA|m_out[20]~20_combout\ & (!\mux_ulaB|m_out[20]~76_combout\ & !\alu|tmp[19]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[20]~20_combout\,
	datab => \mux_ulaB|m_out[20]~76_combout\,
	datad => VCC,
	cin => \alu|tmp[19]~39\,
	combout => \alu|tmp[20]~40_combout\,
	cout => \alu|tmp[20]~41\);

-- Location: LCCOMB_X68_Y22_N28
\alu|ShiftRight1~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~71_combout\ = (\mux_ulaB|m_out[31]~30_combout\ & ((!\mux_ulaA|m_out[3]~3_combout\) # (!\mux_ulaA|m_out[2]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[2]~5_combout\,
	datab => \mux_ulaB|m_out[31]~30_combout\,
	datad => \mux_ulaA|m_out[3]~3_combout\,
	combout => \alu|ShiftRight1~71_combout\);

-- Location: LCCOMB_X69_Y22_N16
\alu|ShiftRight1~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~72_combout\ = (\alu|ShiftRight1~71_combout\) # ((\alu|ShiftRight0~62_combout\) # ((\alu|ShiftRight1~50_combout\ & \alu|ShiftRight0~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~50_combout\,
	datab => \alu|ShiftRight1~71_combout\,
	datac => \alu|ShiftRight0~65_combout\,
	datad => \alu|ShiftRight0~62_combout\,
	combout => \alu|ShiftRight1~72_combout\);

-- Location: LCFF_X72_Y23_N1
\bcoreg|breg32_rtl_1_bypass[51]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \breg_data_mux|m_out[20]~15_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bcoreg|breg32_rtl_1_bypass\(51));

-- Location: LCCOMB_X74_Y20_N28
\bcoreg|breg32_rtl_1_bypass[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_1_bypass[9]~feeder_combout\ = \mux_reg_add|m_out[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_reg_add|m_out[4]~4_combout\,
	combout => \bcoreg|breg32_rtl_1_bypass[9]~feeder_combout\);

-- Location: LCFF_X74_Y20_N29
\bcoreg|breg32_rtl_1_bypass[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|breg32_rtl_1_bypass[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bcoreg|breg32_rtl_1_bypass\(9));

-- Location: LCFF_X68_Y16_N31
\ir|sr_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \memory|altsyncram_component|auto_generated|q_a\(25),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ir|sr_out\(25));

-- Location: LCCOMB_X70_Y17_N2
\ctr_mips|Selector3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctr_mips|Selector3~2_combout\ = (\ctr_mips|pstate.andi_ex_st~regout\) # ((\ctr_mips|pstate.ori_ex_st~regout\) # ((!\ir|sr_out\(31) & \ctr_mips|nstate.stregbyte_st~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.andi_ex_st~regout\,
	datab => \ctr_mips|pstate.ori_ex_st~regout\,
	datac => \ir|sr_out\(31),
	datad => \ctr_mips|nstate.stregbyte_st~1_combout\,
	combout => \ctr_mips|Selector3~2_combout\);

-- Location: LCCOMB_X74_Y16_N14
\ctr_mips|pstate.arith_imm_st~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctr_mips|pstate.arith_imm_st~feeder_combout\ = \ctr_mips|Selector3~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctr_mips|Selector3~2_combout\,
	combout => \ctr_mips|pstate.arith_imm_st~feeder_combout\);

-- Location: LCFF_X74_Y16_N15
\ctr_mips|pstate.arith_imm_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ctr_mips|pstate.arith_imm_st~feeder_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctr_mips|pstate.arith_imm_st~regout\);

-- Location: LCCOMB_X74_Y16_N0
\ctr_mips|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctr_mips|WideOr4~0_combout\ = (\ctr_mips|pstate.ldreg_st~regout\) # ((\ctr_mips|pstate.arith_imm_st~regout\) # (\ctr_mips|pstate.writereg_st~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.ldreg_st~regout\,
	datac => \ctr_mips|pstate.arith_imm_st~regout\,
	datad => \ctr_mips|pstate.writereg_st~regout\,
	combout => \ctr_mips|WideOr4~0_combout\);

-- Location: LCFF_X74_Y21_N25
\bcoreg|breg32_rtl_1_bypass[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ctr_mips|WideOr4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bcoreg|breg32_rtl_1_bypass\(0));

-- Location: LCCOMB_X75_Y16_N26
\bcoreg|breg32~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|breg32~43_combout\ = (\bcoreg|breg32_rtl_1_bypass\(0) & (\bcoreg|breg32_rtl_1_bypass\(9) $ (!\ir|sr_out\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcoreg|breg32_rtl_1_bypass\(9),
	datac => \ir|sr_out\(25),
	datad => \bcoreg|breg32_rtl_1_bypass\(0),
	combout => \bcoreg|breg32~43_combout\);

-- Location: LCFF_X75_Y16_N13
\ir|sr_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \memory|altsyncram_component|auto_generated|q_a\(24),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ir|sr_out\(24));

-- Location: LCCOMB_X94_Y24_N2
\bcoreg|breg32_rtl_1_bypass[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_1_bypass[5]~feeder_combout\ = \mux_reg_add|m_out[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_reg_add|m_out[2]~2_combout\,
	combout => \bcoreg|breg32_rtl_1_bypass[5]~feeder_combout\);

-- Location: LCFF_X94_Y24_N3
\bcoreg|breg32_rtl_1_bypass[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|breg32_rtl_1_bypass[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bcoreg|breg32_rtl_1_bypass\(5));

-- Location: LCCOMB_X75_Y16_N24
\bcoreg|breg32~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|breg32~42_combout\ = (\ir|sr_out\(23) & (\bcoreg|breg32_rtl_1_bypass\(5) & (\bcoreg|breg32_rtl_1_bypass\(7) $ (!\ir|sr_out\(24))))) # (!\ir|sr_out\(23) & (!\bcoreg|breg32_rtl_1_bypass\(5) & (\bcoreg|breg32_rtl_1_bypass\(7) $ (!\ir|sr_out\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(23),
	datab => \bcoreg|breg32_rtl_1_bypass\(7),
	datac => \ir|sr_out\(24),
	datad => \bcoreg|breg32_rtl_1_bypass\(5),
	combout => \bcoreg|breg32~42_combout\);

-- Location: LCCOMB_X94_Y24_N8
\bcoreg|breg32_rtl_1_bypass[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_1_bypass[12]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_1_bypass[12]~feeder_combout\);

-- Location: LCFF_X94_Y24_N9
\bcoreg|breg32_rtl_1_bypass[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|breg32_rtl_1_bypass[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bcoreg|breg32_rtl_1_bypass\(12));

-- Location: LCCOMB_X75_Y16_N28
\bcoreg|breg32\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|breg32~combout\ = ((\bcoreg|breg32~41_combout\ & (\bcoreg|breg32~43_combout\ & \bcoreg|breg32~42_combout\))) # (!\bcoreg|breg32_rtl_1_bypass\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32~41_combout\,
	datab => \bcoreg|breg32~43_combout\,
	datac => \bcoreg|breg32~42_combout\,
	datad => \bcoreg|breg32_rtl_1_bypass\(12),
	combout => \bcoreg|breg32~combout\);

-- Location: LCCOMB_X66_Y17_N6
\rdm|sr_out[21]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \rdm|sr_out[21]~21_combout\ = (\ctr_mips|pstate.ldreghalf_st~regout\ & ((\sgnext16|output[16]~0_combout\))) # (!\ctr_mips|pstate.ldreghalf_st~regout\ & (\memory|altsyncram_component|auto_generated|q_a\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.ldreghalf_st~regout\,
	datab => \memory|altsyncram_component|auto_generated|q_a\(21),
	datad => \sgnext16|output[16]~0_combout\,
	combout => \rdm|sr_out[21]~21_combout\);

-- Location: LCFF_X66_Y17_N7
\rdm|sr_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \rdm|sr_out[21]~21_combout\,
	sdata => \sgnext8|output[8]~0_combout\,
	sload => \ctr_mips|pstate.ldregbyte_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rdm|sr_out\(21));

-- Location: LCCOMB_X69_Y18_N20
\alu|ShiftRight1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~22_combout\ = (\mux_ulaA|m_out[0]~1_combout\ & (\rgB|sr_out\(30))) # (!\mux_ulaA|m_out[0]~1_combout\ & ((\rgB|sr_out\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rgB|sr_out\(30),
	datac => \rgB|sr_out\(29),
	datad => \mux_ulaA|m_out[0]~1_combout\,
	combout => \alu|ShiftRight1~22_combout\);

-- Location: LCCOMB_X69_Y15_N20
\alu|ShiftRight0~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~68_combout\ = (\mux_ulaA|m_out[1]~7_combout\ & (\rgB|sr_out\(31))) # (!\mux_ulaA|m_out[1]~7_combout\ & ((\mux_ulaA|m_out[2]~5_combout\ & (\rgB|sr_out\(31))) # (!\mux_ulaA|m_out[2]~5_combout\ & ((\alu|ShiftRight1~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[1]~7_combout\,
	datab => \rgB|sr_out\(31),
	datac => \mux_ulaA|m_out[2]~5_combout\,
	datad => \alu|ShiftRight1~22_combout\,
	combout => \alu|ShiftRight0~68_combout\);

-- Location: LCCOMB_X68_Y22_N10
\alu|ShiftRight1~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~25_combout\ = (\mux_ulaA|m_out[1]~7_combout\ & ((\rgB|sr_out\(28)))) # (!\mux_ulaA|m_out[1]~7_combout\ & (\rgB|sr_out\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(26),
	datab => \rgB|sr_out\(28),
	datad => \mux_ulaA|m_out[1]~7_combout\,
	combout => \alu|ShiftRight1~25_combout\);

-- Location: LCCOMB_X68_Y22_N24
\alu|ShiftRight0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~36_combout\ = (\mux_ulaA|m_out[0]~1_combout\ & ((\alu|ShiftRight1~25_combout\))) # (!\mux_ulaA|m_out[0]~1_combout\ & (\alu|ShiftRight0~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[0]~1_combout\,
	datac => \alu|ShiftRight0~24_combout\,
	datad => \alu|ShiftRight1~25_combout\,
	combout => \alu|ShiftRight0~36_combout\);

-- Location: LCCOMB_X69_Y15_N30
\alu|ShiftRight0~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~69_combout\ = (\mux_ulaA|m_out[2]~5_combout\ & (\alu|ShiftRight0~36_combout\)) # (!\mux_ulaA|m_out[2]~5_combout\ & ((\alu|ShiftRight0~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[2]~5_combout\,
	datac => \alu|ShiftRight0~36_combout\,
	datad => \alu|ShiftRight0~38_combout\,
	combout => \alu|ShiftRight0~69_combout\);

-- Location: LCCOMB_X69_Y15_N0
\alu|ShiftRight0~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~70_combout\ = (!\mux_ulaB|Equal2~0_combout\ & ((\mux_ulaA|m_out[3]~3_combout\ & (\alu|ShiftRight0~68_combout\)) # (!\mux_ulaA|m_out[3]~3_combout\ & ((\alu|ShiftRight0~69_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[3]~3_combout\,
	datab => \mux_ulaB|Equal2~0_combout\,
	datac => \alu|ShiftRight0~68_combout\,
	datad => \alu|ShiftRight0~69_combout\,
	combout => \alu|ShiftRight0~70_combout\);

-- Location: LCCOMB_X69_Y15_N22
\alu|ShiftRight0~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~71_combout\ = (\mux_ulaB|m_out[31]~30_combout\) # (\alu|ShiftRight0~70_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux_ulaB|m_out[31]~30_combout\,
	datad => \alu|ShiftRight0~70_combout\,
	combout => \alu|ShiftRight0~71_combout\);

-- Location: LCCOMB_X67_Y22_N4
\mux_ulaB|m_out[21]~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[21]~75_combout\ = (\mux_ulaB|m_out[31]~30_combout\) # ((\rgB|sr_out\(21) & (\ctr_mips|pstate.fetch_st~regout\ & \ctr_mips|WideOr0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(21),
	datab => \ctr_mips|pstate.fetch_st~regout\,
	datac => \ctr_mips|WideOr0~0_combout\,
	datad => \mux_ulaB|m_out[31]~30_combout\,
	combout => \mux_ulaB|m_out[21]~75_combout\);

-- Location: LCCOMB_X70_Y21_N10
\alu|tmp[21]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[21]~42_combout\ = (\mux_ulaA|m_out[21]~19_combout\ & ((\mux_ulaB|m_out[21]~75_combout\ & (!\alu|tmp[20]~41\)) # (!\mux_ulaB|m_out[21]~75_combout\ & (\alu|tmp[20]~41\ & VCC)))) # (!\mux_ulaA|m_out[21]~19_combout\ & 
-- ((\mux_ulaB|m_out[21]~75_combout\ & ((\alu|tmp[20]~41\) # (GND))) # (!\mux_ulaB|m_out[21]~75_combout\ & (!\alu|tmp[20]~41\))))
-- \alu|tmp[21]~43\ = CARRY((\mux_ulaA|m_out[21]~19_combout\ & (\mux_ulaB|m_out[21]~75_combout\ & !\alu|tmp[20]~41\)) # (!\mux_ulaA|m_out[21]~19_combout\ & ((\mux_ulaB|m_out[21]~75_combout\) # (!\alu|tmp[20]~41\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[21]~19_combout\,
	datab => \mux_ulaB|m_out[21]~75_combout\,
	datad => VCC,
	cin => \alu|tmp[20]~41\,
	combout => \alu|tmp[21]~42_combout\,
	cout => \alu|tmp[21]~43\);

-- Location: LCCOMB_X76_Y18_N30
\pc|sr_out[21]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc|sr_out[21]~6_combout\ = (\ctr_mips|pstate.branch_ex_st~regout\ & (\regULA|sr_out\(21))) # (!\ctr_mips|pstate.branch_ex_st~regout\ & ((\alu|Mux10~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.branch_ex_st~regout\,
	datab => \regULA|sr_out\(21),
	datad => \alu|Mux10~8_combout\,
	combout => \pc|sr_out[21]~6_combout\);

-- Location: LCFF_X75_Y16_N17
\ir|sr_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \memory|altsyncram_component|auto_generated|q_a\(19),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ir|sr_out\(19));

-- Location: LCFF_X76_Y18_N31
\pc|sr_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \pc|sr_out[21]~6_combout\,
	sdata => \ir|sr_out\(19),
	sclr => \rst~combout\,
	sload => \ctr_mips|pstate.jump_ex_st~regout\,
	ena => \pc|sr_out[0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|sr_out\(21));

-- Location: LCCOMB_X71_Y21_N2
\mux_ulaA|m_out[21]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaA|m_out[21]~19_combout\ = (\ctr_mips|WideOr1~combout\ & (\rgA|sr_out\(21) & ((!\actr|Equal13~1_combout\)))) # (!\ctr_mips|WideOr1~combout\ & (((\pc|sr_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgA|sr_out\(21),
	datab => \pc|sr_out\(21),
	datac => \ctr_mips|WideOr1~combout\,
	datad => \actr|Equal13~1_combout\,
	combout => \mux_ulaA|m_out[21]~19_combout\);

-- Location: LCCOMB_X70_Y18_N14
\alu|ShiftLeft0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~12_combout\ = (\mux_ulaA|m_out[22]~18_combout\) # ((\mux_ulaA|m_out[20]~20_combout\) # ((\mux_ulaA|m_out[19]~21_combout\) # (\mux_ulaA|m_out[21]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[22]~18_combout\,
	datab => \mux_ulaA|m_out[20]~20_combout\,
	datac => \mux_ulaA|m_out[19]~21_combout\,
	datad => \mux_ulaA|m_out[21]~19_combout\,
	combout => \alu|ShiftLeft0~12_combout\);

-- Location: LCCOMB_X74_Y18_N2
\pc|sr_out[16]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc|sr_out[16]~11_combout\ = (\ctr_mips|pstate.branch_ex_st~regout\ & (\regULA|sr_out\(16))) # (!\ctr_mips|pstate.branch_ex_st~regout\ & ((\alu|Mux15~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.branch_ex_st~regout\,
	datab => \regULA|sr_out\(16),
	datad => \alu|Mux15~6_combout\,
	combout => \pc|sr_out[16]~11_combout\);

-- Location: LCFF_X67_Y19_N17
\ir|sr_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \memory|altsyncram_component|auto_generated|q_a\(14),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ir|sr_out\(14));

-- Location: LCFF_X74_Y18_N3
\pc|sr_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \pc|sr_out[16]~11_combout\,
	sdata => \ir|sr_out\(14),
	sclr => \rst~combout\,
	sload => \ctr_mips|pstate.jump_ex_st~regout\,
	ena => \pc|sr_out[0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|sr_out\(16));

-- Location: LCCOMB_X74_Y18_N14
\mux_ulaA|m_out[16]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaA|m_out[16]~24_combout\ = (\ctr_mips|WideOr1~combout\ & (\rgA|sr_out\(16) & ((!\actr|Equal13~1_combout\)))) # (!\ctr_mips|WideOr1~combout\ & (((\pc|sr_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgA|sr_out\(16),
	datab => \pc|sr_out\(16),
	datac => \actr|Equal13~1_combout\,
	datad => \ctr_mips|WideOr1~combout\,
	combout => \mux_ulaA|m_out[16]~24_combout\);

-- Location: LCCOMB_X74_Y20_N22
\bcoreg|breg32_rtl_1_bypass[41]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_1_bypass[41]~feeder_combout\ = \breg_data_mux|m_out[15]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \breg_data_mux|m_out[15]~20_combout\,
	combout => \bcoreg|breg32_rtl_1_bypass[41]~feeder_combout\);

-- Location: LCFF_X74_Y20_N23
\bcoreg|breg32_rtl_1_bypass[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|breg32_rtl_1_bypass[41]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bcoreg|breg32_rtl_1_bypass\(41));

-- Location: LCCOMB_X66_Y17_N8
\rdm|sr_out[22]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \rdm|sr_out[22]~22_combout\ = (\ctr_mips|pstate.ldreghalf_st~regout\ & ((\sgnext16|output[16]~0_combout\))) # (!\ctr_mips|pstate.ldreghalf_st~regout\ & (\memory|altsyncram_component|auto_generated|q_a\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|altsyncram_component|auto_generated|q_a\(22),
	datab => \ctr_mips|pstate.ldreghalf_st~regout\,
	datad => \sgnext16|output[16]~0_combout\,
	combout => \rdm|sr_out[22]~22_combout\);

-- Location: LCFF_X66_Y17_N9
\rdm|sr_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \rdm|sr_out[22]~22_combout\,
	sdata => \sgnext8|output[8]~0_combout\,
	sload => \ctr_mips|pstate.ldregbyte_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rdm|sr_out\(22));

-- Location: LCFF_X72_Y19_N27
\regULA|sr_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \alu|Mux9~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regULA|sr_out\(22));

-- Location: LCCOMB_X74_Y17_N10
\breg_data_mux|m_out[22]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[22]~13_combout\ = (\ctr_mips|pstate.ldreg_st~regout\ & (\rdm|sr_out\(22))) # (!\ctr_mips|pstate.ldreg_st~regout\ & ((\regULA|sr_out\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctr_mips|pstate.ldreg_st~regout\,
	datac => \rdm|sr_out\(22),
	datad => \regULA|sr_out\(22),
	combout => \breg_data_mux|m_out[22]~13_combout\);

-- Location: LCCOMB_X66_Y17_N18
\rdm|sr_out[25]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \rdm|sr_out[25]~25_combout\ = (\ctr_mips|pstate.ldreghalf_st~regout\ & ((\sgnext16|output[16]~0_combout\))) # (!\ctr_mips|pstate.ldreghalf_st~regout\ & (\memory|altsyncram_component|auto_generated|q_a\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|altsyncram_component|auto_generated|q_a\(25),
	datab => \ctr_mips|pstate.ldreghalf_st~regout\,
	datad => \sgnext16|output[16]~0_combout\,
	combout => \rdm|sr_out[25]~25_combout\);

-- Location: LCFF_X66_Y17_N19
\rdm|sr_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \rdm|sr_out[25]~25_combout\,
	sdata => \sgnext8|output[8]~0_combout\,
	sload => \ctr_mips|pstate.ldregbyte_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rdm|sr_out\(25));

-- Location: LCCOMB_X71_Y18_N20
\mux_ulaA|m_out[5]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaA|m_out[5]~27_combout\ = (\ctr_mips|WideOr1~combout\ & (\rgA|sr_out\(5) & ((!\actr|Equal13~1_combout\)))) # (!\ctr_mips|WideOr1~combout\ & (((\pc|sr_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgA|sr_out\(5),
	datab => \pc|sr_out\(5),
	datac => \ctr_mips|WideOr1~combout\,
	datad => \actr|Equal13~1_combout\,
	combout => \mux_ulaA|m_out[5]~27_combout\);

-- Location: LCCOMB_X66_Y17_N14
\rdm|sr_out[29]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \rdm|sr_out[29]~29_combout\ = (\ctr_mips|pstate.ldreghalf_st~regout\ & ((\sgnext16|output[16]~0_combout\))) # (!\ctr_mips|pstate.ldreghalf_st~regout\ & (\memory|altsyncram_component|auto_generated|q_a\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.ldreghalf_st~regout\,
	datab => \memory|altsyncram_component|auto_generated|q_a\(29),
	datad => \sgnext16|output[16]~0_combout\,
	combout => \rdm|sr_out[29]~29_combout\);

-- Location: LCFF_X66_Y17_N15
\rdm|sr_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \rdm|sr_out[29]~29_combout\,
	sdata => \sgnext8|output[8]~0_combout\,
	sload => \ctr_mips|pstate.ldregbyte_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rdm|sr_out\(29));

-- Location: LCCOMB_X69_Y19_N2
\mux_ulaB|m_out[29]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[29]~67_combout\ = (\mux_ulaB|m_out[31]~30_combout\) # ((\ctr_mips|WideOr0~0_combout\ & (\ctr_mips|pstate.fetch_st~regout\ & \rgB|sr_out\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|WideOr0~0_combout\,
	datab => \ctr_mips|pstate.fetch_st~regout\,
	datac => \rgB|sr_out\(29),
	datad => \mux_ulaB|m_out[31]~30_combout\,
	combout => \mux_ulaB|m_out[29]~67_combout\);

-- Location: LCCOMB_X75_Y18_N22
\pc|sr_out~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc|sr_out~43_combout\ = (\ctr_mips|pstate.jump_ex_st~regout\ & (\regULA|sr_out\(29))) # (!\ctr_mips|pstate.jump_ex_st~regout\ & ((\ctr_mips|pstate.branch_ex_st~regout\ & (\regULA|sr_out\(29))) # (!\ctr_mips|pstate.branch_ex_st~regout\ & 
-- ((\alu|Mux2~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.jump_ex_st~regout\,
	datab => \regULA|sr_out\(29),
	datac => \ctr_mips|pstate.branch_ex_st~regout\,
	datad => \alu|Mux2~10_combout\,
	combout => \pc|sr_out~43_combout\);

-- Location: LCCOMB_X72_Y18_N6
\pc|sr_out[28]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc|sr_out[28]~39_combout\ = (\rst~combout\) # ((!\ctr_mips|pstate.jump_ex_st~regout\ & !\pc_wr_s~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.jump_ex_st~regout\,
	datac => \rst~combout\,
	datad => \pc_wr_s~1_combout\,
	combout => \pc|sr_out[28]~39_combout\);

-- Location: LCFF_X75_Y18_N23
\pc|sr_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \pc|sr_out~43_combout\,
	sclr => \rst~combout\,
	ena => \pc|sr_out[28]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|sr_out\(29));

-- Location: LCCOMB_X75_Y18_N28
\mux_ulaA|m_out[29]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaA|m_out[29]~11_combout\ = (\ctr_mips|WideOr1~combout\ & (\rgA|sr_out\(29) & ((!\actr|Equal13~1_combout\)))) # (!\ctr_mips|WideOr1~combout\ & (((\pc|sr_out\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgA|sr_out\(29),
	datab => \pc|sr_out\(29),
	datac => \ctr_mips|WideOr1~combout\,
	datad => \actr|Equal13~1_combout\,
	combout => \mux_ulaA|m_out[29]~11_combout\);

-- Location: LCCOMB_X66_Y21_N18
\alu|Mux3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux3~6_combout\ = (\actr|alu_ctr[2]~21_combout\) # ((\mux_ulaA|m_out[4]~9_combout\ & !\actr|alu_ctr[0]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[4]~9_combout\,
	datac => \actr|alu_ctr[0]~20_combout\,
	datad => \actr|alu_ctr[2]~21_combout\,
	combout => \alu|Mux3~6_combout\);

-- Location: LCCOMB_X67_Y21_N24
\alu|Mux2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux2~4_combout\ = (\alu|Mux3~7_combout\ & (((!\alu|Mux3~6_combout\)))) # (!\alu|Mux3~7_combout\ & ((\mux_ulaB|m_out[29]~67_combout\ & (!\mux_ulaA|m_out[29]~11_combout\ & !\alu|Mux3~6_combout\)) # (!\mux_ulaB|m_out[29]~67_combout\ & 
-- (\mux_ulaA|m_out[29]~11_combout\ $ (\alu|Mux3~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux3~7_combout\,
	datab => \mux_ulaB|m_out[29]~67_combout\,
	datac => \mux_ulaA|m_out[29]~11_combout\,
	datad => \alu|Mux3~6_combout\,
	combout => \alu|Mux2~4_combout\);

-- Location: LCCOMB_X68_Y14_N10
\alu|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux2~0_combout\ = (\mux_ulaA|m_out[0]~1_combout\ & ((\rgB|sr_out\(26)))) # (!\mux_ulaA|m_out[0]~1_combout\ & (\rgB|sr_out\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rgB|sr_out\(27),
	datac => \rgB|sr_out\(26),
	datad => \mux_ulaA|m_out[0]~1_combout\,
	combout => \alu|Mux2~0_combout\);

-- Location: LCCOMB_X67_Y14_N18
\alu|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux2~1_combout\ = (!\mux_ulaB|Equal2~0_combout\ & ((\alu|Mux28~11_combout\ & ((\alu|Mux2~0_combout\))) # (!\alu|Mux28~11_combout\ & (\alu|ShiftLeft0~123_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~123_combout\,
	datab => \mux_ulaB|Equal2~0_combout\,
	datac => \alu|Mux2~0_combout\,
	datad => \alu|Mux28~11_combout\,
	combout => \alu|Mux2~1_combout\);

-- Location: LCCOMB_X68_Y14_N2
\alu|ShiftLeft0~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~114_combout\ = (!\mux_ulaA|m_out[1]~7_combout\ & ((\mux_ulaA|m_out[0]~1_combout\ & (\rgB|sr_out\(24))) # (!\mux_ulaA|m_out[0]~1_combout\ & ((\rgB|sr_out\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[1]~7_combout\,
	datab => \rgB|sr_out\(24),
	datac => \rgB|sr_out\(25),
	datad => \mux_ulaA|m_out[0]~1_combout\,
	combout => \alu|ShiftLeft0~114_combout\);

-- Location: LCCOMB_X68_Y14_N28
\alu|ShiftLeft0~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~113_combout\ = (\mux_ulaA|m_out[1]~7_combout\ & ((\mux_ulaA|m_out[0]~1_combout\ & (\rgB|sr_out\(22))) # (!\mux_ulaA|m_out[0]~1_combout\ & ((\rgB|sr_out\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[1]~7_combout\,
	datab => \rgB|sr_out\(22),
	datac => \rgB|sr_out\(23),
	datad => \mux_ulaA|m_out[0]~1_combout\,
	combout => \alu|ShiftLeft0~113_combout\);

-- Location: LCCOMB_X68_Y14_N12
\alu|ShiftLeft0~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~115_combout\ = (\mux_ulaB|m_out[31]~30_combout\) # ((!\mux_ulaB|Equal2~0_combout\ & ((\alu|ShiftLeft0~114_combout\) # (\alu|ShiftLeft0~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|Equal2~0_combout\,
	datab => \alu|ShiftLeft0~114_combout\,
	datac => \mux_ulaB|m_out[31]~30_combout\,
	datad => \alu|ShiftLeft0~113_combout\,
	combout => \alu|ShiftLeft0~115_combout\);

-- Location: LCCOMB_X66_Y17_N0
\rdm|sr_out[30]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \rdm|sr_out[30]~30_combout\ = (\ctr_mips|pstate.ldreghalf_st~regout\ & ((\sgnext16|output[16]~0_combout\))) # (!\ctr_mips|pstate.ldreghalf_st~regout\ & (\memory|altsyncram_component|auto_generated|q_a\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|altsyncram_component|auto_generated|q_a\(30),
	datab => \ctr_mips|pstate.ldreghalf_st~regout\,
	datad => \sgnext16|output[16]~0_combout\,
	combout => \rdm|sr_out[30]~30_combout\);

-- Location: LCFF_X66_Y17_N1
\rdm|sr_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \rdm|sr_out[30]~30_combout\,
	sdata => \sgnext8|output[8]~0_combout\,
	sload => \ctr_mips|pstate.ldregbyte_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rdm|sr_out\(30));

-- Location: LCCOMB_X67_Y20_N22
\alu|Mux16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux16~2_combout\ = (!\mux_ulaA|m_out[3]~3_combout\ & (!\mux_ulaA|m_out[0]~1_combout\ & (!\mux_ulaA|m_out[1]~7_combout\ & !\mux_ulaA|m_out[2]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[3]~3_combout\,
	datab => \mux_ulaA|m_out[0]~1_combout\,
	datac => \mux_ulaA|m_out[1]~7_combout\,
	datad => \mux_ulaA|m_out[2]~5_combout\,
	combout => \alu|Mux16~2_combout\);

-- Location: LCCOMB_X67_Y20_N0
\alu|Mux1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux1~3_combout\ = (\alu|Mux16~2_combout\ & ((\alu|ShiftLeft0~18_combout\ & (\rgB|sr_out\(30))) # (!\alu|ShiftLeft0~18_combout\ & ((\rgB|sr_out\(31)))))) # (!\alu|Mux16~2_combout\ & (((\rgB|sr_out\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(30),
	datab => \alu|Mux16~2_combout\,
	datac => \rgB|sr_out\(31),
	datad => \alu|ShiftLeft0~18_combout\,
	combout => \alu|Mux1~3_combout\);

-- Location: LCCOMB_X67_Y21_N2
\alu|Mux1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux1~4_combout\ = (!\actr|alu_ctr[3]~25_combout\ & ((\mux_ulaB|m_out[31]~30_combout\) # ((!\mux_ulaB|Equal2~0_combout\ & \alu|Mux1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~30_combout\,
	datab => \mux_ulaB|Equal2~0_combout\,
	datac => \actr|alu_ctr[3]~25_combout\,
	datad => \alu|Mux1~3_combout\,
	combout => \alu|Mux1~4_combout\);

-- Location: LCCOMB_X67_Y21_N14
\alu|Mux1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux1~6_combout\ = (\actr|alu_ctr[0]~20_combout\ & (((!\actr|alu_ctr[3]~25_combout\ & \alu|Mux1~4_combout\)))) # (!\actr|alu_ctr[0]~20_combout\ & (\actr|alu_ctr[3]~25_combout\ & ((\alu|Mux1~5_combout\) # (\alu|Mux1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux1~5_combout\,
	datab => \actr|alu_ctr[0]~20_combout\,
	datac => \actr|alu_ctr[3]~25_combout\,
	datad => \alu|Mux1~4_combout\,
	combout => \alu|Mux1~6_combout\);

-- Location: LCCOMB_X68_Y20_N12
\alu|ShiftRight1~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~46_combout\ = (!\mux_ulaB|Equal2~0_combout\ & ((\mux_ulaA|m_out[0]~1_combout\ & ((\rgB|sr_out\(31)))) # (!\mux_ulaA|m_out[0]~1_combout\ & (\rgB|sr_out\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(30),
	datab => \rgB|sr_out\(31),
	datac => \mux_ulaB|Equal2~0_combout\,
	datad => \mux_ulaA|m_out[0]~1_combout\,
	combout => \alu|ShiftRight1~46_combout\);

-- Location: LCCOMB_X71_Y14_N22
\alu|ShiftRight1~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~87_combout\ = (!\mux_ulaA|m_out[1]~7_combout\ & (\alu|Mux31~14_combout\ & ((\mux_ulaB|m_out[31]~30_combout\) # (\alu|ShiftRight1~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~30_combout\,
	datab => \mux_ulaA|m_out[1]~7_combout\,
	datac => \alu|ShiftRight1~46_combout\,
	datad => \alu|Mux31~14_combout\,
	combout => \alu|ShiftRight1~87_combout\);

-- Location: LCCOMB_X67_Y20_N16
\mux_ulaB|m_out[30]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[30]~66_combout\ = (\mux_ulaB|m_out[31]~30_combout\) # ((\rgB|sr_out\(30) & (\ctr_mips|pstate.fetch_st~regout\ & \ctr_mips|WideOr0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(30),
	datab => \ctr_mips|pstate.fetch_st~regout\,
	datac => \ctr_mips|WideOr0~0_combout\,
	datad => \mux_ulaB|m_out[31]~30_combout\,
	combout => \mux_ulaB|m_out[30]~66_combout\);

-- Location: LCCOMB_X75_Y18_N26
\bcoreg|regA[28]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regA[28]~7_combout\ = (!\bcoreg|Equal0~1_combout\ & ((\bcoreg|breg32~combout\ & (\bcoreg|breg32_rtl_1_bypass\(67))) # (!\bcoreg|breg32~combout\ & ((\bcoreg|breg32_rtl_0|auto_generated|ram_block1a28\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|Equal0~1_combout\,
	datab => \bcoreg|breg32_rtl_1_bypass\(67),
	datac => \bcoreg|breg32~combout\,
	datad => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a28\,
	combout => \bcoreg|regA[28]~7_combout\);

-- Location: LCFF_X75_Y18_N27
\rgA|sr_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|regA[28]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgA|sr_out\(28));

-- Location: LCCOMB_X75_Y18_N0
\mux_ulaA|m_out[28]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaA|m_out[28]~12_combout\ = (\ctr_mips|WideOr1~combout\ & (((\rgA|sr_out\(28) & !\actr|Equal13~1_combout\)))) # (!\ctr_mips|WideOr1~combout\ & (\pc|sr_out\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|sr_out\(28),
	datab => \rgA|sr_out\(28),
	datac => \ctr_mips|WideOr1~combout\,
	datad => \actr|Equal13~1_combout\,
	combout => \mux_ulaA|m_out[28]~12_combout\);

-- Location: LCCOMB_X94_Y24_N26
\bcoreg|breg32_rtl_1_bypass[65]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_1_bypass[65]~feeder_combout\ = \breg_data_mux|m_out[27]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \breg_data_mux|m_out[27]~8_combout\,
	combout => \bcoreg|breg32_rtl_1_bypass[65]~feeder_combout\);

-- Location: LCFF_X94_Y24_N27
\bcoreg|breg32_rtl_1_bypass[65]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|breg32_rtl_1_bypass[65]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bcoreg|breg32_rtl_1_bypass\(65));

-- Location: LCFF_X63_Y20_N21
\ir|sr_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \memory|altsyncram_component|auto_generated|q_a\(22),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ir|sr_out\(22));

-- Location: LCFF_X75_Y16_N11
\ir|sr_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \memory|altsyncram_component|auto_generated|q_a\(21),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ir|sr_out\(21));

-- Location: LCCOMB_X75_Y16_N12
\bcoreg|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|Equal0~0_combout\ = (!\ir|sr_out\(23) & (!\ir|sr_out\(22) & (!\ir|sr_out\(24) & !\ir|sr_out\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(23),
	datab => \ir|sr_out\(22),
	datac => \ir|sr_out\(24),
	datad => \ir|sr_out\(21),
	combout => \bcoreg|Equal0~0_combout\);

-- Location: LCCOMB_X75_Y16_N10
\bcoreg|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|Equal0~1_combout\ = (!\ir|sr_out\(25) & \bcoreg|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ir|sr_out\(25),
	datad => \bcoreg|Equal0~0_combout\,
	combout => \bcoreg|Equal0~1_combout\);

-- Location: LCCOMB_X75_Y20_N24
\bcoreg|regA[27]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regA[27]~8_combout\ = (!\bcoreg|Equal0~1_combout\ & ((\bcoreg|breg32~combout\ & ((\bcoreg|breg32_rtl_1_bypass\(65)))) # (!\bcoreg|breg32~combout\ & (\bcoreg|breg32_rtl_0|auto_generated|ram_block1a27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32~combout\,
	datab => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a27\,
	datac => \bcoreg|breg32_rtl_1_bypass\(65),
	datad => \bcoreg|Equal0~1_combout\,
	combout => \bcoreg|regA[27]~8_combout\);

-- Location: LCFF_X75_Y20_N25
\rgA|sr_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|regA[27]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgA|sr_out\(27));

-- Location: LCCOMB_X71_Y18_N8
\mux_ulaA|m_out[27]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaA|m_out[27]~13_combout\ = (\ctr_mips|WideOr1~combout\ & (((!\actr|Equal13~1_combout\ & \rgA|sr_out\(27))))) # (!\ctr_mips|WideOr1~combout\ & (\pc|sr_out\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|sr_out\(27),
	datab => \actr|Equal13~1_combout\,
	datac => \ctr_mips|WideOr1~combout\,
	datad => \rgA|sr_out\(27),
	combout => \mux_ulaA|m_out[27]~13_combout\);

-- Location: LCCOMB_X68_Y18_N6
\mux_ulaB|m_out[26]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[26]~70_combout\ = (\mux_ulaB|m_out[31]~30_combout\) # ((\rgB|sr_out\(26) & (\ctr_mips|pstate.fetch_st~regout\ & \ctr_mips|WideOr0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(26),
	datab => \ctr_mips|pstate.fetch_st~regout\,
	datac => \mux_ulaB|m_out[31]~30_combout\,
	datad => \ctr_mips|WideOr0~0_combout\,
	combout => \mux_ulaB|m_out[26]~70_combout\);

-- Location: LCCOMB_X76_Y18_N28
\pc|sr_out[25]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc|sr_out[25]~2_combout\ = (\ctr_mips|pstate.branch_ex_st~regout\ & (\regULA|sr_out\(25))) # (!\ctr_mips|pstate.branch_ex_st~regout\ & ((\alu|Mux6~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.branch_ex_st~regout\,
	datab => \regULA|sr_out\(25),
	datad => \alu|Mux6~combout\,
	combout => \pc|sr_out[25]~2_combout\);

-- Location: LCFF_X68_Y16_N23
\ir|sr_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \memory|altsyncram_component|auto_generated|q_a\(23),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ir|sr_out\(23));

-- Location: LCFF_X76_Y18_N29
\pc|sr_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \pc|sr_out[25]~2_combout\,
	sdata => \ir|sr_out\(23),
	sclr => \rst~combout\,
	sload => \ctr_mips|pstate.jump_ex_st~regout\,
	ena => \pc|sr_out[0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|sr_out\(25));

-- Location: LCCOMB_X74_Y21_N20
\bcoreg|breg32_rtl_1_bypass[61]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_1_bypass[61]~feeder_combout\ = \breg_data_mux|m_out[25]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \breg_data_mux|m_out[25]~10_combout\,
	combout => \bcoreg|breg32_rtl_1_bypass[61]~feeder_combout\);

-- Location: LCFF_X74_Y21_N21
\bcoreg|breg32_rtl_1_bypass[61]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|breg32_rtl_1_bypass[61]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bcoreg|breg32_rtl_1_bypass\(61));

-- Location: LCCOMB_X74_Y21_N4
\bcoreg|regA[25]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regA[25]~10_combout\ = (!\bcoreg|Equal0~1_combout\ & ((\bcoreg|breg32~combout\ & ((\bcoreg|breg32_rtl_1_bypass\(61)))) # (!\bcoreg|breg32~combout\ & (\bcoreg|breg32_rtl_0|auto_generated|ram_block1a25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a25\,
	datab => \bcoreg|breg32_rtl_1_bypass\(61),
	datac => \bcoreg|Equal0~1_combout\,
	datad => \bcoreg|breg32~combout\,
	combout => \bcoreg|regA[25]~10_combout\);

-- Location: LCFF_X74_Y21_N5
\rgA|sr_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|regA[25]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgA|sr_out\(25));

-- Location: LCCOMB_X70_Y18_N30
\mux_ulaA|m_out[25]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaA|m_out[25]~15_combout\ = (\ctr_mips|WideOr1~combout\ & (((\rgA|sr_out\(25) & !\actr|Equal13~1_combout\)))) # (!\ctr_mips|WideOr1~combout\ & (\pc|sr_out\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|WideOr1~combout\,
	datab => \pc|sr_out\(25),
	datac => \rgA|sr_out\(25),
	datad => \actr|Equal13~1_combout\,
	combout => \mux_ulaA|m_out[25]~15_combout\);

-- Location: LCCOMB_X67_Y21_N4
\mux_ulaB|m_out[24]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[24]~72_combout\ = (\mux_ulaB|m_out[31]~30_combout\) # ((\rgB|sr_out\(24) & (\ctr_mips|WideOr0~0_combout\ & \ctr_mips|pstate.fetch_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(24),
	datab => \ctr_mips|WideOr0~0_combout\,
	datac => \ctr_mips|pstate.fetch_st~regout\,
	datad => \mux_ulaB|m_out[31]~30_combout\,
	combout => \mux_ulaB|m_out[24]~72_combout\);

-- Location: LCCOMB_X76_Y18_N18
\pc|sr_out[23]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc|sr_out[23]~4_combout\ = (\ctr_mips|pstate.branch_ex_st~regout\ & (\regULA|sr_out\(23))) # (!\ctr_mips|pstate.branch_ex_st~regout\ & ((\alu|Mux8~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.branch_ex_st~regout\,
	datab => \regULA|sr_out\(23),
	datad => \alu|Mux8~8_combout\,
	combout => \pc|sr_out[23]~4_combout\);

-- Location: LCFF_X76_Y18_N19
\pc|sr_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \pc|sr_out[23]~4_combout\,
	sdata => \ir|sr_out\(21),
	sclr => \rst~combout\,
	sload => \ctr_mips|pstate.jump_ex_st~regout\,
	ena => \pc|sr_out[0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|sr_out\(23));

-- Location: LCCOMB_X66_Y20_N26
\bcoreg|regA[23]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regA[23]~12_combout\ = (!\bcoreg|Equal0~1_combout\ & ((\bcoreg|breg32~combout\ & ((\bcoreg|breg32_rtl_1_bypass\(57)))) # (!\bcoreg|breg32~combout\ & (\bcoreg|breg32_rtl_0|auto_generated|ram_block1a23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|Equal0~1_combout\,
	datab => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a23\,
	datac => \bcoreg|breg32_rtl_1_bypass\(57),
	datad => \bcoreg|breg32~combout\,
	combout => \bcoreg|regA[23]~12_combout\);

-- Location: LCFF_X70_Y20_N1
\rgA|sr_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \bcoreg|regA[23]~12_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgA|sr_out\(23));

-- Location: LCCOMB_X70_Y18_N18
\mux_ulaA|m_out[23]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaA|m_out[23]~17_combout\ = (\ctr_mips|WideOr1~combout\ & (((\rgA|sr_out\(23) & !\actr|Equal13~1_combout\)))) # (!\ctr_mips|WideOr1~combout\ & (\pc|sr_out\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|WideOr1~combout\,
	datab => \pc|sr_out\(23),
	datac => \rgA|sr_out\(23),
	datad => \actr|Equal13~1_combout\,
	combout => \mux_ulaA|m_out[23]~17_combout\);

-- Location: LCFF_X75_Y20_N21
\bcoreg|breg32_rtl_1_bypass[55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \breg_data_mux|m_out[22]~13_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bcoreg|breg32_rtl_1_bypass\(55));

-- Location: LCCOMB_X74_Y21_N30
\bcoreg|regA[22]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regA[22]~13_combout\ = (!\bcoreg|Equal0~1_combout\ & ((\bcoreg|breg32~combout\ & (\bcoreg|breg32_rtl_1_bypass\(55))) # (!\bcoreg|breg32~combout\ & ((\bcoreg|breg32_rtl_0|auto_generated|ram_block1a22\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32~combout\,
	datab => \bcoreg|Equal0~1_combout\,
	datac => \bcoreg|breg32_rtl_1_bypass\(55),
	datad => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a22\,
	combout => \bcoreg|regA[22]~13_combout\);

-- Location: LCFF_X74_Y21_N31
\rgA|sr_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|regA[22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgA|sr_out\(22));

-- Location: LCCOMB_X76_Y18_N24
\pc|sr_out[22]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc|sr_out[22]~5_combout\ = (\ctr_mips|pstate.branch_ex_st~regout\ & (\regULA|sr_out\(22))) # (!\ctr_mips|pstate.branch_ex_st~regout\ & ((\alu|Mux9~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.branch_ex_st~regout\,
	datab => \regULA|sr_out\(22),
	datad => \alu|Mux9~8_combout\,
	combout => \pc|sr_out[22]~5_combout\);

-- Location: LCFF_X76_Y18_N25
\pc|sr_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \pc|sr_out[22]~5_combout\,
	sdata => \ir|sr_out\(20),
	sclr => \rst~combout\,
	sload => \ctr_mips|pstate.jump_ex_st~regout\,
	ena => \pc|sr_out[0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|sr_out\(22));

-- Location: LCCOMB_X70_Y18_N10
\mux_ulaA|m_out[22]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaA|m_out[22]~18_combout\ = (\ctr_mips|WideOr1~combout\ & (\rgA|sr_out\(22) & ((!\actr|Equal13~1_combout\)))) # (!\ctr_mips|WideOr1~combout\ & (((\pc|sr_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|WideOr1~combout\,
	datab => \rgA|sr_out\(22),
	datac => \pc|sr_out\(22),
	datad => \actr|Equal13~1_combout\,
	combout => \mux_ulaA|m_out[22]~18_combout\);

-- Location: LCCOMB_X69_Y19_N22
\mux_ulaB|m_out[18]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[18]~78_combout\ = (\mux_ulaB|m_out[31]~30_combout\) # ((\ctr_mips|WideOr0~0_combout\ & (\ctr_mips|pstate.fetch_st~regout\ & \rgB|sr_out\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|WideOr0~0_combout\,
	datab => \ctr_mips|pstate.fetch_st~regout\,
	datac => \rgB|sr_out\(18),
	datad => \mux_ulaB|m_out[31]~30_combout\,
	combout => \mux_ulaB|m_out[18]~78_combout\);

-- Location: LCCOMB_X74_Y18_N28
\pc|sr_out[17]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc|sr_out[17]~10_combout\ = (\ctr_mips|pstate.branch_ex_st~regout\ & (\regULA|sr_out\(17))) # (!\ctr_mips|pstate.branch_ex_st~regout\ & ((\alu|Mux14~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.branch_ex_st~regout\,
	datab => \regULA|sr_out\(17),
	datad => \alu|Mux14~11_combout\,
	combout => \pc|sr_out[17]~10_combout\);

-- Location: LCFF_X74_Y18_N29
\pc|sr_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \pc|sr_out[17]~10_combout\,
	sdata => \ir|sr_out\(15),
	sclr => \rst~combout\,
	sload => \ctr_mips|pstate.jump_ex_st~regout\,
	ena => \pc|sr_out[0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|sr_out\(17));

-- Location: LCCOMB_X74_Y18_N0
\mux_ulaA|m_out[17]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaA|m_out[17]~23_combout\ = (\ctr_mips|WideOr1~combout\ & (\rgA|sr_out\(17) & ((!\actr|Equal13~1_combout\)))) # (!\ctr_mips|WideOr1~combout\ & (((\pc|sr_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgA|sr_out\(17),
	datab => \pc|sr_out\(17),
	datac => \ctr_mips|WideOr1~combout\,
	datad => \actr|Equal13~1_combout\,
	combout => \mux_ulaA|m_out[17]~23_combout\);

-- Location: LCFF_X68_Y18_N21
\ir|sr_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \memory|altsyncram_component|auto_generated|q_a\(12),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ir|sr_out\(12));

-- Location: LCFF_X69_Y19_N25
\ir|sr_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \memory|altsyncram_component|auto_generated|q_a\(10),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ir|sr_out\(10));

-- Location: LCCOMB_X68_Y18_N20
\mux_ulaB|m_out[12]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[12]~41_combout\ = (\ctr_mips|pstate.decode_st~regout\ & (((\ir|sr_out\(10))))) # (!\ctr_mips|pstate.decode_st~regout\ & ((\ctr_mips|pstate.fetch_st~regout\ & (\ir|sr_out\(12))) # (!\ctr_mips|pstate.fetch_st~regout\ & ((\ir|sr_out\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.decode_st~regout\,
	datab => \ctr_mips|pstate.fetch_st~regout\,
	datac => \ir|sr_out\(12),
	datad => \ir|sr_out\(10),
	combout => \mux_ulaB|m_out[12]~41_combout\);

-- Location: LCCOMB_X69_Y23_N20
\mux_ulaB|m_out[12]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[12]~42_combout\ = (\ctr_mips|WideOr0~0_combout\ & (!\ctr_mips|s_aluBin\(0) & (\rgB|sr_out\(12)))) # (!\ctr_mips|WideOr0~0_combout\ & (((\mux_ulaB|m_out[12]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|s_aluBin\(0),
	datab => \rgB|sr_out\(12),
	datac => \mux_ulaB|m_out[12]~41_combout\,
	datad => \ctr_mips|WideOr0~0_combout\,
	combout => \mux_ulaB|m_out[12]~42_combout\);

-- Location: LCCOMB_X75_Y19_N6
\bcoreg|regA[11]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regA[11]~26_combout\ = (!\bcoreg|Equal0~1_combout\ & ((\bcoreg|breg32~combout\ & ((\bcoreg|breg32_rtl_1_bypass\(33)))) # (!\bcoreg|breg32~combout\ & (\bcoreg|breg32_rtl_0|auto_generated|ram_block1a11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32~combout\,
	datab => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a11\,
	datac => \bcoreg|breg32_rtl_1_bypass\(33),
	datad => \bcoreg|Equal0~1_combout\,
	combout => \bcoreg|regA[11]~26_combout\);

-- Location: LCFF_X75_Y19_N7
\rgA|sr_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|regA[11]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgA|sr_out\(11));

-- Location: LCCOMB_X71_Y19_N10
\mux_ulaA|m_out[11]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaA|m_out[11]~31_combout\ = (\ctr_mips|WideOr1~combout\ & (((\rgA|sr_out\(11) & !\actr|Equal13~1_combout\)))) # (!\ctr_mips|WideOr1~combout\ & (\pc|sr_out\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|sr_out\(11),
	datab => \rgA|sr_out\(11),
	datac => \actr|Equal13~1_combout\,
	datad => \ctr_mips|WideOr1~combout\,
	combout => \mux_ulaA|m_out[11]~31_combout\);

-- Location: LCCOMB_X74_Y21_N2
\bcoreg|regA[10]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regA[10]~27_combout\ = (!\bcoreg|Equal0~1_combout\ & ((\bcoreg|breg32~combout\ & (\bcoreg|breg32_rtl_1_bypass\(31))) # (!\bcoreg|breg32~combout\ & ((\bcoreg|breg32_rtl_0|auto_generated|ram_block1a10\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_1_bypass\(31),
	datab => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a10\,
	datac => \bcoreg|Equal0~1_combout\,
	datad => \bcoreg|breg32~combout\,
	combout => \bcoreg|regA[10]~27_combout\);

-- Location: LCFF_X74_Y21_N3
\rgA|sr_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|regA[10]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgA|sr_out\(10));

-- Location: LCCOMB_X71_Y21_N24
\mux_ulaA|m_out[10]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaA|m_out[10]~32_combout\ = (\ctr_mips|WideOr1~combout\ & (((\rgA|sr_out\(10) & !\actr|Equal13~1_combout\)))) # (!\ctr_mips|WideOr1~combout\ & (\pc|sr_out\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|sr_out\(10),
	datab => \rgA|sr_out\(10),
	datac => \ctr_mips|WideOr1~combout\,
	datad => \actr|Equal13~1_combout\,
	combout => \mux_ulaA|m_out[10]~32_combout\);

-- Location: LCCOMB_X71_Y21_N0
\pc|sr_out[8]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc|sr_out[8]~19_combout\ = (\ctr_mips|pstate.branch_ex_st~regout\ & (\regULA|sr_out\(8))) # (!\ctr_mips|pstate.branch_ex_st~regout\ & ((\alu|Mux23~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.branch_ex_st~regout\,
	datab => \regULA|sr_out\(8),
	datad => \alu|Mux23~10_combout\,
	combout => \pc|sr_out[8]~19_combout\);

-- Location: LCFF_X71_Y21_N1
\pc|sr_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \pc|sr_out[8]~19_combout\,
	sdata => \ir|sr_out\(6),
	sclr => \rst~combout\,
	sload => \ctr_mips|pstate.jump_ex_st~regout\,
	ena => \pc|sr_out[0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|sr_out\(8));

-- Location: LCCOMB_X71_Y21_N16
\mux_ulaA|m_out[8]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaA|m_out[8]~34_combout\ = (\ctr_mips|WideOr1~combout\ & (\rgA|sr_out\(8) & (!\actr|Equal13~1_combout\))) # (!\ctr_mips|WideOr1~combout\ & (((\pc|sr_out\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgA|sr_out\(8),
	datab => \actr|Equal13~1_combout\,
	datac => \pc|sr_out\(8),
	datad => \ctr_mips|WideOr1~combout\,
	combout => \mux_ulaA|m_out[8]~34_combout\);

-- Location: LCCOMB_X65_Y20_N0
\bcoreg|regA[7]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regA[7]~30_combout\ = (!\bcoreg|Equal0~1_combout\ & ((\bcoreg|breg32~combout\ & (\bcoreg|breg32_rtl_1_bypass\(25))) # (!\bcoreg|breg32~combout\ & ((\bcoreg|breg32_rtl_0|auto_generated|ram_block1a7\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_1_bypass\(25),
	datab => \bcoreg|breg32~combout\,
	datac => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a7\,
	datad => \bcoreg|Equal0~1_combout\,
	combout => \bcoreg|regA[7]~30_combout\);

-- Location: LCFF_X70_Y21_N27
\rgA|sr_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \bcoreg|regA[7]~30_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgA|sr_out\(7));

-- Location: LCCOMB_X71_Y21_N14
\mux_ulaA|m_out[7]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaA|m_out[7]~35_combout\ = (\ctr_mips|WideOr1~combout\ & (((\rgA|sr_out\(7) & !\actr|Equal13~1_combout\)))) # (!\ctr_mips|WideOr1~combout\ & (\pc|sr_out\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|sr_out\(7),
	datab => \rgA|sr_out\(7),
	datac => \ctr_mips|WideOr1~combout\,
	datad => \actr|Equal13~1_combout\,
	combout => \mux_ulaA|m_out[7]~35_combout\);

-- Location: LCCOMB_X71_Y18_N6
\mux_ulaA|m_out[6]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaA|m_out[6]~26_combout\ = (\ctr_mips|WideOr1~combout\ & (\rgA|sr_out\(6) & ((!\actr|Equal13~1_combout\)))) # (!\ctr_mips|WideOr1~combout\ & (((\pc|sr_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgA|sr_out\(6),
	datab => \pc|sr_out\(6),
	datac => \ctr_mips|WideOr1~combout\,
	datad => \actr|Equal13~1_combout\,
	combout => \mux_ulaA|m_out[6]~26_combout\);

-- Location: LCCOMB_X70_Y20_N0
\alu|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~0_combout\ = (\mux_ulaA|m_out[0]~1_combout\ & (\mux_ulaB|m_out[0]~28_combout\ $ (VCC))) # (!\mux_ulaA|m_out[0]~1_combout\ & (\mux_ulaB|m_out[0]~28_combout\ & VCC))
-- \alu|Add1~1\ = CARRY((\mux_ulaA|m_out[0]~1_combout\ & \mux_ulaB|m_out[0]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[0]~1_combout\,
	datab => \mux_ulaB|m_out[0]~28_combout\,
	datad => VCC,
	combout => \alu|Add1~0_combout\,
	cout => \alu|Add1~1\);

-- Location: LCCOMB_X70_Y20_N2
\alu|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~2_combout\ = (\mux_ulaB|m_out[1]~63_combout\ & ((\mux_ulaA|m_out[1]~7_combout\ & (\alu|Add1~1\ & VCC)) # (!\mux_ulaA|m_out[1]~7_combout\ & (!\alu|Add1~1\)))) # (!\mux_ulaB|m_out[1]~63_combout\ & ((\mux_ulaA|m_out[1]~7_combout\ & (!\alu|Add1~1\)) 
-- # (!\mux_ulaA|m_out[1]~7_combout\ & ((\alu|Add1~1\) # (GND)))))
-- \alu|Add1~3\ = CARRY((\mux_ulaB|m_out[1]~63_combout\ & (!\mux_ulaA|m_out[1]~7_combout\ & !\alu|Add1~1\)) # (!\mux_ulaB|m_out[1]~63_combout\ & ((!\alu|Add1~1\) # (!\mux_ulaA|m_out[1]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[1]~63_combout\,
	datab => \mux_ulaA|m_out[1]~7_combout\,
	datad => VCC,
	cin => \alu|Add1~1\,
	combout => \alu|Add1~2_combout\,
	cout => \alu|Add1~3\);

-- Location: LCCOMB_X70_Y20_N8
\alu|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~8_combout\ = ((\mux_ulaB|m_out[4]~58_combout\ $ (\mux_ulaA|m_out[4]~9_combout\ $ (!\alu|Add1~7\)))) # (GND)
-- \alu|Add1~9\ = CARRY((\mux_ulaB|m_out[4]~58_combout\ & ((\mux_ulaA|m_out[4]~9_combout\) # (!\alu|Add1~7\))) # (!\mux_ulaB|m_out[4]~58_combout\ & (\mux_ulaA|m_out[4]~9_combout\ & !\alu|Add1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[4]~58_combout\,
	datab => \mux_ulaA|m_out[4]~9_combout\,
	datad => VCC,
	cin => \alu|Add1~7\,
	combout => \alu|Add1~8_combout\,
	cout => \alu|Add1~9\);

-- Location: LCCOMB_X70_Y20_N18
\alu|Add1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~18_combout\ = (\mux_ulaA|m_out[9]~33_combout\ & ((\mux_ulaB|m_out[9]~48_combout\ & (\alu|Add1~17\ & VCC)) # (!\mux_ulaB|m_out[9]~48_combout\ & (!\alu|Add1~17\)))) # (!\mux_ulaA|m_out[9]~33_combout\ & ((\mux_ulaB|m_out[9]~48_combout\ & 
-- (!\alu|Add1~17\)) # (!\mux_ulaB|m_out[9]~48_combout\ & ((\alu|Add1~17\) # (GND)))))
-- \alu|Add1~19\ = CARRY((\mux_ulaA|m_out[9]~33_combout\ & (!\mux_ulaB|m_out[9]~48_combout\ & !\alu|Add1~17\)) # (!\mux_ulaA|m_out[9]~33_combout\ & ((!\alu|Add1~17\) # (!\mux_ulaB|m_out[9]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[9]~33_combout\,
	datab => \mux_ulaB|m_out[9]~48_combout\,
	datad => VCC,
	cin => \alu|Add1~17\,
	combout => \alu|Add1~18_combout\,
	cout => \alu|Add1~19\);

-- Location: LCCOMB_X70_Y20_N20
\alu|Add1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~20_combout\ = ((\mux_ulaB|m_out[10]~46_combout\ $ (\mux_ulaA|m_out[10]~32_combout\ $ (!\alu|Add1~19\)))) # (GND)
-- \alu|Add1~21\ = CARRY((\mux_ulaB|m_out[10]~46_combout\ & ((\mux_ulaA|m_out[10]~32_combout\) # (!\alu|Add1~19\))) # (!\mux_ulaB|m_out[10]~46_combout\ & (\mux_ulaA|m_out[10]~32_combout\ & !\alu|Add1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[10]~46_combout\,
	datab => \mux_ulaA|m_out[10]~32_combout\,
	datad => VCC,
	cin => \alu|Add1~19\,
	combout => \alu|Add1~20_combout\,
	cout => \alu|Add1~21\);

-- Location: LCCOMB_X70_Y20_N26
\alu|Add1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~26_combout\ = (\mux_ulaB|m_out[13]~40_combout\ & ((\mux_ulaA|m_out[13]~29_combout\ & (\alu|Add1~25\ & VCC)) # (!\mux_ulaA|m_out[13]~29_combout\ & (!\alu|Add1~25\)))) # (!\mux_ulaB|m_out[13]~40_combout\ & ((\mux_ulaA|m_out[13]~29_combout\ & 
-- (!\alu|Add1~25\)) # (!\mux_ulaA|m_out[13]~29_combout\ & ((\alu|Add1~25\) # (GND)))))
-- \alu|Add1~27\ = CARRY((\mux_ulaB|m_out[13]~40_combout\ & (!\mux_ulaA|m_out[13]~29_combout\ & !\alu|Add1~25\)) # (!\mux_ulaB|m_out[13]~40_combout\ & ((!\alu|Add1~25\) # (!\mux_ulaA|m_out[13]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[13]~40_combout\,
	datab => \mux_ulaA|m_out[13]~29_combout\,
	datad => VCC,
	cin => \alu|Add1~25\,
	combout => \alu|Add1~26_combout\,
	cout => \alu|Add1~27\);

-- Location: LCCOMB_X70_Y20_N28
\alu|Add1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~28_combout\ = ((\mux_ulaB|m_out[14]~38_combout\ $ (\mux_ulaA|m_out[14]~28_combout\ $ (!\alu|Add1~27\)))) # (GND)
-- \alu|Add1~29\ = CARRY((\mux_ulaB|m_out[14]~38_combout\ & ((\mux_ulaA|m_out[14]~28_combout\) # (!\alu|Add1~27\))) # (!\mux_ulaB|m_out[14]~38_combout\ & (\mux_ulaA|m_out[14]~28_combout\ & !\alu|Add1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[14]~38_combout\,
	datab => \mux_ulaA|m_out[14]~28_combout\,
	datad => VCC,
	cin => \alu|Add1~27\,
	combout => \alu|Add1~28_combout\,
	cout => \alu|Add1~29\);

-- Location: LCCOMB_X70_Y20_N30
\alu|Add1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~30_combout\ = (\mux_ulaA|m_out[15]~25_combout\ & ((\mux_ulaB|m_out[15]~36_combout\ & (\alu|Add1~29\ & VCC)) # (!\mux_ulaB|m_out[15]~36_combout\ & (!\alu|Add1~29\)))) # (!\mux_ulaA|m_out[15]~25_combout\ & ((\mux_ulaB|m_out[15]~36_combout\ & 
-- (!\alu|Add1~29\)) # (!\mux_ulaB|m_out[15]~36_combout\ & ((\alu|Add1~29\) # (GND)))))
-- \alu|Add1~31\ = CARRY((\mux_ulaA|m_out[15]~25_combout\ & (!\mux_ulaB|m_out[15]~36_combout\ & !\alu|Add1~29\)) # (!\mux_ulaA|m_out[15]~25_combout\ & ((!\alu|Add1~29\) # (!\mux_ulaB|m_out[15]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[15]~25_combout\,
	datab => \mux_ulaB|m_out[15]~36_combout\,
	datad => VCC,
	cin => \alu|Add1~29\,
	combout => \alu|Add1~30_combout\,
	cout => \alu|Add1~31\);

-- Location: LCCOMB_X70_Y19_N0
\alu|Add1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~32_combout\ = ((\mux_ulaA|m_out[16]~24_combout\ $ (\mux_ulaB|m_out[16]~79_combout\ $ (!\alu|Add1~31\)))) # (GND)
-- \alu|Add1~33\ = CARRY((\mux_ulaA|m_out[16]~24_combout\ & ((\mux_ulaB|m_out[16]~79_combout\) # (!\alu|Add1~31\))) # (!\mux_ulaA|m_out[16]~24_combout\ & (\mux_ulaB|m_out[16]~79_combout\ & !\alu|Add1~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[16]~24_combout\,
	datab => \mux_ulaB|m_out[16]~79_combout\,
	datad => VCC,
	cin => \alu|Add1~31\,
	combout => \alu|Add1~32_combout\,
	cout => \alu|Add1~33\);

-- Location: LCCOMB_X70_Y19_N2
\alu|Add1~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~34_combout\ = (\mux_ulaB|m_out[17]~33_combout\ & ((\mux_ulaA|m_out[17]~23_combout\ & (\alu|Add1~33\ & VCC)) # (!\mux_ulaA|m_out[17]~23_combout\ & (!\alu|Add1~33\)))) # (!\mux_ulaB|m_out[17]~33_combout\ & ((\mux_ulaA|m_out[17]~23_combout\ & 
-- (!\alu|Add1~33\)) # (!\mux_ulaA|m_out[17]~23_combout\ & ((\alu|Add1~33\) # (GND)))))
-- \alu|Add1~35\ = CARRY((\mux_ulaB|m_out[17]~33_combout\ & (!\mux_ulaA|m_out[17]~23_combout\ & !\alu|Add1~33\)) # (!\mux_ulaB|m_out[17]~33_combout\ & ((!\alu|Add1~33\) # (!\mux_ulaA|m_out[17]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[17]~33_combout\,
	datab => \mux_ulaA|m_out[17]~23_combout\,
	datad => VCC,
	cin => \alu|Add1~33\,
	combout => \alu|Add1~34_combout\,
	cout => \alu|Add1~35\);

-- Location: LCCOMB_X70_Y19_N6
\alu|Add1~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~38_combout\ = (\mux_ulaB|m_out[19]~77_combout\ & ((\mux_ulaA|m_out[19]~21_combout\ & (\alu|Add1~37\ & VCC)) # (!\mux_ulaA|m_out[19]~21_combout\ & (!\alu|Add1~37\)))) # (!\mux_ulaB|m_out[19]~77_combout\ & ((\mux_ulaA|m_out[19]~21_combout\ & 
-- (!\alu|Add1~37\)) # (!\mux_ulaA|m_out[19]~21_combout\ & ((\alu|Add1~37\) # (GND)))))
-- \alu|Add1~39\ = CARRY((\mux_ulaB|m_out[19]~77_combout\ & (!\mux_ulaA|m_out[19]~21_combout\ & !\alu|Add1~37\)) # (!\mux_ulaB|m_out[19]~77_combout\ & ((!\alu|Add1~37\) # (!\mux_ulaA|m_out[19]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[19]~77_combout\,
	datab => \mux_ulaA|m_out[19]~21_combout\,
	datad => VCC,
	cin => \alu|Add1~37\,
	combout => \alu|Add1~38_combout\,
	cout => \alu|Add1~39\);

-- Location: LCCOMB_X70_Y19_N10
\alu|Add1~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~42_combout\ = (\mux_ulaA|m_out[21]~19_combout\ & ((\mux_ulaB|m_out[21]~75_combout\ & (\alu|Add1~41\ & VCC)) # (!\mux_ulaB|m_out[21]~75_combout\ & (!\alu|Add1~41\)))) # (!\mux_ulaA|m_out[21]~19_combout\ & ((\mux_ulaB|m_out[21]~75_combout\ & 
-- (!\alu|Add1~41\)) # (!\mux_ulaB|m_out[21]~75_combout\ & ((\alu|Add1~41\) # (GND)))))
-- \alu|Add1~43\ = CARRY((\mux_ulaA|m_out[21]~19_combout\ & (!\mux_ulaB|m_out[21]~75_combout\ & !\alu|Add1~41\)) # (!\mux_ulaA|m_out[21]~19_combout\ & ((!\alu|Add1~41\) # (!\mux_ulaB|m_out[21]~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[21]~19_combout\,
	datab => \mux_ulaB|m_out[21]~75_combout\,
	datad => VCC,
	cin => \alu|Add1~41\,
	combout => \alu|Add1~42_combout\,
	cout => \alu|Add1~43\);

-- Location: LCCOMB_X70_Y19_N12
\alu|Add1~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~44_combout\ = ((\mux_ulaB|m_out[22]~74_combout\ $ (\mux_ulaA|m_out[22]~18_combout\ $ (!\alu|Add1~43\)))) # (GND)
-- \alu|Add1~45\ = CARRY((\mux_ulaB|m_out[22]~74_combout\ & ((\mux_ulaA|m_out[22]~18_combout\) # (!\alu|Add1~43\))) # (!\mux_ulaB|m_out[22]~74_combout\ & (\mux_ulaA|m_out[22]~18_combout\ & !\alu|Add1~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[22]~74_combout\,
	datab => \mux_ulaA|m_out[22]~18_combout\,
	datad => VCC,
	cin => \alu|Add1~43\,
	combout => \alu|Add1~44_combout\,
	cout => \alu|Add1~45\);

-- Location: LCCOMB_X70_Y19_N14
\alu|Add1~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~46_combout\ = (\mux_ulaB|m_out[23]~73_combout\ & ((\mux_ulaA|m_out[23]~17_combout\ & (\alu|Add1~45\ & VCC)) # (!\mux_ulaA|m_out[23]~17_combout\ & (!\alu|Add1~45\)))) # (!\mux_ulaB|m_out[23]~73_combout\ & ((\mux_ulaA|m_out[23]~17_combout\ & 
-- (!\alu|Add1~45\)) # (!\mux_ulaA|m_out[23]~17_combout\ & ((\alu|Add1~45\) # (GND)))))
-- \alu|Add1~47\ = CARRY((\mux_ulaB|m_out[23]~73_combout\ & (!\mux_ulaA|m_out[23]~17_combout\ & !\alu|Add1~45\)) # (!\mux_ulaB|m_out[23]~73_combout\ & ((!\alu|Add1~45\) # (!\mux_ulaA|m_out[23]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[23]~73_combout\,
	datab => \mux_ulaA|m_out[23]~17_combout\,
	datad => VCC,
	cin => \alu|Add1~45\,
	combout => \alu|Add1~46_combout\,
	cout => \alu|Add1~47\);

-- Location: LCCOMB_X70_Y19_N16
\alu|Add1~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~48_combout\ = ((\mux_ulaA|m_out[24]~16_combout\ $ (\mux_ulaB|m_out[24]~72_combout\ $ (!\alu|Add1~47\)))) # (GND)
-- \alu|Add1~49\ = CARRY((\mux_ulaA|m_out[24]~16_combout\ & ((\mux_ulaB|m_out[24]~72_combout\) # (!\alu|Add1~47\))) # (!\mux_ulaA|m_out[24]~16_combout\ & (\mux_ulaB|m_out[24]~72_combout\ & !\alu|Add1~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[24]~16_combout\,
	datab => \mux_ulaB|m_out[24]~72_combout\,
	datad => VCC,
	cin => \alu|Add1~47\,
	combout => \alu|Add1~48_combout\,
	cout => \alu|Add1~49\);

-- Location: LCCOMB_X70_Y19_N18
\alu|Add1~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~50_combout\ = (\mux_ulaB|m_out[25]~71_combout\ & ((\mux_ulaA|m_out[25]~15_combout\ & (\alu|Add1~49\ & VCC)) # (!\mux_ulaA|m_out[25]~15_combout\ & (!\alu|Add1~49\)))) # (!\mux_ulaB|m_out[25]~71_combout\ & ((\mux_ulaA|m_out[25]~15_combout\ & 
-- (!\alu|Add1~49\)) # (!\mux_ulaA|m_out[25]~15_combout\ & ((\alu|Add1~49\) # (GND)))))
-- \alu|Add1~51\ = CARRY((\mux_ulaB|m_out[25]~71_combout\ & (!\mux_ulaA|m_out[25]~15_combout\ & !\alu|Add1~49\)) # (!\mux_ulaB|m_out[25]~71_combout\ & ((!\alu|Add1~49\) # (!\mux_ulaA|m_out[25]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[25]~71_combout\,
	datab => \mux_ulaA|m_out[25]~15_combout\,
	datad => VCC,
	cin => \alu|Add1~49\,
	combout => \alu|Add1~50_combout\,
	cout => \alu|Add1~51\);

-- Location: LCCOMB_X70_Y19_N20
\alu|Add1~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~52_combout\ = ((\mux_ulaA|m_out[26]~14_combout\ $ (\mux_ulaB|m_out[26]~70_combout\ $ (!\alu|Add1~51\)))) # (GND)
-- \alu|Add1~53\ = CARRY((\mux_ulaA|m_out[26]~14_combout\ & ((\mux_ulaB|m_out[26]~70_combout\) # (!\alu|Add1~51\))) # (!\mux_ulaA|m_out[26]~14_combout\ & (\mux_ulaB|m_out[26]~70_combout\ & !\alu|Add1~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[26]~14_combout\,
	datab => \mux_ulaB|m_out[26]~70_combout\,
	datad => VCC,
	cin => \alu|Add1~51\,
	combout => \alu|Add1~52_combout\,
	cout => \alu|Add1~53\);

-- Location: LCCOMB_X70_Y19_N22
\alu|Add1~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~54_combout\ = (\mux_ulaB|m_out[27]~69_combout\ & ((\mux_ulaA|m_out[27]~13_combout\ & (\alu|Add1~53\ & VCC)) # (!\mux_ulaA|m_out[27]~13_combout\ & (!\alu|Add1~53\)))) # (!\mux_ulaB|m_out[27]~69_combout\ & ((\mux_ulaA|m_out[27]~13_combout\ & 
-- (!\alu|Add1~53\)) # (!\mux_ulaA|m_out[27]~13_combout\ & ((\alu|Add1~53\) # (GND)))))
-- \alu|Add1~55\ = CARRY((\mux_ulaB|m_out[27]~69_combout\ & (!\mux_ulaA|m_out[27]~13_combout\ & !\alu|Add1~53\)) # (!\mux_ulaB|m_out[27]~69_combout\ & ((!\alu|Add1~53\) # (!\mux_ulaA|m_out[27]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[27]~69_combout\,
	datab => \mux_ulaA|m_out[27]~13_combout\,
	datad => VCC,
	cin => \alu|Add1~53\,
	combout => \alu|Add1~54_combout\,
	cout => \alu|Add1~55\);

-- Location: LCCOMB_X70_Y19_N24
\alu|Add1~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~56_combout\ = ((\mux_ulaB|m_out[28]~68_combout\ $ (\mux_ulaA|m_out[28]~12_combout\ $ (!\alu|Add1~55\)))) # (GND)
-- \alu|Add1~57\ = CARRY((\mux_ulaB|m_out[28]~68_combout\ & ((\mux_ulaA|m_out[28]~12_combout\) # (!\alu|Add1~55\))) # (!\mux_ulaB|m_out[28]~68_combout\ & (\mux_ulaA|m_out[28]~12_combout\ & !\alu|Add1~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[28]~68_combout\,
	datab => \mux_ulaA|m_out[28]~12_combout\,
	datad => VCC,
	cin => \alu|Add1~55\,
	combout => \alu|Add1~56_combout\,
	cout => \alu|Add1~57\);

-- Location: LCCOMB_X70_Y19_N26
\alu|Add1~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~58_combout\ = (\mux_ulaB|m_out[29]~67_combout\ & ((\mux_ulaA|m_out[29]~11_combout\ & (\alu|Add1~57\ & VCC)) # (!\mux_ulaA|m_out[29]~11_combout\ & (!\alu|Add1~57\)))) # (!\mux_ulaB|m_out[29]~67_combout\ & ((\mux_ulaA|m_out[29]~11_combout\ & 
-- (!\alu|Add1~57\)) # (!\mux_ulaA|m_out[29]~11_combout\ & ((\alu|Add1~57\) # (GND)))))
-- \alu|Add1~59\ = CARRY((\mux_ulaB|m_out[29]~67_combout\ & (!\mux_ulaA|m_out[29]~11_combout\ & !\alu|Add1~57\)) # (!\mux_ulaB|m_out[29]~67_combout\ & ((!\alu|Add1~57\) # (!\mux_ulaA|m_out[29]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[29]~67_combout\,
	datab => \mux_ulaA|m_out[29]~11_combout\,
	datad => VCC,
	cin => \alu|Add1~57\,
	combout => \alu|Add1~58_combout\,
	cout => \alu|Add1~59\);

-- Location: LCCOMB_X70_Y19_N28
\alu|Add1~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~60_combout\ = ((\mux_ulaA|m_out[30]~10_combout\ $ (\mux_ulaB|m_out[30]~66_combout\ $ (!\alu|Add1~59\)))) # (GND)
-- \alu|Add1~61\ = CARRY((\mux_ulaA|m_out[30]~10_combout\ & ((\mux_ulaB|m_out[30]~66_combout\) # (!\alu|Add1~59\))) # (!\mux_ulaA|m_out[30]~10_combout\ & (\mux_ulaB|m_out[30]~66_combout\ & !\alu|Add1~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[30]~10_combout\,
	datab => \mux_ulaB|m_out[30]~66_combout\,
	datad => VCC,
	cin => \alu|Add1~59\,
	combout => \alu|Add1~60_combout\,
	cout => \alu|Add1~61\);

-- Location: LCCOMB_X72_Y15_N26
\alu|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux1~1_combout\ = (\alu|Mux30~16_combout\ & ((\alu|Add1~60_combout\) # ((\alu|Mux16~0_combout\ & \alu|ShiftRight1~87_combout\)))) # (!\alu|Mux30~16_combout\ & (\alu|Mux16~0_combout\ & (\alu|ShiftRight1~87_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux30~16_combout\,
	datab => \alu|Mux16~0_combout\,
	datac => \alu|ShiftRight1~87_combout\,
	datad => \alu|Add1~60_combout\,
	combout => \alu|Mux1~1_combout\);

-- Location: LCCOMB_X75_Y18_N8
\pc|sr_out~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc|sr_out~42_combout\ = (\ctr_mips|pstate.jump_ex_st~regout\ & (\regULA|sr_out\(30))) # (!\ctr_mips|pstate.jump_ex_st~regout\ & ((\ctr_mips|pstate.branch_ex_st~regout\ & (\regULA|sr_out\(30))) # (!\ctr_mips|pstate.branch_ex_st~regout\ & 
-- ((\alu|Mux1~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.jump_ex_st~regout\,
	datab => \regULA|sr_out\(30),
	datac => \alu|Mux1~7_combout\,
	datad => \ctr_mips|pstate.branch_ex_st~regout\,
	combout => \pc|sr_out~42_combout\);

-- Location: LCFF_X75_Y18_N9
\pc|sr_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \pc|sr_out~42_combout\,
	sclr => \rst~combout\,
	ena => \pc|sr_out[28]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|sr_out\(30));

-- Location: LCCOMB_X75_Y18_N4
\mux_ulaA|m_out[30]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaA|m_out[30]~10_combout\ = (\ctr_mips|WideOr1~combout\ & (\rgA|sr_out\(30) & ((!\actr|Equal13~1_combout\)))) # (!\ctr_mips|WideOr1~combout\ & (((\pc|sr_out\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgA|sr_out\(30),
	datab => \pc|sr_out\(30),
	datac => \ctr_mips|WideOr1~combout\,
	datad => \actr|Equal13~1_combout\,
	combout => \mux_ulaA|m_out[30]~10_combout\);

-- Location: LCCOMB_X71_Y15_N20
\alu|ShiftRight1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~10_combout\ = (\mux_ulaA|m_out[4]~9_combout\ & (!\alu|ShiftLeft0~17_combout\ & !\alu|ShiftLeft0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA|m_out[4]~9_combout\,
	datac => \alu|ShiftLeft0~17_combout\,
	datad => \alu|ShiftLeft0~14_combout\,
	combout => \alu|ShiftRight1~10_combout\);

-- Location: LCCOMB_X72_Y16_N20
\alu|ShiftLeft0~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~103_combout\ = (\mux_ulaA|m_out[0]~1_combout\ & ((\mux_ulaA|m_out[1]~7_combout\ & ((\rgB|sr_out\(19)))) # (!\mux_ulaA|m_out[1]~7_combout\ & (\rgB|sr_out\(21))))) # (!\mux_ulaA|m_out[0]~1_combout\ & (((\mux_ulaA|m_out[1]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(21),
	datab => \mux_ulaA|m_out[0]~1_combout\,
	datac => \mux_ulaA|m_out[1]~7_combout\,
	datad => \rgB|sr_out\(19),
	combout => \alu|ShiftLeft0~103_combout\);

-- Location: LCCOMB_X72_Y16_N14
\alu|ShiftLeft0~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~104_combout\ = (\mux_ulaA|m_out[0]~1_combout\ & (((\alu|ShiftLeft0~103_combout\)))) # (!\mux_ulaA|m_out[0]~1_combout\ & ((\alu|ShiftLeft0~103_combout\ & ((\rgB|sr_out\(20)))) # (!\alu|ShiftLeft0~103_combout\ & (\rgB|sr_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(22),
	datab => \mux_ulaA|m_out[0]~1_combout\,
	datac => \alu|ShiftLeft0~103_combout\,
	datad => \rgB|sr_out\(20),
	combout => \alu|ShiftLeft0~104_combout\);

-- Location: LCCOMB_X72_Y16_N30
\alu|ShiftLeft0~135\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~135_combout\ = (\mux_ulaB|m_out[31]~30_combout\) # ((\ctr_mips|pstate.fetch_st~regout\ & (\alu|ShiftLeft0~104_combout\ & \ctr_mips|WideOr0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.fetch_st~regout\,
	datab => \mux_ulaB|m_out[31]~30_combout\,
	datac => \alu|ShiftLeft0~104_combout\,
	datad => \ctr_mips|WideOr0~0_combout\,
	combout => \alu|ShiftLeft0~135_combout\);

-- Location: LCCOMB_X72_Y16_N24
\alu|ShiftLeft0~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~88_combout\ = (!\mux_ulaA|m_out[0]~1_combout\ & ((\mux_ulaA|m_out[1]~7_combout\ & (\mux_ulaB|m_out[16]~79_combout\)) # (!\mux_ulaA|m_out[1]~7_combout\ & ((\mux_ulaB|m_out[18]~78_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[1]~7_combout\,
	datab => \mux_ulaA|m_out[0]~1_combout\,
	datac => \mux_ulaB|m_out[16]~79_combout\,
	datad => \mux_ulaB|m_out[18]~78_combout\,
	combout => \alu|ShiftLeft0~88_combout\);

-- Location: LCCOMB_X68_Y22_N8
\alu|ShiftLeft0~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~85_combout\ = (\mux_ulaA|m_out[1]~7_combout\ & (\mux_ulaB|m_out[15]~36_combout\)) # (!\mux_ulaA|m_out[1]~7_combout\ & ((\mux_ulaB|m_out[17]~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[15]~36_combout\,
	datab => \mux_ulaB|m_out[17]~33_combout\,
	datac => \mux_ulaA|m_out[1]~7_combout\,
	combout => \alu|ShiftLeft0~85_combout\);

-- Location: LCCOMB_X72_Y16_N26
\alu|ShiftLeft0~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~89_combout\ = (\alu|ShiftLeft0~88_combout\) # ((\mux_ulaA|m_out[0]~1_combout\ & \alu|ShiftLeft0~85_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA|m_out[0]~1_combout\,
	datac => \alu|ShiftLeft0~88_combout\,
	datad => \alu|ShiftLeft0~85_combout\,
	combout => \alu|ShiftLeft0~89_combout\);

-- Location: LCCOMB_X72_Y16_N16
\alu|ShiftLeft0~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~105_combout\ = (\mux_ulaA|m_out[2]~5_combout\ & ((\alu|ShiftLeft0~89_combout\))) # (!\mux_ulaA|m_out[2]~5_combout\ & (\alu|ShiftLeft0~135_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[2]~5_combout\,
	datab => \alu|ShiftLeft0~135_combout\,
	datad => \alu|ShiftLeft0~89_combout\,
	combout => \alu|ShiftLeft0~105_combout\);

-- Location: LCCOMB_X72_Y16_N22
\alu|ShiftLeft0~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~124_combout\ = (\mux_ulaA|m_out[3]~3_combout\ & (\alu|ShiftLeft0~105_combout\ & \alu|ShiftLeft0~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA|m_out[3]~3_combout\,
	datac => \alu|ShiftLeft0~105_combout\,
	datad => \alu|ShiftLeft0~18_combout\,
	combout => \alu|ShiftLeft0~124_combout\);

-- Location: LCCOMB_X72_Y16_N0
\alu|ShiftLeft0~129\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~129_combout\ = (\alu|ShiftLeft0~128_combout\) # ((\alu|ShiftLeft0~124_combout\) # ((\alu|ShiftLeft0~73_combout\ & \alu|ShiftRight1~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~128_combout\,
	datab => \alu|ShiftLeft0~73_combout\,
	datac => \alu|ShiftRight1~10_combout\,
	datad => \alu|ShiftLeft0~124_combout\,
	combout => \alu|ShiftLeft0~129_combout\);

-- Location: LCCOMB_X72_Y16_N12
\alu|Mux1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux1~8_combout\ = (\actr|alu_ctr[3]~25_combout\ & ((\actr|alu_ctr[0]~20_combout\ & (\mux_ulaB|m_out[30]~66_combout\)) # (!\actr|alu_ctr[0]~20_combout\ & ((\alu|ShiftLeft0~129_combout\))))) # (!\actr|alu_ctr[3]~25_combout\ & 
-- (((\mux_ulaB|m_out[30]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[3]~25_combout\,
	datab => \actr|alu_ctr[0]~20_combout\,
	datac => \mux_ulaB|m_out[30]~66_combout\,
	datad => \alu|ShiftLeft0~129_combout\,
	combout => \alu|Mux1~8_combout\);

-- Location: LCCOMB_X72_Y16_N2
\alu|Mux1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux1~9_combout\ = (\actr|alu_ctr[0]~20_combout\ & ((\mux_ulaA|m_out[30]~10_combout\ & ((!\alu|Mux1~8_combout\) # (!\actr|alu_ctr[3]~25_combout\))) # (!\mux_ulaA|m_out[30]~10_combout\ & ((\alu|Mux1~8_combout\))))) # (!\actr|alu_ctr[0]~20_combout\ & 
-- (\alu|Mux1~8_combout\ & ((\actr|alu_ctr[3]~25_combout\) # (\mux_ulaA|m_out[30]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[3]~25_combout\,
	datab => \actr|alu_ctr[0]~20_combout\,
	datac => \mux_ulaA|m_out[30]~10_combout\,
	datad => \alu|Mux1~8_combout\,
	combout => \alu|Mux1~9_combout\);

-- Location: LCCOMB_X72_Y18_N14
\alu|Mux1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux1~2_combout\ = (\actr|alu_ctr[2]~21_combout\ & (((\actr|alu_ctr[1]~17_combout\)))) # (!\actr|alu_ctr[2]~21_combout\ & ((\actr|alu_ctr[1]~17_combout\ & ((\alu|Mux1~9_combout\))) # (!\actr|alu_ctr[1]~17_combout\ & (\alu|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[2]~21_combout\,
	datab => \alu|Mux1~1_combout\,
	datac => \actr|alu_ctr[1]~17_combout\,
	datad => \alu|Mux1~9_combout\,
	combout => \alu|Mux1~2_combout\);

-- Location: LCCOMB_X69_Y16_N22
\actr|alu_ctr~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \actr|alu_ctr~15_combout\ = (\ir|sr_out\(2) & (\ir|sr_out\(5) & (\actr|alu_ctr~2_combout\ & \actr|Equal5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(2),
	datab => \ir|sr_out\(5),
	datac => \actr|alu_ctr~2_combout\,
	datad => \actr|Equal5~0_combout\,
	combout => \actr|alu_ctr~15_combout\);

-- Location: LCCOMB_X69_Y16_N4
\actr|alu_ctr[3]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \actr|alu_ctr[3]~24_combout\ = (\actr|alu_ctr~8_combout\) # ((\ir|sr_out\(1) & (!\ir|sr_out\(0) & \actr|alu_ctr~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(1),
	datab => \ir|sr_out\(0),
	datac => \actr|alu_ctr~8_combout\,
	datad => \actr|alu_ctr~15_combout\,
	combout => \actr|alu_ctr[3]~24_combout\);

-- Location: LCCOMB_X74_Y16_N26
\alu|Mux30~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux30~16_combout\ = (!\actr|alu_ctr[0]~20_combout\ & ((\actr|alu_ctr[3]~14_combout\ & ((!\actr|alu_ctr[3]~23_combout\))) # (!\actr|alu_ctr[3]~14_combout\ & (!\actr|alu_ctr[3]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[3]~14_combout\,
	datab => \actr|alu_ctr[3]~24_combout\,
	datac => \actr|alu_ctr[3]~23_combout\,
	datad => \actr|alu_ctr[0]~20_combout\,
	combout => \alu|Mux30~16_combout\);

-- Location: LCCOMB_X66_Y20_N10
\bcoreg|regA[24]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regA[24]~11_combout\ = (!\bcoreg|Equal0~1_combout\ & ((\bcoreg|breg32~combout\ & ((\bcoreg|breg32_rtl_1_bypass\(59)))) # (!\bcoreg|breg32~combout\ & (\bcoreg|breg32_rtl_0|auto_generated|ram_block1a24\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|Equal0~1_combout\,
	datab => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a24\,
	datac => \bcoreg|breg32_rtl_1_bypass\(59),
	datad => \bcoreg|breg32~combout\,
	combout => \bcoreg|regA[24]~11_combout\);

-- Location: LCFF_X66_Y20_N11
\rgA|sr_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|regA[24]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgA|sr_out\(24));

-- Location: LCCOMB_X70_Y23_N18
\alu|a32~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|a32~16_combout\ = \mux_ulaB|m_out[24]~72_combout\ $ (\mux_ulaA|m_out[24]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaB|m_out[24]~72_combout\,
	datac => \mux_ulaA|m_out[24]~16_combout\,
	combout => \alu|a32~16_combout\);

-- Location: LCCOMB_X70_Y15_N16
\alu|ShiftRight1~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~91_combout\ = (!\mux_ulaA|m_out[3]~3_combout\ & ((\ctr_mips|WideOr1~combout\ & (!\mux_ulaA|m_out[4]~8_combout\)) # (!\ctr_mips|WideOr1~combout\ & ((!\pc|sr_out\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[4]~8_combout\,
	datab => \pc|sr_out\(4),
	datac => \mux_ulaA|m_out[3]~3_combout\,
	datad => \ctr_mips|WideOr1~combout\,
	combout => \alu|ShiftRight1~91_combout\);

-- Location: LCCOMB_X70_Y15_N30
\alu|Mux4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux4~4_combout\ = (\mux_ulaA|m_out[4]~9_combout\) # ((!\mux_ulaA|m_out[3]~3_combout\ & \mux_ulaA|m_out[2]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA|m_out[4]~9_combout\,
	datac => \mux_ulaA|m_out[3]~3_combout\,
	datad => \mux_ulaA|m_out[2]~5_combout\,
	combout => \alu|Mux4~4_combout\);

-- Location: LCCOMB_X67_Y22_N8
\alu|ShiftLeft0~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~96_combout\ = (!\mux_ulaB|Equal2~0_combout\ & ((\mux_ulaA|m_out[0]~1_combout\ & ((\rgB|sr_out\(19)))) # (!\mux_ulaA|m_out[0]~1_combout\ & (\rgB|sr_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(20),
	datab => \mux_ulaB|Equal2~0_combout\,
	datac => \rgB|sr_out\(19),
	datad => \mux_ulaA|m_out[0]~1_combout\,
	combout => \alu|ShiftLeft0~96_combout\);

-- Location: LCCOMB_X67_Y22_N26
\alu|ShiftLeft0~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~95_combout\ = (\mux_ulaA|m_out[1]~7_combout\ & ((\mux_ulaA|m_out[0]~1_combout\ & ((\mux_ulaB|m_out[17]~33_combout\))) # (!\mux_ulaA|m_out[0]~1_combout\ & (\mux_ulaB|m_out[18]~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[1]~7_combout\,
	datab => \mux_ulaB|m_out[18]~78_combout\,
	datac => \mux_ulaA|m_out[0]~1_combout\,
	datad => \mux_ulaB|m_out[17]~33_combout\,
	combout => \alu|ShiftLeft0~95_combout\);

-- Location: LCCOMB_X67_Y22_N2
\alu|ShiftLeft0~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~97_combout\ = (\alu|ShiftLeft0~95_combout\) # ((!\mux_ulaA|m_out[1]~7_combout\ & ((\mux_ulaB|m_out[31]~30_combout\) # (\alu|ShiftLeft0~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~30_combout\,
	datab => \mux_ulaA|m_out[1]~7_combout\,
	datac => \alu|ShiftLeft0~96_combout\,
	datad => \alu|ShiftLeft0~95_combout\,
	combout => \alu|ShiftLeft0~97_combout\);

-- Location: LCCOMB_X69_Y23_N4
\alu|Mux7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux7~2_combout\ = (\alu|Mux4~4_combout\ & (((\alu|ShiftLeft0~97_combout\) # (!\alu|ShiftRight1~91_combout\)))) # (!\alu|Mux4~4_combout\ & (\alu|ShiftLeft0~112_combout\ & ((\alu|ShiftRight1~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~112_combout\,
	datab => \alu|Mux4~4_combout\,
	datac => \alu|ShiftLeft0~97_combout\,
	datad => \alu|ShiftRight1~91_combout\,
	combout => \alu|Mux7~2_combout\);

-- Location: LCCOMB_X71_Y15_N12
\alu|ShiftLeft0~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~81_combout\ = (\mux_ulaA|m_out[2]~5_combout\ & ((\alu|ShiftLeft0~62_combout\))) # (!\mux_ulaA|m_out[2]~5_combout\ & (\alu|ShiftLeft0~80_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~80_combout\,
	datac => \mux_ulaA|m_out[2]~5_combout\,
	datad => \alu|ShiftLeft0~62_combout\,
	combout => \alu|ShiftLeft0~81_combout\);

-- Location: LCCOMB_X69_Y23_N6
\alu|Mux7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux7~3_combout\ = (\alu|ShiftRight1~91_combout\ & (((\alu|Mux7~2_combout\)))) # (!\alu|ShiftRight1~91_combout\ & ((\alu|Mux7~2_combout\ & (\alu|ShiftLeft0~47_combout\)) # (!\alu|Mux7~2_combout\ & ((\alu|ShiftLeft0~81_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~47_combout\,
	datab => \alu|ShiftRight1~91_combout\,
	datac => \alu|Mux7~2_combout\,
	datad => \alu|ShiftLeft0~81_combout\,
	combout => \alu|Mux7~3_combout\);

-- Location: LCCOMB_X70_Y23_N28
\alu|Mux28~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux28~5_combout\ = ((\actr|alu_ctr[2]~21_combout\) # (!\actr|alu_ctr[3]~25_combout\)) # (!\actr|alu_ctr[1]~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[1]~17_combout\,
	datac => \actr|alu_ctr[2]~21_combout\,
	datad => \actr|alu_ctr[3]~25_combout\,
	combout => \alu|Mux28~5_combout\);

-- Location: LCCOMB_X71_Y22_N2
\alu|Mux28~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux28~7_combout\ = (\actr|alu_ctr[1]~17_combout\ & \actr|alu_ctr[2]~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \actr|alu_ctr[1]~17_combout\,
	datad => \actr|alu_ctr[2]~21_combout\,
	combout => \alu|Mux28~7_combout\);

-- Location: LCCOMB_X72_Y17_N22
\alu|Mux28~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux28~9_combout\ = ((!\actr|alu_ctr[1]~17_combout\ & !\actr|alu_ctr[0]~20_combout\)) # (!\actr|alu_ctr[2]~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[2]~21_combout\,
	datac => \actr|alu_ctr[1]~17_combout\,
	datad => \actr|alu_ctr[0]~20_combout\,
	combout => \alu|Mux28~9_combout\);

-- Location: LCCOMB_X70_Y23_N8
\alu|Mux7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux7~4_combout\ = (\actr|alu_ctr[1]~17_combout\ & ((\mux_ulaB|m_out[24]~72_combout\ & ((\mux_ulaA|m_out[24]~16_combout\) # (\actr|alu_ctr[0]~20_combout\))) # (!\mux_ulaB|m_out[24]~72_combout\ & (\mux_ulaA|m_out[24]~16_combout\ & 
-- \actr|alu_ctr[0]~20_combout\)))) # (!\actr|alu_ctr[1]~17_combout\ & (((!\actr|alu_ctr[0]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[1]~17_combout\,
	datab => \mux_ulaB|m_out[24]~72_combout\,
	datac => \mux_ulaA|m_out[24]~16_combout\,
	datad => \actr|alu_ctr[0]~20_combout\,
	combout => \alu|Mux7~4_combout\);

-- Location: LCCOMB_X70_Y23_N10
\alu|Mux7~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux7~5_combout\ = (\alu|Mux7~4_combout\ & (((\alu|Add1~48_combout\) # (!\alu|Mux12~7_combout\)))) # (!\alu|Mux7~4_combout\ & (\alu|ShiftRight1~80_combout\ & (\alu|Mux12~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~80_combout\,
	datab => \alu|Mux7~4_combout\,
	datac => \alu|Mux12~7_combout\,
	datad => \alu|Add1~48_combout\,
	combout => \alu|Mux7~5_combout\);

-- Location: LCCOMB_X70_Y23_N0
\alu|Mux7~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux7~6_combout\ = (\alu|Mux28~9_combout\ & ((\alu|Mux12~8_combout\ & (\alu|tmp[24]~48_combout\)) # (!\alu|Mux12~8_combout\ & ((\alu|Mux7~5_combout\))))) # (!\alu|Mux28~9_combout\ & (((!\alu|Mux12~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|tmp[24]~48_combout\,
	datab => \alu|Mux28~9_combout\,
	datac => \alu|Mux12~8_combout\,
	datad => \alu|Mux7~5_combout\,
	combout => \alu|Mux7~6_combout\);

-- Location: LCCOMB_X70_Y23_N2
\alu|Mux7~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux7~7_combout\ = (\alu|Mux28~7_combout\ & ((\alu|Mux7~6_combout\ & (\alu|ShiftRight0~98_combout\)) # (!\alu|Mux7~6_combout\ & ((\mux_ulaB|m_out[31]~31_combout\))))) # (!\alu|Mux28~7_combout\ & (((\alu|Mux7~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~98_combout\,
	datab => \alu|Mux28~7_combout\,
	datac => \mux_ulaB|m_out[31]~31_combout\,
	datad => \alu|Mux7~6_combout\,
	combout => \alu|Mux7~7_combout\);

-- Location: LCCOMB_X70_Y23_N6
\alu|Mux7~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux7~10_combout\ = (\alu|Mux7~7_combout\ & (((\actr|alu_ctr[0]~20_combout\) # (!\actr|alu_ctr[2]~21_combout\)) # (!\actr|alu_ctr[1]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[1]~17_combout\,
	datab => \actr|alu_ctr[2]~21_combout\,
	datac => \actr|alu_ctr[0]~20_combout\,
	datad => \alu|Mux7~7_combout\,
	combout => \alu|Mux7~10_combout\);

-- Location: LCCOMB_X70_Y23_N22
\alu|Mux7~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux7~9_combout\ = (\alu|Mux28~5_combout\ & ((\alu|Mux28~4_combout\ & (!\alu|Mux7~8_combout\)) # (!\alu|Mux28~4_combout\ & ((\alu|Mux7~10_combout\))))) # (!\alu|Mux28~5_combout\ & (((\alu|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux7~8_combout\,
	datab => \alu|Mux28~5_combout\,
	datac => \alu|Mux28~4_combout\,
	datad => \alu|Mux7~10_combout\,
	combout => \alu|Mux7~9_combout\);

-- Location: LCCOMB_X70_Y23_N16
\alu|Mux7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux7~combout\ = (\alu|Mux4~13_combout\ & ((\alu|Mux7~9_combout\ & (\alu|a32~16_combout\)) # (!\alu|Mux7~9_combout\ & ((\alu|Mux7~3_combout\))))) # (!\alu|Mux4~13_combout\ & (((\alu|Mux7~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux4~13_combout\,
	datab => \alu|a32~16_combout\,
	datac => \alu|Mux7~3_combout\,
	datad => \alu|Mux7~9_combout\,
	combout => \alu|Mux7~combout\);

-- Location: LCFF_X70_Y23_N17
\regULA|sr_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \alu|Mux7~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regULA|sr_out\(24));

-- Location: LCCOMB_X74_Y18_N20
\pc|sr_out[24]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc|sr_out[24]~3_combout\ = (\ctr_mips|pstate.branch_ex_st~regout\ & ((\regULA|sr_out\(24)))) # (!\ctr_mips|pstate.branch_ex_st~regout\ & (\alu|Mux7~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.branch_ex_st~regout\,
	datab => \alu|Mux7~combout\,
	datad => \regULA|sr_out\(24),
	combout => \pc|sr_out[24]~3_combout\);

-- Location: LCFF_X74_Y18_N21
\pc|sr_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \pc|sr_out[24]~3_combout\,
	sdata => \ir|sr_out\(22),
	sclr => \rst~combout\,
	sload => \ctr_mips|pstate.jump_ex_st~regout\,
	ena => \pc|sr_out[0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|sr_out\(24));

-- Location: LCCOMB_X70_Y18_N24
\mux_ulaA|m_out[24]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaA|m_out[24]~16_combout\ = (\ctr_mips|WideOr1~combout\ & (\rgA|sr_out\(24) & ((!\actr|Equal13~1_combout\)))) # (!\ctr_mips|WideOr1~combout\ & (((\pc|sr_out\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|WideOr1~combout\,
	datab => \rgA|sr_out\(24),
	datac => \pc|sr_out\(24),
	datad => \actr|Equal13~1_combout\,
	combout => \mux_ulaA|m_out[24]~16_combout\);

-- Location: LCCOMB_X67_Y21_N18
\mux_ulaB|m_out[23]~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[23]~73_combout\ = (\mux_ulaB|m_out[31]~30_combout\) # ((\ctr_mips|WideOr0~0_combout\ & (\ctr_mips|pstate.fetch_st~regout\ & \rgB|sr_out\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~30_combout\,
	datab => \ctr_mips|WideOr0~0_combout\,
	datac => \ctr_mips|pstate.fetch_st~regout\,
	datad => \rgB|sr_out\(23),
	combout => \mux_ulaB|m_out[23]~73_combout\);

-- Location: LCCOMB_X69_Y19_N8
\mux_ulaB|m_out[22]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[22]~74_combout\ = (\mux_ulaB|m_out[31]~30_combout\) # ((\rgB|sr_out\(22) & (\ctr_mips|pstate.fetch_st~regout\ & \ctr_mips|WideOr0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~30_combout\,
	datab => \rgB|sr_out\(22),
	datac => \ctr_mips|pstate.fetch_st~regout\,
	datad => \ctr_mips|WideOr0~0_combout\,
	combout => \mux_ulaB|m_out[22]~74_combout\);

-- Location: LCCOMB_X70_Y21_N12
\alu|tmp[22]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[22]~44_combout\ = ((\mux_ulaA|m_out[22]~18_combout\ $ (\mux_ulaB|m_out[22]~74_combout\ $ (\alu|tmp[21]~43\)))) # (GND)
-- \alu|tmp[22]~45\ = CARRY((\mux_ulaA|m_out[22]~18_combout\ & ((!\alu|tmp[21]~43\) # (!\mux_ulaB|m_out[22]~74_combout\))) # (!\mux_ulaA|m_out[22]~18_combout\ & (!\mux_ulaB|m_out[22]~74_combout\ & !\alu|tmp[21]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[22]~18_combout\,
	datab => \mux_ulaB|m_out[22]~74_combout\,
	datad => VCC,
	cin => \alu|tmp[21]~43\,
	combout => \alu|tmp[22]~44_combout\,
	cout => \alu|tmp[22]~45\);

-- Location: LCCOMB_X70_Y21_N14
\alu|tmp[23]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[23]~46_combout\ = (\mux_ulaA|m_out[23]~17_combout\ & ((\mux_ulaB|m_out[23]~73_combout\ & (!\alu|tmp[22]~45\)) # (!\mux_ulaB|m_out[23]~73_combout\ & (\alu|tmp[22]~45\ & VCC)))) # (!\mux_ulaA|m_out[23]~17_combout\ & 
-- ((\mux_ulaB|m_out[23]~73_combout\ & ((\alu|tmp[22]~45\) # (GND))) # (!\mux_ulaB|m_out[23]~73_combout\ & (!\alu|tmp[22]~45\))))
-- \alu|tmp[23]~47\ = CARRY((\mux_ulaA|m_out[23]~17_combout\ & (\mux_ulaB|m_out[23]~73_combout\ & !\alu|tmp[22]~45\)) # (!\mux_ulaA|m_out[23]~17_combout\ & ((\mux_ulaB|m_out[23]~73_combout\) # (!\alu|tmp[22]~45\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[23]~17_combout\,
	datab => \mux_ulaB|m_out[23]~73_combout\,
	datad => VCC,
	cin => \alu|tmp[22]~45\,
	combout => \alu|tmp[23]~46_combout\,
	cout => \alu|tmp[23]~47\);

-- Location: LCCOMB_X70_Y21_N18
\alu|tmp[25]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[25]~50_combout\ = (\mux_ulaB|m_out[25]~71_combout\ & ((\mux_ulaA|m_out[25]~15_combout\ & (!\alu|tmp[24]~49\)) # (!\mux_ulaA|m_out[25]~15_combout\ & ((\alu|tmp[24]~49\) # (GND))))) # (!\mux_ulaB|m_out[25]~71_combout\ & 
-- ((\mux_ulaA|m_out[25]~15_combout\ & (\alu|tmp[24]~49\ & VCC)) # (!\mux_ulaA|m_out[25]~15_combout\ & (!\alu|tmp[24]~49\))))
-- \alu|tmp[25]~51\ = CARRY((\mux_ulaB|m_out[25]~71_combout\ & ((!\alu|tmp[24]~49\) # (!\mux_ulaA|m_out[25]~15_combout\))) # (!\mux_ulaB|m_out[25]~71_combout\ & (!\mux_ulaA|m_out[25]~15_combout\ & !\alu|tmp[24]~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[25]~71_combout\,
	datab => \mux_ulaA|m_out[25]~15_combout\,
	datad => VCC,
	cin => \alu|tmp[24]~49\,
	combout => \alu|tmp[25]~50_combout\,
	cout => \alu|tmp[25]~51\);

-- Location: LCCOMB_X70_Y21_N20
\alu|tmp[26]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[26]~52_combout\ = ((\mux_ulaA|m_out[26]~14_combout\ $ (\mux_ulaB|m_out[26]~70_combout\ $ (\alu|tmp[25]~51\)))) # (GND)
-- \alu|tmp[26]~53\ = CARRY((\mux_ulaA|m_out[26]~14_combout\ & ((!\alu|tmp[25]~51\) # (!\mux_ulaB|m_out[26]~70_combout\))) # (!\mux_ulaA|m_out[26]~14_combout\ & (!\mux_ulaB|m_out[26]~70_combout\ & !\alu|tmp[25]~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[26]~14_combout\,
	datab => \mux_ulaB|m_out[26]~70_combout\,
	datad => VCC,
	cin => \alu|tmp[25]~51\,
	combout => \alu|tmp[26]~52_combout\,
	cout => \alu|tmp[26]~53\);

-- Location: LCCOMB_X70_Y21_N22
\alu|tmp[27]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[27]~54_combout\ = (\mux_ulaB|m_out[27]~69_combout\ & ((\mux_ulaA|m_out[27]~13_combout\ & (!\alu|tmp[26]~53\)) # (!\mux_ulaA|m_out[27]~13_combout\ & ((\alu|tmp[26]~53\) # (GND))))) # (!\mux_ulaB|m_out[27]~69_combout\ & 
-- ((\mux_ulaA|m_out[27]~13_combout\ & (\alu|tmp[26]~53\ & VCC)) # (!\mux_ulaA|m_out[27]~13_combout\ & (!\alu|tmp[26]~53\))))
-- \alu|tmp[27]~55\ = CARRY((\mux_ulaB|m_out[27]~69_combout\ & ((!\alu|tmp[26]~53\) # (!\mux_ulaA|m_out[27]~13_combout\))) # (!\mux_ulaB|m_out[27]~69_combout\ & (!\mux_ulaA|m_out[27]~13_combout\ & !\alu|tmp[26]~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[27]~69_combout\,
	datab => \mux_ulaA|m_out[27]~13_combout\,
	datad => VCC,
	cin => \alu|tmp[26]~53\,
	combout => \alu|tmp[27]~54_combout\,
	cout => \alu|tmp[27]~55\);

-- Location: LCCOMB_X70_Y21_N24
\alu|tmp[28]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[28]~56_combout\ = ((\mux_ulaB|m_out[28]~68_combout\ $ (\mux_ulaA|m_out[28]~12_combout\ $ (\alu|tmp[27]~55\)))) # (GND)
-- \alu|tmp[28]~57\ = CARRY((\mux_ulaB|m_out[28]~68_combout\ & (\mux_ulaA|m_out[28]~12_combout\ & !\alu|tmp[27]~55\)) # (!\mux_ulaB|m_out[28]~68_combout\ & ((\mux_ulaA|m_out[28]~12_combout\) # (!\alu|tmp[27]~55\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[28]~68_combout\,
	datab => \mux_ulaA|m_out[28]~12_combout\,
	datad => VCC,
	cin => \alu|tmp[27]~55\,
	combout => \alu|tmp[28]~56_combout\,
	cout => \alu|tmp[28]~57\);

-- Location: LCCOMB_X70_Y21_N26
\alu|tmp[29]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[29]~58_combout\ = (\mux_ulaB|m_out[29]~67_combout\ & ((\mux_ulaA|m_out[29]~11_combout\ & (!\alu|tmp[28]~57\)) # (!\mux_ulaA|m_out[29]~11_combout\ & ((\alu|tmp[28]~57\) # (GND))))) # (!\mux_ulaB|m_out[29]~67_combout\ & 
-- ((\mux_ulaA|m_out[29]~11_combout\ & (\alu|tmp[28]~57\ & VCC)) # (!\mux_ulaA|m_out[29]~11_combout\ & (!\alu|tmp[28]~57\))))
-- \alu|tmp[29]~59\ = CARRY((\mux_ulaB|m_out[29]~67_combout\ & ((!\alu|tmp[28]~57\) # (!\mux_ulaA|m_out[29]~11_combout\))) # (!\mux_ulaB|m_out[29]~67_combout\ & (!\mux_ulaA|m_out[29]~11_combout\ & !\alu|tmp[28]~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[29]~67_combout\,
	datab => \mux_ulaA|m_out[29]~11_combout\,
	datad => VCC,
	cin => \alu|tmp[28]~57\,
	combout => \alu|tmp[29]~58_combout\,
	cout => \alu|tmp[29]~59\);

-- Location: LCCOMB_X70_Y21_N28
\alu|tmp[30]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[30]~60_combout\ = ((\mux_ulaB|m_out[30]~66_combout\ $ (\mux_ulaA|m_out[30]~10_combout\ $ (\alu|tmp[29]~59\)))) # (GND)
-- \alu|tmp[30]~61\ = CARRY((\mux_ulaB|m_out[30]~66_combout\ & (\mux_ulaA|m_out[30]~10_combout\ & !\alu|tmp[29]~59\)) # (!\mux_ulaB|m_out[30]~66_combout\ & ((\mux_ulaA|m_out[30]~10_combout\) # (!\alu|tmp[29]~59\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[30]~66_combout\,
	datab => \mux_ulaA|m_out[30]~10_combout\,
	datad => VCC,
	cin => \alu|tmp[29]~59\,
	combout => \alu|tmp[30]~60_combout\,
	cout => \alu|tmp[30]~61\);

-- Location: LCCOMB_X74_Y20_N10
\alu|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux1~0_combout\ = (\alu|Mux30~16_combout\ & \alu|tmp[30]~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|Mux30~16_combout\,
	datac => \alu|tmp[30]~60_combout\,
	combout => \alu|Mux1~0_combout\);

-- Location: LCCOMB_X72_Y18_N28
\alu|Mux1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux1~7_combout\ = (\actr|alu_ctr[2]~21_combout\ & ((\alu|Mux1~2_combout\ & (\alu|Mux1~6_combout\)) # (!\alu|Mux1~2_combout\ & ((\alu|Mux1~0_combout\))))) # (!\actr|alu_ctr[2]~21_combout\ & (((\alu|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[2]~21_combout\,
	datab => \alu|Mux1~6_combout\,
	datac => \alu|Mux1~2_combout\,
	datad => \alu|Mux1~0_combout\,
	combout => \alu|Mux1~7_combout\);

-- Location: LCFF_X72_Y18_N29
\regULA|sr_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \alu|Mux1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regULA|sr_out\(30));

-- Location: LCCOMB_X65_Y18_N24
\breg_data_mux|m_out[30]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[30]~5_combout\ = (\ctr_mips|pstate.ldreg_st~regout\ & (\rdm|sr_out\(30))) # (!\ctr_mips|pstate.ldreg_st~regout\ & ((\regULA|sr_out\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rdm|sr_out\(30),
	datac => \regULA|sr_out\(30),
	datad => \ctr_mips|pstate.ldreg_st~regout\,
	combout => \breg_data_mux|m_out[30]~5_combout\);

-- Location: LCCOMB_X66_Y22_N26
\bcoreg|regB[19]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regB[19]~13_combout\ = (!\bcoreg|Equal1~1_combout\ & ((\bcoreg|breg32~45\ & (\bcoreg|breg32_rtl_1_bypass\(49))) # (!\bcoreg|breg32~45\ & ((\bcoreg|breg32_rtl_1|auto_generated|ram_block1a19\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_1_bypass\(49),
	datab => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a19\,
	datac => \bcoreg|breg32~45\,
	datad => \bcoreg|Equal1~1_combout\,
	combout => \bcoreg|regB[19]~13_combout\);

-- Location: LCFF_X68_Y22_N21
\rgB|sr_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \bcoreg|regB[19]~13_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgB|sr_out\(19));

-- Location: LCCOMB_X68_Y22_N20
\alu|ShiftLeft0~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~99_combout\ = (\mux_ulaA|m_out[1]~7_combout\ & ((\mux_ulaA|m_out[0]~1_combout\ & (\rgB|sr_out\(18))) # (!\mux_ulaA|m_out[0]~1_combout\ & ((\rgB|sr_out\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(18),
	datab => \mux_ulaA|m_out[1]~7_combout\,
	datac => \rgB|sr_out\(19),
	datad => \mux_ulaA|m_out[0]~1_combout\,
	combout => \alu|ShiftLeft0~99_combout\);

-- Location: LCFF_X75_Y20_N31
\bcoreg|breg32_rtl_1_bypass[53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \breg_data_mux|m_out[21]~14_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bcoreg|breg32_rtl_1_bypass\(53));

-- Location: LCCOMB_X67_Y22_N30
\bcoreg|regB[21]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regB[21]~11_combout\ = (!\bcoreg|Equal1~1_combout\ & ((\bcoreg|breg32~45\ & ((\bcoreg|breg32_rtl_1_bypass\(53)))) # (!\bcoreg|breg32~45\ & (\bcoreg|breg32_rtl_1|auto_generated|ram_block1a21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a21\,
	datab => \bcoreg|breg32_rtl_1_bypass\(53),
	datac => \bcoreg|breg32~45\,
	datad => \bcoreg|Equal1~1_combout\,
	combout => \bcoreg|regB[21]~11_combout\);

-- Location: LCFF_X68_Y19_N31
\rgB|sr_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \bcoreg|regB[21]~11_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgB|sr_out\(21));

-- Location: LCCOMB_X67_Y22_N6
\alu|ShiftLeft0~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~100_combout\ = (!\mux_ulaA|m_out[1]~7_combout\ & ((\mux_ulaA|m_out[0]~1_combout\ & (\rgB|sr_out\(20))) # (!\mux_ulaA|m_out[0]~1_combout\ & ((\rgB|sr_out\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(20),
	datab => \mux_ulaA|m_out[1]~7_combout\,
	datac => \mux_ulaA|m_out[0]~1_combout\,
	datad => \rgB|sr_out\(21),
	combout => \alu|ShiftLeft0~100_combout\);

-- Location: LCCOMB_X67_Y22_N24
\alu|ShiftLeft0~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~101_combout\ = (\mux_ulaB|m_out[31]~30_combout\) # ((!\mux_ulaB|Equal2~0_combout\ & ((\alu|ShiftLeft0~99_combout\) # (\alu|ShiftLeft0~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~30_combout\,
	datab => \alu|ShiftLeft0~99_combout\,
	datac => \mux_ulaB|Equal2~0_combout\,
	datad => \alu|ShiftLeft0~100_combout\,
	combout => \alu|ShiftLeft0~101_combout\);

-- Location: LCCOMB_X71_Y15_N28
\alu|ShiftLeft0~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~79_combout\ = (\mux_ulaA|m_out[1]~7_combout\ & ((\mux_ulaB|m_out[14]~38_combout\))) # (!\mux_ulaA|m_out[1]~7_combout\ & (\mux_ulaB|m_out[16]~79_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaB|m_out[16]~79_combout\,
	datac => \mux_ulaA|m_out[1]~7_combout\,
	datad => \mux_ulaB|m_out[14]~38_combout\,
	combout => \alu|ShiftLeft0~79_combout\);

-- Location: LCCOMB_X67_Y22_N28
\alu|ShiftLeft0~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~86_combout\ = (\mux_ulaA|m_out[0]~1_combout\ & ((\alu|ShiftLeft0~79_combout\))) # (!\mux_ulaA|m_out[0]~1_combout\ & (\alu|ShiftLeft0~85_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[0]~1_combout\,
	datac => \alu|ShiftLeft0~85_combout\,
	datad => \alu|ShiftLeft0~79_combout\,
	combout => \alu|ShiftLeft0~86_combout\);

-- Location: LCCOMB_X67_Y22_N18
\alu|ShiftLeft0~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~102_combout\ = (\mux_ulaA|m_out[2]~5_combout\ & ((\alu|ShiftLeft0~86_combout\))) # (!\mux_ulaA|m_out[2]~5_combout\ & (\alu|ShiftLeft0~101_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[2]~5_combout\,
	datac => \alu|ShiftLeft0~101_combout\,
	datad => \alu|ShiftLeft0~86_combout\,
	combout => \alu|ShiftLeft0~102_combout\);

-- Location: LCCOMB_X67_Y21_N28
\alu|Mux2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux2~2_combout\ = (\alu|Mux28~11_combout\ & ((\alu|ShiftLeft0~102_combout\))) # (!\alu|Mux28~11_combout\ & (\alu|ShiftLeft0~115_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|ShiftLeft0~115_combout\,
	datac => \alu|ShiftLeft0~102_combout\,
	datad => \alu|Mux28~11_combout\,
	combout => \alu|Mux2~2_combout\);

-- Location: LCCOMB_X67_Y21_N22
\alu|Mux2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux2~3_combout\ = (\alu|Mux31~14_combout\ & ((\mux_ulaB|m_out[31]~30_combout\) # ((\alu|Mux2~1_combout\)))) # (!\alu|Mux31~14_combout\ & (((\alu|Mux2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~30_combout\,
	datab => \alu|Mux31~14_combout\,
	datac => \alu|Mux2~1_combout\,
	datad => \alu|Mux2~2_combout\,
	combout => \alu|Mux2~3_combout\);

-- Location: LCCOMB_X69_Y14_N2
\alu|ShiftLeft0~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~49_combout\ = (\mux_ulaA|m_out[0]~1_combout\ & ((\alu|ShiftLeft0~44_combout\))) # (!\mux_ulaA|m_out[0]~1_combout\ & (\alu|ShiftLeft0~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA|m_out[0]~1_combout\,
	datac => \alu|ShiftLeft0~48_combout\,
	datad => \alu|ShiftLeft0~44_combout\,
	combout => \alu|ShiftLeft0~49_combout\);

-- Location: LCFF_X67_Y19_N7
\ir|sr_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \memory|altsyncram_component|auto_generated|q_a\(13),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ir|sr_out\(13));

-- Location: LCCOMB_X67_Y19_N12
\mux_ulaB|m_out[13]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[13]~39_combout\ = (\ctr_mips|pstate.decode_st~regout\ & (((\ir|sr_out\(11))))) # (!\ctr_mips|pstate.decode_st~regout\ & ((\ctr_mips|pstate.fetch_st~regout\ & (\ir|sr_out\(13))) # (!\ctr_mips|pstate.fetch_st~regout\ & ((\ir|sr_out\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.decode_st~regout\,
	datab => \ir|sr_out\(13),
	datac => \ir|sr_out\(11),
	datad => \ctr_mips|pstate.fetch_st~regout\,
	combout => \mux_ulaB|m_out[13]~39_combout\);

-- Location: LCCOMB_X67_Y19_N24
\mux_ulaB|m_out[13]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[13]~40_combout\ = (\ctr_mips|WideOr0~0_combout\ & (\rgB|sr_out\(13) & ((!\ctr_mips|s_aluBin\(0))))) # (!\ctr_mips|WideOr0~0_combout\ & (((\mux_ulaB|m_out[13]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(13),
	datab => \mux_ulaB|m_out[13]~39_combout\,
	datac => \ctr_mips|s_aluBin\(0),
	datad => \ctr_mips|WideOr0~0_combout\,
	combout => \mux_ulaB|m_out[13]~40_combout\);

-- Location: LCCOMB_X68_Y19_N22
\alu|ShiftLeft0~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~65_combout\ = (\mux_ulaA|m_out[1]~7_combout\ & (\mux_ulaB|m_out[11]~44_combout\)) # (!\mux_ulaA|m_out[1]~7_combout\ & ((\mux_ulaB|m_out[13]~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaB|m_out[11]~44_combout\,
	datac => \mux_ulaB|m_out[13]~40_combout\,
	datad => \mux_ulaA|m_out[1]~7_combout\,
	combout => \alu|ShiftLeft0~65_combout\);

-- Location: LCCOMB_X71_Y23_N22
\alu|ShiftLeft0~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~66_combout\ = (\mux_ulaA|m_out[0]~1_combout\ & (\alu|ShiftLeft0~61_combout\)) # (!\mux_ulaA|m_out[0]~1_combout\ & ((\alu|ShiftLeft0~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[0]~1_combout\,
	datac => \alu|ShiftLeft0~61_combout\,
	datad => \alu|ShiftLeft0~65_combout\,
	combout => \alu|ShiftLeft0~66_combout\);

-- Location: LCCOMB_X70_Y14_N6
\alu|ShiftLeft0~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~67_combout\ = (\mux_ulaA|m_out[2]~5_combout\ & (\alu|ShiftLeft0~49_combout\)) # (!\mux_ulaA|m_out[2]~5_combout\ & ((\alu|ShiftLeft0~66_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA|m_out[2]~5_combout\,
	datac => \alu|ShiftLeft0~49_combout\,
	datad => \alu|ShiftLeft0~66_combout\,
	combout => \alu|ShiftLeft0~67_combout\);

-- Location: LCCOMB_X70_Y14_N0
\alu|ShiftLeft0~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~68_combout\ = (\mux_ulaA|m_out[3]~3_combout\ & (\alu|ShiftLeft0~35_combout\)) # (!\mux_ulaA|m_out[3]~3_combout\ & ((\alu|ShiftLeft0~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~35_combout\,
	datac => \mux_ulaA|m_out[3]~3_combout\,
	datad => \alu|ShiftLeft0~67_combout\,
	combout => \alu|ShiftLeft0~68_combout\);

-- Location: LCCOMB_X72_Y21_N30
\alu|Mux2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux2~5_combout\ = (\alu|Mux3~0_combout\ & (\alu|Mux2~4_combout\)) # (!\alu|Mux3~0_combout\ & ((\alu|Mux2~4_combout\ & (\alu|Mux2~3_combout\)) # (!\alu|Mux2~4_combout\ & ((\alu|ShiftLeft0~68_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux3~0_combout\,
	datab => \alu|Mux2~4_combout\,
	datac => \alu|Mux2~3_combout\,
	datad => \alu|ShiftLeft0~68_combout\,
	combout => \alu|Mux2~5_combout\);

-- Location: LCCOMB_X72_Y20_N8
\alu|Mux28~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux28~10_combout\ = ((\actr|alu_ctr[0]~20_combout\) # (!\actr|alu_ctr[1]~17_combout\)) # (!\actr|alu_ctr[2]~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \actr|alu_ctr[2]~21_combout\,
	datac => \actr|alu_ctr[1]~17_combout\,
	datad => \actr|alu_ctr[0]~20_combout\,
	combout => \alu|Mux28~10_combout\);

-- Location: LCCOMB_X72_Y21_N6
\alu|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux3~1_combout\ = (\actr|alu_ctr[1]~17_combout\ & (\actr|alu_ctr[3]~25_combout\ & ((\alu|Mux3~0_combout\) # (!\alu|ShiftLeft0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[1]~17_combout\,
	datab => \alu|ShiftLeft0~19_combout\,
	datac => \alu|Mux3~0_combout\,
	datad => \actr|alu_ctr[3]~25_combout\,
	combout => \alu|Mux3~1_combout\);

-- Location: LCCOMB_X72_Y21_N20
\alu|Mux3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux3~2_combout\ = (\alu|Mux3~1_combout\) # ((!\actr|alu_ctr[3]~25_combout\ & \alu|Mux28~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[3]~25_combout\,
	datab => \alu|Mux28~10_combout\,
	datad => \alu|Mux3~1_combout\,
	combout => \alu|Mux3~2_combout\);

-- Location: LCCOMB_X75_Y19_N0
\alu|ShiftRight0~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~91_combout\ = (\mux_ulaA|m_out[1]~7_combout\ & (((\rgB|sr_out\(31))))) # (!\mux_ulaA|m_out[1]~7_combout\ & ((\alu|Mux31~14_combout\ & (\alu|ShiftRight1~22_combout\)) # (!\alu|Mux31~14_combout\ & ((\rgB|sr_out\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[1]~7_combout\,
	datab => \alu|ShiftRight1~22_combout\,
	datac => \rgB|sr_out\(31),
	datad => \alu|Mux31~14_combout\,
	combout => \alu|ShiftRight0~91_combout\);

-- Location: LCCOMB_X75_Y19_N26
\alu|ShiftRight0~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~100_combout\ = (\mux_ulaB|m_out[31]~30_combout\) # ((\ctr_mips|pstate.fetch_st~regout\ & (\ctr_mips|WideOr0~0_combout\ & \alu|ShiftRight0~91_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.fetch_st~regout\,
	datab => \mux_ulaB|m_out[31]~30_combout\,
	datac => \ctr_mips|WideOr0~0_combout\,
	datad => \alu|ShiftRight0~91_combout\,
	combout => \alu|ShiftRight0~100_combout\);

-- Location: LCCOMB_X74_Y19_N4
\alu|Mux2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux2~6_combout\ = (\actr|alu_ctr[1]~17_combout\ & ((\mux_ulaB|m_out[29]~67_combout\ & ((\mux_ulaA|m_out[29]~11_combout\) # (\actr|alu_ctr[0]~20_combout\))) # (!\mux_ulaB|m_out[29]~67_combout\ & (\mux_ulaA|m_out[29]~11_combout\ & 
-- \actr|alu_ctr[0]~20_combout\)))) # (!\actr|alu_ctr[1]~17_combout\ & (((!\actr|alu_ctr[0]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[29]~67_combout\,
	datab => \actr|alu_ctr[1]~17_combout\,
	datac => \mux_ulaA|m_out[29]~11_combout\,
	datad => \actr|alu_ctr[0]~20_combout\,
	combout => \alu|Mux2~6_combout\);

-- Location: LCCOMB_X74_Y19_N14
\alu|Mux2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux2~7_combout\ = (\alu|Mux2~6_combout\ & (((\alu|Add1~58_combout\) # (!\alu|Mux12~7_combout\)))) # (!\alu|Mux2~6_combout\ & (\alu|ShiftRight1~86_combout\ & (\alu|Mux12~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~86_combout\,
	datab => \alu|Mux2~6_combout\,
	datac => \alu|Mux12~7_combout\,
	datad => \alu|Add1~58_combout\,
	combout => \alu|Mux2~7_combout\);

-- Location: LCCOMB_X74_Y19_N0
\alu|Mux2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux2~8_combout\ = (\alu|Mux12~8_combout\ & (\alu|Mux28~9_combout\ & ((\alu|tmp[29]~58_combout\)))) # (!\alu|Mux12~8_combout\ & (((\alu|Mux2~7_combout\)) # (!\alu|Mux28~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux12~8_combout\,
	datab => \alu|Mux28~9_combout\,
	datac => \alu|Mux2~7_combout\,
	datad => \alu|tmp[29]~58_combout\,
	combout => \alu|Mux2~8_combout\);

-- Location: LCCOMB_X74_Y19_N10
\alu|Mux2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux2~9_combout\ = (\alu|Mux28~7_combout\ & ((\alu|Mux2~8_combout\ & ((\alu|ShiftRight0~100_combout\))) # (!\alu|Mux2~8_combout\ & (\mux_ulaB|m_out[31]~31_combout\)))) # (!\alu|Mux28~7_combout\ & (((\alu|Mux2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~31_combout\,
	datab => \alu|Mux28~7_combout\,
	datac => \alu|ShiftRight0~100_combout\,
	datad => \alu|Mux2~8_combout\,
	combout => \alu|Mux2~9_combout\);

-- Location: LCCOMB_X72_Y21_N0
\alu|Mux2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux2~10_combout\ = (\alu|Mux3~2_combout\ & ((\actr|alu_ctr[3]~25_combout\ & (\alu|Mux2~5_combout\)) # (!\actr|alu_ctr[3]~25_combout\ & ((\alu|Mux2~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[3]~25_combout\,
	datab => \alu|Mux2~5_combout\,
	datac => \alu|Mux3~2_combout\,
	datad => \alu|Mux2~9_combout\,
	combout => \alu|Mux2~10_combout\);

-- Location: LCFF_X72_Y21_N1
\regULA|sr_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \alu|Mux2~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regULA|sr_out\(29));

-- Location: LCCOMB_X66_Y20_N14
\breg_data_mux|m_out[29]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[29]~6_combout\ = (\ctr_mips|pstate.ldreg_st~regout\ & (\rdm|sr_out\(29))) # (!\ctr_mips|pstate.ldreg_st~regout\ & ((\regULA|sr_out\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rdm|sr_out\(29),
	datac => \regULA|sr_out\(29),
	datad => \ctr_mips|pstate.ldreg_st~regout\,
	combout => \breg_data_mux|m_out[29]~6_combout\);

-- Location: LCCOMB_X67_Y22_N12
\bcoreg|regB[20]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regB[20]~12_combout\ = (!\bcoreg|Equal1~1_combout\ & ((\bcoreg|breg32~45\ & (\bcoreg|breg32_rtl_1_bypass\(51))) # (!\bcoreg|breg32~45\ & ((\bcoreg|breg32_rtl_1|auto_generated|ram_block1a20\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|Equal1~1_combout\,
	datab => \bcoreg|breg32_rtl_1_bypass\(51),
	datac => \bcoreg|breg32~45\,
	datad => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a20\,
	combout => \bcoreg|regB[20]~12_combout\);

-- Location: LCFF_X67_Y22_N13
\rgB|sr_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|regB[20]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgB|sr_out\(20));

-- Location: LCCOMB_X67_Y22_N20
\alu|ShiftLeft0~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~107_combout\ = (\mux_ulaA|m_out[1]~7_combout\ & ((\mux_ulaA|m_out[0]~1_combout\ & ((\rgB|sr_out\(20)))) # (!\mux_ulaA|m_out[0]~1_combout\ & (\rgB|sr_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(21),
	datab => \mux_ulaA|m_out[1]~7_combout\,
	datac => \rgB|sr_out\(20),
	datad => \mux_ulaA|m_out[0]~1_combout\,
	combout => \alu|ShiftLeft0~107_combout\);

-- Location: LCCOMB_X66_Y22_N28
\alu|ShiftLeft0~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~106_combout\ = (!\mux_ulaA|m_out[1]~7_combout\ & ((\mux_ulaA|m_out[0]~1_combout\ & (\rgB|sr_out\(22))) # (!\mux_ulaA|m_out[0]~1_combout\ & ((\rgB|sr_out\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(22),
	datab => \rgB|sr_out\(23),
	datac => \mux_ulaA|m_out[1]~7_combout\,
	datad => \mux_ulaA|m_out[0]~1_combout\,
	combout => \alu|ShiftLeft0~106_combout\);

-- Location: LCCOMB_X66_Y22_N22
\alu|ShiftLeft0~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~108_combout\ = (\mux_ulaB|m_out[31]~30_combout\) # ((!\mux_ulaB|Equal2~0_combout\ & ((\alu|ShiftLeft0~107_combout\) # (\alu|ShiftLeft0~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~30_combout\,
	datab => \alu|ShiftLeft0~107_combout\,
	datac => \mux_ulaB|Equal2~0_combout\,
	datad => \alu|ShiftLeft0~106_combout\,
	combout => \alu|ShiftLeft0~108_combout\);

-- Location: LCCOMB_X68_Y14_N24
\alu|ShiftLeft0~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~119_combout\ = (!\mux_ulaA|m_out[0]~1_combout\ & ((\mux_ulaA|m_out[1]~7_combout\ & ((\rgB|sr_out\(25)))) # (!\mux_ulaA|m_out[1]~7_combout\ & (\rgB|sr_out\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[1]~7_combout\,
	datab => \rgB|sr_out\(27),
	datac => \rgB|sr_out\(25),
	datad => \mux_ulaA|m_out[0]~1_combout\,
	combout => \alu|ShiftLeft0~119_combout\);

-- Location: LCCOMB_X68_Y14_N0
\alu|ShiftLeft0~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~117_combout\ = (\mux_ulaA|m_out[1]~7_combout\ & (\rgB|sr_out\(24))) # (!\mux_ulaA|m_out[1]~7_combout\ & ((\rgB|sr_out\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rgB|sr_out\(24),
	datac => \rgB|sr_out\(26),
	datad => \mux_ulaA|m_out[1]~7_combout\,
	combout => \alu|ShiftLeft0~117_combout\);

-- Location: LCCOMB_X68_Y14_N14
\alu|ShiftLeft0~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~120_combout\ = (\alu|ShiftLeft0~119_combout\) # ((\mux_ulaA|m_out[0]~1_combout\ & \alu|ShiftLeft0~117_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA|m_out[0]~1_combout\,
	datac => \alu|ShiftLeft0~119_combout\,
	datad => \alu|ShiftLeft0~117_combout\,
	combout => \alu|ShiftLeft0~120_combout\);

-- Location: LCCOMB_X68_Y14_N22
\alu|ShiftLeft0~137\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~137_combout\ = (\mux_ulaB|m_out[31]~30_combout\) # ((\ctr_mips|pstate.fetch_st~regout\ & (\alu|ShiftLeft0~120_combout\ & \ctr_mips|WideOr0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~30_combout\,
	datab => \ctr_mips|pstate.fetch_st~regout\,
	datac => \alu|ShiftLeft0~120_combout\,
	datad => \ctr_mips|WideOr0~0_combout\,
	combout => \alu|ShiftLeft0~137_combout\);

-- Location: LCCOMB_X67_Y22_N10
\alu|ShiftLeft0~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~92_combout\ = (!\mux_ulaB|Equal2~0_combout\ & ((\mux_ulaA|m_out[0]~1_combout\ & ((\rgB|sr_out\(18)))) # (!\mux_ulaA|m_out[0]~1_combout\ & (\rgB|sr_out\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(19),
	datab => \rgB|sr_out\(18),
	datac => \mux_ulaB|Equal2~0_combout\,
	datad => \mux_ulaA|m_out[0]~1_combout\,
	combout => \alu|ShiftLeft0~92_combout\);

-- Location: LCCOMB_X66_Y22_N6
\alu|ShiftLeft0~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~91_combout\ = (\mux_ulaA|m_out[1]~7_combout\ & ((\mux_ulaA|m_out[0]~1_combout\ & (\mux_ulaB|m_out[16]~79_combout\)) # (!\mux_ulaA|m_out[0]~1_combout\ & ((\mux_ulaB|m_out[17]~33_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[16]~79_combout\,
	datab => \mux_ulaB|m_out[17]~33_combout\,
	datac => \mux_ulaA|m_out[1]~7_combout\,
	datad => \mux_ulaA|m_out[0]~1_combout\,
	combout => \alu|ShiftLeft0~91_combout\);

-- Location: LCCOMB_X66_Y22_N16
\alu|ShiftLeft0~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~93_combout\ = (\alu|ShiftLeft0~91_combout\) # ((!\mux_ulaA|m_out[1]~7_combout\ & ((\mux_ulaB|m_out[31]~30_combout\) # (\alu|ShiftLeft0~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[1]~7_combout\,
	datab => \mux_ulaB|m_out[31]~30_combout\,
	datac => \alu|ShiftLeft0~92_combout\,
	datad => \alu|ShiftLeft0~91_combout\,
	combout => \alu|ShiftLeft0~93_combout\);

-- Location: LCCOMB_X67_Y19_N2
\alu|ShiftLeft0~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~76_combout\ = (\mux_ulaA|m_out[0]~1_combout\ & ((\alu|ShiftLeft0~70_combout\))) # (!\mux_ulaA|m_out[0]~1_combout\ & (\alu|ShiftLeft0~75_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~75_combout\,
	datac => \mux_ulaA|m_out[0]~1_combout\,
	datad => \alu|ShiftLeft0~70_combout\,
	combout => \alu|ShiftLeft0~76_combout\);

-- Location: LCCOMB_X66_Y22_N30
\alu|ShiftLeft0~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~94_combout\ = (\mux_ulaA|m_out[2]~5_combout\ & ((\alu|ShiftLeft0~76_combout\))) # (!\mux_ulaA|m_out[2]~5_combout\ & (\alu|ShiftLeft0~93_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[2]~5_combout\,
	datac => \alu|ShiftLeft0~93_combout\,
	datad => \alu|ShiftLeft0~76_combout\,
	combout => \alu|ShiftLeft0~94_combout\);

-- Location: LCCOMB_X71_Y22_N4
\alu|Mux4~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux4~5_combout\ = (\alu|ShiftRight1~91_combout\ & (\alu|ShiftLeft0~137_combout\ & ((!\alu|Mux4~4_combout\)))) # (!\alu|ShiftRight1~91_combout\ & (((\alu|ShiftLeft0~94_combout\) # (\alu|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~91_combout\,
	datab => \alu|ShiftLeft0~137_combout\,
	datac => \alu|ShiftLeft0~94_combout\,
	datad => \alu|Mux4~4_combout\,
	combout => \alu|Mux4~5_combout\);

-- Location: LCCOMB_X68_Y16_N30
\alu|ShiftLeft0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~36_combout\ = (\mux_ulaA|m_out[1]~7_combout\ & ((\mux_ulaB|m_out[4]~58_combout\))) # (!\mux_ulaA|m_out[1]~7_combout\ & (\mux_ulaB|m_out[6]~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[1]~7_combout\,
	datab => \mux_ulaB|m_out[6]~54_combout\,
	datad => \mux_ulaB|m_out[4]~58_combout\,
	combout => \alu|ShiftLeft0~36_combout\);

-- Location: LCCOMB_X68_Y16_N0
\alu|ShiftLeft0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~42_combout\ = (\mux_ulaA|m_out[0]~1_combout\ & ((\alu|ShiftLeft0~36_combout\))) # (!\mux_ulaA|m_out[0]~1_combout\ & (\alu|ShiftLeft0~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~41_combout\,
	datac => \mux_ulaA|m_out[0]~1_combout\,
	datad => \alu|ShiftLeft0~36_combout\,
	combout => \alu|ShiftLeft0~42_combout\);

-- Location: LCCOMB_X67_Y19_N14
\alu|ShiftLeft0~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~57_combout\ = (\mux_ulaA|m_out[0]~1_combout\ & ((\alu|ShiftLeft0~52_combout\))) # (!\mux_ulaA|m_out[0]~1_combout\ & (\alu|ShiftLeft0~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|ShiftLeft0~56_combout\,
	datac => \mux_ulaA|m_out[0]~1_combout\,
	datad => \alu|ShiftLeft0~52_combout\,
	combout => \alu|ShiftLeft0~57_combout\);

-- Location: LCCOMB_X68_Y16_N2
\alu|ShiftLeft0~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~58_combout\ = (\mux_ulaA|m_out[2]~5_combout\ & (\alu|ShiftLeft0~42_combout\)) # (!\mux_ulaA|m_out[2]~5_combout\ & ((\alu|ShiftLeft0~57_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[2]~5_combout\,
	datab => \alu|ShiftLeft0~42_combout\,
	datad => \alu|ShiftLeft0~57_combout\,
	combout => \alu|ShiftLeft0~58_combout\);

-- Location: LCCOMB_X67_Y14_N8
\alu|ShiftLeft0~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~59_combout\ = (\alu|ShiftRight1~89_combout\ & ((\alu|ShiftLeft0~40_combout\) # ((\alu|ShiftLeft0~58_combout\ & !\mux_ulaA|m_out[3]~3_combout\)))) # (!\alu|ShiftRight1~89_combout\ & (((\alu|ShiftLeft0~58_combout\ & 
-- !\mux_ulaA|m_out[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~89_combout\,
	datab => \alu|ShiftLeft0~40_combout\,
	datac => \alu|ShiftLeft0~58_combout\,
	datad => \mux_ulaA|m_out[3]~3_combout\,
	combout => \alu|ShiftLeft0~59_combout\);

-- Location: LCCOMB_X71_Y22_N14
\alu|Mux4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux4~6_combout\ = (\alu|Mux4~4_combout\ & ((\alu|Mux4~5_combout\ & ((\alu|ShiftLeft0~59_combout\))) # (!\alu|Mux4~5_combout\ & (\alu|ShiftLeft0~108_combout\)))) # (!\alu|Mux4~4_combout\ & (((\alu|Mux4~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux4~4_combout\,
	datab => \alu|ShiftLeft0~108_combout\,
	datac => \alu|Mux4~5_combout\,
	datad => \alu|ShiftLeft0~59_combout\,
	combout => \alu|Mux4~6_combout\);

-- Location: LCCOMB_X70_Y15_N10
\mux_ulaB|m_out[27]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[27]~69_combout\ = (\mux_ulaB|m_out[31]~30_combout\) # ((\ctr_mips|WideOr0~0_combout\ & (\rgB|sr_out\(27) & \ctr_mips|pstate.fetch_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|WideOr0~0_combout\,
	datab => \rgB|sr_out\(27),
	datac => \ctr_mips|pstate.fetch_st~regout\,
	datad => \mux_ulaB|m_out[31]~30_combout\,
	combout => \mux_ulaB|m_out[27]~69_combout\);

-- Location: LCCOMB_X71_Y22_N20
\alu|Mux4~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux4~11_combout\ = ((\actr|alu_ctr[0]~20_combout\) # ((\mux_ulaA|m_out[27]~13_combout\) # (\mux_ulaB|m_out[27]~69_combout\))) # (!\actr|alu_ctr[1]~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[1]~17_combout\,
	datab => \actr|alu_ctr[0]~20_combout\,
	datac => \mux_ulaA|m_out[27]~13_combout\,
	datad => \mux_ulaB|m_out[27]~69_combout\,
	combout => \alu|Mux4~11_combout\);

-- Location: LCCOMB_X69_Y14_N26
\alu|ShiftRight1~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~59_combout\ = (!\mux_ulaA|m_out[1]~7_combout\ & ((\mux_ulaA|m_out[0]~1_combout\ & ((\rgB|sr_out\(28)))) # (!\mux_ulaA|m_out[0]~1_combout\ & (\rgB|sr_out\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(27),
	datab => \rgB|sr_out\(28),
	datac => \mux_ulaA|m_out[0]~1_combout\,
	datad => \mux_ulaA|m_out[1]~7_combout\,
	combout => \alu|ShiftRight1~59_combout\);

-- Location: LCCOMB_X69_Y18_N26
\alu|ShiftRight1~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~60_combout\ = (\alu|ShiftRight1~59_combout\) # ((\mux_ulaA|m_out[1]~7_combout\ & \alu|ShiftRight1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[1]~7_combout\,
	datac => \alu|ShiftRight1~22_combout\,
	datad => \alu|ShiftRight1~59_combout\,
	combout => \alu|ShiftRight1~60_combout\);

-- Location: LCCOMB_X71_Y20_N8
\alu|ShiftRight0~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~88_combout\ = (!\mux_ulaB|Equal2~0_combout\ & ((\alu|Mux31~14_combout\ & (\alu|ShiftRight1~60_combout\)) # (!\alu|Mux31~14_combout\ & ((\rgB|sr_out\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux31~14_combout\,
	datab => \mux_ulaB|Equal2~0_combout\,
	datac => \alu|ShiftRight1~60_combout\,
	datad => \rgB|sr_out\(31),
	combout => \alu|ShiftRight0~88_combout\);

-- Location: LCCOMB_X71_Y22_N24
\alu|ShiftRight0~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~89_combout\ = (\mux_ulaB|m_out[31]~30_combout\) # (\alu|ShiftRight0~88_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux_ulaB|m_out[31]~30_combout\,
	datad => \alu|ShiftRight0~88_combout\,
	combout => \alu|ShiftRight0~89_combout\);

-- Location: LCCOMB_X71_Y22_N28
\alu|Mux4~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux4~7_combout\ = (\actr|alu_ctr[1]~17_combout\ & ((\mux_ulaB|m_out[27]~69_combout\ & ((\mux_ulaA|m_out[27]~13_combout\) # (\actr|alu_ctr[0]~20_combout\))) # (!\mux_ulaB|m_out[27]~69_combout\ & (\mux_ulaA|m_out[27]~13_combout\ & 
-- \actr|alu_ctr[0]~20_combout\)))) # (!\actr|alu_ctr[1]~17_combout\ & (((!\actr|alu_ctr[0]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[1]~17_combout\,
	datab => \mux_ulaB|m_out[27]~69_combout\,
	datac => \mux_ulaA|m_out[27]~13_combout\,
	datad => \actr|alu_ctr[0]~20_combout\,
	combout => \alu|Mux4~7_combout\);

-- Location: LCCOMB_X69_Y16_N16
\bcoreg|regA[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regA[2]~2_combout\ = (!\bcoreg|Equal0~1_combout\ & ((\bcoreg|breg32~combout\ & (\bcoreg|breg32_rtl_1_bypass\(15))) # (!\bcoreg|breg32~combout\ & ((\bcoreg|breg32_rtl_0|auto_generated|ram_block1a2\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_1_bypass\(15),
	datab => \bcoreg|Equal0~1_combout\,
	datac => \bcoreg|breg32~combout\,
	datad => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a2\,
	combout => \bcoreg|regA[2]~2_combout\);

-- Location: LCFF_X69_Y16_N17
\rgA|sr_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|regA[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgA|sr_out\(2));

-- Location: LCCOMB_X70_Y16_N22
\mux_ulaA|m_out[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaA|m_out[2]~4_combout\ = (\ir|sr_out\(5) & (\rgA|sr_out\(2))) # (!\ir|sr_out\(5) & ((\actr|Equal13~0_combout\ & ((\ir|sr_out\(8)))) # (!\actr|Equal13~0_combout\ & (\rgA|sr_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(5),
	datab => \rgA|sr_out\(2),
	datac => \ir|sr_out\(8),
	datad => \actr|Equal13~0_combout\,
	combout => \mux_ulaA|m_out[2]~4_combout\);

-- Location: LCCOMB_X69_Y18_N8
\alu|ShiftRight1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~20_combout\ = (\mux_ulaB|m_out[31]~30_combout\ & ((\ctr_mips|WideOr1~combout\ & ((!\mux_ulaA|m_out[2]~4_combout\))) # (!\ctr_mips|WideOr1~combout\ & (!\pc|sr_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|sr_out\(2),
	datab => \mux_ulaA|m_out[2]~4_combout\,
	datac => \mux_ulaB|m_out[31]~30_combout\,
	datad => \ctr_mips|WideOr1~combout\,
	combout => \alu|ShiftRight1~20_combout\);

-- Location: LCCOMB_X69_Y18_N28
\alu|ShiftRight1~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~64_combout\ = (\mux_ulaB|m_out[31]~31_combout\ & (!\mux_ulaA|m_out[0]~1_combout\ & (!\mux_ulaA|m_out[1]~7_combout\ & \mux_ulaA|m_out[2]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~31_combout\,
	datab => \mux_ulaA|m_out[0]~1_combout\,
	datac => \mux_ulaA|m_out[1]~7_combout\,
	datad => \mux_ulaA|m_out[2]~5_combout\,
	combout => \alu|ShiftRight1~64_combout\);

-- Location: LCCOMB_X69_Y18_N2
\alu|ShiftRight1~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~83_combout\ = (\alu|ShiftRight1~20_combout\) # (\alu|ShiftRight1~64_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|ShiftRight1~20_combout\,
	datad => \alu|ShiftRight1~64_combout\,
	combout => \alu|ShiftRight1~83_combout\);

-- Location: LCCOMB_X69_Y20_N24
\alu|ShiftRight1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~26_combout\ = (!\mux_ulaB|Equal2~0_combout\ & ((\ctr_mips|WideOr1~combout\ & ((!\mux_ulaA|m_out[2]~4_combout\))) # (!\ctr_mips|WideOr1~combout\ & (!\pc|sr_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|Equal2~0_combout\,
	datab => \pc|sr_out\(2),
	datac => \ctr_mips|WideOr1~combout\,
	datad => \mux_ulaA|m_out[2]~4_combout\,
	combout => \alu|ShiftRight1~26_combout\);

-- Location: LCCOMB_X69_Y18_N4
\alu|ShiftRight1~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~84_combout\ = (!\mux_ulaA|m_out[3]~3_combout\ & ((\alu|ShiftRight1~83_combout\) # ((\alu|ShiftRight1~26_combout\ & \alu|ShiftRight1~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[3]~3_combout\,
	datab => \alu|ShiftRight1~83_combout\,
	datac => \alu|ShiftRight1~26_combout\,
	datad => \alu|ShiftRight1~60_combout\,
	combout => \alu|ShiftRight1~84_combout\);

-- Location: LCCOMB_X71_Y22_N22
\alu|Mux4~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux4~8_combout\ = (\alu|Mux12~7_combout\ & ((\alu|Mux4~7_combout\ & ((\alu|Add1~54_combout\))) # (!\alu|Mux4~7_combout\ & (\alu|ShiftRight1~84_combout\)))) # (!\alu|Mux12~7_combout\ & (\alu|Mux4~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux12~7_combout\,
	datab => \alu|Mux4~7_combout\,
	datac => \alu|ShiftRight1~84_combout\,
	datad => \alu|Add1~54_combout\,
	combout => \alu|Mux4~8_combout\);

-- Location: LCCOMB_X71_Y22_N12
\alu|Mux4~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux4~9_combout\ = (\alu|Mux28~9_combout\ & ((\alu|Mux12~8_combout\ & (\alu|tmp[27]~54_combout\)) # (!\alu|Mux12~8_combout\ & ((\alu|Mux4~8_combout\))))) # (!\alu|Mux28~9_combout\ & (((!\alu|Mux12~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~9_combout\,
	datab => \alu|tmp[27]~54_combout\,
	datac => \alu|Mux12~8_combout\,
	datad => \alu|Mux4~8_combout\,
	combout => \alu|Mux4~9_combout\);

-- Location: LCCOMB_X71_Y22_N6
\alu|Mux4~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux4~10_combout\ = (\alu|Mux28~7_combout\ & ((\alu|Mux4~9_combout\ & ((\alu|ShiftRight0~89_combout\))) # (!\alu|Mux4~9_combout\ & (\mux_ulaB|m_out[31]~31_combout\)))) # (!\alu|Mux28~7_combout\ & (((\alu|Mux4~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~7_combout\,
	datab => \mux_ulaB|m_out[31]~31_combout\,
	datac => \alu|ShiftRight0~89_combout\,
	datad => \alu|Mux4~9_combout\,
	combout => \alu|Mux4~10_combout\);

-- Location: LCCOMB_X71_Y22_N26
\alu|Mux4~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux4~14_combout\ = (\alu|Mux4~10_combout\ & (((\actr|alu_ctr[0]~20_combout\) # (!\actr|alu_ctr[1]~17_combout\)) # (!\actr|alu_ctr[2]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[2]~21_combout\,
	datab => \actr|alu_ctr[0]~20_combout\,
	datac => \actr|alu_ctr[1]~17_combout\,
	datad => \alu|Mux4~10_combout\,
	combout => \alu|Mux4~14_combout\);

-- Location: LCCOMB_X71_Y22_N30
\alu|Mux4~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux4~12_combout\ = (\alu|Mux28~5_combout\ & ((\alu|Mux28~4_combout\ & (!\alu|Mux4~11_combout\)) # (!\alu|Mux28~4_combout\ & ((\alu|Mux4~14_combout\))))) # (!\alu|Mux28~5_combout\ & (\alu|Mux28~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~5_combout\,
	datab => \alu|Mux28~4_combout\,
	datac => \alu|Mux4~11_combout\,
	datad => \alu|Mux4~14_combout\,
	combout => \alu|Mux4~12_combout\);

-- Location: LCCOMB_X71_Y22_N8
\alu|Mux4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux4~combout\ = (\alu|Mux4~13_combout\ & ((\alu|Mux4~12_combout\ & (\alu|a32~19_combout\)) # (!\alu|Mux4~12_combout\ & ((\alu|Mux4~6_combout\))))) # (!\alu|Mux4~13_combout\ & (((\alu|Mux4~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|a32~19_combout\,
	datab => \alu|Mux4~13_combout\,
	datac => \alu|Mux4~6_combout\,
	datad => \alu|Mux4~12_combout\,
	combout => \alu|Mux4~combout\);

-- Location: LCFF_X71_Y22_N9
\regULA|sr_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \alu|Mux4~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regULA|sr_out\(27));

-- Location: LCCOMB_X66_Y17_N26
\rdm|sr_out[27]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \rdm|sr_out[27]~27_combout\ = (\ctr_mips|pstate.ldreghalf_st~regout\ & ((\sgnext16|output[16]~0_combout\))) # (!\ctr_mips|pstate.ldreghalf_st~regout\ & (\memory|altsyncram_component|auto_generated|q_a\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|altsyncram_component|auto_generated|q_a\(27),
	datab => \ctr_mips|pstate.ldreghalf_st~regout\,
	datad => \sgnext16|output[16]~0_combout\,
	combout => \rdm|sr_out[27]~27_combout\);

-- Location: LCFF_X66_Y17_N27
\rdm|sr_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \rdm|sr_out[27]~27_combout\,
	sdata => \sgnext8|output[8]~0_combout\,
	sload => \ctr_mips|pstate.ldregbyte_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rdm|sr_out\(27));

-- Location: LCCOMB_X66_Y20_N4
\breg_data_mux|m_out[27]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[27]~8_combout\ = (\ctr_mips|pstate.ldreg_st~regout\ & ((\rdm|sr_out\(27)))) # (!\ctr_mips|pstate.ldreg_st~regout\ & (\regULA|sr_out\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.ldreg_st~regout\,
	datab => \regULA|sr_out\(27),
	datad => \rdm|sr_out\(27),
	combout => \breg_data_mux|m_out[27]~8_combout\);

-- Location: LCCOMB_X94_Y24_N6
\bcoreg|breg32_rtl_1_bypass[39]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_1_bypass[39]~feeder_combout\ = \breg_data_mux|m_out[14]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \breg_data_mux|m_out[14]~23_combout\,
	combout => \bcoreg|breg32_rtl_1_bypass[39]~feeder_combout\);

-- Location: LCFF_X94_Y24_N7
\bcoreg|breg32_rtl_1_bypass[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|breg32_rtl_1_bypass[39]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bcoreg|breg32_rtl_1_bypass\(39));

-- Location: LCCOMB_X75_Y19_N20
\bcoreg|regA[14]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regA[14]~23_combout\ = (!\bcoreg|Equal0~1_combout\ & ((\bcoreg|breg32~combout\ & ((\bcoreg|breg32_rtl_1_bypass\(39)))) # (!\bcoreg|breg32~combout\ & (\bcoreg|breg32_rtl_0|auto_generated|ram_block1a14\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|Equal0~1_combout\,
	datab => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a14\,
	datac => \bcoreg|breg32~combout\,
	datad => \bcoreg|breg32_rtl_1_bypass\(39),
	combout => \bcoreg|regA[14]~23_combout\);

-- Location: LCFF_X75_Y19_N21
\rgA|sr_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|regA[14]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgA|sr_out\(14));

-- Location: LCCOMB_X71_Y19_N4
\mux_ulaA|m_out[14]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaA|m_out[14]~28_combout\ = (\ctr_mips|WideOr1~combout\ & (((\rgA|sr_out\(14) & !\actr|Equal13~1_combout\)))) # (!\ctr_mips|WideOr1~combout\ & (\pc|sr_out\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|sr_out\(14),
	datab => \rgA|sr_out\(14),
	datac => \actr|Equal13~1_combout\,
	datad => \ctr_mips|WideOr1~combout\,
	combout => \mux_ulaA|m_out[14]~28_combout\);

-- Location: LCCOMB_X71_Y19_N16
\alu|ShiftLeft0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~15_combout\ = (\mux_ulaA|m_out[11]~31_combout\) # ((\mux_ulaA|m_out[12]~30_combout\) # ((\mux_ulaA|m_out[14]~28_combout\) # (\mux_ulaA|m_out[13]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[11]~31_combout\,
	datab => \mux_ulaA|m_out[12]~30_combout\,
	datac => \mux_ulaA|m_out[14]~28_combout\,
	datad => \mux_ulaA|m_out[13]~29_combout\,
	combout => \alu|ShiftLeft0~15_combout\);

-- Location: LCCOMB_X71_Y21_N6
\mux_ulaA|m_out[9]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaA|m_out[9]~33_combout\ = (\ctr_mips|WideOr1~combout\ & (\rgA|sr_out\(9) & ((!\actr|Equal13~1_combout\)))) # (!\ctr_mips|WideOr1~combout\ & (((\pc|sr_out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgA|sr_out\(9),
	datab => \pc|sr_out\(9),
	datac => \ctr_mips|WideOr1~combout\,
	datad => \actr|Equal13~1_combout\,
	combout => \mux_ulaA|m_out[9]~33_combout\);

-- Location: LCCOMB_X71_Y21_N8
\alu|ShiftLeft0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~16_combout\ = (\mux_ulaA|m_out[10]~32_combout\) # ((\mux_ulaA|m_out[7]~35_combout\) # ((\mux_ulaA|m_out[8]~34_combout\) # (\mux_ulaA|m_out[9]~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[10]~32_combout\,
	datab => \mux_ulaA|m_out[7]~35_combout\,
	datac => \mux_ulaA|m_out[8]~34_combout\,
	datad => \mux_ulaA|m_out[9]~33_combout\,
	combout => \alu|ShiftLeft0~16_combout\);

-- Location: LCCOMB_X71_Y18_N18
\alu|ShiftLeft0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~17_combout\ = (\mux_ulaA|m_out[6]~26_combout\) # ((\mux_ulaA|m_out[5]~27_combout\) # ((\alu|ShiftLeft0~15_combout\) # (\alu|ShiftLeft0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[6]~26_combout\,
	datab => \mux_ulaA|m_out[5]~27_combout\,
	datac => \alu|ShiftLeft0~15_combout\,
	datad => \alu|ShiftLeft0~16_combout\,
	combout => \alu|ShiftLeft0~17_combout\);

-- Location: LCCOMB_X72_Y20_N26
\alu|Mux4~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux4~13_combout\ = (!\alu|Mux28~5_combout\ & ((\alu|Mux28~4_combout\) # ((!\alu|ShiftLeft0~14_combout\ & !\alu|ShiftLeft0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~14_combout\,
	datab => \alu|Mux28~4_combout\,
	datac => \alu|ShiftLeft0~17_combout\,
	datad => \alu|Mux28~5_combout\,
	combout => \alu|Mux4~13_combout\);

-- Location: LCCOMB_X69_Y20_N26
\alu|ShiftLeft0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~39_combout\ = (!\mux_ulaA|m_out[2]~5_combout\ & (\mux_ulaA|m_out[3]~3_combout\ & !\mux_ulaA|m_out[1]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[2]~5_combout\,
	datac => \mux_ulaA|m_out[3]~3_combout\,
	datad => \mux_ulaA|m_out[1]~7_combout\,
	combout => \alu|ShiftLeft0~39_combout\);

-- Location: LCCOMB_X68_Y16_N24
\alu|ShiftLeft0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~34_combout\ = (\mux_ulaA|m_out[0]~1_combout\ & (\alu|ShiftLeft0~30_combout\)) # (!\mux_ulaA|m_out[0]~1_combout\ & ((\alu|ShiftLeft0~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|ShiftLeft0~30_combout\,
	datac => \mux_ulaA|m_out[0]~1_combout\,
	datad => \alu|ShiftLeft0~33_combout\,
	combout => \alu|ShiftLeft0~34_combout\);

-- Location: LCCOMB_X69_Y14_N12
\alu|ShiftLeft0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~50_combout\ = (\mux_ulaA|m_out[2]~5_combout\ & (\alu|ShiftLeft0~34_combout\)) # (!\mux_ulaA|m_out[2]~5_combout\ & ((\alu|ShiftLeft0~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA|m_out[2]~5_combout\,
	datac => \alu|ShiftLeft0~34_combout\,
	datad => \alu|ShiftLeft0~49_combout\,
	combout => \alu|ShiftLeft0~50_combout\);

-- Location: LCCOMB_X69_Y14_N18
\alu|ShiftLeft0~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~51_combout\ = (\alu|ShiftLeft0~20_combout\ & ((\alu|ShiftLeft0~39_combout\) # ((!\mux_ulaA|m_out[3]~3_combout\ & \alu|ShiftLeft0~50_combout\)))) # (!\alu|ShiftLeft0~20_combout\ & (!\mux_ulaA|m_out[3]~3_combout\ & 
-- ((\alu|ShiftLeft0~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~20_combout\,
	datab => \mux_ulaA|m_out[3]~3_combout\,
	datac => \alu|ShiftLeft0~39_combout\,
	datad => \alu|ShiftLeft0~50_combout\,
	combout => \alu|ShiftLeft0~51_combout\);

-- Location: LCCOMB_X70_Y14_N18
\alu|ShiftLeft0~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~87_combout\ = (\mux_ulaA|m_out[2]~5_combout\ & ((\alu|ShiftLeft0~66_combout\))) # (!\mux_ulaA|m_out[2]~5_combout\ & (\alu|ShiftLeft0~86_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA|m_out[2]~5_combout\,
	datac => \alu|ShiftLeft0~86_combout\,
	datad => \alu|ShiftLeft0~66_combout\,
	combout => \alu|ShiftLeft0~87_combout\);

-- Location: LCCOMB_X74_Y14_N24
\alu|Mux6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux6~2_combout\ = (\alu|ShiftRight1~91_combout\ & (\alu|ShiftLeft0~115_combout\ & (!\alu|Mux4~4_combout\))) # (!\alu|ShiftRight1~91_combout\ & (((\alu|Mux4~4_combout\) # (\alu|ShiftLeft0~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~115_combout\,
	datab => \alu|ShiftRight1~91_combout\,
	datac => \alu|Mux4~4_combout\,
	datad => \alu|ShiftLeft0~87_combout\,
	combout => \alu|Mux6~2_combout\);

-- Location: LCCOMB_X72_Y14_N14
\alu|Mux6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux6~3_combout\ = (\alu|Mux4~4_combout\ & ((\alu|Mux6~2_combout\ & (\alu|ShiftLeft0~51_combout\)) # (!\alu|Mux6~2_combout\ & ((\alu|ShiftLeft0~101_combout\))))) # (!\alu|Mux4~4_combout\ & (((\alu|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux4~4_combout\,
	datab => \alu|ShiftLeft0~51_combout\,
	datac => \alu|ShiftLeft0~101_combout\,
	datad => \alu|Mux6~2_combout\,
	combout => \alu|Mux6~3_combout\);

-- Location: LCCOMB_X72_Y14_N16
\alu|ShiftRight0~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~47_combout\ = (\mux_ulaA|m_out[2]~5_combout\ & ((\mux_ulaA|m_out[1]~7_combout\ & (\rgB|sr_out\(31))) # (!\mux_ulaA|m_out[1]~7_combout\ & ((\alu|ShiftRight1~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[1]~7_combout\,
	datab => \rgB|sr_out\(31),
	datac => \mux_ulaA|m_out[2]~5_combout\,
	datad => \alu|ShiftRight1~22_combout\,
	combout => \alu|ShiftRight0~47_combout\);

-- Location: LCCOMB_X72_Y14_N24
\alu|ShiftRight0~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~84_combout\ = (\alu|ShiftRight0~47_combout\) # ((!\mux_ulaA|m_out[2]~5_combout\ & \alu|ShiftRight0~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[2]~5_combout\,
	datac => \alu|ShiftRight0~47_combout\,
	datad => \alu|ShiftRight0~36_combout\,
	combout => \alu|ShiftRight0~84_combout\);

-- Location: LCCOMB_X72_Y14_N30
\alu|ShiftRight0~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~85_combout\ = (!\mux_ulaB|Equal2~0_combout\ & ((\mux_ulaA|m_out[3]~3_combout\ & (\rgB|sr_out\(31))) # (!\mux_ulaA|m_out[3]~3_combout\ & ((\alu|ShiftRight0~84_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(31),
	datab => \mux_ulaB|Equal2~0_combout\,
	datac => \alu|ShiftRight0~84_combout\,
	datad => \mux_ulaA|m_out[3]~3_combout\,
	combout => \alu|ShiftRight0~85_combout\);

-- Location: LCCOMB_X72_Y14_N8
\alu|ShiftRight0~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~86_combout\ = (\mux_ulaB|m_out[31]~30_combout\) # (\alu|ShiftRight0~85_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux_ulaB|m_out[31]~30_combout\,
	datad => \alu|ShiftRight0~85_combout\,
	combout => \alu|ShiftRight0~86_combout\);

-- Location: LCCOMB_X69_Y18_N10
\alu|ShiftRight1~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~21_combout\ = (\mux_ulaA|m_out[1]~7_combout\ & (!\mux_ulaA|m_out[0]~1_combout\ & ((\mux_ulaB|m_out[31]~31_combout\)))) # (!\mux_ulaA|m_out[1]~7_combout\ & (((\mux_ulaB|m_out[31]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[1]~7_combout\,
	datab => \mux_ulaA|m_out[0]~1_combout\,
	datac => \mux_ulaB|m_out[31]~30_combout\,
	datad => \mux_ulaB|m_out[31]~31_combout\,
	combout => \alu|ShiftRight1~21_combout\);

-- Location: LCCOMB_X69_Y18_N18
\alu|ShiftRight1~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~23_combout\ = (\alu|ShiftRight1~21_combout\) # ((!\mux_ulaA|m_out[1]~7_combout\ & (!\mux_ulaB|Equal2~0_combout\ & \alu|ShiftRight1~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[1]~7_combout\,
	datab => \mux_ulaB|Equal2~0_combout\,
	datac => \alu|ShiftRight1~22_combout\,
	datad => \alu|ShiftRight1~21_combout\,
	combout => \alu|ShiftRight1~23_combout\);

-- Location: LCCOMB_X69_Y18_N12
\alu|ShiftRight1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~24_combout\ = (\alu|ShiftRight1~20_combout\) # ((\mux_ulaA|m_out[2]~5_combout\ & \alu|ShiftRight1~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[2]~5_combout\,
	datac => \alu|ShiftRight1~20_combout\,
	datad => \alu|ShiftRight1~23_combout\,
	combout => \alu|ShiftRight1~24_combout\);

-- Location: LCCOMB_X69_Y18_N16
\alu|ShiftRight1~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~81_combout\ = (!\mux_ulaA|m_out[3]~3_combout\ & ((\alu|ShiftRight1~24_combout\) # ((\alu|ShiftRight0~36_combout\ & \alu|ShiftRight1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~36_combout\,
	datab => \mux_ulaA|m_out[3]~3_combout\,
	datac => \alu|ShiftRight1~26_combout\,
	datad => \alu|ShiftRight1~24_combout\,
	combout => \alu|ShiftRight1~81_combout\);

-- Location: LCCOMB_X72_Y14_N4
\alu|Mux6~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux6~5_combout\ = (\alu|Mux6~4_combout\ & (((\alu|Add1~50_combout\)) # (!\alu|Mux12~7_combout\))) # (!\alu|Mux6~4_combout\ & (\alu|Mux12~7_combout\ & (\alu|ShiftRight1~81_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux6~4_combout\,
	datab => \alu|Mux12~7_combout\,
	datac => \alu|ShiftRight1~81_combout\,
	datad => \alu|Add1~50_combout\,
	combout => \alu|Mux6~5_combout\);

-- Location: LCCOMB_X72_Y14_N22
\alu|Mux6~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux6~6_combout\ = (\alu|Mux12~8_combout\ & (\alu|Mux28~9_combout\ & ((\alu|tmp[25]~50_combout\)))) # (!\alu|Mux12~8_combout\ & (((\alu|Mux6~5_combout\)) # (!\alu|Mux28~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux12~8_combout\,
	datab => \alu|Mux28~9_combout\,
	datac => \alu|Mux6~5_combout\,
	datad => \alu|tmp[25]~50_combout\,
	combout => \alu|Mux6~6_combout\);

-- Location: LCCOMB_X72_Y14_N28
\alu|Mux6~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux6~7_combout\ = (\alu|Mux28~7_combout\ & ((\alu|Mux6~6_combout\ & ((\alu|ShiftRight0~86_combout\))) # (!\alu|Mux6~6_combout\ & (\mux_ulaB|m_out[31]~31_combout\)))) # (!\alu|Mux28~7_combout\ & (((\alu|Mux6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~7_combout\,
	datab => \mux_ulaB|m_out[31]~31_combout\,
	datac => \alu|ShiftRight0~86_combout\,
	datad => \alu|Mux6~6_combout\,
	combout => \alu|Mux6~7_combout\);

-- Location: LCCOMB_X72_Y14_N12
\alu|Mux6~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux6~10_combout\ = (\alu|Mux6~7_combout\ & (((\actr|alu_ctr[0]~20_combout\) # (!\actr|alu_ctr[1]~17_combout\)) # (!\actr|alu_ctr[2]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[2]~21_combout\,
	datab => \actr|alu_ctr[1]~17_combout\,
	datac => \actr|alu_ctr[0]~20_combout\,
	datad => \alu|Mux6~7_combout\,
	combout => \alu|Mux6~10_combout\);

-- Location: LCCOMB_X72_Y14_N0
\alu|Mux6~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux6~9_combout\ = (\alu|Mux28~5_combout\ & ((\alu|Mux28~4_combout\ & (!\alu|Mux6~8_combout\)) # (!\alu|Mux28~4_combout\ & ((\alu|Mux6~10_combout\))))) # (!\alu|Mux28~5_combout\ & (((\alu|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux6~8_combout\,
	datab => \alu|Mux28~5_combout\,
	datac => \alu|Mux28~4_combout\,
	datad => \alu|Mux6~10_combout\,
	combout => \alu|Mux6~9_combout\);

-- Location: LCCOMB_X72_Y14_N2
\alu|Mux6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux6~combout\ = (\alu|Mux4~13_combout\ & ((\alu|Mux6~9_combout\ & (\alu|a32~17_combout\)) # (!\alu|Mux6~9_combout\ & ((\alu|Mux6~3_combout\))))) # (!\alu|Mux4~13_combout\ & (((\alu|Mux6~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|a32~17_combout\,
	datab => \alu|Mux4~13_combout\,
	datac => \alu|Mux6~3_combout\,
	datad => \alu|Mux6~9_combout\,
	combout => \alu|Mux6~combout\);

-- Location: LCFF_X72_Y14_N3
\regULA|sr_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \alu|Mux6~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regULA|sr_out\(25));

-- Location: LCCOMB_X74_Y17_N12
\breg_data_mux|m_out[25]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[25]~10_combout\ = (\ctr_mips|pstate.ldreg_st~regout\ & (\rdm|sr_out\(25))) # (!\ctr_mips|pstate.ldreg_st~regout\ & ((\regULA|sr_out\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctr_mips|pstate.ldreg_st~regout\,
	datac => \rdm|sr_out\(25),
	datad => \regULA|sr_out\(25),
	combout => \breg_data_mux|m_out[25]~10_combout\);

-- Location: LCCOMB_X75_Y20_N22
\bcoreg|regA[15]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regA[15]~20_combout\ = (!\bcoreg|Equal0~1_combout\ & ((\bcoreg|breg32~combout\ & (\bcoreg|breg32_rtl_1_bypass\(41))) # (!\bcoreg|breg32~combout\ & ((\bcoreg|breg32_rtl_0|auto_generated|ram_block1a15\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|Equal0~1_combout\,
	datab => \bcoreg|breg32_rtl_1_bypass\(41),
	datac => \bcoreg|breg32~combout\,
	datad => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a15\,
	combout => \bcoreg|regA[15]~20_combout\);

-- Location: LCFF_X75_Y20_N23
\rgA|sr_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|regA[15]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgA|sr_out\(15));

-- Location: LCCOMB_X74_Y18_N24
\mux_ulaA|m_out[15]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaA|m_out[15]~25_combout\ = (\ctr_mips|WideOr1~combout\ & (((\rgA|sr_out\(15) & !\actr|Equal13~1_combout\)))) # (!\ctr_mips|WideOr1~combout\ & (\pc|sr_out\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|sr_out\(15),
	datab => \rgA|sr_out\(15),
	datac => \ctr_mips|WideOr1~combout\,
	datad => \actr|Equal13~1_combout\,
	combout => \mux_ulaA|m_out[15]~25_combout\);

-- Location: LCCOMB_X74_Y18_N18
\alu|ShiftLeft0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~13_combout\ = (\mux_ulaA|m_out[17]~23_combout\) # ((\mux_ulaA|m_out[16]~24_combout\) # ((\mux_ulaA|m_out[15]~25_combout\) # (\mux_ulaA|m_out[18]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[17]~23_combout\,
	datab => \mux_ulaA|m_out[16]~24_combout\,
	datac => \mux_ulaA|m_out[15]~25_combout\,
	datad => \mux_ulaA|m_out[18]~22_combout\,
	combout => \alu|ShiftLeft0~13_combout\);

-- Location: LCCOMB_X70_Y18_N28
\alu|ShiftLeft0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~10_combout\ = (\mux_ulaA|m_out[29]~11_combout\) # ((\mux_ulaA|m_out[27]~13_combout\) # ((\mux_ulaA|m_out[30]~10_combout\) # (\mux_ulaA|m_out[28]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[29]~11_combout\,
	datab => \mux_ulaA|m_out[27]~13_combout\,
	datac => \mux_ulaA|m_out[30]~10_combout\,
	datad => \mux_ulaA|m_out[28]~12_combout\,
	combout => \alu|ShiftLeft0~10_combout\);

-- Location: LCCOMB_X70_Y18_N20
\alu|ShiftLeft0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~14_combout\ = (\alu|ShiftLeft0~11_combout\) # ((\alu|ShiftLeft0~12_combout\) # ((\alu|ShiftLeft0~13_combout\) # (\alu|ShiftLeft0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~11_combout\,
	datab => \alu|ShiftLeft0~12_combout\,
	datac => \alu|ShiftLeft0~13_combout\,
	datad => \alu|ShiftLeft0~10_combout\,
	combout => \alu|ShiftLeft0~14_combout\);

-- Location: LCCOMB_X70_Y18_N12
\alu|ShiftLeft0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~19_combout\ = (\alu|ShiftLeft0~14_combout\) # (\alu|ShiftLeft0~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|ShiftLeft0~14_combout\,
	datad => \alu|ShiftLeft0~17_combout\,
	combout => \alu|ShiftLeft0~19_combout\);

-- Location: LCCOMB_X70_Y18_N26
\alu|Mux12~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux12~7_combout\ = (!\actr|alu_ctr[1]~17_combout\ & (((!\mux_ulaA|m_out[4]~9_combout\ & !\alu|ShiftLeft0~19_combout\)) # (!\actr|alu_ctr[0]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[0]~20_combout\,
	datab => \mux_ulaA|m_out[4]~9_combout\,
	datac => \actr|alu_ctr[1]~17_combout\,
	datad => \alu|ShiftLeft0~19_combout\,
	combout => \alu|Mux12~7_combout\);

-- Location: LCCOMB_X68_Y20_N14
\alu|ShiftRight1~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~49_combout\ = (\mux_ulaB|m_out[31]~30_combout\ & ((\ctr_mips|WideOr1~combout\ & ((!\mux_ulaA|m_out[3]~2_combout\))) # (!\ctr_mips|WideOr1~combout\ & (!\pc|sr_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|sr_out\(3),
	datab => \ctr_mips|WideOr1~combout\,
	datac => \mux_ulaB|m_out[31]~30_combout\,
	datad => \mux_ulaA|m_out[3]~2_combout\,
	combout => \alu|ShiftRight1~49_combout\);

-- Location: LCCOMB_X68_Y20_N6
\alu|ShiftRight1~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~89_combout\ = (!\mux_ulaA|m_out[2]~5_combout\ & ((\ctr_mips|WideOr1~combout\ & ((\mux_ulaA|m_out[3]~2_combout\))) # (!\ctr_mips|WideOr1~combout\ & (\pc|sr_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|sr_out\(3),
	datab => \ctr_mips|WideOr1~combout\,
	datac => \mux_ulaA|m_out[3]~2_combout\,
	datad => \mux_ulaA|m_out[2]~5_combout\,
	combout => \alu|ShiftRight1~89_combout\);

-- Location: LCCOMB_X68_Y20_N0
\alu|ShiftRight1~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~50_combout\ = (!\mux_ulaB|Equal2~0_combout\ & ((\ctr_mips|WideOr1~combout\ & ((!\mux_ulaA|m_out[3]~2_combout\))) # (!\ctr_mips|WideOr1~combout\ & (!\pc|sr_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|sr_out\(3),
	datab => \ctr_mips|WideOr1~combout\,
	datac => \mux_ulaB|Equal2~0_combout\,
	datad => \mux_ulaA|m_out[3]~2_combout\,
	combout => \alu|ShiftRight1~50_combout\);

-- Location: LCCOMB_X69_Y15_N12
\alu|ShiftRight1~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~73_combout\ = (\alu|ShiftRight1~50_combout\ & ((\mux_ulaA|m_out[2]~5_combout\ & (\alu|ShiftRight0~36_combout\)) # (!\mux_ulaA|m_out[2]~5_combout\ & ((\alu|ShiftRight0~38_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[2]~5_combout\,
	datab => \alu|ShiftRight1~50_combout\,
	datac => \alu|ShiftRight0~36_combout\,
	datad => \alu|ShiftRight0~38_combout\,
	combout => \alu|ShiftRight1~73_combout\);

-- Location: LCCOMB_X69_Y15_N6
\alu|ShiftRight1~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~74_combout\ = (\alu|ShiftRight1~49_combout\) # ((\alu|ShiftRight1~73_combout\) # ((\alu|ShiftRight1~23_combout\ & \alu|ShiftRight1~89_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~23_combout\,
	datab => \alu|ShiftRight1~49_combout\,
	datac => \alu|ShiftRight1~89_combout\,
	datad => \alu|ShiftRight1~73_combout\,
	combout => \alu|ShiftRight1~74_combout\);

-- Location: LCCOMB_X74_Y22_N2
\alu|Mux10~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux10~5_combout\ = (\alu|Mux10~4_combout\ & (((\alu|Add1~42_combout\)) # (!\alu|Mux12~7_combout\))) # (!\alu|Mux10~4_combout\ & (\alu|Mux12~7_combout\ & (\alu|ShiftRight1~74_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux10~4_combout\,
	datab => \alu|Mux12~7_combout\,
	datac => \alu|ShiftRight1~74_combout\,
	datad => \alu|Add1~42_combout\,
	combout => \alu|Mux10~5_combout\);

-- Location: LCCOMB_X74_Y22_N0
\alu|Mux10~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux10~6_combout\ = (\alu|Mux28~9_combout\ & ((\alu|Mux12~8_combout\ & (\alu|tmp[21]~42_combout\)) # (!\alu|Mux12~8_combout\ & ((\alu|Mux10~5_combout\))))) # (!\alu|Mux28~9_combout\ & (!\alu|Mux12~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~9_combout\,
	datab => \alu|Mux12~8_combout\,
	datac => \alu|tmp[21]~42_combout\,
	datad => \alu|Mux10~5_combout\,
	combout => \alu|Mux10~6_combout\);

-- Location: LCCOMB_X74_Y22_N6
\alu|Mux10~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux10~7_combout\ = (\alu|Mux28~7_combout\ & ((\alu|Mux10~6_combout\ & ((\alu|ShiftRight0~71_combout\))) # (!\alu|Mux10~6_combout\ & (\mux_ulaB|m_out[31]~31_combout\)))) # (!\alu|Mux28~7_combout\ & (((\alu|Mux10~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~7_combout\,
	datab => \mux_ulaB|m_out[31]~31_combout\,
	datac => \alu|ShiftRight0~71_combout\,
	datad => \alu|Mux10~6_combout\,
	combout => \alu|Mux10~7_combout\);

-- Location: LCCOMB_X70_Y14_N8
\alu|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux10~0_combout\ = (\mux_ulaB|m_out[21]~75_combout\ & ((\actr|alu_ctr[2]~21_combout\) # (!\mux_ulaA|m_out[21]~19_combout\))) # (!\mux_ulaB|m_out[21]~75_combout\ & ((\mux_ulaA|m_out[21]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaB|m_out[21]~75_combout\,
	datac => \actr|alu_ctr[2]~21_combout\,
	datad => \mux_ulaA|m_out[21]~19_combout\,
	combout => \alu|Mux10~0_combout\);

-- Location: LCCOMB_X70_Y15_N6
\alu|Mux12~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux12~18_combout\ = (\actr|alu_ctr[0]~20_combout\) # ((\mux_ulaA|m_out[4]~9_combout\) # ((\alu|ShiftLeft0~17_combout\) # (\alu|ShiftLeft0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[0]~20_combout\,
	datab => \mux_ulaA|m_out[4]~9_combout\,
	datac => \alu|ShiftLeft0~17_combout\,
	datad => \alu|ShiftLeft0~14_combout\,
	combout => \alu|Mux12~18_combout\);

-- Location: LCCOMB_X70_Y18_N2
\alu|Mux12~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux12~19_combout\ = (\actr|alu_ctr[0]~20_combout\) # ((\mux_ulaA|m_out[4]~9_combout\ & (!\alu|ShiftLeft0~14_combout\ & !\alu|ShiftLeft0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[0]~20_combout\,
	datab => \mux_ulaA|m_out[4]~9_combout\,
	datac => \alu|ShiftLeft0~14_combout\,
	datad => \alu|ShiftLeft0~17_combout\,
	combout => \alu|Mux12~19_combout\);

-- Location: LCCOMB_X70_Y17_N26
\alu|Mux12~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux12~6_combout\ = (\actr|alu_ctr[0]~20_combout\) # ((\mux_ulaA|m_out[3]~3_combout\ & \alu|ShiftLeft0~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA|m_out[3]~3_combout\,
	datac => \actr|alu_ctr[0]~20_combout\,
	datad => \alu|ShiftLeft0~18_combout\,
	combout => \alu|Mux12~6_combout\);

-- Location: LCCOMB_X70_Y14_N30
\alu|Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux10~1_combout\ = (\alu|Mux12~19_combout\ & ((\alu|Mux12~6_combout\ & ((\alu|Mux10~0_combout\))) # (!\alu|Mux12~6_combout\ & (\alu|ShiftLeft0~133_combout\)))) # (!\alu|Mux12~19_combout\ & (((\alu|Mux12~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~133_combout\,
	datab => \alu|Mux10~0_combout\,
	datac => \alu|Mux12~19_combout\,
	datad => \alu|Mux12~6_combout\,
	combout => \alu|Mux10~1_combout\);

-- Location: LCCOMB_X70_Y14_N12
\alu|Mux10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux10~2_combout\ = (\alu|Mux12~18_combout\ & (((\alu|Mux10~1_combout\)))) # (!\alu|Mux12~18_combout\ & ((\alu|Mux10~1_combout\ & (\alu|ShiftLeft0~67_combout\)) # (!\alu|Mux10~1_combout\ & ((\alu|ShiftLeft0~102_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~67_combout\,
	datab => \alu|Mux12~18_combout\,
	datac => \alu|ShiftLeft0~102_combout\,
	datad => \alu|Mux10~1_combout\,
	combout => \alu|Mux10~2_combout\);

-- Location: LCCOMB_X70_Y14_N26
\alu|Mux10~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux10~3_combout\ = (\actr|alu_ctr[2]~21_combout\ & (!\actr|alu_ctr[0]~20_combout\ & (!\alu|Mux10~0_combout\))) # (!\actr|alu_ctr[2]~21_combout\ & (((\alu|Mux10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[0]~20_combout\,
	datab => \alu|Mux10~0_combout\,
	datac => \actr|alu_ctr[2]~21_combout\,
	datad => \alu|Mux10~2_combout\,
	combout => \alu|Mux10~3_combout\);

-- Location: LCCOMB_X72_Y22_N26
\alu|Mux10~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux10~8_combout\ = (\alu|Mux14~10_combout\ & ((\alu|Mux10~7_combout\) # ((\alu|Mux14~12_combout\ & \alu|Mux10~3_combout\)))) # (!\alu|Mux14~10_combout\ & (\alu|Mux14~12_combout\ & ((\alu|Mux10~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux14~10_combout\,
	datab => \alu|Mux14~12_combout\,
	datac => \alu|Mux10~7_combout\,
	datad => \alu|Mux10~3_combout\,
	combout => \alu|Mux10~8_combout\);

-- Location: LCFF_X72_Y22_N27
\regULA|sr_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \alu|Mux10~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regULA|sr_out\(21));

-- Location: LCCOMB_X66_Y20_N0
\breg_data_mux|m_out[21]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[21]~14_combout\ = (\ctr_mips|pstate.ldreg_st~regout\ & (\rdm|sr_out\(21))) # (!\ctr_mips|pstate.ldreg_st~regout\ & ((\regULA|sr_out\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.ldreg_st~regout\,
	datab => \rdm|sr_out\(21),
	datad => \regULA|sr_out\(21),
	combout => \breg_data_mux|m_out[21]~14_combout\);

-- Location: LCCOMB_X65_Y21_N24
\bcoreg|regA[20]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regA[20]~15_combout\ = (!\bcoreg|Equal0~1_combout\ & ((\bcoreg|breg32~combout\ & (\bcoreg|breg32_rtl_1_bypass\(51))) # (!\bcoreg|breg32~combout\ & ((\bcoreg|breg32_rtl_0|auto_generated|ram_block1a20\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|Equal0~1_combout\,
	datab => \bcoreg|breg32_rtl_1_bypass\(51),
	datac => \bcoreg|breg32~combout\,
	datad => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a20\,
	combout => \bcoreg|regA[20]~15_combout\);

-- Location: LCCOMB_X69_Y21_N12
\rgA|sr_out[20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rgA|sr_out[20]~feeder_combout\ = \bcoreg|regA[20]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bcoreg|regA[20]~15_combout\,
	combout => \rgA|sr_out[20]~feeder_combout\);

-- Location: LCFF_X69_Y21_N13
\rgA|sr_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \rgA|sr_out[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgA|sr_out\(20));

-- Location: LCCOMB_X70_Y18_N0
\mux_ulaA|m_out[20]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaA|m_out[20]~20_combout\ = (\ctr_mips|WideOr1~combout\ & (((!\actr|Equal13~1_combout\ & \rgA|sr_out\(20))))) # (!\ctr_mips|WideOr1~combout\ & (\pc|sr_out\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|sr_out\(20),
	datab => \actr|Equal13~1_combout\,
	datac => \rgA|sr_out\(20),
	datad => \ctr_mips|WideOr1~combout\,
	combout => \mux_ulaA|m_out[20]~20_combout\);

-- Location: LCCOMB_X74_Y22_N4
\alu|Mux11~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux11~4_combout\ = (\actr|alu_ctr[1]~17_combout\ & ((\mux_ulaA|m_out[20]~20_combout\ & ((\mux_ulaB|m_out[20]~76_combout\) # (\actr|alu_ctr[0]~20_combout\))) # (!\mux_ulaA|m_out[20]~20_combout\ & (\mux_ulaB|m_out[20]~76_combout\ & 
-- \actr|alu_ctr[0]~20_combout\)))) # (!\actr|alu_ctr[1]~17_combout\ & (((!\actr|alu_ctr[0]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[1]~17_combout\,
	datab => \mux_ulaA|m_out[20]~20_combout\,
	datac => \mux_ulaB|m_out[20]~76_combout\,
	datad => \actr|alu_ctr[0]~20_combout\,
	combout => \alu|Mux11~4_combout\);

-- Location: LCCOMB_X74_Y22_N10
\alu|Mux11~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux11~5_combout\ = (\alu|Mux11~4_combout\ & ((\alu|Add1~40_combout\) # ((!\alu|Mux12~7_combout\)))) # (!\alu|Mux11~4_combout\ & (((\alu|ShiftRight1~72_combout\ & \alu|Mux12~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Add1~40_combout\,
	datab => \alu|ShiftRight1~72_combout\,
	datac => \alu|Mux11~4_combout\,
	datad => \alu|Mux12~7_combout\,
	combout => \alu|Mux11~5_combout\);

-- Location: LCCOMB_X74_Y22_N28
\alu|Mux11~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux11~6_combout\ = (\alu|Mux28~9_combout\ & ((\alu|Mux12~8_combout\ & (\alu|tmp[20]~40_combout\)) # (!\alu|Mux12~8_combout\ & ((\alu|Mux11~5_combout\))))) # (!\alu|Mux28~9_combout\ & (!\alu|Mux12~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~9_combout\,
	datab => \alu|Mux12~8_combout\,
	datac => \alu|tmp[20]~40_combout\,
	datad => \alu|Mux11~5_combout\,
	combout => \alu|Mux11~6_combout\);

-- Location: LCCOMB_X74_Y22_N26
\alu|Mux11~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux11~7_combout\ = (\alu|Mux28~7_combout\ & ((\alu|Mux11~6_combout\ & ((\alu|ShiftRight0~66_combout\))) # (!\alu|Mux11~6_combout\ & (\mux_ulaB|m_out[31]~31_combout\)))) # (!\alu|Mux28~7_combout\ & (((\alu|Mux11~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~7_combout\,
	datab => \mux_ulaB|m_out[31]~31_combout\,
	datac => \alu|ShiftRight0~66_combout\,
	datad => \alu|Mux11~6_combout\,
	combout => \alu|Mux11~7_combout\);

-- Location: LCCOMB_X67_Y22_N0
\alu|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux11~0_combout\ = (\mux_ulaA|m_out[20]~20_combout\ & ((\actr|alu_ctr[2]~21_combout\) # (!\mux_ulaB|m_out[20]~76_combout\))) # (!\mux_ulaA|m_out[20]~20_combout\ & ((\mux_ulaB|m_out[20]~76_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA|m_out[20]~20_combout\,
	datac => \actr|alu_ctr[2]~21_combout\,
	datad => \mux_ulaB|m_out[20]~76_combout\,
	combout => \alu|Mux11~0_combout\);

-- Location: LCCOMB_X67_Y19_N20
\alu|ShiftLeft0~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~75_combout\ = (\mux_ulaA|m_out[1]~7_combout\ & (\mux_ulaB|m_out[13]~40_combout\)) # (!\mux_ulaA|m_out[1]~7_combout\ & ((\mux_ulaB|m_out[15]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[13]~40_combout\,
	datab => \mux_ulaB|m_out[15]~36_combout\,
	datad => \mux_ulaA|m_out[1]~7_combout\,
	combout => \alu|ShiftLeft0~75_combout\);

-- Location: LCCOMB_X71_Y15_N6
\alu|ShiftLeft0~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~80_combout\ = (\mux_ulaA|m_out[0]~1_combout\ & ((\alu|ShiftLeft0~75_combout\))) # (!\mux_ulaA|m_out[0]~1_combout\ & (\alu|ShiftLeft0~79_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|ShiftLeft0~79_combout\,
	datac => \mux_ulaA|m_out[0]~1_combout\,
	datad => \alu|ShiftLeft0~75_combout\,
	combout => \alu|ShiftLeft0~80_combout\);

-- Location: LCCOMB_X67_Y22_N16
\alu|ShiftLeft0~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~98_combout\ = (\mux_ulaA|m_out[2]~5_combout\ & ((\alu|ShiftLeft0~80_combout\))) # (!\mux_ulaA|m_out[2]~5_combout\ & (\alu|ShiftLeft0~97_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[2]~5_combout\,
	datac => \alu|ShiftLeft0~97_combout\,
	datad => \alu|ShiftLeft0~80_combout\,
	combout => \alu|ShiftLeft0~98_combout\);

-- Location: LCCOMB_X71_Y23_N30
\alu|ShiftLeft0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~32_combout\ = (!\mux_ulaA|m_out[3]~3_combout\ & ((\mux_ulaA|m_out[2]~5_combout\ & (\alu|ShiftLeft0~28_combout\)) # (!\mux_ulaA|m_out[2]~5_combout\ & ((\alu|ShiftLeft0~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[3]~3_combout\,
	datab => \mux_ulaA|m_out[2]~5_combout\,
	datac => \alu|ShiftLeft0~28_combout\,
	datad => \alu|ShiftLeft0~31_combout\,
	combout => \alu|ShiftLeft0~32_combout\);

-- Location: LCCOMB_X72_Y22_N22
\alu|Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux11~1_combout\ = (\alu|Mux12~19_combout\ & ((\alu|Mux12~6_combout\ & (\alu|Mux11~0_combout\)) # (!\alu|Mux12~6_combout\ & ((\alu|ShiftLeft0~32_combout\))))) # (!\alu|Mux12~19_combout\ & (((\alu|Mux12~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux12~19_combout\,
	datab => \alu|Mux11~0_combout\,
	datac => \alu|ShiftLeft0~32_combout\,
	datad => \alu|Mux12~6_combout\,
	combout => \alu|Mux11~1_combout\);

-- Location: LCCOMB_X72_Y22_N12
\alu|Mux11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux11~2_combout\ = (\alu|Mux12~18_combout\ & (((\alu|Mux11~1_combout\)))) # (!\alu|Mux12~18_combout\ & ((\alu|Mux11~1_combout\ & (\alu|ShiftLeft0~63_combout\)) # (!\alu|Mux11~1_combout\ & ((\alu|ShiftLeft0~98_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux12~18_combout\,
	datab => \alu|ShiftLeft0~63_combout\,
	datac => \alu|ShiftLeft0~98_combout\,
	datad => \alu|Mux11~1_combout\,
	combout => \alu|Mux11~2_combout\);

-- Location: LCCOMB_X72_Y22_N30
\alu|Mux11~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux11~3_combout\ = (\actr|alu_ctr[2]~21_combout\ & (!\actr|alu_ctr[0]~20_combout\ & (!\alu|Mux11~0_combout\))) # (!\actr|alu_ctr[2]~21_combout\ & (((\alu|Mux11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[0]~20_combout\,
	datab => \alu|Mux11~0_combout\,
	datac => \actr|alu_ctr[2]~21_combout\,
	datad => \alu|Mux11~2_combout\,
	combout => \alu|Mux11~3_combout\);

-- Location: LCCOMB_X72_Y22_N20
\alu|Mux11~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux11~8_combout\ = (\alu|Mux14~10_combout\ & ((\alu|Mux11~7_combout\) # ((\alu|Mux14~12_combout\ & \alu|Mux11~3_combout\)))) # (!\alu|Mux14~10_combout\ & (\alu|Mux14~12_combout\ & ((\alu|Mux11~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux14~10_combout\,
	datab => \alu|Mux14~12_combout\,
	datac => \alu|Mux11~7_combout\,
	datad => \alu|Mux11~3_combout\,
	combout => \alu|Mux11~8_combout\);

-- Location: LCFF_X72_Y22_N21
\regULA|sr_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \alu|Mux11~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regULA|sr_out\(20));

-- Location: LCCOMB_X65_Y17_N12
\rdm|sr_out[20]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \rdm|sr_out[20]~20_combout\ = (\ctr_mips|pstate.ldreghalf_st~regout\ & ((\sgnext16|output[16]~0_combout\))) # (!\ctr_mips|pstate.ldreghalf_st~regout\ & (\memory|altsyncram_component|auto_generated|q_a\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.ldreghalf_st~regout\,
	datab => \memory|altsyncram_component|auto_generated|q_a\(20),
	datad => \sgnext16|output[16]~0_combout\,
	combout => \rdm|sr_out[20]~20_combout\);

-- Location: LCFF_X65_Y17_N13
\rdm|sr_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \rdm|sr_out[20]~20_combout\,
	sdata => \sgnext8|output[8]~0_combout\,
	sload => \ctr_mips|pstate.ldregbyte_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rdm|sr_out\(20));

-- Location: LCCOMB_X65_Y19_N6
\breg_data_mux|m_out[20]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[20]~15_combout\ = (\ctr_mips|pstate.ldreg_st~regout\ & ((\rdm|sr_out\(20)))) # (!\ctr_mips|pstate.ldreg_st~regout\ & (\regULA|sr_out\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctr_mips|pstate.ldreg_st~regout\,
	datac => \regULA|sr_out\(20),
	datad => \rdm|sr_out\(20),
	combout => \breg_data_mux|m_out[20]~15_combout\);

-- Location: LCCOMB_X75_Y20_N6
\bcoreg|regA[18]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regA[18]~17_combout\ = (!\bcoreg|Equal0~1_combout\ & ((\bcoreg|breg32~combout\ & ((\bcoreg|breg32_rtl_1_bypass\(47)))) # (!\bcoreg|breg32~combout\ & (\bcoreg|breg32_rtl_0|auto_generated|ram_block1a18\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|Equal0~1_combout\,
	datab => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a18\,
	datac => \bcoreg|breg32~combout\,
	datad => \bcoreg|breg32_rtl_1_bypass\(47),
	combout => \bcoreg|regA[18]~17_combout\);

-- Location: LCFF_X75_Y20_N7
\rgA|sr_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|regA[18]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgA|sr_out\(18));

-- Location: LCCOMB_X74_Y18_N6
\mux_ulaA|m_out[18]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaA|m_out[18]~22_combout\ = (\ctr_mips|WideOr1~combout\ & (((\rgA|sr_out\(18) & !\actr|Equal13~1_combout\)))) # (!\ctr_mips|WideOr1~combout\ & (\pc|sr_out\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|sr_out\(18),
	datab => \rgA|sr_out\(18),
	datac => \actr|Equal13~1_combout\,
	datad => \ctr_mips|WideOr1~combout\,
	combout => \mux_ulaA|m_out[18]~22_combout\);

-- Location: LCCOMB_X70_Y22_N30
\alu|tmp[15]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[15]~30_combout\ = (\mux_ulaA|m_out[15]~25_combout\ & ((\mux_ulaB|m_out[15]~36_combout\ & (!\alu|tmp[14]~29\)) # (!\mux_ulaB|m_out[15]~36_combout\ & (\alu|tmp[14]~29\ & VCC)))) # (!\mux_ulaA|m_out[15]~25_combout\ & 
-- ((\mux_ulaB|m_out[15]~36_combout\ & ((\alu|tmp[14]~29\) # (GND))) # (!\mux_ulaB|m_out[15]~36_combout\ & (!\alu|tmp[14]~29\))))
-- \alu|tmp[15]~31\ = CARRY((\mux_ulaA|m_out[15]~25_combout\ & (\mux_ulaB|m_out[15]~36_combout\ & !\alu|tmp[14]~29\)) # (!\mux_ulaA|m_out[15]~25_combout\ & ((\mux_ulaB|m_out[15]~36_combout\) # (!\alu|tmp[14]~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[15]~25_combout\,
	datab => \mux_ulaB|m_out[15]~36_combout\,
	datad => VCC,
	cin => \alu|tmp[14]~29\,
	combout => \alu|tmp[15]~30_combout\,
	cout => \alu|tmp[15]~31\);

-- Location: LCCOMB_X70_Y21_N4
\alu|tmp[18]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[18]~36_combout\ = ((\mux_ulaB|m_out[18]~78_combout\ $ (\mux_ulaA|m_out[18]~22_combout\ $ (\alu|tmp[17]~35\)))) # (GND)
-- \alu|tmp[18]~37\ = CARRY((\mux_ulaB|m_out[18]~78_combout\ & (\mux_ulaA|m_out[18]~22_combout\ & !\alu|tmp[17]~35\)) # (!\mux_ulaB|m_out[18]~78_combout\ & ((\mux_ulaA|m_out[18]~22_combout\) # (!\alu|tmp[17]~35\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[18]~78_combout\,
	datab => \mux_ulaA|m_out[18]~22_combout\,
	datad => VCC,
	cin => \alu|tmp[17]~35\,
	combout => \alu|tmp[18]~36_combout\,
	cout => \alu|tmp[18]~37\);

-- Location: LCCOMB_X67_Y20_N2
\mux_ulaB|m_out[19]~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[19]~77_combout\ = (\mux_ulaB|m_out[31]~30_combout\) # ((\rgB|sr_out\(19) & (\ctr_mips|pstate.fetch_st~regout\ & \ctr_mips|WideOr0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(19),
	datab => \ctr_mips|pstate.fetch_st~regout\,
	datac => \ctr_mips|WideOr0~0_combout\,
	datad => \mux_ulaB|m_out[31]~30_combout\,
	combout => \mux_ulaB|m_out[19]~77_combout\);

-- Location: LCCOMB_X67_Y17_N22
\alu|Mux12~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux12~13_combout\ = (\actr|alu_ctr[1]~17_combout\ & ((\mux_ulaA|m_out[19]~21_combout\ & ((\mux_ulaB|m_out[19]~77_combout\) # (\actr|alu_ctr[0]~20_combout\))) # (!\mux_ulaA|m_out[19]~21_combout\ & (\mux_ulaB|m_out[19]~77_combout\ & 
-- \actr|alu_ctr[0]~20_combout\)))) # (!\actr|alu_ctr[1]~17_combout\ & (((!\actr|alu_ctr[0]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[19]~21_combout\,
	datab => \mux_ulaB|m_out[19]~77_combout\,
	datac => \actr|alu_ctr[1]~17_combout\,
	datad => \actr|alu_ctr[0]~20_combout\,
	combout => \alu|Mux12~13_combout\);

-- Location: LCCOMB_X68_Y19_N24
\alu|ShiftRight1~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~42_combout\ = (\mux_ulaA|m_out[1]~7_combout\ & ((\rgB|sr_out\(25)))) # (!\mux_ulaA|m_out[1]~7_combout\ & (\rgB|sr_out\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rgB|sr_out\(23),
	datac => \rgB|sr_out\(25),
	datad => \mux_ulaA|m_out[1]~7_combout\,
	combout => \alu|ShiftRight1~42_combout\);

-- Location: LCCOMB_X68_Y19_N26
\alu|ShiftRight1~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~61_combout\ = (\mux_ulaA|m_out[0]~1_combout\ & ((\alu|ShiftRight0~25_combout\))) # (!\mux_ulaA|m_out[0]~1_combout\ & (\alu|ShiftRight1~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[0]~1_combout\,
	datac => \alu|ShiftRight1~42_combout\,
	datad => \alu|ShiftRight0~25_combout\,
	combout => \alu|ShiftRight1~61_combout\);

-- Location: LCCOMB_X68_Y19_N14
\alu|ShiftRight1~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~44_combout\ = (\mux_ulaA|m_out[1]~7_combout\ & ((\rgB|sr_out\(21)))) # (!\mux_ulaA|m_out[1]~7_combout\ & (\rgB|sr_out\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rgB|sr_out\(19),
	datac => \rgB|sr_out\(21),
	datad => \mux_ulaA|m_out[1]~7_combout\,
	combout => \alu|ShiftRight1~44_combout\);

-- Location: LCCOMB_X69_Y22_N6
\alu|ShiftRight1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~18_combout\ = (\mux_ulaA|m_out[1]~7_combout\ & (\rgB|sr_out\(22))) # (!\mux_ulaA|m_out[1]~7_combout\ & ((\rgB|sr_out\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rgB|sr_out\(22),
	datac => \rgB|sr_out\(20),
	datad => \mux_ulaA|m_out[1]~7_combout\,
	combout => \alu|ShiftRight1~18_combout\);

-- Location: LCCOMB_X68_Y19_N30
\alu|ShiftRight1~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~62_combout\ = (\mux_ulaA|m_out[0]~1_combout\ & ((\alu|ShiftRight1~18_combout\))) # (!\mux_ulaA|m_out[0]~1_combout\ & (\alu|ShiftRight1~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[0]~1_combout\,
	datab => \alu|ShiftRight1~44_combout\,
	datad => \alu|ShiftRight1~18_combout\,
	combout => \alu|ShiftRight1~62_combout\);

-- Location: LCCOMB_X68_Y21_N14
\alu|ShiftRight1~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~63_combout\ = (\alu|ShiftRight1~50_combout\ & ((\mux_ulaA|m_out[2]~5_combout\ & (\alu|ShiftRight1~61_combout\)) # (!\mux_ulaA|m_out[2]~5_combout\ & ((\alu|ShiftRight1~62_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[2]~5_combout\,
	datab => \alu|ShiftRight1~50_combout\,
	datac => \alu|ShiftRight1~61_combout\,
	datad => \alu|ShiftRight1~62_combout\,
	combout => \alu|ShiftRight1~63_combout\);

-- Location: LCCOMB_X69_Y18_N30
\alu|ShiftRight1~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~65_combout\ = (\alu|ShiftRight1~20_combout\) # ((\alu|ShiftRight1~64_combout\) # ((\alu|ShiftRight1~26_combout\ & \alu|ShiftRight1~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~20_combout\,
	datab => \alu|ShiftRight1~64_combout\,
	datac => \alu|ShiftRight1~26_combout\,
	datad => \alu|ShiftRight1~60_combout\,
	combout => \alu|ShiftRight1~65_combout\);

-- Location: LCCOMB_X68_Y21_N8
\alu|ShiftRight1~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~66_combout\ = (\alu|ShiftRight1~49_combout\) # ((\alu|ShiftRight1~63_combout\) # ((\mux_ulaA|m_out[3]~3_combout\ & \alu|ShiftRight1~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~49_combout\,
	datab => \mux_ulaA|m_out[3]~3_combout\,
	datac => \alu|ShiftRight1~63_combout\,
	datad => \alu|ShiftRight1~65_combout\,
	combout => \alu|ShiftRight1~66_combout\);

-- Location: LCCOMB_X67_Y17_N12
\alu|Mux12~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux12~14_combout\ = (\alu|Mux12~7_combout\ & ((\alu|Mux12~13_combout\ & ((\alu|Add1~38_combout\))) # (!\alu|Mux12~13_combout\ & (\alu|ShiftRight1~66_combout\)))) # (!\alu|Mux12~7_combout\ & (\alu|Mux12~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux12~7_combout\,
	datab => \alu|Mux12~13_combout\,
	datac => \alu|ShiftRight1~66_combout\,
	datad => \alu|Add1~38_combout\,
	combout => \alu|Mux12~14_combout\);

-- Location: LCCOMB_X67_Y17_N14
\alu|Mux12~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux12~15_combout\ = (\alu|Mux28~9_combout\ & ((\alu|Mux12~8_combout\ & (\alu|tmp[19]~38_combout\)) # (!\alu|Mux12~8_combout\ & ((\alu|Mux12~14_combout\))))) # (!\alu|Mux28~9_combout\ & (!\alu|Mux12~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~9_combout\,
	datab => \alu|Mux12~8_combout\,
	datac => \alu|tmp[19]~38_combout\,
	datad => \alu|Mux12~14_combout\,
	combout => \alu|Mux12~15_combout\);

-- Location: LCCOMB_X68_Y21_N24
\alu|ShiftRight0~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~58_combout\ = (\mux_ulaA|m_out[2]~5_combout\ & (\alu|ShiftRight1~61_combout\)) # (!\mux_ulaA|m_out[2]~5_combout\ & ((\alu|ShiftRight1~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|ShiftRight1~61_combout\,
	datac => \mux_ulaA|m_out[2]~5_combout\,
	datad => \alu|ShiftRight1~62_combout\,
	combout => \alu|ShiftRight0~58_combout\);

-- Location: LCCOMB_X68_Y21_N6
\alu|ShiftRight0~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~57_combout\ = (\mux_ulaA|m_out[3]~3_combout\ & ((\mux_ulaA|m_out[2]~5_combout\ & ((\rgB|sr_out\(31)))) # (!\mux_ulaA|m_out[2]~5_combout\ & (\alu|ShiftRight1~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[3]~3_combout\,
	datab => \mux_ulaA|m_out[2]~5_combout\,
	datac => \alu|ShiftRight1~60_combout\,
	datad => \rgB|sr_out\(31),
	combout => \alu|ShiftRight0~57_combout\);

-- Location: LCCOMB_X68_Y21_N22
\alu|ShiftRight0~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~59_combout\ = (!\mux_ulaB|Equal2~0_combout\ & ((\alu|ShiftRight0~57_combout\) # ((!\mux_ulaA|m_out[3]~3_combout\ & \alu|ShiftRight0~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|Equal2~0_combout\,
	datab => \mux_ulaA|m_out[3]~3_combout\,
	datac => \alu|ShiftRight0~58_combout\,
	datad => \alu|ShiftRight0~57_combout\,
	combout => \alu|ShiftRight0~59_combout\);

-- Location: LCCOMB_X68_Y21_N20
\alu|ShiftRight0~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~60_combout\ = (\mux_ulaB|m_out[31]~30_combout\) # (\alu|ShiftRight0~59_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~30_combout\,
	datad => \alu|ShiftRight0~59_combout\,
	combout => \alu|ShiftRight0~60_combout\);

-- Location: LCCOMB_X67_Y17_N20
\alu|Mux12~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux12~16_combout\ = (\alu|Mux28~7_combout\ & ((\alu|Mux12~15_combout\ & ((\alu|ShiftRight0~60_combout\))) # (!\alu|Mux12~15_combout\ & (\mux_ulaB|m_out[31]~31_combout\)))) # (!\alu|Mux28~7_combout\ & (((\alu|Mux12~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~7_combout\,
	datab => \mux_ulaB|m_out[31]~31_combout\,
	datac => \alu|Mux12~15_combout\,
	datad => \alu|ShiftRight0~60_combout\,
	combout => \alu|Mux12~16_combout\);

-- Location: LCCOMB_X66_Y14_N28
\alu|ShiftLeft0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~26_combout\ = (!\mux_ulaA|m_out[1]~7_combout\ & ((\mux_ulaA|m_out[0]~1_combout\ & ((\mux_ulaB|m_out[2]~62_combout\))) # (!\mux_ulaA|m_out[0]~1_combout\ & (\mux_ulaB|m_out[3]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[3]~60_combout\,
	datab => \mux_ulaB|m_out[2]~62_combout\,
	datac => \mux_ulaA|m_out[1]~7_combout\,
	datad => \mux_ulaA|m_out[0]~1_combout\,
	combout => \alu|ShiftLeft0~26_combout\);

-- Location: LCCOMB_X67_Y14_N14
\mux_ulaB|m_out[1]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[1]~64_combout\ = (\ctr_mips|WideOr0~0_combout\ & ((\rgB|sr_out\(1)))) # (!\ctr_mips|WideOr0~0_combout\ & (\ir|sr_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(1),
	datac => \ctr_mips|WideOr0~0_combout\,
	datad => \rgB|sr_out\(1),
	combout => \mux_ulaB|m_out[1]~64_combout\);

-- Location: LCCOMB_X67_Y14_N12
\mux_ulaB|m_out[0]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[0]~65_combout\ = (\ctr_mips|WideOr0~0_combout\ & (\rgB|sr_out\(0))) # (!\ctr_mips|WideOr0~0_combout\ & ((\ir|sr_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctr_mips|WideOr0~0_combout\,
	datac => \rgB|sr_out\(0),
	datad => \ir|sr_out\(0),
	combout => \mux_ulaB|m_out[0]~65_combout\);

-- Location: LCCOMB_X66_Y14_N4
\alu|ShiftLeft0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~20_combout\ = (!\ctr_mips|s_aluBin\(0) & ((\mux_ulaA|m_out[0]~1_combout\ & ((\mux_ulaB|m_out[0]~65_combout\))) # (!\mux_ulaA|m_out[0]~1_combout\ & (\mux_ulaB|m_out[1]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|s_aluBin\(0),
	datab => \mux_ulaB|m_out[1]~64_combout\,
	datac => \mux_ulaB|m_out[0]~65_combout\,
	datad => \mux_ulaA|m_out[0]~1_combout\,
	combout => \alu|ShiftLeft0~20_combout\);

-- Location: LCCOMB_X66_Y14_N10
\alu|ShiftLeft0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~27_combout\ = (\alu|Mux31~14_combout\ & ((\alu|ShiftLeft0~26_combout\) # ((\mux_ulaA|m_out[1]~7_combout\ & \alu|ShiftLeft0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[1]~7_combout\,
	datab => \alu|ShiftLeft0~26_combout\,
	datac => \alu|ShiftLeft0~20_combout\,
	datad => \alu|Mux31~14_combout\,
	combout => \alu|ShiftLeft0~27_combout\);

-- Location: LCCOMB_X67_Y17_N10
\alu|Mux12~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux12~9_combout\ = (\mux_ulaA|m_out[19]~21_combout\ & ((\actr|alu_ctr[2]~21_combout\) # (!\mux_ulaB|m_out[19]~77_combout\))) # (!\mux_ulaA|m_out[19]~21_combout\ & (\mux_ulaB|m_out[19]~77_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[19]~21_combout\,
	datab => \mux_ulaB|m_out[19]~77_combout\,
	datad => \actr|alu_ctr[2]~21_combout\,
	combout => \alu|Mux12~9_combout\);

-- Location: LCCOMB_X67_Y14_N26
\alu|Mux12~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux12~10_combout\ = (\alu|Mux12~19_combout\ & ((\alu|Mux12~6_combout\ & ((\alu|Mux12~9_combout\))) # (!\alu|Mux12~6_combout\ & (\alu|ShiftLeft0~27_combout\)))) # (!\alu|Mux12~19_combout\ & (((\alu|Mux12~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux12~19_combout\,
	datab => \alu|ShiftLeft0~27_combout\,
	datac => \alu|Mux12~9_combout\,
	datad => \alu|Mux12~6_combout\,
	combout => \alu|Mux12~10_combout\);

-- Location: LCCOMB_X67_Y14_N4
\alu|Mux12~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux12~11_combout\ = (\alu|Mux12~18_combout\ & (((\alu|Mux12~10_combout\)))) # (!\alu|Mux12~18_combout\ & ((\alu|Mux12~10_combout\ & (\alu|ShiftLeft0~58_combout\)) # (!\alu|Mux12~10_combout\ & ((\alu|ShiftLeft0~94_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~58_combout\,
	datab => \alu|Mux12~18_combout\,
	datac => \alu|ShiftLeft0~94_combout\,
	datad => \alu|Mux12~10_combout\,
	combout => \alu|Mux12~11_combout\);

-- Location: LCCOMB_X67_Y17_N0
\alu|Mux12~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux12~12_combout\ = (\actr|alu_ctr[2]~21_combout\ & (!\alu|Mux12~9_combout\ & (!\actr|alu_ctr[0]~20_combout\))) # (!\actr|alu_ctr[2]~21_combout\ & (((\alu|Mux12~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux12~9_combout\,
	datab => \actr|alu_ctr[2]~21_combout\,
	datac => \actr|alu_ctr[0]~20_combout\,
	datad => \alu|Mux12~11_combout\,
	combout => \alu|Mux12~12_combout\);

-- Location: LCCOMB_X67_Y17_N26
\alu|Mux12~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux12~17_combout\ = (\alu|Mux14~10_combout\ & ((\alu|Mux12~16_combout\) # ((\alu|Mux14~12_combout\ & \alu|Mux12~12_combout\)))) # (!\alu|Mux14~10_combout\ & (\alu|Mux14~12_combout\ & ((\alu|Mux12~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux14~10_combout\,
	datab => \alu|Mux14~12_combout\,
	datac => \alu|Mux12~16_combout\,
	datad => \alu|Mux12~12_combout\,
	combout => \alu|Mux12~17_combout\);

-- Location: LCFF_X67_Y17_N27
\regULA|sr_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \alu|Mux12~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regULA|sr_out\(19));

-- Location: LCCOMB_X65_Y17_N22
\rdm|sr_out[19]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \rdm|sr_out[19]~19_combout\ = (\ctr_mips|pstate.ldreghalf_st~regout\ & ((\sgnext16|output[16]~0_combout\))) # (!\ctr_mips|pstate.ldreghalf_st~regout\ & (\memory|altsyncram_component|auto_generated|q_a\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.ldreghalf_st~regout\,
	datab => \memory|altsyncram_component|auto_generated|q_a\(19),
	datad => \sgnext16|output[16]~0_combout\,
	combout => \rdm|sr_out[19]~19_combout\);

-- Location: LCFF_X65_Y17_N23
\rdm|sr_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \rdm|sr_out[19]~19_combout\,
	sdata => \sgnext8|output[8]~0_combout\,
	sload => \ctr_mips|pstate.ldregbyte_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rdm|sr_out\(19));

-- Location: LCCOMB_X67_Y17_N8
\breg_data_mux|m_out[19]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[19]~16_combout\ = (\ctr_mips|pstate.ldreg_st~regout\ & ((\rdm|sr_out\(19)))) # (!\ctr_mips|pstate.ldreg_st~regout\ & (\regULA|sr_out\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regULA|sr_out\(19),
	datac => \rdm|sr_out\(19),
	datad => \ctr_mips|pstate.ldreg_st~regout\,
	combout => \breg_data_mux|m_out[19]~16_combout\);

-- Location: LCCOMB_X65_Y19_N2
\bcoreg|regB[22]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regB[22]~10_combout\ = (!\bcoreg|Equal1~1_combout\ & ((\bcoreg|breg32~45\ & ((\bcoreg|breg32_rtl_1_bypass\(55)))) # (!\bcoreg|breg32~45\ & (\bcoreg|breg32_rtl_1|auto_generated|ram_block1a22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|Equal1~1_combout\,
	datab => \bcoreg|breg32~45\,
	datac => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a22\,
	datad => \bcoreg|breg32_rtl_1_bypass\(55),
	combout => \bcoreg|regB[22]~10_combout\);

-- Location: LCFF_X68_Y19_N17
\rgB|sr_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \bcoreg|regB[22]~10_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgB|sr_out\(22));

-- Location: LCCOMB_X68_Y19_N18
\alu|ShiftRight0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~37_combout\ = (\mux_ulaA|m_out[1]~7_combout\ & (\rgB|sr_out\(24))) # (!\mux_ulaA|m_out[1]~7_combout\ & ((\rgB|sr_out\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(24),
	datac => \rgB|sr_out\(22),
	datad => \mux_ulaA|m_out[1]~7_combout\,
	combout => \alu|ShiftRight0~37_combout\);

-- Location: LCCOMB_X69_Y15_N28
\alu|ShiftRight0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~38_combout\ = (\mux_ulaA|m_out[0]~1_combout\ & (\alu|ShiftRight0~37_combout\)) # (!\mux_ulaA|m_out[0]~1_combout\ & ((\alu|ShiftRight0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA|m_out[0]~1_combout\,
	datac => \alu|ShiftRight0~37_combout\,
	datad => \alu|ShiftRight0~28_combout\,
	combout => \alu|ShiftRight0~38_combout\);

-- Location: LCCOMB_X69_Y15_N26
\alu|ShiftRight0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~39_combout\ = (\mux_ulaA|m_out[2]~5_combout\ & ((\mux_ulaB|m_out[31]~30_combout\) # ((!\mux_ulaB|Equal2~0_combout\ & \alu|ShiftRight0~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[2]~5_combout\,
	datab => \mux_ulaB|m_out[31]~30_combout\,
	datac => \mux_ulaB|Equal2~0_combout\,
	datad => \alu|ShiftRight0~38_combout\,
	combout => \alu|ShiftRight0~39_combout\);

-- Location: LCCOMB_X69_Y21_N16
\alu|ShiftRight1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~28_combout\ = (!\mux_ulaA|m_out[3]~3_combout\ & ((\alu|ShiftRight0~39_combout\) # ((\alu|ShiftRight0~42_combout\ & !\mux_ulaA|m_out[2]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~42_combout\,
	datab => \mux_ulaA|m_out[2]~5_combout\,
	datac => \mux_ulaA|m_out[3]~3_combout\,
	datad => \alu|ShiftRight0~39_combout\,
	combout => \alu|ShiftRight1~28_combout\);

-- Location: LCCOMB_X72_Y14_N26
\alu|ShiftRight0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~48_combout\ = (\alu|ShiftRight0~20_combout\ & ((\alu|ShiftRight0~47_combout\) # ((!\mux_ulaA|m_out[2]~5_combout\ & \alu|ShiftRight0~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[2]~5_combout\,
	datab => \alu|ShiftRight0~20_combout\,
	datac => \alu|ShiftRight0~47_combout\,
	datad => \alu|ShiftRight0~36_combout\,
	combout => \alu|ShiftRight0~48_combout\);

-- Location: LCCOMB_X69_Y21_N2
\alu|ShiftRight0~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~49_combout\ = (\alu|ShiftRight1~28_combout\) # ((\alu|ShiftRight0~48_combout\) # ((\mux_ulaA|m_out[3]~3_combout\ & \mux_ulaB|m_out[31]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[3]~3_combout\,
	datab => \mux_ulaB|m_out[31]~30_combout\,
	datac => \alu|ShiftRight1~28_combout\,
	datad => \alu|ShiftRight0~48_combout\,
	combout => \alu|ShiftRight0~49_combout\);

-- Location: LCCOMB_X68_Y22_N18
\alu|ShiftRight1~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~27_combout\ = (\mux_ulaA|m_out[3]~3_combout\ & ((\alu|ShiftRight1~24_combout\) # ((\alu|ShiftRight0~36_combout\ & \alu|ShiftRight1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~36_combout\,
	datab => \alu|ShiftRight1~26_combout\,
	datac => \alu|ShiftRight1~24_combout\,
	datad => \mux_ulaA|m_out[3]~3_combout\,
	combout => \alu|ShiftRight1~27_combout\);

-- Location: LCCOMB_X69_Y21_N4
\alu|ShiftRight1~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~88_combout\ = (\alu|ShiftRight1~28_combout\) # (\alu|ShiftRight1~27_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|ShiftRight1~28_combout\,
	datad => \alu|ShiftRight1~27_combout\,
	combout => \alu|ShiftRight1~88_combout\);

-- Location: LCCOMB_X69_Y21_N10
\alu|Mux14~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux14~7_combout\ = (\alu|Mux14~6_combout\ & ((\alu|Add1~34_combout\) # ((!\alu|Mux12~7_combout\)))) # (!\alu|Mux14~6_combout\ & (((\alu|ShiftRight1~88_combout\ & \alu|Mux12~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux14~6_combout\,
	datab => \alu|Add1~34_combout\,
	datac => \alu|ShiftRight1~88_combout\,
	datad => \alu|Mux12~7_combout\,
	combout => \alu|Mux14~7_combout\);

-- Location: LCCOMB_X69_Y21_N28
\alu|Mux14~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux14~8_combout\ = (\alu|Mux12~8_combout\ & (\alu|tmp[17]~34_combout\ & (\alu|Mux28~9_combout\))) # (!\alu|Mux12~8_combout\ & (((\alu|Mux14~7_combout\) # (!\alu|Mux28~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|tmp[17]~34_combout\,
	datab => \alu|Mux12~8_combout\,
	datac => \alu|Mux28~9_combout\,
	datad => \alu|Mux14~7_combout\,
	combout => \alu|Mux14~8_combout\);

-- Location: LCCOMB_X69_Y21_N14
\alu|Mux14~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux14~9_combout\ = (\alu|Mux28~7_combout\ & ((\alu|Mux14~8_combout\ & ((\alu|ShiftRight0~49_combout\))) # (!\alu|Mux14~8_combout\ & (\mux_ulaB|m_out[31]~31_combout\)))) # (!\alu|Mux28~7_combout\ & (((\alu|Mux14~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~31_combout\,
	datab => \alu|ShiftRight0~49_combout\,
	datac => \alu|Mux28~7_combout\,
	datad => \alu|Mux14~8_combout\,
	combout => \alu|Mux14~9_combout\);

-- Location: LCCOMB_X67_Y17_N16
\alu|Mux14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux14~2_combout\ = (!\mux_ulaB|m_out[17]~33_combout\ & (\actr|alu_ctr[2]~21_combout\ & (!\mux_ulaA|m_out[17]~23_combout\ & !\actr|alu_ctr[0]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[17]~33_combout\,
	datab => \actr|alu_ctr[2]~21_combout\,
	datac => \mux_ulaA|m_out[17]~23_combout\,
	datad => \actr|alu_ctr[0]~20_combout\,
	combout => \alu|Mux14~2_combout\);

-- Location: LCCOMB_X66_Y14_N14
\alu|ShiftLeft0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~21_combout\ = (!\mux_ulaA|m_out[1]~7_combout\ & (\alu|ShiftLeft0~20_combout\ & \alu|Mux31~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA|m_out[1]~7_combout\,
	datac => \alu|ShiftLeft0~20_combout\,
	datad => \alu|Mux31~14_combout\,
	combout => \alu|ShiftLeft0~21_combout\);

-- Location: LCCOMB_X70_Y14_N14
\alu|Mux14~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux14~3_combout\ = (\alu|Mux12~19_combout\ & ((\alu|Mux12~6_combout\ & (\alu|a32~15_combout\)) # (!\alu|Mux12~6_combout\ & ((\alu|ShiftLeft0~21_combout\))))) # (!\alu|Mux12~19_combout\ & (((\alu|Mux12~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|a32~15_combout\,
	datab => \alu|ShiftLeft0~21_combout\,
	datac => \alu|Mux12~19_combout\,
	datad => \alu|Mux12~6_combout\,
	combout => \alu|Mux14~3_combout\);

-- Location: LCCOMB_X70_Y14_N28
\alu|Mux14~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux14~4_combout\ = (\alu|Mux12~18_combout\ & (((\alu|Mux14~3_combout\)))) # (!\alu|Mux12~18_combout\ & ((\alu|Mux14~3_combout\ & (\alu|ShiftLeft0~50_combout\)) # (!\alu|Mux14~3_combout\ & ((\alu|ShiftLeft0~87_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~50_combout\,
	datab => \alu|Mux12~18_combout\,
	datac => \alu|Mux14~3_combout\,
	datad => \alu|ShiftLeft0~87_combout\,
	combout => \alu|Mux14~4_combout\);

-- Location: LCCOMB_X70_Y14_N2
\alu|Mux14~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux14~5_combout\ = (\alu|Mux14~12_combout\ & ((\alu|Mux14~2_combout\) # ((!\actr|alu_ctr[2]~21_combout\ & \alu|Mux14~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux14~12_combout\,
	datab => \alu|Mux14~2_combout\,
	datac => \actr|alu_ctr[2]~21_combout\,
	datad => \alu|Mux14~4_combout\,
	combout => \alu|Mux14~5_combout\);

-- Location: LCCOMB_X69_Y21_N8
\alu|Mux14~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux14~11_combout\ = (\alu|Mux14~5_combout\) # ((\alu|Mux14~10_combout\ & \alu|Mux14~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|Mux14~10_combout\,
	datac => \alu|Mux14~9_combout\,
	datad => \alu|Mux14~5_combout\,
	combout => \alu|Mux14~11_combout\);

-- Location: LCFF_X69_Y21_N9
\regULA|sr_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \alu|Mux14~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regULA|sr_out\(17));

-- Location: LCCOMB_X66_Y20_N30
\breg_data_mux|m_out[17]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[17]~18_combout\ = (\ctr_mips|pstate.ldreg_st~regout\ & (\rdm|sr_out\(17))) # (!\ctr_mips|pstate.ldreg_st~regout\ & ((\regULA|sr_out\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.ldreg_st~regout\,
	datac => \rdm|sr_out\(17),
	datad => \regULA|sr_out\(17),
	combout => \breg_data_mux|m_out[17]~18_combout\);

-- Location: LCCOMB_X67_Y20_N10
\bcoreg|regB[16]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regB[16]~16_combout\ = (!\bcoreg|Equal1~1_combout\ & ((\bcoreg|breg32~45\ & (\bcoreg|breg32_rtl_1_bypass\(43))) # (!\bcoreg|breg32~45\ & ((\bcoreg|breg32_rtl_1|auto_generated|ram_block1a16\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|Equal1~1_combout\,
	datab => \bcoreg|breg32~45\,
	datac => \bcoreg|breg32_rtl_1_bypass\(43),
	datad => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a16\,
	combout => \bcoreg|regB[16]~16_combout\);

-- Location: LCFF_X67_Y20_N11
\rgB|sr_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|regB[16]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgB|sr_out\(16));

-- Location: LCCOMB_X68_Y18_N10
\mux_ulaB|m_out[16]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[16]~34_combout\ = (\ctr_mips|s_aluBin\(0) & (\ir|sr_out\(14) & ((!\ctr_mips|WideOr0~0_combout\)))) # (!\ctr_mips|s_aluBin\(0) & (((\rgB|sr_out\(16) & \ctr_mips|WideOr0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(14),
	datab => \rgB|sr_out\(16),
	datac => \ctr_mips|s_aluBin\(0),
	datad => \ctr_mips|WideOr0~0_combout\,
	combout => \mux_ulaB|m_out[16]~34_combout\);

-- Location: LCCOMB_X68_Y18_N24
\mux_ulaB|m_out[16]~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[16]~79_combout\ = (\mux_ulaB|m_out[16]~34_combout\) # ((\ctr_mips|pstate.fetch_st~regout\ & (\mux_ulaB|m_out[31]~30_combout\ & !\ctr_mips|pstate.decode_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.fetch_st~regout\,
	datab => \mux_ulaB|m_out[31]~30_combout\,
	datac => \ctr_mips|pstate.decode_st~regout\,
	datad => \mux_ulaB|m_out[16]~34_combout\,
	combout => \mux_ulaB|m_out[16]~79_combout\);

-- Location: LCCOMB_X72_Y15_N22
\alu|Mux15~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux15~3_combout\ = (!\mux_ulaA|m_out[16]~24_combout\ & (\actr|alu_ctr[3]~25_combout\ & (!\actr|alu_ctr[0]~20_combout\ & !\mux_ulaB|m_out[16]~79_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[16]~24_combout\,
	datab => \actr|alu_ctr[3]~25_combout\,
	datac => \actr|alu_ctr[0]~20_combout\,
	datad => \mux_ulaB|m_out[16]~79_combout\,
	combout => \alu|Mux15~3_combout\);

-- Location: LCCOMB_X72_Y15_N24
\alu|Mux15~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux15~4_combout\ = (\alu|Mux15~3_combout\) # ((\mux_ulaB|m_out[31]~31_combout\ & (\alu|Mux30~17_combout\ & !\alu|ShiftLeft0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~31_combout\,
	datab => \alu|Mux15~3_combout\,
	datac => \alu|Mux30~17_combout\,
	datad => \alu|ShiftLeft0~18_combout\,
	combout => \alu|Mux15~4_combout\);

-- Location: LCCOMB_X71_Y15_N24
\alu|Mux15~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux15~5_combout\ = (\alu|Mux15~4_combout\) # ((\alu|ShiftLeft0~18_combout\ & (\alu|ShiftRight0~35_combout\ & \alu|Mux30~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~18_combout\,
	datab => \alu|ShiftRight0~35_combout\,
	datac => \alu|Mux30~17_combout\,
	datad => \alu|Mux15~4_combout\,
	combout => \alu|Mux15~5_combout\);

-- Location: LCCOMB_X71_Y15_N8
\alu|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux15~1_combout\ = (\alu|Mux30~16_combout\ & ((\alu|Add1~32_combout\) # ((\alu|Mux16~0_combout\ & \alu|ShiftRight0~35_combout\)))) # (!\alu|Mux30~16_combout\ & (\alu|Mux16~0_combout\ & (\alu|ShiftRight0~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux30~16_combout\,
	datab => \alu|Mux16~0_combout\,
	datac => \alu|ShiftRight0~35_combout\,
	datad => \alu|Add1~32_combout\,
	combout => \alu|Mux15~1_combout\);

-- Location: LCCOMB_X71_Y15_N4
\alu|ShiftLeft0~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~83_combout\ = (!\mux_ulaA|m_out[4]~9_combout\ & (\alu|ShiftRight1~89_combout\ & \alu|ShiftLeft0~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA|m_out[4]~9_combout\,
	datac => \alu|ShiftRight1~89_combout\,
	datad => \alu|ShiftLeft0~45_combout\,
	combout => \alu|ShiftLeft0~83_combout\);

-- Location: LCCOMB_X71_Y15_N14
\alu|ShiftLeft0~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~84_combout\ = (\alu|ShiftLeft0~83_combout\) # ((\alu|Mux31~14_combout\ & (\mux_ulaA|m_out[4]~9_combout\ & \alu|ShiftLeft0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux31~14_combout\,
	datab => \mux_ulaA|m_out[4]~9_combout\,
	datac => \alu|ShiftLeft0~83_combout\,
	datad => \alu|ShiftLeft0~28_combout\,
	combout => \alu|ShiftLeft0~84_combout\);

-- Location: LCCOMB_X66_Y18_N16
\alu|ShiftRight1~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~38_combout\ = (!\mux_ulaA|m_out[4]~9_combout\ & (\mux_ulaA|m_out[2]~5_combout\ & \mux_ulaA|m_out[3]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA|m_out[4]~9_combout\,
	datac => \mux_ulaA|m_out[2]~5_combout\,
	datad => \mux_ulaA|m_out[3]~3_combout\,
	combout => \alu|ShiftRight1~38_combout\);

-- Location: LCCOMB_X71_Y15_N18
\alu|ShiftLeft0~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~82_combout\ = (\alu|ShiftLeft0~31_combout\ & ((\alu|ShiftRight1~38_combout\) # ((\alu|ShiftRight1~91_combout\ & \alu|ShiftLeft0~81_combout\)))) # (!\alu|ShiftLeft0~31_combout\ & (\alu|ShiftRight1~91_combout\ & 
-- ((\alu|ShiftLeft0~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~31_combout\,
	datab => \alu|ShiftRight1~91_combout\,
	datac => \alu|ShiftRight1~38_combout\,
	datad => \alu|ShiftLeft0~81_combout\,
	combout => \alu|ShiftLeft0~82_combout\);

-- Location: LCCOMB_X71_Y15_N30
\alu|ShiftLeft0~134\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~134_combout\ = (!\alu|ShiftLeft0~17_combout\ & (!\alu|ShiftLeft0~14_combout\ & ((\alu|ShiftLeft0~84_combout\) # (\alu|ShiftLeft0~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~17_combout\,
	datab => \alu|ShiftLeft0~14_combout\,
	datac => \alu|ShiftLeft0~84_combout\,
	datad => \alu|ShiftLeft0~82_combout\,
	combout => \alu|ShiftLeft0~134_combout\);

-- Location: LCCOMB_X71_Y15_N0
\alu|Mux15~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux15~7_combout\ = (\actr|alu_ctr[3]~25_combout\ & ((\actr|alu_ctr[0]~20_combout\ & (\mux_ulaB|m_out[16]~79_combout\)) # (!\actr|alu_ctr[0]~20_combout\ & ((\alu|ShiftLeft0~134_combout\))))) # (!\actr|alu_ctr[3]~25_combout\ & 
-- (((\mux_ulaB|m_out[16]~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[3]~25_combout\,
	datab => \actr|alu_ctr[0]~20_combout\,
	datac => \mux_ulaB|m_out[16]~79_combout\,
	datad => \alu|ShiftLeft0~134_combout\,
	combout => \alu|Mux15~7_combout\);

-- Location: LCCOMB_X71_Y15_N26
\alu|Mux15~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux15~8_combout\ = (\mux_ulaA|m_out[16]~24_combout\ & ((\actr|alu_ctr[0]~20_combout\ & ((!\alu|Mux15~7_combout\) # (!\actr|alu_ctr[3]~25_combout\))) # (!\actr|alu_ctr[0]~20_combout\ & ((\alu|Mux15~7_combout\))))) # (!\mux_ulaA|m_out[16]~24_combout\ & 
-- (\alu|Mux15~7_combout\ & ((\actr|alu_ctr[0]~20_combout\) # (\actr|alu_ctr[3]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[16]~24_combout\,
	datab => \actr|alu_ctr[0]~20_combout\,
	datac => \actr|alu_ctr[3]~25_combout\,
	datad => \alu|Mux15~7_combout\,
	combout => \alu|Mux15~8_combout\);

-- Location: LCCOMB_X71_Y15_N2
\alu|Mux15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux15~2_combout\ = (\actr|alu_ctr[1]~17_combout\ & ((\actr|alu_ctr[2]~21_combout\) # ((\alu|Mux15~8_combout\)))) # (!\actr|alu_ctr[1]~17_combout\ & (!\actr|alu_ctr[2]~21_combout\ & (\alu|Mux15~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[1]~17_combout\,
	datab => \actr|alu_ctr[2]~21_combout\,
	datac => \alu|Mux15~1_combout\,
	datad => \alu|Mux15~8_combout\,
	combout => \alu|Mux15~2_combout\);

-- Location: LCCOMB_X71_Y15_N10
\alu|Mux15~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux15~6_combout\ = (\actr|alu_ctr[2]~21_combout\ & ((\alu|Mux15~2_combout\ & ((\alu|Mux15~5_combout\))) # (!\alu|Mux15~2_combout\ & (\alu|Mux15~0_combout\)))) # (!\actr|alu_ctr[2]~21_combout\ & (((\alu|Mux15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux15~0_combout\,
	datab => \actr|alu_ctr[2]~21_combout\,
	datac => \alu|Mux15~5_combout\,
	datad => \alu|Mux15~2_combout\,
	combout => \alu|Mux15~6_combout\);

-- Location: LCFF_X71_Y15_N11
\regULA|sr_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \alu|Mux15~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regULA|sr_out\(16));

-- Location: LCCOMB_X65_Y17_N20
\rdm|sr_out[16]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \rdm|sr_out[16]~16_combout\ = (\ctr_mips|pstate.ldreghalf_st~regout\ & ((\sgnext16|output[16]~0_combout\))) # (!\ctr_mips|pstate.ldreghalf_st~regout\ & (\memory|altsyncram_component|auto_generated|q_a\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.ldreghalf_st~regout\,
	datab => \memory|altsyncram_component|auto_generated|q_a\(16),
	datad => \sgnext16|output[16]~0_combout\,
	combout => \rdm|sr_out[16]~16_combout\);

-- Location: LCFF_X65_Y17_N21
\rdm|sr_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \rdm|sr_out[16]~16_combout\,
	sdata => \sgnext8|output[8]~0_combout\,
	sload => \ctr_mips|pstate.ldregbyte_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rdm|sr_out\(16));

-- Location: LCCOMB_X65_Y19_N18
\breg_data_mux|m_out[16]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[16]~19_combout\ = (\ctr_mips|pstate.ldreg_st~regout\ & ((\rdm|sr_out\(16)))) # (!\ctr_mips|pstate.ldreg_st~regout\ & (\regULA|sr_out\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regULA|sr_out\(16),
	datac => \rdm|sr_out\(16),
	datad => \ctr_mips|pstate.ldreg_st~regout\,
	combout => \breg_data_mux|m_out[16]~19_combout\);

-- Location: LCCOMB_X94_Y24_N12
\bcoreg|breg32_rtl_1_bypass[71]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_1_bypass[71]~feeder_combout\ = \breg_data_mux|m_out[30]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \breg_data_mux|m_out[30]~5_combout\,
	combout => \bcoreg|breg32_rtl_1_bypass[71]~feeder_combout\);

-- Location: LCFF_X94_Y24_N13
\bcoreg|breg32_rtl_1_bypass[71]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|breg32_rtl_1_bypass[71]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bcoreg|breg32_rtl_1_bypass\(71));

-- Location: LCCOMB_X67_Y20_N6
\bcoreg|regB[30]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regB[30]~2_combout\ = (!\bcoreg|Equal1~1_combout\ & ((\bcoreg|breg32~45\ & ((\bcoreg|breg32_rtl_1_bypass\(71)))) # (!\bcoreg|breg32~45\ & (\bcoreg|breg32_rtl_1|auto_generated|ram_block1a30\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|Equal1~1_combout\,
	datab => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a30\,
	datac => \bcoreg|breg32_rtl_1_bypass\(71),
	datad => \bcoreg|breg32~45\,
	combout => \bcoreg|regB[30]~2_combout\);

-- Location: LCFF_X67_Y20_N7
\rgB|sr_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|regB[30]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgB|sr_out\(30));

-- Location: LCCOMB_X63_Y16_N26
\mux_store|m_out[30]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_store|m_out[30]~48_combout\ = (\ctr_mips|pstate.streghalf_st~regout\ & (\rgB|sr_out\(14) & ((\regULA|sr_out\(1))))) # (!\ctr_mips|pstate.streghalf_st~regout\ & (((\rgB|sr_out\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(14),
	datab => \ctr_mips|pstate.streghalf_st~regout\,
	datac => \rgB|sr_out\(30),
	datad => \regULA|sr_out\(1),
	combout => \mux_store|m_out[30]~48_combout\);

-- Location: LCCOMB_X63_Y16_N8
\mux_store|m_out[30]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_store|m_out[30]~49_combout\ = (\ctr_mips|pstate.stregbyte_st~regout\ & (\rgB|sr_out\(6) & (\mux_store|m_out[31]~35_combout\))) # (!\ctr_mips|pstate.stregbyte_st~regout\ & ((\mux_store|m_out[30]~48_combout\) # ((\rgB|sr_out\(6) & 
-- \mux_store|m_out[31]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.stregbyte_st~regout\,
	datab => \rgB|sr_out\(6),
	datac => \mux_store|m_out[31]~35_combout\,
	datad => \mux_store|m_out[30]~48_combout\,
	combout => \mux_store|m_out[30]~49_combout\);

-- Location: LCCOMB_X63_Y16_N6
\mux_store|m_out[31]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_store|m_out[31]~50_combout\ = (\ctr_mips|pstate.streghalf_st~regout\ & (((\rgB|sr_out\(15) & \regULA|sr_out\(1))))) # (!\ctr_mips|pstate.streghalf_st~regout\ & (\rgB|sr_out\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(31),
	datab => \ctr_mips|pstate.streghalf_st~regout\,
	datac => \rgB|sr_out\(15),
	datad => \regULA|sr_out\(1),
	combout => \mux_store|m_out[31]~50_combout\);

-- Location: LCCOMB_X63_Y16_N28
\mux_store|m_out[31]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_store|m_out[31]~51_combout\ = (\ctr_mips|pstate.stregbyte_st~regout\ & (\rgB|sr_out\(7) & (\mux_store|m_out[31]~35_combout\))) # (!\ctr_mips|pstate.stregbyte_st~regout\ & ((\mux_store|m_out[31]~50_combout\) # ((\rgB|sr_out\(7) & 
-- \mux_store|m_out[31]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.stregbyte_st~regout\,
	datab => \rgB|sr_out\(7),
	datac => \mux_store|m_out[31]~35_combout\,
	datad => \mux_store|m_out[31]~50_combout\,
	combout => \mux_store|m_out[31]~51_combout\);

-- Location: LCCOMB_X63_Y16_N14
\mem_sel|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem_sel|Mux0~0_combout\ = (\ctr_mips|pstate.stregbyte_st~regout\ & (\regULA|sr_out\(1) & (!\ctr_mips|pstate.streghalf_st~regout\ & \regULA|sr_out\(0)))) # (!\ctr_mips|pstate.stregbyte_st~regout\ & ((\regULA|sr_out\(1)) # 
-- ((!\ctr_mips|pstate.streghalf_st~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.stregbyte_st~regout\,
	datab => \regULA|sr_out\(1),
	datac => \ctr_mips|pstate.streghalf_st~regout\,
	datad => \regULA|sr_out\(0),
	combout => \mem_sel|Mux0~0_combout\);

-- Location: M4K_X64_Y16
\memory|altsyncram_component|auto_generated|ram_block1a16\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "mem:memory|altsyncram:altsyncram_component|altsyncram_f7f1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 8,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 16,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 8,
	port_b_data_width => 16,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \ctr_mips|WideOr2~0_combout\,
	clk0 => \clk_rom~clkctrl_outclk\,
	portadatain => \memory|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \memory|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portabyteenamasks => \memory|altsyncram_component|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: LCCOMB_X66_Y20_N20
\bcoreg|regA[12]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regA[12]~25_combout\ = (!\bcoreg|Equal0~1_combout\ & ((\bcoreg|breg32~combout\ & ((\bcoreg|breg32_rtl_1_bypass\(35)))) # (!\bcoreg|breg32~combout\ & (\bcoreg|breg32_rtl_0|auto_generated|ram_block1a12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|Equal0~1_combout\,
	datab => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a12\,
	datac => \bcoreg|breg32_rtl_1_bypass\(35),
	datad => \bcoreg|breg32~combout\,
	combout => \bcoreg|regA[12]~25_combout\);

-- Location: LCFF_X71_Y22_N17
\rgA|sr_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \bcoreg|regA[12]~25_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgA|sr_out\(12));

-- Location: LCCOMB_X71_Y19_N0
\mux_ulaA|m_out[12]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaA|m_out[12]~30_combout\ = (\ctr_mips|WideOr1~combout\ & (((\rgA|sr_out\(12) & !\actr|Equal13~1_combout\)))) # (!\ctr_mips|WideOr1~combout\ & (\pc|sr_out\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|sr_out\(12),
	datab => \rgA|sr_out\(12),
	datac => \actr|Equal13~1_combout\,
	datad => \ctr_mips|WideOr1~combout\,
	combout => \mux_ulaA|m_out[12]~30_combout\);

-- Location: LCCOMB_X70_Y22_N4
\alu|tmp[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[2]~4_combout\ = ((\mux_ulaA|m_out[2]~5_combout\ $ (\mux_ulaB|m_out[2]~62_combout\ $ (\alu|tmp[1]~3\)))) # (GND)
-- \alu|tmp[2]~5\ = CARRY((\mux_ulaA|m_out[2]~5_combout\ & ((!\alu|tmp[1]~3\) # (!\mux_ulaB|m_out[2]~62_combout\))) # (!\mux_ulaA|m_out[2]~5_combout\ & (!\mux_ulaB|m_out[2]~62_combout\ & !\alu|tmp[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[2]~5_combout\,
	datab => \mux_ulaB|m_out[2]~62_combout\,
	datad => VCC,
	cin => \alu|tmp[1]~3\,
	combout => \alu|tmp[2]~4_combout\,
	cout => \alu|tmp[2]~5\);

-- Location: LCCOMB_X70_Y22_N6
\alu|tmp[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[3]~6_combout\ = (\mux_ulaB|m_out[3]~60_combout\ & ((\mux_ulaA|m_out[3]~3_combout\ & (!\alu|tmp[2]~5\)) # (!\mux_ulaA|m_out[3]~3_combout\ & ((\alu|tmp[2]~5\) # (GND))))) # (!\mux_ulaB|m_out[3]~60_combout\ & ((\mux_ulaA|m_out[3]~3_combout\ & 
-- (\alu|tmp[2]~5\ & VCC)) # (!\mux_ulaA|m_out[3]~3_combout\ & (!\alu|tmp[2]~5\))))
-- \alu|tmp[3]~7\ = CARRY((\mux_ulaB|m_out[3]~60_combout\ & ((!\alu|tmp[2]~5\) # (!\mux_ulaA|m_out[3]~3_combout\))) # (!\mux_ulaB|m_out[3]~60_combout\ & (!\mux_ulaA|m_out[3]~3_combout\ & !\alu|tmp[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[3]~60_combout\,
	datab => \mux_ulaA|m_out[3]~3_combout\,
	datad => VCC,
	cin => \alu|tmp[2]~5\,
	combout => \alu|tmp[3]~6_combout\,
	cout => \alu|tmp[3]~7\);

-- Location: LCCOMB_X70_Y22_N8
\alu|tmp[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[4]~8_combout\ = ((\mux_ulaB|m_out[4]~58_combout\ $ (\mux_ulaA|m_out[4]~9_combout\ $ (\alu|tmp[3]~7\)))) # (GND)
-- \alu|tmp[4]~9\ = CARRY((\mux_ulaB|m_out[4]~58_combout\ & (\mux_ulaA|m_out[4]~9_combout\ & !\alu|tmp[3]~7\)) # (!\mux_ulaB|m_out[4]~58_combout\ & ((\mux_ulaA|m_out[4]~9_combout\) # (!\alu|tmp[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[4]~58_combout\,
	datab => \mux_ulaA|m_out[4]~9_combout\,
	datad => VCC,
	cin => \alu|tmp[3]~7\,
	combout => \alu|tmp[4]~8_combout\,
	cout => \alu|tmp[4]~9\);

-- Location: LCCOMB_X70_Y22_N10
\alu|tmp[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[5]~10_combout\ = (\mux_ulaB|m_out[5]~56_combout\ & ((\mux_ulaA|m_out[5]~27_combout\ & (!\alu|tmp[4]~9\)) # (!\mux_ulaA|m_out[5]~27_combout\ & ((\alu|tmp[4]~9\) # (GND))))) # (!\mux_ulaB|m_out[5]~56_combout\ & ((\mux_ulaA|m_out[5]~27_combout\ & 
-- (\alu|tmp[4]~9\ & VCC)) # (!\mux_ulaA|m_out[5]~27_combout\ & (!\alu|tmp[4]~9\))))
-- \alu|tmp[5]~11\ = CARRY((\mux_ulaB|m_out[5]~56_combout\ & ((!\alu|tmp[4]~9\) # (!\mux_ulaA|m_out[5]~27_combout\))) # (!\mux_ulaB|m_out[5]~56_combout\ & (!\mux_ulaA|m_out[5]~27_combout\ & !\alu|tmp[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[5]~56_combout\,
	datab => \mux_ulaA|m_out[5]~27_combout\,
	datad => VCC,
	cin => \alu|tmp[4]~9\,
	combout => \alu|tmp[5]~10_combout\,
	cout => \alu|tmp[5]~11\);

-- Location: LCCOMB_X70_Y22_N16
\alu|tmp[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[8]~16_combout\ = ((\mux_ulaA|m_out[8]~34_combout\ $ (\mux_ulaB|m_out[8]~50_combout\ $ (\alu|tmp[7]~15\)))) # (GND)
-- \alu|tmp[8]~17\ = CARRY((\mux_ulaA|m_out[8]~34_combout\ & ((!\alu|tmp[7]~15\) # (!\mux_ulaB|m_out[8]~50_combout\))) # (!\mux_ulaA|m_out[8]~34_combout\ & (!\mux_ulaB|m_out[8]~50_combout\ & !\alu|tmp[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[8]~34_combout\,
	datab => \mux_ulaB|m_out[8]~50_combout\,
	datad => VCC,
	cin => \alu|tmp[7]~15\,
	combout => \alu|tmp[8]~16_combout\,
	cout => \alu|tmp[8]~17\);

-- Location: LCCOMB_X70_Y22_N18
\alu|tmp[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[9]~18_combout\ = (\mux_ulaB|m_out[9]~48_combout\ & ((\mux_ulaA|m_out[9]~33_combout\ & (!\alu|tmp[8]~17\)) # (!\mux_ulaA|m_out[9]~33_combout\ & ((\alu|tmp[8]~17\) # (GND))))) # (!\mux_ulaB|m_out[9]~48_combout\ & ((\mux_ulaA|m_out[9]~33_combout\ & 
-- (\alu|tmp[8]~17\ & VCC)) # (!\mux_ulaA|m_out[9]~33_combout\ & (!\alu|tmp[8]~17\))))
-- \alu|tmp[9]~19\ = CARRY((\mux_ulaB|m_out[9]~48_combout\ & ((!\alu|tmp[8]~17\) # (!\mux_ulaA|m_out[9]~33_combout\))) # (!\mux_ulaB|m_out[9]~48_combout\ & (!\mux_ulaA|m_out[9]~33_combout\ & !\alu|tmp[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[9]~48_combout\,
	datab => \mux_ulaA|m_out[9]~33_combout\,
	datad => VCC,
	cin => \alu|tmp[8]~17\,
	combout => \alu|tmp[9]~18_combout\,
	cout => \alu|tmp[9]~19\);

-- Location: LCCOMB_X70_Y22_N20
\alu|tmp[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[10]~20_combout\ = ((\mux_ulaB|m_out[10]~46_combout\ $ (\mux_ulaA|m_out[10]~32_combout\ $ (\alu|tmp[9]~19\)))) # (GND)
-- \alu|tmp[10]~21\ = CARRY((\mux_ulaB|m_out[10]~46_combout\ & (\mux_ulaA|m_out[10]~32_combout\ & !\alu|tmp[9]~19\)) # (!\mux_ulaB|m_out[10]~46_combout\ & ((\mux_ulaA|m_out[10]~32_combout\) # (!\alu|tmp[9]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[10]~46_combout\,
	datab => \mux_ulaA|m_out[10]~32_combout\,
	datad => VCC,
	cin => \alu|tmp[9]~19\,
	combout => \alu|tmp[10]~20_combout\,
	cout => \alu|tmp[10]~21\);

-- Location: LCCOMB_X70_Y22_N22
\alu|tmp[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[11]~22_combout\ = (\mux_ulaB|m_out[11]~44_combout\ & ((\mux_ulaA|m_out[11]~31_combout\ & (!\alu|tmp[10]~21\)) # (!\mux_ulaA|m_out[11]~31_combout\ & ((\alu|tmp[10]~21\) # (GND))))) # (!\mux_ulaB|m_out[11]~44_combout\ & 
-- ((\mux_ulaA|m_out[11]~31_combout\ & (\alu|tmp[10]~21\ & VCC)) # (!\mux_ulaA|m_out[11]~31_combout\ & (!\alu|tmp[10]~21\))))
-- \alu|tmp[11]~23\ = CARRY((\mux_ulaB|m_out[11]~44_combout\ & ((!\alu|tmp[10]~21\) # (!\mux_ulaA|m_out[11]~31_combout\))) # (!\mux_ulaB|m_out[11]~44_combout\ & (!\mux_ulaA|m_out[11]~31_combout\ & !\alu|tmp[10]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[11]~44_combout\,
	datab => \mux_ulaA|m_out[11]~31_combout\,
	datad => VCC,
	cin => \alu|tmp[10]~21\,
	combout => \alu|tmp[11]~22_combout\,
	cout => \alu|tmp[11]~23\);

-- Location: LCCOMB_X70_Y22_N28
\alu|tmp[14]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[14]~28_combout\ = ((\mux_ulaA|m_out[14]~28_combout\ $ (\mux_ulaB|m_out[14]~38_combout\ $ (\alu|tmp[13]~27\)))) # (GND)
-- \alu|tmp[14]~29\ = CARRY((\mux_ulaA|m_out[14]~28_combout\ & ((!\alu|tmp[13]~27\) # (!\mux_ulaB|m_out[14]~38_combout\))) # (!\mux_ulaA|m_out[14]~28_combout\ & (!\mux_ulaB|m_out[14]~38_combout\ & !\alu|tmp[13]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[14]~28_combout\,
	datab => \mux_ulaB|m_out[14]~38_combout\,
	datad => VCC,
	cin => \alu|tmp[13]~27\,
	combout => \alu|tmp[14]~28_combout\,
	cout => \alu|tmp[14]~29\);

-- Location: LCCOMB_X67_Y16_N18
\alu|ShiftLeft0~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~74_combout\ = (\mux_ulaA|m_out[2]~5_combout\ & ((\alu|ShiftLeft0~40_combout\))) # (!\mux_ulaA|m_out[2]~5_combout\ & (\alu|ShiftLeft0~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA|m_out[2]~5_combout\,
	datac => \alu|ShiftLeft0~42_combout\,
	datad => \alu|ShiftLeft0~40_combout\,
	combout => \alu|ShiftLeft0~74_combout\);

-- Location: LCCOMB_X67_Y19_N4
\alu|ShiftLeft0~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~77_combout\ = (\mux_ulaA|m_out[2]~5_combout\ & (\alu|ShiftLeft0~57_combout\)) # (!\mux_ulaA|m_out[2]~5_combout\ & ((\alu|ShiftLeft0~76_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[2]~5_combout\,
	datac => \alu|ShiftLeft0~57_combout\,
	datad => \alu|ShiftLeft0~76_combout\,
	combout => \alu|ShiftLeft0~77_combout\);

-- Location: LCCOMB_X67_Y16_N28
\alu|ShiftLeft0~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~78_combout\ = (\alu|ShiftLeft0~18_combout\ & ((\mux_ulaA|m_out[3]~3_combout\ & (\alu|ShiftLeft0~74_combout\)) # (!\mux_ulaA|m_out[3]~3_combout\ & ((\alu|ShiftLeft0~77_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[3]~3_combout\,
	datab => \alu|ShiftLeft0~74_combout\,
	datac => \alu|ShiftLeft0~77_combout\,
	datad => \alu|ShiftLeft0~18_combout\,
	combout => \alu|ShiftLeft0~78_combout\);

-- Location: LCCOMB_X67_Y16_N0
\alu|Mux16~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux16~10_combout\ = (\actr|alu_ctr[0]~20_combout\ & (\mux_ulaB|m_out[15]~36_combout\)) # (!\actr|alu_ctr[0]~20_combout\ & ((\actr|alu_ctr[3]~25_combout\ & ((\alu|ShiftLeft0~78_combout\))) # (!\actr|alu_ctr[3]~25_combout\ & 
-- (\mux_ulaB|m_out[15]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[15]~36_combout\,
	datab => \actr|alu_ctr[0]~20_combout\,
	datac => \actr|alu_ctr[3]~25_combout\,
	datad => \alu|ShiftLeft0~78_combout\,
	combout => \alu|Mux16~10_combout\);

-- Location: LCCOMB_X67_Y16_N6
\alu|Mux16~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux16~11_combout\ = (\mux_ulaA|m_out[15]~25_combout\ & ((\actr|alu_ctr[0]~20_combout\ & ((!\alu|Mux16~10_combout\) # (!\actr|alu_ctr[3]~25_combout\))) # (!\actr|alu_ctr[0]~20_combout\ & ((\alu|Mux16~10_combout\))))) # 
-- (!\mux_ulaA|m_out[15]~25_combout\ & (\alu|Mux16~10_combout\ & ((\actr|alu_ctr[0]~20_combout\) # (\actr|alu_ctr[3]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[15]~25_combout\,
	datab => \actr|alu_ctr[0]~20_combout\,
	datac => \actr|alu_ctr[3]~25_combout\,
	datad => \alu|Mux16~10_combout\,
	combout => \alu|Mux16~11_combout\);

-- Location: LCCOMB_X71_Y16_N30
\alu|Mux16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux16~1_combout\ = (!\actr|alu_ctr[0]~20_combout\ & (\alu|Add1~30_combout\ & !\actr|alu_ctr[3]~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[0]~20_combout\,
	datac => \alu|Add1~30_combout\,
	datad => \actr|alu_ctr[3]~25_combout\,
	combout => \alu|Mux16~1_combout\);

-- Location: LCCOMB_X67_Y18_N0
\alu|Mux30~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux30~7_combout\ = (\actr|alu_ctr[0]~20_combout\ & (\mux_ulaA|m_out[4]~9_combout\ & (!\actr|alu_ctr[3]~25_combout\ & !\alu|ShiftLeft0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[0]~20_combout\,
	datab => \mux_ulaA|m_out[4]~9_combout\,
	datac => \actr|alu_ctr[3]~25_combout\,
	datad => \alu|ShiftLeft0~19_combout\,
	combout => \alu|Mux30~7_combout\);

-- Location: LCCOMB_X71_Y16_N24
\alu|Mux16~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux16~3_combout\ = (\mux_ulaB|m_out[31]~31_combout\ & (\alu|Mux16~2_combout\ & \alu|Mux30~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaB|m_out[31]~31_combout\,
	datac => \alu|Mux16~2_combout\,
	datad => \alu|Mux30~7_combout\,
	combout => \alu|Mux16~3_combout\);

-- Location: LCCOMB_X67_Y16_N14
\alu|ShiftRight0~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~97_combout\ = (\ctr_mips|pstate.fetch_st~regout\ & (\ctr_mips|WideOr0~0_combout\ & (\mux_ulaA|m_out[2]~5_combout\ & \alu|ShiftRight1~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.fetch_st~regout\,
	datab => \ctr_mips|WideOr0~0_combout\,
	datac => \mux_ulaA|m_out[2]~5_combout\,
	datad => \alu|ShiftRight1~62_combout\,
	combout => \alu|ShiftRight0~97_combout\);

-- Location: LCCOMB_X66_Y22_N0
\alu|ShiftRight1~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~68_combout\ = (\mux_ulaA|m_out[0]~1_combout\ & ((\mux_ulaA|m_out[1]~7_combout\ & ((\mux_ulaB|m_out[18]~78_combout\))) # (!\mux_ulaA|m_out[1]~7_combout\ & (\mux_ulaB|m_out[16]~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[16]~79_combout\,
	datab => \mux_ulaB|m_out[18]~78_combout\,
	datac => \mux_ulaA|m_out[0]~1_combout\,
	datad => \mux_ulaA|m_out[1]~7_combout\,
	combout => \alu|ShiftRight1~68_combout\);

-- Location: LCCOMB_X66_Y22_N18
\alu|ShiftRight1~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~69_combout\ = (\alu|ShiftRight1~68_combout\) # ((!\mux_ulaA|m_out[0]~1_combout\ & \alu|ShiftRight1~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA|m_out[0]~1_combout\,
	datac => \alu|ShiftRight1~55_combout\,
	datad => \alu|ShiftRight1~68_combout\,
	combout => \alu|ShiftRight1~69_combout\);

-- Location: LCCOMB_X67_Y16_N20
\alu|ShiftRight0~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~82_combout\ = (\alu|ShiftRight0~97_combout\) # ((\mux_ulaA|m_out[2]~5_combout\ & (\mux_ulaB|m_out[31]~30_combout\)) # (!\mux_ulaA|m_out[2]~5_combout\ & ((\alu|ShiftRight1~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~30_combout\,
	datab => \mux_ulaA|m_out[2]~5_combout\,
	datac => \alu|ShiftRight0~97_combout\,
	datad => \alu|ShiftRight1~69_combout\,
	combout => \alu|ShiftRight0~82_combout\);

-- Location: LCCOMB_X68_Y19_N6
\alu|ShiftRight0~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~93_combout\ = (\alu|ShiftRight0~20_combout\ & ((\mux_ulaA|m_out[2]~5_combout\ & (\alu|ShiftRight1~60_combout\)) # (!\mux_ulaA|m_out[2]~5_combout\ & ((\alu|ShiftRight1~61_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~20_combout\,
	datab => \mux_ulaA|m_out[2]~5_combout\,
	datac => \alu|ShiftRight1~60_combout\,
	datad => \alu|ShiftRight1~61_combout\,
	combout => \alu|ShiftRight0~93_combout\);

-- Location: LCCOMB_X67_Y16_N30
\alu|ShiftRight0~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~94_combout\ = (\alu|ShiftRight0~93_combout\) # ((\mux_ulaA|m_out[3]~3_combout\ & (\mux_ulaB|m_out[31]~30_combout\)) # (!\mux_ulaA|m_out[3]~3_combout\ & ((\alu|ShiftRight0~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[3]~3_combout\,
	datab => \mux_ulaB|m_out[31]~30_combout\,
	datac => \alu|ShiftRight0~82_combout\,
	datad => \alu|ShiftRight0~93_combout\,
	combout => \alu|ShiftRight0~94_combout\);

-- Location: LCCOMB_X71_Y16_N22
\alu|Mux16~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux16~4_combout\ = (\alu|Mux16~1_combout\) # ((\alu|Mux16~3_combout\) # ((\alu|Mux16~0_combout\ & \alu|ShiftRight0~94_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux16~0_combout\,
	datab => \alu|Mux16~1_combout\,
	datac => \alu|Mux16~3_combout\,
	datad => \alu|ShiftRight0~94_combout\,
	combout => \alu|Mux16~4_combout\);

-- Location: LCCOMB_X71_Y16_N0
\alu|Mux16~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux16~5_combout\ = (\actr|alu_ctr[2]~21_combout\ & (\actr|alu_ctr[1]~17_combout\)) # (!\actr|alu_ctr[2]~21_combout\ & ((\actr|alu_ctr[1]~17_combout\ & (\alu|Mux16~11_combout\)) # (!\actr|alu_ctr[1]~17_combout\ & ((\alu|Mux16~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[2]~21_combout\,
	datab => \actr|alu_ctr[1]~17_combout\,
	datac => \alu|Mux16~11_combout\,
	datad => \alu|Mux16~4_combout\,
	combout => \alu|Mux16~5_combout\);

-- Location: LCCOMB_X71_Y16_N26
\alu|Mux16~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux16~8_combout\ = (\alu|Mux16~5_combout\ & (\actr|alu_ctr[3]~25_combout\ $ ((\actr|alu_ctr[0]~20_combout\)))) # (!\alu|Mux16~5_combout\ & (!\actr|alu_ctr[3]~25_combout\ & (!\actr|alu_ctr[0]~20_combout\ & \alu|tmp[15]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[3]~25_combout\,
	datab => \actr|alu_ctr[0]~20_combout\,
	datac => \alu|tmp[15]~30_combout\,
	datad => \alu|Mux16~5_combout\,
	combout => \alu|Mux16~8_combout\);

-- Location: LCCOMB_X72_Y18_N20
\alu|Mux16~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux16~9_combout\ = (\actr|alu_ctr[2]~21_combout\ & (\alu|Mux16~8_combout\ & ((\alu|Mux16~7_combout\) # (!\alu|Mux16~5_combout\)))) # (!\actr|alu_ctr[2]~21_combout\ & (((\alu|Mux16~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux16~7_combout\,
	datab => \actr|alu_ctr[2]~21_combout\,
	datac => \alu|Mux16~8_combout\,
	datad => \alu|Mux16~5_combout\,
	combout => \alu|Mux16~9_combout\);

-- Location: LCFF_X72_Y18_N21
\regULA|sr_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \alu|Mux16~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regULA|sr_out\(15));

-- Location: LCCOMB_X65_Y18_N4
\breg_data_mux|m_out[15]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[15]~20_combout\ = (\ctr_mips|pstate.ldreg_st~regout\ & (\rdm|sr_out\(15))) # (!\ctr_mips|pstate.ldreg_st~regout\ & ((\regULA|sr_out\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rdm|sr_out\(15),
	datab => \ctr_mips|pstate.ldreg_st~regout\,
	datac => \regULA|sr_out\(15),
	combout => \breg_data_mux|m_out[15]~20_combout\);

-- Location: LCCOMB_X66_Y20_N28
\bcoreg|regB[14]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regB[14]~18_combout\ = (!\bcoreg|Equal1~1_combout\ & ((\bcoreg|breg32~45\ & ((\bcoreg|breg32_rtl_1_bypass\(39)))) # (!\bcoreg|breg32~45\ & (\bcoreg|breg32_rtl_1|auto_generated|ram_block1a14\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|Equal1~1_combout\,
	datab => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a14\,
	datac => \bcoreg|breg32_rtl_1_bypass\(39),
	datad => \bcoreg|breg32~45\,
	combout => \bcoreg|regB[14]~18_combout\);

-- Location: LCFF_X66_Y20_N29
\rgB|sr_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|regB[14]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgB|sr_out\(14));

-- Location: LCCOMB_X67_Y19_N26
\mux_ulaB|m_out[14]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[14]~38_combout\ = (\ctr_mips|WideOr0~0_combout\ & (((!\ctr_mips|s_aluBin\(0) & \rgB|sr_out\(14))))) # (!\ctr_mips|WideOr0~0_combout\ & (\mux_ulaB|m_out[14]~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[14]~37_combout\,
	datab => \ctr_mips|s_aluBin\(0),
	datac => \rgB|sr_out\(14),
	datad => \ctr_mips|WideOr0~0_combout\,
	combout => \mux_ulaB|m_out[14]~38_combout\);

-- Location: LCCOMB_X68_Y19_N4
\alu|ShiftLeft0~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~70_combout\ = (\mux_ulaA|m_out[1]~7_combout\ & ((\mux_ulaB|m_out[12]~42_combout\))) # (!\mux_ulaA|m_out[1]~7_combout\ & (\mux_ulaB|m_out[14]~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[1]~7_combout\,
	datab => \mux_ulaB|m_out[14]~38_combout\,
	datad => \mux_ulaB|m_out[12]~42_combout\,
	combout => \alu|ShiftLeft0~70_combout\);

-- Location: LCCOMB_X72_Y16_N6
\alu|ShiftLeft0~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~71_combout\ = (\mux_ulaA|m_out[0]~1_combout\ & ((\alu|ShiftLeft0~65_combout\))) # (!\mux_ulaA|m_out[0]~1_combout\ & (\alu|ShiftLeft0~70_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA|m_out[0]~1_combout\,
	datac => \alu|ShiftLeft0~70_combout\,
	datad => \alu|ShiftLeft0~65_combout\,
	combout => \alu|ShiftLeft0~71_combout\);

-- Location: LCCOMB_X72_Y16_N8
\alu|ShiftLeft0~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~72_combout\ = (\mux_ulaA|m_out[2]~5_combout\ & (\alu|ShiftLeft0~53_combout\)) # (!\mux_ulaA|m_out[2]~5_combout\ & ((\alu|ShiftLeft0~71_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[2]~5_combout\,
	datac => \alu|ShiftLeft0~53_combout\,
	datad => \alu|ShiftLeft0~71_combout\,
	combout => \alu|ShiftLeft0~72_combout\);

-- Location: LCCOMB_X69_Y14_N4
\alu|ShiftLeft0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~23_combout\ = (!\mux_ulaA|m_out[0]~1_combout\ & ((\mux_ulaA|m_out[1]~7_combout\ & ((\mux_ulaB|m_out[0]~28_combout\))) # (!\mux_ulaA|m_out[1]~7_combout\ & (\mux_ulaB|m_out[2]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[2]~62_combout\,
	datab => \mux_ulaA|m_out[1]~7_combout\,
	datac => \mux_ulaA|m_out[0]~1_combout\,
	datad => \mux_ulaB|m_out[0]~28_combout\,
	combout => \alu|ShiftLeft0~23_combout\);

-- Location: LCCOMB_X69_Y14_N22
\alu|ShiftLeft0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~24_combout\ = (\alu|ShiftLeft0~23_combout\) # ((\mux_ulaB|m_out[1]~63_combout\ & (\mux_ulaA|m_out[0]~1_combout\ & !\mux_ulaA|m_out[1]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[1]~63_combout\,
	datab => \mux_ulaA|m_out[0]~1_combout\,
	datac => \alu|ShiftLeft0~23_combout\,
	datad => \mux_ulaA|m_out[1]~7_combout\,
	combout => \alu|ShiftLeft0~24_combout\);

-- Location: LCCOMB_X72_Y16_N28
\alu|ShiftLeft0~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~69_combout\ = (\mux_ulaA|m_out[2]~5_combout\ & ((\alu|ShiftLeft0~24_combout\))) # (!\mux_ulaA|m_out[2]~5_combout\ & (\alu|ShiftLeft0~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[2]~5_combout\,
	datab => \alu|ShiftLeft0~37_combout\,
	datad => \alu|ShiftLeft0~24_combout\,
	combout => \alu|ShiftLeft0~69_combout\);

-- Location: LCCOMB_X72_Y16_N18
\alu|ShiftLeft0~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~73_combout\ = (\mux_ulaA|m_out[3]~3_combout\ & ((\alu|ShiftLeft0~69_combout\))) # (!\mux_ulaA|m_out[3]~3_combout\ & (\alu|ShiftLeft0~72_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA|m_out[3]~3_combout\,
	datac => \alu|ShiftLeft0~72_combout\,
	datad => \alu|ShiftLeft0~69_combout\,
	combout => \alu|ShiftLeft0~73_combout\);

-- Location: LCCOMB_X70_Y18_N22
\alu|Mux28~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux28~8_combout\ = (!\actr|alu_ctr[1]~17_combout\ & (((!\alu|ShiftLeft0~17_combout\ & !\alu|ShiftLeft0~14_combout\)) # (!\actr|alu_ctr[0]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[1]~17_combout\,
	datab => \alu|ShiftLeft0~17_combout\,
	datac => \alu|ShiftLeft0~14_combout\,
	datad => \actr|alu_ctr[0]~20_combout\,
	combout => \alu|Mux28~8_combout\);

-- Location: LCCOMB_X71_Y14_N14
\alu|Mux17~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux17~3_combout\ = (\alu|Mux17~2_combout\ & (((\alu|Add1~28_combout\) # (!\alu|Mux28~8_combout\)))) # (!\alu|Mux17~2_combout\ & (\alu|ShiftRight1~87_combout\ & ((\alu|Mux28~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux17~2_combout\,
	datab => \alu|ShiftRight1~87_combout\,
	datac => \alu|Add1~28_combout\,
	datad => \alu|Mux28~8_combout\,
	combout => \alu|Mux17~3_combout\);

-- Location: LCCOMB_X71_Y14_N4
\alu|Mux17~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux17~4_combout\ = (\alu|Mux28~23_combout\ & (\alu|Mux28~9_combout\ & ((\alu|tmp[14]~28_combout\)))) # (!\alu|Mux28~23_combout\ & (((\alu|Mux17~3_combout\)) # (!\alu|Mux28~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~23_combout\,
	datab => \alu|Mux28~9_combout\,
	datac => \alu|Mux17~3_combout\,
	datad => \alu|tmp[14]~28_combout\,
	combout => \alu|Mux17~4_combout\);

-- Location: LCCOMB_X69_Y22_N18
\alu|ShiftRight0~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~75_combout\ = (\mux_ulaA|m_out[1]~7_combout\) # ((\mux_ulaA|m_out[2]~5_combout\) # (\mux_ulaA|m_out[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[1]~7_combout\,
	datac => \mux_ulaA|m_out[2]~5_combout\,
	datad => \mux_ulaA|m_out[0]~1_combout\,
	combout => \alu|ShiftRight0~75_combout\);

-- Location: LCCOMB_X72_Y15_N20
\alu|ShiftRight0~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~92_combout\ = (\mux_ulaA|m_out[3]~3_combout\ & (((\rgB|sr_out\(31))))) # (!\mux_ulaA|m_out[3]~3_combout\ & ((\alu|ShiftRight0~75_combout\ & ((\rgB|sr_out\(31)))) # (!\alu|ShiftRight0~75_combout\ & (\rgB|sr_out\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(30),
	datab => \rgB|sr_out\(31),
	datac => \mux_ulaA|m_out[3]~3_combout\,
	datad => \alu|ShiftRight0~75_combout\,
	combout => \alu|ShiftRight0~92_combout\);

-- Location: LCCOMB_X71_Y14_N0
\alu|ShiftRight0~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~101_combout\ = (\mux_ulaB|m_out[31]~30_combout\) # ((\ctr_mips|WideOr0~0_combout\ & (\ctr_mips|pstate.fetch_st~regout\ & \alu|ShiftRight0~92_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~30_combout\,
	datab => \ctr_mips|WideOr0~0_combout\,
	datac => \ctr_mips|pstate.fetch_st~regout\,
	datad => \alu|ShiftRight0~92_combout\,
	combout => \alu|ShiftRight0~101_combout\);

-- Location: LCCOMB_X71_Y14_N18
\alu|Mux17~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux17~5_combout\ = (\alu|Mux17~4_combout\ & (((\alu|ShiftRight0~101_combout\) # (!\alu|Mux28~7_combout\)))) # (!\alu|Mux17~4_combout\ & (\mux_ulaB|m_out[31]~31_combout\ & (\alu|Mux28~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~31_combout\,
	datab => \alu|Mux17~4_combout\,
	datac => \alu|Mux28~7_combout\,
	datad => \alu|ShiftRight0~101_combout\,
	combout => \alu|Mux17~5_combout\);

-- Location: LCCOMB_X71_Y14_N10
\alu|Mux17~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux17~12_combout\ = (\alu|Mux17~5_combout\ & (((\actr|alu_ctr[0]~20_combout\) # (!\actr|alu_ctr[1]~17_combout\)) # (!\actr|alu_ctr[2]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[2]~21_combout\,
	datab => \actr|alu_ctr[1]~17_combout\,
	datac => \actr|alu_ctr[0]~20_combout\,
	datad => \alu|Mux17~5_combout\,
	combout => \alu|Mux17~12_combout\);

-- Location: LCCOMB_X71_Y14_N30
\alu|Mux17~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux17~7_combout\ = (\alu|Mux28~4_combout\ & (((!\alu|Mux28~5_combout\)) # (!\alu|Mux17~6_combout\))) # (!\alu|Mux28~4_combout\ & (((\alu|Mux28~5_combout\ & \alu|Mux17~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux17~6_combout\,
	datab => \alu|Mux28~4_combout\,
	datac => \alu|Mux28~5_combout\,
	datad => \alu|Mux17~12_combout\,
	combout => \alu|Mux17~7_combout\);

-- Location: LCCOMB_X71_Y14_N12
\alu|Mux17~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux17~8_combout\ = (\alu|Mux28~6_combout\ & ((\alu|Mux17~7_combout\ & (\alu|a32~14_combout\)) # (!\alu|Mux17~7_combout\ & ((\alu|ShiftLeft0~73_combout\))))) # (!\alu|Mux28~6_combout\ & (((\alu|Mux17~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|a32~14_combout\,
	datab => \alu|Mux28~6_combout\,
	datac => \alu|ShiftLeft0~73_combout\,
	datad => \alu|Mux17~7_combout\,
	combout => \alu|Mux17~8_combout\);

-- Location: LCCOMB_X71_Y14_N6
\alu|Mux17~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux17~11_combout\ = (\alu|Mux28~12_combout\ & ((\alu|Mux17~8_combout\))) # (!\alu|Mux28~12_combout\ & (\alu|Mux17~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux17~10_combout\,
	datab => \alu|Mux28~12_combout\,
	datad => \alu|Mux17~8_combout\,
	combout => \alu|Mux17~11_combout\);

-- Location: LCFF_X71_Y14_N7
\regULA|sr_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \alu|Mux17~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regULA|sr_out\(14));

-- Location: LCCOMB_X66_Y17_N4
\breg_data_mux|m_out[14]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[14]~23_combout\ = (\ctr_mips|pstate.ldreg_st~regout\ & (\rdm|sr_out\(14))) # (!\ctr_mips|pstate.ldreg_st~regout\ & ((\regULA|sr_out\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rdm|sr_out\(14),
	datac => \regULA|sr_out\(14),
	datad => \ctr_mips|pstate.ldreg_st~regout\,
	combout => \breg_data_mux|m_out[14]~23_combout\);

-- Location: LCCOMB_X67_Y20_N4
\bcoreg|regB[31]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regB[31]~1_combout\ = (!\bcoreg|Equal1~1_combout\ & ((\bcoreg|breg32~45\ & (\bcoreg|breg32_rtl_1_bypass\(73))) # (!\bcoreg|breg32~45\ & ((\bcoreg|breg32_rtl_1|auto_generated|ram_block1a31\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|Equal1~1_combout\,
	datab => \bcoreg|breg32_rtl_1_bypass\(73),
	datac => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a31\,
	datad => \bcoreg|breg32~45\,
	combout => \bcoreg|regB[31]~1_combout\);

-- Location: LCFF_X67_Y20_N5
\rgB|sr_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|regB[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgB|sr_out\(31));

-- Location: LCCOMB_X68_Y17_N10
\mux_ulaB|m_out[31]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[31]~31_combout\ = (\mux_ulaB|m_out[31]~30_combout\) # ((\ctr_mips|pstate.fetch_st~regout\ & (\ctr_mips|WideOr0~0_combout\ & \rgB|sr_out\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.fetch_st~regout\,
	datab => \ctr_mips|WideOr0~0_combout\,
	datac => \rgB|sr_out\(31),
	datad => \mux_ulaB|m_out[31]~30_combout\,
	combout => \mux_ulaB|m_out[31]~31_combout\);

-- Location: LCCOMB_X68_Y19_N28
\alu|ShiftRight0~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~74_combout\ = (!\mux_ulaA|m_out[2]~5_combout\ & ((\mux_ulaA|m_out[0]~1_combout\ & ((\alu|ShiftRight1~42_combout\))) # (!\mux_ulaA|m_out[0]~1_combout\ & (\alu|ShiftRight0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[0]~1_combout\,
	datab => \alu|ShiftRight0~37_combout\,
	datac => \alu|ShiftRight1~42_combout\,
	datad => \mux_ulaA|m_out[2]~5_combout\,
	combout => \alu|ShiftRight0~74_combout\);

-- Location: LCCOMB_X68_Y22_N12
\alu|ShiftRight0~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~76_combout\ = (\alu|ShiftRight0~75_combout\ & (\rgB|sr_out\(31))) # (!\alu|ShiftRight0~75_combout\ & ((\rgB|sr_out\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(31),
	datac => \rgB|sr_out\(30),
	datad => \alu|ShiftRight0~75_combout\,
	combout => \alu|ShiftRight0~76_combout\);

-- Location: LCCOMB_X68_Y22_N22
\alu|ShiftRight0~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~77_combout\ = (\mux_ulaA|m_out[3]~3_combout\ & (((\alu|ShiftRight0~76_combout\)))) # (!\mux_ulaA|m_out[3]~3_combout\ & ((\alu|ShiftRight0~73_combout\) # ((\alu|ShiftRight0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~73_combout\,
	datab => \mux_ulaA|m_out[3]~3_combout\,
	datac => \alu|ShiftRight0~74_combout\,
	datad => \alu|ShiftRight0~76_combout\,
	combout => \alu|ShiftRight0~77_combout\);

-- Location: LCCOMB_X68_Y22_N26
\alu|ShiftRight0~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~96_combout\ = (\mux_ulaB|m_out[31]~30_combout\) # ((\ctr_mips|WideOr0~0_combout\ & (\ctr_mips|pstate.fetch_st~regout\ & \alu|ShiftRight0~77_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|WideOr0~0_combout\,
	datab => \ctr_mips|pstate.fetch_st~regout\,
	datac => \mux_ulaB|m_out[31]~30_combout\,
	datad => \alu|ShiftRight0~77_combout\,
	combout => \alu|ShiftRight0~96_combout\);

-- Location: LCCOMB_X69_Y20_N8
\alu|ShiftRight1~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~75_combout\ = (\mux_ulaB|m_out[31]~30_combout\ & ((\alu|ShiftLeft0~39_combout\) # ((!\mux_ulaA|m_out[3]~3_combout\)))) # (!\mux_ulaB|m_out[31]~30_combout\ & (\alu|ShiftLeft0~39_combout\ & ((\alu|ShiftRight1~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~30_combout\,
	datab => \alu|ShiftLeft0~39_combout\,
	datac => \mux_ulaA|m_out[3]~3_combout\,
	datad => \alu|ShiftRight1~46_combout\,
	combout => \alu|ShiftRight1~75_combout\);

-- Location: LCCOMB_X68_Y22_N4
\alu|ShiftRight1~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~40_combout\ = (\mux_ulaA|m_out[0]~1_combout\ & ((\mux_ulaA|m_out[1]~7_combout\ & (\rgB|sr_out\(29))) # (!\mux_ulaA|m_out[1]~7_combout\ & ((\rgB|sr_out\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(29),
	datab => \rgB|sr_out\(27),
	datac => \mux_ulaA|m_out[1]~7_combout\,
	datad => \mux_ulaA|m_out[0]~1_combout\,
	combout => \alu|ShiftRight1~40_combout\);

-- Location: LCCOMB_X68_Y22_N6
\alu|ShiftRight0~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~73_combout\ = (\mux_ulaA|m_out[2]~5_combout\ & ((\alu|ShiftRight1~40_combout\) # ((!\mux_ulaA|m_out[0]~1_combout\ & \alu|ShiftRight1~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[2]~5_combout\,
	datab => \alu|ShiftRight1~40_combout\,
	datac => \mux_ulaA|m_out[0]~1_combout\,
	datad => \alu|ShiftRight1~25_combout\,
	combout => \alu|ShiftRight0~73_combout\);

-- Location: LCCOMB_X69_Y20_N30
\alu|ShiftRight1~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~76_combout\ = (\alu|ShiftRight1~75_combout\) # ((\alu|ShiftRight1~50_combout\ & ((\alu|ShiftRight0~73_combout\) # (\alu|ShiftRight0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~50_combout\,
	datab => \alu|ShiftRight1~75_combout\,
	datac => \alu|ShiftRight0~73_combout\,
	datad => \alu|ShiftRight0~74_combout\,
	combout => \alu|ShiftRight1~76_combout\);

-- Location: LCCOMB_X72_Y19_N12
\alu|Mux9~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux9~5_combout\ = (\alu|Mux9~4_combout\ & ((\alu|Add1~44_combout\) # ((!\alu|Mux12~7_combout\)))) # (!\alu|Mux9~4_combout\ & (((\alu|ShiftRight1~76_combout\ & \alu|Mux12~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux9~4_combout\,
	datab => \alu|Add1~44_combout\,
	datac => \alu|ShiftRight1~76_combout\,
	datad => \alu|Mux12~7_combout\,
	combout => \alu|Mux9~5_combout\);

-- Location: LCCOMB_X72_Y19_N30
\alu|Mux9~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux9~6_combout\ = (\alu|Mux12~8_combout\ & (\alu|Mux28~9_combout\ & (\alu|tmp[22]~44_combout\))) # (!\alu|Mux12~8_combout\ & (((\alu|Mux9~5_combout\)) # (!\alu|Mux28~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux12~8_combout\,
	datab => \alu|Mux28~9_combout\,
	datac => \alu|tmp[22]~44_combout\,
	datad => \alu|Mux9~5_combout\,
	combout => \alu|Mux9~6_combout\);

-- Location: LCCOMB_X72_Y19_N20
\alu|Mux9~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux9~7_combout\ = (\alu|Mux28~7_combout\ & ((\alu|Mux9~6_combout\ & ((\alu|ShiftRight0~96_combout\))) # (!\alu|Mux9~6_combout\ & (\mux_ulaB|m_out[31]~31_combout\)))) # (!\alu|Mux28~7_combout\ & (((\alu|Mux9~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~7_combout\,
	datab => \mux_ulaB|m_out[31]~31_combout\,
	datac => \alu|ShiftRight0~96_combout\,
	datad => \alu|Mux9~6_combout\,
	combout => \alu|Mux9~7_combout\);

-- Location: LCCOMB_X70_Y13_N24
\alu|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux9~0_combout\ = (\mux_ulaA|m_out[22]~18_combout\ & ((\actr|alu_ctr[2]~21_combout\) # (!\mux_ulaB|m_out[22]~74_combout\))) # (!\mux_ulaA|m_out[22]~18_combout\ & ((\mux_ulaB|m_out[22]~74_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \actr|alu_ctr[2]~21_combout\,
	datac => \mux_ulaA|m_out[22]~18_combout\,
	datad => \mux_ulaB|m_out[22]~74_combout\,
	combout => \alu|Mux9~0_combout\);

-- Location: LCCOMB_X70_Y13_N14
\alu|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux9~1_combout\ = (\alu|Mux12~6_combout\ & ((\alu|Mux9~0_combout\) # ((!\alu|Mux12~19_combout\)))) # (!\alu|Mux12~6_combout\ & (((\alu|ShiftLeft0~38_combout\ & \alu|Mux12~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux9~0_combout\,
	datab => \alu|ShiftLeft0~38_combout\,
	datac => \alu|Mux12~6_combout\,
	datad => \alu|Mux12~19_combout\,
	combout => \alu|Mux9~1_combout\);

-- Location: LCCOMB_X71_Y13_N0
\alu|Mux9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux9~2_combout\ = (\alu|Mux12~18_combout\ & (((\alu|Mux9~1_combout\)))) # (!\alu|Mux12~18_combout\ & ((\alu|Mux9~1_combout\ & ((\alu|ShiftLeft0~72_combout\))) # (!\alu|Mux9~1_combout\ & (\alu|ShiftLeft0~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux12~18_combout\,
	datab => \alu|ShiftLeft0~105_combout\,
	datac => \alu|ShiftLeft0~72_combout\,
	datad => \alu|Mux9~1_combout\,
	combout => \alu|Mux9~2_combout\);

-- Location: LCCOMB_X71_Y13_N2
\alu|Mux9~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux9~3_combout\ = (\actr|alu_ctr[2]~21_combout\ & (!\actr|alu_ctr[0]~20_combout\ & (!\alu|Mux9~0_combout\))) # (!\actr|alu_ctr[2]~21_combout\ & (((\alu|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[0]~20_combout\,
	datab => \alu|Mux9~0_combout\,
	datac => \actr|alu_ctr[2]~21_combout\,
	datad => \alu|Mux9~2_combout\,
	combout => \alu|Mux9~3_combout\);

-- Location: LCCOMB_X72_Y19_N26
\alu|Mux9~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux9~8_combout\ = (\alu|Mux14~10_combout\ & ((\alu|Mux9~7_combout\) # ((\alu|Mux14~12_combout\ & \alu|Mux9~3_combout\)))) # (!\alu|Mux14~10_combout\ & (\alu|Mux14~12_combout\ & ((\alu|Mux9~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux14~10_combout\,
	datab => \alu|Mux14~12_combout\,
	datac => \alu|Mux9~7_combout\,
	datad => \alu|Mux9~3_combout\,
	combout => \alu|Mux9~8_combout\);

-- Location: LCCOMB_X72_Y19_N18
\alu|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Equal0~0_combout\ = (!\alu|Mux18~11_combout\ & !\alu|Mux9~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux18~11_combout\,
	datad => \alu|Mux9~8_combout\,
	combout => \alu|Equal0~0_combout\);

-- Location: LCCOMB_X71_Y14_N26
\alu|Equal0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Equal0~4_combout\ = (!\alu|Mux8~8_combout\ & ((\alu|Mux28~12_combout\ & ((!\alu|Mux17~8_combout\))) # (!\alu|Mux28~12_combout\ & (!\alu|Mux17~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux17~10_combout\,
	datab => \alu|Mux28~12_combout\,
	datac => \alu|Mux8~8_combout\,
	datad => \alu|Mux17~8_combout\,
	combout => \alu|Equal0~4_combout\);

-- Location: LCCOMB_X72_Y18_N24
\alu|Equal0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Equal0~5_combout\ = (!\alu|Mux15~6_combout\ & (!\alu|Mux30~15_combout\ & (!\alu|Mux16~9_combout\ & !\alu|Mux1~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux15~6_combout\,
	datab => \alu|Mux30~15_combout\,
	datac => \alu|Mux16~9_combout\,
	datad => \alu|Mux1~7_combout\,
	combout => \alu|Equal0~5_combout\);

-- Location: LCCOMB_X68_Y14_N8
\alu|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux0~0_combout\ = (!\mux_ulaB|Equal2~0_combout\ & ((\alu|ShiftLeft0~132_combout\) # ((\alu|ShiftLeft0~120_combout\ & \mux_ulaA|m_out[2]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~132_combout\,
	datab => \mux_ulaB|Equal2~0_combout\,
	datac => \alu|ShiftLeft0~120_combout\,
	datad => \mux_ulaA|m_out[2]~5_combout\,
	combout => \alu|Mux0~0_combout\);

-- Location: LCCOMB_X66_Y22_N12
\alu|ShiftLeft0~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~109_combout\ = (\mux_ulaA|m_out[2]~5_combout\ & (\alu|ShiftLeft0~93_combout\)) # (!\mux_ulaA|m_out[2]~5_combout\ & ((\alu|ShiftLeft0~108_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[2]~5_combout\,
	datac => \alu|ShiftLeft0~93_combout\,
	datad => \alu|ShiftLeft0~108_combout\,
	combout => \alu|ShiftLeft0~109_combout\);

-- Location: LCCOMB_X67_Y16_N4
\alu|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux0~1_combout\ = (\mux_ulaA|m_out[3]~3_combout\ & (((\alu|ShiftLeft0~109_combout\)))) # (!\mux_ulaA|m_out[3]~3_combout\ & ((\mux_ulaB|m_out[31]~30_combout\) # ((\alu|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[3]~3_combout\,
	datab => \mux_ulaB|m_out[31]~30_combout\,
	datac => \alu|Mux0~0_combout\,
	datad => \alu|ShiftLeft0~109_combout\,
	combout => \alu|Mux0~1_combout\);

-- Location: LCCOMB_X71_Y16_N18
\alu|ShiftLeft0~130\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~130_combout\ = (\mux_ulaA|m_out[3]~3_combout\ & ((\alu|ShiftLeft0~74_combout\))) # (!\mux_ulaA|m_out[3]~3_combout\ & (\alu|ShiftLeft0~77_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA|m_out[3]~3_combout\,
	datac => \alu|ShiftLeft0~77_combout\,
	datad => \alu|ShiftLeft0~74_combout\,
	combout => \alu|ShiftLeft0~130_combout\);

-- Location: LCCOMB_X71_Y16_N8
\alu|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux0~2_combout\ = (!\alu|ShiftLeft0~19_combout\ & ((\mux_ulaA|m_out[4]~9_combout\ & ((\alu|ShiftLeft0~130_combout\))) # (!\mux_ulaA|m_out[4]~9_combout\ & (\alu|Mux0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[4]~9_combout\,
	datab => \alu|Mux0~1_combout\,
	datac => \alu|ShiftLeft0~19_combout\,
	datad => \alu|ShiftLeft0~130_combout\,
	combout => \alu|Mux0~2_combout\);

-- Location: LCFF_X71_Y16_N7
\regULA|sr_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \alu|Mux0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regULA|sr_out\(31));

-- Location: LCCOMB_X71_Y16_N4
\pc|sr_out~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc|sr_out~45_combout\ = (\ctr_mips|pstate.jump_ex_st~regout\ & (((\regULA|sr_out\(31))))) # (!\ctr_mips|pstate.jump_ex_st~regout\ & ((\ctr_mips|pstate.branch_ex_st~regout\ & (\regULA|sr_out\(31))) # (!\ctr_mips|pstate.branch_ex_st~regout\ & 
-- ((\alu|Mux0~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.jump_ex_st~regout\,
	datab => \ctr_mips|pstate.branch_ex_st~regout\,
	datac => \regULA|sr_out\(31),
	datad => \alu|Mux0~8_combout\,
	combout => \pc|sr_out~45_combout\);

-- Location: LCFF_X71_Y16_N5
\pc|sr_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \pc|sr_out~45_combout\,
	sclr => \rst~combout\,
	ena => \pc|sr_out[28]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|sr_out\(31));

-- Location: LCCOMB_X71_Y18_N12
\mux_ulaA|m_out[31]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaA|m_out[31]~36_combout\ = (\ctr_mips|WideOr1~combout\ & (\rgA|sr_out\(31) & (!\actr|Equal13~1_combout\))) # (!\ctr_mips|WideOr1~combout\ & (((\pc|sr_out\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgA|sr_out\(31),
	datab => \actr|Equal13~1_combout\,
	datac => \ctr_mips|WideOr1~combout\,
	datad => \pc|sr_out\(31),
	combout => \mux_ulaA|m_out[31]~36_combout\);

-- Location: LCCOMB_X74_Y16_N12
\alu|Mux0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux0~9_combout\ = (\mux_ulaB|m_out[31]~31_combout\ & (!\actr|alu_ctr[2]~21_combout\ & !\mux_ulaA|m_out[31]~36_combout\)) # (!\mux_ulaB|m_out[31]~31_combout\ & (\actr|alu_ctr[2]~21_combout\ $ (\mux_ulaA|m_out[31]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaB|m_out[31]~31_combout\,
	datac => \actr|alu_ctr[2]~21_combout\,
	datad => \mux_ulaA|m_out[31]~36_combout\,
	combout => \alu|Mux0~9_combout\);

-- Location: LCCOMB_X71_Y16_N20
\alu|Mux0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux0~10_combout\ = (\actr|alu_ctr[2]~21_combout\ & (!\actr|alu_ctr[0]~20_combout\ & ((\alu|Mux0~9_combout\)))) # (!\actr|alu_ctr[2]~21_combout\ & ((\actr|alu_ctr[0]~20_combout\ & ((\alu|Mux0~9_combout\))) # (!\actr|alu_ctr[0]~20_combout\ & 
-- (\alu|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[2]~21_combout\,
	datab => \actr|alu_ctr[0]~20_combout\,
	datac => \alu|Mux0~2_combout\,
	datad => \alu|Mux0~9_combout\,
	combout => \alu|Mux0~10_combout\);

-- Location: LCCOMB_X71_Y16_N14
\alu|ShiftRight0~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~95_combout\ = (\alu|ShiftLeft0~14_combout\) # ((\alu|ShiftLeft0~17_combout\) # ((\mux_ulaA|m_out[4]~9_combout\) # (!\alu|Mux16~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~14_combout\,
	datab => \alu|ShiftLeft0~17_combout\,
	datac => \alu|Mux16~2_combout\,
	datad => \mux_ulaA|m_out[4]~9_combout\,
	combout => \alu|ShiftRight0~95_combout\);

-- Location: LCCOMB_X71_Y16_N16
\alu|Mux0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux0~5_combout\ = (\actr|alu_ctr[1]~17_combout\ & ((\actr|alu_ctr[2]~21_combout\) # (\mux_ulaB|m_out[31]~31_combout\ $ (!\actr|alu_ctr[0]~20_combout\)))) # (!\actr|alu_ctr[1]~17_combout\ & (\actr|alu_ctr[0]~20_combout\ & 
-- ((\actr|alu_ctr[2]~21_combout\) # (!\mux_ulaB|m_out[31]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[2]~21_combout\,
	datab => \mux_ulaB|m_out[31]~31_combout\,
	datac => \actr|alu_ctr[1]~17_combout\,
	datad => \actr|alu_ctr[0]~20_combout\,
	combout => \alu|Mux0~5_combout\);

-- Location: LCCOMB_X70_Y21_N30
\alu|tmp[31]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|tmp[31]~62_combout\ = \mux_ulaA|m_out[31]~36_combout\ $ (\alu|tmp[30]~61\ $ (!\mux_ulaB|m_out[31]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[31]~36_combout\,
	datad => \mux_ulaB|m_out[31]~31_combout\,
	cin => \alu|tmp[30]~61\,
	combout => \alu|tmp[31]~62_combout\);

-- Location: LCCOMB_X70_Y19_N30
\alu|Add1~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Add1~62_combout\ = \mux_ulaA|m_out[31]~36_combout\ $ (\alu|Add1~61\ $ (\mux_ulaB|m_out[31]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA|m_out[31]~36_combout\,
	datad => \mux_ulaB|m_out[31]~31_combout\,
	cin => \alu|Add1~61\,
	combout => \alu|Add1~62_combout\);

-- Location: LCCOMB_X71_Y16_N28
\alu|Mux0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux0~3_combout\ = (\actr|alu_ctr[2]~21_combout\ & (\alu|tmp[31]~62_combout\)) # (!\actr|alu_ctr[2]~21_combout\ & ((\alu|Add1~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[2]~21_combout\,
	datac => \alu|tmp[31]~62_combout\,
	datad => \alu|Add1~62_combout\,
	combout => \alu|Mux0~3_combout\);

-- Location: LCCOMB_X71_Y16_N2
\alu|Mux0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux0~4_combout\ = (\actr|alu_ctr[1]~17_combout\ & (\mux_ulaA|m_out[31]~36_combout\)) # (!\actr|alu_ctr[1]~17_combout\ & ((\alu|Mux0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA|m_out[31]~36_combout\,
	datac => \actr|alu_ctr[1]~17_combout\,
	datad => \alu|Mux0~3_combout\,
	combout => \alu|Mux0~4_combout\);

-- Location: LCCOMB_X71_Y16_N12
\alu|Mux0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux0~7_combout\ = (\alu|Mux0~6_combout\ & (((\alu|Mux0~5_combout\)) # (!\alu|ShiftRight0~95_combout\))) # (!\alu|Mux0~6_combout\ & (((!\alu|Mux0~5_combout\ & \alu|Mux0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux0~6_combout\,
	datab => \alu|ShiftRight0~95_combout\,
	datac => \alu|Mux0~5_combout\,
	datad => \alu|Mux0~4_combout\,
	combout => \alu|Mux0~7_combout\);

-- Location: LCCOMB_X71_Y16_N6
\alu|Mux0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux0~8_combout\ = (\actr|alu_ctr[3]~25_combout\ & (\actr|alu_ctr[1]~17_combout\ & (\alu|Mux0~10_combout\))) # (!\actr|alu_ctr[3]~25_combout\ & (((\alu|Mux0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[3]~25_combout\,
	datab => \actr|alu_ctr[1]~17_combout\,
	datac => \alu|Mux0~10_combout\,
	datad => \alu|Mux0~7_combout\,
	combout => \alu|Mux0~8_combout\);

-- Location: LCCOMB_X72_Y18_N30
\alu|Equal0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Equal0~6_combout\ = (!\alu|Mux31~13_combout\ & (!\alu|Mux25~combout\ & (\alu|Equal0~5_combout\ & !\alu|Mux0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux31~13_combout\,
	datab => \alu|Mux25~combout\,
	datac => \alu|Equal0~5_combout\,
	datad => \alu|Mux0~8_combout\,
	combout => \alu|Equal0~6_combout\);

-- Location: LCCOMB_X72_Y18_N16
\alu|Equal0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Equal0~7_combout\ = (!\alu|Mux26~combout\ & (\alu|Equal0~4_combout\ & (!\alu|Mux24~combout\ & \alu|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux26~combout\,
	datab => \alu|Equal0~4_combout\,
	datac => \alu|Mux24~combout\,
	datad => \alu|Equal0~6_combout\,
	combout => \alu|Equal0~7_combout\);

-- Location: LCCOMB_X69_Y21_N18
\alu|a32~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|a32~8_combout\ = \mux_ulaB|m_out[8]~50_combout\ $ (\mux_ulaA|m_out[8]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[8]~50_combout\,
	datad => \mux_ulaA|m_out[8]~34_combout\,
	combout => \alu|a32~8_combout\);

-- Location: LCCOMB_X70_Y16_N18
\alu|Mux28~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux28~23_combout\ = (\actr|alu_ctr[2]~21_combout\ & (((\alu|ShiftLeft0~14_combout\) # (\alu|ShiftLeft0~17_combout\)) # (!\actr|alu_ctr[1]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[1]~17_combout\,
	datab => \actr|alu_ctr[2]~21_combout\,
	datac => \alu|ShiftLeft0~14_combout\,
	datad => \alu|ShiftLeft0~17_combout\,
	combout => \alu|Mux28~23_combout\);

-- Location: LCCOMB_X70_Y23_N14
\alu|Mux23~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux23~4_combout\ = (\alu|Mux28~23_combout\ & (((\alu|tmp[8]~16_combout\ & \alu|Mux28~9_combout\)))) # (!\alu|Mux28~23_combout\ & ((\alu|Mux23~3_combout\) # ((!\alu|Mux28~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux23~3_combout\,
	datab => \alu|tmp[8]~16_combout\,
	datac => \alu|Mux28~23_combout\,
	datad => \alu|Mux28~9_combout\,
	combout => \alu|Mux23~4_combout\);

-- Location: LCCOMB_X68_Y20_N26
\alu|ShiftRight0~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~83_combout\ = (\mux_ulaA|m_out[3]~3_combout\ & (\rgB|sr_out\(31))) # (!\mux_ulaA|m_out[3]~3_combout\ & (((\alu|ShiftRight0~26_combout\) # (\alu|ShiftRight0~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[3]~3_combout\,
	datab => \rgB|sr_out\(31),
	datac => \alu|ShiftRight0~26_combout\,
	datad => \alu|ShiftRight0~23_combout\,
	combout => \alu|ShiftRight0~83_combout\);

-- Location: LCCOMB_X69_Y20_N14
\alu|ShiftRight0~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~98_combout\ = (\mux_ulaB|m_out[31]~30_combout\) # ((\ctr_mips|WideOr0~0_combout\ & (\ctr_mips|pstate.fetch_st~regout\ & \alu|ShiftRight0~83_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~30_combout\,
	datab => \ctr_mips|WideOr0~0_combout\,
	datac => \ctr_mips|pstate.fetch_st~regout\,
	datad => \alu|ShiftRight0~83_combout\,
	combout => \alu|ShiftRight0~98_combout\);

-- Location: LCCOMB_X70_Y23_N4
\alu|Mux23~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux23~5_combout\ = (\alu|Mux28~7_combout\ & ((\alu|Mux23~4_combout\ & ((\alu|ShiftRight0~98_combout\))) # (!\alu|Mux23~4_combout\ & (\mux_ulaB|m_out[31]~31_combout\)))) # (!\alu|Mux28~7_combout\ & (((\alu|Mux23~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~31_combout\,
	datab => \alu|Mux28~7_combout\,
	datac => \alu|Mux23~4_combout\,
	datad => \alu|ShiftRight0~98_combout\,
	combout => \alu|Mux23~5_combout\);

-- Location: LCCOMB_X69_Y23_N2
\alu|Mux23~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux23~11_combout\ = (\alu|Mux23~5_combout\ & (((\actr|alu_ctr[0]~20_combout\) # (!\actr|alu_ctr[2]~21_combout\)) # (!\actr|alu_ctr[1]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[1]~17_combout\,
	datab => \actr|alu_ctr[0]~20_combout\,
	datac => \actr|alu_ctr[2]~21_combout\,
	datad => \alu|Mux23~5_combout\,
	combout => \alu|Mux23~11_combout\);

-- Location: LCCOMB_X69_Y23_N26
\alu|Mux23~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux23~7_combout\ = (\alu|Mux28~5_combout\ & ((\alu|Mux28~4_combout\ & (!\alu|Mux23~6_combout\)) # (!\alu|Mux28~4_combout\ & ((\alu|Mux23~11_combout\))))) # (!\alu|Mux28~5_combout\ & (((\alu|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux23~6_combout\,
	datab => \alu|Mux28~5_combout\,
	datac => \alu|Mux28~4_combout\,
	datad => \alu|Mux23~11_combout\,
	combout => \alu|Mux23~7_combout\);

-- Location: LCCOMB_X69_Y21_N0
\alu|Mux23~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux23~8_combout\ = (\alu|Mux28~6_combout\ & ((\alu|Mux23~7_combout\ & ((\alu|a32~8_combout\))) # (!\alu|Mux23~7_combout\ & (\alu|ShiftLeft0~47_combout\)))) # (!\alu|Mux28~6_combout\ & (((\alu|Mux23~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~47_combout\,
	datab => \alu|a32~8_combout\,
	datac => \alu|Mux28~6_combout\,
	datad => \alu|Mux23~7_combout\,
	combout => \alu|Mux23~8_combout\);

-- Location: LCCOMB_X69_Y21_N26
\alu|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Equal0~2_combout\ = (!\alu|Mux14~11_combout\ & ((\alu|Mux28~12_combout\ & ((!\alu|Mux23~8_combout\))) # (!\alu|Mux28~12_combout\ & (!\alu|Mux23~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~12_combout\,
	datab => \alu|Mux23~9_combout\,
	datac => \alu|Mux14~11_combout\,
	datad => \alu|Mux23~8_combout\,
	combout => \alu|Equal0~2_combout\);

-- Location: LCCOMB_X72_Y21_N12
\alu|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Equal0~3_combout\ = (\alu|Equal0~1_combout\ & (!\alu|Mux29~11_combout\ & (!\alu|Mux28~22_combout\ & \alu|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Equal0~1_combout\,
	datab => \alu|Mux29~11_combout\,
	datac => \alu|Mux28~22_combout\,
	datad => \alu|Equal0~2_combout\,
	combout => \alu|Equal0~3_combout\);

-- Location: LCCOMB_X72_Y18_N12
\alu|Equal0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Equal0~13_combout\ = (\alu|Equal0~12_combout\ & (\alu|Equal0~0_combout\ & (\alu|Equal0~7_combout\ & \alu|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Equal0~12_combout\,
	datab => \alu|Equal0~0_combout\,
	datac => \alu|Equal0~7_combout\,
	datad => \alu|Equal0~3_combout\,
	combout => \alu|Equal0~13_combout\);

-- Location: LCCOMB_X72_Y18_N22
\pc_wr_s~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc_wr_s~1_combout\ = (\pc_wr_s~0_combout\ & ((\ctr_mips|Equal2~0_combout\ $ (!\alu|Equal0~13_combout\)) # (!\ctr_mips|pstate.branch_ex_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.branch_ex_st~regout\,
	datab => \pc_wr_s~0_combout\,
	datac => \ctr_mips|Equal2~0_combout\,
	datad => \alu|Equal0~13_combout\,
	combout => \pc_wr_s~1_combout\);

-- Location: LCCOMB_X72_Y18_N0
\pc|sr_out[0]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc|sr_out[0]~38_combout\ = (\rst~combout\) # (!\pc_wr_s~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst~combout\,
	datad => \pc_wr_s~1_combout\,
	combout => \pc|sr_out[0]~38_combout\);

-- Location: LCFF_X71_Y17_N25
\pc|sr_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \pc|sr_out[4]~25_combout\,
	sdata => \ir|sr_out\(2),
	sclr => \rst~combout\,
	sload => \ctr_mips|pstate.jump_ex_st~regout\,
	ena => \pc|sr_out[0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|sr_out\(4));

-- Location: LCCOMB_X70_Y15_N8
\bcoreg|regA[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regA[4]~4_combout\ = (!\bcoreg|Equal0~1_combout\ & ((\bcoreg|breg32~combout\ & (\bcoreg|breg32_rtl_1_bypass\(19))) # (!\bcoreg|breg32~combout\ & ((\bcoreg|breg32_rtl_0|auto_generated|ram_block1a4\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_1_bypass\(19),
	datab => \bcoreg|breg32~combout\,
	datac => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a4\,
	datad => \bcoreg|Equal0~1_combout\,
	combout => \bcoreg|regA[4]~4_combout\);

-- Location: LCFF_X70_Y15_N9
\rgA|sr_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|regA[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgA|sr_out\(4));

-- Location: LCCOMB_X70_Y15_N14
\mux_ulaA|m_out[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaA|m_out[4]~8_combout\ = (\ir|sr_out\(5) & (((\rgA|sr_out\(4))))) # (!\ir|sr_out\(5) & ((\actr|Equal13~0_combout\ & (\ir|sr_out\(10))) # (!\actr|Equal13~0_combout\ & ((\rgA|sr_out\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(10),
	datab => \rgA|sr_out\(4),
	datac => \ir|sr_out\(5),
	datad => \actr|Equal13~0_combout\,
	combout => \mux_ulaA|m_out[4]~8_combout\);

-- Location: LCCOMB_X70_Y15_N4
\mux_ulaA|m_out[4]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaA|m_out[4]~9_combout\ = (\ctr_mips|WideOr1~combout\ & ((\mux_ulaA|m_out[4]~8_combout\))) # (!\ctr_mips|WideOr1~combout\ & (\pc|sr_out\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pc|sr_out\(4),
	datac => \mux_ulaA|m_out[4]~8_combout\,
	datad => \ctr_mips|WideOr1~combout\,
	combout => \mux_ulaA|m_out[4]~9_combout\);

-- Location: LCCOMB_X70_Y18_N6
\alu|ShiftLeft0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~18_combout\ = (!\mux_ulaA|m_out[4]~9_combout\ & (!\alu|ShiftLeft0~14_combout\ & !\alu|ShiftLeft0~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA|m_out[4]~9_combout\,
	datac => \alu|ShiftLeft0~14_combout\,
	datad => \alu|ShiftLeft0~17_combout\,
	combout => \alu|ShiftLeft0~18_combout\);

-- Location: LCCOMB_X72_Y17_N24
\alu|Mux28~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux28~6_combout\ = (!\alu|Mux28~5_combout\ & ((\alu|Mux28~4_combout\) # (\alu|ShiftLeft0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|Mux28~4_combout\,
	datac => \alu|ShiftLeft0~18_combout\,
	datad => \alu|Mux28~5_combout\,
	combout => \alu|Mux28~6_combout\);

-- Location: LCCOMB_X74_Y19_N24
\alu|Mux18~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux18~6_combout\ = ((\mux_ulaA|m_out[13]~29_combout\) # ((\mux_ulaB|m_out[13]~40_combout\) # (\actr|alu_ctr[0]~20_combout\))) # (!\actr|alu_ctr[1]~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[1]~17_combout\,
	datab => \mux_ulaA|m_out[13]~29_combout\,
	datac => \mux_ulaB|m_out[13]~40_combout\,
	datad => \actr|alu_ctr[0]~20_combout\,
	combout => \alu|Mux18~6_combout\);

-- Location: LCCOMB_X74_Y19_N8
\alu|Mux18~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux18~2_combout\ = (\actr|alu_ctr[1]~17_combout\ & ((\mux_ulaA|m_out[13]~29_combout\ & ((\mux_ulaB|m_out[13]~40_combout\) # (\actr|alu_ctr[0]~20_combout\))) # (!\mux_ulaA|m_out[13]~29_combout\ & (\mux_ulaB|m_out[13]~40_combout\ & 
-- \actr|alu_ctr[0]~20_combout\)))) # (!\actr|alu_ctr[1]~17_combout\ & (((!\actr|alu_ctr[0]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[1]~17_combout\,
	datab => \mux_ulaA|m_out[13]~29_combout\,
	datac => \mux_ulaB|m_out[13]~40_combout\,
	datad => \actr|alu_ctr[0]~20_combout\,
	combout => \alu|Mux18~2_combout\);

-- Location: LCCOMB_X74_Y19_N26
\alu|Mux18~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux18~3_combout\ = (\alu|Mux18~2_combout\ & (((\alu|Add1~26_combout\) # (!\alu|Mux28~8_combout\)))) # (!\alu|Mux18~2_combout\ & (\alu|ShiftRight1~86_combout\ & ((\alu|Mux28~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~86_combout\,
	datab => \alu|Mux18~2_combout\,
	datac => \alu|Add1~26_combout\,
	datad => \alu|Mux28~8_combout\,
	combout => \alu|Mux18~3_combout\);

-- Location: LCCOMB_X74_Y19_N12
\alu|Mux18~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux18~4_combout\ = (\alu|Mux28~9_combout\ & ((\alu|Mux28~23_combout\ & (\alu|tmp[13]~26_combout\)) # (!\alu|Mux28~23_combout\ & ((\alu|Mux18~3_combout\))))) # (!\alu|Mux28~9_combout\ & (((!\alu|Mux28~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|tmp[13]~26_combout\,
	datab => \alu|Mux28~9_combout\,
	datac => \alu|Mux28~23_combout\,
	datad => \alu|Mux18~3_combout\,
	combout => \alu|Mux18~4_combout\);

-- Location: LCCOMB_X74_Y19_N30
\alu|Mux18~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux18~5_combout\ = (\alu|Mux28~7_combout\ & ((\alu|Mux18~4_combout\ & ((\alu|ShiftRight0~100_combout\))) # (!\alu|Mux18~4_combout\ & (\mux_ulaB|m_out[31]~31_combout\)))) # (!\alu|Mux28~7_combout\ & (((\alu|Mux18~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~31_combout\,
	datab => \alu|Mux28~7_combout\,
	datac => \alu|ShiftRight0~100_combout\,
	datad => \alu|Mux18~4_combout\,
	combout => \alu|Mux18~5_combout\);

-- Location: LCCOMB_X74_Y19_N28
\alu|Mux18~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux18~12_combout\ = (\alu|Mux18~5_combout\ & (((\actr|alu_ctr[0]~20_combout\) # (!\actr|alu_ctr[2]~21_combout\)) # (!\actr|alu_ctr[1]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[1]~17_combout\,
	datab => \actr|alu_ctr[0]~20_combout\,
	datac => \actr|alu_ctr[2]~21_combout\,
	datad => \alu|Mux18~5_combout\,
	combout => \alu|Mux18~12_combout\);

-- Location: LCCOMB_X74_Y19_N18
\alu|Mux18~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux18~7_combout\ = (\alu|Mux28~4_combout\ & (((!\alu|Mux18~6_combout\)) # (!\alu|Mux28~5_combout\))) # (!\alu|Mux28~4_combout\ & (\alu|Mux28~5_combout\ & ((\alu|Mux18~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~4_combout\,
	datab => \alu|Mux28~5_combout\,
	datac => \alu|Mux18~6_combout\,
	datad => \alu|Mux18~12_combout\,
	combout => \alu|Mux18~7_combout\);

-- Location: LCCOMB_X74_Y19_N16
\alu|Mux18~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux18~8_combout\ = (\alu|Mux28~6_combout\ & ((\alu|Mux18~7_combout\ & (\alu|a32~13_combout\)) # (!\alu|Mux18~7_combout\ & ((\alu|ShiftLeft0~68_combout\))))) # (!\alu|Mux28~6_combout\ & (((\alu|Mux18~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|a32~13_combout\,
	datab => \alu|Mux28~6_combout\,
	datac => \alu|ShiftLeft0~68_combout\,
	datad => \alu|Mux18~7_combout\,
	combout => \alu|Mux18~8_combout\);

-- Location: LCCOMB_X74_Y19_N22
\alu|Mux18~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux18~11_combout\ = (\alu|Mux28~12_combout\ & (((\alu|Mux18~8_combout\)))) # (!\alu|Mux28~12_combout\ & ((\alu|Mux18~9_combout\) # ((\alu|Mux18~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux18~9_combout\,
	datab => \alu|Mux18~10_combout\,
	datac => \alu|Mux18~8_combout\,
	datad => \alu|Mux28~12_combout\,
	combout => \alu|Mux18~11_combout\);

-- Location: LCFF_X74_Y19_N23
\regULA|sr_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \alu|Mux18~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regULA|sr_out\(13));

-- Location: LCCOMB_X63_Y19_N2
\breg_data_mux|m_out[13]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[13]~24_combout\ = (\ctr_mips|pstate.ldreg_st~regout\ & (\rdm|sr_out\(13))) # (!\ctr_mips|pstate.ldreg_st~regout\ & ((\regULA|sr_out\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.ldreg_st~regout\,
	datac => \rdm|sr_out\(13),
	datad => \regULA|sr_out\(13),
	combout => \breg_data_mux|m_out[13]~24_combout\);

-- Location: LCCOMB_X66_Y19_N24
\bcoreg|regB[15]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regB[15]~17_combout\ = (!\bcoreg|Equal1~1_combout\ & ((\bcoreg|breg32~45\ & (\bcoreg|breg32_rtl_1_bypass\(41))) # (!\bcoreg|breg32~45\ & ((\bcoreg|breg32_rtl_1|auto_generated|ram_block1a15\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_1_bypass\(41),
	datab => \bcoreg|breg32~45\,
	datac => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a15\,
	datad => \bcoreg|Equal1~1_combout\,
	combout => \bcoreg|regB[15]~17_combout\);

-- Location: LCFF_X66_Y19_N25
\rgB|sr_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|regB[15]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgB|sr_out\(15));

-- Location: LCCOMB_X67_Y19_N0
\mux_ulaB|m_out[15]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[15]~36_combout\ = (\ctr_mips|WideOr0~0_combout\ & (((\rgB|sr_out\(15) & !\ctr_mips|s_aluBin\(0))))) # (!\ctr_mips|WideOr0~0_combout\ & (\mux_ulaB|m_out[15]~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[15]~35_combout\,
	datab => \rgB|sr_out\(15),
	datac => \ctr_mips|s_aluBin\(0),
	datad => \ctr_mips|WideOr0~0_combout\,
	combout => \mux_ulaB|m_out[15]~36_combout\);

-- Location: LCCOMB_X67_Y18_N10
\alu|ShiftRight1~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~55_combout\ = (\mux_ulaA|m_out[1]~7_combout\ & (\mux_ulaB|m_out[17]~33_combout\)) # (!\mux_ulaA|m_out[1]~7_combout\ & ((\mux_ulaB|m_out[15]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaB|m_out[17]~33_combout\,
	datac => \mux_ulaB|m_out[15]~36_combout\,
	datad => \mux_ulaA|m_out[1]~7_combout\,
	combout => \alu|ShiftRight1~55_combout\);

-- Location: LCCOMB_X67_Y15_N8
\alu|ShiftRight1~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~56_combout\ = (\mux_ulaA|m_out[0]~1_combout\ & ((\alu|ShiftRight1~55_combout\))) # (!\mux_ulaA|m_out[0]~1_combout\ & (\alu|ShiftRight1~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~37_combout\,
	datac => \alu|ShiftRight1~55_combout\,
	datad => \mux_ulaA|m_out[0]~1_combout\,
	combout => \alu|ShiftRight1~56_combout\);

-- Location: LCCOMB_X67_Y15_N14
\alu|Mux21~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux21~9_combout\ = (!\mux_ulaA|m_out[3]~3_combout\ & ((\mux_ulaA|m_out[2]~5_combout\ & ((\alu|ShiftRight1~56_combout\))) # (!\mux_ulaA|m_out[2]~5_combout\ & (\alu|ShiftRight1~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~58_combout\,
	datab => \mux_ulaA|m_out[3]~3_combout\,
	datac => \alu|ShiftRight1~56_combout\,
	datad => \mux_ulaA|m_out[2]~5_combout\,
	combout => \alu|Mux21~9_combout\);

-- Location: LCCOMB_X69_Y17_N24
\alu|a32~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|a32~10_combout\ = \mux_ulaB|m_out[10]~46_combout\ $ (\mux_ulaA|m_out[10]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaB|m_out[10]~46_combout\,
	datac => \mux_ulaA|m_out[10]~32_combout\,
	combout => \alu|a32~10_combout\);

-- Location: LCCOMB_X74_Y20_N30
\alu|ShiftLeft0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~54_combout\ = (\mux_ulaA|m_out[2]~5_combout\ & ((\alu|ShiftLeft0~37_combout\))) # (!\mux_ulaA|m_out[2]~5_combout\ & (\alu|ShiftLeft0~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[2]~5_combout\,
	datac => \alu|ShiftLeft0~53_combout\,
	datad => \alu|ShiftLeft0~37_combout\,
	combout => \alu|ShiftLeft0~54_combout\);

-- Location: LCCOMB_X70_Y17_N30
\alu|ShiftLeft0~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~55_combout\ = (\alu|ShiftRight1~89_combout\ & ((\alu|ShiftLeft0~24_combout\) # ((!\mux_ulaA|m_out[3]~3_combout\ & \alu|ShiftLeft0~54_combout\)))) # (!\alu|ShiftRight1~89_combout\ & (!\mux_ulaA|m_out[3]~3_combout\ & 
-- ((\alu|ShiftLeft0~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~89_combout\,
	datab => \mux_ulaA|m_out[3]~3_combout\,
	datac => \alu|ShiftLeft0~24_combout\,
	datad => \alu|ShiftLeft0~54_combout\,
	combout => \alu|ShiftLeft0~55_combout\);

-- Location: LCCOMB_X68_Y20_N24
\alu|ShiftRight0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~50_combout\ = (\mux_ulaA|m_out[1]~7_combout\ & (((\rgB|sr_out\(31))))) # (!\mux_ulaA|m_out[1]~7_combout\ & ((\mux_ulaA|m_out[0]~1_combout\ & ((\rgB|sr_out\(31)))) # (!\mux_ulaA|m_out[0]~1_combout\ & (\rgB|sr_out\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(30),
	datab => \rgB|sr_out\(31),
	datac => \mux_ulaA|m_out[1]~7_combout\,
	datad => \mux_ulaA|m_out[0]~1_combout\,
	combout => \alu|ShiftRight0~50_combout\);

-- Location: LCCOMB_X68_Y22_N2
\alu|ShiftRight1~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~41_combout\ = (\alu|ShiftRight1~40_combout\) # ((!\mux_ulaA|m_out[0]~1_combout\ & \alu|ShiftRight1~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|ShiftRight1~40_combout\,
	datac => \mux_ulaA|m_out[0]~1_combout\,
	datad => \alu|ShiftRight1~25_combout\,
	combout => \alu|ShiftRight1~41_combout\);

-- Location: LCCOMB_X68_Y20_N10
\alu|ShiftRight0~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~51_combout\ = (\mux_ulaA|m_out[2]~5_combout\ & (\alu|ShiftRight0~50_combout\)) # (!\mux_ulaA|m_out[2]~5_combout\ & ((\alu|ShiftRight1~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[2]~5_combout\,
	datac => \alu|ShiftRight0~50_combout\,
	datad => \alu|ShiftRight1~41_combout\,
	combout => \alu|ShiftRight0~51_combout\);

-- Location: LCCOMB_X68_Y20_N28
\alu|ShiftRight0~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~80_combout\ = (!\mux_ulaB|m_out[31]~30_combout\ & (((\mux_ulaB|Equal2~0_combout\) # (!\rgB|sr_out\(31))) # (!\mux_ulaA|m_out[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[3]~3_combout\,
	datab => \mux_ulaB|m_out[31]~30_combout\,
	datac => \mux_ulaB|Equal2~0_combout\,
	datad => \rgB|sr_out\(31),
	combout => \alu|ShiftRight0~80_combout\);

-- Location: LCCOMB_X69_Y17_N2
\alu|ShiftRight0~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~87_combout\ = ((\alu|ShiftRight1~50_combout\ & \alu|ShiftRight0~51_combout\)) # (!\alu|ShiftRight0~80_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|ShiftRight1~50_combout\,
	datac => \alu|ShiftRight0~51_combout\,
	datad => \alu|ShiftRight0~80_combout\,
	combout => \alu|ShiftRight0~87_combout\);

-- Location: LCCOMB_X68_Y20_N22
\alu|ShiftRight1~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~47_combout\ = (\mux_ulaA|m_out[2]~5_combout\ & (!\mux_ulaA|m_out[1]~7_combout\ & ((\alu|ShiftRight1~46_combout\) # (\mux_ulaB|m_out[31]~30_combout\)))) # (!\mux_ulaA|m_out[2]~5_combout\ & (((\mux_ulaB|m_out[31]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~46_combout\,
	datab => \mux_ulaB|m_out[31]~30_combout\,
	datac => \mux_ulaA|m_out[1]~7_combout\,
	datad => \mux_ulaA|m_out[2]~5_combout\,
	combout => \alu|ShiftRight1~47_combout\);

-- Location: LCCOMB_X68_Y22_N16
\alu|ShiftRight1~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~82_combout\ = (!\mux_ulaA|m_out[3]~3_combout\ & ((\alu|ShiftRight1~47_combout\) # ((\alu|ShiftRight1~26_combout\ & \alu|ShiftRight1~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[3]~3_combout\,
	datab => \alu|ShiftRight1~26_combout\,
	datac => \alu|ShiftRight1~47_combout\,
	datad => \alu|ShiftRight1~41_combout\,
	combout => \alu|ShiftRight1~82_combout\);

-- Location: LCCOMB_X69_Y17_N18
\alu|Mux21~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux21~3_combout\ = (\alu|Mux21~2_combout\ & ((\alu|Add1~20_combout\) # ((!\alu|Mux28~8_combout\)))) # (!\alu|Mux21~2_combout\ & (((\alu|Mux28~8_combout\ & \alu|ShiftRight1~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux21~2_combout\,
	datab => \alu|Add1~20_combout\,
	datac => \alu|Mux28~8_combout\,
	datad => \alu|ShiftRight1~82_combout\,
	combout => \alu|Mux21~3_combout\);

-- Location: LCCOMB_X69_Y17_N28
\alu|Mux21~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux21~4_combout\ = (\alu|Mux28~9_combout\ & ((\alu|Mux28~23_combout\ & (\alu|tmp[10]~20_combout\)) # (!\alu|Mux28~23_combout\ & ((\alu|Mux21~3_combout\))))) # (!\alu|Mux28~9_combout\ & (((!\alu|Mux28~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~9_combout\,
	datab => \alu|tmp[10]~20_combout\,
	datac => \alu|Mux28~23_combout\,
	datad => \alu|Mux21~3_combout\,
	combout => \alu|Mux21~4_combout\);

-- Location: LCCOMB_X69_Y17_N26
\alu|Mux21~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux21~5_combout\ = (\alu|Mux28~7_combout\ & ((\alu|Mux21~4_combout\ & ((\alu|ShiftRight0~87_combout\))) # (!\alu|Mux21~4_combout\ & (\mux_ulaB|m_out[31]~31_combout\)))) # (!\alu|Mux28~7_combout\ & (((\alu|Mux21~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~31_combout\,
	datab => \alu|ShiftRight0~87_combout\,
	datac => \alu|Mux28~7_combout\,
	datad => \alu|Mux21~4_combout\,
	combout => \alu|Mux21~5_combout\);

-- Location: LCCOMB_X72_Y17_N30
\alu|Mux21~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux21~12_combout\ = (\alu|Mux21~5_combout\ & (((\actr|alu_ctr[0]~20_combout\) # (!\actr|alu_ctr[2]~21_combout\)) # (!\actr|alu_ctr[1]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[1]~17_combout\,
	datab => \actr|alu_ctr[0]~20_combout\,
	datac => \actr|alu_ctr[2]~21_combout\,
	datad => \alu|Mux21~5_combout\,
	combout => \alu|Mux21~12_combout\);

-- Location: LCCOMB_X72_Y17_N18
\alu|Mux21~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux21~7_combout\ = (\alu|Mux28~5_combout\ & ((\alu|Mux28~4_combout\ & (!\alu|Mux21~6_combout\)) # (!\alu|Mux28~4_combout\ & ((\alu|Mux21~12_combout\))))) # (!\alu|Mux28~5_combout\ & (((\alu|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux21~6_combout\,
	datab => \alu|Mux28~5_combout\,
	datac => \alu|Mux28~4_combout\,
	datad => \alu|Mux21~12_combout\,
	combout => \alu|Mux21~7_combout\);

-- Location: LCCOMB_X72_Y17_N28
\alu|Mux21~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux21~8_combout\ = (\alu|Mux28~6_combout\ & ((\alu|Mux21~7_combout\ & (\alu|a32~10_combout\)) # (!\alu|Mux21~7_combout\ & ((\alu|ShiftLeft0~55_combout\))))) # (!\alu|Mux28~6_combout\ & (((\alu|Mux21~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~6_combout\,
	datab => \alu|a32~10_combout\,
	datac => \alu|ShiftLeft0~55_combout\,
	datad => \alu|Mux21~7_combout\,
	combout => \alu|Mux21~8_combout\);

-- Location: LCCOMB_X72_Y17_N14
\alu|Mux21~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux21~11_combout\ = (\alu|Mux28~12_combout\ & (((\alu|Mux21~8_combout\)))) # (!\alu|Mux28~12_combout\ & ((\alu|Mux21~10_combout\) # ((\alu|Mux21~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux21~10_combout\,
	datab => \alu|Mux21~9_combout\,
	datac => \alu|Mux28~12_combout\,
	datad => \alu|Mux21~8_combout\,
	combout => \alu|Mux21~11_combout\);

-- Location: LCFF_X72_Y17_N15
\regULA|sr_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \alu|Mux21~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regULA|sr_out\(10));

-- Location: LCCOMB_X65_Y19_N24
\breg_data_mux|m_out[10]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[10]~27_combout\ = (\ctr_mips|pstate.ldreg_st~regout\ & (\rdm|sr_out\(10))) # (!\ctr_mips|pstate.ldreg_st~regout\ & ((\regULA|sr_out\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rdm|sr_out\(10),
	datab => \ctr_mips|pstate.ldreg_st~regout\,
	datad => \regULA|sr_out\(10),
	combout => \breg_data_mux|m_out[10]~27_combout\);

-- Location: LCCOMB_X65_Y19_N8
\bcoreg|regB[29]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regB[29]~3_combout\ = (!\bcoreg|Equal1~1_combout\ & ((\bcoreg|breg32~45\ & (\bcoreg|breg32_rtl_1_bypass\(69))) # (!\bcoreg|breg32~45\ & ((\bcoreg|breg32_rtl_1|auto_generated|ram_block1a29\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_1_bypass\(69),
	datab => \bcoreg|breg32~45\,
	datac => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a29\,
	datad => \bcoreg|Equal1~1_combout\,
	combout => \bcoreg|regB[29]~3_combout\);

-- Location: LCCOMB_X67_Y15_N28
\rgB|sr_out[29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \rgB|sr_out[29]~feeder_combout\ = \bcoreg|regB[29]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bcoreg|regB[29]~3_combout\,
	combout => \rgB|sr_out[29]~feeder_combout\);

-- Location: LCFF_X67_Y15_N29
\rgB|sr_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \rgB|sr_out[29]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgB|sr_out\(29));

-- Location: LCCOMB_X66_Y15_N22
\mux_store|m_out[29]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_store|m_out[29]~46_combout\ = (\ctr_mips|pstate.streghalf_st~regout\ & (\rgB|sr_out\(13) & ((\regULA|sr_out\(1))))) # (!\ctr_mips|pstate.streghalf_st~regout\ & (((\rgB|sr_out\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(13),
	datab => \rgB|sr_out\(29),
	datac => \regULA|sr_out\(1),
	datad => \ctr_mips|pstate.streghalf_st~regout\,
	combout => \mux_store|m_out[29]~46_combout\);

-- Location: LCCOMB_X63_Y16_N12
\mux_store|m_out[29]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_store|m_out[29]~47_combout\ = (\ctr_mips|pstate.stregbyte_st~regout\ & (\rgB|sr_out\(5) & (\mux_store|m_out[31]~35_combout\))) # (!\ctr_mips|pstate.stregbyte_st~regout\ & ((\mux_store|m_out[29]~46_combout\) # ((\rgB|sr_out\(5) & 
-- \mux_store|m_out[31]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.stregbyte_st~regout\,
	datab => \rgB|sr_out\(5),
	datac => \mux_store|m_out[31]~35_combout\,
	datad => \mux_store|m_out[29]~46_combout\,
	combout => \mux_store|m_out[29]~47_combout\);

-- Location: LCCOMB_X66_Y20_N24
\bcoreg|regA[3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regA[3]~1_combout\ = (!\bcoreg|Equal0~1_combout\ & ((\bcoreg|breg32~combout\ & (\bcoreg|breg32_rtl_1_bypass\(17))) # (!\bcoreg|breg32~combout\ & ((\bcoreg|breg32_rtl_0|auto_generated|ram_block1a3\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|Equal0~1_combout\,
	datab => \bcoreg|breg32_rtl_1_bypass\(17),
	datac => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a3\,
	datad => \bcoreg|breg32~combout\,
	combout => \bcoreg|regA[3]~1_combout\);

-- Location: LCFF_X66_Y20_N25
\rgA|sr_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|regA[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgA|sr_out\(3));

-- Location: LCCOMB_X68_Y16_N16
\mux_ulaA|m_out[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaA|m_out[3]~2_combout\ = (\ir|sr_out\(5) & (((\rgA|sr_out\(3))))) # (!\ir|sr_out\(5) & ((\actr|Equal13~0_combout\ & (\ir|sr_out\(9))) # (!\actr|Equal13~0_combout\ & ((\rgA|sr_out\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(5),
	datab => \ir|sr_out\(9),
	datac => \rgA|sr_out\(3),
	datad => \actr|Equal13~0_combout\,
	combout => \mux_ulaA|m_out[3]~2_combout\);

-- Location: LCCOMB_X69_Y20_N28
\alu|Mux31~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux31~14_combout\ = (!\mux_ulaA|m_out[2]~5_combout\ & ((\ctr_mips|WideOr1~combout\ & ((!\mux_ulaA|m_out[3]~2_combout\))) # (!\ctr_mips|WideOr1~combout\ & (!\pc|sr_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[2]~5_combout\,
	datab => \pc|sr_out\(3),
	datac => \ctr_mips|WideOr1~combout\,
	datad => \mux_ulaA|m_out[3]~2_combout\,
	combout => \alu|Mux31~14_combout\);

-- Location: LCCOMB_X66_Y18_N0
\alu|ShiftLeft0~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~122_combout\ = (!\mux_ulaB|Equal2~0_combout\ & ((\mux_ulaA|m_out[0]~1_combout\ & ((\rgB|sr_out\(27)))) # (!\mux_ulaA|m_out[0]~1_combout\ & (\rgB|sr_out\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|Equal2~0_combout\,
	datab => \rgB|sr_out\(28),
	datac => \mux_ulaA|m_out[0]~1_combout\,
	datad => \rgB|sr_out\(27),
	combout => \alu|ShiftLeft0~122_combout\);

-- Location: LCCOMB_X66_Y18_N18
\alu|ShiftLeft0~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~121_combout\ = (!\mux_ulaB|Equal2~0_combout\ & ((\mux_ulaA|m_out[0]~1_combout\ & (\rgB|sr_out\(25))) # (!\mux_ulaA|m_out[0]~1_combout\ & ((\rgB|sr_out\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|Equal2~0_combout\,
	datab => \rgB|sr_out\(25),
	datac => \mux_ulaA|m_out[0]~1_combout\,
	datad => \rgB|sr_out\(26),
	combout => \alu|ShiftLeft0~121_combout\);

-- Location: LCCOMB_X66_Y18_N22
\alu|Mux3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux3~3_combout\ = (\alu|Mux28~11_combout\ & ((\alu|ShiftLeft0~121_combout\))) # (!\alu|Mux28~11_combout\ & (\alu|ShiftLeft0~122_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|ShiftLeft0~122_combout\,
	datac => \alu|Mux28~11_combout\,
	datad => \alu|ShiftLeft0~121_combout\,
	combout => \alu|Mux3~3_combout\);

-- Location: LCCOMB_X67_Y21_N8
\alu|ShiftLeft0~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~110_combout\ = (!\mux_ulaA|m_out[1]~7_combout\ & ((\mux_ulaA|m_out[0]~1_combout\ & ((\rgB|sr_out\(23)))) # (!\mux_ulaA|m_out[0]~1_combout\ & (\rgB|sr_out\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[1]~7_combout\,
	datab => \mux_ulaA|m_out[0]~1_combout\,
	datac => \rgB|sr_out\(24),
	datad => \rgB|sr_out\(23),
	combout => \alu|ShiftLeft0~110_combout\);

-- Location: LCCOMB_X67_Y21_N6
\alu|ShiftLeft0~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~111_combout\ = (\mux_ulaA|m_out[1]~7_combout\ & ((\mux_ulaA|m_out[0]~1_combout\ & (\rgB|sr_out\(21))) # (!\mux_ulaA|m_out[0]~1_combout\ & ((\rgB|sr_out\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[1]~7_combout\,
	datab => \mux_ulaA|m_out[0]~1_combout\,
	datac => \rgB|sr_out\(21),
	datad => \rgB|sr_out\(22),
	combout => \alu|ShiftLeft0~111_combout\);

-- Location: LCCOMB_X67_Y21_N0
\alu|ShiftLeft0~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~112_combout\ = (\mux_ulaB|m_out[31]~30_combout\) # ((!\mux_ulaB|Equal2~0_combout\ & ((\alu|ShiftLeft0~110_combout\) # (\alu|ShiftLeft0~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~30_combout\,
	datab => \mux_ulaB|Equal2~0_combout\,
	datac => \alu|ShiftLeft0~110_combout\,
	datad => \alu|ShiftLeft0~111_combout\,
	combout => \alu|ShiftLeft0~112_combout\);

-- Location: LCCOMB_X67_Y21_N26
\alu|Mux3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux3~4_combout\ = (\alu|Mux28~11_combout\ & ((\alu|ShiftLeft0~98_combout\))) # (!\alu|Mux28~11_combout\ & (\alu|ShiftLeft0~112_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|ShiftLeft0~112_combout\,
	datac => \alu|ShiftLeft0~98_combout\,
	datad => \alu|Mux28~11_combout\,
	combout => \alu|Mux3~4_combout\);

-- Location: LCCOMB_X67_Y21_N12
\alu|Mux3~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux3~5_combout\ = (\alu|Mux31~14_combout\ & ((\mux_ulaB|m_out[31]~30_combout\) # ((\alu|Mux3~3_combout\)))) # (!\alu|Mux31~14_combout\ & (((\alu|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~30_combout\,
	datab => \alu|Mux31~14_combout\,
	datac => \alu|Mux3~3_combout\,
	datad => \alu|Mux3~4_combout\,
	combout => \alu|Mux3~5_combout\);

-- Location: LCCOMB_X67_Y21_N30
\alu|Mux3~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux3~9_combout\ = (\alu|Mux3~8_combout\ & ((\alu|Mux3~0_combout\) # ((\alu|Mux3~5_combout\)))) # (!\alu|Mux3~8_combout\ & (!\alu|Mux3~0_combout\ & (\alu|ShiftLeft0~64_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux3~8_combout\,
	datab => \alu|Mux3~0_combout\,
	datac => \alu|ShiftLeft0~64_combout\,
	datad => \alu|Mux3~5_combout\,
	combout => \alu|Mux3~9_combout\);

-- Location: LCCOMB_X67_Y20_N12
\alu|ShiftRight0~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~90_combout\ = (\alu|Mux31~14_combout\ & (((\alu|ShiftRight0~22_combout\) # (\alu|ShiftRight0~21_combout\)))) # (!\alu|Mux31~14_combout\ & (\rgB|sr_out\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux31~14_combout\,
	datab => \rgB|sr_out\(31),
	datac => \alu|ShiftRight0~22_combout\,
	datad => \alu|ShiftRight0~21_combout\,
	combout => \alu|ShiftRight0~90_combout\);

-- Location: LCCOMB_X67_Y20_N20
\alu|ShiftRight0~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~99_combout\ = (\mux_ulaB|m_out[31]~30_combout\) # ((\ctr_mips|pstate.fetch_st~regout\ & (\ctr_mips|WideOr0~0_combout\ & \alu|ShiftRight0~90_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.fetch_st~regout\,
	datab => \mux_ulaB|m_out[31]~30_combout\,
	datac => \ctr_mips|WideOr0~0_combout\,
	datad => \alu|ShiftRight0~90_combout\,
	combout => \alu|ShiftRight0~99_combout\);

-- Location: LCCOMB_X67_Y20_N26
\alu|ShiftRight1~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~90_combout\ = (\ctr_mips|pstate.fetch_st~regout\ & (\ctr_mips|WideOr0~0_combout\ & ((\alu|ShiftRight0~22_combout\) # (\alu|ShiftRight0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.fetch_st~regout\,
	datab => \alu|ShiftRight0~22_combout\,
	datac => \ctr_mips|WideOr0~0_combout\,
	datad => \alu|ShiftRight0~21_combout\,
	combout => \alu|ShiftRight1~90_combout\);

-- Location: LCCOMB_X68_Y20_N16
\alu|ShiftRight1~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~85_combout\ = (!\mux_ulaA|m_out[2]~5_combout\ & (!\mux_ulaA|m_out[3]~3_combout\ & ((\mux_ulaB|m_out[31]~30_combout\) # (\alu|ShiftRight1~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[2]~5_combout\,
	datab => \mux_ulaB|m_out[31]~30_combout\,
	datac => \mux_ulaA|m_out[3]~3_combout\,
	datad => \alu|ShiftRight1~90_combout\,
	combout => \alu|ShiftRight1~85_combout\);

-- Location: LCCOMB_X72_Y19_N6
\alu|Mux3~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux3~11_combout\ = (\alu|Mux3~10_combout\ & (((\alu|Add1~56_combout\) # (!\alu|Mux12~7_combout\)))) # (!\alu|Mux3~10_combout\ & (\alu|ShiftRight1~85_combout\ & ((\alu|Mux12~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux3~10_combout\,
	datab => \alu|ShiftRight1~85_combout\,
	datac => \alu|Add1~56_combout\,
	datad => \alu|Mux12~7_combout\,
	combout => \alu|Mux3~11_combout\);

-- Location: LCCOMB_X72_Y19_N4
\alu|Mux3~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux3~12_combout\ = (\alu|Mux12~8_combout\ & (\alu|Mux28~9_combout\ & (\alu|tmp[28]~56_combout\))) # (!\alu|Mux12~8_combout\ & (((\alu|Mux3~11_combout\)) # (!\alu|Mux28~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux12~8_combout\,
	datab => \alu|Mux28~9_combout\,
	datac => \alu|tmp[28]~56_combout\,
	datad => \alu|Mux3~11_combout\,
	combout => \alu|Mux3~12_combout\);

-- Location: LCCOMB_X72_Y21_N22
\alu|Mux3~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux3~13_combout\ = (\alu|Mux28~7_combout\ & ((\alu|Mux3~12_combout\ & ((\alu|ShiftRight0~99_combout\))) # (!\alu|Mux3~12_combout\ & (\mux_ulaB|m_out[31]~31_combout\)))) # (!\alu|Mux28~7_combout\ & (((\alu|Mux3~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~31_combout\,
	datab => \alu|Mux28~7_combout\,
	datac => \alu|ShiftRight0~99_combout\,
	datad => \alu|Mux3~12_combout\,
	combout => \alu|Mux3~13_combout\);

-- Location: LCCOMB_X72_Y21_N16
\alu|Mux3~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux3~14_combout\ = (\alu|Mux3~2_combout\ & ((\actr|alu_ctr[3]~25_combout\ & (\alu|Mux3~9_combout\)) # (!\actr|alu_ctr[3]~25_combout\ & ((\alu|Mux3~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux3~2_combout\,
	datab => \actr|alu_ctr[3]~25_combout\,
	datac => \alu|Mux3~9_combout\,
	datad => \alu|Mux3~13_combout\,
	combout => \alu|Mux3~14_combout\);

-- Location: LCFF_X72_Y21_N17
\regULA|sr_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \alu|Mux3~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regULA|sr_out\(28));

-- Location: LCCOMB_X74_Y17_N6
\breg_data_mux|m_out[28]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[28]~7_combout\ = (\ctr_mips|pstate.ldreg_st~regout\ & (\rdm|sr_out\(28))) # (!\ctr_mips|pstate.ldreg_st~regout\ & ((\regULA|sr_out\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctr_mips|pstate.ldreg_st~regout\,
	datac => \rdm|sr_out\(28),
	datad => \regULA|sr_out\(28),
	combout => \breg_data_mux|m_out[28]~7_combout\);

-- Location: LCFF_X75_Y20_N5
\bcoreg|breg32_rtl_1_bypass[67]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \breg_data_mux|m_out[28]~7_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bcoreg|breg32_rtl_1_bypass\(67));

-- Location: LCCOMB_X67_Y20_N8
\bcoreg|regB[28]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regB[28]~4_combout\ = (!\bcoreg|Equal1~1_combout\ & ((\bcoreg|breg32~45\ & (\bcoreg|breg32_rtl_1_bypass\(67))) # (!\bcoreg|breg32~45\ & ((\bcoreg|breg32_rtl_1|auto_generated|ram_block1a28\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|Equal1~1_combout\,
	datab => \bcoreg|breg32~45\,
	datac => \bcoreg|breg32_rtl_1_bypass\(67),
	datad => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a28\,
	combout => \bcoreg|regB[28]~4_combout\);

-- Location: LCFF_X67_Y20_N9
\rgB|sr_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|regB[28]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgB|sr_out\(28));

-- Location: LCCOMB_X63_Y18_N28
\mux_store|m_out[28]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_store|m_out[28]~44_combout\ = (\ctr_mips|pstate.streghalf_st~regout\ & (\regULA|sr_out\(1) & ((\rgB|sr_out\(12))))) # (!\ctr_mips|pstate.streghalf_st~regout\ & (((\rgB|sr_out\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regULA|sr_out\(1),
	datab => \rgB|sr_out\(28),
	datac => \ctr_mips|pstate.streghalf_st~regout\,
	datad => \rgB|sr_out\(12),
	combout => \mux_store|m_out[28]~44_combout\);

-- Location: LCCOMB_X63_Y16_N22
\mux_store|m_out[28]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_store|m_out[28]~45_combout\ = (\ctr_mips|pstate.stregbyte_st~regout\ & (\rgB|sr_out\(4) & (\mux_store|m_out[31]~35_combout\))) # (!\ctr_mips|pstate.stregbyte_st~regout\ & ((\mux_store|m_out[28]~44_combout\) # ((\rgB|sr_out\(4) & 
-- \mux_store|m_out[31]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.stregbyte_st~regout\,
	datab => \rgB|sr_out\(4),
	datac => \mux_store|m_out[31]~35_combout\,
	datad => \mux_store|m_out[28]~44_combout\,
	combout => \mux_store|m_out[28]~45_combout\);

-- Location: LCCOMB_X65_Y17_N18
\rdm|sr_out[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \rdm|sr_out[9]~9_combout\ = (\mux_mdr|m_out[7]~5_combout\ & (\memory|altsyncram_component|auto_generated|q_a\(25))) # (!\mux_mdr|m_out[7]~5_combout\ & ((\memory|altsyncram_component|auto_generated|q_a\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_mdr|m_out[7]~5_combout\,
	datab => \memory|altsyncram_component|auto_generated|q_a\(25),
	datad => \memory|altsyncram_component|auto_generated|q_a\(9),
	combout => \rdm|sr_out[9]~9_combout\);

-- Location: LCFF_X65_Y17_N19
\rdm|sr_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \rdm|sr_out[9]~9_combout\,
	sdata => \sgnext8|output[8]~0_combout\,
	sload => \ctr_mips|pstate.ldregbyte_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rdm|sr_out\(9));

-- Location: LCCOMB_X65_Y20_N6
\breg_data_mux|m_out[9]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[9]~28_combout\ = (\ctr_mips|pstate.ldreg_st~regout\ & (\rdm|sr_out\(9))) # (!\ctr_mips|pstate.ldreg_st~regout\ & ((\regULA|sr_out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctr_mips|pstate.ldreg_st~regout\,
	datac => \rdm|sr_out\(9),
	datad => \regULA|sr_out\(9),
	combout => \breg_data_mux|m_out[9]~28_combout\);

-- Location: LCCOMB_X67_Y20_N14
\bcoreg|regB[27]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regB[27]~5_combout\ = (!\bcoreg|Equal1~1_combout\ & ((\bcoreg|breg32~45\ & ((\bcoreg|breg32_rtl_1_bypass\(65)))) # (!\bcoreg|breg32~45\ & (\bcoreg|breg32_rtl_1|auto_generated|ram_block1a27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|Equal1~1_combout\,
	datab => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a27\,
	datac => \bcoreg|breg32_rtl_1_bypass\(65),
	datad => \bcoreg|breg32~45\,
	combout => \bcoreg|regB[27]~5_combout\);

-- Location: LCFF_X68_Y16_N3
\rgB|sr_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \bcoreg|regB[27]~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgB|sr_out\(27));

-- Location: LCCOMB_X63_Y16_N2
\mux_store|m_out[27]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_store|m_out[27]~42_combout\ = (\ctr_mips|pstate.streghalf_st~regout\ & (\rgB|sr_out\(11) & (\regULA|sr_out\(1)))) # (!\ctr_mips|pstate.streghalf_st~regout\ & (((\rgB|sr_out\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(11),
	datab => \regULA|sr_out\(1),
	datac => \rgB|sr_out\(27),
	datad => \ctr_mips|pstate.streghalf_st~regout\,
	combout => \mux_store|m_out[27]~42_combout\);

-- Location: LCCOMB_X63_Y16_N16
\mux_store|m_out[27]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_store|m_out[27]~43_combout\ = (\ctr_mips|pstate.stregbyte_st~regout\ & (\rgB|sr_out\(3) & (\mux_store|m_out[31]~35_combout\))) # (!\ctr_mips|pstate.stregbyte_st~regout\ & ((\mux_store|m_out[27]~42_combout\) # ((\rgB|sr_out\(3) & 
-- \mux_store|m_out[31]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.stregbyte_st~regout\,
	datab => \rgB|sr_out\(3),
	datac => \mux_store|m_out[31]~35_combout\,
	datad => \mux_store|m_out[27]~42_combout\,
	combout => \mux_store|m_out[27]~43_combout\);

-- Location: LCCOMB_X63_Y15_N4
\mux_mdr|m_out[5]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_mdr|m_out[5]~7_combout\ = (\rdm|sr_out[0]~32_combout\ & ((\memory|altsyncram_component|auto_generated|q_a\(21)))) # (!\rdm|sr_out[0]~32_combout\ & (\memory|altsyncram_component|auto_generated|q_a\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory|altsyncram_component|auto_generated|q_a\(5),
	datac => \rdm|sr_out[0]~32_combout\,
	datad => \memory|altsyncram_component|auto_generated|q_a\(21),
	combout => \mux_mdr|m_out[5]~7_combout\);

-- Location: LCFF_X63_Y18_N25
\rdm|sr_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \rdm|sr_out[5]~5_combout\,
	sdata => \mux_mdr|m_out[5]~7_combout\,
	sload => \rdm|sr_out[0]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rdm|sr_out\(5));

-- Location: LCCOMB_X63_Y18_N12
\breg_data_mux|m_out[5]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[5]~22_combout\ = (\ctr_mips|pstate.ldreg_st~regout\ & ((\rdm|sr_out\(5)))) # (!\ctr_mips|pstate.ldreg_st~regout\ & (\regULA|sr_out\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.ldreg_st~regout\,
	datab => \regULA|sr_out\(5),
	datac => \rdm|sr_out\(5),
	combout => \breg_data_mux|m_out[5]~22_combout\);

-- Location: LCCOMB_X67_Y20_N30
\bcoreg|regB[26]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regB[26]~6_combout\ = (!\bcoreg|Equal1~1_combout\ & ((\bcoreg|breg32~45\ & (\bcoreg|breg32_rtl_1_bypass\(63))) # (!\bcoreg|breg32~45\ & ((\bcoreg|breg32_rtl_1|auto_generated|ram_block1a26\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|Equal1~1_combout\,
	datab => \bcoreg|breg32_rtl_1_bypass\(63),
	datac => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a26\,
	datad => \bcoreg|breg32~45\,
	combout => \bcoreg|regB[26]~6_combout\);

-- Location: LCFF_X67_Y20_N31
\rgB|sr_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|regB[26]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgB|sr_out\(26));

-- Location: LCCOMB_X63_Y16_N30
\mux_store|m_out[26]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_store|m_out[26]~40_combout\ = (\ctr_mips|pstate.streghalf_st~regout\ & (\rgB|sr_out\(10) & (\regULA|sr_out\(1)))) # (!\ctr_mips|pstate.streghalf_st~regout\ & (((\rgB|sr_out\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(10),
	datab => \regULA|sr_out\(1),
	datac => \rgB|sr_out\(26),
	datad => \ctr_mips|pstate.streghalf_st~regout\,
	combout => \mux_store|m_out[26]~40_combout\);

-- Location: LCCOMB_X63_Y16_N0
\mux_store|m_out[26]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_store|m_out[26]~41_combout\ = (\ctr_mips|pstate.stregbyte_st~regout\ & (\rgB|sr_out\(2) & (\mux_store|m_out[31]~35_combout\))) # (!\ctr_mips|pstate.stregbyte_st~regout\ & ((\mux_store|m_out[26]~40_combout\) # ((\rgB|sr_out\(2) & 
-- \mux_store|m_out[31]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.stregbyte_st~regout\,
	datab => \rgB|sr_out\(2),
	datac => \mux_store|m_out[31]~35_combout\,
	datad => \mux_store|m_out[26]~40_combout\,
	combout => \mux_store|m_out[26]~41_combout\);

-- Location: LCCOMB_X67_Y20_N24
\bcoreg|regB[25]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regB[25]~7_combout\ = (!\bcoreg|Equal1~1_combout\ & ((\bcoreg|breg32~45\ & ((\bcoreg|breg32_rtl_1_bypass\(61)))) # (!\bcoreg|breg32~45\ & (\bcoreg|breg32_rtl_1|auto_generated|ram_block1a25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|Equal1~1_combout\,
	datab => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a25\,
	datac => \bcoreg|breg32_rtl_1_bypass\(61),
	datad => \bcoreg|breg32~45\,
	combout => \bcoreg|regB[25]~7_combout\);

-- Location: LCFF_X67_Y20_N25
\rgB|sr_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|regB[25]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgB|sr_out\(25));

-- Location: LCCOMB_X66_Y16_N12
\mux_store|m_out[25]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_store|m_out[25]~38_combout\ = (\ctr_mips|pstate.streghalf_st~regout\ & (\rgB|sr_out\(9) & ((\regULA|sr_out\(1))))) # (!\ctr_mips|pstate.streghalf_st~regout\ & (((\rgB|sr_out\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(9),
	datab => \rgB|sr_out\(25),
	datac => \ctr_mips|pstate.streghalf_st~regout\,
	datad => \regULA|sr_out\(1),
	combout => \mux_store|m_out[25]~38_combout\);

-- Location: LCCOMB_X63_Y16_N4
\mux_store|m_out[25]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_store|m_out[25]~39_combout\ = (\ctr_mips|pstate.stregbyte_st~regout\ & (\rgB|sr_out\(1) & (\mux_store|m_out[31]~35_combout\))) # (!\ctr_mips|pstate.stregbyte_st~regout\ & ((\mux_store|m_out[25]~38_combout\) # ((\rgB|sr_out\(1) & 
-- \mux_store|m_out[31]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.stregbyte_st~regout\,
	datab => \rgB|sr_out\(1),
	datac => \mux_store|m_out[31]~35_combout\,
	datad => \mux_store|m_out[25]~38_combout\,
	combout => \mux_store|m_out[25]~39_combout\);

-- Location: LCCOMB_X65_Y17_N2
\rdm|sr_out[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \rdm|sr_out[7]~7_combout\ = (\mux_mdr|m_out[7]~5_combout\ & ((\memory|altsyncram_component|auto_generated|q_a\(23)))) # (!\mux_mdr|m_out[7]~5_combout\ & (\memory|altsyncram_component|auto_generated|q_a\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_mdr|m_out[7]~5_combout\,
	datab => \memory|altsyncram_component|auto_generated|q_a\(7),
	datad => \memory|altsyncram_component|auto_generated|q_a\(23),
	combout => \rdm|sr_out[7]~7_combout\);

-- Location: LCFF_X65_Y17_N3
\rdm|sr_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \rdm|sr_out[7]~7_combout\,
	sdata => \mux_byte|m_out[7]~2_combout\,
	sload => \ctr_mips|pstate.ldregbyte_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rdm|sr_out\(7));

-- Location: LCCOMB_X65_Y20_N24
\breg_data_mux|m_out[7]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[7]~30_combout\ = (\ctr_mips|pstate.ldreg_st~regout\ & ((\rdm|sr_out\(7)))) # (!\ctr_mips|pstate.ldreg_st~regout\ & (\regULA|sr_out\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regULA|sr_out\(7),
	datac => \rdm|sr_out\(7),
	datad => \ctr_mips|pstate.ldreg_st~regout\,
	combout => \breg_data_mux|m_out[7]~30_combout\);

-- Location: LCCOMB_X75_Y20_N2
\bcoreg|breg32_rtl_1_bypass[25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_1_bypass[25]~feeder_combout\ = \breg_data_mux|m_out[7]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \breg_data_mux|m_out[7]~30_combout\,
	combout => \bcoreg|breg32_rtl_1_bypass[25]~feeder_combout\);

-- Location: LCFF_X75_Y20_N3
\bcoreg|breg32_rtl_1_bypass[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|breg32_rtl_1_bypass[25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bcoreg|breg32_rtl_1_bypass\(25));

-- Location: LCCOMB_X66_Y16_N24
\bcoreg|regB[7]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regB[7]~25_combout\ = (!\bcoreg|Equal1~1_combout\ & ((\bcoreg|breg32~45\ & ((\bcoreg|breg32_rtl_1_bypass\(25)))) # (!\bcoreg|breg32~45\ & (\bcoreg|breg32_rtl_1|auto_generated|ram_block1a7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a7\,
	datab => \bcoreg|breg32_rtl_1_bypass\(25),
	datac => \bcoreg|Equal1~1_combout\,
	datad => \bcoreg|breg32~45\,
	combout => \bcoreg|regB[7]~25_combout\);

-- Location: LCFF_X66_Y16_N25
\rgB|sr_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|regB[7]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgB|sr_out\(7));

-- Location: LCCOMB_X65_Y18_N22
\mux_store|m_out[23]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_store|m_out[23]~34_combout\ = (\rgB|sr_out\(23) & ((\mux_store|Equal1~0_combout\) # ((\rgB|sr_out\(7) & \mux_store|m_out[23]~26_combout\)))) # (!\rgB|sr_out\(23) & (\rgB|sr_out\(7) & ((\mux_store|m_out[23]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(23),
	datab => \rgB|sr_out\(7),
	datac => \mux_store|Equal1~0_combout\,
	datad => \mux_store|m_out[23]~26_combout\,
	combout => \mux_store|m_out[23]~34_combout\);

-- Location: LCFF_X75_Y16_N31
\ir|sr_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \memory|altsyncram_component|auto_generated|q_a\(18),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ir|sr_out\(18));

-- Location: LCCOMB_X75_Y16_N20
\mux_reg_add|m_out[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_reg_add|m_out[2]~2_combout\ = (\ctr_mips|pstate.writereg_st~regout\ & (\ir|sr_out\(13))) # (!\ctr_mips|pstate.writereg_st~regout\ & ((\ir|sr_out\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(13),
	datab => \ctr_mips|pstate.writereg_st~regout\,
	datad => \ir|sr_out\(18),
	combout => \mux_reg_add|m_out[2]~2_combout\);

-- Location: LCCOMB_X72_Y23_N8
\bcoreg|breg32_rtl_1_bypass[19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_1_bypass[19]~feeder_combout\ = \breg_data_mux|m_out[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \breg_data_mux|m_out[4]~4_combout\,
	combout => \bcoreg|breg32_rtl_1_bypass[19]~feeder_combout\);

-- Location: LCFF_X72_Y23_N9
\bcoreg|breg32_rtl_1_bypass[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|breg32_rtl_1_bypass[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bcoreg|breg32_rtl_1_bypass\(19));

-- Location: LCCOMB_X66_Y18_N20
\bcoreg|regB[4]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regB[4]~28_combout\ = (!\bcoreg|Equal1~1_combout\ & ((\bcoreg|breg32~45\ & ((\bcoreg|breg32_rtl_1_bypass\(19)))) # (!\bcoreg|breg32~45\ & (\bcoreg|breg32_rtl_1|auto_generated|ram_block1a4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|Equal1~1_combout\,
	datab => \bcoreg|breg32~45\,
	datac => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a4\,
	datad => \bcoreg|breg32_rtl_1_bypass\(19),
	combout => \bcoreg|regB[4]~28_combout\);

-- Location: LCFF_X68_Y18_N13
\rgB|sr_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \bcoreg|regB[4]~28_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgB|sr_out\(4));

-- Location: LCCOMB_X65_Y18_N20
\mux_store|m_out[20]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_store|m_out[20]~31_combout\ = (\rgB|sr_out\(20) & ((\mux_store|Equal1~0_combout\) # ((\rgB|sr_out\(4) & \mux_store|m_out[23]~26_combout\)))) # (!\rgB|sr_out\(20) & (\rgB|sr_out\(4) & ((\mux_store|m_out[23]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(20),
	datab => \rgB|sr_out\(4),
	datac => \mux_store|Equal1~0_combout\,
	datad => \mux_store|m_out[23]~26_combout\,
	combout => \mux_store|m_out[20]~31_combout\);

-- Location: LCCOMB_X63_Y19_N12
\ir|sr_out[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ir|sr_out[17]~feeder_combout\ = \memory|altsyncram_component|auto_generated|q_a\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memory|altsyncram_component|auto_generated|q_a\(17),
	combout => \ir|sr_out[17]~feeder_combout\);

-- Location: LCFF_X63_Y19_N13
\ir|sr_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ir|sr_out[17]~feeder_combout\,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ir|sr_out\(17));

-- Location: LCCOMB_X74_Y16_N2
\mux_reg_add|m_out[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_reg_add|m_out[1]~1_combout\ = (\ctr_mips|pstate.writereg_st~regout\ & ((\ir|sr_out\(12)))) # (!\ctr_mips|pstate.writereg_st~regout\ & (\ir|sr_out\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ir|sr_out\(17),
	datac => \ir|sr_out\(12),
	datad => \ctr_mips|pstate.writereg_st~regout\,
	combout => \mux_reg_add|m_out[1]~1_combout\);

-- Location: LCCOMB_X66_Y20_N12
\bcoreg|breg32_rtl_1_bypass[37]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_1_bypass[37]~feeder_combout\ = \breg_data_mux|m_out[13]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \breg_data_mux|m_out[13]~24_combout\,
	combout => \bcoreg|breg32_rtl_1_bypass[37]~feeder_combout\);

-- Location: LCFF_X66_Y20_N13
\bcoreg|breg32_rtl_1_bypass[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|breg32_rtl_1_bypass[37]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bcoreg|breg32_rtl_1_bypass\(37));

-- Location: LCCOMB_X67_Y19_N22
\bcoreg|regB[13]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regB[13]~19_combout\ = (!\bcoreg|Equal1~1_combout\ & ((\bcoreg|breg32~45\ & ((\bcoreg|breg32_rtl_1_bypass\(37)))) # (!\bcoreg|breg32~45\ & (\bcoreg|breg32_rtl_1|auto_generated|ram_block1a13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|Equal1~1_combout\,
	datab => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a13\,
	datac => \bcoreg|breg32_rtl_1_bypass\(37),
	datad => \bcoreg|breg32~45\,
	combout => \bcoreg|regB[13]~19_combout\);

-- Location: LCFF_X67_Y19_N23
\rgB|sr_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|regB[13]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgB|sr_out\(13));

-- Location: LCCOMB_X65_Y15_N26
\mux_store|m_out[13]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_store|m_out[13]~20_combout\ = (\regULA|sr_out\(0) & (\rgB|sr_out\(5) & (!\regULA|sr_out\(1) & \ctr_mips|pstate.stregbyte_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regULA|sr_out\(0),
	datab => \rgB|sr_out\(5),
	datac => \regULA|sr_out\(1),
	datad => \ctr_mips|pstate.stregbyte_st~regout\,
	combout => \mux_store|m_out[13]~20_combout\);

-- Location: LCCOMB_X65_Y15_N16
\mux_store|m_out[13]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_store|m_out[13]~21_combout\ = (!\mux_store|m_out[10]~10_combout\ & ((\mux_store|m_out[13]~20_combout\) # ((!\ctr_mips|pstate.stregbyte_st~regout\ & \rgB|sr_out\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.stregbyte_st~regout\,
	datab => \rgB|sr_out\(13),
	datac => \mux_store|m_out[10]~10_combout\,
	datad => \mux_store|m_out[13]~20_combout\,
	combout => \mux_store|m_out[13]~21_combout\);

-- Location: LCFF_X68_Y18_N19
\ir|sr_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \memory|altsyncram_component|auto_generated|q_a\(15),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ir|sr_out\(15));

-- Location: LCCOMB_X68_Y18_N4
\mux_ulaB|m_out[31]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[31]~30_combout\ = (\mux_ulaB|m_out[31]~29_combout\ & (\ir|sr_out\(15) & ((\ctr_mips|pstate.decode_st~regout\) # (\ctr_mips|pstate.c_mem_add_st~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.decode_st~regout\,
	datab => \ctr_mips|pstate.c_mem_add_st~regout\,
	datac => \mux_ulaB|m_out[31]~29_combout\,
	datad => \ir|sr_out\(15),
	combout => \mux_ulaB|m_out[31]~30_combout\);

-- Location: LCCOMB_X67_Y15_N24
\alu|ShiftRight0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~32_combout\ = (\mux_ulaA|m_out[0]~1_combout\ & ((\mux_ulaB|m_out[17]~33_combout\))) # (!\mux_ulaA|m_out[0]~1_combout\ & (\mux_ulaB|m_out[16]~79_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[0]~1_combout\,
	datab => \mux_ulaB|m_out[16]~79_combout\,
	datad => \mux_ulaB|m_out[17]~33_combout\,
	combout => \alu|ShiftRight0~32_combout\);

-- Location: LCCOMB_X67_Y15_N22
\alu|ShiftRight0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~31_combout\ = (!\mux_ulaB|Equal2~0_combout\ & ((\mux_ulaA|m_out[0]~1_combout\ & ((\rgB|sr_out\(19)))) # (!\mux_ulaA|m_out[0]~1_combout\ & (\rgB|sr_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[0]~1_combout\,
	datab => \mux_ulaB|Equal2~0_combout\,
	datac => \rgB|sr_out\(18),
	datad => \rgB|sr_out\(19),
	combout => \alu|ShiftRight0~31_combout\);

-- Location: LCCOMB_X67_Y15_N26
\alu|ShiftRight0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~33_combout\ = (\mux_ulaA|m_out[1]~7_combout\ & ((\mux_ulaB|m_out[31]~30_combout\) # ((\alu|ShiftRight0~31_combout\)))) # (!\mux_ulaA|m_out[1]~7_combout\ & (((\alu|ShiftRight0~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[1]~7_combout\,
	datab => \mux_ulaB|m_out[31]~30_combout\,
	datac => \alu|ShiftRight0~32_combout\,
	datad => \alu|ShiftRight0~31_combout\,
	combout => \alu|ShiftRight0~33_combout\);

-- Location: LCCOMB_X67_Y19_N30
\alu|ShiftRight0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~14_combout\ = (\mux_ulaA|m_out[1]~7_combout\ & ((\mux_ulaB|m_out[15]~36_combout\))) # (!\mux_ulaA|m_out[1]~7_combout\ & (\mux_ulaB|m_out[13]~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[13]~40_combout\,
	datab => \mux_ulaB|m_out[15]~36_combout\,
	datad => \mux_ulaA|m_out[1]~7_combout\,
	combout => \alu|ShiftRight0~14_combout\);

-- Location: LCCOMB_X66_Y19_N18
\alu|ShiftRight0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~15_combout\ = (\mux_ulaA|m_out[1]~7_combout\ & (\mux_ulaB|m_out[14]~38_combout\)) # (!\mux_ulaA|m_out[1]~7_combout\ & ((\mux_ulaB|m_out[12]~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[1]~7_combout\,
	datac => \mux_ulaB|m_out[14]~38_combout\,
	datad => \mux_ulaB|m_out[12]~42_combout\,
	combout => \alu|ShiftRight0~15_combout\);

-- Location: LCCOMB_X66_Y19_N12
\alu|ShiftRight0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~16_combout\ = (\mux_ulaA|m_out[0]~1_combout\ & (\alu|ShiftRight0~14_combout\)) # (!\mux_ulaA|m_out[0]~1_combout\ & ((\alu|ShiftRight0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|ShiftRight0~14_combout\,
	datac => \mux_ulaA|m_out[0]~1_combout\,
	datad => \alu|ShiftRight0~15_combout\,
	combout => \alu|ShiftRight0~16_combout\);

-- Location: LCCOMB_X66_Y19_N4
\alu|ShiftRight0~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~67_combout\ = (\mux_ulaA|m_out[2]~5_combout\ & (\alu|ShiftRight0~33_combout\)) # (!\mux_ulaA|m_out[2]~5_combout\ & ((\alu|ShiftRight0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[2]~5_combout\,
	datac => \alu|ShiftRight0~33_combout\,
	datad => \alu|ShiftRight0~16_combout\,
	combout => \alu|ShiftRight0~67_combout\);

-- Location: LCCOMB_X66_Y19_N0
\alu|Mux19~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux19~9_combout\ = (\mux_ulaA|m_out[3]~3_combout\ & ((\mux_ulaB|m_out[31]~30_combout\) # ((!\mux_ulaB|Equal2~0_combout\ & \alu|ShiftRight0~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~30_combout\,
	datab => \mux_ulaB|Equal2~0_combout\,
	datac => \mux_ulaA|m_out[3]~3_combout\,
	datad => \alu|ShiftRight0~65_combout\,
	combout => \alu|Mux19~9_combout\);

-- Location: LCCOMB_X66_Y19_N26
\alu|Mux19~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux19~10_combout\ = (\alu|Mux19~9_combout\) # ((!\mux_ulaA|m_out[3]~3_combout\ & \alu|ShiftRight0~67_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA|m_out[3]~3_combout\,
	datac => \alu|ShiftRight0~67_combout\,
	datad => \alu|Mux19~9_combout\,
	combout => \alu|Mux19~10_combout\);

-- Location: LCCOMB_X71_Y23_N26
\alu|a32~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|a32~12_combout\ = \mux_ulaB|m_out[12]~42_combout\ $ (\mux_ulaA|m_out[12]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[12]~42_combout\,
	datac => \mux_ulaA|m_out[12]~30_combout\,
	combout => \alu|a32~12_combout\);

-- Location: LCCOMB_X71_Y23_N28
\alu|Mux19~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux19~2_combout\ = (\actr|alu_ctr[0]~20_combout\ & (\actr|alu_ctr[1]~17_combout\ & ((\mux_ulaA|m_out[12]~30_combout\) # (\mux_ulaB|m_out[12]~42_combout\)))) # (!\actr|alu_ctr[0]~20_combout\ & (((\mux_ulaA|m_out[12]~30_combout\ & 
-- \mux_ulaB|m_out[12]~42_combout\)) # (!\actr|alu_ctr[1]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[12]~30_combout\,
	datab => \mux_ulaB|m_out[12]~42_combout\,
	datac => \actr|alu_ctr[0]~20_combout\,
	datad => \actr|alu_ctr[1]~17_combout\,
	combout => \alu|Mux19~2_combout\);

-- Location: LCCOMB_X71_Y23_N14
\alu|Mux19~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux19~3_combout\ = (\alu|Mux19~2_combout\ & ((\alu|Add1~24_combout\) # ((!\alu|Mux28~8_combout\)))) # (!\alu|Mux19~2_combout\ & (((\alu|ShiftRight1~85_combout\ & \alu|Mux28~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Add1~24_combout\,
	datab => \alu|Mux19~2_combout\,
	datac => \alu|ShiftRight1~85_combout\,
	datad => \alu|Mux28~8_combout\,
	combout => \alu|Mux19~3_combout\);

-- Location: LCCOMB_X71_Y23_N12
\alu|Mux19~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux19~4_combout\ = (\alu|Mux28~9_combout\ & ((\alu|Mux28~23_combout\ & (\alu|tmp[12]~24_combout\)) # (!\alu|Mux28~23_combout\ & ((\alu|Mux19~3_combout\))))) # (!\alu|Mux28~9_combout\ & (((!\alu|Mux28~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|tmp[12]~24_combout\,
	datab => \alu|Mux28~9_combout\,
	datac => \alu|Mux19~3_combout\,
	datad => \alu|Mux28~23_combout\,
	combout => \alu|Mux19~4_combout\);

-- Location: LCCOMB_X71_Y23_N2
\alu|Mux19~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux19~5_combout\ = (\alu|Mux28~7_combout\ & ((\alu|Mux19~4_combout\ & (\alu|ShiftRight0~99_combout\)) # (!\alu|Mux19~4_combout\ & ((\mux_ulaB|m_out[31]~31_combout\))))) # (!\alu|Mux28~7_combout\ & (((\alu|Mux19~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~99_combout\,
	datab => \mux_ulaB|m_out[31]~31_combout\,
	datac => \alu|Mux28~7_combout\,
	datad => \alu|Mux19~4_combout\,
	combout => \alu|Mux19~5_combout\);

-- Location: LCCOMB_X71_Y23_N0
\alu|Mux19~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux19~12_combout\ = (\alu|Mux19~5_combout\ & (((\actr|alu_ctr[0]~20_combout\) # (!\actr|alu_ctr[2]~21_combout\)) # (!\actr|alu_ctr[1]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[1]~17_combout\,
	datab => \actr|alu_ctr[0]~20_combout\,
	datac => \actr|alu_ctr[2]~21_combout\,
	datad => \alu|Mux19~5_combout\,
	combout => \alu|Mux19~12_combout\);

-- Location: LCCOMB_X71_Y23_N10
\alu|Mux19~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux19~7_combout\ = (\alu|Mux28~5_combout\ & ((\alu|Mux28~4_combout\ & (!\alu|Mux19~6_combout\)) # (!\alu|Mux28~4_combout\ & ((\alu|Mux19~12_combout\))))) # (!\alu|Mux28~5_combout\ & (((\alu|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux19~6_combout\,
	datab => \alu|Mux28~5_combout\,
	datac => \alu|Mux28~4_combout\,
	datad => \alu|Mux19~12_combout\,
	combout => \alu|Mux19~7_combout\);

-- Location: LCCOMB_X71_Y23_N8
\alu|Mux19~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux19~8_combout\ = (\alu|Mux28~6_combout\ & ((\alu|Mux19~7_combout\ & ((\alu|a32~12_combout\))) # (!\alu|Mux19~7_combout\ & (\alu|ShiftLeft0~64_combout\)))) # (!\alu|Mux28~6_combout\ & (((\alu|Mux19~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~64_combout\,
	datab => \alu|a32~12_combout\,
	datac => \alu|Mux28~6_combout\,
	datad => \alu|Mux19~7_combout\,
	combout => \alu|Mux19~8_combout\);

-- Location: LCCOMB_X72_Y22_N28
\alu|Mux19~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux19~11_combout\ = (\alu|Mux28~12_combout\ & ((\alu|Mux19~8_combout\))) # (!\alu|Mux28~12_combout\ & (\alu|Mux19~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~12_combout\,
	datac => \alu|Mux19~10_combout\,
	datad => \alu|Mux19~8_combout\,
	combout => \alu|Mux19~11_combout\);

-- Location: LCFF_X72_Y22_N29
\regULA|sr_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \alu|Mux19~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regULA|sr_out\(12));

-- Location: LCCOMB_X66_Y17_N12
\rdm|sr_out[12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \rdm|sr_out[12]~12_combout\ = (\mux_mdr|m_out[7]~5_combout\ & ((\memory|altsyncram_component|auto_generated|q_a\(28)))) # (!\mux_mdr|m_out[7]~5_combout\ & (\memory|altsyncram_component|auto_generated|q_a\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|altsyncram_component|auto_generated|q_a\(12),
	datab => \mux_mdr|m_out[7]~5_combout\,
	datad => \memory|altsyncram_component|auto_generated|q_a\(28),
	combout => \rdm|sr_out[12]~12_combout\);

-- Location: LCFF_X66_Y17_N13
\rdm|sr_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \rdm|sr_out[12]~12_combout\,
	sdata => \sgnext8|output[8]~0_combout\,
	sload => \ctr_mips|pstate.ldregbyte_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rdm|sr_out\(12));

-- Location: LCCOMB_X65_Y20_N18
\breg_data_mux|m_out[12]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[12]~25_combout\ = (\ctr_mips|pstate.ldreg_st~regout\ & ((\rdm|sr_out\(12)))) # (!\ctr_mips|pstate.ldreg_st~regout\ & (\regULA|sr_out\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regULA|sr_out\(12),
	datac => \rdm|sr_out\(12),
	datad => \ctr_mips|pstate.ldreg_st~regout\,
	combout => \breg_data_mux|m_out[12]~25_combout\);

-- Location: LCCOMB_X75_Y21_N16
\bcoreg|breg32_rtl_1_bypass[35]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_1_bypass[35]~feeder_combout\ = \breg_data_mux|m_out[12]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \breg_data_mux|m_out[12]~25_combout\,
	combout => \bcoreg|breg32_rtl_1_bypass[35]~feeder_combout\);

-- Location: LCFF_X75_Y21_N17
\bcoreg|breg32_rtl_1_bypass[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|breg32_rtl_1_bypass[35]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bcoreg|breg32_rtl_1_bypass\(35));

-- Location: LCCOMB_X67_Y23_N22
\bcoreg|regB[12]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regB[12]~20_combout\ = (!\bcoreg|Equal1~1_combout\ & ((\bcoreg|breg32~45\ & (\bcoreg|breg32_rtl_1_bypass\(35))) # (!\bcoreg|breg32~45\ & ((\bcoreg|breg32_rtl_1|auto_generated|ram_block1a12\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|Equal1~1_combout\,
	datab => \bcoreg|breg32_rtl_1_bypass\(35),
	datac => \bcoreg|breg32~45\,
	datad => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a12\,
	combout => \bcoreg|regB[12]~20_combout\);

-- Location: LCFF_X67_Y23_N23
\rgB|sr_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|regB[12]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgB|sr_out\(12));

-- Location: LCCOMB_X65_Y15_N18
\mux_store|m_out[12]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_store|m_out[12]~18_combout\ = (\rgB|sr_out\(4) & (\regULA|sr_out\(0) & (!\regULA|sr_out\(1) & \ctr_mips|pstate.stregbyte_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(4),
	datab => \regULA|sr_out\(0),
	datac => \regULA|sr_out\(1),
	datad => \ctr_mips|pstate.stregbyte_st~regout\,
	combout => \mux_store|m_out[12]~18_combout\);

-- Location: LCCOMB_X65_Y15_N8
\mux_store|m_out[12]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_store|m_out[12]~19_combout\ = (!\mux_store|m_out[10]~10_combout\ & ((\mux_store|m_out[12]~18_combout\) # ((!\ctr_mips|pstate.stregbyte_st~regout\ & \rgB|sr_out\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.stregbyte_st~regout\,
	datab => \rgB|sr_out\(12),
	datac => \mux_store|m_out[10]~10_combout\,
	datad => \mux_store|m_out[12]~18_combout\,
	combout => \mux_store|m_out[12]~19_combout\);

-- Location: LCCOMB_X66_Y17_N30
\rdm|sr_out[11]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \rdm|sr_out[11]~11_combout\ = (\mux_mdr|m_out[7]~5_combout\ & (\memory|altsyncram_component|auto_generated|q_a\(27))) # (!\mux_mdr|m_out[7]~5_combout\ & ((\memory|altsyncram_component|auto_generated|q_a\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|altsyncram_component|auto_generated|q_a\(27),
	datab => \memory|altsyncram_component|auto_generated|q_a\(11),
	datad => \mux_mdr|m_out[7]~5_combout\,
	combout => \rdm|sr_out[11]~11_combout\);

-- Location: LCFF_X66_Y17_N31
\rdm|sr_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \rdm|sr_out[11]~11_combout\,
	sdata => \sgnext8|output[8]~0_combout\,
	sload => \ctr_mips|pstate.ldregbyte_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rdm|sr_out\(11));

-- Location: LCCOMB_X65_Y20_N8
\breg_data_mux|m_out[11]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[11]~26_combout\ = (\ctr_mips|pstate.ldreg_st~regout\ & ((\rdm|sr_out\(11)))) # (!\ctr_mips|pstate.ldreg_st~regout\ & (\regULA|sr_out\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regULA|sr_out\(11),
	datab => \rdm|sr_out\(11),
	datad => \ctr_mips|pstate.ldreg_st~regout\,
	combout => \breg_data_mux|m_out[11]~26_combout\);

-- Location: LCFF_X74_Y20_N25
\bcoreg|breg32_rtl_1_bypass[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \breg_data_mux|m_out[11]~26_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bcoreg|breg32_rtl_1_bypass\(33));

-- Location: LCCOMB_X65_Y19_N12
\bcoreg|regB[11]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regB[11]~21_combout\ = (!\bcoreg|Equal1~1_combout\ & ((\bcoreg|breg32~45\ & ((\bcoreg|breg32_rtl_1_bypass\(33)))) # (!\bcoreg|breg32~45\ & (\bcoreg|breg32_rtl_1|auto_generated|ram_block1a11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a11\,
	datab => \bcoreg|breg32_rtl_1_bypass\(33),
	datac => \bcoreg|breg32~45\,
	datad => \bcoreg|Equal1~1_combout\,
	combout => \bcoreg|regB[11]~21_combout\);

-- Location: LCFF_X65_Y19_N13
\rgB|sr_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|regB[11]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgB|sr_out\(11));

-- Location: LCCOMB_X65_Y15_N6
\mux_store|m_out[11]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_store|m_out[11]~16_combout\ = (\rgB|sr_out\(3) & (\regULA|sr_out\(0) & (!\regULA|sr_out\(1) & \ctr_mips|pstate.stregbyte_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(3),
	datab => \regULA|sr_out\(0),
	datac => \regULA|sr_out\(1),
	datad => \ctr_mips|pstate.stregbyte_st~regout\,
	combout => \mux_store|m_out[11]~16_combout\);

-- Location: LCCOMB_X65_Y15_N20
\mux_store|m_out[11]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_store|m_out[11]~17_combout\ = (!\mux_store|m_out[10]~10_combout\ & ((\mux_store|m_out[11]~16_combout\) # ((!\ctr_mips|pstate.stregbyte_st~regout\ & \rgB|sr_out\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.stregbyte_st~regout\,
	datab => \rgB|sr_out\(11),
	datac => \mux_store|m_out[10]~10_combout\,
	datad => \mux_store|m_out[11]~16_combout\,
	combout => \mux_store|m_out[11]~17_combout\);

-- Location: LCFF_X70_Y16_N13
\ir|sr_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \memory|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ir|sr_out\(4));

-- Location: LCCOMB_X70_Y16_N12
\actr|alu_ctr~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \actr|alu_ctr~2_combout\ = (!\ir|sr_out\(4) & !\ir|sr_out\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ir|sr_out\(4),
	datad => \ir|sr_out\(3),
	combout => \actr|alu_ctr~2_combout\);

-- Location: LCCOMB_X68_Y16_N12
\actr|Equal5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \actr|Equal5~1_combout\ = (\ctr_mips|pstate.ori_ex_st~regout\ & (!\ctr_mips|pstate.andi_ex_st~regout\ & (!\ctr_mips|pstate.rtype_ex_st~regout\ & !\ctr_mips|pstate.branch_ex_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.ori_ex_st~regout\,
	datab => \ctr_mips|pstate.andi_ex_st~regout\,
	datac => \ctr_mips|pstate.rtype_ex_st~regout\,
	datad => \ctr_mips|pstate.branch_ex_st~regout\,
	combout => \actr|Equal5~1_combout\);

-- Location: LCCOMB_X69_Y16_N18
\actr|alu_ctr[2]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \actr|alu_ctr[2]~6_combout\ = (!\actr|Equal5~1_combout\ & ((\actr|alu_ctr[2]~5_combout\) # ((!\actr|alu_ctr~2_combout\) # (!\actr|Equal5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[2]~5_combout\,
	datab => \actr|Equal5~0_combout\,
	datac => \actr|alu_ctr~2_combout\,
	datad => \actr|Equal5~1_combout\,
	combout => \actr|alu_ctr[2]~6_combout\);

-- Location: LCCOMB_X69_Y16_N14
\actr|alu_ctr[2]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \actr|alu_ctr[2]~9_combout\ = (!\actr|Equal5~2_combout\ & (!\actr|alu_ctr~8_combout\ & \actr|alu_ctr[2]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|Equal5~2_combout\,
	datac => \actr|alu_ctr~8_combout\,
	datad => \actr|alu_ctr[2]~6_combout\,
	combout => \actr|alu_ctr[2]~9_combout\);

-- Location: LCCOMB_X69_Y16_N2
\actr|alu_ctr[1]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \actr|alu_ctr[1]~17_combout\ = (\actr|alu_ctr[3]~14_combout\ & (!\actr|alu_ctr~16_combout\)) # (!\actr|alu_ctr[3]~14_combout\ & (((\actr|alu_ctr~4_combout\) # (!\actr|alu_ctr[2]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr~16_combout\,
	datab => \actr|alu_ctr~4_combout\,
	datac => \actr|alu_ctr[2]~9_combout\,
	datad => \actr|alu_ctr[3]~14_combout\,
	combout => \actr|alu_ctr[1]~17_combout\);

-- Location: LCCOMB_X70_Y14_N10
\alu|Mux14~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux14~12_combout\ = (\actr|alu_ctr[1]~17_combout\ & ((\actr|alu_ctr[3]~14_combout\ & (\actr|alu_ctr[3]~23_combout\)) # (!\actr|alu_ctr[3]~14_combout\ & ((\actr|alu_ctr[3]~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[3]~23_combout\,
	datab => \actr|alu_ctr[1]~17_combout\,
	datac => \actr|alu_ctr[3]~24_combout\,
	datad => \actr|alu_ctr[3]~14_combout\,
	combout => \alu|Mux14~12_combout\);

-- Location: LCCOMB_X69_Y20_N22
\alu|ShiftRight0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~54_combout\ = (!\mux_ulaB|Equal2~0_combout\ & ((\mux_ulaA|m_out[3]~3_combout\ & ((\alu|ShiftRight0~51_combout\))) # (!\mux_ulaA|m_out[3]~3_combout\ & (\alu|ShiftRight0~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~53_combout\,
	datab => \mux_ulaB|Equal2~0_combout\,
	datac => \mux_ulaA|m_out[3]~3_combout\,
	datad => \alu|ShiftRight0~51_combout\,
	combout => \alu|ShiftRight0~54_combout\);

-- Location: LCCOMB_X69_Y20_N0
\alu|ShiftRight0~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~55_combout\ = (\mux_ulaB|m_out[31]~30_combout\) # (\alu|ShiftRight0~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~30_combout\,
	datad => \alu|ShiftRight0~54_combout\,
	combout => \alu|ShiftRight0~55_combout\);

-- Location: LCCOMB_X72_Y19_N16
\alu|Mux13~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux13~4_combout\ = (\actr|alu_ctr[0]~20_combout\ & (\actr|alu_ctr[1]~17_combout\ & ((\mux_ulaA|m_out[18]~22_combout\) # (\mux_ulaB|m_out[18]~78_combout\)))) # (!\actr|alu_ctr[0]~20_combout\ & (((\mux_ulaA|m_out[18]~22_combout\ & 
-- \mux_ulaB|m_out[18]~78_combout\)) # (!\actr|alu_ctr[1]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[18]~22_combout\,
	datab => \actr|alu_ctr[0]~20_combout\,
	datac => \actr|alu_ctr[1]~17_combout\,
	datad => \mux_ulaB|m_out[18]~78_combout\,
	combout => \alu|Mux13~4_combout\);

-- Location: LCCOMB_X68_Y20_N4
\alu|ShiftRight1~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~48_combout\ = (\mux_ulaA|m_out[3]~3_combout\ & ((\alu|ShiftRight1~47_combout\) # ((\alu|ShiftRight1~26_combout\ & \alu|ShiftRight1~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~26_combout\,
	datab => \alu|ShiftRight1~47_combout\,
	datac => \mux_ulaA|m_out[3]~3_combout\,
	datad => \alu|ShiftRight1~41_combout\,
	combout => \alu|ShiftRight1~48_combout\);

-- Location: LCCOMB_X68_Y19_N8
\alu|ShiftRight1~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~43_combout\ = (!\mux_ulaA|m_out[0]~1_combout\ & ((\mux_ulaA|m_out[1]~7_combout\ & ((\rgB|sr_out\(20)))) # (!\mux_ulaA|m_out[1]~7_combout\ & (\rgB|sr_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(18),
	datab => \rgB|sr_out\(20),
	datac => \mux_ulaA|m_out[0]~1_combout\,
	datad => \mux_ulaA|m_out[1]~7_combout\,
	combout => \alu|ShiftRight1~43_combout\);

-- Location: LCCOMB_X68_Y19_N20
\alu|ShiftRight1~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~45_combout\ = (\alu|ShiftRight1~43_combout\) # ((\mux_ulaA|m_out[0]~1_combout\ & \alu|ShiftRight1~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[0]~1_combout\,
	datac => \alu|ShiftRight1~44_combout\,
	datad => \alu|ShiftRight1~43_combout\,
	combout => \alu|ShiftRight1~45_combout\);

-- Location: LCCOMB_X68_Y19_N2
\alu|ShiftRight0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~52_combout\ = (\mux_ulaA|m_out[2]~5_combout\ & ((\mux_ulaA|m_out[0]~1_combout\ & (\alu|ShiftRight1~42_combout\)) # (!\mux_ulaA|m_out[0]~1_combout\ & ((\alu|ShiftRight0~37_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[0]~1_combout\,
	datab => \mux_ulaA|m_out[2]~5_combout\,
	datac => \alu|ShiftRight1~42_combout\,
	datad => \alu|ShiftRight0~37_combout\,
	combout => \alu|ShiftRight0~52_combout\);

-- Location: LCCOMB_X68_Y19_N10
\alu|ShiftRight0~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~53_combout\ = (\alu|ShiftRight0~52_combout\) # ((!\mux_ulaA|m_out[2]~5_combout\ & \alu|ShiftRight1~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA|m_out[2]~5_combout\,
	datac => \alu|ShiftRight1~45_combout\,
	datad => \alu|ShiftRight0~52_combout\,
	combout => \alu|ShiftRight0~53_combout\);

-- Location: LCCOMB_X68_Y20_N18
\alu|ShiftRight1~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~51_combout\ = (\alu|ShiftRight1~49_combout\) # ((\alu|ShiftRight1~48_combout\) # ((\alu|ShiftRight1~50_combout\ & \alu|ShiftRight0~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~50_combout\,
	datab => \alu|ShiftRight1~49_combout\,
	datac => \alu|ShiftRight1~48_combout\,
	datad => \alu|ShiftRight0~53_combout\,
	combout => \alu|ShiftRight1~51_combout\);

-- Location: LCCOMB_X72_Y19_N22
\alu|Mux13~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux13~5_combout\ = (\alu|Mux13~4_combout\ & ((\alu|Add1~36_combout\) # ((!\alu|Mux12~7_combout\)))) # (!\alu|Mux13~4_combout\ & (((\alu|ShiftRight1~51_combout\ & \alu|Mux12~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Add1~36_combout\,
	datab => \alu|Mux13~4_combout\,
	datac => \alu|ShiftRight1~51_combout\,
	datad => \alu|Mux12~7_combout\,
	combout => \alu|Mux13~5_combout\);

-- Location: LCCOMB_X72_Y19_N28
\alu|Mux13~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux13~6_combout\ = (\alu|Mux12~8_combout\ & (\alu|Mux28~9_combout\ & (\alu|tmp[18]~36_combout\))) # (!\alu|Mux12~8_combout\ & (((\alu|Mux13~5_combout\)) # (!\alu|Mux28~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux12~8_combout\,
	datab => \alu|Mux28~9_combout\,
	datac => \alu|tmp[18]~36_combout\,
	datad => \alu|Mux13~5_combout\,
	combout => \alu|Mux13~6_combout\);

-- Location: LCCOMB_X72_Y19_N14
\alu|Mux13~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux13~7_combout\ = (\alu|Mux28~7_combout\ & ((\alu|Mux13~6_combout\ & ((\alu|ShiftRight0~55_combout\))) # (!\alu|Mux13~6_combout\ & (\mux_ulaB|m_out[31]~31_combout\)))) # (!\alu|Mux28~7_combout\ & (((\alu|Mux13~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~7_combout\,
	datab => \mux_ulaB|m_out[31]~31_combout\,
	datac => \alu|ShiftRight0~55_combout\,
	datad => \alu|Mux13~6_combout\,
	combout => \alu|Mux13~7_combout\);

-- Location: LCCOMB_X74_Y20_N4
\alu|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux13~0_combout\ = (\mux_ulaB|m_out[18]~78_combout\ & ((\actr|alu_ctr[2]~21_combout\) # (!\mux_ulaA|m_out[18]~22_combout\))) # (!\mux_ulaB|m_out[18]~78_combout\ & ((\mux_ulaA|m_out[18]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaB|m_out[18]~78_combout\,
	datac => \actr|alu_ctr[2]~21_combout\,
	datad => \mux_ulaA|m_out[18]~22_combout\,
	combout => \alu|Mux13~0_combout\);

-- Location: LCCOMB_X70_Y14_N16
\alu|ShiftLeft0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~25_combout\ = (\alu|Mux31~14_combout\ & \alu|ShiftLeft0~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux31~14_combout\,
	datad => \alu|ShiftLeft0~24_combout\,
	combout => \alu|ShiftLeft0~25_combout\);

-- Location: LCCOMB_X74_Y20_N12
\alu|Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux13~1_combout\ = (\alu|Mux12~19_combout\ & ((\alu|Mux12~6_combout\ & (\alu|Mux13~0_combout\)) # (!\alu|Mux12~6_combout\ & ((\alu|ShiftLeft0~25_combout\))))) # (!\alu|Mux12~19_combout\ & (((\alu|Mux12~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux12~19_combout\,
	datab => \alu|Mux13~0_combout\,
	datac => \alu|ShiftLeft0~25_combout\,
	datad => \alu|Mux12~6_combout\,
	combout => \alu|Mux13~1_combout\);

-- Location: LCCOMB_X74_Y20_N2
\alu|Mux13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux13~2_combout\ = (\alu|Mux12~18_combout\ & (((\alu|Mux13~1_combout\)))) # (!\alu|Mux12~18_combout\ & ((\alu|Mux13~1_combout\ & ((\alu|ShiftLeft0~54_combout\))) # (!\alu|Mux13~1_combout\ & (\alu|ShiftLeft0~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~90_combout\,
	datab => \alu|ShiftLeft0~54_combout\,
	datac => \alu|Mux12~18_combout\,
	datad => \alu|Mux13~1_combout\,
	combout => \alu|Mux13~2_combout\);

-- Location: LCCOMB_X74_Y20_N16
\alu|Mux13~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux13~3_combout\ = (\actr|alu_ctr[2]~21_combout\ & (!\actr|alu_ctr[0]~20_combout\ & (!\alu|Mux13~0_combout\))) # (!\actr|alu_ctr[2]~21_combout\ & (((\alu|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[2]~21_combout\,
	datab => \actr|alu_ctr[0]~20_combout\,
	datac => \alu|Mux13~0_combout\,
	datad => \alu|Mux13~2_combout\,
	combout => \alu|Mux13~3_combout\);

-- Location: LCCOMB_X72_Y19_N0
\alu|Mux13~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux13~8_combout\ = (\alu|Mux14~10_combout\ & ((\alu|Mux13~7_combout\) # ((\alu|Mux14~12_combout\ & \alu|Mux13~3_combout\)))) # (!\alu|Mux14~10_combout\ & (\alu|Mux14~12_combout\ & ((\alu|Mux13~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux14~10_combout\,
	datab => \alu|Mux14~12_combout\,
	datac => \alu|Mux13~7_combout\,
	datad => \alu|Mux13~3_combout\,
	combout => \alu|Mux13~8_combout\);

-- Location: LCFF_X72_Y19_N1
\regULA|sr_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \alu|Mux13~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regULA|sr_out\(18));

-- Location: LCCOMB_X65_Y17_N4
\rdm|sr_out[18]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \rdm|sr_out[18]~18_combout\ = (\ctr_mips|pstate.ldreghalf_st~regout\ & ((\sgnext16|output[16]~0_combout\))) # (!\ctr_mips|pstate.ldreghalf_st~regout\ & (\memory|altsyncram_component|auto_generated|q_a\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.ldreghalf_st~regout\,
	datab => \memory|altsyncram_component|auto_generated|q_a\(18),
	datad => \sgnext16|output[16]~0_combout\,
	combout => \rdm|sr_out[18]~18_combout\);

-- Location: LCFF_X65_Y17_N5
\rdm|sr_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \rdm|sr_out[18]~18_combout\,
	sdata => \sgnext8|output[8]~0_combout\,
	sload => \ctr_mips|pstate.ldregbyte_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rdm|sr_out\(18));

-- Location: LCCOMB_X65_Y19_N16
\breg_data_mux|m_out[18]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[18]~17_combout\ = (\ctr_mips|pstate.ldreg_st~regout\ & ((\rdm|sr_out\(18)))) # (!\ctr_mips|pstate.ldreg_st~regout\ & (\regULA|sr_out\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regULA|sr_out\(18),
	datac => \rdm|sr_out\(18),
	datad => \ctr_mips|pstate.ldreg_st~regout\,
	combout => \breg_data_mux|m_out[18]~17_combout\);

-- Location: LCCOMB_X75_Y20_N16
\bcoreg|breg32_rtl_1_bypass[47]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_1_bypass[47]~feeder_combout\ = \breg_data_mux|m_out[18]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \breg_data_mux|m_out[18]~17_combout\,
	combout => \bcoreg|breg32_rtl_1_bypass[47]~feeder_combout\);

-- Location: LCFF_X75_Y20_N17
\bcoreg|breg32_rtl_1_bypass[47]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|breg32_rtl_1_bypass[47]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bcoreg|breg32_rtl_1_bypass\(47));

-- Location: LCCOMB_X68_Y19_N0
\bcoreg|regB[18]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regB[18]~14_combout\ = (!\bcoreg|Equal1~1_combout\ & ((\bcoreg|breg32~45\ & (\bcoreg|breg32_rtl_1_bypass\(47))) # (!\bcoreg|breg32~45\ & ((\bcoreg|breg32_rtl_1|auto_generated|ram_block1a18\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32~45\,
	datab => \bcoreg|Equal1~1_combout\,
	datac => \bcoreg|breg32_rtl_1_bypass\(47),
	datad => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a18\,
	combout => \bcoreg|regB[18]~14_combout\);

-- Location: LCFF_X68_Y19_N1
\rgB|sr_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|regB[18]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgB|sr_out\(18));

-- Location: LCCOMB_X65_Y18_N16
\mux_store|m_out[18]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_store|m_out[18]~29_combout\ = (\rgB|sr_out\(2) & ((\mux_store|m_out[23]~26_combout\) # ((\rgB|sr_out\(18) & \mux_store|Equal1~0_combout\)))) # (!\rgB|sr_out\(2) & (\rgB|sr_out\(18) & (\mux_store|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(2),
	datab => \rgB|sr_out\(18),
	datac => \mux_store|Equal1~0_combout\,
	datad => \mux_store|m_out[23]~26_combout\,
	combout => \mux_store|m_out[18]~29_combout\);

-- Location: LCFF_X75_Y16_N9
\ir|sr_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \memory|altsyncram_component|auto_generated|q_a\(16),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ir|sr_out\(16));

-- Location: LCCOMB_X75_Y16_N18
\mux_reg_add|m_out[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_reg_add|m_out[0]~0_combout\ = (\ctr_mips|pstate.writereg_st~regout\ & ((\ir|sr_out\(11)))) # (!\ctr_mips|pstate.writereg_st~regout\ & (\ir|sr_out\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctr_mips|pstate.writereg_st~regout\,
	datac => \ir|sr_out\(16),
	datad => \ir|sr_out\(11),
	combout => \mux_reg_add|m_out[0]~0_combout\);

-- Location: LCCOMB_X65_Y19_N28
\bcoreg|regB[10]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regB[10]~22_combout\ = (!\bcoreg|Equal1~1_combout\ & ((\bcoreg|breg32~45\ & (\bcoreg|breg32_rtl_1_bypass\(31))) # (!\bcoreg|breg32~45\ & ((\bcoreg|breg32_rtl_1|auto_generated|ram_block1a10\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_1_bypass\(31),
	datab => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a10\,
	datac => \bcoreg|breg32~45\,
	datad => \bcoreg|Equal1~1_combout\,
	combout => \bcoreg|regB[10]~22_combout\);

-- Location: LCFF_X69_Y19_N21
\rgB|sr_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \bcoreg|regB[10]~22_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgB|sr_out\(10));

-- Location: LCCOMB_X65_Y15_N30
\mux_store|m_out[10]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_store|m_out[10]~14_combout\ = (\regULA|sr_out\(0) & (\rgB|sr_out\(2) & (!\regULA|sr_out\(1) & \ctr_mips|pstate.stregbyte_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regULA|sr_out\(0),
	datab => \rgB|sr_out\(2),
	datac => \regULA|sr_out\(1),
	datad => \ctr_mips|pstate.stregbyte_st~regout\,
	combout => \mux_store|m_out[10]~14_combout\);

-- Location: LCCOMB_X65_Y15_N0
\mux_store|m_out[10]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_store|m_out[10]~15_combout\ = (!\mux_store|m_out[10]~10_combout\ & ((\mux_store|m_out[10]~14_combout\) # ((!\ctr_mips|pstate.stregbyte_st~regout\ & \rgB|sr_out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.stregbyte_st~regout\,
	datab => \rgB|sr_out\(10),
	datac => \mux_store|m_out[10]~10_combout\,
	datad => \mux_store|m_out[10]~14_combout\,
	combout => \mux_store|m_out[10]~15_combout\);

-- Location: LCFF_X70_Y16_N31
\ir|sr_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \memory|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ir|sr_out\(3));

-- Location: LCCOMB_X70_Y16_N2
\actr|Equal13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \actr|Equal13~0_combout\ = (!\ir|sr_out\(4) & (!\ir|sr_out\(2) & (!\ir|sr_out\(0) & !\ir|sr_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(4),
	datab => \ir|sr_out\(2),
	datac => \ir|sr_out\(0),
	datad => \ir|sr_out\(3),
	combout => \actr|Equal13~0_combout\);

-- Location: LCCOMB_X75_Y20_N10
\bcoreg|breg32_rtl_1_bypass[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_1_bypass[11]~feeder_combout\ = \breg_data_mux|m_out[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \breg_data_mux|m_out[0]~0_combout\,
	combout => \bcoreg|breg32_rtl_1_bypass[11]~feeder_combout\);

-- Location: LCFF_X75_Y20_N11
\bcoreg|breg32_rtl_1_bypass[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|breg32_rtl_1_bypass[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bcoreg|breg32_rtl_1_bypass\(11));

-- Location: LCCOMB_X65_Y20_N26
\bcoreg|regA[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regA[0]~0_combout\ = (!\bcoreg|Equal0~1_combout\ & ((\bcoreg|breg32~combout\ & ((\bcoreg|breg32_rtl_1_bypass\(11)))) # (!\bcoreg|breg32~combout\ & (\bcoreg|breg32_rtl_0|auto_generated|ram_block1a0~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	datab => \bcoreg|breg32_rtl_1_bypass\(11),
	datac => \bcoreg|breg32~combout\,
	datad => \bcoreg|Equal0~1_combout\,
	combout => \bcoreg|regA[0]~0_combout\);

-- Location: LCFF_X70_Y16_N5
\rgA|sr_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \bcoreg|regA[0]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgA|sr_out\(0));

-- Location: LCCOMB_X70_Y16_N4
\mux_ulaA|m_out[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaA|m_out[0]~0_combout\ = (\ir|sr_out\(5) & (((\rgA|sr_out\(0))))) # (!\ir|sr_out\(5) & ((\actr|Equal13~0_combout\ & ((\ir|sr_out\(6)))) # (!\actr|Equal13~0_combout\ & (\rgA|sr_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(5),
	datab => \actr|Equal13~0_combout\,
	datac => \rgA|sr_out\(0),
	datad => \ir|sr_out\(6),
	combout => \mux_ulaA|m_out[0]~0_combout\);

-- Location: LCCOMB_X69_Y18_N0
\mux_ulaA|m_out[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaA|m_out[0]~1_combout\ = (\ctr_mips|WideOr1~combout\ & ((\mux_ulaA|m_out[0]~0_combout\))) # (!\ctr_mips|WideOr1~combout\ & (\pc|sr_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|sr_out\(0),
	datab => \ctr_mips|WideOr1~combout\,
	datad => \mux_ulaA|m_out[0]~0_combout\,
	combout => \mux_ulaA|m_out[0]~1_combout\);

-- Location: LCCOMB_X72_Y15_N4
\alu|Mux31~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux31~4_combout\ = (!\mux_ulaA|m_out[3]~3_combout\ & (!\mux_ulaA|m_out[2]~5_combout\ & (!\mux_ulaA|m_out[1]~7_combout\ & \alu|ShiftLeft0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[3]~3_combout\,
	datab => \mux_ulaA|m_out[2]~5_combout\,
	datac => \mux_ulaA|m_out[1]~7_combout\,
	datad => \alu|ShiftLeft0~18_combout\,
	combout => \alu|Mux31~4_combout\);

-- Location: LCCOMB_X72_Y15_N30
\alu|Mux31~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux31~5_combout\ = (\actr|alu_ctr[0]~20_combout\ & (\actr|alu_ctr[2]~21_combout\)) # (!\actr|alu_ctr[0]~20_combout\ & ((\actr|alu_ctr[2]~21_combout\ & ((!\mux_ulaB|m_out[0]~28_combout\))) # (!\actr|alu_ctr[2]~21_combout\ & (\alu|Mux31~4_combout\ & 
-- \mux_ulaB|m_out[0]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[0]~20_combout\,
	datab => \actr|alu_ctr[2]~21_combout\,
	datac => \alu|Mux31~4_combout\,
	datad => \mux_ulaB|m_out[0]~28_combout\,
	combout => \alu|Mux31~5_combout\);

-- Location: LCCOMB_X72_Y15_N8
\alu|Mux31~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux31~6_combout\ = (\actr|alu_ctr[0]~20_combout\ & (((\alu|Add1~0_combout\ & !\alu|Mux31~5_combout\)))) # (!\actr|alu_ctr[0]~20_combout\ & (!\mux_ulaA|m_out[0]~1_combout\ & ((\alu|Mux31~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[0]~20_combout\,
	datab => \mux_ulaA|m_out[0]~1_combout\,
	datac => \alu|Add1~0_combout\,
	datad => \alu|Mux31~5_combout\,
	combout => \alu|Mux31~6_combout\);

-- Location: LCCOMB_X69_Y19_N12
\alu|ShiftRight0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~18_combout\ = (\mux_ulaA|m_out[1]~7_combout\ & (\mux_ulaB|m_out[10]~46_combout\)) # (!\mux_ulaA|m_out[1]~7_combout\ & ((\mux_ulaB|m_out[8]~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaB|m_out[10]~46_combout\,
	datac => \mux_ulaB|m_out[8]~50_combout\,
	datad => \mux_ulaA|m_out[1]~7_combout\,
	combout => \alu|ShiftRight0~18_combout\);

-- Location: LCCOMB_X66_Y19_N30
\alu|ShiftRight0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~17_combout\ = (\mux_ulaA|m_out[1]~7_combout\ & (\mux_ulaB|m_out[11]~44_combout\)) # (!\mux_ulaA|m_out[1]~7_combout\ & ((\mux_ulaB|m_out[9]~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaB|m_out[11]~44_combout\,
	datac => \mux_ulaB|m_out[9]~48_combout\,
	datad => \mux_ulaA|m_out[1]~7_combout\,
	combout => \alu|ShiftRight0~17_combout\);

-- Location: LCCOMB_X66_Y19_N20
\alu|ShiftRight0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~19_combout\ = (\mux_ulaA|m_out[0]~1_combout\ & ((\alu|ShiftRight0~17_combout\))) # (!\mux_ulaA|m_out[0]~1_combout\ & (\alu|ShiftRight0~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA|m_out[0]~1_combout\,
	datac => \alu|ShiftRight0~18_combout\,
	datad => \alu|ShiftRight0~17_combout\,
	combout => \alu|ShiftRight0~19_combout\);

-- Location: LCCOMB_X67_Y15_N18
\alu|ShiftRight1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~16_combout\ = (\mux_ulaA|m_out[2]~5_combout\ & (\alu|ShiftRight0~16_combout\)) # (!\mux_ulaA|m_out[2]~5_combout\ & ((\alu|ShiftRight0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA|m_out[2]~5_combout\,
	datac => \alu|ShiftRight0~16_combout\,
	datad => \alu|ShiftRight0~19_combout\,
	combout => \alu|ShiftRight1~16_combout\);

-- Location: LCCOMB_X69_Y19_N6
\alu|ShiftRight0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~12_combout\ = (\mux_ulaA|m_out[1]~7_combout\ & ((\mux_ulaA|m_out[0]~1_combout\ & ((\mux_ulaB|m_out[7]~52_combout\))) # (!\mux_ulaA|m_out[0]~1_combout\ & (\mux_ulaB|m_out[6]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[1]~7_combout\,
	datab => \mux_ulaB|m_out[6]~54_combout\,
	datac => \mux_ulaB|m_out[7]~52_combout\,
	datad => \mux_ulaA|m_out[0]~1_combout\,
	combout => \alu|ShiftRight0~12_combout\);

-- Location: LCCOMB_X68_Y15_N10
\alu|ShiftRight0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~13_combout\ = (\alu|ShiftRight0~12_combout\) # ((!\mux_ulaA|m_out[1]~7_combout\ & \alu|ShiftRight1~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[1]~7_combout\,
	datac => \alu|ShiftRight1~11_combout\,
	datad => \alu|ShiftRight0~12_combout\,
	combout => \alu|ShiftRight0~13_combout\);

-- Location: LCCOMB_X68_Y14_N20
\alu|ShiftRight1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~12_combout\ = (\mux_ulaA|m_out[0]~1_combout\ & (\mux_ulaB|m_out[3]~60_combout\)) # (!\mux_ulaA|m_out[0]~1_combout\ & ((\mux_ulaB|m_out[2]~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[3]~60_combout\,
	datac => \mux_ulaB|m_out[2]~62_combout\,
	datad => \mux_ulaA|m_out[0]~1_combout\,
	combout => \alu|ShiftRight1~12_combout\);

-- Location: LCCOMB_X67_Y14_N2
\alu|ShiftRight1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~13_combout\ = (\mux_ulaA|m_out[0]~1_combout\ & (\mux_ulaB|m_out[1]~64_combout\)) # (!\mux_ulaA|m_out[0]~1_combout\ & ((\mux_ulaB|m_out[0]~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaB|m_out[1]~64_combout\,
	datac => \mux_ulaA|m_out[0]~1_combout\,
	datad => \mux_ulaB|m_out[0]~65_combout\,
	combout => \alu|ShiftRight1~13_combout\);

-- Location: LCCOMB_X68_Y14_N30
\alu|ShiftRight1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~14_combout\ = (\mux_ulaA|m_out[1]~7_combout\ & (((\alu|ShiftRight1~12_combout\)))) # (!\mux_ulaA|m_out[1]~7_combout\ & (!\ctr_mips|s_aluBin\(0) & ((\alu|ShiftRight1~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[1]~7_combout\,
	datab => \ctr_mips|s_aluBin\(0),
	datac => \alu|ShiftRight1~12_combout\,
	datad => \alu|ShiftRight1~13_combout\,
	combout => \alu|ShiftRight1~14_combout\);

-- Location: LCCOMB_X72_Y15_N0
\alu|ShiftRight1~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~15_combout\ = (!\mux_ulaA|m_out[3]~3_combout\ & ((\mux_ulaA|m_out[2]~5_combout\ & (\alu|ShiftRight0~13_combout\)) # (!\mux_ulaA|m_out[2]~5_combout\ & ((\alu|ShiftRight1~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[3]~3_combout\,
	datab => \mux_ulaA|m_out[2]~5_combout\,
	datac => \alu|ShiftRight0~13_combout\,
	datad => \alu|ShiftRight1~14_combout\,
	combout => \alu|ShiftRight1~15_combout\);

-- Location: LCCOMB_X72_Y15_N18
\alu|ShiftRight1~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~17_combout\ = (\alu|ShiftRight1~15_combout\) # ((\mux_ulaA|m_out[3]~3_combout\ & \alu|ShiftRight1~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[3]~3_combout\,
	datac => \alu|ShiftRight1~16_combout\,
	datad => \alu|ShiftRight1~15_combout\,
	combout => \alu|ShiftRight1~17_combout\);

-- Location: LCCOMB_X72_Y15_N28
\alu|ShiftRight1~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~19_combout\ = (\alu|ShiftRight1~10_combout\ & ((\alu|ShiftRight0~35_combout\) # ((\alu|ShiftLeft0~18_combout\ & \alu|ShiftRight1~17_combout\)))) # (!\alu|ShiftRight1~10_combout\ & (\alu|ShiftLeft0~18_combout\ & 
-- ((\alu|ShiftRight1~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~10_combout\,
	datab => \alu|ShiftLeft0~18_combout\,
	datac => \alu|ShiftRight0~35_combout\,
	datad => \alu|ShiftRight1~17_combout\,
	combout => \alu|ShiftRight1~19_combout\);

-- Location: LCCOMB_X72_Y15_N14
\alu|Mux31~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux31~11_combout\ = (\actr|alu_ctr[0]~20_combout\ & ((\alu|ShiftRight1~19_combout\) # ((\alu|ShiftLeft0~19_combout\ & \mux_ulaB|m_out[31]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~19_combout\,
	datab => \mux_ulaB|m_out[31]~31_combout\,
	datac => \actr|alu_ctr[0]~20_combout\,
	datad => \alu|ShiftRight1~19_combout\,
	combout => \alu|Mux31~11_combout\);

-- Location: LCCOMB_X72_Y15_N2
\alu|Mux31~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux31~9_combout\ = (\actr|alu_ctr[0]~20_combout\ & ((\alu|ShiftRight1~19_combout\))) # (!\actr|alu_ctr[0]~20_combout\ & (\alu|Add1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[0]~20_combout\,
	datac => \alu|Add1~0_combout\,
	datad => \alu|ShiftRight1~19_combout\,
	combout => \alu|Mux31~9_combout\);

-- Location: LCCOMB_X72_Y15_N16
\alu|Mux31~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux31~10_combout\ = (\actr|alu_ctr[2]~21_combout\ & (((\actr|alu_ctr[1]~17_combout\)))) # (!\actr|alu_ctr[2]~21_combout\ & ((\actr|alu_ctr[1]~17_combout\ & (\alu|Mux31~8_combout\)) # (!\actr|alu_ctr[1]~17_combout\ & ((\alu|Mux31~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux31~8_combout\,
	datab => \actr|alu_ctr[2]~21_combout\,
	datac => \actr|alu_ctr[1]~17_combout\,
	datad => \alu|Mux31~9_combout\,
	combout => \alu|Mux31~10_combout\);

-- Location: LCCOMB_X70_Y17_N12
\alu|Mux31~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux31~7_combout\ = (\actr|alu_ctr[0]~20_combout\ & ((\alu|tmp[31]~62_combout\))) # (!\actr|alu_ctr[0]~20_combout\ & (\alu|tmp[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \actr|alu_ctr[0]~20_combout\,
	datac => \alu|tmp[0]~0_combout\,
	datad => \alu|tmp[31]~62_combout\,
	combout => \alu|Mux31~7_combout\);

-- Location: LCCOMB_X72_Y15_N12
\alu|Mux31~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux31~12_combout\ = (\actr|alu_ctr[2]~21_combout\ & ((\alu|Mux31~10_combout\ & (\alu|Mux31~11_combout\)) # (!\alu|Mux31~10_combout\ & ((\alu|Mux31~7_combout\))))) # (!\actr|alu_ctr[2]~21_combout\ & (((\alu|Mux31~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[2]~21_combout\,
	datab => \alu|Mux31~11_combout\,
	datac => \alu|Mux31~10_combout\,
	datad => \alu|Mux31~7_combout\,
	combout => \alu|Mux31~12_combout\);

-- Location: LCCOMB_X72_Y15_N6
\alu|Mux31~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux31~13_combout\ = (\actr|alu_ctr[3]~25_combout\ & (\actr|alu_ctr[1]~17_combout\ & (\alu|Mux31~6_combout\))) # (!\actr|alu_ctr[3]~25_combout\ & (((\alu|Mux31~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[1]~17_combout\,
	datab => \actr|alu_ctr[3]~25_combout\,
	datac => \alu|Mux31~6_combout\,
	datad => \alu|Mux31~12_combout\,
	combout => \alu|Mux31~13_combout\);

-- Location: LCFF_X72_Y15_N11
\regULA|sr_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \alu|Mux31~13_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regULA|sr_out\(0));

-- Location: LCCOMB_X62_Y17_N18
\mux_store|m_out[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_store|m_out[3]~0_combout\ = (\ctr_mips|pstate.streghalf_st~regout\ & (((\regULA|sr_out\(1))))) # (!\ctr_mips|pstate.streghalf_st~regout\ & (\ctr_mips|pstate.stregbyte_st~regout\ & ((\regULA|sr_out\(1)) # (\regULA|sr_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.streghalf_st~regout\,
	datab => \ctr_mips|pstate.stregbyte_st~regout\,
	datac => \regULA|sr_out\(1),
	datad => \regULA|sr_out\(0),
	combout => \mux_store|m_out[3]~0_combout\);

-- Location: LCCOMB_X63_Y17_N14
\mux_store|m_out[2]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_store|m_out[2]~3_combout\ = (\rgB|sr_out\(2) & !\mux_store|m_out[3]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(2),
	datad => \mux_store|m_out[3]~0_combout\,
	combout => \mux_store|m_out[2]~3_combout\);

-- Location: LCCOMB_X63_Y15_N0
\rdm|sr_out[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \rdm|sr_out[0]~0_combout\ = (\regULA|sr_out\(1) & (\memory|altsyncram_component|auto_generated|q_a\(24))) # (!\regULA|sr_out\(1) & ((\memory|altsyncram_component|auto_generated|q_a\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|altsyncram_component|auto_generated|q_a\(24),
	datab => \regULA|sr_out\(1),
	datad => \memory|altsyncram_component|auto_generated|q_a\(8),
	combout => \rdm|sr_out[0]~0_combout\);

-- Location: LCCOMB_X63_Y15_N14
\mux_mdr|m_out[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_mdr|m_out[0]~0_combout\ = (\rdm|sr_out[0]~32_combout\ & (\memory|altsyncram_component|auto_generated|q_a\(16))) # (!\rdm|sr_out[0]~32_combout\ & ((\memory|altsyncram_component|auto_generated|q_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory|altsyncram_component|auto_generated|q_a\(16),
	datac => \rdm|sr_out[0]~32_combout\,
	datad => \memory|altsyncram_component|auto_generated|q_a\(0),
	combout => \mux_mdr|m_out[0]~0_combout\);

-- Location: LCFF_X63_Y15_N1
\rdm|sr_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \rdm|sr_out[0]~0_combout\,
	sdata => \mux_mdr|m_out[0]~0_combout\,
	sload => \rdm|sr_out[0]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rdm|sr_out\(0));

-- Location: LCCOMB_X63_Y16_N10
\breg_data_mux|m_out[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[0]~0_combout\ = (\ctr_mips|pstate.ldreg_st~regout\ & (\rdm|sr_out\(0))) # (!\ctr_mips|pstate.ldreg_st~regout\ & ((\regULA|sr_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.ldreg_st~regout\,
	datab => \rdm|sr_out\(0),
	datad => \regULA|sr_out\(0),
	combout => \breg_data_mux|m_out[0]~0_combout\);

-- Location: LCCOMB_X66_Y15_N0
\bcoreg|regB[1]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regB[1]~31_combout\ = (!\bcoreg|Equal1~1_combout\ & ((\bcoreg|breg32~45\ & (\bcoreg|breg32_rtl_1_bypass\(13))) # (!\bcoreg|breg32~45\ & ((\bcoreg|breg32_rtl_1|auto_generated|ram_block1a1\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_1_bypass\(13),
	datab => \bcoreg|Equal1~1_combout\,
	datac => \bcoreg|breg32~45\,
	datad => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a1\,
	combout => \bcoreg|regB[1]~31_combout\);

-- Location: LCFF_X66_Y15_N1
\rgB|sr_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|regB[1]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgB|sr_out\(1));

-- Location: LCCOMB_X63_Y17_N20
\mux_store|m_out[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_store|m_out[1]~2_combout\ = (\rgB|sr_out\(1) & !\mux_store|m_out[3]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rgB|sr_out\(1),
	datad => \mux_store|m_out[3]~0_combout\,
	combout => \mux_store|m_out[1]~2_combout\);

-- Location: LCFF_X70_Y16_N17
\ir|sr_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \memory|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ir|sr_out\(5));

-- Location: LCCOMB_X67_Y16_N26
\actr|alu_ctr[3]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \actr|alu_ctr[3]~22_combout\ = (\ir|sr_out\(4)) # (((\ir|sr_out\(0)) # (\ir|sr_out\(2))) # (!\ir|sr_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(4),
	datab => \ir|sr_out\(3),
	datac => \ir|sr_out\(0),
	datad => \ir|sr_out\(2),
	combout => \actr|alu_ctr[3]~22_combout\);

-- Location: LCCOMB_X69_Y16_N30
\actr|alu_ctr[3]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \actr|alu_ctr[3]~23_combout\ = (((\actr|alu_ctr[3]~22_combout\) # (!\ir|sr_out\(5))) # (!\actr|Equal5~0_combout\)) # (!\ir|sr_out\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(1),
	datab => \actr|Equal5~0_combout\,
	datac => \ir|sr_out\(5),
	datad => \actr|alu_ctr[3]~22_combout\,
	combout => \actr|alu_ctr[3]~23_combout\);

-- Location: LCCOMB_X69_Y16_N6
\actr|alu_ctr[3]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \actr|alu_ctr[3]~25_combout\ = (\actr|alu_ctr[3]~14_combout\ & (\actr|alu_ctr[3]~23_combout\)) # (!\actr|alu_ctr[3]~14_combout\ & ((\actr|alu_ctr[3]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \actr|alu_ctr[3]~23_combout\,
	datac => \actr|alu_ctr[3]~24_combout\,
	datad => \actr|alu_ctr[3]~14_combout\,
	combout => \actr|alu_ctr[3]~25_combout\);

-- Location: LCCOMB_X67_Y18_N26
\alu|Mux30~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux30~4_combout\ = (\alu|tmp[1]~2_combout\ & (!\actr|alu_ctr[3]~25_combout\ & !\actr|alu_ctr[0]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|tmp[1]~2_combout\,
	datac => \actr|alu_ctr[3]~25_combout\,
	datad => \actr|alu_ctr[0]~20_combout\,
	combout => \alu|Mux30~4_combout\);

-- Location: LCCOMB_X67_Y18_N18
\alu|Mux30~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux30~12_combout\ = (!\mux_ulaB|m_out[1]~63_combout\ & (!\mux_ulaA|m_out[1]~7_combout\ & (\actr|alu_ctr[3]~25_combout\ & !\actr|alu_ctr[0]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[1]~63_combout\,
	datab => \mux_ulaA|m_out[1]~7_combout\,
	datac => \actr|alu_ctr[3]~25_combout\,
	datad => \actr|alu_ctr[0]~20_combout\,
	combout => \alu|Mux30~12_combout\);

-- Location: LCCOMB_X67_Y15_N12
\alu|ShiftRight1~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~37_combout\ = (\mux_ulaA|m_out[1]~7_combout\ & ((\mux_ulaB|m_out[16]~79_combout\))) # (!\mux_ulaA|m_out[1]~7_combout\ & (\mux_ulaB|m_out[14]~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[1]~7_combout\,
	datac => \mux_ulaB|m_out[14]~38_combout\,
	datad => \mux_ulaB|m_out[16]~79_combout\,
	combout => \alu|ShiftRight1~37_combout\);

-- Location: LCCOMB_X67_Y15_N30
\alu|ShiftRight0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~46_combout\ = (\mux_ulaA|m_out[0]~1_combout\ & ((\alu|ShiftRight1~37_combout\))) # (!\mux_ulaA|m_out[0]~1_combout\ & (\alu|ShiftRight0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[0]~1_combout\,
	datac => \alu|ShiftRight0~14_combout\,
	datad => \alu|ShiftRight1~37_combout\,
	combout => \alu|ShiftRight0~46_combout\);

-- Location: LCCOMB_X66_Y19_N22
\alu|ShiftRight1~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~29_combout\ = (\mux_ulaA|m_out[1]~7_combout\ & (\mux_ulaB|m_out[12]~42_combout\)) # (!\mux_ulaA|m_out[1]~7_combout\ & ((\mux_ulaB|m_out[10]~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaB|m_out[12]~42_combout\,
	datac => \mux_ulaB|m_out[10]~46_combout\,
	datad => \mux_ulaA|m_out[1]~7_combout\,
	combout => \alu|ShiftRight1~29_combout\);

-- Location: LCCOMB_X66_Y19_N16
\alu|ShiftRight0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~43_combout\ = (\mux_ulaA|m_out[0]~1_combout\ & ((\alu|ShiftRight1~29_combout\))) # (!\mux_ulaA|m_out[0]~1_combout\ & (\alu|ShiftRight0~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|ShiftRight0~17_combout\,
	datac => \mux_ulaA|m_out[0]~1_combout\,
	datad => \alu|ShiftRight1~29_combout\,
	combout => \alu|ShiftRight0~43_combout\);

-- Location: LCCOMB_X66_Y18_N24
\alu|ShiftRight1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~30_combout\ = (!\mux_ulaA|m_out[4]~9_combout\ & (\alu|ShiftRight0~43_combout\ & \alu|ShiftRight1~89_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA|m_out[4]~9_combout\,
	datac => \alu|ShiftRight0~43_combout\,
	datad => \alu|ShiftRight1~89_combout\,
	combout => \alu|ShiftRight1~30_combout\);

-- Location: LCCOMB_X66_Y18_N14
\alu|ShiftRight1~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~34_combout\ = (\mux_ulaA|m_out[0]~1_combout\ & (\mux_ulaB|m_out[4]~58_combout\)) # (!\mux_ulaA|m_out[0]~1_combout\ & ((\mux_ulaB|m_out[3]~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaB|m_out[4]~58_combout\,
	datac => \mux_ulaB|m_out[3]~60_combout\,
	datad => \mux_ulaA|m_out[0]~1_combout\,
	combout => \alu|ShiftRight1~34_combout\);

-- Location: LCCOMB_X66_Y16_N10
\mux_ulaB|m_out[1]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[1]~63_combout\ = (!\ctr_mips|s_aluBin\(0) & ((\ctr_mips|WideOr0~0_combout\ & ((\rgB|sr_out\(1)))) # (!\ctr_mips|WideOr0~0_combout\ & (\ir|sr_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(1),
	datab => \rgB|sr_out\(1),
	datac => \ctr_mips|WideOr0~0_combout\,
	datad => \ctr_mips|s_aluBin\(0),
	combout => \mux_ulaB|m_out[1]~63_combout\);

-- Location: LCCOMB_X66_Y18_N12
\alu|ShiftRight1~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~33_combout\ = (!\mux_ulaA|m_out[1]~7_combout\ & ((\mux_ulaA|m_out[0]~1_combout\ & ((\mux_ulaB|m_out[2]~62_combout\))) # (!\mux_ulaA|m_out[0]~1_combout\ & (\mux_ulaB|m_out[1]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[1]~7_combout\,
	datab => \mux_ulaA|m_out[0]~1_combout\,
	datac => \mux_ulaB|m_out[1]~63_combout\,
	datad => \mux_ulaB|m_out[2]~62_combout\,
	combout => \alu|ShiftRight1~33_combout\);

-- Location: LCCOMB_X66_Y18_N4
\alu|ShiftRight1~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~35_combout\ = (\alu|ShiftRight1~33_combout\) # ((\mux_ulaA|m_out[1]~7_combout\ & \alu|ShiftRight1~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA|m_out[1]~7_combout\,
	datac => \alu|ShiftRight1~34_combout\,
	datad => \alu|ShiftRight1~33_combout\,
	combout => \alu|ShiftRight1~35_combout\);

-- Location: LCCOMB_X66_Y16_N0
\alu|ShiftRight0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~44_combout\ = (\mux_ulaA|m_out[1]~7_combout\ & ((\mux_ulaA|m_out[0]~1_combout\ & ((\mux_ulaB|m_out[8]~50_combout\))) # (!\mux_ulaA|m_out[0]~1_combout\ & (\mux_ulaB|m_out[7]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[7]~52_combout\,
	datab => \mux_ulaB|m_out[8]~50_combout\,
	datac => \mux_ulaA|m_out[0]~1_combout\,
	datad => \mux_ulaA|m_out[1]~7_combout\,
	combout => \alu|ShiftRight0~44_combout\);

-- Location: LCCOMB_X66_Y18_N30
\alu|ShiftRight1~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~31_combout\ = (\mux_ulaA|m_out[0]~1_combout\ & (\mux_ulaB|m_out[6]~54_combout\)) # (!\mux_ulaA|m_out[0]~1_combout\ & ((\mux_ulaB|m_out[5]~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaB|m_out[6]~54_combout\,
	datac => \mux_ulaA|m_out[0]~1_combout\,
	datad => \mux_ulaB|m_out[5]~56_combout\,
	combout => \alu|ShiftRight1~31_combout\);

-- Location: LCCOMB_X66_Y18_N28
\alu|ShiftRight0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~45_combout\ = (\alu|ShiftRight0~44_combout\) # ((!\mux_ulaA|m_out[1]~7_combout\ & \alu|ShiftRight1~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA|m_out[1]~7_combout\,
	datac => \alu|ShiftRight0~44_combout\,
	datad => \alu|ShiftRight1~31_combout\,
	combout => \alu|ShiftRight0~45_combout\);

-- Location: LCCOMB_X66_Y18_N10
\alu|ShiftRight1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~32_combout\ = (!\mux_ulaA|m_out[3]~3_combout\ & (!\mux_ulaA|m_out[4]~9_combout\ & (\mux_ulaA|m_out[2]~5_combout\ & \alu|ShiftRight0~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[3]~3_combout\,
	datab => \mux_ulaA|m_out[4]~9_combout\,
	datac => \mux_ulaA|m_out[2]~5_combout\,
	datad => \alu|ShiftRight0~45_combout\,
	combout => \alu|ShiftRight1~32_combout\);

-- Location: LCCOMB_X66_Y18_N2
\alu|ShiftRight1~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~36_combout\ = (\alu|ShiftRight1~32_combout\) # ((!\mux_ulaA|m_out[4]~9_combout\ & (\alu|Mux31~14_combout\ & \alu|ShiftRight1~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[4]~9_combout\,
	datab => \alu|Mux31~14_combout\,
	datac => \alu|ShiftRight1~35_combout\,
	datad => \alu|ShiftRight1~32_combout\,
	combout => \alu|ShiftRight1~36_combout\);

-- Location: LCCOMB_X66_Y18_N26
\alu|ShiftRight1~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~39_combout\ = (\alu|ShiftRight1~30_combout\) # ((\alu|ShiftRight1~36_combout\) # ((\alu|ShiftRight1~38_combout\ & \alu|ShiftRight0~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~38_combout\,
	datab => \alu|ShiftRight0~46_combout\,
	datac => \alu|ShiftRight1~30_combout\,
	datad => \alu|ShiftRight1~36_combout\,
	combout => \alu|ShiftRight1~39_combout\);

-- Location: LCCOMB_X67_Y18_N20
\alu|Mux30~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux30~13_combout\ = (\alu|Mux30~17_combout\ & ((\alu|ShiftLeft0~19_combout\ & (\mux_ulaB|m_out[31]~31_combout\)) # (!\alu|ShiftLeft0~19_combout\ & ((\alu|ShiftRight1~39_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux30~17_combout\,
	datab => \mux_ulaB|m_out[31]~31_combout\,
	datac => \alu|ShiftLeft0~19_combout\,
	datad => \alu|ShiftRight1~39_combout\,
	combout => \alu|Mux30~13_combout\);

-- Location: LCCOMB_X67_Y18_N14
\alu|Mux30~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux30~14_combout\ = (\alu|Mux30~12_combout\) # ((\alu|Mux30~13_combout\) # ((\alu|Mux30~7_combout\ & \alu|ShiftRight0~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux30~7_combout\,
	datab => \alu|Mux30~12_combout\,
	datac => \alu|Mux30~13_combout\,
	datad => \alu|ShiftRight0~49_combout\,
	combout => \alu|Mux30~14_combout\);

-- Location: LCCOMB_X67_Y18_N24
\pc|sr_out~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc|sr_out~41_combout\ = (\ctr_mips|pstate.branch_ex_st~regout\ & (((\regULA|sr_out\(1))))) # (!\ctr_mips|pstate.branch_ex_st~regout\ & (!\ctr_mips|pstate.jump_ex_st~regout\ & (\alu|Mux30~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.branch_ex_st~regout\,
	datab => \ctr_mips|pstate.jump_ex_st~regout\,
	datac => \alu|Mux30~15_combout\,
	datad => \regULA|sr_out\(1),
	combout => \pc|sr_out~41_combout\);

-- Location: LCFF_X67_Y18_N25
\pc|sr_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \pc|sr_out~41_combout\,
	sclr => \rst~combout\,
	ena => \pc|sr_out[0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|sr_out\(1));

-- Location: LCCOMB_X67_Y18_N4
\alu|a32~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|a32~2_combout\ = \mux_ulaB|m_out[1]~63_combout\ $ (((\ctr_mips|WideOr1~combout\ & ((\mux_ulaA|m_out[1]~6_combout\))) # (!\ctr_mips|WideOr1~combout\ & (\pc|sr_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[1]~63_combout\,
	datab => \ctr_mips|WideOr1~combout\,
	datac => \pc|sr_out\(1),
	datad => \mux_ulaA|m_out[1]~6_combout\,
	combout => \alu|a32~2_combout\);

-- Location: LCCOMB_X67_Y18_N28
\alu|ShiftLeft0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~22_combout\ = (\alu|ShiftLeft0~21_combout\ & (!\mux_ulaA|m_out[4]~9_combout\ & (!\alu|ShiftLeft0~17_combout\ & !\alu|ShiftLeft0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~21_combout\,
	datab => \mux_ulaA|m_out[4]~9_combout\,
	datac => \alu|ShiftLeft0~17_combout\,
	datad => \alu|ShiftLeft0~14_combout\,
	combout => \alu|ShiftLeft0~22_combout\);

-- Location: LCCOMB_X67_Y18_N2
\alu|Mux30~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux30~6_combout\ = (\alu|Mux30~5_combout\ & ((\alu|a32~2_combout\) # ((!\actr|alu_ctr[3]~25_combout\)))) # (!\alu|Mux30~5_combout\ & (((\actr|alu_ctr[3]~25_combout\ & \alu|ShiftLeft0~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux30~5_combout\,
	datab => \alu|a32~2_combout\,
	datac => \actr|alu_ctr[3]~25_combout\,
	datad => \alu|ShiftLeft0~22_combout\,
	combout => \alu|Mux30~6_combout\);

-- Location: LCCOMB_X67_Y18_N16
\alu|Mux30~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux30~9_combout\ = (\actr|alu_ctr[0]~20_combout\ & (!\actr|alu_ctr[3]~25_combout\ & (!\alu|ShiftLeft0~19_combout\ & \alu|ShiftRight1~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[0]~20_combout\,
	datab => \actr|alu_ctr[3]~25_combout\,
	datac => \alu|ShiftLeft0~19_combout\,
	datad => \alu|ShiftRight1~39_combout\,
	combout => \alu|Mux30~9_combout\);

-- Location: LCCOMB_X67_Y18_N30
\alu|Mux30~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux30~8_combout\ = (\alu|Mux30~7_combout\ & ((\alu|ShiftRight1~27_combout\) # (\alu|ShiftRight1~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|ShiftRight1~27_combout\,
	datac => \alu|Mux30~7_combout\,
	datad => \alu|ShiftRight1~28_combout\,
	combout => \alu|Mux30~8_combout\);

-- Location: LCCOMB_X67_Y18_N22
\alu|Mux30~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux30~10_combout\ = (\alu|Mux30~9_combout\) # ((\alu|Mux30~8_combout\) # ((\alu|Mux30~16_combout\ & \alu|Add1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux30~16_combout\,
	datab => \alu|Add1~2_combout\,
	datac => \alu|Mux30~9_combout\,
	datad => \alu|Mux30~8_combout\,
	combout => \alu|Mux30~10_combout\);

-- Location: LCCOMB_X67_Y18_N12
\alu|Mux30~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux30~11_combout\ = (\actr|alu_ctr[1]~17_combout\ & ((\alu|Mux30~6_combout\) # ((\actr|alu_ctr[2]~21_combout\)))) # (!\actr|alu_ctr[1]~17_combout\ & (((!\actr|alu_ctr[2]~21_combout\ & \alu|Mux30~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[1]~17_combout\,
	datab => \alu|Mux30~6_combout\,
	datac => \actr|alu_ctr[2]~21_combout\,
	datad => \alu|Mux30~10_combout\,
	combout => \alu|Mux30~11_combout\);

-- Location: LCCOMB_X67_Y18_N8
\alu|Mux30~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux30~15_combout\ = (\actr|alu_ctr[2]~21_combout\ & ((\alu|Mux30~11_combout\ & ((\alu|Mux30~14_combout\))) # (!\alu|Mux30~11_combout\ & (\alu|Mux30~4_combout\)))) # (!\actr|alu_ctr[2]~21_combout\ & (((\alu|Mux30~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[2]~21_combout\,
	datab => \alu|Mux30~4_combout\,
	datac => \alu|Mux30~14_combout\,
	datad => \alu|Mux30~11_combout\,
	combout => \alu|Mux30~15_combout\);

-- Location: LCFF_X67_Y18_N9
\regULA|sr_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \alu|Mux30~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regULA|sr_out\(1));

-- Location: LCCOMB_X63_Y17_N2
\mem_sel|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mem_sel|Mux3~0_combout\ = (\ctr_mips|pstate.streghalf_st~regout\ & (!\ctr_mips|pstate.stregbyte_st~regout\ & (!\regULA|sr_out\(1)))) # (!\ctr_mips|pstate.streghalf_st~regout\ & (((!\regULA|sr_out\(1) & !\regULA|sr_out\(0))) # 
-- (!\ctr_mips|pstate.stregbyte_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.streghalf_st~regout\,
	datab => \ctr_mips|pstate.stregbyte_st~regout\,
	datac => \regULA|sr_out\(1),
	datad => \regULA|sr_out\(0),
	combout => \mem_sel|Mux3~0_combout\);

-- Location: LCFF_X70_Y16_N15
\ir|sr_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \memory|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ir|sr_out\(1));

-- Location: LCCOMB_X69_Y16_N0
\actr|alu_ctr[0]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \actr|alu_ctr[0]~19_combout\ = (!\actr|Equal5~1_combout\ & ((\ir|sr_out\(0) $ (!\ir|sr_out\(1))) # (!\actr|alu_ctr~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|Equal5~1_combout\,
	datab => \ir|sr_out\(0),
	datac => \ir|sr_out\(1),
	datad => \actr|alu_ctr~15_combout\,
	combout => \actr|alu_ctr[0]~19_combout\);

-- Location: LCCOMB_X70_Y16_N14
\actr|alu_ctr[0]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \actr|alu_ctr[0]~18_combout\ = (!\ir|sr_out\(5) & (\ir|sr_out\(1) & \actr|alu_ctr~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(5),
	datac => \ir|sr_out\(1),
	datad => \actr|alu_ctr~26_combout\,
	combout => \actr|alu_ctr[0]~18_combout\);

-- Location: LCCOMB_X69_Y16_N10
\actr|alu_ctr[0]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \actr|alu_ctr[0]~20_combout\ = (\actr|alu_ctr[3]~14_combout\ & (\actr|alu_ctr~16_combout\)) # (!\actr|alu_ctr[3]~14_combout\ & (((\actr|alu_ctr[0]~18_combout\) # (!\actr|alu_ctr[0]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr~16_combout\,
	datab => \actr|alu_ctr[0]~19_combout\,
	datac => \actr|alu_ctr[0]~18_combout\,
	datad => \actr|alu_ctr[3]~14_combout\,
	combout => \actr|alu_ctr[0]~20_combout\);

-- Location: LCCOMB_X71_Y15_N22
\alu|Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux16~0_combout\ = (\actr|alu_ctr[0]~20_combout\ & (!\actr|alu_ctr[3]~25_combout\ & \alu|ShiftLeft0~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \actr|alu_ctr[0]~20_combout\,
	datac => \actr|alu_ctr[3]~25_combout\,
	datad => \alu|ShiftLeft0~18_combout\,
	combout => \alu|Mux16~0_combout\);

-- Location: LCCOMB_X72_Y17_N8
\alu|Mux28~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux28~12_combout\ = (\actr|alu_ctr[2]~21_combout\ $ (\actr|alu_ctr[1]~17_combout\)) # (!\alu|Mux16~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[2]~21_combout\,
	datac => \alu|Mux16~0_combout\,
	datad => \actr|alu_ctr[1]~17_combout\,
	combout => \alu|Mux28~12_combout\);

-- Location: LCCOMB_X66_Y19_N6
\alu|Mux22~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux22~10_combout\ = (!\mux_ulaA|m_out[3]~3_combout\ & ((\mux_ulaA|m_out[2]~5_combout\ & ((\alu|ShiftRight0~46_combout\))) # (!\mux_ulaA|m_out[2]~5_combout\ & (\alu|ShiftRight0~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~43_combout\,
	datab => \mux_ulaA|m_out[2]~5_combout\,
	datac => \mux_ulaA|m_out[3]~3_combout\,
	datad => \alu|ShiftRight0~46_combout\,
	combout => \alu|Mux22~10_combout\);

-- Location: LCCOMB_X67_Y17_N24
\alu|a32~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|a32~9_combout\ = \mux_ulaB|m_out[9]~48_combout\ $ (\mux_ulaA|m_out[9]~33_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaB|m_out[9]~48_combout\,
	datac => \mux_ulaA|m_out[9]~33_combout\,
	combout => \alu|a32~9_combout\);

-- Location: LCCOMB_X72_Y17_N26
\alu|Mux22~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux22~3_combout\ = (\alu|Mux22~2_combout\ & ((\alu|Add1~18_combout\) # ((!\alu|Mux28~8_combout\)))) # (!\alu|Mux22~2_combout\ & (((\alu|ShiftRight1~81_combout\ & \alu|Mux28~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux22~2_combout\,
	datab => \alu|Add1~18_combout\,
	datac => \alu|ShiftRight1~81_combout\,
	datad => \alu|Mux28~8_combout\,
	combout => \alu|Mux22~3_combout\);

-- Location: LCCOMB_X72_Y17_N20
\alu|Mux22~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux22~4_combout\ = (\alu|Mux28~23_combout\ & (\alu|Mux28~9_combout\ & (\alu|tmp[9]~18_combout\))) # (!\alu|Mux28~23_combout\ & (((\alu|Mux22~3_combout\)) # (!\alu|Mux28~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~23_combout\,
	datab => \alu|Mux28~9_combout\,
	datac => \alu|tmp[9]~18_combout\,
	datad => \alu|Mux22~3_combout\,
	combout => \alu|Mux22~4_combout\);

-- Location: LCCOMB_X72_Y17_N10
\alu|Mux22~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux22~5_combout\ = (\alu|Mux28~7_combout\ & ((\alu|Mux22~4_combout\ & ((\alu|ShiftRight0~86_combout\))) # (!\alu|Mux22~4_combout\ & (\mux_ulaB|m_out[31]~31_combout\)))) # (!\alu|Mux28~7_combout\ & (((\alu|Mux22~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~31_combout\,
	datab => \alu|Mux28~7_combout\,
	datac => \alu|Mux22~4_combout\,
	datad => \alu|ShiftRight0~86_combout\,
	combout => \alu|Mux22~5_combout\);

-- Location: LCCOMB_X72_Y17_N0
\alu|Mux22~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux22~12_combout\ = (\alu|Mux22~5_combout\ & (((\actr|alu_ctr[0]~20_combout\) # (!\actr|alu_ctr[2]~21_combout\)) # (!\actr|alu_ctr[1]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[1]~17_combout\,
	datab => \actr|alu_ctr[0]~20_combout\,
	datac => \actr|alu_ctr[2]~21_combout\,
	datad => \alu|Mux22~5_combout\,
	combout => \alu|Mux22~12_combout\);

-- Location: LCCOMB_X72_Y17_N12
\alu|Mux22~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux22~7_combout\ = (\alu|Mux28~5_combout\ & ((\alu|Mux28~4_combout\ & (!\alu|Mux22~6_combout\)) # (!\alu|Mux28~4_combout\ & ((\alu|Mux22~12_combout\))))) # (!\alu|Mux28~5_combout\ & (((\alu|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux22~6_combout\,
	datab => \alu|Mux28~5_combout\,
	datac => \alu|Mux28~4_combout\,
	datad => \alu|Mux22~12_combout\,
	combout => \alu|Mux22~7_combout\);

-- Location: LCCOMB_X72_Y17_N6
\alu|Mux22~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux22~8_combout\ = (\alu|Mux28~6_combout\ & ((\alu|Mux22~7_combout\ & (\alu|a32~9_combout\)) # (!\alu|Mux22~7_combout\ & ((\alu|ShiftLeft0~51_combout\))))) # (!\alu|Mux28~6_combout\ & (((\alu|Mux22~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~6_combout\,
	datab => \alu|a32~9_combout\,
	datac => \alu|ShiftLeft0~51_combout\,
	datad => \alu|Mux22~7_combout\,
	combout => \alu|Mux22~8_combout\);

-- Location: LCCOMB_X72_Y17_N4
\alu|Mux22~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux22~11_combout\ = (\alu|Mux28~12_combout\ & (((\alu|Mux22~8_combout\)))) # (!\alu|Mux28~12_combout\ & ((\alu|Mux22~9_combout\) # ((\alu|Mux22~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux22~9_combout\,
	datab => \alu|Mux28~12_combout\,
	datac => \alu|Mux22~10_combout\,
	datad => \alu|Mux22~8_combout\,
	combout => \alu|Mux22~11_combout\);

-- Location: LCFF_X72_Y17_N5
\regULA|sr_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \alu|Mux22~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regULA|sr_out\(9));

-- Location: LCCOMB_X71_Y21_N10
\pc|sr_out[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc|sr_out[9]~18_combout\ = (\ctr_mips|pstate.branch_ex_st~regout\ & (\regULA|sr_out\(9))) # (!\ctr_mips|pstate.branch_ex_st~regout\ & ((\alu|Mux22~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.branch_ex_st~regout\,
	datab => \regULA|sr_out\(9),
	datad => \alu|Mux22~11_combout\,
	combout => \pc|sr_out[9]~18_combout\);

-- Location: LCFF_X71_Y21_N11
\pc|sr_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \pc|sr_out[9]~18_combout\,
	sdata => \ir|sr_out\(7),
	sclr => \rst~combout\,
	sload => \ctr_mips|pstate.jump_ex_st~regout\,
	ena => \pc|sr_out[0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|sr_out\(9));

-- Location: LCCOMB_X62_Y17_N20
\mux_mem|m_out[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_mem|m_out[7]~7_combout\ = (\ctr_mips|pstate.ldregbyte_st~regout\) # ((\ctr_mips|WideOr2~1_combout\) # ((\ctr_mips|pstate.ldreghalf_st~regout\) # (\pc|sr_out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.ldregbyte_st~regout\,
	datab => \ctr_mips|WideOr2~1_combout\,
	datac => \ctr_mips|pstate.ldreghalf_st~regout\,
	datad => \pc|sr_out\(9),
	combout => \mux_mem|m_out[7]~7_combout\);

-- Location: LCFF_X70_Y16_N27
\ir|sr_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \memory|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ir|sr_out\(2));

-- Location: LCCOMB_X70_Y16_N8
\actr|alu_ctr~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \actr|alu_ctr~4_combout\ = (\actr|alu_ctr~3_combout\ & (!\ir|sr_out\(2) & (\actr|alu_ctr~2_combout\ & \actr|Equal5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr~3_combout\,
	datab => \ir|sr_out\(2),
	datac => \actr|alu_ctr~2_combout\,
	datad => \actr|Equal5~0_combout\,
	combout => \actr|alu_ctr~4_combout\);

-- Location: LCCOMB_X70_Y16_N0
\actr|alu_ctr[2]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \actr|alu_ctr[2]~21_combout\ = (\actr|alu_ctr~4_combout\) # ((\actr|alu_ctr[2]~10_combout\ & (!\actr|Equal5~4_combout\ & \actr|alu_ctr[2]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[2]~10_combout\,
	datab => \actr|Equal5~4_combout\,
	datac => \actr|alu_ctr~4_combout\,
	datad => \actr|alu_ctr[2]~9_combout\,
	combout => \actr|alu_ctr[2]~21_combout\);

-- Location: LCCOMB_X71_Y15_N16
\alu|Mux14~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux14~10_combout\ = (!\actr|alu_ctr[3]~25_combout\ & ((\actr|alu_ctr[0]~20_combout\) # ((!\actr|alu_ctr[1]~17_combout\) # (!\actr|alu_ctr[2]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[0]~20_combout\,
	datab => \actr|alu_ctr[2]~21_combout\,
	datac => \actr|alu_ctr[3]~25_combout\,
	datad => \actr|alu_ctr[1]~17_combout\,
	combout => \alu|Mux14~10_combout\);

-- Location: LCCOMB_X70_Y14_N4
\alu|Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux8~1_combout\ = (\alu|Mux12~19_combout\ & ((\alu|Mux12~6_combout\ & (\alu|Mux8~0_combout\)) # (!\alu|Mux12~6_combout\ & ((\alu|ShiftLeft0~43_combout\))))) # (!\alu|Mux12~19_combout\ & (((\alu|Mux12~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux8~0_combout\,
	datab => \alu|Mux12~19_combout\,
	datac => \alu|ShiftLeft0~43_combout\,
	datad => \alu|Mux12~6_combout\,
	combout => \alu|Mux8~1_combout\);

-- Location: LCCOMB_X70_Y14_N22
\alu|Mux8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux8~2_combout\ = (\alu|Mux12~18_combout\ & (((\alu|Mux8~1_combout\)))) # (!\alu|Mux12~18_combout\ & ((\alu|Mux8~1_combout\ & (\alu|ShiftLeft0~77_combout\)) # (!\alu|Mux8~1_combout\ & ((\alu|ShiftLeft0~109_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~77_combout\,
	datab => \alu|Mux12~18_combout\,
	datac => \alu|Mux8~1_combout\,
	datad => \alu|ShiftLeft0~109_combout\,
	combout => \alu|Mux8~2_combout\);

-- Location: LCCOMB_X70_Y14_N20
\alu|Mux8~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux8~3_combout\ = (\actr|alu_ctr[2]~21_combout\ & (!\alu|Mux8~0_combout\ & (!\actr|alu_ctr[0]~20_combout\))) # (!\actr|alu_ctr[2]~21_combout\ & (((\alu|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux8~0_combout\,
	datab => \actr|alu_ctr[2]~21_combout\,
	datac => \actr|alu_ctr[0]~20_combout\,
	datad => \alu|Mux8~2_combout\,
	combout => \alu|Mux8~3_combout\);

-- Location: LCCOMB_X71_Y20_N0
\alu|ShiftRight1~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~77_combout\ = (\alu|ShiftRight1~50_combout\ & ((\mux_ulaA|m_out[2]~5_combout\ & (\alu|ShiftRight1~60_combout\)) # (!\mux_ulaA|m_out[2]~5_combout\ & ((\alu|ShiftRight1~61_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[2]~5_combout\,
	datab => \alu|ShiftRight1~50_combout\,
	datac => \alu|ShiftRight1~60_combout\,
	datad => \alu|ShiftRight1~61_combout\,
	combout => \alu|ShiftRight1~77_combout\);

-- Location: LCCOMB_X71_Y20_N22
\alu|ShiftRight0~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~81_combout\ = (\alu|ShiftRight1~77_combout\) # (!\alu|ShiftRight0~80_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|ShiftRight0~80_combout\,
	datad => \alu|ShiftRight1~77_combout\,
	combout => \alu|ShiftRight0~81_combout\);

-- Location: LCCOMB_X71_Y20_N24
\alu|ShiftRight1~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~78_combout\ = (!\mux_ulaA|m_out[2]~5_combout\ & (!\mux_ulaA|m_out[1]~7_combout\ & (!\mux_ulaA|m_out[0]~1_combout\ & \mux_ulaA|m_out[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[2]~5_combout\,
	datab => \mux_ulaA|m_out[1]~7_combout\,
	datac => \mux_ulaA|m_out[0]~1_combout\,
	datad => \mux_ulaA|m_out[3]~3_combout\,
	combout => \alu|ShiftRight1~78_combout\);

-- Location: LCCOMB_X71_Y20_N26
\alu|ShiftRight1~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~79_combout\ = (\alu|ShiftRight1~49_combout\) # ((\alu|ShiftRight1~77_combout\) # ((\mux_ulaB|m_out[31]~31_combout\ & \alu|ShiftRight1~78_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~31_combout\,
	datab => \alu|ShiftRight1~49_combout\,
	datac => \alu|ShiftRight1~78_combout\,
	datad => \alu|ShiftRight1~77_combout\,
	combout => \alu|ShiftRight1~79_combout\);

-- Location: LCCOMB_X71_Y20_N30
\alu|Mux8~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux8~5_combout\ = (\alu|Mux8~4_combout\ & (((\alu|Add1~46_combout\) # (!\alu|Mux12~7_combout\)))) # (!\alu|Mux8~4_combout\ & (\alu|ShiftRight1~79_combout\ & (\alu|Mux12~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux8~4_combout\,
	datab => \alu|ShiftRight1~79_combout\,
	datac => \alu|Mux12~7_combout\,
	datad => \alu|Add1~46_combout\,
	combout => \alu|Mux8~5_combout\);

-- Location: LCCOMB_X71_Y20_N28
\alu|Mux8~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux8~6_combout\ = (\alu|Mux12~8_combout\ & (\alu|tmp[23]~46_combout\ & (\alu|Mux28~9_combout\))) # (!\alu|Mux12~8_combout\ & (((\alu|Mux8~5_combout\) # (!\alu|Mux28~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux12~8_combout\,
	datab => \alu|tmp[23]~46_combout\,
	datac => \alu|Mux28~9_combout\,
	datad => \alu|Mux8~5_combout\,
	combout => \alu|Mux8~6_combout\);

-- Location: LCCOMB_X71_Y20_N6
\alu|Mux8~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux8~7_combout\ = (\alu|Mux28~7_combout\ & ((\alu|Mux8~6_combout\ & ((\alu|ShiftRight0~81_combout\))) # (!\alu|Mux8~6_combout\ & (\mux_ulaB|m_out[31]~31_combout\)))) # (!\alu|Mux28~7_combout\ & (((\alu|Mux8~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~31_combout\,
	datab => \alu|ShiftRight0~81_combout\,
	datac => \alu|Mux28~7_combout\,
	datad => \alu|Mux8~6_combout\,
	combout => \alu|Mux8~7_combout\);

-- Location: LCCOMB_X71_Y14_N8
\alu|Mux8~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux8~8_combout\ = (\alu|Mux14~12_combout\ & ((\alu|Mux8~3_combout\) # ((\alu|Mux14~10_combout\ & \alu|Mux8~7_combout\)))) # (!\alu|Mux14~12_combout\ & (\alu|Mux14~10_combout\ & ((\alu|Mux8~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux14~12_combout\,
	datab => \alu|Mux14~10_combout\,
	datac => \alu|Mux8~3_combout\,
	datad => \alu|Mux8~7_combout\,
	combout => \alu|Mux8~8_combout\);

-- Location: LCFF_X71_Y14_N9
\regULA|sr_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \alu|Mux8~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regULA|sr_out\(23));

-- Location: LCCOMB_X65_Y18_N6
\breg_data_mux|m_out[23]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[23]~12_combout\ = (\ctr_mips|pstate.ldreg_st~regout\ & (\rdm|sr_out\(23))) # (!\ctr_mips|pstate.ldreg_st~regout\ & ((\regULA|sr_out\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rdm|sr_out\(23),
	datab => \ctr_mips|pstate.ldreg_st~regout\,
	datad => \regULA|sr_out\(23),
	combout => \breg_data_mux|m_out[23]~12_combout\);

-- Location: LCCOMB_X72_Y23_N10
\bcoreg|breg32_rtl_1_bypass[57]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_1_bypass[57]~feeder_combout\ = \breg_data_mux|m_out[23]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \breg_data_mux|m_out[23]~12_combout\,
	combout => \bcoreg|breg32_rtl_1_bypass[57]~feeder_combout\);

-- Location: LCFF_X72_Y23_N11
\bcoreg|breg32_rtl_1_bypass[57]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|breg32_rtl_1_bypass[57]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bcoreg|breg32_rtl_1_bypass\(57));

-- Location: LCCOMB_X67_Y23_N16
\bcoreg|regB[23]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regB[23]~9_combout\ = (!\bcoreg|Equal1~1_combout\ & ((\bcoreg|breg32~45\ & (\bcoreg|breg32_rtl_1_bypass\(57))) # (!\bcoreg|breg32~45\ & ((\bcoreg|breg32_rtl_1|auto_generated|ram_block1a23\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|Equal1~1_combout\,
	datab => \bcoreg|breg32_rtl_1_bypass\(57),
	datac => \bcoreg|breg32~45\,
	datad => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a23\,
	combout => \bcoreg|regB[23]~9_combout\);

-- Location: LCFF_X67_Y23_N17
\rgB|sr_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|regB[23]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgB|sr_out\(23));

-- Location: LCCOMB_X69_Y22_N8
\alu|ShiftRight0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~28_combout\ = (\mux_ulaA|m_out[1]~7_combout\ & ((\rgB|sr_out\(23)))) # (!\mux_ulaA|m_out[1]~7_combout\ & (\rgB|sr_out\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(21),
	datac => \rgB|sr_out\(23),
	datad => \mux_ulaA|m_out[1]~7_combout\,
	combout => \alu|ShiftRight0~28_combout\);

-- Location: LCCOMB_X69_Y22_N20
\alu|ShiftRight0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~29_combout\ = (\mux_ulaA|m_out[0]~1_combout\ & (\alu|ShiftRight0~28_combout\)) # (!\mux_ulaA|m_out[0]~1_combout\ & ((\alu|ShiftRight1~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[0]~1_combout\,
	datac => \alu|ShiftRight0~28_combout\,
	datad => \alu|ShiftRight1~18_combout\,
	combout => \alu|ShiftRight0~29_combout\);

-- Location: LCCOMB_X68_Y15_N14
\alu|ShiftRight0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~30_combout\ = (\mux_ulaA|m_out[2]~5_combout\ & ((\mux_ulaB|m_out[31]~30_combout\) # ((!\mux_ulaB|Equal2~0_combout\ & \alu|ShiftRight0~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~30_combout\,
	datab => \mux_ulaB|Equal2~0_combout\,
	datac => \mux_ulaA|m_out[2]~5_combout\,
	datad => \alu|ShiftRight0~29_combout\,
	combout => \alu|ShiftRight0~30_combout\);

-- Location: LCCOMB_X67_Y15_N16
\alu|ShiftRight0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~34_combout\ = (\alu|ShiftRight0~30_combout\) # ((!\mux_ulaA|m_out[2]~5_combout\ & \alu|ShiftRight0~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA|m_out[2]~5_combout\,
	datac => \alu|ShiftRight0~30_combout\,
	datad => \alu|ShiftRight0~33_combout\,
	combout => \alu|ShiftRight0~34_combout\);

-- Location: LCCOMB_X69_Y21_N30
\alu|Mux23~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux23~9_combout\ = (\mux_ulaA|m_out[3]~3_combout\ & (\alu|ShiftRight0~34_combout\)) # (!\mux_ulaA|m_out[3]~3_combout\ & ((\alu|ShiftRight1~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[3]~3_combout\,
	datac => \alu|ShiftRight0~34_combout\,
	datad => \alu|ShiftRight1~16_combout\,
	combout => \alu|Mux23~9_combout\);

-- Location: LCCOMB_X69_Y21_N20
\alu|Mux23~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux23~10_combout\ = (\alu|Mux28~12_combout\ & ((\alu|Mux23~8_combout\))) # (!\alu|Mux28~12_combout\ & (\alu|Mux23~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|Mux23~9_combout\,
	datac => \alu|Mux28~12_combout\,
	datad => \alu|Mux23~8_combout\,
	combout => \alu|Mux23~10_combout\);

-- Location: LCFF_X69_Y21_N19
\regULA|sr_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \alu|Mux23~10_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regULA|sr_out\(8));

-- Location: LCCOMB_X62_Y17_N28
\ctr_mips|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctr_mips|WideOr2~0_combout\ = (\ctr_mips|pstate.streghalf_st~regout\) # ((\ctr_mips|pstate.writemem_st~regout\) # (\ctr_mips|pstate.stregbyte_st~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctr_mips|pstate.streghalf_st~regout\,
	datac => \ctr_mips|pstate.writemem_st~regout\,
	datad => \ctr_mips|pstate.stregbyte_st~regout\,
	combout => \ctr_mips|WideOr2~0_combout\);

-- Location: LCCOMB_X62_Y17_N26
\ctr_mips|WideOr2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctr_mips|WideOr2~combout\ = (\ctr_mips|pstate.ldregbyte_st~regout\) # ((\ctr_mips|pstate.ldreghalf_st~regout\) # ((\ctr_mips|pstate.readmem_st~regout\) # (\ctr_mips|WideOr2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.ldregbyte_st~regout\,
	datab => \ctr_mips|pstate.ldreghalf_st~regout\,
	datac => \ctr_mips|pstate.readmem_st~regout\,
	datad => \ctr_mips|WideOr2~0_combout\,
	combout => \ctr_mips|WideOr2~combout\);

-- Location: LCCOMB_X62_Y17_N16
\mux_mem|m_out[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_mem|m_out[6]~6_combout\ = (\ctr_mips|WideOr2~combout\ & (\regULA|sr_out\(8))) # (!\ctr_mips|WideOr2~combout\ & ((\pc|sr_out\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regULA|sr_out\(8),
	datac => \pc|sr_out\(8),
	datad => \ctr_mips|WideOr2~combout\,
	combout => \mux_mem|m_out[6]~6_combout\);

-- Location: LCFF_X70_Y16_N7
\ir|sr_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \memory|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ir|sr_out\(7));

-- Location: LCFF_X94_Y24_N23
\bcoreg|breg32_rtl_1_bypass[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \breg_data_mux|m_out[1]~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bcoreg|breg32_rtl_1_bypass\(13));

-- Location: LCCOMB_X70_Y15_N28
\bcoreg|regA[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regA[1]~3_combout\ = (!\bcoreg|Equal0~1_combout\ & ((\bcoreg|breg32~combout\ & ((\bcoreg|breg32_rtl_1_bypass\(13)))) # (!\bcoreg|breg32~combout\ & (\bcoreg|breg32_rtl_0|auto_generated|ram_block1a1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a1\,
	datab => \bcoreg|Equal0~1_combout\,
	datac => \bcoreg|breg32~combout\,
	datad => \bcoreg|breg32_rtl_1_bypass\(13),
	combout => \bcoreg|regA[1]~3_combout\);

-- Location: LCFF_X70_Y16_N25
\rgA|sr_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \bcoreg|regA[1]~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgA|sr_out\(1));

-- Location: LCCOMB_X70_Y16_N24
\mux_ulaA|m_out[1]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaA|m_out[1]~6_combout\ = (\ir|sr_out\(5) & (((\rgA|sr_out\(1))))) # (!\ir|sr_out\(5) & ((\actr|Equal13~0_combout\ & (\ir|sr_out\(7))) # (!\actr|Equal13~0_combout\ & ((\rgA|sr_out\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(5),
	datab => \ir|sr_out\(7),
	datac => \rgA|sr_out\(1),
	datad => \actr|Equal13~0_combout\,
	combout => \mux_ulaA|m_out[1]~6_combout\);

-- Location: LCCOMB_X69_Y18_N6
\mux_ulaA|m_out[1]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaA|m_out[1]~7_combout\ = (\ctr_mips|WideOr1~combout\ & (\mux_ulaA|m_out[1]~6_combout\)) # (!\ctr_mips|WideOr1~combout\ & ((\pc|sr_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctr_mips|WideOr1~combout\,
	datac => \mux_ulaA|m_out[1]~6_combout\,
	datad => \pc|sr_out\(1),
	combout => \mux_ulaA|m_out[1]~7_combout\);

-- Location: LCCOMB_X66_Y14_N18
\alu|ShiftLeft0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~40_combout\ = (\alu|ShiftLeft0~26_combout\) # ((\mux_ulaA|m_out[1]~7_combout\ & \alu|ShiftLeft0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA|m_out[1]~7_combout\,
	datac => \alu|ShiftLeft0~20_combout\,
	datad => \alu|ShiftLeft0~26_combout\,
	combout => \alu|ShiftLeft0~40_combout\);

-- Location: LCCOMB_X67_Y14_N30
\alu|ShiftLeft0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~43_combout\ = (!\mux_ulaA|m_out[3]~3_combout\ & ((\mux_ulaA|m_out[2]~5_combout\ & ((\alu|ShiftLeft0~40_combout\))) # (!\mux_ulaA|m_out[2]~5_combout\ & (\alu|ShiftLeft0~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~42_combout\,
	datab => \alu|ShiftLeft0~40_combout\,
	datac => \mux_ulaA|m_out[2]~5_combout\,
	datad => \mux_ulaA|m_out[3]~3_combout\,
	combout => \alu|ShiftLeft0~43_combout\);

-- Location: LCCOMB_X72_Y20_N0
\alu|Mux24~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux24~6_combout\ = (\actr|alu_ctr[0]~20_combout\) # ((\mux_ulaB|m_out[7]~52_combout\) # ((\mux_ulaA|m_out[7]~35_combout\) # (!\actr|alu_ctr[1]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[0]~20_combout\,
	datab => \mux_ulaB|m_out[7]~52_combout\,
	datac => \actr|alu_ctr[1]~17_combout\,
	datad => \mux_ulaA|m_out[7]~35_combout\,
	combout => \alu|Mux24~6_combout\);

-- Location: LCCOMB_X69_Y19_N26
\alu|ShiftRight1~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~53_combout\ = (\mux_ulaA|m_out[1]~7_combout\ & (\mux_ulaB|m_out[9]~48_combout\)) # (!\mux_ulaA|m_out[1]~7_combout\ & ((\mux_ulaB|m_out[7]~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[1]~7_combout\,
	datab => \mux_ulaB|m_out[9]~48_combout\,
	datad => \mux_ulaB|m_out[7]~52_combout\,
	combout => \alu|ShiftRight1~53_combout\);

-- Location: LCCOMB_X69_Y19_N24
\alu|ShiftRight1~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~67_combout\ = (\mux_ulaA|m_out[0]~1_combout\ & (\alu|ShiftRight0~18_combout\)) # (!\mux_ulaA|m_out[0]~1_combout\ & ((\alu|ShiftRight1~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~18_combout\,
	datab => \mux_ulaA|m_out[0]~1_combout\,
	datad => \alu|ShiftRight1~53_combout\,
	combout => \alu|ShiftRight1~67_combout\);

-- Location: LCCOMB_X70_Y18_N16
\alu|Mux27~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux27~2_combout\ = (\actr|alu_ctr[0]~20_combout\ & (\alu|ShiftLeft0~18_combout\ & (\actr|alu_ctr[2]~21_combout\ $ (!\actr|alu_ctr[1]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[0]~20_combout\,
	datab => \actr|alu_ctr[2]~21_combout\,
	datac => \actr|alu_ctr[1]~17_combout\,
	datad => \alu|ShiftLeft0~18_combout\,
	combout => \alu|Mux27~2_combout\);

-- Location: LCCOMB_X69_Y18_N22
\alu|Mux27~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux27~13_combout\ = ((\ctr_mips|WideOr1~combout\ & (\mux_ulaA|m_out[3]~2_combout\)) # (!\ctr_mips|WideOr1~combout\ & ((\pc|sr_out\(3))))) # (!\alu|Mux27~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|WideOr1~combout\,
	datab => \mux_ulaA|m_out[3]~2_combout\,
	datac => \alu|Mux27~2_combout\,
	datad => \pc|sr_out\(3),
	combout => \alu|Mux27~13_combout\);

-- Location: LCCOMB_X69_Y20_N2
\alu|Mux27~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux27~7_combout\ = (\alu|Mux27~2_combout\ & (\mux_ulaA|m_out[3]~3_combout\)) # (!\alu|Mux27~2_combout\ & ((\alu|Mux28~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[3]~3_combout\,
	datac => \alu|Mux27~2_combout\,
	datad => \alu|Mux28~10_combout\,
	combout => \alu|Mux27~7_combout\);

-- Location: LCCOMB_X71_Y20_N16
\alu|Mux24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux24~0_combout\ = (\actr|alu_ctr[1]~17_combout\ & ((\mux_ulaB|m_out[7]~52_combout\ & ((\mux_ulaA|m_out[7]~35_combout\) # (\actr|alu_ctr[0]~20_combout\))) # (!\mux_ulaB|m_out[7]~52_combout\ & (\mux_ulaA|m_out[7]~35_combout\ & 
-- \actr|alu_ctr[0]~20_combout\)))) # (!\actr|alu_ctr[1]~17_combout\ & (((!\actr|alu_ctr[0]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[7]~52_combout\,
	datab => \mux_ulaA|m_out[7]~35_combout\,
	datac => \actr|alu_ctr[1]~17_combout\,
	datad => \actr|alu_ctr[0]~20_combout\,
	combout => \alu|Mux24~0_combout\);

-- Location: LCCOMB_X71_Y20_N2
\alu|Mux24~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux24~1_combout\ = (\alu|Mux28~8_combout\ & ((\alu|Mux24~0_combout\ & (\alu|Add1~14_combout\)) # (!\alu|Mux24~0_combout\ & ((\alu|ShiftRight1~79_combout\))))) # (!\alu|Mux28~8_combout\ & (((\alu|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Add1~14_combout\,
	datab => \alu|Mux28~8_combout\,
	datac => \alu|Mux24~0_combout\,
	datad => \alu|ShiftRight1~79_combout\,
	combout => \alu|Mux24~1_combout\);

-- Location: LCCOMB_X71_Y20_N4
\alu|Mux24~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux24~2_combout\ = (\alu|Mux28~9_combout\ & ((\alu|Mux28~23_combout\ & (\alu|tmp[7]~14_combout\)) # (!\alu|Mux28~23_combout\ & ((\alu|Mux24~1_combout\))))) # (!\alu|Mux28~9_combout\ & (((!\alu|Mux28~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|tmp[7]~14_combout\,
	datab => \alu|Mux28~9_combout\,
	datac => \alu|Mux28~23_combout\,
	datad => \alu|Mux24~1_combout\,
	combout => \alu|Mux24~2_combout\);

-- Location: LCCOMB_X71_Y20_N10
\alu|Mux24~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux24~3_combout\ = (\alu|Mux28~7_combout\ & ((\alu|Mux24~2_combout\ & ((\alu|ShiftRight0~81_combout\))) # (!\alu|Mux24~2_combout\ & (\mux_ulaB|m_out[31]~31_combout\)))) # (!\alu|Mux28~7_combout\ & (((\alu|Mux24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~31_combout\,
	datab => \alu|Mux28~7_combout\,
	datac => \alu|Mux24~2_combout\,
	datad => \alu|ShiftRight0~81_combout\,
	combout => \alu|Mux24~3_combout\);

-- Location: LCCOMB_X72_Y20_N12
\alu|Mux24~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux24~4_combout\ = (\alu|Mux27~8_combout\ & ((\alu|ShiftRight0~82_combout\) # ((!\alu|Mux27~7_combout\)))) # (!\alu|Mux27~8_combout\ & (((\alu|Mux27~7_combout\ & \alu|Mux24~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux27~8_combout\,
	datab => \alu|ShiftRight0~82_combout\,
	datac => \alu|Mux27~7_combout\,
	datad => \alu|Mux24~3_combout\,
	combout => \alu|Mux24~4_combout\);

-- Location: LCCOMB_X72_Y20_N22
\alu|Mux24~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux24~5_combout\ = (\alu|Mux27~13_combout\ & (((\alu|Mux24~4_combout\)))) # (!\alu|Mux27~13_combout\ & ((\alu|Mux24~4_combout\ & (\alu|ShiftRight1~70_combout\)) # (!\alu|Mux24~4_combout\ & ((\alu|ShiftRight1~67_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~70_combout\,
	datab => \alu|ShiftRight1~67_combout\,
	datac => \alu|Mux27~13_combout\,
	datad => \alu|Mux24~4_combout\,
	combout => \alu|Mux24~5_combout\);

-- Location: LCCOMB_X72_Y20_N18
\alu|Mux24~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux24~7_combout\ = (\alu|Mux28~5_combout\ & ((\alu|Mux28~4_combout\ & (!\alu|Mux24~6_combout\)) # (!\alu|Mux28~4_combout\ & ((\alu|Mux24~5_combout\))))) # (!\alu|Mux28~5_combout\ & (((\alu|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~5_combout\,
	datab => \alu|Mux24~6_combout\,
	datac => \alu|Mux28~4_combout\,
	datad => \alu|Mux24~5_combout\,
	combout => \alu|Mux24~7_combout\);

-- Location: LCCOMB_X72_Y20_N4
\alu|Mux24\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux24~combout\ = (\alu|Mux28~6_combout\ & ((\alu|Mux24~7_combout\ & (\alu|a32~7_combout\)) # (!\alu|Mux24~7_combout\ & ((\alu|ShiftLeft0~43_combout\))))) # (!\alu|Mux28~6_combout\ & (((\alu|Mux24~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|a32~7_combout\,
	datab => \alu|ShiftLeft0~43_combout\,
	datac => \alu|Mux28~6_combout\,
	datad => \alu|Mux24~7_combout\,
	combout => \alu|Mux24~combout\);

-- Location: LCFF_X72_Y20_N5
\regULA|sr_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \alu|Mux24~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regULA|sr_out\(7));

-- Location: LCCOMB_X71_Y17_N30
\pc|sr_out[7]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc|sr_out[7]~20_combout\ = (\ctr_mips|pstate.branch_ex_st~regout\ & ((\regULA|sr_out\(7)))) # (!\ctr_mips|pstate.branch_ex_st~regout\ & (\alu|Mux24~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux24~combout\,
	datab => \ctr_mips|pstate.branch_ex_st~regout\,
	datad => \regULA|sr_out\(7),
	combout => \pc|sr_out[7]~20_combout\);

-- Location: LCFF_X71_Y17_N31
\pc|sr_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \pc|sr_out[7]~20_combout\,
	sdata => \ir|sr_out\(5),
	sclr => \rst~combout\,
	sload => \ctr_mips|pstate.jump_ex_st~regout\,
	ena => \pc|sr_out[0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|sr_out\(7));

-- Location: LCCOMB_X63_Y17_N8
\mux_mem|m_out[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_mem|m_out[5]~5_combout\ = (\ctr_mips|WideOr2~combout\ & (\regULA|sr_out\(7))) # (!\ctr_mips|WideOr2~combout\ & ((\pc|sr_out\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regULA|sr_out\(7),
	datac => \pc|sr_out\(7),
	datad => \ctr_mips|WideOr2~combout\,
	combout => \mux_mem|m_out[5]~5_combout\);

-- Location: LCFF_X68_Y16_N27
\ir|sr_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \memory|altsyncram_component|auto_generated|q_a\(20),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ir|sr_out\(20));

-- Location: LCCOMB_X75_Y16_N16
\bcoreg|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|Equal1~0_combout\ = (!\ir|sr_out\(17) & (!\ir|sr_out\(16) & (!\ir|sr_out\(19) & !\ir|sr_out\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(17),
	datab => \ir|sr_out\(16),
	datac => \ir|sr_out\(19),
	datad => \ir|sr_out\(18),
	combout => \bcoreg|Equal1~0_combout\);

-- Location: LCCOMB_X66_Y16_N14
\bcoreg|Equal1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|Equal1~1_combout\ = (!\ir|sr_out\(20) & \bcoreg|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ir|sr_out\(20),
	datad => \bcoreg|Equal1~0_combout\,
	combout => \bcoreg|Equal1~1_combout\);

-- Location: LCCOMB_X68_Y17_N4
\bcoreg|regB[3]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regB[3]~29_combout\ = (!\bcoreg|Equal1~1_combout\ & ((\bcoreg|breg32~45\ & ((\bcoreg|breg32_rtl_1_bypass\(17)))) # (!\bcoreg|breg32~45\ & (\bcoreg|breg32_rtl_1|auto_generated|ram_block1a3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a3\,
	datab => \bcoreg|Equal1~1_combout\,
	datac => \bcoreg|breg32_rtl_1_bypass\(17),
	datad => \bcoreg|breg32~45\,
	combout => \bcoreg|regB[3]~29_combout\);

-- Location: LCFF_X68_Y17_N5
\rgB|sr_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|regB[3]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgB|sr_out\(3));

-- Location: LCCOMB_X69_Y14_N30
\mux_ulaB|m_out[3]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[3]~60_combout\ = (\ctr_mips|WideOr0~0_combout\ & (((\rgB|sr_out\(3) & !\ctr_mips|s_aluBin\(0))))) # (!\ctr_mips|WideOr0~0_combout\ & (\mux_ulaB|m_out[3]~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[3]~59_combout\,
	datab => \rgB|sr_out\(3),
	datac => \ctr_mips|WideOr0~0_combout\,
	datad => \ctr_mips|s_aluBin\(0),
	combout => \mux_ulaB|m_out[3]~60_combout\);

-- Location: LCCOMB_X68_Y16_N22
\alu|ShiftLeft0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~33_combout\ = (\mux_ulaA|m_out[1]~7_combout\ & (\mux_ulaB|m_out[3]~60_combout\)) # (!\mux_ulaA|m_out[1]~7_combout\ & ((\mux_ulaB|m_out[5]~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[1]~7_combout\,
	datab => \mux_ulaB|m_out[3]~60_combout\,
	datad => \mux_ulaB|m_out[5]~56_combout\,
	combout => \alu|ShiftLeft0~33_combout\);

-- Location: LCCOMB_X68_Y16_N20
\alu|ShiftLeft0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~37_combout\ = (\mux_ulaA|m_out[0]~1_combout\ & (\alu|ShiftLeft0~33_combout\)) # (!\mux_ulaA|m_out[0]~1_combout\ & ((\alu|ShiftLeft0~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|ShiftLeft0~33_combout\,
	datac => \mux_ulaA|m_out[0]~1_combout\,
	datad => \alu|ShiftLeft0~36_combout\,
	combout => \alu|ShiftLeft0~37_combout\);

-- Location: LCCOMB_X69_Y13_N16
\alu|ShiftLeft0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~38_combout\ = (!\mux_ulaA|m_out[3]~3_combout\ & ((\mux_ulaA|m_out[2]~5_combout\ & ((\alu|ShiftLeft0~24_combout\))) # (!\mux_ulaA|m_out[2]~5_combout\ & (\alu|ShiftLeft0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[3]~3_combout\,
	datab => \mux_ulaA|m_out[2]~5_combout\,
	datac => \alu|ShiftLeft0~37_combout\,
	datad => \alu|ShiftLeft0~24_combout\,
	combout => \alu|ShiftLeft0~38_combout\);

-- Location: LCCOMB_X69_Y19_N30
\alu|ShiftRight1~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~52_combout\ = (!\mux_ulaA|m_out[0]~1_combout\ & ((\mux_ulaA|m_out[1]~7_combout\ & ((\mux_ulaB|m_out[8]~50_combout\))) # (!\mux_ulaA|m_out[1]~7_combout\ & (\mux_ulaB|m_out[6]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[6]~54_combout\,
	datab => \mux_ulaA|m_out[0]~1_combout\,
	datac => \mux_ulaB|m_out[8]~50_combout\,
	datad => \mux_ulaA|m_out[1]~7_combout\,
	combout => \alu|ShiftRight1~52_combout\);

-- Location: LCCOMB_X68_Y19_N12
\alu|ShiftRight1~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~54_combout\ = (\alu|ShiftRight1~52_combout\) # ((\mux_ulaA|m_out[0]~1_combout\ & \alu|ShiftRight1~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[0]~1_combout\,
	datac => \alu|ShiftRight1~53_combout\,
	datad => \alu|ShiftRight1~52_combout\,
	combout => \alu|ShiftRight1~54_combout\);

-- Location: LCCOMB_X67_Y15_N20
\alu|ShiftRight0~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~78_combout\ = (\mux_ulaA|m_out[2]~5_combout\ & ((\mux_ulaB|m_out[31]~30_combout\) # ((!\mux_ulaB|Equal2~0_combout\ & \alu|ShiftRight1~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[2]~5_combout\,
	datab => \mux_ulaB|Equal2~0_combout\,
	datac => \mux_ulaB|m_out[31]~30_combout\,
	datad => \alu|ShiftRight1~45_combout\,
	combout => \alu|ShiftRight0~78_combout\);

-- Location: LCCOMB_X68_Y15_N20
\alu|ShiftRight0~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~79_combout\ = (\alu|ShiftRight0~78_combout\) # ((!\mux_ulaA|m_out[2]~5_combout\ & \alu|ShiftRight1~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[2]~5_combout\,
	datac => \alu|ShiftRight0~78_combout\,
	datad => \alu|ShiftRight1~56_combout\,
	combout => \alu|ShiftRight0~79_combout\);

-- Location: LCCOMB_X72_Y20_N28
\alu|Mux25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux25~0_combout\ = (\actr|alu_ctr[1]~17_combout\ & ((\mux_ulaA|m_out[6]~26_combout\ & ((\mux_ulaB|m_out[6]~54_combout\) # (\actr|alu_ctr[0]~20_combout\))) # (!\mux_ulaA|m_out[6]~26_combout\ & (\mux_ulaB|m_out[6]~54_combout\ & 
-- \actr|alu_ctr[0]~20_combout\)))) # (!\actr|alu_ctr[1]~17_combout\ & (((!\actr|alu_ctr[0]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[6]~26_combout\,
	datab => \mux_ulaB|m_out[6]~54_combout\,
	datac => \actr|alu_ctr[1]~17_combout\,
	datad => \actr|alu_ctr[0]~20_combout\,
	combout => \alu|Mux25~0_combout\);

-- Location: LCCOMB_X69_Y20_N4
\alu|Mux25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux25~1_combout\ = (\alu|Mux28~8_combout\ & ((\alu|Mux25~0_combout\ & (\alu|Add1~12_combout\)) # (!\alu|Mux25~0_combout\ & ((\alu|ShiftRight1~76_combout\))))) # (!\alu|Mux28~8_combout\ & (((\alu|Mux25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Add1~12_combout\,
	datab => \alu|ShiftRight1~76_combout\,
	datac => \alu|Mux28~8_combout\,
	datad => \alu|Mux25~0_combout\,
	combout => \alu|Mux25~1_combout\);

-- Location: LCCOMB_X69_Y20_N18
\alu|Mux25~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux25~2_combout\ = (\alu|Mux28~9_combout\ & ((\alu|Mux28~23_combout\ & (\alu|tmp[6]~12_combout\)) # (!\alu|Mux28~23_combout\ & ((\alu|Mux25~1_combout\))))) # (!\alu|Mux28~9_combout\ & (((!\alu|Mux28~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|tmp[6]~12_combout\,
	datab => \alu|Mux28~9_combout\,
	datac => \alu|Mux28~23_combout\,
	datad => \alu|Mux25~1_combout\,
	combout => \alu|Mux25~2_combout\);

-- Location: LCCOMB_X69_Y20_N12
\alu|Mux25~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux25~3_combout\ = (\alu|Mux28~7_combout\ & ((\alu|Mux25~2_combout\ & (\alu|ShiftRight0~96_combout\)) # (!\alu|Mux25~2_combout\ & ((\mux_ulaB|m_out[31]~31_combout\))))) # (!\alu|Mux28~7_combout\ & (((\alu|Mux25~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~96_combout\,
	datab => \mux_ulaB|m_out[31]~31_combout\,
	datac => \alu|Mux28~7_combout\,
	datad => \alu|Mux25~2_combout\,
	combout => \alu|Mux25~3_combout\);

-- Location: LCCOMB_X69_Y20_N6
\alu|Mux25~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux25~4_combout\ = (\alu|Mux27~8_combout\ & (((\alu|ShiftRight0~79_combout\)) # (!\alu|Mux27~7_combout\))) # (!\alu|Mux27~8_combout\ & (\alu|Mux27~7_combout\ & ((\alu|Mux25~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux27~8_combout\,
	datab => \alu|Mux27~7_combout\,
	datac => \alu|ShiftRight0~79_combout\,
	datad => \alu|Mux25~3_combout\,
	combout => \alu|Mux25~4_combout\);

-- Location: LCCOMB_X72_Y20_N2
\alu|Mux25~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux25~5_combout\ = (\alu|Mux27~13_combout\ & (((\alu|Mux25~4_combout\)))) # (!\alu|Mux27~13_combout\ & ((\alu|Mux25~4_combout\ & (\alu|ShiftRight1~58_combout\)) # (!\alu|Mux25~4_combout\ & ((\alu|ShiftRight1~54_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~58_combout\,
	datab => \alu|ShiftRight1~54_combout\,
	datac => \alu|Mux27~13_combout\,
	datad => \alu|Mux25~4_combout\,
	combout => \alu|Mux25~5_combout\);

-- Location: LCCOMB_X72_Y20_N30
\alu|Mux25~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux25~7_combout\ = (\alu|Mux28~5_combout\ & ((\alu|Mux28~4_combout\ & (!\alu|Mux25~6_combout\)) # (!\alu|Mux28~4_combout\ & ((\alu|Mux25~5_combout\))))) # (!\alu|Mux28~5_combout\ & (((\alu|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux25~6_combout\,
	datab => \alu|Mux28~5_combout\,
	datac => \alu|Mux28~4_combout\,
	datad => \alu|Mux25~5_combout\,
	combout => \alu|Mux25~7_combout\);

-- Location: LCCOMB_X72_Y20_N20
\alu|Mux25\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux25~combout\ = (\alu|Mux28~6_combout\ & ((\alu|Mux25~7_combout\ & (\alu|a32~6_combout\)) # (!\alu|Mux25~7_combout\ & ((\alu|ShiftLeft0~38_combout\))))) # (!\alu|Mux28~6_combout\ & (((\alu|Mux25~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|a32~6_combout\,
	datab => \alu|ShiftLeft0~38_combout\,
	datac => \alu|Mux28~6_combout\,
	datad => \alu|Mux25~7_combout\,
	combout => \alu|Mux25~combout\);

-- Location: LCCOMB_X71_Y17_N10
\pc|sr_out[6]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc|sr_out[6]~21_combout\ = (\ctr_mips|pstate.branch_ex_st~regout\ & (\regULA|sr_out\(6))) # (!\ctr_mips|pstate.branch_ex_st~regout\ & ((\alu|Mux25~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regULA|sr_out\(6),
	datab => \ctr_mips|pstate.branch_ex_st~regout\,
	datad => \alu|Mux25~combout\,
	combout => \pc|sr_out[6]~21_combout\);

-- Location: LCFF_X71_Y17_N11
\pc|sr_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \pc|sr_out[6]~21_combout\,
	sdata => \ir|sr_out\(4),
	sclr => \rst~combout\,
	sload => \ctr_mips|pstate.jump_ex_st~regout\,
	ena => \pc|sr_out[0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|sr_out\(6));

-- Location: LCCOMB_X63_Y17_N18
\mux_mem|m_out[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_mem|m_out[4]~4_combout\ = (\ctr_mips|WideOr2~combout\ & (\regULA|sr_out\(6))) # (!\ctr_mips|WideOr2~combout\ & ((\pc|sr_out\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regULA|sr_out\(6),
	datac => \pc|sr_out\(6),
	datad => \ctr_mips|WideOr2~combout\,
	combout => \mux_mem|m_out[4]~4_combout\);

-- Location: LCCOMB_X63_Y20_N10
\ir|sr_out[26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ir|sr_out[26]~feeder_combout\ = \memory|altsyncram_component|auto_generated|q_a\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memory|altsyncram_component|auto_generated|q_a\(26),
	combout => \ir|sr_out[26]~feeder_combout\);

-- Location: LCFF_X63_Y20_N11
\ir|sr_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ir|sr_out[26]~feeder_combout\,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ir|sr_out\(26));

-- Location: LCCOMB_X68_Y17_N2
\ctr_mips|nstate.jump_ex_st~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctr_mips|nstate.jump_ex_st~0_combout\ = (!\ir|sr_out\(28) & (!\ir|sr_out\(26) & (!\ir|sr_out\(31) & \ctr_mips|pstate.decode_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(28),
	datab => \ir|sr_out\(26),
	datac => \ir|sr_out\(31),
	datad => \ctr_mips|pstate.decode_st~regout\,
	combout => \ctr_mips|nstate.jump_ex_st~0_combout\);

-- Location: LCCOMB_X68_Y17_N6
\ctr_mips|nstate.jump_ex_st~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctr_mips|nstate.jump_ex_st~1_combout\ = (\ir|sr_out\(27) & (!\ir|sr_out\(30) & (!\ir|sr_out\(29) & \ctr_mips|nstate.jump_ex_st~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(27),
	datab => \ir|sr_out\(30),
	datac => \ir|sr_out\(29),
	datad => \ctr_mips|nstate.jump_ex_st~0_combout\,
	combout => \ctr_mips|nstate.jump_ex_st~1_combout\);

-- Location: LCFF_X68_Y17_N7
\ctr_mips|pstate.jump_ex_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ctr_mips|nstate.jump_ex_st~1_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctr_mips|pstate.jump_ex_st~regout\);

-- Location: LCFF_X71_Y17_N7
\pc|sr_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \pc|sr_out[2]~23_combout\,
	sdata => \ir|sr_out\(0),
	sclr => \rst~combout\,
	sload => \ctr_mips|pstate.jump_ex_st~regout\,
	ena => \pc|sr_out[0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|sr_out\(2));

-- Location: LCCOMB_X69_Y20_N10
\mux_ulaA|m_out[2]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaA|m_out[2]~5_combout\ = (\ctr_mips|WideOr1~combout\ & ((\mux_ulaA|m_out[2]~4_combout\))) # (!\ctr_mips|WideOr1~combout\ & (\pc|sr_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pc|sr_out\(2),
	datac => \ctr_mips|WideOr1~combout\,
	datad => \mux_ulaA|m_out[2]~4_combout\,
	combout => \mux_ulaA|m_out[2]~5_combout\);

-- Location: LCCOMB_X69_Y14_N8
\alu|ShiftLeft0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~35_combout\ = (\mux_ulaA|m_out[2]~5_combout\ & (!\mux_ulaA|m_out[1]~7_combout\ & ((\alu|ShiftLeft0~20_combout\)))) # (!\mux_ulaA|m_out[2]~5_combout\ & (((\alu|ShiftLeft0~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[1]~7_combout\,
	datab => \mux_ulaA|m_out[2]~5_combout\,
	datac => \alu|ShiftLeft0~34_combout\,
	datad => \alu|ShiftLeft0~20_combout\,
	combout => \alu|ShiftLeft0~35_combout\);

-- Location: LCCOMB_X69_Y14_N14
\alu|ShiftLeft0~133\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~133_combout\ = (\alu|ShiftLeft0~35_combout\ & ((\ctr_mips|WideOr1~combout\ & ((!\mux_ulaA|m_out[3]~2_combout\))) # (!\ctr_mips|WideOr1~combout\ & (!\pc|sr_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|sr_out\(3),
	datab => \alu|ShiftLeft0~35_combout\,
	datac => \ctr_mips|WideOr1~combout\,
	datad => \mux_ulaA|m_out[3]~2_combout\,
	combout => \alu|ShiftLeft0~133_combout\);

-- Location: LCCOMB_X68_Y15_N30
\alu|Mux26~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux26~6_combout\ = (\actr|alu_ctr[0]~20_combout\) # ((\mux_ulaA|m_out[5]~27_combout\) # ((\mux_ulaB|m_out[5]~56_combout\) # (!\actr|alu_ctr[1]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[0]~20_combout\,
	datab => \mux_ulaA|m_out[5]~27_combout\,
	datac => \actr|alu_ctr[1]~17_combout\,
	datad => \mux_ulaB|m_out[5]~56_combout\,
	combout => \alu|Mux26~6_combout\);

-- Location: LCCOMB_X68_Y21_N16
\alu|ShiftRight0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~40_combout\ = (!\mux_ulaB|Equal2~0_combout\ & ((\mux_ulaA|m_out[0]~1_combout\ & ((\rgB|sr_out\(20)))) # (!\mux_ulaA|m_out[0]~1_combout\ & (\rgB|sr_out\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(19),
	datab => \rgB|sr_out\(20),
	datac => \mux_ulaB|Equal2~0_combout\,
	datad => \mux_ulaA|m_out[0]~1_combout\,
	combout => \alu|ShiftRight0~40_combout\);

-- Location: LCCOMB_X69_Y19_N20
\alu|ShiftRight0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~41_combout\ = (\mux_ulaA|m_out[0]~1_combout\ & (\mux_ulaB|m_out[18]~78_combout\)) # (!\mux_ulaA|m_out[0]~1_combout\ & ((\mux_ulaB|m_out[17]~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[18]~78_combout\,
	datab => \mux_ulaB|m_out[17]~33_combout\,
	datad => \mux_ulaA|m_out[0]~1_combout\,
	combout => \alu|ShiftRight0~41_combout\);

-- Location: LCCOMB_X69_Y21_N6
\alu|ShiftRight0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~42_combout\ = (\mux_ulaA|m_out[1]~7_combout\ & ((\mux_ulaB|m_out[31]~30_combout\) # ((\alu|ShiftRight0~40_combout\)))) # (!\mux_ulaA|m_out[1]~7_combout\ & (((\alu|ShiftRight0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~30_combout\,
	datab => \alu|ShiftRight0~40_combout\,
	datac => \mux_ulaA|m_out[1]~7_combout\,
	datad => \alu|ShiftRight0~41_combout\,
	combout => \alu|ShiftRight0~42_combout\);

-- Location: LCCOMB_X69_Y21_N24
\alu|ShiftRight0~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~72_combout\ = (\mux_ulaA|m_out[2]~5_combout\ & ((\alu|ShiftRight0~42_combout\))) # (!\mux_ulaA|m_out[2]~5_combout\ & (\alu|ShiftRight0~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[2]~5_combout\,
	datac => \alu|ShiftRight0~46_combout\,
	datad => \alu|ShiftRight0~42_combout\,
	combout => \alu|ShiftRight0~72_combout\);

-- Location: LCCOMB_X70_Y15_N12
\alu|Mux26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux26~0_combout\ = (\actr|alu_ctr[0]~20_combout\ & (\actr|alu_ctr[1]~17_combout\ & ((\mux_ulaB|m_out[5]~56_combout\) # (\mux_ulaA|m_out[5]~27_combout\)))) # (!\actr|alu_ctr[0]~20_combout\ & (((\mux_ulaB|m_out[5]~56_combout\ & 
-- \mux_ulaA|m_out[5]~27_combout\)) # (!\actr|alu_ctr[1]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[5]~56_combout\,
	datab => \mux_ulaA|m_out[5]~27_combout\,
	datac => \actr|alu_ctr[0]~20_combout\,
	datad => \actr|alu_ctr[1]~17_combout\,
	combout => \alu|Mux26~0_combout\);

-- Location: LCCOMB_X69_Y15_N8
\alu|Mux26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux26~1_combout\ = (\alu|Mux28~8_combout\ & ((\alu|Mux26~0_combout\ & (\alu|Add1~10_combout\)) # (!\alu|Mux26~0_combout\ & ((\alu|ShiftRight1~74_combout\))))) # (!\alu|Mux28~8_combout\ & (((\alu|Mux26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Add1~10_combout\,
	datab => \alu|Mux28~8_combout\,
	datac => \alu|Mux26~0_combout\,
	datad => \alu|ShiftRight1~74_combout\,
	combout => \alu|Mux26~1_combout\);

-- Location: LCCOMB_X69_Y15_N10
\alu|Mux26~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux26~2_combout\ = (\alu|Mux28~9_combout\ & ((\alu|Mux28~23_combout\ & ((\alu|tmp[5]~10_combout\))) # (!\alu|Mux28~23_combout\ & (\alu|Mux26~1_combout\)))) # (!\alu|Mux28~9_combout\ & (!\alu|Mux28~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~9_combout\,
	datab => \alu|Mux28~23_combout\,
	datac => \alu|Mux26~1_combout\,
	datad => \alu|tmp[5]~10_combout\,
	combout => \alu|Mux26~2_combout\);

-- Location: LCCOMB_X69_Y15_N16
\alu|Mux26~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux26~3_combout\ = (\alu|Mux28~7_combout\ & ((\alu|Mux26~2_combout\ & ((\alu|ShiftRight0~71_combout\))) # (!\alu|Mux26~2_combout\ & (\mux_ulaB|m_out[31]~31_combout\)))) # (!\alu|Mux28~7_combout\ & (((\alu|Mux26~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~31_combout\,
	datab => \alu|ShiftRight0~71_combout\,
	datac => \alu|Mux28~7_combout\,
	datad => \alu|Mux26~2_combout\,
	combout => \alu|Mux26~3_combout\);

-- Location: LCCOMB_X69_Y15_N18
\alu|Mux26~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux26~4_combout\ = (\alu|Mux27~8_combout\ & ((\alu|ShiftRight0~72_combout\) # ((!\alu|Mux27~7_combout\)))) # (!\alu|Mux27~8_combout\ & (((\alu|Mux26~3_combout\ & \alu|Mux27~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux27~8_combout\,
	datab => \alu|ShiftRight0~72_combout\,
	datac => \alu|Mux26~3_combout\,
	datad => \alu|Mux27~7_combout\,
	combout => \alu|Mux26~4_combout\);

-- Location: LCCOMB_X69_Y15_N4
\alu|Mux26~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux26~5_combout\ = (\alu|Mux27~13_combout\ & (((\alu|Mux26~4_combout\)))) # (!\alu|Mux27~13_combout\ & ((\alu|Mux26~4_combout\ & (\alu|ShiftRight0~43_combout\)) # (!\alu|Mux26~4_combout\ & ((\alu|ShiftRight0~45_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~43_combout\,
	datab => \alu|ShiftRight0~45_combout\,
	datac => \alu|Mux27~13_combout\,
	datad => \alu|Mux26~4_combout\,
	combout => \alu|Mux26~5_combout\);

-- Location: LCCOMB_X68_Y15_N28
\alu|Mux26~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux26~7_combout\ = (\alu|Mux28~4_combout\ & (((!\alu|Mux28~5_combout\)) # (!\alu|Mux26~6_combout\))) # (!\alu|Mux28~4_combout\ & (((\alu|Mux28~5_combout\ & \alu|Mux26~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~4_combout\,
	datab => \alu|Mux26~6_combout\,
	datac => \alu|Mux28~5_combout\,
	datad => \alu|Mux26~5_combout\,
	combout => \alu|Mux26~7_combout\);

-- Location: LCCOMB_X68_Y15_N22
\alu|Mux26\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux26~combout\ = (\alu|Mux28~6_combout\ & ((\alu|Mux26~7_combout\ & (\alu|a32~5_combout\)) # (!\alu|Mux26~7_combout\ & ((\alu|ShiftLeft0~133_combout\))))) # (!\alu|Mux28~6_combout\ & (((\alu|Mux26~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|a32~5_combout\,
	datab => \alu|ShiftLeft0~133_combout\,
	datac => \alu|Mux28~6_combout\,
	datad => \alu|Mux26~7_combout\,
	combout => \alu|Mux26~combout\);

-- Location: LCCOMB_X68_Y15_N26
\regULA|sr_out[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \regULA|sr_out[5]~feeder_combout\ = \alu|Mux26~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux26~combout\,
	combout => \regULA|sr_out[5]~feeder_combout\);

-- Location: LCFF_X68_Y15_N27
\regULA|sr_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \regULA|sr_out[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regULA|sr_out\(5));

-- Location: LCCOMB_X71_Y17_N0
\pc|sr_out[5]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc|sr_out[5]~22_combout\ = (\ctr_mips|pstate.branch_ex_st~regout\ & ((\regULA|sr_out\(5)))) # (!\ctr_mips|pstate.branch_ex_st~regout\ & (\alu|Mux26~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux26~combout\,
	datab => \ctr_mips|pstate.branch_ex_st~regout\,
	datad => \regULA|sr_out\(5),
	combout => \pc|sr_out[5]~22_combout\);

-- Location: LCFF_X71_Y17_N1
\pc|sr_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \pc|sr_out[5]~22_combout\,
	sdata => \ir|sr_out\(3),
	sclr => \rst~combout\,
	sload => \ctr_mips|pstate.jump_ex_st~regout\,
	ena => \pc|sr_out[0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|sr_out\(5));

-- Location: LCCOMB_X63_Y17_N16
\mux_mem|m_out[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_mem|m_out[3]~3_combout\ = (\ctr_mips|WideOr2~combout\ & ((\regULA|sr_out\(5)))) # (!\ctr_mips|WideOr2~combout\ & (\pc|sr_out\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pc|sr_out\(5),
	datac => \regULA|sr_out\(5),
	datad => \ctr_mips|WideOr2~combout\,
	combout => \mux_mem|m_out[3]~3_combout\);

-- Location: LCFF_X63_Y20_N19
\ir|sr_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \memory|altsyncram_component|auto_generated|q_a\(27),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ir|sr_out\(27));

-- Location: LCCOMB_X65_Y20_N28
\ctr_mips|nstate.ori_ex_st~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctr_mips|nstate.ori_ex_st~0_combout\ = (\ir|sr_out\(26) & (\ctr_mips|nstate.andi_ex_st~2_combout\ & (!\ir|sr_out\(30) & !\ir|sr_out\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(26),
	datab => \ctr_mips|nstate.andi_ex_st~2_combout\,
	datac => \ir|sr_out\(30),
	datad => \ir|sr_out\(27),
	combout => \ctr_mips|nstate.ori_ex_st~0_combout\);

-- Location: LCFF_X68_Y18_N15
\ctr_mips|pstate.ori_ex_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ctr_mips|nstate.ori_ex_st~0_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctr_mips|pstate.ori_ex_st~regout\);

-- Location: LCCOMB_X68_Y18_N16
\mux_ulaB|m_out[31]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[31]~29_combout\ = (!\ctr_mips|pstate.ori_ex_st~regout\ & !\ctr_mips|pstate.andi_ex_st~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ctr_mips|pstate.ori_ex_st~regout\,
	datad => \ctr_mips|pstate.andi_ex_st~regout\,
	combout => \mux_ulaB|m_out[31]~29_combout\);

-- Location: LCCOMB_X69_Y18_N14
\ctr_mips|WideOr1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctr_mips|WideOr1~combout\ = (\ctr_mips|pstate.c_mem_add_st~regout\) # (((\ctr_mips|pstate.branch_ex_st~regout\) # (\ctr_mips|pstate.rtype_ex_st~regout\)) # (!\mux_ulaB|m_out[31]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.c_mem_add_st~regout\,
	datab => \mux_ulaB|m_out[31]~29_combout\,
	datac => \ctr_mips|pstate.branch_ex_st~regout\,
	datad => \ctr_mips|pstate.rtype_ex_st~regout\,
	combout => \ctr_mips|WideOr1~combout\);

-- Location: LCCOMB_X70_Y15_N26
\alu|a32~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|a32~4_combout\ = \mux_ulaB|m_out[4]~58_combout\ $ (((\ctr_mips|WideOr1~combout\ & ((\mux_ulaA|m_out[4]~8_combout\))) # (!\ctr_mips|WideOr1~combout\ & (\pc|sr_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[4]~58_combout\,
	datab => \ctr_mips|WideOr1~combout\,
	datac => \pc|sr_out\(4),
	datad => \mux_ulaA|m_out[4]~8_combout\,
	combout => \alu|a32~4_combout\);

-- Location: LCCOMB_X69_Y20_N16
\alu|Mux27~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux27~8_combout\ = (\alu|Mux27~2_combout\ & ((\mux_ulaA|m_out[3]~3_combout\) # (\mux_ulaA|m_out[2]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[3]~3_combout\,
	datac => \alu|Mux27~2_combout\,
	datad => \mux_ulaA|m_out[2]~5_combout\,
	combout => \alu|Mux27~8_combout\);

-- Location: LCCOMB_X69_Y22_N14
\alu|Mux27~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux27~4_combout\ = (\alu|Mux27~3_combout\ & ((\alu|Add1~8_combout\) # ((!\alu|Mux28~8_combout\)))) # (!\alu|Mux27~3_combout\ & (((\alu|ShiftRight1~72_combout\ & \alu|Mux28~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux27~3_combout\,
	datab => \alu|Add1~8_combout\,
	datac => \alu|ShiftRight1~72_combout\,
	datad => \alu|Mux28~8_combout\,
	combout => \alu|Mux27~4_combout\);

-- Location: LCCOMB_X69_Y22_N24
\alu|Mux27~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux27~5_combout\ = (\alu|Mux28~9_combout\ & ((\alu|Mux28~23_combout\ & (\alu|tmp[4]~8_combout\)) # (!\alu|Mux28~23_combout\ & ((\alu|Mux27~4_combout\))))) # (!\alu|Mux28~9_combout\ & (((!\alu|Mux28~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~9_combout\,
	datab => \alu|tmp[4]~8_combout\,
	datac => \alu|Mux27~4_combout\,
	datad => \alu|Mux28~23_combout\,
	combout => \alu|Mux27~5_combout\);

-- Location: LCCOMB_X69_Y22_N22
\alu|Mux27~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux27~6_combout\ = (\alu|Mux27~5_combout\ & (((\alu|ShiftRight0~66_combout\) # (!\alu|Mux28~7_combout\)))) # (!\alu|Mux27~5_combout\ & (\mux_ulaB|m_out[31]~31_combout\ & ((\alu|Mux28~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~31_combout\,
	datab => \alu|ShiftRight0~66_combout\,
	datac => \alu|Mux27~5_combout\,
	datad => \alu|Mux28~7_combout\,
	combout => \alu|Mux27~6_combout\);

-- Location: LCCOMB_X69_Y22_N12
\alu|Mux27~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux27~9_combout\ = (\alu|Mux27~7_combout\ & ((\alu|Mux27~8_combout\ & (\alu|ShiftRight0~67_combout\)) # (!\alu|Mux27~8_combout\ & ((\alu|Mux27~6_combout\))))) # (!\alu|Mux27~7_combout\ & (((\alu|Mux27~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~67_combout\,
	datab => \alu|Mux27~7_combout\,
	datac => \alu|Mux27~8_combout\,
	datad => \alu|Mux27~6_combout\,
	combout => \alu|Mux27~9_combout\);

-- Location: LCCOMB_X69_Y22_N30
\alu|Mux27~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux27~10_combout\ = (\alu|Mux27~13_combout\ & (((\alu|Mux27~9_combout\)))) # (!\alu|Mux27~13_combout\ & ((\alu|Mux27~9_combout\ & (\alu|ShiftRight0~19_combout\)) # (!\alu|Mux27~9_combout\ & ((\alu|ShiftRight0~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~19_combout\,
	datab => \alu|ShiftRight0~13_combout\,
	datac => \alu|Mux27~13_combout\,
	datad => \alu|Mux27~9_combout\,
	combout => \alu|Mux27~10_combout\);

-- Location: LCCOMB_X69_Y22_N28
\alu|Mux27~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux27~12_combout\ = (\alu|Mux28~5_combout\ & ((\alu|Mux28~4_combout\ & (!\alu|Mux27~11_combout\)) # (!\alu|Mux28~4_combout\ & ((\alu|Mux27~10_combout\))))) # (!\alu|Mux28~5_combout\ & (((\alu|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux27~11_combout\,
	datab => \alu|Mux28~5_combout\,
	datac => \alu|Mux28~4_combout\,
	datad => \alu|Mux27~10_combout\,
	combout => \alu|Mux27~12_combout\);

-- Location: LCCOMB_X72_Y22_N4
\alu|Mux27\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux27~combout\ = (\alu|Mux28~6_combout\ & ((\alu|Mux27~12_combout\ & ((\alu|a32~4_combout\))) # (!\alu|Mux27~12_combout\ & (\alu|ShiftLeft0~32_combout\)))) # (!\alu|Mux28~6_combout\ & (((\alu|Mux27~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~32_combout\,
	datab => \alu|a32~4_combout\,
	datac => \alu|Mux28~6_combout\,
	datad => \alu|Mux27~12_combout\,
	combout => \alu|Mux27~combout\);

-- Location: LCFF_X72_Y22_N19
\regULA|sr_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \alu|Mux27~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regULA|sr_out\(4));

-- Location: LCCOMB_X62_Y17_N6
\mux_mem|m_out[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_mem|m_out[2]~2_combout\ = (\ctr_mips|WideOr2~combout\ & (\regULA|sr_out\(4))) # (!\ctr_mips|WideOr2~combout\ & ((\pc|sr_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regULA|sr_out\(4),
	datac => \pc|sr_out\(4),
	datad => \ctr_mips|WideOr2~combout\,
	combout => \mux_mem|m_out[2]~2_combout\);

-- Location: LCFF_X63_Y20_N1
\ir|sr_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \memory|altsyncram_component|auto_generated|q_a\(28),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ir|sr_out\(28));

-- Location: LCCOMB_X68_Y17_N14
\ctr_mips|nstate.branch_ex_st~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctr_mips|nstate.branch_ex_st~0_combout\ = (\ctr_mips|pstate.decode_st~regout\ & (!\ir|sr_out\(31) & (\ctr_mips|nstate.ldregbyte_st~0_combout\ & \ir|sr_out\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.decode_st~regout\,
	datab => \ir|sr_out\(31),
	datac => \ctr_mips|nstate.ldregbyte_st~0_combout\,
	datad => \ir|sr_out\(28),
	combout => \ctr_mips|nstate.branch_ex_st~0_combout\);

-- Location: LCFF_X68_Y17_N15
\ctr_mips|pstate.branch_ex_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ctr_mips|nstate.branch_ex_st~0_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctr_mips|pstate.branch_ex_st~regout\);

-- Location: LCCOMB_X71_Y17_N20
\pc|sr_out[3]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc|sr_out[3]~24_combout\ = (\ctr_mips|pstate.branch_ex_st~regout\ & ((\regULA|sr_out\(3)))) # (!\ctr_mips|pstate.branch_ex_st~regout\ & (\alu|Mux28~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~22_combout\,
	datab => \ctr_mips|pstate.branch_ex_st~regout\,
	datad => \regULA|sr_out\(3),
	combout => \pc|sr_out[3]~24_combout\);

-- Location: LCFF_X71_Y17_N21
\pc|sr_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \pc|sr_out[3]~24_combout\,
	sdata => \ir|sr_out\(1),
	sclr => \rst~combout\,
	sload => \ctr_mips|pstate.jump_ex_st~regout\,
	ena => \pc|sr_out[0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|sr_out\(3));

-- Location: LCCOMB_X69_Y20_N20
\mux_ulaA|m_out[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaA|m_out[3]~3_combout\ = (\ctr_mips|WideOr1~combout\ & ((\mux_ulaA|m_out[3]~2_combout\))) # (!\ctr_mips|WideOr1~combout\ & (\pc|sr_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pc|sr_out\(3),
	datac => \ctr_mips|WideOr1~combout\,
	datad => \mux_ulaA|m_out[3]~2_combout\,
	combout => \mux_ulaA|m_out[3]~3_combout\);

-- Location: LCCOMB_X67_Y20_N18
\alu|Mux28~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux28~11_combout\ = (\mux_ulaA|m_out[3]~3_combout\) # ((\mux_ulaA|m_out[1]~7_combout\ & !\mux_ulaA|m_out[2]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[1]~7_combout\,
	datac => \mux_ulaA|m_out[3]~3_combout\,
	datad => \mux_ulaA|m_out[2]~5_combout\,
	combout => \alu|Mux28~11_combout\);

-- Location: LCCOMB_X66_Y19_N14
\alu|ShiftRight1~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~57_combout\ = (\mux_ulaA|m_out[1]~7_combout\ & (\mux_ulaB|m_out[13]~40_combout\)) # (!\mux_ulaA|m_out[1]~7_combout\ & ((\mux_ulaB|m_out[11]~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[13]~40_combout\,
	datac => \mux_ulaA|m_out[1]~7_combout\,
	datad => \mux_ulaB|m_out[11]~44_combout\,
	combout => \alu|ShiftRight1~57_combout\);

-- Location: LCCOMB_X66_Y19_N10
\alu|ShiftRight1~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~70_combout\ = (\mux_ulaA|m_out[0]~1_combout\ & ((\alu|ShiftRight0~15_combout\))) # (!\mux_ulaA|m_out[0]~1_combout\ & (\alu|ShiftRight1~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA|m_out[0]~1_combout\,
	datac => \alu|ShiftRight1~57_combout\,
	datad => \alu|ShiftRight0~15_combout\,
	combout => \alu|ShiftRight1~70_combout\);

-- Location: LCCOMB_X66_Y21_N24
\alu|ShiftRight0~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~61_combout\ = (\mux_ulaA|m_out[2]~5_combout\ & (\alu|ShiftRight1~69_combout\)) # (!\mux_ulaA|m_out[2]~5_combout\ & ((\alu|ShiftRight1~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA|m_out[2]~5_combout\,
	datac => \alu|ShiftRight1~69_combout\,
	datad => \alu|ShiftRight1~70_combout\,
	combout => \alu|ShiftRight0~61_combout\);

-- Location: LCCOMB_X66_Y21_N26
\alu|Mux28~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux28~20_combout\ = (\alu|Mux28~11_combout\ & (((!\alu|Mux31~14_combout\)))) # (!\alu|Mux28~11_combout\ & ((\alu|Mux31~14_combout\ & (\alu|ShiftRight1~34_combout\)) # (!\alu|Mux31~14_combout\ & ((\alu|ShiftRight1~67_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~34_combout\,
	datab => \alu|Mux28~11_combout\,
	datac => \alu|Mux31~14_combout\,
	datad => \alu|ShiftRight1~67_combout\,
	combout => \alu|Mux28~20_combout\);

-- Location: LCCOMB_X66_Y21_N2
\alu|Mux28~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux28~21_combout\ = (\alu|Mux28~11_combout\ & ((\alu|Mux28~20_combout\ & ((\alu|ShiftRight0~61_combout\))) # (!\alu|Mux28~20_combout\ & (\alu|ShiftRight1~31_combout\)))) # (!\alu|Mux28~11_combout\ & (((\alu|Mux28~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~31_combout\,
	datab => \alu|Mux28~11_combout\,
	datac => \alu|ShiftRight0~61_combout\,
	datad => \alu|Mux28~20_combout\,
	combout => \alu|Mux28~21_combout\);

-- Location: LCCOMB_X68_Y21_N18
\alu|Mux28~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux28~17_combout\ = (\mux_ulaA|m_out[3]~3_combout\) # ((\mux_ulaB|m_out[3]~60_combout\) # ((\actr|alu_ctr[0]~20_combout\) # (!\actr|alu_ctr[1]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[3]~3_combout\,
	datab => \mux_ulaB|m_out[3]~60_combout\,
	datac => \actr|alu_ctr[0]~20_combout\,
	datad => \actr|alu_ctr[1]~17_combout\,
	combout => \alu|Mux28~17_combout\);

-- Location: LCCOMB_X68_Y21_N26
\alu|Mux28~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux28~13_combout\ = (\actr|alu_ctr[0]~20_combout\ & (\actr|alu_ctr[1]~17_combout\ & ((\mux_ulaA|m_out[3]~3_combout\) # (\mux_ulaB|m_out[3]~60_combout\)))) # (!\actr|alu_ctr[0]~20_combout\ & (((\mux_ulaA|m_out[3]~3_combout\ & 
-- \mux_ulaB|m_out[3]~60_combout\)) # (!\actr|alu_ctr[1]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[3]~3_combout\,
	datab => \mux_ulaB|m_out[3]~60_combout\,
	datac => \actr|alu_ctr[0]~20_combout\,
	datad => \actr|alu_ctr[1]~17_combout\,
	combout => \alu|Mux28~13_combout\);

-- Location: LCCOMB_X68_Y21_N4
\alu|Mux28~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux28~14_combout\ = (\alu|Mux28~13_combout\ & ((\alu|Add1~6_combout\) # ((!\alu|Mux28~8_combout\)))) # (!\alu|Mux28~13_combout\ & (((\alu|ShiftRight1~66_combout\ & \alu|Mux28~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Add1~6_combout\,
	datab => \alu|Mux28~13_combout\,
	datac => \alu|ShiftRight1~66_combout\,
	datad => \alu|Mux28~8_combout\,
	combout => \alu|Mux28~14_combout\);

-- Location: LCCOMB_X68_Y21_N10
\alu|Mux28~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux28~15_combout\ = (\alu|Mux28~9_combout\ & ((\alu|Mux28~23_combout\ & (\alu|tmp[3]~6_combout\)) # (!\alu|Mux28~23_combout\ & ((\alu|Mux28~14_combout\))))) # (!\alu|Mux28~9_combout\ & (((!\alu|Mux28~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~9_combout\,
	datab => \alu|tmp[3]~6_combout\,
	datac => \alu|Mux28~14_combout\,
	datad => \alu|Mux28~23_combout\,
	combout => \alu|Mux28~15_combout\);

-- Location: LCCOMB_X68_Y21_N12
\alu|Mux28~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux28~16_combout\ = (\alu|Mux28~7_combout\ & ((\alu|Mux28~15_combout\ & (\alu|ShiftRight0~60_combout\)) # (!\alu|Mux28~15_combout\ & ((\mux_ulaB|m_out[31]~31_combout\))))) # (!\alu|Mux28~7_combout\ & (((\alu|Mux28~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~60_combout\,
	datab => \mux_ulaB|m_out[31]~31_combout\,
	datac => \alu|Mux28~7_combout\,
	datad => \alu|Mux28~15_combout\,
	combout => \alu|Mux28~16_combout\);

-- Location: LCCOMB_X68_Y21_N30
\alu|Mux28~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux28~24_combout\ = (\alu|Mux28~16_combout\ & (((\actr|alu_ctr[0]~20_combout\) # (!\actr|alu_ctr[2]~21_combout\)) # (!\actr|alu_ctr[1]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[1]~17_combout\,
	datab => \actr|alu_ctr[2]~21_combout\,
	datac => \actr|alu_ctr[0]~20_combout\,
	datad => \alu|Mux28~16_combout\,
	combout => \alu|Mux28~24_combout\);

-- Location: LCCOMB_X68_Y21_N28
\alu|Mux28~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux28~18_combout\ = (\alu|Mux28~5_combout\ & ((\alu|Mux28~4_combout\ & (!\alu|Mux28~17_combout\)) # (!\alu|Mux28~4_combout\ & ((\alu|Mux28~24_combout\))))) # (!\alu|Mux28~5_combout\ & (((\alu|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~5_combout\,
	datab => \alu|Mux28~17_combout\,
	datac => \alu|Mux28~4_combout\,
	datad => \alu|Mux28~24_combout\,
	combout => \alu|Mux28~18_combout\);

-- Location: LCCOMB_X68_Y21_N2
\alu|Mux28~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux28~19_combout\ = (\alu|Mux28~6_combout\ & ((\alu|Mux28~18_combout\ & (\alu|a32~3_combout\)) # (!\alu|Mux28~18_combout\ & ((\alu|ShiftLeft0~27_combout\))))) # (!\alu|Mux28~6_combout\ & (((\alu|Mux28~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|a32~3_combout\,
	datab => \alu|ShiftLeft0~27_combout\,
	datac => \alu|Mux28~6_combout\,
	datad => \alu|Mux28~18_combout\,
	combout => \alu|Mux28~19_combout\);

-- Location: LCCOMB_X72_Y21_N14
\alu|Mux28~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux28~22_combout\ = (\alu|Mux28~12_combout\ & ((\alu|Mux28~19_combout\))) # (!\alu|Mux28~12_combout\ & (\alu|Mux28~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~12_combout\,
	datac => \alu|Mux28~21_combout\,
	datad => \alu|Mux28~19_combout\,
	combout => \alu|Mux28~22_combout\);

-- Location: LCFF_X72_Y21_N21
\regULA|sr_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \alu|Mux28~22_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regULA|sr_out\(3));

-- Location: LCCOMB_X63_Y17_N30
\mux_mem|m_out[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_mem|m_out[1]~1_combout\ = (\ctr_mips|WideOr2~combout\ & (\regULA|sr_out\(3))) # (!\ctr_mips|WideOr2~combout\ & ((\pc|sr_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regULA|sr_out\(3),
	datac => \pc|sr_out\(3),
	datad => \ctr_mips|WideOr2~combout\,
	combout => \mux_mem|m_out[1]~1_combout\);

-- Location: LCFF_X68_Y22_N29
\ir|sr_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \memory|altsyncram_component|auto_generated|q_a\(29),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ir|sr_out\(29));

-- Location: LCCOMB_X68_Y17_N0
\ctr_mips|nstate.rtype_ex_st~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctr_mips|nstate.rtype_ex_st~2_combout\ = (!\ir|sr_out\(27) & (!\ir|sr_out\(30) & (!\ir|sr_out\(29) & \ctr_mips|nstate.jump_ex_st~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(27),
	datab => \ir|sr_out\(30),
	datac => \ir|sr_out\(29),
	datad => \ctr_mips|nstate.jump_ex_st~0_combout\,
	combout => \ctr_mips|nstate.rtype_ex_st~2_combout\);

-- Location: LCFF_X68_Y17_N1
\ctr_mips|pstate.rtype_ex_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ctr_mips|nstate.rtype_ex_st~2_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctr_mips|pstate.rtype_ex_st~regout\);

-- Location: LCFF_X74_Y16_N29
\ctr_mips|pstate.writereg_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ctr_mips|pstate.rtype_ex_st~regout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctr_mips|pstate.writereg_st~regout\);

-- Location: LCCOMB_X75_Y16_N14
\mux_reg_add|m_out[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_reg_add|m_out[3]~3_combout\ = (\ctr_mips|pstate.writereg_st~regout\ & ((\ir|sr_out\(14)))) # (!\ctr_mips|pstate.writereg_st~regout\ & (\ir|sr_out\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctr_mips|pstate.writereg_st~regout\,
	datac => \ir|sr_out\(19),
	datad => \ir|sr_out\(14),
	combout => \mux_reg_add|m_out[3]~3_combout\);

-- Location: LCFF_X75_Y20_N15
\bcoreg|breg32_rtl_1_bypass[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \mux_reg_add|m_out[3]~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bcoreg|breg32_rtl_1_bypass\(7));

-- Location: LCCOMB_X75_Y16_N30
\bcoreg|breg32~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|breg32~39_combout\ = (\ir|sr_out\(19) & (\bcoreg|breg32_rtl_1_bypass\(7) & (\ir|sr_out\(18) $ (!\bcoreg|breg32_rtl_1_bypass\(5))))) # (!\ir|sr_out\(19) & (!\bcoreg|breg32_rtl_1_bypass\(7) & (\ir|sr_out\(18) $ (!\bcoreg|breg32_rtl_1_bypass\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(19),
	datab => \bcoreg|breg32_rtl_1_bypass\(7),
	datac => \ir|sr_out\(18),
	datad => \bcoreg|breg32_rtl_1_bypass\(5),
	combout => \bcoreg|breg32~39_combout\);

-- Location: LCCOMB_X65_Y16_N8
\bcoreg|breg32~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|breg32~40_combout\ = (\bcoreg|breg32_rtl_1_bypass\(0) & (\bcoreg|breg32_rtl_1_bypass\(9) $ (!\ir|sr_out\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_1_bypass\(9),
	datac => \bcoreg|breg32_rtl_1_bypass\(0),
	datad => \ir|sr_out\(20),
	combout => \bcoreg|breg32~40_combout\);

-- Location: LCCOMB_X66_Y16_N28
\bcoreg|breg32~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|breg32~45\ = ((\bcoreg|breg32~38_combout\ & (\bcoreg|breg32~39_combout\ & \bcoreg|breg32~40_combout\))) # (!\bcoreg|breg32_rtl_1_bypass\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32~38_combout\,
	datab => \bcoreg|breg32~39_combout\,
	datac => \bcoreg|breg32_rtl_1_bypass\(12),
	datad => \bcoreg|breg32~40_combout\,
	combout => \bcoreg|breg32~45\);

-- Location: LCFF_X74_Y22_N13
\bcoreg|breg32_rtl_1_bypass[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \breg_data_mux|m_out[5]~22_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \bcoreg|breg32_rtl_1_bypass\(21));

-- Location: LCCOMB_X65_Y19_N10
\bcoreg|regB[5]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regB[5]~27_combout\ = (!\bcoreg|Equal1~1_combout\ & ((\bcoreg|breg32~45\ & ((\bcoreg|breg32_rtl_1_bypass\(21)))) # (!\bcoreg|breg32~45\ & (\bcoreg|breg32_rtl_1|auto_generated|ram_block1a5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|Equal1~1_combout\,
	datab => \bcoreg|breg32~45\,
	datac => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a5\,
	datad => \bcoreg|breg32_rtl_1_bypass\(21),
	combout => \bcoreg|regB[5]~27_combout\);

-- Location: LCFF_X69_Y19_N27
\rgB|sr_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \bcoreg|regB[5]~27_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgB|sr_out\(5));

-- Location: LCCOMB_X69_Y19_N4
\mux_ulaB|m_out[5]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[5]~55_combout\ = (\ctr_mips|pstate.fetch_st~regout\ & ((\ctr_mips|pstate.decode_st~regout\ & (\ir|sr_out\(3))) # (!\ctr_mips|pstate.decode_st~regout\ & ((\ir|sr_out\(5)))))) # (!\ctr_mips|pstate.fetch_st~regout\ & (\ir|sr_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.fetch_st~regout\,
	datab => \ir|sr_out\(3),
	datac => \ctr_mips|pstate.decode_st~regout\,
	datad => \ir|sr_out\(5),
	combout => \mux_ulaB|m_out[5]~55_combout\);

-- Location: LCCOMB_X69_Y19_N28
\mux_ulaB|m_out[5]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[5]~56_combout\ = (\ctr_mips|WideOr0~0_combout\ & (!\ctr_mips|s_aluBin\(0) & (\rgB|sr_out\(5)))) # (!\ctr_mips|WideOr0~0_combout\ & (((\mux_ulaB|m_out[5]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|s_aluBin\(0),
	datab => \rgB|sr_out\(5),
	datac => \mux_ulaB|m_out[5]~55_combout\,
	datad => \ctr_mips|WideOr0~0_combout\,
	combout => \mux_ulaB|m_out[5]~56_combout\);

-- Location: LCCOMB_X68_Y15_N12
\alu|ShiftRight1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~11_combout\ = (\mux_ulaA|m_out[0]~1_combout\ & (\mux_ulaB|m_out[5]~56_combout\)) # (!\mux_ulaA|m_out[0]~1_combout\ & ((\mux_ulaB|m_out[4]~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[0]~1_combout\,
	datab => \mux_ulaB|m_out[5]~56_combout\,
	datad => \mux_ulaB|m_out[4]~58_combout\,
	combout => \alu|ShiftRight1~11_combout\);

-- Location: LCCOMB_X67_Y14_N0
\alu|Mux29~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux29~9_combout\ = (\alu|Mux28~11_combout\ & (((!\alu|Mux31~14_combout\)))) # (!\alu|Mux28~11_combout\ & ((\alu|Mux31~14_combout\ & (\alu|ShiftRight1~12_combout\)) # (!\alu|Mux31~14_combout\ & ((\alu|ShiftRight1~54_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~11_combout\,
	datab => \alu|ShiftRight1~12_combout\,
	datac => \alu|Mux31~14_combout\,
	datad => \alu|ShiftRight1~54_combout\,
	combout => \alu|Mux29~9_combout\);

-- Location: LCCOMB_X67_Y15_N4
\alu|Mux29~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux29~10_combout\ = (\alu|Mux28~11_combout\ & ((\alu|Mux29~9_combout\ & (\alu|ShiftRight0~56_combout\)) # (!\alu|Mux29~9_combout\ & ((\alu|ShiftRight1~11_combout\))))) # (!\alu|Mux28~11_combout\ & (((\alu|Mux29~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~56_combout\,
	datab => \alu|ShiftRight1~11_combout\,
	datac => \alu|Mux28~11_combout\,
	datad => \alu|Mux29~9_combout\,
	combout => \alu|Mux29~10_combout\);

-- Location: LCCOMB_X74_Y20_N18
\alu|a32~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|a32~20_combout\ = \mux_ulaB|m_out[2]~62_combout\ $ (((\ctr_mips|WideOr1~combout\ & (\mux_ulaA|m_out[2]~4_combout\)) # (!\ctr_mips|WideOr1~combout\ & ((\pc|sr_out\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[2]~4_combout\,
	datab => \pc|sr_out\(2),
	datac => \mux_ulaB|m_out[2]~62_combout\,
	datad => \ctr_mips|WideOr1~combout\,
	combout => \alu|a32~20_combout\);

-- Location: LCCOMB_X72_Y21_N2
\alu|Mux29~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux29~6_combout\ = ((\mux_ulaB|m_out[2]~62_combout\) # ((\actr|alu_ctr[0]~20_combout\) # (\mux_ulaA|m_out[2]~5_combout\))) # (!\actr|alu_ctr[1]~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[1]~17_combout\,
	datab => \mux_ulaB|m_out[2]~62_combout\,
	datac => \actr|alu_ctr[0]~20_combout\,
	datad => \mux_ulaA|m_out[2]~5_combout\,
	combout => \alu|Mux29~6_combout\);

-- Location: LCCOMB_X74_Y20_N8
\alu|Mux29~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux29~2_combout\ = (\actr|alu_ctr[1]~17_combout\ & ((\mux_ulaB|m_out[2]~62_combout\ & ((\mux_ulaA|m_out[2]~5_combout\) # (\actr|alu_ctr[0]~20_combout\))) # (!\mux_ulaB|m_out[2]~62_combout\ & (\mux_ulaA|m_out[2]~5_combout\ & 
-- \actr|alu_ctr[0]~20_combout\)))) # (!\actr|alu_ctr[1]~17_combout\ & (((!\actr|alu_ctr[0]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[1]~17_combout\,
	datab => \mux_ulaB|m_out[2]~62_combout\,
	datac => \mux_ulaA|m_out[2]~5_combout\,
	datad => \actr|alu_ctr[0]~20_combout\,
	combout => \alu|Mux29~2_combout\);

-- Location: LCCOMB_X74_Y20_N26
\alu|Mux29~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux29~3_combout\ = (\alu|Mux29~2_combout\ & ((\alu|Add1~4_combout\) # ((!\alu|Mux28~8_combout\)))) # (!\alu|Mux29~2_combout\ & (((\alu|Mux28~8_combout\ & \alu|ShiftRight1~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Add1~4_combout\,
	datab => \alu|Mux29~2_combout\,
	datac => \alu|Mux28~8_combout\,
	datad => \alu|ShiftRight1~51_combout\,
	combout => \alu|Mux29~3_combout\);

-- Location: LCCOMB_X74_Y20_N0
\alu|Mux29~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux29~4_combout\ = (\alu|Mux28~9_combout\ & ((\alu|Mux28~23_combout\ & (\alu|tmp[2]~4_combout\)) # (!\alu|Mux28~23_combout\ & ((\alu|Mux29~3_combout\))))) # (!\alu|Mux28~9_combout\ & (((!\alu|Mux28~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~9_combout\,
	datab => \alu|tmp[2]~4_combout\,
	datac => \alu|Mux28~23_combout\,
	datad => \alu|Mux29~3_combout\,
	combout => \alu|Mux29~4_combout\);

-- Location: LCCOMB_X72_Y21_N28
\alu|Mux29~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux29~5_combout\ = (\alu|Mux28~7_combout\ & ((\alu|Mux29~4_combout\ & ((\alu|ShiftRight0~55_combout\))) # (!\alu|Mux29~4_combout\ & (\mux_ulaB|m_out[31]~31_combout\)))) # (!\alu|Mux28~7_combout\ & (((\alu|Mux29~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~31_combout\,
	datab => \alu|Mux28~7_combout\,
	datac => \alu|ShiftRight0~55_combout\,
	datad => \alu|Mux29~4_combout\,
	combout => \alu|Mux29~5_combout\);

-- Location: LCCOMB_X72_Y21_N18
\alu|Mux29~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux29~12_combout\ = (\alu|Mux29~5_combout\ & (((\actr|alu_ctr[0]~20_combout\) # (!\actr|alu_ctr[2]~21_combout\)) # (!\actr|alu_ctr[1]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[1]~17_combout\,
	datab => \actr|alu_ctr[2]~21_combout\,
	datac => \actr|alu_ctr[0]~20_combout\,
	datad => \alu|Mux29~5_combout\,
	combout => \alu|Mux29~12_combout\);

-- Location: LCCOMB_X72_Y21_N4
\alu|Mux29~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux29~7_combout\ = (\alu|Mux28~5_combout\ & ((\alu|Mux28~4_combout\ & (!\alu|Mux29~6_combout\)) # (!\alu|Mux28~4_combout\ & ((\alu|Mux29~12_combout\))))) # (!\alu|Mux28~5_combout\ & (((\alu|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~5_combout\,
	datab => \alu|Mux29~6_combout\,
	datac => \alu|Mux28~4_combout\,
	datad => \alu|Mux29~12_combout\,
	combout => \alu|Mux29~7_combout\);

-- Location: LCCOMB_X72_Y21_N10
\alu|Mux29~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux29~8_combout\ = (\alu|Mux29~7_combout\ & (((\alu|a32~20_combout\) # (!\alu|Mux28~6_combout\)))) # (!\alu|Mux29~7_combout\ & (\alu|ShiftLeft0~25_combout\ & ((\alu|Mux28~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~25_combout\,
	datab => \alu|a32~20_combout\,
	datac => \alu|Mux29~7_combout\,
	datad => \alu|Mux28~6_combout\,
	combout => \alu|Mux29~8_combout\);

-- Location: LCCOMB_X72_Y21_N8
\alu|Mux29~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux29~11_combout\ = (\alu|Mux28~12_combout\ & ((\alu|Mux29~8_combout\))) # (!\alu|Mux28~12_combout\ & (\alu|Mux29~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~12_combout\,
	datac => \alu|Mux29~10_combout\,
	datad => \alu|Mux29~8_combout\,
	combout => \alu|Mux29~11_combout\);

-- Location: LCFF_X72_Y21_N25
\regULA|sr_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \alu|Mux29~11_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regULA|sr_out\(2));

-- Location: LCCOMB_X62_Y17_N12
\mux_mem|m_out[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_mem|m_out[0]~0_combout\ = (\ctr_mips|WideOr2~combout\ & (\regULA|sr_out\(2))) # (!\ctr_mips|WideOr2~combout\ & ((\pc|sr_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regULA|sr_out\(2),
	datac => \pc|sr_out\(2),
	datad => \ctr_mips|WideOr2~combout\,
	combout => \mux_mem|m_out[0]~0_combout\);

-- Location: LCFF_X63_Y20_N3
\ir|sr_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \memory|altsyncram_component|auto_generated|q_a\(31),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ir|sr_out\(31));

-- Location: LCCOMB_X70_Y17_N24
\ctr_mips|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctr_mips|Mux15~0_combout\ = (!\ir|sr_out\(30) & (\ir|sr_out\(31) & (!\ir|sr_out\(28) & \ir|sr_out\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(30),
	datab => \ir|sr_out\(31),
	datac => \ir|sr_out\(28),
	datad => \ir|sr_out\(26),
	combout => \ctr_mips|Mux15~0_combout\);

-- Location: LCCOMB_X68_Y17_N12
\ctr_mips|nstate.streghalf_st~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctr_mips|nstate.streghalf_st~0_combout\ = (\ir|sr_out\(29) & (\ctr_mips|pstate.c_mem_add_st~regout\ & (\ctr_mips|Mux15~0_combout\ & !\ir|sr_out\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(29),
	datab => \ctr_mips|pstate.c_mem_add_st~regout\,
	datac => \ctr_mips|Mux15~0_combout\,
	datad => \ir|sr_out\(27),
	combout => \ctr_mips|nstate.streghalf_st~0_combout\);

-- Location: LCFF_X62_Y17_N1
\ctr_mips|pstate.streghalf_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \ctr_mips|nstate.streghalf_st~0_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctr_mips|pstate.streghalf_st~regout\);

-- Location: LCCOMB_X65_Y18_N14
\mux_store|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_store|Equal1~0_combout\ = (!\ctr_mips|pstate.streghalf_st~regout\ & !\ctr_mips|pstate.stregbyte_st~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctr_mips|pstate.streghalf_st~regout\,
	datad => \ctr_mips|pstate.stregbyte_st~regout\,
	combout => \mux_store|Equal1~0_combout\);

-- Location: LCCOMB_X65_Y18_N8
\mux_store|m_out[16]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_store|m_out[16]~27_combout\ = (\rgB|sr_out\(16) & ((\mux_store|Equal1~0_combout\) # ((\rgB|sr_out\(0) & \mux_store|m_out[23]~26_combout\)))) # (!\rgB|sr_out\(16) & (\rgB|sr_out\(0) & ((\mux_store|m_out[23]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(16),
	datab => \rgB|sr_out\(0),
	datac => \mux_store|Equal1~0_combout\,
	datad => \mux_store|m_out[23]~26_combout\,
	combout => \mux_store|m_out[16]~27_combout\);

-- Location: LCCOMB_X63_Y20_N12
\ir|sr_out[30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ir|sr_out[30]~feeder_combout\ = \memory|altsyncram_component|auto_generated|q_a\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memory|altsyncram_component|auto_generated|q_a\(30),
	combout => \ir|sr_out[30]~feeder_combout\);

-- Location: LCFF_X63_Y20_N13
\ir|sr_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ir|sr_out[30]~feeder_combout\,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ir|sr_out\(30));

-- Location: LCCOMB_X63_Y21_N2
\ctr_mips|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctr_mips|Mux7~1_combout\ = (\ir|sr_out\(31) & (((!\ir|sr_out\(27) & !\ir|sr_out\(29))) # (!\ir|sr_out\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(31),
	datab => \ir|sr_out\(28),
	datac => \ir|sr_out\(27),
	datad => \ir|sr_out\(29),
	combout => \ctr_mips|Mux7~1_combout\);

-- Location: LCCOMB_X63_Y21_N20
\ctr_mips|Mux7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctr_mips|Mux7~2_combout\ = (!\ir|sr_out\(30) & (\ctr_mips|Mux7~1_combout\ $ (((\ctr_mips|Mux7~0_combout\ & !\ir|sr_out\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|Mux7~0_combout\,
	datab => \ir|sr_out\(30),
	datac => \ir|sr_out\(26),
	datad => \ctr_mips|Mux7~1_combout\,
	combout => \ctr_mips|Mux7~2_combout\);

-- Location: LCCOMB_X68_Y18_N22
\ctr_mips|nstate.c_mem_add_st~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctr_mips|nstate.c_mem_add_st~0_combout\ = (\ctr_mips|pstate.decode_st~regout\ & \ctr_mips|Mux7~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.decode_st~regout\,
	datad => \ctr_mips|Mux7~2_combout\,
	combout => \ctr_mips|nstate.c_mem_add_st~0_combout\);

-- Location: LCFF_X68_Y18_N23
\ctr_mips|pstate.c_mem_add_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ctr_mips|nstate.c_mem_add_st~0_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctr_mips|pstate.c_mem_add_st~regout\);

-- Location: LCCOMB_X68_Y17_N26
\ctr_mips|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctr_mips|Mux15~1_combout\ = (\ctr_mips|Mux15~0_combout\ & (!\ir|sr_out\(29) & \ir|sr_out\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|Mux15~0_combout\,
	datac => \ir|sr_out\(29),
	datad => \ir|sr_out\(27),
	combout => \ctr_mips|Mux15~1_combout\);

-- Location: LCCOMB_X67_Y17_N28
\ctr_mips|Selector1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctr_mips|Selector1~2_combout\ = (\ctr_mips|Selector1~1_combout\) # ((\ctr_mips|WideOr2~0_combout\) # ((!\ctr_mips|Mux15~1_combout\ & \ctr_mips|pstate.readmem_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|Selector1~1_combout\,
	datab => \ctr_mips|Mux15~1_combout\,
	datac => \ctr_mips|WideOr2~0_combout\,
	datad => \ctr_mips|pstate.readmem_st~regout\,
	combout => \ctr_mips|Selector1~2_combout\);

-- Location: LCCOMB_X68_Y18_N28
\ctr_mips|Selector1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctr_mips|Selector1~3_combout\ = (!\ctr_mips|Selector1~2_combout\ & ((\ctr_mips|Mux7~2_combout\) # (!\ctr_mips|pstate.c_mem_add_st~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|Mux7~2_combout\,
	datab => \ctr_mips|pstate.c_mem_add_st~regout\,
	datad => \ctr_mips|Selector1~2_combout\,
	combout => \ctr_mips|Selector1~3_combout\);

-- Location: LCFF_X68_Y18_N29
\ctr_mips|pstate.fetch_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \ctr_mips|Selector1~3_combout\,
	aclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ctr_mips|pstate.fetch_st~regout\);

-- Location: LCCOMB_X63_Y19_N0
\ctr_mips|pstate.fetch_st~_wirecell\ : cycloneii_lcell_comb
-- Equation(s):
-- \ctr_mips|pstate.fetch_st~_wirecell_combout\ = !\ctr_mips|pstate.fetch_st~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctr_mips|pstate.fetch_st~regout\,
	combout => \ctr_mips|pstate.fetch_st~_wirecell_combout\);

-- Location: LCCOMB_X67_Y14_N24
\bcoreg|regB[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regB[0]~0_combout\ = (!\bcoreg|Equal1~1_combout\ & ((\bcoreg|breg32~45\ & ((\bcoreg|breg32_rtl_1_bypass\(11)))) # (!\bcoreg|breg32~45\ & (\bcoreg|breg32_rtl_1|auto_generated|ram_block1a0~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32~45\,
	datab => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0~portbdataout\,
	datac => \bcoreg|Equal1~1_combout\,
	datad => \bcoreg|breg32_rtl_1_bypass\(11),
	combout => \bcoreg|regB[0]~0_combout\);

-- Location: LCFF_X67_Y14_N25
\rgB|sr_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|regB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgB|sr_out\(0));

-- Location: LCCOMB_X63_Y17_N24
\mux_store|m_out[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_store|m_out[0]~1_combout\ = (\rgB|sr_out\(0) & !\mux_store|m_out[3]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rgB|sr_out\(0),
	datad => \mux_store|m_out[3]~0_combout\,
	combout => \mux_store|m_out[0]~1_combout\);

-- Location: LCCOMB_X72_Y18_N8
\pc|sr_out~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc|sr_out~40_combout\ = (\ctr_mips|pstate.branch_ex_st~regout\ & (((\regULA|sr_out\(0))))) # (!\ctr_mips|pstate.branch_ex_st~regout\ & (!\ctr_mips|pstate.jump_ex_st~regout\ & ((\alu|Mux31~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.jump_ex_st~regout\,
	datab => \regULA|sr_out\(0),
	datac => \ctr_mips|pstate.branch_ex_st~regout\,
	datad => \alu|Mux31~13_combout\,
	combout => \pc|sr_out~40_combout\);

-- Location: LCFF_X72_Y18_N9
\pc|sr_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \pc|sr_out~40_combout\,
	sclr => \rst~combout\,
	ena => \pc|sr_out[0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|sr_out\(0));

-- Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\debug[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_debug(1),
	combout => \debug~combout\(1));

-- Location: LCCOMB_X65_Y14_N0
\fpga_out[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[0]~0_combout\ = (\debug~combout\(0) & (((\debug~combout\(1)) # (\alu|Mux31~13_combout\)))) # (!\debug~combout\(0) & (\pc|sr_out\(0) & (!\debug~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debug~combout\(0),
	datab => \pc|sr_out\(0),
	datac => \debug~combout\(1),
	datad => \alu|Mux31~13_combout\,
	combout => \fpga_out[0]~0_combout\);

-- Location: LCCOMB_X63_Y14_N16
\fpga_out[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[0]~1_combout\ = (\fpga_out[0]~0_combout\ & ((\memory|altsyncram_component|auto_generated|q_a\(0)) # ((!\debug~combout\(1))))) # (!\fpga_out[0]~0_combout\ & (((\ir|sr_out\(0) & \debug~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|altsyncram_component|auto_generated|q_a\(0),
	datab => \fpga_out[0]~0_combout\,
	datac => \ir|sr_out\(0),
	datad => \debug~combout\(1),
	combout => \fpga_out[0]~1_combout\);

-- Location: LCCOMB_X65_Y14_N6
\fpga_out[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[1]~2_combout\ = (\debug~combout\(0) & (((\debug~combout\(1))))) # (!\debug~combout\(0) & ((\debug~combout\(1) & ((\ir|sr_out\(1)))) # (!\debug~combout\(1) & (\pc|sr_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debug~combout\(0),
	datab => \pc|sr_out\(1),
	datac => \debug~combout\(1),
	datad => \ir|sr_out\(1),
	combout => \fpga_out[1]~2_combout\);

-- Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\debug[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_debug(0),
	combout => \debug~combout\(0));

-- Location: LCCOMB_X65_Y14_N16
\fpga_out[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[1]~3_combout\ = (\fpga_out[1]~2_combout\ & ((\memory|altsyncram_component|auto_generated|q_a\(1)) # ((!\debug~combout\(0))))) # (!\fpga_out[1]~2_combout\ & (((\alu|Mux30~15_combout\ & \debug~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[1]~2_combout\,
	datab => \memory|altsyncram_component|auto_generated|q_a\(1),
	datac => \alu|Mux30~15_combout\,
	datad => \debug~combout\(0),
	combout => \fpga_out[1]~3_combout\);

-- Location: LCCOMB_X71_Y17_N28
\fpga_out[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[2]~4_combout\ = (\debug~combout\(0) & ((\debug~combout\(1)) # ((\alu|Mux29~11_combout\)))) # (!\debug~combout\(0) & (!\debug~combout\(1) & ((\pc|sr_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debug~combout\(0),
	datab => \debug~combout\(1),
	datac => \alu|Mux29~11_combout\,
	datad => \pc|sr_out\(2),
	combout => \fpga_out[2]~4_combout\);

-- Location: LCCOMB_X63_Y14_N2
\fpga_out[2]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[2]~5_combout\ = (\fpga_out[2]~4_combout\ & (((\memory|altsyncram_component|auto_generated|q_a\(2)) # (!\debug~combout\(1))))) # (!\fpga_out[2]~4_combout\ & (\ir|sr_out\(2) & ((\debug~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[2]~4_combout\,
	datab => \ir|sr_out\(2),
	datac => \memory|altsyncram_component|auto_generated|q_a\(2),
	datad => \debug~combout\(1),
	combout => \fpga_out[2]~5_combout\);

-- Location: LCCOMB_X69_Y14_N0
\fpga_out[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[3]~6_combout\ = (\debug~combout\(1) & (((\ir|sr_out\(3)) # (\debug~combout\(0))))) # (!\debug~combout\(1) & (\pc|sr_out\(3) & ((!\debug~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|sr_out\(3),
	datab => \ir|sr_out\(3),
	datac => \debug~combout\(1),
	datad => \debug~combout\(0),
	combout => \fpga_out[3]~6_combout\);

-- Location: LCCOMB_X69_Y14_N6
\fpga_out[3]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[3]~7_combout\ = (\fpga_out[3]~6_combout\ & ((\memory|altsyncram_component|auto_generated|q_a\(3)) # ((!\debug~combout\(0))))) # (!\fpga_out[3]~6_combout\ & (((\alu|Mux28~22_combout\ & \debug~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|altsyncram_component|auto_generated|q_a\(3),
	datab => \fpga_out[3]~6_combout\,
	datac => \alu|Mux28~22_combout\,
	datad => \debug~combout\(0),
	combout => \fpga_out[3]~7_combout\);

-- Location: LCCOMB_X65_Y16_N0
\fpga_out[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[4]~8_combout\ = (\debug~combout\(0) & (((\alu|Mux27~combout\) # (\debug~combout\(1))))) # (!\debug~combout\(0) & (\pc|sr_out\(4) & ((!\debug~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debug~combout\(0),
	datab => \pc|sr_out\(4),
	datac => \alu|Mux27~combout\,
	datad => \debug~combout\(1),
	combout => \fpga_out[4]~8_combout\);

-- Location: LCCOMB_X71_Y17_N22
\fpga_out[4]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[4]~9_combout\ = (\fpga_out[4]~8_combout\ & (((\memory|altsyncram_component|auto_generated|q_a\(4))) # (!\debug~combout\(1)))) # (!\fpga_out[4]~8_combout\ & (\debug~combout\(1) & (\ir|sr_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[4]~8_combout\,
	datab => \debug~combout\(1),
	datac => \ir|sr_out\(4),
	datad => \memory|altsyncram_component|auto_generated|q_a\(4),
	combout => \fpga_out[4]~9_combout\);

-- Location: LCCOMB_X71_Y17_N12
\fpga_out[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[5]~10_combout\ = (\debug~combout\(0) & (((\debug~combout\(1))))) # (!\debug~combout\(0) & ((\debug~combout\(1) & ((\ir|sr_out\(5)))) # (!\debug~combout\(1) & (\pc|sr_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debug~combout\(0),
	datab => \pc|sr_out\(5),
	datac => \ir|sr_out\(5),
	datad => \debug~combout\(1),
	combout => \fpga_out[5]~10_combout\);

-- Location: LCCOMB_X66_Y14_N16
\fpga_out[5]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[5]~11_combout\ = (\debug~combout\(0) & ((\fpga_out[5]~10_combout\ & (\memory|altsyncram_component|auto_generated|q_a\(5))) # (!\fpga_out[5]~10_combout\ & ((\alu|Mux26~combout\))))) # (!\debug~combout\(0) & (((\fpga_out[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|altsyncram_component|auto_generated|q_a\(5),
	datab => \debug~combout\(0),
	datac => \alu|Mux26~combout\,
	datad => \fpga_out[5]~10_combout\,
	combout => \fpga_out[5]~11_combout\);

-- Location: LCCOMB_X65_Y16_N26
\fpga_out[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[6]~12_combout\ = (\debug~combout\(0) & ((\alu|Mux25~combout\) # ((\debug~combout\(1))))) # (!\debug~combout\(0) & (((\pc|sr_out\(6) & !\debug~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debug~combout\(0),
	datab => \alu|Mux25~combout\,
	datac => \pc|sr_out\(6),
	datad => \debug~combout\(1),
	combout => \fpga_out[6]~12_combout\);

-- Location: LCCOMB_X65_Y16_N24
\fpga_out[6]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[6]~13_combout\ = (\fpga_out[6]~12_combout\ & ((\memory|altsyncram_component|auto_generated|q_a\(6)) # ((!\debug~combout\(1))))) # (!\fpga_out[6]~12_combout\ & (((\ir|sr_out\(6) & \debug~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|altsyncram_component|auto_generated|q_a\(6),
	datab => \fpga_out[6]~12_combout\,
	datac => \ir|sr_out\(6),
	datad => \debug~combout\(1),
	combout => \fpga_out[6]~13_combout\);

-- Location: LCCOMB_X71_Y21_N26
\fpga_out[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[7]~14_combout\ = (\debug~combout\(0) & (((\debug~combout\(1))))) # (!\debug~combout\(0) & ((\debug~combout\(1) & ((\ir|sr_out\(7)))) # (!\debug~combout\(1) & (\pc|sr_out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|sr_out\(7),
	datab => \ir|sr_out\(7),
	datac => \debug~combout\(0),
	datad => \debug~combout\(1),
	combout => \fpga_out[7]~14_combout\);

-- Location: LCCOMB_X71_Y21_N28
\fpga_out[7]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[7]~15_combout\ = (\debug~combout\(0) & ((\fpga_out[7]~14_combout\ & ((\memory|altsyncram_component|auto_generated|q_a\(7)))) # (!\fpga_out[7]~14_combout\ & (\alu|Mux24~combout\)))) # (!\debug~combout\(0) & (((\fpga_out[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux24~combout\,
	datab => \memory|altsyncram_component|auto_generated|q_a\(7),
	datac => \debug~combout\(0),
	datad => \fpga_out[7]~14_combout\,
	combout => \fpga_out[7]~15_combout\);

-- Location: LCCOMB_X71_Y21_N18
\fpga_out[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[8]~16_combout\ = (\debug~combout\(0) & (((\alu|Mux23~10_combout\) # (\debug~combout\(1))))) # (!\debug~combout\(0) & (\pc|sr_out\(8) & ((!\debug~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|sr_out\(8),
	datab => \alu|Mux23~10_combout\,
	datac => \debug~combout\(0),
	datad => \debug~combout\(1),
	combout => \fpga_out[8]~16_combout\);

-- Location: LCCOMB_X71_Y21_N4
\fpga_out[8]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[8]~17_combout\ = (\debug~combout\(1) & ((\fpga_out[8]~16_combout\ & (\memory|altsyncram_component|auto_generated|q_a\(8))) # (!\fpga_out[8]~16_combout\ & ((\ir|sr_out\(8)))))) # (!\debug~combout\(1) & (((\fpga_out[8]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|altsyncram_component|auto_generated|q_a\(8),
	datab => \debug~combout\(1),
	datac => \ir|sr_out\(8),
	datad => \fpga_out[8]~16_combout\,
	combout => \fpga_out[8]~17_combout\);

-- Location: LCCOMB_X71_Y21_N30
\fpga_out[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[9]~18_combout\ = (\debug~combout\(0) & (((\debug~combout\(1))))) # (!\debug~combout\(0) & ((\debug~combout\(1) & (\ir|sr_out\(9))) # (!\debug~combout\(1) & ((\pc|sr_out\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(9),
	datab => \pc|sr_out\(9),
	datac => \debug~combout\(0),
	datad => \debug~combout\(1),
	combout => \fpga_out[9]~18_combout\);

-- Location: LCCOMB_X71_Y17_N18
\fpga_out[9]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[9]~19_combout\ = (\fpga_out[9]~18_combout\ & ((\memory|altsyncram_component|auto_generated|q_a\(9)) # ((!\debug~combout\(0))))) # (!\fpga_out[9]~18_combout\ & (((\alu|Mux22~11_combout\ & \debug~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|altsyncram_component|auto_generated|q_a\(9),
	datab => \fpga_out[9]~18_combout\,
	datac => \alu|Mux22~11_combout\,
	datad => \debug~combout\(0),
	combout => \fpga_out[9]~19_combout\);

-- Location: LCCOMB_X71_Y21_N20
\fpga_out[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[10]~20_combout\ = (\debug~combout\(1) & (((\debug~combout\(0))))) # (!\debug~combout\(1) & ((\debug~combout\(0) & ((\alu|Mux21~11_combout\))) # (!\debug~combout\(0) & (\pc|sr_out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|sr_out\(10),
	datab => \debug~combout\(1),
	datac => \debug~combout\(0),
	datad => \alu|Mux21~11_combout\,
	combout => \fpga_out[10]~20_combout\);

-- Location: LCCOMB_X66_Y18_N8
\fpga_out[10]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[10]~21_combout\ = (\fpga_out[10]~20_combout\ & (((\memory|altsyncram_component|auto_generated|q_a\(10))) # (!\debug~combout\(1)))) # (!\fpga_out[10]~20_combout\ & (\debug~combout\(1) & (\ir|sr_out\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[10]~20_combout\,
	datab => \debug~combout\(1),
	datac => \ir|sr_out\(10),
	datad => \memory|altsyncram_component|auto_generated|q_a\(10),
	combout => \fpga_out[10]~21_combout\);

-- Location: LCCOMB_X66_Y22_N20
\alu|Mux20~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux20~9_combout\ = (!\mux_ulaA|m_out[3]~3_combout\ & ((\mux_ulaA|m_out[2]~5_combout\ & (\alu|ShiftRight1~69_combout\)) # (!\mux_ulaA|m_out[2]~5_combout\ & ((\alu|ShiftRight1~70_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[2]~5_combout\,
	datab => \alu|ShiftRight1~69_combout\,
	datac => \mux_ulaA|m_out[3]~3_combout\,
	datad => \alu|ShiftRight1~70_combout\,
	combout => \alu|Mux20~9_combout\);

-- Location: LCCOMB_X72_Y22_N16
\alu|Mux20~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux20~6_combout\ = (\mux_ulaB|m_out[11]~44_combout\) # (((\actr|alu_ctr[0]~20_combout\) # (\mux_ulaA|m_out[11]~31_combout\)) # (!\actr|alu_ctr[1]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[11]~44_combout\,
	datab => \actr|alu_ctr[1]~17_combout\,
	datac => \actr|alu_ctr[0]~20_combout\,
	datad => \mux_ulaA|m_out[11]~31_combout\,
	combout => \alu|Mux20~6_combout\);

-- Location: LCCOMB_X71_Y22_N0
\alu|Mux20~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux20~4_combout\ = (\alu|Mux28~9_combout\ & ((\alu|Mux28~23_combout\ & ((\alu|tmp[11]~22_combout\))) # (!\alu|Mux28~23_combout\ & (\alu|Mux20~3_combout\)))) # (!\alu|Mux28~9_combout\ & (((!\alu|Mux28~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux20~3_combout\,
	datab => \alu|tmp[11]~22_combout\,
	datac => \alu|Mux28~9_combout\,
	datad => \alu|Mux28~23_combout\,
	combout => \alu|Mux20~4_combout\);

-- Location: LCCOMB_X71_Y22_N18
\alu|Mux20~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux20~5_combout\ = (\alu|Mux28~7_combout\ & ((\alu|Mux20~4_combout\ & ((\alu|ShiftRight0~89_combout\))) # (!\alu|Mux20~4_combout\ & (\mux_ulaB|m_out[31]~31_combout\)))) # (!\alu|Mux28~7_combout\ & (((\alu|Mux20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~7_combout\,
	datab => \mux_ulaB|m_out[31]~31_combout\,
	datac => \alu|ShiftRight0~89_combout\,
	datad => \alu|Mux20~4_combout\,
	combout => \alu|Mux20~5_combout\);

-- Location: LCCOMB_X72_Y22_N0
\alu|Mux20~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux20~12_combout\ = (\alu|Mux20~5_combout\ & ((\actr|alu_ctr[0]~20_combout\) # ((!\actr|alu_ctr[2]~21_combout\) # (!\actr|alu_ctr[1]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[0]~20_combout\,
	datab => \actr|alu_ctr[1]~17_combout\,
	datac => \actr|alu_ctr[2]~21_combout\,
	datad => \alu|Mux20~5_combout\,
	combout => \alu|Mux20~12_combout\);

-- Location: LCCOMB_X72_Y22_N10
\alu|Mux20~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux20~7_combout\ = (\alu|Mux28~4_combout\ & (((!\alu|Mux20~6_combout\)) # (!\alu|Mux28~5_combout\))) # (!\alu|Mux28~4_combout\ & (\alu|Mux28~5_combout\ & ((\alu|Mux20~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~4_combout\,
	datab => \alu|Mux28~5_combout\,
	datac => \alu|Mux20~6_combout\,
	datad => \alu|Mux20~12_combout\,
	combout => \alu|Mux20~7_combout\);

-- Location: LCCOMB_X72_Y22_N24
\alu|Mux20~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux20~8_combout\ = (\alu|Mux28~6_combout\ & ((\alu|Mux20~7_combout\ & (\alu|a32~11_combout\)) # (!\alu|Mux20~7_combout\ & ((\alu|ShiftLeft0~59_combout\))))) # (!\alu|Mux28~6_combout\ & (((\alu|Mux20~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|a32~11_combout\,
	datab => \alu|Mux28~6_combout\,
	datac => \alu|ShiftLeft0~59_combout\,
	datad => \alu|Mux20~7_combout\,
	combout => \alu|Mux20~8_combout\);

-- Location: LCCOMB_X72_Y22_N14
\alu|Mux20~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux20~11_combout\ = (\alu|Mux28~12_combout\ & (((\alu|Mux20~8_combout\)))) # (!\alu|Mux28~12_combout\ & ((\alu|Mux20~10_combout\) # ((\alu|Mux20~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux20~10_combout\,
	datab => \alu|Mux20~9_combout\,
	datac => \alu|Mux20~8_combout\,
	datad => \alu|Mux28~12_combout\,
	combout => \alu|Mux20~11_combout\);

-- Location: LCCOMB_X71_Y19_N6
\pc|sr_out[11]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc|sr_out[11]~16_combout\ = (\ctr_mips|pstate.branch_ex_st~regout\ & (\regULA|sr_out\(11))) # (!\ctr_mips|pstate.branch_ex_st~regout\ & ((\alu|Mux20~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regULA|sr_out\(11),
	datab => \alu|Mux20~11_combout\,
	datad => \ctr_mips|pstate.branch_ex_st~regout\,
	combout => \pc|sr_out[11]~16_combout\);

-- Location: LCFF_X71_Y19_N7
\pc|sr_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \pc|sr_out[11]~16_combout\,
	sdata => \ir|sr_out\(9),
	sclr => \rst~combout\,
	sload => \ctr_mips|pstate.jump_ex_st~regout\,
	ena => \pc|sr_out[0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|sr_out\(11));

-- Location: LCCOMB_X71_Y19_N24
\fpga_out[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[11]~22_combout\ = (\debug~combout\(1) & ((\debug~combout\(0)) # ((\ir|sr_out\(11))))) # (!\debug~combout\(1) & (!\debug~combout\(0) & ((\pc|sr_out\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debug~combout\(1),
	datab => \debug~combout\(0),
	datac => \ir|sr_out\(11),
	datad => \pc|sr_out\(11),
	combout => \fpga_out[11]~22_combout\);

-- Location: LCCOMB_X71_Y19_N14
\fpga_out[11]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[11]~23_combout\ = (\fpga_out[11]~22_combout\ & (((\memory|altsyncram_component|auto_generated|q_a\(11))) # (!\debug~combout\(0)))) # (!\fpga_out[11]~22_combout\ & (\debug~combout\(0) & (\alu|Mux20~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[11]~22_combout\,
	datab => \debug~combout\(0),
	datac => \alu|Mux20~11_combout\,
	datad => \memory|altsyncram_component|auto_generated|q_a\(11),
	combout => \fpga_out[11]~23_combout\);

-- Location: LCCOMB_X71_Y19_N20
\pc|sr_out[12]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc|sr_out[12]~15_combout\ = (\ctr_mips|pstate.branch_ex_st~regout\ & (\regULA|sr_out\(12))) # (!\ctr_mips|pstate.branch_ex_st~regout\ & ((\alu|Mux19~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.branch_ex_st~regout\,
	datab => \regULA|sr_out\(12),
	datad => \alu|Mux19~11_combout\,
	combout => \pc|sr_out[12]~15_combout\);

-- Location: LCFF_X71_Y19_N21
\pc|sr_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \pc|sr_out[12]~15_combout\,
	sdata => \ir|sr_out\(10),
	sclr => \rst~combout\,
	sload => \ctr_mips|pstate.jump_ex_st~regout\,
	ena => \pc|sr_out[0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|sr_out\(12));

-- Location: LCCOMB_X71_Y19_N8
\fpga_out[12]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[12]~24_combout\ = (\debug~combout\(1) & (\debug~combout\(0))) # (!\debug~combout\(1) & ((\debug~combout\(0) & ((\alu|Mux19~11_combout\))) # (!\debug~combout\(0) & (\pc|sr_out\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debug~combout\(1),
	datab => \debug~combout\(0),
	datac => \pc|sr_out\(12),
	datad => \alu|Mux19~11_combout\,
	combout => \fpga_out[12]~24_combout\);

-- Location: LCCOMB_X71_Y19_N18
\fpga_out[12]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[12]~25_combout\ = (\debug~combout\(1) & ((\fpga_out[12]~24_combout\ & ((\memory|altsyncram_component|auto_generated|q_a\(12)))) # (!\fpga_out[12]~24_combout\ & (\ir|sr_out\(12))))) # (!\debug~combout\(1) & (((\fpga_out[12]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(12),
	datab => \debug~combout\(1),
	datac => \fpga_out[12]~24_combout\,
	datad => \memory|altsyncram_component|auto_generated|q_a\(12),
	combout => \fpga_out[12]~25_combout\);

-- Location: LCCOMB_X76_Y18_N0
\fpga_out[13]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[13]~26_combout\ = (\debug~combout\(1) & ((\ir|sr_out\(13)) # ((\debug~combout\(0))))) # (!\debug~combout\(1) & (((\pc|sr_out\(13) & !\debug~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(13),
	datab => \pc|sr_out\(13),
	datac => \debug~combout\(1),
	datad => \debug~combout\(0),
	combout => \fpga_out[13]~26_combout\);

-- Location: LCCOMB_X66_Y14_N20
\fpga_out[13]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[13]~27_combout\ = (\fpga_out[13]~26_combout\ & (((\memory|altsyncram_component|auto_generated|q_a\(13))) # (!\debug~combout\(0)))) # (!\fpga_out[13]~26_combout\ & (\debug~combout\(0) & (\alu|Mux18~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[13]~26_combout\,
	datab => \debug~combout\(0),
	datac => \alu|Mux18~11_combout\,
	datad => \memory|altsyncram_component|auto_generated|q_a\(13),
	combout => \fpga_out[13]~27_combout\);

-- Location: LCCOMB_X71_Y19_N28
\fpga_out[14]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[14]~28_combout\ = (\debug~combout\(0) & (((\debug~combout\(1)) # (\alu|Mux17~11_combout\)))) # (!\debug~combout\(0) & (\pc|sr_out\(14) & (!\debug~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|sr_out\(14),
	datab => \debug~combout\(0),
	datac => \debug~combout\(1),
	datad => \alu|Mux17~11_combout\,
	combout => \fpga_out[14]~28_combout\);

-- Location: LCCOMB_X66_Y21_N16
\fpga_out[14]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[14]~29_combout\ = (\debug~combout\(1) & ((\fpga_out[14]~28_combout\ & (\memory|altsyncram_component|auto_generated|q_a\(14))) # (!\fpga_out[14]~28_combout\ & ((\ir|sr_out\(14)))))) # (!\debug~combout\(1) & (((\fpga_out[14]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|altsyncram_component|auto_generated|q_a\(14),
	datab => \debug~combout\(1),
	datac => \fpga_out[14]~28_combout\,
	datad => \ir|sr_out\(14),
	combout => \fpga_out[14]~29_combout\);

-- Location: LCCOMB_X74_Y18_N12
\pc|sr_out[15]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc|sr_out[15]~12_combout\ = (\ctr_mips|pstate.branch_ex_st~regout\ & (\regULA|sr_out\(15))) # (!\ctr_mips|pstate.branch_ex_st~regout\ & ((\alu|Mux16~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.branch_ex_st~regout\,
	datab => \regULA|sr_out\(15),
	datad => \alu|Mux16~9_combout\,
	combout => \pc|sr_out[15]~12_combout\);

-- Location: LCFF_X74_Y18_N13
\pc|sr_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \pc|sr_out[15]~12_combout\,
	sdata => \ir|sr_out\(13),
	sclr => \rst~combout\,
	sload => \ctr_mips|pstate.jump_ex_st~regout\,
	ena => \pc|sr_out[0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|sr_out\(15));

-- Location: LCCOMB_X74_Y18_N4
\fpga_out[15]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[15]~30_combout\ = (\debug~combout\(0) & (((\debug~combout\(1))))) # (!\debug~combout\(0) & ((\debug~combout\(1) & (\ir|sr_out\(15))) # (!\debug~combout\(1) & ((\pc|sr_out\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debug~combout\(0),
	datab => \ir|sr_out\(15),
	datac => \pc|sr_out\(15),
	datad => \debug~combout\(1),
	combout => \fpga_out[15]~30_combout\);

-- Location: LCCOMB_X66_Y14_N6
\fpga_out[15]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[15]~31_combout\ = (\debug~combout\(0) & ((\fpga_out[15]~30_combout\ & ((\memory|altsyncram_component|auto_generated|q_a\(15)))) # (!\fpga_out[15]~30_combout\ & (\alu|Mux16~9_combout\)))) # (!\debug~combout\(0) & (((\fpga_out[15]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux16~9_combout\,
	datab => \debug~combout\(0),
	datac => \fpga_out[15]~30_combout\,
	datad => \memory|altsyncram_component|auto_generated|q_a\(15),
	combout => \fpga_out[15]~31_combout\);

-- Location: LCCOMB_X74_Y18_N26
\fpga_out[16]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[16]~32_combout\ = (\debug~combout\(1) & (((\debug~combout\(0))))) # (!\debug~combout\(1) & ((\debug~combout\(0) & ((\alu|Mux15~6_combout\))) # (!\debug~combout\(0) & (\pc|sr_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debug~combout\(1),
	datab => \pc|sr_out\(16),
	datac => \debug~combout\(0),
	datad => \alu|Mux15~6_combout\,
	combout => \fpga_out[16]~32_combout\);

-- Location: LCCOMB_X75_Y16_N8
\fpga_out[16]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[16]~33_combout\ = (\fpga_out[16]~32_combout\ & ((\memory|altsyncram_component|auto_generated|q_a\(16)) # ((!\debug~combout\(1))))) # (!\fpga_out[16]~32_combout\ & (((\ir|sr_out\(16) & \debug~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[16]~32_combout\,
	datab => \memory|altsyncram_component|auto_generated|q_a\(16),
	datac => \ir|sr_out\(16),
	datad => \debug~combout\(1),
	combout => \fpga_out[16]~33_combout\);

-- Location: LCCOMB_X74_Y18_N8
\fpga_out[17]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[17]~34_combout\ = (\debug~combout\(1) & ((\ir|sr_out\(17)) # ((\debug~combout\(0))))) # (!\debug~combout\(1) & (((!\debug~combout\(0) & \pc|sr_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debug~combout\(1),
	datab => \ir|sr_out\(17),
	datac => \debug~combout\(0),
	datad => \pc|sr_out\(17),
	combout => \fpga_out[17]~34_combout\);

-- Location: LCCOMB_X74_Y18_N30
\fpga_out[17]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[17]~35_combout\ = (\fpga_out[17]~34_combout\ & ((\memory|altsyncram_component|auto_generated|q_a\(17)) # ((!\debug~combout\(0))))) # (!\fpga_out[17]~34_combout\ & (((\debug~combout\(0) & \alu|Mux14~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|altsyncram_component|auto_generated|q_a\(17),
	datab => \fpga_out[17]~34_combout\,
	datac => \debug~combout\(0),
	datad => \alu|Mux14~11_combout\,
	combout => \fpga_out[17]~35_combout\);

-- Location: LCCOMB_X74_Y18_N10
\pc|sr_out[18]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc|sr_out[18]~9_combout\ = (\ctr_mips|pstate.branch_ex_st~regout\ & (\regULA|sr_out\(18))) # (!\ctr_mips|pstate.branch_ex_st~regout\ & ((\alu|Mux13~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.branch_ex_st~regout\,
	datab => \regULA|sr_out\(18),
	datad => \alu|Mux13~8_combout\,
	combout => \pc|sr_out[18]~9_combout\);

-- Location: LCFF_X74_Y18_N11
\pc|sr_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \pc|sr_out[18]~9_combout\,
	sdata => \ir|sr_out\(16),
	sclr => \rst~combout\,
	sload => \ctr_mips|pstate.jump_ex_st~regout\,
	ena => \pc|sr_out[0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|sr_out\(18));

-- Location: LCCOMB_X74_Y18_N16
\fpga_out[18]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[18]~36_combout\ = (\debug~combout\(0) & ((\alu|Mux13~8_combout\) # ((\debug~combout\(1))))) # (!\debug~combout\(0) & (((\pc|sr_out\(18) & !\debug~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux13~8_combout\,
	datab => \pc|sr_out\(18),
	datac => \debug~combout\(0),
	datad => \debug~combout\(1),
	combout => \fpga_out[18]~36_combout\);

-- Location: LCCOMB_X75_Y18_N16
\fpga_out[18]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[18]~37_combout\ = (\debug~combout\(1) & ((\fpga_out[18]~36_combout\ & ((\memory|altsyncram_component|auto_generated|q_a\(18)))) # (!\fpga_out[18]~36_combout\ & (\ir|sr_out\(18))))) # (!\debug~combout\(1) & (((\fpga_out[18]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(18),
	datab => \memory|altsyncram_component|auto_generated|q_a\(18),
	datac => \debug~combout\(1),
	datad => \fpga_out[18]~36_combout\,
	combout => \fpga_out[18]~37_combout\);

-- Location: LCCOMB_X75_Y16_N22
\fpga_out[19]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[19]~38_combout\ = (\debug~combout\(1) & ((\ir|sr_out\(19)) # ((\debug~combout\(0))))) # (!\debug~combout\(1) & (((\pc|sr_out\(19) & !\debug~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(19),
	datab => \debug~combout\(1),
	datac => \pc|sr_out\(19),
	datad => \debug~combout\(0),
	combout => \fpga_out[19]~38_combout\);

-- Location: LCCOMB_X75_Y16_N0
\fpga_out[19]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[19]~39_combout\ = (\debug~combout\(0) & ((\fpga_out[19]~38_combout\ & (\memory|altsyncram_component|auto_generated|q_a\(19))) # (!\fpga_out[19]~38_combout\ & ((\alu|Mux12~17_combout\))))) # (!\debug~combout\(0) & (\fpga_out[19]~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debug~combout\(0),
	datab => \fpga_out[19]~38_combout\,
	datac => \memory|altsyncram_component|auto_generated|q_a\(19),
	datad => \alu|Mux12~17_combout\,
	combout => \fpga_out[19]~39_combout\);

-- Location: LCCOMB_X69_Y18_N24
\pc|sr_out[20]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc|sr_out[20]~7_combout\ = (\ctr_mips|pstate.branch_ex_st~regout\ & ((\regULA|sr_out\(20)))) # (!\ctr_mips|pstate.branch_ex_st~regout\ & (\alu|Mux11~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux11~8_combout\,
	datab => \ctr_mips|pstate.branch_ex_st~regout\,
	datad => \regULA|sr_out\(20),
	combout => \pc|sr_out[20]~7_combout\);

-- Location: LCFF_X69_Y18_N25
\pc|sr_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \pc|sr_out[20]~7_combout\,
	sdata => \ir|sr_out\(18),
	sclr => \rst~combout\,
	sload => \ctr_mips|pstate.jump_ex_st~regout\,
	ena => \pc|sr_out[0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|sr_out\(20));

-- Location: LCCOMB_X65_Y16_N6
\fpga_out[20]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[20]~40_combout\ = (\debug~combout\(0) & ((\debug~combout\(1)) # ((\alu|Mux11~8_combout\)))) # (!\debug~combout\(0) & (!\debug~combout\(1) & (\pc|sr_out\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debug~combout\(0),
	datab => \debug~combout\(1),
	datac => \pc|sr_out\(20),
	datad => \alu|Mux11~8_combout\,
	combout => \fpga_out[20]~40_combout\);

-- Location: LCCOMB_X65_Y16_N12
\fpga_out[20]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[20]~41_combout\ = (\fpga_out[20]~40_combout\ & (((\memory|altsyncram_component|auto_generated|q_a\(20)) # (!\debug~combout\(1))))) # (!\fpga_out[20]~40_combout\ & (\ir|sr_out\(20) & ((\debug~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[20]~40_combout\,
	datab => \ir|sr_out\(20),
	datac => \memory|altsyncram_component|auto_generated|q_a\(20),
	datad => \debug~combout\(1),
	combout => \fpga_out[20]~41_combout\);

-- Location: LCCOMB_X76_Y18_N22
\fpga_out[21]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[21]~42_combout\ = (\debug~combout\(1) & (((\ir|sr_out\(21)) # (\debug~combout\(0))))) # (!\debug~combout\(1) & (\pc|sr_out\(21) & ((!\debug~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debug~combout\(1),
	datab => \pc|sr_out\(21),
	datac => \ir|sr_out\(21),
	datad => \debug~combout\(0),
	combout => \fpga_out[21]~42_combout\);

-- Location: LCCOMB_X76_Y18_N12
\fpga_out[21]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[21]~43_combout\ = (\debug~combout\(0) & ((\fpga_out[21]~42_combout\ & ((\memory|altsyncram_component|auto_generated|q_a\(21)))) # (!\fpga_out[21]~42_combout\ & (\alu|Mux10~8_combout\)))) # (!\debug~combout\(0) & (((\fpga_out[21]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debug~combout\(0),
	datab => \alu|Mux10~8_combout\,
	datac => \memory|altsyncram_component|auto_generated|q_a\(21),
	datad => \fpga_out[21]~42_combout\,
	combout => \fpga_out[21]~43_combout\);

-- Location: LCCOMB_X76_Y18_N26
\fpga_out[22]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[22]~44_combout\ = (\debug~combout\(1) & (((\debug~combout\(0))))) # (!\debug~combout\(1) & ((\debug~combout\(0) & ((\alu|Mux9~8_combout\))) # (!\debug~combout\(0) & (\pc|sr_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|sr_out\(22),
	datab => \alu|Mux9~8_combout\,
	datac => \debug~combout\(1),
	datad => \debug~combout\(0),
	combout => \fpga_out[22]~44_combout\);

-- Location: LCCOMB_X65_Y16_N18
\fpga_out[22]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[22]~45_combout\ = (\fpga_out[22]~44_combout\ & ((\memory|altsyncram_component|auto_generated|q_a\(22)) # ((!\debug~combout\(1))))) # (!\fpga_out[22]~44_combout\ & (((\ir|sr_out\(22) & \debug~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|altsyncram_component|auto_generated|q_a\(22),
	datab => \ir|sr_out\(22),
	datac => \fpga_out[22]~44_combout\,
	datad => \debug~combout\(1),
	combout => \fpga_out[22]~45_combout\);

-- Location: LCCOMB_X76_Y18_N8
\fpga_out[23]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[23]~46_combout\ = (\debug~combout\(0) & (((\debug~combout\(1))))) # (!\debug~combout\(0) & ((\debug~combout\(1) & (\ir|sr_out\(23))) # (!\debug~combout\(1) & ((\pc|sr_out\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debug~combout\(0),
	datab => \ir|sr_out\(23),
	datac => \debug~combout\(1),
	datad => \pc|sr_out\(23),
	combout => \fpga_out[23]~46_combout\);

-- Location: LCCOMB_X76_Y18_N6
\fpga_out[23]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[23]~47_combout\ = (\fpga_out[23]~46_combout\ & ((\memory|altsyncram_component|auto_generated|q_a\(23)) # ((!\debug~combout\(0))))) # (!\fpga_out[23]~46_combout\ & (((\debug~combout\(0) & \alu|Mux8~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|altsyncram_component|auto_generated|q_a\(23),
	datab => \fpga_out[23]~46_combout\,
	datac => \debug~combout\(0),
	datad => \alu|Mux8~8_combout\,
	combout => \fpga_out[23]~47_combout\);

-- Location: LCCOMB_X74_Y18_N22
\fpga_out[24]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[24]~48_combout\ = (\debug~combout\(0) & ((\alu|Mux7~combout\) # ((\debug~combout\(1))))) # (!\debug~combout\(0) & (((\pc|sr_out\(24) & !\debug~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debug~combout\(0),
	datab => \alu|Mux7~combout\,
	datac => \pc|sr_out\(24),
	datad => \debug~combout\(1),
	combout => \fpga_out[24]~48_combout\);

-- Location: LCCOMB_X75_Y16_N2
\fpga_out[24]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[24]~49_combout\ = (\fpga_out[24]~48_combout\ & ((\memory|altsyncram_component|auto_generated|q_a\(24)) # ((!\debug~combout\(1))))) # (!\fpga_out[24]~48_combout\ & (((\ir|sr_out\(24) & \debug~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|altsyncram_component|auto_generated|q_a\(24),
	datab => \fpga_out[24]~48_combout\,
	datac => \ir|sr_out\(24),
	datad => \debug~combout\(1),
	combout => \fpga_out[24]~49_combout\);

-- Location: LCCOMB_X76_Y18_N20
\fpga_out[25]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[25]~50_combout\ = (\debug~combout\(1) & (((\debug~combout\(0)) # (\ir|sr_out\(25))))) # (!\debug~combout\(1) & (\pc|sr_out\(25) & (!\debug~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debug~combout\(1),
	datab => \pc|sr_out\(25),
	datac => \debug~combout\(0),
	datad => \ir|sr_out\(25),
	combout => \fpga_out[25]~50_combout\);

-- Location: LCCOMB_X76_Y18_N10
\fpga_out[25]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[25]~51_combout\ = (\fpga_out[25]~50_combout\ & ((\memory|altsyncram_component|auto_generated|q_a\(25)) # ((!\debug~combout\(0))))) # (!\fpga_out[25]~50_combout\ & (((\debug~combout\(0) & \alu|Mux6~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[25]~50_combout\,
	datab => \memory|altsyncram_component|auto_generated|q_a\(25),
	datac => \debug~combout\(0),
	datad => \alu|Mux6~combout\,
	combout => \fpga_out[25]~51_combout\);

-- Location: LCCOMB_X74_Y20_N6
\alu|ShiftLeft0~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~90_combout\ = (\mux_ulaA|m_out[2]~5_combout\ & (\alu|ShiftLeft0~71_combout\)) # (!\mux_ulaA|m_out[2]~5_combout\ & ((\alu|ShiftLeft0~89_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA|m_out[2]~5_combout\,
	datac => \alu|ShiftLeft0~71_combout\,
	datad => \alu|ShiftLeft0~89_combout\,
	combout => \alu|ShiftLeft0~90_combout\);

-- Location: LCCOMB_X70_Y17_N14
\alu|Mux5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux5~3_combout\ = (\alu|Mux5~2_combout\ & ((\alu|ShiftRight1~91_combout\) # ((\alu|ShiftLeft0~55_combout\)))) # (!\alu|Mux5~2_combout\ & (!\alu|ShiftRight1~91_combout\ & (\alu|ShiftLeft0~90_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux5~2_combout\,
	datab => \alu|ShiftRight1~91_combout\,
	datac => \alu|ShiftLeft0~90_combout\,
	datad => \alu|ShiftLeft0~55_combout\,
	combout => \alu|Mux5~3_combout\);

-- Location: LCCOMB_X72_Y20_N24
\bcoreg|regA[26]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \bcoreg|regA[26]~9_combout\ = (!\bcoreg|Equal0~1_combout\ & ((\bcoreg|breg32~combout\ & ((\bcoreg|breg32_rtl_1_bypass\(63)))) # (!\bcoreg|breg32~combout\ & (\bcoreg|breg32_rtl_0|auto_generated|ram_block1a26\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|Equal0~1_combout\,
	datab => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a26\,
	datac => \bcoreg|breg32~combout\,
	datad => \bcoreg|breg32_rtl_1_bypass\(63),
	combout => \bcoreg|regA[26]~9_combout\);

-- Location: LCFF_X72_Y20_N25
\rgA|sr_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \bcoreg|regA[26]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \rgA|sr_out\(26));

-- Location: LCCOMB_X71_Y18_N26
\mux_ulaA|m_out[26]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \mux_ulaA|m_out[26]~14_combout\ = (\ctr_mips|WideOr1~combout\ & (((\rgA|sr_out\(26) & !\actr|Equal13~1_combout\)))) # (!\ctr_mips|WideOr1~combout\ & (\pc|sr_out\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|sr_out\(26),
	datab => \rgA|sr_out\(26),
	datac => \ctr_mips|WideOr1~combout\,
	datad => \actr|Equal13~1_combout\,
	combout => \mux_ulaA|m_out[26]~14_combout\);

-- Location: LCCOMB_X69_Y17_N8
\alu|Mux5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux5~4_combout\ = (\actr|alu_ctr[1]~17_combout\ & ((\mux_ulaB|m_out[26]~70_combout\ & ((\mux_ulaA|m_out[26]~14_combout\) # (\actr|alu_ctr[0]~20_combout\))) # (!\mux_ulaB|m_out[26]~70_combout\ & (\mux_ulaA|m_out[26]~14_combout\ & 
-- \actr|alu_ctr[0]~20_combout\)))) # (!\actr|alu_ctr[1]~17_combout\ & (((!\actr|alu_ctr[0]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[1]~17_combout\,
	datab => \mux_ulaB|m_out[26]~70_combout\,
	datac => \mux_ulaA|m_out[26]~14_combout\,
	datad => \actr|alu_ctr[0]~20_combout\,
	combout => \alu|Mux5~4_combout\);

-- Location: LCCOMB_X69_Y17_N14
\alu|Mux5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux5~5_combout\ = (\alu|Mux5~4_combout\ & (((\alu|Add1~52_combout\) # (!\alu|Mux12~7_combout\)))) # (!\alu|Mux5~4_combout\ & (\alu|ShiftRight1~82_combout\ & (\alu|Mux12~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~82_combout\,
	datab => \alu|Mux5~4_combout\,
	datac => \alu|Mux12~7_combout\,
	datad => \alu|Add1~52_combout\,
	combout => \alu|Mux5~5_combout\);

-- Location: LCCOMB_X69_Y17_N0
\alu|Mux5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux5~6_combout\ = (\alu|Mux28~9_combout\ & ((\alu|Mux12~8_combout\ & ((\alu|tmp[26]~52_combout\))) # (!\alu|Mux12~8_combout\ & (\alu|Mux5~5_combout\)))) # (!\alu|Mux28~9_combout\ & (!\alu|Mux12~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~9_combout\,
	datab => \alu|Mux12~8_combout\,
	datac => \alu|Mux5~5_combout\,
	datad => \alu|tmp[26]~52_combout\,
	combout => \alu|Mux5~6_combout\);

-- Location: LCCOMB_X69_Y17_N6
\alu|Mux5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux5~7_combout\ = (\alu|Mux28~7_combout\ & ((\alu|Mux5~6_combout\ & ((\alu|ShiftRight0~87_combout\))) # (!\alu|Mux5~6_combout\ & (\mux_ulaB|m_out[31]~31_combout\)))) # (!\alu|Mux28~7_combout\ & (((\alu|Mux5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~31_combout\,
	datab => \alu|ShiftRight0~87_combout\,
	datac => \alu|Mux28~7_combout\,
	datad => \alu|Mux5~6_combout\,
	combout => \alu|Mux5~7_combout\);

-- Location: LCCOMB_X69_Y17_N12
\alu|Mux5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux5~10_combout\ = (\alu|Mux5~7_combout\ & ((\actr|alu_ctr[0]~20_combout\) # ((!\actr|alu_ctr[2]~21_combout\) # (!\actr|alu_ctr[1]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[0]~20_combout\,
	datab => \actr|alu_ctr[1]~17_combout\,
	datac => \actr|alu_ctr[2]~21_combout\,
	datad => \alu|Mux5~7_combout\,
	combout => \alu|Mux5~10_combout\);

-- Location: LCCOMB_X69_Y17_N10
\alu|Mux5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux5~9_combout\ = (\alu|Mux28~5_combout\ & ((\alu|Mux28~4_combout\ & (!\alu|Mux5~8_combout\)) # (!\alu|Mux28~4_combout\ & ((\alu|Mux5~10_combout\))))) # (!\alu|Mux28~5_combout\ & (((\alu|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux5~8_combout\,
	datab => \alu|Mux28~5_combout\,
	datac => \alu|Mux28~4_combout\,
	datad => \alu|Mux5~10_combout\,
	combout => \alu|Mux5~9_combout\);

-- Location: LCCOMB_X70_Y17_N0
\alu|Mux5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Mux5~combout\ = (\alu|Mux4~13_combout\ & ((\alu|Mux5~9_combout\ & (\alu|a32~18_combout\)) # (!\alu|Mux5~9_combout\ & ((\alu|Mux5~3_combout\))))) # (!\alu|Mux4~13_combout\ & (((\alu|Mux5~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|a32~18_combout\,
	datab => \alu|Mux4~13_combout\,
	datac => \alu|Mux5~3_combout\,
	datad => \alu|Mux5~9_combout\,
	combout => \alu|Mux5~combout\);

-- Location: LCFF_X70_Y17_N1
\regULA|sr_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \alu|Mux5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regULA|sr_out\(26));

-- Location: LCCOMB_X71_Y18_N10
\pc|sr_out[26]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc|sr_out[26]~1_combout\ = (\ctr_mips|pstate.branch_ex_st~regout\ & (\regULA|sr_out\(26))) # (!\ctr_mips|pstate.branch_ex_st~regout\ & ((\alu|Mux5~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.branch_ex_st~regout\,
	datab => \regULA|sr_out\(26),
	datad => \alu|Mux5~combout\,
	combout => \pc|sr_out[26]~1_combout\);

-- Location: LCFF_X71_Y18_N11
\pc|sr_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \pc|sr_out[26]~1_combout\,
	sdata => \ir|sr_out\(24),
	sclr => \rst~combout\,
	sload => \ctr_mips|pstate.jump_ex_st~regout\,
	ena => \pc|sr_out[0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|sr_out\(26));

-- Location: LCCOMB_X74_Y17_N28
\fpga_out[26]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[26]~52_combout\ = (\debug~combout\(0) & ((\alu|Mux5~combout\) # ((\debug~combout\(1))))) # (!\debug~combout\(0) & (((\pc|sr_out\(26) & !\debug~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux5~combout\,
	datab => \pc|sr_out\(26),
	datac => \debug~combout\(0),
	datad => \debug~combout\(1),
	combout => \fpga_out[26]~52_combout\);

-- Location: LCCOMB_X63_Y20_N4
\fpga_out[26]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[26]~53_combout\ = (\fpga_out[26]~52_combout\ & (((\memory|altsyncram_component|auto_generated|q_a\(26)) # (!\debug~combout\(1))))) # (!\fpga_out[26]~52_combout\ & (\ir|sr_out\(26) & ((\debug~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(26),
	datab => \memory|altsyncram_component|auto_generated|q_a\(26),
	datac => \fpga_out[26]~52_combout\,
	datad => \debug~combout\(1),
	combout => \fpga_out[26]~53_combout\);

-- Location: LCCOMB_X71_Y18_N16
\pc|sr_out[27]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc|sr_out[27]~0_combout\ = (\ctr_mips|pstate.branch_ex_st~regout\ & ((\regULA|sr_out\(27)))) # (!\ctr_mips|pstate.branch_ex_st~regout\ & (\alu|Mux4~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.branch_ex_st~regout\,
	datab => \alu|Mux4~combout\,
	datad => \regULA|sr_out\(27),
	combout => \pc|sr_out[27]~0_combout\);

-- Location: LCFF_X71_Y18_N17
\pc|sr_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \pc|sr_out[27]~0_combout\,
	sdata => \ir|sr_out\(25),
	sclr => \rst~combout\,
	sload => \ctr_mips|pstate.jump_ex_st~regout\,
	ena => \pc|sr_out[0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|sr_out\(27));

-- Location: LCCOMB_X63_Y21_N0
\fpga_out[27]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[27]~54_combout\ = (\debug~combout\(0) & (\debug~combout\(1))) # (!\debug~combout\(0) & ((\debug~combout\(1) & (\ir|sr_out\(27))) # (!\debug~combout\(1) & ((\pc|sr_out\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debug~combout\(0),
	datab => \debug~combout\(1),
	datac => \ir|sr_out\(27),
	datad => \pc|sr_out\(27),
	combout => \fpga_out[27]~54_combout\);

-- Location: LCCOMB_X63_Y21_N10
\fpga_out[27]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[27]~55_combout\ = (\fpga_out[27]~54_combout\ & ((\memory|altsyncram_component|auto_generated|q_a\(27)) # ((!\debug~combout\(0))))) # (!\fpga_out[27]~54_combout\ & (((\alu|Mux4~combout\ & \debug~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|altsyncram_component|auto_generated|q_a\(27),
	datab => \fpga_out[27]~54_combout\,
	datac => \alu|Mux4~combout\,
	datad => \debug~combout\(0),
	combout => \fpga_out[27]~55_combout\);

-- Location: LCCOMB_X75_Y18_N20
\pc|sr_out~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc|sr_out~44_combout\ = (\ctr_mips|pstate.jump_ex_st~regout\ & (\regULA|sr_out\(28))) # (!\ctr_mips|pstate.jump_ex_st~regout\ & ((\ctr_mips|pstate.branch_ex_st~regout\ & (\regULA|sr_out\(28))) # (!\ctr_mips|pstate.branch_ex_st~regout\ & 
-- ((\alu|Mux3~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.jump_ex_st~regout\,
	datab => \regULA|sr_out\(28),
	datac => \ctr_mips|pstate.branch_ex_st~regout\,
	datad => \alu|Mux3~14_combout\,
	combout => \pc|sr_out~44_combout\);

-- Location: LCFF_X75_Y18_N21
\pc|sr_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \pc|sr_out~44_combout\,
	sclr => \rst~combout\,
	ena => \pc|sr_out[28]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc|sr_out\(28));

-- Location: LCCOMB_X75_Y18_N14
\fpga_out[28]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[28]~56_combout\ = (\debug~combout\(1) & (((\debug~combout\(0))))) # (!\debug~combout\(1) & ((\debug~combout\(0) & (\alu|Mux3~14_combout\)) # (!\debug~combout\(0) & ((\pc|sr_out\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debug~combout\(1),
	datab => \alu|Mux3~14_combout\,
	datac => \pc|sr_out\(28),
	datad => \debug~combout\(0),
	combout => \fpga_out[28]~56_combout\);

-- Location: LCCOMB_X63_Y20_N22
\fpga_out[28]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[28]~57_combout\ = (\fpga_out[28]~56_combout\ & (((\memory|altsyncram_component|auto_generated|q_a\(28)) # (!\debug~combout\(1))))) # (!\fpga_out[28]~56_combout\ & (\ir|sr_out\(28) & ((\debug~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(28),
	datab => \fpga_out[28]~56_combout\,
	datac => \memory|altsyncram_component|auto_generated|q_a\(28),
	datad => \debug~combout\(1),
	combout => \fpga_out[28]~57_combout\);

-- Location: LCCOMB_X75_Y18_N12
\fpga_out[29]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[29]~58_combout\ = (\debug~combout\(1) & (((\ir|sr_out\(29)) # (\debug~combout\(0))))) # (!\debug~combout\(1) & (\pc|sr_out\(29) & ((!\debug~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debug~combout\(1),
	datab => \pc|sr_out\(29),
	datac => \ir|sr_out\(29),
	datad => \debug~combout\(0),
	combout => \fpga_out[29]~58_combout\);

-- Location: LCCOMB_X75_Y20_N8
\fpga_out[29]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[29]~59_combout\ = (\fpga_out[29]~58_combout\ & (((\memory|altsyncram_component|auto_generated|q_a\(29))) # (!\debug~combout\(0)))) # (!\fpga_out[29]~58_combout\ & (\debug~combout\(0) & (\alu|Mux2~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[29]~58_combout\,
	datab => \debug~combout\(0),
	datac => \alu|Mux2~10_combout\,
	datad => \memory|altsyncram_component|auto_generated|q_a\(29),
	combout => \fpga_out[29]~59_combout\);

-- Location: LCCOMB_X75_Y18_N2
\fpga_out[30]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[30]~60_combout\ = (\debug~combout\(1) & (((\debug~combout\(0))))) # (!\debug~combout\(1) & ((\debug~combout\(0) & ((\alu|Mux1~7_combout\))) # (!\debug~combout\(0) & (\pc|sr_out\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debug~combout\(1),
	datab => \pc|sr_out\(30),
	datac => \alu|Mux1~7_combout\,
	datad => \debug~combout\(0),
	combout => \fpga_out[30]~60_combout\);

-- Location: LCCOMB_X63_Y21_N24
\fpga_out[30]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[30]~61_combout\ = (\fpga_out[30]~60_combout\ & (((\memory|altsyncram_component|auto_generated|q_a\(30)) # (!\debug~combout\(1))))) # (!\fpga_out[30]~60_combout\ & (\ir|sr_out\(30) & ((\debug~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[30]~60_combout\,
	datab => \ir|sr_out\(30),
	datac => \memory|altsyncram_component|auto_generated|q_a\(30),
	datad => \debug~combout\(1),
	combout => \fpga_out[30]~61_combout\);

-- Location: LCCOMB_X63_Y20_N28
\fpga_out[31]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[31]~62_combout\ = (\debug~combout\(0) & (((\debug~combout\(1))))) # (!\debug~combout\(0) & ((\debug~combout\(1) & (\ir|sr_out\(31))) # (!\debug~combout\(1) & ((\pc|sr_out\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debug~combout\(0),
	datab => \ir|sr_out\(31),
	datac => \pc|sr_out\(31),
	datad => \debug~combout\(1),
	combout => \fpga_out[31]~62_combout\);

-- Location: LCCOMB_X63_Y20_N26
\fpga_out[31]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \fpga_out[31]~63_combout\ = (\debug~combout\(0) & ((\fpga_out[31]~62_combout\ & (\memory|altsyncram_component|auto_generated|q_a\(31))) # (!\fpga_out[31]~62_combout\ & ((\alu|Mux0~8_combout\))))) # (!\debug~combout\(0) & (\fpga_out[31]~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debug~combout\(0),
	datab => \fpga_out[31]~62_combout\,
	datac => \memory|altsyncram_component|auto_generated|q_a\(31),
	datad => \alu|Mux0~8_combout\,
	combout => \fpga_out[31]~63_combout\);

-- Location: LCCOMB_X24_Y1_N16
\MUX_para_SAIDA|saida|seg7_3ao0|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUX_para_SAIDA|saida|seg7_3ao0|Mux6~0_combout\ = (\fpga_out[0]~1_combout\ & ((\fpga_out[3]~7_combout\) # (\fpga_out[1]~3_combout\ $ (\fpga_out[2]~5_combout\)))) # (!\fpga_out[0]~1_combout\ & ((\fpga_out[1]~3_combout\) # (\fpga_out[2]~5_combout\ $ 
-- (\fpga_out[3]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[1]~3_combout\,
	datab => \fpga_out[0]~1_combout\,
	datac => \fpga_out[2]~5_combout\,
	datad => \fpga_out[3]~7_combout\,
	combout => \MUX_para_SAIDA|saida|seg7_3ao0|Mux6~0_combout\);

-- Location: LCCOMB_X24_Y1_N6
\MUX_para_SAIDA|saida|seg7_3ao0|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUX_para_SAIDA|saida|seg7_3ao0|Mux5~0_combout\ = (\fpga_out[1]~3_combout\ & (!\fpga_out[3]~7_combout\ & ((\fpga_out[0]~1_combout\) # (!\fpga_out[2]~5_combout\)))) # (!\fpga_out[1]~3_combout\ & (\fpga_out[0]~1_combout\ & (\fpga_out[2]~5_combout\ $ 
-- (!\fpga_out[3]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[1]~3_combout\,
	datab => \fpga_out[0]~1_combout\,
	datac => \fpga_out[2]~5_combout\,
	datad => \fpga_out[3]~7_combout\,
	combout => \MUX_para_SAIDA|saida|seg7_3ao0|Mux5~0_combout\);

-- Location: LCCOMB_X24_Y1_N24
\MUX_para_SAIDA|saida|seg7_3ao0|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUX_para_SAIDA|saida|seg7_3ao0|Mux4~0_combout\ = (\fpga_out[1]~3_combout\ & (\fpga_out[0]~1_combout\ & ((!\fpga_out[3]~7_combout\)))) # (!\fpga_out[1]~3_combout\ & ((\fpga_out[2]~5_combout\ & ((!\fpga_out[3]~7_combout\))) # (!\fpga_out[2]~5_combout\ & 
-- (\fpga_out[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[1]~3_combout\,
	datab => \fpga_out[0]~1_combout\,
	datac => \fpga_out[2]~5_combout\,
	datad => \fpga_out[3]~7_combout\,
	combout => \MUX_para_SAIDA|saida|seg7_3ao0|Mux4~0_combout\);

-- Location: LCCOMB_X24_Y1_N18
\MUX_para_SAIDA|saida|seg7_3ao0|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUX_para_SAIDA|saida|seg7_3ao0|Mux3~0_combout\ = (\fpga_out[1]~3_combout\ & ((\fpga_out[0]~1_combout\ & (\fpga_out[2]~5_combout\)) # (!\fpga_out[0]~1_combout\ & (!\fpga_out[2]~5_combout\ & \fpga_out[3]~7_combout\)))) # (!\fpga_out[1]~3_combout\ & 
-- (!\fpga_out[3]~7_combout\ & (\fpga_out[0]~1_combout\ $ (\fpga_out[2]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[1]~3_combout\,
	datab => \fpga_out[0]~1_combout\,
	datac => \fpga_out[2]~5_combout\,
	datad => \fpga_out[3]~7_combout\,
	combout => \MUX_para_SAIDA|saida|seg7_3ao0|Mux3~0_combout\);

-- Location: LCCOMB_X24_Y1_N12
\MUX_para_SAIDA|saida|seg7_3ao0|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUX_para_SAIDA|saida|seg7_3ao0|Mux2~0_combout\ = (\fpga_out[2]~5_combout\ & (\fpga_out[3]~7_combout\ & ((\fpga_out[1]~3_combout\) # (!\fpga_out[0]~1_combout\)))) # (!\fpga_out[2]~5_combout\ & (\fpga_out[1]~3_combout\ & (!\fpga_out[0]~1_combout\ & 
-- !\fpga_out[3]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[1]~3_combout\,
	datab => \fpga_out[0]~1_combout\,
	datac => \fpga_out[2]~5_combout\,
	datad => \fpga_out[3]~7_combout\,
	combout => \MUX_para_SAIDA|saida|seg7_3ao0|Mux2~0_combout\);

-- Location: LCCOMB_X24_Y1_N2
\MUX_para_SAIDA|saida|seg7_3ao0|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUX_para_SAIDA|saida|seg7_3ao0|Mux1~0_combout\ = (\fpga_out[1]~3_combout\ & ((\fpga_out[0]~1_combout\ & ((\fpga_out[3]~7_combout\))) # (!\fpga_out[0]~1_combout\ & (\fpga_out[2]~5_combout\)))) # (!\fpga_out[1]~3_combout\ & (\fpga_out[2]~5_combout\ & 
-- (\fpga_out[0]~1_combout\ $ (\fpga_out[3]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[1]~3_combout\,
	datab => \fpga_out[0]~1_combout\,
	datac => \fpga_out[2]~5_combout\,
	datad => \fpga_out[3]~7_combout\,
	combout => \MUX_para_SAIDA|saida|seg7_3ao0|Mux1~0_combout\);

-- Location: LCCOMB_X24_Y1_N4
\MUX_para_SAIDA|saida|seg7_3ao0|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUX_para_SAIDA|saida|seg7_3ao0|Mux0~0_combout\ = (\fpga_out[2]~5_combout\ & (!\fpga_out[1]~3_combout\ & (\fpga_out[0]~1_combout\ $ (!\fpga_out[3]~7_combout\)))) # (!\fpga_out[2]~5_combout\ & (\fpga_out[0]~1_combout\ & (\fpga_out[1]~3_combout\ $ 
-- (!\fpga_out[3]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[1]~3_combout\,
	datab => \fpga_out[0]~1_combout\,
	datac => \fpga_out[2]~5_combout\,
	datad => \fpga_out[3]~7_combout\,
	combout => \MUX_para_SAIDA|saida|seg7_3ao0|Mux0~0_combout\);

-- Location: LCCOMB_X59_Y1_N16
\MUX_para_SAIDA|saida|seg7_7ao4|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUX_para_SAIDA|saida|seg7_7ao4|Mux6~0_combout\ = (\fpga_out[4]~9_combout\ & ((\fpga_out[7]~15_combout\) # (\fpga_out[5]~11_combout\ $ (\fpga_out[6]~13_combout\)))) # (!\fpga_out[4]~9_combout\ & ((\fpga_out[5]~11_combout\) # (\fpga_out[6]~13_combout\ $ 
-- (\fpga_out[7]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[4]~9_combout\,
	datab => \fpga_out[5]~11_combout\,
	datac => \fpga_out[6]~13_combout\,
	datad => \fpga_out[7]~15_combout\,
	combout => \MUX_para_SAIDA|saida|seg7_7ao4|Mux6~0_combout\);

-- Location: LCCOMB_X59_Y1_N22
\MUX_para_SAIDA|saida|seg7_7ao4|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUX_para_SAIDA|saida|seg7_7ao4|Mux5~0_combout\ = (\fpga_out[4]~9_combout\ & (\fpga_out[7]~15_combout\ $ (((\fpga_out[5]~11_combout\) # (!\fpga_out[6]~13_combout\))))) # (!\fpga_out[4]~9_combout\ & (\fpga_out[5]~11_combout\ & (!\fpga_out[6]~13_combout\ & 
-- !\fpga_out[7]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[4]~9_combout\,
	datab => \fpga_out[5]~11_combout\,
	datac => \fpga_out[6]~13_combout\,
	datad => \fpga_out[7]~15_combout\,
	combout => \MUX_para_SAIDA|saida|seg7_7ao4|Mux5~0_combout\);

-- Location: LCCOMB_X59_Y1_N12
\MUX_para_SAIDA|saida|seg7_7ao4|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUX_para_SAIDA|saida|seg7_7ao4|Mux4~0_combout\ = (\fpga_out[5]~11_combout\ & (\fpga_out[4]~9_combout\ & ((!\fpga_out[7]~15_combout\)))) # (!\fpga_out[5]~11_combout\ & ((\fpga_out[6]~13_combout\ & ((!\fpga_out[7]~15_combout\))) # 
-- (!\fpga_out[6]~13_combout\ & (\fpga_out[4]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[4]~9_combout\,
	datab => \fpga_out[5]~11_combout\,
	datac => \fpga_out[6]~13_combout\,
	datad => \fpga_out[7]~15_combout\,
	combout => \MUX_para_SAIDA|saida|seg7_7ao4|Mux4~0_combout\);

-- Location: LCCOMB_X59_Y1_N2
\MUX_para_SAIDA|saida|seg7_7ao4|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUX_para_SAIDA|saida|seg7_7ao4|Mux3~0_combout\ = (\fpga_out[5]~11_combout\ & ((\fpga_out[4]~9_combout\ & (\fpga_out[6]~13_combout\)) # (!\fpga_out[4]~9_combout\ & (!\fpga_out[6]~13_combout\ & \fpga_out[7]~15_combout\)))) # (!\fpga_out[5]~11_combout\ & 
-- (!\fpga_out[7]~15_combout\ & (\fpga_out[4]~9_combout\ $ (\fpga_out[6]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[4]~9_combout\,
	datab => \fpga_out[5]~11_combout\,
	datac => \fpga_out[6]~13_combout\,
	datad => \fpga_out[7]~15_combout\,
	combout => \MUX_para_SAIDA|saida|seg7_7ao4|Mux3~0_combout\);

-- Location: LCCOMB_X59_Y1_N8
\MUX_para_SAIDA|saida|seg7_7ao4|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUX_para_SAIDA|saida|seg7_7ao4|Mux2~0_combout\ = (\fpga_out[6]~13_combout\ & (\fpga_out[7]~15_combout\ & ((\fpga_out[5]~11_combout\) # (!\fpga_out[4]~9_combout\)))) # (!\fpga_out[6]~13_combout\ & (!\fpga_out[4]~9_combout\ & (\fpga_out[5]~11_combout\ & 
-- !\fpga_out[7]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[4]~9_combout\,
	datab => \fpga_out[5]~11_combout\,
	datac => \fpga_out[6]~13_combout\,
	datad => \fpga_out[7]~15_combout\,
	combout => \MUX_para_SAIDA|saida|seg7_7ao4|Mux2~0_combout\);

-- Location: LCCOMB_X59_Y1_N6
\MUX_para_SAIDA|saida|seg7_7ao4|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUX_para_SAIDA|saida|seg7_7ao4|Mux1~0_combout\ = (\fpga_out[5]~11_combout\ & ((\fpga_out[4]~9_combout\ & ((\fpga_out[7]~15_combout\))) # (!\fpga_out[4]~9_combout\ & (\fpga_out[6]~13_combout\)))) # (!\fpga_out[5]~11_combout\ & (\fpga_out[6]~13_combout\ & 
-- (\fpga_out[4]~9_combout\ $ (\fpga_out[7]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[4]~9_combout\,
	datab => \fpga_out[5]~11_combout\,
	datac => \fpga_out[6]~13_combout\,
	datad => \fpga_out[7]~15_combout\,
	combout => \MUX_para_SAIDA|saida|seg7_7ao4|Mux1~0_combout\);

-- Location: LCCOMB_X59_Y1_N4
\MUX_para_SAIDA|saida|seg7_7ao4|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUX_para_SAIDA|saida|seg7_7ao4|Mux0~0_combout\ = (\fpga_out[6]~13_combout\ & (!\fpga_out[5]~11_combout\ & (\fpga_out[4]~9_combout\ $ (!\fpga_out[7]~15_combout\)))) # (!\fpga_out[6]~13_combout\ & (\fpga_out[4]~9_combout\ & (\fpga_out[5]~11_combout\ $ 
-- (!\fpga_out[7]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[4]~9_combout\,
	datab => \fpga_out[5]~11_combout\,
	datac => \fpga_out[6]~13_combout\,
	datad => \fpga_out[7]~15_combout\,
	combout => \MUX_para_SAIDA|saida|seg7_7ao4|Mux0~0_combout\);

-- Location: LCCOMB_X71_Y1_N0
\MUX_para_SAIDA|saida|seg7_11ao8|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUX_para_SAIDA|saida|seg7_11ao8|Mux6~0_combout\ = (\fpga_out[8]~17_combout\ & ((\fpga_out[11]~23_combout\) # (\fpga_out[9]~19_combout\ $ (\fpga_out[10]~21_combout\)))) # (!\fpga_out[8]~17_combout\ & ((\fpga_out[9]~19_combout\) # 
-- (\fpga_out[11]~23_combout\ $ (\fpga_out[10]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111011011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[11]~23_combout\,
	datab => \fpga_out[9]~19_combout\,
	datac => \fpga_out[10]~21_combout\,
	datad => \fpga_out[8]~17_combout\,
	combout => \MUX_para_SAIDA|saida|seg7_11ao8|Mux6~0_combout\);

-- Location: LCCOMB_X71_Y1_N2
\MUX_para_SAIDA|saida|seg7_11ao8|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUX_para_SAIDA|saida|seg7_11ao8|Mux5~0_combout\ = (\fpga_out[9]~19_combout\ & (!\fpga_out[11]~23_combout\ & ((\fpga_out[8]~17_combout\) # (!\fpga_out[10]~21_combout\)))) # (!\fpga_out[9]~19_combout\ & (\fpga_out[8]~17_combout\ & 
-- (\fpga_out[11]~23_combout\ $ (!\fpga_out[10]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[11]~23_combout\,
	datab => \fpga_out[9]~19_combout\,
	datac => \fpga_out[10]~21_combout\,
	datad => \fpga_out[8]~17_combout\,
	combout => \MUX_para_SAIDA|saida|seg7_11ao8|Mux5~0_combout\);

-- Location: LCCOMB_X71_Y1_N16
\MUX_para_SAIDA|saida|seg7_11ao8|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUX_para_SAIDA|saida|seg7_11ao8|Mux4~0_combout\ = (\fpga_out[9]~19_combout\ & (!\fpga_out[11]~23_combout\ & ((\fpga_out[8]~17_combout\)))) # (!\fpga_out[9]~19_combout\ & ((\fpga_out[10]~21_combout\ & (!\fpga_out[11]~23_combout\)) # 
-- (!\fpga_out[10]~21_combout\ & ((\fpga_out[8]~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[11]~23_combout\,
	datab => \fpga_out[9]~19_combout\,
	datac => \fpga_out[10]~21_combout\,
	datad => \fpga_out[8]~17_combout\,
	combout => \MUX_para_SAIDA|saida|seg7_11ao8|Mux4~0_combout\);

-- Location: LCCOMB_X71_Y1_N22
\MUX_para_SAIDA|saida|seg7_11ao8|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUX_para_SAIDA|saida|seg7_11ao8|Mux3~0_combout\ = (\fpga_out[9]~19_combout\ & ((\fpga_out[10]~21_combout\ & ((\fpga_out[8]~17_combout\))) # (!\fpga_out[10]~21_combout\ & (\fpga_out[11]~23_combout\ & !\fpga_out[8]~17_combout\)))) # 
-- (!\fpga_out[9]~19_combout\ & (!\fpga_out[11]~23_combout\ & (\fpga_out[10]~21_combout\ $ (\fpga_out[8]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[11]~23_combout\,
	datab => \fpga_out[9]~19_combout\,
	datac => \fpga_out[10]~21_combout\,
	datad => \fpga_out[8]~17_combout\,
	combout => \MUX_para_SAIDA|saida|seg7_11ao8|Mux3~0_combout\);

-- Location: LCCOMB_X71_Y1_N20
\MUX_para_SAIDA|saida|seg7_11ao8|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUX_para_SAIDA|saida|seg7_11ao8|Mux2~0_combout\ = (\fpga_out[11]~23_combout\ & (\fpga_out[10]~21_combout\ & ((\fpga_out[9]~19_combout\) # (!\fpga_out[8]~17_combout\)))) # (!\fpga_out[11]~23_combout\ & (\fpga_out[9]~19_combout\ & 
-- (!\fpga_out[10]~21_combout\ & !\fpga_out[8]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[11]~23_combout\,
	datab => \fpga_out[9]~19_combout\,
	datac => \fpga_out[10]~21_combout\,
	datad => \fpga_out[8]~17_combout\,
	combout => \MUX_para_SAIDA|saida|seg7_11ao8|Mux2~0_combout\);

-- Location: LCCOMB_X71_Y1_N10
\MUX_para_SAIDA|saida|seg7_11ao8|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUX_para_SAIDA|saida|seg7_11ao8|Mux1~0_combout\ = (\fpga_out[11]~23_combout\ & ((\fpga_out[8]~17_combout\ & (\fpga_out[9]~19_combout\)) # (!\fpga_out[8]~17_combout\ & ((\fpga_out[10]~21_combout\))))) # (!\fpga_out[11]~23_combout\ & 
-- (\fpga_out[10]~21_combout\ & (\fpga_out[9]~19_combout\ $ (\fpga_out[8]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[11]~23_combout\,
	datab => \fpga_out[9]~19_combout\,
	datac => \fpga_out[10]~21_combout\,
	datad => \fpga_out[8]~17_combout\,
	combout => \MUX_para_SAIDA|saida|seg7_11ao8|Mux1~0_combout\);

-- Location: LCCOMB_X71_Y1_N12
\MUX_para_SAIDA|saida|seg7_11ao8|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUX_para_SAIDA|saida|seg7_11ao8|Mux0~0_combout\ = (\fpga_out[11]~23_combout\ & (\fpga_out[8]~17_combout\ & (\fpga_out[9]~19_combout\ $ (\fpga_out[10]~21_combout\)))) # (!\fpga_out[11]~23_combout\ & (!\fpga_out[9]~19_combout\ & (\fpga_out[10]~21_combout\ 
-- $ (\fpga_out[8]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[11]~23_combout\,
	datab => \fpga_out[9]~19_combout\,
	datac => \fpga_out[10]~21_combout\,
	datad => \fpga_out[8]~17_combout\,
	combout => \MUX_para_SAIDA|saida|seg7_11ao8|Mux0~0_combout\);

-- Location: LCCOMB_X66_Y14_N8
\MUX_para_SAIDA|saida|seg7_15ao12|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUX_para_SAIDA|saida|seg7_15ao12|Mux6~0_combout\ = (\fpga_out[12]~25_combout\ & ((\fpga_out[15]~31_combout\) # (\fpga_out[14]~29_combout\ $ (\fpga_out[13]~27_combout\)))) # (!\fpga_out[12]~25_combout\ & ((\fpga_out[13]~27_combout\) # 
-- (\fpga_out[14]~29_combout\ $ (\fpga_out[15]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[14]~29_combout\,
	datab => \fpga_out[12]~25_combout\,
	datac => \fpga_out[13]~27_combout\,
	datad => \fpga_out[15]~31_combout\,
	combout => \MUX_para_SAIDA|saida|seg7_15ao12|Mux6~0_combout\);

-- Location: LCCOMB_X66_Y14_N30
\MUX_para_SAIDA|saida|seg7_15ao12|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUX_para_SAIDA|saida|seg7_15ao12|Mux5~0_combout\ = (\fpga_out[14]~29_combout\ & (\fpga_out[12]~25_combout\ & (\fpga_out[13]~27_combout\ $ (\fpga_out[15]~31_combout\)))) # (!\fpga_out[14]~29_combout\ & (!\fpga_out[15]~31_combout\ & 
-- ((\fpga_out[12]~25_combout\) # (\fpga_out[13]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[14]~29_combout\,
	datab => \fpga_out[12]~25_combout\,
	datac => \fpga_out[13]~27_combout\,
	datad => \fpga_out[15]~31_combout\,
	combout => \MUX_para_SAIDA|saida|seg7_15ao12|Mux5~0_combout\);

-- Location: LCCOMB_X66_Y14_N12
\MUX_para_SAIDA|saida|seg7_15ao12|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUX_para_SAIDA|saida|seg7_15ao12|Mux4~0_combout\ = (\fpga_out[13]~27_combout\ & (((\fpga_out[12]~25_combout\ & !\fpga_out[15]~31_combout\)))) # (!\fpga_out[13]~27_combout\ & ((\fpga_out[14]~29_combout\ & ((!\fpga_out[15]~31_combout\))) # 
-- (!\fpga_out[14]~29_combout\ & (\fpga_out[12]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[14]~29_combout\,
	datab => \fpga_out[12]~25_combout\,
	datac => \fpga_out[13]~27_combout\,
	datad => \fpga_out[15]~31_combout\,
	combout => \MUX_para_SAIDA|saida|seg7_15ao12|Mux4~0_combout\);

-- Location: LCCOMB_X66_Y14_N26
\MUX_para_SAIDA|saida|seg7_15ao12|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUX_para_SAIDA|saida|seg7_15ao12|Mux3~0_combout\ = (\fpga_out[13]~27_combout\ & ((\fpga_out[14]~29_combout\ & (\fpga_out[12]~25_combout\)) # (!\fpga_out[14]~29_combout\ & (!\fpga_out[12]~25_combout\ & \fpga_out[15]~31_combout\)))) # 
-- (!\fpga_out[13]~27_combout\ & (!\fpga_out[15]~31_combout\ & (\fpga_out[14]~29_combout\ $ (\fpga_out[12]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[14]~29_combout\,
	datab => \fpga_out[12]~25_combout\,
	datac => \fpga_out[13]~27_combout\,
	datad => \fpga_out[15]~31_combout\,
	combout => \MUX_para_SAIDA|saida|seg7_15ao12|Mux3~0_combout\);

-- Location: LCCOMB_X66_Y14_N24
\MUX_para_SAIDA|saida|seg7_15ao12|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUX_para_SAIDA|saida|seg7_15ao12|Mux2~0_combout\ = (\fpga_out[14]~29_combout\ & (\fpga_out[15]~31_combout\ & ((\fpga_out[13]~27_combout\) # (!\fpga_out[12]~25_combout\)))) # (!\fpga_out[14]~29_combout\ & (!\fpga_out[12]~25_combout\ & 
-- (\fpga_out[13]~27_combout\ & !\fpga_out[15]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[14]~29_combout\,
	datab => \fpga_out[12]~25_combout\,
	datac => \fpga_out[13]~27_combout\,
	datad => \fpga_out[15]~31_combout\,
	combout => \MUX_para_SAIDA|saida|seg7_15ao12|Mux2~0_combout\);

-- Location: LCCOMB_X66_Y14_N22
\MUX_para_SAIDA|saida|seg7_15ao12|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUX_para_SAIDA|saida|seg7_15ao12|Mux1~0_combout\ = (\fpga_out[13]~27_combout\ & ((\fpga_out[12]~25_combout\ & ((\fpga_out[15]~31_combout\))) # (!\fpga_out[12]~25_combout\ & (\fpga_out[14]~29_combout\)))) # (!\fpga_out[13]~27_combout\ & 
-- (\fpga_out[14]~29_combout\ & (\fpga_out[12]~25_combout\ $ (\fpga_out[15]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[14]~29_combout\,
	datab => \fpga_out[12]~25_combout\,
	datac => \fpga_out[13]~27_combout\,
	datad => \fpga_out[15]~31_combout\,
	combout => \MUX_para_SAIDA|saida|seg7_15ao12|Mux1~0_combout\);

-- Location: LCCOMB_X66_Y14_N0
\MUX_para_SAIDA|saida|seg7_15ao12|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUX_para_SAIDA|saida|seg7_15ao12|Mux0~0_combout\ = (\fpga_out[14]~29_combout\ & (!\fpga_out[13]~27_combout\ & (\fpga_out[12]~25_combout\ $ (!\fpga_out[15]~31_combout\)))) # (!\fpga_out[14]~29_combout\ & (\fpga_out[12]~25_combout\ & 
-- (\fpga_out[13]~27_combout\ $ (!\fpga_out[15]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[14]~29_combout\,
	datab => \fpga_out[12]~25_combout\,
	datac => \fpga_out[13]~27_combout\,
	datad => \fpga_out[15]~31_combout\,
	combout => \MUX_para_SAIDA|saida|seg7_15ao12|Mux0~0_combout\);

-- Location: LCCOMB_X69_Y23_N0
\MUX_para_SAIDA|saida|seg7_19ao16|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUX_para_SAIDA|saida|seg7_19ao16|Mux6~0_combout\ = (\fpga_out[16]~33_combout\ & ((\fpga_out[19]~39_combout\) # (\fpga_out[18]~37_combout\ $ (\fpga_out[17]~35_combout\)))) # (!\fpga_out[16]~33_combout\ & ((\fpga_out[17]~35_combout\) # 
-- (\fpga_out[19]~39_combout\ $ (\fpga_out[18]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[19]~39_combout\,
	datab => \fpga_out[16]~33_combout\,
	datac => \fpga_out[18]~37_combout\,
	datad => \fpga_out[17]~35_combout\,
	combout => \MUX_para_SAIDA|saida|seg7_19ao16|Mux6~0_combout\);

-- Location: LCCOMB_X69_Y23_N10
\MUX_para_SAIDA|saida|seg7_19ao16|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUX_para_SAIDA|saida|seg7_19ao16|Mux5~0_combout\ = (\fpga_out[16]~33_combout\ & (\fpga_out[19]~39_combout\ $ (((\fpga_out[17]~35_combout\) # (!\fpga_out[18]~37_combout\))))) # (!\fpga_out[16]~33_combout\ & (!\fpga_out[19]~39_combout\ & 
-- (!\fpga_out[18]~37_combout\ & \fpga_out[17]~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[19]~39_combout\,
	datab => \fpga_out[16]~33_combout\,
	datac => \fpga_out[18]~37_combout\,
	datad => \fpga_out[17]~35_combout\,
	combout => \MUX_para_SAIDA|saida|seg7_19ao16|Mux5~0_combout\);

-- Location: LCCOMB_X69_Y23_N12
\MUX_para_SAIDA|saida|seg7_19ao16|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUX_para_SAIDA|saida|seg7_19ao16|Mux4~0_combout\ = (\fpga_out[17]~35_combout\ & (!\fpga_out[19]~39_combout\ & (\fpga_out[16]~33_combout\))) # (!\fpga_out[17]~35_combout\ & ((\fpga_out[18]~37_combout\ & (!\fpga_out[19]~39_combout\)) # 
-- (!\fpga_out[18]~37_combout\ & ((\fpga_out[16]~33_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[19]~39_combout\,
	datab => \fpga_out[16]~33_combout\,
	datac => \fpga_out[18]~37_combout\,
	datad => \fpga_out[17]~35_combout\,
	combout => \MUX_para_SAIDA|saida|seg7_19ao16|Mux4~0_combout\);

-- Location: LCCOMB_X69_Y23_N14
\MUX_para_SAIDA|saida|seg7_19ao16|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUX_para_SAIDA|saida|seg7_19ao16|Mux3~0_combout\ = (\fpga_out[17]~35_combout\ & ((\fpga_out[16]~33_combout\ & ((\fpga_out[18]~37_combout\))) # (!\fpga_out[16]~33_combout\ & (\fpga_out[19]~39_combout\ & !\fpga_out[18]~37_combout\)))) # 
-- (!\fpga_out[17]~35_combout\ & (!\fpga_out[19]~39_combout\ & (\fpga_out[16]~33_combout\ $ (\fpga_out[18]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[19]~39_combout\,
	datab => \fpga_out[16]~33_combout\,
	datac => \fpga_out[18]~37_combout\,
	datad => \fpga_out[17]~35_combout\,
	combout => \MUX_para_SAIDA|saida|seg7_19ao16|Mux3~0_combout\);

-- Location: LCCOMB_X69_Y23_N8
\MUX_para_SAIDA|saida|seg7_19ao16|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUX_para_SAIDA|saida|seg7_19ao16|Mux2~0_combout\ = (\fpga_out[19]~39_combout\ & (\fpga_out[18]~37_combout\ & ((\fpga_out[17]~35_combout\) # (!\fpga_out[16]~33_combout\)))) # (!\fpga_out[19]~39_combout\ & (!\fpga_out[16]~33_combout\ & 
-- (!\fpga_out[18]~37_combout\ & \fpga_out[17]~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[19]~39_combout\,
	datab => \fpga_out[16]~33_combout\,
	datac => \fpga_out[18]~37_combout\,
	datad => \fpga_out[17]~35_combout\,
	combout => \MUX_para_SAIDA|saida|seg7_19ao16|Mux2~0_combout\);

-- Location: LCCOMB_X69_Y23_N22
\MUX_para_SAIDA|saida|seg7_19ao16|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUX_para_SAIDA|saida|seg7_19ao16|Mux1~0_combout\ = (\fpga_out[19]~39_combout\ & ((\fpga_out[16]~33_combout\ & ((\fpga_out[17]~35_combout\))) # (!\fpga_out[16]~33_combout\ & (\fpga_out[18]~37_combout\)))) # (!\fpga_out[19]~39_combout\ & 
-- (\fpga_out[18]~37_combout\ & (\fpga_out[16]~33_combout\ $ (\fpga_out[17]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[19]~39_combout\,
	datab => \fpga_out[16]~33_combout\,
	datac => \fpga_out[18]~37_combout\,
	datad => \fpga_out[17]~35_combout\,
	combout => \MUX_para_SAIDA|saida|seg7_19ao16|Mux1~0_combout\);

-- Location: LCCOMB_X69_Y23_N28
\MUX_para_SAIDA|saida|seg7_19ao16|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUX_para_SAIDA|saida|seg7_19ao16|Mux0~0_combout\ = (\fpga_out[19]~39_combout\ & (\fpga_out[16]~33_combout\ & (\fpga_out[18]~37_combout\ $ (\fpga_out[17]~35_combout\)))) # (!\fpga_out[19]~39_combout\ & (!\fpga_out[17]~35_combout\ & 
-- (\fpga_out[16]~33_combout\ $ (\fpga_out[18]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[19]~39_combout\,
	datab => \fpga_out[16]~33_combout\,
	datac => \fpga_out[18]~37_combout\,
	datad => \fpga_out[17]~35_combout\,
	combout => \MUX_para_SAIDA|saida|seg7_19ao16|Mux0~0_combout\);

-- Location: LCCOMB_X1_Y34_N12
\MUX_para_SAIDA|saida|seg7_23ao20|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUX_para_SAIDA|saida|seg7_23ao20|Mux6~0_combout\ = (\fpga_out[20]~41_combout\ & ((\fpga_out[23]~47_combout\) # (\fpga_out[22]~45_combout\ $ (\fpga_out[21]~43_combout\)))) # (!\fpga_out[20]~41_combout\ & ((\fpga_out[21]~43_combout\) # 
-- (\fpga_out[23]~47_combout\ $ (\fpga_out[22]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[20]~41_combout\,
	datab => \fpga_out[23]~47_combout\,
	datac => \fpga_out[22]~45_combout\,
	datad => \fpga_out[21]~43_combout\,
	combout => \MUX_para_SAIDA|saida|seg7_23ao20|Mux6~0_combout\);

-- Location: LCCOMB_X1_Y34_N10
\MUX_para_SAIDA|saida|seg7_23ao20|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUX_para_SAIDA|saida|seg7_23ao20|Mux5~0_combout\ = (\fpga_out[20]~41_combout\ & (\fpga_out[23]~47_combout\ $ (((\fpga_out[21]~43_combout\) # (!\fpga_out[22]~45_combout\))))) # (!\fpga_out[20]~41_combout\ & (!\fpga_out[23]~47_combout\ & 
-- (!\fpga_out[22]~45_combout\ & \fpga_out[21]~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[20]~41_combout\,
	datab => \fpga_out[23]~47_combout\,
	datac => \fpga_out[22]~45_combout\,
	datad => \fpga_out[21]~43_combout\,
	combout => \MUX_para_SAIDA|saida|seg7_23ao20|Mux5~0_combout\);

-- Location: LCCOMB_X1_Y34_N0
\MUX_para_SAIDA|saida|seg7_23ao20|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUX_para_SAIDA|saida|seg7_23ao20|Mux4~0_combout\ = (\fpga_out[21]~43_combout\ & (\fpga_out[20]~41_combout\ & (!\fpga_out[23]~47_combout\))) # (!\fpga_out[21]~43_combout\ & ((\fpga_out[22]~45_combout\ & ((!\fpga_out[23]~47_combout\))) # 
-- (!\fpga_out[22]~45_combout\ & (\fpga_out[20]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[20]~41_combout\,
	datab => \fpga_out[23]~47_combout\,
	datac => \fpga_out[22]~45_combout\,
	datad => \fpga_out[21]~43_combout\,
	combout => \MUX_para_SAIDA|saida|seg7_23ao20|Mux4~0_combout\);

-- Location: LCCOMB_X1_Y34_N26
\MUX_para_SAIDA|saida|seg7_23ao20|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUX_para_SAIDA|saida|seg7_23ao20|Mux3~0_combout\ = (\fpga_out[21]~43_combout\ & ((\fpga_out[20]~41_combout\ & ((\fpga_out[22]~45_combout\))) # (!\fpga_out[20]~41_combout\ & (\fpga_out[23]~47_combout\ & !\fpga_out[22]~45_combout\)))) # 
-- (!\fpga_out[21]~43_combout\ & (!\fpga_out[23]~47_combout\ & (\fpga_out[20]~41_combout\ $ (\fpga_out[22]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[20]~41_combout\,
	datab => \fpga_out[23]~47_combout\,
	datac => \fpga_out[22]~45_combout\,
	datad => \fpga_out[21]~43_combout\,
	combout => \MUX_para_SAIDA|saida|seg7_23ao20|Mux3~0_combout\);

-- Location: LCCOMB_X1_Y34_N28
\MUX_para_SAIDA|saida|seg7_23ao20|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUX_para_SAIDA|saida|seg7_23ao20|Mux2~0_combout\ = (\fpga_out[23]~47_combout\ & (\fpga_out[22]~45_combout\ & ((\fpga_out[21]~43_combout\) # (!\fpga_out[20]~41_combout\)))) # (!\fpga_out[23]~47_combout\ & (!\fpga_out[20]~41_combout\ & 
-- (!\fpga_out[22]~45_combout\ & \fpga_out[21]~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[20]~41_combout\,
	datab => \fpga_out[23]~47_combout\,
	datac => \fpga_out[22]~45_combout\,
	datad => \fpga_out[21]~43_combout\,
	combout => \MUX_para_SAIDA|saida|seg7_23ao20|Mux2~0_combout\);

-- Location: LCCOMB_X1_Y34_N6
\MUX_para_SAIDA|saida|seg7_23ao20|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUX_para_SAIDA|saida|seg7_23ao20|Mux1~0_combout\ = (\fpga_out[23]~47_combout\ & ((\fpga_out[20]~41_combout\ & ((\fpga_out[21]~43_combout\))) # (!\fpga_out[20]~41_combout\ & (\fpga_out[22]~45_combout\)))) # (!\fpga_out[23]~47_combout\ & 
-- (\fpga_out[22]~45_combout\ & (\fpga_out[20]~41_combout\ $ (\fpga_out[21]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[20]~41_combout\,
	datab => \fpga_out[23]~47_combout\,
	datac => \fpga_out[22]~45_combout\,
	datad => \fpga_out[21]~43_combout\,
	combout => \MUX_para_SAIDA|saida|seg7_23ao20|Mux1~0_combout\);

-- Location: LCCOMB_X1_Y34_N16
\MUX_para_SAIDA|saida|seg7_23ao20|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUX_para_SAIDA|saida|seg7_23ao20|Mux0~0_combout\ = (\fpga_out[23]~47_combout\ & (\fpga_out[20]~41_combout\ & (\fpga_out[22]~45_combout\ $ (\fpga_out[21]~43_combout\)))) # (!\fpga_out[23]~47_combout\ & (!\fpga_out[21]~43_combout\ & 
-- (\fpga_out[20]~41_combout\ $ (\fpga_out[22]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[20]~41_combout\,
	datab => \fpga_out[23]~47_combout\,
	datac => \fpga_out[22]~45_combout\,
	datad => \fpga_out[21]~43_combout\,
	combout => \MUX_para_SAIDA|saida|seg7_23ao20|Mux0~0_combout\);

-- Location: LCCOMB_X1_Y44_N8
\MUX_para_SAIDA|saida|seg7_27ao24|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUX_para_SAIDA|saida|seg7_27ao24|Mux6~0_combout\ = (\fpga_out[24]~49_combout\ & ((\fpga_out[27]~55_combout\) # (\fpga_out[25]~51_combout\ $ (\fpga_out[26]~53_combout\)))) # (!\fpga_out[24]~49_combout\ & ((\fpga_out[25]~51_combout\) # 
-- (\fpga_out[27]~55_combout\ $ (\fpga_out[26]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[25]~51_combout\,
	datab => \fpga_out[27]~55_combout\,
	datac => \fpga_out[26]~53_combout\,
	datad => \fpga_out[24]~49_combout\,
	combout => \MUX_para_SAIDA|saida|seg7_27ao24|Mux6~0_combout\);

-- Location: LCCOMB_X1_Y44_N10
\MUX_para_SAIDA|saida|seg7_27ao24|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUX_para_SAIDA|saida|seg7_27ao24|Mux5~0_combout\ = (\fpga_out[25]~51_combout\ & (!\fpga_out[27]~55_combout\ & ((\fpga_out[24]~49_combout\) # (!\fpga_out[26]~53_combout\)))) # (!\fpga_out[25]~51_combout\ & (\fpga_out[24]~49_combout\ & 
-- (\fpga_out[27]~55_combout\ $ (!\fpga_out[26]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[25]~51_combout\,
	datab => \fpga_out[27]~55_combout\,
	datac => \fpga_out[26]~53_combout\,
	datad => \fpga_out[24]~49_combout\,
	combout => \MUX_para_SAIDA|saida|seg7_27ao24|Mux5~0_combout\);

-- Location: LCCOMB_X1_Y44_N12
\MUX_para_SAIDA|saida|seg7_27ao24|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUX_para_SAIDA|saida|seg7_27ao24|Mux4~0_combout\ = (\fpga_out[25]~51_combout\ & (!\fpga_out[27]~55_combout\ & ((\fpga_out[24]~49_combout\)))) # (!\fpga_out[25]~51_combout\ & ((\fpga_out[26]~53_combout\ & (!\fpga_out[27]~55_combout\)) # 
-- (!\fpga_out[26]~53_combout\ & ((\fpga_out[24]~49_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[25]~51_combout\,
	datab => \fpga_out[27]~55_combout\,
	datac => \fpga_out[26]~53_combout\,
	datad => \fpga_out[24]~49_combout\,
	combout => \MUX_para_SAIDA|saida|seg7_27ao24|Mux4~0_combout\);

-- Location: LCCOMB_X1_Y44_N6
\MUX_para_SAIDA|saida|seg7_27ao24|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUX_para_SAIDA|saida|seg7_27ao24|Mux3~0_combout\ = (\fpga_out[25]~51_combout\ & ((\fpga_out[26]~53_combout\ & ((\fpga_out[24]~49_combout\))) # (!\fpga_out[26]~53_combout\ & (\fpga_out[27]~55_combout\ & !\fpga_out[24]~49_combout\)))) # 
-- (!\fpga_out[25]~51_combout\ & (!\fpga_out[27]~55_combout\ & (\fpga_out[26]~53_combout\ $ (\fpga_out[24]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[25]~51_combout\,
	datab => \fpga_out[27]~55_combout\,
	datac => \fpga_out[26]~53_combout\,
	datad => \fpga_out[24]~49_combout\,
	combout => \MUX_para_SAIDA|saida|seg7_27ao24|Mux3~0_combout\);

-- Location: LCCOMB_X1_Y44_N4
\MUX_para_SAIDA|saida|seg7_27ao24|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUX_para_SAIDA|saida|seg7_27ao24|Mux2~0_combout\ = (\fpga_out[27]~55_combout\ & (\fpga_out[26]~53_combout\ & ((\fpga_out[25]~51_combout\) # (!\fpga_out[24]~49_combout\)))) # (!\fpga_out[27]~55_combout\ & (\fpga_out[25]~51_combout\ & 
-- (!\fpga_out[26]~53_combout\ & !\fpga_out[24]~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[25]~51_combout\,
	datab => \fpga_out[27]~55_combout\,
	datac => \fpga_out[26]~53_combout\,
	datad => \fpga_out[24]~49_combout\,
	combout => \MUX_para_SAIDA|saida|seg7_27ao24|Mux2~0_combout\);

-- Location: LCCOMB_X1_Y44_N2
\MUX_para_SAIDA|saida|seg7_27ao24|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUX_para_SAIDA|saida|seg7_27ao24|Mux1~0_combout\ = (\fpga_out[25]~51_combout\ & ((\fpga_out[24]~49_combout\ & (\fpga_out[27]~55_combout\)) # (!\fpga_out[24]~49_combout\ & ((\fpga_out[26]~53_combout\))))) # (!\fpga_out[25]~51_combout\ & 
-- (\fpga_out[26]~53_combout\ & (\fpga_out[27]~55_combout\ $ (\fpga_out[24]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[25]~51_combout\,
	datab => \fpga_out[27]~55_combout\,
	datac => \fpga_out[26]~53_combout\,
	datad => \fpga_out[24]~49_combout\,
	combout => \MUX_para_SAIDA|saida|seg7_27ao24|Mux1~0_combout\);

-- Location: LCCOMB_X1_Y44_N0
\MUX_para_SAIDA|saida|seg7_27ao24|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUX_para_SAIDA|saida|seg7_27ao24|Mux0~0_combout\ = (\fpga_out[27]~55_combout\ & (\fpga_out[24]~49_combout\ & (\fpga_out[25]~51_combout\ $ (\fpga_out[26]~53_combout\)))) # (!\fpga_out[27]~55_combout\ & (!\fpga_out[25]~51_combout\ & 
-- (\fpga_out[26]~53_combout\ $ (\fpga_out[24]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[25]~51_combout\,
	datab => \fpga_out[27]~55_combout\,
	datac => \fpga_out[26]~53_combout\,
	datad => \fpga_out[24]~49_combout\,
	combout => \MUX_para_SAIDA|saida|seg7_27ao24|Mux0~0_combout\);

-- Location: LCCOMB_X1_Y36_N12
\MUX_para_SAIDA|saida|seg7_31ao28|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUX_para_SAIDA|saida|seg7_31ao28|Mux6~0_combout\ = (\fpga_out[28]~57_combout\ & ((\fpga_out[31]~63_combout\) # (\fpga_out[30]~61_combout\ $ (\fpga_out[29]~59_combout\)))) # (!\fpga_out[28]~57_combout\ & ((\fpga_out[29]~59_combout\) # 
-- (\fpga_out[31]~63_combout\ $ (\fpga_out[30]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[31]~63_combout\,
	datab => \fpga_out[30]~61_combout\,
	datac => \fpga_out[28]~57_combout\,
	datad => \fpga_out[29]~59_combout\,
	combout => \MUX_para_SAIDA|saida|seg7_31ao28|Mux6~0_combout\);

-- Location: LCCOMB_X1_Y36_N6
\MUX_para_SAIDA|saida|seg7_31ao28|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUX_para_SAIDA|saida|seg7_31ao28|Mux5~0_combout\ = (\fpga_out[30]~61_combout\ & (\fpga_out[28]~57_combout\ & (\fpga_out[31]~63_combout\ $ (\fpga_out[29]~59_combout\)))) # (!\fpga_out[30]~61_combout\ & (!\fpga_out[31]~63_combout\ & 
-- ((\fpga_out[28]~57_combout\) # (\fpga_out[29]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[31]~63_combout\,
	datab => \fpga_out[30]~61_combout\,
	datac => \fpga_out[28]~57_combout\,
	datad => \fpga_out[29]~59_combout\,
	combout => \MUX_para_SAIDA|saida|seg7_31ao28|Mux5~0_combout\);

-- Location: LCCOMB_X1_Y36_N8
\MUX_para_SAIDA|saida|seg7_31ao28|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUX_para_SAIDA|saida|seg7_31ao28|Mux4~0_combout\ = (\fpga_out[29]~59_combout\ & (!\fpga_out[31]~63_combout\ & ((\fpga_out[28]~57_combout\)))) # (!\fpga_out[29]~59_combout\ & ((\fpga_out[30]~61_combout\ & (!\fpga_out[31]~63_combout\)) # 
-- (!\fpga_out[30]~61_combout\ & ((\fpga_out[28]~57_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[31]~63_combout\,
	datab => \fpga_out[30]~61_combout\,
	datac => \fpga_out[28]~57_combout\,
	datad => \fpga_out[29]~59_combout\,
	combout => \MUX_para_SAIDA|saida|seg7_31ao28|Mux4~0_combout\);

-- Location: LCCOMB_X1_Y36_N22
\MUX_para_SAIDA|saida|seg7_31ao28|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUX_para_SAIDA|saida|seg7_31ao28|Mux3~0_combout\ = (\fpga_out[29]~59_combout\ & ((\fpga_out[30]~61_combout\ & ((\fpga_out[28]~57_combout\))) # (!\fpga_out[30]~61_combout\ & (\fpga_out[31]~63_combout\ & !\fpga_out[28]~57_combout\)))) # 
-- (!\fpga_out[29]~59_combout\ & (!\fpga_out[31]~63_combout\ & (\fpga_out[30]~61_combout\ $ (\fpga_out[28]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[31]~63_combout\,
	datab => \fpga_out[30]~61_combout\,
	datac => \fpga_out[28]~57_combout\,
	datad => \fpga_out[29]~59_combout\,
	combout => \MUX_para_SAIDA|saida|seg7_31ao28|Mux3~0_combout\);

-- Location: LCCOMB_X1_Y36_N20
\MUX_para_SAIDA|saida|seg7_31ao28|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUX_para_SAIDA|saida|seg7_31ao28|Mux2~0_combout\ = (\fpga_out[31]~63_combout\ & (\fpga_out[30]~61_combout\ & ((\fpga_out[29]~59_combout\) # (!\fpga_out[28]~57_combout\)))) # (!\fpga_out[31]~63_combout\ & (!\fpga_out[30]~61_combout\ & 
-- (!\fpga_out[28]~57_combout\ & \fpga_out[29]~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[31]~63_combout\,
	datab => \fpga_out[30]~61_combout\,
	datac => \fpga_out[28]~57_combout\,
	datad => \fpga_out[29]~59_combout\,
	combout => \MUX_para_SAIDA|saida|seg7_31ao28|Mux2~0_combout\);

-- Location: LCCOMB_X1_Y36_N26
\MUX_para_SAIDA|saida|seg7_31ao28|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUX_para_SAIDA|saida|seg7_31ao28|Mux1~0_combout\ = (\fpga_out[31]~63_combout\ & ((\fpga_out[28]~57_combout\ & ((\fpga_out[29]~59_combout\))) # (!\fpga_out[28]~57_combout\ & (\fpga_out[30]~61_combout\)))) # (!\fpga_out[31]~63_combout\ & 
-- (\fpga_out[30]~61_combout\ & (\fpga_out[28]~57_combout\ $ (\fpga_out[29]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[31]~63_combout\,
	datab => \fpga_out[30]~61_combout\,
	datac => \fpga_out[28]~57_combout\,
	datad => \fpga_out[29]~59_combout\,
	combout => \MUX_para_SAIDA|saida|seg7_31ao28|Mux1~0_combout\);

-- Location: LCCOMB_X1_Y36_N0
\MUX_para_SAIDA|saida|seg7_31ao28|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUX_para_SAIDA|saida|seg7_31ao28|Mux0~0_combout\ = (\fpga_out[31]~63_combout\ & (\fpga_out[28]~57_combout\ & (\fpga_out[30]~61_combout\ $ (\fpga_out[29]~59_combout\)))) # (!\fpga_out[31]~63_combout\ & (!\fpga_out[29]~59_combout\ & 
-- (\fpga_out[30]~61_combout\ $ (\fpga_out[28]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out[31]~63_combout\,
	datab => \fpga_out[30]~61_combout\,
	datac => \fpga_out[28]~57_combout\,
	datad => \fpga_out[29]~59_combout\,
	combout => \MUX_para_SAIDA|saida|seg7_31ao28|Mux0~0_combout\);

-- Location: PIN_AJ11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \fpga_out[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(0));

-- Location: PIN_AK11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \fpga_out[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(1));

-- Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \fpga_out[2]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(2));

-- Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \fpga_out[3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(3));

-- Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \fpga_out[4]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(4));

-- Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \fpga_out[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(5));

-- Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \fpga_out[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(6));

-- Location: PIN_AK20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \fpga_out[7]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(7));

-- Location: PIN_AJ22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \fpga_out[8]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(8));

-- Location: PIN_AK22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \fpga_out[9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(9));

-- Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \fpga_out[10]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(10));

-- Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \fpga_out[11]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(11));

-- Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \fpga_out[12]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(12));

-- Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \fpga_out[13]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(13));

-- Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \fpga_out[14]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(14));

-- Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \fpga_out[15]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(15));

-- Location: PIN_AA30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \fpga_out[16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(16));

-- Location: PIN_W29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \fpga_out[17]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(17));

-- Location: PIN_V27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \fpga_out[18]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(18));

-- Location: PIN_AB29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \fpga_out[19]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(19));

-- Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \fpga_out[20]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(20));

-- Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \fpga_out[21]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(21));

-- Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \fpga_out[22]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(22));

-- Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \fpga_out[23]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(23));

-- Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \fpga_out[24]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(24));

-- Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \fpga_out[25]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(25));

-- Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \fpga_out[26]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(26));

-- Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \fpga_out[27]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(27));

-- Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \fpga_out[28]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(28));

-- Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \fpga_out[29]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(29));

-- Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \fpga_out[30]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(30));

-- Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \fpga_out[31]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data(31));

-- Location: PIN_AF12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Primeiro_7seg[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Primeiro_7seg(0));

-- Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Primeiro_7seg[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUX_para_SAIDA|saida|seg7_3ao0|ALT_INV_Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Primeiro_7seg(1));

-- Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Primeiro_7seg[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUX_para_SAIDA|saida|seg7_3ao0|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Primeiro_7seg(2));

-- Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Primeiro_7seg[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUX_para_SAIDA|saida|seg7_3ao0|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Primeiro_7seg(3));

-- Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Primeiro_7seg[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUX_para_SAIDA|saida|seg7_3ao0|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Primeiro_7seg(4));

-- Location: PIN_AH9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Primeiro_7seg[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUX_para_SAIDA|saida|seg7_3ao0|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Primeiro_7seg(5));

-- Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Primeiro_7seg[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUX_para_SAIDA|saida|seg7_3ao0|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Primeiro_7seg(6));

-- Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Primeiro_7seg[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUX_para_SAIDA|saida|seg7_3ao0|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Primeiro_7seg(7));

-- Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Segundo_7seg[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Segundo_7seg(0));

-- Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Segundo_7seg[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUX_para_SAIDA|saida|seg7_7ao4|ALT_INV_Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Segundo_7seg(1));

-- Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Segundo_7seg[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUX_para_SAIDA|saida|seg7_7ao4|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Segundo_7seg(2));

-- Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Segundo_7seg[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUX_para_SAIDA|saida|seg7_7ao4|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Segundo_7seg(3));

-- Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Segundo_7seg[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUX_para_SAIDA|saida|seg7_7ao4|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Segundo_7seg(4));

-- Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Segundo_7seg[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUX_para_SAIDA|saida|seg7_7ao4|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Segundo_7seg(5));

-- Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Segundo_7seg[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUX_para_SAIDA|saida|seg7_7ao4|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Segundo_7seg(6));

-- Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Segundo_7seg[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUX_para_SAIDA|saida|seg7_7ao4|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Segundo_7seg(7));

-- Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Terceiro_7seg[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Terceiro_7seg(0));

-- Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Terceiro_7seg[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUX_para_SAIDA|saida|seg7_11ao8|ALT_INV_Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Terceiro_7seg(1));

-- Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Terceiro_7seg[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUX_para_SAIDA|saida|seg7_11ao8|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Terceiro_7seg(2));

-- Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Terceiro_7seg[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUX_para_SAIDA|saida|seg7_11ao8|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Terceiro_7seg(3));

-- Location: PIN_AG4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Terceiro_7seg[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUX_para_SAIDA|saida|seg7_11ao8|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Terceiro_7seg(4));

-- Location: PIN_AH5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Terceiro_7seg[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUX_para_SAIDA|saida|seg7_11ao8|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Terceiro_7seg(5));

-- Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Terceiro_7seg[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUX_para_SAIDA|saida|seg7_11ao8|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Terceiro_7seg(6));

-- Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Terceiro_7seg[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUX_para_SAIDA|saida|seg7_11ao8|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Terceiro_7seg(7));

-- Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Quarto_7seg[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Quarto_7seg(0));

-- Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Quarto_7seg[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUX_para_SAIDA|saida|seg7_15ao12|ALT_INV_Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Quarto_7seg(1));

-- Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Quarto_7seg[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUX_para_SAIDA|saida|seg7_15ao12|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Quarto_7seg(2));

-- Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Quarto_7seg[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUX_para_SAIDA|saida|seg7_15ao12|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Quarto_7seg(3));

-- Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Quarto_7seg[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUX_para_SAIDA|saida|seg7_15ao12|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Quarto_7seg(4));

-- Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Quarto_7seg[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUX_para_SAIDA|saida|seg7_15ao12|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Quarto_7seg(5));

-- Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Quarto_7seg[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUX_para_SAIDA|saida|seg7_15ao12|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Quarto_7seg(6));

-- Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Quarto_7seg[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUX_para_SAIDA|saida|seg7_15ao12|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Quarto_7seg(7));

-- Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Quinto_7seg[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Quinto_7seg(0));

-- Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Quinto_7seg[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUX_para_SAIDA|saida|seg7_19ao16|ALT_INV_Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Quinto_7seg(1));

-- Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Quinto_7seg[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUX_para_SAIDA|saida|seg7_19ao16|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Quinto_7seg(2));

-- Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Quinto_7seg[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUX_para_SAIDA|saida|seg7_19ao16|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Quinto_7seg(3));

-- Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Quinto_7seg[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUX_para_SAIDA|saida|seg7_19ao16|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Quinto_7seg(4));

-- Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Quinto_7seg[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUX_para_SAIDA|saida|seg7_19ao16|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Quinto_7seg(5));

-- Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Quinto_7seg[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUX_para_SAIDA|saida|seg7_19ao16|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Quinto_7seg(6));

-- Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Quinto_7seg[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUX_para_SAIDA|saida|seg7_19ao16|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Quinto_7seg(7));

-- Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Sexto_7seg[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Sexto_7seg(0));

-- Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Sexto_7seg[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUX_para_SAIDA|saida|seg7_23ao20|ALT_INV_Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Sexto_7seg(1));

-- Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Sexto_7seg[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUX_para_SAIDA|saida|seg7_23ao20|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Sexto_7seg(2));

-- Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Sexto_7seg[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUX_para_SAIDA|saida|seg7_23ao20|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Sexto_7seg(3));

-- Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Sexto_7seg[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUX_para_SAIDA|saida|seg7_23ao20|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Sexto_7seg(4));

-- Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Sexto_7seg[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUX_para_SAIDA|saida|seg7_23ao20|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Sexto_7seg(5));

-- Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Sexto_7seg[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUX_para_SAIDA|saida|seg7_23ao20|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Sexto_7seg(6));

-- Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Sexto_7seg[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUX_para_SAIDA|saida|seg7_23ao20|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Sexto_7seg(7));

-- Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Setimo_7seg[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Setimo_7seg(0));

-- Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Setimo_7seg[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUX_para_SAIDA|saida|seg7_27ao24|ALT_INV_Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Setimo_7seg(1));

-- Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Setimo_7seg[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUX_para_SAIDA|saida|seg7_27ao24|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Setimo_7seg(2));

-- Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Setimo_7seg[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUX_para_SAIDA|saida|seg7_27ao24|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Setimo_7seg(3));

-- Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Setimo_7seg[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUX_para_SAIDA|saida|seg7_27ao24|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Setimo_7seg(4));

-- Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Setimo_7seg[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUX_para_SAIDA|saida|seg7_27ao24|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Setimo_7seg(5));

-- Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Setimo_7seg[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUX_para_SAIDA|saida|seg7_27ao24|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Setimo_7seg(6));

-- Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Setimo_7seg[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUX_para_SAIDA|saida|seg7_27ao24|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Setimo_7seg(7));

-- Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Oitavo_7seg[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Oitavo_7seg(0));

-- Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Oitavo_7seg[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUX_para_SAIDA|saida|seg7_31ao28|ALT_INV_Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Oitavo_7seg(1));

-- Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Oitavo_7seg[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUX_para_SAIDA|saida|seg7_31ao28|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Oitavo_7seg(2));

-- Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Oitavo_7seg[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUX_para_SAIDA|saida|seg7_31ao28|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Oitavo_7seg(3));

-- Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Oitavo_7seg[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUX_para_SAIDA|saida|seg7_31ao28|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Oitavo_7seg(4));

-- Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Oitavo_7seg[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUX_para_SAIDA|saida|seg7_31ao28|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Oitavo_7seg(5));

-- Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Oitavo_7seg[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUX_para_SAIDA|saida|seg7_31ao28|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Oitavo_7seg(6));

-- Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Saida_Oitavo_7seg[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUX_para_SAIDA|saida|seg7_31ao28|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Saida_Oitavo_7seg(7));

-- Location: PIN_AJ6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\led_clk~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \clk~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_led_clk);
END structure;


