---
layout: default
title: 5.1 SoCè¨­è¨ˆå…¨ä½“ãƒ•ãƒ­ãƒ¼ã¨é–‹ç™ºè¦–ç‚¹
---

---

# 5.1 SoCè¨­è¨ˆå…¨ä½“ãƒ•ãƒ­ãƒ¼ã¨é–‹ç™ºè¦–ç‚¹  
**5.1 Overview of SoC Design Flow and Development Perspective**

---

SoCï¼ˆSystem on Chipï¼‰ã¯ã€**è¤‡æ•°ã®æ©Ÿèƒ½ã‚’å˜ä¸€ãƒãƒƒãƒ—ã«çµ±åˆã—ãŸé«˜é›†ç©IC**ã§ã™ã€‚  
ãã®è¨­è¨ˆã«ã¯ã€**è«–ç†è¨­è¨ˆãƒ»ç‰©ç†è¨­è¨ˆãƒ»æ¤œè¨¼ãƒ»è£½é€ ã¾ã§ã®å¤šæ®µéšãƒ—ãƒ­ã‚»ã‚¹**ãŒå¿…è¦ã§ã™ã€‚

> SoC (System on Chip) integrates multiple functions into a single chip.  
> Its design involves **multiple phases**, including logic design, physical design, verification, and manufacturing.

---

## ğŸ—ºï¸ SoCè¨­è¨ˆã®å…¨ä½“ãƒ•ãƒ­ãƒ¼ï¼ˆMermaidå›³ï¼‹è‰²åˆ†ã‘ï¼‹ã‚¢ã‚¤ã‚³ãƒ³ï¼‰  
**ğŸ—ºï¸ SoC Design Flow with Colored Mermaid Diagram and Icons**

```mermaid
graph TD
    A[ğŸ“ ä»•æ§˜ç­–å®š<br>Specification] --> B[ğŸ”§ RTLè¨­è¨ˆ<br>RTL Design]
    B --> C[ğŸ”ƒ è«–ç†åˆæˆ<br>Logic Synthesis]
    C --> D[ğŸ§ª DFTæŒ¿å…¥<br>Test Insert]
    D --> E[ğŸ“¤ ã‚²ãƒ¼ãƒˆãƒãƒƒãƒˆãƒªã‚¹ãƒˆç”Ÿæˆ<br>Gate-level Netlist]
    E --> F[ğŸ“ é…ç½®ãƒ»é…ç·š<br>Placement & Routing]
    F --> G[â±ï¸ ã‚¿ã‚¤ãƒŸãƒ³ã‚°è§£æ<br>Static Timing Analysis]
    G --> H[ğŸ” æ¤œè¨¼<br>DRC, LVS, Simulation]
    H --> I[ğŸ’¾ GDSå‡ºåŠ›<br>GDS Export]
    I --> J[ğŸï¸ ãƒã‚¹ã‚¯ç”Ÿæˆ<br>Mask Generation]
    J --> K[ğŸ­ è£½é€ <br>Fabrication]

    %% è‰²åˆ†ã‘ã‚¹ã‚¿ã‚¤ãƒ«å®šç¾©
    classDef front_end fill:#D0F0FD,stroke:#2B7A78,stroke-width:1px;
    classDef back_end  fill:#FFDDC1,stroke:#D77A61,stroke-width:1px;
    classDef manuf     fill:#E0E0E0,stroke:#777,stroke-width:1px;

    %% ã‚¯ãƒ©ã‚¹é©ç”¨
    class A,B,C,D,E front_end;
    class F,G,H,I back_end;
    class J,K manuf;
```

> ğŸ¯ å„ã‚¹ãƒ†ãƒƒãƒ—ã§EDAãƒ„ãƒ¼ãƒ«ã‚’æ´»ç”¨ã—ã€å½¹å‰²åˆ†æ‹…ã¨ãƒ‡ãƒ¼ã‚¿é€£æºãŒé‡è¦ã¨ãªã‚Šã¾ã™ã€‚  
> EDA tools are essential at every step; team coordination and data flow are critical.

---

## ğŸ”§ å·¥ç¨‹åˆ¥ã®æ¦‚è¦ã¨é–¢ä¿‚æ€§  
**ğŸ”§ Flow Summary by Phase**

| å·¥ç¨‹ / Phase            | ç›®çš„ / Purpose                             | å‡ºåŠ› / Output              | ãƒ„ãƒ¼ãƒ«ä¾‹ / Example Tools           |
|-------------------------|--------------------------------------------|-----------------------------|-------------------------------------|
| RTLè¨­è¨ˆ / RTL Design    | æ©Ÿèƒ½è¨˜è¿°ï¼ˆHDLã‚³ãƒ¼ãƒ‰ï¼‰ / Functional Coding   | RTLã‚³ãƒ¼ãƒ‰ / HDL Files       | Verilog, SystemVerilog, Vivado     |
| è«–ç†åˆæˆ / Synthesis    | ã‚²ãƒ¼ãƒˆå¤‰æ› / Gate Mapping                  | åˆæˆãƒãƒƒãƒˆãƒªã‚¹ãƒˆ / Netlist  | Yosys, Design Compiler              |
| DFTæŒ¿å…¥ / Test Insert   | ãƒ†ã‚¹ãƒˆå®¹æ˜“åŒ–æ§‹é€ ã®è¿½åŠ  / Insert DFT Logic | DFTä»˜ãNetlist / DFT Netlist | Tessent, OpenDFT                    |
| é…ç½®é…ç·š / P&R          | è«–ç†ã®ç‰©ç†é…ç½® / Physical Placement        | ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆ / Layout         | OpenROAD, Innovus                   |
| ã‚¿ã‚¤ãƒŸãƒ³ã‚°è§£æ / STA    | é…å»¶æ¤œè¨¼ / Timing Verification             | STAãƒ¬ãƒãƒ¼ãƒˆ / STA Reports   | OpenSTA, PrimeTime                  |
| æ¤œè¨¼ / Verification     | DRC/LVSç­‰ã®æ•´åˆç¢ºèª / Physical Check       | DRC/LVSãƒ¬ãƒãƒ¼ãƒˆ / Reports   | Magic, Calibre                      |
| GDSå‡ºåŠ› / GDS Export    | è£½é€ ç”¨ãƒ‡ãƒ¼ã‚¿ç”Ÿæˆ / Manufacturing Data Export | GDSIIãƒ•ã‚¡ã‚¤ãƒ« / GDSII File | KLayout, Klayout                    |

---

## ğŸ§  é–‹ç™ºè¦–ç‚¹ã®åˆ†æ¥­æ§‹é€   
**ğŸ§  Design Roles and Team Division**

| åŒºåˆ† / Area           | æ‹…å½“å†…å®¹ / Responsibility                                        |
|------------------------|------------------------------------------------------------------|
| ğŸŸ¦ ãƒ•ãƒ­ãƒ³ãƒˆã‚¨ãƒ³ãƒ‰ / Front-end | RTLè¨­è¨ˆã€åˆæˆã€DFTè¨­è¨ˆ / RTL, Synthesis, DFT                        |
| ğŸŸ¥ ãƒãƒƒã‚¯ã‚¨ãƒ³ãƒ‰ / Back-end   | é…ç½®é…ç·šã€STAã€ç‰©ç†æ¤œè¨¼ã€GDSå‡ºåŠ› / Layout, STA, Verification, GDS |
| â¬œï¸ è£½é€  / Manufacturing     | ãƒã‚¹ã‚¯ä½œæˆã€ã‚¦ã‚¨ãƒè£½é€  / Mask Generation, Fabrication              |

> ğŸ’¡ åˆ†æ¥­ã‚’ç†è§£ã—ãŸä¸Šã§ã€**ä¸€è²«è¨­è¨ˆãƒ•ãƒ­ãƒ¼ã®ä½“é¨“çš„å­¦ç¿’**ãŒç‰¹ã«åŠ¹æœçš„ã§ã™ã€‚  
> ğŸ’¡ Once you understand the division of roles, experience-based learning across the entire flow becomes highly effective.

---

## ğŸ“ æ•™è‚²çš„è¦³ç‚¹ã§ã®å°å…¥ãƒã‚¤ãƒ³ãƒˆ  
**ğŸ“ Educational Entry Points**

| è¦³ç‚¹ / Perspective             | è§£èª¬ / Explanation                                                   |
|--------------------------------|----------------------------------------------------------------------|
| ãƒ„ãƒ¼ãƒ«ã®å½¹å‰²ç†è§£ / Tool Roles   | å„EDAãƒ„ãƒ¼ãƒ«ãŒã©ã®å·¥ç¨‹ã§ä½•ã‚’æ”¯æ´ã™ã‚‹ã®ã‹ã‚’ç†è§£                         |
| ãƒ‡ãƒ¼ã‚¿ãƒ•ãƒ­ãƒ¼ã®æŠŠæ¡ / Data Flow | RTL â†’ Netlist â†’ Layout â†’ GDS ã®å¤‰æ›ã‚’æ¼”ç¿’å½¢å¼ã§ä½“æ„Ÿ                     |
| åˆ†æ¥­ã¨é€£æº / Team Collaboration | STAã‚„DFTãªã©ã®ãƒ•ã‚§ãƒ¼ã‚ºé€£æºã‚’æ„è­˜ã—ãŸçµ±åˆè¨­è¨ˆã®æ¼”ç¿’ãŒæœ‰åŠ¹                |
| DFTã®å°å…¥æ„ç¾© / Role of DFT     | ãƒ†ã‚¹ãƒˆæŒ¿å…¥ã®æ®µéšã§ã®æ§‹é€ ç†è§£ã¨è£½é€ ãƒ†ã‚¹ãƒˆã¨ã®é–¢ä¿‚æ€§ã‚’æ•™è‚²çš„ã«å¼·èª¿ã§ãã‚‹ |

---

## ğŸ§­ æ¬¡ç¯€ã¸ã®æ¥ç¶š  
**ğŸ§­ Lead-in to Next Section**

SoCè¨­è¨ˆã®å‡ºç™ºç‚¹ã¯ã€**æ¨™æº–ã‚»ãƒ«ãƒ©ã‚¤ãƒ–ãƒ©ãƒªï¼ˆStandard Cell Libraryï¼‰**ã®ç†è§£ã‹ã‚‰å§‹ã¾ã‚Šã¾ã™ã€‚  
æ¬¡ç¯€ã§ã¯ã€**è«–ç†åˆæˆã¨ç‰©ç†è¨­è¨ˆã®åŸºç›¤ã¨ãªã‚‹æ§‹æˆå˜ä½**ã¨ã—ã¦ã®æ¨™æº–ã‚»ãƒ«ã«ã¤ã„ã¦è§£èª¬ã—ã¾ã™ã€‚

ğŸ‘‰ [**5.2 æ¨™æº–ã‚»ãƒ«ã¨ã‚»ãƒ«ãƒ™ãƒ¼ã‚¹è¨­è¨ˆï½œStandard Cell-Based Design**](5.2_standard_cell_based_design.md)

---

[â† æˆ»ã‚‹ / Back to Chapter 5: SoC Design Flow Top](./README.md)
