================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Tue Oct 07 22:27:36 +0200 2025
    * Version:         2024.2 (Build 5238294 on Nov  8 2024)
    * Project:         HLS_FIR_1
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  zynquplus
    * Target device:   xck26-sfvc784-2LV-c


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              134
FF:               167
DSP:              1
BRAM:             2
URAM:             0
SRL:              2


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 2.453       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+--------------------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                             | LUT | FF  | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+--------------------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                             | 134 | 167 | 1   | 2    |      |     |        |      |         |          |        |
|   (inst)                                         |     | 23  |     |      |      |     |        |      |         |          |        |
|   H_filt_FIR_U                                   | 9   |     |     | 1    |      |     |        |      |         |          |        |
|   grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72     | 47  | 49  | 1   | 1    |      |     |        |      |         |          |        |
|     (grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72) | 23  | 47  |     |      |      |     |        |      |         |          |        |
|     b_FIR_U                                      |     |     |     | 1    |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U     | 24  | 2   |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_14s_32s_32_4_1_U1             |     |     | 1   |      |      |     |        |      |         |          |        |
|   grp_HLS_FIR_Pipeline_VITIS_LOOP_33_2_fu_81     | 30  | 21  |     |      |      |     |        |      |         |          |        |
|     (grp_HLS_FIR_Pipeline_VITIS_LOOP_33_2_fu_81) | 10  | 19  |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U     | 20  | 2   |     |      |      |     |        |      |         |          |        |
|   regslice_both_input_r_U                        | 23  | 37  |     |      |      |     |        |      |         |          |        |
|   regslice_both_output_r_U                       | 25  | 37  |     |      |      |     |        |      |         |          |        |
+--------------------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.11%  | OK     |
| FD                                                        | 50%       | 0.07%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.01%  | OK     |
| CARRY8                                                    | 25%       | 0.00%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.08%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.69%  | OK     |
| URAM                                                      | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.38%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 2196      | 10     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 1.36   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.391ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.263ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                        | ENDPOINT PIN                                                                                                                                                  | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                       |                                                                                                                                                               |              |            |                |          DELAY |        DELAY |
+-------+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 7.547 | H_filt_FIR_U/ram_reg_bram_0/CLKBWRCLK | H_filt_FIR_U/ram_reg_bram_0/DINADIN[0]                                                                                                                        |            1 |          1 |          1.894 |          1.487 |        0.407 |
| Path2 | 7.635 | H_filt_FIR_U/ram_reg_bram_0/CLKBWRCLK | H_filt_FIR_U/ram_reg_bram_0/DINADIN[2]                                                                                                                        |            1 |          1 |          1.830 |          1.443 |        0.387 |
| Path3 | 7.641 | H_filt_FIR_U/ram_reg_bram_0/CLKBWRCLK | H_filt_FIR_U/ram_reg_bram_0/DINADIN[3]                                                                                                                        |            1 |          1 |          1.865 |          1.461 |        0.404 |
| Path4 | 7.646 | H_filt_FIR_U/ram_reg_bram_0/CLKARDCLK | grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[28] |            0 |         15 |          1.710 |          1.281 |        0.429 |
| Path5 | 7.653 | H_filt_FIR_U/ram_reg_bram_0/CLKBWRCLK | H_filt_FIR_U/ram_reg_bram_0/DINADIN[7]                                                                                                                        |            1 |          1 |          1.833 |          1.433 |        0.400 |
+-------+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path1 Cells                                                                                                                                             | Primitive Type         |
    +---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | H_filt_FIR_U/ram_reg_bram_0                                                                                                                             | BLOCKRAM.BRAM.RAMB18E2 |
    | H_filt_FIR_U/ram_reg_bram_0_i_36                                                                                                                        | CLB.LUT.LUT3           |
    | H_filt_FIR_U/ram_reg_bram_0                                                                                                                             | BLOCKRAM.BRAM.RAMB18E2 |
    | H_filt_FIR_U/ram_reg_bram_0_i_34                                                                                                                        | CLB.LUT.LUT3           |
    | H_filt_FIR_U/ram_reg_bram_0                                                                                                                             | BLOCKRAM.BRAM.RAMB18E2 |
    | H_filt_FIR_U/ram_reg_bram_0_i_33                                                                                                                        | CLB.LUT.LUT3           |
    | H_filt_FIR_U/ram_reg_bram_0                                                                                                                             | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | H_filt_FIR_U/ram_reg_bram_0                                                                                                                             | BLOCKRAM.BRAM.RAMB18E2 |
    | H_filt_FIR_U/ram_reg_bram_0_i_29                                                                                                                        | CLB.LUT.LUT3           |
    +---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+

    +---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path2 Cells                                                                                                                                             | Primitive Type         |
    +---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | H_filt_FIR_U/ram_reg_bram_0                                                                                                                             | BLOCKRAM.BRAM.RAMB18E2 |
    | H_filt_FIR_U/ram_reg_bram_0_i_36                                                                                                                        | CLB.LUT.LUT3           |
    | H_filt_FIR_U/ram_reg_bram_0                                                                                                                             | BLOCKRAM.BRAM.RAMB18E2 |
    | H_filt_FIR_U/ram_reg_bram_0_i_34                                                                                                                        | CLB.LUT.LUT3           |
    | H_filt_FIR_U/ram_reg_bram_0                                                                                                                             | BLOCKRAM.BRAM.RAMB18E2 |
    | H_filt_FIR_U/ram_reg_bram_0_i_33                                                                                                                        | CLB.LUT.LUT3           |
    | H_filt_FIR_U/ram_reg_bram_0                                                                                                                             | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | H_filt_FIR_U/ram_reg_bram_0                                                                                                                             | BLOCKRAM.BRAM.RAMB18E2 |
    | H_filt_FIR_U/ram_reg_bram_0_i_29                                                                                                                        | CLB.LUT.LUT3           |
    +---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+

    +---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path3 Cells                                                                                                                                             | Primitive Type         |
    +---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | H_filt_FIR_U/ram_reg_bram_0                                                                                                                             | BLOCKRAM.BRAM.RAMB18E2 |
    | H_filt_FIR_U/ram_reg_bram_0_i_36                                                                                                                        | CLB.LUT.LUT3           |
    | H_filt_FIR_U/ram_reg_bram_0                                                                                                                             | BLOCKRAM.BRAM.RAMB18E2 |
    | H_filt_FIR_U/ram_reg_bram_0_i_34                                                                                                                        | CLB.LUT.LUT3           |
    | H_filt_FIR_U/ram_reg_bram_0                                                                                                                             | BLOCKRAM.BRAM.RAMB18E2 |
    | H_filt_FIR_U/ram_reg_bram_0_i_33                                                                                                                        | CLB.LUT.LUT3           |
    | H_filt_FIR_U/ram_reg_bram_0                                                                                                                             | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | H_filt_FIR_U/ram_reg_bram_0                                                                                                                             | BLOCKRAM.BRAM.RAMB18E2 |
    | H_filt_FIR_U/ram_reg_bram_0_i_29                                                                                                                        | CLB.LUT.LUT3           |
    +---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+

    +---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path4 Cells                                                                                                                                             | Primitive Type         |
    +---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | H_filt_FIR_U/ram_reg_bram_0                                                                                                                             | BLOCKRAM.BRAM.RAMB18E2 |
    | H_filt_FIR_U/ram_reg_bram_0_i_36                                                                                                                        | CLB.LUT.LUT3           |
    | H_filt_FIR_U/ram_reg_bram_0                                                                                                                             | BLOCKRAM.BRAM.RAMB18E2 |
    | H_filt_FIR_U/ram_reg_bram_0_i_34                                                                                                                        | CLB.LUT.LUT3           |
    | H_filt_FIR_U/ram_reg_bram_0                                                                                                                             | BLOCKRAM.BRAM.RAMB18E2 |
    | H_filt_FIR_U/ram_reg_bram_0_i_33                                                                                                                        | CLB.LUT.LUT3           |
    | H_filt_FIR_U/ram_reg_bram_0                                                                                                                             | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | H_filt_FIR_U/ram_reg_bram_0                                                                                                                             | BLOCKRAM.BRAM.RAMB18E2 |
    | H_filt_FIR_U/ram_reg_bram_0_i_29                                                                                                                        | CLB.LUT.LUT3           |
    +---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+

    +---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path5 Cells                                                                                                                                             | Primitive Type         |
    +---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | H_filt_FIR_U/ram_reg_bram_0                                                                                                                             | BLOCKRAM.BRAM.RAMB18E2 |
    | H_filt_FIR_U/ram_reg_bram_0_i_36                                                                                                                        | CLB.LUT.LUT3           |
    | H_filt_FIR_U/ram_reg_bram_0                                                                                                                             | BLOCKRAM.BRAM.RAMB18E2 |
    | H_filt_FIR_U/ram_reg_bram_0_i_34                                                                                                                        | CLB.LUT.LUT3           |
    | H_filt_FIR_U/ram_reg_bram_0                                                                                                                             | BLOCKRAM.BRAM.RAMB18E2 |
    | H_filt_FIR_U/ram_reg_bram_0_i_33                                                                                                                        | CLB.LUT.LUT3           |
    | H_filt_FIR_U/ram_reg_bram_0                                                                                                                             | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_HLS_FIR_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | H_filt_FIR_U/ram_reg_bram_0                                                                                                                             | BLOCKRAM.BRAM.RAMB18E2 |
    | H_filt_FIR_U/ram_reg_bram_0_i_29                                                                                                                        | CLB.LUT.LUT3           |
    +---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+----------------------------------------------------------------+
| Report Type              | Report Location                                                |
+--------------------------+----------------------------------------------------------------+
| design_analysis          | impl/verilog/report/HLS_FIR_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/HLS_FIR_failfast_synth.rpt                 |
| power                    | impl/verilog/report/HLS_FIR_power_synth.rpt                    |
| timing                   | impl/verilog/report/HLS_FIR_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/HLS_FIR_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/HLS_FIR_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/HLS_FIR_utilization_hierarchical_synth.rpt |
+--------------------------+----------------------------------------------------------------+


