# üí° 7-Input Logic Circuit Design  

---  

Implementation of a custom logic circuit with 7 inputs and 2 outputs using Verilog/VHDL assign statements. The design features multiplexers, AND, and XNOR gates.  

---  

## ‚öôÔ∏è Specifications  

### Inputs:  
- **A, B, C, D, E, F** (1 bit each): Primary logic inputs  
- **set** (1 bit): Control signal  

### Outputs:  
- **OUT** (1 bit): Main output  
- **OUT_bar** (1 bit): Complementary output  

### Logic Components:  
1. **MUX1**: 2:1 Multiplexer (selector: 'set')  
2. **AND1**: AND gate  
3. **XNOR1**: XNOR gate  

### Schematic Representation:  
![Logic Circuit Schematic]([circuit_schematic.png](https://github.com/Mina-Fathy23/Digital_Design_Diploma/blob/53f4c624e89e9e28f4f74823afca8e6e4fc56ff2/Week_1/Assignment_1_Combinational_Logic_Design/Q1_7_Input_Logic_Circuit_Design/image.png))  
*(Diagram shows signal flow: Inputs ‚Üí Logic Gates ‚Üí MUX ‚Üí Outputs)*  
