{"Source Block": ["hdl/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_regmap.v@168:188@HdlStmProcess", "    for (n = 0; n < NUM_CHANNELS + 2; n = n + 1) begin\n      up_rdata_all = up_rdata_all | up_rdata_s[n];\n     end\n  end\n\n  always @(posedge up_clk) begin\n    if (up_rstn == 1'b0) begin\n      up_rdata <= 'd0;\n      up_rack <= 'd0;\n      up_wack <= 'd0;\n    end else begin\n      up_rdata <= up_rdata_all;\n      up_rack <= |up_rack_s;\n      up_wack <= |up_wack_s;\n    end\n  end\n\n  // dac common processor interface\n\n  up_dac_common #(\n    .COMMON_ID(6'h0),\n"], "Clone Blocks": [], "Diff Content": {"Delete": [], "Add": [[183, "  localparam CONFIG = (XBAR_ENABLE << 10) ||\n"], [183, "                      (DATAPATH_DISABLE << 6) ||\n"], [183, "                      (IQCORRECTION_DISABLE << 0);\n"]]}}