# arch_labs_2021

Computer Architecture Experiment 2021 in RISC-V

- Lab1: Pipelined CPU supporting RISC-V RVI32 Instructions
- Lab2: Pipelined CPU supporting exception & interrupt
- Lab3: Cache Design
- Lab4: Pipelined CPU with Cache
- Lab5: Dynamically Scheduled Pipelines using Scoreboarding
- Lab6: Dynamically Scheduled Pipelines using Scoreboarding(Implement Scoreboarding)