VPR FPGA Placement and Routing.
Version: 8.1.0-dev+dadca7ecf-dirty
Revision: v8.0.0-rc2-2909-gdadca7ecf-dirty
Compiled: 2025-06-26T11:09:53
Compiler: GNU 12.2.0 on Linux-4.4.0-26100-Microsoft x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /root/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml ugv_pwm_ctrl.eblif --device ql-eos-s3 --max_router_iterations 500 --routing_failure_predictor off --router_high_fanout_threshold -1 --constant_net_method route --route_chan_width 100 --clock_modeling route --place_delay_model delta_override --router_lookahead map --check_route quick --strict_checks off --allow_dangling_combinational_nodes on --disable_errors check_unbuffered_edges:check_route --congested_routing_iteration_threshold 0.8 --incremental_reroute_delay_ripup off --base_cost_type delay_normalized_length_bounded --bb_factor 10 --initial_pres_fac 4.0 --check_rr_graph off --suppress_warnings ,sum_pin_class:check_unbuffered_edges:load_rr_indexed_data_T_values:check_rr_node:trans_per_R:check_route:set_rr_graph_tool_comment:warn_model_missing_timing --read_rr_graph /root/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.rr_graph.real.bin --read_placement_delay_lookup /root/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.place_delay.bin --sdc_file /home/rps/ugv/build/ugv_pwm_ctrl_dummy.sdc --route


Architecture file: /root/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml
Circuit name: ugv_pwm_ctrl

# Loading Architecture Description
# Loading Architecture Description took 0.35 seconds (max_rss 25.4 MiB, delta_rss +22.6 MiB)
# Building complex block graph
# Building complex block graph took 0.08 seconds (max_rss 32.0 MiB, delta_rss +6.7 MiB)
# Load circuit
# Load circuit took 0.00 seconds (max_rss 32.2 MiB, delta_rss +0.1 MiB)
# Clean circuit
Absorbed 203 LUT buffers
Inferred    5 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    2 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 1
Swept block(s)      : 1
Constant Pins Marked: 7
# Clean circuit took 0.00 seconds (max_rss 32.2 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 32.3 MiB, delta_rss +0.1 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 32.3 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 57
    .input    :       6
    .output   :       6
    BIDIR_CELL:      10
    CLOCK_CELL:       2
    C_FRAG    :       2
    F_FRAG    :       1
    GMUX_IP   :       2
    GND       :       1
    Q_FRAG    :       8
    T_FRAG    :      18
    VCC       :       1
  Nets  : 51
    Avg Fanout:     5.0
    Max Fanout:    71.0
    Min Fanout:     1.0
Warning 1: Assuming clocks may propagate through $auto$clkbufmap.cc:252:execute$1427.clock (CLOCK_CELL) from pin $auto$clkbufmap.cc:252:execute$1427.clock.I_PAD[0] to $auto$clkbufmap.cc:252:execute$1427.clock.O_CLK[0] (assuming a non-inverting buffer).
Warning 2: Assuming clocks may propagate through $auto$clkbufmap.cc:252:execute$1427.gmux (GMUX_IP) from pin $auto$clkbufmap.cc:252:execute$1427.gmux.IP[0] to $auto$clkbufmap.cc:252:execute$1427.gmux.IZ[0] (assuming a non-inverting buffer).
Warning 3: Assuming clocks may propagate through $auto$clkbufmap.cc:252:execute$1432.clock (CLOCK_CELL) from pin $auto$clkbufmap.cc:252:execute$1432.clock.I_PAD[0] to $auto$clkbufmap.cc:252:execute$1432.clock.O_CLK[0] (assuming a non-inverting buffer).
Warning 4: Assuming clocks may propagate through $auto$clkbufmap.cc:252:execute$1427.clock (CLOCK_CELL) from pin $auto$clkbufmap.cc:252:execute$1427.clock.I_PAD[0] to $auto$clkbufmap.cc:252:execute$1427.clock.O_CLK[0] (assuming a non-inverting buffer).
Warning 5: Assumed 4 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
  Netlist Clocks: 2
# Build Timing Graph
Warning 6: Assuming clocks may propagate through $auto$clkbufmap.cc:252:execute$1427.clock (CLOCK_CELL) from pin $auto$clkbufmap.cc:252:execute$1427.clock.I_PAD[0] to $auto$clkbufmap.cc:252:execute$1427.clock.O_CLK[0] (assuming a non-inverting buffer).
Warning 7: Assuming clocks may propagate through $auto$clkbufmap.cc:252:execute$1427.gmux (GMUX_IP) from pin $auto$clkbufmap.cc:252:execute$1427.gmux.IP[0] to $auto$clkbufmap.cc:252:execute$1427.gmux.IZ[0] (assuming a non-inverting buffer).
Warning 8: Assuming clocks may propagate through $auto$clkbufmap.cc:252:execute$1432.clock (CLOCK_CELL) from pin $auto$clkbufmap.cc:252:execute$1432.clock.I_PAD[0] to $auto$clkbufmap.cc:252:execute$1432.clock.O_CLK[0] (assuming a non-inverting buffer).
Warning 9: Assuming clocks may propagate through $auto$clkbufmap.cc:252:execute$1427.clock (CLOCK_CELL) from pin $auto$clkbufmap.cc:252:execute$1427.clock.I_PAD[0] to $auto$clkbufmap.cc:252:execute$1427.clock.O_CLK[0] (assuming a non-inverting buffer).
Warning 10: Assumed 4 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
Adding edge from '$auto$clkbufmap.cc:252:execute$1427.clock.I_PAD[0]' (tnode: 14) -> '$auto$clkbufmap.cc:252:execute$1427.clock.O_CLK[0]' (tnode: 15) to allow clocks to propagate
Adding edge from '$auto$clkbufmap.cc:252:execute$1427.gmux.IP[0]' (tnode: 17) -> '$auto$clkbufmap.cc:252:execute$1427.gmux.IZ[0]' (tnode: 18) to allow clocks to propagate
Adding edge from '$auto$clkbufmap.cc:252:execute$1432.clock.I_PAD[0]' (tnode: 19) -> '$auto$clkbufmap.cc:252:execute$1432.clock.O_CLK[0]' (tnode: 20) to allow clocks to propagate
Adding edge from '$auto$clkbufmap.cc:252:execute$1432.gmux.IP[0]' (tnode: 22) -> '$auto$clkbufmap.cc:252:execute$1432.gmux.IZ[0]' (tnode: 23) to allow clocks to propagate
  Timing Graph Nodes: 304
  Timing Graph Edges: 474
  Timing Graph Levels: 16
# Build Timing Graph took 0.00 seconds (max_rss 32.4 MiB, delta_rss +0.1 MiB)
Warning 11: Assuming clocks may propagate through $auto$clkbufmap.cc:252:execute$1427.clock (CLOCK_CELL) from pin $auto$clkbufmap.cc:252:execute$1427.clock.I_PAD[0] to $auto$clkbufmap.cc:252:execute$1427.clock.O_CLK[0] (assuming a non-inverting buffer).
Warning 12: Assuming clocks may propagate through $auto$clkbufmap.cc:252:execute$1427.gmux (GMUX_IP) from pin $auto$clkbufmap.cc:252:execute$1427.gmux.IP[0] to $auto$clkbufmap.cc:252:execute$1427.gmux.IZ[0] (assuming a non-inverting buffer).
Warning 13: Assuming clocks may propagate through $auto$clkbufmap.cc:252:execute$1432.clock (CLOCK_CELL) from pin $auto$clkbufmap.cc:252:execute$1432.clock.I_PAD[0] to $auto$clkbufmap.cc:252:execute$1432.clock.O_CLK[0] (assuming a non-inverting buffer).
Warning 14: Assuming clocks may propagate through $auto$clkbufmap.cc:252:execute$1427.clock (CLOCK_CELL) from pin $auto$clkbufmap.cc:252:execute$1427.clock.I_PAD[0] to $auto$clkbufmap.cc:252:execute$1427.clock.O_CLK[0] (assuming a non-inverting buffer).
Warning 15: Assumed 4 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
Netlist contains 2 clocks
  Netlist Clock 'clk' Fanout: 1 pins (0.3%), 1 blocks (1.8%)
  Netlist Clock 'rst' Fanout: 1 pins (0.3%), 1 blocks (1.8%)
# Load Timing Constraints
Warning 16: Assuming clocks may propagate through $auto$clkbufmap.cc:252:execute$1427.clock (CLOCK_CELL) from pin $auto$clkbufmap.cc:252:execute$1427.clock.I_PAD[0] to $auto$clkbufmap.cc:252:execute$1427.clock.O_CLK[0] (assuming a non-inverting buffer).
Warning 17: Assuming clocks may propagate through $auto$clkbufmap.cc:252:execute$1427.gmux (GMUX_IP) from pin $auto$clkbufmap.cc:252:execute$1427.gmux.IP[0] to $auto$clkbufmap.cc:252:execute$1427.gmux.IZ[0] (assuming a non-inverting buffer).
Warning 18: Assuming clocks may propagate through $auto$clkbufmap.cc:252:execute$1432.clock (CLOCK_CELL) from pin $auto$clkbufmap.cc:252:execute$1432.clock.I_PAD[0] to $auto$clkbufmap.cc:252:execute$1432.clock.O_CLK[0] (assuming a non-inverting buffer).
Warning 19: Assuming clocks may propagate through $auto$clkbufmap.cc:252:execute$1427.clock (CLOCK_CELL) from pin $auto$clkbufmap.cc:252:execute$1427.clock.I_PAD[0] to $auto$clkbufmap.cc:252:execute$1427.clock.O_CLK[0] (assuming a non-inverting buffer).
Warning 20: Assumed 4 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.

SDC file '/home/rps/ugv/build/ugv_pwm_ctrl_dummy.sdc' contained no SDC commands
Warning 21: Assuming clocks may propagate through $auto$clkbufmap.cc:252:execute$1427.clock (CLOCK_CELL) from pin $auto$clkbufmap.cc:252:execute$1427.clock.I_PAD[0] to $auto$clkbufmap.cc:252:execute$1427.clock.O_CLK[0] (assuming a non-inverting buffer).
Warning 22: Assuming clocks may propagate through $auto$clkbufmap.cc:252:execute$1427.gmux (GMUX_IP) from pin $auto$clkbufmap.cc:252:execute$1427.gmux.IP[0] to $auto$clkbufmap.cc:252:execute$1427.gmux.IZ[0] (assuming a non-inverting buffer).
Warning 23: Assuming clocks may propagate through $auto$clkbufmap.cc:252:execute$1432.clock (CLOCK_CELL) from pin $auto$clkbufmap.cc:252:execute$1432.clock.I_PAD[0] to $auto$clkbufmap.cc:252:execute$1432.clock.O_CLK[0] (assuming a non-inverting buffer).
Warning 24: Assuming clocks may propagate through $auto$clkbufmap.cc:252:execute$1427.clock (CLOCK_CELL) from pin $auto$clkbufmap.cc:252:execute$1427.clock.I_PAD[0] to $auto$clkbufmap.cc:252:execute$1427.clock.O_CLK[0] (assuming a non-inverting buffer).
Warning 25: Assumed 4 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize all netlist and virtual clocks to run as fast as possible
   * ignore cross netlist clock domain timing paths
Timing constraints created 3 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)
  Constrained Clock 'clk' Source: 'clk.inpad[0]'
  Constrained Clock 'rst' Source: 'rst.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 32.4 MiB, delta_rss +0.1 MiB)
Timing analysis: ON
Circuit netlist file: ugv_pwm_ctrl.net
Circuit placement file: ugv_pwm_ctrl.place
Circuit routing file: ugv_pwm_ctrl.route
Circuit SDC file: /home/rps/ugv/build/ugv_pwm_ctrl_dummy.sdc

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA_OVERRIDE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH_BOUNDED
RouterOpts.fixed_channel_width: 100
RouterOpts.check_route: QUICK
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 10
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 4.000000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: false
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 0.800000
RouterOpts.high_fanout_threshold: -1
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: OFF
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = OFF
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST

RoutingArch.directionality: BI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'ugv_pwm_ctrl.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.046875 seconds).
# Load Packing took 0.05 seconds (max_rss 70.7 MiB, delta_rss +38.2 MiB)
Warning 26: Netlist contains 0 global net to non-global architecture pin connections
Warning 27: Logic block #25 ($false) has only 1 output pin '$false.GND0_GND[0]'. It may be a constant generator.
Warning 28: Logic block #26 ($true) has only 1 output pin '$true.VCC0_VCC[0]'. It may be a constant generator.

Netlist num_nets: 32
Netlist num_blocks: 27
Netlist EMPTY blocks: 0.
Netlist PB-GMUX blocks: 2.
Netlist PB-LOGIC blocks: 11.
Netlist PB-CLOCK blocks: 2.
Netlist PB-MULT blocks: 0.
Netlist PB-SDIOMUX blocks: 0.
Netlist PB-RAM blocks: 0.
Netlist PB-SYN_VCC blocks: 1.
Netlist PB-BIDIR blocks: 10.
Netlist PB-SYN_GND blocks: 1.
Netlist PB-ASSP blocks: 0.
Netlist inputs pins: 6
Netlist output pins: 26


Pb types usage...
  PB-GMUX           : 2
   GMUX             : 2
    IP              : 2
     gmux           : 2
  PB-LOGIC          : 11
   LOGIC            : 11
    FRAGS           : 11
     c_frag_modes   : 11
      SINGLE        : 2
       c_frag       : 2
      SPLIT         : 9
       b_frag       : 9
       t_frag       : 9
     f_frag         : 1
     q_frag_modes   : 8
      INT           : 7
       q_frag       : 7
      EXT           : 1
       q_frag       : 1
  PB-CLOCK          : 2
   CLOCK            : 2
    clock_buf       : 2
    inpad           : 2
  PB-SYN_VCC        : 1
   VCC              : 1
  PB-BIDIR          : 10
   BIDIR            : 10
    INPUT           : 4
     bidir          : 4
     inpad          : 4
    OUTPUT          : 6
     bidir          : 6
     outpad         : 6
  PB-SYN_GND        : 1
   GND              : 1

# Create Device
## Build Device Grid
FPGA sized to 39 x 35: 1365 grid tiles (ql-eos-s3)

Resource usage...
	Netlist
		2	blocks of type: PB-GMUX
	Architecture
		5	blocks of type: TL-GMUX
	Netlist
		11	blocks of type: PB-LOGIC
	Architecture
		891	blocks of type: TL-LOGIC
	Netlist
		2	blocks of type: PB-CLOCK
	Architecture
		5	blocks of type: TL-CLOCK
	Netlist
		0	blocks of type: PB-MULT
	Architecture
		2	blocks of type: TL-MULT
	Netlist
		0	blocks of type: PB-SDIOMUX
	Architecture
		14	blocks of type: TL-SDIOMUX
	Netlist
		0	blocks of type: PB-RAM
	Architecture
		4	blocks of type: TL-RAM
	Netlist
		1	blocks of type: PB-SYN_VCC
	Architecture
		1	blocks of type: TL-SYN_VCC
	Netlist
		10	blocks of type: PB-BIDIR
	Architecture
		32	blocks of type: TL-BIDIR
	Netlist
		1	blocks of type: PB-SYN_GND
	Architecture
		1	blocks of type: TL-SYN_GND
	Netlist
		0	blocks of type: PB-ASSP
	Architecture
		1	blocks of type: TL-ASSP

Device Utilization: 0.02 (target 1.00)
	Physical Tile TL-LOGIC:
	Block Utilization: 0.01 Logical Block: PB-LOGIC
	Physical Tile TL-RAM:
	Block Utilization: 0.00 Logical Block: PB-RAM
	Physical Tile TL-MULT:
	Block Utilization: 0.00 Logical Block: PB-MULT
	Physical Tile TL-BIDIR:
	Block Utilization: 0.31 Logical Block: PB-BIDIR
	Physical Tile TL-CLOCK:
	Block Utilization: 0.40 Logical Block: PB-CLOCK
	Physical Tile TL-SDIOMUX:
	Block Utilization: 0.00 Logical Block: PB-SDIOMUX
	Physical Tile TL-GMUX:
	Block Utilization: 0.40 Logical Block: PB-GMUX
	Physical Tile TL-ASSP:
	Block Utilization: 0.00 Logical Block: PB-ASSP
	Physical Tile TL-SYN_VCC:
	Block Utilization: 1.00 Logical Block: PB-SYN_VCC
	Physical Tile TL-SYN_GND:
	Block Utilization: 1.00 Logical Block: PB-SYN_GND

## Build Device Grid took 0.01 seconds (max_rss 70.8 MiB, delta_rss +0.0 MiB)
## Loading routing resource graph



Warning 29: This architecture version is for VPR 8.1.0-dev+dadca7ecf-dirty while your current VPR version is 8.1.0-dev+dadca7ecf compatability issues may arise

## Loading routing resource graph took 0.64 seconds (max_rss 341.2 MiB, delta_rss +270.4 MiB)
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
# Create Device took 1.67 seconds (max_rss 388.9 MiB, delta_rss +318.1 MiB)

# Load Placement
Reading ugv_pwm_ctrl.place.

Successfully read ugv_pwm_ctrl.place.

# Load Placement took 0.00 seconds (max_rss 388.9 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
Warning 30: Unable to find any sample location for segment CHANX type 'generic' (length 1)
Warning 31: Unable to find any sample location for segment CHANY type 'generic' (length 1)
Warning 32: Unable to find any sample location for segment CHANX type 'pad' (length 1)
Warning 33: Unable to find any sample location for segment CHANY type 'pad' (length 1)
## Computing wire lookahead took 29.52 seconds (max_rss 388.9 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 388.9 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 29.52 seconds (max_rss 388.9 MiB, delta_rss +0.0 MiB)
# Routing
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 141 ( 62.7%) |***********************************************
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.5:      0.6)  20 (  8.9%) |*******
[      0.6:      0.7)   2 (  0.9%) |*
[      0.7:      0.8)   9 (  4.0%) |***
[      0.8:      0.9)  14 (  6.2%) |*****
[      0.9:        1)  39 ( 17.3%) |*************
## Initializing router criticalities took 0.00 seconds (max_rss 447.2 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    3.4     0.0    0 7795743      32     225     340 ( 0.024%)    7018 ( 0.5%)   48.579     -433.9    -48.579      0.000      0.000      N/A
   2    1.4     4.0    0 3696603      25     130      73 ( 0.005%)    7234 ( 0.5%)   48.579     -434.7    -48.579      0.000      0.000      N/A
   3    0.5     5.2    0 1684462      17      74      49 ( 0.004%)    7190 ( 0.5%)   48.579     -435.3    -48.579      0.000      0.000      N/A
   4    0.4     6.8    0 1190955      17      68      32 ( 0.002%)    7292 ( 0.5%)   48.579     -435.2    -48.579      0.000      0.000      N/A
   5    0.2     8.8    0  648889      12      48      31 ( 0.002%)    7280 ( 0.5%)   48.579     -435.2    -48.579      0.000      0.000      N/A
   6    0.3    11.4    0  634679       8      28      23 ( 0.002%)    7252 ( 0.5%)   48.579     -435.4    -48.579      0.000      0.000      N/A
   7    0.5    14.9    0 1246149       5      24      19 ( 0.001%)    7253 ( 0.5%)   48.579     -435.7    -48.579      0.000      0.000      N/A
   8    0.4    19.3    0  784286       6      25      18 ( 0.001%)    7250 ( 0.5%)   48.579     -435.8    -48.579      0.000      0.000      N/A
   9    0.3    25.1    0 1081131       3      17       6 ( 0.000%)    7274 ( 0.5%)   48.579     -437.2    -48.579      0.000      0.000      N/A
  10    0.6    32.6    0 1417022       4      14       9 ( 0.001%)    7274 ( 0.5%)   48.579     -437.2    -48.579      0.000      0.000       15
  11    0.5    42.4    0 1465273       3       7       6 ( 0.000%)    7277 ( 0.5%)   48.579     -437.2    -48.579      0.000      0.000       17
  12    0.7    55.1    0 1890877       6      15       0 ( 0.000%)    7288 ( 0.5%)   48.579     -438.4    -48.579      0.000      0.000       17
Restoring best routing
Critical path: 48.5794 ns
Successfully routed after 12 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 141 ( 62.7%) |***********************************************
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.4:      0.5)  20 (  8.9%) |*******
[      0.5:      0.6)   0 (  0.0%) |
[      0.6:      0.7)   6 (  2.7%) |**
[      0.7:      0.8)   4 (  1.8%) |*
[      0.8:      0.9)  13 (  5.8%) |****
[      0.9:        1)  41 ( 18.2%) |**************
Router Stats: total_nets_routed: 138 total_connections_routed: 675 total_heap_pushes: 23536069 total_heap_pops: 21650766
# Routing took 10.35 seconds (max_rss 447.2 MiB, delta_rss +58.3 MiB)

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -271545373
Circuit successfully routed with a channel width factor of 100.

Incr Slack updates 13 in 0.0001735 sec
Full Max Req/Worst Slack updates 2 in 2.82e-05 sec
Incr Max Req/Worst Slack updates 11 in 6.33e-05 sec
Incr Criticality updates 6 in 6.41e-05 sec
Full Criticality updates 7 in 0.000103 sec

Average number of bends per net: 188.844  Maximum # of bends: 898

Number of global nets: 0
Number of routed nets (nonglobal): 32
Wire length results (in units of 1 clb segments)...
	Total wirelength: 7201, average net length: 225.031
	Maximum net length: 1200

Wire length results in terms of physical segments...
	Total wiring segments used: 6671, average wire segments per net: 208.469
	Maximum segments used by a net: 1200
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)    0 (  0.0%) |
[      0.9:        1)   62 (  2.4%) |*
[      0.8:      0.9)    0 (  0.0%) |
[      0.7:      0.8)    0 (  0.0%) |
[      0.5:      0.6)    0 (  0.0%) |
[      0.4:      0.5)    2 (  0.1%) |
[      0.3:      0.4)    0 (  0.0%) |
[      0.2:      0.3)   18 (  0.7%) |
[      0.1:      0.2)    4 (  0.2%) |
[        0:      0.1) 2498 ( 96.7%) |**********************************************
Maximum routing channel utilization:         1 at (4,0)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       2   1.615        2
                         1       0   0.000      221
                         2       0   0.000        0
                         3      40   9.154      635
                         4      11   0.744      623
                         5       5   0.128      658
                         6       0   0.000      623
                         7      20   1.077      623
                         8      11   0.846      623
                         9       0   0.000      623
                        10       0   0.000      665
                        11      11   0.795      623
                        12      11   1.128      647
                        13       0   0.000      623
                        14       0   0.000      623
                        15      11   0.564      623
                        16      11   1.128      623
                        17       0   0.000      623
                        18      19   1.103      725
                        19      11   0.513      623
                        20      11   1.410      623
                        21       0   0.000      623
                        22       8   0.410      623
                        23     189   9.821      623
                        24     180  11.436      623
                        25       9   1.949      657
                        26      19   0.923      634
                        27     208  11.590      623
                        28     195  24.154      623
                        29      18   1.205      624
                        30       5   0.128      625
                        31       0   0.000      626
                        32      38   6.077      786
                        33       0   0.000      269
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000        2
                         1       0   0.000      287
                         2       1   0.029        4
                         3       1   0.029      848
                         4      29   0.943      874
                         5       7   0.200      819
                         6      29   0.943      760
                         7      12   3.114      761
                         8      29   1.143      761
                         9      10   0.286      761
                        10      29   0.943      757
                        11      15   3.943      775
                        12      36   1.400      757
                        13       0   0.000      761
                        14      36   1.143      761
                        15       0   0.000      761
                        16      17   0.686      761
                        17       9   0.914      761
                        18     173  27.200      761
                        19     200  24.486      816
                        20     156   9.943      761
                        21       7   0.343      883
                        22      99   5.143      761
                        23       0   0.000      761
                        24     118   6.257      761
                        25      16   0.886      761
                        26      17   1.086      757
                        27       0   0.000      775
                        28      35   3.257      757
                        29       9   0.257      761
                        30      38   6.829      761
                        31       0   0.000      761
                        32      29   3.314      761
                        33       0   0.000      763
                        34      31   3.086      762
                        35       0   0.000      764
                        36       0   0.000     1024
                        37       0   0.000      164

Total tracks in x-direction: 19611, in y-direction: 27046

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 1.3515e+07
	Total used logic block area: 225000

Routing area (in minimum width transistor areas)...
	Assuming no buffer sharing (pessimistic). Total: 1.07847e+09, per logic tile: 790090.
	Assuming buffer sharing (slightly optimistic). Total: 8.38760e+08, per logic tile: 614476.


Segment usage by type (index):    name type utilization
                               ------- ---- -----------
                                  sbox    2     0.00379
                                   vcc    3      0.0995
                                   gnd    4       0.107
                                  hop1    5     0.00342
                                  hop2    6      0.0032
                                  hop3    7           0
                                  hop4    8       0.016
                                 clock    9     0.00624
                               special   10           0

Segment usage by length: length utilization
                         ------ -----------
                              1     0.00427
                              2      0.0032
                              3           0
                              4       0.016


Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  4.4e-09:  8.5e-09) 7 ( 43.8%) |*************************************************
[  8.5e-09:  1.3e-08) 1 (  6.2%) |*******
[  1.3e-08:  1.7e-08) 0 (  0.0%) |
[  1.7e-08:  2.1e-08) 0 (  0.0%) |
[  2.1e-08:  2.5e-08) 0 (  0.0%) |
[  2.5e-08:  2.9e-08) 0 (  0.0%) |
[  2.9e-08:  3.3e-08) 0 (  0.0%) |
[  3.3e-08:  3.7e-08) 2 ( 12.5%) |**************
[  3.7e-08:  4.1e-08) 4 ( 25.0%) |****************************
[  4.1e-08:  4.5e-08) 2 ( 12.5%) |**************

Final intra-domain worst hold slacks per constraint:
  virtual_io_clock to virtual_io_clock worst hold slack: 34.1086 ns
  clk to clk worst hold slack: 4.36085 ns

Final inter-domain worst hold slacks per constraint:
  clk to virtual_io_clock worst hold slack: 37.0255 ns

Final critical path delay (least slack): 48.5794 ns
Final setup Worst Negative Slack (sWNS): -48.5794 ns
Final setup Total Negative Slack (sTNS): -438.418 ns

Final setup slack histogram:
[ -4.9e-08: -4.4e-08) 4 ( 25.0%) |*************************************************
[ -4.4e-08:   -4e-08) 1 (  6.2%) |************
[   -4e-08: -3.6e-08) 2 ( 12.5%) |*************************
[ -3.6e-08: -3.1e-08) 1 (  6.2%) |************
[ -3.1e-08: -2.7e-08) 0 (  0.0%) |
[ -2.7e-08: -2.3e-08) 0 (  0.0%) |
[ -2.3e-08: -1.8e-08) 0 (  0.0%) |
[ -1.8e-08: -1.4e-08) 3 ( 18.8%) |*************************************
[ -1.4e-08: -9.9e-09) 4 ( 25.0%) |*************************************************
[ -9.9e-09: -5.6e-09) 1 (  6.2%) |************

Final intra-domain critical path delays (CPDs):
  virtual_io_clock to virtual_io_clock CPD: 48.5794 ns (20.5848 MHz)
  clk to clk CPD: 16.4485 ns (60.7957 MHz)

Final inter-domain critical path delays (CPDs):
  clk to virtual_io_clock CPD: 46.3949 ns (21.5541 MHz)

Final intra-domain worst setup slacks per constraint:
  virtual_io_clock to virtual_io_clock worst setup slack: -48.5794 ns
  clk to clk worst setup slack: -16.4485 ns

Final inter-domain worst setup slacks per constraint:
  clk to virtual_io_clock worst setup slack: -46.3949 ns

Final geomean non-virtual intra-domain period: 16.4485 ns (60.7957 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 16.4485 ns (60.7957 MHz)

Incr Slack updates 1 in 8.8e-06 sec
Full Max Req/Worst Slack updates 1 in 4.6e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 7.6e-06 sec
Flow timing analysis took 0.0057505 seconds (0.0050454 STA, 0.0007051 slack) (14 full updates: 0 setup, 0 hold, 14 combined).
VPR succeeded
The entire flow of VPR took 42.20 seconds (max_rss 447.2 MiB)
