<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#setting" style=" font-size: 16px;">Design Settings</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#timing report" style=" font-size: 14px;">Timing Report</a></li>
<li><a href="#performance" style=" font-size: 14px;">Performance Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
<li><a href="#summary" style=" font-size: 16px;">Summary</a></li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Gowin\Gowin_V1.9.6.02Beta_GowinSynthesis-only\IDE\ipcore\GowinPicoRV32\Gowin_PicoRV32\picorv32.v<br>
C:\Gowin\Gowin_V1.9.6.02Beta_GowinSynthesis-only\IDE\ipcore\GowinPicoRV32\Gowin_PicoRV32\picosoc.v<br>
C:\Gowin\Gowin_V1.9.6.02Beta_GowinSynthesis-only\IDE\ipcore\GowinPicoRV32\Gowin_PicoRV32\advspi.v<br>
C:\Gowin\Gowin_V1.9.6.02Beta_GowinSynthesis-only\IDE\ipcore\GowinPicoRV32\Gowin_PicoRV32\ahb_bus.v<br>
C:\Gowin\Gowin_V1.9.6.02Beta_GowinSynthesis-only\IDE\ipcore\GowinPicoRV32\Gowin_PicoRV32\picosoc_dtcm.v<br>
C:\Gowin\Gowin_V1.9.6.02Beta_GowinSynthesis-only\IDE\ipcore\GowinPicoRV32\Gowin_PicoRV32\picosoc_itcm.v<br>
C:\Gowin\Gowin_V1.9.6.02Beta_GowinSynthesis-only\IDE\ipcore\GowinPicoRV32\Gowin_PicoRV32\wb_bus.v<br>
C:\Gowin\Gowin_V1.9.6.02Beta_GowinSynthesis-only\IDE\ipcore\GowinPicoRV32\Gowin_PicoRV32\wb_brancher.v<br>
C:\Gowin\Gowin_V1.9.6.02Beta_GowinSynthesis-only\IDE\ipcore\GowinPicoRV32\Gowin_PicoRV32\wbgpio.v<br>
C:\Gowin\Gowin_V1.9.6.02Beta_GowinSynthesis-only\IDE\ipcore\GowinPicoRV32\Gowin_PicoRV32\wbi2c.v<br>
C:\Gowin\Gowin_V1.9.6.02Beta_GowinSynthesis-only\IDE\ipcore\GowinPicoRV32\Gowin_PicoRV32\wbspi.v<br>
C:\Gowin\Gowin_V1.9.6.02Beta_GowinSynthesis-only\IDE\ipcore\GowinPicoRV32\Gowin_PicoRV32\wbuart.v<br>
C:\Gowin\Gowin_V1.9.6.02Beta_GowinSynthesis-only\IDE\ipcore\GowinPicoRV32\Gowin_PicoRV32\simpleuart.v<br>
C:\Gowin\Gowin_V1.9.6.02Beta_GowinSynthesis-only\IDE\ipcore\GowinPicoRV32\Gowin_PicoRV32\dm.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">GowinSynthesis Verision</td>
<td>GowinSynthesis V1.9.6.02Beta</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Oct 26 17:25:53 2020
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2020 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="setting">Design Settings</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module:</td>
<td>Gowin_PicoRV32_Top</td>
</tr>
<tr>
<td class="label">Part Number:</td>
<td>GW2A-LV18PG484C8/I7</td>
</tr>
</table><br/>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>I/OPORT Usage:</b></td>
<td>133</td>
</tr>
<tr>
<td class="label"><b>I/OBUF Usage:</b></td>
<td>119</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>39</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>76</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>3</td>
</tr>
<tr>
<td class="label"><b>REG Usage:</b></td>
<td>3479</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>91</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>1708</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>59</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>189</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>537</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>111</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>749</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFN</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFNR</td>
<td>15</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFNPE</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFNC</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFNCE</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>LUT Usage:</b></td>
<td>5109</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>322</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>1752</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>3035</td>
</tr>
<tr>
<td class="label"><b>ALU Usage:</b></td>
<td>573</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>573</td>
</tr>
<tr>
<td class="label"><b>SSRAM Usage:</b></td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>INV Usage:</b></td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>12</td>
</tr>
<tr>
<td class="label"><b>DSP Usage:</b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULT36X36</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>BSRAM Usage:</b></td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>16</td>
</tr>
</table><br/>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
Target Device: GW2A-18-PBGA484
<table class="summary_table">
<tr>
<td class="label">CFU Logics</td>
<td>5742(5121 LUTs, 573 ALUs, 8 SSRAMs) / 20736</td>
<td>28%</td>
</tr>
<tr>
<td class="label">Registers</td>
<td>3479 / 16512</td>
<td>21%</td>
</tr>
<tr>
<td class="label">BSRAMs</td>
<td>16 / 46</td>
<td>35%</td>
</tr>
<tr>
<td class="label">DSP Macros</td>
<td>2 / (12*2)</td>
<td>8%</td>
</tr>
</table><br/><br/>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock</th>
<th>Type</th>
<th>Frequency</th>
<th>Period</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>DEFAULT_CLK</td>
<td>Base</td>
<td>100.0 MHz</td>
<td>10.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_in_ibuf/I jtag_TCK_ibuf/I io_spi_clk_iobuf/I </td>
</tr>
</table><br/>
<h2><a name="timing report">Timing Report:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Top View:</td>
<td>Gowin_PicoRV32_Top</td>
</tr>
<tr>
<td class="label">Requested Frequency:</td>
<td>100.0 MHz</td>
</tr>
<tr>
<td class="label">Paths Requested:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Constraint File(ignored):</td>
<td></td>
</tr>
</table>
<b>All time values displayed in nanoseconds(ns).</b><br/><br/>
<h2><a name="performance">Performance Summary:</a></h2>
Worst Slack in Design:&nbsp-3.121<br/>
<table class="summary_table">
<tr>
<th>Start Clock</th>
<th>Slack</th>
<th>Requested Frequency</th>
<th>Estimated Frequency</th>
<th>Requested Period</th>
<th>Estimated Period</th>
<th>Clock Type</th>
</tr>
<tr>
<td>DEFAULT_CLK</td>
<td>-5.734</td>
<td>100.0 MHz</td>
<td>63.6 MHz</td>
<td>10.000</td>
<td>15.734</td>
<td>Base</td>
</tr>
</table><br/>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<b>Path information for path number&nbsp</b>1&nbsp:&nbsp<br/>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">    Slack(critical):</td>
<td>-3.121</td>
</tr>
<tr>
<td class="label">Data Arrival Time:</td>
<td>13.914</td>
</tr>
<tr>
<td class="label">Data Required Time:</td>
<td>10.793</td>
</tr>
<tr>
<td class="label">Number of Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Starting Point:</td>
<td>core/mem_addr_27_s0</td>
</tr>
<tr>
<td class="label">Ending Point:</td>
<td>core/is_alu_reg_imm_s0</td>
</tr>
<tr>
<td class="label">The Start Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
<tr>
<td class="label">The End Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
</table><br/><br/>
<table class="summary_table">
<tr>
<th>Instance/Net Name</th>
<th>Type</th>
<th>Pin Name</th>
<th>Pin Dir</th>
<th>Delay</th>
<th>Arrival Time</th>
<th>Fanout</th>
</tr>
<tr>
<td>clk_in_ibuf</td>
<td>IBUF</td>
<td>I</td>
<td>In</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
</tr>
<tr>
<td>clk_in_ibuf</td>
<td>IBUF</td>
<td>O</td>
<td>Out</td>
<td>0.683</td>
<td>0.683</td>
<td>-</td>
</tr>
<tr>
<td>clk_in_d</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.180</td>
<td>-</td>
<td>3335</td>
</tr>
<tr>
<td>\core/mem_addr_27_s0 </td>
<td>DFFE</td>
<td>CLK</td>
<td>In</td>
<td>-</td>
<td>0.863</td>
<td>-</td>
</tr>
<tr>
<td>\core/mem_addr_27_s0 </td>
<td>DFFE</td>
<td>Q</td>
<td>Out</td>
<td>0.232</td>
<td>1.095</td>
<td>-</td>
</tr>
<tr>
<td>mem_addr[27]</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>6</td>
</tr>
<tr>
<td>itcm_valid_s3</td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>1.332</td>
<td>-</td>
</tr>
<tr>
<td>itcm_valid_s3</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>1.887</td>
<td>-</td>
</tr>
<tr>
<td>itcm_valid_7</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>20</td>
</tr>
<tr>
<td>\u_dm/u_dm2dtm_cdc_tx/vld_set_s1 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>2.124</td>
<td>-</td>
</tr>
<tr>
<td>\u_dm/u_dm2dtm_cdc_tx/vld_set_s1 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>2.679</td>
<td>-</td>
</tr>
<tr>
<td>vld_set_4</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>12</td>
</tr>
<tr>
<td>\u_dm/u_dm2dtm_cdc_tx/vld_set_s0 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>2.916</td>
<td>-</td>
</tr>
<tr>
<td>\u_dm/u_dm2dtm_cdc_tx/vld_set_s0 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>3.471</td>
<td>-</td>
</tr>
<tr>
<td>vld_set</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>40</td>
</tr>
<tr>
<td>\u_dm/ram_addr_2_s2 </td>
<td>LUT4</td>
<td>I3</td>
<td>In</td>
<td>-</td>
<td>3.708</td>
<td>-</td>
</tr>
<tr>
<td>\u_dm/ram_addr_2_s2 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.371</td>
<td>4.079</td>
<td>-</td>
</tr>
<tr>
<td>ram_addr_2</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>70</td>
</tr>
<tr>
<td>\u_dm/ram_addr_0_s0 </td>
<td>LUT3</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>4.316</td>
<td>-</td>
</tr>
<tr>
<td>\u_dm/ram_addr_0_s0 </td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>0.453</td>
<td>4.769</td>
<td>-</td>
</tr>
<tr>
<td>ram_addr[0]</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>103</td>
</tr>
<tr>
<td>\u_dm/u_s_debug_ram/ram_dout_5_s28 </td>
<td>LUT3</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>5.006</td>
<td>-</td>
</tr>
<tr>
<td>\u_dm/u_s_debug_ram/ram_dout_5_s28 </td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>0.453</td>
<td>5.459</td>
<td>-</td>
</tr>
<tr>
<td>ram_dout_5</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_dm/u_s_debug_ram/ram_dout_5_s26 </td>
<td>MUX2_LUT5</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>5.696</td>
<td>-</td>
</tr>
<tr>
<td>\u_dm/u_s_debug_ram/ram_dout_5_s26 </td>
<td>MUX2_LUT5</td>
<td>O</td>
<td>Out</td>
<td>0.103</td>
<td>5.799</td>
<td>-</td>
</tr>
<tr>
<td>ram_dout_5</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_dm/u_s_debug_ram/ram_dout_5_s22 </td>
<td>MUX2_LUT6</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>6.036</td>
<td>-</td>
</tr>
<tr>
<td>\u_dm/u_s_debug_ram/ram_dout_5_s22 </td>
<td>MUX2_LUT6</td>
<td>O</td>
<td>Out</td>
<td>0.103</td>
<td>6.139</td>
<td>-</td>
</tr>
<tr>
<td>ram_dout[5]</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>\core/mem_rdata_latched_21_s15 </td>
<td>LUT3</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>6.376</td>
<td>-</td>
</tr>
<tr>
<td>\core/mem_rdata_latched_21_s15 </td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>0.453</td>
<td>6.829</td>
<td>-</td>
</tr>
<tr>
<td>mem_rdata_latched_21</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\core/mem_rdata_latched_21_s10 </td>
<td>LUT4</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>7.066</td>
<td>-</td>
</tr>
<tr>
<td>\core/mem_rdata_latched_21_s10 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.517</td>
<td>7.583</td>
<td>-</td>
</tr>
<tr>
<td>mem_rdata_latched_21</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\core/mem_rdata_latched_21_s4 </td>
<td>LUT4</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>7.820</td>
<td>-</td>
</tr>
<tr>
<td>\core/mem_rdata_latched_21_s4 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.453</td>
<td>8.273</td>
<td>-</td>
</tr>
<tr>
<td>mem_rdata_latched_21</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\core/mem_rdata_latched_21_s2 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>8.510</td>
<td>-</td>
</tr>
<tr>
<td>\core/mem_rdata_latched_21_s2 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>9.065</td>
<td>-</td>
</tr>
<tr>
<td>mem_rdata_latched_21</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>3</td>
</tr>
<tr>
<td>\core/mem_rdata_latched_5_s3 </td>
<td>LUT2</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>9.302</td>
<td>-</td>
</tr>
<tr>
<td>\core/mem_rdata_latched_5_s3 </td>
<td>LUT2</td>
<td>F</td>
<td>Out</td>
<td>0.517</td>
<td>9.819</td>
<td>-</td>
</tr>
<tr>
<td>mem_rdata_latched_5</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\core/mem_rdata_latched_5_s1 </td>
<td>LUT4</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>10.056</td>
<td>-</td>
</tr>
<tr>
<td>\core/mem_rdata_latched_5_s1 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.453</td>
<td>10.509</td>
<td>-</td>
</tr>
<tr>
<td>mem_rdata_latched[5]</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>25</td>
</tr>
<tr>
<td>\core/n5767_s6 </td>
<td>LUT3</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>10.746</td>
<td>-</td>
</tr>
<tr>
<td>\core/n5767_s6 </td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>11.301</td>
<td>-</td>
</tr>
<tr>
<td>n5767_9</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>10</td>
</tr>
<tr>
<td>\core/n2210_s8 </td>
<td>LUT3</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>11.538</td>
<td>-</td>
</tr>
<tr>
<td>\core/n2210_s8 </td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>12.093</td>
<td>-</td>
</tr>
<tr>
<td>n2210_11</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>4</td>
</tr>
<tr>
<td>\core/n5765_s2 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>12.330</td>
<td>-</td>
</tr>
<tr>
<td>\core/n5765_s2 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>12.885</td>
<td>-</td>
</tr>
<tr>
<td>n5765_5</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\core/n5765_s0 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>13.122</td>
<td>-</td>
</tr>
<tr>
<td>\core/n5765_s0 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>13.677</td>
<td>-</td>
</tr>
<tr>
<td>n5765_3</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\core/is_alu_reg_imm_s0 </td>
<td>DFFE</td>
<td>D</td>
<td>In</td>
<td>-</td>
<td>13.914</td>
<td>-</td>
</tr>
</table><br/>
<b>Total Path Delay: </b>13.914<br/>
<b>Logic Delay: </b>9.231(66.3%)<br/>
<b>Route Delay: </b>4.683(33.7%)<br/>
<br/><br/>
<b>Path information for path number&nbsp</b>2&nbsp:&nbsp<br/>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">    Slack(non-critical):</td>
<td>-3.083</td>
</tr>
<tr>
<td class="label">Data Arrival Time:</td>
<td>13.876</td>
</tr>
<tr>
<td class="label">Data Required Time:</td>
<td>10.793</td>
</tr>
<tr>
<td class="label">Number of Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Starting Point:</td>
<td>core/mem_addr_27_s0</td>
</tr>
<tr>
<td class="label">Ending Point:</td>
<td>core/decoded_rd_4_s0</td>
</tr>
<tr>
<td class="label">The Start Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
<tr>
<td class="label">The End Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
</table><br/><br/>
<table class="summary_table">
<tr>
<th>Instance/Net Name</th>
<th>Type</th>
<th>Pin Name</th>
<th>Pin Dir</th>
<th>Delay</th>
<th>Arrival Time</th>
<th>Fanout</th>
</tr>
<tr>
<td>clk_in_ibuf</td>
<td>IBUF</td>
<td>I</td>
<td>In</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
</tr>
<tr>
<td>clk_in_ibuf</td>
<td>IBUF</td>
<td>O</td>
<td>Out</td>
<td>0.683</td>
<td>0.683</td>
<td>-</td>
</tr>
<tr>
<td>clk_in_d</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.180</td>
<td>-</td>
<td>3335</td>
</tr>
<tr>
<td>\core/mem_addr_27_s0 </td>
<td>DFFE</td>
<td>CLK</td>
<td>In</td>
<td>-</td>
<td>0.863</td>
<td>-</td>
</tr>
<tr>
<td>\core/mem_addr_27_s0 </td>
<td>DFFE</td>
<td>Q</td>
<td>Out</td>
<td>0.232</td>
<td>1.095</td>
<td>-</td>
</tr>
<tr>
<td>mem_addr[27]</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>6</td>
</tr>
<tr>
<td>itcm_valid_s3</td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>1.332</td>
<td>-</td>
</tr>
<tr>
<td>itcm_valid_s3</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>1.887</td>
<td>-</td>
</tr>
<tr>
<td>itcm_valid_7</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>20</td>
</tr>
<tr>
<td>\u_dm/u_dm2dtm_cdc_tx/vld_set_s1 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>2.124</td>
<td>-</td>
</tr>
<tr>
<td>\u_dm/u_dm2dtm_cdc_tx/vld_set_s1 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>2.679</td>
<td>-</td>
</tr>
<tr>
<td>vld_set_4</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>12</td>
</tr>
<tr>
<td>\u_dm/u_dm2dtm_cdc_tx/vld_set_s0 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>2.916</td>
<td>-</td>
</tr>
<tr>
<td>\u_dm/u_dm2dtm_cdc_tx/vld_set_s0 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>3.471</td>
<td>-</td>
</tr>
<tr>
<td>vld_set</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>40</td>
</tr>
<tr>
<td>\u_dm/ram_addr_2_s2 </td>
<td>LUT4</td>
<td>I3</td>
<td>In</td>
<td>-</td>
<td>3.708</td>
<td>-</td>
</tr>
<tr>
<td>\u_dm/ram_addr_2_s2 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.371</td>
<td>4.079</td>
<td>-</td>
</tr>
<tr>
<td>ram_addr_2</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>70</td>
</tr>
<tr>
<td>\u_dm/ram_addr_0_s0 </td>
<td>LUT3</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>4.316</td>
<td>-</td>
</tr>
<tr>
<td>\u_dm/ram_addr_0_s0 </td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>0.453</td>
<td>4.769</td>
<td>-</td>
</tr>
<tr>
<td>ram_addr[0]</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>103</td>
</tr>
<tr>
<td>\u_dm/u_s_debug_ram/ram_dout_3_s30 </td>
<td>LUT3</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>5.006</td>
<td>-</td>
</tr>
<tr>
<td>\u_dm/u_s_debug_ram/ram_dout_3_s30 </td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>0.453</td>
<td>5.459</td>
<td>-</td>
</tr>
<tr>
<td>ram_dout_3</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_dm/u_s_debug_ram/ram_dout_3_s27 </td>
<td>MUX2_LUT5</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>5.696</td>
<td>-</td>
</tr>
<tr>
<td>\u_dm/u_s_debug_ram/ram_dout_3_s27 </td>
<td>MUX2_LUT5</td>
<td>O</td>
<td>Out</td>
<td>0.103</td>
<td>5.799</td>
<td>-</td>
</tr>
<tr>
<td>ram_dout_3</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_dm/u_s_debug_ram/ram_dout_3_s22 </td>
<td>MUX2_LUT6</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>6.036</td>
<td>-</td>
</tr>
<tr>
<td>\u_dm/u_s_debug_ram/ram_dout_3_s22 </td>
<td>MUX2_LUT6</td>
<td>O</td>
<td>Out</td>
<td>0.103</td>
<td>6.139</td>
<td>-</td>
</tr>
<tr>
<td>ram_dout[3]</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>\core/mem_rdata_latched_3_s17 </td>
<td>LUT3</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>6.376</td>
<td>-</td>
</tr>
<tr>
<td>\core/mem_rdata_latched_3_s17 </td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>0.453</td>
<td>6.829</td>
<td>-</td>
</tr>
<tr>
<td>mem_rdata_latched_3</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\core/mem_rdata_latched_3_s13 </td>
<td>LUT4</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>7.066</td>
<td>-</td>
</tr>
<tr>
<td>\core/mem_rdata_latched_3_s13 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.517</td>
<td>7.583</td>
<td>-</td>
</tr>
<tr>
<td>mem_rdata_latched_3</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\core/mem_rdata_latched_3_s7 </td>
<td>LUT4</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>7.820</td>
<td>-</td>
</tr>
<tr>
<td>\core/mem_rdata_latched_3_s7 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.453</td>
<td>8.273</td>
<td>-</td>
</tr>
<tr>
<td>mem_rdata_latched_3</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\core/mem_rdata_latched_3_s4 </td>
<td>LUT4</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>8.510</td>
<td>-</td>
</tr>
<tr>
<td>\core/mem_rdata_latched_3_s4 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.453</td>
<td>8.963</td>
<td>-</td>
</tr>
<tr>
<td>mem_rdata_latched_3</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>3</td>
</tr>
<tr>
<td>\core/mem_rdata_latched_3_s3 </td>
<td>LUT4</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>9.200</td>
<td>-</td>
</tr>
<tr>
<td>\core/mem_rdata_latched_3_s3 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.517</td>
<td>9.717</td>
<td>-</td>
</tr>
<tr>
<td>mem_rdata_latched_3</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\core/mem_rdata_latched_3_s1 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>9.954</td>
<td>-</td>
</tr>
<tr>
<td>\core/mem_rdata_latched_3_s1 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>10.509</td>
<td>-</td>
</tr>
<tr>
<td>mem_rdata_latched[3]</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>15</td>
</tr>
<tr>
<td>\core/n5376_s3 </td>
<td>LUT3</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>10.746</td>
<td>-</td>
</tr>
<tr>
<td>\core/n5376_s3 </td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>0.517</td>
<td>11.263</td>
<td>-</td>
</tr>
<tr>
<td>n5376_6</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>9</td>
</tr>
<tr>
<td>\core/n5706_s6 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>11.500</td>
<td>-</td>
</tr>
<tr>
<td>\core/n5706_s6 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>12.055</td>
<td>-</td>
</tr>
<tr>
<td>n5706_10</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>\core/n5706_s2 </td>
<td>LUT3</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>12.292</td>
<td>-</td>
</tr>
<tr>
<td>\core/n5706_s2 </td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>12.847</td>
<td>-</td>
</tr>
<tr>
<td>n5706_5</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\core/n5706_s7 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>13.084</td>
<td>-</td>
</tr>
<tr>
<td>\core/n5706_s7 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>13.639</td>
<td>-</td>
</tr>
<tr>
<td>n5706_12</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\core/decoded_rd_4_s0 </td>
<td>DFFE</td>
<td>D</td>
<td>In</td>
<td>-</td>
<td>13.876</td>
<td>-</td>
</tr>
</table><br/>
<b>Total Path Delay: </b>13.876<br/>
<b>Logic Delay: </b>9.193(66.2%)<br/>
<b>Route Delay: </b>4.683(33.8%)<br/>
<br/><br/>
<b>Path information for path number&nbsp</b>3&nbsp:&nbsp<br/>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">    Slack(non-critical):</td>
<td>-3.083</td>
</tr>
<tr>
<td class="label">Data Arrival Time:</td>
<td>13.876</td>
</tr>
<tr>
<td class="label">Data Required Time:</td>
<td>10.793</td>
</tr>
<tr>
<td class="label">Number of Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Starting Point:</td>
<td>core/mem_addr_27_s0</td>
</tr>
<tr>
<td class="label">Ending Point:</td>
<td>core/mem_rdata_q_21_s0</td>
</tr>
<tr>
<td class="label">The Start Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
<tr>
<td class="label">The End Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
</table><br/><br/>
<table class="summary_table">
<tr>
<th>Instance/Net Name</th>
<th>Type</th>
<th>Pin Name</th>
<th>Pin Dir</th>
<th>Delay</th>
<th>Arrival Time</th>
<th>Fanout</th>
</tr>
<tr>
<td>clk_in_ibuf</td>
<td>IBUF</td>
<td>I</td>
<td>In</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
</tr>
<tr>
<td>clk_in_ibuf</td>
<td>IBUF</td>
<td>O</td>
<td>Out</td>
<td>0.683</td>
<td>0.683</td>
<td>-</td>
</tr>
<tr>
<td>clk_in_d</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.180</td>
<td>-</td>
<td>3335</td>
</tr>
<tr>
<td>\core/mem_addr_27_s0 </td>
<td>DFFE</td>
<td>CLK</td>
<td>In</td>
<td>-</td>
<td>0.863</td>
<td>-</td>
</tr>
<tr>
<td>\core/mem_addr_27_s0 </td>
<td>DFFE</td>
<td>Q</td>
<td>Out</td>
<td>0.232</td>
<td>1.095</td>
<td>-</td>
</tr>
<tr>
<td>mem_addr[27]</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>6</td>
</tr>
<tr>
<td>itcm_valid_s3</td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>1.332</td>
<td>-</td>
</tr>
<tr>
<td>itcm_valid_s3</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>1.887</td>
<td>-</td>
</tr>
<tr>
<td>itcm_valid_7</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>20</td>
</tr>
<tr>
<td>\u_dm/u_dm2dtm_cdc_tx/vld_set_s1 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>2.124</td>
<td>-</td>
</tr>
<tr>
<td>\u_dm/u_dm2dtm_cdc_tx/vld_set_s1 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>2.679</td>
<td>-</td>
</tr>
<tr>
<td>vld_set_4</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>12</td>
</tr>
<tr>
<td>\u_dm/u_dm2dtm_cdc_tx/vld_set_s0 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>2.916</td>
<td>-</td>
</tr>
<tr>
<td>\u_dm/u_dm2dtm_cdc_tx/vld_set_s0 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>3.471</td>
<td>-</td>
</tr>
<tr>
<td>vld_set</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>40</td>
</tr>
<tr>
<td>\u_dm/ram_addr_2_s2 </td>
<td>LUT4</td>
<td>I3</td>
<td>In</td>
<td>-</td>
<td>3.708</td>
<td>-</td>
</tr>
<tr>
<td>\u_dm/ram_addr_2_s2 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.371</td>
<td>4.079</td>
<td>-</td>
</tr>
<tr>
<td>ram_addr_2</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>70</td>
</tr>
<tr>
<td>\u_dm/ram_addr_0_s0 </td>
<td>LUT3</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>4.316</td>
<td>-</td>
</tr>
<tr>
<td>\u_dm/ram_addr_0_s0 </td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>0.453</td>
<td>4.769</td>
<td>-</td>
</tr>
<tr>
<td>ram_addr[0]</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>103</td>
</tr>
<tr>
<td>\u_dm/u_s_debug_ram/ram_dout_3_s28 </td>
<td>LUT3</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>5.006</td>
<td>-</td>
</tr>
<tr>
<td>\u_dm/u_s_debug_ram/ram_dout_3_s28 </td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>0.453</td>
<td>5.459</td>
<td>-</td>
</tr>
<tr>
<td>ram_dout_3</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_dm/u_s_debug_ram/ram_dout_3_s26 </td>
<td>MUX2_LUT5</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>5.696</td>
<td>-</td>
</tr>
<tr>
<td>\u_dm/u_s_debug_ram/ram_dout_3_s26 </td>
<td>MUX2_LUT5</td>
<td>O</td>
<td>Out</td>
<td>0.103</td>
<td>5.799</td>
<td>-</td>
</tr>
<tr>
<td>ram_dout_3</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_dm/u_s_debug_ram/ram_dout_3_s22 </td>
<td>MUX2_LUT6</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>6.036</td>
<td>-</td>
</tr>
<tr>
<td>\u_dm/u_s_debug_ram/ram_dout_3_s22 </td>
<td>MUX2_LUT6</td>
<td>O</td>
<td>Out</td>
<td>0.103</td>
<td>6.139</td>
<td>-</td>
</tr>
<tr>
<td>ram_dout[3]</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>\core/mem_rdata_latched_3_s17 </td>
<td>LUT3</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>6.376</td>
<td>-</td>
</tr>
<tr>
<td>\core/mem_rdata_latched_3_s17 </td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>0.453</td>
<td>6.829</td>
<td>-</td>
</tr>
<tr>
<td>mem_rdata_latched_3</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\core/mem_rdata_latched_3_s13 </td>
<td>LUT4</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>7.066</td>
<td>-</td>
</tr>
<tr>
<td>\core/mem_rdata_latched_3_s13 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.517</td>
<td>7.583</td>
<td>-</td>
</tr>
<tr>
<td>mem_rdata_latched_3</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\core/mem_rdata_latched_3_s7 </td>
<td>LUT4</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>7.820</td>
<td>-</td>
</tr>
<tr>
<td>\core/mem_rdata_latched_3_s7 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.453</td>
<td>8.273</td>
<td>-</td>
</tr>
<tr>
<td>mem_rdata_latched_3</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\core/mem_rdata_latched_3_s4 </td>
<td>LUT4</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>8.510</td>
<td>-</td>
</tr>
<tr>
<td>\core/mem_rdata_latched_3_s4 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.453</td>
<td>8.963</td>
<td>-</td>
</tr>
<tr>
<td>mem_rdata_latched_3</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>3</td>
</tr>
<tr>
<td>\core/mem_rdata_latched_3_s3 </td>
<td>LUT4</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>9.200</td>
<td>-</td>
</tr>
<tr>
<td>\core/mem_rdata_latched_3_s3 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.517</td>
<td>9.717</td>
<td>-</td>
</tr>
<tr>
<td>mem_rdata_latched_3</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\core/mem_rdata_latched_3_s1 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>9.954</td>
<td>-</td>
</tr>
<tr>
<td>\core/mem_rdata_latched_3_s1 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>10.509</td>
<td>-</td>
</tr>
<tr>
<td>mem_rdata_latched[3]</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>15</td>
</tr>
<tr>
<td>\core/n5376_s3 </td>
<td>LUT3</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>10.746</td>
<td>-</td>
</tr>
<tr>
<td>\core/n5376_s3 </td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>0.517</td>
<td>11.263</td>
<td>-</td>
</tr>
<tr>
<td>n5376_6</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>9</td>
</tr>
<tr>
<td>\core/n2211_s11 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>11.500</td>
<td>-</td>
</tr>
<tr>
<td>\core/n2211_s11 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>12.055</td>
<td>-</td>
</tr>
<tr>
<td>n2211_14</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>5</td>
</tr>
<tr>
<td>\core/n2213_s2 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>12.292</td>
<td>-</td>
</tr>
<tr>
<td>\core/n2213_s2 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>12.847</td>
<td>-</td>
</tr>
<tr>
<td>n2213_5</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\core/n2213_s0 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>13.084</td>
<td>-</td>
</tr>
<tr>
<td>\core/n2213_s0 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>13.639</td>
<td>-</td>
</tr>
<tr>
<td>n2213_3</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\core/mem_rdata_q_21_s0 </td>
<td>DFF</td>
<td>D</td>
<td>In</td>
<td>-</td>
<td>13.876</td>
<td>-</td>
</tr>
</table><br/>
<b>Total Path Delay: </b>13.876<br/>
<b>Logic Delay: </b>9.193(66.2%)<br/>
<b>Route Delay: </b>4.683(33.8%)<br/>
<br/><br/>
<b>Path information for path number&nbsp</b>4&nbsp:&nbsp<br/>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">    Slack(non-critical):</td>
<td>-3.083</td>
</tr>
<tr>
<td class="label">Data Arrival Time:</td>
<td>13.876</td>
</tr>
<tr>
<td class="label">Data Required Time:</td>
<td>10.793</td>
</tr>
<tr>
<td class="label">Number of Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Starting Point:</td>
<td>core/mem_addr_27_s0</td>
</tr>
<tr>
<td class="label">Ending Point:</td>
<td>core/mem_rdata_q_20_s0</td>
</tr>
<tr>
<td class="label">The Start Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
<tr>
<td class="label">The End Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
</table><br/><br/>
<table class="summary_table">
<tr>
<th>Instance/Net Name</th>
<th>Type</th>
<th>Pin Name</th>
<th>Pin Dir</th>
<th>Delay</th>
<th>Arrival Time</th>
<th>Fanout</th>
</tr>
<tr>
<td>clk_in_ibuf</td>
<td>IBUF</td>
<td>I</td>
<td>In</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
</tr>
<tr>
<td>clk_in_ibuf</td>
<td>IBUF</td>
<td>O</td>
<td>Out</td>
<td>0.683</td>
<td>0.683</td>
<td>-</td>
</tr>
<tr>
<td>clk_in_d</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.180</td>
<td>-</td>
<td>3335</td>
</tr>
<tr>
<td>\core/mem_addr_27_s0 </td>
<td>DFFE</td>
<td>CLK</td>
<td>In</td>
<td>-</td>
<td>0.863</td>
<td>-</td>
</tr>
<tr>
<td>\core/mem_addr_27_s0 </td>
<td>DFFE</td>
<td>Q</td>
<td>Out</td>
<td>0.232</td>
<td>1.095</td>
<td>-</td>
</tr>
<tr>
<td>mem_addr[27]</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>6</td>
</tr>
<tr>
<td>itcm_valid_s3</td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>1.332</td>
<td>-</td>
</tr>
<tr>
<td>itcm_valid_s3</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>1.887</td>
<td>-</td>
</tr>
<tr>
<td>itcm_valid_7</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>20</td>
</tr>
<tr>
<td>\u_dm/u_dm2dtm_cdc_tx/vld_set_s1 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>2.124</td>
<td>-</td>
</tr>
<tr>
<td>\u_dm/u_dm2dtm_cdc_tx/vld_set_s1 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>2.679</td>
<td>-</td>
</tr>
<tr>
<td>vld_set_4</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>12</td>
</tr>
<tr>
<td>\u_dm/u_dm2dtm_cdc_tx/vld_set_s0 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>2.916</td>
<td>-</td>
</tr>
<tr>
<td>\u_dm/u_dm2dtm_cdc_tx/vld_set_s0 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>3.471</td>
<td>-</td>
</tr>
<tr>
<td>vld_set</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>40</td>
</tr>
<tr>
<td>\u_dm/ram_addr_2_s2 </td>
<td>LUT4</td>
<td>I3</td>
<td>In</td>
<td>-</td>
<td>3.708</td>
<td>-</td>
</tr>
<tr>
<td>\u_dm/ram_addr_2_s2 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.371</td>
<td>4.079</td>
<td>-</td>
</tr>
<tr>
<td>ram_addr_2</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>70</td>
</tr>
<tr>
<td>\u_dm/ram_addr_0_s0 </td>
<td>LUT3</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>4.316</td>
<td>-</td>
</tr>
<tr>
<td>\u_dm/ram_addr_0_s0 </td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>0.453</td>
<td>4.769</td>
<td>-</td>
</tr>
<tr>
<td>ram_addr[0]</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>103</td>
</tr>
<tr>
<td>\u_dm/u_s_debug_ram/ram_dout_3_s28 </td>
<td>LUT3</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>5.006</td>
<td>-</td>
</tr>
<tr>
<td>\u_dm/u_s_debug_ram/ram_dout_3_s28 </td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>0.453</td>
<td>5.459</td>
<td>-</td>
</tr>
<tr>
<td>ram_dout_3</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_dm/u_s_debug_ram/ram_dout_3_s26 </td>
<td>MUX2_LUT5</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>5.696</td>
<td>-</td>
</tr>
<tr>
<td>\u_dm/u_s_debug_ram/ram_dout_3_s26 </td>
<td>MUX2_LUT5</td>
<td>O</td>
<td>Out</td>
<td>0.103</td>
<td>5.799</td>
<td>-</td>
</tr>
<tr>
<td>ram_dout_3</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_dm/u_s_debug_ram/ram_dout_3_s22 </td>
<td>MUX2_LUT6</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>6.036</td>
<td>-</td>
</tr>
<tr>
<td>\u_dm/u_s_debug_ram/ram_dout_3_s22 </td>
<td>MUX2_LUT6</td>
<td>O</td>
<td>Out</td>
<td>0.103</td>
<td>6.139</td>
<td>-</td>
</tr>
<tr>
<td>ram_dout[3]</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>\core/mem_rdata_latched_3_s17 </td>
<td>LUT3</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>6.376</td>
<td>-</td>
</tr>
<tr>
<td>\core/mem_rdata_latched_3_s17 </td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>0.453</td>
<td>6.829</td>
<td>-</td>
</tr>
<tr>
<td>mem_rdata_latched_3</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\core/mem_rdata_latched_3_s13 </td>
<td>LUT4</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>7.066</td>
<td>-</td>
</tr>
<tr>
<td>\core/mem_rdata_latched_3_s13 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.517</td>
<td>7.583</td>
<td>-</td>
</tr>
<tr>
<td>mem_rdata_latched_3</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\core/mem_rdata_latched_3_s7 </td>
<td>LUT4</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>7.820</td>
<td>-</td>
</tr>
<tr>
<td>\core/mem_rdata_latched_3_s7 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.453</td>
<td>8.273</td>
<td>-</td>
</tr>
<tr>
<td>mem_rdata_latched_3</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\core/mem_rdata_latched_3_s4 </td>
<td>LUT4</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>8.510</td>
<td>-</td>
</tr>
<tr>
<td>\core/mem_rdata_latched_3_s4 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.453</td>
<td>8.963</td>
<td>-</td>
</tr>
<tr>
<td>mem_rdata_latched_3</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>3</td>
</tr>
<tr>
<td>\core/mem_rdata_latched_3_s3 </td>
<td>LUT4</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>9.200</td>
<td>-</td>
</tr>
<tr>
<td>\core/mem_rdata_latched_3_s3 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.517</td>
<td>9.717</td>
<td>-</td>
</tr>
<tr>
<td>mem_rdata_latched_3</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\core/mem_rdata_latched_3_s1 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>9.954</td>
<td>-</td>
</tr>
<tr>
<td>\core/mem_rdata_latched_3_s1 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>10.509</td>
<td>-</td>
</tr>
<tr>
<td>mem_rdata_latched[3]</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>15</td>
</tr>
<tr>
<td>\core/n5376_s3 </td>
<td>LUT3</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>10.746</td>
<td>-</td>
</tr>
<tr>
<td>\core/n5376_s3 </td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>0.517</td>
<td>11.263</td>
<td>-</td>
</tr>
<tr>
<td>n5376_6</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>9</td>
</tr>
<tr>
<td>\core/n2211_s11 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>11.500</td>
<td>-</td>
</tr>
<tr>
<td>\core/n2211_s11 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>12.055</td>
<td>-</td>
</tr>
<tr>
<td>n2211_14</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>5</td>
</tr>
<tr>
<td>\core/n2214_s1 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>12.292</td>
<td>-</td>
</tr>
<tr>
<td>\core/n2214_s1 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>12.847</td>
<td>-</td>
</tr>
<tr>
<td>n2214_4</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\core/n2214_s0 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>13.084</td>
<td>-</td>
</tr>
<tr>
<td>\core/n2214_s0 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>13.639</td>
<td>-</td>
</tr>
<tr>
<td>n2214_3</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\core/mem_rdata_q_20_s0 </td>
<td>DFF</td>
<td>D</td>
<td>In</td>
<td>-</td>
<td>13.876</td>
<td>-</td>
</tr>
</table><br/>
<b>Total Path Delay: </b>13.876<br/>
<b>Logic Delay: </b>9.193(66.2%)<br/>
<b>Route Delay: </b>4.683(33.8%)<br/>
<br/><br/>
<b>Path information for path number&nbsp</b>5&nbsp:&nbsp<br/>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">    Slack(non-critical):</td>
<td>-3.083</td>
</tr>
<tr>
<td class="label">Data Arrival Time:</td>
<td>13.876</td>
</tr>
<tr>
<td class="label">Data Required Time:</td>
<td>10.793</td>
</tr>
<tr>
<td class="label">Number of Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Starting Point:</td>
<td>core/mem_addr_27_s0</td>
</tr>
<tr>
<td class="label">Ending Point:</td>
<td>core/mem_rdata_q_29_s0</td>
</tr>
<tr>
<td class="label">The Start Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
<tr>
<td class="label">The End Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
</table><br/><br/>
<table class="summary_table">
<tr>
<th>Instance/Net Name</th>
<th>Type</th>
<th>Pin Name</th>
<th>Pin Dir</th>
<th>Delay</th>
<th>Arrival Time</th>
<th>Fanout</th>
</tr>
<tr>
<td>clk_in_ibuf</td>
<td>IBUF</td>
<td>I</td>
<td>In</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
</tr>
<tr>
<td>clk_in_ibuf</td>
<td>IBUF</td>
<td>O</td>
<td>Out</td>
<td>0.683</td>
<td>0.683</td>
<td>-</td>
</tr>
<tr>
<td>clk_in_d</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.180</td>
<td>-</td>
<td>3335</td>
</tr>
<tr>
<td>\core/mem_addr_27_s0 </td>
<td>DFFE</td>
<td>CLK</td>
<td>In</td>
<td>-</td>
<td>0.863</td>
<td>-</td>
</tr>
<tr>
<td>\core/mem_addr_27_s0 </td>
<td>DFFE</td>
<td>Q</td>
<td>Out</td>
<td>0.232</td>
<td>1.095</td>
<td>-</td>
</tr>
<tr>
<td>mem_addr[27]</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>6</td>
</tr>
<tr>
<td>itcm_valid_s3</td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>1.332</td>
<td>-</td>
</tr>
<tr>
<td>itcm_valid_s3</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>1.887</td>
<td>-</td>
</tr>
<tr>
<td>itcm_valid_7</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>20</td>
</tr>
<tr>
<td>\u_dm/u_dm2dtm_cdc_tx/vld_set_s1 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>2.124</td>
<td>-</td>
</tr>
<tr>
<td>\u_dm/u_dm2dtm_cdc_tx/vld_set_s1 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>2.679</td>
<td>-</td>
</tr>
<tr>
<td>vld_set_4</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>12</td>
</tr>
<tr>
<td>\u_dm/u_dm2dtm_cdc_tx/vld_set_s0 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>2.916</td>
<td>-</td>
</tr>
<tr>
<td>\u_dm/u_dm2dtm_cdc_tx/vld_set_s0 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>3.471</td>
<td>-</td>
</tr>
<tr>
<td>vld_set</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>40</td>
</tr>
<tr>
<td>\u_dm/ram_addr_2_s2 </td>
<td>LUT4</td>
<td>I3</td>
<td>In</td>
<td>-</td>
<td>3.708</td>
<td>-</td>
</tr>
<tr>
<td>\u_dm/ram_addr_2_s2 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.371</td>
<td>4.079</td>
<td>-</td>
</tr>
<tr>
<td>ram_addr_2</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>70</td>
</tr>
<tr>
<td>\u_dm/ram_addr_0_s0 </td>
<td>LUT3</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>4.316</td>
<td>-</td>
</tr>
<tr>
<td>\u_dm/ram_addr_0_s0 </td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>0.453</td>
<td>4.769</td>
<td>-</td>
</tr>
<tr>
<td>ram_addr[0]</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>103</td>
</tr>
<tr>
<td>\u_dm/u_s_debug_ram/ram_dout_5_s28 </td>
<td>LUT3</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>5.006</td>
<td>-</td>
</tr>
<tr>
<td>\u_dm/u_s_debug_ram/ram_dout_5_s28 </td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>0.453</td>
<td>5.459</td>
<td>-</td>
</tr>
<tr>
<td>ram_dout_5</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_dm/u_s_debug_ram/ram_dout_5_s26 </td>
<td>MUX2_LUT5</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>5.696</td>
<td>-</td>
</tr>
<tr>
<td>\u_dm/u_s_debug_ram/ram_dout_5_s26 </td>
<td>MUX2_LUT5</td>
<td>O</td>
<td>Out</td>
<td>0.103</td>
<td>5.799</td>
<td>-</td>
</tr>
<tr>
<td>ram_dout_5</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\u_dm/u_s_debug_ram/ram_dout_5_s22 </td>
<td>MUX2_LUT6</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>6.036</td>
<td>-</td>
</tr>
<tr>
<td>\u_dm/u_s_debug_ram/ram_dout_5_s22 </td>
<td>MUX2_LUT6</td>
<td>O</td>
<td>Out</td>
<td>0.103</td>
<td>6.139</td>
<td>-</td>
</tr>
<tr>
<td>ram_dout[5]</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>\core/mem_rdata_latched_21_s15 </td>
<td>LUT3</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>6.376</td>
<td>-</td>
</tr>
<tr>
<td>\core/mem_rdata_latched_21_s15 </td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>0.453</td>
<td>6.829</td>
<td>-</td>
</tr>
<tr>
<td>mem_rdata_latched_21</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\core/mem_rdata_latched_21_s10 </td>
<td>LUT4</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>7.066</td>
<td>-</td>
</tr>
<tr>
<td>\core/mem_rdata_latched_21_s10 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.517</td>
<td>7.583</td>
<td>-</td>
</tr>
<tr>
<td>mem_rdata_latched_21</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\core/mem_rdata_latched_21_s4 </td>
<td>LUT4</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>7.820</td>
<td>-</td>
</tr>
<tr>
<td>\core/mem_rdata_latched_21_s4 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.453</td>
<td>8.273</td>
<td>-</td>
</tr>
<tr>
<td>mem_rdata_latched_21</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\core/mem_rdata_latched_21_s2 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>8.510</td>
<td>-</td>
</tr>
<tr>
<td>\core/mem_rdata_latched_21_s2 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>9.065</td>
<td>-</td>
</tr>
<tr>
<td>mem_rdata_latched_21</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>3</td>
</tr>
<tr>
<td>\core/mem_rdata_latched_5_s3 </td>
<td>LUT2</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>9.302</td>
<td>-</td>
</tr>
<tr>
<td>\core/mem_rdata_latched_5_s3 </td>
<td>LUT2</td>
<td>F</td>
<td>Out</td>
<td>0.517</td>
<td>9.819</td>
<td>-</td>
</tr>
<tr>
<td>mem_rdata_latched_5</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\core/mem_rdata_latched_5_s1 </td>
<td>LUT4</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>10.056</td>
<td>-</td>
</tr>
<tr>
<td>\core/mem_rdata_latched_5_s1 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.453</td>
<td>10.509</td>
<td>-</td>
</tr>
<tr>
<td>mem_rdata_latched[5]</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>25</td>
</tr>
<tr>
<td>\core/n5767_s6 </td>
<td>LUT3</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>10.746</td>
<td>-</td>
</tr>
<tr>
<td>\core/n5767_s6 </td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>11.301</td>
<td>-</td>
</tr>
<tr>
<td>n5767_9</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>10</td>
</tr>
<tr>
<td>\core/n2203_s7 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>11.538</td>
<td>-</td>
</tr>
<tr>
<td>\core/n2203_s7 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>12.093</td>
<td>-</td>
</tr>
<tr>
<td>n2203_10</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>7</td>
</tr>
<tr>
<td>\core/n2205_s2 </td>
<td>LUT4</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>12.330</td>
<td>-</td>
</tr>
<tr>
<td>\core/n2205_s2 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.517</td>
<td>12.847</td>
<td>-</td>
</tr>
<tr>
<td>n2205_5</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\core/n2205_s0 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>13.084</td>
<td>-</td>
</tr>
<tr>
<td>\core/n2205_s0 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.555</td>
<td>13.639</td>
<td>-</td>
</tr>
<tr>
<td>n2205_3</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.237</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\core/mem_rdata_q_29_s0 </td>
<td>DFF</td>
<td>D</td>
<td>In</td>
<td>-</td>
<td>13.876</td>
<td>-</td>
</tr>
</table><br/>
<b>Total Path Delay: </b>13.876<br/>
<b>Logic Delay: </b>9.193(66.2%)<br/>
<b>Route Delay: </b>4.683(33.8%)<br/>
<br/><br/>
<h1><a name="summary">Summary</a></h1>
<table class="summary_table">
<tr>
<td class="label"><b>Total Warnings:</b></td> 
<td>43</td>
</tr>
<tr>
<td class="label"><b>Total Informations:</b></td> 
<td>113</td>
</tr>
</table><br/>
<b>Synthesis completed successfully!</b><br/>
Process took 0h:0m:44s realtime, 0h:0m:43s cputime
<br/>
Memory peak: 85.3MB
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
