*design* DebussyLib (btIdent Verdi3_K-2015.09-SP1-1)
Command arguments:
    +define+verilog
    -sv
    ../divide_by_three.v
    ../divide_by_three_tb.v

Highest level modules:
divide_by_three_tb


*Warning* port sizes differ (1 vs 2) in port connection (port vld_out)
"../divide_by_three_tb.v", 61: 
Total	0 error(s),   1 warning(s)
