# do project.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 18:15:14 on Jul 27,2016
# vlog -work work project.vo 
# -- Compiling module project
# 
# Top level modules:
# 	project
# End time: 18:15:15 on Jul 27,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 18:15:15 on Jul 27,2016
# vlog -work work Waveform1.vwf.vt 
# -- Compiling module project_vlg_vec_tst
# 
# Top level modules:
# 	project_vlg_vec_tst
# End time: 18:15:15 on Jul 27,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.project_vlg_vec_tst -voptargs=""+acc"" 
# Start time: 18:15:15 on Jul 27,2016
# Loading work.project_vlg_vec_tst
# Loading work.project
# Loading altera_ver.dffeas
# Loading sv_std.std
# Loading altera_lnsim_ver.generic_m10k
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.common_28nm_ram_block
# Loading altera_lnsim_ver.common_28nm_ram_register
# Loading altera_lnsim_ver.common_28nm_ram_pulse_generator
# Loading altera_lnsim_ver.altera_pll_reconfig_tasks
# Loading altera_lnsim_ver.generic_device_pll
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-3017) Waveform1.vwf.vt(39): [TFMPC] - Too few port connections. Expected 7, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /project_vlg_vec_tst/i1 File: project.vo
# ** Warning: (vsim-3722) Waveform1.vwf.vt(39): [TFMPC] - Missing connection for port 'altera_reserved_tms'.
# ** Warning: (vsim-3722) Waveform1.vwf.vt(39): [TFMPC] - Missing connection for port 'altera_reserved_tck'.
# ** Warning: (vsim-3722) Waveform1.vwf.vt(39): [TFMPC] - Missing connection for port 'altera_reserved_tdi'.
# ** Warning: (vsim-3722) Waveform1.vwf.vt(39): [TFMPC] - Missing connection for port 'altera_reserved_tdo'.
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: (vsim-3017) project.vo(3987): [TFMPC] - Too few port connections. Expected 15, found 14.
#    Time: 0 ps  Iteration: 0  Instance: /project_vlg_vec_tst/i1/\inst2|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  File: nofile
# ** Warning: (vsim-3722) project.vo(3987): [TFMPC] - Missing connection for port 'pllen'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /project_vlg_vec_tst/i1/\inst2|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT /<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) project.vo(4014): [TFMPC] - Too few port connections. Expected 24, found 23.
#    Time: 0 ps  Iteration: 0  Instance: /project_vlg_vec_tst/i1/\inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  File: nofile
# ** Warning: (vsim-3722) project.vo(4014): [TFMPC] - Missing connection for port 'vsspl'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /project_vlg_vec_tst/i1/\inst2|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG /<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /project_vlg_vec_tst/i1/\inst2|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG /<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) project.vo(4234): [TFMPC] - Too few port connections. Expected 15, found 14.
#    Time: 0 ps  Iteration: 0  Instance: /project_vlg_vec_tst/i1/altera_internal_jtag File: nofile
# ** Warning: (vsim-3722) project.vo(4234): [TFMPC] - Missing connection for port 'ntrst'.
# ** Warning: Design size of 23075 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# 
# Warning: por to CB BFM is not connected, internal por is used.
# 
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (project_vlg_vec_tst.i1.\inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .<protected>.<protected>.<protected>.inst_pll_phase_0.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = project_vlg_vec_tst.i1.\inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .<protected>.<protected>.<protected>.inst_pll_phase_0.no_need_to_gen
# Info: reference_clock_frequency = 50.0 mhz
# Info: output_clock_frequency = 400.0 mhz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1250.000000
# Info: output_clock_low_period = 1250.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (project_vlg_vec_tst.i1.\inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .<protected>.<protected>.<protected>.inst_pll_phase_1.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = project_vlg_vec_tst.i1.\inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .<protected>.<protected>.<protected>.inst_pll_phase_1.no_need_to_gen
# Info: reference_clock_frequency = 50.0 mhz
# Info: output_clock_frequency = 400.0 mhz
# Info: phase_shift = 312 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1250.000000
# Info: output_clock_low_period = 1250.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (project_vlg_vec_tst.i1.\inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .<protected>.<protected>.<protected>.inst_pll_phase_2.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = project_vlg_vec_tst.i1.\inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .<protected>.<protected>.<protected>.inst_pll_phase_2.no_need_to_gen
# Info: reference_clock_frequency = 50.0 mhz
# Info: output_clock_frequency = 400.0 mhz
# Info: phase_shift = 624 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1250.000000
# Info: output_clock_low_period = 1250.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (project_vlg_vec_tst.i1.\inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .<protected>.<protected>.<protected>.inst_pll_phase_3.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = project_vlg_vec_tst.i1.\inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .<protected>.<protected>.<protected>.inst_pll_phase_3.no_need_to_gen
# Info: reference_clock_frequency = 50.0 mhz
# Info: output_clock_frequency = 400.0 mhz
# Info: phase_shift = 936 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1250.000000
# Info: output_clock_low_period = 1250.000000
# 
# Warning: por to CB BFM is not connected, internal por is used.
# 
# Info: hierarchical_name = project_vlg_vec_tst.i1.\inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .<protected>.<protected>.<protected>.inst_pll_phase_3.UI
# Warning: The frequency of the reference clock signal differs from the specified frequency (50.0 mhz).
# Info: hierarchical_name = project_vlg_vec_tst.i1.\inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .<protected>.<protected>.<protected>.inst_pll_phase_2.UI
# Warning: The frequency of the reference clock signal differs from the specified frequency (50.0 mhz).
# Info: hierarchical_name = project_vlg_vec_tst.i1.\inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .<protected>.<protected>.<protected>.inst_pll_phase_1.UI
# Warning: The frequency of the reference clock signal differs from the specified frequency (50.0 mhz).
# Info: hierarchical_name = project_vlg_vec_tst.i1.\inst2|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .<protected>.<protected>.<protected>.inst_pll_phase_0.UI
# Warning: The frequency of the reference clock signal differs from the specified frequency (50.0 mhz).
# ** Note: $finish    : Waveform1.vwf.vt(47)
#    Time: 1 us  Iteration: 0  Instance: /project_vlg_vec_tst
# End time: 18:15:45 on Jul 27,2016, Elapsed time: 0:00:30
# Errors: 0, Warnings: 17
