Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Fri Jun  2 15:50:03 2017
| Host         : ColeIdeapad running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ADDSUB_5BIT_timing_summary_routed.rpt -rpx ADDSUB_5BIT_timing_summary_routed.rpx
| Design       : ADDSUB_5BIT
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: SEG7/my_clk/tmp_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.612        0.000                      0                   64        0.338        0.000                      0                   64        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.612        0.000                      0                   64        0.338        0.000                      0                   64        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.612ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.338ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.612ns  (required time - arrival time)
  Source:                 SEG7/my_clk/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7/my_clk/div_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 1.076ns (22.017%)  route 3.811ns (77.983%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.621     5.142    SEG7/my_clk/CLK_in_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  SEG7/my_clk/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  SEG7/my_clk/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.681     6.279    SEG7/my_clk/div_cnt[16]
    SLICE_X63Y22         LUT4 (Prop_lut4_I3_O)        0.124     6.403 f  SEG7/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.304     6.707    SEG7/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X63Y21         LUT5 (Prop_lut5_I4_O)        0.124     6.831 f  SEG7/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.401     7.232    SEG7/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.356 f  SEG7/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.777     8.133    SEG7/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.257 f  SEG7/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.819     9.076    SEG7/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X63Y22         LUT2 (Prop_lut2_I1_O)        0.124     9.200 r  SEG7/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.830    10.029    SEG7/my_clk/tmp_clk
    SLICE_X62Y26         FDRE                                         r  SEG7/my_clk/div_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_in (IN)
                         net (fo=0)                   0.000    10.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504    14.845    SEG7/my_clk/CLK_in_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  SEG7/my_clk/div_cnt_reg[29]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y26         FDRE (Setup_fdre_C_R)       -0.429    14.641    SEG7/my_clk/div_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -10.029    
  -------------------------------------------------------------------
                         slack                                  4.612    

Slack (MET) :             4.612ns  (required time - arrival time)
  Source:                 SEG7/my_clk/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7/my_clk/div_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 1.076ns (22.017%)  route 3.811ns (77.983%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.621     5.142    SEG7/my_clk/CLK_in_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  SEG7/my_clk/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  SEG7/my_clk/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.681     6.279    SEG7/my_clk/div_cnt[16]
    SLICE_X63Y22         LUT4 (Prop_lut4_I3_O)        0.124     6.403 f  SEG7/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.304     6.707    SEG7/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X63Y21         LUT5 (Prop_lut5_I4_O)        0.124     6.831 f  SEG7/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.401     7.232    SEG7/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.356 f  SEG7/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.777     8.133    SEG7/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.257 f  SEG7/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.819     9.076    SEG7/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X63Y22         LUT2 (Prop_lut2_I1_O)        0.124     9.200 r  SEG7/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.830    10.029    SEG7/my_clk/tmp_clk
    SLICE_X62Y26         FDRE                                         r  SEG7/my_clk/div_cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_in (IN)
                         net (fo=0)                   0.000    10.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504    14.845    SEG7/my_clk/CLK_in_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  SEG7/my_clk/div_cnt_reg[30]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y26         FDRE (Setup_fdre_C_R)       -0.429    14.641    SEG7/my_clk/div_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -10.029    
  -------------------------------------------------------------------
                         slack                                  4.612    

Slack (MET) :             4.612ns  (required time - arrival time)
  Source:                 SEG7/my_clk/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7/my_clk/div_cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 1.076ns (22.017%)  route 3.811ns (77.983%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.621     5.142    SEG7/my_clk/CLK_in_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  SEG7/my_clk/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  SEG7/my_clk/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.681     6.279    SEG7/my_clk/div_cnt[16]
    SLICE_X63Y22         LUT4 (Prop_lut4_I3_O)        0.124     6.403 f  SEG7/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.304     6.707    SEG7/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X63Y21         LUT5 (Prop_lut5_I4_O)        0.124     6.831 f  SEG7/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.401     7.232    SEG7/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.356 f  SEG7/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.777     8.133    SEG7/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.257 f  SEG7/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.819     9.076    SEG7/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X63Y22         LUT2 (Prop_lut2_I1_O)        0.124     9.200 r  SEG7/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.830    10.029    SEG7/my_clk/tmp_clk
    SLICE_X62Y26         FDRE                                         r  SEG7/my_clk/div_cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_in (IN)
                         net (fo=0)                   0.000    10.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504    14.845    SEG7/my_clk/CLK_in_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  SEG7/my_clk/div_cnt_reg[31]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y26         FDRE (Setup_fdre_C_R)       -0.429    14.641    SEG7/my_clk/div_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -10.029    
  -------------------------------------------------------------------
                         slack                                  4.612    

Slack (MET) :             4.748ns  (required time - arrival time)
  Source:                 SEG7/my_clk/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7/my_clk/div_cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.749ns  (logic 1.076ns (22.659%)  route 3.673ns (77.341%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.621     5.142    SEG7/my_clk/CLK_in_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  SEG7/my_clk/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  SEG7/my_clk/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.681     6.279    SEG7/my_clk/div_cnt[16]
    SLICE_X63Y22         LUT4 (Prop_lut4_I3_O)        0.124     6.403 f  SEG7/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.304     6.707    SEG7/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X63Y21         LUT5 (Prop_lut5_I4_O)        0.124     6.831 f  SEG7/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.401     7.232    SEG7/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.356 f  SEG7/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.777     8.133    SEG7/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.257 f  SEG7/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.819     9.076    SEG7/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X63Y22         LUT2 (Prop_lut2_I1_O)        0.124     9.200 r  SEG7/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.691     9.891    SEG7/my_clk/tmp_clk
    SLICE_X62Y25         FDRE                                         r  SEG7/my_clk/div_cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_in (IN)
                         net (fo=0)                   0.000    10.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.502    14.843    SEG7/my_clk/CLK_in_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  SEG7/my_clk/div_cnt_reg[25]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y25         FDRE (Setup_fdre_C_R)       -0.429    14.639    SEG7/my_clk/div_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -9.891    
  -------------------------------------------------------------------
                         slack                                  4.748    

Slack (MET) :             4.748ns  (required time - arrival time)
  Source:                 SEG7/my_clk/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7/my_clk/div_cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.749ns  (logic 1.076ns (22.659%)  route 3.673ns (77.341%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.621     5.142    SEG7/my_clk/CLK_in_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  SEG7/my_clk/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  SEG7/my_clk/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.681     6.279    SEG7/my_clk/div_cnt[16]
    SLICE_X63Y22         LUT4 (Prop_lut4_I3_O)        0.124     6.403 f  SEG7/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.304     6.707    SEG7/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X63Y21         LUT5 (Prop_lut5_I4_O)        0.124     6.831 f  SEG7/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.401     7.232    SEG7/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.356 f  SEG7/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.777     8.133    SEG7/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.257 f  SEG7/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.819     9.076    SEG7/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X63Y22         LUT2 (Prop_lut2_I1_O)        0.124     9.200 r  SEG7/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.691     9.891    SEG7/my_clk/tmp_clk
    SLICE_X62Y25         FDRE                                         r  SEG7/my_clk/div_cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_in (IN)
                         net (fo=0)                   0.000    10.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.502    14.843    SEG7/my_clk/CLK_in_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  SEG7/my_clk/div_cnt_reg[26]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y25         FDRE (Setup_fdre_C_R)       -0.429    14.639    SEG7/my_clk/div_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -9.891    
  -------------------------------------------------------------------
                         slack                                  4.748    

Slack (MET) :             4.748ns  (required time - arrival time)
  Source:                 SEG7/my_clk/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7/my_clk/div_cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.749ns  (logic 1.076ns (22.659%)  route 3.673ns (77.341%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.621     5.142    SEG7/my_clk/CLK_in_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  SEG7/my_clk/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  SEG7/my_clk/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.681     6.279    SEG7/my_clk/div_cnt[16]
    SLICE_X63Y22         LUT4 (Prop_lut4_I3_O)        0.124     6.403 f  SEG7/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.304     6.707    SEG7/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X63Y21         LUT5 (Prop_lut5_I4_O)        0.124     6.831 f  SEG7/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.401     7.232    SEG7/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.356 f  SEG7/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.777     8.133    SEG7/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.257 f  SEG7/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.819     9.076    SEG7/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X63Y22         LUT2 (Prop_lut2_I1_O)        0.124     9.200 r  SEG7/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.691     9.891    SEG7/my_clk/tmp_clk
    SLICE_X62Y25         FDRE                                         r  SEG7/my_clk/div_cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_in (IN)
                         net (fo=0)                   0.000    10.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.502    14.843    SEG7/my_clk/CLK_in_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  SEG7/my_clk/div_cnt_reg[27]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y25         FDRE (Setup_fdre_C_R)       -0.429    14.639    SEG7/my_clk/div_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -9.891    
  -------------------------------------------------------------------
                         slack                                  4.748    

Slack (MET) :             4.748ns  (required time - arrival time)
  Source:                 SEG7/my_clk/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7/my_clk/div_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.749ns  (logic 1.076ns (22.659%)  route 3.673ns (77.341%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.621     5.142    SEG7/my_clk/CLK_in_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  SEG7/my_clk/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  SEG7/my_clk/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.681     6.279    SEG7/my_clk/div_cnt[16]
    SLICE_X63Y22         LUT4 (Prop_lut4_I3_O)        0.124     6.403 f  SEG7/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.304     6.707    SEG7/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X63Y21         LUT5 (Prop_lut5_I4_O)        0.124     6.831 f  SEG7/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.401     7.232    SEG7/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.356 f  SEG7/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.777     8.133    SEG7/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.257 f  SEG7/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.819     9.076    SEG7/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X63Y22         LUT2 (Prop_lut2_I1_O)        0.124     9.200 r  SEG7/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.691     9.891    SEG7/my_clk/tmp_clk
    SLICE_X62Y25         FDRE                                         r  SEG7/my_clk/div_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_in (IN)
                         net (fo=0)                   0.000    10.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.502    14.843    SEG7/my_clk/CLK_in_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  SEG7/my_clk/div_cnt_reg[28]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y25         FDRE (Setup_fdre_C_R)       -0.429    14.639    SEG7/my_clk/div_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -9.891    
  -------------------------------------------------------------------
                         slack                                  4.748    

Slack (MET) :             4.801ns  (required time - arrival time)
  Source:                 SEG7/my_clk/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7/my_clk/div_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.715ns  (logic 1.076ns (22.819%)  route 3.639ns (77.181%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.621     5.142    SEG7/my_clk/CLK_in_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  SEG7/my_clk/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  SEG7/my_clk/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.681     6.279    SEG7/my_clk/div_cnt[16]
    SLICE_X63Y22         LUT4 (Prop_lut4_I3_O)        0.124     6.403 f  SEG7/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.304     6.707    SEG7/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X63Y21         LUT5 (Prop_lut5_I4_O)        0.124     6.831 f  SEG7/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.401     7.232    SEG7/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.356 f  SEG7/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.777     8.133    SEG7/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.257 f  SEG7/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.819     9.076    SEG7/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X63Y22         LUT2 (Prop_lut2_I1_O)        0.124     9.200 r  SEG7/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.658     9.858    SEG7/my_clk/tmp_clk
    SLICE_X62Y19         FDRE                                         r  SEG7/my_clk/div_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_in (IN)
                         net (fo=0)                   0.000    10.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    SEG7/my_clk/CLK_in_IBUF_BUFG
    SLICE_X62Y19         FDRE                                         r  SEG7/my_clk/div_cnt_reg[1]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y19         FDRE (Setup_fdre_C_R)       -0.429    14.659    SEG7/my_clk/div_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.858    
  -------------------------------------------------------------------
                         slack                                  4.801    

Slack (MET) :             4.801ns  (required time - arrival time)
  Source:                 SEG7/my_clk/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7/my_clk/div_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.715ns  (logic 1.076ns (22.819%)  route 3.639ns (77.181%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.621     5.142    SEG7/my_clk/CLK_in_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  SEG7/my_clk/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  SEG7/my_clk/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.681     6.279    SEG7/my_clk/div_cnt[16]
    SLICE_X63Y22         LUT4 (Prop_lut4_I3_O)        0.124     6.403 f  SEG7/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.304     6.707    SEG7/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X63Y21         LUT5 (Prop_lut5_I4_O)        0.124     6.831 f  SEG7/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.401     7.232    SEG7/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.356 f  SEG7/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.777     8.133    SEG7/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.257 f  SEG7/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.819     9.076    SEG7/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X63Y22         LUT2 (Prop_lut2_I1_O)        0.124     9.200 r  SEG7/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.658     9.858    SEG7/my_clk/tmp_clk
    SLICE_X62Y19         FDRE                                         r  SEG7/my_clk/div_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_in (IN)
                         net (fo=0)                   0.000    10.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    SEG7/my_clk/CLK_in_IBUF_BUFG
    SLICE_X62Y19         FDRE                                         r  SEG7/my_clk/div_cnt_reg[2]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y19         FDRE (Setup_fdre_C_R)       -0.429    14.659    SEG7/my_clk/div_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.858    
  -------------------------------------------------------------------
                         slack                                  4.801    

Slack (MET) :             4.801ns  (required time - arrival time)
  Source:                 SEG7/my_clk/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7/my_clk/div_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.715ns  (logic 1.076ns (22.819%)  route 3.639ns (77.181%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.621     5.142    SEG7/my_clk/CLK_in_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  SEG7/my_clk/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  SEG7/my_clk/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.681     6.279    SEG7/my_clk/div_cnt[16]
    SLICE_X63Y22         LUT4 (Prop_lut4_I3_O)        0.124     6.403 f  SEG7/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.304     6.707    SEG7/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X63Y21         LUT5 (Prop_lut5_I4_O)        0.124     6.831 f  SEG7/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.401     7.232    SEG7/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.356 f  SEG7/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.777     8.133    SEG7/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.257 f  SEG7/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.819     9.076    SEG7/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X63Y22         LUT2 (Prop_lut2_I1_O)        0.124     9.200 r  SEG7/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.658     9.858    SEG7/my_clk/tmp_clk
    SLICE_X62Y19         FDRE                                         r  SEG7/my_clk/div_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_in (IN)
                         net (fo=0)                   0.000    10.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    SEG7/my_clk/CLK_in_IBUF_BUFG
    SLICE_X62Y19         FDRE                                         r  SEG7/my_clk/div_cnt_reg[3]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y19         FDRE (Setup_fdre_C_R)       -0.429    14.659    SEG7/my_clk/div_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.858    
  -------------------------------------------------------------------
                         slack                                  4.801    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 SEG7/my_clk/div_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7/my_clk/div_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.249ns (56.213%)  route 0.194ns (43.787%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.585     1.468    SEG7/my_clk/CLK_in_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  SEG7/my_clk/div_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  SEG7/my_clk/div_cnt_reg[12]/Q
                         net (fo=2, routed)           0.194     1.803    SEG7/my_clk/div_cnt[12]
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.911 r  SEG7/my_clk/div_cnt0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.911    SEG7/my_clk/data0[12]
    SLICE_X62Y21         FDRE                                         r  SEG7/my_clk/div_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.854     1.981    SEG7/my_clk/CLK_in_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  SEG7/my_clk/div_cnt_reg[12]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X62Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    SEG7/my_clk/div_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 SEG7/my_clk/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7/my_clk/div_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.249ns (56.213%)  route 0.194ns (43.787%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.585     1.468    SEG7/my_clk/CLK_in_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  SEG7/my_clk/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  SEG7/my_clk/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.194     1.803    SEG7/my_clk/div_cnt[16]
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.911 r  SEG7/my_clk/div_cnt0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.911    SEG7/my_clk/data0[16]
    SLICE_X62Y22         FDRE                                         r  SEG7/my_clk/div_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.853     1.980    SEG7/my_clk/CLK_in_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  SEG7/my_clk/div_cnt_reg[16]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X62Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    SEG7/my_clk/div_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 SEG7/my_clk/div_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7/my_clk/div_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.249ns (56.213%)  route 0.194ns (43.787%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.582     1.465    SEG7/my_clk/CLK_in_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  SEG7/my_clk/div_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  SEG7/my_clk/div_cnt_reg[24]/Q
                         net (fo=2, routed)           0.194     1.800    SEG7/my_clk/div_cnt[24]
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.908 r  SEG7/my_clk/div_cnt0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.908    SEG7/my_clk/data0[24]
    SLICE_X62Y24         FDRE                                         r  SEG7/my_clk/div_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.850     1.977    SEG7/my_clk/CLK_in_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  SEG7/my_clk/div_cnt_reg[24]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X62Y24         FDRE (Hold_fdre_C_D)         0.105     1.570    SEG7/my_clk/div_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 SEG7/my_clk/div_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7/my_clk/div_cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.249ns (56.213%)  route 0.194ns (43.787%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.582     1.465    SEG7/my_clk/CLK_in_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  SEG7/my_clk/div_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  SEG7/my_clk/div_cnt_reg[28]/Q
                         net (fo=2, routed)           0.194     1.800    SEG7/my_clk/div_cnt[28]
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.908 r  SEG7/my_clk/div_cnt0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.908    SEG7/my_clk/data0[28]
    SLICE_X62Y25         FDRE                                         r  SEG7/my_clk/div_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.850     1.977    SEG7/my_clk/CLK_in_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  SEG7/my_clk/div_cnt_reg[28]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X62Y25         FDRE (Hold_fdre_C_D)         0.105     1.570    SEG7/my_clk/div_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 SEG7/my_clk/div_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7/my_clk/div_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.256ns (57.792%)  route 0.187ns (42.208%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.587     1.470    SEG7/my_clk/CLK_in_IBUF_BUFG
    SLICE_X62Y19         FDRE                                         r  SEG7/my_clk/div_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  SEG7/my_clk/div_cnt_reg[1]/Q
                         net (fo=2, routed)           0.187     1.798    SEG7/my_clk/div_cnt[1]
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.913 r  SEG7/my_clk/div_cnt0_carry/O[0]
                         net (fo=1, routed)           0.000     1.913    SEG7/my_clk/data0[1]
    SLICE_X62Y19         FDRE                                         r  SEG7/my_clk/div_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.856     1.983    SEG7/my_clk/CLK_in_IBUF_BUFG
    SLICE_X62Y19         FDRE                                         r  SEG7/my_clk/div_cnt_reg[1]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X62Y19         FDRE (Hold_fdre_C_D)         0.105     1.575    SEG7/my_clk/div_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 SEG7/my_clk/div_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7/my_clk/div_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.249ns (56.082%)  route 0.195ns (43.918%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.583     1.466    SEG7/my_clk/CLK_in_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  SEG7/my_clk/div_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  SEG7/my_clk/div_cnt_reg[20]/Q
                         net (fo=2, routed)           0.195     1.802    SEG7/my_clk/div_cnt[20]
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.910 r  SEG7/my_clk/div_cnt0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.910    SEG7/my_clk/data0[20]
    SLICE_X62Y23         FDRE                                         r  SEG7/my_clk/div_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.851     1.978    SEG7/my_clk/CLK_in_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  SEG7/my_clk/div_cnt_reg[20]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    SEG7/my_clk/div_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 SEG7/my_clk/div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7/my_clk/div_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.249ns (56.082%)  route 0.195ns (43.918%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.587     1.470    SEG7/my_clk/CLK_in_IBUF_BUFG
    SLICE_X62Y19         FDRE                                         r  SEG7/my_clk/div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  SEG7/my_clk/div_cnt_reg[4]/Q
                         net (fo=2, routed)           0.195     1.806    SEG7/my_clk/div_cnt[4]
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.914 r  SEG7/my_clk/div_cnt0_carry/O[3]
                         net (fo=1, routed)           0.000     1.914    SEG7/my_clk/data0[4]
    SLICE_X62Y19         FDRE                                         r  SEG7/my_clk/div_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.856     1.983    SEG7/my_clk/CLK_in_IBUF_BUFG
    SLICE_X62Y19         FDRE                                         r  SEG7/my_clk/div_cnt_reg[4]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X62Y19         FDRE (Hold_fdre_C_D)         0.105     1.575    SEG7/my_clk/div_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 SEG7/my_clk/div_cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7/my_clk/div_cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.583%)  route 0.189ns (42.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.583     1.466    SEG7/my_clk/CLK_in_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  SEG7/my_clk/div_cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  SEG7/my_clk/div_cnt_reg[29]/Q
                         net (fo=2, routed)           0.189     1.796    SEG7/my_clk/div_cnt[29]
    SLICE_X62Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.911 r  SEG7/my_clk/div_cnt0_carry__6/O[0]
                         net (fo=1, routed)           0.000     1.911    SEG7/my_clk/data0[29]
    SLICE_X62Y26         FDRE                                         r  SEG7/my_clk/div_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.851     1.978    SEG7/my_clk/CLK_in_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  SEG7/my_clk/div_cnt_reg[29]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y26         FDRE (Hold_fdre_C_D)         0.105     1.571    SEG7/my_clk/div_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 SEG7/my_clk/div_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7/my_clk/div_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.292ns (60.965%)  route 0.187ns (39.035%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.587     1.470    SEG7/my_clk/CLK_in_IBUF_BUFG
    SLICE_X62Y19         FDRE                                         r  SEG7/my_clk/div_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  SEG7/my_clk/div_cnt_reg[1]/Q
                         net (fo=2, routed)           0.187     1.798    SEG7/my_clk/div_cnt[1]
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.949 r  SEG7/my_clk/div_cnt0_carry/O[1]
                         net (fo=1, routed)           0.000     1.949    SEG7/my_clk/data0[2]
    SLICE_X62Y19         FDRE                                         r  SEG7/my_clk/div_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.856     1.983    SEG7/my_clk/CLK_in_IBUF_BUFG
    SLICE_X62Y19         FDRE                                         r  SEG7/my_clk/div_cnt_reg[2]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X62Y19         FDRE (Hold_fdre_C_D)         0.105     1.575    SEG7/my_clk/div_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 SEG7/my_clk/div_cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7/my_clk/div_cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.292ns (60.760%)  route 0.189ns (39.240%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.583     1.466    SEG7/my_clk/CLK_in_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  SEG7/my_clk/div_cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  SEG7/my_clk/div_cnt_reg[29]/Q
                         net (fo=2, routed)           0.189     1.796    SEG7/my_clk/div_cnt[29]
    SLICE_X62Y26         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.947 r  SEG7/my_clk/div_cnt0_carry__6/O[1]
                         net (fo=1, routed)           0.000     1.947    SEG7/my_clk/data0[30]
    SLICE_X62Y26         FDRE                                         r  SEG7/my_clk/div_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.851     1.978    SEG7/my_clk/CLK_in_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  SEG7/my_clk/div_cnt_reg[30]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y26         FDRE (Hold_fdre_C_D)         0.105     1.571    SEG7/my_clk/div_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.376    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_in_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y22   SEG7/my_clk/div_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y21   SEG7/my_clk/div_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y21   SEG7/my_clk/div_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y21   SEG7/my_clk/div_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   SEG7/my_clk/div_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   SEG7/my_clk/div_cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   SEG7/my_clk/div_cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   SEG7/my_clk/div_cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y23   SEG7/my_clk/div_cnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   SEG7/my_clk/div_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   SEG7/my_clk/div_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   SEG7/my_clk/div_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   SEG7/my_clk/div_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   SEG7/my_clk/div_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   SEG7/my_clk/div_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   SEG7/my_clk/div_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   SEG7/my_clk/div_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   SEG7/my_clk/div_cnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   SEG7/my_clk/div_cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   SEG7/my_clk/div_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   SEG7/my_clk/div_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   SEG7/my_clk/div_cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   SEG7/my_clk/div_cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   SEG7/my_clk/div_cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   SEG7/my_clk/div_cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   SEG7/my_clk/div_cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   SEG7/my_clk/div_cnt_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   SEG7/my_clk/div_cnt_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   SEG7/my_clk/div_cnt_reg[21]/C



