(* Pt4kWalk.v -- the privilege-S, vpn-SYMBOLIC 4KB (level-0 leaf) Sv39
   3-level page walk and the access-generic three-way translate, factored
   out of TrampPt.v / TrampTlb.v so the faithful (kvmmake-shaped) all-4KB
   kernel page table can drive it from SmodeCore's fetch chain and from
   the data-access towers.  All lemmas are verbatim moves.  This file is
   deliberately IRIS-FREE (vanilla Ltac: [rewrite a, b] / [rewrite .. by ..]),
   matching the moved proofs' original environment; the ssreflect-env
   support lemmas live in SmodePte.v.  *)
From Stdlib Require Import ZArith.
From stdpp Require Import bitvector.definitions.
Require Import SailStdpp.ConcurrencyInterface SailStdpp.ConcurrencyInterfaceBuiltins SailStdpp.ConcurrencyInterfaceTypes SailStdpp.Operators_mwords.
Require Import Riscv.rv64d_types Riscv.rv64d.
Require Import SailStdpp.Base SailStdpp.TypeCasts SailStdpp.Values SailStdpp.MachineWord.
Require Import RiscvModelBytes RiscvLang RiscvExec RiscvExtras.
Local Open Scope Z_scope.
Import Defs.

(* ===================================================================== *)
(* 4. The PTE layer + the 3-level 4KB walk + tlb4k entry (from TrampPt). *)
(* ===================================================================== *)

(* ===================================================================== *)
(* 2. PTEs.  [mk_pte ppn flags]: bits 63:54 = 0, 53:10 = ppn, 9:0 = flags. *)
(* ===================================================================== *)

Definition mk_pte (ppn : mword 44) (flags : Z) : mword 64 :=
  zero_extend' 64 (concat_vec ppn (mword_of_int flags : mword 10)).

(* the PTE physical address for table page [base] at walk index [idx]. *)
Definition pte_addr_at (base : mword 44) (idx : mword 9) : mword 64 :=
  zero_extend' 64 (concat_vec base (concat_vec idx (zeros' 3 : mword 3))).

(* PTE flag bytes: V=1 non-leaf pointer; leaf X|R|A|V for the trampoline
   (kvmmap/proc_pagetable map it PTE_R|PTE_X; A preset); leaf D|A|W|R|V for
   the trapframe (PTE_R|PTE_W; A/D preset). *)
Definition PTE_PTR   : Z := 0x01.
Definition PTE_TRAMP : Z := 0x4B.
Definition PTE_TF    : Z := 0xC7.

(* ===================================================================== *)
(* 3. Field extraction with a SYMBOLIC ppn.                               *)
(* ===================================================================== *)

(* Z arithmetic: a shifted value and a small value have disjoint bits, and a
   disjoint or is an add. *)
Lemma Z_land_shift_low (a f k : Z) :
  0 <= k -> 0 <= f < 2 ^ k ->
  Z.land (a * 2 ^ k) f = 0.
Proof.
  intros Hk Hf.
  apply Z.bits_inj_iff'; intros i Hi.
  rewrite Z.land_spec, Z.bits_0.
  destruct (Z.ltb_spec i k) as [Hlt | Hge].
  - replace (Z.testbit (a * 2 ^ k) i) with false;
      [ reflexivity
      | symmetry; rewrite <- Z.shiftl_mul_pow2 by lia; apply Z.shiftl_spec_low; lia ].
  - destruct (Z.ltb_spec 0 f) as [Hpos | Hnp].
    + replace (Z.testbit f i) with false; [ apply andb_false_r |].
      symmetry; apply Z.bits_above_log2; [lia |].
      assert (Z.log2 f < k); [| lia].
      apply Z.log2_lt_pow2; [exact Hpos | exact (proj2 Hf)].
    + replace f with 0 by lia. rewrite Z.bits_0. apply andb_false_r.
Qed.

Lemma Z_lor_disjoint_add (a b : Z) :
  Z.land a b = 0 -> Z.lor a b = a + b.
Proof.
  intro Hd. rewrite <- (Z.lxor_lor _ _ Hd).
  symmetry. apply Z.add_nocarry_lxor. exact Hd.
Qed.

Lemma mk_pte_unsigned (p : mword 44) (f : Z) :
  0 <= f < 1024 ->
  bv_unsigned (mk_pte p f) = bv_unsigned p * 1024 + f.
Proof.
  intros Hf.
  unfold mk_pte, zero_extend', concat_vec.
  cbv [Operators_mwords.zero_extend Operators_mwords.extz_vec
       Operators_mwords.word_binop 
       autocast].
  cbn.
  destruct (Z.eq_dec (Z.of_N (44 + 10)) (44 + 10)) as [e | ne]; [| exfalso; exact (ne eq_refl)].
  rewrite (TypeCasts.cast_Z_refl (H := e)).
  unfold to_word_idx. rewrite MachineWord.MachineWord.cast_idx_refl.
  unfold MachineWord.MachineWord.zero_extend, MachineWord.MachineWord.concat.
  erewrite bv_zero_extend_unsigned by (cbn; lia).
  erewrite bv_concat_unsigned by (cbn; lia).
  cbv [mword_of_int Values.mword_of_int MachineWord.MachineWord.Z_to_word].
  rewrite Z_to_bv_unsigned.
  rewrite (bv_wrap_small (MachineWord.MachineWord.Z_idx 10) f
             ltac:(unfold bv_modulus; change (Z.of_N (MachineWord.MachineWord.Z_idx 10)) with 10; lia)).
  change (Z.of_N 10) with 10.
  rewrite Z.shiftl_mul_pow2 by lia.
  change 1024 with (2 ^ 10).
  apply Z_lor_disjoint_add.
  apply Z_land_shift_low; [lia | change (2 ^ 10) with 1024; exact Hf].
Qed.

(* subrange extraction over the UNSIGNED value at the three concrete PTE
   fields: flags (7..0), ppn (53..10), ext (63..54).  All are
   (x >> lo) mod 2^(hi-lo+1). *)
Lemma subrange64_unsigned_7_0 (x : mword 64) :
  bv_unsigned (subrange_vec_dec x 7 0) = bv_unsigned x `mod` 2 ^ 8.
Proof.
  unfold subrange_vec_dec. rewrite autocast_id.
  unfold to_word_idx. rewrite MachineWord.MachineWord.cast_idx_refl.
  unfold MachineWord.MachineWord.slice.
  rewrite bv_extract_unsigned.
  change (MachineWord.MachineWord.Z_idx 0) with 0%N.
  change (Z.of_N 0) with 0.
  rewrite Z.shiftr_0_r.
  change (MachineWord.MachineWord.Z_idx (7 - 0 + 1)) with 8%N.
  unfold bv_wrap, bv_modulus. reflexivity.
Qed.

Lemma subrange64_unsigned_53_10 (x : mword 64) :
  bv_unsigned (subrange_vec_dec x 53 10) = (bv_unsigned x ≫ 10) `mod` 2 ^ 44.
Proof.
  unfold subrange_vec_dec. rewrite autocast_id.
  unfold to_word_idx. rewrite MachineWord.MachineWord.cast_idx_refl.
  unfold MachineWord.MachineWord.slice.
  rewrite bv_extract_unsigned.
  change (Z.of_N (MachineWord.MachineWord.Z_idx 10)) with 10.
  change (MachineWord.MachineWord.Z_idx (53 - 10 + 1)) with 44%N.
  unfold bv_wrap, bv_modulus. reflexivity.
Qed.

Lemma subrange64_unsigned_63_54 (x : mword 64) :
  bv_unsigned (subrange_vec_dec x 63 54) = (bv_unsigned x ≫ 54) `mod` 2 ^ 10.
Proof.
  unfold subrange_vec_dec. rewrite autocast_id.
  unfold to_word_idx. rewrite MachineWord.MachineWord.cast_idx_refl.
  unfold MachineWord.MachineWord.slice.
  rewrite bv_extract_unsigned.
  change (Z.of_N (MachineWord.MachineWord.Z_idx 54)) with 54.
  change (MachineWord.MachineWord.Z_idx (63 - 54 + 1)) with 10%N.
  unfold bv_wrap, bv_modulus. reflexivity.
Qed.

(* the three field-extraction corollaries with a SYMBOLIC ppn. *)
Lemma mk_pte_flags (p : mword 44) (f : Z) :
  0 <= f < 256 ->
  subrange_vec_dec (mk_pte p f) 7 0 = (mword_of_int f : mword 8).
Proof.
  intros Hf. apply bv_eq.
  rewrite subrange64_unsigned_7_0.
  rewrite (mk_pte_unsigned p f ltac:(lia)).
  cbv [mword_of_int Values.mword_of_int MachineWord.MachineWord.Z_to_word].
  rewrite Z_to_bv_unsigned.
  rewrite (bv_wrap_small (MachineWord.MachineWord.Z_idx 8) f
             ltac:(unfold bv_modulus; change (Z.of_N (MachineWord.MachineWord.Z_idx 8)) with 8; lia)).
  replace (bv_unsigned p * 1024 + f) with (f + (bv_unsigned p * 4) * 2 ^ 8) by lia.
  rewrite Z.mod_add by lia.
  apply Z.mod_small. lia.
Qed.

Lemma mk_pte_ppn_field (p : mword 44) (f : Z) :
  0 <= f < 1024 ->
  subrange_vec_dec (mk_pte p f) 53 10 = p.
Proof.
  intros Hf. apply bv_eq.
  rewrite subrange64_unsigned_53_10.
  rewrite (mk_pte_unsigned p f Hf).
  rewrite Z.shiftr_div_pow2 by lia.
  change (2 ^ 10) with 1024.
  rewrite Z.div_add_l by lia.
  rewrite (Z.div_small f 1024) by lia.
  rewrite Z.add_0_r.
  apply Z.mod_small.
  pose proof (bv_unsigned_in_range _ p) as Hp. unfold bv_modulus in Hp.
  change (Z.of_N (MachineWord.MachineWord.Z_idx 44)) with 44 in Hp.
  exact Hp.
Qed.

Lemma mk_pte_ext (p : mword 44) (f : Z) :
  0 <= f < 1024 ->
  subrange_vec_dec (mk_pte p f) 63 54 = (mword_of_int 0 : mword 10).
Proof.
  intros Hf. apply bv_eq.
  rewrite subrange64_unsigned_63_54.
  rewrite (mk_pte_unsigned p f Hf).
  rewrite Z.shiftr_div_pow2 by lia.
  pose proof (bv_unsigned_in_range _ p) as Hp. unfold bv_modulus in Hp.
  change (Z.of_N (MachineWord.MachineWord.Z_idx 44)) with 44 in Hp.
  rewrite (Z.div_small _ (2 ^ 54)) by (change (2 ^ 54) with (2 ^ 44 * 1024); nia).
  reflexivity.
Qed.

(* the low-byte variant for flag values using the RSW bits (f < 1024):
   [mword_of_int] itself truncates mod 256 *)
Lemma mk_pte_flags1024 (p : mword 44) (f : Z) :
  0 <= f < 1024 ->
  subrange_vec_dec (mk_pte p f) 7 0 = (mword_of_int f : mword 8).
Proof.
  intros Hf. apply bv_eq.
  rewrite subrange64_unsigned_7_0.
  rewrite (mk_pte_unsigned p f ltac:(lia)).
  cbv [mword_of_int Values.mword_of_int MachineWord.MachineWord.Z_to_word].
  rewrite Z_to_bv_unsigned.
  unfold bv_wrap, bv_modulus.
  change (2 ^ Z.of_N (MachineWord.MachineWord.Z_idx 8)) with 256.
  replace (bv_unsigned p * 1024 + f) with (f + (bv_unsigned p * 4) * 256) by lia.
  rewrite Z.mod_add by lia.
  reflexivity.
Qed.

Lemma mk_pte_ext_word (p : mword 44) (f : Z) :
  0 <= f < 1024 ->
  ext_bits_of_PTE (mk_pte p f) = ext_bits_of_PTE (mk_pte (zeros' 44) f).
Proof.
  intros Hf. unfold ext_bits_of_PTE.
  rewrite (mk_pte_ext p f Hf), (mk_pte_ext (zeros' 44) f Hf). reflexivity.
Qed.

(* alignment: every PTE address ends in 3 zero bits, hence is 8-aligned. *)
Lemma pte_addr_at_unsigned (base : mword 44) (idx : mword 9) :
  bv_unsigned (pte_addr_at base idx) = bv_unsigned base * 4096 + bv_unsigned idx * 8.
Proof.
  unfold pte_addr_at, zero_extend', concat_vec.
  cbv [Operators_mwords.zero_extend Operators_mwords.extz_vec
       Operators_mwords.word_binop 
       autocast].
  cbn.
  destruct (Z.eq_dec (Z.of_N (9 + 3)) (9 + 3)) as [e1 | ne]; [| exfalso; exact (ne eq_refl)].
  rewrite (TypeCasts.cast_Z_refl (H := e1)).
  destruct (Z.eq_dec (Z.of_N (44 + Z.to_N (9 + 3))) (44 + (9 + 3))) as [e2 | ne]; [| exfalso; exact (ne eq_refl)].
  rewrite (TypeCasts.cast_Z_refl (H := e2)).
  unfold to_word_idx. rewrite !MachineWord.MachineWord.cast_idx_refl.
  unfold MachineWord.MachineWord.zero_extend, MachineWord.MachineWord.concat.
  erewrite bv_zero_extend_unsigned by (cbn; lia).
  erewrite bv_concat_unsigned by (cbn; lia).
  erewrite bv_concat_unsigned by (cbn; lia).
  change (bv_unsigned (MachineWord.MachineWord.zeros 3)) with 0.
  rewrite Z.lor_0_r.
  change (Z.of_N 3) with 3.
  change (Z.of_N (Z.to_N (9 + 3))) with 12.
  rewrite !Z.shiftl_mul_pow2 by lia.
  pose proof (bv_unsigned_in_range _ idx) as Hi. unfold bv_modulus in Hi.
  change (MachineWord.MachineWord.Z_idx 9) with 9%N in Hi.
  change (Z.of_N 9%N) with 9 in Hi.
  change (2 ^ 9) with 512 in Hi.
  replace (bv_unsigned idx * 2 ^ 3) with (bv_unsigned idx * 8) by lia.
  replace (bv_unsigned base * 2 ^ 12) with (bv_unsigned base * 4096) by lia.
  apply Z_lor_disjoint_add.
  change 4096 with (2 ^ 12).
  apply Z_land_shift_low; [lia |].
  change (2 ^ 12) with 4096. lia.
Qed.

Lemma pte_addr_at_aligned8 (base : mword 44) (idx : mword 9) :
  is_aligned_paddr (Physaddr (pte_addr_at base idx)) 8 = true.
Proof.
  unfold is_aligned_paddr. apply Z.eqb_eq.
  rewrite uint_unsigned.
  rewrite pte_addr_at_unsigned.
  replace (bv_unsigned base * 4096 + bv_unsigned idx * 8)
    with ((bv_unsigned base * 512 + bv_unsigned idx) * 8) by lia.
  apply Z.rem_mul. lia.
Qed.

(* NO WRAPAROUND: a PTE slot address is a 44-bit ppn ++ a 9-bit index ++ 000,
   hence below 2^56, so an access of any width the model allows (<= 4096) that
   starts there cannot wrap the 64-bit physical space.  This is the SLOT
   GEOMETRY bound, and it is all it is: the PMA predicates
   ([KptPt.pma_allows_pte_read] / [PtTreeAdue.pma_allows_pte_write]) ask their
   appliers for the RAM CLASS ([RiscvExtras.pma_ram_access], both ends of the
   access inside the DRAM bank), which is strictly more -- not-wrapping was
   only ever enough for the one-region idealization of the table.  The
   arithmetic is packaged over plain [Z] because [lia] is unusable on a goal
   mentioning [bv_unsigned]. *)
Lemma pte_addr_no_wrap_Z (b i n : Z) :
  0 <= b < 17592186044416 -> 0 <= i < 512 -> n <= 4096 ->
  b * 4096 + i * 8 + n < 18446744073709551616.
Proof. lia. Qed.

Lemma pte_addr_at_no_wrap (base : mword 44) (idx : mword 9) (n : Z) :
  Z.leb n 4096 = true ->
  uint (pte_addr_at base idx) + n < 18446744073709551616.
Proof.
  intro Hnb. apply Z.leb_le in Hnb. rename Hnb into Hn.
  pose proof (bv_unsigned_in_range _ base) as Hb. unfold bv_modulus in Hb.
  change (MachineWord.MachineWord.Z_idx 44) with 44%N in Hb.
  change (Z.of_N 44%N) with 44 in Hb.
  change (2 ^ 44) with 17592186044416 in Hb.
  pose proof (bv_unsigned_in_range _ idx) as Hi. unfold bv_modulus in Hi.
  change (MachineWord.MachineWord.Z_idx 9) with 9%N in Hi.
  change (Z.of_N 9%N) with 9 in Hi.
  change (2 ^ 9) with 512 in Hi.
  rewrite uint_unsigned.
  rewrite pte_addr_at_unsigned.
  exact (pte_addr_no_wrap_Z _ _ _ Hb Hi Hn).
Qed.

(* the 4KB page base of ppn [base], as walk/mappages arguments spell it *)
Lemma page_base_unsigned (base : mword 44) :
  bv_unsigned (zero_extend' 64 (concat_vec base (zeros' 12 : mword 12)))
  = bv_unsigned base * 4096.
Proof.
  unfold zero_extend', concat_vec.
  cbv [Operators_mwords.zero_extend Operators_mwords.extz_vec
       Operators_mwords.word_binop 
       autocast].
  cbn.
  destruct (Z.eq_dec (Z.of_N (44 + 12)) (44 + 12)) as [e | ne]; [| exfalso; exact (ne eq_refl)].
  rewrite (TypeCasts.cast_Z_refl (H := e)).
  unfold to_word_idx. rewrite !MachineWord.MachineWord.cast_idx_refl.
  unfold MachineWord.MachineWord.zero_extend, MachineWord.MachineWord.concat.
  erewrite bv_zero_extend_unsigned by (cbn; lia).
  erewrite bv_concat_unsigned by (cbn; lia).
  change (bv_unsigned (MachineWord.MachineWord.zeros _)) with 0.
  rewrite Z.lor_0_r.
  change (Z.of_N (MachineWord.MachineWord.Z_idx 12)) with 12.
  rewrite Z.shiftl_mul_pow2 by lia.
  change (2 ^ 12) with 4096. reflexivity.
Qed.

(* a non-wrapping 64-bit add, as unsigned arithmetic (pa_add's shape) *)
Lemma pt_add_vec_int_small (a : mword 64) (j : Z) :
  0 <= j ->
  bv_unsigned a + j < 18446744073709551616 ->
  bv_unsigned (add_vec_int a j) = bv_unsigned a + j.
Proof.
  intros Hj Hfit.
  unfold add_vec_int, add_vec, Operators_mwords.word_binop.
  unfold MachineWord.MachineWord.add.
  rewrite bv_add_unsigned.
  assert (Hjv : bv_unsigned (mword_of_int j : mword 64) = j).
  { unfold mword_of_int.
    cbn.
    rewrite Z_to_bv_unsigned. apply bv_wrap_small.
    unfold bv_modulus. cbn.
    pose proof (bv_unsigned_in_range _ a). lia. }
  rewrite Hjv.
  apply bv_wrap_small.
  unfold bv_modulus.
  change (2 ^ Z.of_N (MachineWord.MachineWord.Z_idx 64)) with 18446744073709551616.
  pose proof (bv_unsigned_in_range _ a) as Hr.
  unfold bv_modulus in Hr.
  change (2 ^ Z.of_N (MachineWord.MachineWord.Z_idx 64)) with 18446744073709551616 in Hr.
  lia.
Qed.

(* the mword-9 slot index of a small nat *)
Lemma pt_mword9_of_nat (i : nat) :
  (i < 512)%nat ->
  bv_unsigned (mword_of_int (Z.of_nat i) : mword 9) = Z.of_nat i.
Proof.
  intros Hi.
  unfold mword_of_int. cbn.
  rewrite Z_to_bv_unsigned. apply bv_wrap_small.
  unfold bv_modulus.
  change (2 ^ Z.of_N (MachineWord.MachineWord.Z_idx 9)) with 512. lia.
Qed.

(* byte [j] of slot [i] of ppn [base]'s page = byte [i*8+j] of the page *)
Lemma pa_add_page_slot (base : mword 44) (i j : nat) :
  (i < 512)%nat -> (j < 8)%nat ->
  pa_add (zero_extend' 64 (concat_vec base (zeros' 12 : mword 12))) (i * 8 + j)
  = pa_add (pte_addr_at base (mword_of_int (Z.of_nat i))) j.
Proof.
  intros Hi Hj.
  pose proof (bv_unsigned_in_range _ base) as Hb.
  unfold bv_modulus in Hb.
  change (2 ^ Z.of_N (MachineWord.MachineWord.Z_idx 44)) with 17592186044416 in Hb.
  apply bv_eq. unfold pa_add.
  rewrite pt_add_vec_int_small;
    [| lia | (rewrite page_base_unsigned; lia) ].
  rewrite pt_add_vec_int_small;
    [| lia
     | (rewrite pte_addr_at_unsigned; rewrite pt_mword9_of_nat by lia; lia) ].
  rewrite page_base_unsigned. rewrite pte_addr_at_unsigned.
  rewrite pt_mword9_of_nat by lia.
  lia.
Qed.

(* ===================================================================== *)
(* 4. currentlyEnabled Ext_Svnapot (level-0 walks probe it; misa.S=1).    *)
(* ===================================================================== *)



(* ===================================================================== *)
(* 5. The three-level Sv39 page walk through [mk_pte] tables.             *)
(*    Stated per level with CONCRETE reclimits (pt_walk at level 2 uses   *)
(*    reclimit 2 -> 1 -> 0) but a GENERIC [Acc] argument, since the       *)
(*    nested recursive call's [_limit_reduces_bool] is opaque and only    *)
(*    [destruct]ing the Acc term exposes constructor form for [cbn].      *)
(* ===================================================================== *)

Section TrampWalk.
  Context (access : MemoryAccessType mem_payload) (mxr do_sum : bool).
  Context (vpn : mword 27).
  (* table page ppns root -> l1 -> l0, and the leaf ppn/flags. *)
  Context (p2 p1 p0 lppn : mword 44) (lflags : Z).
  Context (region2 region1 region0 : PMA_Region).
  Context (menvcfg0 : mword 64).
  Context (s : mstate).

  Local Notation idx2 := (subrange_vec_dec vpn 26 18).
  Local Notation idx1 := (subrange_vec_dec vpn 17 9).
  Local Notation idx0 := (subrange_vec_dec vpn 8 0).
  Local Notation a2 := (pte_addr_at p2 idx2).
  Local Notation a1 := (pte_addr_at p1 idx1).
  Local Notation a0 := (pte_addr_at p0 idx0).
  Local Notation pte2 := (mk_pte p1 PTE_PTR).
  Local Notation pte1 := (mk_pte p0 PTE_PTR).
  Local Notation pte0 := (mk_pte lppn lflags).

  Hypothesis Hlf : 0 <= lflags < 256.

  (* leaf-flag reductions (concrete once lflags / access are instantiated) *)
  Hypothesis Hinv0 : forall s', exec (pte_is_invalid (Mk_PTE_Flags (mword_of_int lflags)) (Mk_PTE_Ext (mword_of_int 0))) s' = Some (false, s').
  Hypothesis Hnl0 : pte_is_non_leaf (Mk_PTE_Flags (mword_of_int lflags : mword 8)) = false.
  Hypothesis Hchk0 : forall s', exec (check_PTE_permission access Supervisor mxr do_sum (Mk_PTE_Flags (mword_of_int lflags)) (Mk_PTE_Ext (mword_of_int 0)) tt) s' = Some (PTE_Check_Success tt, s').
  Hypothesis HextN0 : eq_vec (_get_PTE_Ext_N (Mk_PTE_Ext (mword_of_int 0 : mword 10))) ('b"1") = false.
  Hypothesis HG0 : eq_vec (_get_PTE_Flags_G (Mk_PTE_Flags (mword_of_int lflags : mword 8))) ('b"1") = false.

  (* misa.S (for the level-0 Svnapot probe) *)
  Hypothesis HmisaS : eq_vec (_get_Misa_S (register_lookup misa s.(sregs))) ('b"1") = true.

  (* shared PMP facts at s *)
  Hypothesis HA : pmpAddrMatchType_encdec_backwards
      (_get_Pmpcfg_ent_A (vec_access_dec (register_lookup pmpcfg_n s.(sregs)) 0)) = TOR.
  Hypothesis Hord : zopz0zKzJ_u (zeros' 64) (vec_access_dec (register_lookup pmpaddr_n s.(sregs)) 0) = false.
  Hypothesis HR : eq_vec (_get_Pmpcfg_ent_R (vec_access_dec (register_lookup pmpcfg_n s.(sregs)) 0)) ('b"1") = true.

  (* menvcfg *)
  Hypothesis Hmenv : register_lookup menvcfg s.(sregs) = menvcfg0.
  Hypothesis HPBMTE : eq_vec (_get_MEnvcfg_PBMTE menvcfg0) ('b"0") = true.

  (* per-level PTE-read facts at s *)
  Hypothesis Hrange2 : pmpRangeMatch (Z.mul (uint (zeros' 64 : mword 64)) 4)
      (Z.mul (uint (vec_access_dec (register_lookup pmpaddr_n s.(sregs)) 0)) 4)
      (uint a2) (uint (to_bits 64 8)) = PMP_Match.
  Hypothesis Hmatch2 : matching_pma_region (register_lookup pma_regions s.(sregs)) (Physaddr a2) 8 = Some region2.
  Hypothesis Hpte2 : (override_PMA (PMA_Region_attributes region2) PBMT_PMA).(PMA_supports_pte_read) = true.
  Hypothesis Hc2 : exec (within_clint (Physaddr a2) 8) s = Some (false, s).
  Hypothesis Hsig2 : exec (within_sig (Physaddr a2) 8) s = Some (false, s).
  Hypothesis Hh2 : exec (within_htif_readable (Physaddr a2) 8) s = Some (false, s).
  Hypothesis Hdev2 : dev_addr a2 = false.
  Hypothesis Hbytes2 : forall j : nat, (N.of_nat j < 8)%N -> s.(mem) !! (pa_add a2 j) = Some (nth_byte pte2 j).

  Hypothesis Hrange1 : pmpRangeMatch (Z.mul (uint (zeros' 64 : mword 64)) 4)
      (Z.mul (uint (vec_access_dec (register_lookup pmpaddr_n s.(sregs)) 0)) 4)
      (uint a1) (uint (to_bits 64 8)) = PMP_Match.
  Hypothesis Hmatch1 : matching_pma_region (register_lookup pma_regions s.(sregs)) (Physaddr a1) 8 = Some region1.
  Hypothesis Hpte1 : (override_PMA (PMA_Region_attributes region1) PBMT_PMA).(PMA_supports_pte_read) = true.
  Hypothesis Hc1 : exec (within_clint (Physaddr a1) 8) s = Some (false, s).
  Hypothesis Hsig1 : exec (within_sig (Physaddr a1) 8) s = Some (false, s).
  Hypothesis Hh1 : exec (within_htif_readable (Physaddr a1) 8) s = Some (false, s).
  Hypothesis Hdev1 : dev_addr a1 = false.
  Hypothesis Hbytes1 : forall j : nat, (N.of_nat j < 8)%N -> s.(mem) !! (pa_add a1 j) = Some (nth_byte pte1 j).

  Hypothesis Hrange0 : pmpRangeMatch (Z.mul (uint (zeros' 64 : mword 64)) 4)
      (Z.mul (uint (vec_access_dec (register_lookup pmpaddr_n s.(sregs)) 0)) 4)
      (uint a0) (uint (to_bits 64 8)) = PMP_Match.
  Hypothesis Hmatch0 : matching_pma_region (register_lookup pma_regions s.(sregs)) (Physaddr a0) 8 = Some region0.
  Hypothesis Hpte0 : (override_PMA (PMA_Region_attributes region0) PBMT_PMA).(PMA_supports_pte_read) = true.
  Hypothesis Hc0 : exec (within_clint (Physaddr a0) 8) s = Some (false, s).
  Hypothesis Hsig0 : exec (within_sig (Physaddr a0) 8) s = Some (false, s).
  Hypothesis Hh0 : exec (within_htif_readable (Physaddr a0) 8) s = Some (false, s).
  Hypothesis Hdev0 : dev_addr a0 = false.
  Hypothesis Hbytes0 : forall j : nat, (N.of_nat j < 8)%N -> s.(mem) !! (pa_add a0 j) = Some (nth_byte pte0 j).

  (* the walk's leaf output *)




  (* the whole 3-level walk. *)

End TrampWalk.

(* ===================================================================== *)
(* 6. The 4K TLB entry the level-0 walk installs, and its TLB lemmas.     *)
(* ===================================================================== *)

(* small bitvector identities, keyed on the mask's UNSIGNED value (the bv
   record's well-formedness field blocks syntactic [change]/[replace]). *)
Lemma and27_ones (x m : mword 27) :
  bv_unsigned m = 2 ^ 27 - 1 -> and_vec x m = x.
Proof.
  intro Hm. apply bv_eq.
  cbv [and_vec Operators_mwords.word_binop 
       autocast].
  cbn.
  unfold MachineWord.MachineWord.and.
  rewrite bv_and_unsigned.
  match goal with |- context[Z.land ?a ?b] =>
    replace b with (2 ^ 27 - 1) by (symmetry; exact Hm) end.
  change (2 ^ 27 - 1) with (Z.ones 27).
  rewrite Z.land_ones by lia.
  apply Z.mod_small.
  pose proof (bv_unsigned_in_range _ x) as Hx. unfold bv_modulus in Hx.
  change (Z.of_N (MachineWord.MachineWord.Z_idx 27)) with 27 in Hx. exact Hx.
Qed.

Lemma and44_ones (x m : mword 44) :
  bv_unsigned m = 2 ^ 44 - 1 -> and_vec x m = x.
Proof.
  intro Hm. apply bv_eq.
  cbv [and_vec Operators_mwords.word_binop 
       autocast].
  cbn.
  unfold MachineWord.MachineWord.and.
  rewrite bv_and_unsigned.
  match goal with |- context[Z.land ?a ?b] =>
    replace b with (2 ^ 44 - 1) by (symmetry; exact Hm) end.
  change (2 ^ 44 - 1) with (Z.ones 44).
  rewrite Z.land_ones by lia.
  apply Z.mod_small.
  pose proof (bv_unsigned_in_range _ x) as Hx. unfold bv_modulus in Hx.
  change (Z.of_N (MachineWord.MachineWord.Z_idx 44)) with 44 in Hx. exact Hx.
Qed.

Lemma and64_zero_r (x m : mword 64) :
  bv_unsigned m = 0 -> and_vec x m = (zeros' 64 : mword 64).
Proof.
  intro Hm. apply bv_eq.
  cbv [and_vec Operators_mwords.word_binop 
       autocast].
  cbn.
  unfold MachineWord.MachineWord.and.
  rewrite bv_and_unsigned.
  match goal with |- context[Z.land ?a ?b] =>
    replace b with 0 by (symmetry; exact Hm) end.
  rewrite Z.land_0_r.
  vm_compute (bv_unsigned (zeros' 64 : mword 64)). reflexivity.
Qed.

Lemma zero_extend64_id (x : mword 64) : zero_extend' 64 x = x.
Proof.
  apply bv_eq.
  cbv [zero_extend' Operators_mwords.zero_extend Operators_mwords.extz_vec
       autocast].
  cbn.
  unfold MachineWord.MachineWord.zero_extend.
  erewrite bv_zero_extend_unsigned by (cbn; lia).
  reflexivity.
Qed.

Lemma zero_extend44_id (x : mword 44) : zero_extend' 44 x = x.
Proof.
  apply bv_eq.
  cbv [zero_extend' Operators_mwords.zero_extend Operators_mwords.extz_vec
       autocast].
  cbn.
  unfold MachineWord.MachineWord.zero_extend.
  erewrite bv_zero_extend_unsigned by (cbn; lia).
  reflexivity.
Qed.


Lemma subrange64_63_0_id (x : mword 64) : subrange_vec_dec x 63 0 = x.
Proof.
  apply bv_eq.
  unfold subrange_vec_dec. rewrite autocast_id.
  unfold to_word_idx. rewrite MachineWord.MachineWord.cast_idx_refl.
  unfold MachineWord.MachineWord.slice.
  rewrite bv_extract_unsigned.
  change (Z.of_N (MachineWord.MachineWord.Z_idx 0)) with 0.
  rewrite Z.shiftr_0_r.
  change (MachineWord.MachineWord.Z_idx (63 - 0 + 1)) with 64%N.
  apply bv_wrap_small.
  pose proof (bv_unsigned_in_range _ x) as Hx.
  change (MachineWord.MachineWord.Z_idx 64) with 64%N in Hx.
  exact Hx.
Qed.

(* the 4K (level-0, non-global) TLB entry. *)

(* add_to_TLB at level 0 installs [tlb4k_entry] at the direct-mapped slot. *)

(* ===================================================================== *)
(* 5. 4K TLB lookup / translate (from TrampTlb).                          *)
(* ===================================================================== *)

(* ===================================================================== *)
(* 7. TLB lookup / translate through a 4K entry.                          *)
(* ===================================================================== *)


Lemma exec_lookup_TLB_hit_ent (vpn : mword 27) (asid : mword 16)
    (tlbvec : vec (option TLB_Entry) (2 ^ 6)) (ent : TLB_Entry) s :
  register_lookup tlb s.(sregs) = tlbvec ->
  vec_access_dec tlbvec (tlb_hash (__id 39) vpn) = Some ent ->
  match_TLB_Entry ent asid (sign_extend' (57 - 12) vpn) = true ->
  exec (lookup_TLB 39 asid vpn) s = Some (Some (tlb_hash (__id 39) vpn, ent), s).
Proof.
  intros Htlb Hvec Hm.
  unfold lookup_TLB.
  rewrite (exec_bind_Some _ _ _ _ _ (exec_read_reg tlb s)).
  rewrite Htlb. rewrite Hvec.
  match goal with |- context[match_TLB_Entry ?e ?a ?v] =>
    replace (match_TLB_Entry e a v) with true by (symmetry; exact Hm) end.
  apply exec_returnm.
Qed.

(* [tlb_get_ppn] on a 4K entry (levelMask 0) is the entry's ppn, for ANY
   looked-up vpn. *)
Lemma or64_zeros_r (x : mword 64) : or_vec x (zeros' 64) = x.
Proof.
  apply bv_eq.
  cbv [or_vec Operators_mwords.word_binop 
       autocast].
  cbn.
  unfold MachineWord.MachineWord.or.
  rewrite bv_or_unsigned.
  change (bv_unsigned (zeros' 64 : mword 64)) with 0.
  rewrite Z.lor_0_r.
  reflexivity.
Qed.

Lemma trunc44_zext (x : mword 44) : trunc 44 (zero_extend' 64 x) = x.
Proof.
  apply bv_eq.
  unfold trunc, vector_truncate, slice.
  unfold MachineWord.MachineWord.slice.
  rewrite bv_extract_unsigned.
  cbv [zero_extend' Operators_mwords.zero_extend Operators_mwords.extz_vec
       autocast].
  cbn.
  unfold MachineWord.MachineWord.zero_extend.
  erewrite bv_zero_extend_unsigned by (cbn; lia).
  change (Z.of_N (MachineWord.MachineWord.Z_idx 0)) with 0.
  rewrite Z.shiftr_0_r.
  apply bv_wrap_small.
  pose proof (bv_unsigned_in_range _ x) as Hx.
  change (MachineWord.MachineWord.Z_idx 44) with 44%N in Hx.
  unfold bv_modulus in Hx |- *.
  change (MachineWord.MachineWord.Z_idx 44) with 44%N.
  exact Hx.
Qed.


(* [tlb_get_pte] on a 4K entry is the stored 64-bit PTE. *)

Lemma and45_ones (x m : mword 45) :
  bv_unsigned m = 2 ^ 45 - 1 -> and_vec x m = x.
Proof.
  intro Hm. apply bv_eq.
  cbv [and_vec Operators_mwords.word_binop 
       autocast].
  cbn.
  unfold MachineWord.MachineWord.and.
  rewrite bv_and_unsigned.
  match goal with |- context[Z.land ?a ?b] =>
    replace b with (2 ^ 45 - 1) by (symmetry; exact Hm) end.
  change (2 ^ 45 - 1) with (Z.ones 45).
  rewrite Z.land_ones by lia.
  apply Z.mod_small.
  pose proof (bv_unsigned_in_range _ x) as Hx. unfold bv_modulus in Hx.
  change (Z.of_N (MachineWord.MachineWord.Z_idx 45)) with 45 in Hx. exact Hx.
Qed.

(* a 4K entry with asid 0 always matches its own vpn under asid 0. *)

(* ===================================================================== *)
(* 7b. translate / translateAddr through the trampoline-style 4K mapping. *)
(*     Same ambient hypotheses as [TrampWalk]; additionally the access's  *)
(*     effectivePrivilege / shadow-stack reductions and the satp facts.   *)
(* ===================================================================== *)

Section TrampTranslate.
  Context (access : MemoryAccessType mem_payload).
  Context (vpn : mword 27).
  Context (p2 p1 p0 lppn : mword 44) (lflags : Z).
  Context (region2 region1 region0 : PMA_Region).
  Context (menvcfg0 : mword 64).
  Context (s : mstate).

  Local Notation idx2 := (subrange_vec_dec vpn 26 18).
  Local Notation idx1 := (subrange_vec_dec vpn 17 9).
  Local Notation idx0 := (subrange_vec_dec vpn 8 0).
  Local Notation a2 := (pte_addr_at p2 idx2).
  Local Notation a1 := (pte_addr_at p1 idx1).
  Local Notation a0 := (pte_addr_at p0 idx0).
  Local Notation pte2 := (mk_pte p1 PTE_PTR).
  Local Notation pte1 := (mk_pte p0 PTE_PTR).
  Local Notation pte0 := (mk_pte lppn lflags).

  Hypothesis Hlf : 0 <= lflags < 256.
  Hypothesis Hinv0 : forall s', exec (pte_is_invalid (Mk_PTE_Flags (mword_of_int lflags)) (Mk_PTE_Ext (mword_of_int 0))) s' = Some (false, s').
  Hypothesis Hnl0 : pte_is_non_leaf (Mk_PTE_Flags (mword_of_int lflags : mword 8)) = false.
  Hypothesis Hchk0 : forall (mxr do_sum : bool) s', exec (check_PTE_permission access Supervisor mxr do_sum (Mk_PTE_Flags (mword_of_int lflags)) (Mk_PTE_Ext (mword_of_int 0)) tt) s' = Some (PTE_Check_Success tt, s').
  Hypothesis HextN0 : eq_vec (_get_PTE_Ext_N (Mk_PTE_Ext (mword_of_int 0 : mword 10))) ('b"1") = false.
  Hypothesis HG0 : eq_vec (_get_PTE_Flags_G (Mk_PTE_Flags (mword_of_int lflags : mword 8))) ('b"1") = false.
  Hypothesis HmisaS : eq_vec (_get_Misa_S (register_lookup misa s.(sregs))) ('b"1") = true.
  Hypothesis HA : pmpAddrMatchType_encdec_backwards
      (_get_Pmpcfg_ent_A (vec_access_dec (register_lookup pmpcfg_n s.(sregs)) 0)) = TOR.
  Hypothesis Hord : zopz0zKzJ_u (zeros' 64) (vec_access_dec (register_lookup pmpaddr_n s.(sregs)) 0) = false.
  Hypothesis HR : eq_vec (_get_Pmpcfg_ent_R (vec_access_dec (register_lookup pmpcfg_n s.(sregs)) 0)) ('b"1") = true.
  Hypothesis Hmenv : register_lookup menvcfg s.(sregs) = menvcfg0.
  Hypothesis HPBMTE : eq_vec (_get_MEnvcfg_PBMTE menvcfg0) ('b"0") = true.
  Hypothesis Hrange2 : pmpRangeMatch (Z.mul (uint (zeros' 64 : mword 64)) 4)
      (Z.mul (uint (vec_access_dec (register_lookup pmpaddr_n s.(sregs)) 0)) 4)
      (uint a2) (uint (to_bits 64 8)) = PMP_Match.
  Hypothesis Hmatch2 : matching_pma_region (register_lookup pma_regions s.(sregs)) (Physaddr a2) 8 = Some region2.
  Hypothesis Hpte2 : (override_PMA (PMA_Region_attributes region2) PBMT_PMA).(PMA_supports_pte_read) = true.
  Hypothesis Hc2 : exec (within_clint (Physaddr a2) 8) s = Some (false, s).
  Hypothesis Hsig2 : exec (within_sig (Physaddr a2) 8) s = Some (false, s).
  Hypothesis Hh2 : exec (within_htif_readable (Physaddr a2) 8) s = Some (false, s).
  Hypothesis Hdev2 : dev_addr a2 = false.
  Hypothesis Hbytes2 : forall j : nat, (N.of_nat j < 8)%N -> s.(mem) !! (pa_add a2 j) = Some (nth_byte pte2 j).
  Hypothesis Hrange1 : pmpRangeMatch (Z.mul (uint (zeros' 64 : mword 64)) 4)
      (Z.mul (uint (vec_access_dec (register_lookup pmpaddr_n s.(sregs)) 0)) 4)
      (uint a1) (uint (to_bits 64 8)) = PMP_Match.
  Hypothesis Hmatch1 : matching_pma_region (register_lookup pma_regions s.(sregs)) (Physaddr a1) 8 = Some region1.
  Hypothesis Hpte1 : (override_PMA (PMA_Region_attributes region1) PBMT_PMA).(PMA_supports_pte_read) = true.
  Hypothesis Hc1 : exec (within_clint (Physaddr a1) 8) s = Some (false, s).
  Hypothesis Hsig1 : exec (within_sig (Physaddr a1) 8) s = Some (false, s).
  Hypothesis Hh1 : exec (within_htif_readable (Physaddr a1) 8) s = Some (false, s).
  Hypothesis Hdev1 : dev_addr a1 = false.
  Hypothesis Hbytes1 : forall j : nat, (N.of_nat j < 8)%N -> s.(mem) !! (pa_add a1 j) = Some (nth_byte pte1 j).
  Hypothesis Hrange0 : pmpRangeMatch (Z.mul (uint (zeros' 64 : mword 64)) 4)
      (Z.mul (uint (vec_access_dec (register_lookup pmpaddr_n s.(sregs)) 0)) 4)
      (uint a0) (uint (to_bits 64 8)) = PMP_Match.
  Hypothesis Hmatch0 : matching_pma_region (register_lookup pma_regions s.(sregs)) (Physaddr a0) 8 = Some region0.
  Hypothesis Hpte0 : (override_PMA (PMA_Region_attributes region0) PBMT_PMA).(PMA_supports_pte_read) = true.
  Hypothesis Hc0 : exec (within_clint (Physaddr a0) 8) s = Some (false, s).
  Hypothesis Hsig0 : exec (within_sig (Physaddr a0) 8) s = Some (false, s).
  Hypothesis Hh0 : exec (within_htif_readable (Physaddr a0) 8) s = Some (false, s).
  Hypothesis Hdev0 : dev_addr a0 = false.
  Hypothesis Hbytes0 : forall j : nat, (N.of_nat j < 8)%N -> s.(mem) !! (pa_add a0 j) = Some (nth_byte pte0 j).

  (* the leaf never needs an A/D update *)
  Hypothesis Hupd0 : update_PTE_Bits (mk_pte lppn lflags) access = None.

  (* the entry the miss path installs (asid 0, user table's l0). *)


  (* HIT on a same-shaped 4K entry (any pteAddr: phase B hits the KERNEL
     table's entry, phase C the user table's own). *)

  (* combined hit-or-walk translate at asid 0 through base table p2. *)

  (* ------------------------------------------------------------------ *)
  (* translateAddr: front matter differs per access type; the reductions *)
  (* are HYPOTHESES here, discharged by exec_effectivePrivilege_fetch /  *)
  (* _load_S and exec_is_shadow_stack_fetch / _load at instantiation.    *)
  (* ------------------------------------------------------------------ *)
  Context (satp0 : mword 64) (pa : mword 64) (va : mword 64).
  Hypothesis Heff : exec (effectivePrivilege access (register_lookup mstatus s.(sregs)) Supervisor) s = Some (Supervisor, s).
  Hypothesis Hss : exec (is_shadow_stack_access access) s = Some (false, s).
  Hypothesis Hcp : register_lookup cur_privilege s.(sregs) = Supervisor.
  Hypothesis HSXL : _get_Mstatus_SXL (register_lookup mstatus s.(sregs)) = 'b"10".
  Hypothesis Hsatp : register_lookup satp s.(sregs) = satp0.
  Hypothesis Hmode : _get_Satp64_Mode (Mk_Satp64 satp0) = ('b"1000" : mword 4).
  Hypothesis Hppn : autocast (T := mword) (satp_to_ppn (autocast (T := mword) satp0 : mword 64)) = p2.
  Hypothesis Hasid : zero_extend' 16 (satp_to_asid (autocast (T := mword) satp0 : mword 64)) = (mword_of_int 0 : mword 16).
  (* va geometry: canonical, its vpn is [vpn], and the OUTPUT page is lppn *)
  Hypothesis Hcanon : neq_vec (bits_of_virtaddr (Virtaddr va))
     (sign_extend' 64 (subrange_vec_dec (bits_of_virtaddr (Virtaddr va)) (Z.sub 39 1) 0)) = false.
  Hypothesis Hvpn_def : autocast (T := mword) (subrange_vec_dec
     (subrange_vec_dec (bits_of_virtaddr (Virtaddr va)) (Z.sub 39 1) 0) (Z.sub 39 1) pagesize_bits) = vpn.
  Hypothesis Hident : zero_extend' 64 (concat_vec lppn
     (subrange_vec_dec (bits_of_virtaddr (Virtaddr va)) (Z.sub pagesize_bits 1) 0)) = pa.


End TrampTranslate.

