--- verilog_synth
+++ uhdm_synth
@@ -1,6 +1,6 @@
 /* Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
-(* top =  1  *)
 (* src = "dut.sv:2.1-16.10" *)
+(* top =  1  *)
 module simple_counter(clk, rst_n, count);
 (* src = "dut.sv:3.18-3.21" *)
 input clk;
@@ -20,10 +20,10 @@
 wire _06_;
 wire _07_;
 (* force_downto = 32'd1 *)
-(* src = "dut.sv:12.22-12.34|/home/alain/uhdm2rtlil/out/current/bin/../share/yosys/techmap.v:270.23-270.24" *)
+(* src = "/home/alain/uhdm2rtlil/out/current/bin/../share/yosys/techmap.v:270.23-270.24" *)
 wire [7:0] _08_;
 (* force_downto = 32'd1 *)
-(* src = "dut.sv:12.22-12.34|/home/alain/uhdm2rtlil/out/current/bin/../share/yosys/techmap.v:270.26-270.27" *)
+(* src = "/home/alain/uhdm2rtlil/out/current/bin/../share/yosys/techmap.v:270.26-270.27" *)
 wire [7:0] _09_;
 \$_NOT_  _10_ (
 .A(count[0]),
@@ -104,6 +104,7 @@
 .B(count[7]),
 .Y(_09_[7])
 );
+(* \"has_async_reset"  = 32'd1 *)
 (* \always_ff  = 32'd1 *)
 (* src = "dut.sv:8.5-14.8" *)
 \$_DFF_PN0_  \count_reg[6]  /* _26_ */ (
@@ -112,6 +113,7 @@
 .Q(count[6]),
 .R(rst_n)
 );
+(* \"has_async_reset"  = 32'd1 *)
 (* \always_ff  = 32'd1 *)
 (* src = "dut.sv:8.5-14.8" *)
 \$_DFF_PN0_  \count_reg[7]  /* _27_ */ (
@@ -120,6 +122,7 @@
 .Q(count[7]),
 .R(rst_n)
 );
+(* \"has_async_reset"  = 32'd1 *)
 (* \always_ff  = 32'd1 *)
 (* src = "dut.sv:8.5-14.8" *)
 \$_DFF_PN0_  \count_reg[0]  /* _28_ */ (
@@ -128,6 +131,7 @@
 .Q(count[0]),
 .R(rst_n)
 );
+(* \"has_async_reset"  = 32'd1 *)
 (* \always_ff  = 32'd1 *)
 (* src = "dut.sv:8.5-14.8" *)
 \$_DFF_PN0_  \count_reg[1]  /* _29_ */ (
@@ -136,6 +140,7 @@
 .Q(count[1]),
 .R(rst_n)
 );
+(* \"has_async_reset"  = 32'd1 *)
 (* \always_ff  = 32'd1 *)
 (* src = "dut.sv:8.5-14.8" *)
 \$_DFF_PN0_  \count_reg[2]  /* _30_ */ (
@@ -144,6 +149,7 @@
 .Q(count[2]),
 .R(rst_n)
 );
+(* \"has_async_reset"  = 32'd1 *)
 (* \always_ff  = 32'd1 *)
 (* src = "dut.sv:8.5-14.8" *)
 \$_DFF_PN0_  \count_reg[3]  /* _31_ */ (
@@ -152,6 +158,7 @@
 .Q(count[3]),
 .R(rst_n)
 );
+(* \"has_async_reset"  = 32'd1 *)
 (* \always_ff  = 32'd1 *)
 (* src = "dut.sv:8.5-14.8" *)
 \$_DFF_PN0_  \count_reg[4]  /* _32_ */ (
@@ -160,6 +167,7 @@
 .Q(count[4]),
 .R(rst_n)
 );
+(* \"has_async_reset"  = 32'd1 *)
 (* \always_ff  = 32'd1 *)
 (* src = "dut.sv:8.5-14.8" *)
 \$_DFF_PN0_  \count_reg[5]  /* _33_ */ (
