Determining the location of the ModelSim executable...

Using: E:\intelFPGA\17.0\modelsim_ase\win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off fenpin -c fenpin --vector_source="F:/FILE/FPGA/ZYNQ/FPGA/BrainCircuit/SchematicDesign-1/fenpin_2.vwf" --testbench_file="F:/FILE/FPGA/ZYNQ/FPGA/BrainCircuit/SchematicDesign-1/simulation/qsim/fenpin_2.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Sat Mar 14 21:53:03 2020
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off fenpin -c fenpin --vector_source=F:/FILE/FPGA/ZYNQ/FPGA/BrainCircuit/SchematicDesign-1/fenpin_2.vwf --testbench_file=F:/FILE/FPGA/ZYNQ/FPGA/BrainCircuit/SchematicDesign-1/simulation/qsim/fenpin_2.vwf.vt
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="F:/FILE/FPGA/ZYNQ/FPGA/BrainCircuit/SchematicDesign-1/simulation/qsim/" fenpin -c fenpin

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Sat Mar 14 21:53:04 2020
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=F:/FILE/FPGA/ZYNQ/FPGA/BrainCircuit/SchematicDesign-1/simulation/qsim/ fenpin -c fenpin
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file fenpin.vo in folder "F:/FILE/FPGA/ZYNQ/FPGA/BrainCircuit/SchematicDesign-1/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4636 megabytes
    Info: Processing ended: Sat Mar 14 21:53:04 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

F:/FILE/FPGA/ZYNQ/FPGA/BrainCircuit/SchematicDesign-1/simulation/qsim/fenpin.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

E:/intelFPGA/17.0/modelsim_ase/win32aloem/vsim -c -do fenpin.do

Reading E:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b

# do fenpin.do

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:05 on Mar 14,2020
# vlog -work work fenpin.vo 

# -- Compiling module fenpin_2
# -- Compiling module hard_block
# 
# Top level modules:
# 	fenpin_2
# End time: 21:53:05 on Mar 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:05 on Mar 14,2020
# vlog -work work fenpin_2.vwf.vt 
# -- Compiling module fenpin_2_vlg_vec_tst
# 
# Top level modules:
# 	fenpin_2_vlg_vec_tst
# End time: 21:53:05 on Mar 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.fenpin_2_vlg_vec_tst 
# Start time: 21:53:05 on Mar 14,2020
# Loading work.fenpin_2_vlg_vec_tst
# Loading work.fenpin_2
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# after#24
# ** Note: $finish    : fenpin_2.vwf.vt(45)
#    Time: 1 us  Iteration: 0  Instance: /fenpin_2_vlg_vec_tst
# End time: 21:53:06 on Mar 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading F:/FILE/FPGA/ZYNQ/FPGA/BrainCircuit/SchematicDesign-1/fenpin_2.vwf...

Reading F:/FILE/FPGA/ZYNQ/FPGA/BrainCircuit/SchematicDesign-1/simulation/qsim/fenpin.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to F:/FILE/FPGA/ZYNQ/FPGA/BrainCircuit/SchematicDesign-1/simulation/qsim/fenpin_20200314215306.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.