// Seed: 3837174100
module module_0 (
    input  tri0 id_0,
    output tri1 id_1
);
  logic id_3;
  assign id_1 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd11,
    parameter id_5 = 32'd5
) (
    input wire id_0,
    input tri _id_1,
    output uwire id_2,
    output supply0 module_1,
    output tri1 id_4,
    input wire _id_5,
    input tri0 id_6,
    input wor id_7,
    input wand id_8,
    input tri0 id_9
);
  wire [id_1 : -1  |  -1 'b0] id_11;
  module_0 modCall_1 (
      id_9,
      id_2
  );
  logic [-1 'b0 !=?  id_5 : 1] id_12 = 1;
  wire id_13;
  wire [1 'h0 : 1] id_14;
endmodule
