<h1 align="center">Hi ğŸ‘‹, I'm Khushi Sanghvi</h1>
<h3 align="center">ğŸ’» VLSI Enthusiast | RTL Design | Digital Logic Explorer</h3>

---

### ğŸ›  About Me
- ğŸ“ **Electronics/VLSI background**, passionate about chip design and front-end digital systems.
- ğŸ” Interested in **RTL design, functional verification, and simulation**.
- ğŸ’¡ Currently learning **processor architecture** and **Verilog/SystemVerilog**.
- ğŸ¯ Goal: Contribute to cutting-edge **semiconductor & FPGA design projects**.

---

### ğŸ”§ Skills & Tools
- **Hardware Description Languages**:  
  ![Verilog](https://img.shields.io/badge/-Verilog-blue?style=for-the-badge)  
  ![SystemVerilog](https://img.shields.io/badge/-SystemVerilog-green?style=for-the-badge)

- **Simulation & EDA Tools**:  
  ![Icarus Verilog](https://img.shields.io/badge/-Icarus%20Verilog-orange?style=for-the-badge)  
  ![GTKWave](https://img.shields.io/badge/-GTKWave-red?style=for-the-badge)  
  ![ModelSim](https://img.shields.io/badge/-ModelSim-purple?style=for-the-badge)

- **Programming Languages**:  
  ![C](https://img.shields.io/badge/-C-blue?style=for-the-badge)  
  ![Python](https://img.shields.io/badge/-Python-yellow?style=for-the-badge)

---

### ğŸ“‚ Projects
- ğŸ”— **[Verilog Projects](https://github.com/khushisanghvi1410/Verilog-Notes-Projects)** â€“ Simulated basic AND, OR, NOT gates using Icarus Verilog & GTKWave.
- ğŸ”— **[4-bit ALU](#)** â€“ Arithmetic and Logic Unit supporting add, subtract, AND, OR.
- ğŸ”— **[Mini CPU Design](#)** â€“ Simple instruction set processor in Verilog.

---

### ğŸ“« Connect with Me
[![LinkedIn](https://img.shields.io/badge/-LinkedIn-blue?style=for-the-badge&logo=linkedin)](https://linkedin.com/in/your-link)  
[![GitHub](https://img.shields.io/badge/-GitHub-black?style=for-the-badge&logo=github)](https://github.com/yourusername)

---

â­ï¸ _â€œChips may be small, but the dreams they power are huge!â€_
