// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module system_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        imgBayer_dout,
        imgBayer_num_data_valid,
        imgBayer_fifo_cap,
        imgBayer_empty_n,
        imgBayer_read,
        imgG_din,
        imgG_num_data_valid,
        imgG_fifo_cap,
        imgG_full_n,
        imgG_write,
        bayerWindow_80,
        bayerWindow_81,
        bayerWindow_82,
        bayerWindow_83,
        bayerWindow_84,
        bayerWindow_18,
        bayerWindow_17,
        bayerWindow_16,
        bayerWindow_14,
        bayerWindow_13,
        bayerWindow_12,
        bayerWindow_10,
        bayerWindow_9,
        bayerWindow_8,
        bayerWindow_6,
        bayerWindow_5,
        bayerWindow_4,
        bayerWindow_2,
        bayerWindow_1,
        bayerWindow,
        p_lcssa54775508,
        p_lcssa54755506,
        p_lcssa54715504,
        p_lcssa54695502,
        p_lcssa54655500,
        p_lcssa54635498,
        p_lcssa54595496,
        p_lcssa54575494,
        p_lcssa54535492,
        p_lcssa5490,
        add_ln315_1,
        out_y,
        cmp689,
        cmp230_1,
        cmp230,
        linebuf_yuv_3_address0,
        linebuf_yuv_3_ce0,
        linebuf_yuv_3_we0,
        linebuf_yuv_3_d0,
        linebuf_yuv_3_address1,
        linebuf_yuv_3_ce1,
        linebuf_yuv_3_q1,
        linebuf_yuv_2_address0,
        linebuf_yuv_2_ce0,
        linebuf_yuv_2_we0,
        linebuf_yuv_2_d0,
        linebuf_yuv_2_address1,
        linebuf_yuv_2_ce1,
        linebuf_yuv_2_q1,
        linebuf_yuv_1_address0,
        linebuf_yuv_1_ce0,
        linebuf_yuv_1_we0,
        linebuf_yuv_1_d0,
        linebuf_yuv_1_address1,
        linebuf_yuv_1_ce1,
        linebuf_yuv_1_q1,
        linebuf_yuv_address0,
        linebuf_yuv_ce0,
        linebuf_yuv_we0,
        linebuf_yuv_d0,
        linebuf_yuv_address1,
        linebuf_yuv_ce1,
        linebuf_yuv_q1,
        zext_ln283,
        cmp170,
        cmp84,
        bayerWindow_85_out,
        bayerWindow_85_out_ap_vld,
        bayerWindow_86_out,
        bayerWindow_86_out_ap_vld,
        bayerWindow_87_out,
        bayerWindow_87_out_ap_vld,
        bayerWindow_88_out,
        bayerWindow_88_out_ap_vld,
        bayerWindow_89_out,
        bayerWindow_89_out_ap_vld,
        bayerWindow_38_out,
        bayerWindow_38_out_ap_vld,
        bayerWindow_37_out,
        bayerWindow_37_out_ap_vld,
        bayerWindow_36_out,
        bayerWindow_36_out_ap_vld,
        bayerWindow_34_out,
        bayerWindow_34_out_ap_vld,
        bayerWindow_33_out,
        bayerWindow_33_out_ap_vld,
        bayerWindow_32_out,
        bayerWindow_32_out_ap_vld,
        bayerWindow_30_out,
        bayerWindow_30_out_ap_vld,
        bayerWindow_29_out,
        bayerWindow_29_out_ap_vld,
        bayerWindow_28_out,
        bayerWindow_28_out_ap_vld,
        bayerWindow_26_out,
        bayerWindow_26_out_ap_vld,
        bayerWindow_25_out,
        bayerWindow_25_out_ap_vld,
        bayerWindow_24_out,
        bayerWindow_24_out_ap_vld,
        bayerWindow_22_out,
        bayerWindow_22_out_ap_vld,
        bayerWindow_21_out,
        bayerWindow_21_out_ap_vld,
        bayerWindow_20_out,
        bayerWindow_20_out_ap_vld,
        p_out,
        p_out_ap_vld,
        p_out1,
        p_out1_ap_vld,
        p_out2,
        p_out2_ap_vld,
        p_out3,
        p_out3_ap_vld,
        p_out4,
        p_out4_ap_vld,
        p_out5,
        p_out5_ap_vld,
        p_out6,
        p_out6_ap_vld,
        p_out7,
        p_out7_ap_vld,
        p_out8,
        p_out8_ap_vld,
        p_out9,
        p_out9_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [39:0] imgBayer_dout;
input  [2:0] imgBayer_num_data_valid;
input  [2:0] imgBayer_fifo_cap;
input   imgBayer_empty_n;
output   imgBayer_read;
output  [119:0] imgG_din;
input  [2:0] imgG_num_data_valid;
input  [2:0] imgG_fifo_cap;
input   imgG_full_n;
output   imgG_write;
input  [9:0] bayerWindow_80;
input  [9:0] bayerWindow_81;
input  [9:0] bayerWindow_82;
input  [9:0] bayerWindow_83;
input  [9:0] bayerWindow_84;
input  [9:0] bayerWindow_18;
input  [9:0] bayerWindow_17;
input  [9:0] bayerWindow_16;
input  [9:0] bayerWindow_14;
input  [9:0] bayerWindow_13;
input  [9:0] bayerWindow_12;
input  [9:0] bayerWindow_10;
input  [9:0] bayerWindow_9;
input  [9:0] bayerWindow_8;
input  [9:0] bayerWindow_6;
input  [9:0] bayerWindow_5;
input  [9:0] bayerWindow_4;
input  [9:0] bayerWindow_2;
input  [9:0] bayerWindow_1;
input  [9:0] bayerWindow;
input  [9:0] p_lcssa54775508;
input  [9:0] p_lcssa54755506;
input  [9:0] p_lcssa54715504;
input  [9:0] p_lcssa54695502;
input  [9:0] p_lcssa54655500;
input  [9:0] p_lcssa54635498;
input  [9:0] p_lcssa54595496;
input  [9:0] p_lcssa54575494;
input  [9:0] p_lcssa54535492;
input  [9:0] p_lcssa5490;
input  [14:0] add_ln315_1;
input  [16:0] out_y;
input  [0:0] cmp689;
input  [0:0] cmp230_1;
input  [0:0] cmp230;
output  [7:0] linebuf_yuv_3_address0;
output   linebuf_yuv_3_ce0;
output   linebuf_yuv_3_we0;
output  [39:0] linebuf_yuv_3_d0;
output  [7:0] linebuf_yuv_3_address1;
output   linebuf_yuv_3_ce1;
input  [39:0] linebuf_yuv_3_q1;
output  [7:0] linebuf_yuv_2_address0;
output   linebuf_yuv_2_ce0;
output   linebuf_yuv_2_we0;
output  [39:0] linebuf_yuv_2_d0;
output  [7:0] linebuf_yuv_2_address1;
output   linebuf_yuv_2_ce1;
input  [39:0] linebuf_yuv_2_q1;
output  [7:0] linebuf_yuv_1_address0;
output   linebuf_yuv_1_ce0;
output   linebuf_yuv_1_we0;
output  [39:0] linebuf_yuv_1_d0;
output  [7:0] linebuf_yuv_1_address1;
output   linebuf_yuv_1_ce1;
input  [39:0] linebuf_yuv_1_q1;
output  [7:0] linebuf_yuv_address0;
output   linebuf_yuv_ce0;
output   linebuf_yuv_we0;
output  [39:0] linebuf_yuv_d0;
output  [7:0] linebuf_yuv_address1;
output   linebuf_yuv_ce1;
input  [39:0] linebuf_yuv_q1;
input  [15:0] zext_ln283;
input  [0:0] cmp170;
input  [0:0] cmp84;
output  [9:0] bayerWindow_85_out;
output   bayerWindow_85_out_ap_vld;
output  [9:0] bayerWindow_86_out;
output   bayerWindow_86_out_ap_vld;
output  [9:0] bayerWindow_87_out;
output   bayerWindow_87_out_ap_vld;
output  [9:0] bayerWindow_88_out;
output   bayerWindow_88_out_ap_vld;
output  [9:0] bayerWindow_89_out;
output   bayerWindow_89_out_ap_vld;
output  [9:0] bayerWindow_38_out;
output   bayerWindow_38_out_ap_vld;
output  [9:0] bayerWindow_37_out;
output   bayerWindow_37_out_ap_vld;
output  [9:0] bayerWindow_36_out;
output   bayerWindow_36_out_ap_vld;
output  [9:0] bayerWindow_34_out;
output   bayerWindow_34_out_ap_vld;
output  [9:0] bayerWindow_33_out;
output   bayerWindow_33_out_ap_vld;
output  [9:0] bayerWindow_32_out;
output   bayerWindow_32_out_ap_vld;
output  [9:0] bayerWindow_30_out;
output   bayerWindow_30_out_ap_vld;
output  [9:0] bayerWindow_29_out;
output   bayerWindow_29_out_ap_vld;
output  [9:0] bayerWindow_28_out;
output   bayerWindow_28_out_ap_vld;
output  [9:0] bayerWindow_26_out;
output   bayerWindow_26_out_ap_vld;
output  [9:0] bayerWindow_25_out;
output   bayerWindow_25_out_ap_vld;
output  [9:0] bayerWindow_24_out;
output   bayerWindow_24_out_ap_vld;
output  [9:0] bayerWindow_22_out;
output   bayerWindow_22_out_ap_vld;
output  [9:0] bayerWindow_21_out;
output   bayerWindow_21_out_ap_vld;
output  [9:0] bayerWindow_20_out;
output   bayerWindow_20_out_ap_vld;
output  [9:0] p_out;
output   p_out_ap_vld;
output  [9:0] p_out1;
output   p_out1_ap_vld;
output  [9:0] p_out2;
output   p_out2_ap_vld;
output  [9:0] p_out3;
output   p_out3_ap_vld;
output  [9:0] p_out4;
output   p_out4_ap_vld;
output  [9:0] p_out5;
output   p_out5_ap_vld;
output  [9:0] p_out6;
output   p_out6_ap_vld;
output  [9:0] p_out7;
output   p_out7_ap_vld;
output  [9:0] p_out8;
output   p_out8_ap_vld;
output  [9:0] p_out9;
output   p_out9_ap_vld;

reg ap_idle;
reg imgBayer_read;
reg imgG_write;
reg linebuf_yuv_3_ce0;
reg linebuf_yuv_3_we0;
reg linebuf_yuv_3_ce1;
reg linebuf_yuv_2_ce0;
reg linebuf_yuv_2_we0;
reg linebuf_yuv_2_ce1;
reg linebuf_yuv_1_ce0;
reg linebuf_yuv_1_we0;
reg linebuf_yuv_1_ce1;
reg linebuf_yuv_ce0;
reg linebuf_yuv_we0;
reg linebuf_yuv_ce1;
reg bayerWindow_85_out_ap_vld;
reg bayerWindow_86_out_ap_vld;
reg bayerWindow_87_out_ap_vld;
reg bayerWindow_88_out_ap_vld;
reg bayerWindow_89_out_ap_vld;
reg bayerWindow_38_out_ap_vld;
reg bayerWindow_37_out_ap_vld;
reg bayerWindow_36_out_ap_vld;
reg bayerWindow_34_out_ap_vld;
reg bayerWindow_33_out_ap_vld;
reg bayerWindow_32_out_ap_vld;
reg bayerWindow_30_out_ap_vld;
reg bayerWindow_29_out_ap_vld;
reg bayerWindow_28_out_ap_vld;
reg bayerWindow_26_out_ap_vld;
reg bayerWindow_25_out_ap_vld;
reg bayerWindow_24_out_ap_vld;
reg bayerWindow_22_out_ap_vld;
reg bayerWindow_21_out_ap_vld;
reg bayerWindow_20_out_ap_vld;
reg p_out_ap_vld;
reg p_out1_ap_vld;
reg p_out2_ap_vld;
reg p_out3_ap_vld;
reg p_out4_ap_vld;
reg p_out5_ap_vld;
reg p_out6_ap_vld;
reg p_out7_ap_vld;
reg p_out8_ap_vld;
reg p_out9_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_idle_pp0;
reg   [0:0] icmp_ln318_reg_9409;
reg   [0:0] icmp_ln328_reg_9418;
wire   [0:0] cmp84_read_reg_9369;
reg    ap_predicate_op163_read_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] tmp_123_reg_9456;
reg   [0:0] tmp_123_reg_9456_pp0_iter25_reg;
reg    ap_block_state27_pp0_stage0_iter26;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln318_fu_2137_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [9:0] DIV1_TABLE_address0;
reg    DIV1_TABLE_ce0;
wire   [9:0] DIV1_TABLE_q0;
wire   [9:0] DIV1_TABLE_address1;
reg    DIV1_TABLE_ce1;
wire   [9:0] DIV1_TABLE_q1;
wire   [9:0] DIV1_TABLE_address2;
reg    DIV1_TABLE_ce2;
wire   [9:0] DIV1_TABLE_q2;
wire   [9:0] DIV1_TABLE_address3;
reg    DIV1_TABLE_ce3;
wire   [9:0] DIV1_TABLE_q3;
wire   [9:0] DIV1_TABLE_address4;
reg    DIV1_TABLE_ce4;
wire   [9:0] DIV1_TABLE_q4;
wire   [9:0] DIV1_TABLE_address5;
reg    DIV1_TABLE_ce5;
wire   [9:0] DIV1_TABLE_q5;
wire   [9:0] DIV1_TABLE_address6;
reg    DIV1_TABLE_ce6;
wire   [9:0] DIV1_TABLE_q6;
wire   [9:0] DIV1_TABLE_address7;
reg    DIV1_TABLE_ce7;
wire   [9:0] DIV1_TABLE_q7;
wire   [9:0] DIV1_TABLE_address8;
reg    DIV1_TABLE_ce8;
wire   [9:0] DIV1_TABLE_q8;
wire   [9:0] DIV1_TABLE_address9;
reg    DIV1_TABLE_ce9;
wire   [9:0] DIV1_TABLE_q9;
wire   [9:0] DIV1_TABLE_address10;
reg    DIV1_TABLE_ce10;
wire   [9:0] DIV1_TABLE_q10;
wire   [9:0] DIV1_TABLE_address11;
reg    DIV1_TABLE_ce11;
wire   [9:0] DIV1_TABLE_q11;
wire   [9:0] DIV1_TABLE_address12;
reg    DIV1_TABLE_ce12;
wire   [9:0] DIV1_TABLE_q12;
wire   [9:0] DIV1_TABLE_address13;
reg    DIV1_TABLE_ce13;
wire   [9:0] DIV1_TABLE_q13;
wire   [9:0] DIV1_TABLE_address14;
reg    DIV1_TABLE_ce14;
wire   [9:0] DIV1_TABLE_q14;
wire   [9:0] DIV1_TABLE_address15;
reg    DIV1_TABLE_ce15;
wire   [9:0] DIV1_TABLE_q15;
wire   [11:0] DIV2_TABLE_address0;
reg    DIV2_TABLE_ce0;
wire   [17:0] DIV2_TABLE_q0;
wire   [11:0] DIV2_TABLE_address1;
reg    DIV2_TABLE_ce1;
wire   [17:0] DIV2_TABLE_q1;
wire   [11:0] DIV2_TABLE_address2;
reg    DIV2_TABLE_ce2;
wire   [17:0] DIV2_TABLE_q2;
wire   [11:0] DIV2_TABLE_address3;
reg    DIV2_TABLE_ce3;
wire   [17:0] DIV2_TABLE_q3;
reg    imgG_blk_n;
wire    ap_block_pp0_stage0;
reg    imgBayer_blk_n;
reg   [9:0] bayerWindow_77_reg_1015;
reg   [9:0] bayerWindow_76_reg_1026;
reg   [9:0] bayerWindow_73_reg_1046;
reg   [9:0] bayerWindow_72_reg_1056;
reg   [9:0] bayerWindow_69_reg_1075;
reg   [9:0] bayerWindow_68_reg_1085;
reg   [9:0] bayerWindow_65_reg_1104;
reg   [9:0] bayerWindow_64_reg_1114;
reg   [9:0] bayerWindow_61_reg_1133;
reg   [9:0] bayerWindow_60_reg_1143;
reg   [9:0] empty_185_reg_1153;
reg   [9:0] empty_187_reg_1163;
reg   [9:0] empty_191_reg_1173;
reg   [9:0] empty_193_reg_1183;
reg   [9:0] g_9_reg_1193;
reg   [9:0] g_9_reg_1193_pp0_iter4_reg;
reg    ap_block_pp0_stage0_11001;
reg   [9:0] g_9_reg_1193_pp0_iter5_reg;
reg   [9:0] g_9_reg_1193_pp0_iter6_reg;
reg   [9:0] g_9_reg_1193_pp0_iter7_reg;
reg   [9:0] g_9_reg_1193_pp0_iter8_reg;
reg   [9:0] g_9_reg_1193_pp0_iter9_reg;
reg   [9:0] g_9_reg_1193_pp0_iter10_reg;
reg   [9:0] g_9_reg_1193_pp0_iter11_reg;
reg   [9:0] g_9_reg_1193_pp0_iter12_reg;
reg   [9:0] g_9_reg_1193_pp0_iter13_reg;
reg   [9:0] g_9_reg_1193_pp0_iter14_reg;
reg   [9:0] g_9_reg_1193_pp0_iter15_reg;
reg   [9:0] g_9_reg_1193_pp0_iter16_reg;
reg   [9:0] g_9_reg_1193_pp0_iter17_reg;
reg   [9:0] g_9_reg_1193_pp0_iter18_reg;
reg   [9:0] g_9_reg_1193_pp0_iter19_reg;
reg   [9:0] g_9_reg_1193_pp0_iter20_reg;
reg   [9:0] g_9_reg_1193_pp0_iter21_reg;
reg   [9:0] g_9_reg_1193_pp0_iter22_reg;
reg   [9:0] g_9_reg_1193_pp0_iter23_reg;
reg   [9:0] g_6_reg_1203;
reg   [9:0] g_6_reg_1203_pp0_iter4_reg;
reg   [9:0] g_6_reg_1203_pp0_iter5_reg;
reg   [9:0] g_6_reg_1203_pp0_iter6_reg;
reg   [9:0] g_6_reg_1203_pp0_iter7_reg;
reg   [9:0] g_6_reg_1203_pp0_iter8_reg;
reg   [9:0] g_6_reg_1203_pp0_iter9_reg;
reg   [9:0] g_6_reg_1203_pp0_iter10_reg;
reg   [9:0] g_6_reg_1203_pp0_iter11_reg;
reg   [9:0] g_6_reg_1203_pp0_iter12_reg;
reg   [9:0] g_6_reg_1203_pp0_iter13_reg;
reg   [9:0] g_6_reg_1203_pp0_iter14_reg;
reg   [9:0] g_6_reg_1203_pp0_iter15_reg;
reg   [9:0] g_6_reg_1203_pp0_iter16_reg;
reg   [9:0] g_6_reg_1203_pp0_iter17_reg;
reg   [9:0] g_6_reg_1203_pp0_iter18_reg;
reg   [9:0] g_6_reg_1203_pp0_iter19_reg;
reg   [9:0] g_6_reg_1203_pp0_iter20_reg;
reg   [9:0] g_6_reg_1203_pp0_iter21_reg;
reg   [9:0] g_6_reg_1203_pp0_iter22_reg;
reg   [9:0] g_6_reg_1203_pp0_iter23_reg;
reg   [9:0] empty_199_reg_1213;
reg   [9:0] empty_201_reg_1223;
reg   [9:0] empty_205_reg_1233;
reg   [9:0] empty_207_reg_1243;
reg   [9:0] g_3_reg_1325;
reg   [9:0] g_3_reg_1325_pp0_iter5_reg;
reg   [9:0] g_3_reg_1325_pp0_iter6_reg;
reg   [9:0] g_3_reg_1325_pp0_iter7_reg;
reg   [9:0] g_3_reg_1325_pp0_iter8_reg;
reg   [9:0] g_3_reg_1325_pp0_iter9_reg;
reg   [9:0] g_3_reg_1325_pp0_iter10_reg;
reg   [9:0] g_3_reg_1325_pp0_iter11_reg;
reg   [9:0] g_3_reg_1325_pp0_iter12_reg;
reg   [9:0] g_3_reg_1325_pp0_iter13_reg;
reg   [9:0] g_3_reg_1325_pp0_iter14_reg;
reg   [9:0] g_3_reg_1325_pp0_iter15_reg;
reg   [9:0] g_3_reg_1325_pp0_iter16_reg;
reg   [9:0] g_3_reg_1325_pp0_iter17_reg;
reg   [9:0] g_3_reg_1325_pp0_iter18_reg;
reg   [9:0] g_3_reg_1325_pp0_iter19_reg;
reg   [9:0] g_3_reg_1325_pp0_iter20_reg;
reg   [9:0] g_3_reg_1325_pp0_iter21_reg;
reg   [9:0] g_3_reg_1325_pp0_iter22_reg;
reg   [9:0] g_3_reg_1325_pp0_iter23_reg;
reg   [9:0] g_reg_1335;
reg   [9:0] g_reg_1335_pp0_iter5_reg;
reg   [9:0] g_reg_1335_pp0_iter6_reg;
reg   [9:0] g_reg_1335_pp0_iter7_reg;
reg   [9:0] g_reg_1335_pp0_iter8_reg;
reg   [9:0] g_reg_1335_pp0_iter9_reg;
reg   [9:0] g_reg_1335_pp0_iter10_reg;
reg   [9:0] g_reg_1335_pp0_iter11_reg;
reg   [9:0] g_reg_1335_pp0_iter12_reg;
reg   [9:0] g_reg_1335_pp0_iter13_reg;
reg   [9:0] g_reg_1335_pp0_iter14_reg;
reg   [9:0] g_reg_1335_pp0_iter15_reg;
reg   [9:0] g_reg_1335_pp0_iter16_reg;
reg   [9:0] g_reg_1335_pp0_iter17_reg;
reg   [9:0] g_reg_1335_pp0_iter18_reg;
reg   [9:0] g_reg_1335_pp0_iter19_reg;
reg   [9:0] g_reg_1335_pp0_iter20_reg;
reg   [9:0] g_reg_1335_pp0_iter21_reg;
reg   [9:0] g_reg_1335_pp0_iter22_reg;
reg   [9:0] g_reg_1335_pp0_iter23_reg;
reg   [9:0] phi_ln509_reg_1435;
reg   [9:0] phi_ln511_reg_1456;
reg   [9:0] phi_ln509_1_reg_1468;
reg   [9:0] phi_ln511_1_reg_1489;
reg   [9:0] phi_ln509_2_reg_1501;
reg   [9:0] phi_ln511_2_reg_1522;
reg   [9:0] phi_ln509_3_reg_1534;
reg   [9:0] phi_ln511_3_reg_1555;
wire   [0:0] cmp230_read_reg_9389;
wire   [0:0] cmp230_1_read_reg_9393;
reg   [0:0] icmp_ln318_reg_9409_pp0_iter1_reg;
reg   [0:0] icmp_ln318_reg_9409_pp0_iter2_reg;
reg   [0:0] icmp_ln318_reg_9409_pp0_iter3_reg;
reg   [0:0] icmp_ln318_reg_9409_pp0_iter4_reg;
reg   [0:0] icmp_ln318_reg_9409_pp0_iter5_reg;
reg   [0:0] icmp_ln318_reg_9409_pp0_iter6_reg;
reg   [0:0] icmp_ln318_reg_9409_pp0_iter7_reg;
reg   [0:0] icmp_ln318_reg_9409_pp0_iter8_reg;
reg   [0:0] icmp_ln318_reg_9409_pp0_iter9_reg;
reg   [0:0] icmp_ln318_reg_9409_pp0_iter10_reg;
reg   [0:0] icmp_ln318_reg_9409_pp0_iter11_reg;
reg   [0:0] icmp_ln318_reg_9409_pp0_iter12_reg;
reg   [0:0] icmp_ln318_reg_9409_pp0_iter13_reg;
reg   [0:0] icmp_ln318_reg_9409_pp0_iter14_reg;
reg   [0:0] icmp_ln318_reg_9409_pp0_iter15_reg;
reg   [0:0] icmp_ln318_reg_9409_pp0_iter16_reg;
reg   [0:0] icmp_ln318_reg_9409_pp0_iter17_reg;
reg   [0:0] icmp_ln318_reg_9409_pp0_iter18_reg;
reg   [0:0] icmp_ln318_reg_9409_pp0_iter19_reg;
reg   [0:0] icmp_ln318_reg_9409_pp0_iter20_reg;
reg   [0:0] icmp_ln318_reg_9409_pp0_iter21_reg;
reg   [0:0] icmp_ln318_reg_9409_pp0_iter22_reg;
reg   [0:0] icmp_ln318_reg_9409_pp0_iter23_reg;
reg   [0:0] icmp_ln318_reg_9409_pp0_iter24_reg;
wire   [14:0] add_ln323_fu_2143_p2;
reg   [14:0] add_ln323_reg_9413;
wire   [0:0] icmp_ln328_fu_2155_p2;
reg   [0:0] icmp_ln328_reg_9418_pp0_iter1_reg;
reg   [0:0] icmp_ln328_reg_9418_pp0_iter2_reg;
wire   [0:0] cmp147_fu_2161_p2;
reg   [0:0] cmp147_reg_9422;
reg   [0:0] cmp147_reg_9422_pp0_iter1_reg;
reg   [0:0] cmp147_reg_9422_pp0_iter2_reg;
reg   [0:0] tmp_123_reg_9456_pp0_iter1_reg;
reg   [0:0] tmp_123_reg_9456_pp0_iter2_reg;
reg   [0:0] tmp_123_reg_9456_pp0_iter3_reg;
reg   [0:0] tmp_123_reg_9456_pp0_iter4_reg;
reg   [0:0] tmp_123_reg_9456_pp0_iter5_reg;
reg   [0:0] tmp_123_reg_9456_pp0_iter6_reg;
reg   [0:0] tmp_123_reg_9456_pp0_iter7_reg;
reg   [0:0] tmp_123_reg_9456_pp0_iter8_reg;
reg   [0:0] tmp_123_reg_9456_pp0_iter9_reg;
reg   [0:0] tmp_123_reg_9456_pp0_iter10_reg;
reg   [0:0] tmp_123_reg_9456_pp0_iter11_reg;
reg   [0:0] tmp_123_reg_9456_pp0_iter12_reg;
reg   [0:0] tmp_123_reg_9456_pp0_iter13_reg;
reg   [0:0] tmp_123_reg_9456_pp0_iter14_reg;
reg   [0:0] tmp_123_reg_9456_pp0_iter15_reg;
reg   [0:0] tmp_123_reg_9456_pp0_iter16_reg;
reg   [0:0] tmp_123_reg_9456_pp0_iter17_reg;
reg   [0:0] tmp_123_reg_9456_pp0_iter18_reg;
reg   [0:0] tmp_123_reg_9456_pp0_iter19_reg;
reg   [0:0] tmp_123_reg_9456_pp0_iter20_reg;
reg   [0:0] tmp_123_reg_9456_pp0_iter21_reg;
reg   [0:0] tmp_123_reg_9456_pp0_iter22_reg;
reg   [0:0] tmp_123_reg_9456_pp0_iter23_reg;
reg   [0:0] tmp_123_reg_9456_pp0_iter24_reg;
reg   [7:0] linebuf_yuv_addr_reg_9460;
reg   [7:0] linebuf_yuv_1_addr_reg_9466;
reg   [7:0] linebuf_yuv_1_addr_reg_9466_pp0_iter2_reg;
reg   [7:0] linebuf_yuv_2_addr_reg_9472;
reg   [7:0] linebuf_yuv_2_addr_reg_9472_pp0_iter2_reg;
reg   [7:0] linebuf_yuv_3_addr_reg_9478;
reg   [7:0] linebuf_yuv_3_addr_reg_9478_pp0_iter2_reg;
reg   [39:0] imgBayer_read_reg_9484;
wire   [9:0] pixBuf_185_fu_2204_p1;
reg   [9:0] bayerWindow_90_reg_9509;
reg   [9:0] bayerWindow_90_reg_9509_pp0_iter3_reg;
reg   [9:0] bayerWindow_90_reg_9509_pp0_iter4_reg;
reg   [9:0] bayerWindow_90_reg_9509_pp0_iter5_reg;
reg   [9:0] bayerWindow_90_reg_9509_pp0_iter6_reg;
reg   [9:0] bayerWindow_90_reg_9509_pp0_iter7_reg;
reg   [9:0] bayerWindow_90_reg_9509_pp0_iter8_reg;
reg   [9:0] bayerWindow_90_reg_9509_pp0_iter9_reg;
reg   [9:0] bayerWindow_90_reg_9509_pp0_iter10_reg;
reg   [9:0] bayerWindow_90_reg_9509_pp0_iter11_reg;
reg   [9:0] bayerWindow_90_reg_9509_pp0_iter12_reg;
reg   [9:0] bayerWindow_90_reg_9509_pp0_iter13_reg;
reg   [9:0] bayerWindow_90_reg_9509_pp0_iter14_reg;
reg   [9:0] bayerWindow_90_reg_9509_pp0_iter15_reg;
reg   [9:0] bayerWindow_90_reg_9509_pp0_iter16_reg;
reg   [9:0] bayerWindow_90_reg_9509_pp0_iter17_reg;
reg   [9:0] bayerWindow_90_reg_9509_pp0_iter18_reg;
reg   [9:0] bayerWindow_90_reg_9509_pp0_iter19_reg;
reg   [9:0] bayerWindow_90_reg_9509_pp0_iter20_reg;
reg   [9:0] bayerWindow_90_reg_9509_pp0_iter21_reg;
reg   [9:0] bayerWindow_90_reg_9509_pp0_iter22_reg;
reg   [9:0] bayerWindow_90_reg_9509_pp0_iter23_reg;
reg   [9:0] bayerWindow_90_reg_9509_pp0_iter24_reg;
wire   [9:0] bayerWindow_71_fu_2241_p1;
reg   [9:0] bayerWindow_71_reg_9519;
reg   [9:0] bayerWindow_75_reg_9532;
reg   [9:0] bayerWindow_79_reg_9539;
reg   [9:0] bayerWindow_85_reg_9546;
wire   [9:0] bayerWindow_58_fu_2275_p1;
reg   [9:0] bayerWindow_58_reg_9553;
reg   [9:0] bayerWindow_59_reg_9565;
reg   [9:0] bayerWindow_63_reg_9571;
reg   [9:0] bayerWindow_67_reg_9577;
wire   [9:0] bayerWindow_54_fu_2309_p1;
reg   [9:0] bayerWindow_54_reg_9583;
reg   [9:0] bayerWindow_55_reg_9595;
reg   [9:0] bayerWindow_56_reg_9601;
reg   [9:0] bayerWindow_57_reg_9607;
wire   [9:0] bayerWindow_50_fu_2343_p1;
reg   [9:0] bayerWindow_50_reg_9613;
reg   [9:0] bayerWindow_51_reg_9624;
reg   [9:0] bayerWindow_52_reg_9629;
reg   [9:0] bayerWindow_94_reg_9634;
reg   [9:0] bayerWindow_94_reg_9634_pp0_iter4_reg;
reg   [9:0] bayerWindow_94_reg_9634_pp0_iter5_reg;
reg   [9:0] bayerWindow_94_reg_9634_pp0_iter6_reg;
reg   [9:0] bayerWindow_94_reg_9634_pp0_iter7_reg;
reg   [9:0] bayerWindow_94_reg_9634_pp0_iter8_reg;
reg   [9:0] bayerWindow_94_reg_9634_pp0_iter9_reg;
reg   [9:0] bayerWindow_94_reg_9634_pp0_iter10_reg;
reg   [9:0] bayerWindow_94_reg_9634_pp0_iter11_reg;
reg   [9:0] bayerWindow_94_reg_9634_pp0_iter12_reg;
reg   [9:0] bayerWindow_94_reg_9634_pp0_iter13_reg;
reg   [9:0] bayerWindow_94_reg_9634_pp0_iter14_reg;
reg   [9:0] bayerWindow_94_reg_9634_pp0_iter15_reg;
reg   [9:0] bayerWindow_94_reg_9634_pp0_iter16_reg;
reg   [9:0] bayerWindow_94_reg_9634_pp0_iter17_reg;
reg   [9:0] bayerWindow_94_reg_9634_pp0_iter18_reg;
reg   [9:0] bayerWindow_94_reg_9634_pp0_iter19_reg;
reg   [9:0] bayerWindow_94_reg_9634_pp0_iter20_reg;
reg   [9:0] bayerWindow_94_reg_9634_pp0_iter21_reg;
reg   [9:0] bayerWindow_94_reg_9634_pp0_iter22_reg;
reg   [9:0] bayerWindow_94_reg_9634_pp0_iter23_reg;
reg   [9:0] bayerWindow_94_reg_9634_pp0_iter24_reg;
reg   [9:0] bayerWindow_93_reg_9639;
reg   [9:0] bayerWindow_93_reg_9639_pp0_iter4_reg;
reg   [9:0] bayerWindow_93_reg_9639_pp0_iter5_reg;
reg   [9:0] bayerWindow_93_reg_9639_pp0_iter6_reg;
reg   [9:0] bayerWindow_93_reg_9639_pp0_iter7_reg;
reg   [9:0] bayerWindow_93_reg_9639_pp0_iter8_reg;
reg   [9:0] bayerWindow_93_reg_9639_pp0_iter9_reg;
reg   [9:0] bayerWindow_93_reg_9639_pp0_iter10_reg;
reg   [9:0] bayerWindow_93_reg_9639_pp0_iter11_reg;
reg   [9:0] bayerWindow_93_reg_9639_pp0_iter12_reg;
reg   [9:0] bayerWindow_93_reg_9639_pp0_iter13_reg;
reg   [9:0] bayerWindow_93_reg_9639_pp0_iter14_reg;
reg   [9:0] bayerWindow_93_reg_9639_pp0_iter15_reg;
reg   [9:0] bayerWindow_93_reg_9639_pp0_iter16_reg;
reg   [9:0] bayerWindow_93_reg_9639_pp0_iter17_reg;
reg   [9:0] bayerWindow_93_reg_9639_pp0_iter18_reg;
reg   [9:0] bayerWindow_93_reg_9639_pp0_iter19_reg;
reg   [9:0] bayerWindow_93_reg_9639_pp0_iter20_reg;
reg   [9:0] bayerWindow_93_reg_9639_pp0_iter21_reg;
reg   [9:0] bayerWindow_93_reg_9639_pp0_iter22_reg;
reg   [9:0] bayerWindow_93_reg_9639_pp0_iter23_reg;
reg   [9:0] bayerWindow_93_reg_9639_pp0_iter24_reg;
reg   [9:0] bayerWindow_92_reg_9644;
reg   [9:0] bayerWindow_92_reg_9644_pp0_iter4_reg;
reg   [9:0] bayerWindow_92_reg_9644_pp0_iter5_reg;
reg   [9:0] bayerWindow_92_reg_9644_pp0_iter6_reg;
reg   [9:0] bayerWindow_92_reg_9644_pp0_iter7_reg;
reg   [9:0] bayerWindow_92_reg_9644_pp0_iter8_reg;
reg   [9:0] bayerWindow_92_reg_9644_pp0_iter9_reg;
reg   [9:0] bayerWindow_92_reg_9644_pp0_iter10_reg;
reg   [9:0] bayerWindow_92_reg_9644_pp0_iter11_reg;
reg   [9:0] bayerWindow_92_reg_9644_pp0_iter12_reg;
reg   [9:0] bayerWindow_92_reg_9644_pp0_iter13_reg;
reg   [9:0] bayerWindow_92_reg_9644_pp0_iter14_reg;
reg   [9:0] bayerWindow_92_reg_9644_pp0_iter15_reg;
reg   [9:0] bayerWindow_92_reg_9644_pp0_iter16_reg;
reg   [9:0] bayerWindow_92_reg_9644_pp0_iter17_reg;
reg   [9:0] bayerWindow_92_reg_9644_pp0_iter18_reg;
reg   [9:0] bayerWindow_92_reg_9644_pp0_iter19_reg;
reg   [9:0] bayerWindow_92_reg_9644_pp0_iter20_reg;
reg   [9:0] bayerWindow_92_reg_9644_pp0_iter21_reg;
reg   [9:0] bayerWindow_92_reg_9644_pp0_iter22_reg;
reg   [9:0] bayerWindow_92_reg_9644_pp0_iter23_reg;
reg   [9:0] bayerWindow_92_reg_9644_pp0_iter24_reg;
reg   [9:0] bayerWindow_91_reg_9649;
reg   [9:0] bayerWindow_91_reg_9649_pp0_iter4_reg;
reg   [9:0] bayerWindow_91_reg_9649_pp0_iter5_reg;
reg   [9:0] bayerWindow_91_reg_9649_pp0_iter6_reg;
reg   [9:0] bayerWindow_91_reg_9649_pp0_iter7_reg;
reg   [9:0] bayerWindow_91_reg_9649_pp0_iter8_reg;
reg   [9:0] bayerWindow_91_reg_9649_pp0_iter9_reg;
reg   [9:0] bayerWindow_91_reg_9649_pp0_iter10_reg;
reg   [9:0] bayerWindow_91_reg_9649_pp0_iter11_reg;
reg   [9:0] bayerWindow_91_reg_9649_pp0_iter12_reg;
reg   [9:0] bayerWindow_91_reg_9649_pp0_iter13_reg;
reg   [9:0] bayerWindow_91_reg_9649_pp0_iter14_reg;
reg   [9:0] bayerWindow_91_reg_9649_pp0_iter15_reg;
reg   [9:0] bayerWindow_91_reg_9649_pp0_iter16_reg;
reg   [9:0] bayerWindow_91_reg_9649_pp0_iter17_reg;
reg   [9:0] bayerWindow_91_reg_9649_pp0_iter18_reg;
reg   [9:0] bayerWindow_91_reg_9649_pp0_iter19_reg;
reg   [9:0] bayerWindow_91_reg_9649_pp0_iter20_reg;
reg   [9:0] bayerWindow_91_reg_9649_pp0_iter21_reg;
reg   [9:0] bayerWindow_91_reg_9649_pp0_iter22_reg;
reg   [9:0] bayerWindow_91_reg_9649_pp0_iter23_reg;
reg   [9:0] bayerWindow_91_reg_9649_pp0_iter24_reg;
reg   [9:0] p_load134_reg_9654;
reg   [9:0] p_load134_reg_9654_pp0_iter4_reg;
reg   [9:0] p_load134_reg_9654_pp0_iter5_reg;
reg   [9:0] p_load134_reg_9654_pp0_iter6_reg;
reg   [9:0] p_load134_reg_9654_pp0_iter7_reg;
reg   [9:0] p_load134_reg_9654_pp0_iter8_reg;
reg   [9:0] p_load134_reg_9654_pp0_iter9_reg;
reg   [9:0] p_load134_reg_9654_pp0_iter10_reg;
reg   [9:0] p_load134_reg_9654_pp0_iter11_reg;
reg   [9:0] p_load134_reg_9654_pp0_iter12_reg;
reg   [9:0] p_load134_reg_9654_pp0_iter13_reg;
reg   [9:0] p_load134_reg_9654_pp0_iter14_reg;
reg   [9:0] p_load134_reg_9654_pp0_iter15_reg;
reg   [9:0] p_load134_reg_9654_pp0_iter16_reg;
reg   [9:0] p_load134_reg_9654_pp0_iter17_reg;
reg   [9:0] p_load134_reg_9654_pp0_iter18_reg;
reg   [9:0] p_load134_reg_9654_pp0_iter19_reg;
reg   [9:0] p_load134_reg_9654_pp0_iter20_reg;
reg   [9:0] p_load134_reg_9654_pp0_iter21_reg;
reg   [9:0] p_load134_reg_9654_pp0_iter22_reg;
reg   [9:0] p_load134_reg_9654_pp0_iter23_reg;
reg   [9:0] p_load134_reg_9654_pp0_iter24_reg;
reg   [9:0] p_load133_reg_9660;
reg   [9:0] p_load133_reg_9660_pp0_iter4_reg;
reg   [9:0] p_load133_reg_9660_pp0_iter5_reg;
reg   [9:0] p_load133_reg_9660_pp0_iter6_reg;
reg   [9:0] p_load133_reg_9660_pp0_iter7_reg;
reg   [9:0] p_load133_reg_9660_pp0_iter8_reg;
reg   [9:0] p_load133_reg_9660_pp0_iter9_reg;
reg   [9:0] p_load133_reg_9660_pp0_iter10_reg;
reg   [9:0] p_load133_reg_9660_pp0_iter11_reg;
reg   [9:0] p_load133_reg_9660_pp0_iter12_reg;
reg   [9:0] p_load133_reg_9660_pp0_iter13_reg;
reg   [9:0] p_load133_reg_9660_pp0_iter14_reg;
reg   [9:0] p_load133_reg_9660_pp0_iter15_reg;
reg   [9:0] p_load133_reg_9660_pp0_iter16_reg;
reg   [9:0] p_load133_reg_9660_pp0_iter17_reg;
reg   [9:0] p_load133_reg_9660_pp0_iter18_reg;
reg   [9:0] p_load133_reg_9660_pp0_iter19_reg;
reg   [9:0] p_load133_reg_9660_pp0_iter20_reg;
reg   [9:0] p_load133_reg_9660_pp0_iter21_reg;
reg   [9:0] p_load133_reg_9660_pp0_iter22_reg;
reg   [9:0] p_load133_reg_9660_pp0_iter23_reg;
reg   [9:0] p_load133_reg_9660_pp0_iter24_reg;
reg   [9:0] p_load132_reg_9666;
reg   [9:0] p_load132_reg_9666_pp0_iter4_reg;
reg   [9:0] p_load132_reg_9666_pp0_iter5_reg;
reg   [9:0] p_load132_reg_9666_pp0_iter6_reg;
reg   [9:0] p_load132_reg_9666_pp0_iter7_reg;
reg   [9:0] p_load132_reg_9666_pp0_iter8_reg;
reg   [9:0] p_load132_reg_9666_pp0_iter9_reg;
reg   [9:0] p_load132_reg_9666_pp0_iter10_reg;
reg   [9:0] p_load132_reg_9666_pp0_iter11_reg;
reg   [9:0] p_load132_reg_9666_pp0_iter12_reg;
reg   [9:0] p_load132_reg_9666_pp0_iter13_reg;
reg   [9:0] p_load132_reg_9666_pp0_iter14_reg;
reg   [9:0] p_load132_reg_9666_pp0_iter15_reg;
reg   [9:0] p_load132_reg_9666_pp0_iter16_reg;
reg   [9:0] p_load132_reg_9666_pp0_iter17_reg;
reg   [9:0] p_load132_reg_9666_pp0_iter18_reg;
reg   [9:0] p_load132_reg_9666_pp0_iter19_reg;
reg   [9:0] p_load132_reg_9666_pp0_iter20_reg;
reg   [9:0] p_load132_reg_9666_pp0_iter21_reg;
reg   [9:0] p_load132_reg_9666_pp0_iter22_reg;
reg   [9:0] p_load132_reg_9666_pp0_iter23_reg;
reg   [9:0] p_load132_reg_9666_pp0_iter24_reg;
reg   [9:0] p_load131_reg_9672;
reg   [9:0] p_load131_reg_9672_pp0_iter4_reg;
reg   [9:0] p_load131_reg_9672_pp0_iter5_reg;
reg   [9:0] p_load131_reg_9672_pp0_iter6_reg;
reg   [9:0] p_load131_reg_9672_pp0_iter7_reg;
reg   [9:0] p_load131_reg_9672_pp0_iter8_reg;
reg   [9:0] p_load131_reg_9672_pp0_iter9_reg;
reg   [9:0] p_load131_reg_9672_pp0_iter10_reg;
reg   [9:0] p_load131_reg_9672_pp0_iter11_reg;
reg   [9:0] p_load131_reg_9672_pp0_iter12_reg;
reg   [9:0] p_load131_reg_9672_pp0_iter13_reg;
reg   [9:0] p_load131_reg_9672_pp0_iter14_reg;
reg   [9:0] p_load131_reg_9672_pp0_iter15_reg;
reg   [9:0] p_load131_reg_9672_pp0_iter16_reg;
reg   [9:0] p_load131_reg_9672_pp0_iter17_reg;
reg   [9:0] p_load131_reg_9672_pp0_iter18_reg;
reg   [9:0] p_load131_reg_9672_pp0_iter19_reg;
reg   [9:0] p_load131_reg_9672_pp0_iter20_reg;
reg   [9:0] p_load131_reg_9672_pp0_iter21_reg;
reg   [9:0] p_load131_reg_9672_pp0_iter22_reg;
reg   [9:0] p_load131_reg_9672_pp0_iter23_reg;
reg   [9:0] p_load131_reg_9672_pp0_iter24_reg;
reg   [9:0] p_load130_reg_9678;
reg   [9:0] p_load130_reg_9678_pp0_iter4_reg;
reg   [9:0] p_load130_reg_9678_pp0_iter5_reg;
reg   [9:0] p_load130_reg_9678_pp0_iter6_reg;
reg   [9:0] p_load130_reg_9678_pp0_iter7_reg;
reg   [9:0] p_load130_reg_9678_pp0_iter8_reg;
reg   [9:0] p_load130_reg_9678_pp0_iter9_reg;
reg   [9:0] p_load130_reg_9678_pp0_iter10_reg;
reg   [9:0] p_load130_reg_9678_pp0_iter11_reg;
reg   [9:0] p_load130_reg_9678_pp0_iter12_reg;
reg   [9:0] p_load130_reg_9678_pp0_iter13_reg;
reg   [9:0] p_load130_reg_9678_pp0_iter14_reg;
reg   [9:0] p_load130_reg_9678_pp0_iter15_reg;
reg   [9:0] p_load130_reg_9678_pp0_iter16_reg;
reg   [9:0] p_load130_reg_9678_pp0_iter17_reg;
reg   [9:0] p_load130_reg_9678_pp0_iter18_reg;
reg   [9:0] p_load130_reg_9678_pp0_iter19_reg;
reg   [9:0] p_load130_reg_9678_pp0_iter20_reg;
reg   [9:0] p_load130_reg_9678_pp0_iter21_reg;
reg   [9:0] p_load130_reg_9678_pp0_iter22_reg;
reg   [9:0] p_load130_reg_9678_pp0_iter23_reg;
reg   [9:0] p_load130_reg_9678_pp0_iter24_reg;
reg   [9:0] p_load129_reg_9684;
reg   [9:0] p_load129_reg_9684_pp0_iter4_reg;
reg   [9:0] p_load129_reg_9684_pp0_iter5_reg;
reg   [9:0] p_load129_reg_9684_pp0_iter6_reg;
reg   [9:0] p_load129_reg_9684_pp0_iter7_reg;
reg   [9:0] p_load129_reg_9684_pp0_iter8_reg;
reg   [9:0] p_load129_reg_9684_pp0_iter9_reg;
reg   [9:0] p_load129_reg_9684_pp0_iter10_reg;
reg   [9:0] p_load129_reg_9684_pp0_iter11_reg;
reg   [9:0] p_load129_reg_9684_pp0_iter12_reg;
reg   [9:0] p_load129_reg_9684_pp0_iter13_reg;
reg   [9:0] p_load129_reg_9684_pp0_iter14_reg;
reg   [9:0] p_load129_reg_9684_pp0_iter15_reg;
reg   [9:0] p_load129_reg_9684_pp0_iter16_reg;
reg   [9:0] p_load129_reg_9684_pp0_iter17_reg;
reg   [9:0] p_load129_reg_9684_pp0_iter18_reg;
reg   [9:0] p_load129_reg_9684_pp0_iter19_reg;
reg   [9:0] p_load129_reg_9684_pp0_iter20_reg;
reg   [9:0] p_load129_reg_9684_pp0_iter21_reg;
reg   [9:0] p_load129_reg_9684_pp0_iter22_reg;
reg   [9:0] p_load129_reg_9684_pp0_iter23_reg;
reg   [9:0] p_load129_reg_9684_pp0_iter24_reg;
reg   [9:0] p_load128_reg_9690;
reg   [9:0] p_load128_reg_9690_pp0_iter4_reg;
reg   [9:0] p_load128_reg_9690_pp0_iter5_reg;
reg   [9:0] p_load128_reg_9690_pp0_iter6_reg;
reg   [9:0] p_load128_reg_9690_pp0_iter7_reg;
reg   [9:0] p_load128_reg_9690_pp0_iter8_reg;
reg   [9:0] p_load128_reg_9690_pp0_iter9_reg;
reg   [9:0] p_load128_reg_9690_pp0_iter10_reg;
reg   [9:0] p_load128_reg_9690_pp0_iter11_reg;
reg   [9:0] p_load128_reg_9690_pp0_iter12_reg;
reg   [9:0] p_load128_reg_9690_pp0_iter13_reg;
reg   [9:0] p_load128_reg_9690_pp0_iter14_reg;
reg   [9:0] p_load128_reg_9690_pp0_iter15_reg;
reg   [9:0] p_load128_reg_9690_pp0_iter16_reg;
reg   [9:0] p_load128_reg_9690_pp0_iter17_reg;
reg   [9:0] p_load128_reg_9690_pp0_iter18_reg;
reg   [9:0] p_load128_reg_9690_pp0_iter19_reg;
reg   [9:0] p_load128_reg_9690_pp0_iter20_reg;
reg   [9:0] p_load128_reg_9690_pp0_iter21_reg;
reg   [9:0] p_load128_reg_9690_pp0_iter22_reg;
reg   [9:0] p_load128_reg_9690_pp0_iter23_reg;
reg   [9:0] p_load128_reg_9690_pp0_iter24_reg;
reg   [9:0] p_load127_reg_9696;
reg   [9:0] p_load127_reg_9696_pp0_iter4_reg;
reg   [9:0] p_load127_reg_9696_pp0_iter5_reg;
reg   [9:0] p_load127_reg_9696_pp0_iter6_reg;
reg   [9:0] p_load127_reg_9696_pp0_iter7_reg;
reg   [9:0] p_load127_reg_9696_pp0_iter8_reg;
reg   [9:0] p_load127_reg_9696_pp0_iter9_reg;
reg   [9:0] p_load127_reg_9696_pp0_iter10_reg;
reg   [9:0] p_load127_reg_9696_pp0_iter11_reg;
reg   [9:0] p_load127_reg_9696_pp0_iter12_reg;
reg   [9:0] p_load127_reg_9696_pp0_iter13_reg;
reg   [9:0] p_load127_reg_9696_pp0_iter14_reg;
reg   [9:0] p_load127_reg_9696_pp0_iter15_reg;
reg   [9:0] p_load127_reg_9696_pp0_iter16_reg;
reg   [9:0] p_load127_reg_9696_pp0_iter17_reg;
reg   [9:0] p_load127_reg_9696_pp0_iter18_reg;
reg   [9:0] p_load127_reg_9696_pp0_iter19_reg;
reg   [9:0] p_load127_reg_9696_pp0_iter20_reg;
reg   [9:0] p_load127_reg_9696_pp0_iter21_reg;
reg   [9:0] p_load127_reg_9696_pp0_iter22_reg;
reg   [9:0] p_load127_reg_9696_pp0_iter23_reg;
reg   [9:0] p_load127_reg_9696_pp0_iter24_reg;
reg   [9:0] p_load126_reg_9702;
reg   [9:0] p_load126_reg_9702_pp0_iter4_reg;
reg   [9:0] p_load126_reg_9702_pp0_iter5_reg;
reg   [9:0] p_load126_reg_9702_pp0_iter6_reg;
reg   [9:0] p_load126_reg_9702_pp0_iter7_reg;
reg   [9:0] p_load126_reg_9702_pp0_iter8_reg;
reg   [9:0] p_load126_reg_9702_pp0_iter9_reg;
reg   [9:0] p_load126_reg_9702_pp0_iter10_reg;
reg   [9:0] p_load126_reg_9702_pp0_iter11_reg;
reg   [9:0] p_load126_reg_9702_pp0_iter12_reg;
reg   [9:0] p_load126_reg_9702_pp0_iter13_reg;
reg   [9:0] p_load126_reg_9702_pp0_iter14_reg;
reg   [9:0] p_load126_reg_9702_pp0_iter15_reg;
reg   [9:0] p_load126_reg_9702_pp0_iter16_reg;
reg   [9:0] p_load126_reg_9702_pp0_iter17_reg;
reg   [9:0] p_load126_reg_9702_pp0_iter18_reg;
reg   [9:0] p_load126_reg_9702_pp0_iter19_reg;
reg   [9:0] p_load126_reg_9702_pp0_iter20_reg;
reg   [9:0] p_load126_reg_9702_pp0_iter21_reg;
reg   [9:0] p_load126_reg_9702_pp0_iter22_reg;
reg   [9:0] p_load126_reg_9702_pp0_iter23_reg;
reg   [9:0] p_load126_reg_9702_pp0_iter24_reg;
reg   [9:0] p_load_reg_9708;
reg   [9:0] p_load_reg_9708_pp0_iter4_reg;
reg   [9:0] p_load_reg_9708_pp0_iter5_reg;
reg   [9:0] p_load_reg_9708_pp0_iter6_reg;
reg   [9:0] p_load_reg_9708_pp0_iter7_reg;
reg   [9:0] p_load_reg_9708_pp0_iter8_reg;
reg   [9:0] p_load_reg_9708_pp0_iter9_reg;
reg   [9:0] p_load_reg_9708_pp0_iter10_reg;
reg   [9:0] p_load_reg_9708_pp0_iter11_reg;
reg   [9:0] p_load_reg_9708_pp0_iter12_reg;
reg   [9:0] p_load_reg_9708_pp0_iter13_reg;
reg   [9:0] p_load_reg_9708_pp0_iter14_reg;
reg   [9:0] p_load_reg_9708_pp0_iter15_reg;
reg   [9:0] p_load_reg_9708_pp0_iter16_reg;
reg   [9:0] p_load_reg_9708_pp0_iter17_reg;
reg   [9:0] p_load_reg_9708_pp0_iter18_reg;
reg   [9:0] p_load_reg_9708_pp0_iter19_reg;
reg   [9:0] p_load_reg_9708_pp0_iter20_reg;
reg   [9:0] p_load_reg_9708_pp0_iter21_reg;
reg   [9:0] p_load_reg_9708_pp0_iter22_reg;
reg   [9:0] p_load_reg_9708_pp0_iter23_reg;
reg   [9:0] p_load_reg_9708_pp0_iter24_reg;
reg   [9:0] bayerWindow_30_reg_9714;
reg   [9:0] bayerWindow_30_reg_9714_pp0_iter4_reg;
reg   [9:0] bayerWindow_30_reg_9714_pp0_iter5_reg;
reg   [9:0] bayerWindow_30_reg_9714_pp0_iter6_reg;
reg   [9:0] bayerWindow_30_reg_9714_pp0_iter7_reg;
reg   [9:0] bayerWindow_30_reg_9714_pp0_iter8_reg;
reg   [9:0] bayerWindow_30_reg_9714_pp0_iter9_reg;
reg   [9:0] bayerWindow_30_reg_9714_pp0_iter10_reg;
reg   [9:0] bayerWindow_30_reg_9714_pp0_iter11_reg;
reg   [9:0] bayerWindow_30_reg_9714_pp0_iter12_reg;
reg   [9:0] bayerWindow_30_reg_9714_pp0_iter13_reg;
reg   [9:0] bayerWindow_30_reg_9714_pp0_iter14_reg;
reg   [9:0] bayerWindow_30_reg_9714_pp0_iter15_reg;
reg   [9:0] bayerWindow_30_reg_9714_pp0_iter16_reg;
reg   [9:0] bayerWindow_30_reg_9714_pp0_iter17_reg;
reg   [9:0] bayerWindow_30_reg_9714_pp0_iter18_reg;
reg   [9:0] bayerWindow_30_reg_9714_pp0_iter19_reg;
reg   [9:0] bayerWindow_30_reg_9714_pp0_iter20_reg;
reg   [9:0] bayerWindow_30_reg_9714_pp0_iter21_reg;
reg   [9:0] bayerWindow_30_reg_9714_pp0_iter22_reg;
reg   [9:0] bayerWindow_30_reg_9714_pp0_iter23_reg;
reg   [9:0] bayerWindow_30_reg_9714_pp0_iter24_reg;
reg   [9:0] bayerWindow_31_reg_9720;
reg   [9:0] bayerWindow_31_reg_9720_pp0_iter4_reg;
reg   [9:0] bayerWindow_31_reg_9720_pp0_iter5_reg;
reg   [9:0] bayerWindow_31_reg_9720_pp0_iter6_reg;
reg   [9:0] bayerWindow_31_reg_9720_pp0_iter7_reg;
reg   [9:0] bayerWindow_31_reg_9720_pp0_iter8_reg;
reg   [9:0] bayerWindow_31_reg_9720_pp0_iter9_reg;
reg   [9:0] bayerWindow_31_reg_9720_pp0_iter10_reg;
reg   [9:0] bayerWindow_31_reg_9720_pp0_iter11_reg;
reg   [9:0] bayerWindow_31_reg_9720_pp0_iter12_reg;
reg   [9:0] bayerWindow_31_reg_9720_pp0_iter13_reg;
reg   [9:0] bayerWindow_31_reg_9720_pp0_iter14_reg;
reg   [9:0] bayerWindow_31_reg_9720_pp0_iter15_reg;
reg   [9:0] bayerWindow_31_reg_9720_pp0_iter16_reg;
reg   [9:0] bayerWindow_31_reg_9720_pp0_iter17_reg;
reg   [9:0] bayerWindow_31_reg_9720_pp0_iter18_reg;
reg   [9:0] bayerWindow_31_reg_9720_pp0_iter19_reg;
reg   [9:0] bayerWindow_31_reg_9720_pp0_iter20_reg;
reg   [9:0] bayerWindow_31_reg_9720_pp0_iter21_reg;
reg   [9:0] bayerWindow_31_reg_9720_pp0_iter22_reg;
reg   [9:0] bayerWindow_31_reg_9720_pp0_iter23_reg;
reg   [9:0] bayerWindow_31_reg_9720_pp0_iter24_reg;
reg   [9:0] bayerWindow_32_reg_9726;
reg   [9:0] bayerWindow_32_reg_9726_pp0_iter4_reg;
reg   [9:0] bayerWindow_32_reg_9726_pp0_iter5_reg;
reg   [9:0] bayerWindow_32_reg_9726_pp0_iter6_reg;
reg   [9:0] bayerWindow_32_reg_9726_pp0_iter7_reg;
reg   [9:0] bayerWindow_32_reg_9726_pp0_iter8_reg;
reg   [9:0] bayerWindow_32_reg_9726_pp0_iter9_reg;
reg   [9:0] bayerWindow_32_reg_9726_pp0_iter10_reg;
reg   [9:0] bayerWindow_32_reg_9726_pp0_iter11_reg;
reg   [9:0] bayerWindow_32_reg_9726_pp0_iter12_reg;
reg   [9:0] bayerWindow_32_reg_9726_pp0_iter13_reg;
reg   [9:0] bayerWindow_32_reg_9726_pp0_iter14_reg;
reg   [9:0] bayerWindow_32_reg_9726_pp0_iter15_reg;
reg   [9:0] bayerWindow_32_reg_9726_pp0_iter16_reg;
reg   [9:0] bayerWindow_32_reg_9726_pp0_iter17_reg;
reg   [9:0] bayerWindow_32_reg_9726_pp0_iter18_reg;
reg   [9:0] bayerWindow_32_reg_9726_pp0_iter19_reg;
reg   [9:0] bayerWindow_32_reg_9726_pp0_iter20_reg;
reg   [9:0] bayerWindow_32_reg_9726_pp0_iter21_reg;
reg   [9:0] bayerWindow_32_reg_9726_pp0_iter22_reg;
reg   [9:0] bayerWindow_32_reg_9726_pp0_iter23_reg;
reg   [9:0] bayerWindow_32_reg_9726_pp0_iter24_reg;
reg   [9:0] bayerWindow_34_reg_9731;
reg   [9:0] bayerWindow_34_reg_9731_pp0_iter4_reg;
reg   [9:0] bayerWindow_34_reg_9731_pp0_iter5_reg;
reg   [9:0] bayerWindow_34_reg_9731_pp0_iter6_reg;
reg   [9:0] bayerWindow_34_reg_9731_pp0_iter7_reg;
reg   [9:0] bayerWindow_34_reg_9731_pp0_iter8_reg;
reg   [9:0] bayerWindow_34_reg_9731_pp0_iter9_reg;
reg   [9:0] bayerWindow_34_reg_9731_pp0_iter10_reg;
reg   [9:0] bayerWindow_34_reg_9731_pp0_iter11_reg;
reg   [9:0] bayerWindow_34_reg_9731_pp0_iter12_reg;
reg   [9:0] bayerWindow_34_reg_9731_pp0_iter13_reg;
reg   [9:0] bayerWindow_34_reg_9731_pp0_iter14_reg;
reg   [9:0] bayerWindow_34_reg_9731_pp0_iter15_reg;
reg   [9:0] bayerWindow_34_reg_9731_pp0_iter16_reg;
reg   [9:0] bayerWindow_34_reg_9731_pp0_iter17_reg;
reg   [9:0] bayerWindow_34_reg_9731_pp0_iter18_reg;
reg   [9:0] bayerWindow_34_reg_9731_pp0_iter19_reg;
reg   [9:0] bayerWindow_34_reg_9731_pp0_iter20_reg;
reg   [9:0] bayerWindow_34_reg_9731_pp0_iter21_reg;
reg   [9:0] bayerWindow_34_reg_9731_pp0_iter22_reg;
reg   [9:0] bayerWindow_34_reg_9731_pp0_iter23_reg;
reg   [9:0] bayerWindow_34_reg_9731_pp0_iter24_reg;
reg   [9:0] bayerWindow_35_reg_9737;
reg   [9:0] bayerWindow_35_reg_9737_pp0_iter4_reg;
reg   [9:0] bayerWindow_35_reg_9737_pp0_iter5_reg;
reg   [9:0] bayerWindow_35_reg_9737_pp0_iter6_reg;
reg   [9:0] bayerWindow_35_reg_9737_pp0_iter7_reg;
reg   [9:0] bayerWindow_35_reg_9737_pp0_iter8_reg;
reg   [9:0] bayerWindow_35_reg_9737_pp0_iter9_reg;
reg   [9:0] bayerWindow_35_reg_9737_pp0_iter10_reg;
reg   [9:0] bayerWindow_35_reg_9737_pp0_iter11_reg;
reg   [9:0] bayerWindow_35_reg_9737_pp0_iter12_reg;
reg   [9:0] bayerWindow_35_reg_9737_pp0_iter13_reg;
reg   [9:0] bayerWindow_35_reg_9737_pp0_iter14_reg;
reg   [9:0] bayerWindow_35_reg_9737_pp0_iter15_reg;
reg   [9:0] bayerWindow_35_reg_9737_pp0_iter16_reg;
reg   [9:0] bayerWindow_35_reg_9737_pp0_iter17_reg;
reg   [9:0] bayerWindow_35_reg_9737_pp0_iter18_reg;
reg   [9:0] bayerWindow_35_reg_9737_pp0_iter19_reg;
reg   [9:0] bayerWindow_35_reg_9737_pp0_iter20_reg;
reg   [9:0] bayerWindow_35_reg_9737_pp0_iter21_reg;
reg   [9:0] bayerWindow_35_reg_9737_pp0_iter22_reg;
reg   [9:0] bayerWindow_35_reg_9737_pp0_iter23_reg;
reg   [9:0] bayerWindow_35_reg_9737_pp0_iter24_reg;
reg   [9:0] bayerWindow_36_reg_9743;
reg   [9:0] bayerWindow_36_reg_9743_pp0_iter4_reg;
reg   [9:0] bayerWindow_36_reg_9743_pp0_iter5_reg;
reg   [9:0] bayerWindow_36_reg_9743_pp0_iter6_reg;
reg   [9:0] bayerWindow_36_reg_9743_pp0_iter7_reg;
reg   [9:0] bayerWindow_36_reg_9743_pp0_iter8_reg;
reg   [9:0] bayerWindow_36_reg_9743_pp0_iter9_reg;
reg   [9:0] bayerWindow_36_reg_9743_pp0_iter10_reg;
reg   [9:0] bayerWindow_36_reg_9743_pp0_iter11_reg;
reg   [9:0] bayerWindow_36_reg_9743_pp0_iter12_reg;
reg   [9:0] bayerWindow_36_reg_9743_pp0_iter13_reg;
reg   [9:0] bayerWindow_36_reg_9743_pp0_iter14_reg;
reg   [9:0] bayerWindow_36_reg_9743_pp0_iter15_reg;
reg   [9:0] bayerWindow_36_reg_9743_pp0_iter16_reg;
reg   [9:0] bayerWindow_36_reg_9743_pp0_iter17_reg;
reg   [9:0] bayerWindow_36_reg_9743_pp0_iter18_reg;
reg   [9:0] bayerWindow_36_reg_9743_pp0_iter19_reg;
reg   [9:0] bayerWindow_36_reg_9743_pp0_iter20_reg;
reg   [9:0] bayerWindow_36_reg_9743_pp0_iter21_reg;
reg   [9:0] bayerWindow_36_reg_9743_pp0_iter22_reg;
reg   [9:0] bayerWindow_36_reg_9743_pp0_iter23_reg;
reg   [9:0] bayerWindow_36_reg_9743_pp0_iter24_reg;
reg   [9:0] bayerWindow_38_reg_9748;
reg   [9:0] bayerWindow_38_reg_9748_pp0_iter4_reg;
reg   [9:0] bayerWindow_38_reg_9748_pp0_iter5_reg;
reg   [9:0] bayerWindow_38_reg_9748_pp0_iter6_reg;
reg   [9:0] bayerWindow_38_reg_9748_pp0_iter7_reg;
reg   [9:0] bayerWindow_38_reg_9748_pp0_iter8_reg;
reg   [9:0] bayerWindow_38_reg_9748_pp0_iter9_reg;
reg   [9:0] bayerWindow_38_reg_9748_pp0_iter10_reg;
reg   [9:0] bayerWindow_38_reg_9748_pp0_iter11_reg;
reg   [9:0] bayerWindow_38_reg_9748_pp0_iter12_reg;
reg   [9:0] bayerWindow_38_reg_9748_pp0_iter13_reg;
reg   [9:0] bayerWindow_38_reg_9748_pp0_iter14_reg;
reg   [9:0] bayerWindow_38_reg_9748_pp0_iter15_reg;
reg   [9:0] bayerWindow_38_reg_9748_pp0_iter16_reg;
reg   [9:0] bayerWindow_38_reg_9748_pp0_iter17_reg;
reg   [9:0] bayerWindow_38_reg_9748_pp0_iter18_reg;
reg   [9:0] bayerWindow_38_reg_9748_pp0_iter19_reg;
reg   [9:0] bayerWindow_38_reg_9748_pp0_iter20_reg;
reg   [9:0] bayerWindow_38_reg_9748_pp0_iter21_reg;
reg   [9:0] bayerWindow_38_reg_9748_pp0_iter22_reg;
reg   [9:0] bayerWindow_38_reg_9748_pp0_iter23_reg;
reg   [9:0] bayerWindow_38_reg_9748_pp0_iter24_reg;
reg   [9:0] bayerWindow_39_reg_9754;
reg   [9:0] bayerWindow_39_reg_9754_pp0_iter4_reg;
reg   [9:0] bayerWindow_39_reg_9754_pp0_iter5_reg;
reg   [9:0] bayerWindow_39_reg_9754_pp0_iter6_reg;
reg   [9:0] bayerWindow_39_reg_9754_pp0_iter7_reg;
reg   [9:0] bayerWindow_39_reg_9754_pp0_iter8_reg;
reg   [9:0] bayerWindow_39_reg_9754_pp0_iter9_reg;
reg   [9:0] bayerWindow_39_reg_9754_pp0_iter10_reg;
reg   [9:0] bayerWindow_39_reg_9754_pp0_iter11_reg;
reg   [9:0] bayerWindow_39_reg_9754_pp0_iter12_reg;
reg   [9:0] bayerWindow_39_reg_9754_pp0_iter13_reg;
reg   [9:0] bayerWindow_39_reg_9754_pp0_iter14_reg;
reg   [9:0] bayerWindow_39_reg_9754_pp0_iter15_reg;
reg   [9:0] bayerWindow_39_reg_9754_pp0_iter16_reg;
reg   [9:0] bayerWindow_39_reg_9754_pp0_iter17_reg;
reg   [9:0] bayerWindow_39_reg_9754_pp0_iter18_reg;
reg   [9:0] bayerWindow_39_reg_9754_pp0_iter19_reg;
reg   [9:0] bayerWindow_39_reg_9754_pp0_iter20_reg;
reg   [9:0] bayerWindow_39_reg_9754_pp0_iter21_reg;
reg   [9:0] bayerWindow_39_reg_9754_pp0_iter22_reg;
reg   [9:0] bayerWindow_39_reg_9754_pp0_iter23_reg;
reg   [9:0] bayerWindow_39_reg_9754_pp0_iter24_reg;
reg   [9:0] bayerWindow_40_reg_9760;
reg   [9:0] bayerWindow_40_reg_9760_pp0_iter4_reg;
reg   [9:0] bayerWindow_40_reg_9760_pp0_iter5_reg;
reg   [9:0] bayerWindow_40_reg_9760_pp0_iter6_reg;
reg   [9:0] bayerWindow_40_reg_9760_pp0_iter7_reg;
reg   [9:0] bayerWindow_40_reg_9760_pp0_iter8_reg;
reg   [9:0] bayerWindow_40_reg_9760_pp0_iter9_reg;
reg   [9:0] bayerWindow_40_reg_9760_pp0_iter10_reg;
reg   [9:0] bayerWindow_40_reg_9760_pp0_iter11_reg;
reg   [9:0] bayerWindow_40_reg_9760_pp0_iter12_reg;
reg   [9:0] bayerWindow_40_reg_9760_pp0_iter13_reg;
reg   [9:0] bayerWindow_40_reg_9760_pp0_iter14_reg;
reg   [9:0] bayerWindow_40_reg_9760_pp0_iter15_reg;
reg   [9:0] bayerWindow_40_reg_9760_pp0_iter16_reg;
reg   [9:0] bayerWindow_40_reg_9760_pp0_iter17_reg;
reg   [9:0] bayerWindow_40_reg_9760_pp0_iter18_reg;
reg   [9:0] bayerWindow_40_reg_9760_pp0_iter19_reg;
reg   [9:0] bayerWindow_40_reg_9760_pp0_iter20_reg;
reg   [9:0] bayerWindow_40_reg_9760_pp0_iter21_reg;
reg   [9:0] bayerWindow_40_reg_9760_pp0_iter22_reg;
reg   [9:0] bayerWindow_40_reg_9760_pp0_iter23_reg;
reg   [9:0] bayerWindow_40_reg_9760_pp0_iter24_reg;
reg   [9:0] bayerWindow_42_reg_9765;
reg   [9:0] bayerWindow_42_reg_9765_pp0_iter4_reg;
reg   [9:0] bayerWindow_42_reg_9765_pp0_iter5_reg;
reg   [9:0] bayerWindow_42_reg_9765_pp0_iter6_reg;
reg   [9:0] bayerWindow_42_reg_9765_pp0_iter7_reg;
reg   [9:0] bayerWindow_42_reg_9765_pp0_iter8_reg;
reg   [9:0] bayerWindow_42_reg_9765_pp0_iter9_reg;
reg   [9:0] bayerWindow_42_reg_9765_pp0_iter10_reg;
reg   [9:0] bayerWindow_42_reg_9765_pp0_iter11_reg;
reg   [9:0] bayerWindow_42_reg_9765_pp0_iter12_reg;
reg   [9:0] bayerWindow_42_reg_9765_pp0_iter13_reg;
reg   [9:0] bayerWindow_42_reg_9765_pp0_iter14_reg;
reg   [9:0] bayerWindow_42_reg_9765_pp0_iter15_reg;
reg   [9:0] bayerWindow_42_reg_9765_pp0_iter16_reg;
reg   [9:0] bayerWindow_42_reg_9765_pp0_iter17_reg;
reg   [9:0] bayerWindow_42_reg_9765_pp0_iter18_reg;
reg   [9:0] bayerWindow_42_reg_9765_pp0_iter19_reg;
reg   [9:0] bayerWindow_42_reg_9765_pp0_iter20_reg;
reg   [9:0] bayerWindow_42_reg_9765_pp0_iter21_reg;
reg   [9:0] bayerWindow_42_reg_9765_pp0_iter22_reg;
reg   [9:0] bayerWindow_42_reg_9765_pp0_iter23_reg;
reg   [9:0] bayerWindow_42_reg_9765_pp0_iter24_reg;
reg   [9:0] bayerWindow_43_reg_9771;
reg   [9:0] bayerWindow_43_reg_9771_pp0_iter4_reg;
reg   [9:0] bayerWindow_43_reg_9771_pp0_iter5_reg;
reg   [9:0] bayerWindow_43_reg_9771_pp0_iter6_reg;
reg   [9:0] bayerWindow_43_reg_9771_pp0_iter7_reg;
reg   [9:0] bayerWindow_43_reg_9771_pp0_iter8_reg;
reg   [9:0] bayerWindow_43_reg_9771_pp0_iter9_reg;
reg   [9:0] bayerWindow_43_reg_9771_pp0_iter10_reg;
reg   [9:0] bayerWindow_43_reg_9771_pp0_iter11_reg;
reg   [9:0] bayerWindow_43_reg_9771_pp0_iter12_reg;
reg   [9:0] bayerWindow_43_reg_9771_pp0_iter13_reg;
reg   [9:0] bayerWindow_43_reg_9771_pp0_iter14_reg;
reg   [9:0] bayerWindow_43_reg_9771_pp0_iter15_reg;
reg   [9:0] bayerWindow_43_reg_9771_pp0_iter16_reg;
reg   [9:0] bayerWindow_43_reg_9771_pp0_iter17_reg;
reg   [9:0] bayerWindow_43_reg_9771_pp0_iter18_reg;
reg   [9:0] bayerWindow_43_reg_9771_pp0_iter19_reg;
reg   [9:0] bayerWindow_43_reg_9771_pp0_iter20_reg;
reg   [9:0] bayerWindow_43_reg_9771_pp0_iter21_reg;
reg   [9:0] bayerWindow_43_reg_9771_pp0_iter22_reg;
reg   [9:0] bayerWindow_43_reg_9771_pp0_iter23_reg;
reg   [9:0] bayerWindow_43_reg_9771_pp0_iter24_reg;
reg   [9:0] bayerWindow_44_reg_9777;
reg   [9:0] bayerWindow_44_reg_9777_pp0_iter4_reg;
reg   [9:0] bayerWindow_44_reg_9777_pp0_iter5_reg;
reg   [9:0] bayerWindow_44_reg_9777_pp0_iter6_reg;
reg   [9:0] bayerWindow_44_reg_9777_pp0_iter7_reg;
reg   [9:0] bayerWindow_44_reg_9777_pp0_iter8_reg;
reg   [9:0] bayerWindow_44_reg_9777_pp0_iter9_reg;
reg   [9:0] bayerWindow_44_reg_9777_pp0_iter10_reg;
reg   [9:0] bayerWindow_44_reg_9777_pp0_iter11_reg;
reg   [9:0] bayerWindow_44_reg_9777_pp0_iter12_reg;
reg   [9:0] bayerWindow_44_reg_9777_pp0_iter13_reg;
reg   [9:0] bayerWindow_44_reg_9777_pp0_iter14_reg;
reg   [9:0] bayerWindow_44_reg_9777_pp0_iter15_reg;
reg   [9:0] bayerWindow_44_reg_9777_pp0_iter16_reg;
reg   [9:0] bayerWindow_44_reg_9777_pp0_iter17_reg;
reg   [9:0] bayerWindow_44_reg_9777_pp0_iter18_reg;
reg   [9:0] bayerWindow_44_reg_9777_pp0_iter19_reg;
reg   [9:0] bayerWindow_44_reg_9777_pp0_iter20_reg;
reg   [9:0] bayerWindow_44_reg_9777_pp0_iter21_reg;
reg   [9:0] bayerWindow_44_reg_9777_pp0_iter22_reg;
reg   [9:0] bayerWindow_44_reg_9777_pp0_iter23_reg;
reg   [9:0] bayerWindow_44_reg_9777_pp0_iter24_reg;
reg   [9:0] bayerWindow_46_reg_9782;
reg   [9:0] bayerWindow_46_reg_9782_pp0_iter4_reg;
reg   [9:0] bayerWindow_46_reg_9782_pp0_iter5_reg;
reg   [9:0] bayerWindow_46_reg_9782_pp0_iter6_reg;
reg   [9:0] bayerWindow_46_reg_9782_pp0_iter7_reg;
reg   [9:0] bayerWindow_46_reg_9782_pp0_iter8_reg;
reg   [9:0] bayerWindow_46_reg_9782_pp0_iter9_reg;
reg   [9:0] bayerWindow_46_reg_9782_pp0_iter10_reg;
reg   [9:0] bayerWindow_46_reg_9782_pp0_iter11_reg;
reg   [9:0] bayerWindow_46_reg_9782_pp0_iter12_reg;
reg   [9:0] bayerWindow_46_reg_9782_pp0_iter13_reg;
reg   [9:0] bayerWindow_46_reg_9782_pp0_iter14_reg;
reg   [9:0] bayerWindow_46_reg_9782_pp0_iter15_reg;
reg   [9:0] bayerWindow_46_reg_9782_pp0_iter16_reg;
reg   [9:0] bayerWindow_46_reg_9782_pp0_iter17_reg;
reg   [9:0] bayerWindow_46_reg_9782_pp0_iter18_reg;
reg   [9:0] bayerWindow_46_reg_9782_pp0_iter19_reg;
reg   [9:0] bayerWindow_46_reg_9782_pp0_iter20_reg;
reg   [9:0] bayerWindow_46_reg_9782_pp0_iter21_reg;
reg   [9:0] bayerWindow_46_reg_9782_pp0_iter22_reg;
reg   [9:0] bayerWindow_46_reg_9782_pp0_iter23_reg;
reg   [9:0] bayerWindow_46_reg_9782_pp0_iter24_reg;
reg   [9:0] bayerWindow_47_reg_9788;
reg   [9:0] bayerWindow_47_reg_9788_pp0_iter4_reg;
reg   [9:0] bayerWindow_47_reg_9788_pp0_iter5_reg;
reg   [9:0] bayerWindow_47_reg_9788_pp0_iter6_reg;
reg   [9:0] bayerWindow_47_reg_9788_pp0_iter7_reg;
reg   [9:0] bayerWindow_47_reg_9788_pp0_iter8_reg;
reg   [9:0] bayerWindow_47_reg_9788_pp0_iter9_reg;
reg   [9:0] bayerWindow_47_reg_9788_pp0_iter10_reg;
reg   [9:0] bayerWindow_47_reg_9788_pp0_iter11_reg;
reg   [9:0] bayerWindow_47_reg_9788_pp0_iter12_reg;
reg   [9:0] bayerWindow_47_reg_9788_pp0_iter13_reg;
reg   [9:0] bayerWindow_47_reg_9788_pp0_iter14_reg;
reg   [9:0] bayerWindow_47_reg_9788_pp0_iter15_reg;
reg   [9:0] bayerWindow_47_reg_9788_pp0_iter16_reg;
reg   [9:0] bayerWindow_47_reg_9788_pp0_iter17_reg;
reg   [9:0] bayerWindow_47_reg_9788_pp0_iter18_reg;
reg   [9:0] bayerWindow_47_reg_9788_pp0_iter19_reg;
reg   [9:0] bayerWindow_47_reg_9788_pp0_iter20_reg;
reg   [9:0] bayerWindow_47_reg_9788_pp0_iter21_reg;
reg   [9:0] bayerWindow_47_reg_9788_pp0_iter22_reg;
reg   [9:0] bayerWindow_47_reg_9788_pp0_iter23_reg;
reg   [9:0] bayerWindow_47_reg_9788_pp0_iter24_reg;
reg   [9:0] bayerWindow_48_reg_9794;
reg   [9:0] bayerWindow_48_reg_9794_pp0_iter4_reg;
reg   [9:0] bayerWindow_48_reg_9794_pp0_iter5_reg;
reg   [9:0] bayerWindow_48_reg_9794_pp0_iter6_reg;
reg   [9:0] bayerWindow_48_reg_9794_pp0_iter7_reg;
reg   [9:0] bayerWindow_48_reg_9794_pp0_iter8_reg;
reg   [9:0] bayerWindow_48_reg_9794_pp0_iter9_reg;
reg   [9:0] bayerWindow_48_reg_9794_pp0_iter10_reg;
reg   [9:0] bayerWindow_48_reg_9794_pp0_iter11_reg;
reg   [9:0] bayerWindow_48_reg_9794_pp0_iter12_reg;
reg   [9:0] bayerWindow_48_reg_9794_pp0_iter13_reg;
reg   [9:0] bayerWindow_48_reg_9794_pp0_iter14_reg;
reg   [9:0] bayerWindow_48_reg_9794_pp0_iter15_reg;
reg   [9:0] bayerWindow_48_reg_9794_pp0_iter16_reg;
reg   [9:0] bayerWindow_48_reg_9794_pp0_iter17_reg;
reg   [9:0] bayerWindow_48_reg_9794_pp0_iter18_reg;
reg   [9:0] bayerWindow_48_reg_9794_pp0_iter19_reg;
reg   [9:0] bayerWindow_48_reg_9794_pp0_iter20_reg;
reg   [9:0] bayerWindow_48_reg_9794_pp0_iter21_reg;
reg   [9:0] bayerWindow_48_reg_9794_pp0_iter22_reg;
reg   [9:0] bayerWindow_48_reg_9794_pp0_iter23_reg;
reg   [9:0] bayerWindow_48_reg_9794_pp0_iter24_reg;
wire   [9:0] select_ln387_fu_2490_p3;
wire   [9:0] select_ln387_1_fu_2496_p3;
wire   [9:0] select_ln387_2_fu_2502_p3;
wire   [9:0] select_ln387_4_fu_2514_p3;
wire   [9:0] select_ln387_6_fu_2527_p3;
wire   [9:0] select_ln387_7_fu_2533_p3;
wire   [9:0] select_ln387_8_fu_2539_p3;
wire   [9:0] select_ln387_10_fu_2552_p3;
wire   [9:0] select_ln387_12_fu_2565_p3;
wire   [9:0] select_ln387_13_fu_2571_p3;
wire   [9:0] select_ln387_14_fu_2577_p3;
wire   [9:0] select_ln387_16_fu_2590_p3;
wire   [9:0] select_ln387_18_fu_2603_p3;
wire   [9:0] select_ln387_19_fu_2609_p3;
wire   [9:0] select_ln387_20_fu_2615_p3;
wire   [9:0] select_ln387_22_fu_2628_p3;
wire   [9:0] select_ln387_24_fu_2641_p3;
wire   [9:0] select_ln387_25_fu_2648_p3;
wire   [9:0] select_ln387_26_fu_2655_p3;
wire   [9:0] select_ln387_28_fu_2670_p3;
wire   [11:0] K_fu_2972_p2;
reg   [11:0] K_reg_9899;
wire   [11:0] K_1_fu_3000_p2;
reg   [11:0] K_1_reg_9904;
wire   [11:0] K_2_fu_3032_p2;
reg   [11:0] K_2_reg_9909;
wire   [11:0] K_3_fu_3056_p2;
reg   [11:0] K_3_reg_9914;
wire   [11:0] K_4_fu_3084_p2;
reg   [11:0] K_4_reg_9919;
wire   [11:0] K_5_fu_3116_p2;
reg   [11:0] K_5_reg_9924;
wire   [11:0] K_6_fu_3140_p2;
reg   [11:0] K_6_reg_9929;
wire   [11:0] K_7_fu_3168_p2;
reg   [11:0] K_7_reg_9934;
wire   [11:0] K_8_fu_3200_p2;
reg   [11:0] K_8_reg_9939;
wire   [11:0] K_9_fu_3224_p2;
reg   [11:0] K_9_reg_9944;
wire   [11:0] K_10_fu_3252_p2;
reg   [11:0] K_10_reg_9949;
wire   [11:0] K_11_fu_3276_p2;
reg   [11:0] K_11_reg_9954;
wire   [10:0] sub_ln483_fu_3282_p2;
reg   [10:0] sub_ln483_reg_9959;
wire   [10:0] sub_ln483_1_fu_3288_p2;
reg   [10:0] sub_ln483_1_reg_9964;
wire   [10:0] sub_ln484_fu_3294_p2;
reg   [10:0] sub_ln484_reg_9969;
wire   [10:0] sub_ln484_1_fu_3300_p2;
reg   [10:0] sub_ln484_1_reg_9974;
wire   [11:0] K_12_fu_3340_p2;
reg   [11:0] K_12_reg_9979;
wire   [11:0] K_13_fu_3376_p2;
reg   [11:0] K_13_reg_9984;
wire   [11:0] K_14_fu_3408_p2;
reg   [11:0] K_14_reg_9989;
wire   [10:0] add_ln453_fu_3414_p2;
reg   [10:0] add_ln453_reg_9994;
wire   [11:0] K_16_fu_3446_p2;
reg   [11:0] K_16_reg_9999;
wire   [11:0] K_17_fu_3482_p2;
reg   [11:0] K_17_reg_10004;
wire   [11:0] K_18_fu_3506_p2;
reg   [11:0] K_18_reg_10009;
wire   [11:0] K_19_fu_3542_p2;
reg   [11:0] K_19_reg_10014;
wire   [11:0] K_20_fu_3574_p2;
reg   [11:0] K_20_reg_10019;
wire   [10:0] add_ln459_fu_3580_p2;
reg   [10:0] add_ln459_reg_10024;
wire   [11:0] K_22_fu_3612_p2;
reg   [11:0] K_22_reg_10029;
wire   [11:0] K_23_fu_3640_p2;
reg   [11:0] K_23_reg_10034;
wire   [10:0] sub_ln483_2_fu_3646_p2;
reg   [10:0] sub_ln483_2_reg_10039;
wire   [10:0] sub_ln483_3_fu_3652_p2;
reg   [10:0] sub_ln483_3_reg_10044;
wire   [10:0] sub_ln484_2_fu_3658_p2;
reg   [10:0] sub_ln484_2_reg_10049;
wire   [10:0] sub_ln484_3_fu_3664_p2;
reg   [10:0] sub_ln484_3_reg_10054;
wire   [11:0] K_24_fu_3704_p2;
reg   [11:0] K_24_reg_10059;
wire   [11:0] K_25_fu_3732_p2;
reg   [11:0] K_25_reg_10064;
wire   [11:0] K_26_fu_3764_p2;
reg   [11:0] K_26_reg_10069;
wire   [11:0] K_27_fu_3788_p2;
reg   [11:0] K_27_reg_10074;
wire   [11:0] K_28_fu_3816_p2;
reg   [11:0] K_28_reg_10079;
wire   [11:0] K_29_fu_3848_p2;
reg   [11:0] K_29_reg_10084;
wire   [11:0] K_30_fu_3872_p2;
reg   [11:0] K_30_reg_10089;
wire   [11:0] K_31_fu_3900_p2;
reg   [11:0] K_31_reg_10094;
wire   [11:0] K_32_fu_3932_p2;
reg   [11:0] K_32_reg_10099;
wire   [11:0] K_33_fu_3956_p2;
reg   [11:0] K_33_reg_10104;
wire   [11:0] K_34_fu_3984_p2;
reg   [11:0] K_34_reg_10109;
wire   [11:0] K_35_fu_4008_p2;
reg   [11:0] K_35_reg_10114;
wire   [10:0] sub_ln483_4_fu_4014_p2;
reg   [10:0] sub_ln483_4_reg_10119;
wire   [10:0] sub_ln483_5_fu_4020_p2;
reg   [10:0] sub_ln483_5_reg_10124;
wire   [10:0] sub_ln484_4_fu_4026_p2;
reg   [10:0] sub_ln484_4_reg_10129;
wire   [10:0] sub_ln484_5_fu_4032_p2;
reg   [10:0] sub_ln484_5_reg_10134;
wire   [11:0] K_36_fu_4072_p2;
reg   [11:0] K_36_reg_10139;
wire   [11:0] K_37_fu_4108_p2;
reg   [11:0] K_37_reg_10144;
wire   [11:0] K_38_fu_4140_p2;
reg   [11:0] K_38_reg_10149;
wire   [10:0] add_ln453_1_fu_4146_p2;
reg   [10:0] add_ln453_1_reg_10154;
wire   [11:0] K_40_fu_4178_p2;
reg   [11:0] K_40_reg_10159;
wire   [11:0] K_41_fu_4214_p2;
reg   [11:0] K_41_reg_10164;
wire   [11:0] K_42_fu_4238_p2;
reg   [11:0] K_42_reg_10169;
wire   [11:0] K_43_fu_4266_p2;
reg   [11:0] K_43_reg_10174;
wire   [11:0] K_44_fu_4298_p2;
reg   [11:0] K_44_reg_10179;
wire   [11:0] K_45_fu_4322_p2;
reg   [11:0] K_45_reg_10184;
wire   [11:0] K_46_fu_4350_p2;
reg   [11:0] K_46_reg_10189;
wire   [11:0] K_47_fu_4374_p2;
reg   [11:0] K_47_reg_10194;
wire   [10:0] sub_ln483_6_fu_4380_p2;
reg   [10:0] sub_ln483_6_reg_10199;
wire   [10:0] sub_ln483_7_fu_4386_p2;
reg   [10:0] sub_ln483_7_reg_10204;
wire   [10:0] sub_ln484_6_fu_4392_p2;
reg   [10:0] sub_ln484_6_reg_10209;
wire   [10:0] sub_ln484_7_fu_4398_p2;
reg   [10:0] sub_ln484_7_reg_10214;
wire  signed [12:0] sext_ln465_fu_4404_p1;
reg  signed [12:0] sext_ln465_reg_10219;
reg  signed [12:0] sext_ln465_reg_10219_pp0_iter6_reg;
wire  signed [12:0] sext_ln465_1_fu_4407_p1;
reg  signed [12:0] sext_ln465_1_reg_10225;
reg  signed [12:0] sext_ln465_1_reg_10225_pp0_iter6_reg;
wire  signed [12:0] sext_ln465_2_fu_4410_p1;
reg  signed [12:0] sext_ln465_2_reg_10230;
reg  signed [12:0] sext_ln465_2_reg_10230_pp0_iter6_reg;
wire  signed [12:0] sext_ln465_3_fu_4413_p1;
reg  signed [12:0] sext_ln465_3_reg_10235;
reg  signed [12:0] sext_ln465_3_reg_10235_pp0_iter6_reg;
wire  signed [13:0] ave_fu_4436_p2;
reg  signed [13:0] ave_reg_10241;
reg  signed [13:0] ave_reg_10241_pp0_iter6_reg;
reg  signed [13:0] ave_reg_10241_pp0_iter7_reg;
reg  signed [13:0] ave_reg_10241_pp0_iter8_reg;
reg  signed [13:0] ave_reg_10241_pp0_iter9_reg;
reg  signed [13:0] ave_reg_10241_pp0_iter10_reg;
reg  signed [13:0] ave_reg_10241_pp0_iter11_reg;
reg  signed [13:0] ave_reg_10241_pp0_iter12_reg;
reg  signed [13:0] ave_reg_10241_pp0_iter13_reg;
reg  signed [13:0] ave_reg_10241_pp0_iter14_reg;
reg  signed [13:0] ave_reg_10241_pp0_iter15_reg;
reg  signed [13:0] ave_reg_10241_pp0_iter16_reg;
reg  signed [13:0] ave_reg_10241_pp0_iter17_reg;
reg  signed [13:0] ave_reg_10241_pp0_iter18_reg;
wire  signed [12:0] sext_ln466_fu_4442_p1;
reg  signed [12:0] sext_ln466_reg_10247;
reg  signed [12:0] sext_ln466_reg_10247_pp0_iter6_reg;
wire  signed [12:0] sext_ln466_1_fu_4445_p1;
reg  signed [12:0] sext_ln466_1_reg_10252;
reg  signed [12:0] sext_ln466_1_reg_10252_pp0_iter6_reg;
wire  signed [12:0] sext_ln466_2_fu_4448_p1;
reg  signed [12:0] sext_ln466_2_reg_10258;
reg  signed [12:0] sext_ln466_2_reg_10258_pp0_iter6_reg;
wire  signed [12:0] sext_ln466_4_fu_4461_p1;
reg  signed [12:0] sext_ln466_4_reg_10264;
reg  signed [12:0] sext_ln466_4_reg_10264_pp0_iter6_reg;
wire  signed [13:0] ave_1_fu_4474_p2;
reg  signed [13:0] ave_1_reg_10269;
reg  signed [13:0] ave_1_reg_10269_pp0_iter6_reg;
reg  signed [13:0] ave_1_reg_10269_pp0_iter7_reg;
reg  signed [13:0] ave_1_reg_10269_pp0_iter8_reg;
reg  signed [13:0] ave_1_reg_10269_pp0_iter9_reg;
reg  signed [13:0] ave_1_reg_10269_pp0_iter10_reg;
reg  signed [13:0] ave_1_reg_10269_pp0_iter11_reg;
reg  signed [13:0] ave_1_reg_10269_pp0_iter12_reg;
reg  signed [13:0] ave_1_reg_10269_pp0_iter13_reg;
reg  signed [13:0] ave_1_reg_10269_pp0_iter14_reg;
reg  signed [13:0] ave_1_reg_10269_pp0_iter15_reg;
reg  signed [13:0] ave_1_reg_10269_pp0_iter16_reg;
reg  signed [13:0] ave_1_reg_10269_pp0_iter17_reg;
reg  signed [13:0] ave_1_reg_10269_pp0_iter18_reg;
wire  signed [12:0] sext_ln467_fu_4480_p1;
reg  signed [12:0] sext_ln467_reg_10275;
reg  signed [12:0] sext_ln467_reg_10275_pp0_iter6_reg;
wire  signed [12:0] sext_ln467_1_fu_4483_p1;
reg  signed [12:0] sext_ln467_1_reg_10280;
reg  signed [12:0] sext_ln467_1_reg_10280_pp0_iter6_reg;
wire  signed [13:0] ave_2_fu_4496_p2;
reg  signed [13:0] ave_2_reg_10285;
reg  signed [13:0] ave_2_reg_10285_pp0_iter6_reg;
reg  signed [13:0] ave_2_reg_10285_pp0_iter7_reg;
reg  signed [13:0] ave_2_reg_10285_pp0_iter8_reg;
reg  signed [13:0] ave_2_reg_10285_pp0_iter9_reg;
reg  signed [13:0] ave_2_reg_10285_pp0_iter10_reg;
reg  signed [13:0] ave_2_reg_10285_pp0_iter11_reg;
reg  signed [13:0] ave_2_reg_10285_pp0_iter12_reg;
reg  signed [13:0] ave_2_reg_10285_pp0_iter13_reg;
reg  signed [13:0] ave_2_reg_10285_pp0_iter14_reg;
reg  signed [13:0] ave_2_reg_10285_pp0_iter15_reg;
reg  signed [13:0] ave_2_reg_10285_pp0_iter16_reg;
reg  signed [13:0] ave_2_reg_10285_pp0_iter17_reg;
reg  signed [13:0] ave_2_reg_10285_pp0_iter18_reg;
wire  signed [12:0] sext_ln468_fu_4502_p1;
reg  signed [12:0] sext_ln468_reg_10291;
reg  signed [12:0] sext_ln468_reg_10291_pp0_iter6_reg;
wire  signed [12:0] sext_ln468_2_fu_4515_p1;
reg  signed [12:0] sext_ln468_2_reg_10296;
reg  signed [12:0] sext_ln468_2_reg_10296_pp0_iter6_reg;
wire  signed [13:0] ave_3_fu_4528_p2;
reg  signed [13:0] ave_3_reg_10301;
reg  signed [13:0] ave_3_reg_10301_pp0_iter6_reg;
reg  signed [13:0] ave_3_reg_10301_pp0_iter7_reg;
reg  signed [13:0] ave_3_reg_10301_pp0_iter8_reg;
reg  signed [13:0] ave_3_reg_10301_pp0_iter9_reg;
reg  signed [13:0] ave_3_reg_10301_pp0_iter10_reg;
reg  signed [13:0] ave_3_reg_10301_pp0_iter11_reg;
reg  signed [13:0] ave_3_reg_10301_pp0_iter12_reg;
reg  signed [13:0] ave_3_reg_10301_pp0_iter13_reg;
reg  signed [13:0] ave_3_reg_10301_pp0_iter14_reg;
reg  signed [13:0] ave_3_reg_10301_pp0_iter15_reg;
reg  signed [13:0] ave_3_reg_10301_pp0_iter16_reg;
reg  signed [13:0] ave_3_reg_10301_pp0_iter17_reg;
reg  signed [13:0] ave_3_reg_10301_pp0_iter18_reg;
reg   [0:0] tmp_95_reg_10307;
reg   [11:0] trunc_ln472_2_reg_10312;
reg   [0:0] tmp_96_reg_10317;
reg   [11:0] trunc_ln472_5_reg_10322;
reg   [0:0] tmp_97_reg_10327;
reg   [11:0] trunc_ln472_8_reg_10332;
reg   [0:0] tmp_98_reg_10337;
reg   [11:0] trunc_ln472_3_reg_10342;
reg   [11:0] SD_reg_10347;
reg   [11:0] SD_reg_10347_pp0_iter6_reg;
reg   [11:0] SD_reg_10347_pp0_iter7_reg;
reg   [11:0] SD_reg_10347_pp0_iter8_reg;
reg   [11:0] SD_reg_10347_pp0_iter9_reg;
reg   [11:0] SD_1_reg_10352;
reg   [11:0] SD_1_reg_10352_pp0_iter6_reg;
reg   [11:0] SD_1_reg_10352_pp0_iter7_reg;
reg   [11:0] SD_1_reg_10352_pp0_iter8_reg;
reg   [11:0] SD_1_reg_10352_pp0_iter9_reg;
wire  signed [12:0] sext_ln465_6_fu_4712_p1;
reg  signed [12:0] sext_ln465_6_reg_10357;
reg  signed [12:0] sext_ln465_6_reg_10357_pp0_iter6_reg;
wire  signed [12:0] sext_ln465_10_fu_4715_p1;
reg  signed [12:0] sext_ln465_10_reg_10363;
reg  signed [12:0] sext_ln465_10_reg_10363_pp0_iter6_reg;
wire  signed [12:0] sext_ln465_7_fu_4718_p1;
reg  signed [12:0] sext_ln465_7_reg_10368;
reg  signed [12:0] sext_ln465_7_reg_10368_pp0_iter6_reg;
wire  signed [12:0] sext_ln465_8_fu_4721_p1;
reg  signed [12:0] sext_ln465_8_reg_10373;
reg  signed [12:0] sext_ln465_8_reg_10373_pp0_iter6_reg;
wire  signed [13:0] ave_4_fu_4744_p2;
reg  signed [13:0] ave_4_reg_10379;
reg  signed [13:0] ave_4_reg_10379_pp0_iter6_reg;
reg  signed [13:0] ave_4_reg_10379_pp0_iter7_reg;
reg  signed [13:0] ave_4_reg_10379_pp0_iter8_reg;
reg  signed [13:0] ave_4_reg_10379_pp0_iter9_reg;
reg  signed [13:0] ave_4_reg_10379_pp0_iter10_reg;
reg  signed [13:0] ave_4_reg_10379_pp0_iter11_reg;
reg  signed [13:0] ave_4_reg_10379_pp0_iter12_reg;
reg  signed [13:0] ave_4_reg_10379_pp0_iter13_reg;
reg  signed [13:0] ave_4_reg_10379_pp0_iter14_reg;
reg  signed [13:0] ave_4_reg_10379_pp0_iter15_reg;
reg  signed [13:0] ave_4_reg_10379_pp0_iter16_reg;
reg  signed [13:0] ave_4_reg_10379_pp0_iter17_reg;
reg  signed [13:0] ave_4_reg_10379_pp0_iter18_reg;
wire  signed [12:0] sext_ln466_6_fu_4750_p1;
reg  signed [12:0] sext_ln466_6_reg_10385;
reg  signed [12:0] sext_ln466_6_reg_10385_pp0_iter6_reg;
wire  signed [12:0] sext_ln466_7_fu_4753_p1;
reg  signed [12:0] sext_ln466_7_reg_10390;
reg  signed [12:0] sext_ln466_7_reg_10390_pp0_iter6_reg;
wire  signed [12:0] sext_ln466_8_fu_4757_p1;
reg  signed [12:0] sext_ln466_8_reg_10396;
reg  signed [12:0] sext_ln466_8_reg_10396_pp0_iter6_reg;
wire  signed [12:0] sext_ln466_10_fu_4771_p1;
reg  signed [12:0] sext_ln466_10_reg_10402;
reg  signed [12:0] sext_ln466_10_reg_10402_pp0_iter6_reg;
wire  signed [13:0] ave_5_fu_4784_p2;
reg  signed [13:0] ave_5_reg_10407;
reg  signed [13:0] ave_5_reg_10407_pp0_iter6_reg;
reg  signed [13:0] ave_5_reg_10407_pp0_iter7_reg;
reg  signed [13:0] ave_5_reg_10407_pp0_iter8_reg;
reg  signed [13:0] ave_5_reg_10407_pp0_iter9_reg;
reg  signed [13:0] ave_5_reg_10407_pp0_iter10_reg;
reg  signed [13:0] ave_5_reg_10407_pp0_iter11_reg;
reg  signed [13:0] ave_5_reg_10407_pp0_iter12_reg;
reg  signed [13:0] ave_5_reg_10407_pp0_iter13_reg;
reg  signed [13:0] ave_5_reg_10407_pp0_iter14_reg;
reg  signed [13:0] ave_5_reg_10407_pp0_iter15_reg;
reg  signed [13:0] ave_5_reg_10407_pp0_iter16_reg;
reg  signed [13:0] ave_5_reg_10407_pp0_iter17_reg;
reg  signed [13:0] ave_5_reg_10407_pp0_iter18_reg;
wire  signed [12:0] sext_ln467_3_fu_4790_p1;
reg  signed [12:0] sext_ln467_3_reg_10413;
reg  signed [12:0] sext_ln467_3_reg_10413_pp0_iter6_reg;
wire  signed [12:0] sext_ln467_4_fu_4793_p1;
reg  signed [12:0] sext_ln467_4_reg_10418;
reg  signed [12:0] sext_ln467_4_reg_10418_pp0_iter6_reg;
wire  signed [13:0] ave_6_fu_4806_p2;
reg  signed [13:0] ave_6_reg_10423;
reg  signed [13:0] ave_6_reg_10423_pp0_iter6_reg;
reg  signed [13:0] ave_6_reg_10423_pp0_iter7_reg;
reg  signed [13:0] ave_6_reg_10423_pp0_iter8_reg;
reg  signed [13:0] ave_6_reg_10423_pp0_iter9_reg;
reg  signed [13:0] ave_6_reg_10423_pp0_iter10_reg;
reg  signed [13:0] ave_6_reg_10423_pp0_iter11_reg;
reg  signed [13:0] ave_6_reg_10423_pp0_iter12_reg;
reg  signed [13:0] ave_6_reg_10423_pp0_iter13_reg;
reg  signed [13:0] ave_6_reg_10423_pp0_iter14_reg;
reg  signed [13:0] ave_6_reg_10423_pp0_iter15_reg;
reg  signed [13:0] ave_6_reg_10423_pp0_iter16_reg;
reg  signed [13:0] ave_6_reg_10423_pp0_iter17_reg;
reg  signed [13:0] ave_6_reg_10423_pp0_iter18_reg;
wire  signed [12:0] sext_ln468_3_fu_4812_p1;
reg  signed [12:0] sext_ln468_3_reg_10429;
reg  signed [12:0] sext_ln468_3_reg_10429_pp0_iter6_reg;
wire  signed [12:0] sext_ln468_12_fu_4825_p1;
reg  signed [12:0] sext_ln468_12_reg_10434;
reg  signed [12:0] sext_ln468_12_reg_10434_pp0_iter6_reg;
wire  signed [13:0] ave_7_fu_4838_p2;
reg  signed [13:0] ave_7_reg_10439;
reg  signed [13:0] ave_7_reg_10439_pp0_iter6_reg;
reg  signed [13:0] ave_7_reg_10439_pp0_iter7_reg;
reg  signed [13:0] ave_7_reg_10439_pp0_iter8_reg;
reg  signed [13:0] ave_7_reg_10439_pp0_iter9_reg;
reg  signed [13:0] ave_7_reg_10439_pp0_iter10_reg;
reg  signed [13:0] ave_7_reg_10439_pp0_iter11_reg;
reg  signed [13:0] ave_7_reg_10439_pp0_iter12_reg;
reg  signed [13:0] ave_7_reg_10439_pp0_iter13_reg;
reg  signed [13:0] ave_7_reg_10439_pp0_iter14_reg;
reg  signed [13:0] ave_7_reg_10439_pp0_iter15_reg;
reg  signed [13:0] ave_7_reg_10439_pp0_iter16_reg;
reg  signed [13:0] ave_7_reg_10439_pp0_iter17_reg;
reg  signed [13:0] ave_7_reg_10439_pp0_iter18_reg;
reg   [0:0] tmp_102_reg_10445;
reg   [11:0] trunc_ln472_9_reg_10450;
reg   [0:0] tmp_103_reg_10455;
reg   [11:0] trunc_ln472_11_reg_10460;
reg   [0:0] tmp_104_reg_10465;
reg   [11:0] trunc_ln472_13_reg_10470;
reg   [0:0] tmp_105_reg_10475;
reg   [11:0] trunc_ln472_15_reg_10480;
reg   [11:0] SD_2_reg_10485;
reg   [11:0] SD_2_reg_10485_pp0_iter6_reg;
reg   [11:0] SD_2_reg_10485_pp0_iter7_reg;
reg   [11:0] SD_2_reg_10485_pp0_iter8_reg;
reg   [11:0] SD_2_reg_10485_pp0_iter9_reg;
reg   [11:0] SD_3_reg_10490;
reg   [11:0] SD_3_reg_10490_pp0_iter6_reg;
reg   [11:0] SD_3_reg_10490_pp0_iter7_reg;
reg   [11:0] SD_3_reg_10490_pp0_iter8_reg;
reg   [11:0] SD_3_reg_10490_pp0_iter9_reg;
wire  signed [12:0] sext_ln465_13_fu_4980_p1;
reg  signed [12:0] sext_ln465_13_reg_10495;
reg  signed [12:0] sext_ln465_13_reg_10495_pp0_iter6_reg;
wire  signed [12:0] sext_ln465_14_fu_4983_p1;
reg  signed [12:0] sext_ln465_14_reg_10501;
reg  signed [12:0] sext_ln465_14_reg_10501_pp0_iter6_reg;
wire  signed [12:0] sext_ln465_12_fu_4986_p1;
reg  signed [12:0] sext_ln465_12_reg_10506;
reg  signed [12:0] sext_ln465_12_reg_10506_pp0_iter6_reg;
wire  signed [12:0] sext_ln465_16_fu_4989_p1;
reg  signed [12:0] sext_ln465_16_reg_10511;
reg  signed [12:0] sext_ln465_16_reg_10511_pp0_iter6_reg;
wire  signed [13:0] ave_8_fu_5012_p2;
reg  signed [13:0] ave_8_reg_10517;
reg  signed [13:0] ave_8_reg_10517_pp0_iter6_reg;
reg  signed [13:0] ave_8_reg_10517_pp0_iter7_reg;
reg  signed [13:0] ave_8_reg_10517_pp0_iter8_reg;
reg  signed [13:0] ave_8_reg_10517_pp0_iter9_reg;
reg  signed [13:0] ave_8_reg_10517_pp0_iter10_reg;
reg  signed [13:0] ave_8_reg_10517_pp0_iter11_reg;
reg  signed [13:0] ave_8_reg_10517_pp0_iter12_reg;
reg  signed [13:0] ave_8_reg_10517_pp0_iter13_reg;
reg  signed [13:0] ave_8_reg_10517_pp0_iter14_reg;
reg  signed [13:0] ave_8_reg_10517_pp0_iter15_reg;
reg  signed [13:0] ave_8_reg_10517_pp0_iter16_reg;
reg  signed [13:0] ave_8_reg_10517_pp0_iter17_reg;
reg  signed [13:0] ave_8_reg_10517_pp0_iter18_reg;
wire  signed [12:0] sext_ln466_12_fu_5018_p1;
reg  signed [12:0] sext_ln466_12_reg_10523;
reg  signed [12:0] sext_ln466_12_reg_10523_pp0_iter6_reg;
wire  signed [12:0] sext_ln466_13_fu_5021_p1;
reg  signed [12:0] sext_ln466_13_reg_10528;
reg  signed [12:0] sext_ln466_13_reg_10528_pp0_iter6_reg;
wire  signed [12:0] sext_ln466_14_fu_5024_p1;
reg  signed [12:0] sext_ln466_14_reg_10534;
reg  signed [12:0] sext_ln466_14_reg_10534_pp0_iter6_reg;
wire  signed [12:0] sext_ln466_16_fu_5037_p1;
reg  signed [12:0] sext_ln466_16_reg_10540;
reg  signed [12:0] sext_ln466_16_reg_10540_pp0_iter6_reg;
wire  signed [13:0] ave_9_fu_5050_p2;
reg  signed [13:0] ave_9_reg_10545;
reg  signed [13:0] ave_9_reg_10545_pp0_iter6_reg;
reg  signed [13:0] ave_9_reg_10545_pp0_iter7_reg;
reg  signed [13:0] ave_9_reg_10545_pp0_iter8_reg;
reg  signed [13:0] ave_9_reg_10545_pp0_iter9_reg;
reg  signed [13:0] ave_9_reg_10545_pp0_iter10_reg;
reg  signed [13:0] ave_9_reg_10545_pp0_iter11_reg;
reg  signed [13:0] ave_9_reg_10545_pp0_iter12_reg;
reg  signed [13:0] ave_9_reg_10545_pp0_iter13_reg;
reg  signed [13:0] ave_9_reg_10545_pp0_iter14_reg;
reg  signed [13:0] ave_9_reg_10545_pp0_iter15_reg;
reg  signed [13:0] ave_9_reg_10545_pp0_iter16_reg;
reg  signed [13:0] ave_9_reg_10545_pp0_iter17_reg;
reg  signed [13:0] ave_9_reg_10545_pp0_iter18_reg;
wire  signed [12:0] sext_ln467_6_fu_5056_p1;
reg  signed [12:0] sext_ln467_6_reg_10551;
reg  signed [12:0] sext_ln467_6_reg_10551_pp0_iter6_reg;
wire  signed [12:0] sext_ln467_7_fu_5059_p1;
reg  signed [12:0] sext_ln467_7_reg_10556;
reg  signed [12:0] sext_ln467_7_reg_10556_pp0_iter6_reg;
wire  signed [13:0] ave_10_fu_5072_p2;
reg  signed [13:0] ave_10_reg_10561;
reg  signed [13:0] ave_10_reg_10561_pp0_iter6_reg;
reg  signed [13:0] ave_10_reg_10561_pp0_iter7_reg;
reg  signed [13:0] ave_10_reg_10561_pp0_iter8_reg;
reg  signed [13:0] ave_10_reg_10561_pp0_iter9_reg;
reg  signed [13:0] ave_10_reg_10561_pp0_iter10_reg;
reg  signed [13:0] ave_10_reg_10561_pp0_iter11_reg;
reg  signed [13:0] ave_10_reg_10561_pp0_iter12_reg;
reg  signed [13:0] ave_10_reg_10561_pp0_iter13_reg;
reg  signed [13:0] ave_10_reg_10561_pp0_iter14_reg;
reg  signed [13:0] ave_10_reg_10561_pp0_iter15_reg;
reg  signed [13:0] ave_10_reg_10561_pp0_iter16_reg;
reg  signed [13:0] ave_10_reg_10561_pp0_iter17_reg;
reg  signed [13:0] ave_10_reg_10561_pp0_iter18_reg;
wire  signed [12:0] sext_ln468_6_fu_5078_p1;
reg  signed [12:0] sext_ln468_6_reg_10567;
reg  signed [12:0] sext_ln468_6_reg_10567_pp0_iter6_reg;
wire  signed [12:0] sext_ln468_7_fu_5081_p1;
reg  signed [12:0] sext_ln468_7_reg_10572;
reg  signed [12:0] sext_ln468_7_reg_10572_pp0_iter6_reg;
wire  signed [13:0] ave_11_fu_5104_p2;
reg  signed [13:0] ave_11_reg_10577;
reg  signed [13:0] ave_11_reg_10577_pp0_iter6_reg;
reg  signed [13:0] ave_11_reg_10577_pp0_iter7_reg;
reg  signed [13:0] ave_11_reg_10577_pp0_iter8_reg;
reg  signed [13:0] ave_11_reg_10577_pp0_iter9_reg;
reg  signed [13:0] ave_11_reg_10577_pp0_iter10_reg;
reg  signed [13:0] ave_11_reg_10577_pp0_iter11_reg;
reg  signed [13:0] ave_11_reg_10577_pp0_iter12_reg;
reg  signed [13:0] ave_11_reg_10577_pp0_iter13_reg;
reg  signed [13:0] ave_11_reg_10577_pp0_iter14_reg;
reg  signed [13:0] ave_11_reg_10577_pp0_iter15_reg;
reg  signed [13:0] ave_11_reg_10577_pp0_iter16_reg;
reg  signed [13:0] ave_11_reg_10577_pp0_iter17_reg;
reg  signed [13:0] ave_11_reg_10577_pp0_iter18_reg;
reg   [0:0] tmp_109_reg_10583;
reg   [11:0] trunc_ln472_17_reg_10588;
reg   [0:0] tmp_110_reg_10593;
reg   [11:0] trunc_ln472_19_reg_10598;
reg   [0:0] tmp_111_reg_10603;
reg   [11:0] trunc_ln472_21_reg_10608;
reg   [0:0] tmp_112_reg_10613;
reg   [11:0] trunc_ln472_23_reg_10618;
reg   [11:0] SD_4_reg_10623;
reg   [11:0] SD_4_reg_10623_pp0_iter6_reg;
reg   [11:0] SD_4_reg_10623_pp0_iter7_reg;
reg   [11:0] SD_4_reg_10623_pp0_iter8_reg;
reg   [11:0] SD_4_reg_10623_pp0_iter9_reg;
reg   [11:0] SD_5_reg_10628;
reg   [11:0] SD_5_reg_10628_pp0_iter6_reg;
reg   [11:0] SD_5_reg_10628_pp0_iter7_reg;
reg   [11:0] SD_5_reg_10628_pp0_iter8_reg;
reg   [11:0] SD_5_reg_10628_pp0_iter9_reg;
wire  signed [12:0] sext_ln465_19_fu_5267_p1;
reg  signed [12:0] sext_ln465_19_reg_10633;
reg  signed [12:0] sext_ln465_19_reg_10633_pp0_iter6_reg;
wire  signed [12:0] sext_ln465_20_fu_5270_p1;
reg  signed [12:0] sext_ln465_20_reg_10639;
reg  signed [12:0] sext_ln465_20_reg_10639_pp0_iter6_reg;
wire  signed [12:0] sext_ln465_18_fu_5273_p1;
reg  signed [12:0] sext_ln465_18_reg_10644;
reg  signed [12:0] sext_ln465_18_reg_10644_pp0_iter6_reg;
wire  signed [12:0] sext_ln465_22_fu_5276_p1;
reg  signed [12:0] sext_ln465_22_reg_10649;
reg  signed [12:0] sext_ln465_22_reg_10649_pp0_iter6_reg;
wire  signed [13:0] ave_12_fu_5299_p2;
reg  signed [13:0] ave_12_reg_10655;
reg  signed [13:0] ave_12_reg_10655_pp0_iter6_reg;
reg  signed [13:0] ave_12_reg_10655_pp0_iter7_reg;
reg  signed [13:0] ave_12_reg_10655_pp0_iter8_reg;
reg  signed [13:0] ave_12_reg_10655_pp0_iter9_reg;
reg  signed [13:0] ave_12_reg_10655_pp0_iter10_reg;
reg  signed [13:0] ave_12_reg_10655_pp0_iter11_reg;
reg  signed [13:0] ave_12_reg_10655_pp0_iter12_reg;
reg  signed [13:0] ave_12_reg_10655_pp0_iter13_reg;
reg  signed [13:0] ave_12_reg_10655_pp0_iter14_reg;
reg  signed [13:0] ave_12_reg_10655_pp0_iter15_reg;
reg  signed [13:0] ave_12_reg_10655_pp0_iter16_reg;
reg  signed [13:0] ave_12_reg_10655_pp0_iter17_reg;
reg  signed [13:0] ave_12_reg_10655_pp0_iter18_reg;
wire  signed [12:0] sext_ln466_18_fu_5305_p1;
reg  signed [12:0] sext_ln466_18_reg_10661;
reg  signed [12:0] sext_ln466_18_reg_10661_pp0_iter6_reg;
wire  signed [12:0] sext_ln466_19_fu_5308_p1;
reg  signed [12:0] sext_ln466_19_reg_10666;
reg  signed [12:0] sext_ln466_19_reg_10666_pp0_iter6_reg;
wire  signed [12:0] sext_ln466_20_fu_5312_p1;
reg  signed [12:0] sext_ln466_20_reg_10672;
reg  signed [12:0] sext_ln466_20_reg_10672_pp0_iter6_reg;
wire  signed [12:0] sext_ln466_22_fu_5325_p1;
reg  signed [12:0] sext_ln466_22_reg_10678;
reg  signed [12:0] sext_ln466_22_reg_10678_pp0_iter6_reg;
wire  signed [13:0] ave_13_fu_5338_p2;
reg  signed [13:0] ave_13_reg_10683;
reg  signed [13:0] ave_13_reg_10683_pp0_iter6_reg;
reg  signed [13:0] ave_13_reg_10683_pp0_iter7_reg;
reg  signed [13:0] ave_13_reg_10683_pp0_iter8_reg;
reg  signed [13:0] ave_13_reg_10683_pp0_iter9_reg;
reg  signed [13:0] ave_13_reg_10683_pp0_iter10_reg;
reg  signed [13:0] ave_13_reg_10683_pp0_iter11_reg;
reg  signed [13:0] ave_13_reg_10683_pp0_iter12_reg;
reg  signed [13:0] ave_13_reg_10683_pp0_iter13_reg;
reg  signed [13:0] ave_13_reg_10683_pp0_iter14_reg;
reg  signed [13:0] ave_13_reg_10683_pp0_iter15_reg;
reg  signed [13:0] ave_13_reg_10683_pp0_iter16_reg;
reg  signed [13:0] ave_13_reg_10683_pp0_iter17_reg;
reg  signed [13:0] ave_13_reg_10683_pp0_iter18_reg;
wire  signed [12:0] sext_ln467_9_fu_5344_p1;
reg  signed [12:0] sext_ln467_9_reg_10689;
reg  signed [12:0] sext_ln467_9_reg_10689_pp0_iter6_reg;
wire  signed [12:0] sext_ln467_10_fu_5347_p1;
reg  signed [12:0] sext_ln467_10_reg_10694;
reg  signed [12:0] sext_ln467_10_reg_10694_pp0_iter6_reg;
wire  signed [13:0] ave_14_fu_5360_p2;
reg  signed [13:0] ave_14_reg_10699;
reg  signed [13:0] ave_14_reg_10699_pp0_iter6_reg;
reg  signed [13:0] ave_14_reg_10699_pp0_iter7_reg;
reg  signed [13:0] ave_14_reg_10699_pp0_iter8_reg;
reg  signed [13:0] ave_14_reg_10699_pp0_iter9_reg;
reg  signed [13:0] ave_14_reg_10699_pp0_iter10_reg;
reg  signed [13:0] ave_14_reg_10699_pp0_iter11_reg;
reg  signed [13:0] ave_14_reg_10699_pp0_iter12_reg;
reg  signed [13:0] ave_14_reg_10699_pp0_iter13_reg;
reg  signed [13:0] ave_14_reg_10699_pp0_iter14_reg;
reg  signed [13:0] ave_14_reg_10699_pp0_iter15_reg;
reg  signed [13:0] ave_14_reg_10699_pp0_iter16_reg;
reg  signed [13:0] ave_14_reg_10699_pp0_iter17_reg;
reg  signed [13:0] ave_14_reg_10699_pp0_iter18_reg;
wire  signed [12:0] sext_ln468_9_fu_5366_p1;
reg  signed [12:0] sext_ln468_9_reg_10705;
reg  signed [12:0] sext_ln468_9_reg_10705_pp0_iter6_reg;
wire  signed [12:0] sext_ln468_10_fu_5369_p1;
reg  signed [12:0] sext_ln468_10_reg_10710;
reg  signed [12:0] sext_ln468_10_reg_10710_pp0_iter6_reg;
wire  signed [13:0] ave_15_fu_5392_p2;
reg  signed [13:0] ave_15_reg_10715;
reg  signed [13:0] ave_15_reg_10715_pp0_iter6_reg;
reg  signed [13:0] ave_15_reg_10715_pp0_iter7_reg;
reg  signed [13:0] ave_15_reg_10715_pp0_iter8_reg;
reg  signed [13:0] ave_15_reg_10715_pp0_iter9_reg;
reg  signed [13:0] ave_15_reg_10715_pp0_iter10_reg;
reg  signed [13:0] ave_15_reg_10715_pp0_iter11_reg;
reg  signed [13:0] ave_15_reg_10715_pp0_iter12_reg;
reg  signed [13:0] ave_15_reg_10715_pp0_iter13_reg;
reg  signed [13:0] ave_15_reg_10715_pp0_iter14_reg;
reg  signed [13:0] ave_15_reg_10715_pp0_iter15_reg;
reg  signed [13:0] ave_15_reg_10715_pp0_iter16_reg;
reg  signed [13:0] ave_15_reg_10715_pp0_iter17_reg;
reg  signed [13:0] ave_15_reg_10715_pp0_iter18_reg;
reg   [0:0] tmp_116_reg_10721;
reg   [11:0] trunc_ln472_25_reg_10726;
reg   [0:0] tmp_117_reg_10731;
reg   [11:0] trunc_ln472_27_reg_10736;
reg   [0:0] tmp_118_reg_10741;
reg   [11:0] trunc_ln472_29_reg_10746;
reg   [0:0] tmp_119_reg_10751;
reg   [11:0] trunc_ln472_31_reg_10756;
reg   [11:0] SD_6_reg_10761;
reg   [11:0] SD_6_reg_10761_pp0_iter6_reg;
reg   [11:0] SD_6_reg_10761_pp0_iter7_reg;
reg   [11:0] SD_6_reg_10761_pp0_iter8_reg;
reg   [11:0] SD_6_reg_10761_pp0_iter9_reg;
reg   [11:0] SD_7_reg_10766;
reg   [11:0] SD_7_reg_10766_pp0_iter6_reg;
reg   [11:0] SD_7_reg_10766_pp0_iter7_reg;
reg   [11:0] SD_7_reg_10766_pp0_iter8_reg;
reg   [11:0] SD_7_reg_10766_pp0_iter9_reg;
wire   [12:0] mean_fu_5562_p3;
reg   [12:0] mean_reg_10771;
wire   [12:0] mean_1_fu_5597_p3;
reg   [12:0] mean_1_reg_10779;
wire   [12:0] mean_2_fu_5632_p3;
reg   [12:0] mean_2_reg_10787;
wire   [12:0] mean_3_fu_5667_p3;
reg   [12:0] mean_3_reg_10795;
wire   [12:0] mean_4_fu_5702_p3;
reg   [12:0] mean_4_reg_10803;
wire   [12:0] mean_5_fu_5737_p3;
reg   [12:0] mean_5_reg_10811;
wire   [12:0] mean_6_fu_5772_p3;
reg   [12:0] mean_6_reg_10819;
wire   [12:0] mean_7_fu_5807_p3;
reg   [12:0] mean_7_reg_10827;
wire   [12:0] mean_8_fu_5842_p3;
reg   [12:0] mean_8_reg_10835;
wire   [12:0] mean_9_fu_5877_p3;
reg   [12:0] mean_9_reg_10843;
wire   [12:0] mean_10_fu_5912_p3;
reg   [12:0] mean_10_reg_10851;
wire   [12:0] mean_11_fu_5947_p3;
reg   [12:0] mean_11_reg_10859;
wire   [12:0] mean_12_fu_5982_p3;
reg   [12:0] mean_12_reg_10867;
wire   [12:0] mean_13_fu_6017_p3;
reg   [12:0] mean_13_reg_10875;
wire   [12:0] mean_14_fu_6052_p3;
reg   [12:0] mean_14_reg_10883;
wire   [12:0] mean_15_fu_6087_p3;
reg   [12:0] mean_15_reg_10891;
wire   [11:0] tmp_1_cast_abs_r_fu_1647_ap_return;
reg   [11:0] tmp_1_cast_reg_10899;
wire   [11:0] tmp_2_cast_abs_r_fu_1652_ap_return;
reg   [11:0] tmp_2_cast_reg_10904;
wire   [11:0] tmp_3_cast_abs_r_fu_1657_ap_return;
reg   [11:0] tmp_3_cast_reg_10909;
reg   [11:0] tmp_3_cast_reg_10909_pp0_iter8_reg;
wire   [11:0] tmp_4_cast_abs_r_fu_1662_ap_return;
reg   [11:0] tmp_4_cast_reg_10914;
reg   [11:0] tmp_4_cast_reg_10914_pp0_iter8_reg;
wire   [11:0] tmp_5_cast_abs_r_fu_1667_ap_return;
reg   [11:0] tmp_5_cast_reg_10919;
wire   [11:0] tmp_6_cast_abs_r_fu_1672_ap_return;
reg   [11:0] tmp_6_cast_reg_10924;
wire   [11:0] tmp_7_cast_abs_r_fu_1677_ap_return;
reg   [11:0] tmp_7_cast_reg_10929;
reg   [11:0] tmp_7_cast_reg_10929_pp0_iter8_reg;
wire   [11:0] tmp_8_cast_abs_r_fu_1682_ap_return;
reg   [11:0] tmp_8_cast_reg_10934;
reg   [11:0] tmp_8_cast_reg_10934_pp0_iter8_reg;
wire   [11:0] tmp_9_cast_abs_r_fu_1687_ap_return;
reg   [11:0] tmp_9_cast_reg_10939;
wire   [11:0] tmp_10_cast_abs_r_fu_1692_ap_return;
reg   [11:0] tmp_10_cast_reg_10944;
wire   [11:0] tmp_11_cast_abs_r_fu_1697_ap_return;
reg   [11:0] tmp_11_cast_reg_10949;
reg   [11:0] tmp_11_cast_reg_10949_pp0_iter8_reg;
wire   [11:0] tmp_12_cast_abs_r_fu_1702_ap_return;
reg   [11:0] tmp_12_cast_reg_10954;
reg   [11:0] tmp_12_cast_reg_10954_pp0_iter8_reg;
wire   [11:0] tmp_13_cast_abs_r_fu_1707_ap_return;
reg   [11:0] tmp_13_cast_reg_10959;
wire   [11:0] tmp_14_cast_abs_r_fu_1712_ap_return;
reg   [11:0] tmp_14_cast_reg_10964;
wire   [11:0] tmp_15_cast_abs_r_fu_1717_ap_return;
reg   [11:0] tmp_15_cast_reg_10969;
reg   [11:0] tmp_15_cast_reg_10969_pp0_iter8_reg;
wire   [11:0] tmp_16_cast_abs_r_fu_1722_ap_return;
reg   [11:0] tmp_16_cast_reg_10974;
reg   [11:0] tmp_16_cast_reg_10974_pp0_iter8_reg;
wire   [11:0] tmp_21_cast_abs_r_fu_1727_ap_return;
reg   [11:0] tmp_21_cast_reg_10979;
wire   [11:0] tmp_22_cast_abs_r_fu_1732_ap_return;
reg   [11:0] tmp_22_cast_reg_10984;
wire   [11:0] tmp_23_cast_abs_r_fu_1737_ap_return;
reg   [11:0] tmp_23_cast_reg_10989;
reg   [11:0] tmp_23_cast_reg_10989_pp0_iter8_reg;
wire   [11:0] tmp_24_cast_abs_r_fu_1742_ap_return;
reg   [11:0] tmp_24_cast_reg_10994;
reg   [11:0] tmp_24_cast_reg_10994_pp0_iter8_reg;
wire   [11:0] tmp_25_cast_abs_r_fu_1747_ap_return;
reg   [11:0] tmp_25_cast_reg_10999;
wire   [11:0] tmp_26_cast_abs_r_fu_1752_ap_return;
reg   [11:0] tmp_26_cast_reg_11004;
wire   [11:0] tmp_27_cast_abs_r_fu_1757_ap_return;
reg   [11:0] tmp_27_cast_reg_11009;
reg   [11:0] tmp_27_cast_reg_11009_pp0_iter8_reg;
wire   [11:0] tmp_28_cast_abs_r_fu_1762_ap_return;
reg   [11:0] tmp_28_cast_reg_11014;
reg   [11:0] tmp_28_cast_reg_11014_pp0_iter8_reg;
wire   [11:0] tmp_29_cast_abs_r_fu_1767_ap_return;
reg   [11:0] tmp_29_cast_reg_11019;
wire   [11:0] tmp_30_cast_abs_r_fu_1772_ap_return;
reg   [11:0] tmp_30_cast_reg_11024;
wire   [11:0] tmp_31_cast_abs_r_fu_1777_ap_return;
reg   [11:0] tmp_31_cast_reg_11029;
reg   [11:0] tmp_31_cast_reg_11029_pp0_iter8_reg;
wire   [11:0] tmp_32_cast_abs_r_fu_1782_ap_return;
reg   [11:0] tmp_32_cast_reg_11034;
reg   [11:0] tmp_32_cast_reg_11034_pp0_iter8_reg;
wire   [11:0] tmp_33_cast_abs_r_fu_1787_ap_return;
reg   [11:0] tmp_33_cast_reg_11039;
wire   [11:0] tmp_35_cast_abs_r_fu_1792_ap_return;
reg   [11:0] tmp_35_cast_reg_11044;
wire   [11:0] tmp_36_cast_abs_r_fu_1797_ap_return;
reg   [11:0] tmp_36_cast_reg_11049;
reg   [11:0] tmp_36_cast_reg_11049_pp0_iter8_reg;
wire   [11:0] tmp_37_cast_abs_r_fu_1802_ap_return;
reg   [11:0] tmp_37_cast_reg_11054;
reg   [11:0] tmp_37_cast_reg_11054_pp0_iter8_reg;
wire   [11:0] tmp_42_cast_abs_r_fu_1807_ap_return;
reg   [11:0] tmp_42_cast_reg_11059;
wire   [11:0] tmp_43_cast_abs_r_fu_1812_ap_return;
reg   [11:0] tmp_43_cast_reg_11064;
wire   [11:0] tmp_44_cast_abs_r_fu_1817_ap_return;
reg   [11:0] tmp_44_cast_reg_11069;
reg   [11:0] tmp_44_cast_reg_11069_pp0_iter8_reg;
wire   [11:0] tmp_45_cast_abs_r_fu_1822_ap_return;
reg   [11:0] tmp_45_cast_reg_11074;
reg   [11:0] tmp_45_cast_reg_11074_pp0_iter8_reg;
wire   [11:0] tmp_46_cast_abs_r_fu_1827_ap_return;
reg   [11:0] tmp_46_cast_reg_11079;
wire   [11:0] tmp_47_cast_abs_r_fu_1832_ap_return;
reg   [11:0] tmp_47_cast_reg_11084;
wire   [11:0] tmp_48_cast_abs_r_fu_1837_ap_return;
reg   [11:0] tmp_48_cast_reg_11089;
reg   [11:0] tmp_48_cast_reg_11089_pp0_iter8_reg;
wire   [11:0] tmp_49_cast_abs_r_fu_1842_ap_return;
reg   [11:0] tmp_49_cast_reg_11094;
reg   [11:0] tmp_49_cast_reg_11094_pp0_iter8_reg;
wire   [11:0] tmp_50_cast_abs_r_fu_1847_ap_return;
reg   [11:0] tmp_50_cast_reg_11099;
wire   [11:0] tmp_51_cast_abs_r_fu_1852_ap_return;
reg   [11:0] tmp_51_cast_reg_11104;
wire   [11:0] tmp_52_cast_abs_r_fu_1857_ap_return;
reg   [11:0] tmp_52_cast_reg_11109;
reg   [11:0] tmp_52_cast_reg_11109_pp0_iter8_reg;
wire   [11:0] tmp_53_cast_abs_r_fu_1862_ap_return;
reg   [11:0] tmp_53_cast_reg_11114;
reg   [11:0] tmp_53_cast_reg_11114_pp0_iter8_reg;
wire   [11:0] tmp_54_cast_abs_r_fu_1867_ap_return;
reg   [11:0] tmp_54_cast_reg_11119;
wire   [11:0] tmp_55_cast_abs_r_fu_1872_ap_return;
reg   [11:0] tmp_55_cast_reg_11124;
wire   [11:0] tmp_56_cast_abs_r_fu_1877_ap_return;
reg   [11:0] tmp_56_cast_reg_11129;
reg   [11:0] tmp_56_cast_reg_11129_pp0_iter8_reg;
wire   [11:0] tmp_57_cast_abs_r_fu_1882_ap_return;
reg   [11:0] tmp_57_cast_reg_11134;
reg   [11:0] tmp_57_cast_reg_11134_pp0_iter8_reg;
wire   [11:0] tmp_62_cast_abs_r_fu_1887_ap_return;
reg   [11:0] tmp_62_cast_reg_11139;
wire   [11:0] tmp_63_cast_abs_r_fu_1892_ap_return;
reg   [11:0] tmp_63_cast_reg_11144;
wire   [11:0] tmp_64_cast_abs_r_fu_1897_ap_return;
reg   [11:0] tmp_64_cast_reg_11149;
reg   [11:0] tmp_64_cast_reg_11149_pp0_iter8_reg;
wire   [11:0] tmp_65_cast_abs_r_fu_1902_ap_return;
reg   [11:0] tmp_65_cast_reg_11154;
reg   [11:0] tmp_65_cast_reg_11154_pp0_iter8_reg;
wire   [11:0] tmp_66_cast_abs_r_fu_1907_ap_return;
reg   [11:0] tmp_66_cast_reg_11159;
wire   [11:0] tmp_67_cast_abs_r_fu_1912_ap_return;
reg   [11:0] tmp_67_cast_reg_11164;
wire   [11:0] tmp_68_cast_abs_r_fu_1917_ap_return;
reg   [11:0] tmp_68_cast_reg_11169;
reg   [11:0] tmp_68_cast_reg_11169_pp0_iter8_reg;
wire   [11:0] tmp_69_cast_abs_r_fu_1922_ap_return;
reg   [11:0] tmp_69_cast_reg_11174;
reg   [11:0] tmp_69_cast_reg_11174_pp0_iter8_reg;
wire   [11:0] tmp_70_cast_abs_r_fu_1927_ap_return;
reg   [11:0] tmp_70_cast_reg_11179;
wire   [11:0] tmp_71_cast_abs_r_fu_1932_ap_return;
reg   [11:0] tmp_71_cast_reg_11184;
wire   [11:0] tmp_72_cast_abs_r_fu_1937_ap_return;
reg   [11:0] tmp_72_cast_reg_11189;
reg   [11:0] tmp_72_cast_reg_11189_pp0_iter8_reg;
wire   [11:0] tmp_73_cast_abs_r_fu_1942_ap_return;
reg   [11:0] tmp_73_cast_reg_11194;
reg   [11:0] tmp_73_cast_reg_11194_pp0_iter8_reg;
wire   [11:0] tmp_74_cast_abs_r_fu_1947_ap_return;
reg   [11:0] tmp_74_cast_reg_11199;
wire   [11:0] tmp_75_cast_abs_r_fu_1952_ap_return;
reg   [11:0] tmp_75_cast_reg_11204;
wire   [11:0] tmp_76_cast_abs_r_fu_1957_ap_return;
reg   [11:0] tmp_76_cast_reg_11209;
reg   [11:0] tmp_76_cast_reg_11209_pp0_iter8_reg;
wire   [11:0] tmp_77_cast_abs_r_fu_1962_ap_return;
reg   [11:0] tmp_77_cast_reg_11214;
reg   [11:0] tmp_77_cast_reg_11214_pp0_iter8_reg;
wire   [12:0] add_ln476_fu_6420_p2;
reg   [12:0] add_ln476_reg_11219;
wire   [12:0] add_ln477_fu_6432_p2;
reg   [12:0] add_ln477_reg_11224;
wire   [12:0] add_ln478_fu_6444_p2;
reg   [12:0] add_ln478_reg_11229;
wire   [12:0] add_ln479_fu_6456_p2;
reg   [12:0] add_ln479_reg_11234;
wire   [12:0] add_ln476_3_fu_6468_p2;
reg   [12:0] add_ln476_3_reg_11239;
wire   [12:0] add_ln477_3_fu_6480_p2;
reg   [12:0] add_ln477_3_reg_11244;
wire   [12:0] add_ln478_3_fu_6492_p2;
reg   [12:0] add_ln478_3_reg_11249;
wire   [12:0] add_ln479_3_fu_6504_p2;
reg   [12:0] add_ln479_3_reg_11254;
wire   [12:0] add_ln476_6_fu_6516_p2;
reg   [12:0] add_ln476_6_reg_11259;
wire   [12:0] add_ln477_6_fu_6528_p2;
reg   [12:0] add_ln477_6_reg_11264;
wire   [12:0] add_ln478_6_fu_6540_p2;
reg   [12:0] add_ln478_6_reg_11269;
wire   [12:0] add_ln479_6_fu_6552_p2;
reg   [12:0] add_ln479_6_reg_11274;
wire   [12:0] add_ln476_9_fu_6564_p2;
reg   [12:0] add_ln476_9_reg_11279;
wire   [12:0] add_ln477_9_fu_6576_p2;
reg   [12:0] add_ln477_9_reg_11284;
wire   [12:0] add_ln478_9_fu_6588_p2;
reg   [12:0] add_ln478_9_reg_11289;
wire   [12:0] add_ln479_9_fu_6600_p2;
reg   [12:0] add_ln479_9_reg_11294;
reg   [12:0] var_reg_11299;
reg   [12:0] var_1_reg_11304;
reg   [12:0] var_2_reg_11309;
reg   [12:0] var_3_reg_11314;
reg   [12:0] var_4_reg_11319;
reg   [12:0] var_5_reg_11324;
reg   [12:0] var_6_reg_11329;
reg   [12:0] var_7_reg_11334;
reg   [12:0] var_8_reg_11339;
reg   [12:0] var_9_reg_11344;
reg   [12:0] var_10_reg_11349;
reg   [12:0] var_11_reg_11354;
reg   [12:0] var_12_reg_11359;
reg   [12:0] var_13_reg_11364;
reg   [12:0] var_14_reg_11369;
reg   [12:0] var_15_reg_11374;
reg   [9:0] var_quant_reg_11379;
reg   [9:0] var_quant_1_reg_11384;
reg   [9:0] var_quant_2_reg_11389;
reg   [9:0] var_quant_3_reg_11394;
reg   [9:0] var_quant_4_reg_11399;
reg   [9:0] var_quant_5_reg_11404;
reg   [9:0] var_quant_6_reg_11409;
reg   [9:0] var_quant_7_reg_11414;
reg   [9:0] var_quant_8_reg_11419;
reg   [9:0] var_quant_9_reg_11424;
reg   [9:0] var_quant_s_reg_11429;
reg   [9:0] var_quant_10_reg_11434;
reg   [9:0] var_quant_11_reg_11439;
reg   [9:0] var_quant_12_reg_11444;
reg   [9:0] var_quant_13_reg_11449;
reg   [9:0] var_quant_14_reg_11454;
reg   [8:0] w_53_reg_11539;
reg   [8:0] w_53_reg_11539_pp0_iter13_reg;
reg   [8:0] w_53_reg_11539_pp0_iter14_reg;
reg   [8:0] w_53_reg_11539_pp0_iter15_reg;
reg   [8:0] w_53_reg_11539_pp0_iter16_reg;
reg   [7:0] w_3_reg_11545;
reg   [7:0] w_3_reg_11545_pp0_iter13_reg;
reg   [7:0] w_3_reg_11545_pp0_iter14_reg;
reg   [7:0] w_3_reg_11545_pp0_iter15_reg;
reg   [7:0] w_3_reg_11545_pp0_iter16_reg;
reg   [7:0] w_5_reg_11551;
reg   [7:0] w_5_reg_11551_pp0_iter13_reg;
reg   [7:0] w_5_reg_11551_pp0_iter14_reg;
reg   [7:0] w_5_reg_11551_pp0_iter15_reg;
reg   [7:0] w_5_reg_11551_pp0_iter16_reg;
reg   [8:0] w_7_reg_11557;
reg   [8:0] w_7_reg_11557_pp0_iter13_reg;
reg   [8:0] w_7_reg_11557_pp0_iter14_reg;
reg   [8:0] w_7_reg_11557_pp0_iter15_reg;
reg   [8:0] w_7_reg_11557_pp0_iter16_reg;
reg   [8:0] w_52_reg_11563;
reg   [8:0] w_52_reg_11563_pp0_iter13_reg;
reg   [8:0] w_52_reg_11563_pp0_iter14_reg;
reg   [8:0] w_52_reg_11563_pp0_iter15_reg;
reg   [8:0] w_52_reg_11563_pp0_iter16_reg;
reg   [7:0] w_9_reg_11569;
reg   [7:0] w_9_reg_11569_pp0_iter13_reg;
reg   [7:0] w_9_reg_11569_pp0_iter14_reg;
reg   [7:0] w_9_reg_11569_pp0_iter15_reg;
reg   [7:0] w_9_reg_11569_pp0_iter16_reg;
reg   [7:0] w_s_reg_11575;
reg   [7:0] w_s_reg_11575_pp0_iter13_reg;
reg   [7:0] w_s_reg_11575_pp0_iter14_reg;
reg   [7:0] w_s_reg_11575_pp0_iter15_reg;
reg   [7:0] w_s_reg_11575_pp0_iter16_reg;
reg   [8:0] w_1_reg_11581;
reg   [8:0] w_1_reg_11581_pp0_iter13_reg;
reg   [8:0] w_1_reg_11581_pp0_iter14_reg;
reg   [8:0] w_1_reg_11581_pp0_iter15_reg;
reg   [8:0] w_1_reg_11581_pp0_iter16_reg;
reg   [8:0] w_51_reg_11587;
reg   [8:0] w_51_reg_11587_pp0_iter13_reg;
reg   [8:0] w_51_reg_11587_pp0_iter14_reg;
reg   [8:0] w_51_reg_11587_pp0_iter15_reg;
reg   [8:0] w_51_reg_11587_pp0_iter16_reg;
reg   [7:0] w_4_reg_11593;
reg   [7:0] w_4_reg_11593_pp0_iter13_reg;
reg   [7:0] w_4_reg_11593_pp0_iter14_reg;
reg   [7:0] w_4_reg_11593_pp0_iter15_reg;
reg   [7:0] w_4_reg_11593_pp0_iter16_reg;
reg   [7:0] w_6_reg_11599;
reg   [7:0] w_6_reg_11599_pp0_iter13_reg;
reg   [7:0] w_6_reg_11599_pp0_iter14_reg;
reg   [7:0] w_6_reg_11599_pp0_iter15_reg;
reg   [7:0] w_6_reg_11599_pp0_iter16_reg;
reg   [8:0] w_8_reg_11605;
reg   [8:0] w_8_reg_11605_pp0_iter13_reg;
reg   [8:0] w_8_reg_11605_pp0_iter14_reg;
reg   [8:0] w_8_reg_11605_pp0_iter15_reg;
reg   [8:0] w_8_reg_11605_pp0_iter16_reg;
reg   [8:0] w_50_reg_11611;
reg   [8:0] w_50_reg_11611_pp0_iter13_reg;
reg   [8:0] w_50_reg_11611_pp0_iter14_reg;
reg   [8:0] w_50_reg_11611_pp0_iter15_reg;
reg   [8:0] w_50_reg_11611_pp0_iter16_reg;
reg   [7:0] w_11_reg_11617;
reg   [7:0] w_11_reg_11617_pp0_iter13_reg;
reg   [7:0] w_11_reg_11617_pp0_iter14_reg;
reg   [7:0] w_11_reg_11617_pp0_iter15_reg;
reg   [7:0] w_11_reg_11617_pp0_iter16_reg;
reg   [7:0] w_12_reg_11623;
reg   [7:0] w_12_reg_11623_pp0_iter13_reg;
reg   [7:0] w_12_reg_11623_pp0_iter14_reg;
reg   [7:0] w_12_reg_11623_pp0_iter15_reg;
reg   [7:0] w_12_reg_11623_pp0_iter16_reg;
reg   [8:0] w_13_reg_11629;
reg   [8:0] w_13_reg_11629_pp0_iter13_reg;
reg   [8:0] w_13_reg_11629_pp0_iter14_reg;
reg   [8:0] w_13_reg_11629_pp0_iter15_reg;
reg   [8:0] w_13_reg_11629_pp0_iter16_reg;
wire   [8:0] add_ln495_fu_7644_p2;
reg   [8:0] add_ln495_reg_11635;
wire   [8:0] add_ln495_3_fu_7656_p2;
reg   [8:0] add_ln495_3_reg_11640;
wire   [8:0] add_ln495_6_fu_7668_p2;
reg   [8:0] add_ln495_6_reg_11645;
wire   [8:0] add_ln495_9_fu_7680_p2;
reg   [8:0] add_ln495_9_reg_11650;
wire   [10:0] sw_1_fu_7705_p2;
reg   [10:0] sw_1_reg_11655;
wire   [10:0] sw_3_fu_7730_p2;
reg   [10:0] sw_3_reg_11660;
wire   [10:0] sw_5_fu_7755_p2;
reg   [10:0] sw_5_reg_11665;
wire   [10:0] sw_7_fu_7780_p2;
reg   [10:0] sw_7_reg_11670;
reg  signed [17:0] norm_reg_11695;
reg  signed [17:0] norm_1_reg_11703;
reg  signed [17:0] norm_2_reg_11711;
reg  signed [17:0] norm_3_reg_11719;
reg   [9:0] lshr_ln_reg_11807;
reg   [9:0] lshr_ln501_1_reg_11812;
reg   [9:0] lshr_ln501_2_reg_11817;
reg   [9:0] lshr_ln501_3_reg_11822;
reg   [9:0] lshr_ln501_4_reg_11827;
reg   [9:0] lshr_ln501_5_reg_11832;
reg   [9:0] lshr_ln501_6_reg_11837;
reg   [9:0] lshr_ln501_7_reg_11842;
reg   [9:0] lshr_ln501_8_reg_11847;
reg   [9:0] lshr_ln501_9_reg_11852;
reg   [9:0] lshr_ln501_s_reg_11857;
reg   [9:0] lshr_ln501_10_reg_11862;
reg   [9:0] lshr_ln501_11_reg_11867;
reg   [9:0] lshr_ln501_12_reg_11872;
reg   [9:0] lshr_ln501_13_reg_11877;
reg   [9:0] lshr_ln501_14_reg_11882;
wire   [23:0] grp_fu_8108_p2;
reg  signed [23:0] mul_ln504_1_reg_12047;
wire   [23:0] grp_fu_8117_p2;
reg  signed [23:0] mul_ln504_2_reg_12052;
wire   [23:0] grp_fu_8144_p2;
reg  signed [23:0] mul_ln504_5_reg_12057;
wire   [23:0] grp_fu_8153_p2;
reg  signed [23:0] mul_ln504_6_reg_12062;
wire   [23:0] grp_fu_8180_p2;
reg  signed [23:0] mul_ln504_9_reg_12067;
wire   [23:0] grp_fu_8189_p2;
reg  signed [23:0] mul_ln504_10_reg_12072;
wire   [23:0] grp_fu_8216_p2;
reg  signed [23:0] mul_ln504_13_reg_12077;
wire   [23:0] grp_fu_8225_p2;
reg  signed [23:0] mul_ln504_14_reg_12082;
wire   [25:0] add_ln504_2_fu_8264_p2;
reg   [25:0] add_ln504_2_reg_12127;
reg   [25:0] add_ln504_2_reg_12127_pp0_iter23_reg;
wire   [25:0] add_ln504_6_fu_8276_p2;
reg   [25:0] add_ln504_6_reg_12134;
reg   [25:0] add_ln504_6_reg_12134_pp0_iter23_reg;
wire   [25:0] add_ln504_10_fu_8288_p2;
reg   [25:0] add_ln504_10_reg_12141;
reg   [25:0] add_ln504_10_reg_12141_pp0_iter23_reg;
wire   [25:0] add_ln504_14_fu_8300_p2;
reg   [25:0] add_ln504_14_reg_12148;
reg   [25:0] add_ln504_14_reg_12148_pp0_iter23_reg;
wire   [14:0] sub_ln504_1_fu_8329_p2;
reg   [14:0] sub_ln504_1_reg_12155;
wire   [14:0] sub_ln504_3_fu_8358_p2;
reg   [14:0] sub_ln504_3_reg_12160;
wire   [14:0] sub_ln504_5_fu_8387_p2;
reg   [14:0] sub_ln504_5_reg_12165;
wire   [14:0] sub_ln504_7_fu_8416_p2;
reg   [14:0] sub_ln504_7_reg_12170;
wire   [15:0] g_2_fu_8461_p2;
wire   [9:0] select_ln507_fu_8467_p3;
wire   [9:0] select_ln507_1_fu_8474_p3;
wire   [15:0] zext_ln437_fu_8481_p1;
wire   [15:0] g_4_fu_8524_p2;
wire   [9:0] select_ln507_2_fu_8530_p3;
wire   [9:0] select_ln507_3_fu_8537_p3;
wire   [15:0] zext_ln437_1_fu_8544_p1;
wire   [15:0] g_7_fu_8587_p2;
wire   [9:0] select_ln507_4_fu_8593_p3;
wire   [9:0] select_ln507_5_fu_8600_p3;
wire   [15:0] zext_ln437_2_fu_8607_p1;
wire   [15:0] g_10_fu_8650_p2;
wire   [9:0] select_ln507_6_fu_8656_p3;
wire   [9:0] select_ln507_7_fu_8663_p3;
wire   [15:0] zext_ln437_3_fu_8670_p1;
wire   [9:0] select_ln510_fu_8722_p3;
reg   [9:0] select_ln510_reg_12255;
wire   [9:0] select_ln510_1_fu_8778_p3;
reg   [9:0] select_ln510_1_reg_12260;
wire   [9:0] select_ln510_2_fu_8834_p3;
reg   [9:0] select_ln510_2_reg_12265;
wire   [9:0] select_ln510_3_fu_8890_p3;
reg   [9:0] select_ln510_3_reg_12270;
reg    ap_condition_exit_pp0_iter3_stage0;
wire    tmp_17_cast_abs_r_fu_1567_ap_ready;
wire   [12:0] tmp_17_cast_abs_r_fu_1567_p_x;
wire   [11:0] tmp_17_cast_abs_r_fu_1567_ap_return;
wire    tmp_18_cast_abs_r_fu_1572_ap_ready;
wire   [12:0] tmp_18_cast_abs_r_fu_1572_p_x;
wire   [11:0] tmp_18_cast_abs_r_fu_1572_ap_return;
wire    tmp_19_cast_abs_r_fu_1577_ap_ready;
wire   [12:0] tmp_19_cast_abs_r_fu_1577_p_x;
wire   [11:0] tmp_19_cast_abs_r_fu_1577_ap_return;
wire    tmp_20_cast_abs_r_fu_1582_ap_ready;
wire   [12:0] tmp_20_cast_abs_r_fu_1582_p_x;
wire   [11:0] tmp_20_cast_abs_r_fu_1582_ap_return;
wire    tmp_38_cast_abs_r_fu_1587_ap_ready;
wire   [12:0] tmp_38_cast_abs_r_fu_1587_p_x;
wire   [11:0] tmp_38_cast_abs_r_fu_1587_ap_return;
wire    tmp_39_cast_abs_r_fu_1592_ap_ready;
wire   [12:0] tmp_39_cast_abs_r_fu_1592_p_x;
wire   [11:0] tmp_39_cast_abs_r_fu_1592_ap_return;
wire    tmp_40_cast_abs_r_fu_1597_ap_ready;
wire   [12:0] tmp_40_cast_abs_r_fu_1597_p_x;
wire   [11:0] tmp_40_cast_abs_r_fu_1597_ap_return;
wire    tmp_41_cast_abs_r_fu_1602_ap_ready;
wire   [12:0] tmp_41_cast_abs_r_fu_1602_p_x;
wire   [11:0] tmp_41_cast_abs_r_fu_1602_ap_return;
wire    tmp_58_cast_abs_r_fu_1607_ap_ready;
wire   [12:0] tmp_58_cast_abs_r_fu_1607_p_x;
wire   [11:0] tmp_58_cast_abs_r_fu_1607_ap_return;
wire    tmp_59_cast_abs_r_fu_1612_ap_ready;
wire   [12:0] tmp_59_cast_abs_r_fu_1612_p_x;
wire   [11:0] tmp_59_cast_abs_r_fu_1612_ap_return;
wire    tmp_60_cast_abs_r_fu_1617_ap_ready;
wire   [12:0] tmp_60_cast_abs_r_fu_1617_p_x;
wire   [11:0] tmp_60_cast_abs_r_fu_1617_ap_return;
wire    tmp_61_cast_abs_r_fu_1622_ap_ready;
wire   [12:0] tmp_61_cast_abs_r_fu_1622_p_x;
wire   [11:0] tmp_61_cast_abs_r_fu_1622_ap_return;
wire    tmp_78_cast_abs_r_fu_1627_ap_ready;
wire   [12:0] tmp_78_cast_abs_r_fu_1627_p_x;
wire   [11:0] tmp_78_cast_abs_r_fu_1627_ap_return;
wire    tmp_79_cast_abs_r_fu_1632_ap_ready;
wire   [12:0] tmp_79_cast_abs_r_fu_1632_p_x;
wire   [11:0] tmp_79_cast_abs_r_fu_1632_ap_return;
wire    tmp_80_cast_abs_r_fu_1637_ap_ready;
wire   [12:0] tmp_80_cast_abs_r_fu_1637_p_x;
wire   [11:0] tmp_80_cast_abs_r_fu_1637_ap_return;
wire    tmp_81_cast_abs_r_fu_1642_ap_ready;
wire   [12:0] tmp_81_cast_abs_r_fu_1642_p_x;
wire   [11:0] tmp_81_cast_abs_r_fu_1642_ap_return;
wire    tmp_1_cast_abs_r_fu_1647_ap_ready;
wire   [12:0] tmp_1_cast_abs_r_fu_1647_p_x;
wire    tmp_2_cast_abs_r_fu_1652_ap_ready;
wire   [12:0] tmp_2_cast_abs_r_fu_1652_p_x;
wire    tmp_3_cast_abs_r_fu_1657_ap_ready;
wire   [12:0] tmp_3_cast_abs_r_fu_1657_p_x;
wire    tmp_4_cast_abs_r_fu_1662_ap_ready;
wire   [12:0] tmp_4_cast_abs_r_fu_1662_p_x;
wire    tmp_5_cast_abs_r_fu_1667_ap_ready;
wire   [12:0] tmp_5_cast_abs_r_fu_1667_p_x;
wire    tmp_6_cast_abs_r_fu_1672_ap_ready;
wire   [12:0] tmp_6_cast_abs_r_fu_1672_p_x;
wire    tmp_7_cast_abs_r_fu_1677_ap_ready;
wire   [12:0] tmp_7_cast_abs_r_fu_1677_p_x;
wire    tmp_8_cast_abs_r_fu_1682_ap_ready;
wire   [12:0] tmp_8_cast_abs_r_fu_1682_p_x;
wire    tmp_9_cast_abs_r_fu_1687_ap_ready;
wire   [12:0] tmp_9_cast_abs_r_fu_1687_p_x;
wire    tmp_10_cast_abs_r_fu_1692_ap_ready;
wire   [12:0] tmp_10_cast_abs_r_fu_1692_p_x;
wire    tmp_11_cast_abs_r_fu_1697_ap_ready;
wire   [12:0] tmp_11_cast_abs_r_fu_1697_p_x;
wire    tmp_12_cast_abs_r_fu_1702_ap_ready;
wire   [12:0] tmp_12_cast_abs_r_fu_1702_p_x;
wire    tmp_13_cast_abs_r_fu_1707_ap_ready;
wire   [12:0] tmp_13_cast_abs_r_fu_1707_p_x;
wire    tmp_14_cast_abs_r_fu_1712_ap_ready;
wire   [12:0] tmp_14_cast_abs_r_fu_1712_p_x;
wire    tmp_15_cast_abs_r_fu_1717_ap_ready;
wire   [12:0] tmp_15_cast_abs_r_fu_1717_p_x;
wire    tmp_16_cast_abs_r_fu_1722_ap_ready;
wire   [12:0] tmp_16_cast_abs_r_fu_1722_p_x;
wire    tmp_21_cast_abs_r_fu_1727_ap_ready;
wire   [12:0] tmp_21_cast_abs_r_fu_1727_p_x;
wire    tmp_22_cast_abs_r_fu_1732_ap_ready;
wire   [12:0] tmp_22_cast_abs_r_fu_1732_p_x;
wire    tmp_23_cast_abs_r_fu_1737_ap_ready;
wire   [12:0] tmp_23_cast_abs_r_fu_1737_p_x;
wire    tmp_24_cast_abs_r_fu_1742_ap_ready;
wire   [12:0] tmp_24_cast_abs_r_fu_1742_p_x;
wire    tmp_25_cast_abs_r_fu_1747_ap_ready;
wire   [12:0] tmp_25_cast_abs_r_fu_1747_p_x;
wire    tmp_26_cast_abs_r_fu_1752_ap_ready;
wire   [12:0] tmp_26_cast_abs_r_fu_1752_p_x;
wire    tmp_27_cast_abs_r_fu_1757_ap_ready;
wire   [12:0] tmp_27_cast_abs_r_fu_1757_p_x;
wire    tmp_28_cast_abs_r_fu_1762_ap_ready;
wire   [12:0] tmp_28_cast_abs_r_fu_1762_p_x;
wire    tmp_29_cast_abs_r_fu_1767_ap_ready;
wire   [12:0] tmp_29_cast_abs_r_fu_1767_p_x;
wire    tmp_30_cast_abs_r_fu_1772_ap_ready;
wire   [12:0] tmp_30_cast_abs_r_fu_1772_p_x;
wire    tmp_31_cast_abs_r_fu_1777_ap_ready;
wire   [12:0] tmp_31_cast_abs_r_fu_1777_p_x;
wire    tmp_32_cast_abs_r_fu_1782_ap_ready;
wire   [12:0] tmp_32_cast_abs_r_fu_1782_p_x;
wire    tmp_33_cast_abs_r_fu_1787_ap_ready;
wire   [12:0] tmp_33_cast_abs_r_fu_1787_p_x;
wire    tmp_35_cast_abs_r_fu_1792_ap_ready;
wire   [12:0] tmp_35_cast_abs_r_fu_1792_p_x;
wire    tmp_36_cast_abs_r_fu_1797_ap_ready;
wire   [12:0] tmp_36_cast_abs_r_fu_1797_p_x;
wire    tmp_37_cast_abs_r_fu_1802_ap_ready;
wire   [12:0] tmp_37_cast_abs_r_fu_1802_p_x;
wire    tmp_42_cast_abs_r_fu_1807_ap_ready;
wire   [12:0] tmp_42_cast_abs_r_fu_1807_p_x;
wire    tmp_43_cast_abs_r_fu_1812_ap_ready;
wire   [12:0] tmp_43_cast_abs_r_fu_1812_p_x;
wire    tmp_44_cast_abs_r_fu_1817_ap_ready;
wire   [12:0] tmp_44_cast_abs_r_fu_1817_p_x;
wire    tmp_45_cast_abs_r_fu_1822_ap_ready;
wire   [12:0] tmp_45_cast_abs_r_fu_1822_p_x;
wire    tmp_46_cast_abs_r_fu_1827_ap_ready;
wire   [12:0] tmp_46_cast_abs_r_fu_1827_p_x;
wire    tmp_47_cast_abs_r_fu_1832_ap_ready;
wire   [12:0] tmp_47_cast_abs_r_fu_1832_p_x;
wire    tmp_48_cast_abs_r_fu_1837_ap_ready;
wire   [12:0] tmp_48_cast_abs_r_fu_1837_p_x;
wire    tmp_49_cast_abs_r_fu_1842_ap_ready;
wire   [12:0] tmp_49_cast_abs_r_fu_1842_p_x;
wire    tmp_50_cast_abs_r_fu_1847_ap_ready;
wire   [12:0] tmp_50_cast_abs_r_fu_1847_p_x;
wire    tmp_51_cast_abs_r_fu_1852_ap_ready;
wire   [12:0] tmp_51_cast_abs_r_fu_1852_p_x;
wire    tmp_52_cast_abs_r_fu_1857_ap_ready;
wire   [12:0] tmp_52_cast_abs_r_fu_1857_p_x;
wire    tmp_53_cast_abs_r_fu_1862_ap_ready;
wire   [12:0] tmp_53_cast_abs_r_fu_1862_p_x;
wire    tmp_54_cast_abs_r_fu_1867_ap_ready;
wire   [12:0] tmp_54_cast_abs_r_fu_1867_p_x;
wire    tmp_55_cast_abs_r_fu_1872_ap_ready;
wire   [12:0] tmp_55_cast_abs_r_fu_1872_p_x;
wire    tmp_56_cast_abs_r_fu_1877_ap_ready;
wire   [12:0] tmp_56_cast_abs_r_fu_1877_p_x;
wire    tmp_57_cast_abs_r_fu_1882_ap_ready;
wire   [12:0] tmp_57_cast_abs_r_fu_1882_p_x;
wire    tmp_62_cast_abs_r_fu_1887_ap_ready;
wire   [12:0] tmp_62_cast_abs_r_fu_1887_p_x;
wire    tmp_63_cast_abs_r_fu_1892_ap_ready;
wire   [12:0] tmp_63_cast_abs_r_fu_1892_p_x;
wire    tmp_64_cast_abs_r_fu_1897_ap_ready;
wire   [12:0] tmp_64_cast_abs_r_fu_1897_p_x;
wire    tmp_65_cast_abs_r_fu_1902_ap_ready;
wire   [12:0] tmp_65_cast_abs_r_fu_1902_p_x;
wire    tmp_66_cast_abs_r_fu_1907_ap_ready;
wire   [12:0] tmp_66_cast_abs_r_fu_1907_p_x;
wire    tmp_67_cast_abs_r_fu_1912_ap_ready;
wire   [12:0] tmp_67_cast_abs_r_fu_1912_p_x;
wire    tmp_68_cast_abs_r_fu_1917_ap_ready;
wire   [12:0] tmp_68_cast_abs_r_fu_1917_p_x;
wire    tmp_69_cast_abs_r_fu_1922_ap_ready;
wire   [12:0] tmp_69_cast_abs_r_fu_1922_p_x;
wire    tmp_70_cast_abs_r_fu_1927_ap_ready;
wire   [12:0] tmp_70_cast_abs_r_fu_1927_p_x;
wire    tmp_71_cast_abs_r_fu_1932_ap_ready;
wire   [12:0] tmp_71_cast_abs_r_fu_1932_p_x;
wire    tmp_72_cast_abs_r_fu_1937_ap_ready;
wire   [12:0] tmp_72_cast_abs_r_fu_1937_p_x;
wire    tmp_73_cast_abs_r_fu_1942_ap_ready;
wire   [12:0] tmp_73_cast_abs_r_fu_1942_p_x;
wire    tmp_74_cast_abs_r_fu_1947_ap_ready;
wire   [12:0] tmp_74_cast_abs_r_fu_1947_p_x;
wire    tmp_75_cast_abs_r_fu_1952_ap_ready;
wire   [12:0] tmp_75_cast_abs_r_fu_1952_p_x;
wire    tmp_76_cast_abs_r_fu_1957_ap_ready;
wire   [12:0] tmp_76_cast_abs_r_fu_1957_p_x;
wire    tmp_77_cast_abs_r_fu_1962_ap_ready;
wire   [12:0] tmp_77_cast_abs_r_fu_1962_p_x;
wire   [9:0] ap_phi_reg_pp0_iter0_pixBuf_194_reg_969;
reg   [9:0] ap_phi_reg_pp0_iter1_pixBuf_194_reg_969;
reg   [9:0] ap_phi_reg_pp0_iter2_pixBuf_194_reg_969;
reg   [9:0] ap_phi_reg_pp0_iter3_pixBuf_194_reg_969;
wire   [9:0] ap_phi_reg_pp0_iter0_pixBuf_193_reg_978;
reg   [9:0] ap_phi_reg_pp0_iter1_pixBuf_193_reg_978;
reg   [9:0] ap_phi_reg_pp0_iter2_pixBuf_193_reg_978;
reg   [9:0] ap_phi_reg_pp0_iter3_pixBuf_193_reg_978;
wire   [9:0] ap_phi_reg_pp0_iter0_pixBuf_192_reg_987;
reg   [9:0] ap_phi_reg_pp0_iter1_pixBuf_192_reg_987;
reg   [9:0] ap_phi_reg_pp0_iter2_pixBuf_192_reg_987;
reg   [9:0] ap_phi_reg_pp0_iter3_pixBuf_192_reg_987;
wire   [9:0] ap_phi_reg_pp0_iter0_pixBuf_191_reg_996;
reg   [9:0] ap_phi_reg_pp0_iter1_pixBuf_191_reg_996;
reg   [9:0] ap_phi_reg_pp0_iter2_pixBuf_191_reg_996;
reg   [9:0] ap_phi_reg_pp0_iter3_pixBuf_191_reg_996;
reg   [9:0] ap_phi_mux_bayerWindow_78_phi_fu_1008_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_bayerWindow_78_reg_1005;
reg   [9:0] ap_phi_mux_bayerWindow_77_phi_fu_1018_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_bayerWindow_77_reg_1015;
reg   [9:0] ap_phi_mux_bayerWindow_76_phi_fu_1029_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_bayerWindow_76_reg_1026;
reg   [9:0] ap_phi_mux_bayerWindow_74_phi_fu_1040_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_bayerWindow_74_reg_1037;
reg   [9:0] ap_phi_mux_bayerWindow_73_phi_fu_1049_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_bayerWindow_73_reg_1046;
reg   [9:0] ap_phi_mux_bayerWindow_72_phi_fu_1059_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_bayerWindow_72_reg_1056;
reg   [9:0] ap_phi_mux_bayerWindow_70_phi_fu_1069_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_bayerWindow_70_reg_1066;
reg   [9:0] ap_phi_mux_bayerWindow_69_phi_fu_1078_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_bayerWindow_69_reg_1075;
reg   [9:0] ap_phi_mux_bayerWindow_68_phi_fu_1088_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_bayerWindow_68_reg_1085;
reg   [9:0] ap_phi_mux_bayerWindow_66_phi_fu_1098_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_bayerWindow_66_reg_1095;
reg   [9:0] ap_phi_mux_bayerWindow_65_phi_fu_1107_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_bayerWindow_65_reg_1104;
reg   [9:0] ap_phi_mux_bayerWindow_64_phi_fu_1117_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_bayerWindow_64_reg_1114;
reg   [9:0] ap_phi_mux_bayerWindow_62_phi_fu_1127_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_bayerWindow_62_reg_1124;
reg   [9:0] ap_phi_mux_bayerWindow_61_phi_fu_1136_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_bayerWindow_61_reg_1133;
reg   [9:0] ap_phi_mux_bayerWindow_60_phi_fu_1146_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_bayerWindow_60_reg_1143;
reg   [9:0] ap_phi_mux_empty_185_phi_fu_1156_p4;
wire   [9:0] select_ln387_27_fu_2662_p3;
wire   [9:0] ap_phi_reg_pp0_iter3_empty_185_reg_1153;
reg   [9:0] ap_phi_mux_empty_187_phi_fu_1166_p4;
wire   [9:0] select_ln387_29_fu_2677_p3;
wire   [9:0] ap_phi_reg_pp0_iter3_empty_187_reg_1163;
reg   [9:0] ap_phi_mux_empty_191_phi_fu_1176_p4;
wire   [9:0] select_ln387_21_fu_2621_p3;
wire   [9:0] ap_phi_reg_pp0_iter3_empty_191_reg_1173;
reg   [9:0] ap_phi_mux_empty_193_phi_fu_1186_p4;
wire   [9:0] select_ln387_23_fu_2634_p3;
wire   [9:0] ap_phi_reg_pp0_iter3_empty_193_reg_1183;
reg   [9:0] ap_phi_mux_g_9_phi_fu_1196_p4;
wire   [9:0] select_ln387_15_fu_2583_p3;
wire   [9:0] ap_phi_reg_pp0_iter3_g_9_reg_1193;
reg   [9:0] ap_phi_mux_g_6_phi_fu_1206_p4;
wire   [9:0] select_ln387_17_fu_2596_p3;
wire   [9:0] ap_phi_reg_pp0_iter3_g_6_reg_1203;
reg   [9:0] ap_phi_mux_empty_199_phi_fu_1216_p4;
wire   [9:0] select_ln387_9_fu_2545_p3;
wire   [9:0] ap_phi_reg_pp0_iter3_empty_199_reg_1213;
reg   [9:0] ap_phi_mux_empty_201_phi_fu_1226_p4;
wire   [9:0] select_ln387_11_fu_2558_p3;
wire   [9:0] ap_phi_reg_pp0_iter3_empty_201_reg_1223;
reg   [9:0] ap_phi_mux_empty_205_phi_fu_1236_p4;
wire   [9:0] select_ln387_3_fu_2508_p3;
wire   [9:0] ap_phi_reg_pp0_iter3_empty_205_reg_1233;
reg   [9:0] ap_phi_mux_empty_207_phi_fu_1246_p4;
wire   [9:0] select_ln387_5_fu_2520_p3;
wire   [9:0] ap_phi_reg_pp0_iter3_empty_207_reg_1243;
wire   [9:0] ap_phi_reg_pp0_iter0_empty_182_reg_1253;
reg   [9:0] ap_phi_reg_pp0_iter1_empty_182_reg_1253;
reg   [9:0] ap_phi_reg_pp0_iter2_empty_182_reg_1253;
reg   [9:0] ap_phi_reg_pp0_iter3_empty_182_reg_1253;
reg   [9:0] ap_phi_reg_pp0_iter4_empty_182_reg_1253;
wire   [9:0] ap_phi_reg_pp0_iter0_empty_183_reg_1262;
reg   [9:0] ap_phi_reg_pp0_iter1_empty_183_reg_1262;
reg   [9:0] ap_phi_reg_pp0_iter2_empty_183_reg_1262;
reg   [9:0] ap_phi_reg_pp0_iter3_empty_183_reg_1262;
reg   [9:0] ap_phi_reg_pp0_iter4_empty_183_reg_1262;
wire   [9:0] ap_phi_reg_pp0_iter0_empty_184_reg_1271;
reg   [9:0] ap_phi_reg_pp0_iter1_empty_184_reg_1271;
reg   [9:0] ap_phi_reg_pp0_iter2_empty_184_reg_1271;
reg   [9:0] ap_phi_reg_pp0_iter3_empty_184_reg_1271;
reg   [9:0] ap_phi_reg_pp0_iter4_empty_184_reg_1271;
wire   [9:0] ap_phi_reg_pp0_iter0_empty_186_reg_1280;
reg   [9:0] ap_phi_reg_pp0_iter1_empty_186_reg_1280;
reg   [9:0] ap_phi_reg_pp0_iter2_empty_186_reg_1280;
reg   [9:0] ap_phi_reg_pp0_iter3_empty_186_reg_1280;
reg   [9:0] ap_phi_reg_pp0_iter4_empty_186_reg_1280;
wire   [9:0] ap_phi_reg_pp0_iter0_empty_188_reg_1289;
reg   [9:0] ap_phi_reg_pp0_iter1_empty_188_reg_1289;
reg   [9:0] ap_phi_reg_pp0_iter2_empty_188_reg_1289;
reg   [9:0] ap_phi_reg_pp0_iter3_empty_188_reg_1289;
reg   [9:0] ap_phi_reg_pp0_iter4_empty_188_reg_1289;
wire   [9:0] ap_phi_reg_pp0_iter0_empty_189_reg_1298;
reg   [9:0] ap_phi_reg_pp0_iter1_empty_189_reg_1298;
reg   [9:0] ap_phi_reg_pp0_iter2_empty_189_reg_1298;
reg   [9:0] ap_phi_reg_pp0_iter3_empty_189_reg_1298;
reg   [9:0] ap_phi_reg_pp0_iter4_empty_189_reg_1298;
wire   [9:0] ap_phi_reg_pp0_iter0_empty_190_reg_1307;
reg   [9:0] ap_phi_reg_pp0_iter1_empty_190_reg_1307;
reg   [9:0] ap_phi_reg_pp0_iter2_empty_190_reg_1307;
reg   [9:0] ap_phi_reg_pp0_iter3_empty_190_reg_1307;
reg   [9:0] ap_phi_reg_pp0_iter4_empty_190_reg_1307;
wire   [9:0] ap_phi_reg_pp0_iter0_empty_192_reg_1316;
reg   [9:0] ap_phi_reg_pp0_iter1_empty_192_reg_1316;
reg   [9:0] ap_phi_reg_pp0_iter2_empty_192_reg_1316;
reg   [9:0] ap_phi_reg_pp0_iter3_empty_192_reg_1316;
reg   [9:0] ap_phi_reg_pp0_iter4_empty_192_reg_1316;
wire   [9:0] ap_phi_reg_pp0_iter0_g_3_reg_1325;
reg   [9:0] ap_phi_reg_pp0_iter1_g_3_reg_1325;
reg   [9:0] ap_phi_reg_pp0_iter2_g_3_reg_1325;
reg   [9:0] ap_phi_reg_pp0_iter3_g_3_reg_1325;
reg   [9:0] ap_phi_reg_pp0_iter4_g_3_reg_1325;
wire   [9:0] ap_phi_reg_pp0_iter0_g_reg_1335;
reg   [9:0] ap_phi_reg_pp0_iter1_g_reg_1335;
reg   [9:0] ap_phi_reg_pp0_iter2_g_reg_1335;
reg   [9:0] ap_phi_reg_pp0_iter3_g_reg_1335;
reg   [9:0] ap_phi_reg_pp0_iter4_g_reg_1335;
wire   [9:0] ap_phi_reg_pp0_iter0_empty_194_reg_1345;
reg   [9:0] ap_phi_reg_pp0_iter1_empty_194_reg_1345;
reg   [9:0] ap_phi_reg_pp0_iter2_empty_194_reg_1345;
reg   [9:0] ap_phi_reg_pp0_iter3_empty_194_reg_1345;
reg   [9:0] ap_phi_reg_pp0_iter4_empty_194_reg_1345;
wire   [9:0] ap_phi_reg_pp0_iter0_empty_195_reg_1354;
reg   [9:0] ap_phi_reg_pp0_iter1_empty_195_reg_1354;
reg   [9:0] ap_phi_reg_pp0_iter2_empty_195_reg_1354;
reg   [9:0] ap_phi_reg_pp0_iter3_empty_195_reg_1354;
reg   [9:0] ap_phi_reg_pp0_iter4_empty_195_reg_1354;
wire   [9:0] ap_phi_reg_pp0_iter0_empty_196_reg_1363;
reg   [9:0] ap_phi_reg_pp0_iter1_empty_196_reg_1363;
reg   [9:0] ap_phi_reg_pp0_iter2_empty_196_reg_1363;
reg   [9:0] ap_phi_reg_pp0_iter3_empty_196_reg_1363;
reg   [9:0] ap_phi_reg_pp0_iter4_empty_196_reg_1363;
wire   [9:0] ap_phi_reg_pp0_iter0_empty_197_reg_1372;
reg   [9:0] ap_phi_reg_pp0_iter1_empty_197_reg_1372;
reg   [9:0] ap_phi_reg_pp0_iter2_empty_197_reg_1372;
reg   [9:0] ap_phi_reg_pp0_iter3_empty_197_reg_1372;
reg   [9:0] ap_phi_reg_pp0_iter4_empty_197_reg_1372;
wire   [9:0] ap_phi_reg_pp0_iter0_empty_198_reg_1381;
reg   [9:0] ap_phi_reg_pp0_iter1_empty_198_reg_1381;
reg   [9:0] ap_phi_reg_pp0_iter2_empty_198_reg_1381;
reg   [9:0] ap_phi_reg_pp0_iter3_empty_198_reg_1381;
reg   [9:0] ap_phi_reg_pp0_iter4_empty_198_reg_1381;
wire   [9:0] ap_phi_reg_pp0_iter0_empty_200_reg_1390;
reg   [9:0] ap_phi_reg_pp0_iter1_empty_200_reg_1390;
reg   [9:0] ap_phi_reg_pp0_iter2_empty_200_reg_1390;
reg   [9:0] ap_phi_reg_pp0_iter3_empty_200_reg_1390;
reg   [9:0] ap_phi_reg_pp0_iter4_empty_200_reg_1390;
wire   [9:0] ap_phi_reg_pp0_iter0_empty_202_reg_1399;
reg   [9:0] ap_phi_reg_pp0_iter1_empty_202_reg_1399;
reg   [9:0] ap_phi_reg_pp0_iter2_empty_202_reg_1399;
reg   [9:0] ap_phi_reg_pp0_iter3_empty_202_reg_1399;
reg   [9:0] ap_phi_reg_pp0_iter4_empty_202_reg_1399;
wire   [9:0] ap_phi_reg_pp0_iter0_empty_203_reg_1408;
reg   [9:0] ap_phi_reg_pp0_iter1_empty_203_reg_1408;
reg   [9:0] ap_phi_reg_pp0_iter2_empty_203_reg_1408;
reg   [9:0] ap_phi_reg_pp0_iter3_empty_203_reg_1408;
reg   [9:0] ap_phi_reg_pp0_iter4_empty_203_reg_1408;
wire   [9:0] ap_phi_reg_pp0_iter0_empty_204_reg_1417;
reg   [9:0] ap_phi_reg_pp0_iter1_empty_204_reg_1417;
reg   [9:0] ap_phi_reg_pp0_iter2_empty_204_reg_1417;
reg   [9:0] ap_phi_reg_pp0_iter3_empty_204_reg_1417;
reg   [9:0] ap_phi_reg_pp0_iter4_empty_204_reg_1417;
wire   [9:0] ap_phi_reg_pp0_iter0_empty_206_reg_1426;
reg   [9:0] ap_phi_reg_pp0_iter1_empty_206_reg_1426;
reg   [9:0] ap_phi_reg_pp0_iter2_empty_206_reg_1426;
reg   [9:0] ap_phi_reg_pp0_iter3_empty_206_reg_1426;
reg   [9:0] ap_phi_reg_pp0_iter4_empty_206_reg_1426;
wire   [9:0] ap_phi_reg_pp0_iter0_phi_ln509_reg_1435;
reg   [9:0] ap_phi_reg_pp0_iter1_phi_ln509_reg_1435;
reg   [9:0] ap_phi_reg_pp0_iter2_phi_ln509_reg_1435;
reg   [9:0] ap_phi_reg_pp0_iter3_phi_ln509_reg_1435;
reg   [9:0] ap_phi_reg_pp0_iter4_phi_ln509_reg_1435;
reg   [9:0] ap_phi_reg_pp0_iter5_phi_ln509_reg_1435;
reg   [9:0] ap_phi_reg_pp0_iter6_phi_ln509_reg_1435;
reg   [9:0] ap_phi_reg_pp0_iter7_phi_ln509_reg_1435;
reg   [9:0] ap_phi_reg_pp0_iter8_phi_ln509_reg_1435;
reg   [9:0] ap_phi_reg_pp0_iter9_phi_ln509_reg_1435;
reg   [9:0] ap_phi_reg_pp0_iter10_phi_ln509_reg_1435;
reg   [9:0] ap_phi_reg_pp0_iter11_phi_ln509_reg_1435;
reg   [9:0] ap_phi_reg_pp0_iter12_phi_ln509_reg_1435;
reg   [9:0] ap_phi_reg_pp0_iter13_phi_ln509_reg_1435;
reg   [9:0] ap_phi_reg_pp0_iter14_phi_ln509_reg_1435;
reg   [9:0] ap_phi_reg_pp0_iter15_phi_ln509_reg_1435;
reg   [9:0] ap_phi_reg_pp0_iter16_phi_ln509_reg_1435;
reg   [9:0] ap_phi_reg_pp0_iter17_phi_ln509_reg_1435;
reg   [9:0] ap_phi_reg_pp0_iter18_phi_ln509_reg_1435;
reg   [9:0] ap_phi_reg_pp0_iter19_phi_ln509_reg_1435;
reg   [9:0] ap_phi_reg_pp0_iter20_phi_ln509_reg_1435;
reg   [9:0] ap_phi_reg_pp0_iter21_phi_ln509_reg_1435;
reg   [9:0] ap_phi_reg_pp0_iter22_phi_ln509_reg_1435;
reg   [9:0] ap_phi_reg_pp0_iter23_phi_ln509_reg_1435;
reg   [9:0] ap_phi_reg_pp0_iter24_phi_ln509_reg_1435;
reg   [9:0] ap_phi_reg_pp0_iter25_phi_ln509_reg_1435;
wire   [15:0] ap_phi_reg_pp0_iter0_g_1_reg_1447;
reg   [15:0] ap_phi_reg_pp0_iter1_g_1_reg_1447;
reg   [15:0] ap_phi_reg_pp0_iter2_g_1_reg_1447;
reg   [15:0] ap_phi_reg_pp0_iter3_g_1_reg_1447;
reg   [15:0] ap_phi_reg_pp0_iter4_g_1_reg_1447;
reg   [15:0] ap_phi_reg_pp0_iter5_g_1_reg_1447;
reg   [15:0] ap_phi_reg_pp0_iter6_g_1_reg_1447;
reg   [15:0] ap_phi_reg_pp0_iter7_g_1_reg_1447;
reg   [15:0] ap_phi_reg_pp0_iter8_g_1_reg_1447;
reg   [15:0] ap_phi_reg_pp0_iter9_g_1_reg_1447;
reg   [15:0] ap_phi_reg_pp0_iter10_g_1_reg_1447;
reg   [15:0] ap_phi_reg_pp0_iter11_g_1_reg_1447;
reg   [15:0] ap_phi_reg_pp0_iter12_g_1_reg_1447;
reg   [15:0] ap_phi_reg_pp0_iter13_g_1_reg_1447;
reg   [15:0] ap_phi_reg_pp0_iter14_g_1_reg_1447;
reg   [15:0] ap_phi_reg_pp0_iter15_g_1_reg_1447;
reg   [15:0] ap_phi_reg_pp0_iter16_g_1_reg_1447;
reg   [15:0] ap_phi_reg_pp0_iter17_g_1_reg_1447;
reg   [15:0] ap_phi_reg_pp0_iter18_g_1_reg_1447;
reg   [15:0] ap_phi_reg_pp0_iter19_g_1_reg_1447;
reg   [15:0] ap_phi_reg_pp0_iter20_g_1_reg_1447;
reg   [15:0] ap_phi_reg_pp0_iter21_g_1_reg_1447;
reg   [15:0] ap_phi_reg_pp0_iter22_g_1_reg_1447;
reg   [15:0] ap_phi_reg_pp0_iter23_g_1_reg_1447;
reg   [15:0] ap_phi_reg_pp0_iter24_g_1_reg_1447;
reg   [15:0] ap_phi_reg_pp0_iter25_g_1_reg_1447;
wire   [9:0] ap_phi_reg_pp0_iter0_phi_ln511_reg_1456;
reg   [9:0] ap_phi_reg_pp0_iter1_phi_ln511_reg_1456;
reg   [9:0] ap_phi_reg_pp0_iter2_phi_ln511_reg_1456;
reg   [9:0] ap_phi_reg_pp0_iter3_phi_ln511_reg_1456;
reg   [9:0] ap_phi_reg_pp0_iter4_phi_ln511_reg_1456;
reg   [9:0] ap_phi_reg_pp0_iter5_phi_ln511_reg_1456;
reg   [9:0] ap_phi_reg_pp0_iter6_phi_ln511_reg_1456;
reg   [9:0] ap_phi_reg_pp0_iter7_phi_ln511_reg_1456;
reg   [9:0] ap_phi_reg_pp0_iter8_phi_ln511_reg_1456;
reg   [9:0] ap_phi_reg_pp0_iter9_phi_ln511_reg_1456;
reg   [9:0] ap_phi_reg_pp0_iter10_phi_ln511_reg_1456;
reg   [9:0] ap_phi_reg_pp0_iter11_phi_ln511_reg_1456;
reg   [9:0] ap_phi_reg_pp0_iter12_phi_ln511_reg_1456;
reg   [9:0] ap_phi_reg_pp0_iter13_phi_ln511_reg_1456;
reg   [9:0] ap_phi_reg_pp0_iter14_phi_ln511_reg_1456;
reg   [9:0] ap_phi_reg_pp0_iter15_phi_ln511_reg_1456;
reg   [9:0] ap_phi_reg_pp0_iter16_phi_ln511_reg_1456;
reg   [9:0] ap_phi_reg_pp0_iter17_phi_ln511_reg_1456;
reg   [9:0] ap_phi_reg_pp0_iter18_phi_ln511_reg_1456;
reg   [9:0] ap_phi_reg_pp0_iter19_phi_ln511_reg_1456;
reg   [9:0] ap_phi_reg_pp0_iter20_phi_ln511_reg_1456;
reg   [9:0] ap_phi_reg_pp0_iter21_phi_ln511_reg_1456;
reg   [9:0] ap_phi_reg_pp0_iter22_phi_ln511_reg_1456;
reg   [9:0] ap_phi_reg_pp0_iter23_phi_ln511_reg_1456;
reg   [9:0] ap_phi_reg_pp0_iter24_phi_ln511_reg_1456;
reg   [9:0] ap_phi_reg_pp0_iter25_phi_ln511_reg_1456;
wire   [9:0] ap_phi_reg_pp0_iter0_phi_ln509_1_reg_1468;
reg   [9:0] ap_phi_reg_pp0_iter1_phi_ln509_1_reg_1468;
reg   [9:0] ap_phi_reg_pp0_iter2_phi_ln509_1_reg_1468;
reg   [9:0] ap_phi_reg_pp0_iter3_phi_ln509_1_reg_1468;
reg   [9:0] ap_phi_reg_pp0_iter4_phi_ln509_1_reg_1468;
reg   [9:0] ap_phi_reg_pp0_iter5_phi_ln509_1_reg_1468;
reg   [9:0] ap_phi_reg_pp0_iter6_phi_ln509_1_reg_1468;
reg   [9:0] ap_phi_reg_pp0_iter7_phi_ln509_1_reg_1468;
reg   [9:0] ap_phi_reg_pp0_iter8_phi_ln509_1_reg_1468;
reg   [9:0] ap_phi_reg_pp0_iter9_phi_ln509_1_reg_1468;
reg   [9:0] ap_phi_reg_pp0_iter10_phi_ln509_1_reg_1468;
reg   [9:0] ap_phi_reg_pp0_iter11_phi_ln509_1_reg_1468;
reg   [9:0] ap_phi_reg_pp0_iter12_phi_ln509_1_reg_1468;
reg   [9:0] ap_phi_reg_pp0_iter13_phi_ln509_1_reg_1468;
reg   [9:0] ap_phi_reg_pp0_iter14_phi_ln509_1_reg_1468;
reg   [9:0] ap_phi_reg_pp0_iter15_phi_ln509_1_reg_1468;
reg   [9:0] ap_phi_reg_pp0_iter16_phi_ln509_1_reg_1468;
reg   [9:0] ap_phi_reg_pp0_iter17_phi_ln509_1_reg_1468;
reg   [9:0] ap_phi_reg_pp0_iter18_phi_ln509_1_reg_1468;
reg   [9:0] ap_phi_reg_pp0_iter19_phi_ln509_1_reg_1468;
reg   [9:0] ap_phi_reg_pp0_iter20_phi_ln509_1_reg_1468;
reg   [9:0] ap_phi_reg_pp0_iter21_phi_ln509_1_reg_1468;
reg   [9:0] ap_phi_reg_pp0_iter22_phi_ln509_1_reg_1468;
reg   [9:0] ap_phi_reg_pp0_iter23_phi_ln509_1_reg_1468;
reg   [9:0] ap_phi_reg_pp0_iter24_phi_ln509_1_reg_1468;
reg   [9:0] ap_phi_reg_pp0_iter25_phi_ln509_1_reg_1468;
wire   [15:0] ap_phi_reg_pp0_iter0_g_5_reg_1480;
reg   [15:0] ap_phi_reg_pp0_iter1_g_5_reg_1480;
reg   [15:0] ap_phi_reg_pp0_iter2_g_5_reg_1480;
reg   [15:0] ap_phi_reg_pp0_iter3_g_5_reg_1480;
reg   [15:0] ap_phi_reg_pp0_iter4_g_5_reg_1480;
reg   [15:0] ap_phi_reg_pp0_iter5_g_5_reg_1480;
reg   [15:0] ap_phi_reg_pp0_iter6_g_5_reg_1480;
reg   [15:0] ap_phi_reg_pp0_iter7_g_5_reg_1480;
reg   [15:0] ap_phi_reg_pp0_iter8_g_5_reg_1480;
reg   [15:0] ap_phi_reg_pp0_iter9_g_5_reg_1480;
reg   [15:0] ap_phi_reg_pp0_iter10_g_5_reg_1480;
reg   [15:0] ap_phi_reg_pp0_iter11_g_5_reg_1480;
reg   [15:0] ap_phi_reg_pp0_iter12_g_5_reg_1480;
reg   [15:0] ap_phi_reg_pp0_iter13_g_5_reg_1480;
reg   [15:0] ap_phi_reg_pp0_iter14_g_5_reg_1480;
reg   [15:0] ap_phi_reg_pp0_iter15_g_5_reg_1480;
reg   [15:0] ap_phi_reg_pp0_iter16_g_5_reg_1480;
reg   [15:0] ap_phi_reg_pp0_iter17_g_5_reg_1480;
reg   [15:0] ap_phi_reg_pp0_iter18_g_5_reg_1480;
reg   [15:0] ap_phi_reg_pp0_iter19_g_5_reg_1480;
reg   [15:0] ap_phi_reg_pp0_iter20_g_5_reg_1480;
reg   [15:0] ap_phi_reg_pp0_iter21_g_5_reg_1480;
reg   [15:0] ap_phi_reg_pp0_iter22_g_5_reg_1480;
reg   [15:0] ap_phi_reg_pp0_iter23_g_5_reg_1480;
reg   [15:0] ap_phi_reg_pp0_iter24_g_5_reg_1480;
reg   [15:0] ap_phi_reg_pp0_iter25_g_5_reg_1480;
wire   [9:0] ap_phi_reg_pp0_iter0_phi_ln511_1_reg_1489;
reg   [9:0] ap_phi_reg_pp0_iter1_phi_ln511_1_reg_1489;
reg   [9:0] ap_phi_reg_pp0_iter2_phi_ln511_1_reg_1489;
reg   [9:0] ap_phi_reg_pp0_iter3_phi_ln511_1_reg_1489;
reg   [9:0] ap_phi_reg_pp0_iter4_phi_ln511_1_reg_1489;
reg   [9:0] ap_phi_reg_pp0_iter5_phi_ln511_1_reg_1489;
reg   [9:0] ap_phi_reg_pp0_iter6_phi_ln511_1_reg_1489;
reg   [9:0] ap_phi_reg_pp0_iter7_phi_ln511_1_reg_1489;
reg   [9:0] ap_phi_reg_pp0_iter8_phi_ln511_1_reg_1489;
reg   [9:0] ap_phi_reg_pp0_iter9_phi_ln511_1_reg_1489;
reg   [9:0] ap_phi_reg_pp0_iter10_phi_ln511_1_reg_1489;
reg   [9:0] ap_phi_reg_pp0_iter11_phi_ln511_1_reg_1489;
reg   [9:0] ap_phi_reg_pp0_iter12_phi_ln511_1_reg_1489;
reg   [9:0] ap_phi_reg_pp0_iter13_phi_ln511_1_reg_1489;
reg   [9:0] ap_phi_reg_pp0_iter14_phi_ln511_1_reg_1489;
reg   [9:0] ap_phi_reg_pp0_iter15_phi_ln511_1_reg_1489;
reg   [9:0] ap_phi_reg_pp0_iter16_phi_ln511_1_reg_1489;
reg   [9:0] ap_phi_reg_pp0_iter17_phi_ln511_1_reg_1489;
reg   [9:0] ap_phi_reg_pp0_iter18_phi_ln511_1_reg_1489;
reg   [9:0] ap_phi_reg_pp0_iter19_phi_ln511_1_reg_1489;
reg   [9:0] ap_phi_reg_pp0_iter20_phi_ln511_1_reg_1489;
reg   [9:0] ap_phi_reg_pp0_iter21_phi_ln511_1_reg_1489;
reg   [9:0] ap_phi_reg_pp0_iter22_phi_ln511_1_reg_1489;
reg   [9:0] ap_phi_reg_pp0_iter23_phi_ln511_1_reg_1489;
reg   [9:0] ap_phi_reg_pp0_iter24_phi_ln511_1_reg_1489;
reg   [9:0] ap_phi_reg_pp0_iter25_phi_ln511_1_reg_1489;
wire   [9:0] ap_phi_reg_pp0_iter0_phi_ln509_2_reg_1501;
reg   [9:0] ap_phi_reg_pp0_iter1_phi_ln509_2_reg_1501;
reg   [9:0] ap_phi_reg_pp0_iter2_phi_ln509_2_reg_1501;
reg   [9:0] ap_phi_reg_pp0_iter3_phi_ln509_2_reg_1501;
reg   [9:0] ap_phi_reg_pp0_iter4_phi_ln509_2_reg_1501;
reg   [9:0] ap_phi_reg_pp0_iter5_phi_ln509_2_reg_1501;
reg   [9:0] ap_phi_reg_pp0_iter6_phi_ln509_2_reg_1501;
reg   [9:0] ap_phi_reg_pp0_iter7_phi_ln509_2_reg_1501;
reg   [9:0] ap_phi_reg_pp0_iter8_phi_ln509_2_reg_1501;
reg   [9:0] ap_phi_reg_pp0_iter9_phi_ln509_2_reg_1501;
reg   [9:0] ap_phi_reg_pp0_iter10_phi_ln509_2_reg_1501;
reg   [9:0] ap_phi_reg_pp0_iter11_phi_ln509_2_reg_1501;
reg   [9:0] ap_phi_reg_pp0_iter12_phi_ln509_2_reg_1501;
reg   [9:0] ap_phi_reg_pp0_iter13_phi_ln509_2_reg_1501;
reg   [9:0] ap_phi_reg_pp0_iter14_phi_ln509_2_reg_1501;
reg   [9:0] ap_phi_reg_pp0_iter15_phi_ln509_2_reg_1501;
reg   [9:0] ap_phi_reg_pp0_iter16_phi_ln509_2_reg_1501;
reg   [9:0] ap_phi_reg_pp0_iter17_phi_ln509_2_reg_1501;
reg   [9:0] ap_phi_reg_pp0_iter18_phi_ln509_2_reg_1501;
reg   [9:0] ap_phi_reg_pp0_iter19_phi_ln509_2_reg_1501;
reg   [9:0] ap_phi_reg_pp0_iter20_phi_ln509_2_reg_1501;
reg   [9:0] ap_phi_reg_pp0_iter21_phi_ln509_2_reg_1501;
reg   [9:0] ap_phi_reg_pp0_iter22_phi_ln509_2_reg_1501;
reg   [9:0] ap_phi_reg_pp0_iter23_phi_ln509_2_reg_1501;
reg   [9:0] ap_phi_reg_pp0_iter24_phi_ln509_2_reg_1501;
reg   [9:0] ap_phi_reg_pp0_iter25_phi_ln509_2_reg_1501;
wire   [15:0] ap_phi_reg_pp0_iter0_g_8_reg_1513;
reg   [15:0] ap_phi_reg_pp0_iter1_g_8_reg_1513;
reg   [15:0] ap_phi_reg_pp0_iter2_g_8_reg_1513;
reg   [15:0] ap_phi_reg_pp0_iter3_g_8_reg_1513;
reg   [15:0] ap_phi_reg_pp0_iter4_g_8_reg_1513;
reg   [15:0] ap_phi_reg_pp0_iter5_g_8_reg_1513;
reg   [15:0] ap_phi_reg_pp0_iter6_g_8_reg_1513;
reg   [15:0] ap_phi_reg_pp0_iter7_g_8_reg_1513;
reg   [15:0] ap_phi_reg_pp0_iter8_g_8_reg_1513;
reg   [15:0] ap_phi_reg_pp0_iter9_g_8_reg_1513;
reg   [15:0] ap_phi_reg_pp0_iter10_g_8_reg_1513;
reg   [15:0] ap_phi_reg_pp0_iter11_g_8_reg_1513;
reg   [15:0] ap_phi_reg_pp0_iter12_g_8_reg_1513;
reg   [15:0] ap_phi_reg_pp0_iter13_g_8_reg_1513;
reg   [15:0] ap_phi_reg_pp0_iter14_g_8_reg_1513;
reg   [15:0] ap_phi_reg_pp0_iter15_g_8_reg_1513;
reg   [15:0] ap_phi_reg_pp0_iter16_g_8_reg_1513;
reg   [15:0] ap_phi_reg_pp0_iter17_g_8_reg_1513;
reg   [15:0] ap_phi_reg_pp0_iter18_g_8_reg_1513;
reg   [15:0] ap_phi_reg_pp0_iter19_g_8_reg_1513;
reg   [15:0] ap_phi_reg_pp0_iter20_g_8_reg_1513;
reg   [15:0] ap_phi_reg_pp0_iter21_g_8_reg_1513;
reg   [15:0] ap_phi_reg_pp0_iter22_g_8_reg_1513;
reg   [15:0] ap_phi_reg_pp0_iter23_g_8_reg_1513;
reg   [15:0] ap_phi_reg_pp0_iter24_g_8_reg_1513;
reg   [15:0] ap_phi_reg_pp0_iter25_g_8_reg_1513;
wire   [9:0] ap_phi_reg_pp0_iter0_phi_ln511_2_reg_1522;
reg   [9:0] ap_phi_reg_pp0_iter1_phi_ln511_2_reg_1522;
reg   [9:0] ap_phi_reg_pp0_iter2_phi_ln511_2_reg_1522;
reg   [9:0] ap_phi_reg_pp0_iter3_phi_ln511_2_reg_1522;
reg   [9:0] ap_phi_reg_pp0_iter4_phi_ln511_2_reg_1522;
reg   [9:0] ap_phi_reg_pp0_iter5_phi_ln511_2_reg_1522;
reg   [9:0] ap_phi_reg_pp0_iter6_phi_ln511_2_reg_1522;
reg   [9:0] ap_phi_reg_pp0_iter7_phi_ln511_2_reg_1522;
reg   [9:0] ap_phi_reg_pp0_iter8_phi_ln511_2_reg_1522;
reg   [9:0] ap_phi_reg_pp0_iter9_phi_ln511_2_reg_1522;
reg   [9:0] ap_phi_reg_pp0_iter10_phi_ln511_2_reg_1522;
reg   [9:0] ap_phi_reg_pp0_iter11_phi_ln511_2_reg_1522;
reg   [9:0] ap_phi_reg_pp0_iter12_phi_ln511_2_reg_1522;
reg   [9:0] ap_phi_reg_pp0_iter13_phi_ln511_2_reg_1522;
reg   [9:0] ap_phi_reg_pp0_iter14_phi_ln511_2_reg_1522;
reg   [9:0] ap_phi_reg_pp0_iter15_phi_ln511_2_reg_1522;
reg   [9:0] ap_phi_reg_pp0_iter16_phi_ln511_2_reg_1522;
reg   [9:0] ap_phi_reg_pp0_iter17_phi_ln511_2_reg_1522;
reg   [9:0] ap_phi_reg_pp0_iter18_phi_ln511_2_reg_1522;
reg   [9:0] ap_phi_reg_pp0_iter19_phi_ln511_2_reg_1522;
reg   [9:0] ap_phi_reg_pp0_iter20_phi_ln511_2_reg_1522;
reg   [9:0] ap_phi_reg_pp0_iter21_phi_ln511_2_reg_1522;
reg   [9:0] ap_phi_reg_pp0_iter22_phi_ln511_2_reg_1522;
reg   [9:0] ap_phi_reg_pp0_iter23_phi_ln511_2_reg_1522;
reg   [9:0] ap_phi_reg_pp0_iter24_phi_ln511_2_reg_1522;
reg   [9:0] ap_phi_reg_pp0_iter25_phi_ln511_2_reg_1522;
wire   [9:0] ap_phi_reg_pp0_iter0_phi_ln509_3_reg_1534;
reg   [9:0] ap_phi_reg_pp0_iter1_phi_ln509_3_reg_1534;
reg   [9:0] ap_phi_reg_pp0_iter2_phi_ln509_3_reg_1534;
reg   [9:0] ap_phi_reg_pp0_iter3_phi_ln509_3_reg_1534;
reg   [9:0] ap_phi_reg_pp0_iter4_phi_ln509_3_reg_1534;
reg   [9:0] ap_phi_reg_pp0_iter5_phi_ln509_3_reg_1534;
reg   [9:0] ap_phi_reg_pp0_iter6_phi_ln509_3_reg_1534;
reg   [9:0] ap_phi_reg_pp0_iter7_phi_ln509_3_reg_1534;
reg   [9:0] ap_phi_reg_pp0_iter8_phi_ln509_3_reg_1534;
reg   [9:0] ap_phi_reg_pp0_iter9_phi_ln509_3_reg_1534;
reg   [9:0] ap_phi_reg_pp0_iter10_phi_ln509_3_reg_1534;
reg   [9:0] ap_phi_reg_pp0_iter11_phi_ln509_3_reg_1534;
reg   [9:0] ap_phi_reg_pp0_iter12_phi_ln509_3_reg_1534;
reg   [9:0] ap_phi_reg_pp0_iter13_phi_ln509_3_reg_1534;
reg   [9:0] ap_phi_reg_pp0_iter14_phi_ln509_3_reg_1534;
reg   [9:0] ap_phi_reg_pp0_iter15_phi_ln509_3_reg_1534;
reg   [9:0] ap_phi_reg_pp0_iter16_phi_ln509_3_reg_1534;
reg   [9:0] ap_phi_reg_pp0_iter17_phi_ln509_3_reg_1534;
reg   [9:0] ap_phi_reg_pp0_iter18_phi_ln509_3_reg_1534;
reg   [9:0] ap_phi_reg_pp0_iter19_phi_ln509_3_reg_1534;
reg   [9:0] ap_phi_reg_pp0_iter20_phi_ln509_3_reg_1534;
reg   [9:0] ap_phi_reg_pp0_iter21_phi_ln509_3_reg_1534;
reg   [9:0] ap_phi_reg_pp0_iter22_phi_ln509_3_reg_1534;
reg   [9:0] ap_phi_reg_pp0_iter23_phi_ln509_3_reg_1534;
reg   [9:0] ap_phi_reg_pp0_iter24_phi_ln509_3_reg_1534;
reg   [9:0] ap_phi_reg_pp0_iter25_phi_ln509_3_reg_1534;
wire   [15:0] ap_phi_reg_pp0_iter0_g_11_reg_1546;
reg   [15:0] ap_phi_reg_pp0_iter1_g_11_reg_1546;
reg   [15:0] ap_phi_reg_pp0_iter2_g_11_reg_1546;
reg   [15:0] ap_phi_reg_pp0_iter3_g_11_reg_1546;
reg   [15:0] ap_phi_reg_pp0_iter4_g_11_reg_1546;
reg   [15:0] ap_phi_reg_pp0_iter5_g_11_reg_1546;
reg   [15:0] ap_phi_reg_pp0_iter6_g_11_reg_1546;
reg   [15:0] ap_phi_reg_pp0_iter7_g_11_reg_1546;
reg   [15:0] ap_phi_reg_pp0_iter8_g_11_reg_1546;
reg   [15:0] ap_phi_reg_pp0_iter9_g_11_reg_1546;
reg   [15:0] ap_phi_reg_pp0_iter10_g_11_reg_1546;
reg   [15:0] ap_phi_reg_pp0_iter11_g_11_reg_1546;
reg   [15:0] ap_phi_reg_pp0_iter12_g_11_reg_1546;
reg   [15:0] ap_phi_reg_pp0_iter13_g_11_reg_1546;
reg   [15:0] ap_phi_reg_pp0_iter14_g_11_reg_1546;
reg   [15:0] ap_phi_reg_pp0_iter15_g_11_reg_1546;
reg   [15:0] ap_phi_reg_pp0_iter16_g_11_reg_1546;
reg   [15:0] ap_phi_reg_pp0_iter17_g_11_reg_1546;
reg   [15:0] ap_phi_reg_pp0_iter18_g_11_reg_1546;
reg   [15:0] ap_phi_reg_pp0_iter19_g_11_reg_1546;
reg   [15:0] ap_phi_reg_pp0_iter20_g_11_reg_1546;
reg   [15:0] ap_phi_reg_pp0_iter21_g_11_reg_1546;
reg   [15:0] ap_phi_reg_pp0_iter22_g_11_reg_1546;
reg   [15:0] ap_phi_reg_pp0_iter23_g_11_reg_1546;
reg   [15:0] ap_phi_reg_pp0_iter24_g_11_reg_1546;
reg   [15:0] ap_phi_reg_pp0_iter25_g_11_reg_1546;
wire   [9:0] ap_phi_reg_pp0_iter0_phi_ln511_3_reg_1555;
reg   [9:0] ap_phi_reg_pp0_iter1_phi_ln511_3_reg_1555;
reg   [9:0] ap_phi_reg_pp0_iter2_phi_ln511_3_reg_1555;
reg   [9:0] ap_phi_reg_pp0_iter3_phi_ln511_3_reg_1555;
reg   [9:0] ap_phi_reg_pp0_iter4_phi_ln511_3_reg_1555;
reg   [9:0] ap_phi_reg_pp0_iter5_phi_ln511_3_reg_1555;
reg   [9:0] ap_phi_reg_pp0_iter6_phi_ln511_3_reg_1555;
reg   [9:0] ap_phi_reg_pp0_iter7_phi_ln511_3_reg_1555;
reg   [9:0] ap_phi_reg_pp0_iter8_phi_ln511_3_reg_1555;
reg   [9:0] ap_phi_reg_pp0_iter9_phi_ln511_3_reg_1555;
reg   [9:0] ap_phi_reg_pp0_iter10_phi_ln511_3_reg_1555;
reg   [9:0] ap_phi_reg_pp0_iter11_phi_ln511_3_reg_1555;
reg   [9:0] ap_phi_reg_pp0_iter12_phi_ln511_3_reg_1555;
reg   [9:0] ap_phi_reg_pp0_iter13_phi_ln511_3_reg_1555;
reg   [9:0] ap_phi_reg_pp0_iter14_phi_ln511_3_reg_1555;
reg   [9:0] ap_phi_reg_pp0_iter15_phi_ln511_3_reg_1555;
reg   [9:0] ap_phi_reg_pp0_iter16_phi_ln511_3_reg_1555;
reg   [9:0] ap_phi_reg_pp0_iter17_phi_ln511_3_reg_1555;
reg   [9:0] ap_phi_reg_pp0_iter18_phi_ln511_3_reg_1555;
reg   [9:0] ap_phi_reg_pp0_iter19_phi_ln511_3_reg_1555;
reg   [9:0] ap_phi_reg_pp0_iter20_phi_ln511_3_reg_1555;
reg   [9:0] ap_phi_reg_pp0_iter21_phi_ln511_3_reg_1555;
reg   [9:0] ap_phi_reg_pp0_iter22_phi_ln511_3_reg_1555;
reg   [9:0] ap_phi_reg_pp0_iter23_phi_ln511_3_reg_1555;
reg   [9:0] ap_phi_reg_pp0_iter24_phi_ln511_3_reg_1555;
reg   [9:0] ap_phi_reg_pp0_iter25_phi_ln511_3_reg_1555;
wire   [63:0] zext_ln279_fu_2197_p1;
wire   [63:0] zext_ln493_fu_7414_p1;
wire   [63:0] zext_ln493_1_fu_7418_p1;
wire   [63:0] zext_ln493_2_fu_7422_p1;
wire   [63:0] zext_ln493_3_fu_7426_p1;
wire   [63:0] zext_ln493_4_fu_7430_p1;
wire   [63:0] zext_ln493_5_fu_7434_p1;
wire   [63:0] zext_ln493_6_fu_7438_p1;
wire   [63:0] zext_ln493_7_fu_7442_p1;
wire   [63:0] zext_ln493_8_fu_7446_p1;
wire   [63:0] zext_ln493_9_fu_7450_p1;
wire   [63:0] zext_ln493_10_fu_7454_p1;
wire   [63:0] zext_ln493_11_fu_7458_p1;
wire   [63:0] zext_ln493_12_fu_7462_p1;
wire   [63:0] zext_ln493_13_fu_7466_p1;
wire   [63:0] zext_ln493_14_fu_7470_p1;
wire   [63:0] zext_ln493_15_fu_7474_p1;
wire   [63:0] zext_ln497_fu_7786_p1;
wire   [63:0] zext_ln497_1_fu_7790_p1;
wire   [63:0] zext_ln497_2_fu_7794_p1;
wire   [63:0] zext_ln497_3_fu_7798_p1;
reg   [16:0] x_fu_290;
wire   [16:0] x_9_fu_2181_p2;
wire    ap_loop_init;
reg   [16:0] ap_sig_allocacmp_x_8;
reg   [14:0] z_fu_294;
reg   [14:0] ap_sig_allocacmp_z_3;
reg   [9:0] pixBuf_fu_298;
reg   [9:0] pixBuf_171_fu_302;
reg   [9:0] pixBuf_172_fu_306;
reg   [9:0] pixBuf_173_fu_310;
reg   [9:0] pixBuf_174_fu_314;
reg   [9:0] empty_fu_318;
reg   [9:0] empty_173_fu_322;
reg   [9:0] empty_174_fu_326;
reg   [9:0] empty_175_fu_330;
reg   [9:0] empty_176_fu_334;
reg   [9:0] empty_177_fu_338;
reg   [9:0] empty_178_fu_342;
reg   [9:0] empty_179_fu_346;
reg   [9:0] empty_180_fu_350;
reg   [9:0] empty_181_fu_354;
reg   [9:0] bayerWindow_3_fu_358;
reg   [9:0] bayerWindow_7_fu_362;
reg   [9:0] bayerWindow_11_fu_366;
reg   [9:0] bayerWindow_15_fu_370;
reg   [9:0] bayerWindow_19_fu_374;
reg   [9:0] bayerWindow_20_fu_378;
reg   [9:0] bayerWindow_21_fu_382;
reg   [9:0] bayerWindow_22_fu_386;
reg   [9:0] bayerWindow_23_fu_390;
reg   [9:0] bayerWindow_24_fu_394;
reg   [9:0] bayerWindow_25_fu_398;
reg   [9:0] bayerWindow_26_fu_402;
reg   [9:0] bayerWindow_27_fu_406;
reg   [9:0] bayerWindow_28_fu_410;
reg   [9:0] bayerWindow_29_fu_414;
reg    ap_block_pp0_stage0_01001;
wire   [16:0] zext_ln283_cast_fu_1967_p1;
wire   [16:0] out_x_fu_2149_p2;
wire   [16:0] or_ln585_fu_2167_p2;
wire   [9:0] select_ln403_11_fu_2751_p3;
wire   [9:0] select_ln403_10_fu_2745_p3;
wire   [9:0] select_ln403_9_fu_2739_p3;
wire   [9:0] select_ln403_8_fu_2733_p3;
wire   [9:0] select_ln403_4_fu_2709_p3;
wire   [9:0] select_ln403_5_fu_2715_p3;
wire   [9:0] select_ln403_6_fu_2721_p3;
wire   [9:0] select_ln403_7_fu_2727_p3;
wire   [9:0] PixBufVal_25_fu_2685_p3;
wire   [9:0] PixBufVal_24_fu_2691_p3;
wire   [9:0] PixBufVal_23_fu_2697_p3;
wire   [9:0] PixBufVal_fu_2703_p3;
wire   [10:0] shl_ln_fu_2938_p3;
wire   [11:0] zext_ln450_fu_2946_p1;
wire   [11:0] zext_ln450_4_fu_2962_p1;
wire   [11:0] sub_ln450_fu_2966_p2;
wire   [11:0] zext_ln450_2_fu_2954_p1;
wire   [10:0] shl_ln3_fu_2978_p3;
wire   [11:0] zext_ln451_fu_2986_p1;
wire   [11:0] sub_ln451_fu_2994_p2;
wire   [11:0] zext_ln451_1_fu_2990_p1;
wire   [10:0] shl_ln4_fu_3006_p3;
wire   [11:0] zext_ln452_fu_3014_p1;
wire   [11:0] zext_ln452_2_fu_3022_p1;
wire   [11:0] sub_ln452_fu_3026_p2;
wire   [10:0] shl_ln5_fu_3038_p3;
wire   [11:0] zext_ln453_fu_3046_p1;
wire   [11:0] sub_ln453_fu_3050_p2;
wire   [10:0] shl_ln6_fu_3062_p3;
wire   [11:0] zext_ln454_fu_3070_p1;
wire   [11:0] zext_ln454_1_fu_3074_p1;
wire   [11:0] sub_ln454_fu_3078_p2;
wire   [10:0] shl_ln7_fu_3090_p3;
wire   [11:0] zext_ln455_fu_3098_p1;
wire   [11:0] zext_ln455_2_fu_3106_p1;
wire   [11:0] sub_ln455_fu_3110_p2;
wire   [10:0] shl_ln8_fu_3122_p3;
wire   [11:0] zext_ln456_fu_3130_p1;
wire   [11:0] sub_ln456_fu_3134_p2;
wire   [10:0] shl_ln9_fu_3146_p3;
wire   [11:0] zext_ln457_fu_3154_p1;
wire   [11:0] sub_ln457_fu_3162_p2;
wire   [11:0] zext_ln457_1_fu_3158_p1;
wire   [10:0] shl_ln1_fu_3174_p3;
wire   [11:0] zext_ln458_fu_3182_p1;
wire   [11:0] sub_ln458_fu_3194_p2;
wire   [11:0] zext_ln458_2_fu_3190_p1;
wire   [10:0] shl_ln2_fu_3206_p3;
wire   [11:0] zext_ln459_fu_3214_p1;
wire   [11:0] sub_ln459_fu_3218_p2;
wire   [10:0] shl_ln10_fu_3230_p3;
wire   [11:0] zext_ln460_fu_3238_p1;
wire   [11:0] sub_ln460_fu_3246_p2;
wire   [11:0] zext_ln460_1_fu_3242_p1;
wire   [10:0] shl_ln11_fu_3258_p3;
wire   [11:0] zext_ln461_fu_3266_p1;
wire   [11:0] sub_ln461_fu_3270_p2;
wire   [10:0] zext_ln450_1_fu_2950_p1;
wire   [10:0] zext_ln450_3_fu_2958_p1;
wire   [10:0] zext_ln455_1_fu_3102_p1;
wire   [10:0] zext_ln452_1_fu_3018_p1;
wire   [10:0] zext_ln458_1_fu_3186_p1;
wire   [10:0] shl_ln450_1_fu_3306_p3;
wire   [11:0] zext_ln450_5_fu_3314_p1;
wire   [11:0] zext_ln450_9_fu_3330_p1;
wire   [11:0] sub_ln450_1_fu_3334_p2;
wire   [11:0] zext_ln450_7_fu_3322_p1;
wire   [10:0] shl_ln451_1_fu_3346_p3;
wire   [10:0] zext_ln451_4_fu_3362_p1;
wire   [10:0] zext_ln450_6_fu_3318_p1;
wire   [10:0] add_ln451_fu_3366_p2;
wire   [11:0] zext_ln451_2_fu_3354_p1;
wire   [11:0] zext_ln451_5_fu_3372_p1;
wire   [10:0] shl_ln452_1_fu_3382_p3;
wire   [11:0] zext_ln452_3_fu_3390_p1;
wire   [11:0] zext_ln452_5_fu_3398_p1;
wire   [11:0] sub_ln452_1_fu_3402_p2;
wire   [11:0] zext_ln451_3_fu_3358_p1;
wire   [10:0] zext_ln452_4_fu_3394_p1;
wire   [10:0] zext_ln450_8_fu_3326_p1;
wire   [10:0] shl_ln454_1_fu_3420_p3;
wire   [11:0] zext_ln454_2_fu_3428_p1;
wire   [11:0] zext_ln454_4_fu_3436_p1;
wire   [11:0] sub_ln454_1_fu_3440_p2;
wire   [10:0] shl_ln455_1_fu_3452_p3;
wire   [10:0] zext_ln454_3_fu_3432_p1;
wire   [10:0] zext_ln455_5_fu_3468_p1;
wire   [10:0] add_ln455_fu_3472_p2;
wire   [11:0] zext_ln455_3_fu_3460_p1;
wire   [11:0] zext_ln455_6_fu_3478_p1;
wire   [10:0] shl_ln456_1_fu_3488_p3;
wire   [11:0] zext_ln456_1_fu_3496_p1;
wire   [11:0] zext_ln455_4_fu_3464_p1;
wire   [11:0] sub_ln456_1_fu_3500_p2;
wire   [10:0] shl_ln457_1_fu_3512_p3;
wire   [10:0] zext_ln457_4_fu_3528_p1;
wire   [10:0] add_ln457_fu_3532_p2;
wire   [11:0] zext_ln457_2_fu_3520_p1;
wire   [11:0] zext_ln457_5_fu_3538_p1;
wire   [10:0] shl_ln458_1_fu_3548_p3;
wire   [11:0] zext_ln458_3_fu_3556_p1;
wire   [11:0] zext_ln457_3_fu_3524_p1;
wire   [11:0] sub_ln458_1_fu_3568_p2;
wire   [11:0] zext_ln458_5_fu_3564_p1;
wire   [10:0] zext_ln458_4_fu_3560_p1;
wire   [10:0] shl_ln460_1_fu_3586_p3;
wire   [11:0] zext_ln460_2_fu_3594_p1;
wire   [11:0] sub_ln460_1_fu_3606_p2;
wire   [11:0] zext_ln460_4_fu_3602_p1;
wire   [10:0] shl_ln461_1_fu_3618_p3;
wire   [10:0] zext_ln460_3_fu_3598_p1;
wire   [10:0] add_ln461_fu_3630_p2;
wire   [11:0] zext_ln461_1_fu_3626_p1;
wire   [11:0] zext_ln461_2_fu_3636_p1;
wire   [10:0] shl_ln450_2_fu_3670_p3;
wire   [11:0] zext_ln450_10_fu_3678_p1;
wire   [11:0] zext_ln450_14_fu_3694_p1;
wire   [11:0] sub_ln450_2_fu_3698_p2;
wire   [11:0] zext_ln450_12_fu_3686_p1;
wire   [10:0] shl_ln451_2_fu_3710_p3;
wire   [11:0] zext_ln451_6_fu_3718_p1;
wire   [11:0] zext_ln451_7_fu_3722_p1;
wire   [11:0] sub_ln451_1_fu_3726_p2;
wire   [10:0] shl_ln452_2_fu_3738_p3;
wire   [11:0] zext_ln452_6_fu_3746_p1;
wire   [11:0] zext_ln452_8_fu_3754_p1;
wire   [11:0] sub_ln452_2_fu_3758_p2;
wire   [10:0] shl_ln453_2_fu_3770_p3;
wire   [11:0] zext_ln453_3_fu_3778_p1;
wire   [11:0] sub_ln453_1_fu_3782_p2;
wire   [10:0] shl_ln454_2_fu_3794_p3;
wire   [11:0] zext_ln454_5_fu_3802_p1;
wire   [11:0] zext_ln454_6_fu_3806_p1;
wire   [11:0] sub_ln454_2_fu_3810_p2;
wire   [10:0] shl_ln455_2_fu_3822_p3;
wire   [11:0] zext_ln455_7_fu_3830_p1;
wire   [11:0] sub_ln455_1_fu_3842_p2;
wire   [11:0] zext_ln455_9_fu_3838_p1;
wire   [10:0] shl_ln456_2_fu_3854_p3;
wire   [11:0] zext_ln456_2_fu_3862_p1;
wire   [11:0] sub_ln456_2_fu_3866_p2;
wire   [10:0] shl_ln457_2_fu_3878_p3;
wire   [11:0] zext_ln457_6_fu_3886_p1;
wire   [11:0] zext_ln457_7_fu_3890_p1;
wire   [11:0] sub_ln457_1_fu_3894_p2;
wire   [10:0] shl_ln458_2_fu_3906_p3;
wire   [11:0] zext_ln458_6_fu_3914_p1;
wire   [11:0] sub_ln458_2_fu_3926_p2;
wire   [11:0] zext_ln458_8_fu_3922_p1;
wire   [10:0] shl_ln459_2_fu_3938_p3;
wire   [11:0] zext_ln459_3_fu_3946_p1;
wire   [11:0] sub_ln459_1_fu_3950_p2;
wire   [10:0] shl_ln460_2_fu_3962_p3;
wire   [11:0] zext_ln460_5_fu_3970_p1;
wire   [11:0] sub_ln460_2_fu_3978_p2;
wire   [11:0] zext_ln460_6_fu_3974_p1;
wire   [10:0] shl_ln461_2_fu_3990_p3;
wire   [11:0] zext_ln461_3_fu_3998_p1;
wire   [11:0] sub_ln461_1_fu_4002_p2;
wire   [10:0] zext_ln450_11_fu_3682_p1;
wire   [10:0] zext_ln450_13_fu_3690_p1;
wire   [10:0] zext_ln455_8_fu_3834_p1;
wire   [10:0] zext_ln452_7_fu_3750_p1;
wire   [10:0] zext_ln458_7_fu_3918_p1;
wire   [10:0] shl_ln450_3_fu_4038_p3;
wire   [11:0] zext_ln450_15_fu_4046_p1;
wire   [11:0] zext_ln450_19_fu_4062_p1;
wire   [11:0] sub_ln450_3_fu_4066_p2;
wire   [11:0] zext_ln450_17_fu_4054_p1;
wire   [10:0] shl_ln451_3_fu_4078_p3;
wire   [10:0] zext_ln450_16_fu_4050_p1;
wire   [10:0] zext_ln451_10_fu_4094_p1;
wire   [10:0] add_ln451_1_fu_4098_p2;
wire   [11:0] zext_ln451_8_fu_4086_p1;
wire   [11:0] zext_ln451_11_fu_4104_p1;
wire   [10:0] shl_ln452_3_fu_4114_p3;
wire   [11:0] zext_ln452_9_fu_4122_p1;
wire   [11:0] zext_ln452_11_fu_4130_p1;
wire   [11:0] sub_ln452_3_fu_4134_p2;
wire   [11:0] zext_ln451_9_fu_4090_p1;
wire   [10:0] zext_ln450_18_fu_4058_p1;
wire   [10:0] zext_ln452_10_fu_4126_p1;
wire   [10:0] shl_ln454_3_fu_4152_p3;
wire   [11:0] zext_ln454_7_fu_4160_p1;
wire   [11:0] zext_ln454_9_fu_4168_p1;
wire   [11:0] sub_ln454_3_fu_4172_p2;
wire   [10:0] shl_ln455_3_fu_4184_p3;
wire   [10:0] zext_ln455_12_fu_4200_p1;
wire   [10:0] zext_ln454_8_fu_4164_p1;
wire   [10:0] add_ln455_1_fu_4204_p2;
wire   [11:0] zext_ln455_10_fu_4192_p1;
wire   [11:0] zext_ln455_13_fu_4210_p1;
wire   [10:0] shl_ln456_3_fu_4220_p3;
wire   [11:0] zext_ln456_3_fu_4228_p1;
wire   [11:0] zext_ln455_11_fu_4196_p1;
wire   [11:0] sub_ln456_3_fu_4232_p2;
wire   [10:0] shl_ln457_3_fu_4244_p3;
wire   [11:0] zext_ln457_8_fu_4252_p1;
wire   [11:0] zext_ln457_9_fu_4256_p1;
wire   [11:0] sub_ln457_2_fu_4260_p2;
wire   [10:0] shl_ln458_3_fu_4272_p3;
wire   [11:0] zext_ln458_9_fu_4280_p1;
wire   [11:0] sub_ln458_3_fu_4292_p2;
wire   [11:0] zext_ln458_11_fu_4288_p1;
wire   [10:0] shl_ln459_3_fu_4304_p3;
wire   [11:0] zext_ln459_4_fu_4312_p1;
wire   [11:0] sub_ln459_2_fu_4316_p2;
wire   [10:0] shl_ln460_3_fu_4328_p3;
wire   [11:0] zext_ln460_7_fu_4336_p1;
wire   [11:0] sub_ln460_3_fu_4344_p2;
wire   [11:0] zext_ln460_8_fu_4340_p1;
wire   [10:0] shl_ln461_3_fu_4356_p3;
wire   [11:0] zext_ln461_4_fu_4364_p1;
wire   [11:0] sub_ln461_2_fu_4368_p2;
wire   [10:0] zext_ln458_10_fu_4284_p1;
wire   [12:0] add_ln465_fu_4416_p2;
wire   [12:0] add_ln465_1_fu_4426_p2;
wire  signed [13:0] sext_ln465_5_fu_4432_p1;
wire  signed [13:0] sext_ln465_4_fu_4422_p1;
wire   [12:0] add_ln466_fu_4451_p2;
wire   [12:0] add_ln466_1_fu_4464_p2;
wire  signed [13:0] sext_ln466_5_fu_4470_p1;
wire  signed [13:0] sext_ln466_3_fu_4457_p1;
wire   [12:0] add_ln467_fu_4486_p2;
wire  signed [13:0] sext_ln467_2_fu_4492_p1;
wire   [12:0] add_ln468_fu_4505_p2;
wire   [12:0] add_ln468_1_fu_4518_p2;
wire  signed [13:0] sext_ln468_5_fu_4524_p1;
wire  signed [13:0] sext_ln468_1_fu_4511_p1;
wire   [12:0] zext_ln483_1_fu_4618_p1;
wire   [12:0] zext_ln483_fu_4610_p1;
wire   [12:0] add_ln483_fu_4622_p2;
wire   [12:0] zext_ln484_1_fu_4650_p1;
wire   [12:0] zext_ln484_fu_4642_p1;
wire   [12:0] add_ln484_fu_4654_p2;
wire   [10:0] shl_ln453_1_fu_4670_p3;
wire   [11:0] zext_ln453_1_fu_4678_p1;
wire   [11:0] zext_ln453_2_fu_4682_p1;
wire   [10:0] shl_ln459_1_fu_4691_p3;
wire   [11:0] zext_ln459_1_fu_4699_p1;
wire   [11:0] zext_ln459_2_fu_4703_p1;
wire   [12:0] add_ln465_3_fu_4724_p2;
wire   [12:0] add_ln465_4_fu_4734_p2;
wire  signed [13:0] sext_ln465_11_fu_4740_p1;
wire  signed [13:0] sext_ln465_9_fu_4730_p1;
wire   [11:0] K_15_fu_4685_p2;
wire   [11:0] K_21_fu_4706_p2;
wire   [12:0] add_ln466_3_fu_4761_p2;
wire   [12:0] add_ln466_4_fu_4774_p2;
wire  signed [13:0] sext_ln466_11_fu_4780_p1;
wire  signed [13:0] sext_ln466_9_fu_4767_p1;
wire   [12:0] add_ln467_2_fu_4796_p2;
wire  signed [13:0] sext_ln467_5_fu_4802_p1;
wire   [12:0] add_ln468_3_fu_4815_p2;
wire   [12:0] add_ln468_4_fu_4828_p2;
wire  signed [13:0] sext_ln468_13_fu_4834_p1;
wire  signed [13:0] sext_ln468_4_fu_4821_p1;
wire   [12:0] zext_ln483_3_fu_4928_p1;
wire   [12:0] zext_ln483_2_fu_4920_p1;
wire   [12:0] add_ln483_1_fu_4932_p2;
wire   [12:0] zext_ln484_3_fu_4960_p1;
wire   [12:0] zext_ln484_2_fu_4952_p1;
wire   [12:0] add_ln484_1_fu_4964_p2;
wire   [12:0] add_ln465_6_fu_4992_p2;
wire   [12:0] add_ln465_7_fu_5002_p2;
wire  signed [13:0] sext_ln465_17_fu_5008_p1;
wire  signed [13:0] sext_ln465_15_fu_4998_p1;
wire   [12:0] add_ln466_6_fu_5027_p2;
wire   [12:0] add_ln466_7_fu_5040_p2;
wire  signed [13:0] sext_ln466_17_fu_5046_p1;
wire  signed [13:0] sext_ln466_15_fu_5033_p1;
wire   [12:0] add_ln467_4_fu_5062_p2;
wire  signed [13:0] sext_ln467_8_fu_5068_p1;
wire   [12:0] add_ln468_6_fu_5084_p2;
wire   [12:0] add_ln468_7_fu_5094_p2;
wire  signed [13:0] sext_ln468_14_fu_5100_p1;
wire  signed [13:0] sext_ln468_8_fu_5090_p1;
wire   [12:0] zext_ln483_5_fu_5194_p1;
wire   [12:0] zext_ln483_4_fu_5186_p1;
wire   [12:0] add_ln483_2_fu_5198_p2;
wire   [12:0] zext_ln484_5_fu_5226_p1;
wire   [12:0] zext_ln484_4_fu_5218_p1;
wire   [12:0] add_ln484_2_fu_5230_p2;
wire   [10:0] shl_ln453_3_fu_5246_p3;
wire   [11:0] zext_ln453_4_fu_5254_p1;
wire   [11:0] zext_ln453_5_fu_5258_p1;
wire   [12:0] add_ln465_9_fu_5279_p2;
wire   [12:0] add_ln465_10_fu_5289_p2;
wire  signed [13:0] sext_ln465_23_fu_5295_p1;
wire  signed [13:0] sext_ln465_21_fu_5285_p1;
wire   [11:0] K_39_fu_5261_p2;
wire   [12:0] add_ln466_9_fu_5315_p2;
wire   [12:0] add_ln466_10_fu_5328_p2;
wire  signed [13:0] sext_ln466_23_fu_5334_p1;
wire  signed [13:0] sext_ln466_21_fu_5321_p1;
wire   [12:0] add_ln467_6_fu_5350_p2;
wire  signed [13:0] sext_ln467_11_fu_5356_p1;
wire   [12:0] add_ln468_9_fu_5372_p2;
wire   [12:0] add_ln468_10_fu_5382_p2;
wire  signed [13:0] sext_ln468_15_fu_5388_p1;
wire  signed [13:0] sext_ln468_11_fu_5378_p1;
wire   [12:0] zext_ln483_7_fu_5482_p1;
wire   [12:0] zext_ln483_6_fu_5474_p1;
wire   [12:0] add_ln483_3_fu_5486_p2;
wire   [12:0] zext_ln484_7_fu_5514_p1;
wire   [12:0] zext_ln484_6_fu_5506_p1;
wire   [12:0] add_ln484_3_fu_5518_p2;
wire   [13:0] sub_ln472_fu_5534_p2;
wire   [11:0] trunc_ln472_1_fu_5539_p4;
wire  signed [12:0] sext_ln472_1_fu_5549_p1;
wire   [12:0] sub_ln472_1_fu_5556_p2;
wire  signed [12:0] sext_ln472_3_fu_5553_p1;
wire   [13:0] sub_ln472_2_fu_5569_p2;
wire   [11:0] trunc_ln472_4_fu_5574_p4;
wire  signed [12:0] sext_ln472_5_fu_5584_p1;
wire   [12:0] sub_ln472_3_fu_5591_p2;
wire  signed [12:0] sext_ln472_7_fu_5588_p1;
wire   [13:0] sub_ln472_4_fu_5604_p2;
wire   [11:0] trunc_ln472_7_fu_5609_p4;
wire  signed [12:0] sext_ln472_9_fu_5619_p1;
wire   [12:0] sub_ln472_5_fu_5626_p2;
wire  signed [12:0] sext_ln472_11_fu_5623_p1;
wire   [13:0] sub_ln472_6_fu_5639_p2;
wire   [11:0] trunc_ln472_s_fu_5644_p4;
wire  signed [12:0] sext_ln472_13_fu_5654_p1;
wire   [12:0] sub_ln472_7_fu_5661_p2;
wire  signed [12:0] sext_ln472_15_fu_5658_p1;
wire   [13:0] sub_ln472_8_fu_5674_p2;
wire   [11:0] trunc_ln472_6_fu_5679_p4;
wire  signed [12:0] sext_ln472_17_fu_5689_p1;
wire   [12:0] sub_ln472_9_fu_5696_p2;
wire  signed [12:0] sext_ln472_19_fu_5693_p1;
wire   [13:0] sub_ln472_10_fu_5709_p2;
wire   [11:0] trunc_ln472_10_fu_5714_p4;
wire  signed [12:0] sext_ln472_21_fu_5724_p1;
wire   [12:0] sub_ln472_11_fu_5731_p2;
wire  signed [12:0] sext_ln472_23_fu_5728_p1;
wire   [13:0] sub_ln472_12_fu_5744_p2;
wire   [11:0] trunc_ln472_12_fu_5749_p4;
wire  signed [12:0] sext_ln472_25_fu_5759_p1;
wire   [12:0] sub_ln472_13_fu_5766_p2;
wire  signed [12:0] sext_ln472_27_fu_5763_p1;
wire   [13:0] sub_ln472_14_fu_5779_p2;
wire   [11:0] trunc_ln472_14_fu_5784_p4;
wire  signed [12:0] sext_ln472_29_fu_5794_p1;
wire   [12:0] sub_ln472_15_fu_5801_p2;
wire  signed [12:0] sext_ln472_31_fu_5798_p1;
wire   [13:0] sub_ln472_16_fu_5814_p2;
wire   [11:0] trunc_ln472_16_fu_5819_p4;
wire  signed [12:0] sext_ln472_32_fu_5829_p1;
wire   [12:0] sub_ln472_17_fu_5836_p2;
wire  signed [12:0] sext_ln472_33_fu_5833_p1;
wire   [13:0] sub_ln472_18_fu_5849_p2;
wire   [11:0] trunc_ln472_18_fu_5854_p4;
wire  signed [12:0] sext_ln472_34_fu_5864_p1;
wire   [12:0] sub_ln472_19_fu_5871_p2;
wire  signed [12:0] sext_ln472_35_fu_5868_p1;
wire   [13:0] sub_ln472_20_fu_5884_p2;
wire   [11:0] trunc_ln472_20_fu_5889_p4;
wire  signed [12:0] sext_ln472_36_fu_5899_p1;
wire   [12:0] sub_ln472_21_fu_5906_p2;
wire  signed [12:0] sext_ln472_37_fu_5903_p1;
wire   [13:0] sub_ln472_22_fu_5919_p2;
wire   [11:0] trunc_ln472_22_fu_5924_p4;
wire  signed [12:0] sext_ln472_38_fu_5934_p1;
wire   [12:0] sub_ln472_23_fu_5941_p2;
wire  signed [12:0] sext_ln472_39_fu_5938_p1;
wire   [13:0] sub_ln472_24_fu_5954_p2;
wire   [11:0] trunc_ln472_24_fu_5959_p4;
wire  signed [12:0] sext_ln472_40_fu_5969_p1;
wire   [12:0] sub_ln472_25_fu_5976_p2;
wire  signed [12:0] sext_ln472_41_fu_5973_p1;
wire   [13:0] sub_ln472_26_fu_5989_p2;
wire   [11:0] trunc_ln472_26_fu_5994_p4;
wire  signed [12:0] sext_ln472_42_fu_6004_p1;
wire   [12:0] sub_ln472_27_fu_6011_p2;
wire  signed [12:0] sext_ln472_43_fu_6008_p1;
wire   [13:0] sub_ln472_28_fu_6024_p2;
wire   [11:0] trunc_ln472_28_fu_6029_p4;
wire  signed [12:0] sext_ln472_44_fu_6039_p1;
wire   [12:0] sub_ln472_29_fu_6046_p2;
wire  signed [12:0] sext_ln472_45_fu_6043_p1;
wire   [13:0] sub_ln472_30_fu_6059_p2;
wire   [11:0] trunc_ln472_30_fu_6064_p4;
wire  signed [12:0] sext_ln472_46_fu_6074_p1;
wire   [12:0] sub_ln472_31_fu_6081_p2;
wire  signed [12:0] sext_ln472_47_fu_6078_p1;
wire   [12:0] zext_ln476_1_fu_6417_p1;
wire   [12:0] zext_ln476_fu_6414_p1;
wire   [12:0] zext_ln477_1_fu_6429_p1;
wire   [12:0] zext_ln477_fu_6426_p1;
wire   [12:0] zext_ln478_1_fu_6441_p1;
wire   [12:0] zext_ln478_fu_6438_p1;
wire   [12:0] zext_ln479_1_fu_6453_p1;
wire   [12:0] zext_ln479_fu_6450_p1;
wire   [12:0] zext_ln476_6_fu_6465_p1;
wire   [12:0] zext_ln476_5_fu_6462_p1;
wire   [12:0] zext_ln477_6_fu_6477_p1;
wire   [12:0] zext_ln477_5_fu_6474_p1;
wire   [12:0] zext_ln478_6_fu_6489_p1;
wire   [12:0] zext_ln478_5_fu_6486_p1;
wire   [12:0] zext_ln479_6_fu_6501_p1;
wire   [12:0] zext_ln479_5_fu_6498_p1;
wire   [12:0] zext_ln476_11_fu_6513_p1;
wire   [12:0] zext_ln476_10_fu_6510_p1;
wire   [12:0] zext_ln477_11_fu_6525_p1;
wire   [12:0] zext_ln477_10_fu_6522_p1;
wire   [12:0] zext_ln478_11_fu_6537_p1;
wire   [12:0] zext_ln478_10_fu_6534_p1;
wire   [12:0] zext_ln479_11_fu_6549_p1;
wire   [12:0] zext_ln479_10_fu_6546_p1;
wire   [12:0] zext_ln476_16_fu_6561_p1;
wire   [12:0] zext_ln476_15_fu_6558_p1;
wire   [12:0] zext_ln477_16_fu_6573_p1;
wire   [12:0] zext_ln477_15_fu_6570_p1;
wire   [12:0] zext_ln478_16_fu_6585_p1;
wire   [12:0] zext_ln478_15_fu_6582_p1;
wire   [12:0] zext_ln479_16_fu_6597_p1;
wire   [12:0] zext_ln479_15_fu_6594_p1;
wire   [13:0] zext_ln476_4_fu_6612_p1;
wire   [13:0] zext_ln476_2_fu_6606_p1;
wire   [13:0] add_ln476_1_fu_6615_p2;
wire   [13:0] zext_ln476_3_fu_6609_p1;
wire   [13:0] add_ln476_2_fu_6621_p2;
wire   [13:0] zext_ln477_4_fu_6643_p1;
wire   [13:0] zext_ln477_2_fu_6637_p1;
wire   [13:0] add_ln477_1_fu_6646_p2;
wire   [13:0] zext_ln477_3_fu_6640_p1;
wire   [13:0] add_ln477_2_fu_6652_p2;
wire   [13:0] zext_ln478_4_fu_6674_p1;
wire   [13:0] zext_ln478_2_fu_6668_p1;
wire   [13:0] add_ln478_1_fu_6677_p2;
wire   [13:0] zext_ln478_3_fu_6671_p1;
wire   [13:0] add_ln478_2_fu_6683_p2;
wire   [13:0] zext_ln479_4_fu_6705_p1;
wire   [13:0] zext_ln479_2_fu_6699_p1;
wire   [13:0] add_ln479_1_fu_6708_p2;
wire   [13:0] zext_ln479_3_fu_6702_p1;
wire   [13:0] add_ln479_2_fu_6714_p2;
wire   [13:0] zext_ln476_9_fu_6736_p1;
wire   [13:0] zext_ln476_7_fu_6730_p1;
wire   [13:0] add_ln476_4_fu_6739_p2;
wire   [13:0] zext_ln476_8_fu_6733_p1;
wire   [13:0] add_ln476_5_fu_6745_p2;
wire   [13:0] zext_ln477_9_fu_6767_p1;
wire   [13:0] zext_ln477_7_fu_6761_p1;
wire   [13:0] add_ln477_4_fu_6770_p2;
wire   [13:0] zext_ln477_8_fu_6764_p1;
wire   [13:0] add_ln477_5_fu_6776_p2;
wire   [13:0] zext_ln478_9_fu_6798_p1;
wire   [13:0] zext_ln478_7_fu_6792_p1;
wire   [13:0] add_ln478_4_fu_6801_p2;
wire   [13:0] zext_ln478_8_fu_6795_p1;
wire   [13:0] add_ln478_5_fu_6807_p2;
wire   [13:0] zext_ln479_9_fu_6829_p1;
wire   [13:0] zext_ln479_7_fu_6823_p1;
wire   [13:0] add_ln479_4_fu_6832_p2;
wire   [13:0] zext_ln479_8_fu_6826_p1;
wire   [13:0] add_ln479_5_fu_6838_p2;
wire   [13:0] zext_ln476_14_fu_6860_p1;
wire   [13:0] zext_ln476_12_fu_6854_p1;
wire   [13:0] add_ln476_7_fu_6863_p2;
wire   [13:0] zext_ln476_13_fu_6857_p1;
wire   [13:0] add_ln476_8_fu_6869_p2;
wire   [13:0] zext_ln477_14_fu_6891_p1;
wire   [13:0] zext_ln477_12_fu_6885_p1;
wire   [13:0] add_ln477_7_fu_6894_p2;
wire   [13:0] zext_ln477_13_fu_6888_p1;
wire   [13:0] add_ln477_8_fu_6900_p2;
wire   [13:0] zext_ln478_14_fu_6922_p1;
wire   [13:0] zext_ln478_12_fu_6916_p1;
wire   [13:0] add_ln478_7_fu_6925_p2;
wire   [13:0] zext_ln478_13_fu_6919_p1;
wire   [13:0] add_ln478_8_fu_6931_p2;
wire   [13:0] zext_ln479_14_fu_6953_p1;
wire   [13:0] zext_ln479_12_fu_6947_p1;
wire   [13:0] add_ln479_7_fu_6956_p2;
wire   [13:0] zext_ln479_13_fu_6950_p1;
wire   [13:0] add_ln479_8_fu_6962_p2;
wire   [13:0] zext_ln476_19_fu_6984_p1;
wire   [13:0] zext_ln476_17_fu_6978_p1;
wire   [13:0] add_ln476_10_fu_6987_p2;
wire   [13:0] zext_ln476_18_fu_6981_p1;
wire   [13:0] add_ln476_11_fu_6993_p2;
wire   [13:0] zext_ln477_19_fu_7015_p1;
wire   [13:0] zext_ln477_17_fu_7009_p1;
wire   [13:0] add_ln477_10_fu_7018_p2;
wire   [13:0] zext_ln477_18_fu_7012_p1;
wire   [13:0] add_ln477_11_fu_7024_p2;
wire   [13:0] zext_ln478_19_fu_7046_p1;
wire   [13:0] zext_ln478_17_fu_7040_p1;
wire   [13:0] add_ln478_10_fu_7049_p2;
wire   [13:0] zext_ln478_18_fu_7043_p1;
wire   [13:0] add_ln478_11_fu_7055_p2;
wire   [13:0] zext_ln479_19_fu_7077_p1;
wire   [13:0] zext_ln479_17_fu_7071_p1;
wire   [13:0] add_ln479_10_fu_7080_p2;
wire   [13:0] zext_ln479_18_fu_7074_p1;
wire   [13:0] add_ln479_11_fu_7086_p2;
wire  signed [12:0] sext_ln492_fu_7102_p1;
wire   [12:0] add_ln492_fu_7105_p2;
wire   [12:0] add_ln492_1_fu_7111_p2;
wire  signed [12:0] sext_ln492_1_fu_7126_p1;
wire   [12:0] add_ln492_2_fu_7129_p2;
wire   [12:0] add_ln492_3_fu_7135_p2;
wire   [12:0] add_ln492_4_fu_7150_p2;
wire   [12:0] add_ln492_5_fu_7165_p2;
wire  signed [12:0] sext_ln492_2_fu_7180_p1;
wire   [12:0] add_ln492_6_fu_7183_p2;
wire   [12:0] add_ln492_7_fu_7189_p2;
wire  signed [12:0] sext_ln492_3_fu_7204_p1;
wire   [12:0] add_ln492_8_fu_7207_p2;
wire   [12:0] add_ln492_9_fu_7213_p2;
wire   [12:0] add_ln492_10_fu_7228_p2;
wire   [12:0] add_ln492_11_fu_7243_p2;
wire  signed [12:0] sext_ln492_4_fu_7258_p1;
wire   [12:0] add_ln492_12_fu_7261_p2;
wire   [12:0] add_ln492_13_fu_7267_p2;
wire  signed [12:0] sext_ln492_5_fu_7282_p1;
wire   [12:0] add_ln492_14_fu_7285_p2;
wire   [12:0] add_ln492_15_fu_7291_p2;
wire   [12:0] add_ln492_16_fu_7306_p2;
wire   [12:0] add_ln492_17_fu_7321_p2;
wire  signed [12:0] sext_ln492_6_fu_7336_p1;
wire   [12:0] add_ln492_18_fu_7339_p2;
wire   [12:0] add_ln492_19_fu_7345_p2;
wire  signed [12:0] sext_ln492_7_fu_7360_p1;
wire   [12:0] add_ln492_20_fu_7363_p2;
wire   [12:0] add_ln492_21_fu_7369_p2;
wire   [12:0] add_ln492_22_fu_7384_p2;
wire   [12:0] add_ln492_23_fu_7399_p2;
wire   [8:0] zext_ln488_4_fu_7638_p1;
wire   [8:0] zext_ln488_5_fu_7641_p1;
wire   [8:0] zext_ln488_6_fu_7650_p1;
wire   [8:0] zext_ln488_7_fu_7653_p1;
wire   [8:0] zext_ln488_8_fu_7662_p1;
wire   [8:0] zext_ln488_9_fu_7665_p1;
wire   [8:0] zext_ln488_10_fu_7674_p1;
wire   [8:0] zext_ln488_11_fu_7677_p1;
wire   [9:0] zext_ln495_4_fu_7692_p1;
wire   [9:0] zext_ln494_fu_7686_p1;
wire   [9:0] add_ln495_1_fu_7695_p2;
wire   [10:0] zext_ln495_fu_7701_p1;
wire   [10:0] zext_ln488_fu_7689_p1;
wire   [9:0] zext_ln495_5_fu_7717_p1;
wire   [9:0] zext_ln494_1_fu_7711_p1;
wire   [9:0] add_ln495_4_fu_7720_p2;
wire   [10:0] zext_ln495_1_fu_7726_p1;
wire   [10:0] zext_ln488_1_fu_7714_p1;
wire   [9:0] zext_ln495_6_fu_7742_p1;
wire   [9:0] zext_ln494_2_fu_7736_p1;
wire   [9:0] add_ln495_7_fu_7745_p2;
wire   [10:0] zext_ln495_2_fu_7751_p1;
wire   [10:0] zext_ln488_2_fu_7739_p1;
wire   [9:0] zext_ln495_7_fu_7767_p1;
wire   [9:0] zext_ln494_3_fu_7761_p1;
wire   [9:0] add_ln495_10_fu_7770_p2;
wire   [10:0] zext_ln495_3_fu_7776_p1;
wire   [10:0] zext_ln488_3_fu_7764_p1;
wire   [8:0] grp_fu_7805_p1;
wire   [7:0] grp_fu_7813_p1;
wire   [7:0] grp_fu_7821_p1;
wire   [8:0] grp_fu_7829_p1;
wire   [8:0] grp_fu_7837_p1;
wire   [7:0] grp_fu_7845_p1;
wire   [7:0] grp_fu_7853_p1;
wire   [8:0] grp_fu_7861_p1;
wire   [8:0] grp_fu_7869_p1;
wire   [7:0] grp_fu_7877_p1;
wire   [7:0] grp_fu_7885_p1;
wire   [8:0] grp_fu_7893_p1;
wire   [8:0] grp_fu_7901_p1;
wire   [7:0] grp_fu_7909_p1;
wire   [7:0] grp_fu_7917_p1;
wire   [8:0] grp_fu_7925_p1;
wire   [17:0] grp_fu_7805_p2;
wire   [17:0] grp_fu_7813_p2;
wire   [17:0] grp_fu_7821_p2;
wire   [17:0] grp_fu_7829_p2;
wire   [17:0] grp_fu_7837_p2;
wire   [17:0] grp_fu_7845_p2;
wire   [17:0] grp_fu_7853_p2;
wire   [17:0] grp_fu_7861_p2;
wire   [17:0] grp_fu_7869_p2;
wire   [17:0] grp_fu_7877_p2;
wire   [17:0] grp_fu_7885_p2;
wire   [17:0] grp_fu_7893_p2;
wire   [17:0] grp_fu_7901_p2;
wire   [17:0] grp_fu_7909_p2;
wire   [17:0] grp_fu_7917_p2;
wire   [17:0] grp_fu_7925_p2;
wire   [9:0] grp_fu_8108_p1;
wire   [9:0] grp_fu_8117_p1;
wire   [9:0] grp_fu_8144_p1;
wire   [9:0] grp_fu_8153_p1;
wire   [9:0] grp_fu_8180_p1;
wire   [9:0] grp_fu_8189_p1;
wire   [9:0] grp_fu_8216_p1;
wire   [9:0] grp_fu_8225_p1;
wire  signed [24:0] grp_fu_9073_p3;
wire  signed [24:0] grp_fu_9082_p3;
wire  signed [25:0] sext_ln504_2_fu_8261_p1;
wire  signed [25:0] sext_ln504_1_fu_8258_p1;
wire  signed [24:0] grp_fu_9091_p3;
wire  signed [24:0] grp_fu_9100_p3;
wire  signed [25:0] sext_ln504_8_fu_8273_p1;
wire  signed [25:0] sext_ln504_6_fu_8270_p1;
wire  signed [24:0] grp_fu_9109_p3;
wire  signed [24:0] grp_fu_9118_p3;
wire  signed [25:0] sext_ln504_15_fu_8285_p1;
wire  signed [25:0] sext_ln504_11_fu_8282_p1;
wire  signed [24:0] grp_fu_9127_p3;
wire  signed [24:0] grp_fu_9136_p3;
wire  signed [25:0] sext_ln504_21_fu_8297_p1;
wire  signed [25:0] sext_ln504_16_fu_8294_p1;
wire   [25:0] sub_ln504_fu_8306_p2;
wire   [12:0] trunc_ln504_1_fu_8311_p4;
wire  signed [13:0] sext_ln504_3_fu_8321_p1;
wire   [14:0] zext_ln504_20_fu_8325_p1;
wire   [25:0] sub_ln504_2_fu_8335_p2;
wire   [12:0] trunc_ln504_4_fu_8340_p4;
wire  signed [13:0] sext_ln504_10_fu_8350_p1;
wire   [14:0] zext_ln504_22_fu_8354_p1;
wire   [25:0] sub_ln504_4_fu_8364_p2;
wire   [12:0] trunc_ln504_7_fu_8369_p4;
wire  signed [13:0] sext_ln504_17_fu_8379_p1;
wire   [14:0] zext_ln504_24_fu_8383_p1;
wire   [25:0] sub_ln504_6_fu_8393_p2;
wire   [12:0] trunc_ln504_s_fu_8398_p4;
wire  signed [13:0] sext_ln504_22_fu_8408_p1;
wire   [14:0] zext_ln504_26_fu_8412_p1;
wire   [12:0] trunc_ln504_2_fu_8433_p4;
wire  signed [13:0] sext_ln504_5_fu_8442_p1;
wire   [0:0] tmp_99_fu_8426_p3;
wire   [14:0] zext_ln504_21_fu_8446_p1;
wire   [14:0] select_ln504_fu_8450_p3;
wire  signed [15:0] sext_ln504_4_fu_8457_p1;
wire   [15:0] zext_ln504_4_fu_8422_p1;
wire   [12:0] trunc_ln504_5_fu_8496_p4;
wire  signed [13:0] sext_ln504_12_fu_8505_p1;
wire   [0:0] tmp_106_fu_8489_p3;
wire   [14:0] zext_ln504_23_fu_8509_p1;
wire   [14:0] select_ln504_1_fu_8513_p3;
wire  signed [15:0] sext_ln504_9_fu_8520_p1;
wire   [15:0] zext_ln504_9_fu_8485_p1;
wire   [12:0] trunc_ln504_8_fu_8559_p4;
wire  signed [13:0] sext_ln504_18_fu_8568_p1;
wire   [0:0] tmp_113_fu_8552_p3;
wire   [14:0] zext_ln504_25_fu_8572_p1;
wire   [14:0] select_ln504_2_fu_8576_p3;
wire  signed [15:0] sext_ln504_14_fu_8583_p1;
wire   [15:0] zext_ln504_14_fu_8548_p1;
wire   [12:0] trunc_ln504_3_fu_8622_p4;
wire  signed [13:0] sext_ln504_23_fu_8631_p1;
wire   [0:0] tmp_120_fu_8615_p3;
wire   [14:0] zext_ln504_27_fu_8635_p1;
wire   [14:0] select_ln504_3_fu_8639_p3;
wire  signed [15:0] sext_ln504_19_fu_8646_p1;
wire   [15:0] zext_ln504_19_fu_8611_p1;
wire   [5:0] tmp_101_fu_8682_p4;
wire   [0:0] tmp_100_fu_8674_p3;
wire   [0:0] xor_ln510_fu_8702_p2;
wire   [0:0] icmp_ln510_fu_8692_p2;
wire   [0:0] or_ln510_fu_8716_p2;
wire   [9:0] select_ln510_4_fu_8708_p3;
wire   [9:0] trunc_ln510_fu_8698_p1;
wire   [5:0] tmp_108_fu_8738_p4;
wire   [0:0] tmp_107_fu_8730_p3;
wire   [0:0] xor_ln510_1_fu_8758_p2;
wire   [0:0] icmp_ln510_1_fu_8748_p2;
wire   [0:0] or_ln510_1_fu_8772_p2;
wire   [9:0] select_ln510_5_fu_8764_p3;
wire   [9:0] trunc_ln510_1_fu_8754_p1;
wire   [5:0] tmp_115_fu_8794_p4;
wire   [0:0] tmp_114_fu_8786_p3;
wire   [0:0] xor_ln510_2_fu_8814_p2;
wire   [0:0] icmp_ln510_2_fu_8804_p2;
wire   [0:0] or_ln510_2_fu_8828_p2;
wire   [9:0] select_ln510_6_fu_8820_p3;
wire   [9:0] trunc_ln510_2_fu_8810_p1;
wire   [5:0] tmp_122_fu_8850_p4;
wire   [0:0] tmp_121_fu_8842_p3;
wire   [0:0] xor_ln510_3_fu_8870_p2;
wire   [0:0] icmp_ln510_3_fu_8860_p2;
wire   [0:0] or_ln510_3_fu_8884_p2;
wire   [9:0] select_ln510_7_fu_8876_p3;
wire   [9:0] trunc_ln510_3_fu_8866_p1;
wire   [9:0] grp_fu_9073_p1;
wire   [9:0] grp_fu_9082_p1;
wire   [9:0] grp_fu_9091_p1;
wire   [9:0] grp_fu_9100_p1;
wire   [9:0] grp_fu_9109_p1;
wire   [9:0] grp_fu_9118_p1;
wire   [9:0] grp_fu_9127_p1;
wire   [9:0] grp_fu_9136_p1;
reg    grp_fu_7805_ce;
reg    grp_fu_7813_ce;
reg    grp_fu_7821_ce;
reg    grp_fu_7829_ce;
reg    grp_fu_7837_ce;
reg    grp_fu_7845_ce;
reg    grp_fu_7853_ce;
reg    grp_fu_7861_ce;
reg    grp_fu_7869_ce;
reg    grp_fu_7877_ce;
reg    grp_fu_7885_ce;
reg    grp_fu_7893_ce;
reg    grp_fu_7901_ce;
reg    grp_fu_7909_ce;
reg    grp_fu_7917_ce;
reg    grp_fu_7925_ce;
reg    grp_fu_8108_ce;
reg    grp_fu_8117_ce;
reg    grp_fu_8144_ce;
reg    grp_fu_8153_ce;
reg    grp_fu_8180_ce;
reg    grp_fu_8189_ce;
reg    grp_fu_8216_ce;
reg    grp_fu_8225_ce;
reg    grp_fu_9073_ce;
reg    grp_fu_9082_ce;
reg    grp_fu_9091_ce;
reg    grp_fu_9100_ce;
reg    grp_fu_9109_ce;
reg    grp_fu_9118_ce;
reg    grp_fu_9127_ce;
reg    grp_fu_9136_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg   [0:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_predicate_op159_load_state2;
reg    ap_enable_operation_159;
reg    ap_enable_state2_pp0_iter1_stage0;
reg    ap_predicate_op170_load_state3;
reg    ap_enable_operation_170;
reg    ap_enable_state3_pp0_iter2_stage0;
reg    ap_predicate_op191_store_state3;
reg    ap_enable_operation_191;
reg    ap_predicate_op160_load_state2;
reg    ap_enable_operation_160;
reg    ap_predicate_op175_load_state3;
reg    ap_enable_operation_175;
reg    ap_predicate_op277_store_state4;
reg    ap_enable_operation_277;
reg    ap_enable_state4_pp0_iter3_stage0;
reg    ap_predicate_op161_load_state2;
reg    ap_enable_operation_161;
reg    ap_predicate_op180_load_state3;
reg    ap_enable_operation_180;
reg    ap_predicate_op276_store_state4;
reg    ap_enable_operation_276;
reg    ap_predicate_op162_load_state2;
reg    ap_enable_operation_162;
reg    ap_predicate_op185_load_state3;
reg    ap_enable_operation_185;
reg    ap_predicate_op275_store_state4;
reg    ap_enable_operation_275;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [17:0] grp_fu_7805_p10;
wire   [17:0] grp_fu_7813_p10;
wire   [17:0] grp_fu_7821_p10;
wire   [17:0] grp_fu_7829_p10;
wire   [17:0] grp_fu_7837_p10;
wire   [17:0] grp_fu_7845_p10;
wire   [17:0] grp_fu_7853_p10;
wire   [17:0] grp_fu_7861_p10;
wire   [17:0] grp_fu_7869_p10;
wire   [17:0] grp_fu_7877_p10;
wire   [17:0] grp_fu_7885_p10;
wire   [17:0] grp_fu_7893_p10;
wire   [17:0] grp_fu_7901_p10;
wire   [17:0] grp_fu_7909_p10;
wire   [17:0] grp_fu_7917_p10;
wire   [17:0] grp_fu_7925_p10;
wire   [23:0] grp_fu_8108_p10;
wire   [23:0] grp_fu_8117_p10;
wire   [23:0] grp_fu_8144_p10;
wire   [23:0] grp_fu_8153_p10;
wire   [23:0] grp_fu_8180_p10;
wire   [23:0] grp_fu_8189_p10;
wire   [23:0] grp_fu_8216_p10;
wire   [23:0] grp_fu_8225_p10;
wire   [23:0] grp_fu_9073_p10;
wire   [23:0] grp_fu_9082_p10;
wire   [23:0] grp_fu_9091_p10;
wire   [23:0] grp_fu_9100_p10;
wire   [23:0] grp_fu_9109_p10;
wire   [23:0] grp_fu_9118_p10;
wire   [23:0] grp_fu_9127_p10;
wire   [23:0] grp_fu_9136_p10;
reg    ap_condition_120;
reg    ap_condition_3427;
reg    ap_condition_3434;
reg    ap_condition_8856;
reg    ap_condition_8859;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 x_fu_290 = 17'd0;
#0 z_fu_294 = 15'd0;
#0 pixBuf_fu_298 = 10'd0;
#0 pixBuf_171_fu_302 = 10'd0;
#0 pixBuf_172_fu_306 = 10'd0;
#0 pixBuf_173_fu_310 = 10'd0;
#0 pixBuf_174_fu_314 = 10'd0;
#0 empty_fu_318 = 10'd0;
#0 empty_173_fu_322 = 10'd0;
#0 empty_174_fu_326 = 10'd0;
#0 empty_175_fu_330 = 10'd0;
#0 empty_176_fu_334 = 10'd0;
#0 empty_177_fu_338 = 10'd0;
#0 empty_178_fu_342 = 10'd0;
#0 empty_179_fu_346 = 10'd0;
#0 empty_180_fu_350 = 10'd0;
#0 empty_181_fu_354 = 10'd0;
#0 bayerWindow_3_fu_358 = 10'd0;
#0 bayerWindow_7_fu_362 = 10'd0;
#0 bayerWindow_11_fu_366 = 10'd0;
#0 bayerWindow_15_fu_370 = 10'd0;
#0 bayerWindow_19_fu_374 = 10'd0;
#0 bayerWindow_20_fu_378 = 10'd0;
#0 bayerWindow_21_fu_382 = 10'd0;
#0 bayerWindow_22_fu_386 = 10'd0;
#0 bayerWindow_23_fu_390 = 10'd0;
#0 bayerWindow_24_fu_394 = 10'd0;
#0 bayerWindow_25_fu_398 = 10'd0;
#0 bayerWindow_26_fu_402 = 10'd0;
#0 bayerWindow_27_fu_406 = 10'd0;
#0 bayerWindow_28_fu_410 = 10'd0;
#0 bayerWindow_29_fu_414 = 10'd0;
#0 ap_done_reg = 1'b0;
end

system_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_DIV1_TABLE_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
DIV1_TABLE_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DIV1_TABLE_address0),
    .ce0(DIV1_TABLE_ce0),
    .q0(DIV1_TABLE_q0),
    .address1(DIV1_TABLE_address1),
    .ce1(DIV1_TABLE_ce1),
    .q1(DIV1_TABLE_q1),
    .address2(DIV1_TABLE_address2),
    .ce2(DIV1_TABLE_ce2),
    .q2(DIV1_TABLE_q2),
    .address3(DIV1_TABLE_address3),
    .ce3(DIV1_TABLE_ce3),
    .q3(DIV1_TABLE_q3),
    .address4(DIV1_TABLE_address4),
    .ce4(DIV1_TABLE_ce4),
    .q4(DIV1_TABLE_q4),
    .address5(DIV1_TABLE_address5),
    .ce5(DIV1_TABLE_ce5),
    .q5(DIV1_TABLE_q5),
    .address6(DIV1_TABLE_address6),
    .ce6(DIV1_TABLE_ce6),
    .q6(DIV1_TABLE_q6),
    .address7(DIV1_TABLE_address7),
    .ce7(DIV1_TABLE_ce7),
    .q7(DIV1_TABLE_q7),
    .address8(DIV1_TABLE_address8),
    .ce8(DIV1_TABLE_ce8),
    .q8(DIV1_TABLE_q8),
    .address9(DIV1_TABLE_address9),
    .ce9(DIV1_TABLE_ce9),
    .q9(DIV1_TABLE_q9),
    .address10(DIV1_TABLE_address10),
    .ce10(DIV1_TABLE_ce10),
    .q10(DIV1_TABLE_q10),
    .address11(DIV1_TABLE_address11),
    .ce11(DIV1_TABLE_ce11),
    .q11(DIV1_TABLE_q11),
    .address12(DIV1_TABLE_address12),
    .ce12(DIV1_TABLE_ce12),
    .q12(DIV1_TABLE_q12),
    .address13(DIV1_TABLE_address13),
    .ce13(DIV1_TABLE_ce13),
    .q13(DIV1_TABLE_q13),
    .address14(DIV1_TABLE_address14),
    .ce14(DIV1_TABLE_ce14),
    .q14(DIV1_TABLE_q14),
    .address15(DIV1_TABLE_address15),
    .ce15(DIV1_TABLE_ce15),
    .q15(DIV1_TABLE_q15)
);

system_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_DIV2_TABLE_ROM_AUTO_1R #(
    .DataWidth( 18 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
DIV2_TABLE_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DIV2_TABLE_address0),
    .ce0(DIV2_TABLE_ce0),
    .q0(DIV2_TABLE_q0),
    .address1(DIV2_TABLE_address1),
    .ce1(DIV2_TABLE_ce1),
    .q1(DIV2_TABLE_q1),
    .address2(DIV2_TABLE_address2),
    .ce2(DIV2_TABLE_ce2),
    .q2(DIV2_TABLE_q2),
    .address3(DIV2_TABLE_address3),
    .ce3(DIV2_TABLE_ce3),
    .q3(DIV2_TABLE_q3)
);

system_v_demosaic_0_0_abs_r tmp_17_cast_abs_r_fu_1567(
    .ap_ready(tmp_17_cast_abs_r_fu_1567_ap_ready),
    .p_x(tmp_17_cast_abs_r_fu_1567_p_x),
    .ap_return(tmp_17_cast_abs_r_fu_1567_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_18_cast_abs_r_fu_1572(
    .ap_ready(tmp_18_cast_abs_r_fu_1572_ap_ready),
    .p_x(tmp_18_cast_abs_r_fu_1572_p_x),
    .ap_return(tmp_18_cast_abs_r_fu_1572_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_19_cast_abs_r_fu_1577(
    .ap_ready(tmp_19_cast_abs_r_fu_1577_ap_ready),
    .p_x(tmp_19_cast_abs_r_fu_1577_p_x),
    .ap_return(tmp_19_cast_abs_r_fu_1577_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_20_cast_abs_r_fu_1582(
    .ap_ready(tmp_20_cast_abs_r_fu_1582_ap_ready),
    .p_x(tmp_20_cast_abs_r_fu_1582_p_x),
    .ap_return(tmp_20_cast_abs_r_fu_1582_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_38_cast_abs_r_fu_1587(
    .ap_ready(tmp_38_cast_abs_r_fu_1587_ap_ready),
    .p_x(tmp_38_cast_abs_r_fu_1587_p_x),
    .ap_return(tmp_38_cast_abs_r_fu_1587_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_39_cast_abs_r_fu_1592(
    .ap_ready(tmp_39_cast_abs_r_fu_1592_ap_ready),
    .p_x(tmp_39_cast_abs_r_fu_1592_p_x),
    .ap_return(tmp_39_cast_abs_r_fu_1592_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_40_cast_abs_r_fu_1597(
    .ap_ready(tmp_40_cast_abs_r_fu_1597_ap_ready),
    .p_x(tmp_40_cast_abs_r_fu_1597_p_x),
    .ap_return(tmp_40_cast_abs_r_fu_1597_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_41_cast_abs_r_fu_1602(
    .ap_ready(tmp_41_cast_abs_r_fu_1602_ap_ready),
    .p_x(tmp_41_cast_abs_r_fu_1602_p_x),
    .ap_return(tmp_41_cast_abs_r_fu_1602_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_58_cast_abs_r_fu_1607(
    .ap_ready(tmp_58_cast_abs_r_fu_1607_ap_ready),
    .p_x(tmp_58_cast_abs_r_fu_1607_p_x),
    .ap_return(tmp_58_cast_abs_r_fu_1607_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_59_cast_abs_r_fu_1612(
    .ap_ready(tmp_59_cast_abs_r_fu_1612_ap_ready),
    .p_x(tmp_59_cast_abs_r_fu_1612_p_x),
    .ap_return(tmp_59_cast_abs_r_fu_1612_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_60_cast_abs_r_fu_1617(
    .ap_ready(tmp_60_cast_abs_r_fu_1617_ap_ready),
    .p_x(tmp_60_cast_abs_r_fu_1617_p_x),
    .ap_return(tmp_60_cast_abs_r_fu_1617_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_61_cast_abs_r_fu_1622(
    .ap_ready(tmp_61_cast_abs_r_fu_1622_ap_ready),
    .p_x(tmp_61_cast_abs_r_fu_1622_p_x),
    .ap_return(tmp_61_cast_abs_r_fu_1622_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_78_cast_abs_r_fu_1627(
    .ap_ready(tmp_78_cast_abs_r_fu_1627_ap_ready),
    .p_x(tmp_78_cast_abs_r_fu_1627_p_x),
    .ap_return(tmp_78_cast_abs_r_fu_1627_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_79_cast_abs_r_fu_1632(
    .ap_ready(tmp_79_cast_abs_r_fu_1632_ap_ready),
    .p_x(tmp_79_cast_abs_r_fu_1632_p_x),
    .ap_return(tmp_79_cast_abs_r_fu_1632_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_80_cast_abs_r_fu_1637(
    .ap_ready(tmp_80_cast_abs_r_fu_1637_ap_ready),
    .p_x(tmp_80_cast_abs_r_fu_1637_p_x),
    .ap_return(tmp_80_cast_abs_r_fu_1637_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_81_cast_abs_r_fu_1642(
    .ap_ready(tmp_81_cast_abs_r_fu_1642_ap_ready),
    .p_x(tmp_81_cast_abs_r_fu_1642_p_x),
    .ap_return(tmp_81_cast_abs_r_fu_1642_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_1_cast_abs_r_fu_1647(
    .ap_ready(tmp_1_cast_abs_r_fu_1647_ap_ready),
    .p_x(tmp_1_cast_abs_r_fu_1647_p_x),
    .ap_return(tmp_1_cast_abs_r_fu_1647_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_2_cast_abs_r_fu_1652(
    .ap_ready(tmp_2_cast_abs_r_fu_1652_ap_ready),
    .p_x(tmp_2_cast_abs_r_fu_1652_p_x),
    .ap_return(tmp_2_cast_abs_r_fu_1652_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_3_cast_abs_r_fu_1657(
    .ap_ready(tmp_3_cast_abs_r_fu_1657_ap_ready),
    .p_x(tmp_3_cast_abs_r_fu_1657_p_x),
    .ap_return(tmp_3_cast_abs_r_fu_1657_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_4_cast_abs_r_fu_1662(
    .ap_ready(tmp_4_cast_abs_r_fu_1662_ap_ready),
    .p_x(tmp_4_cast_abs_r_fu_1662_p_x),
    .ap_return(tmp_4_cast_abs_r_fu_1662_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_5_cast_abs_r_fu_1667(
    .ap_ready(tmp_5_cast_abs_r_fu_1667_ap_ready),
    .p_x(tmp_5_cast_abs_r_fu_1667_p_x),
    .ap_return(tmp_5_cast_abs_r_fu_1667_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_6_cast_abs_r_fu_1672(
    .ap_ready(tmp_6_cast_abs_r_fu_1672_ap_ready),
    .p_x(tmp_6_cast_abs_r_fu_1672_p_x),
    .ap_return(tmp_6_cast_abs_r_fu_1672_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_7_cast_abs_r_fu_1677(
    .ap_ready(tmp_7_cast_abs_r_fu_1677_ap_ready),
    .p_x(tmp_7_cast_abs_r_fu_1677_p_x),
    .ap_return(tmp_7_cast_abs_r_fu_1677_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_8_cast_abs_r_fu_1682(
    .ap_ready(tmp_8_cast_abs_r_fu_1682_ap_ready),
    .p_x(tmp_8_cast_abs_r_fu_1682_p_x),
    .ap_return(tmp_8_cast_abs_r_fu_1682_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_9_cast_abs_r_fu_1687(
    .ap_ready(tmp_9_cast_abs_r_fu_1687_ap_ready),
    .p_x(tmp_9_cast_abs_r_fu_1687_p_x),
    .ap_return(tmp_9_cast_abs_r_fu_1687_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_10_cast_abs_r_fu_1692(
    .ap_ready(tmp_10_cast_abs_r_fu_1692_ap_ready),
    .p_x(tmp_10_cast_abs_r_fu_1692_p_x),
    .ap_return(tmp_10_cast_abs_r_fu_1692_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_11_cast_abs_r_fu_1697(
    .ap_ready(tmp_11_cast_abs_r_fu_1697_ap_ready),
    .p_x(tmp_11_cast_abs_r_fu_1697_p_x),
    .ap_return(tmp_11_cast_abs_r_fu_1697_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_12_cast_abs_r_fu_1702(
    .ap_ready(tmp_12_cast_abs_r_fu_1702_ap_ready),
    .p_x(tmp_12_cast_abs_r_fu_1702_p_x),
    .ap_return(tmp_12_cast_abs_r_fu_1702_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_13_cast_abs_r_fu_1707(
    .ap_ready(tmp_13_cast_abs_r_fu_1707_ap_ready),
    .p_x(tmp_13_cast_abs_r_fu_1707_p_x),
    .ap_return(tmp_13_cast_abs_r_fu_1707_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_14_cast_abs_r_fu_1712(
    .ap_ready(tmp_14_cast_abs_r_fu_1712_ap_ready),
    .p_x(tmp_14_cast_abs_r_fu_1712_p_x),
    .ap_return(tmp_14_cast_abs_r_fu_1712_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_15_cast_abs_r_fu_1717(
    .ap_ready(tmp_15_cast_abs_r_fu_1717_ap_ready),
    .p_x(tmp_15_cast_abs_r_fu_1717_p_x),
    .ap_return(tmp_15_cast_abs_r_fu_1717_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_16_cast_abs_r_fu_1722(
    .ap_ready(tmp_16_cast_abs_r_fu_1722_ap_ready),
    .p_x(tmp_16_cast_abs_r_fu_1722_p_x),
    .ap_return(tmp_16_cast_abs_r_fu_1722_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_21_cast_abs_r_fu_1727(
    .ap_ready(tmp_21_cast_abs_r_fu_1727_ap_ready),
    .p_x(tmp_21_cast_abs_r_fu_1727_p_x),
    .ap_return(tmp_21_cast_abs_r_fu_1727_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_22_cast_abs_r_fu_1732(
    .ap_ready(tmp_22_cast_abs_r_fu_1732_ap_ready),
    .p_x(tmp_22_cast_abs_r_fu_1732_p_x),
    .ap_return(tmp_22_cast_abs_r_fu_1732_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_23_cast_abs_r_fu_1737(
    .ap_ready(tmp_23_cast_abs_r_fu_1737_ap_ready),
    .p_x(tmp_23_cast_abs_r_fu_1737_p_x),
    .ap_return(tmp_23_cast_abs_r_fu_1737_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_24_cast_abs_r_fu_1742(
    .ap_ready(tmp_24_cast_abs_r_fu_1742_ap_ready),
    .p_x(tmp_24_cast_abs_r_fu_1742_p_x),
    .ap_return(tmp_24_cast_abs_r_fu_1742_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_25_cast_abs_r_fu_1747(
    .ap_ready(tmp_25_cast_abs_r_fu_1747_ap_ready),
    .p_x(tmp_25_cast_abs_r_fu_1747_p_x),
    .ap_return(tmp_25_cast_abs_r_fu_1747_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_26_cast_abs_r_fu_1752(
    .ap_ready(tmp_26_cast_abs_r_fu_1752_ap_ready),
    .p_x(tmp_26_cast_abs_r_fu_1752_p_x),
    .ap_return(tmp_26_cast_abs_r_fu_1752_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_27_cast_abs_r_fu_1757(
    .ap_ready(tmp_27_cast_abs_r_fu_1757_ap_ready),
    .p_x(tmp_27_cast_abs_r_fu_1757_p_x),
    .ap_return(tmp_27_cast_abs_r_fu_1757_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_28_cast_abs_r_fu_1762(
    .ap_ready(tmp_28_cast_abs_r_fu_1762_ap_ready),
    .p_x(tmp_28_cast_abs_r_fu_1762_p_x),
    .ap_return(tmp_28_cast_abs_r_fu_1762_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_29_cast_abs_r_fu_1767(
    .ap_ready(tmp_29_cast_abs_r_fu_1767_ap_ready),
    .p_x(tmp_29_cast_abs_r_fu_1767_p_x),
    .ap_return(tmp_29_cast_abs_r_fu_1767_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_30_cast_abs_r_fu_1772(
    .ap_ready(tmp_30_cast_abs_r_fu_1772_ap_ready),
    .p_x(tmp_30_cast_abs_r_fu_1772_p_x),
    .ap_return(tmp_30_cast_abs_r_fu_1772_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_31_cast_abs_r_fu_1777(
    .ap_ready(tmp_31_cast_abs_r_fu_1777_ap_ready),
    .p_x(tmp_31_cast_abs_r_fu_1777_p_x),
    .ap_return(tmp_31_cast_abs_r_fu_1777_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_32_cast_abs_r_fu_1782(
    .ap_ready(tmp_32_cast_abs_r_fu_1782_ap_ready),
    .p_x(tmp_32_cast_abs_r_fu_1782_p_x),
    .ap_return(tmp_32_cast_abs_r_fu_1782_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_33_cast_abs_r_fu_1787(
    .ap_ready(tmp_33_cast_abs_r_fu_1787_ap_ready),
    .p_x(tmp_33_cast_abs_r_fu_1787_p_x),
    .ap_return(tmp_33_cast_abs_r_fu_1787_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_35_cast_abs_r_fu_1792(
    .ap_ready(tmp_35_cast_abs_r_fu_1792_ap_ready),
    .p_x(tmp_35_cast_abs_r_fu_1792_p_x),
    .ap_return(tmp_35_cast_abs_r_fu_1792_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_36_cast_abs_r_fu_1797(
    .ap_ready(tmp_36_cast_abs_r_fu_1797_ap_ready),
    .p_x(tmp_36_cast_abs_r_fu_1797_p_x),
    .ap_return(tmp_36_cast_abs_r_fu_1797_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_37_cast_abs_r_fu_1802(
    .ap_ready(tmp_37_cast_abs_r_fu_1802_ap_ready),
    .p_x(tmp_37_cast_abs_r_fu_1802_p_x),
    .ap_return(tmp_37_cast_abs_r_fu_1802_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_42_cast_abs_r_fu_1807(
    .ap_ready(tmp_42_cast_abs_r_fu_1807_ap_ready),
    .p_x(tmp_42_cast_abs_r_fu_1807_p_x),
    .ap_return(tmp_42_cast_abs_r_fu_1807_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_43_cast_abs_r_fu_1812(
    .ap_ready(tmp_43_cast_abs_r_fu_1812_ap_ready),
    .p_x(tmp_43_cast_abs_r_fu_1812_p_x),
    .ap_return(tmp_43_cast_abs_r_fu_1812_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_44_cast_abs_r_fu_1817(
    .ap_ready(tmp_44_cast_abs_r_fu_1817_ap_ready),
    .p_x(tmp_44_cast_abs_r_fu_1817_p_x),
    .ap_return(tmp_44_cast_abs_r_fu_1817_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_45_cast_abs_r_fu_1822(
    .ap_ready(tmp_45_cast_abs_r_fu_1822_ap_ready),
    .p_x(tmp_45_cast_abs_r_fu_1822_p_x),
    .ap_return(tmp_45_cast_abs_r_fu_1822_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_46_cast_abs_r_fu_1827(
    .ap_ready(tmp_46_cast_abs_r_fu_1827_ap_ready),
    .p_x(tmp_46_cast_abs_r_fu_1827_p_x),
    .ap_return(tmp_46_cast_abs_r_fu_1827_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_47_cast_abs_r_fu_1832(
    .ap_ready(tmp_47_cast_abs_r_fu_1832_ap_ready),
    .p_x(tmp_47_cast_abs_r_fu_1832_p_x),
    .ap_return(tmp_47_cast_abs_r_fu_1832_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_48_cast_abs_r_fu_1837(
    .ap_ready(tmp_48_cast_abs_r_fu_1837_ap_ready),
    .p_x(tmp_48_cast_abs_r_fu_1837_p_x),
    .ap_return(tmp_48_cast_abs_r_fu_1837_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_49_cast_abs_r_fu_1842(
    .ap_ready(tmp_49_cast_abs_r_fu_1842_ap_ready),
    .p_x(tmp_49_cast_abs_r_fu_1842_p_x),
    .ap_return(tmp_49_cast_abs_r_fu_1842_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_50_cast_abs_r_fu_1847(
    .ap_ready(tmp_50_cast_abs_r_fu_1847_ap_ready),
    .p_x(tmp_50_cast_abs_r_fu_1847_p_x),
    .ap_return(tmp_50_cast_abs_r_fu_1847_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_51_cast_abs_r_fu_1852(
    .ap_ready(tmp_51_cast_abs_r_fu_1852_ap_ready),
    .p_x(tmp_51_cast_abs_r_fu_1852_p_x),
    .ap_return(tmp_51_cast_abs_r_fu_1852_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_52_cast_abs_r_fu_1857(
    .ap_ready(tmp_52_cast_abs_r_fu_1857_ap_ready),
    .p_x(tmp_52_cast_abs_r_fu_1857_p_x),
    .ap_return(tmp_52_cast_abs_r_fu_1857_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_53_cast_abs_r_fu_1862(
    .ap_ready(tmp_53_cast_abs_r_fu_1862_ap_ready),
    .p_x(tmp_53_cast_abs_r_fu_1862_p_x),
    .ap_return(tmp_53_cast_abs_r_fu_1862_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_54_cast_abs_r_fu_1867(
    .ap_ready(tmp_54_cast_abs_r_fu_1867_ap_ready),
    .p_x(tmp_54_cast_abs_r_fu_1867_p_x),
    .ap_return(tmp_54_cast_abs_r_fu_1867_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_55_cast_abs_r_fu_1872(
    .ap_ready(tmp_55_cast_abs_r_fu_1872_ap_ready),
    .p_x(tmp_55_cast_abs_r_fu_1872_p_x),
    .ap_return(tmp_55_cast_abs_r_fu_1872_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_56_cast_abs_r_fu_1877(
    .ap_ready(tmp_56_cast_abs_r_fu_1877_ap_ready),
    .p_x(tmp_56_cast_abs_r_fu_1877_p_x),
    .ap_return(tmp_56_cast_abs_r_fu_1877_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_57_cast_abs_r_fu_1882(
    .ap_ready(tmp_57_cast_abs_r_fu_1882_ap_ready),
    .p_x(tmp_57_cast_abs_r_fu_1882_p_x),
    .ap_return(tmp_57_cast_abs_r_fu_1882_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_62_cast_abs_r_fu_1887(
    .ap_ready(tmp_62_cast_abs_r_fu_1887_ap_ready),
    .p_x(tmp_62_cast_abs_r_fu_1887_p_x),
    .ap_return(tmp_62_cast_abs_r_fu_1887_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_63_cast_abs_r_fu_1892(
    .ap_ready(tmp_63_cast_abs_r_fu_1892_ap_ready),
    .p_x(tmp_63_cast_abs_r_fu_1892_p_x),
    .ap_return(tmp_63_cast_abs_r_fu_1892_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_64_cast_abs_r_fu_1897(
    .ap_ready(tmp_64_cast_abs_r_fu_1897_ap_ready),
    .p_x(tmp_64_cast_abs_r_fu_1897_p_x),
    .ap_return(tmp_64_cast_abs_r_fu_1897_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_65_cast_abs_r_fu_1902(
    .ap_ready(tmp_65_cast_abs_r_fu_1902_ap_ready),
    .p_x(tmp_65_cast_abs_r_fu_1902_p_x),
    .ap_return(tmp_65_cast_abs_r_fu_1902_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_66_cast_abs_r_fu_1907(
    .ap_ready(tmp_66_cast_abs_r_fu_1907_ap_ready),
    .p_x(tmp_66_cast_abs_r_fu_1907_p_x),
    .ap_return(tmp_66_cast_abs_r_fu_1907_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_67_cast_abs_r_fu_1912(
    .ap_ready(tmp_67_cast_abs_r_fu_1912_ap_ready),
    .p_x(tmp_67_cast_abs_r_fu_1912_p_x),
    .ap_return(tmp_67_cast_abs_r_fu_1912_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_68_cast_abs_r_fu_1917(
    .ap_ready(tmp_68_cast_abs_r_fu_1917_ap_ready),
    .p_x(tmp_68_cast_abs_r_fu_1917_p_x),
    .ap_return(tmp_68_cast_abs_r_fu_1917_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_69_cast_abs_r_fu_1922(
    .ap_ready(tmp_69_cast_abs_r_fu_1922_ap_ready),
    .p_x(tmp_69_cast_abs_r_fu_1922_p_x),
    .ap_return(tmp_69_cast_abs_r_fu_1922_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_70_cast_abs_r_fu_1927(
    .ap_ready(tmp_70_cast_abs_r_fu_1927_ap_ready),
    .p_x(tmp_70_cast_abs_r_fu_1927_p_x),
    .ap_return(tmp_70_cast_abs_r_fu_1927_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_71_cast_abs_r_fu_1932(
    .ap_ready(tmp_71_cast_abs_r_fu_1932_ap_ready),
    .p_x(tmp_71_cast_abs_r_fu_1932_p_x),
    .ap_return(tmp_71_cast_abs_r_fu_1932_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_72_cast_abs_r_fu_1937(
    .ap_ready(tmp_72_cast_abs_r_fu_1937_ap_ready),
    .p_x(tmp_72_cast_abs_r_fu_1937_p_x),
    .ap_return(tmp_72_cast_abs_r_fu_1937_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_73_cast_abs_r_fu_1942(
    .ap_ready(tmp_73_cast_abs_r_fu_1942_ap_ready),
    .p_x(tmp_73_cast_abs_r_fu_1942_p_x),
    .ap_return(tmp_73_cast_abs_r_fu_1942_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_74_cast_abs_r_fu_1947(
    .ap_ready(tmp_74_cast_abs_r_fu_1947_ap_ready),
    .p_x(tmp_74_cast_abs_r_fu_1947_p_x),
    .ap_return(tmp_74_cast_abs_r_fu_1947_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_75_cast_abs_r_fu_1952(
    .ap_ready(tmp_75_cast_abs_r_fu_1952_ap_ready),
    .p_x(tmp_75_cast_abs_r_fu_1952_p_x),
    .ap_return(tmp_75_cast_abs_r_fu_1952_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_76_cast_abs_r_fu_1957(
    .ap_ready(tmp_76_cast_abs_r_fu_1957_ap_ready),
    .p_x(tmp_76_cast_abs_r_fu_1957_p_x),
    .ap_return(tmp_76_cast_abs_r_fu_1957_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_77_cast_abs_r_fu_1962(
    .ap_ready(tmp_77_cast_abs_r_fu_1962_ap_ready),
    .p_x(tmp_77_cast_abs_r_fu_1962_p_x),
    .ap_return(tmp_77_cast_abs_r_fu_1962_ap_return)
);

system_v_demosaic_0_0_mul_18s_9ns_18_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
mul_18s_9ns_18_2_1_U56(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(norm_reg_11695),
    .din1(grp_fu_7805_p1),
    .ce(grp_fu_7805_ce),
    .dout(grp_fu_7805_p2)
);

system_v_demosaic_0_0_mul_18s_8ns_18_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_18s_8ns_18_2_1_U57(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(norm_reg_11695),
    .din1(grp_fu_7813_p1),
    .ce(grp_fu_7813_ce),
    .dout(grp_fu_7813_p2)
);

system_v_demosaic_0_0_mul_18s_8ns_18_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_18s_8ns_18_2_1_U58(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(norm_reg_11695),
    .din1(grp_fu_7821_p1),
    .ce(grp_fu_7821_ce),
    .dout(grp_fu_7821_p2)
);

system_v_demosaic_0_0_mul_18s_9ns_18_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
mul_18s_9ns_18_2_1_U59(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(norm_reg_11695),
    .din1(grp_fu_7829_p1),
    .ce(grp_fu_7829_ce),
    .dout(grp_fu_7829_p2)
);

system_v_demosaic_0_0_mul_18s_9ns_18_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
mul_18s_9ns_18_2_1_U60(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(norm_1_reg_11703),
    .din1(grp_fu_7837_p1),
    .ce(grp_fu_7837_ce),
    .dout(grp_fu_7837_p2)
);

system_v_demosaic_0_0_mul_18s_8ns_18_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_18s_8ns_18_2_1_U61(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(norm_1_reg_11703),
    .din1(grp_fu_7845_p1),
    .ce(grp_fu_7845_ce),
    .dout(grp_fu_7845_p2)
);

system_v_demosaic_0_0_mul_18s_8ns_18_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_18s_8ns_18_2_1_U62(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(norm_1_reg_11703),
    .din1(grp_fu_7853_p1),
    .ce(grp_fu_7853_ce),
    .dout(grp_fu_7853_p2)
);

system_v_demosaic_0_0_mul_18s_9ns_18_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
mul_18s_9ns_18_2_1_U63(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(norm_1_reg_11703),
    .din1(grp_fu_7861_p1),
    .ce(grp_fu_7861_ce),
    .dout(grp_fu_7861_p2)
);

system_v_demosaic_0_0_mul_18s_9ns_18_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
mul_18s_9ns_18_2_1_U64(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(norm_2_reg_11711),
    .din1(grp_fu_7869_p1),
    .ce(grp_fu_7869_ce),
    .dout(grp_fu_7869_p2)
);

system_v_demosaic_0_0_mul_18s_8ns_18_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_18s_8ns_18_2_1_U65(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(norm_2_reg_11711),
    .din1(grp_fu_7877_p1),
    .ce(grp_fu_7877_ce),
    .dout(grp_fu_7877_p2)
);

system_v_demosaic_0_0_mul_18s_8ns_18_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_18s_8ns_18_2_1_U66(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(norm_2_reg_11711),
    .din1(grp_fu_7885_p1),
    .ce(grp_fu_7885_ce),
    .dout(grp_fu_7885_p2)
);

system_v_demosaic_0_0_mul_18s_9ns_18_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
mul_18s_9ns_18_2_1_U67(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(norm_2_reg_11711),
    .din1(grp_fu_7893_p1),
    .ce(grp_fu_7893_ce),
    .dout(grp_fu_7893_p2)
);

system_v_demosaic_0_0_mul_18s_9ns_18_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
mul_18s_9ns_18_2_1_U68(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(norm_3_reg_11719),
    .din1(grp_fu_7901_p1),
    .ce(grp_fu_7901_ce),
    .dout(grp_fu_7901_p2)
);

system_v_demosaic_0_0_mul_18s_8ns_18_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_18s_8ns_18_2_1_U69(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(norm_3_reg_11719),
    .din1(grp_fu_7909_p1),
    .ce(grp_fu_7909_ce),
    .dout(grp_fu_7909_p2)
);

system_v_demosaic_0_0_mul_18s_8ns_18_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_18s_8ns_18_2_1_U70(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(norm_3_reg_11719),
    .din1(grp_fu_7917_p1),
    .ce(grp_fu_7917_ce),
    .dout(grp_fu_7917_p2)
);

system_v_demosaic_0_0_mul_18s_9ns_18_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
mul_18s_9ns_18_2_1_U71(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(norm_3_reg_11719),
    .din1(grp_fu_7925_p1),
    .ce(grp_fu_7925_ce),
    .dout(grp_fu_7925_p2)
);

system_v_demosaic_0_0_mul_14s_10ns_24_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 24 ))
mul_14s_10ns_24_2_1_U72(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ave_1_reg_10269_pp0_iter18_reg),
    .din1(grp_fu_8108_p1),
    .ce(grp_fu_8108_ce),
    .dout(grp_fu_8108_p2)
);

system_v_demosaic_0_0_mul_14s_10ns_24_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 24 ))
mul_14s_10ns_24_2_1_U73(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ave_2_reg_10285_pp0_iter18_reg),
    .din1(grp_fu_8117_p1),
    .ce(grp_fu_8117_ce),
    .dout(grp_fu_8117_p2)
);

system_v_demosaic_0_0_mul_14s_10ns_24_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 24 ))
mul_14s_10ns_24_2_1_U74(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ave_5_reg_10407_pp0_iter18_reg),
    .din1(grp_fu_8144_p1),
    .ce(grp_fu_8144_ce),
    .dout(grp_fu_8144_p2)
);

system_v_demosaic_0_0_mul_14s_10ns_24_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 24 ))
mul_14s_10ns_24_2_1_U75(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ave_6_reg_10423_pp0_iter18_reg),
    .din1(grp_fu_8153_p1),
    .ce(grp_fu_8153_ce),
    .dout(grp_fu_8153_p2)
);

system_v_demosaic_0_0_mul_14s_10ns_24_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 24 ))
mul_14s_10ns_24_2_1_U76(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ave_9_reg_10545_pp0_iter18_reg),
    .din1(grp_fu_8180_p1),
    .ce(grp_fu_8180_ce),
    .dout(grp_fu_8180_p2)
);

system_v_demosaic_0_0_mul_14s_10ns_24_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 24 ))
mul_14s_10ns_24_2_1_U77(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ave_10_reg_10561_pp0_iter18_reg),
    .din1(grp_fu_8189_p1),
    .ce(grp_fu_8189_ce),
    .dout(grp_fu_8189_p2)
);

system_v_demosaic_0_0_mul_14s_10ns_24_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 24 ))
mul_14s_10ns_24_2_1_U78(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ave_13_reg_10683_pp0_iter18_reg),
    .din1(grp_fu_8216_p1),
    .ce(grp_fu_8216_ce),
    .dout(grp_fu_8216_p2)
);

system_v_demosaic_0_0_mul_14s_10ns_24_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 24 ))
mul_14s_10ns_24_2_1_U79(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ave_14_reg_10699_pp0_iter18_reg),
    .din1(grp_fu_8225_p1),
    .ce(grp_fu_8225_ce),
    .dout(grp_fu_8225_p2)
);

system_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_14s_10ns_24s_25_4_1_U80(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ave_reg_10241_pp0_iter18_reg),
    .din1(grp_fu_9073_p1),
    .din2(mul_ln504_1_reg_12047),
    .ce(grp_fu_9073_ce),
    .dout(grp_fu_9073_p3)
);

system_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_14s_10ns_24s_25_4_1_U81(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ave_3_reg_10301_pp0_iter18_reg),
    .din1(grp_fu_9082_p1),
    .din2(mul_ln504_2_reg_12052),
    .ce(grp_fu_9082_ce),
    .dout(grp_fu_9082_p3)
);

system_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_14s_10ns_24s_25_4_1_U82(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ave_4_reg_10379_pp0_iter18_reg),
    .din1(grp_fu_9091_p1),
    .din2(mul_ln504_5_reg_12057),
    .ce(grp_fu_9091_ce),
    .dout(grp_fu_9091_p3)
);

system_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_14s_10ns_24s_25_4_1_U83(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ave_7_reg_10439_pp0_iter18_reg),
    .din1(grp_fu_9100_p1),
    .din2(mul_ln504_6_reg_12062),
    .ce(grp_fu_9100_ce),
    .dout(grp_fu_9100_p3)
);

system_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_14s_10ns_24s_25_4_1_U84(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ave_8_reg_10517_pp0_iter18_reg),
    .din1(grp_fu_9109_p1),
    .din2(mul_ln504_9_reg_12067),
    .ce(grp_fu_9109_ce),
    .dout(grp_fu_9109_p3)
);

system_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_14s_10ns_24s_25_4_1_U85(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ave_11_reg_10577_pp0_iter18_reg),
    .din1(grp_fu_9118_p1),
    .din2(mul_ln504_10_reg_12072),
    .ce(grp_fu_9118_ce),
    .dout(grp_fu_9118_p3)
);

system_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_14s_10ns_24s_25_4_1_U86(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ave_12_reg_10655_pp0_iter18_reg),
    .din1(grp_fu_9127_p1),
    .din2(mul_ln504_13_reg_12077),
    .ce(grp_fu_9127_ce),
    .dout(grp_fu_9127_p3)
);

system_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_14s_10ns_24s_25_4_1_U87(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ave_15_reg_10715_pp0_iter18_reg),
    .din1(grp_fu_9136_p1),
    .din2(mul_ln504_14_reg_12082),
    .ce(grp_fu_9136_ce),
    .dout(grp_fu_9136_p3)
);

system_v_demosaic_0_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter25_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter3_stage0)) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln318_reg_9409_pp0_iter23_reg == 1'd0) & (cmp230_1 == 1'd0))) begin
            ap_phi_reg_pp0_iter25_g_11_reg_1546 <= g_10_fu_8650_p2;
        end else if (((icmp_ln318_reg_9409_pp0_iter23_reg == 1'd0) & (cmp230_1_read_reg_9393 == 1'd1))) begin
            ap_phi_reg_pp0_iter25_g_11_reg_1546 <= zext_ln437_3_fu_8670_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter25_g_11_reg_1546 <= ap_phi_reg_pp0_iter24_g_11_reg_1546;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln318_reg_9409_pp0_iter23_reg == 1'd0) & (cmp230 == 1'd0))) begin
            ap_phi_reg_pp0_iter25_g_1_reg_1447 <= g_2_fu_8461_p2;
        end else if (((icmp_ln318_reg_9409_pp0_iter23_reg == 1'd0) & (cmp230_read_reg_9389 == 1'd1))) begin
            ap_phi_reg_pp0_iter25_g_1_reg_1447 <= zext_ln437_fu_8481_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter25_g_1_reg_1447 <= ap_phi_reg_pp0_iter24_g_1_reg_1447;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln318_reg_9409_pp0_iter23_reg == 1'd0) & (cmp230_1 == 1'd0))) begin
            ap_phi_reg_pp0_iter25_g_5_reg_1480 <= g_4_fu_8524_p2;
        end else if (((icmp_ln318_reg_9409_pp0_iter23_reg == 1'd0) & (cmp230_1_read_reg_9393 == 1'd1))) begin
            ap_phi_reg_pp0_iter25_g_5_reg_1480 <= zext_ln437_1_fu_8544_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter25_g_5_reg_1480 <= ap_phi_reg_pp0_iter24_g_5_reg_1480;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln318_reg_9409_pp0_iter23_reg == 1'd0) & (cmp230 == 1'd0))) begin
            ap_phi_reg_pp0_iter25_g_8_reg_1513 <= g_7_fu_8587_p2;
        end else if (((icmp_ln318_reg_9409_pp0_iter23_reg == 1'd0) & (cmp230_read_reg_9389 == 1'd1))) begin
            ap_phi_reg_pp0_iter25_g_8_reg_1513 <= zext_ln437_2_fu_8607_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter25_g_8_reg_1513 <= ap_phi_reg_pp0_iter24_g_8_reg_1513;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln318_reg_9409_pp0_iter23_reg == 1'd0) & (cmp230_1 == 1'd0))) begin
            ap_phi_reg_pp0_iter25_phi_ln509_1_reg_1468 <= select_ln507_2_fu_8530_p3;
        end else if (((icmp_ln318_reg_9409_pp0_iter23_reg == 1'd0) & (cmp230_1_read_reg_9393 == 1'd1))) begin
            ap_phi_reg_pp0_iter25_phi_ln509_1_reg_1468 <= 10'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter25_phi_ln509_1_reg_1468 <= ap_phi_reg_pp0_iter24_phi_ln509_1_reg_1468;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln318_reg_9409_pp0_iter23_reg == 1'd0) & (cmp230 == 1'd0))) begin
            ap_phi_reg_pp0_iter25_phi_ln509_2_reg_1501 <= select_ln507_4_fu_8593_p3;
        end else if (((icmp_ln318_reg_9409_pp0_iter23_reg == 1'd0) & (cmp230_read_reg_9389 == 1'd1))) begin
            ap_phi_reg_pp0_iter25_phi_ln509_2_reg_1501 <= 10'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter25_phi_ln509_2_reg_1501 <= ap_phi_reg_pp0_iter24_phi_ln509_2_reg_1501;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln318_reg_9409_pp0_iter23_reg == 1'd0) & (cmp230_1 == 1'd0))) begin
            ap_phi_reg_pp0_iter25_phi_ln509_3_reg_1534 <= select_ln507_6_fu_8656_p3;
        end else if (((icmp_ln318_reg_9409_pp0_iter23_reg == 1'd0) & (cmp230_1_read_reg_9393 == 1'd1))) begin
            ap_phi_reg_pp0_iter25_phi_ln509_3_reg_1534 <= 10'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter25_phi_ln509_3_reg_1534 <= ap_phi_reg_pp0_iter24_phi_ln509_3_reg_1534;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln318_reg_9409_pp0_iter23_reg == 1'd0) & (cmp230 == 1'd0))) begin
            ap_phi_reg_pp0_iter25_phi_ln509_reg_1435 <= select_ln507_fu_8467_p3;
        end else if (((icmp_ln318_reg_9409_pp0_iter23_reg == 1'd0) & (cmp230_read_reg_9389 == 1'd1))) begin
            ap_phi_reg_pp0_iter25_phi_ln509_reg_1435 <= 10'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter25_phi_ln509_reg_1435 <= ap_phi_reg_pp0_iter24_phi_ln509_reg_1435;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln318_reg_9409_pp0_iter23_reg == 1'd0) & (cmp230_1 == 1'd0))) begin
            ap_phi_reg_pp0_iter25_phi_ln511_1_reg_1489 <= select_ln507_3_fu_8537_p3;
        end else if (((icmp_ln318_reg_9409_pp0_iter23_reg == 1'd0) & (cmp230_1_read_reg_9393 == 1'd1))) begin
            ap_phi_reg_pp0_iter25_phi_ln511_1_reg_1489 <= 10'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter25_phi_ln511_1_reg_1489 <= ap_phi_reg_pp0_iter24_phi_ln511_1_reg_1489;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln318_reg_9409_pp0_iter23_reg == 1'd0) & (cmp230 == 1'd0))) begin
            ap_phi_reg_pp0_iter25_phi_ln511_2_reg_1522 <= select_ln507_5_fu_8600_p3;
        end else if (((icmp_ln318_reg_9409_pp0_iter23_reg == 1'd0) & (cmp230_read_reg_9389 == 1'd1))) begin
            ap_phi_reg_pp0_iter25_phi_ln511_2_reg_1522 <= 10'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter25_phi_ln511_2_reg_1522 <= ap_phi_reg_pp0_iter24_phi_ln511_2_reg_1522;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln318_reg_9409_pp0_iter23_reg == 1'd0) & (cmp230_1 == 1'd0))) begin
            ap_phi_reg_pp0_iter25_phi_ln511_3_reg_1555 <= select_ln507_7_fu_8663_p3;
        end else if (((icmp_ln318_reg_9409_pp0_iter23_reg == 1'd0) & (cmp230_1_read_reg_9393 == 1'd1))) begin
            ap_phi_reg_pp0_iter25_phi_ln511_3_reg_1555 <= 10'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter25_phi_ln511_3_reg_1555 <= ap_phi_reg_pp0_iter24_phi_ln511_3_reg_1555;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln318_reg_9409_pp0_iter23_reg == 1'd0) & (cmp230 == 1'd0))) begin
            ap_phi_reg_pp0_iter25_phi_ln511_reg_1456 <= select_ln507_1_fu_8474_p3;
        end else if (((icmp_ln318_reg_9409_pp0_iter23_reg == 1'd0) & (cmp230_read_reg_9389 == 1'd1))) begin
            ap_phi_reg_pp0_iter25_phi_ln511_reg_1456 <= 10'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter25_phi_ln511_reg_1456 <= ap_phi_reg_pp0_iter24_phi_ln511_reg_1456;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_3427)) begin
        if ((1'b1 == ap_condition_120)) begin
            ap_phi_reg_pp0_iter2_pixBuf_191_reg_996 <= pixBuf_185_fu_2204_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_pixBuf_191_reg_996 <= ap_phi_reg_pp0_iter1_pixBuf_191_reg_996;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_3427)) begin
        if ((1'b1 == ap_condition_120)) begin
            ap_phi_reg_pp0_iter2_pixBuf_192_reg_987 <= {{imgBayer_dout[19:10]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_pixBuf_192_reg_987 <= ap_phi_reg_pp0_iter1_pixBuf_192_reg_987;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_3427)) begin
        if ((1'b1 == ap_condition_120)) begin
            ap_phi_reg_pp0_iter2_pixBuf_193_reg_978 <= {{imgBayer_dout[29:20]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_pixBuf_193_reg_978 <= ap_phi_reg_pp0_iter1_pixBuf_193_reg_978;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_3427)) begin
        if ((1'b1 == ap_condition_120)) begin
            ap_phi_reg_pp0_iter2_pixBuf_194_reg_969 <= {{imgBayer_dout[39:30]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_pixBuf_194_reg_969 <= ap_phi_reg_pp0_iter1_pixBuf_194_reg_969;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_3434)) begin
            ap_phi_reg_pp0_iter3_pixBuf_191_reg_996 <= bayerWindow_71_fu_2241_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_pixBuf_191_reg_996 <= ap_phi_reg_pp0_iter2_pixBuf_191_reg_996;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_3434)) begin
            ap_phi_reg_pp0_iter3_pixBuf_192_reg_987 <= {{linebuf_yuv_q1[19:10]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_pixBuf_192_reg_987 <= ap_phi_reg_pp0_iter2_pixBuf_192_reg_987;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_3434)) begin
            ap_phi_reg_pp0_iter3_pixBuf_193_reg_978 <= {{linebuf_yuv_q1[29:20]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_pixBuf_193_reg_978 <= ap_phi_reg_pp0_iter2_pixBuf_193_reg_978;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_3434)) begin
            ap_phi_reg_pp0_iter3_pixBuf_194_reg_969 <= {{linebuf_yuv_q1[39:30]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_pixBuf_194_reg_969 <= ap_phi_reg_pp0_iter2_pixBuf_194_reg_969;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_empty_182_reg_1253 <= bayerWindow_28_fu_410;
        end else if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_empty_182_reg_1253 <= select_ln387_24_fu_2641_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_empty_182_reg_1253 <= ap_phi_reg_pp0_iter3_empty_182_reg_1253;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_empty_183_reg_1262 <= bayerWindow_27_fu_406;
        end else if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_empty_183_reg_1262 <= select_ln387_25_fu_2648_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_empty_183_reg_1262 <= ap_phi_reg_pp0_iter3_empty_183_reg_1262;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_empty_184_reg_1271 <= empty_181_fu_354;
        end else if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_empty_184_reg_1271 <= select_ln387_26_fu_2655_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_empty_184_reg_1271 <= ap_phi_reg_pp0_iter3_empty_184_reg_1271;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_empty_186_reg_1280 <= empty_180_fu_350;
        end else if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_empty_186_reg_1280 <= select_ln387_28_fu_2670_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_empty_186_reg_1280 <= ap_phi_reg_pp0_iter3_empty_186_reg_1280;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_empty_188_reg_1289 <= bayerWindow_25_fu_398;
        end else if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_empty_188_reg_1289 <= select_ln387_18_fu_2603_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_empty_188_reg_1289 <= ap_phi_reg_pp0_iter3_empty_188_reg_1289;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_empty_189_reg_1298 <= bayerWindow_24_fu_394;
        end else if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_empty_189_reg_1298 <= select_ln387_19_fu_2609_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_empty_189_reg_1298 <= ap_phi_reg_pp0_iter3_empty_189_reg_1298;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_empty_190_reg_1307 <= empty_179_fu_346;
        end else if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_empty_190_reg_1307 <= select_ln387_20_fu_2615_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_empty_190_reg_1307 <= ap_phi_reg_pp0_iter3_empty_190_reg_1307;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_empty_192_reg_1316 <= empty_178_fu_342;
        end else if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_empty_192_reg_1316 <= select_ln387_22_fu_2628_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_empty_192_reg_1316 <= ap_phi_reg_pp0_iter3_empty_192_reg_1316;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_empty_194_reg_1345 <= empty_177_fu_338;
        end else if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_empty_194_reg_1345 <= select_ln387_14_fu_2577_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_empty_194_reg_1345 <= ap_phi_reg_pp0_iter3_empty_194_reg_1345;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_empty_195_reg_1354 <= empty_176_fu_334;
        end else if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_empty_195_reg_1354 <= select_ln387_16_fu_2590_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_empty_195_reg_1354 <= ap_phi_reg_pp0_iter3_empty_195_reg_1354;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_empty_196_reg_1363 <= bayerWindow_19_fu_374;
        end else if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_empty_196_reg_1363 <= select_ln387_6_fu_2527_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_empty_196_reg_1363 <= ap_phi_reg_pp0_iter3_empty_196_reg_1363;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_empty_197_reg_1372 <= bayerWindow_15_fu_370;
        end else if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_empty_197_reg_1372 <= select_ln387_7_fu_2533_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_empty_197_reg_1372 <= ap_phi_reg_pp0_iter3_empty_197_reg_1372;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_empty_198_reg_1381 <= empty_175_fu_330;
        end else if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_empty_198_reg_1381 <= select_ln387_8_fu_2539_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_empty_198_reg_1381 <= ap_phi_reg_pp0_iter3_empty_198_reg_1381;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_empty_200_reg_1390 <= empty_174_fu_326;
        end else if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_empty_200_reg_1390 <= select_ln387_10_fu_2552_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_empty_200_reg_1390 <= ap_phi_reg_pp0_iter3_empty_200_reg_1390;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_empty_202_reg_1399 <= bayerWindow_7_fu_362;
        end else if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_empty_202_reg_1399 <= select_ln387_fu_2490_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_empty_202_reg_1399 <= ap_phi_reg_pp0_iter3_empty_202_reg_1399;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_empty_203_reg_1408 <= bayerWindow_3_fu_358;
        end else if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_empty_203_reg_1408 <= select_ln387_1_fu_2496_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_empty_203_reg_1408 <= ap_phi_reg_pp0_iter3_empty_203_reg_1408;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_empty_204_reg_1417 <= empty_173_fu_322;
        end else if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_empty_204_reg_1417 <= select_ln387_2_fu_2502_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_empty_204_reg_1417 <= ap_phi_reg_pp0_iter3_empty_204_reg_1417;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_empty_206_reg_1426 <= empty_fu_318;
        end else if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_empty_206_reg_1426 <= select_ln387_4_fu_2514_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_empty_206_reg_1426 <= ap_phi_reg_pp0_iter3_empty_206_reg_1426;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_g_3_reg_1325 <= bayerWindow_22_fu_386;
        end else if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_g_3_reg_1325 <= select_ln387_12_fu_2565_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_g_3_reg_1325 <= ap_phi_reg_pp0_iter3_g_3_reg_1325;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_g_reg_1335 <= bayerWindow_21_fu_382;
        end else if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_g_reg_1335 <= select_ln387_13_fu_2571_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_g_reg_1335 <= ap_phi_reg_pp0_iter3_g_reg_1335;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            bayerWindow_11_fu_366 <= bayerWindow_2;
        end else if (((icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            bayerWindow_11_fu_366 <= ap_phi_mux_bayerWindow_62_phi_fu_1127_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            bayerWindow_15_fu_370 <= bayerWindow_4;
        end else if (((icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            bayerWindow_15_fu_370 <= ap_phi_mux_bayerWindow_64_phi_fu_1117_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            bayerWindow_19_fu_374 <= bayerWindow_5;
        end else if (((icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            bayerWindow_19_fu_374 <= ap_phi_mux_bayerWindow_65_phi_fu_1107_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            bayerWindow_20_fu_378 <= bayerWindow_6;
        end else if (((icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            bayerWindow_20_fu_378 <= ap_phi_mux_bayerWindow_66_phi_fu_1098_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            bayerWindow_21_fu_382 <= bayerWindow_8;
        end else if (((icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            bayerWindow_21_fu_382 <= ap_phi_mux_bayerWindow_68_phi_fu_1088_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            bayerWindow_22_fu_386 <= bayerWindow_9;
        end else if (((icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            bayerWindow_22_fu_386 <= ap_phi_mux_bayerWindow_69_phi_fu_1078_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            bayerWindow_23_fu_390 <= bayerWindow_10;
        end else if (((icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            bayerWindow_23_fu_390 <= ap_phi_mux_bayerWindow_70_phi_fu_1069_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            bayerWindow_24_fu_394 <= bayerWindow_12;
        end else if (((icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            bayerWindow_24_fu_394 <= ap_phi_mux_bayerWindow_72_phi_fu_1059_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            bayerWindow_25_fu_398 <= bayerWindow_13;
        end else if (((icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            bayerWindow_25_fu_398 <= ap_phi_mux_bayerWindow_73_phi_fu_1049_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            bayerWindow_26_fu_402 <= bayerWindow_14;
        end else if (((icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            bayerWindow_26_fu_402 <= ap_phi_mux_bayerWindow_74_phi_fu_1040_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            bayerWindow_27_fu_406 <= bayerWindow_16;
        end else if (((icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            bayerWindow_27_fu_406 <= ap_phi_mux_bayerWindow_76_phi_fu_1029_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            bayerWindow_28_fu_410 <= bayerWindow_17;
        end else if (((icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            bayerWindow_28_fu_410 <= ap_phi_mux_bayerWindow_77_phi_fu_1018_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            bayerWindow_29_fu_414 <= bayerWindow_18;
        end else if (((icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            bayerWindow_29_fu_414 <= ap_phi_mux_bayerWindow_78_phi_fu_1008_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            bayerWindow_3_fu_358 <= bayerWindow;
        end else if (((icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            bayerWindow_3_fu_358 <= ap_phi_mux_bayerWindow_60_phi_fu_1146_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            bayerWindow_60_reg_1143 <= bayerWindow_90_reg_9509;
        end else if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            bayerWindow_60_reg_1143 <= bayerWindow_50_reg_9613;
        end else if (~(icmp_ln318_reg_9409_pp0_iter2_reg == 1'd1)) begin
            bayerWindow_60_reg_1143 <= ap_phi_reg_pp0_iter3_bayerWindow_60_reg_1143;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            bayerWindow_61_reg_1133 <= bayerWindow_90_reg_9509;
        end else if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            bayerWindow_61_reg_1133 <= bayerWindow_51_reg_9624;
        end else if (~(icmp_ln318_reg_9409_pp0_iter2_reg == 1'd1)) begin
            bayerWindow_61_reg_1133 <= ap_phi_reg_pp0_iter3_bayerWindow_61_reg_1133;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            bayerWindow_64_reg_1114 <= pixBuf_173_fu_310;
        end else if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            bayerWindow_64_reg_1114 <= bayerWindow_54_reg_9583;
        end else if (~(icmp_ln318_reg_9409_pp0_iter2_reg == 1'd1)) begin
            bayerWindow_64_reg_1114 <= ap_phi_reg_pp0_iter3_bayerWindow_64_reg_1114;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            bayerWindow_65_reg_1104 <= pixBuf_173_fu_310;
        end else if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            bayerWindow_65_reg_1104 <= bayerWindow_55_reg_9595;
        end else if (~(icmp_ln318_reg_9409_pp0_iter2_reg == 1'd1)) begin
            bayerWindow_65_reg_1104 <= ap_phi_reg_pp0_iter3_bayerWindow_65_reg_1104;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            bayerWindow_68_reg_1085 <= pixBuf_172_fu_306;
        end else if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            bayerWindow_68_reg_1085 <= bayerWindow_58_reg_9553;
        end else if (~(icmp_ln318_reg_9409_pp0_iter2_reg == 1'd1)) begin
            bayerWindow_68_reg_1085 <= ap_phi_reg_pp0_iter3_bayerWindow_68_reg_1085;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            bayerWindow_69_reg_1075 <= pixBuf_172_fu_306;
        end else if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            bayerWindow_69_reg_1075 <= bayerWindow_59_reg_9565;
        end else if (~(icmp_ln318_reg_9409_pp0_iter2_reg == 1'd1)) begin
            bayerWindow_69_reg_1075 <= ap_phi_reg_pp0_iter3_bayerWindow_69_reg_1075;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            bayerWindow_72_reg_1056 <= pixBuf_171_fu_302;
        end else if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            bayerWindow_72_reg_1056 <= bayerWindow_71_reg_9519;
        end else if (~(icmp_ln318_reg_9409_pp0_iter2_reg == 1'd1)) begin
            bayerWindow_72_reg_1056 <= ap_phi_reg_pp0_iter3_bayerWindow_72_reg_1056;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            bayerWindow_73_reg_1046 <= pixBuf_171_fu_302;
        end else if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            bayerWindow_73_reg_1046 <= bayerWindow_75_reg_9532;
        end else if (~(icmp_ln318_reg_9409_pp0_iter2_reg == 1'd1)) begin
            bayerWindow_73_reg_1046 <= ap_phi_reg_pp0_iter3_bayerWindow_73_reg_1046;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            bayerWindow_76_reg_1026 <= pixBuf_fu_298;
        end else if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            bayerWindow_76_reg_1026 <= ap_phi_reg_pp0_iter3_pixBuf_191_reg_996;
        end else if (~(icmp_ln318_reg_9409_pp0_iter2_reg == 1'd1)) begin
            bayerWindow_76_reg_1026 <= ap_phi_reg_pp0_iter3_bayerWindow_76_reg_1026;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            bayerWindow_77_reg_1015 <= pixBuf_fu_298;
        end else if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            bayerWindow_77_reg_1015 <= ap_phi_reg_pp0_iter3_pixBuf_192_reg_987;
        end else if (~(icmp_ln318_reg_9409_pp0_iter2_reg == 1'd1)) begin
            bayerWindow_77_reg_1015 <= ap_phi_reg_pp0_iter3_bayerWindow_77_reg_1015;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            bayerWindow_7_fu_362 <= bayerWindow_1;
        end else if (((icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            bayerWindow_7_fu_362 <= ap_phi_mux_bayerWindow_61_phi_fu_1136_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_173_fu_322 <= p_lcssa54535492;
        end else if (((icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            empty_173_fu_322 <= ap_phi_mux_empty_205_phi_fu_1236_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_174_fu_326 <= p_lcssa54575494;
        end else if (((icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            empty_174_fu_326 <= ap_phi_mux_empty_201_phi_fu_1226_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_175_fu_330 <= p_lcssa54595496;
        end else if (((icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            empty_175_fu_330 <= ap_phi_mux_empty_199_phi_fu_1216_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_176_fu_334 <= p_lcssa54635498;
        end else if (((icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            empty_176_fu_334 <= ap_phi_mux_g_6_phi_fu_1206_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_177_fu_338 <= p_lcssa54655500;
        end else if (((icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            empty_177_fu_338 <= ap_phi_mux_g_9_phi_fu_1196_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_178_fu_342 <= p_lcssa54695502;
        end else if (((icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            empty_178_fu_342 <= ap_phi_mux_empty_193_phi_fu_1186_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_179_fu_346 <= p_lcssa54715504;
        end else if (((icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            empty_179_fu_346 <= ap_phi_mux_empty_191_phi_fu_1176_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_180_fu_350 <= p_lcssa54755506;
        end else if (((icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            empty_180_fu_350 <= ap_phi_mux_empty_187_phi_fu_1166_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_181_fu_354 <= p_lcssa54775508;
        end else if (((icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            empty_181_fu_354 <= ap_phi_mux_empty_185_phi_fu_1156_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            empty_185_reg_1153 <= pixBuf_fu_298;
        end else if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            empty_185_reg_1153 <= select_ln387_27_fu_2662_p3;
        end else if (~(icmp_ln318_reg_9409_pp0_iter2_reg == 1'd1)) begin
            empty_185_reg_1153 <= ap_phi_reg_pp0_iter3_empty_185_reg_1153;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            empty_187_reg_1163 <= bayerWindow_29_fu_414;
        end else if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            empty_187_reg_1163 <= select_ln387_29_fu_2677_p3;
        end else if (~(icmp_ln318_reg_9409_pp0_iter2_reg == 1'd1)) begin
            empty_187_reg_1163 <= ap_phi_reg_pp0_iter3_empty_187_reg_1163;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            empty_191_reg_1173 <= pixBuf_171_fu_302;
        end else if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            empty_191_reg_1173 <= select_ln387_21_fu_2621_p3;
        end else if (~(icmp_ln318_reg_9409_pp0_iter2_reg == 1'd1)) begin
            empty_191_reg_1173 <= ap_phi_reg_pp0_iter3_empty_191_reg_1173;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            empty_193_reg_1183 <= bayerWindow_26_fu_402;
        end else if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            empty_193_reg_1183 <= select_ln387_23_fu_2634_p3;
        end else if (~(icmp_ln318_reg_9409_pp0_iter2_reg == 1'd1)) begin
            empty_193_reg_1183 <= ap_phi_reg_pp0_iter3_empty_193_reg_1183;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            empty_199_reg_1213 <= pixBuf_173_fu_310;
        end else if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            empty_199_reg_1213 <= select_ln387_9_fu_2545_p3;
        end else if (~(icmp_ln318_reg_9409_pp0_iter2_reg == 1'd1)) begin
            empty_199_reg_1213 <= ap_phi_reg_pp0_iter3_empty_199_reg_1213;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            empty_201_reg_1223 <= bayerWindow_20_fu_378;
        end else if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            empty_201_reg_1223 <= select_ln387_11_fu_2558_p3;
        end else if (~(icmp_ln318_reg_9409_pp0_iter2_reg == 1'd1)) begin
            empty_201_reg_1223 <= ap_phi_reg_pp0_iter3_empty_201_reg_1223;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            empty_205_reg_1233 <= bayerWindow_90_reg_9509;
        end else if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            empty_205_reg_1233 <= select_ln387_3_fu_2508_p3;
        end else if (~(icmp_ln318_reg_9409_pp0_iter2_reg == 1'd1)) begin
            empty_205_reg_1233 <= ap_phi_reg_pp0_iter3_empty_205_reg_1233;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            empty_207_reg_1243 <= bayerWindow_11_fu_366;
        end else if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            empty_207_reg_1243 <= select_ln387_5_fu_2520_p3;
        end else if (~(icmp_ln318_reg_9409_pp0_iter2_reg == 1'd1)) begin
            empty_207_reg_1243 <= ap_phi_reg_pp0_iter3_empty_207_reg_1243;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_fu_318 <= p_lcssa5490;
        end else if (((icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            empty_fu_318 <= ap_phi_mux_empty_207_phi_fu_1246_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            g_6_reg_1203 <= bayerWindow_23_fu_390;
        end else if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            g_6_reg_1203 <= select_ln387_17_fu_2596_p3;
        end else if (~(icmp_ln318_reg_9409_pp0_iter2_reg == 1'd1)) begin
            g_6_reg_1203 <= ap_phi_reg_pp0_iter3_g_6_reg_1203;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            g_9_reg_1193 <= pixBuf_172_fu_306;
        end else if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0))) begin
            g_9_reg_1193 <= select_ln387_15_fu_2583_p3;
        end else if (~(icmp_ln318_reg_9409_pp0_iter2_reg == 1'd1)) begin
            g_9_reg_1193 <= ap_phi_reg_pp0_iter3_g_9_reg_1193;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixBuf_171_fu_302 <= bayerWindow_83;
        end else if ((1'b1 == ap_condition_8856)) begin
            pixBuf_171_fu_302 <= bayerWindow_85_reg_9546;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixBuf_172_fu_306 <= bayerWindow_82;
        end else if ((1'b1 == ap_condition_8856)) begin
            pixBuf_172_fu_306 <= bayerWindow_67_reg_9577;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixBuf_173_fu_310 <= bayerWindow_81;
        end else if ((1'b1 == ap_condition_8856)) begin
            pixBuf_173_fu_310 <= bayerWindow_57_reg_9607;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixBuf_174_fu_314 <= bayerWindow_80;
        end else if ((1'b1 == ap_condition_8859)) begin
            pixBuf_174_fu_314 <= {{linebuf_yuv_3_q1[39:30]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixBuf_fu_298 <= bayerWindow_84;
        end else if ((1'b1 == ap_condition_8856)) begin
            pixBuf_fu_298 <= ap_phi_reg_pp0_iter3_pixBuf_194_reg_969;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln318_fu_2137_p2 == 1'd0))) begin
            x_fu_290 <= x_9_fu_2181_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            x_fu_290 <= 17'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln318_fu_2137_p2 == 1'd0))) begin
            z_fu_294 <= add_ln323_fu_2143_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            z_fu_294 <= 15'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        K_10_reg_9949 <= K_10_fu_3252_p2;
        K_11_reg_9954 <= K_11_fu_3276_p2;
        K_12_reg_9979 <= K_12_fu_3340_p2;
        K_13_reg_9984 <= K_13_fu_3376_p2;
        K_14_reg_9989 <= K_14_fu_3408_p2;
        K_16_reg_9999 <= K_16_fu_3446_p2;
        K_17_reg_10004 <= K_17_fu_3482_p2;
        K_18_reg_10009 <= K_18_fu_3506_p2;
        K_19_reg_10014 <= K_19_fu_3542_p2;
        K_1_reg_9904 <= K_1_fu_3000_p2;
        K_20_reg_10019 <= K_20_fu_3574_p2;
        K_22_reg_10029 <= K_22_fu_3612_p2;
        K_23_reg_10034 <= K_23_fu_3640_p2;
        K_24_reg_10059 <= K_24_fu_3704_p2;
        K_25_reg_10064 <= K_25_fu_3732_p2;
        K_26_reg_10069 <= K_26_fu_3764_p2;
        K_27_reg_10074 <= K_27_fu_3788_p2;
        K_28_reg_10079 <= K_28_fu_3816_p2;
        K_29_reg_10084 <= K_29_fu_3848_p2;
        K_2_reg_9909 <= K_2_fu_3032_p2;
        K_30_reg_10089 <= K_30_fu_3872_p2;
        K_31_reg_10094 <= K_31_fu_3900_p2;
        K_32_reg_10099 <= K_32_fu_3932_p2;
        K_33_reg_10104 <= K_33_fu_3956_p2;
        K_34_reg_10109 <= K_34_fu_3984_p2;
        K_35_reg_10114 <= K_35_fu_4008_p2;
        K_36_reg_10139 <= K_36_fu_4072_p2;
        K_37_reg_10144 <= K_37_fu_4108_p2;
        K_38_reg_10149 <= K_38_fu_4140_p2;
        K_3_reg_9914 <= K_3_fu_3056_p2;
        K_40_reg_10159 <= K_40_fu_4178_p2;
        K_41_reg_10164 <= K_41_fu_4214_p2;
        K_42_reg_10169 <= K_42_fu_4238_p2;
        K_43_reg_10174 <= K_43_fu_4266_p2;
        K_44_reg_10179 <= K_44_fu_4298_p2;
        K_45_reg_10184 <= K_45_fu_4322_p2;
        K_46_reg_10189 <= K_46_fu_4350_p2;
        K_47_reg_10194 <= K_47_fu_4374_p2;
        K_4_reg_9919 <= K_4_fu_3084_p2;
        K_5_reg_9924 <= K_5_fu_3116_p2;
        K_6_reg_9929 <= K_6_fu_3140_p2;
        K_7_reg_9934 <= K_7_fu_3168_p2;
        K_8_reg_9939 <= K_8_fu_3200_p2;
        K_9_reg_9944 <= K_9_fu_3224_p2;
        K_reg_9899 <= K_fu_2972_p2;
        SD_1_reg_10352 <= {{add_ln484_fu_4654_p2[12:1]}};
        SD_1_reg_10352_pp0_iter6_reg <= SD_1_reg_10352;
        SD_1_reg_10352_pp0_iter7_reg <= SD_1_reg_10352_pp0_iter6_reg;
        SD_1_reg_10352_pp0_iter8_reg <= SD_1_reg_10352_pp0_iter7_reg;
        SD_1_reg_10352_pp0_iter9_reg <= SD_1_reg_10352_pp0_iter8_reg;
        SD_2_reg_10485 <= {{add_ln483_1_fu_4932_p2[12:1]}};
        SD_2_reg_10485_pp0_iter6_reg <= SD_2_reg_10485;
        SD_2_reg_10485_pp0_iter7_reg <= SD_2_reg_10485_pp0_iter6_reg;
        SD_2_reg_10485_pp0_iter8_reg <= SD_2_reg_10485_pp0_iter7_reg;
        SD_2_reg_10485_pp0_iter9_reg <= SD_2_reg_10485_pp0_iter8_reg;
        SD_3_reg_10490 <= {{add_ln484_1_fu_4964_p2[12:1]}};
        SD_3_reg_10490_pp0_iter6_reg <= SD_3_reg_10490;
        SD_3_reg_10490_pp0_iter7_reg <= SD_3_reg_10490_pp0_iter6_reg;
        SD_3_reg_10490_pp0_iter8_reg <= SD_3_reg_10490_pp0_iter7_reg;
        SD_3_reg_10490_pp0_iter9_reg <= SD_3_reg_10490_pp0_iter8_reg;
        SD_4_reg_10623 <= {{add_ln483_2_fu_5198_p2[12:1]}};
        SD_4_reg_10623_pp0_iter6_reg <= SD_4_reg_10623;
        SD_4_reg_10623_pp0_iter7_reg <= SD_4_reg_10623_pp0_iter6_reg;
        SD_4_reg_10623_pp0_iter8_reg <= SD_4_reg_10623_pp0_iter7_reg;
        SD_4_reg_10623_pp0_iter9_reg <= SD_4_reg_10623_pp0_iter8_reg;
        SD_5_reg_10628 <= {{add_ln484_2_fu_5230_p2[12:1]}};
        SD_5_reg_10628_pp0_iter6_reg <= SD_5_reg_10628;
        SD_5_reg_10628_pp0_iter7_reg <= SD_5_reg_10628_pp0_iter6_reg;
        SD_5_reg_10628_pp0_iter8_reg <= SD_5_reg_10628_pp0_iter7_reg;
        SD_5_reg_10628_pp0_iter9_reg <= SD_5_reg_10628_pp0_iter8_reg;
        SD_6_reg_10761 <= {{add_ln483_3_fu_5486_p2[12:1]}};
        SD_6_reg_10761_pp0_iter6_reg <= SD_6_reg_10761;
        SD_6_reg_10761_pp0_iter7_reg <= SD_6_reg_10761_pp0_iter6_reg;
        SD_6_reg_10761_pp0_iter8_reg <= SD_6_reg_10761_pp0_iter7_reg;
        SD_6_reg_10761_pp0_iter9_reg <= SD_6_reg_10761_pp0_iter8_reg;
        SD_7_reg_10766 <= {{add_ln484_3_fu_5518_p2[12:1]}};
        SD_7_reg_10766_pp0_iter6_reg <= SD_7_reg_10766;
        SD_7_reg_10766_pp0_iter7_reg <= SD_7_reg_10766_pp0_iter6_reg;
        SD_7_reg_10766_pp0_iter8_reg <= SD_7_reg_10766_pp0_iter7_reg;
        SD_7_reg_10766_pp0_iter9_reg <= SD_7_reg_10766_pp0_iter8_reg;
        SD_reg_10347 <= {{add_ln483_fu_4622_p2[12:1]}};
        SD_reg_10347_pp0_iter6_reg <= SD_reg_10347;
        SD_reg_10347_pp0_iter7_reg <= SD_reg_10347_pp0_iter6_reg;
        SD_reg_10347_pp0_iter8_reg <= SD_reg_10347_pp0_iter7_reg;
        SD_reg_10347_pp0_iter9_reg <= SD_reg_10347_pp0_iter8_reg;
        add_ln453_1_reg_10154 <= add_ln453_1_fu_4146_p2;
        add_ln453_reg_9994 <= add_ln453_fu_3414_p2;
        add_ln459_reg_10024 <= add_ln459_fu_3580_p2;
        add_ln476_3_reg_11239 <= add_ln476_3_fu_6468_p2;
        add_ln476_6_reg_11259 <= add_ln476_6_fu_6516_p2;
        add_ln476_9_reg_11279 <= add_ln476_9_fu_6564_p2;
        add_ln476_reg_11219 <= add_ln476_fu_6420_p2;
        add_ln477_3_reg_11244 <= add_ln477_3_fu_6480_p2;
        add_ln477_6_reg_11264 <= add_ln477_6_fu_6528_p2;
        add_ln477_9_reg_11284 <= add_ln477_9_fu_6576_p2;
        add_ln477_reg_11224 <= add_ln477_fu_6432_p2;
        add_ln478_3_reg_11249 <= add_ln478_3_fu_6492_p2;
        add_ln478_6_reg_11269 <= add_ln478_6_fu_6540_p2;
        add_ln478_9_reg_11289 <= add_ln478_9_fu_6588_p2;
        add_ln478_reg_11229 <= add_ln478_fu_6444_p2;
        add_ln479_3_reg_11254 <= add_ln479_3_fu_6504_p2;
        add_ln479_6_reg_11274 <= add_ln479_6_fu_6552_p2;
        add_ln479_9_reg_11294 <= add_ln479_9_fu_6600_p2;
        add_ln479_reg_11234 <= add_ln479_fu_6456_p2;
        add_ln495_3_reg_11640 <= add_ln495_3_fu_7656_p2;
        add_ln495_6_reg_11645 <= add_ln495_6_fu_7668_p2;
        add_ln495_9_reg_11650 <= add_ln495_9_fu_7680_p2;
        add_ln495_reg_11635 <= add_ln495_fu_7644_p2;
        add_ln504_10_reg_12141 <= add_ln504_10_fu_8288_p2;
        add_ln504_10_reg_12141_pp0_iter23_reg <= add_ln504_10_reg_12141;
        add_ln504_14_reg_12148 <= add_ln504_14_fu_8300_p2;
        add_ln504_14_reg_12148_pp0_iter23_reg <= add_ln504_14_reg_12148;
        add_ln504_2_reg_12127 <= add_ln504_2_fu_8264_p2;
        add_ln504_2_reg_12127_pp0_iter23_reg <= add_ln504_2_reg_12127;
        add_ln504_6_reg_12134 <= add_ln504_6_fu_8276_p2;
        add_ln504_6_reg_12134_pp0_iter23_reg <= add_ln504_6_reg_12134;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        ave_10_reg_10561 <= ave_10_fu_5072_p2;
        ave_10_reg_10561_pp0_iter10_reg <= ave_10_reg_10561_pp0_iter9_reg;
        ave_10_reg_10561_pp0_iter11_reg <= ave_10_reg_10561_pp0_iter10_reg;
        ave_10_reg_10561_pp0_iter12_reg <= ave_10_reg_10561_pp0_iter11_reg;
        ave_10_reg_10561_pp0_iter13_reg <= ave_10_reg_10561_pp0_iter12_reg;
        ave_10_reg_10561_pp0_iter14_reg <= ave_10_reg_10561_pp0_iter13_reg;
        ave_10_reg_10561_pp0_iter15_reg <= ave_10_reg_10561_pp0_iter14_reg;
        ave_10_reg_10561_pp0_iter16_reg <= ave_10_reg_10561_pp0_iter15_reg;
        ave_10_reg_10561_pp0_iter17_reg <= ave_10_reg_10561_pp0_iter16_reg;
        ave_10_reg_10561_pp0_iter18_reg <= ave_10_reg_10561_pp0_iter17_reg;
        ave_10_reg_10561_pp0_iter6_reg <= ave_10_reg_10561;
        ave_10_reg_10561_pp0_iter7_reg <= ave_10_reg_10561_pp0_iter6_reg;
        ave_10_reg_10561_pp0_iter8_reg <= ave_10_reg_10561_pp0_iter7_reg;
        ave_10_reg_10561_pp0_iter9_reg <= ave_10_reg_10561_pp0_iter8_reg;
        ave_11_reg_10577 <= ave_11_fu_5104_p2;
        ave_11_reg_10577_pp0_iter10_reg <= ave_11_reg_10577_pp0_iter9_reg;
        ave_11_reg_10577_pp0_iter11_reg <= ave_11_reg_10577_pp0_iter10_reg;
        ave_11_reg_10577_pp0_iter12_reg <= ave_11_reg_10577_pp0_iter11_reg;
        ave_11_reg_10577_pp0_iter13_reg <= ave_11_reg_10577_pp0_iter12_reg;
        ave_11_reg_10577_pp0_iter14_reg <= ave_11_reg_10577_pp0_iter13_reg;
        ave_11_reg_10577_pp0_iter15_reg <= ave_11_reg_10577_pp0_iter14_reg;
        ave_11_reg_10577_pp0_iter16_reg <= ave_11_reg_10577_pp0_iter15_reg;
        ave_11_reg_10577_pp0_iter17_reg <= ave_11_reg_10577_pp0_iter16_reg;
        ave_11_reg_10577_pp0_iter18_reg <= ave_11_reg_10577_pp0_iter17_reg;
        ave_11_reg_10577_pp0_iter6_reg <= ave_11_reg_10577;
        ave_11_reg_10577_pp0_iter7_reg <= ave_11_reg_10577_pp0_iter6_reg;
        ave_11_reg_10577_pp0_iter8_reg <= ave_11_reg_10577_pp0_iter7_reg;
        ave_11_reg_10577_pp0_iter9_reg <= ave_11_reg_10577_pp0_iter8_reg;
        ave_12_reg_10655 <= ave_12_fu_5299_p2;
        ave_12_reg_10655_pp0_iter10_reg <= ave_12_reg_10655_pp0_iter9_reg;
        ave_12_reg_10655_pp0_iter11_reg <= ave_12_reg_10655_pp0_iter10_reg;
        ave_12_reg_10655_pp0_iter12_reg <= ave_12_reg_10655_pp0_iter11_reg;
        ave_12_reg_10655_pp0_iter13_reg <= ave_12_reg_10655_pp0_iter12_reg;
        ave_12_reg_10655_pp0_iter14_reg <= ave_12_reg_10655_pp0_iter13_reg;
        ave_12_reg_10655_pp0_iter15_reg <= ave_12_reg_10655_pp0_iter14_reg;
        ave_12_reg_10655_pp0_iter16_reg <= ave_12_reg_10655_pp0_iter15_reg;
        ave_12_reg_10655_pp0_iter17_reg <= ave_12_reg_10655_pp0_iter16_reg;
        ave_12_reg_10655_pp0_iter18_reg <= ave_12_reg_10655_pp0_iter17_reg;
        ave_12_reg_10655_pp0_iter6_reg <= ave_12_reg_10655;
        ave_12_reg_10655_pp0_iter7_reg <= ave_12_reg_10655_pp0_iter6_reg;
        ave_12_reg_10655_pp0_iter8_reg <= ave_12_reg_10655_pp0_iter7_reg;
        ave_12_reg_10655_pp0_iter9_reg <= ave_12_reg_10655_pp0_iter8_reg;
        ave_13_reg_10683 <= ave_13_fu_5338_p2;
        ave_13_reg_10683_pp0_iter10_reg <= ave_13_reg_10683_pp0_iter9_reg;
        ave_13_reg_10683_pp0_iter11_reg <= ave_13_reg_10683_pp0_iter10_reg;
        ave_13_reg_10683_pp0_iter12_reg <= ave_13_reg_10683_pp0_iter11_reg;
        ave_13_reg_10683_pp0_iter13_reg <= ave_13_reg_10683_pp0_iter12_reg;
        ave_13_reg_10683_pp0_iter14_reg <= ave_13_reg_10683_pp0_iter13_reg;
        ave_13_reg_10683_pp0_iter15_reg <= ave_13_reg_10683_pp0_iter14_reg;
        ave_13_reg_10683_pp0_iter16_reg <= ave_13_reg_10683_pp0_iter15_reg;
        ave_13_reg_10683_pp0_iter17_reg <= ave_13_reg_10683_pp0_iter16_reg;
        ave_13_reg_10683_pp0_iter18_reg <= ave_13_reg_10683_pp0_iter17_reg;
        ave_13_reg_10683_pp0_iter6_reg <= ave_13_reg_10683;
        ave_13_reg_10683_pp0_iter7_reg <= ave_13_reg_10683_pp0_iter6_reg;
        ave_13_reg_10683_pp0_iter8_reg <= ave_13_reg_10683_pp0_iter7_reg;
        ave_13_reg_10683_pp0_iter9_reg <= ave_13_reg_10683_pp0_iter8_reg;
        ave_14_reg_10699 <= ave_14_fu_5360_p2;
        ave_14_reg_10699_pp0_iter10_reg <= ave_14_reg_10699_pp0_iter9_reg;
        ave_14_reg_10699_pp0_iter11_reg <= ave_14_reg_10699_pp0_iter10_reg;
        ave_14_reg_10699_pp0_iter12_reg <= ave_14_reg_10699_pp0_iter11_reg;
        ave_14_reg_10699_pp0_iter13_reg <= ave_14_reg_10699_pp0_iter12_reg;
        ave_14_reg_10699_pp0_iter14_reg <= ave_14_reg_10699_pp0_iter13_reg;
        ave_14_reg_10699_pp0_iter15_reg <= ave_14_reg_10699_pp0_iter14_reg;
        ave_14_reg_10699_pp0_iter16_reg <= ave_14_reg_10699_pp0_iter15_reg;
        ave_14_reg_10699_pp0_iter17_reg <= ave_14_reg_10699_pp0_iter16_reg;
        ave_14_reg_10699_pp0_iter18_reg <= ave_14_reg_10699_pp0_iter17_reg;
        ave_14_reg_10699_pp0_iter6_reg <= ave_14_reg_10699;
        ave_14_reg_10699_pp0_iter7_reg <= ave_14_reg_10699_pp0_iter6_reg;
        ave_14_reg_10699_pp0_iter8_reg <= ave_14_reg_10699_pp0_iter7_reg;
        ave_14_reg_10699_pp0_iter9_reg <= ave_14_reg_10699_pp0_iter8_reg;
        ave_15_reg_10715 <= ave_15_fu_5392_p2;
        ave_15_reg_10715_pp0_iter10_reg <= ave_15_reg_10715_pp0_iter9_reg;
        ave_15_reg_10715_pp0_iter11_reg <= ave_15_reg_10715_pp0_iter10_reg;
        ave_15_reg_10715_pp0_iter12_reg <= ave_15_reg_10715_pp0_iter11_reg;
        ave_15_reg_10715_pp0_iter13_reg <= ave_15_reg_10715_pp0_iter12_reg;
        ave_15_reg_10715_pp0_iter14_reg <= ave_15_reg_10715_pp0_iter13_reg;
        ave_15_reg_10715_pp0_iter15_reg <= ave_15_reg_10715_pp0_iter14_reg;
        ave_15_reg_10715_pp0_iter16_reg <= ave_15_reg_10715_pp0_iter15_reg;
        ave_15_reg_10715_pp0_iter17_reg <= ave_15_reg_10715_pp0_iter16_reg;
        ave_15_reg_10715_pp0_iter18_reg <= ave_15_reg_10715_pp0_iter17_reg;
        ave_15_reg_10715_pp0_iter6_reg <= ave_15_reg_10715;
        ave_15_reg_10715_pp0_iter7_reg <= ave_15_reg_10715_pp0_iter6_reg;
        ave_15_reg_10715_pp0_iter8_reg <= ave_15_reg_10715_pp0_iter7_reg;
        ave_15_reg_10715_pp0_iter9_reg <= ave_15_reg_10715_pp0_iter8_reg;
        ave_1_reg_10269 <= ave_1_fu_4474_p2;
        ave_1_reg_10269_pp0_iter10_reg <= ave_1_reg_10269_pp0_iter9_reg;
        ave_1_reg_10269_pp0_iter11_reg <= ave_1_reg_10269_pp0_iter10_reg;
        ave_1_reg_10269_pp0_iter12_reg <= ave_1_reg_10269_pp0_iter11_reg;
        ave_1_reg_10269_pp0_iter13_reg <= ave_1_reg_10269_pp0_iter12_reg;
        ave_1_reg_10269_pp0_iter14_reg <= ave_1_reg_10269_pp0_iter13_reg;
        ave_1_reg_10269_pp0_iter15_reg <= ave_1_reg_10269_pp0_iter14_reg;
        ave_1_reg_10269_pp0_iter16_reg <= ave_1_reg_10269_pp0_iter15_reg;
        ave_1_reg_10269_pp0_iter17_reg <= ave_1_reg_10269_pp0_iter16_reg;
        ave_1_reg_10269_pp0_iter18_reg <= ave_1_reg_10269_pp0_iter17_reg;
        ave_1_reg_10269_pp0_iter6_reg <= ave_1_reg_10269;
        ave_1_reg_10269_pp0_iter7_reg <= ave_1_reg_10269_pp0_iter6_reg;
        ave_1_reg_10269_pp0_iter8_reg <= ave_1_reg_10269_pp0_iter7_reg;
        ave_1_reg_10269_pp0_iter9_reg <= ave_1_reg_10269_pp0_iter8_reg;
        ave_2_reg_10285 <= ave_2_fu_4496_p2;
        ave_2_reg_10285_pp0_iter10_reg <= ave_2_reg_10285_pp0_iter9_reg;
        ave_2_reg_10285_pp0_iter11_reg <= ave_2_reg_10285_pp0_iter10_reg;
        ave_2_reg_10285_pp0_iter12_reg <= ave_2_reg_10285_pp0_iter11_reg;
        ave_2_reg_10285_pp0_iter13_reg <= ave_2_reg_10285_pp0_iter12_reg;
        ave_2_reg_10285_pp0_iter14_reg <= ave_2_reg_10285_pp0_iter13_reg;
        ave_2_reg_10285_pp0_iter15_reg <= ave_2_reg_10285_pp0_iter14_reg;
        ave_2_reg_10285_pp0_iter16_reg <= ave_2_reg_10285_pp0_iter15_reg;
        ave_2_reg_10285_pp0_iter17_reg <= ave_2_reg_10285_pp0_iter16_reg;
        ave_2_reg_10285_pp0_iter18_reg <= ave_2_reg_10285_pp0_iter17_reg;
        ave_2_reg_10285_pp0_iter6_reg <= ave_2_reg_10285;
        ave_2_reg_10285_pp0_iter7_reg <= ave_2_reg_10285_pp0_iter6_reg;
        ave_2_reg_10285_pp0_iter8_reg <= ave_2_reg_10285_pp0_iter7_reg;
        ave_2_reg_10285_pp0_iter9_reg <= ave_2_reg_10285_pp0_iter8_reg;
        ave_3_reg_10301 <= ave_3_fu_4528_p2;
        ave_3_reg_10301_pp0_iter10_reg <= ave_3_reg_10301_pp0_iter9_reg;
        ave_3_reg_10301_pp0_iter11_reg <= ave_3_reg_10301_pp0_iter10_reg;
        ave_3_reg_10301_pp0_iter12_reg <= ave_3_reg_10301_pp0_iter11_reg;
        ave_3_reg_10301_pp0_iter13_reg <= ave_3_reg_10301_pp0_iter12_reg;
        ave_3_reg_10301_pp0_iter14_reg <= ave_3_reg_10301_pp0_iter13_reg;
        ave_3_reg_10301_pp0_iter15_reg <= ave_3_reg_10301_pp0_iter14_reg;
        ave_3_reg_10301_pp0_iter16_reg <= ave_3_reg_10301_pp0_iter15_reg;
        ave_3_reg_10301_pp0_iter17_reg <= ave_3_reg_10301_pp0_iter16_reg;
        ave_3_reg_10301_pp0_iter18_reg <= ave_3_reg_10301_pp0_iter17_reg;
        ave_3_reg_10301_pp0_iter6_reg <= ave_3_reg_10301;
        ave_3_reg_10301_pp0_iter7_reg <= ave_3_reg_10301_pp0_iter6_reg;
        ave_3_reg_10301_pp0_iter8_reg <= ave_3_reg_10301_pp0_iter7_reg;
        ave_3_reg_10301_pp0_iter9_reg <= ave_3_reg_10301_pp0_iter8_reg;
        ave_4_reg_10379 <= ave_4_fu_4744_p2;
        ave_4_reg_10379_pp0_iter10_reg <= ave_4_reg_10379_pp0_iter9_reg;
        ave_4_reg_10379_pp0_iter11_reg <= ave_4_reg_10379_pp0_iter10_reg;
        ave_4_reg_10379_pp0_iter12_reg <= ave_4_reg_10379_pp0_iter11_reg;
        ave_4_reg_10379_pp0_iter13_reg <= ave_4_reg_10379_pp0_iter12_reg;
        ave_4_reg_10379_pp0_iter14_reg <= ave_4_reg_10379_pp0_iter13_reg;
        ave_4_reg_10379_pp0_iter15_reg <= ave_4_reg_10379_pp0_iter14_reg;
        ave_4_reg_10379_pp0_iter16_reg <= ave_4_reg_10379_pp0_iter15_reg;
        ave_4_reg_10379_pp0_iter17_reg <= ave_4_reg_10379_pp0_iter16_reg;
        ave_4_reg_10379_pp0_iter18_reg <= ave_4_reg_10379_pp0_iter17_reg;
        ave_4_reg_10379_pp0_iter6_reg <= ave_4_reg_10379;
        ave_4_reg_10379_pp0_iter7_reg <= ave_4_reg_10379_pp0_iter6_reg;
        ave_4_reg_10379_pp0_iter8_reg <= ave_4_reg_10379_pp0_iter7_reg;
        ave_4_reg_10379_pp0_iter9_reg <= ave_4_reg_10379_pp0_iter8_reg;
        ave_5_reg_10407 <= ave_5_fu_4784_p2;
        ave_5_reg_10407_pp0_iter10_reg <= ave_5_reg_10407_pp0_iter9_reg;
        ave_5_reg_10407_pp0_iter11_reg <= ave_5_reg_10407_pp0_iter10_reg;
        ave_5_reg_10407_pp0_iter12_reg <= ave_5_reg_10407_pp0_iter11_reg;
        ave_5_reg_10407_pp0_iter13_reg <= ave_5_reg_10407_pp0_iter12_reg;
        ave_5_reg_10407_pp0_iter14_reg <= ave_5_reg_10407_pp0_iter13_reg;
        ave_5_reg_10407_pp0_iter15_reg <= ave_5_reg_10407_pp0_iter14_reg;
        ave_5_reg_10407_pp0_iter16_reg <= ave_5_reg_10407_pp0_iter15_reg;
        ave_5_reg_10407_pp0_iter17_reg <= ave_5_reg_10407_pp0_iter16_reg;
        ave_5_reg_10407_pp0_iter18_reg <= ave_5_reg_10407_pp0_iter17_reg;
        ave_5_reg_10407_pp0_iter6_reg <= ave_5_reg_10407;
        ave_5_reg_10407_pp0_iter7_reg <= ave_5_reg_10407_pp0_iter6_reg;
        ave_5_reg_10407_pp0_iter8_reg <= ave_5_reg_10407_pp0_iter7_reg;
        ave_5_reg_10407_pp0_iter9_reg <= ave_5_reg_10407_pp0_iter8_reg;
        ave_6_reg_10423 <= ave_6_fu_4806_p2;
        ave_6_reg_10423_pp0_iter10_reg <= ave_6_reg_10423_pp0_iter9_reg;
        ave_6_reg_10423_pp0_iter11_reg <= ave_6_reg_10423_pp0_iter10_reg;
        ave_6_reg_10423_pp0_iter12_reg <= ave_6_reg_10423_pp0_iter11_reg;
        ave_6_reg_10423_pp0_iter13_reg <= ave_6_reg_10423_pp0_iter12_reg;
        ave_6_reg_10423_pp0_iter14_reg <= ave_6_reg_10423_pp0_iter13_reg;
        ave_6_reg_10423_pp0_iter15_reg <= ave_6_reg_10423_pp0_iter14_reg;
        ave_6_reg_10423_pp0_iter16_reg <= ave_6_reg_10423_pp0_iter15_reg;
        ave_6_reg_10423_pp0_iter17_reg <= ave_6_reg_10423_pp0_iter16_reg;
        ave_6_reg_10423_pp0_iter18_reg <= ave_6_reg_10423_pp0_iter17_reg;
        ave_6_reg_10423_pp0_iter6_reg <= ave_6_reg_10423;
        ave_6_reg_10423_pp0_iter7_reg <= ave_6_reg_10423_pp0_iter6_reg;
        ave_6_reg_10423_pp0_iter8_reg <= ave_6_reg_10423_pp0_iter7_reg;
        ave_6_reg_10423_pp0_iter9_reg <= ave_6_reg_10423_pp0_iter8_reg;
        ave_7_reg_10439 <= ave_7_fu_4838_p2;
        ave_7_reg_10439_pp0_iter10_reg <= ave_7_reg_10439_pp0_iter9_reg;
        ave_7_reg_10439_pp0_iter11_reg <= ave_7_reg_10439_pp0_iter10_reg;
        ave_7_reg_10439_pp0_iter12_reg <= ave_7_reg_10439_pp0_iter11_reg;
        ave_7_reg_10439_pp0_iter13_reg <= ave_7_reg_10439_pp0_iter12_reg;
        ave_7_reg_10439_pp0_iter14_reg <= ave_7_reg_10439_pp0_iter13_reg;
        ave_7_reg_10439_pp0_iter15_reg <= ave_7_reg_10439_pp0_iter14_reg;
        ave_7_reg_10439_pp0_iter16_reg <= ave_7_reg_10439_pp0_iter15_reg;
        ave_7_reg_10439_pp0_iter17_reg <= ave_7_reg_10439_pp0_iter16_reg;
        ave_7_reg_10439_pp0_iter18_reg <= ave_7_reg_10439_pp0_iter17_reg;
        ave_7_reg_10439_pp0_iter6_reg <= ave_7_reg_10439;
        ave_7_reg_10439_pp0_iter7_reg <= ave_7_reg_10439_pp0_iter6_reg;
        ave_7_reg_10439_pp0_iter8_reg <= ave_7_reg_10439_pp0_iter7_reg;
        ave_7_reg_10439_pp0_iter9_reg <= ave_7_reg_10439_pp0_iter8_reg;
        ave_8_reg_10517 <= ave_8_fu_5012_p2;
        ave_8_reg_10517_pp0_iter10_reg <= ave_8_reg_10517_pp0_iter9_reg;
        ave_8_reg_10517_pp0_iter11_reg <= ave_8_reg_10517_pp0_iter10_reg;
        ave_8_reg_10517_pp0_iter12_reg <= ave_8_reg_10517_pp0_iter11_reg;
        ave_8_reg_10517_pp0_iter13_reg <= ave_8_reg_10517_pp0_iter12_reg;
        ave_8_reg_10517_pp0_iter14_reg <= ave_8_reg_10517_pp0_iter13_reg;
        ave_8_reg_10517_pp0_iter15_reg <= ave_8_reg_10517_pp0_iter14_reg;
        ave_8_reg_10517_pp0_iter16_reg <= ave_8_reg_10517_pp0_iter15_reg;
        ave_8_reg_10517_pp0_iter17_reg <= ave_8_reg_10517_pp0_iter16_reg;
        ave_8_reg_10517_pp0_iter18_reg <= ave_8_reg_10517_pp0_iter17_reg;
        ave_8_reg_10517_pp0_iter6_reg <= ave_8_reg_10517;
        ave_8_reg_10517_pp0_iter7_reg <= ave_8_reg_10517_pp0_iter6_reg;
        ave_8_reg_10517_pp0_iter8_reg <= ave_8_reg_10517_pp0_iter7_reg;
        ave_8_reg_10517_pp0_iter9_reg <= ave_8_reg_10517_pp0_iter8_reg;
        ave_9_reg_10545 <= ave_9_fu_5050_p2;
        ave_9_reg_10545_pp0_iter10_reg <= ave_9_reg_10545_pp0_iter9_reg;
        ave_9_reg_10545_pp0_iter11_reg <= ave_9_reg_10545_pp0_iter10_reg;
        ave_9_reg_10545_pp0_iter12_reg <= ave_9_reg_10545_pp0_iter11_reg;
        ave_9_reg_10545_pp0_iter13_reg <= ave_9_reg_10545_pp0_iter12_reg;
        ave_9_reg_10545_pp0_iter14_reg <= ave_9_reg_10545_pp0_iter13_reg;
        ave_9_reg_10545_pp0_iter15_reg <= ave_9_reg_10545_pp0_iter14_reg;
        ave_9_reg_10545_pp0_iter16_reg <= ave_9_reg_10545_pp0_iter15_reg;
        ave_9_reg_10545_pp0_iter17_reg <= ave_9_reg_10545_pp0_iter16_reg;
        ave_9_reg_10545_pp0_iter18_reg <= ave_9_reg_10545_pp0_iter17_reg;
        ave_9_reg_10545_pp0_iter6_reg <= ave_9_reg_10545;
        ave_9_reg_10545_pp0_iter7_reg <= ave_9_reg_10545_pp0_iter6_reg;
        ave_9_reg_10545_pp0_iter8_reg <= ave_9_reg_10545_pp0_iter7_reg;
        ave_9_reg_10545_pp0_iter9_reg <= ave_9_reg_10545_pp0_iter8_reg;
        ave_reg_10241 <= ave_fu_4436_p2;
        ave_reg_10241_pp0_iter10_reg <= ave_reg_10241_pp0_iter9_reg;
        ave_reg_10241_pp0_iter11_reg <= ave_reg_10241_pp0_iter10_reg;
        ave_reg_10241_pp0_iter12_reg <= ave_reg_10241_pp0_iter11_reg;
        ave_reg_10241_pp0_iter13_reg <= ave_reg_10241_pp0_iter12_reg;
        ave_reg_10241_pp0_iter14_reg <= ave_reg_10241_pp0_iter13_reg;
        ave_reg_10241_pp0_iter15_reg <= ave_reg_10241_pp0_iter14_reg;
        ave_reg_10241_pp0_iter16_reg <= ave_reg_10241_pp0_iter15_reg;
        ave_reg_10241_pp0_iter17_reg <= ave_reg_10241_pp0_iter16_reg;
        ave_reg_10241_pp0_iter18_reg <= ave_reg_10241_pp0_iter17_reg;
        ave_reg_10241_pp0_iter6_reg <= ave_reg_10241;
        ave_reg_10241_pp0_iter7_reg <= ave_reg_10241_pp0_iter6_reg;
        ave_reg_10241_pp0_iter8_reg <= ave_reg_10241_pp0_iter7_reg;
        ave_reg_10241_pp0_iter9_reg <= ave_reg_10241_pp0_iter8_reg;
        bayerWindow_30_reg_9714_pp0_iter10_reg <= bayerWindow_30_reg_9714_pp0_iter9_reg;
        bayerWindow_30_reg_9714_pp0_iter11_reg <= bayerWindow_30_reg_9714_pp0_iter10_reg;
        bayerWindow_30_reg_9714_pp0_iter12_reg <= bayerWindow_30_reg_9714_pp0_iter11_reg;
        bayerWindow_30_reg_9714_pp0_iter13_reg <= bayerWindow_30_reg_9714_pp0_iter12_reg;
        bayerWindow_30_reg_9714_pp0_iter14_reg <= bayerWindow_30_reg_9714_pp0_iter13_reg;
        bayerWindow_30_reg_9714_pp0_iter15_reg <= bayerWindow_30_reg_9714_pp0_iter14_reg;
        bayerWindow_30_reg_9714_pp0_iter16_reg <= bayerWindow_30_reg_9714_pp0_iter15_reg;
        bayerWindow_30_reg_9714_pp0_iter17_reg <= bayerWindow_30_reg_9714_pp0_iter16_reg;
        bayerWindow_30_reg_9714_pp0_iter18_reg <= bayerWindow_30_reg_9714_pp0_iter17_reg;
        bayerWindow_30_reg_9714_pp0_iter19_reg <= bayerWindow_30_reg_9714_pp0_iter18_reg;
        bayerWindow_30_reg_9714_pp0_iter20_reg <= bayerWindow_30_reg_9714_pp0_iter19_reg;
        bayerWindow_30_reg_9714_pp0_iter21_reg <= bayerWindow_30_reg_9714_pp0_iter20_reg;
        bayerWindow_30_reg_9714_pp0_iter22_reg <= bayerWindow_30_reg_9714_pp0_iter21_reg;
        bayerWindow_30_reg_9714_pp0_iter23_reg <= bayerWindow_30_reg_9714_pp0_iter22_reg;
        bayerWindow_30_reg_9714_pp0_iter24_reg <= bayerWindow_30_reg_9714_pp0_iter23_reg;
        bayerWindow_30_reg_9714_pp0_iter4_reg <= bayerWindow_30_reg_9714;
        bayerWindow_30_reg_9714_pp0_iter5_reg <= bayerWindow_30_reg_9714_pp0_iter4_reg;
        bayerWindow_30_reg_9714_pp0_iter6_reg <= bayerWindow_30_reg_9714_pp0_iter5_reg;
        bayerWindow_30_reg_9714_pp0_iter7_reg <= bayerWindow_30_reg_9714_pp0_iter6_reg;
        bayerWindow_30_reg_9714_pp0_iter8_reg <= bayerWindow_30_reg_9714_pp0_iter7_reg;
        bayerWindow_30_reg_9714_pp0_iter9_reg <= bayerWindow_30_reg_9714_pp0_iter8_reg;
        bayerWindow_31_reg_9720_pp0_iter10_reg <= bayerWindow_31_reg_9720_pp0_iter9_reg;
        bayerWindow_31_reg_9720_pp0_iter11_reg <= bayerWindow_31_reg_9720_pp0_iter10_reg;
        bayerWindow_31_reg_9720_pp0_iter12_reg <= bayerWindow_31_reg_9720_pp0_iter11_reg;
        bayerWindow_31_reg_9720_pp0_iter13_reg <= bayerWindow_31_reg_9720_pp0_iter12_reg;
        bayerWindow_31_reg_9720_pp0_iter14_reg <= bayerWindow_31_reg_9720_pp0_iter13_reg;
        bayerWindow_31_reg_9720_pp0_iter15_reg <= bayerWindow_31_reg_9720_pp0_iter14_reg;
        bayerWindow_31_reg_9720_pp0_iter16_reg <= bayerWindow_31_reg_9720_pp0_iter15_reg;
        bayerWindow_31_reg_9720_pp0_iter17_reg <= bayerWindow_31_reg_9720_pp0_iter16_reg;
        bayerWindow_31_reg_9720_pp0_iter18_reg <= bayerWindow_31_reg_9720_pp0_iter17_reg;
        bayerWindow_31_reg_9720_pp0_iter19_reg <= bayerWindow_31_reg_9720_pp0_iter18_reg;
        bayerWindow_31_reg_9720_pp0_iter20_reg <= bayerWindow_31_reg_9720_pp0_iter19_reg;
        bayerWindow_31_reg_9720_pp0_iter21_reg <= bayerWindow_31_reg_9720_pp0_iter20_reg;
        bayerWindow_31_reg_9720_pp0_iter22_reg <= bayerWindow_31_reg_9720_pp0_iter21_reg;
        bayerWindow_31_reg_9720_pp0_iter23_reg <= bayerWindow_31_reg_9720_pp0_iter22_reg;
        bayerWindow_31_reg_9720_pp0_iter24_reg <= bayerWindow_31_reg_9720_pp0_iter23_reg;
        bayerWindow_31_reg_9720_pp0_iter4_reg <= bayerWindow_31_reg_9720;
        bayerWindow_31_reg_9720_pp0_iter5_reg <= bayerWindow_31_reg_9720_pp0_iter4_reg;
        bayerWindow_31_reg_9720_pp0_iter6_reg <= bayerWindow_31_reg_9720_pp0_iter5_reg;
        bayerWindow_31_reg_9720_pp0_iter7_reg <= bayerWindow_31_reg_9720_pp0_iter6_reg;
        bayerWindow_31_reg_9720_pp0_iter8_reg <= bayerWindow_31_reg_9720_pp0_iter7_reg;
        bayerWindow_31_reg_9720_pp0_iter9_reg <= bayerWindow_31_reg_9720_pp0_iter8_reg;
        bayerWindow_32_reg_9726_pp0_iter10_reg <= bayerWindow_32_reg_9726_pp0_iter9_reg;
        bayerWindow_32_reg_9726_pp0_iter11_reg <= bayerWindow_32_reg_9726_pp0_iter10_reg;
        bayerWindow_32_reg_9726_pp0_iter12_reg <= bayerWindow_32_reg_9726_pp0_iter11_reg;
        bayerWindow_32_reg_9726_pp0_iter13_reg <= bayerWindow_32_reg_9726_pp0_iter12_reg;
        bayerWindow_32_reg_9726_pp0_iter14_reg <= bayerWindow_32_reg_9726_pp0_iter13_reg;
        bayerWindow_32_reg_9726_pp0_iter15_reg <= bayerWindow_32_reg_9726_pp0_iter14_reg;
        bayerWindow_32_reg_9726_pp0_iter16_reg <= bayerWindow_32_reg_9726_pp0_iter15_reg;
        bayerWindow_32_reg_9726_pp0_iter17_reg <= bayerWindow_32_reg_9726_pp0_iter16_reg;
        bayerWindow_32_reg_9726_pp0_iter18_reg <= bayerWindow_32_reg_9726_pp0_iter17_reg;
        bayerWindow_32_reg_9726_pp0_iter19_reg <= bayerWindow_32_reg_9726_pp0_iter18_reg;
        bayerWindow_32_reg_9726_pp0_iter20_reg <= bayerWindow_32_reg_9726_pp0_iter19_reg;
        bayerWindow_32_reg_9726_pp0_iter21_reg <= bayerWindow_32_reg_9726_pp0_iter20_reg;
        bayerWindow_32_reg_9726_pp0_iter22_reg <= bayerWindow_32_reg_9726_pp0_iter21_reg;
        bayerWindow_32_reg_9726_pp0_iter23_reg <= bayerWindow_32_reg_9726_pp0_iter22_reg;
        bayerWindow_32_reg_9726_pp0_iter24_reg <= bayerWindow_32_reg_9726_pp0_iter23_reg;
        bayerWindow_32_reg_9726_pp0_iter4_reg <= bayerWindow_32_reg_9726;
        bayerWindow_32_reg_9726_pp0_iter5_reg <= bayerWindow_32_reg_9726_pp0_iter4_reg;
        bayerWindow_32_reg_9726_pp0_iter6_reg <= bayerWindow_32_reg_9726_pp0_iter5_reg;
        bayerWindow_32_reg_9726_pp0_iter7_reg <= bayerWindow_32_reg_9726_pp0_iter6_reg;
        bayerWindow_32_reg_9726_pp0_iter8_reg <= bayerWindow_32_reg_9726_pp0_iter7_reg;
        bayerWindow_32_reg_9726_pp0_iter9_reg <= bayerWindow_32_reg_9726_pp0_iter8_reg;
        bayerWindow_34_reg_9731_pp0_iter10_reg <= bayerWindow_34_reg_9731_pp0_iter9_reg;
        bayerWindow_34_reg_9731_pp0_iter11_reg <= bayerWindow_34_reg_9731_pp0_iter10_reg;
        bayerWindow_34_reg_9731_pp0_iter12_reg <= bayerWindow_34_reg_9731_pp0_iter11_reg;
        bayerWindow_34_reg_9731_pp0_iter13_reg <= bayerWindow_34_reg_9731_pp0_iter12_reg;
        bayerWindow_34_reg_9731_pp0_iter14_reg <= bayerWindow_34_reg_9731_pp0_iter13_reg;
        bayerWindow_34_reg_9731_pp0_iter15_reg <= bayerWindow_34_reg_9731_pp0_iter14_reg;
        bayerWindow_34_reg_9731_pp0_iter16_reg <= bayerWindow_34_reg_9731_pp0_iter15_reg;
        bayerWindow_34_reg_9731_pp0_iter17_reg <= bayerWindow_34_reg_9731_pp0_iter16_reg;
        bayerWindow_34_reg_9731_pp0_iter18_reg <= bayerWindow_34_reg_9731_pp0_iter17_reg;
        bayerWindow_34_reg_9731_pp0_iter19_reg <= bayerWindow_34_reg_9731_pp0_iter18_reg;
        bayerWindow_34_reg_9731_pp0_iter20_reg <= bayerWindow_34_reg_9731_pp0_iter19_reg;
        bayerWindow_34_reg_9731_pp0_iter21_reg <= bayerWindow_34_reg_9731_pp0_iter20_reg;
        bayerWindow_34_reg_9731_pp0_iter22_reg <= bayerWindow_34_reg_9731_pp0_iter21_reg;
        bayerWindow_34_reg_9731_pp0_iter23_reg <= bayerWindow_34_reg_9731_pp0_iter22_reg;
        bayerWindow_34_reg_9731_pp0_iter24_reg <= bayerWindow_34_reg_9731_pp0_iter23_reg;
        bayerWindow_34_reg_9731_pp0_iter4_reg <= bayerWindow_34_reg_9731;
        bayerWindow_34_reg_9731_pp0_iter5_reg <= bayerWindow_34_reg_9731_pp0_iter4_reg;
        bayerWindow_34_reg_9731_pp0_iter6_reg <= bayerWindow_34_reg_9731_pp0_iter5_reg;
        bayerWindow_34_reg_9731_pp0_iter7_reg <= bayerWindow_34_reg_9731_pp0_iter6_reg;
        bayerWindow_34_reg_9731_pp0_iter8_reg <= bayerWindow_34_reg_9731_pp0_iter7_reg;
        bayerWindow_34_reg_9731_pp0_iter9_reg <= bayerWindow_34_reg_9731_pp0_iter8_reg;
        bayerWindow_35_reg_9737_pp0_iter10_reg <= bayerWindow_35_reg_9737_pp0_iter9_reg;
        bayerWindow_35_reg_9737_pp0_iter11_reg <= bayerWindow_35_reg_9737_pp0_iter10_reg;
        bayerWindow_35_reg_9737_pp0_iter12_reg <= bayerWindow_35_reg_9737_pp0_iter11_reg;
        bayerWindow_35_reg_9737_pp0_iter13_reg <= bayerWindow_35_reg_9737_pp0_iter12_reg;
        bayerWindow_35_reg_9737_pp0_iter14_reg <= bayerWindow_35_reg_9737_pp0_iter13_reg;
        bayerWindow_35_reg_9737_pp0_iter15_reg <= bayerWindow_35_reg_9737_pp0_iter14_reg;
        bayerWindow_35_reg_9737_pp0_iter16_reg <= bayerWindow_35_reg_9737_pp0_iter15_reg;
        bayerWindow_35_reg_9737_pp0_iter17_reg <= bayerWindow_35_reg_9737_pp0_iter16_reg;
        bayerWindow_35_reg_9737_pp0_iter18_reg <= bayerWindow_35_reg_9737_pp0_iter17_reg;
        bayerWindow_35_reg_9737_pp0_iter19_reg <= bayerWindow_35_reg_9737_pp0_iter18_reg;
        bayerWindow_35_reg_9737_pp0_iter20_reg <= bayerWindow_35_reg_9737_pp0_iter19_reg;
        bayerWindow_35_reg_9737_pp0_iter21_reg <= bayerWindow_35_reg_9737_pp0_iter20_reg;
        bayerWindow_35_reg_9737_pp0_iter22_reg <= bayerWindow_35_reg_9737_pp0_iter21_reg;
        bayerWindow_35_reg_9737_pp0_iter23_reg <= bayerWindow_35_reg_9737_pp0_iter22_reg;
        bayerWindow_35_reg_9737_pp0_iter24_reg <= bayerWindow_35_reg_9737_pp0_iter23_reg;
        bayerWindow_35_reg_9737_pp0_iter4_reg <= bayerWindow_35_reg_9737;
        bayerWindow_35_reg_9737_pp0_iter5_reg <= bayerWindow_35_reg_9737_pp0_iter4_reg;
        bayerWindow_35_reg_9737_pp0_iter6_reg <= bayerWindow_35_reg_9737_pp0_iter5_reg;
        bayerWindow_35_reg_9737_pp0_iter7_reg <= bayerWindow_35_reg_9737_pp0_iter6_reg;
        bayerWindow_35_reg_9737_pp0_iter8_reg <= bayerWindow_35_reg_9737_pp0_iter7_reg;
        bayerWindow_35_reg_9737_pp0_iter9_reg <= bayerWindow_35_reg_9737_pp0_iter8_reg;
        bayerWindow_36_reg_9743_pp0_iter10_reg <= bayerWindow_36_reg_9743_pp0_iter9_reg;
        bayerWindow_36_reg_9743_pp0_iter11_reg <= bayerWindow_36_reg_9743_pp0_iter10_reg;
        bayerWindow_36_reg_9743_pp0_iter12_reg <= bayerWindow_36_reg_9743_pp0_iter11_reg;
        bayerWindow_36_reg_9743_pp0_iter13_reg <= bayerWindow_36_reg_9743_pp0_iter12_reg;
        bayerWindow_36_reg_9743_pp0_iter14_reg <= bayerWindow_36_reg_9743_pp0_iter13_reg;
        bayerWindow_36_reg_9743_pp0_iter15_reg <= bayerWindow_36_reg_9743_pp0_iter14_reg;
        bayerWindow_36_reg_9743_pp0_iter16_reg <= bayerWindow_36_reg_9743_pp0_iter15_reg;
        bayerWindow_36_reg_9743_pp0_iter17_reg <= bayerWindow_36_reg_9743_pp0_iter16_reg;
        bayerWindow_36_reg_9743_pp0_iter18_reg <= bayerWindow_36_reg_9743_pp0_iter17_reg;
        bayerWindow_36_reg_9743_pp0_iter19_reg <= bayerWindow_36_reg_9743_pp0_iter18_reg;
        bayerWindow_36_reg_9743_pp0_iter20_reg <= bayerWindow_36_reg_9743_pp0_iter19_reg;
        bayerWindow_36_reg_9743_pp0_iter21_reg <= bayerWindow_36_reg_9743_pp0_iter20_reg;
        bayerWindow_36_reg_9743_pp0_iter22_reg <= bayerWindow_36_reg_9743_pp0_iter21_reg;
        bayerWindow_36_reg_9743_pp0_iter23_reg <= bayerWindow_36_reg_9743_pp0_iter22_reg;
        bayerWindow_36_reg_9743_pp0_iter24_reg <= bayerWindow_36_reg_9743_pp0_iter23_reg;
        bayerWindow_36_reg_9743_pp0_iter4_reg <= bayerWindow_36_reg_9743;
        bayerWindow_36_reg_9743_pp0_iter5_reg <= bayerWindow_36_reg_9743_pp0_iter4_reg;
        bayerWindow_36_reg_9743_pp0_iter6_reg <= bayerWindow_36_reg_9743_pp0_iter5_reg;
        bayerWindow_36_reg_9743_pp0_iter7_reg <= bayerWindow_36_reg_9743_pp0_iter6_reg;
        bayerWindow_36_reg_9743_pp0_iter8_reg <= bayerWindow_36_reg_9743_pp0_iter7_reg;
        bayerWindow_36_reg_9743_pp0_iter9_reg <= bayerWindow_36_reg_9743_pp0_iter8_reg;
        bayerWindow_38_reg_9748_pp0_iter10_reg <= bayerWindow_38_reg_9748_pp0_iter9_reg;
        bayerWindow_38_reg_9748_pp0_iter11_reg <= bayerWindow_38_reg_9748_pp0_iter10_reg;
        bayerWindow_38_reg_9748_pp0_iter12_reg <= bayerWindow_38_reg_9748_pp0_iter11_reg;
        bayerWindow_38_reg_9748_pp0_iter13_reg <= bayerWindow_38_reg_9748_pp0_iter12_reg;
        bayerWindow_38_reg_9748_pp0_iter14_reg <= bayerWindow_38_reg_9748_pp0_iter13_reg;
        bayerWindow_38_reg_9748_pp0_iter15_reg <= bayerWindow_38_reg_9748_pp0_iter14_reg;
        bayerWindow_38_reg_9748_pp0_iter16_reg <= bayerWindow_38_reg_9748_pp0_iter15_reg;
        bayerWindow_38_reg_9748_pp0_iter17_reg <= bayerWindow_38_reg_9748_pp0_iter16_reg;
        bayerWindow_38_reg_9748_pp0_iter18_reg <= bayerWindow_38_reg_9748_pp0_iter17_reg;
        bayerWindow_38_reg_9748_pp0_iter19_reg <= bayerWindow_38_reg_9748_pp0_iter18_reg;
        bayerWindow_38_reg_9748_pp0_iter20_reg <= bayerWindow_38_reg_9748_pp0_iter19_reg;
        bayerWindow_38_reg_9748_pp0_iter21_reg <= bayerWindow_38_reg_9748_pp0_iter20_reg;
        bayerWindow_38_reg_9748_pp0_iter22_reg <= bayerWindow_38_reg_9748_pp0_iter21_reg;
        bayerWindow_38_reg_9748_pp0_iter23_reg <= bayerWindow_38_reg_9748_pp0_iter22_reg;
        bayerWindow_38_reg_9748_pp0_iter24_reg <= bayerWindow_38_reg_9748_pp0_iter23_reg;
        bayerWindow_38_reg_9748_pp0_iter4_reg <= bayerWindow_38_reg_9748;
        bayerWindow_38_reg_9748_pp0_iter5_reg <= bayerWindow_38_reg_9748_pp0_iter4_reg;
        bayerWindow_38_reg_9748_pp0_iter6_reg <= bayerWindow_38_reg_9748_pp0_iter5_reg;
        bayerWindow_38_reg_9748_pp0_iter7_reg <= bayerWindow_38_reg_9748_pp0_iter6_reg;
        bayerWindow_38_reg_9748_pp0_iter8_reg <= bayerWindow_38_reg_9748_pp0_iter7_reg;
        bayerWindow_38_reg_9748_pp0_iter9_reg <= bayerWindow_38_reg_9748_pp0_iter8_reg;
        bayerWindow_39_reg_9754_pp0_iter10_reg <= bayerWindow_39_reg_9754_pp0_iter9_reg;
        bayerWindow_39_reg_9754_pp0_iter11_reg <= bayerWindow_39_reg_9754_pp0_iter10_reg;
        bayerWindow_39_reg_9754_pp0_iter12_reg <= bayerWindow_39_reg_9754_pp0_iter11_reg;
        bayerWindow_39_reg_9754_pp0_iter13_reg <= bayerWindow_39_reg_9754_pp0_iter12_reg;
        bayerWindow_39_reg_9754_pp0_iter14_reg <= bayerWindow_39_reg_9754_pp0_iter13_reg;
        bayerWindow_39_reg_9754_pp0_iter15_reg <= bayerWindow_39_reg_9754_pp0_iter14_reg;
        bayerWindow_39_reg_9754_pp0_iter16_reg <= bayerWindow_39_reg_9754_pp0_iter15_reg;
        bayerWindow_39_reg_9754_pp0_iter17_reg <= bayerWindow_39_reg_9754_pp0_iter16_reg;
        bayerWindow_39_reg_9754_pp0_iter18_reg <= bayerWindow_39_reg_9754_pp0_iter17_reg;
        bayerWindow_39_reg_9754_pp0_iter19_reg <= bayerWindow_39_reg_9754_pp0_iter18_reg;
        bayerWindow_39_reg_9754_pp0_iter20_reg <= bayerWindow_39_reg_9754_pp0_iter19_reg;
        bayerWindow_39_reg_9754_pp0_iter21_reg <= bayerWindow_39_reg_9754_pp0_iter20_reg;
        bayerWindow_39_reg_9754_pp0_iter22_reg <= bayerWindow_39_reg_9754_pp0_iter21_reg;
        bayerWindow_39_reg_9754_pp0_iter23_reg <= bayerWindow_39_reg_9754_pp0_iter22_reg;
        bayerWindow_39_reg_9754_pp0_iter24_reg <= bayerWindow_39_reg_9754_pp0_iter23_reg;
        bayerWindow_39_reg_9754_pp0_iter4_reg <= bayerWindow_39_reg_9754;
        bayerWindow_39_reg_9754_pp0_iter5_reg <= bayerWindow_39_reg_9754_pp0_iter4_reg;
        bayerWindow_39_reg_9754_pp0_iter6_reg <= bayerWindow_39_reg_9754_pp0_iter5_reg;
        bayerWindow_39_reg_9754_pp0_iter7_reg <= bayerWindow_39_reg_9754_pp0_iter6_reg;
        bayerWindow_39_reg_9754_pp0_iter8_reg <= bayerWindow_39_reg_9754_pp0_iter7_reg;
        bayerWindow_39_reg_9754_pp0_iter9_reg <= bayerWindow_39_reg_9754_pp0_iter8_reg;
        bayerWindow_40_reg_9760_pp0_iter10_reg <= bayerWindow_40_reg_9760_pp0_iter9_reg;
        bayerWindow_40_reg_9760_pp0_iter11_reg <= bayerWindow_40_reg_9760_pp0_iter10_reg;
        bayerWindow_40_reg_9760_pp0_iter12_reg <= bayerWindow_40_reg_9760_pp0_iter11_reg;
        bayerWindow_40_reg_9760_pp0_iter13_reg <= bayerWindow_40_reg_9760_pp0_iter12_reg;
        bayerWindow_40_reg_9760_pp0_iter14_reg <= bayerWindow_40_reg_9760_pp0_iter13_reg;
        bayerWindow_40_reg_9760_pp0_iter15_reg <= bayerWindow_40_reg_9760_pp0_iter14_reg;
        bayerWindow_40_reg_9760_pp0_iter16_reg <= bayerWindow_40_reg_9760_pp0_iter15_reg;
        bayerWindow_40_reg_9760_pp0_iter17_reg <= bayerWindow_40_reg_9760_pp0_iter16_reg;
        bayerWindow_40_reg_9760_pp0_iter18_reg <= bayerWindow_40_reg_9760_pp0_iter17_reg;
        bayerWindow_40_reg_9760_pp0_iter19_reg <= bayerWindow_40_reg_9760_pp0_iter18_reg;
        bayerWindow_40_reg_9760_pp0_iter20_reg <= bayerWindow_40_reg_9760_pp0_iter19_reg;
        bayerWindow_40_reg_9760_pp0_iter21_reg <= bayerWindow_40_reg_9760_pp0_iter20_reg;
        bayerWindow_40_reg_9760_pp0_iter22_reg <= bayerWindow_40_reg_9760_pp0_iter21_reg;
        bayerWindow_40_reg_9760_pp0_iter23_reg <= bayerWindow_40_reg_9760_pp0_iter22_reg;
        bayerWindow_40_reg_9760_pp0_iter24_reg <= bayerWindow_40_reg_9760_pp0_iter23_reg;
        bayerWindow_40_reg_9760_pp0_iter4_reg <= bayerWindow_40_reg_9760;
        bayerWindow_40_reg_9760_pp0_iter5_reg <= bayerWindow_40_reg_9760_pp0_iter4_reg;
        bayerWindow_40_reg_9760_pp0_iter6_reg <= bayerWindow_40_reg_9760_pp0_iter5_reg;
        bayerWindow_40_reg_9760_pp0_iter7_reg <= bayerWindow_40_reg_9760_pp0_iter6_reg;
        bayerWindow_40_reg_9760_pp0_iter8_reg <= bayerWindow_40_reg_9760_pp0_iter7_reg;
        bayerWindow_40_reg_9760_pp0_iter9_reg <= bayerWindow_40_reg_9760_pp0_iter8_reg;
        bayerWindow_42_reg_9765_pp0_iter10_reg <= bayerWindow_42_reg_9765_pp0_iter9_reg;
        bayerWindow_42_reg_9765_pp0_iter11_reg <= bayerWindow_42_reg_9765_pp0_iter10_reg;
        bayerWindow_42_reg_9765_pp0_iter12_reg <= bayerWindow_42_reg_9765_pp0_iter11_reg;
        bayerWindow_42_reg_9765_pp0_iter13_reg <= bayerWindow_42_reg_9765_pp0_iter12_reg;
        bayerWindow_42_reg_9765_pp0_iter14_reg <= bayerWindow_42_reg_9765_pp0_iter13_reg;
        bayerWindow_42_reg_9765_pp0_iter15_reg <= bayerWindow_42_reg_9765_pp0_iter14_reg;
        bayerWindow_42_reg_9765_pp0_iter16_reg <= bayerWindow_42_reg_9765_pp0_iter15_reg;
        bayerWindow_42_reg_9765_pp0_iter17_reg <= bayerWindow_42_reg_9765_pp0_iter16_reg;
        bayerWindow_42_reg_9765_pp0_iter18_reg <= bayerWindow_42_reg_9765_pp0_iter17_reg;
        bayerWindow_42_reg_9765_pp0_iter19_reg <= bayerWindow_42_reg_9765_pp0_iter18_reg;
        bayerWindow_42_reg_9765_pp0_iter20_reg <= bayerWindow_42_reg_9765_pp0_iter19_reg;
        bayerWindow_42_reg_9765_pp0_iter21_reg <= bayerWindow_42_reg_9765_pp0_iter20_reg;
        bayerWindow_42_reg_9765_pp0_iter22_reg <= bayerWindow_42_reg_9765_pp0_iter21_reg;
        bayerWindow_42_reg_9765_pp0_iter23_reg <= bayerWindow_42_reg_9765_pp0_iter22_reg;
        bayerWindow_42_reg_9765_pp0_iter24_reg <= bayerWindow_42_reg_9765_pp0_iter23_reg;
        bayerWindow_42_reg_9765_pp0_iter4_reg <= bayerWindow_42_reg_9765;
        bayerWindow_42_reg_9765_pp0_iter5_reg <= bayerWindow_42_reg_9765_pp0_iter4_reg;
        bayerWindow_42_reg_9765_pp0_iter6_reg <= bayerWindow_42_reg_9765_pp0_iter5_reg;
        bayerWindow_42_reg_9765_pp0_iter7_reg <= bayerWindow_42_reg_9765_pp0_iter6_reg;
        bayerWindow_42_reg_9765_pp0_iter8_reg <= bayerWindow_42_reg_9765_pp0_iter7_reg;
        bayerWindow_42_reg_9765_pp0_iter9_reg <= bayerWindow_42_reg_9765_pp0_iter8_reg;
        bayerWindow_43_reg_9771_pp0_iter10_reg <= bayerWindow_43_reg_9771_pp0_iter9_reg;
        bayerWindow_43_reg_9771_pp0_iter11_reg <= bayerWindow_43_reg_9771_pp0_iter10_reg;
        bayerWindow_43_reg_9771_pp0_iter12_reg <= bayerWindow_43_reg_9771_pp0_iter11_reg;
        bayerWindow_43_reg_9771_pp0_iter13_reg <= bayerWindow_43_reg_9771_pp0_iter12_reg;
        bayerWindow_43_reg_9771_pp0_iter14_reg <= bayerWindow_43_reg_9771_pp0_iter13_reg;
        bayerWindow_43_reg_9771_pp0_iter15_reg <= bayerWindow_43_reg_9771_pp0_iter14_reg;
        bayerWindow_43_reg_9771_pp0_iter16_reg <= bayerWindow_43_reg_9771_pp0_iter15_reg;
        bayerWindow_43_reg_9771_pp0_iter17_reg <= bayerWindow_43_reg_9771_pp0_iter16_reg;
        bayerWindow_43_reg_9771_pp0_iter18_reg <= bayerWindow_43_reg_9771_pp0_iter17_reg;
        bayerWindow_43_reg_9771_pp0_iter19_reg <= bayerWindow_43_reg_9771_pp0_iter18_reg;
        bayerWindow_43_reg_9771_pp0_iter20_reg <= bayerWindow_43_reg_9771_pp0_iter19_reg;
        bayerWindow_43_reg_9771_pp0_iter21_reg <= bayerWindow_43_reg_9771_pp0_iter20_reg;
        bayerWindow_43_reg_9771_pp0_iter22_reg <= bayerWindow_43_reg_9771_pp0_iter21_reg;
        bayerWindow_43_reg_9771_pp0_iter23_reg <= bayerWindow_43_reg_9771_pp0_iter22_reg;
        bayerWindow_43_reg_9771_pp0_iter24_reg <= bayerWindow_43_reg_9771_pp0_iter23_reg;
        bayerWindow_43_reg_9771_pp0_iter4_reg <= bayerWindow_43_reg_9771;
        bayerWindow_43_reg_9771_pp0_iter5_reg <= bayerWindow_43_reg_9771_pp0_iter4_reg;
        bayerWindow_43_reg_9771_pp0_iter6_reg <= bayerWindow_43_reg_9771_pp0_iter5_reg;
        bayerWindow_43_reg_9771_pp0_iter7_reg <= bayerWindow_43_reg_9771_pp0_iter6_reg;
        bayerWindow_43_reg_9771_pp0_iter8_reg <= bayerWindow_43_reg_9771_pp0_iter7_reg;
        bayerWindow_43_reg_9771_pp0_iter9_reg <= bayerWindow_43_reg_9771_pp0_iter8_reg;
        bayerWindow_44_reg_9777_pp0_iter10_reg <= bayerWindow_44_reg_9777_pp0_iter9_reg;
        bayerWindow_44_reg_9777_pp0_iter11_reg <= bayerWindow_44_reg_9777_pp0_iter10_reg;
        bayerWindow_44_reg_9777_pp0_iter12_reg <= bayerWindow_44_reg_9777_pp0_iter11_reg;
        bayerWindow_44_reg_9777_pp0_iter13_reg <= bayerWindow_44_reg_9777_pp0_iter12_reg;
        bayerWindow_44_reg_9777_pp0_iter14_reg <= bayerWindow_44_reg_9777_pp0_iter13_reg;
        bayerWindow_44_reg_9777_pp0_iter15_reg <= bayerWindow_44_reg_9777_pp0_iter14_reg;
        bayerWindow_44_reg_9777_pp0_iter16_reg <= bayerWindow_44_reg_9777_pp0_iter15_reg;
        bayerWindow_44_reg_9777_pp0_iter17_reg <= bayerWindow_44_reg_9777_pp0_iter16_reg;
        bayerWindow_44_reg_9777_pp0_iter18_reg <= bayerWindow_44_reg_9777_pp0_iter17_reg;
        bayerWindow_44_reg_9777_pp0_iter19_reg <= bayerWindow_44_reg_9777_pp0_iter18_reg;
        bayerWindow_44_reg_9777_pp0_iter20_reg <= bayerWindow_44_reg_9777_pp0_iter19_reg;
        bayerWindow_44_reg_9777_pp0_iter21_reg <= bayerWindow_44_reg_9777_pp0_iter20_reg;
        bayerWindow_44_reg_9777_pp0_iter22_reg <= bayerWindow_44_reg_9777_pp0_iter21_reg;
        bayerWindow_44_reg_9777_pp0_iter23_reg <= bayerWindow_44_reg_9777_pp0_iter22_reg;
        bayerWindow_44_reg_9777_pp0_iter24_reg <= bayerWindow_44_reg_9777_pp0_iter23_reg;
        bayerWindow_44_reg_9777_pp0_iter4_reg <= bayerWindow_44_reg_9777;
        bayerWindow_44_reg_9777_pp0_iter5_reg <= bayerWindow_44_reg_9777_pp0_iter4_reg;
        bayerWindow_44_reg_9777_pp0_iter6_reg <= bayerWindow_44_reg_9777_pp0_iter5_reg;
        bayerWindow_44_reg_9777_pp0_iter7_reg <= bayerWindow_44_reg_9777_pp0_iter6_reg;
        bayerWindow_44_reg_9777_pp0_iter8_reg <= bayerWindow_44_reg_9777_pp0_iter7_reg;
        bayerWindow_44_reg_9777_pp0_iter9_reg <= bayerWindow_44_reg_9777_pp0_iter8_reg;
        bayerWindow_46_reg_9782_pp0_iter10_reg <= bayerWindow_46_reg_9782_pp0_iter9_reg;
        bayerWindow_46_reg_9782_pp0_iter11_reg <= bayerWindow_46_reg_9782_pp0_iter10_reg;
        bayerWindow_46_reg_9782_pp0_iter12_reg <= bayerWindow_46_reg_9782_pp0_iter11_reg;
        bayerWindow_46_reg_9782_pp0_iter13_reg <= bayerWindow_46_reg_9782_pp0_iter12_reg;
        bayerWindow_46_reg_9782_pp0_iter14_reg <= bayerWindow_46_reg_9782_pp0_iter13_reg;
        bayerWindow_46_reg_9782_pp0_iter15_reg <= bayerWindow_46_reg_9782_pp0_iter14_reg;
        bayerWindow_46_reg_9782_pp0_iter16_reg <= bayerWindow_46_reg_9782_pp0_iter15_reg;
        bayerWindow_46_reg_9782_pp0_iter17_reg <= bayerWindow_46_reg_9782_pp0_iter16_reg;
        bayerWindow_46_reg_9782_pp0_iter18_reg <= bayerWindow_46_reg_9782_pp0_iter17_reg;
        bayerWindow_46_reg_9782_pp0_iter19_reg <= bayerWindow_46_reg_9782_pp0_iter18_reg;
        bayerWindow_46_reg_9782_pp0_iter20_reg <= bayerWindow_46_reg_9782_pp0_iter19_reg;
        bayerWindow_46_reg_9782_pp0_iter21_reg <= bayerWindow_46_reg_9782_pp0_iter20_reg;
        bayerWindow_46_reg_9782_pp0_iter22_reg <= bayerWindow_46_reg_9782_pp0_iter21_reg;
        bayerWindow_46_reg_9782_pp0_iter23_reg <= bayerWindow_46_reg_9782_pp0_iter22_reg;
        bayerWindow_46_reg_9782_pp0_iter24_reg <= bayerWindow_46_reg_9782_pp0_iter23_reg;
        bayerWindow_46_reg_9782_pp0_iter4_reg <= bayerWindow_46_reg_9782;
        bayerWindow_46_reg_9782_pp0_iter5_reg <= bayerWindow_46_reg_9782_pp0_iter4_reg;
        bayerWindow_46_reg_9782_pp0_iter6_reg <= bayerWindow_46_reg_9782_pp0_iter5_reg;
        bayerWindow_46_reg_9782_pp0_iter7_reg <= bayerWindow_46_reg_9782_pp0_iter6_reg;
        bayerWindow_46_reg_9782_pp0_iter8_reg <= bayerWindow_46_reg_9782_pp0_iter7_reg;
        bayerWindow_46_reg_9782_pp0_iter9_reg <= bayerWindow_46_reg_9782_pp0_iter8_reg;
        bayerWindow_47_reg_9788_pp0_iter10_reg <= bayerWindow_47_reg_9788_pp0_iter9_reg;
        bayerWindow_47_reg_9788_pp0_iter11_reg <= bayerWindow_47_reg_9788_pp0_iter10_reg;
        bayerWindow_47_reg_9788_pp0_iter12_reg <= bayerWindow_47_reg_9788_pp0_iter11_reg;
        bayerWindow_47_reg_9788_pp0_iter13_reg <= bayerWindow_47_reg_9788_pp0_iter12_reg;
        bayerWindow_47_reg_9788_pp0_iter14_reg <= bayerWindow_47_reg_9788_pp0_iter13_reg;
        bayerWindow_47_reg_9788_pp0_iter15_reg <= bayerWindow_47_reg_9788_pp0_iter14_reg;
        bayerWindow_47_reg_9788_pp0_iter16_reg <= bayerWindow_47_reg_9788_pp0_iter15_reg;
        bayerWindow_47_reg_9788_pp0_iter17_reg <= bayerWindow_47_reg_9788_pp0_iter16_reg;
        bayerWindow_47_reg_9788_pp0_iter18_reg <= bayerWindow_47_reg_9788_pp0_iter17_reg;
        bayerWindow_47_reg_9788_pp0_iter19_reg <= bayerWindow_47_reg_9788_pp0_iter18_reg;
        bayerWindow_47_reg_9788_pp0_iter20_reg <= bayerWindow_47_reg_9788_pp0_iter19_reg;
        bayerWindow_47_reg_9788_pp0_iter21_reg <= bayerWindow_47_reg_9788_pp0_iter20_reg;
        bayerWindow_47_reg_9788_pp0_iter22_reg <= bayerWindow_47_reg_9788_pp0_iter21_reg;
        bayerWindow_47_reg_9788_pp0_iter23_reg <= bayerWindow_47_reg_9788_pp0_iter22_reg;
        bayerWindow_47_reg_9788_pp0_iter24_reg <= bayerWindow_47_reg_9788_pp0_iter23_reg;
        bayerWindow_47_reg_9788_pp0_iter4_reg <= bayerWindow_47_reg_9788;
        bayerWindow_47_reg_9788_pp0_iter5_reg <= bayerWindow_47_reg_9788_pp0_iter4_reg;
        bayerWindow_47_reg_9788_pp0_iter6_reg <= bayerWindow_47_reg_9788_pp0_iter5_reg;
        bayerWindow_47_reg_9788_pp0_iter7_reg <= bayerWindow_47_reg_9788_pp0_iter6_reg;
        bayerWindow_47_reg_9788_pp0_iter8_reg <= bayerWindow_47_reg_9788_pp0_iter7_reg;
        bayerWindow_47_reg_9788_pp0_iter9_reg <= bayerWindow_47_reg_9788_pp0_iter8_reg;
        bayerWindow_48_reg_9794_pp0_iter10_reg <= bayerWindow_48_reg_9794_pp0_iter9_reg;
        bayerWindow_48_reg_9794_pp0_iter11_reg <= bayerWindow_48_reg_9794_pp0_iter10_reg;
        bayerWindow_48_reg_9794_pp0_iter12_reg <= bayerWindow_48_reg_9794_pp0_iter11_reg;
        bayerWindow_48_reg_9794_pp0_iter13_reg <= bayerWindow_48_reg_9794_pp0_iter12_reg;
        bayerWindow_48_reg_9794_pp0_iter14_reg <= bayerWindow_48_reg_9794_pp0_iter13_reg;
        bayerWindow_48_reg_9794_pp0_iter15_reg <= bayerWindow_48_reg_9794_pp0_iter14_reg;
        bayerWindow_48_reg_9794_pp0_iter16_reg <= bayerWindow_48_reg_9794_pp0_iter15_reg;
        bayerWindow_48_reg_9794_pp0_iter17_reg <= bayerWindow_48_reg_9794_pp0_iter16_reg;
        bayerWindow_48_reg_9794_pp0_iter18_reg <= bayerWindow_48_reg_9794_pp0_iter17_reg;
        bayerWindow_48_reg_9794_pp0_iter19_reg <= bayerWindow_48_reg_9794_pp0_iter18_reg;
        bayerWindow_48_reg_9794_pp0_iter20_reg <= bayerWindow_48_reg_9794_pp0_iter19_reg;
        bayerWindow_48_reg_9794_pp0_iter21_reg <= bayerWindow_48_reg_9794_pp0_iter20_reg;
        bayerWindow_48_reg_9794_pp0_iter22_reg <= bayerWindow_48_reg_9794_pp0_iter21_reg;
        bayerWindow_48_reg_9794_pp0_iter23_reg <= bayerWindow_48_reg_9794_pp0_iter22_reg;
        bayerWindow_48_reg_9794_pp0_iter24_reg <= bayerWindow_48_reg_9794_pp0_iter23_reg;
        bayerWindow_48_reg_9794_pp0_iter4_reg <= bayerWindow_48_reg_9794;
        bayerWindow_48_reg_9794_pp0_iter5_reg <= bayerWindow_48_reg_9794_pp0_iter4_reg;
        bayerWindow_48_reg_9794_pp0_iter6_reg <= bayerWindow_48_reg_9794_pp0_iter5_reg;
        bayerWindow_48_reg_9794_pp0_iter7_reg <= bayerWindow_48_reg_9794_pp0_iter6_reg;
        bayerWindow_48_reg_9794_pp0_iter8_reg <= bayerWindow_48_reg_9794_pp0_iter7_reg;
        bayerWindow_48_reg_9794_pp0_iter9_reg <= bayerWindow_48_reg_9794_pp0_iter8_reg;
        bayerWindow_50_reg_9613 <= bayerWindow_50_fu_2343_p1;
        bayerWindow_51_reg_9624 <= {{linebuf_yuv_3_q1[19:10]}};
        bayerWindow_52_reg_9629 <= {{linebuf_yuv_3_q1[29:20]}};
        bayerWindow_54_reg_9583 <= bayerWindow_54_fu_2309_p1;
        bayerWindow_55_reg_9595 <= {{linebuf_yuv_2_q1[19:10]}};
        bayerWindow_56_reg_9601 <= {{linebuf_yuv_2_q1[29:20]}};
        bayerWindow_57_reg_9607 <= {{linebuf_yuv_2_q1[39:30]}};
        bayerWindow_58_reg_9553 <= bayerWindow_58_fu_2275_p1;
        bayerWindow_59_reg_9565 <= {{linebuf_yuv_1_q1[19:10]}};
        bayerWindow_63_reg_9571 <= {{linebuf_yuv_1_q1[29:20]}};
        bayerWindow_67_reg_9577 <= {{linebuf_yuv_1_q1[39:30]}};
        bayerWindow_71_reg_9519 <= bayerWindow_71_fu_2241_p1;
        bayerWindow_75_reg_9532 <= {{linebuf_yuv_q1[19:10]}};
        bayerWindow_79_reg_9539 <= {{linebuf_yuv_q1[29:20]}};
        bayerWindow_85_reg_9546 <= {{linebuf_yuv_q1[39:30]}};
        bayerWindow_90_reg_9509_pp0_iter10_reg <= bayerWindow_90_reg_9509_pp0_iter9_reg;
        bayerWindow_90_reg_9509_pp0_iter11_reg <= bayerWindow_90_reg_9509_pp0_iter10_reg;
        bayerWindow_90_reg_9509_pp0_iter12_reg <= bayerWindow_90_reg_9509_pp0_iter11_reg;
        bayerWindow_90_reg_9509_pp0_iter13_reg <= bayerWindow_90_reg_9509_pp0_iter12_reg;
        bayerWindow_90_reg_9509_pp0_iter14_reg <= bayerWindow_90_reg_9509_pp0_iter13_reg;
        bayerWindow_90_reg_9509_pp0_iter15_reg <= bayerWindow_90_reg_9509_pp0_iter14_reg;
        bayerWindow_90_reg_9509_pp0_iter16_reg <= bayerWindow_90_reg_9509_pp0_iter15_reg;
        bayerWindow_90_reg_9509_pp0_iter17_reg <= bayerWindow_90_reg_9509_pp0_iter16_reg;
        bayerWindow_90_reg_9509_pp0_iter18_reg <= bayerWindow_90_reg_9509_pp0_iter17_reg;
        bayerWindow_90_reg_9509_pp0_iter19_reg <= bayerWindow_90_reg_9509_pp0_iter18_reg;
        bayerWindow_90_reg_9509_pp0_iter20_reg <= bayerWindow_90_reg_9509_pp0_iter19_reg;
        bayerWindow_90_reg_9509_pp0_iter21_reg <= bayerWindow_90_reg_9509_pp0_iter20_reg;
        bayerWindow_90_reg_9509_pp0_iter22_reg <= bayerWindow_90_reg_9509_pp0_iter21_reg;
        bayerWindow_90_reg_9509_pp0_iter23_reg <= bayerWindow_90_reg_9509_pp0_iter22_reg;
        bayerWindow_90_reg_9509_pp0_iter24_reg <= bayerWindow_90_reg_9509_pp0_iter23_reg;
        bayerWindow_90_reg_9509_pp0_iter3_reg <= bayerWindow_90_reg_9509;
        bayerWindow_90_reg_9509_pp0_iter4_reg <= bayerWindow_90_reg_9509_pp0_iter3_reg;
        bayerWindow_90_reg_9509_pp0_iter5_reg <= bayerWindow_90_reg_9509_pp0_iter4_reg;
        bayerWindow_90_reg_9509_pp0_iter6_reg <= bayerWindow_90_reg_9509_pp0_iter5_reg;
        bayerWindow_90_reg_9509_pp0_iter7_reg <= bayerWindow_90_reg_9509_pp0_iter6_reg;
        bayerWindow_90_reg_9509_pp0_iter8_reg <= bayerWindow_90_reg_9509_pp0_iter7_reg;
        bayerWindow_90_reg_9509_pp0_iter9_reg <= bayerWindow_90_reg_9509_pp0_iter8_reg;
        bayerWindow_91_reg_9649_pp0_iter10_reg <= bayerWindow_91_reg_9649_pp0_iter9_reg;
        bayerWindow_91_reg_9649_pp0_iter11_reg <= bayerWindow_91_reg_9649_pp0_iter10_reg;
        bayerWindow_91_reg_9649_pp0_iter12_reg <= bayerWindow_91_reg_9649_pp0_iter11_reg;
        bayerWindow_91_reg_9649_pp0_iter13_reg <= bayerWindow_91_reg_9649_pp0_iter12_reg;
        bayerWindow_91_reg_9649_pp0_iter14_reg <= bayerWindow_91_reg_9649_pp0_iter13_reg;
        bayerWindow_91_reg_9649_pp0_iter15_reg <= bayerWindow_91_reg_9649_pp0_iter14_reg;
        bayerWindow_91_reg_9649_pp0_iter16_reg <= bayerWindow_91_reg_9649_pp0_iter15_reg;
        bayerWindow_91_reg_9649_pp0_iter17_reg <= bayerWindow_91_reg_9649_pp0_iter16_reg;
        bayerWindow_91_reg_9649_pp0_iter18_reg <= bayerWindow_91_reg_9649_pp0_iter17_reg;
        bayerWindow_91_reg_9649_pp0_iter19_reg <= bayerWindow_91_reg_9649_pp0_iter18_reg;
        bayerWindow_91_reg_9649_pp0_iter20_reg <= bayerWindow_91_reg_9649_pp0_iter19_reg;
        bayerWindow_91_reg_9649_pp0_iter21_reg <= bayerWindow_91_reg_9649_pp0_iter20_reg;
        bayerWindow_91_reg_9649_pp0_iter22_reg <= bayerWindow_91_reg_9649_pp0_iter21_reg;
        bayerWindow_91_reg_9649_pp0_iter23_reg <= bayerWindow_91_reg_9649_pp0_iter22_reg;
        bayerWindow_91_reg_9649_pp0_iter24_reg <= bayerWindow_91_reg_9649_pp0_iter23_reg;
        bayerWindow_91_reg_9649_pp0_iter4_reg <= bayerWindow_91_reg_9649;
        bayerWindow_91_reg_9649_pp0_iter5_reg <= bayerWindow_91_reg_9649_pp0_iter4_reg;
        bayerWindow_91_reg_9649_pp0_iter6_reg <= bayerWindow_91_reg_9649_pp0_iter5_reg;
        bayerWindow_91_reg_9649_pp0_iter7_reg <= bayerWindow_91_reg_9649_pp0_iter6_reg;
        bayerWindow_91_reg_9649_pp0_iter8_reg <= bayerWindow_91_reg_9649_pp0_iter7_reg;
        bayerWindow_91_reg_9649_pp0_iter9_reg <= bayerWindow_91_reg_9649_pp0_iter8_reg;
        bayerWindow_92_reg_9644_pp0_iter10_reg <= bayerWindow_92_reg_9644_pp0_iter9_reg;
        bayerWindow_92_reg_9644_pp0_iter11_reg <= bayerWindow_92_reg_9644_pp0_iter10_reg;
        bayerWindow_92_reg_9644_pp0_iter12_reg <= bayerWindow_92_reg_9644_pp0_iter11_reg;
        bayerWindow_92_reg_9644_pp0_iter13_reg <= bayerWindow_92_reg_9644_pp0_iter12_reg;
        bayerWindow_92_reg_9644_pp0_iter14_reg <= bayerWindow_92_reg_9644_pp0_iter13_reg;
        bayerWindow_92_reg_9644_pp0_iter15_reg <= bayerWindow_92_reg_9644_pp0_iter14_reg;
        bayerWindow_92_reg_9644_pp0_iter16_reg <= bayerWindow_92_reg_9644_pp0_iter15_reg;
        bayerWindow_92_reg_9644_pp0_iter17_reg <= bayerWindow_92_reg_9644_pp0_iter16_reg;
        bayerWindow_92_reg_9644_pp0_iter18_reg <= bayerWindow_92_reg_9644_pp0_iter17_reg;
        bayerWindow_92_reg_9644_pp0_iter19_reg <= bayerWindow_92_reg_9644_pp0_iter18_reg;
        bayerWindow_92_reg_9644_pp0_iter20_reg <= bayerWindow_92_reg_9644_pp0_iter19_reg;
        bayerWindow_92_reg_9644_pp0_iter21_reg <= bayerWindow_92_reg_9644_pp0_iter20_reg;
        bayerWindow_92_reg_9644_pp0_iter22_reg <= bayerWindow_92_reg_9644_pp0_iter21_reg;
        bayerWindow_92_reg_9644_pp0_iter23_reg <= bayerWindow_92_reg_9644_pp0_iter22_reg;
        bayerWindow_92_reg_9644_pp0_iter24_reg <= bayerWindow_92_reg_9644_pp0_iter23_reg;
        bayerWindow_92_reg_9644_pp0_iter4_reg <= bayerWindow_92_reg_9644;
        bayerWindow_92_reg_9644_pp0_iter5_reg <= bayerWindow_92_reg_9644_pp0_iter4_reg;
        bayerWindow_92_reg_9644_pp0_iter6_reg <= bayerWindow_92_reg_9644_pp0_iter5_reg;
        bayerWindow_92_reg_9644_pp0_iter7_reg <= bayerWindow_92_reg_9644_pp0_iter6_reg;
        bayerWindow_92_reg_9644_pp0_iter8_reg <= bayerWindow_92_reg_9644_pp0_iter7_reg;
        bayerWindow_92_reg_9644_pp0_iter9_reg <= bayerWindow_92_reg_9644_pp0_iter8_reg;
        bayerWindow_93_reg_9639_pp0_iter10_reg <= bayerWindow_93_reg_9639_pp0_iter9_reg;
        bayerWindow_93_reg_9639_pp0_iter11_reg <= bayerWindow_93_reg_9639_pp0_iter10_reg;
        bayerWindow_93_reg_9639_pp0_iter12_reg <= bayerWindow_93_reg_9639_pp0_iter11_reg;
        bayerWindow_93_reg_9639_pp0_iter13_reg <= bayerWindow_93_reg_9639_pp0_iter12_reg;
        bayerWindow_93_reg_9639_pp0_iter14_reg <= bayerWindow_93_reg_9639_pp0_iter13_reg;
        bayerWindow_93_reg_9639_pp0_iter15_reg <= bayerWindow_93_reg_9639_pp0_iter14_reg;
        bayerWindow_93_reg_9639_pp0_iter16_reg <= bayerWindow_93_reg_9639_pp0_iter15_reg;
        bayerWindow_93_reg_9639_pp0_iter17_reg <= bayerWindow_93_reg_9639_pp0_iter16_reg;
        bayerWindow_93_reg_9639_pp0_iter18_reg <= bayerWindow_93_reg_9639_pp0_iter17_reg;
        bayerWindow_93_reg_9639_pp0_iter19_reg <= bayerWindow_93_reg_9639_pp0_iter18_reg;
        bayerWindow_93_reg_9639_pp0_iter20_reg <= bayerWindow_93_reg_9639_pp0_iter19_reg;
        bayerWindow_93_reg_9639_pp0_iter21_reg <= bayerWindow_93_reg_9639_pp0_iter20_reg;
        bayerWindow_93_reg_9639_pp0_iter22_reg <= bayerWindow_93_reg_9639_pp0_iter21_reg;
        bayerWindow_93_reg_9639_pp0_iter23_reg <= bayerWindow_93_reg_9639_pp0_iter22_reg;
        bayerWindow_93_reg_9639_pp0_iter24_reg <= bayerWindow_93_reg_9639_pp0_iter23_reg;
        bayerWindow_93_reg_9639_pp0_iter4_reg <= bayerWindow_93_reg_9639;
        bayerWindow_93_reg_9639_pp0_iter5_reg <= bayerWindow_93_reg_9639_pp0_iter4_reg;
        bayerWindow_93_reg_9639_pp0_iter6_reg <= bayerWindow_93_reg_9639_pp0_iter5_reg;
        bayerWindow_93_reg_9639_pp0_iter7_reg <= bayerWindow_93_reg_9639_pp0_iter6_reg;
        bayerWindow_93_reg_9639_pp0_iter8_reg <= bayerWindow_93_reg_9639_pp0_iter7_reg;
        bayerWindow_93_reg_9639_pp0_iter9_reg <= bayerWindow_93_reg_9639_pp0_iter8_reg;
        bayerWindow_94_reg_9634_pp0_iter10_reg <= bayerWindow_94_reg_9634_pp0_iter9_reg;
        bayerWindow_94_reg_9634_pp0_iter11_reg <= bayerWindow_94_reg_9634_pp0_iter10_reg;
        bayerWindow_94_reg_9634_pp0_iter12_reg <= bayerWindow_94_reg_9634_pp0_iter11_reg;
        bayerWindow_94_reg_9634_pp0_iter13_reg <= bayerWindow_94_reg_9634_pp0_iter12_reg;
        bayerWindow_94_reg_9634_pp0_iter14_reg <= bayerWindow_94_reg_9634_pp0_iter13_reg;
        bayerWindow_94_reg_9634_pp0_iter15_reg <= bayerWindow_94_reg_9634_pp0_iter14_reg;
        bayerWindow_94_reg_9634_pp0_iter16_reg <= bayerWindow_94_reg_9634_pp0_iter15_reg;
        bayerWindow_94_reg_9634_pp0_iter17_reg <= bayerWindow_94_reg_9634_pp0_iter16_reg;
        bayerWindow_94_reg_9634_pp0_iter18_reg <= bayerWindow_94_reg_9634_pp0_iter17_reg;
        bayerWindow_94_reg_9634_pp0_iter19_reg <= bayerWindow_94_reg_9634_pp0_iter18_reg;
        bayerWindow_94_reg_9634_pp0_iter20_reg <= bayerWindow_94_reg_9634_pp0_iter19_reg;
        bayerWindow_94_reg_9634_pp0_iter21_reg <= bayerWindow_94_reg_9634_pp0_iter20_reg;
        bayerWindow_94_reg_9634_pp0_iter22_reg <= bayerWindow_94_reg_9634_pp0_iter21_reg;
        bayerWindow_94_reg_9634_pp0_iter23_reg <= bayerWindow_94_reg_9634_pp0_iter22_reg;
        bayerWindow_94_reg_9634_pp0_iter24_reg <= bayerWindow_94_reg_9634_pp0_iter23_reg;
        bayerWindow_94_reg_9634_pp0_iter4_reg <= bayerWindow_94_reg_9634;
        bayerWindow_94_reg_9634_pp0_iter5_reg <= bayerWindow_94_reg_9634_pp0_iter4_reg;
        bayerWindow_94_reg_9634_pp0_iter6_reg <= bayerWindow_94_reg_9634_pp0_iter5_reg;
        bayerWindow_94_reg_9634_pp0_iter7_reg <= bayerWindow_94_reg_9634_pp0_iter6_reg;
        bayerWindow_94_reg_9634_pp0_iter8_reg <= bayerWindow_94_reg_9634_pp0_iter7_reg;
        bayerWindow_94_reg_9634_pp0_iter9_reg <= bayerWindow_94_reg_9634_pp0_iter8_reg;
        cmp147_reg_9422_pp0_iter2_reg <= cmp147_reg_9422_pp0_iter1_reg;
        g_3_reg_1325_pp0_iter10_reg <= g_3_reg_1325_pp0_iter9_reg;
        g_3_reg_1325_pp0_iter11_reg <= g_3_reg_1325_pp0_iter10_reg;
        g_3_reg_1325_pp0_iter12_reg <= g_3_reg_1325_pp0_iter11_reg;
        g_3_reg_1325_pp0_iter13_reg <= g_3_reg_1325_pp0_iter12_reg;
        g_3_reg_1325_pp0_iter14_reg <= g_3_reg_1325_pp0_iter13_reg;
        g_3_reg_1325_pp0_iter15_reg <= g_3_reg_1325_pp0_iter14_reg;
        g_3_reg_1325_pp0_iter16_reg <= g_3_reg_1325_pp0_iter15_reg;
        g_3_reg_1325_pp0_iter17_reg <= g_3_reg_1325_pp0_iter16_reg;
        g_3_reg_1325_pp0_iter18_reg <= g_3_reg_1325_pp0_iter17_reg;
        g_3_reg_1325_pp0_iter19_reg <= g_3_reg_1325_pp0_iter18_reg;
        g_3_reg_1325_pp0_iter20_reg <= g_3_reg_1325_pp0_iter19_reg;
        g_3_reg_1325_pp0_iter21_reg <= g_3_reg_1325_pp0_iter20_reg;
        g_3_reg_1325_pp0_iter22_reg <= g_3_reg_1325_pp0_iter21_reg;
        g_3_reg_1325_pp0_iter23_reg <= g_3_reg_1325_pp0_iter22_reg;
        g_3_reg_1325_pp0_iter5_reg <= g_3_reg_1325;
        g_3_reg_1325_pp0_iter6_reg <= g_3_reg_1325_pp0_iter5_reg;
        g_3_reg_1325_pp0_iter7_reg <= g_3_reg_1325_pp0_iter6_reg;
        g_3_reg_1325_pp0_iter8_reg <= g_3_reg_1325_pp0_iter7_reg;
        g_3_reg_1325_pp0_iter9_reg <= g_3_reg_1325_pp0_iter8_reg;
        g_6_reg_1203_pp0_iter10_reg <= g_6_reg_1203_pp0_iter9_reg;
        g_6_reg_1203_pp0_iter11_reg <= g_6_reg_1203_pp0_iter10_reg;
        g_6_reg_1203_pp0_iter12_reg <= g_6_reg_1203_pp0_iter11_reg;
        g_6_reg_1203_pp0_iter13_reg <= g_6_reg_1203_pp0_iter12_reg;
        g_6_reg_1203_pp0_iter14_reg <= g_6_reg_1203_pp0_iter13_reg;
        g_6_reg_1203_pp0_iter15_reg <= g_6_reg_1203_pp0_iter14_reg;
        g_6_reg_1203_pp0_iter16_reg <= g_6_reg_1203_pp0_iter15_reg;
        g_6_reg_1203_pp0_iter17_reg <= g_6_reg_1203_pp0_iter16_reg;
        g_6_reg_1203_pp0_iter18_reg <= g_6_reg_1203_pp0_iter17_reg;
        g_6_reg_1203_pp0_iter19_reg <= g_6_reg_1203_pp0_iter18_reg;
        g_6_reg_1203_pp0_iter20_reg <= g_6_reg_1203_pp0_iter19_reg;
        g_6_reg_1203_pp0_iter21_reg <= g_6_reg_1203_pp0_iter20_reg;
        g_6_reg_1203_pp0_iter22_reg <= g_6_reg_1203_pp0_iter21_reg;
        g_6_reg_1203_pp0_iter23_reg <= g_6_reg_1203_pp0_iter22_reg;
        g_6_reg_1203_pp0_iter4_reg <= g_6_reg_1203;
        g_6_reg_1203_pp0_iter5_reg <= g_6_reg_1203_pp0_iter4_reg;
        g_6_reg_1203_pp0_iter6_reg <= g_6_reg_1203_pp0_iter5_reg;
        g_6_reg_1203_pp0_iter7_reg <= g_6_reg_1203_pp0_iter6_reg;
        g_6_reg_1203_pp0_iter8_reg <= g_6_reg_1203_pp0_iter7_reg;
        g_6_reg_1203_pp0_iter9_reg <= g_6_reg_1203_pp0_iter8_reg;
        g_9_reg_1193_pp0_iter10_reg <= g_9_reg_1193_pp0_iter9_reg;
        g_9_reg_1193_pp0_iter11_reg <= g_9_reg_1193_pp0_iter10_reg;
        g_9_reg_1193_pp0_iter12_reg <= g_9_reg_1193_pp0_iter11_reg;
        g_9_reg_1193_pp0_iter13_reg <= g_9_reg_1193_pp0_iter12_reg;
        g_9_reg_1193_pp0_iter14_reg <= g_9_reg_1193_pp0_iter13_reg;
        g_9_reg_1193_pp0_iter15_reg <= g_9_reg_1193_pp0_iter14_reg;
        g_9_reg_1193_pp0_iter16_reg <= g_9_reg_1193_pp0_iter15_reg;
        g_9_reg_1193_pp0_iter17_reg <= g_9_reg_1193_pp0_iter16_reg;
        g_9_reg_1193_pp0_iter18_reg <= g_9_reg_1193_pp0_iter17_reg;
        g_9_reg_1193_pp0_iter19_reg <= g_9_reg_1193_pp0_iter18_reg;
        g_9_reg_1193_pp0_iter20_reg <= g_9_reg_1193_pp0_iter19_reg;
        g_9_reg_1193_pp0_iter21_reg <= g_9_reg_1193_pp0_iter20_reg;
        g_9_reg_1193_pp0_iter22_reg <= g_9_reg_1193_pp0_iter21_reg;
        g_9_reg_1193_pp0_iter23_reg <= g_9_reg_1193_pp0_iter22_reg;
        g_9_reg_1193_pp0_iter4_reg <= g_9_reg_1193;
        g_9_reg_1193_pp0_iter5_reg <= g_9_reg_1193_pp0_iter4_reg;
        g_9_reg_1193_pp0_iter6_reg <= g_9_reg_1193_pp0_iter5_reg;
        g_9_reg_1193_pp0_iter7_reg <= g_9_reg_1193_pp0_iter6_reg;
        g_9_reg_1193_pp0_iter8_reg <= g_9_reg_1193_pp0_iter7_reg;
        g_9_reg_1193_pp0_iter9_reg <= g_9_reg_1193_pp0_iter8_reg;
        g_reg_1335_pp0_iter10_reg <= g_reg_1335_pp0_iter9_reg;
        g_reg_1335_pp0_iter11_reg <= g_reg_1335_pp0_iter10_reg;
        g_reg_1335_pp0_iter12_reg <= g_reg_1335_pp0_iter11_reg;
        g_reg_1335_pp0_iter13_reg <= g_reg_1335_pp0_iter12_reg;
        g_reg_1335_pp0_iter14_reg <= g_reg_1335_pp0_iter13_reg;
        g_reg_1335_pp0_iter15_reg <= g_reg_1335_pp0_iter14_reg;
        g_reg_1335_pp0_iter16_reg <= g_reg_1335_pp0_iter15_reg;
        g_reg_1335_pp0_iter17_reg <= g_reg_1335_pp0_iter16_reg;
        g_reg_1335_pp0_iter18_reg <= g_reg_1335_pp0_iter17_reg;
        g_reg_1335_pp0_iter19_reg <= g_reg_1335_pp0_iter18_reg;
        g_reg_1335_pp0_iter20_reg <= g_reg_1335_pp0_iter19_reg;
        g_reg_1335_pp0_iter21_reg <= g_reg_1335_pp0_iter20_reg;
        g_reg_1335_pp0_iter22_reg <= g_reg_1335_pp0_iter21_reg;
        g_reg_1335_pp0_iter23_reg <= g_reg_1335_pp0_iter22_reg;
        g_reg_1335_pp0_iter5_reg <= g_reg_1335;
        g_reg_1335_pp0_iter6_reg <= g_reg_1335_pp0_iter5_reg;
        g_reg_1335_pp0_iter7_reg <= g_reg_1335_pp0_iter6_reg;
        g_reg_1335_pp0_iter8_reg <= g_reg_1335_pp0_iter7_reg;
        g_reg_1335_pp0_iter9_reg <= g_reg_1335_pp0_iter8_reg;
        icmp_ln318_reg_9409_pp0_iter10_reg <= icmp_ln318_reg_9409_pp0_iter9_reg;
        icmp_ln318_reg_9409_pp0_iter11_reg <= icmp_ln318_reg_9409_pp0_iter10_reg;
        icmp_ln318_reg_9409_pp0_iter12_reg <= icmp_ln318_reg_9409_pp0_iter11_reg;
        icmp_ln318_reg_9409_pp0_iter13_reg <= icmp_ln318_reg_9409_pp0_iter12_reg;
        icmp_ln318_reg_9409_pp0_iter14_reg <= icmp_ln318_reg_9409_pp0_iter13_reg;
        icmp_ln318_reg_9409_pp0_iter15_reg <= icmp_ln318_reg_9409_pp0_iter14_reg;
        icmp_ln318_reg_9409_pp0_iter16_reg <= icmp_ln318_reg_9409_pp0_iter15_reg;
        icmp_ln318_reg_9409_pp0_iter17_reg <= icmp_ln318_reg_9409_pp0_iter16_reg;
        icmp_ln318_reg_9409_pp0_iter18_reg <= icmp_ln318_reg_9409_pp0_iter17_reg;
        icmp_ln318_reg_9409_pp0_iter19_reg <= icmp_ln318_reg_9409_pp0_iter18_reg;
        icmp_ln318_reg_9409_pp0_iter20_reg <= icmp_ln318_reg_9409_pp0_iter19_reg;
        icmp_ln318_reg_9409_pp0_iter21_reg <= icmp_ln318_reg_9409_pp0_iter20_reg;
        icmp_ln318_reg_9409_pp0_iter22_reg <= icmp_ln318_reg_9409_pp0_iter21_reg;
        icmp_ln318_reg_9409_pp0_iter23_reg <= icmp_ln318_reg_9409_pp0_iter22_reg;
        icmp_ln318_reg_9409_pp0_iter24_reg <= icmp_ln318_reg_9409_pp0_iter23_reg;
        icmp_ln318_reg_9409_pp0_iter2_reg <= icmp_ln318_reg_9409_pp0_iter1_reg;
        icmp_ln318_reg_9409_pp0_iter3_reg <= icmp_ln318_reg_9409_pp0_iter2_reg;
        icmp_ln318_reg_9409_pp0_iter4_reg <= icmp_ln318_reg_9409_pp0_iter3_reg;
        icmp_ln318_reg_9409_pp0_iter5_reg <= icmp_ln318_reg_9409_pp0_iter4_reg;
        icmp_ln318_reg_9409_pp0_iter6_reg <= icmp_ln318_reg_9409_pp0_iter5_reg;
        icmp_ln318_reg_9409_pp0_iter7_reg <= icmp_ln318_reg_9409_pp0_iter6_reg;
        icmp_ln318_reg_9409_pp0_iter8_reg <= icmp_ln318_reg_9409_pp0_iter7_reg;
        icmp_ln318_reg_9409_pp0_iter9_reg <= icmp_ln318_reg_9409_pp0_iter8_reg;
        icmp_ln328_reg_9418_pp0_iter2_reg <= icmp_ln328_reg_9418_pp0_iter1_reg;
        linebuf_yuv_1_addr_reg_9466_pp0_iter2_reg <= linebuf_yuv_1_addr_reg_9466;
        linebuf_yuv_2_addr_reg_9472_pp0_iter2_reg <= linebuf_yuv_2_addr_reg_9472;
        linebuf_yuv_3_addr_reg_9478_pp0_iter2_reg <= linebuf_yuv_3_addr_reg_9478;
        lshr_ln501_10_reg_11862 <= {{grp_fu_7893_p2[17:8]}};
        lshr_ln501_11_reg_11867 <= {{grp_fu_7901_p2[17:8]}};
        lshr_ln501_12_reg_11872 <= {{grp_fu_7909_p2[17:8]}};
        lshr_ln501_13_reg_11877 <= {{grp_fu_7917_p2[17:8]}};
        lshr_ln501_14_reg_11882 <= {{grp_fu_7925_p2[17:8]}};
        lshr_ln501_1_reg_11812 <= {{grp_fu_7813_p2[17:8]}};
        lshr_ln501_2_reg_11817 <= {{grp_fu_7821_p2[17:8]}};
        lshr_ln501_3_reg_11822 <= {{grp_fu_7829_p2[17:8]}};
        lshr_ln501_4_reg_11827 <= {{grp_fu_7837_p2[17:8]}};
        lshr_ln501_5_reg_11832 <= {{grp_fu_7845_p2[17:8]}};
        lshr_ln501_6_reg_11837 <= {{grp_fu_7853_p2[17:8]}};
        lshr_ln501_7_reg_11842 <= {{grp_fu_7861_p2[17:8]}};
        lshr_ln501_8_reg_11847 <= {{grp_fu_7869_p2[17:8]}};
        lshr_ln501_9_reg_11852 <= {{grp_fu_7877_p2[17:8]}};
        lshr_ln501_s_reg_11857 <= {{grp_fu_7885_p2[17:8]}};
        lshr_ln_reg_11807 <= {{grp_fu_7805_p2[17:8]}};
        mean_10_reg_10851 <= mean_10_fu_5912_p3;
        mean_11_reg_10859 <= mean_11_fu_5947_p3;
        mean_12_reg_10867 <= mean_12_fu_5982_p3;
        mean_13_reg_10875 <= mean_13_fu_6017_p3;
        mean_14_reg_10883 <= mean_14_fu_6052_p3;
        mean_15_reg_10891 <= mean_15_fu_6087_p3;
        mean_1_reg_10779 <= mean_1_fu_5597_p3;
        mean_2_reg_10787 <= mean_2_fu_5632_p3;
        mean_3_reg_10795 <= mean_3_fu_5667_p3;
        mean_4_reg_10803 <= mean_4_fu_5702_p3;
        mean_5_reg_10811 <= mean_5_fu_5737_p3;
        mean_6_reg_10819 <= mean_6_fu_5772_p3;
        mean_7_reg_10827 <= mean_7_fu_5807_p3;
        mean_8_reg_10835 <= mean_8_fu_5842_p3;
        mean_9_reg_10843 <= mean_9_fu_5877_p3;
        mean_reg_10771 <= mean_fu_5562_p3;
        mul_ln504_10_reg_12072 <= grp_fu_8189_p2;
        mul_ln504_13_reg_12077 <= grp_fu_8216_p2;
        mul_ln504_14_reg_12082 <= grp_fu_8225_p2;
        mul_ln504_1_reg_12047 <= grp_fu_8108_p2;
        mul_ln504_2_reg_12052 <= grp_fu_8117_p2;
        mul_ln504_5_reg_12057 <= grp_fu_8144_p2;
        mul_ln504_6_reg_12062 <= grp_fu_8153_p2;
        mul_ln504_9_reg_12067 <= grp_fu_8180_p2;
        p_load126_reg_9702_pp0_iter10_reg <= p_load126_reg_9702_pp0_iter9_reg;
        p_load126_reg_9702_pp0_iter11_reg <= p_load126_reg_9702_pp0_iter10_reg;
        p_load126_reg_9702_pp0_iter12_reg <= p_load126_reg_9702_pp0_iter11_reg;
        p_load126_reg_9702_pp0_iter13_reg <= p_load126_reg_9702_pp0_iter12_reg;
        p_load126_reg_9702_pp0_iter14_reg <= p_load126_reg_9702_pp0_iter13_reg;
        p_load126_reg_9702_pp0_iter15_reg <= p_load126_reg_9702_pp0_iter14_reg;
        p_load126_reg_9702_pp0_iter16_reg <= p_load126_reg_9702_pp0_iter15_reg;
        p_load126_reg_9702_pp0_iter17_reg <= p_load126_reg_9702_pp0_iter16_reg;
        p_load126_reg_9702_pp0_iter18_reg <= p_load126_reg_9702_pp0_iter17_reg;
        p_load126_reg_9702_pp0_iter19_reg <= p_load126_reg_9702_pp0_iter18_reg;
        p_load126_reg_9702_pp0_iter20_reg <= p_load126_reg_9702_pp0_iter19_reg;
        p_load126_reg_9702_pp0_iter21_reg <= p_load126_reg_9702_pp0_iter20_reg;
        p_load126_reg_9702_pp0_iter22_reg <= p_load126_reg_9702_pp0_iter21_reg;
        p_load126_reg_9702_pp0_iter23_reg <= p_load126_reg_9702_pp0_iter22_reg;
        p_load126_reg_9702_pp0_iter24_reg <= p_load126_reg_9702_pp0_iter23_reg;
        p_load126_reg_9702_pp0_iter4_reg <= p_load126_reg_9702;
        p_load126_reg_9702_pp0_iter5_reg <= p_load126_reg_9702_pp0_iter4_reg;
        p_load126_reg_9702_pp0_iter6_reg <= p_load126_reg_9702_pp0_iter5_reg;
        p_load126_reg_9702_pp0_iter7_reg <= p_load126_reg_9702_pp0_iter6_reg;
        p_load126_reg_9702_pp0_iter8_reg <= p_load126_reg_9702_pp0_iter7_reg;
        p_load126_reg_9702_pp0_iter9_reg <= p_load126_reg_9702_pp0_iter8_reg;
        p_load127_reg_9696_pp0_iter10_reg <= p_load127_reg_9696_pp0_iter9_reg;
        p_load127_reg_9696_pp0_iter11_reg <= p_load127_reg_9696_pp0_iter10_reg;
        p_load127_reg_9696_pp0_iter12_reg <= p_load127_reg_9696_pp0_iter11_reg;
        p_load127_reg_9696_pp0_iter13_reg <= p_load127_reg_9696_pp0_iter12_reg;
        p_load127_reg_9696_pp0_iter14_reg <= p_load127_reg_9696_pp0_iter13_reg;
        p_load127_reg_9696_pp0_iter15_reg <= p_load127_reg_9696_pp0_iter14_reg;
        p_load127_reg_9696_pp0_iter16_reg <= p_load127_reg_9696_pp0_iter15_reg;
        p_load127_reg_9696_pp0_iter17_reg <= p_load127_reg_9696_pp0_iter16_reg;
        p_load127_reg_9696_pp0_iter18_reg <= p_load127_reg_9696_pp0_iter17_reg;
        p_load127_reg_9696_pp0_iter19_reg <= p_load127_reg_9696_pp0_iter18_reg;
        p_load127_reg_9696_pp0_iter20_reg <= p_load127_reg_9696_pp0_iter19_reg;
        p_load127_reg_9696_pp0_iter21_reg <= p_load127_reg_9696_pp0_iter20_reg;
        p_load127_reg_9696_pp0_iter22_reg <= p_load127_reg_9696_pp0_iter21_reg;
        p_load127_reg_9696_pp0_iter23_reg <= p_load127_reg_9696_pp0_iter22_reg;
        p_load127_reg_9696_pp0_iter24_reg <= p_load127_reg_9696_pp0_iter23_reg;
        p_load127_reg_9696_pp0_iter4_reg <= p_load127_reg_9696;
        p_load127_reg_9696_pp0_iter5_reg <= p_load127_reg_9696_pp0_iter4_reg;
        p_load127_reg_9696_pp0_iter6_reg <= p_load127_reg_9696_pp0_iter5_reg;
        p_load127_reg_9696_pp0_iter7_reg <= p_load127_reg_9696_pp0_iter6_reg;
        p_load127_reg_9696_pp0_iter8_reg <= p_load127_reg_9696_pp0_iter7_reg;
        p_load127_reg_9696_pp0_iter9_reg <= p_load127_reg_9696_pp0_iter8_reg;
        p_load128_reg_9690_pp0_iter10_reg <= p_load128_reg_9690_pp0_iter9_reg;
        p_load128_reg_9690_pp0_iter11_reg <= p_load128_reg_9690_pp0_iter10_reg;
        p_load128_reg_9690_pp0_iter12_reg <= p_load128_reg_9690_pp0_iter11_reg;
        p_load128_reg_9690_pp0_iter13_reg <= p_load128_reg_9690_pp0_iter12_reg;
        p_load128_reg_9690_pp0_iter14_reg <= p_load128_reg_9690_pp0_iter13_reg;
        p_load128_reg_9690_pp0_iter15_reg <= p_load128_reg_9690_pp0_iter14_reg;
        p_load128_reg_9690_pp0_iter16_reg <= p_load128_reg_9690_pp0_iter15_reg;
        p_load128_reg_9690_pp0_iter17_reg <= p_load128_reg_9690_pp0_iter16_reg;
        p_load128_reg_9690_pp0_iter18_reg <= p_load128_reg_9690_pp0_iter17_reg;
        p_load128_reg_9690_pp0_iter19_reg <= p_load128_reg_9690_pp0_iter18_reg;
        p_load128_reg_9690_pp0_iter20_reg <= p_load128_reg_9690_pp0_iter19_reg;
        p_load128_reg_9690_pp0_iter21_reg <= p_load128_reg_9690_pp0_iter20_reg;
        p_load128_reg_9690_pp0_iter22_reg <= p_load128_reg_9690_pp0_iter21_reg;
        p_load128_reg_9690_pp0_iter23_reg <= p_load128_reg_9690_pp0_iter22_reg;
        p_load128_reg_9690_pp0_iter24_reg <= p_load128_reg_9690_pp0_iter23_reg;
        p_load128_reg_9690_pp0_iter4_reg <= p_load128_reg_9690;
        p_load128_reg_9690_pp0_iter5_reg <= p_load128_reg_9690_pp0_iter4_reg;
        p_load128_reg_9690_pp0_iter6_reg <= p_load128_reg_9690_pp0_iter5_reg;
        p_load128_reg_9690_pp0_iter7_reg <= p_load128_reg_9690_pp0_iter6_reg;
        p_load128_reg_9690_pp0_iter8_reg <= p_load128_reg_9690_pp0_iter7_reg;
        p_load128_reg_9690_pp0_iter9_reg <= p_load128_reg_9690_pp0_iter8_reg;
        p_load129_reg_9684_pp0_iter10_reg <= p_load129_reg_9684_pp0_iter9_reg;
        p_load129_reg_9684_pp0_iter11_reg <= p_load129_reg_9684_pp0_iter10_reg;
        p_load129_reg_9684_pp0_iter12_reg <= p_load129_reg_9684_pp0_iter11_reg;
        p_load129_reg_9684_pp0_iter13_reg <= p_load129_reg_9684_pp0_iter12_reg;
        p_load129_reg_9684_pp0_iter14_reg <= p_load129_reg_9684_pp0_iter13_reg;
        p_load129_reg_9684_pp0_iter15_reg <= p_load129_reg_9684_pp0_iter14_reg;
        p_load129_reg_9684_pp0_iter16_reg <= p_load129_reg_9684_pp0_iter15_reg;
        p_load129_reg_9684_pp0_iter17_reg <= p_load129_reg_9684_pp0_iter16_reg;
        p_load129_reg_9684_pp0_iter18_reg <= p_load129_reg_9684_pp0_iter17_reg;
        p_load129_reg_9684_pp0_iter19_reg <= p_load129_reg_9684_pp0_iter18_reg;
        p_load129_reg_9684_pp0_iter20_reg <= p_load129_reg_9684_pp0_iter19_reg;
        p_load129_reg_9684_pp0_iter21_reg <= p_load129_reg_9684_pp0_iter20_reg;
        p_load129_reg_9684_pp0_iter22_reg <= p_load129_reg_9684_pp0_iter21_reg;
        p_load129_reg_9684_pp0_iter23_reg <= p_load129_reg_9684_pp0_iter22_reg;
        p_load129_reg_9684_pp0_iter24_reg <= p_load129_reg_9684_pp0_iter23_reg;
        p_load129_reg_9684_pp0_iter4_reg <= p_load129_reg_9684;
        p_load129_reg_9684_pp0_iter5_reg <= p_load129_reg_9684_pp0_iter4_reg;
        p_load129_reg_9684_pp0_iter6_reg <= p_load129_reg_9684_pp0_iter5_reg;
        p_load129_reg_9684_pp0_iter7_reg <= p_load129_reg_9684_pp0_iter6_reg;
        p_load129_reg_9684_pp0_iter8_reg <= p_load129_reg_9684_pp0_iter7_reg;
        p_load129_reg_9684_pp0_iter9_reg <= p_load129_reg_9684_pp0_iter8_reg;
        p_load130_reg_9678_pp0_iter10_reg <= p_load130_reg_9678_pp0_iter9_reg;
        p_load130_reg_9678_pp0_iter11_reg <= p_load130_reg_9678_pp0_iter10_reg;
        p_load130_reg_9678_pp0_iter12_reg <= p_load130_reg_9678_pp0_iter11_reg;
        p_load130_reg_9678_pp0_iter13_reg <= p_load130_reg_9678_pp0_iter12_reg;
        p_load130_reg_9678_pp0_iter14_reg <= p_load130_reg_9678_pp0_iter13_reg;
        p_load130_reg_9678_pp0_iter15_reg <= p_load130_reg_9678_pp0_iter14_reg;
        p_load130_reg_9678_pp0_iter16_reg <= p_load130_reg_9678_pp0_iter15_reg;
        p_load130_reg_9678_pp0_iter17_reg <= p_load130_reg_9678_pp0_iter16_reg;
        p_load130_reg_9678_pp0_iter18_reg <= p_load130_reg_9678_pp0_iter17_reg;
        p_load130_reg_9678_pp0_iter19_reg <= p_load130_reg_9678_pp0_iter18_reg;
        p_load130_reg_9678_pp0_iter20_reg <= p_load130_reg_9678_pp0_iter19_reg;
        p_load130_reg_9678_pp0_iter21_reg <= p_load130_reg_9678_pp0_iter20_reg;
        p_load130_reg_9678_pp0_iter22_reg <= p_load130_reg_9678_pp0_iter21_reg;
        p_load130_reg_9678_pp0_iter23_reg <= p_load130_reg_9678_pp0_iter22_reg;
        p_load130_reg_9678_pp0_iter24_reg <= p_load130_reg_9678_pp0_iter23_reg;
        p_load130_reg_9678_pp0_iter4_reg <= p_load130_reg_9678;
        p_load130_reg_9678_pp0_iter5_reg <= p_load130_reg_9678_pp0_iter4_reg;
        p_load130_reg_9678_pp0_iter6_reg <= p_load130_reg_9678_pp0_iter5_reg;
        p_load130_reg_9678_pp0_iter7_reg <= p_load130_reg_9678_pp0_iter6_reg;
        p_load130_reg_9678_pp0_iter8_reg <= p_load130_reg_9678_pp0_iter7_reg;
        p_load130_reg_9678_pp0_iter9_reg <= p_load130_reg_9678_pp0_iter8_reg;
        p_load131_reg_9672_pp0_iter10_reg <= p_load131_reg_9672_pp0_iter9_reg;
        p_load131_reg_9672_pp0_iter11_reg <= p_load131_reg_9672_pp0_iter10_reg;
        p_load131_reg_9672_pp0_iter12_reg <= p_load131_reg_9672_pp0_iter11_reg;
        p_load131_reg_9672_pp0_iter13_reg <= p_load131_reg_9672_pp0_iter12_reg;
        p_load131_reg_9672_pp0_iter14_reg <= p_load131_reg_9672_pp0_iter13_reg;
        p_load131_reg_9672_pp0_iter15_reg <= p_load131_reg_9672_pp0_iter14_reg;
        p_load131_reg_9672_pp0_iter16_reg <= p_load131_reg_9672_pp0_iter15_reg;
        p_load131_reg_9672_pp0_iter17_reg <= p_load131_reg_9672_pp0_iter16_reg;
        p_load131_reg_9672_pp0_iter18_reg <= p_load131_reg_9672_pp0_iter17_reg;
        p_load131_reg_9672_pp0_iter19_reg <= p_load131_reg_9672_pp0_iter18_reg;
        p_load131_reg_9672_pp0_iter20_reg <= p_load131_reg_9672_pp0_iter19_reg;
        p_load131_reg_9672_pp0_iter21_reg <= p_load131_reg_9672_pp0_iter20_reg;
        p_load131_reg_9672_pp0_iter22_reg <= p_load131_reg_9672_pp0_iter21_reg;
        p_load131_reg_9672_pp0_iter23_reg <= p_load131_reg_9672_pp0_iter22_reg;
        p_load131_reg_9672_pp0_iter24_reg <= p_load131_reg_9672_pp0_iter23_reg;
        p_load131_reg_9672_pp0_iter4_reg <= p_load131_reg_9672;
        p_load131_reg_9672_pp0_iter5_reg <= p_load131_reg_9672_pp0_iter4_reg;
        p_load131_reg_9672_pp0_iter6_reg <= p_load131_reg_9672_pp0_iter5_reg;
        p_load131_reg_9672_pp0_iter7_reg <= p_load131_reg_9672_pp0_iter6_reg;
        p_load131_reg_9672_pp0_iter8_reg <= p_load131_reg_9672_pp0_iter7_reg;
        p_load131_reg_9672_pp0_iter9_reg <= p_load131_reg_9672_pp0_iter8_reg;
        p_load132_reg_9666_pp0_iter10_reg <= p_load132_reg_9666_pp0_iter9_reg;
        p_load132_reg_9666_pp0_iter11_reg <= p_load132_reg_9666_pp0_iter10_reg;
        p_load132_reg_9666_pp0_iter12_reg <= p_load132_reg_9666_pp0_iter11_reg;
        p_load132_reg_9666_pp0_iter13_reg <= p_load132_reg_9666_pp0_iter12_reg;
        p_load132_reg_9666_pp0_iter14_reg <= p_load132_reg_9666_pp0_iter13_reg;
        p_load132_reg_9666_pp0_iter15_reg <= p_load132_reg_9666_pp0_iter14_reg;
        p_load132_reg_9666_pp0_iter16_reg <= p_load132_reg_9666_pp0_iter15_reg;
        p_load132_reg_9666_pp0_iter17_reg <= p_load132_reg_9666_pp0_iter16_reg;
        p_load132_reg_9666_pp0_iter18_reg <= p_load132_reg_9666_pp0_iter17_reg;
        p_load132_reg_9666_pp0_iter19_reg <= p_load132_reg_9666_pp0_iter18_reg;
        p_load132_reg_9666_pp0_iter20_reg <= p_load132_reg_9666_pp0_iter19_reg;
        p_load132_reg_9666_pp0_iter21_reg <= p_load132_reg_9666_pp0_iter20_reg;
        p_load132_reg_9666_pp0_iter22_reg <= p_load132_reg_9666_pp0_iter21_reg;
        p_load132_reg_9666_pp0_iter23_reg <= p_load132_reg_9666_pp0_iter22_reg;
        p_load132_reg_9666_pp0_iter24_reg <= p_load132_reg_9666_pp0_iter23_reg;
        p_load132_reg_9666_pp0_iter4_reg <= p_load132_reg_9666;
        p_load132_reg_9666_pp0_iter5_reg <= p_load132_reg_9666_pp0_iter4_reg;
        p_load132_reg_9666_pp0_iter6_reg <= p_load132_reg_9666_pp0_iter5_reg;
        p_load132_reg_9666_pp0_iter7_reg <= p_load132_reg_9666_pp0_iter6_reg;
        p_load132_reg_9666_pp0_iter8_reg <= p_load132_reg_9666_pp0_iter7_reg;
        p_load132_reg_9666_pp0_iter9_reg <= p_load132_reg_9666_pp0_iter8_reg;
        p_load133_reg_9660_pp0_iter10_reg <= p_load133_reg_9660_pp0_iter9_reg;
        p_load133_reg_9660_pp0_iter11_reg <= p_load133_reg_9660_pp0_iter10_reg;
        p_load133_reg_9660_pp0_iter12_reg <= p_load133_reg_9660_pp0_iter11_reg;
        p_load133_reg_9660_pp0_iter13_reg <= p_load133_reg_9660_pp0_iter12_reg;
        p_load133_reg_9660_pp0_iter14_reg <= p_load133_reg_9660_pp0_iter13_reg;
        p_load133_reg_9660_pp0_iter15_reg <= p_load133_reg_9660_pp0_iter14_reg;
        p_load133_reg_9660_pp0_iter16_reg <= p_load133_reg_9660_pp0_iter15_reg;
        p_load133_reg_9660_pp0_iter17_reg <= p_load133_reg_9660_pp0_iter16_reg;
        p_load133_reg_9660_pp0_iter18_reg <= p_load133_reg_9660_pp0_iter17_reg;
        p_load133_reg_9660_pp0_iter19_reg <= p_load133_reg_9660_pp0_iter18_reg;
        p_load133_reg_9660_pp0_iter20_reg <= p_load133_reg_9660_pp0_iter19_reg;
        p_load133_reg_9660_pp0_iter21_reg <= p_load133_reg_9660_pp0_iter20_reg;
        p_load133_reg_9660_pp0_iter22_reg <= p_load133_reg_9660_pp0_iter21_reg;
        p_load133_reg_9660_pp0_iter23_reg <= p_load133_reg_9660_pp0_iter22_reg;
        p_load133_reg_9660_pp0_iter24_reg <= p_load133_reg_9660_pp0_iter23_reg;
        p_load133_reg_9660_pp0_iter4_reg <= p_load133_reg_9660;
        p_load133_reg_9660_pp0_iter5_reg <= p_load133_reg_9660_pp0_iter4_reg;
        p_load133_reg_9660_pp0_iter6_reg <= p_load133_reg_9660_pp0_iter5_reg;
        p_load133_reg_9660_pp0_iter7_reg <= p_load133_reg_9660_pp0_iter6_reg;
        p_load133_reg_9660_pp0_iter8_reg <= p_load133_reg_9660_pp0_iter7_reg;
        p_load133_reg_9660_pp0_iter9_reg <= p_load133_reg_9660_pp0_iter8_reg;
        p_load134_reg_9654_pp0_iter10_reg <= p_load134_reg_9654_pp0_iter9_reg;
        p_load134_reg_9654_pp0_iter11_reg <= p_load134_reg_9654_pp0_iter10_reg;
        p_load134_reg_9654_pp0_iter12_reg <= p_load134_reg_9654_pp0_iter11_reg;
        p_load134_reg_9654_pp0_iter13_reg <= p_load134_reg_9654_pp0_iter12_reg;
        p_load134_reg_9654_pp0_iter14_reg <= p_load134_reg_9654_pp0_iter13_reg;
        p_load134_reg_9654_pp0_iter15_reg <= p_load134_reg_9654_pp0_iter14_reg;
        p_load134_reg_9654_pp0_iter16_reg <= p_load134_reg_9654_pp0_iter15_reg;
        p_load134_reg_9654_pp0_iter17_reg <= p_load134_reg_9654_pp0_iter16_reg;
        p_load134_reg_9654_pp0_iter18_reg <= p_load134_reg_9654_pp0_iter17_reg;
        p_load134_reg_9654_pp0_iter19_reg <= p_load134_reg_9654_pp0_iter18_reg;
        p_load134_reg_9654_pp0_iter20_reg <= p_load134_reg_9654_pp0_iter19_reg;
        p_load134_reg_9654_pp0_iter21_reg <= p_load134_reg_9654_pp0_iter20_reg;
        p_load134_reg_9654_pp0_iter22_reg <= p_load134_reg_9654_pp0_iter21_reg;
        p_load134_reg_9654_pp0_iter23_reg <= p_load134_reg_9654_pp0_iter22_reg;
        p_load134_reg_9654_pp0_iter24_reg <= p_load134_reg_9654_pp0_iter23_reg;
        p_load134_reg_9654_pp0_iter4_reg <= p_load134_reg_9654;
        p_load134_reg_9654_pp0_iter5_reg <= p_load134_reg_9654_pp0_iter4_reg;
        p_load134_reg_9654_pp0_iter6_reg <= p_load134_reg_9654_pp0_iter5_reg;
        p_load134_reg_9654_pp0_iter7_reg <= p_load134_reg_9654_pp0_iter6_reg;
        p_load134_reg_9654_pp0_iter8_reg <= p_load134_reg_9654_pp0_iter7_reg;
        p_load134_reg_9654_pp0_iter9_reg <= p_load134_reg_9654_pp0_iter8_reg;
        p_load_reg_9708_pp0_iter10_reg <= p_load_reg_9708_pp0_iter9_reg;
        p_load_reg_9708_pp0_iter11_reg <= p_load_reg_9708_pp0_iter10_reg;
        p_load_reg_9708_pp0_iter12_reg <= p_load_reg_9708_pp0_iter11_reg;
        p_load_reg_9708_pp0_iter13_reg <= p_load_reg_9708_pp0_iter12_reg;
        p_load_reg_9708_pp0_iter14_reg <= p_load_reg_9708_pp0_iter13_reg;
        p_load_reg_9708_pp0_iter15_reg <= p_load_reg_9708_pp0_iter14_reg;
        p_load_reg_9708_pp0_iter16_reg <= p_load_reg_9708_pp0_iter15_reg;
        p_load_reg_9708_pp0_iter17_reg <= p_load_reg_9708_pp0_iter16_reg;
        p_load_reg_9708_pp0_iter18_reg <= p_load_reg_9708_pp0_iter17_reg;
        p_load_reg_9708_pp0_iter19_reg <= p_load_reg_9708_pp0_iter18_reg;
        p_load_reg_9708_pp0_iter20_reg <= p_load_reg_9708_pp0_iter19_reg;
        p_load_reg_9708_pp0_iter21_reg <= p_load_reg_9708_pp0_iter20_reg;
        p_load_reg_9708_pp0_iter22_reg <= p_load_reg_9708_pp0_iter21_reg;
        p_load_reg_9708_pp0_iter23_reg <= p_load_reg_9708_pp0_iter22_reg;
        p_load_reg_9708_pp0_iter24_reg <= p_load_reg_9708_pp0_iter23_reg;
        p_load_reg_9708_pp0_iter4_reg <= p_load_reg_9708;
        p_load_reg_9708_pp0_iter5_reg <= p_load_reg_9708_pp0_iter4_reg;
        p_load_reg_9708_pp0_iter6_reg <= p_load_reg_9708_pp0_iter5_reg;
        p_load_reg_9708_pp0_iter7_reg <= p_load_reg_9708_pp0_iter6_reg;
        p_load_reg_9708_pp0_iter8_reg <= p_load_reg_9708_pp0_iter7_reg;
        p_load_reg_9708_pp0_iter9_reg <= p_load_reg_9708_pp0_iter8_reg;
        select_ln510_1_reg_12260 <= select_ln510_1_fu_8778_p3;
        select_ln510_2_reg_12265 <= select_ln510_2_fu_8834_p3;
        select_ln510_3_reg_12270 <= select_ln510_3_fu_8890_p3;
        select_ln510_reg_12255 <= select_ln510_fu_8722_p3;
        sext_ln465_10_reg_10363 <= sext_ln465_10_fu_4715_p1;
        sext_ln465_10_reg_10363_pp0_iter6_reg <= sext_ln465_10_reg_10363;
        sext_ln465_12_reg_10506 <= sext_ln465_12_fu_4986_p1;
        sext_ln465_12_reg_10506_pp0_iter6_reg <= sext_ln465_12_reg_10506;
        sext_ln465_13_reg_10495 <= sext_ln465_13_fu_4980_p1;
        sext_ln465_13_reg_10495_pp0_iter6_reg <= sext_ln465_13_reg_10495;
        sext_ln465_14_reg_10501 <= sext_ln465_14_fu_4983_p1;
        sext_ln465_14_reg_10501_pp0_iter6_reg <= sext_ln465_14_reg_10501;
        sext_ln465_16_reg_10511 <= sext_ln465_16_fu_4989_p1;
        sext_ln465_16_reg_10511_pp0_iter6_reg <= sext_ln465_16_reg_10511;
        sext_ln465_18_reg_10644 <= sext_ln465_18_fu_5273_p1;
        sext_ln465_18_reg_10644_pp0_iter6_reg <= sext_ln465_18_reg_10644;
        sext_ln465_19_reg_10633 <= sext_ln465_19_fu_5267_p1;
        sext_ln465_19_reg_10633_pp0_iter6_reg <= sext_ln465_19_reg_10633;
        sext_ln465_1_reg_10225 <= sext_ln465_1_fu_4407_p1;
        sext_ln465_1_reg_10225_pp0_iter6_reg <= sext_ln465_1_reg_10225;
        sext_ln465_20_reg_10639 <= sext_ln465_20_fu_5270_p1;
        sext_ln465_20_reg_10639_pp0_iter6_reg <= sext_ln465_20_reg_10639;
        sext_ln465_22_reg_10649 <= sext_ln465_22_fu_5276_p1;
        sext_ln465_22_reg_10649_pp0_iter6_reg <= sext_ln465_22_reg_10649;
        sext_ln465_2_reg_10230 <= sext_ln465_2_fu_4410_p1;
        sext_ln465_2_reg_10230_pp0_iter6_reg <= sext_ln465_2_reg_10230;
        sext_ln465_3_reg_10235 <= sext_ln465_3_fu_4413_p1;
        sext_ln465_3_reg_10235_pp0_iter6_reg <= sext_ln465_3_reg_10235;
        sext_ln465_6_reg_10357 <= sext_ln465_6_fu_4712_p1;
        sext_ln465_6_reg_10357_pp0_iter6_reg <= sext_ln465_6_reg_10357;
        sext_ln465_7_reg_10368 <= sext_ln465_7_fu_4718_p1;
        sext_ln465_7_reg_10368_pp0_iter6_reg <= sext_ln465_7_reg_10368;
        sext_ln465_8_reg_10373 <= sext_ln465_8_fu_4721_p1;
        sext_ln465_8_reg_10373_pp0_iter6_reg <= sext_ln465_8_reg_10373;
        sext_ln465_reg_10219 <= sext_ln465_fu_4404_p1;
        sext_ln465_reg_10219_pp0_iter6_reg <= sext_ln465_reg_10219;
        sext_ln466_10_reg_10402 <= sext_ln466_10_fu_4771_p1;
        sext_ln466_10_reg_10402_pp0_iter6_reg <= sext_ln466_10_reg_10402;
        sext_ln466_12_reg_10523 <= sext_ln466_12_fu_5018_p1;
        sext_ln466_12_reg_10523_pp0_iter6_reg <= sext_ln466_12_reg_10523;
        sext_ln466_13_reg_10528 <= sext_ln466_13_fu_5021_p1;
        sext_ln466_13_reg_10528_pp0_iter6_reg <= sext_ln466_13_reg_10528;
        sext_ln466_14_reg_10534 <= sext_ln466_14_fu_5024_p1;
        sext_ln466_14_reg_10534_pp0_iter6_reg <= sext_ln466_14_reg_10534;
        sext_ln466_16_reg_10540 <= sext_ln466_16_fu_5037_p1;
        sext_ln466_16_reg_10540_pp0_iter6_reg <= sext_ln466_16_reg_10540;
        sext_ln466_18_reg_10661 <= sext_ln466_18_fu_5305_p1;
        sext_ln466_18_reg_10661_pp0_iter6_reg <= sext_ln466_18_reg_10661;
        sext_ln466_19_reg_10666 <= sext_ln466_19_fu_5308_p1;
        sext_ln466_19_reg_10666_pp0_iter6_reg <= sext_ln466_19_reg_10666;
        sext_ln466_1_reg_10252 <= sext_ln466_1_fu_4445_p1;
        sext_ln466_1_reg_10252_pp0_iter6_reg <= sext_ln466_1_reg_10252;
        sext_ln466_20_reg_10672 <= sext_ln466_20_fu_5312_p1;
        sext_ln466_20_reg_10672_pp0_iter6_reg <= sext_ln466_20_reg_10672;
        sext_ln466_22_reg_10678 <= sext_ln466_22_fu_5325_p1;
        sext_ln466_22_reg_10678_pp0_iter6_reg <= sext_ln466_22_reg_10678;
        sext_ln466_2_reg_10258 <= sext_ln466_2_fu_4448_p1;
        sext_ln466_2_reg_10258_pp0_iter6_reg <= sext_ln466_2_reg_10258;
        sext_ln466_4_reg_10264 <= sext_ln466_4_fu_4461_p1;
        sext_ln466_4_reg_10264_pp0_iter6_reg <= sext_ln466_4_reg_10264;
        sext_ln466_6_reg_10385 <= sext_ln466_6_fu_4750_p1;
        sext_ln466_6_reg_10385_pp0_iter6_reg <= sext_ln466_6_reg_10385;
        sext_ln466_7_reg_10390 <= sext_ln466_7_fu_4753_p1;
        sext_ln466_7_reg_10390_pp0_iter6_reg <= sext_ln466_7_reg_10390;
        sext_ln466_8_reg_10396 <= sext_ln466_8_fu_4757_p1;
        sext_ln466_8_reg_10396_pp0_iter6_reg <= sext_ln466_8_reg_10396;
        sext_ln466_reg_10247 <= sext_ln466_fu_4442_p1;
        sext_ln466_reg_10247_pp0_iter6_reg <= sext_ln466_reg_10247;
        sext_ln467_10_reg_10694 <= sext_ln467_10_fu_5347_p1;
        sext_ln467_10_reg_10694_pp0_iter6_reg <= sext_ln467_10_reg_10694;
        sext_ln467_1_reg_10280 <= sext_ln467_1_fu_4483_p1;
        sext_ln467_1_reg_10280_pp0_iter6_reg <= sext_ln467_1_reg_10280;
        sext_ln467_3_reg_10413 <= sext_ln467_3_fu_4790_p1;
        sext_ln467_3_reg_10413_pp0_iter6_reg <= sext_ln467_3_reg_10413;
        sext_ln467_4_reg_10418 <= sext_ln467_4_fu_4793_p1;
        sext_ln467_4_reg_10418_pp0_iter6_reg <= sext_ln467_4_reg_10418;
        sext_ln467_6_reg_10551 <= sext_ln467_6_fu_5056_p1;
        sext_ln467_6_reg_10551_pp0_iter6_reg <= sext_ln467_6_reg_10551;
        sext_ln467_7_reg_10556 <= sext_ln467_7_fu_5059_p1;
        sext_ln467_7_reg_10556_pp0_iter6_reg <= sext_ln467_7_reg_10556;
        sext_ln467_9_reg_10689 <= sext_ln467_9_fu_5344_p1;
        sext_ln467_9_reg_10689_pp0_iter6_reg <= sext_ln467_9_reg_10689;
        sext_ln467_reg_10275 <= sext_ln467_fu_4480_p1;
        sext_ln467_reg_10275_pp0_iter6_reg <= sext_ln467_reg_10275;
        sext_ln468_10_reg_10710 <= sext_ln468_10_fu_5369_p1;
        sext_ln468_10_reg_10710_pp0_iter6_reg <= sext_ln468_10_reg_10710;
        sext_ln468_12_reg_10434 <= sext_ln468_12_fu_4825_p1;
        sext_ln468_12_reg_10434_pp0_iter6_reg <= sext_ln468_12_reg_10434;
        sext_ln468_2_reg_10296 <= sext_ln468_2_fu_4515_p1;
        sext_ln468_2_reg_10296_pp0_iter6_reg <= sext_ln468_2_reg_10296;
        sext_ln468_3_reg_10429 <= sext_ln468_3_fu_4812_p1;
        sext_ln468_3_reg_10429_pp0_iter6_reg <= sext_ln468_3_reg_10429;
        sext_ln468_6_reg_10567 <= sext_ln468_6_fu_5078_p1;
        sext_ln468_6_reg_10567_pp0_iter6_reg <= sext_ln468_6_reg_10567;
        sext_ln468_7_reg_10572 <= sext_ln468_7_fu_5081_p1;
        sext_ln468_7_reg_10572_pp0_iter6_reg <= sext_ln468_7_reg_10572;
        sext_ln468_9_reg_10705 <= sext_ln468_9_fu_5366_p1;
        sext_ln468_9_reg_10705_pp0_iter6_reg <= sext_ln468_9_reg_10705;
        sext_ln468_reg_10291 <= sext_ln468_fu_4502_p1;
        sext_ln468_reg_10291_pp0_iter6_reg <= sext_ln468_reg_10291;
        sub_ln483_1_reg_9964 <= sub_ln483_1_fu_3288_p2;
        sub_ln483_2_reg_10039 <= sub_ln483_2_fu_3646_p2;
        sub_ln483_3_reg_10044 <= sub_ln483_3_fu_3652_p2;
        sub_ln483_4_reg_10119 <= sub_ln483_4_fu_4014_p2;
        sub_ln483_5_reg_10124 <= sub_ln483_5_fu_4020_p2;
        sub_ln483_6_reg_10199 <= sub_ln483_6_fu_4380_p2;
        sub_ln483_7_reg_10204 <= sub_ln483_7_fu_4386_p2;
        sub_ln483_reg_9959 <= sub_ln483_fu_3282_p2;
        sub_ln484_1_reg_9974 <= sub_ln484_1_fu_3300_p2;
        sub_ln484_2_reg_10049 <= sub_ln484_2_fu_3658_p2;
        sub_ln484_3_reg_10054 <= sub_ln484_3_fu_3664_p2;
        sub_ln484_4_reg_10129 <= sub_ln484_4_fu_4026_p2;
        sub_ln484_5_reg_10134 <= sub_ln484_5_fu_4032_p2;
        sub_ln484_6_reg_10209 <= sub_ln484_6_fu_4392_p2;
        sub_ln484_7_reg_10214 <= sub_ln484_7_fu_4398_p2;
        sub_ln484_reg_9969 <= sub_ln484_fu_3294_p2;
        sub_ln504_1_reg_12155 <= sub_ln504_1_fu_8329_p2;
        sub_ln504_3_reg_12160 <= sub_ln504_3_fu_8358_p2;
        sub_ln504_5_reg_12165 <= sub_ln504_5_fu_8387_p2;
        sub_ln504_7_reg_12170 <= sub_ln504_7_fu_8416_p2;
        sw_1_reg_11655 <= sw_1_fu_7705_p2;
        sw_3_reg_11660 <= sw_3_fu_7730_p2;
        sw_5_reg_11665 <= sw_5_fu_7755_p2;
        sw_7_reg_11670 <= sw_7_fu_7780_p2;
        tmp_102_reg_10445 <= ave_4_fu_4744_p2[32'd13];
        tmp_103_reg_10455 <= ave_5_fu_4784_p2[32'd13];
        tmp_104_reg_10465 <= ave_6_fu_4806_p2[32'd13];
        tmp_105_reg_10475 <= ave_7_fu_4838_p2[32'd13];
        tmp_109_reg_10583 <= ave_8_fu_5012_p2[32'd13];
        tmp_10_cast_reg_10944 <= tmp_10_cast_abs_r_fu_1692_ap_return;
        tmp_110_reg_10593 <= ave_9_fu_5050_p2[32'd13];
        tmp_111_reg_10603 <= ave_10_fu_5072_p2[32'd13];
        tmp_112_reg_10613 <= ave_11_fu_5104_p2[32'd13];
        tmp_116_reg_10721 <= ave_12_fu_5299_p2[32'd13];
        tmp_117_reg_10731 <= ave_13_fu_5338_p2[32'd13];
        tmp_118_reg_10741 <= ave_14_fu_5360_p2[32'd13];
        tmp_119_reg_10751 <= ave_15_fu_5392_p2[32'd13];
        tmp_11_cast_reg_10949 <= tmp_11_cast_abs_r_fu_1697_ap_return;
        tmp_11_cast_reg_10949_pp0_iter8_reg <= tmp_11_cast_reg_10949;
        tmp_123_reg_9456_pp0_iter10_reg <= tmp_123_reg_9456_pp0_iter9_reg;
        tmp_123_reg_9456_pp0_iter11_reg <= tmp_123_reg_9456_pp0_iter10_reg;
        tmp_123_reg_9456_pp0_iter12_reg <= tmp_123_reg_9456_pp0_iter11_reg;
        tmp_123_reg_9456_pp0_iter13_reg <= tmp_123_reg_9456_pp0_iter12_reg;
        tmp_123_reg_9456_pp0_iter14_reg <= tmp_123_reg_9456_pp0_iter13_reg;
        tmp_123_reg_9456_pp0_iter15_reg <= tmp_123_reg_9456_pp0_iter14_reg;
        tmp_123_reg_9456_pp0_iter16_reg <= tmp_123_reg_9456_pp0_iter15_reg;
        tmp_123_reg_9456_pp0_iter17_reg <= tmp_123_reg_9456_pp0_iter16_reg;
        tmp_123_reg_9456_pp0_iter18_reg <= tmp_123_reg_9456_pp0_iter17_reg;
        tmp_123_reg_9456_pp0_iter19_reg <= tmp_123_reg_9456_pp0_iter18_reg;
        tmp_123_reg_9456_pp0_iter20_reg <= tmp_123_reg_9456_pp0_iter19_reg;
        tmp_123_reg_9456_pp0_iter21_reg <= tmp_123_reg_9456_pp0_iter20_reg;
        tmp_123_reg_9456_pp0_iter22_reg <= tmp_123_reg_9456_pp0_iter21_reg;
        tmp_123_reg_9456_pp0_iter23_reg <= tmp_123_reg_9456_pp0_iter22_reg;
        tmp_123_reg_9456_pp0_iter24_reg <= tmp_123_reg_9456_pp0_iter23_reg;
        tmp_123_reg_9456_pp0_iter25_reg <= tmp_123_reg_9456_pp0_iter24_reg;
        tmp_123_reg_9456_pp0_iter2_reg <= tmp_123_reg_9456_pp0_iter1_reg;
        tmp_123_reg_9456_pp0_iter3_reg <= tmp_123_reg_9456_pp0_iter2_reg;
        tmp_123_reg_9456_pp0_iter4_reg <= tmp_123_reg_9456_pp0_iter3_reg;
        tmp_123_reg_9456_pp0_iter5_reg <= tmp_123_reg_9456_pp0_iter4_reg;
        tmp_123_reg_9456_pp0_iter6_reg <= tmp_123_reg_9456_pp0_iter5_reg;
        tmp_123_reg_9456_pp0_iter7_reg <= tmp_123_reg_9456_pp0_iter6_reg;
        tmp_123_reg_9456_pp0_iter8_reg <= tmp_123_reg_9456_pp0_iter7_reg;
        tmp_123_reg_9456_pp0_iter9_reg <= tmp_123_reg_9456_pp0_iter8_reg;
        tmp_12_cast_reg_10954 <= tmp_12_cast_abs_r_fu_1702_ap_return;
        tmp_12_cast_reg_10954_pp0_iter8_reg <= tmp_12_cast_reg_10954;
        tmp_13_cast_reg_10959 <= tmp_13_cast_abs_r_fu_1707_ap_return;
        tmp_14_cast_reg_10964 <= tmp_14_cast_abs_r_fu_1712_ap_return;
        tmp_15_cast_reg_10969 <= tmp_15_cast_abs_r_fu_1717_ap_return;
        tmp_15_cast_reg_10969_pp0_iter8_reg <= tmp_15_cast_reg_10969;
        tmp_16_cast_reg_10974 <= tmp_16_cast_abs_r_fu_1722_ap_return;
        tmp_16_cast_reg_10974_pp0_iter8_reg <= tmp_16_cast_reg_10974;
        tmp_1_cast_reg_10899 <= tmp_1_cast_abs_r_fu_1647_ap_return;
        tmp_21_cast_reg_10979 <= tmp_21_cast_abs_r_fu_1727_ap_return;
        tmp_22_cast_reg_10984 <= tmp_22_cast_abs_r_fu_1732_ap_return;
        tmp_23_cast_reg_10989 <= tmp_23_cast_abs_r_fu_1737_ap_return;
        tmp_23_cast_reg_10989_pp0_iter8_reg <= tmp_23_cast_reg_10989;
        tmp_24_cast_reg_10994 <= tmp_24_cast_abs_r_fu_1742_ap_return;
        tmp_24_cast_reg_10994_pp0_iter8_reg <= tmp_24_cast_reg_10994;
        tmp_25_cast_reg_10999 <= tmp_25_cast_abs_r_fu_1747_ap_return;
        tmp_26_cast_reg_11004 <= tmp_26_cast_abs_r_fu_1752_ap_return;
        tmp_27_cast_reg_11009 <= tmp_27_cast_abs_r_fu_1757_ap_return;
        tmp_27_cast_reg_11009_pp0_iter8_reg <= tmp_27_cast_reg_11009;
        tmp_28_cast_reg_11014 <= tmp_28_cast_abs_r_fu_1762_ap_return;
        tmp_28_cast_reg_11014_pp0_iter8_reg <= tmp_28_cast_reg_11014;
        tmp_29_cast_reg_11019 <= tmp_29_cast_abs_r_fu_1767_ap_return;
        tmp_2_cast_reg_10904 <= tmp_2_cast_abs_r_fu_1652_ap_return;
        tmp_30_cast_reg_11024 <= tmp_30_cast_abs_r_fu_1772_ap_return;
        tmp_31_cast_reg_11029 <= tmp_31_cast_abs_r_fu_1777_ap_return;
        tmp_31_cast_reg_11029_pp0_iter8_reg <= tmp_31_cast_reg_11029;
        tmp_32_cast_reg_11034 <= tmp_32_cast_abs_r_fu_1782_ap_return;
        tmp_32_cast_reg_11034_pp0_iter8_reg <= tmp_32_cast_reg_11034;
        tmp_33_cast_reg_11039 <= tmp_33_cast_abs_r_fu_1787_ap_return;
        tmp_35_cast_reg_11044 <= tmp_35_cast_abs_r_fu_1792_ap_return;
        tmp_36_cast_reg_11049 <= tmp_36_cast_abs_r_fu_1797_ap_return;
        tmp_36_cast_reg_11049_pp0_iter8_reg <= tmp_36_cast_reg_11049;
        tmp_37_cast_reg_11054 <= tmp_37_cast_abs_r_fu_1802_ap_return;
        tmp_37_cast_reg_11054_pp0_iter8_reg <= tmp_37_cast_reg_11054;
        tmp_3_cast_reg_10909 <= tmp_3_cast_abs_r_fu_1657_ap_return;
        tmp_3_cast_reg_10909_pp0_iter8_reg <= tmp_3_cast_reg_10909;
        tmp_42_cast_reg_11059 <= tmp_42_cast_abs_r_fu_1807_ap_return;
        tmp_43_cast_reg_11064 <= tmp_43_cast_abs_r_fu_1812_ap_return;
        tmp_44_cast_reg_11069 <= tmp_44_cast_abs_r_fu_1817_ap_return;
        tmp_44_cast_reg_11069_pp0_iter8_reg <= tmp_44_cast_reg_11069;
        tmp_45_cast_reg_11074 <= tmp_45_cast_abs_r_fu_1822_ap_return;
        tmp_45_cast_reg_11074_pp0_iter8_reg <= tmp_45_cast_reg_11074;
        tmp_46_cast_reg_11079 <= tmp_46_cast_abs_r_fu_1827_ap_return;
        tmp_47_cast_reg_11084 <= tmp_47_cast_abs_r_fu_1832_ap_return;
        tmp_48_cast_reg_11089 <= tmp_48_cast_abs_r_fu_1837_ap_return;
        tmp_48_cast_reg_11089_pp0_iter8_reg <= tmp_48_cast_reg_11089;
        tmp_49_cast_reg_11094 <= tmp_49_cast_abs_r_fu_1842_ap_return;
        tmp_49_cast_reg_11094_pp0_iter8_reg <= tmp_49_cast_reg_11094;
        tmp_4_cast_reg_10914 <= tmp_4_cast_abs_r_fu_1662_ap_return;
        tmp_4_cast_reg_10914_pp0_iter8_reg <= tmp_4_cast_reg_10914;
        tmp_50_cast_reg_11099 <= tmp_50_cast_abs_r_fu_1847_ap_return;
        tmp_51_cast_reg_11104 <= tmp_51_cast_abs_r_fu_1852_ap_return;
        tmp_52_cast_reg_11109 <= tmp_52_cast_abs_r_fu_1857_ap_return;
        tmp_52_cast_reg_11109_pp0_iter8_reg <= tmp_52_cast_reg_11109;
        tmp_53_cast_reg_11114 <= tmp_53_cast_abs_r_fu_1862_ap_return;
        tmp_53_cast_reg_11114_pp0_iter8_reg <= tmp_53_cast_reg_11114;
        tmp_54_cast_reg_11119 <= tmp_54_cast_abs_r_fu_1867_ap_return;
        tmp_55_cast_reg_11124 <= tmp_55_cast_abs_r_fu_1872_ap_return;
        tmp_56_cast_reg_11129 <= tmp_56_cast_abs_r_fu_1877_ap_return;
        tmp_56_cast_reg_11129_pp0_iter8_reg <= tmp_56_cast_reg_11129;
        tmp_57_cast_reg_11134 <= tmp_57_cast_abs_r_fu_1882_ap_return;
        tmp_57_cast_reg_11134_pp0_iter8_reg <= tmp_57_cast_reg_11134;
        tmp_5_cast_reg_10919 <= tmp_5_cast_abs_r_fu_1667_ap_return;
        tmp_62_cast_reg_11139 <= tmp_62_cast_abs_r_fu_1887_ap_return;
        tmp_63_cast_reg_11144 <= tmp_63_cast_abs_r_fu_1892_ap_return;
        tmp_64_cast_reg_11149 <= tmp_64_cast_abs_r_fu_1897_ap_return;
        tmp_64_cast_reg_11149_pp0_iter8_reg <= tmp_64_cast_reg_11149;
        tmp_65_cast_reg_11154 <= tmp_65_cast_abs_r_fu_1902_ap_return;
        tmp_65_cast_reg_11154_pp0_iter8_reg <= tmp_65_cast_reg_11154;
        tmp_66_cast_reg_11159 <= tmp_66_cast_abs_r_fu_1907_ap_return;
        tmp_67_cast_reg_11164 <= tmp_67_cast_abs_r_fu_1912_ap_return;
        tmp_68_cast_reg_11169 <= tmp_68_cast_abs_r_fu_1917_ap_return;
        tmp_68_cast_reg_11169_pp0_iter8_reg <= tmp_68_cast_reg_11169;
        tmp_69_cast_reg_11174 <= tmp_69_cast_abs_r_fu_1922_ap_return;
        tmp_69_cast_reg_11174_pp0_iter8_reg <= tmp_69_cast_reg_11174;
        tmp_6_cast_reg_10924 <= tmp_6_cast_abs_r_fu_1672_ap_return;
        tmp_70_cast_reg_11179 <= tmp_70_cast_abs_r_fu_1927_ap_return;
        tmp_71_cast_reg_11184 <= tmp_71_cast_abs_r_fu_1932_ap_return;
        tmp_72_cast_reg_11189 <= tmp_72_cast_abs_r_fu_1937_ap_return;
        tmp_72_cast_reg_11189_pp0_iter8_reg <= tmp_72_cast_reg_11189;
        tmp_73_cast_reg_11194 <= tmp_73_cast_abs_r_fu_1942_ap_return;
        tmp_73_cast_reg_11194_pp0_iter8_reg <= tmp_73_cast_reg_11194;
        tmp_74_cast_reg_11199 <= tmp_74_cast_abs_r_fu_1947_ap_return;
        tmp_75_cast_reg_11204 <= tmp_75_cast_abs_r_fu_1952_ap_return;
        tmp_76_cast_reg_11209 <= tmp_76_cast_abs_r_fu_1957_ap_return;
        tmp_76_cast_reg_11209_pp0_iter8_reg <= tmp_76_cast_reg_11209;
        tmp_77_cast_reg_11214 <= tmp_77_cast_abs_r_fu_1962_ap_return;
        tmp_77_cast_reg_11214_pp0_iter8_reg <= tmp_77_cast_reg_11214;
        tmp_7_cast_reg_10929 <= tmp_7_cast_abs_r_fu_1677_ap_return;
        tmp_7_cast_reg_10929_pp0_iter8_reg <= tmp_7_cast_reg_10929;
        tmp_8_cast_reg_10934 <= tmp_8_cast_abs_r_fu_1682_ap_return;
        tmp_8_cast_reg_10934_pp0_iter8_reg <= tmp_8_cast_reg_10934;
        tmp_95_reg_10307 <= ave_fu_4436_p2[32'd13];
        tmp_96_reg_10317 <= ave_1_fu_4474_p2[32'd13];
        tmp_97_reg_10327 <= ave_2_fu_4496_p2[32'd13];
        tmp_98_reg_10337 <= ave_3_fu_4528_p2[32'd13];
        tmp_9_cast_reg_10939 <= tmp_9_cast_abs_r_fu_1687_ap_return;
        trunc_ln472_11_reg_10460 <= {{ave_5_fu_4784_p2[13:2]}};
        trunc_ln472_13_reg_10470 <= {{ave_6_fu_4806_p2[13:2]}};
        trunc_ln472_15_reg_10480 <= {{ave_7_fu_4838_p2[13:2]}};
        trunc_ln472_17_reg_10588 <= {{ave_8_fu_5012_p2[13:2]}};
        trunc_ln472_19_reg_10598 <= {{ave_9_fu_5050_p2[13:2]}};
        trunc_ln472_21_reg_10608 <= {{ave_10_fu_5072_p2[13:2]}};
        trunc_ln472_23_reg_10618 <= {{ave_11_fu_5104_p2[13:2]}};
        trunc_ln472_25_reg_10726 <= {{ave_12_fu_5299_p2[13:2]}};
        trunc_ln472_27_reg_10736 <= {{ave_13_fu_5338_p2[13:2]}};
        trunc_ln472_29_reg_10746 <= {{ave_14_fu_5360_p2[13:2]}};
        trunc_ln472_2_reg_10312 <= {{ave_fu_4436_p2[13:2]}};
        trunc_ln472_31_reg_10756 <= {{ave_15_fu_5392_p2[13:2]}};
        trunc_ln472_3_reg_10342 <= {{ave_3_fu_4528_p2[13:2]}};
        trunc_ln472_5_reg_10322 <= {{ave_1_fu_4474_p2[13:2]}};
        trunc_ln472_8_reg_10332 <= {{ave_2_fu_4496_p2[13:2]}};
        trunc_ln472_9_reg_10450 <= {{ave_4_fu_4744_p2[13:2]}};
        var_10_reg_11349 <= {{add_ln478_8_fu_6931_p2[13:1]}};
        var_11_reg_11354 <= {{add_ln479_8_fu_6962_p2[13:1]}};
        var_12_reg_11359 <= {{add_ln476_11_fu_6993_p2[13:1]}};
        var_13_reg_11364 <= {{add_ln477_11_fu_7024_p2[13:1]}};
        var_14_reg_11369 <= {{add_ln478_11_fu_7055_p2[13:1]}};
        var_15_reg_11374 <= {{add_ln479_11_fu_7086_p2[13:1]}};
        var_1_reg_11304 <= {{add_ln477_2_fu_6652_p2[13:1]}};
        var_2_reg_11309 <= {{add_ln478_2_fu_6683_p2[13:1]}};
        var_3_reg_11314 <= {{add_ln479_2_fu_6714_p2[13:1]}};
        var_4_reg_11319 <= {{add_ln476_5_fu_6745_p2[13:1]}};
        var_5_reg_11324 <= {{add_ln477_5_fu_6776_p2[13:1]}};
        var_6_reg_11329 <= {{add_ln478_5_fu_6807_p2[13:1]}};
        var_7_reg_11334 <= {{add_ln479_5_fu_6838_p2[13:1]}};
        var_8_reg_11339 <= {{add_ln476_8_fu_6869_p2[13:1]}};
        var_9_reg_11344 <= {{add_ln477_8_fu_6900_p2[13:1]}};
        var_quant_10_reg_11434 <= {{add_ln492_17_fu_7321_p2[12:3]}};
        var_quant_11_reg_11439 <= {{add_ln492_19_fu_7345_p2[12:3]}};
        var_quant_12_reg_11444 <= {{add_ln492_21_fu_7369_p2[12:3]}};
        var_quant_13_reg_11449 <= {{add_ln492_22_fu_7384_p2[12:3]}};
        var_quant_14_reg_11454 <= {{add_ln492_23_fu_7399_p2[12:3]}};
        var_quant_1_reg_11384 <= {{add_ln492_3_fu_7135_p2[12:3]}};
        var_quant_2_reg_11389 <= {{add_ln492_4_fu_7150_p2[12:3]}};
        var_quant_3_reg_11394 <= {{add_ln492_5_fu_7165_p2[12:3]}};
        var_quant_4_reg_11399 <= {{add_ln492_7_fu_7189_p2[12:3]}};
        var_quant_5_reg_11404 <= {{add_ln492_9_fu_7213_p2[12:3]}};
        var_quant_6_reg_11409 <= {{add_ln492_10_fu_7228_p2[12:3]}};
        var_quant_7_reg_11414 <= {{add_ln492_11_fu_7243_p2[12:3]}};
        var_quant_8_reg_11419 <= {{add_ln492_13_fu_7267_p2[12:3]}};
        var_quant_9_reg_11424 <= {{add_ln492_15_fu_7291_p2[12:3]}};
        var_quant_reg_11379 <= {{add_ln492_1_fu_7111_p2[12:3]}};
        var_quant_s_reg_11429 <= {{add_ln492_16_fu_7306_p2[12:3]}};
        var_reg_11299 <= {{add_ln476_2_fu_6621_p2[13:1]}};
        w_11_reg_11617 <= {{DIV1_TABLE_q2[9:2]}};
        w_11_reg_11617_pp0_iter13_reg <= w_11_reg_11617;
        w_11_reg_11617_pp0_iter14_reg <= w_11_reg_11617_pp0_iter13_reg;
        w_11_reg_11617_pp0_iter15_reg <= w_11_reg_11617_pp0_iter14_reg;
        w_11_reg_11617_pp0_iter16_reg <= w_11_reg_11617_pp0_iter15_reg;
        w_12_reg_11623 <= {{DIV1_TABLE_q1[9:2]}};
        w_12_reg_11623_pp0_iter13_reg <= w_12_reg_11623;
        w_12_reg_11623_pp0_iter14_reg <= w_12_reg_11623_pp0_iter13_reg;
        w_12_reg_11623_pp0_iter15_reg <= w_12_reg_11623_pp0_iter14_reg;
        w_12_reg_11623_pp0_iter16_reg <= w_12_reg_11623_pp0_iter15_reg;
        w_13_reg_11629 <= {{DIV1_TABLE_q0[9:1]}};
        w_13_reg_11629_pp0_iter13_reg <= w_13_reg_11629;
        w_13_reg_11629_pp0_iter14_reg <= w_13_reg_11629_pp0_iter13_reg;
        w_13_reg_11629_pp0_iter15_reg <= w_13_reg_11629_pp0_iter14_reg;
        w_13_reg_11629_pp0_iter16_reg <= w_13_reg_11629_pp0_iter15_reg;
        w_1_reg_11581 <= {{DIV1_TABLE_q8[9:1]}};
        w_1_reg_11581_pp0_iter13_reg <= w_1_reg_11581;
        w_1_reg_11581_pp0_iter14_reg <= w_1_reg_11581_pp0_iter13_reg;
        w_1_reg_11581_pp0_iter15_reg <= w_1_reg_11581_pp0_iter14_reg;
        w_1_reg_11581_pp0_iter16_reg <= w_1_reg_11581_pp0_iter15_reg;
        w_3_reg_11545 <= {{DIV1_TABLE_q14[9:2]}};
        w_3_reg_11545_pp0_iter13_reg <= w_3_reg_11545;
        w_3_reg_11545_pp0_iter14_reg <= w_3_reg_11545_pp0_iter13_reg;
        w_3_reg_11545_pp0_iter15_reg <= w_3_reg_11545_pp0_iter14_reg;
        w_3_reg_11545_pp0_iter16_reg <= w_3_reg_11545_pp0_iter15_reg;
        w_4_reg_11593 <= {{DIV1_TABLE_q6[9:2]}};
        w_4_reg_11593_pp0_iter13_reg <= w_4_reg_11593;
        w_4_reg_11593_pp0_iter14_reg <= w_4_reg_11593_pp0_iter13_reg;
        w_4_reg_11593_pp0_iter15_reg <= w_4_reg_11593_pp0_iter14_reg;
        w_4_reg_11593_pp0_iter16_reg <= w_4_reg_11593_pp0_iter15_reg;
        w_50_reg_11611 <= {{DIV1_TABLE_q3[9:1]}};
        w_50_reg_11611_pp0_iter13_reg <= w_50_reg_11611;
        w_50_reg_11611_pp0_iter14_reg <= w_50_reg_11611_pp0_iter13_reg;
        w_50_reg_11611_pp0_iter15_reg <= w_50_reg_11611_pp0_iter14_reg;
        w_50_reg_11611_pp0_iter16_reg <= w_50_reg_11611_pp0_iter15_reg;
        w_51_reg_11587 <= {{DIV1_TABLE_q7[9:1]}};
        w_51_reg_11587_pp0_iter13_reg <= w_51_reg_11587;
        w_51_reg_11587_pp0_iter14_reg <= w_51_reg_11587_pp0_iter13_reg;
        w_51_reg_11587_pp0_iter15_reg <= w_51_reg_11587_pp0_iter14_reg;
        w_51_reg_11587_pp0_iter16_reg <= w_51_reg_11587_pp0_iter15_reg;
        w_52_reg_11563 <= {{DIV1_TABLE_q11[9:1]}};
        w_52_reg_11563_pp0_iter13_reg <= w_52_reg_11563;
        w_52_reg_11563_pp0_iter14_reg <= w_52_reg_11563_pp0_iter13_reg;
        w_52_reg_11563_pp0_iter15_reg <= w_52_reg_11563_pp0_iter14_reg;
        w_52_reg_11563_pp0_iter16_reg <= w_52_reg_11563_pp0_iter15_reg;
        w_53_reg_11539 <= {{DIV1_TABLE_q15[9:1]}};
        w_53_reg_11539_pp0_iter13_reg <= w_53_reg_11539;
        w_53_reg_11539_pp0_iter14_reg <= w_53_reg_11539_pp0_iter13_reg;
        w_53_reg_11539_pp0_iter15_reg <= w_53_reg_11539_pp0_iter14_reg;
        w_53_reg_11539_pp0_iter16_reg <= w_53_reg_11539_pp0_iter15_reg;
        w_5_reg_11551 <= {{DIV1_TABLE_q13[9:2]}};
        w_5_reg_11551_pp0_iter13_reg <= w_5_reg_11551;
        w_5_reg_11551_pp0_iter14_reg <= w_5_reg_11551_pp0_iter13_reg;
        w_5_reg_11551_pp0_iter15_reg <= w_5_reg_11551_pp0_iter14_reg;
        w_5_reg_11551_pp0_iter16_reg <= w_5_reg_11551_pp0_iter15_reg;
        w_6_reg_11599 <= {{DIV1_TABLE_q5[9:2]}};
        w_6_reg_11599_pp0_iter13_reg <= w_6_reg_11599;
        w_6_reg_11599_pp0_iter14_reg <= w_6_reg_11599_pp0_iter13_reg;
        w_6_reg_11599_pp0_iter15_reg <= w_6_reg_11599_pp0_iter14_reg;
        w_6_reg_11599_pp0_iter16_reg <= w_6_reg_11599_pp0_iter15_reg;
        w_7_reg_11557 <= {{DIV1_TABLE_q12[9:1]}};
        w_7_reg_11557_pp0_iter13_reg <= w_7_reg_11557;
        w_7_reg_11557_pp0_iter14_reg <= w_7_reg_11557_pp0_iter13_reg;
        w_7_reg_11557_pp0_iter15_reg <= w_7_reg_11557_pp0_iter14_reg;
        w_7_reg_11557_pp0_iter16_reg <= w_7_reg_11557_pp0_iter15_reg;
        w_8_reg_11605 <= {{DIV1_TABLE_q4[9:1]}};
        w_8_reg_11605_pp0_iter13_reg <= w_8_reg_11605;
        w_8_reg_11605_pp0_iter14_reg <= w_8_reg_11605_pp0_iter13_reg;
        w_8_reg_11605_pp0_iter15_reg <= w_8_reg_11605_pp0_iter14_reg;
        w_8_reg_11605_pp0_iter16_reg <= w_8_reg_11605_pp0_iter15_reg;
        w_9_reg_11569 <= {{DIV1_TABLE_q10[9:2]}};
        w_9_reg_11569_pp0_iter13_reg <= w_9_reg_11569;
        w_9_reg_11569_pp0_iter14_reg <= w_9_reg_11569_pp0_iter13_reg;
        w_9_reg_11569_pp0_iter15_reg <= w_9_reg_11569_pp0_iter14_reg;
        w_9_reg_11569_pp0_iter16_reg <= w_9_reg_11569_pp0_iter15_reg;
        w_s_reg_11575 <= {{DIV1_TABLE_q9[9:2]}};
        w_s_reg_11575_pp0_iter13_reg <= w_s_reg_11575;
        w_s_reg_11575_pp0_iter14_reg <= w_s_reg_11575_pp0_iter13_reg;
        w_s_reg_11575_pp0_iter15_reg <= w_s_reg_11575_pp0_iter14_reg;
        w_s_reg_11575_pp0_iter16_reg <= w_s_reg_11575_pp0_iter15_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln323_reg_9413 <= add_ln323_fu_2143_p2;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        cmp147_reg_9422 <= cmp147_fu_2161_p2;
        cmp147_reg_9422_pp0_iter1_reg <= cmp147_reg_9422;
        icmp_ln318_reg_9409 <= icmp_ln318_fu_2137_p2;
        icmp_ln318_reg_9409_pp0_iter1_reg <= icmp_ln318_reg_9409;
        icmp_ln328_reg_9418 <= icmp_ln328_fu_2155_p2;
        icmp_ln328_reg_9418_pp0_iter1_reg <= icmp_ln328_reg_9418;
        imgBayer_read_reg_9484 <= imgBayer_dout;
        linebuf_yuv_1_addr_reg_9466 <= zext_ln279_fu_2197_p1;
        linebuf_yuv_2_addr_reg_9472 <= zext_ln279_fu_2197_p1;
        linebuf_yuv_3_addr_reg_9478 <= zext_ln279_fu_2197_p1;
        linebuf_yuv_addr_reg_9460 <= zext_ln279_fu_2197_p1;
        tmp_123_reg_9456 <= or_ln585_fu_2167_p2[32'd16];
        tmp_123_reg_9456_pp0_iter1_reg <= tmp_123_reg_9456;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter10_g_11_reg_1546 <= ap_phi_reg_pp0_iter9_g_11_reg_1546;
        ap_phi_reg_pp0_iter10_g_1_reg_1447 <= ap_phi_reg_pp0_iter9_g_1_reg_1447;
        ap_phi_reg_pp0_iter10_g_5_reg_1480 <= ap_phi_reg_pp0_iter9_g_5_reg_1480;
        ap_phi_reg_pp0_iter10_g_8_reg_1513 <= ap_phi_reg_pp0_iter9_g_8_reg_1513;
        ap_phi_reg_pp0_iter10_phi_ln509_1_reg_1468 <= ap_phi_reg_pp0_iter9_phi_ln509_1_reg_1468;
        ap_phi_reg_pp0_iter10_phi_ln509_2_reg_1501 <= ap_phi_reg_pp0_iter9_phi_ln509_2_reg_1501;
        ap_phi_reg_pp0_iter10_phi_ln509_3_reg_1534 <= ap_phi_reg_pp0_iter9_phi_ln509_3_reg_1534;
        ap_phi_reg_pp0_iter10_phi_ln509_reg_1435 <= ap_phi_reg_pp0_iter9_phi_ln509_reg_1435;
        ap_phi_reg_pp0_iter10_phi_ln511_1_reg_1489 <= ap_phi_reg_pp0_iter9_phi_ln511_1_reg_1489;
        ap_phi_reg_pp0_iter10_phi_ln511_2_reg_1522 <= ap_phi_reg_pp0_iter9_phi_ln511_2_reg_1522;
        ap_phi_reg_pp0_iter10_phi_ln511_3_reg_1555 <= ap_phi_reg_pp0_iter9_phi_ln511_3_reg_1555;
        ap_phi_reg_pp0_iter10_phi_ln511_reg_1456 <= ap_phi_reg_pp0_iter9_phi_ln511_reg_1456;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter11_g_11_reg_1546 <= ap_phi_reg_pp0_iter10_g_11_reg_1546;
        ap_phi_reg_pp0_iter11_g_1_reg_1447 <= ap_phi_reg_pp0_iter10_g_1_reg_1447;
        ap_phi_reg_pp0_iter11_g_5_reg_1480 <= ap_phi_reg_pp0_iter10_g_5_reg_1480;
        ap_phi_reg_pp0_iter11_g_8_reg_1513 <= ap_phi_reg_pp0_iter10_g_8_reg_1513;
        ap_phi_reg_pp0_iter11_phi_ln509_1_reg_1468 <= ap_phi_reg_pp0_iter10_phi_ln509_1_reg_1468;
        ap_phi_reg_pp0_iter11_phi_ln509_2_reg_1501 <= ap_phi_reg_pp0_iter10_phi_ln509_2_reg_1501;
        ap_phi_reg_pp0_iter11_phi_ln509_3_reg_1534 <= ap_phi_reg_pp0_iter10_phi_ln509_3_reg_1534;
        ap_phi_reg_pp0_iter11_phi_ln509_reg_1435 <= ap_phi_reg_pp0_iter10_phi_ln509_reg_1435;
        ap_phi_reg_pp0_iter11_phi_ln511_1_reg_1489 <= ap_phi_reg_pp0_iter10_phi_ln511_1_reg_1489;
        ap_phi_reg_pp0_iter11_phi_ln511_2_reg_1522 <= ap_phi_reg_pp0_iter10_phi_ln511_2_reg_1522;
        ap_phi_reg_pp0_iter11_phi_ln511_3_reg_1555 <= ap_phi_reg_pp0_iter10_phi_ln511_3_reg_1555;
        ap_phi_reg_pp0_iter11_phi_ln511_reg_1456 <= ap_phi_reg_pp0_iter10_phi_ln511_reg_1456;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter12_g_11_reg_1546 <= ap_phi_reg_pp0_iter11_g_11_reg_1546;
        ap_phi_reg_pp0_iter12_g_1_reg_1447 <= ap_phi_reg_pp0_iter11_g_1_reg_1447;
        ap_phi_reg_pp0_iter12_g_5_reg_1480 <= ap_phi_reg_pp0_iter11_g_5_reg_1480;
        ap_phi_reg_pp0_iter12_g_8_reg_1513 <= ap_phi_reg_pp0_iter11_g_8_reg_1513;
        ap_phi_reg_pp0_iter12_phi_ln509_1_reg_1468 <= ap_phi_reg_pp0_iter11_phi_ln509_1_reg_1468;
        ap_phi_reg_pp0_iter12_phi_ln509_2_reg_1501 <= ap_phi_reg_pp0_iter11_phi_ln509_2_reg_1501;
        ap_phi_reg_pp0_iter12_phi_ln509_3_reg_1534 <= ap_phi_reg_pp0_iter11_phi_ln509_3_reg_1534;
        ap_phi_reg_pp0_iter12_phi_ln509_reg_1435 <= ap_phi_reg_pp0_iter11_phi_ln509_reg_1435;
        ap_phi_reg_pp0_iter12_phi_ln511_1_reg_1489 <= ap_phi_reg_pp0_iter11_phi_ln511_1_reg_1489;
        ap_phi_reg_pp0_iter12_phi_ln511_2_reg_1522 <= ap_phi_reg_pp0_iter11_phi_ln511_2_reg_1522;
        ap_phi_reg_pp0_iter12_phi_ln511_3_reg_1555 <= ap_phi_reg_pp0_iter11_phi_ln511_3_reg_1555;
        ap_phi_reg_pp0_iter12_phi_ln511_reg_1456 <= ap_phi_reg_pp0_iter11_phi_ln511_reg_1456;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter13_g_11_reg_1546 <= ap_phi_reg_pp0_iter12_g_11_reg_1546;
        ap_phi_reg_pp0_iter13_g_1_reg_1447 <= ap_phi_reg_pp0_iter12_g_1_reg_1447;
        ap_phi_reg_pp0_iter13_g_5_reg_1480 <= ap_phi_reg_pp0_iter12_g_5_reg_1480;
        ap_phi_reg_pp0_iter13_g_8_reg_1513 <= ap_phi_reg_pp0_iter12_g_8_reg_1513;
        ap_phi_reg_pp0_iter13_phi_ln509_1_reg_1468 <= ap_phi_reg_pp0_iter12_phi_ln509_1_reg_1468;
        ap_phi_reg_pp0_iter13_phi_ln509_2_reg_1501 <= ap_phi_reg_pp0_iter12_phi_ln509_2_reg_1501;
        ap_phi_reg_pp0_iter13_phi_ln509_3_reg_1534 <= ap_phi_reg_pp0_iter12_phi_ln509_3_reg_1534;
        ap_phi_reg_pp0_iter13_phi_ln509_reg_1435 <= ap_phi_reg_pp0_iter12_phi_ln509_reg_1435;
        ap_phi_reg_pp0_iter13_phi_ln511_1_reg_1489 <= ap_phi_reg_pp0_iter12_phi_ln511_1_reg_1489;
        ap_phi_reg_pp0_iter13_phi_ln511_2_reg_1522 <= ap_phi_reg_pp0_iter12_phi_ln511_2_reg_1522;
        ap_phi_reg_pp0_iter13_phi_ln511_3_reg_1555 <= ap_phi_reg_pp0_iter12_phi_ln511_3_reg_1555;
        ap_phi_reg_pp0_iter13_phi_ln511_reg_1456 <= ap_phi_reg_pp0_iter12_phi_ln511_reg_1456;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_g_11_reg_1546 <= ap_phi_reg_pp0_iter13_g_11_reg_1546;
        ap_phi_reg_pp0_iter14_g_1_reg_1447 <= ap_phi_reg_pp0_iter13_g_1_reg_1447;
        ap_phi_reg_pp0_iter14_g_5_reg_1480 <= ap_phi_reg_pp0_iter13_g_5_reg_1480;
        ap_phi_reg_pp0_iter14_g_8_reg_1513 <= ap_phi_reg_pp0_iter13_g_8_reg_1513;
        ap_phi_reg_pp0_iter14_phi_ln509_1_reg_1468 <= ap_phi_reg_pp0_iter13_phi_ln509_1_reg_1468;
        ap_phi_reg_pp0_iter14_phi_ln509_2_reg_1501 <= ap_phi_reg_pp0_iter13_phi_ln509_2_reg_1501;
        ap_phi_reg_pp0_iter14_phi_ln509_3_reg_1534 <= ap_phi_reg_pp0_iter13_phi_ln509_3_reg_1534;
        ap_phi_reg_pp0_iter14_phi_ln509_reg_1435 <= ap_phi_reg_pp0_iter13_phi_ln509_reg_1435;
        ap_phi_reg_pp0_iter14_phi_ln511_1_reg_1489 <= ap_phi_reg_pp0_iter13_phi_ln511_1_reg_1489;
        ap_phi_reg_pp0_iter14_phi_ln511_2_reg_1522 <= ap_phi_reg_pp0_iter13_phi_ln511_2_reg_1522;
        ap_phi_reg_pp0_iter14_phi_ln511_3_reg_1555 <= ap_phi_reg_pp0_iter13_phi_ln511_3_reg_1555;
        ap_phi_reg_pp0_iter14_phi_ln511_reg_1456 <= ap_phi_reg_pp0_iter13_phi_ln511_reg_1456;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter15_g_11_reg_1546 <= ap_phi_reg_pp0_iter14_g_11_reg_1546;
        ap_phi_reg_pp0_iter15_g_1_reg_1447 <= ap_phi_reg_pp0_iter14_g_1_reg_1447;
        ap_phi_reg_pp0_iter15_g_5_reg_1480 <= ap_phi_reg_pp0_iter14_g_5_reg_1480;
        ap_phi_reg_pp0_iter15_g_8_reg_1513 <= ap_phi_reg_pp0_iter14_g_8_reg_1513;
        ap_phi_reg_pp0_iter15_phi_ln509_1_reg_1468 <= ap_phi_reg_pp0_iter14_phi_ln509_1_reg_1468;
        ap_phi_reg_pp0_iter15_phi_ln509_2_reg_1501 <= ap_phi_reg_pp0_iter14_phi_ln509_2_reg_1501;
        ap_phi_reg_pp0_iter15_phi_ln509_3_reg_1534 <= ap_phi_reg_pp0_iter14_phi_ln509_3_reg_1534;
        ap_phi_reg_pp0_iter15_phi_ln509_reg_1435 <= ap_phi_reg_pp0_iter14_phi_ln509_reg_1435;
        ap_phi_reg_pp0_iter15_phi_ln511_1_reg_1489 <= ap_phi_reg_pp0_iter14_phi_ln511_1_reg_1489;
        ap_phi_reg_pp0_iter15_phi_ln511_2_reg_1522 <= ap_phi_reg_pp0_iter14_phi_ln511_2_reg_1522;
        ap_phi_reg_pp0_iter15_phi_ln511_3_reg_1555 <= ap_phi_reg_pp0_iter14_phi_ln511_3_reg_1555;
        ap_phi_reg_pp0_iter15_phi_ln511_reg_1456 <= ap_phi_reg_pp0_iter14_phi_ln511_reg_1456;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter16_g_11_reg_1546 <= ap_phi_reg_pp0_iter15_g_11_reg_1546;
        ap_phi_reg_pp0_iter16_g_1_reg_1447 <= ap_phi_reg_pp0_iter15_g_1_reg_1447;
        ap_phi_reg_pp0_iter16_g_5_reg_1480 <= ap_phi_reg_pp0_iter15_g_5_reg_1480;
        ap_phi_reg_pp0_iter16_g_8_reg_1513 <= ap_phi_reg_pp0_iter15_g_8_reg_1513;
        ap_phi_reg_pp0_iter16_phi_ln509_1_reg_1468 <= ap_phi_reg_pp0_iter15_phi_ln509_1_reg_1468;
        ap_phi_reg_pp0_iter16_phi_ln509_2_reg_1501 <= ap_phi_reg_pp0_iter15_phi_ln509_2_reg_1501;
        ap_phi_reg_pp0_iter16_phi_ln509_3_reg_1534 <= ap_phi_reg_pp0_iter15_phi_ln509_3_reg_1534;
        ap_phi_reg_pp0_iter16_phi_ln509_reg_1435 <= ap_phi_reg_pp0_iter15_phi_ln509_reg_1435;
        ap_phi_reg_pp0_iter16_phi_ln511_1_reg_1489 <= ap_phi_reg_pp0_iter15_phi_ln511_1_reg_1489;
        ap_phi_reg_pp0_iter16_phi_ln511_2_reg_1522 <= ap_phi_reg_pp0_iter15_phi_ln511_2_reg_1522;
        ap_phi_reg_pp0_iter16_phi_ln511_3_reg_1555 <= ap_phi_reg_pp0_iter15_phi_ln511_3_reg_1555;
        ap_phi_reg_pp0_iter16_phi_ln511_reg_1456 <= ap_phi_reg_pp0_iter15_phi_ln511_reg_1456;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter17_g_11_reg_1546 <= ap_phi_reg_pp0_iter16_g_11_reg_1546;
        ap_phi_reg_pp0_iter17_g_1_reg_1447 <= ap_phi_reg_pp0_iter16_g_1_reg_1447;
        ap_phi_reg_pp0_iter17_g_5_reg_1480 <= ap_phi_reg_pp0_iter16_g_5_reg_1480;
        ap_phi_reg_pp0_iter17_g_8_reg_1513 <= ap_phi_reg_pp0_iter16_g_8_reg_1513;
        ap_phi_reg_pp0_iter17_phi_ln509_1_reg_1468 <= ap_phi_reg_pp0_iter16_phi_ln509_1_reg_1468;
        ap_phi_reg_pp0_iter17_phi_ln509_2_reg_1501 <= ap_phi_reg_pp0_iter16_phi_ln509_2_reg_1501;
        ap_phi_reg_pp0_iter17_phi_ln509_3_reg_1534 <= ap_phi_reg_pp0_iter16_phi_ln509_3_reg_1534;
        ap_phi_reg_pp0_iter17_phi_ln509_reg_1435 <= ap_phi_reg_pp0_iter16_phi_ln509_reg_1435;
        ap_phi_reg_pp0_iter17_phi_ln511_1_reg_1489 <= ap_phi_reg_pp0_iter16_phi_ln511_1_reg_1489;
        ap_phi_reg_pp0_iter17_phi_ln511_2_reg_1522 <= ap_phi_reg_pp0_iter16_phi_ln511_2_reg_1522;
        ap_phi_reg_pp0_iter17_phi_ln511_3_reg_1555 <= ap_phi_reg_pp0_iter16_phi_ln511_3_reg_1555;
        ap_phi_reg_pp0_iter17_phi_ln511_reg_1456 <= ap_phi_reg_pp0_iter16_phi_ln511_reg_1456;
        norm_1_reg_11703 <= DIV2_TABLE_q2;
        norm_2_reg_11711 <= DIV2_TABLE_q1;
        norm_3_reg_11719 <= DIV2_TABLE_q0;
        norm_reg_11695 <= DIV2_TABLE_q3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_g_11_reg_1546 <= ap_phi_reg_pp0_iter17_g_11_reg_1546;
        ap_phi_reg_pp0_iter18_g_1_reg_1447 <= ap_phi_reg_pp0_iter17_g_1_reg_1447;
        ap_phi_reg_pp0_iter18_g_5_reg_1480 <= ap_phi_reg_pp0_iter17_g_5_reg_1480;
        ap_phi_reg_pp0_iter18_g_8_reg_1513 <= ap_phi_reg_pp0_iter17_g_8_reg_1513;
        ap_phi_reg_pp0_iter18_phi_ln509_1_reg_1468 <= ap_phi_reg_pp0_iter17_phi_ln509_1_reg_1468;
        ap_phi_reg_pp0_iter18_phi_ln509_2_reg_1501 <= ap_phi_reg_pp0_iter17_phi_ln509_2_reg_1501;
        ap_phi_reg_pp0_iter18_phi_ln509_3_reg_1534 <= ap_phi_reg_pp0_iter17_phi_ln509_3_reg_1534;
        ap_phi_reg_pp0_iter18_phi_ln509_reg_1435 <= ap_phi_reg_pp0_iter17_phi_ln509_reg_1435;
        ap_phi_reg_pp0_iter18_phi_ln511_1_reg_1489 <= ap_phi_reg_pp0_iter17_phi_ln511_1_reg_1489;
        ap_phi_reg_pp0_iter18_phi_ln511_2_reg_1522 <= ap_phi_reg_pp0_iter17_phi_ln511_2_reg_1522;
        ap_phi_reg_pp0_iter18_phi_ln511_3_reg_1555 <= ap_phi_reg_pp0_iter17_phi_ln511_3_reg_1555;
        ap_phi_reg_pp0_iter18_phi_ln511_reg_1456 <= ap_phi_reg_pp0_iter17_phi_ln511_reg_1456;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter19_g_11_reg_1546 <= ap_phi_reg_pp0_iter18_g_11_reg_1546;
        ap_phi_reg_pp0_iter19_g_1_reg_1447 <= ap_phi_reg_pp0_iter18_g_1_reg_1447;
        ap_phi_reg_pp0_iter19_g_5_reg_1480 <= ap_phi_reg_pp0_iter18_g_5_reg_1480;
        ap_phi_reg_pp0_iter19_g_8_reg_1513 <= ap_phi_reg_pp0_iter18_g_8_reg_1513;
        ap_phi_reg_pp0_iter19_phi_ln509_1_reg_1468 <= ap_phi_reg_pp0_iter18_phi_ln509_1_reg_1468;
        ap_phi_reg_pp0_iter19_phi_ln509_2_reg_1501 <= ap_phi_reg_pp0_iter18_phi_ln509_2_reg_1501;
        ap_phi_reg_pp0_iter19_phi_ln509_3_reg_1534 <= ap_phi_reg_pp0_iter18_phi_ln509_3_reg_1534;
        ap_phi_reg_pp0_iter19_phi_ln509_reg_1435 <= ap_phi_reg_pp0_iter18_phi_ln509_reg_1435;
        ap_phi_reg_pp0_iter19_phi_ln511_1_reg_1489 <= ap_phi_reg_pp0_iter18_phi_ln511_1_reg_1489;
        ap_phi_reg_pp0_iter19_phi_ln511_2_reg_1522 <= ap_phi_reg_pp0_iter18_phi_ln511_2_reg_1522;
        ap_phi_reg_pp0_iter19_phi_ln511_3_reg_1555 <= ap_phi_reg_pp0_iter18_phi_ln511_3_reg_1555;
        ap_phi_reg_pp0_iter19_phi_ln511_reg_1456 <= ap_phi_reg_pp0_iter18_phi_ln511_reg_1456;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_empty_182_reg_1253 <= ap_phi_reg_pp0_iter0_empty_182_reg_1253;
        ap_phi_reg_pp0_iter1_empty_183_reg_1262 <= ap_phi_reg_pp0_iter0_empty_183_reg_1262;
        ap_phi_reg_pp0_iter1_empty_184_reg_1271 <= ap_phi_reg_pp0_iter0_empty_184_reg_1271;
        ap_phi_reg_pp0_iter1_empty_186_reg_1280 <= ap_phi_reg_pp0_iter0_empty_186_reg_1280;
        ap_phi_reg_pp0_iter1_empty_188_reg_1289 <= ap_phi_reg_pp0_iter0_empty_188_reg_1289;
        ap_phi_reg_pp0_iter1_empty_189_reg_1298 <= ap_phi_reg_pp0_iter0_empty_189_reg_1298;
        ap_phi_reg_pp0_iter1_empty_190_reg_1307 <= ap_phi_reg_pp0_iter0_empty_190_reg_1307;
        ap_phi_reg_pp0_iter1_empty_192_reg_1316 <= ap_phi_reg_pp0_iter0_empty_192_reg_1316;
        ap_phi_reg_pp0_iter1_empty_194_reg_1345 <= ap_phi_reg_pp0_iter0_empty_194_reg_1345;
        ap_phi_reg_pp0_iter1_empty_195_reg_1354 <= ap_phi_reg_pp0_iter0_empty_195_reg_1354;
        ap_phi_reg_pp0_iter1_empty_196_reg_1363 <= ap_phi_reg_pp0_iter0_empty_196_reg_1363;
        ap_phi_reg_pp0_iter1_empty_197_reg_1372 <= ap_phi_reg_pp0_iter0_empty_197_reg_1372;
        ap_phi_reg_pp0_iter1_empty_198_reg_1381 <= ap_phi_reg_pp0_iter0_empty_198_reg_1381;
        ap_phi_reg_pp0_iter1_empty_200_reg_1390 <= ap_phi_reg_pp0_iter0_empty_200_reg_1390;
        ap_phi_reg_pp0_iter1_empty_202_reg_1399 <= ap_phi_reg_pp0_iter0_empty_202_reg_1399;
        ap_phi_reg_pp0_iter1_empty_203_reg_1408 <= ap_phi_reg_pp0_iter0_empty_203_reg_1408;
        ap_phi_reg_pp0_iter1_empty_204_reg_1417 <= ap_phi_reg_pp0_iter0_empty_204_reg_1417;
        ap_phi_reg_pp0_iter1_empty_206_reg_1426 <= ap_phi_reg_pp0_iter0_empty_206_reg_1426;
        ap_phi_reg_pp0_iter1_g_11_reg_1546 <= ap_phi_reg_pp0_iter0_g_11_reg_1546;
        ap_phi_reg_pp0_iter1_g_1_reg_1447 <= ap_phi_reg_pp0_iter0_g_1_reg_1447;
        ap_phi_reg_pp0_iter1_g_3_reg_1325 <= ap_phi_reg_pp0_iter0_g_3_reg_1325;
        ap_phi_reg_pp0_iter1_g_5_reg_1480 <= ap_phi_reg_pp0_iter0_g_5_reg_1480;
        ap_phi_reg_pp0_iter1_g_8_reg_1513 <= ap_phi_reg_pp0_iter0_g_8_reg_1513;
        ap_phi_reg_pp0_iter1_g_reg_1335 <= ap_phi_reg_pp0_iter0_g_reg_1335;
        ap_phi_reg_pp0_iter1_phi_ln509_1_reg_1468 <= ap_phi_reg_pp0_iter0_phi_ln509_1_reg_1468;
        ap_phi_reg_pp0_iter1_phi_ln509_2_reg_1501 <= ap_phi_reg_pp0_iter0_phi_ln509_2_reg_1501;
        ap_phi_reg_pp0_iter1_phi_ln509_3_reg_1534 <= ap_phi_reg_pp0_iter0_phi_ln509_3_reg_1534;
        ap_phi_reg_pp0_iter1_phi_ln509_reg_1435 <= ap_phi_reg_pp0_iter0_phi_ln509_reg_1435;
        ap_phi_reg_pp0_iter1_phi_ln511_1_reg_1489 <= ap_phi_reg_pp0_iter0_phi_ln511_1_reg_1489;
        ap_phi_reg_pp0_iter1_phi_ln511_2_reg_1522 <= ap_phi_reg_pp0_iter0_phi_ln511_2_reg_1522;
        ap_phi_reg_pp0_iter1_phi_ln511_3_reg_1555 <= ap_phi_reg_pp0_iter0_phi_ln511_3_reg_1555;
        ap_phi_reg_pp0_iter1_phi_ln511_reg_1456 <= ap_phi_reg_pp0_iter0_phi_ln511_reg_1456;
        ap_phi_reg_pp0_iter1_pixBuf_191_reg_996 <= ap_phi_reg_pp0_iter0_pixBuf_191_reg_996;
        ap_phi_reg_pp0_iter1_pixBuf_192_reg_987 <= ap_phi_reg_pp0_iter0_pixBuf_192_reg_987;
        ap_phi_reg_pp0_iter1_pixBuf_193_reg_978 <= ap_phi_reg_pp0_iter0_pixBuf_193_reg_978;
        ap_phi_reg_pp0_iter1_pixBuf_194_reg_969 <= ap_phi_reg_pp0_iter0_pixBuf_194_reg_969;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_g_11_reg_1546 <= ap_phi_reg_pp0_iter19_g_11_reg_1546;
        ap_phi_reg_pp0_iter20_g_1_reg_1447 <= ap_phi_reg_pp0_iter19_g_1_reg_1447;
        ap_phi_reg_pp0_iter20_g_5_reg_1480 <= ap_phi_reg_pp0_iter19_g_5_reg_1480;
        ap_phi_reg_pp0_iter20_g_8_reg_1513 <= ap_phi_reg_pp0_iter19_g_8_reg_1513;
        ap_phi_reg_pp0_iter20_phi_ln509_1_reg_1468 <= ap_phi_reg_pp0_iter19_phi_ln509_1_reg_1468;
        ap_phi_reg_pp0_iter20_phi_ln509_2_reg_1501 <= ap_phi_reg_pp0_iter19_phi_ln509_2_reg_1501;
        ap_phi_reg_pp0_iter20_phi_ln509_3_reg_1534 <= ap_phi_reg_pp0_iter19_phi_ln509_3_reg_1534;
        ap_phi_reg_pp0_iter20_phi_ln509_reg_1435 <= ap_phi_reg_pp0_iter19_phi_ln509_reg_1435;
        ap_phi_reg_pp0_iter20_phi_ln511_1_reg_1489 <= ap_phi_reg_pp0_iter19_phi_ln511_1_reg_1489;
        ap_phi_reg_pp0_iter20_phi_ln511_2_reg_1522 <= ap_phi_reg_pp0_iter19_phi_ln511_2_reg_1522;
        ap_phi_reg_pp0_iter20_phi_ln511_3_reg_1555 <= ap_phi_reg_pp0_iter19_phi_ln511_3_reg_1555;
        ap_phi_reg_pp0_iter20_phi_ln511_reg_1456 <= ap_phi_reg_pp0_iter19_phi_ln511_reg_1456;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_g_11_reg_1546 <= ap_phi_reg_pp0_iter20_g_11_reg_1546;
        ap_phi_reg_pp0_iter21_g_1_reg_1447 <= ap_phi_reg_pp0_iter20_g_1_reg_1447;
        ap_phi_reg_pp0_iter21_g_5_reg_1480 <= ap_phi_reg_pp0_iter20_g_5_reg_1480;
        ap_phi_reg_pp0_iter21_g_8_reg_1513 <= ap_phi_reg_pp0_iter20_g_8_reg_1513;
        ap_phi_reg_pp0_iter21_phi_ln509_1_reg_1468 <= ap_phi_reg_pp0_iter20_phi_ln509_1_reg_1468;
        ap_phi_reg_pp0_iter21_phi_ln509_2_reg_1501 <= ap_phi_reg_pp0_iter20_phi_ln509_2_reg_1501;
        ap_phi_reg_pp0_iter21_phi_ln509_3_reg_1534 <= ap_phi_reg_pp0_iter20_phi_ln509_3_reg_1534;
        ap_phi_reg_pp0_iter21_phi_ln509_reg_1435 <= ap_phi_reg_pp0_iter20_phi_ln509_reg_1435;
        ap_phi_reg_pp0_iter21_phi_ln511_1_reg_1489 <= ap_phi_reg_pp0_iter20_phi_ln511_1_reg_1489;
        ap_phi_reg_pp0_iter21_phi_ln511_2_reg_1522 <= ap_phi_reg_pp0_iter20_phi_ln511_2_reg_1522;
        ap_phi_reg_pp0_iter21_phi_ln511_3_reg_1555 <= ap_phi_reg_pp0_iter20_phi_ln511_3_reg_1555;
        ap_phi_reg_pp0_iter21_phi_ln511_reg_1456 <= ap_phi_reg_pp0_iter20_phi_ln511_reg_1456;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter22_g_11_reg_1546 <= ap_phi_reg_pp0_iter21_g_11_reg_1546;
        ap_phi_reg_pp0_iter22_g_1_reg_1447 <= ap_phi_reg_pp0_iter21_g_1_reg_1447;
        ap_phi_reg_pp0_iter22_g_5_reg_1480 <= ap_phi_reg_pp0_iter21_g_5_reg_1480;
        ap_phi_reg_pp0_iter22_g_8_reg_1513 <= ap_phi_reg_pp0_iter21_g_8_reg_1513;
        ap_phi_reg_pp0_iter22_phi_ln509_1_reg_1468 <= ap_phi_reg_pp0_iter21_phi_ln509_1_reg_1468;
        ap_phi_reg_pp0_iter22_phi_ln509_2_reg_1501 <= ap_phi_reg_pp0_iter21_phi_ln509_2_reg_1501;
        ap_phi_reg_pp0_iter22_phi_ln509_3_reg_1534 <= ap_phi_reg_pp0_iter21_phi_ln509_3_reg_1534;
        ap_phi_reg_pp0_iter22_phi_ln509_reg_1435 <= ap_phi_reg_pp0_iter21_phi_ln509_reg_1435;
        ap_phi_reg_pp0_iter22_phi_ln511_1_reg_1489 <= ap_phi_reg_pp0_iter21_phi_ln511_1_reg_1489;
        ap_phi_reg_pp0_iter22_phi_ln511_2_reg_1522 <= ap_phi_reg_pp0_iter21_phi_ln511_2_reg_1522;
        ap_phi_reg_pp0_iter22_phi_ln511_3_reg_1555 <= ap_phi_reg_pp0_iter21_phi_ln511_3_reg_1555;
        ap_phi_reg_pp0_iter22_phi_ln511_reg_1456 <= ap_phi_reg_pp0_iter21_phi_ln511_reg_1456;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter23_g_11_reg_1546 <= ap_phi_reg_pp0_iter22_g_11_reg_1546;
        ap_phi_reg_pp0_iter23_g_1_reg_1447 <= ap_phi_reg_pp0_iter22_g_1_reg_1447;
        ap_phi_reg_pp0_iter23_g_5_reg_1480 <= ap_phi_reg_pp0_iter22_g_5_reg_1480;
        ap_phi_reg_pp0_iter23_g_8_reg_1513 <= ap_phi_reg_pp0_iter22_g_8_reg_1513;
        ap_phi_reg_pp0_iter23_phi_ln509_1_reg_1468 <= ap_phi_reg_pp0_iter22_phi_ln509_1_reg_1468;
        ap_phi_reg_pp0_iter23_phi_ln509_2_reg_1501 <= ap_phi_reg_pp0_iter22_phi_ln509_2_reg_1501;
        ap_phi_reg_pp0_iter23_phi_ln509_3_reg_1534 <= ap_phi_reg_pp0_iter22_phi_ln509_3_reg_1534;
        ap_phi_reg_pp0_iter23_phi_ln509_reg_1435 <= ap_phi_reg_pp0_iter22_phi_ln509_reg_1435;
        ap_phi_reg_pp0_iter23_phi_ln511_1_reg_1489 <= ap_phi_reg_pp0_iter22_phi_ln511_1_reg_1489;
        ap_phi_reg_pp0_iter23_phi_ln511_2_reg_1522 <= ap_phi_reg_pp0_iter22_phi_ln511_2_reg_1522;
        ap_phi_reg_pp0_iter23_phi_ln511_3_reg_1555 <= ap_phi_reg_pp0_iter22_phi_ln511_3_reg_1555;
        ap_phi_reg_pp0_iter23_phi_ln511_reg_1456 <= ap_phi_reg_pp0_iter22_phi_ln511_reg_1456;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter24_g_11_reg_1546 <= ap_phi_reg_pp0_iter23_g_11_reg_1546;
        ap_phi_reg_pp0_iter24_g_1_reg_1447 <= ap_phi_reg_pp0_iter23_g_1_reg_1447;
        ap_phi_reg_pp0_iter24_g_5_reg_1480 <= ap_phi_reg_pp0_iter23_g_5_reg_1480;
        ap_phi_reg_pp0_iter24_g_8_reg_1513 <= ap_phi_reg_pp0_iter23_g_8_reg_1513;
        ap_phi_reg_pp0_iter24_phi_ln509_1_reg_1468 <= ap_phi_reg_pp0_iter23_phi_ln509_1_reg_1468;
        ap_phi_reg_pp0_iter24_phi_ln509_2_reg_1501 <= ap_phi_reg_pp0_iter23_phi_ln509_2_reg_1501;
        ap_phi_reg_pp0_iter24_phi_ln509_3_reg_1534 <= ap_phi_reg_pp0_iter23_phi_ln509_3_reg_1534;
        ap_phi_reg_pp0_iter24_phi_ln509_reg_1435 <= ap_phi_reg_pp0_iter23_phi_ln509_reg_1435;
        ap_phi_reg_pp0_iter24_phi_ln511_1_reg_1489 <= ap_phi_reg_pp0_iter23_phi_ln511_1_reg_1489;
        ap_phi_reg_pp0_iter24_phi_ln511_2_reg_1522 <= ap_phi_reg_pp0_iter23_phi_ln511_2_reg_1522;
        ap_phi_reg_pp0_iter24_phi_ln511_3_reg_1555 <= ap_phi_reg_pp0_iter23_phi_ln511_3_reg_1555;
        ap_phi_reg_pp0_iter24_phi_ln511_reg_1456 <= ap_phi_reg_pp0_iter23_phi_ln511_reg_1456;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_empty_182_reg_1253 <= ap_phi_reg_pp0_iter1_empty_182_reg_1253;
        ap_phi_reg_pp0_iter2_empty_183_reg_1262 <= ap_phi_reg_pp0_iter1_empty_183_reg_1262;
        ap_phi_reg_pp0_iter2_empty_184_reg_1271 <= ap_phi_reg_pp0_iter1_empty_184_reg_1271;
        ap_phi_reg_pp0_iter2_empty_186_reg_1280 <= ap_phi_reg_pp0_iter1_empty_186_reg_1280;
        ap_phi_reg_pp0_iter2_empty_188_reg_1289 <= ap_phi_reg_pp0_iter1_empty_188_reg_1289;
        ap_phi_reg_pp0_iter2_empty_189_reg_1298 <= ap_phi_reg_pp0_iter1_empty_189_reg_1298;
        ap_phi_reg_pp0_iter2_empty_190_reg_1307 <= ap_phi_reg_pp0_iter1_empty_190_reg_1307;
        ap_phi_reg_pp0_iter2_empty_192_reg_1316 <= ap_phi_reg_pp0_iter1_empty_192_reg_1316;
        ap_phi_reg_pp0_iter2_empty_194_reg_1345 <= ap_phi_reg_pp0_iter1_empty_194_reg_1345;
        ap_phi_reg_pp0_iter2_empty_195_reg_1354 <= ap_phi_reg_pp0_iter1_empty_195_reg_1354;
        ap_phi_reg_pp0_iter2_empty_196_reg_1363 <= ap_phi_reg_pp0_iter1_empty_196_reg_1363;
        ap_phi_reg_pp0_iter2_empty_197_reg_1372 <= ap_phi_reg_pp0_iter1_empty_197_reg_1372;
        ap_phi_reg_pp0_iter2_empty_198_reg_1381 <= ap_phi_reg_pp0_iter1_empty_198_reg_1381;
        ap_phi_reg_pp0_iter2_empty_200_reg_1390 <= ap_phi_reg_pp0_iter1_empty_200_reg_1390;
        ap_phi_reg_pp0_iter2_empty_202_reg_1399 <= ap_phi_reg_pp0_iter1_empty_202_reg_1399;
        ap_phi_reg_pp0_iter2_empty_203_reg_1408 <= ap_phi_reg_pp0_iter1_empty_203_reg_1408;
        ap_phi_reg_pp0_iter2_empty_204_reg_1417 <= ap_phi_reg_pp0_iter1_empty_204_reg_1417;
        ap_phi_reg_pp0_iter2_empty_206_reg_1426 <= ap_phi_reg_pp0_iter1_empty_206_reg_1426;
        ap_phi_reg_pp0_iter2_g_11_reg_1546 <= ap_phi_reg_pp0_iter1_g_11_reg_1546;
        ap_phi_reg_pp0_iter2_g_1_reg_1447 <= ap_phi_reg_pp0_iter1_g_1_reg_1447;
        ap_phi_reg_pp0_iter2_g_3_reg_1325 <= ap_phi_reg_pp0_iter1_g_3_reg_1325;
        ap_phi_reg_pp0_iter2_g_5_reg_1480 <= ap_phi_reg_pp0_iter1_g_5_reg_1480;
        ap_phi_reg_pp0_iter2_g_8_reg_1513 <= ap_phi_reg_pp0_iter1_g_8_reg_1513;
        ap_phi_reg_pp0_iter2_g_reg_1335 <= ap_phi_reg_pp0_iter1_g_reg_1335;
        ap_phi_reg_pp0_iter2_phi_ln509_1_reg_1468 <= ap_phi_reg_pp0_iter1_phi_ln509_1_reg_1468;
        ap_phi_reg_pp0_iter2_phi_ln509_2_reg_1501 <= ap_phi_reg_pp0_iter1_phi_ln509_2_reg_1501;
        ap_phi_reg_pp0_iter2_phi_ln509_3_reg_1534 <= ap_phi_reg_pp0_iter1_phi_ln509_3_reg_1534;
        ap_phi_reg_pp0_iter2_phi_ln509_reg_1435 <= ap_phi_reg_pp0_iter1_phi_ln509_reg_1435;
        ap_phi_reg_pp0_iter2_phi_ln511_1_reg_1489 <= ap_phi_reg_pp0_iter1_phi_ln511_1_reg_1489;
        ap_phi_reg_pp0_iter2_phi_ln511_2_reg_1522 <= ap_phi_reg_pp0_iter1_phi_ln511_2_reg_1522;
        ap_phi_reg_pp0_iter2_phi_ln511_3_reg_1555 <= ap_phi_reg_pp0_iter1_phi_ln511_3_reg_1555;
        ap_phi_reg_pp0_iter2_phi_ln511_reg_1456 <= ap_phi_reg_pp0_iter1_phi_ln511_reg_1456;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_empty_182_reg_1253 <= ap_phi_reg_pp0_iter2_empty_182_reg_1253;
        ap_phi_reg_pp0_iter3_empty_183_reg_1262 <= ap_phi_reg_pp0_iter2_empty_183_reg_1262;
        ap_phi_reg_pp0_iter3_empty_184_reg_1271 <= ap_phi_reg_pp0_iter2_empty_184_reg_1271;
        ap_phi_reg_pp0_iter3_empty_186_reg_1280 <= ap_phi_reg_pp0_iter2_empty_186_reg_1280;
        ap_phi_reg_pp0_iter3_empty_188_reg_1289 <= ap_phi_reg_pp0_iter2_empty_188_reg_1289;
        ap_phi_reg_pp0_iter3_empty_189_reg_1298 <= ap_phi_reg_pp0_iter2_empty_189_reg_1298;
        ap_phi_reg_pp0_iter3_empty_190_reg_1307 <= ap_phi_reg_pp0_iter2_empty_190_reg_1307;
        ap_phi_reg_pp0_iter3_empty_192_reg_1316 <= ap_phi_reg_pp0_iter2_empty_192_reg_1316;
        ap_phi_reg_pp0_iter3_empty_194_reg_1345 <= ap_phi_reg_pp0_iter2_empty_194_reg_1345;
        ap_phi_reg_pp0_iter3_empty_195_reg_1354 <= ap_phi_reg_pp0_iter2_empty_195_reg_1354;
        ap_phi_reg_pp0_iter3_empty_196_reg_1363 <= ap_phi_reg_pp0_iter2_empty_196_reg_1363;
        ap_phi_reg_pp0_iter3_empty_197_reg_1372 <= ap_phi_reg_pp0_iter2_empty_197_reg_1372;
        ap_phi_reg_pp0_iter3_empty_198_reg_1381 <= ap_phi_reg_pp0_iter2_empty_198_reg_1381;
        ap_phi_reg_pp0_iter3_empty_200_reg_1390 <= ap_phi_reg_pp0_iter2_empty_200_reg_1390;
        ap_phi_reg_pp0_iter3_empty_202_reg_1399 <= ap_phi_reg_pp0_iter2_empty_202_reg_1399;
        ap_phi_reg_pp0_iter3_empty_203_reg_1408 <= ap_phi_reg_pp0_iter2_empty_203_reg_1408;
        ap_phi_reg_pp0_iter3_empty_204_reg_1417 <= ap_phi_reg_pp0_iter2_empty_204_reg_1417;
        ap_phi_reg_pp0_iter3_empty_206_reg_1426 <= ap_phi_reg_pp0_iter2_empty_206_reg_1426;
        ap_phi_reg_pp0_iter3_g_11_reg_1546 <= ap_phi_reg_pp0_iter2_g_11_reg_1546;
        ap_phi_reg_pp0_iter3_g_1_reg_1447 <= ap_phi_reg_pp0_iter2_g_1_reg_1447;
        ap_phi_reg_pp0_iter3_g_3_reg_1325 <= ap_phi_reg_pp0_iter2_g_3_reg_1325;
        ap_phi_reg_pp0_iter3_g_5_reg_1480 <= ap_phi_reg_pp0_iter2_g_5_reg_1480;
        ap_phi_reg_pp0_iter3_g_8_reg_1513 <= ap_phi_reg_pp0_iter2_g_8_reg_1513;
        ap_phi_reg_pp0_iter3_g_reg_1335 <= ap_phi_reg_pp0_iter2_g_reg_1335;
        ap_phi_reg_pp0_iter3_phi_ln509_1_reg_1468 <= ap_phi_reg_pp0_iter2_phi_ln509_1_reg_1468;
        ap_phi_reg_pp0_iter3_phi_ln509_2_reg_1501 <= ap_phi_reg_pp0_iter2_phi_ln509_2_reg_1501;
        ap_phi_reg_pp0_iter3_phi_ln509_3_reg_1534 <= ap_phi_reg_pp0_iter2_phi_ln509_3_reg_1534;
        ap_phi_reg_pp0_iter3_phi_ln509_reg_1435 <= ap_phi_reg_pp0_iter2_phi_ln509_reg_1435;
        ap_phi_reg_pp0_iter3_phi_ln511_1_reg_1489 <= ap_phi_reg_pp0_iter2_phi_ln511_1_reg_1489;
        ap_phi_reg_pp0_iter3_phi_ln511_2_reg_1522 <= ap_phi_reg_pp0_iter2_phi_ln511_2_reg_1522;
        ap_phi_reg_pp0_iter3_phi_ln511_3_reg_1555 <= ap_phi_reg_pp0_iter2_phi_ln511_3_reg_1555;
        ap_phi_reg_pp0_iter3_phi_ln511_reg_1456 <= ap_phi_reg_pp0_iter2_phi_ln511_reg_1456;
        bayerWindow_90_reg_9509 <= pixBuf_174_fu_314;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter4_g_11_reg_1546 <= ap_phi_reg_pp0_iter3_g_11_reg_1546;
        ap_phi_reg_pp0_iter4_g_1_reg_1447 <= ap_phi_reg_pp0_iter3_g_1_reg_1447;
        ap_phi_reg_pp0_iter4_g_5_reg_1480 <= ap_phi_reg_pp0_iter3_g_5_reg_1480;
        ap_phi_reg_pp0_iter4_g_8_reg_1513 <= ap_phi_reg_pp0_iter3_g_8_reg_1513;
        ap_phi_reg_pp0_iter4_phi_ln509_1_reg_1468 <= ap_phi_reg_pp0_iter3_phi_ln509_1_reg_1468;
        ap_phi_reg_pp0_iter4_phi_ln509_2_reg_1501 <= ap_phi_reg_pp0_iter3_phi_ln509_2_reg_1501;
        ap_phi_reg_pp0_iter4_phi_ln509_3_reg_1534 <= ap_phi_reg_pp0_iter3_phi_ln509_3_reg_1534;
        ap_phi_reg_pp0_iter4_phi_ln509_reg_1435 <= ap_phi_reg_pp0_iter3_phi_ln509_reg_1435;
        ap_phi_reg_pp0_iter4_phi_ln511_1_reg_1489 <= ap_phi_reg_pp0_iter3_phi_ln511_1_reg_1489;
        ap_phi_reg_pp0_iter4_phi_ln511_2_reg_1522 <= ap_phi_reg_pp0_iter3_phi_ln511_2_reg_1522;
        ap_phi_reg_pp0_iter4_phi_ln511_3_reg_1555 <= ap_phi_reg_pp0_iter3_phi_ln511_3_reg_1555;
        ap_phi_reg_pp0_iter4_phi_ln511_reg_1456 <= ap_phi_reg_pp0_iter3_phi_ln511_reg_1456;
        bayerWindow_30_reg_9714 <= bayerWindow_3_fu_358;
        bayerWindow_31_reg_9720 <= bayerWindow_7_fu_362;
        bayerWindow_32_reg_9726 <= bayerWindow_11_fu_366;
        bayerWindow_34_reg_9731 <= bayerWindow_15_fu_370;
        bayerWindow_35_reg_9737 <= bayerWindow_19_fu_374;
        bayerWindow_36_reg_9743 <= bayerWindow_20_fu_378;
        bayerWindow_38_reg_9748 <= bayerWindow_21_fu_382;
        bayerWindow_39_reg_9754 <= bayerWindow_22_fu_386;
        bayerWindow_40_reg_9760 <= bayerWindow_23_fu_390;
        bayerWindow_42_reg_9765 <= bayerWindow_24_fu_394;
        bayerWindow_43_reg_9771 <= bayerWindow_25_fu_398;
        bayerWindow_44_reg_9777 <= bayerWindow_26_fu_402;
        bayerWindow_46_reg_9782 <= bayerWindow_27_fu_406;
        bayerWindow_47_reg_9788 <= bayerWindow_28_fu_410;
        bayerWindow_48_reg_9794 <= bayerWindow_29_fu_414;
        bayerWindow_91_reg_9649 <= pixBuf_173_fu_310;
        bayerWindow_92_reg_9644 <= pixBuf_172_fu_306;
        bayerWindow_93_reg_9639 <= pixBuf_171_fu_302;
        bayerWindow_94_reg_9634 <= pixBuf_fu_298;
        p_load126_reg_9702 <= empty_180_fu_350;
        p_load127_reg_9696 <= empty_179_fu_346;
        p_load128_reg_9690 <= empty_178_fu_342;
        p_load129_reg_9684 <= empty_177_fu_338;
        p_load130_reg_9678 <= empty_176_fu_334;
        p_load131_reg_9672 <= empty_175_fu_330;
        p_load132_reg_9666 <= empty_174_fu_326;
        p_load133_reg_9660 <= empty_173_fu_322;
        p_load134_reg_9654 <= empty_fu_318;
        p_load_reg_9708 <= empty_181_fu_354;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_g_11_reg_1546 <= ap_phi_reg_pp0_iter4_g_11_reg_1546;
        ap_phi_reg_pp0_iter5_g_1_reg_1447 <= ap_phi_reg_pp0_iter4_g_1_reg_1447;
        ap_phi_reg_pp0_iter5_g_5_reg_1480 <= ap_phi_reg_pp0_iter4_g_5_reg_1480;
        ap_phi_reg_pp0_iter5_g_8_reg_1513 <= ap_phi_reg_pp0_iter4_g_8_reg_1513;
        ap_phi_reg_pp0_iter5_phi_ln509_1_reg_1468 <= ap_phi_reg_pp0_iter4_phi_ln509_1_reg_1468;
        ap_phi_reg_pp0_iter5_phi_ln509_2_reg_1501 <= ap_phi_reg_pp0_iter4_phi_ln509_2_reg_1501;
        ap_phi_reg_pp0_iter5_phi_ln509_3_reg_1534 <= ap_phi_reg_pp0_iter4_phi_ln509_3_reg_1534;
        ap_phi_reg_pp0_iter5_phi_ln509_reg_1435 <= ap_phi_reg_pp0_iter4_phi_ln509_reg_1435;
        ap_phi_reg_pp0_iter5_phi_ln511_1_reg_1489 <= ap_phi_reg_pp0_iter4_phi_ln511_1_reg_1489;
        ap_phi_reg_pp0_iter5_phi_ln511_2_reg_1522 <= ap_phi_reg_pp0_iter4_phi_ln511_2_reg_1522;
        ap_phi_reg_pp0_iter5_phi_ln511_3_reg_1555 <= ap_phi_reg_pp0_iter4_phi_ln511_3_reg_1555;
        ap_phi_reg_pp0_iter5_phi_ln511_reg_1456 <= ap_phi_reg_pp0_iter4_phi_ln511_reg_1456;
        g_3_reg_1325 <= ap_phi_reg_pp0_iter4_g_3_reg_1325;
        g_reg_1335 <= ap_phi_reg_pp0_iter4_g_reg_1335;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter6_g_11_reg_1546 <= ap_phi_reg_pp0_iter5_g_11_reg_1546;
        ap_phi_reg_pp0_iter6_g_1_reg_1447 <= ap_phi_reg_pp0_iter5_g_1_reg_1447;
        ap_phi_reg_pp0_iter6_g_5_reg_1480 <= ap_phi_reg_pp0_iter5_g_5_reg_1480;
        ap_phi_reg_pp0_iter6_g_8_reg_1513 <= ap_phi_reg_pp0_iter5_g_8_reg_1513;
        ap_phi_reg_pp0_iter6_phi_ln509_1_reg_1468 <= ap_phi_reg_pp0_iter5_phi_ln509_1_reg_1468;
        ap_phi_reg_pp0_iter6_phi_ln509_2_reg_1501 <= ap_phi_reg_pp0_iter5_phi_ln509_2_reg_1501;
        ap_phi_reg_pp0_iter6_phi_ln509_3_reg_1534 <= ap_phi_reg_pp0_iter5_phi_ln509_3_reg_1534;
        ap_phi_reg_pp0_iter6_phi_ln509_reg_1435 <= ap_phi_reg_pp0_iter5_phi_ln509_reg_1435;
        ap_phi_reg_pp0_iter6_phi_ln511_1_reg_1489 <= ap_phi_reg_pp0_iter5_phi_ln511_1_reg_1489;
        ap_phi_reg_pp0_iter6_phi_ln511_2_reg_1522 <= ap_phi_reg_pp0_iter5_phi_ln511_2_reg_1522;
        ap_phi_reg_pp0_iter6_phi_ln511_3_reg_1555 <= ap_phi_reg_pp0_iter5_phi_ln511_3_reg_1555;
        ap_phi_reg_pp0_iter6_phi_ln511_reg_1456 <= ap_phi_reg_pp0_iter5_phi_ln511_reg_1456;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter7_g_11_reg_1546 <= ap_phi_reg_pp0_iter6_g_11_reg_1546;
        ap_phi_reg_pp0_iter7_g_1_reg_1447 <= ap_phi_reg_pp0_iter6_g_1_reg_1447;
        ap_phi_reg_pp0_iter7_g_5_reg_1480 <= ap_phi_reg_pp0_iter6_g_5_reg_1480;
        ap_phi_reg_pp0_iter7_g_8_reg_1513 <= ap_phi_reg_pp0_iter6_g_8_reg_1513;
        ap_phi_reg_pp0_iter7_phi_ln509_1_reg_1468 <= ap_phi_reg_pp0_iter6_phi_ln509_1_reg_1468;
        ap_phi_reg_pp0_iter7_phi_ln509_2_reg_1501 <= ap_phi_reg_pp0_iter6_phi_ln509_2_reg_1501;
        ap_phi_reg_pp0_iter7_phi_ln509_3_reg_1534 <= ap_phi_reg_pp0_iter6_phi_ln509_3_reg_1534;
        ap_phi_reg_pp0_iter7_phi_ln509_reg_1435 <= ap_phi_reg_pp0_iter6_phi_ln509_reg_1435;
        ap_phi_reg_pp0_iter7_phi_ln511_1_reg_1489 <= ap_phi_reg_pp0_iter6_phi_ln511_1_reg_1489;
        ap_phi_reg_pp0_iter7_phi_ln511_2_reg_1522 <= ap_phi_reg_pp0_iter6_phi_ln511_2_reg_1522;
        ap_phi_reg_pp0_iter7_phi_ln511_3_reg_1555 <= ap_phi_reg_pp0_iter6_phi_ln511_3_reg_1555;
        ap_phi_reg_pp0_iter7_phi_ln511_reg_1456 <= ap_phi_reg_pp0_iter6_phi_ln511_reg_1456;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter8_g_11_reg_1546 <= ap_phi_reg_pp0_iter7_g_11_reg_1546;
        ap_phi_reg_pp0_iter8_g_1_reg_1447 <= ap_phi_reg_pp0_iter7_g_1_reg_1447;
        ap_phi_reg_pp0_iter8_g_5_reg_1480 <= ap_phi_reg_pp0_iter7_g_5_reg_1480;
        ap_phi_reg_pp0_iter8_g_8_reg_1513 <= ap_phi_reg_pp0_iter7_g_8_reg_1513;
        ap_phi_reg_pp0_iter8_phi_ln509_1_reg_1468 <= ap_phi_reg_pp0_iter7_phi_ln509_1_reg_1468;
        ap_phi_reg_pp0_iter8_phi_ln509_2_reg_1501 <= ap_phi_reg_pp0_iter7_phi_ln509_2_reg_1501;
        ap_phi_reg_pp0_iter8_phi_ln509_3_reg_1534 <= ap_phi_reg_pp0_iter7_phi_ln509_3_reg_1534;
        ap_phi_reg_pp0_iter8_phi_ln509_reg_1435 <= ap_phi_reg_pp0_iter7_phi_ln509_reg_1435;
        ap_phi_reg_pp0_iter8_phi_ln511_1_reg_1489 <= ap_phi_reg_pp0_iter7_phi_ln511_1_reg_1489;
        ap_phi_reg_pp0_iter8_phi_ln511_2_reg_1522 <= ap_phi_reg_pp0_iter7_phi_ln511_2_reg_1522;
        ap_phi_reg_pp0_iter8_phi_ln511_3_reg_1555 <= ap_phi_reg_pp0_iter7_phi_ln511_3_reg_1555;
        ap_phi_reg_pp0_iter8_phi_ln511_reg_1456 <= ap_phi_reg_pp0_iter7_phi_ln511_reg_1456;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_g_11_reg_1546 <= ap_phi_reg_pp0_iter8_g_11_reg_1546;
        ap_phi_reg_pp0_iter9_g_1_reg_1447 <= ap_phi_reg_pp0_iter8_g_1_reg_1447;
        ap_phi_reg_pp0_iter9_g_5_reg_1480 <= ap_phi_reg_pp0_iter8_g_5_reg_1480;
        ap_phi_reg_pp0_iter9_g_8_reg_1513 <= ap_phi_reg_pp0_iter8_g_8_reg_1513;
        ap_phi_reg_pp0_iter9_phi_ln509_1_reg_1468 <= ap_phi_reg_pp0_iter8_phi_ln509_1_reg_1468;
        ap_phi_reg_pp0_iter9_phi_ln509_2_reg_1501 <= ap_phi_reg_pp0_iter8_phi_ln509_2_reg_1501;
        ap_phi_reg_pp0_iter9_phi_ln509_3_reg_1534 <= ap_phi_reg_pp0_iter8_phi_ln509_3_reg_1534;
        ap_phi_reg_pp0_iter9_phi_ln509_reg_1435 <= ap_phi_reg_pp0_iter8_phi_ln509_reg_1435;
        ap_phi_reg_pp0_iter9_phi_ln511_1_reg_1489 <= ap_phi_reg_pp0_iter8_phi_ln511_1_reg_1489;
        ap_phi_reg_pp0_iter9_phi_ln511_2_reg_1522 <= ap_phi_reg_pp0_iter8_phi_ln511_2_reg_1522;
        ap_phi_reg_pp0_iter9_phi_ln511_3_reg_1555 <= ap_phi_reg_pp0_iter8_phi_ln511_3_reg_1555;
        ap_phi_reg_pp0_iter9_phi_ln511_reg_1456 <= ap_phi_reg_pp0_iter8_phi_ln511_reg_1456;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        phi_ln509_1_reg_1468 <= ap_phi_reg_pp0_iter25_phi_ln509_1_reg_1468;
        phi_ln509_2_reg_1501 <= ap_phi_reg_pp0_iter25_phi_ln509_2_reg_1501;
        phi_ln509_3_reg_1534 <= ap_phi_reg_pp0_iter25_phi_ln509_3_reg_1534;
        phi_ln509_reg_1435 <= ap_phi_reg_pp0_iter25_phi_ln509_reg_1435;
        phi_ln511_1_reg_1489 <= ap_phi_reg_pp0_iter25_phi_ln511_1_reg_1489;
        phi_ln511_2_reg_1522 <= ap_phi_reg_pp0_iter25_phi_ln511_2_reg_1522;
        phi_ln511_3_reg_1555 <= ap_phi_reg_pp0_iter25_phi_ln511_3_reg_1555;
        phi_ln511_reg_1456 <= ap_phi_reg_pp0_iter25_phi_ln511_reg_1456;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DIV1_TABLE_ce0 = 1'b1;
    end else begin
        DIV1_TABLE_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DIV1_TABLE_ce1 = 1'b1;
    end else begin
        DIV1_TABLE_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DIV1_TABLE_ce10 = 1'b1;
    end else begin
        DIV1_TABLE_ce10 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DIV1_TABLE_ce11 = 1'b1;
    end else begin
        DIV1_TABLE_ce11 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DIV1_TABLE_ce12 = 1'b1;
    end else begin
        DIV1_TABLE_ce12 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DIV1_TABLE_ce13 = 1'b1;
    end else begin
        DIV1_TABLE_ce13 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DIV1_TABLE_ce14 = 1'b1;
    end else begin
        DIV1_TABLE_ce14 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DIV1_TABLE_ce15 = 1'b1;
    end else begin
        DIV1_TABLE_ce15 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DIV1_TABLE_ce2 = 1'b1;
    end else begin
        DIV1_TABLE_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DIV1_TABLE_ce3 = 1'b1;
    end else begin
        DIV1_TABLE_ce3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DIV1_TABLE_ce4 = 1'b1;
    end else begin
        DIV1_TABLE_ce4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DIV1_TABLE_ce5 = 1'b1;
    end else begin
        DIV1_TABLE_ce5 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DIV1_TABLE_ce6 = 1'b1;
    end else begin
        DIV1_TABLE_ce6 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DIV1_TABLE_ce7 = 1'b1;
    end else begin
        DIV1_TABLE_ce7 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DIV1_TABLE_ce8 = 1'b1;
    end else begin
        DIV1_TABLE_ce8 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DIV1_TABLE_ce9 = 1'b1;
    end else begin
        DIV1_TABLE_ce9 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DIV2_TABLE_ce0 = 1'b1;
    end else begin
        DIV2_TABLE_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DIV2_TABLE_ce1 = 1'b1;
    end else begin
        DIV2_TABLE_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DIV2_TABLE_ce2 = 1'b1;
    end else begin
        DIV2_TABLE_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DIV2_TABLE_ce3 = 1'b1;
    end else begin
        DIV2_TABLE_ce3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln318_fu_2137_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln318_reg_9409_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter3_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter3_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter25_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_idle_pp0 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_bayerWindow_60_phi_fu_1146_p4 = bayerWindow_90_reg_9509;
        end else if ((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_bayerWindow_60_phi_fu_1146_p4 = bayerWindow_50_reg_9613;
        end else begin
            ap_phi_mux_bayerWindow_60_phi_fu_1146_p4 = ap_phi_reg_pp0_iter3_bayerWindow_60_reg_1143;
        end
    end else begin
        ap_phi_mux_bayerWindow_60_phi_fu_1146_p4 = ap_phi_reg_pp0_iter3_bayerWindow_60_reg_1143;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_bayerWindow_61_phi_fu_1136_p4 = bayerWindow_90_reg_9509;
        end else if ((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_bayerWindow_61_phi_fu_1136_p4 = bayerWindow_51_reg_9624;
        end else begin
            ap_phi_mux_bayerWindow_61_phi_fu_1136_p4 = ap_phi_reg_pp0_iter3_bayerWindow_61_reg_1133;
        end
    end else begin
        ap_phi_mux_bayerWindow_61_phi_fu_1136_p4 = ap_phi_reg_pp0_iter3_bayerWindow_61_reg_1133;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_bayerWindow_62_phi_fu_1127_p4 = bayerWindow_90_reg_9509;
        end else if ((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_bayerWindow_62_phi_fu_1127_p4 = bayerWindow_52_reg_9629;
        end else begin
            ap_phi_mux_bayerWindow_62_phi_fu_1127_p4 = ap_phi_reg_pp0_iter3_bayerWindow_62_reg_1124;
        end
    end else begin
        ap_phi_mux_bayerWindow_62_phi_fu_1127_p4 = ap_phi_reg_pp0_iter3_bayerWindow_62_reg_1124;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_bayerWindow_64_phi_fu_1117_p4 = pixBuf_173_fu_310;
        end else if ((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_bayerWindow_64_phi_fu_1117_p4 = bayerWindow_54_reg_9583;
        end else begin
            ap_phi_mux_bayerWindow_64_phi_fu_1117_p4 = ap_phi_reg_pp0_iter3_bayerWindow_64_reg_1114;
        end
    end else begin
        ap_phi_mux_bayerWindow_64_phi_fu_1117_p4 = ap_phi_reg_pp0_iter3_bayerWindow_64_reg_1114;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_bayerWindow_65_phi_fu_1107_p4 = pixBuf_173_fu_310;
        end else if ((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_bayerWindow_65_phi_fu_1107_p4 = bayerWindow_55_reg_9595;
        end else begin
            ap_phi_mux_bayerWindow_65_phi_fu_1107_p4 = ap_phi_reg_pp0_iter3_bayerWindow_65_reg_1104;
        end
    end else begin
        ap_phi_mux_bayerWindow_65_phi_fu_1107_p4 = ap_phi_reg_pp0_iter3_bayerWindow_65_reg_1104;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_bayerWindow_66_phi_fu_1098_p4 = pixBuf_173_fu_310;
        end else if ((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_bayerWindow_66_phi_fu_1098_p4 = bayerWindow_56_reg_9601;
        end else begin
            ap_phi_mux_bayerWindow_66_phi_fu_1098_p4 = ap_phi_reg_pp0_iter3_bayerWindow_66_reg_1095;
        end
    end else begin
        ap_phi_mux_bayerWindow_66_phi_fu_1098_p4 = ap_phi_reg_pp0_iter3_bayerWindow_66_reg_1095;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_bayerWindow_68_phi_fu_1088_p4 = pixBuf_172_fu_306;
        end else if ((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_bayerWindow_68_phi_fu_1088_p4 = bayerWindow_58_reg_9553;
        end else begin
            ap_phi_mux_bayerWindow_68_phi_fu_1088_p4 = ap_phi_reg_pp0_iter3_bayerWindow_68_reg_1085;
        end
    end else begin
        ap_phi_mux_bayerWindow_68_phi_fu_1088_p4 = ap_phi_reg_pp0_iter3_bayerWindow_68_reg_1085;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_bayerWindow_69_phi_fu_1078_p4 = pixBuf_172_fu_306;
        end else if ((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_bayerWindow_69_phi_fu_1078_p4 = bayerWindow_59_reg_9565;
        end else begin
            ap_phi_mux_bayerWindow_69_phi_fu_1078_p4 = ap_phi_reg_pp0_iter3_bayerWindow_69_reg_1075;
        end
    end else begin
        ap_phi_mux_bayerWindow_69_phi_fu_1078_p4 = ap_phi_reg_pp0_iter3_bayerWindow_69_reg_1075;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_bayerWindow_70_phi_fu_1069_p4 = pixBuf_172_fu_306;
        end else if ((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_bayerWindow_70_phi_fu_1069_p4 = bayerWindow_63_reg_9571;
        end else begin
            ap_phi_mux_bayerWindow_70_phi_fu_1069_p4 = ap_phi_reg_pp0_iter3_bayerWindow_70_reg_1066;
        end
    end else begin
        ap_phi_mux_bayerWindow_70_phi_fu_1069_p4 = ap_phi_reg_pp0_iter3_bayerWindow_70_reg_1066;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_bayerWindow_72_phi_fu_1059_p4 = pixBuf_171_fu_302;
        end else if ((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_bayerWindow_72_phi_fu_1059_p4 = bayerWindow_71_reg_9519;
        end else begin
            ap_phi_mux_bayerWindow_72_phi_fu_1059_p4 = ap_phi_reg_pp0_iter3_bayerWindow_72_reg_1056;
        end
    end else begin
        ap_phi_mux_bayerWindow_72_phi_fu_1059_p4 = ap_phi_reg_pp0_iter3_bayerWindow_72_reg_1056;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_bayerWindow_73_phi_fu_1049_p4 = pixBuf_171_fu_302;
        end else if ((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_bayerWindow_73_phi_fu_1049_p4 = bayerWindow_75_reg_9532;
        end else begin
            ap_phi_mux_bayerWindow_73_phi_fu_1049_p4 = ap_phi_reg_pp0_iter3_bayerWindow_73_reg_1046;
        end
    end else begin
        ap_phi_mux_bayerWindow_73_phi_fu_1049_p4 = ap_phi_reg_pp0_iter3_bayerWindow_73_reg_1046;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_bayerWindow_74_phi_fu_1040_p4 = pixBuf_171_fu_302;
        end else if ((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_bayerWindow_74_phi_fu_1040_p4 = bayerWindow_79_reg_9539;
        end else begin
            ap_phi_mux_bayerWindow_74_phi_fu_1040_p4 = ap_phi_reg_pp0_iter3_bayerWindow_74_reg_1037;
        end
    end else begin
        ap_phi_mux_bayerWindow_74_phi_fu_1040_p4 = ap_phi_reg_pp0_iter3_bayerWindow_74_reg_1037;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_bayerWindow_76_phi_fu_1029_p4 = pixBuf_fu_298;
        end else if ((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_bayerWindow_76_phi_fu_1029_p4 = ap_phi_reg_pp0_iter3_pixBuf_191_reg_996;
        end else begin
            ap_phi_mux_bayerWindow_76_phi_fu_1029_p4 = ap_phi_reg_pp0_iter3_bayerWindow_76_reg_1026;
        end
    end else begin
        ap_phi_mux_bayerWindow_76_phi_fu_1029_p4 = ap_phi_reg_pp0_iter3_bayerWindow_76_reg_1026;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_bayerWindow_77_phi_fu_1018_p4 = pixBuf_fu_298;
        end else if ((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_bayerWindow_77_phi_fu_1018_p4 = ap_phi_reg_pp0_iter3_pixBuf_192_reg_987;
        end else begin
            ap_phi_mux_bayerWindow_77_phi_fu_1018_p4 = ap_phi_reg_pp0_iter3_bayerWindow_77_reg_1015;
        end
    end else begin
        ap_phi_mux_bayerWindow_77_phi_fu_1018_p4 = ap_phi_reg_pp0_iter3_bayerWindow_77_reg_1015;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_bayerWindow_78_phi_fu_1008_p4 = pixBuf_fu_298;
        end else if ((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_bayerWindow_78_phi_fu_1008_p4 = ap_phi_reg_pp0_iter3_pixBuf_193_reg_978;
        end else begin
            ap_phi_mux_bayerWindow_78_phi_fu_1008_p4 = ap_phi_reg_pp0_iter3_bayerWindow_78_reg_1005;
        end
    end else begin
        ap_phi_mux_bayerWindow_78_phi_fu_1008_p4 = ap_phi_reg_pp0_iter3_bayerWindow_78_reg_1005;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_empty_185_phi_fu_1156_p4 = pixBuf_fu_298;
        end else if ((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_empty_185_phi_fu_1156_p4 = select_ln387_27_fu_2662_p3;
        end else begin
            ap_phi_mux_empty_185_phi_fu_1156_p4 = ap_phi_reg_pp0_iter3_empty_185_reg_1153;
        end
    end else begin
        ap_phi_mux_empty_185_phi_fu_1156_p4 = ap_phi_reg_pp0_iter3_empty_185_reg_1153;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_empty_187_phi_fu_1166_p4 = bayerWindow_29_fu_414;
        end else if ((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_empty_187_phi_fu_1166_p4 = select_ln387_29_fu_2677_p3;
        end else begin
            ap_phi_mux_empty_187_phi_fu_1166_p4 = ap_phi_reg_pp0_iter3_empty_187_reg_1163;
        end
    end else begin
        ap_phi_mux_empty_187_phi_fu_1166_p4 = ap_phi_reg_pp0_iter3_empty_187_reg_1163;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_empty_191_phi_fu_1176_p4 = pixBuf_171_fu_302;
        end else if ((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_empty_191_phi_fu_1176_p4 = select_ln387_21_fu_2621_p3;
        end else begin
            ap_phi_mux_empty_191_phi_fu_1176_p4 = ap_phi_reg_pp0_iter3_empty_191_reg_1173;
        end
    end else begin
        ap_phi_mux_empty_191_phi_fu_1176_p4 = ap_phi_reg_pp0_iter3_empty_191_reg_1173;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_empty_193_phi_fu_1186_p4 = bayerWindow_26_fu_402;
        end else if ((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_empty_193_phi_fu_1186_p4 = select_ln387_23_fu_2634_p3;
        end else begin
            ap_phi_mux_empty_193_phi_fu_1186_p4 = ap_phi_reg_pp0_iter3_empty_193_reg_1183;
        end
    end else begin
        ap_phi_mux_empty_193_phi_fu_1186_p4 = ap_phi_reg_pp0_iter3_empty_193_reg_1183;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_empty_199_phi_fu_1216_p4 = pixBuf_173_fu_310;
        end else if ((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_empty_199_phi_fu_1216_p4 = select_ln387_9_fu_2545_p3;
        end else begin
            ap_phi_mux_empty_199_phi_fu_1216_p4 = ap_phi_reg_pp0_iter3_empty_199_reg_1213;
        end
    end else begin
        ap_phi_mux_empty_199_phi_fu_1216_p4 = ap_phi_reg_pp0_iter3_empty_199_reg_1213;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_empty_201_phi_fu_1226_p4 = bayerWindow_20_fu_378;
        end else if ((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_empty_201_phi_fu_1226_p4 = select_ln387_11_fu_2558_p3;
        end else begin
            ap_phi_mux_empty_201_phi_fu_1226_p4 = ap_phi_reg_pp0_iter3_empty_201_reg_1223;
        end
    end else begin
        ap_phi_mux_empty_201_phi_fu_1226_p4 = ap_phi_reg_pp0_iter3_empty_201_reg_1223;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_empty_205_phi_fu_1236_p4 = bayerWindow_90_reg_9509;
        end else if ((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_empty_205_phi_fu_1236_p4 = select_ln387_3_fu_2508_p3;
        end else begin
            ap_phi_mux_empty_205_phi_fu_1236_p4 = ap_phi_reg_pp0_iter3_empty_205_reg_1233;
        end
    end else begin
        ap_phi_mux_empty_205_phi_fu_1236_p4 = ap_phi_reg_pp0_iter3_empty_205_reg_1233;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_empty_207_phi_fu_1246_p4 = bayerWindow_11_fu_366;
        end else if ((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_empty_207_phi_fu_1246_p4 = select_ln387_5_fu_2520_p3;
        end else begin
            ap_phi_mux_empty_207_phi_fu_1246_p4 = ap_phi_reg_pp0_iter3_empty_207_reg_1243;
        end
    end else begin
        ap_phi_mux_empty_207_phi_fu_1246_p4 = ap_phi_reg_pp0_iter3_empty_207_reg_1243;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_g_6_phi_fu_1206_p4 = bayerWindow_23_fu_390;
        end else if ((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_g_6_phi_fu_1206_p4 = select_ln387_17_fu_2596_p3;
        end else begin
            ap_phi_mux_g_6_phi_fu_1206_p4 = ap_phi_reg_pp0_iter3_g_6_reg_1203;
        end
    end else begin
        ap_phi_mux_g_6_phi_fu_1206_p4 = ap_phi_reg_pp0_iter3_g_6_reg_1203;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_g_9_phi_fu_1196_p4 = pixBuf_172_fu_306;
        end else if ((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_g_9_phi_fu_1196_p4 = select_ln387_15_fu_2583_p3;
        end else begin
            ap_phi_mux_g_9_phi_fu_1196_p4 = ap_phi_reg_pp0_iter3_g_9_reg_1193;
        end
    end else begin
        ap_phi_mux_g_9_phi_fu_1196_p4 = ap_phi_reg_pp0_iter3_g_9_reg_1193;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_x_8 = 17'd0;
    end else begin
        ap_sig_allocacmp_x_8 = x_fu_290;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_z_3 = 15'd0;
    end else begin
        ap_sig_allocacmp_z_3 = z_fu_294;
    end
end

always @ (*) begin
    if (((icmp_ln318_reg_9409_pp0_iter24_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bayerWindow_20_out_ap_vld = 1'b1;
    end else begin
        bayerWindow_20_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln318_reg_9409_pp0_iter24_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bayerWindow_21_out_ap_vld = 1'b1;
    end else begin
        bayerWindow_21_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln318_reg_9409_pp0_iter24_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bayerWindow_22_out_ap_vld = 1'b1;
    end else begin
        bayerWindow_22_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln318_reg_9409_pp0_iter24_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bayerWindow_24_out_ap_vld = 1'b1;
    end else begin
        bayerWindow_24_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln318_reg_9409_pp0_iter24_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bayerWindow_25_out_ap_vld = 1'b1;
    end else begin
        bayerWindow_25_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln318_reg_9409_pp0_iter24_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bayerWindow_26_out_ap_vld = 1'b1;
    end else begin
        bayerWindow_26_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln318_reg_9409_pp0_iter24_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bayerWindow_28_out_ap_vld = 1'b1;
    end else begin
        bayerWindow_28_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln318_reg_9409_pp0_iter24_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bayerWindow_29_out_ap_vld = 1'b1;
    end else begin
        bayerWindow_29_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln318_reg_9409_pp0_iter24_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bayerWindow_30_out_ap_vld = 1'b1;
    end else begin
        bayerWindow_30_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln318_reg_9409_pp0_iter24_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bayerWindow_32_out_ap_vld = 1'b1;
    end else begin
        bayerWindow_32_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln318_reg_9409_pp0_iter24_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bayerWindow_33_out_ap_vld = 1'b1;
    end else begin
        bayerWindow_33_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln318_reg_9409_pp0_iter24_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bayerWindow_34_out_ap_vld = 1'b1;
    end else begin
        bayerWindow_34_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln318_reg_9409_pp0_iter24_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bayerWindow_36_out_ap_vld = 1'b1;
    end else begin
        bayerWindow_36_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln318_reg_9409_pp0_iter24_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bayerWindow_37_out_ap_vld = 1'b1;
    end else begin
        bayerWindow_37_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln318_reg_9409_pp0_iter24_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bayerWindow_38_out_ap_vld = 1'b1;
    end else begin
        bayerWindow_38_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln318_reg_9409_pp0_iter24_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bayerWindow_85_out_ap_vld = 1'b1;
    end else begin
        bayerWindow_85_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln318_reg_9409_pp0_iter24_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bayerWindow_86_out_ap_vld = 1'b1;
    end else begin
        bayerWindow_86_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln318_reg_9409_pp0_iter24_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bayerWindow_87_out_ap_vld = 1'b1;
    end else begin
        bayerWindow_87_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln318_reg_9409_pp0_iter24_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bayerWindow_88_out_ap_vld = 1'b1;
    end else begin
        bayerWindow_88_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln318_reg_9409_pp0_iter24_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bayerWindow_89_out_ap_vld = 1'b1;
    end else begin
        bayerWindow_89_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_7805_ce = 1'b1;
    end else begin
        grp_fu_7805_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_7813_ce = 1'b1;
    end else begin
        grp_fu_7813_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_7821_ce = 1'b1;
    end else begin
        grp_fu_7821_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_7829_ce = 1'b1;
    end else begin
        grp_fu_7829_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_7837_ce = 1'b1;
    end else begin
        grp_fu_7837_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_7845_ce = 1'b1;
    end else begin
        grp_fu_7845_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_7853_ce = 1'b1;
    end else begin
        grp_fu_7853_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_7861_ce = 1'b1;
    end else begin
        grp_fu_7861_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_7869_ce = 1'b1;
    end else begin
        grp_fu_7869_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_7877_ce = 1'b1;
    end else begin
        grp_fu_7877_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_7885_ce = 1'b1;
    end else begin
        grp_fu_7885_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_7893_ce = 1'b1;
    end else begin
        grp_fu_7893_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_7901_ce = 1'b1;
    end else begin
        grp_fu_7901_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_7909_ce = 1'b1;
    end else begin
        grp_fu_7909_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_7917_ce = 1'b1;
    end else begin
        grp_fu_7917_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_7925_ce = 1'b1;
    end else begin
        grp_fu_7925_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8108_ce = 1'b1;
    end else begin
        grp_fu_8108_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8117_ce = 1'b1;
    end else begin
        grp_fu_8117_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8144_ce = 1'b1;
    end else begin
        grp_fu_8144_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8153_ce = 1'b1;
    end else begin
        grp_fu_8153_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8180_ce = 1'b1;
    end else begin
        grp_fu_8180_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8189_ce = 1'b1;
    end else begin
        grp_fu_8189_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8216_ce = 1'b1;
    end else begin
        grp_fu_8216_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_8225_ce = 1'b1;
    end else begin
        grp_fu_8225_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_9073_ce = 1'b1;
    end else begin
        grp_fu_9073_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_9082_ce = 1'b1;
    end else begin
        grp_fu_9082_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_9091_ce = 1'b1;
    end else begin
        grp_fu_9091_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_9100_ce = 1'b1;
    end else begin
        grp_fu_9100_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_9109_ce = 1'b1;
    end else begin
        grp_fu_9109_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_9118_ce = 1'b1;
    end else begin
        grp_fu_9118_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_9127_ce = 1'b1;
    end else begin
        grp_fu_9127_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_9136_ce = 1'b1;
    end else begin
        grp_fu_9136_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op163_read_state2 == 1'b1))) begin
        imgBayer_blk_n = imgBayer_empty_n;
    end else begin
        imgBayer_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op163_read_state2 == 1'b1))) begin
        imgBayer_read = 1'b1;
    end else begin
        imgBayer_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b1) & (tmp_123_reg_9456_pp0_iter25_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        imgG_blk_n = imgG_full_n;
    end else begin
        imgG_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b1) & (tmp_123_reg_9456_pp0_iter25_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        imgG_write = 1'b1;
    end else begin
        imgG_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        linebuf_yuv_1_ce0 = 1'b1;
    end else begin
        linebuf_yuv_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        linebuf_yuv_1_ce1 = 1'b1;
    end else begin
        linebuf_yuv_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        linebuf_yuv_1_we0 = 1'b1;
    end else begin
        linebuf_yuv_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        linebuf_yuv_2_ce0 = 1'b1;
    end else begin
        linebuf_yuv_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        linebuf_yuv_2_ce1 = 1'b1;
    end else begin
        linebuf_yuv_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        linebuf_yuv_2_we0 = 1'b1;
    end else begin
        linebuf_yuv_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        linebuf_yuv_3_ce0 = 1'b1;
    end else begin
        linebuf_yuv_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        linebuf_yuv_3_ce1 = 1'b1;
    end else begin
        linebuf_yuv_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        linebuf_yuv_3_we0 = 1'b1;
    end else begin
        linebuf_yuv_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        linebuf_yuv_ce0 = 1'b1;
    end else begin
        linebuf_yuv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        linebuf_yuv_ce1 = 1'b1;
    end else begin
        linebuf_yuv_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln328_reg_9418_pp0_iter1_reg == 1'd1) & (icmp_ln318_reg_9409_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp84 == 1'd1))) begin
        linebuf_yuv_we0 = 1'b1;
    end else begin
        linebuf_yuv_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln318_reg_9409_pp0_iter24_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_out1_ap_vld = 1'b1;
    end else begin
        p_out1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln318_reg_9409_pp0_iter24_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_out2_ap_vld = 1'b1;
    end else begin
        p_out2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln318_reg_9409_pp0_iter24_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_out3_ap_vld = 1'b1;
    end else begin
        p_out3_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln318_reg_9409_pp0_iter24_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_out4_ap_vld = 1'b1;
    end else begin
        p_out4_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln318_reg_9409_pp0_iter24_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_out5_ap_vld = 1'b1;
    end else begin
        p_out5_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln318_reg_9409_pp0_iter24_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_out6_ap_vld = 1'b1;
    end else begin
        p_out6_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln318_reg_9409_pp0_iter24_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_out7_ap_vld = 1'b1;
    end else begin
        p_out7_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln318_reg_9409_pp0_iter24_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_out8_ap_vld = 1'b1;
    end else begin
        p_out8_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln318_reg_9409_pp0_iter24_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_out9_ap_vld = 1'b1;
    end else begin
        p_out9_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln318_reg_9409_pp0_iter24_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_out_ap_vld = 1'b1;
    end else begin
        p_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign DIV1_TABLE_address0 = zext_ln493_15_fu_7474_p1;

assign DIV1_TABLE_address1 = zext_ln493_14_fu_7470_p1;

assign DIV1_TABLE_address10 = zext_ln493_5_fu_7434_p1;

assign DIV1_TABLE_address11 = zext_ln493_4_fu_7430_p1;

assign DIV1_TABLE_address12 = zext_ln493_3_fu_7426_p1;

assign DIV1_TABLE_address13 = zext_ln493_2_fu_7422_p1;

assign DIV1_TABLE_address14 = zext_ln493_1_fu_7418_p1;

assign DIV1_TABLE_address15 = zext_ln493_fu_7414_p1;

assign DIV1_TABLE_address2 = zext_ln493_13_fu_7466_p1;

assign DIV1_TABLE_address3 = zext_ln493_12_fu_7462_p1;

assign DIV1_TABLE_address4 = zext_ln493_11_fu_7458_p1;

assign DIV1_TABLE_address5 = zext_ln493_10_fu_7454_p1;

assign DIV1_TABLE_address6 = zext_ln493_9_fu_7450_p1;

assign DIV1_TABLE_address7 = zext_ln493_8_fu_7446_p1;

assign DIV1_TABLE_address8 = zext_ln493_7_fu_7442_p1;

assign DIV1_TABLE_address9 = zext_ln493_6_fu_7438_p1;

assign DIV2_TABLE_address0 = zext_ln497_3_fu_7798_p1;

assign DIV2_TABLE_address1 = zext_ln497_2_fu_7794_p1;

assign DIV2_TABLE_address2 = zext_ln497_1_fu_7790_p1;

assign DIV2_TABLE_address3 = zext_ln497_fu_7786_p1;

assign K_10_fu_3252_p2 = (sub_ln460_fu_3246_p2 - zext_ln460_1_fu_3242_p1);

assign K_11_fu_3276_p2 = (sub_ln461_fu_3270_p2 - zext_ln460_1_fu_3242_p1);

assign K_12_fu_3340_p2 = (sub_ln450_1_fu_3334_p2 - zext_ln450_7_fu_3322_p1);

assign K_13_fu_3376_p2 = (zext_ln451_2_fu_3354_p1 - zext_ln451_5_fu_3372_p1);

assign K_14_fu_3408_p2 = (sub_ln452_1_fu_3402_p2 - zext_ln451_3_fu_3358_p1);

assign K_15_fu_4685_p2 = (zext_ln453_1_fu_4678_p1 - zext_ln453_2_fu_4682_p1);

assign K_16_fu_3446_p2 = (sub_ln454_1_fu_3440_p2 - zext_ln452_5_fu_3398_p1);

assign K_17_fu_3482_p2 = (zext_ln455_3_fu_3460_p1 - zext_ln455_6_fu_3478_p1);

assign K_18_fu_3506_p2 = (sub_ln456_1_fu_3500_p2 - zext_ln450_9_fu_3330_p1);

assign K_19_fu_3542_p2 = (zext_ln457_2_fu_3520_p1 - zext_ln457_5_fu_3538_p1);

assign K_1_fu_3000_p2 = (sub_ln451_fu_2994_p2 - zext_ln451_1_fu_2990_p1);

assign K_20_fu_3574_p2 = (sub_ln458_1_fu_3568_p2 - zext_ln458_5_fu_3564_p1);

assign K_21_fu_4706_p2 = (zext_ln459_1_fu_4699_p1 - zext_ln459_2_fu_4703_p1);

assign K_22_fu_3612_p2 = (sub_ln460_1_fu_3606_p2 - zext_ln460_4_fu_3602_p1);

assign K_23_fu_3640_p2 = (zext_ln461_1_fu_3626_p1 - zext_ln461_2_fu_3636_p1);

assign K_24_fu_3704_p2 = (sub_ln450_2_fu_3698_p2 - zext_ln450_12_fu_3686_p1);

assign K_25_fu_3732_p2 = (sub_ln451_1_fu_3726_p2 - zext_ln450_12_fu_3686_p1);

assign K_26_fu_3764_p2 = (sub_ln452_2_fu_3758_p2 - zext_ln451_7_fu_3722_p1);

assign K_27_fu_3788_p2 = (sub_ln453_1_fu_3782_p2 - zext_ln450_14_fu_3694_p1);

assign K_28_fu_3816_p2 = (sub_ln454_2_fu_3810_p2 - zext_ln452_8_fu_3754_p1);

assign K_29_fu_3848_p2 = (sub_ln455_1_fu_3842_p2 - zext_ln455_9_fu_3838_p1);

assign K_2_fu_3032_p2 = (sub_ln452_fu_3026_p2 - zext_ln451_1_fu_2990_p1);

assign K_30_fu_3872_p2 = (sub_ln456_2_fu_3866_p2 - zext_ln450_14_fu_3694_p1);

assign K_31_fu_3900_p2 = (sub_ln457_1_fu_3894_p2 - zext_ln455_9_fu_3838_p1);

assign K_32_fu_3932_p2 = (sub_ln458_2_fu_3926_p2 - zext_ln458_8_fu_3922_p1);

assign K_33_fu_3956_p2 = (sub_ln459_1_fu_3950_p2 - zext_ln450_14_fu_3694_p1);

assign K_34_fu_3984_p2 = (sub_ln460_2_fu_3978_p2 - zext_ln460_6_fu_3974_p1);

assign K_35_fu_4008_p2 = (sub_ln461_1_fu_4002_p2 - zext_ln450_12_fu_3686_p1);

assign K_36_fu_4072_p2 = (sub_ln450_3_fu_4066_p2 - zext_ln450_17_fu_4054_p1);

assign K_37_fu_4108_p2 = (zext_ln451_8_fu_4086_p1 - zext_ln451_11_fu_4104_p1);

assign K_38_fu_4140_p2 = (sub_ln452_3_fu_4134_p2 - zext_ln451_9_fu_4090_p1);

assign K_39_fu_5261_p2 = (zext_ln453_4_fu_5254_p1 - zext_ln453_5_fu_5258_p1);

assign K_3_fu_3056_p2 = (sub_ln453_fu_3050_p2 - zext_ln452_2_fu_3022_p1);

assign K_40_fu_4178_p2 = (sub_ln454_3_fu_4172_p2 - zext_ln452_11_fu_4130_p1);

assign K_41_fu_4214_p2 = (zext_ln455_10_fu_4192_p1 - zext_ln455_13_fu_4210_p1);

assign K_42_fu_4238_p2 = (sub_ln456_3_fu_4232_p2 - zext_ln450_19_fu_4062_p1);

assign K_43_fu_4266_p2 = (sub_ln457_2_fu_4260_p2 - zext_ln455_11_fu_4196_p1);

assign K_44_fu_4298_p2 = (sub_ln458_3_fu_4292_p2 - zext_ln458_11_fu_4288_p1);

assign K_45_fu_4322_p2 = (sub_ln459_2_fu_4316_p2 - zext_ln450_19_fu_4062_p1);

assign K_46_fu_4350_p2 = (sub_ln460_3_fu_4344_p2 - zext_ln460_8_fu_4340_p1);

assign K_47_fu_4374_p2 = (sub_ln461_2_fu_4368_p2 - zext_ln450_17_fu_4054_p1);

assign K_4_fu_3084_p2 = (sub_ln454_fu_3078_p2 - zext_ln452_2_fu_3022_p1);

assign K_5_fu_3116_p2 = (sub_ln455_fu_3110_p2 - zext_ln454_1_fu_3074_p1);

assign K_6_fu_3140_p2 = (sub_ln456_fu_3134_p2 - zext_ln450_4_fu_2962_p1);

assign K_7_fu_3168_p2 = (sub_ln457_fu_3162_p2 - zext_ln457_1_fu_3158_p1);

assign K_8_fu_3200_p2 = (sub_ln458_fu_3194_p2 - zext_ln458_2_fu_3190_p1);

assign K_9_fu_3224_p2 = (sub_ln459_fu_3218_p2 - zext_ln458_2_fu_3190_p1);

assign K_fu_2972_p2 = (sub_ln450_fu_2966_p2 - zext_ln450_2_fu_2954_p1);

assign PixBufVal_23_fu_2697_p3 = ((cmp170[0:0] == 1'b1) ? bayerWindow_75_reg_9532 : ap_phi_reg_pp0_iter3_pixBuf_192_reg_987);

assign PixBufVal_24_fu_2691_p3 = ((cmp170[0:0] == 1'b1) ? bayerWindow_79_reg_9539 : ap_phi_reg_pp0_iter3_pixBuf_193_reg_978);

assign PixBufVal_25_fu_2685_p3 = ((cmp170[0:0] == 1'b1) ? bayerWindow_85_reg_9546 : ap_phi_reg_pp0_iter3_pixBuf_194_reg_969);

assign PixBufVal_fu_2703_p3 = ((cmp170[0:0] == 1'b1) ? bayerWindow_71_reg_9519 : ap_phi_reg_pp0_iter3_pixBuf_191_reg_996);

assign add_ln323_fu_2143_p2 = (ap_sig_allocacmp_z_3 + 15'd1);

assign add_ln451_1_fu_4098_p2 = (zext_ln450_16_fu_4050_p1 + zext_ln451_10_fu_4094_p1);

assign add_ln451_fu_3366_p2 = (zext_ln451_4_fu_3362_p1 + zext_ln450_6_fu_3318_p1);

assign add_ln453_1_fu_4146_p2 = (zext_ln450_18_fu_4058_p1 + zext_ln452_10_fu_4126_p1);

assign add_ln453_fu_3414_p2 = (zext_ln452_4_fu_3394_p1 + zext_ln450_8_fu_3326_p1);

assign add_ln455_1_fu_4204_p2 = (zext_ln455_12_fu_4200_p1 + zext_ln454_8_fu_4164_p1);

assign add_ln455_fu_3472_p2 = (zext_ln454_3_fu_3432_p1 + zext_ln455_5_fu_3468_p1);

assign add_ln457_fu_3532_p2 = (zext_ln457_4_fu_3528_p1 + zext_ln455_5_fu_3468_p1);

assign add_ln459_fu_3580_p2 = (zext_ln458_4_fu_3560_p1 + zext_ln450_8_fu_3326_p1);

assign add_ln461_fu_3630_p2 = (zext_ln460_3_fu_3598_p1 + zext_ln450_6_fu_3318_p1);

assign add_ln465_10_fu_5289_p2 = ($signed(sext_ln465_20_fu_5270_p1) + $signed(sext_ln465_19_fu_5267_p1));

assign add_ln465_1_fu_4426_p2 = ($signed(sext_ln465_fu_4404_p1) + $signed(sext_ln465_1_fu_4407_p1));

assign add_ln465_3_fu_4724_p2 = ($signed(sext_ln465_7_fu_4718_p1) + $signed(sext_ln465_8_fu_4721_p1));

assign add_ln465_4_fu_4734_p2 = ($signed(sext_ln465_6_fu_4712_p1) + $signed(sext_ln465_10_fu_4715_p1));

assign add_ln465_6_fu_4992_p2 = ($signed(sext_ln465_16_fu_4989_p1) + $signed(sext_ln465_12_fu_4986_p1));

assign add_ln465_7_fu_5002_p2 = ($signed(sext_ln465_14_fu_4983_p1) + $signed(sext_ln465_13_fu_4980_p1));

assign add_ln465_9_fu_5279_p2 = ($signed(sext_ln465_22_fu_5276_p1) + $signed(sext_ln465_18_fu_5273_p1));

assign add_ln465_fu_4416_p2 = ($signed(sext_ln465_2_fu_4410_p1) + $signed(sext_ln465_3_fu_4413_p1));

assign add_ln466_10_fu_5328_p2 = ($signed(sext_ln466_22_fu_5325_p1) + $signed(sext_ln466_18_fu_5305_p1));

assign add_ln466_1_fu_4464_p2 = ($signed(sext_ln466_fu_4442_p1) + $signed(sext_ln466_4_fu_4461_p1));

assign add_ln466_3_fu_4761_p2 = ($signed(sext_ln466_8_fu_4757_p1) + $signed(sext_ln466_7_fu_4753_p1));

assign add_ln466_4_fu_4774_p2 = ($signed(sext_ln466_6_fu_4750_p1) + $signed(sext_ln466_10_fu_4771_p1));

assign add_ln466_6_fu_5027_p2 = ($signed(sext_ln466_14_fu_5024_p1) + $signed(sext_ln466_13_fu_5021_p1));

assign add_ln466_7_fu_5040_p2 = ($signed(sext_ln466_12_fu_5018_p1) + $signed(sext_ln466_16_fu_5037_p1));

assign add_ln466_9_fu_5315_p2 = ($signed(sext_ln466_19_fu_5308_p1) + $signed(sext_ln466_20_fu_5312_p1));

assign add_ln466_fu_4451_p2 = ($signed(sext_ln466_2_fu_4448_p1) + $signed(sext_ln466_1_fu_4445_p1));

assign add_ln467_2_fu_4796_p2 = ($signed(sext_ln467_4_fu_4793_p1) + $signed(sext_ln467_3_fu_4790_p1));

assign add_ln467_4_fu_5062_p2 = ($signed(sext_ln467_7_fu_5059_p1) + $signed(sext_ln467_6_fu_5056_p1));

assign add_ln467_6_fu_5350_p2 = ($signed(sext_ln467_9_fu_5344_p1) + $signed(sext_ln467_10_fu_5347_p1));

assign add_ln467_fu_4486_p2 = ($signed(sext_ln467_1_fu_4483_p1) + $signed(sext_ln467_fu_4480_p1));

assign add_ln468_10_fu_5382_p2 = ($signed(sext_ln465_22_fu_5276_p1) + $signed(sext_ln465_19_fu_5267_p1));

assign add_ln468_1_fu_4518_p2 = ($signed(sext_ln465_fu_4404_p1) + $signed(sext_ln468_2_fu_4515_p1));

assign add_ln468_3_fu_4815_p2 = ($signed(sext_ln468_3_fu_4812_p1) + $signed(sext_ln465_8_fu_4721_p1));

assign add_ln468_4_fu_4828_p2 = ($signed(sext_ln465_6_fu_4712_p1) + $signed(sext_ln468_12_fu_4825_p1));

assign add_ln468_6_fu_5084_p2 = ($signed(sext_ln468_7_fu_5081_p1) + $signed(sext_ln468_6_fu_5078_p1));

assign add_ln468_7_fu_5094_p2 = ($signed(sext_ln465_16_fu_4989_p1) + $signed(sext_ln465_13_fu_4980_p1));

assign add_ln468_9_fu_5372_p2 = ($signed(sext_ln468_10_fu_5369_p1) + $signed(sext_ln468_9_fu_5366_p1));

assign add_ln468_fu_4505_p2 = ($signed(sext_ln468_fu_4502_p1) + $signed(sext_ln465_3_fu_4413_p1));

assign add_ln476_10_fu_6987_p2 = (zext_ln476_19_fu_6984_p1 + zext_ln476_17_fu_6978_p1);

assign add_ln476_11_fu_6993_p2 = (add_ln476_10_fu_6987_p2 + zext_ln476_18_fu_6981_p1);

assign add_ln476_1_fu_6615_p2 = (zext_ln476_4_fu_6612_p1 + zext_ln476_2_fu_6606_p1);

assign add_ln476_2_fu_6621_p2 = (add_ln476_1_fu_6615_p2 + zext_ln476_3_fu_6609_p1);

assign add_ln476_3_fu_6468_p2 = (zext_ln476_6_fu_6465_p1 + zext_ln476_5_fu_6462_p1);

assign add_ln476_4_fu_6739_p2 = (zext_ln476_9_fu_6736_p1 + zext_ln476_7_fu_6730_p1);

assign add_ln476_5_fu_6745_p2 = (add_ln476_4_fu_6739_p2 + zext_ln476_8_fu_6733_p1);

assign add_ln476_6_fu_6516_p2 = (zext_ln476_11_fu_6513_p1 + zext_ln476_10_fu_6510_p1);

assign add_ln476_7_fu_6863_p2 = (zext_ln476_14_fu_6860_p1 + zext_ln476_12_fu_6854_p1);

assign add_ln476_8_fu_6869_p2 = (add_ln476_7_fu_6863_p2 + zext_ln476_13_fu_6857_p1);

assign add_ln476_9_fu_6564_p2 = (zext_ln476_16_fu_6561_p1 + zext_ln476_15_fu_6558_p1);

assign add_ln476_fu_6420_p2 = (zext_ln476_1_fu_6417_p1 + zext_ln476_fu_6414_p1);

assign add_ln477_10_fu_7018_p2 = (zext_ln477_19_fu_7015_p1 + zext_ln477_17_fu_7009_p1);

assign add_ln477_11_fu_7024_p2 = (add_ln477_10_fu_7018_p2 + zext_ln477_18_fu_7012_p1);

assign add_ln477_1_fu_6646_p2 = (zext_ln477_4_fu_6643_p1 + zext_ln477_2_fu_6637_p1);

assign add_ln477_2_fu_6652_p2 = (add_ln477_1_fu_6646_p2 + zext_ln477_3_fu_6640_p1);

assign add_ln477_3_fu_6480_p2 = (zext_ln477_6_fu_6477_p1 + zext_ln477_5_fu_6474_p1);

assign add_ln477_4_fu_6770_p2 = (zext_ln477_9_fu_6767_p1 + zext_ln477_7_fu_6761_p1);

assign add_ln477_5_fu_6776_p2 = (add_ln477_4_fu_6770_p2 + zext_ln477_8_fu_6764_p1);

assign add_ln477_6_fu_6528_p2 = (zext_ln477_11_fu_6525_p1 + zext_ln477_10_fu_6522_p1);

assign add_ln477_7_fu_6894_p2 = (zext_ln477_14_fu_6891_p1 + zext_ln477_12_fu_6885_p1);

assign add_ln477_8_fu_6900_p2 = (add_ln477_7_fu_6894_p2 + zext_ln477_13_fu_6888_p1);

assign add_ln477_9_fu_6576_p2 = (zext_ln477_16_fu_6573_p1 + zext_ln477_15_fu_6570_p1);

assign add_ln477_fu_6432_p2 = (zext_ln477_1_fu_6429_p1 + zext_ln477_fu_6426_p1);

assign add_ln478_10_fu_7049_p2 = (zext_ln478_19_fu_7046_p1 + zext_ln478_17_fu_7040_p1);

assign add_ln478_11_fu_7055_p2 = (add_ln478_10_fu_7049_p2 + zext_ln478_18_fu_7043_p1);

assign add_ln478_1_fu_6677_p2 = (zext_ln478_4_fu_6674_p1 + zext_ln478_2_fu_6668_p1);

assign add_ln478_2_fu_6683_p2 = (add_ln478_1_fu_6677_p2 + zext_ln478_3_fu_6671_p1);

assign add_ln478_3_fu_6492_p2 = (zext_ln478_6_fu_6489_p1 + zext_ln478_5_fu_6486_p1);

assign add_ln478_4_fu_6801_p2 = (zext_ln478_9_fu_6798_p1 + zext_ln478_7_fu_6792_p1);

assign add_ln478_5_fu_6807_p2 = (add_ln478_4_fu_6801_p2 + zext_ln478_8_fu_6795_p1);

assign add_ln478_6_fu_6540_p2 = (zext_ln478_11_fu_6537_p1 + zext_ln478_10_fu_6534_p1);

assign add_ln478_7_fu_6925_p2 = (zext_ln478_14_fu_6922_p1 + zext_ln478_12_fu_6916_p1);

assign add_ln478_8_fu_6931_p2 = (add_ln478_7_fu_6925_p2 + zext_ln478_13_fu_6919_p1);

assign add_ln478_9_fu_6588_p2 = (zext_ln478_16_fu_6585_p1 + zext_ln478_15_fu_6582_p1);

assign add_ln478_fu_6444_p2 = (zext_ln478_1_fu_6441_p1 + zext_ln478_fu_6438_p1);

assign add_ln479_10_fu_7080_p2 = (zext_ln479_19_fu_7077_p1 + zext_ln479_17_fu_7071_p1);

assign add_ln479_11_fu_7086_p2 = (add_ln479_10_fu_7080_p2 + zext_ln479_18_fu_7074_p1);

assign add_ln479_1_fu_6708_p2 = (zext_ln479_4_fu_6705_p1 + zext_ln479_2_fu_6699_p1);

assign add_ln479_2_fu_6714_p2 = (add_ln479_1_fu_6708_p2 + zext_ln479_3_fu_6702_p1);

assign add_ln479_3_fu_6504_p2 = (zext_ln479_6_fu_6501_p1 + zext_ln479_5_fu_6498_p1);

assign add_ln479_4_fu_6832_p2 = (zext_ln479_9_fu_6829_p1 + zext_ln479_7_fu_6823_p1);

assign add_ln479_5_fu_6838_p2 = (add_ln479_4_fu_6832_p2 + zext_ln479_8_fu_6826_p1);

assign add_ln479_6_fu_6552_p2 = (zext_ln479_11_fu_6549_p1 + zext_ln479_10_fu_6546_p1);

assign add_ln479_7_fu_6956_p2 = (zext_ln479_14_fu_6953_p1 + zext_ln479_12_fu_6947_p1);

assign add_ln479_8_fu_6962_p2 = (add_ln479_7_fu_6956_p2 + zext_ln479_13_fu_6950_p1);

assign add_ln479_9_fu_6600_p2 = (zext_ln479_16_fu_6597_p1 + zext_ln479_15_fu_6594_p1);

assign add_ln479_fu_6456_p2 = (zext_ln479_1_fu_6453_p1 + zext_ln479_fu_6450_p1);

assign add_ln483_1_fu_4932_p2 = (zext_ln483_3_fu_4928_p1 + zext_ln483_2_fu_4920_p1);

assign add_ln483_2_fu_5198_p2 = (zext_ln483_5_fu_5194_p1 + zext_ln483_4_fu_5186_p1);

assign add_ln483_3_fu_5486_p2 = (zext_ln483_7_fu_5482_p1 + zext_ln483_6_fu_5474_p1);

assign add_ln483_fu_4622_p2 = (zext_ln483_1_fu_4618_p1 + zext_ln483_fu_4610_p1);

assign add_ln484_1_fu_4964_p2 = (zext_ln484_3_fu_4960_p1 + zext_ln484_2_fu_4952_p1);

assign add_ln484_2_fu_5230_p2 = (zext_ln484_5_fu_5226_p1 + zext_ln484_4_fu_5218_p1);

assign add_ln484_3_fu_5518_p2 = (zext_ln484_7_fu_5514_p1 + zext_ln484_6_fu_5506_p1);

assign add_ln484_fu_4654_p2 = (zext_ln484_1_fu_4650_p1 + zext_ln484_fu_4642_p1);

assign add_ln492_10_fu_7228_p2 = (add_ln492_8_fu_7207_p2 + var_6_reg_11329);

assign add_ln492_11_fu_7243_p2 = (add_ln492_6_fu_7183_p2 + var_7_reg_11334);

assign add_ln492_12_fu_7261_p2 = ($signed(sext_ln492_4_fu_7258_p1) + $signed(13'd1));

assign add_ln492_13_fu_7267_p2 = (add_ln492_12_fu_7261_p2 + var_8_reg_11339);

assign add_ln492_14_fu_7285_p2 = ($signed(sext_ln492_5_fu_7282_p1) + $signed(13'd1));

assign add_ln492_15_fu_7291_p2 = (add_ln492_14_fu_7285_p2 + var_9_reg_11344);

assign add_ln492_16_fu_7306_p2 = (add_ln492_14_fu_7285_p2 + var_10_reg_11349);

assign add_ln492_17_fu_7321_p2 = (add_ln492_12_fu_7261_p2 + var_11_reg_11354);

assign add_ln492_18_fu_7339_p2 = ($signed(sext_ln492_6_fu_7336_p1) + $signed(13'd1));

assign add_ln492_19_fu_7345_p2 = (add_ln492_18_fu_7339_p2 + var_12_reg_11359);

assign add_ln492_1_fu_7111_p2 = (add_ln492_fu_7105_p2 + var_reg_11299);

assign add_ln492_20_fu_7363_p2 = ($signed(sext_ln492_7_fu_7360_p1) + $signed(13'd1));

assign add_ln492_21_fu_7369_p2 = (add_ln492_20_fu_7363_p2 + var_13_reg_11364);

assign add_ln492_22_fu_7384_p2 = (add_ln492_20_fu_7363_p2 + var_14_reg_11369);

assign add_ln492_23_fu_7399_p2 = (add_ln492_18_fu_7339_p2 + var_15_reg_11374);

assign add_ln492_2_fu_7129_p2 = ($signed(sext_ln492_1_fu_7126_p1) + $signed(13'd1));

assign add_ln492_3_fu_7135_p2 = (add_ln492_2_fu_7129_p2 + var_1_reg_11304);

assign add_ln492_4_fu_7150_p2 = (add_ln492_2_fu_7129_p2 + var_2_reg_11309);

assign add_ln492_5_fu_7165_p2 = (add_ln492_fu_7105_p2 + var_3_reg_11314);

assign add_ln492_6_fu_7183_p2 = ($signed(sext_ln492_2_fu_7180_p1) + $signed(13'd1));

assign add_ln492_7_fu_7189_p2 = (add_ln492_6_fu_7183_p2 + var_4_reg_11319);

assign add_ln492_8_fu_7207_p2 = ($signed(sext_ln492_3_fu_7204_p1) + $signed(13'd1));

assign add_ln492_9_fu_7213_p2 = (add_ln492_8_fu_7207_p2 + var_5_reg_11324);

assign add_ln492_fu_7105_p2 = ($signed(sext_ln492_fu_7102_p1) + $signed(13'd1));

assign add_ln495_10_fu_7770_p2 = (zext_ln495_7_fu_7767_p1 + zext_ln494_3_fu_7761_p1);

assign add_ln495_1_fu_7695_p2 = (zext_ln495_4_fu_7692_p1 + zext_ln494_fu_7686_p1);

assign add_ln495_3_fu_7656_p2 = (zext_ln488_6_fu_7650_p1 + zext_ln488_7_fu_7653_p1);

assign add_ln495_4_fu_7720_p2 = (zext_ln495_5_fu_7717_p1 + zext_ln494_1_fu_7711_p1);

assign add_ln495_6_fu_7668_p2 = (zext_ln488_8_fu_7662_p1 + zext_ln488_9_fu_7665_p1);

assign add_ln495_7_fu_7745_p2 = (zext_ln495_6_fu_7742_p1 + zext_ln494_2_fu_7736_p1);

assign add_ln495_9_fu_7680_p2 = (zext_ln488_10_fu_7674_p1 + zext_ln488_11_fu_7677_p1);

assign add_ln495_fu_7644_p2 = (zext_ln488_4_fu_7638_p1 + zext_ln488_5_fu_7641_p1);

assign add_ln504_10_fu_8288_p2 = ($signed(sext_ln504_15_fu_8285_p1) + $signed(sext_ln504_11_fu_8282_p1));

assign add_ln504_14_fu_8300_p2 = ($signed(sext_ln504_21_fu_8297_p1) + $signed(sext_ln504_16_fu_8294_p1));

assign add_ln504_2_fu_8264_p2 = ($signed(sext_ln504_2_fu_8261_p1) + $signed(sext_ln504_1_fu_8258_p1));

assign add_ln504_6_fu_8276_p2 = ($signed(sext_ln504_8_fu_8273_p1) + $signed(sext_ln504_6_fu_8270_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter26 == 1'b1) & (1'b1 == ap_block_state27_pp0_stage0_iter26)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter26 == 1'b1) & (1'b1 == ap_block_state27_pp0_stage0_iter26)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter26 == 1'b1) & (1'b1 == ap_block_state27_pp0_stage0_iter26)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)));
end

always @ (*) begin
    ap_block_state27_pp0_stage0_iter26 = ((tmp_123_reg_9456_pp0_iter25_reg == 1'd0) & (imgG_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((ap_predicate_op163_read_state2 == 1'b1) & (imgBayer_empty_n == 1'b0));
end

always @ (*) begin
    ap_condition_120 = ((cmp84 == 1'd1) & (icmp_ln328_reg_9418 == 1'd1) & (icmp_ln318_reg_9409 == 1'd0));
end

always @ (*) begin
    ap_condition_3427 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_3434 = ((icmp_ln328_reg_9418_pp0_iter1_reg == 1'd1) & (icmp_ln318_reg_9409_pp0_iter1_reg == 1'd0) & (cmp84_read_reg_9369 == 1'd0));
end

always @ (*) begin
    ap_condition_8856 = ((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

always @ (*) begin
    ap_condition_8859 = ((icmp_ln328_reg_9418_pp0_iter1_reg == 1'd1) & (icmp_ln318_reg_9409_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_enable_operation_159 = (ap_predicate_op159_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_160 = (ap_predicate_op160_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_161 = (ap_predicate_op161_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_162 = (ap_predicate_op162_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_170 = (ap_predicate_op170_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_175 = (ap_predicate_op175_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_180 = (ap_predicate_op180_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_185 = (ap_predicate_op185_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_191 = (ap_predicate_op191_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_275 = (ap_predicate_op275_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_276 = (ap_predicate_op276_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_277 = (ap_predicate_op277_store_state4 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

always @ (*) begin
    ap_enable_state2_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state3_pp0_iter2_stage0 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state4_pp0_iter3_stage0 = ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_empty_182_reg_1253 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_183_reg_1262 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_184_reg_1271 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_186_reg_1280 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_188_reg_1289 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_189_reg_1298 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_190_reg_1307 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_192_reg_1316 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_194_reg_1345 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_195_reg_1354 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_196_reg_1363 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_197_reg_1372 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_198_reg_1381 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_200_reg_1390 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_202_reg_1399 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_203_reg_1408 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_204_reg_1417 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_206_reg_1426 = 'bx;

assign ap_phi_reg_pp0_iter0_g_11_reg_1546 = 'bx;

assign ap_phi_reg_pp0_iter0_g_1_reg_1447 = 'bx;

assign ap_phi_reg_pp0_iter0_g_3_reg_1325 = 'bx;

assign ap_phi_reg_pp0_iter0_g_5_reg_1480 = 'bx;

assign ap_phi_reg_pp0_iter0_g_8_reg_1513 = 'bx;

assign ap_phi_reg_pp0_iter0_g_reg_1335 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln509_1_reg_1468 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln509_2_reg_1501 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln509_3_reg_1534 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln509_reg_1435 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln511_1_reg_1489 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln511_2_reg_1522 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln511_3_reg_1555 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln511_reg_1456 = 'bx;

assign ap_phi_reg_pp0_iter0_pixBuf_191_reg_996 = 'bx;

assign ap_phi_reg_pp0_iter0_pixBuf_192_reg_987 = 'bx;

assign ap_phi_reg_pp0_iter0_pixBuf_193_reg_978 = 'bx;

assign ap_phi_reg_pp0_iter0_pixBuf_194_reg_969 = 'bx;

assign ap_phi_reg_pp0_iter3_bayerWindow_60_reg_1143 = 'bx;

assign ap_phi_reg_pp0_iter3_bayerWindow_61_reg_1133 = 'bx;

assign ap_phi_reg_pp0_iter3_bayerWindow_62_reg_1124 = 'bx;

assign ap_phi_reg_pp0_iter3_bayerWindow_64_reg_1114 = 'bx;

assign ap_phi_reg_pp0_iter3_bayerWindow_65_reg_1104 = 'bx;

assign ap_phi_reg_pp0_iter3_bayerWindow_66_reg_1095 = 'bx;

assign ap_phi_reg_pp0_iter3_bayerWindow_68_reg_1085 = 'bx;

assign ap_phi_reg_pp0_iter3_bayerWindow_69_reg_1075 = 'bx;

assign ap_phi_reg_pp0_iter3_bayerWindow_70_reg_1066 = 'bx;

assign ap_phi_reg_pp0_iter3_bayerWindow_72_reg_1056 = 'bx;

assign ap_phi_reg_pp0_iter3_bayerWindow_73_reg_1046 = 'bx;

assign ap_phi_reg_pp0_iter3_bayerWindow_74_reg_1037 = 'bx;

assign ap_phi_reg_pp0_iter3_bayerWindow_76_reg_1026 = 'bx;

assign ap_phi_reg_pp0_iter3_bayerWindow_77_reg_1015 = 'bx;

assign ap_phi_reg_pp0_iter3_bayerWindow_78_reg_1005 = 'bx;

assign ap_phi_reg_pp0_iter3_empty_185_reg_1153 = 'bx;

assign ap_phi_reg_pp0_iter3_empty_187_reg_1163 = 'bx;

assign ap_phi_reg_pp0_iter3_empty_191_reg_1173 = 'bx;

assign ap_phi_reg_pp0_iter3_empty_193_reg_1183 = 'bx;

assign ap_phi_reg_pp0_iter3_empty_199_reg_1213 = 'bx;

assign ap_phi_reg_pp0_iter3_empty_201_reg_1223 = 'bx;

assign ap_phi_reg_pp0_iter3_empty_205_reg_1233 = 'bx;

assign ap_phi_reg_pp0_iter3_empty_207_reg_1243 = 'bx;

assign ap_phi_reg_pp0_iter3_g_6_reg_1203 = 'bx;

assign ap_phi_reg_pp0_iter3_g_9_reg_1193 = 'bx;

always @ (*) begin
    ap_predicate_op159_load_state2 = ((icmp_ln328_reg_9418 == 1'd1) & (icmp_ln318_reg_9409 == 1'd0));
end

always @ (*) begin
    ap_predicate_op160_load_state2 = ((icmp_ln328_reg_9418 == 1'd1) & (icmp_ln318_reg_9409 == 1'd0));
end

always @ (*) begin
    ap_predicate_op161_load_state2 = ((icmp_ln328_reg_9418 == 1'd1) & (icmp_ln318_reg_9409 == 1'd0));
end

always @ (*) begin
    ap_predicate_op162_load_state2 = ((icmp_ln328_reg_9418 == 1'd1) & (icmp_ln318_reg_9409 == 1'd0));
end

always @ (*) begin
    ap_predicate_op163_read_state2 = ((cmp84 == 1'd1) & (icmp_ln328_reg_9418 == 1'd1) & (icmp_ln318_reg_9409 == 1'd0));
end

always @ (*) begin
    ap_predicate_op170_load_state3 = ((icmp_ln328_reg_9418_pp0_iter1_reg == 1'd1) & (icmp_ln318_reg_9409_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op175_load_state3 = ((icmp_ln328_reg_9418_pp0_iter1_reg == 1'd1) & (icmp_ln318_reg_9409_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op180_load_state3 = ((icmp_ln328_reg_9418_pp0_iter1_reg == 1'd1) & (icmp_ln318_reg_9409_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op185_load_state3 = ((icmp_ln328_reg_9418_pp0_iter1_reg == 1'd1) & (icmp_ln318_reg_9409_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op191_store_state3 = ((icmp_ln328_reg_9418_pp0_iter1_reg == 1'd1) & (icmp_ln318_reg_9409_pp0_iter1_reg == 1'd0) & (cmp84 == 1'd1));
end

always @ (*) begin
    ap_predicate_op275_store_state4 = ((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op276_store_state4 = ((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op277_store_state4 = ((icmp_ln328_reg_9418_pp0_iter2_reg == 1'd1) & (icmp_ln318_reg_9409_pp0_iter2_reg == 1'd0));
end

assign ave_10_fu_5072_p2 = ($signed(sext_ln466_15_fu_5033_p1) + $signed(sext_ln467_8_fu_5068_p1));

assign ave_11_fu_5104_p2 = ($signed(sext_ln468_14_fu_5100_p1) + $signed(sext_ln468_8_fu_5090_p1));

assign ave_12_fu_5299_p2 = ($signed(sext_ln465_23_fu_5295_p1) + $signed(sext_ln465_21_fu_5285_p1));

assign ave_13_fu_5338_p2 = ($signed(sext_ln466_23_fu_5334_p1) + $signed(sext_ln466_21_fu_5321_p1));

assign ave_14_fu_5360_p2 = ($signed(sext_ln466_21_fu_5321_p1) + $signed(sext_ln467_11_fu_5356_p1));

assign ave_15_fu_5392_p2 = ($signed(sext_ln468_15_fu_5388_p1) + $signed(sext_ln468_11_fu_5378_p1));

assign ave_1_fu_4474_p2 = ($signed(sext_ln466_5_fu_4470_p1) + $signed(sext_ln466_3_fu_4457_p1));

assign ave_2_fu_4496_p2 = ($signed(sext_ln466_3_fu_4457_p1) + $signed(sext_ln467_2_fu_4492_p1));

assign ave_3_fu_4528_p2 = ($signed(sext_ln468_5_fu_4524_p1) + $signed(sext_ln468_1_fu_4511_p1));

assign ave_4_fu_4744_p2 = ($signed(sext_ln465_11_fu_4740_p1) + $signed(sext_ln465_9_fu_4730_p1));

assign ave_5_fu_4784_p2 = ($signed(sext_ln466_11_fu_4780_p1) + $signed(sext_ln466_9_fu_4767_p1));

assign ave_6_fu_4806_p2 = ($signed(sext_ln466_9_fu_4767_p1) + $signed(sext_ln467_5_fu_4802_p1));

assign ave_7_fu_4838_p2 = ($signed(sext_ln468_13_fu_4834_p1) + $signed(sext_ln468_4_fu_4821_p1));

assign ave_8_fu_5012_p2 = ($signed(sext_ln465_17_fu_5008_p1) + $signed(sext_ln465_15_fu_4998_p1));

assign ave_9_fu_5050_p2 = ($signed(sext_ln466_17_fu_5046_p1) + $signed(sext_ln466_15_fu_5033_p1));

assign ave_fu_4436_p2 = ($signed(sext_ln465_5_fu_4432_p1) + $signed(sext_ln465_4_fu_4422_p1));

assign bayerWindow_20_out = bayerWindow_30_reg_9714_pp0_iter24_reg;

assign bayerWindow_21_out = bayerWindow_31_reg_9720_pp0_iter24_reg;

assign bayerWindow_22_out = bayerWindow_32_reg_9726_pp0_iter24_reg;

assign bayerWindow_24_out = bayerWindow_34_reg_9731_pp0_iter24_reg;

assign bayerWindow_25_out = bayerWindow_35_reg_9737_pp0_iter24_reg;

assign bayerWindow_26_out = bayerWindow_36_reg_9743_pp0_iter24_reg;

assign bayerWindow_28_out = bayerWindow_38_reg_9748_pp0_iter24_reg;

assign bayerWindow_29_out = bayerWindow_39_reg_9754_pp0_iter24_reg;

assign bayerWindow_30_out = bayerWindow_40_reg_9760_pp0_iter24_reg;

assign bayerWindow_32_out = bayerWindow_42_reg_9765_pp0_iter24_reg;

assign bayerWindow_33_out = bayerWindow_43_reg_9771_pp0_iter24_reg;

assign bayerWindow_34_out = bayerWindow_44_reg_9777_pp0_iter24_reg;

assign bayerWindow_36_out = bayerWindow_46_reg_9782_pp0_iter24_reg;

assign bayerWindow_37_out = bayerWindow_47_reg_9788_pp0_iter24_reg;

assign bayerWindow_38_out = bayerWindow_48_reg_9794_pp0_iter24_reg;

assign bayerWindow_50_fu_2343_p1 = linebuf_yuv_3_q1[9:0];

assign bayerWindow_54_fu_2309_p1 = linebuf_yuv_2_q1[9:0];

assign bayerWindow_58_fu_2275_p1 = linebuf_yuv_1_q1[9:0];

assign bayerWindow_71_fu_2241_p1 = linebuf_yuv_q1[9:0];

assign bayerWindow_85_out = bayerWindow_90_reg_9509_pp0_iter24_reg;

assign bayerWindow_86_out = bayerWindow_91_reg_9649_pp0_iter24_reg;

assign bayerWindow_87_out = bayerWindow_92_reg_9644_pp0_iter24_reg;

assign bayerWindow_88_out = bayerWindow_93_reg_9639_pp0_iter24_reg;

assign bayerWindow_89_out = bayerWindow_94_reg_9634_pp0_iter24_reg;

assign cmp147_fu_2161_p2 = ((ap_sig_allocacmp_x_8 == 17'd0) ? 1'b1 : 1'b0);

assign cmp230_1_read_reg_9393 = cmp230_1;

assign cmp230_read_reg_9389 = cmp230;

assign cmp84_read_reg_9369 = cmp84;

assign g_10_fu_8650_p2 = ($signed(sext_ln504_19_fu_8646_p1) + $signed(zext_ln504_19_fu_8611_p1));

assign g_2_fu_8461_p2 = ($signed(sext_ln504_4_fu_8457_p1) + $signed(zext_ln504_4_fu_8422_p1));

assign g_4_fu_8524_p2 = ($signed(sext_ln504_9_fu_8520_p1) + $signed(zext_ln504_9_fu_8485_p1));

assign g_7_fu_8587_p2 = ($signed(sext_ln504_14_fu_8583_p1) + $signed(zext_ln504_14_fu_8548_p1));

assign grp_fu_7805_p1 = grp_fu_7805_p10;

assign grp_fu_7805_p10 = w_53_reg_11539_pp0_iter16_reg;

assign grp_fu_7813_p1 = grp_fu_7813_p10;

assign grp_fu_7813_p10 = w_3_reg_11545_pp0_iter16_reg;

assign grp_fu_7821_p1 = grp_fu_7821_p10;

assign grp_fu_7821_p10 = w_5_reg_11551_pp0_iter16_reg;

assign grp_fu_7829_p1 = grp_fu_7829_p10;

assign grp_fu_7829_p10 = w_7_reg_11557_pp0_iter16_reg;

assign grp_fu_7837_p1 = grp_fu_7837_p10;

assign grp_fu_7837_p10 = w_52_reg_11563_pp0_iter16_reg;

assign grp_fu_7845_p1 = grp_fu_7845_p10;

assign grp_fu_7845_p10 = w_9_reg_11569_pp0_iter16_reg;

assign grp_fu_7853_p1 = grp_fu_7853_p10;

assign grp_fu_7853_p10 = w_s_reg_11575_pp0_iter16_reg;

assign grp_fu_7861_p1 = grp_fu_7861_p10;

assign grp_fu_7861_p10 = w_1_reg_11581_pp0_iter16_reg;

assign grp_fu_7869_p1 = grp_fu_7869_p10;

assign grp_fu_7869_p10 = w_51_reg_11587_pp0_iter16_reg;

assign grp_fu_7877_p1 = grp_fu_7877_p10;

assign grp_fu_7877_p10 = w_4_reg_11593_pp0_iter16_reg;

assign grp_fu_7885_p1 = grp_fu_7885_p10;

assign grp_fu_7885_p10 = w_6_reg_11599_pp0_iter16_reg;

assign grp_fu_7893_p1 = grp_fu_7893_p10;

assign grp_fu_7893_p10 = w_8_reg_11605_pp0_iter16_reg;

assign grp_fu_7901_p1 = grp_fu_7901_p10;

assign grp_fu_7901_p10 = w_50_reg_11611_pp0_iter16_reg;

assign grp_fu_7909_p1 = grp_fu_7909_p10;

assign grp_fu_7909_p10 = w_11_reg_11617_pp0_iter16_reg;

assign grp_fu_7917_p1 = grp_fu_7917_p10;

assign grp_fu_7917_p10 = w_12_reg_11623_pp0_iter16_reg;

assign grp_fu_7925_p1 = grp_fu_7925_p10;

assign grp_fu_7925_p10 = w_13_reg_11629_pp0_iter16_reg;

assign grp_fu_8108_p1 = grp_fu_8108_p10;

assign grp_fu_8108_p10 = lshr_ln501_1_reg_11812;

assign grp_fu_8117_p1 = grp_fu_8117_p10;

assign grp_fu_8117_p10 = lshr_ln501_2_reg_11817;

assign grp_fu_8144_p1 = grp_fu_8144_p10;

assign grp_fu_8144_p10 = lshr_ln501_5_reg_11832;

assign grp_fu_8153_p1 = grp_fu_8153_p10;

assign grp_fu_8153_p10 = lshr_ln501_6_reg_11837;

assign grp_fu_8180_p1 = grp_fu_8180_p10;

assign grp_fu_8180_p10 = lshr_ln501_9_reg_11852;

assign grp_fu_8189_p1 = grp_fu_8189_p10;

assign grp_fu_8189_p10 = lshr_ln501_s_reg_11857;

assign grp_fu_8216_p1 = grp_fu_8216_p10;

assign grp_fu_8216_p10 = lshr_ln501_12_reg_11872;

assign grp_fu_8225_p1 = grp_fu_8225_p10;

assign grp_fu_8225_p10 = lshr_ln501_13_reg_11877;

assign grp_fu_9073_p1 = grp_fu_9073_p10;

assign grp_fu_9073_p10 = lshr_ln_reg_11807;

assign grp_fu_9082_p1 = grp_fu_9082_p10;

assign grp_fu_9082_p10 = lshr_ln501_3_reg_11822;

assign grp_fu_9091_p1 = grp_fu_9091_p10;

assign grp_fu_9091_p10 = lshr_ln501_4_reg_11827;

assign grp_fu_9100_p1 = grp_fu_9100_p10;

assign grp_fu_9100_p10 = lshr_ln501_7_reg_11842;

assign grp_fu_9109_p1 = grp_fu_9109_p10;

assign grp_fu_9109_p10 = lshr_ln501_8_reg_11847;

assign grp_fu_9118_p1 = grp_fu_9118_p10;

assign grp_fu_9118_p10 = lshr_ln501_10_reg_11862;

assign grp_fu_9127_p1 = grp_fu_9127_p10;

assign grp_fu_9127_p10 = lshr_ln501_11_reg_11867;

assign grp_fu_9136_p1 = grp_fu_9136_p10;

assign grp_fu_9136_p10 = lshr_ln501_14_reg_11882;

assign icmp_ln318_fu_2137_p2 = ((ap_sig_allocacmp_z_3 == add_ln315_1) ? 1'b1 : 1'b0);

assign icmp_ln328_fu_2155_p2 = ((ap_sig_allocacmp_x_8 < zext_ln283_cast_fu_1967_p1) ? 1'b1 : 1'b0);

assign icmp_ln510_1_fu_8748_p2 = (($signed(tmp_108_fu_8738_p4) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign icmp_ln510_2_fu_8804_p2 = (($signed(tmp_115_fu_8794_p4) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign icmp_ln510_3_fu_8860_p2 = (($signed(tmp_122_fu_8850_p4) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign icmp_ln510_fu_8692_p2 = (($signed(tmp_101_fu_8682_p4) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign imgG_din = {{{{{{{{{{{{phi_ln511_3_reg_1555}, {select_ln510_3_reg_12270}}, {phi_ln509_3_reg_1534}}, {phi_ln511_2_reg_1522}}, {select_ln510_2_reg_12265}}, {phi_ln509_2_reg_1501}}, {phi_ln511_1_reg_1489}}, {select_ln510_1_reg_12260}}, {phi_ln509_1_reg_1468}}, {phi_ln511_reg_1456}}, {select_ln510_reg_12255}}, {phi_ln509_reg_1435}};

assign linebuf_yuv_1_address0 = linebuf_yuv_1_addr_reg_9466_pp0_iter2_reg;

assign linebuf_yuv_1_address1 = zext_ln279_fu_2197_p1;

assign linebuf_yuv_1_d0 = {{{{PixBufVal_25_fu_2685_p3}, {PixBufVal_24_fu_2691_p3}}, {PixBufVal_23_fu_2697_p3}}, {PixBufVal_fu_2703_p3}};

assign linebuf_yuv_2_address0 = linebuf_yuv_2_addr_reg_9472_pp0_iter2_reg;

assign linebuf_yuv_2_address1 = zext_ln279_fu_2197_p1;

assign linebuf_yuv_2_d0 = {{{{select_ln403_4_fu_2709_p3}, {select_ln403_5_fu_2715_p3}}, {select_ln403_6_fu_2721_p3}}, {select_ln403_7_fu_2727_p3}};

assign linebuf_yuv_3_address0 = linebuf_yuv_3_addr_reg_9478_pp0_iter2_reg;

assign linebuf_yuv_3_address1 = zext_ln279_fu_2197_p1;

assign linebuf_yuv_3_d0 = {{{{select_ln403_11_fu_2751_p3}, {select_ln403_10_fu_2745_p3}}, {select_ln403_9_fu_2739_p3}}, {select_ln403_8_fu_2733_p3}};

assign linebuf_yuv_address0 = linebuf_yuv_addr_reg_9460;

assign linebuf_yuv_address1 = zext_ln279_fu_2197_p1;

assign linebuf_yuv_d0 = imgBayer_read_reg_9484;

assign mean_10_fu_5912_p3 = ((tmp_111_reg_10603[0:0] == 1'b1) ? sub_ln472_21_fu_5906_p2 : sext_ln472_37_fu_5903_p1);

assign mean_11_fu_5947_p3 = ((tmp_112_reg_10613[0:0] == 1'b1) ? sub_ln472_23_fu_5941_p2 : sext_ln472_39_fu_5938_p1);

assign mean_12_fu_5982_p3 = ((tmp_116_reg_10721[0:0] == 1'b1) ? sub_ln472_25_fu_5976_p2 : sext_ln472_41_fu_5973_p1);

assign mean_13_fu_6017_p3 = ((tmp_117_reg_10731[0:0] == 1'b1) ? sub_ln472_27_fu_6011_p2 : sext_ln472_43_fu_6008_p1);

assign mean_14_fu_6052_p3 = ((tmp_118_reg_10741[0:0] == 1'b1) ? sub_ln472_29_fu_6046_p2 : sext_ln472_45_fu_6043_p1);

assign mean_15_fu_6087_p3 = ((tmp_119_reg_10751[0:0] == 1'b1) ? sub_ln472_31_fu_6081_p2 : sext_ln472_47_fu_6078_p1);

assign mean_1_fu_5597_p3 = ((tmp_96_reg_10317[0:0] == 1'b1) ? sub_ln472_3_fu_5591_p2 : sext_ln472_7_fu_5588_p1);

assign mean_2_fu_5632_p3 = ((tmp_97_reg_10327[0:0] == 1'b1) ? sub_ln472_5_fu_5626_p2 : sext_ln472_11_fu_5623_p1);

assign mean_3_fu_5667_p3 = ((tmp_98_reg_10337[0:0] == 1'b1) ? sub_ln472_7_fu_5661_p2 : sext_ln472_15_fu_5658_p1);

assign mean_4_fu_5702_p3 = ((tmp_102_reg_10445[0:0] == 1'b1) ? sub_ln472_9_fu_5696_p2 : sext_ln472_19_fu_5693_p1);

assign mean_5_fu_5737_p3 = ((tmp_103_reg_10455[0:0] == 1'b1) ? sub_ln472_11_fu_5731_p2 : sext_ln472_23_fu_5728_p1);

assign mean_6_fu_5772_p3 = ((tmp_104_reg_10465[0:0] == 1'b1) ? sub_ln472_13_fu_5766_p2 : sext_ln472_27_fu_5763_p1);

assign mean_7_fu_5807_p3 = ((tmp_105_reg_10475[0:0] == 1'b1) ? sub_ln472_15_fu_5801_p2 : sext_ln472_31_fu_5798_p1);

assign mean_8_fu_5842_p3 = ((tmp_109_reg_10583[0:0] == 1'b1) ? sub_ln472_17_fu_5836_p2 : sext_ln472_33_fu_5833_p1);

assign mean_9_fu_5877_p3 = ((tmp_110_reg_10593[0:0] == 1'b1) ? sub_ln472_19_fu_5871_p2 : sext_ln472_35_fu_5868_p1);

assign mean_fu_5562_p3 = ((tmp_95_reg_10307[0:0] == 1'b1) ? sub_ln472_1_fu_5556_p2 : sext_ln472_3_fu_5553_p1);

assign or_ln510_1_fu_8772_p2 = (tmp_107_fu_8730_p3 | icmp_ln510_1_fu_8748_p2);

assign or_ln510_2_fu_8828_p2 = (tmp_114_fu_8786_p3 | icmp_ln510_2_fu_8804_p2);

assign or_ln510_3_fu_8884_p2 = (tmp_121_fu_8842_p3 | icmp_ln510_3_fu_8860_p2);

assign or_ln510_fu_8716_p2 = (tmp_100_fu_8674_p3 | icmp_ln510_fu_8692_p2);

assign or_ln585_fu_2167_p2 = (out_y | out_x_fu_2149_p2);

assign out_x_fu_2149_p2 = ($signed(ap_sig_allocacmp_x_8) + $signed(17'd131068));

assign p_out = p_load_reg_9708_pp0_iter24_reg;

assign p_out1 = p_load126_reg_9702_pp0_iter24_reg;

assign p_out2 = p_load127_reg_9696_pp0_iter24_reg;

assign p_out3 = p_load128_reg_9690_pp0_iter24_reg;

assign p_out4 = p_load129_reg_9684_pp0_iter24_reg;

assign p_out5 = p_load130_reg_9678_pp0_iter24_reg;

assign p_out6 = p_load131_reg_9672_pp0_iter24_reg;

assign p_out7 = p_load132_reg_9666_pp0_iter24_reg;

assign p_out8 = p_load133_reg_9660_pp0_iter24_reg;

assign p_out9 = p_load134_reg_9654_pp0_iter24_reg;

assign pixBuf_185_fu_2204_p1 = imgBayer_dout[9:0];

assign select_ln387_10_fu_2552_p3 = ((cmp147_reg_9422_pp0_iter2_reg[0:0] == 1'b1) ? bayerWindow_54_reg_9583 : empty_174_fu_326);

assign select_ln387_11_fu_2558_p3 = ((cmp147_reg_9422_pp0_iter2_reg[0:0] == 1'b1) ? bayerWindow_54_reg_9583 : bayerWindow_20_fu_378);

assign select_ln387_12_fu_2565_p3 = ((cmp147_reg_9422_pp0_iter2_reg[0:0] == 1'b1) ? bayerWindow_58_reg_9553 : bayerWindow_22_fu_386);

assign select_ln387_13_fu_2571_p3 = ((cmp147_reg_9422_pp0_iter2_reg[0:0] == 1'b1) ? bayerWindow_58_reg_9553 : bayerWindow_21_fu_382);

assign select_ln387_14_fu_2577_p3 = ((cmp147_reg_9422_pp0_iter2_reg[0:0] == 1'b1) ? bayerWindow_58_reg_9553 : empty_177_fu_338);

assign select_ln387_15_fu_2583_p3 = ((cmp147_reg_9422_pp0_iter2_reg[0:0] == 1'b1) ? bayerWindow_58_reg_9553 : pixBuf_172_fu_306);

assign select_ln387_16_fu_2590_p3 = ((cmp147_reg_9422_pp0_iter2_reg[0:0] == 1'b1) ? bayerWindow_58_reg_9553 : empty_176_fu_334);

assign select_ln387_17_fu_2596_p3 = ((cmp147_reg_9422_pp0_iter2_reg[0:0] == 1'b1) ? bayerWindow_58_reg_9553 : bayerWindow_23_fu_390);

assign select_ln387_18_fu_2603_p3 = ((cmp147_reg_9422_pp0_iter2_reg[0:0] == 1'b1) ? bayerWindow_71_reg_9519 : bayerWindow_25_fu_398);

assign select_ln387_19_fu_2609_p3 = ((cmp147_reg_9422_pp0_iter2_reg[0:0] == 1'b1) ? bayerWindow_71_reg_9519 : bayerWindow_24_fu_394);

assign select_ln387_1_fu_2496_p3 = ((cmp147_reg_9422_pp0_iter2_reg[0:0] == 1'b1) ? bayerWindow_50_reg_9613 : bayerWindow_3_fu_358);

assign select_ln387_20_fu_2615_p3 = ((cmp147_reg_9422_pp0_iter2_reg[0:0] == 1'b1) ? bayerWindow_71_reg_9519 : empty_179_fu_346);

assign select_ln387_21_fu_2621_p3 = ((cmp147_reg_9422_pp0_iter2_reg[0:0] == 1'b1) ? bayerWindow_71_reg_9519 : pixBuf_171_fu_302);

assign select_ln387_22_fu_2628_p3 = ((cmp147_reg_9422_pp0_iter2_reg[0:0] == 1'b1) ? bayerWindow_71_reg_9519 : empty_178_fu_342);

assign select_ln387_23_fu_2634_p3 = ((cmp147_reg_9422_pp0_iter2_reg[0:0] == 1'b1) ? bayerWindow_71_reg_9519 : bayerWindow_26_fu_402);

assign select_ln387_24_fu_2641_p3 = ((cmp147_reg_9422_pp0_iter2_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter3_pixBuf_191_reg_996 : bayerWindow_28_fu_410);

assign select_ln387_25_fu_2648_p3 = ((cmp147_reg_9422_pp0_iter2_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter3_pixBuf_191_reg_996 : bayerWindow_27_fu_406);

assign select_ln387_26_fu_2655_p3 = ((cmp147_reg_9422_pp0_iter2_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter3_pixBuf_191_reg_996 : empty_181_fu_354);

assign select_ln387_27_fu_2662_p3 = ((cmp147_reg_9422_pp0_iter2_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter3_pixBuf_191_reg_996 : pixBuf_fu_298);

assign select_ln387_28_fu_2670_p3 = ((cmp147_reg_9422_pp0_iter2_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter3_pixBuf_191_reg_996 : empty_180_fu_350);

assign select_ln387_29_fu_2677_p3 = ((cmp147_reg_9422_pp0_iter2_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter3_pixBuf_191_reg_996 : bayerWindow_29_fu_414);

assign select_ln387_2_fu_2502_p3 = ((cmp147_reg_9422_pp0_iter2_reg[0:0] == 1'b1) ? bayerWindow_50_reg_9613 : empty_173_fu_322);

assign select_ln387_3_fu_2508_p3 = ((cmp147_reg_9422_pp0_iter2_reg[0:0] == 1'b1) ? bayerWindow_50_reg_9613 : bayerWindow_90_reg_9509);

assign select_ln387_4_fu_2514_p3 = ((cmp147_reg_9422_pp0_iter2_reg[0:0] == 1'b1) ? bayerWindow_50_reg_9613 : empty_fu_318);

assign select_ln387_5_fu_2520_p3 = ((cmp147_reg_9422_pp0_iter2_reg[0:0] == 1'b1) ? bayerWindow_50_reg_9613 : bayerWindow_11_fu_366);

assign select_ln387_6_fu_2527_p3 = ((cmp147_reg_9422_pp0_iter2_reg[0:0] == 1'b1) ? bayerWindow_54_reg_9583 : bayerWindow_19_fu_374);

assign select_ln387_7_fu_2533_p3 = ((cmp147_reg_9422_pp0_iter2_reg[0:0] == 1'b1) ? bayerWindow_54_reg_9583 : bayerWindow_15_fu_370);

assign select_ln387_8_fu_2539_p3 = ((cmp147_reg_9422_pp0_iter2_reg[0:0] == 1'b1) ? bayerWindow_54_reg_9583 : empty_175_fu_330);

assign select_ln387_9_fu_2545_p3 = ((cmp147_reg_9422_pp0_iter2_reg[0:0] == 1'b1) ? bayerWindow_54_reg_9583 : pixBuf_173_fu_310);

assign select_ln387_fu_2490_p3 = ((cmp147_reg_9422_pp0_iter2_reg[0:0] == 1'b1) ? bayerWindow_50_reg_9613 : bayerWindow_7_fu_362);

assign select_ln403_10_fu_2745_p3 = ((cmp170[0:0] == 1'b1) ? bayerWindow_56_reg_9601 : ap_phi_reg_pp0_iter3_pixBuf_193_reg_978);

assign select_ln403_11_fu_2751_p3 = ((cmp170[0:0] == 1'b1) ? bayerWindow_57_reg_9607 : ap_phi_reg_pp0_iter3_pixBuf_194_reg_969);

assign select_ln403_4_fu_2709_p3 = ((cmp170[0:0] == 1'b1) ? bayerWindow_67_reg_9577 : ap_phi_reg_pp0_iter3_pixBuf_194_reg_969);

assign select_ln403_5_fu_2715_p3 = ((cmp170[0:0] == 1'b1) ? bayerWindow_63_reg_9571 : ap_phi_reg_pp0_iter3_pixBuf_193_reg_978);

assign select_ln403_6_fu_2721_p3 = ((cmp170[0:0] == 1'b1) ? bayerWindow_59_reg_9565 : ap_phi_reg_pp0_iter3_pixBuf_192_reg_987);

assign select_ln403_7_fu_2727_p3 = ((cmp170[0:0] == 1'b1) ? bayerWindow_58_reg_9553 : ap_phi_reg_pp0_iter3_pixBuf_191_reg_996);

assign select_ln403_8_fu_2733_p3 = ((cmp170[0:0] == 1'b1) ? bayerWindow_54_reg_9583 : ap_phi_reg_pp0_iter3_pixBuf_191_reg_996);

assign select_ln403_9_fu_2739_p3 = ((cmp170[0:0] == 1'b1) ? bayerWindow_55_reg_9595 : ap_phi_reg_pp0_iter3_pixBuf_192_reg_987);

assign select_ln504_1_fu_8513_p3 = ((tmp_106_fu_8489_p3[0:0] == 1'b1) ? sub_ln504_3_reg_12160 : zext_ln504_23_fu_8509_p1);

assign select_ln504_2_fu_8576_p3 = ((tmp_113_fu_8552_p3[0:0] == 1'b1) ? sub_ln504_5_reg_12165 : zext_ln504_25_fu_8572_p1);

assign select_ln504_3_fu_8639_p3 = ((tmp_120_fu_8615_p3[0:0] == 1'b1) ? sub_ln504_7_reg_12170 : zext_ln504_27_fu_8635_p1);

assign select_ln504_fu_8450_p3 = ((tmp_99_fu_8426_p3[0:0] == 1'b1) ? sub_ln504_1_reg_12155 : zext_ln504_21_fu_8446_p1);

assign select_ln507_1_fu_8474_p3 = ((cmp689[0:0] == 1'b1) ? 10'd0 : g_reg_1335_pp0_iter23_reg);

assign select_ln507_2_fu_8530_p3 = ((cmp689[0:0] == 1'b1) ? g_3_reg_1325_pp0_iter23_reg : 10'd0);

assign select_ln507_3_fu_8537_p3 = ((cmp689[0:0] == 1'b1) ? 10'd0 : g_3_reg_1325_pp0_iter23_reg);

assign select_ln507_4_fu_8593_p3 = ((cmp689[0:0] == 1'b1) ? g_6_reg_1203_pp0_iter23_reg : 10'd0);

assign select_ln507_5_fu_8600_p3 = ((cmp689[0:0] == 1'b1) ? 10'd0 : g_6_reg_1203_pp0_iter23_reg);

assign select_ln507_6_fu_8656_p3 = ((cmp689[0:0] == 1'b1) ? g_9_reg_1193_pp0_iter23_reg : 10'd0);

assign select_ln507_7_fu_8663_p3 = ((cmp689[0:0] == 1'b1) ? 10'd0 : g_9_reg_1193_pp0_iter23_reg);

assign select_ln507_fu_8467_p3 = ((cmp689[0:0] == 1'b1) ? g_reg_1335_pp0_iter23_reg : 10'd0);

assign select_ln510_1_fu_8778_p3 = ((or_ln510_1_fu_8772_p2[0:0] == 1'b1) ? select_ln510_5_fu_8764_p3 : trunc_ln510_1_fu_8754_p1);

assign select_ln510_2_fu_8834_p3 = ((or_ln510_2_fu_8828_p2[0:0] == 1'b1) ? select_ln510_6_fu_8820_p3 : trunc_ln510_2_fu_8810_p1);

assign select_ln510_3_fu_8890_p3 = ((or_ln510_3_fu_8884_p2[0:0] == 1'b1) ? select_ln510_7_fu_8876_p3 : trunc_ln510_3_fu_8866_p1);

assign select_ln510_4_fu_8708_p3 = ((xor_ln510_fu_8702_p2[0:0] == 1'b1) ? 10'd1023 : 10'd0);

assign select_ln510_5_fu_8764_p3 = ((xor_ln510_1_fu_8758_p2[0:0] == 1'b1) ? 10'd1023 : 10'd0);

assign select_ln510_6_fu_8820_p3 = ((xor_ln510_2_fu_8814_p2[0:0] == 1'b1) ? 10'd1023 : 10'd0);

assign select_ln510_7_fu_8876_p3 = ((xor_ln510_3_fu_8870_p2[0:0] == 1'b1) ? 10'd1023 : 10'd0);

assign select_ln510_fu_8722_p3 = ((or_ln510_fu_8716_p2[0:0] == 1'b1) ? select_ln510_4_fu_8708_p3 : trunc_ln510_fu_8698_p1);

assign sext_ln465_10_fu_4715_p1 = $signed(K_14_reg_9989);

assign sext_ln465_11_fu_4740_p1 = $signed(add_ln465_4_fu_4734_p2);

assign sext_ln465_12_fu_4986_p1 = $signed(K_28_reg_10079);

assign sext_ln465_13_fu_4980_p1 = $signed(K_24_reg_10059);

assign sext_ln465_14_fu_4983_p1 = $signed(K_26_reg_10069);

assign sext_ln465_15_fu_4998_p1 = $signed(add_ln465_6_fu_4992_p2);

assign sext_ln465_16_fu_4989_p1 = $signed(K_30_reg_10089);

assign sext_ln465_17_fu_5008_p1 = $signed(add_ln465_7_fu_5002_p2);

assign sext_ln465_18_fu_5273_p1 = $signed(K_40_reg_10159);

assign sext_ln465_19_fu_5267_p1 = $signed(K_36_reg_10139);

assign sext_ln465_1_fu_4407_p1 = $signed(K_2_reg_9909);

assign sext_ln465_20_fu_5270_p1 = $signed(K_38_reg_10149);

assign sext_ln465_21_fu_5285_p1 = $signed(add_ln465_9_fu_5279_p2);

assign sext_ln465_22_fu_5276_p1 = $signed(K_42_reg_10169);

assign sext_ln465_23_fu_5295_p1 = $signed(add_ln465_10_fu_5289_p2);

assign sext_ln465_2_fu_4410_p1 = $signed(K_4_reg_9919);

assign sext_ln465_3_fu_4413_p1 = $signed(K_6_reg_9929);

assign sext_ln465_4_fu_4422_p1 = $signed(add_ln465_fu_4416_p2);

assign sext_ln465_5_fu_4432_p1 = $signed(add_ln465_1_fu_4426_p2);

assign sext_ln465_6_fu_4712_p1 = $signed(K_12_reg_9979);

assign sext_ln465_7_fu_4718_p1 = $signed(K_16_reg_9999);

assign sext_ln465_8_fu_4721_p1 = $signed(K_18_reg_10009);

assign sext_ln465_9_fu_4730_p1 = $signed(add_ln465_3_fu_4724_p2);

assign sext_ln465_fu_4404_p1 = $signed(K_reg_9899);

assign sext_ln466_10_fu_4771_p1 = $signed(K_23_reg_10034);

assign sext_ln466_11_fu_4780_p1 = $signed(add_ln466_4_fu_4774_p2);

assign sext_ln466_12_fu_5018_p1 = $signed(K_25_reg_10064);

assign sext_ln466_13_fu_5021_p1 = $signed(K_27_reg_10074);

assign sext_ln466_14_fu_5024_p1 = $signed(K_33_reg_10104);

assign sext_ln466_15_fu_5033_p1 = $signed(add_ln466_6_fu_5027_p2);

assign sext_ln466_16_fu_5037_p1 = $signed(K_35_reg_10114);

assign sext_ln466_17_fu_5046_p1 = $signed(add_ln466_7_fu_5040_p2);

assign sext_ln466_18_fu_5305_p1 = $signed(K_37_reg_10144);

assign sext_ln466_19_fu_5308_p1 = $signed(K_39_fu_5261_p2);

assign sext_ln466_1_fu_4445_p1 = $signed(K_3_reg_9914);

assign sext_ln466_20_fu_5312_p1 = $signed(K_45_reg_10184);

assign sext_ln466_21_fu_5321_p1 = $signed(add_ln466_9_fu_5315_p2);

assign sext_ln466_22_fu_5325_p1 = $signed(K_47_reg_10194);

assign sext_ln466_23_fu_5334_p1 = $signed(add_ln466_10_fu_5328_p2);

assign sext_ln466_2_fu_4448_p1 = $signed(K_9_reg_9944);

assign sext_ln466_3_fu_4457_p1 = $signed(add_ln466_fu_4451_p2);

assign sext_ln466_4_fu_4461_p1 = $signed(K_11_reg_9954);

assign sext_ln466_5_fu_4470_p1 = $signed(add_ln466_1_fu_4464_p2);

assign sext_ln466_6_fu_4750_p1 = $signed(K_13_reg_9984);

assign sext_ln466_7_fu_4753_p1 = $signed(K_15_fu_4685_p2);

assign sext_ln466_8_fu_4757_p1 = $signed(K_21_fu_4706_p2);

assign sext_ln466_9_fu_4767_p1 = $signed(add_ln466_3_fu_4761_p2);

assign sext_ln466_fu_4442_p1 = $signed(K_1_reg_9904);

assign sext_ln467_10_fu_5347_p1 = $signed(K_43_reg_10174);

assign sext_ln467_11_fu_5356_p1 = $signed(add_ln467_6_fu_5350_p2);

assign sext_ln467_1_fu_4483_p1 = $signed(K_7_reg_9934);

assign sext_ln467_2_fu_4492_p1 = $signed(add_ln467_fu_4486_p2);

assign sext_ln467_3_fu_4790_p1 = $signed(K_17_reg_10004);

assign sext_ln467_4_fu_4793_p1 = $signed(K_19_reg_10014);

assign sext_ln467_5_fu_4802_p1 = $signed(add_ln467_2_fu_4796_p2);

assign sext_ln467_6_fu_5056_p1 = $signed(K_29_reg_10084);

assign sext_ln467_7_fu_5059_p1 = $signed(K_31_reg_10094);

assign sext_ln467_8_fu_5068_p1 = $signed(add_ln467_4_fu_5062_p2);

assign sext_ln467_9_fu_5344_p1 = $signed(K_41_reg_10164);

assign sext_ln467_fu_4480_p1 = $signed(K_5_reg_9924);

assign sext_ln468_10_fu_5369_p1 = $signed(K_46_reg_10189);

assign sext_ln468_11_fu_5378_p1 = $signed(add_ln468_9_fu_5372_p2);

assign sext_ln468_12_fu_4825_p1 = $signed(K_22_reg_10029);

assign sext_ln468_13_fu_4834_p1 = $signed(add_ln468_4_fu_4828_p2);

assign sext_ln468_14_fu_5100_p1 = $signed(add_ln468_7_fu_5094_p2);

assign sext_ln468_15_fu_5388_p1 = $signed(add_ln468_10_fu_5382_p2);

assign sext_ln468_1_fu_4511_p1 = $signed(add_ln468_fu_4505_p2);

assign sext_ln468_2_fu_4515_p1 = $signed(K_10_reg_9949);

assign sext_ln468_3_fu_4812_p1 = $signed(K_20_reg_10019);

assign sext_ln468_4_fu_4821_p1 = $signed(add_ln468_3_fu_4815_p2);

assign sext_ln468_5_fu_4524_p1 = $signed(add_ln468_1_fu_4518_p2);

assign sext_ln468_6_fu_5078_p1 = $signed(K_32_reg_10099);

assign sext_ln468_7_fu_5081_p1 = $signed(K_34_reg_10109);

assign sext_ln468_8_fu_5090_p1 = $signed(add_ln468_6_fu_5084_p2);

assign sext_ln468_9_fu_5366_p1 = $signed(K_44_reg_10179);

assign sext_ln468_fu_4502_p1 = $signed(K_8_reg_9939);

assign sext_ln472_11_fu_5623_p1 = $signed(trunc_ln472_8_reg_10332);

assign sext_ln472_13_fu_5654_p1 = $signed(trunc_ln472_s_fu_5644_p4);

assign sext_ln472_15_fu_5658_p1 = $signed(trunc_ln472_3_reg_10342);

assign sext_ln472_17_fu_5689_p1 = $signed(trunc_ln472_6_fu_5679_p4);

assign sext_ln472_19_fu_5693_p1 = $signed(trunc_ln472_9_reg_10450);

assign sext_ln472_1_fu_5549_p1 = $signed(trunc_ln472_1_fu_5539_p4);

assign sext_ln472_21_fu_5724_p1 = $signed(trunc_ln472_10_fu_5714_p4);

assign sext_ln472_23_fu_5728_p1 = $signed(trunc_ln472_11_reg_10460);

assign sext_ln472_25_fu_5759_p1 = $signed(trunc_ln472_12_fu_5749_p4);

assign sext_ln472_27_fu_5763_p1 = $signed(trunc_ln472_13_reg_10470);

assign sext_ln472_29_fu_5794_p1 = $signed(trunc_ln472_14_fu_5784_p4);

assign sext_ln472_31_fu_5798_p1 = $signed(trunc_ln472_15_reg_10480);

assign sext_ln472_32_fu_5829_p1 = $signed(trunc_ln472_16_fu_5819_p4);

assign sext_ln472_33_fu_5833_p1 = $signed(trunc_ln472_17_reg_10588);

assign sext_ln472_34_fu_5864_p1 = $signed(trunc_ln472_18_fu_5854_p4);

assign sext_ln472_35_fu_5868_p1 = $signed(trunc_ln472_19_reg_10598);

assign sext_ln472_36_fu_5899_p1 = $signed(trunc_ln472_20_fu_5889_p4);

assign sext_ln472_37_fu_5903_p1 = $signed(trunc_ln472_21_reg_10608);

assign sext_ln472_38_fu_5934_p1 = $signed(trunc_ln472_22_fu_5924_p4);

assign sext_ln472_39_fu_5938_p1 = $signed(trunc_ln472_23_reg_10618);

assign sext_ln472_3_fu_5553_p1 = $signed(trunc_ln472_2_reg_10312);

assign sext_ln472_40_fu_5969_p1 = $signed(trunc_ln472_24_fu_5959_p4);

assign sext_ln472_41_fu_5973_p1 = $signed(trunc_ln472_25_reg_10726);

assign sext_ln472_42_fu_6004_p1 = $signed(trunc_ln472_26_fu_5994_p4);

assign sext_ln472_43_fu_6008_p1 = $signed(trunc_ln472_27_reg_10736);

assign sext_ln472_44_fu_6039_p1 = $signed(trunc_ln472_28_fu_6029_p4);

assign sext_ln472_45_fu_6043_p1 = $signed(trunc_ln472_29_reg_10746);

assign sext_ln472_46_fu_6074_p1 = $signed(trunc_ln472_30_fu_6064_p4);

assign sext_ln472_47_fu_6078_p1 = $signed(trunc_ln472_31_reg_10756);

assign sext_ln472_5_fu_5584_p1 = $signed(trunc_ln472_4_fu_5574_p4);

assign sext_ln472_7_fu_5588_p1 = $signed(trunc_ln472_5_reg_10322);

assign sext_ln472_9_fu_5619_p1 = $signed(trunc_ln472_7_fu_5609_p4);

assign sext_ln492_1_fu_7126_p1 = $signed(SD_1_reg_10352_pp0_iter9_reg);

assign sext_ln492_2_fu_7180_p1 = $signed(SD_2_reg_10485_pp0_iter9_reg);

assign sext_ln492_3_fu_7204_p1 = $signed(SD_3_reg_10490_pp0_iter9_reg);

assign sext_ln492_4_fu_7258_p1 = $signed(SD_4_reg_10623_pp0_iter9_reg);

assign sext_ln492_5_fu_7282_p1 = $signed(SD_5_reg_10628_pp0_iter9_reg);

assign sext_ln492_6_fu_7336_p1 = $signed(SD_6_reg_10761_pp0_iter9_reg);

assign sext_ln492_7_fu_7360_p1 = $signed(SD_7_reg_10766_pp0_iter9_reg);

assign sext_ln492_fu_7102_p1 = $signed(SD_reg_10347_pp0_iter9_reg);

assign sext_ln504_10_fu_8350_p1 = $signed(trunc_ln504_4_fu_8340_p4);

assign sext_ln504_11_fu_8282_p1 = grp_fu_9109_p3;

assign sext_ln504_12_fu_8505_p1 = $signed(trunc_ln504_5_fu_8496_p4);

assign sext_ln504_14_fu_8583_p1 = $signed(select_ln504_2_fu_8576_p3);

assign sext_ln504_15_fu_8285_p1 = grp_fu_9118_p3;

assign sext_ln504_16_fu_8294_p1 = grp_fu_9127_p3;

assign sext_ln504_17_fu_8379_p1 = $signed(trunc_ln504_7_fu_8369_p4);

assign sext_ln504_18_fu_8568_p1 = $signed(trunc_ln504_8_fu_8559_p4);

assign sext_ln504_19_fu_8646_p1 = $signed(select_ln504_3_fu_8639_p3);

assign sext_ln504_1_fu_8258_p1 = grp_fu_9073_p3;

assign sext_ln504_21_fu_8297_p1 = grp_fu_9136_p3;

assign sext_ln504_22_fu_8408_p1 = $signed(trunc_ln504_s_fu_8398_p4);

assign sext_ln504_23_fu_8631_p1 = $signed(trunc_ln504_3_fu_8622_p4);

assign sext_ln504_2_fu_8261_p1 = grp_fu_9082_p3;

assign sext_ln504_3_fu_8321_p1 = $signed(trunc_ln504_1_fu_8311_p4);

assign sext_ln504_4_fu_8457_p1 = $signed(select_ln504_fu_8450_p3);

assign sext_ln504_5_fu_8442_p1 = $signed(trunc_ln504_2_fu_8433_p4);

assign sext_ln504_6_fu_8270_p1 = grp_fu_9091_p3;

assign sext_ln504_8_fu_8273_p1 = grp_fu_9100_p3;

assign sext_ln504_9_fu_8520_p1 = $signed(select_ln504_1_fu_8513_p3);

assign shl_ln10_fu_3230_p3 = {{empty_201_reg_1223}, {1'd0}};

assign shl_ln11_fu_3258_p3 = {{ap_phi_reg_pp0_iter4_empty_202_reg_1399}, {1'd0}};

assign shl_ln1_fu_3174_p3 = {{empty_193_reg_1183}, {1'd0}};

assign shl_ln2_fu_3206_p3 = {{ap_phi_reg_pp0_iter4_g_3_reg_1325}, {1'd0}};

assign shl_ln3_fu_2978_p3 = {{ap_phi_reg_pp0_iter4_empty_204_reg_1417}, {1'd0}};

assign shl_ln450_1_fu_3306_p3 = {{ap_phi_reg_pp0_iter4_empty_196_reg_1363}, {1'd0}};

assign shl_ln450_2_fu_3670_p3 = {{empty_201_reg_1223}, {1'd0}};

assign shl_ln450_3_fu_4038_p3 = {{empty_199_reg_1213}, {1'd0}};

assign shl_ln451_1_fu_3346_p3 = {{ap_phi_reg_pp0_iter4_empty_203_reg_1408}, {1'd0}};

assign shl_ln451_2_fu_3710_p3 = {{ap_phi_reg_pp0_iter4_empty_202_reg_1399}, {1'd0}};

assign shl_ln451_3_fu_4078_p3 = {{empty_207_reg_1243}, {1'd0}};

assign shl_ln452_1_fu_3382_p3 = {{ap_phi_reg_pp0_iter4_empty_198_reg_1381}, {1'd0}};

assign shl_ln452_2_fu_3738_p3 = {{ap_phi_reg_pp0_iter4_empty_197_reg_1372}, {1'd0}};

assign shl_ln452_3_fu_4114_p3 = {{ap_phi_reg_pp0_iter4_empty_196_reg_1363}, {1'd0}};

assign shl_ln453_1_fu_4670_p3 = {{g_reg_1335}, {1'd0}};

assign shl_ln453_2_fu_3770_p3 = {{ap_phi_reg_pp0_iter4_g_3_reg_1325}, {1'd0}};

assign shl_ln453_3_fu_5246_p3 = {{g_6_reg_1203_pp0_iter4_reg}, {1'd0}};

assign shl_ln454_1_fu_3420_p3 = {{ap_phi_reg_pp0_iter4_empty_190_reg_1307}, {1'd0}};

assign shl_ln454_2_fu_3794_p3 = {{ap_phi_reg_pp0_iter4_empty_189_reg_1298}, {1'd0}};

assign shl_ln454_3_fu_4152_p3 = {{ap_phi_reg_pp0_iter4_empty_188_reg_1289}, {1'd0}};

assign shl_ln455_1_fu_3452_p3 = {{ap_phi_reg_pp0_iter4_empty_183_reg_1262}, {1'd0}};

assign shl_ln455_2_fu_3822_p3 = {{ap_phi_reg_pp0_iter4_empty_182_reg_1253}, {1'd0}};

assign shl_ln455_3_fu_4184_p3 = {{empty_187_reg_1163}, {1'd0}};

assign shl_ln456_1_fu_3488_p3 = {{ap_phi_reg_pp0_iter4_empty_188_reg_1289}, {1'd0}};

assign shl_ln456_2_fu_3854_p3 = {{empty_193_reg_1183}, {1'd0}};

assign shl_ln456_3_fu_4220_p3 = {{empty_191_reg_1173}, {1'd0}};

assign shl_ln457_1_fu_3512_p3 = {{empty_187_reg_1163}, {1'd0}};

assign shl_ln457_2_fu_3878_p3 = {{empty_185_reg_1153}, {1'd0}};

assign shl_ln457_3_fu_4244_p3 = {{bayerWindow_76_reg_1026}, {1'd0}};

assign shl_ln458_1_fu_3548_p3 = {{empty_191_reg_1173}, {1'd0}};

assign shl_ln458_2_fu_3906_p3 = {{bayerWindow_72_reg_1056}, {1'd0}};

assign shl_ln458_3_fu_4272_p3 = {{bayerWindow_73_reg_1046}, {1'd0}};

assign shl_ln459_1_fu_4691_p3 = {{g_6_reg_1203_pp0_iter4_reg}, {1'd0}};

assign shl_ln459_2_fu_3938_p3 = {{g_9_reg_1193}, {1'd0}};

assign shl_ln459_3_fu_4304_p3 = {{bayerWindow_68_reg_1085}, {1'd0}};

assign shl_ln460_1_fu_3586_p3 = {{empty_199_reg_1213}, {1'd0}};

assign shl_ln460_2_fu_3962_p3 = {{bayerWindow_64_reg_1114}, {1'd0}};

assign shl_ln460_3_fu_4328_p3 = {{bayerWindow_65_reg_1104}, {1'd0}};

assign shl_ln461_1_fu_3618_p3 = {{empty_207_reg_1243}, {1'd0}};

assign shl_ln461_2_fu_3990_p3 = {{empty_205_reg_1233}, {1'd0}};

assign shl_ln461_3_fu_4356_p3 = {{bayerWindow_60_reg_1143}, {1'd0}};

assign shl_ln4_fu_3006_p3 = {{ap_phi_reg_pp0_iter4_empty_200_reg_1390}, {1'd0}};

assign shl_ln5_fu_3038_p3 = {{ap_phi_reg_pp0_iter4_empty_194_reg_1345}, {1'd0}};

assign shl_ln6_fu_3062_p3 = {{ap_phi_reg_pp0_iter4_empty_192_reg_1316}, {1'd0}};

assign shl_ln7_fu_3090_p3 = {{ap_phi_reg_pp0_iter4_empty_184_reg_1271}, {1'd0}};

assign shl_ln8_fu_3122_p3 = {{ap_phi_reg_pp0_iter4_empty_189_reg_1298}, {1'd0}};

assign shl_ln9_fu_3146_p3 = {{ap_phi_reg_pp0_iter4_empty_182_reg_1253}, {1'd0}};

assign shl_ln_fu_2938_p3 = {{ap_phi_reg_pp0_iter4_empty_197_reg_1372}, {1'd0}};

assign sub_ln450_1_fu_3334_p2 = (zext_ln450_5_fu_3314_p1 - zext_ln450_9_fu_3330_p1);

assign sub_ln450_2_fu_3698_p2 = (zext_ln450_10_fu_3678_p1 - zext_ln450_14_fu_3694_p1);

assign sub_ln450_3_fu_4066_p2 = (zext_ln450_15_fu_4046_p1 - zext_ln450_19_fu_4062_p1);

assign sub_ln450_fu_2966_p2 = (zext_ln450_fu_2946_p1 - zext_ln450_4_fu_2962_p1);

assign sub_ln451_1_fu_3726_p2 = (zext_ln451_6_fu_3718_p1 - zext_ln451_7_fu_3722_p1);

assign sub_ln451_fu_2994_p2 = (zext_ln451_fu_2986_p1 - zext_ln450_2_fu_2954_p1);

assign sub_ln452_1_fu_3402_p2 = (zext_ln452_3_fu_3390_p1 - zext_ln452_5_fu_3398_p1);

assign sub_ln452_2_fu_3758_p2 = (zext_ln452_6_fu_3746_p1 - zext_ln452_8_fu_3754_p1);

assign sub_ln452_3_fu_4134_p2 = (zext_ln452_9_fu_4122_p1 - zext_ln452_11_fu_4130_p1);

assign sub_ln452_fu_3026_p2 = (zext_ln452_fu_3014_p1 - zext_ln452_2_fu_3022_p1);

assign sub_ln453_1_fu_3782_p2 = (zext_ln453_3_fu_3778_p1 - zext_ln452_8_fu_3754_p1);

assign sub_ln453_fu_3050_p2 = (zext_ln453_fu_3046_p1 - zext_ln450_4_fu_2962_p1);

assign sub_ln454_1_fu_3440_p2 = (zext_ln454_2_fu_3428_p1 - zext_ln454_4_fu_3436_p1);

assign sub_ln454_2_fu_3810_p2 = (zext_ln454_5_fu_3802_p1 - zext_ln454_6_fu_3806_p1);

assign sub_ln454_3_fu_4172_p2 = (zext_ln454_7_fu_4160_p1 - zext_ln454_9_fu_4168_p1);

assign sub_ln454_fu_3078_p2 = (zext_ln454_fu_3070_p1 - zext_ln454_1_fu_3074_p1);

assign sub_ln455_1_fu_3842_p2 = (zext_ln455_7_fu_3830_p1 - zext_ln454_6_fu_3806_p1);

assign sub_ln455_fu_3110_p2 = (zext_ln455_fu_3098_p1 - zext_ln455_2_fu_3106_p1);

assign sub_ln456_1_fu_3500_p2 = (zext_ln456_1_fu_3496_p1 - zext_ln455_4_fu_3464_p1);

assign sub_ln456_2_fu_3866_p2 = (zext_ln456_2_fu_3862_p1 - zext_ln455_9_fu_3838_p1);

assign sub_ln456_3_fu_4232_p2 = (zext_ln456_3_fu_4228_p1 - zext_ln455_11_fu_4196_p1);

assign sub_ln456_fu_3134_p2 = (zext_ln456_fu_3130_p1 - zext_ln455_2_fu_3106_p1);

assign sub_ln457_1_fu_3894_p2 = (zext_ln457_6_fu_3886_p1 - zext_ln457_7_fu_3890_p1);

assign sub_ln457_2_fu_4260_p2 = (zext_ln457_8_fu_4252_p1 - zext_ln457_9_fu_4256_p1);

assign sub_ln457_fu_3162_p2 = (zext_ln457_fu_3154_p1 - zext_ln455_2_fu_3106_p1);

assign sub_ln458_1_fu_3568_p2 = (zext_ln458_3_fu_3556_p1 - zext_ln457_3_fu_3524_p1);

assign sub_ln458_2_fu_3926_p2 = (zext_ln458_6_fu_3914_p1 - zext_ln457_7_fu_3890_p1);

assign sub_ln458_3_fu_4292_p2 = (zext_ln458_9_fu_4280_p1 - zext_ln457_9_fu_4256_p1);

assign sub_ln458_fu_3194_p2 = (zext_ln458_fu_3182_p1 - zext_ln457_1_fu_3158_p1);

assign sub_ln459_1_fu_3950_p2 = (zext_ln459_3_fu_3946_p1 - zext_ln458_8_fu_3922_p1);

assign sub_ln459_2_fu_4316_p2 = (zext_ln459_4_fu_4312_p1 - zext_ln458_11_fu_4288_p1);

assign sub_ln459_fu_3218_p2 = (zext_ln459_fu_3214_p1 - zext_ln450_4_fu_2962_p1);

assign sub_ln460_1_fu_3606_p2 = (zext_ln460_2_fu_3594_p1 - zext_ln458_5_fu_3564_p1);

assign sub_ln460_2_fu_3978_p2 = (zext_ln460_5_fu_3970_p1 - zext_ln458_8_fu_3922_p1);

assign sub_ln460_3_fu_4344_p2 = (zext_ln460_7_fu_4336_p1 - zext_ln458_11_fu_4288_p1);

assign sub_ln460_fu_3246_p2 = (zext_ln460_fu_3238_p1 - zext_ln458_2_fu_3190_p1);

assign sub_ln461_1_fu_4002_p2 = (zext_ln461_3_fu_3998_p1 - zext_ln460_6_fu_3974_p1);

assign sub_ln461_2_fu_4368_p2 = (zext_ln461_4_fu_4364_p1 - zext_ln460_8_fu_4340_p1);

assign sub_ln461_fu_3270_p2 = (zext_ln461_fu_3266_p1 - zext_ln450_2_fu_2954_p1);

assign sub_ln472_10_fu_5709_p2 = ($signed(14'd0) - $signed(ave_5_reg_10407));

assign sub_ln472_11_fu_5731_p2 = ($signed(13'd0) - $signed(sext_ln472_21_fu_5724_p1));

assign sub_ln472_12_fu_5744_p2 = ($signed(14'd0) - $signed(ave_6_reg_10423));

assign sub_ln472_13_fu_5766_p2 = ($signed(13'd0) - $signed(sext_ln472_25_fu_5759_p1));

assign sub_ln472_14_fu_5779_p2 = ($signed(14'd0) - $signed(ave_7_reg_10439));

assign sub_ln472_15_fu_5801_p2 = ($signed(13'd0) - $signed(sext_ln472_29_fu_5794_p1));

assign sub_ln472_16_fu_5814_p2 = ($signed(14'd0) - $signed(ave_8_reg_10517));

assign sub_ln472_17_fu_5836_p2 = ($signed(13'd0) - $signed(sext_ln472_32_fu_5829_p1));

assign sub_ln472_18_fu_5849_p2 = ($signed(14'd0) - $signed(ave_9_reg_10545));

assign sub_ln472_19_fu_5871_p2 = ($signed(13'd0) - $signed(sext_ln472_34_fu_5864_p1));

assign sub_ln472_1_fu_5556_p2 = ($signed(13'd0) - $signed(sext_ln472_1_fu_5549_p1));

assign sub_ln472_20_fu_5884_p2 = ($signed(14'd0) - $signed(ave_10_reg_10561));

assign sub_ln472_21_fu_5906_p2 = ($signed(13'd0) - $signed(sext_ln472_36_fu_5899_p1));

assign sub_ln472_22_fu_5919_p2 = ($signed(14'd0) - $signed(ave_11_reg_10577));

assign sub_ln472_23_fu_5941_p2 = ($signed(13'd0) - $signed(sext_ln472_38_fu_5934_p1));

assign sub_ln472_24_fu_5954_p2 = ($signed(14'd0) - $signed(ave_12_reg_10655));

assign sub_ln472_25_fu_5976_p2 = ($signed(13'd0) - $signed(sext_ln472_40_fu_5969_p1));

assign sub_ln472_26_fu_5989_p2 = ($signed(14'd0) - $signed(ave_13_reg_10683));

assign sub_ln472_27_fu_6011_p2 = ($signed(13'd0) - $signed(sext_ln472_42_fu_6004_p1));

assign sub_ln472_28_fu_6024_p2 = ($signed(14'd0) - $signed(ave_14_reg_10699));

assign sub_ln472_29_fu_6046_p2 = ($signed(13'd0) - $signed(sext_ln472_44_fu_6039_p1));

assign sub_ln472_2_fu_5569_p2 = ($signed(14'd0) - $signed(ave_1_reg_10269));

assign sub_ln472_30_fu_6059_p2 = ($signed(14'd0) - $signed(ave_15_reg_10715));

assign sub_ln472_31_fu_6081_p2 = ($signed(13'd0) - $signed(sext_ln472_46_fu_6074_p1));

assign sub_ln472_3_fu_5591_p2 = ($signed(13'd0) - $signed(sext_ln472_5_fu_5584_p1));

assign sub_ln472_4_fu_5604_p2 = ($signed(14'd0) - $signed(ave_2_reg_10285));

assign sub_ln472_5_fu_5626_p2 = ($signed(13'd0) - $signed(sext_ln472_9_fu_5619_p1));

assign sub_ln472_6_fu_5639_p2 = ($signed(14'd0) - $signed(ave_3_reg_10301));

assign sub_ln472_7_fu_5661_p2 = ($signed(13'd0) - $signed(sext_ln472_13_fu_5654_p1));

assign sub_ln472_8_fu_5674_p2 = ($signed(14'd0) - $signed(ave_4_reg_10379));

assign sub_ln472_9_fu_5696_p2 = ($signed(13'd0) - $signed(sext_ln472_17_fu_5689_p1));

assign sub_ln472_fu_5534_p2 = ($signed(14'd0) - $signed(ave_reg_10241));

assign sub_ln483_1_fu_3288_p2 = (zext_ln455_1_fu_3102_p1 - zext_ln450_3_fu_2958_p1);

assign sub_ln483_2_fu_3646_p2 = (zext_ln450_6_fu_3318_p1 - zext_ln450_8_fu_3326_p1);

assign sub_ln483_3_fu_3652_p2 = (zext_ln455_5_fu_3468_p1 - zext_ln450_8_fu_3326_p1);

assign sub_ln483_4_fu_4014_p2 = (zext_ln450_11_fu_3682_p1 - zext_ln450_13_fu_3690_p1);

assign sub_ln483_5_fu_4020_p2 = (zext_ln455_8_fu_3834_p1 - zext_ln450_13_fu_3690_p1);

assign sub_ln483_6_fu_4380_p2 = (zext_ln450_16_fu_4050_p1 - zext_ln450_18_fu_4058_p1);

assign sub_ln483_7_fu_4386_p2 = (zext_ln455_12_fu_4200_p1 - zext_ln450_18_fu_4058_p1);

assign sub_ln483_fu_3282_p2 = (zext_ln450_1_fu_2950_p1 - zext_ln450_3_fu_2958_p1);

assign sub_ln484_1_fu_3300_p2 = (zext_ln458_1_fu_3186_p1 - zext_ln450_3_fu_2958_p1);

assign sub_ln484_2_fu_3658_p2 = (zext_ln452_4_fu_3394_p1 - zext_ln450_8_fu_3326_p1);

assign sub_ln484_3_fu_3664_p2 = (zext_ln458_4_fu_3560_p1 - zext_ln450_8_fu_3326_p1);

assign sub_ln484_4_fu_4026_p2 = (zext_ln452_7_fu_3750_p1 - zext_ln450_13_fu_3690_p1);

assign sub_ln484_5_fu_4032_p2 = (zext_ln458_7_fu_3918_p1 - zext_ln450_13_fu_3690_p1);

assign sub_ln484_6_fu_4392_p2 = (zext_ln452_10_fu_4126_p1 - zext_ln450_18_fu_4058_p1);

assign sub_ln484_7_fu_4398_p2 = (zext_ln458_10_fu_4284_p1 - zext_ln450_18_fu_4058_p1);

assign sub_ln484_fu_3294_p2 = (zext_ln452_1_fu_3018_p1 - zext_ln450_3_fu_2958_p1);

assign sub_ln504_1_fu_8329_p2 = (15'd0 - zext_ln504_20_fu_8325_p1);

assign sub_ln504_2_fu_8335_p2 = (26'd0 - add_ln504_6_reg_12134);

assign sub_ln504_3_fu_8358_p2 = (15'd0 - zext_ln504_22_fu_8354_p1);

assign sub_ln504_4_fu_8364_p2 = (26'd0 - add_ln504_10_reg_12141);

assign sub_ln504_5_fu_8387_p2 = (15'd0 - zext_ln504_24_fu_8383_p1);

assign sub_ln504_6_fu_8393_p2 = (26'd0 - add_ln504_14_reg_12148);

assign sub_ln504_7_fu_8416_p2 = (15'd0 - zext_ln504_26_fu_8412_p1);

assign sub_ln504_fu_8306_p2 = (26'd0 - add_ln504_2_reg_12127);

assign sw_1_fu_7705_p2 = (zext_ln495_fu_7701_p1 + zext_ln488_fu_7689_p1);

assign sw_3_fu_7730_p2 = (zext_ln495_1_fu_7726_p1 + zext_ln488_1_fu_7714_p1);

assign sw_5_fu_7755_p2 = (zext_ln495_2_fu_7751_p1 + zext_ln488_2_fu_7739_p1);

assign sw_7_fu_7780_p2 = (zext_ln495_3_fu_7776_p1 + zext_ln488_3_fu_7764_p1);

assign tmp_100_fu_8674_p3 = ap_phi_reg_pp0_iter25_g_1_reg_1447[32'd15];

assign tmp_101_fu_8682_p4 = {{ap_phi_reg_pp0_iter25_g_1_reg_1447[15:10]}};

assign tmp_106_fu_8489_p3 = add_ln504_6_reg_12134_pp0_iter23_reg[32'd25];

assign tmp_107_fu_8730_p3 = ap_phi_reg_pp0_iter25_g_5_reg_1480[32'd15];

assign tmp_108_fu_8738_p4 = {{ap_phi_reg_pp0_iter25_g_5_reg_1480[15:10]}};

assign tmp_10_cast_abs_r_fu_1692_p_x = ($signed(sext_ln467_reg_10275_pp0_iter6_reg) - $signed(mean_2_reg_10787));

assign tmp_113_fu_8552_p3 = add_ln504_10_reg_12141_pp0_iter23_reg[32'd25];

assign tmp_114_fu_8786_p3 = ap_phi_reg_pp0_iter25_g_8_reg_1513[32'd15];

assign tmp_115_fu_8794_p4 = {{ap_phi_reg_pp0_iter25_g_8_reg_1513[15:10]}};

assign tmp_11_cast_abs_r_fu_1697_p_x = ($signed(sext_ln467_1_reg_10280_pp0_iter6_reg) - $signed(mean_2_reg_10787));

assign tmp_120_fu_8615_p3 = add_ln504_14_reg_12148_pp0_iter23_reg[32'd25];

assign tmp_121_fu_8842_p3 = ap_phi_reg_pp0_iter25_g_11_reg_1546[32'd15];

assign tmp_122_fu_8850_p4 = {{ap_phi_reg_pp0_iter25_g_11_reg_1546[15:10]}};

assign tmp_12_cast_abs_r_fu_1702_p_x = ($signed(sext_ln466_2_reg_10258_pp0_iter6_reg) - $signed(mean_2_reg_10787));

assign tmp_13_cast_abs_r_fu_1707_p_x = ($signed(sext_ln465_reg_10219_pp0_iter6_reg) - $signed(mean_3_reg_10795));

assign tmp_14_cast_abs_r_fu_1712_p_x = ($signed(sext_ln465_3_reg_10235_pp0_iter6_reg) - $signed(mean_3_reg_10795));

assign tmp_15_cast_abs_r_fu_1717_p_x = ($signed(sext_ln468_reg_10291_pp0_iter6_reg) - $signed(mean_3_reg_10795));

assign tmp_16_cast_abs_r_fu_1722_p_x = ($signed(sext_ln468_2_reg_10296_pp0_iter6_reg) - $signed(mean_3_reg_10795));

assign tmp_17_cast_abs_r_fu_1567_p_x = $signed(sub_ln483_reg_9959);

assign tmp_18_cast_abs_r_fu_1572_p_x = $signed(sub_ln483_1_reg_9964);

assign tmp_19_cast_abs_r_fu_1577_p_x = $signed(sub_ln484_reg_9969);

assign tmp_1_cast_abs_r_fu_1647_p_x = ($signed(sext_ln465_reg_10219_pp0_iter6_reg) - $signed(mean_reg_10771));

assign tmp_20_cast_abs_r_fu_1582_p_x = $signed(sub_ln484_1_reg_9974);

assign tmp_21_cast_abs_r_fu_1727_p_x = ($signed(sext_ln465_6_reg_10357_pp0_iter6_reg) - $signed(mean_4_reg_10803));

assign tmp_22_cast_abs_r_fu_1732_p_x = ($signed(sext_ln465_10_reg_10363_pp0_iter6_reg) - $signed(mean_4_reg_10803));

assign tmp_23_cast_abs_r_fu_1737_p_x = ($signed(sext_ln465_7_reg_10368_pp0_iter6_reg) - $signed(mean_4_reg_10803));

assign tmp_24_cast_abs_r_fu_1742_p_x = ($signed(sext_ln465_8_reg_10373_pp0_iter6_reg) - $signed(mean_4_reg_10803));

assign tmp_25_cast_abs_r_fu_1747_p_x = ($signed(sext_ln466_6_reg_10385_pp0_iter6_reg) - $signed(mean_5_reg_10811));

assign tmp_26_cast_abs_r_fu_1752_p_x = ($signed(sext_ln466_7_reg_10390_pp0_iter6_reg) - $signed(mean_5_reg_10811));

assign tmp_27_cast_abs_r_fu_1757_p_x = ($signed(sext_ln466_8_reg_10396_pp0_iter6_reg) - $signed(mean_5_reg_10811));

assign tmp_28_cast_abs_r_fu_1762_p_x = ($signed(sext_ln466_10_reg_10402_pp0_iter6_reg) - $signed(mean_5_reg_10811));

assign tmp_29_cast_abs_r_fu_1767_p_x = ($signed(sext_ln466_7_reg_10390_pp0_iter6_reg) - $signed(mean_6_reg_10819));

assign tmp_2_cast_abs_r_fu_1652_p_x = ($signed(sext_ln465_1_reg_10225_pp0_iter6_reg) - $signed(mean_reg_10771));

assign tmp_30_cast_abs_r_fu_1772_p_x = ($signed(sext_ln467_3_reg_10413_pp0_iter6_reg) - $signed(mean_6_reg_10819));

assign tmp_31_cast_abs_r_fu_1777_p_x = ($signed(sext_ln467_4_reg_10418_pp0_iter6_reg) - $signed(mean_6_reg_10819));

assign tmp_32_cast_abs_r_fu_1782_p_x = ($signed(sext_ln466_8_reg_10396_pp0_iter6_reg) - $signed(mean_6_reg_10819));

assign tmp_33_cast_abs_r_fu_1787_p_x = ($signed(sext_ln465_6_reg_10357_pp0_iter6_reg) - $signed(mean_7_reg_10827));

assign tmp_35_cast_abs_r_fu_1792_p_x = ($signed(sext_ln465_8_reg_10373_pp0_iter6_reg) - $signed(mean_7_reg_10827));

assign tmp_36_cast_abs_r_fu_1797_p_x = ($signed(sext_ln468_3_reg_10429_pp0_iter6_reg) - $signed(mean_7_reg_10827));

assign tmp_37_cast_abs_r_fu_1802_p_x = ($signed(sext_ln468_12_reg_10434_pp0_iter6_reg) - $signed(mean_7_reg_10827));

assign tmp_38_cast_abs_r_fu_1587_p_x = $signed(sub_ln483_2_reg_10039);

assign tmp_39_cast_abs_r_fu_1592_p_x = $signed(sub_ln483_3_reg_10044);

assign tmp_3_cast_abs_r_fu_1657_p_x = ($signed(sext_ln465_2_reg_10230_pp0_iter6_reg) - $signed(mean_reg_10771));

assign tmp_40_cast_abs_r_fu_1597_p_x = $signed(sub_ln484_2_reg_10049);

assign tmp_41_cast_abs_r_fu_1602_p_x = $signed(sub_ln484_3_reg_10054);

assign tmp_42_cast_abs_r_fu_1807_p_x = ($signed(sext_ln465_13_reg_10495_pp0_iter6_reg) - $signed(mean_8_reg_10835));

assign tmp_43_cast_abs_r_fu_1812_p_x = ($signed(sext_ln465_14_reg_10501_pp0_iter6_reg) - $signed(mean_8_reg_10835));

assign tmp_44_cast_abs_r_fu_1817_p_x = ($signed(sext_ln465_12_reg_10506_pp0_iter6_reg) - $signed(mean_8_reg_10835));

assign tmp_45_cast_abs_r_fu_1822_p_x = ($signed(sext_ln465_16_reg_10511_pp0_iter6_reg) - $signed(mean_8_reg_10835));

assign tmp_46_cast_abs_r_fu_1827_p_x = ($signed(sext_ln466_12_reg_10523_pp0_iter6_reg) - $signed(mean_9_reg_10843));

assign tmp_47_cast_abs_r_fu_1832_p_x = ($signed(sext_ln466_13_reg_10528_pp0_iter6_reg) - $signed(mean_9_reg_10843));

assign tmp_48_cast_abs_r_fu_1837_p_x = ($signed(sext_ln466_14_reg_10534_pp0_iter6_reg) - $signed(mean_9_reg_10843));

assign tmp_49_cast_abs_r_fu_1842_p_x = ($signed(sext_ln466_16_reg_10540_pp0_iter6_reg) - $signed(mean_9_reg_10843));

assign tmp_4_cast_abs_r_fu_1662_p_x = ($signed(sext_ln465_3_reg_10235_pp0_iter6_reg) - $signed(mean_reg_10771));

assign tmp_50_cast_abs_r_fu_1847_p_x = ($signed(sext_ln466_13_reg_10528_pp0_iter6_reg) - $signed(mean_10_reg_10851));

assign tmp_51_cast_abs_r_fu_1852_p_x = ($signed(sext_ln467_6_reg_10551_pp0_iter6_reg) - $signed(mean_10_reg_10851));

assign tmp_52_cast_abs_r_fu_1857_p_x = ($signed(sext_ln467_7_reg_10556_pp0_iter6_reg) - $signed(mean_10_reg_10851));

assign tmp_53_cast_abs_r_fu_1862_p_x = ($signed(sext_ln466_14_reg_10534_pp0_iter6_reg) - $signed(mean_10_reg_10851));

assign tmp_54_cast_abs_r_fu_1867_p_x = ($signed(sext_ln465_13_reg_10495_pp0_iter6_reg) - $signed(mean_11_reg_10859));

assign tmp_55_cast_abs_r_fu_1872_p_x = ($signed(sext_ln465_16_reg_10511_pp0_iter6_reg) - $signed(mean_11_reg_10859));

assign tmp_56_cast_abs_r_fu_1877_p_x = ($signed(sext_ln468_6_reg_10567_pp0_iter6_reg) - $signed(mean_11_reg_10859));

assign tmp_57_cast_abs_r_fu_1882_p_x = ($signed(sext_ln468_7_reg_10572_pp0_iter6_reg) - $signed(mean_11_reg_10859));

assign tmp_58_cast_abs_r_fu_1607_p_x = $signed(sub_ln483_4_reg_10119);

assign tmp_59_cast_abs_r_fu_1612_p_x = $signed(sub_ln483_5_reg_10124);

assign tmp_5_cast_abs_r_fu_1667_p_x = ($signed(sext_ln466_reg_10247_pp0_iter6_reg) - $signed(mean_1_reg_10779));

assign tmp_60_cast_abs_r_fu_1617_p_x = $signed(sub_ln484_4_reg_10129);

assign tmp_61_cast_abs_r_fu_1622_p_x = $signed(sub_ln484_5_reg_10134);

assign tmp_62_cast_abs_r_fu_1887_p_x = ($signed(sext_ln465_19_reg_10633_pp0_iter6_reg) - $signed(mean_12_reg_10867));

assign tmp_63_cast_abs_r_fu_1892_p_x = ($signed(sext_ln465_20_reg_10639_pp0_iter6_reg) - $signed(mean_12_reg_10867));

assign tmp_64_cast_abs_r_fu_1897_p_x = ($signed(sext_ln465_18_reg_10644_pp0_iter6_reg) - $signed(mean_12_reg_10867));

assign tmp_65_cast_abs_r_fu_1902_p_x = ($signed(sext_ln465_22_reg_10649_pp0_iter6_reg) - $signed(mean_12_reg_10867));

assign tmp_66_cast_abs_r_fu_1907_p_x = ($signed(sext_ln466_18_reg_10661_pp0_iter6_reg) - $signed(mean_13_reg_10875));

assign tmp_67_cast_abs_r_fu_1912_p_x = ($signed(sext_ln466_19_reg_10666_pp0_iter6_reg) - $signed(mean_13_reg_10875));

assign tmp_68_cast_abs_r_fu_1917_p_x = ($signed(sext_ln466_20_reg_10672_pp0_iter6_reg) - $signed(mean_13_reg_10875));

assign tmp_69_cast_abs_r_fu_1922_p_x = ($signed(sext_ln466_22_reg_10678_pp0_iter6_reg) - $signed(mean_13_reg_10875));

assign tmp_6_cast_abs_r_fu_1672_p_x = ($signed(sext_ln466_1_reg_10252_pp0_iter6_reg) - $signed(mean_1_reg_10779));

assign tmp_70_cast_abs_r_fu_1927_p_x = ($signed(sext_ln466_19_reg_10666_pp0_iter6_reg) - $signed(mean_14_reg_10883));

assign tmp_71_cast_abs_r_fu_1932_p_x = ($signed(sext_ln467_9_reg_10689_pp0_iter6_reg) - $signed(mean_14_reg_10883));

assign tmp_72_cast_abs_r_fu_1937_p_x = ($signed(sext_ln467_10_reg_10694_pp0_iter6_reg) - $signed(mean_14_reg_10883));

assign tmp_73_cast_abs_r_fu_1942_p_x = ($signed(sext_ln466_20_reg_10672_pp0_iter6_reg) - $signed(mean_14_reg_10883));

assign tmp_74_cast_abs_r_fu_1947_p_x = ($signed(sext_ln465_19_reg_10633_pp0_iter6_reg) - $signed(mean_15_reg_10891));

assign tmp_75_cast_abs_r_fu_1952_p_x = ($signed(sext_ln465_22_reg_10649_pp0_iter6_reg) - $signed(mean_15_reg_10891));

assign tmp_76_cast_abs_r_fu_1957_p_x = ($signed(sext_ln468_9_reg_10705_pp0_iter6_reg) - $signed(mean_15_reg_10891));

assign tmp_77_cast_abs_r_fu_1962_p_x = ($signed(sext_ln468_10_reg_10710_pp0_iter6_reg) - $signed(mean_15_reg_10891));

assign tmp_78_cast_abs_r_fu_1627_p_x = $signed(sub_ln483_6_reg_10199);

assign tmp_79_cast_abs_r_fu_1632_p_x = $signed(sub_ln483_7_reg_10204);

assign tmp_7_cast_abs_r_fu_1677_p_x = ($signed(sext_ln466_2_reg_10258_pp0_iter6_reg) - $signed(mean_1_reg_10779));

assign tmp_80_cast_abs_r_fu_1637_p_x = $signed(sub_ln484_6_reg_10209);

assign tmp_81_cast_abs_r_fu_1642_p_x = $signed(sub_ln484_7_reg_10214);

assign tmp_8_cast_abs_r_fu_1682_p_x = ($signed(sext_ln466_4_reg_10264_pp0_iter6_reg) - $signed(mean_1_reg_10779));

assign tmp_99_fu_8426_p3 = add_ln504_2_reg_12127_pp0_iter23_reg[32'd25];

assign tmp_9_cast_abs_r_fu_1687_p_x = ($signed(sext_ln466_1_reg_10252_pp0_iter6_reg) - $signed(mean_2_reg_10787));

assign trunc_ln472_10_fu_5714_p4 = {{sub_ln472_10_fu_5709_p2[13:2]}};

assign trunc_ln472_12_fu_5749_p4 = {{sub_ln472_12_fu_5744_p2[13:2]}};

assign trunc_ln472_14_fu_5784_p4 = {{sub_ln472_14_fu_5779_p2[13:2]}};

assign trunc_ln472_16_fu_5819_p4 = {{sub_ln472_16_fu_5814_p2[13:2]}};

assign trunc_ln472_18_fu_5854_p4 = {{sub_ln472_18_fu_5849_p2[13:2]}};

assign trunc_ln472_1_fu_5539_p4 = {{sub_ln472_fu_5534_p2[13:2]}};

assign trunc_ln472_20_fu_5889_p4 = {{sub_ln472_20_fu_5884_p2[13:2]}};

assign trunc_ln472_22_fu_5924_p4 = {{sub_ln472_22_fu_5919_p2[13:2]}};

assign trunc_ln472_24_fu_5959_p4 = {{sub_ln472_24_fu_5954_p2[13:2]}};

assign trunc_ln472_26_fu_5994_p4 = {{sub_ln472_26_fu_5989_p2[13:2]}};

assign trunc_ln472_28_fu_6029_p4 = {{sub_ln472_28_fu_6024_p2[13:2]}};

assign trunc_ln472_30_fu_6064_p4 = {{sub_ln472_30_fu_6059_p2[13:2]}};

assign trunc_ln472_4_fu_5574_p4 = {{sub_ln472_2_fu_5569_p2[13:2]}};

assign trunc_ln472_6_fu_5679_p4 = {{sub_ln472_8_fu_5674_p2[13:2]}};

assign trunc_ln472_7_fu_5609_p4 = {{sub_ln472_4_fu_5604_p2[13:2]}};

assign trunc_ln472_s_fu_5644_p4 = {{sub_ln472_6_fu_5639_p2[13:2]}};

assign trunc_ln504_1_fu_8311_p4 = {{sub_ln504_fu_8306_p2[25:13]}};

assign trunc_ln504_2_fu_8433_p4 = {{add_ln504_2_reg_12127_pp0_iter23_reg[25:13]}};

assign trunc_ln504_3_fu_8622_p4 = {{add_ln504_14_reg_12148_pp0_iter23_reg[25:13]}};

assign trunc_ln504_4_fu_8340_p4 = {{sub_ln504_2_fu_8335_p2[25:13]}};

assign trunc_ln504_5_fu_8496_p4 = {{add_ln504_6_reg_12134_pp0_iter23_reg[25:13]}};

assign trunc_ln504_7_fu_8369_p4 = {{sub_ln504_4_fu_8364_p2[25:13]}};

assign trunc_ln504_8_fu_8559_p4 = {{add_ln504_10_reg_12141_pp0_iter23_reg[25:13]}};

assign trunc_ln504_s_fu_8398_p4 = {{sub_ln504_6_fu_8393_p2[25:13]}};

assign trunc_ln510_1_fu_8754_p1 = ap_phi_reg_pp0_iter25_g_5_reg_1480[9:0];

assign trunc_ln510_2_fu_8810_p1 = ap_phi_reg_pp0_iter25_g_8_reg_1513[9:0];

assign trunc_ln510_3_fu_8866_p1 = ap_phi_reg_pp0_iter25_g_11_reg_1546[9:0];

assign trunc_ln510_fu_8698_p1 = ap_phi_reg_pp0_iter25_g_1_reg_1447[9:0];

assign x_9_fu_2181_p2 = (ap_sig_allocacmp_x_8 + 17'd4);

assign xor_ln510_1_fu_8758_p2 = (tmp_107_fu_8730_p3 ^ 1'd1);

assign xor_ln510_2_fu_8814_p2 = (tmp_114_fu_8786_p3 ^ 1'd1);

assign xor_ln510_3_fu_8870_p2 = (tmp_121_fu_8842_p3 ^ 1'd1);

assign xor_ln510_fu_8702_p2 = (tmp_100_fu_8674_p3 ^ 1'd1);

assign zext_ln279_fu_2197_p1 = add_ln323_reg_9413;

assign zext_ln283_cast_fu_1967_p1 = zext_ln283;

assign zext_ln437_1_fu_8544_p1 = g_3_reg_1325_pp0_iter23_reg;

assign zext_ln437_2_fu_8607_p1 = g_6_reg_1203_pp0_iter23_reg;

assign zext_ln437_3_fu_8670_p1 = g_9_reg_1193_pp0_iter23_reg;

assign zext_ln437_fu_8481_p1 = g_reg_1335_pp0_iter23_reg;

assign zext_ln450_10_fu_3678_p1 = shl_ln450_2_fu_3670_p3;

assign zext_ln450_11_fu_3682_p1 = empty_207_reg_1243;

assign zext_ln450_12_fu_3686_p1 = empty_207_reg_1243;

assign zext_ln450_13_fu_3690_p1 = g_6_reg_1203;

assign zext_ln450_14_fu_3694_p1 = g_6_reg_1203;

assign zext_ln450_15_fu_4046_p1 = shl_ln450_3_fu_4038_p3;

assign zext_ln450_16_fu_4050_p1 = empty_205_reg_1233;

assign zext_ln450_17_fu_4054_p1 = empty_205_reg_1233;

assign zext_ln450_18_fu_4058_p1 = g_9_reg_1193;

assign zext_ln450_19_fu_4062_p1 = g_9_reg_1193;

assign zext_ln450_1_fu_2950_p1 = ap_phi_reg_pp0_iter4_empty_203_reg_1408;

assign zext_ln450_2_fu_2954_p1 = ap_phi_reg_pp0_iter4_empty_203_reg_1408;

assign zext_ln450_3_fu_2958_p1 = ap_phi_reg_pp0_iter4_g_reg_1335;

assign zext_ln450_4_fu_2962_p1 = ap_phi_reg_pp0_iter4_g_reg_1335;

assign zext_ln450_5_fu_3314_p1 = shl_ln450_1_fu_3306_p3;

assign zext_ln450_6_fu_3318_p1 = ap_phi_reg_pp0_iter4_empty_202_reg_1399;

assign zext_ln450_7_fu_3322_p1 = ap_phi_reg_pp0_iter4_empty_202_reg_1399;

assign zext_ln450_8_fu_3326_p1 = ap_phi_reg_pp0_iter4_g_3_reg_1325;

assign zext_ln450_9_fu_3330_p1 = ap_phi_reg_pp0_iter4_g_3_reg_1325;

assign zext_ln450_fu_2946_p1 = shl_ln_fu_2938_p3;

assign zext_ln451_10_fu_4094_p1 = ap_phi_reg_pp0_iter4_empty_202_reg_1399;

assign zext_ln451_11_fu_4104_p1 = add_ln451_1_fu_4098_p2;

assign zext_ln451_1_fu_2990_p1 = ap_phi_reg_pp0_iter4_empty_206_reg_1426;

assign zext_ln451_2_fu_3354_p1 = shl_ln451_1_fu_3346_p3;

assign zext_ln451_3_fu_3358_p1 = ap_phi_reg_pp0_iter4_empty_204_reg_1417;

assign zext_ln451_4_fu_3362_p1 = ap_phi_reg_pp0_iter4_empty_204_reg_1417;

assign zext_ln451_5_fu_3372_p1 = add_ln451_fu_3366_p2;

assign zext_ln451_6_fu_3718_p1 = shl_ln451_2_fu_3710_p3;

assign zext_ln451_7_fu_3722_p1 = ap_phi_reg_pp0_iter4_empty_203_reg_1408;

assign zext_ln451_8_fu_4086_p1 = shl_ln451_3_fu_4078_p3;

assign zext_ln451_9_fu_4090_p1 = ap_phi_reg_pp0_iter4_empty_202_reg_1399;

assign zext_ln451_fu_2986_p1 = shl_ln3_fu_2978_p3;

assign zext_ln452_10_fu_4126_p1 = ap_phi_reg_pp0_iter4_g_3_reg_1325;

assign zext_ln452_11_fu_4130_p1 = ap_phi_reg_pp0_iter4_g_3_reg_1325;

assign zext_ln452_1_fu_3018_p1 = ap_phi_reg_pp0_iter4_empty_195_reg_1354;

assign zext_ln452_2_fu_3022_p1 = ap_phi_reg_pp0_iter4_empty_195_reg_1354;

assign zext_ln452_3_fu_3390_p1 = shl_ln452_1_fu_3382_p3;

assign zext_ln452_4_fu_3394_p1 = ap_phi_reg_pp0_iter4_empty_194_reg_1345;

assign zext_ln452_5_fu_3398_p1 = ap_phi_reg_pp0_iter4_empty_194_reg_1345;

assign zext_ln452_6_fu_3746_p1 = shl_ln452_2_fu_3738_p3;

assign zext_ln452_7_fu_3750_p1 = ap_phi_reg_pp0_iter4_g_reg_1335;

assign zext_ln452_8_fu_3754_p1 = ap_phi_reg_pp0_iter4_g_reg_1335;

assign zext_ln452_9_fu_4122_p1 = shl_ln452_3_fu_4114_p3;

assign zext_ln452_fu_3014_p1 = shl_ln4_fu_3006_p3;

assign zext_ln453_1_fu_4678_p1 = shl_ln453_1_fu_4670_p3;

assign zext_ln453_2_fu_4682_p1 = add_ln453_reg_9994;

assign zext_ln453_3_fu_3778_p1 = shl_ln453_2_fu_3770_p3;

assign zext_ln453_4_fu_5254_p1 = shl_ln453_3_fu_5246_p3;

assign zext_ln453_5_fu_5258_p1 = add_ln453_1_reg_10154;

assign zext_ln453_fu_3046_p1 = shl_ln5_fu_3038_p3;

assign zext_ln454_1_fu_3074_p1 = ap_phi_reg_pp0_iter4_empty_186_reg_1280;

assign zext_ln454_2_fu_3428_p1 = shl_ln454_1_fu_3420_p3;

assign zext_ln454_3_fu_3432_p1 = ap_phi_reg_pp0_iter4_empty_184_reg_1271;

assign zext_ln454_4_fu_3436_p1 = ap_phi_reg_pp0_iter4_empty_184_reg_1271;

assign zext_ln454_5_fu_3802_p1 = shl_ln454_2_fu_3794_p3;

assign zext_ln454_6_fu_3806_p1 = ap_phi_reg_pp0_iter4_empty_183_reg_1262;

assign zext_ln454_7_fu_4160_p1 = shl_ln454_3_fu_4152_p3;

assign zext_ln454_8_fu_4164_p1 = ap_phi_reg_pp0_iter4_empty_182_reg_1253;

assign zext_ln454_9_fu_4168_p1 = ap_phi_reg_pp0_iter4_empty_182_reg_1253;

assign zext_ln454_fu_3070_p1 = shl_ln6_fu_3062_p3;

assign zext_ln455_10_fu_4192_p1 = shl_ln455_3_fu_4184_p3;

assign zext_ln455_11_fu_4196_p1 = empty_185_reg_1153;

assign zext_ln455_12_fu_4200_p1 = empty_185_reg_1153;

assign zext_ln455_13_fu_4210_p1 = add_ln455_1_fu_4204_p2;

assign zext_ln455_1_fu_3102_p1 = ap_phi_reg_pp0_iter4_empty_183_reg_1262;

assign zext_ln455_2_fu_3106_p1 = ap_phi_reg_pp0_iter4_empty_183_reg_1262;

assign zext_ln455_3_fu_3460_p1 = shl_ln455_1_fu_3452_p3;

assign zext_ln455_4_fu_3464_p1 = ap_phi_reg_pp0_iter4_empty_182_reg_1253;

assign zext_ln455_5_fu_3468_p1 = ap_phi_reg_pp0_iter4_empty_182_reg_1253;

assign zext_ln455_6_fu_3478_p1 = add_ln455_fu_3472_p2;

assign zext_ln455_7_fu_3830_p1 = shl_ln455_2_fu_3822_p3;

assign zext_ln455_8_fu_3834_p1 = empty_187_reg_1163;

assign zext_ln455_9_fu_3838_p1 = empty_187_reg_1163;

assign zext_ln455_fu_3098_p1 = shl_ln7_fu_3090_p3;

assign zext_ln456_1_fu_3496_p1 = shl_ln456_1_fu_3488_p3;

assign zext_ln456_2_fu_3862_p1 = shl_ln456_2_fu_3854_p3;

assign zext_ln456_3_fu_4228_p1 = shl_ln456_3_fu_4220_p3;

assign zext_ln456_fu_3130_p1 = shl_ln8_fu_3122_p3;

assign zext_ln457_1_fu_3158_p1 = empty_187_reg_1163;

assign zext_ln457_2_fu_3520_p1 = shl_ln457_1_fu_3512_p3;

assign zext_ln457_3_fu_3524_p1 = empty_185_reg_1153;

assign zext_ln457_4_fu_3528_p1 = empty_185_reg_1153;

assign zext_ln457_5_fu_3538_p1 = add_ln457_fu_3532_p2;

assign zext_ln457_6_fu_3886_p1 = shl_ln457_2_fu_3878_p3;

assign zext_ln457_7_fu_3890_p1 = bayerWindow_76_reg_1026;

assign zext_ln457_8_fu_4252_p1 = shl_ln457_3_fu_4244_p3;

assign zext_ln457_9_fu_4256_p1 = bayerWindow_77_reg_1015;

assign zext_ln457_fu_3154_p1 = shl_ln9_fu_3146_p3;

assign zext_ln458_10_fu_4284_p1 = bayerWindow_69_reg_1075;

assign zext_ln458_11_fu_4288_p1 = bayerWindow_69_reg_1075;

assign zext_ln458_1_fu_3186_p1 = g_6_reg_1203;

assign zext_ln458_2_fu_3190_p1 = g_6_reg_1203;

assign zext_ln458_3_fu_3556_p1 = shl_ln458_1_fu_3548_p3;

assign zext_ln458_4_fu_3560_p1 = g_9_reg_1193;

assign zext_ln458_5_fu_3564_p1 = g_9_reg_1193;

assign zext_ln458_6_fu_3914_p1 = shl_ln458_2_fu_3906_p3;

assign zext_ln458_7_fu_3918_p1 = bayerWindow_68_reg_1085;

assign zext_ln458_8_fu_3922_p1 = bayerWindow_68_reg_1085;

assign zext_ln458_9_fu_4280_p1 = shl_ln458_3_fu_4272_p3;

assign zext_ln458_fu_3182_p1 = shl_ln1_fu_3174_p3;

assign zext_ln459_1_fu_4699_p1 = shl_ln459_1_fu_4691_p3;

assign zext_ln459_2_fu_4703_p1 = add_ln459_reg_10024;

assign zext_ln459_3_fu_3946_p1 = shl_ln459_2_fu_3938_p3;

assign zext_ln459_4_fu_4312_p1 = shl_ln459_3_fu_4304_p3;

assign zext_ln459_fu_3214_p1 = shl_ln2_fu_3206_p3;

assign zext_ln460_1_fu_3242_p1 = empty_207_reg_1243;

assign zext_ln460_2_fu_3594_p1 = shl_ln460_1_fu_3586_p3;

assign zext_ln460_3_fu_3598_p1 = empty_205_reg_1233;

assign zext_ln460_4_fu_3602_p1 = empty_205_reg_1233;

assign zext_ln460_5_fu_3970_p1 = shl_ln460_2_fu_3962_p3;

assign zext_ln460_6_fu_3974_p1 = bayerWindow_60_reg_1143;

assign zext_ln460_7_fu_4336_p1 = shl_ln460_3_fu_4328_p3;

assign zext_ln460_8_fu_4340_p1 = bayerWindow_61_reg_1133;

assign zext_ln460_fu_3238_p1 = shl_ln10_fu_3230_p3;

assign zext_ln461_1_fu_3626_p1 = shl_ln461_1_fu_3618_p3;

assign zext_ln461_2_fu_3636_p1 = add_ln461_fu_3630_p2;

assign zext_ln461_3_fu_3998_p1 = shl_ln461_2_fu_3990_p3;

assign zext_ln461_4_fu_4364_p1 = shl_ln461_3_fu_4356_p3;

assign zext_ln461_fu_3266_p1 = shl_ln11_fu_3258_p3;

assign zext_ln476_10_fu_6510_p1 = tmp_42_cast_reg_11059;

assign zext_ln476_11_fu_6513_p1 = tmp_43_cast_reg_11064;

assign zext_ln476_12_fu_6854_p1 = tmp_44_cast_reg_11069_pp0_iter8_reg;

assign zext_ln476_13_fu_6857_p1 = tmp_45_cast_reg_11074_pp0_iter8_reg;

assign zext_ln476_14_fu_6860_p1 = add_ln476_6_reg_11259;

assign zext_ln476_15_fu_6558_p1 = tmp_62_cast_reg_11139;

assign zext_ln476_16_fu_6561_p1 = tmp_63_cast_reg_11144;

assign zext_ln476_17_fu_6978_p1 = tmp_64_cast_reg_11149_pp0_iter8_reg;

assign zext_ln476_18_fu_6981_p1 = tmp_65_cast_reg_11154_pp0_iter8_reg;

assign zext_ln476_19_fu_6984_p1 = add_ln476_9_reg_11279;

assign zext_ln476_1_fu_6417_p1 = tmp_2_cast_reg_10904;

assign zext_ln476_2_fu_6606_p1 = tmp_3_cast_reg_10909_pp0_iter8_reg;

assign zext_ln476_3_fu_6609_p1 = tmp_4_cast_reg_10914_pp0_iter8_reg;

assign zext_ln476_4_fu_6612_p1 = add_ln476_reg_11219;

assign zext_ln476_5_fu_6462_p1 = tmp_21_cast_reg_10979;

assign zext_ln476_6_fu_6465_p1 = tmp_22_cast_reg_10984;

assign zext_ln476_7_fu_6730_p1 = tmp_23_cast_reg_10989_pp0_iter8_reg;

assign zext_ln476_8_fu_6733_p1 = tmp_24_cast_reg_10994_pp0_iter8_reg;

assign zext_ln476_9_fu_6736_p1 = add_ln476_3_reg_11239;

assign zext_ln476_fu_6414_p1 = tmp_1_cast_reg_10899;

assign zext_ln477_10_fu_6522_p1 = tmp_46_cast_reg_11079;

assign zext_ln477_11_fu_6525_p1 = tmp_47_cast_reg_11084;

assign zext_ln477_12_fu_6885_p1 = tmp_48_cast_reg_11089_pp0_iter8_reg;

assign zext_ln477_13_fu_6888_p1 = tmp_49_cast_reg_11094_pp0_iter8_reg;

assign zext_ln477_14_fu_6891_p1 = add_ln477_6_reg_11264;

assign zext_ln477_15_fu_6570_p1 = tmp_66_cast_reg_11159;

assign zext_ln477_16_fu_6573_p1 = tmp_67_cast_reg_11164;

assign zext_ln477_17_fu_7009_p1 = tmp_68_cast_reg_11169_pp0_iter8_reg;

assign zext_ln477_18_fu_7012_p1 = tmp_69_cast_reg_11174_pp0_iter8_reg;

assign zext_ln477_19_fu_7015_p1 = add_ln477_9_reg_11284;

assign zext_ln477_1_fu_6429_p1 = tmp_6_cast_reg_10924;

assign zext_ln477_2_fu_6637_p1 = tmp_7_cast_reg_10929_pp0_iter8_reg;

assign zext_ln477_3_fu_6640_p1 = tmp_8_cast_reg_10934_pp0_iter8_reg;

assign zext_ln477_4_fu_6643_p1 = add_ln477_reg_11224;

assign zext_ln477_5_fu_6474_p1 = tmp_25_cast_reg_10999;

assign zext_ln477_6_fu_6477_p1 = tmp_26_cast_reg_11004;

assign zext_ln477_7_fu_6761_p1 = tmp_27_cast_reg_11009_pp0_iter8_reg;

assign zext_ln477_8_fu_6764_p1 = tmp_28_cast_reg_11014_pp0_iter8_reg;

assign zext_ln477_9_fu_6767_p1 = add_ln477_3_reg_11244;

assign zext_ln477_fu_6426_p1 = tmp_5_cast_reg_10919;

assign zext_ln478_10_fu_6534_p1 = tmp_50_cast_reg_11099;

assign zext_ln478_11_fu_6537_p1 = tmp_51_cast_reg_11104;

assign zext_ln478_12_fu_6916_p1 = tmp_52_cast_reg_11109_pp0_iter8_reg;

assign zext_ln478_13_fu_6919_p1 = tmp_53_cast_reg_11114_pp0_iter8_reg;

assign zext_ln478_14_fu_6922_p1 = add_ln478_6_reg_11269;

assign zext_ln478_15_fu_6582_p1 = tmp_70_cast_reg_11179;

assign zext_ln478_16_fu_6585_p1 = tmp_71_cast_reg_11184;

assign zext_ln478_17_fu_7040_p1 = tmp_72_cast_reg_11189_pp0_iter8_reg;

assign zext_ln478_18_fu_7043_p1 = tmp_73_cast_reg_11194_pp0_iter8_reg;

assign zext_ln478_19_fu_7046_p1 = add_ln478_9_reg_11289;

assign zext_ln478_1_fu_6441_p1 = tmp_10_cast_reg_10944;

assign zext_ln478_2_fu_6668_p1 = tmp_11_cast_reg_10949_pp0_iter8_reg;

assign zext_ln478_3_fu_6671_p1 = tmp_12_cast_reg_10954_pp0_iter8_reg;

assign zext_ln478_4_fu_6674_p1 = add_ln478_reg_11229;

assign zext_ln478_5_fu_6486_p1 = tmp_29_cast_reg_11019;

assign zext_ln478_6_fu_6489_p1 = tmp_30_cast_reg_11024;

assign zext_ln478_7_fu_6792_p1 = tmp_31_cast_reg_11029_pp0_iter8_reg;

assign zext_ln478_8_fu_6795_p1 = tmp_32_cast_reg_11034_pp0_iter8_reg;

assign zext_ln478_9_fu_6798_p1 = add_ln478_3_reg_11249;

assign zext_ln478_fu_6438_p1 = tmp_9_cast_reg_10939;

assign zext_ln479_10_fu_6546_p1 = tmp_54_cast_reg_11119;

assign zext_ln479_11_fu_6549_p1 = tmp_55_cast_reg_11124;

assign zext_ln479_12_fu_6947_p1 = tmp_56_cast_reg_11129_pp0_iter8_reg;

assign zext_ln479_13_fu_6950_p1 = tmp_57_cast_reg_11134_pp0_iter8_reg;

assign zext_ln479_14_fu_6953_p1 = add_ln479_6_reg_11274;

assign zext_ln479_15_fu_6594_p1 = tmp_74_cast_reg_11199;

assign zext_ln479_16_fu_6597_p1 = tmp_75_cast_reg_11204;

assign zext_ln479_17_fu_7071_p1 = tmp_76_cast_reg_11209_pp0_iter8_reg;

assign zext_ln479_18_fu_7074_p1 = tmp_77_cast_reg_11214_pp0_iter8_reg;

assign zext_ln479_19_fu_7077_p1 = add_ln479_9_reg_11294;

assign zext_ln479_1_fu_6453_p1 = tmp_14_cast_reg_10964;

assign zext_ln479_2_fu_6699_p1 = tmp_15_cast_reg_10969_pp0_iter8_reg;

assign zext_ln479_3_fu_6702_p1 = tmp_16_cast_reg_10974_pp0_iter8_reg;

assign zext_ln479_4_fu_6705_p1 = add_ln479_reg_11234;

assign zext_ln479_5_fu_6498_p1 = tmp_33_cast_reg_11039;

assign zext_ln479_6_fu_6501_p1 = tmp_35_cast_reg_11044;

assign zext_ln479_7_fu_6823_p1 = tmp_36_cast_reg_11049_pp0_iter8_reg;

assign zext_ln479_8_fu_6826_p1 = tmp_37_cast_reg_11054_pp0_iter8_reg;

assign zext_ln479_9_fu_6829_p1 = add_ln479_3_reg_11254;

assign zext_ln479_fu_6450_p1 = tmp_13_cast_reg_10959;

assign zext_ln483_1_fu_4618_p1 = tmp_18_cast_abs_r_fu_1572_ap_return;

assign zext_ln483_2_fu_4920_p1 = tmp_38_cast_abs_r_fu_1587_ap_return;

assign zext_ln483_3_fu_4928_p1 = tmp_39_cast_abs_r_fu_1592_ap_return;

assign zext_ln483_4_fu_5186_p1 = tmp_58_cast_abs_r_fu_1607_ap_return;

assign zext_ln483_5_fu_5194_p1 = tmp_59_cast_abs_r_fu_1612_ap_return;

assign zext_ln483_6_fu_5474_p1 = tmp_78_cast_abs_r_fu_1627_ap_return;

assign zext_ln483_7_fu_5482_p1 = tmp_79_cast_abs_r_fu_1632_ap_return;

assign zext_ln483_fu_4610_p1 = tmp_17_cast_abs_r_fu_1567_ap_return;

assign zext_ln484_1_fu_4650_p1 = tmp_20_cast_abs_r_fu_1582_ap_return;

assign zext_ln484_2_fu_4952_p1 = tmp_40_cast_abs_r_fu_1597_ap_return;

assign zext_ln484_3_fu_4960_p1 = tmp_41_cast_abs_r_fu_1602_ap_return;

assign zext_ln484_4_fu_5218_p1 = tmp_60_cast_abs_r_fu_1617_ap_return;

assign zext_ln484_5_fu_5226_p1 = tmp_61_cast_abs_r_fu_1622_ap_return;

assign zext_ln484_6_fu_5506_p1 = tmp_80_cast_abs_r_fu_1637_ap_return;

assign zext_ln484_7_fu_5514_p1 = tmp_81_cast_abs_r_fu_1642_ap_return;

assign zext_ln484_fu_4642_p1 = tmp_19_cast_abs_r_fu_1577_ap_return;

assign zext_ln488_10_fu_7674_p1 = w_11_reg_11617;

assign zext_ln488_11_fu_7677_p1 = w_12_reg_11623;

assign zext_ln488_1_fu_7714_p1 = w_1_reg_11581_pp0_iter13_reg;

assign zext_ln488_2_fu_7739_p1 = w_8_reg_11605_pp0_iter13_reg;

assign zext_ln488_3_fu_7764_p1 = w_13_reg_11629_pp0_iter13_reg;

assign zext_ln488_4_fu_7638_p1 = w_3_reg_11545;

assign zext_ln488_5_fu_7641_p1 = w_5_reg_11551;

assign zext_ln488_6_fu_7650_p1 = w_9_reg_11569;

assign zext_ln488_7_fu_7653_p1 = w_s_reg_11575;

assign zext_ln488_8_fu_7662_p1 = w_4_reg_11593;

assign zext_ln488_9_fu_7665_p1 = w_6_reg_11599;

assign zext_ln488_fu_7689_p1 = w_7_reg_11557_pp0_iter13_reg;

assign zext_ln493_10_fu_7454_p1 = var_quant_s_reg_11429;

assign zext_ln493_11_fu_7458_p1 = var_quant_10_reg_11434;

assign zext_ln493_12_fu_7462_p1 = var_quant_11_reg_11439;

assign zext_ln493_13_fu_7466_p1 = var_quant_12_reg_11444;

assign zext_ln493_14_fu_7470_p1 = var_quant_13_reg_11449;

assign zext_ln493_15_fu_7474_p1 = var_quant_14_reg_11454;

assign zext_ln493_1_fu_7418_p1 = var_quant_1_reg_11384;

assign zext_ln493_2_fu_7422_p1 = var_quant_2_reg_11389;

assign zext_ln493_3_fu_7426_p1 = var_quant_3_reg_11394;

assign zext_ln493_4_fu_7430_p1 = var_quant_4_reg_11399;

assign zext_ln493_5_fu_7434_p1 = var_quant_5_reg_11404;

assign zext_ln493_6_fu_7438_p1 = var_quant_6_reg_11409;

assign zext_ln493_7_fu_7442_p1 = var_quant_7_reg_11414;

assign zext_ln493_8_fu_7446_p1 = var_quant_8_reg_11419;

assign zext_ln493_9_fu_7450_p1 = var_quant_9_reg_11424;

assign zext_ln493_fu_7414_p1 = var_quant_reg_11379;

assign zext_ln494_1_fu_7711_p1 = w_52_reg_11563_pp0_iter13_reg;

assign zext_ln494_2_fu_7736_p1 = w_51_reg_11587_pp0_iter13_reg;

assign zext_ln494_3_fu_7761_p1 = w_50_reg_11611_pp0_iter13_reg;

assign zext_ln494_fu_7686_p1 = w_53_reg_11539_pp0_iter13_reg;

assign zext_ln495_1_fu_7726_p1 = add_ln495_4_fu_7720_p2;

assign zext_ln495_2_fu_7751_p1 = add_ln495_7_fu_7745_p2;

assign zext_ln495_3_fu_7776_p1 = add_ln495_10_fu_7770_p2;

assign zext_ln495_4_fu_7692_p1 = add_ln495_reg_11635;

assign zext_ln495_5_fu_7717_p1 = add_ln495_3_reg_11640;

assign zext_ln495_6_fu_7742_p1 = add_ln495_6_reg_11645;

assign zext_ln495_7_fu_7767_p1 = add_ln495_9_reg_11650;

assign zext_ln495_fu_7701_p1 = add_ln495_1_fu_7695_p2;

assign zext_ln497_1_fu_7790_p1 = sw_3_reg_11660;

assign zext_ln497_2_fu_7794_p1 = sw_5_reg_11665;

assign zext_ln497_3_fu_7798_p1 = sw_7_reg_11670;

assign zext_ln497_fu_7786_p1 = sw_1_reg_11655;

assign zext_ln504_14_fu_8548_p1 = g_6_reg_1203_pp0_iter23_reg;

assign zext_ln504_19_fu_8611_p1 = g_9_reg_1193_pp0_iter23_reg;

assign zext_ln504_20_fu_8325_p1 = $unsigned(sext_ln504_3_fu_8321_p1);

assign zext_ln504_21_fu_8446_p1 = $unsigned(sext_ln504_5_fu_8442_p1);

assign zext_ln504_22_fu_8354_p1 = $unsigned(sext_ln504_10_fu_8350_p1);

assign zext_ln504_23_fu_8509_p1 = $unsigned(sext_ln504_12_fu_8505_p1);

assign zext_ln504_24_fu_8383_p1 = $unsigned(sext_ln504_17_fu_8379_p1);

assign zext_ln504_25_fu_8572_p1 = $unsigned(sext_ln504_18_fu_8568_p1);

assign zext_ln504_26_fu_8412_p1 = $unsigned(sext_ln504_22_fu_8408_p1);

assign zext_ln504_27_fu_8635_p1 = $unsigned(sext_ln504_23_fu_8631_p1);

assign zext_ln504_4_fu_8422_p1 = g_reg_1335_pp0_iter23_reg;

assign zext_ln504_9_fu_8485_p1 = g_3_reg_1325_pp0_iter23_reg;

endmodule //system_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4
