INFO: [VRFC 10-163] Analyzing VHDL file "H:/Git/TDC/Project_27/Project_27.srcs/sim_1/new/EdgeDetector_FSM_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity EdgeDetector_FSM_tb
