Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74fdeed4e6b9403e855e13a14c649c92 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot uP16_top_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.uP16_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "uP16_top_tb_time_synth.sdf", for root module "uP16_top_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "uP16_top_tb_time_synth.sdf", for root module "uP16_top_tb/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB18E1(INITP_00=256'b010000000...
Compiling module xil_defaultlib.BRAM_SINGLE_MACRO_viv_
Compiling module xil_defaultlib.I_mem
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDSE_default
Compiling module xil_defaultlib.IF_stage
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.IF_ID_PR
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ID_stage
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.ID_EX_PR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_stage
Compiling module xil_defaultlib.EX_Mem_PR
Compiling module simprims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB18E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.BRAM_SINGLE_MACRO__parameterized...
Compiling module xil_defaultlib.D_mem
Compiling module xil_defaultlib.Mem_stage
Compiling module xil_defaultlib.Mem_WB_PR
Compiling module xil_defaultlib.uP16_top
Compiling module xil_defaultlib.uP16_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uP16_top_tb_time_synth
