Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/letrend/workspace/myoFpga/spi_system.qsys --block-symbol-file --output-directory=/home/letrend/workspace/myoFpga/spi_system --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading myoFpga/spi_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 15.1]
Progress: Parameterizing module clk_0
Progress: Adding delay_ctrl_0 [delay_ctrl 1.0]
Progress: Parameterizing module delay_ctrl_0
Progress: Adding hps_0 [altera_hps 15.1]
Progress: Parameterizing module hps_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/letrend/workspace/myoFpga/spi_system.qsys --synthesis=VERILOG --output-directory=/home/letrend/workspace/myoFpga/spi_system/synthesis --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading myoFpga/spi_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 15.1]
Progress: Parameterizing module clk_0
Progress: Adding delay_ctrl_0 [delay_ctrl 1.0]
Progress: Parameterizing module delay_ctrl_0
Progress: Adding hps_0 [altera_hps 15.1]
Progress: Parameterizing module hps_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: spi_system: Generating spi_system "spi_system" for QUARTUS_SYNTH
Info: spi_system: Done "spi_system" with 1 modules, 1 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
