# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:05 on May 09,2025
# vlog -reportprogress 300 ./dff.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 01:21:06 on May 09,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:06 on May 09,2025
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 01:21:06 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:06 on May 09,2025
# vlog -reportprogress 300 ./or_64bit.sv 
# -- Compiling module or_64bit
# 
# Top level modules:
# 	or_64bit
# End time: 01:21:06 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:06 on May 09,2025
# vlog -reportprogress 300 ./and_64bit.sv 
# -- Compiling module and_64bit
# 
# Top level modules:
# 	and_64bit
# End time: 01:21:06 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:06 on May 09,2025
# vlog -reportprogress 300 ./xor_64bit.sv 
# -- Compiling module xor_64bit
# 
# Top level modules:
# 	xor_64bit
# End time: 01:21:06 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:06 on May 09,2025
# vlog -reportprogress 300 ./not_64bit.sv 
# -- Compiling module not_64bit
# 
# Top level modules:
# 	not_64bit
# End time: 01:21:06 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:06 on May 09,2025
# vlog -reportprogress 300 ./adder_64bit.sv 
# -- Compiling module adder_64bit
# 
# Top level modules:
# 	adder_64bit
# End time: 01:21:06 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:06 on May 09,2025
# vlog -reportprogress 300 ./subtractor_64bit.sv 
# -- Compiling module subtractor_64bit
# 
# Top level modules:
# 	subtractor_64bit
# End time: 01:21:06 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:06 on May 09,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 01:21:06 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:06 on May 09,2025
# vlog -reportprogress 300 ./decoder_3to8.sv 
# -- Compiling module decoder_3to8
# 
# Top level modules:
# 	decoder_3to8
# End time: 01:21:06 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:06 on May 09,2025
# vlog -reportprogress 300 ./decoder_5to32.sv 
# -- Compiling module decoder_5to32
# 
# Top level modules:
# 	decoder_5to32
# End time: 01:21:06 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:06 on May 09,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 01:21:07 on May 09,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:07 on May 09,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 01:21:07 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:07 on May 09,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 01:21:07 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:07 on May 09,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 01:21:07 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:07 on May 09,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 01:21:07 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:07 on May 09,2025
# vlog -reportprogress 300 ./mux2_1_64bit.sv 
# -- Compiling module mux2_1_64bit
# 
# Top level modules:
# 	mux2_1_64bit
# End time: 01:21:07 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:07 on May 09,2025
# vlog -reportprogress 300 ./mux32_64bit.sv 
# -- Compiling module mux32_64bit
# 
# Top level modules:
# 	mux32_64bit
# End time: 01:21:07 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:07 on May 09,2025
# vlog -reportprogress 300 ./register_64bit.sv 
# -- Compiling module register_64bit
# 
# Top level modules:
# 	register_64bit
# End time: 01:21:07 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:07 on May 09,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 01:21:07 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:07 on May 09,2025
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 01:21:07 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:07 on May 09,2025
# vlog -reportprogress 300 ./immediate_gen.sv 
# -- Compiling module buf1
# -- Compiling module immediate_gen
# 
# Top level modules:
# 	immediate_gen
# End time: 01:21:07 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:07 on May 09,2025
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 01:21:07 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:07 on May 09,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 01:21:08 on May 09,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:08 on May 09,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 01:21:08 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:08 on May 09,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_tb
# 
# Top level modules:
# 	cpu_tb
# End time: 01:21:08 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_tb 
# Start time: 01:21:08 on May 09,2025
# Loading sv_std.std
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.pc
# Loading work.instructmem
# Loading work.control_unit
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.mux32_64bit
# Loading work.immediate_gen
# Loading work.buf1
# Loading work.mux2_1_64bit
# Loading work.alu
# Loading work.decoder_3to8
# Loading work.adder_64bit
# Loading work.adder
# Loading work.subtractor_64bit
# Loading work.not_64bit
# Loading work.and_64bit
# Loading work.or_64bit
# Loading work.xor_64bit
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1
# Loading work.register_64bit
# ** Warning: (vsim-3839) ./regfile.sv(36): Variable '/cpu_tb/DUT/regs/reg_out[31]', driven via a port connection, is multiply driven. See ./regfile.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/regs File: ./regfile.sv
# ** Warning: Design size of 8493 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ankith  Hostname: DESKTOP-5EU9M1H  ProcessID: 5244
#           Attempting to use alternate WLF file "./wlft7z7e2k".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7z7e2k
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test01_AddiB.arm
# ** Error: Assertion error.
#    Time: 50 ns  Scope: cpu_tb.DUT.imem File: ./instructmem.sv Line: 32
# ** Error: Assertion error.
#    Time: 50 ns  Scope: cpu_tb.DUT.imem File: ./instructmem.sv Line: 33
# ** Note: $stop    : ./cpu.sv(116)
#    Time: 20050 ns  Iteration: 1  Instance: /cpu_tb
# Break in Module cpu_tb at ./cpu.sv line 116
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:35:16 on May 09,2025
# vlog -reportprogress 300 ./dff.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 01:35:16 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:35:16 on May 09,2025
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 01:35:16 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:35:16 on May 09,2025
# vlog -reportprogress 300 ./or_64bit.sv 
# -- Compiling module or_64bit
# 
# Top level modules:
# 	or_64bit
# End time: 01:35:16 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:35:16 on May 09,2025
# vlog -reportprogress 300 ./and_64bit.sv 
# -- Compiling module and_64bit
# 
# Top level modules:
# 	and_64bit
# End time: 01:35:17 on May 09,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:35:17 on May 09,2025
# vlog -reportprogress 300 ./xor_64bit.sv 
# -- Compiling module xor_64bit
# 
# Top level modules:
# 	xor_64bit
# End time: 01:35:17 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:35:17 on May 09,2025
# vlog -reportprogress 300 ./not_64bit.sv 
# -- Compiling module not_64bit
# 
# Top level modules:
# 	not_64bit
# End time: 01:35:17 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:35:17 on May 09,2025
# vlog -reportprogress 300 ./adder_64bit.sv 
# -- Compiling module adder_64bit
# 
# Top level modules:
# 	adder_64bit
# End time: 01:35:17 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:35:17 on May 09,2025
# vlog -reportprogress 300 ./subtractor_64bit.sv 
# -- Compiling module subtractor_64bit
# 
# Top level modules:
# 	subtractor_64bit
# End time: 01:35:17 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:35:17 on May 09,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 01:35:17 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:35:17 on May 09,2025
# vlog -reportprogress 300 ./decoder_3to8.sv 
# -- Compiling module decoder_3to8
# 
# Top level modules:
# 	decoder_3to8
# End time: 01:35:17 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:35:17 on May 09,2025
# vlog -reportprogress 300 ./decoder_5to32.sv 
# -- Compiling module decoder_5to32
# 
# Top level modules:
# 	decoder_5to32
# End time: 01:35:17 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:35:17 on May 09,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 01:35:17 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:35:17 on May 09,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 01:35:17 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:35:17 on May 09,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 01:35:17 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:35:17 on May 09,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 01:35:17 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:35:17 on May 09,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 01:35:17 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:35:18 on May 09,2025
# vlog -reportprogress 300 ./mux2_1_64bit.sv 
# -- Compiling module mux2_1_64bit
# 
# Top level modules:
# 	mux2_1_64bit
# End time: 01:35:18 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:35:18 on May 09,2025
# vlog -reportprogress 300 ./mux32_64bit.sv 
# -- Compiling module mux32_64bit
# 
# Top level modules:
# 	mux32_64bit
# End time: 01:35:18 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:35:18 on May 09,2025
# vlog -reportprogress 300 ./register_64bit.sv 
# -- Compiling module register_64bit
# 
# Top level modules:
# 	register_64bit
# End time: 01:35:18 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:35:18 on May 09,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 01:35:18 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:35:18 on May 09,2025
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 01:35:18 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:35:18 on May 09,2025
# vlog -reportprogress 300 ./immediate_gen.sv 
# -- Compiling module buf1
# -- Compiling module immediate_gen
# 
# Top level modules:
# 	immediate_gen
# End time: 01:35:18 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:35:18 on May 09,2025
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 01:35:18 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:35:18 on May 09,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 01:35:18 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:35:18 on May 09,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 01:35:18 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:35:18 on May 09,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_tb
# 
# Top level modules:
# 	cpu_tb
# End time: 01:35:18 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:35:24 on May 09,2025, Elapsed time: 0:14:16
# Errors: 2, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_tb 
# Start time: 01:35:24 on May 09,2025
# Loading sv_std.std
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.pc
# Loading work.instructmem
# Loading work.control_unit
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.mux32_64bit
# Loading work.immediate_gen
# Loading work.buf1
# Loading work.mux2_1_64bit
# Loading work.alu
# Loading work.decoder_3to8
# Loading work.adder_64bit
# Loading work.adder
# Loading work.subtractor_64bit
# Loading work.not_64bit
# Loading work.and_64bit
# Loading work.or_64bit
# Loading work.xor_64bit
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1
# Loading work.register_64bit
# ** Warning: (vsim-3839) ./regfile.sv(23): Variable '/cpu_tb/DUT/regs/write_enable[31]', driven via a port connection, is multiply driven. See ./regfile.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/regs File: ./regfile.sv
# ** Warning: Design size of 8493 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ankith  Hostname: DESKTOP-5EU9M1H  ProcessID: 5244
#           Attempting to use alternate WLF file "./wlft04ty5h".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft04ty5h
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test01_AddiB.arm
# ** Error: Assertion error.
#    Time: 50 ns  Scope: cpu_tb.DUT.imem File: ./instructmem.sv Line: 32
# ** Error: Assertion error.
#    Time: 50 ns  Scope: cpu_tb.DUT.imem File: ./instructmem.sv Line: 33
# ** Note: $stop    : ./cpu.sv(116)
#    Time: 20050 ns  Iteration: 1  Instance: /cpu_tb
# Break in Module cpu_tb at ./cpu.sv line 116
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:49 on May 09,2025
# vlog -reportprogress 300 ./dff.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 01:36:49 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:49 on May 09,2025
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 01:36:49 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:49 on May 09,2025
# vlog -reportprogress 300 ./or_64bit.sv 
# -- Compiling module or_64bit
# 
# Top level modules:
# 	or_64bit
# End time: 01:36:49 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:49 on May 09,2025
# vlog -reportprogress 300 ./and_64bit.sv 
# -- Compiling module and_64bit
# 
# Top level modules:
# 	and_64bit
# End time: 01:36:49 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:49 on May 09,2025
# vlog -reportprogress 300 ./xor_64bit.sv 
# -- Compiling module xor_64bit
# 
# Top level modules:
# 	xor_64bit
# End time: 01:36:50 on May 09,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:50 on May 09,2025
# vlog -reportprogress 300 ./not_64bit.sv 
# -- Compiling module not_64bit
# 
# Top level modules:
# 	not_64bit
# End time: 01:36:50 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:50 on May 09,2025
# vlog -reportprogress 300 ./adder_64bit.sv 
# -- Compiling module adder_64bit
# 
# Top level modules:
# 	adder_64bit
# End time: 01:36:50 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:50 on May 09,2025
# vlog -reportprogress 300 ./subtractor_64bit.sv 
# -- Compiling module subtractor_64bit
# 
# Top level modules:
# 	subtractor_64bit
# End time: 01:36:50 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:50 on May 09,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 01:36:50 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:50 on May 09,2025
# vlog -reportprogress 300 ./decoder_3to8.sv 
# -- Compiling module decoder_3to8
# 
# Top level modules:
# 	decoder_3to8
# End time: 01:36:50 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:50 on May 09,2025
# vlog -reportprogress 300 ./decoder_5to32.sv 
# -- Compiling module decoder_5to32
# 
# Top level modules:
# 	decoder_5to32
# End time: 01:36:50 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:50 on May 09,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 01:36:50 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:50 on May 09,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 01:36:50 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:50 on May 09,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 01:36:50 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:50 on May 09,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 01:36:50 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:50 on May 09,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 01:36:50 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:51 on May 09,2025
# vlog -reportprogress 300 ./mux2_1_64bit.sv 
# -- Compiling module mux2_1_64bit
# 
# Top level modules:
# 	mux2_1_64bit
# End time: 01:36:51 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:51 on May 09,2025
# vlog -reportprogress 300 ./mux32_64bit.sv 
# -- Compiling module mux32_64bit
# 
# Top level modules:
# 	mux32_64bit
# End time: 01:36:51 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:51 on May 09,2025
# vlog -reportprogress 300 ./register_64bit.sv 
# -- Compiling module register_64bit
# 
# Top level modules:
# 	register_64bit
# End time: 01:36:51 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:51 on May 09,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 01:36:51 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:51 on May 09,2025
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 01:36:51 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:51 on May 09,2025
# vlog -reportprogress 300 ./immediate_gen.sv 
# -- Compiling module buf1
# -- Compiling module immediate_gen
# 
# Top level modules:
# 	immediate_gen
# End time: 01:36:51 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:51 on May 09,2025
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 01:36:51 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:51 on May 09,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 01:36:51 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:51 on May 09,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 01:36:51 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:36:51 on May 09,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_tb
# 
# Top level modules:
# 	cpu_tb
# End time: 01:36:51 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:36:57 on May 09,2025, Elapsed time: 0:01:33
# Errors: 2, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_tb 
# Start time: 01:36:57 on May 09,2025
# Loading sv_std.std
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.pc
# Loading work.instructmem
# Loading work.control_unit
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.mux32_64bit
# Loading work.immediate_gen
# Loading work.buf1
# Loading work.mux2_1_64bit
# Loading work.alu
# Loading work.decoder_3to8
# Loading work.adder_64bit
# Loading work.adder
# Loading work.subtractor_64bit
# Loading work.not_64bit
# Loading work.and_64bit
# Loading work.or_64bit
# Loading work.xor_64bit
# Loading work.datamem
# Loading work.D_FF
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1
# Loading work.register_64bit
# ** Warning: Design size of 8493 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ankith  Hostname: DESKTOP-5EU9M1H  ProcessID: 5244
#           Attempting to use alternate WLF file "./wlfts3f5hi".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfts3f5hi
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test01_AddiB.arm
# ** Error: Assertion error.
#    Time: 50 ns  Scope: cpu_tb.DUT.imem File: ./instructmem.sv Line: 32
# ** Error: Assertion error.
#    Time: 50 ns  Scope: cpu_tb.DUT.imem File: ./instructmem.sv Line: 33
# ** Note: $stop    : ./cpu.sv(116)
#    Time: 20050 ns  Iteration: 1  Instance: /cpu_tb
# Break in Module cpu_tb at ./cpu.sv line 116
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:46 on May 09,2025
# vlog -reportprogress 300 ./dff.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 20:50:46 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:46 on May 09,2025
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 20:50:46 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:46 on May 09,2025
# vlog -reportprogress 300 ./or_64bit.sv 
# -- Compiling module or_64bit
# 
# Top level modules:
# 	or_64bit
# End time: 20:50:46 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:46 on May 09,2025
# vlog -reportprogress 300 ./and_64bit.sv 
# -- Compiling module and_64bit
# 
# Top level modules:
# 	and_64bit
# End time: 20:50:46 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:46 on May 09,2025
# vlog -reportprogress 300 ./xor_64bit.sv 
# -- Compiling module xor_64bit
# 
# Top level modules:
# 	xor_64bit
# End time: 20:50:46 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:47 on May 09,2025
# vlog -reportprogress 300 ./not_64bit.sv 
# -- Compiling module not_64bit
# 
# Top level modules:
# 	not_64bit
# End time: 20:50:47 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:47 on May 09,2025
# vlog -reportprogress 300 ./adder_64bit.sv 
# -- Compiling module adder_64bit
# 
# Top level modules:
# 	adder_64bit
# End time: 20:50:47 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:47 on May 09,2025
# vlog -reportprogress 300 ./subtractor_64bit.sv 
# -- Compiling module subtractor_64bit
# 
# Top level modules:
# 	subtractor_64bit
# End time: 20:50:47 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:47 on May 09,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:50:47 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:47 on May 09,2025
# vlog -reportprogress 300 ./decoder_3to8.sv 
# -- Compiling module decoder_3to8
# 
# Top level modules:
# 	decoder_3to8
# End time: 20:50:47 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:47 on May 09,2025
# vlog -reportprogress 300 ./decoder_5to32.sv 
# -- Compiling module decoder_5to32
# 
# Top level modules:
# 	decoder_5to32
# End time: 20:50:47 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:47 on May 09,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 20:50:47 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:47 on May 09,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 20:50:47 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:47 on May 09,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 20:50:47 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:47 on May 09,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 20:50:47 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:47 on May 09,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 20:50:47 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:47 on May 09,2025
# vlog -reportprogress 300 ./mux2_1_64bit.sv 
# -- Compiling module mux2_1_64bit
# 
# Top level modules:
# 	mux2_1_64bit
# End time: 20:50:47 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:47 on May 09,2025
# vlog -reportprogress 300 ./mux32_64bit.sv 
# -- Compiling module mux32_64bit
# 
# Top level modules:
# 	mux32_64bit
# End time: 20:50:47 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:47 on May 09,2025
# vlog -reportprogress 300 ./register_64bit.sv 
# -- Compiling module register_64bit
# 
# Top level modules:
# 	register_64bit
# End time: 20:50:47 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:47 on May 09,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 20:50:47 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:47 on May 09,2025
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 20:50:47 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:47 on May 09,2025
# vlog -reportprogress 300 ./immediate_gen.sv 
# ** Error: (vlog-7) Failed to open design unit file "./immediate_gen.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 20:50:48 on May 09,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 28
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./immediate_gen.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:17 on May 09,2025
# vlog -reportprogress 300 ./dff.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 20:52:17 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:17 on May 09,2025
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 20:52:17 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:17 on May 09,2025
# vlog -reportprogress 300 ./or_64bit.sv 
# -- Compiling module or_64bit
# 
# Top level modules:
# 	or_64bit
# End time: 20:52:17 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:17 on May 09,2025
# vlog -reportprogress 300 ./and_64bit.sv 
# -- Compiling module and_64bit
# 
# Top level modules:
# 	and_64bit
# End time: 20:52:17 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:17 on May 09,2025
# vlog -reportprogress 300 ./xor_64bit.sv 
# -- Compiling module xor_64bit
# 
# Top level modules:
# 	xor_64bit
# End time: 20:52:17 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:17 on May 09,2025
# vlog -reportprogress 300 ./not_64bit.sv 
# -- Compiling module not_64bit
# 
# Top level modules:
# 	not_64bit
# End time: 20:52:17 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:17 on May 09,2025
# vlog -reportprogress 300 ./adder_64bit.sv 
# -- Compiling module adder_64bit
# 
# Top level modules:
# 	adder_64bit
# End time: 20:52:17 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:17 on May 09,2025
# vlog -reportprogress 300 ./subtractor_64bit.sv 
# -- Compiling module subtractor_64bit
# 
# Top level modules:
# 	subtractor_64bit
# End time: 20:52:17 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:17 on May 09,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:52:17 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:17 on May 09,2025
# vlog -reportprogress 300 ./decoder_3to8.sv 
# -- Compiling module decoder_3to8
# 
# Top level modules:
# 	decoder_3to8
# End time: 20:52:18 on May 09,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:18 on May 09,2025
# vlog -reportprogress 300 ./decoder_5to32.sv 
# -- Compiling module decoder_5to32
# 
# Top level modules:
# 	decoder_5to32
# End time: 20:52:18 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:18 on May 09,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 20:52:18 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:18 on May 09,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 20:52:18 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:18 on May 09,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 20:52:18 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:18 on May 09,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 20:52:18 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:18 on May 09,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 20:52:18 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:18 on May 09,2025
# vlog -reportprogress 300 ./mux2_1_64bit.sv 
# -- Compiling module mux2_1_64bit
# 
# Top level modules:
# 	mux2_1_64bit
# End time: 20:52:18 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:18 on May 09,2025
# vlog -reportprogress 300 ./mux2_1_5bit.sv 
# -- Compiling module mux2_1_5bit
# 
# Top level modules:
# 	mux2_1_5bit
# End time: 20:52:18 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:18 on May 09,2025
# vlog -reportprogress 300 ./mux4_1_64bit.sv 
# -- Compiling module mux4_1_64bit
# 
# Top level modules:
# 	mux4_1_64bit
# End time: 20:52:18 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:18 on May 09,2025
# vlog -reportprogress 300 ./mux32_64bit.sv 
# -- Compiling module mux32_64bit
# 
# Top level modules:
# 	mux32_64bit
# End time: 20:52:18 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:18 on May 09,2025
# vlog -reportprogress 300 ./register_64bit.sv 
# -- Compiling module register_64bit
# 
# Top level modules:
# 	register_64bit
# End time: 20:52:18 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:18 on May 09,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 20:52:18 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:18 on May 09,2025
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 20:52:18 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:18 on May 09,2025
# vlog -reportprogress 300 ./sign_extenders.sv 
# -- Compiling module buf1
# -- Compiling module sign_extender_itype
# -- Compiling module sign_extender_dtype
# -- Compiling module sign_extender_btype
# -- Compiling module sign_extender_cbtype
# 
# Top level modules:
# 	sign_extender_itype
# 	sign_extender_dtype
# 	sign_extender_btype
# 	sign_extender_cbtype
# End time: 20:52:18 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:18 on May 09,2025
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 20:52:18 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:18 on May 09,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:52:18 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:18 on May 09,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:52:19 on May 09,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:19 on May 09,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_tb
# 
# Top level modules:
# 	cpu_tb
# End time: 20:52:19 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:52:24 on May 09,2025, Elapsed time: 19:15:27
# Errors: 6, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_tb 
# Start time: 20:52:24 on May 09,2025
# Loading sv_std.std
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.pc
# Loading work.instructmem
# Loading work.control_unit
# Loading work.mux2_1_5bit
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.mux32_64bit
# Loading work.sign_extender_itype
# Loading work.sign_extender_dtype
# Loading work.sign_extender_btype
# Loading work.sign_extender_cbtype
# Loading work.mux4_1_64bit
# Loading work.mux2_1_64bit
# Loading work.alu
# Loading work.decoder_3to8
# Loading work.adder_64bit
# Loading work.adder
# Loading work.subtractor_64bit
# Loading work.not_64bit
# Loading work.and_64bit
# Loading work.or_64bit
# Loading work.xor_64bit
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.register_64bit
# Loading work.buf1
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[0]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[0]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[0]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[0]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[1]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[1]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[1]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[1]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[2]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[2]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[2]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[2]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[3]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[3]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[3]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[3]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[4]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[4]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[4]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[4]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[5]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[5]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[5]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[5]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[6]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[6]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[6]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[6]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[7]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[7]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[7]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[7]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[8]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[8]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[8]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[8]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[9]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[9]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[9]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[9]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[10]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[10]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[10]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[10]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[11]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[11]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[11]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[11]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[12]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[12]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[12]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[12]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[13]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[13]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[13]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[13]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[14]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[14]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[14]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[14]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[15]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[15]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[15]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[15]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[16]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[16]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[16]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[16]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[17]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[17]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[17]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[17]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[18]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[18]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[18]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[18]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[19]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[19]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[19]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[19]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[20]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[20]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[20]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[20]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[21]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[21]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[21]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[21]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[22]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[22]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[22]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[22]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[23]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[23]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[23]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[23]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[24]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[24]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[24]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[24]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[25]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[25]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[25]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[25]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[26]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[26]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[26]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[26]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[27]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[27]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[27]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[27]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[28]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[28]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[28]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[28]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[29]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[29]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[29]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[29]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[30]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[30]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[30]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[30]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[31]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[31]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[31]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[31]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[32]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[32]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[32]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[32]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[33]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[33]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[33]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[33]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[34]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[34]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[34]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[34]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[35]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[35]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[35]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[35]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[36]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[36]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[36]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[36]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[37]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[37]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[37]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[37]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[38]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[38]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[38]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[38]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[39]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[39]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[39]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[39]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[40]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[40]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[40]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[40]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[41]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[41]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[41]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[41]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[42]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[42]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[42]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[42]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[43]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[43]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[43]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[43]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[44]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[44]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[44]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[44]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[45]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[45]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[45]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[45]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[46]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[46]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[46]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[46]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[47]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[47]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[47]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[47]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[48]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[48]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[48]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[48]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[49]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[49]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[49]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[49]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[50]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[50]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[50]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[50]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[51]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[51]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[51]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[51]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[52]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[52]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[52]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[52]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[53]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[53]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[53]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[53]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[54]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[54]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[54]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[54]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[55]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[55]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[55]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[55]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[56]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[56]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[56]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[56]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[57]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[57]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[57]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[57]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[58]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[58]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[58]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[58]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[59]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[59]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[59]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[59]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[60]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[60]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[60]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[60]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[61]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[61]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[61]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[61]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[62]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[62]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[62]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[62]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in0' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[63]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in1' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[63]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in2' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[63]/bitmux File: ./mux4_1.sv
# ** Error: (vsim-3063) ./mux4_1_64bit.sv(12): Port 'in3' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/imm_mux/bit_mux[63]/bitmux File: ./mux4_1.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 39
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:18 on May 09,2025
# vlog -reportprogress 300 ./dff.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 20:53:18 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:18 on May 09,2025
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 20:53:18 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:18 on May 09,2025
# vlog -reportprogress 300 ./or_64bit.sv 
# -- Compiling module or_64bit
# 
# Top level modules:
# 	or_64bit
# End time: 20:53:18 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:18 on May 09,2025
# vlog -reportprogress 300 ./and_64bit.sv 
# -- Compiling module and_64bit
# 
# Top level modules:
# 	and_64bit
# End time: 20:53:18 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:18 on May 09,2025
# vlog -reportprogress 300 ./xor_64bit.sv 
# -- Compiling module xor_64bit
# 
# Top level modules:
# 	xor_64bit
# End time: 20:53:18 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:18 on May 09,2025
# vlog -reportprogress 300 ./not_64bit.sv 
# -- Compiling module not_64bit
# 
# Top level modules:
# 	not_64bit
# End time: 20:53:18 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:18 on May 09,2025
# vlog -reportprogress 300 ./adder_64bit.sv 
# -- Compiling module adder_64bit
# 
# Top level modules:
# 	adder_64bit
# End time: 20:53:18 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:18 on May 09,2025
# vlog -reportprogress 300 ./subtractor_64bit.sv 
# -- Compiling module subtractor_64bit
# 
# Top level modules:
# 	subtractor_64bit
# End time: 20:53:18 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:18 on May 09,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:53:19 on May 09,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:19 on May 09,2025
# vlog -reportprogress 300 ./decoder_3to8.sv 
# -- Compiling module decoder_3to8
# 
# Top level modules:
# 	decoder_3to8
# End time: 20:53:19 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:19 on May 09,2025
# vlog -reportprogress 300 ./decoder_5to32.sv 
# -- Compiling module decoder_5to32
# 
# Top level modules:
# 	decoder_5to32
# End time: 20:53:19 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:19 on May 09,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 20:53:19 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:19 on May 09,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 20:53:19 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:19 on May 09,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 20:53:19 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:19 on May 09,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 20:53:19 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:19 on May 09,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 20:53:19 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:19 on May 09,2025
# vlog -reportprogress 300 ./mux2_1_64bit.sv 
# -- Compiling module mux2_1_64bit
# 
# Top level modules:
# 	mux2_1_64bit
# End time: 20:53:19 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:19 on May 09,2025
# vlog -reportprogress 300 ./mux2_1_5bit.sv 
# -- Compiling module mux2_1_5bit
# 
# Top level modules:
# 	mux2_1_5bit
# End time: 20:53:19 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:19 on May 09,2025
# vlog -reportprogress 300 ./mux4_1_64bit.sv 
# -- Compiling module mux4_1_64bit
# 
# Top level modules:
# 	mux4_1_64bit
# End time: 20:53:19 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:19 on May 09,2025
# vlog -reportprogress 300 ./mux32_64bit.sv 
# -- Compiling module mux32_64bit
# 
# Top level modules:
# 	mux32_64bit
# End time: 20:53:19 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:19 on May 09,2025
# vlog -reportprogress 300 ./register_64bit.sv 
# -- Compiling module register_64bit
# 
# Top level modules:
# 	register_64bit
# End time: 20:53:19 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:19 on May 09,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 20:53:19 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:19 on May 09,2025
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 20:53:19 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:19 on May 09,2025
# vlog -reportprogress 300 ./sign_extenders.sv 
# -- Compiling module buf1
# -- Compiling module sign_extender_itype
# -- Compiling module sign_extender_dtype
# -- Compiling module sign_extender_btype
# -- Compiling module sign_extender_cbtype
# 
# Top level modules:
# 	sign_extender_itype
# 	sign_extender_dtype
# 	sign_extender_btype
# 	sign_extender_cbtype
# End time: 20:53:19 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:19 on May 09,2025
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 20:53:19 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:19 on May 09,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:53:19 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:19 on May 09,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:53:20 on May 09,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:20 on May 09,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_tb
# 
# Top level modules:
# 	cpu_tb
# End time: 20:53:20 on May 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_tb 
# Start time: 20:52:24 on May 09,2025
# Loading sv_std.std
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.pc
# Loading work.instructmem
# Loading work.control_unit
# Loading work.mux2_1_5bit
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.mux32_64bit
# Loading work.sign_extender_itype
# Loading work.sign_extender_dtype
# Loading work.sign_extender_btype
# Loading work.sign_extender_cbtype
# Loading work.mux4_1_64bit
# Loading work.mux2_1_64bit
# Loading work.alu
# Loading work.decoder_3to8
# Loading work.adder_64bit
# Loading work.adder
# Loading work.subtractor_64bit
# Loading work.not_64bit
# Loading work.and_64bit
# Loading work.or_64bit
# Loading work.xor_64bit
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.register_64bit
# Loading work.buf1
# ** Warning: Design size of 8808 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ankith  Hostname: DESKTOP-5EU9M1H  ProcessID: 5244
#           Attempting to use alternate WLF file "./wlftiimjbf".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftiimjbf
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test01_AddiB.arm
# ** Error: Assertion error.
#    Time: 50 ns  Scope: cpu_tb.DUT.imem File: ./instructmem.sv Line: 32
# ** Error: Assertion error.
#    Time: 50 ns  Scope: cpu_tb.DUT.imem File: ./instructmem.sv Line: 33
# ** Note: $stop    : ./cpu.sv(148)
#    Time: 20050 ns  Iteration: 1  Instance: /cpu_tb
# Break in Module cpu_tb at ./cpu.sv line 148
