------------------------------------------------------------------------------
--  File: mux_tb.vhd
------------------------------------------------------------------------------
--Multiplexor testbench
library IEEE;
use IEEE.std_logic_1164.all;

--Testbench entity is always empty
entity MuxTestBench is
end MuxTestbench;

architecture Bench of MuxTestBench is

  --Component declaration for MUX
 component Mux is
  port ( D0, D1, D2, D3     : in STD_LOGIC_VECTOR (5 downto 0);        
         CONT_SIG : in STD_LOGIC_VECTOR (1 downto 0);
         OUT_SIG_BEH  : out STD_LOGIC_VECTOR (5 downto 0);
         OUT_SIG_FLOW  : out STD_LOGIC_VECTOR (5 downto 0);
         OUT_SIG_STRUCT  : out STD_LOGIC_VECTOR (5 downto 0));
  end component;

  --Local signal declarations
  signal D0TB, D1TB, D2TB, D3TB : STD_LOGIC_VECTOR (5 downto 0);
  signal ContSigTB : STD_LOGIC_VECTOR (1 downto 0);
  signal OutSigBehTB, OutSigFlowTB, OutSigStruct  : STD_LOGIC_VECTOR (5 downto 0);
   
begin

--Component instantiation of MUX
Mux_comp: MUX port map (D0 => D0TB, 
                        D1 => D1TB, 
                        D2 => D2TB, 
                        D3 => D3TB, 
                        CONT_SIG => ContSigTB, 
                        OUT_SIG_BEH => OutSigBehTB, 
                        OUT_SIG_FLOW => OutSigFlowTB, 
                        OUT_SIG_STRUCT => OutSigStruct );
 
--Stimulus process
Stimulus: process
   begin
      AInTB <= '0'; 
      BInTB <= '1';
      ContSigTB <= '0';
      wait for 10 ns;
	  assert OutSigBehTB = BInTB report "OutSigBehTB /= BInTB" severity note; --The assert statement tests the boolean condition. If this is false, it outputs a message containing the report string to the simulator screen.
	  
      ContSigTB <= '1';
      wait for 10 ns;

      AInTB  <= '1'; 
      BInTB  <= '0';
      ContSigTB  <= '0';
      wait for 10 ns;
      
      ContSigTB <= '1';
      wait for 10 ns;

      wait;  --Suspend
   end process Stimulus;

end Bench;
