#-----------------------------------------------------------
# Vivado v2013.3 (64-bit)
# SW Build 329390 on Wed Oct 16 18:26:55 MDT 2013
# IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
# Start of session at: Tue May 20 17:45:10 2014
# Process ID: 23897
# Log file: /home/vladimir/Z/zedboard/final_dma/vivado.log
# Journal file: /home/vladimir/Z/zedboard/final_dma/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

INFO: [Common 17-78] Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/Vivado/2013.3/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

open_project /home/vladimir/Z/zedboard/final_dma/testDMA.xpr
INFO: [Project 1-313] Project file moved from '/home/chupa/WORK/testDMA3work' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file '/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_ADC_emul_0_8/testDMA_ADC_emul_0_8.upgrade_log', nor could it be found using path '/home/chupa/WORK/testDMA3work/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_ADC_emul_0_8/testDMA_ADC_emul_0_8.upgrade_log'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/final_dma/IPCore/Emul'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/final_dma/IPCore/def_stream_1.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_v4_4.0'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/final_dma/IPCore'.
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/opt/Xilinx/Vivado/2013.3/data/ip'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'omega.local:user:ADC_emul:1.0'. The one found in repository '/home/vladimir/Z/zedboard/final_dma/IPCore/Emul' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/final_dma/IPCore'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:init_dma_v4:4.0'. The one found in repository '/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_v4_4.0' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/final_dma/IPCore'.
INFO: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:def_stream:1.0'. The one found in repository '/home/vladimir/Z/zedboard/final_dma/IPCore/def_stream_1.0' will take precedence over the same IP in repository '/home/vladimir/Z/zedboard/final_dma/IPCore'.
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'testDMA_auto_ds_444'.
CRITICAL WARNING: [IP_Flow 19-454] Failed to recreate IP 'testDMA_auto_ds_444' from file '/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_auto_ds_444/testDMA_auto_ds_444.xci'.
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'testDMA_auto_pc_549'.
CRITICAL WARNING: [IP_Flow 19-454] Failed to recreate IP 'testDMA_auto_pc_549' from file '/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_auto_pc_549/testDMA_auto_pc_549.xci'.
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'testDMA_auto_ds_445'.
CRITICAL WARNING: [IP_Flow 19-454] Failed to recreate IP 'testDMA_auto_ds_445' from file '/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_auto_ds_445/testDMA_auto_ds_445.xci'.
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'testDMA_auto_pc_550'.
CRITICAL WARNING: [IP_Flow 19-454] Failed to recreate IP 'testDMA_auto_pc_550' from file '/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_auto_pc_550/testDMA_auto_pc_550.xci'.
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'testDMA_auto_ds_446'.
CRITICAL WARNING: [IP_Flow 19-454] Failed to recreate IP 'testDMA_auto_ds_446' from file '/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_auto_ds_446/testDMA_auto_ds_446.xci'.
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'testDMA_auto_pc_551'.
CRITICAL WARNING: [IP_Flow 19-454] Failed to recreate IP 'testDMA_auto_pc_551' from file '/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_auto_pc_551/testDMA_auto_pc_551.xci'.
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'testDMA_auto_pc_552'.
CRITICAL WARNING: [IP_Flow 19-454] Failed to recreate IP 'testDMA_auto_pc_552' from file '/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_auto_pc_552/testDMA_auto_pc_552.xci'.
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'testDMA_auto_us_447'.
CRITICAL WARNING: [IP_Flow 19-454] Failed to recreate IP 'testDMA_auto_us_447' from file '/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_auto_us_447/testDMA_auto_us_447.xci'.
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'testDMA_auto_pc_553'.
CRITICAL WARNING: [IP_Flow 19-454] Failed to recreate IP 'testDMA_auto_pc_553' from file '/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_auto_pc_553/testDMA_auto_pc_553.xci'.
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'testDMA_auto_us_448'.
CRITICAL WARNING: [IP_Flow 19-454] Failed to recreate IP 'testDMA_auto_us_448' from file '/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_auto_us_448/testDMA_auto_us_448.xci'.
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'testDMA_auto_pc_554'.
CRITICAL WARNING: [IP_Flow 19-454] Failed to recreate IP 'testDMA_auto_pc_554' from file '/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_auto_pc_554/testDMA_auto_pc_554.xci'.
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'testDMA_auto_us_449'.
CRITICAL WARNING: [IP_Flow 19-454] Failed to recreate IP 'testDMA_auto_us_449' from file '/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_auto_us_449/testDMA_auto_us_449.xci'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 4577.910 ; gain = 175.621
set_property ip_repo_paths  /home/vladimir/Z/zedboard/final_dma/IPCore [current_fileset]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/final_dma/IPCore'.
open_bd_design {/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.3 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset
Adding component instance block -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_0
Adding component instance block -- xilinx.com:user:def_stream:1.0 - def_stream_0
Adding component instance block -- omega.local:user:ADC_emul:1.0 - ADC_emul_0
Adding component instance block -- xilinx.com:user:init_dma_v4:4.0 - init_dma_v4_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
WARNING: [BD 41-434] Could not find an IP with XCI file by name: testDMA_auto_pc_554 
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
WARNING: [BD 41-434] Could not find an IP with XCI file by name: testDMA_auto_us_449 
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
WARNING: [BD 41-434] Could not find an IP with XCI file by name: testDMA_auto_ds_446 
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
WARNING: [BD 41-434] Could not find an IP with XCI file by name: testDMA_auto_pc_551 
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
WARNING: [BD 41-434] Could not find an IP with XCI file by name: testDMA_auto_ds_445 
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
WARNING: [BD 41-434] Could not find an IP with XCI file by name: testDMA_auto_pc_550 
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
WARNING: [BD 41-434] Could not find an IP with XCI file by name: testDMA_auto_ds_444 
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
WARNING: [BD 41-434] Could not find an IP with XCI file by name: testDMA_auto_pc_549 
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
WARNING: [BD 41-434] Could not find an IP with XCI file by name: testDMA_auto_pc_553 
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
WARNING: [BD 41-434] Could not find an IP with XCI file by name: testDMA_auto_us_448 
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
WARNING: [BD 41-434] Could not find an IP with XCI file by name: testDMA_auto_pc_552 
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
WARNING: [BD 41-434] Could not find an IP with XCI file by name: testDMA_auto_us_447 
Successfully read diagram <testDMA> from BD file </home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd>
INFO: [BD 41-433] 
Design successfully migrated to use XCI files...
Wrote  : </home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd> 
open_bd_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 4694.512 ; gain = 94.711
validate_bd_design
INFO: [BD 41-237] Bus Interface property HAS_TSTRB does not match between /axi_dma_0/S_AXIS_S2MM(0) and /axis_data_fifo_0/M_AXIS(1)
INFO: [BD 41-237] Bus Interface property HAS_TKEEP does not match between /axi_dma_0/S_AXIS_S2MM(1) and /axis_data_fifo_0/M_AXIS(0)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S01_AXI(2) and /processing_system7_0_axi_periph/xbar/M02_AXI(1)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S01_AXI(256) and /processing_system7_0_axi_periph/xbar/M02_AXI(16)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(1) and /processing_system7_0_axi_periph/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(2) and /processing_system7_0_axi_periph/s00_couplers/auto_us/M_AXI(8)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(2) and /processing_system7_0_axi_periph/s00_couplers/auto_us/M_AXI(8)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(256) and /processing_system7_0_axi_periph/s00_couplers/auto_us/M_AXI(16)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0_axi_periph/xbar/S01_AXI(1) and /processing_system7_0_axi_periph/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /processing_system7_0_axi_periph/xbar/S01_AXI(1) and /processing_system7_0_axi_periph/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /processing_system7_0_axi_periph/xbar/S01_AXI(256) and /processing_system7_0_axi_periph/s01_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S00_AXI(2) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property READ_WRITE_MODE does not match between /axi_mem_intercon/xbar/S00_AXI(READ_WRITE) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(WRITE_ONLY)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S00_AXI(256) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(8)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP0(6) and /axi_mem_intercon/m00_couplers/auto_pc/M_AXI(2)
validate_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 4749.074 ; gain = 0.004
success
make_wrapper -files [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] -top
INFO: [BD 41-237] Bus Interface property HAS_TSTRB does not match between /axi_dma_0/S_AXIS_S2MM(0) and /axis_data_fifo_0/M_AXIS(1)
INFO: [BD 41-237] Bus Interface property HAS_TKEEP does not match between /axi_dma_0/S_AXIS_S2MM(1) and /axis_data_fifo_0/M_AXIS(0)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S01_AXI(2) and /processing_system7_0_axi_periph/xbar/M02_AXI(1)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S01_AXI(256) and /processing_system7_0_axi_periph/xbar/M02_AXI(16)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(1) and /processing_system7_0_axi_periph/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(2) and /processing_system7_0_axi_periph/s00_couplers/auto_us/M_AXI(8)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(2) and /processing_system7_0_axi_periph/s00_couplers/auto_us/M_AXI(8)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /processing_system7_0_axi_periph/xbar/S00_AXI(256) and /processing_system7_0_axi_periph/s00_couplers/auto_us/M_AXI(16)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0_axi_periph/xbar/S01_AXI(1) and /processing_system7_0_axi_periph/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /processing_system7_0_axi_periph/xbar/S01_AXI(1) and /processing_system7_0_axi_periph/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /processing_system7_0_axi_periph/xbar/S01_AXI(256) and /processing_system7_0_axi_periph/s01_couplers/auto_us/M_AXI(1)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /axi_mem_intercon/xbar/S00_AXI(2) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property READ_WRITE_MODE does not match between /axi_mem_intercon/xbar/S00_AXI(READ_WRITE) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(WRITE_ONLY)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S00_AXI(256) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(8)
INFO: [BD 41-237] Bus Interface property ID_WIDTH does not match between /processing_system7_0/S_AXI_HP0(6) and /axi_mem_intercon/m00_couplers/auto_pc/M_AXI(2)
WARNING: [BD 41-1271] The connection to the pin: /axis_data_fifo_0/s_axis_tready has been overridden by the user. This pin will not be connected as a part of the interface connection: def_stream_0_m00_axis2 
WARNING: [BD 41-1271] The connection to the pin: /def_stream_0/m00_axis_tvalid has been overridden by the user. This pin will not be connected as a part of the interface connection: def_stream_0_m00_axis2 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/init_dma_v4_0/m01_axi_awready
/init_dma_v4_0/m01_axi_wready
/init_dma_v4_0/m01_axi_bresp
/init_dma_v4_0/m01_axi_bvalid
/init_dma_v4_0/m01_axi_arready
/init_dma_v4_0/m01_axi_rdata
/init_dma_v4_0/m01_axi_rresp
/init_dma_v4_0/m01_axi_rvalid

WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_arid'(2) to net 's01_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/M_AXI_bid'(1) to net 's01_couplers_to_xbar_BID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_awid'(2) to net 's01_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/M_AXI_rid'(1) to net 's01_couplers_to_xbar_RID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_data_fifo_0_m_axi_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_data_fifo_0_m_axi_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_bid'(2) to net 'axi_data_fifo_0_m_axi_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_data_fifo_0_m_axi_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_rid'(2) to net 'axi_data_fifo_0_m_axi_RID'(6) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/def_stream_0/m00_gen_tdata'(32) to net 'adc_emul_0_link'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : testDMA.v
Verilog Output written to : testDMA_wrapper.v
Wrote  : </home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd> 
WARNING: [Vivado 12-3480] The generated wrapper file has already been imported into the project, the imported file is:
'/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/imports/hdl/testDMA_wrapper.v'
make_wrapper: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 4771.582 ; gain = 9.457
import_files -force -norecurse /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/hdl/testDMA_wrapper.v
update_compile_order -fileset sources_1
